target datalayout = "e-m:e-p270:32:32-p271:32:32-p272:64:64-i64:64-i128:128-f80:128-n8:16:32:64-S128"
target triple = "x86_64-unknown-linux-gnu"

%struct.E1000ERingInfo = type { i32, i32, i32, i32, i32, i32 }
%struct.E1000Core = type { [32768 x i32], [7 x [32 x i16]], [64 x i16], [4 x i32], i32, i32, i8, ptr, [2 x %struct.e1000e_tx], ptr, i8, i32, i32, %struct.E1000IntrDelayTimer_st, %struct.E1000IntrDelayTimer_st, %struct.E1000IntrDelayTimer_st, %struct.E1000IntrDelayTimer_st, %struct.E1000IntrDelayTimer_st, %struct.E1000IntrDelayTimer_st, [5 x %struct.E1000IntrDelayTimer_st], ptr, i32, [5 x i32], i16, [6 x i8], ptr, ptr, ptr, i64 }
%struct.e1000e_tx = type { %struct.e1000x_txd_props, i8, i8, i8, ptr }
%struct.e1000x_txd_props = type { i8, i8, i16, i8, i8, i16, i32, i8, i16, i8, i8, i8 }
%struct.E1000IntrDelayTimer_st = type { ptr, i8, i32, i32, ptr }
%struct.E1000E_RxRing_st = type { ptr }
%struct.iovec = type { ptr, i64 }
%struct.E1000E_RSSInfo_st = type { i8, i32, i32, i32 }
%struct.NetClientState = type { ptr, i32, %union.anon, ptr, ptr, ptr, ptr, [256 x i8], i8, ptr, i32, i8, i32, i32, i8, i8, i8, %union.anon.0 }
%union.anon = type { %struct.QTailQLink }
%struct.QTailQLink = type { ptr, ptr }
%union.anon.0 = type { %struct.QTailQLink }
%struct.PCIDeviceClass = type { %struct.DeviceClass, ptr, ptr, ptr, ptr, i16, i16, i8, i16, i16, i16, ptr }
%struct.DeviceClass = type { %struct.ObjectClass, [1 x i64], ptr, ptr, ptr, i8, i8, ptr, ptr, ptr, ptr, ptr }
%struct.ObjectClass = type { ptr, ptr, [4 x ptr], [4 x ptr], ptr, ptr }
%struct.timeval = type { i64, i64 }
%struct.eth_header = type { [6 x i8], [6 x i8], i16 }
%struct.virtio_net_hdr = type { i8, i8, i16, i16, i16, i16 }
%union.e1000_rx_desc_union = type { %union.e1000_rx_desc_packet_split }
%union.e1000_rx_desc_packet_split = type { %struct.anon.8 }
%struct.anon.8 = type { [4 x i64] }
%struct.E1000EBAState = type { [4 x i16], i8 }
%struct.eth_ip6_hdr_info_st = type { i8, i64, %struct.ip6_header, i8, i8, %struct.in6_address, i8, %struct.in6_address, i8 }
%struct.ip6_header = type { %union.anon.1, %struct.in6_address, %struct.in6_address }
%union.anon.1 = type { %struct.ip6_hdrctl }
%struct.ip6_hdrctl = type { i32, i16, i8, i8 }
%struct.in6_address = type { %union.anon.2 }
%union.anon.2 = type { [16 x i8] }
%struct.eth_ip4_hdr_info_st = type { %struct.ip_header, i8 }
%struct.ip_header = type { i8, i8, i16, i16, i16, i8, i8, i16, i32, i32 }
%struct.MemTxAttrs = type { i32 }
%struct.e1000_rx_desc = type { i64, i16, i16, i8, i8, i16 }
%struct.anon.9 = type { %struct.anon.10, %struct.anon.13, %struct.anon.14, i64 }
%struct.anon.10 = type { i32, %union.anon.11 }
%union.anon.11 = type { i32 }
%struct.anon.13 = type { i32, i16, i16 }
%struct.anon.14 = type { i16, [3 x i16] }
%struct.anon.3 = type { %struct.anon.4, %struct.anon.7 }
%struct.anon.4 = type { i32, %union.anon.5 }
%union.anon.5 = type { i32 }
%struct.anon.7 = type { i32, i16, i16 }
%struct.PCIDevice = type { %struct.DeviceState, i8, i8, ptr, ptr, ptr, ptr, ptr, i32, %struct.PCIReqIDCache, [64 x i8], [7 x %struct.PCIIORegion], %struct.AddressSpace, %struct.MemoryRegion, %struct.MemoryRegion, ptr, ptr, [3 x ptr], i8, i8, i32, i8, i32, ptr, ptr, ptr, ptr, ptr, ptr, %struct.MemoryRegion, %struct.MemoryRegion, %struct.MemoryRegion, ptr, i8, i32, i8, %struct.PCIExpressDevice, ptr, ptr, i32, i8, %struct.MemoryRegion, i32, ptr, ptr, ptr, ptr, ptr, i32 }
%struct.DeviceState = type { %struct.Object, ptr, ptr, i8, i8, i64, ptr, i32, i8, ptr, %struct.NamedGPIOListHead, %struct.NamedClockListHead, %struct.BusStateHead, i32, i32, i32, %struct.ResettableState, ptr, %struct.MemReentrancyGuard }
%struct.Object = type { ptr, ptr, ptr, i32, ptr }
%struct.NamedGPIOListHead = type { ptr }
%struct.NamedClockListHead = type { ptr }
%struct.BusStateHead = type { ptr }
%struct.ResettableState = type { i32, i8, i8 }
%struct.MemReentrancyGuard = type { i8 }
%struct.PCIReqIDCache = type { ptr, i32 }
%struct.PCIIORegion = type { i64, i64, i8, ptr, ptr }
%struct.AddressSpace = type { %struct.rcu_head, ptr, ptr, ptr, i32, i32, ptr, %union.anon.15, %union.anon.16 }
%struct.rcu_head = type { ptr, ptr }
%union.anon.15 = type { %struct.QTailQLink }
%union.anon.16 = type { %struct.QTailQLink }
%struct.PCIExpressDevice = type { i8, i8, i8, i16, %struct.PCIEAERLog, i16, i16, i16, %struct.PCIESriovPF, %struct.PCIESriovVF }
%struct.PCIEAERLog = type { i16, i16, ptr }
%struct.PCIESriovPF = type { i16, [7 x i8], ptr, ptr }
%struct.PCIESriovVF = type { ptr, i16 }
%struct.MemoryRegion = type { %struct.Object, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, ptr, ptr, ptr, ptr, ptr, ptr, i32, i128, i64, ptr, i64, i8, i8, i8, i8, i8, ptr, i64, i32, %union.anon.17, %union.anon.18, %union.anon.19, ptr, i32, ptr, ptr, i8 }
%union.anon.17 = type { %struct.QTailQLink }
%union.anon.18 = type { %struct.QTailQLink }
%union.anon.19 = type { %struct.QTailQLink }
%struct.anon = type { i64, i64 }
%struct.anon.12 = type { i16, i16 }
%struct.anon.6 = type { i16, i16 }
%struct.E1000E_TxRing_st = type { ptr, ptr }
%struct.e1000_tx_desc = type { i64, %union.anon.20, %union.anon.22 }
%union.anon.20 = type { i32 }
%union.anon.22 = type { i32 }
%struct.e1000_context_desc = type { %union.anon.24, %union.anon.26, i32, %union.anon.28 }
%union.anon.24 = type { i32 }
%union.anon.26 = type { i32 }
%union.anon.28 = type { i32 }
%struct.anon.23 = type { i8, i8, i16 }

@e1000e_macreg_writeops = internal constant [26624 x ptr] [ptr @e1000e_set_ctrl, ptr @e1000e_set_ctrl, ptr @e1000e_set_status, ptr null, ptr @e1000e_set_eecd, ptr @e1000e_set_eerd, ptr @e1000e_set_ctrlext, ptr @e1000e_mac_writereg, ptr @e1000e_set_mdic, ptr null, ptr @e1000e_mac_writereg, ptr @e1000e_set_16bit, ptr @e1000e_set_16bit, ptr null, ptr @e1000e_set_vet, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr @e1000e_set_icr, ptr @e1000e_set_itr, ptr @e1000e_set_ics, ptr null, ptr @e1000e_set_ims, ptr null, ptr @e1000e_set_imc, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_set_eitr, ptr @e1000e_set_eitr, ptr @e1000e_set_eitr, ptr @e1000e_set_eitr, ptr @e1000e_set_eitr, ptr null, ptr @e1000e_set_rx_control, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr @e1000e_set_16bit, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr @e1000e_set_tctl, ptr null, ptr null, ptr null, ptr @e1000e_mac_writereg, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr @e1000e_set_16bit, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr @e1000e_mac_writereg, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr @e1000e_mac_writereg, ptr null, ptr @e1000e_mac_writereg, ptr null, ptr @e1000e_mac_writereg, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr @e1000e_mac_writereg, ptr null, ptr @e1000e_set_6bit, ptr null, ptr @e1000e_mac_writereg, ptr null, ptr null, ptr null, ptr null, ptr null, ptr @e1000e_set_16bit, ptr @e1000e_set_eewr, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr null, ptr null, ptr null, ptr null, ptr @e1000e_mac_writereg, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr @e1000e_set_fcrtl, ptr null, ptr @e1000e_set_fcrth, ptr null, ptr @e1000e_set_psrctl, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr @e1000e_set_13bit, ptr null, ptr @e1000e_set_13bit, ptr null, ptr @e1000e_set_13bit, ptr null, ptr @e1000e_set_13bit, ptr null, ptr @e1000e_set_13bit, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr @e1000e_set_dbal, ptr @e1000e_mac_writereg, ptr @e1000e_set_dlen, ptr null, ptr @e1000e_set_16bit, ptr null, ptr @e1000e_set_rdt, ptr null, ptr @e1000e_set_rdtr, ptr null, ptr @e1000e_set_rxdctl, ptr @e1000e_set_16bit, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr @e1000e_set_dbal, ptr @e1000e_mac_writereg, ptr @e1000e_set_dlen, ptr null, ptr @e1000e_set_16bit, ptr null, ptr @e1000e_set_rdt, ptr null, ptr null, ptr null, ptr @e1000e_mac_writereg, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr @e1000e_set_12bit, ptr null, ptr @e1000e_set_16bit, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr @e1000e_set_13bit, ptr null, ptr @e1000e_set_13bit, ptr null, ptr @e1000e_set_13bit, ptr null, ptr @e1000e_set_13bit, ptr null, ptr @e1000e_set_13bit, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr @e1000e_set_dbal, ptr @e1000e_mac_writereg, ptr @e1000e_set_dlen, ptr null, ptr @e1000e_set_16bit, ptr null, ptr @e1000e_set_tdt, ptr null, ptr @e1000e_set_tidv, ptr null, ptr @e1000e_mac_writereg, ptr @e1000e_set_16bit, ptr null, ptr null, ptr null, ptr null, ptr @e1000e_mac_writereg, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr @e1000e_set_dbal, ptr @e1000e_mac_writereg, ptr @e1000e_set_dlen, ptr null, ptr @e1000e_set_16bit, ptr null, ptr @e1000e_set_tdt, ptr null, ptr null, ptr null, ptr @e1000e_mac_writereg, ptr null, ptr null, ptr null, ptr null, ptr null, ptr @e1000e_mac_writereg, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr @e1000e_mac_writereg, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr @e1000e_set_rxcsum, ptr null, ptr @e1000e_set_rfctl, ptr null, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_setmacaddr, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr null, ptr @e1000e_mac_writereg, ptr null, ptr @e1000e_mac_writereg, ptr null, ptr @e1000e_mac_writereg, ptr null, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr null, ptr @e1000e_mac_writereg, ptr null, ptr @e1000e_mac_writereg, ptr null, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr null, ptr @e1000e_mac_writereg, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr @e1000e_set_gcr, ptr null, ptr @e1000e_mac_writereg, ptr null, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr @e1000e_mac_writereg, ptr null, ptr null, ptr null, ptr null, ptr @e1000e_mac_writereg, ptr @e1000e_set_pbaclr, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr @e1000e_set_11bit, ptr @e1000e_set_11bit, ptr @e1000e_set_11bit, ptr @e1000e_set_11bit, ptr @e1000e_set_11bit, ptr @e1000e_set_11bit, ptr @e1000e_set_11bit, ptr @e1000e_set_11bit, ptr @e1000e_set_11bit, ptr @e1000e_set_11bit, ptr @e1000e_set_11bit, ptr null, ptr null, ptr null, ptr null, ptr null, ptr @e1000e_set_16bit, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr @e1000e_set_4bit, ptr @e1000e_set_4bit, ptr @e1000e_set_4bit, ptr @e1000e_set_4bit, ptr @e1000e_set_4bit, ptr @e1000e_set_4bit, ptr @e1000e_set_4bit, ptr @e1000e_set_4bit, ptr @e1000e_set_4bit, ptr @e1000e_set_4bit, ptr @e1000e_set_4bit, ptr @e1000e_set_4bit, ptr @e1000e_set_4bit, ptr @e1000e_set_4bit, ptr @e1000e_set_4bit, ptr @e1000e_set_4bit, ptr @e1000e_set_4bit, ptr @e1000e_set_4bit, ptr @e1000e_set_4bit, ptr @e1000e_set_4bit, ptr @e1000e_set_4bit, ptr @e1000e_set_4bit, ptr @e1000e_set_4bit, ptr @e1000e_set_4bit, ptr @e1000e_set_4bit, ptr @e1000e_set_4bit, ptr @e1000e_set_4bit, ptr @e1000e_set_4bit, ptr @e1000e_set_4bit, ptr @e1000e_set_4bit, ptr @e1000e_set_4bit, ptr @e1000e_set_4bit, ptr @e1000e_set_4bit, ptr @e1000e_set_4bit, ptr @e1000e_set_4bit, ptr @e1000e_set_4bit, ptr @e1000e_set_4bit, ptr @e1000e_set_4bit, ptr @e1000e_set_4bit, ptr @e1000e_set_4bit, ptr @e1000e_set_4bit, ptr @e1000e_set_4bit, ptr @e1000e_set_4bit, ptr @e1000e_set_4bit, ptr @e1000e_set_4bit, ptr @e1000e_set_4bit, ptr @e1000e_set_4bit, ptr @e1000e_set_4bit, ptr @e1000e_set_4bit, ptr @e1000e_set_4bit, ptr @e1000e_set_4bit, ptr @e1000e_set_4bit, ptr @e1000e_set_4bit, ptr @e1000e_set_4bit, ptr @e1000e_set_4bit, ptr @e1000e_set_4bit, ptr @e1000e_set_4bit, ptr @e1000e_set_4bit, ptr @e1000e_set_4bit, ptr @e1000e_set_4bit, ptr @e1000e_set_4bit, ptr @e1000e_set_4bit, ptr @e1000e_set_4bit, ptr @e1000e_set_4bit, ptr @e1000e_set_4bit, ptr @e1000e_set_4bit, ptr @e1000e_set_4bit, ptr @e1000e_set_4bit, ptr @e1000e_set_4bit, ptr @e1000e_set_4bit, ptr @e1000e_set_4bit, ptr @e1000e_set_4bit, ptr @e1000e_set_4bit, ptr @e1000e_set_4bit, ptr @e1000e_set_4bit, ptr @e1000e_set_4bit, ptr @e1000e_set_4bit, ptr @e1000e_set_4bit, ptr @e1000e_set_4bit, ptr @e1000e_set_4bit, ptr @e1000e_set_4bit, ptr @e1000e_set_4bit, ptr @e1000e_set_4bit, ptr @e1000e_set_4bit, ptr @e1000e_set_4bit, ptr @e1000e_set_4bit, ptr @e1000e_set_4bit, ptr @e1000e_set_4bit, ptr @e1000e_set_4bit, ptr @e1000e_set_4bit, ptr @e1000e_set_4bit, ptr @e1000e_set_4bit, ptr @e1000e_set_4bit, ptr @e1000e_set_4bit, ptr @e1000e_set_4bit, ptr @e1000e_set_4bit, ptr @e1000e_set_4bit, ptr @e1000e_set_4bit, ptr @e1000e_set_4bit, ptr @e1000e_set_4bit, ptr @e1000e_set_4bit, ptr @e1000e_set_4bit, ptr @e1000e_set_4bit, ptr @e1000e_set_4bit, ptr @e1000e_set_4bit, ptr @e1000e_set_4bit, ptr @e1000e_set_4bit, ptr @e1000e_set_4bit, ptr @e1000e_set_4bit, ptr @e1000e_set_4bit, ptr @e1000e_set_4bit, ptr @e1000e_set_4bit, ptr @e1000e_set_4bit, ptr @e1000e_set_4bit, ptr @e1000e_set_4bit, ptr @e1000e_set_4bit, ptr @e1000e_set_4bit, ptr @e1000e_set_4bit, ptr @e1000e_set_4bit, ptr @e1000e_set_4bit, ptr @e1000e_set_4bit, ptr @e1000e_set_4bit, ptr @e1000e_set_4bit, ptr @e1000e_set_4bit, ptr @e1000e_set_4bit, ptr @e1000e_set_4bit, ptr @e1000e_set_4bit, ptr @e1000e_set_4bit, ptr @e1000e_set_4bit, ptr @e1000e_set_4bit, ptr @e1000e_set_4bit, ptr @e1000e_set_4bit, ptr @e1000e_set_4bit, ptr @e1000e_set_4bit, ptr @e1000e_set_4bit, ptr @e1000e_set_4bit, ptr @e1000e_set_4bit, ptr @e1000e_set_4bit, ptr @e1000e_set_4bit, ptr @e1000e_set_4bit, ptr @e1000e_set_4bit, ptr @e1000e_set_4bit, ptr @e1000e_set_4bit, ptr @e1000e_set_4bit, ptr @e1000e_set_4bit, ptr @e1000e_set_4bit, ptr @e1000e_set_4bit, ptr @e1000e_set_4bit, ptr @e1000e_set_4bit, ptr @e1000e_set_4bit, ptr @e1000e_set_4bit, ptr @e1000e_set_4bit, ptr @e1000e_set_4bit, ptr @e1000e_set_4bit, ptr @e1000e_set_4bit, ptr @e1000e_set_4bit, ptr @e1000e_set_4bit, ptr @e1000e_set_4bit, ptr @e1000e_set_4bit, ptr @e1000e_set_4bit, ptr @e1000e_set_4bit, ptr @e1000e_set_4bit, ptr @e1000e_set_4bit, ptr @e1000e_set_4bit, ptr @e1000e_set_4bit, ptr @e1000e_set_4bit, ptr @e1000e_set_4bit, ptr @e1000e_set_4bit, ptr @e1000e_set_4bit, ptr @e1000e_set_4bit, ptr @e1000e_set_4bit, ptr @e1000e_set_4bit, ptr @e1000e_set_4bit, ptr @e1000e_set_4bit, ptr @e1000e_set_4bit, ptr @e1000e_set_4bit, ptr @e1000e_set_4bit, ptr @e1000e_set_4bit, ptr @e1000e_set_4bit, ptr @e1000e_set_4bit, ptr @e1000e_set_4bit, ptr @e1000e_set_4bit, ptr @e1000e_set_4bit, ptr @e1000e_set_4bit, ptr @e1000e_set_4bit, ptr @e1000e_set_4bit, ptr @e1000e_set_4bit, ptr @e1000e_set_4bit, ptr @e1000e_set_4bit, ptr @e1000e_set_4bit, ptr @e1000e_set_4bit, ptr @e1000e_set_4bit, ptr @e1000e_set_4bit, ptr @e1000e_set_4bit, ptr @e1000e_set_4bit, ptr @e1000e_set_4bit, ptr @e1000e_set_4bit, ptr @e1000e_set_4bit, ptr @e1000e_set_4bit, ptr @e1000e_set_4bit, ptr @e1000e_set_4bit, ptr @e1000e_set_4bit, ptr @e1000e_set_4bit, ptr @e1000e_set_4bit, ptr @e1000e_set_4bit, ptr @e1000e_set_4bit, ptr @e1000e_set_4bit, ptr @e1000e_set_4bit, ptr @e1000e_set_4bit, ptr @e1000e_set_4bit, ptr @e1000e_set_4bit, ptr @e1000e_set_4bit, ptr @e1000e_set_4bit, ptr @e1000e_set_4bit, ptr @e1000e_set_4bit, ptr @e1000e_set_4bit, ptr @e1000e_set_4bit, ptr @e1000e_set_4bit, ptr @e1000e_set_4bit, ptr @e1000e_set_4bit, ptr @e1000e_set_4bit, ptr @e1000e_set_4bit, ptr @e1000e_set_4bit, ptr @e1000e_set_4bit, ptr @e1000e_set_4bit, ptr @e1000e_set_4bit, ptr @e1000e_set_4bit, ptr @e1000e_set_4bit, ptr @e1000e_set_4bit, ptr @e1000e_set_4bit, ptr @e1000e_set_4bit, ptr @e1000e_set_4bit, ptr @e1000e_set_4bit, ptr @e1000e_set_4bit, ptr @e1000e_set_4bit, ptr @e1000e_set_4bit, ptr @e1000e_set_4bit, ptr @e1000e_set_4bit, ptr @e1000e_set_4bit, ptr @e1000e_set_4bit, ptr @e1000e_set_4bit, ptr @e1000e_set_4bit, ptr @e1000e_set_4bit, ptr @e1000e_set_4bit, ptr @e1000e_set_4bit, ptr @e1000e_set_4bit, ptr @e1000e_set_4bit, ptr @e1000e_set_4bit, ptr @e1000e_set_4bit, ptr @e1000e_set_4bit, ptr @e1000e_set_4bit, ptr @e1000e_set_4bit, ptr @e1000e_set_4bit, ptr @e1000e_set_4bit, ptr @e1000e_set_4bit, ptr null, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr null, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_set_timinca, ptr @e1000e_mac_writereg, ptr @e1000e_set_timadjh, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg, ptr @e1000e_mac_writereg], align 16
@e1000e_macreg_readops = internal constant [26624 x ptr] [ptr @e1000e_get_ctrl, ptr null, ptr @e1000e_get_status, ptr null, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr null, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr null, ptr @e1000e_mac_readreg, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr @e1000e_mac_icr_read, ptr @e1000e_mac_itr_read, ptr @e1000e_mac_ics_read, ptr null, ptr @e1000e_mac_ims_read, ptr null, ptr null, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_eitr_read, ptr @e1000e_mac_eitr_read, ptr @e1000e_mac_eitr_read, ptr @e1000e_mac_eitr_read, ptr @e1000e_mac_eitr_read, ptr null, ptr @e1000e_mac_readreg, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr @e1000e_mac_readreg, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr @e1000e_mac_readreg, ptr null, ptr null, ptr null, ptr @e1000e_mac_readreg, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr @e1000e_mac_readreg, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr @e1000e_mac_readreg, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr @e1000e_mac_readreg, ptr null, ptr @e1000e_mac_readreg, ptr null, ptr @e1000e_mac_readreg, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr @e1000e_mac_readreg, ptr null, ptr @e1000e_mac_readreg, ptr null, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr null, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr null, ptr null, ptr null, ptr null, ptr @e1000e_mac_readreg, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr @e1000e_mac_readreg, ptr null, ptr @e1000e_mac_readreg, ptr null, ptr @e1000e_mac_readreg, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr @e1000e_mac_readreg, ptr null, ptr @e1000e_mac_readreg, ptr null, ptr @e1000e_mac_readreg, ptr null, ptr @e1000e_mac_readreg, ptr null, ptr @e1000e_mac_readreg, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr null, ptr @e1000e_mac_readreg, ptr null, ptr @e1000e_mac_readreg, ptr null, ptr @e1000e_mac_readreg, ptr null, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr null, ptr @e1000e_mac_readreg, ptr null, ptr @e1000e_mac_readreg, ptr null, ptr null, ptr null, ptr @e1000e_mac_readreg, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr @e1000e_mac_readreg, ptr null, ptr @e1000e_mac_readreg, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr @e1000e_mac_readreg, ptr null, ptr @e1000e_mac_readreg, ptr null, ptr @e1000e_mac_readreg, ptr null, ptr @e1000e_mac_readreg, ptr null, ptr @e1000e_mac_readreg, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr null, ptr @e1000e_mac_readreg, ptr null, ptr @e1000e_mac_readreg, ptr null, ptr null, ptr null, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr null, ptr null, ptr null, ptr null, ptr @e1000e_get_tarc, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr null, ptr @e1000e_mac_readreg, ptr null, ptr @e1000e_mac_readreg, ptr null, ptr null, ptr null, ptr @e1000e_mac_readreg, ptr null, ptr null, ptr null, ptr null, ptr null, ptr @e1000e_get_tarc, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr null, ptr @e1000e_mac_readreg, ptr null, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr null, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_read_clr4, ptr @e1000e_mac_read_clr4, ptr @e1000e_mac_read_clr4, ptr @e1000e_mac_read_clr4, ptr @e1000e_mac_read_clr4, ptr @e1000e_mac_read_clr4, ptr @e1000e_mac_read_clr4, ptr @e1000e_mac_read_clr4, ptr @e1000e_mac_read_clr4, ptr @e1000e_mac_read_clr4, ptr null, ptr @e1000e_mac_readreg, ptr @e1000e_mac_read_clr8, ptr @e1000e_mac_readreg, ptr @e1000e_mac_read_clr8, ptr null, ptr null, ptr @e1000e_mac_readreg, ptr @e1000e_mac_read_clr4, ptr @e1000e_mac_readreg, ptr @e1000e_mac_read_clr4, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_read_clr8, ptr @e1000e_mac_readreg, ptr @e1000e_mac_read_clr8, ptr @e1000e_mac_read_clr4, ptr @e1000e_mac_read_clr4, ptr @e1000e_mac_read_clr4, ptr @e1000e_mac_read_clr4, ptr @e1000e_mac_read_clr4, ptr @e1000e_mac_read_clr4, ptr @e1000e_mac_read_clr4, ptr @e1000e_mac_read_clr4, ptr @e1000e_mac_read_clr4, ptr @e1000e_mac_read_clr4, ptr @e1000e_mac_read_clr4, ptr @e1000e_mac_readreg, ptr @e1000e_mac_read_clr4, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr @e1000e_mac_readreg, ptr null, ptr @e1000e_mac_readreg, ptr null, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr null, ptr @e1000e_mac_readreg, ptr null, ptr @e1000e_mac_readreg, ptr null, ptr @e1000e_mac_readreg, ptr null, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr null, ptr @e1000e_mac_readreg, ptr null, ptr @e1000e_mac_readreg, ptr null, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr null, ptr @e1000e_mac_readreg, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr @e1000e_mac_readreg, ptr null, ptr @e1000e_mac_readreg, ptr null, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr @e1000e_mac_swsm_read, ptr null, ptr null, ptr null, ptr null, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr null, ptr null, ptr null, ptr null, ptr null, ptr @e1000e_mac_readreg, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr null, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr null, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr @e1000e_get_systiml, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_get_txstmph, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_get_rxsatrh, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg, ptr @e1000e_mac_readreg], align 16
@trace_events_enabled_count = external global i32, align 4
@_TRACE_E1000E_RX_START_RECV_DSTATE = external global i16, align 2
@message_with_timestamp = external global i8, align 1
@.str = private unnamed_addr constant [36 x i8] c"%d@%zu.%06zu:e1000e_rx_start_recv \0A\00", align 1
@.str.1 = private unnamed_addr constant [23 x i8] c"e1000e_rx_start_recv \0A\00", align 1
@qemu_loglevel = external global i32, align 4
@e1000e_rx_ring_init.i = internal constant [2 x %struct.E1000ERingInfo] [%struct.E1000ERingInfo { i32 2561, i32 2560, i32 2562, i32 2564, i32 2566, i32 0 }, %struct.E1000ERingInfo { i32 2625, i32 2624, i32 2626, i32 2628, i32 2630, i32 1 }], align 16
@.str.2 = private unnamed_addr constant [20 x i8] c"idx < ARRAY_SIZE(i)\00", align 1
@.str.3 = private unnamed_addr constant [29 x i8] c"../qemu/hw/net/e1000e_core.c\00", align 1
@__PRETTY_FUNCTION__.e1000e_rx_ring_init = private unnamed_addr constant [61 x i8] c"void e1000e_rx_ring_init(E1000ECore *, E1000E_RxRing *, int)\00", align 1
@__func__.e1000e_ring_free_descr_num = private unnamed_addr constant [27 x i8] c"e1000e_ring_free_descr_num\00", align 1
@_TRACE_E1000E_RING_FREE_SPACE_DSTATE = external global i16, align 2
@.str.4 = private unnamed_addr constant [71 x i8] c"%d@%zu.%06zu:e1000e_ring_free_space ring #%d: LEN: %u, DH: %u, DT: %u\0A\00", align 1
@.str.5 = private unnamed_addr constant [58 x i8] c"e1000e_ring_free_space ring #%d: LEN: %u, DH: %u, DT: %u\0A\00", align 1
@_TRACE_E1000E_RX_HAS_BUFFERS_DSTATE = external global i16, align 2
@.str.6 = private unnamed_addr constant [100 x i8] c"%d@%zu.%06zu:e1000e_rx_has_buffers ring #%d: free descr: %u, packet size %zu, descr buffer size %u\0A\00", align 1
@.str.7 = private unnamed_addr constant [87 x i8] c"e1000e_rx_has_buffers ring #%d: free descr: %u, packet size %zu, descr buffer size %u\0A\00", align 1
@_TRACE_E1000E_RX_CAN_RECV_DSTATE = external global i16, align 2
@.str.8 = private unnamed_addr constant [45 x i8] c"%d@%zu.%06zu:e1000e_rx_can_recv Can receive\0A\00", align 1
@.str.9 = private unnamed_addr constant [32 x i8] c"e1000e_rx_can_recv Can receive\0A\00", align 1
@_TRACE_E1000E_RX_CAN_RECV_RINGS_FULL_DSTATE = external global i16, align 2
@.str.10 = private unnamed_addr constant [79 x i8] c"%d@%zu.%06zu:e1000e_rx_can_recv_rings_full Cannot receive: all rings are full\0A\00", align 1
@.str.11 = private unnamed_addr constant [66 x i8] c"e1000e_rx_can_recv_rings_full Cannot receive: all rings are full\0A\00", align 1
@_TRACE_E1000E_RX_RECEIVE_IOV_DSTATE = external global i16, align 2
@.str.12 = private unnamed_addr constant [68 x i8] c"%d@%zu.%06zu:e1000e_rx_receive_iov Received vector of %d fragments\0A\00", align 1
@.str.13 = private unnamed_addr constant [55 x i8] c"e1000e_rx_receive_iov Received vector of %d fragments\0A\00", align 1
@_TRACE_E1000E_RX_FLT_DROPPED_DSTATE = external global i16, align 2
@.str.14 = private unnamed_addr constant [73 x i8] c"%d@%zu.%06zu:e1000e_rx_flt_dropped Received packet dropped by RX filter\0A\00", align 1
@.str.15 = private unnamed_addr constant [60 x i8] c"e1000e_rx_flt_dropped Received packet dropped by RX filter\0A\00", align 1
@_TRACE_E1000E_RX_RSS_STARTED_DSTATE = external global i16, align 2
@.str.16 = private unnamed_addr constant [60 x i8] c"%d@%zu.%06zu:e1000e_rx_rss_started Starting RSS processing\0A\00", align 1
@.str.17 = private unnamed_addr constant [47 x i8] c"e1000e_rx_rss_started Starting RSS processing\0A\00", align 1
@_TRACE_E1000E_RX_RSS_DISABLED_DSTATE = external global i16, align 2
@.str.18 = private unnamed_addr constant [53 x i8] c"%d@%zu.%06zu:e1000e_rx_rss_disabled RSS is disabled\0A\00", align 1
@.str.19 = private unnamed_addr constant [40 x i8] c"e1000e_rx_rss_disabled RSS is disabled\0A\00", align 1
@.str.20 = private unnamed_addr constant [25 x i8] c"e1000e_rss_enabled(core)\00", align 1
@__PRETTY_FUNCTION__.e1000e_rss_get_hash_type = private unnamed_addr constant [67 x i8] c"uint32_t e1000e_rss_get_hash_type(E1000ECore *, struct NetRxPkt *)\00", align 1
@_TRACE_E1000E_RX_RSS_IP4_DSTATE = external global i16, align 2
@.str.21 = private unnamed_addr constant [112 x i8] c"%d@%zu.%06zu:e1000e_rx_rss_ip4 RSS IPv4: L4 header protocol %d, mrqc 0x%X, tcpipv4 enabled %d, ipv4 enabled %d\0A\00", align 1
@.str.22 = private unnamed_addr constant [99 x i8] c"e1000e_rx_rss_ip4 RSS IPv4: L4 header protocol %d, mrqc 0x%X, tcpipv4 enabled %d, ipv4 enabled %d\0A\00", align 1
@_TRACE_E1000E_RX_RSS_IP6_RFCTL_DSTATE = external global i16, align 2
@.str.23 = private unnamed_addr constant [59 x i8] c"%d@%zu.%06zu:e1000e_rx_rss_ip6_rfctl RSS IPv6: rfctl 0x%X\0A\00", align 1
@.str.24 = private unnamed_addr constant [46 x i8] c"e1000e_rx_rss_ip6_rfctl RSS IPv6: rfctl 0x%X\0A\00", align 1
@_TRACE_E1000E_RX_RSS_IP6_DSTATE = external global i16, align 2
@.str.25 = private unnamed_addr constant [215 x i8] c"%d@%zu.%06zu:e1000e_rx_rss_ip6 RSS IPv6: ex_dis: %d, new_ex_dis: %d, L4 header protocol %d, has_ext_headers %d, ex_dst_valid %d, ex_src_valid %d, mrqc 0x%X, tcpipv6ex enabled %d, ipv6ex enabled %d, ipv6 enabled %d\0A\00", align 1
@.str.26 = private unnamed_addr constant [202 x i8] c"e1000e_rx_rss_ip6 RSS IPv6: ex_dis: %d, new_ex_dis: %d, L4 header protocol %d, has_ext_headers %d, ex_dst_valid %d, ex_src_valid %d, mrqc 0x%X, tcpipv6ex enabled %d, ipv6ex enabled %d, ipv6 enabled %d\0A\00", align 1
@_TRACE_E1000E_RX_RSS_TYPE_DSTATE = external global i16, align 2
@.str.27 = private unnamed_addr constant [48 x i8] c"%d@%zu.%06zu:e1000e_rx_rss_type RSS type is %u\0A\00", align 1
@.str.28 = private unnamed_addr constant [35 x i8] c"e1000e_rx_rss_type RSS type is %u\0A\00", align 1
@__PRETTY_FUNCTION__.e1000e_rss_calc_hash = private unnamed_addr constant [81 x i8] c"uint32_t e1000e_rss_calc_hash(E1000ECore *, struct NetRxPkt *, E1000E_RSSInfo *)\00", align 1
@.str.29 = private unnamed_addr constant [6 x i8] c"false\00", align 1
@e1000e_write_packet_to_guest.fcs_pad = internal constant i32 0, align 4
@_TRACE_E1000E_RX_DESCR_DSTATE = external global i16, align 2
@.str.30 = private unnamed_addr constant [82 x i8] c"%d@%zu.%06zu:e1000e_rx_descr Next RX descriptor: ring #%d, PA: 0x%lx, length: %u\0A\00", align 1
@.str.31 = private unnamed_addr constant [69 x i8] c"e1000e_rx_descr Next RX descriptor: ring #%d, PA: 0x%lx, length: %u\0A\00", align 1
@_TRACE_E1000E_RX_DESC_PS_READ_DSTATE = external global i16, align 2
@.str.32 = private unnamed_addr constant [75 x i8] c"%d@%zu.%06zu:e1000e_rx_desc_ps_read buffers: [0x%lx, 0x%lx, 0x%lx, 0x%lx]\0A\00", align 1
@.str.33 = private unnamed_addr constant [62 x i8] c"e1000e_rx_desc_ps_read buffers: [0x%lx, 0x%lx, 0x%lx, 0x%lx]\0A\00", align 1
@.str.34 = private unnamed_addr constant [55 x i8] c"data_len <= core->rxbuf_sizes[0] - bastate->written[0]\00", align 1
@__PRETTY_FUNCTION__.e1000e_write_hdr_frag_to_rx_buffers = private unnamed_addr constant [108 x i8] c"void e1000e_write_hdr_frag_to_rx_buffers(E1000ECore *, hwaddr *, E1000EBAState *, const char *, dma_addr_t)\00", align 1
@.str.35 = private unnamed_addr constant [34 x i8] c"bastate->cur_idx < MAX_PS_BUFFERS\00", align 1
@__PRETTY_FUNCTION__.e1000e_write_payload_frag_to_rx_buffers = private unnamed_addr constant [112 x i8] c"void e1000e_write_payload_frag_to_rx_buffers(E1000ECore *, hwaddr *, E1000EBAState *, const char *, dma_addr_t)\00", align 1
@_TRACE_E1000E_RX_DESC_BUFF_WRITE_DSTATE = external global i16, align 2
@.str.36 = private unnamed_addr constant [98 x i8] c"%d@%zu.%06zu:e1000e_rx_desc_buff_write buffer #%u, addr: 0x%lx, offset: %u, from: %p, length: %u\0A\00", align 1
@.str.37 = private unnamed_addr constant [85 x i8] c"e1000e_rx_desc_buff_write buffer #%u, addr: 0x%lx, offset: %u, from: %p, length: %u\0A\00", align 1
@_TRACE_E1000E_RX_NULL_DESCRIPTOR_DSTATE = external global i16, align 2
@.str.38 = private unnamed_addr constant [61 x i8] c"%d@%zu.%06zu:e1000e_rx_null_descriptor Null RX descriptor!!\0A\00", align 1
@.str.39 = private unnamed_addr constant [48 x i8] c"e1000e_rx_null_descriptor Null RX descriptor!!\0A\00", align 1
@.str.40 = private unnamed_addr constant [16 x i8] c"ps_hdr_len == 0\00", align 1
@__PRETTY_FUNCTION__.e1000e_write_rx_descr = private unnamed_addr constant [138 x i8] c"void e1000e_write_rx_descr(E1000ECore *, union e1000_rx_desc_union *, struct NetRxPkt *, const E1000E_RSSInfo *, size_t, uint16_t (*)[4])\00", align 1
@.str.41 = private unnamed_addr constant [19 x i8] c"!rss_info->enabled\00", align 1
@__PRETTY_FUNCTION__.e1000e_write_lgcy_rx_descr = private unnamed_addr constant [123 x i8] c"void e1000e_write_lgcy_rx_descr(E1000ECore *, struct e1000_rx_desc *, struct NetRxPkt *, const E1000E_RSSInfo *, uint16_t)\00", align 1
@_TRACE_E1000E_RX_METADATA_PROTOCOLS_DSTATE = external global i16, align 2
@.str.42 = private unnamed_addr constant [82 x i8] c"%d@%zu.%06zu:e1000e_rx_metadata_protocols protocols: ip4: %d, ip6: %d, l4hdr: %d\0A\00", align 1
@.str.43 = private unnamed_addr constant [69 x i8] c"e1000e_rx_metadata_protocols protocols: ip4: %d, ip6: %d, l4hdr: %d\0A\00", align 1
@_TRACE_E1000E_RX_METADATA_VLAN_DSTATE = external global i16, align 2
@.str.44 = private unnamed_addr constant [55 x i8] c"%d@%zu.%06zu:e1000e_rx_metadata_vlan VLAN tag is 0x%X\0A\00", align 1
@.str.45 = private unnamed_addr constant [42 x i8] c"e1000e_rx_metadata_vlan VLAN tag is 0x%X\0A\00", align 1
@_TRACE_E1000E_RX_METADATA_RSS_DSTATE = external global i16, align 2
@.str.46 = private unnamed_addr constant [68 x i8] c"%d@%zu.%06zu:e1000e_rx_metadata_rss RSS data: rss: 0x%X, mrq: 0x%X\0A\00", align 1
@.str.47 = private unnamed_addr constant [55 x i8] c"e1000e_rx_metadata_rss RSS data: rss: 0x%X, mrq: 0x%X\0A\00", align 1
@_TRACE_E1000E_RX_METADATA_IP_ID_DSTATE = external global i16, align 2
@.str.48 = private unnamed_addr constant [59 x i8] c"%d@%zu.%06zu:e1000e_rx_metadata_ip_id the IPv4 ID is 0x%X\0A\00", align 1
@.str.49 = private unnamed_addr constant [46 x i8] c"e1000e_rx_metadata_ip_id the IPv4 ID is 0x%X\0A\00", align 1
@_TRACE_E1000E_RX_METADATA_ACK_DSTATE = external global i16, align 2
@.str.50 = private unnamed_addr constant [59 x i8] c"%d@%zu.%06zu:e1000e_rx_metadata_ack the packet is TCP ACK\0A\00", align 1
@.str.51 = private unnamed_addr constant [46 x i8] c"e1000e_rx_metadata_ack the packet is TCP ACK\0A\00", align 1
@_TRACE_E1000E_RX_METADATA_IPV6_FILTERING_DISABLED_DSTATE = external global i16, align 2
@.str.52 = private unnamed_addr constant [93 x i8] c"%d@%zu.%06zu:e1000e_rx_metadata_ipv6_filtering_disabled IPv6 RX filtering disabled by RFCTL\0A\00", align 1
@.str.53 = private unnamed_addr constant [80 x i8] c"e1000e_rx_metadata_ipv6_filtering_disabled IPv6 RX filtering disabled by RFCTL\0A\00", align 1
@_TRACE_E1000E_RX_METADATA_PKT_TYPE_DSTATE = external global i16, align 2
@.str.54 = private unnamed_addr constant [64 x i8] c"%d@%zu.%06zu:e1000e_rx_metadata_pkt_type the packet type is %u\0A\00", align 1
@.str.55 = private unnamed_addr constant [51 x i8] c"e1000e_rx_metadata_pkt_type the packet type is %u\0A\00", align 1
@_TRACE_E1000E_RX_METADATA_IPV6_SUM_DISABLED_DSTATE = external global i16, align 2
@.str.56 = private unnamed_addr constant [90 x i8] c"%d@%zu.%06zu:e1000e_rx_metadata_ipv6_sum_disabled IPv6 RX checksummimg disabled by RFCTL\0A\00", align 1
@.str.57 = private unnamed_addr constant [77 x i8] c"e1000e_rx_metadata_ipv6_sum_disabled IPv6 RX checksummimg disabled by RFCTL\0A\00", align 1
@_TRACE_E1000E_RX_METADATA_VIRTHDR_NO_CSUM_INFO_DSTATE = external global i16, align 2
@.str.58 = private unnamed_addr constant [97 x i8] c"%d@%zu.%06zu:e1000e_rx_metadata_virthdr_no_csum_info virt-header does not contain checksum info\0A\00", align 1
@.str.59 = private unnamed_addr constant [84 x i8] c"e1000e_rx_metadata_virthdr_no_csum_info virt-header does not contain checksum info\0A\00", align 1
@_TRACE_E1000E_RX_METADATA_L3_CSUM_VALIDATION_FAILED_DSTATE = external global i16, align 2
@.str.60 = private unnamed_addr constant [87 x i8] c"%d@%zu.%06zu:e1000e_rx_metadata_l3_csum_validation_failed Cannot validate L3 checksum\0A\00", align 1
@.str.61 = private unnamed_addr constant [74 x i8] c"e1000e_rx_metadata_l3_csum_validation_failed Cannot validate L3 checksum\0A\00", align 1
@_TRACE_E1000E_RX_METADATA_L4_CSUM_VALIDATION_FAILED_DSTATE = external global i16, align 2
@.str.62 = private unnamed_addr constant [87 x i8] c"%d@%zu.%06zu:e1000e_rx_metadata_l4_csum_validation_failed Cannot validate L4 checksum\0A\00", align 1
@.str.63 = private unnamed_addr constant [74 x i8] c"e1000e_rx_metadata_l4_csum_validation_failed Cannot validate L4 checksum\0A\00", align 1
@_TRACE_E1000E_RX_METADATA_L3_CSO_DISABLED_DSTATE = external global i16, align 2
@.str.64 = private unnamed_addr constant [69 x i8] c"%d@%zu.%06zu:e1000e_rx_metadata_l3_cso_disabled IP4 CSO is disabled\0A\00", align 1
@.str.65 = private unnamed_addr constant [56 x i8] c"e1000e_rx_metadata_l3_cso_disabled IP4 CSO is disabled\0A\00", align 1
@_TRACE_E1000E_RX_METADATA_L4_CSO_DISABLED_DSTATE = external global i16, align 2
@.str.66 = private unnamed_addr constant [73 x i8] c"%d@%zu.%06zu:e1000e_rx_metadata_l4_cso_disabled TCP/UDP CSO is disabled\0A\00", align 1
@.str.67 = private unnamed_addr constant [60 x i8] c"e1000e_rx_metadata_l4_cso_disabled TCP/UDP CSO is disabled\0A\00", align 1
@_TRACE_E1000E_RX_METADATA_STATUS_FLAGS_DSTATE = external global i16, align 2
@.str.68 = private unnamed_addr constant [67 x i8] c"%d@%zu.%06zu:e1000e_rx_metadata_status_flags status_flags is 0x%X\0A\00", align 1
@.str.69 = private unnamed_addr constant [54 x i8] c"e1000e_rx_metadata_status_flags status_flags is 0x%X\0A\00", align 1
@_TRACE_E1000E_RX_DESC_PS_WRITE_DSTATE = external global i16, align 2
@.str.70 = private unnamed_addr constant [70 x i8] c"%d@%zu.%06zu:e1000e_rx_desc_ps_write bytes written: [%u, %u, %u, %u]\0A\00", align 1
@.str.71 = private unnamed_addr constant [57 x i8] c"e1000e_rx_desc_ps_write bytes written: [%u, %u, %u, %u]\0A\00", align 1
@_TRACE_E1000E_RX_WRITTEN_TO_GUEST_DSTATE = external global i16, align 2
@.str.72 = private unnamed_addr constant [85 x i8] c"%d@%zu.%06zu:e1000e_rx_written_to_guest Received packet written to guest (queue %d)\0A\00", align 1
@.str.73 = private unnamed_addr constant [72 x i8] c"e1000e_rx_written_to_guest Received packet written to guest (queue %d)\0A\00", align 1
@_TRACE_E1000E_RX_NOT_WRITTEN_TO_GUEST_DSTATE = external global i16, align 2
@.str.74 = private unnamed_addr constant [93 x i8] c"%d@%zu.%06zu:e1000e_rx_not_written_to_guest Received packet NOT written to guest (queue %d)\0A\00", align 1
@.str.75 = private unnamed_addr constant [80 x i8] c"e1000e_rx_not_written_to_guest Received packet NOT written to guest (queue %d)\0A\00", align 1
@_TRACE_E1000E_IRQ_REARM_TIMER_DSTATE = external global i16, align 2
@.str.76 = private unnamed_addr constant [92 x i8] c"%d@%zu.%06zu:e1000e_irq_rearm_timer Mitigation timer armed for register 0x%X, delay %ld ns\0A\00", align 1
@.str.77 = private unnamed_addr constant [79 x i8] c"e1000e_irq_rearm_timer Mitigation timer armed for register 0x%X, delay %ld ns\0A\00", align 1
@_TRACE_E1000E_RX_INTERRUPT_SET_DSTATE = external global i16, align 2
@.str.78 = private unnamed_addr constant [76 x i8] c"%d@%zu.%06zu:e1000e_rx_interrupt_set Receive interrupt set (ICR causes %u)\0A\00", align 1
@.str.79 = private unnamed_addr constant [63 x i8] c"e1000e_rx_interrupt_set Receive interrupt set (ICR causes %u)\0A\00", align 1
@_TRACE_E1000E_RX_INTERRUPT_DELAYED_DSTATE = external global i16, align 2
@.str.80 = private unnamed_addr constant [84 x i8] c"%d@%zu.%06zu:e1000e_rx_interrupt_delayed Receive interrupt delayed (ICR causes %u)\0A\00", align 1
@.str.81 = private unnamed_addr constant [71 x i8] c"e1000e_rx_interrupt_delayed Receive interrupt delayed (ICR causes %u)\0A\00", align 1
@_TRACE_E1000E_LINK_STATUS_CHANGED_DSTATE = external global i16, align 2
@.str.82 = private unnamed_addr constant [61 x i8] c"%d@%zu.%06zu:e1000e_link_status_changed New link status: %d\0A\00", align 1
@.str.83 = private unnamed_addr constant [48 x i8] c"e1000e_link_status_changed New link status: %d\0A\00", align 1
@.str.84 = private unnamed_addr constant [26 x i8] c"core->delayed_causes == 0\00", align 1
@__PRETTY_FUNCTION__.e1000e_intmgr_collect_delayed_causes = private unnamed_addr constant [60 x i8] c"uint32_t e1000e_intmgr_collect_delayed_causes(E1000ECore *)\00", align 1
@_TRACE_E1000E_IRQ_SET_DSTATE = external global i16, align 2
@.str.85 = private unnamed_addr constant [76 x i8] c"%d@%zu.%06zu:e1000e_irq_set Setting interrupt register 0x%x: 0x%x --> 0x%x\0A\00", align 1
@.str.86 = private unnamed_addr constant [63 x i8] c"e1000e_irq_set Setting interrupt register 0x%x: 0x%x --> 0x%x\0A\00", align 1
@_TRACE_E1000E_IRQ_ADD_MSI_OTHER_DSTATE = external global i16, align 2
@.str.87 = private unnamed_addr constant [65 x i8] c"%d@%zu.%06zu:e1000e_irq_add_msi_other ICR_OTHER bit added: 0x%x\0A\00", align 1
@.str.88 = private unnamed_addr constant [52 x i8] c"e1000e_irq_add_msi_other ICR_OTHER bit added: 0x%x\0A\00", align 1
@_TRACE_E1000E_IRQ_FIX_ICR_ASSERTED_DSTATE = external global i16, align 2
@.str.89 = private unnamed_addr constant [71 x i8] c"%d@%zu.%06zu:e1000e_irq_fix_icr_asserted ICR_ASSERTED bit fixed: 0x%x\0A\00", align 1
@.str.90 = private unnamed_addr constant [58 x i8] c"e1000e_irq_fix_icr_asserted ICR_ASSERTED bit fixed: 0x%x\0A\00", align 1
@_TRACE_E1000E_IRQ_PENDING_INTERRUPTS_DSTATE = external global i16, align 2
@.str.91 = private unnamed_addr constant [85 x i8] c"%d@%zu.%06zu:e1000e_irq_pending_interrupts ICR PENDING: 0x%x (ICR: 0x%x, IMS: 0x%x)\0A\00", align 1
@.str.92 = private unnamed_addr constant [72 x i8] c"e1000e_irq_pending_interrupts ICR PENDING: 0x%x (ICR: 0x%x, IMS: 0x%x)\0A\00", align 1
@_TRACE_E1000E_IRQ_POSTPONED_BY_XITR_DSTATE = external global i16, align 2
@.str.93 = private unnamed_addr constant [87 x i8] c"%d@%zu.%06zu:e1000e_irq_postponed_by_xitr Interrupt postponed by [E]ITR register 0x%x\0A\00", align 1
@.str.94 = private unnamed_addr constant [74 x i8] c"e1000e_irq_postponed_by_xitr Interrupt postponed by [E]ITR register 0x%x\0A\00", align 1
@_TRACE_E1000E_IRQ_MSIX_NOTIFY_VEC_DSTATE = external global i16, align 2
@.str.95 = private unnamed_addr constant [66 x i8] c"%d@%zu.%06zu:e1000e_irq_msix_notify_vec MSI-X notify vector 0x%x\0A\00", align 1
@.str.96 = private unnamed_addr constant [53 x i8] c"e1000e_irq_msix_notify_vec MSI-X notify vector 0x%x\0A\00", align 1
@_TRACE_E1000E_WRN_MSIX_VEC_WRONG_DSTATE = external global i16, align 2
@.str.97 = private unnamed_addr constant [83 x i8] c"%d@%zu.%06zu:e1000e_wrn_msix_vec_wrong Invalid configuration for cause 0x%x: 0x%x\0A\00", align 1
@.str.98 = private unnamed_addr constant [70 x i8] c"e1000e_wrn_msix_vec_wrong Invalid configuration for cause 0x%x: 0x%x\0A\00", align 1
@_TRACE_E1000E_WRN_MSIX_INVALID_DSTATE = external global i16, align 2
@.str.99 = private unnamed_addr constant [73 x i8] c"%d@%zu.%06zu:e1000e_wrn_msix_invalid Invalid entry for cause 0x%x: 0x%x\0A\00", align 1
@.str.100 = private unnamed_addr constant [60 x i8] c"e1000e_wrn_msix_invalid Invalid entry for cause 0x%x: 0x%x\0A\00", align 1
@_TRACE_E1000E_IRQ_IAM_CLEAR_EIAME_DSTATE = external global i16, align 2
@.str.101 = private unnamed_addr constant [91 x i8] c"%d@%zu.%06zu:e1000e_irq_iam_clear_eiame Clearing IMS due to EIAME, IAM: 0x%X, cause: 0x%X\0A\00", align 1
@.str.102 = private unnamed_addr constant [78 x i8] c"e1000e_irq_iam_clear_eiame Clearing IMS due to EIAME, IAM: 0x%X, cause: 0x%X\0A\00", align 1
@_TRACE_E1000E_IRQ_ICR_CLEAR_EIAC_DSTATE = external global i16, align 2
@.str.103 = private unnamed_addr constant [93 x i8] c"%d@%zu.%06zu:e1000e_irq_icr_clear_eiac Clearing ICR bits due to EIAC, ICR: 0x%X, EIAC: 0x%X\0A\00", align 1
@.str.104 = private unnamed_addr constant [80 x i8] c"e1000e_irq_icr_clear_eiac Clearing ICR bits due to EIAC, ICR: 0x%X, EIAC: 0x%X\0A\00", align 1
@_TRACE_E1000E_IRQ_MSI_NOTIFY_DSTATE = external global i16, align 2
@.str.105 = private unnamed_addr constant [52 x i8] c"%d@%zu.%06zu:e1000e_irq_msi_notify MSI notify 0x%x\0A\00", align 1
@.str.106 = private unnamed_addr constant [39 x i8] c"e1000e_irq_msi_notify MSI notify 0x%x\0A\00", align 1
@_TRACE_E1000E_IRQ_LEGACY_NOTIFY_DSTATE = external global i16, align 2
@.str.107 = private unnamed_addr constant [58 x i8] c"%d@%zu.%06zu:e1000e_irq_legacy_notify IRQ line state: %d\0A\00", align 1
@.str.108 = private unnamed_addr constant [45 x i8] c"e1000e_irq_legacy_notify IRQ line state: %d\0A\00", align 1
@mac_reg_access = internal constant <{ [16385 x i16], [16383 x i16] }> <{ [16385 x i16] [i16 0, i16 0, i16 0, i16 0, i16 1, i16 0, i16 0, i16 1, i16 0, i16 0, i16 1, i16 1, i16 1, i16 0, i16 0, i16 0, i16 5360, i16 5360, i16 5360, i16 5360, i16 5360, i16 5360, i16 5360, i16 5360, i16 5360, i16 5360, i16 5360, i16 5360, i16 5360, i16 5360, i16 5360, i16 5360, i16 5360, i16 5360, i16 5360, i16 5360, i16 5360, i16 5360, i16 5360, i16 5360, i16 5360, i16 5360, i16 5360, i16 5360, i16 5360, i16 5360, i16 5360, i16 5360, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 2502, i16 0, i16 2492, i16 2492, i16 2492, i16 0, i16 2492, i16 0, i16 2492, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 2050, i16 0, i16 2046, i16 0, i16 1, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 3320, i16 3320, i16 3320, i16 0, i16 3320, i16 0, i16 3320, i16 0, i16 3320, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 5120, i16 5120, i16 5120, i16 5120, i16 5120, i16 5120, i16 5120, i16 5120, i16 5120, i16 5120, i16 5120, i16 5120, i16 5120, i16 5120, i16 5120, i16 5120, i16 5120, i16 5120, i16 5120, i16 5120, i16 5120, i16 5120, i16 5120, i16 5120, i16 5120, i16 5120, i16 5120, i16 5120, i16 5120, i16 5120, i16 5120, i16 5120, i16 5120, i16 5120, i16 5120, i16 5120, i16 5120, i16 5120, i16 5120, i16 5120, i16 5120, i16 5120, i16 5120, i16 5120, i16 5120, i16 5120, i16 5120, i16 5120, i16 5120, i16 5120, i16 5120, i16 5120, i16 5120, i16 5120, i16 5120, i16 5120, i16 5120, i16 5120, i16 5120, i16 5120, i16 5120, i16 5120, i16 5120, i16 5120, i16 5120, i16 5120, i16 5120, i16 5120, i16 5120, i16 5120, i16 5120, i16 5120, i16 5120, i16 5120, i16 5120, i16 5120, i16 5120, i16 5120, i16 5120, i16 5120, i16 5120, i16 5120, i16 5120, i16 5120, i16 5120, i16 5120, i16 5120, i16 5120, i16 5120, i16 5120, i16 5120, i16 5120, i16 5120, i16 5120, i16 5120, i16 5120, i16 5120, i16 5120, i16 5120, i16 5120, i16 5120, i16 5120, i16 5120, i16 5120, i16 5120, i16 5120, i16 5120, i16 5120, i16 5120, i16 5120, i16 5120, i16 5120, i16 5120, i16 5120, i16 5120, i16 5120, i16 5120, i16 5120, i16 5120, i16 5120, i16 5120, i16 5120, i16 5120, i16 5120, i16 5120, i16 5120, i16 5120, i16 5120, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 1, i16 0, i16 1, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 1, i16 0, i16 1, i16 0, i16 1, i16 0, i16 1, i16 0, i16 1, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 1, i16 0, i16 1, i16 0, i16 1, i16 0, i16 1, i16 0, i16 1, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 1, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 1, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 1, i16 1, i16 1, i16 1, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 1, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 -5884, i16 0, i16 -5884, i16 0, i16 -4864, i16 0, i16 -4864, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 1], [16383 x i16] zeroinitializer }>, align 16
@_TRACE_E1000E_CORE_CTRL_WRITE_DSTATE = external global i16, align 2
@.str.110 = private unnamed_addr constant [76 x i8] c"%d@%zu.%06zu:e1000e_core_ctrl_write Write CTRL register 0x%lx, value: 0x%X\0A\00", align 1
@.str.111 = private unnamed_addr constant [63 x i8] c"e1000e_core_ctrl_write Write CTRL register 0x%lx, value: 0x%X\0A\00", align 1
@_TRACE_E1000E_LINK_SET_PARAMS_DSTATE = external global i16, align 2
@.str.112 = private unnamed_addr constant [155 x i8] c"%d@%zu.%06zu:e1000e_link_set_params Set link params: Autodetect: %d, Speed: %d, Force speed: %d, Force duplex: %d, RX flow control %d, TX flow control %d\0A\00", align 1
@.str.113 = private unnamed_addr constant [142 x i8] c"e1000e_link_set_params Set link params: Autodetect: %d, Speed: %d, Force speed: %d, Force duplex: %d, RX flow control %d, TX flow control %d\0A\00", align 1
@_TRACE_E1000E_CORE_CTRL_SW_RESET_DSTATE = external global i16, align 2
@.str.114 = private unnamed_addr constant [55 x i8] c"%d@%zu.%06zu:e1000e_core_ctrl_sw_reset Doing SW reset\0A\00", align 1
@.str.115 = private unnamed_addr constant [42 x i8] c"e1000e_core_ctrl_sw_reset Doing SW reset\0A\00", align 1
@_TRACE_E1000E_CORE_CTRL_PHY_RESET_DSTATE = external global i16, align 2
@.str.116 = private unnamed_addr constant [57 x i8] c"%d@%zu.%06zu:e1000e_core_ctrl_phy_reset Doing PHY reset\0A\00", align 1
@.str.117 = private unnamed_addr constant [44 x i8] c"e1000e_core_ctrl_phy_reset Doing PHY reset\0A\00", align 1
@e1000e_set_eecd.ro_bits = internal constant i32 31488, align 4
@_TRACE_E1000E_LINK_SET_EXT_PARAMS_DSTATE = external global i16, align 2
@.str.118 = private unnamed_addr constant [106 x i8] c"%d@%zu.%06zu:e1000e_link_set_ext_params Set extended link params: ASD check: %d, Speed select bypass: %d\0A\00", align 1
@.str.119 = private unnamed_addr constant [93 x i8] c"e1000e_link_set_ext_params Set extended link params: ASD check: %d, Speed select bypass: %d\0A\00", align 1
@e1000e_phy_regcap = internal constant <{ [32 x i8], [32 x i8], <{ [22 x i8], [10 x i8] }>, <{ [20 x i8], [12 x i8] }>, [32 x i8], <{ [22 x i8], [10 x i8] }>, <{ [18 x i8], [14 x i8] }> }> <{ [32 x i8] c"\07\05\05\05\07\05\05\07\05\07\05\00\00\00\00\05\03\01\03\01\03\01\07\00\00\03\03\00\00\03\03\00", [32 x i8] zeroinitializer, <{ [22 x i8], [10 x i8] }> <{ [22 x i8] c"\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\03\00\03\01\00\03", [10 x i8] zeroinitializer }>, <{ [20 x i8], [12 x i8] }> <{ [20 x i8] c"\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\03\03\03\03", [12 x i8] zeroinitializer }>, [32 x i8] zeroinitializer, <{ [22 x i8], [10 x i8] }> <{ [22 x i8] c"\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\01\01", [10 x i8] zeroinitializer }>, <{ [18 x i8], [14 x i8] }> <{ [18 x i8] c"\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\01", [14 x i8] zeroinitializer }> }>, align 16
@_TRACE_E1000E_CORE_MDIC_READ_UNHANDLED_DSTATE = external global i16, align 2
@.str.121 = private unnamed_addr constant [79 x i8] c"%d@%zu.%06zu:e1000e_core_mdic_read_unhandled MDIC READ: PHY[%u][%u] UNHANDLED\0A\00", align 1
@.str.122 = private unnamed_addr constant [66 x i8] c"e1000e_core_mdic_read_unhandled MDIC READ: PHY[%u][%u] UNHANDLED\0A\00", align 1
@_TRACE_E1000E_CORE_MDIC_READ_DSTATE = external global i16, align 2
@.str.123 = private unnamed_addr constant [66 x i8] c"%d@%zu.%06zu:e1000e_core_mdic_read MDIC READ: PHY[%u][%u] = 0x%x\0A\00", align 1
@.str.124 = private unnamed_addr constant [53 x i8] c"e1000e_core_mdic_read MDIC READ: PHY[%u][%u] = 0x%x\0A\00", align 1
@_TRACE_E1000E_CORE_MDIC_WRITE_UNHANDLED_DSTATE = external global i16, align 2
@.str.125 = private unnamed_addr constant [81 x i8] c"%d@%zu.%06zu:e1000e_core_mdic_write_unhandled MDIC WRITE: PHY[%u][%u] UNHANDLED\0A\00", align 1
@.str.126 = private unnamed_addr constant [68 x i8] c"e1000e_core_mdic_write_unhandled MDIC WRITE: PHY[%u][%u] UNHANDLED\0A\00", align 1
@_TRACE_E1000E_CORE_MDIC_WRITE_DSTATE = external global i16, align 2
@.str.127 = private unnamed_addr constant [68 x i8] c"%d@%zu.%06zu:e1000e_core_mdic_write MDIC WRITE: PHY[%u][%u] = 0x%x\0A\00", align 1
@.str.128 = private unnamed_addr constant [55 x i8] c"e1000e_core_mdic_write MDIC WRITE: PHY[%u][%u] = 0x%x\0A\00", align 1
@.str.129 = private unnamed_addr constant [24 x i8] c"page < E1000E_PHY_PAGES\00", align 1
@__PRETTY_FUNCTION__.e1000e_phy_reg_write = private unnamed_addr constant [69 x i8] c"void e1000e_phy_reg_write(E1000ECore *, uint8_t, uint32_t, uint16_t)\00", align 1
@.str.130 = private unnamed_addr constant [28 x i8] c"addr < E1000E_PHY_PAGE_SIZE\00", align 1
@e1000e_phyreg_writeops = internal global [7 x [32 x ptr]] [[32 x ptr] [ptr @e1000e_set_phy_ctrl, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr @e1000e_set_phy_page, ptr null, ptr null, ptr @e1000e_set_phy_oem_bits, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null], [32 x ptr] zeroinitializer, [32 x ptr] zeroinitializer, [32 x ptr] zeroinitializer, [32 x ptr] zeroinitializer, [32 x ptr] zeroinitializer, [32 x ptr] zeroinitializer], align 16
@_TRACE_E1000E_VLAN_VET_DSTATE = external global i16, align 2
@.str.131 = private unnamed_addr constant [62 x i8] c"%d@%zu.%06zu:e1000e_vlan_vet Setting VLAN ethernet type 0x%X\0A\00", align 1
@.str.132 = private unnamed_addr constant [49 x i8] c"e1000e_vlan_vet Setting VLAN ethernet type 0x%X\0A\00", align 1
@_TRACE_E1000E_IRQ_ICR_PROCESS_IAME_DSTATE = external global i16, align 2
@.str.133 = private unnamed_addr constant [72 x i8] c"%d@%zu.%06zu:e1000e_irq_icr_process_iame Clearing IMS bits due to IAME\0A\00", align 1
@.str.134 = private unnamed_addr constant [59 x i8] c"e1000e_irq_icr_process_iame Clearing IMS bits due to IAME\0A\00", align 1
@_TRACE_E1000E_IRQ_CLEAR_DSTATE = external global i16, align 2
@.str.135 = private unnamed_addr constant [79 x i8] c"%d@%zu.%06zu:e1000e_irq_clear Clearing interrupt register 0x%x: 0x%x --> 0x%x\0A\00", align 1
@.str.136 = private unnamed_addr constant [66 x i8] c"e1000e_irq_clear Clearing interrupt register 0x%x: 0x%x --> 0x%x\0A\00", align 1
@_TRACE_E1000E_IRQ_ITR_SET_DSTATE = external global i16, align 2
@.str.137 = private unnamed_addr constant [42 x i8] c"%d@%zu.%06zu:e1000e_irq_itr_set ITR = %u\0A\00", align 1
@.str.138 = private unnamed_addr constant [29 x i8] c"e1000e_irq_itr_set ITR = %u\0A\00", align 1
@_TRACE_E1000E_IRQ_WRITE_ICS_DSTATE = external global i16, align 2
@.str.139 = private unnamed_addr constant [56 x i8] c"%d@%zu.%06zu:e1000e_irq_write_ics Adding ICR bits 0x%x\0A\00", align 1
@.str.140 = private unnamed_addr constant [43 x i8] c"e1000e_irq_write_ics Adding ICR bits 0x%x\0A\00", align 1
@e1000e_set_ims.ims_ext_mask = internal constant i32 32505856, align 4
@e1000e_set_ims.ims_valid_mask = internal constant i32 32998103, align 4
@_TRACE_E1000E_IRQ_MSIX_PENDING_CLEARING_DSTATE = external global i16, align 2
@.str.141 = private unnamed_addr constant [118 x i8] c"%d@%zu.%06zu:e1000e_irq_msix_pending_clearing Clearing MSI-X pending bit for cause 0x%x, IVAR config 0x%x, vector %u\0A\00", align 1
@.str.142 = private unnamed_addr constant [105 x i8] c"e1000e_irq_msix_pending_clearing Clearing MSI-X pending bit for cause 0x%x, IVAR config 0x%x, vector %u\0A\00", align 1
@_TRACE_E1000E_IRQ_FIRE_ALL_TIMERS_DSTATE = external global i16, align 2
@.str.143 = private unnamed_addr constant [123 x i8] c"%d@%zu.%06zu:e1000e_irq_fire_all_timers Firing all delay/throttling timers on all interrupts enable (0x%X written to IMS)\0A\00", align 1
@.str.144 = private unnamed_addr constant [110 x i8] c"e1000e_irq_fire_all_timers Firing all delay/throttling timers on all interrupts enable (0x%X written to IMS)\0A\00", align 1
@_TRACE_E1000E_IRQ_MSI_NOTIFY_POSTPONED_DSTATE = external global i16, align 2
@.str.145 = private unnamed_addr constant [75 x i8] c"%d@%zu.%06zu:e1000e_irq_msi_notify_postponed Sending MSI postponed by ITR\0A\00", align 1
@.str.146 = private unnamed_addr constant [62 x i8] c"e1000e_irq_msi_notify_postponed Sending MSI postponed by ITR\0A\00", align 1
@_TRACE_E1000E_IRQ_LEGACY_NOTIFY_POSTPONED_DSTATE = external global i16, align 2
@.str.147 = private unnamed_addr constant [85 x i8] c"%d@%zu.%06zu:e1000e_irq_legacy_notify_postponed Raising legacy IRQ postponed by ITR\0A\00", align 1
@.str.148 = private unnamed_addr constant [72 x i8] c"e1000e_irq_legacy_notify_postponed Raising legacy IRQ postponed by ITR\0A\00", align 1
@_TRACE_E1000E_IRQ_MSIX_NOTIFY_POSTPONED_VEC_DSTATE = external global i16, align 2
@.str.149 = private unnamed_addr constant [87 x i8] c"%d@%zu.%06zu:e1000e_irq_msix_notify_postponed_vec Sending MSI-X postponed by EITR[%d]\0A\00", align 1
@.str.150 = private unnamed_addr constant [74 x i8] c"e1000e_irq_msix_notify_postponed_vec Sending MSI-X postponed by EITR[%d]\0A\00", align 1
@_TRACE_E1000E_IRQ_IMS_CLEAR_SET_IMC_DSTATE = external global i16, align 2
@.str.151 = private unnamed_addr constant [83 x i8] c"%d@%zu.%06zu:e1000e_irq_ims_clear_set_imc Clearing IMS bits due to IMC write 0x%x\0A\00", align 1
@.str.152 = private unnamed_addr constant [70 x i8] c"e1000e_irq_ims_clear_set_imc Clearing IMS bits due to IMC write 0x%x\0A\00", align 1
@_TRACE_E1000E_IRQ_EITR_SET_DSTATE = external global i16, align 2
@.str.153 = private unnamed_addr constant [48 x i8] c"%d@%zu.%06zu:e1000e_irq_eitr_set EITR[%u] = %u\0A\00", align 1
@.str.154 = private unnamed_addr constant [35 x i8] c"e1000e_irq_eitr_set EITR[%u] = %u\0A\00", align 1
@_TRACE_E1000E_RX_SET_RCTL_DSTATE = external global i16, align 2
@.str.155 = private unnamed_addr constant [45 x i8] c"%d@%zu.%06zu:e1000e_rx_set_rctl RCTL = 0x%x\0A\00", align 1
@.str.156 = private unnamed_addr constant [32 x i8] c"e1000e_rx_set_rctl RCTL = 0x%x\0A\00", align 1
@_TRACE_E1000E_RX_DESC_BUFF_SIZES_DSTATE = external global i16, align 2
@.str.157 = private unnamed_addr constant [71 x i8] c"%d@%zu.%06zu:e1000e_rx_desc_buff_sizes buffer sizes: [%u, %u, %u, %u]\0A\00", align 1
@.str.158 = private unnamed_addr constant [58 x i8] c"e1000e_rx_desc_buff_sizes buffer sizes: [%u, %u, %u, %u]\0A\00", align 1
@_TRACE_E1000E_RX_DESC_LEN_DSTATE = external global i16, align 2
@.str.159 = private unnamed_addr constant [58 x i8] c"%d@%zu.%06zu:e1000e_rx_desc_len RX descriptor length: %u\0A\00", align 1
@.str.160 = private unnamed_addr constant [45 x i8] c"e1000e_rx_desc_len RX descriptor length: %u\0A\00", align 1
@e1000e_tx_ring_init.i = internal constant [2 x %struct.E1000ERingInfo] [%struct.E1000ERingInfo { i32 3585, i32 3584, i32 3586, i32 3588, i32 3590, i32 0 }, %struct.E1000ERingInfo { i32 3649, i32 3648, i32 3650, i32 3652, i32 3654, i32 1 }], align 16
@__PRETTY_FUNCTION__.e1000e_tx_ring_init = private unnamed_addr constant [61 x i8] c"void e1000e_tx_ring_init(E1000ECore *, E1000E_TxRing *, int)\00", align 1
@_TRACE_E1000E_TX_DISABLED_DSTATE = external global i16, align 2
@.str.161 = private unnamed_addr constant [45 x i8] c"%d@%zu.%06zu:e1000e_tx_disabled TX Disabled\0A\00", align 1
@.str.162 = private unnamed_addr constant [32 x i8] c"e1000e_tx_disabled TX Disabled\0A\00", align 1
@_TRACE_E1000E_TX_DESCR_DSTATE = external global i16, align 2
@.str.163 = private unnamed_addr constant [41 x i8] c"%d@%zu.%06zu:e1000e_tx_descr %p : %x %x\0A\00", align 1
@.str.164 = private unnamed_addr constant [28 x i8] c"e1000e_tx_descr %p : %x %x\0A\00", align 1
@_TRACE_E1000E_WRN_NO_SNAP_SUPPORT_DSTATE = external global i16, align 2
@.str.165 = private unnamed_addr constant [111 x i8] c"%d@%zu.%06zu:e1000e_wrn_no_snap_support WARNING: Guest requested TX SNAP header update which is not supported\0A\00", align 1
@.str.166 = private unnamed_addr constant [98 x i8] c"e1000e_wrn_no_snap_support WARNING: Guest requested TX SNAP header update which is not supported\0A\00", align 1
@_TRACE_E1000E_WRN_NO_TS_SUPPORT_DSTATE = external global i16, align 2
@.str.167 = private unnamed_addr constant [103 x i8] c"%d@%zu.%06zu:e1000e_wrn_no_ts_support WARNING: Guest requested TX timestamping which is not supported\0A\00", align 1
@.str.168 = private unnamed_addr constant [90 x i8] c"e1000e_wrn_no_ts_support WARNING: Guest requested TX timestamping which is not supported\0A\00", align 1
@e1000e_on_tx_done_update_stats.PTCregs = internal constant [6 x i32] [i32 4150, i32 4151, i32 4152, i32 4153, i32 4154, i32 4155], align 16
@__func__.e1000e_on_tx_done_update_stats = private unnamed_addr constant [31 x i8] c"e1000e_on_tx_done_update_stats\00", align 1
@e1000e_intrmgr_delay_tx_causes.delayable_causes = internal constant i32 12582915, align 4
@.str.169 = private unnamed_addr constant [37 x i8] c"e1000e: PSRCTL.BSIZE0 cannot be zero\00", align 1
@.str.170 = private unnamed_addr constant [37 x i8] c"e1000e: PSRCTL.BSIZE1 cannot be zero\00", align 1
@_TRACE_E1000E_RX_SET_RDT_DSTATE = external global i16, align 2
@.str.171 = private unnamed_addr constant [53 x i8] c"%d@%zu.%06zu:e1000e_rx_set_rdt Setting RDT[%d] = %u\0A\00", align 1
@.str.172 = private unnamed_addr constant [40 x i8] c"e1000e_rx_set_rdt Setting RDT[%d] = %u\0A\00", align 1
@_TRACE_E1000E_IRQ_RDTR_FPD_RUNNING_DSTATE = external global i16, align 2
@.str.173 = private unnamed_addr constant [77 x i8] c"%d@%zu.%06zu:e1000e_irq_rdtr_fpd_running FPD written while RDTR was running\0A\00", align 1
@.str.174 = private unnamed_addr constant [64 x i8] c"e1000e_irq_rdtr_fpd_running FPD written while RDTR was running\0A\00", align 1
@_TRACE_E1000E_IRQ_FIRE_DELAYED_INTERRUPTS_DSTATE = external global i16, align 2
@.str.175 = private unnamed_addr constant [75 x i8] c"%d@%zu.%06zu:e1000e_irq_fire_delayed_interrupts Firing delayed interrupts\0A\00", align 1
@.str.176 = private unnamed_addr constant [62 x i8] c"e1000e_irq_fire_delayed_interrupts Firing delayed interrupts\0A\00", align 1
@_TRACE_E1000E_IRQ_RDTR_FPD_NOT_RUNNING_DSTATE = external global i16, align 2
@.str.177 = private unnamed_addr constant [85 x i8] c"%d@%zu.%06zu:e1000e_irq_rdtr_fpd_not_running FPD written while RDTR was not running\0A\00", align 1
@.str.178 = private unnamed_addr constant [72 x i8] c"e1000e_irq_rdtr_fpd_not_running FPD written while RDTR was not running\0A\00", align 1
@_TRACE_E1000E_IRQ_TIDV_FPD_RUNNING_DSTATE = external global i16, align 2
@.str.179 = private unnamed_addr constant [77 x i8] c"%d@%zu.%06zu:e1000e_irq_tidv_fpd_running FPD written while TIDV was running\0A\00", align 1
@.str.180 = private unnamed_addr constant [64 x i8] c"e1000e_irq_tidv_fpd_running FPD written while TIDV was running\0A\00", align 1
@_TRACE_E1000E_IRQ_TIDV_FPD_NOT_RUNNING_DSTATE = external global i16, align 2
@.str.181 = private unnamed_addr constant [85 x i8] c"%d@%zu.%06zu:e1000e_irq_tidv_fpd_not_running FPD written while TIDV was not running\0A\00", align 1
@.str.182 = private unnamed_addr constant [72 x i8] c"e1000e_irq_tidv_fpd_not_running FPD written while TIDV was not running\0A\00", align 1
@_TRACE_E1000E_RX_SET_RFCTL_DSTATE = external global i16, align 2
@.str.183 = private unnamed_addr constant [55 x i8] c"%d@%zu.%06zu:e1000e_rx_set_rfctl Setting RFCTL = 0x%X\0A\00", align 1
@.str.184 = private unnamed_addr constant [42 x i8] c"e1000e_rx_set_rfctl Setting RFCTL = 0x%X\0A\00", align 1
@_TRACE_E1000E_WRN_ISCSI_FILTERING_NOT_SUPPORTED_DSTATE = external global i16, align 2
@.str.185 = private unnamed_addr constant [120 x i8] c"%d@%zu.%06zu:e1000e_wrn_iscsi_filtering_not_supported WARNING: Guest requested iSCSI filtering  which is not supported\0A\00", align 1
@.str.186 = private unnamed_addr constant [107 x i8] c"e1000e_wrn_iscsi_filtering_not_supported WARNING: Guest requested iSCSI filtering  which is not supported\0A\00", align 1
@_TRACE_E1000E_WRN_NFSW_FILTERING_NOT_SUPPORTED_DSTATE = external global i16, align 2
@.str.187 = private unnamed_addr constant [123 x i8] c"%d@%zu.%06zu:e1000e_wrn_nfsw_filtering_not_supported WARNING: Guest requested NFS write filtering  which is not supported\0A\00", align 1
@.str.188 = private unnamed_addr constant [110 x i8] c"e1000e_wrn_nfsw_filtering_not_supported WARNING: Guest requested NFS write filtering  which is not supported\0A\00", align 1
@_TRACE_E1000E_WRN_NFSR_FILTERING_NOT_SUPPORTED_DSTATE = external global i16, align 2
@.str.189 = private unnamed_addr constant [122 x i8] c"%d@%zu.%06zu:e1000e_wrn_nfsr_filtering_not_supported WARNING: Guest requested NFS read filtering  which is not supported\0A\00", align 1
@.str.190 = private unnamed_addr constant [109 x i8] c"e1000e_wrn_nfsr_filtering_not_supported WARNING: Guest requested NFS read filtering  which is not supported\0A\00", align 1
@_TRACE_E1000E_MAC_SET_SW_DSTATE = external global i16, align 2
@.str.191 = private unnamed_addr constant [74 x i8] c"%d@%zu.%06zu:e1000e_mac_set_sw Set SW MAC: %02x:%02x:%02x:%02x:%02x:%02x\0A\00", align 1
@.str.192 = private unnamed_addr constant [61 x i8] c"e1000e_mac_set_sw Set SW MAC: %02x:%02x:%02x:%02x:%02x:%02x\0A\00", align 1
@_TRACE_E1000E_WRN_REGS_WRITE_TRIVIAL_DSTATE = external global i16, align 2
@.str.193 = private unnamed_addr constant [121 x i8] c"%d@%zu.%06zu:e1000e_wrn_regs_write_trivial WARNING: Writing to register at offset: 0x%05x. It is not fully implemented.\0A\00", align 1
@.str.194 = private unnamed_addr constant [108 x i8] c"e1000e_wrn_regs_write_trivial WARNING: Writing to register at offset: 0x%05x. It is not fully implemented.\0A\00", align 1
@_TRACE_E1000E_CORE_WRITE_DSTATE = external global i16, align 2
@.str.195 = private unnamed_addr constant [82 x i8] c"%d@%zu.%06zu:e1000e_core_write Write to register 0x%lx, %d byte(s), value: 0x%lx\0A\00", align 1
@.str.196 = private unnamed_addr constant [69 x i8] c"e1000e_core_write Write to register 0x%lx, %d byte(s), value: 0x%lx\0A\00", align 1
@_TRACE_E1000E_LINK_READ_PARAMS_DSTATE = external global i16, align 2
@.str.197 = private unnamed_addr constant [156 x i8] c"%d@%zu.%06zu:e1000e_link_read_params Get link params: Autodetect: %d, Speed: %d, Force speed: %d, Force duplex: %d, RX flow control %d, TX flow control %d\0A\00", align 1
@.str.198 = private unnamed_addr constant [143 x i8] c"e1000e_link_read_params Get link params: Autodetect: %d, Speed: %d, Force speed: %d, Force duplex: %d, RX flow control %d, TX flow control %d\0A\00", align 1
@_TRACE_E1000E_LINK_STATUS_DSTATE = external global i16, align 2
@.str.199 = private unnamed_addr constant [78 x i8] c"%d@%zu.%06zu:e1000e_link_status Link up: %d, Duplex: %d, Speed: %d, ASDV: %d\0A\00", align 1
@.str.200 = private unnamed_addr constant [65 x i8] c"e1000e_link_status Link up: %d, Duplex: %d, Speed: %d, ASDV: %d\0A\00", align 1
@_TRACE_E1000E_IRQ_ICR_CLEAR_ZERO_IMS_DSTATE = external global i16, align 2
@.str.201 = private unnamed_addr constant [81 x i8] c"%d@%zu.%06zu:e1000e_irq_icr_clear_zero_ims Clearing ICR on read due to zero IMS\0A\00", align 1
@.str.202 = private unnamed_addr constant [68 x i8] c"e1000e_irq_icr_clear_zero_ims Clearing ICR on read due to zero IMS\0A\00", align 1
@_TRACE_E1000E_IRQ_ICR_CLEAR_NONMSIX_ICR_READ_DSTATE = external global i16, align 2
@.str.203 = private unnamed_addr constant [94 x i8] c"%d@%zu.%06zu:e1000e_irq_icr_clear_nonmsix_icr_read Clearing ICR on read due to non MSI-X int\0A\00", align 1
@.str.204 = private unnamed_addr constant [81 x i8] c"e1000e_irq_icr_clear_nonmsix_icr_read Clearing ICR on read due to non MSI-X int\0A\00", align 1
@_TRACE_E1000E_IRQ_ICR_CLEAR_IAME_DSTATE = external global i16, align 2
@.str.205 = private unnamed_addr constant [73 x i8] c"%d@%zu.%06zu:e1000e_irq_icr_clear_iame Clearing ICR on read due to IAME\0A\00", align 1
@.str.206 = private unnamed_addr constant [60 x i8] c"e1000e_irq_icr_clear_iame Clearing ICR on read due to IAME\0A\00", align 1
@_TRACE_E1000E_IRQ_ICR_CLEAR_ICR_BIT_IMS_DSTATE = external global i16, align 2
@.str.207 = private unnamed_addr constant [107 x i8] c"%d@%zu.%06zu:e1000e_irq_icr_clear_icr_bit_ims Clearing ICR on read due corresponding IMS bit: 0x%x & 0x%x\0A\00", align 1
@.str.208 = private unnamed_addr constant [94 x i8] c"e1000e_irq_icr_clear_icr_bit_ims Clearing ICR on read due corresponding IMS bit: 0x%x & 0x%x\0A\00", align 1
@_TRACE_E1000E_IRQ_READ_ICS_DSTATE = external global i16, align 2
@.str.209 = private unnamed_addr constant [52 x i8] c"%d@%zu.%06zu:e1000e_irq_read_ics Current ICS: 0x%x\0A\00", align 1
@.str.210 = private unnamed_addr constant [39 x i8] c"e1000e_irq_read_ics Current ICS: 0x%x\0A\00", align 1
@_TRACE_E1000E_IRQ_READ_IMS_DSTATE = external global i16, align 2
@.str.211 = private unnamed_addr constant [52 x i8] c"%d@%zu.%06zu:e1000e_irq_read_ims Current IMS: 0x%x\0A\00", align 1
@.str.212 = private unnamed_addr constant [39 x i8] c"e1000e_irq_read_ims Current IMS: 0x%x\0A\00", align 1
@_TRACE_E1000E_WRN_REGS_WRITE_RO_DSTATE = external global i16, align 2
@.str.213 = private unnamed_addr constant [101 x i8] c"%d@%zu.%06zu:e1000e_wrn_regs_write_ro WARNING: Write to RO register 0x%lx, %d byte(s), value: 0x%lx\0A\00", align 1
@.str.214 = private unnamed_addr constant [88 x i8] c"e1000e_wrn_regs_write_ro WARNING: Write to RO register 0x%lx, %d byte(s), value: 0x%lx\0A\00", align 1
@_TRACE_E1000E_WRN_REGS_WRITE_UNKNOWN_DSTATE = external global i16, align 2
@.str.215 = private unnamed_addr constant [111 x i8] c"%d@%zu.%06zu:e1000e_wrn_regs_write_unknown WARNING: Write to unknown register 0x%lx, %d byte(s), value: 0x%lx\0A\00", align 1
@.str.216 = private unnamed_addr constant [98 x i8] c"e1000e_wrn_regs_write_unknown WARNING: Write to unknown register 0x%lx, %d byte(s), value: 0x%lx\0A\00", align 1
@_TRACE_E1000E_WRN_REGS_READ_TRIVIAL_DSTATE = external global i16, align 2
@.str.217 = private unnamed_addr constant [117 x i8] c"%d@%zu.%06zu:e1000e_wrn_regs_read_trivial WARNING: Reading register at offset: 0x%05x. It is not fully implemented.\0A\00", align 1
@.str.218 = private unnamed_addr constant [104 x i8] c"e1000e_wrn_regs_read_trivial WARNING: Reading register at offset: 0x%05x. It is not fully implemented.\0A\00", align 1
@_TRACE_E1000E_CORE_READ_DSTATE = external global i16, align 2
@.str.219 = private unnamed_addr constant [82 x i8] c"%d@%zu.%06zu:e1000e_core_read Read from register 0x%lx, %d byte(s), value: 0x%lx\0A\00", align 1
@.str.220 = private unnamed_addr constant [69 x i8] c"e1000e_core_read Read from register 0x%lx, %d byte(s), value: 0x%lx\0A\00", align 1
@_TRACE_E1000E_WRN_REGS_READ_UNKNOWN_DSTATE = external global i16, align 2
@.str.221 = private unnamed_addr constant [97 x i8] c"%d@%zu.%06zu:e1000e_wrn_regs_read_unknown WARNING: Read from unknown register 0x%lx, %d byte(s)\0A\00", align 1
@.str.222 = private unnamed_addr constant [84 x i8] c"e1000e_wrn_regs_read_unknown WARNING: Read from unknown register 0x%lx, %d byte(s)\0A\00", align 1
@_TRACE_E1000E_IRQ_THROTTLING_TIMER_DSTATE = external global i16, align 2
@.str.223 = private unnamed_addr constant [82 x i8] c"%d@%zu.%06zu:e1000e_irq_throttling_timer Mitigation timer shot for register 0x%X\0A\00", align 1
@.str.224 = private unnamed_addr constant [69 x i8] c"e1000e_irq_throttling_timer Mitigation timer shot for register 0x%X\0A\00", align 1
@_TRACE_E1000E_VM_STATE_RUNNING_DSTATE = external global i16, align 2
@.str.225 = private unnamed_addr constant [58 x i8] c"%d@%zu.%06zu:e1000e_vm_state_running VM state is running\0A\00", align 1
@.str.226 = private unnamed_addr constant [45 x i8] c"e1000e_vm_state_running VM state is running\0A\00", align 1
@_TRACE_E1000E_VM_STATE_STOPPED_DSTATE = external global i16, align 2
@.str.227 = private unnamed_addr constant [58 x i8] c"%d@%zu.%06zu:e1000e_vm_state_stopped VM state is stopped\0A\00", align 1
@.str.228 = private unnamed_addr constant [45 x i8] c"e1000e_vm_state_stopped VM state is stopped\0A\00", align 1
@.str.229 = private unnamed_addr constant [11 x i8] c"pci-device\00", align 1
@.str.230 = private unnamed_addr constant [106 x i8] c"/home/dtcxzyw/WorkSpace/Projects/compilers/llvm-opt-benchmark/bench/qemu/qemu/include/hw/pci/pci_device.h\00", align 1
@__func__.PCI_DEVICE_GET_CLASS = private unnamed_addr constant [21 x i8] c"PCI_DEVICE_GET_CLASS\00", align 1
@_TRACE_E1000E_RX_SET_CSO_DSTATE = external global i16, align 2
@.str.231 = private unnamed_addr constant [55 x i8] c"%d@%zu.%06zu:e1000e_rx_set_cso RX CSO state set to %d\0A\00", align 1
@.str.232 = private unnamed_addr constant [42 x i8] c"e1000e_rx_set_cso RX CSO state set to %d\0A\00", align 1
@e1000e_mac_reg_init = internal constant [11663 x i32] [i32 1311297, i32 0, i32 514, i32 0, i32 768, i32 2, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 500, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 500, i32 500, i32 500, i32 500, i32 500, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 6299656, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 426754, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 8, i32 0, i32 0, i32 0, i32 781, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 1310740, i32 0, i32 40, i32 0, i32 -2147483648, i32 0, i32 0, i32 0, i32 0, i32 0, i32 2, i32 2, i32 -1073741824, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 1, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 263170, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 65536, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 65536, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 1536, i32 0, i32 1536, i32 0, i32 1536, i32 0, i32 1536, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 1027, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 1027, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 768, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 268435456, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 109052416, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 536870916, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 1, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 35063, i32 793], align 16
@e1000e_phy_reg_init = internal constant <{ <{ [18 x i16], [14 x i16] }>, [32 x i16], <{ [22 x i16], [10 x i16] }>, <{ [19 x i16], [13 x i16] }>, [32 x i16], [32 x i16], [32 x i16] }> <{ <{ [18 x i16], [14 x i16] }> <{ [18 x i16] [i16 4416, i16 31053, i16 321, i16 3249, i16 3553, i16 2016, i16 5, i16 8193, i16 0, i16 3840, i16 15360, i16 0, i16 0, i16 0, i16 0, i16 12288, i16 13152, i16 -21496], [14 x i16] zeroinitializer }>, [32 x i16] zeroinitializer, <{ [22 x i16], [10 x i16] }> <{ [22 x i16] [i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 136, i16 0, i16 0, i16 0, i16 0, i16 4166], [10 x i16] zeroinitializer }>, <{ [19 x i16], [13 x i16] }> <{ [19 x i16] [i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 16389], [13 x i16] zeroinitializer }>, [32 x i16] zeroinitializer, [32 x i16] zeroinitializer, [32 x i16] zeroinitializer }>, align 16
@_TRACE_E1000E_LINK_AUTONEG_FLOWCTL_DSTATE = external global i16, align 2
@.str.234 = private unnamed_addr constant [83 x i8] c"%d@%zu.%06zu:e1000e_link_autoneg_flowctl Auto-negotiated flow control state is %d\0A\00", align 1
@.str.235 = private unnamed_addr constant [70 x i8] c"e1000e_link_autoneg_flowctl Auto-negotiated flow control state is %d\0A\00", align 1

; Function Attrs: nounwind sspstrong uwtable
define dso_local void @e1000e_start_recv(ptr noundef %core) #0 {
entry:
  %core.addr = alloca ptr, align 8
  %i = alloca i32, align 4
  store ptr %core, ptr %core.addr, align 8
  call void @trace_e1000e_rx_start_recv()
  store i32 0, ptr %i, align 4
  br label %for.cond

for.cond:                                         ; preds = %for.inc, %entry
  %0 = load i32, ptr %i, align 4
  %1 = load ptr, ptr %core.addr, align 8
  %max_queue_num = getelementptr inbounds %struct.E1000Core, ptr %1, i32 0, i32 11
  %2 = load i32, ptr %max_queue_num, align 4
  %cmp = icmp sle i32 %0, %2
  br i1 %cmp, label %for.body, label %for.end

for.body:                                         ; preds = %for.cond
  %3 = load ptr, ptr %core.addr, align 8
  %owner_nic = getelementptr inbounds %struct.E1000Core, ptr %3, i32 0, i32 25
  %4 = load ptr, ptr %owner_nic, align 8
  %5 = load i32, ptr %i, align 4
  %call = call ptr @qemu_get_subqueue(ptr noundef %4, i32 noundef %5)
  call void @qemu_flush_queued_packets(ptr noundef %call)
  br label %for.inc

for.inc:                                          ; preds = %for.body
  %6 = load i32, ptr %i, align 4
  %inc = add i32 %6, 1
  store i32 %inc, ptr %i, align 4
  br label %for.cond, !llvm.loop !5

for.end:                                          ; preds = %for.cond
  ret void
}

; Function Attrs: nounwind sspstrong uwtable
define internal void @trace_e1000e_rx_start_recv() #0 {
entry:
  call void @_nocheck__trace_e1000e_rx_start_recv()
  ret void
}

declare void @qemu_flush_queued_packets(ptr noundef) #1

declare ptr @qemu_get_subqueue(ptr noundef, i32 noundef) #1

; Function Attrs: nounwind sspstrong uwtable
define dso_local zeroext i1 @e1000e_can_receive(ptr noundef %core) #0 {
entry:
  %retval = alloca i1, align 1
  %core.addr = alloca ptr, align 8
  %i = alloca i32, align 4
  %rxr = alloca %struct.E1000E_RxRing_st, align 8
  store ptr %core, ptr %core.addr, align 8
  %0 = load ptr, ptr %core.addr, align 8
  %owner = getelementptr inbounds %struct.E1000Core, ptr %0, i32 0, i32 26
  %1 = load ptr, ptr %owner, align 8
  %2 = load ptr, ptr %core.addr, align 8
  %mac = getelementptr inbounds %struct.E1000Core, ptr %2, i32 0, i32 0
  %arraydecay = getelementptr inbounds [32768 x i32], ptr %mac, i64 0, i64 0
  %call = call zeroext i1 @e1000x_rx_ready(ptr noundef %1, ptr noundef %arraydecay)
  br i1 %call, label %if.end, label %if.then

if.then:                                          ; preds = %entry
  store i1 false, ptr %retval, align 1
  br label %return

if.end:                                           ; preds = %entry
  store i32 0, ptr %i, align 4
  br label %for.cond

for.cond:                                         ; preds = %for.inc, %if.end
  %3 = load i32, ptr %i, align 4
  %cmp = icmp slt i32 %3, 2
  br i1 %cmp, label %for.body, label %for.end

for.body:                                         ; preds = %for.cond
  %4 = load ptr, ptr %core.addr, align 8
  %5 = load i32, ptr %i, align 4
  call void @e1000e_rx_ring_init(ptr noundef %4, ptr noundef %rxr, i32 noundef %5)
  %6 = load ptr, ptr %core.addr, align 8
  %i1 = getelementptr inbounds %struct.E1000E_RxRing_st, ptr %rxr, i32 0, i32 0
  %7 = load ptr, ptr %i1, align 8
  %call2 = call zeroext i1 @e1000e_ring_enabled(ptr noundef %6, ptr noundef %7)
  br i1 %call2, label %land.lhs.true, label %if.end6

land.lhs.true:                                    ; preds = %for.body
  %8 = load ptr, ptr %core.addr, align 8
  %i3 = getelementptr inbounds %struct.E1000E_RxRing_st, ptr %rxr, i32 0, i32 0
  %9 = load ptr, ptr %i3, align 8
  %call4 = call zeroext i1 @e1000e_has_rxbufs(ptr noundef %8, ptr noundef %9, i64 noundef 1)
  br i1 %call4, label %if.then5, label %if.end6

if.then5:                                         ; preds = %land.lhs.true
  call void @trace_e1000e_rx_can_recv()
  store i1 true, ptr %retval, align 1
  br label %return

if.end6:                                          ; preds = %land.lhs.true, %for.body
  br label %for.inc

for.inc:                                          ; preds = %if.end6
  %10 = load i32, ptr %i, align 4
  %inc = add i32 %10, 1
  store i32 %inc, ptr %i, align 4
  br label %for.cond, !llvm.loop !7

for.end:                                          ; preds = %for.cond
  call void @trace_e1000e_rx_can_recv_rings_full()
  store i1 false, ptr %retval, align 1
  br label %return

return:                                           ; preds = %for.end, %if.then5, %if.then
  %11 = load i1, ptr %retval, align 1
  ret i1 %11
}

declare zeroext i1 @e1000x_rx_ready(ptr noundef, ptr noundef) #1

; Function Attrs: nounwind sspstrong uwtable
define internal void @e1000e_rx_ring_init(ptr noundef %core, ptr noundef %rxr, i32 noundef %idx) #0 {
entry:
  %core.addr = alloca ptr, align 8
  %rxr.addr = alloca ptr, align 8
  %idx.addr = alloca i32, align 4
  store ptr %core, ptr %core.addr, align 8
  store ptr %rxr, ptr %rxr.addr, align 8
  store i32 %idx, ptr %idx.addr, align 4
  %0 = load i32, ptr %idx.addr, align 4
  %conv = sext i32 %0 to i64
  %cmp = icmp ult i64 %conv, 2
  br i1 %cmp, label %if.then, label %if.else

if.then:                                          ; preds = %entry
  br label %if.end

if.else:                                          ; preds = %entry
  call void @__assert_fail(ptr noundef @.str.2, ptr noundef @.str.3, i32 noundef 922, ptr noundef @__PRETTY_FUNCTION__.e1000e_rx_ring_init) #9
  unreachable

if.end:                                           ; preds = %if.then
  %1 = load i32, ptr %idx.addr, align 4
  %idxprom = sext i32 %1 to i64
  %arrayidx = getelementptr [2 x %struct.E1000ERingInfo], ptr @e1000e_rx_ring_init.i, i64 0, i64 %idxprom
  %2 = load ptr, ptr %rxr.addr, align 8
  %i = getelementptr inbounds %struct.E1000E_RxRing_st, ptr %2, i32 0, i32 0
  store ptr %arrayidx, ptr %i, align 8
  ret void
}

; Function Attrs: nounwind sspstrong uwtable
define internal zeroext i1 @e1000e_ring_enabled(ptr noundef %core, ptr noundef %r) #0 {
entry:
  %core.addr = alloca ptr, align 8
  %r.addr = alloca ptr, align 8
  store ptr %core, ptr %core.addr, align 8
  store ptr %r, ptr %r.addr, align 8
  %0 = load ptr, ptr %core.addr, align 8
  %mac = getelementptr inbounds %struct.E1000Core, ptr %0, i32 0, i32 0
  %1 = load ptr, ptr %r.addr, align 8
  %dlen = getelementptr inbounds %struct.E1000ERingInfo, ptr %1, i32 0, i32 2
  %2 = load i32, ptr %dlen, align 4
  %idxprom = sext i32 %2 to i64
  %arrayidx = getelementptr [32768 x i32], ptr %mac, i64 0, i64 %idxprom
  %3 = load i32, ptr %arrayidx, align 4
  %cmp = icmp ugt i32 %3, 0
  ret i1 %cmp
}

; Function Attrs: nounwind sspstrong uwtable
define internal zeroext i1 @e1000e_has_rxbufs(ptr noundef %core, ptr noundef %r, i64 noundef %total_size) #0 {
entry:
  %core.addr = alloca ptr, align 8
  %r.addr = alloca ptr, align 8
  %total_size.addr = alloca i64, align 8
  %bufs = alloca i32, align 4
  store ptr %core, ptr %core.addr, align 8
  store ptr %r, ptr %r.addr, align 8
  store i64 %total_size, ptr %total_size.addr, align 8
  %0 = load ptr, ptr %core.addr, align 8
  %1 = load ptr, ptr %r.addr, align 8
  %call = call i32 @e1000e_ring_free_descr_num(ptr noundef %0, ptr noundef %1)
  store i32 %call, ptr %bufs, align 4
  %2 = load ptr, ptr %r.addr, align 8
  %idx = getelementptr inbounds %struct.E1000ERingInfo, ptr %2, i32 0, i32 5
  %3 = load i32, ptr %idx, align 4
  %4 = load i32, ptr %bufs, align 4
  %5 = load i64, ptr %total_size.addr, align 8
  %6 = load ptr, ptr %core.addr, align 8
  %rx_desc_buf_size = getelementptr inbounds %struct.E1000Core, ptr %6, i32 0, i32 4
  %7 = load i32, ptr %rx_desc_buf_size, align 8
  call void @trace_e1000e_rx_has_buffers(i32 noundef %3, i32 noundef %4, i64 noundef %5, i32 noundef %7)
  %8 = load i64, ptr %total_size.addr, align 8
  %9 = load i32, ptr %bufs, align 4
  %10 = load ptr, ptr %core.addr, align 8
  %rx_desc_len = getelementptr inbounds %struct.E1000Core, ptr %10, i32 0, i32 6
  %11 = load i8, ptr %rx_desc_len, align 8
  %conv = zext i8 %11 to i32
  %div = sdiv i32 %conv, 16
  %div1 = udiv i32 %9, %div
  %12 = load ptr, ptr %core.addr, align 8
  %rx_desc_buf_size2 = getelementptr inbounds %struct.E1000Core, ptr %12, i32 0, i32 4
  %13 = load i32, ptr %rx_desc_buf_size2, align 8
  %mul = mul i32 %div1, %13
  %conv3 = zext i32 %mul to i64
  %cmp = icmp ule i64 %8, %conv3
  ret i1 %cmp
}

; Function Attrs: nounwind sspstrong uwtable
define internal void @trace_e1000e_rx_can_recv() #0 {
entry:
  call void @_nocheck__trace_e1000e_rx_can_recv()
  ret void
}

; Function Attrs: nounwind sspstrong uwtable
define internal void @trace_e1000e_rx_can_recv_rings_full() #0 {
entry:
  call void @_nocheck__trace_e1000e_rx_can_recv_rings_full()
  ret void
}

; Function Attrs: nounwind sspstrong uwtable
define dso_local i64 @e1000e_receive(ptr noundef %core, ptr noundef %buf, i64 noundef %size) #0 {
entry:
  %core.addr = alloca ptr, align 8
  %buf.addr = alloca ptr, align 8
  %size.addr = alloca i64, align 8
  %iov = alloca %struct.iovec, align 8
  store ptr %core, ptr %core.addr, align 8
  store ptr %buf, ptr %buf.addr, align 8
  store i64 %size, ptr %size.addr, align 8
  %iov_base = getelementptr inbounds %struct.iovec, ptr %iov, i32 0, i32 0
  %0 = load ptr, ptr %buf.addr, align 8
  store ptr %0, ptr %iov_base, align 8
  %iov_len = getelementptr inbounds %struct.iovec, ptr %iov, i32 0, i32 1
  %1 = load i64, ptr %size.addr, align 8
  store i64 %1, ptr %iov_len, align 8
  %2 = load ptr, ptr %core.addr, align 8
  %call = call i64 @e1000e_receive_iov(ptr noundef %2, ptr noundef %iov, i32 noundef 1)
  ret i64 %call
}

; Function Attrs: nounwind sspstrong uwtable
define dso_local i64 @e1000e_receive_iov(ptr noundef %core, ptr noundef %iov, i32 noundef %iovcnt) #0 {
entry:
  %core.addr = alloca ptr, align 8
  %iov.addr = alloca ptr, align 8
  %iovcnt.addr = alloca i32, align 4
  store ptr %core, ptr %core.addr, align 8
  store ptr %iov, ptr %iov.addr, align 8
  store i32 %iovcnt, ptr %iovcnt.addr, align 4
  %0 = load ptr, ptr %core.addr, align 8
  %1 = load ptr, ptr %iov.addr, align 8
  %2 = load i32, ptr %iovcnt.addr, align 4
  %3 = load ptr, ptr %core.addr, align 8
  %has_vnet = getelementptr inbounds %struct.E1000Core, ptr %3, i32 0, i32 10
  %4 = load i8, ptr %has_vnet, align 8
  %tobool = trunc i8 %4 to i1
  %call = call i64 @e1000e_receive_internal(ptr noundef %0, ptr noundef %1, i32 noundef %2, i1 noundef zeroext %tobool)
  ret i64 %call
}

; Function Attrs: nounwind sspstrong uwtable
define internal i64 @e1000e_receive_internal(ptr noundef %core, ptr noundef %iov, i32 noundef %iovcnt, i1 noundef zeroext %has_vnet) #0 {
entry:
  %retval = alloca i64, align 8
  %core.addr = alloca ptr, align 8
  %iov.addr = alloca ptr, align 8
  %iovcnt.addr = alloca i32, align 4
  %has_vnet.addr = alloca i8, align 1
  %causes = alloca i32, align 4
  %buf = alloca [60 x i8], align 16
  %min_iov = alloca %struct.iovec, align 8
  %size = alloca i64, align 8
  %orig_size = alloca i64, align 8
  %iov_ofs = alloca i64, align 8
  %rxr = alloca %struct.E1000E_RxRing_st, align 8
  %rss_info = alloca %struct.E1000E_RSSInfo_st, align 4
  %total_size = alloca i64, align 8
  %retval1 = alloca i64, align 8
  %rdmts_hit = alloca i8, align 1
  store ptr %core, ptr %core.addr, align 8
  store ptr %iov, ptr %iov.addr, align 8
  store i32 %iovcnt, ptr %iovcnt.addr, align 4
  %frombool = zext i1 %has_vnet to i8
  store i8 %frombool, ptr %has_vnet.addr, align 1
  store i32 0, ptr %causes, align 4
  store i64 0, ptr %iov_ofs, align 8
  %0 = load i32, ptr %iovcnt.addr, align 4
  call void @trace_e1000e_rx_receive_iov(i32 noundef %0)
  %1 = load ptr, ptr %core.addr, align 8
  %mac = getelementptr inbounds %struct.E1000Core, ptr %1, i32 0, i32 0
  %arraydecay = getelementptr inbounds [32768 x i32], ptr %mac, i64 0, i64 0
  %call = call zeroext i1 @e1000x_hw_rx_enabled(ptr noundef %arraydecay)
  br i1 %call, label %if.end, label %if.then

if.then:                                          ; preds = %entry
  store i64 -1, ptr %retval, align 8
  br label %return

if.end:                                           ; preds = %entry
  %2 = load i8, ptr %has_vnet.addr, align 1
  %tobool = trunc i8 %2 to i1
  br i1 %tobool, label %if.then2, label %if.else

if.then2:                                         ; preds = %if.end
  %3 = load ptr, ptr %core.addr, align 8
  %rx_pkt = getelementptr inbounds %struct.E1000Core, ptr %3, i32 0, i32 9
  %4 = load ptr, ptr %rx_pkt, align 8
  %5 = load ptr, ptr %iov.addr, align 8
  %6 = load i32, ptr %iovcnt.addr, align 4
  call void @net_rx_pkt_set_vhdr_iovec(ptr noundef %4, ptr noundef %5, i32 noundef %6)
  store i64 10, ptr %iov_ofs, align 8
  br label %if.end4

if.else:                                          ; preds = %if.end
  %7 = load ptr, ptr %core.addr, align 8
  %rx_pkt3 = getelementptr inbounds %struct.E1000Core, ptr %7, i32 0, i32 9
  %8 = load ptr, ptr %rx_pkt3, align 8
  call void @net_rx_pkt_unset_vhdr(ptr noundef %8)
  br label %if.end4

if.end4:                                          ; preds = %if.else, %if.then2
  %9 = load ptr, ptr %iov.addr, align 8
  %10 = load i32, ptr %iovcnt.addr, align 4
  %call5 = call i64 @iov_size(ptr noundef %9, i32 noundef %10)
  store i64 %call5, ptr %orig_size, align 8
  %11 = load i64, ptr %orig_size, align 8
  %12 = load i64, ptr %iov_ofs, align 8
  %sub = sub i64 %11, %12
  store i64 %sub, ptr %size, align 8
  %13 = load i64, ptr %size, align 8
  %cmp = icmp ult i64 %13, 60
  br i1 %cmp, label %if.then6, label %if.else13

if.then6:                                         ; preds = %if.end4
  %14 = load ptr, ptr %iov.addr, align 8
  %15 = load i32, ptr %iovcnt.addr, align 4
  %16 = load i64, ptr %iov_ofs, align 8
  %arraydecay7 = getelementptr inbounds [60 x i8], ptr %buf, i64 0, i64 0
  %17 = load i64, ptr %size, align 8
  %call8 = call i64 @iov_to_buf(ptr noundef %14, i32 noundef %15, i64 noundef %16, ptr noundef %arraydecay7, i64 noundef %17)
  %18 = load i64, ptr %size, align 8
  %arrayidx = getelementptr [60 x i8], ptr %buf, i64 0, i64 %18
  %19 = load i64, ptr %size, align 8
  %sub9 = sub i64 60, %19
  call void @llvm.memset.p0.i64(ptr align 1 %arrayidx, i8 0, i64 %sub9, i1 false)
  %20 = load ptr, ptr %core.addr, align 8
  %mac10 = getelementptr inbounds %struct.E1000Core, ptr %20, i32 0, i32 0
  %arraydecay11 = getelementptr inbounds [32768 x i32], ptr %mac10, i64 0, i64 0
  call void @e1000x_inc_reg_if_not_full(ptr noundef %arraydecay11, i32 noundef 4137)
  %arraydecay12 = getelementptr inbounds [60 x i8], ptr %buf, i64 0, i64 0
  %iov_base = getelementptr inbounds %struct.iovec, ptr %min_iov, i32 0, i32 0
  store ptr %arraydecay12, ptr %iov_base, align 8
  store i64 60, ptr %size, align 8
  %iov_len = getelementptr inbounds %struct.iovec, ptr %min_iov, i32 0, i32 1
  store i64 60, ptr %iov_len, align 8
  store i32 1, ptr %iovcnt.addr, align 4
  store ptr %min_iov, ptr %iov.addr, align 8
  store i64 0, ptr %iov_ofs, align 8
  br label %if.end16

if.else13:                                        ; preds = %if.end4
  %21 = load ptr, ptr %iov.addr, align 8
  %22 = load i32, ptr %iovcnt.addr, align 4
  %23 = load i64, ptr %iov_ofs, align 8
  %arraydecay14 = getelementptr inbounds [60 x i8], ptr %buf, i64 0, i64 0
  %call15 = call i64 @iov_to_buf(ptr noundef %21, i32 noundef %22, i64 noundef %23, ptr noundef %arraydecay14, i64 noundef 18)
  br label %if.end16

if.end16:                                         ; preds = %if.else13, %if.then6
  %24 = load ptr, ptr %core.addr, align 8
  %mac17 = getelementptr inbounds %struct.E1000Core, ptr %24, i32 0, i32 0
  %arraydecay18 = getelementptr inbounds [32768 x i32], ptr %mac17, i64 0, i64 0
  %25 = load i64, ptr %size, align 8
  %call19 = call zeroext i1 @e1000x_is_oversized(ptr noundef %arraydecay18, i64 noundef %25)
  br i1 %call19, label %if.then20, label %if.end21

if.then20:                                        ; preds = %if.end16
  %26 = load i64, ptr %orig_size, align 8
  store i64 %26, ptr %retval, align 8
  br label %return

if.end21:                                         ; preds = %if.end16
  %27 = load ptr, ptr %core.addr, align 8
  %rx_pkt22 = getelementptr inbounds %struct.E1000Core, ptr %27, i32 0, i32 9
  %28 = load ptr, ptr %rx_pkt22, align 8
  %arraydecay23 = getelementptr inbounds [60 x i8], ptr %buf, i64 0, i64 0
  %call24 = call i32 @get_eth_packet_type(ptr noundef %arraydecay23)
  call void @net_rx_pkt_set_packet_type(ptr noundef %28, i32 noundef %call24)
  %29 = load ptr, ptr %core.addr, align 8
  %arraydecay25 = getelementptr inbounds [60 x i8], ptr %buf, i64 0, i64 0
  %call26 = call zeroext i1 @e1000e_receive_filter(ptr noundef %29, ptr noundef %arraydecay25)
  br i1 %call26, label %if.end28, label %if.then27

if.then27:                                        ; preds = %if.end21
  call void @trace_e1000e_rx_flt_dropped()
  %30 = load i64, ptr %orig_size, align 8
  store i64 %30, ptr %retval, align 8
  br label %return

if.end28:                                         ; preds = %if.end21
  %31 = load ptr, ptr %core.addr, align 8
  %rx_pkt29 = getelementptr inbounds %struct.E1000Core, ptr %31, i32 0, i32 9
  %32 = load ptr, ptr %rx_pkt29, align 8
  %33 = load ptr, ptr %iov.addr, align 8
  %34 = load i32, ptr %iovcnt.addr, align 4
  %35 = load i64, ptr %iov_ofs, align 8
  %36 = load ptr, ptr %core.addr, align 8
  %mac30 = getelementptr inbounds %struct.E1000Core, ptr %36, i32 0, i32 0
  %arraydecay31 = getelementptr inbounds [32768 x i32], ptr %mac30, i64 0, i64 0
  %call32 = call i32 @e1000x_vlan_enabled(ptr noundef %arraydecay31)
  %tobool33 = icmp ne i32 %call32, 0
  %cond = select i1 %tobool33, i32 0, i32 -1
  %37 = load ptr, ptr %core.addr, align 8
  %mac34 = getelementptr inbounds %struct.E1000Core, ptr %37, i32 0, i32 0
  %arrayidx35 = getelementptr [32768 x i32], ptr %mac34, i64 0, i64 14
  %38 = load i32, ptr %arrayidx35, align 8
  %conv = trunc i32 %38 to i16
  call void @net_rx_pkt_attach_iovec_ex(ptr noundef %32, ptr noundef %33, i32 noundef %34, i64 noundef %35, i32 noundef %cond, i16 noundef zeroext %conv, i16 noundef zeroext 0)
  %39 = load ptr, ptr %core.addr, align 8
  %40 = load ptr, ptr %core.addr, align 8
  %rx_pkt36 = getelementptr inbounds %struct.E1000Core, ptr %40, i32 0, i32 9
  %41 = load ptr, ptr %rx_pkt36, align 8
  call void @e1000e_rss_parse_packet(ptr noundef %39, ptr noundef %41, ptr noundef %rss_info)
  %42 = load ptr, ptr %core.addr, align 8
  %queue = getelementptr inbounds %struct.E1000E_RSSInfo_st, ptr %rss_info, i32 0, i32 2
  %43 = load i32, ptr %queue, align 4
  call void @e1000e_rx_ring_init(ptr noundef %42, ptr noundef %rxr, i32 noundef %43)
  %44 = load ptr, ptr %core.addr, align 8
  %rx_pkt37 = getelementptr inbounds %struct.E1000Core, ptr %44, i32 0, i32 9
  %45 = load ptr, ptr %rx_pkt37, align 8
  %call38 = call i64 @net_rx_pkt_get_total_len(ptr noundef %45)
  %46 = load ptr, ptr %core.addr, align 8
  %mac39 = getelementptr inbounds %struct.E1000Core, ptr %46, i32 0, i32 0
  %arraydecay40 = getelementptr inbounds [32768 x i32], ptr %mac39, i64 0, i64 0
  %call41 = call i32 @e1000x_fcs_len(ptr noundef %arraydecay40)
  %conv42 = sext i32 %call41 to i64
  %add = add i64 %call38, %conv42
  store i64 %add, ptr %total_size, align 8
  %47 = load ptr, ptr %core.addr, align 8
  %i = getelementptr inbounds %struct.E1000E_RxRing_st, ptr %rxr, i32 0, i32 0
  %48 = load ptr, ptr %i, align 8
  %49 = load i64, ptr %total_size, align 8
  %call43 = call zeroext i1 @e1000e_has_rxbufs(ptr noundef %47, ptr noundef %48, i64 noundef %49)
  br i1 %call43, label %if.then44, label %if.else72

if.then44:                                        ; preds = %if.end28
  %50 = load ptr, ptr %core.addr, align 8
  %51 = load ptr, ptr %core.addr, align 8
  %rx_pkt45 = getelementptr inbounds %struct.E1000Core, ptr %51, i32 0, i32 9
  %52 = load ptr, ptr %rx_pkt45, align 8
  call void @e1000e_rx_fix_l4_csum(ptr noundef %50, ptr noundef %52)
  %53 = load ptr, ptr %core.addr, align 8
  %54 = load ptr, ptr %core.addr, align 8
  %rx_pkt46 = getelementptr inbounds %struct.E1000Core, ptr %54, i32 0, i32 9
  %55 = load ptr, ptr %rx_pkt46, align 8
  call void @e1000e_write_packet_to_guest(ptr noundef %53, ptr noundef %55, ptr noundef %rxr, ptr noundef %rss_info)
  %56 = load i64, ptr %orig_size, align 8
  store i64 %56, ptr %retval1, align 8
  %57 = load i64, ptr %total_size, align 8
  %58 = load ptr, ptr %core.addr, align 8
  %mac47 = getelementptr inbounds %struct.E1000Core, ptr %58, i32 0, i32 0
  %arrayidx48 = getelementptr [32768 x i32], ptr %mac47, i64 0, i64 2816
  %59 = load i32, ptr %arrayidx48, align 8
  %conv49 = zext i32 %59 to i64
  %cmp50 = icmp ult i64 %57, %conv49
  br i1 %cmp50, label %if.then52, label %if.end53

if.then52:                                        ; preds = %if.then44
  %60 = load i32, ptr %causes, align 4
  %or = or i32 %60, 65536
  store i32 %or, ptr %causes, align 4
  br label %if.end53

if.end53:                                         ; preds = %if.then52, %if.then44
  %61 = load ptr, ptr %core.addr, align 8
  %mac54 = getelementptr inbounds %struct.E1000Core, ptr %61, i32 0, i32 0
  %arrayidx55 = getelementptr [32768 x i32], ptr %mac54, i64 0, i64 5122
  %62 = load i32, ptr %arrayidx55, align 8
  %and = and i32 %62, 4096
  %tobool56 = icmp ne i32 %and, 0
  br i1 %tobool56, label %if.end62, label %land.lhs.true

land.lhs.true:                                    ; preds = %if.end53
  %63 = load ptr, ptr %core.addr, align 8
  %64 = load ptr, ptr %core.addr, align 8
  %rx_pkt57 = getelementptr inbounds %struct.E1000Core, ptr %64, i32 0, i32 9
  %65 = load ptr, ptr %rx_pkt57, align 8
  %call58 = call zeroext i1 @e1000e_is_tcp_ack(ptr noundef %63, ptr noundef %65)
  br i1 %call58, label %if.then60, label %if.end62

if.then60:                                        ; preds = %land.lhs.true
  %66 = load i32, ptr %causes, align 4
  %or61 = or i32 %66, 131072
  store i32 %or61, ptr %causes, align 4
  br label %if.end62

if.end62:                                         ; preds = %if.then60, %land.lhs.true, %if.end53
  %67 = load ptr, ptr %core.addr, align 8
  %i63 = getelementptr inbounds %struct.E1000E_RxRing_st, ptr %rxr, i32 0, i32 0
  %68 = load ptr, ptr %i63, align 8
  %call64 = call zeroext i1 @e1000e_rx_descr_threshold_hit(ptr noundef %67, ptr noundef %68)
  %frombool65 = zext i1 %call64 to i8
  store i8 %frombool65, ptr %rdmts_hit, align 1
  %69 = load ptr, ptr %core.addr, align 8
  %i66 = getelementptr inbounds %struct.E1000E_RxRing_st, ptr %rxr, i32 0, i32 0
  %70 = load ptr, ptr %i66, align 8
  %idx = getelementptr inbounds %struct.E1000ERingInfo, ptr %70, i32 0, i32 5
  %71 = load i32, ptr %idx, align 4
  %72 = load i8, ptr %rdmts_hit, align 1
  %tobool67 = trunc i8 %72 to i1
  %call68 = call i32 @e1000e_rx_wb_interrupt_cause(ptr noundef %69, i32 noundef %71, i1 noundef zeroext %tobool67)
  %73 = load i32, ptr %causes, align 4
  %or69 = or i32 %73, %call68
  store i32 %or69, ptr %causes, align 4
  %i70 = getelementptr inbounds %struct.E1000E_RxRing_st, ptr %rxr, i32 0, i32 0
  %74 = load ptr, ptr %i70, align 8
  %idx71 = getelementptr inbounds %struct.E1000ERingInfo, ptr %74, i32 0, i32 5
  %75 = load i32, ptr %idx71, align 4
  call void @trace_e1000e_rx_written_to_guest(i32 noundef %75)
  br label %if.end76

if.else72:                                        ; preds = %if.end28
  %76 = load i32, ptr %causes, align 4
  %or73 = or i32 %76, 64
  store i32 %or73, ptr %causes, align 4
  store i64 0, ptr %retval1, align 8
  %i74 = getelementptr inbounds %struct.E1000E_RxRing_st, ptr %rxr, i32 0, i32 0
  %77 = load ptr, ptr %i74, align 8
  %idx75 = getelementptr inbounds %struct.E1000ERingInfo, ptr %77, i32 0, i32 5
  %78 = load i32, ptr %idx75, align 4
  call void @trace_e1000e_rx_not_written_to_guest(i32 noundef %78)
  br label %if.end76

if.end76:                                         ; preds = %if.else72, %if.end62
  %79 = load ptr, ptr %core.addr, align 8
  %call77 = call zeroext i1 @e1000e_intrmgr_delay_rx_causes(ptr noundef %79, ptr noundef %causes)
  br i1 %call77, label %if.else79, label %if.then78

if.then78:                                        ; preds = %if.end76
  %80 = load i32, ptr %causes, align 4
  call void @trace_e1000e_rx_interrupt_set(i32 noundef %80)
  %81 = load ptr, ptr %core.addr, align 8
  %82 = load i32, ptr %causes, align 4
  call void @e1000e_set_interrupt_cause(ptr noundef %81, i32 noundef %82)
  br label %if.end80

if.else79:                                        ; preds = %if.end76
  %83 = load i32, ptr %causes, align 4
  call void @trace_e1000e_rx_interrupt_delayed(i32 noundef %83)
  br label %if.end80

if.end80:                                         ; preds = %if.else79, %if.then78
  %84 = load i64, ptr %retval1, align 8
  store i64 %84, ptr %retval, align 8
  br label %return

return:                                           ; preds = %if.end80, %if.then27, %if.then20, %if.then
  %85 = load i64, ptr %retval, align 8
  ret i64 %85
}

; Function Attrs: nounwind sspstrong uwtable
define dso_local void @e1000e_core_set_link_status(ptr noundef %core) #0 {
entry:
  %core.addr = alloca ptr, align 8
  %nc = alloca ptr, align 8
  %old_status = alloca i32, align 4
  store ptr %core, ptr %core.addr, align 8
  %0 = load ptr, ptr %core.addr, align 8
  %owner_nic = getelementptr inbounds %struct.E1000Core, ptr %0, i32 0, i32 25
  %1 = load ptr, ptr %owner_nic, align 8
  %call = call ptr @qemu_get_queue(ptr noundef %1)
  store ptr %call, ptr %nc, align 8
  %2 = load ptr, ptr %core.addr, align 8
  %mac = getelementptr inbounds %struct.E1000Core, ptr %2, i32 0, i32 0
  %arrayidx = getelementptr [32768 x i32], ptr %mac, i64 0, i64 2
  %3 = load i32, ptr %arrayidx, align 8
  store i32 %3, ptr %old_status, align 4
  %4 = load ptr, ptr %nc, align 8
  %link_down = getelementptr inbounds %struct.NetClientState, ptr %4, i32 0, i32 1
  %5 = load i32, ptr %link_down, align 8
  %tobool = icmp ne i32 %5, 0
  %cond = select i1 %tobool, i32 0, i32 1
  %tobool1 = icmp ne i32 %cond, 0
  call void @trace_e1000e_link_status_changed(i1 noundef zeroext %tobool1)
  %6 = load ptr, ptr %nc, align 8
  %link_down2 = getelementptr inbounds %struct.NetClientState, ptr %6, i32 0, i32 1
  %7 = load i32, ptr %link_down2, align 8
  %tobool3 = icmp ne i32 %7, 0
  br i1 %tobool3, label %if.then, label %if.else

if.then:                                          ; preds = %entry
  %8 = load ptr, ptr %core.addr, align 8
  %mac4 = getelementptr inbounds %struct.E1000Core, ptr %8, i32 0, i32 0
  %arraydecay = getelementptr inbounds [32768 x i32], ptr %mac4, i64 0, i64 0
  %9 = load ptr, ptr %core.addr, align 8
  %phy = getelementptr inbounds %struct.E1000Core, ptr %9, i32 0, i32 1
  %arrayidx5 = getelementptr [7 x [32 x i16]], ptr %phy, i64 0, i64 0
  %arraydecay6 = getelementptr inbounds [32 x i16], ptr %arrayidx5, i64 0, i64 0
  call void @e1000x_update_regs_on_link_down(ptr noundef %arraydecay, ptr noundef %arraydecay6)
  br label %if.end24

if.else:                                          ; preds = %entry
  %10 = load ptr, ptr %core.addr, align 8
  %call7 = call zeroext i1 @e1000e_have_autoneg(ptr noundef %10)
  br i1 %call7, label %land.lhs.true, label %if.else18

land.lhs.true:                                    ; preds = %if.else
  %11 = load ptr, ptr %core.addr, align 8
  %phy8 = getelementptr inbounds %struct.E1000Core, ptr %11, i32 0, i32 1
  %arrayidx9 = getelementptr [7 x [32 x i16]], ptr %phy8, i64 0, i64 0
  %arrayidx10 = getelementptr [32 x i16], ptr %arrayidx9, i64 0, i64 1
  %12 = load i16, ptr %arrayidx10, align 2
  %conv = zext i16 %12 to i32
  %and = and i32 %conv, 32
  %tobool11 = icmp ne i32 %and, 0
  br i1 %tobool11, label %if.else18, label %if.then12

if.then12:                                        ; preds = %land.lhs.true
  %13 = load ptr, ptr %core.addr, align 8
  %mac13 = getelementptr inbounds %struct.E1000Core, ptr %13, i32 0, i32 0
  %arraydecay14 = getelementptr inbounds [32768 x i32], ptr %mac13, i64 0, i64 0
  %14 = load ptr, ptr %core.addr, align 8
  %phy15 = getelementptr inbounds %struct.E1000Core, ptr %14, i32 0, i32 1
  %arrayidx16 = getelementptr [7 x [32 x i16]], ptr %phy15, i64 0, i64 0
  %arraydecay17 = getelementptr inbounds [32 x i16], ptr %arrayidx16, i64 0, i64 0
  %15 = load ptr, ptr %core.addr, align 8
  %autoneg_timer = getelementptr inbounds %struct.E1000Core, ptr %15, i32 0, i32 7
  %16 = load ptr, ptr %autoneg_timer, align 8
  call void @e1000x_restart_autoneg(ptr noundef %arraydecay14, ptr noundef %arraydecay17, ptr noundef %16)
  br label %if.end

if.else18:                                        ; preds = %land.lhs.true, %if.else
  %17 = load ptr, ptr %core.addr, align 8
  %mac19 = getelementptr inbounds %struct.E1000Core, ptr %17, i32 0, i32 0
  %arraydecay20 = getelementptr inbounds [32768 x i32], ptr %mac19, i64 0, i64 0
  %18 = load ptr, ptr %core.addr, align 8
  %phy21 = getelementptr inbounds %struct.E1000Core, ptr %18, i32 0, i32 1
  %arrayidx22 = getelementptr [7 x [32 x i16]], ptr %phy21, i64 0, i64 0
  %arraydecay23 = getelementptr inbounds [32 x i16], ptr %arrayidx22, i64 0, i64 0
  call void @e1000x_update_regs_on_link_up(ptr noundef %arraydecay20, ptr noundef %arraydecay23)
  %19 = load ptr, ptr %core.addr, align 8
  call void @e1000e_start_recv(ptr noundef %19)
  br label %if.end

if.end:                                           ; preds = %if.else18, %if.then12
  br label %if.end24

if.end24:                                         ; preds = %if.end, %if.then
  %20 = load ptr, ptr %core.addr, align 8
  %mac25 = getelementptr inbounds %struct.E1000Core, ptr %20, i32 0, i32 0
  %arrayidx26 = getelementptr [32768 x i32], ptr %mac25, i64 0, i64 2
  %21 = load i32, ptr %arrayidx26, align 8
  %22 = load i32, ptr %old_status, align 4
  %cmp = icmp ne i32 %21, %22
  br i1 %cmp, label %if.then28, label %if.end29

if.then28:                                        ; preds = %if.end24
  %23 = load ptr, ptr %core.addr, align 8
  call void @e1000e_set_interrupt_cause(ptr noundef %23, i32 noundef 4)
  br label %if.end29

if.end29:                                         ; preds = %if.then28, %if.end24
  ret void
}

declare ptr @qemu_get_queue(ptr noundef) #1

; Function Attrs: nounwind sspstrong uwtable
define internal void @trace_e1000e_link_status_changed(i1 noundef zeroext %status) #0 {
entry:
  %status.addr = alloca i8, align 1
  %frombool = zext i1 %status to i8
  store i8 %frombool, ptr %status.addr, align 1
  %0 = load i8, ptr %status.addr, align 1
  %tobool = trunc i8 %0 to i1
  call void @_nocheck__trace_e1000e_link_status_changed(i1 noundef zeroext %tobool)
  ret void
}

; Function Attrs: nounwind sspstrong uwtable
define internal void @e1000x_update_regs_on_link_down(ptr noundef %mac, ptr noundef %phy) #0 {
entry:
  %mac.addr = alloca ptr, align 8
  %phy.addr = alloca ptr, align 8
  store ptr %mac, ptr %mac.addr, align 8
  store ptr %phy, ptr %phy.addr, align 8
  %0 = load ptr, ptr %mac.addr, align 8
  %arrayidx = getelementptr i32, ptr %0, i64 2
  %1 = load i32, ptr %arrayidx, align 4
  %and = and i32 %1, -3
  store i32 %and, ptr %arrayidx, align 4
  %2 = load ptr, ptr %phy.addr, align 8
  %arrayidx1 = getelementptr i16, ptr %2, i64 1
  %3 = load i16, ptr %arrayidx1, align 2
  %conv = zext i16 %3 to i32
  %and2 = and i32 %conv, -5
  %conv3 = trunc i32 %and2 to i16
  store i16 %conv3, ptr %arrayidx1, align 2
  %4 = load ptr, ptr %phy.addr, align 8
  %arrayidx4 = getelementptr i16, ptr %4, i64 1
  %5 = load i16, ptr %arrayidx4, align 2
  %conv5 = zext i16 %5 to i32
  %and6 = and i32 %conv5, -33
  %conv7 = trunc i32 %and6 to i16
  store i16 %conv7, ptr %arrayidx4, align 2
  %6 = load ptr, ptr %phy.addr, align 8
  %arrayidx8 = getelementptr i16, ptr %6, i64 5
  %7 = load i16, ptr %arrayidx8, align 2
  %conv9 = zext i16 %7 to i32
  %and10 = and i32 %conv9, -16385
  %conv11 = trunc i32 %and10 to i16
  store i16 %conv11, ptr %arrayidx8, align 2
  ret void
}

; Function Attrs: nounwind sspstrong uwtable
define internal zeroext i1 @e1000e_have_autoneg(ptr noundef %core) #0 {
entry:
  %core.addr = alloca ptr, align 8
  store ptr %core, ptr %core.addr, align 8
  %0 = load ptr, ptr %core.addr, align 8
  %phy = getelementptr inbounds %struct.E1000Core, ptr %0, i32 0, i32 1
  %arrayidx = getelementptr [7 x [32 x i16]], ptr %phy, i64 0, i64 0
  %arrayidx1 = getelementptr [32 x i16], ptr %arrayidx, i64 0, i64 0
  %1 = load i16, ptr %arrayidx1, align 8
  %conv = zext i16 %1 to i32
  %and = and i32 %conv, 4096
  %tobool = icmp ne i32 %and, 0
  ret i1 %tobool
}

declare void @e1000x_restart_autoneg(ptr noundef, ptr noundef, ptr noundef) #1

; Function Attrs: nounwind sspstrong uwtable
define internal void @e1000x_update_regs_on_link_up(ptr noundef %mac, ptr noundef %phy) #0 {
entry:
  %mac.addr = alloca ptr, align 8
  %phy.addr = alloca ptr, align 8
  store ptr %mac, ptr %mac.addr, align 8
  store ptr %phy, ptr %phy.addr, align 8
  %0 = load ptr, ptr %mac.addr, align 8
  %arrayidx = getelementptr i32, ptr %0, i64 2
  %1 = load i32, ptr %arrayidx, align 4
  %or = or i32 %1, 2
  store i32 %or, ptr %arrayidx, align 4
  %2 = load ptr, ptr %phy.addr, align 8
  %arrayidx1 = getelementptr i16, ptr %2, i64 1
  %3 = load i16, ptr %arrayidx1, align 2
  %conv = zext i16 %3 to i32
  %or2 = or i32 %conv, 4
  %conv3 = trunc i32 %or2 to i16
  store i16 %conv3, ptr %arrayidx1, align 2
  ret void
}

; Function Attrs: nounwind sspstrong uwtable
define internal void @e1000e_set_interrupt_cause(ptr noundef %core, i32 noundef %val) #0 {
entry:
  %core.addr = alloca ptr, align 8
  %val.addr = alloca i32, align 4
  store ptr %core, ptr %core.addr, align 8
  store i32 %val, ptr %val.addr, align 4
  %0 = load ptr, ptr %core.addr, align 8
  %call = call i32 @e1000e_intmgr_collect_delayed_causes(ptr noundef %0)
  %1 = load i32, ptr %val.addr, align 4
  %or = or i32 %1, %call
  store i32 %or, ptr %val.addr, align 4
  %2 = load ptr, ptr %core.addr, align 8
  %3 = load i32, ptr %val.addr, align 4
  call void @e1000e_raise_interrupts(ptr noundef %2, i64 noundef 48, i32 noundef %3)
  ret void
}

; Function Attrs: nounwind sspstrong uwtable
define dso_local void @e1000e_core_write(ptr noundef %core, i64 noundef %addr, i64 noundef %val, i32 noundef %size) #0 {
entry:
  %core.addr = alloca ptr, align 8
  %addr.addr = alloca i64, align 8
  %val.addr = alloca i64, align 8
  %size.addr = alloca i32, align 4
  %index = alloca i16, align 2
  store ptr %core, ptr %core.addr, align 8
  store i64 %addr, ptr %addr.addr, align 8
  store i64 %val, ptr %val.addr, align 8
  store i32 %size, ptr %size.addr, align 4
  %0 = load i64, ptr %addr.addr, align 8
  %call = call zeroext i16 @e1000e_get_reg_index_with_offset(ptr noundef @mac_reg_access, i64 noundef %0)
  store i16 %call, ptr %index, align 2
  %1 = load i16, ptr %index, align 2
  %conv = zext i16 %1 to i32
  %cmp = icmp slt i32 %conv, 26624
  br i1 %cmp, label %land.lhs.true, label %if.else

land.lhs.true:                                    ; preds = %entry
  %2 = load i16, ptr %index, align 2
  %idxprom = zext i16 %2 to i64
  %arrayidx = getelementptr [26624 x ptr], ptr @e1000e_macreg_writeops, i64 0, i64 %idxprom
  %3 = load ptr, ptr %arrayidx, align 8
  %tobool = icmp ne ptr %3, null
  br i1 %tobool, label %if.then, label %if.else

if.then:                                          ; preds = %land.lhs.true
  %4 = load i16, ptr %index, align 2
  %idxprom2 = zext i16 %4 to i64
  %arrayidx3 = getelementptr [32768 x i16], ptr @mac_reg_access, i64 0, i64 %idxprom2
  %5 = load i16, ptr %arrayidx3, align 2
  %conv4 = zext i16 %5 to i32
  %and = and i32 %conv4, 1
  %tobool5 = icmp ne i32 %and, 0
  br i1 %tobool5, label %if.then6, label %if.end

if.then6:                                         ; preds = %if.then
  %6 = load i16, ptr %index, align 2
  %conv7 = zext i16 %6 to i32
  %shl = shl i32 %conv7, 2
  call void @trace_e1000e_wrn_regs_write_trivial(i32 noundef %shl)
  br label %if.end

if.end:                                           ; preds = %if.then6, %if.then
  %7 = load i16, ptr %index, align 2
  %conv8 = zext i16 %7 to i32
  %shl9 = shl i32 %conv8, 2
  %conv10 = sext i32 %shl9 to i64
  %8 = load i32, ptr %size.addr, align 4
  %9 = load i64, ptr %val.addr, align 8
  call void @trace_e1000e_core_write(i64 noundef %conv10, i32 noundef %8, i64 noundef %9)
  %10 = load i16, ptr %index, align 2
  %idxprom11 = zext i16 %10 to i64
  %arrayidx12 = getelementptr [26624 x ptr], ptr @e1000e_macreg_writeops, i64 0, i64 %idxprom11
  %11 = load ptr, ptr %arrayidx12, align 8
  %12 = load ptr, ptr %core.addr, align 8
  %13 = load i16, ptr %index, align 2
  %conv13 = zext i16 %13 to i32
  %14 = load i64, ptr %val.addr, align 8
  %conv14 = trunc i64 %14 to i32
  call void %11(ptr noundef %12, i32 noundef %conv13, i32 noundef %conv14)
  br label %if.end31

if.else:                                          ; preds = %land.lhs.true, %entry
  %15 = load i16, ptr %index, align 2
  %conv15 = zext i16 %15 to i32
  %cmp16 = icmp slt i32 %conv15, 26624
  br i1 %cmp16, label %land.lhs.true18, label %if.else26

land.lhs.true18:                                  ; preds = %if.else
  %16 = load i16, ptr %index, align 2
  %idxprom19 = zext i16 %16 to i64
  %arrayidx20 = getelementptr [26624 x ptr], ptr @e1000e_macreg_readops, i64 0, i64 %idxprom19
  %17 = load ptr, ptr %arrayidx20, align 8
  %tobool21 = icmp ne ptr %17, null
  br i1 %tobool21, label %if.then22, label %if.else26

if.then22:                                        ; preds = %land.lhs.true18
  %18 = load i16, ptr %index, align 2
  %conv23 = zext i16 %18 to i32
  %shl24 = shl i32 %conv23, 2
  %conv25 = sext i32 %shl24 to i64
  %19 = load i32, ptr %size.addr, align 4
  %20 = load i64, ptr %val.addr, align 8
  call void @trace_e1000e_wrn_regs_write_ro(i64 noundef %conv25, i32 noundef %19, i64 noundef %20)
  br label %if.end30

if.else26:                                        ; preds = %land.lhs.true18, %if.else
  %21 = load i16, ptr %index, align 2
  %conv27 = zext i16 %21 to i32
  %shl28 = shl i32 %conv27, 2
  %conv29 = sext i32 %shl28 to i64
  %22 = load i32, ptr %size.addr, align 4
  %23 = load i64, ptr %val.addr, align 8
  call void @trace_e1000e_wrn_regs_write_unknown(i64 noundef %conv29, i32 noundef %22, i64 noundef %23)
  br label %if.end30

if.end30:                                         ; preds = %if.else26, %if.then22
  br label %if.end31

if.end31:                                         ; preds = %if.end30, %if.end
  ret void
}

; Function Attrs: nounwind sspstrong uwtable
define internal zeroext i16 @e1000e_get_reg_index_with_offset(ptr noundef %mac_reg_access, i64 noundef %addr) #0 {
entry:
  %mac_reg_access.addr = alloca ptr, align 8
  %addr.addr = alloca i64, align 8
  %index = alloca i16, align 2
  store ptr %mac_reg_access, ptr %mac_reg_access.addr, align 8
  store i64 %addr, ptr %addr.addr, align 8
  %0 = load i64, ptr %addr.addr, align 8
  %and = and i64 %0, 131071
  %shr = lshr i64 %and, 2
  %conv = trunc i64 %shr to i16
  store i16 %conv, ptr %index, align 2
  %1 = load i16, ptr %index, align 2
  %conv1 = zext i16 %1 to i32
  %2 = load ptr, ptr %mac_reg_access.addr, align 8
  %3 = load i16, ptr %index, align 2
  %idxprom = zext i16 %3 to i64
  %arrayidx = getelementptr i16, ptr %2, i64 %idxprom
  %4 = load i16, ptr %arrayidx, align 2
  %conv2 = zext i16 %4 to i32
  %and3 = and i32 %conv2, 65534
  %add = add i32 %conv1, %and3
  %conv4 = trunc i32 %add to i16
  ret i16 %conv4
}

; Function Attrs: nounwind sspstrong uwtable
define internal void @trace_e1000e_wrn_regs_write_trivial(i32 noundef %index) #0 {
entry:
  %index.addr = alloca i32, align 4
  store i32 %index, ptr %index.addr, align 4
  %0 = load i32, ptr %index.addr, align 4
  call void @_nocheck__trace_e1000e_wrn_regs_write_trivial(i32 noundef %0)
  ret void
}

; Function Attrs: nounwind sspstrong uwtable
define internal void @trace_e1000e_core_write(i64 noundef %index, i32 noundef %size, i64 noundef %val) #0 {
entry:
  %index.addr = alloca i64, align 8
  %size.addr = alloca i32, align 4
  %val.addr = alloca i64, align 8
  store i64 %index, ptr %index.addr, align 8
  store i32 %size, ptr %size.addr, align 4
  store i64 %val, ptr %val.addr, align 8
  %0 = load i64, ptr %index.addr, align 8
  %1 = load i32, ptr %size.addr, align 4
  %2 = load i64, ptr %val.addr, align 8
  call void @_nocheck__trace_e1000e_core_write(i64 noundef %0, i32 noundef %1, i64 noundef %2)
  ret void
}

; Function Attrs: nounwind sspstrong uwtable
define internal void @trace_e1000e_wrn_regs_write_ro(i64 noundef %index, i32 noundef %size, i64 noundef %val) #0 {
entry:
  %index.addr = alloca i64, align 8
  %size.addr = alloca i32, align 4
  %val.addr = alloca i64, align 8
  store i64 %index, ptr %index.addr, align 8
  store i32 %size, ptr %size.addr, align 4
  store i64 %val, ptr %val.addr, align 8
  %0 = load i64, ptr %index.addr, align 8
  %1 = load i32, ptr %size.addr, align 4
  %2 = load i64, ptr %val.addr, align 8
  call void @_nocheck__trace_e1000e_wrn_regs_write_ro(i64 noundef %0, i32 noundef %1, i64 noundef %2)
  ret void
}

; Function Attrs: nounwind sspstrong uwtable
define internal void @trace_e1000e_wrn_regs_write_unknown(i64 noundef %index, i32 noundef %size, i64 noundef %val) #0 {
entry:
  %index.addr = alloca i64, align 8
  %size.addr = alloca i32, align 4
  %val.addr = alloca i64, align 8
  store i64 %index, ptr %index.addr, align 8
  store i32 %size, ptr %size.addr, align 4
  store i64 %val, ptr %val.addr, align 8
  %0 = load i64, ptr %index.addr, align 8
  %1 = load i32, ptr %size.addr, align 4
  %2 = load i64, ptr %val.addr, align 8
  call void @_nocheck__trace_e1000e_wrn_regs_write_unknown(i64 noundef %0, i32 noundef %1, i64 noundef %2)
  ret void
}

; Function Attrs: nounwind sspstrong uwtable
define dso_local i64 @e1000e_core_read(ptr noundef %core, i64 noundef %addr, i32 noundef %size) #0 {
entry:
  %retval = alloca i64, align 8
  %core.addr = alloca ptr, align 8
  %addr.addr = alloca i64, align 8
  %size.addr = alloca i32, align 4
  %val = alloca i64, align 8
  %index = alloca i16, align 2
  store ptr %core, ptr %core.addr, align 8
  store i64 %addr, ptr %addr.addr, align 8
  store i32 %size, ptr %size.addr, align 4
  %0 = load i64, ptr %addr.addr, align 8
  %call = call zeroext i16 @e1000e_get_reg_index_with_offset(ptr noundef @mac_reg_access, i64 noundef %0)
  store i16 %call, ptr %index, align 2
  %1 = load i16, ptr %index, align 2
  %conv = zext i16 %1 to i32
  %cmp = icmp slt i32 %conv, 26624
  br i1 %cmp, label %land.lhs.true, label %if.else

land.lhs.true:                                    ; preds = %entry
  %2 = load i16, ptr %index, align 2
  %idxprom = zext i16 %2 to i64
  %arrayidx = getelementptr [26624 x ptr], ptr @e1000e_macreg_readops, i64 0, i64 %idxprom
  %3 = load ptr, ptr %arrayidx, align 8
  %tobool = icmp ne ptr %3, null
  br i1 %tobool, label %if.then, label %if.else

if.then:                                          ; preds = %land.lhs.true
  %4 = load i16, ptr %index, align 2
  %idxprom2 = zext i16 %4 to i64
  %arrayidx3 = getelementptr [32768 x i16], ptr @mac_reg_access, i64 0, i64 %idxprom2
  %5 = load i16, ptr %arrayidx3, align 2
  %conv4 = zext i16 %5 to i32
  %and = and i32 %conv4, 1
  %tobool5 = icmp ne i32 %and, 0
  br i1 %tobool5, label %if.then6, label %if.end

if.then6:                                         ; preds = %if.then
  %6 = load i16, ptr %index, align 2
  %conv7 = zext i16 %6 to i32
  %shl = shl i32 %conv7, 2
  call void @trace_e1000e_wrn_regs_read_trivial(i32 noundef %shl)
  br label %if.end

if.end:                                           ; preds = %if.then6, %if.then
  %7 = load i16, ptr %index, align 2
  %idxprom8 = zext i16 %7 to i64
  %arrayidx9 = getelementptr [26624 x ptr], ptr @e1000e_macreg_readops, i64 0, i64 %idxprom8
  %8 = load ptr, ptr %arrayidx9, align 8
  %9 = load ptr, ptr %core.addr, align 8
  %10 = load i16, ptr %index, align 2
  %conv10 = zext i16 %10 to i32
  %call11 = call i32 %8(ptr noundef %9, i32 noundef %conv10)
  %conv12 = zext i32 %call11 to i64
  store i64 %conv12, ptr %val, align 8
  %11 = load i16, ptr %index, align 2
  %conv13 = zext i16 %11 to i32
  %shl14 = shl i32 %conv13, 2
  %conv15 = sext i32 %shl14 to i64
  %12 = load i32, ptr %size.addr, align 4
  %13 = load i64, ptr %val, align 8
  call void @trace_e1000e_core_read(i64 noundef %conv15, i32 noundef %12, i64 noundef %13)
  %14 = load i64, ptr %val, align 8
  store i64 %14, ptr %retval, align 8
  br label %return

if.else:                                          ; preds = %land.lhs.true, %entry
  %15 = load i16, ptr %index, align 2
  %conv16 = zext i16 %15 to i32
  %shl17 = shl i32 %conv16, 2
  %conv18 = sext i32 %shl17 to i64
  %16 = load i32, ptr %size.addr, align 4
  call void @trace_e1000e_wrn_regs_read_unknown(i64 noundef %conv18, i32 noundef %16)
  br label %if.end19

if.end19:                                         ; preds = %if.else
  store i64 0, ptr %retval, align 8
  br label %return

return:                                           ; preds = %if.end19, %if.end
  %17 = load i64, ptr %retval, align 8
  ret i64 %17
}

; Function Attrs: nounwind sspstrong uwtable
define internal void @trace_e1000e_wrn_regs_read_trivial(i32 noundef %index) #0 {
entry:
  %index.addr = alloca i32, align 4
  store i32 %index, ptr %index.addr, align 4
  %0 = load i32, ptr %index.addr, align 4
  call void @_nocheck__trace_e1000e_wrn_regs_read_trivial(i32 noundef %0)
  ret void
}

; Function Attrs: nounwind sspstrong uwtable
define internal void @trace_e1000e_core_read(i64 noundef %index, i32 noundef %size, i64 noundef %val) #0 {
entry:
  %index.addr = alloca i64, align 8
  %size.addr = alloca i32, align 4
  %val.addr = alloca i64, align 8
  store i64 %index, ptr %index.addr, align 8
  store i32 %size, ptr %size.addr, align 4
  store i64 %val, ptr %val.addr, align 8
  %0 = load i64, ptr %index.addr, align 8
  %1 = load i32, ptr %size.addr, align 4
  %2 = load i64, ptr %val.addr, align 8
  call void @_nocheck__trace_e1000e_core_read(i64 noundef %0, i32 noundef %1, i64 noundef %2)
  ret void
}

; Function Attrs: nounwind sspstrong uwtable
define internal void @trace_e1000e_wrn_regs_read_unknown(i64 noundef %index, i32 noundef %size) #0 {
entry:
  %index.addr = alloca i64, align 8
  %size.addr = alloca i32, align 4
  store i64 %index, ptr %index.addr, align 8
  store i32 %size, ptr %size.addr, align 4
  %0 = load i64, ptr %index.addr, align 8
  %1 = load i32, ptr %size.addr, align 4
  call void @_nocheck__trace_e1000e_wrn_regs_read_unknown(i64 noundef %0, i32 noundef %1)
  ret void
}

; Function Attrs: nounwind sspstrong uwtable
define dso_local void @e1000e_core_pci_realize(ptr noundef %core, ptr noundef %eeprom_templ, i32 noundef %eeprom_size, ptr noundef %macaddr) #0 {
entry:
  %core.addr = alloca ptr, align 8
  %eeprom_templ.addr = alloca ptr, align 8
  %eeprom_size.addr = alloca i32, align 4
  %macaddr.addr = alloca ptr, align 8
  %i = alloca i32, align 4
  store ptr %core, ptr %core.addr, align 8
  store ptr %eeprom_templ, ptr %eeprom_templ.addr, align 8
  store i32 %eeprom_size, ptr %eeprom_size.addr, align 4
  store ptr %macaddr, ptr %macaddr.addr, align 8
  %0 = load ptr, ptr %core.addr, align 8
  %call = call ptr @timer_new_ms(i32 noundef 1, ptr noundef @e1000e_autoneg_timer, ptr noundef %0)
  %1 = load ptr, ptr %core.addr, align 8
  %autoneg_timer = getelementptr inbounds %struct.E1000Core, ptr %1, i32 0, i32 7
  store ptr %call, ptr %autoneg_timer, align 8
  %2 = load ptr, ptr %core.addr, align 8
  call void @e1000e_intrmgr_pci_realize(ptr noundef %2)
  %3 = load ptr, ptr %core.addr, align 8
  %call1 = call ptr @qemu_add_vm_change_state_handler(ptr noundef @e1000e_vm_state_change, ptr noundef %3)
  %4 = load ptr, ptr %core.addr, align 8
  %vmstate = getelementptr inbounds %struct.E1000Core, ptr %4, i32 0, i32 20
  store ptr %call1, ptr %vmstate, align 8
  store i32 0, ptr %i, align 4
  br label %for.cond

for.cond:                                         ; preds = %for.inc, %entry
  %5 = load i32, ptr %i, align 4
  %cmp = icmp slt i32 %5, 2
  br i1 %cmp, label %for.body, label %for.end

for.body:                                         ; preds = %for.cond
  %6 = load ptr, ptr %core.addr, align 8
  %tx = getelementptr inbounds %struct.E1000Core, ptr %6, i32 0, i32 8
  %7 = load i32, ptr %i, align 4
  %idxprom = sext i32 %7 to i64
  %arrayidx = getelementptr [2 x %struct.e1000e_tx], ptr %tx, i64 0, i64 %idxprom
  %tx_pkt = getelementptr inbounds %struct.e1000e_tx, ptr %arrayidx, i32 0, i32 4
  call void @net_tx_pkt_init(ptr noundef %tx_pkt, i32 noundef 64)
  br label %for.inc

for.inc:                                          ; preds = %for.body
  %8 = load i32, ptr %i, align 4
  %inc = add i32 %8, 1
  store i32 %inc, ptr %i, align 4
  br label %for.cond, !llvm.loop !8

for.end:                                          ; preds = %for.cond
  %9 = load ptr, ptr %core.addr, align 8
  %rx_pkt = getelementptr inbounds %struct.E1000Core, ptr %9, i32 0, i32 9
  call void @net_rx_pkt_init(ptr noundef %rx_pkt)
  %10 = load ptr, ptr %core.addr, align 8
  %eeprom = getelementptr inbounds %struct.E1000Core, ptr %10, i32 0, i32 2
  %arraydecay = getelementptr inbounds [64 x i16], ptr %eeprom, i64 0, i64 0
  %11 = load ptr, ptr %eeprom_templ.addr, align 8
  %12 = load i32, ptr %eeprom_size.addr, align 4
  %13 = load ptr, ptr %core.addr, align 8
  %owner = getelementptr inbounds %struct.E1000Core, ptr %13, i32 0, i32 26
  %14 = load ptr, ptr %owner, align 8
  %call2 = call ptr @PCI_DEVICE_GET_CLASS(ptr noundef %14)
  %device_id = getelementptr inbounds %struct.PCIDeviceClass, ptr %call2, i32 0, i32 6
  %15 = load i16, ptr %device_id, align 2
  %16 = load ptr, ptr %macaddr.addr, align 8
  call void @e1000x_core_prepare_eeprom(ptr noundef %arraydecay, ptr noundef %11, i32 noundef %12, i16 noundef zeroext %15, ptr noundef %16)
  %17 = load ptr, ptr %core.addr, align 8
  call void @e1000e_update_rx_offloads(ptr noundef %17)
  ret void
}

; Function Attrs: nounwind sspstrong uwtable
define internal ptr @timer_new_ms(i32 noundef %type, ptr noundef %cb, ptr noundef %opaque) #0 {
entry:
  %type.addr = alloca i32, align 4
  %cb.addr = alloca ptr, align 8
  %opaque.addr = alloca ptr, align 8
  store i32 %type, ptr %type.addr, align 4
  store ptr %cb, ptr %cb.addr, align 8
  store ptr %opaque, ptr %opaque.addr, align 8
  %0 = load i32, ptr %type.addr, align 4
  %1 = load ptr, ptr %cb.addr, align 8
  %2 = load ptr, ptr %opaque.addr, align 8
  %call = call ptr @timer_new(i32 noundef %0, i32 noundef 1000000, ptr noundef %1, ptr noundef %2)
  ret ptr %call
}

; Function Attrs: nounwind sspstrong uwtable
define internal void @e1000e_autoneg_timer(ptr noundef %opaque) #0 {
entry:
  %opaque.addr = alloca ptr, align 8
  %core = alloca ptr, align 8
  store ptr %opaque, ptr %opaque.addr, align 8
  %0 = load ptr, ptr %opaque.addr, align 8
  store ptr %0, ptr %core, align 8
  %1 = load ptr, ptr %core, align 8
  %owner_nic = getelementptr inbounds %struct.E1000Core, ptr %1, i32 0, i32 25
  %2 = load ptr, ptr %owner_nic, align 8
  %call = call ptr @qemu_get_queue(ptr noundef %2)
  %link_down = getelementptr inbounds %struct.NetClientState, ptr %call, i32 0, i32 1
  %3 = load i32, ptr %link_down, align 8
  %tobool = icmp ne i32 %3, 0
  br i1 %tobool, label %if.end, label %if.then

if.then:                                          ; preds = %entry
  %4 = load ptr, ptr %core, align 8
  %mac = getelementptr inbounds %struct.E1000Core, ptr %4, i32 0, i32 0
  %arraydecay = getelementptr inbounds [32768 x i32], ptr %mac, i64 0, i64 0
  %5 = load ptr, ptr %core, align 8
  %phy = getelementptr inbounds %struct.E1000Core, ptr %5, i32 0, i32 1
  %arrayidx = getelementptr [7 x [32 x i16]], ptr %phy, i64 0, i64 0
  %arraydecay1 = getelementptr inbounds [32 x i16], ptr %arrayidx, i64 0, i64 0
  call void @e1000x_update_regs_on_autoneg_done(ptr noundef %arraydecay, ptr noundef %arraydecay1)
  %6 = load ptr, ptr %core, align 8
  call void @e1000e_start_recv(ptr noundef %6)
  %7 = load ptr, ptr %core, align 8
  call void @e1000e_update_flowctl_status(ptr noundef %7)
  %8 = load ptr, ptr %core, align 8
  call void @e1000e_set_interrupt_cause(ptr noundef %8, i32 noundef 4)
  br label %if.end

if.end:                                           ; preds = %if.then, %entry
  ret void
}

; Function Attrs: nounwind sspstrong uwtable
define internal void @e1000e_intrmgr_pci_realize(ptr noundef %core) #0 {
entry:
  %core.addr = alloca ptr, align 8
  store ptr %core, ptr %core.addr, align 8
  %0 = load ptr, ptr %core.addr, align 8
  call void @e1000e_intrmgr_initialize_all_timers(ptr noundef %0, i1 noundef zeroext true)
  ret void
}

declare ptr @qemu_add_vm_change_state_handler(ptr noundef, ptr noundef) #1

; Function Attrs: nounwind sspstrong uwtable
define internal void @e1000e_vm_state_change(ptr noundef %opaque, i1 noundef zeroext %running, i32 noundef %state) #0 {
entry:
  %opaque.addr = alloca ptr, align 8
  %running.addr = alloca i8, align 1
  %state.addr = alloca i32, align 4
  %core = alloca ptr, align 8
  store ptr %opaque, ptr %opaque.addr, align 8
  %frombool = zext i1 %running to i8
  store i8 %frombool, ptr %running.addr, align 1
  store i32 %state, ptr %state.addr, align 4
  %0 = load ptr, ptr %opaque.addr, align 8
  store ptr %0, ptr %core, align 8
  %1 = load i8, ptr %running.addr, align 1
  %tobool = trunc i8 %1 to i1
  br i1 %tobool, label %if.then, label %if.else

if.then:                                          ; preds = %entry
  call void @trace_e1000e_vm_state_running()
  %2 = load ptr, ptr %core, align 8
  call void @e1000e_intrmgr_resume(ptr noundef %2)
  %3 = load ptr, ptr %core, align 8
  call void @e1000e_autoneg_resume(ptr noundef %3)
  br label %if.end

if.else:                                          ; preds = %entry
  call void @trace_e1000e_vm_state_stopped()
  %4 = load ptr, ptr %core, align 8
  call void @e1000e_autoneg_pause(ptr noundef %4)
  %5 = load ptr, ptr %core, align 8
  call void @e1000e_intrmgr_pause(ptr noundef %5)
  br label %if.end

if.end:                                           ; preds = %if.else, %if.then
  ret void
}

declare void @net_tx_pkt_init(ptr noundef, i32 noundef) #1

declare void @net_rx_pkt_init(ptr noundef) #1

declare void @e1000x_core_prepare_eeprom(ptr noundef, ptr noundef, i32 noundef, i16 noundef zeroext, ptr noundef) #1

; Function Attrs: nounwind sspstrong uwtable
define internal ptr @PCI_DEVICE_GET_CLASS(ptr noundef %obj) #0 {
entry:
  %obj.addr = alloca ptr, align 8
  store ptr %obj, ptr %obj.addr, align 8
  %0 = load ptr, ptr %obj.addr, align 8
  %call = call ptr @object_get_class(ptr noundef %0)
  %call1 = call ptr @object_class_dynamic_cast_assert(ptr noundef %call, ptr noundef @.str.229, ptr noundef @.str.230, i32 noundef 10, ptr noundef @__func__.PCI_DEVICE_GET_CLASS)
  ret ptr %call1
}

; Function Attrs: nounwind sspstrong uwtable
define internal void @e1000e_update_rx_offloads(ptr noundef %core) #0 {
entry:
  %core.addr = alloca ptr, align 8
  %cso_state = alloca i32, align 4
  store ptr %core, ptr %core.addr, align 8
  %0 = load ptr, ptr %core.addr, align 8
  %call = call zeroext i1 @e1000e_rx_l4_cso_enabled(ptr noundef %0)
  %conv = zext i1 %call to i32
  store i32 %conv, ptr %cso_state, align 4
  %1 = load i32, ptr %cso_state, align 4
  call void @trace_e1000e_rx_set_cso(i32 noundef %1)
  %2 = load ptr, ptr %core.addr, align 8
  %has_vnet = getelementptr inbounds %struct.E1000Core, ptr %2, i32 0, i32 10
  %3 = load i8, ptr %has_vnet, align 8
  %tobool = trunc i8 %3 to i1
  br i1 %tobool, label %if.then, label %if.end

if.then:                                          ; preds = %entry
  %4 = load ptr, ptr %core.addr, align 8
  %owner_nic = getelementptr inbounds %struct.E1000Core, ptr %4, i32 0, i32 25
  %5 = load ptr, ptr %owner_nic, align 8
  %call1 = call ptr @qemu_get_queue(ptr noundef %5)
  %peer = getelementptr inbounds %struct.NetClientState, ptr %call1, i32 0, i32 3
  %6 = load ptr, ptr %peer, align 8
  %7 = load i32, ptr %cso_state, align 4
  call void @qemu_set_offload(ptr noundef %6, i32 noundef %7, i32 noundef 0, i32 noundef 0, i32 noundef 0, i32 noundef 0, i32 noundef 0, i32 noundef 0)
  br label %if.end

if.end:                                           ; preds = %if.then, %entry
  ret void
}

; Function Attrs: nounwind sspstrong uwtable
define dso_local void @e1000e_core_pci_uninit(ptr noundef %core) #0 {
entry:
  %core.addr = alloca ptr, align 8
  %i = alloca i32, align 4
  store ptr %core, ptr %core.addr, align 8
  %0 = load ptr, ptr %core.addr, align 8
  %autoneg_timer = getelementptr inbounds %struct.E1000Core, ptr %0, i32 0, i32 7
  %1 = load ptr, ptr %autoneg_timer, align 8
  call void @timer_free(ptr noundef %1)
  %2 = load ptr, ptr %core.addr, align 8
  call void @e1000e_intrmgr_pci_unint(ptr noundef %2)
  %3 = load ptr, ptr %core.addr, align 8
  %vmstate = getelementptr inbounds %struct.E1000Core, ptr %3, i32 0, i32 20
  %4 = load ptr, ptr %vmstate, align 8
  call void @qemu_del_vm_change_state_handler(ptr noundef %4)
  store i32 0, ptr %i, align 4
  br label %for.cond

for.cond:                                         ; preds = %for.inc, %entry
  %5 = load i32, ptr %i, align 4
  %cmp = icmp slt i32 %5, 2
  br i1 %cmp, label %for.body, label %for.end

for.body:                                         ; preds = %for.cond
  %6 = load ptr, ptr %core.addr, align 8
  %tx = getelementptr inbounds %struct.E1000Core, ptr %6, i32 0, i32 8
  %7 = load i32, ptr %i, align 4
  %idxprom = sext i32 %7 to i64
  %arrayidx = getelementptr [2 x %struct.e1000e_tx], ptr %tx, i64 0, i64 %idxprom
  %tx_pkt = getelementptr inbounds %struct.e1000e_tx, ptr %arrayidx, i32 0, i32 4
  %8 = load ptr, ptr %tx_pkt, align 8
  call void @net_tx_pkt_uninit(ptr noundef %8)
  br label %for.inc

for.inc:                                          ; preds = %for.body
  %9 = load i32, ptr %i, align 4
  %inc = add i32 %9, 1
  store i32 %inc, ptr %i, align 4
  br label %for.cond, !llvm.loop !9

for.end:                                          ; preds = %for.cond
  %10 = load ptr, ptr %core.addr, align 8
  %rx_pkt = getelementptr inbounds %struct.E1000Core, ptr %10, i32 0, i32 9
  %11 = load ptr, ptr %rx_pkt, align 8
  call void @net_rx_pkt_uninit(ptr noundef %11)
  ret void
}

; Function Attrs: nounwind sspstrong uwtable
define internal void @timer_free(ptr noundef %ts) #0 {
entry:
  %ts.addr = alloca ptr, align 8
  store ptr %ts, ptr %ts.addr, align 8
  %0 = load ptr, ptr %ts.addr, align 8
  %tobool = icmp ne ptr %0, null
  br i1 %tobool, label %if.then, label %if.end

if.then:                                          ; preds = %entry
  %1 = load ptr, ptr %ts.addr, align 8
  call void @timer_del(ptr noundef %1)
  %2 = load ptr, ptr %ts.addr, align 8
  call void @g_free(ptr noundef %2)
  br label %if.end

if.end:                                           ; preds = %if.then, %entry
  ret void
}

; Function Attrs: nounwind sspstrong uwtable
define internal void @e1000e_intrmgr_pci_unint(ptr noundef %core) #0 {
entry:
  %core.addr = alloca ptr, align 8
  %i = alloca i32, align 4
  store ptr %core, ptr %core.addr, align 8
  %0 = load ptr, ptr %core.addr, align 8
  %radv = getelementptr inbounds %struct.E1000Core, ptr %0, i32 0, i32 13
  %timer = getelementptr inbounds %struct.E1000IntrDelayTimer_st, ptr %radv, i32 0, i32 0
  %1 = load ptr, ptr %timer, align 8
  call void @timer_free(ptr noundef %1)
  %2 = load ptr, ptr %core.addr, align 8
  %rdtr = getelementptr inbounds %struct.E1000Core, ptr %2, i32 0, i32 14
  %timer1 = getelementptr inbounds %struct.E1000IntrDelayTimer_st, ptr %rdtr, i32 0, i32 0
  %3 = load ptr, ptr %timer1, align 8
  call void @timer_free(ptr noundef %3)
  %4 = load ptr, ptr %core.addr, align 8
  %raid = getelementptr inbounds %struct.E1000Core, ptr %4, i32 0, i32 15
  %timer2 = getelementptr inbounds %struct.E1000IntrDelayTimer_st, ptr %raid, i32 0, i32 0
  %5 = load ptr, ptr %timer2, align 8
  call void @timer_free(ptr noundef %5)
  %6 = load ptr, ptr %core.addr, align 8
  %tadv = getelementptr inbounds %struct.E1000Core, ptr %6, i32 0, i32 16
  %timer3 = getelementptr inbounds %struct.E1000IntrDelayTimer_st, ptr %tadv, i32 0, i32 0
  %7 = load ptr, ptr %timer3, align 8
  call void @timer_free(ptr noundef %7)
  %8 = load ptr, ptr %core.addr, align 8
  %tidv = getelementptr inbounds %struct.E1000Core, ptr %8, i32 0, i32 17
  %timer4 = getelementptr inbounds %struct.E1000IntrDelayTimer_st, ptr %tidv, i32 0, i32 0
  %9 = load ptr, ptr %timer4, align 8
  call void @timer_free(ptr noundef %9)
  %10 = load ptr, ptr %core.addr, align 8
  %itr = getelementptr inbounds %struct.E1000Core, ptr %10, i32 0, i32 18
  %timer5 = getelementptr inbounds %struct.E1000IntrDelayTimer_st, ptr %itr, i32 0, i32 0
  %11 = load ptr, ptr %timer5, align 8
  call void @timer_free(ptr noundef %11)
  store i32 0, ptr %i, align 4
  br label %for.cond

for.cond:                                         ; preds = %for.inc, %entry
  %12 = load i32, ptr %i, align 4
  %cmp = icmp slt i32 %12, 5
  br i1 %cmp, label %for.body, label %for.end

for.body:                                         ; preds = %for.cond
  %13 = load ptr, ptr %core.addr, align 8
  %eitr = getelementptr inbounds %struct.E1000Core, ptr %13, i32 0, i32 19
  %14 = load i32, ptr %i, align 4
  %idxprom = sext i32 %14 to i64
  %arrayidx = getelementptr [5 x %struct.E1000IntrDelayTimer_st], ptr %eitr, i64 0, i64 %idxprom
  %timer6 = getelementptr inbounds %struct.E1000IntrDelayTimer_st, ptr %arrayidx, i32 0, i32 0
  %15 = load ptr, ptr %timer6, align 8
  call void @timer_free(ptr noundef %15)
  br label %for.inc

for.inc:                                          ; preds = %for.body
  %16 = load i32, ptr %i, align 4
  %inc = add i32 %16, 1
  store i32 %inc, ptr %i, align 4
  br label %for.cond, !llvm.loop !10

for.end:                                          ; preds = %for.cond
  ret void
}

declare void @qemu_del_vm_change_state_handler(ptr noundef) #1

declare void @net_tx_pkt_uninit(ptr noundef) #1

declare void @net_rx_pkt_uninit(ptr noundef) #1

; Function Attrs: nounwind sspstrong uwtable
define dso_local void @e1000e_core_reset(ptr noundef %core) #0 {
entry:
  %core.addr = alloca ptr, align 8
  store ptr %core, ptr %core.addr, align 8
  %0 = load ptr, ptr %core.addr, align 8
  call void @e1000e_reset(ptr noundef %0, i1 noundef zeroext false)
  ret void
}

; Function Attrs: nounwind sspstrong uwtable
define internal void @e1000e_reset(ptr noundef %core, i1 noundef zeroext %sw) #0 {
entry:
  %core.addr = alloca ptr, align 8
  %sw.addr = alloca i8, align 1
  %i = alloca i32, align 4
  store ptr %core, ptr %core.addr, align 8
  %frombool = zext i1 %sw to i8
  store i8 %frombool, ptr %sw.addr, align 1
  %0 = load ptr, ptr %core.addr, align 8
  %autoneg_timer = getelementptr inbounds %struct.E1000Core, ptr %0, i32 0, i32 7
  %1 = load ptr, ptr %autoneg_timer, align 8
  call void @timer_del(ptr noundef %1)
  %2 = load ptr, ptr %core.addr, align 8
  call void @e1000e_intrmgr_reset(ptr noundef %2)
  %3 = load ptr, ptr %core.addr, align 8
  %phy = getelementptr inbounds %struct.E1000Core, ptr %3, i32 0, i32 1
  %arraydecay = getelementptr inbounds [7 x [32 x i16]], ptr %phy, i64 0, i64 0
  call void @llvm.memset.p0.i64(ptr align 8 %arraydecay, i8 0, i64 448, i1 false)
  %4 = load ptr, ptr %core.addr, align 8
  %phy1 = getelementptr inbounds %struct.E1000Core, ptr %4, i32 0, i32 1
  %arraydecay2 = getelementptr inbounds [7 x [32 x i16]], ptr %phy1, i64 0, i64 0
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %arraydecay2, ptr align 16 @e1000e_phy_reg_init, i64 448, i1 false)
  store i32 0, ptr %i, align 4
  br label %for.cond

for.cond:                                         ; preds = %for.inc, %entry
  %5 = load i32, ptr %i, align 4
  %cmp = icmp slt i32 %5, 32768
  br i1 %cmp, label %for.body, label %for.end

for.body:                                         ; preds = %for.cond
  %6 = load i8, ptr %sw.addr, align 1
  %tobool = trunc i8 %6 to i1
  br i1 %tobool, label %land.lhs.true, label %if.end

land.lhs.true:                                    ; preds = %for.body
  %7 = load i32, ptr %i, align 4
  %cmp3 = icmp eq i32 %7, 1024
  br i1 %cmp3, label %if.then, label %lor.lhs.false

lor.lhs.false:                                    ; preds = %land.lhs.true
  %8 = load i32, ptr %i, align 4
  %cmp4 = icmp eq i32 %8, 1026
  br i1 %cmp4, label %if.then, label %lor.lhs.false5

lor.lhs.false5:                                   ; preds = %lor.lhs.false
  %9 = load i32, ptr %i, align 4
  %cmp6 = icmp eq i32 %9, 7
  br i1 %cmp6, label %if.then, label %if.end

if.then:                                          ; preds = %lor.lhs.false5, %lor.lhs.false, %land.lhs.true
  br label %for.inc

if.end:                                           ; preds = %lor.lhs.false5, %for.body
  %10 = load i32, ptr %i, align 4
  %conv = sext i32 %10 to i64
  %cmp7 = icmp ult i64 %conv, 11663
  br i1 %cmp7, label %cond.true, label %cond.false

cond.true:                                        ; preds = %if.end
  %11 = load i32, ptr %i, align 4
  %idxprom = sext i32 %11 to i64
  %arrayidx = getelementptr [11663 x i32], ptr @e1000e_mac_reg_init, i64 0, i64 %idxprom
  %12 = load i32, ptr %arrayidx, align 4
  br label %cond.end

cond.false:                                       ; preds = %if.end
  br label %cond.end

cond.end:                                         ; preds = %cond.false, %cond.true
  %cond = phi i32 [ %12, %cond.true ], [ 0, %cond.false ]
  %13 = load ptr, ptr %core.addr, align 8
  %mac = getelementptr inbounds %struct.E1000Core, ptr %13, i32 0, i32 0
  %14 = load i32, ptr %i, align 4
  %idxprom9 = sext i32 %14 to i64
  %arrayidx10 = getelementptr [32768 x i32], ptr %mac, i64 0, i64 %idxprom9
  store i32 %cond, ptr %arrayidx10, align 4
  br label %for.inc

for.inc:                                          ; preds = %cond.end, %if.then
  %15 = load i32, ptr %i, align 4
  %inc = add i32 %15, 1
  store i32 %inc, ptr %i, align 4
  br label %for.cond, !llvm.loop !11

for.end:                                          ; preds = %for.cond
  %16 = load ptr, ptr %core.addr, align 8
  %rxbuf_min_shift = getelementptr inbounds %struct.E1000Core, ptr %16, i32 0, i32 5
  store i32 5, ptr %rxbuf_min_shift, align 4
  %17 = load ptr, ptr %core.addr, align 8
  %owner_nic = getelementptr inbounds %struct.E1000Core, ptr %17, i32 0, i32 25
  %18 = load ptr, ptr %owner_nic, align 8
  %call = call ptr @qemu_get_queue(ptr noundef %18)
  %link_down = getelementptr inbounds %struct.NetClientState, ptr %call, i32 0, i32 1
  %19 = load i32, ptr %link_down, align 8
  %tobool11 = icmp ne i32 %19, 0
  br i1 %tobool11, label %if.then12, label %if.end13

if.then12:                                        ; preds = %for.end
  %20 = load ptr, ptr %core.addr, align 8
  call void @e1000e_link_down(ptr noundef %20)
  br label %if.end13

if.end13:                                         ; preds = %if.then12, %for.end
  %21 = load ptr, ptr %core.addr, align 8
  %owner_nic14 = getelementptr inbounds %struct.E1000Core, ptr %21, i32 0, i32 25
  %22 = load ptr, ptr %owner_nic14, align 8
  %23 = load ptr, ptr %core.addr, align 8
  %mac15 = getelementptr inbounds %struct.E1000Core, ptr %23, i32 0, i32 0
  %arraydecay16 = getelementptr inbounds [32768 x i32], ptr %mac15, i64 0, i64 0
  %24 = load ptr, ptr %core.addr, align 8
  %permanent_mac = getelementptr inbounds %struct.E1000Core, ptr %24, i32 0, i32 24
  %arraydecay17 = getelementptr inbounds [6 x i8], ptr %permanent_mac, i64 0, i64 0
  call void @e1000x_reset_mac_addr(ptr noundef %22, ptr noundef %arraydecay16, ptr noundef %arraydecay17)
  store i32 0, ptr %i, align 4
  br label %for.cond18

for.cond18:                                       ; preds = %for.inc28, %if.end13
  %25 = load i32, ptr %i, align 4
  %conv19 = sext i32 %25 to i64
  %cmp20 = icmp ult i64 %conv19, 2
  br i1 %cmp20, label %for.body22, label %for.end30

for.body22:                                       ; preds = %for.cond18
  %26 = load ptr, ptr %core.addr, align 8
  %tx = getelementptr inbounds %struct.E1000Core, ptr %26, i32 0, i32 8
  %27 = load i32, ptr %i, align 4
  %idxprom23 = sext i32 %27 to i64
  %arrayidx24 = getelementptr [2 x %struct.e1000e_tx], ptr %tx, i64 0, i64 %idxprom23
  %props = getelementptr inbounds %struct.e1000e_tx, ptr %arrayidx24, i32 0, i32 0
  call void @llvm.memset.p0.i64(ptr align 8 %props, i8 0, i64 20, i1 false)
  %28 = load ptr, ptr %core.addr, align 8
  %tx25 = getelementptr inbounds %struct.E1000Core, ptr %28, i32 0, i32 8
  %29 = load i32, ptr %i, align 4
  %idxprom26 = sext i32 %29 to i64
  %arrayidx27 = getelementptr [2 x %struct.e1000e_tx], ptr %tx25, i64 0, i64 %idxprom26
  %skip_cp = getelementptr inbounds %struct.e1000e_tx, ptr %arrayidx27, i32 0, i32 1
  store i8 0, ptr %skip_cp, align 4
  br label %for.inc28

for.inc28:                                        ; preds = %for.body22
  %30 = load i32, ptr %i, align 4
  %inc29 = add i32 %30, 1
  store i32 %inc29, ptr %i, align 4
  br label %for.cond18, !llvm.loop !12

for.end30:                                        ; preds = %for.cond18
  ret void
}

; Function Attrs: nounwind sspstrong uwtable
define dso_local void @e1000e_core_pre_save(ptr noundef %core) #0 {
entry:
  %core.addr = alloca ptr, align 8
  %i = alloca i32, align 4
  %nc = alloca ptr, align 8
  store ptr %core, ptr %core.addr, align 8
  %0 = load ptr, ptr %core.addr, align 8
  %owner_nic = getelementptr inbounds %struct.E1000Core, ptr %0, i32 0, i32 25
  %1 = load ptr, ptr %owner_nic, align 8
  %call = call ptr @qemu_get_queue(ptr noundef %1)
  store ptr %call, ptr %nc, align 8
  %2 = load ptr, ptr %nc, align 8
  %link_down = getelementptr inbounds %struct.NetClientState, ptr %2, i32 0, i32 1
  %3 = load i32, ptr %link_down, align 8
  %tobool = icmp ne i32 %3, 0
  br i1 %tobool, label %land.lhs.true, label %if.end

land.lhs.true:                                    ; preds = %entry
  %4 = load ptr, ptr %core.addr, align 8
  %call1 = call zeroext i1 @e1000e_have_autoneg(ptr noundef %4)
  br i1 %call1, label %if.then, label %if.end

if.then:                                          ; preds = %land.lhs.true
  %5 = load ptr, ptr %core.addr, align 8
  %phy = getelementptr inbounds %struct.E1000Core, ptr %5, i32 0, i32 1
  %arrayidx = getelementptr [7 x [32 x i16]], ptr %phy, i64 0, i64 0
  %arrayidx2 = getelementptr [32 x i16], ptr %arrayidx, i64 0, i64 1
  %6 = load i16, ptr %arrayidx2, align 2
  %conv = zext i16 %6 to i32
  %or = or i32 %conv, 32
  %conv3 = trunc i32 %or to i16
  store i16 %conv3, ptr %arrayidx2, align 2
  %7 = load ptr, ptr %core.addr, align 8
  call void @e1000e_update_flowctl_status(ptr noundef %7)
  br label %if.end

if.end:                                           ; preds = %if.then, %land.lhs.true, %entry
  store i32 0, ptr %i, align 4
  br label %for.cond

for.cond:                                         ; preds = %for.inc, %if.end
  %8 = load i32, ptr %i, align 4
  %conv4 = sext i32 %8 to i64
  %cmp = icmp ult i64 %conv4, 2
  br i1 %cmp, label %for.body, label %for.end

for.body:                                         ; preds = %for.cond
  %9 = load ptr, ptr %core.addr, align 8
  %tx = getelementptr inbounds %struct.E1000Core, ptr %9, i32 0, i32 8
  %10 = load i32, ptr %i, align 4
  %idxprom = sext i32 %10 to i64
  %arrayidx6 = getelementptr [2 x %struct.e1000e_tx], ptr %tx, i64 0, i64 %idxprom
  %tx_pkt = getelementptr inbounds %struct.e1000e_tx, ptr %arrayidx6, i32 0, i32 4
  %11 = load ptr, ptr %tx_pkt, align 8
  %call7 = call zeroext i1 @net_tx_pkt_has_fragments(ptr noundef %11)
  br i1 %call7, label %if.then8, label %if.end12

if.then8:                                         ; preds = %for.body
  %12 = load ptr, ptr %core.addr, align 8
  %tx9 = getelementptr inbounds %struct.E1000Core, ptr %12, i32 0, i32 8
  %13 = load i32, ptr %i, align 4
  %idxprom10 = sext i32 %13 to i64
  %arrayidx11 = getelementptr [2 x %struct.e1000e_tx], ptr %tx9, i64 0, i64 %idxprom10
  %skip_cp = getelementptr inbounds %struct.e1000e_tx, ptr %arrayidx11, i32 0, i32 1
  store i8 1, ptr %skip_cp, align 4
  br label %if.end12

if.end12:                                         ; preds = %if.then8, %for.body
  br label %for.inc

for.inc:                                          ; preds = %if.end12
  %14 = load i32, ptr %i, align 4
  %inc = add i32 %14, 1
  store i32 %inc, ptr %i, align 4
  br label %for.cond, !llvm.loop !13

for.end:                                          ; preds = %for.cond
  ret void
}

; Function Attrs: nounwind sspstrong uwtable
define internal void @e1000e_update_flowctl_status(ptr noundef %core) #0 {
entry:
  %core.addr = alloca ptr, align 8
  store ptr %core, ptr %core.addr, align 8
  %0 = load ptr, ptr %core.addr, align 8
  %call = call zeroext i1 @e1000e_have_autoneg(ptr noundef %0)
  br i1 %call, label %land.lhs.true, label %if.else

land.lhs.true:                                    ; preds = %entry
  %1 = load ptr, ptr %core.addr, align 8
  %phy = getelementptr inbounds %struct.E1000Core, ptr %1, i32 0, i32 1
  %arrayidx = getelementptr [7 x [32 x i16]], ptr %phy, i64 0, i64 0
  %arrayidx1 = getelementptr [32 x i16], ptr %arrayidx, i64 0, i64 1
  %2 = load i16, ptr %arrayidx1, align 2
  %conv = zext i16 %2 to i32
  %and = and i32 %conv, 32
  %tobool = icmp ne i32 %and, 0
  br i1 %tobool, label %if.then, label %if.else

if.then:                                          ; preds = %land.lhs.true
  call void @trace_e1000e_link_autoneg_flowctl(i1 noundef zeroext true)
  %3 = load ptr, ptr %core.addr, align 8
  %mac = getelementptr inbounds %struct.E1000Core, ptr %3, i32 0, i32 0
  %arrayidx2 = getelementptr [32768 x i32], ptr %mac, i64 0, i64 0
  %4 = load i32, ptr %arrayidx2, align 8
  %or = or i32 %4, 402653184
  store i32 %or, ptr %arrayidx2, align 8
  br label %if.end

if.else:                                          ; preds = %land.lhs.true, %entry
  call void @trace_e1000e_link_autoneg_flowctl(i1 noundef zeroext false)
  br label %if.end

if.end:                                           ; preds = %if.else, %if.then
  ret void
}

declare zeroext i1 @net_tx_pkt_has_fragments(ptr noundef) #1

; Function Attrs: nounwind sspstrong uwtable
define dso_local i32 @e1000e_core_post_load(ptr noundef %core) #0 {
entry:
  %core.addr = alloca ptr, align 8
  %nc = alloca ptr, align 8
  store ptr %core, ptr %core.addr, align 8
  %0 = load ptr, ptr %core.addr, align 8
  %owner_nic = getelementptr inbounds %struct.E1000Core, ptr %0, i32 0, i32 25
  %1 = load ptr, ptr %owner_nic, align 8
  %call = call ptr @qemu_get_queue(ptr noundef %1)
  store ptr %call, ptr %nc, align 8
  %2 = load ptr, ptr %core.addr, align 8
  %mac = getelementptr inbounds %struct.E1000Core, ptr %2, i32 0, i32 0
  %arrayidx = getelementptr [32768 x i32], ptr %mac, i64 0, i64 2
  %3 = load i32, ptr %arrayidx, align 8
  %and = and i32 %3, 2
  %cmp = icmp eq i32 %and, 0
  %conv = zext i1 %cmp to i32
  %4 = load ptr, ptr %nc, align 8
  %link_down = getelementptr inbounds %struct.NetClientState, ptr %4, i32 0, i32 1
  store i32 %conv, ptr %link_down, align 8
  ret i32 0
}

; Function Attrs: nounwind sspstrong uwtable
define internal void @_nocheck__trace_e1000e_rx_start_recv() #0 {
entry:
  %_now = alloca %struct.timeval, align 8
  %0 = load i32, ptr @trace_events_enabled_count, align 4
  %tobool = icmp ne i32 %0, 0
  %lnot = xor i1 %tobool, true
  %lnot1 = xor i1 %lnot, true
  %lnot.ext = zext i1 %lnot1 to i32
  %conv = sext i32 %lnot.ext to i64
  %tobool2 = icmp ne i64 %conv, 0
  br i1 %tobool2, label %land.lhs.true, label %if.end11

land.lhs.true:                                    ; preds = %entry
  %1 = load i16, ptr @_TRACE_E1000E_RX_START_RECV_DSTATE, align 2
  %conv3 = zext i16 %1 to i32
  %tobool4 = icmp ne i32 %conv3, 0
  br i1 %tobool4, label %land.lhs.true5, label %if.end11

land.lhs.true5:                                   ; preds = %land.lhs.true
  %call = call zeroext i1 @qemu_loglevel_mask(i32 noundef 32768)
  br i1 %call, label %if.then, label %if.end11

if.then:                                          ; preds = %land.lhs.true5
  %2 = load i8, ptr @message_with_timestamp, align 1
  %tobool7 = trunc i8 %2 to i1
  br i1 %tobool7, label %if.then8, label %if.else

if.then8:                                         ; preds = %if.then
  %call9 = call i32 @gettimeofday(ptr noundef %_now, ptr noundef null) #10
  %call10 = call i32 @qemu_get_thread_id()
  %tv_sec = getelementptr inbounds %struct.timeval, ptr %_now, i32 0, i32 0
  %3 = load i64, ptr %tv_sec, align 8
  %tv_usec = getelementptr inbounds %struct.timeval, ptr %_now, i32 0, i32 1
  %4 = load i64, ptr %tv_usec, align 8
  call void (ptr, ...) @qemu_log(ptr noundef @.str, i32 noundef %call10, i64 noundef %3, i64 noundef %4)
  br label %if.end

if.else:                                          ; preds = %if.then
  call void (ptr, ...) @qemu_log(ptr noundef @.str.1)
  br label %if.end

if.end:                                           ; preds = %if.else, %if.then8
  br label %if.end11

if.end11:                                         ; preds = %if.end, %land.lhs.true5, %land.lhs.true, %entry
  ret void
}

; Function Attrs: nounwind sspstrong uwtable
define internal zeroext i1 @qemu_loglevel_mask(i32 noundef %mask) #0 {
entry:
  %mask.addr = alloca i32, align 4
  store i32 %mask, ptr %mask.addr, align 4
  %0 = load i32, ptr @qemu_loglevel, align 4
  %1 = load i32, ptr %mask.addr, align 4
  %and = and i32 %0, %1
  %cmp = icmp ne i32 %and, 0
  ret i1 %cmp
}

; Function Attrs: nounwind
declare i32 @gettimeofday(ptr noundef, ptr noundef) #2

declare void @qemu_log(ptr noundef, ...) #1

declare i32 @qemu_get_thread_id() #1

; Function Attrs: noreturn nounwind
declare void @__assert_fail(ptr noundef, ptr noundef, i32 noundef, ptr noundef) #3

; Function Attrs: nounwind sspstrong uwtable
define internal i32 @e1000e_ring_free_descr_num(ptr noundef %core, ptr noundef %r) #0 {
entry:
  %retval = alloca i32, align 4
  %core.addr = alloca ptr, align 8
  %r.addr = alloca ptr, align 8
  store ptr %core, ptr %core.addr, align 8
  store ptr %r, ptr %r.addr, align 8
  %0 = load ptr, ptr %r.addr, align 8
  %idx = getelementptr inbounds %struct.E1000ERingInfo, ptr %0, i32 0, i32 5
  %1 = load i32, ptr %idx, align 4
  %2 = load ptr, ptr %core.addr, align 8
  %mac = getelementptr inbounds %struct.E1000Core, ptr %2, i32 0, i32 0
  %3 = load ptr, ptr %r.addr, align 8
  %dlen = getelementptr inbounds %struct.E1000ERingInfo, ptr %3, i32 0, i32 2
  %4 = load i32, ptr %dlen, align 4
  %idxprom = sext i32 %4 to i64
  %arrayidx = getelementptr [32768 x i32], ptr %mac, i64 0, i64 %idxprom
  %5 = load i32, ptr %arrayidx, align 4
  %6 = load ptr, ptr %core.addr, align 8
  %mac1 = getelementptr inbounds %struct.E1000Core, ptr %6, i32 0, i32 0
  %7 = load ptr, ptr %r.addr, align 8
  %dh = getelementptr inbounds %struct.E1000ERingInfo, ptr %7, i32 0, i32 3
  %8 = load i32, ptr %dh, align 4
  %idxprom2 = sext i32 %8 to i64
  %arrayidx3 = getelementptr [32768 x i32], ptr %mac1, i64 0, i64 %idxprom2
  %9 = load i32, ptr %arrayidx3, align 4
  %10 = load ptr, ptr %core.addr, align 8
  %mac4 = getelementptr inbounds %struct.E1000Core, ptr %10, i32 0, i32 0
  %11 = load ptr, ptr %r.addr, align 8
  %dt = getelementptr inbounds %struct.E1000ERingInfo, ptr %11, i32 0, i32 4
  %12 = load i32, ptr %dt, align 4
  %idxprom5 = sext i32 %12 to i64
  %arrayidx6 = getelementptr [32768 x i32], ptr %mac4, i64 0, i64 %idxprom5
  %13 = load i32, ptr %arrayidx6, align 4
  call void @trace_e1000e_ring_free_space(i32 noundef %1, i32 noundef %5, i32 noundef %9, i32 noundef %13)
  %14 = load ptr, ptr %core.addr, align 8
  %mac7 = getelementptr inbounds %struct.E1000Core, ptr %14, i32 0, i32 0
  %15 = load ptr, ptr %r.addr, align 8
  %dh8 = getelementptr inbounds %struct.E1000ERingInfo, ptr %15, i32 0, i32 3
  %16 = load i32, ptr %dh8, align 4
  %idxprom9 = sext i32 %16 to i64
  %arrayidx10 = getelementptr [32768 x i32], ptr %mac7, i64 0, i64 %idxprom9
  %17 = load i32, ptr %arrayidx10, align 4
  %18 = load ptr, ptr %core.addr, align 8
  %mac11 = getelementptr inbounds %struct.E1000Core, ptr %18, i32 0, i32 0
  %19 = load ptr, ptr %r.addr, align 8
  %dt12 = getelementptr inbounds %struct.E1000ERingInfo, ptr %19, i32 0, i32 4
  %20 = load i32, ptr %dt12, align 4
  %idxprom13 = sext i32 %20 to i64
  %arrayidx14 = getelementptr [32768 x i32], ptr %mac11, i64 0, i64 %idxprom13
  %21 = load i32, ptr %arrayidx14, align 4
  %cmp = icmp ule i32 %17, %21
  br i1 %cmp, label %if.then, label %if.end

if.then:                                          ; preds = %entry
  %22 = load ptr, ptr %core.addr, align 8
  %mac15 = getelementptr inbounds %struct.E1000Core, ptr %22, i32 0, i32 0
  %23 = load ptr, ptr %r.addr, align 8
  %dt16 = getelementptr inbounds %struct.E1000ERingInfo, ptr %23, i32 0, i32 4
  %24 = load i32, ptr %dt16, align 4
  %idxprom17 = sext i32 %24 to i64
  %arrayidx18 = getelementptr [32768 x i32], ptr %mac15, i64 0, i64 %idxprom17
  %25 = load i32, ptr %arrayidx18, align 4
  %26 = load ptr, ptr %core.addr, align 8
  %mac19 = getelementptr inbounds %struct.E1000Core, ptr %26, i32 0, i32 0
  %27 = load ptr, ptr %r.addr, align 8
  %dh20 = getelementptr inbounds %struct.E1000ERingInfo, ptr %27, i32 0, i32 3
  %28 = load i32, ptr %dh20, align 4
  %idxprom21 = sext i32 %28 to i64
  %arrayidx22 = getelementptr [32768 x i32], ptr %mac19, i64 0, i64 %idxprom21
  %29 = load i32, ptr %arrayidx22, align 4
  %sub = sub i32 %25, %29
  store i32 %sub, ptr %retval, align 4
  br label %return

if.end:                                           ; preds = %entry
  %30 = load ptr, ptr %core.addr, align 8
  %mac23 = getelementptr inbounds %struct.E1000Core, ptr %30, i32 0, i32 0
  %31 = load ptr, ptr %r.addr, align 8
  %dh24 = getelementptr inbounds %struct.E1000ERingInfo, ptr %31, i32 0, i32 3
  %32 = load i32, ptr %dh24, align 4
  %idxprom25 = sext i32 %32 to i64
  %arrayidx26 = getelementptr [32768 x i32], ptr %mac23, i64 0, i64 %idxprom25
  %33 = load i32, ptr %arrayidx26, align 4
  %34 = load ptr, ptr %core.addr, align 8
  %mac27 = getelementptr inbounds %struct.E1000Core, ptr %34, i32 0, i32 0
  %35 = load ptr, ptr %r.addr, align 8
  %dt28 = getelementptr inbounds %struct.E1000ERingInfo, ptr %35, i32 0, i32 4
  %36 = load i32, ptr %dt28, align 4
  %idxprom29 = sext i32 %36 to i64
  %arrayidx30 = getelementptr [32768 x i32], ptr %mac27, i64 0, i64 %idxprom29
  %37 = load i32, ptr %arrayidx30, align 4
  %cmp31 = icmp ugt i32 %33, %37
  br i1 %cmp31, label %if.then32, label %if.end46

if.then32:                                        ; preds = %if.end
  %38 = load ptr, ptr %core.addr, align 8
  %mac33 = getelementptr inbounds %struct.E1000Core, ptr %38, i32 0, i32 0
  %39 = load ptr, ptr %r.addr, align 8
  %dlen34 = getelementptr inbounds %struct.E1000ERingInfo, ptr %39, i32 0, i32 2
  %40 = load i32, ptr %dlen34, align 4
  %idxprom35 = sext i32 %40 to i64
  %arrayidx36 = getelementptr [32768 x i32], ptr %mac33, i64 0, i64 %idxprom35
  %41 = load i32, ptr %arrayidx36, align 4
  %div = udiv i32 %41, 16
  %42 = load ptr, ptr %core.addr, align 8
  %mac37 = getelementptr inbounds %struct.E1000Core, ptr %42, i32 0, i32 0
  %43 = load ptr, ptr %r.addr, align 8
  %dt38 = getelementptr inbounds %struct.E1000ERingInfo, ptr %43, i32 0, i32 4
  %44 = load i32, ptr %dt38, align 4
  %idxprom39 = sext i32 %44 to i64
  %arrayidx40 = getelementptr [32768 x i32], ptr %mac37, i64 0, i64 %idxprom39
  %45 = load i32, ptr %arrayidx40, align 4
  %add = add i32 %div, %45
  %46 = load ptr, ptr %core.addr, align 8
  %mac41 = getelementptr inbounds %struct.E1000Core, ptr %46, i32 0, i32 0
  %47 = load ptr, ptr %r.addr, align 8
  %dh42 = getelementptr inbounds %struct.E1000ERingInfo, ptr %47, i32 0, i32 3
  %48 = load i32, ptr %dh42, align 4
  %idxprom43 = sext i32 %48 to i64
  %arrayidx44 = getelementptr [32768 x i32], ptr %mac41, i64 0, i64 %idxprom43
  %49 = load i32, ptr %arrayidx44, align 4
  %sub45 = sub i32 %add, %49
  store i32 %sub45, ptr %retval, align 4
  br label %return

if.end46:                                         ; preds = %if.end
  br label %do.body

do.body:                                          ; preds = %if.end46
  call void @g_assertion_message_expr(ptr noundef null, ptr noundef @.str.3, i32 noundef 869, ptr noundef @__func__.e1000e_ring_free_descr_num, ptr noundef null) #11
  unreachable

do.end:                                           ; No predecessors!
  store i32 0, ptr %retval, align 4
  br label %return

return:                                           ; preds = %do.end, %if.then32, %if.then
  %50 = load i32, ptr %retval, align 4
  ret i32 %50
}

; Function Attrs: nounwind sspstrong uwtable
define internal void @trace_e1000e_rx_has_buffers(i32 noundef %ridx, i32 noundef %free_desc, i64 noundef %total_size, i32 noundef %desc_buf_size) #0 {
entry:
  %ridx.addr = alloca i32, align 4
  %free_desc.addr = alloca i32, align 4
  %total_size.addr = alloca i64, align 8
  %desc_buf_size.addr = alloca i32, align 4
  store i32 %ridx, ptr %ridx.addr, align 4
  store i32 %free_desc, ptr %free_desc.addr, align 4
  store i64 %total_size, ptr %total_size.addr, align 8
  store i32 %desc_buf_size, ptr %desc_buf_size.addr, align 4
  %0 = load i32, ptr %ridx.addr, align 4
  %1 = load i32, ptr %free_desc.addr, align 4
  %2 = load i64, ptr %total_size.addr, align 8
  %3 = load i32, ptr %desc_buf_size.addr, align 4
  call void @_nocheck__trace_e1000e_rx_has_buffers(i32 noundef %0, i32 noundef %1, i64 noundef %2, i32 noundef %3)
  ret void
}

; Function Attrs: nounwind sspstrong uwtable
define internal void @trace_e1000e_ring_free_space(i32 noundef %ridx, i32 noundef %rdlen, i32 noundef %rdh, i32 noundef %rdt) #0 {
entry:
  %ridx.addr = alloca i32, align 4
  %rdlen.addr = alloca i32, align 4
  %rdh.addr = alloca i32, align 4
  %rdt.addr = alloca i32, align 4
  store i32 %ridx, ptr %ridx.addr, align 4
  store i32 %rdlen, ptr %rdlen.addr, align 4
  store i32 %rdh, ptr %rdh.addr, align 4
  store i32 %rdt, ptr %rdt.addr, align 4
  %0 = load i32, ptr %ridx.addr, align 4
  %1 = load i32, ptr %rdlen.addr, align 4
  %2 = load i32, ptr %rdh.addr, align 4
  %3 = load i32, ptr %rdt.addr, align 4
  call void @_nocheck__trace_e1000e_ring_free_space(i32 noundef %0, i32 noundef %1, i32 noundef %2, i32 noundef %3)
  ret void
}

; Function Attrs: noreturn
declare void @g_assertion_message_expr(ptr noundef, ptr noundef, i32 noundef, ptr noundef, ptr noundef) #4

; Function Attrs: nounwind sspstrong uwtable
define internal void @_nocheck__trace_e1000e_ring_free_space(i32 noundef %ridx, i32 noundef %rdlen, i32 noundef %rdh, i32 noundef %rdt) #0 {
entry:
  %ridx.addr = alloca i32, align 4
  %rdlen.addr = alloca i32, align 4
  %rdh.addr = alloca i32, align 4
  %rdt.addr = alloca i32, align 4
  %_now = alloca %struct.timeval, align 8
  store i32 %ridx, ptr %ridx.addr, align 4
  store i32 %rdlen, ptr %rdlen.addr, align 4
  store i32 %rdh, ptr %rdh.addr, align 4
  store i32 %rdt, ptr %rdt.addr, align 4
  %0 = load i32, ptr @trace_events_enabled_count, align 4
  %tobool = icmp ne i32 %0, 0
  %lnot = xor i1 %tobool, true
  %lnot1 = xor i1 %lnot, true
  %lnot.ext = zext i1 %lnot1 to i32
  %conv = sext i32 %lnot.ext to i64
  %tobool2 = icmp ne i64 %conv, 0
  br i1 %tobool2, label %land.lhs.true, label %if.end11

land.lhs.true:                                    ; preds = %entry
  %1 = load i16, ptr @_TRACE_E1000E_RING_FREE_SPACE_DSTATE, align 2
  %conv3 = zext i16 %1 to i32
  %tobool4 = icmp ne i32 %conv3, 0
  br i1 %tobool4, label %land.lhs.true5, label %if.end11

land.lhs.true5:                                   ; preds = %land.lhs.true
  %call = call zeroext i1 @qemu_loglevel_mask(i32 noundef 32768)
  br i1 %call, label %if.then, label %if.end11

if.then:                                          ; preds = %land.lhs.true5
  %2 = load i8, ptr @message_with_timestamp, align 1
  %tobool7 = trunc i8 %2 to i1
  br i1 %tobool7, label %if.then8, label %if.else

if.then8:                                         ; preds = %if.then
  %call9 = call i32 @gettimeofday(ptr noundef %_now, ptr noundef null) #10
  %call10 = call i32 @qemu_get_thread_id()
  %tv_sec = getelementptr inbounds %struct.timeval, ptr %_now, i32 0, i32 0
  %3 = load i64, ptr %tv_sec, align 8
  %tv_usec = getelementptr inbounds %struct.timeval, ptr %_now, i32 0, i32 1
  %4 = load i64, ptr %tv_usec, align 8
  %5 = load i32, ptr %ridx.addr, align 4
  %6 = load i32, ptr %rdlen.addr, align 4
  %7 = load i32, ptr %rdh.addr, align 4
  %8 = load i32, ptr %rdt.addr, align 4
  call void (ptr, ...) @qemu_log(ptr noundef @.str.4, i32 noundef %call10, i64 noundef %3, i64 noundef %4, i32 noundef %5, i32 noundef %6, i32 noundef %7, i32 noundef %8)
  br label %if.end

if.else:                                          ; preds = %if.then
  %9 = load i32, ptr %ridx.addr, align 4
  %10 = load i32, ptr %rdlen.addr, align 4
  %11 = load i32, ptr %rdh.addr, align 4
  %12 = load i32, ptr %rdt.addr, align 4
  call void (ptr, ...) @qemu_log(ptr noundef @.str.5, i32 noundef %9, i32 noundef %10, i32 noundef %11, i32 noundef %12)
  br label %if.end

if.end:                                           ; preds = %if.else, %if.then8
  br label %if.end11

if.end11:                                         ; preds = %if.end, %land.lhs.true5, %land.lhs.true, %entry
  ret void
}

; Function Attrs: nounwind sspstrong uwtable
define internal void @_nocheck__trace_e1000e_rx_has_buffers(i32 noundef %ridx, i32 noundef %free_desc, i64 noundef %total_size, i32 noundef %desc_buf_size) #0 {
entry:
  %ridx.addr = alloca i32, align 4
  %free_desc.addr = alloca i32, align 4
  %total_size.addr = alloca i64, align 8
  %desc_buf_size.addr = alloca i32, align 4
  %_now = alloca %struct.timeval, align 8
  store i32 %ridx, ptr %ridx.addr, align 4
  store i32 %free_desc, ptr %free_desc.addr, align 4
  store i64 %total_size, ptr %total_size.addr, align 8
  store i32 %desc_buf_size, ptr %desc_buf_size.addr, align 4
  %0 = load i32, ptr @trace_events_enabled_count, align 4
  %tobool = icmp ne i32 %0, 0
  %lnot = xor i1 %tobool, true
  %lnot1 = xor i1 %lnot, true
  %lnot.ext = zext i1 %lnot1 to i32
  %conv = sext i32 %lnot.ext to i64
  %tobool2 = icmp ne i64 %conv, 0
  br i1 %tobool2, label %land.lhs.true, label %if.end11

land.lhs.true:                                    ; preds = %entry
  %1 = load i16, ptr @_TRACE_E1000E_RX_HAS_BUFFERS_DSTATE, align 2
  %conv3 = zext i16 %1 to i32
  %tobool4 = icmp ne i32 %conv3, 0
  br i1 %tobool4, label %land.lhs.true5, label %if.end11

land.lhs.true5:                                   ; preds = %land.lhs.true
  %call = call zeroext i1 @qemu_loglevel_mask(i32 noundef 32768)
  br i1 %call, label %if.then, label %if.end11

if.then:                                          ; preds = %land.lhs.true5
  %2 = load i8, ptr @message_with_timestamp, align 1
  %tobool7 = trunc i8 %2 to i1
  br i1 %tobool7, label %if.then8, label %if.else

if.then8:                                         ; preds = %if.then
  %call9 = call i32 @gettimeofday(ptr noundef %_now, ptr noundef null) #10
  %call10 = call i32 @qemu_get_thread_id()
  %tv_sec = getelementptr inbounds %struct.timeval, ptr %_now, i32 0, i32 0
  %3 = load i64, ptr %tv_sec, align 8
  %tv_usec = getelementptr inbounds %struct.timeval, ptr %_now, i32 0, i32 1
  %4 = load i64, ptr %tv_usec, align 8
  %5 = load i32, ptr %ridx.addr, align 4
  %6 = load i32, ptr %free_desc.addr, align 4
  %7 = load i64, ptr %total_size.addr, align 8
  %8 = load i32, ptr %desc_buf_size.addr, align 4
  call void (ptr, ...) @qemu_log(ptr noundef @.str.6, i32 noundef %call10, i64 noundef %3, i64 noundef %4, i32 noundef %5, i32 noundef %6, i64 noundef %7, i32 noundef %8)
  br label %if.end

if.else:                                          ; preds = %if.then
  %9 = load i32, ptr %ridx.addr, align 4
  %10 = load i32, ptr %free_desc.addr, align 4
  %11 = load i64, ptr %total_size.addr, align 8
  %12 = load i32, ptr %desc_buf_size.addr, align 4
  call void (ptr, ...) @qemu_log(ptr noundef @.str.7, i32 noundef %9, i32 noundef %10, i64 noundef %11, i32 noundef %12)
  br label %if.end

if.end:                                           ; preds = %if.else, %if.then8
  br label %if.end11

if.end11:                                         ; preds = %if.end, %land.lhs.true5, %land.lhs.true, %entry
  ret void
}

; Function Attrs: nounwind sspstrong uwtable
define internal void @_nocheck__trace_e1000e_rx_can_recv() #0 {
entry:
  %_now = alloca %struct.timeval, align 8
  %0 = load i32, ptr @trace_events_enabled_count, align 4
  %tobool = icmp ne i32 %0, 0
  %lnot = xor i1 %tobool, true
  %lnot1 = xor i1 %lnot, true
  %lnot.ext = zext i1 %lnot1 to i32
  %conv = sext i32 %lnot.ext to i64
  %tobool2 = icmp ne i64 %conv, 0
  br i1 %tobool2, label %land.lhs.true, label %if.end11

land.lhs.true:                                    ; preds = %entry
  %1 = load i16, ptr @_TRACE_E1000E_RX_CAN_RECV_DSTATE, align 2
  %conv3 = zext i16 %1 to i32
  %tobool4 = icmp ne i32 %conv3, 0
  br i1 %tobool4, label %land.lhs.true5, label %if.end11

land.lhs.true5:                                   ; preds = %land.lhs.true
  %call = call zeroext i1 @qemu_loglevel_mask(i32 noundef 32768)
  br i1 %call, label %if.then, label %if.end11

if.then:                                          ; preds = %land.lhs.true5
  %2 = load i8, ptr @message_with_timestamp, align 1
  %tobool7 = trunc i8 %2 to i1
  br i1 %tobool7, label %if.then8, label %if.else

if.then8:                                         ; preds = %if.then
  %call9 = call i32 @gettimeofday(ptr noundef %_now, ptr noundef null) #10
  %call10 = call i32 @qemu_get_thread_id()
  %tv_sec = getelementptr inbounds %struct.timeval, ptr %_now, i32 0, i32 0
  %3 = load i64, ptr %tv_sec, align 8
  %tv_usec = getelementptr inbounds %struct.timeval, ptr %_now, i32 0, i32 1
  %4 = load i64, ptr %tv_usec, align 8
  call void (ptr, ...) @qemu_log(ptr noundef @.str.8, i32 noundef %call10, i64 noundef %3, i64 noundef %4)
  br label %if.end

if.else:                                          ; preds = %if.then
  call void (ptr, ...) @qemu_log(ptr noundef @.str.9)
  br label %if.end

if.end:                                           ; preds = %if.else, %if.then8
  br label %if.end11

if.end11:                                         ; preds = %if.end, %land.lhs.true5, %land.lhs.true, %entry
  ret void
}

; Function Attrs: nounwind sspstrong uwtable
define internal void @_nocheck__trace_e1000e_rx_can_recv_rings_full() #0 {
entry:
  %_now = alloca %struct.timeval, align 8
  %0 = load i32, ptr @trace_events_enabled_count, align 4
  %tobool = icmp ne i32 %0, 0
  %lnot = xor i1 %tobool, true
  %lnot1 = xor i1 %lnot, true
  %lnot.ext = zext i1 %lnot1 to i32
  %conv = sext i32 %lnot.ext to i64
  %tobool2 = icmp ne i64 %conv, 0
  br i1 %tobool2, label %land.lhs.true, label %if.end11

land.lhs.true:                                    ; preds = %entry
  %1 = load i16, ptr @_TRACE_E1000E_RX_CAN_RECV_RINGS_FULL_DSTATE, align 2
  %conv3 = zext i16 %1 to i32
  %tobool4 = icmp ne i32 %conv3, 0
  br i1 %tobool4, label %land.lhs.true5, label %if.end11

land.lhs.true5:                                   ; preds = %land.lhs.true
  %call = call zeroext i1 @qemu_loglevel_mask(i32 noundef 32768)
  br i1 %call, label %if.then, label %if.end11

if.then:                                          ; preds = %land.lhs.true5
  %2 = load i8, ptr @message_with_timestamp, align 1
  %tobool7 = trunc i8 %2 to i1
  br i1 %tobool7, label %if.then8, label %if.else

if.then8:                                         ; preds = %if.then
  %call9 = call i32 @gettimeofday(ptr noundef %_now, ptr noundef null) #10
  %call10 = call i32 @qemu_get_thread_id()
  %tv_sec = getelementptr inbounds %struct.timeval, ptr %_now, i32 0, i32 0
  %3 = load i64, ptr %tv_sec, align 8
  %tv_usec = getelementptr inbounds %struct.timeval, ptr %_now, i32 0, i32 1
  %4 = load i64, ptr %tv_usec, align 8
  call void (ptr, ...) @qemu_log(ptr noundef @.str.10, i32 noundef %call10, i64 noundef %3, i64 noundef %4)
  br label %if.end

if.else:                                          ; preds = %if.then
  call void (ptr, ...) @qemu_log(ptr noundef @.str.11)
  br label %if.end

if.end:                                           ; preds = %if.else, %if.then8
  br label %if.end11

if.end11:                                         ; preds = %if.end, %land.lhs.true5, %land.lhs.true, %entry
  ret void
}

; Function Attrs: nounwind sspstrong uwtable
define internal void @trace_e1000e_rx_receive_iov(i32 noundef %iovcnt) #0 {
entry:
  %iovcnt.addr = alloca i32, align 4
  store i32 %iovcnt, ptr %iovcnt.addr, align 4
  %0 = load i32, ptr %iovcnt.addr, align 4
  call void @_nocheck__trace_e1000e_rx_receive_iov(i32 noundef %0)
  ret void
}

declare zeroext i1 @e1000x_hw_rx_enabled(ptr noundef) #1

declare void @net_rx_pkt_set_vhdr_iovec(ptr noundef, ptr noundef, i32 noundef) #1

declare void @net_rx_pkt_unset_vhdr(ptr noundef) #1

declare i64 @iov_size(ptr noundef, i32 noundef) #1

; Function Attrs: nounwind sspstrong uwtable
define internal i64 @iov_to_buf(ptr noundef %iov, i32 noundef %iov_cnt, i64 noundef %offset, ptr noundef %buf, i64 noundef %bytes) #0 {
entry:
  %retval = alloca i64, align 8
  %iov.addr = alloca ptr, align 8
  %iov_cnt.addr = alloca i32, align 4
  %offset.addr = alloca i64, align 8
  %buf.addr = alloca ptr, align 8
  %bytes.addr = alloca i64, align 8
  store ptr %iov, ptr %iov.addr, align 8
  store i32 %iov_cnt, ptr %iov_cnt.addr, align 4
  store i64 %offset, ptr %offset.addr, align 8
  store ptr %buf, ptr %buf.addr, align 8
  store i64 %bytes, ptr %bytes.addr, align 8
  %0 = load i64, ptr %bytes.addr, align 8
  %1 = call i1 @llvm.is.constant.i64(i64 %0)
  br i1 %1, label %land.lhs.true, label %if.else

land.lhs.true:                                    ; preds = %entry
  %2 = load i32, ptr %iov_cnt.addr, align 4
  %tobool = icmp ne i32 %2, 0
  br i1 %tobool, label %land.lhs.true1, label %if.else

land.lhs.true1:                                   ; preds = %land.lhs.true
  %3 = load i64, ptr %offset.addr, align 8
  %4 = load ptr, ptr %iov.addr, align 8
  %arrayidx = getelementptr %struct.iovec, ptr %4, i64 0
  %iov_len = getelementptr inbounds %struct.iovec, ptr %arrayidx, i32 0, i32 1
  %5 = load i64, ptr %iov_len, align 8
  %cmp = icmp ule i64 %3, %5
  br i1 %cmp, label %land.lhs.true2, label %if.else

land.lhs.true2:                                   ; preds = %land.lhs.true1
  %6 = load i64, ptr %bytes.addr, align 8
  %7 = load ptr, ptr %iov.addr, align 8
  %arrayidx3 = getelementptr %struct.iovec, ptr %7, i64 0
  %iov_len4 = getelementptr inbounds %struct.iovec, ptr %arrayidx3, i32 0, i32 1
  %8 = load i64, ptr %iov_len4, align 8
  %9 = load i64, ptr %offset.addr, align 8
  %sub = sub i64 %8, %9
  %cmp5 = icmp ule i64 %6, %sub
  br i1 %cmp5, label %if.then, label %if.else

if.then:                                          ; preds = %land.lhs.true2
  %10 = load ptr, ptr %buf.addr, align 8
  %11 = load ptr, ptr %iov.addr, align 8
  %arrayidx6 = getelementptr %struct.iovec, ptr %11, i64 0
  %iov_base = getelementptr inbounds %struct.iovec, ptr %arrayidx6, i32 0, i32 0
  %12 = load ptr, ptr %iov_base, align 8
  %13 = load i64, ptr %offset.addr, align 8
  %add.ptr = getelementptr i8, ptr %12, i64 %13
  %14 = load i64, ptr %bytes.addr, align 8
  call void @llvm.memcpy.p0.p0.i64(ptr align 1 %10, ptr align 1 %add.ptr, i64 %14, i1 false)
  %15 = load i64, ptr %bytes.addr, align 8
  store i64 %15, ptr %retval, align 8
  br label %return

if.else:                                          ; preds = %land.lhs.true2, %land.lhs.true1, %land.lhs.true, %entry
  %16 = load ptr, ptr %iov.addr, align 8
  %17 = load i32, ptr %iov_cnt.addr, align 4
  %18 = load i64, ptr %offset.addr, align 8
  %19 = load ptr, ptr %buf.addr, align 8
  %20 = load i64, ptr %bytes.addr, align 8
  %call = call i64 @iov_to_buf_full(ptr noundef %16, i32 noundef %17, i64 noundef %18, ptr noundef %19, i64 noundef %20)
  store i64 %call, ptr %retval, align 8
  br label %return

return:                                           ; preds = %if.else, %if.then
  %21 = load i64, ptr %retval, align 8
  ret i64 %21
}

; Function Attrs: nocallback nofree nounwind willreturn memory(argmem: write)
declare void @llvm.memset.p0.i64(ptr nocapture writeonly, i8, i64, i1 immarg) #5

; Function Attrs: nounwind sspstrong uwtable
define internal void @e1000x_inc_reg_if_not_full(ptr noundef %mac, i32 noundef %index) #0 {
entry:
  %mac.addr = alloca ptr, align 8
  %index.addr = alloca i32, align 4
  store ptr %mac, ptr %mac.addr, align 8
  store i32 %index, ptr %index.addr, align 4
  %0 = load ptr, ptr %mac.addr, align 8
  %1 = load i32, ptr %index.addr, align 4
  %idxprom = sext i32 %1 to i64
  %arrayidx = getelementptr i32, ptr %0, i64 %idxprom
  %2 = load i32, ptr %arrayidx, align 4
  %cmp = icmp ne i32 %2, -1
  br i1 %cmp, label %if.then, label %if.end

if.then:                                          ; preds = %entry
  %3 = load ptr, ptr %mac.addr, align 8
  %4 = load i32, ptr %index.addr, align 4
  %idxprom1 = sext i32 %4 to i64
  %arrayidx2 = getelementptr i32, ptr %3, i64 %idxprom1
  %5 = load i32, ptr %arrayidx2, align 4
  %inc = add i32 %5, 1
  store i32 %inc, ptr %arrayidx2, align 4
  br label %if.end

if.end:                                           ; preds = %if.then, %entry
  ret void
}

declare zeroext i1 @e1000x_is_oversized(ptr noundef, i64 noundef) #1

declare void @net_rx_pkt_set_packet_type(ptr noundef, i32 noundef) #1

; Function Attrs: nounwind sspstrong uwtable
define internal i32 @get_eth_packet_type(ptr noundef %ehdr) #0 {
entry:
  %retval = alloca i32, align 4
  %ehdr.addr = alloca ptr, align 8
  store ptr %ehdr, ptr %ehdr.addr, align 8
  %0 = load ptr, ptr %ehdr.addr, align 8
  %h_dest = getelementptr inbounds %struct.eth_header, ptr %0, i32 0, i32 0
  %arraydecay = getelementptr inbounds [6 x i8], ptr %h_dest, i64 0, i64 0
  %call = call i32 @is_broadcast_ether_addr(ptr noundef %arraydecay)
  %tobool = icmp ne i32 %call, 0
  br i1 %tobool, label %if.then, label %if.else

if.then:                                          ; preds = %entry
  store i32 -1430533119, ptr %retval, align 4
  br label %return

if.else:                                          ; preds = %entry
  %1 = load ptr, ptr %ehdr.addr, align 8
  %h_dest1 = getelementptr inbounds %struct.eth_header, ptr %1, i32 0, i32 0
  %arraydecay2 = getelementptr inbounds [6 x i8], ptr %h_dest1, i64 0, i64 0
  %call3 = call i32 @is_multicast_ether_addr(ptr noundef %arraydecay2)
  %tobool4 = icmp ne i32 %call3, 0
  br i1 %tobool4, label %if.then5, label %if.else6

if.then5:                                         ; preds = %if.else
  store i32 -1430533118, ptr %retval, align 4
  br label %return

if.else6:                                         ; preds = %if.else
  store i32 -1430533120, ptr %retval, align 4
  br label %return

return:                                           ; preds = %if.else6, %if.then5, %if.then
  %2 = load i32, ptr %retval, align 4
  ret i32 %2
}

; Function Attrs: nounwind sspstrong uwtable
define internal zeroext i1 @e1000e_receive_filter(ptr noundef %core, ptr noundef %buf) #0 {
entry:
  %core.addr = alloca ptr, align 8
  %buf.addr = alloca ptr, align 8
  store ptr %core, ptr %core.addr, align 8
  store ptr %buf, ptr %buf.addr, align 8
  %0 = load ptr, ptr %buf.addr, align 8
  %1 = load ptr, ptr %core.addr, align 8
  %mac = getelementptr inbounds %struct.E1000Core, ptr %1, i32 0, i32 0
  %arrayidx = getelementptr [32768 x i32], ptr %mac, i64 0, i64 14
  %2 = load i32, ptr %arrayidx, align 8
  %conv = trunc i32 %2 to i16
  %call = call zeroext i1 @e1000x_is_vlan_packet(ptr noundef %0, i16 noundef zeroext %conv)
  br i1 %call, label %lor.lhs.false, label %land.rhs

lor.lhs.false:                                    ; preds = %entry
  %3 = load ptr, ptr %core.addr, align 8
  %mac1 = getelementptr inbounds %struct.E1000Core, ptr %3, i32 0, i32 0
  %arraydecay = getelementptr inbounds [32768 x i32], ptr %mac1, i64 0, i64 0
  %4 = load ptr, ptr %buf.addr, align 8
  %add.ptr = getelementptr i8, ptr %4, i64 14
  %call2 = call zeroext i1 @e1000x_rx_vlan_filter(ptr noundef %arraydecay, ptr noundef %add.ptr)
  br i1 %call2, label %land.rhs, label %land.end

land.rhs:                                         ; preds = %lor.lhs.false, %entry
  %5 = load ptr, ptr %core.addr, align 8
  %mac4 = getelementptr inbounds %struct.E1000Core, ptr %5, i32 0, i32 0
  %arraydecay5 = getelementptr inbounds [32768 x i32], ptr %mac4, i64 0, i64 0
  %6 = load ptr, ptr %buf.addr, align 8
  %call6 = call zeroext i1 @e1000x_rx_group_filter(ptr noundef %arraydecay5, ptr noundef %6)
  br label %land.end

land.end:                                         ; preds = %land.rhs, %lor.lhs.false
  %7 = phi i1 [ false, %lor.lhs.false ], [ %call6, %land.rhs ]
  ret i1 %7
}

; Function Attrs: nounwind sspstrong uwtable
define internal void @trace_e1000e_rx_flt_dropped() #0 {
entry:
  call void @_nocheck__trace_e1000e_rx_flt_dropped()
  ret void
}

declare void @net_rx_pkt_attach_iovec_ex(ptr noundef, ptr noundef, i32 noundef, i64 noundef, i32 noundef, i16 noundef zeroext, i16 noundef zeroext) #1

; Function Attrs: nounwind sspstrong uwtable
define internal i32 @e1000x_vlan_enabled(ptr noundef %mac) #0 {
entry:
  %mac.addr = alloca ptr, align 8
  store ptr %mac, ptr %mac.addr, align 8
  %0 = load ptr, ptr %mac.addr, align 8
  %arrayidx = getelementptr i32, ptr %0, i64 0
  %1 = load i32, ptr %arrayidx, align 4
  %and = and i32 %1, 1073741824
  %cmp = icmp ne i32 %and, 0
  %conv = zext i1 %cmp to i32
  ret i32 %conv
}

; Function Attrs: nounwind sspstrong uwtable
define internal void @e1000e_rss_parse_packet(ptr noundef %core, ptr noundef %pkt, ptr noundef %info) #0 {
entry:
  %core.addr = alloca ptr, align 8
  %pkt.addr = alloca ptr, align 8
  %info.addr = alloca ptr, align 8
  store ptr %core, ptr %core.addr, align 8
  store ptr %pkt, ptr %pkt.addr, align 8
  store ptr %info, ptr %info.addr, align 8
  call void @trace_e1000e_rx_rss_started()
  %0 = load ptr, ptr %core.addr, align 8
  %call = call zeroext i1 @e1000e_rss_enabled(ptr noundef %0)
  br i1 %call, label %if.end, label %if.then

if.then:                                          ; preds = %entry
  %1 = load ptr, ptr %info.addr, align 8
  %enabled = getelementptr inbounds %struct.E1000E_RSSInfo_st, ptr %1, i32 0, i32 0
  store i8 0, ptr %enabled, align 4
  %2 = load ptr, ptr %info.addr, align 8
  %hash = getelementptr inbounds %struct.E1000E_RSSInfo_st, ptr %2, i32 0, i32 1
  store i32 0, ptr %hash, align 4
  %3 = load ptr, ptr %info.addr, align 8
  %queue = getelementptr inbounds %struct.E1000E_RSSInfo_st, ptr %3, i32 0, i32 2
  store i32 0, ptr %queue, align 4
  %4 = load ptr, ptr %info.addr, align 8
  %type = getelementptr inbounds %struct.E1000E_RSSInfo_st, ptr %4, i32 0, i32 3
  store i32 0, ptr %type, align 4
  call void @trace_e1000e_rx_rss_disabled()
  br label %return

if.end:                                           ; preds = %entry
  %5 = load ptr, ptr %info.addr, align 8
  %enabled1 = getelementptr inbounds %struct.E1000E_RSSInfo_st, ptr %5, i32 0, i32 0
  store i8 1, ptr %enabled1, align 4
  %6 = load ptr, ptr %core.addr, align 8
  %7 = load ptr, ptr %pkt.addr, align 8
  %call2 = call i32 @e1000e_rss_get_hash_type(ptr noundef %6, ptr noundef %7)
  %8 = load ptr, ptr %info.addr, align 8
  %type3 = getelementptr inbounds %struct.E1000E_RSSInfo_st, ptr %8, i32 0, i32 3
  store i32 %call2, ptr %type3, align 4
  %9 = load ptr, ptr %info.addr, align 8
  %type4 = getelementptr inbounds %struct.E1000E_RSSInfo_st, ptr %9, i32 0, i32 3
  %10 = load i32, ptr %type4, align 4
  call void @trace_e1000e_rx_rss_type(i32 noundef %10)
  %11 = load ptr, ptr %info.addr, align 8
  %type5 = getelementptr inbounds %struct.E1000E_RSSInfo_st, ptr %11, i32 0, i32 3
  %12 = load i32, ptr %type5, align 4
  %cmp = icmp eq i32 %12, 0
  br i1 %cmp, label %if.then6, label %if.end9

if.then6:                                         ; preds = %if.end
  %13 = load ptr, ptr %info.addr, align 8
  %hash7 = getelementptr inbounds %struct.E1000E_RSSInfo_st, ptr %13, i32 0, i32 1
  store i32 0, ptr %hash7, align 4
  %14 = load ptr, ptr %info.addr, align 8
  %queue8 = getelementptr inbounds %struct.E1000E_RSSInfo_st, ptr %14, i32 0, i32 2
  store i32 0, ptr %queue8, align 4
  br label %return

if.end9:                                          ; preds = %if.end
  %15 = load ptr, ptr %core.addr, align 8
  %16 = load ptr, ptr %pkt.addr, align 8
  %17 = load ptr, ptr %info.addr, align 8
  %call10 = call i32 @e1000e_rss_calc_hash(ptr noundef %15, ptr noundef %16, ptr noundef %17)
  %18 = load ptr, ptr %info.addr, align 8
  %hash11 = getelementptr inbounds %struct.E1000E_RSSInfo_st, ptr %18, i32 0, i32 1
  store i32 %call10, ptr %hash11, align 4
  %19 = load ptr, ptr %core.addr, align 8
  %mac = getelementptr inbounds %struct.E1000Core, ptr %19, i32 0, i32 0
  %arrayidx = getelementptr [32768 x i32], ptr %mac, i64 0, i64 5888
  %20 = load ptr, ptr %info.addr, align 8
  %hash12 = getelementptr inbounds %struct.E1000E_RSSInfo_st, ptr %20, i32 0, i32 1
  %21 = load i32, ptr %hash12, align 4
  %conv = zext i32 %21 to i64
  %and = and i64 %conv, 127
  %arrayidx13 = getelementptr i8, ptr %arrayidx, i64 %and
  %22 = load i8, ptr %arrayidx13, align 1
  %conv14 = zext i8 %22 to i64
  %and15 = and i64 %conv14, 128
  %shr = lshr i64 %and15, 7
  %conv16 = trunc i64 %shr to i32
  %23 = load ptr, ptr %info.addr, align 8
  %queue17 = getelementptr inbounds %struct.E1000E_RSSInfo_st, ptr %23, i32 0, i32 2
  store i32 %conv16, ptr %queue17, align 4
  br label %return

return:                                           ; preds = %if.end9, %if.then6, %if.then
  ret void
}

declare i64 @net_rx_pkt_get_total_len(ptr noundef) #1

; Function Attrs: nounwind sspstrong uwtable
define internal i32 @e1000x_fcs_len(ptr noundef %mac) #0 {
entry:
  %mac.addr = alloca ptr, align 8
  store ptr %mac, ptr %mac.addr, align 8
  %0 = load ptr, ptr %mac.addr, align 8
  %arrayidx = getelementptr i32, ptr %0, i64 64
  %1 = load i32, ptr %arrayidx, align 4
  %and = and i32 %1, 67108864
  %tobool = icmp ne i32 %and, 0
  %cond = select i1 %tobool, i32 0, i32 4
  ret i32 %cond
}

; Function Attrs: nounwind sspstrong uwtable
define internal void @e1000e_rx_fix_l4_csum(ptr noundef %core, ptr noundef %pkt) #0 {
entry:
  %core.addr = alloca ptr, align 8
  %pkt.addr = alloca ptr, align 8
  %vhdr = alloca ptr, align 8
  store ptr %core, ptr %core.addr, align 8
  store ptr %pkt, ptr %pkt.addr, align 8
  %0 = load ptr, ptr %pkt.addr, align 8
  %call = call ptr @net_rx_pkt_get_vhdr(ptr noundef %0)
  store ptr %call, ptr %vhdr, align 8
  %1 = load ptr, ptr %vhdr, align 8
  %flags = getelementptr inbounds %struct.virtio_net_hdr, ptr %1, i32 0, i32 0
  %2 = load i8, ptr %flags, align 2
  %conv = zext i8 %2 to i32
  %and = and i32 %conv, 1
  %tobool = icmp ne i32 %and, 0
  br i1 %tobool, label %if.then, label %if.end

if.then:                                          ; preds = %entry
  %3 = load ptr, ptr %pkt.addr, align 8
  %call1 = call zeroext i1 @net_rx_pkt_fix_l4_csum(ptr noundef %3)
  br label %if.end

if.end:                                           ; preds = %if.then, %entry
  ret void
}

; Function Attrs: nounwind sspstrong uwtable
define internal void @e1000e_write_packet_to_guest(ptr noundef %core, ptr noundef %pkt, ptr noundef %rxr, ptr noundef %rss_info) #0 {
entry:
  %core.addr = alloca ptr, align 8
  %pkt.addr = alloca ptr, align 8
  %rxr.addr = alloca ptr, align 8
  %rss_info.addr = alloca ptr, align 8
  %d = alloca ptr, align 8
  %base = alloca i64, align 8
  %desc = alloca %union.e1000_rx_desc_union, align 8
  %desc_size = alloca i64, align 8
  %desc_offset = alloca i64, align 8
  %iov_ofs = alloca i64, align 8
  %iov = alloca ptr, align 8
  %size = alloca i64, align 8
  %total_size = alloca i64, align 8
  %rxi = alloca ptr, align 8
  %ps_hdr_len = alloca i64, align 8
  %do_ps = alloca i8, align 1
  %is_first = alloca i8, align 1
  %ba = alloca [4 x i64], align 16
  %bastate = alloca %struct.E1000EBAState, align 2
  %is_last = alloca i8, align 1
  %iov_copy = alloca i64, align 8
  %copy_size = alloca i64, align 8
  %ps_hdr_copied = alloca i64, align 8
  %_a9 = alloca i64, align 8
  %_b10 = alloca i64, align 8
  %tmp = alloca i64, align 8
  %_a11 = alloca i64, align 8
  %_b12 = alloca i64, align 8
  %tmp55 = alloca i64, align 8
  store ptr %core, ptr %core.addr, align 8
  store ptr %pkt, ptr %pkt.addr, align 8
  store ptr %rxr, ptr %rxr.addr, align 8
  store ptr %rss_info, ptr %rss_info.addr, align 8
  %0 = load ptr, ptr %core.addr, align 8
  %owner = getelementptr inbounds %struct.E1000Core, ptr %0, i32 0, i32 26
  %1 = load ptr, ptr %owner, align 8
  store ptr %1, ptr %d, align 8
  store i64 0, ptr %desc_offset, align 8
  store i64 0, ptr %iov_ofs, align 8
  %2 = load ptr, ptr %pkt.addr, align 8
  %call = call ptr @net_rx_pkt_get_iovec(ptr noundef %2)
  store ptr %call, ptr %iov, align 8
  %3 = load ptr, ptr %pkt.addr, align 8
  %call1 = call i64 @net_rx_pkt_get_total_len(ptr noundef %3)
  store i64 %call1, ptr %size, align 8
  %4 = load i64, ptr %size, align 8
  %5 = load ptr, ptr %core.addr, align 8
  %mac = getelementptr inbounds %struct.E1000Core, ptr %5, i32 0, i32 0
  %arraydecay = getelementptr inbounds [32768 x i32], ptr %mac, i64 0, i64 0
  %call2 = call i32 @e1000x_fcs_len(ptr noundef %arraydecay)
  %conv = sext i32 %call2 to i64
  %add = add i64 %4, %conv
  store i64 %add, ptr %total_size, align 8
  store i64 0, ptr %ps_hdr_len, align 8
  %6 = load ptr, ptr %core.addr, align 8
  %7 = load ptr, ptr %pkt.addr, align 8
  %call3 = call zeroext i1 @e1000e_do_ps(ptr noundef %6, ptr noundef %7, ptr noundef %ps_hdr_len)
  %frombool = zext i1 %call3 to i8
  store i8 %frombool, ptr %do_ps, align 1
  store i8 1, ptr %is_first, align 1
  %8 = load ptr, ptr %rxr.addr, align 8
  %i = getelementptr inbounds %struct.E1000E_RxRing_st, ptr %8, i32 0, i32 0
  %9 = load ptr, ptr %i, align 8
  store ptr %9, ptr %rxi, align 8
  br label %do.body

do.body:                                          ; preds = %do.cond106, %entry
  call void @llvm.memset.p0.i64(ptr align 2 %bastate, i8 0, i64 10, i1 false)
  store i8 0, ptr %is_last, align 1
  %10 = load i64, ptr %total_size, align 8
  %11 = load i64, ptr %desc_offset, align 8
  %sub = sub i64 %10, %11
  store i64 %sub, ptr %desc_size, align 8
  %12 = load i64, ptr %desc_size, align 8
  %13 = load ptr, ptr %core.addr, align 8
  %rx_desc_buf_size = getelementptr inbounds %struct.E1000Core, ptr %13, i32 0, i32 4
  %14 = load i32, ptr %rx_desc_buf_size, align 8
  %conv4 = zext i32 %14 to i64
  %cmp = icmp ugt i64 %12, %conv4
  br i1 %cmp, label %if.then, label %if.end

if.then:                                          ; preds = %do.body
  %15 = load ptr, ptr %core.addr, align 8
  %rx_desc_buf_size6 = getelementptr inbounds %struct.E1000Core, ptr %15, i32 0, i32 4
  %16 = load i32, ptr %rx_desc_buf_size6, align 8
  %conv7 = zext i32 %16 to i64
  store i64 %conv7, ptr %desc_size, align 8
  br label %if.end

if.end:                                           ; preds = %if.then, %do.body
  %17 = load ptr, ptr %core.addr, align 8
  %18 = load ptr, ptr %rxi, align 8
  %call8 = call zeroext i1 @e1000e_ring_empty(ptr noundef %17, ptr noundef %18)
  br i1 %call8, label %if.then9, label %if.end10

if.then9:                                         ; preds = %if.end
  br label %return

if.end10:                                         ; preds = %if.end
  %19 = load ptr, ptr %core.addr, align 8
  %20 = load ptr, ptr %rxi, align 8
  %call11 = call i64 @e1000e_ring_head_descr(ptr noundef %19, ptr noundef %20)
  store i64 %call11, ptr %base, align 8
  %21 = load ptr, ptr %d, align 8
  %22 = load i64, ptr %base, align 8
  %23 = load ptr, ptr %core.addr, align 8
  %rx_desc_len = getelementptr inbounds %struct.E1000Core, ptr %23, i32 0, i32 6
  %24 = load i8, ptr %rx_desc_len, align 8
  %conv12 = zext i8 %24 to i64
  %call13 = call i32 @pci_dma_read(ptr noundef %21, i64 noundef %22, ptr noundef %desc, i64 noundef %conv12)
  %25 = load ptr, ptr %rxi, align 8
  %idx = getelementptr inbounds %struct.E1000ERingInfo, ptr %25, i32 0, i32 5
  %26 = load i32, ptr %idx, align 4
  %27 = load i64, ptr %base, align 8
  %28 = load ptr, ptr %core.addr, align 8
  %rx_desc_len14 = getelementptr inbounds %struct.E1000Core, ptr %28, i32 0, i32 6
  %29 = load i8, ptr %rx_desc_len14, align 8
  call void @trace_e1000e_rx_descr(i32 noundef %26, i64 noundef %27, i8 noundef zeroext %29)
  %30 = load ptr, ptr %core.addr, align 8
  %arraydecay15 = getelementptr inbounds [4 x i64], ptr %ba, i64 0, i64 0
  call void @e1000e_read_rx_descr(ptr noundef %30, ptr noundef %desc, ptr noundef %arraydecay15)
  %arrayidx = getelementptr [4 x i64], ptr %ba, i64 0, i64 0
  %31 = load i64, ptr %arrayidx, align 16
  %tobool = icmp ne i64 %31, 0
  br i1 %tobool, label %if.then16, label %if.else83

if.then16:                                        ; preds = %if.end10
  %32 = load i64, ptr %desc_offset, align 8
  %33 = load i64, ptr %size, align 8
  %cmp17 = icmp ult i64 %32, %33
  br i1 %cmp17, label %if.then19, label %if.end82

if.then19:                                        ; preds = %if.then16
  %34 = load i64, ptr %size, align 8
  %35 = load i64, ptr %desc_offset, align 8
  %sub20 = sub i64 %34, %35
  store i64 %sub20, ptr %copy_size, align 8
  %36 = load i64, ptr %copy_size, align 8
  %37 = load ptr, ptr %core.addr, align 8
  %rx_desc_buf_size21 = getelementptr inbounds %struct.E1000Core, ptr %37, i32 0, i32 4
  %38 = load i32, ptr %rx_desc_buf_size21, align 8
  %conv22 = zext i32 %38 to i64
  %cmp23 = icmp ugt i64 %36, %conv22
  br i1 %cmp23, label %if.then25, label %if.end28

if.then25:                                        ; preds = %if.then19
  %39 = load ptr, ptr %core.addr, align 8
  %rx_desc_buf_size26 = getelementptr inbounds %struct.E1000Core, ptr %39, i32 0, i32 4
  %40 = load i32, ptr %rx_desc_buf_size26, align 8
  %conv27 = zext i32 %40 to i64
  store i64 %conv27, ptr %copy_size, align 8
  br label %if.end28

if.end28:                                         ; preds = %if.then25, %if.then19
  %41 = load i8, ptr %do_ps, align 1
  %tobool29 = trunc i8 %41 to i1
  br i1 %tobool29, label %if.then30, label %if.end51

if.then30:                                        ; preds = %if.end28
  %42 = load i8, ptr %is_first, align 1
  %tobool31 = trunc i8 %42 to i1
  br i1 %tobool31, label %if.then32, label %if.else

if.then32:                                        ; preds = %if.then30
  store i64 0, ptr %ps_hdr_copied, align 8
  br label %do.body33

do.body33:                                        ; preds = %do.cond, %if.then32
  %43 = load i64, ptr %ps_hdr_len, align 8
  %44 = load i64, ptr %ps_hdr_copied, align 8
  %sub34 = sub i64 %43, %44
  store i64 %sub34, ptr %_a9, align 8
  %45 = load ptr, ptr %iov, align 8
  %iov_len = getelementptr inbounds %struct.iovec, ptr %45, i32 0, i32 1
  %46 = load i64, ptr %iov_len, align 8
  %47 = load i64, ptr %iov_ofs, align 8
  %sub35 = sub i64 %46, %47
  store i64 %sub35, ptr %_b10, align 8
  %48 = load i64, ptr %_a9, align 8
  %49 = load i64, ptr %_b10, align 8
  %cmp36 = icmp ult i64 %48, %49
  br i1 %cmp36, label %cond.true, label %cond.false

cond.true:                                        ; preds = %do.body33
  %50 = load i64, ptr %_a9, align 8
  br label %cond.end

cond.false:                                       ; preds = %do.body33
  %51 = load i64, ptr %_b10, align 8
  br label %cond.end

cond.end:                                         ; preds = %cond.false, %cond.true
  %cond = phi i64 [ %50, %cond.true ], [ %51, %cond.false ]
  store i64 %cond, ptr %tmp, align 8
  %52 = load i64, ptr %tmp, align 8
  store i64 %52, ptr %iov_copy, align 8
  %53 = load ptr, ptr %core.addr, align 8
  %arraydecay38 = getelementptr inbounds [4 x i64], ptr %ba, i64 0, i64 0
  %54 = load ptr, ptr %iov, align 8
  %iov_base = getelementptr inbounds %struct.iovec, ptr %54, i32 0, i32 0
  %55 = load ptr, ptr %iov_base, align 8
  %56 = load i64, ptr %iov_copy, align 8
  call void @e1000e_write_hdr_frag_to_rx_buffers(ptr noundef %53, ptr noundef %arraydecay38, ptr noundef %bastate, ptr noundef %55, i64 noundef %56)
  %57 = load i64, ptr %iov_copy, align 8
  %58 = load i64, ptr %copy_size, align 8
  %sub39 = sub i64 %58, %57
  store i64 %sub39, ptr %copy_size, align 8
  %59 = load i64, ptr %iov_copy, align 8
  %60 = load i64, ptr %ps_hdr_copied, align 8
  %add40 = add i64 %60, %59
  store i64 %add40, ptr %ps_hdr_copied, align 8
  %61 = load i64, ptr %iov_copy, align 8
  %62 = load i64, ptr %iov_ofs, align 8
  %add41 = add i64 %62, %61
  store i64 %add41, ptr %iov_ofs, align 8
  %63 = load i64, ptr %iov_ofs, align 8
  %64 = load ptr, ptr %iov, align 8
  %iov_len42 = getelementptr inbounds %struct.iovec, ptr %64, i32 0, i32 1
  %65 = load i64, ptr %iov_len42, align 8
  %cmp43 = icmp eq i64 %63, %65
  br i1 %cmp43, label %if.then45, label %if.end46

if.then45:                                        ; preds = %cond.end
  %66 = load ptr, ptr %iov, align 8
  %incdec.ptr = getelementptr %struct.iovec, ptr %66, i32 1
  store ptr %incdec.ptr, ptr %iov, align 8
  store i64 0, ptr %iov_ofs, align 8
  br label %if.end46

if.end46:                                         ; preds = %if.then45, %cond.end
  br label %do.cond

do.cond:                                          ; preds = %if.end46
  %67 = load i64, ptr %ps_hdr_copied, align 8
  %68 = load i64, ptr %ps_hdr_len, align 8
  %cmp47 = icmp ult i64 %67, %68
  br i1 %cmp47, label %do.body33, label %do.end, !llvm.loop !14

do.end:                                           ; preds = %do.cond
  store i8 0, ptr %is_first, align 1
  br label %if.end50

if.else:                                          ; preds = %if.then30
  %69 = load ptr, ptr %core.addr, align 8
  %arraydecay49 = getelementptr inbounds [4 x i64], ptr %ba, i64 0, i64 0
  call void @e1000e_write_hdr_frag_to_rx_buffers(ptr noundef %69, ptr noundef %arraydecay49, ptr noundef %bastate, ptr noundef null, i64 noundef 0)
  br label %if.end50

if.end50:                                         ; preds = %if.else, %do.end
  br label %if.end51

if.end51:                                         ; preds = %if.end50, %if.end28
  br label %while.cond

while.cond:                                       ; preds = %if.end71, %if.end51
  %70 = load i64, ptr %copy_size, align 8
  %tobool52 = icmp ne i64 %70, 0
  br i1 %tobool52, label %while.body, label %while.end

while.body:                                       ; preds = %while.cond
  %71 = load i64, ptr %copy_size, align 8
  store i64 %71, ptr %_a11, align 8
  %72 = load ptr, ptr %iov, align 8
  %iov_len53 = getelementptr inbounds %struct.iovec, ptr %72, i32 0, i32 1
  %73 = load i64, ptr %iov_len53, align 8
  %74 = load i64, ptr %iov_ofs, align 8
  %sub54 = sub i64 %73, %74
  store i64 %sub54, ptr %_b12, align 8
  %75 = load i64, ptr %_a11, align 8
  %76 = load i64, ptr %_b12, align 8
  %cmp56 = icmp ult i64 %75, %76
  br i1 %cmp56, label %cond.true58, label %cond.false59

cond.true58:                                      ; preds = %while.body
  %77 = load i64, ptr %_a11, align 8
  br label %cond.end60

cond.false59:                                     ; preds = %while.body
  %78 = load i64, ptr %_b12, align 8
  br label %cond.end60

cond.end60:                                       ; preds = %cond.false59, %cond.true58
  %cond61 = phi i64 [ %77, %cond.true58 ], [ %78, %cond.false59 ]
  store i64 %cond61, ptr %tmp55, align 8
  %79 = load i64, ptr %tmp55, align 8
  store i64 %79, ptr %iov_copy, align 8
  %80 = load ptr, ptr %core.addr, align 8
  %arraydecay62 = getelementptr inbounds [4 x i64], ptr %ba, i64 0, i64 0
  %81 = load ptr, ptr %iov, align 8
  %iov_base63 = getelementptr inbounds %struct.iovec, ptr %81, i32 0, i32 0
  %82 = load ptr, ptr %iov_base63, align 8
  %83 = load i64, ptr %iov_ofs, align 8
  %add.ptr = getelementptr i8, ptr %82, i64 %83
  %84 = load i64, ptr %iov_copy, align 8
  call void @e1000e_write_payload_frag_to_rx_buffers(ptr noundef %80, ptr noundef %arraydecay62, ptr noundef %bastate, ptr noundef %add.ptr, i64 noundef %84)
  %85 = load i64, ptr %iov_copy, align 8
  %86 = load i64, ptr %copy_size, align 8
  %sub64 = sub i64 %86, %85
  store i64 %sub64, ptr %copy_size, align 8
  %87 = load i64, ptr %iov_copy, align 8
  %88 = load i64, ptr %iov_ofs, align 8
  %add65 = add i64 %88, %87
  store i64 %add65, ptr %iov_ofs, align 8
  %89 = load i64, ptr %iov_ofs, align 8
  %90 = load ptr, ptr %iov, align 8
  %iov_len66 = getelementptr inbounds %struct.iovec, ptr %90, i32 0, i32 1
  %91 = load i64, ptr %iov_len66, align 8
  %cmp67 = icmp eq i64 %89, %91
  br i1 %cmp67, label %if.then69, label %if.end71

if.then69:                                        ; preds = %cond.end60
  %92 = load ptr, ptr %iov, align 8
  %incdec.ptr70 = getelementptr %struct.iovec, ptr %92, i32 1
  store ptr %incdec.ptr70, ptr %iov, align 8
  store i64 0, ptr %iov_ofs, align 8
  br label %if.end71

if.end71:                                         ; preds = %if.then69, %cond.end60
  br label %while.cond, !llvm.loop !15

while.end:                                        ; preds = %while.cond
  %93 = load i64, ptr %desc_offset, align 8
  %94 = load i64, ptr %desc_size, align 8
  %add72 = add i64 %93, %94
  %95 = load i64, ptr %total_size, align 8
  %cmp73 = icmp uge i64 %add72, %95
  br i1 %cmp73, label %if.then75, label %if.end81

if.then75:                                        ; preds = %while.end
  %96 = load ptr, ptr %core.addr, align 8
  %arraydecay76 = getelementptr inbounds [4 x i64], ptr %ba, i64 0, i64 0
  %97 = load ptr, ptr %core.addr, align 8
  %mac77 = getelementptr inbounds %struct.E1000Core, ptr %97, i32 0, i32 0
  %arraydecay78 = getelementptr inbounds [32768 x i32], ptr %mac77, i64 0, i64 0
  %call79 = call i32 @e1000x_fcs_len(ptr noundef %arraydecay78)
  %conv80 = sext i32 %call79 to i64
  call void @e1000e_write_payload_frag_to_rx_buffers(ptr noundef %96, ptr noundef %arraydecay76, ptr noundef %bastate, ptr noundef @e1000e_write_packet_to_guest.fcs_pad, i64 noundef %conv80)
  br label %if.end81

if.end81:                                         ; preds = %if.then75, %while.end
  br label %if.end82

if.end82:                                         ; preds = %if.end81, %if.then16
  br label %if.end84

if.else83:                                        ; preds = %if.end10
  call void @trace_e1000e_rx_null_descriptor()
  br label %if.end84

if.end84:                                         ; preds = %if.else83, %if.end82
  %98 = load i64, ptr %desc_size, align 8
  %99 = load i64, ptr %desc_offset, align 8
  %add85 = add i64 %99, %98
  store i64 %add85, ptr %desc_offset, align 8
  %100 = load i64, ptr %desc_offset, align 8
  %101 = load i64, ptr %total_size, align 8
  %cmp86 = icmp uge i64 %100, %101
  br i1 %cmp86, label %if.then88, label %if.end89

if.then88:                                        ; preds = %if.end84
  store i8 1, ptr %is_last, align 1
  br label %if.end89

if.end89:                                         ; preds = %if.then88, %if.end84
  %102 = load ptr, ptr %core.addr, align 8
  %103 = load i8, ptr %is_last, align 1
  %tobool90 = trunc i8 %103 to i1
  br i1 %tobool90, label %cond.true92, label %cond.false93

cond.true92:                                      ; preds = %if.end89
  %104 = load ptr, ptr %core.addr, align 8
  %rx_pkt = getelementptr inbounds %struct.E1000Core, ptr %104, i32 0, i32 9
  %105 = load ptr, ptr %rx_pkt, align 8
  br label %cond.end94

cond.false93:                                     ; preds = %if.end89
  br label %cond.end94

cond.end94:                                       ; preds = %cond.false93, %cond.true92
  %cond95 = phi ptr [ %105, %cond.true92 ], [ null, %cond.false93 ]
  %106 = load ptr, ptr %rss_info.addr, align 8
  %107 = load i8, ptr %do_ps, align 1
  %tobool96 = trunc i8 %107 to i1
  br i1 %tobool96, label %cond.true98, label %cond.false99

cond.true98:                                      ; preds = %cond.end94
  %108 = load i64, ptr %ps_hdr_len, align 8
  br label %cond.end100

cond.false99:                                     ; preds = %cond.end94
  br label %cond.end100

cond.end100:                                      ; preds = %cond.false99, %cond.true98
  %cond101 = phi i64 [ %108, %cond.true98 ], [ 0, %cond.false99 ]
  %written = getelementptr inbounds %struct.E1000EBAState, ptr %bastate, i32 0, i32 0
  call void @e1000e_write_rx_descr(ptr noundef %102, ptr noundef %desc, ptr noundef %cond95, ptr noundef %106, i64 noundef %cond101, ptr noundef %written)
  %109 = load ptr, ptr %core.addr, align 8
  %110 = load i64, ptr %base, align 8
  %111 = load ptr, ptr %core.addr, align 8
  %rx_desc_len102 = getelementptr inbounds %struct.E1000Core, ptr %111, i32 0, i32 6
  %112 = load i8, ptr %rx_desc_len102, align 8
  %conv103 = zext i8 %112 to i64
  call void @e1000e_pci_dma_write_rx_desc(ptr noundef %109, i64 noundef %110, ptr noundef %desc, i64 noundef %conv103)
  %113 = load ptr, ptr %core.addr, align 8
  %114 = load ptr, ptr %rxi, align 8
  %115 = load ptr, ptr %core.addr, align 8
  %rx_desc_len104 = getelementptr inbounds %struct.E1000Core, ptr %115, i32 0, i32 6
  %116 = load i8, ptr %rx_desc_len104, align 8
  %conv105 = zext i8 %116 to i32
  %div = sdiv i32 %conv105, 16
  call void @e1000e_ring_advance(ptr noundef %113, ptr noundef %114, i32 noundef %div)
  br label %do.cond106

do.cond106:                                       ; preds = %cond.end100
  %117 = load i64, ptr %desc_offset, align 8
  %118 = load i64, ptr %total_size, align 8
  %cmp107 = icmp ult i64 %117, %118
  br i1 %cmp107, label %do.body, label %do.end109, !llvm.loop !16

do.end109:                                        ; preds = %do.cond106
  %119 = load ptr, ptr %core.addr, align 8
  %120 = load i64, ptr %size, align 8
  %121 = load i64, ptr %total_size, align 8
  call void @e1000e_update_rx_stats(ptr noundef %119, i64 noundef %120, i64 noundef %121)
  br label %return

return:                                           ; preds = %do.end109, %if.then9
  ret void
}

; Function Attrs: nounwind sspstrong uwtable
define internal zeroext i1 @e1000e_is_tcp_ack(ptr noundef %core, ptr noundef %rx_pkt) #0 {
entry:
  %retval = alloca i1, align 1
  %core.addr = alloca ptr, align 8
  %rx_pkt.addr = alloca ptr, align 8
  store ptr %core, ptr %core.addr, align 8
  store ptr %rx_pkt, ptr %rx_pkt.addr, align 8
  %0 = load ptr, ptr %rx_pkt.addr, align 8
  %call = call zeroext i1 @net_rx_pkt_is_tcp_ack(ptr noundef %0)
  br i1 %call, label %if.end, label %if.then

if.then:                                          ; preds = %entry
  store i1 false, ptr %retval, align 1
  br label %return

if.end:                                           ; preds = %entry
  %1 = load ptr, ptr %core.addr, align 8
  %mac = getelementptr inbounds %struct.E1000Core, ptr %1, i32 0, i32 0
  %arrayidx = getelementptr [32768 x i32], ptr %mac, i64 0, i64 5122
  %2 = load i32, ptr %arrayidx, align 8
  %and = and i32 %2, 8192
  %tobool = icmp ne i32 %and, 0
  br i1 %tobool, label %if.then1, label %if.end3

if.then1:                                         ; preds = %if.end
  %3 = load ptr, ptr %rx_pkt.addr, align 8
  %call2 = call zeroext i1 @net_rx_pkt_has_tcp_data(ptr noundef %3)
  %lnot = xor i1 %call2, true
  store i1 %lnot, ptr %retval, align 1
  br label %return

if.end3:                                          ; preds = %if.end
  store i1 true, ptr %retval, align 1
  br label %return

return:                                           ; preds = %if.end3, %if.then1, %if.then
  %4 = load i1, ptr %retval, align 1
  ret i1 %4
}

; Function Attrs: nounwind sspstrong uwtable
define internal zeroext i1 @e1000e_rx_descr_threshold_hit(ptr noundef %core, ptr noundef %rxi) #0 {
entry:
  %core.addr = alloca ptr, align 8
  %rxi.addr = alloca ptr, align 8
  store ptr %core, ptr %core.addr, align 8
  store ptr %rxi, ptr %rxi.addr, align 8
  %0 = load ptr, ptr %core.addr, align 8
  %1 = load ptr, ptr %rxi.addr, align 8
  %call = call i32 @e1000e_ring_free_descr_num(ptr noundef %0, ptr noundef %1)
  %2 = load ptr, ptr %core.addr, align 8
  %3 = load ptr, ptr %rxi.addr, align 8
  %call1 = call i32 @e1000e_ring_len(ptr noundef %2, ptr noundef %3)
  %4 = load ptr, ptr %core.addr, align 8
  %rxbuf_min_shift = getelementptr inbounds %struct.E1000Core, ptr %4, i32 0, i32 5
  %5 = load i32, ptr %rxbuf_min_shift, align 4
  %shr = lshr i32 %call1, %5
  %cmp = icmp eq i32 %call, %shr
  ret i1 %cmp
}

; Function Attrs: nounwind sspstrong uwtable
define internal i32 @e1000e_rx_wb_interrupt_cause(ptr noundef %core, i32 noundef %queue_idx, i1 noundef zeroext %min_threshold_hit) #0 {
entry:
  %retval = alloca i32, align 4
  %core.addr = alloca ptr, align 8
  %queue_idx.addr = alloca i32, align 4
  %min_threshold_hit.addr = alloca i8, align 1
  store ptr %core, ptr %core.addr, align 8
  store i32 %queue_idx, ptr %queue_idx.addr, align 4
  %frombool = zext i1 %min_threshold_hit to i8
  store i8 %frombool, ptr %min_threshold_hit.addr, align 1
  %0 = load ptr, ptr %core.addr, align 8
  %owner = getelementptr inbounds %struct.E1000Core, ptr %0, i32 0, i32 26
  %1 = load ptr, ptr %owner, align 8
  %call = call i32 @msix_enabled(ptr noundef %1)
  %tobool = icmp ne i32 %call, 0
  br i1 %tobool, label %if.end, label %if.then

if.then:                                          ; preds = %entry
  %2 = load i8, ptr %min_threshold_hit.addr, align 1
  %tobool1 = trunc i8 %2 to i1
  %cond = select i1 %tobool1, i32 16, i32 0
  %or = or i32 128, %cond
  store i32 %or, ptr %retval, align 4
  br label %return

if.end:                                           ; preds = %entry
  %3 = load i32, ptr %queue_idx.addr, align 4
  %cmp = icmp eq i32 %3, 0
  %cond2 = select i1 %cmp, i32 1048576, i32 2097152
  store i32 %cond2, ptr %retval, align 4
  br label %return

return:                                           ; preds = %if.end, %if.then
  %4 = load i32, ptr %retval, align 4
  ret i32 %4
}

; Function Attrs: nounwind sspstrong uwtable
define internal void @trace_e1000e_rx_written_to_guest(i32 noundef %queue_idx) #0 {
entry:
  %queue_idx.addr = alloca i32, align 4
  store i32 %queue_idx, ptr %queue_idx.addr, align 4
  %0 = load i32, ptr %queue_idx.addr, align 4
  call void @_nocheck__trace_e1000e_rx_written_to_guest(i32 noundef %0)
  ret void
}

; Function Attrs: nounwind sspstrong uwtable
define internal void @trace_e1000e_rx_not_written_to_guest(i32 noundef %queue_idx) #0 {
entry:
  %queue_idx.addr = alloca i32, align 4
  store i32 %queue_idx, ptr %queue_idx.addr, align 4
  %0 = load i32, ptr %queue_idx.addr, align 4
  call void @_nocheck__trace_e1000e_rx_not_written_to_guest(i32 noundef %0)
  ret void
}

; Function Attrs: nounwind sspstrong uwtable
define internal zeroext i1 @e1000e_intrmgr_delay_rx_causes(ptr noundef %core, ptr noundef %causes) #0 {
entry:
  %retval = alloca i1, align 1
  %core.addr = alloca ptr, align 8
  %causes.addr = alloca ptr, align 8
  %delayable_causes = alloca i32, align 4
  %rdtr = alloca i32, align 4
  %radv = alloca i32, align 4
  %raid = alloca i32, align 4
  store ptr %core, ptr %core.addr, align 8
  store ptr %causes, ptr %causes.addr, align 8
  %0 = load ptr, ptr %core.addr, align 8
  %mac = getelementptr inbounds %struct.E1000Core, ptr %0, i32 0, i32 0
  %arrayidx = getelementptr [32768 x i32], ptr %mac, i64 0, i64 2568
  %1 = load i32, ptr %arrayidx, align 8
  store i32 %1, ptr %rdtr, align 4
  %2 = load ptr, ptr %core.addr, align 8
  %mac1 = getelementptr inbounds %struct.E1000Core, ptr %2, i32 0, i32 0
  %arrayidx2 = getelementptr [32768 x i32], ptr %mac1, i64 0, i64 2571
  %3 = load i32, ptr %arrayidx2, align 4
  store i32 %3, ptr %radv, align 4
  %4 = load ptr, ptr %core.addr, align 8
  %mac3 = getelementptr inbounds %struct.E1000Core, ptr %4, i32 0, i32 0
  %arrayidx4 = getelementptr [32768 x i32], ptr %mac3, i64 0, i64 2818
  %5 = load i32, ptr %arrayidx4, align 8
  store i32 %5, ptr %raid, align 4
  %6 = load ptr, ptr %core.addr, align 8
  %owner = getelementptr inbounds %struct.E1000Core, ptr %6, i32 0, i32 26
  %7 = load ptr, ptr %owner, align 8
  %call = call i32 @msix_enabled(ptr noundef %7)
  %tobool = icmp ne i32 %call, 0
  br i1 %tobool, label %if.then, label %if.end

if.then:                                          ; preds = %entry
  store i1 false, ptr %retval, align 1
  br label %return

if.end:                                           ; preds = %entry
  store i32 3145856, ptr %delayable_causes, align 4
  %8 = load ptr, ptr %core.addr, align 8
  %mac5 = getelementptr inbounds %struct.E1000Core, ptr %8, i32 0, i32 0
  %arrayidx6 = getelementptr [32768 x i32], ptr %mac5, i64 0, i64 5122
  %9 = load i32, ptr %arrayidx6, align 8
  %and = and i32 %9, 4096
  %tobool7 = icmp ne i32 %and, 0
  br i1 %tobool7, label %if.end9, label %if.then8

if.then8:                                         ; preds = %if.end
  %10 = load i32, ptr %delayable_causes, align 4
  %or = or i32 %10, 131072
  store i32 %or, ptr %delayable_causes, align 4
  br label %if.end9

if.end9:                                          ; preds = %if.then8, %if.end
  %11 = load ptr, ptr %causes.addr, align 8
  %12 = load i32, ptr %11, align 4
  %13 = load i32, ptr %delayable_causes, align 4
  %and10 = and i32 %12, %13
  %14 = load ptr, ptr %core.addr, align 8
  %delayed_causes = getelementptr inbounds %struct.E1000Core, ptr %14, i32 0, i32 12
  %15 = load i32, ptr %delayed_causes, align 8
  %or11 = or i32 %15, %and10
  store i32 %or11, ptr %delayed_causes, align 8
  %16 = load i32, ptr %delayable_causes, align 4
  %not = xor i32 %16, -1
  %17 = load ptr, ptr %causes.addr, align 8
  %18 = load i32, ptr %17, align 4
  %and12 = and i32 %18, %not
  store i32 %and12, ptr %17, align 4
  %19 = load i32, ptr %rdtr, align 4
  %cmp = icmp eq i32 %19, 0
  br i1 %cmp, label %if.then14, label %lor.lhs.false

lor.lhs.false:                                    ; preds = %if.end9
  %20 = load ptr, ptr %causes.addr, align 8
  %21 = load i32, ptr %20, align 4
  %cmp13 = icmp ne i32 %21, 0
  br i1 %cmp13, label %if.then14, label %if.end15

if.then14:                                        ; preds = %lor.lhs.false, %if.end9
  store i1 false, ptr %retval, align 1
  br label %return

if.end15:                                         ; preds = %lor.lhs.false
  %22 = load i32, ptr %raid, align 4
  %cmp16 = icmp eq i32 %22, 0
  br i1 %cmp16, label %land.lhs.true, label %if.end21

land.lhs.true:                                    ; preds = %if.end15
  %23 = load ptr, ptr %core.addr, align 8
  %delayed_causes17 = getelementptr inbounds %struct.E1000Core, ptr %23, i32 0, i32 12
  %24 = load i32, ptr %delayed_causes17, align 8
  %and18 = and i32 %24, 131072
  %tobool19 = icmp ne i32 %and18, 0
  br i1 %tobool19, label %if.then20, label %if.end21

if.then20:                                        ; preds = %land.lhs.true
  store i1 false, ptr %retval, align 1
  br label %return

if.end21:                                         ; preds = %land.lhs.true, %if.end15
  %25 = load ptr, ptr %core.addr, align 8
  %rdtr22 = getelementptr inbounds %struct.E1000Core, ptr %25, i32 0, i32 14
  call void @e1000e_intrmgr_rearm_timer(ptr noundef %rdtr22)
  %26 = load ptr, ptr %core.addr, align 8
  %radv23 = getelementptr inbounds %struct.E1000Core, ptr %26, i32 0, i32 13
  %running = getelementptr inbounds %struct.E1000IntrDelayTimer_st, ptr %radv23, i32 0, i32 1
  %27 = load i8, ptr %running, align 8
  %tobool24 = trunc i8 %27 to i1
  br i1 %tobool24, label %if.end29, label %land.lhs.true25

land.lhs.true25:                                  ; preds = %if.end21
  %28 = load i32, ptr %radv, align 4
  %cmp26 = icmp ne i32 %28, 0
  br i1 %cmp26, label %if.then27, label %if.end29

if.then27:                                        ; preds = %land.lhs.true25
  %29 = load ptr, ptr %core.addr, align 8
  %radv28 = getelementptr inbounds %struct.E1000Core, ptr %29, i32 0, i32 13
  call void @e1000e_intrmgr_rearm_timer(ptr noundef %radv28)
  br label %if.end29

if.end29:                                         ; preds = %if.then27, %land.lhs.true25, %if.end21
  %30 = load ptr, ptr %core.addr, align 8
  %raid30 = getelementptr inbounds %struct.E1000Core, ptr %30, i32 0, i32 15
  %running31 = getelementptr inbounds %struct.E1000IntrDelayTimer_st, ptr %raid30, i32 0, i32 1
  %31 = load i8, ptr %running31, align 8
  %tobool32 = trunc i8 %31 to i1
  br i1 %tobool32, label %if.end39, label %land.lhs.true33

land.lhs.true33:                                  ; preds = %if.end29
  %32 = load ptr, ptr %core.addr, align 8
  %delayed_causes34 = getelementptr inbounds %struct.E1000Core, ptr %32, i32 0, i32 12
  %33 = load i32, ptr %delayed_causes34, align 8
  %and35 = and i32 %33, 131072
  %tobool36 = icmp ne i32 %and35, 0
  br i1 %tobool36, label %if.then37, label %if.end39

if.then37:                                        ; preds = %land.lhs.true33
  %34 = load ptr, ptr %core.addr, align 8
  %raid38 = getelementptr inbounds %struct.E1000Core, ptr %34, i32 0, i32 15
  call void @e1000e_intrmgr_rearm_timer(ptr noundef %raid38)
  br label %if.end39

if.end39:                                         ; preds = %if.then37, %land.lhs.true33, %if.end29
  store i1 true, ptr %retval, align 1
  br label %return

return:                                           ; preds = %if.end39, %if.then20, %if.then14, %if.then
  %35 = load i1, ptr %retval, align 1
  ret i1 %35
}

; Function Attrs: nounwind sspstrong uwtable
define internal void @trace_e1000e_rx_interrupt_set(i32 noundef %causes) #0 {
entry:
  %causes.addr = alloca i32, align 4
  store i32 %causes, ptr %causes.addr, align 4
  %0 = load i32, ptr %causes.addr, align 4
  call void @_nocheck__trace_e1000e_rx_interrupt_set(i32 noundef %0)
  ret void
}

; Function Attrs: nounwind sspstrong uwtable
define internal void @trace_e1000e_rx_interrupt_delayed(i32 noundef %causes) #0 {
entry:
  %causes.addr = alloca i32, align 4
  store i32 %causes, ptr %causes.addr, align 4
  %0 = load i32, ptr %causes.addr, align 4
  call void @_nocheck__trace_e1000e_rx_interrupt_delayed(i32 noundef %0)
  ret void
}

; Function Attrs: nounwind sspstrong uwtable
define internal void @_nocheck__trace_e1000e_rx_receive_iov(i32 noundef %iovcnt) #0 {
entry:
  %iovcnt.addr = alloca i32, align 4
  %_now = alloca %struct.timeval, align 8
  store i32 %iovcnt, ptr %iovcnt.addr, align 4
  %0 = load i32, ptr @trace_events_enabled_count, align 4
  %tobool = icmp ne i32 %0, 0
  %lnot = xor i1 %tobool, true
  %lnot1 = xor i1 %lnot, true
  %lnot.ext = zext i1 %lnot1 to i32
  %conv = sext i32 %lnot.ext to i64
  %tobool2 = icmp ne i64 %conv, 0
  br i1 %tobool2, label %land.lhs.true, label %if.end11

land.lhs.true:                                    ; preds = %entry
  %1 = load i16, ptr @_TRACE_E1000E_RX_RECEIVE_IOV_DSTATE, align 2
  %conv3 = zext i16 %1 to i32
  %tobool4 = icmp ne i32 %conv3, 0
  br i1 %tobool4, label %land.lhs.true5, label %if.end11

land.lhs.true5:                                   ; preds = %land.lhs.true
  %call = call zeroext i1 @qemu_loglevel_mask(i32 noundef 32768)
  br i1 %call, label %if.then, label %if.end11

if.then:                                          ; preds = %land.lhs.true5
  %2 = load i8, ptr @message_with_timestamp, align 1
  %tobool7 = trunc i8 %2 to i1
  br i1 %tobool7, label %if.then8, label %if.else

if.then8:                                         ; preds = %if.then
  %call9 = call i32 @gettimeofday(ptr noundef %_now, ptr noundef null) #10
  %call10 = call i32 @qemu_get_thread_id()
  %tv_sec = getelementptr inbounds %struct.timeval, ptr %_now, i32 0, i32 0
  %3 = load i64, ptr %tv_sec, align 8
  %tv_usec = getelementptr inbounds %struct.timeval, ptr %_now, i32 0, i32 1
  %4 = load i64, ptr %tv_usec, align 8
  %5 = load i32, ptr %iovcnt.addr, align 4
  call void (ptr, ...) @qemu_log(ptr noundef @.str.12, i32 noundef %call10, i64 noundef %3, i64 noundef %4, i32 noundef %5)
  br label %if.end

if.else:                                          ; preds = %if.then
  %6 = load i32, ptr %iovcnt.addr, align 4
  call void (ptr, ...) @qemu_log(ptr noundef @.str.13, i32 noundef %6)
  br label %if.end

if.end:                                           ; preds = %if.else, %if.then8
  br label %if.end11

if.end11:                                         ; preds = %if.end, %land.lhs.true5, %land.lhs.true, %entry
  ret void
}

; Function Attrs: convergent nocallback nofree nosync nounwind willreturn memory(none)
declare i1 @llvm.is.constant.i64(i64) #6

; Function Attrs: nocallback nofree nounwind willreturn memory(argmem: readwrite)
declare void @llvm.memcpy.p0.p0.i64(ptr noalias nocapture writeonly, ptr noalias nocapture readonly, i64, i1 immarg) #7

declare i64 @iov_to_buf_full(ptr noundef, i32 noundef, i64 noundef, ptr noundef, i64 noundef) #1

; Function Attrs: nounwind sspstrong uwtable
define internal i32 @is_broadcast_ether_addr(ptr noundef %addr) #0 {
entry:
  %addr.addr = alloca ptr, align 8
  store ptr %addr, ptr %addr.addr, align 8
  %0 = load ptr, ptr %addr.addr, align 8
  %arrayidx = getelementptr i8, ptr %0, i64 0
  %1 = load i8, ptr %arrayidx, align 1
  %conv = zext i8 %1 to i32
  %2 = load ptr, ptr %addr.addr, align 8
  %arrayidx1 = getelementptr i8, ptr %2, i64 1
  %3 = load i8, ptr %arrayidx1, align 1
  %conv2 = zext i8 %3 to i32
  %and = and i32 %conv, %conv2
  %4 = load ptr, ptr %addr.addr, align 8
  %arrayidx3 = getelementptr i8, ptr %4, i64 2
  %5 = load i8, ptr %arrayidx3, align 1
  %conv4 = zext i8 %5 to i32
  %and5 = and i32 %and, %conv4
  %6 = load ptr, ptr %addr.addr, align 8
  %arrayidx6 = getelementptr i8, ptr %6, i64 3
  %7 = load i8, ptr %arrayidx6, align 1
  %conv7 = zext i8 %7 to i32
  %and8 = and i32 %and5, %conv7
  %8 = load ptr, ptr %addr.addr, align 8
  %arrayidx9 = getelementptr i8, ptr %8, i64 4
  %9 = load i8, ptr %arrayidx9, align 1
  %conv10 = zext i8 %9 to i32
  %and11 = and i32 %and8, %conv10
  %10 = load ptr, ptr %addr.addr, align 8
  %arrayidx12 = getelementptr i8, ptr %10, i64 5
  %11 = load i8, ptr %arrayidx12, align 1
  %conv13 = zext i8 %11 to i32
  %and14 = and i32 %and11, %conv13
  %cmp = icmp eq i32 %and14, 255
  %conv15 = zext i1 %cmp to i32
  ret i32 %conv15
}

; Function Attrs: nounwind sspstrong uwtable
define internal i32 @is_multicast_ether_addr(ptr noundef %addr) #0 {
entry:
  %addr.addr = alloca ptr, align 8
  store ptr %addr, ptr %addr.addr, align 8
  %0 = load ptr, ptr %addr.addr, align 8
  %arrayidx = getelementptr i8, ptr %0, i64 0
  %1 = load i8, ptr %arrayidx, align 1
  %conv = zext i8 %1 to i32
  %and = and i32 1, %conv
  ret i32 %and
}

declare zeroext i1 @e1000x_is_vlan_packet(ptr noundef, i16 noundef zeroext) #1

declare zeroext i1 @e1000x_rx_vlan_filter(ptr noundef, ptr noundef) #1

declare zeroext i1 @e1000x_rx_group_filter(ptr noundef, ptr noundef) #1

; Function Attrs: nounwind sspstrong uwtable
define internal void @_nocheck__trace_e1000e_rx_flt_dropped() #0 {
entry:
  %_now = alloca %struct.timeval, align 8
  %0 = load i32, ptr @trace_events_enabled_count, align 4
  %tobool = icmp ne i32 %0, 0
  %lnot = xor i1 %tobool, true
  %lnot1 = xor i1 %lnot, true
  %lnot.ext = zext i1 %lnot1 to i32
  %conv = sext i32 %lnot.ext to i64
  %tobool2 = icmp ne i64 %conv, 0
  br i1 %tobool2, label %land.lhs.true, label %if.end11

land.lhs.true:                                    ; preds = %entry
  %1 = load i16, ptr @_TRACE_E1000E_RX_FLT_DROPPED_DSTATE, align 2
  %conv3 = zext i16 %1 to i32
  %tobool4 = icmp ne i32 %conv3, 0
  br i1 %tobool4, label %land.lhs.true5, label %if.end11

land.lhs.true5:                                   ; preds = %land.lhs.true
  %call = call zeroext i1 @qemu_loglevel_mask(i32 noundef 32768)
  br i1 %call, label %if.then, label %if.end11

if.then:                                          ; preds = %land.lhs.true5
  %2 = load i8, ptr @message_with_timestamp, align 1
  %tobool7 = trunc i8 %2 to i1
  br i1 %tobool7, label %if.then8, label %if.else

if.then8:                                         ; preds = %if.then
  %call9 = call i32 @gettimeofday(ptr noundef %_now, ptr noundef null) #10
  %call10 = call i32 @qemu_get_thread_id()
  %tv_sec = getelementptr inbounds %struct.timeval, ptr %_now, i32 0, i32 0
  %3 = load i64, ptr %tv_sec, align 8
  %tv_usec = getelementptr inbounds %struct.timeval, ptr %_now, i32 0, i32 1
  %4 = load i64, ptr %tv_usec, align 8
  call void (ptr, ...) @qemu_log(ptr noundef @.str.14, i32 noundef %call10, i64 noundef %3, i64 noundef %4)
  br label %if.end

if.else:                                          ; preds = %if.then
  call void (ptr, ...) @qemu_log(ptr noundef @.str.15)
  br label %if.end

if.end:                                           ; preds = %if.else, %if.then8
  br label %if.end11

if.end11:                                         ; preds = %if.end, %land.lhs.true5, %land.lhs.true, %entry
  ret void
}

; Function Attrs: nounwind sspstrong uwtable
define internal void @trace_e1000e_rx_rss_started() #0 {
entry:
  call void @_nocheck__trace_e1000e_rx_rss_started()
  ret void
}

; Function Attrs: nounwind sspstrong uwtable
define internal zeroext i1 @e1000e_rss_enabled(ptr noundef %core) #0 {
entry:
  %core.addr = alloca ptr, align 8
  store ptr %core, ptr %core.addr, align 8
  %0 = load ptr, ptr %core.addr, align 8
  %mac = getelementptr inbounds %struct.E1000Core, ptr %0, i32 0, i32 0
  %arrayidx = getelementptr [32768 x i32], ptr %mac, i64 0, i64 5638
  %1 = load i32, ptr %arrayidx, align 8
  %conv = zext i32 %1 to i64
  %and = and i64 %conv, 3
  %cmp = icmp eq i64 %and, 1
  br i1 %cmp, label %land.lhs.true, label %land.end

land.lhs.true:                                    ; preds = %entry
  %2 = load ptr, ptr %core.addr, align 8
  %call = call zeroext i1 @e1000e_rx_csum_enabled(ptr noundef %2)
  br i1 %call, label %land.end, label %land.rhs

land.rhs:                                         ; preds = %land.lhs.true
  %3 = load ptr, ptr %core.addr, align 8
  %call2 = call zeroext i1 @e1000e_rx_use_legacy_descriptor(ptr noundef %3)
  %lnot = xor i1 %call2, true
  br label %land.end

land.end:                                         ; preds = %land.rhs, %land.lhs.true, %entry
  %4 = phi i1 [ false, %land.lhs.true ], [ false, %entry ], [ %lnot, %land.rhs ]
  ret i1 %4
}

; Function Attrs: nounwind sspstrong uwtable
define internal void @trace_e1000e_rx_rss_disabled() #0 {
entry:
  call void @_nocheck__trace_e1000e_rx_rss_disabled()
  ret void
}

; Function Attrs: nounwind sspstrong uwtable
define internal i32 @e1000e_rss_get_hash_type(ptr noundef %core, ptr noundef %pkt) #0 {
entry:
  %retval = alloca i32, align 4
  %core.addr = alloca ptr, align 8
  %pkt.addr = alloca ptr, align 8
  %hasip4 = alloca i8, align 1
  %hasip6 = alloca i8, align 1
  %l4hdr_proto = alloca i32, align 4
  %ip6info = alloca ptr, align 8
  %ex_dis = alloca i8, align 1
  %new_ex_dis = alloca i8, align 1
  store ptr %core, ptr %core.addr, align 8
  store ptr %pkt, ptr %pkt.addr, align 8
  %0 = load ptr, ptr %core.addr, align 8
  %call = call zeroext i1 @e1000e_rss_enabled(ptr noundef %0)
  br i1 %call, label %if.then, label %if.else

if.then:                                          ; preds = %entry
  br label %if.end

if.else:                                          ; preds = %entry
  call void @__assert_fail(ptr noundef @.str.20, ptr noundef @.str.3, i32 noundef 500, ptr noundef @__PRETTY_FUNCTION__.e1000e_rss_get_hash_type) #9
  unreachable

if.end:                                           ; preds = %if.then
  %1 = load ptr, ptr %pkt.addr, align 8
  call void @net_rx_pkt_get_protocols(ptr noundef %1, ptr noundef %hasip4, ptr noundef %hasip6, ptr noundef %l4hdr_proto)
  %2 = load i8, ptr %hasip4, align 1
  %tobool = trunc i8 %2 to i1
  br i1 %tobool, label %if.then1, label %if.else25

if.then1:                                         ; preds = %if.end
  %3 = load i32, ptr %l4hdr_proto, align 4
  %4 = load ptr, ptr %core.addr, align 8
  %mac = getelementptr inbounds %struct.E1000Core, ptr %4, i32 0, i32 0
  %arrayidx = getelementptr [32768 x i32], ptr %mac, i64 0, i64 5638
  %5 = load i32, ptr %arrayidx, align 8
  %6 = load ptr, ptr %core.addr, align 8
  %mac2 = getelementptr inbounds %struct.E1000Core, ptr %6, i32 0, i32 0
  %arrayidx3 = getelementptr [32768 x i32], ptr %mac2, i64 0, i64 5638
  %7 = load i32, ptr %arrayidx3, align 8
  %conv = zext i32 %7 to i64
  %and = and i64 %conv, 65536
  %tobool4 = icmp ne i64 %and, 0
  %8 = load ptr, ptr %core.addr, align 8
  %mac5 = getelementptr inbounds %struct.E1000Core, ptr %8, i32 0, i32 0
  %arrayidx6 = getelementptr [32768 x i32], ptr %mac5, i64 0, i64 5638
  %9 = load i32, ptr %arrayidx6, align 8
  %conv7 = zext i32 %9 to i64
  %and8 = and i64 %conv7, 131072
  %tobool9 = icmp ne i64 %and8, 0
  call void @trace_e1000e_rx_rss_ip4(i32 noundef %3, i32 noundef %5, i1 noundef zeroext %tobool4, i1 noundef zeroext %tobool9)
  %10 = load i32, ptr %l4hdr_proto, align 4
  %cmp = icmp eq i32 %10, 1
  br i1 %cmp, label %land.lhs.true, label %if.end17

land.lhs.true:                                    ; preds = %if.then1
  %11 = load ptr, ptr %core.addr, align 8
  %mac11 = getelementptr inbounds %struct.E1000Core, ptr %11, i32 0, i32 0
  %arrayidx12 = getelementptr [32768 x i32], ptr %mac11, i64 0, i64 5638
  %12 = load i32, ptr %arrayidx12, align 8
  %conv13 = zext i32 %12 to i64
  %and14 = and i64 %conv13, 65536
  %tobool15 = icmp ne i64 %and14, 0
  br i1 %tobool15, label %if.then16, label %if.end17

if.then16:                                        ; preds = %land.lhs.true
  store i32 1, ptr %retval, align 4
  br label %return

if.end17:                                         ; preds = %land.lhs.true, %if.then1
  %13 = load ptr, ptr %core.addr, align 8
  %mac18 = getelementptr inbounds %struct.E1000Core, ptr %13, i32 0, i32 0
  %arrayidx19 = getelementptr [32768 x i32], ptr %mac18, i64 0, i64 5638
  %14 = load i32, ptr %arrayidx19, align 8
  %conv20 = zext i32 %14 to i64
  %and21 = and i64 %conv20, 131072
  %tobool22 = icmp ne i64 %and21, 0
  br i1 %tobool22, label %if.then23, label %if.end24

if.then23:                                        ; preds = %if.end17
  store i32 2, ptr %retval, align 4
  br label %return

if.end24:                                         ; preds = %if.end17
  br label %if.end102

if.else25:                                        ; preds = %if.end
  %15 = load i8, ptr %hasip6, align 1
  %tobool26 = trunc i8 %15 to i1
  br i1 %tobool26, label %if.then27, label %if.end101

if.then27:                                        ; preds = %if.else25
  %16 = load ptr, ptr %pkt.addr, align 8
  %call28 = call ptr @net_rx_pkt_get_ip6_info(ptr noundef %16)
  store ptr %call28, ptr %ip6info, align 8
  %17 = load ptr, ptr %core.addr, align 8
  %mac29 = getelementptr inbounds %struct.E1000Core, ptr %17, i32 0, i32 0
  %arrayidx30 = getelementptr [32768 x i32], ptr %mac29, i64 0, i64 5122
  %18 = load i32, ptr %arrayidx30, align 8
  %and31 = and i32 %18, 65536
  %tobool32 = icmp ne i32 %and31, 0
  %frombool = zext i1 %tobool32 to i8
  store i8 %frombool, ptr %ex_dis, align 1
  %19 = load ptr, ptr %core.addr, align 8
  %mac33 = getelementptr inbounds %struct.E1000Core, ptr %19, i32 0, i32 0
  %arrayidx34 = getelementptr [32768 x i32], ptr %mac33, i64 0, i64 5122
  %20 = load i32, ptr %arrayidx34, align 8
  %and35 = and i32 %20, 131072
  %tobool36 = icmp ne i32 %and35, 0
  %frombool37 = zext i1 %tobool36 to i8
  store i8 %frombool37, ptr %new_ex_dis, align 1
  %21 = load ptr, ptr %core.addr, align 8
  %mac38 = getelementptr inbounds %struct.E1000Core, ptr %21, i32 0, i32 0
  %arrayidx39 = getelementptr [32768 x i32], ptr %mac38, i64 0, i64 5122
  %22 = load i32, ptr %arrayidx39, align 8
  call void @trace_e1000e_rx_rss_ip6_rfctl(i32 noundef %22)
  %23 = load i8, ptr %ex_dis, align 1
  %tobool40 = trunc i8 %23 to i1
  %24 = load i8, ptr %new_ex_dis, align 1
  %tobool41 = trunc i8 %24 to i1
  %25 = load i32, ptr %l4hdr_proto, align 4
  %26 = load ptr, ptr %ip6info, align 8
  %has_ext_hdrs = getelementptr inbounds %struct.eth_ip6_hdr_info_st, ptr %26, i32 0, i32 3
  %27 = load i8, ptr %has_ext_hdrs, align 8
  %tobool42 = trunc i8 %27 to i1
  %28 = load ptr, ptr %ip6info, align 8
  %rss_ex_dst_valid = getelementptr inbounds %struct.eth_ip6_hdr_info_st, ptr %28, i32 0, i32 6
  %29 = load i8, ptr %rss_ex_dst_valid, align 2
  %tobool43 = trunc i8 %29 to i1
  %30 = load ptr, ptr %ip6info, align 8
  %rss_ex_src_valid = getelementptr inbounds %struct.eth_ip6_hdr_info_st, ptr %30, i32 0, i32 4
  %31 = load i8, ptr %rss_ex_src_valid, align 1
  %tobool44 = trunc i8 %31 to i1
  %32 = load ptr, ptr %core.addr, align 8
  %mac45 = getelementptr inbounds %struct.E1000Core, ptr %32, i32 0, i32 0
  %arrayidx46 = getelementptr [32768 x i32], ptr %mac45, i64 0, i64 5638
  %33 = load i32, ptr %arrayidx46, align 8
  %34 = load ptr, ptr %core.addr, align 8
  %mac47 = getelementptr inbounds %struct.E1000Core, ptr %34, i32 0, i32 0
  %arrayidx48 = getelementptr [32768 x i32], ptr %mac47, i64 0, i64 5638
  %35 = load i32, ptr %arrayidx48, align 8
  %conv49 = zext i32 %35 to i64
  %and50 = and i64 %conv49, 262144
  %tobool51 = icmp ne i64 %and50, 0
  %36 = load ptr, ptr %core.addr, align 8
  %mac52 = getelementptr inbounds %struct.E1000Core, ptr %36, i32 0, i32 0
  %arrayidx53 = getelementptr [32768 x i32], ptr %mac52, i64 0, i64 5638
  %37 = load i32, ptr %arrayidx53, align 8
  %conv54 = zext i32 %37 to i64
  %and55 = and i64 %conv54, 524288
  %tobool56 = icmp ne i64 %and55, 0
  %38 = load ptr, ptr %core.addr, align 8
  %mac57 = getelementptr inbounds %struct.E1000Core, ptr %38, i32 0, i32 0
  %arrayidx58 = getelementptr [32768 x i32], ptr %mac57, i64 0, i64 5638
  %39 = load i32, ptr %arrayidx58, align 8
  %conv59 = zext i32 %39 to i64
  %and60 = and i64 %conv59, 1048576
  %tobool61 = icmp ne i64 %and60, 0
  call void @trace_e1000e_rx_rss_ip6(i1 noundef zeroext %tobool40, i1 noundef zeroext %tobool41, i32 noundef %25, i1 noundef zeroext %tobool42, i1 noundef zeroext %tobool43, i1 noundef zeroext %tobool44, i32 noundef %33, i1 noundef zeroext %tobool51, i1 noundef zeroext %tobool56, i1 noundef zeroext %tobool61)
  %40 = load i8, ptr %ex_dis, align 1
  %tobool62 = trunc i8 %40 to i1
  br i1 %tobool62, label %lor.lhs.false, label %land.lhs.true65

lor.lhs.false:                                    ; preds = %if.then27
  %41 = load ptr, ptr %ip6info, align 8
  %has_ext_hdrs63 = getelementptr inbounds %struct.eth_ip6_hdr_info_st, ptr %41, i32 0, i32 3
  %42 = load i8, ptr %has_ext_hdrs63, align 8
  %tobool64 = trunc i8 %42 to i1
  br i1 %tobool64, label %if.end93, label %land.lhs.true65

land.lhs.true65:                                  ; preds = %lor.lhs.false, %if.then27
  %43 = load i8, ptr %new_ex_dis, align 1
  %tobool66 = trunc i8 %43 to i1
  br i1 %tobool66, label %lor.lhs.false67, label %if.then75

lor.lhs.false67:                                  ; preds = %land.lhs.true65
  %44 = load ptr, ptr %ip6info, align 8
  %rss_ex_dst_valid68 = getelementptr inbounds %struct.eth_ip6_hdr_info_st, ptr %44, i32 0, i32 6
  %45 = load i8, ptr %rss_ex_dst_valid68, align 2
  %tobool69 = trunc i8 %45 to i1
  br i1 %tobool69, label %if.end93, label %lor.lhs.false71

lor.lhs.false71:                                  ; preds = %lor.lhs.false67
  %46 = load ptr, ptr %ip6info, align 8
  %rss_ex_src_valid72 = getelementptr inbounds %struct.eth_ip6_hdr_info_st, ptr %46, i32 0, i32 4
  %47 = load i8, ptr %rss_ex_src_valid72, align 1
  %tobool73 = trunc i8 %47 to i1
  br i1 %tobool73, label %if.end93, label %if.then75

if.then75:                                        ; preds = %lor.lhs.false71, %land.lhs.true65
  %48 = load i32, ptr %l4hdr_proto, align 4
  %cmp76 = icmp eq i32 %48, 1
  br i1 %cmp76, label %land.lhs.true78, label %if.end85

land.lhs.true78:                                  ; preds = %if.then75
  %49 = load ptr, ptr %core.addr, align 8
  %mac79 = getelementptr inbounds %struct.E1000Core, ptr %49, i32 0, i32 0
  %arrayidx80 = getelementptr [32768 x i32], ptr %mac79, i64 0, i64 5638
  %50 = load i32, ptr %arrayidx80, align 8
  %conv81 = zext i32 %50 to i64
  %and82 = and i64 %conv81, 262144
  %tobool83 = icmp ne i64 %and82, 0
  br i1 %tobool83, label %if.then84, label %if.end85

if.then84:                                        ; preds = %land.lhs.true78
  store i32 3, ptr %retval, align 4
  br label %return

if.end85:                                         ; preds = %land.lhs.true78, %if.then75
  %51 = load ptr, ptr %core.addr, align 8
  %mac86 = getelementptr inbounds %struct.E1000Core, ptr %51, i32 0, i32 0
  %arrayidx87 = getelementptr [32768 x i32], ptr %mac86, i64 0, i64 5638
  %52 = load i32, ptr %arrayidx87, align 8
  %conv88 = zext i32 %52 to i64
  %and89 = and i64 %conv88, 524288
  %tobool90 = icmp ne i64 %and89, 0
  br i1 %tobool90, label %if.then91, label %if.end92

if.then91:                                        ; preds = %if.end85
  store i32 4, ptr %retval, align 4
  br label %return

if.end92:                                         ; preds = %if.end85
  br label %if.end93

if.end93:                                         ; preds = %if.end92, %lor.lhs.false71, %lor.lhs.false67, %lor.lhs.false
  %53 = load ptr, ptr %core.addr, align 8
  %mac94 = getelementptr inbounds %struct.E1000Core, ptr %53, i32 0, i32 0
  %arrayidx95 = getelementptr [32768 x i32], ptr %mac94, i64 0, i64 5638
  %54 = load i32, ptr %arrayidx95, align 8
  %conv96 = zext i32 %54 to i64
  %and97 = and i64 %conv96, 1048576
  %tobool98 = icmp ne i64 %and97, 0
  br i1 %tobool98, label %if.then99, label %if.end100

if.then99:                                        ; preds = %if.end93
  store i32 5, ptr %retval, align 4
  br label %return

if.end100:                                        ; preds = %if.end93
  br label %if.end101

if.end101:                                        ; preds = %if.end100, %if.else25
  br label %if.end102

if.end102:                                        ; preds = %if.end101, %if.end24
  store i32 0, ptr %retval, align 4
  br label %return

return:                                           ; preds = %if.end102, %if.then99, %if.then91, %if.then84, %if.then23, %if.then16
  %55 = load i32, ptr %retval, align 4
  ret i32 %55
}

; Function Attrs: nounwind sspstrong uwtable
define internal void @trace_e1000e_rx_rss_type(i32 noundef %type) #0 {
entry:
  %type.addr = alloca i32, align 4
  store i32 %type, ptr %type.addr, align 4
  %0 = load i32, ptr %type.addr, align 4
  call void @_nocheck__trace_e1000e_rx_rss_type(i32 noundef %0)
  ret void
}

; Function Attrs: nounwind sspstrong uwtable
define internal i32 @e1000e_rss_calc_hash(ptr noundef %core, ptr noundef %pkt, ptr noundef %info) #0 {
entry:
  %core.addr = alloca ptr, align 8
  %pkt.addr = alloca ptr, align 8
  %info.addr = alloca ptr, align 8
  %type = alloca i32, align 4
  store ptr %core, ptr %core.addr, align 8
  store ptr %pkt, ptr %pkt.addr, align 8
  store ptr %info, ptr %info.addr, align 8
  %0 = load ptr, ptr %core.addr, align 8
  %call = call zeroext i1 @e1000e_rss_enabled(ptr noundef %0)
  br i1 %call, label %if.then, label %if.else

if.then:                                          ; preds = %entry
  br label %if.end

if.else:                                          ; preds = %entry
  call void @__assert_fail(ptr noundef @.str.20, ptr noundef @.str.3, i32 noundef 571, ptr noundef @__PRETTY_FUNCTION__.e1000e_rss_calc_hash) #9
  unreachable

if.end:                                           ; preds = %if.then
  %1 = load ptr, ptr %info.addr, align 8
  %type1 = getelementptr inbounds %struct.E1000E_RSSInfo_st, ptr %1, i32 0, i32 3
  %2 = load i32, ptr %type1, align 4
  switch i32 %2, label %sw.default [
    i32 2, label %sw.bb
    i32 1, label %sw.bb2
    i32 3, label %sw.bb3
    i32 5, label %sw.bb4
    i32 4, label %sw.bb5
  ]

sw.bb:                                            ; preds = %if.end
  store i32 0, ptr %type, align 4
  br label %sw.epilog

sw.bb2:                                           ; preds = %if.end
  store i32 1, ptr %type, align 4
  br label %sw.epilog

sw.bb3:                                           ; preds = %if.end
  store i32 5, ptr %type, align 4
  br label %sw.epilog

sw.bb4:                                           ; preds = %if.end
  store i32 3, ptr %type, align 4
  br label %sw.epilog

sw.bb5:                                           ; preds = %if.end
  store i32 4, ptr %type, align 4
  br label %sw.epilog

sw.default:                                       ; preds = %if.end
  call void @__assert_fail(ptr noundef @.str.29, ptr noundef @.str.3, i32 noundef 590, ptr noundef @__PRETTY_FUNCTION__.e1000e_rss_calc_hash) #9
  unreachable

sw.epilog:                                        ; preds = %sw.bb5, %sw.bb4, %sw.bb3, %sw.bb2, %sw.bb
  %3 = load ptr, ptr %pkt.addr, align 8
  %4 = load i32, ptr %type, align 4
  %5 = load ptr, ptr %core.addr, align 8
  %mac = getelementptr inbounds %struct.E1000Core, ptr %5, i32 0, i32 0
  %arrayidx = getelementptr [32768 x i32], ptr %mac, i64 0, i64 5920
  %call6 = call i32 @net_rx_pkt_calc_rss_hash(ptr noundef %3, i32 noundef %4, ptr noundef %arrayidx)
  ret i32 %call6
}

; Function Attrs: nounwind sspstrong uwtable
define internal void @_nocheck__trace_e1000e_rx_rss_started() #0 {
entry:
  %_now = alloca %struct.timeval, align 8
  %0 = load i32, ptr @trace_events_enabled_count, align 4
  %tobool = icmp ne i32 %0, 0
  %lnot = xor i1 %tobool, true
  %lnot1 = xor i1 %lnot, true
  %lnot.ext = zext i1 %lnot1 to i32
  %conv = sext i32 %lnot.ext to i64
  %tobool2 = icmp ne i64 %conv, 0
  br i1 %tobool2, label %land.lhs.true, label %if.end11

land.lhs.true:                                    ; preds = %entry
  %1 = load i16, ptr @_TRACE_E1000E_RX_RSS_STARTED_DSTATE, align 2
  %conv3 = zext i16 %1 to i32
  %tobool4 = icmp ne i32 %conv3, 0
  br i1 %tobool4, label %land.lhs.true5, label %if.end11

land.lhs.true5:                                   ; preds = %land.lhs.true
  %call = call zeroext i1 @qemu_loglevel_mask(i32 noundef 32768)
  br i1 %call, label %if.then, label %if.end11

if.then:                                          ; preds = %land.lhs.true5
  %2 = load i8, ptr @message_with_timestamp, align 1
  %tobool7 = trunc i8 %2 to i1
  br i1 %tobool7, label %if.then8, label %if.else

if.then8:                                         ; preds = %if.then
  %call9 = call i32 @gettimeofday(ptr noundef %_now, ptr noundef null) #10
  %call10 = call i32 @qemu_get_thread_id()
  %tv_sec = getelementptr inbounds %struct.timeval, ptr %_now, i32 0, i32 0
  %3 = load i64, ptr %tv_sec, align 8
  %tv_usec = getelementptr inbounds %struct.timeval, ptr %_now, i32 0, i32 1
  %4 = load i64, ptr %tv_usec, align 8
  call void (ptr, ...) @qemu_log(ptr noundef @.str.16, i32 noundef %call10, i64 noundef %3, i64 noundef %4)
  br label %if.end

if.else:                                          ; preds = %if.then
  call void (ptr, ...) @qemu_log(ptr noundef @.str.17)
  br label %if.end

if.end:                                           ; preds = %if.else, %if.then8
  br label %if.end11

if.end11:                                         ; preds = %if.end, %land.lhs.true5, %land.lhs.true, %entry
  ret void
}

; Function Attrs: nounwind sspstrong uwtable
define internal zeroext i1 @e1000e_rx_csum_enabled(ptr noundef %core) #0 {
entry:
  %core.addr = alloca ptr, align 8
  store ptr %core, ptr %core.addr, align 8
  %0 = load ptr, ptr %core.addr, align 8
  %mac = getelementptr inbounds %struct.E1000Core, ptr %0, i32 0, i32 0
  %arrayidx = getelementptr [32768 x i32], ptr %mac, i64 0, i64 5120
  %1 = load i32, ptr %arrayidx, align 8
  %and = and i32 %1, 8192
  %tobool = icmp ne i32 %and, 0
  %cond = select i1 %tobool, i32 0, i32 1
  %tobool1 = icmp ne i32 %cond, 0
  ret i1 %tobool1
}

; Function Attrs: nounwind sspstrong uwtable
define internal zeroext i1 @e1000e_rx_use_legacy_descriptor(ptr noundef %core) #0 {
entry:
  %core.addr = alloca ptr, align 8
  store ptr %core, ptr %core.addr, align 8
  %0 = load ptr, ptr %core.addr, align 8
  %mac = getelementptr inbounds %struct.E1000Core, ptr %0, i32 0, i32 0
  %arrayidx = getelementptr [32768 x i32], ptr %mac, i64 0, i64 5122
  %1 = load i32, ptr %arrayidx, align 8
  %and = and i32 %1, 32768
  %tobool = icmp ne i32 %and, 0
  %cond = select i1 %tobool, i32 0, i32 1
  %tobool1 = icmp ne i32 %cond, 0
  ret i1 %tobool1
}

; Function Attrs: nounwind sspstrong uwtable
define internal void @_nocheck__trace_e1000e_rx_rss_disabled() #0 {
entry:
  %_now = alloca %struct.timeval, align 8
  %0 = load i32, ptr @trace_events_enabled_count, align 4
  %tobool = icmp ne i32 %0, 0
  %lnot = xor i1 %tobool, true
  %lnot1 = xor i1 %lnot, true
  %lnot.ext = zext i1 %lnot1 to i32
  %conv = sext i32 %lnot.ext to i64
  %tobool2 = icmp ne i64 %conv, 0
  br i1 %tobool2, label %land.lhs.true, label %if.end11

land.lhs.true:                                    ; preds = %entry
  %1 = load i16, ptr @_TRACE_E1000E_RX_RSS_DISABLED_DSTATE, align 2
  %conv3 = zext i16 %1 to i32
  %tobool4 = icmp ne i32 %conv3, 0
  br i1 %tobool4, label %land.lhs.true5, label %if.end11

land.lhs.true5:                                   ; preds = %land.lhs.true
  %call = call zeroext i1 @qemu_loglevel_mask(i32 noundef 32768)
  br i1 %call, label %if.then, label %if.end11

if.then:                                          ; preds = %land.lhs.true5
  %2 = load i8, ptr @message_with_timestamp, align 1
  %tobool7 = trunc i8 %2 to i1
  br i1 %tobool7, label %if.then8, label %if.else

if.then8:                                         ; preds = %if.then
  %call9 = call i32 @gettimeofday(ptr noundef %_now, ptr noundef null) #10
  %call10 = call i32 @qemu_get_thread_id()
  %tv_sec = getelementptr inbounds %struct.timeval, ptr %_now, i32 0, i32 0
  %3 = load i64, ptr %tv_sec, align 8
  %tv_usec = getelementptr inbounds %struct.timeval, ptr %_now, i32 0, i32 1
  %4 = load i64, ptr %tv_usec, align 8
  call void (ptr, ...) @qemu_log(ptr noundef @.str.18, i32 noundef %call10, i64 noundef %3, i64 noundef %4)
  br label %if.end

if.else:                                          ; preds = %if.then
  call void (ptr, ...) @qemu_log(ptr noundef @.str.19)
  br label %if.end

if.end:                                           ; preds = %if.else, %if.then8
  br label %if.end11

if.end11:                                         ; preds = %if.end, %land.lhs.true5, %land.lhs.true, %entry
  ret void
}

declare void @net_rx_pkt_get_protocols(ptr noundef, ptr noundef, ptr noundef, ptr noundef) #1

; Function Attrs: nounwind sspstrong uwtable
define internal void @trace_e1000e_rx_rss_ip4(i32 noundef %l4hdr_proto, i32 noundef %mrqc, i1 noundef zeroext %tcpipv4_enabled, i1 noundef zeroext %ipv4_enabled) #0 {
entry:
  %l4hdr_proto.addr = alloca i32, align 4
  %mrqc.addr = alloca i32, align 4
  %tcpipv4_enabled.addr = alloca i8, align 1
  %ipv4_enabled.addr = alloca i8, align 1
  store i32 %l4hdr_proto, ptr %l4hdr_proto.addr, align 4
  store i32 %mrqc, ptr %mrqc.addr, align 4
  %frombool = zext i1 %tcpipv4_enabled to i8
  store i8 %frombool, ptr %tcpipv4_enabled.addr, align 1
  %frombool1 = zext i1 %ipv4_enabled to i8
  store i8 %frombool1, ptr %ipv4_enabled.addr, align 1
  %0 = load i32, ptr %l4hdr_proto.addr, align 4
  %1 = load i32, ptr %mrqc.addr, align 4
  %2 = load i8, ptr %tcpipv4_enabled.addr, align 1
  %tobool = trunc i8 %2 to i1
  %3 = load i8, ptr %ipv4_enabled.addr, align 1
  %tobool2 = trunc i8 %3 to i1
  call void @_nocheck__trace_e1000e_rx_rss_ip4(i32 noundef %0, i32 noundef %1, i1 noundef zeroext %tobool, i1 noundef zeroext %tobool2)
  ret void
}

declare ptr @net_rx_pkt_get_ip6_info(ptr noundef) #1

; Function Attrs: nounwind sspstrong uwtable
define internal void @trace_e1000e_rx_rss_ip6_rfctl(i32 noundef %rfctl) #0 {
entry:
  %rfctl.addr = alloca i32, align 4
  store i32 %rfctl, ptr %rfctl.addr, align 4
  %0 = load i32, ptr %rfctl.addr, align 4
  call void @_nocheck__trace_e1000e_rx_rss_ip6_rfctl(i32 noundef %0)
  ret void
}

; Function Attrs: nounwind sspstrong uwtable
define internal void @trace_e1000e_rx_rss_ip6(i1 noundef zeroext %ex_dis, i1 noundef zeroext %new_ex_dis, i32 noundef %l4hdr_proto, i1 noundef zeroext %has_ext_headers, i1 noundef zeroext %ex_dst_valid, i1 noundef zeroext %ex_src_valid, i32 noundef %mrqc, i1 noundef zeroext %tcpipv6ex_enabled, i1 noundef zeroext %ipv6ex_enabled, i1 noundef zeroext %ipv6_enabled) #0 {
entry:
  %ex_dis.addr = alloca i8, align 1
  %new_ex_dis.addr = alloca i8, align 1
  %l4hdr_proto.addr = alloca i32, align 4
  %has_ext_headers.addr = alloca i8, align 1
  %ex_dst_valid.addr = alloca i8, align 1
  %ex_src_valid.addr = alloca i8, align 1
  %mrqc.addr = alloca i32, align 4
  %tcpipv6ex_enabled.addr = alloca i8, align 1
  %ipv6ex_enabled.addr = alloca i8, align 1
  %ipv6_enabled.addr = alloca i8, align 1
  %frombool = zext i1 %ex_dis to i8
  store i8 %frombool, ptr %ex_dis.addr, align 1
  %frombool1 = zext i1 %new_ex_dis to i8
  store i8 %frombool1, ptr %new_ex_dis.addr, align 1
  store i32 %l4hdr_proto, ptr %l4hdr_proto.addr, align 4
  %frombool2 = zext i1 %has_ext_headers to i8
  store i8 %frombool2, ptr %has_ext_headers.addr, align 1
  %frombool3 = zext i1 %ex_dst_valid to i8
  store i8 %frombool3, ptr %ex_dst_valid.addr, align 1
  %frombool4 = zext i1 %ex_src_valid to i8
  store i8 %frombool4, ptr %ex_src_valid.addr, align 1
  store i32 %mrqc, ptr %mrqc.addr, align 4
  %frombool5 = zext i1 %tcpipv6ex_enabled to i8
  store i8 %frombool5, ptr %tcpipv6ex_enabled.addr, align 1
  %frombool6 = zext i1 %ipv6ex_enabled to i8
  store i8 %frombool6, ptr %ipv6ex_enabled.addr, align 1
  %frombool7 = zext i1 %ipv6_enabled to i8
  store i8 %frombool7, ptr %ipv6_enabled.addr, align 1
  %0 = load i8, ptr %ex_dis.addr, align 1
  %tobool = trunc i8 %0 to i1
  %1 = load i8, ptr %new_ex_dis.addr, align 1
  %tobool8 = trunc i8 %1 to i1
  %2 = load i32, ptr %l4hdr_proto.addr, align 4
  %3 = load i8, ptr %has_ext_headers.addr, align 1
  %tobool9 = trunc i8 %3 to i1
  %4 = load i8, ptr %ex_dst_valid.addr, align 1
  %tobool10 = trunc i8 %4 to i1
  %5 = load i8, ptr %ex_src_valid.addr, align 1
  %tobool11 = trunc i8 %5 to i1
  %6 = load i32, ptr %mrqc.addr, align 4
  %7 = load i8, ptr %tcpipv6ex_enabled.addr, align 1
  %tobool12 = trunc i8 %7 to i1
  %8 = load i8, ptr %ipv6ex_enabled.addr, align 1
  %tobool13 = trunc i8 %8 to i1
  %9 = load i8, ptr %ipv6_enabled.addr, align 1
  %tobool14 = trunc i8 %9 to i1
  call void @_nocheck__trace_e1000e_rx_rss_ip6(i1 noundef zeroext %tobool, i1 noundef zeroext %tobool8, i32 noundef %2, i1 noundef zeroext %tobool9, i1 noundef zeroext %tobool10, i1 noundef zeroext %tobool11, i32 noundef %6, i1 noundef zeroext %tobool12, i1 noundef zeroext %tobool13, i1 noundef zeroext %tobool14)
  ret void
}

; Function Attrs: nounwind sspstrong uwtable
define internal void @_nocheck__trace_e1000e_rx_rss_ip4(i32 noundef %l4hdr_proto, i32 noundef %mrqc, i1 noundef zeroext %tcpipv4_enabled, i1 noundef zeroext %ipv4_enabled) #0 {
entry:
  %l4hdr_proto.addr = alloca i32, align 4
  %mrqc.addr = alloca i32, align 4
  %tcpipv4_enabled.addr = alloca i8, align 1
  %ipv4_enabled.addr = alloca i8, align 1
  %_now = alloca %struct.timeval, align 8
  store i32 %l4hdr_proto, ptr %l4hdr_proto.addr, align 4
  store i32 %mrqc, ptr %mrqc.addr, align 4
  %frombool = zext i1 %tcpipv4_enabled to i8
  store i8 %frombool, ptr %tcpipv4_enabled.addr, align 1
  %frombool1 = zext i1 %ipv4_enabled to i8
  store i8 %frombool1, ptr %ipv4_enabled.addr, align 1
  %0 = load i32, ptr @trace_events_enabled_count, align 4
  %tobool = icmp ne i32 %0, 0
  %lnot = xor i1 %tobool, true
  %lnot2 = xor i1 %lnot, true
  %lnot.ext = zext i1 %lnot2 to i32
  %conv = sext i32 %lnot.ext to i64
  %tobool3 = icmp ne i64 %conv, 0
  br i1 %tobool3, label %land.lhs.true, label %if.end20

land.lhs.true:                                    ; preds = %entry
  %1 = load i16, ptr @_TRACE_E1000E_RX_RSS_IP4_DSTATE, align 2
  %conv4 = zext i16 %1 to i32
  %tobool5 = icmp ne i32 %conv4, 0
  br i1 %tobool5, label %land.lhs.true6, label %if.end20

land.lhs.true6:                                   ; preds = %land.lhs.true
  %call = call zeroext i1 @qemu_loglevel_mask(i32 noundef 32768)
  br i1 %call, label %if.then, label %if.end20

if.then:                                          ; preds = %land.lhs.true6
  %2 = load i8, ptr @message_with_timestamp, align 1
  %tobool8 = trunc i8 %2 to i1
  br i1 %tobool8, label %if.then9, label %if.else

if.then9:                                         ; preds = %if.then
  %call10 = call i32 @gettimeofday(ptr noundef %_now, ptr noundef null) #10
  %call11 = call i32 @qemu_get_thread_id()
  %tv_sec = getelementptr inbounds %struct.timeval, ptr %_now, i32 0, i32 0
  %3 = load i64, ptr %tv_sec, align 8
  %tv_usec = getelementptr inbounds %struct.timeval, ptr %_now, i32 0, i32 1
  %4 = load i64, ptr %tv_usec, align 8
  %5 = load i32, ptr %l4hdr_proto.addr, align 4
  %6 = load i32, ptr %mrqc.addr, align 4
  %7 = load i8, ptr %tcpipv4_enabled.addr, align 1
  %tobool12 = trunc i8 %7 to i1
  %conv13 = zext i1 %tobool12 to i32
  %8 = load i8, ptr %ipv4_enabled.addr, align 1
  %tobool14 = trunc i8 %8 to i1
  %conv15 = zext i1 %tobool14 to i32
  call void (ptr, ...) @qemu_log(ptr noundef @.str.21, i32 noundef %call11, i64 noundef %3, i64 noundef %4, i32 noundef %5, i32 noundef %6, i32 noundef %conv13, i32 noundef %conv15)
  br label %if.end

if.else:                                          ; preds = %if.then
  %9 = load i32, ptr %l4hdr_proto.addr, align 4
  %10 = load i32, ptr %mrqc.addr, align 4
  %11 = load i8, ptr %tcpipv4_enabled.addr, align 1
  %tobool16 = trunc i8 %11 to i1
  %conv17 = zext i1 %tobool16 to i32
  %12 = load i8, ptr %ipv4_enabled.addr, align 1
  %tobool18 = trunc i8 %12 to i1
  %conv19 = zext i1 %tobool18 to i32
  call void (ptr, ...) @qemu_log(ptr noundef @.str.22, i32 noundef %9, i32 noundef %10, i32 noundef %conv17, i32 noundef %conv19)
  br label %if.end

if.end:                                           ; preds = %if.else, %if.then9
  br label %if.end20

if.end20:                                         ; preds = %if.end, %land.lhs.true6, %land.lhs.true, %entry
  ret void
}

; Function Attrs: nounwind sspstrong uwtable
define internal void @_nocheck__trace_e1000e_rx_rss_ip6_rfctl(i32 noundef %rfctl) #0 {
entry:
  %rfctl.addr = alloca i32, align 4
  %_now = alloca %struct.timeval, align 8
  store i32 %rfctl, ptr %rfctl.addr, align 4
  %0 = load i32, ptr @trace_events_enabled_count, align 4
  %tobool = icmp ne i32 %0, 0
  %lnot = xor i1 %tobool, true
  %lnot1 = xor i1 %lnot, true
  %lnot.ext = zext i1 %lnot1 to i32
  %conv = sext i32 %lnot.ext to i64
  %tobool2 = icmp ne i64 %conv, 0
  br i1 %tobool2, label %land.lhs.true, label %if.end11

land.lhs.true:                                    ; preds = %entry
  %1 = load i16, ptr @_TRACE_E1000E_RX_RSS_IP6_RFCTL_DSTATE, align 2
  %conv3 = zext i16 %1 to i32
  %tobool4 = icmp ne i32 %conv3, 0
  br i1 %tobool4, label %land.lhs.true5, label %if.end11

land.lhs.true5:                                   ; preds = %land.lhs.true
  %call = call zeroext i1 @qemu_loglevel_mask(i32 noundef 32768)
  br i1 %call, label %if.then, label %if.end11

if.then:                                          ; preds = %land.lhs.true5
  %2 = load i8, ptr @message_with_timestamp, align 1
  %tobool7 = trunc i8 %2 to i1
  br i1 %tobool7, label %if.then8, label %if.else

if.then8:                                         ; preds = %if.then
  %call9 = call i32 @gettimeofday(ptr noundef %_now, ptr noundef null) #10
  %call10 = call i32 @qemu_get_thread_id()
  %tv_sec = getelementptr inbounds %struct.timeval, ptr %_now, i32 0, i32 0
  %3 = load i64, ptr %tv_sec, align 8
  %tv_usec = getelementptr inbounds %struct.timeval, ptr %_now, i32 0, i32 1
  %4 = load i64, ptr %tv_usec, align 8
  %5 = load i32, ptr %rfctl.addr, align 4
  call void (ptr, ...) @qemu_log(ptr noundef @.str.23, i32 noundef %call10, i64 noundef %3, i64 noundef %4, i32 noundef %5)
  br label %if.end

if.else:                                          ; preds = %if.then
  %6 = load i32, ptr %rfctl.addr, align 4
  call void (ptr, ...) @qemu_log(ptr noundef @.str.24, i32 noundef %6)
  br label %if.end

if.end:                                           ; preds = %if.else, %if.then8
  br label %if.end11

if.end11:                                         ; preds = %if.end, %land.lhs.true5, %land.lhs.true, %entry
  ret void
}

; Function Attrs: nounwind sspstrong uwtable
define internal void @_nocheck__trace_e1000e_rx_rss_ip6(i1 noundef zeroext %ex_dis, i1 noundef zeroext %new_ex_dis, i32 noundef %l4hdr_proto, i1 noundef zeroext %has_ext_headers, i1 noundef zeroext %ex_dst_valid, i1 noundef zeroext %ex_src_valid, i32 noundef %mrqc, i1 noundef zeroext %tcpipv6ex_enabled, i1 noundef zeroext %ipv6ex_enabled, i1 noundef zeroext %ipv6_enabled) #0 {
entry:
  %ex_dis.addr = alloca i8, align 1
  %new_ex_dis.addr = alloca i8, align 1
  %l4hdr_proto.addr = alloca i32, align 4
  %has_ext_headers.addr = alloca i8, align 1
  %ex_dst_valid.addr = alloca i8, align 1
  %ex_src_valid.addr = alloca i8, align 1
  %mrqc.addr = alloca i32, align 4
  %tcpipv6ex_enabled.addr = alloca i8, align 1
  %ipv6ex_enabled.addr = alloca i8, align 1
  %ipv6_enabled.addr = alloca i8, align 1
  %_now = alloca %struct.timeval, align 8
  %frombool = zext i1 %ex_dis to i8
  store i8 %frombool, ptr %ex_dis.addr, align 1
  %frombool1 = zext i1 %new_ex_dis to i8
  store i8 %frombool1, ptr %new_ex_dis.addr, align 1
  store i32 %l4hdr_proto, ptr %l4hdr_proto.addr, align 4
  %frombool2 = zext i1 %has_ext_headers to i8
  store i8 %frombool2, ptr %has_ext_headers.addr, align 1
  %frombool3 = zext i1 %ex_dst_valid to i8
  store i8 %frombool3, ptr %ex_dst_valid.addr, align 1
  %frombool4 = zext i1 %ex_src_valid to i8
  store i8 %frombool4, ptr %ex_src_valid.addr, align 1
  store i32 %mrqc, ptr %mrqc.addr, align 4
  %frombool5 = zext i1 %tcpipv6ex_enabled to i8
  store i8 %frombool5, ptr %tcpipv6ex_enabled.addr, align 1
  %frombool6 = zext i1 %ipv6ex_enabled to i8
  store i8 %frombool6, ptr %ipv6ex_enabled.addr, align 1
  %frombool7 = zext i1 %ipv6_enabled to i8
  store i8 %frombool7, ptr %ipv6_enabled.addr, align 1
  %0 = load i32, ptr @trace_events_enabled_count, align 4
  %tobool = icmp ne i32 %0, 0
  %lnot = xor i1 %tobool, true
  %lnot8 = xor i1 %lnot, true
  %lnot.ext = zext i1 %lnot8 to i32
  %conv = sext i32 %lnot.ext to i64
  %tobool9 = icmp ne i64 %conv, 0
  br i1 %tobool9, label %land.lhs.true, label %if.end50

land.lhs.true:                                    ; preds = %entry
  %1 = load i16, ptr @_TRACE_E1000E_RX_RSS_IP6_DSTATE, align 2
  %conv10 = zext i16 %1 to i32
  %tobool11 = icmp ne i32 %conv10, 0
  br i1 %tobool11, label %land.lhs.true12, label %if.end50

land.lhs.true12:                                  ; preds = %land.lhs.true
  %call = call zeroext i1 @qemu_loglevel_mask(i32 noundef 32768)
  br i1 %call, label %if.then, label %if.end50

if.then:                                          ; preds = %land.lhs.true12
  %2 = load i8, ptr @message_with_timestamp, align 1
  %tobool14 = trunc i8 %2 to i1
  br i1 %tobool14, label %if.then15, label %if.else

if.then15:                                        ; preds = %if.then
  %call16 = call i32 @gettimeofday(ptr noundef %_now, ptr noundef null) #10
  %call17 = call i32 @qemu_get_thread_id()
  %tv_sec = getelementptr inbounds %struct.timeval, ptr %_now, i32 0, i32 0
  %3 = load i64, ptr %tv_sec, align 8
  %tv_usec = getelementptr inbounds %struct.timeval, ptr %_now, i32 0, i32 1
  %4 = load i64, ptr %tv_usec, align 8
  %5 = load i8, ptr %ex_dis.addr, align 1
  %tobool18 = trunc i8 %5 to i1
  %conv19 = zext i1 %tobool18 to i32
  %6 = load i8, ptr %new_ex_dis.addr, align 1
  %tobool20 = trunc i8 %6 to i1
  %conv21 = zext i1 %tobool20 to i32
  %7 = load i32, ptr %l4hdr_proto.addr, align 4
  %8 = load i8, ptr %has_ext_headers.addr, align 1
  %tobool22 = trunc i8 %8 to i1
  %conv23 = zext i1 %tobool22 to i32
  %9 = load i8, ptr %ex_dst_valid.addr, align 1
  %tobool24 = trunc i8 %9 to i1
  %conv25 = zext i1 %tobool24 to i32
  %10 = load i8, ptr %ex_src_valid.addr, align 1
  %tobool26 = trunc i8 %10 to i1
  %conv27 = zext i1 %tobool26 to i32
  %11 = load i32, ptr %mrqc.addr, align 4
  %12 = load i8, ptr %tcpipv6ex_enabled.addr, align 1
  %tobool28 = trunc i8 %12 to i1
  %conv29 = zext i1 %tobool28 to i32
  %13 = load i8, ptr %ipv6ex_enabled.addr, align 1
  %tobool30 = trunc i8 %13 to i1
  %conv31 = zext i1 %tobool30 to i32
  %14 = load i8, ptr %ipv6_enabled.addr, align 1
  %tobool32 = trunc i8 %14 to i1
  %conv33 = zext i1 %tobool32 to i32
  call void (ptr, ...) @qemu_log(ptr noundef @.str.25, i32 noundef %call17, i64 noundef %3, i64 noundef %4, i32 noundef %conv19, i32 noundef %conv21, i32 noundef %7, i32 noundef %conv23, i32 noundef %conv25, i32 noundef %conv27, i32 noundef %11, i32 noundef %conv29, i32 noundef %conv31, i32 noundef %conv33)
  br label %if.end

if.else:                                          ; preds = %if.then
  %15 = load i8, ptr %ex_dis.addr, align 1
  %tobool34 = trunc i8 %15 to i1
  %conv35 = zext i1 %tobool34 to i32
  %16 = load i8, ptr %new_ex_dis.addr, align 1
  %tobool36 = trunc i8 %16 to i1
  %conv37 = zext i1 %tobool36 to i32
  %17 = load i32, ptr %l4hdr_proto.addr, align 4
  %18 = load i8, ptr %has_ext_headers.addr, align 1
  %tobool38 = trunc i8 %18 to i1
  %conv39 = zext i1 %tobool38 to i32
  %19 = load i8, ptr %ex_dst_valid.addr, align 1
  %tobool40 = trunc i8 %19 to i1
  %conv41 = zext i1 %tobool40 to i32
  %20 = load i8, ptr %ex_src_valid.addr, align 1
  %tobool42 = trunc i8 %20 to i1
  %conv43 = zext i1 %tobool42 to i32
  %21 = load i32, ptr %mrqc.addr, align 4
  %22 = load i8, ptr %tcpipv6ex_enabled.addr, align 1
  %tobool44 = trunc i8 %22 to i1
  %conv45 = zext i1 %tobool44 to i32
  %23 = load i8, ptr %ipv6ex_enabled.addr, align 1
  %tobool46 = trunc i8 %23 to i1
  %conv47 = zext i1 %tobool46 to i32
  %24 = load i8, ptr %ipv6_enabled.addr, align 1
  %tobool48 = trunc i8 %24 to i1
  %conv49 = zext i1 %tobool48 to i32
  call void (ptr, ...) @qemu_log(ptr noundef @.str.26, i32 noundef %conv35, i32 noundef %conv37, i32 noundef %17, i32 noundef %conv39, i32 noundef %conv41, i32 noundef %conv43, i32 noundef %21, i32 noundef %conv45, i32 noundef %conv47, i32 noundef %conv49)
  br label %if.end

if.end:                                           ; preds = %if.else, %if.then15
  br label %if.end50

if.end50:                                         ; preds = %if.end, %land.lhs.true12, %land.lhs.true, %entry
  ret void
}

; Function Attrs: nounwind sspstrong uwtable
define internal void @_nocheck__trace_e1000e_rx_rss_type(i32 noundef %type) #0 {
entry:
  %type.addr = alloca i32, align 4
  %_now = alloca %struct.timeval, align 8
  store i32 %type, ptr %type.addr, align 4
  %0 = load i32, ptr @trace_events_enabled_count, align 4
  %tobool = icmp ne i32 %0, 0
  %lnot = xor i1 %tobool, true
  %lnot1 = xor i1 %lnot, true
  %lnot.ext = zext i1 %lnot1 to i32
  %conv = sext i32 %lnot.ext to i64
  %tobool2 = icmp ne i64 %conv, 0
  br i1 %tobool2, label %land.lhs.true, label %if.end11

land.lhs.true:                                    ; preds = %entry
  %1 = load i16, ptr @_TRACE_E1000E_RX_RSS_TYPE_DSTATE, align 2
  %conv3 = zext i16 %1 to i32
  %tobool4 = icmp ne i32 %conv3, 0
  br i1 %tobool4, label %land.lhs.true5, label %if.end11

land.lhs.true5:                                   ; preds = %land.lhs.true
  %call = call zeroext i1 @qemu_loglevel_mask(i32 noundef 32768)
  br i1 %call, label %if.then, label %if.end11

if.then:                                          ; preds = %land.lhs.true5
  %2 = load i8, ptr @message_with_timestamp, align 1
  %tobool7 = trunc i8 %2 to i1
  br i1 %tobool7, label %if.then8, label %if.else

if.then8:                                         ; preds = %if.then
  %call9 = call i32 @gettimeofday(ptr noundef %_now, ptr noundef null) #10
  %call10 = call i32 @qemu_get_thread_id()
  %tv_sec = getelementptr inbounds %struct.timeval, ptr %_now, i32 0, i32 0
  %3 = load i64, ptr %tv_sec, align 8
  %tv_usec = getelementptr inbounds %struct.timeval, ptr %_now, i32 0, i32 1
  %4 = load i64, ptr %tv_usec, align 8
  %5 = load i32, ptr %type.addr, align 4
  call void (ptr, ...) @qemu_log(ptr noundef @.str.27, i32 noundef %call10, i64 noundef %3, i64 noundef %4, i32 noundef %5)
  br label %if.end

if.else:                                          ; preds = %if.then
  %6 = load i32, ptr %type.addr, align 4
  call void (ptr, ...) @qemu_log(ptr noundef @.str.28, i32 noundef %6)
  br label %if.end

if.end:                                           ; preds = %if.else, %if.then8
  br label %if.end11

if.end11:                                         ; preds = %if.end, %land.lhs.true5, %land.lhs.true, %entry
  ret void
}

declare i32 @net_rx_pkt_calc_rss_hash(ptr noundef, i32 noundef, ptr noundef) #1

declare ptr @net_rx_pkt_get_vhdr(ptr noundef) #1

declare zeroext i1 @net_rx_pkt_fix_l4_csum(ptr noundef) #1

declare ptr @net_rx_pkt_get_iovec(ptr noundef) #1

; Function Attrs: nounwind sspstrong uwtable
define internal zeroext i1 @e1000e_do_ps(ptr noundef %core, ptr noundef %pkt, ptr noundef %hdr_len) #0 {
entry:
  %retval = alloca i1, align 1
  %core.addr = alloca ptr, align 8
  %pkt.addr = alloca ptr, align 8
  %hdr_len.addr = alloca ptr, align 8
  %hasip4 = alloca i8, align 1
  %hasip6 = alloca i8, align 1
  %l4hdr_proto = alloca i32, align 4
  %fragment = alloca i8, align 1
  store ptr %core, ptr %core.addr, align 8
  store ptr %pkt, ptr %pkt.addr, align 8
  store ptr %hdr_len, ptr %hdr_len.addr, align 8
  %0 = load ptr, ptr %core.addr, align 8
  %call = call zeroext i1 @e1000e_rx_use_ps_descriptor(ptr noundef %0)
  br i1 %call, label %if.end, label %if.then

if.then:                                          ; preds = %entry
  store i1 false, ptr %retval, align 1
  br label %return

if.end:                                           ; preds = %entry
  %1 = load ptr, ptr %pkt.addr, align 8
  call void @net_rx_pkt_get_protocols(ptr noundef %1, ptr noundef %hasip4, ptr noundef %hasip6, ptr noundef %l4hdr_proto)
  %2 = load i8, ptr %hasip4, align 1
  %tobool = trunc i8 %2 to i1
  br i1 %tobool, label %if.then1, label %if.else

if.then1:                                         ; preds = %if.end
  %3 = load ptr, ptr %pkt.addr, align 8
  %call2 = call ptr @net_rx_pkt_get_ip4_info(ptr noundef %3)
  %fragment3 = getelementptr inbounds %struct.eth_ip4_hdr_info_st, ptr %call2, i32 0, i32 1
  %4 = load i8, ptr %fragment3, align 4
  %tobool4 = trunc i8 %4 to i1
  %frombool = zext i1 %tobool4 to i8
  store i8 %frombool, ptr %fragment, align 1
  br label %if.end13

if.else:                                          ; preds = %if.end
  %5 = load i8, ptr %hasip6, align 1
  %tobool5 = trunc i8 %5 to i1
  br i1 %tobool5, label %if.then6, label %if.else11

if.then6:                                         ; preds = %if.else
  %6 = load ptr, ptr %pkt.addr, align 8
  %call7 = call ptr @net_rx_pkt_get_ip6_info(ptr noundef %6)
  %fragment8 = getelementptr inbounds %struct.eth_ip6_hdr_info_st, ptr %call7, i32 0, i32 8
  %7 = load i8, ptr %fragment8, align 1
  %tobool9 = trunc i8 %7 to i1
  %frombool10 = zext i1 %tobool9 to i8
  store i8 %frombool10, ptr %fragment, align 1
  br label %if.end12

if.else11:                                        ; preds = %if.else
  store i1 false, ptr %retval, align 1
  br label %return

if.end12:                                         ; preds = %if.then6
  br label %if.end13

if.end13:                                         ; preds = %if.end12, %if.then1
  %8 = load i8, ptr %fragment, align 1
  %tobool14 = trunc i8 %8 to i1
  br i1 %tobool14, label %land.lhs.true, label %if.end17

land.lhs.true:                                    ; preds = %if.end13
  %9 = load ptr, ptr %core.addr, align 8
  %mac = getelementptr inbounds %struct.E1000Core, ptr %9, i32 0, i32 0
  %arrayidx = getelementptr [32768 x i32], ptr %mac, i64 0, i64 5122
  %10 = load i32, ptr %arrayidx, align 8
  %and = and i32 %10, 16384
  %tobool15 = icmp ne i32 %and, 0
  br i1 %tobool15, label %if.then16, label %if.end17

if.then16:                                        ; preds = %land.lhs.true
  store i1 false, ptr %retval, align 1
  br label %return

if.end17:                                         ; preds = %land.lhs.true, %if.end13
  %11 = load i32, ptr %l4hdr_proto, align 4
  %cmp = icmp eq i32 %11, 1
  br i1 %cmp, label %if.then19, label %lor.lhs.false

lor.lhs.false:                                    ; preds = %if.end17
  %12 = load i32, ptr %l4hdr_proto, align 4
  %cmp18 = icmp eq i32 %12, 2
  br i1 %cmp18, label %if.then19, label %if.else21

if.then19:                                        ; preds = %lor.lhs.false, %if.end17
  %13 = load ptr, ptr %pkt.addr, align 8
  %call20 = call i64 @net_rx_pkt_get_l5_hdr_offset(ptr noundef %13)
  %14 = load ptr, ptr %hdr_len.addr, align 8
  store i64 %call20, ptr %14, align 8
  br label %if.end23

if.else21:                                        ; preds = %lor.lhs.false
  %15 = load ptr, ptr %pkt.addr, align 8
  %call22 = call i64 @net_rx_pkt_get_l4_hdr_offset(ptr noundef %15)
  %16 = load ptr, ptr %hdr_len.addr, align 8
  store i64 %call22, ptr %16, align 8
  br label %if.end23

if.end23:                                         ; preds = %if.else21, %if.then19
  %17 = load ptr, ptr %hdr_len.addr, align 8
  %18 = load i64, ptr %17, align 8
  %19 = load ptr, ptr %core.addr, align 8
  %rxbuf_sizes = getelementptr inbounds %struct.E1000Core, ptr %19, i32 0, i32 3
  %arrayidx24 = getelementptr [4 x i32], ptr %rxbuf_sizes, i64 0, i64 0
  %20 = load i32, ptr %arrayidx24, align 8
  %conv = zext i32 %20 to i64
  %cmp25 = icmp ugt i64 %18, %conv
  br i1 %cmp25, label %if.then31, label %lor.lhs.false27

lor.lhs.false27:                                  ; preds = %if.end23
  %21 = load ptr, ptr %hdr_len.addr, align 8
  %22 = load i64, ptr %21, align 8
  %23 = load ptr, ptr %pkt.addr, align 8
  %call28 = call i64 @net_rx_pkt_get_total_len(ptr noundef %23)
  %cmp29 = icmp ugt i64 %22, %call28
  br i1 %cmp29, label %if.then31, label %if.end32

if.then31:                                        ; preds = %lor.lhs.false27, %if.end23
  store i1 false, ptr %retval, align 1
  br label %return

if.end32:                                         ; preds = %lor.lhs.false27
  store i1 true, ptr %retval, align 1
  br label %return

return:                                           ; preds = %if.end32, %if.then31, %if.then16, %if.else11, %if.then
  %24 = load i1, ptr %retval, align 1
  ret i1 %24
}

; Function Attrs: nounwind sspstrong uwtable
define internal zeroext i1 @e1000e_ring_empty(ptr noundef %core, ptr noundef %r) #0 {
entry:
  %core.addr = alloca ptr, align 8
  %r.addr = alloca ptr, align 8
  store ptr %core, ptr %core.addr, align 8
  store ptr %r, ptr %r.addr, align 8
  %0 = load ptr, ptr %core.addr, align 8
  %mac = getelementptr inbounds %struct.E1000Core, ptr %0, i32 0, i32 0
  %1 = load ptr, ptr %r.addr, align 8
  %dh = getelementptr inbounds %struct.E1000ERingInfo, ptr %1, i32 0, i32 3
  %2 = load i32, ptr %dh, align 4
  %idxprom = sext i32 %2 to i64
  %arrayidx = getelementptr [32768 x i32], ptr %mac, i64 0, i64 %idxprom
  %3 = load i32, ptr %arrayidx, align 4
  %4 = load ptr, ptr %core.addr, align 8
  %mac1 = getelementptr inbounds %struct.E1000Core, ptr %4, i32 0, i32 0
  %5 = load ptr, ptr %r.addr, align 8
  %dt = getelementptr inbounds %struct.E1000ERingInfo, ptr %5, i32 0, i32 4
  %6 = load i32, ptr %dt, align 4
  %idxprom2 = sext i32 %6 to i64
  %arrayidx3 = getelementptr [32768 x i32], ptr %mac1, i64 0, i64 %idxprom2
  %7 = load i32, ptr %arrayidx3, align 4
  %cmp = icmp eq i32 %3, %7
  br i1 %cmp, label %lor.end, label %lor.rhs

lor.rhs:                                          ; preds = %entry
  %8 = load ptr, ptr %core.addr, align 8
  %mac4 = getelementptr inbounds %struct.E1000Core, ptr %8, i32 0, i32 0
  %9 = load ptr, ptr %r.addr, align 8
  %dt5 = getelementptr inbounds %struct.E1000ERingInfo, ptr %9, i32 0, i32 4
  %10 = load i32, ptr %dt5, align 4
  %idxprom6 = sext i32 %10 to i64
  %arrayidx7 = getelementptr [32768 x i32], ptr %mac4, i64 0, i64 %idxprom6
  %11 = load i32, ptr %arrayidx7, align 4
  %12 = load ptr, ptr %core.addr, align 8
  %mac8 = getelementptr inbounds %struct.E1000Core, ptr %12, i32 0, i32 0
  %13 = load ptr, ptr %r.addr, align 8
  %dlen = getelementptr inbounds %struct.E1000ERingInfo, ptr %13, i32 0, i32 2
  %14 = load i32, ptr %dlen, align 4
  %idxprom9 = sext i32 %14 to i64
  %arrayidx10 = getelementptr [32768 x i32], ptr %mac8, i64 0, i64 %idxprom9
  %15 = load i32, ptr %arrayidx10, align 4
  %div = udiv i32 %15, 16
  %cmp11 = icmp uge i32 %11, %div
  br label %lor.end

lor.end:                                          ; preds = %lor.rhs, %entry
  %16 = phi i1 [ true, %entry ], [ %cmp11, %lor.rhs ]
  ret i1 %16
}

; Function Attrs: nounwind sspstrong uwtable
define internal i64 @e1000e_ring_head_descr(ptr noundef %core, ptr noundef %r) #0 {
entry:
  %core.addr = alloca ptr, align 8
  %r.addr = alloca ptr, align 8
  store ptr %core, ptr %core.addr, align 8
  store ptr %r, ptr %r.addr, align 8
  %0 = load ptr, ptr %core.addr, align 8
  %1 = load ptr, ptr %r.addr, align 8
  %call = call i64 @e1000e_ring_base(ptr noundef %0, ptr noundef %1)
  %2 = load ptr, ptr %core.addr, align 8
  %mac = getelementptr inbounds %struct.E1000Core, ptr %2, i32 0, i32 0
  %3 = load ptr, ptr %r.addr, align 8
  %dh = getelementptr inbounds %struct.E1000ERingInfo, ptr %3, i32 0, i32 3
  %4 = load i32, ptr %dh, align 4
  %idxprom = sext i32 %4 to i64
  %arrayidx = getelementptr [32768 x i32], ptr %mac, i64 0, i64 %idxprom
  %5 = load i32, ptr %arrayidx, align 4
  %mul = mul i32 16, %5
  %conv = zext i32 %mul to i64
  %add = add i64 %call, %conv
  ret i64 %add
}

; Function Attrs: nounwind sspstrong uwtable
define internal i32 @pci_dma_read(ptr noundef %dev, i64 noundef %addr, ptr noundef %buf, i64 noundef %len) #0 {
entry:
  %dev.addr = alloca ptr, align 8
  %addr.addr = alloca i64, align 8
  %buf.addr = alloca ptr, align 8
  %len.addr = alloca i64, align 8
  %.compoundliteral = alloca %struct.MemTxAttrs, align 4
  store ptr %dev, ptr %dev.addr, align 8
  store i64 %addr, ptr %addr.addr, align 8
  store ptr %buf, ptr %buf.addr, align 8
  store i64 %len, ptr %len.addr, align 8
  %0 = load ptr, ptr %dev.addr, align 8
  %1 = load i64, ptr %addr.addr, align 8
  %2 = load ptr, ptr %buf.addr, align 8
  %3 = load i64, ptr %len.addr, align 8
  %bf.load = load i32, ptr %.compoundliteral, align 4
  %bf.clear = and i32 %bf.load, -2
  %bf.set = or i32 %bf.clear, 1
  store i32 %bf.set, ptr %.compoundliteral, align 4
  %bf.load1 = load i32, ptr %.compoundliteral, align 4
  %bf.clear2 = and i32 %bf.load1, -3
  %bf.set3 = or i32 %bf.clear2, 0
  store i32 %bf.set3, ptr %.compoundliteral, align 4
  %bf.load4 = load i32, ptr %.compoundliteral, align 4
  %bf.clear5 = and i32 %bf.load4, -13
  %bf.set6 = or i32 %bf.clear5, 0
  store i32 %bf.set6, ptr %.compoundliteral, align 4
  %bf.load7 = load i32, ptr %.compoundliteral, align 4
  %bf.clear8 = and i32 %bf.load7, -17
  %bf.set9 = or i32 %bf.clear8, 0
  store i32 %bf.set9, ptr %.compoundliteral, align 4
  %bf.load10 = load i32, ptr %.compoundliteral, align 4
  %bf.clear11 = and i32 %bf.load10, -33
  %bf.set12 = or i32 %bf.clear11, 0
  store i32 %bf.set12, ptr %.compoundliteral, align 4
  %bf.load13 = load i32, ptr %.compoundliteral, align 4
  %bf.clear14 = and i32 %bf.load13, -4194241
  %bf.set15 = or i32 %bf.clear14, 0
  store i32 %bf.set15, ptr %.compoundliteral, align 4
  %bf.load16 = load i32, ptr %.compoundliteral, align 4
  %bf.clear17 = and i32 %bf.load16, -4194305
  %bf.set18 = or i32 %bf.clear17, 0
  store i32 %bf.set18, ptr %.compoundliteral, align 4
  %bf.load19 = load i32, ptr %.compoundliteral, align 4
  %bf.clear20 = and i32 %bf.load19, -8388609
  %bf.set21 = or i32 %bf.clear20, 0
  store i32 %bf.set21, ptr %.compoundliteral, align 4
  %bf.load22 = load i32, ptr %.compoundliteral, align 4
  %bf.clear23 = and i32 %bf.load22, -16777217
  %bf.set24 = or i32 %bf.clear23, 0
  store i32 %bf.set24, ptr %.compoundliteral, align 4
  %bf.load25 = load i32, ptr %.compoundliteral, align 4
  %bf.clear26 = and i32 %bf.load25, -33554433
  %bf.set27 = or i32 %bf.clear26, 0
  store i32 %bf.set27, ptr %.compoundliteral, align 4
  %coerce.dive = getelementptr inbounds %struct.MemTxAttrs, ptr %.compoundliteral, i32 0, i32 0
  %4 = load i32, ptr %coerce.dive, align 4
  %call = call i32 @pci_dma_rw(ptr noundef %0, i64 noundef %1, ptr noundef %2, i64 noundef %3, i32 noundef 0, i32 %4)
  ret i32 %call
}

; Function Attrs: nounwind sspstrong uwtable
define internal void @trace_e1000e_rx_descr(i32 noundef %ridx, i64 noundef %base, i8 noundef zeroext %len) #0 {
entry:
  %ridx.addr = alloca i32, align 4
  %base.addr = alloca i64, align 8
  %len.addr = alloca i8, align 1
  store i32 %ridx, ptr %ridx.addr, align 4
  store i64 %base, ptr %base.addr, align 8
  store i8 %len, ptr %len.addr, align 1
  %0 = load i32, ptr %ridx.addr, align 4
  %1 = load i64, ptr %base.addr, align 8
  %2 = load i8, ptr %len.addr, align 1
  call void @_nocheck__trace_e1000e_rx_descr(i32 noundef %0, i64 noundef %1, i8 noundef zeroext %2)
  ret void
}

; Function Attrs: nounwind sspstrong uwtable
define internal void @e1000e_read_rx_descr(ptr noundef %core, ptr noundef %desc, ptr noundef %buff_addr) #0 {
entry:
  %core.addr = alloca ptr, align 8
  %desc.addr = alloca ptr, align 8
  %buff_addr.addr = alloca ptr, align 8
  store ptr %core, ptr %core.addr, align 8
  store ptr %desc, ptr %desc.addr, align 8
  store ptr %buff_addr, ptr %buff_addr.addr, align 8
  %0 = load ptr, ptr %core.addr, align 8
  %call = call zeroext i1 @e1000e_rx_use_legacy_descriptor(ptr noundef %0)
  br i1 %call, label %if.then, label %if.else

if.then:                                          ; preds = %entry
  %1 = load ptr, ptr %core.addr, align 8
  %2 = load ptr, ptr %desc.addr, align 8
  %3 = load ptr, ptr %buff_addr.addr, align 8
  %arrayidx = getelementptr i64, ptr %3, i64 0
  call void @e1000e_read_lgcy_rx_descr(ptr noundef %1, ptr noundef %2, ptr noundef %arrayidx)
  %4 = load ptr, ptr %buff_addr.addr, align 8
  %arrayidx1 = getelementptr i64, ptr %4, i64 3
  store i64 0, ptr %arrayidx1, align 8
  %5 = load ptr, ptr %buff_addr.addr, align 8
  %arrayidx2 = getelementptr i64, ptr %5, i64 2
  store i64 0, ptr %arrayidx2, align 8
  %6 = load ptr, ptr %buff_addr.addr, align 8
  %arrayidx3 = getelementptr i64, ptr %6, i64 1
  store i64 0, ptr %arrayidx3, align 8
  br label %if.end11

if.else:                                          ; preds = %entry
  %7 = load ptr, ptr %core.addr, align 8
  %mac = getelementptr inbounds %struct.E1000Core, ptr %7, i32 0, i32 0
  %arrayidx4 = getelementptr [32768 x i32], ptr %mac, i64 0, i64 64
  %8 = load i32, ptr %arrayidx4, align 8
  %and = and i32 %8, 1024
  %tobool = icmp ne i32 %and, 0
  br i1 %tobool, label %if.then5, label %if.else6

if.then5:                                         ; preds = %if.else
  %9 = load ptr, ptr %core.addr, align 8
  %10 = load ptr, ptr %desc.addr, align 8
  %11 = load ptr, ptr %buff_addr.addr, align 8
  call void @e1000e_read_ps_rx_descr(ptr noundef %9, ptr noundef %10, ptr noundef %11)
  br label %if.end

if.else6:                                         ; preds = %if.else
  %12 = load ptr, ptr %core.addr, align 8
  %13 = load ptr, ptr %desc.addr, align 8
  %14 = load ptr, ptr %buff_addr.addr, align 8
  %arrayidx7 = getelementptr i64, ptr %14, i64 0
  call void @e1000e_read_ext_rx_descr(ptr noundef %12, ptr noundef %13, ptr noundef %arrayidx7)
  %15 = load ptr, ptr %buff_addr.addr, align 8
  %arrayidx8 = getelementptr i64, ptr %15, i64 3
  store i64 0, ptr %arrayidx8, align 8
  %16 = load ptr, ptr %buff_addr.addr, align 8
  %arrayidx9 = getelementptr i64, ptr %16, i64 2
  store i64 0, ptr %arrayidx9, align 8
  %17 = load ptr, ptr %buff_addr.addr, align 8
  %arrayidx10 = getelementptr i64, ptr %17, i64 1
  store i64 0, ptr %arrayidx10, align 8
  br label %if.end

if.end:                                           ; preds = %if.else6, %if.then5
  br label %if.end11

if.end11:                                         ; preds = %if.end, %if.then
  ret void
}

; Function Attrs: nounwind sspstrong uwtable
define internal void @e1000e_write_hdr_frag_to_rx_buffers(ptr noundef %core, ptr noundef %ba, ptr noundef %bastate, ptr noundef %data, i64 noundef %data_len) #0 {
entry:
  %core.addr = alloca ptr, align 8
  %ba.addr = alloca ptr, align 8
  %bastate.addr = alloca ptr, align 8
  %data.addr = alloca ptr, align 8
  %data_len.addr = alloca i64, align 8
  store ptr %core, ptr %core.addr, align 8
  store ptr %ba, ptr %ba.addr, align 8
  store ptr %bastate, ptr %bastate.addr, align 8
  store ptr %data, ptr %data.addr, align 8
  store i64 %data_len, ptr %data_len.addr, align 8
  %0 = load i64, ptr %data_len.addr, align 8
  %1 = load ptr, ptr %core.addr, align 8
  %rxbuf_sizes = getelementptr inbounds %struct.E1000Core, ptr %1, i32 0, i32 3
  %arrayidx = getelementptr [4 x i32], ptr %rxbuf_sizes, i64 0, i64 0
  %2 = load i32, ptr %arrayidx, align 8
  %3 = load ptr, ptr %bastate.addr, align 8
  %written = getelementptr inbounds %struct.E1000EBAState, ptr %3, i32 0, i32 0
  %arrayidx1 = getelementptr [4 x i16], ptr %written, i64 0, i64 0
  %4 = load i16, ptr %arrayidx1, align 2
  %conv = zext i16 %4 to i32
  %sub = sub i32 %2, %conv
  %conv2 = zext i32 %sub to i64
  %cmp = icmp ule i64 %0, %conv2
  br i1 %cmp, label %if.then, label %if.else

if.then:                                          ; preds = %entry
  br label %if.end

if.else:                                          ; preds = %entry
  call void @__assert_fail(ptr noundef @.str.34, ptr noundef @.str.3, i32 noundef 1412, ptr noundef @__PRETTY_FUNCTION__.e1000e_write_hdr_frag_to_rx_buffers) #9
  unreachable

if.end:                                           ; preds = %if.then
  %5 = load ptr, ptr %core.addr, align 8
  %owner = getelementptr inbounds %struct.E1000Core, ptr %5, i32 0, i32 26
  %6 = load ptr, ptr %owner, align 8
  %7 = load ptr, ptr %ba.addr, align 8
  %arrayidx4 = getelementptr i64, ptr %7, i64 0
  %8 = load i64, ptr %arrayidx4, align 8
  %9 = load ptr, ptr %bastate.addr, align 8
  %written5 = getelementptr inbounds %struct.E1000EBAState, ptr %9, i32 0, i32 0
  %arrayidx6 = getelementptr [4 x i16], ptr %written5, i64 0, i64 0
  %10 = load i16, ptr %arrayidx6, align 2
  %conv7 = zext i16 %10 to i64
  %add = add i64 %8, %conv7
  %11 = load ptr, ptr %data.addr, align 8
  %12 = load i64, ptr %data_len.addr, align 8
  %call = call i32 @pci_dma_write(ptr noundef %6, i64 noundef %add, ptr noundef %11, i64 noundef %12)
  %13 = load i64, ptr %data_len.addr, align 8
  %14 = load ptr, ptr %bastate.addr, align 8
  %written8 = getelementptr inbounds %struct.E1000EBAState, ptr %14, i32 0, i32 0
  %arrayidx9 = getelementptr [4 x i16], ptr %written8, i64 0, i64 0
  %15 = load i16, ptr %arrayidx9, align 2
  %conv10 = zext i16 %15 to i64
  %add11 = add i64 %conv10, %13
  %conv12 = trunc i64 %add11 to i16
  store i16 %conv12, ptr %arrayidx9, align 2
  %16 = load ptr, ptr %bastate.addr, align 8
  %cur_idx = getelementptr inbounds %struct.E1000EBAState, ptr %16, i32 0, i32 1
  store i8 1, ptr %cur_idx, align 2
  ret void
}

; Function Attrs: nounwind sspstrong uwtable
define internal void @e1000e_write_payload_frag_to_rx_buffers(ptr noundef %core, ptr noundef %ba, ptr noundef %bastate, ptr noundef %data, i64 noundef %data_len) #0 {
entry:
  %core.addr = alloca ptr, align 8
  %ba.addr = alloca ptr, align 8
  %bastate.addr = alloca ptr, align 8
  %data.addr = alloca ptr, align 8
  %data_len.addr = alloca i64, align 8
  %cur_buf_len = alloca i32, align 4
  %cur_buf_bytes_left = alloca i32, align 4
  %bytes_to_write = alloca i32, align 4
  %_a7 = alloca i64, align 8
  %_b8 = alloca i64, align 8
  %tmp = alloca i64, align 8
  store ptr %core, ptr %core.addr, align 8
  store ptr %ba, ptr %ba.addr, align 8
  store ptr %bastate, ptr %bastate.addr, align 8
  store ptr %data, ptr %data.addr, align 8
  store i64 %data_len, ptr %data_len.addr, align 8
  br label %while.cond

while.cond:                                       ; preds = %if.end47, %entry
  %0 = load i64, ptr %data_len.addr, align 8
  %cmp = icmp ugt i64 %0, 0
  br i1 %cmp, label %while.body, label %while.end

while.body:                                       ; preds = %while.cond
  %1 = load ptr, ptr %core.addr, align 8
  %rxbuf_sizes = getelementptr inbounds %struct.E1000Core, ptr %1, i32 0, i32 3
  %2 = load ptr, ptr %bastate.addr, align 8
  %cur_idx = getelementptr inbounds %struct.E1000EBAState, ptr %2, i32 0, i32 1
  %3 = load i8, ptr %cur_idx, align 2
  %idxprom = zext i8 %3 to i64
  %arrayidx = getelementptr [4 x i32], ptr %rxbuf_sizes, i64 0, i64 %idxprom
  %4 = load i32, ptr %arrayidx, align 4
  store i32 %4, ptr %cur_buf_len, align 4
  %5 = load i32, ptr %cur_buf_len, align 4
  %6 = load ptr, ptr %bastate.addr, align 8
  %written = getelementptr inbounds %struct.E1000EBAState, ptr %6, i32 0, i32 0
  %7 = load ptr, ptr %bastate.addr, align 8
  %cur_idx1 = getelementptr inbounds %struct.E1000EBAState, ptr %7, i32 0, i32 1
  %8 = load i8, ptr %cur_idx1, align 2
  %idxprom2 = zext i8 %8 to i64
  %arrayidx3 = getelementptr [4 x i16], ptr %written, i64 0, i64 %idxprom2
  %9 = load i16, ptr %arrayidx3, align 2
  %conv = zext i16 %9 to i32
  %sub = sub i32 %5, %conv
  store i32 %sub, ptr %cur_buf_bytes_left, align 4
  %10 = load i64, ptr %data_len.addr, align 8
  store i64 %10, ptr %_a7, align 8
  %11 = load i32, ptr %cur_buf_bytes_left, align 4
  %conv4 = zext i32 %11 to i64
  store i64 %conv4, ptr %_b8, align 8
  %12 = load i64, ptr %_a7, align 8
  %13 = load i64, ptr %_b8, align 8
  %cmp5 = icmp ult i64 %12, %13
  br i1 %cmp5, label %cond.true, label %cond.false

cond.true:                                        ; preds = %while.body
  %14 = load i64, ptr %_a7, align 8
  br label %cond.end

cond.false:                                       ; preds = %while.body
  %15 = load i64, ptr %_b8, align 8
  br label %cond.end

cond.end:                                         ; preds = %cond.false, %cond.true
  %cond = phi i64 [ %14, %cond.true ], [ %15, %cond.false ]
  store i64 %cond, ptr %tmp, align 8
  %16 = load i64, ptr %tmp, align 8
  %conv7 = trunc i64 %16 to i32
  store i32 %conv7, ptr %bytes_to_write, align 4
  %17 = load ptr, ptr %bastate.addr, align 8
  %cur_idx8 = getelementptr inbounds %struct.E1000EBAState, ptr %17, i32 0, i32 1
  %18 = load i8, ptr %cur_idx8, align 2
  %19 = load ptr, ptr %ba.addr, align 8
  %20 = load ptr, ptr %bastate.addr, align 8
  %cur_idx9 = getelementptr inbounds %struct.E1000EBAState, ptr %20, i32 0, i32 1
  %21 = load i8, ptr %cur_idx9, align 2
  %idxprom10 = zext i8 %21 to i64
  %arrayidx11 = getelementptr i64, ptr %19, i64 %idxprom10
  %22 = load i64, ptr %arrayidx11, align 8
  %23 = load ptr, ptr %bastate.addr, align 8
  %written12 = getelementptr inbounds %struct.E1000EBAState, ptr %23, i32 0, i32 0
  %24 = load ptr, ptr %bastate.addr, align 8
  %cur_idx13 = getelementptr inbounds %struct.E1000EBAState, ptr %24, i32 0, i32 1
  %25 = load i8, ptr %cur_idx13, align 2
  %idxprom14 = zext i8 %25 to i64
  %arrayidx15 = getelementptr [4 x i16], ptr %written12, i64 0, i64 %idxprom14
  %26 = load i16, ptr %arrayidx15, align 2
  %27 = load ptr, ptr %data.addr, align 8
  %28 = load i32, ptr %bytes_to_write, align 4
  call void @trace_e1000e_rx_desc_buff_write(i8 noundef zeroext %18, i64 noundef %22, i16 noundef zeroext %26, ptr noundef %27, i32 noundef %28)
  %29 = load ptr, ptr %core.addr, align 8
  %owner = getelementptr inbounds %struct.E1000Core, ptr %29, i32 0, i32 26
  %30 = load ptr, ptr %owner, align 8
  %31 = load ptr, ptr %ba.addr, align 8
  %32 = load ptr, ptr %bastate.addr, align 8
  %cur_idx16 = getelementptr inbounds %struct.E1000EBAState, ptr %32, i32 0, i32 1
  %33 = load i8, ptr %cur_idx16, align 2
  %idxprom17 = zext i8 %33 to i64
  %arrayidx18 = getelementptr i64, ptr %31, i64 %idxprom17
  %34 = load i64, ptr %arrayidx18, align 8
  %35 = load ptr, ptr %bastate.addr, align 8
  %written19 = getelementptr inbounds %struct.E1000EBAState, ptr %35, i32 0, i32 0
  %36 = load ptr, ptr %bastate.addr, align 8
  %cur_idx20 = getelementptr inbounds %struct.E1000EBAState, ptr %36, i32 0, i32 1
  %37 = load i8, ptr %cur_idx20, align 2
  %idxprom21 = zext i8 %37 to i64
  %arrayidx22 = getelementptr [4 x i16], ptr %written19, i64 0, i64 %idxprom21
  %38 = load i16, ptr %arrayidx22, align 2
  %conv23 = zext i16 %38 to i64
  %add = add i64 %34, %conv23
  %39 = load ptr, ptr %data.addr, align 8
  %40 = load i32, ptr %bytes_to_write, align 4
  %conv24 = zext i32 %40 to i64
  %call = call i32 @pci_dma_write(ptr noundef %30, i64 noundef %add, ptr noundef %39, i64 noundef %conv24)
  %41 = load i32, ptr %bytes_to_write, align 4
  %42 = load ptr, ptr %bastate.addr, align 8
  %written25 = getelementptr inbounds %struct.E1000EBAState, ptr %42, i32 0, i32 0
  %43 = load ptr, ptr %bastate.addr, align 8
  %cur_idx26 = getelementptr inbounds %struct.E1000EBAState, ptr %43, i32 0, i32 1
  %44 = load i8, ptr %cur_idx26, align 2
  %idxprom27 = zext i8 %44 to i64
  %arrayidx28 = getelementptr [4 x i16], ptr %written25, i64 0, i64 %idxprom27
  %45 = load i16, ptr %arrayidx28, align 2
  %conv29 = zext i16 %45 to i32
  %add30 = add i32 %conv29, %41
  %conv31 = trunc i32 %add30 to i16
  store i16 %conv31, ptr %arrayidx28, align 2
  %46 = load i32, ptr %bytes_to_write, align 4
  %47 = load ptr, ptr %data.addr, align 8
  %idx.ext = zext i32 %46 to i64
  %add.ptr = getelementptr i8, ptr %47, i64 %idx.ext
  store ptr %add.ptr, ptr %data.addr, align 8
  %48 = load i32, ptr %bytes_to_write, align 4
  %conv32 = zext i32 %48 to i64
  %49 = load i64, ptr %data_len.addr, align 8
  %sub33 = sub i64 %49, %conv32
  store i64 %sub33, ptr %data_len.addr, align 8
  %50 = load ptr, ptr %bastate.addr, align 8
  %written34 = getelementptr inbounds %struct.E1000EBAState, ptr %50, i32 0, i32 0
  %51 = load ptr, ptr %bastate.addr, align 8
  %cur_idx35 = getelementptr inbounds %struct.E1000EBAState, ptr %51, i32 0, i32 1
  %52 = load i8, ptr %cur_idx35, align 2
  %idxprom36 = zext i8 %52 to i64
  %arrayidx37 = getelementptr [4 x i16], ptr %written34, i64 0, i64 %idxprom36
  %53 = load i16, ptr %arrayidx37, align 2
  %conv38 = zext i16 %53 to i32
  %54 = load i32, ptr %cur_buf_len, align 4
  %cmp39 = icmp eq i32 %conv38, %54
  br i1 %cmp39, label %if.then, label %if.end

if.then:                                          ; preds = %cond.end
  %55 = load ptr, ptr %bastate.addr, align 8
  %cur_idx41 = getelementptr inbounds %struct.E1000EBAState, ptr %55, i32 0, i32 1
  %56 = load i8, ptr %cur_idx41, align 2
  %inc = add i8 %56, 1
  store i8 %inc, ptr %cur_idx41, align 2
  br label %if.end

if.end:                                           ; preds = %if.then, %cond.end
  %57 = load ptr, ptr %bastate.addr, align 8
  %cur_idx42 = getelementptr inbounds %struct.E1000EBAState, ptr %57, i32 0, i32 1
  %58 = load i8, ptr %cur_idx42, align 2
  %conv43 = zext i8 %58 to i32
  %cmp44 = icmp slt i32 %conv43, 4
  br i1 %cmp44, label %if.then46, label %if.else

if.then46:                                        ; preds = %if.end
  br label %if.end47

if.else:                                          ; preds = %if.end
  call void @__assert_fail(ptr noundef @.str.35, ptr noundef @.str.3, i32 noundef 1451, ptr noundef @__PRETTY_FUNCTION__.e1000e_write_payload_frag_to_rx_buffers) #9
  unreachable

if.end47:                                         ; preds = %if.then46
  br label %while.cond, !llvm.loop !17

while.end:                                        ; preds = %while.cond
  ret void
}

; Function Attrs: nounwind sspstrong uwtable
define internal void @trace_e1000e_rx_null_descriptor() #0 {
entry:
  call void @_nocheck__trace_e1000e_rx_null_descriptor()
  ret void
}

; Function Attrs: nounwind sspstrong uwtable
define internal void @e1000e_write_rx_descr(ptr noundef %core, ptr noundef %desc, ptr noundef %pkt, ptr noundef %rss_info, i64 noundef %ps_hdr_len, ptr noundef %written) #0 {
entry:
  %core.addr = alloca ptr, align 8
  %desc.addr = alloca ptr, align 8
  %pkt.addr = alloca ptr, align 8
  %rss_info.addr = alloca ptr, align 8
  %ps_hdr_len.addr = alloca i64, align 8
  %written.addr = alloca ptr, align 8
  store ptr %core, ptr %core.addr, align 8
  store ptr %desc, ptr %desc.addr, align 8
  store ptr %pkt, ptr %pkt.addr, align 8
  store ptr %rss_info, ptr %rss_info.addr, align 8
  store i64 %ps_hdr_len, ptr %ps_hdr_len.addr, align 8
  store ptr %written, ptr %written.addr, align 8
  %0 = load ptr, ptr %core.addr, align 8
  %call = call zeroext i1 @e1000e_rx_use_legacy_descriptor(ptr noundef %0)
  br i1 %call, label %if.then, label %if.else2

if.then:                                          ; preds = %entry
  %1 = load i64, ptr %ps_hdr_len.addr, align 8
  %cmp = icmp eq i64 %1, 0
  br i1 %cmp, label %if.then1, label %if.else

if.then1:                                         ; preds = %if.then
  br label %if.end

if.else:                                          ; preds = %if.then
  call void @__assert_fail(ptr noundef @.str.40, ptr noundef @.str.3, i32 noundef 1336, ptr noundef @__PRETTY_FUNCTION__.e1000e_write_rx_descr) #9
  unreachable

if.end:                                           ; preds = %if.then1
  %2 = load ptr, ptr %core.addr, align 8
  %3 = load ptr, ptr %desc.addr, align 8
  %4 = load ptr, ptr %pkt.addr, align 8
  %5 = load ptr, ptr %rss_info.addr, align 8
  %6 = load ptr, ptr %written.addr, align 8
  %arrayidx = getelementptr [4 x i16], ptr %6, i64 0, i64 0
  %7 = load i16, ptr %arrayidx, align 2
  call void @e1000e_write_lgcy_rx_descr(ptr noundef %2, ptr noundef %3, ptr noundef %4, ptr noundef %5, i16 noundef zeroext %7)
  br label %if.end12

if.else2:                                         ; preds = %entry
  %8 = load ptr, ptr %core.addr, align 8
  %mac = getelementptr inbounds %struct.E1000Core, ptr %8, i32 0, i32 0
  %arrayidx3 = getelementptr [32768 x i32], ptr %mac, i64 0, i64 64
  %9 = load i32, ptr %arrayidx3, align 8
  %and = and i32 %9, 1024
  %tobool = icmp ne i32 %and, 0
  br i1 %tobool, label %if.then4, label %if.else5

if.then4:                                         ; preds = %if.else2
  %10 = load ptr, ptr %core.addr, align 8
  %11 = load ptr, ptr %desc.addr, align 8
  %12 = load ptr, ptr %pkt.addr, align 8
  %13 = load ptr, ptr %rss_info.addr, align 8
  %14 = load i64, ptr %ps_hdr_len.addr, align 8
  %15 = load ptr, ptr %written.addr, align 8
  call void @e1000e_write_ps_rx_descr(ptr noundef %10, ptr noundef %11, ptr noundef %12, ptr noundef %13, i64 noundef %14, ptr noundef %15)
  br label %if.end11

if.else5:                                         ; preds = %if.else2
  %16 = load i64, ptr %ps_hdr_len.addr, align 8
  %cmp6 = icmp eq i64 %16, 0
  br i1 %cmp6, label %if.then7, label %if.else8

if.then7:                                         ; preds = %if.else5
  br label %if.end9

if.else8:                                         ; preds = %if.else5
  call void @__assert_fail(ptr noundef @.str.40, ptr noundef @.str.3, i32 noundef 1344, ptr noundef @__PRETTY_FUNCTION__.e1000e_write_rx_descr) #9
  unreachable

if.end9:                                          ; preds = %if.then7
  %17 = load ptr, ptr %core.addr, align 8
  %18 = load ptr, ptr %desc.addr, align 8
  %19 = load ptr, ptr %pkt.addr, align 8
  %20 = load ptr, ptr %rss_info.addr, align 8
  %21 = load ptr, ptr %written.addr, align 8
  %arrayidx10 = getelementptr [4 x i16], ptr %21, i64 0, i64 0
  %22 = load i16, ptr %arrayidx10, align 2
  call void @e1000e_write_ext_rx_descr(ptr noundef %17, ptr noundef %18, ptr noundef %19, ptr noundef %20, i16 noundef zeroext %22)
  br label %if.end11

if.end11:                                         ; preds = %if.end9, %if.then4
  br label %if.end12

if.end12:                                         ; preds = %if.end11, %if.end
  ret void
}

; Function Attrs: nounwind sspstrong uwtable
define internal void @e1000e_pci_dma_write_rx_desc(ptr noundef %core, i64 noundef %addr, ptr noundef %desc, i64 noundef %len) #0 {
entry:
  %core.addr = alloca ptr, align 8
  %addr.addr = alloca i64, align 8
  %desc.addr = alloca ptr, align 8
  %len.addr = alloca i64, align 8
  %dev = alloca ptr, align 8
  %d = alloca ptr, align 8
  %offset = alloca i64, align 8
  %status = alloca i8, align 1
  %d13 = alloca ptr, align 8
  %offset14 = alloca i64, align 8
  %status15 = alloca i32, align 4
  %d29 = alloca ptr, align 8
  %offset30 = alloca i64, align 8
  %status31 = alloca i32, align 4
  store ptr %core, ptr %core.addr, align 8
  store i64 %addr, ptr %addr.addr, align 8
  store ptr %desc, ptr %desc.addr, align 8
  store i64 %len, ptr %len.addr, align 8
  %0 = load ptr, ptr %core.addr, align 8
  %owner = getelementptr inbounds %struct.E1000Core, ptr %0, i32 0, i32 26
  %1 = load ptr, ptr %owner, align 8
  store ptr %1, ptr %dev, align 8
  %2 = load ptr, ptr %core.addr, align 8
  %call = call zeroext i1 @e1000e_rx_use_legacy_descriptor(ptr noundef %2)
  br i1 %call, label %if.then, label %if.else

if.then:                                          ; preds = %entry
  %3 = load ptr, ptr %desc.addr, align 8
  store ptr %3, ptr %d, align 8
  store i64 12, ptr %offset, align 8
  %4 = load ptr, ptr %d, align 8
  %status1 = getelementptr inbounds %struct.e1000_rx_desc, ptr %4, i32 0, i32 3
  %5 = load i8, ptr %status1, align 4
  store i8 %5, ptr %status, align 1
  %6 = load ptr, ptr %d, align 8
  %status2 = getelementptr inbounds %struct.e1000_rx_desc, ptr %6, i32 0, i32 3
  %7 = load i8, ptr %status2, align 4
  %conv = zext i8 %7 to i32
  %and = and i32 %conv, -2
  %conv3 = trunc i32 %and to i8
  store i8 %conv3, ptr %status2, align 4
  %8 = load ptr, ptr %dev, align 8
  %9 = load i64, ptr %addr.addr, align 8
  %10 = load ptr, ptr %desc.addr, align 8
  %11 = load i64, ptr %len.addr, align 8
  %call4 = call i32 @pci_dma_write(ptr noundef %8, i64 noundef %9, ptr noundef %10, i64 noundef %11)
  %12 = load i8, ptr %status, align 1
  %conv5 = zext i8 %12 to i32
  %and6 = and i32 %conv5, 1
  %tobool = icmp ne i32 %and6, 0
  br i1 %tobool, label %if.then7, label %if.end

if.then7:                                         ; preds = %if.then
  %13 = load i8, ptr %status, align 1
  %14 = load ptr, ptr %d, align 8
  %status8 = getelementptr inbounds %struct.e1000_rx_desc, ptr %14, i32 0, i32 3
  store i8 %13, ptr %status8, align 4
  %15 = load ptr, ptr %dev, align 8
  %16 = load i64, ptr %addr.addr, align 8
  %17 = load i64, ptr %offset, align 8
  %add = add i64 %16, %17
  %call9 = call i32 @pci_dma_write(ptr noundef %15, i64 noundef %add, ptr noundef %status, i64 noundef 1)
  br label %if.end

if.end:                                           ; preds = %if.then7, %if.then
  br label %if.end46

if.else:                                          ; preds = %entry
  %18 = load ptr, ptr %core.addr, align 8
  %mac = getelementptr inbounds %struct.E1000Core, ptr %18, i32 0, i32 0
  %arrayidx = getelementptr [32768 x i32], ptr %mac, i64 0, i64 64
  %19 = load i32, ptr %arrayidx, align 8
  %and10 = and i32 %19, 1024
  %tobool11 = icmp ne i32 %and10, 0
  br i1 %tobool11, label %if.then12, label %if.else28

if.then12:                                        ; preds = %if.else
  %20 = load ptr, ptr %desc.addr, align 8
  store ptr %20, ptr %d13, align 8
  store i64 8, ptr %offset14, align 8
  %21 = load ptr, ptr %d13, align 8
  %middle = getelementptr inbounds %struct.anon.9, ptr %21, i32 0, i32 1
  %status_error = getelementptr inbounds %struct.anon.13, ptr %middle, i32 0, i32 0
  %22 = load i32, ptr %status_error, align 8
  store i32 %22, ptr %status15, align 4
  %23 = load ptr, ptr %d13, align 8
  %middle16 = getelementptr inbounds %struct.anon.9, ptr %23, i32 0, i32 1
  %status_error17 = getelementptr inbounds %struct.anon.13, ptr %middle16, i32 0, i32 0
  %24 = load i32, ptr %status_error17, align 8
  %and18 = and i32 %24, -2
  store i32 %and18, ptr %status_error17, align 8
  %25 = load ptr, ptr %dev, align 8
  %26 = load i64, ptr %addr.addr, align 8
  %27 = load ptr, ptr %desc.addr, align 8
  %28 = load i64, ptr %len.addr, align 8
  %call19 = call i32 @pci_dma_write(ptr noundef %25, i64 noundef %26, ptr noundef %27, i64 noundef %28)
  %29 = load i32, ptr %status15, align 4
  %and20 = and i32 %29, 1
  %tobool21 = icmp ne i32 %and20, 0
  br i1 %tobool21, label %if.then22, label %if.end27

if.then22:                                        ; preds = %if.then12
  %30 = load i32, ptr %status15, align 4
  %31 = load ptr, ptr %d13, align 8
  %middle23 = getelementptr inbounds %struct.anon.9, ptr %31, i32 0, i32 1
  %status_error24 = getelementptr inbounds %struct.anon.13, ptr %middle23, i32 0, i32 0
  store i32 %30, ptr %status_error24, align 8
  %32 = load ptr, ptr %dev, align 8
  %33 = load i64, ptr %addr.addr, align 8
  %34 = load i64, ptr %offset14, align 8
  %add25 = add i64 %33, %34
  %call26 = call i32 @pci_dma_write(ptr noundef %32, i64 noundef %add25, ptr noundef %status15, i64 noundef 4)
  br label %if.end27

if.end27:                                         ; preds = %if.then22, %if.then12
  br label %if.end45

if.else28:                                        ; preds = %if.else
  %35 = load ptr, ptr %desc.addr, align 8
  store ptr %35, ptr %d29, align 8
  store i64 8, ptr %offset30, align 8
  %36 = load ptr, ptr %d29, align 8
  %upper = getelementptr inbounds %struct.anon.3, ptr %36, i32 0, i32 1
  %status_error32 = getelementptr inbounds %struct.anon.7, ptr %upper, i32 0, i32 0
  %37 = load i32, ptr %status_error32, align 8
  store i32 %37, ptr %status31, align 4
  %38 = load ptr, ptr %d29, align 8
  %upper33 = getelementptr inbounds %struct.anon.3, ptr %38, i32 0, i32 1
  %status_error34 = getelementptr inbounds %struct.anon.7, ptr %upper33, i32 0, i32 0
  %39 = load i32, ptr %status_error34, align 8
  %and35 = and i32 %39, -2
  store i32 %and35, ptr %status_error34, align 8
  %40 = load ptr, ptr %dev, align 8
  %41 = load i64, ptr %addr.addr, align 8
  %42 = load ptr, ptr %desc.addr, align 8
  %43 = load i64, ptr %len.addr, align 8
  %call36 = call i32 @pci_dma_write(ptr noundef %40, i64 noundef %41, ptr noundef %42, i64 noundef %43)
  %44 = load i32, ptr %status31, align 4
  %and37 = and i32 %44, 1
  %tobool38 = icmp ne i32 %and37, 0
  br i1 %tobool38, label %if.then39, label %if.end44

if.then39:                                        ; preds = %if.else28
  %45 = load i32, ptr %status31, align 4
  %46 = load ptr, ptr %d29, align 8
  %upper40 = getelementptr inbounds %struct.anon.3, ptr %46, i32 0, i32 1
  %status_error41 = getelementptr inbounds %struct.anon.7, ptr %upper40, i32 0, i32 0
  store i32 %45, ptr %status_error41, align 8
  %47 = load ptr, ptr %dev, align 8
  %48 = load i64, ptr %addr.addr, align 8
  %49 = load i64, ptr %offset30, align 8
  %add42 = add i64 %48, %49
  %call43 = call i32 @pci_dma_write(ptr noundef %47, i64 noundef %add42, ptr noundef %status31, i64 noundef 4)
  br label %if.end44

if.end44:                                         ; preds = %if.then39, %if.else28
  br label %if.end45

if.end45:                                         ; preds = %if.end44, %if.end27
  br label %if.end46

if.end46:                                         ; preds = %if.end45, %if.end
  ret void
}

; Function Attrs: nounwind sspstrong uwtable
define internal void @e1000e_ring_advance(ptr noundef %core, ptr noundef %r, i32 noundef %count) #0 {
entry:
  %core.addr = alloca ptr, align 8
  %r.addr = alloca ptr, align 8
  %count.addr = alloca i32, align 4
  store ptr %core, ptr %core.addr, align 8
  store ptr %r, ptr %r.addr, align 8
  store i32 %count, ptr %count.addr, align 4
  %0 = load i32, ptr %count.addr, align 4
  %1 = load ptr, ptr %core.addr, align 8
  %mac = getelementptr inbounds %struct.E1000Core, ptr %1, i32 0, i32 0
  %2 = load ptr, ptr %r.addr, align 8
  %dh = getelementptr inbounds %struct.E1000ERingInfo, ptr %2, i32 0, i32 3
  %3 = load i32, ptr %dh, align 4
  %idxprom = sext i32 %3 to i64
  %arrayidx = getelementptr [32768 x i32], ptr %mac, i64 0, i64 %idxprom
  %4 = load i32, ptr %arrayidx, align 4
  %add = add i32 %4, %0
  store i32 %add, ptr %arrayidx, align 4
  %5 = load ptr, ptr %core.addr, align 8
  %mac1 = getelementptr inbounds %struct.E1000Core, ptr %5, i32 0, i32 0
  %6 = load ptr, ptr %r.addr, align 8
  %dh2 = getelementptr inbounds %struct.E1000ERingInfo, ptr %6, i32 0, i32 3
  %7 = load i32, ptr %dh2, align 4
  %idxprom3 = sext i32 %7 to i64
  %arrayidx4 = getelementptr [32768 x i32], ptr %mac1, i64 0, i64 %idxprom3
  %8 = load i32, ptr %arrayidx4, align 4
  %mul = mul i32 %8, 16
  %9 = load ptr, ptr %core.addr, align 8
  %mac5 = getelementptr inbounds %struct.E1000Core, ptr %9, i32 0, i32 0
  %10 = load ptr, ptr %r.addr, align 8
  %dlen = getelementptr inbounds %struct.E1000ERingInfo, ptr %10, i32 0, i32 2
  %11 = load i32, ptr %dlen, align 4
  %idxprom6 = sext i32 %11 to i64
  %arrayidx7 = getelementptr [32768 x i32], ptr %mac5, i64 0, i64 %idxprom6
  %12 = load i32, ptr %arrayidx7, align 4
  %cmp = icmp uge i32 %mul, %12
  br i1 %cmp, label %if.then, label %if.end

if.then:                                          ; preds = %entry
  %13 = load ptr, ptr %core.addr, align 8
  %mac8 = getelementptr inbounds %struct.E1000Core, ptr %13, i32 0, i32 0
  %14 = load ptr, ptr %r.addr, align 8
  %dh9 = getelementptr inbounds %struct.E1000ERingInfo, ptr %14, i32 0, i32 3
  %15 = load i32, ptr %dh9, align 4
  %idxprom10 = sext i32 %15 to i64
  %arrayidx11 = getelementptr [32768 x i32], ptr %mac8, i64 0, i64 %idxprom10
  store i32 0, ptr %arrayidx11, align 4
  br label %if.end

if.end:                                           ; preds = %if.then, %entry
  ret void
}

; Function Attrs: nounwind sspstrong uwtable
define internal void @e1000e_update_rx_stats(ptr noundef %core, i64 noundef %pkt_size, i64 noundef %pkt_fcs_size) #0 {
entry:
  %core.addr = alloca ptr, align 8
  %pkt_size.addr = alloca i64, align 8
  %pkt_fcs_size.addr = alloca i64, align 8
  %pkt_type = alloca i32, align 4
  store ptr %core, ptr %core.addr, align 8
  store i64 %pkt_size, ptr %pkt_size.addr, align 8
  store i64 %pkt_fcs_size, ptr %pkt_fcs_size.addr, align 8
  %0 = load ptr, ptr %core.addr, align 8
  %rx_pkt = getelementptr inbounds %struct.E1000Core, ptr %0, i32 0, i32 9
  %1 = load ptr, ptr %rx_pkt, align 8
  %call = call i32 @net_rx_pkt_get_packet_type(ptr noundef %1)
  store i32 %call, ptr %pkt_type, align 4
  %2 = load ptr, ptr %core.addr, align 8
  %mac = getelementptr inbounds %struct.E1000Core, ptr %2, i32 0, i32 0
  %arraydecay = getelementptr inbounds [32768 x i32], ptr %mac, i64 0, i64 0
  %3 = load i32, ptr %pkt_type, align 4
  %4 = load i64, ptr %pkt_size.addr, align 8
  %5 = load i64, ptr %pkt_fcs_size.addr, align 8
  call void @e1000x_update_rx_total_stats(ptr noundef %arraydecay, i32 noundef %3, i64 noundef %4, i64 noundef %5)
  ret void
}

; Function Attrs: nounwind sspstrong uwtable
define internal zeroext i1 @e1000e_rx_use_ps_descriptor(ptr noundef %core) #0 {
entry:
  %core.addr = alloca ptr, align 8
  store ptr %core, ptr %core.addr, align 8
  %0 = load ptr, ptr %core.addr, align 8
  %call = call zeroext i1 @e1000e_rx_use_legacy_descriptor(ptr noundef %0)
  br i1 %call, label %land.end, label %land.rhs

land.rhs:                                         ; preds = %entry
  %1 = load ptr, ptr %core.addr, align 8
  %mac = getelementptr inbounds %struct.E1000Core, ptr %1, i32 0, i32 0
  %arrayidx = getelementptr [32768 x i32], ptr %mac, i64 0, i64 64
  %2 = load i32, ptr %arrayidx, align 8
  %and = and i32 %2, 1024
  %tobool = icmp ne i32 %and, 0
  br label %land.end

land.end:                                         ; preds = %land.rhs, %entry
  %3 = phi i1 [ false, %entry ], [ %tobool, %land.rhs ]
  ret i1 %3
}

declare ptr @net_rx_pkt_get_ip4_info(ptr noundef) #1

declare i64 @net_rx_pkt_get_l5_hdr_offset(ptr noundef) #1

declare i64 @net_rx_pkt_get_l4_hdr_offset(ptr noundef) #1

; Function Attrs: nounwind sspstrong uwtable
define internal i64 @e1000e_ring_base(ptr noundef %core, ptr noundef %r) #0 {
entry:
  %core.addr = alloca ptr, align 8
  %r.addr = alloca ptr, align 8
  %bah = alloca i64, align 8
  %bal = alloca i64, align 8
  store ptr %core, ptr %core.addr, align 8
  store ptr %r, ptr %r.addr, align 8
  %0 = load ptr, ptr %core.addr, align 8
  %mac = getelementptr inbounds %struct.E1000Core, ptr %0, i32 0, i32 0
  %1 = load ptr, ptr %r.addr, align 8
  %dbah = getelementptr inbounds %struct.E1000ERingInfo, ptr %1, i32 0, i32 0
  %2 = load i32, ptr %dbah, align 4
  %idxprom = sext i32 %2 to i64
  %arrayidx = getelementptr [32768 x i32], ptr %mac, i64 0, i64 %idxprom
  %3 = load i32, ptr %arrayidx, align 4
  %conv = zext i32 %3 to i64
  store i64 %conv, ptr %bah, align 8
  %4 = load ptr, ptr %core.addr, align 8
  %mac1 = getelementptr inbounds %struct.E1000Core, ptr %4, i32 0, i32 0
  %5 = load ptr, ptr %r.addr, align 8
  %dbal = getelementptr inbounds %struct.E1000ERingInfo, ptr %5, i32 0, i32 1
  %6 = load i32, ptr %dbal, align 4
  %idxprom2 = sext i32 %6 to i64
  %arrayidx3 = getelementptr [32768 x i32], ptr %mac1, i64 0, i64 %idxprom2
  %7 = load i32, ptr %arrayidx3, align 4
  %conv4 = zext i32 %7 to i64
  store i64 %conv4, ptr %bal, align 8
  %8 = load i64, ptr %bah, align 8
  %shl = shl i64 %8, 32
  %9 = load i64, ptr %bal, align 8
  %add = add i64 %shl, %9
  ret i64 %add
}

; Function Attrs: nounwind sspstrong uwtable
define internal i32 @pci_dma_rw(ptr noundef %dev, i64 noundef %addr, ptr noundef %buf, i64 noundef %len, i32 noundef %dir, i32 %attrs.coerce) #0 {
entry:
  %attrs = alloca %struct.MemTxAttrs, align 4
  %dev.addr = alloca ptr, align 8
  %addr.addr = alloca i64, align 8
  %buf.addr = alloca ptr, align 8
  %len.addr = alloca i64, align 8
  %dir.addr = alloca i32, align 4
  %coerce.dive = getelementptr inbounds %struct.MemTxAttrs, ptr %attrs, i32 0, i32 0
  store i32 %attrs.coerce, ptr %coerce.dive, align 4
  store ptr %dev, ptr %dev.addr, align 8
  store i64 %addr, ptr %addr.addr, align 8
  store ptr %buf, ptr %buf.addr, align 8
  store i64 %len, ptr %len.addr, align 8
  store i32 %dir, ptr %dir.addr, align 4
  %0 = load ptr, ptr %dev.addr, align 8
  %call = call ptr @pci_get_address_space(ptr noundef %0)
  %1 = load i64, ptr %addr.addr, align 8
  %2 = load ptr, ptr %buf.addr, align 8
  %3 = load i64, ptr %len.addr, align 8
  %4 = load i32, ptr %dir.addr, align 4
  %coerce.dive1 = getelementptr inbounds %struct.MemTxAttrs, ptr %attrs, i32 0, i32 0
  %5 = load i32, ptr %coerce.dive1, align 4
  %call2 = call i32 @dma_memory_rw(ptr noundef %call, i64 noundef %1, ptr noundef %2, i64 noundef %3, i32 noundef %4, i32 %5)
  ret i32 %call2
}

; Function Attrs: nounwind sspstrong uwtable
define internal i32 @dma_memory_rw(ptr noundef %as, i64 noundef %addr, ptr noundef %buf, i64 noundef %len, i32 noundef %dir, i32 %attrs.coerce) #0 {
entry:
  %attrs = alloca %struct.MemTxAttrs, align 4
  %as.addr = alloca ptr, align 8
  %addr.addr = alloca i64, align 8
  %buf.addr = alloca ptr, align 8
  %len.addr = alloca i64, align 8
  %dir.addr = alloca i32, align 4
  %coerce.dive = getelementptr inbounds %struct.MemTxAttrs, ptr %attrs, i32 0, i32 0
  store i32 %attrs.coerce, ptr %coerce.dive, align 4
  store ptr %as, ptr %as.addr, align 8
  store i64 %addr, ptr %addr.addr, align 8
  store ptr %buf, ptr %buf.addr, align 8
  store i64 %len, ptr %len.addr, align 8
  store i32 %dir, ptr %dir.addr, align 4
  %0 = load ptr, ptr %as.addr, align 8
  %1 = load i32, ptr %dir.addr, align 4
  call void @dma_barrier(ptr noundef %0, i32 noundef %1)
  %2 = load ptr, ptr %as.addr, align 8
  %3 = load i64, ptr %addr.addr, align 8
  %4 = load ptr, ptr %buf.addr, align 8
  %5 = load i64, ptr %len.addr, align 8
  %6 = load i32, ptr %dir.addr, align 4
  %coerce.dive1 = getelementptr inbounds %struct.MemTxAttrs, ptr %attrs, i32 0, i32 0
  %7 = load i32, ptr %coerce.dive1, align 4
  %call = call i32 @dma_memory_rw_relaxed(ptr noundef %2, i64 noundef %3, ptr noundef %4, i64 noundef %5, i32 noundef %6, i32 %7)
  ret i32 %call
}

; Function Attrs: nounwind sspstrong uwtable
define internal ptr @pci_get_address_space(ptr noundef %dev) #0 {
entry:
  %dev.addr = alloca ptr, align 8
  store ptr %dev, ptr %dev.addr, align 8
  %0 = load ptr, ptr %dev.addr, align 8
  %bus_master_as = getelementptr inbounds %struct.PCIDevice, ptr %0, i32 0, i32 12
  ret ptr %bus_master_as
}

; Function Attrs: nounwind sspstrong uwtable
define internal void @dma_barrier(ptr noundef %as, i32 noundef %dir) #0 {
entry:
  %as.addr = alloca ptr, align 8
  %dir.addr = alloca i32, align 4
  store ptr %as, ptr %as.addr, align 8
  store i32 %dir, ptr %dir.addr, align 4
  call void asm sideeffect "", "~{memory},~{dirflag},~{fpsr},~{flags}"() #10, !srcloc !18
  fence seq_cst
  ret void
}

; Function Attrs: nounwind sspstrong uwtable
define internal i32 @dma_memory_rw_relaxed(ptr noundef %as, i64 noundef %addr, ptr noundef %buf, i64 noundef %len, i32 noundef %dir, i32 %attrs.coerce) #0 {
entry:
  %attrs = alloca %struct.MemTxAttrs, align 4
  %as.addr = alloca ptr, align 8
  %addr.addr = alloca i64, align 8
  %buf.addr = alloca ptr, align 8
  %len.addr = alloca i64, align 8
  %dir.addr = alloca i32, align 4
  %coerce.dive = getelementptr inbounds %struct.MemTxAttrs, ptr %attrs, i32 0, i32 0
  store i32 %attrs.coerce, ptr %coerce.dive, align 4
  store ptr %as, ptr %as.addr, align 8
  store i64 %addr, ptr %addr.addr, align 8
  store ptr %buf, ptr %buf.addr, align 8
  store i64 %len, ptr %len.addr, align 8
  store i32 %dir, ptr %dir.addr, align 4
  %0 = load ptr, ptr %as.addr, align 8
  %1 = load i64, ptr %addr.addr, align 8
  %2 = load ptr, ptr %buf.addr, align 8
  %3 = load i64, ptr %len.addr, align 8
  %4 = load i32, ptr %dir.addr, align 4
  %cmp = icmp eq i32 %4, 1
  %coerce.dive1 = getelementptr inbounds %struct.MemTxAttrs, ptr %attrs, i32 0, i32 0
  %5 = load i32, ptr %coerce.dive1, align 4
  %call = call i32 @address_space_rw(ptr noundef %0, i64 noundef %1, i32 %5, ptr noundef %2, i64 noundef %3, i1 noundef zeroext %cmp)
  ret i32 %call
}

declare i32 @address_space_rw(ptr noundef, i64 noundef, i32, ptr noundef, i64 noundef, i1 noundef zeroext) #1

; Function Attrs: nounwind sspstrong uwtable
define internal void @_nocheck__trace_e1000e_rx_descr(i32 noundef %ridx, i64 noundef %base, i8 noundef zeroext %len) #0 {
entry:
  %ridx.addr = alloca i32, align 4
  %base.addr = alloca i64, align 8
  %len.addr = alloca i8, align 1
  %_now = alloca %struct.timeval, align 8
  store i32 %ridx, ptr %ridx.addr, align 4
  store i64 %base, ptr %base.addr, align 8
  store i8 %len, ptr %len.addr, align 1
  %0 = load i32, ptr @trace_events_enabled_count, align 4
  %tobool = icmp ne i32 %0, 0
  %lnot = xor i1 %tobool, true
  %lnot1 = xor i1 %lnot, true
  %lnot.ext = zext i1 %lnot1 to i32
  %conv = sext i32 %lnot.ext to i64
  %tobool2 = icmp ne i64 %conv, 0
  br i1 %tobool2, label %land.lhs.true, label %if.end13

land.lhs.true:                                    ; preds = %entry
  %1 = load i16, ptr @_TRACE_E1000E_RX_DESCR_DSTATE, align 2
  %conv3 = zext i16 %1 to i32
  %tobool4 = icmp ne i32 %conv3, 0
  br i1 %tobool4, label %land.lhs.true5, label %if.end13

land.lhs.true5:                                   ; preds = %land.lhs.true
  %call = call zeroext i1 @qemu_loglevel_mask(i32 noundef 32768)
  br i1 %call, label %if.then, label %if.end13

if.then:                                          ; preds = %land.lhs.true5
  %2 = load i8, ptr @message_with_timestamp, align 1
  %tobool7 = trunc i8 %2 to i1
  br i1 %tobool7, label %if.then8, label %if.else

if.then8:                                         ; preds = %if.then
  %call9 = call i32 @gettimeofday(ptr noundef %_now, ptr noundef null) #10
  %call10 = call i32 @qemu_get_thread_id()
  %tv_sec = getelementptr inbounds %struct.timeval, ptr %_now, i32 0, i32 0
  %3 = load i64, ptr %tv_sec, align 8
  %tv_usec = getelementptr inbounds %struct.timeval, ptr %_now, i32 0, i32 1
  %4 = load i64, ptr %tv_usec, align 8
  %5 = load i32, ptr %ridx.addr, align 4
  %6 = load i64, ptr %base.addr, align 8
  %7 = load i8, ptr %len.addr, align 1
  %conv11 = zext i8 %7 to i32
  call void (ptr, ...) @qemu_log(ptr noundef @.str.30, i32 noundef %call10, i64 noundef %3, i64 noundef %4, i32 noundef %5, i64 noundef %6, i32 noundef %conv11)
  br label %if.end

if.else:                                          ; preds = %if.then
  %8 = load i32, ptr %ridx.addr, align 4
  %9 = load i64, ptr %base.addr, align 8
  %10 = load i8, ptr %len.addr, align 1
  %conv12 = zext i8 %10 to i32
  call void (ptr, ...) @qemu_log(ptr noundef @.str.31, i32 noundef %8, i64 noundef %9, i32 noundef %conv12)
  br label %if.end

if.end:                                           ; preds = %if.else, %if.then8
  br label %if.end13

if.end13:                                         ; preds = %if.end, %land.lhs.true5, %land.lhs.true, %entry
  ret void
}

; Function Attrs: nounwind sspstrong uwtable
define internal void @e1000e_read_lgcy_rx_descr(ptr noundef %core, ptr noundef %desc, ptr noundef %buff_addr) #0 {
entry:
  %core.addr = alloca ptr, align 8
  %desc.addr = alloca ptr, align 8
  %buff_addr.addr = alloca ptr, align 8
  store ptr %core, ptr %core.addr, align 8
  store ptr %desc, ptr %desc.addr, align 8
  store ptr %buff_addr, ptr %buff_addr.addr, align 8
  %0 = load ptr, ptr %desc.addr, align 8
  %buffer_addr = getelementptr inbounds %struct.e1000_rx_desc, ptr %0, i32 0, i32 0
  %1 = load i64, ptr %buffer_addr, align 8
  %call = call i64 @le64_to_cpu(i64 noundef %1)
  %2 = load ptr, ptr %buff_addr.addr, align 8
  store i64 %call, ptr %2, align 8
  ret void
}

; Function Attrs: nounwind sspstrong uwtable
define internal void @e1000e_read_ps_rx_descr(ptr noundef %core, ptr noundef %desc, ptr noundef %buff_addr) #0 {
entry:
  %core.addr = alloca ptr, align 8
  %desc.addr = alloca ptr, align 8
  %buff_addr.addr = alloca ptr, align 8
  %i = alloca i32, align 4
  store ptr %core, ptr %core.addr, align 8
  store ptr %desc, ptr %desc.addr, align 8
  store ptr %buff_addr, ptr %buff_addr.addr, align 8
  store i32 0, ptr %i, align 4
  br label %for.cond

for.cond:                                         ; preds = %for.inc, %entry
  %0 = load i32, ptr %i, align 4
  %cmp = icmp slt i32 %0, 4
  br i1 %cmp, label %for.body, label %for.end

for.body:                                         ; preds = %for.cond
  %1 = load ptr, ptr %desc.addr, align 8
  %buffer_addr = getelementptr inbounds %struct.anon.8, ptr %1, i32 0, i32 0
  %2 = load i32, ptr %i, align 4
  %idxprom = sext i32 %2 to i64
  %arrayidx = getelementptr [4 x i64], ptr %buffer_addr, i64 0, i64 %idxprom
  %3 = load i64, ptr %arrayidx, align 8
  %call = call i64 @le64_to_cpu(i64 noundef %3)
  %4 = load ptr, ptr %buff_addr.addr, align 8
  %5 = load i32, ptr %i, align 4
  %idxprom1 = sext i32 %5 to i64
  %arrayidx2 = getelementptr i64, ptr %4, i64 %idxprom1
  store i64 %call, ptr %arrayidx2, align 8
  br label %for.inc

for.inc:                                          ; preds = %for.body
  %6 = load i32, ptr %i, align 4
  %inc = add i32 %6, 1
  store i32 %inc, ptr %i, align 4
  br label %for.cond, !llvm.loop !19

for.end:                                          ; preds = %for.cond
  %7 = load ptr, ptr %buff_addr.addr, align 8
  %arrayidx3 = getelementptr i64, ptr %7, i64 0
  %8 = load i64, ptr %arrayidx3, align 8
  %9 = load ptr, ptr %buff_addr.addr, align 8
  %arrayidx4 = getelementptr i64, ptr %9, i64 1
  %10 = load i64, ptr %arrayidx4, align 8
  %11 = load ptr, ptr %buff_addr.addr, align 8
  %arrayidx5 = getelementptr i64, ptr %11, i64 2
  %12 = load i64, ptr %arrayidx5, align 8
  %13 = load ptr, ptr %buff_addr.addr, align 8
  %arrayidx6 = getelementptr i64, ptr %13, i64 3
  %14 = load i64, ptr %arrayidx6, align 8
  call void @trace_e1000e_rx_desc_ps_read(i64 noundef %8, i64 noundef %10, i64 noundef %12, i64 noundef %14)
  ret void
}

; Function Attrs: nounwind sspstrong uwtable
define internal void @e1000e_read_ext_rx_descr(ptr noundef %core, ptr noundef %desc, ptr noundef %buff_addr) #0 {
entry:
  %core.addr = alloca ptr, align 8
  %desc.addr = alloca ptr, align 8
  %buff_addr.addr = alloca ptr, align 8
  store ptr %core, ptr %core.addr, align 8
  store ptr %desc, ptr %desc.addr, align 8
  store ptr %buff_addr, ptr %buff_addr.addr, align 8
  %0 = load ptr, ptr %desc.addr, align 8
  %buffer_addr = getelementptr inbounds %struct.anon, ptr %0, i32 0, i32 0
  %1 = load i64, ptr %buffer_addr, align 8
  %call = call i64 @le64_to_cpu(i64 noundef %1)
  %2 = load ptr, ptr %buff_addr.addr, align 8
  store i64 %call, ptr %2, align 8
  ret void
}

; Function Attrs: nounwind sspstrong uwtable
define internal i64 @le64_to_cpu(i64 noundef %v) #0 {
entry:
  %v.addr = alloca i64, align 8
  store i64 %v, ptr %v.addr, align 8
  %0 = load i64, ptr %v.addr, align 8
  ret i64 %0
}

; Function Attrs: nounwind sspstrong uwtable
define internal void @trace_e1000e_rx_desc_ps_read(i64 noundef %a0, i64 noundef %a1, i64 noundef %a2, i64 noundef %a3) #0 {
entry:
  %a0.addr = alloca i64, align 8
  %a1.addr = alloca i64, align 8
  %a2.addr = alloca i64, align 8
  %a3.addr = alloca i64, align 8
  store i64 %a0, ptr %a0.addr, align 8
  store i64 %a1, ptr %a1.addr, align 8
  store i64 %a2, ptr %a2.addr, align 8
  store i64 %a3, ptr %a3.addr, align 8
  %0 = load i64, ptr %a0.addr, align 8
  %1 = load i64, ptr %a1.addr, align 8
  %2 = load i64, ptr %a2.addr, align 8
  %3 = load i64, ptr %a3.addr, align 8
  call void @_nocheck__trace_e1000e_rx_desc_ps_read(i64 noundef %0, i64 noundef %1, i64 noundef %2, i64 noundef %3)
  ret void
}

; Function Attrs: nounwind sspstrong uwtable
define internal void @_nocheck__trace_e1000e_rx_desc_ps_read(i64 noundef %a0, i64 noundef %a1, i64 noundef %a2, i64 noundef %a3) #0 {
entry:
  %a0.addr = alloca i64, align 8
  %a1.addr = alloca i64, align 8
  %a2.addr = alloca i64, align 8
  %a3.addr = alloca i64, align 8
  %_now = alloca %struct.timeval, align 8
  store i64 %a0, ptr %a0.addr, align 8
  store i64 %a1, ptr %a1.addr, align 8
  store i64 %a2, ptr %a2.addr, align 8
  store i64 %a3, ptr %a3.addr, align 8
  %0 = load i32, ptr @trace_events_enabled_count, align 4
  %tobool = icmp ne i32 %0, 0
  %lnot = xor i1 %tobool, true
  %lnot1 = xor i1 %lnot, true
  %lnot.ext = zext i1 %lnot1 to i32
  %conv = sext i32 %lnot.ext to i64
  %tobool2 = icmp ne i64 %conv, 0
  br i1 %tobool2, label %land.lhs.true, label %if.end11

land.lhs.true:                                    ; preds = %entry
  %1 = load i16, ptr @_TRACE_E1000E_RX_DESC_PS_READ_DSTATE, align 2
  %conv3 = zext i16 %1 to i32
  %tobool4 = icmp ne i32 %conv3, 0
  br i1 %tobool4, label %land.lhs.true5, label %if.end11

land.lhs.true5:                                   ; preds = %land.lhs.true
  %call = call zeroext i1 @qemu_loglevel_mask(i32 noundef 32768)
  br i1 %call, label %if.then, label %if.end11

if.then:                                          ; preds = %land.lhs.true5
  %2 = load i8, ptr @message_with_timestamp, align 1
  %tobool7 = trunc i8 %2 to i1
  br i1 %tobool7, label %if.then8, label %if.else

if.then8:                                         ; preds = %if.then
  %call9 = call i32 @gettimeofday(ptr noundef %_now, ptr noundef null) #10
  %call10 = call i32 @qemu_get_thread_id()
  %tv_sec = getelementptr inbounds %struct.timeval, ptr %_now, i32 0, i32 0
  %3 = load i64, ptr %tv_sec, align 8
  %tv_usec = getelementptr inbounds %struct.timeval, ptr %_now, i32 0, i32 1
  %4 = load i64, ptr %tv_usec, align 8
  %5 = load i64, ptr %a0.addr, align 8
  %6 = load i64, ptr %a1.addr, align 8
  %7 = load i64, ptr %a2.addr, align 8
  %8 = load i64, ptr %a3.addr, align 8
  call void (ptr, ...) @qemu_log(ptr noundef @.str.32, i32 noundef %call10, i64 noundef %3, i64 noundef %4, i64 noundef %5, i64 noundef %6, i64 noundef %7, i64 noundef %8)
  br label %if.end

if.else:                                          ; preds = %if.then
  %9 = load i64, ptr %a0.addr, align 8
  %10 = load i64, ptr %a1.addr, align 8
  %11 = load i64, ptr %a2.addr, align 8
  %12 = load i64, ptr %a3.addr, align 8
  call void (ptr, ...) @qemu_log(ptr noundef @.str.33, i64 noundef %9, i64 noundef %10, i64 noundef %11, i64 noundef %12)
  br label %if.end

if.end:                                           ; preds = %if.else, %if.then8
  br label %if.end11

if.end11:                                         ; preds = %if.end, %land.lhs.true5, %land.lhs.true, %entry
  ret void
}

; Function Attrs: nounwind sspstrong uwtable
define internal i32 @pci_dma_write(ptr noundef %dev, i64 noundef %addr, ptr noundef %buf, i64 noundef %len) #0 {
entry:
  %dev.addr = alloca ptr, align 8
  %addr.addr = alloca i64, align 8
  %buf.addr = alloca ptr, align 8
  %len.addr = alloca i64, align 8
  %.compoundliteral = alloca %struct.MemTxAttrs, align 4
  store ptr %dev, ptr %dev.addr, align 8
  store i64 %addr, ptr %addr.addr, align 8
  store ptr %buf, ptr %buf.addr, align 8
  store i64 %len, ptr %len.addr, align 8
  %0 = load ptr, ptr %dev.addr, align 8
  %1 = load i64, ptr %addr.addr, align 8
  %2 = load ptr, ptr %buf.addr, align 8
  %3 = load i64, ptr %len.addr, align 8
  %bf.load = load i32, ptr %.compoundliteral, align 4
  %bf.clear = and i32 %bf.load, -2
  %bf.set = or i32 %bf.clear, 1
  store i32 %bf.set, ptr %.compoundliteral, align 4
  %bf.load1 = load i32, ptr %.compoundliteral, align 4
  %bf.clear2 = and i32 %bf.load1, -3
  %bf.set3 = or i32 %bf.clear2, 0
  store i32 %bf.set3, ptr %.compoundliteral, align 4
  %bf.load4 = load i32, ptr %.compoundliteral, align 4
  %bf.clear5 = and i32 %bf.load4, -13
  %bf.set6 = or i32 %bf.clear5, 0
  store i32 %bf.set6, ptr %.compoundliteral, align 4
  %bf.load7 = load i32, ptr %.compoundliteral, align 4
  %bf.clear8 = and i32 %bf.load7, -17
  %bf.set9 = or i32 %bf.clear8, 0
  store i32 %bf.set9, ptr %.compoundliteral, align 4
  %bf.load10 = load i32, ptr %.compoundliteral, align 4
  %bf.clear11 = and i32 %bf.load10, -33
  %bf.set12 = or i32 %bf.clear11, 0
  store i32 %bf.set12, ptr %.compoundliteral, align 4
  %bf.load13 = load i32, ptr %.compoundliteral, align 4
  %bf.clear14 = and i32 %bf.load13, -4194241
  %bf.set15 = or i32 %bf.clear14, 0
  store i32 %bf.set15, ptr %.compoundliteral, align 4
  %bf.load16 = load i32, ptr %.compoundliteral, align 4
  %bf.clear17 = and i32 %bf.load16, -4194305
  %bf.set18 = or i32 %bf.clear17, 0
  store i32 %bf.set18, ptr %.compoundliteral, align 4
  %bf.load19 = load i32, ptr %.compoundliteral, align 4
  %bf.clear20 = and i32 %bf.load19, -8388609
  %bf.set21 = or i32 %bf.clear20, 0
  store i32 %bf.set21, ptr %.compoundliteral, align 4
  %bf.load22 = load i32, ptr %.compoundliteral, align 4
  %bf.clear23 = and i32 %bf.load22, -16777217
  %bf.set24 = or i32 %bf.clear23, 0
  store i32 %bf.set24, ptr %.compoundliteral, align 4
  %bf.load25 = load i32, ptr %.compoundliteral, align 4
  %bf.clear26 = and i32 %bf.load25, -33554433
  %bf.set27 = or i32 %bf.clear26, 0
  store i32 %bf.set27, ptr %.compoundliteral, align 4
  %coerce.dive = getelementptr inbounds %struct.MemTxAttrs, ptr %.compoundliteral, i32 0, i32 0
  %4 = load i32, ptr %coerce.dive, align 4
  %call = call i32 @pci_dma_rw(ptr noundef %0, i64 noundef %1, ptr noundef %2, i64 noundef %3, i32 noundef 1, i32 %4)
  ret i32 %call
}

; Function Attrs: nounwind sspstrong uwtable
define internal void @trace_e1000e_rx_desc_buff_write(i8 noundef zeroext %idx, i64 noundef %addr, i16 noundef zeroext %offset, ptr noundef %source, i32 noundef %len) #0 {
entry:
  %idx.addr = alloca i8, align 1
  %addr.addr = alloca i64, align 8
  %offset.addr = alloca i16, align 2
  %source.addr = alloca ptr, align 8
  %len.addr = alloca i32, align 4
  store i8 %idx, ptr %idx.addr, align 1
  store i64 %addr, ptr %addr.addr, align 8
  store i16 %offset, ptr %offset.addr, align 2
  store ptr %source, ptr %source.addr, align 8
  store i32 %len, ptr %len.addr, align 4
  %0 = load i8, ptr %idx.addr, align 1
  %1 = load i64, ptr %addr.addr, align 8
  %2 = load i16, ptr %offset.addr, align 2
  %3 = load ptr, ptr %source.addr, align 8
  %4 = load i32, ptr %len.addr, align 4
  call void @_nocheck__trace_e1000e_rx_desc_buff_write(i8 noundef zeroext %0, i64 noundef %1, i16 noundef zeroext %2, ptr noundef %3, i32 noundef %4)
  ret void
}

; Function Attrs: nounwind sspstrong uwtable
define internal void @_nocheck__trace_e1000e_rx_desc_buff_write(i8 noundef zeroext %idx, i64 noundef %addr, i16 noundef zeroext %offset, ptr noundef %source, i32 noundef %len) #0 {
entry:
  %idx.addr = alloca i8, align 1
  %addr.addr = alloca i64, align 8
  %offset.addr = alloca i16, align 2
  %source.addr = alloca ptr, align 8
  %len.addr = alloca i32, align 4
  %_now = alloca %struct.timeval, align 8
  store i8 %idx, ptr %idx.addr, align 1
  store i64 %addr, ptr %addr.addr, align 8
  store i16 %offset, ptr %offset.addr, align 2
  store ptr %source, ptr %source.addr, align 8
  store i32 %len, ptr %len.addr, align 4
  %0 = load i32, ptr @trace_events_enabled_count, align 4
  %tobool = icmp ne i32 %0, 0
  %lnot = xor i1 %tobool, true
  %lnot1 = xor i1 %lnot, true
  %lnot.ext = zext i1 %lnot1 to i32
  %conv = sext i32 %lnot.ext to i64
  %tobool2 = icmp ne i64 %conv, 0
  br i1 %tobool2, label %land.lhs.true, label %if.end15

land.lhs.true:                                    ; preds = %entry
  %1 = load i16, ptr @_TRACE_E1000E_RX_DESC_BUFF_WRITE_DSTATE, align 2
  %conv3 = zext i16 %1 to i32
  %tobool4 = icmp ne i32 %conv3, 0
  br i1 %tobool4, label %land.lhs.true5, label %if.end15

land.lhs.true5:                                   ; preds = %land.lhs.true
  %call = call zeroext i1 @qemu_loglevel_mask(i32 noundef 32768)
  br i1 %call, label %if.then, label %if.end15

if.then:                                          ; preds = %land.lhs.true5
  %2 = load i8, ptr @message_with_timestamp, align 1
  %tobool7 = trunc i8 %2 to i1
  br i1 %tobool7, label %if.then8, label %if.else

if.then8:                                         ; preds = %if.then
  %call9 = call i32 @gettimeofday(ptr noundef %_now, ptr noundef null) #10
  %call10 = call i32 @qemu_get_thread_id()
  %tv_sec = getelementptr inbounds %struct.timeval, ptr %_now, i32 0, i32 0
  %3 = load i64, ptr %tv_sec, align 8
  %tv_usec = getelementptr inbounds %struct.timeval, ptr %_now, i32 0, i32 1
  %4 = load i64, ptr %tv_usec, align 8
  %5 = load i8, ptr %idx.addr, align 1
  %conv11 = zext i8 %5 to i32
  %6 = load i64, ptr %addr.addr, align 8
  %7 = load i16, ptr %offset.addr, align 2
  %conv12 = zext i16 %7 to i32
  %8 = load ptr, ptr %source.addr, align 8
  %9 = load i32, ptr %len.addr, align 4
  call void (ptr, ...) @qemu_log(ptr noundef @.str.36, i32 noundef %call10, i64 noundef %3, i64 noundef %4, i32 noundef %conv11, i64 noundef %6, i32 noundef %conv12, ptr noundef %8, i32 noundef %9)
  br label %if.end

if.else:                                          ; preds = %if.then
  %10 = load i8, ptr %idx.addr, align 1
  %conv13 = zext i8 %10 to i32
  %11 = load i64, ptr %addr.addr, align 8
  %12 = load i16, ptr %offset.addr, align 2
  %conv14 = zext i16 %12 to i32
  %13 = load ptr, ptr %source.addr, align 8
  %14 = load i32, ptr %len.addr, align 4
  call void (ptr, ...) @qemu_log(ptr noundef @.str.37, i32 noundef %conv13, i64 noundef %11, i32 noundef %conv14, ptr noundef %13, i32 noundef %14)
  br label %if.end

if.end:                                           ; preds = %if.else, %if.then8
  br label %if.end15

if.end15:                                         ; preds = %if.end, %land.lhs.true5, %land.lhs.true, %entry
  ret void
}

; Function Attrs: nounwind sspstrong uwtable
define internal void @_nocheck__trace_e1000e_rx_null_descriptor() #0 {
entry:
  %_now = alloca %struct.timeval, align 8
  %0 = load i32, ptr @trace_events_enabled_count, align 4
  %tobool = icmp ne i32 %0, 0
  %lnot = xor i1 %tobool, true
  %lnot1 = xor i1 %lnot, true
  %lnot.ext = zext i1 %lnot1 to i32
  %conv = sext i32 %lnot.ext to i64
  %tobool2 = icmp ne i64 %conv, 0
  br i1 %tobool2, label %land.lhs.true, label %if.end11

land.lhs.true:                                    ; preds = %entry
  %1 = load i16, ptr @_TRACE_E1000E_RX_NULL_DESCRIPTOR_DSTATE, align 2
  %conv3 = zext i16 %1 to i32
  %tobool4 = icmp ne i32 %conv3, 0
  br i1 %tobool4, label %land.lhs.true5, label %if.end11

land.lhs.true5:                                   ; preds = %land.lhs.true
  %call = call zeroext i1 @qemu_loglevel_mask(i32 noundef 32768)
  br i1 %call, label %if.then, label %if.end11

if.then:                                          ; preds = %land.lhs.true5
  %2 = load i8, ptr @message_with_timestamp, align 1
  %tobool7 = trunc i8 %2 to i1
  br i1 %tobool7, label %if.then8, label %if.else

if.then8:                                         ; preds = %if.then
  %call9 = call i32 @gettimeofday(ptr noundef %_now, ptr noundef null) #10
  %call10 = call i32 @qemu_get_thread_id()
  %tv_sec = getelementptr inbounds %struct.timeval, ptr %_now, i32 0, i32 0
  %3 = load i64, ptr %tv_sec, align 8
  %tv_usec = getelementptr inbounds %struct.timeval, ptr %_now, i32 0, i32 1
  %4 = load i64, ptr %tv_usec, align 8
  call void (ptr, ...) @qemu_log(ptr noundef @.str.38, i32 noundef %call10, i64 noundef %3, i64 noundef %4)
  br label %if.end

if.else:                                          ; preds = %if.then
  call void (ptr, ...) @qemu_log(ptr noundef @.str.39)
  br label %if.end

if.end:                                           ; preds = %if.else, %if.then8
  br label %if.end11

if.end11:                                         ; preds = %if.end, %land.lhs.true5, %land.lhs.true, %entry
  ret void
}

; Function Attrs: nounwind sspstrong uwtable
define internal void @e1000e_write_lgcy_rx_descr(ptr noundef %core, ptr noundef %desc, ptr noundef %pkt, ptr noundef %rss_info, i16 noundef zeroext %length) #0 {
entry:
  %core.addr = alloca ptr, align 8
  %desc.addr = alloca ptr, align 8
  %pkt.addr = alloca ptr, align 8
  %rss_info.addr = alloca ptr, align 8
  %length.addr = alloca i16, align 2
  %status_flags = alloca i32, align 4
  %rss = alloca i32, align 4
  %mrq = alloca i32, align 4
  %ip_id = alloca i16, align 2
  store ptr %core, ptr %core.addr, align 8
  store ptr %desc, ptr %desc.addr, align 8
  store ptr %pkt, ptr %pkt.addr, align 8
  store ptr %rss_info, ptr %rss_info.addr, align 8
  store i16 %length, ptr %length.addr, align 2
  %0 = load ptr, ptr %rss_info.addr, align 8
  %enabled = getelementptr inbounds %struct.E1000E_RSSInfo_st, ptr %0, i32 0, i32 0
  %1 = load i8, ptr %enabled, align 4
  %tobool = trunc i8 %1 to i1
  br i1 %tobool, label %if.else, label %if.then

if.then:                                          ; preds = %entry
  br label %if.end

if.else:                                          ; preds = %entry
  call void @__assert_fail(ptr noundef @.str.41, ptr noundef @.str.3, i32 noundef 1264, ptr noundef @__PRETTY_FUNCTION__.e1000e_write_lgcy_rx_descr) #9
  unreachable

if.end:                                           ; preds = %if.then
  %2 = load i16, ptr %length.addr, align 2
  %call = call zeroext i16 @cpu_to_le16(i16 noundef zeroext %2)
  %3 = load ptr, ptr %desc.addr, align 8
  %length1 = getelementptr inbounds %struct.e1000_rx_desc, ptr %3, i32 0, i32 1
  store i16 %call, ptr %length1, align 8
  %4 = load ptr, ptr %desc.addr, align 8
  %csum = getelementptr inbounds %struct.e1000_rx_desc, ptr %4, i32 0, i32 2
  store i16 0, ptr %csum, align 2
  %5 = load ptr, ptr %core.addr, align 8
  %6 = load ptr, ptr %pkt.addr, align 8
  %7 = load ptr, ptr %pkt.addr, align 8
  %cmp = icmp ne ptr %7, null
  %8 = load ptr, ptr %rss_info.addr, align 8
  %9 = load ptr, ptr %desc.addr, align 8
  %special = getelementptr inbounds %struct.e1000_rx_desc, ptr %9, i32 0, i32 5
  call void @e1000e_build_rx_metadata(ptr noundef %5, ptr noundef %6, i1 noundef zeroext %cmp, ptr noundef %8, ptr noundef %rss, ptr noundef %mrq, ptr noundef %status_flags, ptr noundef %ip_id, ptr noundef %special)
  %10 = load i32, ptr %status_flags, align 4
  %call2 = call i32 @le32_to_cpu(i32 noundef %10)
  %shr = lshr i32 %call2, 24
  %conv = trunc i32 %shr to i8
  %11 = load ptr, ptr %desc.addr, align 8
  %errors = getelementptr inbounds %struct.e1000_rx_desc, ptr %11, i32 0, i32 4
  store i8 %conv, ptr %errors, align 1
  %12 = load i32, ptr %status_flags, align 4
  %call3 = call i32 @le32_to_cpu(i32 noundef %12)
  %conv4 = trunc i32 %call3 to i8
  %13 = load ptr, ptr %desc.addr, align 8
  %status = getelementptr inbounds %struct.e1000_rx_desc, ptr %13, i32 0, i32 3
  store i8 %conv4, ptr %status, align 4
  ret void
}

; Function Attrs: nounwind sspstrong uwtable
define internal void @e1000e_write_ps_rx_descr(ptr noundef %core, ptr noundef %desc, ptr noundef %pkt, ptr noundef %rss_info, i64 noundef %ps_hdr_len, ptr noundef %written) #0 {
entry:
  %core.addr = alloca ptr, align 8
  %desc.addr = alloca ptr, align 8
  %pkt.addr = alloca ptr, align 8
  %rss_info.addr = alloca ptr, align 8
  %ps_hdr_len.addr = alloca i64, align 8
  %written.addr = alloca ptr, align 8
  %i = alloca i32, align 4
  store ptr %core, ptr %core.addr, align 8
  store ptr %desc, ptr %desc.addr, align 8
  store ptr %pkt, ptr %pkt.addr, align 8
  store ptr %rss_info, ptr %rss_info.addr, align 8
  store i64 %ps_hdr_len, ptr %ps_hdr_len.addr, align 8
  store ptr %written, ptr %written.addr, align 8
  %0 = load ptr, ptr %desc.addr, align 8
  call void @llvm.memset.p0.i64(ptr align 8 %0, i8 0, i64 32, i1 false)
  %1 = load ptr, ptr %written.addr, align 8
  %arrayidx = getelementptr [4 x i16], ptr %1, i64 0, i64 0
  %2 = load i16, ptr %arrayidx, align 2
  %call = call zeroext i16 @cpu_to_le16(i16 noundef zeroext %2)
  %3 = load ptr, ptr %desc.addr, align 8
  %middle = getelementptr inbounds %struct.anon.9, ptr %3, i32 0, i32 1
  %length0 = getelementptr inbounds %struct.anon.13, ptr %middle, i32 0, i32 1
  store i16 %call, ptr %length0, align 4
  store i32 0, ptr %i, align 4
  br label %for.cond

for.cond:                                         ; preds = %for.inc, %entry
  %4 = load i32, ptr %i, align 4
  %cmp = icmp slt i32 %4, 3
  br i1 %cmp, label %for.body, label %for.end

for.body:                                         ; preds = %for.cond
  %5 = load ptr, ptr %written.addr, align 8
  %6 = load i32, ptr %i, align 4
  %add = add i32 %6, 1
  %idxprom = sext i32 %add to i64
  %arrayidx1 = getelementptr [4 x i16], ptr %5, i64 0, i64 %idxprom
  %7 = load i16, ptr %arrayidx1, align 2
  %call2 = call zeroext i16 @cpu_to_le16(i16 noundef zeroext %7)
  %8 = load ptr, ptr %desc.addr, align 8
  %upper = getelementptr inbounds %struct.anon.9, ptr %8, i32 0, i32 2
  %length = getelementptr inbounds %struct.anon.14, ptr %upper, i32 0, i32 1
  %9 = load i32, ptr %i, align 4
  %idxprom3 = sext i32 %9 to i64
  %arrayidx4 = getelementptr [3 x i16], ptr %length, i64 0, i64 %idxprom3
  store i16 %call2, ptr %arrayidx4, align 2
  br label %for.inc

for.inc:                                          ; preds = %for.body
  %10 = load i32, ptr %i, align 4
  %inc = add i32 %10, 1
  store i32 %inc, ptr %i, align 4
  br label %for.cond, !llvm.loop !20

for.end:                                          ; preds = %for.cond
  %11 = load ptr, ptr %core.addr, align 8
  %12 = load ptr, ptr %pkt.addr, align 8
  %13 = load ptr, ptr %pkt.addr, align 8
  %cmp5 = icmp ne ptr %13, null
  %14 = load ptr, ptr %rss_info.addr, align 8
  %15 = load ptr, ptr %desc.addr, align 8
  %lower = getelementptr inbounds %struct.anon.9, ptr %15, i32 0, i32 0
  %hi_dword = getelementptr inbounds %struct.anon.10, ptr %lower, i32 0, i32 1
  %16 = load ptr, ptr %desc.addr, align 8
  %lower6 = getelementptr inbounds %struct.anon.9, ptr %16, i32 0, i32 0
  %mrq = getelementptr inbounds %struct.anon.10, ptr %lower6, i32 0, i32 0
  %17 = load ptr, ptr %desc.addr, align 8
  %middle7 = getelementptr inbounds %struct.anon.9, ptr %17, i32 0, i32 1
  %status_error = getelementptr inbounds %struct.anon.13, ptr %middle7, i32 0, i32 0
  %18 = load ptr, ptr %desc.addr, align 8
  %lower8 = getelementptr inbounds %struct.anon.9, ptr %18, i32 0, i32 0
  %hi_dword9 = getelementptr inbounds %struct.anon.10, ptr %lower8, i32 0, i32 1
  %ip_id = getelementptr inbounds %struct.anon.12, ptr %hi_dword9, i32 0, i32 0
  %19 = load ptr, ptr %desc.addr, align 8
  %middle10 = getelementptr inbounds %struct.anon.9, ptr %19, i32 0, i32 1
  %vlan = getelementptr inbounds %struct.anon.13, ptr %middle10, i32 0, i32 2
  call void @e1000e_build_rx_metadata(ptr noundef %11, ptr noundef %12, i1 noundef zeroext %cmp5, ptr noundef %14, ptr noundef %hi_dword, ptr noundef %mrq, ptr noundef %status_error, ptr noundef %ip_id, ptr noundef %vlan)
  %20 = load i64, ptr %ps_hdr_len.addr, align 8
  %21 = load i64, ptr %ps_hdr_len.addr, align 8
  %tobool = icmp ne i64 %21, 0
  %cond = select i1 %tobool, i32 32768, i32 0
  %conv = sext i32 %cond to i64
  %or = or i64 %20, %conv
  %conv11 = trunc i64 %or to i16
  %call12 = call zeroext i16 @cpu_to_le16(i16 noundef zeroext %conv11)
  %22 = load ptr, ptr %desc.addr, align 8
  %upper13 = getelementptr inbounds %struct.anon.9, ptr %22, i32 0, i32 2
  %header_status = getelementptr inbounds %struct.anon.14, ptr %upper13, i32 0, i32 0
  store i16 %call12, ptr %header_status, align 8
  %23 = load ptr, ptr %written.addr, align 8
  %arrayidx14 = getelementptr [4 x i16], ptr %23, i64 0, i64 0
  %24 = load i16, ptr %arrayidx14, align 2
  %25 = load ptr, ptr %written.addr, align 8
  %arrayidx15 = getelementptr [4 x i16], ptr %25, i64 0, i64 1
  %26 = load i16, ptr %arrayidx15, align 2
  %27 = load ptr, ptr %written.addr, align 8
  %arrayidx16 = getelementptr [4 x i16], ptr %27, i64 0, i64 2
  %28 = load i16, ptr %arrayidx16, align 2
  %29 = load ptr, ptr %written.addr, align 8
  %arrayidx17 = getelementptr [4 x i16], ptr %29, i64 0, i64 3
  %30 = load i16, ptr %arrayidx17, align 2
  call void @trace_e1000e_rx_desc_ps_write(i16 noundef zeroext %24, i16 noundef zeroext %26, i16 noundef zeroext %28, i16 noundef zeroext %30)
  ret void
}

; Function Attrs: nounwind sspstrong uwtable
define internal void @e1000e_write_ext_rx_descr(ptr noundef %core, ptr noundef %desc, ptr noundef %pkt, ptr noundef %rss_info, i16 noundef zeroext %length) #0 {
entry:
  %core.addr = alloca ptr, align 8
  %desc.addr = alloca ptr, align 8
  %pkt.addr = alloca ptr, align 8
  %rss_info.addr = alloca ptr, align 8
  %length.addr = alloca i16, align 2
  store ptr %core, ptr %core.addr, align 8
  store ptr %desc, ptr %desc.addr, align 8
  store ptr %pkt, ptr %pkt.addr, align 8
  store ptr %rss_info, ptr %rss_info.addr, align 8
  store i16 %length, ptr %length.addr, align 2
  %0 = load ptr, ptr %desc.addr, align 8
  call void @llvm.memset.p0.i64(ptr align 8 %0, i8 0, i64 16, i1 false)
  %1 = load i16, ptr %length.addr, align 2
  %call = call zeroext i16 @cpu_to_le16(i16 noundef zeroext %1)
  %2 = load ptr, ptr %desc.addr, align 8
  %upper = getelementptr inbounds %struct.anon.3, ptr %2, i32 0, i32 1
  %length1 = getelementptr inbounds %struct.anon.7, ptr %upper, i32 0, i32 1
  store i16 %call, ptr %length1, align 4
  %3 = load ptr, ptr %core.addr, align 8
  %4 = load ptr, ptr %pkt.addr, align 8
  %5 = load ptr, ptr %pkt.addr, align 8
  %cmp = icmp ne ptr %5, null
  %6 = load ptr, ptr %rss_info.addr, align 8
  %7 = load ptr, ptr %desc.addr, align 8
  %lower = getelementptr inbounds %struct.anon.3, ptr %7, i32 0, i32 0
  %hi_dword = getelementptr inbounds %struct.anon.4, ptr %lower, i32 0, i32 1
  %8 = load ptr, ptr %desc.addr, align 8
  %lower2 = getelementptr inbounds %struct.anon.3, ptr %8, i32 0, i32 0
  %mrq = getelementptr inbounds %struct.anon.4, ptr %lower2, i32 0, i32 0
  %9 = load ptr, ptr %desc.addr, align 8
  %upper3 = getelementptr inbounds %struct.anon.3, ptr %9, i32 0, i32 1
  %status_error = getelementptr inbounds %struct.anon.7, ptr %upper3, i32 0, i32 0
  %10 = load ptr, ptr %desc.addr, align 8
  %lower4 = getelementptr inbounds %struct.anon.3, ptr %10, i32 0, i32 0
  %hi_dword5 = getelementptr inbounds %struct.anon.4, ptr %lower4, i32 0, i32 1
  %ip_id = getelementptr inbounds %struct.anon.6, ptr %hi_dword5, i32 0, i32 0
  %11 = load ptr, ptr %desc.addr, align 8
  %upper6 = getelementptr inbounds %struct.anon.3, ptr %11, i32 0, i32 1
  %vlan = getelementptr inbounds %struct.anon.7, ptr %upper6, i32 0, i32 2
  call void @e1000e_build_rx_metadata(ptr noundef %3, ptr noundef %4, i1 noundef zeroext %cmp, ptr noundef %6, ptr noundef %hi_dword, ptr noundef %mrq, ptr noundef %status_error, ptr noundef %ip_id, ptr noundef %vlan)
  ret void
}

; Function Attrs: nounwind sspstrong uwtable
define internal zeroext i16 @cpu_to_le16(i16 noundef zeroext %v) #0 {
entry:
  %v.addr = alloca i16, align 2
  store i16 %v, ptr %v.addr, align 2
  %0 = load i16, ptr %v.addr, align 2
  ret i16 %0
}

; Function Attrs: nounwind sspstrong uwtable
define internal void @e1000e_build_rx_metadata(ptr noundef %core, ptr noundef %pkt, i1 noundef zeroext %is_eop, ptr noundef %rss_info, ptr noundef %rss, ptr noundef %mrq, ptr noundef %status_flags, ptr noundef %ip_id, ptr noundef %vlan_tag) #0 {
entry:
  %core.addr = alloca ptr, align 8
  %pkt.addr = alloca ptr, align 8
  %is_eop.addr = alloca i8, align 1
  %rss_info.addr = alloca ptr, align 8
  %rss.addr = alloca ptr, align 8
  %mrq.addr = alloca ptr, align 8
  %status_flags.addr = alloca ptr, align 8
  %ip_id.addr = alloca ptr, align 8
  %vlan_tag.addr = alloca ptr, align 8
  %vhdr = alloca ptr, align 8
  %hasip4 = alloca i8, align 1
  %hasip6 = alloca i8, align 1
  %l4hdr_proto = alloca i32, align 4
  %pkt_type = alloca i32, align 4
  store ptr %core, ptr %core.addr, align 8
  store ptr %pkt, ptr %pkt.addr, align 8
  %frombool = zext i1 %is_eop to i8
  store i8 %frombool, ptr %is_eop.addr, align 1
  store ptr %rss_info, ptr %rss_info.addr, align 8
  store ptr %rss, ptr %rss.addr, align 8
  store ptr %mrq, ptr %mrq.addr, align 8
  store ptr %status_flags, ptr %status_flags.addr, align 8
  store ptr %ip_id, ptr %ip_id.addr, align 8
  store ptr %vlan_tag, ptr %vlan_tag.addr, align 8
  %0 = load ptr, ptr %status_flags.addr, align 8
  store i32 1, ptr %0, align 4
  %1 = load i8, ptr %is_eop.addr, align 1
  %tobool = trunc i8 %1 to i1
  br i1 %tobool, label %if.end, label %if.then

if.then:                                          ; preds = %entry
  br label %func_exit

if.end:                                           ; preds = %entry
  %2 = load ptr, ptr %status_flags.addr, align 8
  %3 = load i32, ptr %2, align 4
  %or = or i32 %3, 2
  store i32 %or, ptr %2, align 4
  %4 = load ptr, ptr %pkt.addr, align 8
  call void @net_rx_pkt_get_protocols(ptr noundef %4, ptr noundef %hasip4, ptr noundef %hasip6, ptr noundef %l4hdr_proto)
  %5 = load i8, ptr %hasip4, align 1
  %tobool1 = trunc i8 %5 to i1
  %6 = load i8, ptr %hasip6, align 1
  %tobool2 = trunc i8 %6 to i1
  %7 = load i32, ptr %l4hdr_proto, align 4
  call void @trace_e1000e_rx_metadata_protocols(i1 noundef zeroext %tobool1, i1 noundef zeroext %tobool2, i32 noundef %7)
  %8 = load ptr, ptr %pkt.addr, align 8
  %call = call zeroext i1 @net_rx_pkt_is_vlan_stripped(ptr noundef %8)
  br i1 %call, label %if.then3, label %if.end7

if.then3:                                         ; preds = %if.end
  %9 = load ptr, ptr %status_flags.addr, align 8
  %10 = load i32, ptr %9, align 4
  %or4 = or i32 %10, 8
  store i32 %or4, ptr %9, align 4
  %11 = load ptr, ptr %pkt.addr, align 8
  %call5 = call zeroext i16 @net_rx_pkt_get_vlan_tag(ptr noundef %11)
  %call6 = call zeroext i16 @cpu_to_le16(i16 noundef zeroext %call5)
  %12 = load ptr, ptr %vlan_tag.addr, align 8
  store i16 %call6, ptr %12, align 2
  %13 = load ptr, ptr %vlan_tag.addr, align 8
  %14 = load i16, ptr %13, align 2
  call void @trace_e1000e_rx_metadata_vlan(i16 noundef zeroext %14)
  br label %if.end7

if.end7:                                          ; preds = %if.then3, %if.end
  %15 = load ptr, ptr %core.addr, align 8
  %mac = getelementptr inbounds %struct.E1000Core, ptr %15, i32 0, i32 0
  %arrayidx = getelementptr [32768 x i32], ptr %mac, i64 0, i64 5120
  %16 = load i32, ptr %arrayidx, align 8
  %and = and i32 %16, 8192
  %cmp = icmp ne i32 %and, 0
  br i1 %cmp, label %if.then8, label %if.else

if.then8:                                         ; preds = %if.end7
  %17 = load ptr, ptr %rss_info.addr, align 8
  %enabled = getelementptr inbounds %struct.E1000E_RSSInfo_st, ptr %17, i32 0, i32 0
  %18 = load i8, ptr %enabled, align 4
  %tobool9 = trunc i8 %18 to i1
  br i1 %tobool9, label %if.then10, label %if.end14

if.then10:                                        ; preds = %if.then8
  %19 = load ptr, ptr %rss_info.addr, align 8
  %hash = getelementptr inbounds %struct.E1000E_RSSInfo_st, ptr %19, i32 0, i32 1
  %20 = load i32, ptr %hash, align 4
  %call11 = call i32 @cpu_to_le32(i32 noundef %20)
  %21 = load ptr, ptr %rss.addr, align 8
  store i32 %call11, ptr %21, align 4
  %22 = load ptr, ptr %rss_info.addr, align 8
  %type = getelementptr inbounds %struct.E1000E_RSSInfo_st, ptr %22, i32 0, i32 3
  %23 = load i32, ptr %type, align 4
  %24 = load ptr, ptr %rss_info.addr, align 8
  %queue = getelementptr inbounds %struct.E1000E_RSSInfo_st, ptr %24, i32 0, i32 2
  %25 = load i32, ptr %queue, align 4
  %shl = shl i32 %25, 8
  %or12 = or i32 %23, %shl
  %call13 = call i32 @cpu_to_le32(i32 noundef %or12)
  %26 = load ptr, ptr %mrq.addr, align 8
  store i32 %call13, ptr %26, align 4
  %27 = load ptr, ptr %rss.addr, align 8
  %28 = load i32, ptr %27, align 4
  %29 = load ptr, ptr %mrq.addr, align 8
  %30 = load i32, ptr %29, align 4
  call void @trace_e1000e_rx_metadata_rss(i32 noundef %28, i32 noundef %30)
  br label %if.end14

if.end14:                                         ; preds = %if.then10, %if.then8
  br label %if.end21

if.else:                                          ; preds = %if.end7
  %31 = load i8, ptr %hasip4, align 1
  %tobool15 = trunc i8 %31 to i1
  br i1 %tobool15, label %if.then16, label %if.end20

if.then16:                                        ; preds = %if.else
  %32 = load ptr, ptr %status_flags.addr, align 8
  %33 = load i32, ptr %32, align 4
  %or17 = or i32 %33, 512
  store i32 %or17, ptr %32, align 4
  %34 = load ptr, ptr %pkt.addr, align 8
  %call18 = call zeroext i16 @net_rx_pkt_get_ip_id(ptr noundef %34)
  %call19 = call zeroext i16 @cpu_to_le16(i16 noundef zeroext %call18)
  %35 = load ptr, ptr %ip_id.addr, align 8
  store i16 %call19, ptr %35, align 2
  %36 = load ptr, ptr %ip_id.addr, align 8
  %37 = load i16, ptr %36, align 2
  call void @trace_e1000e_rx_metadata_ip_id(i16 noundef zeroext %37)
  br label %if.end20

if.end20:                                         ; preds = %if.then16, %if.else
  br label %if.end21

if.end21:                                         ; preds = %if.end20, %if.end14
  %38 = load i32, ptr %l4hdr_proto, align 4
  %cmp22 = icmp eq i32 %38, 1
  br i1 %cmp22, label %land.lhs.true, label %if.end26

land.lhs.true:                                    ; preds = %if.end21
  %39 = load ptr, ptr %core.addr, align 8
  %40 = load ptr, ptr %pkt.addr, align 8
  %call23 = call zeroext i1 @e1000e_is_tcp_ack(ptr noundef %39, ptr noundef %40)
  br i1 %call23, label %if.then24, label %if.end26

if.then24:                                        ; preds = %land.lhs.true
  %41 = load ptr, ptr %status_flags.addr, align 8
  %42 = load i32, ptr %41, align 4
  %or25 = or i32 %42, 32768
  store i32 %or25, ptr %41, align 4
  call void @trace_e1000e_rx_metadata_ack()
  br label %if.end26

if.end26:                                         ; preds = %if.then24, %land.lhs.true, %if.end21
  %43 = load i8, ptr %hasip6, align 1
  %tobool27 = trunc i8 %43 to i1
  br i1 %tobool27, label %land.lhs.true28, label %if.else34

land.lhs.true28:                                  ; preds = %if.end26
  %44 = load ptr, ptr %core.addr, align 8
  %mac29 = getelementptr inbounds %struct.E1000Core, ptr %44, i32 0, i32 0
  %arrayidx30 = getelementptr [32768 x i32], ptr %mac29, i64 0, i64 5122
  %45 = load i32, ptr %arrayidx30, align 8
  %and31 = and i32 %45, 1024
  %tobool32 = icmp ne i32 %and31, 0
  br i1 %tobool32, label %if.then33, label %if.else34

if.then33:                                        ; preds = %land.lhs.true28
  call void @trace_e1000e_rx_metadata_ipv6_filtering_disabled()
  store i32 0, ptr %pkt_type, align 4
  br label %if.end49

if.else34:                                        ; preds = %land.lhs.true28, %if.end26
  %46 = load i32, ptr %l4hdr_proto, align 4
  %cmp35 = icmp eq i32 %46, 1
  br i1 %cmp35, label %if.then37, label %lor.lhs.false

lor.lhs.false:                                    ; preds = %if.else34
  %47 = load i32, ptr %l4hdr_proto, align 4
  %cmp36 = icmp eq i32 %47, 2
  br i1 %cmp36, label %if.then37, label %if.else39

if.then37:                                        ; preds = %lor.lhs.false, %if.else34
  %48 = load i8, ptr %hasip4, align 1
  %tobool38 = trunc i8 %48 to i1
  %cond = select i1 %tobool38, i32 2, i32 6
  store i32 %cond, ptr %pkt_type, align 4
  br label %if.end48

if.else39:                                        ; preds = %lor.lhs.false
  %49 = load i8, ptr %hasip4, align 1
  %tobool40 = trunc i8 %49 to i1
  br i1 %tobool40, label %if.then43, label %lor.lhs.false41

lor.lhs.false41:                                  ; preds = %if.else39
  %50 = load i8, ptr %hasip6, align 1
  %tobool42 = trunc i8 %50 to i1
  br i1 %tobool42, label %if.then43, label %if.else46

if.then43:                                        ; preds = %lor.lhs.false41, %if.else39
  %51 = load i8, ptr %hasip4, align 1
  %tobool44 = trunc i8 %51 to i1
  %cond45 = select i1 %tobool44, i32 1, i32 5
  store i32 %cond45, ptr %pkt_type, align 4
  br label %if.end47

if.else46:                                        ; preds = %lor.lhs.false41
  store i32 0, ptr %pkt_type, align 4
  br label %if.end47

if.end47:                                         ; preds = %if.else46, %if.then43
  br label %if.end48

if.end48:                                         ; preds = %if.end47, %if.then37
  br label %if.end49

if.end49:                                         ; preds = %if.end48, %if.then33
  %52 = load i32, ptr %pkt_type, align 4
  %shl50 = shl i32 %52, 16
  %53 = load ptr, ptr %status_flags.addr, align 8
  %54 = load i32, ptr %53, align 4
  %or51 = or i32 %54, %shl50
  store i32 %or51, ptr %53, align 4
  %55 = load i32, ptr %pkt_type, align 4
  call void @trace_e1000e_rx_metadata_pkt_type(i32 noundef %55)
  %56 = load i8, ptr %hasip6, align 1
  %tobool52 = trunc i8 %56 to i1
  br i1 %tobool52, label %land.lhs.true53, label %if.end59

land.lhs.true53:                                  ; preds = %if.end49
  %57 = load ptr, ptr %core.addr, align 8
  %mac54 = getelementptr inbounds %struct.E1000Core, ptr %57, i32 0, i32 0
  %arrayidx55 = getelementptr [32768 x i32], ptr %mac54, i64 0, i64 5122
  %58 = load i32, ptr %arrayidx55, align 8
  %and56 = and i32 %58, 2048
  %tobool57 = icmp ne i32 %and56, 0
  br i1 %tobool57, label %if.then58, label %if.end59

if.then58:                                        ; preds = %land.lhs.true53
  call void @trace_e1000e_rx_metadata_ipv6_sum_disabled()
  br label %func_exit

if.end59:                                         ; preds = %land.lhs.true53, %if.end49
  %59 = load ptr, ptr %pkt.addr, align 8
  %call60 = call ptr @net_rx_pkt_get_vhdr(ptr noundef %59)
  store ptr %call60, ptr %vhdr, align 8
  %60 = load ptr, ptr %vhdr, align 8
  %flags = getelementptr inbounds %struct.virtio_net_hdr, ptr %60, i32 0, i32 0
  %61 = load i8, ptr %flags, align 2
  %conv = zext i8 %61 to i32
  %and61 = and i32 %conv, 2
  %tobool62 = icmp ne i32 %and61, 0
  br i1 %tobool62, label %if.end69, label %land.lhs.true63

land.lhs.true63:                                  ; preds = %if.end59
  %62 = load ptr, ptr %vhdr, align 8
  %flags64 = getelementptr inbounds %struct.virtio_net_hdr, ptr %62, i32 0, i32 0
  %63 = load i8, ptr %flags64, align 2
  %conv65 = zext i8 %63 to i32
  %and66 = and i32 %conv65, 1
  %tobool67 = icmp ne i32 %and66, 0
  br i1 %tobool67, label %if.end69, label %if.then68

if.then68:                                        ; preds = %land.lhs.true63
  call void @trace_e1000e_rx_metadata_virthdr_no_csum_info()
  %64 = load ptr, ptr %core.addr, align 8
  %65 = load ptr, ptr %pkt.addr, align 8
  %66 = load ptr, ptr %status_flags.addr, align 8
  %67 = load i32, ptr %l4hdr_proto, align 4
  call void @e1000e_verify_csum_in_sw(ptr noundef %64, ptr noundef %65, ptr noundef %66, i32 noundef %67)
  br label %func_exit

if.end69:                                         ; preds = %land.lhs.true63, %if.end59
  %68 = load ptr, ptr %core.addr, align 8
  %call70 = call zeroext i1 @e1000e_rx_l3_cso_enabled(ptr noundef %68)
  br i1 %call70, label %if.then71, label %if.else76

if.then71:                                        ; preds = %if.end69
  %69 = load i8, ptr %hasip4, align 1
  %tobool72 = trunc i8 %69 to i1
  %cond74 = select i1 %tobool72, i32 64, i32 0
  %70 = load ptr, ptr %status_flags.addr, align 8
  %71 = load i32, ptr %70, align 4
  %or75 = or i32 %71, %cond74
  store i32 %or75, ptr %70, align 4
  br label %if.end77

if.else76:                                        ; preds = %if.end69
  call void @trace_e1000e_rx_metadata_l3_cso_disabled()
  br label %if.end77

if.end77:                                         ; preds = %if.else76, %if.then71
  %72 = load ptr, ptr %core.addr, align 8
  %call78 = call zeroext i1 @e1000e_rx_l4_cso_enabled(ptr noundef %72)
  br i1 %call78, label %if.then79, label %if.else83

if.then79:                                        ; preds = %if.end77
  %73 = load i32, ptr %l4hdr_proto, align 4
  switch i32 %73, label %sw.default [
    i32 1, label %sw.bb
    i32 2, label %sw.bb81
  ]

sw.bb:                                            ; preds = %if.then79
  %74 = load ptr, ptr %status_flags.addr, align 8
  %75 = load i32, ptr %74, align 4
  %or80 = or i32 %75, 32
  store i32 %or80, ptr %74, align 4
  br label %sw.epilog

sw.bb81:                                          ; preds = %if.then79
  %76 = load ptr, ptr %status_flags.addr, align 8
  %77 = load i32, ptr %76, align 4
  %or82 = or i32 %77, 48
  store i32 %or82, ptr %76, align 4
  br label %sw.epilog

sw.default:                                       ; preds = %if.then79
  br label %sw.epilog

sw.epilog:                                        ; preds = %sw.default, %sw.bb81, %sw.bb
  br label %if.end84

if.else83:                                        ; preds = %if.end77
  call void @trace_e1000e_rx_metadata_l4_cso_disabled()
  br label %if.end84

if.end84:                                         ; preds = %if.else83, %sw.epilog
  br label %func_exit

func_exit:                                        ; preds = %if.end84, %if.then68, %if.then58, %if.then
  %78 = load ptr, ptr %status_flags.addr, align 8
  %79 = load i32, ptr %78, align 4
  call void @trace_e1000e_rx_metadata_status_flags(i32 noundef %79)
  %80 = load ptr, ptr %status_flags.addr, align 8
  %81 = load i32, ptr %80, align 4
  %call85 = call i32 @cpu_to_le32(i32 noundef %81)
  %82 = load ptr, ptr %status_flags.addr, align 8
  store i32 %call85, ptr %82, align 4
  ret void
}

; Function Attrs: nounwind sspstrong uwtable
define internal i32 @le32_to_cpu(i32 noundef %v) #0 {
entry:
  %v.addr = alloca i32, align 4
  store i32 %v, ptr %v.addr, align 4
  %0 = load i32, ptr %v.addr, align 4
  ret i32 %0
}

; Function Attrs: nounwind sspstrong uwtable
define internal void @trace_e1000e_rx_metadata_protocols(i1 noundef zeroext %hasip4, i1 noundef zeroext %hasip6, i32 noundef %l4hdr_protocol) #0 {
entry:
  %hasip4.addr = alloca i8, align 1
  %hasip6.addr = alloca i8, align 1
  %l4hdr_protocol.addr = alloca i32, align 4
  %frombool = zext i1 %hasip4 to i8
  store i8 %frombool, ptr %hasip4.addr, align 1
  %frombool1 = zext i1 %hasip6 to i8
  store i8 %frombool1, ptr %hasip6.addr, align 1
  store i32 %l4hdr_protocol, ptr %l4hdr_protocol.addr, align 4
  %0 = load i8, ptr %hasip4.addr, align 1
  %tobool = trunc i8 %0 to i1
  %1 = load i8, ptr %hasip6.addr, align 1
  %tobool2 = trunc i8 %1 to i1
  %2 = load i32, ptr %l4hdr_protocol.addr, align 4
  call void @_nocheck__trace_e1000e_rx_metadata_protocols(i1 noundef zeroext %tobool, i1 noundef zeroext %tobool2, i32 noundef %2)
  ret void
}

declare zeroext i1 @net_rx_pkt_is_vlan_stripped(ptr noundef) #1

declare zeroext i16 @net_rx_pkt_get_vlan_tag(ptr noundef) #1

; Function Attrs: nounwind sspstrong uwtable
define internal void @trace_e1000e_rx_metadata_vlan(i16 noundef zeroext %vlan_tag) #0 {
entry:
  %vlan_tag.addr = alloca i16, align 2
  store i16 %vlan_tag, ptr %vlan_tag.addr, align 2
  %0 = load i16, ptr %vlan_tag.addr, align 2
  call void @_nocheck__trace_e1000e_rx_metadata_vlan(i16 noundef zeroext %0)
  ret void
}

; Function Attrs: nounwind sspstrong uwtable
define internal i32 @cpu_to_le32(i32 noundef %v) #0 {
entry:
  %v.addr = alloca i32, align 4
  store i32 %v, ptr %v.addr, align 4
  %0 = load i32, ptr %v.addr, align 4
  ret i32 %0
}

; Function Attrs: nounwind sspstrong uwtable
define internal void @trace_e1000e_rx_metadata_rss(i32 noundef %rss, i32 noundef %mrq) #0 {
entry:
  %rss.addr = alloca i32, align 4
  %mrq.addr = alloca i32, align 4
  store i32 %rss, ptr %rss.addr, align 4
  store i32 %mrq, ptr %mrq.addr, align 4
  %0 = load i32, ptr %rss.addr, align 4
  %1 = load i32, ptr %mrq.addr, align 4
  call void @_nocheck__trace_e1000e_rx_metadata_rss(i32 noundef %0, i32 noundef %1)
  ret void
}

declare zeroext i16 @net_rx_pkt_get_ip_id(ptr noundef) #1

; Function Attrs: nounwind sspstrong uwtable
define internal void @trace_e1000e_rx_metadata_ip_id(i16 noundef zeroext %ip_id) #0 {
entry:
  %ip_id.addr = alloca i16, align 2
  store i16 %ip_id, ptr %ip_id.addr, align 2
  %0 = load i16, ptr %ip_id.addr, align 2
  call void @_nocheck__trace_e1000e_rx_metadata_ip_id(i16 noundef zeroext %0)
  ret void
}

; Function Attrs: nounwind sspstrong uwtable
define internal void @trace_e1000e_rx_metadata_ack() #0 {
entry:
  call void @_nocheck__trace_e1000e_rx_metadata_ack()
  ret void
}

; Function Attrs: nounwind sspstrong uwtable
define internal void @trace_e1000e_rx_metadata_ipv6_filtering_disabled() #0 {
entry:
  call void @_nocheck__trace_e1000e_rx_metadata_ipv6_filtering_disabled()
  ret void
}

; Function Attrs: nounwind sspstrong uwtable
define internal void @trace_e1000e_rx_metadata_pkt_type(i32 noundef %pkt_type) #0 {
entry:
  %pkt_type.addr = alloca i32, align 4
  store i32 %pkt_type, ptr %pkt_type.addr, align 4
  %0 = load i32, ptr %pkt_type.addr, align 4
  call void @_nocheck__trace_e1000e_rx_metadata_pkt_type(i32 noundef %0)
  ret void
}

; Function Attrs: nounwind sspstrong uwtable
define internal void @trace_e1000e_rx_metadata_ipv6_sum_disabled() #0 {
entry:
  call void @_nocheck__trace_e1000e_rx_metadata_ipv6_sum_disabled()
  ret void
}

; Function Attrs: nounwind sspstrong uwtable
define internal void @trace_e1000e_rx_metadata_virthdr_no_csum_info() #0 {
entry:
  call void @_nocheck__trace_e1000e_rx_metadata_virthdr_no_csum_info()
  ret void
}

; Function Attrs: nounwind sspstrong uwtable
define internal void @e1000e_verify_csum_in_sw(ptr noundef %core, ptr noundef %pkt, ptr noundef %status_flags, i32 noundef %l4hdr_proto) #0 {
entry:
  %core.addr = alloca ptr, align 8
  %pkt.addr = alloca ptr, align 8
  %status_flags.addr = alloca ptr, align 8
  %l4hdr_proto.addr = alloca i32, align 4
  %csum_valid = alloca i8, align 1
  %csum_error = alloca i32, align 4
  store ptr %core, ptr %core.addr, align 8
  store ptr %pkt, ptr %pkt.addr, align 8
  store ptr %status_flags, ptr %status_flags.addr, align 8
  store i32 %l4hdr_proto, ptr %l4hdr_proto.addr, align 4
  %0 = load ptr, ptr %core.addr, align 8
  %call = call zeroext i1 @e1000e_rx_l3_cso_enabled(ptr noundef %0)
  br i1 %call, label %if.then, label %if.else4

if.then:                                          ; preds = %entry
  %1 = load ptr, ptr %pkt.addr, align 8
  %call1 = call zeroext i1 @net_rx_pkt_validate_l3_csum(ptr noundef %1, ptr noundef %csum_valid)
  br i1 %call1, label %if.else, label %if.then2

if.then2:                                         ; preds = %if.then
  call void @trace_e1000e_rx_metadata_l3_csum_validation_failed()
  br label %if.end

if.else:                                          ; preds = %if.then
  %2 = load i8, ptr %csum_valid, align 1
  %tobool = trunc i8 %2 to i1
  %cond = select i1 %tobool, i32 0, i32 1073741824
  store i32 %cond, ptr %csum_error, align 4
  %3 = load i32, ptr %csum_error, align 4
  %or = or i32 64, %3
  %4 = load ptr, ptr %status_flags.addr, align 8
  %5 = load i32, ptr %4, align 4
  %or3 = or i32 %5, %or
  store i32 %or3, ptr %4, align 4
  br label %if.end

if.end:                                           ; preds = %if.else, %if.then2
  br label %if.end5

if.else4:                                         ; preds = %entry
  call void @trace_e1000e_rx_metadata_l3_cso_disabled()
  br label %if.end5

if.end5:                                          ; preds = %if.else4, %if.end
  %6 = load ptr, ptr %core.addr, align 8
  %call6 = call zeroext i1 @e1000e_rx_l4_cso_enabled(ptr noundef %6)
  br i1 %call6, label %if.end8, label %if.then7

if.then7:                                         ; preds = %if.end5
  call void @trace_e1000e_rx_metadata_l4_cso_disabled()
  br label %if.end22

if.end8:                                          ; preds = %if.end5
  %7 = load i32, ptr %l4hdr_proto.addr, align 4
  %cmp = icmp ne i32 %7, 1
  br i1 %cmp, label %land.lhs.true, label %if.end11

land.lhs.true:                                    ; preds = %if.end8
  %8 = load i32, ptr %l4hdr_proto.addr, align 4
  %cmp9 = icmp ne i32 %8, 2
  br i1 %cmp9, label %if.then10, label %if.end11

if.then10:                                        ; preds = %land.lhs.true
  br label %if.end22

if.end11:                                         ; preds = %land.lhs.true, %if.end8
  %9 = load ptr, ptr %pkt.addr, align 8
  %call12 = call zeroext i1 @net_rx_pkt_validate_l4_csum(ptr noundef %9, ptr noundef %csum_valid)
  br i1 %call12, label %if.end14, label %if.then13

if.then13:                                        ; preds = %if.end11
  call void @trace_e1000e_rx_metadata_l4_csum_validation_failed()
  br label %if.end22

if.end14:                                         ; preds = %if.end11
  %10 = load i8, ptr %csum_valid, align 1
  %tobool15 = trunc i8 %10 to i1
  %cond16 = select i1 %tobool15, i32 0, i32 536870912
  store i32 %cond16, ptr %csum_error, align 4
  %11 = load i32, ptr %csum_error, align 4
  %or17 = or i32 32, %11
  %12 = load ptr, ptr %status_flags.addr, align 8
  %13 = load i32, ptr %12, align 4
  %or18 = or i32 %13, %or17
  store i32 %or18, ptr %12, align 4
  %14 = load i32, ptr %l4hdr_proto.addr, align 4
  %cmp19 = icmp eq i32 %14, 2
  br i1 %cmp19, label %if.then20, label %if.end22

if.then20:                                        ; preds = %if.end14
  %15 = load ptr, ptr %status_flags.addr, align 8
  %16 = load i32, ptr %15, align 4
  %or21 = or i32 %16, 16
  store i32 %or21, ptr %15, align 4
  br label %if.end22

if.end22:                                         ; preds = %if.then20, %if.end14, %if.then13, %if.then10, %if.then7
  ret void
}

; Function Attrs: nounwind sspstrong uwtable
define internal zeroext i1 @e1000e_rx_l3_cso_enabled(ptr noundef %core) #0 {
entry:
  %core.addr = alloca ptr, align 8
  store ptr %core, ptr %core.addr, align 8
  %0 = load ptr, ptr %core.addr, align 8
  %mac = getelementptr inbounds %struct.E1000Core, ptr %0, i32 0, i32 0
  %arrayidx = getelementptr [32768 x i32], ptr %mac, i64 0, i64 5120
  %1 = load i32, ptr %arrayidx, align 8
  %and = and i32 %1, 256
  %tobool = icmp ne i32 %and, 0
  %lnot = xor i1 %tobool, true
  %lnot1 = xor i1 %lnot, true
  ret i1 %lnot1
}

; Function Attrs: nounwind sspstrong uwtable
define internal void @trace_e1000e_rx_metadata_l3_cso_disabled() #0 {
entry:
  call void @_nocheck__trace_e1000e_rx_metadata_l3_cso_disabled()
  ret void
}

; Function Attrs: nounwind sspstrong uwtable
define internal zeroext i1 @e1000e_rx_l4_cso_enabled(ptr noundef %core) #0 {
entry:
  %core.addr = alloca ptr, align 8
  store ptr %core, ptr %core.addr, align 8
  %0 = load ptr, ptr %core.addr, align 8
  %mac = getelementptr inbounds %struct.E1000Core, ptr %0, i32 0, i32 0
  %arrayidx = getelementptr [32768 x i32], ptr %mac, i64 0, i64 5120
  %1 = load i32, ptr %arrayidx, align 8
  %and = and i32 %1, 512
  %tobool = icmp ne i32 %and, 0
  %lnot = xor i1 %tobool, true
  %lnot1 = xor i1 %lnot, true
  ret i1 %lnot1
}

; Function Attrs: nounwind sspstrong uwtable
define internal void @trace_e1000e_rx_metadata_l4_cso_disabled() #0 {
entry:
  call void @_nocheck__trace_e1000e_rx_metadata_l4_cso_disabled()
  ret void
}

; Function Attrs: nounwind sspstrong uwtable
define internal void @trace_e1000e_rx_metadata_status_flags(i32 noundef %status_flags) #0 {
entry:
  %status_flags.addr = alloca i32, align 4
  store i32 %status_flags, ptr %status_flags.addr, align 4
  %0 = load i32, ptr %status_flags.addr, align 4
  call void @_nocheck__trace_e1000e_rx_metadata_status_flags(i32 noundef %0)
  ret void
}

; Function Attrs: nounwind sspstrong uwtable
define internal void @_nocheck__trace_e1000e_rx_metadata_protocols(i1 noundef zeroext %hasip4, i1 noundef zeroext %hasip6, i32 noundef %l4hdr_protocol) #0 {
entry:
  %hasip4.addr = alloca i8, align 1
  %hasip6.addr = alloca i8, align 1
  %l4hdr_protocol.addr = alloca i32, align 4
  %_now = alloca %struct.timeval, align 8
  %frombool = zext i1 %hasip4 to i8
  store i8 %frombool, ptr %hasip4.addr, align 1
  %frombool1 = zext i1 %hasip6 to i8
  store i8 %frombool1, ptr %hasip6.addr, align 1
  store i32 %l4hdr_protocol, ptr %l4hdr_protocol.addr, align 4
  %0 = load i32, ptr @trace_events_enabled_count, align 4
  %tobool = icmp ne i32 %0, 0
  %lnot = xor i1 %tobool, true
  %lnot2 = xor i1 %lnot, true
  %lnot.ext = zext i1 %lnot2 to i32
  %conv = sext i32 %lnot.ext to i64
  %tobool3 = icmp ne i64 %conv, 0
  br i1 %tobool3, label %land.lhs.true, label %if.end20

land.lhs.true:                                    ; preds = %entry
  %1 = load i16, ptr @_TRACE_E1000E_RX_METADATA_PROTOCOLS_DSTATE, align 2
  %conv4 = zext i16 %1 to i32
  %tobool5 = icmp ne i32 %conv4, 0
  br i1 %tobool5, label %land.lhs.true6, label %if.end20

land.lhs.true6:                                   ; preds = %land.lhs.true
  %call = call zeroext i1 @qemu_loglevel_mask(i32 noundef 32768)
  br i1 %call, label %if.then, label %if.end20

if.then:                                          ; preds = %land.lhs.true6
  %2 = load i8, ptr @message_with_timestamp, align 1
  %tobool8 = trunc i8 %2 to i1
  br i1 %tobool8, label %if.then9, label %if.else

if.then9:                                         ; preds = %if.then
  %call10 = call i32 @gettimeofday(ptr noundef %_now, ptr noundef null) #10
  %call11 = call i32 @qemu_get_thread_id()
  %tv_sec = getelementptr inbounds %struct.timeval, ptr %_now, i32 0, i32 0
  %3 = load i64, ptr %tv_sec, align 8
  %tv_usec = getelementptr inbounds %struct.timeval, ptr %_now, i32 0, i32 1
  %4 = load i64, ptr %tv_usec, align 8
  %5 = load i8, ptr %hasip4.addr, align 1
  %tobool12 = trunc i8 %5 to i1
  %conv13 = zext i1 %tobool12 to i32
  %6 = load i8, ptr %hasip6.addr, align 1
  %tobool14 = trunc i8 %6 to i1
  %conv15 = zext i1 %tobool14 to i32
  %7 = load i32, ptr %l4hdr_protocol.addr, align 4
  call void (ptr, ...) @qemu_log(ptr noundef @.str.42, i32 noundef %call11, i64 noundef %3, i64 noundef %4, i32 noundef %conv13, i32 noundef %conv15, i32 noundef %7)
  br label %if.end

if.else:                                          ; preds = %if.then
  %8 = load i8, ptr %hasip4.addr, align 1
  %tobool16 = trunc i8 %8 to i1
  %conv17 = zext i1 %tobool16 to i32
  %9 = load i8, ptr %hasip6.addr, align 1
  %tobool18 = trunc i8 %9 to i1
  %conv19 = zext i1 %tobool18 to i32
  %10 = load i32, ptr %l4hdr_protocol.addr, align 4
  call void (ptr, ...) @qemu_log(ptr noundef @.str.43, i32 noundef %conv17, i32 noundef %conv19, i32 noundef %10)
  br label %if.end

if.end:                                           ; preds = %if.else, %if.then9
  br label %if.end20

if.end20:                                         ; preds = %if.end, %land.lhs.true6, %land.lhs.true, %entry
  ret void
}

; Function Attrs: nounwind sspstrong uwtable
define internal void @_nocheck__trace_e1000e_rx_metadata_vlan(i16 noundef zeroext %vlan_tag) #0 {
entry:
  %vlan_tag.addr = alloca i16, align 2
  %_now = alloca %struct.timeval, align 8
  store i16 %vlan_tag, ptr %vlan_tag.addr, align 2
  %0 = load i32, ptr @trace_events_enabled_count, align 4
  %tobool = icmp ne i32 %0, 0
  %lnot = xor i1 %tobool, true
  %lnot1 = xor i1 %lnot, true
  %lnot.ext = zext i1 %lnot1 to i32
  %conv = sext i32 %lnot.ext to i64
  %tobool2 = icmp ne i64 %conv, 0
  br i1 %tobool2, label %land.lhs.true, label %if.end13

land.lhs.true:                                    ; preds = %entry
  %1 = load i16, ptr @_TRACE_E1000E_RX_METADATA_VLAN_DSTATE, align 2
  %conv3 = zext i16 %1 to i32
  %tobool4 = icmp ne i32 %conv3, 0
  br i1 %tobool4, label %land.lhs.true5, label %if.end13

land.lhs.true5:                                   ; preds = %land.lhs.true
  %call = call zeroext i1 @qemu_loglevel_mask(i32 noundef 32768)
  br i1 %call, label %if.then, label %if.end13

if.then:                                          ; preds = %land.lhs.true5
  %2 = load i8, ptr @message_with_timestamp, align 1
  %tobool7 = trunc i8 %2 to i1
  br i1 %tobool7, label %if.then8, label %if.else

if.then8:                                         ; preds = %if.then
  %call9 = call i32 @gettimeofday(ptr noundef %_now, ptr noundef null) #10
  %call10 = call i32 @qemu_get_thread_id()
  %tv_sec = getelementptr inbounds %struct.timeval, ptr %_now, i32 0, i32 0
  %3 = load i64, ptr %tv_sec, align 8
  %tv_usec = getelementptr inbounds %struct.timeval, ptr %_now, i32 0, i32 1
  %4 = load i64, ptr %tv_usec, align 8
  %5 = load i16, ptr %vlan_tag.addr, align 2
  %conv11 = zext i16 %5 to i32
  call void (ptr, ...) @qemu_log(ptr noundef @.str.44, i32 noundef %call10, i64 noundef %3, i64 noundef %4, i32 noundef %conv11)
  br label %if.end

if.else:                                          ; preds = %if.then
  %6 = load i16, ptr %vlan_tag.addr, align 2
  %conv12 = zext i16 %6 to i32
  call void (ptr, ...) @qemu_log(ptr noundef @.str.45, i32 noundef %conv12)
  br label %if.end

if.end:                                           ; preds = %if.else, %if.then8
  br label %if.end13

if.end13:                                         ; preds = %if.end, %land.lhs.true5, %land.lhs.true, %entry
  ret void
}

; Function Attrs: nounwind sspstrong uwtable
define internal void @_nocheck__trace_e1000e_rx_metadata_rss(i32 noundef %rss, i32 noundef %mrq) #0 {
entry:
  %rss.addr = alloca i32, align 4
  %mrq.addr = alloca i32, align 4
  %_now = alloca %struct.timeval, align 8
  store i32 %rss, ptr %rss.addr, align 4
  store i32 %mrq, ptr %mrq.addr, align 4
  %0 = load i32, ptr @trace_events_enabled_count, align 4
  %tobool = icmp ne i32 %0, 0
  %lnot = xor i1 %tobool, true
  %lnot1 = xor i1 %lnot, true
  %lnot.ext = zext i1 %lnot1 to i32
  %conv = sext i32 %lnot.ext to i64
  %tobool2 = icmp ne i64 %conv, 0
  br i1 %tobool2, label %land.lhs.true, label %if.end11

land.lhs.true:                                    ; preds = %entry
  %1 = load i16, ptr @_TRACE_E1000E_RX_METADATA_RSS_DSTATE, align 2
  %conv3 = zext i16 %1 to i32
  %tobool4 = icmp ne i32 %conv3, 0
  br i1 %tobool4, label %land.lhs.true5, label %if.end11

land.lhs.true5:                                   ; preds = %land.lhs.true
  %call = call zeroext i1 @qemu_loglevel_mask(i32 noundef 32768)
  br i1 %call, label %if.then, label %if.end11

if.then:                                          ; preds = %land.lhs.true5
  %2 = load i8, ptr @message_with_timestamp, align 1
  %tobool7 = trunc i8 %2 to i1
  br i1 %tobool7, label %if.then8, label %if.else

if.then8:                                         ; preds = %if.then
  %call9 = call i32 @gettimeofday(ptr noundef %_now, ptr noundef null) #10
  %call10 = call i32 @qemu_get_thread_id()
  %tv_sec = getelementptr inbounds %struct.timeval, ptr %_now, i32 0, i32 0
  %3 = load i64, ptr %tv_sec, align 8
  %tv_usec = getelementptr inbounds %struct.timeval, ptr %_now, i32 0, i32 1
  %4 = load i64, ptr %tv_usec, align 8
  %5 = load i32, ptr %rss.addr, align 4
  %6 = load i32, ptr %mrq.addr, align 4
  call void (ptr, ...) @qemu_log(ptr noundef @.str.46, i32 noundef %call10, i64 noundef %3, i64 noundef %4, i32 noundef %5, i32 noundef %6)
  br label %if.end

if.else:                                          ; preds = %if.then
  %7 = load i32, ptr %rss.addr, align 4
  %8 = load i32, ptr %mrq.addr, align 4
  call void (ptr, ...) @qemu_log(ptr noundef @.str.47, i32 noundef %7, i32 noundef %8)
  br label %if.end

if.end:                                           ; preds = %if.else, %if.then8
  br label %if.end11

if.end11:                                         ; preds = %if.end, %land.lhs.true5, %land.lhs.true, %entry
  ret void
}

; Function Attrs: nounwind sspstrong uwtable
define internal void @_nocheck__trace_e1000e_rx_metadata_ip_id(i16 noundef zeroext %ip_id) #0 {
entry:
  %ip_id.addr = alloca i16, align 2
  %_now = alloca %struct.timeval, align 8
  store i16 %ip_id, ptr %ip_id.addr, align 2
  %0 = load i32, ptr @trace_events_enabled_count, align 4
  %tobool = icmp ne i32 %0, 0
  %lnot = xor i1 %tobool, true
  %lnot1 = xor i1 %lnot, true
  %lnot.ext = zext i1 %lnot1 to i32
  %conv = sext i32 %lnot.ext to i64
  %tobool2 = icmp ne i64 %conv, 0
  br i1 %tobool2, label %land.lhs.true, label %if.end13

land.lhs.true:                                    ; preds = %entry
  %1 = load i16, ptr @_TRACE_E1000E_RX_METADATA_IP_ID_DSTATE, align 2
  %conv3 = zext i16 %1 to i32
  %tobool4 = icmp ne i32 %conv3, 0
  br i1 %tobool4, label %land.lhs.true5, label %if.end13

land.lhs.true5:                                   ; preds = %land.lhs.true
  %call = call zeroext i1 @qemu_loglevel_mask(i32 noundef 32768)
  br i1 %call, label %if.then, label %if.end13

if.then:                                          ; preds = %land.lhs.true5
  %2 = load i8, ptr @message_with_timestamp, align 1
  %tobool7 = trunc i8 %2 to i1
  br i1 %tobool7, label %if.then8, label %if.else

if.then8:                                         ; preds = %if.then
  %call9 = call i32 @gettimeofday(ptr noundef %_now, ptr noundef null) #10
  %call10 = call i32 @qemu_get_thread_id()
  %tv_sec = getelementptr inbounds %struct.timeval, ptr %_now, i32 0, i32 0
  %3 = load i64, ptr %tv_sec, align 8
  %tv_usec = getelementptr inbounds %struct.timeval, ptr %_now, i32 0, i32 1
  %4 = load i64, ptr %tv_usec, align 8
  %5 = load i16, ptr %ip_id.addr, align 2
  %conv11 = zext i16 %5 to i32
  call void (ptr, ...) @qemu_log(ptr noundef @.str.48, i32 noundef %call10, i64 noundef %3, i64 noundef %4, i32 noundef %conv11)
  br label %if.end

if.else:                                          ; preds = %if.then
  %6 = load i16, ptr %ip_id.addr, align 2
  %conv12 = zext i16 %6 to i32
  call void (ptr, ...) @qemu_log(ptr noundef @.str.49, i32 noundef %conv12)
  br label %if.end

if.end:                                           ; preds = %if.else, %if.then8
  br label %if.end13

if.end13:                                         ; preds = %if.end, %land.lhs.true5, %land.lhs.true, %entry
  ret void
}

; Function Attrs: nounwind sspstrong uwtable
define internal void @_nocheck__trace_e1000e_rx_metadata_ack() #0 {
entry:
  %_now = alloca %struct.timeval, align 8
  %0 = load i32, ptr @trace_events_enabled_count, align 4
  %tobool = icmp ne i32 %0, 0
  %lnot = xor i1 %tobool, true
  %lnot1 = xor i1 %lnot, true
  %lnot.ext = zext i1 %lnot1 to i32
  %conv = sext i32 %lnot.ext to i64
  %tobool2 = icmp ne i64 %conv, 0
  br i1 %tobool2, label %land.lhs.true, label %if.end11

land.lhs.true:                                    ; preds = %entry
  %1 = load i16, ptr @_TRACE_E1000E_RX_METADATA_ACK_DSTATE, align 2
  %conv3 = zext i16 %1 to i32
  %tobool4 = icmp ne i32 %conv3, 0
  br i1 %tobool4, label %land.lhs.true5, label %if.end11

land.lhs.true5:                                   ; preds = %land.lhs.true
  %call = call zeroext i1 @qemu_loglevel_mask(i32 noundef 32768)
  br i1 %call, label %if.then, label %if.end11

if.then:                                          ; preds = %land.lhs.true5
  %2 = load i8, ptr @message_with_timestamp, align 1
  %tobool7 = trunc i8 %2 to i1
  br i1 %tobool7, label %if.then8, label %if.else

if.then8:                                         ; preds = %if.then
  %call9 = call i32 @gettimeofday(ptr noundef %_now, ptr noundef null) #10
  %call10 = call i32 @qemu_get_thread_id()
  %tv_sec = getelementptr inbounds %struct.timeval, ptr %_now, i32 0, i32 0
  %3 = load i64, ptr %tv_sec, align 8
  %tv_usec = getelementptr inbounds %struct.timeval, ptr %_now, i32 0, i32 1
  %4 = load i64, ptr %tv_usec, align 8
  call void (ptr, ...) @qemu_log(ptr noundef @.str.50, i32 noundef %call10, i64 noundef %3, i64 noundef %4)
  br label %if.end

if.else:                                          ; preds = %if.then
  call void (ptr, ...) @qemu_log(ptr noundef @.str.51)
  br label %if.end

if.end:                                           ; preds = %if.else, %if.then8
  br label %if.end11

if.end11:                                         ; preds = %if.end, %land.lhs.true5, %land.lhs.true, %entry
  ret void
}

; Function Attrs: nounwind sspstrong uwtable
define internal void @_nocheck__trace_e1000e_rx_metadata_ipv6_filtering_disabled() #0 {
entry:
  %_now = alloca %struct.timeval, align 8
  %0 = load i32, ptr @trace_events_enabled_count, align 4
  %tobool = icmp ne i32 %0, 0
  %lnot = xor i1 %tobool, true
  %lnot1 = xor i1 %lnot, true
  %lnot.ext = zext i1 %lnot1 to i32
  %conv = sext i32 %lnot.ext to i64
  %tobool2 = icmp ne i64 %conv, 0
  br i1 %tobool2, label %land.lhs.true, label %if.end11

land.lhs.true:                                    ; preds = %entry
  %1 = load i16, ptr @_TRACE_E1000E_RX_METADATA_IPV6_FILTERING_DISABLED_DSTATE, align 2
  %conv3 = zext i16 %1 to i32
  %tobool4 = icmp ne i32 %conv3, 0
  br i1 %tobool4, label %land.lhs.true5, label %if.end11

land.lhs.true5:                                   ; preds = %land.lhs.true
  %call = call zeroext i1 @qemu_loglevel_mask(i32 noundef 32768)
  br i1 %call, label %if.then, label %if.end11

if.then:                                          ; preds = %land.lhs.true5
  %2 = load i8, ptr @message_with_timestamp, align 1
  %tobool7 = trunc i8 %2 to i1
  br i1 %tobool7, label %if.then8, label %if.else

if.then8:                                         ; preds = %if.then
  %call9 = call i32 @gettimeofday(ptr noundef %_now, ptr noundef null) #10
  %call10 = call i32 @qemu_get_thread_id()
  %tv_sec = getelementptr inbounds %struct.timeval, ptr %_now, i32 0, i32 0
  %3 = load i64, ptr %tv_sec, align 8
  %tv_usec = getelementptr inbounds %struct.timeval, ptr %_now, i32 0, i32 1
  %4 = load i64, ptr %tv_usec, align 8
  call void (ptr, ...) @qemu_log(ptr noundef @.str.52, i32 noundef %call10, i64 noundef %3, i64 noundef %4)
  br label %if.end

if.else:                                          ; preds = %if.then
  call void (ptr, ...) @qemu_log(ptr noundef @.str.53)
  br label %if.end

if.end:                                           ; preds = %if.else, %if.then8
  br label %if.end11

if.end11:                                         ; preds = %if.end, %land.lhs.true5, %land.lhs.true, %entry
  ret void
}

; Function Attrs: nounwind sspstrong uwtable
define internal void @_nocheck__trace_e1000e_rx_metadata_pkt_type(i32 noundef %pkt_type) #0 {
entry:
  %pkt_type.addr = alloca i32, align 4
  %_now = alloca %struct.timeval, align 8
  store i32 %pkt_type, ptr %pkt_type.addr, align 4
  %0 = load i32, ptr @trace_events_enabled_count, align 4
  %tobool = icmp ne i32 %0, 0
  %lnot = xor i1 %tobool, true
  %lnot1 = xor i1 %lnot, true
  %lnot.ext = zext i1 %lnot1 to i32
  %conv = sext i32 %lnot.ext to i64
  %tobool2 = icmp ne i64 %conv, 0
  br i1 %tobool2, label %land.lhs.true, label %if.end11

land.lhs.true:                                    ; preds = %entry
  %1 = load i16, ptr @_TRACE_E1000E_RX_METADATA_PKT_TYPE_DSTATE, align 2
  %conv3 = zext i16 %1 to i32
  %tobool4 = icmp ne i32 %conv3, 0
  br i1 %tobool4, label %land.lhs.true5, label %if.end11

land.lhs.true5:                                   ; preds = %land.lhs.true
  %call = call zeroext i1 @qemu_loglevel_mask(i32 noundef 32768)
  br i1 %call, label %if.then, label %if.end11

if.then:                                          ; preds = %land.lhs.true5
  %2 = load i8, ptr @message_with_timestamp, align 1
  %tobool7 = trunc i8 %2 to i1
  br i1 %tobool7, label %if.then8, label %if.else

if.then8:                                         ; preds = %if.then
  %call9 = call i32 @gettimeofday(ptr noundef %_now, ptr noundef null) #10
  %call10 = call i32 @qemu_get_thread_id()
  %tv_sec = getelementptr inbounds %struct.timeval, ptr %_now, i32 0, i32 0
  %3 = load i64, ptr %tv_sec, align 8
  %tv_usec = getelementptr inbounds %struct.timeval, ptr %_now, i32 0, i32 1
  %4 = load i64, ptr %tv_usec, align 8
  %5 = load i32, ptr %pkt_type.addr, align 4
  call void (ptr, ...) @qemu_log(ptr noundef @.str.54, i32 noundef %call10, i64 noundef %3, i64 noundef %4, i32 noundef %5)
  br label %if.end

if.else:                                          ; preds = %if.then
  %6 = load i32, ptr %pkt_type.addr, align 4
  call void (ptr, ...) @qemu_log(ptr noundef @.str.55, i32 noundef %6)
  br label %if.end

if.end:                                           ; preds = %if.else, %if.then8
  br label %if.end11

if.end11:                                         ; preds = %if.end, %land.lhs.true5, %land.lhs.true, %entry
  ret void
}

; Function Attrs: nounwind sspstrong uwtable
define internal void @_nocheck__trace_e1000e_rx_metadata_ipv6_sum_disabled() #0 {
entry:
  %_now = alloca %struct.timeval, align 8
  %0 = load i32, ptr @trace_events_enabled_count, align 4
  %tobool = icmp ne i32 %0, 0
  %lnot = xor i1 %tobool, true
  %lnot1 = xor i1 %lnot, true
  %lnot.ext = zext i1 %lnot1 to i32
  %conv = sext i32 %lnot.ext to i64
  %tobool2 = icmp ne i64 %conv, 0
  br i1 %tobool2, label %land.lhs.true, label %if.end11

land.lhs.true:                                    ; preds = %entry
  %1 = load i16, ptr @_TRACE_E1000E_RX_METADATA_IPV6_SUM_DISABLED_DSTATE, align 2
  %conv3 = zext i16 %1 to i32
  %tobool4 = icmp ne i32 %conv3, 0
  br i1 %tobool4, label %land.lhs.true5, label %if.end11

land.lhs.true5:                                   ; preds = %land.lhs.true
  %call = call zeroext i1 @qemu_loglevel_mask(i32 noundef 32768)
  br i1 %call, label %if.then, label %if.end11

if.then:                                          ; preds = %land.lhs.true5
  %2 = load i8, ptr @message_with_timestamp, align 1
  %tobool7 = trunc i8 %2 to i1
  br i1 %tobool7, label %if.then8, label %if.else

if.then8:                                         ; preds = %if.then
  %call9 = call i32 @gettimeofday(ptr noundef %_now, ptr noundef null) #10
  %call10 = call i32 @qemu_get_thread_id()
  %tv_sec = getelementptr inbounds %struct.timeval, ptr %_now, i32 0, i32 0
  %3 = load i64, ptr %tv_sec, align 8
  %tv_usec = getelementptr inbounds %struct.timeval, ptr %_now, i32 0, i32 1
  %4 = load i64, ptr %tv_usec, align 8
  call void (ptr, ...) @qemu_log(ptr noundef @.str.56, i32 noundef %call10, i64 noundef %3, i64 noundef %4)
  br label %if.end

if.else:                                          ; preds = %if.then
  call void (ptr, ...) @qemu_log(ptr noundef @.str.57)
  br label %if.end

if.end:                                           ; preds = %if.else, %if.then8
  br label %if.end11

if.end11:                                         ; preds = %if.end, %land.lhs.true5, %land.lhs.true, %entry
  ret void
}

; Function Attrs: nounwind sspstrong uwtable
define internal void @_nocheck__trace_e1000e_rx_metadata_virthdr_no_csum_info() #0 {
entry:
  %_now = alloca %struct.timeval, align 8
  %0 = load i32, ptr @trace_events_enabled_count, align 4
  %tobool = icmp ne i32 %0, 0
  %lnot = xor i1 %tobool, true
  %lnot1 = xor i1 %lnot, true
  %lnot.ext = zext i1 %lnot1 to i32
  %conv = sext i32 %lnot.ext to i64
  %tobool2 = icmp ne i64 %conv, 0
  br i1 %tobool2, label %land.lhs.true, label %if.end11

land.lhs.true:                                    ; preds = %entry
  %1 = load i16, ptr @_TRACE_E1000E_RX_METADATA_VIRTHDR_NO_CSUM_INFO_DSTATE, align 2
  %conv3 = zext i16 %1 to i32
  %tobool4 = icmp ne i32 %conv3, 0
  br i1 %tobool4, label %land.lhs.true5, label %if.end11

land.lhs.true5:                                   ; preds = %land.lhs.true
  %call = call zeroext i1 @qemu_loglevel_mask(i32 noundef 32768)
  br i1 %call, label %if.then, label %if.end11

if.then:                                          ; preds = %land.lhs.true5
  %2 = load i8, ptr @message_with_timestamp, align 1
  %tobool7 = trunc i8 %2 to i1
  br i1 %tobool7, label %if.then8, label %if.else

if.then8:                                         ; preds = %if.then
  %call9 = call i32 @gettimeofday(ptr noundef %_now, ptr noundef null) #10
  %call10 = call i32 @qemu_get_thread_id()
  %tv_sec = getelementptr inbounds %struct.timeval, ptr %_now, i32 0, i32 0
  %3 = load i64, ptr %tv_sec, align 8
  %tv_usec = getelementptr inbounds %struct.timeval, ptr %_now, i32 0, i32 1
  %4 = load i64, ptr %tv_usec, align 8
  call void (ptr, ...) @qemu_log(ptr noundef @.str.58, i32 noundef %call10, i64 noundef %3, i64 noundef %4)
  br label %if.end

if.else:                                          ; preds = %if.then
  call void (ptr, ...) @qemu_log(ptr noundef @.str.59)
  br label %if.end

if.end:                                           ; preds = %if.else, %if.then8
  br label %if.end11

if.end11:                                         ; preds = %if.end, %land.lhs.true5, %land.lhs.true, %entry
  ret void
}

declare zeroext i1 @net_rx_pkt_validate_l3_csum(ptr noundef, ptr noundef) #1

; Function Attrs: nounwind sspstrong uwtable
define internal void @trace_e1000e_rx_metadata_l3_csum_validation_failed() #0 {
entry:
  call void @_nocheck__trace_e1000e_rx_metadata_l3_csum_validation_failed()
  ret void
}

declare zeroext i1 @net_rx_pkt_validate_l4_csum(ptr noundef, ptr noundef) #1

; Function Attrs: nounwind sspstrong uwtable
define internal void @trace_e1000e_rx_metadata_l4_csum_validation_failed() #0 {
entry:
  call void @_nocheck__trace_e1000e_rx_metadata_l4_csum_validation_failed()
  ret void
}

; Function Attrs: nounwind sspstrong uwtable
define internal void @_nocheck__trace_e1000e_rx_metadata_l3_csum_validation_failed() #0 {
entry:
  %_now = alloca %struct.timeval, align 8
  %0 = load i32, ptr @trace_events_enabled_count, align 4
  %tobool = icmp ne i32 %0, 0
  %lnot = xor i1 %tobool, true
  %lnot1 = xor i1 %lnot, true
  %lnot.ext = zext i1 %lnot1 to i32
  %conv = sext i32 %lnot.ext to i64
  %tobool2 = icmp ne i64 %conv, 0
  br i1 %tobool2, label %land.lhs.true, label %if.end11

land.lhs.true:                                    ; preds = %entry
  %1 = load i16, ptr @_TRACE_E1000E_RX_METADATA_L3_CSUM_VALIDATION_FAILED_DSTATE, align 2
  %conv3 = zext i16 %1 to i32
  %tobool4 = icmp ne i32 %conv3, 0
  br i1 %tobool4, label %land.lhs.true5, label %if.end11

land.lhs.true5:                                   ; preds = %land.lhs.true
  %call = call zeroext i1 @qemu_loglevel_mask(i32 noundef 32768)
  br i1 %call, label %if.then, label %if.end11

if.then:                                          ; preds = %land.lhs.true5
  %2 = load i8, ptr @message_with_timestamp, align 1
  %tobool7 = trunc i8 %2 to i1
  br i1 %tobool7, label %if.then8, label %if.else

if.then8:                                         ; preds = %if.then
  %call9 = call i32 @gettimeofday(ptr noundef %_now, ptr noundef null) #10
  %call10 = call i32 @qemu_get_thread_id()
  %tv_sec = getelementptr inbounds %struct.timeval, ptr %_now, i32 0, i32 0
  %3 = load i64, ptr %tv_sec, align 8
  %tv_usec = getelementptr inbounds %struct.timeval, ptr %_now, i32 0, i32 1
  %4 = load i64, ptr %tv_usec, align 8
  call void (ptr, ...) @qemu_log(ptr noundef @.str.60, i32 noundef %call10, i64 noundef %3, i64 noundef %4)
  br label %if.end

if.else:                                          ; preds = %if.then
  call void (ptr, ...) @qemu_log(ptr noundef @.str.61)
  br label %if.end

if.end:                                           ; preds = %if.else, %if.then8
  br label %if.end11

if.end11:                                         ; preds = %if.end, %land.lhs.true5, %land.lhs.true, %entry
  ret void
}

; Function Attrs: nounwind sspstrong uwtable
define internal void @_nocheck__trace_e1000e_rx_metadata_l4_csum_validation_failed() #0 {
entry:
  %_now = alloca %struct.timeval, align 8
  %0 = load i32, ptr @trace_events_enabled_count, align 4
  %tobool = icmp ne i32 %0, 0
  %lnot = xor i1 %tobool, true
  %lnot1 = xor i1 %lnot, true
  %lnot.ext = zext i1 %lnot1 to i32
  %conv = sext i32 %lnot.ext to i64
  %tobool2 = icmp ne i64 %conv, 0
  br i1 %tobool2, label %land.lhs.true, label %if.end11

land.lhs.true:                                    ; preds = %entry
  %1 = load i16, ptr @_TRACE_E1000E_RX_METADATA_L4_CSUM_VALIDATION_FAILED_DSTATE, align 2
  %conv3 = zext i16 %1 to i32
  %tobool4 = icmp ne i32 %conv3, 0
  br i1 %tobool4, label %land.lhs.true5, label %if.end11

land.lhs.true5:                                   ; preds = %land.lhs.true
  %call = call zeroext i1 @qemu_loglevel_mask(i32 noundef 32768)
  br i1 %call, label %if.then, label %if.end11

if.then:                                          ; preds = %land.lhs.true5
  %2 = load i8, ptr @message_with_timestamp, align 1
  %tobool7 = trunc i8 %2 to i1
  br i1 %tobool7, label %if.then8, label %if.else

if.then8:                                         ; preds = %if.then
  %call9 = call i32 @gettimeofday(ptr noundef %_now, ptr noundef null) #10
  %call10 = call i32 @qemu_get_thread_id()
  %tv_sec = getelementptr inbounds %struct.timeval, ptr %_now, i32 0, i32 0
  %3 = load i64, ptr %tv_sec, align 8
  %tv_usec = getelementptr inbounds %struct.timeval, ptr %_now, i32 0, i32 1
  %4 = load i64, ptr %tv_usec, align 8
  call void (ptr, ...) @qemu_log(ptr noundef @.str.62, i32 noundef %call10, i64 noundef %3, i64 noundef %4)
  br label %if.end

if.else:                                          ; preds = %if.then
  call void (ptr, ...) @qemu_log(ptr noundef @.str.63)
  br label %if.end

if.end:                                           ; preds = %if.else, %if.then8
  br label %if.end11

if.end11:                                         ; preds = %if.end, %land.lhs.true5, %land.lhs.true, %entry
  ret void
}

; Function Attrs: nounwind sspstrong uwtable
define internal void @_nocheck__trace_e1000e_rx_metadata_l3_cso_disabled() #0 {
entry:
  %_now = alloca %struct.timeval, align 8
  %0 = load i32, ptr @trace_events_enabled_count, align 4
  %tobool = icmp ne i32 %0, 0
  %lnot = xor i1 %tobool, true
  %lnot1 = xor i1 %lnot, true
  %lnot.ext = zext i1 %lnot1 to i32
  %conv = sext i32 %lnot.ext to i64
  %tobool2 = icmp ne i64 %conv, 0
  br i1 %tobool2, label %land.lhs.true, label %if.end11

land.lhs.true:                                    ; preds = %entry
  %1 = load i16, ptr @_TRACE_E1000E_RX_METADATA_L3_CSO_DISABLED_DSTATE, align 2
  %conv3 = zext i16 %1 to i32
  %tobool4 = icmp ne i32 %conv3, 0
  br i1 %tobool4, label %land.lhs.true5, label %if.end11

land.lhs.true5:                                   ; preds = %land.lhs.true
  %call = call zeroext i1 @qemu_loglevel_mask(i32 noundef 32768)
  br i1 %call, label %if.then, label %if.end11

if.then:                                          ; preds = %land.lhs.true5
  %2 = load i8, ptr @message_with_timestamp, align 1
  %tobool7 = trunc i8 %2 to i1
  br i1 %tobool7, label %if.then8, label %if.else

if.then8:                                         ; preds = %if.then
  %call9 = call i32 @gettimeofday(ptr noundef %_now, ptr noundef null) #10
  %call10 = call i32 @qemu_get_thread_id()
  %tv_sec = getelementptr inbounds %struct.timeval, ptr %_now, i32 0, i32 0
  %3 = load i64, ptr %tv_sec, align 8
  %tv_usec = getelementptr inbounds %struct.timeval, ptr %_now, i32 0, i32 1
  %4 = load i64, ptr %tv_usec, align 8
  call void (ptr, ...) @qemu_log(ptr noundef @.str.64, i32 noundef %call10, i64 noundef %3, i64 noundef %4)
  br label %if.end

if.else:                                          ; preds = %if.then
  call void (ptr, ...) @qemu_log(ptr noundef @.str.65)
  br label %if.end

if.end:                                           ; preds = %if.else, %if.then8
  br label %if.end11

if.end11:                                         ; preds = %if.end, %land.lhs.true5, %land.lhs.true, %entry
  ret void
}

; Function Attrs: nounwind sspstrong uwtable
define internal void @_nocheck__trace_e1000e_rx_metadata_l4_cso_disabled() #0 {
entry:
  %_now = alloca %struct.timeval, align 8
  %0 = load i32, ptr @trace_events_enabled_count, align 4
  %tobool = icmp ne i32 %0, 0
  %lnot = xor i1 %tobool, true
  %lnot1 = xor i1 %lnot, true
  %lnot.ext = zext i1 %lnot1 to i32
  %conv = sext i32 %lnot.ext to i64
  %tobool2 = icmp ne i64 %conv, 0
  br i1 %tobool2, label %land.lhs.true, label %if.end11

land.lhs.true:                                    ; preds = %entry
  %1 = load i16, ptr @_TRACE_E1000E_RX_METADATA_L4_CSO_DISABLED_DSTATE, align 2
  %conv3 = zext i16 %1 to i32
  %tobool4 = icmp ne i32 %conv3, 0
  br i1 %tobool4, label %land.lhs.true5, label %if.end11

land.lhs.true5:                                   ; preds = %land.lhs.true
  %call = call zeroext i1 @qemu_loglevel_mask(i32 noundef 32768)
  br i1 %call, label %if.then, label %if.end11

if.then:                                          ; preds = %land.lhs.true5
  %2 = load i8, ptr @message_with_timestamp, align 1
  %tobool7 = trunc i8 %2 to i1
  br i1 %tobool7, label %if.then8, label %if.else

if.then8:                                         ; preds = %if.then
  %call9 = call i32 @gettimeofday(ptr noundef %_now, ptr noundef null) #10
  %call10 = call i32 @qemu_get_thread_id()
  %tv_sec = getelementptr inbounds %struct.timeval, ptr %_now, i32 0, i32 0
  %3 = load i64, ptr %tv_sec, align 8
  %tv_usec = getelementptr inbounds %struct.timeval, ptr %_now, i32 0, i32 1
  %4 = load i64, ptr %tv_usec, align 8
  call void (ptr, ...) @qemu_log(ptr noundef @.str.66, i32 noundef %call10, i64 noundef %3, i64 noundef %4)
  br label %if.end

if.else:                                          ; preds = %if.then
  call void (ptr, ...) @qemu_log(ptr noundef @.str.67)
  br label %if.end

if.end:                                           ; preds = %if.else, %if.then8
  br label %if.end11

if.end11:                                         ; preds = %if.end, %land.lhs.true5, %land.lhs.true, %entry
  ret void
}

; Function Attrs: nounwind sspstrong uwtable
define internal void @_nocheck__trace_e1000e_rx_metadata_status_flags(i32 noundef %status_flags) #0 {
entry:
  %status_flags.addr = alloca i32, align 4
  %_now = alloca %struct.timeval, align 8
  store i32 %status_flags, ptr %status_flags.addr, align 4
  %0 = load i32, ptr @trace_events_enabled_count, align 4
  %tobool = icmp ne i32 %0, 0
  %lnot = xor i1 %tobool, true
  %lnot1 = xor i1 %lnot, true
  %lnot.ext = zext i1 %lnot1 to i32
  %conv = sext i32 %lnot.ext to i64
  %tobool2 = icmp ne i64 %conv, 0
  br i1 %tobool2, label %land.lhs.true, label %if.end11

land.lhs.true:                                    ; preds = %entry
  %1 = load i16, ptr @_TRACE_E1000E_RX_METADATA_STATUS_FLAGS_DSTATE, align 2
  %conv3 = zext i16 %1 to i32
  %tobool4 = icmp ne i32 %conv3, 0
  br i1 %tobool4, label %land.lhs.true5, label %if.end11

land.lhs.true5:                                   ; preds = %land.lhs.true
  %call = call zeroext i1 @qemu_loglevel_mask(i32 noundef 32768)
  br i1 %call, label %if.then, label %if.end11

if.then:                                          ; preds = %land.lhs.true5
  %2 = load i8, ptr @message_with_timestamp, align 1
  %tobool7 = trunc i8 %2 to i1
  br i1 %tobool7, label %if.then8, label %if.else

if.then8:                                         ; preds = %if.then
  %call9 = call i32 @gettimeofday(ptr noundef %_now, ptr noundef null) #10
  %call10 = call i32 @qemu_get_thread_id()
  %tv_sec = getelementptr inbounds %struct.timeval, ptr %_now, i32 0, i32 0
  %3 = load i64, ptr %tv_sec, align 8
  %tv_usec = getelementptr inbounds %struct.timeval, ptr %_now, i32 0, i32 1
  %4 = load i64, ptr %tv_usec, align 8
  %5 = load i32, ptr %status_flags.addr, align 4
  call void (ptr, ...) @qemu_log(ptr noundef @.str.68, i32 noundef %call10, i64 noundef %3, i64 noundef %4, i32 noundef %5)
  br label %if.end

if.else:                                          ; preds = %if.then
  %6 = load i32, ptr %status_flags.addr, align 4
  call void (ptr, ...) @qemu_log(ptr noundef @.str.69, i32 noundef %6)
  br label %if.end

if.end:                                           ; preds = %if.else, %if.then8
  br label %if.end11

if.end11:                                         ; preds = %if.end, %land.lhs.true5, %land.lhs.true, %entry
  ret void
}

; Function Attrs: nounwind sspstrong uwtable
define internal void @trace_e1000e_rx_desc_ps_write(i16 noundef zeroext %a0, i16 noundef zeroext %a1, i16 noundef zeroext %a2, i16 noundef zeroext %a3) #0 {
entry:
  %a0.addr = alloca i16, align 2
  %a1.addr = alloca i16, align 2
  %a2.addr = alloca i16, align 2
  %a3.addr = alloca i16, align 2
  store i16 %a0, ptr %a0.addr, align 2
  store i16 %a1, ptr %a1.addr, align 2
  store i16 %a2, ptr %a2.addr, align 2
  store i16 %a3, ptr %a3.addr, align 2
  %0 = load i16, ptr %a0.addr, align 2
  %1 = load i16, ptr %a1.addr, align 2
  %2 = load i16, ptr %a2.addr, align 2
  %3 = load i16, ptr %a3.addr, align 2
  call void @_nocheck__trace_e1000e_rx_desc_ps_write(i16 noundef zeroext %0, i16 noundef zeroext %1, i16 noundef zeroext %2, i16 noundef zeroext %3)
  ret void
}

; Function Attrs: nounwind sspstrong uwtable
define internal void @_nocheck__trace_e1000e_rx_desc_ps_write(i16 noundef zeroext %a0, i16 noundef zeroext %a1, i16 noundef zeroext %a2, i16 noundef zeroext %a3) #0 {
entry:
  %a0.addr = alloca i16, align 2
  %a1.addr = alloca i16, align 2
  %a2.addr = alloca i16, align 2
  %a3.addr = alloca i16, align 2
  %_now = alloca %struct.timeval, align 8
  store i16 %a0, ptr %a0.addr, align 2
  store i16 %a1, ptr %a1.addr, align 2
  store i16 %a2, ptr %a2.addr, align 2
  store i16 %a3, ptr %a3.addr, align 2
  %0 = load i32, ptr @trace_events_enabled_count, align 4
  %tobool = icmp ne i32 %0, 0
  %lnot = xor i1 %tobool, true
  %lnot1 = xor i1 %lnot, true
  %lnot.ext = zext i1 %lnot1 to i32
  %conv = sext i32 %lnot.ext to i64
  %tobool2 = icmp ne i64 %conv, 0
  br i1 %tobool2, label %land.lhs.true, label %if.end19

land.lhs.true:                                    ; preds = %entry
  %1 = load i16, ptr @_TRACE_E1000E_RX_DESC_PS_WRITE_DSTATE, align 2
  %conv3 = zext i16 %1 to i32
  %tobool4 = icmp ne i32 %conv3, 0
  br i1 %tobool4, label %land.lhs.true5, label %if.end19

land.lhs.true5:                                   ; preds = %land.lhs.true
  %call = call zeroext i1 @qemu_loglevel_mask(i32 noundef 32768)
  br i1 %call, label %if.then, label %if.end19

if.then:                                          ; preds = %land.lhs.true5
  %2 = load i8, ptr @message_with_timestamp, align 1
  %tobool7 = trunc i8 %2 to i1
  br i1 %tobool7, label %if.then8, label %if.else

if.then8:                                         ; preds = %if.then
  %call9 = call i32 @gettimeofday(ptr noundef %_now, ptr noundef null) #10
  %call10 = call i32 @qemu_get_thread_id()
  %tv_sec = getelementptr inbounds %struct.timeval, ptr %_now, i32 0, i32 0
  %3 = load i64, ptr %tv_sec, align 8
  %tv_usec = getelementptr inbounds %struct.timeval, ptr %_now, i32 0, i32 1
  %4 = load i64, ptr %tv_usec, align 8
  %5 = load i16, ptr %a0.addr, align 2
  %conv11 = zext i16 %5 to i32
  %6 = load i16, ptr %a1.addr, align 2
  %conv12 = zext i16 %6 to i32
  %7 = load i16, ptr %a2.addr, align 2
  %conv13 = zext i16 %7 to i32
  %8 = load i16, ptr %a3.addr, align 2
  %conv14 = zext i16 %8 to i32
  call void (ptr, ...) @qemu_log(ptr noundef @.str.70, i32 noundef %call10, i64 noundef %3, i64 noundef %4, i32 noundef %conv11, i32 noundef %conv12, i32 noundef %conv13, i32 noundef %conv14)
  br label %if.end

if.else:                                          ; preds = %if.then
  %9 = load i16, ptr %a0.addr, align 2
  %conv15 = zext i16 %9 to i32
  %10 = load i16, ptr %a1.addr, align 2
  %conv16 = zext i16 %10 to i32
  %11 = load i16, ptr %a2.addr, align 2
  %conv17 = zext i16 %11 to i32
  %12 = load i16, ptr %a3.addr, align 2
  %conv18 = zext i16 %12 to i32
  call void (ptr, ...) @qemu_log(ptr noundef @.str.71, i32 noundef %conv15, i32 noundef %conv16, i32 noundef %conv17, i32 noundef %conv18)
  br label %if.end

if.end:                                           ; preds = %if.else, %if.then8
  br label %if.end19

if.end19:                                         ; preds = %if.end, %land.lhs.true5, %land.lhs.true, %entry
  ret void
}

declare i32 @net_rx_pkt_get_packet_type(ptr noundef) #1

declare void @e1000x_update_rx_total_stats(ptr noundef, i32 noundef, i64 noundef, i64 noundef) #1

declare zeroext i1 @net_rx_pkt_is_tcp_ack(ptr noundef) #1

declare zeroext i1 @net_rx_pkt_has_tcp_data(ptr noundef) #1

; Function Attrs: nounwind sspstrong uwtable
define internal i32 @e1000e_ring_len(ptr noundef %core, ptr noundef %r) #0 {
entry:
  %core.addr = alloca ptr, align 8
  %r.addr = alloca ptr, align 8
  store ptr %core, ptr %core.addr, align 8
  store ptr %r, ptr %r.addr, align 8
  %0 = load ptr, ptr %core.addr, align 8
  %mac = getelementptr inbounds %struct.E1000Core, ptr %0, i32 0, i32 0
  %1 = load ptr, ptr %r.addr, align 8
  %dlen = getelementptr inbounds %struct.E1000ERingInfo, ptr %1, i32 0, i32 2
  %2 = load i32, ptr %dlen, align 4
  %idxprom = sext i32 %2 to i64
  %arrayidx = getelementptr [32768 x i32], ptr %mac, i64 0, i64 %idxprom
  %3 = load i32, ptr %arrayidx, align 4
  ret i32 %3
}

declare i32 @msix_enabled(ptr noundef) #1

; Function Attrs: nounwind sspstrong uwtable
define internal void @_nocheck__trace_e1000e_rx_written_to_guest(i32 noundef %queue_idx) #0 {
entry:
  %queue_idx.addr = alloca i32, align 4
  %_now = alloca %struct.timeval, align 8
  store i32 %queue_idx, ptr %queue_idx.addr, align 4
  %0 = load i32, ptr @trace_events_enabled_count, align 4
  %tobool = icmp ne i32 %0, 0
  %lnot = xor i1 %tobool, true
  %lnot1 = xor i1 %lnot, true
  %lnot.ext = zext i1 %lnot1 to i32
  %conv = sext i32 %lnot.ext to i64
  %tobool2 = icmp ne i64 %conv, 0
  br i1 %tobool2, label %land.lhs.true, label %if.end11

land.lhs.true:                                    ; preds = %entry
  %1 = load i16, ptr @_TRACE_E1000E_RX_WRITTEN_TO_GUEST_DSTATE, align 2
  %conv3 = zext i16 %1 to i32
  %tobool4 = icmp ne i32 %conv3, 0
  br i1 %tobool4, label %land.lhs.true5, label %if.end11

land.lhs.true5:                                   ; preds = %land.lhs.true
  %call = call zeroext i1 @qemu_loglevel_mask(i32 noundef 32768)
  br i1 %call, label %if.then, label %if.end11

if.then:                                          ; preds = %land.lhs.true5
  %2 = load i8, ptr @message_with_timestamp, align 1
  %tobool7 = trunc i8 %2 to i1
  br i1 %tobool7, label %if.then8, label %if.else

if.then8:                                         ; preds = %if.then
  %call9 = call i32 @gettimeofday(ptr noundef %_now, ptr noundef null) #10
  %call10 = call i32 @qemu_get_thread_id()
  %tv_sec = getelementptr inbounds %struct.timeval, ptr %_now, i32 0, i32 0
  %3 = load i64, ptr %tv_sec, align 8
  %tv_usec = getelementptr inbounds %struct.timeval, ptr %_now, i32 0, i32 1
  %4 = load i64, ptr %tv_usec, align 8
  %5 = load i32, ptr %queue_idx.addr, align 4
  call void (ptr, ...) @qemu_log(ptr noundef @.str.72, i32 noundef %call10, i64 noundef %3, i64 noundef %4, i32 noundef %5)
  br label %if.end

if.else:                                          ; preds = %if.then
  %6 = load i32, ptr %queue_idx.addr, align 4
  call void (ptr, ...) @qemu_log(ptr noundef @.str.73, i32 noundef %6)
  br label %if.end

if.end:                                           ; preds = %if.else, %if.then8
  br label %if.end11

if.end11:                                         ; preds = %if.end, %land.lhs.true5, %land.lhs.true, %entry
  ret void
}

; Function Attrs: nounwind sspstrong uwtable
define internal void @_nocheck__trace_e1000e_rx_not_written_to_guest(i32 noundef %queue_idx) #0 {
entry:
  %queue_idx.addr = alloca i32, align 4
  %_now = alloca %struct.timeval, align 8
  store i32 %queue_idx, ptr %queue_idx.addr, align 4
  %0 = load i32, ptr @trace_events_enabled_count, align 4
  %tobool = icmp ne i32 %0, 0
  %lnot = xor i1 %tobool, true
  %lnot1 = xor i1 %lnot, true
  %lnot.ext = zext i1 %lnot1 to i32
  %conv = sext i32 %lnot.ext to i64
  %tobool2 = icmp ne i64 %conv, 0
  br i1 %tobool2, label %land.lhs.true, label %if.end11

land.lhs.true:                                    ; preds = %entry
  %1 = load i16, ptr @_TRACE_E1000E_RX_NOT_WRITTEN_TO_GUEST_DSTATE, align 2
  %conv3 = zext i16 %1 to i32
  %tobool4 = icmp ne i32 %conv3, 0
  br i1 %tobool4, label %land.lhs.true5, label %if.end11

land.lhs.true5:                                   ; preds = %land.lhs.true
  %call = call zeroext i1 @qemu_loglevel_mask(i32 noundef 32768)
  br i1 %call, label %if.then, label %if.end11

if.then:                                          ; preds = %land.lhs.true5
  %2 = load i8, ptr @message_with_timestamp, align 1
  %tobool7 = trunc i8 %2 to i1
  br i1 %tobool7, label %if.then8, label %if.else

if.then8:                                         ; preds = %if.then
  %call9 = call i32 @gettimeofday(ptr noundef %_now, ptr noundef null) #10
  %call10 = call i32 @qemu_get_thread_id()
  %tv_sec = getelementptr inbounds %struct.timeval, ptr %_now, i32 0, i32 0
  %3 = load i64, ptr %tv_sec, align 8
  %tv_usec = getelementptr inbounds %struct.timeval, ptr %_now, i32 0, i32 1
  %4 = load i64, ptr %tv_usec, align 8
  %5 = load i32, ptr %queue_idx.addr, align 4
  call void (ptr, ...) @qemu_log(ptr noundef @.str.74, i32 noundef %call10, i64 noundef %3, i64 noundef %4, i32 noundef %5)
  br label %if.end

if.else:                                          ; preds = %if.then
  %6 = load i32, ptr %queue_idx.addr, align 4
  call void (ptr, ...) @qemu_log(ptr noundef @.str.75, i32 noundef %6)
  br label %if.end

if.end:                                           ; preds = %if.else, %if.then8
  br label %if.end11

if.end11:                                         ; preds = %if.end, %land.lhs.true5, %land.lhs.true, %entry
  ret void
}

; Function Attrs: nounwind sspstrong uwtable
define internal void @e1000e_intrmgr_rearm_timer(ptr noundef %timer) #0 {
entry:
  %timer.addr = alloca ptr, align 8
  %delay_ns = alloca i64, align 8
  store ptr %timer, ptr %timer.addr, align 8
  %0 = load ptr, ptr %timer.addr, align 8
  %core = getelementptr inbounds %struct.E1000IntrDelayTimer_st, ptr %0, i32 0, i32 4
  %1 = load ptr, ptr %core, align 8
  %mac = getelementptr inbounds %struct.E1000Core, ptr %1, i32 0, i32 0
  %2 = load ptr, ptr %timer.addr, align 8
  %delay_reg = getelementptr inbounds %struct.E1000IntrDelayTimer_st, ptr %2, i32 0, i32 2
  %3 = load i32, ptr %delay_reg, align 4
  %idxprom = zext i32 %3 to i64
  %arrayidx = getelementptr [32768 x i32], ptr %mac, i64 0, i64 %idxprom
  %4 = load i32, ptr %arrayidx, align 4
  %conv = zext i32 %4 to i64
  %5 = load ptr, ptr %timer.addr, align 8
  %delay_resolution_ns = getelementptr inbounds %struct.E1000IntrDelayTimer_st, ptr %5, i32 0, i32 3
  %6 = load i32, ptr %delay_resolution_ns, align 8
  %conv1 = zext i32 %6 to i64
  %mul = mul i64 %conv, %conv1
  store i64 %mul, ptr %delay_ns, align 8
  %7 = load ptr, ptr %timer.addr, align 8
  %delay_reg2 = getelementptr inbounds %struct.E1000IntrDelayTimer_st, ptr %7, i32 0, i32 2
  %8 = load i32, ptr %delay_reg2, align 4
  %shl = shl i32 %8, 2
  %9 = load i64, ptr %delay_ns, align 8
  call void @trace_e1000e_irq_rearm_timer(i32 noundef %shl, i64 noundef %9)
  %10 = load ptr, ptr %timer.addr, align 8
  %timer3 = getelementptr inbounds %struct.E1000IntrDelayTimer_st, ptr %10, i32 0, i32 0
  %11 = load ptr, ptr %timer3, align 8
  %call = call i64 @qemu_clock_get_ns(i32 noundef 1)
  %12 = load i64, ptr %delay_ns, align 8
  %add = add i64 %call, %12
  call void @timer_mod(ptr noundef %11, i64 noundef %add)
  %13 = load ptr, ptr %timer.addr, align 8
  %running = getelementptr inbounds %struct.E1000IntrDelayTimer_st, ptr %13, i32 0, i32 1
  store i8 1, ptr %running, align 8
  ret void
}

; Function Attrs: nounwind sspstrong uwtable
define internal void @trace_e1000e_irq_rearm_timer(i32 noundef %reg, i64 noundef %delay_ns) #0 {
entry:
  %reg.addr = alloca i32, align 4
  %delay_ns.addr = alloca i64, align 8
  store i32 %reg, ptr %reg.addr, align 4
  store i64 %delay_ns, ptr %delay_ns.addr, align 8
  %0 = load i32, ptr %reg.addr, align 4
  %1 = load i64, ptr %delay_ns.addr, align 8
  call void @_nocheck__trace_e1000e_irq_rearm_timer(i32 noundef %0, i64 noundef %1)
  ret void
}

declare void @timer_mod(ptr noundef, i64 noundef) #1

declare i64 @qemu_clock_get_ns(i32 noundef) #1

; Function Attrs: nounwind sspstrong uwtable
define internal void @_nocheck__trace_e1000e_irq_rearm_timer(i32 noundef %reg, i64 noundef %delay_ns) #0 {
entry:
  %reg.addr = alloca i32, align 4
  %delay_ns.addr = alloca i64, align 8
  %_now = alloca %struct.timeval, align 8
  store i32 %reg, ptr %reg.addr, align 4
  store i64 %delay_ns, ptr %delay_ns.addr, align 8
  %0 = load i32, ptr @trace_events_enabled_count, align 4
  %tobool = icmp ne i32 %0, 0
  %lnot = xor i1 %tobool, true
  %lnot1 = xor i1 %lnot, true
  %lnot.ext = zext i1 %lnot1 to i32
  %conv = sext i32 %lnot.ext to i64
  %tobool2 = icmp ne i64 %conv, 0
  br i1 %tobool2, label %land.lhs.true, label %if.end11

land.lhs.true:                                    ; preds = %entry
  %1 = load i16, ptr @_TRACE_E1000E_IRQ_REARM_TIMER_DSTATE, align 2
  %conv3 = zext i16 %1 to i32
  %tobool4 = icmp ne i32 %conv3, 0
  br i1 %tobool4, label %land.lhs.true5, label %if.end11

land.lhs.true5:                                   ; preds = %land.lhs.true
  %call = call zeroext i1 @qemu_loglevel_mask(i32 noundef 32768)
  br i1 %call, label %if.then, label %if.end11

if.then:                                          ; preds = %land.lhs.true5
  %2 = load i8, ptr @message_with_timestamp, align 1
  %tobool7 = trunc i8 %2 to i1
  br i1 %tobool7, label %if.then8, label %if.else

if.then8:                                         ; preds = %if.then
  %call9 = call i32 @gettimeofday(ptr noundef %_now, ptr noundef null) #10
  %call10 = call i32 @qemu_get_thread_id()
  %tv_sec = getelementptr inbounds %struct.timeval, ptr %_now, i32 0, i32 0
  %3 = load i64, ptr %tv_sec, align 8
  %tv_usec = getelementptr inbounds %struct.timeval, ptr %_now, i32 0, i32 1
  %4 = load i64, ptr %tv_usec, align 8
  %5 = load i32, ptr %reg.addr, align 4
  %6 = load i64, ptr %delay_ns.addr, align 8
  call void (ptr, ...) @qemu_log(ptr noundef @.str.76, i32 noundef %call10, i64 noundef %3, i64 noundef %4, i32 noundef %5, i64 noundef %6)
  br label %if.end

if.else:                                          ; preds = %if.then
  %7 = load i32, ptr %reg.addr, align 4
  %8 = load i64, ptr %delay_ns.addr, align 8
  call void (ptr, ...) @qemu_log(ptr noundef @.str.77, i32 noundef %7, i64 noundef %8)
  br label %if.end

if.end:                                           ; preds = %if.else, %if.then8
  br label %if.end11

if.end11:                                         ; preds = %if.end, %land.lhs.true5, %land.lhs.true, %entry
  ret void
}

; Function Attrs: nounwind sspstrong uwtable
define internal void @_nocheck__trace_e1000e_rx_interrupt_set(i32 noundef %causes) #0 {
entry:
  %causes.addr = alloca i32, align 4
  %_now = alloca %struct.timeval, align 8
  store i32 %causes, ptr %causes.addr, align 4
  %0 = load i32, ptr @trace_events_enabled_count, align 4
  %tobool = icmp ne i32 %0, 0
  %lnot = xor i1 %tobool, true
  %lnot1 = xor i1 %lnot, true
  %lnot.ext = zext i1 %lnot1 to i32
  %conv = sext i32 %lnot.ext to i64
  %tobool2 = icmp ne i64 %conv, 0
  br i1 %tobool2, label %land.lhs.true, label %if.end11

land.lhs.true:                                    ; preds = %entry
  %1 = load i16, ptr @_TRACE_E1000E_RX_INTERRUPT_SET_DSTATE, align 2
  %conv3 = zext i16 %1 to i32
  %tobool4 = icmp ne i32 %conv3, 0
  br i1 %tobool4, label %land.lhs.true5, label %if.end11

land.lhs.true5:                                   ; preds = %land.lhs.true
  %call = call zeroext i1 @qemu_loglevel_mask(i32 noundef 32768)
  br i1 %call, label %if.then, label %if.end11

if.then:                                          ; preds = %land.lhs.true5
  %2 = load i8, ptr @message_with_timestamp, align 1
  %tobool7 = trunc i8 %2 to i1
  br i1 %tobool7, label %if.then8, label %if.else

if.then8:                                         ; preds = %if.then
  %call9 = call i32 @gettimeofday(ptr noundef %_now, ptr noundef null) #10
  %call10 = call i32 @qemu_get_thread_id()
  %tv_sec = getelementptr inbounds %struct.timeval, ptr %_now, i32 0, i32 0
  %3 = load i64, ptr %tv_sec, align 8
  %tv_usec = getelementptr inbounds %struct.timeval, ptr %_now, i32 0, i32 1
  %4 = load i64, ptr %tv_usec, align 8
  %5 = load i32, ptr %causes.addr, align 4
  call void (ptr, ...) @qemu_log(ptr noundef @.str.78, i32 noundef %call10, i64 noundef %3, i64 noundef %4, i32 noundef %5)
  br label %if.end

if.else:                                          ; preds = %if.then
  %6 = load i32, ptr %causes.addr, align 4
  call void (ptr, ...) @qemu_log(ptr noundef @.str.79, i32 noundef %6)
  br label %if.end

if.end:                                           ; preds = %if.else, %if.then8
  br label %if.end11

if.end11:                                         ; preds = %if.end, %land.lhs.true5, %land.lhs.true, %entry
  ret void
}

; Function Attrs: nounwind sspstrong uwtable
define internal void @_nocheck__trace_e1000e_rx_interrupt_delayed(i32 noundef %causes) #0 {
entry:
  %causes.addr = alloca i32, align 4
  %_now = alloca %struct.timeval, align 8
  store i32 %causes, ptr %causes.addr, align 4
  %0 = load i32, ptr @trace_events_enabled_count, align 4
  %tobool = icmp ne i32 %0, 0
  %lnot = xor i1 %tobool, true
  %lnot1 = xor i1 %lnot, true
  %lnot.ext = zext i1 %lnot1 to i32
  %conv = sext i32 %lnot.ext to i64
  %tobool2 = icmp ne i64 %conv, 0
  br i1 %tobool2, label %land.lhs.true, label %if.end11

land.lhs.true:                                    ; preds = %entry
  %1 = load i16, ptr @_TRACE_E1000E_RX_INTERRUPT_DELAYED_DSTATE, align 2
  %conv3 = zext i16 %1 to i32
  %tobool4 = icmp ne i32 %conv3, 0
  br i1 %tobool4, label %land.lhs.true5, label %if.end11

land.lhs.true5:                                   ; preds = %land.lhs.true
  %call = call zeroext i1 @qemu_loglevel_mask(i32 noundef 32768)
  br i1 %call, label %if.then, label %if.end11

if.then:                                          ; preds = %land.lhs.true5
  %2 = load i8, ptr @message_with_timestamp, align 1
  %tobool7 = trunc i8 %2 to i1
  br i1 %tobool7, label %if.then8, label %if.else

if.then8:                                         ; preds = %if.then
  %call9 = call i32 @gettimeofday(ptr noundef %_now, ptr noundef null) #10
  %call10 = call i32 @qemu_get_thread_id()
  %tv_sec = getelementptr inbounds %struct.timeval, ptr %_now, i32 0, i32 0
  %3 = load i64, ptr %tv_sec, align 8
  %tv_usec = getelementptr inbounds %struct.timeval, ptr %_now, i32 0, i32 1
  %4 = load i64, ptr %tv_usec, align 8
  %5 = load i32, ptr %causes.addr, align 4
  call void (ptr, ...) @qemu_log(ptr noundef @.str.80, i32 noundef %call10, i64 noundef %3, i64 noundef %4, i32 noundef %5)
  br label %if.end

if.else:                                          ; preds = %if.then
  %6 = load i32, ptr %causes.addr, align 4
  call void (ptr, ...) @qemu_log(ptr noundef @.str.81, i32 noundef %6)
  br label %if.end

if.end:                                           ; preds = %if.else, %if.then8
  br label %if.end11

if.end11:                                         ; preds = %if.end, %land.lhs.true5, %land.lhs.true, %entry
  ret void
}

; Function Attrs: nounwind sspstrong uwtable
define internal void @_nocheck__trace_e1000e_link_status_changed(i1 noundef zeroext %status) #0 {
entry:
  %status.addr = alloca i8, align 1
  %_now = alloca %struct.timeval, align 8
  %frombool = zext i1 %status to i8
  store i8 %frombool, ptr %status.addr, align 1
  %0 = load i32, ptr @trace_events_enabled_count, align 4
  %tobool = icmp ne i32 %0, 0
  %lnot = xor i1 %tobool, true
  %lnot1 = xor i1 %lnot, true
  %lnot.ext = zext i1 %lnot1 to i32
  %conv = sext i32 %lnot.ext to i64
  %tobool2 = icmp ne i64 %conv, 0
  br i1 %tobool2, label %land.lhs.true, label %if.end15

land.lhs.true:                                    ; preds = %entry
  %1 = load i16, ptr @_TRACE_E1000E_LINK_STATUS_CHANGED_DSTATE, align 2
  %conv3 = zext i16 %1 to i32
  %tobool4 = icmp ne i32 %conv3, 0
  br i1 %tobool4, label %land.lhs.true5, label %if.end15

land.lhs.true5:                                   ; preds = %land.lhs.true
  %call = call zeroext i1 @qemu_loglevel_mask(i32 noundef 32768)
  br i1 %call, label %if.then, label %if.end15

if.then:                                          ; preds = %land.lhs.true5
  %2 = load i8, ptr @message_with_timestamp, align 1
  %tobool7 = trunc i8 %2 to i1
  br i1 %tobool7, label %if.then8, label %if.else

if.then8:                                         ; preds = %if.then
  %call9 = call i32 @gettimeofday(ptr noundef %_now, ptr noundef null) #10
  %call10 = call i32 @qemu_get_thread_id()
  %tv_sec = getelementptr inbounds %struct.timeval, ptr %_now, i32 0, i32 0
  %3 = load i64, ptr %tv_sec, align 8
  %tv_usec = getelementptr inbounds %struct.timeval, ptr %_now, i32 0, i32 1
  %4 = load i64, ptr %tv_usec, align 8
  %5 = load i8, ptr %status.addr, align 1
  %tobool11 = trunc i8 %5 to i1
  %conv12 = zext i1 %tobool11 to i32
  call void (ptr, ...) @qemu_log(ptr noundef @.str.82, i32 noundef %call10, i64 noundef %3, i64 noundef %4, i32 noundef %conv12)
  br label %if.end

if.else:                                          ; preds = %if.then
  %6 = load i8, ptr %status.addr, align 1
  %tobool13 = trunc i8 %6 to i1
  %conv14 = zext i1 %tobool13 to i32
  call void (ptr, ...) @qemu_log(ptr noundef @.str.83, i32 noundef %conv14)
  br label %if.end

if.end:                                           ; preds = %if.else, %if.then8
  br label %if.end15

if.end15:                                         ; preds = %if.end, %land.lhs.true5, %land.lhs.true, %entry
  ret void
}

; Function Attrs: nounwind sspstrong uwtable
define internal i32 @e1000e_intmgr_collect_delayed_causes(ptr noundef %core) #0 {
entry:
  %retval = alloca i32, align 4
  %core.addr = alloca ptr, align 8
  %res = alloca i32, align 4
  store ptr %core, ptr %core.addr, align 8
  %0 = load ptr, ptr %core.addr, align 8
  %owner = getelementptr inbounds %struct.E1000Core, ptr %0, i32 0, i32 26
  %1 = load ptr, ptr %owner, align 8
  %call = call i32 @msix_enabled(ptr noundef %1)
  %tobool = icmp ne i32 %call, 0
  br i1 %tobool, label %if.then, label %if.end2

if.then:                                          ; preds = %entry
  %2 = load ptr, ptr %core.addr, align 8
  %delayed_causes = getelementptr inbounds %struct.E1000Core, ptr %2, i32 0, i32 12
  %3 = load i32, ptr %delayed_causes, align 8
  %cmp = icmp eq i32 %3, 0
  br i1 %cmp, label %if.then1, label %if.else

if.then1:                                         ; preds = %if.then
  br label %if.end

if.else:                                          ; preds = %if.then
  call void @__assert_fail(ptr noundef @.str.84, ptr noundef @.str.3, i32 noundef 353, ptr noundef @__PRETTY_FUNCTION__.e1000e_intmgr_collect_delayed_causes) #9
  unreachable

if.end:                                           ; preds = %if.then1
  store i32 0, ptr %retval, align 4
  br label %return

if.end2:                                          ; preds = %entry
  %4 = load ptr, ptr %core.addr, align 8
  %delayed_causes3 = getelementptr inbounds %struct.E1000Core, ptr %4, i32 0, i32 12
  %5 = load i32, ptr %delayed_causes3, align 8
  store i32 %5, ptr %res, align 4
  %6 = load ptr, ptr %core.addr, align 8
  %delayed_causes4 = getelementptr inbounds %struct.E1000Core, ptr %6, i32 0, i32 12
  store i32 0, ptr %delayed_causes4, align 8
  %7 = load ptr, ptr %core.addr, align 8
  call void @e1000e_intrmgr_stop_delay_timers(ptr noundef %7)
  %8 = load i32, ptr %res, align 4
  store i32 %8, ptr %retval, align 4
  br label %return

return:                                           ; preds = %if.end2, %if.end
  %9 = load i32, ptr %retval, align 4
  ret i32 %9
}

; Function Attrs: nounwind sspstrong uwtable
define internal void @e1000e_raise_interrupts(ptr noundef %core, i64 noundef %index, i32 noundef %causes) #0 {
entry:
  %core.addr = alloca ptr, align 8
  %index.addr = alloca i64, align 8
  %causes.addr = alloca i32, align 4
  %is_msix = alloca i8, align 1
  %old_causes = alloca i32, align 4
  %raised_causes = alloca i32, align 4
  store ptr %core, ptr %core.addr, align 8
  store i64 %index, ptr %index.addr, align 8
  store i32 %causes, ptr %causes.addr, align 4
  %0 = load ptr, ptr %core.addr, align 8
  %owner = getelementptr inbounds %struct.E1000Core, ptr %0, i32 0, i32 26
  %1 = load ptr, ptr %owner, align 8
  %call = call i32 @msix_enabled(ptr noundef %1)
  %tobool = icmp ne i32 %call, 0
  %frombool = zext i1 %tobool to i8
  store i8 %frombool, ptr %is_msix, align 1
  %2 = load ptr, ptr %core.addr, align 8
  %mac = getelementptr inbounds %struct.E1000Core, ptr %2, i32 0, i32 0
  %arrayidx = getelementptr [32768 x i32], ptr %mac, i64 0, i64 52
  %3 = load i32, ptr %arrayidx, align 8
  %4 = load ptr, ptr %core.addr, align 8
  %mac1 = getelementptr inbounds %struct.E1000Core, ptr %4, i32 0, i32 0
  %arrayidx2 = getelementptr [32768 x i32], ptr %mac1, i64 0, i64 48
  %5 = load i32, ptr %arrayidx2, align 8
  %and = and i32 %3, %5
  store i32 %and, ptr %old_causes, align 4
  %6 = load i64, ptr %index.addr, align 8
  %shl = shl i64 %6, 2
  %conv = trunc i64 %shl to i32
  %7 = load ptr, ptr %core.addr, align 8
  %mac3 = getelementptr inbounds %struct.E1000Core, ptr %7, i32 0, i32 0
  %8 = load i64, ptr %index.addr, align 8
  %arrayidx4 = getelementptr [32768 x i32], ptr %mac3, i64 0, i64 %8
  %9 = load i32, ptr %arrayidx4, align 4
  %10 = load ptr, ptr %core.addr, align 8
  %mac5 = getelementptr inbounds %struct.E1000Core, ptr %10, i32 0, i32 0
  %11 = load i64, ptr %index.addr, align 8
  %arrayidx6 = getelementptr [32768 x i32], ptr %mac5, i64 0, i64 %11
  %12 = load i32, ptr %arrayidx6, align 4
  %13 = load i32, ptr %causes.addr, align 4
  %or = or i32 %12, %13
  call void @trace_e1000e_irq_set(i32 noundef %conv, i32 noundef %9, i32 noundef %or)
  %14 = load i32, ptr %causes.addr, align 4
  %15 = load ptr, ptr %core.addr, align 8
  %mac7 = getelementptr inbounds %struct.E1000Core, ptr %15, i32 0, i32 0
  %16 = load i64, ptr %index.addr, align 8
  %arrayidx8 = getelementptr [32768 x i32], ptr %mac7, i64 0, i64 %16
  %17 = load i32, ptr %arrayidx8, align 4
  %or9 = or i32 %17, %14
  store i32 %or9, ptr %arrayidx8, align 4
  %18 = load i8, ptr %is_msix, align 1
  %tobool10 = trunc i8 %18 to i1
  br i1 %tobool10, label %if.then, label %if.end21

if.then:                                          ; preds = %entry
  %19 = load ptr, ptr %core.addr, align 8
  %mac11 = getelementptr inbounds %struct.E1000Core, ptr %19, i32 0, i32 0
  %arrayidx12 = getelementptr [32768 x i32], ptr %mac11, i64 0, i64 48
  %20 = load i32, ptr %arrayidx12, align 8
  %and13 = and i32 %20, 459332
  %tobool14 = icmp ne i32 %and13, 0
  br i1 %tobool14, label %if.then15, label %if.end

if.then15:                                        ; preds = %if.then
  %21 = load ptr, ptr %core.addr, align 8
  %mac16 = getelementptr inbounds %struct.E1000Core, ptr %21, i32 0, i32 0
  %arrayidx17 = getelementptr [32768 x i32], ptr %mac16, i64 0, i64 48
  %22 = load i32, ptr %arrayidx17, align 8
  %or18 = or i32 %22, 16777216
  store i32 %or18, ptr %arrayidx17, align 8
  %23 = load ptr, ptr %core.addr, align 8
  %mac19 = getelementptr inbounds %struct.E1000Core, ptr %23, i32 0, i32 0
  %arrayidx20 = getelementptr [32768 x i32], ptr %mac19, i64 0, i64 48
  %24 = load i32, ptr %arrayidx20, align 8
  call void @trace_e1000e_irq_add_msi_other(i32 noundef %24)
  br label %if.end

if.end:                                           ; preds = %if.then15, %if.then
  br label %if.end21

if.end21:                                         ; preds = %if.end, %entry
  %25 = load ptr, ptr %core.addr, align 8
  call void @e1000e_fix_icr_asserted(ptr noundef %25)
  %26 = load ptr, ptr %core.addr, align 8
  %mac22 = getelementptr inbounds %struct.E1000Core, ptr %26, i32 0, i32 0
  %arrayidx23 = getelementptr [32768 x i32], ptr %mac22, i64 0, i64 48
  %27 = load i32, ptr %arrayidx23, align 8
  %28 = load ptr, ptr %core.addr, align 8
  %mac24 = getelementptr inbounds %struct.E1000Core, ptr %28, i32 0, i32 0
  %arrayidx25 = getelementptr [32768 x i32], ptr %mac24, i64 0, i64 50
  store i32 %27, ptr %arrayidx25, align 8
  %29 = load ptr, ptr %core.addr, align 8
  %mac26 = getelementptr inbounds %struct.E1000Core, ptr %29, i32 0, i32 0
  %arrayidx27 = getelementptr [32768 x i32], ptr %mac26, i64 0, i64 48
  %30 = load i32, ptr %arrayidx27, align 8
  %31 = load ptr, ptr %core.addr, align 8
  %mac28 = getelementptr inbounds %struct.E1000Core, ptr %31, i32 0, i32 0
  %arrayidx29 = getelementptr [32768 x i32], ptr %mac28, i64 0, i64 52
  %32 = load i32, ptr %arrayidx29, align 8
  %and30 = and i32 %30, %32
  %33 = load ptr, ptr %core.addr, align 8
  %mac31 = getelementptr inbounds %struct.E1000Core, ptr %33, i32 0, i32 0
  %arrayidx32 = getelementptr [32768 x i32], ptr %mac31, i64 0, i64 48
  %34 = load i32, ptr %arrayidx32, align 8
  %35 = load ptr, ptr %core.addr, align 8
  %mac33 = getelementptr inbounds %struct.E1000Core, ptr %35, i32 0, i32 0
  %arrayidx34 = getelementptr [32768 x i32], ptr %mac33, i64 0, i64 52
  %36 = load i32, ptr %arrayidx34, align 8
  call void @trace_e1000e_irq_pending_interrupts(i32 noundef %and30, i32 noundef %34, i32 noundef %36)
  %37 = load ptr, ptr %core.addr, align 8
  %mac35 = getelementptr inbounds %struct.E1000Core, ptr %37, i32 0, i32 0
  %arrayidx36 = getelementptr [32768 x i32], ptr %mac35, i64 0, i64 52
  %38 = load i32, ptr %arrayidx36, align 8
  %39 = load ptr, ptr %core.addr, align 8
  %mac37 = getelementptr inbounds %struct.E1000Core, ptr %39, i32 0, i32 0
  %arrayidx38 = getelementptr [32768 x i32], ptr %mac37, i64 0, i64 48
  %40 = load i32, ptr %arrayidx38, align 8
  %and39 = and i32 %38, %40
  %41 = load i32, ptr %old_causes, align 4
  %not = xor i32 %41, -1
  %and40 = and i32 %and39, %not
  store i32 %and40, ptr %raised_causes, align 4
  %42 = load i32, ptr %raised_causes, align 4
  %tobool41 = icmp ne i32 %42, 0
  br i1 %tobool41, label %if.end43, label %if.then42

if.then42:                                        ; preds = %if.end21
  br label %if.end58

if.end43:                                         ; preds = %if.end21
  %43 = load i8, ptr %is_msix, align 1
  %tobool44 = trunc i8 %43 to i1
  br i1 %tobool44, label %if.then45, label %if.else

if.then45:                                        ; preds = %if.end43
  %44 = load ptr, ptr %core.addr, align 8
  %45 = load i32, ptr %raised_causes, align 4
  %conv46 = zext i32 %45 to i64
  %and47 = and i64 %conv46, -2147483649
  %conv48 = trunc i64 %and47 to i32
  call void @e1000e_msix_notify(ptr noundef %44, i32 noundef %conv48)
  br label %if.end58

if.else:                                          ; preds = %if.end43
  %46 = load ptr, ptr %core.addr, align 8
  %call49 = call zeroext i1 @e1000e_itr_should_postpone(ptr noundef %46)
  br i1 %call49, label %if.end57, label %if.then50

if.then50:                                        ; preds = %if.else
  %47 = load ptr, ptr %core.addr, align 8
  %owner51 = getelementptr inbounds %struct.E1000Core, ptr %47, i32 0, i32 26
  %48 = load ptr, ptr %owner51, align 8
  %call52 = call zeroext i1 @msi_enabled(ptr noundef %48)
  br i1 %call52, label %if.then53, label %if.else55

if.then53:                                        ; preds = %if.then50
  %49 = load i32, ptr %raised_causes, align 4
  call void @trace_e1000e_irq_msi_notify(i32 noundef %49)
  %50 = load ptr, ptr %core.addr, align 8
  %owner54 = getelementptr inbounds %struct.E1000Core, ptr %50, i32 0, i32 26
  %51 = load ptr, ptr %owner54, align 8
  call void @msi_notify(ptr noundef %51, i32 noundef 0)
  br label %if.end56

if.else55:                                        ; preds = %if.then50
  %52 = load ptr, ptr %core.addr, align 8
  call void @e1000e_raise_legacy_irq(ptr noundef %52)
  br label %if.end56

if.end56:                                         ; preds = %if.else55, %if.then53
  br label %if.end57

if.end57:                                         ; preds = %if.end56, %if.else
  br label %if.end58

if.end58:                                         ; preds = %if.end57, %if.then45, %if.then42
  ret void
}

; Function Attrs: nounwind sspstrong uwtable
define internal void @e1000e_intrmgr_stop_delay_timers(ptr noundef %core) #0 {
entry:
  %core.addr = alloca ptr, align 8
  store ptr %core, ptr %core.addr, align 8
  %0 = load ptr, ptr %core.addr, align 8
  %radv = getelementptr inbounds %struct.E1000Core, ptr %0, i32 0, i32 13
  call void @e1000e_intrmgr_stop_timer(ptr noundef %radv)
  %1 = load ptr, ptr %core.addr, align 8
  %rdtr = getelementptr inbounds %struct.E1000Core, ptr %1, i32 0, i32 14
  call void @e1000e_intrmgr_stop_timer(ptr noundef %rdtr)
  %2 = load ptr, ptr %core.addr, align 8
  %raid = getelementptr inbounds %struct.E1000Core, ptr %2, i32 0, i32 15
  call void @e1000e_intrmgr_stop_timer(ptr noundef %raid)
  %3 = load ptr, ptr %core.addr, align 8
  %tidv = getelementptr inbounds %struct.E1000Core, ptr %3, i32 0, i32 17
  call void @e1000e_intrmgr_stop_timer(ptr noundef %tidv)
  %4 = load ptr, ptr %core.addr, align 8
  %tadv = getelementptr inbounds %struct.E1000Core, ptr %4, i32 0, i32 16
  call void @e1000e_intrmgr_stop_timer(ptr noundef %tadv)
  ret void
}

; Function Attrs: nounwind sspstrong uwtable
define internal void @e1000e_intrmgr_stop_timer(ptr noundef %timer) #0 {
entry:
  %timer.addr = alloca ptr, align 8
  store ptr %timer, ptr %timer.addr, align 8
  %0 = load ptr, ptr %timer.addr, align 8
  %running = getelementptr inbounds %struct.E1000IntrDelayTimer_st, ptr %0, i32 0, i32 1
  %1 = load i8, ptr %running, align 8
  %tobool = trunc i8 %1 to i1
  br i1 %tobool, label %if.then, label %if.end

if.then:                                          ; preds = %entry
  %2 = load ptr, ptr %timer.addr, align 8
  %timer1 = getelementptr inbounds %struct.E1000IntrDelayTimer_st, ptr %2, i32 0, i32 0
  %3 = load ptr, ptr %timer1, align 8
  call void @timer_del(ptr noundef %3)
  %4 = load ptr, ptr %timer.addr, align 8
  %running2 = getelementptr inbounds %struct.E1000IntrDelayTimer_st, ptr %4, i32 0, i32 1
  store i8 0, ptr %running2, align 8
  br label %if.end

if.end:                                           ; preds = %if.then, %entry
  ret void
}

declare void @timer_del(ptr noundef) #1

; Function Attrs: nounwind sspstrong uwtable
define internal void @trace_e1000e_irq_set(i32 noundef %offset, i32 noundef %old, i32 noundef %new) #0 {
entry:
  %offset.addr = alloca i32, align 4
  %old.addr = alloca i32, align 4
  %new.addr = alloca i32, align 4
  store i32 %offset, ptr %offset.addr, align 4
  store i32 %old, ptr %old.addr, align 4
  store i32 %new, ptr %new.addr, align 4
  %0 = load i32, ptr %offset.addr, align 4
  %1 = load i32, ptr %old.addr, align 4
  %2 = load i32, ptr %new.addr, align 4
  call void @_nocheck__trace_e1000e_irq_set(i32 noundef %0, i32 noundef %1, i32 noundef %2)
  ret void
}

; Function Attrs: nounwind sspstrong uwtable
define internal void @trace_e1000e_irq_add_msi_other(i32 noundef %new_val) #0 {
entry:
  %new_val.addr = alloca i32, align 4
  store i32 %new_val, ptr %new_val.addr, align 4
  %0 = load i32, ptr %new_val.addr, align 4
  call void @_nocheck__trace_e1000e_irq_add_msi_other(i32 noundef %0)
  ret void
}

; Function Attrs: nounwind sspstrong uwtable
define internal void @e1000e_fix_icr_asserted(ptr noundef %core) #0 {
entry:
  %core.addr = alloca ptr, align 8
  store ptr %core, ptr %core.addr, align 8
  %0 = load ptr, ptr %core.addr, align 8
  %mac = getelementptr inbounds %struct.E1000Core, ptr %0, i32 0, i32 0
  %arrayidx = getelementptr [32768 x i32], ptr %mac, i64 0, i64 48
  %1 = load i32, ptr %arrayidx, align 8
  %conv = zext i32 %1 to i64
  %and = and i64 %conv, -2147483649
  %conv1 = trunc i64 %and to i32
  store i32 %conv1, ptr %arrayidx, align 8
  %2 = load ptr, ptr %core.addr, align 8
  %mac2 = getelementptr inbounds %struct.E1000Core, ptr %2, i32 0, i32 0
  %arrayidx3 = getelementptr [32768 x i32], ptr %mac2, i64 0, i64 48
  %3 = load i32, ptr %arrayidx3, align 8
  %tobool = icmp ne i32 %3, 0
  br i1 %tobool, label %if.then, label %if.end

if.then:                                          ; preds = %entry
  %4 = load ptr, ptr %core.addr, align 8
  %mac4 = getelementptr inbounds %struct.E1000Core, ptr %4, i32 0, i32 0
  %arrayidx5 = getelementptr [32768 x i32], ptr %mac4, i64 0, i64 48
  %5 = load i32, ptr %arrayidx5, align 8
  %conv6 = zext i32 %5 to i64
  %or = or i64 %conv6, 2147483648
  %conv7 = trunc i64 %or to i32
  store i32 %conv7, ptr %arrayidx5, align 8
  br label %if.end

if.end:                                           ; preds = %if.then, %entry
  %6 = load ptr, ptr %core.addr, align 8
  %mac8 = getelementptr inbounds %struct.E1000Core, ptr %6, i32 0, i32 0
  %arrayidx9 = getelementptr [32768 x i32], ptr %mac8, i64 0, i64 48
  %7 = load i32, ptr %arrayidx9, align 8
  call void @trace_e1000e_irq_fix_icr_asserted(i32 noundef %7)
  ret void
}

; Function Attrs: nounwind sspstrong uwtable
define internal void @trace_e1000e_irq_pending_interrupts(i32 noundef %pending, i32 noundef %icr, i32 noundef %ims) #0 {
entry:
  %pending.addr = alloca i32, align 4
  %icr.addr = alloca i32, align 4
  %ims.addr = alloca i32, align 4
  store i32 %pending, ptr %pending.addr, align 4
  store i32 %icr, ptr %icr.addr, align 4
  store i32 %ims, ptr %ims.addr, align 4
  %0 = load i32, ptr %pending.addr, align 4
  %1 = load i32, ptr %icr.addr, align 4
  %2 = load i32, ptr %ims.addr, align 4
  call void @_nocheck__trace_e1000e_irq_pending_interrupts(i32 noundef %0, i32 noundef %1, i32 noundef %2)
  ret void
}

; Function Attrs: nounwind sspstrong uwtable
define internal void @e1000e_msix_notify(ptr noundef %core, i32 noundef %causes) #0 {
entry:
  %core.addr = alloca ptr, align 8
  %causes.addr = alloca i32, align 4
  store ptr %core, ptr %core.addr, align 8
  store i32 %causes, ptr %causes.addr, align 4
  %0 = load i32, ptr %causes.addr, align 4
  %and = and i32 %0, 1048576
  %tobool = icmp ne i32 %and, 0
  br i1 %tobool, label %if.then, label %if.end

if.then:                                          ; preds = %entry
  %1 = load ptr, ptr %core.addr, align 8
  %2 = load ptr, ptr %core.addr, align 8
  %mac = getelementptr inbounds %struct.E1000Core, ptr %2, i32 0, i32 0
  %arrayidx = getelementptr [32768 x i32], ptr %mac, i64 0, i64 57
  %3 = load i32, ptr %arrayidx, align 4
  %shr = lshr i32 %3, 0
  call void @e1000e_msix_notify_one(ptr noundef %1, i32 noundef 1048576, i32 noundef %shr)
  br label %if.end

if.end:                                           ; preds = %if.then, %entry
  %4 = load i32, ptr %causes.addr, align 4
  %and1 = and i32 %4, 2097152
  %tobool2 = icmp ne i32 %and1, 0
  br i1 %tobool2, label %if.then3, label %if.end7

if.then3:                                         ; preds = %if.end
  %5 = load ptr, ptr %core.addr, align 8
  %6 = load ptr, ptr %core.addr, align 8
  %mac4 = getelementptr inbounds %struct.E1000Core, ptr %6, i32 0, i32 0
  %arrayidx5 = getelementptr [32768 x i32], ptr %mac4, i64 0, i64 57
  %7 = load i32, ptr %arrayidx5, align 4
  %shr6 = lshr i32 %7, 4
  call void @e1000e_msix_notify_one(ptr noundef %5, i32 noundef 2097152, i32 noundef %shr6)
  br label %if.end7

if.end7:                                          ; preds = %if.then3, %if.end
  %8 = load i32, ptr %causes.addr, align 4
  %and8 = and i32 %8, 4194304
  %tobool9 = icmp ne i32 %and8, 0
  br i1 %tobool9, label %if.then10, label %if.end14

if.then10:                                        ; preds = %if.end7
  %9 = load ptr, ptr %core.addr, align 8
  %10 = load ptr, ptr %core.addr, align 8
  %mac11 = getelementptr inbounds %struct.E1000Core, ptr %10, i32 0, i32 0
  %arrayidx12 = getelementptr [32768 x i32], ptr %mac11, i64 0, i64 57
  %11 = load i32, ptr %arrayidx12, align 4
  %shr13 = lshr i32 %11, 8
  call void @e1000e_msix_notify_one(ptr noundef %9, i32 noundef 4194304, i32 noundef %shr13)
  br label %if.end14

if.end14:                                         ; preds = %if.then10, %if.end7
  %12 = load i32, ptr %causes.addr, align 4
  %and15 = and i32 %12, 8388608
  %tobool16 = icmp ne i32 %and15, 0
  br i1 %tobool16, label %if.then17, label %if.end21

if.then17:                                        ; preds = %if.end14
  %13 = load ptr, ptr %core.addr, align 8
  %14 = load ptr, ptr %core.addr, align 8
  %mac18 = getelementptr inbounds %struct.E1000Core, ptr %14, i32 0, i32 0
  %arrayidx19 = getelementptr [32768 x i32], ptr %mac18, i64 0, i64 57
  %15 = load i32, ptr %arrayidx19, align 4
  %shr20 = lshr i32 %15, 12
  call void @e1000e_msix_notify_one(ptr noundef %13, i32 noundef 8388608, i32 noundef %shr20)
  br label %if.end21

if.end21:                                         ; preds = %if.then17, %if.end14
  %16 = load i32, ptr %causes.addr, align 4
  %and22 = and i32 %16, 16777216
  %tobool23 = icmp ne i32 %and22, 0
  br i1 %tobool23, label %if.then24, label %if.end28

if.then24:                                        ; preds = %if.end21
  %17 = load ptr, ptr %core.addr, align 8
  %18 = load ptr, ptr %core.addr, align 8
  %mac25 = getelementptr inbounds %struct.E1000Core, ptr %18, i32 0, i32 0
  %arrayidx26 = getelementptr [32768 x i32], ptr %mac25, i64 0, i64 57
  %19 = load i32, ptr %arrayidx26, align 4
  %shr27 = lshr i32 %19, 16
  call void @e1000e_msix_notify_one(ptr noundef %17, i32 noundef 16777216, i32 noundef %shr27)
  br label %if.end28

if.end28:                                         ; preds = %if.then24, %if.end21
  ret void
}

; Function Attrs: nounwind sspstrong uwtable
define internal zeroext i1 @e1000e_itr_should_postpone(ptr noundef %core) #0 {
entry:
  %core.addr = alloca ptr, align 8
  store ptr %core, ptr %core.addr, align 8
  %0 = load ptr, ptr %core.addr, align 8
  %itr = getelementptr inbounds %struct.E1000Core, ptr %0, i32 0, i32 18
  %call = call zeroext i1 @e1000e_postpone_interrupt(ptr noundef %itr)
  ret i1 %call
}

declare zeroext i1 @msi_enabled(ptr noundef) #1

; Function Attrs: nounwind sspstrong uwtable
define internal void @trace_e1000e_irq_msi_notify(i32 noundef %cause) #0 {
entry:
  %cause.addr = alloca i32, align 4
  store i32 %cause, ptr %cause.addr, align 4
  %0 = load i32, ptr %cause.addr, align 4
  call void @_nocheck__trace_e1000e_irq_msi_notify(i32 noundef %0)
  ret void
}

declare void @msi_notify(ptr noundef, i32 noundef) #1

; Function Attrs: nounwind sspstrong uwtable
define internal void @e1000e_raise_legacy_irq(ptr noundef %core) #0 {
entry:
  %core.addr = alloca ptr, align 8
  store ptr %core, ptr %core.addr, align 8
  call void @trace_e1000e_irq_legacy_notify(i1 noundef zeroext true)
  %0 = load ptr, ptr %core.addr, align 8
  %mac = getelementptr inbounds %struct.E1000Core, ptr %0, i32 0, i32 0
  %arraydecay = getelementptr inbounds [32768 x i32], ptr %mac, i64 0, i64 0
  call void @e1000x_inc_reg_if_not_full(ptr noundef %arraydecay, i32 noundef 4160)
  %1 = load ptr, ptr %core.addr, align 8
  %owner = getelementptr inbounds %struct.E1000Core, ptr %1, i32 0, i32 26
  %2 = load ptr, ptr %owner, align 8
  call void @pci_set_irq(ptr noundef %2, i32 noundef 1)
  ret void
}

; Function Attrs: nounwind sspstrong uwtable
define internal void @_nocheck__trace_e1000e_irq_set(i32 noundef %offset, i32 noundef %old, i32 noundef %new) #0 {
entry:
  %offset.addr = alloca i32, align 4
  %old.addr = alloca i32, align 4
  %new.addr = alloca i32, align 4
  %_now = alloca %struct.timeval, align 8
  store i32 %offset, ptr %offset.addr, align 4
  store i32 %old, ptr %old.addr, align 4
  store i32 %new, ptr %new.addr, align 4
  %0 = load i32, ptr @trace_events_enabled_count, align 4
  %tobool = icmp ne i32 %0, 0
  %lnot = xor i1 %tobool, true
  %lnot1 = xor i1 %lnot, true
  %lnot.ext = zext i1 %lnot1 to i32
  %conv = sext i32 %lnot.ext to i64
  %tobool2 = icmp ne i64 %conv, 0
  br i1 %tobool2, label %land.lhs.true, label %if.end11

land.lhs.true:                                    ; preds = %entry
  %1 = load i16, ptr @_TRACE_E1000E_IRQ_SET_DSTATE, align 2
  %conv3 = zext i16 %1 to i32
  %tobool4 = icmp ne i32 %conv3, 0
  br i1 %tobool4, label %land.lhs.true5, label %if.end11

land.lhs.true5:                                   ; preds = %land.lhs.true
  %call = call zeroext i1 @qemu_loglevel_mask(i32 noundef 32768)
  br i1 %call, label %if.then, label %if.end11

if.then:                                          ; preds = %land.lhs.true5
  %2 = load i8, ptr @message_with_timestamp, align 1
  %tobool7 = trunc i8 %2 to i1
  br i1 %tobool7, label %if.then8, label %if.else

if.then8:                                         ; preds = %if.then
  %call9 = call i32 @gettimeofday(ptr noundef %_now, ptr noundef null) #10
  %call10 = call i32 @qemu_get_thread_id()
  %tv_sec = getelementptr inbounds %struct.timeval, ptr %_now, i32 0, i32 0
  %3 = load i64, ptr %tv_sec, align 8
  %tv_usec = getelementptr inbounds %struct.timeval, ptr %_now, i32 0, i32 1
  %4 = load i64, ptr %tv_usec, align 8
  %5 = load i32, ptr %offset.addr, align 4
  %6 = load i32, ptr %old.addr, align 4
  %7 = load i32, ptr %new.addr, align 4
  call void (ptr, ...) @qemu_log(ptr noundef @.str.85, i32 noundef %call10, i64 noundef %3, i64 noundef %4, i32 noundef %5, i32 noundef %6, i32 noundef %7)
  br label %if.end

if.else:                                          ; preds = %if.then
  %8 = load i32, ptr %offset.addr, align 4
  %9 = load i32, ptr %old.addr, align 4
  %10 = load i32, ptr %new.addr, align 4
  call void (ptr, ...) @qemu_log(ptr noundef @.str.86, i32 noundef %8, i32 noundef %9, i32 noundef %10)
  br label %if.end

if.end:                                           ; preds = %if.else, %if.then8
  br label %if.end11

if.end11:                                         ; preds = %if.end, %land.lhs.true5, %land.lhs.true, %entry
  ret void
}

; Function Attrs: nounwind sspstrong uwtable
define internal void @_nocheck__trace_e1000e_irq_add_msi_other(i32 noundef %new_val) #0 {
entry:
  %new_val.addr = alloca i32, align 4
  %_now = alloca %struct.timeval, align 8
  store i32 %new_val, ptr %new_val.addr, align 4
  %0 = load i32, ptr @trace_events_enabled_count, align 4
  %tobool = icmp ne i32 %0, 0
  %lnot = xor i1 %tobool, true
  %lnot1 = xor i1 %lnot, true
  %lnot.ext = zext i1 %lnot1 to i32
  %conv = sext i32 %lnot.ext to i64
  %tobool2 = icmp ne i64 %conv, 0
  br i1 %tobool2, label %land.lhs.true, label %if.end11

land.lhs.true:                                    ; preds = %entry
  %1 = load i16, ptr @_TRACE_E1000E_IRQ_ADD_MSI_OTHER_DSTATE, align 2
  %conv3 = zext i16 %1 to i32
  %tobool4 = icmp ne i32 %conv3, 0
  br i1 %tobool4, label %land.lhs.true5, label %if.end11

land.lhs.true5:                                   ; preds = %land.lhs.true
  %call = call zeroext i1 @qemu_loglevel_mask(i32 noundef 32768)
  br i1 %call, label %if.then, label %if.end11

if.then:                                          ; preds = %land.lhs.true5
  %2 = load i8, ptr @message_with_timestamp, align 1
  %tobool7 = trunc i8 %2 to i1
  br i1 %tobool7, label %if.then8, label %if.else

if.then8:                                         ; preds = %if.then
  %call9 = call i32 @gettimeofday(ptr noundef %_now, ptr noundef null) #10
  %call10 = call i32 @qemu_get_thread_id()
  %tv_sec = getelementptr inbounds %struct.timeval, ptr %_now, i32 0, i32 0
  %3 = load i64, ptr %tv_sec, align 8
  %tv_usec = getelementptr inbounds %struct.timeval, ptr %_now, i32 0, i32 1
  %4 = load i64, ptr %tv_usec, align 8
  %5 = load i32, ptr %new_val.addr, align 4
  call void (ptr, ...) @qemu_log(ptr noundef @.str.87, i32 noundef %call10, i64 noundef %3, i64 noundef %4, i32 noundef %5)
  br label %if.end

if.else:                                          ; preds = %if.then
  %6 = load i32, ptr %new_val.addr, align 4
  call void (ptr, ...) @qemu_log(ptr noundef @.str.88, i32 noundef %6)
  br label %if.end

if.end:                                           ; preds = %if.else, %if.then8
  br label %if.end11

if.end11:                                         ; preds = %if.end, %land.lhs.true5, %land.lhs.true, %entry
  ret void
}

; Function Attrs: nounwind sspstrong uwtable
define internal void @trace_e1000e_irq_fix_icr_asserted(i32 noundef %new_val) #0 {
entry:
  %new_val.addr = alloca i32, align 4
  store i32 %new_val, ptr %new_val.addr, align 4
  %0 = load i32, ptr %new_val.addr, align 4
  call void @_nocheck__trace_e1000e_irq_fix_icr_asserted(i32 noundef %0)
  ret void
}

; Function Attrs: nounwind sspstrong uwtable
define internal void @_nocheck__trace_e1000e_irq_fix_icr_asserted(i32 noundef %new_val) #0 {
entry:
  %new_val.addr = alloca i32, align 4
  %_now = alloca %struct.timeval, align 8
  store i32 %new_val, ptr %new_val.addr, align 4
  %0 = load i32, ptr @trace_events_enabled_count, align 4
  %tobool = icmp ne i32 %0, 0
  %lnot = xor i1 %tobool, true
  %lnot1 = xor i1 %lnot, true
  %lnot.ext = zext i1 %lnot1 to i32
  %conv = sext i32 %lnot.ext to i64
  %tobool2 = icmp ne i64 %conv, 0
  br i1 %tobool2, label %land.lhs.true, label %if.end11

land.lhs.true:                                    ; preds = %entry
  %1 = load i16, ptr @_TRACE_E1000E_IRQ_FIX_ICR_ASSERTED_DSTATE, align 2
  %conv3 = zext i16 %1 to i32
  %tobool4 = icmp ne i32 %conv3, 0
  br i1 %tobool4, label %land.lhs.true5, label %if.end11

land.lhs.true5:                                   ; preds = %land.lhs.true
  %call = call zeroext i1 @qemu_loglevel_mask(i32 noundef 32768)
  br i1 %call, label %if.then, label %if.end11

if.then:                                          ; preds = %land.lhs.true5
  %2 = load i8, ptr @message_with_timestamp, align 1
  %tobool7 = trunc i8 %2 to i1
  br i1 %tobool7, label %if.then8, label %if.else

if.then8:                                         ; preds = %if.then
  %call9 = call i32 @gettimeofday(ptr noundef %_now, ptr noundef null) #10
  %call10 = call i32 @qemu_get_thread_id()
  %tv_sec = getelementptr inbounds %struct.timeval, ptr %_now, i32 0, i32 0
  %3 = load i64, ptr %tv_sec, align 8
  %tv_usec = getelementptr inbounds %struct.timeval, ptr %_now, i32 0, i32 1
  %4 = load i64, ptr %tv_usec, align 8
  %5 = load i32, ptr %new_val.addr, align 4
  call void (ptr, ...) @qemu_log(ptr noundef @.str.89, i32 noundef %call10, i64 noundef %3, i64 noundef %4, i32 noundef %5)
  br label %if.end

if.else:                                          ; preds = %if.then
  %6 = load i32, ptr %new_val.addr, align 4
  call void (ptr, ...) @qemu_log(ptr noundef @.str.90, i32 noundef %6)
  br label %if.end

if.end:                                           ; preds = %if.else, %if.then8
  br label %if.end11

if.end11:                                         ; preds = %if.end, %land.lhs.true5, %land.lhs.true, %entry
  ret void
}

; Function Attrs: nounwind sspstrong uwtable
define internal void @_nocheck__trace_e1000e_irq_pending_interrupts(i32 noundef %pending, i32 noundef %icr, i32 noundef %ims) #0 {
entry:
  %pending.addr = alloca i32, align 4
  %icr.addr = alloca i32, align 4
  %ims.addr = alloca i32, align 4
  %_now = alloca %struct.timeval, align 8
  store i32 %pending, ptr %pending.addr, align 4
  store i32 %icr, ptr %icr.addr, align 4
  store i32 %ims, ptr %ims.addr, align 4
  %0 = load i32, ptr @trace_events_enabled_count, align 4
  %tobool = icmp ne i32 %0, 0
  %lnot = xor i1 %tobool, true
  %lnot1 = xor i1 %lnot, true
  %lnot.ext = zext i1 %lnot1 to i32
  %conv = sext i32 %lnot.ext to i64
  %tobool2 = icmp ne i64 %conv, 0
  br i1 %tobool2, label %land.lhs.true, label %if.end11

land.lhs.true:                                    ; preds = %entry
  %1 = load i16, ptr @_TRACE_E1000E_IRQ_PENDING_INTERRUPTS_DSTATE, align 2
  %conv3 = zext i16 %1 to i32
  %tobool4 = icmp ne i32 %conv3, 0
  br i1 %tobool4, label %land.lhs.true5, label %if.end11

land.lhs.true5:                                   ; preds = %land.lhs.true
  %call = call zeroext i1 @qemu_loglevel_mask(i32 noundef 32768)
  br i1 %call, label %if.then, label %if.end11

if.then:                                          ; preds = %land.lhs.true5
  %2 = load i8, ptr @message_with_timestamp, align 1
  %tobool7 = trunc i8 %2 to i1
  br i1 %tobool7, label %if.then8, label %if.else

if.then8:                                         ; preds = %if.then
  %call9 = call i32 @gettimeofday(ptr noundef %_now, ptr noundef null) #10
  %call10 = call i32 @qemu_get_thread_id()
  %tv_sec = getelementptr inbounds %struct.timeval, ptr %_now, i32 0, i32 0
  %3 = load i64, ptr %tv_sec, align 8
  %tv_usec = getelementptr inbounds %struct.timeval, ptr %_now, i32 0, i32 1
  %4 = load i64, ptr %tv_usec, align 8
  %5 = load i32, ptr %pending.addr, align 4
  %6 = load i32, ptr %icr.addr, align 4
  %7 = load i32, ptr %ims.addr, align 4
  call void (ptr, ...) @qemu_log(ptr noundef @.str.91, i32 noundef %call10, i64 noundef %3, i64 noundef %4, i32 noundef %5, i32 noundef %6, i32 noundef %7)
  br label %if.end

if.else:                                          ; preds = %if.then
  %8 = load i32, ptr %pending.addr, align 4
  %9 = load i32, ptr %icr.addr, align 4
  %10 = load i32, ptr %ims.addr, align 4
  call void (ptr, ...) @qemu_log(ptr noundef @.str.92, i32 noundef %8, i32 noundef %9, i32 noundef %10)
  br label %if.end

if.end:                                           ; preds = %if.else, %if.then8
  br label %if.end11

if.end11:                                         ; preds = %if.end, %land.lhs.true5, %land.lhs.true, %entry
  ret void
}

; Function Attrs: nounwind sspstrong uwtable
define internal void @e1000e_msix_notify_one(ptr noundef %core, i32 noundef %cause, i32 noundef %int_cfg) #0 {
entry:
  %core.addr = alloca ptr, align 8
  %cause.addr = alloca i32, align 4
  %int_cfg.addr = alloca i32, align 4
  %effective_eiac = alloca i32, align 4
  %vec = alloca i32, align 4
  store ptr %core, ptr %core.addr, align 8
  store i32 %cause, ptr %cause.addr, align 4
  store i32 %int_cfg, ptr %int_cfg.addr, align 4
  %0 = load i32, ptr %int_cfg.addr, align 4
  %and = and i32 %0, 8
  %tobool = icmp ne i32 %and, 0
  br i1 %tobool, label %if.then, label %if.else5

if.then:                                          ; preds = %entry
  %1 = load i32, ptr %int_cfg.addr, align 4
  %and1 = and i32 %1, 7
  store i32 %and1, ptr %vec, align 4
  %2 = load i32, ptr %vec, align 4
  %cmp = icmp ult i32 %2, 5
  br i1 %cmp, label %if.then2, label %if.else

if.then2:                                         ; preds = %if.then
  %3 = load ptr, ptr %core.addr, align 8
  %4 = load i32, ptr %vec, align 4
  %call = call zeroext i1 @e1000e_eitr_should_postpone(ptr noundef %3, i32 noundef %4)
  br i1 %call, label %if.end, label %if.then3

if.then3:                                         ; preds = %if.then2
  %5 = load i32, ptr %vec, align 4
  call void @trace_e1000e_irq_msix_notify_vec(i32 noundef %5)
  %6 = load ptr, ptr %core.addr, align 8
  %owner = getelementptr inbounds %struct.E1000Core, ptr %6, i32 0, i32 26
  %7 = load ptr, ptr %owner, align 8
  %8 = load i32, ptr %vec, align 4
  call void @msix_notify(ptr noundef %7, i32 noundef %8)
  br label %if.end

if.end:                                           ; preds = %if.then3, %if.then2
  br label %if.end4

if.else:                                          ; preds = %if.then
  %9 = load i32, ptr %cause.addr, align 4
  %10 = load i32, ptr %int_cfg.addr, align 4
  call void @trace_e1000e_wrn_msix_vec_wrong(i32 noundef %9, i32 noundef %10)
  br label %if.end4

if.end4:                                          ; preds = %if.else, %if.end
  br label %if.end6

if.else5:                                         ; preds = %entry
  %11 = load i32, ptr %cause.addr, align 4
  %12 = load i32, ptr %int_cfg.addr, align 4
  call void @trace_e1000e_wrn_msix_invalid(i32 noundef %11, i32 noundef %12)
  br label %if.end6

if.end6:                                          ; preds = %if.else5, %if.end4
  %13 = load ptr, ptr %core.addr, align 8
  %mac = getelementptr inbounds %struct.E1000Core, ptr %13, i32 0, i32 0
  %arrayidx = getelementptr [32768 x i32], ptr %mac, i64 0, i64 6
  %14 = load i32, ptr %arrayidx, align 8
  %and7 = and i32 %14, 16777216
  %tobool8 = icmp ne i32 %and7, 0
  br i1 %tobool8, label %if.then9, label %if.end15

if.then9:                                         ; preds = %if.end6
  %15 = load ptr, ptr %core.addr, align 8
  %mac10 = getelementptr inbounds %struct.E1000Core, ptr %15, i32 0, i32 0
  %arrayidx11 = getelementptr [32768 x i32], ptr %mac10, i64 0, i64 56
  %16 = load i32, ptr %arrayidx11, align 8
  %17 = load i32, ptr %cause.addr, align 4
  call void @trace_e1000e_irq_iam_clear_eiame(i32 noundef %16, i32 noundef %17)
  %18 = load i32, ptr %cause.addr, align 4
  %not = xor i32 %18, -1
  %19 = load ptr, ptr %core.addr, align 8
  %mac12 = getelementptr inbounds %struct.E1000Core, ptr %19, i32 0, i32 0
  %arrayidx13 = getelementptr [32768 x i32], ptr %mac12, i64 0, i64 56
  %20 = load i32, ptr %arrayidx13, align 8
  %and14 = and i32 %20, %not
  store i32 %and14, ptr %arrayidx13, align 8
  br label %if.end15

if.end15:                                         ; preds = %if.then9, %if.end6
  %21 = load ptr, ptr %core.addr, align 8
  %mac16 = getelementptr inbounds %struct.E1000Core, ptr %21, i32 0, i32 0
  %arrayidx17 = getelementptr [32768 x i32], ptr %mac16, i64 0, i64 48
  %22 = load i32, ptr %arrayidx17, align 8
  %23 = load ptr, ptr %core.addr, align 8
  %mac18 = getelementptr inbounds %struct.E1000Core, ptr %23, i32 0, i32 0
  %arrayidx19 = getelementptr [32768 x i32], ptr %mac18, i64 0, i64 55
  %24 = load i32, ptr %arrayidx19, align 4
  call void @trace_e1000e_irq_icr_clear_eiac(i32 noundef %22, i32 noundef %24)
  %25 = load ptr, ptr %core.addr, align 8
  %mac20 = getelementptr inbounds %struct.E1000Core, ptr %25, i32 0, i32 0
  %arrayidx21 = getelementptr [32768 x i32], ptr %mac20, i64 0, i64 55
  %26 = load i32, ptr %arrayidx21, align 4
  %27 = load i32, ptr %cause.addr, align 4
  %and22 = and i32 %26, %27
  store i32 %and22, ptr %effective_eiac, align 4
  %28 = load i32, ptr %effective_eiac, align 4
  %not23 = xor i32 %28, -1
  %29 = load ptr, ptr %core.addr, align 8
  %mac24 = getelementptr inbounds %struct.E1000Core, ptr %29, i32 0, i32 0
  %arrayidx25 = getelementptr [32768 x i32], ptr %mac24, i64 0, i64 48
  %30 = load i32, ptr %arrayidx25, align 8
  %and26 = and i32 %30, %not23
  store i32 %and26, ptr %arrayidx25, align 8
  %31 = load ptr, ptr %core.addr, align 8
  %mac27 = getelementptr inbounds %struct.E1000Core, ptr %31, i32 0, i32 0
  %arrayidx28 = getelementptr [32768 x i32], ptr %mac27, i64 0, i64 6
  %32 = load i32, ptr %arrayidx28, align 8
  %and29 = and i32 %32, 134217728
  %tobool30 = icmp ne i32 %and29, 0
  br i1 %tobool30, label %if.end36, label %if.then31

if.then31:                                        ; preds = %if.end15
  %33 = load i32, ptr %effective_eiac, align 4
  %not32 = xor i32 %33, -1
  %34 = load ptr, ptr %core.addr, align 8
  %mac33 = getelementptr inbounds %struct.E1000Core, ptr %34, i32 0, i32 0
  %arrayidx34 = getelementptr [32768 x i32], ptr %mac33, i64 0, i64 52
  %35 = load i32, ptr %arrayidx34, align 8
  %and35 = and i32 %35, %not32
  store i32 %and35, ptr %arrayidx34, align 8
  br label %if.end36

if.end36:                                         ; preds = %if.then31, %if.end15
  ret void
}

; Function Attrs: nounwind sspstrong uwtable
define internal zeroext i1 @e1000e_eitr_should_postpone(ptr noundef %core, i32 noundef %idx) #0 {
entry:
  %core.addr = alloca ptr, align 8
  %idx.addr = alloca i32, align 4
  store ptr %core, ptr %core.addr, align 8
  store i32 %idx, ptr %idx.addr, align 4
  %0 = load ptr, ptr %core.addr, align 8
  %eitr = getelementptr inbounds %struct.E1000Core, ptr %0, i32 0, i32 19
  %1 = load i32, ptr %idx.addr, align 4
  %idxprom = sext i32 %1 to i64
  %arrayidx = getelementptr [5 x %struct.E1000IntrDelayTimer_st], ptr %eitr, i64 0, i64 %idxprom
  %call = call zeroext i1 @e1000e_postpone_interrupt(ptr noundef %arrayidx)
  ret i1 %call
}

; Function Attrs: nounwind sspstrong uwtable
define internal void @trace_e1000e_irq_msix_notify_vec(i32 noundef %vector) #0 {
entry:
  %vector.addr = alloca i32, align 4
  store i32 %vector, ptr %vector.addr, align 4
  %0 = load i32, ptr %vector.addr, align 4
  call void @_nocheck__trace_e1000e_irq_msix_notify_vec(i32 noundef %0)
  ret void
}

declare void @msix_notify(ptr noundef, i32 noundef) #1

; Function Attrs: nounwind sspstrong uwtable
define internal void @trace_e1000e_wrn_msix_vec_wrong(i32 noundef %cause, i32 noundef %cfg) #0 {
entry:
  %cause.addr = alloca i32, align 4
  %cfg.addr = alloca i32, align 4
  store i32 %cause, ptr %cause.addr, align 4
  store i32 %cfg, ptr %cfg.addr, align 4
  %0 = load i32, ptr %cause.addr, align 4
  %1 = load i32, ptr %cfg.addr, align 4
  call void @_nocheck__trace_e1000e_wrn_msix_vec_wrong(i32 noundef %0, i32 noundef %1)
  ret void
}

; Function Attrs: nounwind sspstrong uwtable
define internal void @trace_e1000e_wrn_msix_invalid(i32 noundef %cause, i32 noundef %cfg) #0 {
entry:
  %cause.addr = alloca i32, align 4
  %cfg.addr = alloca i32, align 4
  store i32 %cause, ptr %cause.addr, align 4
  store i32 %cfg, ptr %cfg.addr, align 4
  %0 = load i32, ptr %cause.addr, align 4
  %1 = load i32, ptr %cfg.addr, align 4
  call void @_nocheck__trace_e1000e_wrn_msix_invalid(i32 noundef %0, i32 noundef %1)
  ret void
}

; Function Attrs: nounwind sspstrong uwtable
define internal void @trace_e1000e_irq_iam_clear_eiame(i32 noundef %iam, i32 noundef %cause) #0 {
entry:
  %iam.addr = alloca i32, align 4
  %cause.addr = alloca i32, align 4
  store i32 %iam, ptr %iam.addr, align 4
  store i32 %cause, ptr %cause.addr, align 4
  %0 = load i32, ptr %iam.addr, align 4
  %1 = load i32, ptr %cause.addr, align 4
  call void @_nocheck__trace_e1000e_irq_iam_clear_eiame(i32 noundef %0, i32 noundef %1)
  ret void
}

; Function Attrs: nounwind sspstrong uwtable
define internal void @trace_e1000e_irq_icr_clear_eiac(i32 noundef %icr, i32 noundef %eiac) #0 {
entry:
  %icr.addr = alloca i32, align 4
  %eiac.addr = alloca i32, align 4
  store i32 %icr, ptr %icr.addr, align 4
  store i32 %eiac, ptr %eiac.addr, align 4
  %0 = load i32, ptr %icr.addr, align 4
  %1 = load i32, ptr %eiac.addr, align 4
  call void @_nocheck__trace_e1000e_irq_icr_clear_eiac(i32 noundef %0, i32 noundef %1)
  ret void
}

; Function Attrs: nounwind sspstrong uwtable
define internal zeroext i1 @e1000e_postpone_interrupt(ptr noundef %timer) #0 {
entry:
  %retval = alloca i1, align 1
  %timer.addr = alloca ptr, align 8
  store ptr %timer, ptr %timer.addr, align 8
  %0 = load ptr, ptr %timer.addr, align 8
  %running = getelementptr inbounds %struct.E1000IntrDelayTimer_st, ptr %0, i32 0, i32 1
  %1 = load i8, ptr %running, align 8
  %tobool = trunc i8 %1 to i1
  br i1 %tobool, label %if.then, label %if.end

if.then:                                          ; preds = %entry
  %2 = load ptr, ptr %timer.addr, align 8
  %delay_reg = getelementptr inbounds %struct.E1000IntrDelayTimer_st, ptr %2, i32 0, i32 2
  %3 = load i32, ptr %delay_reg, align 4
  %shl = shl i32 %3, 2
  call void @trace_e1000e_irq_postponed_by_xitr(i32 noundef %shl)
  store i1 true, ptr %retval, align 1
  br label %return

if.end:                                           ; preds = %entry
  %4 = load ptr, ptr %timer.addr, align 8
  %core = getelementptr inbounds %struct.E1000IntrDelayTimer_st, ptr %4, i32 0, i32 4
  %5 = load ptr, ptr %core, align 8
  %mac = getelementptr inbounds %struct.E1000Core, ptr %5, i32 0, i32 0
  %6 = load ptr, ptr %timer.addr, align 8
  %delay_reg1 = getelementptr inbounds %struct.E1000IntrDelayTimer_st, ptr %6, i32 0, i32 2
  %7 = load i32, ptr %delay_reg1, align 4
  %idxprom = zext i32 %7 to i64
  %arrayidx = getelementptr [32768 x i32], ptr %mac, i64 0, i64 %idxprom
  %8 = load i32, ptr %arrayidx, align 4
  %cmp = icmp ne i32 %8, 0
  br i1 %cmp, label %if.then2, label %if.end3

if.then2:                                         ; preds = %if.end
  %9 = load ptr, ptr %timer.addr, align 8
  call void @e1000e_intrmgr_rearm_timer(ptr noundef %9)
  br label %if.end3

if.end3:                                          ; preds = %if.then2, %if.end
  store i1 false, ptr %retval, align 1
  br label %return

return:                                           ; preds = %if.end3, %if.then
  %10 = load i1, ptr %retval, align 1
  ret i1 %10
}

; Function Attrs: nounwind sspstrong uwtable
define internal void @trace_e1000e_irq_postponed_by_xitr(i32 noundef %reg) #0 {
entry:
  %reg.addr = alloca i32, align 4
  store i32 %reg, ptr %reg.addr, align 4
  %0 = load i32, ptr %reg.addr, align 4
  call void @_nocheck__trace_e1000e_irq_postponed_by_xitr(i32 noundef %0)
  ret void
}

; Function Attrs: nounwind sspstrong uwtable
define internal void @_nocheck__trace_e1000e_irq_postponed_by_xitr(i32 noundef %reg) #0 {
entry:
  %reg.addr = alloca i32, align 4
  %_now = alloca %struct.timeval, align 8
  store i32 %reg, ptr %reg.addr, align 4
  %0 = load i32, ptr @trace_events_enabled_count, align 4
  %tobool = icmp ne i32 %0, 0
  %lnot = xor i1 %tobool, true
  %lnot1 = xor i1 %lnot, true
  %lnot.ext = zext i1 %lnot1 to i32
  %conv = sext i32 %lnot.ext to i64
  %tobool2 = icmp ne i64 %conv, 0
  br i1 %tobool2, label %land.lhs.true, label %if.end11

land.lhs.true:                                    ; preds = %entry
  %1 = load i16, ptr @_TRACE_E1000E_IRQ_POSTPONED_BY_XITR_DSTATE, align 2
  %conv3 = zext i16 %1 to i32
  %tobool4 = icmp ne i32 %conv3, 0
  br i1 %tobool4, label %land.lhs.true5, label %if.end11

land.lhs.true5:                                   ; preds = %land.lhs.true
  %call = call zeroext i1 @qemu_loglevel_mask(i32 noundef 32768)
  br i1 %call, label %if.then, label %if.end11

if.then:                                          ; preds = %land.lhs.true5
  %2 = load i8, ptr @message_with_timestamp, align 1
  %tobool7 = trunc i8 %2 to i1
  br i1 %tobool7, label %if.then8, label %if.else

if.then8:                                         ; preds = %if.then
  %call9 = call i32 @gettimeofday(ptr noundef %_now, ptr noundef null) #10
  %call10 = call i32 @qemu_get_thread_id()
  %tv_sec = getelementptr inbounds %struct.timeval, ptr %_now, i32 0, i32 0
  %3 = load i64, ptr %tv_sec, align 8
  %tv_usec = getelementptr inbounds %struct.timeval, ptr %_now, i32 0, i32 1
  %4 = load i64, ptr %tv_usec, align 8
  %5 = load i32, ptr %reg.addr, align 4
  call void (ptr, ...) @qemu_log(ptr noundef @.str.93, i32 noundef %call10, i64 noundef %3, i64 noundef %4, i32 noundef %5)
  br label %if.end

if.else:                                          ; preds = %if.then
  %6 = load i32, ptr %reg.addr, align 4
  call void (ptr, ...) @qemu_log(ptr noundef @.str.94, i32 noundef %6)
  br label %if.end

if.end:                                           ; preds = %if.else, %if.then8
  br label %if.end11

if.end11:                                         ; preds = %if.end, %land.lhs.true5, %land.lhs.true, %entry
  ret void
}

; Function Attrs: nounwind sspstrong uwtable
define internal void @_nocheck__trace_e1000e_irq_msix_notify_vec(i32 noundef %vector) #0 {
entry:
  %vector.addr = alloca i32, align 4
  %_now = alloca %struct.timeval, align 8
  store i32 %vector, ptr %vector.addr, align 4
  %0 = load i32, ptr @trace_events_enabled_count, align 4
  %tobool = icmp ne i32 %0, 0
  %lnot = xor i1 %tobool, true
  %lnot1 = xor i1 %lnot, true
  %lnot.ext = zext i1 %lnot1 to i32
  %conv = sext i32 %lnot.ext to i64
  %tobool2 = icmp ne i64 %conv, 0
  br i1 %tobool2, label %land.lhs.true, label %if.end11

land.lhs.true:                                    ; preds = %entry
  %1 = load i16, ptr @_TRACE_E1000E_IRQ_MSIX_NOTIFY_VEC_DSTATE, align 2
  %conv3 = zext i16 %1 to i32
  %tobool4 = icmp ne i32 %conv3, 0
  br i1 %tobool4, label %land.lhs.true5, label %if.end11

land.lhs.true5:                                   ; preds = %land.lhs.true
  %call = call zeroext i1 @qemu_loglevel_mask(i32 noundef 32768)
  br i1 %call, label %if.then, label %if.end11

if.then:                                          ; preds = %land.lhs.true5
  %2 = load i8, ptr @message_with_timestamp, align 1
  %tobool7 = trunc i8 %2 to i1
  br i1 %tobool7, label %if.then8, label %if.else

if.then8:                                         ; preds = %if.then
  %call9 = call i32 @gettimeofday(ptr noundef %_now, ptr noundef null) #10
  %call10 = call i32 @qemu_get_thread_id()
  %tv_sec = getelementptr inbounds %struct.timeval, ptr %_now, i32 0, i32 0
  %3 = load i64, ptr %tv_sec, align 8
  %tv_usec = getelementptr inbounds %struct.timeval, ptr %_now, i32 0, i32 1
  %4 = load i64, ptr %tv_usec, align 8
  %5 = load i32, ptr %vector.addr, align 4
  call void (ptr, ...) @qemu_log(ptr noundef @.str.95, i32 noundef %call10, i64 noundef %3, i64 noundef %4, i32 noundef %5)
  br label %if.end

if.else:                                          ; preds = %if.then
  %6 = load i32, ptr %vector.addr, align 4
  call void (ptr, ...) @qemu_log(ptr noundef @.str.96, i32 noundef %6)
  br label %if.end

if.end:                                           ; preds = %if.else, %if.then8
  br label %if.end11

if.end11:                                         ; preds = %if.end, %land.lhs.true5, %land.lhs.true, %entry
  ret void
}

; Function Attrs: nounwind sspstrong uwtable
define internal void @_nocheck__trace_e1000e_wrn_msix_vec_wrong(i32 noundef %cause, i32 noundef %cfg) #0 {
entry:
  %cause.addr = alloca i32, align 4
  %cfg.addr = alloca i32, align 4
  %_now = alloca %struct.timeval, align 8
  store i32 %cause, ptr %cause.addr, align 4
  store i32 %cfg, ptr %cfg.addr, align 4
  %0 = load i32, ptr @trace_events_enabled_count, align 4
  %tobool = icmp ne i32 %0, 0
  %lnot = xor i1 %tobool, true
  %lnot1 = xor i1 %lnot, true
  %lnot.ext = zext i1 %lnot1 to i32
  %conv = sext i32 %lnot.ext to i64
  %tobool2 = icmp ne i64 %conv, 0
  br i1 %tobool2, label %land.lhs.true, label %if.end11

land.lhs.true:                                    ; preds = %entry
  %1 = load i16, ptr @_TRACE_E1000E_WRN_MSIX_VEC_WRONG_DSTATE, align 2
  %conv3 = zext i16 %1 to i32
  %tobool4 = icmp ne i32 %conv3, 0
  br i1 %tobool4, label %land.lhs.true5, label %if.end11

land.lhs.true5:                                   ; preds = %land.lhs.true
  %call = call zeroext i1 @qemu_loglevel_mask(i32 noundef 32768)
  br i1 %call, label %if.then, label %if.end11

if.then:                                          ; preds = %land.lhs.true5
  %2 = load i8, ptr @message_with_timestamp, align 1
  %tobool7 = trunc i8 %2 to i1
  br i1 %tobool7, label %if.then8, label %if.else

if.then8:                                         ; preds = %if.then
  %call9 = call i32 @gettimeofday(ptr noundef %_now, ptr noundef null) #10
  %call10 = call i32 @qemu_get_thread_id()
  %tv_sec = getelementptr inbounds %struct.timeval, ptr %_now, i32 0, i32 0
  %3 = load i64, ptr %tv_sec, align 8
  %tv_usec = getelementptr inbounds %struct.timeval, ptr %_now, i32 0, i32 1
  %4 = load i64, ptr %tv_usec, align 8
  %5 = load i32, ptr %cause.addr, align 4
  %6 = load i32, ptr %cfg.addr, align 4
  call void (ptr, ...) @qemu_log(ptr noundef @.str.97, i32 noundef %call10, i64 noundef %3, i64 noundef %4, i32 noundef %5, i32 noundef %6)
  br label %if.end

if.else:                                          ; preds = %if.then
  %7 = load i32, ptr %cause.addr, align 4
  %8 = load i32, ptr %cfg.addr, align 4
  call void (ptr, ...) @qemu_log(ptr noundef @.str.98, i32 noundef %7, i32 noundef %8)
  br label %if.end

if.end:                                           ; preds = %if.else, %if.then8
  br label %if.end11

if.end11:                                         ; preds = %if.end, %land.lhs.true5, %land.lhs.true, %entry
  ret void
}

; Function Attrs: nounwind sspstrong uwtable
define internal void @_nocheck__trace_e1000e_wrn_msix_invalid(i32 noundef %cause, i32 noundef %cfg) #0 {
entry:
  %cause.addr = alloca i32, align 4
  %cfg.addr = alloca i32, align 4
  %_now = alloca %struct.timeval, align 8
  store i32 %cause, ptr %cause.addr, align 4
  store i32 %cfg, ptr %cfg.addr, align 4
  %0 = load i32, ptr @trace_events_enabled_count, align 4
  %tobool = icmp ne i32 %0, 0
  %lnot = xor i1 %tobool, true
  %lnot1 = xor i1 %lnot, true
  %lnot.ext = zext i1 %lnot1 to i32
  %conv = sext i32 %lnot.ext to i64
  %tobool2 = icmp ne i64 %conv, 0
  br i1 %tobool2, label %land.lhs.true, label %if.end11

land.lhs.true:                                    ; preds = %entry
  %1 = load i16, ptr @_TRACE_E1000E_WRN_MSIX_INVALID_DSTATE, align 2
  %conv3 = zext i16 %1 to i32
  %tobool4 = icmp ne i32 %conv3, 0
  br i1 %tobool4, label %land.lhs.true5, label %if.end11

land.lhs.true5:                                   ; preds = %land.lhs.true
  %call = call zeroext i1 @qemu_loglevel_mask(i32 noundef 32768)
  br i1 %call, label %if.then, label %if.end11

if.then:                                          ; preds = %land.lhs.true5
  %2 = load i8, ptr @message_with_timestamp, align 1
  %tobool7 = trunc i8 %2 to i1
  br i1 %tobool7, label %if.then8, label %if.else

if.then8:                                         ; preds = %if.then
  %call9 = call i32 @gettimeofday(ptr noundef %_now, ptr noundef null) #10
  %call10 = call i32 @qemu_get_thread_id()
  %tv_sec = getelementptr inbounds %struct.timeval, ptr %_now, i32 0, i32 0
  %3 = load i64, ptr %tv_sec, align 8
  %tv_usec = getelementptr inbounds %struct.timeval, ptr %_now, i32 0, i32 1
  %4 = load i64, ptr %tv_usec, align 8
  %5 = load i32, ptr %cause.addr, align 4
  %6 = load i32, ptr %cfg.addr, align 4
  call void (ptr, ...) @qemu_log(ptr noundef @.str.99, i32 noundef %call10, i64 noundef %3, i64 noundef %4, i32 noundef %5, i32 noundef %6)
  br label %if.end

if.else:                                          ; preds = %if.then
  %7 = load i32, ptr %cause.addr, align 4
  %8 = load i32, ptr %cfg.addr, align 4
  call void (ptr, ...) @qemu_log(ptr noundef @.str.100, i32 noundef %7, i32 noundef %8)
  br label %if.end

if.end:                                           ; preds = %if.else, %if.then8
  br label %if.end11

if.end11:                                         ; preds = %if.end, %land.lhs.true5, %land.lhs.true, %entry
  ret void
}

; Function Attrs: nounwind sspstrong uwtable
define internal void @_nocheck__trace_e1000e_irq_iam_clear_eiame(i32 noundef %iam, i32 noundef %cause) #0 {
entry:
  %iam.addr = alloca i32, align 4
  %cause.addr = alloca i32, align 4
  %_now = alloca %struct.timeval, align 8
  store i32 %iam, ptr %iam.addr, align 4
  store i32 %cause, ptr %cause.addr, align 4
  %0 = load i32, ptr @trace_events_enabled_count, align 4
  %tobool = icmp ne i32 %0, 0
  %lnot = xor i1 %tobool, true
  %lnot1 = xor i1 %lnot, true
  %lnot.ext = zext i1 %lnot1 to i32
  %conv = sext i32 %lnot.ext to i64
  %tobool2 = icmp ne i64 %conv, 0
  br i1 %tobool2, label %land.lhs.true, label %if.end11

land.lhs.true:                                    ; preds = %entry
  %1 = load i16, ptr @_TRACE_E1000E_IRQ_IAM_CLEAR_EIAME_DSTATE, align 2
  %conv3 = zext i16 %1 to i32
  %tobool4 = icmp ne i32 %conv3, 0
  br i1 %tobool4, label %land.lhs.true5, label %if.end11

land.lhs.true5:                                   ; preds = %land.lhs.true
  %call = call zeroext i1 @qemu_loglevel_mask(i32 noundef 32768)
  br i1 %call, label %if.then, label %if.end11

if.then:                                          ; preds = %land.lhs.true5
  %2 = load i8, ptr @message_with_timestamp, align 1
  %tobool7 = trunc i8 %2 to i1
  br i1 %tobool7, label %if.then8, label %if.else

if.then8:                                         ; preds = %if.then
  %call9 = call i32 @gettimeofday(ptr noundef %_now, ptr noundef null) #10
  %call10 = call i32 @qemu_get_thread_id()
  %tv_sec = getelementptr inbounds %struct.timeval, ptr %_now, i32 0, i32 0
  %3 = load i64, ptr %tv_sec, align 8
  %tv_usec = getelementptr inbounds %struct.timeval, ptr %_now, i32 0, i32 1
  %4 = load i64, ptr %tv_usec, align 8
  %5 = load i32, ptr %iam.addr, align 4
  %6 = load i32, ptr %cause.addr, align 4
  call void (ptr, ...) @qemu_log(ptr noundef @.str.101, i32 noundef %call10, i64 noundef %3, i64 noundef %4, i32 noundef %5, i32 noundef %6)
  br label %if.end

if.else:                                          ; preds = %if.then
  %7 = load i32, ptr %iam.addr, align 4
  %8 = load i32, ptr %cause.addr, align 4
  call void (ptr, ...) @qemu_log(ptr noundef @.str.102, i32 noundef %7, i32 noundef %8)
  br label %if.end

if.end:                                           ; preds = %if.else, %if.then8
  br label %if.end11

if.end11:                                         ; preds = %if.end, %land.lhs.true5, %land.lhs.true, %entry
  ret void
}

; Function Attrs: nounwind sspstrong uwtable
define internal void @_nocheck__trace_e1000e_irq_icr_clear_eiac(i32 noundef %icr, i32 noundef %eiac) #0 {
entry:
  %icr.addr = alloca i32, align 4
  %eiac.addr = alloca i32, align 4
  %_now = alloca %struct.timeval, align 8
  store i32 %icr, ptr %icr.addr, align 4
  store i32 %eiac, ptr %eiac.addr, align 4
  %0 = load i32, ptr @trace_events_enabled_count, align 4
  %tobool = icmp ne i32 %0, 0
  %lnot = xor i1 %tobool, true
  %lnot1 = xor i1 %lnot, true
  %lnot.ext = zext i1 %lnot1 to i32
  %conv = sext i32 %lnot.ext to i64
  %tobool2 = icmp ne i64 %conv, 0
  br i1 %tobool2, label %land.lhs.true, label %if.end11

land.lhs.true:                                    ; preds = %entry
  %1 = load i16, ptr @_TRACE_E1000E_IRQ_ICR_CLEAR_EIAC_DSTATE, align 2
  %conv3 = zext i16 %1 to i32
  %tobool4 = icmp ne i32 %conv3, 0
  br i1 %tobool4, label %land.lhs.true5, label %if.end11

land.lhs.true5:                                   ; preds = %land.lhs.true
  %call = call zeroext i1 @qemu_loglevel_mask(i32 noundef 32768)
  br i1 %call, label %if.then, label %if.end11

if.then:                                          ; preds = %land.lhs.true5
  %2 = load i8, ptr @message_with_timestamp, align 1
  %tobool7 = trunc i8 %2 to i1
  br i1 %tobool7, label %if.then8, label %if.else

if.then8:                                         ; preds = %if.then
  %call9 = call i32 @gettimeofday(ptr noundef %_now, ptr noundef null) #10
  %call10 = call i32 @qemu_get_thread_id()
  %tv_sec = getelementptr inbounds %struct.timeval, ptr %_now, i32 0, i32 0
  %3 = load i64, ptr %tv_sec, align 8
  %tv_usec = getelementptr inbounds %struct.timeval, ptr %_now, i32 0, i32 1
  %4 = load i64, ptr %tv_usec, align 8
  %5 = load i32, ptr %icr.addr, align 4
  %6 = load i32, ptr %eiac.addr, align 4
  call void (ptr, ...) @qemu_log(ptr noundef @.str.103, i32 noundef %call10, i64 noundef %3, i64 noundef %4, i32 noundef %5, i32 noundef %6)
  br label %if.end

if.else:                                          ; preds = %if.then
  %7 = load i32, ptr %icr.addr, align 4
  %8 = load i32, ptr %eiac.addr, align 4
  call void (ptr, ...) @qemu_log(ptr noundef @.str.104, i32 noundef %7, i32 noundef %8)
  br label %if.end

if.end:                                           ; preds = %if.else, %if.then8
  br label %if.end11

if.end11:                                         ; preds = %if.end, %land.lhs.true5, %land.lhs.true, %entry
  ret void
}

; Function Attrs: nounwind sspstrong uwtable
define internal void @_nocheck__trace_e1000e_irq_msi_notify(i32 noundef %cause) #0 {
entry:
  %cause.addr = alloca i32, align 4
  %_now = alloca %struct.timeval, align 8
  store i32 %cause, ptr %cause.addr, align 4
  %0 = load i32, ptr @trace_events_enabled_count, align 4
  %tobool = icmp ne i32 %0, 0
  %lnot = xor i1 %tobool, true
  %lnot1 = xor i1 %lnot, true
  %lnot.ext = zext i1 %lnot1 to i32
  %conv = sext i32 %lnot.ext to i64
  %tobool2 = icmp ne i64 %conv, 0
  br i1 %tobool2, label %land.lhs.true, label %if.end11

land.lhs.true:                                    ; preds = %entry
  %1 = load i16, ptr @_TRACE_E1000E_IRQ_MSI_NOTIFY_DSTATE, align 2
  %conv3 = zext i16 %1 to i32
  %tobool4 = icmp ne i32 %conv3, 0
  br i1 %tobool4, label %land.lhs.true5, label %if.end11

land.lhs.true5:                                   ; preds = %land.lhs.true
  %call = call zeroext i1 @qemu_loglevel_mask(i32 noundef 32768)
  br i1 %call, label %if.then, label %if.end11

if.then:                                          ; preds = %land.lhs.true5
  %2 = load i8, ptr @message_with_timestamp, align 1
  %tobool7 = trunc i8 %2 to i1
  br i1 %tobool7, label %if.then8, label %if.else

if.then8:                                         ; preds = %if.then
  %call9 = call i32 @gettimeofday(ptr noundef %_now, ptr noundef null) #10
  %call10 = call i32 @qemu_get_thread_id()
  %tv_sec = getelementptr inbounds %struct.timeval, ptr %_now, i32 0, i32 0
  %3 = load i64, ptr %tv_sec, align 8
  %tv_usec = getelementptr inbounds %struct.timeval, ptr %_now, i32 0, i32 1
  %4 = load i64, ptr %tv_usec, align 8
  %5 = load i32, ptr %cause.addr, align 4
  call void (ptr, ...) @qemu_log(ptr noundef @.str.105, i32 noundef %call10, i64 noundef %3, i64 noundef %4, i32 noundef %5)
  br label %if.end

if.else:                                          ; preds = %if.then
  %6 = load i32, ptr %cause.addr, align 4
  call void (ptr, ...) @qemu_log(ptr noundef @.str.106, i32 noundef %6)
  br label %if.end

if.end:                                           ; preds = %if.else, %if.then8
  br label %if.end11

if.end11:                                         ; preds = %if.end, %land.lhs.true5, %land.lhs.true, %entry
  ret void
}

; Function Attrs: nounwind sspstrong uwtable
define internal void @trace_e1000e_irq_legacy_notify(i1 noundef zeroext %level) #0 {
entry:
  %level.addr = alloca i8, align 1
  %frombool = zext i1 %level to i8
  store i8 %frombool, ptr %level.addr, align 1
  %0 = load i8, ptr %level.addr, align 1
  %tobool = trunc i8 %0 to i1
  call void @_nocheck__trace_e1000e_irq_legacy_notify(i1 noundef zeroext %tobool)
  ret void
}

declare void @pci_set_irq(ptr noundef, i32 noundef) #1

; Function Attrs: nounwind sspstrong uwtable
define internal void @_nocheck__trace_e1000e_irq_legacy_notify(i1 noundef zeroext %level) #0 {
entry:
  %level.addr = alloca i8, align 1
  %_now = alloca %struct.timeval, align 8
  %frombool = zext i1 %level to i8
  store i8 %frombool, ptr %level.addr, align 1
  %0 = load i32, ptr @trace_events_enabled_count, align 4
  %tobool = icmp ne i32 %0, 0
  %lnot = xor i1 %tobool, true
  %lnot1 = xor i1 %lnot, true
  %lnot.ext = zext i1 %lnot1 to i32
  %conv = sext i32 %lnot.ext to i64
  %tobool2 = icmp ne i64 %conv, 0
  br i1 %tobool2, label %land.lhs.true, label %if.end15

land.lhs.true:                                    ; preds = %entry
  %1 = load i16, ptr @_TRACE_E1000E_IRQ_LEGACY_NOTIFY_DSTATE, align 2
  %conv3 = zext i16 %1 to i32
  %tobool4 = icmp ne i32 %conv3, 0
  br i1 %tobool4, label %land.lhs.true5, label %if.end15

land.lhs.true5:                                   ; preds = %land.lhs.true
  %call = call zeroext i1 @qemu_loglevel_mask(i32 noundef 32768)
  br i1 %call, label %if.then, label %if.end15

if.then:                                          ; preds = %land.lhs.true5
  %2 = load i8, ptr @message_with_timestamp, align 1
  %tobool7 = trunc i8 %2 to i1
  br i1 %tobool7, label %if.then8, label %if.else

if.then8:                                         ; preds = %if.then
  %call9 = call i32 @gettimeofday(ptr noundef %_now, ptr noundef null) #10
  %call10 = call i32 @qemu_get_thread_id()
  %tv_sec = getelementptr inbounds %struct.timeval, ptr %_now, i32 0, i32 0
  %3 = load i64, ptr %tv_sec, align 8
  %tv_usec = getelementptr inbounds %struct.timeval, ptr %_now, i32 0, i32 1
  %4 = load i64, ptr %tv_usec, align 8
  %5 = load i8, ptr %level.addr, align 1
  %tobool11 = trunc i8 %5 to i1
  %conv12 = zext i1 %tobool11 to i32
  call void (ptr, ...) @qemu_log(ptr noundef @.str.107, i32 noundef %call10, i64 noundef %3, i64 noundef %4, i32 noundef %conv12)
  br label %if.end

if.else:                                          ; preds = %if.then
  %6 = load i8, ptr %level.addr, align 1
  %tobool13 = trunc i8 %6 to i1
  %conv14 = zext i1 %tobool13 to i32
  call void (ptr, ...) @qemu_log(ptr noundef @.str.108, i32 noundef %conv14)
  br label %if.end

if.end:                                           ; preds = %if.else, %if.then8
  br label %if.end15

if.end15:                                         ; preds = %if.end, %land.lhs.true5, %land.lhs.true, %entry
  ret void
}

; Function Attrs: nounwind sspstrong uwtable
define internal void @e1000e_set_ctrl(ptr noundef %core, i32 noundef %index, i32 noundef %val) #0 {
entry:
  %core.addr = alloca ptr, align 8
  %index.addr = alloca i32, align 4
  %val.addr = alloca i32, align 4
  store ptr %core, ptr %core.addr, align 8
  store i32 %index, ptr %index.addr, align 4
  store i32 %val, ptr %val.addr, align 4
  %0 = load i32, ptr %index.addr, align 4
  %conv = sext i32 %0 to i64
  %1 = load i32, ptr %val.addr, align 4
  call void @trace_e1000e_core_ctrl_write(i64 noundef %conv, i32 noundef %1)
  %2 = load i32, ptr %val.addr, align 4
  %and = and i32 %2, -67108865
  %3 = load ptr, ptr %core.addr, align 8
  %mac = getelementptr inbounds %struct.E1000Core, ptr %3, i32 0, i32 0
  %arrayidx = getelementptr [32768 x i32], ptr %mac, i64 0, i64 0
  store i32 %and, ptr %arrayidx, align 8
  %4 = load ptr, ptr %core.addr, align 8
  %mac1 = getelementptr inbounds %struct.E1000Core, ptr %4, i32 0, i32 0
  %arrayidx2 = getelementptr [32768 x i32], ptr %mac1, i64 0, i64 0
  %5 = load i32, ptr %arrayidx2, align 8
  %6 = load ptr, ptr %core.addr, align 8
  %mac3 = getelementptr inbounds %struct.E1000Core, ptr %6, i32 0, i32 0
  %arrayidx4 = getelementptr [32768 x i32], ptr %mac3, i64 0, i64 1
  store i32 %5, ptr %arrayidx4, align 4
  %7 = load i32, ptr %val.addr, align 4
  %and5 = and i32 %7, 32
  %tobool = icmp ne i32 %and5, 0
  %lnot = xor i1 %tobool, true
  %lnot6 = xor i1 %lnot, true
  %8 = load i32, ptr %val.addr, align 4
  %and7 = and i32 %8, 768
  %shr = lshr i32 %and7, 8
  %9 = load i32, ptr %val.addr, align 4
  %and8 = and i32 %9, 2048
  %tobool9 = icmp ne i32 %and8, 0
  %lnot10 = xor i1 %tobool9, true
  %lnot11 = xor i1 %lnot10, true
  %10 = load i32, ptr %val.addr, align 4
  %and12 = and i32 %10, 4096
  %tobool13 = icmp ne i32 %and12, 0
  %lnot14 = xor i1 %tobool13, true
  %lnot15 = xor i1 %lnot14, true
  %11 = load i32, ptr %val.addr, align 4
  %and16 = and i32 %11, 134217728
  %tobool17 = icmp ne i32 %and16, 0
  %lnot18 = xor i1 %tobool17, true
  %lnot19 = xor i1 %lnot18, true
  %12 = load i32, ptr %val.addr, align 4
  %and20 = and i32 %12, 268435456
  %tobool21 = icmp ne i32 %and20, 0
  %lnot22 = xor i1 %tobool21, true
  %lnot23 = xor i1 %lnot22, true
  call void @trace_e1000e_link_set_params(i1 noundef zeroext %lnot6, i32 noundef %shr, i1 noundef zeroext %lnot11, i1 noundef zeroext %lnot15, i1 noundef zeroext %lnot19, i1 noundef zeroext %lnot23)
  %13 = load i32, ptr %val.addr, align 4
  %and24 = and i32 %13, 67108864
  %tobool25 = icmp ne i32 %and24, 0
  br i1 %tobool25, label %if.then, label %if.end

if.then:                                          ; preds = %entry
  call void @trace_e1000e_core_ctrl_sw_reset()
  %14 = load ptr, ptr %core.addr, align 8
  call void @e1000e_reset(ptr noundef %14, i1 noundef zeroext true)
  br label %if.end

if.end:                                           ; preds = %if.then, %entry
  %15 = load i32, ptr %val.addr, align 4
  %and26 = and i32 %15, -2147483648
  %tobool27 = icmp ne i32 %and26, 0
  br i1 %tobool27, label %if.then28, label %if.end31

if.then28:                                        ; preds = %if.end
  call void @trace_e1000e_core_ctrl_phy_reset()
  %16 = load ptr, ptr %core.addr, align 8
  %mac29 = getelementptr inbounds %struct.E1000Core, ptr %16, i32 0, i32 0
  %arrayidx30 = getelementptr [32768 x i32], ptr %mac29, i64 0, i64 2
  %17 = load i32, ptr %arrayidx30, align 8
  %or = or i32 %17, 1024
  store i32 %or, ptr %arrayidx30, align 8
  br label %if.end31

if.end31:                                         ; preds = %if.then28, %if.end
  ret void
}

; Function Attrs: nounwind sspstrong uwtable
define internal void @e1000e_set_status(ptr noundef %core, i32 noundef %index, i32 noundef %val) #0 {
entry:
  %core.addr = alloca ptr, align 8
  %index.addr = alloca i32, align 4
  %val.addr = alloca i32, align 4
  store ptr %core, ptr %core.addr, align 8
  store i32 %index, ptr %index.addr, align 4
  store i32 %val, ptr %val.addr, align 4
  %0 = load i32, ptr %val.addr, align 4
  %and = and i32 %0, 1024
  %cmp = icmp eq i32 %and, 0
  br i1 %cmp, label %if.then, label %if.end

if.then:                                          ; preds = %entry
  %1 = load ptr, ptr %core.addr, align 8
  %mac = getelementptr inbounds %struct.E1000Core, ptr %1, i32 0, i32 0
  %2 = load i32, ptr %index.addr, align 4
  %idxprom = sext i32 %2 to i64
  %arrayidx = getelementptr [32768 x i32], ptr %mac, i64 0, i64 %idxprom
  %3 = load i32, ptr %arrayidx, align 4
  %and1 = and i32 %3, -1025
  store i32 %and1, ptr %arrayidx, align 4
  br label %if.end

if.end:                                           ; preds = %if.then, %entry
  ret void
}

; Function Attrs: nounwind sspstrong uwtable
define internal void @e1000e_set_eecd(ptr noundef %core, i32 noundef %index, i32 noundef %val) #0 {
entry:
  %core.addr = alloca ptr, align 8
  %index.addr = alloca i32, align 4
  %val.addr = alloca i32, align 4
  store ptr %core, ptr %core.addr, align 8
  store i32 %index, ptr %index.addr, align 4
  store i32 %val, ptr %val.addr, align 4
  %0 = load ptr, ptr %core.addr, align 8
  %mac = getelementptr inbounds %struct.E1000Core, ptr %0, i32 0, i32 0
  %arrayidx = getelementptr [32768 x i32], ptr %mac, i64 0, i64 4
  %1 = load i32, ptr %arrayidx, align 8
  %and = and i32 %1, 31488
  %2 = load i32, ptr %val.addr, align 4
  %and1 = and i32 %2, -31489
  %or = or i32 %and, %and1
  %3 = load ptr, ptr %core.addr, align 8
  %mac2 = getelementptr inbounds %struct.E1000Core, ptr %3, i32 0, i32 0
  %arrayidx3 = getelementptr [32768 x i32], ptr %mac2, i64 0, i64 4
  store i32 %or, ptr %arrayidx3, align 8
  ret void
}

; Function Attrs: nounwind sspstrong uwtable
define internal void @e1000e_set_eerd(ptr noundef %core, i32 noundef %index, i32 noundef %val) #0 {
entry:
  %core.addr = alloca ptr, align 8
  %index.addr = alloca i32, align 4
  %val.addr = alloca i32, align 4
  %addr = alloca i32, align 4
  %flags = alloca i32, align 4
  %data = alloca i32, align 4
  store ptr %core, ptr %core.addr, align 8
  store i32 %index, ptr %index.addr, align 4
  store i32 %val, ptr %val.addr, align 4
  %0 = load i32, ptr %val.addr, align 4
  %shr = lshr i32 %0, 2
  %conv = zext i32 %shr to i64
  %and = and i64 %conv, 16383
  %conv1 = trunc i64 %and to i32
  store i32 %conv1, ptr %addr, align 4
  store i32 0, ptr %flags, align 4
  store i32 0, ptr %data, align 4
  %1 = load i32, ptr %addr, align 4
  %cmp = icmp ult i32 %1, 64
  br i1 %cmp, label %land.lhs.true, label %if.end

land.lhs.true:                                    ; preds = %entry
  %2 = load i32, ptr %val.addr, align 4
  %conv3 = zext i32 %2 to i64
  %and4 = and i64 %conv3, 1
  %tobool = icmp ne i64 %and4, 0
  br i1 %tobool, label %if.then, label %if.end

if.then:                                          ; preds = %land.lhs.true
  %3 = load ptr, ptr %core.addr, align 8
  %eeprom = getelementptr inbounds %struct.E1000Core, ptr %3, i32 0, i32 2
  %4 = load i32, ptr %addr, align 4
  %idxprom = zext i32 %4 to i64
  %arrayidx = getelementptr [64 x i16], ptr %eeprom, i64 0, i64 %idxprom
  %5 = load i16, ptr %arrayidx, align 2
  %conv5 = zext i16 %5 to i32
  store i32 %conv5, ptr %data, align 4
  store i32 2, ptr %flags, align 4
  br label %if.end

if.end:                                           ; preds = %if.then, %land.lhs.true, %entry
  %6 = load i32, ptr %flags, align 4
  %7 = load i32, ptr %addr, align 4
  %shl = shl i32 %7, 2
  %or = or i32 %6, %shl
  %8 = load i32, ptr %data, align 4
  %shl6 = shl i32 %8, 16
  %or7 = or i32 %or, %shl6
  %9 = load ptr, ptr %core.addr, align 8
  %mac = getelementptr inbounds %struct.E1000Core, ptr %9, i32 0, i32 0
  %arrayidx8 = getelementptr [32768 x i32], ptr %mac, i64 0, i64 5
  store i32 %or7, ptr %arrayidx8, align 4
  ret void
}

; Function Attrs: nounwind sspstrong uwtable
define internal void @e1000e_set_ctrlext(ptr noundef %core, i32 noundef %index, i32 noundef %val) #0 {
entry:
  %core.addr = alloca ptr, align 8
  %index.addr = alloca i32, align 4
  %val.addr = alloca i32, align 4
  store ptr %core, ptr %core.addr, align 8
  store i32 %index, ptr %index.addr, align 4
  store i32 %val, ptr %val.addr, align 4
  %0 = load i32, ptr %val.addr, align 4
  %and = and i32 %0, 4096
  %tobool = icmp ne i32 %and, 0
  %lnot = xor i1 %tobool, true
  %lnot1 = xor i1 %lnot, true
  %1 = load i32, ptr %val.addr, align 4
  %and2 = and i32 %1, 32768
  %tobool3 = icmp ne i32 %and2, 0
  %lnot4 = xor i1 %tobool3, true
  %lnot5 = xor i1 %lnot4, true
  call void @trace_e1000e_link_set_ext_params(i1 noundef zeroext %lnot1, i1 noundef zeroext %lnot5)
  %2 = load i32, ptr %val.addr, align 4
  %and6 = and i32 %2, -12289
  store i32 %and6, ptr %val.addr, align 4
  %3 = load i32, ptr %val.addr, align 4
  %4 = load ptr, ptr %core.addr, align 8
  %mac = getelementptr inbounds %struct.E1000Core, ptr %4, i32 0, i32 0
  %arrayidx = getelementptr [32768 x i32], ptr %mac, i64 0, i64 6
  store i32 %3, ptr %arrayidx, align 8
  ret void
}

; Function Attrs: nounwind sspstrong uwtable
define internal void @e1000e_mac_writereg(ptr noundef %core, i32 noundef %index, i32 noundef %val) #0 {
entry:
  %core.addr = alloca ptr, align 8
  %index.addr = alloca i32, align 4
  %val.addr = alloca i32, align 4
  store ptr %core, ptr %core.addr, align 8
  store i32 %index, ptr %index.addr, align 4
  store i32 %val, ptr %val.addr, align 4
  %0 = load i32, ptr %val.addr, align 4
  %1 = load ptr, ptr %core.addr, align 8
  %mac = getelementptr inbounds %struct.E1000Core, ptr %1, i32 0, i32 0
  %2 = load i32, ptr %index.addr, align 4
  %idxprom = sext i32 %2 to i64
  %arrayidx = getelementptr [32768 x i32], ptr %mac, i64 0, i64 %idxprom
  store i32 %0, ptr %arrayidx, align 4
  ret void
}

; Function Attrs: nounwind sspstrong uwtable
define internal void @e1000e_set_mdic(ptr noundef %core, i32 noundef %index, i32 noundef %val) #0 {
entry:
  %core.addr = alloca ptr, align 8
  %index.addr = alloca i32, align 4
  %val.addr = alloca i32, align 4
  %data = alloca i32, align 4
  %addr = alloca i32, align 4
  %page = alloca i8, align 1
  store ptr %core, ptr %core.addr, align 8
  store i32 %index, ptr %index.addr, align 4
  store i32 %val, ptr %val.addr, align 4
  %0 = load i32, ptr %val.addr, align 4
  %and = and i32 %0, 65535
  store i32 %and, ptr %data, align 4
  %1 = load i32, ptr %val.addr, align 4
  %and1 = and i32 %1, 2031616
  %shr = lshr i32 %and1, 16
  store i32 %shr, ptr %addr, align 4
  %2 = load i32, ptr %val.addr, align 4
  %and2 = and i32 %2, 65011712
  %shr3 = lshr i32 %and2, 21
  %cmp = icmp ne i32 %shr3, 1
  br i1 %cmp, label %if.then, label %if.else

if.then:                                          ; preds = %entry
  %3 = load ptr, ptr %core.addr, align 8
  %mac = getelementptr inbounds %struct.E1000Core, ptr %3, i32 0, i32 0
  %arrayidx = getelementptr [32768 x i32], ptr %mac, i64 0, i64 8
  %4 = load i32, ptr %arrayidx, align 8
  %or = or i32 %4, 1073741824
  store i32 %or, ptr %val.addr, align 4
  br label %if.end25

if.else:                                          ; preds = %entry
  %5 = load i32, ptr %val.addr, align 4
  %and4 = and i32 %5, 134217728
  %tobool = icmp ne i32 %and4, 0
  br i1 %tobool, label %if.then5, label %if.else13

if.then5:                                         ; preds = %if.else
  %6 = load ptr, ptr %core.addr, align 8
  %7 = load i32, ptr %addr, align 4
  %call = call zeroext i1 @e1000e_phy_reg_check_cap(ptr noundef %6, i32 noundef %7, i8 noundef signext 1, ptr noundef %page)
  br i1 %call, label %if.else8, label %if.then6

if.then6:                                         ; preds = %if.then5
  %8 = load i8, ptr %page, align 1
  %9 = load i32, ptr %addr, align 4
  call void @trace_e1000e_core_mdic_read_unhandled(i8 noundef zeroext %8, i32 noundef %9)
  %10 = load i32, ptr %val.addr, align 4
  %or7 = or i32 %10, 1073741824
  store i32 %or7, ptr %val.addr, align 4
  br label %if.end

if.else8:                                         ; preds = %if.then5
  %11 = load i32, ptr %val.addr, align 4
  %12 = load i32, ptr %data, align 4
  %xor = xor i32 %11, %12
  %13 = load ptr, ptr %core.addr, align 8
  %phy = getelementptr inbounds %struct.E1000Core, ptr %13, i32 0, i32 1
  %14 = load i8, ptr %page, align 1
  %idxprom = zext i8 %14 to i64
  %arrayidx9 = getelementptr [7 x [32 x i16]], ptr %phy, i64 0, i64 %idxprom
  %15 = load i32, ptr %addr, align 4
  %idxprom10 = zext i32 %15 to i64
  %arrayidx11 = getelementptr [32 x i16], ptr %arrayidx9, i64 0, i64 %idxprom10
  %16 = load i16, ptr %arrayidx11, align 2
  %conv = zext i16 %16 to i32
  %or12 = or i32 %xor, %conv
  store i32 %or12, ptr %val.addr, align 4
  %17 = load i8, ptr %page, align 1
  %18 = load i32, ptr %addr, align 4
  %19 = load i32, ptr %val.addr, align 4
  call void @trace_e1000e_core_mdic_read(i8 noundef zeroext %17, i32 noundef %18, i32 noundef %19)
  br label %if.end

if.end:                                           ; preds = %if.else8, %if.then6
  br label %if.end24

if.else13:                                        ; preds = %if.else
  %20 = load i32, ptr %val.addr, align 4
  %and14 = and i32 %20, 67108864
  %tobool15 = icmp ne i32 %and14, 0
  br i1 %tobool15, label %if.then16, label %if.end23

if.then16:                                        ; preds = %if.else13
  %21 = load ptr, ptr %core.addr, align 8
  %22 = load i32, ptr %addr, align 4
  %call17 = call zeroext i1 @e1000e_phy_reg_check_cap(ptr noundef %21, i32 noundef %22, i8 noundef signext 2, ptr noundef %page)
  br i1 %call17, label %if.else20, label %if.then18

if.then18:                                        ; preds = %if.then16
  %23 = load i8, ptr %page, align 1
  %24 = load i32, ptr %addr, align 4
  call void @trace_e1000e_core_mdic_write_unhandled(i8 noundef zeroext %23, i32 noundef %24)
  %25 = load i32, ptr %val.addr, align 4
  %or19 = or i32 %25, 1073741824
  store i32 %or19, ptr %val.addr, align 4
  br label %if.end22

if.else20:                                        ; preds = %if.then16
  %26 = load i8, ptr %page, align 1
  %27 = load i32, ptr %addr, align 4
  %28 = load i32, ptr %data, align 4
  call void @trace_e1000e_core_mdic_write(i8 noundef zeroext %26, i32 noundef %27, i32 noundef %28)
  %29 = load ptr, ptr %core.addr, align 8
  %30 = load i8, ptr %page, align 1
  %31 = load i32, ptr %addr, align 4
  %32 = load i32, ptr %data, align 4
  %conv21 = trunc i32 %32 to i16
  call void @e1000e_phy_reg_write(ptr noundef %29, i8 noundef zeroext %30, i32 noundef %31, i16 noundef zeroext %conv21)
  br label %if.end22

if.end22:                                         ; preds = %if.else20, %if.then18
  br label %if.end23

if.end23:                                         ; preds = %if.end22, %if.else13
  br label %if.end24

if.end24:                                         ; preds = %if.end23, %if.end
  br label %if.end25

if.end25:                                         ; preds = %if.end24, %if.then
  %33 = load i32, ptr %val.addr, align 4
  %or26 = or i32 %33, 268435456
  %34 = load ptr, ptr %core.addr, align 8
  %mac27 = getelementptr inbounds %struct.E1000Core, ptr %34, i32 0, i32 0
  %arrayidx28 = getelementptr [32768 x i32], ptr %mac27, i64 0, i64 8
  store i32 %or26, ptr %arrayidx28, align 8
  %35 = load i32, ptr %val.addr, align 4
  %and29 = and i32 %35, 536870912
  %tobool30 = icmp ne i32 %and29, 0
  br i1 %tobool30, label %if.then31, label %if.end32

if.then31:                                        ; preds = %if.end25
  %36 = load ptr, ptr %core.addr, align 8
  call void @e1000e_set_interrupt_cause(ptr noundef %36, i32 noundef 512)
  br label %if.end32

if.end32:                                         ; preds = %if.then31, %if.end25
  ret void
}

; Function Attrs: nounwind sspstrong uwtable
define internal void @e1000e_set_16bit(ptr noundef %core, i32 noundef %index, i32 noundef %val) #0 {
entry:
  %core.addr = alloca ptr, align 8
  %index.addr = alloca i32, align 4
  %val.addr = alloca i32, align 4
  store ptr %core, ptr %core.addr, align 8
  store i32 %index, ptr %index.addr, align 4
  store i32 %val, ptr %val.addr, align 4
  %0 = load i32, ptr %val.addr, align 4
  %conv = zext i32 %0 to i64
  %and = and i64 %conv, 65535
  %conv1 = trunc i64 %and to i32
  %1 = load ptr, ptr %core.addr, align 8
  %mac = getelementptr inbounds %struct.E1000Core, ptr %1, i32 0, i32 0
  %2 = load i32, ptr %index.addr, align 4
  %idxprom = sext i32 %2 to i64
  %arrayidx = getelementptr [32768 x i32], ptr %mac, i64 0, i64 %idxprom
  store i32 %conv1, ptr %arrayidx, align 4
  ret void
}

; Function Attrs: nounwind sspstrong uwtable
define internal void @e1000e_set_vet(ptr noundef %core, i32 noundef %index, i32 noundef %val) #0 {
entry:
  %core.addr = alloca ptr, align 8
  %index.addr = alloca i32, align 4
  %val.addr = alloca i32, align 4
  store ptr %core, ptr %core.addr, align 8
  store i32 %index, ptr %index.addr, align 4
  store i32 %val, ptr %val.addr, align 4
  %0 = load i32, ptr %val.addr, align 4
  %and = and i32 %0, 65535
  %1 = load ptr, ptr %core.addr, align 8
  %mac = getelementptr inbounds %struct.E1000Core, ptr %1, i32 0, i32 0
  %arrayidx = getelementptr [32768 x i32], ptr %mac, i64 0, i64 14
  store i32 %and, ptr %arrayidx, align 8
  %2 = load ptr, ptr %core.addr, align 8
  %mac1 = getelementptr inbounds %struct.E1000Core, ptr %2, i32 0, i32 0
  %arrayidx2 = getelementptr [32768 x i32], ptr %mac1, i64 0, i64 14
  %3 = load i32, ptr %arrayidx2, align 8
  %conv = trunc i32 %3 to i16
  call void @trace_e1000e_vlan_vet(i16 noundef zeroext %conv)
  ret void
}

; Function Attrs: nounwind sspstrong uwtable
define internal void @e1000e_set_icr(ptr noundef %core, i32 noundef %index, i32 noundef %val) #0 {
entry:
  %core.addr = alloca ptr, align 8
  %index.addr = alloca i32, align 4
  %val.addr = alloca i32, align 4
  store ptr %core, ptr %core.addr, align 8
  store i32 %index, ptr %index.addr, align 4
  store i32 %val, ptr %val.addr, align 4
  %0 = load ptr, ptr %core.addr, align 8
  %mac = getelementptr inbounds %struct.E1000Core, ptr %0, i32 0, i32 0
  %arrayidx = getelementptr [32768 x i32], ptr %mac, i64 0, i64 48
  %1 = load i32, ptr %arrayidx, align 8
  %conv = zext i32 %1 to i64
  %and = and i64 %conv, 2147483648
  %tobool = icmp ne i64 %and, 0
  br i1 %tobool, label %land.lhs.true, label %if.end

land.lhs.true:                                    ; preds = %entry
  %2 = load ptr, ptr %core.addr, align 8
  %mac1 = getelementptr inbounds %struct.E1000Core, ptr %2, i32 0, i32 0
  %arrayidx2 = getelementptr [32768 x i32], ptr %mac1, i64 0, i64 6
  %3 = load i32, ptr %arrayidx2, align 8
  %and3 = and i32 %3, 134217728
  %tobool4 = icmp ne i32 %and3, 0
  br i1 %tobool4, label %if.then, label %if.end

if.then:                                          ; preds = %land.lhs.true
  call void @trace_e1000e_irq_icr_process_iame()
  %4 = load ptr, ptr %core.addr, align 8
  %5 = load ptr, ptr %core.addr, align 8
  %mac5 = getelementptr inbounds %struct.E1000Core, ptr %5, i32 0, i32 0
  %arrayidx6 = getelementptr [32768 x i32], ptr %mac5, i64 0, i64 56
  %6 = load i32, ptr %arrayidx6, align 8
  call void @e1000e_lower_interrupts(ptr noundef %4, i64 noundef 52, i32 noundef %6)
  br label %if.end

if.end:                                           ; preds = %if.then, %land.lhs.true, %entry
  %7 = load i32, ptr %val.addr, align 4
  %and7 = and i32 %7, 16777216
  %tobool8 = icmp ne i32 %and7, 0
  br i1 %tobool8, label %if.then9, label %if.end10

if.then9:                                         ; preds = %if.end
  %8 = load i32, ptr %val.addr, align 4
  %or = or i32 %8, 459332
  store i32 %or, ptr %val.addr, align 4
  br label %if.end10

if.end10:                                         ; preds = %if.then9, %if.end
  %9 = load ptr, ptr %core.addr, align 8
  %10 = load i32, ptr %val.addr, align 4
  call void @e1000e_lower_interrupts(ptr noundef %9, i64 noundef 48, i32 noundef %10)
  ret void
}

; Function Attrs: nounwind sspstrong uwtable
define internal void @e1000e_set_itr(ptr noundef %core, i32 noundef %index, i32 noundef %val) #0 {
entry:
  %core.addr = alloca ptr, align 8
  %index.addr = alloca i32, align 4
  %val.addr = alloca i32, align 4
  %interval = alloca i32, align 4
  %_a13 = alloca i32, align 4
  %_b14 = alloca i32, align 4
  %tmp = alloca i32, align 4
  store ptr %core, ptr %core.addr, align 8
  store i32 %index, ptr %index.addr, align 4
  store i32 %val, ptr %val.addr, align 4
  %0 = load i32, ptr %val.addr, align 4
  %and = and i32 %0, 65535
  store i32 %and, ptr %interval, align 4
  %1 = load i32, ptr %val.addr, align 4
  call void @trace_e1000e_irq_itr_set(i32 noundef %1)
  %2 = load i32, ptr %interval, align 4
  %3 = load ptr, ptr %core.addr, align 8
  %itr_guest_value = getelementptr inbounds %struct.E1000Core, ptr %3, i32 0, i32 21
  store i32 %2, ptr %itr_guest_value, align 8
  %4 = load i32, ptr %interval, align 4
  store i32 %4, ptr %_a13, align 4
  store i32 500, ptr %_b14, align 4
  %5 = load i32, ptr %_a13, align 4
  %6 = load i32, ptr %_b14, align 4
  %cmp = icmp ugt i32 %5, %6
  br i1 %cmp, label %cond.true, label %cond.false

cond.true:                                        ; preds = %entry
  %7 = load i32, ptr %_a13, align 4
  br label %cond.end

cond.false:                                       ; preds = %entry
  %8 = load i32, ptr %_b14, align 4
  br label %cond.end

cond.end:                                         ; preds = %cond.false, %cond.true
  %cond = phi i32 [ %7, %cond.true ], [ %8, %cond.false ]
  store i32 %cond, ptr %tmp, align 4
  %9 = load i32, ptr %tmp, align 4
  %10 = load ptr, ptr %core.addr, align 8
  %mac = getelementptr inbounds %struct.E1000Core, ptr %10, i32 0, i32 0
  %11 = load i32, ptr %index.addr, align 4
  %idxprom = sext i32 %11 to i64
  %arrayidx = getelementptr [32768 x i32], ptr %mac, i64 0, i64 %idxprom
  store i32 %9, ptr %arrayidx, align 4
  ret void
}

; Function Attrs: nounwind sspstrong uwtable
define internal void @e1000e_set_ics(ptr noundef %core, i32 noundef %index, i32 noundef %val) #0 {
entry:
  %core.addr = alloca ptr, align 8
  %index.addr = alloca i32, align 4
  %val.addr = alloca i32, align 4
  store ptr %core, ptr %core.addr, align 8
  store i32 %index, ptr %index.addr, align 4
  store i32 %val, ptr %val.addr, align 4
  %0 = load i32, ptr %val.addr, align 4
  call void @trace_e1000e_irq_write_ics(i32 noundef %0)
  %1 = load ptr, ptr %core.addr, align 8
  %2 = load i32, ptr %val.addr, align 4
  call void @e1000e_set_interrupt_cause(ptr noundef %1, i32 noundef %2)
  ret void
}

; Function Attrs: nounwind sspstrong uwtable
define internal void @e1000e_set_ims(ptr noundef %core, i32 noundef %index, i32 noundef %val) #0 {
entry:
  %core.addr = alloca ptr, align 8
  %index.addr = alloca i32, align 4
  %val.addr = alloca i32, align 4
  %valid_val = alloca i32, align 4
  store ptr %core, ptr %core.addr, align 8
  store i32 %index, ptr %index.addr, align 4
  store i32 %val, ptr %val.addr, align 4
  %0 = load i32, ptr %val.addr, align 4
  %and = and i32 %0, 32998103
  store i32 %and, ptr %valid_val, align 4
  %1 = load i32, ptr %valid_val, align 4
  %and1 = and i32 %1, 32505856
  %tobool = icmp ne i32 %and1, 0
  br i1 %tobool, label %land.lhs.true, label %if.end

land.lhs.true:                                    ; preds = %entry
  %2 = load ptr, ptr %core.addr, align 8
  %mac = getelementptr inbounds %struct.E1000Core, ptr %2, i32 0, i32 0
  %arrayidx = getelementptr [32768 x i32], ptr %mac, i64 0, i64 6
  %3 = load i32, ptr %arrayidx, align 8
  %and2 = and i32 %3, -2147483648
  %tobool3 = icmp ne i32 %and2, 0
  br i1 %tobool3, label %land.lhs.true4, label %if.end

land.lhs.true4:                                   ; preds = %land.lhs.true
  %4 = load ptr, ptr %core.addr, align 8
  %owner = getelementptr inbounds %struct.E1000Core, ptr %4, i32 0, i32 26
  %5 = load ptr, ptr %owner, align 8
  %call = call i32 @msix_enabled(ptr noundef %5)
  %tobool5 = icmp ne i32 %call, 0
  br i1 %tobool5, label %if.then, label %if.end

if.then:                                          ; preds = %land.lhs.true4
  %6 = load ptr, ptr %core.addr, align 8
  %7 = load i32, ptr %valid_val, align 4
  call void @e1000e_msix_clear(ptr noundef %6, i32 noundef %7)
  br label %if.end

if.end:                                           ; preds = %if.then, %land.lhs.true4, %land.lhs.true, %entry
  %8 = load i32, ptr %valid_val, align 4
  %cmp = icmp eq i32 %8, 32998103
  br i1 %cmp, label %land.lhs.true6, label %if.end12

land.lhs.true6:                                   ; preds = %if.end
  %9 = load ptr, ptr %core.addr, align 8
  %mac7 = getelementptr inbounds %struct.E1000Core, ptr %9, i32 0, i32 0
  %arrayidx8 = getelementptr [32768 x i32], ptr %mac7, i64 0, i64 6
  %10 = load i32, ptr %arrayidx8, align 8
  %and9 = and i32 %10, 536870912
  %tobool10 = icmp ne i32 %and9, 0
  br i1 %tobool10, label %if.then11, label %if.end12

if.then11:                                        ; preds = %land.lhs.true6
  %11 = load i32, ptr %val.addr, align 4
  call void @trace_e1000e_irq_fire_all_timers(i32 noundef %11)
  %12 = load ptr, ptr %core.addr, align 8
  call void @e1000e_intrmgr_fire_all_timers(ptr noundef %12)
  br label %if.end12

if.end12:                                         ; preds = %if.then11, %land.lhs.true6, %if.end
  %13 = load ptr, ptr %core.addr, align 8
  %14 = load i32, ptr %valid_val, align 4
  call void @e1000e_raise_interrupts(ptr noundef %13, i64 noundef 52, i32 noundef %14)
  ret void
}

; Function Attrs: nounwind sspstrong uwtable
define internal void @e1000e_set_imc(ptr noundef %core, i32 noundef %index, i32 noundef %val) #0 {
entry:
  %core.addr = alloca ptr, align 8
  %index.addr = alloca i32, align 4
  %val.addr = alloca i32, align 4
  store ptr %core, ptr %core.addr, align 8
  store i32 %index, ptr %index.addr, align 4
  store i32 %val, ptr %val.addr, align 4
  %0 = load i32, ptr %val.addr, align 4
  call void @trace_e1000e_irq_ims_clear_set_imc(i32 noundef %0)
  %1 = load ptr, ptr %core.addr, align 8
  %2 = load i32, ptr %val.addr, align 4
  call void @e1000e_lower_interrupts(ptr noundef %1, i64 noundef 52, i32 noundef %2)
  ret void
}

; Function Attrs: nounwind sspstrong uwtable
define internal void @e1000e_set_eitr(ptr noundef %core, i32 noundef %index, i32 noundef %val) #0 {
entry:
  %core.addr = alloca ptr, align 8
  %index.addr = alloca i32, align 4
  %val.addr = alloca i32, align 4
  %interval = alloca i32, align 4
  %eitr_num = alloca i32, align 4
  %_a15 = alloca i32, align 4
  %_b16 = alloca i32, align 4
  %tmp = alloca i32, align 4
  store ptr %core, ptr %core.addr, align 8
  store i32 %index, ptr %index.addr, align 4
  store i32 %val, ptr %val.addr, align 4
  %0 = load i32, ptr %val.addr, align 4
  %and = and i32 %0, 65535
  store i32 %and, ptr %interval, align 4
  %1 = load i32, ptr %index.addr, align 4
  %sub = sub i32 %1, 58
  store i32 %sub, ptr %eitr_num, align 4
  %2 = load i32, ptr %eitr_num, align 4
  %3 = load i32, ptr %val.addr, align 4
  call void @trace_e1000e_irq_eitr_set(i32 noundef %2, i32 noundef %3)
  %4 = load i32, ptr %interval, align 4
  %5 = load ptr, ptr %core.addr, align 8
  %eitr_guest_value = getelementptr inbounds %struct.E1000Core, ptr %5, i32 0, i32 22
  %6 = load i32, ptr %eitr_num, align 4
  %idxprom = zext i32 %6 to i64
  %arrayidx = getelementptr [5 x i32], ptr %eitr_guest_value, i64 0, i64 %idxprom
  store i32 %4, ptr %arrayidx, align 4
  %7 = load i32, ptr %interval, align 4
  store i32 %7, ptr %_a15, align 4
  store i32 500, ptr %_b16, align 4
  %8 = load i32, ptr %_a15, align 4
  %9 = load i32, ptr %_b16, align 4
  %cmp = icmp ugt i32 %8, %9
  br i1 %cmp, label %cond.true, label %cond.false

cond.true:                                        ; preds = %entry
  %10 = load i32, ptr %_a15, align 4
  br label %cond.end

cond.false:                                       ; preds = %entry
  %11 = load i32, ptr %_b16, align 4
  br label %cond.end

cond.end:                                         ; preds = %cond.false, %cond.true
  %cond = phi i32 [ %10, %cond.true ], [ %11, %cond.false ]
  store i32 %cond, ptr %tmp, align 4
  %12 = load i32, ptr %tmp, align 4
  %13 = load ptr, ptr %core.addr, align 8
  %mac = getelementptr inbounds %struct.E1000Core, ptr %13, i32 0, i32 0
  %14 = load i32, ptr %index.addr, align 4
  %idxprom1 = sext i32 %14 to i64
  %arrayidx2 = getelementptr [32768 x i32], ptr %mac, i64 0, i64 %idxprom1
  store i32 %12, ptr %arrayidx2, align 4
  ret void
}

; Function Attrs: nounwind sspstrong uwtable
define internal void @e1000e_set_rx_control(ptr noundef %core, i32 noundef %index, i32 noundef %val) #0 {
entry:
  %core.addr = alloca ptr, align 8
  %index.addr = alloca i32, align 4
  %val.addr = alloca i32, align 4
  store ptr %core, ptr %core.addr, align 8
  store i32 %index, ptr %index.addr, align 4
  store i32 %val, ptr %val.addr, align 4
  %0 = load i32, ptr %val.addr, align 4
  %1 = load ptr, ptr %core.addr, align 8
  %mac = getelementptr inbounds %struct.E1000Core, ptr %1, i32 0, i32 0
  %arrayidx = getelementptr [32768 x i32], ptr %mac, i64 0, i64 64
  store i32 %0, ptr %arrayidx, align 8
  %2 = load ptr, ptr %core.addr, align 8
  %mac1 = getelementptr inbounds %struct.E1000Core, ptr %2, i32 0, i32 0
  %arrayidx2 = getelementptr [32768 x i32], ptr %mac1, i64 0, i64 64
  %3 = load i32, ptr %arrayidx2, align 8
  call void @trace_e1000e_rx_set_rctl(i32 noundef %3)
  %4 = load i32, ptr %val.addr, align 4
  %and = and i32 %4, 2
  %tobool = icmp ne i32 %and, 0
  br i1 %tobool, label %if.then, label %if.end

if.then:                                          ; preds = %entry
  %5 = load ptr, ptr %core.addr, align 8
  call void @e1000e_parse_rxbufsize(ptr noundef %5)
  %6 = load ptr, ptr %core.addr, align 8
  call void @e1000e_calc_rxdesclen(ptr noundef %6)
  %7 = load i32, ptr %val.addr, align 4
  %div = udiv i32 %7, 256
  %and3 = and i32 %div, 3
  %add = add i32 %and3, 1
  %add4 = add i32 %add, 4
  %8 = load ptr, ptr %core.addr, align 8
  %rxbuf_min_shift = getelementptr inbounds %struct.E1000Core, ptr %8, i32 0, i32 5
  store i32 %add4, ptr %rxbuf_min_shift, align 4
  %9 = load ptr, ptr %core.addr, align 8
  call void @e1000e_start_recv(ptr noundef %9)
  br label %if.end

if.end:                                           ; preds = %if.then, %entry
  ret void
}

; Function Attrs: nounwind sspstrong uwtable
define internal void @e1000e_set_tctl(ptr noundef %core, i32 noundef %index, i32 noundef %val) #0 {
entry:
  %core.addr = alloca ptr, align 8
  %index.addr = alloca i32, align 4
  %val.addr = alloca i32, align 4
  %txr = alloca %struct.E1000E_TxRing_st, align 8
  store ptr %core, ptr %core.addr, align 8
  store i32 %index, ptr %index.addr, align 4
  store i32 %val, ptr %val.addr, align 4
  %0 = load i32, ptr %val.addr, align 4
  %1 = load ptr, ptr %core.addr, align 8
  %mac = getelementptr inbounds %struct.E1000Core, ptr %1, i32 0, i32 0
  %2 = load i32, ptr %index.addr, align 4
  %idxprom = sext i32 %2 to i64
  %arrayidx = getelementptr [32768 x i32], ptr %mac, i64 0, i64 %idxprom
  store i32 %0, ptr %arrayidx, align 4
  %3 = load ptr, ptr %core.addr, align 8
  %mac1 = getelementptr inbounds %struct.E1000Core, ptr %3, i32 0, i32 0
  %arrayidx2 = getelementptr [32768 x i32], ptr %mac1, i64 0, i64 3600
  %4 = load i32, ptr %arrayidx2, align 8
  %conv = zext i32 %4 to i64
  %and = and i64 %conv, 1024
  %tobool = icmp ne i64 %and, 0
  br i1 %tobool, label %if.then, label %if.end

if.then:                                          ; preds = %entry
  %5 = load ptr, ptr %core.addr, align 8
  call void @e1000e_tx_ring_init(ptr noundef %5, ptr noundef %txr, i32 noundef 0)
  %6 = load ptr, ptr %core.addr, align 8
  call void @e1000e_start_xmit(ptr noundef %6, ptr noundef %txr)
  br label %if.end

if.end:                                           ; preds = %if.then, %entry
  %7 = load ptr, ptr %core.addr, align 8
  %mac3 = getelementptr inbounds %struct.E1000Core, ptr %7, i32 0, i32 0
  %arrayidx4 = getelementptr [32768 x i32], ptr %mac3, i64 0, i64 3664
  %8 = load i32, ptr %arrayidx4, align 8
  %conv5 = zext i32 %8 to i64
  %and6 = and i64 %conv5, 1024
  %tobool7 = icmp ne i64 %and6, 0
  br i1 %tobool7, label %if.then8, label %if.end9

if.then8:                                         ; preds = %if.end
  %9 = load ptr, ptr %core.addr, align 8
  call void @e1000e_tx_ring_init(ptr noundef %9, ptr noundef %txr, i32 noundef 1)
  %10 = load ptr, ptr %core.addr, align 8
  call void @e1000e_start_xmit(ptr noundef %10, ptr noundef %txr)
  br label %if.end9

if.end9:                                          ; preds = %if.then8, %if.end
  ret void
}

; Function Attrs: nounwind sspstrong uwtable
define internal void @e1000e_set_6bit(ptr noundef %core, i32 noundef %index, i32 noundef %val) #0 {
entry:
  %core.addr = alloca ptr, align 8
  %index.addr = alloca i32, align 4
  %val.addr = alloca i32, align 4
  store ptr %core, ptr %core.addr, align 8
  store i32 %index, ptr %index.addr, align 4
  store i32 %val, ptr %val.addr, align 4
  %0 = load i32, ptr %val.addr, align 4
  %conv = zext i32 %0 to i64
  %and = and i64 %conv, 63
  %conv1 = trunc i64 %and to i32
  %1 = load ptr, ptr %core.addr, align 8
  %mac = getelementptr inbounds %struct.E1000Core, ptr %1, i32 0, i32 0
  %2 = load i32, ptr %index.addr, align 4
  %idxprom = sext i32 %2 to i64
  %arrayidx = getelementptr [32768 x i32], ptr %mac, i64 0, i64 %idxprom
  store i32 %conv1, ptr %arrayidx, align 4
  ret void
}

; Function Attrs: nounwind sspstrong uwtable
define internal void @e1000e_set_eewr(ptr noundef %core, i32 noundef %index, i32 noundef %val) #0 {
entry:
  %core.addr = alloca ptr, align 8
  %index.addr = alloca i32, align 4
  %val.addr = alloca i32, align 4
  %addr = alloca i32, align 4
  %data = alloca i32, align 4
  %flags = alloca i32, align 4
  store ptr %core, ptr %core.addr, align 8
  store i32 %index, ptr %index.addr, align 4
  store i32 %val, ptr %val.addr, align 4
  %0 = load i32, ptr %val.addr, align 4
  %shr = lshr i32 %0, 2
  %conv = zext i32 %shr to i64
  %and = and i64 %conv, 16383
  %conv1 = trunc i64 %and to i32
  store i32 %conv1, ptr %addr, align 4
  %1 = load i32, ptr %val.addr, align 4
  %shr2 = lshr i32 %1, 16
  %conv3 = zext i32 %shr2 to i64
  %and4 = and i64 %conv3, 65535
  %conv5 = trunc i64 %and4 to i32
  store i32 %conv5, ptr %data, align 4
  store i32 0, ptr %flags, align 4
  %2 = load i32, ptr %addr, align 4
  %cmp = icmp ult i32 %2, 64
  br i1 %cmp, label %land.lhs.true, label %if.end

land.lhs.true:                                    ; preds = %entry
  %3 = load i32, ptr %val.addr, align 4
  %conv7 = zext i32 %3 to i64
  %and8 = and i64 %conv7, 1
  %tobool = icmp ne i64 %and8, 0
  br i1 %tobool, label %if.then, label %if.end

if.then:                                          ; preds = %land.lhs.true
  %4 = load i32, ptr %data, align 4
  %conv9 = trunc i32 %4 to i16
  %5 = load ptr, ptr %core.addr, align 8
  %eeprom = getelementptr inbounds %struct.E1000Core, ptr %5, i32 0, i32 2
  %6 = load i32, ptr %addr, align 4
  %idxprom = zext i32 %6 to i64
  %arrayidx = getelementptr [64 x i16], ptr %eeprom, i64 0, i64 %idxprom
  store i16 %conv9, ptr %arrayidx, align 2
  store i32 2, ptr %flags, align 4
  br label %if.end

if.end:                                           ; preds = %if.then, %land.lhs.true, %entry
  %7 = load i32, ptr %flags, align 4
  %8 = load i32, ptr %addr, align 4
  %shl = shl i32 %8, 2
  %or = or i32 %7, %shl
  %9 = load i32, ptr %data, align 4
  %shl10 = shl i32 %9, 16
  %or11 = or i32 %or, %shl10
  %10 = load ptr, ptr %core.addr, align 8
  %mac = getelementptr inbounds %struct.E1000Core, ptr %10, i32 0, i32 0
  %arrayidx12 = getelementptr [32768 x i32], ptr %mac, i64 0, i64 5
  store i32 %or11, ptr %arrayidx12, align 4
  ret void
}

; Function Attrs: nounwind sspstrong uwtable
define internal void @e1000e_set_fcrtl(ptr noundef %core, i32 noundef %index, i32 noundef %val) #0 {
entry:
  %core.addr = alloca ptr, align 8
  %index.addr = alloca i32, align 4
  %val.addr = alloca i32, align 4
  store ptr %core, ptr %core.addr, align 8
  store i32 %index, ptr %index.addr, align 4
  store i32 %val, ptr %val.addr, align 4
  %0 = load i32, ptr %val.addr, align 4
  %and = and i32 %0, -2147418120
  %1 = load ptr, ptr %core.addr, align 8
  %mac = getelementptr inbounds %struct.E1000Core, ptr %1, i32 0, i32 0
  %arrayidx = getelementptr [32768 x i32], ptr %mac, i64 0, i64 2136
  store i32 %and, ptr %arrayidx, align 8
  ret void
}

; Function Attrs: nounwind sspstrong uwtable
define internal void @e1000e_set_fcrth(ptr noundef %core, i32 noundef %index, i32 noundef %val) #0 {
entry:
  %core.addr = alloca ptr, align 8
  %index.addr = alloca i32, align 4
  %val.addr = alloca i32, align 4
  store ptr %core, ptr %core.addr, align 8
  store i32 %index, ptr %index.addr, align 4
  store i32 %val, ptr %val.addr, align 4
  %0 = load i32, ptr %val.addr, align 4
  %and = and i32 %0, 65528
  %1 = load ptr, ptr %core.addr, align 8
  %mac = getelementptr inbounds %struct.E1000Core, ptr %1, i32 0, i32 0
  %arrayidx = getelementptr [32768 x i32], ptr %mac, i64 0, i64 2138
  store i32 %and, ptr %arrayidx, align 8
  ret void
}

; Function Attrs: nounwind sspstrong uwtable
define internal void @e1000e_set_psrctl(ptr noundef %core, i32 noundef %index, i32 noundef %val) #0 {
entry:
  %core.addr = alloca ptr, align 8
  %index.addr = alloca i32, align 4
  %val.addr = alloca i32, align 4
  store ptr %core, ptr %core.addr, align 8
  store i32 %index, ptr %index.addr, align 4
  store i32 %val, ptr %val.addr, align 4
  %0 = load ptr, ptr %core.addr, align 8
  %mac = getelementptr inbounds %struct.E1000Core, ptr %0, i32 0, i32 0
  %arrayidx = getelementptr [32768 x i32], ptr %mac, i64 0, i64 64
  %1 = load i32, ptr %arrayidx, align 8
  %and = and i32 %1, 3072
  %tobool = icmp ne i32 %and, 0
  br i1 %tobool, label %if.then, label %if.end23

if.then:                                          ; preds = %entry
  %2 = load i32, ptr %val.addr, align 4
  %and1 = and i32 %2, 127
  %cmp = icmp eq i32 %and1, 0
  br i1 %cmp, label %if.then2, label %if.end6

if.then2:                                         ; preds = %if.then
  br label %do.body

do.body:                                          ; preds = %if.then2
  %call = call zeroext i1 @qemu_loglevel_mask(i32 noundef 2048)
  %lnot = xor i1 %call, true
  %lnot3 = xor i1 %lnot, true
  %lnot.ext = zext i1 %lnot3 to i32
  %conv = sext i32 %lnot.ext to i64
  %tobool4 = icmp ne i64 %conv, 0
  br i1 %tobool4, label %if.then5, label %if.end

if.then5:                                         ; preds = %do.body
  call void (ptr, ...) @qemu_log(ptr noundef @.str.169)
  br label %if.end

if.end:                                           ; preds = %if.then5, %do.body
  br label %do.end

do.end:                                           ; preds = %if.end
  br label %return

if.end6:                                          ; preds = %if.then
  %3 = load i32, ptr %val.addr, align 4
  %and7 = and i32 %3, 16128
  %cmp8 = icmp eq i32 %and7, 0
  br i1 %cmp8, label %if.then10, label %if.end22

if.then10:                                        ; preds = %if.end6
  br label %do.body11

do.body11:                                        ; preds = %if.then10
  %call12 = call zeroext i1 @qemu_loglevel_mask(i32 noundef 2048)
  %lnot13 = xor i1 %call12, true
  %lnot15 = xor i1 %lnot13, true
  %lnot.ext16 = zext i1 %lnot15 to i32
  %conv17 = sext i32 %lnot.ext16 to i64
  %tobool18 = icmp ne i64 %conv17, 0
  br i1 %tobool18, label %if.then19, label %if.end20

if.then19:                                        ; preds = %do.body11
  call void (ptr, ...) @qemu_log(ptr noundef @.str.170)
  br label %if.end20

if.end20:                                         ; preds = %if.then19, %do.body11
  br label %do.end21

do.end21:                                         ; preds = %if.end20
  br label %return

if.end22:                                         ; preds = %if.end6
  br label %if.end23

if.end23:                                         ; preds = %if.end22, %entry
  %4 = load i32, ptr %val.addr, align 4
  %5 = load ptr, ptr %core.addr, align 8
  %mac24 = getelementptr inbounds %struct.E1000Core, ptr %5, i32 0, i32 0
  %arrayidx25 = getelementptr [32768 x i32], ptr %mac24, i64 0, i64 2140
  store i32 %4, ptr %arrayidx25, align 8
  br label %return

return:                                           ; preds = %if.end23, %do.end21, %do.end
  ret void
}

; Function Attrs: nounwind sspstrong uwtable
define internal void @e1000e_set_13bit(ptr noundef %core, i32 noundef %index, i32 noundef %val) #0 {
entry:
  %core.addr = alloca ptr, align 8
  %index.addr = alloca i32, align 4
  %val.addr = alloca i32, align 4
  store ptr %core, ptr %core.addr, align 8
  store i32 %index, ptr %index.addr, align 4
  store i32 %val, ptr %val.addr, align 4
  %0 = load i32, ptr %val.addr, align 4
  %conv = zext i32 %0 to i64
  %and = and i64 %conv, 8191
  %conv1 = trunc i64 %and to i32
  %1 = load ptr, ptr %core.addr, align 8
  %mac = getelementptr inbounds %struct.E1000Core, ptr %1, i32 0, i32 0
  %2 = load i32, ptr %index.addr, align 4
  %idxprom = sext i32 %2 to i64
  %arrayidx = getelementptr [32768 x i32], ptr %mac, i64 0, i64 %idxprom
  store i32 %conv1, ptr %arrayidx, align 4
  ret void
}

; Function Attrs: nounwind sspstrong uwtable
define internal void @e1000e_set_dbal(ptr noundef %core, i32 noundef %index, i32 noundef %val) #0 {
entry:
  %core.addr = alloca ptr, align 8
  %index.addr = alloca i32, align 4
  %val.addr = alloca i32, align 4
  store ptr %core, ptr %core.addr, align 8
  store i32 %index, ptr %index.addr, align 4
  store i32 %val, ptr %val.addr, align 4
  %0 = load i32, ptr %val.addr, align 4
  %conv = zext i32 %0 to i64
  %and = and i64 %conv, -16
  %conv1 = trunc i64 %and to i32
  %1 = load ptr, ptr %core.addr, align 8
  %mac = getelementptr inbounds %struct.E1000Core, ptr %1, i32 0, i32 0
  %2 = load i32, ptr %index.addr, align 4
  %idxprom = sext i32 %2 to i64
  %arrayidx = getelementptr [32768 x i32], ptr %mac, i64 0, i64 %idxprom
  store i32 %conv1, ptr %arrayidx, align 4
  ret void
}

; Function Attrs: nounwind sspstrong uwtable
define internal void @e1000e_set_dlen(ptr noundef %core, i32 noundef %index, i32 noundef %val) #0 {
entry:
  %core.addr = alloca ptr, align 8
  %index.addr = alloca i32, align 4
  %val.addr = alloca i32, align 4
  store ptr %core, ptr %core.addr, align 8
  store i32 %index, ptr %index.addr, align 4
  store i32 %val, ptr %val.addr, align 4
  %0 = load i32, ptr %val.addr, align 4
  %conv = zext i32 %0 to i64
  %and = and i64 %conv, 1048448
  %conv1 = trunc i64 %and to i32
  %1 = load ptr, ptr %core.addr, align 8
  %mac = getelementptr inbounds %struct.E1000Core, ptr %1, i32 0, i32 0
  %2 = load i32, ptr %index.addr, align 4
  %idxprom = sext i32 %2 to i64
  %arrayidx = getelementptr [32768 x i32], ptr %mac, i64 0, i64 %idxprom
  store i32 %conv1, ptr %arrayidx, align 4
  ret void
}

; Function Attrs: nounwind sspstrong uwtable
define internal void @e1000e_set_rdt(ptr noundef %core, i32 noundef %index, i32 noundef %val) #0 {
entry:
  %core.addr = alloca ptr, align 8
  %index.addr = alloca i32, align 4
  %val.addr = alloca i32, align 4
  store ptr %core, ptr %core.addr, align 8
  store i32 %index, ptr %index.addr, align 4
  store i32 %val, ptr %val.addr, align 4
  %0 = load i32, ptr %val.addr, align 4
  %and = and i32 %0, 65535
  %1 = load ptr, ptr %core.addr, align 8
  %mac = getelementptr inbounds %struct.E1000Core, ptr %1, i32 0, i32 0
  %2 = load i32, ptr %index.addr, align 4
  %idxprom = sext i32 %2 to i64
  %arrayidx = getelementptr [32768 x i32], ptr %mac, i64 0, i64 %idxprom
  store i32 %and, ptr %arrayidx, align 4
  %3 = load i32, ptr %index.addr, align 4
  %call = call i32 @e1000e_mq_queue_idx(i32 noundef 2566, i32 noundef %3)
  %4 = load i32, ptr %val.addr, align 4
  call void @trace_e1000e_rx_set_rdt(i32 noundef %call, i32 noundef %4)
  %5 = load ptr, ptr %core.addr, align 8
  call void @e1000e_start_recv(ptr noundef %5)
  ret void
}

; Function Attrs: nounwind sspstrong uwtable
define internal void @e1000e_set_rdtr(ptr noundef %core, i32 noundef %index, i32 noundef %val) #0 {
entry:
  %core.addr = alloca ptr, align 8
  %index.addr = alloca i32, align 4
  %val.addr = alloca i32, align 4
  store ptr %core, ptr %core.addr, align 8
  store i32 %index, ptr %index.addr, align 4
  store i32 %val, ptr %val.addr, align 4
  %0 = load ptr, ptr %core.addr, align 8
  %1 = load i32, ptr %index.addr, align 4
  %2 = load i32, ptr %val.addr, align 4
  call void @e1000e_set_16bit(ptr noundef %0, i32 noundef %1, i32 noundef %2)
  %3 = load i32, ptr %val.addr, align 4
  %conv = zext i32 %3 to i64
  %and = and i64 %conv, 2147483648
  %tobool = icmp ne i64 %and, 0
  br i1 %tobool, label %land.lhs.true, label %if.else

land.lhs.true:                                    ; preds = %entry
  %4 = load ptr, ptr %core.addr, align 8
  %rdtr = getelementptr inbounds %struct.E1000Core, ptr %4, i32 0, i32 14
  %running = getelementptr inbounds %struct.E1000IntrDelayTimer_st, ptr %rdtr, i32 0, i32 1
  %5 = load i8, ptr %running, align 8
  %tobool1 = trunc i8 %5 to i1
  br i1 %tobool1, label %if.then, label %if.else

if.then:                                          ; preds = %land.lhs.true
  call void @trace_e1000e_irq_rdtr_fpd_running()
  %6 = load ptr, ptr %core.addr, align 8
  call void @e1000e_intrmgr_fire_delayed_interrupts(ptr noundef %6)
  br label %if.end

if.else:                                          ; preds = %land.lhs.true, %entry
  call void @trace_e1000e_irq_rdtr_fpd_not_running()
  br label %if.end

if.end:                                           ; preds = %if.else, %if.then
  ret void
}

; Function Attrs: nounwind sspstrong uwtable
define internal void @e1000e_set_rxdctl(ptr noundef %core, i32 noundef %index, i32 noundef %val) #0 {
entry:
  %core.addr = alloca ptr, align 8
  %index.addr = alloca i32, align 4
  %val.addr = alloca i32, align 4
  store ptr %core, ptr %core.addr, align 8
  store i32 %index, ptr %index.addr, align 4
  store i32 %val, ptr %val.addr, align 4
  %0 = load i32, ptr %val.addr, align 4
  %1 = load ptr, ptr %core.addr, align 8
  %mac = getelementptr inbounds %struct.E1000Core, ptr %1, i32 0, i32 0
  %arrayidx = getelementptr [32768 x i32], ptr %mac, i64 0, i64 2634
  store i32 %0, ptr %arrayidx, align 8
  %2 = load ptr, ptr %core.addr, align 8
  %mac1 = getelementptr inbounds %struct.E1000Core, ptr %2, i32 0, i32 0
  %arrayidx2 = getelementptr [32768 x i32], ptr %mac1, i64 0, i64 2570
  store i32 %0, ptr %arrayidx2, align 8
  ret void
}

; Function Attrs: nounwind sspstrong uwtable
define internal void @e1000e_set_12bit(ptr noundef %core, i32 noundef %index, i32 noundef %val) #0 {
entry:
  %core.addr = alloca ptr, align 8
  %index.addr = alloca i32, align 4
  %val.addr = alloca i32, align 4
  store ptr %core, ptr %core.addr, align 8
  store i32 %index, ptr %index.addr, align 4
  store i32 %val, ptr %val.addr, align 4
  %0 = load i32, ptr %val.addr, align 4
  %conv = zext i32 %0 to i64
  %and = and i64 %conv, 4095
  %conv1 = trunc i64 %and to i32
  %1 = load ptr, ptr %core.addr, align 8
  %mac = getelementptr inbounds %struct.E1000Core, ptr %1, i32 0, i32 0
  %2 = load i32, ptr %index.addr, align 4
  %idxprom = sext i32 %2 to i64
  %arrayidx = getelementptr [32768 x i32], ptr %mac, i64 0, i64 %idxprom
  store i32 %conv1, ptr %arrayidx, align 4
  ret void
}

; Function Attrs: nounwind sspstrong uwtable
define internal void @e1000e_set_tdt(ptr noundef %core, i32 noundef %index, i32 noundef %val) #0 {
entry:
  %core.addr = alloca ptr, align 8
  %index.addr = alloca i32, align 4
  %val.addr = alloca i32, align 4
  %txr = alloca %struct.E1000E_TxRing_st, align 8
  %qidx = alloca i32, align 4
  %tarc_reg = alloca i32, align 4
  store ptr %core, ptr %core.addr, align 8
  store i32 %index, ptr %index.addr, align 4
  store i32 %val, ptr %val.addr, align 4
  %0 = load i32, ptr %index.addr, align 4
  %call = call i32 @e1000e_mq_queue_idx(i32 noundef 3590, i32 noundef %0)
  store i32 %call, ptr %qidx, align 4
  %1 = load i32, ptr %qidx, align 4
  %cmp = icmp eq i32 %1, 0
  %cond = select i1 %cmp, i32 3600, i32 3664
  store i32 %cond, ptr %tarc_reg, align 4
  %2 = load i32, ptr %val.addr, align 4
  %and = and i32 %2, 65535
  %3 = load ptr, ptr %core.addr, align 8
  %mac = getelementptr inbounds %struct.E1000Core, ptr %3, i32 0, i32 0
  %4 = load i32, ptr %index.addr, align 4
  %idxprom = sext i32 %4 to i64
  %arrayidx = getelementptr [32768 x i32], ptr %mac, i64 0, i64 %idxprom
  store i32 %and, ptr %arrayidx, align 4
  %5 = load ptr, ptr %core.addr, align 8
  %mac1 = getelementptr inbounds %struct.E1000Core, ptr %5, i32 0, i32 0
  %6 = load i32, ptr %tarc_reg, align 4
  %idxprom2 = zext i32 %6 to i64
  %arrayidx3 = getelementptr [32768 x i32], ptr %mac1, i64 0, i64 %idxprom2
  %7 = load i32, ptr %arrayidx3, align 4
  %conv = zext i32 %7 to i64
  %and4 = and i64 %conv, 1024
  %tobool = icmp ne i64 %and4, 0
  br i1 %tobool, label %if.then, label %if.end

if.then:                                          ; preds = %entry
  %8 = load ptr, ptr %core.addr, align 8
  %9 = load i32, ptr %qidx, align 4
  call void @e1000e_tx_ring_init(ptr noundef %8, ptr noundef %txr, i32 noundef %9)
  %10 = load ptr, ptr %core.addr, align 8
  call void @e1000e_start_xmit(ptr noundef %10, ptr noundef %txr)
  br label %if.end

if.end:                                           ; preds = %if.then, %entry
  ret void
}

; Function Attrs: nounwind sspstrong uwtable
define internal void @e1000e_set_tidv(ptr noundef %core, i32 noundef %index, i32 noundef %val) #0 {
entry:
  %core.addr = alloca ptr, align 8
  %index.addr = alloca i32, align 4
  %val.addr = alloca i32, align 4
  store ptr %core, ptr %core.addr, align 8
  store i32 %index, ptr %index.addr, align 4
  store i32 %val, ptr %val.addr, align 4
  %0 = load ptr, ptr %core.addr, align 8
  %1 = load i32, ptr %index.addr, align 4
  %2 = load i32, ptr %val.addr, align 4
  call void @e1000e_set_16bit(ptr noundef %0, i32 noundef %1, i32 noundef %2)
  %3 = load i32, ptr %val.addr, align 4
  %conv = zext i32 %3 to i64
  %and = and i64 %conv, 2147483648
  %tobool = icmp ne i64 %and, 0
  br i1 %tobool, label %land.lhs.true, label %if.else

land.lhs.true:                                    ; preds = %entry
  %4 = load ptr, ptr %core.addr, align 8
  %tidv = getelementptr inbounds %struct.E1000Core, ptr %4, i32 0, i32 17
  %running = getelementptr inbounds %struct.E1000IntrDelayTimer_st, ptr %tidv, i32 0, i32 1
  %5 = load i8, ptr %running, align 8
  %tobool1 = trunc i8 %5 to i1
  br i1 %tobool1, label %if.then, label %if.else

if.then:                                          ; preds = %land.lhs.true
  call void @trace_e1000e_irq_tidv_fpd_running()
  %6 = load ptr, ptr %core.addr, align 8
  call void @e1000e_intrmgr_fire_delayed_interrupts(ptr noundef %6)
  br label %if.end

if.else:                                          ; preds = %land.lhs.true, %entry
  call void @trace_e1000e_irq_tidv_fpd_not_running()
  br label %if.end

if.end:                                           ; preds = %if.else, %if.then
  ret void
}

; Function Attrs: nounwind sspstrong uwtable
define internal void @e1000e_set_rxcsum(ptr noundef %core, i32 noundef %index, i32 noundef %val) #0 {
entry:
  %core.addr = alloca ptr, align 8
  %index.addr = alloca i32, align 4
  %val.addr = alloca i32, align 4
  store ptr %core, ptr %core.addr, align 8
  store i32 %index, ptr %index.addr, align 4
  store i32 %val, ptr %val.addr, align 4
  %0 = load i32, ptr %val.addr, align 4
  %1 = load ptr, ptr %core.addr, align 8
  %mac = getelementptr inbounds %struct.E1000Core, ptr %1, i32 0, i32 0
  %arrayidx = getelementptr [32768 x i32], ptr %mac, i64 0, i64 5120
  store i32 %0, ptr %arrayidx, align 8
  %2 = load ptr, ptr %core.addr, align 8
  call void @e1000e_update_rx_offloads(ptr noundef %2)
  ret void
}

; Function Attrs: nounwind sspstrong uwtable
define internal void @e1000e_set_rfctl(ptr noundef %core, i32 noundef %index, i32 noundef %val) #0 {
entry:
  %core.addr = alloca ptr, align 8
  %index.addr = alloca i32, align 4
  %val.addr = alloca i32, align 4
  store ptr %core, ptr %core.addr, align 8
  store i32 %index, ptr %index.addr, align 4
  store i32 %val, ptr %val.addr, align 4
  %0 = load i32, ptr %val.addr, align 4
  call void @trace_e1000e_rx_set_rfctl(i32 noundef %0)
  %1 = load i32, ptr %val.addr, align 4
  %and = and i32 %1, 1
  %tobool = icmp ne i32 %and, 0
  br i1 %tobool, label %if.end, label %if.then

if.then:                                          ; preds = %entry
  call void @trace_e1000e_wrn_iscsi_filtering_not_supported()
  br label %if.end

if.end:                                           ; preds = %if.then, %entry
  %2 = load i32, ptr %val.addr, align 4
  %and1 = and i32 %2, 64
  %tobool2 = icmp ne i32 %and1, 0
  br i1 %tobool2, label %if.end4, label %if.then3

if.then3:                                         ; preds = %if.end
  call void @trace_e1000e_wrn_nfsw_filtering_not_supported()
  br label %if.end4

if.end4:                                          ; preds = %if.then3, %if.end
  %3 = load i32, ptr %val.addr, align 4
  %and5 = and i32 %3, 128
  %tobool6 = icmp ne i32 %and5, 0
  br i1 %tobool6, label %if.end8, label %if.then7

if.then7:                                         ; preds = %if.end4
  call void @trace_e1000e_wrn_nfsr_filtering_not_supported()
  br label %if.end8

if.end8:                                          ; preds = %if.then7, %if.end4
  %4 = load i32, ptr %val.addr, align 4
  %5 = load ptr, ptr %core.addr, align 8
  %mac = getelementptr inbounds %struct.E1000Core, ptr %5, i32 0, i32 0
  %arrayidx = getelementptr [32768 x i32], ptr %mac, i64 0, i64 5122
  store i32 %4, ptr %arrayidx, align 8
  ret void
}

; Function Attrs: nounwind sspstrong uwtable
define internal void @e1000e_mac_setmacaddr(ptr noundef %core, i32 noundef %index, i32 noundef %val) #0 {
entry:
  %core.addr = alloca ptr, align 8
  %index.addr = alloca i32, align 4
  %val.addr = alloca i32, align 4
  %macaddr = alloca [2 x i32], align 4
  store ptr %core, ptr %core.addr, align 8
  store i32 %index, ptr %index.addr, align 4
  store i32 %val, ptr %val.addr, align 4
  %0 = load i32, ptr %val.addr, align 4
  %1 = load ptr, ptr %core.addr, align 8
  %mac = getelementptr inbounds %struct.E1000Core, ptr %1, i32 0, i32 0
  %2 = load i32, ptr %index.addr, align 4
  %idxprom = sext i32 %2 to i64
  %arrayidx = getelementptr [32768 x i32], ptr %mac, i64 0, i64 %idxprom
  store i32 %0, ptr %arrayidx, align 4
  %3 = load ptr, ptr %core.addr, align 8
  %mac1 = getelementptr inbounds %struct.E1000Core, ptr %3, i32 0, i32 0
  %arrayidx2 = getelementptr [32768 x i32], ptr %mac1, i64 0, i64 5376
  %4 = load i32, ptr %arrayidx2, align 8
  %call = call i32 @cpu_to_le32(i32 noundef %4)
  %arrayidx3 = getelementptr [2 x i32], ptr %macaddr, i64 0, i64 0
  store i32 %call, ptr %arrayidx3, align 4
  %5 = load ptr, ptr %core.addr, align 8
  %mac4 = getelementptr inbounds %struct.E1000Core, ptr %5, i32 0, i32 0
  %arrayidx5 = getelementptr [32768 x i32], ptr %mac4, i64 0, i64 5377
  %6 = load i32, ptr %arrayidx5, align 4
  %call6 = call i32 @cpu_to_le32(i32 noundef %6)
  %arrayidx7 = getelementptr [2 x i32], ptr %macaddr, i64 0, i64 1
  store i32 %call6, ptr %arrayidx7, align 4
  %7 = load ptr, ptr %core.addr, align 8
  %owner_nic = getelementptr inbounds %struct.E1000Core, ptr %7, i32 0, i32 25
  %8 = load ptr, ptr %owner_nic, align 8
  %call8 = call ptr @qemu_get_queue(ptr noundef %8)
  %arraydecay = getelementptr inbounds [2 x i32], ptr %macaddr, i64 0, i64 0
  call void @qemu_format_nic_info_str(ptr noundef %call8, ptr noundef %arraydecay)
  %arraydecay9 = getelementptr inbounds [2 x i32], ptr %macaddr, i64 0, i64 0
  %arrayidx10 = getelementptr i8, ptr %arraydecay9, i64 0
  %9 = load i8, ptr %arrayidx10, align 4
  %arraydecay11 = getelementptr inbounds [2 x i32], ptr %macaddr, i64 0, i64 0
  %arrayidx12 = getelementptr i8, ptr %arraydecay11, i64 1
  %10 = load i8, ptr %arrayidx12, align 1
  %arraydecay13 = getelementptr inbounds [2 x i32], ptr %macaddr, i64 0, i64 0
  %arrayidx14 = getelementptr i8, ptr %arraydecay13, i64 2
  %11 = load i8, ptr %arrayidx14, align 2
  %arraydecay15 = getelementptr inbounds [2 x i32], ptr %macaddr, i64 0, i64 0
  %arrayidx16 = getelementptr i8, ptr %arraydecay15, i64 3
  %12 = load i8, ptr %arrayidx16, align 1
  %arraydecay17 = getelementptr inbounds [2 x i32], ptr %macaddr, i64 0, i64 0
  %arrayidx18 = getelementptr i8, ptr %arraydecay17, i64 4
  %13 = load i8, ptr %arrayidx18, align 4
  %arraydecay19 = getelementptr inbounds [2 x i32], ptr %macaddr, i64 0, i64 0
  %arrayidx20 = getelementptr i8, ptr %arraydecay19, i64 5
  %14 = load i8, ptr %arrayidx20, align 1
  call void @trace_e1000e_mac_set_sw(i8 noundef zeroext %9, i8 noundef zeroext %10, i8 noundef zeroext %11, i8 noundef zeroext %12, i8 noundef zeroext %13, i8 noundef zeroext %14)
  ret void
}

; Function Attrs: nounwind sspstrong uwtable
define internal void @e1000e_set_gcr(ptr noundef %core, i32 noundef %index, i32 noundef %val) #0 {
entry:
  %core.addr = alloca ptr, align 8
  %index.addr = alloca i32, align 4
  %val.addr = alloca i32, align 4
  %ro_bits = alloca i32, align 4
  store ptr %core, ptr %core.addr, align 8
  store i32 %index, ptr %index.addr, align 4
  store i32 %val, ptr %val.addr, align 4
  %0 = load ptr, ptr %core.addr, align 8
  %mac = getelementptr inbounds %struct.E1000Core, ptr %0, i32 0, i32 0
  %arrayidx = getelementptr [32768 x i32], ptr %mac, i64 0, i64 5824
  %1 = load i32, ptr %arrayidx, align 8
  %and = and i32 %1, 109051904
  store i32 %and, ptr %ro_bits, align 4
  %2 = load i32, ptr %val.addr, align 4
  %and1 = and i32 %2, -109051905
  %3 = load i32, ptr %ro_bits, align 4
  %or = or i32 %and1, %3
  %4 = load ptr, ptr %core.addr, align 8
  %mac2 = getelementptr inbounds %struct.E1000Core, ptr %4, i32 0, i32 0
  %arrayidx3 = getelementptr [32768 x i32], ptr %mac2, i64 0, i64 5824
  store i32 %or, ptr %arrayidx3, align 8
  ret void
}

; Function Attrs: nounwind sspstrong uwtable
define internal void @e1000e_set_pbaclr(ptr noundef %core, i32 noundef %index, i32 noundef %val) #0 {
entry:
  %core.addr = alloca ptr, align 8
  %index.addr = alloca i32, align 4
  %val.addr = alloca i32, align 4
  %i = alloca i32, align 4
  store ptr %core, ptr %core.addr, align 8
  store i32 %index, ptr %index.addr, align 4
  store i32 %val, ptr %val.addr, align 4
  %0 = load i32, ptr %val.addr, align 4
  %conv = zext i32 %0 to i64
  %and = and i64 %conv, 31
  %conv1 = trunc i64 %and to i32
  %1 = load ptr, ptr %core.addr, align 8
  %mac = getelementptr inbounds %struct.E1000Core, ptr %1, i32 0, i32 0
  %arrayidx = getelementptr [32768 x i32], ptr %mac, i64 0, i64 5850
  store i32 %conv1, ptr %arrayidx, align 8
  %2 = load ptr, ptr %core.addr, align 8
  %owner = getelementptr inbounds %struct.E1000Core, ptr %2, i32 0, i32 26
  %3 = load ptr, ptr %owner, align 8
  %call = call i32 @msix_enabled(ptr noundef %3)
  %tobool = icmp ne i32 %call, 0
  br i1 %tobool, label %if.end, label %if.then

if.then:                                          ; preds = %entry
  br label %for.end

if.end:                                           ; preds = %entry
  store i32 0, ptr %i, align 4
  br label %for.cond

for.cond:                                         ; preds = %for.inc, %if.end
  %4 = load i32, ptr %i, align 4
  %cmp = icmp slt i32 %4, 5
  br i1 %cmp, label %for.body, label %for.end

for.body:                                         ; preds = %for.cond
  %5 = load ptr, ptr %core.addr, align 8
  %mac3 = getelementptr inbounds %struct.E1000Core, ptr %5, i32 0, i32 0
  %arrayidx4 = getelementptr [32768 x i32], ptr %mac3, i64 0, i64 5850
  %6 = load i32, ptr %arrayidx4, align 8
  %conv5 = zext i32 %6 to i64
  %7 = load i32, ptr %i, align 4
  %sh_prom = zext i32 %7 to i64
  %shl = shl i64 1, %sh_prom
  %and6 = and i64 %conv5, %shl
  %tobool7 = icmp ne i64 %and6, 0
  br i1 %tobool7, label %if.then8, label %if.end10

if.then8:                                         ; preds = %for.body
  %8 = load ptr, ptr %core.addr, align 8
  %owner9 = getelementptr inbounds %struct.E1000Core, ptr %8, i32 0, i32 26
  %9 = load ptr, ptr %owner9, align 8
  %10 = load i32, ptr %i, align 4
  call void @msix_clr_pending(ptr noundef %9, i32 noundef %10)
  br label %if.end10

if.end10:                                         ; preds = %if.then8, %for.body
  br label %for.inc

for.inc:                                          ; preds = %if.end10
  %11 = load i32, ptr %i, align 4
  %inc = add i32 %11, 1
  store i32 %inc, ptr %i, align 4
  br label %for.cond, !llvm.loop !21

for.end:                                          ; preds = %for.cond, %if.then
  ret void
}

; Function Attrs: nounwind sspstrong uwtable
define internal void @e1000e_set_11bit(ptr noundef %core, i32 noundef %index, i32 noundef %val) #0 {
entry:
  %core.addr = alloca ptr, align 8
  %index.addr = alloca i32, align 4
  %val.addr = alloca i32, align 4
  store ptr %core, ptr %core.addr, align 8
  store i32 %index, ptr %index.addr, align 4
  store i32 %val, ptr %val.addr, align 4
  %0 = load i32, ptr %val.addr, align 4
  %conv = zext i32 %0 to i64
  %and = and i64 %conv, 2047
  %conv1 = trunc i64 %and to i32
  %1 = load ptr, ptr %core.addr, align 8
  %mac = getelementptr inbounds %struct.E1000Core, ptr %1, i32 0, i32 0
  %2 = load i32, ptr %index.addr, align 4
  %idxprom = sext i32 %2 to i64
  %arrayidx = getelementptr [32768 x i32], ptr %mac, i64 0, i64 %idxprom
  store i32 %conv1, ptr %arrayidx, align 4
  ret void
}

; Function Attrs: nounwind sspstrong uwtable
define internal void @e1000e_set_4bit(ptr noundef %core, i32 noundef %index, i32 noundef %val) #0 {
entry:
  %core.addr = alloca ptr, align 8
  %index.addr = alloca i32, align 4
  %val.addr = alloca i32, align 4
  store ptr %core, ptr %core.addr, align 8
  store i32 %index, ptr %index.addr, align 4
  store i32 %val, ptr %val.addr, align 4
  %0 = load i32, ptr %val.addr, align 4
  %conv = zext i32 %0 to i64
  %and = and i64 %conv, 15
  %conv1 = trunc i64 %and to i32
  %1 = load ptr, ptr %core.addr, align 8
  %mac = getelementptr inbounds %struct.E1000Core, ptr %1, i32 0, i32 0
  %2 = load i32, ptr %index.addr, align 4
  %idxprom = sext i32 %2 to i64
  %arrayidx = getelementptr [32768 x i32], ptr %mac, i64 0, i64 %idxprom
  store i32 %conv1, ptr %arrayidx, align 4
  ret void
}

; Function Attrs: nounwind sspstrong uwtable
define internal void @e1000e_set_timinca(ptr noundef %core, i32 noundef %index, i32 noundef %val) #0 {
entry:
  %core.addr = alloca ptr, align 8
  %index.addr = alloca i32, align 4
  %val.addr = alloca i32, align 4
  store ptr %core, ptr %core.addr, align 8
  store i32 %index, ptr %index.addr, align 4
  store i32 %val, ptr %val.addr, align 4
  %0 = load ptr, ptr %core.addr, align 8
  %mac = getelementptr inbounds %struct.E1000Core, ptr %0, i32 0, i32 0
  %arraydecay = getelementptr inbounds [32768 x i32], ptr %mac, i64 0, i64 0
  %1 = load ptr, ptr %core.addr, align 8
  %timadj = getelementptr inbounds %struct.E1000Core, ptr %1, i32 0, i32 28
  %2 = load i32, ptr %val.addr, align 4
  call void @e1000x_set_timinca(ptr noundef %arraydecay, ptr noundef %timadj, i32 noundef %2)
  ret void
}

; Function Attrs: nounwind sspstrong uwtable
define internal void @e1000e_set_timadjh(ptr noundef %core, i32 noundef %index, i32 noundef %val) #0 {
entry:
  %core.addr = alloca ptr, align 8
  %index.addr = alloca i32, align 4
  %val.addr = alloca i32, align 4
  store ptr %core, ptr %core.addr, align 8
  store i32 %index, ptr %index.addr, align 4
  store i32 %val, ptr %val.addr, align 4
  %0 = load i32, ptr %val.addr, align 4
  %1 = load ptr, ptr %core.addr, align 8
  %mac = getelementptr inbounds %struct.E1000Core, ptr %1, i32 0, i32 0
  %arrayidx = getelementptr [32768 x i32], ptr %mac, i64 0, i64 11652
  store i32 %0, ptr %arrayidx, align 8
  %2 = load ptr, ptr %core.addr, align 8
  %mac1 = getelementptr inbounds %struct.E1000Core, ptr %2, i32 0, i32 0
  %arrayidx2 = getelementptr [32768 x i32], ptr %mac1, i64 0, i64 11651
  %3 = load i32, ptr %arrayidx2, align 4
  %conv = zext i32 %3 to i64
  %4 = load ptr, ptr %core.addr, align 8
  %mac3 = getelementptr inbounds %struct.E1000Core, ptr %4, i32 0, i32 0
  %arrayidx4 = getelementptr [32768 x i32], ptr %mac3, i64 0, i64 11652
  %5 = load i32, ptr %arrayidx4, align 8
  %conv5 = zext i32 %5 to i64
  %shl = shl i64 %conv5, 32
  %or = or i64 %conv, %shl
  %6 = load ptr, ptr %core.addr, align 8
  %timadj = getelementptr inbounds %struct.E1000Core, ptr %6, i32 0, i32 28
  %7 = load i64, ptr %timadj, align 8
  %add = add i64 %7, %or
  store i64 %add, ptr %timadj, align 8
  ret void
}

; Function Attrs: nounwind sspstrong uwtable
define internal void @trace_e1000e_core_ctrl_write(i64 noundef %index, i32 noundef %val) #0 {
entry:
  %index.addr = alloca i64, align 8
  %val.addr = alloca i32, align 4
  store i64 %index, ptr %index.addr, align 8
  store i32 %val, ptr %val.addr, align 4
  %0 = load i64, ptr %index.addr, align 8
  %1 = load i32, ptr %val.addr, align 4
  call void @_nocheck__trace_e1000e_core_ctrl_write(i64 noundef %0, i32 noundef %1)
  ret void
}

; Function Attrs: nounwind sspstrong uwtable
define internal void @trace_e1000e_link_set_params(i1 noundef zeroext %autodetect, i32 noundef %speed, i1 noundef zeroext %force_spd, i1 noundef zeroext %force_dplx, i1 noundef zeroext %rx_fctl, i1 noundef zeroext %tx_fctl) #0 {
entry:
  %autodetect.addr = alloca i8, align 1
  %speed.addr = alloca i32, align 4
  %force_spd.addr = alloca i8, align 1
  %force_dplx.addr = alloca i8, align 1
  %rx_fctl.addr = alloca i8, align 1
  %tx_fctl.addr = alloca i8, align 1
  %frombool = zext i1 %autodetect to i8
  store i8 %frombool, ptr %autodetect.addr, align 1
  store i32 %speed, ptr %speed.addr, align 4
  %frombool1 = zext i1 %force_spd to i8
  store i8 %frombool1, ptr %force_spd.addr, align 1
  %frombool2 = zext i1 %force_dplx to i8
  store i8 %frombool2, ptr %force_dplx.addr, align 1
  %frombool3 = zext i1 %rx_fctl to i8
  store i8 %frombool3, ptr %rx_fctl.addr, align 1
  %frombool4 = zext i1 %tx_fctl to i8
  store i8 %frombool4, ptr %tx_fctl.addr, align 1
  %0 = load i8, ptr %autodetect.addr, align 1
  %tobool = trunc i8 %0 to i1
  %1 = load i32, ptr %speed.addr, align 4
  %2 = load i8, ptr %force_spd.addr, align 1
  %tobool5 = trunc i8 %2 to i1
  %3 = load i8, ptr %force_dplx.addr, align 1
  %tobool6 = trunc i8 %3 to i1
  %4 = load i8, ptr %rx_fctl.addr, align 1
  %tobool7 = trunc i8 %4 to i1
  %5 = load i8, ptr %tx_fctl.addr, align 1
  %tobool8 = trunc i8 %5 to i1
  call void @_nocheck__trace_e1000e_link_set_params(i1 noundef zeroext %tobool, i32 noundef %1, i1 noundef zeroext %tobool5, i1 noundef zeroext %tobool6, i1 noundef zeroext %tobool7, i1 noundef zeroext %tobool8)
  ret void
}

; Function Attrs: nounwind sspstrong uwtable
define internal void @trace_e1000e_core_ctrl_sw_reset() #0 {
entry:
  call void @_nocheck__trace_e1000e_core_ctrl_sw_reset()
  ret void
}

; Function Attrs: nounwind sspstrong uwtable
define internal void @trace_e1000e_core_ctrl_phy_reset() #0 {
entry:
  call void @_nocheck__trace_e1000e_core_ctrl_phy_reset()
  ret void
}

; Function Attrs: nounwind sspstrong uwtable
define internal void @_nocheck__trace_e1000e_core_ctrl_write(i64 noundef %index, i32 noundef %val) #0 {
entry:
  %index.addr = alloca i64, align 8
  %val.addr = alloca i32, align 4
  %_now = alloca %struct.timeval, align 8
  store i64 %index, ptr %index.addr, align 8
  store i32 %val, ptr %val.addr, align 4
  %0 = load i32, ptr @trace_events_enabled_count, align 4
  %tobool = icmp ne i32 %0, 0
  %lnot = xor i1 %tobool, true
  %lnot1 = xor i1 %lnot, true
  %lnot.ext = zext i1 %lnot1 to i32
  %conv = sext i32 %lnot.ext to i64
  %tobool2 = icmp ne i64 %conv, 0
  br i1 %tobool2, label %land.lhs.true, label %if.end11

land.lhs.true:                                    ; preds = %entry
  %1 = load i16, ptr @_TRACE_E1000E_CORE_CTRL_WRITE_DSTATE, align 2
  %conv3 = zext i16 %1 to i32
  %tobool4 = icmp ne i32 %conv3, 0
  br i1 %tobool4, label %land.lhs.true5, label %if.end11

land.lhs.true5:                                   ; preds = %land.lhs.true
  %call = call zeroext i1 @qemu_loglevel_mask(i32 noundef 32768)
  br i1 %call, label %if.then, label %if.end11

if.then:                                          ; preds = %land.lhs.true5
  %2 = load i8, ptr @message_with_timestamp, align 1
  %tobool7 = trunc i8 %2 to i1
  br i1 %tobool7, label %if.then8, label %if.else

if.then8:                                         ; preds = %if.then
  %call9 = call i32 @gettimeofday(ptr noundef %_now, ptr noundef null) #10
  %call10 = call i32 @qemu_get_thread_id()
  %tv_sec = getelementptr inbounds %struct.timeval, ptr %_now, i32 0, i32 0
  %3 = load i64, ptr %tv_sec, align 8
  %tv_usec = getelementptr inbounds %struct.timeval, ptr %_now, i32 0, i32 1
  %4 = load i64, ptr %tv_usec, align 8
  %5 = load i64, ptr %index.addr, align 8
  %6 = load i32, ptr %val.addr, align 4
  call void (ptr, ...) @qemu_log(ptr noundef @.str.110, i32 noundef %call10, i64 noundef %3, i64 noundef %4, i64 noundef %5, i32 noundef %6)
  br label %if.end

if.else:                                          ; preds = %if.then
  %7 = load i64, ptr %index.addr, align 8
  %8 = load i32, ptr %val.addr, align 4
  call void (ptr, ...) @qemu_log(ptr noundef @.str.111, i64 noundef %7, i32 noundef %8)
  br label %if.end

if.end:                                           ; preds = %if.else, %if.then8
  br label %if.end11

if.end11:                                         ; preds = %if.end, %land.lhs.true5, %land.lhs.true, %entry
  ret void
}

; Function Attrs: nounwind sspstrong uwtable
define internal void @_nocheck__trace_e1000e_link_set_params(i1 noundef zeroext %autodetect, i32 noundef %speed, i1 noundef zeroext %force_spd, i1 noundef zeroext %force_dplx, i1 noundef zeroext %rx_fctl, i1 noundef zeroext %tx_fctl) #0 {
entry:
  %autodetect.addr = alloca i8, align 1
  %speed.addr = alloca i32, align 4
  %force_spd.addr = alloca i8, align 1
  %force_dplx.addr = alloca i8, align 1
  %rx_fctl.addr = alloca i8, align 1
  %tx_fctl.addr = alloca i8, align 1
  %_now = alloca %struct.timeval, align 8
  %frombool = zext i1 %autodetect to i8
  store i8 %frombool, ptr %autodetect.addr, align 1
  store i32 %speed, ptr %speed.addr, align 4
  %frombool1 = zext i1 %force_spd to i8
  store i8 %frombool1, ptr %force_spd.addr, align 1
  %frombool2 = zext i1 %force_dplx to i8
  store i8 %frombool2, ptr %force_dplx.addr, align 1
  %frombool3 = zext i1 %rx_fctl to i8
  store i8 %frombool3, ptr %rx_fctl.addr, align 1
  %frombool4 = zext i1 %tx_fctl to i8
  store i8 %frombool4, ptr %tx_fctl.addr, align 1
  %0 = load i32, ptr @trace_events_enabled_count, align 4
  %tobool = icmp ne i32 %0, 0
  %lnot = xor i1 %tobool, true
  %lnot5 = xor i1 %lnot, true
  %lnot.ext = zext i1 %lnot5 to i32
  %conv = sext i32 %lnot.ext to i64
  %tobool6 = icmp ne i64 %conv, 0
  br i1 %tobool6, label %land.lhs.true, label %if.end35

land.lhs.true:                                    ; preds = %entry
  %1 = load i16, ptr @_TRACE_E1000E_LINK_SET_PARAMS_DSTATE, align 2
  %conv7 = zext i16 %1 to i32
  %tobool8 = icmp ne i32 %conv7, 0
  br i1 %tobool8, label %land.lhs.true9, label %if.end35

land.lhs.true9:                                   ; preds = %land.lhs.true
  %call = call zeroext i1 @qemu_loglevel_mask(i32 noundef 32768)
  br i1 %call, label %if.then, label %if.end35

if.then:                                          ; preds = %land.lhs.true9
  %2 = load i8, ptr @message_with_timestamp, align 1
  %tobool11 = trunc i8 %2 to i1
  br i1 %tobool11, label %if.then12, label %if.else

if.then12:                                        ; preds = %if.then
  %call13 = call i32 @gettimeofday(ptr noundef %_now, ptr noundef null) #10
  %call14 = call i32 @qemu_get_thread_id()
  %tv_sec = getelementptr inbounds %struct.timeval, ptr %_now, i32 0, i32 0
  %3 = load i64, ptr %tv_sec, align 8
  %tv_usec = getelementptr inbounds %struct.timeval, ptr %_now, i32 0, i32 1
  %4 = load i64, ptr %tv_usec, align 8
  %5 = load i8, ptr %autodetect.addr, align 1
  %tobool15 = trunc i8 %5 to i1
  %conv16 = zext i1 %tobool15 to i32
  %6 = load i32, ptr %speed.addr, align 4
  %7 = load i8, ptr %force_spd.addr, align 1
  %tobool17 = trunc i8 %7 to i1
  %conv18 = zext i1 %tobool17 to i32
  %8 = load i8, ptr %force_dplx.addr, align 1
  %tobool19 = trunc i8 %8 to i1
  %conv20 = zext i1 %tobool19 to i32
  %9 = load i8, ptr %rx_fctl.addr, align 1
  %tobool21 = trunc i8 %9 to i1
  %conv22 = zext i1 %tobool21 to i32
  %10 = load i8, ptr %tx_fctl.addr, align 1
  %tobool23 = trunc i8 %10 to i1
  %conv24 = zext i1 %tobool23 to i32
  call void (ptr, ...) @qemu_log(ptr noundef @.str.112, i32 noundef %call14, i64 noundef %3, i64 noundef %4, i32 noundef %conv16, i32 noundef %6, i32 noundef %conv18, i32 noundef %conv20, i32 noundef %conv22, i32 noundef %conv24)
  br label %if.end

if.else:                                          ; preds = %if.then
  %11 = load i8, ptr %autodetect.addr, align 1
  %tobool25 = trunc i8 %11 to i1
  %conv26 = zext i1 %tobool25 to i32
  %12 = load i32, ptr %speed.addr, align 4
  %13 = load i8, ptr %force_spd.addr, align 1
  %tobool27 = trunc i8 %13 to i1
  %conv28 = zext i1 %tobool27 to i32
  %14 = load i8, ptr %force_dplx.addr, align 1
  %tobool29 = trunc i8 %14 to i1
  %conv30 = zext i1 %tobool29 to i32
  %15 = load i8, ptr %rx_fctl.addr, align 1
  %tobool31 = trunc i8 %15 to i1
  %conv32 = zext i1 %tobool31 to i32
  %16 = load i8, ptr %tx_fctl.addr, align 1
  %tobool33 = trunc i8 %16 to i1
  %conv34 = zext i1 %tobool33 to i32
  call void (ptr, ...) @qemu_log(ptr noundef @.str.113, i32 noundef %conv26, i32 noundef %12, i32 noundef %conv28, i32 noundef %conv30, i32 noundef %conv32, i32 noundef %conv34)
  br label %if.end

if.end:                                           ; preds = %if.else, %if.then12
  br label %if.end35

if.end35:                                         ; preds = %if.end, %land.lhs.true9, %land.lhs.true, %entry
  ret void
}

; Function Attrs: nounwind sspstrong uwtable
define internal void @_nocheck__trace_e1000e_core_ctrl_sw_reset() #0 {
entry:
  %_now = alloca %struct.timeval, align 8
  %0 = load i32, ptr @trace_events_enabled_count, align 4
  %tobool = icmp ne i32 %0, 0
  %lnot = xor i1 %tobool, true
  %lnot1 = xor i1 %lnot, true
  %lnot.ext = zext i1 %lnot1 to i32
  %conv = sext i32 %lnot.ext to i64
  %tobool2 = icmp ne i64 %conv, 0
  br i1 %tobool2, label %land.lhs.true, label %if.end11

land.lhs.true:                                    ; preds = %entry
  %1 = load i16, ptr @_TRACE_E1000E_CORE_CTRL_SW_RESET_DSTATE, align 2
  %conv3 = zext i16 %1 to i32
  %tobool4 = icmp ne i32 %conv3, 0
  br i1 %tobool4, label %land.lhs.true5, label %if.end11

land.lhs.true5:                                   ; preds = %land.lhs.true
  %call = call zeroext i1 @qemu_loglevel_mask(i32 noundef 32768)
  br i1 %call, label %if.then, label %if.end11

if.then:                                          ; preds = %land.lhs.true5
  %2 = load i8, ptr @message_with_timestamp, align 1
  %tobool7 = trunc i8 %2 to i1
  br i1 %tobool7, label %if.then8, label %if.else

if.then8:                                         ; preds = %if.then
  %call9 = call i32 @gettimeofday(ptr noundef %_now, ptr noundef null) #10
  %call10 = call i32 @qemu_get_thread_id()
  %tv_sec = getelementptr inbounds %struct.timeval, ptr %_now, i32 0, i32 0
  %3 = load i64, ptr %tv_sec, align 8
  %tv_usec = getelementptr inbounds %struct.timeval, ptr %_now, i32 0, i32 1
  %4 = load i64, ptr %tv_usec, align 8
  call void (ptr, ...) @qemu_log(ptr noundef @.str.114, i32 noundef %call10, i64 noundef %3, i64 noundef %4)
  br label %if.end

if.else:                                          ; preds = %if.then
  call void (ptr, ...) @qemu_log(ptr noundef @.str.115)
  br label %if.end

if.end:                                           ; preds = %if.else, %if.then8
  br label %if.end11

if.end11:                                         ; preds = %if.end, %land.lhs.true5, %land.lhs.true, %entry
  ret void
}

; Function Attrs: nounwind sspstrong uwtable
define internal void @_nocheck__trace_e1000e_core_ctrl_phy_reset() #0 {
entry:
  %_now = alloca %struct.timeval, align 8
  %0 = load i32, ptr @trace_events_enabled_count, align 4
  %tobool = icmp ne i32 %0, 0
  %lnot = xor i1 %tobool, true
  %lnot1 = xor i1 %lnot, true
  %lnot.ext = zext i1 %lnot1 to i32
  %conv = sext i32 %lnot.ext to i64
  %tobool2 = icmp ne i64 %conv, 0
  br i1 %tobool2, label %land.lhs.true, label %if.end11

land.lhs.true:                                    ; preds = %entry
  %1 = load i16, ptr @_TRACE_E1000E_CORE_CTRL_PHY_RESET_DSTATE, align 2
  %conv3 = zext i16 %1 to i32
  %tobool4 = icmp ne i32 %conv3, 0
  br i1 %tobool4, label %land.lhs.true5, label %if.end11

land.lhs.true5:                                   ; preds = %land.lhs.true
  %call = call zeroext i1 @qemu_loglevel_mask(i32 noundef 32768)
  br i1 %call, label %if.then, label %if.end11

if.then:                                          ; preds = %land.lhs.true5
  %2 = load i8, ptr @message_with_timestamp, align 1
  %tobool7 = trunc i8 %2 to i1
  br i1 %tobool7, label %if.then8, label %if.else

if.then8:                                         ; preds = %if.then
  %call9 = call i32 @gettimeofday(ptr noundef %_now, ptr noundef null) #10
  %call10 = call i32 @qemu_get_thread_id()
  %tv_sec = getelementptr inbounds %struct.timeval, ptr %_now, i32 0, i32 0
  %3 = load i64, ptr %tv_sec, align 8
  %tv_usec = getelementptr inbounds %struct.timeval, ptr %_now, i32 0, i32 1
  %4 = load i64, ptr %tv_usec, align 8
  call void (ptr, ...) @qemu_log(ptr noundef @.str.116, i32 noundef %call10, i64 noundef %3, i64 noundef %4)
  br label %if.end

if.else:                                          ; preds = %if.then
  call void (ptr, ...) @qemu_log(ptr noundef @.str.117)
  br label %if.end

if.end:                                           ; preds = %if.else, %if.then8
  br label %if.end11

if.end11:                                         ; preds = %if.end, %land.lhs.true5, %land.lhs.true, %entry
  ret void
}

; Function Attrs: nounwind sspstrong uwtable
define internal void @trace_e1000e_link_set_ext_params(i1 noundef zeroext %asd_check, i1 noundef zeroext %speed_select_bypass) #0 {
entry:
  %asd_check.addr = alloca i8, align 1
  %speed_select_bypass.addr = alloca i8, align 1
  %frombool = zext i1 %asd_check to i8
  store i8 %frombool, ptr %asd_check.addr, align 1
  %frombool1 = zext i1 %speed_select_bypass to i8
  store i8 %frombool1, ptr %speed_select_bypass.addr, align 1
  %0 = load i8, ptr %asd_check.addr, align 1
  %tobool = trunc i8 %0 to i1
  %1 = load i8, ptr %speed_select_bypass.addr, align 1
  %tobool2 = trunc i8 %1 to i1
  call void @_nocheck__trace_e1000e_link_set_ext_params(i1 noundef zeroext %tobool, i1 noundef zeroext %tobool2)
  ret void
}

; Function Attrs: nounwind sspstrong uwtable
define internal void @_nocheck__trace_e1000e_link_set_ext_params(i1 noundef zeroext %asd_check, i1 noundef zeroext %speed_select_bypass) #0 {
entry:
  %asd_check.addr = alloca i8, align 1
  %speed_select_bypass.addr = alloca i8, align 1
  %_now = alloca %struct.timeval, align 8
  %frombool = zext i1 %asd_check to i8
  store i8 %frombool, ptr %asd_check.addr, align 1
  %frombool1 = zext i1 %speed_select_bypass to i8
  store i8 %frombool1, ptr %speed_select_bypass.addr, align 1
  %0 = load i32, ptr @trace_events_enabled_count, align 4
  %tobool = icmp ne i32 %0, 0
  %lnot = xor i1 %tobool, true
  %lnot2 = xor i1 %lnot, true
  %lnot.ext = zext i1 %lnot2 to i32
  %conv = sext i32 %lnot.ext to i64
  %tobool3 = icmp ne i64 %conv, 0
  br i1 %tobool3, label %land.lhs.true, label %if.end20

land.lhs.true:                                    ; preds = %entry
  %1 = load i16, ptr @_TRACE_E1000E_LINK_SET_EXT_PARAMS_DSTATE, align 2
  %conv4 = zext i16 %1 to i32
  %tobool5 = icmp ne i32 %conv4, 0
  br i1 %tobool5, label %land.lhs.true6, label %if.end20

land.lhs.true6:                                   ; preds = %land.lhs.true
  %call = call zeroext i1 @qemu_loglevel_mask(i32 noundef 32768)
  br i1 %call, label %if.then, label %if.end20

if.then:                                          ; preds = %land.lhs.true6
  %2 = load i8, ptr @message_with_timestamp, align 1
  %tobool8 = trunc i8 %2 to i1
  br i1 %tobool8, label %if.then9, label %if.else

if.then9:                                         ; preds = %if.then
  %call10 = call i32 @gettimeofday(ptr noundef %_now, ptr noundef null) #10
  %call11 = call i32 @qemu_get_thread_id()
  %tv_sec = getelementptr inbounds %struct.timeval, ptr %_now, i32 0, i32 0
  %3 = load i64, ptr %tv_sec, align 8
  %tv_usec = getelementptr inbounds %struct.timeval, ptr %_now, i32 0, i32 1
  %4 = load i64, ptr %tv_usec, align 8
  %5 = load i8, ptr %asd_check.addr, align 1
  %tobool12 = trunc i8 %5 to i1
  %conv13 = zext i1 %tobool12 to i32
  %6 = load i8, ptr %speed_select_bypass.addr, align 1
  %tobool14 = trunc i8 %6 to i1
  %conv15 = zext i1 %tobool14 to i32
  call void (ptr, ...) @qemu_log(ptr noundef @.str.118, i32 noundef %call11, i64 noundef %3, i64 noundef %4, i32 noundef %conv13, i32 noundef %conv15)
  br label %if.end

if.else:                                          ; preds = %if.then
  %7 = load i8, ptr %asd_check.addr, align 1
  %tobool16 = trunc i8 %7 to i1
  %conv17 = zext i1 %tobool16 to i32
  %8 = load i8, ptr %speed_select_bypass.addr, align 1
  %tobool18 = trunc i8 %8 to i1
  %conv19 = zext i1 %tobool18 to i32
  call void (ptr, ...) @qemu_log(ptr noundef @.str.119, i32 noundef %conv17, i32 noundef %conv19)
  br label %if.end

if.end:                                           ; preds = %if.else, %if.then9
  br label %if.end20

if.end20:                                         ; preds = %if.end, %land.lhs.true6, %land.lhs.true, %entry
  ret void
}

; Function Attrs: nounwind sspstrong uwtable
define internal zeroext i1 @e1000e_phy_reg_check_cap(ptr noundef %core, i32 noundef %addr, i8 noundef signext %cap, ptr noundef %page) #0 {
entry:
  %retval = alloca i1, align 1
  %core.addr = alloca ptr, align 8
  %addr.addr = alloca i32, align 4
  %cap.addr = alloca i8, align 1
  %page.addr = alloca ptr, align 8
  store ptr %core, ptr %core.addr, align 8
  store i32 %addr, ptr %addr.addr, align 4
  store i8 %cap, ptr %cap.addr, align 1
  store ptr %page, ptr %page.addr, align 8
  %0 = load i32, ptr %addr.addr, align 4
  %idxprom = zext i32 %0 to i64
  %arrayidx = getelementptr [32 x i8], ptr @e1000e_phy_regcap, i64 0, i64 %idxprom
  %1 = load i8, ptr %arrayidx, align 1
  %conv = sext i8 %1 to i32
  %and = and i32 %conv, 4
  %tobool = icmp ne i32 %and, 0
  br i1 %tobool, label %cond.true, label %cond.false

cond.true:                                        ; preds = %entry
  br label %cond.end

cond.false:                                       ; preds = %entry
  %2 = load ptr, ptr %core.addr, align 8
  %phy = getelementptr inbounds %struct.E1000Core, ptr %2, i32 0, i32 1
  %arrayidx1 = getelementptr [7 x [32 x i16]], ptr %phy, i64 0, i64 0
  %arrayidx2 = getelementptr [32 x i16], ptr %arrayidx1, i64 0, i64 22
  %3 = load i16, ptr %arrayidx2, align 4
  %conv3 = zext i16 %3 to i32
  br label %cond.end

cond.end:                                         ; preds = %cond.false, %cond.true
  %cond = phi i32 [ 0, %cond.true ], [ %conv3, %cond.false ]
  %conv4 = trunc i32 %cond to i8
  %4 = load ptr, ptr %page.addr, align 8
  store i8 %conv4, ptr %4, align 1
  %5 = load ptr, ptr %page.addr, align 8
  %6 = load i8, ptr %5, align 1
  %conv5 = zext i8 %6 to i32
  %cmp = icmp sge i32 %conv5, 7
  br i1 %cmp, label %if.then, label %if.end

if.then:                                          ; preds = %cond.end
  store i1 false, ptr %retval, align 1
  br label %return

if.end:                                           ; preds = %cond.end
  %7 = load ptr, ptr %page.addr, align 8
  %8 = load i8, ptr %7, align 1
  %idxprom7 = zext i8 %8 to i64
  %arrayidx8 = getelementptr [7 x [32 x i8]], ptr @e1000e_phy_regcap, i64 0, i64 %idxprom7
  %9 = load i32, ptr %addr.addr, align 4
  %idxprom9 = zext i32 %9 to i64
  %arrayidx10 = getelementptr [32 x i8], ptr %arrayidx8, i64 0, i64 %idxprom9
  %10 = load i8, ptr %arrayidx10, align 1
  %conv11 = sext i8 %10 to i32
  %11 = load i8, ptr %cap.addr, align 1
  %conv12 = sext i8 %11 to i32
  %and13 = and i32 %conv11, %conv12
  %tobool14 = icmp ne i32 %and13, 0
  store i1 %tobool14, ptr %retval, align 1
  br label %return

return:                                           ; preds = %if.end, %if.then
  %12 = load i1, ptr %retval, align 1
  ret i1 %12
}

; Function Attrs: nounwind sspstrong uwtable
define internal void @trace_e1000e_core_mdic_read_unhandled(i8 noundef zeroext %page, i32 noundef %addr) #0 {
entry:
  %page.addr = alloca i8, align 1
  %addr.addr = alloca i32, align 4
  store i8 %page, ptr %page.addr, align 1
  store i32 %addr, ptr %addr.addr, align 4
  %0 = load i8, ptr %page.addr, align 1
  %1 = load i32, ptr %addr.addr, align 4
  call void @_nocheck__trace_e1000e_core_mdic_read_unhandled(i8 noundef zeroext %0, i32 noundef %1)
  ret void
}

; Function Attrs: nounwind sspstrong uwtable
define internal void @trace_e1000e_core_mdic_read(i8 noundef zeroext %page, i32 noundef %addr, i32 noundef %data) #0 {
entry:
  %page.addr = alloca i8, align 1
  %addr.addr = alloca i32, align 4
  %data.addr = alloca i32, align 4
  store i8 %page, ptr %page.addr, align 1
  store i32 %addr, ptr %addr.addr, align 4
  store i32 %data, ptr %data.addr, align 4
  %0 = load i8, ptr %page.addr, align 1
  %1 = load i32, ptr %addr.addr, align 4
  %2 = load i32, ptr %data.addr, align 4
  call void @_nocheck__trace_e1000e_core_mdic_read(i8 noundef zeroext %0, i32 noundef %1, i32 noundef %2)
  ret void
}

; Function Attrs: nounwind sspstrong uwtable
define internal void @trace_e1000e_core_mdic_write_unhandled(i8 noundef zeroext %page, i32 noundef %addr) #0 {
entry:
  %page.addr = alloca i8, align 1
  %addr.addr = alloca i32, align 4
  store i8 %page, ptr %page.addr, align 1
  store i32 %addr, ptr %addr.addr, align 4
  %0 = load i8, ptr %page.addr, align 1
  %1 = load i32, ptr %addr.addr, align 4
  call void @_nocheck__trace_e1000e_core_mdic_write_unhandled(i8 noundef zeroext %0, i32 noundef %1)
  ret void
}

; Function Attrs: nounwind sspstrong uwtable
define internal void @trace_e1000e_core_mdic_write(i8 noundef zeroext %page, i32 noundef %addr, i32 noundef %data) #0 {
entry:
  %page.addr = alloca i8, align 1
  %addr.addr = alloca i32, align 4
  %data.addr = alloca i32, align 4
  store i8 %page, ptr %page.addr, align 1
  store i32 %addr, ptr %addr.addr, align 4
  store i32 %data, ptr %data.addr, align 4
  %0 = load i8, ptr %page.addr, align 1
  %1 = load i32, ptr %addr.addr, align 4
  %2 = load i32, ptr %data.addr, align 4
  call void @_nocheck__trace_e1000e_core_mdic_write(i8 noundef zeroext %0, i32 noundef %1, i32 noundef %2)
  ret void
}

; Function Attrs: nounwind sspstrong uwtable
define internal void @e1000e_phy_reg_write(ptr noundef %core, i8 noundef zeroext %page, i32 noundef %addr, i16 noundef zeroext %data) #0 {
entry:
  %core.addr = alloca ptr, align 8
  %page.addr = alloca i8, align 1
  %addr.addr = alloca i32, align 4
  %data.addr = alloca i16, align 2
  store ptr %core, ptr %core.addr, align 8
  store i8 %page, ptr %page.addr, align 1
  store i32 %addr, ptr %addr.addr, align 4
  store i16 %data, ptr %data.addr, align 2
  %0 = load i8, ptr %page.addr, align 1
  %conv = zext i8 %0 to i32
  %cmp = icmp slt i32 %conv, 7
  br i1 %cmp, label %if.then, label %if.else

if.then:                                          ; preds = %entry
  br label %if.end

if.else:                                          ; preds = %entry
  call void @__assert_fail(ptr noundef @.str.129, ptr noundef @.str.3, i32 noundef 2299, ptr noundef @__PRETTY_FUNCTION__.e1000e_phy_reg_write) #9
  unreachable

if.end:                                           ; preds = %if.then
  %1 = load i32, ptr %addr.addr, align 4
  %cmp2 = icmp ult i32 %1, 32
  br i1 %cmp2, label %if.then4, label %if.else5

if.then4:                                         ; preds = %if.end
  br label %if.end6

if.else5:                                         ; preds = %if.end
  call void @__assert_fail(ptr noundef @.str.130, ptr noundef @.str.3, i32 noundef 2300, ptr noundef @__PRETTY_FUNCTION__.e1000e_phy_reg_write) #9
  unreachable

if.end6:                                          ; preds = %if.then4
  %2 = load i8, ptr %page.addr, align 1
  %idxprom = zext i8 %2 to i64
  %arrayidx = getelementptr [7 x [32 x ptr]], ptr @e1000e_phyreg_writeops, i64 0, i64 %idxprom
  %3 = load i32, ptr %addr.addr, align 4
  %idxprom7 = zext i32 %3 to i64
  %arrayidx8 = getelementptr [32 x ptr], ptr %arrayidx, i64 0, i64 %idxprom7
  %4 = load ptr, ptr %arrayidx8, align 8
  %tobool = icmp ne ptr %4, null
  br i1 %tobool, label %if.then9, label %if.else14

if.then9:                                         ; preds = %if.end6
  %5 = load i8, ptr %page.addr, align 1
  %idxprom10 = zext i8 %5 to i64
  %arrayidx11 = getelementptr [7 x [32 x ptr]], ptr @e1000e_phyreg_writeops, i64 0, i64 %idxprom10
  %6 = load i32, ptr %addr.addr, align 4
  %idxprom12 = zext i32 %6 to i64
  %arrayidx13 = getelementptr [32 x ptr], ptr %arrayidx11, i64 0, i64 %idxprom12
  %7 = load ptr, ptr %arrayidx13, align 8
  %8 = load ptr, ptr %core.addr, align 8
  %9 = load i32, ptr %addr.addr, align 4
  %10 = load i16, ptr %data.addr, align 2
  call void %7(ptr noundef %8, i32 noundef %9, i16 noundef zeroext %10)
  br label %if.end19

if.else14:                                        ; preds = %if.end6
  %11 = load i16, ptr %data.addr, align 2
  %12 = load ptr, ptr %core.addr, align 8
  %phy = getelementptr inbounds %struct.E1000Core, ptr %12, i32 0, i32 1
  %13 = load i8, ptr %page.addr, align 1
  %idxprom15 = zext i8 %13 to i64
  %arrayidx16 = getelementptr [7 x [32 x i16]], ptr %phy, i64 0, i64 %idxprom15
  %14 = load i32, ptr %addr.addr, align 4
  %idxprom17 = zext i32 %14 to i64
  %arrayidx18 = getelementptr [32 x i16], ptr %arrayidx16, i64 0, i64 %idxprom17
  store i16 %11, ptr %arrayidx18, align 2
  br label %if.end19

if.end19:                                         ; preds = %if.else14, %if.then9
  ret void
}

; Function Attrs: nounwind sspstrong uwtable
define internal void @_nocheck__trace_e1000e_core_mdic_read_unhandled(i8 noundef zeroext %page, i32 noundef %addr) #0 {
entry:
  %page.addr = alloca i8, align 1
  %addr.addr = alloca i32, align 4
  %_now = alloca %struct.timeval, align 8
  store i8 %page, ptr %page.addr, align 1
  store i32 %addr, ptr %addr.addr, align 4
  %0 = load i32, ptr @trace_events_enabled_count, align 4
  %tobool = icmp ne i32 %0, 0
  %lnot = xor i1 %tobool, true
  %lnot1 = xor i1 %lnot, true
  %lnot.ext = zext i1 %lnot1 to i32
  %conv = sext i32 %lnot.ext to i64
  %tobool2 = icmp ne i64 %conv, 0
  br i1 %tobool2, label %land.lhs.true, label %if.end13

land.lhs.true:                                    ; preds = %entry
  %1 = load i16, ptr @_TRACE_E1000E_CORE_MDIC_READ_UNHANDLED_DSTATE, align 2
  %conv3 = zext i16 %1 to i32
  %tobool4 = icmp ne i32 %conv3, 0
  br i1 %tobool4, label %land.lhs.true5, label %if.end13

land.lhs.true5:                                   ; preds = %land.lhs.true
  %call = call zeroext i1 @qemu_loglevel_mask(i32 noundef 32768)
  br i1 %call, label %if.then, label %if.end13

if.then:                                          ; preds = %land.lhs.true5
  %2 = load i8, ptr @message_with_timestamp, align 1
  %tobool7 = trunc i8 %2 to i1
  br i1 %tobool7, label %if.then8, label %if.else

if.then8:                                         ; preds = %if.then
  %call9 = call i32 @gettimeofday(ptr noundef %_now, ptr noundef null) #10
  %call10 = call i32 @qemu_get_thread_id()
  %tv_sec = getelementptr inbounds %struct.timeval, ptr %_now, i32 0, i32 0
  %3 = load i64, ptr %tv_sec, align 8
  %tv_usec = getelementptr inbounds %struct.timeval, ptr %_now, i32 0, i32 1
  %4 = load i64, ptr %tv_usec, align 8
  %5 = load i8, ptr %page.addr, align 1
  %conv11 = zext i8 %5 to i32
  %6 = load i32, ptr %addr.addr, align 4
  call void (ptr, ...) @qemu_log(ptr noundef @.str.121, i32 noundef %call10, i64 noundef %3, i64 noundef %4, i32 noundef %conv11, i32 noundef %6)
  br label %if.end

if.else:                                          ; preds = %if.then
  %7 = load i8, ptr %page.addr, align 1
  %conv12 = zext i8 %7 to i32
  %8 = load i32, ptr %addr.addr, align 4
  call void (ptr, ...) @qemu_log(ptr noundef @.str.122, i32 noundef %conv12, i32 noundef %8)
  br label %if.end

if.end:                                           ; preds = %if.else, %if.then8
  br label %if.end13

if.end13:                                         ; preds = %if.end, %land.lhs.true5, %land.lhs.true, %entry
  ret void
}

; Function Attrs: nounwind sspstrong uwtable
define internal void @_nocheck__trace_e1000e_core_mdic_read(i8 noundef zeroext %page, i32 noundef %addr, i32 noundef %data) #0 {
entry:
  %page.addr = alloca i8, align 1
  %addr.addr = alloca i32, align 4
  %data.addr = alloca i32, align 4
  %_now = alloca %struct.timeval, align 8
  store i8 %page, ptr %page.addr, align 1
  store i32 %addr, ptr %addr.addr, align 4
  store i32 %data, ptr %data.addr, align 4
  %0 = load i32, ptr @trace_events_enabled_count, align 4
  %tobool = icmp ne i32 %0, 0
  %lnot = xor i1 %tobool, true
  %lnot1 = xor i1 %lnot, true
  %lnot.ext = zext i1 %lnot1 to i32
  %conv = sext i32 %lnot.ext to i64
  %tobool2 = icmp ne i64 %conv, 0
  br i1 %tobool2, label %land.lhs.true, label %if.end13

land.lhs.true:                                    ; preds = %entry
  %1 = load i16, ptr @_TRACE_E1000E_CORE_MDIC_READ_DSTATE, align 2
  %conv3 = zext i16 %1 to i32
  %tobool4 = icmp ne i32 %conv3, 0
  br i1 %tobool4, label %land.lhs.true5, label %if.end13

land.lhs.true5:                                   ; preds = %land.lhs.true
  %call = call zeroext i1 @qemu_loglevel_mask(i32 noundef 32768)
  br i1 %call, label %if.then, label %if.end13

if.then:                                          ; preds = %land.lhs.true5
  %2 = load i8, ptr @message_with_timestamp, align 1
  %tobool7 = trunc i8 %2 to i1
  br i1 %tobool7, label %if.then8, label %if.else

if.then8:                                         ; preds = %if.then
  %call9 = call i32 @gettimeofday(ptr noundef %_now, ptr noundef null) #10
  %call10 = call i32 @qemu_get_thread_id()
  %tv_sec = getelementptr inbounds %struct.timeval, ptr %_now, i32 0, i32 0
  %3 = load i64, ptr %tv_sec, align 8
  %tv_usec = getelementptr inbounds %struct.timeval, ptr %_now, i32 0, i32 1
  %4 = load i64, ptr %tv_usec, align 8
  %5 = load i8, ptr %page.addr, align 1
  %conv11 = zext i8 %5 to i32
  %6 = load i32, ptr %addr.addr, align 4
  %7 = load i32, ptr %data.addr, align 4
  call void (ptr, ...) @qemu_log(ptr noundef @.str.123, i32 noundef %call10, i64 noundef %3, i64 noundef %4, i32 noundef %conv11, i32 noundef %6, i32 noundef %7)
  br label %if.end

if.else:                                          ; preds = %if.then
  %8 = load i8, ptr %page.addr, align 1
  %conv12 = zext i8 %8 to i32
  %9 = load i32, ptr %addr.addr, align 4
  %10 = load i32, ptr %data.addr, align 4
  call void (ptr, ...) @qemu_log(ptr noundef @.str.124, i32 noundef %conv12, i32 noundef %9, i32 noundef %10)
  br label %if.end

if.end:                                           ; preds = %if.else, %if.then8
  br label %if.end13

if.end13:                                         ; preds = %if.end, %land.lhs.true5, %land.lhs.true, %entry
  ret void
}

; Function Attrs: nounwind sspstrong uwtable
define internal void @_nocheck__trace_e1000e_core_mdic_write_unhandled(i8 noundef zeroext %page, i32 noundef %addr) #0 {
entry:
  %page.addr = alloca i8, align 1
  %addr.addr = alloca i32, align 4
  %_now = alloca %struct.timeval, align 8
  store i8 %page, ptr %page.addr, align 1
  store i32 %addr, ptr %addr.addr, align 4
  %0 = load i32, ptr @trace_events_enabled_count, align 4
  %tobool = icmp ne i32 %0, 0
  %lnot = xor i1 %tobool, true
  %lnot1 = xor i1 %lnot, true
  %lnot.ext = zext i1 %lnot1 to i32
  %conv = sext i32 %lnot.ext to i64
  %tobool2 = icmp ne i64 %conv, 0
  br i1 %tobool2, label %land.lhs.true, label %if.end13

land.lhs.true:                                    ; preds = %entry
  %1 = load i16, ptr @_TRACE_E1000E_CORE_MDIC_WRITE_UNHANDLED_DSTATE, align 2
  %conv3 = zext i16 %1 to i32
  %tobool4 = icmp ne i32 %conv3, 0
  br i1 %tobool4, label %land.lhs.true5, label %if.end13

land.lhs.true5:                                   ; preds = %land.lhs.true
  %call = call zeroext i1 @qemu_loglevel_mask(i32 noundef 32768)
  br i1 %call, label %if.then, label %if.end13

if.then:                                          ; preds = %land.lhs.true5
  %2 = load i8, ptr @message_with_timestamp, align 1
  %tobool7 = trunc i8 %2 to i1
  br i1 %tobool7, label %if.then8, label %if.else

if.then8:                                         ; preds = %if.then
  %call9 = call i32 @gettimeofday(ptr noundef %_now, ptr noundef null) #10
  %call10 = call i32 @qemu_get_thread_id()
  %tv_sec = getelementptr inbounds %struct.timeval, ptr %_now, i32 0, i32 0
  %3 = load i64, ptr %tv_sec, align 8
  %tv_usec = getelementptr inbounds %struct.timeval, ptr %_now, i32 0, i32 1
  %4 = load i64, ptr %tv_usec, align 8
  %5 = load i8, ptr %page.addr, align 1
  %conv11 = zext i8 %5 to i32
  %6 = load i32, ptr %addr.addr, align 4
  call void (ptr, ...) @qemu_log(ptr noundef @.str.125, i32 noundef %call10, i64 noundef %3, i64 noundef %4, i32 noundef %conv11, i32 noundef %6)
  br label %if.end

if.else:                                          ; preds = %if.then
  %7 = load i8, ptr %page.addr, align 1
  %conv12 = zext i8 %7 to i32
  %8 = load i32, ptr %addr.addr, align 4
  call void (ptr, ...) @qemu_log(ptr noundef @.str.126, i32 noundef %conv12, i32 noundef %8)
  br label %if.end

if.end:                                           ; preds = %if.else, %if.then8
  br label %if.end13

if.end13:                                         ; preds = %if.end, %land.lhs.true5, %land.lhs.true, %entry
  ret void
}

; Function Attrs: nounwind sspstrong uwtable
define internal void @_nocheck__trace_e1000e_core_mdic_write(i8 noundef zeroext %page, i32 noundef %addr, i32 noundef %data) #0 {
entry:
  %page.addr = alloca i8, align 1
  %addr.addr = alloca i32, align 4
  %data.addr = alloca i32, align 4
  %_now = alloca %struct.timeval, align 8
  store i8 %page, ptr %page.addr, align 1
  store i32 %addr, ptr %addr.addr, align 4
  store i32 %data, ptr %data.addr, align 4
  %0 = load i32, ptr @trace_events_enabled_count, align 4
  %tobool = icmp ne i32 %0, 0
  %lnot = xor i1 %tobool, true
  %lnot1 = xor i1 %lnot, true
  %lnot.ext = zext i1 %lnot1 to i32
  %conv = sext i32 %lnot.ext to i64
  %tobool2 = icmp ne i64 %conv, 0
  br i1 %tobool2, label %land.lhs.true, label %if.end13

land.lhs.true:                                    ; preds = %entry
  %1 = load i16, ptr @_TRACE_E1000E_CORE_MDIC_WRITE_DSTATE, align 2
  %conv3 = zext i16 %1 to i32
  %tobool4 = icmp ne i32 %conv3, 0
  br i1 %tobool4, label %land.lhs.true5, label %if.end13

land.lhs.true5:                                   ; preds = %land.lhs.true
  %call = call zeroext i1 @qemu_loglevel_mask(i32 noundef 32768)
  br i1 %call, label %if.then, label %if.end13

if.then:                                          ; preds = %land.lhs.true5
  %2 = load i8, ptr @message_with_timestamp, align 1
  %tobool7 = trunc i8 %2 to i1
  br i1 %tobool7, label %if.then8, label %if.else

if.then8:                                         ; preds = %if.then
  %call9 = call i32 @gettimeofday(ptr noundef %_now, ptr noundef null) #10
  %call10 = call i32 @qemu_get_thread_id()
  %tv_sec = getelementptr inbounds %struct.timeval, ptr %_now, i32 0, i32 0
  %3 = load i64, ptr %tv_sec, align 8
  %tv_usec = getelementptr inbounds %struct.timeval, ptr %_now, i32 0, i32 1
  %4 = load i64, ptr %tv_usec, align 8
  %5 = load i8, ptr %page.addr, align 1
  %conv11 = zext i8 %5 to i32
  %6 = load i32, ptr %addr.addr, align 4
  %7 = load i32, ptr %data.addr, align 4
  call void (ptr, ...) @qemu_log(ptr noundef @.str.127, i32 noundef %call10, i64 noundef %3, i64 noundef %4, i32 noundef %conv11, i32 noundef %6, i32 noundef %7)
  br label %if.end

if.else:                                          ; preds = %if.then
  %8 = load i8, ptr %page.addr, align 1
  %conv12 = zext i8 %8 to i32
  %9 = load i32, ptr %addr.addr, align 4
  %10 = load i32, ptr %data.addr, align 4
  call void (ptr, ...) @qemu_log(ptr noundef @.str.128, i32 noundef %conv12, i32 noundef %9, i32 noundef %10)
  br label %if.end

if.end:                                           ; preds = %if.else, %if.then8
  br label %if.end13

if.end13:                                         ; preds = %if.end, %land.lhs.true5, %land.lhs.true, %entry
  ret void
}

; Function Attrs: nounwind sspstrong uwtable
define internal void @e1000e_set_phy_ctrl(ptr noundef %core, i32 noundef %index, i16 noundef zeroext %val) #0 {
entry:
  %core.addr = alloca ptr, align 8
  %index.addr = alloca i32, align 4
  %val.addr = alloca i16, align 2
  store ptr %core, ptr %core.addr, align 8
  store i32 %index, ptr %index.addr, align 4
  store i16 %val, ptr %val.addr, align 2
  %0 = load i16, ptr %val.addr, align 2
  %conv = zext i16 %0 to i32
  %and = and i32 %conv, -33344
  %conv1 = trunc i32 %and to i16
  %1 = load ptr, ptr %core.addr, align 8
  %phy = getelementptr inbounds %struct.E1000Core, ptr %1, i32 0, i32 1
  %arrayidx = getelementptr [7 x [32 x i16]], ptr %phy, i64 0, i64 0
  %arrayidx2 = getelementptr [32 x i16], ptr %arrayidx, i64 0, i64 0
  store i16 %conv1, ptr %arrayidx2, align 8
  %2 = load i16, ptr %val.addr, align 2
  %conv3 = zext i16 %2 to i32
  %and4 = and i32 %conv3, 512
  %tobool = icmp ne i32 %and4, 0
  br i1 %tobool, label %land.lhs.true, label %if.end

land.lhs.true:                                    ; preds = %entry
  %3 = load ptr, ptr %core.addr, align 8
  %call = call zeroext i1 @e1000e_have_autoneg(ptr noundef %3)
  br i1 %call, label %if.then, label %if.end

if.then:                                          ; preds = %land.lhs.true
  %4 = load ptr, ptr %core.addr, align 8
  %mac = getelementptr inbounds %struct.E1000Core, ptr %4, i32 0, i32 0
  %arraydecay = getelementptr inbounds [32768 x i32], ptr %mac, i64 0, i64 0
  %5 = load ptr, ptr %core.addr, align 8
  %phy6 = getelementptr inbounds %struct.E1000Core, ptr %5, i32 0, i32 1
  %arrayidx7 = getelementptr [7 x [32 x i16]], ptr %phy6, i64 0, i64 0
  %arraydecay8 = getelementptr inbounds [32 x i16], ptr %arrayidx7, i64 0, i64 0
  %6 = load ptr, ptr %core.addr, align 8
  %autoneg_timer = getelementptr inbounds %struct.E1000Core, ptr %6, i32 0, i32 7
  %7 = load ptr, ptr %autoneg_timer, align 8
  call void @e1000x_restart_autoneg(ptr noundef %arraydecay, ptr noundef %arraydecay8, ptr noundef %7)
  br label %if.end

if.end:                                           ; preds = %if.then, %land.lhs.true, %entry
  ret void
}

; Function Attrs: nounwind sspstrong uwtable
define internal void @e1000e_set_phy_page(ptr noundef %core, i32 noundef %index, i16 noundef zeroext %val) #0 {
entry:
  %core.addr = alloca ptr, align 8
  %index.addr = alloca i32, align 4
  %val.addr = alloca i16, align 2
  store ptr %core, ptr %core.addr, align 8
  store i32 %index, ptr %index.addr, align 4
  store i16 %val, ptr %val.addr, align 2
  %0 = load i16, ptr %val.addr, align 2
  %conv = zext i16 %0 to i32
  %and = and i32 %conv, 127
  %conv1 = trunc i32 %and to i16
  %1 = load ptr, ptr %core.addr, align 8
  %phy = getelementptr inbounds %struct.E1000Core, ptr %1, i32 0, i32 1
  %arrayidx = getelementptr [7 x [32 x i16]], ptr %phy, i64 0, i64 0
  %arrayidx2 = getelementptr [32 x i16], ptr %arrayidx, i64 0, i64 22
  store i16 %conv1, ptr %arrayidx2, align 4
  ret void
}

; Function Attrs: nounwind sspstrong uwtable
define internal void @e1000e_set_phy_oem_bits(ptr noundef %core, i32 noundef %index, i16 noundef zeroext %val) #0 {
entry:
  %core.addr = alloca ptr, align 8
  %index.addr = alloca i32, align 4
  %val.addr = alloca i16, align 2
  store ptr %core, ptr %core.addr, align 8
  store i32 %index, ptr %index.addr, align 4
  store i16 %val, ptr %val.addr, align 2
  %0 = load i16, ptr %val.addr, align 2
  %conv = zext i16 %0 to i64
  %and = and i64 %conv, -1025
  %conv1 = trunc i64 %and to i16
  %1 = load ptr, ptr %core.addr, align 8
  %phy = getelementptr inbounds %struct.E1000Core, ptr %1, i32 0, i32 1
  %arrayidx = getelementptr [7 x [32 x i16]], ptr %phy, i64 0, i64 0
  %arrayidx2 = getelementptr [32 x i16], ptr %arrayidx, i64 0, i64 25
  store i16 %conv1, ptr %arrayidx2, align 2
  %2 = load i16, ptr %val.addr, align 2
  %conv3 = zext i16 %2 to i64
  %and4 = and i64 %conv3, 1024
  %tobool = icmp ne i64 %and4, 0
  br i1 %tobool, label %if.then, label %if.end

if.then:                                          ; preds = %entry
  %3 = load ptr, ptr %core.addr, align 8
  %mac = getelementptr inbounds %struct.E1000Core, ptr %3, i32 0, i32 0
  %arraydecay = getelementptr inbounds [32768 x i32], ptr %mac, i64 0, i64 0
  %4 = load ptr, ptr %core.addr, align 8
  %phy5 = getelementptr inbounds %struct.E1000Core, ptr %4, i32 0, i32 1
  %arrayidx6 = getelementptr [7 x [32 x i16]], ptr %phy5, i64 0, i64 0
  %arraydecay7 = getelementptr inbounds [32 x i16], ptr %arrayidx6, i64 0, i64 0
  %5 = load ptr, ptr %core.addr, align 8
  %autoneg_timer = getelementptr inbounds %struct.E1000Core, ptr %5, i32 0, i32 7
  %6 = load ptr, ptr %autoneg_timer, align 8
  call void @e1000x_restart_autoneg(ptr noundef %arraydecay, ptr noundef %arraydecay7, ptr noundef %6)
  br label %if.end

if.end:                                           ; preds = %if.then, %entry
  ret void
}

; Function Attrs: nounwind sspstrong uwtable
define internal void @trace_e1000e_vlan_vet(i16 noundef zeroext %vet) #0 {
entry:
  %vet.addr = alloca i16, align 2
  store i16 %vet, ptr %vet.addr, align 2
  %0 = load i16, ptr %vet.addr, align 2
  call void @_nocheck__trace_e1000e_vlan_vet(i16 noundef zeroext %0)
  ret void
}

; Function Attrs: nounwind sspstrong uwtable
define internal void @_nocheck__trace_e1000e_vlan_vet(i16 noundef zeroext %vet) #0 {
entry:
  %vet.addr = alloca i16, align 2
  %_now = alloca %struct.timeval, align 8
  store i16 %vet, ptr %vet.addr, align 2
  %0 = load i32, ptr @trace_events_enabled_count, align 4
  %tobool = icmp ne i32 %0, 0
  %lnot = xor i1 %tobool, true
  %lnot1 = xor i1 %lnot, true
  %lnot.ext = zext i1 %lnot1 to i32
  %conv = sext i32 %lnot.ext to i64
  %tobool2 = icmp ne i64 %conv, 0
  br i1 %tobool2, label %land.lhs.true, label %if.end13

land.lhs.true:                                    ; preds = %entry
  %1 = load i16, ptr @_TRACE_E1000E_VLAN_VET_DSTATE, align 2
  %conv3 = zext i16 %1 to i32
  %tobool4 = icmp ne i32 %conv3, 0
  br i1 %tobool4, label %land.lhs.true5, label %if.end13

land.lhs.true5:                                   ; preds = %land.lhs.true
  %call = call zeroext i1 @qemu_loglevel_mask(i32 noundef 32768)
  br i1 %call, label %if.then, label %if.end13

if.then:                                          ; preds = %land.lhs.true5
  %2 = load i8, ptr @message_with_timestamp, align 1
  %tobool7 = trunc i8 %2 to i1
  br i1 %tobool7, label %if.then8, label %if.else

if.then8:                                         ; preds = %if.then
  %call9 = call i32 @gettimeofday(ptr noundef %_now, ptr noundef null) #10
  %call10 = call i32 @qemu_get_thread_id()
  %tv_sec = getelementptr inbounds %struct.timeval, ptr %_now, i32 0, i32 0
  %3 = load i64, ptr %tv_sec, align 8
  %tv_usec = getelementptr inbounds %struct.timeval, ptr %_now, i32 0, i32 1
  %4 = load i64, ptr %tv_usec, align 8
  %5 = load i16, ptr %vet.addr, align 2
  %conv11 = zext i16 %5 to i32
  call void (ptr, ...) @qemu_log(ptr noundef @.str.131, i32 noundef %call10, i64 noundef %3, i64 noundef %4, i32 noundef %conv11)
  br label %if.end

if.else:                                          ; preds = %if.then
  %6 = load i16, ptr %vet.addr, align 2
  %conv12 = zext i16 %6 to i32
  call void (ptr, ...) @qemu_log(ptr noundef @.str.132, i32 noundef %conv12)
  br label %if.end

if.end:                                           ; preds = %if.else, %if.then8
  br label %if.end13

if.end13:                                         ; preds = %if.end, %land.lhs.true5, %land.lhs.true, %entry
  ret void
}

; Function Attrs: nounwind sspstrong uwtable
define internal void @trace_e1000e_irq_icr_process_iame() #0 {
entry:
  call void @_nocheck__trace_e1000e_irq_icr_process_iame()
  ret void
}

; Function Attrs: nounwind sspstrong uwtable
define internal void @e1000e_lower_interrupts(ptr noundef %core, i64 noundef %index, i32 noundef %causes) #0 {
entry:
  %core.addr = alloca ptr, align 8
  %index.addr = alloca i64, align 8
  %causes.addr = alloca i32, align 4
  store ptr %core, ptr %core.addr, align 8
  store i64 %index, ptr %index.addr, align 8
  store i32 %causes, ptr %causes.addr, align 4
  %0 = load i64, ptr %index.addr, align 8
  %shl = shl i64 %0, 2
  %conv = trunc i64 %shl to i32
  %1 = load ptr, ptr %core.addr, align 8
  %mac = getelementptr inbounds %struct.E1000Core, ptr %1, i32 0, i32 0
  %2 = load i64, ptr %index.addr, align 8
  %arrayidx = getelementptr [32768 x i32], ptr %mac, i64 0, i64 %2
  %3 = load i32, ptr %arrayidx, align 4
  %4 = load ptr, ptr %core.addr, align 8
  %mac1 = getelementptr inbounds %struct.E1000Core, ptr %4, i32 0, i32 0
  %5 = load i64, ptr %index.addr, align 8
  %arrayidx2 = getelementptr [32768 x i32], ptr %mac1, i64 0, i64 %5
  %6 = load i32, ptr %arrayidx2, align 4
  %7 = load i32, ptr %causes.addr, align 4
  %not = xor i32 %7, -1
  %and = and i32 %6, %not
  call void @trace_e1000e_irq_clear(i32 noundef %conv, i32 noundef %3, i32 noundef %and)
  %8 = load i32, ptr %causes.addr, align 4
  %not3 = xor i32 %8, -1
  %9 = load ptr, ptr %core.addr, align 8
  %mac4 = getelementptr inbounds %struct.E1000Core, ptr %9, i32 0, i32 0
  %10 = load i64, ptr %index.addr, align 8
  %arrayidx5 = getelementptr [32768 x i32], ptr %mac4, i64 0, i64 %10
  %11 = load i32, ptr %arrayidx5, align 4
  %and6 = and i32 %11, %not3
  store i32 %and6, ptr %arrayidx5, align 4
  %12 = load ptr, ptr %core.addr, align 8
  %mac7 = getelementptr inbounds %struct.E1000Core, ptr %12, i32 0, i32 0
  %arrayidx8 = getelementptr [32768 x i32], ptr %mac7, i64 0, i64 48
  %13 = load i32, ptr %arrayidx8, align 8
  %14 = load ptr, ptr %core.addr, align 8
  %mac9 = getelementptr inbounds %struct.E1000Core, ptr %14, i32 0, i32 0
  %arrayidx10 = getelementptr [32768 x i32], ptr %mac9, i64 0, i64 50
  store i32 %13, ptr %arrayidx10, align 8
  %15 = load ptr, ptr %core.addr, align 8
  %mac11 = getelementptr inbounds %struct.E1000Core, ptr %15, i32 0, i32 0
  %arrayidx12 = getelementptr [32768 x i32], ptr %mac11, i64 0, i64 48
  %16 = load i32, ptr %arrayidx12, align 8
  %17 = load ptr, ptr %core.addr, align 8
  %mac13 = getelementptr inbounds %struct.E1000Core, ptr %17, i32 0, i32 0
  %arrayidx14 = getelementptr [32768 x i32], ptr %mac13, i64 0, i64 52
  %18 = load i32, ptr %arrayidx14, align 8
  %and15 = and i32 %16, %18
  %19 = load ptr, ptr %core.addr, align 8
  %mac16 = getelementptr inbounds %struct.E1000Core, ptr %19, i32 0, i32 0
  %arrayidx17 = getelementptr [32768 x i32], ptr %mac16, i64 0, i64 48
  %20 = load i32, ptr %arrayidx17, align 8
  %21 = load ptr, ptr %core.addr, align 8
  %mac18 = getelementptr inbounds %struct.E1000Core, ptr %21, i32 0, i32 0
  %arrayidx19 = getelementptr [32768 x i32], ptr %mac18, i64 0, i64 52
  %22 = load i32, ptr %arrayidx19, align 8
  call void @trace_e1000e_irq_pending_interrupts(i32 noundef %and15, i32 noundef %20, i32 noundef %22)
  %23 = load ptr, ptr %core.addr, align 8
  %mac20 = getelementptr inbounds %struct.E1000Core, ptr %23, i32 0, i32 0
  %arrayidx21 = getelementptr [32768 x i32], ptr %mac20, i64 0, i64 52
  %24 = load i32, ptr %arrayidx21, align 8
  %25 = load ptr, ptr %core.addr, align 8
  %mac22 = getelementptr inbounds %struct.E1000Core, ptr %25, i32 0, i32 0
  %arrayidx23 = getelementptr [32768 x i32], ptr %mac22, i64 0, i64 48
  %26 = load i32, ptr %arrayidx23, align 8
  %and24 = and i32 %24, %26
  %tobool = icmp ne i32 %and24, 0
  br i1 %tobool, label %if.end, label %land.lhs.true

land.lhs.true:                                    ; preds = %entry
  %27 = load ptr, ptr %core.addr, align 8
  %owner = getelementptr inbounds %struct.E1000Core, ptr %27, i32 0, i32 26
  %28 = load ptr, ptr %owner, align 8
  %call = call i32 @msix_enabled(ptr noundef %28)
  %tobool25 = icmp ne i32 %call, 0
  br i1 %tobool25, label %if.end, label %land.lhs.true26

land.lhs.true26:                                  ; preds = %land.lhs.true
  %29 = load ptr, ptr %core.addr, align 8
  %owner27 = getelementptr inbounds %struct.E1000Core, ptr %29, i32 0, i32 26
  %30 = load ptr, ptr %owner27, align 8
  %call28 = call zeroext i1 @msi_enabled(ptr noundef %30)
  br i1 %call28, label %if.end, label %if.then

if.then:                                          ; preds = %land.lhs.true26
  %31 = load ptr, ptr %core.addr, align 8
  call void @e1000e_lower_legacy_irq(ptr noundef %31)
  br label %if.end

if.end:                                           ; preds = %if.then, %land.lhs.true26, %land.lhs.true, %entry
  ret void
}

; Function Attrs: nounwind sspstrong uwtable
define internal void @_nocheck__trace_e1000e_irq_icr_process_iame() #0 {
entry:
  %_now = alloca %struct.timeval, align 8
  %0 = load i32, ptr @trace_events_enabled_count, align 4
  %tobool = icmp ne i32 %0, 0
  %lnot = xor i1 %tobool, true
  %lnot1 = xor i1 %lnot, true
  %lnot.ext = zext i1 %lnot1 to i32
  %conv = sext i32 %lnot.ext to i64
  %tobool2 = icmp ne i64 %conv, 0
  br i1 %tobool2, label %land.lhs.true, label %if.end11

land.lhs.true:                                    ; preds = %entry
  %1 = load i16, ptr @_TRACE_E1000E_IRQ_ICR_PROCESS_IAME_DSTATE, align 2
  %conv3 = zext i16 %1 to i32
  %tobool4 = icmp ne i32 %conv3, 0
  br i1 %tobool4, label %land.lhs.true5, label %if.end11

land.lhs.true5:                                   ; preds = %land.lhs.true
  %call = call zeroext i1 @qemu_loglevel_mask(i32 noundef 32768)
  br i1 %call, label %if.then, label %if.end11

if.then:                                          ; preds = %land.lhs.true5
  %2 = load i8, ptr @message_with_timestamp, align 1
  %tobool7 = trunc i8 %2 to i1
  br i1 %tobool7, label %if.then8, label %if.else

if.then8:                                         ; preds = %if.then
  %call9 = call i32 @gettimeofday(ptr noundef %_now, ptr noundef null) #10
  %call10 = call i32 @qemu_get_thread_id()
  %tv_sec = getelementptr inbounds %struct.timeval, ptr %_now, i32 0, i32 0
  %3 = load i64, ptr %tv_sec, align 8
  %tv_usec = getelementptr inbounds %struct.timeval, ptr %_now, i32 0, i32 1
  %4 = load i64, ptr %tv_usec, align 8
  call void (ptr, ...) @qemu_log(ptr noundef @.str.133, i32 noundef %call10, i64 noundef %3, i64 noundef %4)
  br label %if.end

if.else:                                          ; preds = %if.then
  call void (ptr, ...) @qemu_log(ptr noundef @.str.134)
  br label %if.end

if.end:                                           ; preds = %if.else, %if.then8
  br label %if.end11

if.end11:                                         ; preds = %if.end, %land.lhs.true5, %land.lhs.true, %entry
  ret void
}

; Function Attrs: nounwind sspstrong uwtable
define internal void @trace_e1000e_irq_clear(i32 noundef %offset, i32 noundef %old, i32 noundef %new) #0 {
entry:
  %offset.addr = alloca i32, align 4
  %old.addr = alloca i32, align 4
  %new.addr = alloca i32, align 4
  store i32 %offset, ptr %offset.addr, align 4
  store i32 %old, ptr %old.addr, align 4
  store i32 %new, ptr %new.addr, align 4
  %0 = load i32, ptr %offset.addr, align 4
  %1 = load i32, ptr %old.addr, align 4
  %2 = load i32, ptr %new.addr, align 4
  call void @_nocheck__trace_e1000e_irq_clear(i32 noundef %0, i32 noundef %1, i32 noundef %2)
  ret void
}

; Function Attrs: nounwind sspstrong uwtable
define internal void @e1000e_lower_legacy_irq(ptr noundef %core) #0 {
entry:
  %core.addr = alloca ptr, align 8
  store ptr %core, ptr %core.addr, align 8
  call void @trace_e1000e_irq_legacy_notify(i1 noundef zeroext false)
  %0 = load ptr, ptr %core.addr, align 8
  %owner = getelementptr inbounds %struct.E1000Core, ptr %0, i32 0, i32 26
  %1 = load ptr, ptr %owner, align 8
  call void @pci_set_irq(ptr noundef %1, i32 noundef 0)
  ret void
}

; Function Attrs: nounwind sspstrong uwtable
define internal void @_nocheck__trace_e1000e_irq_clear(i32 noundef %offset, i32 noundef %old, i32 noundef %new) #0 {
entry:
  %offset.addr = alloca i32, align 4
  %old.addr = alloca i32, align 4
  %new.addr = alloca i32, align 4
  %_now = alloca %struct.timeval, align 8
  store i32 %offset, ptr %offset.addr, align 4
  store i32 %old, ptr %old.addr, align 4
  store i32 %new, ptr %new.addr, align 4
  %0 = load i32, ptr @trace_events_enabled_count, align 4
  %tobool = icmp ne i32 %0, 0
  %lnot = xor i1 %tobool, true
  %lnot1 = xor i1 %lnot, true
  %lnot.ext = zext i1 %lnot1 to i32
  %conv = sext i32 %lnot.ext to i64
  %tobool2 = icmp ne i64 %conv, 0
  br i1 %tobool2, label %land.lhs.true, label %if.end11

land.lhs.true:                                    ; preds = %entry
  %1 = load i16, ptr @_TRACE_E1000E_IRQ_CLEAR_DSTATE, align 2
  %conv3 = zext i16 %1 to i32
  %tobool4 = icmp ne i32 %conv3, 0
  br i1 %tobool4, label %land.lhs.true5, label %if.end11

land.lhs.true5:                                   ; preds = %land.lhs.true
  %call = call zeroext i1 @qemu_loglevel_mask(i32 noundef 32768)
  br i1 %call, label %if.then, label %if.end11

if.then:                                          ; preds = %land.lhs.true5
  %2 = load i8, ptr @message_with_timestamp, align 1
  %tobool7 = trunc i8 %2 to i1
  br i1 %tobool7, label %if.then8, label %if.else

if.then8:                                         ; preds = %if.then
  %call9 = call i32 @gettimeofday(ptr noundef %_now, ptr noundef null) #10
  %call10 = call i32 @qemu_get_thread_id()
  %tv_sec = getelementptr inbounds %struct.timeval, ptr %_now, i32 0, i32 0
  %3 = load i64, ptr %tv_sec, align 8
  %tv_usec = getelementptr inbounds %struct.timeval, ptr %_now, i32 0, i32 1
  %4 = load i64, ptr %tv_usec, align 8
  %5 = load i32, ptr %offset.addr, align 4
  %6 = load i32, ptr %old.addr, align 4
  %7 = load i32, ptr %new.addr, align 4
  call void (ptr, ...) @qemu_log(ptr noundef @.str.135, i32 noundef %call10, i64 noundef %3, i64 noundef %4, i32 noundef %5, i32 noundef %6, i32 noundef %7)
  br label %if.end

if.else:                                          ; preds = %if.then
  %8 = load i32, ptr %offset.addr, align 4
  %9 = load i32, ptr %old.addr, align 4
  %10 = load i32, ptr %new.addr, align 4
  call void (ptr, ...) @qemu_log(ptr noundef @.str.136, i32 noundef %8, i32 noundef %9, i32 noundef %10)
  br label %if.end

if.end:                                           ; preds = %if.else, %if.then8
  br label %if.end11

if.end11:                                         ; preds = %if.end, %land.lhs.true5, %land.lhs.true, %entry
  ret void
}

; Function Attrs: nounwind sspstrong uwtable
define internal void @trace_e1000e_irq_itr_set(i32 noundef %val) #0 {
entry:
  %val.addr = alloca i32, align 4
  store i32 %val, ptr %val.addr, align 4
  %0 = load i32, ptr %val.addr, align 4
  call void @_nocheck__trace_e1000e_irq_itr_set(i32 noundef %0)
  ret void
}

; Function Attrs: nounwind sspstrong uwtable
define internal void @_nocheck__trace_e1000e_irq_itr_set(i32 noundef %val) #0 {
entry:
  %val.addr = alloca i32, align 4
  %_now = alloca %struct.timeval, align 8
  store i32 %val, ptr %val.addr, align 4
  %0 = load i32, ptr @trace_events_enabled_count, align 4
  %tobool = icmp ne i32 %0, 0
  %lnot = xor i1 %tobool, true
  %lnot1 = xor i1 %lnot, true
  %lnot.ext = zext i1 %lnot1 to i32
  %conv = sext i32 %lnot.ext to i64
  %tobool2 = icmp ne i64 %conv, 0
  br i1 %tobool2, label %land.lhs.true, label %if.end11

land.lhs.true:                                    ; preds = %entry
  %1 = load i16, ptr @_TRACE_E1000E_IRQ_ITR_SET_DSTATE, align 2
  %conv3 = zext i16 %1 to i32
  %tobool4 = icmp ne i32 %conv3, 0
  br i1 %tobool4, label %land.lhs.true5, label %if.end11

land.lhs.true5:                                   ; preds = %land.lhs.true
  %call = call zeroext i1 @qemu_loglevel_mask(i32 noundef 32768)
  br i1 %call, label %if.then, label %if.end11

if.then:                                          ; preds = %land.lhs.true5
  %2 = load i8, ptr @message_with_timestamp, align 1
  %tobool7 = trunc i8 %2 to i1
  br i1 %tobool7, label %if.then8, label %if.else

if.then8:                                         ; preds = %if.then
  %call9 = call i32 @gettimeofday(ptr noundef %_now, ptr noundef null) #10
  %call10 = call i32 @qemu_get_thread_id()
  %tv_sec = getelementptr inbounds %struct.timeval, ptr %_now, i32 0, i32 0
  %3 = load i64, ptr %tv_sec, align 8
  %tv_usec = getelementptr inbounds %struct.timeval, ptr %_now, i32 0, i32 1
  %4 = load i64, ptr %tv_usec, align 8
  %5 = load i32, ptr %val.addr, align 4
  call void (ptr, ...) @qemu_log(ptr noundef @.str.137, i32 noundef %call10, i64 noundef %3, i64 noundef %4, i32 noundef %5)
  br label %if.end

if.else:                                          ; preds = %if.then
  %6 = load i32, ptr %val.addr, align 4
  call void (ptr, ...) @qemu_log(ptr noundef @.str.138, i32 noundef %6)
  br label %if.end

if.end:                                           ; preds = %if.else, %if.then8
  br label %if.end11

if.end11:                                         ; preds = %if.end, %land.lhs.true5, %land.lhs.true, %entry
  ret void
}

; Function Attrs: nounwind sspstrong uwtable
define internal void @trace_e1000e_irq_write_ics(i32 noundef %val) #0 {
entry:
  %val.addr = alloca i32, align 4
  store i32 %val, ptr %val.addr, align 4
  %0 = load i32, ptr %val.addr, align 4
  call void @_nocheck__trace_e1000e_irq_write_ics(i32 noundef %0)
  ret void
}

; Function Attrs: nounwind sspstrong uwtable
define internal void @_nocheck__trace_e1000e_irq_write_ics(i32 noundef %val) #0 {
entry:
  %val.addr = alloca i32, align 4
  %_now = alloca %struct.timeval, align 8
  store i32 %val, ptr %val.addr, align 4
  %0 = load i32, ptr @trace_events_enabled_count, align 4
  %tobool = icmp ne i32 %0, 0
  %lnot = xor i1 %tobool, true
  %lnot1 = xor i1 %lnot, true
  %lnot.ext = zext i1 %lnot1 to i32
  %conv = sext i32 %lnot.ext to i64
  %tobool2 = icmp ne i64 %conv, 0
  br i1 %tobool2, label %land.lhs.true, label %if.end11

land.lhs.true:                                    ; preds = %entry
  %1 = load i16, ptr @_TRACE_E1000E_IRQ_WRITE_ICS_DSTATE, align 2
  %conv3 = zext i16 %1 to i32
  %tobool4 = icmp ne i32 %conv3, 0
  br i1 %tobool4, label %land.lhs.true5, label %if.end11

land.lhs.true5:                                   ; preds = %land.lhs.true
  %call = call zeroext i1 @qemu_loglevel_mask(i32 noundef 32768)
  br i1 %call, label %if.then, label %if.end11

if.then:                                          ; preds = %land.lhs.true5
  %2 = load i8, ptr @message_with_timestamp, align 1
  %tobool7 = trunc i8 %2 to i1
  br i1 %tobool7, label %if.then8, label %if.else

if.then8:                                         ; preds = %if.then
  %call9 = call i32 @gettimeofday(ptr noundef %_now, ptr noundef null) #10
  %call10 = call i32 @qemu_get_thread_id()
  %tv_sec = getelementptr inbounds %struct.timeval, ptr %_now, i32 0, i32 0
  %3 = load i64, ptr %tv_sec, align 8
  %tv_usec = getelementptr inbounds %struct.timeval, ptr %_now, i32 0, i32 1
  %4 = load i64, ptr %tv_usec, align 8
  %5 = load i32, ptr %val.addr, align 4
  call void (ptr, ...) @qemu_log(ptr noundef @.str.139, i32 noundef %call10, i64 noundef %3, i64 noundef %4, i32 noundef %5)
  br label %if.end

if.else:                                          ; preds = %if.then
  %6 = load i32, ptr %val.addr, align 4
  call void (ptr, ...) @qemu_log(ptr noundef @.str.140, i32 noundef %6)
  br label %if.end

if.end:                                           ; preds = %if.else, %if.then8
  br label %if.end11

if.end11:                                         ; preds = %if.end, %land.lhs.true5, %land.lhs.true, %entry
  ret void
}

; Function Attrs: nounwind sspstrong uwtable
define internal void @e1000e_msix_clear(ptr noundef %core, i32 noundef %causes) #0 {
entry:
  %core.addr = alloca ptr, align 8
  %causes.addr = alloca i32, align 4
  store ptr %core, ptr %core.addr, align 8
  store i32 %causes, ptr %causes.addr, align 4
  %0 = load i32, ptr %causes.addr, align 4
  %and = and i32 %0, 1048576
  %tobool = icmp ne i32 %and, 0
  br i1 %tobool, label %if.then, label %if.end

if.then:                                          ; preds = %entry
  %1 = load ptr, ptr %core.addr, align 8
  %2 = load ptr, ptr %core.addr, align 8
  %mac = getelementptr inbounds %struct.E1000Core, ptr %2, i32 0, i32 0
  %arrayidx = getelementptr [32768 x i32], ptr %mac, i64 0, i64 57
  %3 = load i32, ptr %arrayidx, align 4
  %shr = lshr i32 %3, 0
  call void @e1000e_msix_clear_one(ptr noundef %1, i32 noundef 1048576, i32 noundef %shr)
  br label %if.end

if.end:                                           ; preds = %if.then, %entry
  %4 = load i32, ptr %causes.addr, align 4
  %and1 = and i32 %4, 2097152
  %tobool2 = icmp ne i32 %and1, 0
  br i1 %tobool2, label %if.then3, label %if.end7

if.then3:                                         ; preds = %if.end
  %5 = load ptr, ptr %core.addr, align 8
  %6 = load ptr, ptr %core.addr, align 8
  %mac4 = getelementptr inbounds %struct.E1000Core, ptr %6, i32 0, i32 0
  %arrayidx5 = getelementptr [32768 x i32], ptr %mac4, i64 0, i64 57
  %7 = load i32, ptr %arrayidx5, align 4
  %shr6 = lshr i32 %7, 4
  call void @e1000e_msix_clear_one(ptr noundef %5, i32 noundef 2097152, i32 noundef %shr6)
  br label %if.end7

if.end7:                                          ; preds = %if.then3, %if.end
  %8 = load i32, ptr %causes.addr, align 4
  %and8 = and i32 %8, 4194304
  %tobool9 = icmp ne i32 %and8, 0
  br i1 %tobool9, label %if.then10, label %if.end14

if.then10:                                        ; preds = %if.end7
  %9 = load ptr, ptr %core.addr, align 8
  %10 = load ptr, ptr %core.addr, align 8
  %mac11 = getelementptr inbounds %struct.E1000Core, ptr %10, i32 0, i32 0
  %arrayidx12 = getelementptr [32768 x i32], ptr %mac11, i64 0, i64 57
  %11 = load i32, ptr %arrayidx12, align 4
  %shr13 = lshr i32 %11, 8
  call void @e1000e_msix_clear_one(ptr noundef %9, i32 noundef 4194304, i32 noundef %shr13)
  br label %if.end14

if.end14:                                         ; preds = %if.then10, %if.end7
  %12 = load i32, ptr %causes.addr, align 4
  %and15 = and i32 %12, 8388608
  %tobool16 = icmp ne i32 %and15, 0
  br i1 %tobool16, label %if.then17, label %if.end21

if.then17:                                        ; preds = %if.end14
  %13 = load ptr, ptr %core.addr, align 8
  %14 = load ptr, ptr %core.addr, align 8
  %mac18 = getelementptr inbounds %struct.E1000Core, ptr %14, i32 0, i32 0
  %arrayidx19 = getelementptr [32768 x i32], ptr %mac18, i64 0, i64 57
  %15 = load i32, ptr %arrayidx19, align 4
  %shr20 = lshr i32 %15, 12
  call void @e1000e_msix_clear_one(ptr noundef %13, i32 noundef 8388608, i32 noundef %shr20)
  br label %if.end21

if.end21:                                         ; preds = %if.then17, %if.end14
  %16 = load i32, ptr %causes.addr, align 4
  %and22 = and i32 %16, 16777216
  %tobool23 = icmp ne i32 %and22, 0
  br i1 %tobool23, label %if.then24, label %if.end28

if.then24:                                        ; preds = %if.end21
  %17 = load ptr, ptr %core.addr, align 8
  %18 = load ptr, ptr %core.addr, align 8
  %mac25 = getelementptr inbounds %struct.E1000Core, ptr %18, i32 0, i32 0
  %arrayidx26 = getelementptr [32768 x i32], ptr %mac25, i64 0, i64 57
  %19 = load i32, ptr %arrayidx26, align 4
  %shr27 = lshr i32 %19, 16
  call void @e1000e_msix_clear_one(ptr noundef %17, i32 noundef 16777216, i32 noundef %shr27)
  br label %if.end28

if.end28:                                         ; preds = %if.then24, %if.end21
  ret void
}

; Function Attrs: nounwind sspstrong uwtable
define internal void @trace_e1000e_irq_fire_all_timers(i32 noundef %val) #0 {
entry:
  %val.addr = alloca i32, align 4
  store i32 %val, ptr %val.addr, align 4
  %0 = load i32, ptr %val.addr, align 4
  call void @_nocheck__trace_e1000e_irq_fire_all_timers(i32 noundef %0)
  ret void
}

; Function Attrs: nounwind sspstrong uwtable
define internal void @e1000e_intrmgr_fire_all_timers(ptr noundef %core) #0 {
entry:
  %core.addr = alloca ptr, align 8
  %i = alloca i32, align 4
  store ptr %core, ptr %core.addr, align 8
  %0 = load ptr, ptr %core.addr, align 8
  %itr = getelementptr inbounds %struct.E1000Core, ptr %0, i32 0, i32 18
  %running = getelementptr inbounds %struct.E1000IntrDelayTimer_st, ptr %itr, i32 0, i32 1
  %1 = load i8, ptr %running, align 8
  %tobool = trunc i8 %1 to i1
  br i1 %tobool, label %if.then, label %if.end

if.then:                                          ; preds = %entry
  %2 = load ptr, ptr %core.addr, align 8
  %itr1 = getelementptr inbounds %struct.E1000Core, ptr %2, i32 0, i32 18
  %timer = getelementptr inbounds %struct.E1000IntrDelayTimer_st, ptr %itr1, i32 0, i32 0
  %3 = load ptr, ptr %timer, align 8
  call void @timer_del(ptr noundef %3)
  %4 = load ptr, ptr %core.addr, align 8
  %itr2 = getelementptr inbounds %struct.E1000Core, ptr %4, i32 0, i32 18
  call void @e1000e_intrmgr_on_throttling_timer(ptr noundef %itr2)
  br label %if.end

if.end:                                           ; preds = %if.then, %entry
  store i32 0, ptr %i, align 4
  br label %for.cond

for.cond:                                         ; preds = %for.inc, %if.end
  %5 = load i32, ptr %i, align 4
  %cmp = icmp slt i32 %5, 5
  br i1 %cmp, label %for.body, label %for.end

for.body:                                         ; preds = %for.cond
  %6 = load ptr, ptr %core.addr, align 8
  %eitr = getelementptr inbounds %struct.E1000Core, ptr %6, i32 0, i32 19
  %7 = load i32, ptr %i, align 4
  %idxprom = sext i32 %7 to i64
  %arrayidx = getelementptr [5 x %struct.E1000IntrDelayTimer_st], ptr %eitr, i64 0, i64 %idxprom
  %running3 = getelementptr inbounds %struct.E1000IntrDelayTimer_st, ptr %arrayidx, i32 0, i32 1
  %8 = load i8, ptr %running3, align 8
  %tobool4 = trunc i8 %8 to i1
  br i1 %tobool4, label %if.then5, label %if.end13

if.then5:                                         ; preds = %for.body
  %9 = load ptr, ptr %core.addr, align 8
  %eitr6 = getelementptr inbounds %struct.E1000Core, ptr %9, i32 0, i32 19
  %10 = load i32, ptr %i, align 4
  %idxprom7 = sext i32 %10 to i64
  %arrayidx8 = getelementptr [5 x %struct.E1000IntrDelayTimer_st], ptr %eitr6, i64 0, i64 %idxprom7
  %timer9 = getelementptr inbounds %struct.E1000IntrDelayTimer_st, ptr %arrayidx8, i32 0, i32 0
  %11 = load ptr, ptr %timer9, align 8
  call void @timer_del(ptr noundef %11)
  %12 = load ptr, ptr %core.addr, align 8
  %eitr10 = getelementptr inbounds %struct.E1000Core, ptr %12, i32 0, i32 19
  %13 = load i32, ptr %i, align 4
  %idxprom11 = sext i32 %13 to i64
  %arrayidx12 = getelementptr [5 x %struct.E1000IntrDelayTimer_st], ptr %eitr10, i64 0, i64 %idxprom11
  call void @e1000e_intrmgr_on_msix_throttling_timer(ptr noundef %arrayidx12)
  br label %if.end13

if.end13:                                         ; preds = %if.then5, %for.body
  br label %for.inc

for.inc:                                          ; preds = %if.end13
  %14 = load i32, ptr %i, align 4
  %inc = add i32 %14, 1
  store i32 %inc, ptr %i, align 4
  br label %for.cond, !llvm.loop !22

for.end:                                          ; preds = %for.cond
  ret void
}

; Function Attrs: nounwind sspstrong uwtable
define internal void @e1000e_msix_clear_one(ptr noundef %core, i32 noundef %cause, i32 noundef %int_cfg) #0 {
entry:
  %core.addr = alloca ptr, align 8
  %cause.addr = alloca i32, align 4
  %int_cfg.addr = alloca i32, align 4
  %vec = alloca i32, align 4
  store ptr %core, ptr %core.addr, align 8
  store i32 %cause, ptr %cause.addr, align 4
  store i32 %int_cfg, ptr %int_cfg.addr, align 4
  %0 = load i32, ptr %int_cfg.addr, align 4
  %and = and i32 %0, 8
  %tobool = icmp ne i32 %and, 0
  br i1 %tobool, label %if.then, label %if.else3

if.then:                                          ; preds = %entry
  %1 = load i32, ptr %int_cfg.addr, align 4
  %and1 = and i32 %1, 7
  store i32 %and1, ptr %vec, align 4
  %2 = load i32, ptr %vec, align 4
  %cmp = icmp ult i32 %2, 5
  br i1 %cmp, label %if.then2, label %if.else

if.then2:                                         ; preds = %if.then
  %3 = load i32, ptr %cause.addr, align 4
  %4 = load i32, ptr %int_cfg.addr, align 4
  %5 = load i32, ptr %vec, align 4
  call void @trace_e1000e_irq_msix_pending_clearing(i32 noundef %3, i32 noundef %4, i32 noundef %5)
  %6 = load ptr, ptr %core.addr, align 8
  %owner = getelementptr inbounds %struct.E1000Core, ptr %6, i32 0, i32 26
  %7 = load ptr, ptr %owner, align 8
  %8 = load i32, ptr %vec, align 4
  call void @msix_clr_pending(ptr noundef %7, i32 noundef %8)
  br label %if.end

if.else:                                          ; preds = %if.then
  %9 = load i32, ptr %cause.addr, align 4
  %10 = load i32, ptr %int_cfg.addr, align 4
  call void @trace_e1000e_wrn_msix_vec_wrong(i32 noundef %9, i32 noundef %10)
  br label %if.end

if.end:                                           ; preds = %if.else, %if.then2
  br label %if.end4

if.else3:                                         ; preds = %entry
  %11 = load i32, ptr %cause.addr, align 4
  %12 = load i32, ptr %int_cfg.addr, align 4
  call void @trace_e1000e_wrn_msix_invalid(i32 noundef %11, i32 noundef %12)
  br label %if.end4

if.end4:                                          ; preds = %if.else3, %if.end
  ret void
}

; Function Attrs: nounwind sspstrong uwtable
define internal void @trace_e1000e_irq_msix_pending_clearing(i32 noundef %cause, i32 noundef %int_cfg, i32 noundef %vec) #0 {
entry:
  %cause.addr = alloca i32, align 4
  %int_cfg.addr = alloca i32, align 4
  %vec.addr = alloca i32, align 4
  store i32 %cause, ptr %cause.addr, align 4
  store i32 %int_cfg, ptr %int_cfg.addr, align 4
  store i32 %vec, ptr %vec.addr, align 4
  %0 = load i32, ptr %cause.addr, align 4
  %1 = load i32, ptr %int_cfg.addr, align 4
  %2 = load i32, ptr %vec.addr, align 4
  call void @_nocheck__trace_e1000e_irq_msix_pending_clearing(i32 noundef %0, i32 noundef %1, i32 noundef %2)
  ret void
}

declare void @msix_clr_pending(ptr noundef, i32 noundef) #1

; Function Attrs: nounwind sspstrong uwtable
define internal void @_nocheck__trace_e1000e_irq_msix_pending_clearing(i32 noundef %cause, i32 noundef %int_cfg, i32 noundef %vec) #0 {
entry:
  %cause.addr = alloca i32, align 4
  %int_cfg.addr = alloca i32, align 4
  %vec.addr = alloca i32, align 4
  %_now = alloca %struct.timeval, align 8
  store i32 %cause, ptr %cause.addr, align 4
  store i32 %int_cfg, ptr %int_cfg.addr, align 4
  store i32 %vec, ptr %vec.addr, align 4
  %0 = load i32, ptr @trace_events_enabled_count, align 4
  %tobool = icmp ne i32 %0, 0
  %lnot = xor i1 %tobool, true
  %lnot1 = xor i1 %lnot, true
  %lnot.ext = zext i1 %lnot1 to i32
  %conv = sext i32 %lnot.ext to i64
  %tobool2 = icmp ne i64 %conv, 0
  br i1 %tobool2, label %land.lhs.true, label %if.end11

land.lhs.true:                                    ; preds = %entry
  %1 = load i16, ptr @_TRACE_E1000E_IRQ_MSIX_PENDING_CLEARING_DSTATE, align 2
  %conv3 = zext i16 %1 to i32
  %tobool4 = icmp ne i32 %conv3, 0
  br i1 %tobool4, label %land.lhs.true5, label %if.end11

land.lhs.true5:                                   ; preds = %land.lhs.true
  %call = call zeroext i1 @qemu_loglevel_mask(i32 noundef 32768)
  br i1 %call, label %if.then, label %if.end11

if.then:                                          ; preds = %land.lhs.true5
  %2 = load i8, ptr @message_with_timestamp, align 1
  %tobool7 = trunc i8 %2 to i1
  br i1 %tobool7, label %if.then8, label %if.else

if.then8:                                         ; preds = %if.then
  %call9 = call i32 @gettimeofday(ptr noundef %_now, ptr noundef null) #10
  %call10 = call i32 @qemu_get_thread_id()
  %tv_sec = getelementptr inbounds %struct.timeval, ptr %_now, i32 0, i32 0
  %3 = load i64, ptr %tv_sec, align 8
  %tv_usec = getelementptr inbounds %struct.timeval, ptr %_now, i32 0, i32 1
  %4 = load i64, ptr %tv_usec, align 8
  %5 = load i32, ptr %cause.addr, align 4
  %6 = load i32, ptr %int_cfg.addr, align 4
  %7 = load i32, ptr %vec.addr, align 4
  call void (ptr, ...) @qemu_log(ptr noundef @.str.141, i32 noundef %call10, i64 noundef %3, i64 noundef %4, i32 noundef %5, i32 noundef %6, i32 noundef %7)
  br label %if.end

if.else:                                          ; preds = %if.then
  %8 = load i32, ptr %cause.addr, align 4
  %9 = load i32, ptr %int_cfg.addr, align 4
  %10 = load i32, ptr %vec.addr, align 4
  call void (ptr, ...) @qemu_log(ptr noundef @.str.142, i32 noundef %8, i32 noundef %9, i32 noundef %10)
  br label %if.end

if.end:                                           ; preds = %if.else, %if.then8
  br label %if.end11

if.end11:                                         ; preds = %if.end, %land.lhs.true5, %land.lhs.true, %entry
  ret void
}

; Function Attrs: nounwind sspstrong uwtable
define internal void @_nocheck__trace_e1000e_irq_fire_all_timers(i32 noundef %val) #0 {
entry:
  %val.addr = alloca i32, align 4
  %_now = alloca %struct.timeval, align 8
  store i32 %val, ptr %val.addr, align 4
  %0 = load i32, ptr @trace_events_enabled_count, align 4
  %tobool = icmp ne i32 %0, 0
  %lnot = xor i1 %tobool, true
  %lnot1 = xor i1 %lnot, true
  %lnot.ext = zext i1 %lnot1 to i32
  %conv = sext i32 %lnot.ext to i64
  %tobool2 = icmp ne i64 %conv, 0
  br i1 %tobool2, label %land.lhs.true, label %if.end11

land.lhs.true:                                    ; preds = %entry
  %1 = load i16, ptr @_TRACE_E1000E_IRQ_FIRE_ALL_TIMERS_DSTATE, align 2
  %conv3 = zext i16 %1 to i32
  %tobool4 = icmp ne i32 %conv3, 0
  br i1 %tobool4, label %land.lhs.true5, label %if.end11

land.lhs.true5:                                   ; preds = %land.lhs.true
  %call = call zeroext i1 @qemu_loglevel_mask(i32 noundef 32768)
  br i1 %call, label %if.then, label %if.end11

if.then:                                          ; preds = %land.lhs.true5
  %2 = load i8, ptr @message_with_timestamp, align 1
  %tobool7 = trunc i8 %2 to i1
  br i1 %tobool7, label %if.then8, label %if.else

if.then8:                                         ; preds = %if.then
  %call9 = call i32 @gettimeofday(ptr noundef %_now, ptr noundef null) #10
  %call10 = call i32 @qemu_get_thread_id()
  %tv_sec = getelementptr inbounds %struct.timeval, ptr %_now, i32 0, i32 0
  %3 = load i64, ptr %tv_sec, align 8
  %tv_usec = getelementptr inbounds %struct.timeval, ptr %_now, i32 0, i32 1
  %4 = load i64, ptr %tv_usec, align 8
  %5 = load i32, ptr %val.addr, align 4
  call void (ptr, ...) @qemu_log(ptr noundef @.str.143, i32 noundef %call10, i64 noundef %3, i64 noundef %4, i32 noundef %5)
  br label %if.end

if.else:                                          ; preds = %if.then
  %6 = load i32, ptr %val.addr, align 4
  call void (ptr, ...) @qemu_log(ptr noundef @.str.144, i32 noundef %6)
  br label %if.end

if.end:                                           ; preds = %if.else, %if.then8
  br label %if.end11

if.end11:                                         ; preds = %if.end, %land.lhs.true5, %land.lhs.true, %entry
  ret void
}

; Function Attrs: nounwind sspstrong uwtable
define internal void @e1000e_intrmgr_on_throttling_timer(ptr noundef %opaque) #0 {
entry:
  %opaque.addr = alloca ptr, align 8
  %timer = alloca ptr, align 8
  store ptr %opaque, ptr %opaque.addr, align 8
  %0 = load ptr, ptr %opaque.addr, align 8
  store ptr %0, ptr %timer, align 8
  %1 = load ptr, ptr %timer, align 8
  %running = getelementptr inbounds %struct.E1000IntrDelayTimer_st, ptr %1, i32 0, i32 1
  store i8 0, ptr %running, align 8
  %2 = load ptr, ptr %timer, align 8
  %core = getelementptr inbounds %struct.E1000IntrDelayTimer_st, ptr %2, i32 0, i32 4
  %3 = load ptr, ptr %core, align 8
  %mac = getelementptr inbounds %struct.E1000Core, ptr %3, i32 0, i32 0
  %arrayidx = getelementptr [32768 x i32], ptr %mac, i64 0, i64 52
  %4 = load i32, ptr %arrayidx, align 8
  %5 = load ptr, ptr %timer, align 8
  %core1 = getelementptr inbounds %struct.E1000IntrDelayTimer_st, ptr %5, i32 0, i32 4
  %6 = load ptr, ptr %core1, align 8
  %mac2 = getelementptr inbounds %struct.E1000Core, ptr %6, i32 0, i32 0
  %arrayidx3 = getelementptr [32768 x i32], ptr %mac2, i64 0, i64 48
  %7 = load i32, ptr %arrayidx3, align 8
  %and = and i32 %4, %7
  %tobool = icmp ne i32 %and, 0
  br i1 %tobool, label %if.then, label %if.end9

if.then:                                          ; preds = %entry
  %8 = load ptr, ptr %timer, align 8
  %core4 = getelementptr inbounds %struct.E1000IntrDelayTimer_st, ptr %8, i32 0, i32 4
  %9 = load ptr, ptr %core4, align 8
  %owner = getelementptr inbounds %struct.E1000Core, ptr %9, i32 0, i32 26
  %10 = load ptr, ptr %owner, align 8
  %call = call zeroext i1 @msi_enabled(ptr noundef %10)
  br i1 %call, label %if.then5, label %if.else

if.then5:                                         ; preds = %if.then
  call void @trace_e1000e_irq_msi_notify_postponed()
  %11 = load ptr, ptr %timer, align 8
  %core6 = getelementptr inbounds %struct.E1000IntrDelayTimer_st, ptr %11, i32 0, i32 4
  %12 = load ptr, ptr %core6, align 8
  %owner7 = getelementptr inbounds %struct.E1000Core, ptr %12, i32 0, i32 26
  %13 = load ptr, ptr %owner7, align 8
  call void @msi_notify(ptr noundef %13, i32 noundef 0)
  br label %if.end

if.else:                                          ; preds = %if.then
  call void @trace_e1000e_irq_legacy_notify_postponed()
  %14 = load ptr, ptr %timer, align 8
  %core8 = getelementptr inbounds %struct.E1000IntrDelayTimer_st, ptr %14, i32 0, i32 4
  %15 = load ptr, ptr %core8, align 8
  call void @e1000e_raise_legacy_irq(ptr noundef %15)
  br label %if.end

if.end:                                           ; preds = %if.else, %if.then5
  br label %if.end9

if.end9:                                          ; preds = %if.end, %entry
  ret void
}

; Function Attrs: nounwind sspstrong uwtable
define internal void @e1000e_intrmgr_on_msix_throttling_timer(ptr noundef %opaque) #0 {
entry:
  %opaque.addr = alloca ptr, align 8
  %timer = alloca ptr, align 8
  %idx = alloca i32, align 4
  store ptr %opaque, ptr %opaque.addr, align 8
  %0 = load ptr, ptr %opaque.addr, align 8
  store ptr %0, ptr %timer, align 8
  %1 = load ptr, ptr %timer, align 8
  %2 = load ptr, ptr %timer, align 8
  %core = getelementptr inbounds %struct.E1000IntrDelayTimer_st, ptr %2, i32 0, i32 4
  %3 = load ptr, ptr %core, align 8
  %eitr = getelementptr inbounds %struct.E1000Core, ptr %3, i32 0, i32 19
  %arrayidx = getelementptr [5 x %struct.E1000IntrDelayTimer_st], ptr %eitr, i64 0, i64 0
  %sub.ptr.lhs.cast = ptrtoint ptr %1 to i64
  %sub.ptr.rhs.cast = ptrtoint ptr %arrayidx to i64
  %sub.ptr.sub = sub i64 %sub.ptr.lhs.cast, %sub.ptr.rhs.cast
  %sub.ptr.div = sdiv exact i64 %sub.ptr.sub, 32
  %conv = trunc i64 %sub.ptr.div to i32
  store i32 %conv, ptr %idx, align 4
  %4 = load ptr, ptr %timer, align 8
  %running = getelementptr inbounds %struct.E1000IntrDelayTimer_st, ptr %4, i32 0, i32 1
  store i8 0, ptr %running, align 8
  %5 = load i32, ptr %idx, align 4
  call void @trace_e1000e_irq_msix_notify_postponed_vec(i32 noundef %5)
  %6 = load ptr, ptr %timer, align 8
  %core1 = getelementptr inbounds %struct.E1000IntrDelayTimer_st, ptr %6, i32 0, i32 4
  %7 = load ptr, ptr %core1, align 8
  %owner = getelementptr inbounds %struct.E1000Core, ptr %7, i32 0, i32 26
  %8 = load ptr, ptr %owner, align 8
  %9 = load i32, ptr %idx, align 4
  call void @msix_notify(ptr noundef %8, i32 noundef %9)
  ret void
}

; Function Attrs: nounwind sspstrong uwtable
define internal void @trace_e1000e_irq_msi_notify_postponed() #0 {
entry:
  call void @_nocheck__trace_e1000e_irq_msi_notify_postponed()
  ret void
}

; Function Attrs: nounwind sspstrong uwtable
define internal void @trace_e1000e_irq_legacy_notify_postponed() #0 {
entry:
  call void @_nocheck__trace_e1000e_irq_legacy_notify_postponed()
  ret void
}

; Function Attrs: nounwind sspstrong uwtable
define internal void @_nocheck__trace_e1000e_irq_msi_notify_postponed() #0 {
entry:
  %_now = alloca %struct.timeval, align 8
  %0 = load i32, ptr @trace_events_enabled_count, align 4
  %tobool = icmp ne i32 %0, 0
  %lnot = xor i1 %tobool, true
  %lnot1 = xor i1 %lnot, true
  %lnot.ext = zext i1 %lnot1 to i32
  %conv = sext i32 %lnot.ext to i64
  %tobool2 = icmp ne i64 %conv, 0
  br i1 %tobool2, label %land.lhs.true, label %if.end11

land.lhs.true:                                    ; preds = %entry
  %1 = load i16, ptr @_TRACE_E1000E_IRQ_MSI_NOTIFY_POSTPONED_DSTATE, align 2
  %conv3 = zext i16 %1 to i32
  %tobool4 = icmp ne i32 %conv3, 0
  br i1 %tobool4, label %land.lhs.true5, label %if.end11

land.lhs.true5:                                   ; preds = %land.lhs.true
  %call = call zeroext i1 @qemu_loglevel_mask(i32 noundef 32768)
  br i1 %call, label %if.then, label %if.end11

if.then:                                          ; preds = %land.lhs.true5
  %2 = load i8, ptr @message_with_timestamp, align 1
  %tobool7 = trunc i8 %2 to i1
  br i1 %tobool7, label %if.then8, label %if.else

if.then8:                                         ; preds = %if.then
  %call9 = call i32 @gettimeofday(ptr noundef %_now, ptr noundef null) #10
  %call10 = call i32 @qemu_get_thread_id()
  %tv_sec = getelementptr inbounds %struct.timeval, ptr %_now, i32 0, i32 0
  %3 = load i64, ptr %tv_sec, align 8
  %tv_usec = getelementptr inbounds %struct.timeval, ptr %_now, i32 0, i32 1
  %4 = load i64, ptr %tv_usec, align 8
  call void (ptr, ...) @qemu_log(ptr noundef @.str.145, i32 noundef %call10, i64 noundef %3, i64 noundef %4)
  br label %if.end

if.else:                                          ; preds = %if.then
  call void (ptr, ...) @qemu_log(ptr noundef @.str.146)
  br label %if.end

if.end:                                           ; preds = %if.else, %if.then8
  br label %if.end11

if.end11:                                         ; preds = %if.end, %land.lhs.true5, %land.lhs.true, %entry
  ret void
}

; Function Attrs: nounwind sspstrong uwtable
define internal void @_nocheck__trace_e1000e_irq_legacy_notify_postponed() #0 {
entry:
  %_now = alloca %struct.timeval, align 8
  %0 = load i32, ptr @trace_events_enabled_count, align 4
  %tobool = icmp ne i32 %0, 0
  %lnot = xor i1 %tobool, true
  %lnot1 = xor i1 %lnot, true
  %lnot.ext = zext i1 %lnot1 to i32
  %conv = sext i32 %lnot.ext to i64
  %tobool2 = icmp ne i64 %conv, 0
  br i1 %tobool2, label %land.lhs.true, label %if.end11

land.lhs.true:                                    ; preds = %entry
  %1 = load i16, ptr @_TRACE_E1000E_IRQ_LEGACY_NOTIFY_POSTPONED_DSTATE, align 2
  %conv3 = zext i16 %1 to i32
  %tobool4 = icmp ne i32 %conv3, 0
  br i1 %tobool4, label %land.lhs.true5, label %if.end11

land.lhs.true5:                                   ; preds = %land.lhs.true
  %call = call zeroext i1 @qemu_loglevel_mask(i32 noundef 32768)
  br i1 %call, label %if.then, label %if.end11

if.then:                                          ; preds = %land.lhs.true5
  %2 = load i8, ptr @message_with_timestamp, align 1
  %tobool7 = trunc i8 %2 to i1
  br i1 %tobool7, label %if.then8, label %if.else

if.then8:                                         ; preds = %if.then
  %call9 = call i32 @gettimeofday(ptr noundef %_now, ptr noundef null) #10
  %call10 = call i32 @qemu_get_thread_id()
  %tv_sec = getelementptr inbounds %struct.timeval, ptr %_now, i32 0, i32 0
  %3 = load i64, ptr %tv_sec, align 8
  %tv_usec = getelementptr inbounds %struct.timeval, ptr %_now, i32 0, i32 1
  %4 = load i64, ptr %tv_usec, align 8
  call void (ptr, ...) @qemu_log(ptr noundef @.str.147, i32 noundef %call10, i64 noundef %3, i64 noundef %4)
  br label %if.end

if.else:                                          ; preds = %if.then
  call void (ptr, ...) @qemu_log(ptr noundef @.str.148)
  br label %if.end

if.end:                                           ; preds = %if.else, %if.then8
  br label %if.end11

if.end11:                                         ; preds = %if.end, %land.lhs.true5, %land.lhs.true, %entry
  ret void
}

; Function Attrs: nounwind sspstrong uwtable
define internal void @trace_e1000e_irq_msix_notify_postponed_vec(i32 noundef %idx) #0 {
entry:
  %idx.addr = alloca i32, align 4
  store i32 %idx, ptr %idx.addr, align 4
  %0 = load i32, ptr %idx.addr, align 4
  call void @_nocheck__trace_e1000e_irq_msix_notify_postponed_vec(i32 noundef %0)
  ret void
}

; Function Attrs: nounwind sspstrong uwtable
define internal void @_nocheck__trace_e1000e_irq_msix_notify_postponed_vec(i32 noundef %idx) #0 {
entry:
  %idx.addr = alloca i32, align 4
  %_now = alloca %struct.timeval, align 8
  store i32 %idx, ptr %idx.addr, align 4
  %0 = load i32, ptr @trace_events_enabled_count, align 4
  %tobool = icmp ne i32 %0, 0
  %lnot = xor i1 %tobool, true
  %lnot1 = xor i1 %lnot, true
  %lnot.ext = zext i1 %lnot1 to i32
  %conv = sext i32 %lnot.ext to i64
  %tobool2 = icmp ne i64 %conv, 0
  br i1 %tobool2, label %land.lhs.true, label %if.end11

land.lhs.true:                                    ; preds = %entry
  %1 = load i16, ptr @_TRACE_E1000E_IRQ_MSIX_NOTIFY_POSTPONED_VEC_DSTATE, align 2
  %conv3 = zext i16 %1 to i32
  %tobool4 = icmp ne i32 %conv3, 0
  br i1 %tobool4, label %land.lhs.true5, label %if.end11

land.lhs.true5:                                   ; preds = %land.lhs.true
  %call = call zeroext i1 @qemu_loglevel_mask(i32 noundef 32768)
  br i1 %call, label %if.then, label %if.end11

if.then:                                          ; preds = %land.lhs.true5
  %2 = load i8, ptr @message_with_timestamp, align 1
  %tobool7 = trunc i8 %2 to i1
  br i1 %tobool7, label %if.then8, label %if.else

if.then8:                                         ; preds = %if.then
  %call9 = call i32 @gettimeofday(ptr noundef %_now, ptr noundef null) #10
  %call10 = call i32 @qemu_get_thread_id()
  %tv_sec = getelementptr inbounds %struct.timeval, ptr %_now, i32 0, i32 0
  %3 = load i64, ptr %tv_sec, align 8
  %tv_usec = getelementptr inbounds %struct.timeval, ptr %_now, i32 0, i32 1
  %4 = load i64, ptr %tv_usec, align 8
  %5 = load i32, ptr %idx.addr, align 4
  call void (ptr, ...) @qemu_log(ptr noundef @.str.149, i32 noundef %call10, i64 noundef %3, i64 noundef %4, i32 noundef %5)
  br label %if.end

if.else:                                          ; preds = %if.then
  %6 = load i32, ptr %idx.addr, align 4
  call void (ptr, ...) @qemu_log(ptr noundef @.str.150, i32 noundef %6)
  br label %if.end

if.end:                                           ; preds = %if.else, %if.then8
  br label %if.end11

if.end11:                                         ; preds = %if.end, %land.lhs.true5, %land.lhs.true, %entry
  ret void
}

; Function Attrs: nounwind sspstrong uwtable
define internal void @trace_e1000e_irq_ims_clear_set_imc(i32 noundef %val) #0 {
entry:
  %val.addr = alloca i32, align 4
  store i32 %val, ptr %val.addr, align 4
  %0 = load i32, ptr %val.addr, align 4
  call void @_nocheck__trace_e1000e_irq_ims_clear_set_imc(i32 noundef %0)
  ret void
}

; Function Attrs: nounwind sspstrong uwtable
define internal void @_nocheck__trace_e1000e_irq_ims_clear_set_imc(i32 noundef %val) #0 {
entry:
  %val.addr = alloca i32, align 4
  %_now = alloca %struct.timeval, align 8
  store i32 %val, ptr %val.addr, align 4
  %0 = load i32, ptr @trace_events_enabled_count, align 4
  %tobool = icmp ne i32 %0, 0
  %lnot = xor i1 %tobool, true
  %lnot1 = xor i1 %lnot, true
  %lnot.ext = zext i1 %lnot1 to i32
  %conv = sext i32 %lnot.ext to i64
  %tobool2 = icmp ne i64 %conv, 0
  br i1 %tobool2, label %land.lhs.true, label %if.end11

land.lhs.true:                                    ; preds = %entry
  %1 = load i16, ptr @_TRACE_E1000E_IRQ_IMS_CLEAR_SET_IMC_DSTATE, align 2
  %conv3 = zext i16 %1 to i32
  %tobool4 = icmp ne i32 %conv3, 0
  br i1 %tobool4, label %land.lhs.true5, label %if.end11

land.lhs.true5:                                   ; preds = %land.lhs.true
  %call = call zeroext i1 @qemu_loglevel_mask(i32 noundef 32768)
  br i1 %call, label %if.then, label %if.end11

if.then:                                          ; preds = %land.lhs.true5
  %2 = load i8, ptr @message_with_timestamp, align 1
  %tobool7 = trunc i8 %2 to i1
  br i1 %tobool7, label %if.then8, label %if.else

if.then8:                                         ; preds = %if.then
  %call9 = call i32 @gettimeofday(ptr noundef %_now, ptr noundef null) #10
  %call10 = call i32 @qemu_get_thread_id()
  %tv_sec = getelementptr inbounds %struct.timeval, ptr %_now, i32 0, i32 0
  %3 = load i64, ptr %tv_sec, align 8
  %tv_usec = getelementptr inbounds %struct.timeval, ptr %_now, i32 0, i32 1
  %4 = load i64, ptr %tv_usec, align 8
  %5 = load i32, ptr %val.addr, align 4
  call void (ptr, ...) @qemu_log(ptr noundef @.str.151, i32 noundef %call10, i64 noundef %3, i64 noundef %4, i32 noundef %5)
  br label %if.end

if.else:                                          ; preds = %if.then
  %6 = load i32, ptr %val.addr, align 4
  call void (ptr, ...) @qemu_log(ptr noundef @.str.152, i32 noundef %6)
  br label %if.end

if.end:                                           ; preds = %if.else, %if.then8
  br label %if.end11

if.end11:                                         ; preds = %if.end, %land.lhs.true5, %land.lhs.true, %entry
  ret void
}

; Function Attrs: nounwind sspstrong uwtable
define internal void @trace_e1000e_irq_eitr_set(i32 noundef %eitr_num, i32 noundef %val) #0 {
entry:
  %eitr_num.addr = alloca i32, align 4
  %val.addr = alloca i32, align 4
  store i32 %eitr_num, ptr %eitr_num.addr, align 4
  store i32 %val, ptr %val.addr, align 4
  %0 = load i32, ptr %eitr_num.addr, align 4
  %1 = load i32, ptr %val.addr, align 4
  call void @_nocheck__trace_e1000e_irq_eitr_set(i32 noundef %0, i32 noundef %1)
  ret void
}

; Function Attrs: nounwind sspstrong uwtable
define internal void @_nocheck__trace_e1000e_irq_eitr_set(i32 noundef %eitr_num, i32 noundef %val) #0 {
entry:
  %eitr_num.addr = alloca i32, align 4
  %val.addr = alloca i32, align 4
  %_now = alloca %struct.timeval, align 8
  store i32 %eitr_num, ptr %eitr_num.addr, align 4
  store i32 %val, ptr %val.addr, align 4
  %0 = load i32, ptr @trace_events_enabled_count, align 4
  %tobool = icmp ne i32 %0, 0
  %lnot = xor i1 %tobool, true
  %lnot1 = xor i1 %lnot, true
  %lnot.ext = zext i1 %lnot1 to i32
  %conv = sext i32 %lnot.ext to i64
  %tobool2 = icmp ne i64 %conv, 0
  br i1 %tobool2, label %land.lhs.true, label %if.end11

land.lhs.true:                                    ; preds = %entry
  %1 = load i16, ptr @_TRACE_E1000E_IRQ_EITR_SET_DSTATE, align 2
  %conv3 = zext i16 %1 to i32
  %tobool4 = icmp ne i32 %conv3, 0
  br i1 %tobool4, label %land.lhs.true5, label %if.end11

land.lhs.true5:                                   ; preds = %land.lhs.true
  %call = call zeroext i1 @qemu_loglevel_mask(i32 noundef 32768)
  br i1 %call, label %if.then, label %if.end11

if.then:                                          ; preds = %land.lhs.true5
  %2 = load i8, ptr @message_with_timestamp, align 1
  %tobool7 = trunc i8 %2 to i1
  br i1 %tobool7, label %if.then8, label %if.else

if.then8:                                         ; preds = %if.then
  %call9 = call i32 @gettimeofday(ptr noundef %_now, ptr noundef null) #10
  %call10 = call i32 @qemu_get_thread_id()
  %tv_sec = getelementptr inbounds %struct.timeval, ptr %_now, i32 0, i32 0
  %3 = load i64, ptr %tv_sec, align 8
  %tv_usec = getelementptr inbounds %struct.timeval, ptr %_now, i32 0, i32 1
  %4 = load i64, ptr %tv_usec, align 8
  %5 = load i32, ptr %eitr_num.addr, align 4
  %6 = load i32, ptr %val.addr, align 4
  call void (ptr, ...) @qemu_log(ptr noundef @.str.153, i32 noundef %call10, i64 noundef %3, i64 noundef %4, i32 noundef %5, i32 noundef %6)
  br label %if.end

if.else:                                          ; preds = %if.then
  %7 = load i32, ptr %eitr_num.addr, align 4
  %8 = load i32, ptr %val.addr, align 4
  call void (ptr, ...) @qemu_log(ptr noundef @.str.154, i32 noundef %7, i32 noundef %8)
  br label %if.end

if.end:                                           ; preds = %if.else, %if.then8
  br label %if.end11

if.end11:                                         ; preds = %if.end, %land.lhs.true5, %land.lhs.true, %entry
  ret void
}

; Function Attrs: nounwind sspstrong uwtable
define internal void @trace_e1000e_rx_set_rctl(i32 noundef %rctl) #0 {
entry:
  %rctl.addr = alloca i32, align 4
  store i32 %rctl, ptr %rctl.addr, align 4
  %0 = load i32, ptr %rctl.addr, align 4
  call void @_nocheck__trace_e1000e_rx_set_rctl(i32 noundef %0)
  ret void
}

; Function Attrs: nounwind sspstrong uwtable
define internal void @e1000e_parse_rxbufsize(ptr noundef %core) #0 {
entry:
  %core.addr = alloca ptr, align 8
  %rctl = alloca i32, align 4
  %bsize = alloca i32, align 4
  %flxbuf = alloca i32, align 4
  store ptr %core, ptr %core.addr, align 8
  %0 = load ptr, ptr %core.addr, align 8
  %mac = getelementptr inbounds %struct.E1000Core, ptr %0, i32 0, i32 0
  %arrayidx = getelementptr [32768 x i32], ptr %mac, i64 0, i64 64
  %1 = load i32, ptr %arrayidx, align 8
  store i32 %1, ptr %rctl, align 4
  %2 = load ptr, ptr %core.addr, align 8
  %rxbuf_sizes = getelementptr inbounds %struct.E1000Core, ptr %2, i32 0, i32 3
  %arraydecay = getelementptr inbounds [4 x i32], ptr %rxbuf_sizes, i64 0, i64 0
  call void @llvm.memset.p0.i64(ptr align 8 %arraydecay, i8 0, i64 16, i1 false)
  %3 = load i32, ptr %rctl, align 4
  %and = and i32 %3, 3072
  %tobool = icmp ne i32 %and, 0
  br i1 %tobool, label %if.then, label %if.else

if.then:                                          ; preds = %entry
  %4 = load ptr, ptr %core.addr, align 8
  %mac1 = getelementptr inbounds %struct.E1000Core, ptr %4, i32 0, i32 0
  %arrayidx2 = getelementptr [32768 x i32], ptr %mac1, i64 0, i64 2140
  %5 = load i32, ptr %arrayidx2, align 8
  %and3 = and i32 %5, 127
  store i32 %and3, ptr %bsize, align 4
  %6 = load i32, ptr %bsize, align 4
  %shr = lshr i32 %6, 0
  %mul = mul i32 %shr, 128
  %7 = load ptr, ptr %core.addr, align 8
  %rxbuf_sizes4 = getelementptr inbounds %struct.E1000Core, ptr %7, i32 0, i32 3
  %arrayidx5 = getelementptr [4 x i32], ptr %rxbuf_sizes4, i64 0, i64 0
  store i32 %mul, ptr %arrayidx5, align 8
  %8 = load ptr, ptr %core.addr, align 8
  %mac6 = getelementptr inbounds %struct.E1000Core, ptr %8, i32 0, i32 0
  %arrayidx7 = getelementptr [32768 x i32], ptr %mac6, i64 0, i64 2140
  %9 = load i32, ptr %arrayidx7, align 8
  %and8 = and i32 %9, 16128
  store i32 %and8, ptr %bsize, align 4
  %10 = load i32, ptr %bsize, align 4
  %shr9 = lshr i32 %10, 8
  %mul10 = mul i32 %shr9, 1024
  %11 = load ptr, ptr %core.addr, align 8
  %rxbuf_sizes11 = getelementptr inbounds %struct.E1000Core, ptr %11, i32 0, i32 3
  %arrayidx12 = getelementptr [4 x i32], ptr %rxbuf_sizes11, i64 0, i64 1
  store i32 %mul10, ptr %arrayidx12, align 4
  %12 = load ptr, ptr %core.addr, align 8
  %mac13 = getelementptr inbounds %struct.E1000Core, ptr %12, i32 0, i32 0
  %arrayidx14 = getelementptr [32768 x i32], ptr %mac13, i64 0, i64 2140
  %13 = load i32, ptr %arrayidx14, align 8
  %and15 = and i32 %13, 4128768
  store i32 %and15, ptr %bsize, align 4
  %14 = load i32, ptr %bsize, align 4
  %shr16 = lshr i32 %14, 16
  %mul17 = mul i32 %shr16, 1024
  %15 = load ptr, ptr %core.addr, align 8
  %rxbuf_sizes18 = getelementptr inbounds %struct.E1000Core, ptr %15, i32 0, i32 3
  %arrayidx19 = getelementptr [4 x i32], ptr %rxbuf_sizes18, i64 0, i64 2
  store i32 %mul17, ptr %arrayidx19, align 8
  %16 = load ptr, ptr %core.addr, align 8
  %mac20 = getelementptr inbounds %struct.E1000Core, ptr %16, i32 0, i32 0
  %arrayidx21 = getelementptr [32768 x i32], ptr %mac20, i64 0, i64 2140
  %17 = load i32, ptr %arrayidx21, align 8
  %and22 = and i32 %17, 1056964608
  store i32 %and22, ptr %bsize, align 4
  %18 = load i32, ptr %bsize, align 4
  %shr23 = lshr i32 %18, 24
  %mul24 = mul i32 %shr23, 1024
  %19 = load ptr, ptr %core.addr, align 8
  %rxbuf_sizes25 = getelementptr inbounds %struct.E1000Core, ptr %19, i32 0, i32 3
  %arrayidx26 = getelementptr [4 x i32], ptr %rxbuf_sizes25, i64 0, i64 3
  store i32 %mul24, ptr %arrayidx26, align 4
  br label %if.end38

if.else:                                          ; preds = %entry
  %20 = load i32, ptr %rctl, align 4
  %and27 = and i32 %20, 2013265920
  %tobool28 = icmp ne i32 %and27, 0
  br i1 %tobool28, label %if.then29, label %if.else35

if.then29:                                        ; preds = %if.else
  %21 = load i32, ptr %rctl, align 4
  %and30 = and i32 %21, 2013265920
  store i32 %and30, ptr %flxbuf, align 4
  %22 = load i32, ptr %flxbuf, align 4
  %shr31 = ashr i32 %22, 27
  %mul32 = mul i32 %shr31, 1024
  %23 = load ptr, ptr %core.addr, align 8
  %rxbuf_sizes33 = getelementptr inbounds %struct.E1000Core, ptr %23, i32 0, i32 3
  %arrayidx34 = getelementptr [4 x i32], ptr %rxbuf_sizes33, i64 0, i64 0
  store i32 %mul32, ptr %arrayidx34, align 8
  br label %if.end

if.else35:                                        ; preds = %if.else
  %24 = load i32, ptr %rctl, align 4
  %call = call i32 @e1000x_rxbufsize(i32 noundef %24)
  %25 = load ptr, ptr %core.addr, align 8
  %rxbuf_sizes36 = getelementptr inbounds %struct.E1000Core, ptr %25, i32 0, i32 3
  %arrayidx37 = getelementptr [4 x i32], ptr %rxbuf_sizes36, i64 0, i64 0
  store i32 %call, ptr %arrayidx37, align 8
  br label %if.end

if.end:                                           ; preds = %if.else35, %if.then29
  br label %if.end38

if.end38:                                         ; preds = %if.end, %if.then
  %26 = load ptr, ptr %core.addr, align 8
  %rxbuf_sizes39 = getelementptr inbounds %struct.E1000Core, ptr %26, i32 0, i32 3
  %arrayidx40 = getelementptr [4 x i32], ptr %rxbuf_sizes39, i64 0, i64 0
  %27 = load i32, ptr %arrayidx40, align 8
  %28 = load ptr, ptr %core.addr, align 8
  %rxbuf_sizes41 = getelementptr inbounds %struct.E1000Core, ptr %28, i32 0, i32 3
  %arrayidx42 = getelementptr [4 x i32], ptr %rxbuf_sizes41, i64 0, i64 1
  %29 = load i32, ptr %arrayidx42, align 4
  %30 = load ptr, ptr %core.addr, align 8
  %rxbuf_sizes43 = getelementptr inbounds %struct.E1000Core, ptr %30, i32 0, i32 3
  %arrayidx44 = getelementptr [4 x i32], ptr %rxbuf_sizes43, i64 0, i64 2
  %31 = load i32, ptr %arrayidx44, align 8
  %32 = load ptr, ptr %core.addr, align 8
  %rxbuf_sizes45 = getelementptr inbounds %struct.E1000Core, ptr %32, i32 0, i32 3
  %arrayidx46 = getelementptr [4 x i32], ptr %rxbuf_sizes45, i64 0, i64 3
  %33 = load i32, ptr %arrayidx46, align 4
  call void @trace_e1000e_rx_desc_buff_sizes(i32 noundef %27, i32 noundef %29, i32 noundef %31, i32 noundef %33)
  %34 = load ptr, ptr %core.addr, align 8
  call void @e1000e_calc_per_desc_buf_size(ptr noundef %34)
  ret void
}

; Function Attrs: nounwind sspstrong uwtable
define internal void @e1000e_calc_rxdesclen(ptr noundef %core) #0 {
entry:
  %core.addr = alloca ptr, align 8
  store ptr %core, ptr %core.addr, align 8
  %0 = load ptr, ptr %core.addr, align 8
  %call = call zeroext i1 @e1000e_rx_use_legacy_descriptor(ptr noundef %0)
  br i1 %call, label %if.then, label %if.else

if.then:                                          ; preds = %entry
  %1 = load ptr, ptr %core.addr, align 8
  %rx_desc_len = getelementptr inbounds %struct.E1000Core, ptr %1, i32 0, i32 6
  store i8 16, ptr %rx_desc_len, align 8
  br label %if.end5

if.else:                                          ; preds = %entry
  %2 = load ptr, ptr %core.addr, align 8
  %mac = getelementptr inbounds %struct.E1000Core, ptr %2, i32 0, i32 0
  %arrayidx = getelementptr [32768 x i32], ptr %mac, i64 0, i64 64
  %3 = load i32, ptr %arrayidx, align 8
  %and = and i32 %3, 1024
  %tobool = icmp ne i32 %and, 0
  br i1 %tobool, label %if.then1, label %if.else3

if.then1:                                         ; preds = %if.else
  %4 = load ptr, ptr %core.addr, align 8
  %rx_desc_len2 = getelementptr inbounds %struct.E1000Core, ptr %4, i32 0, i32 6
  store i8 32, ptr %rx_desc_len2, align 8
  br label %if.end

if.else3:                                         ; preds = %if.else
  %5 = load ptr, ptr %core.addr, align 8
  %rx_desc_len4 = getelementptr inbounds %struct.E1000Core, ptr %5, i32 0, i32 6
  store i8 16, ptr %rx_desc_len4, align 8
  br label %if.end

if.end:                                           ; preds = %if.else3, %if.then1
  br label %if.end5

if.end5:                                          ; preds = %if.end, %if.then
  %6 = load ptr, ptr %core.addr, align 8
  %rx_desc_len6 = getelementptr inbounds %struct.E1000Core, ptr %6, i32 0, i32 6
  %7 = load i8, ptr %rx_desc_len6, align 8
  call void @trace_e1000e_rx_desc_len(i8 noundef zeroext %7)
  ret void
}

; Function Attrs: nounwind sspstrong uwtable
define internal void @_nocheck__trace_e1000e_rx_set_rctl(i32 noundef %rctl) #0 {
entry:
  %rctl.addr = alloca i32, align 4
  %_now = alloca %struct.timeval, align 8
  store i32 %rctl, ptr %rctl.addr, align 4
  %0 = load i32, ptr @trace_events_enabled_count, align 4
  %tobool = icmp ne i32 %0, 0
  %lnot = xor i1 %tobool, true
  %lnot1 = xor i1 %lnot, true
  %lnot.ext = zext i1 %lnot1 to i32
  %conv = sext i32 %lnot.ext to i64
  %tobool2 = icmp ne i64 %conv, 0
  br i1 %tobool2, label %land.lhs.true, label %if.end11

land.lhs.true:                                    ; preds = %entry
  %1 = load i16, ptr @_TRACE_E1000E_RX_SET_RCTL_DSTATE, align 2
  %conv3 = zext i16 %1 to i32
  %tobool4 = icmp ne i32 %conv3, 0
  br i1 %tobool4, label %land.lhs.true5, label %if.end11

land.lhs.true5:                                   ; preds = %land.lhs.true
  %call = call zeroext i1 @qemu_loglevel_mask(i32 noundef 32768)
  br i1 %call, label %if.then, label %if.end11

if.then:                                          ; preds = %land.lhs.true5
  %2 = load i8, ptr @message_with_timestamp, align 1
  %tobool7 = trunc i8 %2 to i1
  br i1 %tobool7, label %if.then8, label %if.else

if.then8:                                         ; preds = %if.then
  %call9 = call i32 @gettimeofday(ptr noundef %_now, ptr noundef null) #10
  %call10 = call i32 @qemu_get_thread_id()
  %tv_sec = getelementptr inbounds %struct.timeval, ptr %_now, i32 0, i32 0
  %3 = load i64, ptr %tv_sec, align 8
  %tv_usec = getelementptr inbounds %struct.timeval, ptr %_now, i32 0, i32 1
  %4 = load i64, ptr %tv_usec, align 8
  %5 = load i32, ptr %rctl.addr, align 4
  call void (ptr, ...) @qemu_log(ptr noundef @.str.155, i32 noundef %call10, i64 noundef %3, i64 noundef %4, i32 noundef %5)
  br label %if.end

if.else:                                          ; preds = %if.then
  %6 = load i32, ptr %rctl.addr, align 4
  call void (ptr, ...) @qemu_log(ptr noundef @.str.156, i32 noundef %6)
  br label %if.end

if.end:                                           ; preds = %if.else, %if.then8
  br label %if.end11

if.end11:                                         ; preds = %if.end, %land.lhs.true5, %land.lhs.true, %entry
  ret void
}

declare i32 @e1000x_rxbufsize(i32 noundef) #1

; Function Attrs: nounwind sspstrong uwtable
define internal void @trace_e1000e_rx_desc_buff_sizes(i32 noundef %b0, i32 noundef %b1, i32 noundef %b2, i32 noundef %b3) #0 {
entry:
  %b0.addr = alloca i32, align 4
  %b1.addr = alloca i32, align 4
  %b2.addr = alloca i32, align 4
  %b3.addr = alloca i32, align 4
  store i32 %b0, ptr %b0.addr, align 4
  store i32 %b1, ptr %b1.addr, align 4
  store i32 %b2, ptr %b2.addr, align 4
  store i32 %b3, ptr %b3.addr, align 4
  %0 = load i32, ptr %b0.addr, align 4
  %1 = load i32, ptr %b1.addr, align 4
  %2 = load i32, ptr %b2.addr, align 4
  %3 = load i32, ptr %b3.addr, align 4
  call void @_nocheck__trace_e1000e_rx_desc_buff_sizes(i32 noundef %0, i32 noundef %1, i32 noundef %2, i32 noundef %3)
  ret void
}

; Function Attrs: nounwind sspstrong uwtable
define internal void @e1000e_calc_per_desc_buf_size(ptr noundef %core) #0 {
entry:
  %core.addr = alloca ptr, align 8
  %i = alloca i32, align 4
  store ptr %core, ptr %core.addr, align 8
  %0 = load ptr, ptr %core.addr, align 8
  %rx_desc_buf_size = getelementptr inbounds %struct.E1000Core, ptr %0, i32 0, i32 4
  store i32 0, ptr %rx_desc_buf_size, align 8
  store i32 0, ptr %i, align 4
  br label %for.cond

for.cond:                                         ; preds = %for.inc, %entry
  %1 = load i32, ptr %i, align 4
  %conv = sext i32 %1 to i64
  %cmp = icmp ult i64 %conv, 4
  br i1 %cmp, label %for.body, label %for.end

for.body:                                         ; preds = %for.cond
  %2 = load ptr, ptr %core.addr, align 8
  %rxbuf_sizes = getelementptr inbounds %struct.E1000Core, ptr %2, i32 0, i32 3
  %3 = load i32, ptr %i, align 4
  %idxprom = sext i32 %3 to i64
  %arrayidx = getelementptr [4 x i32], ptr %rxbuf_sizes, i64 0, i64 %idxprom
  %4 = load i32, ptr %arrayidx, align 4
  %5 = load ptr, ptr %core.addr, align 8
  %rx_desc_buf_size2 = getelementptr inbounds %struct.E1000Core, ptr %5, i32 0, i32 4
  %6 = load i32, ptr %rx_desc_buf_size2, align 8
  %add = add i32 %6, %4
  store i32 %add, ptr %rx_desc_buf_size2, align 8
  br label %for.inc

for.inc:                                          ; preds = %for.body
  %7 = load i32, ptr %i, align 4
  %inc = add i32 %7, 1
  store i32 %inc, ptr %i, align 4
  br label %for.cond, !llvm.loop !23

for.end:                                          ; preds = %for.cond
  ret void
}

; Function Attrs: nounwind sspstrong uwtable
define internal void @_nocheck__trace_e1000e_rx_desc_buff_sizes(i32 noundef %b0, i32 noundef %b1, i32 noundef %b2, i32 noundef %b3) #0 {
entry:
  %b0.addr = alloca i32, align 4
  %b1.addr = alloca i32, align 4
  %b2.addr = alloca i32, align 4
  %b3.addr = alloca i32, align 4
  %_now = alloca %struct.timeval, align 8
  store i32 %b0, ptr %b0.addr, align 4
  store i32 %b1, ptr %b1.addr, align 4
  store i32 %b2, ptr %b2.addr, align 4
  store i32 %b3, ptr %b3.addr, align 4
  %0 = load i32, ptr @trace_events_enabled_count, align 4
  %tobool = icmp ne i32 %0, 0
  %lnot = xor i1 %tobool, true
  %lnot1 = xor i1 %lnot, true
  %lnot.ext = zext i1 %lnot1 to i32
  %conv = sext i32 %lnot.ext to i64
  %tobool2 = icmp ne i64 %conv, 0
  br i1 %tobool2, label %land.lhs.true, label %if.end11

land.lhs.true:                                    ; preds = %entry
  %1 = load i16, ptr @_TRACE_E1000E_RX_DESC_BUFF_SIZES_DSTATE, align 2
  %conv3 = zext i16 %1 to i32
  %tobool4 = icmp ne i32 %conv3, 0
  br i1 %tobool4, label %land.lhs.true5, label %if.end11

land.lhs.true5:                                   ; preds = %land.lhs.true
  %call = call zeroext i1 @qemu_loglevel_mask(i32 noundef 32768)
  br i1 %call, label %if.then, label %if.end11

if.then:                                          ; preds = %land.lhs.true5
  %2 = load i8, ptr @message_with_timestamp, align 1
  %tobool7 = trunc i8 %2 to i1
  br i1 %tobool7, label %if.then8, label %if.else

if.then8:                                         ; preds = %if.then
  %call9 = call i32 @gettimeofday(ptr noundef %_now, ptr noundef null) #10
  %call10 = call i32 @qemu_get_thread_id()
  %tv_sec = getelementptr inbounds %struct.timeval, ptr %_now, i32 0, i32 0
  %3 = load i64, ptr %tv_sec, align 8
  %tv_usec = getelementptr inbounds %struct.timeval, ptr %_now, i32 0, i32 1
  %4 = load i64, ptr %tv_usec, align 8
  %5 = load i32, ptr %b0.addr, align 4
  %6 = load i32, ptr %b1.addr, align 4
  %7 = load i32, ptr %b2.addr, align 4
  %8 = load i32, ptr %b3.addr, align 4
  call void (ptr, ...) @qemu_log(ptr noundef @.str.157, i32 noundef %call10, i64 noundef %3, i64 noundef %4, i32 noundef %5, i32 noundef %6, i32 noundef %7, i32 noundef %8)
  br label %if.end

if.else:                                          ; preds = %if.then
  %9 = load i32, ptr %b0.addr, align 4
  %10 = load i32, ptr %b1.addr, align 4
  %11 = load i32, ptr %b2.addr, align 4
  %12 = load i32, ptr %b3.addr, align 4
  call void (ptr, ...) @qemu_log(ptr noundef @.str.158, i32 noundef %9, i32 noundef %10, i32 noundef %11, i32 noundef %12)
  br label %if.end

if.end:                                           ; preds = %if.else, %if.then8
  br label %if.end11

if.end11:                                         ; preds = %if.end, %land.lhs.true5, %land.lhs.true, %entry
  ret void
}

; Function Attrs: nounwind sspstrong uwtable
define internal void @trace_e1000e_rx_desc_len(i8 noundef zeroext %rx_desc_len) #0 {
entry:
  %rx_desc_len.addr = alloca i8, align 1
  store i8 %rx_desc_len, ptr %rx_desc_len.addr, align 1
  %0 = load i8, ptr %rx_desc_len.addr, align 1
  call void @_nocheck__trace_e1000e_rx_desc_len(i8 noundef zeroext %0)
  ret void
}

; Function Attrs: nounwind sspstrong uwtable
define internal void @_nocheck__trace_e1000e_rx_desc_len(i8 noundef zeroext %rx_desc_len) #0 {
entry:
  %rx_desc_len.addr = alloca i8, align 1
  %_now = alloca %struct.timeval, align 8
  store i8 %rx_desc_len, ptr %rx_desc_len.addr, align 1
  %0 = load i32, ptr @trace_events_enabled_count, align 4
  %tobool = icmp ne i32 %0, 0
  %lnot = xor i1 %tobool, true
  %lnot1 = xor i1 %lnot, true
  %lnot.ext = zext i1 %lnot1 to i32
  %conv = sext i32 %lnot.ext to i64
  %tobool2 = icmp ne i64 %conv, 0
  br i1 %tobool2, label %land.lhs.true, label %if.end13

land.lhs.true:                                    ; preds = %entry
  %1 = load i16, ptr @_TRACE_E1000E_RX_DESC_LEN_DSTATE, align 2
  %conv3 = zext i16 %1 to i32
  %tobool4 = icmp ne i32 %conv3, 0
  br i1 %tobool4, label %land.lhs.true5, label %if.end13

land.lhs.true5:                                   ; preds = %land.lhs.true
  %call = call zeroext i1 @qemu_loglevel_mask(i32 noundef 32768)
  br i1 %call, label %if.then, label %if.end13

if.then:                                          ; preds = %land.lhs.true5
  %2 = load i8, ptr @message_with_timestamp, align 1
  %tobool7 = trunc i8 %2 to i1
  br i1 %tobool7, label %if.then8, label %if.else

if.then8:                                         ; preds = %if.then
  %call9 = call i32 @gettimeofday(ptr noundef %_now, ptr noundef null) #10
  %call10 = call i32 @qemu_get_thread_id()
  %tv_sec = getelementptr inbounds %struct.timeval, ptr %_now, i32 0, i32 0
  %3 = load i64, ptr %tv_sec, align 8
  %tv_usec = getelementptr inbounds %struct.timeval, ptr %_now, i32 0, i32 1
  %4 = load i64, ptr %tv_usec, align 8
  %5 = load i8, ptr %rx_desc_len.addr, align 1
  %conv11 = zext i8 %5 to i32
  call void (ptr, ...) @qemu_log(ptr noundef @.str.159, i32 noundef %call10, i64 noundef %3, i64 noundef %4, i32 noundef %conv11)
  br label %if.end

if.else:                                          ; preds = %if.then
  %6 = load i8, ptr %rx_desc_len.addr, align 1
  %conv12 = zext i8 %6 to i32
  call void (ptr, ...) @qemu_log(ptr noundef @.str.160, i32 noundef %conv12)
  br label %if.end

if.end:                                           ; preds = %if.else, %if.then8
  br label %if.end13

if.end13:                                         ; preds = %if.end, %land.lhs.true5, %land.lhs.true, %entry
  ret void
}

; Function Attrs: nounwind sspstrong uwtable
define internal void @e1000e_tx_ring_init(ptr noundef %core, ptr noundef %txr, i32 noundef %idx) #0 {
entry:
  %core.addr = alloca ptr, align 8
  %txr.addr = alloca ptr, align 8
  %idx.addr = alloca i32, align 4
  store ptr %core, ptr %core.addr, align 8
  store ptr %txr, ptr %txr.addr, align 8
  store i32 %idx, ptr %idx.addr, align 4
  %0 = load i32, ptr %idx.addr, align 4
  %conv = sext i32 %0 to i64
  %cmp = icmp ult i64 %conv, 2
  br i1 %cmp, label %if.then, label %if.else

if.then:                                          ; preds = %entry
  br label %if.end

if.else:                                          ; preds = %entry
  call void @__assert_fail(ptr noundef @.str.2, ptr noundef @.str.3, i32 noundef 904, ptr noundef @__PRETTY_FUNCTION__.e1000e_tx_ring_init) #9
  unreachable

if.end:                                           ; preds = %if.then
  %1 = load i32, ptr %idx.addr, align 4
  %idxprom = sext i32 %1 to i64
  %arrayidx = getelementptr [2 x %struct.E1000ERingInfo], ptr @e1000e_tx_ring_init.i, i64 0, i64 %idxprom
  %2 = load ptr, ptr %txr.addr, align 8
  %i = getelementptr inbounds %struct.E1000E_TxRing_st, ptr %2, i32 0, i32 0
  store ptr %arrayidx, ptr %i, align 8
  %3 = load ptr, ptr %core.addr, align 8
  %tx = getelementptr inbounds %struct.E1000Core, ptr %3, i32 0, i32 8
  %4 = load i32, ptr %idx.addr, align 4
  %idxprom2 = sext i32 %4 to i64
  %arrayidx3 = getelementptr [2 x %struct.e1000e_tx], ptr %tx, i64 0, i64 %idxprom2
  %5 = load ptr, ptr %txr.addr, align 8
  %tx4 = getelementptr inbounds %struct.E1000E_TxRing_st, ptr %5, i32 0, i32 1
  store ptr %arrayidx3, ptr %tx4, align 8
  ret void
}

; Function Attrs: nounwind sspstrong uwtable
define internal void @e1000e_start_xmit(ptr noundef %core, ptr noundef %txr) #0 {
entry:
  %core.addr = alloca ptr, align 8
  %txr.addr = alloca ptr, align 8
  %base = alloca i64, align 8
  %desc = alloca %struct.e1000_tx_desc, align 8
  %ide = alloca i8, align 1
  %txi = alloca ptr, align 8
  %cause = alloca i32, align 4
  store ptr %core, ptr %core.addr, align 8
  store ptr %txr, ptr %txr.addr, align 8
  store i8 0, ptr %ide, align 1
  %0 = load ptr, ptr %txr.addr, align 8
  %i = getelementptr inbounds %struct.E1000E_TxRing_st, ptr %0, i32 0, i32 0
  %1 = load ptr, ptr %i, align 8
  store ptr %1, ptr %txi, align 8
  store i32 2, ptr %cause, align 4
  %2 = load ptr, ptr %core.addr, align 8
  %mac = getelementptr inbounds %struct.E1000Core, ptr %2, i32 0, i32 0
  %arrayidx = getelementptr [32768 x i32], ptr %mac, i64 0, i64 256
  %3 = load i32, ptr %arrayidx, align 8
  %and = and i32 %3, 2
  %tobool = icmp ne i32 %and, 0
  br i1 %tobool, label %if.end, label %if.then

if.then:                                          ; preds = %entry
  call void @trace_e1000e_tx_disabled()
  br label %return

if.end:                                           ; preds = %entry
  br label %while.cond

while.cond:                                       ; preds = %while.body, %if.end
  %4 = load ptr, ptr %core.addr, align 8
  %5 = load ptr, ptr %txi, align 8
  %call = call zeroext i1 @e1000e_ring_empty(ptr noundef %4, ptr noundef %5)
  %lnot = xor i1 %call, true
  br i1 %lnot, label %while.body, label %while.end

while.body:                                       ; preds = %while.cond
  %6 = load ptr, ptr %core.addr, align 8
  %7 = load ptr, ptr %txi, align 8
  %call1 = call i64 @e1000e_ring_head_descr(ptr noundef %6, ptr noundef %7)
  store i64 %call1, ptr %base, align 8
  %8 = load ptr, ptr %core.addr, align 8
  %owner = getelementptr inbounds %struct.E1000Core, ptr %8, i32 0, i32 26
  %9 = load ptr, ptr %owner, align 8
  %10 = load i64, ptr %base, align 8
  %call2 = call i32 @pci_dma_read(ptr noundef %9, i64 noundef %10, ptr noundef %desc, i64 noundef 16)
  %buffer_addr = getelementptr inbounds %struct.e1000_tx_desc, ptr %desc, i32 0, i32 0
  %11 = load i64, ptr %buffer_addr, align 8
  %12 = inttoptr i64 %11 to ptr
  %lower = getelementptr inbounds %struct.e1000_tx_desc, ptr %desc, i32 0, i32 1
  %13 = load i32, ptr %lower, align 8
  %upper = getelementptr inbounds %struct.e1000_tx_desc, ptr %desc, i32 0, i32 2
  %14 = load i32, ptr %upper, align 4
  call void @trace_e1000e_tx_descr(ptr noundef %12, i32 noundef %13, i32 noundef %14)
  %15 = load ptr, ptr %core.addr, align 8
  %16 = load ptr, ptr %txr.addr, align 8
  %tx = getelementptr inbounds %struct.E1000E_TxRing_st, ptr %16, i32 0, i32 1
  %17 = load ptr, ptr %tx, align 8
  %18 = load ptr, ptr %txi, align 8
  %idx = getelementptr inbounds %struct.E1000ERingInfo, ptr %18, i32 0, i32 5
  %19 = load i32, ptr %idx, align 4
  call void @e1000e_process_tx_desc(ptr noundef %15, ptr noundef %17, ptr noundef %desc, i32 noundef %19)
  %20 = load ptr, ptr %core.addr, align 8
  %21 = load i64, ptr %base, align 8
  %22 = load ptr, ptr %txi, align 8
  %idx3 = getelementptr inbounds %struct.E1000ERingInfo, ptr %22, i32 0, i32 5
  %23 = load i32, ptr %idx3, align 4
  %call4 = call i32 @e1000e_txdesc_writeback(ptr noundef %20, i64 noundef %21, ptr noundef %desc, ptr noundef %ide, i32 noundef %23)
  %24 = load i32, ptr %cause, align 4
  %or = or i32 %24, %call4
  store i32 %or, ptr %cause, align 4
  %25 = load ptr, ptr %core.addr, align 8
  %26 = load ptr, ptr %txi, align 8
  call void @e1000e_ring_advance(ptr noundef %25, ptr noundef %26, i32 noundef 1)
  br label %while.cond, !llvm.loop !24

while.end:                                        ; preds = %while.cond
  %27 = load i8, ptr %ide, align 1
  %tobool5 = trunc i8 %27 to i1
  br i1 %tobool5, label %lor.lhs.false, label %if.then7

lor.lhs.false:                                    ; preds = %while.end
  %28 = load ptr, ptr %core.addr, align 8
  %call6 = call zeroext i1 @e1000e_intrmgr_delay_tx_causes(ptr noundef %28, ptr noundef %cause)
  br i1 %call6, label %if.end8, label %if.then7

if.then7:                                         ; preds = %lor.lhs.false, %while.end
  %29 = load ptr, ptr %core.addr, align 8
  %30 = load i32, ptr %cause, align 4
  call void @e1000e_set_interrupt_cause(ptr noundef %29, i32 noundef %30)
  br label %if.end8

if.end8:                                          ; preds = %if.then7, %lor.lhs.false
  %31 = load ptr, ptr %txr.addr, align 8
  %tx9 = getelementptr inbounds %struct.E1000E_TxRing_st, ptr %31, i32 0, i32 1
  %32 = load ptr, ptr %tx9, align 8
  %tx_pkt = getelementptr inbounds %struct.e1000e_tx, ptr %32, i32 0, i32 4
  %33 = load ptr, ptr %tx_pkt, align 8
  %34 = load ptr, ptr %core.addr, align 8
  %owner10 = getelementptr inbounds %struct.E1000Core, ptr %34, i32 0, i32 26
  %35 = load ptr, ptr %owner10, align 8
  call void @net_tx_pkt_reset(ptr noundef %33, ptr noundef @net_tx_pkt_unmap_frag_pci, ptr noundef %35)
  br label %return

return:                                           ; preds = %if.end8, %if.then
  ret void
}

; Function Attrs: nounwind sspstrong uwtable
define internal void @trace_e1000e_tx_disabled() #0 {
entry:
  call void @_nocheck__trace_e1000e_tx_disabled()
  ret void
}

; Function Attrs: nounwind sspstrong uwtable
define internal void @trace_e1000e_tx_descr(ptr noundef %addr, i32 noundef %lower, i32 noundef %upper) #0 {
entry:
  %addr.addr = alloca ptr, align 8
  %lower.addr = alloca i32, align 4
  %upper.addr = alloca i32, align 4
  store ptr %addr, ptr %addr.addr, align 8
  store i32 %lower, ptr %lower.addr, align 4
  store i32 %upper, ptr %upper.addr, align 4
  %0 = load ptr, ptr %addr.addr, align 8
  %1 = load i32, ptr %lower.addr, align 4
  %2 = load i32, ptr %upper.addr, align 4
  call void @_nocheck__trace_e1000e_tx_descr(ptr noundef %0, i32 noundef %1, i32 noundef %2)
  ret void
}

; Function Attrs: nounwind sspstrong uwtable
define internal void @e1000e_process_tx_desc(ptr noundef %core, ptr noundef %tx, ptr noundef %dp, i32 noundef %queue_index) #0 {
entry:
  %core.addr = alloca ptr, align 8
  %tx.addr = alloca ptr, align 8
  %dp.addr = alloca ptr, align 8
  %queue_index.addr = alloca i32, align 4
  %txd_lower = alloca i32, align 4
  %dtype = alloca i32, align 4
  %split_size = alloca i32, align 4
  %addr = alloca i64, align 8
  %xp = alloca ptr, align 8
  %eop = alloca i8, align 1
  store ptr %core, ptr %core.addr, align 8
  store ptr %tx, ptr %tx.addr, align 8
  store ptr %dp, ptr %dp.addr, align 8
  store i32 %queue_index, ptr %queue_index.addr, align 4
  %0 = load ptr, ptr %dp.addr, align 8
  %lower = getelementptr inbounds %struct.e1000_tx_desc, ptr %0, i32 0, i32 1
  %1 = load i32, ptr %lower, align 8
  %call = call i32 @le32_to_cpu(i32 noundef %1)
  store i32 %call, ptr %txd_lower, align 4
  %2 = load i32, ptr %txd_lower, align 4
  %and = and i32 %2, 537919488
  store i32 %and, ptr %dtype, align 4
  %3 = load i32, ptr %txd_lower, align 4
  %and1 = and i32 %3, 65535
  store i32 %and1, ptr %split_size, align 4
  %4 = load ptr, ptr %dp.addr, align 8
  store ptr %4, ptr %xp, align 8
  %5 = load i32, ptr %txd_lower, align 4
  %and2 = and i32 %5, 16777216
  %tobool = icmp ne i32 %and2, 0
  %frombool = zext i1 %tobool to i8
  store i8 %frombool, ptr %eop, align 1
  %6 = load i32, ptr %dtype, align 4
  %cmp = icmp eq i32 %6, 536870912
  br i1 %cmp, label %if.then, label %if.else

if.then:                                          ; preds = %entry
  %7 = load ptr, ptr %xp, align 8
  %8 = load ptr, ptr %tx.addr, align 8
  %props = getelementptr inbounds %struct.e1000e_tx, ptr %8, i32 0, i32 0
  call void @e1000x_read_tx_ctx_descr(ptr noundef %7, ptr noundef %props)
  %9 = load ptr, ptr %core.addr, align 8
  %10 = load ptr, ptr %xp, align 8
  %cmd_and_length = getelementptr inbounds %struct.e1000_context_desc, ptr %10, i32 0, i32 2
  %11 = load i32, ptr %cmd_and_length, align 4
  %call3 = call i32 @le32_to_cpu(i32 noundef %11)
  call void @e1000e_process_snap_option(ptr noundef %9, i32 noundef %call3)
  br label %if.end53

if.else:                                          ; preds = %entry
  %12 = load i32, ptr %dtype, align 4
  %cmp4 = icmp eq i32 %12, 537919488
  br i1 %cmp4, label %if.then5, label %if.else11

if.then5:                                         ; preds = %if.else
  %13 = load ptr, ptr %dp.addr, align 8
  %upper = getelementptr inbounds %struct.e1000_tx_desc, ptr %13, i32 0, i32 2
  %14 = load i32, ptr %upper, align 4
  %call6 = call i32 @le32_to_cpu(i32 noundef %14)
  %shr = lshr i32 %call6, 8
  %conv = trunc i32 %shr to i8
  %15 = load ptr, ptr %tx.addr, align 8
  %sum_needed = getelementptr inbounds %struct.e1000e_tx, ptr %15, i32 0, i32 2
  store i8 %conv, ptr %sum_needed, align 1
  %16 = load i32, ptr %txd_lower, align 4
  %and7 = and i32 %16, 67108864
  %tobool8 = icmp ne i32 %and7, 0
  %cond = select i1 %tobool8, i32 1, i32 0
  %tobool9 = icmp ne i32 %cond, 0
  %17 = load ptr, ptr %tx.addr, align 8
  %cptse = getelementptr inbounds %struct.e1000e_tx, ptr %17, i32 0, i32 3
  %frombool10 = zext i1 %tobool9 to i8
  store i8 %frombool10, ptr %cptse, align 2
  %18 = load ptr, ptr %core.addr, align 8
  %19 = load ptr, ptr %dp.addr, align 8
  call void @e1000e_process_ts_option(ptr noundef %18, ptr noundef %19)
  br label %if.end

if.else11:                                        ; preds = %if.else
  %20 = load ptr, ptr %core.addr, align 8
  %21 = load ptr, ptr %dp.addr, align 8
  call void @e1000e_process_ts_option(ptr noundef %20, ptr noundef %21)
  %22 = load ptr, ptr %tx.addr, align 8
  %cptse12 = getelementptr inbounds %struct.e1000e_tx, ptr %22, i32 0, i32 3
  store i8 0, ptr %cptse12, align 2
  br label %if.end

if.end:                                           ; preds = %if.else11, %if.then5
  br label %if.end13

if.end13:                                         ; preds = %if.end
  %23 = load ptr, ptr %dp.addr, align 8
  %buffer_addr = getelementptr inbounds %struct.e1000_tx_desc, ptr %23, i32 0, i32 0
  %24 = load i64, ptr %buffer_addr, align 8
  %call14 = call i64 @le64_to_cpu(i64 noundef %24)
  store i64 %call14, ptr %addr, align 8
  %25 = load ptr, ptr %tx.addr, align 8
  %skip_cp = getelementptr inbounds %struct.e1000e_tx, ptr %25, i32 0, i32 1
  %26 = load i8, ptr %skip_cp, align 4
  %tobool15 = trunc i8 %26 to i1
  br i1 %tobool15, label %if.end22, label %if.then16

if.then16:                                        ; preds = %if.end13
  %27 = load ptr, ptr %tx.addr, align 8
  %tx_pkt = getelementptr inbounds %struct.e1000e_tx, ptr %27, i32 0, i32 4
  %28 = load ptr, ptr %tx_pkt, align 8
  %29 = load ptr, ptr %core.addr, align 8
  %owner = getelementptr inbounds %struct.E1000Core, ptr %29, i32 0, i32 26
  %30 = load ptr, ptr %owner, align 8
  %31 = load i64, ptr %addr, align 8
  %32 = load i32, ptr %split_size, align 4
  %conv17 = zext i32 %32 to i64
  %call18 = call zeroext i1 @net_tx_pkt_add_raw_fragment_pci(ptr noundef %28, ptr noundef %30, i64 noundef %31, i64 noundef %conv17)
  br i1 %call18, label %if.end21, label %if.then19

if.then19:                                        ; preds = %if.then16
  %33 = load ptr, ptr %tx.addr, align 8
  %skip_cp20 = getelementptr inbounds %struct.e1000e_tx, ptr %33, i32 0, i32 1
  store i8 1, ptr %skip_cp20, align 4
  br label %if.end21

if.end21:                                         ; preds = %if.then19, %if.then16
  br label %if.end22

if.end22:                                         ; preds = %if.end21, %if.end13
  %34 = load i8, ptr %eop, align 1
  %tobool23 = trunc i8 %34 to i1
  br i1 %tobool23, label %if.then24, label %if.end53

if.then24:                                        ; preds = %if.end22
  %35 = load ptr, ptr %tx.addr, align 8
  %skip_cp25 = getelementptr inbounds %struct.e1000e_tx, ptr %35, i32 0, i32 1
  %36 = load i8, ptr %skip_cp25, align 4
  %tobool26 = trunc i8 %36 to i1
  br i1 %tobool26, label %if.end47, label %land.lhs.true

land.lhs.true:                                    ; preds = %if.then24
  %37 = load ptr, ptr %tx.addr, align 8
  %tx_pkt27 = getelementptr inbounds %struct.e1000e_tx, ptr %37, i32 0, i32 4
  %38 = load ptr, ptr %tx_pkt27, align 8
  %call28 = call zeroext i1 @net_tx_pkt_parse(ptr noundef %38)
  br i1 %call28, label %if.then30, label %if.end47

if.then30:                                        ; preds = %land.lhs.true
  %39 = load ptr, ptr %core.addr, align 8
  %mac = getelementptr inbounds %struct.E1000Core, ptr %39, i32 0, i32 0
  %arraydecay = getelementptr inbounds [32768 x i32], ptr %mac, i64 0, i64 0
  %call31 = call i32 @e1000x_vlan_enabled(ptr noundef %arraydecay)
  %tobool32 = icmp ne i32 %call31, 0
  br i1 %tobool32, label %land.lhs.true33, label %if.end42

land.lhs.true33:                                  ; preds = %if.then30
  %40 = load i32, ptr %txd_lower, align 4
  %call34 = call i32 @e1000x_is_vlan_txd(i32 noundef %40)
  %tobool35 = icmp ne i32 %call34, 0
  br i1 %tobool35, label %if.then36, label %if.end42

if.then36:                                        ; preds = %land.lhs.true33
  %41 = load ptr, ptr %tx.addr, align 8
  %tx_pkt37 = getelementptr inbounds %struct.e1000e_tx, ptr %41, i32 0, i32 4
  %42 = load ptr, ptr %tx_pkt37, align 8
  %43 = load ptr, ptr %dp.addr, align 8
  %upper38 = getelementptr inbounds %struct.e1000_tx_desc, ptr %43, i32 0, i32 2
  %special = getelementptr inbounds %struct.anon.23, ptr %upper38, i32 0, i32 2
  %44 = load i16, ptr %special, align 2
  %call39 = call zeroext i16 @le16_to_cpu(i16 noundef zeroext %44)
  %45 = load ptr, ptr %core.addr, align 8
  %mac40 = getelementptr inbounds %struct.E1000Core, ptr %45, i32 0, i32 0
  %arrayidx = getelementptr [32768 x i32], ptr %mac40, i64 0, i64 14
  %46 = load i32, ptr %arrayidx, align 8
  %conv41 = trunc i32 %46 to i16
  call void @net_tx_pkt_setup_vlan_header_ex(ptr noundef %42, i16 noundef zeroext %call39, i16 noundef zeroext %conv41)
  br label %if.end42

if.end42:                                         ; preds = %if.then36, %land.lhs.true33, %if.then30
  %47 = load ptr, ptr %core.addr, align 8
  %48 = load ptr, ptr %tx.addr, align 8
  %49 = load i32, ptr %queue_index.addr, align 4
  %call43 = call zeroext i1 @e1000e_tx_pkt_send(ptr noundef %47, ptr noundef %48, i32 noundef %49)
  br i1 %call43, label %if.then44, label %if.end46

if.then44:                                        ; preds = %if.end42
  %50 = load ptr, ptr %core.addr, align 8
  %51 = load ptr, ptr %tx.addr, align 8
  %tx_pkt45 = getelementptr inbounds %struct.e1000e_tx, ptr %51, i32 0, i32 4
  %52 = load ptr, ptr %tx_pkt45, align 8
  call void @e1000e_on_tx_done_update_stats(ptr noundef %50, ptr noundef %52)
  br label %if.end46

if.end46:                                         ; preds = %if.then44, %if.end42
  br label %if.end47

if.end47:                                         ; preds = %if.end46, %land.lhs.true, %if.then24
  %53 = load ptr, ptr %tx.addr, align 8
  %skip_cp48 = getelementptr inbounds %struct.e1000e_tx, ptr %53, i32 0, i32 1
  store i8 0, ptr %skip_cp48, align 4
  %54 = load ptr, ptr %tx.addr, align 8
  %tx_pkt49 = getelementptr inbounds %struct.e1000e_tx, ptr %54, i32 0, i32 4
  %55 = load ptr, ptr %tx_pkt49, align 8
  %56 = load ptr, ptr %core.addr, align 8
  %owner50 = getelementptr inbounds %struct.E1000Core, ptr %56, i32 0, i32 26
  %57 = load ptr, ptr %owner50, align 8
  call void @net_tx_pkt_reset(ptr noundef %55, ptr noundef @net_tx_pkt_unmap_frag_pci, ptr noundef %57)
  %58 = load ptr, ptr %tx.addr, align 8
  %sum_needed51 = getelementptr inbounds %struct.e1000e_tx, ptr %58, i32 0, i32 2
  store i8 0, ptr %sum_needed51, align 1
  %59 = load ptr, ptr %tx.addr, align 8
  %cptse52 = getelementptr inbounds %struct.e1000e_tx, ptr %59, i32 0, i32 3
  store i8 0, ptr %cptse52, align 2
  br label %if.end53

if.end53:                                         ; preds = %if.end47, %if.end22, %if.then
  ret void
}

; Function Attrs: nounwind sspstrong uwtable
define internal i32 @e1000e_txdesc_writeback(ptr noundef %core, i64 noundef %base, ptr noundef %dp, ptr noundef %ide, i32 noundef %queue_idx) #0 {
entry:
  %retval = alloca i32, align 4
  %core.addr = alloca ptr, align 8
  %base.addr = alloca i64, align 8
  %dp.addr = alloca ptr, align 8
  %ide.addr = alloca ptr, align 8
  %queue_idx.addr = alloca i32, align 4
  %txd_upper = alloca i32, align 4
  %txd_lower = alloca i32, align 4
  store ptr %core, ptr %core.addr, align 8
  store i64 %base, ptr %base.addr, align 8
  store ptr %dp, ptr %dp.addr, align 8
  store ptr %ide, ptr %ide.addr, align 8
  store i32 %queue_idx, ptr %queue_idx.addr, align 4
  %0 = load ptr, ptr %dp.addr, align 8
  %lower = getelementptr inbounds %struct.e1000_tx_desc, ptr %0, i32 0, i32 1
  %1 = load i32, ptr %lower, align 8
  %call = call i32 @le32_to_cpu(i32 noundef %1)
  store i32 %call, ptr %txd_lower, align 4
  %2 = load i32, ptr %txd_lower, align 4
  %and = and i32 %2, 134217728
  %tobool = icmp ne i32 %and, 0
  br i1 %tobool, label %if.end, label %land.lhs.true

land.lhs.true:                                    ; preds = %entry
  %3 = load ptr, ptr %core.addr, align 8
  %mac = getelementptr inbounds %struct.E1000Core, ptr %3, i32 0, i32 0
  %arrayidx = getelementptr [32768 x i32], ptr %mac, i64 0, i64 57
  %4 = load i32, ptr %arrayidx, align 4
  %conv = zext i32 %4 to i64
  %and1 = and i64 %conv, 2147483648
  %tobool2 = icmp ne i64 %and1, 0
  br i1 %tobool2, label %if.end, label %if.then

if.then:                                          ; preds = %land.lhs.true
  store i32 0, ptr %retval, align 4
  br label %return

if.end:                                           ; preds = %land.lhs.true, %entry
  %5 = load i32, ptr %txd_lower, align 4
  %and3 = and i32 %5, -2147483648
  %tobool4 = icmp ne i32 %and3, 0
  %cond = select i1 %tobool4, i32 1, i32 0
  %tobool5 = icmp ne i32 %cond, 0
  %6 = load ptr, ptr %ide.addr, align 8
  %frombool = zext i1 %tobool5 to i8
  store i8 %frombool, ptr %6, align 1
  %7 = load ptr, ptr %dp.addr, align 8
  %upper = getelementptr inbounds %struct.e1000_tx_desc, ptr %7, i32 0, i32 2
  %8 = load i32, ptr %upper, align 4
  %call6 = call i32 @le32_to_cpu(i32 noundef %8)
  %or = or i32 %call6, 1
  store i32 %or, ptr %txd_upper, align 4
  %9 = load i32, ptr %txd_upper, align 4
  %call7 = call i32 @cpu_to_le32(i32 noundef %9)
  %10 = load ptr, ptr %dp.addr, align 8
  %upper8 = getelementptr inbounds %struct.e1000_tx_desc, ptr %10, i32 0, i32 2
  store i32 %call7, ptr %upper8, align 4
  %11 = load ptr, ptr %core.addr, align 8
  %owner = getelementptr inbounds %struct.E1000Core, ptr %11, i32 0, i32 26
  %12 = load ptr, ptr %owner, align 8
  %13 = load i64, ptr %base.addr, align 8
  %14 = load ptr, ptr %dp.addr, align 8
  %upper9 = getelementptr inbounds %struct.e1000_tx_desc, ptr %14, i32 0, i32 2
  %15 = load ptr, ptr %dp.addr, align 8
  %sub.ptr.lhs.cast = ptrtoint ptr %upper9 to i64
  %sub.ptr.rhs.cast = ptrtoint ptr %15 to i64
  %sub.ptr.sub = sub i64 %sub.ptr.lhs.cast, %sub.ptr.rhs.cast
  %add = add i64 %13, %sub.ptr.sub
  %16 = load ptr, ptr %dp.addr, align 8
  %upper10 = getelementptr inbounds %struct.e1000_tx_desc, ptr %16, i32 0, i32 2
  %call11 = call i32 @pci_dma_write(ptr noundef %12, i64 noundef %add, ptr noundef %upper10, i64 noundef 4)
  %17 = load ptr, ptr %core.addr, align 8
  %18 = load i32, ptr %queue_idx.addr, align 4
  %call12 = call i32 @e1000e_tx_wb_interrupt_cause(ptr noundef %17, i32 noundef %18)
  store i32 %call12, ptr %retval, align 4
  br label %return

return:                                           ; preds = %if.end, %if.then
  %19 = load i32, ptr %retval, align 4
  ret i32 %19
}

; Function Attrs: nounwind sspstrong uwtable
define internal zeroext i1 @e1000e_intrmgr_delay_tx_causes(ptr noundef %core, ptr noundef %causes) #0 {
entry:
  %retval = alloca i1, align 1
  %core.addr = alloca ptr, align 8
  %causes.addr = alloca ptr, align 8
  store ptr %core, ptr %core.addr, align 8
  store ptr %causes, ptr %causes.addr, align 8
  %0 = load ptr, ptr %core.addr, align 8
  %owner = getelementptr inbounds %struct.E1000Core, ptr %0, i32 0, i32 26
  %1 = load ptr, ptr %owner, align 8
  %call = call i32 @msix_enabled(ptr noundef %1)
  %tobool = icmp ne i32 %call, 0
  br i1 %tobool, label %if.then, label %if.end

if.then:                                          ; preds = %entry
  store i1 false, ptr %retval, align 1
  br label %return

if.end:                                           ; preds = %entry
  %2 = load ptr, ptr %causes.addr, align 8
  %3 = load i32, ptr %2, align 4
  %and = and i32 %3, 12582915
  %4 = load ptr, ptr %core.addr, align 8
  %delayed_causes = getelementptr inbounds %struct.E1000Core, ptr %4, i32 0, i32 12
  %5 = load i32, ptr %delayed_causes, align 8
  %or = or i32 %5, %and
  store i32 %or, ptr %delayed_causes, align 8
  %6 = load ptr, ptr %causes.addr, align 8
  %7 = load i32, ptr %6, align 4
  %and1 = and i32 %7, -12582916
  store i32 %and1, ptr %6, align 4
  %8 = load ptr, ptr %causes.addr, align 8
  %9 = load i32, ptr %8, align 4
  %cmp = icmp ne i32 %9, 0
  br i1 %cmp, label %if.then2, label %if.end3

if.then2:                                         ; preds = %if.end
  store i1 false, ptr %retval, align 1
  br label %return

if.end3:                                          ; preds = %if.end
  %10 = load ptr, ptr %core.addr, align 8
  %tidv = getelementptr inbounds %struct.E1000Core, ptr %10, i32 0, i32 17
  call void @e1000e_intrmgr_rearm_timer(ptr noundef %tidv)
  %11 = load ptr, ptr %core.addr, align 8
  %tadv = getelementptr inbounds %struct.E1000Core, ptr %11, i32 0, i32 16
  %running = getelementptr inbounds %struct.E1000IntrDelayTimer_st, ptr %tadv, i32 0, i32 1
  %12 = load i8, ptr %running, align 8
  %tobool4 = trunc i8 %12 to i1
  br i1 %tobool4, label %if.end8, label %land.lhs.true

land.lhs.true:                                    ; preds = %if.end3
  %13 = load ptr, ptr %core.addr, align 8
  %mac = getelementptr inbounds %struct.E1000Core, ptr %13, i32 0, i32 0
  %arrayidx = getelementptr [32768 x i32], ptr %mac, i64 0, i64 3595
  %14 = load i32, ptr %arrayidx, align 4
  %cmp5 = icmp ne i32 %14, 0
  br i1 %cmp5, label %if.then6, label %if.end8

if.then6:                                         ; preds = %land.lhs.true
  %15 = load ptr, ptr %core.addr, align 8
  %tadv7 = getelementptr inbounds %struct.E1000Core, ptr %15, i32 0, i32 16
  call void @e1000e_intrmgr_rearm_timer(ptr noundef %tadv7)
  br label %if.end8

if.end8:                                          ; preds = %if.then6, %land.lhs.true, %if.end3
  store i1 true, ptr %retval, align 1
  br label %return

return:                                           ; preds = %if.end8, %if.then2, %if.then
  %16 = load i1, ptr %retval, align 1
  ret i1 %16
}

declare void @net_tx_pkt_reset(ptr noundef, ptr noundef, ptr noundef) #1

declare void @net_tx_pkt_unmap_frag_pci(ptr noundef, ptr noundef, i64 noundef) #1

; Function Attrs: nounwind sspstrong uwtable
define internal void @_nocheck__trace_e1000e_tx_disabled() #0 {
entry:
  %_now = alloca %struct.timeval, align 8
  %0 = load i32, ptr @trace_events_enabled_count, align 4
  %tobool = icmp ne i32 %0, 0
  %lnot = xor i1 %tobool, true
  %lnot1 = xor i1 %lnot, true
  %lnot.ext = zext i1 %lnot1 to i32
  %conv = sext i32 %lnot.ext to i64
  %tobool2 = icmp ne i64 %conv, 0
  br i1 %tobool2, label %land.lhs.true, label %if.end11

land.lhs.true:                                    ; preds = %entry
  %1 = load i16, ptr @_TRACE_E1000E_TX_DISABLED_DSTATE, align 2
  %conv3 = zext i16 %1 to i32
  %tobool4 = icmp ne i32 %conv3, 0
  br i1 %tobool4, label %land.lhs.true5, label %if.end11

land.lhs.true5:                                   ; preds = %land.lhs.true
  %call = call zeroext i1 @qemu_loglevel_mask(i32 noundef 32768)
  br i1 %call, label %if.then, label %if.end11

if.then:                                          ; preds = %land.lhs.true5
  %2 = load i8, ptr @message_with_timestamp, align 1
  %tobool7 = trunc i8 %2 to i1
  br i1 %tobool7, label %if.then8, label %if.else

if.then8:                                         ; preds = %if.then
  %call9 = call i32 @gettimeofday(ptr noundef %_now, ptr noundef null) #10
  %call10 = call i32 @qemu_get_thread_id()
  %tv_sec = getelementptr inbounds %struct.timeval, ptr %_now, i32 0, i32 0
  %3 = load i64, ptr %tv_sec, align 8
  %tv_usec = getelementptr inbounds %struct.timeval, ptr %_now, i32 0, i32 1
  %4 = load i64, ptr %tv_usec, align 8
  call void (ptr, ...) @qemu_log(ptr noundef @.str.161, i32 noundef %call10, i64 noundef %3, i64 noundef %4)
  br label %if.end

if.else:                                          ; preds = %if.then
  call void (ptr, ...) @qemu_log(ptr noundef @.str.162)
  br label %if.end

if.end:                                           ; preds = %if.else, %if.then8
  br label %if.end11

if.end11:                                         ; preds = %if.end, %land.lhs.true5, %land.lhs.true, %entry
  ret void
}

; Function Attrs: nounwind sspstrong uwtable
define internal void @_nocheck__trace_e1000e_tx_descr(ptr noundef %addr, i32 noundef %lower, i32 noundef %upper) #0 {
entry:
  %addr.addr = alloca ptr, align 8
  %lower.addr = alloca i32, align 4
  %upper.addr = alloca i32, align 4
  %_now = alloca %struct.timeval, align 8
  store ptr %addr, ptr %addr.addr, align 8
  store i32 %lower, ptr %lower.addr, align 4
  store i32 %upper, ptr %upper.addr, align 4
  %0 = load i32, ptr @trace_events_enabled_count, align 4
  %tobool = icmp ne i32 %0, 0
  %lnot = xor i1 %tobool, true
  %lnot1 = xor i1 %lnot, true
  %lnot.ext = zext i1 %lnot1 to i32
  %conv = sext i32 %lnot.ext to i64
  %tobool2 = icmp ne i64 %conv, 0
  br i1 %tobool2, label %land.lhs.true, label %if.end11

land.lhs.true:                                    ; preds = %entry
  %1 = load i16, ptr @_TRACE_E1000E_TX_DESCR_DSTATE, align 2
  %conv3 = zext i16 %1 to i32
  %tobool4 = icmp ne i32 %conv3, 0
  br i1 %tobool4, label %land.lhs.true5, label %if.end11

land.lhs.true5:                                   ; preds = %land.lhs.true
  %call = call zeroext i1 @qemu_loglevel_mask(i32 noundef 32768)
  br i1 %call, label %if.then, label %if.end11

if.then:                                          ; preds = %land.lhs.true5
  %2 = load i8, ptr @message_with_timestamp, align 1
  %tobool7 = trunc i8 %2 to i1
  br i1 %tobool7, label %if.then8, label %if.else

if.then8:                                         ; preds = %if.then
  %call9 = call i32 @gettimeofday(ptr noundef %_now, ptr noundef null) #10
  %call10 = call i32 @qemu_get_thread_id()
  %tv_sec = getelementptr inbounds %struct.timeval, ptr %_now, i32 0, i32 0
  %3 = load i64, ptr %tv_sec, align 8
  %tv_usec = getelementptr inbounds %struct.timeval, ptr %_now, i32 0, i32 1
  %4 = load i64, ptr %tv_usec, align 8
  %5 = load ptr, ptr %addr.addr, align 8
  %6 = load i32, ptr %lower.addr, align 4
  %7 = load i32, ptr %upper.addr, align 4
  call void (ptr, ...) @qemu_log(ptr noundef @.str.163, i32 noundef %call10, i64 noundef %3, i64 noundef %4, ptr noundef %5, i32 noundef %6, i32 noundef %7)
  br label %if.end

if.else:                                          ; preds = %if.then
  %8 = load ptr, ptr %addr.addr, align 8
  %9 = load i32, ptr %lower.addr, align 4
  %10 = load i32, ptr %upper.addr, align 4
  call void (ptr, ...) @qemu_log(ptr noundef @.str.164, ptr noundef %8, i32 noundef %9, i32 noundef %10)
  br label %if.end

if.end:                                           ; preds = %if.else, %if.then8
  br label %if.end11

if.end11:                                         ; preds = %if.end, %land.lhs.true5, %land.lhs.true, %entry
  ret void
}

declare void @e1000x_read_tx_ctx_descr(ptr noundef, ptr noundef) #1

; Function Attrs: nounwind sspstrong uwtable
define internal void @e1000e_process_snap_option(ptr noundef %core, i32 noundef %cmd_and_length) #0 {
entry:
  %core.addr = alloca ptr, align 8
  %cmd_and_length.addr = alloca i32, align 4
  store ptr %core, ptr %core.addr, align 8
  store i32 %cmd_and_length, ptr %cmd_and_length.addr, align 4
  %0 = load i32, ptr %cmd_and_length.addr, align 4
  %and = and i32 %0, 1073741824
  %tobool = icmp ne i32 %and, 0
  br i1 %tobool, label %if.then, label %if.end

if.then:                                          ; preds = %entry
  call void @trace_e1000e_wrn_no_snap_support()
  br label %if.end

if.end:                                           ; preds = %if.then, %entry
  ret void
}

; Function Attrs: nounwind sspstrong uwtable
define internal void @e1000e_process_ts_option(ptr noundef %core, ptr noundef %dp) #0 {
entry:
  %core.addr = alloca ptr, align 8
  %dp.addr = alloca ptr, align 8
  store ptr %core, ptr %core.addr, align 8
  store ptr %dp, ptr %dp.addr, align 8
  %0 = load ptr, ptr %dp.addr, align 8
  %upper = getelementptr inbounds %struct.e1000_tx_desc, ptr %0, i32 0, i32 2
  %1 = load i32, ptr %upper, align 4
  %call = call i32 @le32_to_cpu(i32 noundef %1)
  %and = and i32 %call, 16
  %tobool = icmp ne i32 %and, 0
  br i1 %tobool, label %if.then, label %if.end

if.then:                                          ; preds = %entry
  call void @trace_e1000e_wrn_no_ts_support()
  br label %if.end

if.end:                                           ; preds = %if.then, %entry
  ret void
}

declare zeroext i1 @net_tx_pkt_add_raw_fragment_pci(ptr noundef, ptr noundef, i64 noundef, i64 noundef) #1

declare zeroext i1 @net_tx_pkt_parse(ptr noundef) #1

; Function Attrs: nounwind sspstrong uwtable
define internal i32 @e1000x_is_vlan_txd(i32 noundef %txd_lower) #0 {
entry:
  %txd_lower.addr = alloca i32, align 4
  store i32 %txd_lower, ptr %txd_lower.addr, align 4
  %0 = load i32, ptr %txd_lower.addr, align 4
  %and = and i32 %0, 1073741824
  %cmp = icmp ne i32 %and, 0
  %conv = zext i1 %cmp to i32
  ret i32 %conv
}

declare void @net_tx_pkt_setup_vlan_header_ex(ptr noundef, i16 noundef zeroext, i16 noundef zeroext) #1

; Function Attrs: nounwind sspstrong uwtable
define internal zeroext i16 @le16_to_cpu(i16 noundef zeroext %v) #0 {
entry:
  %v.addr = alloca i16, align 2
  store i16 %v, ptr %v.addr, align 2
  %0 = load i16, ptr %v.addr, align 2
  ret i16 %0
}

; Function Attrs: nounwind sspstrong uwtable
define internal zeroext i1 @e1000e_tx_pkt_send(ptr noundef %core, ptr noundef %tx, i32 noundef %queue_index) #0 {
entry:
  %retval = alloca i1, align 1
  %core.addr = alloca ptr, align 8
  %tx.addr = alloca ptr, align 8
  %queue_index.addr = alloca i32, align 4
  %target_queue = alloca i32, align 4
  %_a5 = alloca i32, align 4
  %_b6 = alloca i32, align 4
  %tmp = alloca i32, align 4
  %queue = alloca ptr, align 8
  store ptr %core, ptr %core.addr, align 8
  store ptr %tx, ptr %tx.addr, align 8
  store i32 %queue_index, ptr %queue_index.addr, align 4
  %0 = load ptr, ptr %core.addr, align 8
  %max_queue_num = getelementptr inbounds %struct.E1000Core, ptr %0, i32 0, i32 11
  %1 = load i32, ptr %max_queue_num, align 4
  store i32 %1, ptr %_a5, align 4
  %2 = load i32, ptr %queue_index.addr, align 4
  store i32 %2, ptr %_b6, align 4
  %3 = load i32, ptr %_a5, align 4
  %4 = load i32, ptr %_b6, align 4
  %cmp = icmp slt i32 %3, %4
  br i1 %cmp, label %cond.true, label %cond.false

cond.true:                                        ; preds = %entry
  %5 = load i32, ptr %_a5, align 4
  br label %cond.end

cond.false:                                       ; preds = %entry
  %6 = load i32, ptr %_b6, align 4
  br label %cond.end

cond.end:                                         ; preds = %cond.false, %cond.true
  %cond = phi i32 [ %5, %cond.true ], [ %6, %cond.false ]
  store i32 %cond, ptr %tmp, align 4
  %7 = load i32, ptr %tmp, align 4
  store i32 %7, ptr %target_queue, align 4
  %8 = load ptr, ptr %core.addr, align 8
  %owner_nic = getelementptr inbounds %struct.E1000Core, ptr %8, i32 0, i32 25
  %9 = load ptr, ptr %owner_nic, align 8
  %10 = load i32, ptr %target_queue, align 4
  %call = call ptr @qemu_get_subqueue(ptr noundef %9, i32 noundef %10)
  store ptr %call, ptr %queue, align 8
  %11 = load ptr, ptr %core.addr, align 8
  %12 = load ptr, ptr %tx.addr, align 8
  %call1 = call zeroext i1 @e1000e_setup_tx_offloads(ptr noundef %11, ptr noundef %12)
  br i1 %call1, label %if.end, label %if.then

if.then:                                          ; preds = %cond.end
  store i1 false, ptr %retval, align 1
  br label %return

if.end:                                           ; preds = %cond.end
  %13 = load ptr, ptr %tx.addr, align 8
  %tx_pkt = getelementptr inbounds %struct.e1000e_tx, ptr %13, i32 0, i32 4
  %14 = load ptr, ptr %tx_pkt, align 8
  call void @net_tx_pkt_dump(ptr noundef %14)
  %15 = load ptr, ptr %core.addr, align 8
  %phy = getelementptr inbounds %struct.E1000Core, ptr %15, i32 0, i32 1
  %arrayidx = getelementptr [7 x [32 x i16]], ptr %phy, i64 0, i64 0
  %arrayidx2 = getelementptr [32 x i16], ptr %arrayidx, i64 0, i64 0
  %16 = load i16, ptr %arrayidx2, align 8
  %conv = zext i16 %16 to i32
  %and = and i32 %conv, 16384
  %tobool = icmp ne i32 %and, 0
  br i1 %tobool, label %if.then7, label %lor.lhs.false

lor.lhs.false:                                    ; preds = %if.end
  %17 = load ptr, ptr %core.addr, align 8
  %mac = getelementptr inbounds %struct.E1000Core, ptr %17, i32 0, i32 0
  %arrayidx3 = getelementptr [32768 x i32], ptr %mac, i64 0, i64 64
  %18 = load i32, ptr %arrayidx3, align 8
  %and4 = and i32 %18, 64
  %cmp5 = icmp eq i32 %and4, 64
  br i1 %cmp5, label %if.then7, label %if.else

if.then7:                                         ; preds = %lor.lhs.false, %if.end
  %19 = load ptr, ptr %tx.addr, align 8
  %tx_pkt8 = getelementptr inbounds %struct.e1000e_tx, ptr %19, i32 0, i32 4
  %20 = load ptr, ptr %tx_pkt8, align 8
  %21 = load ptr, ptr %core.addr, align 8
  %call9 = call zeroext i1 @net_tx_pkt_send_custom(ptr noundef %20, i1 noundef zeroext false, ptr noundef @e1000e_tx_pkt_callback, ptr noundef %21)
  store i1 %call9, ptr %retval, align 1
  br label %return

if.else:                                          ; preds = %lor.lhs.false
  %22 = load ptr, ptr %tx.addr, align 8
  %tx_pkt10 = getelementptr inbounds %struct.e1000e_tx, ptr %22, i32 0, i32 4
  %23 = load ptr, ptr %tx_pkt10, align 8
  %24 = load ptr, ptr %queue, align 8
  %call11 = call zeroext i1 @net_tx_pkt_send(ptr noundef %23, ptr noundef %24)
  store i1 %call11, ptr %retval, align 1
  br label %return

return:                                           ; preds = %if.else, %if.then7, %if.then
  %25 = load i1, ptr %retval, align 1
  ret i1 %25
}

; Function Attrs: nounwind sspstrong uwtable
define internal void @e1000e_on_tx_done_update_stats(ptr noundef %core, ptr noundef %tx_pkt) #0 {
entry:
  %core.addr = alloca ptr, align 8
  %tx_pkt.addr = alloca ptr, align 8
  %tot_len = alloca i64, align 8
  store ptr %core, ptr %core.addr, align 8
  store ptr %tx_pkt, ptr %tx_pkt.addr, align 8
  %0 = load ptr, ptr %tx_pkt.addr, align 8
  %call = call i64 @net_tx_pkt_get_total_len(ptr noundef %0)
  %add = add i64 %call, 4
  store i64 %add, ptr %tot_len, align 8
  %1 = load ptr, ptr %core.addr, align 8
  %mac = getelementptr inbounds %struct.E1000Core, ptr %1, i32 0, i32 0
  %arraydecay = getelementptr inbounds [32768 x i32], ptr %mac, i64 0, i64 0
  %2 = load i64, ptr %tot_len, align 8
  %conv = trunc i64 %2 to i32
  call void @e1000x_increase_size_stats(ptr noundef %arraydecay, ptr noundef @e1000e_on_tx_done_update_stats.PTCregs, i32 noundef %conv)
  %3 = load ptr, ptr %core.addr, align 8
  %mac1 = getelementptr inbounds %struct.E1000Core, ptr %3, i32 0, i32 0
  %arraydecay2 = getelementptr inbounds [32768 x i32], ptr %mac1, i64 0, i64 0
  call void @e1000x_inc_reg_if_not_full(ptr noundef %arraydecay2, i32 noundef 4149)
  %4 = load ptr, ptr %core.addr, align 8
  %mac3 = getelementptr inbounds %struct.E1000Core, ptr %4, i32 0, i32 0
  %arraydecay4 = getelementptr inbounds [32768 x i32], ptr %mac3, i64 0, i64 0
  %5 = load i64, ptr %tot_len, align 8
  %conv5 = trunc i64 %5 to i32
  call void @e1000x_grow_8reg_if_not_full(ptr noundef %arraydecay4, i32 noundef 4146, i32 noundef %conv5)
  %6 = load ptr, ptr %tx_pkt.addr, align 8
  %call6 = call i32 @net_tx_pkt_get_packet_type(ptr noundef %6)
  switch i32 %call6, label %sw.default [
    i32 -1430533119, label %sw.bb
    i32 -1430533118, label %sw.bb9
    i32 -1430533120, label %sw.bb12
  ]

sw.bb:                                            ; preds = %entry
  %7 = load ptr, ptr %core.addr, align 8
  %mac7 = getelementptr inbounds %struct.E1000Core, ptr %7, i32 0, i32 0
  %arraydecay8 = getelementptr inbounds [32768 x i32], ptr %mac7, i64 0, i64 0
  call void @e1000x_inc_reg_if_not_full(ptr noundef %arraydecay8, i32 noundef 4157)
  br label %sw.epilog

sw.bb9:                                           ; preds = %entry
  %8 = load ptr, ptr %core.addr, align 8
  %mac10 = getelementptr inbounds %struct.E1000Core, ptr %8, i32 0, i32 0
  %arraydecay11 = getelementptr inbounds [32768 x i32], ptr %mac10, i64 0, i64 0
  call void @e1000x_inc_reg_if_not_full(ptr noundef %arraydecay11, i32 noundef 4156)
  br label %sw.epilog

sw.bb12:                                          ; preds = %entry
  br label %sw.epilog

sw.default:                                       ; preds = %entry
  br label %do.body

do.body:                                          ; preds = %sw.default
  call void @g_assertion_message_expr(ptr noundef null, ptr noundef @.str.3, i32 noundef 707, ptr noundef @__func__.e1000e_on_tx_done_update_stats, ptr noundef null) #11
  unreachable

do.end:                                           ; No predecessors!
  br label %sw.epilog

sw.epilog:                                        ; preds = %do.end, %sw.bb12, %sw.bb9, %sw.bb
  %9 = load ptr, ptr %core.addr, align 8
  %mac13 = getelementptr inbounds %struct.E1000Core, ptr %9, i32 0, i32 0
  %arraydecay14 = getelementptr inbounds [32768 x i32], ptr %mac13, i64 0, i64 0
  call void @e1000x_inc_reg_if_not_full(ptr noundef %arraydecay14, i32 noundef 4128)
  %10 = load ptr, ptr %core.addr, align 8
  %mac15 = getelementptr inbounds %struct.E1000Core, ptr %10, i32 0, i32 0
  %arraydecay16 = getelementptr inbounds [32768 x i32], ptr %mac15, i64 0, i64 0
  %11 = load i64, ptr %tot_len, align 8
  %conv17 = trunc i64 %11 to i32
  call void @e1000x_grow_8reg_if_not_full(ptr noundef %arraydecay16, i32 noundef 4132, i32 noundef %conv17)
  ret void
}

; Function Attrs: nounwind sspstrong uwtable
define internal void @trace_e1000e_wrn_no_snap_support() #0 {
entry:
  call void @_nocheck__trace_e1000e_wrn_no_snap_support()
  ret void
}

; Function Attrs: nounwind sspstrong uwtable
define internal void @_nocheck__trace_e1000e_wrn_no_snap_support() #0 {
entry:
  %_now = alloca %struct.timeval, align 8
  %0 = load i32, ptr @trace_events_enabled_count, align 4
  %tobool = icmp ne i32 %0, 0
  %lnot = xor i1 %tobool, true
  %lnot1 = xor i1 %lnot, true
  %lnot.ext = zext i1 %lnot1 to i32
  %conv = sext i32 %lnot.ext to i64
  %tobool2 = icmp ne i64 %conv, 0
  br i1 %tobool2, label %land.lhs.true, label %if.end11

land.lhs.true:                                    ; preds = %entry
  %1 = load i16, ptr @_TRACE_E1000E_WRN_NO_SNAP_SUPPORT_DSTATE, align 2
  %conv3 = zext i16 %1 to i32
  %tobool4 = icmp ne i32 %conv3, 0
  br i1 %tobool4, label %land.lhs.true5, label %if.end11

land.lhs.true5:                                   ; preds = %land.lhs.true
  %call = call zeroext i1 @qemu_loglevel_mask(i32 noundef 32768)
  br i1 %call, label %if.then, label %if.end11

if.then:                                          ; preds = %land.lhs.true5
  %2 = load i8, ptr @message_with_timestamp, align 1
  %tobool7 = trunc i8 %2 to i1
  br i1 %tobool7, label %if.then8, label %if.else

if.then8:                                         ; preds = %if.then
  %call9 = call i32 @gettimeofday(ptr noundef %_now, ptr noundef null) #10
  %call10 = call i32 @qemu_get_thread_id()
  %tv_sec = getelementptr inbounds %struct.timeval, ptr %_now, i32 0, i32 0
  %3 = load i64, ptr %tv_sec, align 8
  %tv_usec = getelementptr inbounds %struct.timeval, ptr %_now, i32 0, i32 1
  %4 = load i64, ptr %tv_usec, align 8
  call void (ptr, ...) @qemu_log(ptr noundef @.str.165, i32 noundef %call10, i64 noundef %3, i64 noundef %4)
  br label %if.end

if.else:                                          ; preds = %if.then
  call void (ptr, ...) @qemu_log(ptr noundef @.str.166)
  br label %if.end

if.end:                                           ; preds = %if.else, %if.then8
  br label %if.end11

if.end11:                                         ; preds = %if.end, %land.lhs.true5, %land.lhs.true, %entry
  ret void
}

; Function Attrs: nounwind sspstrong uwtable
define internal void @trace_e1000e_wrn_no_ts_support() #0 {
entry:
  call void @_nocheck__trace_e1000e_wrn_no_ts_support()
  ret void
}

; Function Attrs: nounwind sspstrong uwtable
define internal void @_nocheck__trace_e1000e_wrn_no_ts_support() #0 {
entry:
  %_now = alloca %struct.timeval, align 8
  %0 = load i32, ptr @trace_events_enabled_count, align 4
  %tobool = icmp ne i32 %0, 0
  %lnot = xor i1 %tobool, true
  %lnot1 = xor i1 %lnot, true
  %lnot.ext = zext i1 %lnot1 to i32
  %conv = sext i32 %lnot.ext to i64
  %tobool2 = icmp ne i64 %conv, 0
  br i1 %tobool2, label %land.lhs.true, label %if.end11

land.lhs.true:                                    ; preds = %entry
  %1 = load i16, ptr @_TRACE_E1000E_WRN_NO_TS_SUPPORT_DSTATE, align 2
  %conv3 = zext i16 %1 to i32
  %tobool4 = icmp ne i32 %conv3, 0
  br i1 %tobool4, label %land.lhs.true5, label %if.end11

land.lhs.true5:                                   ; preds = %land.lhs.true
  %call = call zeroext i1 @qemu_loglevel_mask(i32 noundef 32768)
  br i1 %call, label %if.then, label %if.end11

if.then:                                          ; preds = %land.lhs.true5
  %2 = load i8, ptr @message_with_timestamp, align 1
  %tobool7 = trunc i8 %2 to i1
  br i1 %tobool7, label %if.then8, label %if.else

if.then8:                                         ; preds = %if.then
  %call9 = call i32 @gettimeofday(ptr noundef %_now, ptr noundef null) #10
  %call10 = call i32 @qemu_get_thread_id()
  %tv_sec = getelementptr inbounds %struct.timeval, ptr %_now, i32 0, i32 0
  %3 = load i64, ptr %tv_sec, align 8
  %tv_usec = getelementptr inbounds %struct.timeval, ptr %_now, i32 0, i32 1
  %4 = load i64, ptr %tv_usec, align 8
  call void (ptr, ...) @qemu_log(ptr noundef @.str.167, i32 noundef %call10, i64 noundef %3, i64 noundef %4)
  br label %if.end

if.else:                                          ; preds = %if.then
  call void (ptr, ...) @qemu_log(ptr noundef @.str.168)
  br label %if.end

if.end:                                           ; preds = %if.else, %if.then8
  br label %if.end11

if.end11:                                         ; preds = %if.end, %land.lhs.true5, %land.lhs.true, %entry
  ret void
}

; Function Attrs: nounwind sspstrong uwtable
define internal zeroext i1 @e1000e_setup_tx_offloads(ptr noundef %core, ptr noundef %tx) #0 {
entry:
  %retval = alloca i1, align 1
  %core.addr = alloca ptr, align 8
  %tx.addr = alloca ptr, align 8
  store ptr %core, ptr %core.addr, align 8
  store ptr %tx, ptr %tx.addr, align 8
  %0 = load ptr, ptr %tx.addr, align 8
  %props = getelementptr inbounds %struct.e1000e_tx, ptr %0, i32 0, i32 0
  %tse = getelementptr inbounds %struct.e1000x_txd_props, ptr %props, i32 0, i32 11
  %1 = load i8, ptr %tse, align 2
  %tobool = trunc i8 %1 to i1
  br i1 %tobool, label %land.lhs.true, label %if.end5

land.lhs.true:                                    ; preds = %entry
  %2 = load ptr, ptr %tx.addr, align 8
  %cptse = getelementptr inbounds %struct.e1000e_tx, ptr %2, i32 0, i32 3
  %3 = load i8, ptr %cptse, align 2
  %tobool1 = trunc i8 %3 to i1
  br i1 %tobool1, label %if.then, label %if.end5

if.then:                                          ; preds = %land.lhs.true
  %4 = load ptr, ptr %tx.addr, align 8
  %tx_pkt = getelementptr inbounds %struct.e1000e_tx, ptr %4, i32 0, i32 4
  %5 = load ptr, ptr %tx_pkt, align 8
  %6 = load ptr, ptr %tx.addr, align 8
  %props2 = getelementptr inbounds %struct.e1000e_tx, ptr %6, i32 0, i32 0
  %mss = getelementptr inbounds %struct.e1000x_txd_props, ptr %props2, i32 0, i32 8
  %7 = load i16, ptr %mss, align 2
  %conv = zext i16 %7 to i32
  %call = call zeroext i1 @net_tx_pkt_build_vheader(ptr noundef %5, i1 noundef zeroext true, i1 noundef zeroext true, i32 noundef %conv)
  br i1 %call, label %if.end, label %if.then3

if.then3:                                         ; preds = %if.then
  store i1 false, ptr %retval, align 1
  br label %return

if.end:                                           ; preds = %if.then
  %8 = load ptr, ptr %tx.addr, align 8
  %tx_pkt4 = getelementptr inbounds %struct.e1000e_tx, ptr %8, i32 0, i32 4
  %9 = load ptr, ptr %tx_pkt4, align 8
  call void @net_tx_pkt_update_ip_checksums(ptr noundef %9)
  %10 = load ptr, ptr %core.addr, align 8
  %mac = getelementptr inbounds %struct.E1000Core, ptr %10, i32 0, i32 0
  %arraydecay = getelementptr inbounds [32768 x i32], ptr %mac, i64 0, i64 0
  call void @e1000x_inc_reg_if_not_full(ptr noundef %arraydecay, i32 noundef 4158)
  store i1 true, ptr %retval, align 1
  br label %return

if.end5:                                          ; preds = %land.lhs.true, %entry
  %11 = load ptr, ptr %tx.addr, align 8
  %sum_needed = getelementptr inbounds %struct.e1000e_tx, ptr %11, i32 0, i32 2
  %12 = load i8, ptr %sum_needed, align 1
  %conv6 = zext i8 %12 to i32
  %and = and i32 %conv6, 2
  %tobool7 = icmp ne i32 %and, 0
  br i1 %tobool7, label %if.then8, label %if.end13

if.then8:                                         ; preds = %if.end5
  %13 = load ptr, ptr %tx.addr, align 8
  %tx_pkt9 = getelementptr inbounds %struct.e1000e_tx, ptr %13, i32 0, i32 4
  %14 = load ptr, ptr %tx_pkt9, align 8
  %call10 = call zeroext i1 @net_tx_pkt_build_vheader(ptr noundef %14, i1 noundef zeroext false, i1 noundef zeroext true, i32 noundef 0)
  br i1 %call10, label %if.end12, label %if.then11

if.then11:                                        ; preds = %if.then8
  store i1 false, ptr %retval, align 1
  br label %return

if.end12:                                         ; preds = %if.then8
  br label %if.end13

if.end13:                                         ; preds = %if.end12, %if.end5
  %15 = load ptr, ptr %tx.addr, align 8
  %sum_needed14 = getelementptr inbounds %struct.e1000e_tx, ptr %15, i32 0, i32 2
  %16 = load i8, ptr %sum_needed14, align 1
  %conv15 = zext i8 %16 to i32
  %and16 = and i32 %conv15, 1
  %tobool17 = icmp ne i32 %and16, 0
  br i1 %tobool17, label %if.then18, label %if.end20

if.then18:                                        ; preds = %if.end13
  %17 = load ptr, ptr %tx.addr, align 8
  %tx_pkt19 = getelementptr inbounds %struct.e1000e_tx, ptr %17, i32 0, i32 4
  %18 = load ptr, ptr %tx_pkt19, align 8
  call void @net_tx_pkt_update_ip_hdr_checksum(ptr noundef %18)
  br label %if.end20

if.end20:                                         ; preds = %if.then18, %if.end13
  store i1 true, ptr %retval, align 1
  br label %return

return:                                           ; preds = %if.end20, %if.then11, %if.end, %if.then3
  %19 = load i1, ptr %retval, align 1
  ret i1 %19
}

declare void @net_tx_pkt_dump(ptr noundef) #1

declare zeroext i1 @net_tx_pkt_send_custom(ptr noundef, i1 noundef zeroext, ptr noundef, ptr noundef) #1

; Function Attrs: nounwind sspstrong uwtable
define internal void @e1000e_tx_pkt_callback(ptr noundef %core, ptr noundef %iov, i32 noundef %iovcnt, ptr noundef %virt_iov, i32 noundef %virt_iovcnt) #0 {
entry:
  %core.addr = alloca ptr, align 8
  %iov.addr = alloca ptr, align 8
  %iovcnt.addr = alloca i32, align 4
  %virt_iov.addr = alloca ptr, align 8
  %virt_iovcnt.addr = alloca i32, align 4
  store ptr %core, ptr %core.addr, align 8
  store ptr %iov, ptr %iov.addr, align 8
  store i32 %iovcnt, ptr %iovcnt.addr, align 4
  store ptr %virt_iov, ptr %virt_iov.addr, align 8
  store i32 %virt_iovcnt, ptr %virt_iovcnt.addr, align 4
  %0 = load ptr, ptr %core.addr, align 8
  %1 = load ptr, ptr %virt_iov.addr, align 8
  %2 = load i32, ptr %virt_iovcnt.addr, align 4
  %call = call i64 @e1000e_receive_internal(ptr noundef %0, ptr noundef %1, i32 noundef %2, i1 noundef zeroext true)
  ret void
}

declare zeroext i1 @net_tx_pkt_send(ptr noundef, ptr noundef) #1

declare zeroext i1 @net_tx_pkt_build_vheader(ptr noundef, i1 noundef zeroext, i1 noundef zeroext, i32 noundef) #1

declare void @net_tx_pkt_update_ip_checksums(ptr noundef) #1

declare void @net_tx_pkt_update_ip_hdr_checksum(ptr noundef) #1

declare i64 @net_tx_pkt_get_total_len(ptr noundef) #1

declare void @e1000x_increase_size_stats(ptr noundef, ptr noundef, i32 noundef) #1

; Function Attrs: nounwind sspstrong uwtable
define internal void @e1000x_grow_8reg_if_not_full(ptr noundef %mac, i32 noundef %index, i32 noundef %size) #0 {
entry:
  %mac.addr = alloca ptr, align 8
  %index.addr = alloca i32, align 4
  %size.addr = alloca i32, align 4
  %sum = alloca i64, align 8
  store ptr %mac, ptr %mac.addr, align 8
  store i32 %index, ptr %index.addr, align 4
  store i32 %size, ptr %size.addr, align 4
  %0 = load ptr, ptr %mac.addr, align 8
  %1 = load i32, ptr %index.addr, align 4
  %idxprom = sext i32 %1 to i64
  %arrayidx = getelementptr i32, ptr %0, i64 %idxprom
  %2 = load i32, ptr %arrayidx, align 4
  %conv = zext i32 %2 to i64
  %3 = load ptr, ptr %mac.addr, align 8
  %4 = load i32, ptr %index.addr, align 4
  %add = add i32 %4, 1
  %idxprom1 = sext i32 %add to i64
  %arrayidx2 = getelementptr i32, ptr %3, i64 %idxprom1
  %5 = load i32, ptr %arrayidx2, align 4
  %conv3 = zext i32 %5 to i64
  %shl = shl i64 %conv3, 32
  %or = or i64 %conv, %shl
  store i64 %or, ptr %sum, align 8
  %6 = load i64, ptr %sum, align 8
  %7 = load i32, ptr %size.addr, align 4
  %conv4 = sext i32 %7 to i64
  %add5 = add i64 %6, %conv4
  %8 = load i64, ptr %sum, align 8
  %cmp = icmp ult i64 %add5, %8
  br i1 %cmp, label %if.then, label %if.else

if.then:                                          ; preds = %entry
  store i64 -1, ptr %sum, align 8
  br label %if.end

if.else:                                          ; preds = %entry
  %9 = load i32, ptr %size.addr, align 4
  %conv7 = sext i32 %9 to i64
  %10 = load i64, ptr %sum, align 8
  %add8 = add i64 %10, %conv7
  store i64 %add8, ptr %sum, align 8
  br label %if.end

if.end:                                           ; preds = %if.else, %if.then
  %11 = load i64, ptr %sum, align 8
  %conv9 = trunc i64 %11 to i32
  %12 = load ptr, ptr %mac.addr, align 8
  %13 = load i32, ptr %index.addr, align 4
  %idxprom10 = sext i32 %13 to i64
  %arrayidx11 = getelementptr i32, ptr %12, i64 %idxprom10
  store i32 %conv9, ptr %arrayidx11, align 4
  %14 = load i64, ptr %sum, align 8
  %shr = lshr i64 %14, 32
  %conv12 = trunc i64 %shr to i32
  %15 = load ptr, ptr %mac.addr, align 8
  %16 = load i32, ptr %index.addr, align 4
  %add13 = add i32 %16, 1
  %idxprom14 = sext i32 %add13 to i64
  %arrayidx15 = getelementptr i32, ptr %15, i64 %idxprom14
  store i32 %conv12, ptr %arrayidx15, align 4
  ret void
}

declare i32 @net_tx_pkt_get_packet_type(ptr noundef) #1

; Function Attrs: nounwind sspstrong uwtable
define internal i32 @e1000e_tx_wb_interrupt_cause(ptr noundef %core, i32 noundef %queue_idx) #0 {
entry:
  %retval = alloca i32, align 4
  %core.addr = alloca ptr, align 8
  %queue_idx.addr = alloca i32, align 4
  store ptr %core, ptr %core.addr, align 8
  store i32 %queue_idx, ptr %queue_idx.addr, align 4
  %0 = load ptr, ptr %core.addr, align 8
  %owner = getelementptr inbounds %struct.E1000Core, ptr %0, i32 0, i32 26
  %1 = load ptr, ptr %owner, align 8
  %call = call i32 @msix_enabled(ptr noundef %1)
  %tobool = icmp ne i32 %call, 0
  br i1 %tobool, label %if.end, label %if.then

if.then:                                          ; preds = %entry
  store i32 1, ptr %retval, align 4
  br label %return

if.end:                                           ; preds = %entry
  %2 = load i32, ptr %queue_idx.addr, align 4
  %cmp = icmp eq i32 %2, 0
  %cond = select i1 %cmp, i32 4194304, i32 8388608
  store i32 %cond, ptr %retval, align 4
  br label %return

return:                                           ; preds = %if.end, %if.then
  %3 = load i32, ptr %retval, align 4
  ret i32 %3
}

; Function Attrs: nounwind sspstrong uwtable
define internal void @trace_e1000e_rx_set_rdt(i32 noundef %queue_idx, i32 noundef %val) #0 {
entry:
  %queue_idx.addr = alloca i32, align 4
  %val.addr = alloca i32, align 4
  store i32 %queue_idx, ptr %queue_idx.addr, align 4
  store i32 %val, ptr %val.addr, align 4
  %0 = load i32, ptr %queue_idx.addr, align 4
  %1 = load i32, ptr %val.addr, align 4
  call void @_nocheck__trace_e1000e_rx_set_rdt(i32 noundef %0, i32 noundef %1)
  ret void
}

; Function Attrs: nounwind sspstrong uwtable
define internal i32 @e1000e_mq_queue_idx(i32 noundef %base_reg_idx, i32 noundef %reg_idx) #0 {
entry:
  %base_reg_idx.addr = alloca i32, align 4
  %reg_idx.addr = alloca i32, align 4
  store i32 %base_reg_idx, ptr %base_reg_idx.addr, align 4
  store i32 %reg_idx, ptr %reg_idx.addr, align 4
  %0 = load i32, ptr %reg_idx.addr, align 4
  %1 = load i32, ptr %base_reg_idx.addr, align 4
  %sub = sub i32 %0, %1
  %div = sdiv i32 %sub, 64
  ret i32 %div
}

; Function Attrs: nounwind sspstrong uwtable
define internal void @_nocheck__trace_e1000e_rx_set_rdt(i32 noundef %queue_idx, i32 noundef %val) #0 {
entry:
  %queue_idx.addr = alloca i32, align 4
  %val.addr = alloca i32, align 4
  %_now = alloca %struct.timeval, align 8
  store i32 %queue_idx, ptr %queue_idx.addr, align 4
  store i32 %val, ptr %val.addr, align 4
  %0 = load i32, ptr @trace_events_enabled_count, align 4
  %tobool = icmp ne i32 %0, 0
  %lnot = xor i1 %tobool, true
  %lnot1 = xor i1 %lnot, true
  %lnot.ext = zext i1 %lnot1 to i32
  %conv = sext i32 %lnot.ext to i64
  %tobool2 = icmp ne i64 %conv, 0
  br i1 %tobool2, label %land.lhs.true, label %if.end11

land.lhs.true:                                    ; preds = %entry
  %1 = load i16, ptr @_TRACE_E1000E_RX_SET_RDT_DSTATE, align 2
  %conv3 = zext i16 %1 to i32
  %tobool4 = icmp ne i32 %conv3, 0
  br i1 %tobool4, label %land.lhs.true5, label %if.end11

land.lhs.true5:                                   ; preds = %land.lhs.true
  %call = call zeroext i1 @qemu_loglevel_mask(i32 noundef 32768)
  br i1 %call, label %if.then, label %if.end11

if.then:                                          ; preds = %land.lhs.true5
  %2 = load i8, ptr @message_with_timestamp, align 1
  %tobool7 = trunc i8 %2 to i1
  br i1 %tobool7, label %if.then8, label %if.else

if.then8:                                         ; preds = %if.then
  %call9 = call i32 @gettimeofday(ptr noundef %_now, ptr noundef null) #10
  %call10 = call i32 @qemu_get_thread_id()
  %tv_sec = getelementptr inbounds %struct.timeval, ptr %_now, i32 0, i32 0
  %3 = load i64, ptr %tv_sec, align 8
  %tv_usec = getelementptr inbounds %struct.timeval, ptr %_now, i32 0, i32 1
  %4 = load i64, ptr %tv_usec, align 8
  %5 = load i32, ptr %queue_idx.addr, align 4
  %6 = load i32, ptr %val.addr, align 4
  call void (ptr, ...) @qemu_log(ptr noundef @.str.171, i32 noundef %call10, i64 noundef %3, i64 noundef %4, i32 noundef %5, i32 noundef %6)
  br label %if.end

if.else:                                          ; preds = %if.then
  %7 = load i32, ptr %queue_idx.addr, align 4
  %8 = load i32, ptr %val.addr, align 4
  call void (ptr, ...) @qemu_log(ptr noundef @.str.172, i32 noundef %7, i32 noundef %8)
  br label %if.end

if.end:                                           ; preds = %if.else, %if.then8
  br label %if.end11

if.end11:                                         ; preds = %if.end, %land.lhs.true5, %land.lhs.true, %entry
  ret void
}

; Function Attrs: nounwind sspstrong uwtable
define internal void @trace_e1000e_irq_rdtr_fpd_running() #0 {
entry:
  call void @_nocheck__trace_e1000e_irq_rdtr_fpd_running()
  ret void
}

; Function Attrs: nounwind sspstrong uwtable
define internal void @e1000e_intrmgr_fire_delayed_interrupts(ptr noundef %core) #0 {
entry:
  %core.addr = alloca ptr, align 8
  store ptr %core, ptr %core.addr, align 8
  call void @trace_e1000e_irq_fire_delayed_interrupts()
  %0 = load ptr, ptr %core.addr, align 8
  call void @e1000e_set_interrupt_cause(ptr noundef %0, i32 noundef 0)
  ret void
}

; Function Attrs: nounwind sspstrong uwtable
define internal void @trace_e1000e_irq_rdtr_fpd_not_running() #0 {
entry:
  call void @_nocheck__trace_e1000e_irq_rdtr_fpd_not_running()
  ret void
}

; Function Attrs: nounwind sspstrong uwtable
define internal void @_nocheck__trace_e1000e_irq_rdtr_fpd_running() #0 {
entry:
  %_now = alloca %struct.timeval, align 8
  %0 = load i32, ptr @trace_events_enabled_count, align 4
  %tobool = icmp ne i32 %0, 0
  %lnot = xor i1 %tobool, true
  %lnot1 = xor i1 %lnot, true
  %lnot.ext = zext i1 %lnot1 to i32
  %conv = sext i32 %lnot.ext to i64
  %tobool2 = icmp ne i64 %conv, 0
  br i1 %tobool2, label %land.lhs.true, label %if.end11

land.lhs.true:                                    ; preds = %entry
  %1 = load i16, ptr @_TRACE_E1000E_IRQ_RDTR_FPD_RUNNING_DSTATE, align 2
  %conv3 = zext i16 %1 to i32
  %tobool4 = icmp ne i32 %conv3, 0
  br i1 %tobool4, label %land.lhs.true5, label %if.end11

land.lhs.true5:                                   ; preds = %land.lhs.true
  %call = call zeroext i1 @qemu_loglevel_mask(i32 noundef 32768)
  br i1 %call, label %if.then, label %if.end11

if.then:                                          ; preds = %land.lhs.true5
  %2 = load i8, ptr @message_with_timestamp, align 1
  %tobool7 = trunc i8 %2 to i1
  br i1 %tobool7, label %if.then8, label %if.else

if.then8:                                         ; preds = %if.then
  %call9 = call i32 @gettimeofday(ptr noundef %_now, ptr noundef null) #10
  %call10 = call i32 @qemu_get_thread_id()
  %tv_sec = getelementptr inbounds %struct.timeval, ptr %_now, i32 0, i32 0
  %3 = load i64, ptr %tv_sec, align 8
  %tv_usec = getelementptr inbounds %struct.timeval, ptr %_now, i32 0, i32 1
  %4 = load i64, ptr %tv_usec, align 8
  call void (ptr, ...) @qemu_log(ptr noundef @.str.173, i32 noundef %call10, i64 noundef %3, i64 noundef %4)
  br label %if.end

if.else:                                          ; preds = %if.then
  call void (ptr, ...) @qemu_log(ptr noundef @.str.174)
  br label %if.end

if.end:                                           ; preds = %if.else, %if.then8
  br label %if.end11

if.end11:                                         ; preds = %if.end, %land.lhs.true5, %land.lhs.true, %entry
  ret void
}

; Function Attrs: nounwind sspstrong uwtable
define internal void @trace_e1000e_irq_fire_delayed_interrupts() #0 {
entry:
  call void @_nocheck__trace_e1000e_irq_fire_delayed_interrupts()
  ret void
}

; Function Attrs: nounwind sspstrong uwtable
define internal void @_nocheck__trace_e1000e_irq_fire_delayed_interrupts() #0 {
entry:
  %_now = alloca %struct.timeval, align 8
  %0 = load i32, ptr @trace_events_enabled_count, align 4
  %tobool = icmp ne i32 %0, 0
  %lnot = xor i1 %tobool, true
  %lnot1 = xor i1 %lnot, true
  %lnot.ext = zext i1 %lnot1 to i32
  %conv = sext i32 %lnot.ext to i64
  %tobool2 = icmp ne i64 %conv, 0
  br i1 %tobool2, label %land.lhs.true, label %if.end11

land.lhs.true:                                    ; preds = %entry
  %1 = load i16, ptr @_TRACE_E1000E_IRQ_FIRE_DELAYED_INTERRUPTS_DSTATE, align 2
  %conv3 = zext i16 %1 to i32
  %tobool4 = icmp ne i32 %conv3, 0
  br i1 %tobool4, label %land.lhs.true5, label %if.end11

land.lhs.true5:                                   ; preds = %land.lhs.true
  %call = call zeroext i1 @qemu_loglevel_mask(i32 noundef 32768)
  br i1 %call, label %if.then, label %if.end11

if.then:                                          ; preds = %land.lhs.true5
  %2 = load i8, ptr @message_with_timestamp, align 1
  %tobool7 = trunc i8 %2 to i1
  br i1 %tobool7, label %if.then8, label %if.else

if.then8:                                         ; preds = %if.then
  %call9 = call i32 @gettimeofday(ptr noundef %_now, ptr noundef null) #10
  %call10 = call i32 @qemu_get_thread_id()
  %tv_sec = getelementptr inbounds %struct.timeval, ptr %_now, i32 0, i32 0
  %3 = load i64, ptr %tv_sec, align 8
  %tv_usec = getelementptr inbounds %struct.timeval, ptr %_now, i32 0, i32 1
  %4 = load i64, ptr %tv_usec, align 8
  call void (ptr, ...) @qemu_log(ptr noundef @.str.175, i32 noundef %call10, i64 noundef %3, i64 noundef %4)
  br label %if.end

if.else:                                          ; preds = %if.then
  call void (ptr, ...) @qemu_log(ptr noundef @.str.176)
  br label %if.end

if.end:                                           ; preds = %if.else, %if.then8
  br label %if.end11

if.end11:                                         ; preds = %if.end, %land.lhs.true5, %land.lhs.true, %entry
  ret void
}

; Function Attrs: nounwind sspstrong uwtable
define internal void @_nocheck__trace_e1000e_irq_rdtr_fpd_not_running() #0 {
entry:
  %_now = alloca %struct.timeval, align 8
  %0 = load i32, ptr @trace_events_enabled_count, align 4
  %tobool = icmp ne i32 %0, 0
  %lnot = xor i1 %tobool, true
  %lnot1 = xor i1 %lnot, true
  %lnot.ext = zext i1 %lnot1 to i32
  %conv = sext i32 %lnot.ext to i64
  %tobool2 = icmp ne i64 %conv, 0
  br i1 %tobool2, label %land.lhs.true, label %if.end11

land.lhs.true:                                    ; preds = %entry
  %1 = load i16, ptr @_TRACE_E1000E_IRQ_RDTR_FPD_NOT_RUNNING_DSTATE, align 2
  %conv3 = zext i16 %1 to i32
  %tobool4 = icmp ne i32 %conv3, 0
  br i1 %tobool4, label %land.lhs.true5, label %if.end11

land.lhs.true5:                                   ; preds = %land.lhs.true
  %call = call zeroext i1 @qemu_loglevel_mask(i32 noundef 32768)
  br i1 %call, label %if.then, label %if.end11

if.then:                                          ; preds = %land.lhs.true5
  %2 = load i8, ptr @message_with_timestamp, align 1
  %tobool7 = trunc i8 %2 to i1
  br i1 %tobool7, label %if.then8, label %if.else

if.then8:                                         ; preds = %if.then
  %call9 = call i32 @gettimeofday(ptr noundef %_now, ptr noundef null) #10
  %call10 = call i32 @qemu_get_thread_id()
  %tv_sec = getelementptr inbounds %struct.timeval, ptr %_now, i32 0, i32 0
  %3 = load i64, ptr %tv_sec, align 8
  %tv_usec = getelementptr inbounds %struct.timeval, ptr %_now, i32 0, i32 1
  %4 = load i64, ptr %tv_usec, align 8
  call void (ptr, ...) @qemu_log(ptr noundef @.str.177, i32 noundef %call10, i64 noundef %3, i64 noundef %4)
  br label %if.end

if.else:                                          ; preds = %if.then
  call void (ptr, ...) @qemu_log(ptr noundef @.str.178)
  br label %if.end

if.end:                                           ; preds = %if.else, %if.then8
  br label %if.end11

if.end11:                                         ; preds = %if.end, %land.lhs.true5, %land.lhs.true, %entry
  ret void
}

; Function Attrs: nounwind sspstrong uwtable
define internal void @trace_e1000e_irq_tidv_fpd_running() #0 {
entry:
  call void @_nocheck__trace_e1000e_irq_tidv_fpd_running()
  ret void
}

; Function Attrs: nounwind sspstrong uwtable
define internal void @trace_e1000e_irq_tidv_fpd_not_running() #0 {
entry:
  call void @_nocheck__trace_e1000e_irq_tidv_fpd_not_running()
  ret void
}

; Function Attrs: nounwind sspstrong uwtable
define internal void @_nocheck__trace_e1000e_irq_tidv_fpd_running() #0 {
entry:
  %_now = alloca %struct.timeval, align 8
  %0 = load i32, ptr @trace_events_enabled_count, align 4
  %tobool = icmp ne i32 %0, 0
  %lnot = xor i1 %tobool, true
  %lnot1 = xor i1 %lnot, true
  %lnot.ext = zext i1 %lnot1 to i32
  %conv = sext i32 %lnot.ext to i64
  %tobool2 = icmp ne i64 %conv, 0
  br i1 %tobool2, label %land.lhs.true, label %if.end11

land.lhs.true:                                    ; preds = %entry
  %1 = load i16, ptr @_TRACE_E1000E_IRQ_TIDV_FPD_RUNNING_DSTATE, align 2
  %conv3 = zext i16 %1 to i32
  %tobool4 = icmp ne i32 %conv3, 0
  br i1 %tobool4, label %land.lhs.true5, label %if.end11

land.lhs.true5:                                   ; preds = %land.lhs.true
  %call = call zeroext i1 @qemu_loglevel_mask(i32 noundef 32768)
  br i1 %call, label %if.then, label %if.end11

if.then:                                          ; preds = %land.lhs.true5
  %2 = load i8, ptr @message_with_timestamp, align 1
  %tobool7 = trunc i8 %2 to i1
  br i1 %tobool7, label %if.then8, label %if.else

if.then8:                                         ; preds = %if.then
  %call9 = call i32 @gettimeofday(ptr noundef %_now, ptr noundef null) #10
  %call10 = call i32 @qemu_get_thread_id()
  %tv_sec = getelementptr inbounds %struct.timeval, ptr %_now, i32 0, i32 0
  %3 = load i64, ptr %tv_sec, align 8
  %tv_usec = getelementptr inbounds %struct.timeval, ptr %_now, i32 0, i32 1
  %4 = load i64, ptr %tv_usec, align 8
  call void (ptr, ...) @qemu_log(ptr noundef @.str.179, i32 noundef %call10, i64 noundef %3, i64 noundef %4)
  br label %if.end

if.else:                                          ; preds = %if.then
  call void (ptr, ...) @qemu_log(ptr noundef @.str.180)
  br label %if.end

if.end:                                           ; preds = %if.else, %if.then8
  br label %if.end11

if.end11:                                         ; preds = %if.end, %land.lhs.true5, %land.lhs.true, %entry
  ret void
}

; Function Attrs: nounwind sspstrong uwtable
define internal void @_nocheck__trace_e1000e_irq_tidv_fpd_not_running() #0 {
entry:
  %_now = alloca %struct.timeval, align 8
  %0 = load i32, ptr @trace_events_enabled_count, align 4
  %tobool = icmp ne i32 %0, 0
  %lnot = xor i1 %tobool, true
  %lnot1 = xor i1 %lnot, true
  %lnot.ext = zext i1 %lnot1 to i32
  %conv = sext i32 %lnot.ext to i64
  %tobool2 = icmp ne i64 %conv, 0
  br i1 %tobool2, label %land.lhs.true, label %if.end11

land.lhs.true:                                    ; preds = %entry
  %1 = load i16, ptr @_TRACE_E1000E_IRQ_TIDV_FPD_NOT_RUNNING_DSTATE, align 2
  %conv3 = zext i16 %1 to i32
  %tobool4 = icmp ne i32 %conv3, 0
  br i1 %tobool4, label %land.lhs.true5, label %if.end11

land.lhs.true5:                                   ; preds = %land.lhs.true
  %call = call zeroext i1 @qemu_loglevel_mask(i32 noundef 32768)
  br i1 %call, label %if.then, label %if.end11

if.then:                                          ; preds = %land.lhs.true5
  %2 = load i8, ptr @message_with_timestamp, align 1
  %tobool7 = trunc i8 %2 to i1
  br i1 %tobool7, label %if.then8, label %if.else

if.then8:                                         ; preds = %if.then
  %call9 = call i32 @gettimeofday(ptr noundef %_now, ptr noundef null) #10
  %call10 = call i32 @qemu_get_thread_id()
  %tv_sec = getelementptr inbounds %struct.timeval, ptr %_now, i32 0, i32 0
  %3 = load i64, ptr %tv_sec, align 8
  %tv_usec = getelementptr inbounds %struct.timeval, ptr %_now, i32 0, i32 1
  %4 = load i64, ptr %tv_usec, align 8
  call void (ptr, ...) @qemu_log(ptr noundef @.str.181, i32 noundef %call10, i64 noundef %3, i64 noundef %4)
  br label %if.end

if.else:                                          ; preds = %if.then
  call void (ptr, ...) @qemu_log(ptr noundef @.str.182)
  br label %if.end

if.end:                                           ; preds = %if.else, %if.then8
  br label %if.end11

if.end11:                                         ; preds = %if.end, %land.lhs.true5, %land.lhs.true, %entry
  ret void
}

; Function Attrs: nounwind sspstrong uwtable
define internal void @trace_e1000e_rx_set_rfctl(i32 noundef %val) #0 {
entry:
  %val.addr = alloca i32, align 4
  store i32 %val, ptr %val.addr, align 4
  %0 = load i32, ptr %val.addr, align 4
  call void @_nocheck__trace_e1000e_rx_set_rfctl(i32 noundef %0)
  ret void
}

; Function Attrs: nounwind sspstrong uwtable
define internal void @trace_e1000e_wrn_iscsi_filtering_not_supported() #0 {
entry:
  call void @_nocheck__trace_e1000e_wrn_iscsi_filtering_not_supported()
  ret void
}

; Function Attrs: nounwind sspstrong uwtable
define internal void @trace_e1000e_wrn_nfsw_filtering_not_supported() #0 {
entry:
  call void @_nocheck__trace_e1000e_wrn_nfsw_filtering_not_supported()
  ret void
}

; Function Attrs: nounwind sspstrong uwtable
define internal void @trace_e1000e_wrn_nfsr_filtering_not_supported() #0 {
entry:
  call void @_nocheck__trace_e1000e_wrn_nfsr_filtering_not_supported()
  ret void
}

; Function Attrs: nounwind sspstrong uwtable
define internal void @_nocheck__trace_e1000e_rx_set_rfctl(i32 noundef %val) #0 {
entry:
  %val.addr = alloca i32, align 4
  %_now = alloca %struct.timeval, align 8
  store i32 %val, ptr %val.addr, align 4
  %0 = load i32, ptr @trace_events_enabled_count, align 4
  %tobool = icmp ne i32 %0, 0
  %lnot = xor i1 %tobool, true
  %lnot1 = xor i1 %lnot, true
  %lnot.ext = zext i1 %lnot1 to i32
  %conv = sext i32 %lnot.ext to i64
  %tobool2 = icmp ne i64 %conv, 0
  br i1 %tobool2, label %land.lhs.true, label %if.end11

land.lhs.true:                                    ; preds = %entry
  %1 = load i16, ptr @_TRACE_E1000E_RX_SET_RFCTL_DSTATE, align 2
  %conv3 = zext i16 %1 to i32
  %tobool4 = icmp ne i32 %conv3, 0
  br i1 %tobool4, label %land.lhs.true5, label %if.end11

land.lhs.true5:                                   ; preds = %land.lhs.true
  %call = call zeroext i1 @qemu_loglevel_mask(i32 noundef 32768)
  br i1 %call, label %if.then, label %if.end11

if.then:                                          ; preds = %land.lhs.true5
  %2 = load i8, ptr @message_with_timestamp, align 1
  %tobool7 = trunc i8 %2 to i1
  br i1 %tobool7, label %if.then8, label %if.else

if.then8:                                         ; preds = %if.then
  %call9 = call i32 @gettimeofday(ptr noundef %_now, ptr noundef null) #10
  %call10 = call i32 @qemu_get_thread_id()
  %tv_sec = getelementptr inbounds %struct.timeval, ptr %_now, i32 0, i32 0
  %3 = load i64, ptr %tv_sec, align 8
  %tv_usec = getelementptr inbounds %struct.timeval, ptr %_now, i32 0, i32 1
  %4 = load i64, ptr %tv_usec, align 8
  %5 = load i32, ptr %val.addr, align 4
  call void (ptr, ...) @qemu_log(ptr noundef @.str.183, i32 noundef %call10, i64 noundef %3, i64 noundef %4, i32 noundef %5)
  br label %if.end

if.else:                                          ; preds = %if.then
  %6 = load i32, ptr %val.addr, align 4
  call void (ptr, ...) @qemu_log(ptr noundef @.str.184, i32 noundef %6)
  br label %if.end

if.end:                                           ; preds = %if.else, %if.then8
  br label %if.end11

if.end11:                                         ; preds = %if.end, %land.lhs.true5, %land.lhs.true, %entry
  ret void
}

; Function Attrs: nounwind sspstrong uwtable
define internal void @_nocheck__trace_e1000e_wrn_iscsi_filtering_not_supported() #0 {
entry:
  %_now = alloca %struct.timeval, align 8
  %0 = load i32, ptr @trace_events_enabled_count, align 4
  %tobool = icmp ne i32 %0, 0
  %lnot = xor i1 %tobool, true
  %lnot1 = xor i1 %lnot, true
  %lnot.ext = zext i1 %lnot1 to i32
  %conv = sext i32 %lnot.ext to i64
  %tobool2 = icmp ne i64 %conv, 0
  br i1 %tobool2, label %land.lhs.true, label %if.end11

land.lhs.true:                                    ; preds = %entry
  %1 = load i16, ptr @_TRACE_E1000E_WRN_ISCSI_FILTERING_NOT_SUPPORTED_DSTATE, align 2
  %conv3 = zext i16 %1 to i32
  %tobool4 = icmp ne i32 %conv3, 0
  br i1 %tobool4, label %land.lhs.true5, label %if.end11

land.lhs.true5:                                   ; preds = %land.lhs.true
  %call = call zeroext i1 @qemu_loglevel_mask(i32 noundef 32768)
  br i1 %call, label %if.then, label %if.end11

if.then:                                          ; preds = %land.lhs.true5
  %2 = load i8, ptr @message_with_timestamp, align 1
  %tobool7 = trunc i8 %2 to i1
  br i1 %tobool7, label %if.then8, label %if.else

if.then8:                                         ; preds = %if.then
  %call9 = call i32 @gettimeofday(ptr noundef %_now, ptr noundef null) #10
  %call10 = call i32 @qemu_get_thread_id()
  %tv_sec = getelementptr inbounds %struct.timeval, ptr %_now, i32 0, i32 0
  %3 = load i64, ptr %tv_sec, align 8
  %tv_usec = getelementptr inbounds %struct.timeval, ptr %_now, i32 0, i32 1
  %4 = load i64, ptr %tv_usec, align 8
  call void (ptr, ...) @qemu_log(ptr noundef @.str.185, i32 noundef %call10, i64 noundef %3, i64 noundef %4)
  br label %if.end

if.else:                                          ; preds = %if.then
  call void (ptr, ...) @qemu_log(ptr noundef @.str.186)
  br label %if.end

if.end:                                           ; preds = %if.else, %if.then8
  br label %if.end11

if.end11:                                         ; preds = %if.end, %land.lhs.true5, %land.lhs.true, %entry
  ret void
}

; Function Attrs: nounwind sspstrong uwtable
define internal void @_nocheck__trace_e1000e_wrn_nfsw_filtering_not_supported() #0 {
entry:
  %_now = alloca %struct.timeval, align 8
  %0 = load i32, ptr @trace_events_enabled_count, align 4
  %tobool = icmp ne i32 %0, 0
  %lnot = xor i1 %tobool, true
  %lnot1 = xor i1 %lnot, true
  %lnot.ext = zext i1 %lnot1 to i32
  %conv = sext i32 %lnot.ext to i64
  %tobool2 = icmp ne i64 %conv, 0
  br i1 %tobool2, label %land.lhs.true, label %if.end11

land.lhs.true:                                    ; preds = %entry
  %1 = load i16, ptr @_TRACE_E1000E_WRN_NFSW_FILTERING_NOT_SUPPORTED_DSTATE, align 2
  %conv3 = zext i16 %1 to i32
  %tobool4 = icmp ne i32 %conv3, 0
  br i1 %tobool4, label %land.lhs.true5, label %if.end11

land.lhs.true5:                                   ; preds = %land.lhs.true
  %call = call zeroext i1 @qemu_loglevel_mask(i32 noundef 32768)
  br i1 %call, label %if.then, label %if.end11

if.then:                                          ; preds = %land.lhs.true5
  %2 = load i8, ptr @message_with_timestamp, align 1
  %tobool7 = trunc i8 %2 to i1
  br i1 %tobool7, label %if.then8, label %if.else

if.then8:                                         ; preds = %if.then
  %call9 = call i32 @gettimeofday(ptr noundef %_now, ptr noundef null) #10
  %call10 = call i32 @qemu_get_thread_id()
  %tv_sec = getelementptr inbounds %struct.timeval, ptr %_now, i32 0, i32 0
  %3 = load i64, ptr %tv_sec, align 8
  %tv_usec = getelementptr inbounds %struct.timeval, ptr %_now, i32 0, i32 1
  %4 = load i64, ptr %tv_usec, align 8
  call void (ptr, ...) @qemu_log(ptr noundef @.str.187, i32 noundef %call10, i64 noundef %3, i64 noundef %4)
  br label %if.end

if.else:                                          ; preds = %if.then
  call void (ptr, ...) @qemu_log(ptr noundef @.str.188)
  br label %if.end

if.end:                                           ; preds = %if.else, %if.then8
  br label %if.end11

if.end11:                                         ; preds = %if.end, %land.lhs.true5, %land.lhs.true, %entry
  ret void
}

; Function Attrs: nounwind sspstrong uwtable
define internal void @_nocheck__trace_e1000e_wrn_nfsr_filtering_not_supported() #0 {
entry:
  %_now = alloca %struct.timeval, align 8
  %0 = load i32, ptr @trace_events_enabled_count, align 4
  %tobool = icmp ne i32 %0, 0
  %lnot = xor i1 %tobool, true
  %lnot1 = xor i1 %lnot, true
  %lnot.ext = zext i1 %lnot1 to i32
  %conv = sext i32 %lnot.ext to i64
  %tobool2 = icmp ne i64 %conv, 0
  br i1 %tobool2, label %land.lhs.true, label %if.end11

land.lhs.true:                                    ; preds = %entry
  %1 = load i16, ptr @_TRACE_E1000E_WRN_NFSR_FILTERING_NOT_SUPPORTED_DSTATE, align 2
  %conv3 = zext i16 %1 to i32
  %tobool4 = icmp ne i32 %conv3, 0
  br i1 %tobool4, label %land.lhs.true5, label %if.end11

land.lhs.true5:                                   ; preds = %land.lhs.true
  %call = call zeroext i1 @qemu_loglevel_mask(i32 noundef 32768)
  br i1 %call, label %if.then, label %if.end11

if.then:                                          ; preds = %land.lhs.true5
  %2 = load i8, ptr @message_with_timestamp, align 1
  %tobool7 = trunc i8 %2 to i1
  br i1 %tobool7, label %if.then8, label %if.else

if.then8:                                         ; preds = %if.then
  %call9 = call i32 @gettimeofday(ptr noundef %_now, ptr noundef null) #10
  %call10 = call i32 @qemu_get_thread_id()
  %tv_sec = getelementptr inbounds %struct.timeval, ptr %_now, i32 0, i32 0
  %3 = load i64, ptr %tv_sec, align 8
  %tv_usec = getelementptr inbounds %struct.timeval, ptr %_now, i32 0, i32 1
  %4 = load i64, ptr %tv_usec, align 8
  call void (ptr, ...) @qemu_log(ptr noundef @.str.189, i32 noundef %call10, i64 noundef %3, i64 noundef %4)
  br label %if.end

if.else:                                          ; preds = %if.then
  call void (ptr, ...) @qemu_log(ptr noundef @.str.190)
  br label %if.end

if.end:                                           ; preds = %if.else, %if.then8
  br label %if.end11

if.end11:                                         ; preds = %if.end, %land.lhs.true5, %land.lhs.true, %entry
  ret void
}

declare void @qemu_format_nic_info_str(ptr noundef, ptr noundef) #1

; Function Attrs: nounwind sspstrong uwtable
define internal void @trace_e1000e_mac_set_sw(i8 noundef zeroext %b0, i8 noundef zeroext %b1, i8 noundef zeroext %b2, i8 noundef zeroext %b3, i8 noundef zeroext %b4, i8 noundef zeroext %b5) #0 {
entry:
  %b0.addr = alloca i8, align 1
  %b1.addr = alloca i8, align 1
  %b2.addr = alloca i8, align 1
  %b3.addr = alloca i8, align 1
  %b4.addr = alloca i8, align 1
  %b5.addr = alloca i8, align 1
  store i8 %b0, ptr %b0.addr, align 1
  store i8 %b1, ptr %b1.addr, align 1
  store i8 %b2, ptr %b2.addr, align 1
  store i8 %b3, ptr %b3.addr, align 1
  store i8 %b4, ptr %b4.addr, align 1
  store i8 %b5, ptr %b5.addr, align 1
  %0 = load i8, ptr %b0.addr, align 1
  %1 = load i8, ptr %b1.addr, align 1
  %2 = load i8, ptr %b2.addr, align 1
  %3 = load i8, ptr %b3.addr, align 1
  %4 = load i8, ptr %b4.addr, align 1
  %5 = load i8, ptr %b5.addr, align 1
  call void @_nocheck__trace_e1000e_mac_set_sw(i8 noundef zeroext %0, i8 noundef zeroext %1, i8 noundef zeroext %2, i8 noundef zeroext %3, i8 noundef zeroext %4, i8 noundef zeroext %5)
  ret void
}

; Function Attrs: nounwind sspstrong uwtable
define internal void @_nocheck__trace_e1000e_mac_set_sw(i8 noundef zeroext %b0, i8 noundef zeroext %b1, i8 noundef zeroext %b2, i8 noundef zeroext %b3, i8 noundef zeroext %b4, i8 noundef zeroext %b5) #0 {
entry:
  %b0.addr = alloca i8, align 1
  %b1.addr = alloca i8, align 1
  %b2.addr = alloca i8, align 1
  %b3.addr = alloca i8, align 1
  %b4.addr = alloca i8, align 1
  %b5.addr = alloca i8, align 1
  %_now = alloca %struct.timeval, align 8
  store i8 %b0, ptr %b0.addr, align 1
  store i8 %b1, ptr %b1.addr, align 1
  store i8 %b2, ptr %b2.addr, align 1
  store i8 %b3, ptr %b3.addr, align 1
  store i8 %b4, ptr %b4.addr, align 1
  store i8 %b5, ptr %b5.addr, align 1
  %0 = load i32, ptr @trace_events_enabled_count, align 4
  %tobool = icmp ne i32 %0, 0
  %lnot = xor i1 %tobool, true
  %lnot1 = xor i1 %lnot, true
  %lnot.ext = zext i1 %lnot1 to i32
  %conv = sext i32 %lnot.ext to i64
  %tobool2 = icmp ne i64 %conv, 0
  br i1 %tobool2, label %land.lhs.true, label %if.end23

land.lhs.true:                                    ; preds = %entry
  %1 = load i16, ptr @_TRACE_E1000E_MAC_SET_SW_DSTATE, align 2
  %conv3 = zext i16 %1 to i32
  %tobool4 = icmp ne i32 %conv3, 0
  br i1 %tobool4, label %land.lhs.true5, label %if.end23

land.lhs.true5:                                   ; preds = %land.lhs.true
  %call = call zeroext i1 @qemu_loglevel_mask(i32 noundef 32768)
  br i1 %call, label %if.then, label %if.end23

if.then:                                          ; preds = %land.lhs.true5
  %2 = load i8, ptr @message_with_timestamp, align 1
  %tobool7 = trunc i8 %2 to i1
  br i1 %tobool7, label %if.then8, label %if.else

if.then8:                                         ; preds = %if.then
  %call9 = call i32 @gettimeofday(ptr noundef %_now, ptr noundef null) #10
  %call10 = call i32 @qemu_get_thread_id()
  %tv_sec = getelementptr inbounds %struct.timeval, ptr %_now, i32 0, i32 0
  %3 = load i64, ptr %tv_sec, align 8
  %tv_usec = getelementptr inbounds %struct.timeval, ptr %_now, i32 0, i32 1
  %4 = load i64, ptr %tv_usec, align 8
  %5 = load i8, ptr %b0.addr, align 1
  %conv11 = zext i8 %5 to i32
  %6 = load i8, ptr %b1.addr, align 1
  %conv12 = zext i8 %6 to i32
  %7 = load i8, ptr %b2.addr, align 1
  %conv13 = zext i8 %7 to i32
  %8 = load i8, ptr %b3.addr, align 1
  %conv14 = zext i8 %8 to i32
  %9 = load i8, ptr %b4.addr, align 1
  %conv15 = zext i8 %9 to i32
  %10 = load i8, ptr %b5.addr, align 1
  %conv16 = zext i8 %10 to i32
  call void (ptr, ...) @qemu_log(ptr noundef @.str.191, i32 noundef %call10, i64 noundef %3, i64 noundef %4, i32 noundef %conv11, i32 noundef %conv12, i32 noundef %conv13, i32 noundef %conv14, i32 noundef %conv15, i32 noundef %conv16)
  br label %if.end

if.else:                                          ; preds = %if.then
  %11 = load i8, ptr %b0.addr, align 1
  %conv17 = zext i8 %11 to i32
  %12 = load i8, ptr %b1.addr, align 1
  %conv18 = zext i8 %12 to i32
  %13 = load i8, ptr %b2.addr, align 1
  %conv19 = zext i8 %13 to i32
  %14 = load i8, ptr %b3.addr, align 1
  %conv20 = zext i8 %14 to i32
  %15 = load i8, ptr %b4.addr, align 1
  %conv21 = zext i8 %15 to i32
  %16 = load i8, ptr %b5.addr, align 1
  %conv22 = zext i8 %16 to i32
  call void (ptr, ...) @qemu_log(ptr noundef @.str.192, i32 noundef %conv17, i32 noundef %conv18, i32 noundef %conv19, i32 noundef %conv20, i32 noundef %conv21, i32 noundef %conv22)
  br label %if.end

if.end:                                           ; preds = %if.else, %if.then8
  br label %if.end23

if.end23:                                         ; preds = %if.end, %land.lhs.true5, %land.lhs.true, %entry
  ret void
}

declare void @e1000x_set_timinca(ptr noundef, ptr noundef, i32 noundef) #1

; Function Attrs: nounwind sspstrong uwtable
define internal void @_nocheck__trace_e1000e_wrn_regs_write_trivial(i32 noundef %index) #0 {
entry:
  %index.addr = alloca i32, align 4
  %_now = alloca %struct.timeval, align 8
  store i32 %index, ptr %index.addr, align 4
  %0 = load i32, ptr @trace_events_enabled_count, align 4
  %tobool = icmp ne i32 %0, 0
  %lnot = xor i1 %tobool, true
  %lnot1 = xor i1 %lnot, true
  %lnot.ext = zext i1 %lnot1 to i32
  %conv = sext i32 %lnot.ext to i64
  %tobool2 = icmp ne i64 %conv, 0
  br i1 %tobool2, label %land.lhs.true, label %if.end11

land.lhs.true:                                    ; preds = %entry
  %1 = load i16, ptr @_TRACE_E1000E_WRN_REGS_WRITE_TRIVIAL_DSTATE, align 2
  %conv3 = zext i16 %1 to i32
  %tobool4 = icmp ne i32 %conv3, 0
  br i1 %tobool4, label %land.lhs.true5, label %if.end11

land.lhs.true5:                                   ; preds = %land.lhs.true
  %call = call zeroext i1 @qemu_loglevel_mask(i32 noundef 32768)
  br i1 %call, label %if.then, label %if.end11

if.then:                                          ; preds = %land.lhs.true5
  %2 = load i8, ptr @message_with_timestamp, align 1
  %tobool7 = trunc i8 %2 to i1
  br i1 %tobool7, label %if.then8, label %if.else

if.then8:                                         ; preds = %if.then
  %call9 = call i32 @gettimeofday(ptr noundef %_now, ptr noundef null) #10
  %call10 = call i32 @qemu_get_thread_id()
  %tv_sec = getelementptr inbounds %struct.timeval, ptr %_now, i32 0, i32 0
  %3 = load i64, ptr %tv_sec, align 8
  %tv_usec = getelementptr inbounds %struct.timeval, ptr %_now, i32 0, i32 1
  %4 = load i64, ptr %tv_usec, align 8
  %5 = load i32, ptr %index.addr, align 4
  call void (ptr, ...) @qemu_log(ptr noundef @.str.193, i32 noundef %call10, i64 noundef %3, i64 noundef %4, i32 noundef %5)
  br label %if.end

if.else:                                          ; preds = %if.then
  %6 = load i32, ptr %index.addr, align 4
  call void (ptr, ...) @qemu_log(ptr noundef @.str.194, i32 noundef %6)
  br label %if.end

if.end:                                           ; preds = %if.else, %if.then8
  br label %if.end11

if.end11:                                         ; preds = %if.end, %land.lhs.true5, %land.lhs.true, %entry
  ret void
}

; Function Attrs: nounwind sspstrong uwtable
define internal void @_nocheck__trace_e1000e_core_write(i64 noundef %index, i32 noundef %size, i64 noundef %val) #0 {
entry:
  %index.addr = alloca i64, align 8
  %size.addr = alloca i32, align 4
  %val.addr = alloca i64, align 8
  %_now = alloca %struct.timeval, align 8
  store i64 %index, ptr %index.addr, align 8
  store i32 %size, ptr %size.addr, align 4
  store i64 %val, ptr %val.addr, align 8
  %0 = load i32, ptr @trace_events_enabled_count, align 4
  %tobool = icmp ne i32 %0, 0
  %lnot = xor i1 %tobool, true
  %lnot1 = xor i1 %lnot, true
  %lnot.ext = zext i1 %lnot1 to i32
  %conv = sext i32 %lnot.ext to i64
  %tobool2 = icmp ne i64 %conv, 0
  br i1 %tobool2, label %land.lhs.true, label %if.end11

land.lhs.true:                                    ; preds = %entry
  %1 = load i16, ptr @_TRACE_E1000E_CORE_WRITE_DSTATE, align 2
  %conv3 = zext i16 %1 to i32
  %tobool4 = icmp ne i32 %conv3, 0
  br i1 %tobool4, label %land.lhs.true5, label %if.end11

land.lhs.true5:                                   ; preds = %land.lhs.true
  %call = call zeroext i1 @qemu_loglevel_mask(i32 noundef 32768)
  br i1 %call, label %if.then, label %if.end11

if.then:                                          ; preds = %land.lhs.true5
  %2 = load i8, ptr @message_with_timestamp, align 1
  %tobool7 = trunc i8 %2 to i1
  br i1 %tobool7, label %if.then8, label %if.else

if.then8:                                         ; preds = %if.then
  %call9 = call i32 @gettimeofday(ptr noundef %_now, ptr noundef null) #10
  %call10 = call i32 @qemu_get_thread_id()
  %tv_sec = getelementptr inbounds %struct.timeval, ptr %_now, i32 0, i32 0
  %3 = load i64, ptr %tv_sec, align 8
  %tv_usec = getelementptr inbounds %struct.timeval, ptr %_now, i32 0, i32 1
  %4 = load i64, ptr %tv_usec, align 8
  %5 = load i64, ptr %index.addr, align 8
  %6 = load i32, ptr %size.addr, align 4
  %7 = load i64, ptr %val.addr, align 8
  call void (ptr, ...) @qemu_log(ptr noundef @.str.195, i32 noundef %call10, i64 noundef %3, i64 noundef %4, i64 noundef %5, i32 noundef %6, i64 noundef %7)
  br label %if.end

if.else:                                          ; preds = %if.then
  %8 = load i64, ptr %index.addr, align 8
  %9 = load i32, ptr %size.addr, align 4
  %10 = load i64, ptr %val.addr, align 8
  call void (ptr, ...) @qemu_log(ptr noundef @.str.196, i64 noundef %8, i32 noundef %9, i64 noundef %10)
  br label %if.end

if.end:                                           ; preds = %if.else, %if.then8
  br label %if.end11

if.end11:                                         ; preds = %if.end, %land.lhs.true5, %land.lhs.true, %entry
  ret void
}

; Function Attrs: nounwind sspstrong uwtable
define internal i32 @e1000e_get_ctrl(ptr noundef %core, i32 noundef %index) #0 {
entry:
  %core.addr = alloca ptr, align 8
  %index.addr = alloca i32, align 4
  %val = alloca i32, align 4
  store ptr %core, ptr %core.addr, align 8
  store i32 %index, ptr %index.addr, align 4
  %0 = load ptr, ptr %core.addr, align 8
  %mac = getelementptr inbounds %struct.E1000Core, ptr %0, i32 0, i32 0
  %arrayidx = getelementptr [32768 x i32], ptr %mac, i64 0, i64 0
  %1 = load i32, ptr %arrayidx, align 8
  store i32 %1, ptr %val, align 4
  %2 = load i32, ptr %val, align 4
  %and = and i32 %2, 32
  %tobool = icmp ne i32 %and, 0
  %lnot = xor i1 %tobool, true
  %lnot1 = xor i1 %lnot, true
  %3 = load i32, ptr %val, align 4
  %and2 = and i32 %3, 768
  %shr = lshr i32 %and2, 8
  %4 = load i32, ptr %val, align 4
  %and3 = and i32 %4, 2048
  %tobool4 = icmp ne i32 %and3, 0
  %lnot5 = xor i1 %tobool4, true
  %lnot6 = xor i1 %lnot5, true
  %5 = load i32, ptr %val, align 4
  %and7 = and i32 %5, 4096
  %tobool8 = icmp ne i32 %and7, 0
  %lnot9 = xor i1 %tobool8, true
  %lnot10 = xor i1 %lnot9, true
  %6 = load i32, ptr %val, align 4
  %and11 = and i32 %6, 134217728
  %tobool12 = icmp ne i32 %and11, 0
  %lnot13 = xor i1 %tobool12, true
  %lnot14 = xor i1 %lnot13, true
  %7 = load i32, ptr %val, align 4
  %and15 = and i32 %7, 268435456
  %tobool16 = icmp ne i32 %and15, 0
  %lnot17 = xor i1 %tobool16, true
  %lnot18 = xor i1 %lnot17, true
  call void @trace_e1000e_link_read_params(i1 noundef zeroext %lnot1, i32 noundef %shr, i1 noundef zeroext %lnot6, i1 noundef zeroext %lnot10, i1 noundef zeroext %lnot14, i1 noundef zeroext %lnot18)
  %8 = load i32, ptr %val, align 4
  ret i32 %8
}

; Function Attrs: nounwind sspstrong uwtable
define internal i32 @e1000e_get_status(ptr noundef %core, i32 noundef %index) #0 {
entry:
  %core.addr = alloca ptr, align 8
  %index.addr = alloca i32, align 4
  %res = alloca i32, align 4
  store ptr %core, ptr %core.addr, align 8
  store i32 %index, ptr %index.addr, align 4
  %0 = load ptr, ptr %core.addr, align 8
  %mac = getelementptr inbounds %struct.E1000Core, ptr %0, i32 0, i32 0
  %arrayidx = getelementptr [32768 x i32], ptr %mac, i64 0, i64 2
  %1 = load i32, ptr %arrayidx, align 8
  store i32 %1, ptr %res, align 4
  %2 = load ptr, ptr %core.addr, align 8
  %mac1 = getelementptr inbounds %struct.E1000Core, ptr %2, i32 0, i32 0
  %arrayidx2 = getelementptr [32768 x i32], ptr %mac1, i64 0, i64 0
  %3 = load i32, ptr %arrayidx2, align 8
  %and = and i32 %3, 4
  %tobool = icmp ne i32 %and, 0
  br i1 %tobool, label %if.end, label %if.then

if.then:                                          ; preds = %entry
  %4 = load i32, ptr %res, align 4
  %or = or i32 %4, 524288
  store i32 %or, ptr %res, align 4
  br label %if.end

if.end:                                           ; preds = %if.then, %entry
  %5 = load ptr, ptr %core.addr, align 8
  %mac3 = getelementptr inbounds %struct.E1000Core, ptr %5, i32 0, i32 0
  %arrayidx4 = getelementptr [32768 x i32], ptr %mac3, i64 0, i64 0
  %6 = load i32, ptr %arrayidx4, align 8
  %and5 = and i32 %6, 4096
  %tobool6 = icmp ne i32 %and5, 0
  br i1 %tobool6, label %if.then7, label %if.else

if.then7:                                         ; preds = %if.end
  %7 = load ptr, ptr %core.addr, align 8
  %mac8 = getelementptr inbounds %struct.E1000Core, ptr %7, i32 0, i32 0
  %arrayidx9 = getelementptr [32768 x i32], ptr %mac8, i64 0, i64 0
  %8 = load i32, ptr %arrayidx9, align 8
  %and10 = and i32 %8, 1
  %tobool11 = icmp ne i32 %and10, 0
  %cond = select i1 %tobool11, i32 1, i32 0
  %9 = load i32, ptr %res, align 4
  %or12 = or i32 %9, %cond
  store i32 %or12, ptr %res, align 4
  br label %if.end14

if.else:                                          ; preds = %if.end
  %10 = load i32, ptr %res, align 4
  %or13 = or i32 %10, 1
  store i32 %or13, ptr %res, align 4
  br label %if.end14

if.end14:                                         ; preds = %if.else, %if.then7
  %11 = load ptr, ptr %core.addr, align 8
  %mac15 = getelementptr inbounds %struct.E1000Core, ptr %11, i32 0, i32 0
  %arrayidx16 = getelementptr [32768 x i32], ptr %mac15, i64 0, i64 0
  %12 = load i32, ptr %arrayidx16, align 8
  %and17 = and i32 %12, 2048
  %tobool18 = icmp ne i32 %and17, 0
  br i1 %tobool18, label %if.then23, label %lor.lhs.false

lor.lhs.false:                                    ; preds = %if.end14
  %13 = load ptr, ptr %core.addr, align 8
  %mac19 = getelementptr inbounds %struct.E1000Core, ptr %13, i32 0, i32 0
  %arrayidx20 = getelementptr [32768 x i32], ptr %mac19, i64 0, i64 6
  %14 = load i32, ptr %arrayidx20, align 8
  %and21 = and i32 %14, 32768
  %tobool22 = icmp ne i32 %and21, 0
  br i1 %tobool22, label %if.then23, label %if.else32

if.then23:                                        ; preds = %lor.lhs.false, %if.end14
  %15 = load ptr, ptr %core.addr, align 8
  %mac24 = getelementptr inbounds %struct.E1000Core, ptr %15, i32 0, i32 0
  %arrayidx25 = getelementptr [32768 x i32], ptr %mac24, i64 0, i64 0
  %16 = load i32, ptr %arrayidx25, align 8
  %and26 = and i32 %16, 768
  switch i32 %and26, label %sw.default [
    i32 0, label %sw.bb
    i32 256, label %sw.bb28
    i32 512, label %sw.bb30
  ]

sw.bb:                                            ; preds = %if.then23
  %17 = load i32, ptr %res, align 4
  %or27 = or i32 %17, 0
  store i32 %or27, ptr %res, align 4
  br label %sw.epilog

sw.bb28:                                          ; preds = %if.then23
  %18 = load i32, ptr %res, align 4
  %or29 = or i32 %18, 64
  store i32 %or29, ptr %res, align 4
  br label %sw.epilog

sw.bb30:                                          ; preds = %if.then23
  br label %sw.default

sw.default:                                       ; preds = %sw.bb30, %if.then23
  %19 = load i32, ptr %res, align 4
  %or31 = or i32 %19, 128
  store i32 %or31, ptr %res, align 4
  br label %sw.epilog

sw.epilog:                                        ; preds = %sw.default, %sw.bb28, %sw.bb
  br label %if.end34

if.else32:                                        ; preds = %lor.lhs.false
  %20 = load i32, ptr %res, align 4
  %or33 = or i32 %20, 128
  store i32 %or33, ptr %res, align 4
  br label %if.end34

if.end34:                                         ; preds = %if.else32, %sw.epilog
  %21 = load i32, ptr %res, align 4
  %and35 = and i32 %21, 2
  %tobool36 = icmp ne i32 %and35, 0
  %lnot = xor i1 %tobool36, true
  %lnot37 = xor i1 %lnot, true
  %22 = load i32, ptr %res, align 4
  %and38 = and i32 %22, 1
  %tobool39 = icmp ne i32 %and38, 0
  %lnot40 = xor i1 %tobool39, true
  %lnot41 = xor i1 %lnot40, true
  %23 = load i32, ptr %res, align 4
  %and42 = and i32 %23, 192
  %shr = lshr i32 %and42, 6
  %24 = load i32, ptr %res, align 4
  %and43 = and i32 %24, 768
  %shr44 = lshr i32 %and43, 8
  call void @trace_e1000e_link_status(i1 noundef zeroext %lnot37, i1 noundef zeroext %lnot41, i32 noundef %shr, i32 noundef %shr44)
  %25 = load i32, ptr %res, align 4
  ret i32 %25
}

; Function Attrs: nounwind sspstrong uwtable
define internal i32 @e1000e_mac_readreg(ptr noundef %core, i32 noundef %index) #0 {
entry:
  %core.addr = alloca ptr, align 8
  %index.addr = alloca i32, align 4
  store ptr %core, ptr %core.addr, align 8
  store i32 %index, ptr %index.addr, align 4
  %0 = load ptr, ptr %core.addr, align 8
  %mac = getelementptr inbounds %struct.E1000Core, ptr %0, i32 0, i32 0
  %1 = load i32, ptr %index.addr, align 4
  %idxprom = sext i32 %1 to i64
  %arrayidx = getelementptr [32768 x i32], ptr %mac, i64 0, i64 %idxprom
  %2 = load i32, ptr %arrayidx, align 4
  ret i32 %2
}

; Function Attrs: nounwind sspstrong uwtable
define internal i32 @e1000e_mac_icr_read(ptr noundef %core, i32 noundef %index) #0 {
entry:
  %core.addr = alloca ptr, align 8
  %index.addr = alloca i32, align 4
  %ret = alloca i32, align 4
  store ptr %core, ptr %core.addr, align 8
  store i32 %index, ptr %index.addr, align 4
  %0 = load ptr, ptr %core.addr, align 8
  %mac = getelementptr inbounds %struct.E1000Core, ptr %0, i32 0, i32 0
  %arrayidx = getelementptr [32768 x i32], ptr %mac, i64 0, i64 48
  %1 = load i32, ptr %arrayidx, align 8
  store i32 %1, ptr %ret, align 4
  %2 = load ptr, ptr %core.addr, align 8
  %mac1 = getelementptr inbounds %struct.E1000Core, ptr %2, i32 0, i32 0
  %arrayidx2 = getelementptr [32768 x i32], ptr %mac1, i64 0, i64 52
  %3 = load i32, ptr %arrayidx2, align 8
  %cmp = icmp eq i32 %3, 0
  br i1 %cmp, label %if.then, label %if.end

if.then:                                          ; preds = %entry
  call void @trace_e1000e_irq_icr_clear_zero_ims()
  %4 = load ptr, ptr %core.addr, align 8
  call void @e1000e_lower_interrupts(ptr noundef %4, i64 noundef 48, i32 noundef -1)
  br label %if.end

if.end:                                           ; preds = %if.then, %entry
  %5 = load ptr, ptr %core.addr, align 8
  %owner = getelementptr inbounds %struct.E1000Core, ptr %5, i32 0, i32 26
  %6 = load ptr, ptr %owner, align 8
  %call = call i32 @msix_enabled(ptr noundef %6)
  %tobool = icmp ne i32 %call, 0
  br i1 %tobool, label %if.end4, label %if.then3

if.then3:                                         ; preds = %if.end
  call void @trace_e1000e_irq_icr_clear_nonmsix_icr_read()
  %7 = load ptr, ptr %core.addr, align 8
  call void @e1000e_lower_interrupts(ptr noundef %7, i64 noundef 48, i32 noundef -1)
  br label %if.end4

if.end4:                                          ; preds = %if.then3, %if.end
  %8 = load ptr, ptr %core.addr, align 8
  %mac5 = getelementptr inbounds %struct.E1000Core, ptr %8, i32 0, i32 0
  %arrayidx6 = getelementptr [32768 x i32], ptr %mac5, i64 0, i64 48
  %9 = load i32, ptr %arrayidx6, align 8
  %conv = zext i32 %9 to i64
  %and = and i64 %conv, 2147483648
  %tobool7 = icmp ne i64 %and, 0
  br i1 %tobool7, label %if.then8, label %if.end29

if.then8:                                         ; preds = %if.end4
  %10 = load ptr, ptr %core.addr, align 8
  %mac9 = getelementptr inbounds %struct.E1000Core, ptr %10, i32 0, i32 0
  %arrayidx10 = getelementptr [32768 x i32], ptr %mac9, i64 0, i64 6
  %11 = load i32, ptr %arrayidx10, align 8
  %and11 = and i32 %11, 134217728
  %tobool12 = icmp ne i32 %and11, 0
  br i1 %tobool12, label %if.then13, label %if.end16

if.then13:                                        ; preds = %if.then8
  call void @trace_e1000e_irq_icr_clear_iame()
  %12 = load ptr, ptr %core.addr, align 8
  call void @e1000e_lower_interrupts(ptr noundef %12, i64 noundef 48, i32 noundef -1)
  call void @trace_e1000e_irq_icr_process_iame()
  %13 = load ptr, ptr %core.addr, align 8
  %14 = load ptr, ptr %core.addr, align 8
  %mac14 = getelementptr inbounds %struct.E1000Core, ptr %14, i32 0, i32 0
  %arrayidx15 = getelementptr [32768 x i32], ptr %mac14, i64 0, i64 56
  %15 = load i32, ptr %arrayidx15, align 8
  call void @e1000e_lower_interrupts(ptr noundef %13, i64 noundef 52, i32 noundef %15)
  br label %if.end16

if.end16:                                         ; preds = %if.then13, %if.then8
  %16 = load ptr, ptr %core.addr, align 8
  %mac17 = getelementptr inbounds %struct.E1000Core, ptr %16, i32 0, i32 0
  %arrayidx18 = getelementptr [32768 x i32], ptr %mac17, i64 0, i64 48
  %17 = load i32, ptr %arrayidx18, align 8
  %18 = load ptr, ptr %core.addr, align 8
  %mac19 = getelementptr inbounds %struct.E1000Core, ptr %18, i32 0, i32 0
  %arrayidx20 = getelementptr [32768 x i32], ptr %mac19, i64 0, i64 52
  %19 = load i32, ptr %arrayidx20, align 8
  %and21 = and i32 %17, %19
  %tobool22 = icmp ne i32 %and21, 0
  br i1 %tobool22, label %if.then23, label %if.end28

if.then23:                                        ; preds = %if.end16
  %20 = load ptr, ptr %core.addr, align 8
  %mac24 = getelementptr inbounds %struct.E1000Core, ptr %20, i32 0, i32 0
  %arrayidx25 = getelementptr [32768 x i32], ptr %mac24, i64 0, i64 48
  %21 = load i32, ptr %arrayidx25, align 8
  %22 = load ptr, ptr %core.addr, align 8
  %mac26 = getelementptr inbounds %struct.E1000Core, ptr %22, i32 0, i32 0
  %arrayidx27 = getelementptr [32768 x i32], ptr %mac26, i64 0, i64 52
  %23 = load i32, ptr %arrayidx27, align 8
  call void @trace_e1000e_irq_icr_clear_icr_bit_ims(i32 noundef %21, i32 noundef %23)
  %24 = load ptr, ptr %core.addr, align 8
  call void @e1000e_lower_interrupts(ptr noundef %24, i64 noundef 48, i32 noundef -1)
  br label %if.end28

if.end28:                                         ; preds = %if.then23, %if.end16
  br label %if.end29

if.end29:                                         ; preds = %if.end28, %if.end4
  %25 = load i32, ptr %ret, align 4
  ret i32 %25
}

; Function Attrs: nounwind sspstrong uwtable
define internal i32 @e1000e_mac_itr_read(ptr noundef %core, i32 noundef %index) #0 {
entry:
  %core.addr = alloca ptr, align 8
  %index.addr = alloca i32, align 4
  store ptr %core, ptr %core.addr, align 8
  store i32 %index, ptr %index.addr, align 4
  %0 = load ptr, ptr %core.addr, align 8
  %itr_guest_value = getelementptr inbounds %struct.E1000Core, ptr %0, i32 0, i32 21
  %1 = load i32, ptr %itr_guest_value, align 8
  ret i32 %1
}

; Function Attrs: nounwind sspstrong uwtable
define internal i32 @e1000e_mac_ics_read(ptr noundef %core, i32 noundef %index) #0 {
entry:
  %core.addr = alloca ptr, align 8
  %index.addr = alloca i32, align 4
  store ptr %core, ptr %core.addr, align 8
  store i32 %index, ptr %index.addr, align 4
  %0 = load ptr, ptr %core.addr, align 8
  %mac = getelementptr inbounds %struct.E1000Core, ptr %0, i32 0, i32 0
  %arrayidx = getelementptr [32768 x i32], ptr %mac, i64 0, i64 50
  %1 = load i32, ptr %arrayidx, align 8
  call void @trace_e1000e_irq_read_ics(i32 noundef %1)
  %2 = load ptr, ptr %core.addr, align 8
  %mac1 = getelementptr inbounds %struct.E1000Core, ptr %2, i32 0, i32 0
  %arrayidx2 = getelementptr [32768 x i32], ptr %mac1, i64 0, i64 50
  %3 = load i32, ptr %arrayidx2, align 8
  ret i32 %3
}

; Function Attrs: nounwind sspstrong uwtable
define internal i32 @e1000e_mac_ims_read(ptr noundef %core, i32 noundef %index) #0 {
entry:
  %core.addr = alloca ptr, align 8
  %index.addr = alloca i32, align 4
  store ptr %core, ptr %core.addr, align 8
  store i32 %index, ptr %index.addr, align 4
  %0 = load ptr, ptr %core.addr, align 8
  %mac = getelementptr inbounds %struct.E1000Core, ptr %0, i32 0, i32 0
  %arrayidx = getelementptr [32768 x i32], ptr %mac, i64 0, i64 52
  %1 = load i32, ptr %arrayidx, align 8
  call void @trace_e1000e_irq_read_ims(i32 noundef %1)
  %2 = load ptr, ptr %core.addr, align 8
  %mac1 = getelementptr inbounds %struct.E1000Core, ptr %2, i32 0, i32 0
  %arrayidx2 = getelementptr [32768 x i32], ptr %mac1, i64 0, i64 52
  %3 = load i32, ptr %arrayidx2, align 8
  ret i32 %3
}

; Function Attrs: nounwind sspstrong uwtable
define internal i32 @e1000e_mac_eitr_read(ptr noundef %core, i32 noundef %index) #0 {
entry:
  %core.addr = alloca ptr, align 8
  %index.addr = alloca i32, align 4
  store ptr %core, ptr %core.addr, align 8
  store i32 %index, ptr %index.addr, align 4
  %0 = load ptr, ptr %core.addr, align 8
  %eitr_guest_value = getelementptr inbounds %struct.E1000Core, ptr %0, i32 0, i32 22
  %1 = load i32, ptr %index.addr, align 4
  %sub = sub i32 %1, 58
  %idxprom = sext i32 %sub to i64
  %arrayidx = getelementptr [5 x i32], ptr %eitr_guest_value, i64 0, i64 %idxprom
  %2 = load i32, ptr %arrayidx, align 4
  ret i32 %2
}

; Function Attrs: nounwind sspstrong uwtable
define internal i32 @e1000e_get_tarc(ptr noundef %core, i32 noundef %index) #0 {
entry:
  %core.addr = alloca ptr, align 8
  %index.addr = alloca i32, align 4
  store ptr %core, ptr %core.addr, align 8
  store i32 %index, ptr %index.addr, align 4
  %0 = load ptr, ptr %core.addr, align 8
  %mac = getelementptr inbounds %struct.E1000Core, ptr %0, i32 0, i32 0
  %1 = load i32, ptr %index.addr, align 4
  %idxprom = sext i32 %1 to i64
  %arrayidx = getelementptr [32768 x i32], ptr %mac, i64 0, i64 %idxprom
  %2 = load i32, ptr %arrayidx, align 4
  %conv = zext i32 %2 to i64
  %and = and i64 %conv, 2013267967
  %conv1 = trunc i64 %and to i32
  ret i32 %conv1
}

; Function Attrs: nounwind sspstrong uwtable
define internal i32 @e1000e_mac_read_clr4(ptr noundef %core, i32 noundef %index) #0 {
entry:
  %core.addr = alloca ptr, align 8
  %index.addr = alloca i32, align 4
  %ret = alloca i32, align 4
  store ptr %core, ptr %core.addr, align 8
  store i32 %index, ptr %index.addr, align 4
  %0 = load ptr, ptr %core.addr, align 8
  %mac = getelementptr inbounds %struct.E1000Core, ptr %0, i32 0, i32 0
  %1 = load i32, ptr %index.addr, align 4
  %idxprom = sext i32 %1 to i64
  %arrayidx = getelementptr [32768 x i32], ptr %mac, i64 0, i64 %idxprom
  %2 = load i32, ptr %arrayidx, align 4
  store i32 %2, ptr %ret, align 4
  %3 = load ptr, ptr %core.addr, align 8
  %mac1 = getelementptr inbounds %struct.E1000Core, ptr %3, i32 0, i32 0
  %4 = load i32, ptr %index.addr, align 4
  %idxprom2 = sext i32 %4 to i64
  %arrayidx3 = getelementptr [32768 x i32], ptr %mac1, i64 0, i64 %idxprom2
  store i32 0, ptr %arrayidx3, align 4
  %5 = load i32, ptr %ret, align 4
  ret i32 %5
}

; Function Attrs: nounwind sspstrong uwtable
define internal i32 @e1000e_mac_read_clr8(ptr noundef %core, i32 noundef %index) #0 {
entry:
  %core.addr = alloca ptr, align 8
  %index.addr = alloca i32, align 4
  %ret = alloca i32, align 4
  store ptr %core, ptr %core.addr, align 8
  store i32 %index, ptr %index.addr, align 4
  %0 = load ptr, ptr %core.addr, align 8
  %mac = getelementptr inbounds %struct.E1000Core, ptr %0, i32 0, i32 0
  %1 = load i32, ptr %index.addr, align 4
  %idxprom = sext i32 %1 to i64
  %arrayidx = getelementptr [32768 x i32], ptr %mac, i64 0, i64 %idxprom
  %2 = load i32, ptr %arrayidx, align 4
  store i32 %2, ptr %ret, align 4
  %3 = load ptr, ptr %core.addr, align 8
  %mac1 = getelementptr inbounds %struct.E1000Core, ptr %3, i32 0, i32 0
  %4 = load i32, ptr %index.addr, align 4
  %idxprom2 = sext i32 %4 to i64
  %arrayidx3 = getelementptr [32768 x i32], ptr %mac1, i64 0, i64 %idxprom2
  store i32 0, ptr %arrayidx3, align 4
  %5 = load ptr, ptr %core.addr, align 8
  %mac4 = getelementptr inbounds %struct.E1000Core, ptr %5, i32 0, i32 0
  %6 = load i32, ptr %index.addr, align 4
  %sub = sub i32 %6, 1
  %idxprom5 = sext i32 %sub to i64
  %arrayidx6 = getelementptr [32768 x i32], ptr %mac4, i64 0, i64 %idxprom5
  store i32 0, ptr %arrayidx6, align 4
  %7 = load i32, ptr %ret, align 4
  ret i32 %7
}

; Function Attrs: nounwind sspstrong uwtable
define internal i32 @e1000e_mac_swsm_read(ptr noundef %core, i32 noundef %index) #0 {
entry:
  %core.addr = alloca ptr, align 8
  %index.addr = alloca i32, align 4
  %val = alloca i32, align 4
  store ptr %core, ptr %core.addr, align 8
  store i32 %index, ptr %index.addr, align 4
  %0 = load ptr, ptr %core.addr, align 8
  %mac = getelementptr inbounds %struct.E1000Core, ptr %0, i32 0, i32 0
  %arrayidx = getelementptr [32768 x i32], ptr %mac, i64 0, i64 5844
  %1 = load i32, ptr %arrayidx, align 8
  store i32 %1, ptr %val, align 4
  %2 = load i32, ptr %val, align 4
  %or = or i32 %2, 1
  %3 = load ptr, ptr %core.addr, align 8
  %mac1 = getelementptr inbounds %struct.E1000Core, ptr %3, i32 0, i32 0
  %arrayidx2 = getelementptr [32768 x i32], ptr %mac1, i64 0, i64 5844
  store i32 %or, ptr %arrayidx2, align 8
  %4 = load i32, ptr %val, align 4
  ret i32 %4
}

; Function Attrs: nounwind sspstrong uwtable
define internal i32 @e1000e_get_systiml(ptr noundef %core, i32 noundef %index) #0 {
entry:
  %core.addr = alloca ptr, align 8
  %index.addr = alloca i32, align 4
  store ptr %core, ptr %core.addr, align 8
  store i32 %index, ptr %index.addr, align 4
  %0 = load ptr, ptr %core.addr, align 8
  %mac = getelementptr inbounds %struct.E1000Core, ptr %0, i32 0, i32 0
  %arraydecay = getelementptr inbounds [32768 x i32], ptr %mac, i64 0, i64 0
  %1 = load ptr, ptr %core.addr, align 8
  %timadj = getelementptr inbounds %struct.E1000Core, ptr %1, i32 0, i32 28
  %2 = load i64, ptr %timadj, align 8
  call void @e1000x_timestamp(ptr noundef %arraydecay, i64 noundef %2, i64 noundef 11648, i64 noundef 11649)
  %3 = load ptr, ptr %core.addr, align 8
  %mac1 = getelementptr inbounds %struct.E1000Core, ptr %3, i32 0, i32 0
  %arrayidx = getelementptr [32768 x i32], ptr %mac1, i64 0, i64 11648
  %4 = load i32, ptr %arrayidx, align 8
  ret i32 %4
}

; Function Attrs: nounwind sspstrong uwtable
define internal i32 @e1000e_get_txstmph(ptr noundef %core, i32 noundef %index) #0 {
entry:
  %core.addr = alloca ptr, align 8
  %index.addr = alloca i32, align 4
  store ptr %core, ptr %core.addr, align 8
  store i32 %index, ptr %index.addr, align 4
  %0 = load ptr, ptr %core.addr, align 8
  %mac = getelementptr inbounds %struct.E1000Core, ptr %0, i32 0, i32 0
  %arrayidx = getelementptr [32768 x i32], ptr %mac, i64 0, i64 11653
  %1 = load i32, ptr %arrayidx, align 4
  %and = and i32 %1, -2
  store i32 %and, ptr %arrayidx, align 4
  %2 = load ptr, ptr %core.addr, align 8
  %mac1 = getelementptr inbounds %struct.E1000Core, ptr %2, i32 0, i32 0
  %arrayidx2 = getelementptr [32768 x i32], ptr %mac1, i64 0, i64 11655
  %3 = load i32, ptr %arrayidx2, align 4
  ret i32 %3
}

; Function Attrs: nounwind sspstrong uwtable
define internal i32 @e1000e_get_rxsatrh(ptr noundef %core, i32 noundef %index) #0 {
entry:
  %core.addr = alloca ptr, align 8
  %index.addr = alloca i32, align 4
  store ptr %core, ptr %core.addr, align 8
  store i32 %index, ptr %index.addr, align 4
  %0 = load ptr, ptr %core.addr, align 8
  %mac = getelementptr inbounds %struct.E1000Core, ptr %0, i32 0, i32 0
  %arrayidx = getelementptr [32768 x i32], ptr %mac, i64 0, i64 11656
  %1 = load i32, ptr %arrayidx, align 8
  %and = and i32 %1, -2
  store i32 %and, ptr %arrayidx, align 8
  %2 = load ptr, ptr %core.addr, align 8
  %mac1 = getelementptr inbounds %struct.E1000Core, ptr %2, i32 0, i32 0
  %arrayidx2 = getelementptr [32768 x i32], ptr %mac1, i64 0, i64 11660
  %3 = load i32, ptr %arrayidx2, align 8
  ret i32 %3
}

; Function Attrs: nounwind sspstrong uwtable
define internal void @trace_e1000e_link_read_params(i1 noundef zeroext %autodetect, i32 noundef %speed, i1 noundef zeroext %force_spd, i1 noundef zeroext %force_dplx, i1 noundef zeroext %rx_fctl, i1 noundef zeroext %tx_fctl) #0 {
entry:
  %autodetect.addr = alloca i8, align 1
  %speed.addr = alloca i32, align 4
  %force_spd.addr = alloca i8, align 1
  %force_dplx.addr = alloca i8, align 1
  %rx_fctl.addr = alloca i8, align 1
  %tx_fctl.addr = alloca i8, align 1
  %frombool = zext i1 %autodetect to i8
  store i8 %frombool, ptr %autodetect.addr, align 1
  store i32 %speed, ptr %speed.addr, align 4
  %frombool1 = zext i1 %force_spd to i8
  store i8 %frombool1, ptr %force_spd.addr, align 1
  %frombool2 = zext i1 %force_dplx to i8
  store i8 %frombool2, ptr %force_dplx.addr, align 1
  %frombool3 = zext i1 %rx_fctl to i8
  store i8 %frombool3, ptr %rx_fctl.addr, align 1
  %frombool4 = zext i1 %tx_fctl to i8
  store i8 %frombool4, ptr %tx_fctl.addr, align 1
  %0 = load i8, ptr %autodetect.addr, align 1
  %tobool = trunc i8 %0 to i1
  %1 = load i32, ptr %speed.addr, align 4
  %2 = load i8, ptr %force_spd.addr, align 1
  %tobool5 = trunc i8 %2 to i1
  %3 = load i8, ptr %force_dplx.addr, align 1
  %tobool6 = trunc i8 %3 to i1
  %4 = load i8, ptr %rx_fctl.addr, align 1
  %tobool7 = trunc i8 %4 to i1
  %5 = load i8, ptr %tx_fctl.addr, align 1
  %tobool8 = trunc i8 %5 to i1
  call void @_nocheck__trace_e1000e_link_read_params(i1 noundef zeroext %tobool, i32 noundef %1, i1 noundef zeroext %tobool5, i1 noundef zeroext %tobool6, i1 noundef zeroext %tobool7, i1 noundef zeroext %tobool8)
  ret void
}

; Function Attrs: nounwind sspstrong uwtable
define internal void @_nocheck__trace_e1000e_link_read_params(i1 noundef zeroext %autodetect, i32 noundef %speed, i1 noundef zeroext %force_spd, i1 noundef zeroext %force_dplx, i1 noundef zeroext %rx_fctl, i1 noundef zeroext %tx_fctl) #0 {
entry:
  %autodetect.addr = alloca i8, align 1
  %speed.addr = alloca i32, align 4
  %force_spd.addr = alloca i8, align 1
  %force_dplx.addr = alloca i8, align 1
  %rx_fctl.addr = alloca i8, align 1
  %tx_fctl.addr = alloca i8, align 1
  %_now = alloca %struct.timeval, align 8
  %frombool = zext i1 %autodetect to i8
  store i8 %frombool, ptr %autodetect.addr, align 1
  store i32 %speed, ptr %speed.addr, align 4
  %frombool1 = zext i1 %force_spd to i8
  store i8 %frombool1, ptr %force_spd.addr, align 1
  %frombool2 = zext i1 %force_dplx to i8
  store i8 %frombool2, ptr %force_dplx.addr, align 1
  %frombool3 = zext i1 %rx_fctl to i8
  store i8 %frombool3, ptr %rx_fctl.addr, align 1
  %frombool4 = zext i1 %tx_fctl to i8
  store i8 %frombool4, ptr %tx_fctl.addr, align 1
  %0 = load i32, ptr @trace_events_enabled_count, align 4
  %tobool = icmp ne i32 %0, 0
  %lnot = xor i1 %tobool, true
  %lnot5 = xor i1 %lnot, true
  %lnot.ext = zext i1 %lnot5 to i32
  %conv = sext i32 %lnot.ext to i64
  %tobool6 = icmp ne i64 %conv, 0
  br i1 %tobool6, label %land.lhs.true, label %if.end35

land.lhs.true:                                    ; preds = %entry
  %1 = load i16, ptr @_TRACE_E1000E_LINK_READ_PARAMS_DSTATE, align 2
  %conv7 = zext i16 %1 to i32
  %tobool8 = icmp ne i32 %conv7, 0
  br i1 %tobool8, label %land.lhs.true9, label %if.end35

land.lhs.true9:                                   ; preds = %land.lhs.true
  %call = call zeroext i1 @qemu_loglevel_mask(i32 noundef 32768)
  br i1 %call, label %if.then, label %if.end35

if.then:                                          ; preds = %land.lhs.true9
  %2 = load i8, ptr @message_with_timestamp, align 1
  %tobool11 = trunc i8 %2 to i1
  br i1 %tobool11, label %if.then12, label %if.else

if.then12:                                        ; preds = %if.then
  %call13 = call i32 @gettimeofday(ptr noundef %_now, ptr noundef null) #10
  %call14 = call i32 @qemu_get_thread_id()
  %tv_sec = getelementptr inbounds %struct.timeval, ptr %_now, i32 0, i32 0
  %3 = load i64, ptr %tv_sec, align 8
  %tv_usec = getelementptr inbounds %struct.timeval, ptr %_now, i32 0, i32 1
  %4 = load i64, ptr %tv_usec, align 8
  %5 = load i8, ptr %autodetect.addr, align 1
  %tobool15 = trunc i8 %5 to i1
  %conv16 = zext i1 %tobool15 to i32
  %6 = load i32, ptr %speed.addr, align 4
  %7 = load i8, ptr %force_spd.addr, align 1
  %tobool17 = trunc i8 %7 to i1
  %conv18 = zext i1 %tobool17 to i32
  %8 = load i8, ptr %force_dplx.addr, align 1
  %tobool19 = trunc i8 %8 to i1
  %conv20 = zext i1 %tobool19 to i32
  %9 = load i8, ptr %rx_fctl.addr, align 1
  %tobool21 = trunc i8 %9 to i1
  %conv22 = zext i1 %tobool21 to i32
  %10 = load i8, ptr %tx_fctl.addr, align 1
  %tobool23 = trunc i8 %10 to i1
  %conv24 = zext i1 %tobool23 to i32
  call void (ptr, ...) @qemu_log(ptr noundef @.str.197, i32 noundef %call14, i64 noundef %3, i64 noundef %4, i32 noundef %conv16, i32 noundef %6, i32 noundef %conv18, i32 noundef %conv20, i32 noundef %conv22, i32 noundef %conv24)
  br label %if.end

if.else:                                          ; preds = %if.then
  %11 = load i8, ptr %autodetect.addr, align 1
  %tobool25 = trunc i8 %11 to i1
  %conv26 = zext i1 %tobool25 to i32
  %12 = load i32, ptr %speed.addr, align 4
  %13 = load i8, ptr %force_spd.addr, align 1
  %tobool27 = trunc i8 %13 to i1
  %conv28 = zext i1 %tobool27 to i32
  %14 = load i8, ptr %force_dplx.addr, align 1
  %tobool29 = trunc i8 %14 to i1
  %conv30 = zext i1 %tobool29 to i32
  %15 = load i8, ptr %rx_fctl.addr, align 1
  %tobool31 = trunc i8 %15 to i1
  %conv32 = zext i1 %tobool31 to i32
  %16 = load i8, ptr %tx_fctl.addr, align 1
  %tobool33 = trunc i8 %16 to i1
  %conv34 = zext i1 %tobool33 to i32
  call void (ptr, ...) @qemu_log(ptr noundef @.str.198, i32 noundef %conv26, i32 noundef %12, i32 noundef %conv28, i32 noundef %conv30, i32 noundef %conv32, i32 noundef %conv34)
  br label %if.end

if.end:                                           ; preds = %if.else, %if.then12
  br label %if.end35

if.end35:                                         ; preds = %if.end, %land.lhs.true9, %land.lhs.true, %entry
  ret void
}

; Function Attrs: nounwind sspstrong uwtable
define internal void @trace_e1000e_link_status(i1 noundef zeroext %link_up, i1 noundef zeroext %full_dplx, i32 noundef %speed, i32 noundef %asdv) #0 {
entry:
  %link_up.addr = alloca i8, align 1
  %full_dplx.addr = alloca i8, align 1
  %speed.addr = alloca i32, align 4
  %asdv.addr = alloca i32, align 4
  %frombool = zext i1 %link_up to i8
  store i8 %frombool, ptr %link_up.addr, align 1
  %frombool1 = zext i1 %full_dplx to i8
  store i8 %frombool1, ptr %full_dplx.addr, align 1
  store i32 %speed, ptr %speed.addr, align 4
  store i32 %asdv, ptr %asdv.addr, align 4
  %0 = load i8, ptr %link_up.addr, align 1
  %tobool = trunc i8 %0 to i1
  %1 = load i8, ptr %full_dplx.addr, align 1
  %tobool2 = trunc i8 %1 to i1
  %2 = load i32, ptr %speed.addr, align 4
  %3 = load i32, ptr %asdv.addr, align 4
  call void @_nocheck__trace_e1000e_link_status(i1 noundef zeroext %tobool, i1 noundef zeroext %tobool2, i32 noundef %2, i32 noundef %3)
  ret void
}

; Function Attrs: nounwind sspstrong uwtable
define internal void @_nocheck__trace_e1000e_link_status(i1 noundef zeroext %link_up, i1 noundef zeroext %full_dplx, i32 noundef %speed, i32 noundef %asdv) #0 {
entry:
  %link_up.addr = alloca i8, align 1
  %full_dplx.addr = alloca i8, align 1
  %speed.addr = alloca i32, align 4
  %asdv.addr = alloca i32, align 4
  %_now = alloca %struct.timeval, align 8
  %frombool = zext i1 %link_up to i8
  store i8 %frombool, ptr %link_up.addr, align 1
  %frombool1 = zext i1 %full_dplx to i8
  store i8 %frombool1, ptr %full_dplx.addr, align 1
  store i32 %speed, ptr %speed.addr, align 4
  store i32 %asdv, ptr %asdv.addr, align 4
  %0 = load i32, ptr @trace_events_enabled_count, align 4
  %tobool = icmp ne i32 %0, 0
  %lnot = xor i1 %tobool, true
  %lnot2 = xor i1 %lnot, true
  %lnot.ext = zext i1 %lnot2 to i32
  %conv = sext i32 %lnot.ext to i64
  %tobool3 = icmp ne i64 %conv, 0
  br i1 %tobool3, label %land.lhs.true, label %if.end20

land.lhs.true:                                    ; preds = %entry
  %1 = load i16, ptr @_TRACE_E1000E_LINK_STATUS_DSTATE, align 2
  %conv4 = zext i16 %1 to i32
  %tobool5 = icmp ne i32 %conv4, 0
  br i1 %tobool5, label %land.lhs.true6, label %if.end20

land.lhs.true6:                                   ; preds = %land.lhs.true
  %call = call zeroext i1 @qemu_loglevel_mask(i32 noundef 32768)
  br i1 %call, label %if.then, label %if.end20

if.then:                                          ; preds = %land.lhs.true6
  %2 = load i8, ptr @message_with_timestamp, align 1
  %tobool8 = trunc i8 %2 to i1
  br i1 %tobool8, label %if.then9, label %if.else

if.then9:                                         ; preds = %if.then
  %call10 = call i32 @gettimeofday(ptr noundef %_now, ptr noundef null) #10
  %call11 = call i32 @qemu_get_thread_id()
  %tv_sec = getelementptr inbounds %struct.timeval, ptr %_now, i32 0, i32 0
  %3 = load i64, ptr %tv_sec, align 8
  %tv_usec = getelementptr inbounds %struct.timeval, ptr %_now, i32 0, i32 1
  %4 = load i64, ptr %tv_usec, align 8
  %5 = load i8, ptr %link_up.addr, align 1
  %tobool12 = trunc i8 %5 to i1
  %conv13 = zext i1 %tobool12 to i32
  %6 = load i8, ptr %full_dplx.addr, align 1
  %tobool14 = trunc i8 %6 to i1
  %conv15 = zext i1 %tobool14 to i32
  %7 = load i32, ptr %speed.addr, align 4
  %8 = load i32, ptr %asdv.addr, align 4
  call void (ptr, ...) @qemu_log(ptr noundef @.str.199, i32 noundef %call11, i64 noundef %3, i64 noundef %4, i32 noundef %conv13, i32 noundef %conv15, i32 noundef %7, i32 noundef %8)
  br label %if.end

if.else:                                          ; preds = %if.then
  %9 = load i8, ptr %link_up.addr, align 1
  %tobool16 = trunc i8 %9 to i1
  %conv17 = zext i1 %tobool16 to i32
  %10 = load i8, ptr %full_dplx.addr, align 1
  %tobool18 = trunc i8 %10 to i1
  %conv19 = zext i1 %tobool18 to i32
  %11 = load i32, ptr %speed.addr, align 4
  %12 = load i32, ptr %asdv.addr, align 4
  call void (ptr, ...) @qemu_log(ptr noundef @.str.200, i32 noundef %conv17, i32 noundef %conv19, i32 noundef %11, i32 noundef %12)
  br label %if.end

if.end:                                           ; preds = %if.else, %if.then9
  br label %if.end20

if.end20:                                         ; preds = %if.end, %land.lhs.true6, %land.lhs.true, %entry
  ret void
}

; Function Attrs: nounwind sspstrong uwtable
define internal void @trace_e1000e_irq_icr_clear_zero_ims() #0 {
entry:
  call void @_nocheck__trace_e1000e_irq_icr_clear_zero_ims()
  ret void
}

; Function Attrs: nounwind sspstrong uwtable
define internal void @trace_e1000e_irq_icr_clear_nonmsix_icr_read() #0 {
entry:
  call void @_nocheck__trace_e1000e_irq_icr_clear_nonmsix_icr_read()
  ret void
}

; Function Attrs: nounwind sspstrong uwtable
define internal void @trace_e1000e_irq_icr_clear_iame() #0 {
entry:
  call void @_nocheck__trace_e1000e_irq_icr_clear_iame()
  ret void
}

; Function Attrs: nounwind sspstrong uwtable
define internal void @trace_e1000e_irq_icr_clear_icr_bit_ims(i32 noundef %icr, i32 noundef %ims) #0 {
entry:
  %icr.addr = alloca i32, align 4
  %ims.addr = alloca i32, align 4
  store i32 %icr, ptr %icr.addr, align 4
  store i32 %ims, ptr %ims.addr, align 4
  %0 = load i32, ptr %icr.addr, align 4
  %1 = load i32, ptr %ims.addr, align 4
  call void @_nocheck__trace_e1000e_irq_icr_clear_icr_bit_ims(i32 noundef %0, i32 noundef %1)
  ret void
}

; Function Attrs: nounwind sspstrong uwtable
define internal void @_nocheck__trace_e1000e_irq_icr_clear_zero_ims() #0 {
entry:
  %_now = alloca %struct.timeval, align 8
  %0 = load i32, ptr @trace_events_enabled_count, align 4
  %tobool = icmp ne i32 %0, 0
  %lnot = xor i1 %tobool, true
  %lnot1 = xor i1 %lnot, true
  %lnot.ext = zext i1 %lnot1 to i32
  %conv = sext i32 %lnot.ext to i64
  %tobool2 = icmp ne i64 %conv, 0
  br i1 %tobool2, label %land.lhs.true, label %if.end11

land.lhs.true:                                    ; preds = %entry
  %1 = load i16, ptr @_TRACE_E1000E_IRQ_ICR_CLEAR_ZERO_IMS_DSTATE, align 2
  %conv3 = zext i16 %1 to i32
  %tobool4 = icmp ne i32 %conv3, 0
  br i1 %tobool4, label %land.lhs.true5, label %if.end11

land.lhs.true5:                                   ; preds = %land.lhs.true
  %call = call zeroext i1 @qemu_loglevel_mask(i32 noundef 32768)
  br i1 %call, label %if.then, label %if.end11

if.then:                                          ; preds = %land.lhs.true5
  %2 = load i8, ptr @message_with_timestamp, align 1
  %tobool7 = trunc i8 %2 to i1
  br i1 %tobool7, label %if.then8, label %if.else

if.then8:                                         ; preds = %if.then
  %call9 = call i32 @gettimeofday(ptr noundef %_now, ptr noundef null) #10
  %call10 = call i32 @qemu_get_thread_id()
  %tv_sec = getelementptr inbounds %struct.timeval, ptr %_now, i32 0, i32 0
  %3 = load i64, ptr %tv_sec, align 8
  %tv_usec = getelementptr inbounds %struct.timeval, ptr %_now, i32 0, i32 1
  %4 = load i64, ptr %tv_usec, align 8
  call void (ptr, ...) @qemu_log(ptr noundef @.str.201, i32 noundef %call10, i64 noundef %3, i64 noundef %4)
  br label %if.end

if.else:                                          ; preds = %if.then
  call void (ptr, ...) @qemu_log(ptr noundef @.str.202)
  br label %if.end

if.end:                                           ; preds = %if.else, %if.then8
  br label %if.end11

if.end11:                                         ; preds = %if.end, %land.lhs.true5, %land.lhs.true, %entry
  ret void
}

; Function Attrs: nounwind sspstrong uwtable
define internal void @_nocheck__trace_e1000e_irq_icr_clear_nonmsix_icr_read() #0 {
entry:
  %_now = alloca %struct.timeval, align 8
  %0 = load i32, ptr @trace_events_enabled_count, align 4
  %tobool = icmp ne i32 %0, 0
  %lnot = xor i1 %tobool, true
  %lnot1 = xor i1 %lnot, true
  %lnot.ext = zext i1 %lnot1 to i32
  %conv = sext i32 %lnot.ext to i64
  %tobool2 = icmp ne i64 %conv, 0
  br i1 %tobool2, label %land.lhs.true, label %if.end11

land.lhs.true:                                    ; preds = %entry
  %1 = load i16, ptr @_TRACE_E1000E_IRQ_ICR_CLEAR_NONMSIX_ICR_READ_DSTATE, align 2
  %conv3 = zext i16 %1 to i32
  %tobool4 = icmp ne i32 %conv3, 0
  br i1 %tobool4, label %land.lhs.true5, label %if.end11

land.lhs.true5:                                   ; preds = %land.lhs.true
  %call = call zeroext i1 @qemu_loglevel_mask(i32 noundef 32768)
  br i1 %call, label %if.then, label %if.end11

if.then:                                          ; preds = %land.lhs.true5
  %2 = load i8, ptr @message_with_timestamp, align 1
  %tobool7 = trunc i8 %2 to i1
  br i1 %tobool7, label %if.then8, label %if.else

if.then8:                                         ; preds = %if.then
  %call9 = call i32 @gettimeofday(ptr noundef %_now, ptr noundef null) #10
  %call10 = call i32 @qemu_get_thread_id()
  %tv_sec = getelementptr inbounds %struct.timeval, ptr %_now, i32 0, i32 0
  %3 = load i64, ptr %tv_sec, align 8
  %tv_usec = getelementptr inbounds %struct.timeval, ptr %_now, i32 0, i32 1
  %4 = load i64, ptr %tv_usec, align 8
  call void (ptr, ...) @qemu_log(ptr noundef @.str.203, i32 noundef %call10, i64 noundef %3, i64 noundef %4)
  br label %if.end

if.else:                                          ; preds = %if.then
  call void (ptr, ...) @qemu_log(ptr noundef @.str.204)
  br label %if.end

if.end:                                           ; preds = %if.else, %if.then8
  br label %if.end11

if.end11:                                         ; preds = %if.end, %land.lhs.true5, %land.lhs.true, %entry
  ret void
}

; Function Attrs: nounwind sspstrong uwtable
define internal void @_nocheck__trace_e1000e_irq_icr_clear_iame() #0 {
entry:
  %_now = alloca %struct.timeval, align 8
  %0 = load i32, ptr @trace_events_enabled_count, align 4
  %tobool = icmp ne i32 %0, 0
  %lnot = xor i1 %tobool, true
  %lnot1 = xor i1 %lnot, true
  %lnot.ext = zext i1 %lnot1 to i32
  %conv = sext i32 %lnot.ext to i64
  %tobool2 = icmp ne i64 %conv, 0
  br i1 %tobool2, label %land.lhs.true, label %if.end11

land.lhs.true:                                    ; preds = %entry
  %1 = load i16, ptr @_TRACE_E1000E_IRQ_ICR_CLEAR_IAME_DSTATE, align 2
  %conv3 = zext i16 %1 to i32
  %tobool4 = icmp ne i32 %conv3, 0
  br i1 %tobool4, label %land.lhs.true5, label %if.end11

land.lhs.true5:                                   ; preds = %land.lhs.true
  %call = call zeroext i1 @qemu_loglevel_mask(i32 noundef 32768)
  br i1 %call, label %if.then, label %if.end11

if.then:                                          ; preds = %land.lhs.true5
  %2 = load i8, ptr @message_with_timestamp, align 1
  %tobool7 = trunc i8 %2 to i1
  br i1 %tobool7, label %if.then8, label %if.else

if.then8:                                         ; preds = %if.then
  %call9 = call i32 @gettimeofday(ptr noundef %_now, ptr noundef null) #10
  %call10 = call i32 @qemu_get_thread_id()
  %tv_sec = getelementptr inbounds %struct.timeval, ptr %_now, i32 0, i32 0
  %3 = load i64, ptr %tv_sec, align 8
  %tv_usec = getelementptr inbounds %struct.timeval, ptr %_now, i32 0, i32 1
  %4 = load i64, ptr %tv_usec, align 8
  call void (ptr, ...) @qemu_log(ptr noundef @.str.205, i32 noundef %call10, i64 noundef %3, i64 noundef %4)
  br label %if.end

if.else:                                          ; preds = %if.then
  call void (ptr, ...) @qemu_log(ptr noundef @.str.206)
  br label %if.end

if.end:                                           ; preds = %if.else, %if.then8
  br label %if.end11

if.end11:                                         ; preds = %if.end, %land.lhs.true5, %land.lhs.true, %entry
  ret void
}

; Function Attrs: nounwind sspstrong uwtable
define internal void @_nocheck__trace_e1000e_irq_icr_clear_icr_bit_ims(i32 noundef %icr, i32 noundef %ims) #0 {
entry:
  %icr.addr = alloca i32, align 4
  %ims.addr = alloca i32, align 4
  %_now = alloca %struct.timeval, align 8
  store i32 %icr, ptr %icr.addr, align 4
  store i32 %ims, ptr %ims.addr, align 4
  %0 = load i32, ptr @trace_events_enabled_count, align 4
  %tobool = icmp ne i32 %0, 0
  %lnot = xor i1 %tobool, true
  %lnot1 = xor i1 %lnot, true
  %lnot.ext = zext i1 %lnot1 to i32
  %conv = sext i32 %lnot.ext to i64
  %tobool2 = icmp ne i64 %conv, 0
  br i1 %tobool2, label %land.lhs.true, label %if.end11

land.lhs.true:                                    ; preds = %entry
  %1 = load i16, ptr @_TRACE_E1000E_IRQ_ICR_CLEAR_ICR_BIT_IMS_DSTATE, align 2
  %conv3 = zext i16 %1 to i32
  %tobool4 = icmp ne i32 %conv3, 0
  br i1 %tobool4, label %land.lhs.true5, label %if.end11

land.lhs.true5:                                   ; preds = %land.lhs.true
  %call = call zeroext i1 @qemu_loglevel_mask(i32 noundef 32768)
  br i1 %call, label %if.then, label %if.end11

if.then:                                          ; preds = %land.lhs.true5
  %2 = load i8, ptr @message_with_timestamp, align 1
  %tobool7 = trunc i8 %2 to i1
  br i1 %tobool7, label %if.then8, label %if.else

if.then8:                                         ; preds = %if.then
  %call9 = call i32 @gettimeofday(ptr noundef %_now, ptr noundef null) #10
  %call10 = call i32 @qemu_get_thread_id()
  %tv_sec = getelementptr inbounds %struct.timeval, ptr %_now, i32 0, i32 0
  %3 = load i64, ptr %tv_sec, align 8
  %tv_usec = getelementptr inbounds %struct.timeval, ptr %_now, i32 0, i32 1
  %4 = load i64, ptr %tv_usec, align 8
  %5 = load i32, ptr %icr.addr, align 4
  %6 = load i32, ptr %ims.addr, align 4
  call void (ptr, ...) @qemu_log(ptr noundef @.str.207, i32 noundef %call10, i64 noundef %3, i64 noundef %4, i32 noundef %5, i32 noundef %6)
  br label %if.end

if.else:                                          ; preds = %if.then
  %7 = load i32, ptr %icr.addr, align 4
  %8 = load i32, ptr %ims.addr, align 4
  call void (ptr, ...) @qemu_log(ptr noundef @.str.208, i32 noundef %7, i32 noundef %8)
  br label %if.end

if.end:                                           ; preds = %if.else, %if.then8
  br label %if.end11

if.end11:                                         ; preds = %if.end, %land.lhs.true5, %land.lhs.true, %entry
  ret void
}

; Function Attrs: nounwind sspstrong uwtable
define internal void @trace_e1000e_irq_read_ics(i32 noundef %ics) #0 {
entry:
  %ics.addr = alloca i32, align 4
  store i32 %ics, ptr %ics.addr, align 4
  %0 = load i32, ptr %ics.addr, align 4
  call void @_nocheck__trace_e1000e_irq_read_ics(i32 noundef %0)
  ret void
}

; Function Attrs: nounwind sspstrong uwtable
define internal void @_nocheck__trace_e1000e_irq_read_ics(i32 noundef %ics) #0 {
entry:
  %ics.addr = alloca i32, align 4
  %_now = alloca %struct.timeval, align 8
  store i32 %ics, ptr %ics.addr, align 4
  %0 = load i32, ptr @trace_events_enabled_count, align 4
  %tobool = icmp ne i32 %0, 0
  %lnot = xor i1 %tobool, true
  %lnot1 = xor i1 %lnot, true
  %lnot.ext = zext i1 %lnot1 to i32
  %conv = sext i32 %lnot.ext to i64
  %tobool2 = icmp ne i64 %conv, 0
  br i1 %tobool2, label %land.lhs.true, label %if.end11

land.lhs.true:                                    ; preds = %entry
  %1 = load i16, ptr @_TRACE_E1000E_IRQ_READ_ICS_DSTATE, align 2
  %conv3 = zext i16 %1 to i32
  %tobool4 = icmp ne i32 %conv3, 0
  br i1 %tobool4, label %land.lhs.true5, label %if.end11

land.lhs.true5:                                   ; preds = %land.lhs.true
  %call = call zeroext i1 @qemu_loglevel_mask(i32 noundef 32768)
  br i1 %call, label %if.then, label %if.end11

if.then:                                          ; preds = %land.lhs.true5
  %2 = load i8, ptr @message_with_timestamp, align 1
  %tobool7 = trunc i8 %2 to i1
  br i1 %tobool7, label %if.then8, label %if.else

if.then8:                                         ; preds = %if.then
  %call9 = call i32 @gettimeofday(ptr noundef %_now, ptr noundef null) #10
  %call10 = call i32 @qemu_get_thread_id()
  %tv_sec = getelementptr inbounds %struct.timeval, ptr %_now, i32 0, i32 0
  %3 = load i64, ptr %tv_sec, align 8
  %tv_usec = getelementptr inbounds %struct.timeval, ptr %_now, i32 0, i32 1
  %4 = load i64, ptr %tv_usec, align 8
  %5 = load i32, ptr %ics.addr, align 4
  call void (ptr, ...) @qemu_log(ptr noundef @.str.209, i32 noundef %call10, i64 noundef %3, i64 noundef %4, i32 noundef %5)
  br label %if.end

if.else:                                          ; preds = %if.then
  %6 = load i32, ptr %ics.addr, align 4
  call void (ptr, ...) @qemu_log(ptr noundef @.str.210, i32 noundef %6)
  br label %if.end

if.end:                                           ; preds = %if.else, %if.then8
  br label %if.end11

if.end11:                                         ; preds = %if.end, %land.lhs.true5, %land.lhs.true, %entry
  ret void
}

; Function Attrs: nounwind sspstrong uwtable
define internal void @trace_e1000e_irq_read_ims(i32 noundef %ims) #0 {
entry:
  %ims.addr = alloca i32, align 4
  store i32 %ims, ptr %ims.addr, align 4
  %0 = load i32, ptr %ims.addr, align 4
  call void @_nocheck__trace_e1000e_irq_read_ims(i32 noundef %0)
  ret void
}

; Function Attrs: nounwind sspstrong uwtable
define internal void @_nocheck__trace_e1000e_irq_read_ims(i32 noundef %ims) #0 {
entry:
  %ims.addr = alloca i32, align 4
  %_now = alloca %struct.timeval, align 8
  store i32 %ims, ptr %ims.addr, align 4
  %0 = load i32, ptr @trace_events_enabled_count, align 4
  %tobool = icmp ne i32 %0, 0
  %lnot = xor i1 %tobool, true
  %lnot1 = xor i1 %lnot, true
  %lnot.ext = zext i1 %lnot1 to i32
  %conv = sext i32 %lnot.ext to i64
  %tobool2 = icmp ne i64 %conv, 0
  br i1 %tobool2, label %land.lhs.true, label %if.end11

land.lhs.true:                                    ; preds = %entry
  %1 = load i16, ptr @_TRACE_E1000E_IRQ_READ_IMS_DSTATE, align 2
  %conv3 = zext i16 %1 to i32
  %tobool4 = icmp ne i32 %conv3, 0
  br i1 %tobool4, label %land.lhs.true5, label %if.end11

land.lhs.true5:                                   ; preds = %land.lhs.true
  %call = call zeroext i1 @qemu_loglevel_mask(i32 noundef 32768)
  br i1 %call, label %if.then, label %if.end11

if.then:                                          ; preds = %land.lhs.true5
  %2 = load i8, ptr @message_with_timestamp, align 1
  %tobool7 = trunc i8 %2 to i1
  br i1 %tobool7, label %if.then8, label %if.else

if.then8:                                         ; preds = %if.then
  %call9 = call i32 @gettimeofday(ptr noundef %_now, ptr noundef null) #10
  %call10 = call i32 @qemu_get_thread_id()
  %tv_sec = getelementptr inbounds %struct.timeval, ptr %_now, i32 0, i32 0
  %3 = load i64, ptr %tv_sec, align 8
  %tv_usec = getelementptr inbounds %struct.timeval, ptr %_now, i32 0, i32 1
  %4 = load i64, ptr %tv_usec, align 8
  %5 = load i32, ptr %ims.addr, align 4
  call void (ptr, ...) @qemu_log(ptr noundef @.str.211, i32 noundef %call10, i64 noundef %3, i64 noundef %4, i32 noundef %5)
  br label %if.end

if.else:                                          ; preds = %if.then
  %6 = load i32, ptr %ims.addr, align 4
  call void (ptr, ...) @qemu_log(ptr noundef @.str.212, i32 noundef %6)
  br label %if.end

if.end:                                           ; preds = %if.else, %if.then8
  br label %if.end11

if.end11:                                         ; preds = %if.end, %land.lhs.true5, %land.lhs.true, %entry
  ret void
}

declare void @e1000x_timestamp(ptr noundef, i64 noundef, i64 noundef, i64 noundef) #1

; Function Attrs: nounwind sspstrong uwtable
define internal void @_nocheck__trace_e1000e_wrn_regs_write_ro(i64 noundef %index, i32 noundef %size, i64 noundef %val) #0 {
entry:
  %index.addr = alloca i64, align 8
  %size.addr = alloca i32, align 4
  %val.addr = alloca i64, align 8
  %_now = alloca %struct.timeval, align 8
  store i64 %index, ptr %index.addr, align 8
  store i32 %size, ptr %size.addr, align 4
  store i64 %val, ptr %val.addr, align 8
  %0 = load i32, ptr @trace_events_enabled_count, align 4
  %tobool = icmp ne i32 %0, 0
  %lnot = xor i1 %tobool, true
  %lnot1 = xor i1 %lnot, true
  %lnot.ext = zext i1 %lnot1 to i32
  %conv = sext i32 %lnot.ext to i64
  %tobool2 = icmp ne i64 %conv, 0
  br i1 %tobool2, label %land.lhs.true, label %if.end11

land.lhs.true:                                    ; preds = %entry
  %1 = load i16, ptr @_TRACE_E1000E_WRN_REGS_WRITE_RO_DSTATE, align 2
  %conv3 = zext i16 %1 to i32
  %tobool4 = icmp ne i32 %conv3, 0
  br i1 %tobool4, label %land.lhs.true5, label %if.end11

land.lhs.true5:                                   ; preds = %land.lhs.true
  %call = call zeroext i1 @qemu_loglevel_mask(i32 noundef 32768)
  br i1 %call, label %if.then, label %if.end11

if.then:                                          ; preds = %land.lhs.true5
  %2 = load i8, ptr @message_with_timestamp, align 1
  %tobool7 = trunc i8 %2 to i1
  br i1 %tobool7, label %if.then8, label %if.else

if.then8:                                         ; preds = %if.then
  %call9 = call i32 @gettimeofday(ptr noundef %_now, ptr noundef null) #10
  %call10 = call i32 @qemu_get_thread_id()
  %tv_sec = getelementptr inbounds %struct.timeval, ptr %_now, i32 0, i32 0
  %3 = load i64, ptr %tv_sec, align 8
  %tv_usec = getelementptr inbounds %struct.timeval, ptr %_now, i32 0, i32 1
  %4 = load i64, ptr %tv_usec, align 8
  %5 = load i64, ptr %index.addr, align 8
  %6 = load i32, ptr %size.addr, align 4
  %7 = load i64, ptr %val.addr, align 8
  call void (ptr, ...) @qemu_log(ptr noundef @.str.213, i32 noundef %call10, i64 noundef %3, i64 noundef %4, i64 noundef %5, i32 noundef %6, i64 noundef %7)
  br label %if.end

if.else:                                          ; preds = %if.then
  %8 = load i64, ptr %index.addr, align 8
  %9 = load i32, ptr %size.addr, align 4
  %10 = load i64, ptr %val.addr, align 8
  call void (ptr, ...) @qemu_log(ptr noundef @.str.214, i64 noundef %8, i32 noundef %9, i64 noundef %10)
  br label %if.end

if.end:                                           ; preds = %if.else, %if.then8
  br label %if.end11

if.end11:                                         ; preds = %if.end, %land.lhs.true5, %land.lhs.true, %entry
  ret void
}

; Function Attrs: nounwind sspstrong uwtable
define internal void @_nocheck__trace_e1000e_wrn_regs_write_unknown(i64 noundef %index, i32 noundef %size, i64 noundef %val) #0 {
entry:
  %index.addr = alloca i64, align 8
  %size.addr = alloca i32, align 4
  %val.addr = alloca i64, align 8
  %_now = alloca %struct.timeval, align 8
  store i64 %index, ptr %index.addr, align 8
  store i32 %size, ptr %size.addr, align 4
  store i64 %val, ptr %val.addr, align 8
  %0 = load i32, ptr @trace_events_enabled_count, align 4
  %tobool = icmp ne i32 %0, 0
  %lnot = xor i1 %tobool, true
  %lnot1 = xor i1 %lnot, true
  %lnot.ext = zext i1 %lnot1 to i32
  %conv = sext i32 %lnot.ext to i64
  %tobool2 = icmp ne i64 %conv, 0
  br i1 %tobool2, label %land.lhs.true, label %if.end11

land.lhs.true:                                    ; preds = %entry
  %1 = load i16, ptr @_TRACE_E1000E_WRN_REGS_WRITE_UNKNOWN_DSTATE, align 2
  %conv3 = zext i16 %1 to i32
  %tobool4 = icmp ne i32 %conv3, 0
  br i1 %tobool4, label %land.lhs.true5, label %if.end11

land.lhs.true5:                                   ; preds = %land.lhs.true
  %call = call zeroext i1 @qemu_loglevel_mask(i32 noundef 32768)
  br i1 %call, label %if.then, label %if.end11

if.then:                                          ; preds = %land.lhs.true5
  %2 = load i8, ptr @message_with_timestamp, align 1
  %tobool7 = trunc i8 %2 to i1
  br i1 %tobool7, label %if.then8, label %if.else

if.then8:                                         ; preds = %if.then
  %call9 = call i32 @gettimeofday(ptr noundef %_now, ptr noundef null) #10
  %call10 = call i32 @qemu_get_thread_id()
  %tv_sec = getelementptr inbounds %struct.timeval, ptr %_now, i32 0, i32 0
  %3 = load i64, ptr %tv_sec, align 8
  %tv_usec = getelementptr inbounds %struct.timeval, ptr %_now, i32 0, i32 1
  %4 = load i64, ptr %tv_usec, align 8
  %5 = load i64, ptr %index.addr, align 8
  %6 = load i32, ptr %size.addr, align 4
  %7 = load i64, ptr %val.addr, align 8
  call void (ptr, ...) @qemu_log(ptr noundef @.str.215, i32 noundef %call10, i64 noundef %3, i64 noundef %4, i64 noundef %5, i32 noundef %6, i64 noundef %7)
  br label %if.end

if.else:                                          ; preds = %if.then
  %8 = load i64, ptr %index.addr, align 8
  %9 = load i32, ptr %size.addr, align 4
  %10 = load i64, ptr %val.addr, align 8
  call void (ptr, ...) @qemu_log(ptr noundef @.str.216, i64 noundef %8, i32 noundef %9, i64 noundef %10)
  br label %if.end

if.end:                                           ; preds = %if.else, %if.then8
  br label %if.end11

if.end11:                                         ; preds = %if.end, %land.lhs.true5, %land.lhs.true, %entry
  ret void
}

; Function Attrs: nounwind sspstrong uwtable
define internal void @_nocheck__trace_e1000e_wrn_regs_read_trivial(i32 noundef %index) #0 {
entry:
  %index.addr = alloca i32, align 4
  %_now = alloca %struct.timeval, align 8
  store i32 %index, ptr %index.addr, align 4
  %0 = load i32, ptr @trace_events_enabled_count, align 4
  %tobool = icmp ne i32 %0, 0
  %lnot = xor i1 %tobool, true
  %lnot1 = xor i1 %lnot, true
  %lnot.ext = zext i1 %lnot1 to i32
  %conv = sext i32 %lnot.ext to i64
  %tobool2 = icmp ne i64 %conv, 0
  br i1 %tobool2, label %land.lhs.true, label %if.end11

land.lhs.true:                                    ; preds = %entry
  %1 = load i16, ptr @_TRACE_E1000E_WRN_REGS_READ_TRIVIAL_DSTATE, align 2
  %conv3 = zext i16 %1 to i32
  %tobool4 = icmp ne i32 %conv3, 0
  br i1 %tobool4, label %land.lhs.true5, label %if.end11

land.lhs.true5:                                   ; preds = %land.lhs.true
  %call = call zeroext i1 @qemu_loglevel_mask(i32 noundef 32768)
  br i1 %call, label %if.then, label %if.end11

if.then:                                          ; preds = %land.lhs.true5
  %2 = load i8, ptr @message_with_timestamp, align 1
  %tobool7 = trunc i8 %2 to i1
  br i1 %tobool7, label %if.then8, label %if.else

if.then8:                                         ; preds = %if.then
  %call9 = call i32 @gettimeofday(ptr noundef %_now, ptr noundef null) #10
  %call10 = call i32 @qemu_get_thread_id()
  %tv_sec = getelementptr inbounds %struct.timeval, ptr %_now, i32 0, i32 0
  %3 = load i64, ptr %tv_sec, align 8
  %tv_usec = getelementptr inbounds %struct.timeval, ptr %_now, i32 0, i32 1
  %4 = load i64, ptr %tv_usec, align 8
  %5 = load i32, ptr %index.addr, align 4
  call void (ptr, ...) @qemu_log(ptr noundef @.str.217, i32 noundef %call10, i64 noundef %3, i64 noundef %4, i32 noundef %5)
  br label %if.end

if.else:                                          ; preds = %if.then
  %6 = load i32, ptr %index.addr, align 4
  call void (ptr, ...) @qemu_log(ptr noundef @.str.218, i32 noundef %6)
  br label %if.end

if.end:                                           ; preds = %if.else, %if.then8
  br label %if.end11

if.end11:                                         ; preds = %if.end, %land.lhs.true5, %land.lhs.true, %entry
  ret void
}

; Function Attrs: nounwind sspstrong uwtable
define internal void @_nocheck__trace_e1000e_core_read(i64 noundef %index, i32 noundef %size, i64 noundef %val) #0 {
entry:
  %index.addr = alloca i64, align 8
  %size.addr = alloca i32, align 4
  %val.addr = alloca i64, align 8
  %_now = alloca %struct.timeval, align 8
  store i64 %index, ptr %index.addr, align 8
  store i32 %size, ptr %size.addr, align 4
  store i64 %val, ptr %val.addr, align 8
  %0 = load i32, ptr @trace_events_enabled_count, align 4
  %tobool = icmp ne i32 %0, 0
  %lnot = xor i1 %tobool, true
  %lnot1 = xor i1 %lnot, true
  %lnot.ext = zext i1 %lnot1 to i32
  %conv = sext i32 %lnot.ext to i64
  %tobool2 = icmp ne i64 %conv, 0
  br i1 %tobool2, label %land.lhs.true, label %if.end11

land.lhs.true:                                    ; preds = %entry
  %1 = load i16, ptr @_TRACE_E1000E_CORE_READ_DSTATE, align 2
  %conv3 = zext i16 %1 to i32
  %tobool4 = icmp ne i32 %conv3, 0
  br i1 %tobool4, label %land.lhs.true5, label %if.end11

land.lhs.true5:                                   ; preds = %land.lhs.true
  %call = call zeroext i1 @qemu_loglevel_mask(i32 noundef 32768)
  br i1 %call, label %if.then, label %if.end11

if.then:                                          ; preds = %land.lhs.true5
  %2 = load i8, ptr @message_with_timestamp, align 1
  %tobool7 = trunc i8 %2 to i1
  br i1 %tobool7, label %if.then8, label %if.else

if.then8:                                         ; preds = %if.then
  %call9 = call i32 @gettimeofday(ptr noundef %_now, ptr noundef null) #10
  %call10 = call i32 @qemu_get_thread_id()
  %tv_sec = getelementptr inbounds %struct.timeval, ptr %_now, i32 0, i32 0
  %3 = load i64, ptr %tv_sec, align 8
  %tv_usec = getelementptr inbounds %struct.timeval, ptr %_now, i32 0, i32 1
  %4 = load i64, ptr %tv_usec, align 8
  %5 = load i64, ptr %index.addr, align 8
  %6 = load i32, ptr %size.addr, align 4
  %7 = load i64, ptr %val.addr, align 8
  call void (ptr, ...) @qemu_log(ptr noundef @.str.219, i32 noundef %call10, i64 noundef %3, i64 noundef %4, i64 noundef %5, i32 noundef %6, i64 noundef %7)
  br label %if.end

if.else:                                          ; preds = %if.then
  %8 = load i64, ptr %index.addr, align 8
  %9 = load i32, ptr %size.addr, align 4
  %10 = load i64, ptr %val.addr, align 8
  call void (ptr, ...) @qemu_log(ptr noundef @.str.220, i64 noundef %8, i32 noundef %9, i64 noundef %10)
  br label %if.end

if.end:                                           ; preds = %if.else, %if.then8
  br label %if.end11

if.end11:                                         ; preds = %if.end, %land.lhs.true5, %land.lhs.true, %entry
  ret void
}

; Function Attrs: nounwind sspstrong uwtable
define internal void @_nocheck__trace_e1000e_wrn_regs_read_unknown(i64 noundef %index, i32 noundef %size) #0 {
entry:
  %index.addr = alloca i64, align 8
  %size.addr = alloca i32, align 4
  %_now = alloca %struct.timeval, align 8
  store i64 %index, ptr %index.addr, align 8
  store i32 %size, ptr %size.addr, align 4
  %0 = load i32, ptr @trace_events_enabled_count, align 4
  %tobool = icmp ne i32 %0, 0
  %lnot = xor i1 %tobool, true
  %lnot1 = xor i1 %lnot, true
  %lnot.ext = zext i1 %lnot1 to i32
  %conv = sext i32 %lnot.ext to i64
  %tobool2 = icmp ne i64 %conv, 0
  br i1 %tobool2, label %land.lhs.true, label %if.end11

land.lhs.true:                                    ; preds = %entry
  %1 = load i16, ptr @_TRACE_E1000E_WRN_REGS_READ_UNKNOWN_DSTATE, align 2
  %conv3 = zext i16 %1 to i32
  %tobool4 = icmp ne i32 %conv3, 0
  br i1 %tobool4, label %land.lhs.true5, label %if.end11

land.lhs.true5:                                   ; preds = %land.lhs.true
  %call = call zeroext i1 @qemu_loglevel_mask(i32 noundef 32768)
  br i1 %call, label %if.then, label %if.end11

if.then:                                          ; preds = %land.lhs.true5
  %2 = load i8, ptr @message_with_timestamp, align 1
  %tobool7 = trunc i8 %2 to i1
  br i1 %tobool7, label %if.then8, label %if.else

if.then8:                                         ; preds = %if.then
  %call9 = call i32 @gettimeofday(ptr noundef %_now, ptr noundef null) #10
  %call10 = call i32 @qemu_get_thread_id()
  %tv_sec = getelementptr inbounds %struct.timeval, ptr %_now, i32 0, i32 0
  %3 = load i64, ptr %tv_sec, align 8
  %tv_usec = getelementptr inbounds %struct.timeval, ptr %_now, i32 0, i32 1
  %4 = load i64, ptr %tv_usec, align 8
  %5 = load i64, ptr %index.addr, align 8
  %6 = load i32, ptr %size.addr, align 4
  call void (ptr, ...) @qemu_log(ptr noundef @.str.221, i32 noundef %call10, i64 noundef %3, i64 noundef %4, i64 noundef %5, i32 noundef %6)
  br label %if.end

if.else:                                          ; preds = %if.then
  %7 = load i64, ptr %index.addr, align 8
  %8 = load i32, ptr %size.addr, align 4
  call void (ptr, ...) @qemu_log(ptr noundef @.str.222, i64 noundef %7, i32 noundef %8)
  br label %if.end

if.end:                                           ; preds = %if.else, %if.then8
  br label %if.end11

if.end11:                                         ; preds = %if.end, %land.lhs.true5, %land.lhs.true, %entry
  ret void
}

; Function Attrs: nounwind sspstrong uwtable
define internal ptr @timer_new(i32 noundef %type, i32 noundef %scale, ptr noundef %cb, ptr noundef %opaque) #0 {
entry:
  %type.addr = alloca i32, align 4
  %scale.addr = alloca i32, align 4
  %cb.addr = alloca ptr, align 8
  %opaque.addr = alloca ptr, align 8
  store i32 %type, ptr %type.addr, align 4
  store i32 %scale, ptr %scale.addr, align 4
  store ptr %cb, ptr %cb.addr, align 8
  store ptr %opaque, ptr %opaque.addr, align 8
  %0 = load i32, ptr %type.addr, align 4
  %1 = load i32, ptr %scale.addr, align 4
  %2 = load ptr, ptr %cb.addr, align 8
  %3 = load ptr, ptr %opaque.addr, align 8
  %call = call ptr @timer_new_full(ptr noundef null, i32 noundef %0, i32 noundef %1, i32 noundef 0, ptr noundef %2, ptr noundef %3)
  ret ptr %call
}

; Function Attrs: nounwind sspstrong uwtable
define internal ptr @timer_new_full(ptr noundef %timer_list_group, i32 noundef %type, i32 noundef %scale, i32 noundef %attributes, ptr noundef %cb, ptr noundef %opaque) #0 {
entry:
  %timer_list_group.addr = alloca ptr, align 8
  %type.addr = alloca i32, align 4
  %scale.addr = alloca i32, align 4
  %attributes.addr = alloca i32, align 4
  %cb.addr = alloca ptr, align 8
  %opaque.addr = alloca ptr, align 8
  %ts = alloca ptr, align 8
  store ptr %timer_list_group, ptr %timer_list_group.addr, align 8
  store i32 %type, ptr %type.addr, align 4
  store i32 %scale, ptr %scale.addr, align 4
  store i32 %attributes, ptr %attributes.addr, align 4
  store ptr %cb, ptr %cb.addr, align 8
  store ptr %opaque, ptr %opaque.addr, align 8
  %call = call noalias ptr @g_malloc0_n(i64 noundef 1, i64 noundef 48) #12
  store ptr %call, ptr %ts, align 8
  %0 = load ptr, ptr %ts, align 8
  %1 = load ptr, ptr %timer_list_group.addr, align 8
  %2 = load i32, ptr %type.addr, align 4
  %3 = load i32, ptr %scale.addr, align 4
  %4 = load i32, ptr %attributes.addr, align 4
  %5 = load ptr, ptr %cb.addr, align 8
  %6 = load ptr, ptr %opaque.addr, align 8
  call void @timer_init_full(ptr noundef %0, ptr noundef %1, i32 noundef %2, i32 noundef %3, i32 noundef %4, ptr noundef %5, ptr noundef %6)
  %7 = load ptr, ptr %ts, align 8
  ret ptr %7
}

; Function Attrs: allocsize(0,1)
declare noalias ptr @g_malloc0_n(i64 noundef, i64 noundef) #8

declare void @timer_init_full(ptr noundef, ptr noundef, i32 noundef, i32 noundef, i32 noundef, ptr noundef, ptr noundef) #1

declare void @e1000x_update_regs_on_autoneg_done(ptr noundef, ptr noundef) #1

; Function Attrs: nounwind sspstrong uwtable
define internal void @e1000e_intrmgr_initialize_all_timers(ptr noundef %core, i1 noundef zeroext %create) #0 {
entry:
  %core.addr = alloca ptr, align 8
  %create.addr = alloca i8, align 1
  %i = alloca i32, align 4
  store ptr %core, ptr %core.addr, align 8
  %frombool = zext i1 %create to i8
  store i8 %frombool, ptr %create.addr, align 1
  %0 = load ptr, ptr %core.addr, align 8
  %radv = getelementptr inbounds %struct.E1000Core, ptr %0, i32 0, i32 13
  %delay_reg = getelementptr inbounds %struct.E1000IntrDelayTimer_st, ptr %radv, i32 0, i32 2
  store i32 2571, ptr %delay_reg, align 4
  %1 = load ptr, ptr %core.addr, align 8
  %rdtr = getelementptr inbounds %struct.E1000Core, ptr %1, i32 0, i32 14
  %delay_reg1 = getelementptr inbounds %struct.E1000IntrDelayTimer_st, ptr %rdtr, i32 0, i32 2
  store i32 2568, ptr %delay_reg1, align 4
  %2 = load ptr, ptr %core.addr, align 8
  %raid = getelementptr inbounds %struct.E1000Core, ptr %2, i32 0, i32 15
  %delay_reg2 = getelementptr inbounds %struct.E1000IntrDelayTimer_st, ptr %raid, i32 0, i32 2
  store i32 2818, ptr %delay_reg2, align 4
  %3 = load ptr, ptr %core.addr, align 8
  %tadv = getelementptr inbounds %struct.E1000Core, ptr %3, i32 0, i32 16
  %delay_reg3 = getelementptr inbounds %struct.E1000IntrDelayTimer_st, ptr %tadv, i32 0, i32 2
  store i32 3595, ptr %delay_reg3, align 4
  %4 = load ptr, ptr %core.addr, align 8
  %tidv = getelementptr inbounds %struct.E1000Core, ptr %4, i32 0, i32 17
  %delay_reg4 = getelementptr inbounds %struct.E1000IntrDelayTimer_st, ptr %tidv, i32 0, i32 2
  store i32 3592, ptr %delay_reg4, align 4
  %5 = load ptr, ptr %core.addr, align 8
  %radv5 = getelementptr inbounds %struct.E1000Core, ptr %5, i32 0, i32 13
  %delay_resolution_ns = getelementptr inbounds %struct.E1000IntrDelayTimer_st, ptr %radv5, i32 0, i32 3
  store i32 1024, ptr %delay_resolution_ns, align 8
  %6 = load ptr, ptr %core.addr, align 8
  %rdtr6 = getelementptr inbounds %struct.E1000Core, ptr %6, i32 0, i32 14
  %delay_resolution_ns7 = getelementptr inbounds %struct.E1000IntrDelayTimer_st, ptr %rdtr6, i32 0, i32 3
  store i32 1024, ptr %delay_resolution_ns7, align 8
  %7 = load ptr, ptr %core.addr, align 8
  %raid8 = getelementptr inbounds %struct.E1000Core, ptr %7, i32 0, i32 15
  %delay_resolution_ns9 = getelementptr inbounds %struct.E1000IntrDelayTimer_st, ptr %raid8, i32 0, i32 3
  store i32 1024, ptr %delay_resolution_ns9, align 8
  %8 = load ptr, ptr %core.addr, align 8
  %tadv10 = getelementptr inbounds %struct.E1000Core, ptr %8, i32 0, i32 16
  %delay_resolution_ns11 = getelementptr inbounds %struct.E1000IntrDelayTimer_st, ptr %tadv10, i32 0, i32 3
  store i32 1024, ptr %delay_resolution_ns11, align 8
  %9 = load ptr, ptr %core.addr, align 8
  %tidv12 = getelementptr inbounds %struct.E1000Core, ptr %9, i32 0, i32 17
  %delay_resolution_ns13 = getelementptr inbounds %struct.E1000IntrDelayTimer_st, ptr %tidv12, i32 0, i32 3
  store i32 1024, ptr %delay_resolution_ns13, align 8
  %10 = load ptr, ptr %core.addr, align 8
  %11 = load ptr, ptr %core.addr, align 8
  %radv14 = getelementptr inbounds %struct.E1000Core, ptr %11, i32 0, i32 13
  %core15 = getelementptr inbounds %struct.E1000IntrDelayTimer_st, ptr %radv14, i32 0, i32 4
  store ptr %10, ptr %core15, align 8
  %12 = load ptr, ptr %core.addr, align 8
  %13 = load ptr, ptr %core.addr, align 8
  %rdtr16 = getelementptr inbounds %struct.E1000Core, ptr %13, i32 0, i32 14
  %core17 = getelementptr inbounds %struct.E1000IntrDelayTimer_st, ptr %rdtr16, i32 0, i32 4
  store ptr %12, ptr %core17, align 8
  %14 = load ptr, ptr %core.addr, align 8
  %15 = load ptr, ptr %core.addr, align 8
  %raid18 = getelementptr inbounds %struct.E1000Core, ptr %15, i32 0, i32 15
  %core19 = getelementptr inbounds %struct.E1000IntrDelayTimer_st, ptr %raid18, i32 0, i32 4
  store ptr %14, ptr %core19, align 8
  %16 = load ptr, ptr %core.addr, align 8
  %17 = load ptr, ptr %core.addr, align 8
  %tadv20 = getelementptr inbounds %struct.E1000Core, ptr %17, i32 0, i32 16
  %core21 = getelementptr inbounds %struct.E1000IntrDelayTimer_st, ptr %tadv20, i32 0, i32 4
  store ptr %16, ptr %core21, align 8
  %18 = load ptr, ptr %core.addr, align 8
  %19 = load ptr, ptr %core.addr, align 8
  %tidv22 = getelementptr inbounds %struct.E1000Core, ptr %19, i32 0, i32 17
  %core23 = getelementptr inbounds %struct.E1000IntrDelayTimer_st, ptr %tidv22, i32 0, i32 4
  store ptr %18, ptr %core23, align 8
  %20 = load ptr, ptr %core.addr, align 8
  %21 = load ptr, ptr %core.addr, align 8
  %itr = getelementptr inbounds %struct.E1000Core, ptr %21, i32 0, i32 18
  %core24 = getelementptr inbounds %struct.E1000IntrDelayTimer_st, ptr %itr, i32 0, i32 4
  store ptr %20, ptr %core24, align 8
  %22 = load ptr, ptr %core.addr, align 8
  %itr25 = getelementptr inbounds %struct.E1000Core, ptr %22, i32 0, i32 18
  %delay_reg26 = getelementptr inbounds %struct.E1000IntrDelayTimer_st, ptr %itr25, i32 0, i32 2
  store i32 49, ptr %delay_reg26, align 4
  %23 = load ptr, ptr %core.addr, align 8
  %itr27 = getelementptr inbounds %struct.E1000Core, ptr %23, i32 0, i32 18
  %delay_resolution_ns28 = getelementptr inbounds %struct.E1000IntrDelayTimer_st, ptr %itr27, i32 0, i32 3
  store i32 256, ptr %delay_resolution_ns28, align 8
  store i32 0, ptr %i, align 4
  br label %for.cond

for.cond:                                         ; preds = %for.inc, %entry
  %24 = load i32, ptr %i, align 4
  %cmp = icmp slt i32 %24, 5
  br i1 %cmp, label %for.body, label %for.end

for.body:                                         ; preds = %for.cond
  %25 = load ptr, ptr %core.addr, align 8
  %26 = load ptr, ptr %core.addr, align 8
  %eitr = getelementptr inbounds %struct.E1000Core, ptr %26, i32 0, i32 19
  %27 = load i32, ptr %i, align 4
  %idxprom = sext i32 %27 to i64
  %arrayidx = getelementptr [5 x %struct.E1000IntrDelayTimer_st], ptr %eitr, i64 0, i64 %idxprom
  %core29 = getelementptr inbounds %struct.E1000IntrDelayTimer_st, ptr %arrayidx, i32 0, i32 4
  store ptr %25, ptr %core29, align 8
  %28 = load i32, ptr %i, align 4
  %add = add i32 58, %28
  %29 = load ptr, ptr %core.addr, align 8
  %eitr30 = getelementptr inbounds %struct.E1000Core, ptr %29, i32 0, i32 19
  %30 = load i32, ptr %i, align 4
  %idxprom31 = sext i32 %30 to i64
  %arrayidx32 = getelementptr [5 x %struct.E1000IntrDelayTimer_st], ptr %eitr30, i64 0, i64 %idxprom31
  %delay_reg33 = getelementptr inbounds %struct.E1000IntrDelayTimer_st, ptr %arrayidx32, i32 0, i32 2
  store i32 %add, ptr %delay_reg33, align 4
  %31 = load ptr, ptr %core.addr, align 8
  %eitr34 = getelementptr inbounds %struct.E1000Core, ptr %31, i32 0, i32 19
  %32 = load i32, ptr %i, align 4
  %idxprom35 = sext i32 %32 to i64
  %arrayidx36 = getelementptr [5 x %struct.E1000IntrDelayTimer_st], ptr %eitr34, i64 0, i64 %idxprom35
  %delay_resolution_ns37 = getelementptr inbounds %struct.E1000IntrDelayTimer_st, ptr %arrayidx36, i32 0, i32 3
  store i32 256, ptr %delay_resolution_ns37, align 8
  br label %for.inc

for.inc:                                          ; preds = %for.body
  %33 = load i32, ptr %i, align 4
  %inc = add i32 %33, 1
  store i32 %inc, ptr %i, align 4
  br label %for.cond, !llvm.loop !25

for.end:                                          ; preds = %for.cond
  %34 = load i8, ptr %create.addr, align 1
  %tobool = trunc i8 %34 to i1
  br i1 %tobool, label %if.end, label %if.then

if.then:                                          ; preds = %for.end
  br label %for.end73

if.end:                                           ; preds = %for.end
  %35 = load ptr, ptr %core.addr, align 8
  %radv38 = getelementptr inbounds %struct.E1000Core, ptr %35, i32 0, i32 13
  %call = call ptr @timer_new_ns(i32 noundef 1, ptr noundef @e1000e_intrmgr_on_timer, ptr noundef %radv38)
  %36 = load ptr, ptr %core.addr, align 8
  %radv39 = getelementptr inbounds %struct.E1000Core, ptr %36, i32 0, i32 13
  %timer = getelementptr inbounds %struct.E1000IntrDelayTimer_st, ptr %radv39, i32 0, i32 0
  store ptr %call, ptr %timer, align 8
  %37 = load ptr, ptr %core.addr, align 8
  %rdtr40 = getelementptr inbounds %struct.E1000Core, ptr %37, i32 0, i32 14
  %call41 = call ptr @timer_new_ns(i32 noundef 1, ptr noundef @e1000e_intrmgr_on_timer, ptr noundef %rdtr40)
  %38 = load ptr, ptr %core.addr, align 8
  %rdtr42 = getelementptr inbounds %struct.E1000Core, ptr %38, i32 0, i32 14
  %timer43 = getelementptr inbounds %struct.E1000IntrDelayTimer_st, ptr %rdtr42, i32 0, i32 0
  store ptr %call41, ptr %timer43, align 8
  %39 = load ptr, ptr %core.addr, align 8
  %raid44 = getelementptr inbounds %struct.E1000Core, ptr %39, i32 0, i32 15
  %call45 = call ptr @timer_new_ns(i32 noundef 1, ptr noundef @e1000e_intrmgr_on_timer, ptr noundef %raid44)
  %40 = load ptr, ptr %core.addr, align 8
  %raid46 = getelementptr inbounds %struct.E1000Core, ptr %40, i32 0, i32 15
  %timer47 = getelementptr inbounds %struct.E1000IntrDelayTimer_st, ptr %raid46, i32 0, i32 0
  store ptr %call45, ptr %timer47, align 8
  %41 = load ptr, ptr %core.addr, align 8
  %tadv48 = getelementptr inbounds %struct.E1000Core, ptr %41, i32 0, i32 16
  %call49 = call ptr @timer_new_ns(i32 noundef 1, ptr noundef @e1000e_intrmgr_on_timer, ptr noundef %tadv48)
  %42 = load ptr, ptr %core.addr, align 8
  %tadv50 = getelementptr inbounds %struct.E1000Core, ptr %42, i32 0, i32 16
  %timer51 = getelementptr inbounds %struct.E1000IntrDelayTimer_st, ptr %tadv50, i32 0, i32 0
  store ptr %call49, ptr %timer51, align 8
  %43 = load ptr, ptr %core.addr, align 8
  %tidv52 = getelementptr inbounds %struct.E1000Core, ptr %43, i32 0, i32 17
  %call53 = call ptr @timer_new_ns(i32 noundef 1, ptr noundef @e1000e_intrmgr_on_timer, ptr noundef %tidv52)
  %44 = load ptr, ptr %core.addr, align 8
  %tidv54 = getelementptr inbounds %struct.E1000Core, ptr %44, i32 0, i32 17
  %timer55 = getelementptr inbounds %struct.E1000IntrDelayTimer_st, ptr %tidv54, i32 0, i32 0
  store ptr %call53, ptr %timer55, align 8
  %45 = load ptr, ptr %core.addr, align 8
  %itr56 = getelementptr inbounds %struct.E1000Core, ptr %45, i32 0, i32 18
  %call57 = call ptr @timer_new_ns(i32 noundef 1, ptr noundef @e1000e_intrmgr_on_throttling_timer, ptr noundef %itr56)
  %46 = load ptr, ptr %core.addr, align 8
  %itr58 = getelementptr inbounds %struct.E1000Core, ptr %46, i32 0, i32 18
  %timer59 = getelementptr inbounds %struct.E1000IntrDelayTimer_st, ptr %itr58, i32 0, i32 0
  store ptr %call57, ptr %timer59, align 8
  store i32 0, ptr %i, align 4
  br label %for.cond60

for.cond60:                                       ; preds = %for.inc71, %if.end
  %47 = load i32, ptr %i, align 4
  %cmp61 = icmp slt i32 %47, 5
  br i1 %cmp61, label %for.body62, label %for.end73

for.body62:                                       ; preds = %for.cond60
  %48 = load ptr, ptr %core.addr, align 8
  %eitr63 = getelementptr inbounds %struct.E1000Core, ptr %48, i32 0, i32 19
  %49 = load i32, ptr %i, align 4
  %idxprom64 = sext i32 %49 to i64
  %arrayidx65 = getelementptr [5 x %struct.E1000IntrDelayTimer_st], ptr %eitr63, i64 0, i64 %idxprom64
  %call66 = call ptr @timer_new_ns(i32 noundef 1, ptr noundef @e1000e_intrmgr_on_msix_throttling_timer, ptr noundef %arrayidx65)
  %50 = load ptr, ptr %core.addr, align 8
  %eitr67 = getelementptr inbounds %struct.E1000Core, ptr %50, i32 0, i32 19
  %51 = load i32, ptr %i, align 4
  %idxprom68 = sext i32 %51 to i64
  %arrayidx69 = getelementptr [5 x %struct.E1000IntrDelayTimer_st], ptr %eitr67, i64 0, i64 %idxprom68
  %timer70 = getelementptr inbounds %struct.E1000IntrDelayTimer_st, ptr %arrayidx69, i32 0, i32 0
  store ptr %call66, ptr %timer70, align 8
  br label %for.inc71

for.inc71:                                        ; preds = %for.body62
  %52 = load i32, ptr %i, align 4
  %inc72 = add i32 %52, 1
  store i32 %inc72, ptr %i, align 4
  br label %for.cond60, !llvm.loop !26

for.end73:                                        ; preds = %for.cond60, %if.then
  ret void
}

; Function Attrs: nounwind sspstrong uwtable
define internal ptr @timer_new_ns(i32 noundef %type, ptr noundef %cb, ptr noundef %opaque) #0 {
entry:
  %type.addr = alloca i32, align 4
  %cb.addr = alloca ptr, align 8
  %opaque.addr = alloca ptr, align 8
  store i32 %type, ptr %type.addr, align 4
  store ptr %cb, ptr %cb.addr, align 8
  store ptr %opaque, ptr %opaque.addr, align 8
  %0 = load i32, ptr %type.addr, align 4
  %1 = load ptr, ptr %cb.addr, align 8
  %2 = load ptr, ptr %opaque.addr, align 8
  %call = call ptr @timer_new(i32 noundef %0, i32 noundef 1, ptr noundef %1, ptr noundef %2)
  ret ptr %call
}

; Function Attrs: nounwind sspstrong uwtable
define internal void @e1000e_intrmgr_on_timer(ptr noundef %opaque) #0 {
entry:
  %opaque.addr = alloca ptr, align 8
  %timer = alloca ptr, align 8
  store ptr %opaque, ptr %opaque.addr, align 8
  %0 = load ptr, ptr %opaque.addr, align 8
  store ptr %0, ptr %timer, align 8
  %1 = load ptr, ptr %timer, align 8
  %delay_reg = getelementptr inbounds %struct.E1000IntrDelayTimer_st, ptr %1, i32 0, i32 2
  %2 = load i32, ptr %delay_reg, align 4
  %shl = shl i32 %2, 2
  call void @trace_e1000e_irq_throttling_timer(i32 noundef %shl)
  %3 = load ptr, ptr %timer, align 8
  %running = getelementptr inbounds %struct.E1000IntrDelayTimer_st, ptr %3, i32 0, i32 1
  store i8 0, ptr %running, align 8
  %4 = load ptr, ptr %timer, align 8
  %core = getelementptr inbounds %struct.E1000IntrDelayTimer_st, ptr %4, i32 0, i32 4
  %5 = load ptr, ptr %core, align 8
  call void @e1000e_intrmgr_fire_delayed_interrupts(ptr noundef %5)
  ret void
}

; Function Attrs: nounwind sspstrong uwtable
define internal void @trace_e1000e_irq_throttling_timer(i32 noundef %reg) #0 {
entry:
  %reg.addr = alloca i32, align 4
  store i32 %reg, ptr %reg.addr, align 4
  %0 = load i32, ptr %reg.addr, align 4
  call void @_nocheck__trace_e1000e_irq_throttling_timer(i32 noundef %0)
  ret void
}

; Function Attrs: nounwind sspstrong uwtable
define internal void @_nocheck__trace_e1000e_irq_throttling_timer(i32 noundef %reg) #0 {
entry:
  %reg.addr = alloca i32, align 4
  %_now = alloca %struct.timeval, align 8
  store i32 %reg, ptr %reg.addr, align 4
  %0 = load i32, ptr @trace_events_enabled_count, align 4
  %tobool = icmp ne i32 %0, 0
  %lnot = xor i1 %tobool, true
  %lnot1 = xor i1 %lnot, true
  %lnot.ext = zext i1 %lnot1 to i32
  %conv = sext i32 %lnot.ext to i64
  %tobool2 = icmp ne i64 %conv, 0
  br i1 %tobool2, label %land.lhs.true, label %if.end11

land.lhs.true:                                    ; preds = %entry
  %1 = load i16, ptr @_TRACE_E1000E_IRQ_THROTTLING_TIMER_DSTATE, align 2
  %conv3 = zext i16 %1 to i32
  %tobool4 = icmp ne i32 %conv3, 0
  br i1 %tobool4, label %land.lhs.true5, label %if.end11

land.lhs.true5:                                   ; preds = %land.lhs.true
  %call = call zeroext i1 @qemu_loglevel_mask(i32 noundef 32768)
  br i1 %call, label %if.then, label %if.end11

if.then:                                          ; preds = %land.lhs.true5
  %2 = load i8, ptr @message_with_timestamp, align 1
  %tobool7 = trunc i8 %2 to i1
  br i1 %tobool7, label %if.then8, label %if.else

if.then8:                                         ; preds = %if.then
  %call9 = call i32 @gettimeofday(ptr noundef %_now, ptr noundef null) #10
  %call10 = call i32 @qemu_get_thread_id()
  %tv_sec = getelementptr inbounds %struct.timeval, ptr %_now, i32 0, i32 0
  %3 = load i64, ptr %tv_sec, align 8
  %tv_usec = getelementptr inbounds %struct.timeval, ptr %_now, i32 0, i32 1
  %4 = load i64, ptr %tv_usec, align 8
  %5 = load i32, ptr %reg.addr, align 4
  call void (ptr, ...) @qemu_log(ptr noundef @.str.223, i32 noundef %call10, i64 noundef %3, i64 noundef %4, i32 noundef %5)
  br label %if.end

if.else:                                          ; preds = %if.then
  %6 = load i32, ptr %reg.addr, align 4
  call void (ptr, ...) @qemu_log(ptr noundef @.str.224, i32 noundef %6)
  br label %if.end

if.end:                                           ; preds = %if.else, %if.then8
  br label %if.end11

if.end11:                                         ; preds = %if.end, %land.lhs.true5, %land.lhs.true, %entry
  ret void
}

; Function Attrs: nounwind sspstrong uwtable
define internal void @trace_e1000e_vm_state_running() #0 {
entry:
  call void @_nocheck__trace_e1000e_vm_state_running()
  ret void
}

; Function Attrs: nounwind sspstrong uwtable
define internal void @e1000e_intrmgr_resume(ptr noundef %core) #0 {
entry:
  %core.addr = alloca ptr, align 8
  %i = alloca i32, align 4
  store ptr %core, ptr %core.addr, align 8
  %0 = load ptr, ptr %core.addr, align 8
  %radv = getelementptr inbounds %struct.E1000Core, ptr %0, i32 0, i32 13
  call void @e1000e_intmgr_timer_resume(ptr noundef %radv)
  %1 = load ptr, ptr %core.addr, align 8
  %rdtr = getelementptr inbounds %struct.E1000Core, ptr %1, i32 0, i32 14
  call void @e1000e_intmgr_timer_resume(ptr noundef %rdtr)
  %2 = load ptr, ptr %core.addr, align 8
  %raid = getelementptr inbounds %struct.E1000Core, ptr %2, i32 0, i32 15
  call void @e1000e_intmgr_timer_resume(ptr noundef %raid)
  %3 = load ptr, ptr %core.addr, align 8
  %tidv = getelementptr inbounds %struct.E1000Core, ptr %3, i32 0, i32 17
  call void @e1000e_intmgr_timer_resume(ptr noundef %tidv)
  %4 = load ptr, ptr %core.addr, align 8
  %tadv = getelementptr inbounds %struct.E1000Core, ptr %4, i32 0, i32 16
  call void @e1000e_intmgr_timer_resume(ptr noundef %tadv)
  %5 = load ptr, ptr %core.addr, align 8
  %itr = getelementptr inbounds %struct.E1000Core, ptr %5, i32 0, i32 18
  call void @e1000e_intmgr_timer_resume(ptr noundef %itr)
  store i32 0, ptr %i, align 4
  br label %for.cond

for.cond:                                         ; preds = %for.inc, %entry
  %6 = load i32, ptr %i, align 4
  %cmp = icmp slt i32 %6, 5
  br i1 %cmp, label %for.body, label %for.end

for.body:                                         ; preds = %for.cond
  %7 = load ptr, ptr %core.addr, align 8
  %eitr = getelementptr inbounds %struct.E1000Core, ptr %7, i32 0, i32 19
  %8 = load i32, ptr %i, align 4
  %idxprom = sext i32 %8 to i64
  %arrayidx = getelementptr [5 x %struct.E1000IntrDelayTimer_st], ptr %eitr, i64 0, i64 %idxprom
  call void @e1000e_intmgr_timer_resume(ptr noundef %arrayidx)
  br label %for.inc

for.inc:                                          ; preds = %for.body
  %9 = load i32, ptr %i, align 4
  %inc = add i32 %9, 1
  store i32 %inc, ptr %i, align 4
  br label %for.cond, !llvm.loop !27

for.end:                                          ; preds = %for.cond
  ret void
}

; Function Attrs: nounwind sspstrong uwtable
define internal void @e1000e_autoneg_resume(ptr noundef %core) #0 {
entry:
  %core.addr = alloca ptr, align 8
  store ptr %core, ptr %core.addr, align 8
  %0 = load ptr, ptr %core.addr, align 8
  %call = call zeroext i1 @e1000e_have_autoneg(ptr noundef %0)
  br i1 %call, label %land.lhs.true, label %if.end

land.lhs.true:                                    ; preds = %entry
  %1 = load ptr, ptr %core.addr, align 8
  %phy = getelementptr inbounds %struct.E1000Core, ptr %1, i32 0, i32 1
  %arrayidx = getelementptr [7 x [32 x i16]], ptr %phy, i64 0, i64 0
  %arrayidx1 = getelementptr [32 x i16], ptr %arrayidx, i64 0, i64 1
  %2 = load i16, ptr %arrayidx1, align 2
  %conv = zext i16 %2 to i32
  %and = and i32 %conv, 32
  %tobool = icmp ne i32 %and, 0
  br i1 %tobool, label %if.end, label %if.then

if.then:                                          ; preds = %land.lhs.true
  %3 = load ptr, ptr %core.addr, align 8
  %owner_nic = getelementptr inbounds %struct.E1000Core, ptr %3, i32 0, i32 25
  %4 = load ptr, ptr %owner_nic, align 8
  %call2 = call ptr @qemu_get_queue(ptr noundef %4)
  %link_down = getelementptr inbounds %struct.NetClientState, ptr %call2, i32 0, i32 1
  store i32 0, ptr %link_down, align 8
  %5 = load ptr, ptr %core.addr, align 8
  %autoneg_timer = getelementptr inbounds %struct.E1000Core, ptr %5, i32 0, i32 7
  %6 = load ptr, ptr %autoneg_timer, align 8
  %call3 = call i64 @qemu_clock_get_ms(i32 noundef 1)
  %add = add i64 %call3, 500
  call void @timer_mod(ptr noundef %6, i64 noundef %add)
  br label %if.end

if.end:                                           ; preds = %if.then, %land.lhs.true, %entry
  ret void
}

; Function Attrs: nounwind sspstrong uwtable
define internal void @trace_e1000e_vm_state_stopped() #0 {
entry:
  call void @_nocheck__trace_e1000e_vm_state_stopped()
  ret void
}

; Function Attrs: nounwind sspstrong uwtable
define internal void @e1000e_autoneg_pause(ptr noundef %core) #0 {
entry:
  %core.addr = alloca ptr, align 8
  store ptr %core, ptr %core.addr, align 8
  %0 = load ptr, ptr %core.addr, align 8
  %autoneg_timer = getelementptr inbounds %struct.E1000Core, ptr %0, i32 0, i32 7
  %1 = load ptr, ptr %autoneg_timer, align 8
  call void @timer_del(ptr noundef %1)
  ret void
}

; Function Attrs: nounwind sspstrong uwtable
define internal void @e1000e_intrmgr_pause(ptr noundef %core) #0 {
entry:
  %core.addr = alloca ptr, align 8
  %i = alloca i32, align 4
  store ptr %core, ptr %core.addr, align 8
  %0 = load ptr, ptr %core.addr, align 8
  %radv = getelementptr inbounds %struct.E1000Core, ptr %0, i32 0, i32 13
  call void @e1000e_intmgr_timer_pause(ptr noundef %radv)
  %1 = load ptr, ptr %core.addr, align 8
  %rdtr = getelementptr inbounds %struct.E1000Core, ptr %1, i32 0, i32 14
  call void @e1000e_intmgr_timer_pause(ptr noundef %rdtr)
  %2 = load ptr, ptr %core.addr, align 8
  %raid = getelementptr inbounds %struct.E1000Core, ptr %2, i32 0, i32 15
  call void @e1000e_intmgr_timer_pause(ptr noundef %raid)
  %3 = load ptr, ptr %core.addr, align 8
  %tidv = getelementptr inbounds %struct.E1000Core, ptr %3, i32 0, i32 17
  call void @e1000e_intmgr_timer_pause(ptr noundef %tidv)
  %4 = load ptr, ptr %core.addr, align 8
  %tadv = getelementptr inbounds %struct.E1000Core, ptr %4, i32 0, i32 16
  call void @e1000e_intmgr_timer_pause(ptr noundef %tadv)
  %5 = load ptr, ptr %core.addr, align 8
  %itr = getelementptr inbounds %struct.E1000Core, ptr %5, i32 0, i32 18
  call void @e1000e_intmgr_timer_pause(ptr noundef %itr)
  store i32 0, ptr %i, align 4
  br label %for.cond

for.cond:                                         ; preds = %for.inc, %entry
  %6 = load i32, ptr %i, align 4
  %cmp = icmp slt i32 %6, 5
  br i1 %cmp, label %for.body, label %for.end

for.body:                                         ; preds = %for.cond
  %7 = load ptr, ptr %core.addr, align 8
  %eitr = getelementptr inbounds %struct.E1000Core, ptr %7, i32 0, i32 19
  %8 = load i32, ptr %i, align 4
  %idxprom = sext i32 %8 to i64
  %arrayidx = getelementptr [5 x %struct.E1000IntrDelayTimer_st], ptr %eitr, i64 0, i64 %idxprom
  call void @e1000e_intmgr_timer_pause(ptr noundef %arrayidx)
  br label %for.inc

for.inc:                                          ; preds = %for.body
  %9 = load i32, ptr %i, align 4
  %inc = add i32 %9, 1
  store i32 %inc, ptr %i, align 4
  br label %for.cond, !llvm.loop !28

for.end:                                          ; preds = %for.cond
  ret void
}

; Function Attrs: nounwind sspstrong uwtable
define internal void @_nocheck__trace_e1000e_vm_state_running() #0 {
entry:
  %_now = alloca %struct.timeval, align 8
  %0 = load i32, ptr @trace_events_enabled_count, align 4
  %tobool = icmp ne i32 %0, 0
  %lnot = xor i1 %tobool, true
  %lnot1 = xor i1 %lnot, true
  %lnot.ext = zext i1 %lnot1 to i32
  %conv = sext i32 %lnot.ext to i64
  %tobool2 = icmp ne i64 %conv, 0
  br i1 %tobool2, label %land.lhs.true, label %if.end11

land.lhs.true:                                    ; preds = %entry
  %1 = load i16, ptr @_TRACE_E1000E_VM_STATE_RUNNING_DSTATE, align 2
  %conv3 = zext i16 %1 to i32
  %tobool4 = icmp ne i32 %conv3, 0
  br i1 %tobool4, label %land.lhs.true5, label %if.end11

land.lhs.true5:                                   ; preds = %land.lhs.true
  %call = call zeroext i1 @qemu_loglevel_mask(i32 noundef 32768)
  br i1 %call, label %if.then, label %if.end11

if.then:                                          ; preds = %land.lhs.true5
  %2 = load i8, ptr @message_with_timestamp, align 1
  %tobool7 = trunc i8 %2 to i1
  br i1 %tobool7, label %if.then8, label %if.else

if.then8:                                         ; preds = %if.then
  %call9 = call i32 @gettimeofday(ptr noundef %_now, ptr noundef null) #10
  %call10 = call i32 @qemu_get_thread_id()
  %tv_sec = getelementptr inbounds %struct.timeval, ptr %_now, i32 0, i32 0
  %3 = load i64, ptr %tv_sec, align 8
  %tv_usec = getelementptr inbounds %struct.timeval, ptr %_now, i32 0, i32 1
  %4 = load i64, ptr %tv_usec, align 8
  call void (ptr, ...) @qemu_log(ptr noundef @.str.225, i32 noundef %call10, i64 noundef %3, i64 noundef %4)
  br label %if.end

if.else:                                          ; preds = %if.then
  call void (ptr, ...) @qemu_log(ptr noundef @.str.226)
  br label %if.end

if.end:                                           ; preds = %if.else, %if.then8
  br label %if.end11

if.end11:                                         ; preds = %if.end, %land.lhs.true5, %land.lhs.true, %entry
  ret void
}

; Function Attrs: nounwind sspstrong uwtable
define internal void @e1000e_intmgr_timer_resume(ptr noundef %timer) #0 {
entry:
  %timer.addr = alloca ptr, align 8
  store ptr %timer, ptr %timer.addr, align 8
  %0 = load ptr, ptr %timer.addr, align 8
  %running = getelementptr inbounds %struct.E1000IntrDelayTimer_st, ptr %0, i32 0, i32 1
  %1 = load i8, ptr %running, align 8
  %tobool = trunc i8 %1 to i1
  br i1 %tobool, label %if.then, label %if.end

if.then:                                          ; preds = %entry
  %2 = load ptr, ptr %timer.addr, align 8
  call void @e1000e_intrmgr_rearm_timer(ptr noundef %2)
  br label %if.end

if.end:                                           ; preds = %if.then, %entry
  ret void
}

; Function Attrs: nounwind sspstrong uwtable
define internal i64 @qemu_clock_get_ms(i32 noundef %type) #0 {
entry:
  %type.addr = alloca i32, align 4
  store i32 %type, ptr %type.addr, align 4
  %0 = load i32, ptr %type.addr, align 4
  %call = call i64 @qemu_clock_get_ns(i32 noundef %0)
  %div = sdiv i64 %call, 1000000
  ret i64 %div
}

; Function Attrs: nounwind sspstrong uwtable
define internal void @_nocheck__trace_e1000e_vm_state_stopped() #0 {
entry:
  %_now = alloca %struct.timeval, align 8
  %0 = load i32, ptr @trace_events_enabled_count, align 4
  %tobool = icmp ne i32 %0, 0
  %lnot = xor i1 %tobool, true
  %lnot1 = xor i1 %lnot, true
  %lnot.ext = zext i1 %lnot1 to i32
  %conv = sext i32 %lnot.ext to i64
  %tobool2 = icmp ne i64 %conv, 0
  br i1 %tobool2, label %land.lhs.true, label %if.end11

land.lhs.true:                                    ; preds = %entry
  %1 = load i16, ptr @_TRACE_E1000E_VM_STATE_STOPPED_DSTATE, align 2
  %conv3 = zext i16 %1 to i32
  %tobool4 = icmp ne i32 %conv3, 0
  br i1 %tobool4, label %land.lhs.true5, label %if.end11

land.lhs.true5:                                   ; preds = %land.lhs.true
  %call = call zeroext i1 @qemu_loglevel_mask(i32 noundef 32768)
  br i1 %call, label %if.then, label %if.end11

if.then:                                          ; preds = %land.lhs.true5
  %2 = load i8, ptr @message_with_timestamp, align 1
  %tobool7 = trunc i8 %2 to i1
  br i1 %tobool7, label %if.then8, label %if.else

if.then8:                                         ; preds = %if.then
  %call9 = call i32 @gettimeofday(ptr noundef %_now, ptr noundef null) #10
  %call10 = call i32 @qemu_get_thread_id()
  %tv_sec = getelementptr inbounds %struct.timeval, ptr %_now, i32 0, i32 0
  %3 = load i64, ptr %tv_sec, align 8
  %tv_usec = getelementptr inbounds %struct.timeval, ptr %_now, i32 0, i32 1
  %4 = load i64, ptr %tv_usec, align 8
  call void (ptr, ...) @qemu_log(ptr noundef @.str.227, i32 noundef %call10, i64 noundef %3, i64 noundef %4)
  br label %if.end

if.else:                                          ; preds = %if.then
  call void (ptr, ...) @qemu_log(ptr noundef @.str.228)
  br label %if.end

if.end:                                           ; preds = %if.else, %if.then8
  br label %if.end11

if.end11:                                         ; preds = %if.end, %land.lhs.true5, %land.lhs.true, %entry
  ret void
}

; Function Attrs: nounwind sspstrong uwtable
define internal void @e1000e_intmgr_timer_pause(ptr noundef %timer) #0 {
entry:
  %timer.addr = alloca ptr, align 8
  store ptr %timer, ptr %timer.addr, align 8
  %0 = load ptr, ptr %timer.addr, align 8
  %running = getelementptr inbounds %struct.E1000IntrDelayTimer_st, ptr %0, i32 0, i32 1
  %1 = load i8, ptr %running, align 8
  %tobool = trunc i8 %1 to i1
  br i1 %tobool, label %if.then, label %if.end

if.then:                                          ; preds = %entry
  %2 = load ptr, ptr %timer.addr, align 8
  %timer1 = getelementptr inbounds %struct.E1000IntrDelayTimer_st, ptr %2, i32 0, i32 0
  %3 = load ptr, ptr %timer1, align 8
  call void @timer_del(ptr noundef %3)
  br label %if.end

if.end:                                           ; preds = %if.then, %entry
  ret void
}

declare ptr @object_class_dynamic_cast_assert(ptr noundef, ptr noundef, ptr noundef, i32 noundef, ptr noundef) #1

declare ptr @object_get_class(ptr noundef) #1

; Function Attrs: nounwind sspstrong uwtable
define internal void @trace_e1000e_rx_set_cso(i32 noundef %cso_state) #0 {
entry:
  %cso_state.addr = alloca i32, align 4
  store i32 %cso_state, ptr %cso_state.addr, align 4
  %0 = load i32, ptr %cso_state.addr, align 4
  call void @_nocheck__trace_e1000e_rx_set_cso(i32 noundef %0)
  ret void
}

declare void @qemu_set_offload(ptr noundef, i32 noundef, i32 noundef, i32 noundef, i32 noundef, i32 noundef, i32 noundef, i32 noundef) #1

; Function Attrs: nounwind sspstrong uwtable
define internal void @_nocheck__trace_e1000e_rx_set_cso(i32 noundef %cso_state) #0 {
entry:
  %cso_state.addr = alloca i32, align 4
  %_now = alloca %struct.timeval, align 8
  store i32 %cso_state, ptr %cso_state.addr, align 4
  %0 = load i32, ptr @trace_events_enabled_count, align 4
  %tobool = icmp ne i32 %0, 0
  %lnot = xor i1 %tobool, true
  %lnot1 = xor i1 %lnot, true
  %lnot.ext = zext i1 %lnot1 to i32
  %conv = sext i32 %lnot.ext to i64
  %tobool2 = icmp ne i64 %conv, 0
  br i1 %tobool2, label %land.lhs.true, label %if.end11

land.lhs.true:                                    ; preds = %entry
  %1 = load i16, ptr @_TRACE_E1000E_RX_SET_CSO_DSTATE, align 2
  %conv3 = zext i16 %1 to i32
  %tobool4 = icmp ne i32 %conv3, 0
  br i1 %tobool4, label %land.lhs.true5, label %if.end11

land.lhs.true5:                                   ; preds = %land.lhs.true
  %call = call zeroext i1 @qemu_loglevel_mask(i32 noundef 32768)
  br i1 %call, label %if.then, label %if.end11

if.then:                                          ; preds = %land.lhs.true5
  %2 = load i8, ptr @message_with_timestamp, align 1
  %tobool7 = trunc i8 %2 to i1
  br i1 %tobool7, label %if.then8, label %if.else

if.then8:                                         ; preds = %if.then
  %call9 = call i32 @gettimeofday(ptr noundef %_now, ptr noundef null) #10
  %call10 = call i32 @qemu_get_thread_id()
  %tv_sec = getelementptr inbounds %struct.timeval, ptr %_now, i32 0, i32 0
  %3 = load i64, ptr %tv_sec, align 8
  %tv_usec = getelementptr inbounds %struct.timeval, ptr %_now, i32 0, i32 1
  %4 = load i64, ptr %tv_usec, align 8
  %5 = load i32, ptr %cso_state.addr, align 4
  call void (ptr, ...) @qemu_log(ptr noundef @.str.231, i32 noundef %call10, i64 noundef %3, i64 noundef %4, i32 noundef %5)
  br label %if.end

if.else:                                          ; preds = %if.then
  %6 = load i32, ptr %cso_state.addr, align 4
  call void (ptr, ...) @qemu_log(ptr noundef @.str.232, i32 noundef %6)
  br label %if.end

if.end:                                           ; preds = %if.else, %if.then8
  br label %if.end11

if.end11:                                         ; preds = %if.end, %land.lhs.true5, %land.lhs.true, %entry
  ret void
}

declare void @g_free(ptr noundef) #1

; Function Attrs: nounwind sspstrong uwtable
define internal void @e1000e_intrmgr_reset(ptr noundef %core) #0 {
entry:
  %core.addr = alloca ptr, align 8
  %i = alloca i32, align 4
  store ptr %core, ptr %core.addr, align 8
  %0 = load ptr, ptr %core.addr, align 8
  %delayed_causes = getelementptr inbounds %struct.E1000Core, ptr %0, i32 0, i32 12
  store i32 0, ptr %delayed_causes, align 8
  %1 = load ptr, ptr %core.addr, align 8
  call void @e1000e_intrmgr_stop_delay_timers(ptr noundef %1)
  %2 = load ptr, ptr %core.addr, align 8
  %itr = getelementptr inbounds %struct.E1000Core, ptr %2, i32 0, i32 18
  call void @e1000e_intrmgr_stop_timer(ptr noundef %itr)
  store i32 0, ptr %i, align 4
  br label %for.cond

for.cond:                                         ; preds = %for.inc, %entry
  %3 = load i32, ptr %i, align 4
  %cmp = icmp slt i32 %3, 5
  br i1 %cmp, label %for.body, label %for.end

for.body:                                         ; preds = %for.cond
  %4 = load ptr, ptr %core.addr, align 8
  %eitr = getelementptr inbounds %struct.E1000Core, ptr %4, i32 0, i32 19
  %5 = load i32, ptr %i, align 4
  %idxprom = sext i32 %5 to i64
  %arrayidx = getelementptr [5 x %struct.E1000IntrDelayTimer_st], ptr %eitr, i64 0, i64 %idxprom
  call void @e1000e_intrmgr_stop_timer(ptr noundef %arrayidx)
  br label %for.inc

for.inc:                                          ; preds = %for.body
  %6 = load i32, ptr %i, align 4
  %inc = add i32 %6, 1
  store i32 %inc, ptr %i, align 4
  br label %for.cond, !llvm.loop !29

for.end:                                          ; preds = %for.cond
  ret void
}

; Function Attrs: nounwind sspstrong uwtable
define internal void @e1000e_link_down(ptr noundef %core) #0 {
entry:
  %core.addr = alloca ptr, align 8
  store ptr %core, ptr %core.addr, align 8
  %0 = load ptr, ptr %core.addr, align 8
  %mac = getelementptr inbounds %struct.E1000Core, ptr %0, i32 0, i32 0
  %arraydecay = getelementptr inbounds [32768 x i32], ptr %mac, i64 0, i64 0
  %1 = load ptr, ptr %core.addr, align 8
  %phy = getelementptr inbounds %struct.E1000Core, ptr %1, i32 0, i32 1
  %arrayidx = getelementptr [7 x [32 x i16]], ptr %phy, i64 0, i64 0
  %arraydecay1 = getelementptr inbounds [32 x i16], ptr %arrayidx, i64 0, i64 0
  call void @e1000x_update_regs_on_link_down(ptr noundef %arraydecay, ptr noundef %arraydecay1)
  %2 = load ptr, ptr %core.addr, align 8
  call void @e1000e_update_flowctl_status(ptr noundef %2)
  ret void
}

declare void @e1000x_reset_mac_addr(ptr noundef, ptr noundef, ptr noundef) #1

; Function Attrs: nounwind sspstrong uwtable
define internal void @trace_e1000e_link_autoneg_flowctl(i1 noundef zeroext %enabled) #0 {
entry:
  %enabled.addr = alloca i8, align 1
  %frombool = zext i1 %enabled to i8
  store i8 %frombool, ptr %enabled.addr, align 1
  %0 = load i8, ptr %enabled.addr, align 1
  %tobool = trunc i8 %0 to i1
  call void @_nocheck__trace_e1000e_link_autoneg_flowctl(i1 noundef zeroext %tobool)
  ret void
}

; Function Attrs: nounwind sspstrong uwtable
define internal void @_nocheck__trace_e1000e_link_autoneg_flowctl(i1 noundef zeroext %enabled) #0 {
entry:
  %enabled.addr = alloca i8, align 1
  %_now = alloca %struct.timeval, align 8
  %frombool = zext i1 %enabled to i8
  store i8 %frombool, ptr %enabled.addr, align 1
  %0 = load i32, ptr @trace_events_enabled_count, align 4
  %tobool = icmp ne i32 %0, 0
  %lnot = xor i1 %tobool, true
  %lnot1 = xor i1 %lnot, true
  %lnot.ext = zext i1 %lnot1 to i32
  %conv = sext i32 %lnot.ext to i64
  %tobool2 = icmp ne i64 %conv, 0
  br i1 %tobool2, label %land.lhs.true, label %if.end15

land.lhs.true:                                    ; preds = %entry
  %1 = load i16, ptr @_TRACE_E1000E_LINK_AUTONEG_FLOWCTL_DSTATE, align 2
  %conv3 = zext i16 %1 to i32
  %tobool4 = icmp ne i32 %conv3, 0
  br i1 %tobool4, label %land.lhs.true5, label %if.end15

land.lhs.true5:                                   ; preds = %land.lhs.true
  %call = call zeroext i1 @qemu_loglevel_mask(i32 noundef 32768)
  br i1 %call, label %if.then, label %if.end15

if.then:                                          ; preds = %land.lhs.true5
  %2 = load i8, ptr @message_with_timestamp, align 1
  %tobool7 = trunc i8 %2 to i1
  br i1 %tobool7, label %if.then8, label %if.else

if.then8:                                         ; preds = %if.then
  %call9 = call i32 @gettimeofday(ptr noundef %_now, ptr noundef null) #10
  %call10 = call i32 @qemu_get_thread_id()
  %tv_sec = getelementptr inbounds %struct.timeval, ptr %_now, i32 0, i32 0
  %3 = load i64, ptr %tv_sec, align 8
  %tv_usec = getelementptr inbounds %struct.timeval, ptr %_now, i32 0, i32 1
  %4 = load i64, ptr %tv_usec, align 8
  %5 = load i8, ptr %enabled.addr, align 1
  %tobool11 = trunc i8 %5 to i1
  %conv12 = zext i1 %tobool11 to i32
  call void (ptr, ...) @qemu_log(ptr noundef @.str.234, i32 noundef %call10, i64 noundef %3, i64 noundef %4, i32 noundef %conv12)
  br label %if.end

if.else:                                          ; preds = %if.then
  %6 = load i8, ptr %enabled.addr, align 1
  %tobool13 = trunc i8 %6 to i1
  %conv14 = zext i1 %tobool13 to i32
  call void (ptr, ...) @qemu_log(ptr noundef @.str.235, i32 noundef %conv14)
  br label %if.end

if.end:                                           ; preds = %if.else, %if.then8
  br label %if.end15

if.end15:                                         ; preds = %if.end, %land.lhs.true5, %land.lhs.true, %entry
  ret void
}

attributes #0 = { nounwind sspstrong uwtable "frame-pointer"="all" "min-legal-vector-width"="0" "no-trapping-math"="true" "stack-protector-buffer-size"="8" "target-cpu"="x86-64" "target-features"="+cmov,+cx16,+cx8,+fxsr,+mmx,+sse,+sse2,+x87" "tune-cpu"="generic" }
attributes #1 = { "frame-pointer"="all" "no-trapping-math"="true" "stack-protector-buffer-size"="8" "target-cpu"="x86-64" "target-features"="+cmov,+cx16,+cx8,+fxsr,+mmx,+sse,+sse2,+x87" "tune-cpu"="generic" }
attributes #2 = { nounwind "frame-pointer"="all" "no-trapping-math"="true" "stack-protector-buffer-size"="8" "target-cpu"="x86-64" "target-features"="+cmov,+cx16,+cx8,+fxsr,+mmx,+sse,+sse2,+x87" "tune-cpu"="generic" }
attributes #3 = { noreturn nounwind "frame-pointer"="all" "no-trapping-math"="true" "stack-protector-buffer-size"="8" "target-cpu"="x86-64" "target-features"="+cmov,+cx16,+cx8,+fxsr,+mmx,+sse,+sse2,+x87" "tune-cpu"="generic" }
attributes #4 = { noreturn "frame-pointer"="all" "no-trapping-math"="true" "stack-protector-buffer-size"="8" "target-cpu"="x86-64" "target-features"="+cmov,+cx16,+cx8,+fxsr,+mmx,+sse,+sse2,+x87" "tune-cpu"="generic" }
attributes #5 = { nocallback nofree nounwind willreturn memory(argmem: write) }
attributes #6 = { convergent nocallback nofree nosync nounwind willreturn memory(none) }
attributes #7 = { nocallback nofree nounwind willreturn memory(argmem: readwrite) }
attributes #8 = { allocsize(0,1) "frame-pointer"="all" "no-trapping-math"="true" "stack-protector-buffer-size"="8" "target-cpu"="x86-64" "target-features"="+cmov,+cx16,+cx8,+fxsr,+mmx,+sse,+sse2,+x87" "tune-cpu"="generic" }
attributes #9 = { noreturn nounwind }
attributes #10 = { nounwind }
attributes #11 = { noreturn }
attributes #12 = { allocsize(0,1) }

!llvm.module.flags = !{!0, !1, !2, !3, !4}

!0 = !{i32 1, !"wchar_size", i32 4}
!1 = !{i32 8, !"PIC Level", i32 2}
!2 = !{i32 7, !"PIE Level", i32 2}
!3 = !{i32 7, !"uwtable", i32 2}
!4 = !{i32 7, !"frame-pointer", i32 2}
!5 = distinct !{!5, !6}
!6 = !{!"llvm.loop.mustprogress"}
!7 = distinct !{!7, !6}
!8 = distinct !{!8, !6}
!9 = distinct !{!9, !6}
!10 = distinct !{!10, !6}
!11 = distinct !{!11, !6}
!12 = distinct !{!12, !6}
!13 = distinct !{!13, !6}
!14 = distinct !{!14, !6}
!15 = distinct !{!15, !6}
!16 = distinct !{!16, !6}
!17 = distinct !{!17, !6}
!18 = !{i64 2152019292}
!19 = distinct !{!19, !6}
!20 = distinct !{!20, !6}
!21 = distinct !{!21, !6}
!22 = distinct !{!22, !6}
!23 = distinct !{!23, !6}
!24 = distinct !{!24, !6}
!25 = distinct !{!25, !6}
!26 = distinct !{!26, !6}
!27 = distinct !{!27, !6}
!28 = distinct !{!28, !6}
!29 = distinct !{!29, !6}
