// -------------------------------------------------------------
//
// Generated Architecture Declaration for rtl of vgch
//
// Generated
//  by:  wig
//  on:  Thu Dec 22 10:18:26 2005
//  cmd: /cygdrive/h/work/eclipse/MIX/mix_0.pl -strip -nodelta ../../bugver.xls
//
// !!! Do not edit this file! Autogenerated by MIX !!!
// $Author: wig $
// $Id: vgch.v,v 1.1 2005/12/22 13:39:53 wig Exp $
// $Date: 2005/12/22 13:39:53 $
// $Log: vgch.v,v $
// Revision 1.1  2005/12/22 13:39:53  wig
// fixed missing port generation bug 20051221a
//
//
// Based on Mix Verilog Architecture Template built into RCSfile: MixWriter.pm,v 
// Id: MixWriter.pm,v 1.72 2005/11/30 14:01:21 wig Exp 
//
// Generator: mix_0.pl Revision: 1.43 , wilfried.gaensheimer@micronas.com
// (C) 2003,2005 Micronas GmbH
//
// --------------------------------------------------------------


`timescale 1ns/10ps

//
//
// Start of Generated Module rtl of vgch
//

	// No user `defines in this module


module vgch
//
// Generated module vgch_i
//
		(
		);
// End of generated module header


	// Internal signals

		//
		// Generated Signal List
		//
		//
		// End of Generated Signal List
		//


	// %COMPILER_OPTS%

	// Generated Signal Assignments




	//
	// Generated Instances
	// wiring ...

	// Generated Instances and Port Mappings
		// Generated Instance Port Map for ebi_cs2_pad
		WYNA28SGA ebi_cs2_pad (

		);
		// End of Generated Instance Port Map for ebi_cs2_pad

		// Generated Instance Port Map for ebi_cs3_pad
		WYNA28SGA ebi_cs3_pad (

		);
		// End of Generated Instance Port Map for ebi_cs3_pad

		// Generated Instance Port Map for vgch_io_i
		vgch_io vgch_io_i (

		);
		// End of Generated Instance Port Map for vgch_io_i



endmodule
//
// End of Generated Module rtl of vgch
//
//
//!End of Module/s
// --------------------------------------------------------------
