============================================================
   Tang Dynasty, V5.6.59063
   Copyright (c) 2012-2022 Anlogic
   Executable = D:/TD_anlu/bin/td.exe
   Built at =   12:45:13 Sep  6 2022
   Run by =     HW
   Run Date =   Sun Oct  9 20:06:27 2022

   Run on =     LAPTOP-UGI9IIEM
============================================================
RUN-1002 : start command "open_project pwm_demo.prj"
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :   default_reg_initial   |    auto    |       auto       |        
RUN-1001 :        infer_add        |     on     |        on        |        
RUN-1001 :        infer_fsm        |    off     |       off        |        
RUN-1001 :        infer_mult       |     on     |        on        |        
RUN-1001 :        infer_ram        |     on     |        on        |        
RUN-1001 :        infer_reg        |     on     |        on        |        
RUN-1001 :   infer_reg_init_value  |     on     |        on        |        
RUN-1001 :        infer_rom        |     on     |        on        |        
RUN-1001 :      infer_shifter      |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      |        
RUN-1001 :        elf_sload        |    off     |       off        |        
RUN-1001 :       fix_undriven      |     0      |        0         |        
RUN-1001 :         flatten         |    off     |       off        |        
RUN-1001 :       gate_sharing      |     on     |        on        |        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      |        
RUN-1001 :   impl_internal_tribuf  |     on     |        on        |        
RUN-1001 :      impl_set_reset     |     on     |        on        |        
RUN-1001 :        infer_gsr        |    off     |       off        |        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       |        
RUN-1001 :        max_fanout       |    9999    |       9999       |        
RUN-1001 :      max_oh2bin_len     |     10     |        10        |        
RUN-1001 :       merge_equal       |     on     |        on        |        
RUN-1001 :       merge_equiv       |     on     |        on        |        
RUN-1001 :        merge_mux        |    off     |       off        |        
RUN-1001 :     min_control_set     |     8      |        8         |        
RUN-1001 :      min_ripple_len     |    auto    |       auto       |        
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       |        
RUN-1001 :     opt_adder_fanout    |     on     |        on        |        
RUN-1001 :        opt_arith        |     on     |        on        |        
RUN-1001 :       opt_big_gate      |    off     |       off        |        
RUN-1001 :        opt_const        |     on     |        on        |        
RUN-1001 :      opt_const_mult     |     on     |        on        |        
RUN-1001 :       opt_lessthan      |     on     |        on        |        
RUN-1001 :         opt_mux         |    off     |       off        |        
RUN-1001 :         opt_ram         |    high    |       high       |        
RUN-1001 :      rtl_sim_model      |    off     |       off        |        
RUN-1001 :         seq_syn         |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
HDL-1007 : analyze verilog file ../../al_ip/SF1_MCU.v
HDL-1007 : analyze verilog file ../../al_ip/pll.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in ../../al_ip/pll.v(80)
HDL-1007 : analyze verilog file ../../SF1_SOC.v
HDL-1007 : analyze verilog file ../../ahb_pwm.v
HDL-1007 : analyze verilog file ../../gpio_controler.v
RUN-1001 : Project manager successfully analyzed 5 source files.
RUN-1002 : start command "import_device sf1_6.db -package SF1S60CG121I"
ARC-1001 : Device Initialization.
ARC-1001 : -------------------------------------------------
ARC-1001 :       OPTION       |      IO       |   SETTING   
ARC-1001 : -------------------------------------------------
ARC-1001 :        done        |      B4       |    gpio    
ARC-1001 :        initn       |      A5       |    gpio    
ARC-1001 :       jtagen       |      B7       |    gpio    
ARC-1001 :      programn      |      B5       |  dedicate  
ARC-1001 :   tdi/tms/tck/tdo  |  C4/A6/A7/C5  |  dedicate  
ARC-1001 : -------------------------------------------------
ARC-1004 : Device setting, marked 5 dedicate IOs in total.
RUN-1002 : start command "import_db ../syn_1/pwm_demo_gate.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.59063.
RUN-1001 : Database version number 46140.
RUN-1001 : Import flow parameters
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import design success TD_VERSION=5.6.59063 , DB_VERSION=46140
RUN-1002 : start command "read_sdc"
USR-1002 : read_sdc file_name -help -h -eco
USR-1009 : NO module with IP_SDC ...
RUN-1104 : Import SDC file  finished, there are 0 nets kept by constraints.
RUN-1002 : start command "place"
RUN-1001 : Open license file D:/TD_anlu/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Place Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :      detailed_place     |     on     |        on        |        
RUN-1001 :          effort         |   medium   |      medium      |        
RUN-1001 :         fix_hold        |    off     |       off        |        
RUN-1001 :       legalization      |    ori     |       ori        |        
RUN-1001 :      new_spreading      |     on     |        on        |        
RUN-1001 :        opt_timing       |   medium   |      medium      |        
RUN-1001 :   post_clock_route_opt  |    off     |       off        |        
RUN-1001 :       pr_strategy       |     1      |        1         |        
RUN-1001 :        relaxation       |    1.00    |       1.00       |        
RUN-1001 :         retiming        |    off     |       off        |        
RUN-1001 : --------------------------------------------------------------
PHY-3001 : Placer runs in 8 thread(s).
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model SF1_SOC
RUN-1002 : start command "phys_opt -simplify_lut"
SYN-4016 : Net u_ahb_pwm/I_ahb_clk driven by BUFG (695 clock/control pins, 1 other pins).
SYN-4019 : Net I_clk_25m_dup_1 is refclk of pll u_pll/pll_inst.
SYN-4020 : Net I_clk_25m_dup_1 is fbclk of pll u_pll/pll_inst.
SYN-4024 : Net "u_ahb_pwm/pwm0/clk_div" drives clk pins.
SYN-4024 : Net "u_ahb_pwm/pwm1/clk_div" drives clk pins.
SYN-4024 : Net "u_ahb_pwm/pwm2/clk_div" drives clk pins.
SYN-4024 : Net "u_ahb_pwm/pwm3/clk_div" drives clk pins.
SYN-4024 : Net "u_ahb_pwm/pwm4/clk_div" drives clk pins.
SYN-4024 : Net "u_ahb_pwm/pwm5/clk_div" drives clk pins.
SYN-4024 : Net "u_ahb_pwm/pwm6/clk_div" drives clk pins.
SYN-4024 : Net "u_ahb_pwm/pwm7/clk_div" drives clk pins.
SYN-4025 : Tag rtl::Net I_clk_25m_dup_1 as clock net
SYN-4025 : Tag rtl::Net u_ahb_pwm/I_ahb_clk as clock net
SYN-4025 : Tag rtl::Net u_ahb_pwm/pwm0/clk_div as clock net
SYN-4025 : Tag rtl::Net u_ahb_pwm/pwm1/clk_div as clock net
SYN-4025 : Tag rtl::Net u_ahb_pwm/pwm2/clk_div as clock net
SYN-4025 : Tag rtl::Net u_ahb_pwm/pwm3/clk_div as clock net
SYN-4025 : Tag rtl::Net u_ahb_pwm/pwm4/clk_div as clock net
SYN-4025 : Tag rtl::Net u_ahb_pwm/pwm5/clk_div as clock net
SYN-4025 : Tag rtl::Net u_ahb_pwm/pwm6/clk_div as clock net
SYN-4025 : Tag rtl::Net u_ahb_pwm/pwm7/clk_div as clock net
SYN-4026 : Tagged 10 rtl::Net as clock net
SYN-4015 : Create BUFG instance for clk Net u_ahb_pwm/pwm0/clk_div to drive 34 clock pins.
SYN-4015 : Create BUFG instance for clk Net u_ahb_pwm/pwm1/clk_div to drive 34 clock pins.
SYN-4015 : Create BUFG instance for clk Net u_ahb_pwm/pwm2/clk_div to drive 34 clock pins.
SYN-4015 : Create BUFG instance for clk Net u_ahb_pwm/pwm3/clk_div to drive 34 clock pins.
SYN-4015 : Create BUFG instance for clk Net u_ahb_pwm/pwm4/clk_div to drive 34 clock pins.
SYN-4015 : Create BUFG instance for clk Net u_ahb_pwm/pwm5/clk_div to drive 34 clock pins.
SYN-4015 : Create BUFG instance for clk Net u_ahb_pwm/pwm6/clk_div to drive 34 clock pins.
SYN-4015 : Create BUFG instance for clk Net u_ahb_pwm/pwm7/clk_div to drive 34 clock pins.
PHY-1001 : Populate physical database on model SF1_SOC.
RUN-1001 : There are total 2325 instances
RUN-0007 : 799 luts, 957 seqs, 339 mslices, 189 lslices, 27 pads, 0 brams, 0 dsps
RUN-1001 : There are total 3154 nets
RUN-6004 WARNING: There are 3 nets with only 1 pin.
RUN-1001 : 2116 nets have 2 pins
RUN-1001 : 917 nets have [3 - 5] pins
RUN-1001 : 30 nets have [6 - 10] pins
RUN-1001 : 34 nets have [11 - 20] pins
RUN-1001 : 48 nets have [21 - 99] pins
RUN-1001 : 6 nets have 100+ pins
RUN-1001 : Report Control nets information:
RUN-1001 : DFF Distribution
RUN-1001 : ----------------------------------
RUN-1001 :   CE   |  SSR  |  ASR  |  DFF Count  
RUN-1001 : ----------------------------------
RUN-1001 :   No   |  No   |  No   |     58      
RUN-1001 :   No   |  No   |  Yes  |     35      
RUN-1001 :   No   |  Yes  |  No   |      0      
RUN-1001 :   Yes  |  No   |  No   |     264     
RUN-1001 :   Yes  |  No   |  Yes  |     600     
RUN-1001 :   Yes  |  Yes  |  No   |      0      
RUN-1001 : ----------------------------------
RUN-0007 : Control Group Statistic
RUN-0007 : ---------------------------
RUN-0007 :   #CLK  |  #CE  |  #SSR/ASR  
RUN-0007 : ---------------------------
RUN-0007 :    9    |  29   |     2      
RUN-0007 : ---------------------------
RUN-0007 : Control Set = 30
PHY-3001 : Initial placement ...
PHY-3001 : design contains 2323 instances, 799 luts, 957 seqs, 528 slices, 40 macros(528 instances: 339 mslices 189 lslices)
PHY-0007 : Cell area utilization is 31%
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model SF1_SOC.
TMR-2506 : Build timing graph completely. Port num: 14, tpin num: 11633, tnet num: 3152, tinst num: 2323, tnode num: 15075, tedge num: 19685.
TMR-2508 : Levelizing timing graph completed, there are 43 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 3152 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.436906s wall, 0.421875s user + 0.015625s system = 0.437500s CPU (100.1%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 454871
PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 31%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1): len = 253262, overlap = 27.4375
PHY-3002 : Step(2): len = 185290, overlap = 33.3438
PHY-3002 : Step(3): len = 135357, overlap = 58.7812
PHY-3002 : Step(4): len = 111081, overlap = 101.906
PHY-3002 : Step(5): len = 91344.7, overlap = 132.312
PHY-3002 : Step(6): len = 79731.2, overlap = 161.75
PHY-3002 : Step(7): len = 69333.6, overlap = 201.938
PHY-3002 : Step(8): len = 65057.5, overlap = 219.125
PHY-3002 : Step(9): len = 57896.2, overlap = 227.25
PHY-3002 : Step(10): len = 53339.5, overlap = 221.656
PHY-3002 : Step(11): len = 53446.8, overlap = 230.812
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 2.62319e-06
PHY-3002 : Step(12): len = 63973.8, overlap = 163.125
PHY-3002 : Step(13): len = 66834.5, overlap = 155.531
PHY-3002 : Step(14): len = 66587, overlap = 141.625
PHY-3002 : Step(15): len = 64413.7, overlap = 114.25
PHY-3002 : Step(16): len = 67805.2, overlap = 99.9375
PHY-3002 : Step(17): len = 70511.7, overlap = 82.625
PHY-3002 : Step(18): len = 69276, overlap = 74.0312
PHY-3002 : Step(19): len = 67572.5, overlap = 68.2812
PHY-3002 : Step(20): len = 67483.4, overlap = 69.1875
PHY-3002 : Step(21): len = 67357.4, overlap = 69.1562
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 5.24638e-06
PHY-3002 : Step(22): len = 69591.1, overlap = 54.3125
PHY-3002 : Step(23): len = 69591.1, overlap = 54.3125
PHY-3002 : Step(24): len = 69598.1, overlap = 47.5312
PHY-3002 : Step(25): len = 69857.3, overlap = 47.0625
PHY-3002 : Step(26): len = 74817.7, overlap = 34.75
PHY-3002 : Step(27): len = 76179.9, overlap = 23.8125
PHY-3002 : Step(28): len = 74520.5, overlap = 23.75
PHY-3002 : Step(29): len = 73299.9, overlap = 23.2188
PHY-3002 : Step(30): len = 71428, overlap = 20.875
PHY-3002 : Step(31): len = 71370.8, overlap = 21.7188
PHY-3002 : Step(32): len = 71831, overlap = 18.9375
PHY-3002 : Step(33): len = 73133.5, overlap = 19.0625
PHY-3002 : Step(34): len = 74394.3, overlap = 18.9062
PHY-3002 : Step(35): len = 74604.4, overlap = 18.3438
PHY-3002 : Step(36): len = 72326.2, overlap = 24.5938
PHY-3002 : Step(37): len = 70296.3, overlap = 20.5938
PHY-3002 : Step(38): len = 70108.1, overlap = 20.4375
PHY-3002 : Step(39): len = 69919.1, overlap = 21.5938
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 1.04928e-05
PHY-3002 : Step(40): len = 72596.1, overlap = 20.3125
PHY-3002 : Step(41): len = 73931.3, overlap = 19.4375
PHY-3002 : Step(42): len = 75505, overlap = 14.5
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 2.01829e-05
PHY-3002 : Step(43): len = 80865.2, overlap = 4.84375
PHY-3002 : Step(44): len = 82196.6, overlap = 2.875
PHY-3002 : Step(45): len = 81047.4, overlap = 2.1875
PHY-3002 : Step(46): len = 81019.1, overlap = 1.875
PHY-3002 : Step(47): len = 80942.8, overlap = 1.03125
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 4.03658e-05
PHY-3002 : Step(48): len = 84590.2, overlap = 2.0625
PHY-3002 : Step(49): len = 86165, overlap = 1.6875
PHY-3002 : Step(50): len = 88172.3, overlap = 0.6875
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 8.07315e-05
PHY-3002 : Step(51): len = 92896.2, overlap = 2.5
PHY-3002 : Step(52): len = 95233.1, overlap = 0.25
PHY-3002 : Step(53): len = 94665, overlap = 0.1875
PHY-3002 : Step(54): len = 93967.9, overlap = 0.5625
PHY-3002 : Step(55): len = 93254.4, overlap = 0.8125
PHY-3002 : Step(56): len = 93156.5, overlap = 0.625
PHY-3002 : Step(57): len = 93455.4, overlap = 0.125
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 0.000161463
PHY-3002 : Step(58): len = 97790.6, overlap = 0.1875
PHY-3002 : Step(59): len = 99853.1, overlap = 0.25
PHY-3002 : Step(60): len = 101354, overlap = 0
PHY-3002 : Step(61): len = 101499, overlap = 0
PHY-3002 : Step(62): len = 101356, overlap = 0
PHY-3002 : Step(63): len = 100103, overlap = 0
PHY-3002 : Step(64): len = 99232.1, overlap = 0
PHY-3002 : Step(65): len = 99095.6, overlap = 0
PHY-3002 : Step(66): len = 98928, overlap = 0
PHY-3002 : Step(67): len = 98923.3, overlap = 0
PHY-3002 : Step(68): len = 99019.5, overlap = 0
PHY-3001 : :::8::: Try harder cell spreading with beta_ = 0.000322926
PHY-3002 : Step(69): len = 100993, overlap = 0
PHY-3002 : Step(70): len = 102792, overlap = 0
PHY-3002 : Step(71): len = 103704, overlap = 0
PHY-3002 : Step(72): len = 104729, overlap = 0
PHY-3001 : :::9::: Try harder cell spreading with beta_ = 0.000645852
PHY-3002 : Step(73): len = 105548, overlap = 0
PHY-3002 : Step(74): len = 106604, overlap = 0
PHY-3002 : Step(75): len = 108653, overlap = 0
PHY-3002 : Step(76): len = 109851, overlap = 0
PHY-3002 : Step(77): len = 109889, overlap = 0
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.003282s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (476.0%)

PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 38%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
RUN-1001 : Building simple global routing graph ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 0/3154.
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 128360, over cnt = 538(4%), over = 1788, worst = 13
PHY-1001 : End global iterations;  0.294860s wall, 0.296875s user + 0.000000s system = 0.296875s CPU (100.7%)

PHY-1001 : Congestion index: top1 = 58.61, top5 = 47.72, top10 = 41.90, top15 = 38.39.
PHY-3001 : End congestion estimation;  0.353332s wall, 0.343750s user + 0.000000s system = 0.343750s CPU (97.3%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 3152 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.120693s wall, 0.125000s user + 0.000000s system = 0.125000s CPU (103.6%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 1.3992e-05
PHY-3002 : Step(78): len = 101042, overlap = 0.8125
PHY-3002 : Step(79): len = 99284.3, overlap = 4.5
PHY-3002 : Step(80): len = 95642.9, overlap = 11.5
PHY-3002 : Step(81): len = 93525.6, overlap = 12.9688
PHY-3002 : Step(82): len = 90543.8, overlap = 10.75
PHY-3002 : Step(83): len = 90503.6, overlap = 11.5938
PHY-3002 : Step(84): len = 90580.6, overlap = 12.5
PHY-3002 : Step(85): len = 87329.5, overlap = 11.9375
PHY-3002 : Step(86): len = 85713.9, overlap = 12.9375
PHY-3002 : Step(87): len = 84752.5, overlap = 12.3438
PHY-3002 : Step(88): len = 84752.5, overlap = 12.3438
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 2.7984e-05
PHY-3002 : Step(89): len = 88998.6, overlap = 9.90625
PHY-3002 : Step(90): len = 89882.2, overlap = 9.96875
PHY-3002 : Step(91): len = 90225.8, overlap = 9.46875
PHY-3002 : Step(92): len = 89895.9, overlap = 9.625
PHY-3002 : Step(93): len = 89864.6, overlap = 7.9375
PHY-3002 : Step(94): len = 89915, overlap = 7.9375
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 5.5968e-05
PHY-3002 : Step(95): len = 93971.9, overlap = 5.09375
PHY-3002 : Step(96): len = 95243.9, overlap = 1.9375
PHY-3002 : Step(97): len = 97837.3, overlap = 1.125
PHY-3002 : Step(98): len = 98605.6, overlap = 1.59375
PHY-3002 : Step(99): len = 98008.4, overlap = 1
PHY-3002 : Step(100): len = 97438.7, overlap = 1.125
PHY-3002 : Step(101): len = 97269.6, overlap = 1.0625
PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 38%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 108/3154.
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 116720, over cnt = 496(4%), over = 1462, worst = 12
PHY-1001 : End global iterations;  0.258046s wall, 0.265625s user + 0.015625s system = 0.281250s CPU (109.0%)

PHY-1001 : Congestion index: top1 = 62.36, top5 = 49.66, top10 = 43.48, top15 = 39.49.
PHY-3001 : End congestion estimation;  0.308889s wall, 0.328125s user + 0.015625s system = 0.343750s CPU (111.3%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 3152 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.111480s wall, 0.109375s user + 0.000000s system = 0.109375s CPU (98.1%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 6.10785e-05
PHY-3002 : Step(102): len = 98041.3, overlap = 70.0312
PHY-3002 : Step(103): len = 98601.4, overlap = 92.5
PHY-3002 : Step(104): len = 97841.7, overlap = 94.0938
PHY-3002 : Step(105): len = 95902.7, overlap = 88.4375
PHY-3002 : Step(106): len = 93474.1, overlap = 74.125
PHY-3002 : Step(107): len = 90657.4, overlap = 78.4062
PHY-3002 : Step(108): len = 89782.2, overlap = 81.0625
PHY-3002 : Step(109): len = 89598.8, overlap = 81.1562
PHY-3002 : Step(110): len = 88296.6, overlap = 72.4375
PHY-3002 : Step(111): len = 87440.7, overlap = 78.0625
PHY-3002 : Step(112): len = 86834.3, overlap = 79.8125
PHY-3002 : Step(113): len = 85140.2, overlap = 91.125
PHY-3002 : Step(114): len = 83797.6, overlap = 102.688
PHY-3002 : Step(115): len = 83477.4, overlap = 101.625
PHY-3002 : Step(116): len = 82484.8, overlap = 97.9688
PHY-3002 : Step(117): len = 81441.5, overlap = 96.4375
PHY-3002 : Step(118): len = 80586.8, overlap = 97.5938
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000122157
PHY-3002 : Step(119): len = 81738, overlap = 90.6875
PHY-3002 : Step(120): len = 82348.6, overlap = 92.4375
PHY-3002 : Step(121): len = 83464.2, overlap = 84.875
PHY-3002 : Step(122): len = 84108.1, overlap = 80.9375
PHY-3002 : Step(123): len = 85370.9, overlap = 78.25
PHY-3002 : Step(124): len = 86308.2, overlap = 77.3438
PHY-3002 : Step(125): len = 86787.6, overlap = 69.2188
PHY-3002 : Step(126): len = 86625.4, overlap = 68.6875
PHY-3002 : Step(127): len = 86496.6, overlap = 68.0312
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000240522
PHY-3002 : Step(128): len = 87370.3, overlap = 69.1875
PHY-3002 : Step(129): len = 89530.6, overlap = 66.625
PHY-3002 : Step(130): len = 92203.3, overlap = 60.2812
PHY-3002 : Step(131): len = 93199.2, overlap = 63.7188
PHY-3002 : Step(132): len = 93533.8, overlap = 67.1562
PHY-3002 : Step(133): len = 93767.2, overlap = 74.75
PHY-3002 : Step(134): len = 93979.6, overlap = 68.125
PHY-3002 : Step(135): len = 93892, overlap = 67.625
PHY-3002 : Step(136): len = 93749.4, overlap = 69.3438
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000473407
PHY-3002 : Step(137): len = 94406.7, overlap = 71.3125
PHY-3002 : Step(138): len = 96424.6, overlap = 62.4062
PHY-3002 : Step(139): len = 98061.8, overlap = 64.0625
PHY-3002 : Step(140): len = 99353.9, overlap = 62.2812
PHY-3002 : Step(141): len = 100012, overlap = 57
PHY-3002 : Step(142): len = 100331, overlap = 56.5312
PHY-3002 : Step(143): len = 100426, overlap = 56.8125
PHY-3002 : Step(144): len = 100540, overlap = 50.375
PHY-3002 : Step(145): len = 100822, overlap = 49.4062
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.000877371
PHY-3002 : Step(146): len = 101232, overlap = 49.2812
PHY-3002 : Step(147): len = 102839, overlap = 48.5312
PHY-3002 : Step(148): len = 104321, overlap = 54.8438
PHY-3002 : Step(149): len = 105020, overlap = 54.7188
PHY-3002 : Step(150): len = 105580, overlap = 54.7188
PHY-3002 : Step(151): len = 105745, overlap = 55.1875
PHY-3002 : Step(152): len = 105818, overlap = 54.5312
PHY-3002 : Step(153): len = 106028, overlap = 53.3438
PHY-3002 : Step(154): len = 106693, overlap = 44.9688
PHY-3002 : Step(155): len = 107441, overlap = 43.2188
PHY-3002 : Step(156): len = 107748, overlap = 43.5938
PHY-3002 : Step(157): len = 108056, overlap = 42.7812
PHY-3002 : Step(158): len = 108081, overlap = 42.2812
PHY-3002 : Step(159): len = 108179, overlap = 43.4375
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.00169236
PHY-3002 : Step(160): len = 108553, overlap = 43.2812
PHY-3002 : Step(161): len = 109241, overlap = 43.25
PHY-3002 : Step(162): len = 109756, overlap = 43.4688
PHY-3002 : Step(163): len = 110218, overlap = 43.75
PHY-3002 : Step(164): len = 110965, overlap = 44.0625
PHY-3002 : Step(165): len = 111810, overlap = 42.875
PHY-3002 : Step(166): len = 112526, overlap = 41.4062
PHY-3002 : Step(167): len = 113148, overlap = 41.0938
PHY-3002 : Step(168): len = 113983, overlap = 39.7188
PHY-3002 : Step(169): len = 114657, overlap = 40.1875
PHY-3002 : Step(170): len = 114959, overlap = 39.625
PHY-3002 : Step(171): len = 115370, overlap = 39
PHY-3002 : Step(172): len = 115722, overlap = 39.2812
PHY-3002 : Step(173): len = 116503, overlap = 38.1562
PHY-3002 : Step(174): len = 116923, overlap = 37.8125
PHY-3002 : Step(175): len = 117119, overlap = 37.9062
PHY-3002 : Step(176): len = 117198, overlap = 38.0625
PHY-3002 : Step(177): len = 117279, overlap = 37.5938
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 0.00322587
PHY-3002 : Step(178): len = 117395, overlap = 37.375
PHY-3002 : Step(179): len = 118031, overlap = 37.0938
PHY-3002 : Step(180): len = 118358, overlap = 37.2188
PHY-3002 : Step(181): len = 118541, overlap = 36.8438
PHY-3002 : Step(182): len = 118743, overlap = 36.5625
OPT-1001 : Start physical optimization ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model SF1_SOC.
TMR-2506 : Build timing graph completely. Port num: 14, tpin num: 11633, tnet num: 3152, tinst num: 2323, tnode num: 15075, tedge num: 19685.
TMR-2508 : Levelizing timing graph completed, there are 43 levels in total.
TMR-2501 : Timing graph initialized successfully.
OPT-1001 : Total overflow 36.56 peak overflow 0.62
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 85/3154.
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 143752, over cnt = 511(4%), over = 1291, worst = 10
PHY-1001 : End global iterations;  0.348635s wall, 0.375000s user + 0.015625s system = 0.390625s CPU (112.0%)

PHY-1001 : Congestion index: top1 = 51.67, top5 = 44.18, top10 = 39.77, top15 = 37.15.
PHY-1001 : End incremental global routing;  0.404799s wall, 0.421875s user + 0.015625s system = 0.437500s CPU (108.1%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 3152 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.118412s wall, 0.109375s user + 0.000000s system = 0.109375s CPU (92.4%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  0.582891s wall, 0.593750s user + 0.015625s system = 0.609375s CPU (104.5%)

OPT-1001 : Current memory(MB): used = 181, reserve = 156, peak = 183.
OPT-1001 : Start global optimization ...
OPT-1001 : Start congestion update ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 2793/3154.
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 143752, over cnt = 511(4%), over = 1291, worst = 10
PHY-1002 : len = 147408, over cnt = 281(2%), over = 676, worst = 9
PHY-1002 : len = 149488, over cnt = 140(1%), over = 347, worst = 9
PHY-1002 : len = 151584, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.283653s wall, 0.281250s user + 0.000000s system = 0.281250s CPU (99.2%)

PHY-1001 : Congestion index: top1 = 45.83, top5 = 40.49, top10 = 37.33, top15 = 35.17.
OPT-1001 : End congestion update;  0.336689s wall, 0.343750s user + 0.000000s system = 0.343750s CPU (102.1%)

OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 3152 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.080352s wall, 0.078125s user + 0.000000s system = 0.078125s CPU (97.2%)

OPT-0007 : Start: WNS 2147483647 TNS 0 NUM_FEPS 0
OPT-1001 : End global optimization;  0.417196s wall, 0.421875s user + 0.000000s system = 0.421875s CPU (101.1%)

OPT-1001 : Current memory(MB): used = 183, reserve = 157, peak = 183.
OPT-1001 : End physical optimization;  1.560870s wall, 1.625000s user + 0.046875s system = 1.671875s CPU (107.1%)

PHY-3001 : Start packing ...
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 799 LUT to BLE ...
SYN-4008 : Packed 799 LUT and 355 SEQ to BLE.
SYN-4003 : Packing 602 remaining SEQ's ...
SYN-4005 : Packed 411 SEQ with LUT/SLICE
SYN-4006 : 74 single LUT's are left
SYN-4006 : 191 single SEQ's are left
SYN-4011 : Packing model "SF1_SOC" (AL_USER_NORMAL) with 990/1629 primitive instances ...
PHY-3001 : End packing;  0.143846s wall, 0.140625s user + 0.000000s system = 0.140625s CPU (97.8%)

PHY-1001 : Populate physical database on model SF1_SOC.
RUN-1001 : There are total 1110 instances
RUN-1001 : 535 mslices, 534 lslices, 27 pads, 0 brams, 0 dsps
RUN-1001 : There are total 2799 nets
RUN-6004 WARNING: There are 3 nets with only 1 pin.
RUN-1001 : 1757 nets have 2 pins
RUN-1001 : 918 nets have [3 - 5] pins
RUN-1001 : 33 nets have [6 - 10] pins
RUN-1001 : 55 nets have [11 - 20] pins
RUN-1001 : 27 nets have [21 - 99] pins
RUN-1001 : 6 nets have 100+ pins
PHY-3001 : design contains 1108 instances, 1069 slices, 40 macros(528 instances: 339 mslices 189 lslices)
PHY-3001 : Cell area utilization is 43%
PHY-3001 : After packing: Len = 116741, Over = 54.5
PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 43%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 1585/2799.
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 145712, over cnt = 182(1%), over = 236, worst = 3
PHY-1002 : len = 146032, over cnt = 70(0%), over = 85, worst = 3
PHY-1002 : len = 146512, over cnt = 10(0%), over = 14, worst = 3
PHY-1002 : len = 146656, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.401940s wall, 0.375000s user + 0.031250s system = 0.406250s CPU (101.1%)

PHY-1001 : Congestion index: top1 = 48.12, top5 = 41.54, top10 = 37.63, top15 = 35.10.
PHY-3001 : End congestion estimation;  0.495586s wall, 0.453125s user + 0.046875s system = 0.500000s CPU (100.9%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model SF1_SOC.
TMR-2506 : Build timing graph completely. Port num: 14, tpin num: 9880, tnet num: 2797, tinst num: 1108, tnode num: 12263, tedge num: 17299.
TMR-2508 : Levelizing timing graph completed, there are 41 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 2797 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.556899s wall, 0.546875s user + 0.015625s system = 0.562500s CPU (101.0%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 6.12844e-05
PHY-3002 : Step(183): len = 102952, overlap = 69.75
PHY-3002 : Step(184): len = 100030, overlap = 71.25
PHY-3002 : Step(185): len = 96884.5, overlap = 68.75
PHY-3002 : Step(186): len = 96241, overlap = 67.25
PHY-3002 : Step(187): len = 94846.8, overlap = 70.75
PHY-3002 : Step(188): len = 94014.7, overlap = 74
PHY-3002 : Step(189): len = 92581.7, overlap = 74.25
PHY-3002 : Step(190): len = 91642.5, overlap = 71.75
PHY-3002 : Step(191): len = 90450.8, overlap = 71.5
PHY-3002 : Step(192): len = 89262.6, overlap = 70.75
PHY-3002 : Step(193): len = 88543.5, overlap = 75.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000122569
PHY-3002 : Step(194): len = 90785, overlap = 73
PHY-3002 : Step(195): len = 93182.2, overlap = 69
PHY-3002 : Step(196): len = 95153, overlap = 62.75
PHY-3002 : Step(197): len = 96207.6, overlap = 63
PHY-3002 : Step(198): len = 96705.1, overlap = 60.25
PHY-3002 : Step(199): len = 97043.7, overlap = 56.75
PHY-3002 : Step(200): len = 97389.2, overlap = 55.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000238547
PHY-3002 : Step(201): len = 99437.6, overlap = 59
PHY-3002 : Step(202): len = 101419, overlap = 54
PHY-3002 : Step(203): len = 103217, overlap = 50.5
PHY-3002 : Step(204): len = 104358, overlap = 46.25
PHY-3002 : Step(205): len = 104146, overlap = 45
PHY-3002 : Step(206): len = 104152, overlap = 43.25
PHY-3002 : Step(207): len = 104454, overlap = 42.75
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000431803
PHY-3002 : Step(208): len = 105874, overlap = 43.5
PHY-3002 : Step(209): len = 106682, overlap = 43.75
PHY-3002 : Step(210): len = 108267, overlap = 47.75
PHY-3002 : Step(211): len = 109533, overlap = 45.25
PHY-3002 : Step(212): len = 109955, overlap = 46.25
PHY-3002 : Step(213): len = 109783, overlap = 44.5
PHY-3002 : Step(214): len = 109791, overlap = 40.5
PHY-3002 : Step(215): len = 110017, overlap = 40.75
PHY-3002 : Step(216): len = 110501, overlap = 37.5
PHY-3002 : Step(217): len = 111228, overlap = 37.75
PHY-3002 : Step(218): len = 111882, overlap = 40
PHY-3002 : Step(219): len = 112237, overlap = 38.25
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.000829237
PHY-3002 : Step(220): len = 112871, overlap = 39
PHY-3002 : Step(221): len = 113686, overlap = 37.75
PHY-3002 : Step(222): len = 114670, overlap = 38.25
PHY-3002 : Step(223): len = 116006, overlap = 40.75
PHY-3002 : Step(224): len = 116994, overlap = 39
PHY-3002 : Step(225): len = 117653, overlap = 38.25
PHY-3002 : Step(226): len = 117846, overlap = 37
PHY-3002 : Step(227): len = 117883, overlap = 36.75
PHY-3002 : Step(228): len = 117866, overlap = 36.25
PHY-3002 : Step(229): len = 117795, overlap = 35.75
PHY-3002 : Step(230): len = 117858, overlap = 36.5
PHY-3002 : Step(231): len = 118048, overlap = 36
PHY-3002 : Step(232): len = 118230, overlap = 35.75
PHY-3002 : Step(233): len = 118447, overlap = 35
PHY-3002 : Step(234): len = 118811, overlap = 34
PHY-3002 : Step(235): len = 119114, overlap = 34.75
PHY-3002 : Step(236): len = 119244, overlap = 34.5
PHY-3002 : Step(237): len = 119264, overlap = 35.25
PHY-3002 : Step(238): len = 119323, overlap = 37
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.00151558
PHY-3002 : Step(239): len = 119883, overlap = 36.25
PHY-3002 : Step(240): len = 120326, overlap = 36.25
PHY-3002 : Step(241): len = 120643, overlap = 36.75
PHY-3002 : Step(242): len = 120909, overlap = 36.5
PHY-3002 : Step(243): len = 121257, overlap = 36.25
PHY-3002 : Step(244): len = 121617, overlap = 35
PHY-3002 : Step(245): len = 121851, overlap = 33
PHY-3002 : Step(246): len = 122035, overlap = 33.25
PHY-3002 : Step(247): len = 122180, overlap = 33.5
PHY-3002 : Step(248): len = 122288, overlap = 34.25
PHY-3002 : Step(249): len = 122398, overlap = 35
PHY-3002 : Step(250): len = 122460, overlap = 34
PHY-3002 : Step(251): len = 122536, overlap = 34.5
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 0.00256326
PHY-3002 : Step(252): len = 122652, overlap = 34
PHY-3002 : Step(253): len = 123348, overlap = 34
PHY-3002 : Step(254): len = 123962, overlap = 34
PHY-3002 : Step(255): len = 124012, overlap = 33.25
PHY-3002 : Step(256): len = 123986, overlap = 33.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.443812s wall, 0.390625s user + 0.671875s system = 1.062500s CPU (239.4%)

PHY-3001 : Trial Legalized: Len = 126675
PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 42%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 105/2799.
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 152824, over cnt = 224(2%), over = 294, worst = 4
PHY-1002 : len = 153384, over cnt = 133(1%), over = 168, worst = 4
PHY-1002 : len = 154552, over cnt = 37(0%), over = 47, worst = 2
PHY-1002 : len = 155104, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.408557s wall, 0.468750s user + 0.062500s system = 0.531250s CPU (130.0%)

PHY-1001 : Congestion index: top1 = 43.26, top5 = 39.35, top10 = 36.12, top15 = 33.90.
PHY-3001 : End congestion estimation;  0.484743s wall, 0.531250s user + 0.078125s system = 0.609375s CPU (125.7%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 2797 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.096892s wall, 0.078125s user + 0.015625s system = 0.093750s CPU (96.8%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 9.00834e-05
PHY-3002 : Step(257): len = 117659, overlap = 21.25
PHY-3002 : Step(258): len = 114301, overlap = 30.25
PHY-3002 : Step(259): len = 113841, overlap = 25
PHY-3002 : Step(260): len = 113728, overlap = 26.75
PHY-3002 : Step(261): len = 113695, overlap = 26.75
PHY-3002 : Step(262): len = 113285, overlap = 24.25
PHY-3002 : Step(263): len = 113219, overlap = 24
PHY-3002 : Step(264): len = 113006, overlap = 24.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000180167
PHY-3002 : Step(265): len = 114235, overlap = 23.5
PHY-3002 : Step(266): len = 114748, overlap = 22.5
PHY-3002 : Step(267): len = 115462, overlap = 20.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.005093s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 116215, Over = 0
PHY-3001 : Spreading special nets. 1 overflows in 930 tiles.
PHY-3001 : End spreading;  0.007576s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : 1 instances has been re-located, deltaX = 1, deltaY = 0, maxDist = 1.
PHY-3001 : Final: Len = 116263, Over = 0
RUN-1003 : finish command "place" in  12.805342s wall, 20.359375s user + 6.125000s system = 26.484375s CPU (206.8%)

RUN-1004 : used memory is 167 MB, reserved memory is 145 MB, peak memory is 188 MB
RUN-1002 : start command "export_db pwm_demo_place.db"
RUN-1001 : Exported /
RUN-1001 : Exported flow parameters
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1002 : start command "route"
RUN-1001 : Open license file D:/TD_anlu/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Route Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :    Parameters    |  Settings  |  Default Values  |  Note  
RUN-1001 : -------------------------------------------------------
RUN-1001 :      effort      |   medium   |      medium      |        
RUN-1001 :     fix_hold     |    off     |       off        |        
RUN-1001 :    opt_timing    |   medium   |      medium      |        
RUN-1001 :   phy_sim_model  |    off     |       off        |        
RUN-1001 :     priority     |   timing   |      timing      |        
RUN-1001 :     swap_pin     |     on     |        on        |        
RUN-1001 : -------------------------------------------------------
PHY-1001 : Route runs in 8 thread(s)
RUN-1001 : There are total 1110 instances
RUN-1001 : 535 mslices, 534 lslices, 27 pads, 0 brams, 0 dsps
RUN-1001 : There are total 2799 nets
RUN-6004 WARNING: There are 3 nets with only 1 pin.
RUN-1001 : 1757 nets have 2 pins
RUN-1001 : 918 nets have [3 - 5] pins
RUN-1001 : 33 nets have [6 - 10] pins
RUN-1001 : 55 nets have [11 - 20] pins
RUN-1001 : 27 nets have [21 - 99] pins
RUN-1001 : 6 nets have 100+ pins
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model SF1_SOC.
TMR-2506 : Build timing graph completely. Port num: 14, tpin num: 9880, tnet num: 2797, tinst num: 1108, tnode num: 12263, tedge num: 17299.
TMR-2508 : Levelizing timing graph completed, there are 41 levels in total.
TMR-2501 : Timing graph initialized successfully.
PHY-1001 : 535 mslices, 534 lslices, 27 pads, 0 brams, 0 dsps
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 2797 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : Start global routing, caller is route ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 138344, over cnt = 248(2%), over = 322, worst = 4
PHY-1002 : len = 139224, over cnt = 144(1%), over = 173, worst = 4
PHY-1002 : len = 140096, over cnt = 64(0%), over = 78, worst = 4
PHY-1002 : len = 140984, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.469662s wall, 0.468750s user + 0.031250s system = 0.500000s CPU (106.5%)

PHY-1001 : Congestion index: top1 = 46.74, top5 = 40.23, top10 = 36.38, top15 = 33.93.
PHY-1001 : End global routing;  0.542288s wall, 0.546875s user + 0.031250s system = 0.578125s CPU (106.6%)

PHY-1001 : Start detail routing ...
PHY-1001 : Current memory(MB): used = 199, reserve = 173, peak = 199.
PHY-1001 : Detailed router is running in normal mode.
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net I_clk_25m_dup_1 will be routed on clock mesh
PHY-5010 WARNING: Net u_ahb_pwm/I_ahb_hsize[2] is skipped due to 0 input or output
PHY-5010 WARNING: Net u_ahb_pwm/I_ahb_hsize[1] is skipped due to 0 input or output
PHY-5010 WARNING: Net u_ahb_pwm/I_ahb_hsize[0] is skipped due to 0 input or output
PHY-1001 : clock net u_ahb_pwm/pwm7/clk_div_syn_3 will be merged with clock u_ahb_pwm/pwm7/clk_div
PHY-1001 : clock net u_ahb_pwm/I_ahb_clk will be merged with clock u_pll/clk0_buf
PHY-1001 : clock net u_ahb_pwm/pwm0/clk_div_syn_3 will be merged with clock u_ahb_pwm/pwm0/clk_div
PHY-1001 : clock net u_ahb_pwm/pwm1/clk_div_syn_3 will be merged with clock u_ahb_pwm/pwm1/clk_div
PHY-1001 : clock net u_ahb_pwm/pwm2/clk_div_syn_3 will be merged with clock u_ahb_pwm/pwm2/clk_div
PHY-1001 : clock net u_ahb_pwm/pwm3/clk_div_syn_3 will be merged with clock u_ahb_pwm/pwm3/clk_div
PHY-1001 : clock net u_ahb_pwm/pwm6/clk_div_syn_3 will be merged with clock u_ahb_pwm/pwm6/clk_div
PHY-1001 : clock net u_ahb_pwm/pwm4/clk_div_syn_3 will be merged with clock u_ahb_pwm/pwm4/clk_div
PHY-1001 : clock net u_ahb_pwm/pwm5/clk_div_syn_3 will be merged with clock u_ahb_pwm/pwm5/clk_div
PHY-5010 WARNING: Net u_ahb_pwm/I_ahb_hsize[2] is skipped due to 0 input or output
PHY-5010 WARNING: Net u_ahb_pwm/I_ahb_hsize[1] is skipped due to 0 input or output
PHY-5010 WARNING: Net u_ahb_pwm/I_ahb_hsize[0] is skipped due to 0 input or output
PHY-1001 : Current memory(MB): used = 285, reserve = 261, peak = 285.
PHY-1001 : End build detailed router design. 2.284193s wall, 2.156250s user + 0.062500s system = 2.218750s CPU (97.1%)

PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Clock net routing.....
PHY-1001 : Routed 0% nets.
PHY-1022 : len = 27528, over cnt = 1(0%), over = 1, worst = 1, crit = 0
PHY-1001 : End initial clock net routed; 1.727244s wall, 1.718750s user + 0.000000s system = 1.718750s CPU (99.5%)

PHY-1001 : Ripup-reroute.....
PHY-1001 : ===== DR Iter 1 =====
PHY-1022 : len = 27736, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End DR Iter 1; 0.306808s wall, 0.265625s user + 0.000000s system = 0.265625s CPU (86.6%)

PHY-1001 : Current memory(MB): used = 297, reserve = 273, peak = 297.
PHY-1001 : End phase 1; 2.039349s wall, 1.984375s user + 0.000000s system = 1.984375s CPU (97.3%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Initial routing.....
PHY-1001 : Routed 13% nets.
PHY-1001 : Routed 17% nets.
PHY-1001 : Routed 20% nets.
PHY-1001 : Routed 26% nets.
PHY-1001 : Routed 44% nets.
PHY-1001 : Patch 1020 net; 3.908906s wall, 3.812500s user + 0.000000s system = 3.812500s CPU (97.5%)

PHY-1022 : len = 267440, over cnt = 102(0%), over = 102, worst = 1, crit = 0
PHY-1001 : Current memory(MB): used = 298, reserve = 274, peak = 298.
PHY-1001 : End initial routed; 9.058808s wall, 9.718750s user + 0.031250s system = 9.750000s CPU (107.6%)

PHY-1001 : Update timing.....
PHY-1001 : 0/2285(0%) critical/total net(s).
RUN-1001 : ------------------------------------------
RUN-1001 :   Type   |    WNS(ns)    |  TNS(ns)  |  FEP  
RUN-1001 : ------------------------------------------
RUN-1001 :   Setup  |  2147483.647  |   0.000   |   0   
RUN-1001 :   Hold   |  2147483.647  |   0.000   |   0   
RUN-1001 : ------------------------------------------
PHY-1001 : End update timing; 0.625661s wall, 0.609375s user + 0.000000s system = 0.609375s CPU (97.4%)

PHY-1001 : Current memory(MB): used = 302, reserve = 278, peak = 302.
PHY-1001 : End phase 2; 9.684581s wall, 10.328125s user + 0.031250s system = 10.359375s CPU (107.0%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Optimize timing.....
PHY-1022 : len = 267440, over cnt = 102(0%), over = 102, worst = 1, crit = 0
PHY-1001 : End optimize timing; 0.011047s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (141.4%)

PHY-1001 : Ripup-reroute.....
PHY-1001 : ===== DR Iter 1 =====
PHY-1022 : len = 266584, over cnt = 35(0%), over = 35, worst = 1, crit = 0
PHY-1001 : End DR Iter 1; 0.312465s wall, 0.312500s user + 0.015625s system = 0.328125s CPU (105.0%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1022 : len = 266472, over cnt = 3(0%), over = 3, worst = 1, crit = 0
PHY-1001 : End DR Iter 2; 0.091768s wall, 0.093750s user + 0.015625s system = 0.109375s CPU (119.2%)

PHY-1001 : ===== DR Iter 3 =====
PHY-1022 : len = 266496, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End DR Iter 3; 0.034544s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (90.5%)

PHY-1001 : Update timing.....
PHY-1001 : 0/2285(0%) critical/total net(s).
RUN-1001 : ------------------------------------------
RUN-1001 :   Type   |    WNS(ns)    |  TNS(ns)  |  FEP  
RUN-1001 : ------------------------------------------
RUN-1001 :   Setup  |  2147483.647  |   0.000   |   0   
RUN-1001 :   Hold   |  2147483.647  |   0.000   |   0   
RUN-1001 : ------------------------------------------
PHY-1001 : End update timing; 0.674679s wall, 0.640625s user + 0.000000s system = 0.640625s CPU (95.0%)

PHY-1001 : Commit to database.....
PHY-5014 WARNING: Detail route doesn't find pib for u_pll/pll_inst.dsm_rst[0]
PHY-5014 WARNING: Detail route doesn't find pib for u_pll/pll_inst.dsm_refclk[0]
PHY-5014 WARNING: Detail route doesn't find pib for u_pll/pll_inst.frac_offset_valid[0]
PHY-5014 WARNING: Detail route doesn't find pib for u_pll/pll_inst.ssc_en[0]
PHY-1001 : 41 feed throughs used by 22 nets
PHY-1001 : End commit to database; 0.431968s wall, 0.421875s user + 0.000000s system = 0.421875s CPU (97.7%)

PHY-1001 : Current memory(MB): used = 317, reserve = 293, peak = 317.
PHY-1001 : End phase 3; 1.630669s wall, 1.593750s user + 0.031250s system = 1.625000s CPU (99.7%)

PHY-1003 : Routed, final wirelength = 266496
PHY-1001 : Current memory(MB): used = 318, reserve = 294, peak = 318.
PHY-1001 : End export database. 0.010321s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : End detail routing;  15.784367s wall, 16.218750s user + 0.125000s system = 16.343750s CPU (103.5%)

RUN-1003 : finish command "route" in  16.906324s wall, 17.312500s user + 0.156250s system = 17.468750s CPU (103.3%)

RUN-1004 : used memory is 288 MB, reserved memory is 267 MB, peak memory is 318 MB
RUN-1002 : start command "report_area -io_info -file pwm_demo_phy.area"
RUN-1001 : standard
***Report Model: SF1_SOC Device: SF1S60CG121I***

IO Statistics
#IO                        21
  #input                    6
  #output                  15
  #inout                    0

Utilization Statistics
#lut                     1859   out of   5824   31.92%
#reg                      965   out of   5824   16.57%
#le                      2050
  #lut only              1085   out of   2050   52.93%
  #reg only               191   out of   2050    9.32%
  #lut&reg                774   out of   2050   37.76%
#dsp                        0   out of     10    0.00%
#bram                       0   out of     26    0.00%
  #bram9k                   0
  #fifo9k                   0
#hard-ip                    1
  #mcu                      1   out of      1  100.00%
  #dsc                      0   out of      1    0.00%
  #dsi                      0   out of      2    0.00%
  #psram controller         0   out of      2    0.00%
#pad                       21   out of     55   38.18%
  #ireg                     0
  #oreg                     0
  #treg                     0
#pll                        1   out of      2   50.00%
#gclk                      11   out of     16   68.75%

Clock Resource Statistics
Index     ClockNet                  Type               DriverType         Driver                             Fanout
#1        u_pll/clk0_buf            GCLK               pll                u_pll/pll_inst.clkc0               413
#2        u_ahb_pwm/pwm7/clk_div    GCLK               mslice             u_ahb_pwm/pwm7/clk_div_syn_7.f1    20
#3        u_ahb_pwm/pwm0/clk_div    GCLK               lslice             u_ahb_pwm/pwm0/clk_div_syn_7.f1    19
#4        u_ahb_pwm/pwm1/clk_div    GCLK               lslice             u_ahb_pwm/pwm1/clk_div_syn_7.f1    19
#5        u_ahb_pwm/pwm2/clk_div    GCLK               mslice             u_ahb_pwm/pwm2/clk_div_syn_7.f1    19
#6        u_ahb_pwm/pwm3/clk_div    GCLK               lslice             u_ahb_pwm/pwm3/clk_div_syn_7.f1    19
#7        u_ahb_pwm/pwm4/clk_div    GCLK               lslice             u_ahb_pwm/pwm4/clk_div_syn_7.f1    19
#8        u_ahb_pwm/pwm5/clk_div    GCLK               mslice             u_ahb_pwm/pwm5/clk_div_syn_7.f1    19
#9        u_ahb_pwm/pwm6/clk_div    GCLK               mslice             u_ahb_pwm/pwm6/clk_div_syn_7.f1    19
#10       I_clk_25m_dup_1           GCLK               io                 I_clk_25m_syn_2.di                 1


Detailed IO Report

     Name       Direction    Location    IOStandard    DriveStrength    PullType    PackReg  
  I_clk_25m       INPUT         D7        LVCMOS18          N/A          PULLUP      NONE    
  I_jtag_tck      INPUT         C7        LVCMOS18          N/A          PULLUP      NONE    
  I_jtag_tdi      INPUT         D5        LVCMOS18          N/A          PULLUP      NONE    
  I_jtag_tms      INPUT         D6        LVCMOS18          N/A          PULLUP      NONE    
   I_rst_n        INPUT         J2        LVCMOS18          N/A          PULLUP      NONE    
  I_uart_rx       INPUT         G3        LVCMOS18          N/A          PULLUP      NONE    
  O_jtag_tdo     OUTPUT         C6        LVCMOS18           8            NONE       NONE    
    O_led0       OUTPUT         J5        LVCMOS18           8            NONE       NONE    
    O_led1       OUTPUT         H5        LVCMOS18           8            NONE       NONE    
    O_led2       OUTPUT         G4        LVCMOS18           8            NONE       NONE    
   O_pwm[7]      OUTPUT        B11        LVCMOS18           8            NONE       NONE    
   O_pwm[6]      OUTPUT        B10        LVCMOS18           8            NONE       NONE    
   O_pwm[5]      OUTPUT        A11        LVCMOS18           8            NONE       NONE    
   O_pwm[4]      OUTPUT        A10        LVCMOS18           8            NONE       NONE    
   O_pwm[3]      OUTPUT        F11        LVCMOS18           8            NONE       NONE    
   O_pwm[2]      OUTPUT        E11        LVCMOS18           8            NONE       NONE    
   O_pwm[1]      OUTPUT        C11        LVCMOS18           8            NONE       NONE    
   O_pwm[0]      OUTPUT        C10        LVCMOS18           8            NONE       NONE    
  O_uart_tx      OUTPUT         B9        LVCMOS18           8            NONE       NONE    
     sck         OUTPUT         L2        LVCMOS18           8            NONE       NONE    
     sda         OUTPUT         L4        LVCMOS18           8            NONE       NONE    

Report Hierarchy Area:
+--------------------------------------------------------------------------+
|Instance    |Module  |le     |lut     |ripple  |seq     |bram    |dsp     |
+--------------------------------------------------------------------------+
|top         |SF1_SOC |2050   |1331    |528     |965     |0       |0       |
|  u_SF1_MCU |SF1_MCU |0      |0       |0       |0       |0       |0       |
|  u_ahb_pwm |ahb_pwm |2050   |1331    |528     |965     |0       |0       |
|    pwm0    |counter |174    |111     |63      |41      |0       |0       |
|    pwm1    |counter |174    |111     |63      |48      |0       |0       |
|    pwm2    |counter |174    |111     |63      |48      |0       |0       |
|    pwm3    |counter |173    |110     |63      |44      |0       |0       |
|    pwm4    |counter |174    |111     |63      |48      |0       |0       |
|    pwm5    |counter |175    |112     |63      |49      |0       |0       |
|    pwm6    |counter |168    |105     |63      |43      |0       |0       |
|    pwm7    |counter |220    |133     |87      |49      |0       |0       |
|  u_pll     |pll     |0      |0       |0       |0       |0       |0       |
+--------------------------------------------------------------------------+


DataNet Average Fanout:

   Index     Fanout     Nets  
    #1          1       1736  
    #2          2       567   
    #3          3       326   
    #4          4        24   
    #5        5-10       33   
    #6        11-50      73   
    #7       51-100      1    
    #8       101-500     3    
  Average     2.35            

RUN-1002 : start command "export_db pwm_demo_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported flow parameters
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1002 : start command "export_bid pwm_demo_inst.bid"
RUN-1002 : start command "bitgen -bit pwm_demo.bit"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 8 threads.
BIT-1002 : Init instances completely, inst num: 1108
BIT-1002 : Init pips with 8 threads.
BIT-1002 : Init pips completely, net num: 2799, pip num: 22705
BIT-1002 : Init feedthrough with 8 threads.
BIT-1002 : Init feedthrough completely, num: 41
BIT-1003 : Multithreading accelaration with 8 threads.
BIT-1003 : Generate bitstream completely, there are 995 valid insts, and 67020 bits set as '1'.
BIT-1004 : Generate bits file pwm_demo.bit.
RUN-1003 : finish command "bitgen -bit pwm_demo.bit" in  3.012989s wall, 17.484375s user + 0.140625s system = 17.625000s CPU (585.0%)

RUN-1004 : used memory is 300 MB, reserved memory is 280 MB, peak memory is 447 MB
RUN-1002 : start command "backup_run_log run.log ../.logs/phy_1/td_20221009_200627.log"
RUN-1001 : Backing up run's log file succeed.
