/***************************************************************************
 *     Copyright (c) 1999-2012, Broadcom Corporation
 *     All Rights Reserved
 *     Confidential Property of Broadcom Corporation
 *
 *
 * THIS SOFTWARE MAY ONLY BE USED SUBJECT TO AN EXECUTED SOFTWARE LICENSE
 * AGREEMENT  BETWEEN THE USER AND BROADCOM.  YOU HAVE NO RIGHT TO USE OR
 * EXPLOIT THIS MATERIAL EXCEPT SUBJECT TO THE TERMS OF SUCH AN AGREEMENT.
 *
 * $brcm_Workfile: bchp_scpu_misb_bridge.h $
 * $brcm_Revision: Hydra_Software_Devel/1 $
 * $brcm_Date: 5/9/12 9:01a $
 *
 * Module Description:
 *                     DO NOT EDIT THIS FILE DIRECTLY
 *
 * This module was generated magically with RDB from a source description
 * file. You must edit the source file for changes to be made to this file.
 *
 *
 * Date:           Generated on         Wed May  9 08:36:44 2012
 *                 MD5 Checksum         d41d8cd98f00b204e9800998ecf8427e
 *
 * Compiled with:  RDB Utility          combo_header.pl
 *                 RDB Parser           3.0
 *                 unknown              unknown
 *                 Perl Interpreter     5.008008
 *                 Operating System     linux
 *
 * Revision History:
 *
 * $brcm_Log: /magnum/basemodules/chp/7435/rdb/b0/bchp_scpu_misb_bridge.h $
 * 
 * Hydra_Software_Devel/1   5/9/12 9:01a tdo
 * SW7435-40: Resync header files
 *
 ***************************************************************************/

#ifndef BCHP_SCPU_MISB_BRIDGE_H__
#define BCHP_SCPU_MISB_BRIDGE_H__

/***************************************************************************
 *SCPU_MISB_BRIDGE - SCPU_MISB_BRIDGE Registers
 ***************************************************************************/
#define BCHP_SCPU_MISB_BRIDGE_CORE_REV_ID        0x00308400 /* MISB Bridge Revision ID Register. */
#define BCHP_SCPU_MISB_BRIDGE_EXCEPTION_VECTOR_OFFSET 0x00308404 /* "Exception Vector Offset Address" */
#define BCHP_SCPU_MISB_BRIDGE_PROCESSOR_ID       0x00308408 /* Processor ID Register. */
#define BCHP_SCPU_MISB_BRIDGE_WG_MODE_N_TIMEOUT  0x0030840c /* Write Gathering Mode & Timeout. */
#define BCHP_SCPU_MISB_BRIDGE_MISB_SPLIT_MODE    0x00308410 /* MISB Split Mode */

/***************************************************************************
 *CORE_REV_ID - MISB Bridge Revision ID Register.
 ***************************************************************************/
/* SCPU_MISB_BRIDGE :: CORE_REV_ID :: reserved0 [31:16] */
#define BCHP_SCPU_MISB_BRIDGE_CORE_REV_ID_reserved0_MASK           0xffff0000
#define BCHP_SCPU_MISB_BRIDGE_CORE_REV_ID_reserved0_SHIFT          16

/* SCPU_MISB_BRIDGE :: CORE_REV_ID :: MAJOR [15:08] */
#define BCHP_SCPU_MISB_BRIDGE_CORE_REV_ID_MAJOR_MASK               0x0000ff00
#define BCHP_SCPU_MISB_BRIDGE_CORE_REV_ID_MAJOR_SHIFT              8
#define BCHP_SCPU_MISB_BRIDGE_CORE_REV_ID_MAJOR_DEFAULT            0x00000000

/* SCPU_MISB_BRIDGE :: CORE_REV_ID :: MINOR [07:00] */
#define BCHP_SCPU_MISB_BRIDGE_CORE_REV_ID_MINOR_MASK               0x000000ff
#define BCHP_SCPU_MISB_BRIDGE_CORE_REV_ID_MINOR_SHIFT              0
#define BCHP_SCPU_MISB_BRIDGE_CORE_REV_ID_MINOR_DEFAULT            0x00000004

/***************************************************************************
 *EXCEPTION_VECTOR_OFFSET - "Exception Vector Offset Address"
 ***************************************************************************/
/* SCPU_MISB_BRIDGE :: EXCEPTION_VECTOR_OFFSET :: ADDRS [31:00] */
#define BCHP_SCPU_MISB_BRIDGE_EXCEPTION_VECTOR_OFFSET_ADDRS_MASK   0xffffffff
#define BCHP_SCPU_MISB_BRIDGE_EXCEPTION_VECTOR_OFFSET_ADDRS_SHIFT  0
#define BCHP_SCPU_MISB_BRIDGE_EXCEPTION_VECTOR_OFFSET_ADDRS_DEFAULT 0x00000000

/***************************************************************************
 *PROCESSOR_ID - Processor ID Register.
 ***************************************************************************/
/* SCPU_MISB_BRIDGE :: PROCESSOR_ID :: reserved0 [31:08] */
#define BCHP_SCPU_MISB_BRIDGE_PROCESSOR_ID_reserved0_MASK          0xffffff00
#define BCHP_SCPU_MISB_BRIDGE_PROCESSOR_ID_reserved0_SHIFT         8

/* SCPU_MISB_BRIDGE :: PROCESSOR_ID :: ID [07:00] */
#define BCHP_SCPU_MISB_BRIDGE_PROCESSOR_ID_ID_MASK                 0x000000ff
#define BCHP_SCPU_MISB_BRIDGE_PROCESSOR_ID_ID_SHIFT                0

/***************************************************************************
 *WG_MODE_N_TIMEOUT - Write Gathering Mode & Timeout.
 ***************************************************************************/
/* SCPU_MISB_BRIDGE :: WG_MODE_N_TIMEOUT :: reserved0 [31:10] */
#define BCHP_SCPU_MISB_BRIDGE_WG_MODE_N_TIMEOUT_reserved0_MASK     0xfffffc00
#define BCHP_SCPU_MISB_BRIDGE_WG_MODE_N_TIMEOUT_reserved0_SHIFT    10

/* SCPU_MISB_BRIDGE :: WG_MODE_N_TIMEOUT :: MODE [09:08] */
#define BCHP_SCPU_MISB_BRIDGE_WG_MODE_N_TIMEOUT_MODE_MASK          0x00000300
#define BCHP_SCPU_MISB_BRIDGE_WG_MODE_N_TIMEOUT_MODE_SHIFT         8
#define BCHP_SCPU_MISB_BRIDGE_WG_MODE_N_TIMEOUT_MODE_DEFAULT       0x00000000
#define BCHP_SCPU_MISB_BRIDGE_WG_MODE_N_TIMEOUT_MODE_MODE_0        0
#define BCHP_SCPU_MISB_BRIDGE_WG_MODE_N_TIMEOUT_MODE_MODE_1        1
#define BCHP_SCPU_MISB_BRIDGE_WG_MODE_N_TIMEOUT_MODE_MODE_2        2

/* SCPU_MISB_BRIDGE :: WG_MODE_N_TIMEOUT :: TIMEOUT [07:00] */
#define BCHP_SCPU_MISB_BRIDGE_WG_MODE_N_TIMEOUT_TIMEOUT_MASK       0x000000ff
#define BCHP_SCPU_MISB_BRIDGE_WG_MODE_N_TIMEOUT_TIMEOUT_SHIFT      0
#define BCHP_SCPU_MISB_BRIDGE_WG_MODE_N_TIMEOUT_TIMEOUT_DEFAULT    0x00000064

/***************************************************************************
 *MISB_SPLIT_MODE - MISB Split Mode
 ***************************************************************************/
/* SCPU_MISB_BRIDGE :: MISB_SPLIT_MODE :: reserved0 [31:01] */
#define BCHP_SCPU_MISB_BRIDGE_MISB_SPLIT_MODE_reserved0_MASK       0xfffffffe
#define BCHP_SCPU_MISB_BRIDGE_MISB_SPLIT_MODE_reserved0_SHIFT      1

/* SCPU_MISB_BRIDGE :: MISB_SPLIT_MODE :: SPLIT_MODE [00:00] */
#define BCHP_SCPU_MISB_BRIDGE_MISB_SPLIT_MODE_SPLIT_MODE_MASK      0x00000001
#define BCHP_SCPU_MISB_BRIDGE_MISB_SPLIT_MODE_SPLIT_MODE_SHIFT     0
#define BCHP_SCPU_MISB_BRIDGE_MISB_SPLIT_MODE_SPLIT_MODE_DEFAULT   0x00000000
#define BCHP_SCPU_MISB_BRIDGE_MISB_SPLIT_MODE_SPLIT_MODE_ENABLE    1
#define BCHP_SCPU_MISB_BRIDGE_MISB_SPLIT_MODE_SPLIT_MODE_DISABLE   0

#endif /* #ifndef BCHP_SCPU_MISB_BRIDGE_H__ */

/* End of File */
