Project Informationc:\program files\max2work\20\fifolifokesh\fifolifokesh\cashmem.rpt

MAX+plus II Compiler Report File
Version 9.01 07/30/98
Compiled: 09/30/15 12:19:33

Copyright (C) 1988-1998 Altera Corporation
Any megafunction design, and related net list (encrypted or decrypted),
support information, device programming or simulation file, and any other
associated documentation or information provided by Altera or a partner
under Altera's Megafunction Partnership Program may be used only to
program PLD devices (but not masked PLD devices) from Altera.  Any other
use of such megafunction design, net list, support information, device
programming or simulation file, or any other related documentation or
information is prohibited for any other purpose, including, but not
limited to modification, reverse engineering, de-compiling, or use with
any other silicon devices, unless such use is explicitly licensed under
a separate agreement with Altera or a megafunction partner.  Title to
the intellectual property, including patents, copyrights, trademarks,
trade secrets, or maskworks, embodied in any such megafunction design,
net list, support information, device programming or simulation file, or
any other related documentation or information provided by Altera or a
megafunction partner, remains with Altera, the megafunction partner, or
their respective licensors.  No other licenses, including any licenses
needed under any third party's intellectual property, are provided herein.



***** Project compilation was successful




** DEVICE SUMMARY **

Chip/                     Input Output Bidir  Memory  Memory  			 LCs
POF       Device          Pins  Pins   Pins   Bits % Utilized  LCs  % Utilized

cashmem   EPF10K10LC84-3   20     20     0    0         0  %    199      34 %

User Pins:                 20     20     0  



Project Informationc:\program files\max2work\20\fifolifokesh\fifolifokesh\cashmem.rpt

** FILE HIERARCHY **



|mux8x8:2|
|mux8x8:2|aa5tri8:5|
|mux8x8:2|aa5tri8:6|
|mux8x8:2|aa5tri8:7|
|mux8x8:2|aa5tri8:8|
|mux8x8:2|aa5tri8:4|
|mux8x8:2|aa5tri8:3|
|mux8x8:2|aa5tri8:2|
|mux8x8:2|aa5tri8:1|
|mux8x8:2|deshifr8:35|
|shifr8:10|
|deshifr8ex:17|
|cashcellex:30|
|cashcellex:30|dff8:2|
|cashcellex:30|comp3:6|
|cashcellex:30|rs:13|
|cashcellex:30|dff3:15|
|cashcellex:29|
|cashcellex:29|dff8:2|
|cashcellex:29|comp3:6|
|cashcellex:29|rs:13|
|cashcellex:29|dff3:15|
|cashcellex:28|
|cashcellex:28|dff8:2|
|cashcellex:28|comp3:6|
|cashcellex:28|rs:13|
|cashcellex:28|dff3:15|
|cashcellex:27|
|cashcellex:27|dff8:2|
|cashcellex:27|comp3:6|
|cashcellex:27|rs:13|
|cashcellex:27|dff3:15|
|cashcellex:26|
|cashcellex:26|dff8:2|
|cashcellex:26|comp3:6|
|cashcellex:26|rs:13|
|cashcellex:26|dff3:15|
|cashcellex:25|
|cashcellex:25|dff8:2|
|cashcellex:25|comp3:6|
|cashcellex:25|rs:13|
|cashcellex:25|dff3:15|
|cashcellex:24|
|cashcellex:24|dff8:2|
|cashcellex:24|comp3:6|
|cashcellex:24|rs:13|
|cashcellex:24|dff3:15|
|cashcellex:23|
|cashcellex:23|dff8:2|
|cashcellex:23|comp3:6|
|cashcellex:23|rs:13|
|cashcellex:23|dff3:15|
|aa5_cut:32|
|mux3x2:38|


Device-Specific Information:c:\program files\max2work\20\fifolifokesh\fifolifokesh\cashmem.rpt
cashmem

***** Logic for device 'cashmem' compiled without errors.




Device: EPF10K10LC84-3

FLEX 10K Configuration Scheme: Passive Serial

Device Options:
    User-Supplied Start-Up Clock               = OFF
    Auto-Restart Configuration on Frame Error  = OFF
    Release Clears Before Tri-States           = OFF
    Enable Chip_Wide Reset                     = OFF
    Enable Chip-Wide Output Enable             = OFF
    Enable INIT_DONE Output                    = OFF
    JTAG User Code                             = 7f

                                                                         ^     
                                                                         C     
                      R  R  R  R                          R  R  R  R     O     
                      E  E  E  E                          E  E  E  E     N     
                      S  S  S  S  C  V  C              G  S  S  S  S     F     
                D  D  E  E  E  E  A  C  A     D     D  N  E  E  E  E     _  ^  
                A  A  R  R  R  R  D  C  D  T  A  T  A  D  R  R  R  R  #  D  n  
                T  T  V  V  V  V  D  I  D  A  T  A  T  I  V  V  V  V  T  O  C  
                A  A  E  E  E  E  R  N  R  G  A  G  A  N  E  E  E  E  C  N  E  
                7  1  D  D  D  D  1  T  0  1  5  2  0  T  D  D  D  D  K  E  O  
              -----------------------------------------------------------------_ 
            /  11 10  9  8  7  6  5  4  3  2  1 84 83 82 81 80 79 78 77 76 75   | 
    ^DATA0 | 12                                                              74 | #TDO 
     ^DCLK | 13                                                              73 | WR 
      ^nCE | 14                                                              72 | ERASE6 
      #TDI | 15                                                              71 | ERASE3 
    ERASE7 | 16                                                              70 | ERASE4 
    ERASE0 | 17                                                              69 | ERASE5 
    CADDR2 | 18                                                              68 | GNDINT 
        R3 | 19                                                              67 | ERASE1 
    VCCINT | 20                                                              66 | R1 
  RESERVED | 21                                                              65 | ERASE2 
  RESERVED | 22                        EPF10K10LC84-3                        64 | CASHOUT3 
        R2 | 23                                                              63 | VCCINT 
  RESERVED | 24                                                              62 | RESERVED 
  RESERVED | 25                                                              61 | CASHOUT2 
    GNDINT | 26                                                              60 | CASHOUT6 
  RESERVED | 27                                                              59 | CASHOUT5 
  CASHOUT7 | 28                                                              58 | CASHOUT0 
  CASHOUT1 | 29                                                              57 | #TMS 
  CASHOUT4 | 30                                                              56 | #nTRST 
    ^MSEL0 | 31                                                              55 | ^nSTATUS 
    ^MSEL1 | 32                                                              54 | R7 
           |_  33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53  _| 
             ------------------------------------------------------------------ 
                V  ^  R  R  R  R  H  V  G  D  D  T  V  G  D  D  R  R  R  R  R  
                C  n  0  E  5  4  i  C  N  A  A  A  C  N  A  A  6  E  E  E  E  
                C  C     S        t  C  D  T  T  G  C  D  T  T     S  S  S  S  
                I  O     E           I  I  A  A  0  I  I  A  A     E  E  E  E  
                N  N     R           N  N  3  4     N  N  2  6     R  R  R  R  
                T  F     V           T  T           T  T           V  V  V  V  
                   I     E                                         E  E  E  E  
                   G     D                                         D  D  D  D  
                                                                               
                                                                               


N.C. = Not Connected.
VCCINT = Dedicated power pin, which MUST be connected to VCC (5.0 volts).
VCCIO = Dedicated power pin, which MUST be connected to VCC (5.0 volts).
GNDINT = Dedicated ground pin or unused dedicated input, which MUST be connected to GND.
GNDIO = Dedicated ground pin, which MUST be connected to GND.
RESERVED = Unused I/O pin, which MUST be left unconnected.

^ = Dedicated configuration pin.
+ = Reserved configuration pin, which is tri-stated during user mode.
* = Reserved configuration pin, which drives out in user mode.
PDn = Power Down pin. 
@ = Special-purpose pin. 
# = JTAG Boundary-Scan Testing/In-System Programming or Configuration Pin. The JTAG inputs (TMS, TCK, TDI) should be tied to VCC when not in use.
& = JTAG pin used for I/O. When used as user I/O, JTAG pins must be kept stable before and during configuration.  JTAG pin stability prevents accidental loading of JTAG instructions.


Device-Specific Information:c:\program files\max2work\20\fifolifokesh\fifolifokesh\cashmem.rpt
cashmem

** RESOURCE USAGE **

Logic                Column       Row                                   
Array                Interconnect Interconnect         Clears/     External  
Block   Logic Cells  Driven       Driven       Clocks  Presets   Interconnect
A1       6/ 8( 75%)   2/ 8( 25%)   3/ 8( 37%)    0/2    0/2       9/22( 40%)   
A2       3/ 8( 37%)   2/ 8( 25%)   2/ 8( 25%)    0/2    0/2       4/22( 18%)   
A3       1/ 8( 12%)   1/ 8( 12%)   1/ 8( 12%)    0/2    0/2       2/22(  9%)   
A4       1/ 8( 12%)   1/ 8( 12%)   1/ 8( 12%)    0/2    0/2       4/22( 18%)   
A5       1/ 8( 12%)   1/ 8( 12%)   1/ 8( 12%)    0/2    0/2       3/22( 13%)   
A6       1/ 8( 12%)   1/ 8( 12%)   1/ 8( 12%)    0/2    0/2       3/22( 13%)   
A7       1/ 8( 12%)   1/ 8( 12%)   0/ 8(  0%)    0/2    0/2       3/22( 13%)   
A8       1/ 8( 12%)   1/ 8( 12%)   1/ 8( 12%)    0/2    0/2       2/22(  9%)   
A9       6/ 8( 75%)   1/ 8( 12%)   1/ 8( 12%)    1/2    0/2       7/22( 31%)   
A10      6/ 8( 75%)   1/ 8( 12%)   1/ 8( 12%)    1/2    0/2       7/22( 31%)   
A11      4/ 8( 50%)   1/ 8( 12%)   0/ 8(  0%)    0/2    0/2       1/22(  4%)   
A12      1/ 8( 12%)   1/ 8( 12%)   1/ 8( 12%)    0/2    0/2       3/22( 13%)   
A14      8/ 8(100%)   2/ 8( 25%)   2/ 8( 25%)    1/2    0/2       7/22( 31%)   
A15      8/ 8(100%)   2/ 8( 25%)   2/ 8( 25%)    1/2    0/2       7/22( 31%)   
A16      7/ 8( 87%)   2/ 8( 25%)   0/ 8(  0%)    2/2    0/2      13/22( 59%)   
A19      2/ 8( 25%)   1/ 8( 12%)   2/ 8( 25%)    0/2    0/2       3/22( 13%)   
A21      6/ 8( 75%)   1/ 8( 12%)   1/ 8( 12%)    1/2    0/2       7/22( 31%)   
A22      1/ 8( 12%)   1/ 8( 12%)   1/ 8( 12%)    0/2    0/2       2/22(  9%)   
A24      1/ 8( 12%)   0/ 8(  0%)   1/ 8( 12%)    1/2    0/2       2/22(  9%)   
B3       7/ 8( 87%)   2/ 8( 25%)   1/ 8( 12%)    2/2    0/2      12/22( 54%)   
B5       8/ 8(100%)   1/ 8( 12%)   1/ 8( 12%)    2/2    0/2       6/22( 27%)   
B7       1/ 8( 12%)   0/ 8(  0%)   1/ 8( 12%)    0/2    0/2       2/22(  9%)   
B8       8/ 8(100%)   1/ 8( 12%)   2/ 8( 25%)    2/2    0/2      10/22( 45%)   
B9       6/ 8( 75%)   1/ 8( 12%)   1/ 8( 12%)    2/2    0/2       9/22( 40%)   
B10      1/ 8( 12%)   0/ 8(  0%)   1/ 8( 12%)    0/2    0/2       3/22( 13%)   
B17      8/ 8(100%)   2/ 8( 25%)   0/ 8(  0%)    2/2    0/2      13/22( 59%)   
B18      8/ 8(100%)   2/ 8( 25%)   0/ 8(  0%)    2/2    0/2      10/22( 45%)   
B19      1/ 8( 12%)   0/ 8(  0%)   1/ 8( 12%)    0/2    0/2       2/22(  9%)   
B20      6/ 8( 75%)   1/ 8( 12%)   1/ 8( 12%)    1/2    0/2       7/22( 31%)   
B21      1/ 8( 12%)   0/ 8(  0%)   1/ 8( 12%)    1/2    0/2       2/22(  9%)   
B22      1/ 8( 12%)   0/ 8(  0%)   1/ 8( 12%)    1/2    0/2       2/22(  9%)   
B23      4/ 8( 50%)   1/ 8( 12%)   0/ 8(  0%)    2/2    0/2       8/22( 36%)   
B24      8/ 8(100%)   0/ 8(  0%)   4/ 8( 50%)    1/2    0/2       8/22( 36%)   
C1       1/ 8( 12%)   0/ 8(  0%)   1/ 8( 12%)    1/2    0/2       2/22(  9%)   
C2       1/ 8( 12%)   0/ 8(  0%)   1/ 8( 12%)    1/2    0/2       2/22(  9%)   
C4       7/ 8( 87%)   0/ 8(  0%)   2/ 8( 25%)    2/2    0/2      14/22( 63%)   
C5       1/ 8( 12%)   0/ 8(  0%)   1/ 8( 12%)    1/2    0/2       2/22(  9%)   
C6       1/ 8( 12%)   1/ 8( 12%)   1/ 8( 12%)    0/2    0/2       3/22( 13%)   
C7       6/ 8( 75%)   0/ 8(  0%)   2/ 8( 25%)    2/2    0/2       6/22( 27%)   
C8       1/ 8( 12%)   0/ 8(  0%)   1/ 8( 12%)    1/2    0/2       2/22(  9%)   
C9       4/ 8( 50%)   0/ 8(  0%)   1/ 8( 12%)    2/2    0/2       8/22( 36%)   
C10      6/ 8( 75%)   0/ 8(  0%)   1/ 8( 12%)    2/2    0/2      14/22( 63%)   
C11      1/ 8( 12%)   1/ 8( 12%)   1/ 8( 12%)    0/2    0/2       3/22( 13%)   
C12      1/ 8( 12%)   1/ 8( 12%)   1/ 8( 12%)    0/2    0/2       3/22( 13%)   
C13      8/ 8(100%)   0/ 8(  0%)   4/ 8( 50%)    1/2    0/2      14/22( 63%)   
C21      6/ 8( 75%)   0/ 8(  0%)   2/ 8( 25%)    2/2    0/2       6/22( 27%)   
C22      8/ 8(100%)   0/ 8(  0%)   2/ 8( 25%)    2/2    0/2      10/22( 45%)   
C23      6/ 8( 75%)   0/ 8(  0%)   2/ 8( 25%)    2/2    0/2       6/22( 27%)   
C24      8/ 8(100%)   0/ 8(  0%)   2/ 8( 25%)    2/2    0/2      10/22( 45%)   


Embedded             Column       Row                                   
Array     Embedded   Interconnect Interconnect         Read/      External  
Block     Cells      Driven       Driven       Clocks  Write    Interconnect


Total dedicated input pins used:                 6/6      (100%)
Total I/O pins used:                            34/53     ( 64%)
Total logic cells used:                        199/576    ( 34%)
Total embedded cells used:                       0/24     (  0%)
Total EABs used:                                 0/3      (  0%)
Average fan-in:                                 2.45/4    ( 61%)
Total fan-in:                                 489/2304    ( 21%)

Total input pins required:                      20
Total input I/O cell registers required:         0
Total output pins required:                     20
Total output I/O cell registers required:        0
Total buried I/O cell registers required:        0
Total bidirectional pins required:               0
Total reserved pins required                     0
Total logic cells required:                    199
Total flipflops required:                       88
Total packed registers required:                 0
Total logic cells in carry chains:               0
Total number of carry chains:                    0
Total logic cells in cascade chains:             0
Total number of cascade chains:                  0
Total single-pin Clock Enables required:         0
Total single-pin Output Enables required:        0

Synthesized logic cells:                        39/ 576   (  6%)

Logic Cell and Embedded Cell Counts

Column:  01  02  03  04  05  06  07  08  09  10  11  12  EA  13  14  15  16  17  18  19  20  21  22  23  24  Total(LC/EC)
 A:      6   3   1   1   1   1   1   1   6   6   4   1   0   0   8   8   7   0   0   2   0   6   1   0   1     65/0  
 B:      0   0   7   0   8   0   1   8   6   1   0   0   0   0   0   0   0   8   8   1   6   1   1   4   8     68/0  
 C:      1   1   0   7   1   1   6   1   4   6   1   1   0   8   0   0   0   0   0   0   0   6   8   6   8     66/0  

Total:   7   4   8   8  10   2   8  10  16  13   5   2   0   8   8   8   7   8   8   3   6  13  10  10  17    199/0  



Device-Specific Information:c:\program files\max2work\20\fifolifokesh\fifolifokesh\cashmem.rpt
cashmem

** INPUTS **

                                                    Fan-In    Fan-Out
 Pin     LC     EC   Row  Col  Primitive    Code      INP  FBK  OUT  FBK  Name
  83      -     -    -    13      INPUT                0    0    0    8  DATA0
  10      -     -    -    01      INPUT                0    0    0    8  DATA1
  47      -     -    -    14      INPUT                0    0    0    8  DATA2
  42      -     -    -    --      INPUT                0    0    0    8  DATA3
  43      -     -    -    --      INPUT                0    0    0    8  DATA4
   1      -     -    -    --      INPUT                0    0    0    8  DATA5
  48      -     -    -    15      INPUT                0    0    0    8  DATA6
  11      -     -    -    01      INPUT                0    0    0    8  DATA7
  17      -     -    A    --      INPUT                0    0    0    1  ERASE0
  67      -     -    B    --      INPUT                0    0    0    1  ERASE1
  65      -     -    B    --      INPUT                0    0    0    1  ERASE2
  71      -     -    A    --      INPUT                0    0    0    1  ERASE3
  70      -     -    A    --      INPUT                0    0    0    1  ERASE4
  69      -     -    A    --      INPUT                0    0    0    1  ERASE5
  72      -     -    A    --      INPUT                0    0    0    1  ERASE6
  16      -     -    A    --      INPUT                0    0    0    1  ERASE7
  44      -     -    -    --      INPUT                0    0    0   17  TAG0
   2      -     -    -    --      INPUT                0    0    0   17  TAG1
  84      -     -    -    --      INPUT                0    0    0   17  TAG2
  73      -     -    A    --      INPUT                0    0    0    4  WR


Code:

s = Synthesized pin or logic cell
+ = Synchronous flipflop
/ = Slow slew-rate output
! = NOT gate push-back
r = Fitter-inserted logic cell
@ = Uses single-pin Clock Enable
& = Uses single-pin Output Enable


Device-Specific Information:c:\program files\max2work\20\fifolifokesh\fifolifokesh\cashmem.rpt
cashmem

** OUTPUTS **

       Fed By Fed By                                Fan-In    Fan-Out
 Pin     LC     EC   Row  Col  Primitive    Code      INP  FBK  OUT  FBK  Name
   3      -     -    -    12     OUTPUT                0    1    0    0  CADDR0
   5      -     -    -    05     OUTPUT                0    1    0    0  CADDR1
  18      -     -    A    --     OUTPUT                0    1    0    0  CADDR2
  58      -     -    C    --     OUTPUT                0    1    0    0  CASHOUT0
  29      -     -    C    --     OUTPUT                0    1    0    0  CASHOUT1
  61      -     -    C    --     OUTPUT                0    1    0    0  CASHOUT2
  64      -     -    B    --     OUTPUT                0    1    0    0  CASHOUT3
  30      -     -    C    --     OUTPUT                0    1    0    0  CASHOUT4
  59      -     -    C    --     OUTPUT                0    1    0    0  CASHOUT5
  60      -     -    C    --     OUTPUT                0    1    0    0  CASHOUT6
  28      -     -    C    --     OUTPUT                0    1    0    0  CASHOUT7
  39      -     -    -    11     OUTPUT                0    1    0    0  Hit
  35      -     -    -    06     OUTPUT                0    1    0    0  R0
  66      -     -    B    --     OUTPUT                0    1    0    0  R1
  23      -     -    B    --     OUTPUT                0    1    0    0  R2
  19      -     -    A    --     OUTPUT                0    1    0    0  R3
  38      -     -    -    10     OUTPUT                0    1    0    0  R4
  37      -     -    -    09     OUTPUT                0    1    0    0  R5
  49      -     -    -    16     OUTPUT                0    1    0    0  R6
  54      -     -    -    21     OUTPUT                0    1    0    0  R7


Code:

s = Synthesized pin or logic cell
+ = Synchronous flipflop
/ = Slow slew-rate output
! = NOT gate push-back
r = Fitter-inserted logic cell
@ = Uses single-pin Clock Enable
& = Uses single-pin Output Enable


Device-Specific Information:c:\program files\max2work\20\fifolifokesh\fifolifokesh\cashmem.rpt
cashmem

** BURIED LOGIC **

                                                    Fan-In    Fan-Out
 IOC     LC     EC   Row  Col  Primitive    Code      INP  FBK  OUT  FBK  Name
   -      4     -    A    11      LCELL                0    1    0    1  |aa5_cut:32|:3
   -      1     -    A    11       AND2                0    2    1    0  |aa5_cut:32|Q (|aa5_cut:32|:4)
   -      3     -    A    11      LCELL                0    1    0    1  |aa5_cut:32|:5
   -      2     -    A    11      LCELL                0    1    0    1  |aa5_cut:32|:6
   -      5     -    B    05       DFFE                1    1    0    1  |cashcellex:23|dff3:15|Q0 (|cashcellex:23|dff3:15|:4)
   -      4     -    B    05       DFFE                1    1    0    1  |cashcellex:23|dff3:15|Q1 (|cashcellex:23|dff3:15|:5)
   -      3     -    B    05       DFFE                1    1    0    1  |cashcellex:23|dff3:15|Q2 (|cashcellex:23|dff3:15|:6)
   -      7     -    B    18       DFFE                1    1    0    1  |cashcellex:23|dff8:2|Q0 (|cashcellex:23|dff8:2|:1)
   -      5     -    B    09       DFFE                1    1    0    1  |cashcellex:23|dff8:2|Q1 (|cashcellex:23|dff8:2|:2)
   -      3     -    B    23       DFFE                1    1    0    1  |cashcellex:23|dff8:2|Q2 (|cashcellex:23|dff8:2|:3)
   -      2     -    B    21       DFFE                1    1    0    1  |cashcellex:23|dff8:2|Q3 (|cashcellex:23|dff8:2|:4)
   -      5     -    B    03       DFFE                1    1    0    1  |cashcellex:23|dff8:2|Q4 (|cashcellex:23|dff8:2|:5)
   -      2     -    B    22       DFFE                1    1    0    1  |cashcellex:23|dff8:2|Q5 (|cashcellex:23|dff8:2|:6)
   -      8     -    B    18       DFFE                1    1    0    1  |cashcellex:23|dff8:2|Q6 (|cashcellex:23|dff8:2|:7)
   -      7     -    B    08       DFFE                1    1    0    1  |cashcellex:23|dff8:2|Q7 (|cashcellex:23|dff8:2|:8)
   -      3     -    A    07        OR2        !       1    2    0    1  |cashcellex:23|rs:13|T (|cashcellex:23|rs:13|:7)
   -      8     -    B    05        OR2    s           2    2    0    1  |cashcellex:23|SUITS~1 (|cashcellex:23|~17~1)
   -      1     -    B    05        OR2        !       1    3    1    1  |cashcellex:23|SUITS (|cashcellex:23|:17)
   -      7     -    B    05       DFFE                1    1    0    1  |cashcellex:24|dff3:15|Q0 (|cashcellex:24|dff3:15|:4)
   -      6     -    B    05       DFFE                1    1    0    1  |cashcellex:24|dff3:15|Q1 (|cashcellex:24|dff3:15|:5)
   -      7     -    B    03       DFFE                1    1    0    1  |cashcellex:24|dff3:15|Q2 (|cashcellex:24|dff3:15|:6)
   -      8     -    B    24       DFFE                1    1    0    1  |cashcellex:24|dff8:2|Q0 (|cashcellex:24|dff8:2|:1)
   -      6     -    B    09       DFFE                1    1    0    1  |cashcellex:24|dff8:2|Q1 (|cashcellex:24|dff8:2|:2)
   -      7     -    B    24       DFFE                1    1    0    1  |cashcellex:24|dff8:2|Q2 (|cashcellex:24|dff8:2|:3)
   -      8     -    B    17       DFFE                1    1    0    1  |cashcellex:24|dff8:2|Q3 (|cashcellex:24|dff8:2|:4)
   -      6     -    B    03       DFFE                1    1    0    1  |cashcellex:24|dff8:2|Q4 (|cashcellex:24|dff8:2|:5)
   -      5     -    B    24       DFFE                1    1    0    1  |cashcellex:24|dff8:2|Q5 (|cashcellex:24|dff8:2|:6)
   -      3     -    B    24       DFFE                1    1    0    1  |cashcellex:24|dff8:2|Q6 (|cashcellex:24|dff8:2|:7)
   -      4     -    B    09       DFFE                1    1    0    1  |cashcellex:24|dff8:2|Q7 (|cashcellex:24|dff8:2|:8)
   -      4     -    B    03        OR2        !       1    2    0    1  |cashcellex:24|rs:13|T (|cashcellex:24|rs:13|:7)
   -      2     -    B    05        OR2    s           2    2    0    1  |cashcellex:24|SUITS~1 (|cashcellex:24|~17~1)
   -      3     -    B    03        OR2        !       1    3    1   11  |cashcellex:24|SUITS (|cashcellex:24|:17)
   -      4     -    B    20       DFFE                1    1    0    1  |cashcellex:25|dff3:15|Q0 (|cashcellex:25|dff3:15|:4)
   -      2     -    B    20       DFFE                1    1    0    1  |cashcellex:25|dff3:15|Q1 (|cashcellex:25|dff3:15|:5)
   -      1     -    B    20       DFFE                1    1    0    1  |cashcellex:25|dff3:15|Q2 (|cashcellex:25|dff3:15|:6)
   -      6     -    B    18       DFFE                1    1    0    1  |cashcellex:25|dff8:2|Q0 (|cashcellex:25|dff8:2|:1)
   -      6     -    B    08       DFFE                1    1    0    1  |cashcellex:25|dff8:2|Q1 (|cashcellex:25|dff8:2|:2)
   -      2     -    B    23       DFFE                1    1    0    1  |cashcellex:25|dff8:2|Q2 (|cashcellex:25|dff8:2|:3)
   -      7     -    B    17       DFFE                1    1    0    1  |cashcellex:25|dff8:2|Q3 (|cashcellex:25|dff8:2|:4)
   -      4     -    B    08       DFFE                1    1    0    1  |cashcellex:25|dff8:2|Q4 (|cashcellex:25|dff8:2|:5)
   -      6     -    B    17       DFFE                1    1    0    1  |cashcellex:25|dff8:2|Q5 (|cashcellex:25|dff8:2|:6)
   -      5     -    B    18       DFFE                1    1    0    1  |cashcellex:25|dff8:2|Q6 (|cashcellex:25|dff8:2|:7)
   -      3     -    B    08       DFFE                1    1    0    1  |cashcellex:25|dff8:2|Q7 (|cashcellex:25|dff8:2|:8)
   -      5     -    B    20        OR2        !       1    2    0    1  |cashcellex:25|rs:13|T (|cashcellex:25|rs:13|:7)
   -      6     -    B    20        OR2    s           2    2    0    1  |cashcellex:25|SUITS~1 (|cashcellex:25|~17~1)
   -      3     -    B    20        OR2        !       1    3    1   10  |cashcellex:25|SUITS (|cashcellex:25|:17)
   -      6     -    A    14       DFFE                1    1    0    1  |cashcellex:26|dff3:15|Q0 (|cashcellex:26|dff3:15|:4)
   -      5     -    A    14       DFFE                1    1    0    1  |cashcellex:26|dff3:15|Q1 (|cashcellex:26|dff3:15|:5)
   -      4     -    A    14       DFFE                1    1    0    1  |cashcellex:26|dff3:15|Q2 (|cashcellex:26|dff3:15|:6)
   -      8     -    C    13       DFFE                1    1    0    1  |cashcellex:26|dff8:2|Q0 (|cashcellex:26|dff8:2|:1)
   -      6     -    C    04       DFFE                1    1    0    1  |cashcellex:26|dff8:2|Q1 (|cashcellex:26|dff8:2|:2)
   -      6     -    C    13       DFFE                1    1    0    1  |cashcellex:26|dff8:2|Q2 (|cashcellex:26|dff8:2|:3)
   -      1     -    A    14       DFFE                1    1    0    1  |cashcellex:26|dff8:2|Q3 (|cashcellex:26|dff8:2|:4)
   -      4     -    C    10       DFFE                1    1    0    1  |cashcellex:26|dff8:2|Q4 (|cashcellex:26|dff8:2|:5)
   -      2     -    C    13       DFFE                1    1    0    1  |cashcellex:26|dff8:2|Q5 (|cashcellex:26|dff8:2|:6)
   -      1     -    C    13       DFFE                1    1    0    1  |cashcellex:26|dff8:2|Q6 (|cashcellex:26|dff8:2|:7)
   -      4     -    C    04       DFFE                1    1    0    1  |cashcellex:26|dff8:2|Q7 (|cashcellex:26|dff8:2|:8)
   -      2     -    A    14        OR2        !       1    2    0    1  |cashcellex:26|rs:13|T (|cashcellex:26|rs:13|:7)
   -      8     -    A    14        OR2    s           2    2    0    1  |cashcellex:26|SUITS~1 (|cashcellex:26|~17~1)
   -      7     -    A    14        OR2        !       1    3    1   10  |cashcellex:26|SUITS (|cashcellex:26|:17)
   -      2     -    A    10       DFFE                1    1    0    1  |cashcellex:27|dff3:15|Q0 (|cashcellex:27|dff3:15|:4)
   -      3     -    A    10       DFFE                1    1    0    1  |cashcellex:27|dff3:15|Q1 (|cashcellex:27|dff3:15|:5)
   -      6     -    A    10       DFFE                1    1    0    1  |cashcellex:27|dff3:15|Q2 (|cashcellex:27|dff3:15|:6)
   -      4     -    C    21       DFFE                1    1    0    1  |cashcellex:27|dff8:2|Q0 (|cashcellex:27|dff8:2|:1)
   -      4     -    C    07       DFFE                1    1    0    1  |cashcellex:27|dff8:2|Q1 (|cashcellex:27|dff8:2|:2)
   -      3     -    C    21       DFFE                1    1    0    1  |cashcellex:27|dff8:2|Q2 (|cashcellex:27|dff8:2|:3)
   -      1     -    A    24       DFFE                1    1    0    1  |cashcellex:27|dff8:2|Q3 (|cashcellex:27|dff8:2|:4)
   -      5     -    C    10       DFFE                1    1    0    1  |cashcellex:27|dff8:2|Q4 (|cashcellex:27|dff8:2|:5)
   -      4     -    C    23       DFFE                1    1    0    1  |cashcellex:27|dff8:2|Q5 (|cashcellex:27|dff8:2|:6)
   -      3     -    C    23       DFFE                1    1    0    1  |cashcellex:27|dff8:2|Q6 (|cashcellex:27|dff8:2|:7)
   -      2     -    C    07       DFFE                1    1    0    1  |cashcellex:27|dff8:2|Q7 (|cashcellex:27|dff8:2|:8)
   -      5     -    A    10        OR2        !       1    2    0    1  |cashcellex:27|rs:13|T (|cashcellex:27|rs:13|:7)
   -      4     -    A    10        OR2    s           2    2    0    1  |cashcellex:27|SUITS~1 (|cashcellex:27|~17~1)
   -      1     -    A    10        OR2        !       1    3    1    3  |cashcellex:27|SUITS (|cashcellex:27|:17)
   -      2     -    A    09       DFFE                1    1    0    1  |cashcellex:28|dff3:15|Q0 (|cashcellex:28|dff3:15|:4)
   -      3     -    A    09       DFFE                1    1    0    1  |cashcellex:28|dff3:15|Q1 (|cashcellex:28|dff3:15|:5)
   -      4     -    A    09       DFFE                1    1    0    1  |cashcellex:28|dff3:15|Q2 (|cashcellex:28|dff3:15|:6)
   -      6     -    C    21       DFFE                1    1    0    1  |cashcellex:28|dff8:2|Q0 (|cashcellex:28|dff8:2|:1)
   -      6     -    C    07       DFFE                1    1    0    1  |cashcellex:28|dff8:2|Q1 (|cashcellex:28|dff8:2|:2)
   -      5     -    C    21       DFFE                1    1    0    1  |cashcellex:28|dff8:2|Q2 (|cashcellex:28|dff8:2|:3)
   -      6     -    A    16       DFFE                1    1    0    1  |cashcellex:28|dff8:2|Q3 (|cashcellex:28|dff8:2|:4)
   -      4     -    C    01       DFFE                1    1    0    1  |cashcellex:28|dff8:2|Q4 (|cashcellex:28|dff8:2|:5)
   -      6     -    C    23       DFFE                1    1    0    1  |cashcellex:28|dff8:2|Q5 (|cashcellex:28|dff8:2|:6)
   -      5     -    C    23       DFFE                1    1    0    1  |cashcellex:28|dff8:2|Q6 (|cashcellex:28|dff8:2|:7)
   -      5     -    C    07       DFFE                1    1    0    1  |cashcellex:28|dff8:2|Q7 (|cashcellex:28|dff8:2|:8)
   -      6     -    A    09        OR2        !       1    2    0    1  |cashcellex:28|rs:13|T (|cashcellex:28|rs:13|:7)
   -      5     -    A    09        OR2    s           2    2    0    1  |cashcellex:28|SUITS~1 (|cashcellex:28|~17~1)
   -      1     -    A    09        OR2        !       1    3    1    3  |cashcellex:28|SUITS (|cashcellex:28|:17)
   -      8     -    A    15       DFFE                1    1    0    1  |cashcellex:29|dff3:15|Q0 (|cashcellex:29|dff3:15|:4)
   -      7     -    A    15       DFFE                1    1    0    1  |cashcellex:29|dff3:15|Q1 (|cashcellex:29|dff3:15|:5)
   -      6     -    A    15       DFFE                1    1    0    1  |cashcellex:29|dff3:15|Q2 (|cashcellex:29|dff3:15|:6)
   -      8     -    C    22       DFFE                1    1    0    1  |cashcellex:29|dff8:2|Q0 (|cashcellex:29|dff8:2|:1)
   -      4     -    C    09       DFFE                1    1    0    1  |cashcellex:29|dff8:2|Q1 (|cashcellex:29|dff8:2|:2)
   -      6     -    C    24       DFFE                1    1    0    1  |cashcellex:29|dff8:2|Q2 (|cashcellex:29|dff8:2|:3)
   -      1     -    A    15       DFFE                1    1    0    1  |cashcellex:29|dff8:2|Q3 (|cashcellex:29|dff8:2|:4)
   -      1     -    C    02       DFFE                1    1    0    1  |cashcellex:29|dff8:2|Q4 (|cashcellex:29|dff8:2|:5)
   -      6     -    C    22       DFFE                1    1    0    1  |cashcellex:29|dff8:2|Q5 (|cashcellex:29|dff8:2|:6)
   -      5     -    C    24       DFFE                1    1    0    1  |cashcellex:29|dff8:2|Q6 (|cashcellex:29|dff8:2|:7)
   -      2     -    C    08       DFFE                1    1    0    1  |cashcellex:29|dff8:2|Q7 (|cashcellex:29|dff8:2|:8)
   -      5     -    A    15        OR2        !       1    2    0    1  |cashcellex:29|rs:13|T (|cashcellex:29|rs:13|:7)
   -      4     -    A    15        OR2    s           2    2    0    1  |cashcellex:29|SUITS~1 (|cashcellex:29|~17~1)
   -      2     -    A    15        OR2        !       1    3    1    3  |cashcellex:29|SUITS (|cashcellex:29|:17)
   -      4     -    A    21       DFFE                1    1    0    1  |cashcellex:30|dff3:15|Q0 (|cashcellex:30|dff3:15|:4)
   -      3     -    A    21       DFFE                1    1    0    1  |cashcellex:30|dff3:15|Q1 (|cashcellex:30|dff3:15|:5)
   -      1     -    A    21       DFFE                1    1    0    1  |cashcellex:30|dff3:15|Q2 (|cashcellex:30|dff3:15|:6)
   -      5     -    C    22       DFFE                1    1    0    1  |cashcellex:30|dff8:2|Q0 (|cashcellex:30|dff8:2|:1)
   -      3     -    C    09       DFFE                1    1    0    1  |cashcellex:30|dff8:2|Q1 (|cashcellex:30|dff8:2|:2)
   -      4     -    C    24       DFFE                1    1    0    1  |cashcellex:30|dff8:2|Q2 (|cashcellex:30|dff8:2|:3)
   -      4     -    A    16       DFFE                1    1    0    1  |cashcellex:30|dff8:2|Q3 (|cashcellex:30|dff8:2|:4)
   -      1     -    C    05       DFFE                1    1    0    1  |cashcellex:30|dff8:2|Q4 (|cashcellex:30|dff8:2|:5)
   -      7     -    C    22       DFFE                1    1    0    1  |cashcellex:30|dff8:2|Q5 (|cashcellex:30|dff8:2|:6)
   -      7     -    C    24       DFFE                1    1    0    1  |cashcellex:30|dff8:2|Q6 (|cashcellex:30|dff8:2|:7)
   -      7     -    C    04       DFFE                1    1    0    1  |cashcellex:30|dff8:2|Q7 (|cashcellex:30|dff8:2|:8)
   -      6     -    A    21        OR2        !       1    2    0    1  |cashcellex:30|rs:13|T (|cashcellex:30|rs:13|:7)
   -      5     -    A    21        OR2    s           2    2    0    1  |cashcellex:30|SUITS~1 (|cashcellex:30|~17~1)
   -      2     -    A    21        OR2        !       1    3    1    3  |cashcellex:30|SUITS (|cashcellex:30|:17)
   -      1     -    A    02       AND2    s           1    2    0    4  |deshifr8ex:17|F0~1 (|deshifr8ex:17|~42~1)
   -      3     -    A    02       AND2                0    2    0   11  |deshifr8ex:17|F0 (|deshifr8ex:17|:42)
   -      2     -    B    07       AND2                0    2    0   11  |deshifr8ex:17|F1 (|deshifr8ex:17|:43)
   -      5     -    A    19       AND2    s           1    2    0    4  |deshifr8ex:17|F2~1 (|deshifr8ex:17|~44~1)
   -      4     -    B    19       AND2                0    2    0   11  |deshifr8ex:17|F2 (|deshifr8ex:17|:44)
   -      3     -    A    14       AND2                0    2    0   11  |deshifr8ex:17|F3 (|deshifr8ex:17|:45)
   -      1     -    A    19       AND2    s           1    2    0    4  |deshifr8ex:17|F7~1 (|deshifr8ex:17|~47~1)
   -      1     -    A    22       AND2                0    2    0   11  |deshifr8ex:17|F7 (|deshifr8ex:17|:47)
   -      3     -    A    15       AND2                0    2    0   11  |deshifr8ex:17|F6 (|deshifr8ex:17|:48)
   -      2     -    A    02       AND2    s           1    2    0    4  |deshifr8ex:17|F5~1 (|deshifr8ex:17|~49~1)
   -      1     -    A    03       AND2                0    2    0   11  |deshifr8ex:17|F5 (|deshifr8ex:17|:49)
   -      6     -    A    08       AND2                0    2    0   11  |deshifr8ex:17|F4 (|deshifr8ex:17|:50)
   -      2     -    A    12        OR2                1    2    1    4  |mux3x2:38|Q0 (|mux3x2:38|:23)
   -      2     -    A    05        OR2                1    2    1    4  |mux3x2:38|Q1 (|mux3x2:38|:28)
   -      8     -    A    06        OR2                1    2    1   16  |mux3x2:38|Q2 (|mux3x2:38|:32)
   -      1     -    B    24       AND2                0    4    0    1  |mux8x8:2|aa5tri8:2|Q0 (|mux8x8:2|aa5tri8:2|:5)
   -      3     -    B    09       AND2                0    4    0    1  |mux8x8:2|aa5tri8:2|Q1 (|mux8x8:2|aa5tri8:2|:6)
   -      2     -    B    24       AND2                0    4    0    1  |mux8x8:2|aa5tri8:2|Q2 (|mux8x8:2|aa5tri8:2|:7)
   -      1     -    B    17       AND2                0    4    0    1  |mux8x8:2|aa5tri8:2|Q3 (|mux8x8:2|aa5tri8:2|:8)
   -      1     -    B    09       AND2                0    4    0    1  |mux8x8:2|aa5tri8:2|Q7 (|mux8x8:2|aa5tri8:2|:9)
   -      4     -    B    24       AND2                0    4    0    1  |mux8x8:2|aa5tri8:2|Q6 (|mux8x8:2|aa5tri8:2|:10)
   -      6     -    B    24       AND2                0    4    0    1  |mux8x8:2|aa5tri8:2|Q5 (|mux8x8:2|aa5tri8:2|:11)
   -      1     -    B    03       AND2                0    4    0    1  |mux8x8:2|aa5tri8:2|Q4 (|mux8x8:2|aa5tri8:2|:12)
   -      4     -    B    18       AND2                0    4    0    1  |mux8x8:2|aa5tri8:3|Q0 (|mux8x8:2|aa5tri8:3|:5)
   -      1     -    B    08       AND2                0    4    0    1  |mux8x8:2|aa5tri8:3|Q1 (|mux8x8:2|aa5tri8:3|:6)
   -      1     -    B    23       AND2                0    4    0    1  |mux8x8:2|aa5tri8:3|Q2 (|mux8x8:2|aa5tri8:3|:7)
   -      5     -    B    17       AND2                0    4    0    1  |mux8x8:2|aa5tri8:3|Q3 (|mux8x8:2|aa5tri8:3|:8)
   -      2     -    B    08       AND2                0    4    0    1  |mux8x8:2|aa5tri8:3|Q7 (|mux8x8:2|aa5tri8:3|:9)
   -      3     -    B    18       AND2                0    4    0    1  |mux8x8:2|aa5tri8:3|Q6 (|mux8x8:2|aa5tri8:3|:10)
   -      4     -    B    17       AND2                0    4    0    1  |mux8x8:2|aa5tri8:3|Q5 (|mux8x8:2|aa5tri8:3|:11)
   -      5     -    B    08       AND2                0    4    0    1  |mux8x8:2|aa5tri8:3|Q4 (|mux8x8:2|aa5tri8:3|:12)
   -      4     -    C    22       AND2                0    4    0    1  |mux8x8:2|aa5tri8:6|Q0 (|mux8x8:2|aa5tri8:6|:5)
   -      2     -    C    09       AND2                0    4    0    1  |mux8x8:2|aa5tri8:6|Q1 (|mux8x8:2|aa5tri8:6|:6)
   -      2     -    C    24       AND2                0    4    0    1  |mux8x8:2|aa5tri8:6|Q2 (|mux8x8:2|aa5tri8:6|:7)
   -      3     -    A    16       AND2                0    4    0    1  |mux8x8:2|aa5tri8:6|Q3 (|mux8x8:2|aa5tri8:6|:8)
   -      1     -    C    04       AND2                0    4    0    1  |mux8x8:2|aa5tri8:6|Q7 (|mux8x8:2|aa5tri8:6|:9)
   -      3     -    C    24       AND2                0    4    0    1  |mux8x8:2|aa5tri8:6|Q6 (|mux8x8:2|aa5tri8:6|:10)
   -      3     -    C    22       AND2                0    4    0    1  |mux8x8:2|aa5tri8:6|Q5 (|mux8x8:2|aa5tri8:6|:11)
   -      1     -    C    10       AND2                0    4    0    1  |mux8x8:2|aa5tri8:6|Q4 (|mux8x8:2|aa5tri8:6|:12)
   -      1     -    B    10       AND2                0    3    0    8  |mux8x8:2|deshifr8:35|F0 (|mux8x8:2|deshifr8:35|:25)
   -      2     -    C    11       AND2                0    3    0    8  |mux8x8:2|deshifr8:35|F3 (|mux8x8:2|deshifr8:35|:28)
   -      1     -    C    12       AND2                0    3    0    8  |mux8x8:2|deshifr8:35|F4 (|mux8x8:2|deshifr8:35|:29)
   -      5     -    A    16       AND2                0    3    0    8  |mux8x8:2|deshifr8:35|F5 (|mux8x8:2|deshifr8:35|:30)
   -      1     -    C    06       AND2                0    3    0    8  |mux8x8:2|deshifr8:35|F7 (|mux8x8:2|deshifr8:35|:32)
   -      1     -    C    07        OR2    s           0    4    0    1  |mux8x8:2|QOUT1~1 (|mux8x8:2|~22~1)
   -      1     -    C    09        OR2    s           0    4    0    1  |mux8x8:2|QOUT1~2 (|mux8x8:2|~22~2)
   -      2     -    B    09        OR2    s           0    4    0    1  |mux8x8:2|QOUT1~3 (|mux8x8:2|~22~3)
   -      5     -    C    04        OR2                0    4    1    0  |mux8x8:2|QOUT1 (|mux8x8:2|:22)
   -      2     -    C    21        OR2    s           0    4    0    1  |mux8x8:2|QOUT0~1 (|mux8x8:2|~23~1)
   -      1     -    C    22        OR2    s           0    4    0    1  |mux8x8:2|QOUT0~2 (|mux8x8:2|~23~2)
   -      1     -    B    18        OR2    s           0    4    0    1  |mux8x8:2|QOUT0~3 (|mux8x8:2|~23~3)
   -      7     -    C    13        OR2                0    4    1    0  |mux8x8:2|QOUT0 (|mux8x8:2|:23)
   -      2     -    A    16        OR2    s           0    4    0    1  |mux8x8:2|QOUT3~1 (|mux8x8:2|~24~1)
   -      1     -    A    16        OR2    s           0    4    0    1  |mux8x8:2|QOUT3~2 (|mux8x8:2|~24~2)
   -      2     -    B    17        OR2    s           0    4    0    1  |mux8x8:2|QOUT3~3 (|mux8x8:2|~24~3)
   -      7     -    A    16        OR2                0    4    1    0  |mux8x8:2|QOUT3 (|mux8x8:2|:24)
   -      1     -    C    21        OR2    s           0    4    0    1  |mux8x8:2|QOUT2~1 (|mux8x8:2|~25~1)
   -      8     -    C    24        OR2    s           0    4    0    1  |mux8x8:2|QOUT2~2 (|mux8x8:2|~25~2)
   -      7     -    B    23        OR2    s           0    4    0    1  |mux8x8:2|QOUT2~3 (|mux8x8:2|~25~3)
   -      3     -    C    13        OR2                0    4    1    0  |mux8x8:2|QOUT2 (|mux8x8:2|:25)
   -      3     -    C    07        OR2    s           0    4    0    1  |mux8x8:2|QOUT7~1 (|mux8x8:2|~26~1)
   -      3     -    C    04        OR2    s           0    4    0    1  |mux8x8:2|QOUT7~2 (|mux8x8:2|~26~2)
   -      8     -    B    08        OR2    s           0    4    0    1  |mux8x8:2|QOUT7~3 (|mux8x8:2|~26~3)
   -      2     -    C    04        OR2                0    4    1    0  |mux8x8:2|QOUT7 (|mux8x8:2|:26)
   -      2     -    C    23        OR2    s           0    4    0    1  |mux8x8:2|QOUT6~1 (|mux8x8:2|~27~1)
   -      1     -    C    24        OR2    s           0    4    0    1  |mux8x8:2|QOUT6~2 (|mux8x8:2|~27~2)
   -      2     -    B    18        OR2    s           0    4    0    1  |mux8x8:2|QOUT6~3 (|mux8x8:2|~27~3)
   -      4     -    C    13        OR2                0    4    1    0  |mux8x8:2|QOUT6 (|mux8x8:2|:27)
   -      1     -    C    23        OR2    s           0    4    0    1  |mux8x8:2|QOUT5~1 (|mux8x8:2|~28~1)
   -      2     -    C    22        OR2    s           0    4    0    1  |mux8x8:2|QOUT5~2 (|mux8x8:2|~28~2)
   -      3     -    B    17        OR2    s           0    4    0    1  |mux8x8:2|QOUT5~3 (|mux8x8:2|~28~3)
   -      5     -    C    13        OR2                0    4    1    0  |mux8x8:2|QOUT5 (|mux8x8:2|:28)
   -      2     -    C    10        OR2    s           0    4    0    1  |mux8x8:2|QOUT4~1 (|mux8x8:2|~29~1)
   -      3     -    C    10        OR2    s           0    4    0    1  |mux8x8:2|QOUT4~2 (|mux8x8:2|~29~2)
   -      2     -    B    03        OR2    s           0    4    0    1  |mux8x8:2|QOUT4~3 (|mux8x8:2|~29~3)
   -      6     -    C    10        OR2                0    4    1    0  |mux8x8:2|QOUT4 (|mux8x8:2|:29)
   -      4     -    A    01        OR2    s   !       0    4    0    1  |shifr8:10|A0~1 (|shifr8:10|~26~1)
   -      1     -    A    01        OR2                0    4    0   13  |shifr8:10|A0 (|shifr8:10|:26)
   -      5     -    A    01        OR2    s   !       0    2    0    2  |shifr8:10|A1~1 (|shifr8:10|~27~1)
   -      6     -    A    01       AND2    s           0    2    0    1  |shifr8:10|A1~2 (|shifr8:10|~27~2)
   -      2     -    A    01        OR2                0    4    0   22  |shifr8:10|A1 (|shifr8:10|:27)
   -      1     -    A    04        OR2                0    4    0   31  |shifr8:10|A2 (|shifr8:10|:28)
   -      3     -    A    01        OR2                0    4    0    5  :39


Code:

s = Synthesized pin or logic cell
+ = Synchronous flipflop
/ = Slow slew-rate output
! = NOT gate push-back
r = Fitter-inserted logic cell
p = Packed register


Device-Specific Information:c:\program files\max2work\20\fifolifokesh\fifolifokesh\cashmem.rpt
cashmem

** FASTTRACK INTERCONNECT UTILIZATION **

Row FastTrack Interconnect:

          Global         Left Half-      Right Half-
         FastTrack       FastTrack       FastTrack 
Row     Interconnect    Interconnect    Interconnect    Input Pins     Output Pins     Bidir Pins
A:      22/ 96( 22%)     7/ 48( 14%)     7/ 48( 14%)    7/16( 43%)      2/16( 12%)     0/16(  0%)
B:      12/ 96( 12%)     8/ 48( 16%)    11/ 48( 22%)    2/16( 12%)      3/16( 18%)     0/16(  0%)
C:      12/ 96( 12%)    15/ 48( 31%)    19/ 48( 39%)    0/16(  0%)      7/16( 43%)     0/16(  0%)


Column FastTrack Interconnect:

         FastTrack                                 
Column  Interconnect    Input Pins     Output Pins     Bidir Pins
01:      4/24( 16%)     2/4( 50%)      0/4(  0%)       0/4(  0%)
02:      2/24(  8%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
03:      1/24(  4%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
04:      3/24( 12%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
05:      2/24(  8%)     0/4(  0%)      1/4( 25%)       0/4(  0%)
06:      2/24(  8%)     0/4(  0%)      1/4( 25%)       0/4(  0%)
07:      2/24(  8%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
08:      1/24(  4%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
09:      2/24(  8%)     0/4(  0%)      1/4( 25%)       0/4(  0%)
10:      1/24(  4%)     0/4(  0%)      1/4( 25%)       0/4(  0%)
11:      2/24(  8%)     0/4(  0%)      1/4( 25%)       0/4(  0%)
12:      2/24(  8%)     0/4(  0%)      1/4( 25%)       0/4(  0%)
13:      2/24(  8%)     1/4( 25%)      0/4(  0%)       0/4(  0%)
14:      2/24(  8%)     1/4( 25%)      0/4(  0%)       0/4(  0%)
15:      2/24(  8%)     1/4( 25%)      0/4(  0%)       0/4(  0%)
16:      3/24( 12%)     0/4(  0%)      1/4( 25%)       0/4(  0%)
17:      2/24(  8%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
18:      2/24(  8%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
19:      2/24(  8%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
20:      0/24(  0%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
21:      1/24(  4%)     0/4(  0%)      1/4( 25%)       0/4(  0%)
22:      1/24(  4%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
23:      0/24(  0%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
24:      1/24(  4%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
EA:      0/24(  0%)     0/4(  0%)      0/4(  0%)       0/4(  0%)


Device-Specific Information:c:\program files\max2work\20\fifolifokesh\fifolifokesh\cashmem.rpt
cashmem

** CLOCK SIGNALS **

Type     Fan-out       Name
LCELL       11         |deshifr8ex:17|F0
LCELL       11         |deshifr8ex:17|F1
LCELL       11         |deshifr8ex:17|F2
LCELL       11         |deshifr8ex:17|F3
LCELL       11         |deshifr8ex:17|F7
LCELL       11         |deshifr8ex:17|F6
LCELL       11         |deshifr8ex:17|F5
LCELL       11         |deshifr8ex:17|F4


Device-Specific Information:c:\program files\max2work\20\fifolifokesh\fifolifokesh\cashmem.rpt
cashmem

** EQUATIONS **

DATA0    : INPUT;
DATA1    : INPUT;
DATA2    : INPUT;
DATA3    : INPUT;
DATA4    : INPUT;
DATA5    : INPUT;
DATA6    : INPUT;
DATA7    : INPUT;
ERASE0   : INPUT;
ERASE1   : INPUT;
ERASE2   : INPUT;
ERASE3   : INPUT;
ERASE4   : INPUT;
ERASE5   : INPUT;
ERASE6   : INPUT;
ERASE7   : INPUT;
TAG0     : INPUT;
TAG1     : INPUT;
TAG2     : INPUT;
WR       : INPUT;

-- Node name is 'CADDR0' 
-- Equation name is 'CADDR0', type is output 
CADDR0   =  _LC2_A12;

-- Node name is 'CADDR1' 
-- Equation name is 'CADDR1', type is output 
CADDR1   =  _LC2_A5;

-- Node name is 'CADDR2' 
-- Equation name is 'CADDR2', type is output 
CADDR2   =  _LC8_A6;

-- Node name is 'CASHOUT0' 
-- Equation name is 'CASHOUT0', type is output 
CASHOUT0 =  _LC7_C13;

-- Node name is 'CASHOUT1' 
-- Equation name is 'CASHOUT1', type is output 
CASHOUT1 =  _LC5_C4;

-- Node name is 'CASHOUT2' 
-- Equation name is 'CASHOUT2', type is output 
CASHOUT2 =  _LC3_C13;

-- Node name is 'CASHOUT3' 
-- Equation name is 'CASHOUT3', type is output 
CASHOUT3 =  _LC7_A16;

-- Node name is 'CASHOUT4' 
-- Equation name is 'CASHOUT4', type is output 
CASHOUT4 =  _LC6_C10;

-- Node name is 'CASHOUT5' 
-- Equation name is 'CASHOUT5', type is output 
CASHOUT5 =  _LC5_C13;

-- Node name is 'CASHOUT6' 
-- Equation name is 'CASHOUT6', type is output 
CASHOUT6 =  _LC4_C13;

-- Node name is 'CASHOUT7' 
-- Equation name is 'CASHOUT7', type is output 
CASHOUT7 =  _LC2_C4;

-- Node name is 'Hit' 
-- Equation name is 'Hit', type is output 
Hit      =  _LC1_A11;

-- Node name is 'R0' 
-- Equation name is 'R0', type is output 
R0       =  _LC1_B5;

-- Node name is 'R1' 
-- Equation name is 'R1', type is output 
R1       =  _LC3_B3;

-- Node name is 'R2' 
-- Equation name is 'R2', type is output 
R2       =  _LC3_B20;

-- Node name is 'R3' 
-- Equation name is 'R3', type is output 
R3       =  _LC7_A14;

-- Node name is 'R4' 
-- Equation name is 'R4', type is output 
R4       =  _LC1_A10;

-- Node name is 'R5' 
-- Equation name is 'R5', type is output 
R5       =  _LC1_A9;

-- Node name is 'R6' 
-- Equation name is 'R6', type is output 
R6       =  _LC2_A15;

-- Node name is 'R7' 
-- Equation name is 'R7', type is output 
R7       =  _LC2_A21;

-- Node name is '|aa5_cut:32|:4' = '|aa5_cut:32|Q' 
-- Equation name is '_LC1_A11', type is buried 
_LC1_A11 = LCELL( _EQ001);
  _EQ001 =  _LC2_A11 &  _LC3_A1;

-- Node name is '|aa5_cut:32|:3' 
-- Equation name is '_LC4_A11', type is buried 
_LC4_A11 = LCELL( _LC3_A1);

-- Node name is '|aa5_cut:32|:5' 
-- Equation name is '_LC3_A11', type is buried 
_LC3_A11 = LCELL( _LC4_A11);

-- Node name is '|aa5_cut:32|:6' 
-- Equation name is '_LC2_A11', type is buried 
_LC2_A11 = LCELL( _LC3_A11);

-- Node name is '|cashcellex:23|dff3:15|:4' = '|cashcellex:23|dff3:15|Q0' 
-- Equation name is '_LC5_B5', type is buried 
_LC5_B5  = DFFE( TAG0,  _LC3_A2,  VCC,  VCC,  VCC);

-- Node name is '|cashcellex:23|dff3:15|:5' = '|cashcellex:23|dff3:15|Q1' 
-- Equation name is '_LC4_B5', type is buried 
_LC4_B5  = DFFE( TAG1,  _LC3_A2,  VCC,  VCC,  VCC);

-- Node name is '|cashcellex:23|dff3:15|:6' = '|cashcellex:23|dff3:15|Q2' 
-- Equation name is '_LC3_B5', type is buried 
_LC3_B5  = DFFE( TAG2,  _LC3_A2,  VCC,  VCC,  VCC);

-- Node name is '|cashcellex:23|dff8:2|:1' = '|cashcellex:23|dff8:2|Q0' 
-- Equation name is '_LC7_B18', type is buried 
_LC7_B18 = DFFE( DATA0,  _LC3_A2,  VCC,  VCC,  VCC);

-- Node name is '|cashcellex:23|dff8:2|:2' = '|cashcellex:23|dff8:2|Q1' 
-- Equation name is '_LC5_B9', type is buried 
_LC5_B9  = DFFE( DATA1,  _LC3_A2,  VCC,  VCC,  VCC);

-- Node name is '|cashcellex:23|dff8:2|:3' = '|cashcellex:23|dff8:2|Q2' 
-- Equation name is '_LC3_B23', type is buried 
_LC3_B23 = DFFE( DATA2,  _LC3_A2,  VCC,  VCC,  VCC);

-- Node name is '|cashcellex:23|dff8:2|:4' = '|cashcellex:23|dff8:2|Q3' 
-- Equation name is '_LC2_B21', type is buried 
_LC2_B21 = DFFE( DATA3,  _LC3_A2,  VCC,  VCC,  VCC);

-- Node name is '|cashcellex:23|dff8:2|:5' = '|cashcellex:23|dff8:2|Q4' 
-- Equation name is '_LC5_B3', type is buried 
_LC5_B3  = DFFE( DATA4,  _LC3_A2,  VCC,  VCC,  VCC);

-- Node name is '|cashcellex:23|dff8:2|:6' = '|cashcellex:23|dff8:2|Q5' 
-- Equation name is '_LC2_B22', type is buried 
_LC2_B22 = DFFE( DATA5,  _LC3_A2,  VCC,  VCC,  VCC);

-- Node name is '|cashcellex:23|dff8:2|:7' = '|cashcellex:23|dff8:2|Q6' 
-- Equation name is '_LC8_B18', type is buried 
_LC8_B18 = DFFE( DATA6,  _LC3_A2,  VCC,  VCC,  VCC);

-- Node name is '|cashcellex:23|dff8:2|:8' = '|cashcellex:23|dff8:2|Q7' 
-- Equation name is '_LC7_B8', type is buried 
_LC7_B8  = DFFE( DATA7,  _LC3_A2,  VCC,  VCC,  VCC);

-- Node name is '|cashcellex:23|rs:13|:7' = '|cashcellex:23|rs:13|T' 
-- Equation name is '_LC3_A7', type is buried 
!_LC3_A7 = _LC3_A7~NOT;
_LC3_A7~NOT = LCELL( _EQ002);
  _EQ002 = !_LC3_A7 &  _LC8_A6
         # !_LC1_A2 & !_LC3_A7
         #  ERASE0 &  _LC8_A6
         #  ERASE0 & !_LC1_A2;

-- Node name is '|cashcellex:23|:17' = '|cashcellex:23|SUITS' 
-- Equation name is '_LC1_B5', type is buried 
!_LC1_B5 = _LC1_B5~NOT;
_LC1_B5~NOT = LCELL( _EQ003);
  _EQ003 = !_LC3_A7
         #  _LC8_B5
         # !_LC3_B5 &  TAG2
         #  _LC3_B5 & !TAG2;

-- Node name is '|cashcellex:23|~17~1' = '|cashcellex:23|SUITS~1' 
-- Equation name is '_LC8_B5', type is buried 
-- synthesized logic cell 
_LC8_B5  = LCELL( _EQ004);
  _EQ004 = !_LC4_B5 &  TAG1
         #  _LC4_B5 & !TAG1
         # !_LC5_B5 &  TAG0
         #  _LC5_B5 & !TAG0;

-- Node name is '|cashcellex:24|dff3:15|:4' = '|cashcellex:24|dff3:15|Q0' 
-- Equation name is '_LC7_B5', type is buried 
_LC7_B5  = DFFE( TAG0,  _LC2_B7,  VCC,  VCC,  VCC);

-- Node name is '|cashcellex:24|dff3:15|:5' = '|cashcellex:24|dff3:15|Q1' 
-- Equation name is '_LC6_B5', type is buried 
_LC6_B5  = DFFE( TAG1,  _LC2_B7,  VCC,  VCC,  VCC);

-- Node name is '|cashcellex:24|dff3:15|:6' = '|cashcellex:24|dff3:15|Q2' 
-- Equation name is '_LC7_B3', type is buried 
_LC7_B3  = DFFE( TAG2,  _LC2_B7,  VCC,  VCC,  VCC);

-- Node name is '|cashcellex:24|dff8:2|:1' = '|cashcellex:24|dff8:2|Q0' 
-- Equation name is '_LC8_B24', type is buried 
_LC8_B24 = DFFE( DATA0,  _LC2_B7,  VCC,  VCC,  VCC);

-- Node name is '|cashcellex:24|dff8:2|:2' = '|cashcellex:24|dff8:2|Q1' 
-- Equation name is '_LC6_B9', type is buried 
_LC6_B9  = DFFE( DATA1,  _LC2_B7,  VCC,  VCC,  VCC);

-- Node name is '|cashcellex:24|dff8:2|:3' = '|cashcellex:24|dff8:2|Q2' 
-- Equation name is '_LC7_B24', type is buried 
_LC7_B24 = DFFE( DATA2,  _LC2_B7,  VCC,  VCC,  VCC);

-- Node name is '|cashcellex:24|dff8:2|:4' = '|cashcellex:24|dff8:2|Q3' 
-- Equation name is '_LC8_B17', type is buried 
_LC8_B17 = DFFE( DATA3,  _LC2_B7,  VCC,  VCC,  VCC);

-- Node name is '|cashcellex:24|dff8:2|:5' = '|cashcellex:24|dff8:2|Q4' 
-- Equation name is '_LC6_B3', type is buried 
_LC6_B3  = DFFE( DATA4,  _LC2_B7,  VCC,  VCC,  VCC);

-- Node name is '|cashcellex:24|dff8:2|:6' = '|cashcellex:24|dff8:2|Q5' 
-- Equation name is '_LC5_B24', type is buried 
_LC5_B24 = DFFE( DATA5,  _LC2_B7,  VCC,  VCC,  VCC);

-- Node name is '|cashcellex:24|dff8:2|:7' = '|cashcellex:24|dff8:2|Q6' 
-- Equation name is '_LC3_B24', type is buried 
_LC3_B24 = DFFE( DATA6,  _LC2_B7,  VCC,  VCC,  VCC);

-- Node name is '|cashcellex:24|dff8:2|:8' = '|cashcellex:24|dff8:2|Q7' 
-- Equation name is '_LC4_B9', type is buried 
_LC4_B9  = DFFE( DATA7,  _LC2_B7,  VCC,  VCC,  VCC);

-- Node name is '|cashcellex:24|rs:13|:7' = '|cashcellex:24|rs:13|T' 
-- Equation name is '_LC4_B3', type is buried 
!_LC4_B3 = _LC4_B3~NOT;
_LC4_B3~NOT = LCELL( _EQ005);
  _EQ005 = !_LC2_A2 & !_LC4_B3
         # !_LC4_B3 &  _LC8_A6
         #  ERASE1 & !_LC2_A2
         #  ERASE1 &  _LC8_A6;

-- Node name is '|cashcellex:24|:17' = '|cashcellex:24|SUITS' 
-- Equation name is '_LC3_B3', type is buried 
!_LC3_B3 = _LC3_B3~NOT;
_LC3_B3~NOT = LCELL( _EQ006);
  _EQ006 = !_LC4_B3
         #  _LC2_B5
         # !_LC7_B3 &  TAG2
         #  _LC7_B3 & !TAG2;

-- Node name is '|cashcellex:24|~17~1' = '|cashcellex:24|SUITS~1' 
-- Equation name is '_LC2_B5', type is buried 
-- synthesized logic cell 
_LC2_B5  = LCELL( _EQ007);
  _EQ007 = !_LC6_B5 &  TAG1
         #  _LC6_B5 & !TAG1
         # !_LC7_B5 &  TAG0
         #  _LC7_B5 & !TAG0;

-- Node name is '|cashcellex:25|dff3:15|:4' = '|cashcellex:25|dff3:15|Q0' 
-- Equation name is '_LC4_B20', type is buried 
_LC4_B20 = DFFE( TAG0,  _LC4_B19,  VCC,  VCC,  VCC);

-- Node name is '|cashcellex:25|dff3:15|:5' = '|cashcellex:25|dff3:15|Q1' 
-- Equation name is '_LC2_B20', type is buried 
_LC2_B20 = DFFE( TAG1,  _LC4_B19,  VCC,  VCC,  VCC);

-- Node name is '|cashcellex:25|dff3:15|:6' = '|cashcellex:25|dff3:15|Q2' 
-- Equation name is '_LC1_B20', type is buried 
_LC1_B20 = DFFE( TAG2,  _LC4_B19,  VCC,  VCC,  VCC);

-- Node name is '|cashcellex:25|dff8:2|:1' = '|cashcellex:25|dff8:2|Q0' 
-- Equation name is '_LC6_B18', type is buried 
_LC6_B18 = DFFE( DATA0,  _LC4_B19,  VCC,  VCC,  VCC);

-- Node name is '|cashcellex:25|dff8:2|:2' = '|cashcellex:25|dff8:2|Q1' 
-- Equation name is '_LC6_B8', type is buried 
_LC6_B8  = DFFE( DATA1,  _LC4_B19,  VCC,  VCC,  VCC);

-- Node name is '|cashcellex:25|dff8:2|:3' = '|cashcellex:25|dff8:2|Q2' 
-- Equation name is '_LC2_B23', type is buried 
_LC2_B23 = DFFE( DATA2,  _LC4_B19,  VCC,  VCC,  VCC);

-- Node name is '|cashcellex:25|dff8:2|:4' = '|cashcellex:25|dff8:2|Q3' 
-- Equation name is '_LC7_B17', type is buried 
_LC7_B17 = DFFE( DATA3,  _LC4_B19,  VCC,  VCC,  VCC);

-- Node name is '|cashcellex:25|dff8:2|:5' = '|cashcellex:25|dff8:2|Q4' 
-- Equation name is '_LC4_B8', type is buried 
_LC4_B8  = DFFE( DATA4,  _LC4_B19,  VCC,  VCC,  VCC);

-- Node name is '|cashcellex:25|dff8:2|:6' = '|cashcellex:25|dff8:2|Q5' 
-- Equation name is '_LC6_B17', type is buried 
_LC6_B17 = DFFE( DATA5,  _LC4_B19,  VCC,  VCC,  VCC);

-- Node name is '|cashcellex:25|dff8:2|:7' = '|cashcellex:25|dff8:2|Q6' 
-- Equation name is '_LC5_B18', type is buried 
_LC5_B18 = DFFE( DATA6,  _LC4_B19,  VCC,  VCC,  VCC);

-- Node name is '|cashcellex:25|dff8:2|:8' = '|cashcellex:25|dff8:2|Q7' 
-- Equation name is '_LC3_B8', type is buried 
_LC3_B8  = DFFE( DATA7,  _LC4_B19,  VCC,  VCC,  VCC);

-- Node name is '|cashcellex:25|rs:13|:7' = '|cashcellex:25|rs:13|T' 
-- Equation name is '_LC5_B20', type is buried 
!_LC5_B20 = _LC5_B20~NOT;
_LC5_B20~NOT = LCELL( _EQ008);
  _EQ008 = !_LC5_A19 & !_LC5_B20
         # !_LC5_B20 &  _LC8_A6
         #  ERASE2 & !_LC5_A19
         #  ERASE2 &  _LC8_A6;

-- Node name is '|cashcellex:25|:17' = '|cashcellex:25|SUITS' 
-- Equation name is '_LC3_B20', type is buried 
!_LC3_B20 = _LC3_B20~NOT;
_LC3_B20~NOT = LCELL( _EQ009);
  _EQ009 = !_LC5_B20
         #  _LC6_B20
         # !_LC1_B20 &  TAG2
         #  _LC1_B20 & !TAG2;

-- Node name is '|cashcellex:25|~17~1' = '|cashcellex:25|SUITS~1' 
-- Equation name is '_LC6_B20', type is buried 
-- synthesized logic cell 
_LC6_B20 = LCELL( _EQ010);
  _EQ010 = !_LC2_B20 &  TAG1
         #  _LC2_B20 & !TAG1
         # !_LC4_B20 &  TAG0
         #  _LC4_B20 & !TAG0;

-- Node name is '|cashcellex:26|dff3:15|:4' = '|cashcellex:26|dff3:15|Q0' 
-- Equation name is '_LC6_A14', type is buried 
_LC6_A14 = DFFE( TAG0,  _LC3_A14,  VCC,  VCC,  VCC);

-- Node name is '|cashcellex:26|dff3:15|:5' = '|cashcellex:26|dff3:15|Q1' 
-- Equation name is '_LC5_A14', type is buried 
_LC5_A14 = DFFE( TAG1,  _LC3_A14,  VCC,  VCC,  VCC);

-- Node name is '|cashcellex:26|dff3:15|:6' = '|cashcellex:26|dff3:15|Q2' 
-- Equation name is '_LC4_A14', type is buried 
_LC4_A14 = DFFE( TAG2,  _LC3_A14,  VCC,  VCC,  VCC);

-- Node name is '|cashcellex:26|dff8:2|:1' = '|cashcellex:26|dff8:2|Q0' 
-- Equation name is '_LC8_C13', type is buried 
_LC8_C13 = DFFE( DATA0,  _LC3_A14,  VCC,  VCC,  VCC);

-- Node name is '|cashcellex:26|dff8:2|:2' = '|cashcellex:26|dff8:2|Q1' 
-- Equation name is '_LC6_C4', type is buried 
_LC6_C4  = DFFE( DATA1,  _LC3_A14,  VCC,  VCC,  VCC);

-- Node name is '|cashcellex:26|dff8:2|:3' = '|cashcellex:26|dff8:2|Q2' 
-- Equation name is '_LC6_C13', type is buried 
_LC6_C13 = DFFE( DATA2,  _LC3_A14,  VCC,  VCC,  VCC);

-- Node name is '|cashcellex:26|dff8:2|:4' = '|cashcellex:26|dff8:2|Q3' 
-- Equation name is '_LC1_A14', type is buried 
_LC1_A14 = DFFE( DATA3,  _LC3_A14,  VCC,  VCC,  VCC);

-- Node name is '|cashcellex:26|dff8:2|:5' = '|cashcellex:26|dff8:2|Q4' 
-- Equation name is '_LC4_C10', type is buried 
_LC4_C10 = DFFE( DATA4,  _LC3_A14,  VCC,  VCC,  VCC);

-- Node name is '|cashcellex:26|dff8:2|:6' = '|cashcellex:26|dff8:2|Q5' 
-- Equation name is '_LC2_C13', type is buried 
_LC2_C13 = DFFE( DATA5,  _LC3_A14,  VCC,  VCC,  VCC);

-- Node name is '|cashcellex:26|dff8:2|:7' = '|cashcellex:26|dff8:2|Q6' 
-- Equation name is '_LC1_C13', type is buried 
_LC1_C13 = DFFE( DATA6,  _LC3_A14,  VCC,  VCC,  VCC);

-- Node name is '|cashcellex:26|dff8:2|:8' = '|cashcellex:26|dff8:2|Q7' 
-- Equation name is '_LC4_C4', type is buried 
_LC4_C4  = DFFE( DATA7,  _LC3_A14,  VCC,  VCC,  VCC);

-- Node name is '|cashcellex:26|rs:13|:7' = '|cashcellex:26|rs:13|T' 
-- Equation name is '_LC2_A14', type is buried 
!_LC2_A14 = _LC2_A14~NOT;
_LC2_A14~NOT = LCELL( _EQ011);
  _EQ011 = !_LC1_A19 & !_LC2_A14
         # !_LC2_A14 &  _LC8_A6
         #  ERASE3 & !_LC1_A19
         #  ERASE3 &  _LC8_A6;

-- Node name is '|cashcellex:26|:17' = '|cashcellex:26|SUITS' 
-- Equation name is '_LC7_A14', type is buried 
!_LC7_A14 = _LC7_A14~NOT;
_LC7_A14~NOT = LCELL( _EQ012);
  _EQ012 = !_LC2_A14
         #  _LC8_A14
         # !_LC4_A14 &  TAG2
         #  _LC4_A14 & !TAG2;

-- Node name is '|cashcellex:26|~17~1' = '|cashcellex:26|SUITS~1' 
-- Equation name is '_LC8_A14', type is buried 
-- synthesized logic cell 
_LC8_A14 = LCELL( _EQ013);
  _EQ013 = !_LC5_A14 &  TAG1
         #  _LC5_A14 & !TAG1
         # !_LC6_A14 &  TAG0
         #  _LC6_A14 & !TAG0;

-- Node name is '|cashcellex:27|dff3:15|:4' = '|cashcellex:27|dff3:15|Q0' 
-- Equation name is '_LC2_A10', type is buried 
_LC2_A10 = DFFE( TAG0,  _LC6_A8,  VCC,  VCC,  VCC);

-- Node name is '|cashcellex:27|dff3:15|:5' = '|cashcellex:27|dff3:15|Q1' 
-- Equation name is '_LC3_A10', type is buried 
_LC3_A10 = DFFE( TAG1,  _LC6_A8,  VCC,  VCC,  VCC);

-- Node name is '|cashcellex:27|dff3:15|:6' = '|cashcellex:27|dff3:15|Q2' 
-- Equation name is '_LC6_A10', type is buried 
_LC6_A10 = DFFE( TAG2,  _LC6_A8,  VCC,  VCC,  VCC);

-- Node name is '|cashcellex:27|dff8:2|:1' = '|cashcellex:27|dff8:2|Q0' 
-- Equation name is '_LC4_C21', type is buried 
_LC4_C21 = DFFE( DATA0,  _LC6_A8,  VCC,  VCC,  VCC);

-- Node name is '|cashcellex:27|dff8:2|:2' = '|cashcellex:27|dff8:2|Q1' 
-- Equation name is '_LC4_C7', type is buried 
_LC4_C7  = DFFE( DATA1,  _LC6_A8,  VCC,  VCC,  VCC);

-- Node name is '|cashcellex:27|dff8:2|:3' = '|cashcellex:27|dff8:2|Q2' 
-- Equation name is '_LC3_C21', type is buried 
_LC3_C21 = DFFE( DATA2,  _LC6_A8,  VCC,  VCC,  VCC);

-- Node name is '|cashcellex:27|dff8:2|:4' = '|cashcellex:27|dff8:2|Q3' 
-- Equation name is '_LC1_A24', type is buried 
_LC1_A24 = DFFE( DATA3,  _LC6_A8,  VCC,  VCC,  VCC);

-- Node name is '|cashcellex:27|dff8:2|:5' = '|cashcellex:27|dff8:2|Q4' 
-- Equation name is '_LC5_C10', type is buried 
_LC5_C10 = DFFE( DATA4,  _LC6_A8,  VCC,  VCC,  VCC);

-- Node name is '|cashcellex:27|dff8:2|:6' = '|cashcellex:27|dff8:2|Q5' 
-- Equation name is '_LC4_C23', type is buried 
_LC4_C23 = DFFE( DATA5,  _LC6_A8,  VCC,  VCC,  VCC);

-- Node name is '|cashcellex:27|dff8:2|:7' = '|cashcellex:27|dff8:2|Q6' 
-- Equation name is '_LC3_C23', type is buried 
_LC3_C23 = DFFE( DATA6,  _LC6_A8,  VCC,  VCC,  VCC);

-- Node name is '|cashcellex:27|dff8:2|:8' = '|cashcellex:27|dff8:2|Q7' 
-- Equation name is '_LC2_C7', type is buried 
_LC2_C7  = DFFE( DATA7,  _LC6_A8,  VCC,  VCC,  VCC);

-- Node name is '|cashcellex:27|rs:13|:7' = '|cashcellex:27|rs:13|T' 
-- Equation name is '_LC5_A10', type is buried 
!_LC5_A10 = _LC5_A10~NOT;
_LC5_A10~NOT = LCELL( _EQ014);
  _EQ014 = !_LC5_A10 & !_LC8_A6
         # !_LC1_A2 & !_LC5_A10
         #  ERASE4 & !_LC8_A6
         #  ERASE4 & !_LC1_A2;

-- Node name is '|cashcellex:27|:17' = '|cashcellex:27|SUITS' 
-- Equation name is '_LC1_A10', type is buried 
!_LC1_A10 = _LC1_A10~NOT;
_LC1_A10~NOT = LCELL( _EQ015);
  _EQ015 = !_LC5_A10
         #  _LC4_A10
         # !_LC6_A10 &  TAG2
         #  _LC6_A10 & !TAG2;

-- Node name is '|cashcellex:27|~17~1' = '|cashcellex:27|SUITS~1' 
-- Equation name is '_LC4_A10', type is buried 
-- synthesized logic cell 
_LC4_A10 = LCELL( _EQ016);
  _EQ016 = !_LC3_A10 &  TAG1
         #  _LC3_A10 & !TAG1
         # !_LC2_A10 &  TAG0
         #  _LC2_A10 & !TAG0;

-- Node name is '|cashcellex:28|dff3:15|:4' = '|cashcellex:28|dff3:15|Q0' 
-- Equation name is '_LC2_A9', type is buried 
_LC2_A9  = DFFE( TAG0,  _LC1_A3,  VCC,  VCC,  VCC);

-- Node name is '|cashcellex:28|dff3:15|:5' = '|cashcellex:28|dff3:15|Q1' 
-- Equation name is '_LC3_A9', type is buried 
_LC3_A9  = DFFE( TAG1,  _LC1_A3,  VCC,  VCC,  VCC);

-- Node name is '|cashcellex:28|dff3:15|:6' = '|cashcellex:28|dff3:15|Q2' 
-- Equation name is '_LC4_A9', type is buried 
_LC4_A9  = DFFE( TAG2,  _LC1_A3,  VCC,  VCC,  VCC);

-- Node name is '|cashcellex:28|dff8:2|:1' = '|cashcellex:28|dff8:2|Q0' 
-- Equation name is '_LC6_C21', type is buried 
_LC6_C21 = DFFE( DATA0,  _LC1_A3,  VCC,  VCC,  VCC);

-- Node name is '|cashcellex:28|dff8:2|:2' = '|cashcellex:28|dff8:2|Q1' 
-- Equation name is '_LC6_C7', type is buried 
_LC6_C7  = DFFE( DATA1,  _LC1_A3,  VCC,  VCC,  VCC);

-- Node name is '|cashcellex:28|dff8:2|:3' = '|cashcellex:28|dff8:2|Q2' 
-- Equation name is '_LC5_C21', type is buried 
_LC5_C21 = DFFE( DATA2,  _LC1_A3,  VCC,  VCC,  VCC);

-- Node name is '|cashcellex:28|dff8:2|:4' = '|cashcellex:28|dff8:2|Q3' 
-- Equation name is '_LC6_A16', type is buried 
_LC6_A16 = DFFE( DATA3,  _LC1_A3,  VCC,  VCC,  VCC);

-- Node name is '|cashcellex:28|dff8:2|:5' = '|cashcellex:28|dff8:2|Q4' 
-- Equation name is '_LC4_C1', type is buried 
_LC4_C1  = DFFE( DATA4,  _LC1_A3,  VCC,  VCC,  VCC);

-- Node name is '|cashcellex:28|dff8:2|:6' = '|cashcellex:28|dff8:2|Q5' 
-- Equation name is '_LC6_C23', type is buried 
_LC6_C23 = DFFE( DATA5,  _LC1_A3,  VCC,  VCC,  VCC);

-- Node name is '|cashcellex:28|dff8:2|:7' = '|cashcellex:28|dff8:2|Q6' 
-- Equation name is '_LC5_C23', type is buried 
_LC5_C23 = DFFE( DATA6,  _LC1_A3,  VCC,  VCC,  VCC);

-- Node name is '|cashcellex:28|dff8:2|:8' = '|cashcellex:28|dff8:2|Q7' 
-- Equation name is '_LC5_C7', type is buried 
_LC5_C7  = DFFE( DATA7,  _LC1_A3,  VCC,  VCC,  VCC);

-- Node name is '|cashcellex:28|rs:13|:7' = '|cashcellex:28|rs:13|T' 
-- Equation name is '_LC6_A9', type is buried 
!_LC6_A9 = _LC6_A9~NOT;
_LC6_A9~NOT = LCELL( _EQ017);
  _EQ017 = !_LC2_A2 & !_LC6_A9
         # !_LC6_A9 & !_LC8_A6
         #  ERASE5 & !_LC2_A2
         #  ERASE5 & !_LC8_A6;

-- Node name is '|cashcellex:28|:17' = '|cashcellex:28|SUITS' 
-- Equation name is '_LC1_A9', type is buried 
!_LC1_A9 = _LC1_A9~NOT;
_LC1_A9~NOT = LCELL( _EQ018);
  _EQ018 = !_LC6_A9
         #  _LC5_A9
         # !_LC4_A9 &  TAG2
         #  _LC4_A9 & !TAG2;

-- Node name is '|cashcellex:28|~17~1' = '|cashcellex:28|SUITS~1' 
-- Equation name is '_LC5_A9', type is buried 
-- synthesized logic cell 
_LC5_A9  = LCELL( _EQ019);
  _EQ019 = !_LC3_A9 &  TAG1
         #  _LC3_A9 & !TAG1
         # !_LC2_A9 &  TAG0
         #  _LC2_A9 & !TAG0;

-- Node name is '|cashcellex:29|dff3:15|:4' = '|cashcellex:29|dff3:15|Q0' 
-- Equation name is '_LC8_A15', type is buried 
_LC8_A15 = DFFE( TAG0,  _LC3_A15,  VCC,  VCC,  VCC);

-- Node name is '|cashcellex:29|dff3:15|:5' = '|cashcellex:29|dff3:15|Q1' 
-- Equation name is '_LC7_A15', type is buried 
_LC7_A15 = DFFE( TAG1,  _LC3_A15,  VCC,  VCC,  VCC);

-- Node name is '|cashcellex:29|dff3:15|:6' = '|cashcellex:29|dff3:15|Q2' 
-- Equation name is '_LC6_A15', type is buried 
_LC6_A15 = DFFE( TAG2,  _LC3_A15,  VCC,  VCC,  VCC);

-- Node name is '|cashcellex:29|dff8:2|:1' = '|cashcellex:29|dff8:2|Q0' 
-- Equation name is '_LC8_C22', type is buried 
_LC8_C22 = DFFE( DATA0,  _LC3_A15,  VCC,  VCC,  VCC);

-- Node name is '|cashcellex:29|dff8:2|:2' = '|cashcellex:29|dff8:2|Q1' 
-- Equation name is '_LC4_C9', type is buried 
_LC4_C9  = DFFE( DATA1,  _LC3_A15,  VCC,  VCC,  VCC);

-- Node name is '|cashcellex:29|dff8:2|:3' = '|cashcellex:29|dff8:2|Q2' 
-- Equation name is '_LC6_C24', type is buried 
_LC6_C24 = DFFE( DATA2,  _LC3_A15,  VCC,  VCC,  VCC);

-- Node name is '|cashcellex:29|dff8:2|:4' = '|cashcellex:29|dff8:2|Q3' 
-- Equation name is '_LC1_A15', type is buried 
_LC1_A15 = DFFE( DATA3,  _LC3_A15,  VCC,  VCC,  VCC);

-- Node name is '|cashcellex:29|dff8:2|:5' = '|cashcellex:29|dff8:2|Q4' 
-- Equation name is '_LC1_C2', type is buried 
_LC1_C2  = DFFE( DATA4,  _LC3_A15,  VCC,  VCC,  VCC);

-- Node name is '|cashcellex:29|dff8:2|:6' = '|cashcellex:29|dff8:2|Q5' 
-- Equation name is '_LC6_C22', type is buried 
_LC6_C22 = DFFE( DATA5,  _LC3_A15,  VCC,  VCC,  VCC);

-- Node name is '|cashcellex:29|dff8:2|:7' = '|cashcellex:29|dff8:2|Q6' 
-- Equation name is '_LC5_C24', type is buried 
_LC5_C24 = DFFE( DATA6,  _LC3_A15,  VCC,  VCC,  VCC);

-- Node name is '|cashcellex:29|dff8:2|:8' = '|cashcellex:29|dff8:2|Q7' 
-- Equation name is '_LC2_C8', type is buried 
_LC2_C8  = DFFE( DATA7,  _LC3_A15,  VCC,  VCC,  VCC);

-- Node name is '|cashcellex:29|rs:13|:7' = '|cashcellex:29|rs:13|T' 
-- Equation name is '_LC5_A15', type is buried 
!_LC5_A15 = _LC5_A15~NOT;
_LC5_A15~NOT = LCELL( _EQ020);
  _EQ020 = !_LC5_A15 & !_LC5_A19
         # !_LC5_A15 & !_LC8_A6
         #  ERASE6 & !_LC5_A19
         #  ERASE6 & !_LC8_A6;

-- Node name is '|cashcellex:29|:17' = '|cashcellex:29|SUITS' 
-- Equation name is '_LC2_A15', type is buried 
!_LC2_A15 = _LC2_A15~NOT;
_LC2_A15~NOT = LCELL( _EQ021);
  _EQ021 = !_LC5_A15
         #  _LC4_A15
         # !_LC6_A15 &  TAG2
         #  _LC6_A15 & !TAG2;

-- Node name is '|cashcellex:29|~17~1' = '|cashcellex:29|SUITS~1' 
-- Equation name is '_LC4_A15', type is buried 
-- synthesized logic cell 
_LC4_A15 = LCELL( _EQ022);
  _EQ022 = !_LC7_A15 &  TAG1
         #  _LC7_A15 & !TAG1
         # !_LC8_A15 &  TAG0
         #  _LC8_A15 & !TAG0;

-- Node name is '|cashcellex:30|dff3:15|:4' = '|cashcellex:30|dff3:15|Q0' 
-- Equation name is '_LC4_A21', type is buried 
_LC4_A21 = DFFE( TAG0,  _LC1_A22,  VCC,  VCC,  VCC);

-- Node name is '|cashcellex:30|dff3:15|:5' = '|cashcellex:30|dff3:15|Q1' 
-- Equation name is '_LC3_A21', type is buried 
_LC3_A21 = DFFE( TAG1,  _LC1_A22,  VCC,  VCC,  VCC);

-- Node name is '|cashcellex:30|dff3:15|:6' = '|cashcellex:30|dff3:15|Q2' 
-- Equation name is '_LC1_A21', type is buried 
_LC1_A21 = DFFE( TAG2,  _LC1_A22,  VCC,  VCC,  VCC);

-- Node name is '|cashcellex:30|dff8:2|:1' = '|cashcellex:30|dff8:2|Q0' 
-- Equation name is '_LC5_C22', type is buried 
_LC5_C22 = DFFE( DATA0,  _LC1_A22,  VCC,  VCC,  VCC);

-- Node name is '|cashcellex:30|dff8:2|:2' = '|cashcellex:30|dff8:2|Q1' 
-- Equation name is '_LC3_C9', type is buried 
_LC3_C9  = DFFE( DATA1,  _LC1_A22,  VCC,  VCC,  VCC);

-- Node name is '|cashcellex:30|dff8:2|:3' = '|cashcellex:30|dff8:2|Q2' 
-- Equation name is '_LC4_C24', type is buried 
_LC4_C24 = DFFE( DATA2,  _LC1_A22,  VCC,  VCC,  VCC);

-- Node name is '|cashcellex:30|dff8:2|:4' = '|cashcellex:30|dff8:2|Q3' 
-- Equation name is '_LC4_A16', type is buried 
_LC4_A16 = DFFE( DATA3,  _LC1_A22,  VCC,  VCC,  VCC);

-- Node name is '|cashcellex:30|dff8:2|:5' = '|cashcellex:30|dff8:2|Q4' 
-- Equation name is '_LC1_C5', type is buried 
_LC1_C5  = DFFE( DATA4,  _LC1_A22,  VCC,  VCC,  VCC);

-- Node name is '|cashcellex:30|dff8:2|:6' = '|cashcellex:30|dff8:2|Q5' 
-- Equation name is '_LC7_C22', type is buried 
_LC7_C22 = DFFE( DATA5,  _LC1_A22,  VCC,  VCC,  VCC);

-- Node name is '|cashcellex:30|dff8:2|:7' = '|cashcellex:30|dff8:2|Q6' 
-- Equation name is '_LC7_C24', type is buried 
_LC7_C24 = DFFE( DATA6,  _LC1_A22,  VCC,  VCC,  VCC);

-- Node name is '|cashcellex:30|dff8:2|:8' = '|cashcellex:30|dff8:2|Q7' 
-- Equation name is '_LC7_C4', type is buried 
_LC7_C4  = DFFE( DATA7,  _LC1_A22,  VCC,  VCC,  VCC);

-- Node name is '|cashcellex:30|rs:13|:7' = '|cashcellex:30|rs:13|T' 
-- Equation name is '_LC6_A21', type is buried 
!_LC6_A21 = _LC6_A21~NOT;
_LC6_A21~NOT = LCELL( _EQ023);
  _EQ023 = !_LC1_A19 & !_LC6_A21
         # !_LC6_A21 & !_LC8_A6
         #  ERASE7 & !_LC1_A19
         #  ERASE7 & !_LC8_A6;

-- Node name is '|cashcellex:30|:17' = '|cashcellex:30|SUITS' 
-- Equation name is '_LC2_A21', type is buried 
!_LC2_A21 = _LC2_A21~NOT;
_LC2_A21~NOT = LCELL( _EQ024);
  _EQ024 = !_LC6_A21
         #  _LC5_A21
         # !_LC1_A21 &  TAG2
         #  _LC1_A21 & !TAG2;

-- Node name is '|cashcellex:30|~17~1' = '|cashcellex:30|SUITS~1' 
-- Equation name is '_LC5_A21', type is buried 
-- synthesized logic cell 
_LC5_A21 = LCELL( _EQ025);
  _EQ025 = !_LC3_A21 &  TAG1
         #  _LC3_A21 & !TAG1
         # !_LC4_A21 &  TAG0
         #  _LC4_A21 & !TAG0;

-- Node name is '|deshifr8ex:17|~42~1' = '|deshifr8ex:17|F0~1' 
-- Equation name is '_LC1_A2', type is buried 
-- synthesized logic cell 
_LC1_A2  = LCELL( _EQ026);
  _EQ026 = !_LC2_A5 & !_LC2_A12 &  WR;

-- Node name is '|deshifr8ex:17|:42' = '|deshifr8ex:17|F0' 
-- Equation name is '_LC3_A2', type is buried 
_LC3_A2  = LCELL( _EQ027);
  _EQ027 =  _LC1_A2 & !_LC8_A6;

-- Node name is '|deshifr8ex:17|:43' = '|deshifr8ex:17|F1' 
-- Equation name is '_LC2_B7', type is buried 
_LC2_B7  = LCELL( _EQ028);
  _EQ028 =  _LC2_A2 & !_LC8_A6;

-- Node name is '|deshifr8ex:17|~44~1' = '|deshifr8ex:17|F2~1' 
-- Equation name is '_LC5_A19', type is buried 
-- synthesized logic cell 
_LC5_A19 = LCELL( _EQ029);
  _EQ029 =  _LC2_A5 & !_LC2_A12 &  WR;

-- Node name is '|deshifr8ex:17|:44' = '|deshifr8ex:17|F2' 
-- Equation name is '_LC4_B19', type is buried 
_LC4_B19 = LCELL( _EQ030);
  _EQ030 =  _LC5_A19 & !_LC8_A6;

-- Node name is '|deshifr8ex:17|:45' = '|deshifr8ex:17|F3' 
-- Equation name is '_LC3_A14', type is buried 
_LC3_A14 = LCELL( _EQ031);
  _EQ031 =  _LC1_A19 & !_LC8_A6;

-- Node name is '|deshifr8ex:17|:50' = '|deshifr8ex:17|F4' 
-- Equation name is '_LC6_A8', type is buried 
_LC6_A8  = LCELL( _EQ032);
  _EQ032 =  _LC1_A2 &  _LC8_A6;

-- Node name is '|deshifr8ex:17|~49~1' = '|deshifr8ex:17|F5~1' 
-- Equation name is '_LC2_A2', type is buried 
-- synthesized logic cell 
_LC2_A2  = LCELL( _EQ033);
  _EQ033 = !_LC2_A5 &  _LC2_A12 &  WR;

-- Node name is '|deshifr8ex:17|:49' = '|deshifr8ex:17|F5' 
-- Equation name is '_LC1_A3', type is buried 
_LC1_A3  = LCELL( _EQ034);
  _EQ034 =  _LC2_A2 &  _LC8_A6;

-- Node name is '|deshifr8ex:17|:48' = '|deshifr8ex:17|F6' 
-- Equation name is '_LC3_A15', type is buried 
_LC3_A15 = LCELL( _EQ035);
  _EQ035 =  _LC5_A19 &  _LC8_A6;

-- Node name is '|deshifr8ex:17|~47~1' = '|deshifr8ex:17|F7~1' 
-- Equation name is '_LC1_A19', type is buried 
-- synthesized logic cell 
_LC1_A19 = LCELL( _EQ036);
  _EQ036 =  _LC2_A5 &  _LC2_A12 &  WR;

-- Node name is '|deshifr8ex:17|:47' = '|deshifr8ex:17|F7' 
-- Equation name is '_LC1_A22', type is buried 
_LC1_A22 = LCELL( _EQ037);
  _EQ037 =  _LC1_A19 &  _LC8_A6;

-- Node name is '|mux3x2:38|:23' = '|mux3x2:38|Q0' 
-- Equation name is '_LC2_A12', type is buried 
_LC2_A12 = LCELL( _EQ038);
  _EQ038 = !_LC3_A1 &  TAG0
         #  _LC1_A1 &  _LC3_A1;

-- Node name is '|mux3x2:38|:28' = '|mux3x2:38|Q1' 
-- Equation name is '_LC2_A5', type is buried 
_LC2_A5  = LCELL( _EQ039);
  _EQ039 =  _LC2_A1 &  _LC3_A1
         # !_LC3_A1 &  TAG1;

-- Node name is '|mux3x2:38|:32' = '|mux3x2:38|Q2' 
-- Equation name is '_LC8_A6', type is buried 
_LC8_A6  = LCELL( _EQ040);
  _EQ040 = !_LC3_A1 &  TAG2
         #  _LC1_A4;

-- Node name is '|mux8x8:2|aa5tri8:2|:5' = '|mux8x8:2|aa5tri8:2|Q0' 
-- Equation name is '_LC1_B24', type is buried 
_LC1_B24 = LCELL( _EQ041);
  _EQ041 = !_LC1_A4 & !_LC2_A1 &  _LC3_B3 &  _LC8_B24;

-- Node name is '|mux8x8:2|aa5tri8:2|:6' = '|mux8x8:2|aa5tri8:2|Q1' 
-- Equation name is '_LC3_B9', type is buried 
_LC3_B9  = LCELL( _EQ042);
  _EQ042 = !_LC1_A4 & !_LC2_A1 &  _LC3_B3 &  _LC6_B9;

-- Node name is '|mux8x8:2|aa5tri8:2|:7' = '|mux8x8:2|aa5tri8:2|Q2' 
-- Equation name is '_LC2_B24', type is buried 
_LC2_B24 = LCELL( _EQ043);
  _EQ043 = !_LC1_A4 & !_LC2_A1 &  _LC3_B3 &  _LC7_B24;

-- Node name is '|mux8x8:2|aa5tri8:2|:8' = '|mux8x8:2|aa5tri8:2|Q3' 
-- Equation name is '_LC1_B17', type is buried 
_LC1_B17 = LCELL( _EQ044);
  _EQ044 = !_LC1_A4 & !_LC2_A1 &  _LC3_B3 &  _LC8_B17;

-- Node name is '|mux8x8:2|aa5tri8:2|:12' = '|mux8x8:2|aa5tri8:2|Q4' 
-- Equation name is '_LC1_B3', type is buried 
_LC1_B3  = LCELL( _EQ045);
  _EQ045 = !_LC1_A4 & !_LC2_A1 &  _LC3_B3 &  _LC6_B3;

-- Node name is '|mux8x8:2|aa5tri8:2|:11' = '|mux8x8:2|aa5tri8:2|Q5' 
-- Equation name is '_LC6_B24', type is buried 
_LC6_B24 = LCELL( _EQ046);
  _EQ046 = !_LC1_A4 & !_LC2_A1 &  _LC3_B3 &  _LC5_B24;

-- Node name is '|mux8x8:2|aa5tri8:2|:10' = '|mux8x8:2|aa5tri8:2|Q6' 
-- Equation name is '_LC4_B24', type is buried 
_LC4_B24 = LCELL( _EQ047);
  _EQ047 = !_LC1_A4 & !_LC2_A1 &  _LC3_B3 &  _LC3_B24;

-- Node name is '|mux8x8:2|aa5tri8:2|:9' = '|mux8x8:2|aa5tri8:2|Q7' 
-- Equation name is '_LC1_B9', type is buried 
_LC1_B9  = LCELL( _EQ048);
  _EQ048 = !_LC1_A4 & !_LC2_A1 &  _LC3_B3 &  _LC4_B9;

-- Node name is '|mux8x8:2|aa5tri8:3|:5' = '|mux8x8:2|aa5tri8:3|Q0' 
-- Equation name is '_LC4_B18', type is buried 
_LC4_B18 = LCELL( _EQ049);
  _EQ049 = !_LC1_A4 &  _LC3_B20 &  _LC6_B18 & !_LC7_A14;

-- Node name is '|mux8x8:2|aa5tri8:3|:6' = '|mux8x8:2|aa5tri8:3|Q1' 
-- Equation name is '_LC1_B8', type is buried 
_LC1_B8  = LCELL( _EQ050);
  _EQ050 = !_LC1_A4 &  _LC3_B20 &  _LC6_B8 & !_LC7_A14;

-- Node name is '|mux8x8:2|aa5tri8:3|:7' = '|mux8x8:2|aa5tri8:3|Q2' 
-- Equation name is '_LC1_B23', type is buried 
_LC1_B23 = LCELL( _EQ051);
  _EQ051 = !_LC1_A4 &  _LC2_B23 &  _LC3_B20 & !_LC7_A14;

-- Node name is '|mux8x8:2|aa5tri8:3|:8' = '|mux8x8:2|aa5tri8:3|Q3' 
-- Equation name is '_LC5_B17', type is buried 
_LC5_B17 = LCELL( _EQ052);
  _EQ052 = !_LC1_A4 &  _LC3_B20 & !_LC7_A14 &  _LC7_B17;

-- Node name is '|mux8x8:2|aa5tri8:3|:12' = '|mux8x8:2|aa5tri8:3|Q4' 
-- Equation name is '_LC5_B8', type is buried 
_LC5_B8  = LCELL( _EQ053);
  _EQ053 = !_LC1_A4 &  _LC3_B20 &  _LC4_B8 & !_LC7_A14;

-- Node name is '|mux8x8:2|aa5tri8:3|:11' = '|mux8x8:2|aa5tri8:3|Q5' 
-- Equation name is '_LC4_B17', type is buried 
_LC4_B17 = LCELL( _EQ054);
  _EQ054 = !_LC1_A4 &  _LC3_B20 &  _LC6_B17 & !_LC7_A14;

-- Node name is '|mux8x8:2|aa5tri8:3|:10' = '|mux8x8:2|aa5tri8:3|Q6' 
-- Equation name is '_LC3_B18', type is buried 
_LC3_B18 = LCELL( _EQ055);
  _EQ055 = !_LC1_A4 &  _LC3_B20 &  _LC5_B18 & !_LC7_A14;

-- Node name is '|mux8x8:2|aa5tri8:3|:9' = '|mux8x8:2|aa5tri8:3|Q7' 
-- Equation name is '_LC2_B8', type is buried 
_LC2_B8  = LCELL( _EQ056);
  _EQ056 = !_LC1_A4 &  _LC3_B8 &  _LC3_B20 & !_LC7_A14;

-- Node name is '|mux8x8:2|aa5tri8:6|:5' = '|mux8x8:2|aa5tri8:6|Q0' 
-- Equation name is '_LC4_C22', type is buried 
_LC4_C22 = LCELL( _EQ057);
  _EQ057 = !_LC1_A1 &  _LC1_A4 &  _LC2_A1 &  _LC8_C22;

-- Node name is '|mux8x8:2|aa5tri8:6|:6' = '|mux8x8:2|aa5tri8:6|Q1' 
-- Equation name is '_LC2_C9', type is buried 
_LC2_C9  = LCELL( _EQ058);
  _EQ058 = !_LC1_A1 &  _LC1_A4 &  _LC2_A1 &  _LC4_C9;

-- Node name is '|mux8x8:2|aa5tri8:6|:7' = '|mux8x8:2|aa5tri8:6|Q2' 
-- Equation name is '_LC2_C24', type is buried 
_LC2_C24 = LCELL( _EQ059);
  _EQ059 = !_LC1_A1 &  _LC1_A4 &  _LC2_A1 &  _LC6_C24;

-- Node name is '|mux8x8:2|aa5tri8:6|:8' = '|mux8x8:2|aa5tri8:6|Q3' 
-- Equation name is '_LC3_A16', type is buried 
_LC3_A16 = LCELL( _EQ060);
  _EQ060 = !_LC1_A1 &  _LC1_A4 &  _LC1_A15 &  _LC2_A1;

-- Node name is '|mux8x8:2|aa5tri8:6|:12' = '|mux8x8:2|aa5tri8:6|Q4' 
-- Equation name is '_LC1_C10', type is buried 
_LC1_C10 = LCELL( _EQ061);
  _EQ061 = !_LC1_A1 &  _LC1_A4 &  _LC1_C2 &  _LC2_A1;

-- Node name is '|mux8x8:2|aa5tri8:6|:11' = '|mux8x8:2|aa5tri8:6|Q5' 
-- Equation name is '_LC3_C22', type is buried 
_LC3_C22 = LCELL( _EQ062);
  _EQ062 = !_LC1_A1 &  _LC1_A4 &  _LC2_A1 &  _LC6_C22;

-- Node name is '|mux8x8:2|aa5tri8:6|:10' = '|mux8x8:2|aa5tri8:6|Q6' 
-- Equation name is '_LC3_C24', type is buried 
_LC3_C24 = LCELL( _EQ063);
  _EQ063 = !_LC1_A1 &  _LC1_A4 &  _LC2_A1 &  _LC5_C24;

-- Node name is '|mux8x8:2|aa5tri8:6|:9' = '|mux8x8:2|aa5tri8:6|Q7' 
-- Equation name is '_LC1_C4', type is buried 
_LC1_C4  = LCELL( _EQ064);
  _EQ064 = !_LC1_A1 &  _LC1_A4 &  _LC2_A1 &  _LC2_C8;

-- Node name is '|mux8x8:2|deshifr8:35|:25' = '|mux8x8:2|deshifr8:35|F0' 
-- Equation name is '_LC1_B10', type is buried 
_LC1_B10 = LCELL( _EQ065);
  _EQ065 = !_LC1_A4 & !_LC2_A1 & !_LC3_B3;

-- Node name is '|mux8x8:2|deshifr8:35|:28' = '|mux8x8:2|deshifr8:35|F3' 
-- Equation name is '_LC2_C11', type is buried 
_LC2_C11 = LCELL( _EQ066);
  _EQ066 =  _LC1_A1 & !_LC1_A4 &  _LC2_A1;

-- Node name is '|mux8x8:2|deshifr8:35|:29' = '|mux8x8:2|deshifr8:35|F4' 
-- Equation name is '_LC1_C12', type is buried 
_LC1_C12 = LCELL( _EQ067);
  _EQ067 = !_LC1_A1 &  _LC1_A4 & !_LC2_A1;

-- Node name is '|mux8x8:2|deshifr8:35|:30' = '|mux8x8:2|deshifr8:35|F5' 
-- Equation name is '_LC5_A16', type is buried 
_LC5_A16 = LCELL( _EQ068);
  _EQ068 =  _LC1_A1 &  _LC1_A4 & !_LC2_A1;

-- Node name is '|mux8x8:2|deshifr8:35|:32' = '|mux8x8:2|deshifr8:35|F7' 
-- Equation name is '_LC1_C6', type is buried 
_LC1_C6  = LCELL( _EQ069);
  _EQ069 =  _LC1_A1 &  _LC1_A4 &  _LC2_A1;

-- Node name is '|mux8x8:2|~23~1' = '|mux8x8:2|QOUT0~1' 
-- Equation name is '_LC2_C21', type is buried 
-- synthesized logic cell 
_LC2_C21 = LCELL( _EQ070);
  _EQ070 =  _LC5_A16 &  _LC6_C21
         #  _LC1_C12 &  _LC4_C21;

-- Node name is '|mux8x8:2|~23~2' = '|mux8x8:2|QOUT0~2' 
-- Equation name is '_LC1_C22', type is buried 
-- synthesized logic cell 
_LC1_C22 = LCELL( _EQ071);
  _EQ071 =  _LC1_C6 &  _LC5_C22
         #  _LC4_C22
         #  _LC2_C21;

-- Node name is '|mux8x8:2|~23~3' = '|mux8x8:2|QOUT0~3' 
-- Equation name is '_LC1_B18', type is buried 
-- synthesized logic cell 
_LC1_B18 = LCELL( _EQ072);
  _EQ072 =  _LC4_B18
         #  _LC1_B24
         #  _LC1_B10 &  _LC7_B18;

-- Node name is '|mux8x8:2|:23' = '|mux8x8:2|QOUT0' 
-- Equation name is '_LC7_C13', type is buried 
_LC7_C13 = LCELL( _EQ073);
  _EQ073 =  _LC1_C22
         #  _LC2_C11 &  _LC8_C13
         #  _LC1_B18;

-- Node name is '|mux8x8:2|~22~1' = '|mux8x8:2|QOUT1~1' 
-- Equation name is '_LC1_C7', type is buried 
-- synthesized logic cell 
_LC1_C7  = LCELL( _EQ074);
  _EQ074 =  _LC5_A16 &  _LC6_C7
         #  _LC1_C12 &  _LC4_C7;

-- Node name is '|mux8x8:2|~22~2' = '|mux8x8:2|QOUT1~2' 
-- Equation name is '_LC1_C9', type is buried 
-- synthesized logic cell 
_LC1_C9  = LCELL( _EQ075);
  _EQ075 =  _LC1_C6 &  _LC3_C9
         #  _LC2_C9
         #  _LC1_C7;

-- Node name is '|mux8x8:2|~22~3' = '|mux8x8:2|QOUT1~3' 
-- Equation name is '_LC2_B9', type is buried 
-- synthesized logic cell 
_LC2_B9  = LCELL( _EQ076);
  _EQ076 =  _LC1_B8
         #  _LC3_B9
         #  _LC1_B10 &  _LC5_B9;

-- Node name is '|mux8x8:2|:22' = '|mux8x8:2|QOUT1' 
-- Equation name is '_LC5_C4', type is buried 
_LC5_C4  = LCELL( _EQ077);
  _EQ077 =  _LC1_C9
         #  _LC2_C11 &  _LC6_C4
         #  _LC2_B9;

-- Node name is '|mux8x8:2|~25~1' = '|mux8x8:2|QOUT2~1' 
-- Equation name is '_LC1_C21', type is buried 
-- synthesized logic cell 
_LC1_C21 = LCELL( _EQ078);
  _EQ078 =  _LC5_A16 &  _LC5_C21
         #  _LC1_C12 &  _LC3_C21;

-- Node name is '|mux8x8:2|~25~2' = '|mux8x8:2|QOUT2~2' 
-- Equation name is '_LC8_C24', type is buried 
-- synthesized logic cell 
_LC8_C24 = LCELL( _EQ079);
  _EQ079 =  _LC1_C6 &  _LC4_C24
         #  _LC2_C24
         #  _LC1_C21;

-- Node name is '|mux8x8:2|~25~3' = '|mux8x8:2|QOUT2~3' 
-- Equation name is '_LC7_B23', type is buried 
-- synthesized logic cell 
_LC7_B23 = LCELL( _EQ080);
  _EQ080 =  _LC1_B23
         #  _LC2_B24
         #  _LC1_B10 &  _LC3_B23;

-- Node name is '|mux8x8:2|:25' = '|mux8x8:2|QOUT2' 
-- Equation name is '_LC3_C13', type is buried 
_LC3_C13 = LCELL( _EQ081);
  _EQ081 =  _LC8_C24
         #  _LC2_C11 &  _LC6_C13
         #  _LC7_B23;

-- Node name is '|mux8x8:2|~24~1' = '|mux8x8:2|QOUT3~1' 
-- Equation name is '_LC2_A16', type is buried 
-- synthesized logic cell 
_LC2_A16 = LCELL( _EQ082);
  _EQ082 =  _LC5_A16 &  _LC6_A16
         #  _LC1_A24 &  _LC1_C12;

-- Node name is '|mux8x8:2|~24~2' = '|mux8x8:2|QOUT3~2' 
-- Equation name is '_LC1_A16', type is buried 
-- synthesized logic cell 
_LC1_A16 = LCELL( _EQ083);
  _EQ083 =  _LC1_C6 &  _LC4_A16
         #  _LC3_A16
         #  _LC2_A16;

-- Node name is '|mux8x8:2|~24~3' = '|mux8x8:2|QOUT3~3' 
-- Equation name is '_LC2_B17', type is buried 
-- synthesized logic cell 
_LC2_B17 = LCELL( _EQ084);
  _EQ084 =  _LC5_B17
         #  _LC1_B17
         #  _LC1_B10 &  _LC2_B21;

-- Node name is '|mux8x8:2|:24' = '|mux8x8:2|QOUT3' 
-- Equation name is '_LC7_A16', type is buried 
_LC7_A16 = LCELL( _EQ085);
  _EQ085 =  _LC1_A16
         #  _LC1_A14 &  _LC2_C11
         #  _LC2_B17;

-- Node name is '|mux8x8:2|~29~1' = '|mux8x8:2|QOUT4~1' 
-- Equation name is '_LC2_C10', type is buried 
-- synthesized logic cell 
_LC2_C10 = LCELL( _EQ086);
  _EQ086 =  _LC4_C1 &  _LC5_A16
         #  _LC1_C12 &  _LC5_C10;

-- Node name is '|mux8x8:2|~29~2' = '|mux8x8:2|QOUT4~2' 
-- Equation name is '_LC3_C10', type is buried 
-- synthesized logic cell 
_LC3_C10 = LCELL( _EQ087);
  _EQ087 =  _LC1_C5 &  _LC1_C6
         #  _LC1_C10
         #  _LC2_C10;

-- Node name is '|mux8x8:2|~29~3' = '|mux8x8:2|QOUT4~3' 
-- Equation name is '_LC2_B3', type is buried 
-- synthesized logic cell 
_LC2_B3  = LCELL( _EQ088);
  _EQ088 =  _LC5_B8
         #  _LC1_B3
         #  _LC1_B10 &  _LC5_B3;

-- Node name is '|mux8x8:2|:29' = '|mux8x8:2|QOUT4' 
-- Equation name is '_LC6_C10', type is buried 
_LC6_C10 = LCELL( _EQ089);
  _EQ089 =  _LC3_C10
         #  _LC2_C11 &  _LC4_C10
         #  _LC2_B3;

-- Node name is '|mux8x8:2|~28~1' = '|mux8x8:2|QOUT5~1' 
-- Equation name is '_LC1_C23', type is buried 
-- synthesized logic cell 
_LC1_C23 = LCELL( _EQ090);
  _EQ090 =  _LC5_A16 &  _LC6_C23
         #  _LC1_C12 &  _LC4_C23;

-- Node name is '|mux8x8:2|~28~2' = '|mux8x8:2|QOUT5~2' 
-- Equation name is '_LC2_C22', type is buried 
-- synthesized logic cell 
_LC2_C22 = LCELL( _EQ091);
  _EQ091 =  _LC1_C6 &  _LC7_C22
         #  _LC3_C22
         #  _LC1_C23;

-- Node name is '|mux8x8:2|~28~3' = '|mux8x8:2|QOUT5~3' 
-- Equation name is '_LC3_B17', type is buried 
-- synthesized logic cell 
_LC3_B17 = LCELL( _EQ092);
  _EQ092 =  _LC4_B17
         #  _LC6_B24
         #  _LC1_B10 &  _LC2_B22;

-- Node name is '|mux8x8:2|:28' = '|mux8x8:2|QOUT5' 
-- Equation name is '_LC5_C13', type is buried 
_LC5_C13 = LCELL( _EQ093);
  _EQ093 =  _LC2_C22
         #  _LC2_C11 &  _LC2_C13
         #  _LC3_B17;

-- Node name is '|mux8x8:2|~27~1' = '|mux8x8:2|QOUT6~1' 
-- Equation name is '_LC2_C23', type is buried 
-- synthesized logic cell 
_LC2_C23 = LCELL( _EQ094);
  _EQ094 =  _LC5_A16 &  _LC5_C23
         #  _LC1_C12 &  _LC3_C23;

-- Node name is '|mux8x8:2|~27~2' = '|mux8x8:2|QOUT6~2' 
-- Equation name is '_LC1_C24', type is buried 
-- synthesized logic cell 
_LC1_C24 = LCELL( _EQ095);
  _EQ095 =  _LC1_C6 &  _LC7_C24
         #  _LC3_C24
         #  _LC2_C23;

-- Node name is '|mux8x8:2|~27~3' = '|mux8x8:2|QOUT6~3' 
-- Equation name is '_LC2_B18', type is buried 
-- synthesized logic cell 
_LC2_B18 = LCELL( _EQ096);
  _EQ096 =  _LC3_B18
         #  _LC4_B24
         #  _LC1_B10 &  _LC8_B18;

-- Node name is '|mux8x8:2|:27' = '|mux8x8:2|QOUT6' 
-- Equation name is '_LC4_C13', type is buried 
_LC4_C13 = LCELL( _EQ097);
  _EQ097 =  _LC1_C24
         #  _LC1_C13 &  _LC2_C11
         #  _LC2_B18;

-- Node name is '|mux8x8:2|~26~1' = '|mux8x8:2|QOUT7~1' 
-- Equation name is '_LC3_C7', type is buried 
-- synthesized logic cell 
_LC3_C7  = LCELL( _EQ098);
  _EQ098 =  _LC5_A16 &  _LC5_C7
         #  _LC1_C12 &  _LC2_C7;

-- Node name is '|mux8x8:2|~26~2' = '|mux8x8:2|QOUT7~2' 
-- Equation name is '_LC3_C4', type is buried 
-- synthesized logic cell 
_LC3_C4  = LCELL( _EQ099);
  _EQ099 =  _LC1_C6 &  _LC7_C4
         #  _LC1_C4
         #  _LC3_C7;

-- Node name is '|mux8x8:2|~26~3' = '|mux8x8:2|QOUT7~3' 
-- Equation name is '_LC8_B8', type is buried 
-- synthesized logic cell 
_LC8_B8  = LCELL( _EQ100);
  _EQ100 =  _LC2_B8
         #  _LC1_B9
         #  _LC1_B10 &  _LC7_B8;

-- Node name is '|mux8x8:2|:26' = '|mux8x8:2|QOUT7' 
-- Equation name is '_LC2_C4', type is buried 
_LC2_C4  = LCELL( _EQ101);
  _EQ101 =  _LC3_C4
         #  _LC2_C11 &  _LC4_C4
         #  _LC8_B8;

-- Node name is '|shifr8:10|~26~1' = '|shifr8:10|A0~1' 
-- Equation name is '_LC4_A1', type is buried 
-- synthesized logic cell 
!_LC4_A1 = _LC4_A1~NOT;
_LC4_A1~NOT = LCELL( _EQ102);
  _EQ102 = !_LC1_A10 &  _LC7_A14
         # !_LC1_A10 &  _LC3_B3 & !_LC3_B20;

-- Node name is '|shifr8:10|:26' = '|shifr8:10|A0' 
-- Equation name is '_LC1_A1', type is buried 
_LC1_A1  = LCELL( _EQ103);
  _EQ103 =  _LC2_A21
         #  _LC1_A9 & !_LC2_A15
         # !_LC2_A15 & !_LC4_A1;

-- Node name is '|shifr8:10|~27~1' = '|shifr8:10|A1~1' 
-- Equation name is '_LC5_A1', type is buried 
-- synthesized logic cell 
!_LC5_A1 = _LC5_A1~NOT;
_LC5_A1~NOT = LCELL( _EQ104);
  _EQ104 =  _LC7_A14
         #  _LC3_B20;

-- Node name is '|shifr8:10|~27~2' = '|shifr8:10|A1~2' 
-- Equation name is '_LC6_A1', type is buried 
-- synthesized logic cell 
_LC6_A1  = LCELL( _EQ105);
  _EQ105 = !_LC1_A9 & !_LC1_A10;

-- Node name is '|shifr8:10|:27' = '|shifr8:10|A1' 
-- Equation name is '_LC2_A1', type is buried 
_LC2_A1  = LCELL( _EQ106);
  _EQ106 =  _LC2_A21
         #  _LC2_A15
         # !_LC5_A1 &  _LC6_A1;

-- Node name is '|shifr8:10|:28' = '|shifr8:10|A2' 
-- Equation name is '_LC1_A4', type is buried 
_LC1_A4  = LCELL( _EQ107);
  _EQ107 =  _LC1_A9
         #  _LC1_A10
         #  _LC2_A21
         #  _LC2_A15;

-- Node name is ':39' 
-- Equation name is '_LC3_A1', type is buried 
_LC3_A1  = LCELL( _EQ108);
  _EQ108 =  _LC1_A4
         #  _LC3_B3
         # !_LC5_A1
         #  _LC1_B5;



Project Informationc:\program files\max2work\20\fifolifokesh\fifolifokesh\cashmem.rpt

** COMPILATION SETTINGS & TIMES **

Processing Menu Commands
------------------------

Design Doctor                             = off

Logic Synthesis:

   Synthesis Type Used                    = Multi-Level

   Default Synthesis Style                = NORMAL

      Logic option settings in 'NORMAL' style for 'FLEX10K' family

      CARRY_CHAIN                         = ignore
      CARRY_CHAIN_LENGTH                  = 32
      CASCADE_CHAIN                       = ignore
      CASCADE_CHAIN_LENGTH                = 2
      DECOMPOSE_GATES                     = on
      DUPLICATE_LOGIC_EXTRACTION          = on
      MINIMIZATION                        = full
      MULTI_LEVEL_FACTORING               = on
      NOT_GATE_PUSH_BACK                  = on
      REDUCE_LOGIC                        = on
      REFACTORIZATION                     = on
      REGISTER_OPTIMIZATION               = on
      RESYNTHESIZE_NETWORK                = on
      SLOW_SLEW_RATE                      = off
      SUBFACTOR_EXTRACTION                = on
      IGNORE_SOFT_BUFFERS                 = on
      USE_LPM_FOR_AHDL_OPERATORS          = off

   Other logic synthesis settings:

      Automatic Global Clock              = on
      Automatic Global Clear              = on
      Automatic Global Preset             = on
      Automatic Global Output Enable      = on
      Automatic Fast I/O                  = off
      Automatic Register Packing          = off
      Automatic Open-Drain Pins           = on
      Automatic Implement in EAB          = off
      Optimize                            = 5

Default Timing Specifications: None

Cut All Bidir Feedback Timing Paths       = on
Cut All Clear & Preset Timing Paths       = on

Ignore Timing Assignments                 = off

Functional SNF Extractor                  = off

Linked SNF Extractor                      = off
Timing SNF Extractor                      = on
Optimize Timing SNF                       = off
Generate AHDL TDO File                    = off
Fitter Settings                           = NORMAL
Smart Recompile                           = off
Total Recompile                           = off

Interfaces Menu Commands
------------------------

EDIF Netlist Writer                       = off
Verilog Netlist Writer                    = off
VHDL Netlist Writer                       = off

Compilation Times
-----------------

   Compiler Netlist Extractor             00:00:00
   Database Builder                       00:00:00
   Logic Synthesizer                      00:00:00
   Partitioner                            00:00:01
   Fitter                                 00:00:00
   Timing SNF Extractor                   00:00:00
   Assembler                              00:00:00
   --------------------------             --------
   Total Time                             00:00:01


Memory Allocated
-----------------

Peak memory allocated during compilation  = 22,784K
