# do LogicDemo.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:25:28 on Apr 21,2021
# vcom -work work LogicUnit.vho 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package VITAL_Timing
# -- Loading package VITAL_Primitives
# -- Loading package cycloneive_atom_pack
# -- Loading package cycloneive_components
# -- Compiling entity LogicDemo1
# -- Compiling architecture structure of LogicDemo1
# End time: 16:25:29 on Apr 21,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:25:29 on Apr 21,2021
# vcom -work work Waveform.vwf.vht 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity LogicDemo1_vhd_vec_tst
# -- Compiling architecture LogicDemo1_arch of LogicDemo1_vhd_vec_tst
# ** Error: Waveform.vwf.vht(36): near "AND": (vcom-1576) expecting IDENTIFIER.
# ** Error: Waveform.vwf.vht(42): near "XOR": (vcom-1576) expecting IDENTIFIER.
# ** Error: Waveform.vwf.vht(58): near ",": syntax error
# ** Error: Waveform.vwf.vht(67): Statement cannot be labeled.
# ** Error: Waveform.vwf.vht(118): VHDL Compiler exiting
# End time: 16:25:29 on Apr 21,2021, Elapsed time: 0:00:00
# Errors: 5, Warnings: 0
# ** Error: c:/users/tiago/discod/intel/modelsim_ase/win32aloem/vcom failed.
# Executing ONERROR command at macro ./LogicDemo.do line 4
