PPA Report for sr_flip_flop.v (Module: sr_flip_flop)
==========================================

FPGA Device: xcku3p-ffva676-2-e (UltraScale+ 16nm Technology)

AREA METRICS:
------------
LUT Count: 2
FF Count: 7
IO Count: 7
Cell Count: 29

PERFORMANCE METRICS:
-------------------
Maximum Clock Frequency: 1004.02 MHz
Reg-to-Reg Critical Path Delay: 0.877 ns

POWER METRICS:
-------------
Total Power Consumption: 0.452 W
