#! /c/iverilog/bin/vvp
:ivl_version "0.9.5 " "(v0_9_5)";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_005A6598 .scope module, "Exercicio03" "Exercicio03" 2 85;
 .timescale 0 0;
v005F50F8_0 .var "addr", 0 0;
v005F5150_0 .var "clear", 0 0;
v005F51A8_0 .var "clk", 0 0;
v005F5200_0 .var "in", 0 7;
RS_005C138C .resolv tri, L_005F5F40, L_005F6410, C4<zzzzzzzz>, C4<zzzzzzzz>;
v005F5258_0 .net8 "out", 0 7, RS_005C138C; 2 drivers
v005F52B0_0 .var "rw", 0 0;
E_005BCDE0 .event posedge, v005B7928_0;
S_005A6510 .scope module, "mem1x81" "mem1x8" 2 92, 2 77, S_005A6598;
 .timescale 0 0;
v005F4EE8_0 .net "addr", 0 0, v005F50F8_0; 1 drivers
v005F4F40_0 .net "clear", 0 0, v005F5150_0; 1 drivers
v005F4F98_0 .net "clk", 0 0, v005F51A8_0; 1 drivers
v005F4FF0_0 .net "in", 0 7, v005F5200_0; 1 drivers
v005F5048_0 .alias "out", 0 7, v005F5258_0;
v005F50A0_0 .net "rw", 0 0, v005F52B0_0; 1 drivers
RS_005C135C .resolv tri, L_005F5468, L_005F5E90, C4<zzzz>, C4<zzzz>;
L_005F5F40 .part/pv RS_005C135C, 4, 4, 8;
L_005F5F98 .part v005F5200_0, 4, 4;
RS_005C102C .resolv tri, L_005F6150, L_005F6360, C4<zzzz>, C4<zzzz>;
L_005F6410 .part/pv RS_005C102C, 0, 4, 8;
L_005F6468 .part v005F5200_0, 0, 4;
S_005F0E70 .scope module, "mem1x41" "mem1x4" 2 80, 2 69, S_005A6510;
 .timescale 0 0;
v005F4CD8_0 .alias "addr", 0 0, v005F4EE8_0;
v005F4D30_0 .alias "clear", 0 0, v005F4F40_0;
v005F4D88_0 .alias "clk", 0 0, v005F4F98_0;
v005F4DE0_0 .net "in", 0 3, L_005F5F98; 1 drivers
v005F4E38_0 .net8 "out", 0 3, RS_005C135C; 2 drivers
v005F4E90_0 .alias "rw", 0 0, v005F50A0_0;
RS_005C132C .resolv tri, L_005F5308, L_005F53B8, C4<zz>, C4<zz>;
L_005F5468 .part/pv RS_005C132C, 2, 2, 4;
L_005F5CD8 .part L_005F5F98, 2, 2;
RS_005C11AC .resolv tri, L_005F5D30, L_005F5DE0, C4<zz>, C4<zz>;
L_005F5E90 .part/pv RS_005C11AC, 0, 2, 4;
L_005F5EE8 .part L_005F5F98, 0, 2;
S_005F11A0 .scope module, "mem1x21" "mem1x2" 2 72, 2 61, S_005F0E70;
 .timescale 0 0;
v005F4A98_0 .alias "addr", 0 0, v005F4EE8_0;
v005F4AF0_0 .alias "clear", 0 0, v005F4F40_0;
v005F4B48_0 .alias "clk", 0 0, v005F4F98_0;
v005F4BA0_0 .net "in", 0 1, L_005F5CD8; 1 drivers
v005F4BF8_0 .net8 "out", 0 1, RS_005C132C; 2 drivers
v005F4C50_0 .alias "rw", 0 0, v005F50A0_0;
L_005F5308 .part/pv L_005B2B60, 1, 1, 2;
L_005F5360 .part L_005F5CD8, 1, 1;
L_005F53B8 .part/pv L_005F54D8, 0, 1, 2;
L_005F5410 .part L_005F5CD8, 0, 1;
S_005F1338 .scope module, "mem1x11" "mem1x1" 2 64, 2 49, S_005F11A0;
 .timescale 0 0;
L_005B2AB8 .functor AND 1, v005F50F8_0, v005F51A8_0, v005F52B0_0, C4<1>;
L_005B2A80 .functor NOT 1, L_005F5360, C4<0>, C4<0>, C4<0>;
L_005B2B60 .functor AND 1, v005F50F8_0, v005F4678_0, C4<1>, C4<1>;
v005F4728_0 .alias "addr", 0 0, v005F4EE8_0;
v005F4780_0 .alias "clear", 0 0, v005F4F40_0;
v005F47D8_0 .alias "clk", 0 0, v005F4F98_0;
v005F4830_0 .net "in", 0 0, L_005F5360; 1 drivers
v005F4888_0 .net "notin", 0 0, L_005B2A80; 1 drivers
v005F48E0_0 .net "out", 0 0, L_005B2B60; 1 drivers
v005F4938_0 .net "q", 0 0, v005F4678_0; 1 drivers
v005F4990_0 .net "qnot", 0 0, v005F46D0_0; 1 drivers
v005F49E8_0 .alias "rw", 0 0, v005F50A0_0;
v005F4A40_0 .net "tmp1", 0 0, L_005B2AB8; 1 drivers
S_005F13C0 .scope module, "jfkff1" "jkff" 2 56, 2 5, S_005F1338;
 .timescale 0 0;
v005F44C0_0 .alias "clear", 0 0, v005F4F40_0;
v005F4518_0 .alias "clk", 0 0, v005F4A40_0;
v005F4570_0 .alias "j", 0 0, v005F4830_0;
v005F45C8_0 .alias "k", 0 0, v005F4888_0;
v005F4620_0 .net "preset", 0 0, C4<0>; 1 drivers
v005F4678_0 .var "q", 0 0;
v005F46D0_0 .var "qnot", 0 0;
E_005BFD40 .event posedge, v005F4518_0;
S_005F1228 .scope module, "mem1x12" "mem1x1" 2 65, 2 49, S_005F11A0;
 .timescale 0 0;
L_005B2C08 .functor AND 1, v005F50F8_0, v005F51A8_0, v005F52B0_0, C4<1>;
L_005B2C78 .functor NOT 1, L_005F5410, C4<0>, C4<0>, C4<0>;
L_005F54D8 .functor AND 1, v005F50F8_0, v005F40A0_0, C4<1>, C4<1>;
v005F4150_0 .alias "addr", 0 0, v005F4EE8_0;
v005F41A8_0 .alias "clear", 0 0, v005F4F40_0;
v005F4200_0 .alias "clk", 0 0, v005F4F98_0;
v005F4258_0 .net "in", 0 0, L_005F5410; 1 drivers
v005F42B0_0 .net "notin", 0 0, L_005B2C78; 1 drivers
v005F4308_0 .net "out", 0 0, L_005F54D8; 1 drivers
v005F4360_0 .net "q", 0 0, v005F40A0_0; 1 drivers
v005F43B8_0 .net "qnot", 0 0, v005F40F8_0; 1 drivers
v005F4410_0 .alias "rw", 0 0, v005F50A0_0;
v005F4468_0 .net "tmp1", 0 0, L_005B2C08; 1 drivers
S_005F12B0 .scope module, "jfkff1" "jkff" 2 56, 2 5, S_005F1228;
 .timescale 0 0;
v005F3EE8_0 .alias "clear", 0 0, v005F4F40_0;
v005F3F40_0 .alias "clk", 0 0, v005F4468_0;
v005F3F98_0 .alias "j", 0 0, v005F4258_0;
v005F3FF0_0 .alias "k", 0 0, v005F42B0_0;
v005F4048_0 .net "preset", 0 0, C4<0>; 1 drivers
v005F40A0_0 .var "q", 0 0;
v005F40F8_0 .var "qnot", 0 0;
E_005BFC60 .event posedge, v005F3F40_0;
S_005F0EF8 .scope module, "mem1x22" "mem1x2" 2 73, 2 61, S_005F0E70;
 .timescale 0 0;
v005F3CD8_0 .alias "addr", 0 0, v005F4EE8_0;
v005F3D30_0 .alias "clear", 0 0, v005F4F40_0;
v005F3D88_0 .alias "clk", 0 0, v005F4F98_0;
v005F3DE0_0 .net "in", 0 1, L_005F5EE8; 1 drivers
v005F3E38_0 .net8 "out", 0 1, RS_005C11AC; 2 drivers
v005F3E90_0 .alias "rw", 0 0, v005F50A0_0;
L_005F5D30 .part/pv L_005F5708, 1, 1, 2;
L_005F5D88 .part L_005F5EE8, 1, 1;
L_005F5DE0 .part/pv L_005F58C8, 0, 1, 2;
L_005F5E38 .part L_005F5EE8, 0, 1;
S_005F1090 .scope module, "mem1x11" "mem1x1" 2 64, 2 49, S_005F0EF8;
 .timescale 0 0;
L_005F55F0 .functor AND 1, v005F50F8_0, v005F51A8_0, v005F52B0_0, C4<1>;
L_005F5660 .functor NOT 1, L_005F5D88, C4<0>, C4<0>, C4<0>;
L_005F5708 .functor AND 1, v005F50F8_0, v005F3888_0, C4<1>, C4<1>;
v005F3938_0 .alias "addr", 0 0, v005F4EE8_0;
v005F3990_0 .alias "clear", 0 0, v005F4F40_0;
v005F39E8_0 .alias "clk", 0 0, v005F4F98_0;
v005F3A40_0 .net "in", 0 0, L_005F5D88; 1 drivers
v005F3A98_0 .net "notin", 0 0, L_005F5660; 1 drivers
v005F3AF0_0 .net "out", 0 0, L_005F5708; 1 drivers
v005F3B48_0 .net "q", 0 0, v005F3888_0; 1 drivers
v005F3BA0_0 .net "qnot", 0 0, v005F38E0_0; 1 drivers
v005F3BF8_0 .alias "rw", 0 0, v005F50A0_0;
v005F3C50_0 .net "tmp1", 0 0, L_005F55F0; 1 drivers
S_005F1118 .scope module, "jfkff1" "jkff" 2 56, 2 5, S_005F1090;
 .timescale 0 0;
v005F36D0_0 .alias "clear", 0 0, v005F4F40_0;
v005F3728_0 .alias "clk", 0 0, v005F3C50_0;
v005F3780_0 .alias "j", 0 0, v005F3A40_0;
v005F37D8_0 .alias "k", 0 0, v005F3A98_0;
v005F3830_0 .net "preset", 0 0, C4<0>; 1 drivers
v005F3888_0 .var "q", 0 0;
v005F38E0_0 .var "qnot", 0 0;
E_005BFBA0 .event posedge, v005F3728_0;
S_005F0F80 .scope module, "mem1x12" "mem1x1" 2 65, 2 49, S_005F0EF8;
 .timescale 0 0;
L_005F57B0 .functor AND 1, v005F50F8_0, v005F51A8_0, v005F52B0_0, C4<1>;
L_005F5820 .functor NOT 1, L_005F5E38, C4<0>, C4<0>, C4<0>;
L_005F58C8 .functor AND 1, v005F50F8_0, v005F32B0_0, C4<1>, C4<1>;
v005F3360_0 .alias "addr", 0 0, v005F4EE8_0;
v005F33B8_0 .alias "clear", 0 0, v005F4F40_0;
v005F3410_0 .alias "clk", 0 0, v005F4F98_0;
v005F3468_0 .net "in", 0 0, L_005F5E38; 1 drivers
v005F34C0_0 .net "notin", 0 0, L_005F5820; 1 drivers
v005F3518_0 .net "out", 0 0, L_005F58C8; 1 drivers
v005F3570_0 .net "q", 0 0, v005F32B0_0; 1 drivers
v005F35C8_0 .net "qnot", 0 0, v005F3308_0; 1 drivers
v005F3620_0 .alias "rw", 0 0, v005F50A0_0;
v005F3678_0 .net "tmp1", 0 0, L_005F57B0; 1 drivers
S_005F1008 .scope module, "jfkff1" "jkff" 2 56, 2 5, S_005F0F80;
 .timescale 0 0;
v005F30F8_0 .alias "clear", 0 0, v005F4F40_0;
v005F3150_0 .alias "clk", 0 0, v005F3678_0;
v005F31A8_0 .alias "j", 0 0, v005F3468_0;
v005F3200_0 .alias "k", 0 0, v005F34C0_0;
v005F3258_0 .net "preset", 0 0, C4<0>; 1 drivers
v005F32B0_0 .var "q", 0 0;
v005F3308_0 .var "qnot", 0 0;
E_005BFAA0 .event posedge, v005F3150_0;
S_005A6488 .scope module, "mem1x42" "mem1x4" 2 81, 2 69, S_005A6510;
 .timescale 0 0;
v005F2EE8_0 .alias "addr", 0 0, v005F4EE8_0;
v005F2F40_0 .alias "clear", 0 0, v005F4F40_0;
v005F2F98_0 .alias "clk", 0 0, v005F4F98_0;
v005F2FF0_0 .net "in", 0 3, L_005F6468; 1 drivers
v005F3048_0 .net8 "out", 0 3, RS_005C102C; 2 drivers
v005F30A0_0 .alias "rw", 0 0, v005F50A0_0;
RS_005C0FFC .resolv tri, L_005F5FF0, L_005F60A0, C4<zz>, C4<zz>;
L_005F6150 .part/pv RS_005C0FFC, 2, 2, 4;
L_005F61A8 .part L_005F6468, 2, 2;
RS_005C0E7C .resolv tri, L_005F6200, L_005F62B0, C4<zz>, C4<zz>;
L_005F6360 .part/pv RS_005C0E7C, 0, 2, 4;
L_005F63B8 .part L_005F6468, 0, 2;
S_005A6730 .scope module, "mem1x21" "mem1x2" 2 72, 2 61, S_005A6488;
 .timescale 0 0;
v005F2CD8_0 .alias "addr", 0 0, v005F4EE8_0;
v005F2D30_0 .alias "clear", 0 0, v005F4F40_0;
v005F2D88_0 .alias "clk", 0 0, v005F4F98_0;
v005F2DE0_0 .net "in", 0 1, L_005F61A8; 1 drivers
v005F2E38_0 .net8 "out", 0 1, RS_005C0FFC; 2 drivers
v005F2E90_0 .alias "rw", 0 0, v005F50A0_0;
L_005F5FF0 .part/pv L_005F5BD8, 1, 1, 2;
L_005F6048 .part L_005F61A8, 1, 1;
L_005F60A0 .part/pv L_005F6DB8, 0, 1, 2;
L_005F60F8 .part L_005F61A8, 0, 1;
S_005F0D60 .scope module, "mem1x11" "mem1x1" 2 64, 2 49, S_005A6730;
 .timescale 0 0;
L_005F5AC0 .functor AND 1, v005F50F8_0, v005F51A8_0, v005F52B0_0, C4<1>;
L_005F5B30 .functor NOT 1, L_005F6048, C4<0>, C4<0>, C4<0>;
L_005F5BD8 .functor AND 1, v005F50F8_0, v005F0888_0, C4<1>, C4<1>;
v005F0938_0 .alias "addr", 0 0, v005F4EE8_0;
v005F0990_0 .alias "clear", 0 0, v005F4F40_0;
v005F09E8_0 .alias "clk", 0 0, v005F4F98_0;
v005F0A40_0 .net "in", 0 0, L_005F6048; 1 drivers
v005F0A98_0 .net "notin", 0 0, L_005F5B30; 1 drivers
v005F0AF0_0 .net "out", 0 0, L_005F5BD8; 1 drivers
v005F0B48_0 .net "q", 0 0, v005F0888_0; 1 drivers
v005F0BA0_0 .net "qnot", 0 0, v005F08E0_0; 1 drivers
v005F0BF8_0 .alias "rw", 0 0, v005F50A0_0;
v005F0C50_0 .net "tmp1", 0 0, L_005F5AC0; 1 drivers
S_005F0DE8 .scope module, "jfkff1" "jkff" 2 56, 2 5, S_005F0D60;
 .timescale 0 0;
v005F06D0_0 .alias "clear", 0 0, v005F4F40_0;
v005F0728_0 .alias "clk", 0 0, v005F0C50_0;
v005F0780_0 .alias "j", 0 0, v005F0A40_0;
v005F07D8_0 .alias "k", 0 0, v005F0A98_0;
v005F0830_0 .net "preset", 0 0, C4<0>; 1 drivers
v005F0888_0 .var "q", 0 0;
v005F08E0_0 .var "qnot", 0 0;
E_005BF9E0 .event posedge, v005F0728_0;
S_005A66A8 .scope module, "mem1x12" "mem1x1" 2 65, 2 49, S_005A6730;
 .timescale 0 0;
L_005F5C80 .functor AND 1, v005F50F8_0, v005F51A8_0, v005F52B0_0, C4<1>;
L_005F6D10 .functor NOT 1, L_005F60F8, C4<0>, C4<0>, C4<0>;
L_005F6DB8 .functor AND 1, v005F50F8_0, v005F02B0_0, C4<1>, C4<1>;
v005F0360_0 .alias "addr", 0 0, v005F4EE8_0;
v005F03B8_0 .alias "clear", 0 0, v005F4F40_0;
v005F0410_0 .alias "clk", 0 0, v005F4F98_0;
v005F0468_0 .net "in", 0 0, L_005F60F8; 1 drivers
v005F04C0_0 .net "notin", 0 0, L_005F6D10; 1 drivers
v005F0518_0 .net "out", 0 0, L_005F6DB8; 1 drivers
v005F0570_0 .net "q", 0 0, v005F02B0_0; 1 drivers
v005F05C8_0 .net "qnot", 0 0, v005F0308_0; 1 drivers
v005F0620_0 .alias "rw", 0 0, v005F50A0_0;
v005F0678_0 .net "tmp1", 0 0, L_005F5C80; 1 drivers
S_005F0CD8 .scope module, "jfkff1" "jkff" 2 56, 2 5, S_005A66A8;
 .timescale 0 0;
v005F00F8_0 .alias "clear", 0 0, v005F4F40_0;
v005F0150_0 .alias "clk", 0 0, v005F0678_0;
v005F01A8_0 .alias "j", 0 0, v005F0468_0;
v005F0200_0 .alias "k", 0 0, v005F04C0_0;
v005F0258_0 .net "preset", 0 0, C4<0>; 1 drivers
v005F02B0_0 .var "q", 0 0;
v005F0308_0 .var "qnot", 0 0;
E_005BC880 .event posedge, v005F0150_0;
S_005A6378 .scope module, "mem1x22" "mem1x2" 2 73, 2 61, S_005A6488;
 .timescale 0 0;
v005EFEE8_0 .alias "addr", 0 0, v005F4EE8_0;
v005EFF40_0 .alias "clear", 0 0, v005F4F40_0;
v005EFF98_0 .alias "clk", 0 0, v005F4F98_0;
v005EFFF0_0 .net "in", 0 1, L_005F63B8; 1 drivers
v005F0048_0 .net8 "out", 0 1, RS_005C0E7C; 2 drivers
v005F00A0_0 .alias "rw", 0 0, v005F50A0_0;
L_005F6200 .part/pv L_005F6FE8, 1, 1, 2;
L_005F6258 .part L_005F63B8, 1, 1;
L_005F62B0 .part/pv L_005F71A8, 0, 1, 2;
L_005F6308 .part L_005F63B8, 0, 1;
S_005A6400 .scope module, "mem1x11" "mem1x1" 2 64, 2 49, S_005A6378;
 .timescale 0 0;
L_005F6ED0 .functor AND 1, v005F50F8_0, v005F51A8_0, v005F52B0_0, C4<1>;
L_005F6F40 .functor NOT 1, L_005F6258, C4<0>, C4<0>, C4<0>;
L_005F6FE8 .functor AND 1, v005F50F8_0, v005B7DA0_0, C4<1>, C4<1>;
v005B7E50_0 .alias "addr", 0 0, v005F4EE8_0;
v005B7EA8_0 .alias "clear", 0 0, v005F4F40_0;
v005B7F00_0 .alias "clk", 0 0, v005F4F98_0;
v005B7F58_0 .net "in", 0 0, L_005F6258; 1 drivers
v005EFCD8_0 .net "notin", 0 0, L_005F6F40; 1 drivers
v005EFD30_0 .net "out", 0 0, L_005F6FE8; 1 drivers
v005EFD88_0 .net "q", 0 0, v005B7DA0_0; 1 drivers
v005EFDE0_0 .net "qnot", 0 0, v005B7DF8_0; 1 drivers
v005EFE38_0 .alias "rw", 0 0, v005F50A0_0;
v005EFE90_0 .net "tmp1", 0 0, L_005F6ED0; 1 drivers
S_005A67B8 .scope module, "jfkff1" "jkff" 2 56, 2 5, S_005A6400;
 .timescale 0 0;
v005B7BE8_0 .alias "clear", 0 0, v005F4F40_0;
v005B7C40_0 .alias "clk", 0 0, v005EFE90_0;
v005B7C98_0 .alias "j", 0 0, v005B7F58_0;
v005B7CF0_0 .alias "k", 0 0, v005EFCD8_0;
v005B7D48_0 .net "preset", 0 0, C4<0>; 1 drivers
v005B7DA0_0 .var "q", 0 0;
v005B7DF8_0 .var "qnot", 0 0;
E_005BCCE0 .event posedge, v005B7C40_0;
S_005A62F0 .scope module, "mem1x12" "mem1x1" 2 65, 2 49, S_005A6378;
 .timescale 0 0;
L_005F7090 .functor AND 1, v005F50F8_0, v005F51A8_0, v005F52B0_0, C4<1>;
L_005F7100 .functor NOT 1, L_005F6308, C4<0>, C4<0>, C4<0>;
L_005F71A8 .functor AND 1, v005F50F8_0, v005B77C8_0, C4<1>, C4<1>;
v005B7878_0 .alias "addr", 0 0, v005F4EE8_0;
v005B78D0_0 .alias "clear", 0 0, v005F4F40_0;
v005B7928_0 .alias "clk", 0 0, v005F4F98_0;
v005B7980_0 .net "in", 0 0, L_005F6308; 1 drivers
v005B79D8_0 .net "notin", 0 0, L_005F7100; 1 drivers
v005B7A30_0 .net "out", 0 0, L_005F71A8; 1 drivers
v005B7A88_0 .net "q", 0 0, v005B77C8_0; 1 drivers
v005B7AE0_0 .net "qnot", 0 0, v005B7820_0; 1 drivers
v005B7B38_0 .alias "rw", 0 0, v005F50A0_0;
v005B7B90_0 .net "tmp1", 0 0, L_005F7090; 1 drivers
S_005A6268 .scope module, "jfkff1" "jkff" 2 56, 2 5, S_005A62F0;
 .timescale 0 0;
v005B7610_0 .alias "clear", 0 0, v005F4F40_0;
v005B7668_0 .alias "clk", 0 0, v005B7B90_0;
v005B76C0_0 .alias "j", 0 0, v005B7980_0;
v005B7718_0 .alias "k", 0 0, v005B79D8_0;
v005B7770_0 .net "preset", 0 0, C4<0>; 1 drivers
v005B77C8_0 .var "q", 0 0;
v005B7820_0 .var "qnot", 0 0;
E_005BCE00 .event posedge, v005B7668_0;
    .scope S_005F13C0;
T_0 ;
    %set/v v005F4678_0, 0, 1;
    %end;
    .thread T_0;
    .scope S_005F13C0;
T_1 ;
    %set/v v005F46D0_0, 1, 1;
    %end;
    .thread T_1;
    .scope S_005F13C0;
T_2 ;
    %delay 5, 0;
    %load/v 8, v005F44C0_0, 1;
    %jmp/0xz  T_2.0, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v005F4678_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v005F46D0_0, 0, 1;
    %jmp T_2.1;
T_2.0 ;
    %load/v 8, v005F4620_0, 1;
    %jmp/0xz  T_2.2, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v005F4678_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v005F46D0_0, 0, 0;
T_2.2 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_005F13C0;
T_3 ;
    %wait E_005BFD40;
    %load/v 8, v005F4570_0, 1;
    %load/v 9, v005F45C8_0, 1;
    %inv 9, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_3.0, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v005F4678_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v005F46D0_0, 0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/v 8, v005F4570_0, 1;
    %inv 8, 1;
    %load/v 9, v005F45C8_0, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_3.2, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v005F4678_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v005F46D0_0, 0, 1;
    %jmp T_3.3;
T_3.2 ;
    %load/v 8, v005F4570_0, 1;
    %load/v 9, v005F45C8_0, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_3.4, 8;
    %load/v 8, v005F4678_0, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v005F4678_0, 0, 8;
    %load/v 8, v005F46D0_0, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v005F46D0_0, 0, 8;
    %jmp T_3.5;
T_3.4 ;
    %load/v 8, v005F44C0_0, 1;
    %inv 8, 1;
    %jmp/0xz  T_3.6, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v005F4678_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v005F46D0_0, 0, 1;
    %jmp T_3.7;
T_3.6 ;
    %load/v 8, v005F4620_0, 1;
    %inv 8, 1;
    %jmp/0xz  T_3.8, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v005F4678_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v005F46D0_0, 0, 0;
T_3.8 ;
T_3.7 ;
T_3.5 ;
T_3.3 ;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_005F12B0;
T_4 ;
    %set/v v005F40A0_0, 0, 1;
    %end;
    .thread T_4;
    .scope S_005F12B0;
T_5 ;
    %set/v v005F40F8_0, 1, 1;
    %end;
    .thread T_5;
    .scope S_005F12B0;
T_6 ;
    %delay 5, 0;
    %load/v 8, v005F3EE8_0, 1;
    %jmp/0xz  T_6.0, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v005F40A0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v005F40F8_0, 0, 1;
    %jmp T_6.1;
T_6.0 ;
    %load/v 8, v005F4048_0, 1;
    %jmp/0xz  T_6.2, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v005F40A0_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v005F40F8_0, 0, 0;
T_6.2 ;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_005F12B0;
T_7 ;
    %wait E_005BFC60;
    %load/v 8, v005F3F98_0, 1;
    %load/v 9, v005F3FF0_0, 1;
    %inv 9, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_7.0, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v005F40A0_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v005F40F8_0, 0, 0;
    %jmp T_7.1;
T_7.0 ;
    %load/v 8, v005F3F98_0, 1;
    %inv 8, 1;
    %load/v 9, v005F3FF0_0, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_7.2, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v005F40A0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v005F40F8_0, 0, 1;
    %jmp T_7.3;
T_7.2 ;
    %load/v 8, v005F3F98_0, 1;
    %load/v 9, v005F3FF0_0, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_7.4, 8;
    %load/v 8, v005F40A0_0, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v005F40A0_0, 0, 8;
    %load/v 8, v005F40F8_0, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v005F40F8_0, 0, 8;
    %jmp T_7.5;
T_7.4 ;
    %load/v 8, v005F3EE8_0, 1;
    %inv 8, 1;
    %jmp/0xz  T_7.6, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v005F40A0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v005F40F8_0, 0, 1;
    %jmp T_7.7;
T_7.6 ;
    %load/v 8, v005F4048_0, 1;
    %inv 8, 1;
    %jmp/0xz  T_7.8, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v005F40A0_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v005F40F8_0, 0, 0;
T_7.8 ;
T_7.7 ;
T_7.5 ;
T_7.3 ;
T_7.1 ;
    %jmp T_7;
    .thread T_7;
    .scope S_005F1118;
T_8 ;
    %set/v v005F3888_0, 0, 1;
    %end;
    .thread T_8;
    .scope S_005F1118;
T_9 ;
    %set/v v005F38E0_0, 1, 1;
    %end;
    .thread T_9;
    .scope S_005F1118;
T_10 ;
    %delay 5, 0;
    %load/v 8, v005F36D0_0, 1;
    %jmp/0xz  T_10.0, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v005F3888_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v005F38E0_0, 0, 1;
    %jmp T_10.1;
T_10.0 ;
    %load/v 8, v005F3830_0, 1;
    %jmp/0xz  T_10.2, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v005F3888_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v005F38E0_0, 0, 0;
T_10.2 ;
T_10.1 ;
    %jmp T_10;
    .thread T_10;
    .scope S_005F1118;
T_11 ;
    %wait E_005BFBA0;
    %load/v 8, v005F3780_0, 1;
    %load/v 9, v005F37D8_0, 1;
    %inv 9, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_11.0, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v005F3888_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v005F38E0_0, 0, 0;
    %jmp T_11.1;
T_11.0 ;
    %load/v 8, v005F3780_0, 1;
    %inv 8, 1;
    %load/v 9, v005F37D8_0, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_11.2, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v005F3888_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v005F38E0_0, 0, 1;
    %jmp T_11.3;
T_11.2 ;
    %load/v 8, v005F3780_0, 1;
    %load/v 9, v005F37D8_0, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_11.4, 8;
    %load/v 8, v005F3888_0, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v005F3888_0, 0, 8;
    %load/v 8, v005F38E0_0, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v005F38E0_0, 0, 8;
    %jmp T_11.5;
T_11.4 ;
    %load/v 8, v005F36D0_0, 1;
    %inv 8, 1;
    %jmp/0xz  T_11.6, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v005F3888_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v005F38E0_0, 0, 1;
    %jmp T_11.7;
T_11.6 ;
    %load/v 8, v005F3830_0, 1;
    %inv 8, 1;
    %jmp/0xz  T_11.8, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v005F3888_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v005F38E0_0, 0, 0;
T_11.8 ;
T_11.7 ;
T_11.5 ;
T_11.3 ;
T_11.1 ;
    %jmp T_11;
    .thread T_11;
    .scope S_005F1008;
T_12 ;
    %set/v v005F32B0_0, 0, 1;
    %end;
    .thread T_12;
    .scope S_005F1008;
T_13 ;
    %set/v v005F3308_0, 1, 1;
    %end;
    .thread T_13;
    .scope S_005F1008;
T_14 ;
    %delay 5, 0;
    %load/v 8, v005F30F8_0, 1;
    %jmp/0xz  T_14.0, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v005F32B0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v005F3308_0, 0, 1;
    %jmp T_14.1;
T_14.0 ;
    %load/v 8, v005F3258_0, 1;
    %jmp/0xz  T_14.2, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v005F32B0_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v005F3308_0, 0, 0;
T_14.2 ;
T_14.1 ;
    %jmp T_14;
    .thread T_14;
    .scope S_005F1008;
T_15 ;
    %wait E_005BFAA0;
    %load/v 8, v005F31A8_0, 1;
    %load/v 9, v005F3200_0, 1;
    %inv 9, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_15.0, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v005F32B0_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v005F3308_0, 0, 0;
    %jmp T_15.1;
T_15.0 ;
    %load/v 8, v005F31A8_0, 1;
    %inv 8, 1;
    %load/v 9, v005F3200_0, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_15.2, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v005F32B0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v005F3308_0, 0, 1;
    %jmp T_15.3;
T_15.2 ;
    %load/v 8, v005F31A8_0, 1;
    %load/v 9, v005F3200_0, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_15.4, 8;
    %load/v 8, v005F32B0_0, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v005F32B0_0, 0, 8;
    %load/v 8, v005F3308_0, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v005F3308_0, 0, 8;
    %jmp T_15.5;
T_15.4 ;
    %load/v 8, v005F30F8_0, 1;
    %inv 8, 1;
    %jmp/0xz  T_15.6, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v005F32B0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v005F3308_0, 0, 1;
    %jmp T_15.7;
T_15.6 ;
    %load/v 8, v005F3258_0, 1;
    %inv 8, 1;
    %jmp/0xz  T_15.8, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v005F32B0_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v005F3308_0, 0, 0;
T_15.8 ;
T_15.7 ;
T_15.5 ;
T_15.3 ;
T_15.1 ;
    %jmp T_15;
    .thread T_15;
    .scope S_005F0DE8;
T_16 ;
    %set/v v005F0888_0, 0, 1;
    %end;
    .thread T_16;
    .scope S_005F0DE8;
T_17 ;
    %set/v v005F08E0_0, 1, 1;
    %end;
    .thread T_17;
    .scope S_005F0DE8;
T_18 ;
    %delay 5, 0;
    %load/v 8, v005F06D0_0, 1;
    %jmp/0xz  T_18.0, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v005F0888_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v005F08E0_0, 0, 1;
    %jmp T_18.1;
T_18.0 ;
    %load/v 8, v005F0830_0, 1;
    %jmp/0xz  T_18.2, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v005F0888_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v005F08E0_0, 0, 0;
T_18.2 ;
T_18.1 ;
    %jmp T_18;
    .thread T_18;
    .scope S_005F0DE8;
T_19 ;
    %wait E_005BF9E0;
    %load/v 8, v005F0780_0, 1;
    %load/v 9, v005F07D8_0, 1;
    %inv 9, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_19.0, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v005F0888_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v005F08E0_0, 0, 0;
    %jmp T_19.1;
T_19.0 ;
    %load/v 8, v005F0780_0, 1;
    %inv 8, 1;
    %load/v 9, v005F07D8_0, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_19.2, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v005F0888_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v005F08E0_0, 0, 1;
    %jmp T_19.3;
T_19.2 ;
    %load/v 8, v005F0780_0, 1;
    %load/v 9, v005F07D8_0, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_19.4, 8;
    %load/v 8, v005F0888_0, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v005F0888_0, 0, 8;
    %load/v 8, v005F08E0_0, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v005F08E0_0, 0, 8;
    %jmp T_19.5;
T_19.4 ;
    %load/v 8, v005F06D0_0, 1;
    %inv 8, 1;
    %jmp/0xz  T_19.6, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v005F0888_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v005F08E0_0, 0, 1;
    %jmp T_19.7;
T_19.6 ;
    %load/v 8, v005F0830_0, 1;
    %inv 8, 1;
    %jmp/0xz  T_19.8, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v005F0888_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v005F08E0_0, 0, 0;
T_19.8 ;
T_19.7 ;
T_19.5 ;
T_19.3 ;
T_19.1 ;
    %jmp T_19;
    .thread T_19;
    .scope S_005F0CD8;
T_20 ;
    %set/v v005F02B0_0, 0, 1;
    %end;
    .thread T_20;
    .scope S_005F0CD8;
T_21 ;
    %set/v v005F0308_0, 1, 1;
    %end;
    .thread T_21;
    .scope S_005F0CD8;
T_22 ;
    %delay 5, 0;
    %load/v 8, v005F00F8_0, 1;
    %jmp/0xz  T_22.0, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v005F02B0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v005F0308_0, 0, 1;
    %jmp T_22.1;
T_22.0 ;
    %load/v 8, v005F0258_0, 1;
    %jmp/0xz  T_22.2, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v005F02B0_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v005F0308_0, 0, 0;
T_22.2 ;
T_22.1 ;
    %jmp T_22;
    .thread T_22;
    .scope S_005F0CD8;
T_23 ;
    %wait E_005BC880;
    %load/v 8, v005F01A8_0, 1;
    %load/v 9, v005F0200_0, 1;
    %inv 9, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_23.0, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v005F02B0_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v005F0308_0, 0, 0;
    %jmp T_23.1;
T_23.0 ;
    %load/v 8, v005F01A8_0, 1;
    %inv 8, 1;
    %load/v 9, v005F0200_0, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_23.2, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v005F02B0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v005F0308_0, 0, 1;
    %jmp T_23.3;
T_23.2 ;
    %load/v 8, v005F01A8_0, 1;
    %load/v 9, v005F0200_0, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_23.4, 8;
    %load/v 8, v005F02B0_0, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v005F02B0_0, 0, 8;
    %load/v 8, v005F0308_0, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v005F0308_0, 0, 8;
    %jmp T_23.5;
T_23.4 ;
    %load/v 8, v005F00F8_0, 1;
    %inv 8, 1;
    %jmp/0xz  T_23.6, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v005F02B0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v005F0308_0, 0, 1;
    %jmp T_23.7;
T_23.6 ;
    %load/v 8, v005F0258_0, 1;
    %inv 8, 1;
    %jmp/0xz  T_23.8, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v005F02B0_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v005F0308_0, 0, 0;
T_23.8 ;
T_23.7 ;
T_23.5 ;
T_23.3 ;
T_23.1 ;
    %jmp T_23;
    .thread T_23;
    .scope S_005A67B8;
T_24 ;
    %set/v v005B7DA0_0, 0, 1;
    %end;
    .thread T_24;
    .scope S_005A67B8;
T_25 ;
    %set/v v005B7DF8_0, 1, 1;
    %end;
    .thread T_25;
    .scope S_005A67B8;
T_26 ;
    %delay 5, 0;
    %load/v 8, v005B7BE8_0, 1;
    %jmp/0xz  T_26.0, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v005B7DA0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v005B7DF8_0, 0, 1;
    %jmp T_26.1;
T_26.0 ;
    %load/v 8, v005B7D48_0, 1;
    %jmp/0xz  T_26.2, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v005B7DA0_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v005B7DF8_0, 0, 0;
T_26.2 ;
T_26.1 ;
    %jmp T_26;
    .thread T_26;
    .scope S_005A67B8;
T_27 ;
    %wait E_005BCCE0;
    %load/v 8, v005B7C98_0, 1;
    %load/v 9, v005B7CF0_0, 1;
    %inv 9, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_27.0, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v005B7DA0_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v005B7DF8_0, 0, 0;
    %jmp T_27.1;
T_27.0 ;
    %load/v 8, v005B7C98_0, 1;
    %inv 8, 1;
    %load/v 9, v005B7CF0_0, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_27.2, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v005B7DA0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v005B7DF8_0, 0, 1;
    %jmp T_27.3;
T_27.2 ;
    %load/v 8, v005B7C98_0, 1;
    %load/v 9, v005B7CF0_0, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_27.4, 8;
    %load/v 8, v005B7DA0_0, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v005B7DA0_0, 0, 8;
    %load/v 8, v005B7DF8_0, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v005B7DF8_0, 0, 8;
    %jmp T_27.5;
T_27.4 ;
    %load/v 8, v005B7BE8_0, 1;
    %inv 8, 1;
    %jmp/0xz  T_27.6, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v005B7DA0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v005B7DF8_0, 0, 1;
    %jmp T_27.7;
T_27.6 ;
    %load/v 8, v005B7D48_0, 1;
    %inv 8, 1;
    %jmp/0xz  T_27.8, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v005B7DA0_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v005B7DF8_0, 0, 0;
T_27.8 ;
T_27.7 ;
T_27.5 ;
T_27.3 ;
T_27.1 ;
    %jmp T_27;
    .thread T_27;
    .scope S_005A6268;
T_28 ;
    %set/v v005B77C8_0, 0, 1;
    %end;
    .thread T_28;
    .scope S_005A6268;
T_29 ;
    %set/v v005B7820_0, 1, 1;
    %end;
    .thread T_29;
    .scope S_005A6268;
T_30 ;
    %delay 5, 0;
    %load/v 8, v005B7610_0, 1;
    %jmp/0xz  T_30.0, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v005B77C8_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v005B7820_0, 0, 1;
    %jmp T_30.1;
T_30.0 ;
    %load/v 8, v005B7770_0, 1;
    %jmp/0xz  T_30.2, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v005B77C8_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v005B7820_0, 0, 0;
T_30.2 ;
T_30.1 ;
    %jmp T_30;
    .thread T_30;
    .scope S_005A6268;
T_31 ;
    %wait E_005BCE00;
    %load/v 8, v005B76C0_0, 1;
    %load/v 9, v005B7718_0, 1;
    %inv 9, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_31.0, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v005B77C8_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v005B7820_0, 0, 0;
    %jmp T_31.1;
T_31.0 ;
    %load/v 8, v005B76C0_0, 1;
    %inv 8, 1;
    %load/v 9, v005B7718_0, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_31.2, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v005B77C8_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v005B7820_0, 0, 1;
    %jmp T_31.3;
T_31.2 ;
    %load/v 8, v005B76C0_0, 1;
    %load/v 9, v005B7718_0, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_31.4, 8;
    %load/v 8, v005B77C8_0, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v005B77C8_0, 0, 8;
    %load/v 8, v005B7820_0, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v005B7820_0, 0, 8;
    %jmp T_31.5;
T_31.4 ;
    %load/v 8, v005B7610_0, 1;
    %inv 8, 1;
    %jmp/0xz  T_31.6, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v005B77C8_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v005B7820_0, 0, 1;
    %jmp T_31.7;
T_31.6 ;
    %load/v 8, v005B7770_0, 1;
    %inv 8, 1;
    %jmp/0xz  T_31.8, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v005B77C8_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v005B7820_0, 0, 0;
T_31.8 ;
T_31.7 ;
T_31.5 ;
T_31.3 ;
T_31.1 ;
    %jmp T_31;
    .thread T_31;
    .scope S_005A6598;
T_32 ;
    %vpi_call 2 96 "$display", "Nome: Tiago Matta Machado Zaidan - 451620";
    %vpi_call 2 97 "$display", "clk   addr  rw   clear        in                 out";
    %set/v v005F51A8_0, 1, 1;
    %movi 8, 175, 8;
    %set/v v005F5200_0, 8, 8;
    %set/v v005F5150_0, 0, 1;
    %set/v v005F50F8_0, 0, 1;
    %set/v v005F52B0_0, 0, 1;
    %delay 10, 0;
    %set/v v005F52B0_0, 1, 1;
    %delay 20, 0;
    %set/v v005F50F8_0, 1, 1;
    %delay 30, 0;
    %set/v v005F50F8_0, 0, 1;
    %delay 30, 0;
    %set/v v005F52B0_0, 0, 1;
    %delay 35, 0;
    %set/v v005F50F8_0, 1, 1;
    %delay 40, 0;
    %set/v v005F5200_0, 0, 8;
    %delay 40, 0;
    %set/v v005F5150_0, 1, 1;
    %delay 40, 0;
    %set/v v005F50F8_0, 0, 1;
    %delay 50, 0;
    %set/v v005F5150_0, 0, 1;
    %delay 50, 0;
    %vpi_call 2 114 "$finish";
    %end;
    .thread T_32;
    .scope S_005A6598;
T_33 ;
    %delay 5, 0;
    %load/v 8, v005F51A8_0, 1;
    %inv 8, 1;
    %set/v v005F51A8_0, 8, 1;
    %jmp T_33;
    .thread T_33;
    .scope S_005A6598;
T_34 ;
    %wait E_005BCDE0;
    %vpi_call 2 120 "$display", "%b      %b      %b      %b       %b       %b", v005F51A8_0, v005F50F8_0, v005F52B0_0, v005F5150_0, v005F5200_0, v005F5258_0;
    %jmp T_34;
    .thread T_34;
# The file index is used to find the file name in the following table.
:file_names 3;
    "N/A";
    "<interactive>";
    "C:\Users\USUARIO\Desktop\Puc_2_Periodo\Arquitetura_1\Exercicios_Resolvidos\Guia10\Exercicio03.v";
