DocumentHdrVersion "1.1"
Header (DocumentHdr
version 2
dialect 11
dmPackageRefs [
(DmPackageRef
library "ieee"
unitName "std_logic_1164"
)
(DmPackageRef
library "ieee"
unitName "numeric_std"
)
(DmPackageRef
library "gates"
unitName "gates"
)
]
instances [
(Instance
name "I1"
duLibraryName "Cursor"
duName "encoder_counter"
elements [
]
mwi 0
uid 13184,0
)
(Instance
name "I4"
duLibraryName "gates"
duName "bufferUlogic"
elements [
(GiElement
name "delay"
type "time"
value "gateDelay"
)
]
mwi 0
uid 13606,0
)
(Instance
name "I5"
duLibraryName "gates"
duName "bufferUlogic"
elements [
(GiElement
name "delay"
type "time"
value "gateDelay"
)
]
mwi 0
uid 13617,0
)
(Instance
name "I6"
duLibraryName "gates"
duName "bufferUlogic"
elements [
(GiElement
name "delay"
type "time"
value "gateDelay"
)
]
mwi 0
uid 13636,0
)
(Instance
name "I7"
duLibraryName "gates"
duName "bufferUlogic"
elements [
(GiElement
name "delay"
type "time"
value "gateDelay"
)
]
mwi 0
uid 13655,0
)
(Instance
name "I8"
duLibraryName "gates"
duName "logic0"
elements [
]
mwi 0
uid 14252,0
)
(Instance
name "I9"
duLibraryName "gates"
duName "bufferUlogic"
elements [
(GiElement
name "delay"
type "time"
value "gateDelay"
)
]
mwi 0
uid 14369,0
)
(Instance
name "I10"
duLibraryName "gates"
duName "bufferUlogic"
elements [
(GiElement
name "delay"
type "time"
value "gateDelay"
)
]
mwi 0
uid 14380,0
)
(Instance
name "I11"
duLibraryName "gates"
duName "bufferUlogic"
elements [
(GiElement
name "delay"
type "time"
value "gateDelay"
)
]
mwi 0
uid 14399,0
)
(Instance
name "I12"
duLibraryName "gates"
duName "bufferUlogic"
elements [
(GiElement
name "delay"
type "time"
value "gateDelay"
)
]
mwi 0
uid 14418,0
)
(Instance
name "I13"
duLibraryName "gates"
duName "bufferUlogic"
elements [
(GiElement
name "delay"
type "time"
value "gateDelay"
)
]
mwi 0
uid 14437,0
)
(Instance
name "I0"
duLibraryName "Cursor"
duName "motor_driver"
elements [
]
mwi 0
uid 14929,0
)
(Instance
name "I2"
duLibraryName "Cursor"
duName "Cursor_Master"
elements [
]
mwi 0
uid 15048,0
)
(Instance
name "I3"
duLibraryName "Cursor"
duName "ledDriver"
elements [
]
mwi 0
uid 15216,0
)
]
libraryRefs [
"ieee"
"gates"
]
)
version "32.1"
appVersion "2019.2 (Build 5)"
noEmbeddedEditors 1
model (BlockDiag
VExpander (VariableExpander
vvMap [
(vvPair
variable " "
value " "
)
(vvPair
variable "HDLDir"
value "C:\\Users\\Arnaud\\Desktop\\Cursor_Eln\\Cursor_Eln\\Prefs\\..\\Cursor\\hdl"
)
(vvPair
variable "HDSDir"
value "C:\\Users\\Arnaud\\Desktop\\Cursor_Eln\\Cursor_Eln\\Prefs\\..\\Cursor\\hds"
)
(vvPair
variable "SideDataDesignDir"
value "C:\\Users\\Arnaud\\Desktop\\Cursor_Eln\\Cursor_Eln\\Prefs\\..\\Cursor\\hds\\cursor@circuit\\student@version.bd.info"
)
(vvPair
variable "SideDataUserDir"
value "C:\\Users\\Arnaud\\Desktop\\Cursor_Eln\\Cursor_Eln\\Prefs\\..\\Cursor\\hds\\cursor@circuit\\student@version.bd.user"
)
(vvPair
variable "SourceDir"
value "C:\\Users\\Arnaud\\Desktop\\Cursor_Eln\\Cursor_Eln\\Prefs\\..\\Cursor\\hds"
)
(vvPair
variable "appl"
value "HDL Designer"
)
(vvPair
variable "arch_name"
value "studentVersion"
)
(vvPair
variable "concat_file"
value "concatenated"
)
(vvPair
variable "config"
value "%(unit)_%(view)_config"
)
(vvPair
variable "d"
value "C:\\Users\\Arnaud\\Desktop\\Cursor_Eln\\Cursor_Eln\\Prefs\\..\\Cursor\\hds\\cursor@circuit"
)
(vvPair
variable "d_logical"
value "C:\\Users\\Arnaud\\Desktop\\Cursor_Eln\\Cursor_Eln\\Prefs\\..\\Cursor\\hds\\cursorCircuit"
)
(vvPair
variable "date"
value "11.01.2022"
)
(vvPair
variable "day"
value "mar."
)
(vvPair
variable "day_long"
value "mardi"
)
(vvPair
variable "dd"
value "11"
)
(vvPair
variable "designName"
value "$DESIGN_NAME"
)
(vvPair
variable "entity_name"
value "cursorCircuit"
)
(vvPair
variable "ext"
value "<TBD>"
)
(vvPair
variable "f"
value "student@version.bd"
)
(vvPair
variable "f_logical"
value "studentVersion.bd"
)
(vvPair
variable "f_noext"
value "student@version"
)
(vvPair
variable "graphical_source_author"
value "Arnaud"
)
(vvPair
variable "graphical_source_date"
value "11.01.2022"
)
(vvPair
variable "graphical_source_group"
value "UNKNOWN"
)
(vvPair
variable "graphical_source_host"
value "DESKTOP-4F3HILT"
)
(vvPair
variable "graphical_source_time"
value "09:22:05"
)
(vvPair
variable "group"
value "UNKNOWN"
)
(vvPair
variable "host"
value "DESKTOP-4F3HILT"
)
(vvPair
variable "language"
value "VHDL"
)
(vvPair
variable "library"
value "Cursor"
)
(vvPair
variable "library_downstream_Generic_1_file"
value "D:\\Users\\Syslo\\Chronometer\\Synthesis"
)
(vvPair
variable "library_downstream_HdsLintPlugin"
value "$HDS_PROJECT_DIR/../Cursor/designcheck"
)
(vvPair
variable "library_downstream_ModelSim"
value "D:\\Users\\ELN_labs\\VHDL_comp"
)
(vvPair
variable "library_downstream_ModelSimCompiler"
value "$SCRATCH_DIR/Cursor/work"
)
(vvPair
variable "library_downstream_SpyGlass"
value "D:\\Users\\Syslo\\Chronometer\\Synthesis"
)
(vvPair
variable "mm"
value "01"
)
(vvPair
variable "module_name"
value "cursorCircuit"
)
(vvPair
variable "month"
value "janv."
)
(vvPair
variable "month_long"
value "janvier"
)
(vvPair
variable "p"
value "C:\\Users\\Arnaud\\Desktop\\Cursor_Eln\\Cursor_Eln\\Prefs\\..\\Cursor\\hds\\cursor@circuit\\student@version.bd"
)
(vvPair
variable "p_logical"
value "C:\\Users\\Arnaud\\Desktop\\Cursor_Eln\\Cursor_Eln\\Prefs\\..\\Cursor\\hds\\cursorCircuit\\studentVersion.bd"
)
(vvPair
variable "package_name"
value "<Undefined Variable>"
)
(vvPair
variable "project_name"
value "hds"
)
(vvPair
variable "series"
value "HDL Designer Series"
)
(vvPair
variable "task_ADMS"
value "<TBD>"
)
(vvPair
variable "task_DesignCompilerPath"
value "<TBD>"
)
(vvPair
variable "task_HDSPath"
value "$HDS_HOME"
)
(vvPair
variable "task_ISEBinPath"
value "$ISE_HOME/bin/lin64"
)
(vvPair
variable "task_ISEPath"
value "$ISE_WORK_DIR"
)
(vvPair
variable "task_LeonardoPath"
value "<TBD>"
)
(vvPair
variable "task_ModelSimPath"
value "$MODELSIM_HOME/modeltech/bin"
)
(vvPair
variable "task_NC"
value "<TBD>"
)
(vvPair
variable "task_NC-SimPath"
value "<TBD>"
)
(vvPair
variable "task_PrecisionRTLPath"
value "<TBD>"
)
(vvPair
variable "task_QuestaSimPath"
value "<TBD>"
)
(vvPair
variable "task_VCSPath"
value "<TBD>"
)
(vvPair
variable "this_ext"
value "bd"
)
(vvPair
variable "this_file"
value "student@version"
)
(vvPair
variable "this_file_logical"
value "studentVersion"
)
(vvPair
variable "time"
value "09:22:05"
)
(vvPair
variable "unit"
value "cursorCircuit"
)
(vvPair
variable "user"
value "Arnaud"
)
(vvPair
variable "version"
value "2019.2 (Build 5)"
)
(vvPair
variable "view"
value "studentVersion"
)
(vvPair
variable "year"
value "2022"
)
(vvPair
variable "yy"
value "22"
)
]
)
LanguageMgr "Vhdl2008LangMgr"
uid 41,0
optionalChildren [
*1 (Net
uid 209,0
decl (Decl
n "reset"
t "std_ulogic"
o 8
suid 1,0
)
declText (MLText
uid 210,0
va (VaSet
isHidden 1
)
xt "26000,1000,38100,2200"
st "reset     : std_ulogic
"
)
)
*2 (Net
uid 217,0
decl (Decl
n "clock"
t "std_ulogic"
o 2
suid 2,0
)
declText (MLText
uid 218,0
va (VaSet
isHidden 1
)
xt "26000,-2600,38200,-1400"
st "clock     : std_ulogic
"
)
)
*3 (Grouping
uid 812,0
optionalChildren [
*4 (CommentText
uid 814,0
shape (Rectangle
uid 815,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "152000,144000,171000,146000"
)
oxt "45000,22000,64000,24000"
text (MLText
uid 816,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "152200,144400,167600,145600"
st "
<enter project name here>
"
tm "CommentText"
wrapOption 3
visibleHeight 1600
visibleWidth 18600
)
position 1
ignorePrefs 1
)
*5 (CommentText
uid 817,0
shape (Rectangle
uid 818,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "120000,144000,146000,146000"
)
oxt "13000,22000,39000,24000"
text (MLText
uid 819,0
va (VaSet
fg "32768,0,0"
font "Verdana,12,1"
)
xt "126150,144300,139850,145700"
st "
<company name>
"
ju 0
tm "CommentText"
wrapOption 3
visibleHeight 1600
visibleWidth 25600
)
position 1
ignorePrefs 1
)
*6 (CommentText
uid 820,0
shape (Rectangle
uid 821,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "125000,150000,146000,152000"
)
oxt "18000,28000,39000,30000"
text (MLText
uid 822,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "125200,150400,141400,151600"
st "
by %user on %dd %month %year
"
tm "CommentText"
wrapOption 3
visibleHeight 1600
visibleWidth 20600
)
position 1
ignorePrefs 1
)
*7 (CommentText
uid 823,0
shape (Rectangle
uid 824,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "146000,144000,152000,146000"
)
oxt "39000,22000,45000,24000"
text (MLText
uid 825,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "146200,144400,150900,145600"
st "
Project:
"
tm "CommentText"
wrapOption 3
visibleHeight 1600
visibleWidth 5600
)
position 1
ignorePrefs 1
)
*8 (CommentText
uid 826,0
shape (Rectangle
uid 827,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "125000,146000,146000,148000"
)
oxt "18000,24000,39000,26000"
text (MLText
uid 828,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "125200,146400,140400,147600"
st "
<enter diagram title here>
"
tm "CommentText"
wrapOption 3
visibleHeight 1600
visibleWidth 20600
)
position 1
ignorePrefs 1
)
*9 (CommentText
uid 829,0
shape (Rectangle
uid 830,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "120000,146000,125000,148000"
)
oxt "13000,24000,18000,26000"
text (MLText
uid 831,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "120200,146400,123600,147600"
st "
Title:
"
tm "CommentText"
wrapOption 3
visibleHeight 1600
visibleWidth 4600
)
position 1
ignorePrefs 1
)
*10 (CommentText
uid 832,0
shape (Rectangle
uid 833,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "120000,148000,125000,150000"
)
oxt "13000,26000,18000,28000"
text (MLText
uid 834,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "120200,148400,123600,149600"
st "
Path:
"
tm "CommentText"
wrapOption 3
visibleHeight 1600
visibleWidth 4600
)
position 1
ignorePrefs 1
)
*11 (CommentText
uid 835,0
shape (Rectangle
uid 836,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "146000,146000,171000,152000"
)
oxt "39000,24000,64000,30000"
text (MLText
uid 837,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "146200,146200,160300,147400"
st "
<enter comments here>
"
tm "CommentText"
wrapOption 3
visibleHeight 5600
visibleWidth 24600
)
ignorePrefs 1
)
*12 (CommentText
uid 838,0
shape (Rectangle
uid 839,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "125000,148000,146000,150000"
)
oxt "18000,26000,39000,28000"
text (MLText
uid 840,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "125200,148400,145800,149600"
st "
%library/%unit/%view
"
tm "CommentText"
wrapOption 3
visibleHeight 1600
visibleWidth 20600
)
position 1
ignorePrefs 1
)
*13 (CommentText
uid 841,0
shape (Rectangle
uid 842,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "120000,150000,125000,152000"
)
oxt "13000,28000,18000,30000"
text (MLText
uid 843,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "120200,150400,124500,151600"
st "
Edited:
"
tm "CommentText"
wrapOption 3
visibleHeight 1600
visibleWidth 4600
)
position 1
ignorePrefs 1
)
]
shape (GroupingShape
uid 813,0
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineStyle 2
lineWidth 1
)
xt "120000,144000,171000,152000"
)
oxt "13000,22000,64000,30000"
)
*14 (PortIoIn
uid 1991,0
shape (CompositeShape
uid 1992,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 1993,0
sl 0
ro 270
xt "32000,30625,33500,31375"
)
(Line
uid 1994,0
sl 0
ro 270
xt "33500,31000,34000,31000"
pts [
"33500,31000"
"34000,31000"
]
)
]
)
tg (WTG
uid 1995,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1996,0
va (VaSet
isHidden 1
font "Verdana,12,0"
)
xt "25900,30300,31000,31700"
st "restart"
ju 2
blo "31000,31500"
tm "WireNameMgr"
)
s (Text
uid 1997,0
va (VaSet
)
xt "25900,31700,25900,31700"
ju 2
blo "25900,31700"
tm "SignalTypeMgr"
)
)
)
*15 (Net
uid 2004,0
decl (Decl
n "restart"
t "std_uLogic"
o 9
suid 3,0
)
declText (MLText
uid 2005,0
va (VaSet
isHidden 1
font "Verdana,8,0"
)
xt "-17000,5800,-7100,6800"
st "restart   : std_uLogic
"
)
)
*16 (PortIoIn
uid 2308,0
shape (CompositeShape
uid 2309,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 2310,0
sl 0
ro 180
xt "128625,57500,129375,59000"
)
(Line
uid 2311,0
sl 0
ro 180
xt "129000,57000,129000,57500"
pts [
"129000,57500"
"129000,57000"
]
)
]
)
tg (WTG
uid 2312,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2313,0
ro 90
va (VaSet
isHidden 1
font "Verdana,12,0"
)
xt "128300,60000,129700,66700"
st "testMode"
blo "128500,60000"
tm "WireNameMgr"
)
s (Text
uid 2314,0
ro 90
va (VaSet
font "Verdana,12,0"
)
xt "128300,60000,128300,60000"
blo "128300,60000"
tm "SignalTypeMgr"
)
)
)
*17 (Net
uid 2321,0
decl (Decl
n "testMode"
t "std_uLogic"
o 12
suid 4,0
)
declText (MLText
uid 2322,0
va (VaSet
isHidden 1
font "Verdana,8,0"
)
xt "-17000,5800,-6300,6800"
st "testMode  : std_uLogic
"
)
)
*18 (PortIoOut
uid 2942,0
shape (CompositeShape
uid 2943,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 2944,0
sl 0
ro 270
xt "146500,70625,148000,71375"
)
(Line
uid 2945,0
sl 0
ro 270
xt "146000,71000,146500,71000"
pts [
"146000,71000"
"146500,71000"
]
)
]
)
tg (WTG
uid 2946,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2947,0
va (VaSet
isHidden 1
font "Verdana,12,0"
)
xt "149000,70300,162600,71700"
st "testOut : (1 TO 16)"
blo "149000,71500"
tm "WireNameMgr"
)
s (Text
uid 2948,0
va (VaSet
font "Verdana,12,0"
)
xt "149000,71700,149000,71700"
blo "149000,71700"
tm "SignalTypeMgr"
)
)
)
*19 (Net
uid 2955,0
decl (Decl
n "testOut"
t "std_ulogic_vector"
b "(1 TO 16)"
o 21
suid 5,0
)
declText (MLText
uid 2956,0
va (VaSet
isHidden 1
font "Verdana,8,0"
)
xt "0,800,17000,1800"
st "testOut   : std_ulogic_vector(1 TO 16)
"
)
)
*20 (PortIoIn
uid 3259,0
shape (CompositeShape
uid 3260,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 3261,0
sl 0
ro 270
xt "65000,37625,66500,38375"
)
(Line
uid 3262,0
sl 0
ro 270
xt "66500,38000,67000,38000"
pts [
"66500,38000"
"67000,38000"
]
)
]
)
tg (WTG
uid 3263,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3264,0
va (VaSet
isHidden 1
font "Verdana,12,0"
)
xt "58100,37300,64000,38700"
st "sensor1"
ju 2
blo "64000,38500"
tm "WireNameMgr"
)
s (Text
uid 3265,0
va (VaSet
font "Verdana,12,0"
)
xt "58100,38700,58100,38700"
ju 2
blo "58100,38700"
tm "SignalTypeMgr"
)
)
)
*21 (Net
uid 3272,0
decl (Decl
n "sensor1"
t "std_uLogic"
o 10
suid 6,0
)
declText (MLText
uid 3273,0
va (VaSet
isHidden 1
font "Verdana,8,0"
)
xt "0,800,10400,1800"
st "sensor1   : std_uLogic
"
)
)
*22 (PortIoIn
uid 3274,0
shape (CompositeShape
uid 3275,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 3276,0
sl 0
ro 270
xt "65000,42625,66500,43375"
)
(Line
uid 3277,0
sl 0
ro 270
xt "66500,43000,67000,43000"
pts [
"66500,43000"
"67000,43000"
]
)
]
)
tg (WTG
uid 3278,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3279,0
va (VaSet
isHidden 1
font "Verdana,12,0"
)
xt "58100,42300,64000,43700"
st "sensor2"
ju 2
blo "64000,43500"
tm "WireNameMgr"
)
s (Text
uid 3280,0
va (VaSet
font "Verdana,12,0"
)
xt "58100,43700,58100,43700"
ju 2
blo "58100,43700"
tm "SignalTypeMgr"
)
)
)
*23 (Net
uid 3287,0
decl (Decl
n "sensor2"
t "std_uLogic"
o 11
suid 7,0
)
declText (MLText
uid 3288,0
va (VaSet
isHidden 1
font "Verdana,8,0"
)
xt "0,800,10400,1800"
st "sensor2   : std_uLogic
"
)
)
*24 (PortIoOut
uid 3517,0
shape (CompositeShape
uid 3518,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 3519,0
sl 0
ro 270
xt "160500,38625,162000,39375"
)
(Line
uid 3520,0
sl 0
ro 270
xt "160000,39000,160500,39000"
pts [
"160000,39000"
"160500,39000"
]
)
]
)
tg (WTG
uid 3521,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3522,0
va (VaSet
isHidden 1
font "Verdana,12,0"
)
xt "163000,38300,169300,39700"
st "motorOn"
blo "163000,39500"
tm "WireNameMgr"
)
s (Text
uid 3523,0
va (VaSet
font "Verdana,12,0"
)
xt "163000,39700,163000,39700"
blo "163000,39700"
tm "SignalTypeMgr"
)
)
)
*25 (Net
uid 3530,0
decl (Decl
n "motorOn"
t "std_uLogic"
o 18
suid 10,0
)
declText (MLText
uid 3531,0
va (VaSet
isHidden 1
font "Verdana,8,0"
)
xt "0,800,10800,1800"
st "motorOn   : std_uLogic
"
)
)
*26 (PortIoOut
uid 4255,0
shape (CompositeShape
uid 4256,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 4257,0
sl 0
ro 270
xt "160500,46625,162000,47375"
)
(Line
uid 4258,0
sl 0
ro 270
xt "160000,47000,160500,47000"
pts [
"160000,47000"
"160500,47000"
]
)
]
)
tg (WTG
uid 4259,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 4260,0
va (VaSet
isHidden 1
font "Verdana,12,0"
)
xt "163000,46300,167200,47700"
st "side1"
blo "163000,47500"
tm "WireNameMgr"
)
s (Text
uid 4261,0
va (VaSet
font "Verdana,12,0"
)
xt "163000,47700,163000,47700"
blo "163000,47700"
tm "SignalTypeMgr"
)
)
)
*27 (Net
uid 4268,0
decl (Decl
n "side1"
t "std_uLogic"
o 19
suid 12,0
)
declText (MLText
uid 4269,0
va (VaSet
isHidden 1
font "Verdana,8,0"
)
xt "0,800,10000,1800"
st "side1     : std_uLogic
"
)
)
*28 (PortIoOut
uid 4270,0
shape (CompositeShape
uid 4271,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 4272,0
sl 0
ro 270
xt "160500,42625,162000,43375"
)
(Line
uid 4273,0
sl 0
ro 270
xt "160000,43000,160500,43000"
pts [
"160000,43000"
"160500,43000"
]
)
]
)
tg (WTG
uid 4274,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 4275,0
va (VaSet
isHidden 1
font "Verdana,12,0"
)
xt "163000,42300,167200,43700"
st "side2"
blo "163000,43500"
tm "WireNameMgr"
)
s (Text
uid 4276,0
va (VaSet
font "Verdana,12,0"
)
xt "163000,43700,163000,43700"
blo "163000,43700"
tm "SignalTypeMgr"
)
)
)
*29 (Net
uid 4283,0
decl (Decl
n "side2"
t "std_uLogic"
o 20
suid 13,0
)
declText (MLText
uid 4284,0
va (VaSet
isHidden 1
font "Verdana,8,0"
)
xt "0,800,10000,1800"
st "side2     : std_uLogic
"
)
)
*30 (PortIoIn
uid 4528,0
shape (CompositeShape
uid 4529,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 4530,0
sl 0
ro 270
xt "41000,11625,42500,12375"
)
(Line
uid 4531,0
sl 0
ro 270
xt "42500,12000,43000,12000"
pts [
"42500,12000"
"43000,12000"
]
)
]
)
tg (WTG
uid 4532,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 4533,0
va (VaSet
isHidden 1
font "Verdana,12,0"
)
xt "33300,11300,40000,12700"
st "encoderA"
ju 2
blo "40000,12500"
tm "WireNameMgr"
)
s (Text
uid 4534,0
va (VaSet
font "Verdana,12,0"
)
xt "33300,12700,33300,12700"
ju 2
blo "33300,12700"
tm "SignalTypeMgr"
)
)
)
*31 (Net
uid 4541,0
decl (Decl
n "encoderA"
t "std_uLogic"
o 3
suid 14,0
)
declText (MLText
uid 4542,0
va (VaSet
isHidden 1
font "Verdana,8,0"
)
xt "0,800,10700,1800"
st "encoderA  : std_uLogic
"
)
)
*32 (PortIoIn
uid 4543,0
shape (CompositeShape
uid 4544,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 4545,0
sl 0
ro 270
xt "48000,68625,49500,69375"
)
(Line
uid 4546,0
sl 0
ro 270
xt "49500,69000,50000,69000"
pts [
"49500,69000"
"50000,69000"
]
)
]
)
tg (WTG
uid 4547,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 4548,0
va (VaSet
isHidden 1
font "Verdana,12,0"
)
xt "40300,68300,47000,69700"
st "encoderB"
ju 2
blo "47000,69500"
tm "WireNameMgr"
)
s (Text
uid 4549,0
va (VaSet
font "Verdana,12,0"
)
xt "40300,69700,40300,69700"
ju 2
blo "40300,69700"
tm "SignalTypeMgr"
)
)
)
*33 (Net
uid 4556,0
decl (Decl
n "encoderB"
t "std_uLogic"
o 4
suid 15,0
)
declText (MLText
uid 4557,0
va (VaSet
isHidden 1
font "Verdana,8,0"
)
xt "0,800,10700,1800"
st "encoderB  : std_uLogic
"
)
)
*34 (PortIoIn
uid 4558,0
shape (CompositeShape
uid 4559,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 4560,0
sl 0
ro 270
xt "48000,70625,49500,71375"
)
(Line
uid 4561,0
sl 0
ro 270
xt "49500,71000,50000,71000"
pts [
"49500,71000"
"50000,71000"
]
)
]
)
tg (WTG
uid 4562,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 4563,0
va (VaSet
isHidden 1
font "Verdana,12,0"
)
xt "40600,70300,47000,71700"
st "encoderI"
ju 2
blo "47000,71500"
tm "WireNameMgr"
)
s (Text
uid 4564,0
va (VaSet
font "Verdana,12,0"
)
xt "40600,71700,40600,71700"
ju 2
blo "40600,71700"
tm "SignalTypeMgr"
)
)
)
*35 (Net
uid 4571,0
decl (Decl
n "encoderI"
t "std_uLogic"
o 5
suid 16,0
)
declText (MLText
uid 4572,0
va (VaSet
isHidden 1
font "Verdana,8,0"
)
xt "0,800,10500,1800"
st "encoderI  : std_uLogic
"
)
)
*36 (PortIoIn
uid 4573,0
shape (CompositeShape
uid 4574,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 4575,0
sl 0
ro 270
xt "32000,37625,33500,38375"
)
(Line
uid 4576,0
sl 0
ro 270
xt "33500,38000,34000,38000"
pts [
"33500,38000"
"34000,38000"
]
)
]
)
tg (WTG
uid 4577,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 4578,0
va (VaSet
isHidden 1
font "Verdana,12,0"
)
xt "27800,37300,31000,38700"
st "go1"
ju 2
blo "31000,38500"
tm "WireNameMgr"
)
s (Text
uid 4579,0
va (VaSet
font "Verdana,12,0"
)
xt "27800,38700,27800,38700"
ju 2
blo "27800,38700"
tm "SignalTypeMgr"
)
)
)
*37 (Net
uid 4586,0
decl (Decl
n "go1"
t "std_uLogic"
o 6
suid 17,0
)
declText (MLText
uid 4587,0
va (VaSet
isHidden 1
font "Verdana,8,0"
)
xt "0,800,10000,1800"
st "go1       : std_uLogic
"
)
)
*38 (PortIoIn
uid 4588,0
shape (CompositeShape
uid 4589,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 4590,0
sl 0
ro 270
xt "32000,44625,33500,45375"
)
(Line
uid 4591,0
sl 0
ro 270
xt "33500,45000,34000,45000"
pts [
"33500,45000"
"34000,45000"
]
)
]
)
tg (WTG
uid 4592,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 4593,0
va (VaSet
isHidden 1
font "Verdana,12,0"
)
xt "27800,44300,31000,45700"
st "go2"
ju 2
blo "31000,45500"
tm "WireNameMgr"
)
s (Text
uid 4594,0
va (VaSet
font "Verdana,12,0"
)
xt "27800,45700,27800,45700"
ju 2
blo "27800,45700"
tm "SignalTypeMgr"
)
)
)
*39 (Net
uid 4601,0
decl (Decl
n "go2"
t "std_uLogic"
o 7
suid 18,0
)
declText (MLText
uid 4602,0
va (VaSet
isHidden 1
font "Verdana,8,0"
)
xt "0,800,10000,1800"
st "go2       : std_uLogic
"
)
)
*40 (PortIoIn
uid 7303,0
shape (CompositeShape
uid 7304,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 7305,0
sl 0
ro 270
xt "32000,51625,33500,52375"
)
(Line
uid 7306,0
sl 0
ro 270
xt "33500,52000,34000,52000"
pts [
"33500,52000"
"34000,52000"
]
)
]
)
tg (WTG
uid 7307,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 7308,0
va (VaSet
isHidden 1
font "Verdana,12,0"
)
xt "25200,51500,31000,52900"
st "button4"
ju 2
blo "31000,52700"
tm "WireNameMgr"
)
s (Text
uid 7309,0
va (VaSet
font "Verdana,12,0"
)
xt "25200,52900,25200,52900"
ju 2
blo "25200,52900"
tm "SignalTypeMgr"
)
)
)
*41 (Net
uid 7316,0
decl (Decl
n "button4"
t "std_uLogic"
o 1
suid 47,0
)
declText (MLText
uid 7317,0
va (VaSet
isHidden 1
)
xt "0,-23800,13100,-22600"
st "button4   : std_uLogic
"
)
)
*42 (PortIoIn
uid 8032,0
shape (CompositeShape
uid 8033,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 8034,0
sl 0
ro 270
xt "41000,15625,42500,16375"
)
(Line
uid 8035,0
sl 0
ro 270
xt "42500,16000,43000,16000"
pts [
"42500,16000"
"43000,16000"
]
)
]
)
tg (WTG
uid 8036,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 8037,0
va (VaSet
isHidden 1
font "Verdana,12,0"
)
xt "36200,15300,40000,16700"
st "clock"
ju 2
blo "40000,16500"
tm "WireNameMgr"
)
s (Text
uid 8038,0
va (VaSet
font "Verdana,12,0"
)
xt "36200,16700,36200,16700"
ju 2
blo "36200,16700"
tm "SignalTypeMgr"
)
)
)
*43 (PortIoIn
uid 8039,0
shape (CompositeShape
uid 8040,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 8041,0
sl 0
ro 270
xt "41000,17625,42500,18375"
)
(Line
uid 8042,0
sl 0
ro 270
xt "42500,18000,43000,18000"
pts [
"42500,18000"
"43000,18000"
]
)
]
)
tg (WTG
uid 8043,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 8044,0
va (VaSet
isHidden 1
font "Verdana,12,0"
)
xt "35900,17300,40000,18700"
st "reset"
ju 2
blo "40000,18500"
tm "WireNameMgr"
)
s (Text
uid 8045,0
va (VaSet
font "Verdana,12,0"
)
xt "35900,18700,35900,18700"
ju 2
blo "35900,18700"
tm "SignalTypeMgr"
)
)
)
*44 (Net
uid 9949,0
decl (Decl
n "CS1_n"
t "std_ulogic"
o 14
suid 68,0
)
declText (MLText
uid 9950,0
va (VaSet
isHidden 1
)
xt "0,400,12900,1600"
st "CS1_n     : std_ulogic
"
)
)
*45 (Net
uid 9957,0
decl (Decl
n "SCL"
t "std_ulogic"
o 16
suid 69,0
)
declText (MLText
uid 9958,0
va (VaSet
isHidden 1
)
xt "0,400,12200,1600"
st "SCL       : std_ulogic
"
)
)
*46 (Net
uid 9965,0
decl (Decl
n "SI"
t "std_ulogic"
o 17
suid 70,0
)
declText (MLText
uid 9966,0
va (VaSet
isHidden 1
)
xt "0,400,11600,1600"
st "SI        : std_ulogic
"
)
)
*47 (Net
uid 9973,0
decl (Decl
n "A0"
t "std_ulogic"
o 13
suid 71,0
)
declText (MLText
uid 9974,0
va (VaSet
isHidden 1
)
xt "0,400,11900,1600"
st "A0        : std_ulogic
"
)
)
*48 (Net
uid 9981,0
decl (Decl
n "RST_n"
t "std_ulogic"
o 15
suid 72,0
)
declText (MLText
uid 9982,0
va (VaSet
isHidden 1
)
xt "0,400,12800,1600"
st "RST_n     : std_ulogic
"
)
)
*49 (PortIoOut
uid 9989,0
shape (CompositeShape
uid 9990,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 9991,0
sl 0
ro 270
xt "140500,98625,142000,99375"
)
(Line
uid 9992,0
sl 0
ro 270
xt "140000,99000,140500,99000"
pts [
"140000,99000"
"140500,99000"
]
)
]
)
tg (WTG
uid 9993,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 9994,0
va (VaSet
isHidden 1
font "Verdana,12,0"
)
xt "143000,98300,147900,99700"
st "CS1_n"
blo "143000,99500"
tm "WireNameMgr"
)
s (Text
uid 9995,0
va (VaSet
font "Verdana,12,0"
)
xt "143000,99700,143000,99700"
blo "143000,99700"
tm "SignalTypeMgr"
)
)
)
*50 (PortIoOut
uid 9996,0
shape (CompositeShape
uid 9997,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 9998,0
sl 0
ro 270
xt "140500,106625,142000,107375"
)
(Line
uid 9999,0
sl 0
ro 270
xt "140000,107000,140500,107000"
pts [
"140000,107000"
"140500,107000"
]
)
]
)
tg (WTG
uid 10000,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 10001,0
va (VaSet
isHidden 1
font "Verdana,12,0"
)
xt "143000,106300,146200,107700"
st "SCL"
blo "143000,107500"
tm "WireNameMgr"
)
s (Text
uid 10002,0
va (VaSet
font "Verdana,12,0"
)
xt "143000,107700,143000,107700"
blo "143000,107700"
tm "SignalTypeMgr"
)
)
)
*51 (PortIoOut
uid 10003,0
shape (CompositeShape
uid 10004,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 10005,0
sl 0
ro 270
xt "140500,114625,142000,115375"
)
(Line
uid 10006,0
sl 0
ro 270
xt "140000,115000,140500,115000"
pts [
"140000,115000"
"140500,115000"
]
)
]
)
tg (WTG
uid 10007,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 10008,0
va (VaSet
isHidden 1
font "Verdana,12,0"
)
xt "143000,114300,145100,115700"
st "SI"
blo "143000,115500"
tm "WireNameMgr"
)
s (Text
uid 10009,0
va (VaSet
font "Verdana,12,0"
)
xt "143000,115700,143000,115700"
blo "143000,115700"
tm "SignalTypeMgr"
)
)
)
*52 (PortIoOut
uid 10010,0
shape (CompositeShape
uid 10011,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 10012,0
sl 0
ro 270
xt "140500,122625,142000,123375"
)
(Line
uid 10013,0
sl 0
ro 270
xt "140000,123000,140500,123000"
pts [
"140000,123000"
"140500,123000"
]
)
]
)
tg (WTG
uid 10014,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 10015,0
va (VaSet
isHidden 1
font "Verdana,12,0"
)
xt "143000,122300,145400,123700"
st "A0"
blo "143000,123500"
tm "WireNameMgr"
)
s (Text
uid 10016,0
va (VaSet
font "Verdana,12,0"
)
xt "143000,123700,143000,123700"
blo "143000,123700"
tm "SignalTypeMgr"
)
)
)
*53 (PortIoOut
uid 10017,0
shape (CompositeShape
uid 10018,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 10019,0
sl 0
ro 270
xt "139500,130625,141000,131375"
)
(Line
uid 10020,0
sl 0
ro 270
xt "139000,131000,139500,131000"
pts [
"139000,131000"
"139500,131000"
]
)
]
)
tg (WTG
uid 10021,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 10022,0
va (VaSet
isHidden 1
font "Verdana,12,0"
)
xt "142000,130300,146700,131700"
st "RST_n"
blo "142000,131500"
tm "WireNameMgr"
)
s (Text
uid 10023,0
va (VaSet
font "Verdana,12,0"
)
xt "142000,131700,142000,131700"
blo "142000,131700"
tm "SignalTypeMgr"
)
)
)
*54 (SaComponent
uid 13184,0
optionalChildren [
*55 (CptPort
uid 13164,0
ps "OnEdgeStrategy"
shape (Triangle
uid 13165,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "53250,15625,54000,16375"
)
tg (CPTG
uid 13166,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 13167,0
va (VaSet
font "Verdana,12,0"
)
xt "55000,15300,58800,16700"
st "clock"
blo "55000,16500"
)
)
thePort (LogicalPort
lang 11
decl (Decl
n "clock"
t "std_ulogic"
o 1
suid 8,0
)
)
)
*56 (CptPort
uid 13168,0
ps "OnEdgeStrategy"
shape (Triangle
uid 13169,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "53250,11625,54000,12375"
)
tg (CPTG
uid 13170,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 13171,0
va (VaSet
font "Verdana,12,0"
)
xt "55000,11300,62200,12700"
st "encoderIn"
blo "55000,12500"
)
)
thePort (LogicalPort
lang 11
decl (Decl
n "encoderIn"
t "std_ulogic"
o 2
suid 9,0
)
)
)
*57 (CptPort
uid 13172,0
ps "OnEdgeStrategy"
shape (Triangle
uid 13173,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "66000,16625,66750,17375"
)
tg (CPTG
uid 13174,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 13175,0
va (VaSet
font "Verdana,12,0"
)
xt "59200,16300,65000,17700"
st "position"
ju 2
blo "65000,17500"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "position"
t "unsigned"
b "(15 DOWNTO 0)"
o 5
suid 10,0
)
)
)
*58 (CptPort
uid 13176,0
ps "OnEdgeStrategy"
shape (Triangle
uid 13177,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "53250,17625,54000,18375"
)
tg (CPTG
uid 13178,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 13179,0
va (VaSet
font "Verdana,12,0"
)
xt "55000,17300,59100,18700"
st "reset"
blo "55000,18500"
)
)
thePort (LogicalPort
lang 11
decl (Decl
n "reset"
t "std_ulogic"
o 3
suid 11,0
)
)
)
*59 (CptPort
uid 13180,0
ps "OnEdgeStrategy"
shape (Triangle
uid 13181,0
ro 180
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "59625,7250,60375,8000"
)
tg (CPTG
uid 13182,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 13183,0
va (VaSet
font "Verdana,12,0"
)
xt "57000,8000,64200,9400"
st "reset_pos"
blo "57000,9200"
)
)
thePort (LogicalPort
lang 11
decl (Decl
n "reset_pos"
t "std_ulogic"
o 4
suid 12,0
)
)
)
]
shape (Rectangle
uid 13185,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "54000,8000,66000,21000"
)
oxt "15000,6000,27000,19000"
ttg (MlTextGroup
uid 13186,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*60 (Text
uid 13187,0
va (VaSet
font "Verdana,9,1"
)
xt "54250,21800,57950,23000"
st "Cursor"
blo "54250,22800"
tm "BdLibraryNameMgr"
)
*61 (Text
uid 13188,0
va (VaSet
font "Verdana,9,1"
)
xt "54250,23000,63750,24200"
st "encoder_counter"
blo "54250,24000"
tm "CptNameMgr"
)
*62 (Text
uid 13189,0
va (VaSet
font "Verdana,9,1"
)
xt "54250,24200,55950,25400"
st "I1"
blo "54250,25200"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 13190,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 13191,0
text (MLText
uid 13192,0
va (VaSet
font "Courier New,8,0"
)
xt "28500,9000,28500,9000"
)
header ""
)
elements [
]
)
portVis (PortSigDisplay
sTC 0
sF 0
)
archFileType "UNKNOWN"
)
*63 (Net
uid 13552,0
lang 11
decl (Decl
n "Mode_fct"
t "unsigned"
b "(2 DOWNTO 0)"
o 22
suid 152,0
)
declText (MLText
uid 13553,0
va (VaSet
isHidden 1
)
xt "0,0,24800,1200"
st "SIGNAL Mode_fct  : unsigned(2 DOWNTO 0)
"
)
)
*64 (Net
uid 13582,0
decl (Decl
n "position"
t "unsigned"
b "(15 DOWNTO 0)"
o 23
suid 155,0
)
declText (MLText
uid 13583,0
va (VaSet
isHidden 1
)
xt "0,0,25600,1200"
st "SIGNAL position  : unsigned(15 DOWNTO 0)
"
)
)
*65 (Net
uid 13590,0
lang 11
decl (Decl
n "BusBouton"
t "unsigned"
b "(3 DOWNTO 0)"
o 24
suid 156,0
)
declText (MLText
uid 13591,0
va (VaSet
isHidden 1
)
xt "0,0,25300,1200"
st "SIGNAL BusBouton : unsigned(3 DOWNTO 0)
"
)
)
*66 (SaComponent
uid 13606,0
optionalChildren [
*67 (CptPort
uid 13598,0
ps "OnEdgeStrategy"
shape (Triangle
uid 13599,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "46250,30625,47000,31375"
)
tg (CPTG
uid 13600,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 13601,0
va (VaSet
isHidden 1
)
xt "47000,30700,49300,31900"
st "in1"
blo "47000,31700"
)
s (Text
uid 13615,0
va (VaSet
isHidden 1
)
xt "47000,31900,47000,31900"
blo "47000,31900"
)
)
thePort (LogicalPort
decl (Decl
n "in1"
t "std_uLogic"
o 1
suid 1,0
)
)
)
*68 (CptPort
uid 13602,0
ps "OnEdgeStrategy"
shape (Triangle
uid 13603,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "52000,30625,52750,31375"
)
tg (CPTG
uid 13604,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 13605,0
va (VaSet
isHidden 1
)
xt "49000,30700,52000,31900"
st "out1"
ju 2
blo "52000,31700"
)
s (Text
uid 13616,0
va (VaSet
isHidden 1
)
xt "52000,31900,52000,31900"
ju 2
blo "52000,31900"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "out1"
t "std_uLogic"
o 2
suid 2,0
)
)
)
]
shape (Buf
uid 13607,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "47000,28000,52000,34000"
)
showPorts 0
oxt "32000,15000,37000,21000"
ttg (MlTextGroup
uid 13608,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*69 (Text
uid 13609,0
va (VaSet
isHidden 1
font "Verdana,8,1"
)
xt "47910,29700,51010,30700"
st "gates"
blo "47910,30500"
tm "BdLibraryNameMgr"
)
*70 (Text
uid 13610,0
va (VaSet
isHidden 1
font "Verdana,8,1"
)
xt "47910,30700,54810,31700"
st "bufferUlogic"
blo "47910,31500"
tm "CptNameMgr"
)
*71 (Text
uid 13611,0
va (VaSet
font "Verdana,8,1"
)
xt "47910,30700,49510,31700"
st "I4"
blo "47910,31500"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 13612,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 13613,0
text (MLText
uid 13614,0
va (VaSet
isHidden 1
font "Verdana,8,0"
)
xt "47000,36600,61100,37600"
st "delay = gateDelay    ( time )  "
)
header ""
)
elements [
(GiElement
name "delay"
type "time"
value "gateDelay"
)
]
)
portVis (PortSigDisplay
disp 1
sN 0
sTC 0
sT 1
)
archFileType "UNKNOWN"
)
*72 (SaComponent
uid 13617,0
optionalChildren [
*73 (CptPort
uid 13626,0
ps "OnEdgeStrategy"
shape (Triangle
uid 13627,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "46250,37625,47000,38375"
)
tg (CPTG
uid 13628,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 13629,0
va (VaSet
isHidden 1
)
xt "47000,37700,49300,38900"
st "in1"
blo "47000,38700"
)
s (Text
uid 13630,0
va (VaSet
isHidden 1
)
xt "47000,38900,47000,38900"
blo "47000,38900"
)
)
thePort (LogicalPort
decl (Decl
n "in1"
t "std_uLogic"
o 1
)
)
)
*74 (CptPort
uid 13631,0
ps "OnEdgeStrategy"
shape (Triangle
uid 13632,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "52000,37625,52750,38375"
)
tg (CPTG
uid 13633,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 13634,0
va (VaSet
isHidden 1
)
xt "49000,37700,52000,38900"
st "out1"
ju 2
blo "52000,38700"
)
s (Text
uid 13635,0
va (VaSet
isHidden 1
)
xt "52000,38900,52000,38900"
ju 2
blo "52000,38900"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "out1"
t "std_uLogic"
o 2
)
)
)
]
shape (Buf
uid 13618,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "47000,35000,52000,41000"
)
showPorts 0
oxt "32000,15000,37000,21000"
ttg (MlTextGroup
uid 13619,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*75 (Text
uid 13620,0
va (VaSet
isHidden 1
font "Verdana,8,1"
)
xt "47910,36700,51010,37700"
st "gates"
blo "47910,37500"
tm "BdLibraryNameMgr"
)
*76 (Text
uid 13621,0
va (VaSet
isHidden 1
font "Verdana,8,1"
)
xt "47910,37700,54810,38700"
st "bufferUlogic"
blo "47910,38500"
tm "CptNameMgr"
)
*77 (Text
uid 13622,0
va (VaSet
font "Verdana,8,1"
)
xt "47910,37700,49510,38700"
st "I5"
blo "47910,38500"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 13623,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 13624,0
text (MLText
uid 13625,0
va (VaSet
isHidden 1
font "Verdana,8,0"
)
xt "47000,43600,61100,44600"
st "delay = gateDelay    ( time )  "
)
header ""
)
elements [
(GiElement
name "delay"
type "time"
value "gateDelay"
)
]
)
portVis (PortSigDisplay
disp 1
sN 0
sTC 0
sT 1
)
archFileType "UNKNOWN"
)
*78 (SaComponent
uid 13636,0
optionalChildren [
*79 (CptPort
uid 13645,0
ps "OnEdgeStrategy"
shape (Triangle
uid 13646,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "46250,44625,47000,45375"
)
tg (CPTG
uid 13647,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 13648,0
va (VaSet
isHidden 1
)
xt "47000,44700,49300,45900"
st "in1"
blo "47000,45700"
)
s (Text
uid 13649,0
va (VaSet
isHidden 1
)
xt "47000,45900,47000,45900"
blo "47000,45900"
)
)
thePort (LogicalPort
decl (Decl
n "in1"
t "std_uLogic"
o 1
)
)
)
*80 (CptPort
uid 13650,0
ps "OnEdgeStrategy"
shape (Triangle
uid 13651,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "52000,44625,52750,45375"
)
tg (CPTG
uid 13652,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 13653,0
va (VaSet
isHidden 1
)
xt "49000,44700,52000,45900"
st "out1"
ju 2
blo "52000,45700"
)
s (Text
uid 13654,0
va (VaSet
isHidden 1
)
xt "52000,45900,52000,45900"
ju 2
blo "52000,45900"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "out1"
t "std_uLogic"
o 2
)
)
)
]
shape (Buf
uid 13637,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "47000,42000,52000,48000"
)
showPorts 0
oxt "32000,15000,37000,21000"
ttg (MlTextGroup
uid 13638,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*81 (Text
uid 13639,0
va (VaSet
isHidden 1
font "Verdana,8,1"
)
xt "47910,43700,51010,44700"
st "gates"
blo "47910,44500"
tm "BdLibraryNameMgr"
)
*82 (Text
uid 13640,0
va (VaSet
isHidden 1
font "Verdana,8,1"
)
xt "47910,44700,54810,45700"
st "bufferUlogic"
blo "47910,45500"
tm "CptNameMgr"
)
*83 (Text
uid 13641,0
va (VaSet
font "Verdana,8,1"
)
xt "47910,44700,49510,45700"
st "I6"
blo "47910,45500"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 13642,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 13643,0
text (MLText
uid 13644,0
va (VaSet
isHidden 1
font "Verdana,8,0"
)
xt "47000,50600,61100,51600"
st "delay = gateDelay    ( time )  "
)
header ""
)
elements [
(GiElement
name "delay"
type "time"
value "gateDelay"
)
]
)
portVis (PortSigDisplay
disp 1
sN 0
sTC 0
sT 1
)
archFileType "UNKNOWN"
)
*84 (SaComponent
uid 13655,0
optionalChildren [
*85 (CptPort
uid 13664,0
ps "OnEdgeStrategy"
shape (Triangle
uid 13665,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "46250,51625,47000,52375"
)
tg (CPTG
uid 13666,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 13667,0
va (VaSet
isHidden 1
)
xt "47000,51700,49300,52900"
st "in1"
blo "47000,52700"
)
s (Text
uid 13668,0
va (VaSet
isHidden 1
)
xt "47000,52900,47000,52900"
blo "47000,52900"
)
)
thePort (LogicalPort
decl (Decl
n "in1"
t "std_uLogic"
o 1
)
)
)
*86 (CptPort
uid 13669,0
ps "OnEdgeStrategy"
shape (Triangle
uid 13670,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "52000,51625,52750,52375"
)
tg (CPTG
uid 13671,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 13672,0
va (VaSet
isHidden 1
)
xt "49000,51700,52000,52900"
st "out1"
ju 2
blo "52000,52700"
)
s (Text
uid 13673,0
va (VaSet
isHidden 1
)
xt "52000,52900,52000,52900"
ju 2
blo "52000,52900"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "out1"
t "std_uLogic"
o 2
)
)
)
]
shape (Buf
uid 13656,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "47000,49000,52000,55000"
)
showPorts 0
oxt "32000,15000,37000,21000"
ttg (MlTextGroup
uid 13657,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*87 (Text
uid 13658,0
va (VaSet
isHidden 1
font "Verdana,8,1"
)
xt "47910,50700,51010,51700"
st "gates"
blo "47910,51500"
tm "BdLibraryNameMgr"
)
*88 (Text
uid 13659,0
va (VaSet
isHidden 1
font "Verdana,8,1"
)
xt "47910,51700,54810,52700"
st "bufferUlogic"
blo "47910,52500"
tm "CptNameMgr"
)
*89 (Text
uid 13660,0
va (VaSet
font "Verdana,8,1"
)
xt "47910,51700,49510,52700"
st "I7"
blo "47910,52500"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 13661,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 13662,0
text (MLText
uid 13663,0
va (VaSet
isHidden 1
font "Verdana,8,0"
)
xt "47000,57600,61100,58600"
st "delay = gateDelay    ( time )  "
)
header ""
)
elements [
(GiElement
name "delay"
type "time"
value "gateDelay"
)
]
)
portVis (PortSigDisplay
disp 1
sN 0
sTC 0
sT 1
)
archFileType "UNKNOWN"
)
*90 (Net
uid 13708,0
lang 11
decl (Decl
n "reset_pos"
t "std_ulogic"
o 25
suid 157,0
)
declText (MLText
uid 13709,0
va (VaSet
isHidden 1
)
xt "0,0,17800,1200"
st "SIGNAL reset_pos : std_ulogic
"
)
)
*91 (SaComponent
uid 14252,0
optionalChildren [
*92 (CptPort
uid 14248,0
ps "OnEdgeStrategy"
shape (Triangle
uid 14249,0
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "106625,137250,107375,138000"
)
tg (CPTG
uid 14250,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 14251,0
va (VaSet
isHidden 1
)
xt "106100,138000,110500,139200"
st "logic_0"
ju 2
blo "110500,139000"
)
s (Text
uid 14261,0
va (VaSet
)
xt "110500,139200,110500,139200"
ju 2
blo "110500,139200"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "logic_0"
t "std_uLogic"
o 1
suid 2,0
)
)
)
]
shape (Pd
uid 14253,0
va (VaSet
vasetType 1
fg "0,65535,0"
bg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "104000,138000,109000,144000"
)
showPorts 0
oxt "34000,15000,39000,21000"
ttg (MlTextGroup
uid 14254,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*93 (Text
uid 14255,0
va (VaSet
font "Verdana,8,1"
)
xt "103910,143700,107010,144700"
st "gates"
blo "103910,144500"
tm "BdLibraryNameMgr"
)
*94 (Text
uid 14256,0
va (VaSet
font "Verdana,8,1"
)
xt "103910,144700,107410,145700"
st "logic0"
blo "103910,145500"
tm "CptNameMgr"
)
*95 (Text
uid 14257,0
va (VaSet
font "Verdana,8,1"
)
xt "103910,145700,105510,146700"
st "I8"
blo "103910,146500"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 14258,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 14259,0
text (MLText
uid 14260,0
va (VaSet
font "Verdana,8,0"
)
xt "104000,146600,104000,146600"
)
header ""
)
elements [
]
)
portVis (PortSigDisplay
disp 1
sN 0
sTC 0
sT 1
)
archFileType "UNKNOWN"
)
*96 (SaComponent
uid 14369,0
optionalChildren [
*97 (CptPort
uid 14361,0
ps "OnEdgeStrategy"
shape (Triangle
uid 14362,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "114250,98625,115000,99375"
)
tg (CPTG
uid 14363,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 14364,0
va (VaSet
isHidden 1
)
xt "115000,98700,117300,99900"
st "in1"
blo "115000,99700"
)
s (Text
uid 14378,0
va (VaSet
isHidden 1
)
xt "115000,99900,115000,99900"
blo "115000,99900"
)
)
thePort (LogicalPort
decl (Decl
n "in1"
t "std_uLogic"
o 1
suid 1,0
)
)
)
*98 (CptPort
uid 14365,0
ps "OnEdgeStrategy"
shape (Triangle
uid 14366,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "120000,98625,120750,99375"
)
tg (CPTG
uid 14367,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 14368,0
va (VaSet
isHidden 1
)
xt "117000,98700,120000,99900"
st "out1"
ju 2
blo "120000,99700"
)
s (Text
uid 14379,0
va (VaSet
isHidden 1
)
xt "120000,99900,120000,99900"
ju 2
blo "120000,99900"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "out1"
t "std_uLogic"
o 2
suid 2,0
)
)
)
]
shape (Buf
uid 14370,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "115000,96000,120000,102000"
)
showPorts 0
oxt "32000,15000,37000,21000"
ttg (MlTextGroup
uid 14371,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*99 (Text
uid 14372,0
va (VaSet
font "Verdana,8,1"
)
xt "115910,101700,119010,102700"
st "gates"
blo "115910,102500"
tm "BdLibraryNameMgr"
)
*100 (Text
uid 14373,0
va (VaSet
font "Verdana,8,1"
)
xt "115910,102700,122810,103700"
st "bufferUlogic"
blo "115910,103500"
tm "CptNameMgr"
)
*101 (Text
uid 14374,0
va (VaSet
font "Verdana,8,1"
)
xt "115910,103700,117510,104700"
st "I9"
blo "115910,104500"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 14375,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 14376,0
text (MLText
uid 14377,0
va (VaSet
isHidden 1
font "Verdana,8,0"
)
xt "115000,104600,129100,105600"
st "delay = gateDelay    ( time )  "
)
header ""
)
elements [
(GiElement
name "delay"
type "time"
value "gateDelay"
)
]
)
portVis (PortSigDisplay
disp 1
sN 0
sTC 0
sT 1
)
archFileType "UNKNOWN"
)
*102 (SaComponent
uid 14380,0
optionalChildren [
*103 (CptPort
uid 14389,0
ps "OnEdgeStrategy"
shape (Triangle
uid 14390,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "114250,106625,115000,107375"
)
tg (CPTG
uid 14391,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 14392,0
va (VaSet
isHidden 1
)
xt "115000,106700,117300,107900"
st "in1"
blo "115000,107700"
)
s (Text
uid 14393,0
va (VaSet
isHidden 1
)
xt "115000,107900,115000,107900"
blo "115000,107900"
)
)
thePort (LogicalPort
decl (Decl
n "in1"
t "std_uLogic"
o 1
)
)
)
*104 (CptPort
uid 14394,0
ps "OnEdgeStrategy"
shape (Triangle
uid 14395,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "120000,106625,120750,107375"
)
tg (CPTG
uid 14396,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 14397,0
va (VaSet
isHidden 1
)
xt "117000,106700,120000,107900"
st "out1"
ju 2
blo "120000,107700"
)
s (Text
uid 14398,0
va (VaSet
isHidden 1
)
xt "120000,107900,120000,107900"
ju 2
blo "120000,107900"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "out1"
t "std_uLogic"
o 2
)
)
)
]
shape (Buf
uid 14381,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "115000,104000,120000,110000"
)
showPorts 0
oxt "32000,15000,37000,21000"
ttg (MlTextGroup
uid 14382,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*105 (Text
uid 14383,0
va (VaSet
font "Verdana,8,1"
)
xt "115910,109700,119010,110700"
st "gates"
blo "115910,110500"
tm "BdLibraryNameMgr"
)
*106 (Text
uid 14384,0
va (VaSet
font "Verdana,8,1"
)
xt "115910,110700,122810,111700"
st "bufferUlogic"
blo "115910,111500"
tm "CptNameMgr"
)
*107 (Text
uid 14385,0
va (VaSet
font "Verdana,8,1"
)
xt "115910,111700,118110,112700"
st "I10"
blo "115910,112500"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 14386,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 14387,0
text (MLText
uid 14388,0
va (VaSet
isHidden 1
font "Verdana,8,0"
)
xt "115000,112600,129100,113600"
st "delay = gateDelay    ( time )  "
)
header ""
)
elements [
(GiElement
name "delay"
type "time"
value "gateDelay"
)
]
)
portVis (PortSigDisplay
disp 1
sN 0
sTC 0
sT 1
)
archFileType "UNKNOWN"
)
*108 (SaComponent
uid 14399,0
optionalChildren [
*109 (CptPort
uid 14408,0
ps "OnEdgeStrategy"
shape (Triangle
uid 14409,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "114250,114625,115000,115375"
)
tg (CPTG
uid 14410,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 14411,0
va (VaSet
isHidden 1
)
xt "115000,114700,117300,115900"
st "in1"
blo "115000,115700"
)
s (Text
uid 14412,0
va (VaSet
isHidden 1
)
xt "115000,115900,115000,115900"
blo "115000,115900"
)
)
thePort (LogicalPort
decl (Decl
n "in1"
t "std_uLogic"
o 1
)
)
)
*110 (CptPort
uid 14413,0
ps "OnEdgeStrategy"
shape (Triangle
uid 14414,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "120000,114625,120750,115375"
)
tg (CPTG
uid 14415,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 14416,0
va (VaSet
isHidden 1
)
xt "117000,114700,120000,115900"
st "out1"
ju 2
blo "120000,115700"
)
s (Text
uid 14417,0
va (VaSet
isHidden 1
)
xt "120000,115900,120000,115900"
ju 2
blo "120000,115900"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "out1"
t "std_uLogic"
o 2
)
)
)
]
shape (Buf
uid 14400,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "115000,112000,120000,118000"
)
showPorts 0
oxt "32000,15000,37000,21000"
ttg (MlTextGroup
uid 14401,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*111 (Text
uid 14402,0
va (VaSet
font "Verdana,8,1"
)
xt "115910,117700,119010,118700"
st "gates"
blo "115910,118500"
tm "BdLibraryNameMgr"
)
*112 (Text
uid 14403,0
va (VaSet
font "Verdana,8,1"
)
xt "115910,118700,122810,119700"
st "bufferUlogic"
blo "115910,119500"
tm "CptNameMgr"
)
*113 (Text
uid 14404,0
va (VaSet
font "Verdana,8,1"
)
xt "115910,119700,118110,120700"
st "I11"
blo "115910,120500"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 14405,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 14406,0
text (MLText
uid 14407,0
va (VaSet
isHidden 1
font "Verdana,8,0"
)
xt "115000,120600,129100,121600"
st "delay = gateDelay    ( time )  "
)
header ""
)
elements [
(GiElement
name "delay"
type "time"
value "gateDelay"
)
]
)
portVis (PortSigDisplay
disp 1
sN 0
sTC 0
sT 1
)
archFileType "UNKNOWN"
)
*114 (SaComponent
uid 14418,0
optionalChildren [
*115 (CptPort
uid 14427,0
ps "OnEdgeStrategy"
shape (Triangle
uid 14428,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "114250,122625,115000,123375"
)
tg (CPTG
uid 14429,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 14430,0
va (VaSet
isHidden 1
)
xt "115000,122700,117300,123900"
st "in1"
blo "115000,123700"
)
s (Text
uid 14431,0
va (VaSet
isHidden 1
)
xt "115000,123900,115000,123900"
blo "115000,123900"
)
)
thePort (LogicalPort
decl (Decl
n "in1"
t "std_uLogic"
o 1
)
)
)
*116 (CptPort
uid 14432,0
ps "OnEdgeStrategy"
shape (Triangle
uid 14433,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "120000,122625,120750,123375"
)
tg (CPTG
uid 14434,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 14435,0
va (VaSet
isHidden 1
)
xt "117000,122700,120000,123900"
st "out1"
ju 2
blo "120000,123700"
)
s (Text
uid 14436,0
va (VaSet
isHidden 1
)
xt "120000,123900,120000,123900"
ju 2
blo "120000,123900"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "out1"
t "std_uLogic"
o 2
)
)
)
]
shape (Buf
uid 14419,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "115000,120000,120000,126000"
)
showPorts 0
oxt "32000,15000,37000,21000"
ttg (MlTextGroup
uid 14420,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*117 (Text
uid 14421,0
va (VaSet
font "Verdana,8,1"
)
xt "115910,125700,119010,126700"
st "gates"
blo "115910,126500"
tm "BdLibraryNameMgr"
)
*118 (Text
uid 14422,0
va (VaSet
font "Verdana,8,1"
)
xt "115910,126700,122810,127700"
st "bufferUlogic"
blo "115910,127500"
tm "CptNameMgr"
)
*119 (Text
uid 14423,0
va (VaSet
font "Verdana,8,1"
)
xt "115910,127700,118110,128700"
st "I12"
blo "115910,128500"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 14424,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 14425,0
text (MLText
uid 14426,0
va (VaSet
isHidden 1
font "Verdana,8,0"
)
xt "115000,128600,129100,129600"
st "delay = gateDelay    ( time )  "
)
header ""
)
elements [
(GiElement
name "delay"
type "time"
value "gateDelay"
)
]
)
portVis (PortSigDisplay
disp 1
sN 0
sTC 0
sT 1
)
archFileType "UNKNOWN"
)
*120 (SaComponent
uid 14437,0
optionalChildren [
*121 (CptPort
uid 14446,0
ps "OnEdgeStrategy"
shape (Triangle
uid 14447,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "114250,130625,115000,131375"
)
tg (CPTG
uid 14448,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 14449,0
va (VaSet
isHidden 1
)
xt "115000,130700,117300,131900"
st "in1"
blo "115000,131700"
)
s (Text
uid 14450,0
va (VaSet
isHidden 1
)
xt "115000,131900,115000,131900"
blo "115000,131900"
)
)
thePort (LogicalPort
decl (Decl
n "in1"
t "std_uLogic"
o 1
)
)
)
*122 (CptPort
uid 14451,0
ps "OnEdgeStrategy"
shape (Triangle
uid 14452,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "120000,130625,120750,131375"
)
tg (CPTG
uid 14453,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 14454,0
va (VaSet
isHidden 1
)
xt "117000,130700,120000,131900"
st "out1"
ju 2
blo "120000,131700"
)
s (Text
uid 14455,0
va (VaSet
isHidden 1
)
xt "120000,131900,120000,131900"
ju 2
blo "120000,131900"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "out1"
t "std_uLogic"
o 2
)
)
)
]
shape (Buf
uid 14438,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "115000,128000,120000,134000"
)
showPorts 0
oxt "32000,15000,37000,21000"
ttg (MlTextGroup
uid 14439,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*123 (Text
uid 14440,0
va (VaSet
font "Verdana,8,1"
)
xt "115910,133700,119010,134700"
st "gates"
blo "115910,134500"
tm "BdLibraryNameMgr"
)
*124 (Text
uid 14441,0
va (VaSet
font "Verdana,8,1"
)
xt "115910,134700,122810,135700"
st "bufferUlogic"
blo "115910,135500"
tm "CptNameMgr"
)
*125 (Text
uid 14442,0
va (VaSet
font "Verdana,8,1"
)
xt "115910,135700,118110,136700"
st "I13"
blo "115910,136500"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 14443,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 14444,0
text (MLText
uid 14445,0
va (VaSet
isHidden 1
font "Verdana,8,0"
)
xt "115000,136600,129100,137600"
st "delay = gateDelay    ( time )  "
)
header ""
)
elements [
(GiElement
name "delay"
type "time"
value "gateDelay"
)
]
)
portVis (PortSigDisplay
disp 1
sN 0
sTC 0
sT 1
)
archFileType "UNKNOWN"
)
*126 (Net
uid 14456,0
decl (Decl
n "logic_0"
t "std_uLogic"
o 26
suid 161,0
)
declText (MLText
uid 14457,0
va (VaSet
isHidden 1
)
xt "0,0,17400,1200"
st "SIGNAL logic_0   : std_uLogic
"
)
)
*127 (SaComponent
uid 14929,0
optionalChildren [
*128 (CptPort
uid 14901,0
ps "OnEdgeStrategy"
shape (Triangle
uid 14902,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "118250,42625,119000,43375"
)
tg (CPTG
uid 14903,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 14904,0
va (VaSet
font "Verdana,12,0"
)
xt "120000,42300,123800,43700"
st "clock"
blo "120000,43500"
)
)
thePort (LogicalPort
lang 11
decl (Decl
n "clock"
t "std_ulogic"
o 1
suid 1,0
)
)
)
*129 (CptPort
uid 14905,0
ps "OnEdgeStrategy"
shape (Triangle
uid 14906,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "118250,38625,119000,39375"
)
tg (CPTG
uid 14907,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 14908,0
va (VaSet
font "Verdana,12,0"
)
xt "120000,38300,126600,39700"
st "mode_fct"
blo "120000,39500"
)
)
thePort (LogicalPort
lang 11
decl (Decl
n "mode_fct"
t "unsigned"
b "(2 DOWNTO 0)"
o 2
suid 2,0
)
)
)
*130 (CptPort
uid 14909,0
ps "OnEdgeStrategy"
shape (Triangle
uid 14910,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "138000,42625,138750,43375"
)
tg (CPTG
uid 14911,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 14912,0
va (VaSet
font "Verdana,12,0"
)
xt "134100,42300,137000,43700"
st "In1"
ju 2
blo "137000,43500"
)
)
thePort (LogicalPort
lang 11
m 1
decl (Decl
n "In1"
t "std_ulogic"
o 5
suid 3,0
)
)
)
*131 (CptPort
uid 14913,0
ps "OnEdgeStrategy"
shape (Triangle
uid 14914,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "138000,46625,138750,47375"
)
tg (CPTG
uid 14915,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 14916,0
va (VaSet
font "Verdana,12,0"
)
xt "134100,46300,137000,47700"
st "In2"
ju 2
blo "137000,47500"
)
)
thePort (LogicalPort
lang 11
m 1
decl (Decl
n "In2"
t "std_ulogic"
o 6
suid 4,0
)
)
)
*132 (CptPort
uid 14917,0
ps "OnEdgeStrategy"
shape (Triangle
uid 14918,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "138000,38625,138750,39375"
)
tg (CPTG
uid 14919,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 14920,0
va (VaSet
font "Verdana,12,0"
)
xt "130900,38300,137000,39700"
st "motorEn"
ju 2
blo "137000,39500"
)
)
thePort (LogicalPort
lang 11
m 1
decl (Decl
n "motorEn"
t "std_ulogic"
o 7
suid 5,0
)
)
)
*133 (CptPort
uid 14921,0
ps "OnEdgeStrategy"
shape (Triangle
uid 14922,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "118250,46625,119000,47375"
)
tg (CPTG
uid 14923,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 14924,0
va (VaSet
font "Verdana,12,0"
)
xt "120000,46300,124100,47700"
st "reset"
blo "120000,47500"
)
)
thePort (LogicalPort
lang 11
decl (Decl
n "reset"
t "std_ulogic"
o 3
suid 6,0
)
)
)
*134 (CptPort
uid 14925,0
ps "OnEdgeStrategy"
shape (Triangle
uid 14926,0
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "128625,50000,129375,50750"
)
tg (CPTG
uid 14927,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 14928,0
va (VaSet
font "Verdana,12,0"
)
xt "126000,47600,132700,49000"
st "testMode"
blo "126000,48800"
)
)
thePort (LogicalPort
decl (Decl
n "testMode"
t "std_uLogic"
o 4
suid 9,0
)
)
)
]
shape (Rectangle
uid 14930,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "119000,36000,138000,50000"
)
oxt "15000,9000,34000,23000"
ttg (MlTextGroup
uid 14931,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*135 (Text
uid 14932,0
va (VaSet
font "Verdana,9,1"
)
xt "119150,32800,122850,34000"
st "Cursor"
blo "119150,33800"
tm "BdLibraryNameMgr"
)
*136 (Text
uid 14933,0
va (VaSet
font "Verdana,9,1"
)
xt "119150,34000,126850,35200"
st "motor_driver"
blo "119150,35000"
tm "CptNameMgr"
)
*137 (Text
uid 14934,0
va (VaSet
font "Verdana,9,1"
)
xt "119150,35200,120850,36400"
st "I0"
blo "119150,36200"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 14935,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 14936,0
text (MLText
uid 14937,0
va (VaSet
font "Courier New,8,0"
)
xt "93500,36000,93500,36000"
)
header ""
)
elements [
]
)
portVis (PortSigDisplay
sTC 0
sF 0
)
archFileType "UNKNOWN"
)
*138 (SaComponent
uid 15048,0
optionalChildren [
*139 (CptPort
uid 15016,0
ps "OnEdgeStrategy"
shape (Triangle
uid 15017,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "77250,47625,78000,48375"
)
tg (CPTG
uid 15018,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 15019,0
va (VaSet
font "Verdana,12,0"
)
xt "79000,47300,86600,48700"
st "BusBouton"
blo "79000,48500"
)
)
thePort (LogicalPort
lang 11
decl (Decl
n "BusBouton"
t "unsigned"
b "(3 DOWNTO 0)"
o 1
suid 10,0
)
)
)
*140 (CptPort
uid 15020,0
ps "OnEdgeStrategy"
shape (Triangle
uid 15021,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "96000,45625,96750,46375"
)
tg (CPTG
uid 15022,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 15023,0
va (VaSet
font "Verdana,12,0"
)
xt "92600,45300,95000,46700"
st "clk"
ju 2
blo "95000,46500"
)
)
thePort (LogicalPort
lang 11
decl (Decl
n "clk"
t "std_ulogic"
o 2
suid 11,0
)
)
)
*141 (CptPort
uid 15024,0
ps "OnEdgeStrategy"
shape (Triangle
uid 15025,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "96000,38625,96750,39375"
)
tg (CPTG
uid 15026,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 15027,0
va (VaSet
font "Verdana,12,0"
)
xt "88500,38300,95000,39700"
st "Mode_fct"
ju 2
blo "95000,39500"
)
)
thePort (LogicalPort
lang 11
m 1
decl (Decl
n "Mode_fct"
t "unsigned"
b "(2 DOWNTO 0)"
o 7
suid 12,0
)
)
)
*142 (CptPort
uid 15028,0
ps "OnEdgeStrategy"
shape (Triangle
uid 15029,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "77250,32625,78000,33375"
)
tg (CPTG
uid 15030,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 15031,0
va (VaSet
font "Verdana,12,0"
)
xt "79000,32300,84800,33700"
st "position"
blo "79000,33500"
)
)
thePort (LogicalPort
decl (Decl
n "position"
t "unsigned"
b "(15 DOWNTO 0)"
o 3
suid 13,0
)
)
)
*143 (CptPort
uid 15032,0
ps "OnEdgeStrategy"
shape (Triangle
uid 15033,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "96000,33625,96750,34375"
)
tg (CPTG
uid 15034,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 15035,0
va (VaSet
font "Verdana,12,0"
)
xt "87800,33300,95000,34700"
st "reset_pos"
ju 2
blo "95000,34500"
)
)
thePort (LogicalPort
lang 11
m 1
decl (Decl
n "reset_pos"
t "std_ulogic"
o 8
suid 14,0
)
)
)
*144 (CptPort
uid 15036,0
ps "OnEdgeStrategy"
shape (Triangle
uid 15037,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "96000,48625,96750,49375"
)
tg (CPTG
uid 15038,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 15039,0
va (VaSet
font "Verdana,12,0"
)
xt "92500,48300,95000,49700"
st "rst"
ju 2
blo "95000,49500"
)
)
thePort (LogicalPort
lang 11
decl (Decl
n "rst"
t "std_ulogic"
o 4
suid 15,0
)
)
)
*145 (CptPort
uid 15040,0
ps "OnEdgeStrategy"
shape (Triangle
uid 15041,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "77250,37625,78000,38375"
)
tg (CPTG
uid 15042,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 15043,0
va (VaSet
font "Verdana,12,0"
)
xt "79000,37300,84900,38700"
st "sensor1"
blo "79000,38500"
)
)
thePort (LogicalPort
decl (Decl
n "sensor1"
t "std_uLogic"
o 5
suid 16,0
)
)
)
*146 (CptPort
uid 15044,0
ps "OnEdgeStrategy"
shape (Triangle
uid 15045,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "77250,42625,78000,43375"
)
tg (CPTG
uid 15046,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 15047,0
va (VaSet
font "Verdana,12,0"
)
xt "79000,42300,84900,43700"
st "sensor2"
blo "79000,43500"
)
)
thePort (LogicalPort
decl (Decl
n "sensor2"
t "std_uLogic"
o 6
suid 17,0
)
)
)
]
shape (Rectangle
uid 15049,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "78000,30000,96000,52000"
)
oxt "15000,5000,33000,27000"
ttg (MlTextGroup
uid 15050,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*147 (Text
uid 15051,0
va (VaSet
font "Verdana,9,1"
)
xt "79850,52800,83550,54000"
st "Cursor"
blo "79850,53800"
tm "BdLibraryNameMgr"
)
*148 (Text
uid 15052,0
va (VaSet
font "Verdana,9,1"
)
xt "79850,54000,88150,55200"
st "Cursor_Master"
blo "79850,55000"
tm "CptNameMgr"
)
*149 (Text
uid 15053,0
va (VaSet
font "Verdana,9,1"
)
xt "79850,55200,81550,56400"
st "I2"
blo "79850,56200"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 15054,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 15055,0
text (MLText
uid 15056,0
va (VaSet
font "Courier New,8,0"
)
xt "47500,32000,47500,32000"
)
header ""
)
elements [
]
)
portVis (PortSigDisplay
sTC 0
sF 0
)
archFileType "UNKNOWN"
)
*150 (SaComponent
uid 15216,0
optionalChildren [
*151 (CptPort
uid 15208,0
ps "OnEdgeStrategy"
shape (Triangle
uid 15209,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "133000,70625,133750,71375"
)
tg (CPTG
uid 15210,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 15211,0
va (VaSet
font "Verdana,12,0"
)
xt "126200,70300,132000,71700"
st "led_Out"
ju 2
blo "132000,71500"
)
)
thePort (LogicalPort
lang 11
m 1
decl (Decl
n "led_Out"
t "std_ulogic_vector"
b "(1 TO 16)"
o 2
suid 1,0
)
)
)
*152 (CptPort
uid 15212,0
ps "OnEdgeStrategy"
shape (Triangle
uid 15213,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "118250,70625,119000,71375"
)
tg (CPTG
uid 15214,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 15215,0
va (VaSet
font "Verdana,12,0"
)
xt "120000,70300,124100,71700"
st "state"
blo "120000,71500"
)
)
thePort (LogicalPort
lang 11
decl (Decl
n "state"
t "unsigned"
b "(2 DOWNTO 0)"
o 1
suid 2,0
)
)
)
]
shape (Rectangle
uid 15217,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "119000,68000,133000,74000"
)
oxt "31000,16000,45000,22000"
ttg (MlTextGroup
uid 15218,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*153 (Text
uid 15219,0
va (VaSet
font "Verdana,9,1"
)
xt "119450,74800,123150,76000"
st "Cursor"
blo "119450,75800"
tm "BdLibraryNameMgr"
)
*154 (Text
uid 15220,0
va (VaSet
font "Verdana,9,1"
)
xt "119450,76000,124550,77200"
st "ledDriver"
blo "119450,77000"
tm "CptNameMgr"
)
*155 (Text
uid 15221,0
va (VaSet
font "Verdana,9,1"
)
xt "119450,77200,121150,78400"
st "I3"
blo "119450,78200"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 15222,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 15223,0
text (MLText
uid 15224,0
va (VaSet
font "Courier New,8,0"
)
xt "93500,67800,93500,67800"
)
header ""
)
elements [
]
)
portVis (PortSigDisplay
sTC 0
sF 0
)
archFileType "UNKNOWN"
)
*156 (Wire
uid 2282,0
shape (OrthoPolyLine
uid 2283,0
va (VaSet
vasetType 3
)
xt "34000,31000,47000,31000"
pts [
"34000,31000"
"47000,31000"
]
)
start &14
end &67
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 2288,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2289,0
va (VaSet
font "Verdana,12,0"
)
xt "34000,29600,38900,30900"
st "restart"
blo "34000,30600"
tm "WireNameMgr"
)
)
on &15
)
*157 (Wire
uid 2315,0
shape (OrthoPolyLine
uid 2316,0
va (VaSet
vasetType 3
)
xt "129000,50750,129000,57000"
pts [
"129000,57000"
"129000,50750"
]
)
start &16
end &134
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 2319,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2320,0
va (VaSet
font "Verdana,12,0"
)
xt "130000,55700,135600,57000"
st "testMode"
blo "130000,56700"
tm "WireNameMgr"
)
)
on &17
)
*158 (Wire
uid 2949,0
shape (OrthoPolyLine
uid 2950,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "133750,71000,146000,71000"
pts [
"133750,71000"
"146000,71000"
]
)
start &151
end &18
sat 32
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 2953,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2954,0
va (VaSet
font "Verdana,12,0"
)
xt "140000,69600,145600,71000"
st "testOut"
blo "140000,70800"
tm "WireNameMgr"
)
)
on &19
)
*159 (Wire
uid 3266,0
shape (OrthoPolyLine
uid 3267,0
va (VaSet
vasetType 3
)
xt "67000,38000,77250,38000"
pts [
"67000,38000"
"77250,38000"
]
)
start &20
end &145
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 3270,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3271,0
va (VaSet
font "Verdana,12,0"
)
xt "67000,36600,71900,37900"
st "sensor1"
blo "67000,37600"
tm "WireNameMgr"
)
)
on &21
)
*160 (Wire
uid 3281,0
shape (OrthoPolyLine
uid 3282,0
va (VaSet
vasetType 3
)
xt "67000,43000,77250,43000"
pts [
"67000,43000"
"77250,43000"
]
)
start &22
end &146
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 3285,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3286,0
va (VaSet
font "Verdana,12,0"
)
xt "67000,41600,71900,42900"
st "sensor2"
blo "67000,42600"
tm "WireNameMgr"
)
)
on &23
)
*161 (Wire
uid 4262,0
shape (OrthoPolyLine
uid 4263,0
va (VaSet
vasetType 3
)
xt "138750,47000,160000,47000"
pts [
"138750,47000"
"160000,47000"
]
)
start &131
end &26
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 4266,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 4267,0
va (VaSet
font "Verdana,12,0"
)
xt "141000,45600,145200,47000"
st "side1"
blo "141000,46800"
tm "WireNameMgr"
)
)
on &27
)
*162 (Wire
uid 4277,0
shape (OrthoPolyLine
uid 4278,0
va (VaSet
vasetType 3
)
xt "138750,43000,160000,43000"
pts [
"138750,43000"
"160000,43000"
]
)
start &130
end &28
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 4281,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 4282,0
va (VaSet
font "Verdana,12,0"
)
xt "141000,41600,145200,43000"
st "side2"
blo "141000,42800"
tm "WireNameMgr"
)
)
on &29
)
*163 (Wire
uid 4535,0
shape (OrthoPolyLine
uid 4536,0
va (VaSet
vasetType 3
)
xt "43000,12000,53250,12000"
pts [
"43000,12000"
"53250,12000"
]
)
start &30
end &56
es 0
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 4539,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 4540,0
va (VaSet
font "Verdana,12,0"
)
xt "43000,10600,48600,11900"
st "encoderA"
blo "43000,11600"
tm "WireNameMgr"
)
)
on &31
)
*164 (Wire
uid 4550,0
shape (OrthoPolyLine
uid 4551,0
va (VaSet
vasetType 3
)
xt "50000,69000,57250,69000"
pts [
"50000,69000"
"57250,69000"
]
)
start &32
sat 32
eat 16
stc 0
st 0
sf 1
si 0
tg (WTG
uid 4554,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 4555,0
va (VaSet
font "Verdana,12,0"
)
xt "50000,67600,55600,68900"
st "encoderB"
blo "50000,68600"
tm "WireNameMgr"
)
)
on &33
)
*165 (Wire
uid 4565,0
shape (OrthoPolyLine
uid 4566,0
va (VaSet
vasetType 3
)
xt "50000,71000,57250,71000"
pts [
"50000,71000"
"57250,71000"
]
)
start &34
sat 32
eat 16
stc 0
st 0
sf 1
si 0
tg (WTG
uid 4569,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 4570,0
va (VaSet
font "Verdana,12,0"
)
xt "50000,69600,55600,70900"
st "encoderI"
blo "50000,70600"
tm "WireNameMgr"
)
)
on &35
)
*166 (Wire
uid 4580,0
shape (OrthoPolyLine
uid 4581,0
va (VaSet
vasetType 3
)
xt "34000,38000,47000,38000"
pts [
"34000,38000"
"47000,38000"
]
)
start &36
end &73
es 0
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 4584,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 4585,0
va (VaSet
font "Verdana,12,0"
)
xt "34000,36600,36100,37900"
st "go1"
blo "34000,37600"
tm "WireNameMgr"
)
)
on &37
)
*167 (Wire
uid 4595,0
shape (OrthoPolyLine
uid 4596,0
va (VaSet
vasetType 3
)
xt "34000,45000,47000,45000"
pts [
"34000,45000"
"47000,45000"
]
)
start &38
end &79
es 0
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 4599,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 4600,0
va (VaSet
font "Verdana,12,0"
)
xt "34000,43600,36100,44900"
st "go2"
blo "34000,44600"
tm "WireNameMgr"
)
)
on &39
)
*168 (Wire
uid 4978,0
shape (OrthoPolyLine
uid 4979,0
va (VaSet
vasetType 3
)
xt "43000,18000,53250,18000"
pts [
"43000,18000"
"53250,18000"
]
)
start &43
end &58
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 4984,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 4985,0
va (VaSet
font "Verdana,12,0"
)
xt "43000,16600,46500,17900"
st "reset"
blo "43000,17600"
tm "WireNameMgr"
)
)
on &1
)
*169 (Wire
uid 4986,0
shape (OrthoPolyLine
uid 4987,0
va (VaSet
vasetType 3
)
xt "43000,16000,53250,16000"
pts [
"53250,16000"
"43000,16000"
]
)
start &55
end &42
ss 0
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 4992,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 4993,0
va (VaSet
font "Verdana,12,0"
)
xt "43000,14600,46500,15900"
st "clock"
blo "43000,15600"
tm "WireNameMgr"
)
)
on &2
)
*170 (Wire
uid 6102,0
shape (OrthoPolyLine
uid 6103,0
va (VaSet
vasetType 3
)
xt "138750,39000,160000,39000"
pts [
"138750,39000"
"160000,39000"
]
)
start &132
end &24
es 0
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 6104,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 6105,0
va (VaSet
font "Verdana,12,0"
)
xt "153000,37600,159300,39000"
st "motorOn"
blo "153000,38800"
tm "WireNameMgr"
)
)
on &25
)
*171 (Wire
uid 7310,0
shape (OrthoPolyLine
uid 7311,0
va (VaSet
vasetType 3
)
xt "34000,52000,47000,52000"
pts [
"34000,52000"
"47000,52000"
]
)
start &40
end &85
es 0
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 7314,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 7315,0
va (VaSet
font "Verdana,12,0"
)
xt "34000,50600,38900,51900"
st "button4"
blo "34000,51600"
tm "WireNameMgr"
)
)
on &41
)
*172 (Wire
uid 9951,0
shape (OrthoPolyLine
uid 9952,0
va (VaSet
vasetType 3
)
xt "120000,99000,140000,99000"
pts [
"120000,99000"
"140000,99000"
]
)
start &98
end &49
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 9955,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 9956,0
va (VaSet
font "Verdana,12,0"
)
xt "122000,97600,126900,99000"
st "CS1_n"
blo "122000,98800"
tm "WireNameMgr"
)
)
on &44
)
*173 (Wire
uid 9959,0
shape (OrthoPolyLine
uid 9960,0
va (VaSet
vasetType 3
)
xt "120000,107000,140000,107000"
pts [
"120000,107000"
"140000,107000"
]
)
start &104
end &50
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 9963,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 9964,0
va (VaSet
font "Verdana,12,0"
)
xt "122000,105600,125200,107000"
st "SCL"
blo "122000,106800"
tm "WireNameMgr"
)
)
on &45
)
*174 (Wire
uid 9967,0
shape (OrthoPolyLine
uid 9968,0
va (VaSet
vasetType 3
)
xt "120000,115000,140000,115000"
pts [
"120000,115000"
"140000,115000"
]
)
start &110
end &51
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 9971,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 9972,0
va (VaSet
font "Verdana,12,0"
)
xt "122000,113600,124100,115000"
st "SI"
blo "122000,114800"
tm "WireNameMgr"
)
)
on &46
)
*175 (Wire
uid 9975,0
shape (OrthoPolyLine
uid 9976,0
va (VaSet
vasetType 3
)
xt "120000,123000,140000,123000"
pts [
"120000,123000"
"140000,123000"
]
)
start &116
end &52
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 9979,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 9980,0
va (VaSet
font "Verdana,12,0"
)
xt "122000,121600,124400,123000"
st "A0"
blo "122000,122800"
tm "WireNameMgr"
)
)
on &47
)
*176 (Wire
uid 9983,0
shape (OrthoPolyLine
uid 9984,0
va (VaSet
vasetType 3
)
xt "120000,131000,139000,131000"
pts [
"120000,131000"
"139000,131000"
]
)
start &122
end &53
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 9987,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 9988,0
va (VaSet
font "Verdana,12,0"
)
xt "122000,129600,126700,131000"
st "RST_n"
blo "122000,130800"
tm "WireNameMgr"
)
)
on &48
)
*177 (Wire
uid 13554,0
optionalChildren [
*178 (BdJunction
uid 13562,0
ps "OnConnectorStrategy"
shape (Circle
uid 13563,0
va (VaSet
vasetType 1
)
xt "105600,38600,106400,39400"
radius 400
)
)
]
shape (OrthoPolyLine
uid 13555,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "96750,39000,118250,39000"
pts [
"96750,39000"
"118250,39000"
]
)
start &141
end &129
sat 32
eat 32
sty 1
stc 0
st 0
si 0
tg (WTG
uid 13556,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 13557,0
va (VaSet
font "Verdana,12,0"
)
xt "98750,37600,105250,39000"
st "Mode_fct"
blo "98750,38800"
tm "WireNameMgr"
)
)
on &63
)
*179 (Wire
uid 13558,0
shape (OrthoPolyLine
uid 13559,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "106000,39000,118250,71000"
pts [
"106000,39000"
"106000,71000"
"118250,71000"
]
)
start &178
end &152
sat 32
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 13560,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 13561,0
va (VaSet
font "Verdana,12,0"
)
xt "110250,69600,116750,71000"
st "Mode_fct"
blo "110250,70800"
tm "WireNameMgr"
)
)
on &63
)
*180 (Wire
uid 13566,0
shape (OrthoPolyLine
uid 13567,0
va (VaSet
vasetType 3
)
xt "96750,46000,102000,46000"
pts [
"96750,46000"
"102000,46000"
]
)
start &140
sat 32
eat 16
stc 0
st 0
si 0
tg (WTG
uid 13570,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 13571,0
va (VaSet
font "Verdana,12,0"
)
xt "98000,44600,101800,46000"
st "clock"
blo "98000,45800"
tm "WireNameMgr"
)
)
on &2
)
*181 (Wire
uid 13574,0
shape (OrthoPolyLine
uid 13575,0
va (VaSet
vasetType 3
)
xt "96750,49000,102000,49000"
pts [
"96750,49000"
"102000,49000"
]
)
start &144
sat 32
eat 16
stc 0
st 0
si 0
tg (WTG
uid 13578,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 13579,0
va (VaSet
font "Verdana,12,0"
)
xt "98000,47600,102100,49000"
st "reset"
blo "98000,48800"
tm "WireNameMgr"
)
)
on &1
)
*182 (Wire
uid 13584,0
shape (OrthoPolyLine
uid 13585,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "66750,17000,77250,33000"
pts [
"66750,17000"
"71000,17000"
"71000,33000"
"77250,33000"
]
)
start &57
end &142
sat 32
eat 32
sty 1
stc 0
st 0
si 0
tg (WTG
uid 13586,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 13587,0
va (VaSet
font "Verdana,12,0"
)
xt "69000,15600,74800,17000"
st "position"
blo "69000,16800"
tm "WireNameMgr"
)
)
on &64
)
*183 (Wire
uid 13592,0
optionalChildren [
*184 (BdJunction
uid 13680,0
ps "OnConnectorStrategy"
shape (Circle
uid 13681,0
va (VaSet
vasetType 1
)
xt "56600,47600,57400,48400"
radius 400
)
)
*185 (Ripper
uid 13686,0
ps "OnConnectorStrategy"
shape (Line2D
pts [
"57000,32000"
"56000,31000"
]
uid 13687,0
va (VaSet
vasetType 3
)
xt "56000,31000,57000,32000"
)
)
*186 (Ripper
uid 13692,0
ps "OnConnectorStrategy"
shape (Line2D
pts [
"57000,39000"
"56000,38000"
]
uid 13693,0
va (VaSet
vasetType 3
)
xt "56000,38000,57000,39000"
)
)
*187 (Ripper
uid 13698,0
ps "OnConnectorStrategy"
shape (Line2D
pts [
"57000,46000"
"56000,45000"
]
uid 13699,0
va (VaSet
vasetType 3
)
xt "56000,45000,57000,46000"
)
)
]
shape (OrthoPolyLine
uid 13593,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "57000,29000,77250,48000"
pts [
"57000,29000"
"57000,48000"
"77250,48000"
]
)
end &139
sat 16
eat 32
sty 1
stc 0
st 0
si 0
tg (WTG
uid 13596,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 13597,0
va (VaSet
font "Verdana,12,0"
)
xt "61000,46600,68600,48000"
st "BusBouton"
blo "61000,47800"
tm "WireNameMgr"
)
)
on &65
)
*188 (Wire
uid 13674,0
optionalChildren [
*189 (Ripper
uid 13704,0
ps "OnConnectorStrategy"
shape (Line2D
pts [
"57000,53000"
"56000,52000"
]
uid 13705,0
va (VaSet
vasetType 3
)
xt "56000,52000,57000,53000"
)
)
]
shape (OrthoPolyLine
uid 13675,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "57000,48000,57000,55000"
pts [
"57000,48000"
"57000,55000"
]
)
start &184
sat 32
eat 16
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 13678,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 13679,0
ro 270
va (VaSet
isHidden 1
font "Verdana,12,0"
)
xt "55600,44000,57000,51600"
st "BusBouton"
blo "56800,51600"
tm "WireNameMgr"
)
)
on &65
)
*190 (Wire
uid 13682,0
shape (OrthoPolyLine
uid 13683,0
va (VaSet
vasetType 3
)
xt "52000,31000,56000,31000"
pts [
"52000,31000"
"56000,31000"
]
)
start &68
end &185
sat 32
eat 32
sl "(3)"
stc 0
st 0
sf 1
si 0
tg (WTG
uid 13684,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 13685,0
va (VaSet
font "Verdana,12,0"
)
xt "54000,29600,64200,31000"
st "BusBouton(3)"
blo "54000,30800"
tm "WireNameMgr"
)
)
on &65
)
*191 (Wire
uid 13688,0
shape (OrthoPolyLine
uid 13689,0
va (VaSet
vasetType 3
)
xt "52000,38000,56000,38000"
pts [
"52000,38000"
"56000,38000"
]
)
start &74
end &186
sat 32
eat 32
sl "(2)"
stc 0
st 0
sf 1
si 0
tg (WTG
uid 13690,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 13691,0
va (VaSet
font "Verdana,12,0"
)
xt "54000,36600,64200,38000"
st "BusBouton(2)"
blo "54000,37800"
tm "WireNameMgr"
)
)
on &65
)
*192 (Wire
uid 13694,0
shape (OrthoPolyLine
uid 13695,0
va (VaSet
vasetType 3
)
xt "52000,45000,56000,45000"
pts [
"52000,45000"
"56000,45000"
]
)
start &80
end &187
sat 32
eat 32
sl "(1)"
stc 0
st 0
sf 1
si 0
tg (WTG
uid 13696,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 13697,0
va (VaSet
font "Verdana,12,0"
)
xt "54000,43600,64200,45000"
st "BusBouton(1)"
blo "54000,44800"
tm "WireNameMgr"
)
)
on &65
)
*193 (Wire
uid 13700,0
shape (OrthoPolyLine
uid 13701,0
va (VaSet
vasetType 3
)
xt "52000,52000,56000,52000"
pts [
"52000,52000"
"56000,52000"
]
)
start &86
end &189
sat 32
eat 32
sl "(0)"
stc 0
st 0
sf 1
si 0
tg (WTG
uid 13702,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 13703,0
va (VaSet
font "Verdana,12,0"
)
xt "54000,50600,64200,52000"
st "BusBouton(0)"
blo "54000,51800"
tm "WireNameMgr"
)
)
on &65
)
*194 (Wire
uid 13710,0
shape (OrthoPolyLine
uid 13711,0
va (VaSet
vasetType 3
)
xt "60000,4000,102000,34000"
pts [
"60000,7250"
"60000,4000"
"102000,4000"
"102000,34000"
"96750,34000"
]
)
start &59
end &143
sat 32
eat 32
stc 0
st 0
si 0
tg (WTG
uid 13712,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 13713,0
ro 270
va (VaSet
font "Verdana,12,0"
)
xt "58600,-750,60000,6450"
st "reset_pos"
blo "59800,6450"
tm "WireNameMgr"
)
)
on &90
)
*195 (Wire
uid 13808,0
shape (OrthoPolyLine
uid 13809,0
va (VaSet
vasetType 3
)
xt "114000,43000,118250,43000"
pts [
"118250,43000"
"114000,43000"
]
)
start &128
sat 32
eat 16
stc 0
st 0
si 0
tg (WTG
uid 13812,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 13813,0
va (VaSet
font "Verdana,12,0"
)
xt "112250,41600,116050,43000"
st "clock"
blo "112250,42800"
tm "WireNameMgr"
)
)
on &2
)
*196 (Wire
uid 13816,0
shape (OrthoPolyLine
uid 13817,0
va (VaSet
vasetType 3
)
xt "114000,47000,118250,47000"
pts [
"118250,47000"
"114000,47000"
]
)
start &133
sat 32
eat 16
stc 0
st 0
si 0
tg (WTG
uid 13820,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 13821,0
va (VaSet
font "Verdana,12,0"
)
xt "112250,45600,116350,47000"
st "reset"
blo "112250,46800"
tm "WireNameMgr"
)
)
on &1
)
*197 (Wire
uid 14458,0
optionalChildren [
*198 (BdJunction
uid 14466,0
ps "OnConnectorStrategy"
shape (Circle
uid 14467,0
va (VaSet
vasetType 1
)
xt "106600,130600,107400,131400"
radius 400
)
)
]
shape (OrthoPolyLine
uid 14459,0
va (VaSet
vasetType 3
)
xt "107000,131000,115000,138000"
pts [
"107000,138000"
"107000,131000"
"115000,131000"
]
)
start &92
end &121
sat 32
eat 32
stc 0
sf 1
si 0
tg (WTG
uid 14460,0
ps "ConnStartEndStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 14461,0
ro 270
va (VaSet
isHidden 1
font "Verdana,12,0"
)
xt "105600,131800,107000,137000"
st "logic_0"
blo "106800,137000"
tm "WireNameMgr"
)
s (Text
uid 14541,0
ro 270
va (VaSet
isHidden 1
font "Verdana,12,0"
)
xt "107000,137000,107000,137000"
blo "107000,137000"
tm "SignalTypeMgr"
)
)
on &126
)
*199 (Wire
uid 14462,0
optionalChildren [
*200 (BdJunction
uid 14472,0
ps "OnConnectorStrategy"
shape (Circle
uid 14473,0
va (VaSet
vasetType 1
)
xt "106600,122600,107400,123400"
radius 400
)
)
]
shape (OrthoPolyLine
uid 14463,0
va (VaSet
vasetType 3
)
xt "107000,123000,115000,131000"
pts [
"107000,131000"
"107000,123000"
"115000,123000"
]
)
start &198
end &115
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 14464,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 14465,0
va (VaSet
font "Verdana,12,0"
)
xt "109000,121600,114200,123000"
st "logic_0"
blo "109000,122800"
tm "WireNameMgr"
)
)
on &126
)
*201 (Wire
uid 14468,0
optionalChildren [
*202 (BdJunction
uid 14492,0
ps "OnConnectorStrategy"
shape (Circle
uid 14493,0
va (VaSet
vasetType 1
)
xt "106600,114600,107400,115400"
radius 400
)
)
]
shape (OrthoPolyLine
uid 14469,0
va (VaSet
vasetType 3
)
xt "107000,115000,115000,123000"
pts [
"107000,123000"
"107000,115000"
"115000,115000"
]
)
start &200
end &109
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 14470,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 14471,0
va (VaSet
font "Verdana,12,0"
)
xt "109000,113600,114200,115000"
st "logic_0"
blo "109000,114800"
tm "WireNameMgr"
)
)
on &126
)
*203 (Wire
uid 14488,0
optionalChildren [
*204 (BdJunction
uid 14498,0
ps "OnConnectorStrategy"
shape (Circle
uid 14499,0
va (VaSet
vasetType 1
)
xt "106600,106600,107400,107400"
radius 400
)
)
]
shape (OrthoPolyLine
uid 14489,0
va (VaSet
vasetType 3
)
xt "107000,107000,115000,115000"
pts [
"107000,115000"
"107000,107000"
"115000,107000"
]
)
start &202
end &103
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 14490,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 14491,0
va (VaSet
font "Verdana,12,0"
)
xt "109000,105600,114200,107000"
st "logic_0"
blo "109000,106800"
tm "WireNameMgr"
)
)
on &126
)
*205 (Wire
uid 14494,0
shape (OrthoPolyLine
uid 14495,0
va (VaSet
vasetType 3
)
xt "107000,99000,115000,107000"
pts [
"107000,107000"
"107000,99000"
"115000,99000"
]
)
start &204
end &97
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 14496,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 14497,0
va (VaSet
font "Verdana,12,0"
)
xt "109000,97600,114200,99000"
st "logic_0"
blo "109000,98800"
tm "WireNameMgr"
)
)
on &126
)
]
bg "65535,65535,65535"
grid (Grid
origin "0,0"
isVisible 1
isActive 1
xSpacing 1000
xySpacing 1000
xShown 1
yShown 1
color "65535,0,0"
)
packageList *206 (PackageList
uid 42,0
stg "VerticalLayoutStrategy"
textVec [
*207 (Text
uid 573,0
va (VaSet
font "Verdana,8,1"
)
xt "24000,-12000,30500,-11100"
st "Package List"
blo "24000,-11300"
)
*208 (MLText
uid 574,0
va (VaSet
)
xt "24000,-11100,41500,-5100"
st "LIBRARY ieee;
  USE ieee.std_logic_1164.all;
  USE ieee.numeric_std.all;
LIBRARY gates;
USE gates.gates.all;"
tm "PackageList"
)
]
)
compDirBlock (MlTextGroup
uid 45,0
stg "VerticalLayoutStrategy"
textVec [
*209 (Text
uid 46,0
va (VaSet
isHidden 1
font "Verdana,10,1"
)
xt "20000,0,32000,1000"
st "Compiler Directives"
blo "20000,800"
)
*210 (Text
uid 47,0
va (VaSet
isHidden 1
font "Verdana,10,1"
)
xt "20000,1400,33800,2400"
st "Pre-module directives:"
blo "20000,2200"
)
*211 (MLText
uid 48,0
va (VaSet
isHidden 1
)
xt "20000,2800,32100,5200"
st "`resetall
`timescale 1ns/10ps"
tm "BdCompilerDirectivesTextMgr"
)
*212 (Text
uid 49,0
va (VaSet
isHidden 1
font "Verdana,10,1"
)
xt "20000,5600,34400,6600"
st "Post-module directives:"
blo "20000,6400"
)
*213 (MLText
uid 50,0
va (VaSet
isHidden 1
)
xt "20000,7000,20000,7000"
tm "BdCompilerDirectivesTextMgr"
)
*214 (Text
uid 51,0
va (VaSet
isHidden 1
font "Verdana,10,1"
)
xt "20000,7200,33800,8200"
st "End-module directives:"
blo "20000,8000"
)
*215 (MLText
uid 52,0
va (VaSet
isHidden 1
)
xt "20000,1200,20000,1200"
tm "BdCompilerDirectivesTextMgr"
)
]
associable 1
)
windowSize "0,6,1369,912"
viewArea "80600,11500,191277,84250"
cachedDiagramExtent "-17000,-23800,171000,152000"
pageSetupInfo (PageSetupInfo
ptrCmd "\\\\ipp://ippsion.hevs.ch\\PREA309_HPLJ3005DN,winspool,"
fileName "\\\\EIV\\a309_hplj4050.electro.eiv"
toPrinter 1
xMargin 48
yMargin 48
paperWidth 761
paperHeight 1077
unixPaperWidth 595
unixPaperHeight 842
windowsPaperWidth 761
windowsPaperHeight 1077
paperType "A4"
unixPaperName "A4  (210mm x 297mm)"
windowsPaperName "A4"
windowsPaperType 9
scale 50
titlesVisible 0
exportedDirectories [
"$HDS_PROJECT_DIR/HTMLExport"
]
boundaryWidth 0
)
hasePageBreakOrigin 1
pageBreakOrigin "24000,-12000"
lastUid 15224,0
defaultCommentText (CommentText
shape (Rectangle
layer 0
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineStyle 2
)
xt "0,0,15000,5000"
)
text (MLText
va (VaSet
fg "65535,0,0"
)
xt "200,200,3200,1400"
st "
Text
"
tm "CommentText"
wrapOption 3
visibleHeight 4600
visibleWidth 14600
)
)
defaultRequirementText (RequirementText
shape (ZoomableIcon
layer 0
va (VaSet
vasetType 1
fg "59904,39936,65280"
lineColor "0,0,32768"
)
xt "0,0,1500,1750"
iconName "reqTracerRequirement.bmp"
iconMaskName "reqTracerRequirement.msk"
)
autoResize 1
text (MLText
va (VaSet
fg "0,0,32768"
font "Verdana,8,0"
)
xt "450,2150,1450,3150"
st "
Text
"
tm "RequirementText"
wrapOption 3
visibleHeight 1350
visibleWidth 1100
)
)
defaultPanel (Panel
shape (RectFrame
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "32768,0,0"
lineWidth 3
)
xt "0,0,20000,20000"
)
title (TextAssociate
ps "TopLeftStrategy"
text (Text
va (VaSet
font "Verdana,10,1"
)
xt "1000,1000,4400,2200"
st "Panel0"
blo "1000,2000"
tm "PanelText"
)
)
)
defaultBlk (Blk
shape (Rectangle
va (VaSet
vasetType 1
fg "40000,56832,65535"
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*216 (Text
va (VaSet
)
xt "2100,3000,6700,4200"
st "<library>"
blo "2100,4000"
tm "BdLibraryNameMgr"
)
*217 (Text
va (VaSet
)
xt "2100,4200,6200,5400"
st "<block>"
blo "2100,5200"
tm "BlkNameMgr"
)
*218 (Text
va (VaSet
)
xt "2100,5400,3300,6600"
st "I0"
blo "2100,6400"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
isHidden 1
)
xt "2100,13000,2100,13000"
)
header ""
)
elements [
]
)
)
defaultMWComponent (MWC
shape (Rectangle
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "-600,0,8600,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*219 (Text
va (VaSet
)
xt "-100,3000,2200,4000"
st "Library"
blo "-100,3800"
)
*220 (Text
va (VaSet
)
xt "-100,4000,5900,5000"
st "MWComponent"
blo "-100,4800"
)
*221 (Text
va (VaSet
)
xt "-100,5000,500,6000"
st "I0"
blo "-100,5800"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
isHidden 1
)
xt "-7100,1000,-7100,1000"
)
header ""
)
elements [
]
)
prms (Property
pclass "params"
pname "params"
ptn "String"
)
visOptions (mwParamsVisibilityOptions
)
)
defaultSaComponent (SaComponent
shape (Rectangle
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*222 (Text
va (VaSet
)
xt "900,3000,3200,4000"
st "Library"
blo "900,3800"
tm "BdLibraryNameMgr"
)
*223 (Text
va (VaSet
)
xt "900,4000,6400,5000"
st "SaComponent"
blo "900,4800"
tm "CptNameMgr"
)
*224 (Text
va (VaSet
)
xt "900,5000,1500,6000"
st "I0"
blo "900,5800"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
isHidden 1
)
xt "-6100,1000,-6100,1000"
)
header ""
)
elements [
]
)
archFileType "UNKNOWN"
)
defaultVhdlComponent (VhdlComponent
shape (Rectangle
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-100,0,8100,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*225 (Text
va (VaSet
)
xt "400,3000,2700,4000"
st "Library"
blo "400,3800"
)
*226 (Text
va (VaSet
)
xt "400,4000,6500,5000"
st "VhdlComponent"
blo "400,4800"
)
*227 (Text
va (VaSet
)
xt "400,5000,1000,6000"
st "I0"
blo "400,5800"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
isHidden 1
)
xt "-6600,1000,-6600,1000"
)
header ""
)
elements [
]
)
entityPath ""
archName ""
archPath ""
)
defaultVerilogComponent (VerilogComponent
shape (Rectangle
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-600,0,8600,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*228 (Text
va (VaSet
)
xt "-100,3000,2200,4000"
st "Library"
blo "-100,3800"
)
*229 (Text
va (VaSet
)
xt "-100,4000,7000,5000"
st "VerilogComponent"
blo "-100,4800"
)
*230 (Text
va (VaSet
)
xt "-100,5000,500,6000"
st "I0"
blo "-100,5800"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
isHidden 1
)
xt "-7100,1000,-7100,1000"
)
header ""
)
elements [
]
)
entityPath ""
)
defaultHdlText (HdlText
shape (Rectangle
va (VaSet
vasetType 1
fg "65535,65535,32768"
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*231 (Text
va (VaSet
)
xt "3300,3700,4500,4700"
st "eb1"
blo "3300,4500"
tm "HdlTextNameMgr"
)
*232 (Text
va (VaSet
)
xt "3300,4700,3700,5700"
st "1"
blo "3300,5500"
tm "HdlTextNumberMgr"
)
]
)
)
defaultEmbeddedText (EmbeddedText
commentText (CommentText
ps "CenterOffsetStrategy"
shape (Rectangle
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineStyle 2
)
xt "0,0,18000,5000"
)
text (MLText
va (VaSet
)
xt "200,200,3200,1400"
st "
Text
"
tm "HdlTextMgr"
wrapOption 3
visibleHeight 4600
visibleWidth 17600
)
)
)
defaultGlobalConnector (GlobalConnector
shape (Circle
va (VaSet
vasetType 1
fg "65535,65535,0"
)
xt "-1000,-1000,1000,1000"
radius 1000
)
name (Text
va (VaSet
)
xt "-350,-600,250,400"
st "G"
blo "-350,200"
)
)
defaultRipper (Ripper
ps "OnConnectorStrategy"
shape (Line2D
pts [
"0,0"
"1000,1000"
]
va (VaSet
vasetType 1
)
xt "0,0,1000,1000"
)
)
defaultBdJunction (BdJunction
ps "OnConnectorStrategy"
shape (Circle
va (VaSet
vasetType 1
)
xt "-400,-400,400,400"
radius 400
)
)
defaultPortIoIn (PortIoIn
shape (CompositeShape
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
sl 0
ro 270
xt "-2000,-375,-500,375"
)
(Line
sl 0
ro 270
xt "-500,0,0,0"
pts [
"-500,0"
"0,0"
]
)
]
)
tg (WTG
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
isHidden 1
font "Verdana,12,0"
)
xt "-2875,-375,-2875,-375"
ju 2
blo "-2875,-375"
tm "WireNameMgr"
)
s (Text
va (VaSet
font "Verdana,12,0"
)
xt "-2875,-375,-2875,-375"
ju 2
blo "-2875,-375"
tm "SignalTypeMgr"
)
)
)
defaultPortIoOut (PortIoOut
shape (CompositeShape
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
sl 0
ro 270
xt "500,-375,2000,375"
)
(Line
sl 0
ro 270
xt "0,0,500,0"
pts [
"0,0"
"500,0"
]
)
]
)
tg (WTG
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
isHidden 1
font "Verdana,12,0"
)
xt "2875,-375,2875,-375"
blo "2875,-375"
tm "WireNameMgr"
)
s (Text
va (VaSet
font "Verdana,12,0"
)
xt "2875,-375,2875,-375"
blo "2875,-375"
tm "SignalTypeMgr"
)
)
)
defaultPortIoInOut (PortIoInOut
shape (CompositeShape
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Hexagon
sl 0
xt "500,-375,2000,375"
)
(Line
sl 0
xt "0,0,500,0"
pts [
"0,0"
"500,0"
]
)
]
)
tg (WTG
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
isHidden 1
font "Verdana,12,0"
)
xt "3000,500,3000,500"
blo "3000,500"
tm "WireNameMgr"
)
s (Text
va (VaSet
font "Verdana,12,0"
)
xt "3000,500,3000,500"
blo "3000,500"
tm "SignalTypeMgr"
)
)
)
defaultPortIoBuffer (PortIoBuffer
shape (CompositeShape
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "0,0,32768"
)
optionalChildren [
(Hexagon
sl 0
xt "500,-375,2000,375"
)
(Line
sl 0
xt "0,0,500,0"
pts [
"0,0"
"500,0"
]
)
]
)
tg (WTG
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
isHidden 1
font "Verdana,12,0"
)
xt "3000,500,3000,500"
blo "3000,500"
tm "WireNameMgr"
)
s (Text
va (VaSet
font "Verdana,12,0"
)
xt "3000,500,3000,500"
blo "3000,500"
tm "SignalTypeMgr"
)
)
)
defaultSignal (Wire
shape (OrthoPolyLine
va (VaSet
vasetType 3
)
pts [
"0,0"
"0,0"
]
)
ss 0
es 0
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
font "Verdana,12,0"
)
xt "0,0,2600,1400"
st "sig0"
blo "0,1200"
tm "WireNameMgr"
)
)
)
defaultBus (Wire
shape (OrthoPolyLine
va (VaSet
vasetType 3
lineWidth 2
)
pts [
"0,0"
"0,0"
]
)
ss 0
es 0
sat 32
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
font "Verdana,12,0"
)
xt "0,0,3900,1400"
st "dbus0"
blo "0,1200"
tm "WireNameMgr"
)
)
)
defaultBundle (Bundle
shape (OrthoPolyLine
va (VaSet
vasetType 3
lineStyle 3
lineWidth 1
)
pts [
"0,0"
"0,0"
]
)
ss 0
es 0
sat 32
eat 32
textGroup (BiTextGroup
ps "ConnStartEndStrategy"
stg "VerticalLayoutStrategy"
first (Text
va (VaSet
)
xt "0,0,2600,1000"
st "bundle0"
blo "0,800"
tm "BundleNameMgr"
)
second (MLText
va (VaSet
)
xt "0,1000,1500,2200"
st "()"
tm "BundleContentsMgr"
)
)
bundleNet &0
)
defaultPortMapFrame (PortMapFrame
ps "PortMapFrameStrategy"
shape (RectFrame
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "0,0,50000"
lineWidth 2
)
xt "0,0,10000,12000"
)
portMapText (BiTextGroup
ps "BottomRightOffsetStrategy"
stg "VerticalLayoutStrategy"
first (MLText
va (VaSet
)
xt "0,0,5000,1200"
st "Auto list"
)
second (MLText
va (VaSet
)
xt "0,1000,9600,2200"
st "User defined list"
tm "PortMapTextMgr"
)
)
)
defaultGenFrame (Frame
shape (RectFrame
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "28160,28160,28160"
lineStyle 2
lineWidth 3
)
xt "0,0,20000,20000"
)
title (TextAssociate
ps "TopLeftStrategy"
text (MLText
va (VaSet
)
xt "0,-1300,18500,-100"
st "g0: FOR i IN 0 TO n GENERATE"
tm "FrameTitleTextMgr"
)
)
seqNum (FrameSequenceNumber
ps "TopLeftStrategy"
shape (Rectangle
va (VaSet
vasetType 1
fg "65535,65535,65535"
)
xt "50,50,1050,1650"
)
num (Text
va (VaSet
)
xt "300,250,700,1250"
st "1"
blo "300,1050"
tm "FrameSeqNumMgr"
)
)
decls (MlTextGroup
ps "BottomRightOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*233 (Text
va (VaSet
font "Verdana,8,1"
)
xt "13200,20000,21100,21000"
st "Frame Declarations"
blo "13200,20800"
)
*234 (MLText
va (VaSet
)
xt "13200,21000,13200,21000"
tm "BdFrameDeclTextMgr"
)
]
)
)
defaultBlockFrame (Frame
shape (RectFrame
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "28160,28160,28160"
lineStyle 1
lineWidth 3
)
xt "0,0,20000,20000"
)
title (TextAssociate
ps "TopLeftStrategy"
text (MLText
va (VaSet
)
xt "0,-1300,11000,-100"
st "b0: BLOCK (guard)"
tm "FrameTitleTextMgr"
)
)
seqNum (FrameSequenceNumber
ps "TopLeftStrategy"
shape (Rectangle
va (VaSet
vasetType 1
fg "65535,65535,65535"
)
xt "50,50,1050,1650"
)
num (Text
va (VaSet
)
xt "300,250,700,1250"
st "1"
blo "300,1050"
tm "FrameSeqNumMgr"
)
)
decls (MlTextGroup
ps "BottomRightOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*235 (Text
va (VaSet
font "Verdana,8,1"
)
xt "13200,20000,21100,21000"
st "Frame Declarations"
blo "13200,20800"
)
*236 (MLText
va (VaSet
)
xt "13200,21000,13200,21000"
tm "BdFrameDeclTextMgr"
)
]
)
style 3
)
defaultSaCptPort (CptPort
ps "OnEdgeStrategy"
shape (Triangle
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "0,0,750,750"
)
tg (CPTG
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
va (VaSet
)
xt "0,750,1400,1750"
st "Port"
blo "0,1550"
)
)
thePort (LogicalPort
decl (Decl
n "Port"
t ""
o 0
)
)
)
defaultSaCptPortBuffer (CptPort
ps "OnEdgeStrategy"
shape (Diamond
va (VaSet
vasetType 1
fg "65535,65535,65535"
)
xt "0,0,750,750"
)
tg (CPTG
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
va (VaSet
)
xt "0,750,1400,1750"
st "Port"
blo "0,1550"
)
)
thePort (LogicalPort
m 3
decl (Decl
n "Port"
t ""
o 0
)
)
)
defaultDeclText (MLText
va (VaSet
isHidden 1
)
)
archDeclarativeBlock (BdArchDeclBlock
uid 1,0
stg "BdArchDeclBlockLS"
declLabel (Text
uid 2,0
va (VaSet
font "Verdana,8,1"
)
xt "24000,-5600,30500,-4700"
st "Declarations"
blo "24000,-4900"
)
portLabel (Text
uid 3,0
va (VaSet
isHidden 1
font "Verdana,8,1"
)
xt "24000,-4100,27000,-3200"
st "Ports:"
blo "24000,-3400"
)
preUserLabel (Text
uid 4,0
va (VaSet
font "Verdana,8,1"
)
xt "24000,-4700,28500,-3800"
st "Pre User:"
blo "24000,-4000"
)
preUserText (MLText
uid 5,0
va (VaSet
)
xt "26000,-3800,67100,1000"
st "constant positionBitNb: positive := 18;
constant relativePositionBitNb: positive := pwmBitNb + slopeShiftBitNb + 1;
constant minAmplitude: positive := integer(0.25 * 2.0**pwmBitNb);
constant lcdAsciiBitNb: positive := 7;"
tm "BdDeclarativeTextMgr"
)
diagSignalLabel (Text
uid 6,0
va (VaSet
isHidden 1
font "Verdana,8,1"
)
xt "24000,-4100,32500,-3200"
st "Diagram Signals:"
blo "24000,-3400"
)
postUserLabel (Text
uid 7,0
va (VaSet
isHidden 1
font "Verdana,8,1"
)
xt "24000,-5600,29500,-4700"
st "Post User:"
blo "24000,-4900"
)
postUserText (MLText
uid 8,0
va (VaSet
isHidden 1
)
xt "24000,-5600,24000,-5600"
tm "BdDeclarativeTextMgr"
)
)
commonDM (CommonDM
ldm (LogicalDM
suid 162,0
usingSuid 1
emptyRow *237 (LEmptyRow
)
uid 5714,0
optionalChildren [
*238 (RefLabelRowHdr
)
*239 (TitleRowHdr
)
*240 (FilterRowHdr
)
*241 (RefLabelColHdr
tm "RefLabelColHdrMgr"
)
*242 (RowExpandColHdr
tm "RowExpandColHdrMgr"
)
*243 (GroupColHdr
tm "GroupColHdrMgr"
)
*244 (NameColHdr
tm "BlockDiagramNameColHdrMgr"
)
*245 (ModeColHdr
tm "BlockDiagramModeColHdrMgr"
)
*246 (TypeColHdr
tm "BlockDiagramTypeColHdrMgr"
)
*247 (BoundsColHdr
tm "BlockDiagramBoundsColHdrMgr"
)
*248 (InitColHdr
tm "BlockDiagramInitColHdrMgr"
)
*249 (EolColHdr
tm "BlockDiagramEolColHdrMgr"
)
*250 (LeafLogPort
port (LogicalPort
decl (Decl
n "reset"
t "std_ulogic"
o 8
suid 1,0
)
)
uid 5659,0
)
*251 (LeafLogPort
port (LogicalPort
decl (Decl
n "clock"
t "std_ulogic"
o 2
suid 2,0
)
)
uid 5661,0
)
*252 (LeafLogPort
port (LogicalPort
decl (Decl
n "restart"
t "std_uLogic"
o 9
suid 3,0
)
)
uid 5663,0
)
*253 (LeafLogPort
port (LogicalPort
decl (Decl
n "testMode"
t "std_uLogic"
o 12
suid 4,0
)
)
uid 5665,0
)
*254 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "testOut"
t "std_ulogic_vector"
b "(1 TO 16)"
o 21
suid 5,0
)
)
uid 5667,0
)
*255 (LeafLogPort
port (LogicalPort
decl (Decl
n "sensor1"
t "std_uLogic"
o 10
suid 6,0
)
)
uid 5669,0
)
*256 (LeafLogPort
port (LogicalPort
decl (Decl
n "sensor2"
t "std_uLogic"
o 11
suid 7,0
)
)
uid 5671,0
)
*257 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "motorOn"
t "std_uLogic"
o 18
suid 10,0
)
)
uid 5677,0
)
*258 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "side1"
t "std_uLogic"
o 19
suid 12,0
)
)
uid 5681,0
)
*259 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "side2"
t "std_uLogic"
o 20
suid 13,0
)
)
uid 5683,0
)
*260 (LeafLogPort
port (LogicalPort
decl (Decl
n "encoderA"
t "std_uLogic"
o 3
suid 14,0
)
)
uid 5685,0
)
*261 (LeafLogPort
port (LogicalPort
decl (Decl
n "encoderB"
t "std_uLogic"
o 4
suid 15,0
)
)
uid 5687,0
)
*262 (LeafLogPort
port (LogicalPort
decl (Decl
n "encoderI"
t "std_uLogic"
o 5
suid 16,0
)
)
uid 5689,0
)
*263 (LeafLogPort
port (LogicalPort
decl (Decl
n "go1"
t "std_uLogic"
o 6
suid 17,0
)
)
uid 5691,0
)
*264 (LeafLogPort
port (LogicalPort
decl (Decl
n "go2"
t "std_uLogic"
o 7
suid 18,0
)
)
uid 5693,0
)
*265 (LeafLogPort
port (LogicalPort
decl (Decl
n "button4"
t "std_uLogic"
o 1
suid 47,0
)
)
uid 7302,0
)
*266 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "CS1_n"
t "std_ulogic"
o 14
suid 68,0
)
)
uid 10024,0
)
*267 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "SCL"
t "std_ulogic"
o 16
suid 69,0
)
)
uid 10026,0
)
*268 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "SI"
t "std_ulogic"
o 17
suid 70,0
)
)
uid 10028,0
)
*269 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "A0"
t "std_ulogic"
o 13
suid 71,0
)
)
uid 10030,0
)
*270 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "RST_n"
t "std_ulogic"
o 15
suid 72,0
)
)
uid 10032,0
)
*271 (LeafLogPort
port (LogicalPort
lang 11
m 4
decl (Decl
n "Mode_fct"
t "unsigned"
b "(2 DOWNTO 0)"
o 22
suid 152,0
)
)
uid 13580,0
)
*272 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "position"
t "unsigned"
b "(15 DOWNTO 0)"
o 23
suid 155,0
)
)
uid 13588,0
)
*273 (LeafLogPort
port (LogicalPort
lang 11
m 4
decl (Decl
n "BusBouton"
t "unsigned"
b "(3 DOWNTO 0)"
o 24
suid 156,0
)
)
uid 13706,0
)
*274 (LeafLogPort
port (LogicalPort
lang 11
m 4
decl (Decl
n "reset_pos"
t "std_ulogic"
o 25
suid 157,0
)
)
uid 13714,0
)
*275 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "logic_0"
t "std_uLogic"
o 26
suid 161,0
)
)
uid 14500,0
)
]
)
pdm (PhysicalDM
displayShortBounds 1
editShortBounds 1
uid 5727,0
optionalChildren [
*276 (Sheet
sheetRow (SheetRow
headerVa (MVa
cellColor "49152,49152,49152"
fontColor "0,0,0"
font "Tahoma,10,0"
)
cellVa (MVa
cellColor "65535,65535,65535"
fontColor "0,0,0"
font "Tahoma,10,0"
)
groupVa (MVa
cellColor "39936,56832,65280"
fontColor "0,0,0"
font "Tahoma,10,0"
)
emptyMRCItem *277 (MRCItem
litem &237
pos 26
dimension 20
)
uid 5729,0
optionalChildren [
*278 (MRCItem
litem &238
pos 0
dimension 20
uid 5730,0
)
*279 (MRCItem
litem &239
pos 1
dimension 23
uid 5731,0
)
*280 (MRCItem
litem &240
pos 2
hidden 1
dimension 20
uid 5732,0
)
*281 (MRCItem
litem &250
pos 0
dimension 20
uid 5660,0
)
*282 (MRCItem
litem &251
pos 1
dimension 20
uid 5662,0
)
*283 (MRCItem
litem &252
pos 2
dimension 20
uid 5664,0
)
*284 (MRCItem
litem &253
pos 3
dimension 20
uid 5666,0
)
*285 (MRCItem
litem &254
pos 4
dimension 20
uid 5668,0
)
*286 (MRCItem
litem &255
pos 5
dimension 20
uid 5670,0
)
*287 (MRCItem
litem &256
pos 6
dimension 20
uid 5672,0
)
*288 (MRCItem
litem &257
pos 7
dimension 20
uid 5678,0
)
*289 (MRCItem
litem &258
pos 8
dimension 20
uid 5682,0
)
*290 (MRCItem
litem &259
pos 9
dimension 20
uid 5684,0
)
*291 (MRCItem
litem &260
pos 10
dimension 20
uid 5686,0
)
*292 (MRCItem
litem &261
pos 11
dimension 20
uid 5688,0
)
*293 (MRCItem
litem &262
pos 12
dimension 20
uid 5690,0
)
*294 (MRCItem
litem &263
pos 13
dimension 20
uid 5692,0
)
*295 (MRCItem
litem &264
pos 14
dimension 20
uid 5694,0
)
*296 (MRCItem
litem &265
pos 15
dimension 20
uid 7301,0
)
*297 (MRCItem
litem &266
pos 16
dimension 20
uid 10025,0
)
*298 (MRCItem
litem &267
pos 17
dimension 20
uid 10027,0
)
*299 (MRCItem
litem &268
pos 18
dimension 20
uid 10029,0
)
*300 (MRCItem
litem &269
pos 19
dimension 20
uid 10031,0
)
*301 (MRCItem
litem &270
pos 20
dimension 20
uid 10033,0
)
*302 (MRCItem
litem &271
pos 21
dimension 20
uid 13581,0
)
*303 (MRCItem
litem &272
pos 22
dimension 20
uid 13589,0
)
*304 (MRCItem
litem &273
pos 23
dimension 20
uid 13707,0
)
*305 (MRCItem
litem &274
pos 24
dimension 20
uid 13715,0
)
*306 (MRCItem
litem &275
pos 25
dimension 20
uid 14501,0
)
]
)
sheetCol (SheetCol
propVa (MVa
cellColor "0,49152,49152"
fontColor "0,0,0"
font "Tahoma,10,0"
textAngle 90
)
uid 5733,0
optionalChildren [
*307 (MRCItem
litem &241
pos 0
dimension 20
uid 5734,0
)
*308 (MRCItem
litem &243
pos 1
dimension 50
uid 5735,0
)
*309 (MRCItem
litem &244
pos 2
dimension 100
uid 5736,0
)
*310 (MRCItem
litem &245
pos 3
dimension 50
uid 5737,0
)
*311 (MRCItem
litem &246
pos 4
dimension 100
uid 5738,0
)
*312 (MRCItem
litem &247
pos 5
dimension 100
uid 5739,0
)
*313 (MRCItem
litem &248
pos 6
dimension 50
uid 5740,0
)
*314 (MRCItem
litem &249
pos 7
dimension 80
uid 5741,0
)
]
)
fixedCol 4
fixedRow 2
name "Ports"
uid 5728,0
vaOverrides [
]
)
]
)
uid 5713,0
)
genericsCommonDM (CommonDM
ldm (LogicalDM
emptyRow *315 (LEmptyRow
)
uid 5743,0
optionalChildren [
*316 (RefLabelRowHdr
)
*317 (TitleRowHdr
)
*318 (FilterRowHdr
)
*319 (RefLabelColHdr
tm "RefLabelColHdrMgr"
)
*320 (RowExpandColHdr
tm "RowExpandColHdrMgr"
)
*321 (GroupColHdr
tm "GroupColHdrMgr"
)
*322 (NameColHdr
tm "GenericNameColHdrMgr"
)
*323 (TypeColHdr
tm "GenericTypeColHdrMgr"
)
*324 (InitColHdr
tm "GenericValueColHdrMgr"
)
*325 (PragmaColHdr
tm "GenericPragmaColHdrMgr"
)
*326 (EolColHdr
tm "GenericEolColHdrMgr"
)
*327 (LogGeneric
generic (GiElement
name "position1"
type "positive"
value "32000"
)
uid 7215,0
)
*328 (LogGeneric
generic (GiElement
name "position2"
type "positive"
value "64000"
)
uid 7217,0
)
*329 (LogGeneric
generic (GiElement
name "testLineNb"
type "positive"
value "16"
)
uid 7816,0
)
*330 (LogGeneric
generic (GiElement
name "position0"
type "positive"
value "128"
)
uid 8607,0
)
*331 (LogGeneric
generic (GiElement
name "slopeShiftBitNb"
type "positive"
value "6"
)
uid 10209,0
)
*332 (LogGeneric
generic (GiElement
name "pwmBitNb"
type "positive"
value "8"
)
uid 10538,0
)
]
)
pdm (PhysicalDM
uid 5755,0
optionalChildren [
*333 (Sheet
sheetRow (SheetRow
headerVa (MVa
cellColor "49152,49152,49152"
fontColor "0,0,0"
font "Tahoma,10,0"
)
cellVa (MVa
cellColor "65535,65535,65535"
fontColor "0,0,0"
font "Tahoma,10,0"
)
groupVa (MVa
cellColor "39936,56832,65280"
fontColor "0,0,0"
font "Tahoma,10,0"
)
emptyMRCItem *334 (MRCItem
litem &315
pos 6
dimension 20
)
uid 5757,0
optionalChildren [
*335 (MRCItem
litem &316
pos 0
dimension 20
uid 5758,0
)
*336 (MRCItem
litem &317
pos 1
dimension 23
uid 5759,0
)
*337 (MRCItem
litem &318
pos 2
hidden 1
dimension 20
uid 5760,0
)
*338 (MRCItem
litem &327
pos 1
dimension 20
uid 7214,0
)
*339 (MRCItem
litem &328
pos 2
dimension 20
uid 7216,0
)
*340 (MRCItem
litem &329
pos 5
dimension 20
uid 7815,0
)
*341 (MRCItem
litem &330
pos 0
dimension 20
uid 8606,0
)
*342 (MRCItem
litem &331
pos 3
dimension 20
uid 10208,0
)
*343 (MRCItem
litem &332
pos 4
dimension 20
uid 10537,0
)
]
)
sheetCol (SheetCol
propVa (MVa
cellColor "0,49152,49152"
fontColor "0,0,0"
font "Tahoma,10,0"
textAngle 90
)
uid 5761,0
optionalChildren [
*344 (MRCItem
litem &319
pos 0
dimension 20
uid 5762,0
)
*345 (MRCItem
litem &321
pos 1
dimension 50
uid 5763,0
)
*346 (MRCItem
litem &322
pos 2
dimension 100
uid 5764,0
)
*347 (MRCItem
litem &323
pos 3
dimension 100
uid 5765,0
)
*348 (MRCItem
litem &324
pos 4
dimension 50
uid 5766,0
)
*349 (MRCItem
litem &325
pos 5
dimension 50
uid 5767,0
)
*350 (MRCItem
litem &326
pos 6
dimension 80
uid 5768,0
)
]
)
fixedCol 3
fixedRow 2
name "Ports"
uid 5756,0
vaOverrides [
]
)
]
)
uid 5742,0
type 1
)
activeModelName "BlockDiag"
)
