********************************************
*  SURELOG System Verilog Compiler/Linter  *
********************************************

Copyright (c) 2017-2019 Alain Dargelas,
http://www.apache.org/licenses/LICENSE-2.0

VERSION: 1.00
BUILT  : Jun 30 2020
DATE   : 2020-07-02.22:55:54
COMMAND: -cd verilog/src/unisims PLLE4_ADV.v -parse -nocache -nobuiltin -noinfo -noelab -timescale=1ns/1ns -nostdout -l PLLE4_ADV.v.log

[ERR:UH0701] PLLE4_ADV.v:1594: Unsupported statement "<n<> u<21031> t<Tf_port_declaration> p<21032> c<21017> l<1594>>   output [5:0] clkout_dly;
".

[ERR:UH0701] PLLE4_ADV.v:1595: Unsupported statement "<n<> u<21037> t<Tf_port_declaration> p<21038> c<21033> l<1595>>   input  clkdiv;
".

[ERR:UH0701] PLLE4_ADV.v:1596: Unsupported statement "<n<> u<21043> t<Tf_port_declaration> p<21044> c<21039> l<1596>>   input  clk_ps;
".

[ERR:UH0701] PLLE4_ADV.v:1597: Unsupported statement "<n<> u<21061> t<Tf_port_declaration> p<21062> c<21045> l<1597>>   input reg [160:0] clk_ps_name;
".

[ERR:UH0701] PLLE4_ADV.v:1624: Unsupported statement "<n<> u<21307> t<Tf_port_declaration> p<21308> c<21293> l<1624>>   output [8:0] clk_ht1;
".

[ERR:UH0701] PLLE4_ADV.v:1625: Unsupported statement "<n<> u<21323> t<Tf_port_declaration> p<21324> c<21309> l<1625>>   output [8:0] clk_div;
".

[ERR:UH0701] PLLE4_ADV.v:1626: Unsupported statement "<n<> u<21339> t<Tf_port_declaration> p<21340> c<21325> l<1626>>   output [8:0] clk_div1;
".

[ERR:UH0701] PLLE4_ADV.v:1627: Unsupported statement "<n<> u<21355> t<Tf_port_declaration> p<21356> c<21341> l<1627>>   input [7:0] clk_ht;
".

[ERR:UH0701] PLLE4_ADV.v:1628: Unsupported statement "<n<> u<21371> t<Tf_port_declaration> p<21372> c<21357> l<1628>>   input [7:0] clk_lt;
".

[ERR:UH0701] PLLE4_ADV.v:1629: Unsupported statement "<n<> u<21377> t<Tf_port_declaration> p<21378> c<21373> l<1629>>   input clk_nocnt;
".

[ERR:UH0701] PLLE4_ADV.v:1630: Unsupported statement "<n<> u<21383> t<Tf_port_declaration> p<21384> c<21379> l<1630>>   input clk_edge;
".

[ERR:UH0701] PLLE4_ADV.v:1651: Unsupported statement "<n<> u<21596> t<Tf_port_declaration> p<21597> c<21582> l<1651>>   output [7:0] clk_ht;
".

[ERR:UH0701] PLLE4_ADV.v:1652: Unsupported statement "<n<> u<21612> t<Tf_port_declaration> p<21613> c<21598> l<1652>>   output [7:0] clk_lt;
".

[ERR:UH0701] PLLE4_ADV.v:1653: Unsupported statement "<n<> u<21618> t<Tf_port_declaration> p<21619> c<21614> l<1653>>   output clk_nocnt;
".

[ERR:UH0701] PLLE4_ADV.v:1654: Unsupported statement "<n<> u<21624> t<Tf_port_declaration> p<21625> c<21620> l<1654>>   output clk_edge;
".

[ERR:UH0701] PLLE4_ADV.v:1655: Unsupported statement "<n<> u<21630> t<Tf_port_declaration> p<21631> c<21626> l<1655>>   input  CLKOUT_DIVIDE;
".

[ERR:UH0701] PLLE4_ADV.v:1656: Unsupported statement "<n<> u<21636> t<Tf_port_declaration> p<21637> c<21632> l<1656>>   input  CLKOUT_DUTY_CYCLE;
".

[ERR:UH0701] PLLE4_ADV.v:1767: Unsupported statement "<n<> u<23150> t<Tf_port_declaration> p<23151> c<23144> l<1767>>   input real clkfbout_f_div;
".

[ERR:UH0701] PLLE4_ADV.v:1768: Unsupported statement "<n<> u<23166> t<Tf_port_declaration> p<23167> c<23152> l<1768>>   input [3:0] pll_cp;
".

[ERR:UH0701] PLLE4_ADV.v:1769: Unsupported statement "<n<> u<23182> t<Tf_port_declaration> p<23183> c<23168> l<1769>>   input [3:0] pll_res;
".

[ERR:UH0701] PLLE4_ADV.v:1770: Unsupported statement "<n<> u<23198> t<Tf_port_declaration> p<23199> c<23184> l<1770>>   input [4:0] drp_lock_ref_dly;
".

[ERR:UH0701] PLLE4_ADV.v:1771: Unsupported statement "<n<> u<23214> t<Tf_port_declaration> p<23215> c<23200> l<1771>>   input [4:0] drp_lock_fb_dly;
".

[ERR:UH0701] PLLE4_ADV.v:1772: Unsupported statement "<n<> u<23230> t<Tf_port_declaration> p<23231> c<23216> l<1772>>   input [9:0] drp_lock_cnt;
".

[ERR:UH0701] PLLE4_ADV.v:1773: Unsupported statement "<n<> u<23246> t<Tf_port_declaration> p<23247> c<23232> l<1773>>   input [9:0] drp_unlock_cnt;
".

[ERR:UH0701] PLLE4_ADV.v:1774: Unsupported statement "<n<> u<23262> t<Tf_port_declaration> p<23263> c<23248> l<1774>>   input [9:0] drp_lock_sat_high;
".

[ERR:UH0701] PLLE4_ADV.v:1987: Unsupported statement "<n<> u<26056> t<Tf_port_declaration> p<26057> c<26042> l<1987>>   output [5:0] clkout_dly;
".

[ERR:UH0701] PLLE4_ADV.v:1988: Unsupported statement "<n<> u<26062> t<Tf_port_declaration> p<26063> c<26058> l<1988>>   output clk_nocnt;
".

[ERR:UH0701] PLLE4_ADV.v:1989: Unsupported statement "<n<> u<26068> t<Tf_port_declaration> p<26069> c<26064> l<1989>>   output clk_edge;
".

[ERR:UH0701] PLLE4_ADV.v:1990: Unsupported statement "<n<> u<26084> t<Tf_port_declaration> p<26085> c<26070> l<1990>>   input [15:0]  di_in;
".

[ERR:UH0701] PLLE4_ADV.v:1991: Unsupported statement "<n<> u<26100> t<Tf_port_declaration> p<26101> c<26086> l<1991>>   input [6:0] daddr_in;
".

[ERR:UH0701] PLLE4_ADV.v:2000: Unsupported statement "<n<> u<26199> t<Tf_port_declaration> p<26200> c<26185> l<2000>>   output  [6:0] clk_lt;
".

[ERR:UH0701] PLLE4_ADV.v:2001: Unsupported statement "<n<> u<26215> t<Tf_port_declaration> p<26216> c<26201> l<2001>>   output  [6:0] clk_ht;
".

[ERR:UH0701] PLLE4_ADV.v:2002: Unsupported statement "<n<> u<26231> t<Tf_port_declaration> p<26232> c<26217> l<2002>>   input [15:0] di_in_tmp;
".

[ERR:UH0701] PLLE4_ADV.v:2003: Unsupported statement "<n<> u<26247> t<Tf_port_declaration> p<26248> c<26233> l<2003>>   input [6:0] daddr_in_tmp;
".

[NTE:CP0309] PLLE4_ADV.v:76: Implicit port type (wire) for "CLKFBOUT",
there are 8 more instances of this message.

[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 34
[WARNING] : 0
[   NOTE] : 1

********************************************
*   End SURELOG SVerilog Compiler/Linter   *
********************************************

