
STM32_Othello.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00005d14  0800010c  0800010c  0000110c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000000e0  08005e20  08005e20  00006e20  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08005f00  08005f00  00007030  2**0
                  CONTENTS, READONLY
  4 .ARM          00000000  08005f00  08005f00  00007030  2**0
                  CONTENTS, READONLY
  5 .preinit_array 00000000  08005f00  08005f00  00007030  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08005f00  08005f00  00006f00  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08005f04  08005f04  00006f04  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000030  20000000  08005f08  00007000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000144c  20000030  08005f38  00007030  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  2000147c  08005f38  0000747c  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  00007030  2**0
                  CONTENTS, READONLY
 12 .debug_info   00010151  00000000  00000000  00007059  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000028af  00000000  00000000  000171aa  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000fa0  00000000  00000000  00019a60  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000c64  00000000  00000000  0001aa00  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  000185fb  00000000  00000000  0001b664  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00011e92  00000000  00000000  00033c5f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0008c609  00000000  00000000  00045af1  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000d20fa  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000041b4  00000000  00000000  000d2140  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000067  00000000  00000000  000d62f4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

0800010c <__do_global_dtors_aux>:
 800010c:	b510      	push	{r4, lr}
 800010e:	4c05      	ldr	r4, [pc, #20]	@ (8000124 <__do_global_dtors_aux+0x18>)
 8000110:	7823      	ldrb	r3, [r4, #0]
 8000112:	b933      	cbnz	r3, 8000122 <__do_global_dtors_aux+0x16>
 8000114:	4b04      	ldr	r3, [pc, #16]	@ (8000128 <__do_global_dtors_aux+0x1c>)
 8000116:	b113      	cbz	r3, 800011e <__do_global_dtors_aux+0x12>
 8000118:	4804      	ldr	r0, [pc, #16]	@ (800012c <__do_global_dtors_aux+0x20>)
 800011a:	f3af 8000 	nop.w
 800011e:	2301      	movs	r3, #1
 8000120:	7023      	strb	r3, [r4, #0]
 8000122:	bd10      	pop	{r4, pc}
 8000124:	20000030 	.word	0x20000030
 8000128:	00000000 	.word	0x00000000
 800012c:	08005e08 	.word	0x08005e08

08000130 <frame_dummy>:
 8000130:	b508      	push	{r3, lr}
 8000132:	4b03      	ldr	r3, [pc, #12]	@ (8000140 <frame_dummy+0x10>)
 8000134:	b11b      	cbz	r3, 800013e <frame_dummy+0xe>
 8000136:	4903      	ldr	r1, [pc, #12]	@ (8000144 <frame_dummy+0x14>)
 8000138:	4803      	ldr	r0, [pc, #12]	@ (8000148 <frame_dummy+0x18>)
 800013a:	f3af 8000 	nop.w
 800013e:	bd08      	pop	{r3, pc}
 8000140:	00000000 	.word	0x00000000
 8000144:	20000034 	.word	0x20000034
 8000148:	08005e08 	.word	0x08005e08

0800014c <Keypad_Init>:

/**
 * @brief Initialize keypad driver
 */
Keypad_Status_t Keypad_Init(void)
{
 800014c:	b580      	push	{r7, lr}
 800014e:	b082      	sub	sp, #8
 8000150:	af00      	add	r7, sp, #0
    // Check if already initialized
    if (keypad_driver.initialized) {
 8000152:	4b28      	ldr	r3, [pc, #160]	@ (80001f4 <Keypad_Init+0xa8>)
 8000154:	f893 321c 	ldrb.w	r3, [r3, #540]	@ 0x21c
 8000158:	2b00      	cmp	r3, #0
 800015a:	d001      	beq.n	8000160 <Keypad_Init+0x14>
        return KEYPAD_OK;
 800015c:	2300      	movs	r3, #0
 800015e:	e045      	b.n	80001ec <Keypad_Init+0xa0>
    }

    // Initialize driver state
    memset(&keypad_driver, 0, sizeof(Keypad_Driver_t));
 8000160:	f44f 7208 	mov.w	r2, #544	@ 0x220
 8000164:	2100      	movs	r1, #0
 8000166:	4823      	ldr	r0, [pc, #140]	@ (80001f4 <Keypad_Init+0xa8>)
 8000168:	f005 fe14 	bl	8005d94 <memset>

    // Set default configuration
    keypad_driver.debounce_time_ms = KEYPAD_DEBOUNCE_TIME_MS;
 800016c:	4b21      	ldr	r3, [pc, #132]	@ (80001f4 <Keypad_Init+0xa8>)
 800016e:	2214      	movs	r2, #20
 8000170:	f8c3 2208 	str.w	r2, [r3, #520]	@ 0x208
    keypad_driver.longpress_time_ms = KEYPAD_LONG_PRESS_TIME_MS;
 8000174:	4b1f      	ldr	r3, [pc, #124]	@ (80001f4 <Keypad_Init+0xa8>)
 8000176:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 800017a:	f8c3 220c 	str.w	r2, [r3, #524]	@ 0x20c

    // Initialize all keys
    for (uint8_t row = 0; row < KEYPAD_ROWS; row++) {
 800017e:	2300      	movs	r3, #0
 8000180:	71fb      	strb	r3, [r7, #7]
 8000182:	e017      	b.n	80001b4 <Keypad_Init+0x68>
        for (uint8_t col = 0; col < KEYPAD_COLS; col++) {
 8000184:	2300      	movs	r3, #0
 8000186:	71bb      	strb	r3, [r7, #6]
 8000188:	e00e      	b.n	80001a8 <Keypad_Init+0x5c>
            Keypad_ResetKey(&keypad_driver.keys[row][col], row, col);
 800018a:	79fa      	ldrb	r2, [r7, #7]
 800018c:	79bb      	ldrb	r3, [r7, #6]
 800018e:	0092      	lsls	r2, r2, #2
 8000190:	4413      	add	r3, r2
 8000192:	011b      	lsls	r3, r3, #4
 8000194:	4a17      	ldr	r2, [pc, #92]	@ (80001f4 <Keypad_Init+0xa8>)
 8000196:	4413      	add	r3, r2
 8000198:	79ba      	ldrb	r2, [r7, #6]
 800019a:	79f9      	ldrb	r1, [r7, #7]
 800019c:	4618      	mov	r0, r3
 800019e:	f000 fa85 	bl	80006ac <Keypad_ResetKey>
        for (uint8_t col = 0; col < KEYPAD_COLS; col++) {
 80001a2:	79bb      	ldrb	r3, [r7, #6]
 80001a4:	3301      	adds	r3, #1
 80001a6:	71bb      	strb	r3, [r7, #6]
 80001a8:	79bb      	ldrb	r3, [r7, #6]
 80001aa:	2b03      	cmp	r3, #3
 80001ac:	d9ed      	bls.n	800018a <Keypad_Init+0x3e>
    for (uint8_t row = 0; row < KEYPAD_ROWS; row++) {
 80001ae:	79fb      	ldrb	r3, [r7, #7]
 80001b0:	3301      	adds	r3, #1
 80001b2:	71fb      	strb	r3, [r7, #7]
 80001b4:	79fb      	ldrb	r3, [r7, #7]
 80001b6:	2b03      	cmp	r3, #3
 80001b8:	d9e4      	bls.n	8000184 <Keypad_Init+0x38>
        }
    }

    // Set all rows to high (inactive state)
    for (uint8_t row = 0; row < KEYPAD_ROWS; row++) {
 80001ba:	2300      	movs	r3, #0
 80001bc:	717b      	strb	r3, [r7, #5]
 80001be:	e007      	b.n	80001d0 <Keypad_Init+0x84>
        Keypad_SetRowState(row, GPIO_PIN_SET);
 80001c0:	797b      	ldrb	r3, [r7, #5]
 80001c2:	2101      	movs	r1, #1
 80001c4:	4618      	mov	r0, r3
 80001c6:	f000 f95d 	bl	8000484 <Keypad_SetRowState>
    for (uint8_t row = 0; row < KEYPAD_ROWS; row++) {
 80001ca:	797b      	ldrb	r3, [r7, #5]
 80001cc:	3301      	adds	r3, #1
 80001ce:	717b      	strb	r3, [r7, #5]
 80001d0:	797b      	ldrb	r3, [r7, #5]
 80001d2:	2b03      	cmp	r3, #3
 80001d4:	d9f4      	bls.n	80001c0 <Keypad_Init+0x74>
    }

    keypad_driver.last_scan_time = HAL_GetTick();
 80001d6:	f002 fb7f 	bl	80028d8 <HAL_GetTick>
 80001da:	4603      	mov	r3, r0
 80001dc:	4a05      	ldr	r2, [pc, #20]	@ (80001f4 <Keypad_Init+0xa8>)
 80001de:	f8c2 3210 	str.w	r3, [r2, #528]	@ 0x210
    keypad_driver.initialized = true;
 80001e2:	4b04      	ldr	r3, [pc, #16]	@ (80001f4 <Keypad_Init+0xa8>)
 80001e4:	2201      	movs	r2, #1
 80001e6:	f883 221c 	strb.w	r2, [r3, #540]	@ 0x21c

    return KEYPAD_OK;
 80001ea:	2300      	movs	r3, #0
}
 80001ec:	4618      	mov	r0, r3
 80001ee:	3708      	adds	r7, #8
 80001f0:	46bd      	mov	sp, r7
 80001f2:	bd80      	pop	{r7, pc}
 80001f4:	2000004c 	.word	0x2000004c

080001f8 <Keypad_Scan>:

/**
 * @brief Perform one keypad scan cycle
 */
void Keypad_Scan(void)
{
 80001f8:	b580      	push	{r7, lr}
 80001fa:	b086      	sub	sp, #24
 80001fc:	af00      	add	r7, sp, #0
    if (!keypad_driver.initialized) {
 80001fe:	4b5e      	ldr	r3, [pc, #376]	@ (8000378 <Keypad_Scan+0x180>)
 8000200:	f893 321c 	ldrb.w	r3, [r3, #540]	@ 0x21c
 8000204:	f083 0301 	eor.w	r3, r3, #1
 8000208:	b2db      	uxtb	r3, r3
 800020a:	2b00      	cmp	r3, #0
 800020c:	f040 80b0 	bne.w	8000370 <Keypad_Scan+0x178>
        return;
    }

    uint32_t current_time = HAL_GetTick();
 8000210:	f002 fb62 	bl	80028d8 <HAL_GetTick>
 8000214:	6138      	str	r0, [r7, #16]
    keypad_driver.total_scans++;
 8000216:	4b58      	ldr	r3, [pc, #352]	@ (8000378 <Keypad_Scan+0x180>)
 8000218:	f8d3 3214 	ldr.w	r3, [r3, #532]	@ 0x214
 800021c:	3301      	adds	r3, #1
 800021e:	4a56      	ldr	r2, [pc, #344]	@ (8000378 <Keypad_Scan+0x180>)
 8000220:	f8c2 3214 	str.w	r3, [r2, #532]	@ 0x214

    // Scan each row
    for (uint8_t row = 0; row < KEYPAD_ROWS; row++) {
 8000224:	2300      	movs	r3, #0
 8000226:	75fb      	strb	r3, [r7, #23]
 8000228:	e08b      	b.n	8000342 <Keypad_Scan+0x14a>
        // Set current row low, others high
        for (uint8_t r = 0; r < KEYPAD_ROWS; r++) {
 800022a:	2300      	movs	r3, #0
 800022c:	75bb      	strb	r3, [r7, #22]
 800022e:	e00f      	b.n	8000250 <Keypad_Scan+0x58>
            Keypad_SetRowState(r, (r == row) ? GPIO_PIN_RESET : GPIO_PIN_SET);
 8000230:	7dba      	ldrb	r2, [r7, #22]
 8000232:	7dfb      	ldrb	r3, [r7, #23]
 8000234:	429a      	cmp	r2, r3
 8000236:	bf14      	ite	ne
 8000238:	2301      	movne	r3, #1
 800023a:	2300      	moveq	r3, #0
 800023c:	b2db      	uxtb	r3, r3
 800023e:	461a      	mov	r2, r3
 8000240:	7dbb      	ldrb	r3, [r7, #22]
 8000242:	4611      	mov	r1, r2
 8000244:	4618      	mov	r0, r3
 8000246:	f000 f91d 	bl	8000484 <Keypad_SetRowState>
        for (uint8_t r = 0; r < KEYPAD_ROWS; r++) {
 800024a:	7dbb      	ldrb	r3, [r7, #22]
 800024c:	3301      	adds	r3, #1
 800024e:	75bb      	strb	r3, [r7, #22]
 8000250:	7dbb      	ldrb	r3, [r7, #22]
 8000252:	2b03      	cmp	r3, #3
 8000254:	d9ec      	bls.n	8000230 <Keypad_Scan+0x38>
        }

        // Allow settling time
        Keypad_DelayUs(KEYPAD_ROW_SETUP_DELAY_US);
 8000256:	2002      	movs	r0, #2
 8000258:	f000 fa4a 	bl	80006f0 <Keypad_DelayUs>

        // Read all columns for this row
        for (uint8_t col = 0; col < KEYPAD_COLS; col++) {
 800025c:	2300      	movs	r3, #0
 800025e:	757b      	strb	r3, [r7, #21]
 8000260:	e069      	b.n	8000336 <Keypad_Scan+0x13e>
            GPIO_PinState col_state = Keypad_ReadColumn(col);
 8000262:	7d7b      	ldrb	r3, [r7, #21]
 8000264:	4618      	mov	r0, r3
 8000266:	f000 f92d 	bl	80004c4 <Keypad_ReadColumn>
 800026a:	4603      	mov	r3, r0
 800026c:	73fb      	strb	r3, [r7, #15]
            bool current_pressed = (col_state == GPIO_PIN_RESET); // Active low
 800026e:	7bfb      	ldrb	r3, [r7, #15]
 8000270:	2b00      	cmp	r3, #0
 8000272:	bf0c      	ite	eq
 8000274:	2301      	moveq	r3, #1
 8000276:	2300      	movne	r3, #0
 8000278:	73bb      	strb	r3, [r7, #14]

            Key_t* key = &keypad_driver.keys[row][col];
 800027a:	7dfa      	ldrb	r2, [r7, #23]
 800027c:	7d7b      	ldrb	r3, [r7, #21]
 800027e:	0092      	lsls	r2, r2, #2
 8000280:	4413      	add	r3, r2
 8000282:	011b      	lsls	r3, r3, #4
 8000284:	4a3c      	ldr	r2, [pc, #240]	@ (8000378 <Keypad_Scan+0x180>)
 8000286:	4413      	add	r3, r2
 8000288:	60bb      	str	r3, [r7, #8]

            // Process debouncing and state changes
            if (Keypad_ProcessDebounce(key, current_pressed)) {
 800028a:	7bbb      	ldrb	r3, [r7, #14]
 800028c:	4619      	mov	r1, r3
 800028e:	68b8      	ldr	r0, [r7, #8]
 8000290:	f000 f938 	bl	8000504 <Keypad_ProcessDebounce>
 8000294:	4603      	mov	r3, r0
 8000296:	2b00      	cmp	r3, #0
 8000298:	d016      	beq.n	80002c8 <Keypad_Scan+0xd0>
                // State change detected, add to event queue
                Keypad_AddEvent(key);
 800029a:	68b8      	ldr	r0, [r7, #8]
 800029c:	f000 f9bc 	bl	8000618 <Keypad_AddEvent>
                keypad_driver.total_events++;
 80002a0:	4b35      	ldr	r3, [pc, #212]	@ (8000378 <Keypad_Scan+0x180>)
 80002a2:	f8d3 3218 	ldr.w	r3, [r3, #536]	@ 0x218
 80002a6:	3301      	adds	r3, #1
 80002a8:	4a33      	ldr	r2, [pc, #204]	@ (8000378 <Keypad_Scan+0x180>)
 80002aa:	f8c2 3218 	str.w	r3, [r2, #536]	@ 0x218

                // Call user callback if registered
                if (keypad_driver.callback) {
 80002ae:	4b32      	ldr	r3, [pc, #200]	@ (8000378 <Keypad_Scan+0x180>)
 80002b0:	f8d3 3204 	ldr.w	r3, [r3, #516]	@ 0x204
 80002b4:	2b00      	cmp	r3, #0
 80002b6:	d007      	beq.n	80002c8 <Keypad_Scan+0xd0>
                    keypad_driver.callback(row, col, key->state);
 80002b8:	4b2f      	ldr	r3, [pc, #188]	@ (8000378 <Keypad_Scan+0x180>)
 80002ba:	f8d3 3204 	ldr.w	r3, [r3, #516]	@ 0x204
 80002be:	68ba      	ldr	r2, [r7, #8]
 80002c0:	7892      	ldrb	r2, [r2, #2]
 80002c2:	7d79      	ldrb	r1, [r7, #21]
 80002c4:	7df8      	ldrb	r0, [r7, #23]
 80002c6:	4798      	blx	r3
                }
            }

            // Update long press detection
            if (key->state == KEY_PRESSED && current_pressed) {
 80002c8:	68bb      	ldr	r3, [r7, #8]
 80002ca:	789b      	ldrb	r3, [r3, #2]
 80002cc:	2b01      	cmp	r3, #1
 80002ce:	d12f      	bne.n	8000330 <Keypad_Scan+0x138>
 80002d0:	7bbb      	ldrb	r3, [r7, #14]
 80002d2:	2b00      	cmp	r3, #0
 80002d4:	d02c      	beq.n	8000330 <Keypad_Scan+0x138>
                uint32_t press_duration = current_time - key->press_timestamp;
 80002d6:	68bb      	ldr	r3, [r7, #8]
 80002d8:	685b      	ldr	r3, [r3, #4]
 80002da:	693a      	ldr	r2, [r7, #16]
 80002dc:	1ad3      	subs	r3, r2, r3
 80002de:	607b      	str	r3, [r7, #4]
                if (press_duration >= keypad_driver.longpress_time_ms &&
 80002e0:	4b25      	ldr	r3, [pc, #148]	@ (8000378 <Keypad_Scan+0x180>)
 80002e2:	f8d3 320c 	ldr.w	r3, [r3, #524]	@ 0x20c
 80002e6:	687a      	ldr	r2, [r7, #4]
 80002e8:	429a      	cmp	r2, r3
 80002ea:	d321      	bcc.n	8000330 <Keypad_Scan+0x138>
                    key->state != KEY_LONG_PRESSED) {
 80002ec:	68bb      	ldr	r3, [r7, #8]
 80002ee:	789b      	ldrb	r3, [r3, #2]
                if (press_duration >= keypad_driver.longpress_time_ms &&
 80002f0:	2b02      	cmp	r3, #2
 80002f2:	d01d      	beq.n	8000330 <Keypad_Scan+0x138>

                    key->prev_state = key->state;
 80002f4:	68bb      	ldr	r3, [r7, #8]
 80002f6:	789a      	ldrb	r2, [r3, #2]
 80002f8:	68bb      	ldr	r3, [r7, #8]
 80002fa:	70da      	strb	r2, [r3, #3]
                    key->state = KEY_LONG_PRESSED;
 80002fc:	68bb      	ldr	r3, [r7, #8]
 80002fe:	2202      	movs	r2, #2
 8000300:	709a      	strb	r2, [r3, #2]

                    Keypad_AddEvent(key);
 8000302:	68b8      	ldr	r0, [r7, #8]
 8000304:	f000 f988 	bl	8000618 <Keypad_AddEvent>
                    keypad_driver.total_events++;
 8000308:	4b1b      	ldr	r3, [pc, #108]	@ (8000378 <Keypad_Scan+0x180>)
 800030a:	f8d3 3218 	ldr.w	r3, [r3, #536]	@ 0x218
 800030e:	3301      	adds	r3, #1
 8000310:	4a19      	ldr	r2, [pc, #100]	@ (8000378 <Keypad_Scan+0x180>)
 8000312:	f8c2 3218 	str.w	r3, [r2, #536]	@ 0x218

                    if (keypad_driver.callback) {
 8000316:	4b18      	ldr	r3, [pc, #96]	@ (8000378 <Keypad_Scan+0x180>)
 8000318:	f8d3 3204 	ldr.w	r3, [r3, #516]	@ 0x204
 800031c:	2b00      	cmp	r3, #0
 800031e:	d007      	beq.n	8000330 <Keypad_Scan+0x138>
                        keypad_driver.callback(row, col, key->state);
 8000320:	4b15      	ldr	r3, [pc, #84]	@ (8000378 <Keypad_Scan+0x180>)
 8000322:	f8d3 3204 	ldr.w	r3, [r3, #516]	@ 0x204
 8000326:	68ba      	ldr	r2, [r7, #8]
 8000328:	7892      	ldrb	r2, [r2, #2]
 800032a:	7d79      	ldrb	r1, [r7, #21]
 800032c:	7df8      	ldrb	r0, [r7, #23]
 800032e:	4798      	blx	r3
        for (uint8_t col = 0; col < KEYPAD_COLS; col++) {
 8000330:	7d7b      	ldrb	r3, [r7, #21]
 8000332:	3301      	adds	r3, #1
 8000334:	757b      	strb	r3, [r7, #21]
 8000336:	7d7b      	ldrb	r3, [r7, #21]
 8000338:	2b03      	cmp	r3, #3
 800033a:	d992      	bls.n	8000262 <Keypad_Scan+0x6a>
    for (uint8_t row = 0; row < KEYPAD_ROWS; row++) {
 800033c:	7dfb      	ldrb	r3, [r7, #23]
 800033e:	3301      	adds	r3, #1
 8000340:	75fb      	strb	r3, [r7, #23]
 8000342:	7dfb      	ldrb	r3, [r7, #23]
 8000344:	2b03      	cmp	r3, #3
 8000346:	f67f af70 	bls.w	800022a <Keypad_Scan+0x32>
            }
        }
    }

    // Restore all rows to high
    for (uint8_t row = 0; row < KEYPAD_ROWS; row++) {
 800034a:	2300      	movs	r3, #0
 800034c:	753b      	strb	r3, [r7, #20]
 800034e:	e007      	b.n	8000360 <Keypad_Scan+0x168>
        Keypad_SetRowState(row, GPIO_PIN_SET);
 8000350:	7d3b      	ldrb	r3, [r7, #20]
 8000352:	2101      	movs	r1, #1
 8000354:	4618      	mov	r0, r3
 8000356:	f000 f895 	bl	8000484 <Keypad_SetRowState>
    for (uint8_t row = 0; row < KEYPAD_ROWS; row++) {
 800035a:	7d3b      	ldrb	r3, [r7, #20]
 800035c:	3301      	adds	r3, #1
 800035e:	753b      	strb	r3, [r7, #20]
 8000360:	7d3b      	ldrb	r3, [r7, #20]
 8000362:	2b03      	cmp	r3, #3
 8000364:	d9f4      	bls.n	8000350 <Keypad_Scan+0x158>
    }

    keypad_driver.last_scan_time = current_time;
 8000366:	4a04      	ldr	r2, [pc, #16]	@ (8000378 <Keypad_Scan+0x180>)
 8000368:	693b      	ldr	r3, [r7, #16]
 800036a:	f8c2 3210 	str.w	r3, [r2, #528]	@ 0x210
 800036e:	e000      	b.n	8000372 <Keypad_Scan+0x17a>
        return;
 8000370:	bf00      	nop
}
 8000372:	3718      	adds	r7, #24
 8000374:	46bd      	mov	sp, r7
 8000376:	bd80      	pop	{r7, pc}
 8000378:	2000004c 	.word	0x2000004c

0800037c <Keypad_GetKey>:

/**
 * @brief Get next key event from queue
 */
Key_t Keypad_GetKey(void)
{
 800037c:	b490      	push	{r4, r7}
 800037e:	b08a      	sub	sp, #40	@ 0x28
 8000380:	af00      	add	r7, sp, #0
 8000382:	6078      	str	r0, [r7, #4]
    Key_t empty_key = {0, 0, KEY_RELEASED, KEY_RELEASED, 0, 0, 0};
 8000384:	f107 0318 	add.w	r3, r7, #24
 8000388:	2200      	movs	r2, #0
 800038a:	601a      	str	r2, [r3, #0]
 800038c:	605a      	str	r2, [r3, #4]
 800038e:	609a      	str	r2, [r3, #8]
 8000390:	60da      	str	r2, [r3, #12]

    if (!keypad_driver.initialized || keypad_driver.queue_count == 0) {
 8000392:	4b22      	ldr	r3, [pc, #136]	@ (800041c <Keypad_GetKey+0xa0>)
 8000394:	f893 321c 	ldrb.w	r3, [r3, #540]	@ 0x21c
 8000398:	f083 0301 	eor.w	r3, r3, #1
 800039c:	b2db      	uxtb	r3, r3
 800039e:	2b00      	cmp	r3, #0
 80003a0:	d104      	bne.n	80003ac <Keypad_GetKey+0x30>
 80003a2:	4b1e      	ldr	r3, [pc, #120]	@ (800041c <Keypad_GetKey+0xa0>)
 80003a4:	f893 3202 	ldrb.w	r3, [r3, #514]	@ 0x202
 80003a8:	2b00      	cmp	r3, #0
 80003aa:	d107      	bne.n	80003bc <Keypad_GetKey+0x40>
        return empty_key;
 80003ac:	687b      	ldr	r3, [r7, #4]
 80003ae:	461c      	mov	r4, r3
 80003b0:	f107 0318 	add.w	r3, r7, #24
 80003b4:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 80003b6:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
 80003ba:	e029      	b.n	8000410 <Keypad_GetKey+0x94>
    }

    // Get event from queue
    Key_t event = keypad_driver.event_queue[keypad_driver.queue_tail];
 80003bc:	4b17      	ldr	r3, [pc, #92]	@ (800041c <Keypad_GetKey+0xa0>)
 80003be:	f893 3201 	ldrb.w	r3, [r3, #513]	@ 0x201
 80003c2:	4a16      	ldr	r2, [pc, #88]	@ (800041c <Keypad_GetKey+0xa0>)
 80003c4:	3310      	adds	r3, #16
 80003c6:	011b      	lsls	r3, r3, #4
 80003c8:	4413      	add	r3, r2
 80003ca:	f107 0408 	add.w	r4, r7, #8
 80003ce:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 80003d0:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}

    // Update queue pointers
    keypad_driver.queue_tail = (keypad_driver.queue_tail + 1) % KEYPAD_EVENT_QUEUE_SIZE;
 80003d4:	4b11      	ldr	r3, [pc, #68]	@ (800041c <Keypad_GetKey+0xa0>)
 80003d6:	f893 3201 	ldrb.w	r3, [r3, #513]	@ 0x201
 80003da:	3301      	adds	r3, #1
 80003dc:	425a      	negs	r2, r3
 80003de:	f003 030f 	and.w	r3, r3, #15
 80003e2:	f002 020f 	and.w	r2, r2, #15
 80003e6:	bf58      	it	pl
 80003e8:	4253      	negpl	r3, r2
 80003ea:	b2da      	uxtb	r2, r3
 80003ec:	4b0b      	ldr	r3, [pc, #44]	@ (800041c <Keypad_GetKey+0xa0>)
 80003ee:	f883 2201 	strb.w	r2, [r3, #513]	@ 0x201
    keypad_driver.queue_count--;
 80003f2:	4b0a      	ldr	r3, [pc, #40]	@ (800041c <Keypad_GetKey+0xa0>)
 80003f4:	f893 3202 	ldrb.w	r3, [r3, #514]	@ 0x202
 80003f8:	3b01      	subs	r3, #1
 80003fa:	b2da      	uxtb	r2, r3
 80003fc:	4b07      	ldr	r3, [pc, #28]	@ (800041c <Keypad_GetKey+0xa0>)
 80003fe:	f883 2202 	strb.w	r2, [r3, #514]	@ 0x202

    return event;
 8000402:	687b      	ldr	r3, [r7, #4]
 8000404:	461c      	mov	r4, r3
 8000406:	f107 0308 	add.w	r3, r7, #8
 800040a:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 800040c:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
}
 8000410:	6878      	ldr	r0, [r7, #4]
 8000412:	3728      	adds	r7, #40	@ 0x28
 8000414:	46bd      	mov	sp, r7
 8000416:	bc90      	pop	{r4, r7}
 8000418:	4770      	bx	lr
 800041a:	bf00      	nop
 800041c:	2000004c 	.word	0x2000004c

08000420 <Keypad_Register_Callback>:

/**
 * @brief Register callback function for key events
 */
Keypad_Status_t Keypad_Register_Callback(Keypad_Callback_t callback)
{
 8000420:	b480      	push	{r7}
 8000422:	b083      	sub	sp, #12
 8000424:	af00      	add	r7, sp, #0
 8000426:	6078      	str	r0, [r7, #4]
    if (!keypad_driver.initialized) {
 8000428:	4b09      	ldr	r3, [pc, #36]	@ (8000450 <Keypad_Register_Callback+0x30>)
 800042a:	f893 321c 	ldrb.w	r3, [r3, #540]	@ 0x21c
 800042e:	f083 0301 	eor.w	r3, r3, #1
 8000432:	b2db      	uxtb	r3, r3
 8000434:	2b00      	cmp	r3, #0
 8000436:	d001      	beq.n	800043c <Keypad_Register_Callback+0x1c>
        return KEYPAD_ERROR;
 8000438:	2301      	movs	r3, #1
 800043a:	e004      	b.n	8000446 <Keypad_Register_Callback+0x26>
    }

    keypad_driver.callback = callback;
 800043c:	4a04      	ldr	r2, [pc, #16]	@ (8000450 <Keypad_Register_Callback+0x30>)
 800043e:	687b      	ldr	r3, [r7, #4]
 8000440:	f8c2 3204 	str.w	r3, [r2, #516]	@ 0x204
    return KEYPAD_OK;
 8000444:	2300      	movs	r3, #0
}
 8000446:	4618      	mov	r0, r3
 8000448:	370c      	adds	r7, #12
 800044a:	46bd      	mov	sp, r7
 800044c:	bc80      	pop	{r7}
 800044e:	4770      	bx	lr
 8000450:	2000004c 	.word	0x2000004c

08000454 <Keypad_Scan_Task>:

/**
 * @brief Keypad scan task for interrupt-driven operation
 */
void Keypad_Scan_Task(void)
{
 8000454:	b580      	push	{r7, lr}
 8000456:	b082      	sub	sp, #8
 8000458:	af00      	add	r7, sp, #0
    static uint32_t last_scan = 0;
    uint32_t current_time = HAL_GetTick();
 800045a:	f002 fa3d 	bl	80028d8 <HAL_GetTick>
 800045e:	6078      	str	r0, [r7, #4]

    // Check if enough time has passed since last scan
    if (current_time - last_scan >= KEYPAD_SCAN_INTERVAL_MS) {
 8000460:	4b07      	ldr	r3, [pc, #28]	@ (8000480 <Keypad_Scan_Task+0x2c>)
 8000462:	681b      	ldr	r3, [r3, #0]
 8000464:	687a      	ldr	r2, [r7, #4]
 8000466:	1ad3      	subs	r3, r2, r3
 8000468:	2b04      	cmp	r3, #4
 800046a:	d904      	bls.n	8000476 <Keypad_Scan_Task+0x22>
        Keypad_Scan();
 800046c:	f7ff fec4 	bl	80001f8 <Keypad_Scan>
        last_scan = current_time;
 8000470:	4a03      	ldr	r2, [pc, #12]	@ (8000480 <Keypad_Scan_Task+0x2c>)
 8000472:	687b      	ldr	r3, [r7, #4]
 8000474:	6013      	str	r3, [r2, #0]
    }
}
 8000476:	bf00      	nop
 8000478:	3708      	adds	r7, #8
 800047a:	46bd      	mov	sp, r7
 800047c:	bd80      	pop	{r7, pc}
 800047e:	bf00      	nop
 8000480:	2000026c 	.word	0x2000026c

08000484 <Keypad_SetRowState>:

/**
 * @brief Set row pin state
 */
static void Keypad_SetRowState(uint8_t row, GPIO_PinState state)
{
 8000484:	b580      	push	{r7, lr}
 8000486:	b082      	sub	sp, #8
 8000488:	af00      	add	r7, sp, #0
 800048a:	4603      	mov	r3, r0
 800048c:	460a      	mov	r2, r1
 800048e:	71fb      	strb	r3, [r7, #7]
 8000490:	4613      	mov	r3, r2
 8000492:	71bb      	strb	r3, [r7, #6]
    if (row < KEYPAD_ROWS) {
 8000494:	79fb      	ldrb	r3, [r7, #7]
 8000496:	2b03      	cmp	r3, #3
 8000498:	d80b      	bhi.n	80004b2 <Keypad_SetRowState+0x2e>
        HAL_GPIO_WritePin(row_ports[row], row_pins[row], state);
 800049a:	79fb      	ldrb	r3, [r7, #7]
 800049c:	4a07      	ldr	r2, [pc, #28]	@ (80004bc <Keypad_SetRowState+0x38>)
 800049e:	f852 0023 	ldr.w	r0, [r2, r3, lsl #2]
 80004a2:	79fb      	ldrb	r3, [r7, #7]
 80004a4:	4a06      	ldr	r2, [pc, #24]	@ (80004c0 <Keypad_SetRowState+0x3c>)
 80004a6:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80004aa:	79ba      	ldrb	r2, [r7, #6]
 80004ac:	4619      	mov	r1, r3
 80004ae:	f002 ff8c 	bl	80033ca <HAL_GPIO_WritePin>
    }
}
 80004b2:	bf00      	nop
 80004b4:	3708      	adds	r7, #8
 80004b6:	46bd      	mov	sp, r7
 80004b8:	bd80      	pop	{r7, pc}
 80004ba:	bf00      	nop
 80004bc:	20000000 	.word	0x20000000
 80004c0:	08005eb4 	.word	0x08005eb4

080004c4 <Keypad_ReadColumn>:

/**
 * @brief Read column pin state
 */
static GPIO_PinState Keypad_ReadColumn(uint8_t col)
{
 80004c4:	b580      	push	{r7, lr}
 80004c6:	b082      	sub	sp, #8
 80004c8:	af00      	add	r7, sp, #0
 80004ca:	4603      	mov	r3, r0
 80004cc:	71fb      	strb	r3, [r7, #7]
    if (col < KEYPAD_COLS) {
 80004ce:	79fb      	ldrb	r3, [r7, #7]
 80004d0:	2b03      	cmp	r3, #3
 80004d2:	d80d      	bhi.n	80004f0 <Keypad_ReadColumn+0x2c>
        return HAL_GPIO_ReadPin(col_ports[col], col_pins[col]);
 80004d4:	79fb      	ldrb	r3, [r7, #7]
 80004d6:	4a09      	ldr	r2, [pc, #36]	@ (80004fc <Keypad_ReadColumn+0x38>)
 80004d8:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 80004dc:	79fb      	ldrb	r3, [r7, #7]
 80004de:	4908      	ldr	r1, [pc, #32]	@ (8000500 <Keypad_ReadColumn+0x3c>)
 80004e0:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
 80004e4:	4619      	mov	r1, r3
 80004e6:	4610      	mov	r0, r2
 80004e8:	f002 ff58 	bl	800339c <HAL_GPIO_ReadPin>
 80004ec:	4603      	mov	r3, r0
 80004ee:	e000      	b.n	80004f2 <Keypad_ReadColumn+0x2e>
    }
    return GPIO_PIN_SET;
 80004f0:	2301      	movs	r3, #1
}
 80004f2:	4618      	mov	r0, r3
 80004f4:	3708      	adds	r7, #8
 80004f6:	46bd      	mov	sp, r7
 80004f8:	bd80      	pop	{r7, pc}
 80004fa:	bf00      	nop
 80004fc:	20000010 	.word	0x20000010
 8000500:	08005ebc 	.word	0x08005ebc

08000504 <Keypad_ProcessDebounce>:

/**
 * @brief Process debouncing for a key
 */
static bool Keypad_ProcessDebounce(Key_t* key, bool current_pressed)
{
 8000504:	b580      	push	{r7, lr}
 8000506:	b084      	sub	sp, #16
 8000508:	af00      	add	r7, sp, #0
 800050a:	6078      	str	r0, [r7, #4]
 800050c:	460b      	mov	r3, r1
 800050e:	70fb      	strb	r3, [r7, #3]
    uint32_t current_time = HAL_GetTick();
 8000510:	f002 f9e2 	bl	80028d8 <HAL_GetTick>
 8000514:	60b8      	str	r0, [r7, #8]
    bool state_changed = false;
 8000516:	2300      	movs	r3, #0
 8000518:	73fb      	strb	r3, [r7, #15]

    if (current_pressed) {
 800051a:	78fb      	ldrb	r3, [r7, #3]
 800051c:	2b00      	cmp	r3, #0
 800051e:	d02e      	beq.n	800057e <Keypad_ProcessDebounce+0x7a>
        // Key is currently pressed
        if (key->state == KEY_RELEASED) {
 8000520:	687b      	ldr	r3, [r7, #4]
 8000522:	789b      	ldrb	r3, [r3, #2]
 8000524:	2b00      	cmp	r3, #0
 8000526:	d106      	bne.n	8000536 <Keypad_ProcessDebounce+0x32>
            // Transition from released to potentially pressed
            key->debounce_timer = current_time;
 8000528:	687b      	ldr	r3, [r7, #4]
 800052a:	68ba      	ldr	r2, [r7, #8]
 800052c:	609a      	str	r2, [r3, #8]
            key->stable_count = 1;
 800052e:	687b      	ldr	r3, [r7, #4]
 8000530:	2201      	movs	r2, #1
 8000532:	731a      	strb	r2, [r3, #12]
 8000534:	e069      	b.n	800060a <Keypad_ProcessDebounce+0x106>
        } else {
            // Key was already pressed or in debounce
            key->stable_count++;
 8000536:	687b      	ldr	r3, [r7, #4]
 8000538:	7b1b      	ldrb	r3, [r3, #12]
 800053a:	3301      	adds	r3, #1
 800053c:	b2da      	uxtb	r2, r3
 800053e:	687b      	ldr	r3, [r7, #4]
 8000540:	731a      	strb	r2, [r3, #12]

            if (key->stable_count >= KEYPAD_STABLE_COUNT &&
 8000542:	687b      	ldr	r3, [r7, #4]
 8000544:	7b1b      	ldrb	r3, [r3, #12]
 8000546:	2b02      	cmp	r3, #2
 8000548:	d95f      	bls.n	800060a <Keypad_ProcessDebounce+0x106>
                (current_time - key->debounce_timer) >= keypad_driver.debounce_time_ms) {
 800054a:	687b      	ldr	r3, [r7, #4]
 800054c:	689b      	ldr	r3, [r3, #8]
 800054e:	68ba      	ldr	r2, [r7, #8]
 8000550:	1ad2      	subs	r2, r2, r3
 8000552:	4b30      	ldr	r3, [pc, #192]	@ (8000614 <Keypad_ProcessDebounce+0x110>)
 8000554:	f8d3 3208 	ldr.w	r3, [r3, #520]	@ 0x208
            if (key->stable_count >= KEYPAD_STABLE_COUNT &&
 8000558:	429a      	cmp	r2, r3
 800055a:	d356      	bcc.n	800060a <Keypad_ProcessDebounce+0x106>
                // Stable press detected
                if (key->state == KEY_RELEASED) {
 800055c:	687b      	ldr	r3, [r7, #4]
 800055e:	789b      	ldrb	r3, [r3, #2]
 8000560:	2b00      	cmp	r3, #0
 8000562:	d152      	bne.n	800060a <Keypad_ProcessDebounce+0x106>
                    key->prev_state = key->state;
 8000564:	687b      	ldr	r3, [r7, #4]
 8000566:	789a      	ldrb	r2, [r3, #2]
 8000568:	687b      	ldr	r3, [r7, #4]
 800056a:	70da      	strb	r2, [r3, #3]
                    key->state = KEY_PRESSED;
 800056c:	687b      	ldr	r3, [r7, #4]
 800056e:	2201      	movs	r2, #1
 8000570:	709a      	strb	r2, [r3, #2]
                    key->press_timestamp = current_time;
 8000572:	687b      	ldr	r3, [r7, #4]
 8000574:	68ba      	ldr	r2, [r7, #8]
 8000576:	605a      	str	r2, [r3, #4]
                    state_changed = true;
 8000578:	2301      	movs	r3, #1
 800057a:	73fb      	strb	r3, [r7, #15]
 800057c:	e045      	b.n	800060a <Keypad_ProcessDebounce+0x106>
                }
            }
        }
    } else {
        // Key is currently released
        if (key->state != KEY_RELEASED) {
 800057e:	687b      	ldr	r3, [r7, #4]
 8000580:	789b      	ldrb	r3, [r3, #2]
 8000582:	2b00      	cmp	r3, #0
 8000584:	d006      	beq.n	8000594 <Keypad_ProcessDebounce+0x90>
            // Transition from pressed to released
            key->debounce_timer = current_time;
 8000586:	687b      	ldr	r3, [r7, #4]
 8000588:	68ba      	ldr	r2, [r7, #8]
 800058a:	609a      	str	r2, [r3, #8]
            key->stable_count = 1;
 800058c:	687b      	ldr	r3, [r7, #4]
 800058e:	2201      	movs	r2, #1
 8000590:	731a      	strb	r2, [r3, #12]
 8000592:	e019      	b.n	80005c8 <Keypad_ProcessDebounce+0xc4>
        } else {
            // Key was already released or in debounce
            if (key->debounce_timer != 0) {
 8000594:	687b      	ldr	r3, [r7, #4]
 8000596:	689b      	ldr	r3, [r3, #8]
 8000598:	2b00      	cmp	r3, #0
 800059a:	d015      	beq.n	80005c8 <Keypad_ProcessDebounce+0xc4>
                key->stable_count++;
 800059c:	687b      	ldr	r3, [r7, #4]
 800059e:	7b1b      	ldrb	r3, [r3, #12]
 80005a0:	3301      	adds	r3, #1
 80005a2:	b2da      	uxtb	r2, r3
 80005a4:	687b      	ldr	r3, [r7, #4]
 80005a6:	731a      	strb	r2, [r3, #12]

                if (key->stable_count >= KEYPAD_STABLE_COUNT &&
 80005a8:	687b      	ldr	r3, [r7, #4]
 80005aa:	7b1b      	ldrb	r3, [r3, #12]
 80005ac:	2b02      	cmp	r3, #2
 80005ae:	d90b      	bls.n	80005c8 <Keypad_ProcessDebounce+0xc4>
                    (current_time - key->debounce_timer) >= keypad_driver.debounce_time_ms) {
 80005b0:	687b      	ldr	r3, [r7, #4]
 80005b2:	689b      	ldr	r3, [r3, #8]
 80005b4:	68ba      	ldr	r2, [r7, #8]
 80005b6:	1ad2      	subs	r2, r2, r3
 80005b8:	4b16      	ldr	r3, [pc, #88]	@ (8000614 <Keypad_ProcessDebounce+0x110>)
 80005ba:	f8d3 3208 	ldr.w	r3, [r3, #520]	@ 0x208
                if (key->stable_count >= KEYPAD_STABLE_COUNT &&
 80005be:	429a      	cmp	r2, r3
 80005c0:	d302      	bcc.n	80005c8 <Keypad_ProcessDebounce+0xc4>
                    // Stable release confirmed
                    key->debounce_timer = 0;
 80005c2:	687b      	ldr	r3, [r7, #4]
 80005c4:	2200      	movs	r2, #0
 80005c6:	609a      	str	r2, [r3, #8]
                }
            }
        }

        // If debounce timer expired and key was pressed, mark as released
        if (key->state != KEY_RELEASED && key->debounce_timer != 0 &&
 80005c8:	687b      	ldr	r3, [r7, #4]
 80005ca:	789b      	ldrb	r3, [r3, #2]
 80005cc:	2b00      	cmp	r3, #0
 80005ce:	d01c      	beq.n	800060a <Keypad_ProcessDebounce+0x106>
 80005d0:	687b      	ldr	r3, [r7, #4]
 80005d2:	689b      	ldr	r3, [r3, #8]
 80005d4:	2b00      	cmp	r3, #0
 80005d6:	d018      	beq.n	800060a <Keypad_ProcessDebounce+0x106>
            (current_time - key->debounce_timer) >= keypad_driver.debounce_time_ms &&
 80005d8:	687b      	ldr	r3, [r7, #4]
 80005da:	689b      	ldr	r3, [r3, #8]
 80005dc:	68ba      	ldr	r2, [r7, #8]
 80005de:	1ad2      	subs	r2, r2, r3
 80005e0:	4b0c      	ldr	r3, [pc, #48]	@ (8000614 <Keypad_ProcessDebounce+0x110>)
 80005e2:	f8d3 3208 	ldr.w	r3, [r3, #520]	@ 0x208
        if (key->state != KEY_RELEASED && key->debounce_timer != 0 &&
 80005e6:	429a      	cmp	r2, r3
 80005e8:	d30f      	bcc.n	800060a <Keypad_ProcessDebounce+0x106>
            key->stable_count >= KEYPAD_STABLE_COUNT) {
 80005ea:	687b      	ldr	r3, [r7, #4]
 80005ec:	7b1b      	ldrb	r3, [r3, #12]
            (current_time - key->debounce_timer) >= keypad_driver.debounce_time_ms &&
 80005ee:	2b02      	cmp	r3, #2
 80005f0:	d90b      	bls.n	800060a <Keypad_ProcessDebounce+0x106>

            key->prev_state = key->state;
 80005f2:	687b      	ldr	r3, [r7, #4]
 80005f4:	789a      	ldrb	r2, [r3, #2]
 80005f6:	687b      	ldr	r3, [r7, #4]
 80005f8:	70da      	strb	r2, [r3, #3]
            key->state = KEY_RELEASED;
 80005fa:	687b      	ldr	r3, [r7, #4]
 80005fc:	2200      	movs	r2, #0
 80005fe:	709a      	strb	r2, [r3, #2]
            key->debounce_timer = 0;
 8000600:	687b      	ldr	r3, [r7, #4]
 8000602:	2200      	movs	r2, #0
 8000604:	609a      	str	r2, [r3, #8]
            state_changed = true;
 8000606:	2301      	movs	r3, #1
 8000608:	73fb      	strb	r3, [r7, #15]
        }
    }

    return state_changed;
 800060a:	7bfb      	ldrb	r3, [r7, #15]
}
 800060c:	4618      	mov	r0, r3
 800060e:	3710      	adds	r7, #16
 8000610:	46bd      	mov	sp, r7
 8000612:	bd80      	pop	{r7, pc}
 8000614:	2000004c 	.word	0x2000004c

08000618 <Keypad_AddEvent>:

/**
 * @brief Add event to queue
 */
static void Keypad_AddEvent(Key_t* key)
{
 8000618:	b490      	push	{r4, r7}
 800061a:	b082      	sub	sp, #8
 800061c:	af00      	add	r7, sp, #0
 800061e:	6078      	str	r0, [r7, #4]
    if (keypad_driver.queue_count >= KEYPAD_EVENT_QUEUE_SIZE) {
 8000620:	4b21      	ldr	r3, [pc, #132]	@ (80006a8 <Keypad_AddEvent+0x90>)
 8000622:	f893 3202 	ldrb.w	r3, [r3, #514]	@ 0x202
 8000626:	2b0f      	cmp	r3, #15
 8000628:	d916      	bls.n	8000658 <Keypad_AddEvent+0x40>
        // Queue full, overwrite oldest event
        keypad_driver.queue_tail = (keypad_driver.queue_tail + 1) % KEYPAD_EVENT_QUEUE_SIZE;
 800062a:	4b1f      	ldr	r3, [pc, #124]	@ (80006a8 <Keypad_AddEvent+0x90>)
 800062c:	f893 3201 	ldrb.w	r3, [r3, #513]	@ 0x201
 8000630:	3301      	adds	r3, #1
 8000632:	425a      	negs	r2, r3
 8000634:	f003 030f 	and.w	r3, r3, #15
 8000638:	f002 020f 	and.w	r2, r2, #15
 800063c:	bf58      	it	pl
 800063e:	4253      	negpl	r3, r2
 8000640:	b2da      	uxtb	r2, r3
 8000642:	4b19      	ldr	r3, [pc, #100]	@ (80006a8 <Keypad_AddEvent+0x90>)
 8000644:	f883 2201 	strb.w	r2, [r3, #513]	@ 0x201
        keypad_driver.queue_count--;
 8000648:	4b17      	ldr	r3, [pc, #92]	@ (80006a8 <Keypad_AddEvent+0x90>)
 800064a:	f893 3202 	ldrb.w	r3, [r3, #514]	@ 0x202
 800064e:	3b01      	subs	r3, #1
 8000650:	b2da      	uxtb	r2, r3
 8000652:	4b15      	ldr	r3, [pc, #84]	@ (80006a8 <Keypad_AddEvent+0x90>)
 8000654:	f883 2202 	strb.w	r2, [r3, #514]	@ 0x202
    }

    // Add new event
    keypad_driver.event_queue[keypad_driver.queue_head] = *key;
 8000658:	4b13      	ldr	r3, [pc, #76]	@ (80006a8 <Keypad_AddEvent+0x90>)
 800065a:	f893 3200 	ldrb.w	r3, [r3, #512]	@ 0x200
 800065e:	4a12      	ldr	r2, [pc, #72]	@ (80006a8 <Keypad_AddEvent+0x90>)
 8000660:	3310      	adds	r3, #16
 8000662:	011b      	lsls	r3, r3, #4
 8000664:	441a      	add	r2, r3
 8000666:	687b      	ldr	r3, [r7, #4]
 8000668:	4614      	mov	r4, r2
 800066a:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 800066c:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
    keypad_driver.queue_head = (keypad_driver.queue_head + 1) % KEYPAD_EVENT_QUEUE_SIZE;
 8000670:	4b0d      	ldr	r3, [pc, #52]	@ (80006a8 <Keypad_AddEvent+0x90>)
 8000672:	f893 3200 	ldrb.w	r3, [r3, #512]	@ 0x200
 8000676:	3301      	adds	r3, #1
 8000678:	425a      	negs	r2, r3
 800067a:	f003 030f 	and.w	r3, r3, #15
 800067e:	f002 020f 	and.w	r2, r2, #15
 8000682:	bf58      	it	pl
 8000684:	4253      	negpl	r3, r2
 8000686:	b2da      	uxtb	r2, r3
 8000688:	4b07      	ldr	r3, [pc, #28]	@ (80006a8 <Keypad_AddEvent+0x90>)
 800068a:	f883 2200 	strb.w	r2, [r3, #512]	@ 0x200
    keypad_driver.queue_count++;
 800068e:	4b06      	ldr	r3, [pc, #24]	@ (80006a8 <Keypad_AddEvent+0x90>)
 8000690:	f893 3202 	ldrb.w	r3, [r3, #514]	@ 0x202
 8000694:	3301      	adds	r3, #1
 8000696:	b2da      	uxtb	r2, r3
 8000698:	4b03      	ldr	r3, [pc, #12]	@ (80006a8 <Keypad_AddEvent+0x90>)
 800069a:	f883 2202 	strb.w	r2, [r3, #514]	@ 0x202
}
 800069e:	bf00      	nop
 80006a0:	3708      	adds	r7, #8
 80006a2:	46bd      	mov	sp, r7
 80006a4:	bc90      	pop	{r4, r7}
 80006a6:	4770      	bx	lr
 80006a8:	2000004c 	.word	0x2000004c

080006ac <Keypad_ResetKey>:

/**
 * @brief Reset key to initial state
 */
static void Keypad_ResetKey(Key_t* key, uint8_t row, uint8_t col)
{
 80006ac:	b480      	push	{r7}
 80006ae:	b083      	sub	sp, #12
 80006b0:	af00      	add	r7, sp, #0
 80006b2:	6078      	str	r0, [r7, #4]
 80006b4:	460b      	mov	r3, r1
 80006b6:	70fb      	strb	r3, [r7, #3]
 80006b8:	4613      	mov	r3, r2
 80006ba:	70bb      	strb	r3, [r7, #2]
    key->row = row;
 80006bc:	687b      	ldr	r3, [r7, #4]
 80006be:	78fa      	ldrb	r2, [r7, #3]
 80006c0:	701a      	strb	r2, [r3, #0]
    key->col = col;
 80006c2:	687b      	ldr	r3, [r7, #4]
 80006c4:	78ba      	ldrb	r2, [r7, #2]
 80006c6:	705a      	strb	r2, [r3, #1]
    key->state = KEY_RELEASED;
 80006c8:	687b      	ldr	r3, [r7, #4]
 80006ca:	2200      	movs	r2, #0
 80006cc:	709a      	strb	r2, [r3, #2]
    key->prev_state = KEY_RELEASED;
 80006ce:	687b      	ldr	r3, [r7, #4]
 80006d0:	2200      	movs	r2, #0
 80006d2:	70da      	strb	r2, [r3, #3]
    key->press_timestamp = 0;
 80006d4:	687b      	ldr	r3, [r7, #4]
 80006d6:	2200      	movs	r2, #0
 80006d8:	605a      	str	r2, [r3, #4]
    key->debounce_timer = 0;
 80006da:	687b      	ldr	r3, [r7, #4]
 80006dc:	2200      	movs	r2, #0
 80006de:	609a      	str	r2, [r3, #8]
    key->stable_count = 0;
 80006e0:	687b      	ldr	r3, [r7, #4]
 80006e2:	2200      	movs	r2, #0
 80006e4:	731a      	strb	r2, [r3, #12]
}
 80006e6:	bf00      	nop
 80006e8:	370c      	adds	r7, #12
 80006ea:	46bd      	mov	sp, r7
 80006ec:	bc80      	pop	{r7}
 80006ee:	4770      	bx	lr

080006f0 <Keypad_DelayUs>:

/**
 * @brief Microsecond delay function
 */
static void Keypad_DelayUs(uint32_t microseconds)
{
 80006f0:	b480      	push	{r7}
 80006f2:	b085      	sub	sp, #20
 80006f4:	af00      	add	r7, sp, #0
 80006f6:	6078      	str	r0, [r7, #4]
    uint32_t start = DWT->CYCCNT;
 80006f8:	4b0d      	ldr	r3, [pc, #52]	@ (8000730 <Keypad_DelayUs+0x40>)
 80006fa:	685b      	ldr	r3, [r3, #4]
 80006fc:	60fb      	str	r3, [r7, #12]
    uint32_t cycles = microseconds * (SystemCoreClock / 1000000);
 80006fe:	4b0d      	ldr	r3, [pc, #52]	@ (8000734 <Keypad_DelayUs+0x44>)
 8000700:	681b      	ldr	r3, [r3, #0]
 8000702:	4a0d      	ldr	r2, [pc, #52]	@ (8000738 <Keypad_DelayUs+0x48>)
 8000704:	fba2 2303 	umull	r2, r3, r2, r3
 8000708:	0c9a      	lsrs	r2, r3, #18
 800070a:	687b      	ldr	r3, [r7, #4]
 800070c:	fb02 f303 	mul.w	r3, r2, r3
 8000710:	60bb      	str	r3, [r7, #8]
    while ((DWT->CYCCNT - start) < cycles);
 8000712:	bf00      	nop
 8000714:	4b06      	ldr	r3, [pc, #24]	@ (8000730 <Keypad_DelayUs+0x40>)
 8000716:	685a      	ldr	r2, [r3, #4]
 8000718:	68fb      	ldr	r3, [r7, #12]
 800071a:	1ad3      	subs	r3, r2, r3
 800071c:	68ba      	ldr	r2, [r7, #8]
 800071e:	429a      	cmp	r2, r3
 8000720:	d8f8      	bhi.n	8000714 <Keypad_DelayUs+0x24>
}
 8000722:	bf00      	nop
 8000724:	bf00      	nop
 8000726:	3714      	adds	r7, #20
 8000728:	46bd      	mov	sp, r7
 800072a:	bc80      	pop	{r7}
 800072c:	4770      	bx	lr
 800072e:	bf00      	nop
 8000730:	e0001000 	.word	0xe0001000
 8000734:	20000020 	.word	0x20000020
 8000738:	431bde83 	.word	0x431bde83

0800073c <Keypad_PhysicalToLogical>:

/**
 * @brief Convert physical row,col to logical key
 */
Keypad_LogicalKey_t Keypad_PhysicalToLogical(uint8_t row, uint8_t col)
{
 800073c:	b480      	push	{r7}
 800073e:	b083      	sub	sp, #12
 8000740:	af00      	add	r7, sp, #0
 8000742:	4603      	mov	r3, r0
 8000744:	460a      	mov	r2, r1
 8000746:	71fb      	strb	r3, [r7, #7]
 8000748:	4613      	mov	r3, r2
 800074a:	71bb      	strb	r3, [r7, #6]
    if (!KEYPAD_IS_VALID_COORD(row, col)) {
 800074c:	79fb      	ldrb	r3, [r7, #7]
 800074e:	2b03      	cmp	r3, #3
 8000750:	d802      	bhi.n	8000758 <Keypad_PhysicalToLogical+0x1c>
 8000752:	79bb      	ldrb	r3, [r7, #6]
 8000754:	2b03      	cmp	r3, #3
 8000756:	d901      	bls.n	800075c <Keypad_PhysicalToLogical+0x20>
        return KEYPAD_KEY_INVALID;
 8000758:	23ff      	movs	r3, #255	@ 0xff
 800075a:	e006      	b.n	800076a <Keypad_PhysicalToLogical+0x2e>
    }
    return KEYPAD_COORD_TO_KEY(row, col);
 800075c:	79fa      	ldrb	r2, [r7, #7]
 800075e:	79bb      	ldrb	r3, [r7, #6]
 8000760:	4904      	ldr	r1, [pc, #16]	@ (8000774 <Keypad_PhysicalToLogical+0x38>)
 8000762:	0092      	lsls	r2, r2, #2
 8000764:	440a      	add	r2, r1
 8000766:	4413      	add	r3, r2
 8000768:	781b      	ldrb	r3, [r3, #0]
}
 800076a:	4618      	mov	r0, r3
 800076c:	370c      	adds	r7, #12
 800076e:	46bd      	mov	sp, r7
 8000770:	bc80      	pop	{r7}
 8000772:	4770      	bx	lr
 8000774:	08005ea4 	.word	0x08005ea4

08000778 <Convert_GameState_to_Protocol>:
 * @brief Convert GameState_t to Game_State_Data_t for protocol transmission
 * @param game_state Source game state
 * @param protocol_state Destination protocol state
 */
static void Convert_GameState_to_Protocol(const GameState_t* game_state, Game_State_Data_t* protocol_state)
{
 8000778:	b480      	push	{r7}
 800077a:	b085      	sub	sp, #20
 800077c:	af00      	add	r7, sp, #0
 800077e:	6078      	str	r0, [r7, #4]
 8000780:	6039      	str	r1, [r7, #0]
  if (!game_state || !protocol_state) {
 8000782:	687b      	ldr	r3, [r7, #4]
 8000784:	2b00      	cmp	r3, #0
 8000786:	d046      	beq.n	8000816 <Convert_GameState_to_Protocol+0x9e>
 8000788:	683b      	ldr	r3, [r7, #0]
 800078a:	2b00      	cmp	r3, #0
 800078c:	d043      	beq.n	8000816 <Convert_GameState_to_Protocol+0x9e>
    return;
  }

  // Copy board state (convert from PieceType_t to uint8_t)
  for (int row = 0; row < 8; row++) {
 800078e:	2300      	movs	r3, #0
 8000790:	60fb      	str	r3, [r7, #12]
 8000792:	e01a      	b.n	80007ca <Convert_GameState_to_Protocol+0x52>
    for (int col = 0; col < 8; col++) {
 8000794:	2300      	movs	r3, #0
 8000796:	60bb      	str	r3, [r7, #8]
 8000798:	e011      	b.n	80007be <Convert_GameState_to_Protocol+0x46>
      protocol_state->board[row][col] = (uint8_t)game_state->board[row][col];
 800079a:	687a      	ldr	r2, [r7, #4]
 800079c:	68fb      	ldr	r3, [r7, #12]
 800079e:	00db      	lsls	r3, r3, #3
 80007a0:	441a      	add	r2, r3
 80007a2:	68bb      	ldr	r3, [r7, #8]
 80007a4:	4413      	add	r3, r2
 80007a6:	7819      	ldrb	r1, [r3, #0]
 80007a8:	683a      	ldr	r2, [r7, #0]
 80007aa:	68fb      	ldr	r3, [r7, #12]
 80007ac:	00db      	lsls	r3, r3, #3
 80007ae:	441a      	add	r2, r3
 80007b0:	68bb      	ldr	r3, [r7, #8]
 80007b2:	4413      	add	r3, r2
 80007b4:	460a      	mov	r2, r1
 80007b6:	701a      	strb	r2, [r3, #0]
    for (int col = 0; col < 8; col++) {
 80007b8:	68bb      	ldr	r3, [r7, #8]
 80007ba:	3301      	adds	r3, #1
 80007bc:	60bb      	str	r3, [r7, #8]
 80007be:	68bb      	ldr	r3, [r7, #8]
 80007c0:	2b07      	cmp	r3, #7
 80007c2:	ddea      	ble.n	800079a <Convert_GameState_to_Protocol+0x22>
  for (int row = 0; row < 8; row++) {
 80007c4:	68fb      	ldr	r3, [r7, #12]
 80007c6:	3301      	adds	r3, #1
 80007c8:	60fb      	str	r3, [r7, #12]
 80007ca:	68fb      	ldr	r3, [r7, #12]
 80007cc:	2b07      	cmp	r3, #7
 80007ce:	dde1      	ble.n	8000794 <Convert_GameState_to_Protocol+0x1c>
    }
  }

  protocol_state->current_player = (uint8_t)game_state->current_player;
 80007d0:	687b      	ldr	r3, [r7, #4]
 80007d2:	f893 2040 	ldrb.w	r2, [r3, #64]	@ 0x40
 80007d6:	683b      	ldr	r3, [r7, #0]
 80007d8:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
  protocol_state->black_count = game_state->black_count;
 80007dc:	687b      	ldr	r3, [r7, #4]
 80007de:	f893 2041 	ldrb.w	r2, [r3, #65]	@ 0x41
 80007e2:	683b      	ldr	r3, [r7, #0]
 80007e4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  protocol_state->white_count = game_state->white_count;
 80007e8:	687b      	ldr	r3, [r7, #4]
 80007ea:	f893 2042 	ldrb.w	r2, [r3, #66]	@ 0x42
 80007ee:	683b      	ldr	r3, [r7, #0]
 80007f0:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  protocol_state->game_over = (game_state->status != GAME_STATUS_PLAYING) ? 1 : 0;
 80007f4:	687b      	ldr	r3, [r7, #4]
 80007f6:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 80007fa:	2b00      	cmp	r3, #0
 80007fc:	bf14      	ite	ne
 80007fe:	2301      	movne	r3, #1
 8000800:	2300      	moveq	r3, #0
 8000802:	b2db      	uxtb	r3, r3
 8000804:	461a      	mov	r2, r3
 8000806:	683b      	ldr	r3, [r7, #0]
 8000808:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  protocol_state->move_count = game_state->move_count;
 800080c:	687b      	ldr	r3, [r7, #4]
 800080e:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8000810:	683b      	ldr	r3, [r7, #0]
 8000812:	645a      	str	r2, [r3, #68]	@ 0x44
 8000814:	e000      	b.n	8000818 <Convert_GameState_to_Protocol+0xa0>
    return;
 8000816:	bf00      	nop
}
 8000818:	3714      	adds	r7, #20
 800081a:	46bd      	mov	sp, r7
 800081c:	bc80      	pop	{r7}
 800081e:	4770      	bx	lr

08000820 <Send_GameState_Via_Protocol>:
 * @brief Send game state via protocol (wrapper function)
 * @param game_state Source game state
 * @return Protocol_Status_t Protocol status
 */
static Protocol_Status_t Send_GameState_Via_Protocol(const GameState_t* game_state)
{
 8000820:	b580      	push	{r7, lr}
 8000822:	b094      	sub	sp, #80	@ 0x50
 8000824:	af00      	add	r7, sp, #0
 8000826:	6078      	str	r0, [r7, #4]
  Game_State_Data_t protocol_state;
  Convert_GameState_to_Protocol(game_state, &protocol_state);
 8000828:	f107 0308 	add.w	r3, r7, #8
 800082c:	4619      	mov	r1, r3
 800082e:	6878      	ldr	r0, [r7, #4]
 8000830:	f7ff ffa2 	bl	8000778 <Convert_GameState_to_Protocol>
  return Protocol_SendGameState(&protocol_state);
 8000834:	f107 0308 	add.w	r3, r7, #8
 8000838:	4618      	mov	r0, r3
 800083a:	f001 fcf1 	bl	8002220 <Protocol_SendGameState>
 800083e:	4603      	mov	r3, r0
}
 8000840:	4618      	mov	r0, r3
 8000842:	3750      	adds	r7, #80	@ 0x50
 8000844:	46bd      	mov	sp, r7
 8000846:	bd80      	pop	{r7, pc}

08000848 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000848:	b580      	push	{r7, lr}
 800084a:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800084c:	f001 ffec 	bl	8002828 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000850:	f000 f84e 	bl	80008f0 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000854:	f000 f94e 	bl	8000af4 <MX_GPIO_Init>
  MX_DMA_Init();
 8000858:	f000 f92e 	bl	8000ab8 <MX_DMA_Init>
  MX_TIM2_Init();
 800085c:	f000 f88e 	bl	800097c <MX_TIM2_Init>
  MX_USART1_UART_Init();
 8000860:	f000 f900 	bl	8000a64 <MX_USART1_UART_Init>
  /* USER CODE BEGIN 2 */
  /* Enable DWT counter for microsecond delays */
  CoreDebug->DEMCR |= CoreDebug_DEMCR_TRCENA_Msk;
 8000864:	4b1e      	ldr	r3, [pc, #120]	@ (80008e0 <main+0x98>)
 8000866:	68db      	ldr	r3, [r3, #12]
 8000868:	4a1d      	ldr	r2, [pc, #116]	@ (80008e0 <main+0x98>)
 800086a:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800086e:	60d3      	str	r3, [r2, #12]
  DWT->CTRL |= DWT_CTRL_CYCCNTENA_Msk;
 8000870:	4b1c      	ldr	r3, [pc, #112]	@ (80008e4 <main+0x9c>)
 8000872:	681b      	ldr	r3, [r3, #0]
 8000874:	4a1b      	ldr	r2, [pc, #108]	@ (80008e4 <main+0x9c>)
 8000876:	f043 0301 	orr.w	r3, r3, #1
 800087a:	6013      	str	r3, [r2, #0]

  /* Initialize WS2812B driver */
  if (WS2812B_Init() != WS2812B_OK) {
 800087c:	f001 fdd6 	bl	800242c <WS2812B_Init>
 8000880:	4603      	mov	r3, r0
 8000882:	2b00      	cmp	r3, #0
 8000884:	d001      	beq.n	800088a <main+0x42>
    Error_Handler(); /* WS2812B initialization failed */
 8000886:	f000 fc84 	bl	8001192 <Error_Handler>
  }

  /* Initialize Keypad driver */
  if (Keypad_Init() != KEYPAD_OK) {
 800088a:	f7ff fc5f 	bl	800014c <Keypad_Init>
 800088e:	4603      	mov	r3, r0
 8000890:	2b00      	cmp	r3, #0
 8000892:	d001      	beq.n	8000898 <main+0x50>
    Error_Handler(); /* Keypad initialization failed */
 8000894:	f000 fc7d 	bl	8001192 <Error_Handler>
  }

  /* Initialize UART Protocol */
  if (Protocol_Init() != PROTOCOL_OK) {
 8000898:	f001 f9c6 	bl	8001c28 <Protocol_Init>
 800089c:	4603      	mov	r3, r0
 800089e:	2b00      	cmp	r3, #0
 80008a0:	d001      	beq.n	80008a6 <main+0x5e>
    Error_Handler(); /* Protocol initialization failed */
 80008a2:	f000 fc76 	bl	8001192 <Error_Handler>
  }

  /* Register keypad event callback */
  Keypad_Register_Callback(Keypad_Key_Event_Handler);
 80008a6:	4810      	ldr	r0, [pc, #64]	@ (80008e8 <main+0xa0>)
 80008a8:	f7ff fdba 	bl	8000420 <Keypad_Register_Callback>

  /* Register protocol command callback */
  Protocol_RegisterCallback(Protocol_Command_Handler);
 80008ac:	480f      	ldr	r0, [pc, #60]	@ (80008ec <main+0xa4>)
 80008ae:	f001 fbc9 	bl	8002044 <Protocol_RegisterCallback>

  /* Initialize game engine */
  if (Othello_Init() != OTHELLO_OK) {
 80008b2:	f000 fc75 	bl	80011a0 <Othello_Init>
 80008b6:	4603      	mov	r3, r0
 80008b8:	2b00      	cmp	r3, #0
 80008ba:	d001      	beq.n	80008c0 <main+0x78>
    Error_Handler(); /* Game engine initialization failed */
 80008bc:	f000 fc69 	bl	8001192 <Error_Handler>
  }

  /* Application-specific initialization */
  App_Init();
 80008c0:	f000 f982 	bl	8000bc8 <App_Init>

  /* Optional: Display startup pattern */
  WS2812B_Test_RGB_Pattern();
 80008c4:	f001 febc 	bl	8002640 <WS2812B_Test_RGB_Pattern>
  {
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
    /* Main application loop */
    App_Main_Loop();
 80008c8:	f000 f99a 	bl	8000c00 <App_Main_Loop>

    /* Keypad scanning (if not using interrupt-driven mode) */
    Keypad_Scan_Task();
 80008cc:	f7ff fdc2 	bl	8000454 <Keypad_Scan_Task>

    /* Protocol maintenance tasks */
    Protocol_Task();
 80008d0:	f001 fc6a 	bl	80021a8 <Protocol_Task>

    /* Small delay to prevent excessive CPU usage */
    HAL_Delay(1);
 80008d4:	2001      	movs	r0, #1
 80008d6:	f002 f809 	bl	80028ec <HAL_Delay>
    App_Main_Loop();
 80008da:	bf00      	nop
 80008dc:	e7f4      	b.n	80008c8 <main+0x80>
 80008de:	bf00      	nop
 80008e0:	e000edf0 	.word	0xe000edf0
 80008e4:	e0001000 	.word	0xe0001000
 80008e8:	08000f95 	.word	0x08000f95
 80008ec:	08000ff9 	.word	0x08000ff9

080008f0 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80008f0:	b580      	push	{r7, lr}
 80008f2:	b090      	sub	sp, #64	@ 0x40
 80008f4:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80008f6:	f107 0318 	add.w	r3, r7, #24
 80008fa:	2228      	movs	r2, #40	@ 0x28
 80008fc:	2100      	movs	r1, #0
 80008fe:	4618      	mov	r0, r3
 8000900:	f005 fa48 	bl	8005d94 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000904:	1d3b      	adds	r3, r7, #4
 8000906:	2200      	movs	r2, #0
 8000908:	601a      	str	r2, [r3, #0]
 800090a:	605a      	str	r2, [r3, #4]
 800090c:	609a      	str	r2, [r3, #8]
 800090e:	60da      	str	r2, [r3, #12]
 8000910:	611a      	str	r2, [r3, #16]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8000912:	2301      	movs	r3, #1
 8000914:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8000916:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 800091a:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 800091c:	2300      	movs	r3, #0
 800091e:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000920:	2301      	movs	r3, #1
 8000922:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000924:	2302      	movs	r3, #2
 8000926:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8000928:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 800092c:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 800092e:	f44f 13e0 	mov.w	r3, #1835008	@ 0x1c0000
 8000932:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000934:	f107 0318 	add.w	r3, r7, #24
 8000938:	4618      	mov	r0, r3
 800093a:	f002 fd5f 	bl	80033fc <HAL_RCC_OscConfig>
 800093e:	4603      	mov	r3, r0
 8000940:	2b00      	cmp	r3, #0
 8000942:	d001      	beq.n	8000948 <SystemClock_Config+0x58>
  {
    Error_Handler();
 8000944:	f000 fc25 	bl	8001192 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000948:	230f      	movs	r3, #15
 800094a:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800094c:	2302      	movs	r3, #2
 800094e:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000950:	2300      	movs	r3, #0
 8000952:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8000954:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8000958:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 800095a:	2300      	movs	r3, #0
 800095c:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 800095e:	1d3b      	adds	r3, r7, #4
 8000960:	2102      	movs	r1, #2
 8000962:	4618      	mov	r0, r3
 8000964:	f002 ffcc 	bl	8003900 <HAL_RCC_ClockConfig>
 8000968:	4603      	mov	r3, r0
 800096a:	2b00      	cmp	r3, #0
 800096c:	d001      	beq.n	8000972 <SystemClock_Config+0x82>
  {
    Error_Handler();
 800096e:	f000 fc10 	bl	8001192 <Error_Handler>
  }
}
 8000972:	bf00      	nop
 8000974:	3740      	adds	r7, #64	@ 0x40
 8000976:	46bd      	mov	sp, r7
 8000978:	bd80      	pop	{r7, pc}
	...

0800097c <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 800097c:	b580      	push	{r7, lr}
 800097e:	b08e      	sub	sp, #56	@ 0x38
 8000980:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8000982:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8000986:	2200      	movs	r2, #0
 8000988:	601a      	str	r2, [r3, #0]
 800098a:	605a      	str	r2, [r3, #4]
 800098c:	609a      	str	r2, [r3, #8]
 800098e:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000990:	f107 0320 	add.w	r3, r7, #32
 8000994:	2200      	movs	r2, #0
 8000996:	601a      	str	r2, [r3, #0]
 8000998:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 800099a:	1d3b      	adds	r3, r7, #4
 800099c:	2200      	movs	r2, #0
 800099e:	601a      	str	r2, [r3, #0]
 80009a0:	605a      	str	r2, [r3, #4]
 80009a2:	609a      	str	r2, [r3, #8]
 80009a4:	60da      	str	r2, [r3, #12]
 80009a6:	611a      	str	r2, [r3, #16]
 80009a8:	615a      	str	r2, [r3, #20]
 80009aa:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 80009ac:	4b2c      	ldr	r3, [pc, #176]	@ (8000a60 <MX_TIM2_Init+0xe4>)
 80009ae:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 80009b2:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 0;
 80009b4:	4b2a      	ldr	r3, [pc, #168]	@ (8000a60 <MX_TIM2_Init+0xe4>)
 80009b6:	2200      	movs	r2, #0
 80009b8:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 80009ba:	4b29      	ldr	r3, [pc, #164]	@ (8000a60 <MX_TIM2_Init+0xe4>)
 80009bc:	2200      	movs	r2, #0
 80009be:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 90-1;
 80009c0:	4b27      	ldr	r3, [pc, #156]	@ (8000a60 <MX_TIM2_Init+0xe4>)
 80009c2:	2259      	movs	r2, #89	@ 0x59
 80009c4:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80009c6:	4b26      	ldr	r3, [pc, #152]	@ (8000a60 <MX_TIM2_Init+0xe4>)
 80009c8:	2200      	movs	r2, #0
 80009ca:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80009cc:	4b24      	ldr	r3, [pc, #144]	@ (8000a60 <MX_TIM2_Init+0xe4>)
 80009ce:	2200      	movs	r2, #0
 80009d0:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 80009d2:	4823      	ldr	r0, [pc, #140]	@ (8000a60 <MX_TIM2_Init+0xe4>)
 80009d4:	f003 f922 	bl	8003c1c <HAL_TIM_Base_Init>
 80009d8:	4603      	mov	r3, r0
 80009da:	2b00      	cmp	r3, #0
 80009dc:	d001      	beq.n	80009e2 <MX_TIM2_Init+0x66>
  {
    Error_Handler();
 80009de:	f000 fbd8 	bl	8001192 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80009e2:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80009e6:	62bb      	str	r3, [r7, #40]	@ 0x28
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 80009e8:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 80009ec:	4619      	mov	r1, r3
 80009ee:	481c      	ldr	r0, [pc, #112]	@ (8000a60 <MX_TIM2_Init+0xe4>)
 80009f0:	f003 fe78 	bl	80046e4 <HAL_TIM_ConfigClockSource>
 80009f4:	4603      	mov	r3, r0
 80009f6:	2b00      	cmp	r3, #0
 80009f8:	d001      	beq.n	80009fe <MX_TIM2_Init+0x82>
  {
    Error_Handler();
 80009fa:	f000 fbca 	bl	8001192 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
 80009fe:	4818      	ldr	r0, [pc, #96]	@ (8000a60 <MX_TIM2_Init+0xe4>)
 8000a00:	f003 f95b 	bl	8003cba <HAL_TIM_PWM_Init>
 8000a04:	4603      	mov	r3, r0
 8000a06:	2b00      	cmp	r3, #0
 8000a08:	d001      	beq.n	8000a0e <MX_TIM2_Init+0x92>
  {
    Error_Handler();
 8000a0a:	f000 fbc2 	bl	8001192 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000a0e:	2300      	movs	r3, #0
 8000a10:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000a12:	2300      	movs	r3, #0
 8000a14:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8000a16:	f107 0320 	add.w	r3, r7, #32
 8000a1a:	4619      	mov	r1, r3
 8000a1c:	4810      	ldr	r0, [pc, #64]	@ (8000a60 <MX_TIM2_Init+0xe4>)
 8000a1e:	f004 fadf 	bl	8004fe0 <HAL_TIMEx_MasterConfigSynchronization>
 8000a22:	4603      	mov	r3, r0
 8000a24:	2b00      	cmp	r3, #0
 8000a26:	d001      	beq.n	8000a2c <MX_TIM2_Init+0xb0>
  {
    Error_Handler();
 8000a28:	f000 fbb3 	bl	8001192 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8000a2c:	2360      	movs	r3, #96	@ 0x60
 8000a2e:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 8000a30:	2300      	movs	r3, #0
 8000a32:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8000a34:	2300      	movs	r3, #0
 8000a36:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8000a38:	2300      	movs	r3, #0
 8000a3a:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8000a3c:	1d3b      	adds	r3, r7, #4
 8000a3e:	2200      	movs	r2, #0
 8000a40:	4619      	mov	r1, r3
 8000a42:	4807      	ldr	r0, [pc, #28]	@ (8000a60 <MX_TIM2_Init+0xe4>)
 8000a44:	f003 fd8c 	bl	8004560 <HAL_TIM_PWM_ConfigChannel>
 8000a48:	4603      	mov	r3, r0
 8000a4a:	2b00      	cmp	r3, #0
 8000a4c:	d001      	beq.n	8000a52 <MX_TIM2_Init+0xd6>
  {
    Error_Handler();
 8000a4e:	f000 fba0 	bl	8001192 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */
  HAL_TIM_MspPostInit(&htim2);
 8000a52:	4803      	ldr	r0, [pc, #12]	@ (8000a60 <MX_TIM2_Init+0xe4>)
 8000a54:	f001 f814 	bl	8001a80 <HAL_TIM_MspPostInit>

}
 8000a58:	bf00      	nop
 8000a5a:	3738      	adds	r7, #56	@ 0x38
 8000a5c:	46bd      	mov	sp, r7
 8000a5e:	bd80      	pop	{r7, pc}
 8000a60:	20000270 	.word	0x20000270

08000a64 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 8000a64:	b580      	push	{r7, lr}
 8000a66:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8000a68:	4b11      	ldr	r3, [pc, #68]	@ (8000ab0 <MX_USART1_UART_Init+0x4c>)
 8000a6a:	4a12      	ldr	r2, [pc, #72]	@ (8000ab4 <MX_USART1_UART_Init+0x50>)
 8000a6c:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 8000a6e:	4b10      	ldr	r3, [pc, #64]	@ (8000ab0 <MX_USART1_UART_Init+0x4c>)
 8000a70:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8000a74:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8000a76:	4b0e      	ldr	r3, [pc, #56]	@ (8000ab0 <MX_USART1_UART_Init+0x4c>)
 8000a78:	2200      	movs	r2, #0
 8000a7a:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8000a7c:	4b0c      	ldr	r3, [pc, #48]	@ (8000ab0 <MX_USART1_UART_Init+0x4c>)
 8000a7e:	2200      	movs	r2, #0
 8000a80:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8000a82:	4b0b      	ldr	r3, [pc, #44]	@ (8000ab0 <MX_USART1_UART_Init+0x4c>)
 8000a84:	2200      	movs	r2, #0
 8000a86:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8000a88:	4b09      	ldr	r3, [pc, #36]	@ (8000ab0 <MX_USART1_UART_Init+0x4c>)
 8000a8a:	220c      	movs	r2, #12
 8000a8c:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000a8e:	4b08      	ldr	r3, [pc, #32]	@ (8000ab0 <MX_USART1_UART_Init+0x4c>)
 8000a90:	2200      	movs	r2, #0
 8000a92:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8000a94:	4b06      	ldr	r3, [pc, #24]	@ (8000ab0 <MX_USART1_UART_Init+0x4c>)
 8000a96:	2200      	movs	r2, #0
 8000a98:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8000a9a:	4805      	ldr	r0, [pc, #20]	@ (8000ab0 <MX_USART1_UART_Init+0x4c>)
 8000a9c:	f004 fb10 	bl	80050c0 <HAL_UART_Init>
 8000aa0:	4603      	mov	r3, r0
 8000aa2:	2b00      	cmp	r3, #0
 8000aa4:	d001      	beq.n	8000aaa <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 8000aa6:	f000 fb74 	bl	8001192 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8000aaa:	bf00      	nop
 8000aac:	bd80      	pop	{r7, pc}
 8000aae:	bf00      	nop
 8000ab0:	200002fc 	.word	0x200002fc
 8000ab4:	40013800 	.word	0x40013800

08000ab8 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8000ab8:	b580      	push	{r7, lr}
 8000aba:	b082      	sub	sp, #8
 8000abc:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 8000abe:	4b0c      	ldr	r3, [pc, #48]	@ (8000af0 <MX_DMA_Init+0x38>)
 8000ac0:	695b      	ldr	r3, [r3, #20]
 8000ac2:	4a0b      	ldr	r2, [pc, #44]	@ (8000af0 <MX_DMA_Init+0x38>)
 8000ac4:	f043 0301 	orr.w	r3, r3, #1
 8000ac8:	6153      	str	r3, [r2, #20]
 8000aca:	4b09      	ldr	r3, [pc, #36]	@ (8000af0 <MX_DMA_Init+0x38>)
 8000acc:	695b      	ldr	r3, [r3, #20]
 8000ace:	f003 0301 	and.w	r3, r3, #1
 8000ad2:	607b      	str	r3, [r7, #4]
 8000ad4:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Channel5_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel5_IRQn, 2, 0);
 8000ad6:	2200      	movs	r2, #0
 8000ad8:	2102      	movs	r1, #2
 8000ada:	200f      	movs	r0, #15
 8000adc:	f002 f801 	bl	8002ae2 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel5_IRQn);
 8000ae0:	200f      	movs	r0, #15
 8000ae2:	f002 f81a 	bl	8002b1a <HAL_NVIC_EnableIRQ>

}
 8000ae6:	bf00      	nop
 8000ae8:	3708      	adds	r7, #8
 8000aea:	46bd      	mov	sp, r7
 8000aec:	bd80      	pop	{r7, pc}
 8000aee:	bf00      	nop
 8000af0:	40021000 	.word	0x40021000

08000af4 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000af4:	b580      	push	{r7, lr}
 8000af6:	b088      	sub	sp, #32
 8000af8:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000afa:	f107 0310 	add.w	r3, r7, #16
 8000afe:	2200      	movs	r2, #0
 8000b00:	601a      	str	r2, [r3, #0]
 8000b02:	605a      	str	r2, [r3, #4]
 8000b04:	609a      	str	r2, [r3, #8]
 8000b06:	60da      	str	r2, [r3, #12]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8000b08:	4b24      	ldr	r3, [pc, #144]	@ (8000b9c <MX_GPIO_Init+0xa8>)
 8000b0a:	699b      	ldr	r3, [r3, #24]
 8000b0c:	4a23      	ldr	r2, [pc, #140]	@ (8000b9c <MX_GPIO_Init+0xa8>)
 8000b0e:	f043 0320 	orr.w	r3, r3, #32
 8000b12:	6193      	str	r3, [r2, #24]
 8000b14:	4b21      	ldr	r3, [pc, #132]	@ (8000b9c <MX_GPIO_Init+0xa8>)
 8000b16:	699b      	ldr	r3, [r3, #24]
 8000b18:	f003 0320 	and.w	r3, r3, #32
 8000b1c:	60fb      	str	r3, [r7, #12]
 8000b1e:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000b20:	4b1e      	ldr	r3, [pc, #120]	@ (8000b9c <MX_GPIO_Init+0xa8>)
 8000b22:	699b      	ldr	r3, [r3, #24]
 8000b24:	4a1d      	ldr	r2, [pc, #116]	@ (8000b9c <MX_GPIO_Init+0xa8>)
 8000b26:	f043 0304 	orr.w	r3, r3, #4
 8000b2a:	6193      	str	r3, [r2, #24]
 8000b2c:	4b1b      	ldr	r3, [pc, #108]	@ (8000b9c <MX_GPIO_Init+0xa8>)
 8000b2e:	699b      	ldr	r3, [r3, #24]
 8000b30:	f003 0304 	and.w	r3, r3, #4
 8000b34:	60bb      	str	r3, [r7, #8]
 8000b36:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000b38:	4b18      	ldr	r3, [pc, #96]	@ (8000b9c <MX_GPIO_Init+0xa8>)
 8000b3a:	699b      	ldr	r3, [r3, #24]
 8000b3c:	4a17      	ldr	r2, [pc, #92]	@ (8000b9c <MX_GPIO_Init+0xa8>)
 8000b3e:	f043 0308 	orr.w	r3, r3, #8
 8000b42:	6193      	str	r3, [r2, #24]
 8000b44:	4b15      	ldr	r3, [pc, #84]	@ (8000b9c <MX_GPIO_Init+0xa8>)
 8000b46:	699b      	ldr	r3, [r3, #24]
 8000b48:	f003 0308 	and.w	r3, r3, #8
 8000b4c:	607b      	str	r3, [r7, #4]
 8000b4e:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, KEY_R1_Pin|KEY_R2_Pin|KEY_R3_Pin|KEY_R4_Pin, GPIO_PIN_SET);
 8000b50:	2201      	movs	r2, #1
 8000b52:	f44f 4170 	mov.w	r1, #61440	@ 0xf000
 8000b56:	4812      	ldr	r0, [pc, #72]	@ (8000ba0 <MX_GPIO_Init+0xac>)
 8000b58:	f002 fc37 	bl	80033ca <HAL_GPIO_WritePin>

  /*Configure GPIO pins : KEY_R1_Pin KEY_R2_Pin KEY_R3_Pin KEY_R4_Pin */
  GPIO_InitStruct.Pin = KEY_R1_Pin|KEY_R2_Pin|KEY_R3_Pin|KEY_R4_Pin;
 8000b5c:	f44f 4370 	mov.w	r3, #61440	@ 0xf000
 8000b60:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000b62:	2301      	movs	r3, #1
 8000b64:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000b66:	2300      	movs	r3, #0
 8000b68:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000b6a:	2302      	movs	r3, #2
 8000b6c:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000b6e:	f107 0310 	add.w	r3, r7, #16
 8000b72:	4619      	mov	r1, r3
 8000b74:	480a      	ldr	r0, [pc, #40]	@ (8000ba0 <MX_GPIO_Init+0xac>)
 8000b76:	f002 fa8d 	bl	8003094 <HAL_GPIO_Init>

  /*Configure GPIO pins : KEY_C1_Pin KEY_C2_Pin KEY_C3_Pin KEY_C4_Pin */
  GPIO_InitStruct.Pin = KEY_C1_Pin|KEY_C2_Pin|KEY_C3_Pin|KEY_C4_Pin;
 8000b7a:	f44f 73f0 	mov.w	r3, #480	@ 0x1e0
 8000b7e:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000b80:	2300      	movs	r3, #0
 8000b82:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000b84:	2301      	movs	r3, #1
 8000b86:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000b88:	f107 0310 	add.w	r3, r7, #16
 8000b8c:	4619      	mov	r1, r3
 8000b8e:	4804      	ldr	r0, [pc, #16]	@ (8000ba0 <MX_GPIO_Init+0xac>)
 8000b90:	f002 fa80 	bl	8003094 <HAL_GPIO_Init>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 8000b94:	bf00      	nop
 8000b96:	3720      	adds	r7, #32
 8000b98:	46bd      	mov	sp, r7
 8000b9a:	bd80      	pop	{r7, pc}
 8000b9c:	40021000 	.word	0x40021000
 8000ba0:	40010c00 	.word	0x40010c00

08000ba4 <HAL_TIM_PWM_PulseFinishedCallback>:
 * @brief DMA transfer complete callback for WS2812B
 * @param hdma: DMA handle
 * @retval None
 */
void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8000ba4:	b580      	push	{r7, lr}
 8000ba6:	b082      	sub	sp, #8
 8000ba8:	af00      	add	r7, sp, #0
 8000baa:	6078      	str	r0, [r7, #4]
  /* Check if this is TIM2 channel 1 */
  if (htim->Instance == TIM2) {
 8000bac:	687b      	ldr	r3, [r7, #4]
 8000bae:	681b      	ldr	r3, [r3, #0]
 8000bb0:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8000bb4:	d102      	bne.n	8000bbc <HAL_TIM_PWM_PulseFinishedCallback+0x18>
    WS2812B_DMA_Complete_Callback(&hdma_tim2_ch1);
 8000bb6:	4803      	ldr	r0, [pc, #12]	@ (8000bc4 <HAL_TIM_PWM_PulseFinishedCallback+0x20>)
 8000bb8:	f001 fd28 	bl	800260c <WS2812B_DMA_Complete_Callback>
  }
}
 8000bbc:	bf00      	nop
 8000bbe:	3708      	adds	r7, #8
 8000bc0:	46bd      	mov	sp, r7
 8000bc2:	bd80      	pop	{r7, pc}
 8000bc4:	200002b8 	.word	0x200002b8

08000bc8 <App_Init>:
/**
 * @brief Application initialization function
 * @retval None
 */
void App_Init(void)
{
 8000bc8:	b580      	push	{r7, lr}
 8000bca:	af00      	add	r7, sp, #0
  /* Initialize game statistics */
  memset(&game_stats, 0, sizeof(GameStats_t));
 8000bcc:	2220      	movs	r2, #32
 8000bce:	2100      	movs	r1, #0
 8000bd0:	4808      	ldr	r0, [pc, #32]	@ (8000bf4 <App_Init+0x2c>)
 8000bd2:	f005 f8df 	bl	8005d94 <memset>

  /* Start new game */
  if (Othello_NewGame(&game_state) == OTHELLO_OK) {
 8000bd6:	4808      	ldr	r0, [pc, #32]	@ (8000bf8 <App_Init+0x30>)
 8000bd8:	f000 faf8 	bl	80011cc <Othello_NewGame>
 8000bdc:	4603      	mov	r3, r0
 8000bde:	2b00      	cmp	r3, #0
 8000be0:	d102      	bne.n	8000be8 <App_Init+0x20>
    game_initialized = true;
 8000be2:	4b06      	ldr	r3, [pc, #24]	@ (8000bfc <App_Init+0x34>)
 8000be4:	2201      	movs	r2, #1
 8000be6:	701a      	strb	r2, [r3, #0]
  }

  /* Initialize LED display */
  WS2812B_Clear();
 8000be8:	f001 fca6 	bl	8002538 <WS2812B_Clear>

  /* Display initial game board */
  App_DisplayGameBoard();
 8000bec:	f000 f82c 	bl	8000c48 <App_DisplayGameBoard>
}
 8000bf0:	bf00      	nop
 8000bf2:	bd80      	pop	{r7, pc}
 8000bf4:	200003e0 	.word	0x200003e0
 8000bf8:	20000344 	.word	0x20000344
 8000bfc:	20000400 	.word	0x20000400

08000c00 <App_Main_Loop>:
/**
 * @brief Main application loop function
 * @retval None
 */
void App_Main_Loop(void)
{
 8000c00:	b580      	push	{r7, lr}
 8000c02:	b084      	sub	sp, #16
 8000c04:	af00      	add	r7, sp, #0
  /* Process keypad events */
  Key_t key_event = Keypad_GetKey();
 8000c06:	463b      	mov	r3, r7
 8000c08:	4618      	mov	r0, r3
 8000c0a:	f7ff fbb7 	bl	800037c <Keypad_GetKey>
  if (key_event.state != KEY_RELEASED) {
 8000c0e:	78bb      	ldrb	r3, [r7, #2]
 8000c10:	2b00      	cmp	r3, #0
 8000c12:	d003      	beq.n	8000c1c <App_Main_Loop+0x1c>
    /* Key event occurred, process it */
    App_ProcessKeyEvent(&key_event);
 8000c14:	463b      	mov	r3, r7
 8000c16:	4618      	mov	r0, r3
 8000c18:	f000 f860 	bl	8000cdc <App_ProcessKeyEvent>
  }

  /* Update game board display */
  App_UpdateGameDisplay();
 8000c1c:	f000 f920 	bl	8000e60 <App_UpdateGameDisplay>

  /* Process protocol commands if any (handled by callback) */

  /* Check for game over conditions */
  if (game_initialized && Othello_IsGameOver(&game_state)) {
 8000c20:	4b07      	ldr	r3, [pc, #28]	@ (8000c40 <App_Main_Loop+0x40>)
 8000c22:	781b      	ldrb	r3, [r3, #0]
 8000c24:	2b00      	cmp	r3, #0
 8000c26:	d007      	beq.n	8000c38 <App_Main_Loop+0x38>
 8000c28:	4806      	ldr	r0, [pc, #24]	@ (8000c44 <App_Main_Loop+0x44>)
 8000c2a:	f000 fc1d 	bl	8001468 <Othello_IsGameOver>
 8000c2e:	4603      	mov	r3, r0
 8000c30:	2b00      	cmp	r3, #0
 8000c32:	d001      	beq.n	8000c38 <App_Main_Loop+0x38>
    App_HandleGameOver();
 8000c34:	f000 f932 	bl	8000e9c <App_HandleGameOver>
  }
}
 8000c38:	bf00      	nop
 8000c3a:	3710      	adds	r7, #16
 8000c3c:	46bd      	mov	sp, r7
 8000c3e:	bd80      	pop	{r7, pc}
 8000c40:	20000400 	.word	0x20000400
 8000c44:	20000344 	.word	0x20000344

08000c48 <App_DisplayGameBoard>:
/**
 * @brief Display game board on LED matrix
 * @retval None
 */
void App_DisplayGameBoard(void)
{
 8000c48:	b580      	push	{r7, lr}
 8000c4a:	b084      	sub	sp, #16
 8000c4c:	af00      	add	r7, sp, #0
  WS2812B_Clear();
 8000c4e:	f001 fc73 	bl	8002538 <WS2812B_Clear>

  /* Display game pieces on LED matrix */
  for (uint8_t row = 0; row < 8; row++) {
 8000c52:	2300      	movs	r3, #0
 8000c54:	73fb      	strb	r3, [r7, #15]
 8000c56:	e034      	b.n	8000cc2 <App_DisplayGameBoard+0x7a>
    for (uint8_t col = 0; col < 8; col++) {
 8000c58:	2300      	movs	r3, #0
 8000c5a:	73bb      	strb	r3, [r7, #14]
 8000c5c:	e02b      	b.n	8000cb6 <App_DisplayGameBoard+0x6e>
      PieceType_t piece = Othello_GetPiece(&game_state, row, col);
 8000c5e:	7bba      	ldrb	r2, [r7, #14]
 8000c60:	7bfb      	ldrb	r3, [r7, #15]
 8000c62:	4619      	mov	r1, r3
 8000c64:	481b      	ldr	r0, [pc, #108]	@ (8000cd4 <App_DisplayGameBoard+0x8c>)
 8000c66:	f000 fceb 	bl	8001640 <Othello_GetPiece>
 8000c6a:	4603      	mov	r3, r0
 8000c6c:	737b      	strb	r3, [r7, #13]

      if (piece == PIECE_BLACK) {
 8000c6e:	7b7b      	ldrb	r3, [r7, #13]
 8000c70:	2b01      	cmp	r3, #1
 8000c72:	d10c      	bne.n	8000c8e <App_DisplayGameBoard+0x46>
        WS2812B_SetPixel(row, col, WS2812B_COLOR_BLACK);  // Black piece
 8000c74:	2300      	movs	r3, #0
 8000c76:	723b      	strb	r3, [r7, #8]
 8000c78:	2300      	movs	r3, #0
 8000c7a:	727b      	strb	r3, [r7, #9]
 8000c7c:	2300      	movs	r3, #0
 8000c7e:	72bb      	strb	r3, [r7, #10]
 8000c80:	7bb9      	ldrb	r1, [r7, #14]
 8000c82:	7bfb      	ldrb	r3, [r7, #15]
 8000c84:	68ba      	ldr	r2, [r7, #8]
 8000c86:	4618      	mov	r0, r3
 8000c88:	f001 fc14 	bl	80024b4 <WS2812B_SetPixel>
 8000c8c:	e010      	b.n	8000cb0 <App_DisplayGameBoard+0x68>
      } else if (piece == PIECE_WHITE) {
 8000c8e:	7b7b      	ldrb	r3, [r7, #13]
 8000c90:	2b02      	cmp	r3, #2
 8000c92:	d10d      	bne.n	8000cb0 <App_DisplayGameBoard+0x68>
        WS2812B_SetPixel(row, col, WS2812B_COLOR_WHITE);  // White piece
 8000c94:	4a10      	ldr	r2, [pc, #64]	@ (8000cd8 <App_DisplayGameBoard+0x90>)
 8000c96:	1d3b      	adds	r3, r7, #4
 8000c98:	6812      	ldr	r2, [r2, #0]
 8000c9a:	4611      	mov	r1, r2
 8000c9c:	8019      	strh	r1, [r3, #0]
 8000c9e:	3302      	adds	r3, #2
 8000ca0:	0c12      	lsrs	r2, r2, #16
 8000ca2:	701a      	strb	r2, [r3, #0]
 8000ca4:	7bb9      	ldrb	r1, [r7, #14]
 8000ca6:	7bfb      	ldrb	r3, [r7, #15]
 8000ca8:	687a      	ldr	r2, [r7, #4]
 8000caa:	4618      	mov	r0, r3
 8000cac:	f001 fc02 	bl	80024b4 <WS2812B_SetPixel>
    for (uint8_t col = 0; col < 8; col++) {
 8000cb0:	7bbb      	ldrb	r3, [r7, #14]
 8000cb2:	3301      	adds	r3, #1
 8000cb4:	73bb      	strb	r3, [r7, #14]
 8000cb6:	7bbb      	ldrb	r3, [r7, #14]
 8000cb8:	2b07      	cmp	r3, #7
 8000cba:	d9d0      	bls.n	8000c5e <App_DisplayGameBoard+0x16>
  for (uint8_t row = 0; row < 8; row++) {
 8000cbc:	7bfb      	ldrb	r3, [r7, #15]
 8000cbe:	3301      	adds	r3, #1
 8000cc0:	73fb      	strb	r3, [r7, #15]
 8000cc2:	7bfb      	ldrb	r3, [r7, #15]
 8000cc4:	2b07      	cmp	r3, #7
 8000cc6:	d9c7      	bls.n	8000c58 <App_DisplayGameBoard+0x10>
      }
      /* Empty positions remain off */
    }
  }

  WS2812B_Update();
 8000cc8:	f001 fc4a 	bl	8002560 <WS2812B_Update>
}
 8000ccc:	bf00      	nop
 8000cce:	3710      	adds	r7, #16
 8000cd0:	46bd      	mov	sp, r7
 8000cd2:	bd80      	pop	{r7, pc}
 8000cd4:	20000344 	.word	0x20000344
 8000cd8:	08005ea0 	.word	0x08005ea0

08000cdc <App_ProcessKeyEvent>:
 * @brief Process key event for game controls
 * @param key_event Pointer to key event structure
 * @retval None
 */
void App_ProcessKeyEvent(Key_t* key_event)
{
 8000cdc:	b580      	push	{r7, lr}
 8000cde:	b086      	sub	sp, #24
 8000ce0:	af00      	add	r7, sp, #0
 8000ce2:	6078      	str	r0, [r7, #4]
  if (!game_initialized || !key_event) {
 8000ce4:	4b5b      	ldr	r3, [pc, #364]	@ (8000e54 <App_ProcessKeyEvent+0x178>)
 8000ce6:	781b      	ldrb	r3, [r3, #0]
 8000ce8:	f083 0301 	eor.w	r3, r3, #1
 8000cec:	b2db      	uxtb	r3, r3
 8000cee:	2b00      	cmp	r3, #0
 8000cf0:	f040 80a6 	bne.w	8000e40 <App_ProcessKeyEvent+0x164>
 8000cf4:	687b      	ldr	r3, [r7, #4]
 8000cf6:	2b00      	cmp	r3, #0
 8000cf8:	f000 80a2 	beq.w	8000e40 <App_ProcessKeyEvent+0x164>
    return;
  }

  Keypad_LogicalKey_t logical_key = Keypad_PhysicalToLogical(key_event->row, key_event->col);
 8000cfc:	687b      	ldr	r3, [r7, #4]
 8000cfe:	781a      	ldrb	r2, [r3, #0]
 8000d00:	687b      	ldr	r3, [r7, #4]
 8000d02:	785b      	ldrb	r3, [r3, #1]
 8000d04:	4619      	mov	r1, r3
 8000d06:	4610      	mov	r0, r2
 8000d08:	f7ff fd18 	bl	800073c <Keypad_PhysicalToLogical>
 8000d0c:	4603      	mov	r3, r0
 8000d0e:	75fb      	strb	r3, [r7, #23]

  /* Handle key press */
  if (key_event->state == KEY_PRESSED) {
 8000d10:	687b      	ldr	r3, [r7, #4]
 8000d12:	789b      	ldrb	r3, [r3, #2]
 8000d14:	2b01      	cmp	r3, #1
 8000d16:	f040 809a 	bne.w	8000e4e <App_ProcessKeyEvent+0x172>
    switch (logical_key) {
 8000d1a:	7dfb      	ldrb	r3, [r7, #23]
 8000d1c:	2b0d      	cmp	r3, #13
 8000d1e:	d876      	bhi.n	8000e0e <App_ProcessKeyEvent+0x132>
 8000d20:	a201      	add	r2, pc, #4	@ (adr r2, 8000d28 <App_ProcessKeyEvent+0x4c>)
 8000d22:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000d26:	bf00      	nop
 8000d28:	08000d61 	.word	0x08000d61
 8000d2c:	08000e0f 	.word	0x08000e0f
 8000d30:	08000e0f 	.word	0x08000e0f
 8000d34:	08000e0f 	.word	0x08000e0f
 8000d38:	08000e0f 	.word	0x08000e0f
 8000d3c:	08000d7b 	.word	0x08000d7b
 8000d40:	08000e0f 	.word	0x08000e0f
 8000d44:	08000e0f 	.word	0x08000e0f
 8000d48:	08000e0f 	.word	0x08000e0f
 8000d4c:	08000e0f 	.word	0x08000e0f
 8000d50:	08000e07 	.word	0x08000e07
 8000d54:	08000e0f 	.word	0x08000e0f
 8000d58:	08000e0f 	.word	0x08000e0f
 8000d5c:	08000dfb 	.word	0x08000dfb
      case KEYPAD_KEY_1: // New game
        if (Othello_UpdateStats(&game_stats, &game_state) == OTHELLO_OK) {
 8000d60:	493d      	ldr	r1, [pc, #244]	@ (8000e58 <App_ProcessKeyEvent+0x17c>)
 8000d62:	483e      	ldr	r0, [pc, #248]	@ (8000e5c <App_ProcessKeyEvent+0x180>)
 8000d64:	f000 fc8b 	bl	800167e <Othello_UpdateStats>
 8000d68:	4603      	mov	r3, r0
 8000d6a:	2b00      	cmp	r3, #0
 8000d6c:	d16a      	bne.n	8000e44 <App_ProcessKeyEvent+0x168>
          Othello_NewGame(&game_state);
 8000d6e:	483a      	ldr	r0, [pc, #232]	@ (8000e58 <App_ProcessKeyEvent+0x17c>)
 8000d70:	f000 fa2c 	bl	80011cc <Othello_NewGame>
          App_DisplayGameBoard();
 8000d74:	f7ff ff68 	bl	8000c48 <App_DisplayGameBoard>
        }
        break;
 8000d78:	e064      	b.n	8000e44 <App_ProcessKeyEvent+0x168>

      case KEYPAD_KEY_5: // Select/Move at current cursor
        {
          /* Simple demo: Place piece at (key_event.row, key_event.col) if valid */
          if (Othello_IsValidMove(&game_state, key_event->row, key_event->col, game_state.current_player)) {
 8000d7a:	687b      	ldr	r3, [r7, #4]
 8000d7c:	7819      	ldrb	r1, [r3, #0]
 8000d7e:	687b      	ldr	r3, [r7, #4]
 8000d80:	785a      	ldrb	r2, [r3, #1]
 8000d82:	4b35      	ldr	r3, [pc, #212]	@ (8000e58 <App_ProcessKeyEvent+0x17c>)
 8000d84:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8000d88:	4833      	ldr	r0, [pc, #204]	@ (8000e58 <App_ProcessKeyEvent+0x17c>)
 8000d8a:	f000 fa7d 	bl	8001288 <Othello_IsValidMove>
 8000d8e:	4603      	mov	r3, r0
 8000d90:	2b00      	cmp	r3, #0
 8000d92:	d014      	beq.n	8000dbe <App_ProcessKeyEvent+0xe2>
            uint8_t flipped = Othello_MakeMove(&game_state, key_event->row, key_event->col, game_state.current_player);
 8000d94:	687b      	ldr	r3, [r7, #4]
 8000d96:	7819      	ldrb	r1, [r3, #0]
 8000d98:	687b      	ldr	r3, [r7, #4]
 8000d9a:	785a      	ldrb	r2, [r3, #1]
 8000d9c:	4b2e      	ldr	r3, [pc, #184]	@ (8000e58 <App_ProcessKeyEvent+0x17c>)
 8000d9e:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8000da2:	482d      	ldr	r0, [pc, #180]	@ (8000e58 <App_ProcessKeyEvent+0x17c>)
 8000da4:	f000 faaa 	bl	80012fc <Othello_MakeMove>
 8000da8:	4603      	mov	r3, r0
 8000daa:	75bb      	strb	r3, [r7, #22]
            if (flipped > 0) {
 8000dac:	7dbb      	ldrb	r3, [r7, #22]
 8000dae:	2b00      	cmp	r3, #0
 8000db0:	d04a      	beq.n	8000e48 <App_ProcessKeyEvent+0x16c>
              /* Move successful */
              App_DisplayGameBoard();
 8000db2:	f7ff ff49 	bl	8000c48 <App_DisplayGameBoard>
              Send_GameState_Via_Protocol(&game_state);  // Send update to PC
 8000db6:	4828      	ldr	r0, [pc, #160]	@ (8000e58 <App_ProcessKeyEvent+0x17c>)
 8000db8:	f7ff fd32 	bl	8000820 <Send_GameState_Via_Protocol>
              HAL_Delay(200);
              App_DisplayGameBoard();
            }
          }
        }
        break;
 8000dbc:	e044      	b.n	8000e48 <App_ProcessKeyEvent+0x16c>
            if (key_event->row < 8 && key_event->col < 8) {
 8000dbe:	687b      	ldr	r3, [r7, #4]
 8000dc0:	781b      	ldrb	r3, [r3, #0]
 8000dc2:	2b07      	cmp	r3, #7
 8000dc4:	d840      	bhi.n	8000e48 <App_ProcessKeyEvent+0x16c>
 8000dc6:	687b      	ldr	r3, [r7, #4]
 8000dc8:	785b      	ldrb	r3, [r3, #1]
 8000dca:	2b07      	cmp	r3, #7
 8000dcc:	d83c      	bhi.n	8000e48 <App_ProcessKeyEvent+0x16c>
              WS2812B_SetPixel(key_event->row, key_event->col, WS2812B_COLOR_RED);
 8000dce:	687b      	ldr	r3, [r7, #4]
 8000dd0:	7818      	ldrb	r0, [r3, #0]
 8000dd2:	687b      	ldr	r3, [r7, #4]
 8000dd4:	785b      	ldrb	r3, [r3, #1]
 8000dd6:	22ff      	movs	r2, #255	@ 0xff
 8000dd8:	743a      	strb	r2, [r7, #16]
 8000dda:	2200      	movs	r2, #0
 8000ddc:	747a      	strb	r2, [r7, #17]
 8000dde:	2200      	movs	r2, #0
 8000de0:	74ba      	strb	r2, [r7, #18]
 8000de2:	693a      	ldr	r2, [r7, #16]
 8000de4:	4619      	mov	r1, r3
 8000de6:	f001 fb65 	bl	80024b4 <WS2812B_SetPixel>
              WS2812B_Update();
 8000dea:	f001 fbb9 	bl	8002560 <WS2812B_Update>
              HAL_Delay(200);
 8000dee:	20c8      	movs	r0, #200	@ 0xc8
 8000df0:	f001 fd7c 	bl	80028ec <HAL_Delay>
              App_DisplayGameBoard();
 8000df4:	f7ff ff28 	bl	8000c48 <App_DisplayGameBoard>
        break;
 8000df8:	e026      	b.n	8000e48 <App_ProcessKeyEvent+0x16c>

      case KEYPAD_KEY_0: // Reset game
        Othello_NewGame(&game_state);
 8000dfa:	4817      	ldr	r0, [pc, #92]	@ (8000e58 <App_ProcessKeyEvent+0x17c>)
 8000dfc:	f000 f9e6 	bl	80011cc <Othello_NewGame>
        App_DisplayGameBoard();
 8000e00:	f7ff ff22 	bl	8000c48 <App_DisplayGameBoard>
        break;
 8000e04:	e023      	b.n	8000e4e <App_ProcessKeyEvent+0x172>

      case KEYPAD_KEY_9: // Send board state to PC
        Send_GameState_Via_Protocol(&game_state);
 8000e06:	4814      	ldr	r0, [pc, #80]	@ (8000e58 <App_ProcessKeyEvent+0x17c>)
 8000e08:	f7ff fd0a 	bl	8000820 <Send_GameState_Via_Protocol>
        break;
 8000e0c:	e01f      	b.n	8000e4e <App_ProcessKeyEvent+0x172>

      default:
        /* For demo: Show pressed key position on board */
        if (key_event->row < 8 && key_event->col < 8) {
 8000e0e:	687b      	ldr	r3, [r7, #4]
 8000e10:	781b      	ldrb	r3, [r3, #0]
 8000e12:	2b07      	cmp	r3, #7
 8000e14:	d81a      	bhi.n	8000e4c <App_ProcessKeyEvent+0x170>
 8000e16:	687b      	ldr	r3, [r7, #4]
 8000e18:	785b      	ldrb	r3, [r3, #1]
 8000e1a:	2b07      	cmp	r3, #7
 8000e1c:	d816      	bhi.n	8000e4c <App_ProcessKeyEvent+0x170>
          WS2812B_SetPixel(key_event->row, key_event->col, WS2812B_COLOR_GREEN);
 8000e1e:	687b      	ldr	r3, [r7, #4]
 8000e20:	7818      	ldrb	r0, [r3, #0]
 8000e22:	687b      	ldr	r3, [r7, #4]
 8000e24:	785b      	ldrb	r3, [r3, #1]
 8000e26:	2200      	movs	r2, #0
 8000e28:	733a      	strb	r2, [r7, #12]
 8000e2a:	22ff      	movs	r2, #255	@ 0xff
 8000e2c:	737a      	strb	r2, [r7, #13]
 8000e2e:	2200      	movs	r2, #0
 8000e30:	73ba      	strb	r2, [r7, #14]
 8000e32:	68fa      	ldr	r2, [r7, #12]
 8000e34:	4619      	mov	r1, r3
 8000e36:	f001 fb3d 	bl	80024b4 <WS2812B_SetPixel>
          WS2812B_Update();
 8000e3a:	f001 fb91 	bl	8002560 <WS2812B_Update>
        }
        break;
 8000e3e:	e005      	b.n	8000e4c <App_ProcessKeyEvent+0x170>
    return;
 8000e40:	bf00      	nop
 8000e42:	e004      	b.n	8000e4e <App_ProcessKeyEvent+0x172>
        break;
 8000e44:	bf00      	nop
 8000e46:	e002      	b.n	8000e4e <App_ProcessKeyEvent+0x172>
        break;
 8000e48:	bf00      	nop
 8000e4a:	e000      	b.n	8000e4e <App_ProcessKeyEvent+0x172>
        break;
 8000e4c:	bf00      	nop
    }
  }
}
 8000e4e:	3718      	adds	r7, #24
 8000e50:	46bd      	mov	sp, r7
 8000e52:	bd80      	pop	{r7, pc}
 8000e54:	20000400 	.word	0x20000400
 8000e58:	20000344 	.word	0x20000344
 8000e5c:	200003e0 	.word	0x200003e0

08000e60 <App_UpdateGameDisplay>:
/**
 * @brief Update game display (animations, status indicators)
 * @retval None
 */
void App_UpdateGameDisplay(void)
{
 8000e60:	b580      	push	{r7, lr}
 8000e62:	b082      	sub	sp, #8
 8000e64:	af00      	add	r7, sp, #0
  static uint32_t last_update = 0;
  uint32_t current_time = HAL_GetTick();
 8000e66:	f001 fd37 	bl	80028d8 <HAL_GetTick>
 8000e6a:	6078      	str	r0, [r7, #4]

  /* Update display every 100ms */
  if (current_time - last_update >= 100) {
 8000e6c:	4b09      	ldr	r3, [pc, #36]	@ (8000e94 <App_UpdateGameDisplay+0x34>)
 8000e6e:	681b      	ldr	r3, [r3, #0]
 8000e70:	687a      	ldr	r2, [r7, #4]
 8000e72:	1ad3      	subs	r3, r2, r3
 8000e74:	2b63      	cmp	r3, #99	@ 0x63
 8000e76:	d908      	bls.n	8000e8a <App_UpdateGameDisplay+0x2a>
    last_update = current_time;
 8000e78:	4a06      	ldr	r2, [pc, #24]	@ (8000e94 <App_UpdateGameDisplay+0x34>)
 8000e7a:	687b      	ldr	r3, [r7, #4]
 8000e7c:	6013      	str	r3, [r2, #0]

    /* Could add animations here, like cursor blinking */
    /* For now, just ensure board is current */
    if (game_initialized) {
 8000e7e:	4b06      	ldr	r3, [pc, #24]	@ (8000e98 <App_UpdateGameDisplay+0x38>)
 8000e80:	781b      	ldrb	r3, [r3, #0]
 8000e82:	2b00      	cmp	r3, #0
 8000e84:	d001      	beq.n	8000e8a <App_UpdateGameDisplay+0x2a>
      App_DisplayGameBoard();
 8000e86:	f7ff fedf 	bl	8000c48 <App_DisplayGameBoard>
    }
  }
}
 8000e8a:	bf00      	nop
 8000e8c:	3708      	adds	r7, #8
 8000e8e:	46bd      	mov	sp, r7
 8000e90:	bd80      	pop	{r7, pc}
 8000e92:	bf00      	nop
 8000e94:	20000404 	.word	0x20000404
 8000e98:	20000400 	.word	0x20000400

08000e9c <App_HandleGameOver>:
/**
 * @brief Handle game over state
 * @retval None
 */
void App_HandleGameOver(void)
{
 8000e9c:	b580      	push	{r7, lr}
 8000e9e:	b086      	sub	sp, #24
 8000ea0:	af00      	add	r7, sp, #0
  static bool handled = false;

  if (handled) {
 8000ea2:	4b38      	ldr	r3, [pc, #224]	@ (8000f84 <App_HandleGameOver+0xe8>)
 8000ea4:	781b      	ldrb	r3, [r3, #0]
 8000ea6:	2b00      	cmp	r3, #0
 8000ea8:	d167      	bne.n	8000f7a <App_HandleGameOver+0xde>
    return;  // Already handled
  }

  handled = true;
 8000eaa:	4b36      	ldr	r3, [pc, #216]	@ (8000f84 <App_HandleGameOver+0xe8>)
 8000eac:	2201      	movs	r2, #1
 8000eae:	701a      	strb	r2, [r3, #0]

  /* Update statistics */
  Othello_UpdateStats(&game_stats, &game_state);
 8000eb0:	4935      	ldr	r1, [pc, #212]	@ (8000f88 <App_HandleGameOver+0xec>)
 8000eb2:	4836      	ldr	r0, [pc, #216]	@ (8000f8c <App_HandleGameOver+0xf0>)
 8000eb4:	f000 fbe3 	bl	800167e <Othello_UpdateStats>

  /* Show winner on board */
  PieceType_t winner = Othello_GetWinner(&game_state);
 8000eb8:	4833      	ldr	r0, [pc, #204]	@ (8000f88 <App_HandleGameOver+0xec>)
 8000eba:	f000 faec 	bl	8001496 <Othello_GetWinner>
 8000ebe:	4603      	mov	r3, r0
 8000ec0:	757b      	strb	r3, [r7, #21]
  WS2812B_Clear();
 8000ec2:	f001 fb39 	bl	8002538 <WS2812B_Clear>

  if (winner == PIECE_BLACK) {
 8000ec6:	7d7b      	ldrb	r3, [r7, #21]
 8000ec8:	2b01      	cmp	r3, #1
 8000eca:	d109      	bne.n	8000ee0 <App_HandleGameOver+0x44>
    /* Display black wins - fill with black */
    WS2812B_Fill(WS2812B_COLOR_BLACK);
 8000ecc:	2300      	movs	r3, #0
 8000ece:	743b      	strb	r3, [r7, #16]
 8000ed0:	2300      	movs	r3, #0
 8000ed2:	747b      	strb	r3, [r7, #17]
 8000ed4:	2300      	movs	r3, #0
 8000ed6:	74bb      	strb	r3, [r7, #18]
 8000ed8:	6938      	ldr	r0, [r7, #16]
 8000eda:	f001 fb6d 	bl	80025b8 <WS2812B_Fill>
 8000ede:	e03f      	b.n	8000f60 <App_HandleGameOver+0xc4>
  } else if (winner == PIECE_WHITE) {
 8000ee0:	7d7b      	ldrb	r3, [r7, #21]
 8000ee2:	2b02      	cmp	r3, #2
 8000ee4:	d10c      	bne.n	8000f00 <App_HandleGameOver+0x64>
    /* Display white wins - fill with white */
    WS2812B_Fill(WS2812B_COLOR_WHITE);
 8000ee6:	4a2a      	ldr	r2, [pc, #168]	@ (8000f90 <App_HandleGameOver+0xf4>)
 8000ee8:	f107 030c 	add.w	r3, r7, #12
 8000eec:	6812      	ldr	r2, [r2, #0]
 8000eee:	4611      	mov	r1, r2
 8000ef0:	8019      	strh	r1, [r3, #0]
 8000ef2:	3302      	adds	r3, #2
 8000ef4:	0c12      	lsrs	r2, r2, #16
 8000ef6:	701a      	strb	r2, [r3, #0]
 8000ef8:	68f8      	ldr	r0, [r7, #12]
 8000efa:	f001 fb5d 	bl	80025b8 <WS2812B_Fill>
 8000efe:	e02f      	b.n	8000f60 <App_HandleGameOver+0xc4>
  } else {
    /* Display draw - alternate black/white pattern */
    for (uint8_t row = 0; row < 8; row++) {
 8000f00:	2300      	movs	r3, #0
 8000f02:	75fb      	strb	r3, [r7, #23]
 8000f04:	e029      	b.n	8000f5a <App_HandleGameOver+0xbe>
      for (uint8_t col = 0; col < 8; col++) {
 8000f06:	2300      	movs	r3, #0
 8000f08:	75bb      	strb	r3, [r7, #22]
 8000f0a:	e020      	b.n	8000f4e <App_HandleGameOver+0xb2>
        RGB_Color_t color = ((row + col) % 2 == 0) ? WS2812B_COLOR_BLACK : WS2812B_COLOR_WHITE;
 8000f0c:	7dfa      	ldrb	r2, [r7, #23]
 8000f0e:	7dbb      	ldrb	r3, [r7, #22]
 8000f10:	4413      	add	r3, r2
 8000f12:	b2db      	uxtb	r3, r3
 8000f14:	f003 0301 	and.w	r3, r3, #1
 8000f18:	2b00      	cmp	r3, #0
 8000f1a:	d106      	bne.n	8000f2a <App_HandleGameOver+0x8e>
 8000f1c:	2300      	movs	r3, #0
 8000f1e:	723b      	strb	r3, [r7, #8]
 8000f20:	2300      	movs	r3, #0
 8000f22:	727b      	strb	r3, [r7, #9]
 8000f24:	2300      	movs	r3, #0
 8000f26:	72bb      	strb	r3, [r7, #10]
 8000f28:	e008      	b.n	8000f3c <App_HandleGameOver+0xa0>
 8000f2a:	4a19      	ldr	r2, [pc, #100]	@ (8000f90 <App_HandleGameOver+0xf4>)
 8000f2c:	f107 0308 	add.w	r3, r7, #8
 8000f30:	6812      	ldr	r2, [r2, #0]
 8000f32:	4611      	mov	r1, r2
 8000f34:	8019      	strh	r1, [r3, #0]
 8000f36:	3302      	adds	r3, #2
 8000f38:	0c12      	lsrs	r2, r2, #16
 8000f3a:	701a      	strb	r2, [r3, #0]
        WS2812B_SetPixel(row, col, color);
 8000f3c:	7db9      	ldrb	r1, [r7, #22]
 8000f3e:	7dfb      	ldrb	r3, [r7, #23]
 8000f40:	68ba      	ldr	r2, [r7, #8]
 8000f42:	4618      	mov	r0, r3
 8000f44:	f001 fab6 	bl	80024b4 <WS2812B_SetPixel>
      for (uint8_t col = 0; col < 8; col++) {
 8000f48:	7dbb      	ldrb	r3, [r7, #22]
 8000f4a:	3301      	adds	r3, #1
 8000f4c:	75bb      	strb	r3, [r7, #22]
 8000f4e:	7dbb      	ldrb	r3, [r7, #22]
 8000f50:	2b07      	cmp	r3, #7
 8000f52:	d9db      	bls.n	8000f0c <App_HandleGameOver+0x70>
    for (uint8_t row = 0; row < 8; row++) {
 8000f54:	7dfb      	ldrb	r3, [r7, #23]
 8000f56:	3301      	adds	r3, #1
 8000f58:	75fb      	strb	r3, [r7, #23]
 8000f5a:	7dfb      	ldrb	r3, [r7, #23]
 8000f5c:	2b07      	cmp	r3, #7
 8000f5e:	d9d2      	bls.n	8000f06 <App_HandleGameOver+0x6a>
      }
    }
  }

  WS2812B_Update();
 8000f60:	f001 fafe 	bl	8002560 <WS2812B_Update>

  /* Send final game state */
  Send_GameState_Via_Protocol(&game_state);
 8000f64:	4808      	ldr	r0, [pc, #32]	@ (8000f88 <App_HandleGameOver+0xec>)
 8000f66:	f7ff fc5b 	bl	8000820 <Send_GameState_Via_Protocol>

  /* Show result for 5 seconds */
  HAL_Delay(5000);
 8000f6a:	f241 3088 	movw	r0, #5000	@ 0x1388
 8000f6e:	f001 fcbd 	bl	80028ec <HAL_Delay>

  /* Reset handled flag for next game */
  handled = false;
 8000f72:	4b04      	ldr	r3, [pc, #16]	@ (8000f84 <App_HandleGameOver+0xe8>)
 8000f74:	2200      	movs	r2, #0
 8000f76:	701a      	strb	r2, [r3, #0]
 8000f78:	e000      	b.n	8000f7c <App_HandleGameOver+0xe0>
    return;  // Already handled
 8000f7a:	bf00      	nop
}
 8000f7c:	3718      	adds	r7, #24
 8000f7e:	46bd      	mov	sp, r7
 8000f80:	bd80      	pop	{r7, pc}
 8000f82:	bf00      	nop
 8000f84:	20000408 	.word	0x20000408
 8000f88:	20000344 	.word	0x20000344
 8000f8c:	200003e0 	.word	0x200003e0
 8000f90:	08005ea0 	.word	0x08005ea0

08000f94 <Keypad_Key_Event_Handler>:
 * @param col: Key column position (0-3)
 * @param state: Key state (PRESSED, RELEASED, LONG_PRESSED)
 * @retval None
 */
void Keypad_Key_Event_Handler(uint8_t row, uint8_t col, KeyState_t state)
{
 8000f94:	b580      	push	{r7, lr}
 8000f96:	b084      	sub	sp, #16
 8000f98:	af00      	add	r7, sp, #0
 8000f9a:	4603      	mov	r3, r0
 8000f9c:	71fb      	strb	r3, [r7, #7]
 8000f9e:	460b      	mov	r3, r1
 8000fa0:	71bb      	strb	r3, [r7, #6]
 8000fa2:	4613      	mov	r3, r2
 8000fa4:	717b      	strb	r3, [r7, #5]
  /* This callback is called whenever a key state changes */
  /* Get logical key for more meaningful processing */
  Keypad_LogicalKey_t logical_key = Keypad_PhysicalToLogical(row, col);
 8000fa6:	79ba      	ldrb	r2, [r7, #6]
 8000fa8:	79fb      	ldrb	r3, [r7, #7]
 8000faa:	4611      	mov	r1, r2
 8000fac:	4618      	mov	r0, r3
 8000fae:	f7ff fbc5 	bl	800073c <Keypad_PhysicalToLogical>
 8000fb2:	4603      	mov	r3, r0
 8000fb4:	73fb      	strb	r3, [r7, #15]

  /* Send key event over UART protocol */
  Protocol_SendKeyEvent(row, col, (uint8_t)state, (uint8_t)logical_key);
 8000fb6:	7bfb      	ldrb	r3, [r7, #15]
 8000fb8:	797a      	ldrb	r2, [r7, #5]
 8000fba:	79b9      	ldrb	r1, [r7, #6]
 8000fbc:	79f8      	ldrb	r0, [r7, #7]
 8000fbe:	f001 f942 	bl	8002246 <Protocol_SendKeyEvent>

  /* Demo: Simple LED feedback for key press */
  if (state == KEY_PRESSED) {
 8000fc2:	797b      	ldrb	r3, [r7, #5]
 8000fc4:	2b01      	cmp	r3, #1
 8000fc6:	d113      	bne.n	8000ff0 <Keypad_Key_Event_Handler+0x5c>
    /* Key just pressed - could add sound effect, LED flash, etc. */
    /* For now, just ensure immediate visual feedback */
    if (row < 8 && col < 8) {
 8000fc8:	79fb      	ldrb	r3, [r7, #7]
 8000fca:	2b07      	cmp	r3, #7
 8000fcc:	d810      	bhi.n	8000ff0 <Keypad_Key_Event_Handler+0x5c>
 8000fce:	79bb      	ldrb	r3, [r7, #6]
 8000fd0:	2b07      	cmp	r3, #7
 8000fd2:	d80d      	bhi.n	8000ff0 <Keypad_Key_Event_Handler+0x5c>
      WS2812B_SetPixel(row, col, WS2812B_COLOR_GREEN);
 8000fd4:	2300      	movs	r3, #0
 8000fd6:	733b      	strb	r3, [r7, #12]
 8000fd8:	23ff      	movs	r3, #255	@ 0xff
 8000fda:	737b      	strb	r3, [r7, #13]
 8000fdc:	2300      	movs	r3, #0
 8000fde:	73bb      	strb	r3, [r7, #14]
 8000fe0:	79b9      	ldrb	r1, [r7, #6]
 8000fe2:	79fb      	ldrb	r3, [r7, #7]
 8000fe4:	68fa      	ldr	r2, [r7, #12]
 8000fe6:	4618      	mov	r0, r3
 8000fe8:	f001 fa64 	bl	80024b4 <WS2812B_SetPixel>
      WS2812B_Update();
 8000fec:	f001 fab8 	bl	8002560 <WS2812B_Update>
   *     }
   *     break;
   *   // ... other keys
   * }
   */
}
 8000ff0:	bf00      	nop
 8000ff2:	3710      	adds	r7, #16
 8000ff4:	46bd      	mov	sp, r7
 8000ff6:	bd80      	pop	{r7, pc}

08000ff8 <Protocol_Command_Handler>:
 * @param data Command data
 * @param len Data length
 * @retval None
 */
void Protocol_Command_Handler(Protocol_Command_t cmd, uint8_t* data, uint8_t len)
{
 8000ff8:	b580      	push	{r7, lr}
 8000ffa:	b086      	sub	sp, #24
 8000ffc:	af00      	add	r7, sp, #0
 8000ffe:	4603      	mov	r3, r0
 8001000:	6039      	str	r1, [r7, #0]
 8001002:	71fb      	strb	r3, [r7, #7]
 8001004:	4613      	mov	r3, r2
 8001006:	71bb      	strb	r3, [r7, #6]
  /* Handle incoming protocol commands */
  switch (cmd) {
 8001008:	79fb      	ldrb	r3, [r7, #7]
 800100a:	3b01      	subs	r3, #1
 800100c:	2b0a      	cmp	r3, #10
 800100e:	f200 80a8 	bhi.w	8001162 <Protocol_Command_Handler+0x16a>
 8001012:	a201      	add	r2, pc, #4	@ (adr r2, 8001018 <Protocol_Command_Handler+0x20>)
 8001014:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001018:	0800115b 	.word	0x0800115b
 800101c:	08001045 	.word	0x08001045
 8001020:	080010c1 	.word	0x080010c1
 8001024:	08001163 	.word	0x08001163
 8001028:	080010cd 	.word	0x080010cd
 800102c:	080010d3 	.word	0x080010d3
 8001030:	08001155 	.word	0x08001155
 8001034:	08001163 	.word	0x08001163
 8001038:	08001163 	.word	0x08001163
 800103c:	08001163 	.word	0x08001163
 8001040:	080010e5 	.word	0x080010e5
    case CMD_MAKE_MOVE:
      if (len == sizeof(Move_Command_Data_t)) {
 8001044:	79bb      	ldrb	r3, [r7, #6]
 8001046:	2b08      	cmp	r3, #8
 8001048:	d134      	bne.n	80010b4 <Protocol_Command_Handler+0xbc>
        Move_Command_Data_t* move = (Move_Command_Data_t*)data;
 800104a:	683b      	ldr	r3, [r7, #0]
 800104c:	613b      	str	r3, [r7, #16]
        if (Othello_IsValidMove(&game_state, move->row, move->col, game_state.current_player)) {
 800104e:	693b      	ldr	r3, [r7, #16]
 8001050:	7819      	ldrb	r1, [r3, #0]
 8001052:	693b      	ldr	r3, [r7, #16]
 8001054:	785a      	ldrb	r2, [r3, #1]
 8001056:	4b48      	ldr	r3, [pc, #288]	@ (8001178 <Protocol_Command_Handler+0x180>)
 8001058:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800105c:	4846      	ldr	r0, [pc, #280]	@ (8001178 <Protocol_Command_Handler+0x180>)
 800105e:	f000 f913 	bl	8001288 <Othello_IsValidMove>
 8001062:	4603      	mov	r3, r0
 8001064:	2b00      	cmp	r3, #0
 8001066:	d01f      	beq.n	80010a8 <Protocol_Command_Handler+0xb0>
          uint8_t flipped = Othello_MakeMove(&game_state, move->row, move->col, game_state.current_player);
 8001068:	693b      	ldr	r3, [r7, #16]
 800106a:	7819      	ldrb	r1, [r3, #0]
 800106c:	693b      	ldr	r3, [r7, #16]
 800106e:	785a      	ldrb	r2, [r3, #1]
 8001070:	4b41      	ldr	r3, [pc, #260]	@ (8001178 <Protocol_Command_Handler+0x180>)
 8001072:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8001076:	4840      	ldr	r0, [pc, #256]	@ (8001178 <Protocol_Command_Handler+0x180>)
 8001078:	f000 f940 	bl	80012fc <Othello_MakeMove>
 800107c:	4603      	mov	r3, r0
 800107e:	73fb      	strb	r3, [r7, #15]
          if (flipped > 0) {
 8001080:	7bfb      	ldrb	r3, [r7, #15]
 8001082:	2b00      	cmp	r3, #0
 8001084:	d00a      	beq.n	800109c <Protocol_Command_Handler+0xa4>
            App_DisplayGameBoard();  // Update display
 8001086:	f7ff fddf 	bl	8000c48 <App_DisplayGameBoard>
            Protocol_SendAck(cmd, 0); // 0 = success
 800108a:	79fb      	ldrb	r3, [r7, #7]
 800108c:	2100      	movs	r1, #0
 800108e:	4618      	mov	r0, r3
 8001090:	f000 fff2 	bl	8002078 <Protocol_SendAck>
            Send_GameState_Via_Protocol(&game_state); // Send updated state
 8001094:	4838      	ldr	r0, [pc, #224]	@ (8001178 <Protocol_Command_Handler+0x180>)
 8001096:	f7ff fbc3 	bl	8000820 <Send_GameState_Via_Protocol>
          Protocol_SendAck(cmd, 1); // 1 = invalid move
        }
      } else {
        Protocol_SendAck(cmd, 3); // 3 = invalid length
      }
      break;
 800109a:	e069      	b.n	8001170 <Protocol_Command_Handler+0x178>
            Protocol_SendAck(cmd, 2); // 2 = move failed
 800109c:	79fb      	ldrb	r3, [r7, #7]
 800109e:	2102      	movs	r1, #2
 80010a0:	4618      	mov	r0, r3
 80010a2:	f000 ffe9 	bl	8002078 <Protocol_SendAck>
      break;
 80010a6:	e063      	b.n	8001170 <Protocol_Command_Handler+0x178>
          Protocol_SendAck(cmd, 1); // 1 = invalid move
 80010a8:	79fb      	ldrb	r3, [r7, #7]
 80010aa:	2101      	movs	r1, #1
 80010ac:	4618      	mov	r0, r3
 80010ae:	f000 ffe3 	bl	8002078 <Protocol_SendAck>
      break;
 80010b2:	e05d      	b.n	8001170 <Protocol_Command_Handler+0x178>
        Protocol_SendAck(cmd, 3); // 3 = invalid length
 80010b4:	79fb      	ldrb	r3, [r7, #7]
 80010b6:	2103      	movs	r1, #3
 80010b8:	4618      	mov	r0, r3
 80010ba:	f000 ffdd 	bl	8002078 <Protocol_SendAck>
      break;
 80010be:	e057      	b.n	8001170 <Protocol_Command_Handler+0x178>

    case CMD_GAME_CONFIG:
      /* Handle game configuration */
      Protocol_SendAck(cmd, 0);
 80010c0:	79fb      	ldrb	r3, [r7, #7]
 80010c2:	2100      	movs	r1, #0
 80010c4:	4618      	mov	r0, r3
 80010c6:	f000 ffd7 	bl	8002078 <Protocol_SendAck>
      break;
 80010ca:	e051      	b.n	8001170 <Protocol_Command_Handler+0x178>

    case CMD_SYSTEM_INFO:
      /* Send system information */
      Protocol_SendSystemInfo();
 80010cc:	f001 f8e2 	bl	8002294 <Protocol_SendSystemInfo>
      break;
 80010d0:	e04e      	b.n	8001170 <Protocol_Command_Handler+0x178>

    case CMD_AI_REQUEST:
      /* Handle AI analysis request */
      /* Send current game state for analysis */
      Send_GameState_Via_Protocol(&game_state);
 80010d2:	4829      	ldr	r0, [pc, #164]	@ (8001178 <Protocol_Command_Handler+0x180>)
 80010d4:	f7ff fba4 	bl	8000820 <Send_GameState_Via_Protocol>
      Protocol_SendAck(cmd, 0);
 80010d8:	79fb      	ldrb	r3, [r7, #7]
 80010da:	2100      	movs	r1, #0
 80010dc:	4618      	mov	r0, r3
 80010de:	f000 ffcb 	bl	8002078 <Protocol_SendAck>
      break;
 80010e2:	e045      	b.n	8001170 <Protocol_Command_Handler+0x178>

    case CMD_LED_CONTROL:
      /* Handle LED control commands */
      if (len >= 4) { // row, col, r, g, b
 80010e4:	79bb      	ldrb	r3, [r7, #6]
 80010e6:	2b03      	cmp	r3, #3
 80010e8:	d92e      	bls.n	8001148 <Protocol_Command_Handler+0x150>
        uint8_t row = data[0];
 80010ea:	683b      	ldr	r3, [r7, #0]
 80010ec:	781b      	ldrb	r3, [r3, #0]
 80010ee:	75fb      	strb	r3, [r7, #23]
        uint8_t col = data[1];
 80010f0:	683b      	ldr	r3, [r7, #0]
 80010f2:	785b      	ldrb	r3, [r3, #1]
 80010f4:	75bb      	strb	r3, [r7, #22]
        RGB_Color_t color = {data[2], data[3], len > 4 ? data[4] : 0};
 80010f6:	683b      	ldr	r3, [r7, #0]
 80010f8:	789b      	ldrb	r3, [r3, #2]
 80010fa:	733b      	strb	r3, [r7, #12]
 80010fc:	683b      	ldr	r3, [r7, #0]
 80010fe:	78db      	ldrb	r3, [r3, #3]
 8001100:	737b      	strb	r3, [r7, #13]
 8001102:	79bb      	ldrb	r3, [r7, #6]
 8001104:	2b04      	cmp	r3, #4
 8001106:	d903      	bls.n	8001110 <Protocol_Command_Handler+0x118>
 8001108:	683b      	ldr	r3, [r7, #0]
 800110a:	3304      	adds	r3, #4
 800110c:	781b      	ldrb	r3, [r3, #0]
 800110e:	e000      	b.n	8001112 <Protocol_Command_Handler+0x11a>
 8001110:	2300      	movs	r3, #0
 8001112:	73bb      	strb	r3, [r7, #14]
        if (row < 8 && col < 8) {
 8001114:	7dfb      	ldrb	r3, [r7, #23]
 8001116:	2b07      	cmp	r3, #7
 8001118:	d810      	bhi.n	800113c <Protocol_Command_Handler+0x144>
 800111a:	7dbb      	ldrb	r3, [r7, #22]
 800111c:	2b07      	cmp	r3, #7
 800111e:	d80d      	bhi.n	800113c <Protocol_Command_Handler+0x144>
          WS2812B_SetPixel(row, col, color);
 8001120:	7db9      	ldrb	r1, [r7, #22]
 8001122:	7dfb      	ldrb	r3, [r7, #23]
 8001124:	68fa      	ldr	r2, [r7, #12]
 8001126:	4618      	mov	r0, r3
 8001128:	f001 f9c4 	bl	80024b4 <WS2812B_SetPixel>
          WS2812B_Update();
 800112c:	f001 fa18 	bl	8002560 <WS2812B_Update>
          Protocol_SendAck(cmd, 0);
 8001130:	79fb      	ldrb	r3, [r7, #7]
 8001132:	2100      	movs	r1, #0
 8001134:	4618      	mov	r0, r3
 8001136:	f000 ff9f 	bl	8002078 <Protocol_SendAck>
          Protocol_SendAck(cmd, 2); // Invalid coordinates
        }
      } else {
        Protocol_SendAck(cmd, 1); // Invalid length
      }
      break;
 800113a:	e019      	b.n	8001170 <Protocol_Command_Handler+0x178>
          Protocol_SendAck(cmd, 2); // Invalid coordinates
 800113c:	79fb      	ldrb	r3, [r7, #7]
 800113e:	2102      	movs	r1, #2
 8001140:	4618      	mov	r0, r3
 8001142:	f000 ff99 	bl	8002078 <Protocol_SendAck>
      break;
 8001146:	e013      	b.n	8001170 <Protocol_Command_Handler+0x178>
        Protocol_SendAck(cmd, 1); // Invalid length
 8001148:	79fb      	ldrb	r3, [r7, #7]
 800114a:	2101      	movs	r1, #1
 800114c:	4618      	mov	r0, r3
 800114e:	f000 ff93 	bl	8002078 <Protocol_SendAck>
      break;
 8001152:	e00d      	b.n	8001170 <Protocol_Command_Handler+0x178>

    case CMD_HEARTBEAT:
      /* Respond to heartbeat */
      Protocol_SendHeartbeat();
 8001154:	f001 f810 	bl	8002178 <Protocol_SendHeartbeat>
      break;
 8001158:	e00a      	b.n	8001170 <Protocol_Command_Handler+0x178>

    case CMD_BOARD_STATE:
      /* Send current game state */
      Send_GameState_Via_Protocol(&game_state);
 800115a:	4807      	ldr	r0, [pc, #28]	@ (8001178 <Protocol_Command_Handler+0x180>)
 800115c:	f7ff fb60 	bl	8000820 <Send_GameState_Via_Protocol>
      break;
 8001160:	e006      	b.n	8001170 <Protocol_Command_Handler+0x178>

    default:
      /* Unknown command */
      Protocol_SendError(1, (uint8_t*)&cmd, 1);
 8001162:	1dfb      	adds	r3, r7, #7
 8001164:	2201      	movs	r2, #1
 8001166:	4619      	mov	r1, r3
 8001168:	2001      	movs	r0, #1
 800116a:	f000 ff9d 	bl	80020a8 <Protocol_SendError>
      break;
 800116e:	bf00      	nop
  }
}
 8001170:	bf00      	nop
 8001172:	3718      	adds	r7, #24
 8001174:	46bd      	mov	sp, r7
 8001176:	bd80      	pop	{r7, pc}
 8001178:	20000344 	.word	0x20000344

0800117c <HAL_UART_RxCpltCallback>:
 * @brief HAL UART Receive Complete Callback
 * @param huart UART handle
 * @retval None
 */
void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 800117c:	b580      	push	{r7, lr}
 800117e:	b082      	sub	sp, #8
 8001180:	af00      	add	r7, sp, #0
 8001182:	6078      	str	r0, [r7, #4]
  /* Call protocol RX callback */
  Protocol_UART_RxCallback(huart);
 8001184:	6878      	ldr	r0, [r7, #4]
 8001186:	f001 f8ad 	bl	80022e4 <Protocol_UART_RxCallback>
}
 800118a:	bf00      	nop
 800118c:	3708      	adds	r7, #8
 800118e:	46bd      	mov	sp, r7
 8001190:	bd80      	pop	{r7, pc}

08001192 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001192:	b480      	push	{r7}
 8001194:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001196:	b672      	cpsid	i
}
 8001198:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 800119a:	bf00      	nop
 800119c:	e7fd      	b.n	800119a <Error_Handler+0x8>
	...

080011a0 <Othello_Init>:

/**
 * @brief Initialize game engine
 */
Othello_Status_t Othello_Init(void)
{
 80011a0:	b580      	push	{r7, lr}
 80011a2:	af00      	add	r7, sp, #0
    if (engine.initialized) {
 80011a4:	4b08      	ldr	r3, [pc, #32]	@ (80011c8 <Othello_Init+0x28>)
 80011a6:	781b      	ldrb	r3, [r3, #0]
 80011a8:	2b00      	cmp	r3, #0
 80011aa:	d001      	beq.n	80011b0 <Othello_Init+0x10>
        return OTHELLO_OK;
 80011ac:	2300      	movs	r3, #0
 80011ae:	e008      	b.n	80011c2 <Othello_Init+0x22>
    }

    // Initialize engine state
    memset(&engine, 0, sizeof(OthelloEngine_t));
 80011b0:	2224      	movs	r2, #36	@ 0x24
 80011b2:	2100      	movs	r1, #0
 80011b4:	4804      	ldr	r0, [pc, #16]	@ (80011c8 <Othello_Init+0x28>)
 80011b6:	f004 fded 	bl	8005d94 <memset>
    engine.initialized = true;
 80011ba:	4b03      	ldr	r3, [pc, #12]	@ (80011c8 <Othello_Init+0x28>)
 80011bc:	2201      	movs	r2, #1
 80011be:	701a      	strb	r2, [r3, #0]

    return OTHELLO_OK;
 80011c0:	2300      	movs	r3, #0
}
 80011c2:	4618      	mov	r0, r3
 80011c4:	bd80      	pop	{r7, pc}
 80011c6:	bf00      	nop
 80011c8:	2000040c 	.word	0x2000040c

080011cc <Othello_NewGame>:

/**
 * @brief Start new game
 */
Othello_Status_t Othello_NewGame(GameState_t* state)
{
 80011cc:	b580      	push	{r7, lr}
 80011ce:	b082      	sub	sp, #8
 80011d0:	af00      	add	r7, sp, #0
 80011d2:	6078      	str	r0, [r7, #4]
    if (!engine.initialized || !state) {
 80011d4:	4b2b      	ldr	r3, [pc, #172]	@ (8001284 <Othello_NewGame+0xb8>)
 80011d6:	781b      	ldrb	r3, [r3, #0]
 80011d8:	f083 0301 	eor.w	r3, r3, #1
 80011dc:	b2db      	uxtb	r3, r3
 80011de:	2b00      	cmp	r3, #0
 80011e0:	d102      	bne.n	80011e8 <Othello_NewGame+0x1c>
 80011e2:	687b      	ldr	r3, [r7, #4]
 80011e4:	2b00      	cmp	r3, #0
 80011e6:	d101      	bne.n	80011ec <Othello_NewGame+0x20>
        return OTHELLO_ERROR;
 80011e8:	2301      	movs	r3, #1
 80011ea:	e046      	b.n	800127a <Othello_NewGame+0xae>
    }

    // Clear the board
    memset(state, 0, sizeof(GameState_t));
 80011ec:	229c      	movs	r2, #156	@ 0x9c
 80011ee:	2100      	movs	r1, #0
 80011f0:	6878      	ldr	r0, [r7, #4]
 80011f2:	f004 fdcf 	bl	8005d94 <memset>

    // Set initial position (standard Othello setup)
    state->board[INITIAL_BLACK_ROW1][INITIAL_BLACK_COL1] = PIECE_BLACK;  // [3][3]
 80011f6:	687b      	ldr	r3, [r7, #4]
 80011f8:	2201      	movs	r2, #1
 80011fa:	76da      	strb	r2, [r3, #27]
    state->board[INITIAL_BLACK_ROW2][INITIAL_BLACK_COL2] = PIECE_BLACK;  // [4][4]
 80011fc:	687b      	ldr	r3, [r7, #4]
 80011fe:	2201      	movs	r2, #1
 8001200:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
    state->board[INITIAL_WHITE_ROW1][INITIAL_WHITE_COL1] = PIECE_WHITE;  // [3][4]
 8001204:	687b      	ldr	r3, [r7, #4]
 8001206:	2202      	movs	r2, #2
 8001208:	771a      	strb	r2, [r3, #28]
    state->board[INITIAL_WHITE_ROW2][INITIAL_WHITE_COL2] = PIECE_WHITE;  // [4][3]
 800120a:	687b      	ldr	r3, [r7, #4]
 800120c:	2202      	movs	r2, #2
 800120e:	f883 2023 	strb.w	r2, [r3, #35]	@ 0x23

    // Initialize game state
    state->current_player = PIECE_BLACK;  // Black starts first
 8001212:	687b      	ldr	r3, [r7, #4]
 8001214:	2201      	movs	r2, #1
 8001216:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
    state->black_count = 2;
 800121a:	687b      	ldr	r3, [r7, #4]
 800121c:	2202      	movs	r2, #2
 800121e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    state->white_count = 2;
 8001222:	687b      	ldr	r3, [r7, #4]
 8001224:	2202      	movs	r2, #2
 8001226:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    state->status = GAME_STATUS_PLAYING;
 800122a:	687b      	ldr	r3, [r7, #4]
 800122c:	2200      	movs	r2, #0
 800122e:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
    state->move_count = 0;
 8001232:	687b      	ldr	r3, [r7, #4]
 8001234:	2200      	movs	r2, #0
 8001236:	645a      	str	r2, [r3, #68]	@ 0x44
    state->consecutive_passes = 0;
 8001238:	687b      	ldr	r3, [r7, #4]
 800123a:	2200      	movs	r2, #0
 800123c:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
    state->game_start_time = HAL_GetTick();
 8001240:	f001 fb4a 	bl	80028d8 <HAL_GetTick>
 8001244:	4602      	mov	r2, r0
 8001246:	687b      	ldr	r3, [r7, #4]
 8001248:	655a      	str	r2, [r3, #84]	@ 0x54

    // Initialize last move
    state->last_move.row = 0xFF;  // Invalid position indicates no move yet
 800124a:	687b      	ldr	r3, [r7, #4]
 800124c:	22ff      	movs	r2, #255	@ 0xff
 800124e:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48
    state->last_move.col = 0xFF;
 8001252:	687b      	ldr	r3, [r7, #4]
 8001254:	22ff      	movs	r2, #255	@ 0xff
 8001256:	f883 2049 	strb.w	r2, [r3, #73]	@ 0x49
    state->last_move.player = PIECE_EMPTY;
 800125a:	687b      	ldr	r3, [r7, #4]
 800125c:	2200      	movs	r2, #0
 800125e:	f883 204a 	strb.w	r2, [r3, #74]	@ 0x4a
    state->last_move.flipped_count = 0;
 8001262:	687b      	ldr	r3, [r7, #4]
 8001264:	2200      	movs	r2, #0
 8001266:	f883 204b 	strb.w	r2, [r3, #75]	@ 0x4b
    state->last_move.timestamp = state->game_start_time;
 800126a:	687b      	ldr	r3, [r7, #4]
 800126c:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 800126e:	687b      	ldr	r3, [r7, #4]
 8001270:	64da      	str	r2, [r3, #76]	@ 0x4c

    // Invalidate valid moves cache
    Othello_InvalidateValidMovesCache(state);
 8001272:	6878      	ldr	r0, [r7, #4]
 8001274:	f000 fb41 	bl	80018fa <Othello_InvalidateValidMovesCache>

    return OTHELLO_OK;
 8001278:	2300      	movs	r3, #0
}
 800127a:	4618      	mov	r0, r3
 800127c:	3708      	adds	r7, #8
 800127e:	46bd      	mov	sp, r7
 8001280:	bd80      	pop	{r7, pc}
 8001282:	bf00      	nop
 8001284:	2000040c 	.word	0x2000040c

08001288 <Othello_IsValidMove>:

/**
 * @brief Check if move is valid
 */
bool Othello_IsValidMove(const GameState_t* state, uint8_t row, uint8_t col, PieceType_t player)
{
 8001288:	b580      	push	{r7, lr}
 800128a:	b082      	sub	sp, #8
 800128c:	af00      	add	r7, sp, #0
 800128e:	6078      	str	r0, [r7, #4]
 8001290:	4608      	mov	r0, r1
 8001292:	4611      	mov	r1, r2
 8001294:	461a      	mov	r2, r3
 8001296:	4603      	mov	r3, r0
 8001298:	70fb      	strb	r3, [r7, #3]
 800129a:	460b      	mov	r3, r1
 800129c:	70bb      	strb	r3, [r7, #2]
 800129e:	4613      	mov	r3, r2
 80012a0:	707b      	strb	r3, [r7, #1]
    if (!state || !OTHELLO_IS_VALID_COORD(row, col) ||
 80012a2:	687b      	ldr	r3, [r7, #4]
 80012a4:	2b00      	cmp	r3, #0
 80012a6:	d00b      	beq.n	80012c0 <Othello_IsValidMove+0x38>
 80012a8:	78fb      	ldrb	r3, [r7, #3]
 80012aa:	2b07      	cmp	r3, #7
 80012ac:	d808      	bhi.n	80012c0 <Othello_IsValidMove+0x38>
 80012ae:	78bb      	ldrb	r3, [r7, #2]
 80012b0:	2b07      	cmp	r3, #7
 80012b2:	d805      	bhi.n	80012c0 <Othello_IsValidMove+0x38>
 80012b4:	787b      	ldrb	r3, [r7, #1]
 80012b6:	2b01      	cmp	r3, #1
 80012b8:	d004      	beq.n	80012c4 <Othello_IsValidMove+0x3c>
        (player != PIECE_BLACK && player != PIECE_WHITE)) {
 80012ba:	787b      	ldrb	r3, [r7, #1]
 80012bc:	2b02      	cmp	r3, #2
 80012be:	d001      	beq.n	80012c4 <Othello_IsValidMove+0x3c>
        return false;
 80012c0:	2300      	movs	r3, #0
 80012c2:	e016      	b.n	80012f2 <Othello_IsValidMove+0x6a>
    }

    // Position must be empty
    if (state->board[row][col] != PIECE_EMPTY) {
 80012c4:	78fa      	ldrb	r2, [r7, #3]
 80012c6:	78bb      	ldrb	r3, [r7, #2]
 80012c8:	6879      	ldr	r1, [r7, #4]
 80012ca:	00d2      	lsls	r2, r2, #3
 80012cc:	440a      	add	r2, r1
 80012ce:	4413      	add	r3, r2
 80012d0:	781b      	ldrb	r3, [r3, #0]
 80012d2:	2b00      	cmp	r3, #0
 80012d4:	d001      	beq.n	80012da <Othello_IsValidMove+0x52>
        return false;
 80012d6:	2300      	movs	r3, #0
 80012d8:	e00b      	b.n	80012f2 <Othello_IsValidMove+0x6a>
    }

    // Must be able to flip at least one piece
    return Othello_SimulateMove(state, row, col, player) > 0;
 80012da:	787b      	ldrb	r3, [r7, #1]
 80012dc:	78ba      	ldrb	r2, [r7, #2]
 80012de:	78f9      	ldrb	r1, [r7, #3]
 80012e0:	6878      	ldr	r0, [r7, #4]
 80012e2:	f000 f927 	bl	8001534 <Othello_SimulateMove>
 80012e6:	4603      	mov	r3, r0
 80012e8:	2b00      	cmp	r3, #0
 80012ea:	bf14      	ite	ne
 80012ec:	2301      	movne	r3, #1
 80012ee:	2300      	moveq	r3, #0
 80012f0:	b2db      	uxtb	r3, r3
}
 80012f2:	4618      	mov	r0, r3
 80012f4:	3708      	adds	r7, #8
 80012f6:	46bd      	mov	sp, r7
 80012f8:	bd80      	pop	{r7, pc}
	...

080012fc <Othello_MakeMove>:

/**
 * @brief Make a move
 */
uint8_t Othello_MakeMove(GameState_t* state, uint8_t row, uint8_t col, PieceType_t player)
{
 80012fc:	b590      	push	{r4, r7, lr}
 80012fe:	b089      	sub	sp, #36	@ 0x24
 8001300:	af04      	add	r7, sp, #16
 8001302:	6078      	str	r0, [r7, #4]
 8001304:	4608      	mov	r0, r1
 8001306:	4611      	mov	r1, r2
 8001308:	461a      	mov	r2, r3
 800130a:	4603      	mov	r3, r0
 800130c:	70fb      	strb	r3, [r7, #3]
 800130e:	460b      	mov	r3, r1
 8001310:	70bb      	strb	r3, [r7, #2]
 8001312:	4613      	mov	r3, r2
 8001314:	707b      	strb	r3, [r7, #1]
    if (!state || state->status != GAME_STATUS_PLAYING ||
 8001316:	687b      	ldr	r3, [r7, #4]
 8001318:	2b00      	cmp	r3, #0
 800131a:	d010      	beq.n	800133e <Othello_MakeMove+0x42>
 800131c:	687b      	ldr	r3, [r7, #4]
 800131e:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 8001322:	2b00      	cmp	r3, #0
 8001324:	d10b      	bne.n	800133e <Othello_MakeMove+0x42>
        !Othello_IsValidMove(state, row, col, player)) {
 8001326:	787b      	ldrb	r3, [r7, #1]
 8001328:	78ba      	ldrb	r2, [r7, #2]
 800132a:	78f9      	ldrb	r1, [r7, #3]
 800132c:	6878      	ldr	r0, [r7, #4]
 800132e:	f7ff ffab 	bl	8001288 <Othello_IsValidMove>
 8001332:	4603      	mov	r3, r0
 8001334:	f083 0301 	eor.w	r3, r3, #1
 8001338:	b2db      	uxtb	r3, r3
    if (!state || state->status != GAME_STATUS_PLAYING ||
 800133a:	2b00      	cmp	r3, #0
 800133c:	d001      	beq.n	8001342 <Othello_MakeMove+0x46>
        return 0;
 800133e:	2300      	movs	r3, #0
 8001340:	e08c      	b.n	800145c <Othello_MakeMove+0x160>
    }

    uint8_t total_flipped = 0;
 8001342:	2300      	movs	r3, #0
 8001344:	73fb      	strb	r3, [r7, #15]

    // Place the piece
    state->board[row][col] = player;
 8001346:	78fa      	ldrb	r2, [r7, #3]
 8001348:	78bb      	ldrb	r3, [r7, #2]
 800134a:	6879      	ldr	r1, [r7, #4]
 800134c:	00d2      	lsls	r2, r2, #3
 800134e:	440a      	add	r2, r1
 8001350:	4413      	add	r3, r2
 8001352:	787a      	ldrb	r2, [r7, #1]
 8001354:	701a      	strb	r2, [r3, #0]

    // Flip pieces in all directions
    for (int i = 0; i < 8; i++) {
 8001356:	2300      	movs	r3, #0
 8001358:	60bb      	str	r3, [r7, #8]
 800135a:	e01d      	b.n	8001398 <Othello_MakeMove+0x9c>
        total_flipped += Othello_FlipPiecesInDirection(state, row, col,
                                                     SEARCH_DIRECTIONS[i].dx,
 800135c:	4a41      	ldr	r2, [pc, #260]	@ (8001464 <Othello_MakeMove+0x168>)
 800135e:	68bb      	ldr	r3, [r7, #8]
 8001360:	f912 4013 	ldrsb.w	r4, [r2, r3, lsl #1]
                                                     SEARCH_DIRECTIONS[i].dy,
 8001364:	4a3f      	ldr	r2, [pc, #252]	@ (8001464 <Othello_MakeMove+0x168>)
 8001366:	68bb      	ldr	r3, [r7, #8]
 8001368:	005b      	lsls	r3, r3, #1
 800136a:	4413      	add	r3, r2
 800136c:	f993 3001 	ldrsb.w	r3, [r3, #1]
        total_flipped += Othello_FlipPiecesInDirection(state, row, col,
 8001370:	78b8      	ldrb	r0, [r7, #2]
 8001372:	78f9      	ldrb	r1, [r7, #3]
 8001374:	2201      	movs	r2, #1
 8001376:	9202      	str	r2, [sp, #8]
 8001378:	787a      	ldrb	r2, [r7, #1]
 800137a:	9201      	str	r2, [sp, #4]
 800137c:	9300      	str	r3, [sp, #0]
 800137e:	4623      	mov	r3, r4
 8001380:	4602      	mov	r2, r0
 8001382:	6878      	ldr	r0, [r7, #4]
 8001384:	f000 f9fe 	bl	8001784 <Othello_FlipPiecesInDirection>
 8001388:	4603      	mov	r3, r0
 800138a:	461a      	mov	r2, r3
 800138c:	7bfb      	ldrb	r3, [r7, #15]
 800138e:	4413      	add	r3, r2
 8001390:	73fb      	strb	r3, [r7, #15]
    for (int i = 0; i < 8; i++) {
 8001392:	68bb      	ldr	r3, [r7, #8]
 8001394:	3301      	adds	r3, #1
 8001396:	60bb      	str	r3, [r7, #8]
 8001398:	68bb      	ldr	r3, [r7, #8]
 800139a:	2b07      	cmp	r3, #7
 800139c:	ddde      	ble.n	800135c <Othello_MakeMove+0x60>
                                                     player, true);
    }

    // Update move history
    state->last_move.row = row;
 800139e:	687b      	ldr	r3, [r7, #4]
 80013a0:	78fa      	ldrb	r2, [r7, #3]
 80013a2:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48
    state->last_move.col = col;
 80013a6:	687b      	ldr	r3, [r7, #4]
 80013a8:	78ba      	ldrb	r2, [r7, #2]
 80013aa:	f883 2049 	strb.w	r2, [r3, #73]	@ 0x49
    state->last_move.player = player;
 80013ae:	687b      	ldr	r3, [r7, #4]
 80013b0:	787a      	ldrb	r2, [r7, #1]
 80013b2:	f883 204a 	strb.w	r2, [r3, #74]	@ 0x4a
    state->last_move.flipped_count = total_flipped;
 80013b6:	687b      	ldr	r3, [r7, #4]
 80013b8:	7bfa      	ldrb	r2, [r7, #15]
 80013ba:	f883 204b 	strb.w	r2, [r3, #75]	@ 0x4b
    state->last_move.timestamp = HAL_GetTick();
 80013be:	f001 fa8b 	bl	80028d8 <HAL_GetTick>
 80013c2:	4602      	mov	r2, r0
 80013c4:	687b      	ldr	r3, [r7, #4]
 80013c6:	64da      	str	r2, [r3, #76]	@ 0x4c

    // Update game state
    state->move_count++;
 80013c8:	687b      	ldr	r3, [r7, #4]
 80013ca:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80013cc:	1c5a      	adds	r2, r3, #1
 80013ce:	687b      	ldr	r3, [r7, #4]
 80013d0:	645a      	str	r2, [r3, #68]	@ 0x44
    state->consecutive_passes = 0;  // Reset pass counter
 80013d2:	687b      	ldr	r3, [r7, #4]
 80013d4:	2200      	movs	r2, #0
 80013d6:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
    Othello_UpdatePieceCounts(state);
 80013da:	6878      	ldr	r0, [r7, #4]
 80013dc:	f000 fa6f 	bl	80018be <Othello_UpdatePieceCounts>
    Othello_InvalidateValidMovesCache(state);
 80013e0:	6878      	ldr	r0, [r7, #4]
 80013e2:	f000 fa8a 	bl	80018fa <Othello_InvalidateValidMovesCache>

    // Switch to next player
    state->current_player = OTHELLO_OPPOSITE_PLAYER(player);
 80013e6:	787b      	ldrb	r3, [r7, #1]
 80013e8:	2b01      	cmp	r3, #1
 80013ea:	d101      	bne.n	80013f0 <Othello_MakeMove+0xf4>
 80013ec:	2202      	movs	r2, #2
 80013ee:	e000      	b.n	80013f2 <Othello_MakeMove+0xf6>
 80013f0:	2201      	movs	r2, #1
 80013f2:	687b      	ldr	r3, [r7, #4]
 80013f4:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    // Check if next player has any valid moves
    if (!Othello_HasValidMoves(state, state->current_player)) {
 80013f8:	687b      	ldr	r3, [r7, #4]
 80013fa:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 80013fe:	4619      	mov	r1, r3
 8001400:	6878      	ldr	r0, [r7, #4]
 8001402:	f000 f86a 	bl	80014da <Othello_HasValidMoves>
 8001406:	4603      	mov	r3, r0
 8001408:	f083 0301 	eor.w	r3, r3, #1
 800140c:	b2db      	uxtb	r3, r3
 800140e:	2b00      	cmp	r3, #0
 8001410:	d016      	beq.n	8001440 <Othello_MakeMove+0x144>
        if (!Othello_HasValidMoves(state, player)) {
 8001412:	787b      	ldrb	r3, [r7, #1]
 8001414:	4619      	mov	r1, r3
 8001416:	6878      	ldr	r0, [r7, #4]
 8001418:	f000 f85f 	bl	80014da <Othello_HasValidMoves>
 800141c:	4603      	mov	r3, r0
 800141e:	f083 0301 	eor.w	r3, r3, #1
 8001422:	b2db      	uxtb	r3, r3
 8001424:	2b00      	cmp	r3, #0
 8001426:	d003      	beq.n	8001430 <Othello_MakeMove+0x134>
            // Neither player can move - game over
            Othello_UpdateGameStatus(state);
 8001428:	6878      	ldr	r0, [r7, #4]
 800142a:	f000 fa7c 	bl	8001926 <Othello_UpdateGameStatus>
 800142e:	e007      	b.n	8001440 <Othello_MakeMove+0x144>
        } else {
            // Next player passes, switch back
            state->current_player = player;
 8001430:	687b      	ldr	r3, [r7, #4]
 8001432:	787a      	ldrb	r2, [r7, #1]
 8001434:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
            state->consecutive_passes = 1;
 8001438:	687b      	ldr	r3, [r7, #4]
 800143a:	2201      	movs	r2, #1
 800143c:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
        }
    }

    // Update game status if board is full
    if (state->black_count + state->white_count == 64) {
 8001440:	687b      	ldr	r3, [r7, #4]
 8001442:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8001446:	461a      	mov	r2, r3
 8001448:	687b      	ldr	r3, [r7, #4]
 800144a:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 800144e:	4413      	add	r3, r2
 8001450:	2b40      	cmp	r3, #64	@ 0x40
 8001452:	d102      	bne.n	800145a <Othello_MakeMove+0x15e>
        Othello_UpdateGameStatus(state);
 8001454:	6878      	ldr	r0, [r7, #4]
 8001456:	f000 fa66 	bl	8001926 <Othello_UpdateGameStatus>
    }

    return total_flipped;
 800145a:	7bfb      	ldrb	r3, [r7, #15]
}
 800145c:	4618      	mov	r0, r3
 800145e:	3714      	adds	r7, #20
 8001460:	46bd      	mov	sp, r7
 8001462:	bd90      	pop	{r4, r7, pc}
 8001464:	08005ec4 	.word	0x08005ec4

08001468 <Othello_IsGameOver>:

/**
 * @brief Check if game is over
 */
bool Othello_IsGameOver(const GameState_t* state)
{
 8001468:	b480      	push	{r7}
 800146a:	b083      	sub	sp, #12
 800146c:	af00      	add	r7, sp, #0
 800146e:	6078      	str	r0, [r7, #4]
    return state ? (state->status != GAME_STATUS_PLAYING) : true;
 8001470:	687b      	ldr	r3, [r7, #4]
 8001472:	2b00      	cmp	r3, #0
 8001474:	d004      	beq.n	8001480 <Othello_IsGameOver+0x18>
 8001476:	687b      	ldr	r3, [r7, #4]
 8001478:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 800147c:	2b00      	cmp	r3, #0
 800147e:	d001      	beq.n	8001484 <Othello_IsGameOver+0x1c>
 8001480:	2301      	movs	r3, #1
 8001482:	e000      	b.n	8001486 <Othello_IsGameOver+0x1e>
 8001484:	2300      	movs	r3, #0
 8001486:	f003 0301 	and.w	r3, r3, #1
 800148a:	b2db      	uxtb	r3, r3
}
 800148c:	4618      	mov	r0, r3
 800148e:	370c      	adds	r7, #12
 8001490:	46bd      	mov	sp, r7
 8001492:	bc80      	pop	{r7}
 8001494:	4770      	bx	lr

08001496 <Othello_GetWinner>:

/**
 * @brief Get winner
 */
PieceType_t Othello_GetWinner(const GameState_t* state)
{
 8001496:	b480      	push	{r7}
 8001498:	b083      	sub	sp, #12
 800149a:	af00      	add	r7, sp, #0
 800149c:	6078      	str	r0, [r7, #4]
    if (!state || state->status == GAME_STATUS_PLAYING) {
 800149e:	687b      	ldr	r3, [r7, #4]
 80014a0:	2b00      	cmp	r3, #0
 80014a2:	d004      	beq.n	80014ae <Othello_GetWinner+0x18>
 80014a4:	687b      	ldr	r3, [r7, #4]
 80014a6:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 80014aa:	2b00      	cmp	r3, #0
 80014ac:	d101      	bne.n	80014b2 <Othello_GetWinner+0x1c>
        return PIECE_EMPTY;
 80014ae:	2300      	movs	r3, #0
 80014b0:	e00e      	b.n	80014d0 <Othello_GetWinner+0x3a>
    }

    if (state->status == GAME_STATUS_BLACK_WIN) {
 80014b2:	687b      	ldr	r3, [r7, #4]
 80014b4:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 80014b8:	2b01      	cmp	r3, #1
 80014ba:	d101      	bne.n	80014c0 <Othello_GetWinner+0x2a>
        return PIECE_BLACK;
 80014bc:	2301      	movs	r3, #1
 80014be:	e007      	b.n	80014d0 <Othello_GetWinner+0x3a>
    } else if (state->status == GAME_STATUS_WHITE_WIN) {
 80014c0:	687b      	ldr	r3, [r7, #4]
 80014c2:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 80014c6:	2b02      	cmp	r3, #2
 80014c8:	d101      	bne.n	80014ce <Othello_GetWinner+0x38>
        return PIECE_WHITE;
 80014ca:	2302      	movs	r3, #2
 80014cc:	e000      	b.n	80014d0 <Othello_GetWinner+0x3a>
    }

    return PIECE_EMPTY;  // Draw
 80014ce:	2300      	movs	r3, #0
}
 80014d0:	4618      	mov	r0, r3
 80014d2:	370c      	adds	r7, #12
 80014d4:	46bd      	mov	sp, r7
 80014d6:	bc80      	pop	{r7}
 80014d8:	4770      	bx	lr

080014da <Othello_HasValidMoves>:

/**
 * @brief Check if player has any valid moves
 */
bool Othello_HasValidMoves(const GameState_t* state, PieceType_t player)
{
 80014da:	b580      	push	{r7, lr}
 80014dc:	b084      	sub	sp, #16
 80014de:	af00      	add	r7, sp, #0
 80014e0:	6078      	str	r0, [r7, #4]
 80014e2:	460b      	mov	r3, r1
 80014e4:	70fb      	strb	r3, [r7, #3]
    if (!state) {
 80014e6:	687b      	ldr	r3, [r7, #4]
 80014e8:	2b00      	cmp	r3, #0
 80014ea:	d101      	bne.n	80014f0 <Othello_HasValidMoves+0x16>
        return false;
 80014ec:	2300      	movs	r3, #0
 80014ee:	e01d      	b.n	800152c <Othello_HasValidMoves+0x52>
    }

    for (uint8_t row = 0; row < 8; row++) {
 80014f0:	2300      	movs	r3, #0
 80014f2:	73fb      	strb	r3, [r7, #15]
 80014f4:	e016      	b.n	8001524 <Othello_HasValidMoves+0x4a>
        for (uint8_t col = 0; col < 8; col++) {
 80014f6:	2300      	movs	r3, #0
 80014f8:	73bb      	strb	r3, [r7, #14]
 80014fa:	e00d      	b.n	8001518 <Othello_HasValidMoves+0x3e>
            if (Othello_IsValidMove(state, row, col, player)) {
 80014fc:	78fb      	ldrb	r3, [r7, #3]
 80014fe:	7bba      	ldrb	r2, [r7, #14]
 8001500:	7bf9      	ldrb	r1, [r7, #15]
 8001502:	6878      	ldr	r0, [r7, #4]
 8001504:	f7ff fec0 	bl	8001288 <Othello_IsValidMove>
 8001508:	4603      	mov	r3, r0
 800150a:	2b00      	cmp	r3, #0
 800150c:	d001      	beq.n	8001512 <Othello_HasValidMoves+0x38>
                return true;
 800150e:	2301      	movs	r3, #1
 8001510:	e00c      	b.n	800152c <Othello_HasValidMoves+0x52>
        for (uint8_t col = 0; col < 8; col++) {
 8001512:	7bbb      	ldrb	r3, [r7, #14]
 8001514:	3301      	adds	r3, #1
 8001516:	73bb      	strb	r3, [r7, #14]
 8001518:	7bbb      	ldrb	r3, [r7, #14]
 800151a:	2b07      	cmp	r3, #7
 800151c:	d9ee      	bls.n	80014fc <Othello_HasValidMoves+0x22>
    for (uint8_t row = 0; row < 8; row++) {
 800151e:	7bfb      	ldrb	r3, [r7, #15]
 8001520:	3301      	adds	r3, #1
 8001522:	73fb      	strb	r3, [r7, #15]
 8001524:	7bfb      	ldrb	r3, [r7, #15]
 8001526:	2b07      	cmp	r3, #7
 8001528:	d9e5      	bls.n	80014f6 <Othello_HasValidMoves+0x1c>
            }
        }
    }

    return false;
 800152a:	2300      	movs	r3, #0
}
 800152c:	4618      	mov	r0, r3
 800152e:	3710      	adds	r7, #16
 8001530:	46bd      	mov	sp, r7
 8001532:	bd80      	pop	{r7, pc}

08001534 <Othello_SimulateMove>:

/**
 * @brief Simulate move without modifying state
 */
uint8_t Othello_SimulateMove(const GameState_t* state, uint8_t row, uint8_t col, PieceType_t player)
{
 8001534:	b590      	push	{r4, r7, lr}
 8001536:	b089      	sub	sp, #36	@ 0x24
 8001538:	af04      	add	r7, sp, #16
 800153a:	6078      	str	r0, [r7, #4]
 800153c:	4608      	mov	r0, r1
 800153e:	4611      	mov	r1, r2
 8001540:	461a      	mov	r2, r3
 8001542:	4603      	mov	r3, r0
 8001544:	70fb      	strb	r3, [r7, #3]
 8001546:	460b      	mov	r3, r1
 8001548:	70bb      	strb	r3, [r7, #2]
 800154a:	4613      	mov	r3, r2
 800154c:	707b      	strb	r3, [r7, #1]
    if (!state || !OTHELLO_IS_VALID_COORD(row, col) ||
 800154e:	687b      	ldr	r3, [r7, #4]
 8001550:	2b00      	cmp	r3, #0
 8001552:	d014      	beq.n	800157e <Othello_SimulateMove+0x4a>
 8001554:	78fb      	ldrb	r3, [r7, #3]
 8001556:	2b07      	cmp	r3, #7
 8001558:	d811      	bhi.n	800157e <Othello_SimulateMove+0x4a>
 800155a:	78bb      	ldrb	r3, [r7, #2]
 800155c:	2b07      	cmp	r3, #7
 800155e:	d80e      	bhi.n	800157e <Othello_SimulateMove+0x4a>
        state->board[row][col] != PIECE_EMPTY ||
 8001560:	78fa      	ldrb	r2, [r7, #3]
 8001562:	78bb      	ldrb	r3, [r7, #2]
 8001564:	6879      	ldr	r1, [r7, #4]
 8001566:	00d2      	lsls	r2, r2, #3
 8001568:	440a      	add	r2, r1
 800156a:	4413      	add	r3, r2
 800156c:	781b      	ldrb	r3, [r3, #0]
    if (!state || !OTHELLO_IS_VALID_COORD(row, col) ||
 800156e:	2b00      	cmp	r3, #0
 8001570:	d105      	bne.n	800157e <Othello_SimulateMove+0x4a>
        state->board[row][col] != PIECE_EMPTY ||
 8001572:	787b      	ldrb	r3, [r7, #1]
 8001574:	2b01      	cmp	r3, #1
 8001576:	d004      	beq.n	8001582 <Othello_SimulateMove+0x4e>
        (player != PIECE_BLACK && player != PIECE_WHITE)) {
 8001578:	787b      	ldrb	r3, [r7, #1]
 800157a:	2b02      	cmp	r3, #2
 800157c:	d001      	beq.n	8001582 <Othello_SimulateMove+0x4e>
        return 0;
 800157e:	2300      	movs	r3, #0
 8001580:	e026      	b.n	80015d0 <Othello_SimulateMove+0x9c>
    }

    uint8_t total_flipped = 0;
 8001582:	2300      	movs	r3, #0
 8001584:	73fb      	strb	r3, [r7, #15]

    // Check all 8 directions
    for (int i = 0; i < 8; i++) {
 8001586:	2300      	movs	r3, #0
 8001588:	60bb      	str	r3, [r7, #8]
 800158a:	e01d      	b.n	80015c8 <Othello_SimulateMove+0x94>
        total_flipped += Othello_FlipPiecesInDirection((GameState_t*)state, row, col,
                                                     SEARCH_DIRECTIONS[i].dx,
 800158c:	4a12      	ldr	r2, [pc, #72]	@ (80015d8 <Othello_SimulateMove+0xa4>)
 800158e:	68bb      	ldr	r3, [r7, #8]
 8001590:	f912 4013 	ldrsb.w	r4, [r2, r3, lsl #1]
                                                     SEARCH_DIRECTIONS[i].dy,
 8001594:	4a10      	ldr	r2, [pc, #64]	@ (80015d8 <Othello_SimulateMove+0xa4>)
 8001596:	68bb      	ldr	r3, [r7, #8]
 8001598:	005b      	lsls	r3, r3, #1
 800159a:	4413      	add	r3, r2
 800159c:	f993 3001 	ldrsb.w	r3, [r3, #1]
        total_flipped += Othello_FlipPiecesInDirection((GameState_t*)state, row, col,
 80015a0:	78b8      	ldrb	r0, [r7, #2]
 80015a2:	78f9      	ldrb	r1, [r7, #3]
 80015a4:	2200      	movs	r2, #0
 80015a6:	9202      	str	r2, [sp, #8]
 80015a8:	787a      	ldrb	r2, [r7, #1]
 80015aa:	9201      	str	r2, [sp, #4]
 80015ac:	9300      	str	r3, [sp, #0]
 80015ae:	4623      	mov	r3, r4
 80015b0:	4602      	mov	r2, r0
 80015b2:	6878      	ldr	r0, [r7, #4]
 80015b4:	f000 f8e6 	bl	8001784 <Othello_FlipPiecesInDirection>
 80015b8:	4603      	mov	r3, r0
 80015ba:	461a      	mov	r2, r3
 80015bc:	7bfb      	ldrb	r3, [r7, #15]
 80015be:	4413      	add	r3, r2
 80015c0:	73fb      	strb	r3, [r7, #15]
    for (int i = 0; i < 8; i++) {
 80015c2:	68bb      	ldr	r3, [r7, #8]
 80015c4:	3301      	adds	r3, #1
 80015c6:	60bb      	str	r3, [r7, #8]
 80015c8:	68bb      	ldr	r3, [r7, #8]
 80015ca:	2b07      	cmp	r3, #7
 80015cc:	ddde      	ble.n	800158c <Othello_SimulateMove+0x58>
                                                     player, false);
    }

    return total_flipped;
 80015ce:	7bfb      	ldrb	r3, [r7, #15]
}
 80015d0:	4618      	mov	r0, r3
 80015d2:	3714      	adds	r7, #20
 80015d4:	46bd      	mov	sp, r7
 80015d6:	bd90      	pop	{r4, r7, pc}
 80015d8:	08005ec4 	.word	0x08005ec4

080015dc <Othello_CountPieces>:

/**
 * @brief Count pieces on board
 */
uint8_t Othello_CountPieces(const GameState_t* state, PieceType_t player)
{
 80015dc:	b480      	push	{r7}
 80015de:	b085      	sub	sp, #20
 80015e0:	af00      	add	r7, sp, #0
 80015e2:	6078      	str	r0, [r7, #4]
 80015e4:	460b      	mov	r3, r1
 80015e6:	70fb      	strb	r3, [r7, #3]
    if (!state) {
 80015e8:	687b      	ldr	r3, [r7, #4]
 80015ea:	2b00      	cmp	r3, #0
 80015ec:	d101      	bne.n	80015f2 <Othello_CountPieces+0x16>
        return 0;
 80015ee:	2300      	movs	r3, #0
 80015f0:	e021      	b.n	8001636 <Othello_CountPieces+0x5a>
    }

    uint8_t count = 0;
 80015f2:	2300      	movs	r3, #0
 80015f4:	73fb      	strb	r3, [r7, #15]

    for (uint8_t row = 0; row < 8; row++) {
 80015f6:	2300      	movs	r3, #0
 80015f8:	73bb      	strb	r3, [r7, #14]
 80015fa:	e018      	b.n	800162e <Othello_CountPieces+0x52>
        for (uint8_t col = 0; col < 8; col++) {
 80015fc:	2300      	movs	r3, #0
 80015fe:	737b      	strb	r3, [r7, #13]
 8001600:	e00f      	b.n	8001622 <Othello_CountPieces+0x46>
            if (state->board[row][col] == player) {
 8001602:	7bba      	ldrb	r2, [r7, #14]
 8001604:	7b7b      	ldrb	r3, [r7, #13]
 8001606:	6879      	ldr	r1, [r7, #4]
 8001608:	00d2      	lsls	r2, r2, #3
 800160a:	440a      	add	r2, r1
 800160c:	4413      	add	r3, r2
 800160e:	781b      	ldrb	r3, [r3, #0]
 8001610:	78fa      	ldrb	r2, [r7, #3]
 8001612:	429a      	cmp	r2, r3
 8001614:	d102      	bne.n	800161c <Othello_CountPieces+0x40>
                count++;
 8001616:	7bfb      	ldrb	r3, [r7, #15]
 8001618:	3301      	adds	r3, #1
 800161a:	73fb      	strb	r3, [r7, #15]
        for (uint8_t col = 0; col < 8; col++) {
 800161c:	7b7b      	ldrb	r3, [r7, #13]
 800161e:	3301      	adds	r3, #1
 8001620:	737b      	strb	r3, [r7, #13]
 8001622:	7b7b      	ldrb	r3, [r7, #13]
 8001624:	2b07      	cmp	r3, #7
 8001626:	d9ec      	bls.n	8001602 <Othello_CountPieces+0x26>
    for (uint8_t row = 0; row < 8; row++) {
 8001628:	7bbb      	ldrb	r3, [r7, #14]
 800162a:	3301      	adds	r3, #1
 800162c:	73bb      	strb	r3, [r7, #14]
 800162e:	7bbb      	ldrb	r3, [r7, #14]
 8001630:	2b07      	cmp	r3, #7
 8001632:	d9e3      	bls.n	80015fc <Othello_CountPieces+0x20>
            }
        }
    }

    return count;
 8001634:	7bfb      	ldrb	r3, [r7, #15]
}
 8001636:	4618      	mov	r0, r3
 8001638:	3714      	adds	r7, #20
 800163a:	46bd      	mov	sp, r7
 800163c:	bc80      	pop	{r7}
 800163e:	4770      	bx	lr

08001640 <Othello_GetPiece>:

/**
 * @brief Get board piece at position
 */
PieceType_t Othello_GetPiece(const GameState_t* state, uint8_t row, uint8_t col)
{
 8001640:	b480      	push	{r7}
 8001642:	b083      	sub	sp, #12
 8001644:	af00      	add	r7, sp, #0
 8001646:	6078      	str	r0, [r7, #4]
 8001648:	460b      	mov	r3, r1
 800164a:	70fb      	strb	r3, [r7, #3]
 800164c:	4613      	mov	r3, r2
 800164e:	70bb      	strb	r3, [r7, #2]
    if (!state || !OTHELLO_IS_VALID_COORD(row, col)) {
 8001650:	687b      	ldr	r3, [r7, #4]
 8001652:	2b00      	cmp	r3, #0
 8001654:	d005      	beq.n	8001662 <Othello_GetPiece+0x22>
 8001656:	78fb      	ldrb	r3, [r7, #3]
 8001658:	2b07      	cmp	r3, #7
 800165a:	d802      	bhi.n	8001662 <Othello_GetPiece+0x22>
 800165c:	78bb      	ldrb	r3, [r7, #2]
 800165e:	2b07      	cmp	r3, #7
 8001660:	d901      	bls.n	8001666 <Othello_GetPiece+0x26>
        return PIECE_EMPTY;
 8001662:	2300      	movs	r3, #0
 8001664:	e006      	b.n	8001674 <Othello_GetPiece+0x34>
    }

    return state->board[row][col];
 8001666:	78fa      	ldrb	r2, [r7, #3]
 8001668:	78bb      	ldrb	r3, [r7, #2]
 800166a:	6879      	ldr	r1, [r7, #4]
 800166c:	00d2      	lsls	r2, r2, #3
 800166e:	440a      	add	r2, r1
 8001670:	4413      	add	r3, r2
 8001672:	781b      	ldrb	r3, [r3, #0]
}
 8001674:	4618      	mov	r0, r3
 8001676:	370c      	adds	r7, #12
 8001678:	46bd      	mov	sp, r7
 800167a:	bc80      	pop	{r7}
 800167c:	4770      	bx	lr

0800167e <Othello_UpdateStats>:

/**
 * @brief Update game statistics
 */
Othello_Status_t Othello_UpdateStats(GameStats_t* stats, const GameState_t* final_state)
{
 800167e:	b580      	push	{r7, lr}
 8001680:	b084      	sub	sp, #16
 8001682:	af00      	add	r7, sp, #0
 8001684:	6078      	str	r0, [r7, #4]
 8001686:	6039      	str	r1, [r7, #0]
    if (!stats || !final_state) {
 8001688:	687b      	ldr	r3, [r7, #4]
 800168a:	2b00      	cmp	r3, #0
 800168c:	d002      	beq.n	8001694 <Othello_UpdateStats+0x16>
 800168e:	683b      	ldr	r3, [r7, #0]
 8001690:	2b00      	cmp	r3, #0
 8001692:	d101      	bne.n	8001698 <Othello_UpdateStats+0x1a>
        return OTHELLO_ERROR;
 8001694:	2301      	movs	r3, #1
 8001696:	e056      	b.n	8001746 <Othello_UpdateStats+0xc8>
    }

    stats->total_games++;
 8001698:	687b      	ldr	r3, [r7, #4]
 800169a:	681b      	ldr	r3, [r3, #0]
 800169c:	1c5a      	adds	r2, r3, #1
 800169e:	687b      	ldr	r3, [r7, #4]
 80016a0:	601a      	str	r2, [r3, #0]
    stats->total_moves += final_state->move_count;
 80016a2:	687b      	ldr	r3, [r7, #4]
 80016a4:	691a      	ldr	r2, [r3, #16]
 80016a6:	683b      	ldr	r3, [r7, #0]
 80016a8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80016aa:	441a      	add	r2, r3
 80016ac:	687b      	ldr	r3, [r7, #4]
 80016ae:	611a      	str	r2, [r3, #16]

    // Update win counts
    switch (final_state->status) {
 80016b0:	683b      	ldr	r3, [r7, #0]
 80016b2:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 80016b6:	2b03      	cmp	r3, #3
 80016b8:	d012      	beq.n	80016e0 <Othello_UpdateStats+0x62>
 80016ba:	2b03      	cmp	r3, #3
 80016bc:	dc16      	bgt.n	80016ec <Othello_UpdateStats+0x6e>
 80016be:	2b01      	cmp	r3, #1
 80016c0:	d002      	beq.n	80016c8 <Othello_UpdateStats+0x4a>
 80016c2:	2b02      	cmp	r3, #2
 80016c4:	d006      	beq.n	80016d4 <Othello_UpdateStats+0x56>
            break;
        case GAME_STATUS_DRAW:
            stats->draws++;
            break;
        default:
            break;
 80016c6:	e011      	b.n	80016ec <Othello_UpdateStats+0x6e>
            stats->black_wins++;
 80016c8:	687b      	ldr	r3, [r7, #4]
 80016ca:	685b      	ldr	r3, [r3, #4]
 80016cc:	1c5a      	adds	r2, r3, #1
 80016ce:	687b      	ldr	r3, [r7, #4]
 80016d0:	605a      	str	r2, [r3, #4]
            break;
 80016d2:	e00c      	b.n	80016ee <Othello_UpdateStats+0x70>
            stats->white_wins++;
 80016d4:	687b      	ldr	r3, [r7, #4]
 80016d6:	689b      	ldr	r3, [r3, #8]
 80016d8:	1c5a      	adds	r2, r3, #1
 80016da:	687b      	ldr	r3, [r7, #4]
 80016dc:	609a      	str	r2, [r3, #8]
            break;
 80016de:	e006      	b.n	80016ee <Othello_UpdateStats+0x70>
            stats->draws++;
 80016e0:	687b      	ldr	r3, [r7, #4]
 80016e2:	68db      	ldr	r3, [r3, #12]
 80016e4:	1c5a      	adds	r2, r3, #1
 80016e6:	687b      	ldr	r3, [r7, #4]
 80016e8:	60da      	str	r2, [r3, #12]
            break;
 80016ea:	e000      	b.n	80016ee <Othello_UpdateStats+0x70>
            break;
 80016ec:	bf00      	nop
    }

    // Update game length records
    if (stats->total_games == 1) {
 80016ee:	687b      	ldr	r3, [r7, #4]
 80016f0:	681b      	ldr	r3, [r3, #0]
 80016f2:	2b01      	cmp	r3, #1
 80016f4:	d108      	bne.n	8001708 <Othello_UpdateStats+0x8a>
        stats->longest_game = final_state->move_count;
 80016f6:	683b      	ldr	r3, [r7, #0]
 80016f8:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80016fa:	687b      	ldr	r3, [r7, #4]
 80016fc:	615a      	str	r2, [r3, #20]
        stats->shortest_game = final_state->move_count;
 80016fe:	683b      	ldr	r3, [r7, #0]
 8001700:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8001702:	687b      	ldr	r3, [r7, #4]
 8001704:	619a      	str	r2, [r3, #24]
 8001706:	e013      	b.n	8001730 <Othello_UpdateStats+0xb2>
    } else {
        if (final_state->move_count > stats->longest_game) {
 8001708:	683b      	ldr	r3, [r7, #0]
 800170a:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800170c:	687b      	ldr	r3, [r7, #4]
 800170e:	695b      	ldr	r3, [r3, #20]
 8001710:	429a      	cmp	r2, r3
 8001712:	d903      	bls.n	800171c <Othello_UpdateStats+0x9e>
            stats->longest_game = final_state->move_count;
 8001714:	683b      	ldr	r3, [r7, #0]
 8001716:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8001718:	687b      	ldr	r3, [r7, #4]
 800171a:	615a      	str	r2, [r3, #20]
        }
        if (final_state->move_count < stats->shortest_game) {
 800171c:	683b      	ldr	r3, [r7, #0]
 800171e:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8001720:	687b      	ldr	r3, [r7, #4]
 8001722:	699b      	ldr	r3, [r3, #24]
 8001724:	429a      	cmp	r2, r3
 8001726:	d203      	bcs.n	8001730 <Othello_UpdateStats+0xb2>
            stats->shortest_game = final_state->move_count;
 8001728:	683b      	ldr	r3, [r7, #0]
 800172a:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800172c:	687b      	ldr	r3, [r7, #4]
 800172e:	619a      	str	r2, [r3, #24]
        }
    }

    // Update total game time
    uint32_t game_duration = Othello_GetGameDuration(final_state);
 8001730:	6838      	ldr	r0, [r7, #0]
 8001732:	f000 f80d 	bl	8001750 <Othello_GetGameDuration>
 8001736:	60f8      	str	r0, [r7, #12]
    stats->total_game_time += game_duration;
 8001738:	687b      	ldr	r3, [r7, #4]
 800173a:	69da      	ldr	r2, [r3, #28]
 800173c:	68fb      	ldr	r3, [r7, #12]
 800173e:	441a      	add	r2, r3
 8001740:	687b      	ldr	r3, [r7, #4]
 8001742:	61da      	str	r2, [r3, #28]

    return OTHELLO_OK;
 8001744:	2300      	movs	r3, #0
}
 8001746:	4618      	mov	r0, r3
 8001748:	3710      	adds	r7, #16
 800174a:	46bd      	mov	sp, r7
 800174c:	bd80      	pop	{r7, pc}
	...

08001750 <Othello_GetGameDuration>:

/**
 * @brief Get game duration in seconds
 */
uint32_t Othello_GetGameDuration(const GameState_t* state)
{
 8001750:	b580      	push	{r7, lr}
 8001752:	b084      	sub	sp, #16
 8001754:	af00      	add	r7, sp, #0
 8001756:	6078      	str	r0, [r7, #4]
    if (!state) {
 8001758:	687b      	ldr	r3, [r7, #4]
 800175a:	2b00      	cmp	r3, #0
 800175c:	d101      	bne.n	8001762 <Othello_GetGameDuration+0x12>
        return 0;
 800175e:	2300      	movs	r3, #0
 8001760:	e00a      	b.n	8001778 <Othello_GetGameDuration+0x28>
    }

    uint32_t current_time = HAL_GetTick();
 8001762:	f001 f8b9 	bl	80028d8 <HAL_GetTick>
 8001766:	60f8      	str	r0, [r7, #12]
    return (current_time - state->game_start_time) / 1000;  // Convert to seconds
 8001768:	687b      	ldr	r3, [r7, #4]
 800176a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800176c:	68fa      	ldr	r2, [r7, #12]
 800176e:	1ad3      	subs	r3, r2, r3
 8001770:	4a03      	ldr	r2, [pc, #12]	@ (8001780 <Othello_GetGameDuration+0x30>)
 8001772:	fba2 2303 	umull	r2, r3, r2, r3
 8001776:	099b      	lsrs	r3, r3, #6
}
 8001778:	4618      	mov	r0, r3
 800177a:	3710      	adds	r7, #16
 800177c:	46bd      	mov	sp, r7
 800177e:	bd80      	pop	{r7, pc}
 8001780:	10624dd3 	.word	0x10624dd3

08001784 <Othello_FlipPiecesInDirection>:
/**
 * @brief Flip pieces in one direction
 */
static uint8_t Othello_FlipPiecesInDirection(GameState_t* state, uint8_t row, uint8_t col,
                                           int8_t dx, int8_t dy, PieceType_t player, bool execute)
{
 8001784:	b480      	push	{r7}
 8001786:	b085      	sub	sp, #20
 8001788:	af00      	add	r7, sp, #0
 800178a:	6078      	str	r0, [r7, #4]
 800178c:	4608      	mov	r0, r1
 800178e:	4611      	mov	r1, r2
 8001790:	461a      	mov	r2, r3
 8001792:	4603      	mov	r3, r0
 8001794:	70fb      	strb	r3, [r7, #3]
 8001796:	460b      	mov	r3, r1
 8001798:	70bb      	strb	r3, [r7, #2]
 800179a:	4613      	mov	r3, r2
 800179c:	707b      	strb	r3, [r7, #1]
    PieceType_t opponent = OTHELLO_OPPOSITE_PLAYER(player);
 800179e:	7f3b      	ldrb	r3, [r7, #28]
 80017a0:	2b01      	cmp	r3, #1
 80017a2:	d101      	bne.n	80017a8 <Othello_FlipPiecesInDirection+0x24>
 80017a4:	2302      	movs	r3, #2
 80017a6:	e000      	b.n	80017aa <Othello_FlipPiecesInDirection+0x26>
 80017a8:	2301      	movs	r3, #1
 80017aa:	72fb      	strb	r3, [r7, #11]
    uint8_t flipped = 0;
 80017ac:	2300      	movs	r3, #0
 80017ae:	73fb      	strb	r3, [r7, #15]
    int8_t check_row = row + dx;
 80017b0:	787a      	ldrb	r2, [r7, #1]
 80017b2:	78fb      	ldrb	r3, [r7, #3]
 80017b4:	4413      	add	r3, r2
 80017b6:	b2db      	uxtb	r3, r3
 80017b8:	73bb      	strb	r3, [r7, #14]
    int8_t check_col = col + dy;
 80017ba:	7e3a      	ldrb	r2, [r7, #24]
 80017bc:	78bb      	ldrb	r3, [r7, #2]
 80017be:	4413      	add	r3, r2
 80017c0:	b2db      	uxtb	r3, r3
 80017c2:	737b      	strb	r3, [r7, #13]

    // Find opponent pieces in this direction
    while (OTHELLO_IS_VALID_COORD(check_row, check_col) &&
 80017c4:	e00c      	b.n	80017e0 <Othello_FlipPiecesInDirection+0x5c>
           state->board[check_row][check_col] == opponent) {
        flipped++;
 80017c6:	7bfb      	ldrb	r3, [r7, #15]
 80017c8:	3301      	adds	r3, #1
 80017ca:	73fb      	strb	r3, [r7, #15]
        check_row += dx;
 80017cc:	7bba      	ldrb	r2, [r7, #14]
 80017ce:	787b      	ldrb	r3, [r7, #1]
 80017d0:	4413      	add	r3, r2
 80017d2:	b2db      	uxtb	r3, r3
 80017d4:	73bb      	strb	r3, [r7, #14]
        check_col += dy;
 80017d6:	7b7a      	ldrb	r2, [r7, #13]
 80017d8:	7e3b      	ldrb	r3, [r7, #24]
 80017da:	4413      	add	r3, r2
 80017dc:	b2db      	uxtb	r3, r3
 80017de:	737b      	strb	r3, [r7, #13]
    while (OTHELLO_IS_VALID_COORD(check_row, check_col) &&
 80017e0:	f997 300e 	ldrsb.w	r3, [r7, #14]
 80017e4:	2b00      	cmp	r3, #0
 80017e6:	db17      	blt.n	8001818 <Othello_FlipPiecesInDirection+0x94>
 80017e8:	f997 300e 	ldrsb.w	r3, [r7, #14]
 80017ec:	2b07      	cmp	r3, #7
 80017ee:	dc13      	bgt.n	8001818 <Othello_FlipPiecesInDirection+0x94>
 80017f0:	f997 300d 	ldrsb.w	r3, [r7, #13]
 80017f4:	2b00      	cmp	r3, #0
 80017f6:	db0f      	blt.n	8001818 <Othello_FlipPiecesInDirection+0x94>
 80017f8:	f997 300d 	ldrsb.w	r3, [r7, #13]
 80017fc:	2b07      	cmp	r3, #7
 80017fe:	dc0b      	bgt.n	8001818 <Othello_FlipPiecesInDirection+0x94>
           state->board[check_row][check_col] == opponent) {
 8001800:	f997 200e 	ldrsb.w	r2, [r7, #14]
 8001804:	f997 300d 	ldrsb.w	r3, [r7, #13]
 8001808:	6879      	ldr	r1, [r7, #4]
 800180a:	00d2      	lsls	r2, r2, #3
 800180c:	440a      	add	r2, r1
 800180e:	4413      	add	r3, r2
 8001810:	781b      	ldrb	r3, [r3, #0]
    while (OTHELLO_IS_VALID_COORD(check_row, check_col) &&
 8001812:	7afa      	ldrb	r2, [r7, #11]
 8001814:	429a      	cmp	r2, r3
 8001816:	d0d6      	beq.n	80017c6 <Othello_FlipPiecesInDirection+0x42>
    }

    // Must end with our piece to be valid
    if (flipped > 0 &&
 8001818:	7bfb      	ldrb	r3, [r7, #15]
 800181a:	2b00      	cmp	r3, #0
 800181c:	d049      	beq.n	80018b2 <Othello_FlipPiecesInDirection+0x12e>
 800181e:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8001822:	2b00      	cmp	r3, #0
 8001824:	db45      	blt.n	80018b2 <Othello_FlipPiecesInDirection+0x12e>
        OTHELLO_IS_VALID_COORD(check_row, check_col) &&
 8001826:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800182a:	2b07      	cmp	r3, #7
 800182c:	dc41      	bgt.n	80018b2 <Othello_FlipPiecesInDirection+0x12e>
 800182e:	f997 300d 	ldrsb.w	r3, [r7, #13]
 8001832:	2b00      	cmp	r3, #0
 8001834:	db3d      	blt.n	80018b2 <Othello_FlipPiecesInDirection+0x12e>
 8001836:	f997 300d 	ldrsb.w	r3, [r7, #13]
 800183a:	2b07      	cmp	r3, #7
 800183c:	dc39      	bgt.n	80018b2 <Othello_FlipPiecesInDirection+0x12e>
        state->board[check_row][check_col] == player) {
 800183e:	f997 200e 	ldrsb.w	r2, [r7, #14]
 8001842:	f997 300d 	ldrsb.w	r3, [r7, #13]
 8001846:	6879      	ldr	r1, [r7, #4]
 8001848:	00d2      	lsls	r2, r2, #3
 800184a:	440a      	add	r2, r1
 800184c:	4413      	add	r3, r2
 800184e:	781b      	ldrb	r3, [r3, #0]
        OTHELLO_IS_VALID_COORD(check_row, check_col) &&
 8001850:	7f3a      	ldrb	r2, [r7, #28]
 8001852:	429a      	cmp	r2, r3
 8001854:	d12d      	bne.n	80018b2 <Othello_FlipPiecesInDirection+0x12e>

        if (execute) {
 8001856:	f897 3020 	ldrb.w	r3, [r7, #32]
 800185a:	2b00      	cmp	r3, #0
 800185c:	d027      	beq.n	80018ae <Othello_FlipPiecesInDirection+0x12a>
            // Actually flip the pieces
            check_row = row + dx;
 800185e:	787a      	ldrb	r2, [r7, #1]
 8001860:	78fb      	ldrb	r3, [r7, #3]
 8001862:	4413      	add	r3, r2
 8001864:	b2db      	uxtb	r3, r3
 8001866:	73bb      	strb	r3, [r7, #14]
            check_col = col + dy;
 8001868:	7e3a      	ldrb	r2, [r7, #24]
 800186a:	78bb      	ldrb	r3, [r7, #2]
 800186c:	4413      	add	r3, r2
 800186e:	b2db      	uxtb	r3, r3
 8001870:	737b      	strb	r3, [r7, #13]
            for (uint8_t i = 0; i < flipped; i++) {
 8001872:	2300      	movs	r3, #0
 8001874:	733b      	strb	r3, [r7, #12]
 8001876:	e016      	b.n	80018a6 <Othello_FlipPiecesInDirection+0x122>
                state->board[check_row][check_col] = player;
 8001878:	f997 200e 	ldrsb.w	r2, [r7, #14]
 800187c:	f997 300d 	ldrsb.w	r3, [r7, #13]
 8001880:	6879      	ldr	r1, [r7, #4]
 8001882:	00d2      	lsls	r2, r2, #3
 8001884:	440a      	add	r2, r1
 8001886:	4413      	add	r3, r2
 8001888:	7f3a      	ldrb	r2, [r7, #28]
 800188a:	701a      	strb	r2, [r3, #0]
                check_row += dx;
 800188c:	7bba      	ldrb	r2, [r7, #14]
 800188e:	787b      	ldrb	r3, [r7, #1]
 8001890:	4413      	add	r3, r2
 8001892:	b2db      	uxtb	r3, r3
 8001894:	73bb      	strb	r3, [r7, #14]
                check_col += dy;
 8001896:	7b7a      	ldrb	r2, [r7, #13]
 8001898:	7e3b      	ldrb	r3, [r7, #24]
 800189a:	4413      	add	r3, r2
 800189c:	b2db      	uxtb	r3, r3
 800189e:	737b      	strb	r3, [r7, #13]
            for (uint8_t i = 0; i < flipped; i++) {
 80018a0:	7b3b      	ldrb	r3, [r7, #12]
 80018a2:	3301      	adds	r3, #1
 80018a4:	733b      	strb	r3, [r7, #12]
 80018a6:	7b3a      	ldrb	r2, [r7, #12]
 80018a8:	7bfb      	ldrb	r3, [r7, #15]
 80018aa:	429a      	cmp	r2, r3
 80018ac:	d3e4      	bcc.n	8001878 <Othello_FlipPiecesInDirection+0xf4>
            }
        }

        return flipped;
 80018ae:	7bfb      	ldrb	r3, [r7, #15]
 80018b0:	e000      	b.n	80018b4 <Othello_FlipPiecesInDirection+0x130>
    }

    return 0;  // No valid flip in this direction
 80018b2:	2300      	movs	r3, #0
}
 80018b4:	4618      	mov	r0, r3
 80018b6:	3714      	adds	r7, #20
 80018b8:	46bd      	mov	sp, r7
 80018ba:	bc80      	pop	{r7}
 80018bc:	4770      	bx	lr

080018be <Othello_UpdatePieceCounts>:

/**
 * @brief Update piece counts from board state
 */
static void Othello_UpdatePieceCounts(GameState_t* state)
{
 80018be:	b580      	push	{r7, lr}
 80018c0:	b082      	sub	sp, #8
 80018c2:	af00      	add	r7, sp, #0
 80018c4:	6078      	str	r0, [r7, #4]
    if (!state) {
 80018c6:	687b      	ldr	r3, [r7, #4]
 80018c8:	2b00      	cmp	r3, #0
 80018ca:	d012      	beq.n	80018f2 <Othello_UpdatePieceCounts+0x34>
        return;
    }

    state->black_count = Othello_CountPieces(state, PIECE_BLACK);
 80018cc:	2101      	movs	r1, #1
 80018ce:	6878      	ldr	r0, [r7, #4]
 80018d0:	f7ff fe84 	bl	80015dc <Othello_CountPieces>
 80018d4:	4603      	mov	r3, r0
 80018d6:	461a      	mov	r2, r3
 80018d8:	687b      	ldr	r3, [r7, #4]
 80018da:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    state->white_count = Othello_CountPieces(state, PIECE_WHITE);
 80018de:	2102      	movs	r1, #2
 80018e0:	6878      	ldr	r0, [r7, #4]
 80018e2:	f7ff fe7b 	bl	80015dc <Othello_CountPieces>
 80018e6:	4603      	mov	r3, r0
 80018e8:	461a      	mov	r2, r3
 80018ea:	687b      	ldr	r3, [r7, #4]
 80018ec:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 80018f0:	e000      	b.n	80018f4 <Othello_UpdatePieceCounts+0x36>
        return;
 80018f2:	bf00      	nop
}
 80018f4:	3708      	adds	r7, #8
 80018f6:	46bd      	mov	sp, r7
 80018f8:	bd80      	pop	{r7, pc}

080018fa <Othello_InvalidateValidMovesCache>:

/**
 * @brief Invalidate valid moves cache
 */
static void Othello_InvalidateValidMovesCache(GameState_t* state)
{
 80018fa:	b580      	push	{r7, lr}
 80018fc:	b082      	sub	sp, #8
 80018fe:	af00      	add	r7, sp, #0
 8001900:	6078      	str	r0, [r7, #4]
    if (state) {
 8001902:	687b      	ldr	r3, [r7, #4]
 8001904:	2b00      	cmp	r3, #0
 8001906:	d00a      	beq.n	800191e <Othello_InvalidateValidMovesCache+0x24>
        state->valid_moves_cached = false;
 8001908:	687b      	ldr	r3, [r7, #4]
 800190a:	2200      	movs	r2, #0
 800190c:	f883 2098 	strb.w	r2, [r3, #152]	@ 0x98
        memset(state->valid_moves_cache, 0, sizeof(state->valid_moves_cache));
 8001910:	687b      	ldr	r3, [r7, #4]
 8001912:	3358      	adds	r3, #88	@ 0x58
 8001914:	2240      	movs	r2, #64	@ 0x40
 8001916:	2100      	movs	r1, #0
 8001918:	4618      	mov	r0, r3
 800191a:	f004 fa3b 	bl	8005d94 <memset>
    }
}
 800191e:	bf00      	nop
 8001920:	3708      	adds	r7, #8
 8001922:	46bd      	mov	sp, r7
 8001924:	bd80      	pop	{r7, pc}

08001926 <Othello_UpdateGameStatus>:

/**
 * @brief Update game status based on current state
 */
static void Othello_UpdateGameStatus(GameState_t* state)
{
 8001926:	b480      	push	{r7}
 8001928:	b083      	sub	sp, #12
 800192a:	af00      	add	r7, sp, #0
 800192c:	6078      	str	r0, [r7, #4]
    if (!state) {
 800192e:	687b      	ldr	r3, [r7, #4]
 8001930:	2b00      	cmp	r3, #0
 8001932:	d01e      	beq.n	8001972 <Othello_UpdateGameStatus+0x4c>
        return;
    }

    // Game is over - determine winner
    if (state->black_count > state->white_count) {
 8001934:	687b      	ldr	r3, [r7, #4]
 8001936:	f893 2041 	ldrb.w	r2, [r3, #65]	@ 0x41
 800193a:	687b      	ldr	r3, [r7, #4]
 800193c:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8001940:	429a      	cmp	r2, r3
 8001942:	d904      	bls.n	800194e <Othello_UpdateGameStatus+0x28>
        state->status = GAME_STATUS_BLACK_WIN;
 8001944:	687b      	ldr	r3, [r7, #4]
 8001946:	2201      	movs	r2, #1
 8001948:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 800194c:	e012      	b.n	8001974 <Othello_UpdateGameStatus+0x4e>
    } else if (state->white_count > state->black_count) {
 800194e:	687b      	ldr	r3, [r7, #4]
 8001950:	f893 2042 	ldrb.w	r2, [r3, #66]	@ 0x42
 8001954:	687b      	ldr	r3, [r7, #4]
 8001956:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800195a:	429a      	cmp	r2, r3
 800195c:	d904      	bls.n	8001968 <Othello_UpdateGameStatus+0x42>
        state->status = GAME_STATUS_WHITE_WIN;
 800195e:	687b      	ldr	r3, [r7, #4]
 8001960:	2202      	movs	r2, #2
 8001962:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8001966:	e005      	b.n	8001974 <Othello_UpdateGameStatus+0x4e>
    } else {
        state->status = GAME_STATUS_DRAW;
 8001968:	687b      	ldr	r3, [r7, #4]
 800196a:	2203      	movs	r2, #3
 800196c:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8001970:	e000      	b.n	8001974 <Othello_UpdateGameStatus+0x4e>
        return;
 8001972:	bf00      	nop
    }
 8001974:	370c      	adds	r7, #12
 8001976:	46bd      	mov	sp, r7
 8001978:	bc80      	pop	{r7}
 800197a:	4770      	bx	lr

0800197c <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 800197c:	b480      	push	{r7}
 800197e:	b085      	sub	sp, #20
 8001980:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 8001982:	4b15      	ldr	r3, [pc, #84]	@ (80019d8 <HAL_MspInit+0x5c>)
 8001984:	699b      	ldr	r3, [r3, #24]
 8001986:	4a14      	ldr	r2, [pc, #80]	@ (80019d8 <HAL_MspInit+0x5c>)
 8001988:	f043 0301 	orr.w	r3, r3, #1
 800198c:	6193      	str	r3, [r2, #24]
 800198e:	4b12      	ldr	r3, [pc, #72]	@ (80019d8 <HAL_MspInit+0x5c>)
 8001990:	699b      	ldr	r3, [r3, #24]
 8001992:	f003 0301 	and.w	r3, r3, #1
 8001996:	60bb      	str	r3, [r7, #8]
 8001998:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 800199a:	4b0f      	ldr	r3, [pc, #60]	@ (80019d8 <HAL_MspInit+0x5c>)
 800199c:	69db      	ldr	r3, [r3, #28]
 800199e:	4a0e      	ldr	r2, [pc, #56]	@ (80019d8 <HAL_MspInit+0x5c>)
 80019a0:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80019a4:	61d3      	str	r3, [r2, #28]
 80019a6:	4b0c      	ldr	r3, [pc, #48]	@ (80019d8 <HAL_MspInit+0x5c>)
 80019a8:	69db      	ldr	r3, [r3, #28]
 80019aa:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80019ae:	607b      	str	r3, [r7, #4]
 80019b0:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 80019b2:	4b0a      	ldr	r3, [pc, #40]	@ (80019dc <HAL_MspInit+0x60>)
 80019b4:	685b      	ldr	r3, [r3, #4]
 80019b6:	60fb      	str	r3, [r7, #12]
 80019b8:	68fb      	ldr	r3, [r7, #12]
 80019ba:	f023 63e0 	bic.w	r3, r3, #117440512	@ 0x7000000
 80019be:	60fb      	str	r3, [r7, #12]
 80019c0:	68fb      	ldr	r3, [r7, #12]
 80019c2:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 80019c6:	60fb      	str	r3, [r7, #12]
 80019c8:	4a04      	ldr	r2, [pc, #16]	@ (80019dc <HAL_MspInit+0x60>)
 80019ca:	68fb      	ldr	r3, [r7, #12]
 80019cc:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80019ce:	bf00      	nop
 80019d0:	3714      	adds	r7, #20
 80019d2:	46bd      	mov	sp, r7
 80019d4:	bc80      	pop	{r7}
 80019d6:	4770      	bx	lr
 80019d8:	40021000 	.word	0x40021000
 80019dc:	40010000 	.word	0x40010000

080019e0 <HAL_TIM_Base_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_base: TIM_Base handle pointer
  * @retval None
  */
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 80019e0:	b580      	push	{r7, lr}
 80019e2:	b084      	sub	sp, #16
 80019e4:	af00      	add	r7, sp, #0
 80019e6:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM2)
 80019e8:	687b      	ldr	r3, [r7, #4]
 80019ea:	681b      	ldr	r3, [r3, #0]
 80019ec:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80019f0:	d13b      	bne.n	8001a6a <HAL_TIM_Base_MspInit+0x8a>
  {
    /* USER CODE BEGIN TIM2_MspInit 0 */

    /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 80019f2:	4b20      	ldr	r3, [pc, #128]	@ (8001a74 <HAL_TIM_Base_MspInit+0x94>)
 80019f4:	69db      	ldr	r3, [r3, #28]
 80019f6:	4a1f      	ldr	r2, [pc, #124]	@ (8001a74 <HAL_TIM_Base_MspInit+0x94>)
 80019f8:	f043 0301 	orr.w	r3, r3, #1
 80019fc:	61d3      	str	r3, [r2, #28]
 80019fe:	4b1d      	ldr	r3, [pc, #116]	@ (8001a74 <HAL_TIM_Base_MspInit+0x94>)
 8001a00:	69db      	ldr	r3, [r3, #28]
 8001a02:	f003 0301 	and.w	r3, r3, #1
 8001a06:	60fb      	str	r3, [r7, #12]
 8001a08:	68fb      	ldr	r3, [r7, #12]

    /* TIM2 DMA Init */
    /* TIM2_CH1 Init */
    hdma_tim2_ch1.Instance = DMA1_Channel5;
 8001a0a:	4b1b      	ldr	r3, [pc, #108]	@ (8001a78 <HAL_TIM_Base_MspInit+0x98>)
 8001a0c:	4a1b      	ldr	r2, [pc, #108]	@ (8001a7c <HAL_TIM_Base_MspInit+0x9c>)
 8001a0e:	601a      	str	r2, [r3, #0]
    hdma_tim2_ch1.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8001a10:	4b19      	ldr	r3, [pc, #100]	@ (8001a78 <HAL_TIM_Base_MspInit+0x98>)
 8001a12:	2210      	movs	r2, #16
 8001a14:	605a      	str	r2, [r3, #4]
    hdma_tim2_ch1.Init.PeriphInc = DMA_PINC_DISABLE;
 8001a16:	4b18      	ldr	r3, [pc, #96]	@ (8001a78 <HAL_TIM_Base_MspInit+0x98>)
 8001a18:	2200      	movs	r2, #0
 8001a1a:	609a      	str	r2, [r3, #8]
    hdma_tim2_ch1.Init.MemInc = DMA_MINC_ENABLE;
 8001a1c:	4b16      	ldr	r3, [pc, #88]	@ (8001a78 <HAL_TIM_Base_MspInit+0x98>)
 8001a1e:	2280      	movs	r2, #128	@ 0x80
 8001a20:	60da      	str	r2, [r3, #12]
    hdma_tim2_ch1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8001a22:	4b15      	ldr	r3, [pc, #84]	@ (8001a78 <HAL_TIM_Base_MspInit+0x98>)
 8001a24:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8001a28:	611a      	str	r2, [r3, #16]
    hdma_tim2_ch1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8001a2a:	4b13      	ldr	r3, [pc, #76]	@ (8001a78 <HAL_TIM_Base_MspInit+0x98>)
 8001a2c:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8001a30:	615a      	str	r2, [r3, #20]
    hdma_tim2_ch1.Init.Mode = DMA_NORMAL;
 8001a32:	4b11      	ldr	r3, [pc, #68]	@ (8001a78 <HAL_TIM_Base_MspInit+0x98>)
 8001a34:	2200      	movs	r2, #0
 8001a36:	619a      	str	r2, [r3, #24]
    hdma_tim2_ch1.Init.Priority = DMA_PRIORITY_LOW;
 8001a38:	4b0f      	ldr	r3, [pc, #60]	@ (8001a78 <HAL_TIM_Base_MspInit+0x98>)
 8001a3a:	2200      	movs	r2, #0
 8001a3c:	61da      	str	r2, [r3, #28]
    if (HAL_DMA_Init(&hdma_tim2_ch1) != HAL_OK)
 8001a3e:	480e      	ldr	r0, [pc, #56]	@ (8001a78 <HAL_TIM_Base_MspInit+0x98>)
 8001a40:	f001 f886 	bl	8002b50 <HAL_DMA_Init>
 8001a44:	4603      	mov	r3, r0
 8001a46:	2b00      	cmp	r3, #0
 8001a48:	d001      	beq.n	8001a4e <HAL_TIM_Base_MspInit+0x6e>
    {
      Error_Handler();
 8001a4a:	f7ff fba2 	bl	8001192 <Error_Handler>
    }

    __HAL_LINKDMA(htim_base,hdma[TIM_DMA_ID_CC1],hdma_tim2_ch1);
 8001a4e:	687b      	ldr	r3, [r7, #4]
 8001a50:	4a09      	ldr	r2, [pc, #36]	@ (8001a78 <HAL_TIM_Base_MspInit+0x98>)
 8001a52:	625a      	str	r2, [r3, #36]	@ 0x24
 8001a54:	4a08      	ldr	r2, [pc, #32]	@ (8001a78 <HAL_TIM_Base_MspInit+0x98>)
 8001a56:	687b      	ldr	r3, [r7, #4]
 8001a58:	6253      	str	r3, [r2, #36]	@ 0x24

    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 2, 0);
 8001a5a:	2200      	movs	r2, #0
 8001a5c:	2102      	movs	r1, #2
 8001a5e:	201c      	movs	r0, #28
 8001a60:	f001 f83f 	bl	8002ae2 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8001a64:	201c      	movs	r0, #28
 8001a66:	f001 f858 	bl	8002b1a <HAL_NVIC_EnableIRQ>

    /* USER CODE END TIM2_MspInit 1 */

  }

}
 8001a6a:	bf00      	nop
 8001a6c:	3710      	adds	r7, #16
 8001a6e:	46bd      	mov	sp, r7
 8001a70:	bd80      	pop	{r7, pc}
 8001a72:	bf00      	nop
 8001a74:	40021000 	.word	0x40021000
 8001a78:	200002b8 	.word	0x200002b8
 8001a7c:	40020058 	.word	0x40020058

08001a80 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8001a80:	b580      	push	{r7, lr}
 8001a82:	b088      	sub	sp, #32
 8001a84:	af00      	add	r7, sp, #0
 8001a86:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001a88:	f107 0310 	add.w	r3, r7, #16
 8001a8c:	2200      	movs	r2, #0
 8001a8e:	601a      	str	r2, [r3, #0]
 8001a90:	605a      	str	r2, [r3, #4]
 8001a92:	609a      	str	r2, [r3, #8]
 8001a94:	60da      	str	r2, [r3, #12]
  if(htim->Instance==TIM2)
 8001a96:	687b      	ldr	r3, [r7, #4]
 8001a98:	681b      	ldr	r3, [r3, #0]
 8001a9a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8001a9e:	d117      	bne.n	8001ad0 <HAL_TIM_MspPostInit+0x50>
  {
    /* USER CODE BEGIN TIM2_MspPostInit 0 */

    /* USER CODE END TIM2_MspPostInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001aa0:	4b0d      	ldr	r3, [pc, #52]	@ (8001ad8 <HAL_TIM_MspPostInit+0x58>)
 8001aa2:	699b      	ldr	r3, [r3, #24]
 8001aa4:	4a0c      	ldr	r2, [pc, #48]	@ (8001ad8 <HAL_TIM_MspPostInit+0x58>)
 8001aa6:	f043 0304 	orr.w	r3, r3, #4
 8001aaa:	6193      	str	r3, [r2, #24]
 8001aac:	4b0a      	ldr	r3, [pc, #40]	@ (8001ad8 <HAL_TIM_MspPostInit+0x58>)
 8001aae:	699b      	ldr	r3, [r3, #24]
 8001ab0:	f003 0304 	and.w	r3, r3, #4
 8001ab4:	60fb      	str	r3, [r7, #12]
 8001ab6:	68fb      	ldr	r3, [r7, #12]
    /**TIM2 GPIO Configuration
    PA0-WKUP     ------> TIM2_CH1
    */
    GPIO_InitStruct.Pin = LED_DATA_Pin;
 8001ab8:	2301      	movs	r3, #1
 8001aba:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001abc:	2302      	movs	r3, #2
 8001abe:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001ac0:	2303      	movs	r3, #3
 8001ac2:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(LED_DATA_GPIO_Port, &GPIO_InitStruct);
 8001ac4:	f107 0310 	add.w	r3, r7, #16
 8001ac8:	4619      	mov	r1, r3
 8001aca:	4804      	ldr	r0, [pc, #16]	@ (8001adc <HAL_TIM_MspPostInit+0x5c>)
 8001acc:	f001 fae2 	bl	8003094 <HAL_GPIO_Init>
    /* USER CODE BEGIN TIM2_MspPostInit 1 */

    /* USER CODE END TIM2_MspPostInit 1 */
  }

}
 8001ad0:	bf00      	nop
 8001ad2:	3720      	adds	r7, #32
 8001ad4:	46bd      	mov	sp, r7
 8001ad6:	bd80      	pop	{r7, pc}
 8001ad8:	40021000 	.word	0x40021000
 8001adc:	40010800 	.word	0x40010800

08001ae0 <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8001ae0:	b580      	push	{r7, lr}
 8001ae2:	b088      	sub	sp, #32
 8001ae4:	af00      	add	r7, sp, #0
 8001ae6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001ae8:	f107 0310 	add.w	r3, r7, #16
 8001aec:	2200      	movs	r2, #0
 8001aee:	601a      	str	r2, [r3, #0]
 8001af0:	605a      	str	r2, [r3, #4]
 8001af2:	609a      	str	r2, [r3, #8]
 8001af4:	60da      	str	r2, [r3, #12]
  if(huart->Instance==USART1)
 8001af6:	687b      	ldr	r3, [r7, #4]
 8001af8:	681b      	ldr	r3, [r3, #0]
 8001afa:	4a20      	ldr	r2, [pc, #128]	@ (8001b7c <HAL_UART_MspInit+0x9c>)
 8001afc:	4293      	cmp	r3, r2
 8001afe:	d139      	bne.n	8001b74 <HAL_UART_MspInit+0x94>
  {
    /* USER CODE BEGIN USART1_MspInit 0 */

    /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8001b00:	4b1f      	ldr	r3, [pc, #124]	@ (8001b80 <HAL_UART_MspInit+0xa0>)
 8001b02:	699b      	ldr	r3, [r3, #24]
 8001b04:	4a1e      	ldr	r2, [pc, #120]	@ (8001b80 <HAL_UART_MspInit+0xa0>)
 8001b06:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001b0a:	6193      	str	r3, [r2, #24]
 8001b0c:	4b1c      	ldr	r3, [pc, #112]	@ (8001b80 <HAL_UART_MspInit+0xa0>)
 8001b0e:	699b      	ldr	r3, [r3, #24]
 8001b10:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001b14:	60fb      	str	r3, [r7, #12]
 8001b16:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001b18:	4b19      	ldr	r3, [pc, #100]	@ (8001b80 <HAL_UART_MspInit+0xa0>)
 8001b1a:	699b      	ldr	r3, [r3, #24]
 8001b1c:	4a18      	ldr	r2, [pc, #96]	@ (8001b80 <HAL_UART_MspInit+0xa0>)
 8001b1e:	f043 0304 	orr.w	r3, r3, #4
 8001b22:	6193      	str	r3, [r2, #24]
 8001b24:	4b16      	ldr	r3, [pc, #88]	@ (8001b80 <HAL_UART_MspInit+0xa0>)
 8001b26:	699b      	ldr	r3, [r3, #24]
 8001b28:	f003 0304 	and.w	r3, r3, #4
 8001b2c:	60bb      	str	r3, [r7, #8]
 8001b2e:	68bb      	ldr	r3, [r7, #8]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = PC_TX_Pin;
 8001b30:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8001b34:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001b36:	2302      	movs	r3, #2
 8001b38:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001b3a:	2303      	movs	r3, #3
 8001b3c:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(PC_TX_GPIO_Port, &GPIO_InitStruct);
 8001b3e:	f107 0310 	add.w	r3, r7, #16
 8001b42:	4619      	mov	r1, r3
 8001b44:	480f      	ldr	r0, [pc, #60]	@ (8001b84 <HAL_UART_MspInit+0xa4>)
 8001b46:	f001 faa5 	bl	8003094 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = PC_RX_Pin;
 8001b4a:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8001b4e:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001b50:	2300      	movs	r3, #0
 8001b52:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001b54:	2300      	movs	r3, #0
 8001b56:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(PC_RX_GPIO_Port, &GPIO_InitStruct);
 8001b58:	f107 0310 	add.w	r3, r7, #16
 8001b5c:	4619      	mov	r1, r3
 8001b5e:	4809      	ldr	r0, [pc, #36]	@ (8001b84 <HAL_UART_MspInit+0xa4>)
 8001b60:	f001 fa98 	bl	8003094 <HAL_GPIO_Init>

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 1, 0);
 8001b64:	2200      	movs	r2, #0
 8001b66:	2101      	movs	r1, #1
 8001b68:	2025      	movs	r0, #37	@ 0x25
 8001b6a:	f000 ffba 	bl	8002ae2 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 8001b6e:	2025      	movs	r0, #37	@ 0x25
 8001b70:	f000 ffd3 	bl	8002b1a <HAL_NVIC_EnableIRQ>

    /* USER CODE END USART1_MspInit 1 */

  }

}
 8001b74:	bf00      	nop
 8001b76:	3720      	adds	r7, #32
 8001b78:	46bd      	mov	sp, r7
 8001b7a:	bd80      	pop	{r7, pc}
 8001b7c:	40013800 	.word	0x40013800
 8001b80:	40021000 	.word	0x40021000
 8001b84:	40010800 	.word	0x40010800

08001b88 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001b88:	b480      	push	{r7}
 8001b8a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8001b8c:	bf00      	nop
 8001b8e:	e7fd      	b.n	8001b8c <NMI_Handler+0x4>

08001b90 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001b90:	b480      	push	{r7}
 8001b92:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001b94:	bf00      	nop
 8001b96:	e7fd      	b.n	8001b94 <HardFault_Handler+0x4>

08001b98 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001b98:	b480      	push	{r7}
 8001b9a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001b9c:	bf00      	nop
 8001b9e:	e7fd      	b.n	8001b9c <MemManage_Handler+0x4>

08001ba0 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001ba0:	b480      	push	{r7}
 8001ba2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001ba4:	bf00      	nop
 8001ba6:	e7fd      	b.n	8001ba4 <BusFault_Handler+0x4>

08001ba8 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001ba8:	b480      	push	{r7}
 8001baa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001bac:	bf00      	nop
 8001bae:	e7fd      	b.n	8001bac <UsageFault_Handler+0x4>

08001bb0 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001bb0:	b480      	push	{r7}
 8001bb2:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001bb4:	bf00      	nop
 8001bb6:	46bd      	mov	sp, r7
 8001bb8:	bc80      	pop	{r7}
 8001bba:	4770      	bx	lr

08001bbc <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001bbc:	b480      	push	{r7}
 8001bbe:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001bc0:	bf00      	nop
 8001bc2:	46bd      	mov	sp, r7
 8001bc4:	bc80      	pop	{r7}
 8001bc6:	4770      	bx	lr

08001bc8 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001bc8:	b480      	push	{r7}
 8001bca:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001bcc:	bf00      	nop
 8001bce:	46bd      	mov	sp, r7
 8001bd0:	bc80      	pop	{r7}
 8001bd2:	4770      	bx	lr

08001bd4 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001bd4:	b580      	push	{r7, lr}
 8001bd6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001bd8:	f000 fe6c 	bl	80028b4 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001bdc:	bf00      	nop
 8001bde:	bd80      	pop	{r7, pc}

08001be0 <DMA1_Channel5_IRQHandler>:

/**
  * @brief This function handles DMA1 channel5 global interrupt.
  */
void DMA1_Channel5_IRQHandler(void)
{
 8001be0:	b580      	push	{r7, lr}
 8001be2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel5_IRQn 0 */

  /* USER CODE END DMA1_Channel5_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_tim2_ch1);
 8001be4:	4802      	ldr	r0, [pc, #8]	@ (8001bf0 <DMA1_Channel5_IRQHandler+0x10>)
 8001be6:	f001 f921 	bl	8002e2c <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel5_IRQn 1 */

  /* USER CODE END DMA1_Channel5_IRQn 1 */
}
 8001bea:	bf00      	nop
 8001bec:	bd80      	pop	{r7, pc}
 8001bee:	bf00      	nop
 8001bf0:	200002b8 	.word	0x200002b8

08001bf4 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 8001bf4:	b580      	push	{r7, lr}
 8001bf6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 8001bf8:	4802      	ldr	r0, [pc, #8]	@ (8001c04 <TIM2_IRQHandler+0x10>)
 8001bfa:	f002 fbc1 	bl	8004380 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 8001bfe:	bf00      	nop
 8001c00:	bd80      	pop	{r7, pc}
 8001c02:	bf00      	nop
 8001c04:	20000270 	.word	0x20000270

08001c08 <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 8001c08:	b580      	push	{r7, lr}
 8001c0a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 8001c0c:	4802      	ldr	r0, [pc, #8]	@ (8001c18 <USART1_IRQHandler+0x10>)
 8001c0e:	f003 fb57 	bl	80052c0 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 8001c12:	bf00      	nop
 8001c14:	bd80      	pop	{r7, pc}
 8001c16:	bf00      	nop
 8001c18:	200002fc 	.word	0x200002fc

08001c1c <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8001c1c:	b480      	push	{r7}
 8001c1e:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001c20:	bf00      	nop
 8001c22:	46bd      	mov	sp, r7
 8001c24:	bc80      	pop	{r7}
 8001c26:	4770      	bx	lr

08001c28 <Protocol_Init>:

/**
 * @brief Initialize UART protocol
 */
Protocol_Status_t Protocol_Init(void)
{
 8001c28:	b580      	push	{r7, lr}
 8001c2a:	af00      	add	r7, sp, #0
    if (protocol_state.initialized) {
 8001c2c:	4b12      	ldr	r3, [pc, #72]	@ (8001c78 <Protocol_Init+0x50>)
 8001c2e:	f893 3334 	ldrb.w	r3, [r3, #820]	@ 0x334
 8001c32:	2b00      	cmp	r3, #0
 8001c34:	d001      	beq.n	8001c3a <Protocol_Init+0x12>
        return PROTOCOL_OK;
 8001c36:	2300      	movs	r3, #0
 8001c38:	e01c      	b.n	8001c74 <Protocol_Init+0x4c>
    }

    // Initialize protocol state
    memset(&protocol_state, 0, sizeof(Protocol_State_t));
 8001c3a:	f44f 724e 	mov.w	r2, #824	@ 0x338
 8001c3e:	2100      	movs	r1, #0
 8001c40:	480d      	ldr	r0, [pc, #52]	@ (8001c78 <Protocol_Init+0x50>)
 8001c42:	f004 f8a7 	bl	8005d94 <memset>

    // Reset RX buffer
    Protocol_ResetRxBuffer();
 8001c46:	f000 fb6b 	bl	8002320 <Protocol_ResetRxBuffer>

    // Start UART reception in interrupt mode
    if (HAL_UART_Receive_IT(&huart1, &protocol_state.rx_byte, 1) != HAL_OK) {
 8001c4a:	2201      	movs	r2, #1
 8001c4c:	490b      	ldr	r1, [pc, #44]	@ (8001c7c <Protocol_Init+0x54>)
 8001c4e:	480c      	ldr	r0, [pc, #48]	@ (8001c80 <Protocol_Init+0x58>)
 8001c50:	f003 fb11 	bl	8005276 <HAL_UART_Receive_IT>
 8001c54:	4603      	mov	r3, r0
 8001c56:	2b00      	cmp	r3, #0
 8001c58:	d001      	beq.n	8001c5e <Protocol_Init+0x36>
        return PROTOCOL_ERROR;
 8001c5a:	2301      	movs	r3, #1
 8001c5c:	e00a      	b.n	8001c74 <Protocol_Init+0x4c>
    }

    protocol_state.last_heartbeat = HAL_GetTick();
 8001c5e:	f000 fe3b 	bl	80028d8 <HAL_GetTick>
 8001c62:	4603      	mov	r3, r0
 8001c64:	4a04      	ldr	r2, [pc, #16]	@ (8001c78 <Protocol_Init+0x50>)
 8001c66:	f8c2 3330 	str.w	r3, [r2, #816]	@ 0x330
    protocol_state.initialized = true;
 8001c6a:	4b03      	ldr	r3, [pc, #12]	@ (8001c78 <Protocol_Init+0x50>)
 8001c6c:	2201      	movs	r2, #1
 8001c6e:	f883 2334 	strb.w	r2, [r3, #820]	@ 0x334

    return PROTOCOL_OK;
 8001c72:	2300      	movs	r3, #0
}
 8001c74:	4618      	mov	r0, r3
 8001c76:	bd80      	pop	{r7, pc}
 8001c78:	20000430 	.word	0x20000430
 8001c7c:	20000765 	.word	0x20000765
 8001c80:	200002fc 	.word	0x200002fc

08001c84 <Protocol_SendPacket>:

/**
 * @brief Send packet over UART
 */
Protocol_Status_t Protocol_SendPacket(Protocol_Command_t cmd, uint8_t* data, uint8_t len)
{
 8001c84:	b580      	push	{r7, lr}
 8001c86:	f5ad 7d06 	sub.w	sp, sp, #536	@ 0x218
 8001c8a:	af00      	add	r7, sp, #0
 8001c8c:	f507 7306 	add.w	r3, r7, #536	@ 0x218
 8001c90:	f5a3 7306 	sub.w	r3, r3, #536	@ 0x218
 8001c94:	6019      	str	r1, [r3, #0]
 8001c96:	4611      	mov	r1, r2
 8001c98:	f507 7306 	add.w	r3, r7, #536	@ 0x218
 8001c9c:	f2a3 2311 	subw	r3, r3, #529	@ 0x211
 8001ca0:	4602      	mov	r2, r0
 8001ca2:	701a      	strb	r2, [r3, #0]
 8001ca4:	f507 7306 	add.w	r3, r7, #536	@ 0x218
 8001ca8:	f2a3 2312 	subw	r3, r3, #530	@ 0x212
 8001cac:	460a      	mov	r2, r1
 8001cae:	701a      	strb	r2, [r3, #0]
    if (!protocol_state.initialized || len > PROTOCOL_MAX_DATA_LEN) {
 8001cb0:	4b74      	ldr	r3, [pc, #464]	@ (8001e84 <Protocol_SendPacket+0x200>)
 8001cb2:	f893 3334 	ldrb.w	r3, [r3, #820]	@ 0x334
 8001cb6:	f083 0301 	eor.w	r3, r3, #1
 8001cba:	b2db      	uxtb	r3, r3
 8001cbc:	2b00      	cmp	r3, #0
 8001cbe:	d001      	beq.n	8001cc4 <Protocol_SendPacket+0x40>
        return PROTOCOL_ERROR;
 8001cc0:	2301      	movs	r3, #1
 8001cc2:	e0da      	b.n	8001e7a <Protocol_SendPacket+0x1f6>
    }

    Protocol_Packet_t packet;
    uint8_t tx_data[PROTOCOL_MAX_DATA_LEN + 6]; // STX + CMD + LEN + DATA + CHK + ETX
    uint16_t tx_len = 0;
 8001cc4:	2300      	movs	r3, #0
 8001cc6:	f8a7 3216 	strh.w	r3, [r7, #534]	@ 0x216

    // Build packet
    packet.stx = PROTOCOL_STX;
 8001cca:	f507 7306 	add.w	r3, r7, #536	@ 0x218
 8001cce:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8001cd2:	2202      	movs	r2, #2
 8001cd4:	701a      	strb	r2, [r3, #0]
    packet.cmd = cmd;
 8001cd6:	f507 7306 	add.w	r3, r7, #536	@ 0x218
 8001cda:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8001cde:	f507 7206 	add.w	r2, r7, #536	@ 0x218
 8001ce2:	f2a2 2211 	subw	r2, r2, #529	@ 0x211
 8001ce6:	7812      	ldrb	r2, [r2, #0]
 8001ce8:	705a      	strb	r2, [r3, #1]
    packet.len = len;
 8001cea:	f507 7306 	add.w	r3, r7, #536	@ 0x218
 8001cee:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8001cf2:	f507 7206 	add.w	r2, r7, #536	@ 0x218
 8001cf6:	f2a2 2212 	subw	r2, r2, #530	@ 0x212
 8001cfa:	7812      	ldrb	r2, [r2, #0]
 8001cfc:	709a      	strb	r2, [r3, #2]
    if (data && len > 0) {
 8001cfe:	f507 7306 	add.w	r3, r7, #536	@ 0x218
 8001d02:	f5a3 7306 	sub.w	r3, r3, #536	@ 0x218
 8001d06:	681b      	ldr	r3, [r3, #0]
 8001d08:	2b00      	cmp	r3, #0
 8001d0a:	d016      	beq.n	8001d3a <Protocol_SendPacket+0xb6>
 8001d0c:	f507 7306 	add.w	r3, r7, #536	@ 0x218
 8001d10:	f2a3 2312 	subw	r3, r3, #530	@ 0x212
 8001d14:	781b      	ldrb	r3, [r3, #0]
 8001d16:	2b00      	cmp	r3, #0
 8001d18:	d00f      	beq.n	8001d3a <Protocol_SendPacket+0xb6>
        memcpy(packet.data, data, len);
 8001d1a:	f507 7306 	add.w	r3, r7, #536	@ 0x218
 8001d1e:	f2a3 2312 	subw	r3, r3, #530	@ 0x212
 8001d22:	7819      	ldrb	r1, [r3, #0]
 8001d24:	f507 7306 	add.w	r3, r7, #536	@ 0x218
 8001d28:	f5a3 7306 	sub.w	r3, r3, #536	@ 0x218
 8001d2c:	f507 7288 	add.w	r2, r7, #272	@ 0x110
 8001d30:	1cd0      	adds	r0, r2, #3
 8001d32:	460a      	mov	r2, r1
 8001d34:	6819      	ldr	r1, [r3, #0]
 8001d36:	f004 f859 	bl	8005dec <memcpy>
    }
    packet.checksum = Protocol_CalculateChecksum(&packet);
 8001d3a:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 8001d3e:	4618      	mov	r0, r3
 8001d40:	f000 fb04 	bl	800234c <Protocol_CalculateChecksum>
 8001d44:	4603      	mov	r3, r0
 8001d46:	461a      	mov	r2, r3
 8001d48:	f507 7306 	add.w	r3, r7, #536	@ 0x218
 8001d4c:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8001d50:	f883 2103 	strb.w	r2, [r3, #259]	@ 0x103
    packet.etx = PROTOCOL_ETX;
 8001d54:	f507 7306 	add.w	r3, r7, #536	@ 0x218
 8001d58:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8001d5c:	2203      	movs	r2, #3
 8001d5e:	f883 2104 	strb.w	r2, [r3, #260]	@ 0x104

    // Serialize packet
    tx_data[tx_len++] = packet.stx;
 8001d62:	f8b7 3216 	ldrh.w	r3, [r7, #534]	@ 0x216
 8001d66:	1c5a      	adds	r2, r3, #1
 8001d68:	f8a7 2216 	strh.w	r2, [r7, #534]	@ 0x216
 8001d6c:	461a      	mov	r2, r3
 8001d6e:	f507 7306 	add.w	r3, r7, #536	@ 0x218
 8001d72:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8001d76:	7819      	ldrb	r1, [r3, #0]
 8001d78:	f507 7306 	add.w	r3, r7, #536	@ 0x218
 8001d7c:	f5a3 7304 	sub.w	r3, r3, #528	@ 0x210
 8001d80:	5499      	strb	r1, [r3, r2]
    tx_data[tx_len++] = packet.cmd;
 8001d82:	f8b7 3216 	ldrh.w	r3, [r7, #534]	@ 0x216
 8001d86:	1c5a      	adds	r2, r3, #1
 8001d88:	f8a7 2216 	strh.w	r2, [r7, #534]	@ 0x216
 8001d8c:	461a      	mov	r2, r3
 8001d8e:	f507 7306 	add.w	r3, r7, #536	@ 0x218
 8001d92:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8001d96:	7859      	ldrb	r1, [r3, #1]
 8001d98:	f507 7306 	add.w	r3, r7, #536	@ 0x218
 8001d9c:	f5a3 7304 	sub.w	r3, r3, #528	@ 0x210
 8001da0:	5499      	strb	r1, [r3, r2]
    tx_data[tx_len++] = packet.len;
 8001da2:	f8b7 3216 	ldrh.w	r3, [r7, #534]	@ 0x216
 8001da6:	1c5a      	adds	r2, r3, #1
 8001da8:	f8a7 2216 	strh.w	r2, [r7, #534]	@ 0x216
 8001dac:	461a      	mov	r2, r3
 8001dae:	f507 7306 	add.w	r3, r7, #536	@ 0x218
 8001db2:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8001db6:	7899      	ldrb	r1, [r3, #2]
 8001db8:	f507 7306 	add.w	r3, r7, #536	@ 0x218
 8001dbc:	f5a3 7304 	sub.w	r3, r3, #528	@ 0x210
 8001dc0:	5499      	strb	r1, [r3, r2]

    if (len > 0) {
 8001dc2:	f507 7306 	add.w	r3, r7, #536	@ 0x218
 8001dc6:	f2a3 2312 	subw	r3, r3, #530	@ 0x212
 8001dca:	781b      	ldrb	r3, [r3, #0]
 8001dcc:	2b00      	cmp	r3, #0
 8001dce:	d01a      	beq.n	8001e06 <Protocol_SendPacket+0x182>
        memcpy(&tx_data[tx_len], packet.data, len);
 8001dd0:	f8b7 3216 	ldrh.w	r3, [r7, #534]	@ 0x216
 8001dd4:	f107 0208 	add.w	r2, r7, #8
 8001dd8:	18d0      	adds	r0, r2, r3
 8001dda:	f507 7306 	add.w	r3, r7, #536	@ 0x218
 8001dde:	f2a3 2312 	subw	r3, r3, #530	@ 0x212
 8001de2:	781a      	ldrb	r2, [r3, #0]
 8001de4:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 8001de8:	3303      	adds	r3, #3
 8001dea:	4619      	mov	r1, r3
 8001dec:	f003 fffe 	bl	8005dec <memcpy>
        tx_len += len;
 8001df0:	f507 7306 	add.w	r3, r7, #536	@ 0x218
 8001df4:	f2a3 2312 	subw	r3, r3, #530	@ 0x212
 8001df8:	781b      	ldrb	r3, [r3, #0]
 8001dfa:	b29a      	uxth	r2, r3
 8001dfc:	f8b7 3216 	ldrh.w	r3, [r7, #534]	@ 0x216
 8001e00:	4413      	add	r3, r2
 8001e02:	f8a7 3216 	strh.w	r3, [r7, #534]	@ 0x216
    }

    tx_data[tx_len++] = packet.checksum;
 8001e06:	f8b7 3216 	ldrh.w	r3, [r7, #534]	@ 0x216
 8001e0a:	1c5a      	adds	r2, r3, #1
 8001e0c:	f8a7 2216 	strh.w	r2, [r7, #534]	@ 0x216
 8001e10:	461a      	mov	r2, r3
 8001e12:	f507 7306 	add.w	r3, r7, #536	@ 0x218
 8001e16:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8001e1a:	f893 1103 	ldrb.w	r1, [r3, #259]	@ 0x103
 8001e1e:	f507 7306 	add.w	r3, r7, #536	@ 0x218
 8001e22:	f5a3 7304 	sub.w	r3, r3, #528	@ 0x210
 8001e26:	5499      	strb	r1, [r3, r2]
    tx_data[tx_len++] = packet.etx;
 8001e28:	f8b7 3216 	ldrh.w	r3, [r7, #534]	@ 0x216
 8001e2c:	1c5a      	adds	r2, r3, #1
 8001e2e:	f8a7 2216 	strh.w	r2, [r7, #534]	@ 0x216
 8001e32:	461a      	mov	r2, r3
 8001e34:	f507 7306 	add.w	r3, r7, #536	@ 0x218
 8001e38:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8001e3c:	f893 1104 	ldrb.w	r1, [r3, #260]	@ 0x104
 8001e40:	f507 7306 	add.w	r3, r7, #536	@ 0x218
 8001e44:	f5a3 7304 	sub.w	r3, r3, #528	@ 0x210
 8001e48:	5499      	strb	r1, [r3, r2]

    // Transmit
    Protocol_Status_t status = Protocol_TransmitBytes(tx_data, tx_len);
 8001e4a:	f8b7 2216 	ldrh.w	r2, [r7, #534]	@ 0x216
 8001e4e:	f107 0308 	add.w	r3, r7, #8
 8001e52:	4611      	mov	r1, r2
 8001e54:	4618      	mov	r0, r3
 8001e56:	f000 fa9b 	bl	8002390 <Protocol_TransmitBytes>
 8001e5a:	4603      	mov	r3, r0
 8001e5c:	f887 3215 	strb.w	r3, [r7, #533]	@ 0x215
    if (status == PROTOCOL_OK) {
 8001e60:	f897 3215 	ldrb.w	r3, [r7, #533]	@ 0x215
 8001e64:	2b00      	cmp	r3, #0
 8001e66:	d106      	bne.n	8001e76 <Protocol_SendPacket+0x1f2>
        protocol_state.stats.packets_sent++;
 8001e68:	4b06      	ldr	r3, [pc, #24]	@ (8001e84 <Protocol_SendPacket+0x200>)
 8001e6a:	f8d3 331c 	ldr.w	r3, [r3, #796]	@ 0x31c
 8001e6e:	3301      	adds	r3, #1
 8001e70:	4a04      	ldr	r2, [pc, #16]	@ (8001e84 <Protocol_SendPacket+0x200>)
 8001e72:	f8c2 331c 	str.w	r3, [r2, #796]	@ 0x31c
    }

    return status;
 8001e76:	f897 3215 	ldrb.w	r3, [r7, #533]	@ 0x215
}
 8001e7a:	4618      	mov	r0, r3
 8001e7c:	f507 7706 	add.w	r7, r7, #536	@ 0x218
 8001e80:	46bd      	mov	sp, r7
 8001e82:	bd80      	pop	{r7, pc}
 8001e84:	20000430 	.word	0x20000430

08001e88 <Protocol_ProcessByte>:

/**
 * @brief Process received UART byte
 */
Protocol_Status_t Protocol_ProcessByte(uint8_t byte)
{
 8001e88:	b580      	push	{r7, lr}
 8001e8a:	b086      	sub	sp, #24
 8001e8c:	af00      	add	r7, sp, #0
 8001e8e:	4603      	mov	r3, r0
 8001e90:	71fb      	strb	r3, [r7, #7]
    if (!protocol_state.initialized) {
 8001e92:	4b6b      	ldr	r3, [pc, #428]	@ (8002040 <Protocol_ProcessByte+0x1b8>)
 8001e94:	f893 3334 	ldrb.w	r3, [r3, #820]	@ 0x334
 8001e98:	f083 0301 	eor.w	r3, r3, #1
 8001e9c:	b2db      	uxtb	r3, r3
 8001e9e:	2b00      	cmp	r3, #0
 8001ea0:	d001      	beq.n	8001ea6 <Protocol_ProcessByte+0x1e>
        return PROTOCOL_ERROR;
 8001ea2:	2301      	movs	r3, #1
 8001ea4:	e0c8      	b.n	8002038 <Protocol_ProcessByte+0x1b0>
    }

    Packet_Buffer_t* buf = &protocol_state.rx_buffer;
 8001ea6:	4b66      	ldr	r3, [pc, #408]	@ (8002040 <Protocol_ProcessByte+0x1b8>)
 8001ea8:	617b      	str	r3, [r7, #20]
    uint32_t current_time = HAL_GetTick();
 8001eaa:	f000 fd15 	bl	80028d8 <HAL_GetTick>
 8001eae:	6138      	str	r0, [r7, #16]

    // Check for timeout
    if (buf->state != PACKET_STATE_WAIT_STX &&
 8001eb0:	697b      	ldr	r3, [r7, #20]
 8001eb2:	f893 3105 	ldrb.w	r3, [r3, #261]	@ 0x105
 8001eb6:	2b00      	cmp	r3, #0
 8001eb8:	d010      	beq.n	8001edc <Protocol_ProcessByte+0x54>
        (current_time - buf->timeout_timer) > PROTOCOL_TIMEOUT_MS) {
 8001eba:	697b      	ldr	r3, [r7, #20]
 8001ebc:	f8d3 3108 	ldr.w	r3, [r3, #264]	@ 0x108
 8001ec0:	693a      	ldr	r2, [r7, #16]
 8001ec2:	1ad3      	subs	r3, r2, r3
    if (buf->state != PACKET_STATE_WAIT_STX &&
 8001ec4:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8001ec8:	d908      	bls.n	8001edc <Protocol_ProcessByte+0x54>
        Protocol_ResetRxBuffer();
 8001eca:	f000 fa29 	bl	8002320 <Protocol_ResetRxBuffer>
        protocol_state.stats.timeout_errors++;
 8001ece:	4b5c      	ldr	r3, [pc, #368]	@ (8002040 <Protocol_ProcessByte+0x1b8>)
 8001ed0:	f8d3 3328 	ldr.w	r3, [r3, #808]	@ 0x328
 8001ed4:	3301      	adds	r3, #1
 8001ed6:	4a5a      	ldr	r2, [pc, #360]	@ (8002040 <Protocol_ProcessByte+0x1b8>)
 8001ed8:	f8c2 3328 	str.w	r3, [r2, #808]	@ 0x328
    }

    switch (buf->state) {
 8001edc:	697b      	ldr	r3, [r7, #20]
 8001ede:	f893 3105 	ldrb.w	r3, [r3, #261]	@ 0x105
 8001ee2:	2b05      	cmp	r3, #5
 8001ee4:	f200 80a1 	bhi.w	800202a <Protocol_ProcessByte+0x1a2>
 8001ee8:	a201      	add	r2, pc, #4	@ (adr r2, 8001ef0 <Protocol_ProcessByte+0x68>)
 8001eea:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001eee:	bf00      	nop
 8001ef0:	08001f09 	.word	0x08001f09
 8001ef4:	08001f29 	.word	0x08001f29
 8001ef8:	08001f39 	.word	0x08001f39
 8001efc:	08001f61 	.word	0x08001f61
 8001f00:	08001fb5 	.word	0x08001fb5
 8001f04:	08001fc7 	.word	0x08001fc7
        case PACKET_STATE_WAIT_STX:
            if (byte == PROTOCOL_STX) {
 8001f08:	79fb      	ldrb	r3, [r7, #7]
 8001f0a:	2b02      	cmp	r3, #2
 8001f0c:	f040 8090 	bne.w	8002030 <Protocol_ProcessByte+0x1a8>
                buf->packet.stx = byte;
 8001f10:	697b      	ldr	r3, [r7, #20]
 8001f12:	79fa      	ldrb	r2, [r7, #7]
 8001f14:	701a      	strb	r2, [r3, #0]
                buf->state = PACKET_STATE_WAIT_CMD;
 8001f16:	697b      	ldr	r3, [r7, #20]
 8001f18:	2201      	movs	r2, #1
 8001f1a:	f883 2105 	strb.w	r2, [r3, #261]	@ 0x105
                buf->timeout_timer = current_time;
 8001f1e:	697b      	ldr	r3, [r7, #20]
 8001f20:	693a      	ldr	r2, [r7, #16]
 8001f22:	f8c3 2108 	str.w	r2, [r3, #264]	@ 0x108
            }
            break;
 8001f26:	e083      	b.n	8002030 <Protocol_ProcessByte+0x1a8>

        case PACKET_STATE_WAIT_CMD:
            buf->packet.cmd = byte;
 8001f28:	697b      	ldr	r3, [r7, #20]
 8001f2a:	79fa      	ldrb	r2, [r7, #7]
 8001f2c:	705a      	strb	r2, [r3, #1]
            buf->state = PACKET_STATE_WAIT_LEN;
 8001f2e:	697b      	ldr	r3, [r7, #20]
 8001f30:	2202      	movs	r2, #2
 8001f32:	f883 2105 	strb.w	r2, [r3, #261]	@ 0x105
            break;
 8001f36:	e07e      	b.n	8002036 <Protocol_ProcessByte+0x1ae>

        case PACKET_STATE_WAIT_LEN:
            buf->packet.len = byte;
 8001f38:	697b      	ldr	r3, [r7, #20]
 8001f3a:	79fa      	ldrb	r2, [r7, #7]
 8001f3c:	709a      	strb	r2, [r3, #2]
            buf->data_index = 0;
 8001f3e:	697b      	ldr	r3, [r7, #20]
 8001f40:	2200      	movs	r2, #0
 8001f42:	f883 2106 	strb.w	r2, [r3, #262]	@ 0x106
            if (byte > 0) {
 8001f46:	79fb      	ldrb	r3, [r7, #7]
 8001f48:	2b00      	cmp	r3, #0
 8001f4a:	d004      	beq.n	8001f56 <Protocol_ProcessByte+0xce>
                buf->state = PACKET_STATE_WAIT_DATA;
 8001f4c:	697b      	ldr	r3, [r7, #20]
 8001f4e:	2203      	movs	r2, #3
 8001f50:	f883 2105 	strb.w	r2, [r3, #261]	@ 0x105
            } else {
                buf->state = PACKET_STATE_WAIT_CHK;
            }
            break;
 8001f54:	e06f      	b.n	8002036 <Protocol_ProcessByte+0x1ae>
                buf->state = PACKET_STATE_WAIT_CHK;
 8001f56:	697b      	ldr	r3, [r7, #20]
 8001f58:	2204      	movs	r2, #4
 8001f5a:	f883 2105 	strb.w	r2, [r3, #261]	@ 0x105
            break;
 8001f5e:	e06a      	b.n	8002036 <Protocol_ProcessByte+0x1ae>

        case PACKET_STATE_WAIT_DATA:
            if (buf->data_index < buf->packet.len) {
 8001f60:	697b      	ldr	r3, [r7, #20]
 8001f62:	f893 2106 	ldrb.w	r2, [r3, #262]	@ 0x106
 8001f66:	697b      	ldr	r3, [r7, #20]
 8001f68:	789b      	ldrb	r3, [r3, #2]
 8001f6a:	429a      	cmp	r2, r3
 8001f6c:	d218      	bcs.n	8001fa0 <Protocol_ProcessByte+0x118>
                buf->packet.data[buf->data_index++] = byte;
 8001f6e:	697b      	ldr	r3, [r7, #20]
 8001f70:	f893 3106 	ldrb.w	r3, [r3, #262]	@ 0x106
 8001f74:	1c5a      	adds	r2, r3, #1
 8001f76:	b2d1      	uxtb	r1, r2
 8001f78:	697a      	ldr	r2, [r7, #20]
 8001f7a:	f882 1106 	strb.w	r1, [r2, #262]	@ 0x106
 8001f7e:	461a      	mov	r2, r3
 8001f80:	697b      	ldr	r3, [r7, #20]
 8001f82:	4413      	add	r3, r2
 8001f84:	79fa      	ldrb	r2, [r7, #7]
 8001f86:	70da      	strb	r2, [r3, #3]
                if (buf->data_index >= buf->packet.len) {
 8001f88:	697b      	ldr	r3, [r7, #20]
 8001f8a:	f893 2106 	ldrb.w	r2, [r3, #262]	@ 0x106
 8001f8e:	697b      	ldr	r3, [r7, #20]
 8001f90:	789b      	ldrb	r3, [r3, #2]
 8001f92:	429a      	cmp	r2, r3
 8001f94:	d34e      	bcc.n	8002034 <Protocol_ProcessByte+0x1ac>
                    buf->state = PACKET_STATE_WAIT_CHK;
 8001f96:	697b      	ldr	r3, [r7, #20]
 8001f98:	2204      	movs	r2, #4
 8001f9a:	f883 2105 	strb.w	r2, [r3, #261]	@ 0x105
            } else {
                // Data overflow
                Protocol_ResetRxBuffer();
                protocol_state.stats.buffer_overruns++;
            }
            break;
 8001f9e:	e049      	b.n	8002034 <Protocol_ProcessByte+0x1ac>
                Protocol_ResetRxBuffer();
 8001fa0:	f000 f9be 	bl	8002320 <Protocol_ResetRxBuffer>
                protocol_state.stats.buffer_overruns++;
 8001fa4:	4b26      	ldr	r3, [pc, #152]	@ (8002040 <Protocol_ProcessByte+0x1b8>)
 8001fa6:	f8d3 332c 	ldr.w	r3, [r3, #812]	@ 0x32c
 8001faa:	3301      	adds	r3, #1
 8001fac:	4a24      	ldr	r2, [pc, #144]	@ (8002040 <Protocol_ProcessByte+0x1b8>)
 8001fae:	f8c2 332c 	str.w	r3, [r2, #812]	@ 0x32c
            break;
 8001fb2:	e03f      	b.n	8002034 <Protocol_ProcessByte+0x1ac>

        case PACKET_STATE_WAIT_CHK:
            buf->packet.checksum = byte;
 8001fb4:	697b      	ldr	r3, [r7, #20]
 8001fb6:	79fa      	ldrb	r2, [r7, #7]
 8001fb8:	f883 2103 	strb.w	r2, [r3, #259]	@ 0x103
            buf->state = PACKET_STATE_WAIT_ETX;
 8001fbc:	697b      	ldr	r3, [r7, #20]
 8001fbe:	2205      	movs	r2, #5
 8001fc0:	f883 2105 	strb.w	r2, [r3, #261]	@ 0x105
            break;
 8001fc4:	e037      	b.n	8002036 <Protocol_ProcessByte+0x1ae>

        case PACKET_STATE_WAIT_ETX:
            if (byte == PROTOCOL_ETX) {
 8001fc6:	79fb      	ldrb	r3, [r7, #7]
 8001fc8:	2b03      	cmp	r3, #3
 8001fca:	d12b      	bne.n	8002024 <Protocol_ProcessByte+0x19c>
                buf->packet.etx = byte;
 8001fcc:	697b      	ldr	r3, [r7, #20]
 8001fce:	79fa      	ldrb	r2, [r7, #7]
 8001fd0:	f883 2104 	strb.w	r2, [r3, #260]	@ 0x104
                buf->state = PACKET_STATE_COMPLETE;
 8001fd4:	697b      	ldr	r3, [r7, #20]
 8001fd6:	2206      	movs	r2, #6
 8001fd8:	f883 2105 	strb.w	r2, [r3, #261]	@ 0x105

                // Verify checksum
                uint8_t calc_checksum = Protocol_CalculateChecksum(&buf->packet);
 8001fdc:	697b      	ldr	r3, [r7, #20]
 8001fde:	4618      	mov	r0, r3
 8001fe0:	f000 f9b4 	bl	800234c <Protocol_CalculateChecksum>
 8001fe4:	4603      	mov	r3, r0
 8001fe6:	73fb      	strb	r3, [r7, #15]
                if (calc_checksum == buf->packet.checksum) {
 8001fe8:	697b      	ldr	r3, [r7, #20]
 8001fea:	f893 3103 	ldrb.w	r3, [r3, #259]	@ 0x103
 8001fee:	7bfa      	ldrb	r2, [r7, #15]
 8001ff0:	429a      	cmp	r2, r3
 8001ff2:	d10d      	bne.n	8002010 <Protocol_ProcessByte+0x188>
                    buf->packet_ready = true;
 8001ff4:	697b      	ldr	r3, [r7, #20]
 8001ff6:	2201      	movs	r2, #1
 8001ff8:	f883 210c 	strb.w	r2, [r3, #268]	@ 0x10c
                    protocol_state.stats.packets_received++;
 8001ffc:	4b10      	ldr	r3, [pc, #64]	@ (8002040 <Protocol_ProcessByte+0x1b8>)
 8001ffe:	f8d3 3320 	ldr.w	r3, [r3, #800]	@ 0x320
 8002002:	3301      	adds	r3, #1
 8002004:	4a0e      	ldr	r2, [pc, #56]	@ (8002040 <Protocol_ProcessByte+0x1b8>)
 8002006:	f8c2 3320 	str.w	r3, [r2, #800]	@ 0x320
                    Protocol_HandleCompletePacket();
 800200a:	f000 f9e5 	bl	80023d8 <Protocol_HandleCompletePacket>
                }
            } else {
                // Invalid ETX
                Protocol_ResetRxBuffer();
            }
            break;
 800200e:	e012      	b.n	8002036 <Protocol_ProcessByte+0x1ae>
                    protocol_state.stats.checksum_errors++;
 8002010:	4b0b      	ldr	r3, [pc, #44]	@ (8002040 <Protocol_ProcessByte+0x1b8>)
 8002012:	f8d3 3324 	ldr.w	r3, [r3, #804]	@ 0x324
 8002016:	3301      	adds	r3, #1
 8002018:	4a09      	ldr	r2, [pc, #36]	@ (8002040 <Protocol_ProcessByte+0x1b8>)
 800201a:	f8c2 3324 	str.w	r3, [r2, #804]	@ 0x324
                    Protocol_ResetRxBuffer();
 800201e:	f000 f97f 	bl	8002320 <Protocol_ResetRxBuffer>
            break;
 8002022:	e008      	b.n	8002036 <Protocol_ProcessByte+0x1ae>
                Protocol_ResetRxBuffer();
 8002024:	f000 f97c 	bl	8002320 <Protocol_ResetRxBuffer>
            break;
 8002028:	e005      	b.n	8002036 <Protocol_ProcessByte+0x1ae>

        default:
            Protocol_ResetRxBuffer();
 800202a:	f000 f979 	bl	8002320 <Protocol_ResetRxBuffer>
            break;
 800202e:	e002      	b.n	8002036 <Protocol_ProcessByte+0x1ae>
            break;
 8002030:	bf00      	nop
 8002032:	e000      	b.n	8002036 <Protocol_ProcessByte+0x1ae>
            break;
 8002034:	bf00      	nop
    }

    return PROTOCOL_OK;
 8002036:	2300      	movs	r3, #0
}
 8002038:	4618      	mov	r0, r3
 800203a:	3718      	adds	r7, #24
 800203c:	46bd      	mov	sp, r7
 800203e:	bd80      	pop	{r7, pc}
 8002040:	20000430 	.word	0x20000430

08002044 <Protocol_RegisterCallback>:

/**
 * @brief Register callback for received packets
 */
Protocol_Status_t Protocol_RegisterCallback(Protocol_Callback_t callback)
{
 8002044:	b480      	push	{r7}
 8002046:	b083      	sub	sp, #12
 8002048:	af00      	add	r7, sp, #0
 800204a:	6078      	str	r0, [r7, #4]
    if (!protocol_state.initialized) {
 800204c:	4b09      	ldr	r3, [pc, #36]	@ (8002074 <Protocol_RegisterCallback+0x30>)
 800204e:	f893 3334 	ldrb.w	r3, [r3, #820]	@ 0x334
 8002052:	f083 0301 	eor.w	r3, r3, #1
 8002056:	b2db      	uxtb	r3, r3
 8002058:	2b00      	cmp	r3, #0
 800205a:	d001      	beq.n	8002060 <Protocol_RegisterCallback+0x1c>
        return PROTOCOL_ERROR;
 800205c:	2301      	movs	r3, #1
 800205e:	e004      	b.n	800206a <Protocol_RegisterCallback+0x26>
    }

    protocol_state.callback = callback;
 8002060:	4a04      	ldr	r2, [pc, #16]	@ (8002074 <Protocol_RegisterCallback+0x30>)
 8002062:	687b      	ldr	r3, [r7, #4]
 8002064:	f8c2 3318 	str.w	r3, [r2, #792]	@ 0x318
    return PROTOCOL_OK;
 8002068:	2300      	movs	r3, #0
}
 800206a:	4618      	mov	r0, r3
 800206c:	370c      	adds	r7, #12
 800206e:	46bd      	mov	sp, r7
 8002070:	bc80      	pop	{r7}
 8002072:	4770      	bx	lr
 8002074:	20000430 	.word	0x20000430

08002078 <Protocol_SendAck>:

/**
 * @brief Send acknowledgment packet
 */
Protocol_Status_t Protocol_SendAck(Protocol_Command_t original_cmd, uint8_t status)
{
 8002078:	b580      	push	{r7, lr}
 800207a:	b084      	sub	sp, #16
 800207c:	af00      	add	r7, sp, #0
 800207e:	4603      	mov	r3, r0
 8002080:	460a      	mov	r2, r1
 8002082:	71fb      	strb	r3, [r7, #7]
 8002084:	4613      	mov	r3, r2
 8002086:	71bb      	strb	r3, [r7, #6]
    uint8_t ack_data[2] = {original_cmd, status};
 8002088:	79fb      	ldrb	r3, [r7, #7]
 800208a:	733b      	strb	r3, [r7, #12]
 800208c:	79bb      	ldrb	r3, [r7, #6]
 800208e:	737b      	strb	r3, [r7, #13]
    return Protocol_SendPacket(CMD_ACK, ack_data, sizeof(ack_data));
 8002090:	f107 030c 	add.w	r3, r7, #12
 8002094:	2202      	movs	r2, #2
 8002096:	4619      	mov	r1, r3
 8002098:	2008      	movs	r0, #8
 800209a:	f7ff fdf3 	bl	8001c84 <Protocol_SendPacket>
 800209e:	4603      	mov	r3, r0
}
 80020a0:	4618      	mov	r0, r3
 80020a2:	3710      	adds	r7, #16
 80020a4:	46bd      	mov	sp, r7
 80020a6:	bd80      	pop	{r7, pc}

080020a8 <Protocol_SendError>:

/**
 * @brief Send error packet
 */
Protocol_Status_t Protocol_SendError(uint8_t error_code, uint8_t* error_data, uint8_t error_len)
{
 80020a8:	b580      	push	{r7, lr}
 80020aa:	b0c2      	sub	sp, #264	@ 0x108
 80020ac:	af00      	add	r7, sp, #0
 80020ae:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80020b2:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80020b6:	6019      	str	r1, [r3, #0]
 80020b8:	4611      	mov	r1, r2
 80020ba:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80020be:	f2a3 1301 	subw	r3, r3, #257	@ 0x101
 80020c2:	4602      	mov	r2, r0
 80020c4:	701a      	strb	r2, [r3, #0]
 80020c6:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80020ca:	f5a3 7381 	sub.w	r3, r3, #258	@ 0x102
 80020ce:	460a      	mov	r2, r1
 80020d0:	701a      	strb	r2, [r3, #0]
    uint8_t err_packet[256];
    err_packet[0] = error_code;
 80020d2:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80020d6:	f5a3 7380 	sub.w	r3, r3, #256	@ 0x100
 80020da:	f507 7284 	add.w	r2, r7, #264	@ 0x108
 80020de:	f2a2 1201 	subw	r2, r2, #257	@ 0x101
 80020e2:	7812      	ldrb	r2, [r2, #0]
 80020e4:	701a      	strb	r2, [r3, #0]

    if (error_data && error_len > 0 && error_len < 255) {
 80020e6:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80020ea:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80020ee:	681b      	ldr	r3, [r3, #0]
 80020f0:	2b00      	cmp	r3, #0
 80020f2:	d029      	beq.n	8002148 <Protocol_SendError+0xa0>
 80020f4:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80020f8:	f5a3 7381 	sub.w	r3, r3, #258	@ 0x102
 80020fc:	781b      	ldrb	r3, [r3, #0]
 80020fe:	2b00      	cmp	r3, #0
 8002100:	d022      	beq.n	8002148 <Protocol_SendError+0xa0>
 8002102:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8002106:	f5a3 7381 	sub.w	r3, r3, #258	@ 0x102
 800210a:	781b      	ldrb	r3, [r3, #0]
 800210c:	2bff      	cmp	r3, #255	@ 0xff
 800210e:	d01b      	beq.n	8002148 <Protocol_SendError+0xa0>
        memcpy(&err_packet[1], error_data, error_len);
 8002110:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8002114:	f5a3 7381 	sub.w	r3, r3, #258	@ 0x102
 8002118:	7819      	ldrb	r1, [r3, #0]
 800211a:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800211e:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8002122:	f107 0208 	add.w	r2, r7, #8
 8002126:	1c50      	adds	r0, r2, #1
 8002128:	460a      	mov	r2, r1
 800212a:	6819      	ldr	r1, [r3, #0]
 800212c:	f003 fe5e 	bl	8005dec <memcpy>
        error_len += 1;
 8002130:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8002134:	f5a3 7381 	sub.w	r3, r3, #258	@ 0x102
 8002138:	f507 7284 	add.w	r2, r7, #264	@ 0x108
 800213c:	f5a2 7281 	sub.w	r2, r2, #258	@ 0x102
 8002140:	7812      	ldrb	r2, [r2, #0]
 8002142:	3201      	adds	r2, #1
 8002144:	701a      	strb	r2, [r3, #0]
 8002146:	e005      	b.n	8002154 <Protocol_SendError+0xac>
    } else {
        error_len = 1;
 8002148:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800214c:	f5a3 7381 	sub.w	r3, r3, #258	@ 0x102
 8002150:	2201      	movs	r2, #1
 8002152:	701a      	strb	r2, [r3, #0]
    }

    return Protocol_SendPacket(CMD_ERROR, err_packet, error_len);
 8002154:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8002158:	f5a3 7381 	sub.w	r3, r3, #258	@ 0x102
 800215c:	781a      	ldrb	r2, [r3, #0]
 800215e:	f107 0308 	add.w	r3, r7, #8
 8002162:	4619      	mov	r1, r3
 8002164:	20ff      	movs	r0, #255	@ 0xff
 8002166:	f7ff fd8d 	bl	8001c84 <Protocol_SendPacket>
 800216a:	4603      	mov	r3, r0
}
 800216c:	4618      	mov	r0, r3
 800216e:	f507 7784 	add.w	r7, r7, #264	@ 0x108
 8002172:	46bd      	mov	sp, r7
 8002174:	bd80      	pop	{r7, pc}
	...

08002178 <Protocol_SendHeartbeat>:

/**
 * @brief Send heartbeat packet
 */
Protocol_Status_t Protocol_SendHeartbeat(void)
{
 8002178:	b580      	push	{r7, lr}
 800217a:	b082      	sub	sp, #8
 800217c:	af00      	add	r7, sp, #0
    uint32_t uptime = HAL_GetTick() / 1000; // Convert to seconds
 800217e:	f000 fbab 	bl	80028d8 <HAL_GetTick>
 8002182:	4603      	mov	r3, r0
 8002184:	4a07      	ldr	r2, [pc, #28]	@ (80021a4 <Protocol_SendHeartbeat+0x2c>)
 8002186:	fba2 2303 	umull	r2, r3, r2, r3
 800218a:	099b      	lsrs	r3, r3, #6
 800218c:	607b      	str	r3, [r7, #4]
    return Protocol_SendPacket(CMD_HEARTBEAT, (uint8_t*)&uptime, sizeof(uptime));
 800218e:	1d3b      	adds	r3, r7, #4
 8002190:	2204      	movs	r2, #4
 8002192:	4619      	mov	r1, r3
 8002194:	2007      	movs	r0, #7
 8002196:	f7ff fd75 	bl	8001c84 <Protocol_SendPacket>
 800219a:	4603      	mov	r3, r0
}
 800219c:	4618      	mov	r0, r3
 800219e:	3708      	adds	r7, #8
 80021a0:	46bd      	mov	sp, r7
 80021a2:	bd80      	pop	{r7, pc}
 80021a4:	10624dd3 	.word	0x10624dd3

080021a8 <Protocol_Task>:

/**
 * @brief Process protocol timeouts and maintenance
 */
void Protocol_Task(void)
{
 80021a8:	b580      	push	{r7, lr}
 80021aa:	b082      	sub	sp, #8
 80021ac:	af00      	add	r7, sp, #0
    if (!protocol_state.initialized) {
 80021ae:	4b1b      	ldr	r3, [pc, #108]	@ (800221c <Protocol_Task+0x74>)
 80021b0:	f893 3334 	ldrb.w	r3, [r3, #820]	@ 0x334
 80021b4:	f083 0301 	eor.w	r3, r3, #1
 80021b8:	b2db      	uxtb	r3, r3
 80021ba:	2b00      	cmp	r3, #0
 80021bc:	d12a      	bne.n	8002214 <Protocol_Task+0x6c>
        return;
    }

    uint32_t current_time = HAL_GetTick();
 80021be:	f000 fb8b 	bl	80028d8 <HAL_GetTick>
 80021c2:	6078      	str	r0, [r7, #4]

    // Send periodic heartbeat
    if ((current_time - protocol_state.last_heartbeat) >= PROTOCOL_HEARTBEAT_INTERVAL_MS) {
 80021c4:	4b15      	ldr	r3, [pc, #84]	@ (800221c <Protocol_Task+0x74>)
 80021c6:	f8d3 3330 	ldr.w	r3, [r3, #816]	@ 0x330
 80021ca:	687a      	ldr	r2, [r7, #4]
 80021cc:	1ad3      	subs	r3, r2, r3
 80021ce:	f241 3287 	movw	r2, #4999	@ 0x1387
 80021d2:	4293      	cmp	r3, r2
 80021d4:	d905      	bls.n	80021e2 <Protocol_Task+0x3a>
        Protocol_SendHeartbeat();
 80021d6:	f7ff ffcf 	bl	8002178 <Protocol_SendHeartbeat>
        protocol_state.last_heartbeat = current_time;
 80021da:	4a10      	ldr	r2, [pc, #64]	@ (800221c <Protocol_Task+0x74>)
 80021dc:	687b      	ldr	r3, [r7, #4]
 80021de:	f8c2 3330 	str.w	r3, [r2, #816]	@ 0x330
    }

    // Check for RX timeout
    Packet_Buffer_t* buf = &protocol_state.rx_buffer;
 80021e2:	4b0e      	ldr	r3, [pc, #56]	@ (800221c <Protocol_Task+0x74>)
 80021e4:	603b      	str	r3, [r7, #0]
    if (buf->state != PACKET_STATE_WAIT_STX &&
 80021e6:	683b      	ldr	r3, [r7, #0]
 80021e8:	f893 3105 	ldrb.w	r3, [r3, #261]	@ 0x105
 80021ec:	2b00      	cmp	r3, #0
 80021ee:	d012      	beq.n	8002216 <Protocol_Task+0x6e>
        (current_time - buf->timeout_timer) > PROTOCOL_TIMEOUT_MS) {
 80021f0:	683b      	ldr	r3, [r7, #0]
 80021f2:	f8d3 3108 	ldr.w	r3, [r3, #264]	@ 0x108
 80021f6:	687a      	ldr	r2, [r7, #4]
 80021f8:	1ad3      	subs	r3, r2, r3
    if (buf->state != PACKET_STATE_WAIT_STX &&
 80021fa:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 80021fe:	d90a      	bls.n	8002216 <Protocol_Task+0x6e>
        Protocol_ResetRxBuffer();
 8002200:	f000 f88e 	bl	8002320 <Protocol_ResetRxBuffer>
        protocol_state.stats.timeout_errors++;
 8002204:	4b05      	ldr	r3, [pc, #20]	@ (800221c <Protocol_Task+0x74>)
 8002206:	f8d3 3328 	ldr.w	r3, [r3, #808]	@ 0x328
 800220a:	3301      	adds	r3, #1
 800220c:	4a03      	ldr	r2, [pc, #12]	@ (800221c <Protocol_Task+0x74>)
 800220e:	f8c2 3328 	str.w	r3, [r2, #808]	@ 0x328
 8002212:	e000      	b.n	8002216 <Protocol_Task+0x6e>
        return;
 8002214:	bf00      	nop
    }
}
 8002216:	3708      	adds	r7, #8
 8002218:	46bd      	mov	sp, r7
 800221a:	bd80      	pop	{r7, pc}
 800221c:	20000430 	.word	0x20000430

08002220 <Protocol_SendGameState>:

/**
 * @brief Send current game state
 */
Protocol_Status_t Protocol_SendGameState(const Game_State_Data_t* game_state)
{
 8002220:	b580      	push	{r7, lr}
 8002222:	b082      	sub	sp, #8
 8002224:	af00      	add	r7, sp, #0
 8002226:	6078      	str	r0, [r7, #4]
    if (!game_state) {
 8002228:	687b      	ldr	r3, [r7, #4]
 800222a:	2b00      	cmp	r3, #0
 800222c:	d101      	bne.n	8002232 <Protocol_SendGameState+0x12>
        return PROTOCOL_ERROR;
 800222e:	2301      	movs	r3, #1
 8002230:	e005      	b.n	800223e <Protocol_SendGameState+0x1e>
    }

    return Protocol_SendPacket(CMD_BOARD_STATE, (uint8_t*)game_state, sizeof(Game_State_Data_t));
 8002232:	2248      	movs	r2, #72	@ 0x48
 8002234:	6879      	ldr	r1, [r7, #4]
 8002236:	2001      	movs	r0, #1
 8002238:	f7ff fd24 	bl	8001c84 <Protocol_SendPacket>
 800223c:	4603      	mov	r3, r0
}
 800223e:	4618      	mov	r0, r3
 8002240:	3708      	adds	r7, #8
 8002242:	46bd      	mov	sp, r7
 8002244:	bd80      	pop	{r7, pc}

08002246 <Protocol_SendKeyEvent>:

/**
 * @brief Send key event
 */
Protocol_Status_t Protocol_SendKeyEvent(uint8_t row, uint8_t col, uint8_t state, uint8_t logical_key)
{
 8002246:	b590      	push	{r4, r7, lr}
 8002248:	b085      	sub	sp, #20
 800224a:	af00      	add	r7, sp, #0
 800224c:	4604      	mov	r4, r0
 800224e:	4608      	mov	r0, r1
 8002250:	4611      	mov	r1, r2
 8002252:	461a      	mov	r2, r3
 8002254:	4623      	mov	r3, r4
 8002256:	71fb      	strb	r3, [r7, #7]
 8002258:	4603      	mov	r3, r0
 800225a:	71bb      	strb	r3, [r7, #6]
 800225c:	460b      	mov	r3, r1
 800225e:	717b      	strb	r3, [r7, #5]
 8002260:	4613      	mov	r3, r2
 8002262:	713b      	strb	r3, [r7, #4]
    Key_Event_Data_t key_event = {
 8002264:	79fb      	ldrb	r3, [r7, #7]
 8002266:	723b      	strb	r3, [r7, #8]
 8002268:	79bb      	ldrb	r3, [r7, #6]
 800226a:	727b      	strb	r3, [r7, #9]
 800226c:	797b      	ldrb	r3, [r7, #5]
 800226e:	72bb      	strb	r3, [r7, #10]
 8002270:	793b      	ldrb	r3, [r7, #4]
 8002272:	72fb      	strb	r3, [r7, #11]
        .row = row,
        .col = col,
        .state = state,
        .logical_key = logical_key,
        .timestamp = HAL_GetTick()
 8002274:	f000 fb30 	bl	80028d8 <HAL_GetTick>
 8002278:	4603      	mov	r3, r0
    Key_Event_Data_t key_event = {
 800227a:	60fb      	str	r3, [r7, #12]
    };

    return Protocol_SendPacket(CMD_KEY_EVENT, (uint8_t*)&key_event, sizeof(Key_Event_Data_t));
 800227c:	f107 0308 	add.w	r3, r7, #8
 8002280:	2208      	movs	r2, #8
 8002282:	4619      	mov	r1, r3
 8002284:	200a      	movs	r0, #10
 8002286:	f7ff fcfd 	bl	8001c84 <Protocol_SendPacket>
 800228a:	4603      	mov	r3, r0
}
 800228c:	4618      	mov	r0, r3
 800228e:	3714      	adds	r7, #20
 8002290:	46bd      	mov	sp, r7
 8002292:	bd90      	pop	{r4, r7, pc}

08002294 <Protocol_SendSystemInfo>:

/**
 * @brief Send system information
 */
Protocol_Status_t Protocol_SendSystemInfo(void)
{
 8002294:	b580      	push	{r7, lr}
 8002296:	b086      	sub	sp, #24
 8002298:	af00      	add	r7, sp, #0
    System_Info_Data_t sys_info = {
        .uptime = HAL_GetTick() / 1000,
 800229a:	f000 fb1d 	bl	80028d8 <HAL_GetTick>
 800229e:	4603      	mov	r3, r0
 80022a0:	4a0e      	ldr	r2, [pc, #56]	@ (80022dc <Protocol_SendSystemInfo+0x48>)
 80022a2:	fba2 2303 	umull	r2, r3, r2, r3
 80022a6:	099b      	lsrs	r3, r3, #6
    System_Info_Data_t sys_info = {
 80022a8:	607b      	str	r3, [r7, #4]
 80022aa:	4b0d      	ldr	r3, [pc, #52]	@ (80022e0 <Protocol_SendSystemInfo+0x4c>)
 80022ac:	60bb      	str	r3, [r7, #8]
        .firmware_version = {FIRMWARE_VERSION_MAJOR, FIRMWARE_VERSION_MINOR,
                           FIRMWARE_VERSION_PATCH, FIRMWARE_VERSION_BUILD},
        .free_memory = Protocol_GetFreeMemory(),
 80022ae:	f000 f8ad 	bl	800240c <Protocol_GetFreeMemory>
 80022b2:	4603      	mov	r3, r0
    System_Info_Data_t sys_info = {
 80022b4:	60fb      	str	r3, [r7, #12]
        .cpu_usage = Protocol_GetCpuUsage(),
 80022b6:	f000 f8b1 	bl	800241c <Protocol_GetCpuUsage>
 80022ba:	4603      	mov	r3, r0
    System_Info_Data_t sys_info = {
 80022bc:	743b      	strb	r3, [r7, #16]
 80022be:	23c8      	movs	r3, #200	@ 0xc8
 80022c0:	827b      	strh	r3, [r7, #18]
 80022c2:	231e      	movs	r3, #30
 80022c4:	82bb      	strh	r3, [r7, #20]
        .keypad_scans = 200, // Approximate scans per second
        .led_updates = 30    // Approximate updates per second
    };

    return Protocol_SendPacket(CMD_SYSTEM_INFO, (uint8_t*)&sys_info, sizeof(System_Info_Data_t));
 80022c6:	1d3b      	adds	r3, r7, #4
 80022c8:	2214      	movs	r2, #20
 80022ca:	4619      	mov	r1, r3
 80022cc:	2005      	movs	r0, #5
 80022ce:	f7ff fcd9 	bl	8001c84 <Protocol_SendPacket>
 80022d2:	4603      	mov	r3, r0
}
 80022d4:	4618      	mov	r0, r3
 80022d6:	3718      	adds	r7, #24
 80022d8:	46bd      	mov	sp, r7
 80022da:	bd80      	pop	{r7, pc}
 80022dc:	10624dd3 	.word	0x10624dd3
 80022e0:	01000001 	.word	0x01000001

080022e4 <Protocol_UART_RxCallback>:

/**
 * @brief UART RX interrupt callback
 */
void Protocol_UART_RxCallback(UART_HandleTypeDef *huart)
{
 80022e4:	b580      	push	{r7, lr}
 80022e6:	b082      	sub	sp, #8
 80022e8:	af00      	add	r7, sp, #0
 80022ea:	6078      	str	r0, [r7, #4]
    if (huart == &huart1) {
 80022ec:	687b      	ldr	r3, [r7, #4]
 80022ee:	4a09      	ldr	r2, [pc, #36]	@ (8002314 <Protocol_UART_RxCallback+0x30>)
 80022f0:	4293      	cmp	r3, r2
 80022f2:	d10a      	bne.n	800230a <Protocol_UART_RxCallback+0x26>
        // Process the received byte
        Protocol_ProcessByte(protocol_state.rx_byte);
 80022f4:	4b08      	ldr	r3, [pc, #32]	@ (8002318 <Protocol_UART_RxCallback+0x34>)
 80022f6:	f893 3335 	ldrb.w	r3, [r3, #821]	@ 0x335
 80022fa:	4618      	mov	r0, r3
 80022fc:	f7ff fdc4 	bl	8001e88 <Protocol_ProcessByte>

        // Restart reception for next byte
        HAL_UART_Receive_IT(&huart1, &protocol_state.rx_byte, 1);
 8002300:	2201      	movs	r2, #1
 8002302:	4906      	ldr	r1, [pc, #24]	@ (800231c <Protocol_UART_RxCallback+0x38>)
 8002304:	4803      	ldr	r0, [pc, #12]	@ (8002314 <Protocol_UART_RxCallback+0x30>)
 8002306:	f002 ffb6 	bl	8005276 <HAL_UART_Receive_IT>
    }
}
 800230a:	bf00      	nop
 800230c:	3708      	adds	r7, #8
 800230e:	46bd      	mov	sp, r7
 8002310:	bd80      	pop	{r7, pc}
 8002312:	bf00      	nop
 8002314:	200002fc 	.word	0x200002fc
 8002318:	20000430 	.word	0x20000430
 800231c:	20000765 	.word	0x20000765

08002320 <Protocol_ResetRxBuffer>:

/**
 * @brief Reset reception buffer
 */
static void Protocol_ResetRxBuffer(void)
{
 8002320:	b580      	push	{r7, lr}
 8002322:	b082      	sub	sp, #8
 8002324:	af00      	add	r7, sp, #0
    Packet_Buffer_t* buf = &protocol_state.rx_buffer;
 8002326:	4b08      	ldr	r3, [pc, #32]	@ (8002348 <Protocol_ResetRxBuffer+0x28>)
 8002328:	607b      	str	r3, [r7, #4]
    memset(buf, 0, sizeof(Packet_Buffer_t));
 800232a:	f44f 7288 	mov.w	r2, #272	@ 0x110
 800232e:	2100      	movs	r1, #0
 8002330:	6878      	ldr	r0, [r7, #4]
 8002332:	f003 fd2f 	bl	8005d94 <memset>
    buf->state = PACKET_STATE_WAIT_STX;
 8002336:	687b      	ldr	r3, [r7, #4]
 8002338:	2200      	movs	r2, #0
 800233a:	f883 2105 	strb.w	r2, [r3, #261]	@ 0x105
}
 800233e:	bf00      	nop
 8002340:	3708      	adds	r7, #8
 8002342:	46bd      	mov	sp, r7
 8002344:	bd80      	pop	{r7, pc}
 8002346:	bf00      	nop
 8002348:	20000430 	.word	0x20000430

0800234c <Protocol_CalculateChecksum>:

/**
 * @brief Calculate packet checksum
 */
static uint8_t Protocol_CalculateChecksum(const Protocol_Packet_t* packet)
{
 800234c:	b480      	push	{r7}
 800234e:	b085      	sub	sp, #20
 8002350:	af00      	add	r7, sp, #0
 8002352:	6078      	str	r0, [r7, #4]
    uint8_t checksum = packet->cmd ^ packet->len;
 8002354:	687b      	ldr	r3, [r7, #4]
 8002356:	785a      	ldrb	r2, [r3, #1]
 8002358:	687b      	ldr	r3, [r7, #4]
 800235a:	789b      	ldrb	r3, [r3, #2]
 800235c:	4053      	eors	r3, r2
 800235e:	73fb      	strb	r3, [r7, #15]

    for (uint8_t i = 0; i < packet->len; i++) {
 8002360:	2300      	movs	r3, #0
 8002362:	73bb      	strb	r3, [r7, #14]
 8002364:	e009      	b.n	800237a <Protocol_CalculateChecksum+0x2e>
        checksum ^= packet->data[i];
 8002366:	7bbb      	ldrb	r3, [r7, #14]
 8002368:	687a      	ldr	r2, [r7, #4]
 800236a:	4413      	add	r3, r2
 800236c:	78da      	ldrb	r2, [r3, #3]
 800236e:	7bfb      	ldrb	r3, [r7, #15]
 8002370:	4053      	eors	r3, r2
 8002372:	73fb      	strb	r3, [r7, #15]
    for (uint8_t i = 0; i < packet->len; i++) {
 8002374:	7bbb      	ldrb	r3, [r7, #14]
 8002376:	3301      	adds	r3, #1
 8002378:	73bb      	strb	r3, [r7, #14]
 800237a:	687b      	ldr	r3, [r7, #4]
 800237c:	789b      	ldrb	r3, [r3, #2]
 800237e:	7bba      	ldrb	r2, [r7, #14]
 8002380:	429a      	cmp	r2, r3
 8002382:	d3f0      	bcc.n	8002366 <Protocol_CalculateChecksum+0x1a>
    }

    return checksum;
 8002384:	7bfb      	ldrb	r3, [r7, #15]
}
 8002386:	4618      	mov	r0, r3
 8002388:	3714      	adds	r7, #20
 800238a:	46bd      	mov	sp, r7
 800238c:	bc80      	pop	{r7}
 800238e:	4770      	bx	lr

08002390 <Protocol_TransmitBytes>:

/**
 * @brief Transmit bytes over UART
 */
static Protocol_Status_t Protocol_TransmitBytes(uint8_t* data, uint16_t len)
{
 8002390:	b580      	push	{r7, lr}
 8002392:	b084      	sub	sp, #16
 8002394:	af00      	add	r7, sp, #0
 8002396:	6078      	str	r0, [r7, #4]
 8002398:	460b      	mov	r3, r1
 800239a:	807b      	strh	r3, [r7, #2]
    if (!data || len == 0) {
 800239c:	687b      	ldr	r3, [r7, #4]
 800239e:	2b00      	cmp	r3, #0
 80023a0:	d002      	beq.n	80023a8 <Protocol_TransmitBytes+0x18>
 80023a2:	887b      	ldrh	r3, [r7, #2]
 80023a4:	2b00      	cmp	r3, #0
 80023a6:	d101      	bne.n	80023ac <Protocol_TransmitBytes+0x1c>
        return PROTOCOL_ERROR;
 80023a8:	2301      	movs	r3, #1
 80023aa:	e00e      	b.n	80023ca <Protocol_TransmitBytes+0x3a>
    }

    // Use blocking transmission for simplicity
    // In production, consider using DMA or interrupt-driven TX
    HAL_StatusTypeDef status = HAL_UART_Transmit(&huart1, data, len, 1000);
 80023ac:	887a      	ldrh	r2, [r7, #2]
 80023ae:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80023b2:	6879      	ldr	r1, [r7, #4]
 80023b4:	4807      	ldr	r0, [pc, #28]	@ (80023d4 <Protocol_TransmitBytes+0x44>)
 80023b6:	f002 fed3 	bl	8005160 <HAL_UART_Transmit>
 80023ba:	4603      	mov	r3, r0
 80023bc:	73fb      	strb	r3, [r7, #15]

    return (status == HAL_OK) ? PROTOCOL_OK : PROTOCOL_ERROR;
 80023be:	7bfb      	ldrb	r3, [r7, #15]
 80023c0:	2b00      	cmp	r3, #0
 80023c2:	bf14      	ite	ne
 80023c4:	2301      	movne	r3, #1
 80023c6:	2300      	moveq	r3, #0
 80023c8:	b2db      	uxtb	r3, r3
}
 80023ca:	4618      	mov	r0, r3
 80023cc:	3710      	adds	r7, #16
 80023ce:	46bd      	mov	sp, r7
 80023d0:	bd80      	pop	{r7, pc}
 80023d2:	bf00      	nop
 80023d4:	200002fc 	.word	0x200002fc

080023d8 <Protocol_HandleCompletePacket>:

/**
 * @brief Handle complete packet reception
 */
static void Protocol_HandleCompletePacket(void)
{
 80023d8:	b580      	push	{r7, lr}
 80023da:	b082      	sub	sp, #8
 80023dc:	af00      	add	r7, sp, #0
    if (protocol_state.callback) {
 80023de:	4b0a      	ldr	r3, [pc, #40]	@ (8002408 <Protocol_HandleCompletePacket+0x30>)
 80023e0:	f8d3 3318 	ldr.w	r3, [r3, #792]	@ 0x318
 80023e4:	2b00      	cmp	r3, #0
 80023e6:	d00b      	beq.n	8002400 <Protocol_HandleCompletePacket+0x28>
        Packet_Buffer_t* buf = &protocol_state.rx_buffer;
 80023e8:	4b07      	ldr	r3, [pc, #28]	@ (8002408 <Protocol_HandleCompletePacket+0x30>)
 80023ea:	607b      	str	r3, [r7, #4]
        protocol_state.callback((Protocol_Command_t)buf->packet.cmd,
 80023ec:	4b06      	ldr	r3, [pc, #24]	@ (8002408 <Protocol_HandleCompletePacket+0x30>)
 80023ee:	f8d3 3318 	ldr.w	r3, [r3, #792]	@ 0x318
 80023f2:	687a      	ldr	r2, [r7, #4]
 80023f4:	7850      	ldrb	r0, [r2, #1]
                              buf->packet.data,
 80023f6:	687a      	ldr	r2, [r7, #4]
 80023f8:	1cd1      	adds	r1, r2, #3
        protocol_state.callback((Protocol_Command_t)buf->packet.cmd,
 80023fa:	687a      	ldr	r2, [r7, #4]
 80023fc:	7892      	ldrb	r2, [r2, #2]
 80023fe:	4798      	blx	r3
                              buf->packet.len);
    }
}
 8002400:	bf00      	nop
 8002402:	3708      	adds	r7, #8
 8002404:	46bd      	mov	sp, r7
 8002406:	bd80      	pop	{r7, pc}
 8002408:	20000430 	.word	0x20000430

0800240c <Protocol_GetFreeMemory>:

/**
 * @brief Get approximate free memory (placeholder)
 */
static uint32_t Protocol_GetFreeMemory(void)
{
 800240c:	b480      	push	{r7}
 800240e:	af00      	add	r7, sp, #0
    // Simplified memory estimation
    // In production, implement proper heap monitoring
    return 1024; // Placeholder value
 8002410:	f44f 6380 	mov.w	r3, #1024	@ 0x400
}
 8002414:	4618      	mov	r0, r3
 8002416:	46bd      	mov	sp, r7
 8002418:	bc80      	pop	{r7}
 800241a:	4770      	bx	lr

0800241c <Protocol_GetCpuUsage>:

/**
 * @brief Get approximate CPU usage (placeholder)
 */
static uint8_t Protocol_GetCpuUsage(void)
{
 800241c:	b480      	push	{r7}
 800241e:	af00      	add	r7, sp, #0
    // Simplified CPU usage estimation
    // In production, implement proper CPU load monitoring
    return 25; // Placeholder value (25%)
 8002420:	2319      	movs	r3, #25
 8002422:	4618      	mov	r0, r3
 8002424:	46bd      	mov	sp, r7
 8002426:	bc80      	pop	{r7}
 8002428:	4770      	bx	lr
	...

0800242c <WS2812B_Init>:

/**
 * @brief Initialize WS2812B driver
 */
WS2812B_Status_t WS2812B_Init(void)
{
 800242c:	b580      	push	{r7, lr}
 800242e:	b082      	sub	sp, #8
 8002430:	af00      	add	r7, sp, #0
    /* Check if TIM2 and DMA are properly configured */
    if (htim2.Instance != TIM2) {
 8002432:	4b1c      	ldr	r3, [pc, #112]	@ (80024a4 <WS2812B_Init+0x78>)
 8002434:	681b      	ldr	r3, [r3, #0]
 8002436:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800243a:	d001      	beq.n	8002440 <WS2812B_Init+0x14>
        return WS2812B_ERROR;
 800243c:	2301      	movs	r3, #1
 800243e:	e02d      	b.n	800249c <WS2812B_Init+0x70>
    }

    /* Clear all buffers */
    memset(pwm_buffer, 0, sizeof(pwm_buffer));
 8002440:	f44f 6245 	mov.w	r2, #3152	@ 0xc50
 8002444:	2100      	movs	r1, #0
 8002446:	4818      	ldr	r0, [pc, #96]	@ (80024a8 <WS2812B_Init+0x7c>)
 8002448:	f003 fca4 	bl	8005d94 <memset>
    memset(led_buffer, 0, sizeof(led_buffer));
 800244c:	22c0      	movs	r2, #192	@ 0xc0
 800244e:	2100      	movs	r1, #0
 8002450:	4816      	ldr	r0, [pc, #88]	@ (80024ac <WS2812B_Init+0x80>)
 8002452:	f003 fc9f 	bl	8005d94 <memset>

    /* Initialize reset pulse at the end of buffer */
    for (uint16_t i = WS2812B_LED_COUNT * WS2812B_BITS_PER_LED; i < WS2812B_BUFFER_SIZE; i++) {
 8002456:	f44f 63c0 	mov.w	r3, #1536	@ 0x600
 800245a:	80fb      	strh	r3, [r7, #6]
 800245c:	e007      	b.n	800246e <WS2812B_Init+0x42>
        pwm_buffer[i] = WS2812B_RESET_VAL;
 800245e:	88fb      	ldrh	r3, [r7, #6]
 8002460:	4a11      	ldr	r2, [pc, #68]	@ (80024a8 <WS2812B_Init+0x7c>)
 8002462:	2100      	movs	r1, #0
 8002464:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
    for (uint16_t i = WS2812B_LED_COUNT * WS2812B_BITS_PER_LED; i < WS2812B_BUFFER_SIZE; i++) {
 8002468:	88fb      	ldrh	r3, [r7, #6]
 800246a:	3301      	adds	r3, #1
 800246c:	80fb      	strh	r3, [r7, #6]
 800246e:	88fb      	ldrh	r3, [r7, #6]
 8002470:	f5b3 6fc5 	cmp.w	r3, #1576	@ 0x628
 8002474:	d3f3      	bcc.n	800245e <WS2812B_Init+0x32>
    }

    /* Set driver state */
    ws2812b_state.brightness = WS2812B_DEFAULT_BRIGHTNESS;
 8002476:	4b0e      	ldr	r3, [pc, #56]	@ (80024b0 <WS2812B_Init+0x84>)
 8002478:	22ff      	movs	r2, #255	@ 0xff
 800247a:	701a      	strb	r2, [r3, #0]
    ws2812b_state.is_busy = 0;
 800247c:	4b0c      	ldr	r3, [pc, #48]	@ (80024b0 <WS2812B_Init+0x84>)
 800247e:	2200      	movs	r2, #0
 8002480:	705a      	strb	r2, [r3, #1]
    ws2812b_state.initialized = 1;
 8002482:	4b0b      	ldr	r3, [pc, #44]	@ (80024b0 <WS2812B_Init+0x84>)
 8002484:	2201      	movs	r2, #1
 8002486:	709a      	strb	r2, [r3, #2]

    /* Start PWM but don't start DMA yet */
    if (HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_1) != HAL_OK) {
 8002488:	2100      	movs	r1, #0
 800248a:	4806      	ldr	r0, [pc, #24]	@ (80024a4 <WS2812B_Init+0x78>)
 800248c:	f001 fc6e 	bl	8003d6c <HAL_TIM_PWM_Start>
 8002490:	4603      	mov	r3, r0
 8002492:	2b00      	cmp	r3, #0
 8002494:	d001      	beq.n	800249a <WS2812B_Init+0x6e>
        return WS2812B_ERROR;
 8002496:	2301      	movs	r3, #1
 8002498:	e000      	b.n	800249c <WS2812B_Init+0x70>
    }

    return WS2812B_OK;
 800249a:	2300      	movs	r3, #0
}
 800249c:	4618      	mov	r0, r3
 800249e:	3708      	adds	r7, #8
 80024a0:	46bd      	mov	sp, r7
 80024a2:	bd80      	pop	{r7, pc}
 80024a4:	20000270 	.word	0x20000270
 80024a8:	20000768 	.word	0x20000768
 80024ac:	200013b8 	.word	0x200013b8
 80024b0:	20000024 	.word	0x20000024

080024b4 <WS2812B_SetPixel>:

/**
 * @brief Set color of specific LED at row,col position
 */
WS2812B_Status_t WS2812B_SetPixel(uint8_t row, uint8_t col, RGB_Color_t color)
{
 80024b4:	b480      	push	{r7}
 80024b6:	b085      	sub	sp, #20
 80024b8:	af00      	add	r7, sp, #0
 80024ba:	4603      	mov	r3, r0
 80024bc:	603a      	str	r2, [r7, #0]
 80024be:	71fb      	strb	r3, [r7, #7]
 80024c0:	460b      	mov	r3, r1
 80024c2:	71bb      	strb	r3, [r7, #6]
    /* Check initialization */
    if (!ws2812b_state.initialized) {
 80024c4:	4b1a      	ldr	r3, [pc, #104]	@ (8002530 <WS2812B_SetPixel+0x7c>)
 80024c6:	789b      	ldrb	r3, [r3, #2]
 80024c8:	2b00      	cmp	r3, #0
 80024ca:	d101      	bne.n	80024d0 <WS2812B_SetPixel+0x1c>
        return WS2812B_ERROR;
 80024cc:	2301      	movs	r3, #1
 80024ce:	e02a      	b.n	8002526 <WS2812B_SetPixel+0x72>
    }

    /* Validate coordinates */
    if (!WS2812B_IS_VALID_COORD(row, col)) {
 80024d0:	79fb      	ldrb	r3, [r7, #7]
 80024d2:	2b07      	cmp	r3, #7
 80024d4:	d802      	bhi.n	80024dc <WS2812B_SetPixel+0x28>
 80024d6:	79bb      	ldrb	r3, [r7, #6]
 80024d8:	2b07      	cmp	r3, #7
 80024da:	d901      	bls.n	80024e0 <WS2812B_SetPixel+0x2c>
        return WS2812B_ERROR;
 80024dc:	2301      	movs	r3, #1
 80024de:	e022      	b.n	8002526 <WS2812B_SetPixel+0x72>
    }

    /* Convert to linear index */
    uint8_t index = WS2812B_GET_LED_INDEX(row, col);
 80024e0:	79fb      	ldrb	r3, [r7, #7]
 80024e2:	f003 0301 	and.w	r3, r3, #1
 80024e6:	b2db      	uxtb	r3, r3
 80024e8:	2b00      	cmp	r3, #0
 80024ea:	d106      	bne.n	80024fa <WS2812B_SetPixel+0x46>
 80024ec:	79fb      	ldrb	r3, [r7, #7]
 80024ee:	00db      	lsls	r3, r3, #3
 80024f0:	b2da      	uxtb	r2, r3
 80024f2:	79bb      	ldrb	r3, [r7, #6]
 80024f4:	4413      	add	r3, r2
 80024f6:	b2db      	uxtb	r3, r3
 80024f8:	e007      	b.n	800250a <WS2812B_SetPixel+0x56>
 80024fa:	79fb      	ldrb	r3, [r7, #7]
 80024fc:	00db      	lsls	r3, r3, #3
 80024fe:	b2da      	uxtb	r2, r3
 8002500:	79bb      	ldrb	r3, [r7, #6]
 8002502:	1ad3      	subs	r3, r2, r3
 8002504:	b2db      	uxtb	r3, r3
 8002506:	3307      	adds	r3, #7
 8002508:	b2db      	uxtb	r3, r3
 800250a:	73fb      	strb	r3, [r7, #15]

    /* Set color in buffer */
    led_buffer[index] = color;
 800250c:	7bfa      	ldrb	r2, [r7, #15]
 800250e:	4909      	ldr	r1, [pc, #36]	@ (8002534 <WS2812B_SetPixel+0x80>)
 8002510:	4613      	mov	r3, r2
 8002512:	005b      	lsls	r3, r3, #1
 8002514:	4413      	add	r3, r2
 8002516:	440b      	add	r3, r1
 8002518:	461a      	mov	r2, r3
 800251a:	463b      	mov	r3, r7
 800251c:	8819      	ldrh	r1, [r3, #0]
 800251e:	789b      	ldrb	r3, [r3, #2]
 8002520:	8011      	strh	r1, [r2, #0]
 8002522:	7093      	strb	r3, [r2, #2]

    return WS2812B_OK;
 8002524:	2300      	movs	r3, #0
}
 8002526:	4618      	mov	r0, r3
 8002528:	3714      	adds	r7, #20
 800252a:	46bd      	mov	sp, r7
 800252c:	bc80      	pop	{r7}
 800252e:	4770      	bx	lr
 8002530:	20000024 	.word	0x20000024
 8002534:	200013b8 	.word	0x200013b8

08002538 <WS2812B_Clear>:

/**
 * @brief Clear all LEDs
 */
WS2812B_Status_t WS2812B_Clear(void)
{
 8002538:	b580      	push	{r7, lr}
 800253a:	af00      	add	r7, sp, #0
    /* Check initialization */
    if (!ws2812b_state.initialized) {
 800253c:	4b06      	ldr	r3, [pc, #24]	@ (8002558 <WS2812B_Clear+0x20>)
 800253e:	789b      	ldrb	r3, [r3, #2]
 8002540:	2b00      	cmp	r3, #0
 8002542:	d101      	bne.n	8002548 <WS2812B_Clear+0x10>
        return WS2812B_ERROR;
 8002544:	2301      	movs	r3, #1
 8002546:	e005      	b.n	8002554 <WS2812B_Clear+0x1c>
    }

    /* Clear LED buffer */
    memset(led_buffer, 0, sizeof(led_buffer));
 8002548:	22c0      	movs	r2, #192	@ 0xc0
 800254a:	2100      	movs	r1, #0
 800254c:	4803      	ldr	r0, [pc, #12]	@ (800255c <WS2812B_Clear+0x24>)
 800254e:	f003 fc21 	bl	8005d94 <memset>

    return WS2812B_OK;
 8002552:	2300      	movs	r3, #0
}
 8002554:	4618      	mov	r0, r3
 8002556:	bd80      	pop	{r7, pc}
 8002558:	20000024 	.word	0x20000024
 800255c:	200013b8 	.word	0x200013b8

08002560 <WS2812B_Update>:

/**
 * @brief Update LED matrix display
 */
WS2812B_Status_t WS2812B_Update(void)
{
 8002560:	b580      	push	{r7, lr}
 8002562:	af00      	add	r7, sp, #0
    /* Check initialization */
    if (!ws2812b_state.initialized) {
 8002564:	4b11      	ldr	r3, [pc, #68]	@ (80025ac <WS2812B_Update+0x4c>)
 8002566:	789b      	ldrb	r3, [r3, #2]
 8002568:	2b00      	cmp	r3, #0
 800256a:	d101      	bne.n	8002570 <WS2812B_Update+0x10>
        return WS2812B_ERROR;
 800256c:	2301      	movs	r3, #1
 800256e:	e01a      	b.n	80025a6 <WS2812B_Update+0x46>
    }

    /* Check if DMA is busy */
    if (ws2812b_state.is_busy) {
 8002570:	4b0e      	ldr	r3, [pc, #56]	@ (80025ac <WS2812B_Update+0x4c>)
 8002572:	785b      	ldrb	r3, [r3, #1]
 8002574:	2b00      	cmp	r3, #0
 8002576:	d001      	beq.n	800257c <WS2812B_Update+0x1c>
        return WS2812B_BUSY;
 8002578:	2302      	movs	r3, #2
 800257a:	e014      	b.n	80025a6 <WS2812B_Update+0x46>
    }

    /* Convert RGB values to PWM data */
    WS2812B_Convert_RGB_to_PWM();
 800257c:	f000 f8b0 	bl	80026e0 <WS2812B_Convert_RGB_to_PWM>

    /* Set busy flag */
    ws2812b_state.is_busy = 1;
 8002580:	4b0a      	ldr	r3, [pc, #40]	@ (80025ac <WS2812B_Update+0x4c>)
 8002582:	2201      	movs	r2, #1
 8002584:	705a      	strb	r2, [r3, #1]

    /* Start DMA transfer */
    if (HAL_TIM_PWM_Start_DMA(&htim2, TIM_CHANNEL_1, (uint32_t*)pwm_buffer, WS2812B_BUFFER_SIZE) != HAL_OK) {
 8002586:	f44f 63c5 	mov.w	r3, #1576	@ 0x628
 800258a:	4a09      	ldr	r2, [pc, #36]	@ (80025b0 <WS2812B_Update+0x50>)
 800258c:	2100      	movs	r1, #0
 800258e:	4809      	ldr	r0, [pc, #36]	@ (80025b4 <WS2812B_Update+0x54>)
 8002590:	f001 fc8e 	bl	8003eb0 <HAL_TIM_PWM_Start_DMA>
 8002594:	4603      	mov	r3, r0
 8002596:	2b00      	cmp	r3, #0
 8002598:	d004      	beq.n	80025a4 <WS2812B_Update+0x44>
        ws2812b_state.is_busy = 0;
 800259a:	4b04      	ldr	r3, [pc, #16]	@ (80025ac <WS2812B_Update+0x4c>)
 800259c:	2200      	movs	r2, #0
 800259e:	705a      	strb	r2, [r3, #1]
        return WS2812B_ERROR;
 80025a0:	2301      	movs	r3, #1
 80025a2:	e000      	b.n	80025a6 <WS2812B_Update+0x46>
    }

    return WS2812B_OK;
 80025a4:	2300      	movs	r3, #0
}
 80025a6:	4618      	mov	r0, r3
 80025a8:	bd80      	pop	{r7, pc}
 80025aa:	bf00      	nop
 80025ac:	20000024 	.word	0x20000024
 80025b0:	20000768 	.word	0x20000768
 80025b4:	20000270 	.word	0x20000270

080025b8 <WS2812B_Fill>:

/**
 * @brief Fill entire matrix with single color
 */
WS2812B_Status_t WS2812B_Fill(RGB_Color_t color)
{
 80025b8:	b480      	push	{r7}
 80025ba:	b085      	sub	sp, #20
 80025bc:	af00      	add	r7, sp, #0
 80025be:	6078      	str	r0, [r7, #4]
    /* Check initialization */
    if (!ws2812b_state.initialized) {
 80025c0:	4b10      	ldr	r3, [pc, #64]	@ (8002604 <WS2812B_Fill+0x4c>)
 80025c2:	789b      	ldrb	r3, [r3, #2]
 80025c4:	2b00      	cmp	r3, #0
 80025c6:	d101      	bne.n	80025cc <WS2812B_Fill+0x14>
        return WS2812B_ERROR;
 80025c8:	2301      	movs	r3, #1
 80025ca:	e015      	b.n	80025f8 <WS2812B_Fill+0x40>
    }

    /* Fill all LEDs with the same color */
    for (uint8_t i = 0; i < WS2812B_LED_COUNT; i++) {
 80025cc:	2300      	movs	r3, #0
 80025ce:	73fb      	strb	r3, [r7, #15]
 80025d0:	e00e      	b.n	80025f0 <WS2812B_Fill+0x38>
        led_buffer[i] = color;
 80025d2:	7bfa      	ldrb	r2, [r7, #15]
 80025d4:	490c      	ldr	r1, [pc, #48]	@ (8002608 <WS2812B_Fill+0x50>)
 80025d6:	4613      	mov	r3, r2
 80025d8:	005b      	lsls	r3, r3, #1
 80025da:	4413      	add	r3, r2
 80025dc:	440b      	add	r3, r1
 80025de:	461a      	mov	r2, r3
 80025e0:	1d3b      	adds	r3, r7, #4
 80025e2:	8819      	ldrh	r1, [r3, #0]
 80025e4:	789b      	ldrb	r3, [r3, #2]
 80025e6:	8011      	strh	r1, [r2, #0]
 80025e8:	7093      	strb	r3, [r2, #2]
    for (uint8_t i = 0; i < WS2812B_LED_COUNT; i++) {
 80025ea:	7bfb      	ldrb	r3, [r7, #15]
 80025ec:	3301      	adds	r3, #1
 80025ee:	73fb      	strb	r3, [r7, #15]
 80025f0:	7bfb      	ldrb	r3, [r7, #15]
 80025f2:	2b3f      	cmp	r3, #63	@ 0x3f
 80025f4:	d9ed      	bls.n	80025d2 <WS2812B_Fill+0x1a>
    }

    return WS2812B_OK;
 80025f6:	2300      	movs	r3, #0
}
 80025f8:	4618      	mov	r0, r3
 80025fa:	3714      	adds	r7, #20
 80025fc:	46bd      	mov	sp, r7
 80025fe:	bc80      	pop	{r7}
 8002600:	4770      	bx	lr
 8002602:	bf00      	nop
 8002604:	20000024 	.word	0x20000024
 8002608:	200013b8 	.word	0x200013b8

0800260c <WS2812B_DMA_Complete_Callback>:

/**
 * @brief DMA transfer complete callback
 */
void WS2812B_DMA_Complete_Callback(DMA_HandleTypeDef *hdma)
{
 800260c:	b580      	push	{r7, lr}
 800260e:	b082      	sub	sp, #8
 8002610:	af00      	add	r7, sp, #0
 8002612:	6078      	str	r0, [r7, #4]
    /* Check if this is our DMA channel */
    if (hdma->Instance == DMA1_Channel1) {
 8002614:	687b      	ldr	r3, [r7, #4]
 8002616:	681b      	ldr	r3, [r3, #0]
 8002618:	4a06      	ldr	r2, [pc, #24]	@ (8002634 <WS2812B_DMA_Complete_Callback+0x28>)
 800261a:	4293      	cmp	r3, r2
 800261c:	d106      	bne.n	800262c <WS2812B_DMA_Complete_Callback+0x20>
        /* Stop PWM DMA */
        HAL_TIM_PWM_Stop_DMA(&htim2, TIM_CHANNEL_1);
 800261e:	2100      	movs	r1, #0
 8002620:	4805      	ldr	r0, [pc, #20]	@ (8002638 <WS2812B_DMA_Complete_Callback+0x2c>)
 8002622:	f001 fde7 	bl	80041f4 <HAL_TIM_PWM_Stop_DMA>

        /* Clear busy flag */
        ws2812b_state.is_busy = 0;
 8002626:	4b05      	ldr	r3, [pc, #20]	@ (800263c <WS2812B_DMA_Complete_Callback+0x30>)
 8002628:	2200      	movs	r2, #0
 800262a:	705a      	strb	r2, [r3, #1]
    }
}
 800262c:	bf00      	nop
 800262e:	3708      	adds	r7, #8
 8002630:	46bd      	mov	sp, r7
 8002632:	bd80      	pop	{r7, pc}
 8002634:	40020008 	.word	0x40020008
 8002638:	20000270 	.word	0x20000270
 800263c:	20000024 	.word	0x20000024

08002640 <WS2812B_Test_RGB_Pattern>:

/**
 * @brief Test function - Display RGB test pattern
 */
WS2812B_Status_t WS2812B_Test_RGB_Pattern(void)
{
 8002640:	b580      	push	{r7, lr}
 8002642:	b082      	sub	sp, #8
 8002644:	af00      	add	r7, sp, #0
    /* Check initialization */
    if (!ws2812b_state.initialized) {
 8002646:	4b25      	ldr	r3, [pc, #148]	@ (80026dc <WS2812B_Test_RGB_Pattern+0x9c>)
 8002648:	789b      	ldrb	r3, [r3, #2]
 800264a:	2b00      	cmp	r3, #0
 800264c:	d101      	bne.n	8002652 <WS2812B_Test_RGB_Pattern+0x12>
        return WS2812B_ERROR;
 800264e:	2301      	movs	r3, #1
 8002650:	e040      	b.n	80026d4 <WS2812B_Test_RGB_Pattern+0x94>
    }

    /* Create test pattern */
    for (uint8_t row = 0; row < WS2812B_LED_ROWS; row++) {
 8002652:	2300      	movs	r3, #0
 8002654:	71fb      	strb	r3, [r7, #7]
 8002656:	e037      	b.n	80026c8 <WS2812B_Test_RGB_Pattern+0x88>
        for (uint8_t col = 0; col < WS2812B_LED_COLS; col++) {
 8002658:	2300      	movs	r3, #0
 800265a:	71bb      	strb	r3, [r7, #6]
 800265c:	e02e      	b.n	80026bc <WS2812B_Test_RGB_Pattern+0x7c>
            RGB_Color_t color;

            if (row < 3) {
 800265e:	79fb      	ldrb	r3, [r7, #7]
 8002660:	2b02      	cmp	r3, #2
 8002662:	d80a      	bhi.n	800267a <WS2812B_Test_RGB_Pattern+0x3a>
                /* Red gradient */
                color.red = (col * 32) + 31;
 8002664:	79bb      	ldrb	r3, [r7, #6]
 8002666:	015b      	lsls	r3, r3, #5
 8002668:	b2db      	uxtb	r3, r3
 800266a:	331f      	adds	r3, #31
 800266c:	b2db      	uxtb	r3, r3
 800266e:	703b      	strb	r3, [r7, #0]
                color.green = 0;
 8002670:	2300      	movs	r3, #0
 8002672:	707b      	strb	r3, [r7, #1]
                color.blue = 0;
 8002674:	2300      	movs	r3, #0
 8002676:	70bb      	strb	r3, [r7, #2]
 8002678:	e017      	b.n	80026aa <WS2812B_Test_RGB_Pattern+0x6a>
            } else if (row < 6) {
 800267a:	79fb      	ldrb	r3, [r7, #7]
 800267c:	2b05      	cmp	r3, #5
 800267e:	d80a      	bhi.n	8002696 <WS2812B_Test_RGB_Pattern+0x56>
                /* Green gradient */
                color.red = 0;
 8002680:	2300      	movs	r3, #0
 8002682:	703b      	strb	r3, [r7, #0]
                color.green = (col * 32) + 31;
 8002684:	79bb      	ldrb	r3, [r7, #6]
 8002686:	015b      	lsls	r3, r3, #5
 8002688:	b2db      	uxtb	r3, r3
 800268a:	331f      	adds	r3, #31
 800268c:	b2db      	uxtb	r3, r3
 800268e:	707b      	strb	r3, [r7, #1]
                color.blue = 0;
 8002690:	2300      	movs	r3, #0
 8002692:	70bb      	strb	r3, [r7, #2]
 8002694:	e009      	b.n	80026aa <WS2812B_Test_RGB_Pattern+0x6a>
            } else {
                /* Blue gradient */
                color.red = 0;
 8002696:	2300      	movs	r3, #0
 8002698:	703b      	strb	r3, [r7, #0]
                color.green = 0;
 800269a:	2300      	movs	r3, #0
 800269c:	707b      	strb	r3, [r7, #1]
                color.blue = (col * 32) + 31;
 800269e:	79bb      	ldrb	r3, [r7, #6]
 80026a0:	015b      	lsls	r3, r3, #5
 80026a2:	b2db      	uxtb	r3, r3
 80026a4:	331f      	adds	r3, #31
 80026a6:	b2db      	uxtb	r3, r3
 80026a8:	70bb      	strb	r3, [r7, #2]
            }

            WS2812B_SetPixel(row, col, color);
 80026aa:	79b9      	ldrb	r1, [r7, #6]
 80026ac:	79fb      	ldrb	r3, [r7, #7]
 80026ae:	683a      	ldr	r2, [r7, #0]
 80026b0:	4618      	mov	r0, r3
 80026b2:	f7ff feff 	bl	80024b4 <WS2812B_SetPixel>
        for (uint8_t col = 0; col < WS2812B_LED_COLS; col++) {
 80026b6:	79bb      	ldrb	r3, [r7, #6]
 80026b8:	3301      	adds	r3, #1
 80026ba:	71bb      	strb	r3, [r7, #6]
 80026bc:	79bb      	ldrb	r3, [r7, #6]
 80026be:	2b07      	cmp	r3, #7
 80026c0:	d9cd      	bls.n	800265e <WS2812B_Test_RGB_Pattern+0x1e>
    for (uint8_t row = 0; row < WS2812B_LED_ROWS; row++) {
 80026c2:	79fb      	ldrb	r3, [r7, #7]
 80026c4:	3301      	adds	r3, #1
 80026c6:	71fb      	strb	r3, [r7, #7]
 80026c8:	79fb      	ldrb	r3, [r7, #7]
 80026ca:	2b07      	cmp	r3, #7
 80026cc:	d9c4      	bls.n	8002658 <WS2812B_Test_RGB_Pattern+0x18>
        }
    }

    return WS2812B_Update();
 80026ce:	f7ff ff47 	bl	8002560 <WS2812B_Update>
 80026d2:	4603      	mov	r3, r0
}
 80026d4:	4618      	mov	r0, r3
 80026d6:	3708      	adds	r7, #8
 80026d8:	46bd      	mov	sp, r7
 80026da:	bd80      	pop	{r7, pc}
 80026dc:	20000024 	.word	0x20000024

080026e0 <WS2812B_Convert_RGB_to_PWM>:

/**
 * @brief Convert RGB buffer to PWM data buffer
 */
static void WS2812B_Convert_RGB_to_PWM(void)
{
 80026e0:	b480      	push	{r7}
 80026e2:	b085      	sub	sp, #20
 80026e4:	af00      	add	r7, sp, #0
    uint16_t buffer_index = 0;
 80026e6:	2300      	movs	r3, #0
 80026e8:	81fb      	strh	r3, [r7, #14]

    /* Process each LED */
    for (uint8_t led = 0; led < WS2812B_LED_COUNT; led++) {
 80026ea:	2300      	movs	r3, #0
 80026ec:	737b      	strb	r3, [r7, #13]
 80026ee:	e066      	b.n	80027be <WS2812B_Convert_RGB_to_PWM+0xde>
        /* Apply brightness scaling */
        uint8_t red = APPLY_BRIGHTNESS(led_buffer[led].red, ws2812b_state.brightness);
 80026f0:	7b7a      	ldrb	r2, [r7, #13]
 80026f2:	4937      	ldr	r1, [pc, #220]	@ (80027d0 <WS2812B_Convert_RGB_to_PWM+0xf0>)
 80026f4:	4613      	mov	r3, r2
 80026f6:	005b      	lsls	r3, r3, #1
 80026f8:	4413      	add	r3, r2
 80026fa:	440b      	add	r3, r1
 80026fc:	781b      	ldrb	r3, [r3, #0]
 80026fe:	461a      	mov	r2, r3
 8002700:	4b34      	ldr	r3, [pc, #208]	@ (80027d4 <WS2812B_Convert_RGB_to_PWM+0xf4>)
 8002702:	781b      	ldrb	r3, [r3, #0]
 8002704:	fb02 f303 	mul.w	r3, r2, r3
 8002708:	121b      	asrs	r3, r3, #8
 800270a:	72bb      	strb	r3, [r7, #10]
        uint8_t green = APPLY_BRIGHTNESS(led_buffer[led].green, ws2812b_state.brightness);
 800270c:	7b7a      	ldrb	r2, [r7, #13]
 800270e:	4930      	ldr	r1, [pc, #192]	@ (80027d0 <WS2812B_Convert_RGB_to_PWM+0xf0>)
 8002710:	4613      	mov	r3, r2
 8002712:	005b      	lsls	r3, r3, #1
 8002714:	4413      	add	r3, r2
 8002716:	440b      	add	r3, r1
 8002718:	3301      	adds	r3, #1
 800271a:	781b      	ldrb	r3, [r3, #0]
 800271c:	461a      	mov	r2, r3
 800271e:	4b2d      	ldr	r3, [pc, #180]	@ (80027d4 <WS2812B_Convert_RGB_to_PWM+0xf4>)
 8002720:	781b      	ldrb	r3, [r3, #0]
 8002722:	fb02 f303 	mul.w	r3, r2, r3
 8002726:	121b      	asrs	r3, r3, #8
 8002728:	727b      	strb	r3, [r7, #9]
        uint8_t blue = APPLY_BRIGHTNESS(led_buffer[led].blue, ws2812b_state.brightness);
 800272a:	7b7a      	ldrb	r2, [r7, #13]
 800272c:	4928      	ldr	r1, [pc, #160]	@ (80027d0 <WS2812B_Convert_RGB_to_PWM+0xf0>)
 800272e:	4613      	mov	r3, r2
 8002730:	005b      	lsls	r3, r3, #1
 8002732:	4413      	add	r3, r2
 8002734:	440b      	add	r3, r1
 8002736:	3302      	adds	r3, #2
 8002738:	781b      	ldrb	r3, [r3, #0]
 800273a:	461a      	mov	r2, r3
 800273c:	4b25      	ldr	r3, [pc, #148]	@ (80027d4 <WS2812B_Convert_RGB_to_PWM+0xf4>)
 800273e:	781b      	ldrb	r3, [r3, #0]
 8002740:	fb02 f303 	mul.w	r3, r2, r3
 8002744:	121b      	asrs	r3, r3, #8
 8002746:	723b      	strb	r3, [r7, #8]

        /* WS2812B expects GRB order */
        uint8_t grb_data[3] = {green, red, blue};
 8002748:	7a7b      	ldrb	r3, [r7, #9]
 800274a:	713b      	strb	r3, [r7, #4]
 800274c:	7abb      	ldrb	r3, [r7, #10]
 800274e:	717b      	strb	r3, [r7, #5]
 8002750:	7a3b      	ldrb	r3, [r7, #8]
 8002752:	71bb      	strb	r3, [r7, #6]

        /* Convert each color component to PWM values */
        for (uint8_t color_byte = 0; color_byte < 3; color_byte++) {
 8002754:	2300      	movs	r3, #0
 8002756:	733b      	strb	r3, [r7, #12]
 8002758:	e02b      	b.n	80027b2 <WS2812B_Convert_RGB_to_PWM+0xd2>
            for (int8_t bit = 7; bit >= 0; bit--) {
 800275a:	2307      	movs	r3, #7
 800275c:	72fb      	strb	r3, [r7, #11]
 800275e:	e021      	b.n	80027a4 <WS2812B_Convert_RGB_to_PWM+0xc4>
                /* Check if bit is set */
                if (grb_data[color_byte] & (1 << bit)) {
 8002760:	7b3b      	ldrb	r3, [r7, #12]
 8002762:	3310      	adds	r3, #16
 8002764:	443b      	add	r3, r7
 8002766:	f813 3c0c 	ldrb.w	r3, [r3, #-12]
 800276a:	461a      	mov	r2, r3
 800276c:	f997 300b 	ldrsb.w	r3, [r7, #11]
 8002770:	fa42 f303 	asr.w	r3, r2, r3
 8002774:	f003 0301 	and.w	r3, r3, #1
 8002778:	2b00      	cmp	r3, #0
 800277a:	d005      	beq.n	8002788 <WS2812B_Convert_RGB_to_PWM+0xa8>
                    pwm_buffer[buffer_index] = WS2812B_LOGIC_1;  /* ~0.8s high */
 800277c:	89fb      	ldrh	r3, [r7, #14]
 800277e:	4a16      	ldr	r2, [pc, #88]	@ (80027d8 <WS2812B_Convert_RGB_to_PWM+0xf8>)
 8002780:	213a      	movs	r1, #58	@ 0x3a
 8002782:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
 8002786:	e004      	b.n	8002792 <WS2812B_Convert_RGB_to_PWM+0xb2>
                } else {
                    pwm_buffer[buffer_index] = WS2812B_LOGIC_0;  /* ~0.4s high */
 8002788:	89fb      	ldrh	r3, [r7, #14]
 800278a:	4a13      	ldr	r2, [pc, #76]	@ (80027d8 <WS2812B_Convert_RGB_to_PWM+0xf8>)
 800278c:	211d      	movs	r1, #29
 800278e:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
                }
                buffer_index++;
 8002792:	89fb      	ldrh	r3, [r7, #14]
 8002794:	3301      	adds	r3, #1
 8002796:	81fb      	strh	r3, [r7, #14]
            for (int8_t bit = 7; bit >= 0; bit--) {
 8002798:	f997 300b 	ldrsb.w	r3, [r7, #11]
 800279c:	b2db      	uxtb	r3, r3
 800279e:	3b01      	subs	r3, #1
 80027a0:	b2db      	uxtb	r3, r3
 80027a2:	72fb      	strb	r3, [r7, #11]
 80027a4:	f997 300b 	ldrsb.w	r3, [r7, #11]
 80027a8:	2b00      	cmp	r3, #0
 80027aa:	dad9      	bge.n	8002760 <WS2812B_Convert_RGB_to_PWM+0x80>
        for (uint8_t color_byte = 0; color_byte < 3; color_byte++) {
 80027ac:	7b3b      	ldrb	r3, [r7, #12]
 80027ae:	3301      	adds	r3, #1
 80027b0:	733b      	strb	r3, [r7, #12]
 80027b2:	7b3b      	ldrb	r3, [r7, #12]
 80027b4:	2b02      	cmp	r3, #2
 80027b6:	d9d0      	bls.n	800275a <WS2812B_Convert_RGB_to_PWM+0x7a>
    for (uint8_t led = 0; led < WS2812B_LED_COUNT; led++) {
 80027b8:	7b7b      	ldrb	r3, [r7, #13]
 80027ba:	3301      	adds	r3, #1
 80027bc:	737b      	strb	r3, [r7, #13]
 80027be:	7b7b      	ldrb	r3, [r7, #13]
 80027c0:	2b3f      	cmp	r3, #63	@ 0x3f
 80027c2:	d995      	bls.n	80026f0 <WS2812B_Convert_RGB_to_PWM+0x10>
            }
        }
    }

    /* Reset pulse is already set during initialization */
}
 80027c4:	bf00      	nop
 80027c6:	bf00      	nop
 80027c8:	3714      	adds	r7, #20
 80027ca:	46bd      	mov	sp, r7
 80027cc:	bc80      	pop	{r7}
 80027ce:	4770      	bx	lr
 80027d0:	200013b8 	.word	0x200013b8
 80027d4:	20000024 	.word	0x20000024
 80027d8:	20000768 	.word	0x20000768

080027dc <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Call the clock system initialization function.*/
    bl  SystemInit
 80027dc:	f7ff fa1e 	bl	8001c1c <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80027e0:	480b      	ldr	r0, [pc, #44]	@ (8002810 <LoopFillZerobss+0xe>)
  ldr r1, =_edata
 80027e2:	490c      	ldr	r1, [pc, #48]	@ (8002814 <LoopFillZerobss+0x12>)
  ldr r2, =_sidata
 80027e4:	4a0c      	ldr	r2, [pc, #48]	@ (8002818 <LoopFillZerobss+0x16>)
  movs r3, #0
 80027e6:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80027e8:	e002      	b.n	80027f0 <LoopCopyDataInit>

080027ea <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80027ea:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80027ec:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80027ee:	3304      	adds	r3, #4

080027f0 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80027f0:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80027f2:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80027f4:	d3f9      	bcc.n	80027ea <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80027f6:	4a09      	ldr	r2, [pc, #36]	@ (800281c <LoopFillZerobss+0x1a>)
  ldr r4, =_ebss
 80027f8:	4c09      	ldr	r4, [pc, #36]	@ (8002820 <LoopFillZerobss+0x1e>)
  movs r3, #0
 80027fa:	2300      	movs	r3, #0
  b LoopFillZerobss
 80027fc:	e001      	b.n	8002802 <LoopFillZerobss>

080027fe <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80027fe:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8002800:	3204      	adds	r2, #4

08002802 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8002802:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8002804:	d3fb      	bcc.n	80027fe <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8002806:	f003 facd 	bl	8005da4 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 800280a:	f7fe f81d 	bl	8000848 <main>
  bx lr
 800280e:	4770      	bx	lr
  ldr r0, =_sdata
 8002810:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8002814:	20000030 	.word	0x20000030
  ldr r2, =_sidata
 8002818:	08005f08 	.word	0x08005f08
  ldr r2, =_sbss
 800281c:	20000030 	.word	0x20000030
  ldr r4, =_ebss
 8002820:	2000147c 	.word	0x2000147c

08002824 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8002824:	e7fe      	b.n	8002824 <ADC1_2_IRQHandler>
	...

08002828 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002828:	b580      	push	{r7, lr}
 800282a:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 800282c:	4b08      	ldr	r3, [pc, #32]	@ (8002850 <HAL_Init+0x28>)
 800282e:	681b      	ldr	r3, [r3, #0]
 8002830:	4a07      	ldr	r2, [pc, #28]	@ (8002850 <HAL_Init+0x28>)
 8002832:	f043 0310 	orr.w	r3, r3, #16
 8002836:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002838:	2003      	movs	r0, #3
 800283a:	f000 f947 	bl	8002acc <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 800283e:	200f      	movs	r0, #15
 8002840:	f000 f808 	bl	8002854 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8002844:	f7ff f89a 	bl	800197c <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8002848:	2300      	movs	r3, #0
}
 800284a:	4618      	mov	r0, r3
 800284c:	bd80      	pop	{r7, pc}
 800284e:	bf00      	nop
 8002850:	40022000 	.word	0x40022000

08002854 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002854:	b580      	push	{r7, lr}
 8002856:	b082      	sub	sp, #8
 8002858:	af00      	add	r7, sp, #0
 800285a:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 800285c:	4b12      	ldr	r3, [pc, #72]	@ (80028a8 <HAL_InitTick+0x54>)
 800285e:	681a      	ldr	r2, [r3, #0]
 8002860:	4b12      	ldr	r3, [pc, #72]	@ (80028ac <HAL_InitTick+0x58>)
 8002862:	781b      	ldrb	r3, [r3, #0]
 8002864:	4619      	mov	r1, r3
 8002866:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800286a:	fbb3 f3f1 	udiv	r3, r3, r1
 800286e:	fbb2 f3f3 	udiv	r3, r2, r3
 8002872:	4618      	mov	r0, r3
 8002874:	f000 f95f 	bl	8002b36 <HAL_SYSTICK_Config>
 8002878:	4603      	mov	r3, r0
 800287a:	2b00      	cmp	r3, #0
 800287c:	d001      	beq.n	8002882 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 800287e:	2301      	movs	r3, #1
 8002880:	e00e      	b.n	80028a0 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8002882:	687b      	ldr	r3, [r7, #4]
 8002884:	2b0f      	cmp	r3, #15
 8002886:	d80a      	bhi.n	800289e <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8002888:	2200      	movs	r2, #0
 800288a:	6879      	ldr	r1, [r7, #4]
 800288c:	f04f 30ff 	mov.w	r0, #4294967295
 8002890:	f000 f927 	bl	8002ae2 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8002894:	4a06      	ldr	r2, [pc, #24]	@ (80028b0 <HAL_InitTick+0x5c>)
 8002896:	687b      	ldr	r3, [r7, #4]
 8002898:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 800289a:	2300      	movs	r3, #0
 800289c:	e000      	b.n	80028a0 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 800289e:	2301      	movs	r3, #1
}
 80028a0:	4618      	mov	r0, r3
 80028a2:	3708      	adds	r7, #8
 80028a4:	46bd      	mov	sp, r7
 80028a6:	bd80      	pop	{r7, pc}
 80028a8:	20000020 	.word	0x20000020
 80028ac:	2000002c 	.word	0x2000002c
 80028b0:	20000028 	.word	0x20000028

080028b4 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80028b4:	b480      	push	{r7}
 80028b6:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80028b8:	4b05      	ldr	r3, [pc, #20]	@ (80028d0 <HAL_IncTick+0x1c>)
 80028ba:	781b      	ldrb	r3, [r3, #0]
 80028bc:	461a      	mov	r2, r3
 80028be:	4b05      	ldr	r3, [pc, #20]	@ (80028d4 <HAL_IncTick+0x20>)
 80028c0:	681b      	ldr	r3, [r3, #0]
 80028c2:	4413      	add	r3, r2
 80028c4:	4a03      	ldr	r2, [pc, #12]	@ (80028d4 <HAL_IncTick+0x20>)
 80028c6:	6013      	str	r3, [r2, #0]
}
 80028c8:	bf00      	nop
 80028ca:	46bd      	mov	sp, r7
 80028cc:	bc80      	pop	{r7}
 80028ce:	4770      	bx	lr
 80028d0:	2000002c 	.word	0x2000002c
 80028d4:	20001478 	.word	0x20001478

080028d8 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80028d8:	b480      	push	{r7}
 80028da:	af00      	add	r7, sp, #0
  return uwTick;
 80028dc:	4b02      	ldr	r3, [pc, #8]	@ (80028e8 <HAL_GetTick+0x10>)
 80028de:	681b      	ldr	r3, [r3, #0]
}
 80028e0:	4618      	mov	r0, r3
 80028e2:	46bd      	mov	sp, r7
 80028e4:	bc80      	pop	{r7}
 80028e6:	4770      	bx	lr
 80028e8:	20001478 	.word	0x20001478

080028ec <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80028ec:	b580      	push	{r7, lr}
 80028ee:	b084      	sub	sp, #16
 80028f0:	af00      	add	r7, sp, #0
 80028f2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80028f4:	f7ff fff0 	bl	80028d8 <HAL_GetTick>
 80028f8:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80028fa:	687b      	ldr	r3, [r7, #4]
 80028fc:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80028fe:	68fb      	ldr	r3, [r7, #12]
 8002900:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002904:	d005      	beq.n	8002912 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8002906:	4b0a      	ldr	r3, [pc, #40]	@ (8002930 <HAL_Delay+0x44>)
 8002908:	781b      	ldrb	r3, [r3, #0]
 800290a:	461a      	mov	r2, r3
 800290c:	68fb      	ldr	r3, [r7, #12]
 800290e:	4413      	add	r3, r2
 8002910:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8002912:	bf00      	nop
 8002914:	f7ff ffe0 	bl	80028d8 <HAL_GetTick>
 8002918:	4602      	mov	r2, r0
 800291a:	68bb      	ldr	r3, [r7, #8]
 800291c:	1ad3      	subs	r3, r2, r3
 800291e:	68fa      	ldr	r2, [r7, #12]
 8002920:	429a      	cmp	r2, r3
 8002922:	d8f7      	bhi.n	8002914 <HAL_Delay+0x28>
  {
  }
}
 8002924:	bf00      	nop
 8002926:	bf00      	nop
 8002928:	3710      	adds	r7, #16
 800292a:	46bd      	mov	sp, r7
 800292c:	bd80      	pop	{r7, pc}
 800292e:	bf00      	nop
 8002930:	2000002c 	.word	0x2000002c

08002934 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002934:	b480      	push	{r7}
 8002936:	b085      	sub	sp, #20
 8002938:	af00      	add	r7, sp, #0
 800293a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 800293c:	687b      	ldr	r3, [r7, #4]
 800293e:	f003 0307 	and.w	r3, r3, #7
 8002942:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002944:	4b0c      	ldr	r3, [pc, #48]	@ (8002978 <__NVIC_SetPriorityGrouping+0x44>)
 8002946:	68db      	ldr	r3, [r3, #12]
 8002948:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800294a:	68ba      	ldr	r2, [r7, #8]
 800294c:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8002950:	4013      	ands	r3, r2
 8002952:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8002954:	68fb      	ldr	r3, [r7, #12]
 8002956:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002958:	68bb      	ldr	r3, [r7, #8]
 800295a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 800295c:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8002960:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002964:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8002966:	4a04      	ldr	r2, [pc, #16]	@ (8002978 <__NVIC_SetPriorityGrouping+0x44>)
 8002968:	68bb      	ldr	r3, [r7, #8]
 800296a:	60d3      	str	r3, [r2, #12]
}
 800296c:	bf00      	nop
 800296e:	3714      	adds	r7, #20
 8002970:	46bd      	mov	sp, r7
 8002972:	bc80      	pop	{r7}
 8002974:	4770      	bx	lr
 8002976:	bf00      	nop
 8002978:	e000ed00 	.word	0xe000ed00

0800297c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 800297c:	b480      	push	{r7}
 800297e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002980:	4b04      	ldr	r3, [pc, #16]	@ (8002994 <__NVIC_GetPriorityGrouping+0x18>)
 8002982:	68db      	ldr	r3, [r3, #12]
 8002984:	0a1b      	lsrs	r3, r3, #8
 8002986:	f003 0307 	and.w	r3, r3, #7
}
 800298a:	4618      	mov	r0, r3
 800298c:	46bd      	mov	sp, r7
 800298e:	bc80      	pop	{r7}
 8002990:	4770      	bx	lr
 8002992:	bf00      	nop
 8002994:	e000ed00 	.word	0xe000ed00

08002998 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002998:	b480      	push	{r7}
 800299a:	b083      	sub	sp, #12
 800299c:	af00      	add	r7, sp, #0
 800299e:	4603      	mov	r3, r0
 80029a0:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80029a2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80029a6:	2b00      	cmp	r3, #0
 80029a8:	db0b      	blt.n	80029c2 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80029aa:	79fb      	ldrb	r3, [r7, #7]
 80029ac:	f003 021f 	and.w	r2, r3, #31
 80029b0:	4906      	ldr	r1, [pc, #24]	@ (80029cc <__NVIC_EnableIRQ+0x34>)
 80029b2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80029b6:	095b      	lsrs	r3, r3, #5
 80029b8:	2001      	movs	r0, #1
 80029ba:	fa00 f202 	lsl.w	r2, r0, r2
 80029be:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 80029c2:	bf00      	nop
 80029c4:	370c      	adds	r7, #12
 80029c6:	46bd      	mov	sp, r7
 80029c8:	bc80      	pop	{r7}
 80029ca:	4770      	bx	lr
 80029cc:	e000e100 	.word	0xe000e100

080029d0 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80029d0:	b480      	push	{r7}
 80029d2:	b083      	sub	sp, #12
 80029d4:	af00      	add	r7, sp, #0
 80029d6:	4603      	mov	r3, r0
 80029d8:	6039      	str	r1, [r7, #0]
 80029da:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80029dc:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80029e0:	2b00      	cmp	r3, #0
 80029e2:	db0a      	blt.n	80029fa <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80029e4:	683b      	ldr	r3, [r7, #0]
 80029e6:	b2da      	uxtb	r2, r3
 80029e8:	490c      	ldr	r1, [pc, #48]	@ (8002a1c <__NVIC_SetPriority+0x4c>)
 80029ea:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80029ee:	0112      	lsls	r2, r2, #4
 80029f0:	b2d2      	uxtb	r2, r2
 80029f2:	440b      	add	r3, r1
 80029f4:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80029f8:	e00a      	b.n	8002a10 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80029fa:	683b      	ldr	r3, [r7, #0]
 80029fc:	b2da      	uxtb	r2, r3
 80029fe:	4908      	ldr	r1, [pc, #32]	@ (8002a20 <__NVIC_SetPriority+0x50>)
 8002a00:	79fb      	ldrb	r3, [r7, #7]
 8002a02:	f003 030f 	and.w	r3, r3, #15
 8002a06:	3b04      	subs	r3, #4
 8002a08:	0112      	lsls	r2, r2, #4
 8002a0a:	b2d2      	uxtb	r2, r2
 8002a0c:	440b      	add	r3, r1
 8002a0e:	761a      	strb	r2, [r3, #24]
}
 8002a10:	bf00      	nop
 8002a12:	370c      	adds	r7, #12
 8002a14:	46bd      	mov	sp, r7
 8002a16:	bc80      	pop	{r7}
 8002a18:	4770      	bx	lr
 8002a1a:	bf00      	nop
 8002a1c:	e000e100 	.word	0xe000e100
 8002a20:	e000ed00 	.word	0xe000ed00

08002a24 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002a24:	b480      	push	{r7}
 8002a26:	b089      	sub	sp, #36	@ 0x24
 8002a28:	af00      	add	r7, sp, #0
 8002a2a:	60f8      	str	r0, [r7, #12]
 8002a2c:	60b9      	str	r1, [r7, #8]
 8002a2e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002a30:	68fb      	ldr	r3, [r7, #12]
 8002a32:	f003 0307 	and.w	r3, r3, #7
 8002a36:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002a38:	69fb      	ldr	r3, [r7, #28]
 8002a3a:	f1c3 0307 	rsb	r3, r3, #7
 8002a3e:	2b04      	cmp	r3, #4
 8002a40:	bf28      	it	cs
 8002a42:	2304      	movcs	r3, #4
 8002a44:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002a46:	69fb      	ldr	r3, [r7, #28]
 8002a48:	3304      	adds	r3, #4
 8002a4a:	2b06      	cmp	r3, #6
 8002a4c:	d902      	bls.n	8002a54 <NVIC_EncodePriority+0x30>
 8002a4e:	69fb      	ldr	r3, [r7, #28]
 8002a50:	3b03      	subs	r3, #3
 8002a52:	e000      	b.n	8002a56 <NVIC_EncodePriority+0x32>
 8002a54:	2300      	movs	r3, #0
 8002a56:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002a58:	f04f 32ff 	mov.w	r2, #4294967295
 8002a5c:	69bb      	ldr	r3, [r7, #24]
 8002a5e:	fa02 f303 	lsl.w	r3, r2, r3
 8002a62:	43da      	mvns	r2, r3
 8002a64:	68bb      	ldr	r3, [r7, #8]
 8002a66:	401a      	ands	r2, r3
 8002a68:	697b      	ldr	r3, [r7, #20]
 8002a6a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002a6c:	f04f 31ff 	mov.w	r1, #4294967295
 8002a70:	697b      	ldr	r3, [r7, #20]
 8002a72:	fa01 f303 	lsl.w	r3, r1, r3
 8002a76:	43d9      	mvns	r1, r3
 8002a78:	687b      	ldr	r3, [r7, #4]
 8002a7a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002a7c:	4313      	orrs	r3, r2
         );
}
 8002a7e:	4618      	mov	r0, r3
 8002a80:	3724      	adds	r7, #36	@ 0x24
 8002a82:	46bd      	mov	sp, r7
 8002a84:	bc80      	pop	{r7}
 8002a86:	4770      	bx	lr

08002a88 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8002a88:	b580      	push	{r7, lr}
 8002a8a:	b082      	sub	sp, #8
 8002a8c:	af00      	add	r7, sp, #0
 8002a8e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002a90:	687b      	ldr	r3, [r7, #4]
 8002a92:	3b01      	subs	r3, #1
 8002a94:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8002a98:	d301      	bcc.n	8002a9e <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8002a9a:	2301      	movs	r3, #1
 8002a9c:	e00f      	b.n	8002abe <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8002a9e:	4a0a      	ldr	r2, [pc, #40]	@ (8002ac8 <SysTick_Config+0x40>)
 8002aa0:	687b      	ldr	r3, [r7, #4]
 8002aa2:	3b01      	subs	r3, #1
 8002aa4:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8002aa6:	210f      	movs	r1, #15
 8002aa8:	f04f 30ff 	mov.w	r0, #4294967295
 8002aac:	f7ff ff90 	bl	80029d0 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002ab0:	4b05      	ldr	r3, [pc, #20]	@ (8002ac8 <SysTick_Config+0x40>)
 8002ab2:	2200      	movs	r2, #0
 8002ab4:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8002ab6:	4b04      	ldr	r3, [pc, #16]	@ (8002ac8 <SysTick_Config+0x40>)
 8002ab8:	2207      	movs	r2, #7
 8002aba:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8002abc:	2300      	movs	r3, #0
}
 8002abe:	4618      	mov	r0, r3
 8002ac0:	3708      	adds	r7, #8
 8002ac2:	46bd      	mov	sp, r7
 8002ac4:	bd80      	pop	{r7, pc}
 8002ac6:	bf00      	nop
 8002ac8:	e000e010 	.word	0xe000e010

08002acc <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002acc:	b580      	push	{r7, lr}
 8002ace:	b082      	sub	sp, #8
 8002ad0:	af00      	add	r7, sp, #0
 8002ad2:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002ad4:	6878      	ldr	r0, [r7, #4]
 8002ad6:	f7ff ff2d 	bl	8002934 <__NVIC_SetPriorityGrouping>
}
 8002ada:	bf00      	nop
 8002adc:	3708      	adds	r7, #8
 8002ade:	46bd      	mov	sp, r7
 8002ae0:	bd80      	pop	{r7, pc}

08002ae2 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8002ae2:	b580      	push	{r7, lr}
 8002ae4:	b086      	sub	sp, #24
 8002ae6:	af00      	add	r7, sp, #0
 8002ae8:	4603      	mov	r3, r0
 8002aea:	60b9      	str	r1, [r7, #8]
 8002aec:	607a      	str	r2, [r7, #4]
 8002aee:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8002af0:	2300      	movs	r3, #0
 8002af2:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8002af4:	f7ff ff42 	bl	800297c <__NVIC_GetPriorityGrouping>
 8002af8:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002afa:	687a      	ldr	r2, [r7, #4]
 8002afc:	68b9      	ldr	r1, [r7, #8]
 8002afe:	6978      	ldr	r0, [r7, #20]
 8002b00:	f7ff ff90 	bl	8002a24 <NVIC_EncodePriority>
 8002b04:	4602      	mov	r2, r0
 8002b06:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002b0a:	4611      	mov	r1, r2
 8002b0c:	4618      	mov	r0, r3
 8002b0e:	f7ff ff5f 	bl	80029d0 <__NVIC_SetPriority>
}
 8002b12:	bf00      	nop
 8002b14:	3718      	adds	r7, #24
 8002b16:	46bd      	mov	sp, r7
 8002b18:	bd80      	pop	{r7, pc}

08002b1a <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002b1a:	b580      	push	{r7, lr}
 8002b1c:	b082      	sub	sp, #8
 8002b1e:	af00      	add	r7, sp, #0
 8002b20:	4603      	mov	r3, r0
 8002b22:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002b24:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002b28:	4618      	mov	r0, r3
 8002b2a:	f7ff ff35 	bl	8002998 <__NVIC_EnableIRQ>
}
 8002b2e:	bf00      	nop
 8002b30:	3708      	adds	r7, #8
 8002b32:	46bd      	mov	sp, r7
 8002b34:	bd80      	pop	{r7, pc}

08002b36 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8002b36:	b580      	push	{r7, lr}
 8002b38:	b082      	sub	sp, #8
 8002b3a:	af00      	add	r7, sp, #0
 8002b3c:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8002b3e:	6878      	ldr	r0, [r7, #4]
 8002b40:	f7ff ffa2 	bl	8002a88 <SysTick_Config>
 8002b44:	4603      	mov	r3, r0
}
 8002b46:	4618      	mov	r0, r3
 8002b48:	3708      	adds	r7, #8
 8002b4a:	46bd      	mov	sp, r7
 8002b4c:	bd80      	pop	{r7, pc}
	...

08002b50 <HAL_DMA_Init>:
  * @param  hdma: Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8002b50:	b480      	push	{r7}
 8002b52:	b085      	sub	sp, #20
 8002b54:	af00      	add	r7, sp, #0
 8002b56:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8002b58:	2300      	movs	r3, #0
 8002b5a:	60fb      	str	r3, [r7, #12]

  /* Check the DMA handle allocation */
  if(hdma == NULL)
 8002b5c:	687b      	ldr	r3, [r7, #4]
 8002b5e:	2b00      	cmp	r3, #0
 8002b60:	d101      	bne.n	8002b66 <HAL_DMA_Init+0x16>
  {
    return HAL_ERROR;
 8002b62:	2301      	movs	r3, #1
 8002b64:	e043      	b.n	8002bee <HAL_DMA_Init+0x9e>
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2;
    hdma->DmaBaseAddress = DMA2;
  }
#else
  /* DMA1 */
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
 8002b66:	687b      	ldr	r3, [r7, #4]
 8002b68:	681b      	ldr	r3, [r3, #0]
 8002b6a:	461a      	mov	r2, r3
 8002b6c:	4b22      	ldr	r3, [pc, #136]	@ (8002bf8 <HAL_DMA_Init+0xa8>)
 8002b6e:	4413      	add	r3, r2
 8002b70:	4a22      	ldr	r2, [pc, #136]	@ (8002bfc <HAL_DMA_Init+0xac>)
 8002b72:	fba2 2303 	umull	r2, r3, r2, r3
 8002b76:	091b      	lsrs	r3, r3, #4
 8002b78:	009a      	lsls	r2, r3, #2
 8002b7a:	687b      	ldr	r3, [r7, #4]
 8002b7c:	641a      	str	r2, [r3, #64]	@ 0x40
  hdma->DmaBaseAddress = DMA1;
 8002b7e:	687b      	ldr	r3, [r7, #4]
 8002b80:	4a1f      	ldr	r2, [pc, #124]	@ (8002c00 <HAL_DMA_Init+0xb0>)
 8002b82:	63da      	str	r2, [r3, #60]	@ 0x3c
#endif /* DMA2 */

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8002b84:	687b      	ldr	r3, [r7, #4]
 8002b86:	2202      	movs	r2, #2
 8002b88:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 8002b8c:	687b      	ldr	r3, [r7, #4]
 8002b8e:	681b      	ldr	r3, [r3, #0]
 8002b90:	681b      	ldr	r3, [r3, #0]
 8002b92:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC and DIR bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
 8002b94:	68fb      	ldr	r3, [r7, #12]
 8002b96:	f423 537f 	bic.w	r3, r3, #16320	@ 0x3fc0
 8002b9a:	f023 0330 	bic.w	r3, r3, #48	@ 0x30
 8002b9e:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   | \
                      DMA_CCR_DIR));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 8002ba0:	687b      	ldr	r3, [r7, #4]
 8002ba2:	685a      	ldr	r2, [r3, #4]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002ba4:	687b      	ldr	r3, [r7, #4]
 8002ba6:	689b      	ldr	r3, [r3, #8]
  tmp |=  hdma->Init.Direction        |
 8002ba8:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002baa:	687b      	ldr	r3, [r7, #4]
 8002bac:	68db      	ldr	r3, [r3, #12]
 8002bae:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002bb0:	687b      	ldr	r3, [r7, #4]
 8002bb2:	691b      	ldr	r3, [r3, #16]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002bb4:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002bb6:	687b      	ldr	r3, [r7, #4]
 8002bb8:	695b      	ldr	r3, [r3, #20]
 8002bba:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8002bbc:	687b      	ldr	r3, [r7, #4]
 8002bbe:	699b      	ldr	r3, [r3, #24]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002bc0:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8002bc2:	687b      	ldr	r3, [r7, #4]
 8002bc4:	69db      	ldr	r3, [r3, #28]
 8002bc6:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 8002bc8:	68fa      	ldr	r2, [r7, #12]
 8002bca:	4313      	orrs	r3, r2
 8002bcc:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 8002bce:	687b      	ldr	r3, [r7, #4]
 8002bd0:	681b      	ldr	r3, [r3, #0]
 8002bd2:	68fa      	ldr	r2, [r7, #12]
 8002bd4:	601a      	str	r2, [r3, #0]

  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8002bd6:	687b      	ldr	r3, [r7, #4]
 8002bd8:	2200      	movs	r2, #0
 8002bda:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 8002bdc:	687b      	ldr	r3, [r7, #4]
 8002bde:	2201      	movs	r2, #1
 8002be0:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 8002be4:	687b      	ldr	r3, [r7, #4]
 8002be6:	2200      	movs	r2, #0
 8002be8:	f883 2020 	strb.w	r2, [r3, #32]

  return HAL_OK;
 8002bec:	2300      	movs	r3, #0
}
 8002bee:	4618      	mov	r0, r3
 8002bf0:	3714      	adds	r7, #20
 8002bf2:	46bd      	mov	sp, r7
 8002bf4:	bc80      	pop	{r7}
 8002bf6:	4770      	bx	lr
 8002bf8:	bffdfff8 	.word	0xbffdfff8
 8002bfc:	cccccccd 	.word	0xcccccccd
 8002c00:	40020000 	.word	0x40020000

08002c04 <HAL_DMA_Start_IT>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8002c04:	b580      	push	{r7, lr}
 8002c06:	b086      	sub	sp, #24
 8002c08:	af00      	add	r7, sp, #0
 8002c0a:	60f8      	str	r0, [r7, #12]
 8002c0c:	60b9      	str	r1, [r7, #8]
 8002c0e:	607a      	str	r2, [r7, #4]
 8002c10:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8002c12:	2300      	movs	r3, #0
 8002c14:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 8002c16:	68fb      	ldr	r3, [r7, #12]
 8002c18:	f893 3020 	ldrb.w	r3, [r3, #32]
 8002c1c:	2b01      	cmp	r3, #1
 8002c1e:	d101      	bne.n	8002c24 <HAL_DMA_Start_IT+0x20>
 8002c20:	2302      	movs	r3, #2
 8002c22:	e04b      	b.n	8002cbc <HAL_DMA_Start_IT+0xb8>
 8002c24:	68fb      	ldr	r3, [r7, #12]
 8002c26:	2201      	movs	r2, #1
 8002c28:	f883 2020 	strb.w	r2, [r3, #32]
  
  if(HAL_DMA_STATE_READY == hdma->State)
 8002c2c:	68fb      	ldr	r3, [r7, #12]
 8002c2e:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 8002c32:	b2db      	uxtb	r3, r3
 8002c34:	2b01      	cmp	r3, #1
 8002c36:	d13a      	bne.n	8002cae <HAL_DMA_Start_IT+0xaa>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8002c38:	68fb      	ldr	r3, [r7, #12]
 8002c3a:	2202      	movs	r2, #2
 8002c3c:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8002c40:	68fb      	ldr	r3, [r7, #12]
 8002c42:	2200      	movs	r2, #0
 8002c44:	639a      	str	r2, [r3, #56]	@ 0x38
    
    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 8002c46:	68fb      	ldr	r3, [r7, #12]
 8002c48:	681b      	ldr	r3, [r3, #0]
 8002c4a:	681a      	ldr	r2, [r3, #0]
 8002c4c:	68fb      	ldr	r3, [r7, #12]
 8002c4e:	681b      	ldr	r3, [r3, #0]
 8002c50:	f022 0201 	bic.w	r2, r2, #1
 8002c54:	601a      	str	r2, [r3, #0]
    
    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8002c56:	683b      	ldr	r3, [r7, #0]
 8002c58:	687a      	ldr	r2, [r7, #4]
 8002c5a:	68b9      	ldr	r1, [r7, #8]
 8002c5c:	68f8      	ldr	r0, [r7, #12]
 8002c5e:	f000 f9eb 	bl	8003038 <DMA_SetConfig>
    
    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if(NULL != hdma->XferHalfCpltCallback)
 8002c62:	68fb      	ldr	r3, [r7, #12]
 8002c64:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002c66:	2b00      	cmp	r3, #0
 8002c68:	d008      	beq.n	8002c7c <HAL_DMA_Start_IT+0x78>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8002c6a:	68fb      	ldr	r3, [r7, #12]
 8002c6c:	681b      	ldr	r3, [r3, #0]
 8002c6e:	681a      	ldr	r2, [r3, #0]
 8002c70:	68fb      	ldr	r3, [r7, #12]
 8002c72:	681b      	ldr	r3, [r3, #0]
 8002c74:	f042 020e 	orr.w	r2, r2, #14
 8002c78:	601a      	str	r2, [r3, #0]
 8002c7a:	e00f      	b.n	8002c9c <HAL_DMA_Start_IT+0x98>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8002c7c:	68fb      	ldr	r3, [r7, #12]
 8002c7e:	681b      	ldr	r3, [r3, #0]
 8002c80:	681a      	ldr	r2, [r3, #0]
 8002c82:	68fb      	ldr	r3, [r7, #12]
 8002c84:	681b      	ldr	r3, [r3, #0]
 8002c86:	f022 0204 	bic.w	r2, r2, #4
 8002c8a:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 8002c8c:	68fb      	ldr	r3, [r7, #12]
 8002c8e:	681b      	ldr	r3, [r3, #0]
 8002c90:	681a      	ldr	r2, [r3, #0]
 8002c92:	68fb      	ldr	r3, [r7, #12]
 8002c94:	681b      	ldr	r3, [r3, #0]
 8002c96:	f042 020a 	orr.w	r2, r2, #10
 8002c9a:	601a      	str	r2, [r3, #0]
    }
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8002c9c:	68fb      	ldr	r3, [r7, #12]
 8002c9e:	681b      	ldr	r3, [r3, #0]
 8002ca0:	681a      	ldr	r2, [r3, #0]
 8002ca2:	68fb      	ldr	r3, [r7, #12]
 8002ca4:	681b      	ldr	r3, [r3, #0]
 8002ca6:	f042 0201 	orr.w	r2, r2, #1
 8002caa:	601a      	str	r2, [r3, #0]
 8002cac:	e005      	b.n	8002cba <HAL_DMA_Start_IT+0xb6>
  }
  else
  {      
    /* Process Unlocked */
    __HAL_UNLOCK(hdma); 
 8002cae:	68fb      	ldr	r3, [r7, #12]
 8002cb0:	2200      	movs	r2, #0
 8002cb2:	f883 2020 	strb.w	r2, [r3, #32]

    /* Remain BUSY */
    status = HAL_BUSY;
 8002cb6:	2302      	movs	r3, #2
 8002cb8:	75fb      	strb	r3, [r7, #23]
  }    
  return status;
 8002cba:	7dfb      	ldrb	r3, [r7, #23]
}
 8002cbc:	4618      	mov	r0, r3
 8002cbe:	3718      	adds	r7, #24
 8002cc0:	46bd      	mov	sp, r7
 8002cc2:	bd80      	pop	{r7, pc}

08002cc4 <HAL_DMA_Abort>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8002cc4:	b480      	push	{r7}
 8002cc6:	b085      	sub	sp, #20
 8002cc8:	af00      	add	r7, sp, #0
 8002cca:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8002ccc:	2300      	movs	r3, #0
 8002cce:	73fb      	strb	r3, [r7, #15]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8002cd0:	687b      	ldr	r3, [r7, #4]
 8002cd2:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 8002cd6:	b2db      	uxtb	r3, r3
 8002cd8:	2b02      	cmp	r3, #2
 8002cda:	d008      	beq.n	8002cee <HAL_DMA_Abort+0x2a>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8002cdc:	687b      	ldr	r3, [r7, #4]
 8002cde:	2204      	movs	r2, #4
 8002ce0:	639a      	str	r2, [r3, #56]	@ 0x38
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002ce2:	687b      	ldr	r3, [r7, #4]
 8002ce4:	2200      	movs	r2, #0
 8002ce6:	f883 2020 	strb.w	r2, [r3, #32]
    
    return HAL_ERROR;
 8002cea:	2301      	movs	r3, #1
 8002cec:	e020      	b.n	8002d30 <HAL_DMA_Abort+0x6c>
  }
  else

  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8002cee:	687b      	ldr	r3, [r7, #4]
 8002cf0:	681b      	ldr	r3, [r3, #0]
 8002cf2:	681a      	ldr	r2, [r3, #0]
 8002cf4:	687b      	ldr	r3, [r7, #4]
 8002cf6:	681b      	ldr	r3, [r3, #0]
 8002cf8:	f022 020e 	bic.w	r2, r2, #14
 8002cfc:	601a      	str	r2, [r3, #0]
      
    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8002cfe:	687b      	ldr	r3, [r7, #4]
 8002d00:	681b      	ldr	r3, [r3, #0]
 8002d02:	681a      	ldr	r2, [r3, #0]
 8002d04:	687b      	ldr	r3, [r7, #4]
 8002d06:	681b      	ldr	r3, [r3, #0]
 8002d08:	f022 0201 	bic.w	r2, r2, #1
 8002d0c:	601a      	str	r2, [r3, #0]
      
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 8002d0e:	687b      	ldr	r3, [r7, #4]
 8002d10:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8002d12:	687b      	ldr	r3, [r7, #4]
 8002d14:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002d16:	2101      	movs	r1, #1
 8002d18:	fa01 f202 	lsl.w	r2, r1, r2
 8002d1c:	605a      	str	r2, [r3, #4]
  }
  /* Change the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8002d1e:	687b      	ldr	r3, [r7, #4]
 8002d20:	2201      	movs	r2, #1
 8002d22:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

  /* Process Unlocked */
  __HAL_UNLOCK(hdma);      
 8002d26:	687b      	ldr	r3, [r7, #4]
 8002d28:	2200      	movs	r2, #0
 8002d2a:	f883 2020 	strb.w	r2, [r3, #32]
  
  return status; 
 8002d2e:	7bfb      	ldrb	r3, [r7, #15]
}
 8002d30:	4618      	mov	r0, r3
 8002d32:	3714      	adds	r7, #20
 8002d34:	46bd      	mov	sp, r7
 8002d36:	bc80      	pop	{r7}
 8002d38:	4770      	bx	lr
	...

08002d3c <HAL_DMA_Abort_IT>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{  
 8002d3c:	b580      	push	{r7, lr}
 8002d3e:	b084      	sub	sp, #16
 8002d40:	af00      	add	r7, sp, #0
 8002d42:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8002d44:	2300      	movs	r3, #0
 8002d46:	73fb      	strb	r3, [r7, #15]
  
  if(HAL_DMA_STATE_BUSY != hdma->State)
 8002d48:	687b      	ldr	r3, [r7, #4]
 8002d4a:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 8002d4e:	b2db      	uxtb	r3, r3
 8002d50:	2b02      	cmp	r3, #2
 8002d52:	d005      	beq.n	8002d60 <HAL_DMA_Abort_IT+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8002d54:	687b      	ldr	r3, [r7, #4]
 8002d56:	2204      	movs	r2, #4
 8002d58:	639a      	str	r2, [r3, #56]	@ 0x38
        
    status = HAL_ERROR;
 8002d5a:	2301      	movs	r3, #1
 8002d5c:	73fb      	strb	r3, [r7, #15]
 8002d5e:	e051      	b.n	8002e04 <HAL_DMA_Abort_IT+0xc8>
  }
  else
  { 
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8002d60:	687b      	ldr	r3, [r7, #4]
 8002d62:	681b      	ldr	r3, [r3, #0]
 8002d64:	681a      	ldr	r2, [r3, #0]
 8002d66:	687b      	ldr	r3, [r7, #4]
 8002d68:	681b      	ldr	r3, [r3, #0]
 8002d6a:	f022 020e 	bic.w	r2, r2, #14
 8002d6e:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8002d70:	687b      	ldr	r3, [r7, #4]
 8002d72:	681b      	ldr	r3, [r3, #0]
 8002d74:	681a      	ldr	r2, [r3, #0]
 8002d76:	687b      	ldr	r3, [r7, #4]
 8002d78:	681b      	ldr	r3, [r3, #0]
 8002d7a:	f022 0201 	bic.w	r2, r2, #1
 8002d7e:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_GI_FLAG_INDEX(hdma));
 8002d80:	687b      	ldr	r3, [r7, #4]
 8002d82:	681b      	ldr	r3, [r3, #0]
 8002d84:	4a22      	ldr	r2, [pc, #136]	@ (8002e10 <HAL_DMA_Abort_IT+0xd4>)
 8002d86:	4293      	cmp	r3, r2
 8002d88:	d029      	beq.n	8002dde <HAL_DMA_Abort_IT+0xa2>
 8002d8a:	687b      	ldr	r3, [r7, #4]
 8002d8c:	681b      	ldr	r3, [r3, #0]
 8002d8e:	4a21      	ldr	r2, [pc, #132]	@ (8002e14 <HAL_DMA_Abort_IT+0xd8>)
 8002d90:	4293      	cmp	r3, r2
 8002d92:	d022      	beq.n	8002dda <HAL_DMA_Abort_IT+0x9e>
 8002d94:	687b      	ldr	r3, [r7, #4]
 8002d96:	681b      	ldr	r3, [r3, #0]
 8002d98:	4a1f      	ldr	r2, [pc, #124]	@ (8002e18 <HAL_DMA_Abort_IT+0xdc>)
 8002d9a:	4293      	cmp	r3, r2
 8002d9c:	d01a      	beq.n	8002dd4 <HAL_DMA_Abort_IT+0x98>
 8002d9e:	687b      	ldr	r3, [r7, #4]
 8002da0:	681b      	ldr	r3, [r3, #0]
 8002da2:	4a1e      	ldr	r2, [pc, #120]	@ (8002e1c <HAL_DMA_Abort_IT+0xe0>)
 8002da4:	4293      	cmp	r3, r2
 8002da6:	d012      	beq.n	8002dce <HAL_DMA_Abort_IT+0x92>
 8002da8:	687b      	ldr	r3, [r7, #4]
 8002daa:	681b      	ldr	r3, [r3, #0]
 8002dac:	4a1c      	ldr	r2, [pc, #112]	@ (8002e20 <HAL_DMA_Abort_IT+0xe4>)
 8002dae:	4293      	cmp	r3, r2
 8002db0:	d00a      	beq.n	8002dc8 <HAL_DMA_Abort_IT+0x8c>
 8002db2:	687b      	ldr	r3, [r7, #4]
 8002db4:	681b      	ldr	r3, [r3, #0]
 8002db6:	4a1b      	ldr	r2, [pc, #108]	@ (8002e24 <HAL_DMA_Abort_IT+0xe8>)
 8002db8:	4293      	cmp	r3, r2
 8002dba:	d102      	bne.n	8002dc2 <HAL_DMA_Abort_IT+0x86>
 8002dbc:	f44f 1380 	mov.w	r3, #1048576	@ 0x100000
 8002dc0:	e00e      	b.n	8002de0 <HAL_DMA_Abort_IT+0xa4>
 8002dc2:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8002dc6:	e00b      	b.n	8002de0 <HAL_DMA_Abort_IT+0xa4>
 8002dc8:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8002dcc:	e008      	b.n	8002de0 <HAL_DMA_Abort_IT+0xa4>
 8002dce:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8002dd2:	e005      	b.n	8002de0 <HAL_DMA_Abort_IT+0xa4>
 8002dd4:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8002dd8:	e002      	b.n	8002de0 <HAL_DMA_Abort_IT+0xa4>
 8002dda:	2310      	movs	r3, #16
 8002ddc:	e000      	b.n	8002de0 <HAL_DMA_Abort_IT+0xa4>
 8002dde:	2301      	movs	r3, #1
 8002de0:	4a11      	ldr	r2, [pc, #68]	@ (8002e28 <HAL_DMA_Abort_IT+0xec>)
 8002de2:	6053      	str	r3, [r2, #4]

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8002de4:	687b      	ldr	r3, [r7, #4]
 8002de6:	2201      	movs	r2, #1
 8002de8:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002dec:	687b      	ldr	r3, [r7, #4]
 8002dee:	2200      	movs	r2, #0
 8002df0:	f883 2020 	strb.w	r2, [r3, #32]

    /* Call User Abort callback */
    if(hdma->XferAbortCallback != NULL)
 8002df4:	687b      	ldr	r3, [r7, #4]
 8002df6:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002df8:	2b00      	cmp	r3, #0
 8002dfa:	d003      	beq.n	8002e04 <HAL_DMA_Abort_IT+0xc8>
    {
      hdma->XferAbortCallback(hdma);
 8002dfc:	687b      	ldr	r3, [r7, #4]
 8002dfe:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002e00:	6878      	ldr	r0, [r7, #4]
 8002e02:	4798      	blx	r3
    } 
  }
  return status;
 8002e04:	7bfb      	ldrb	r3, [r7, #15]
}
 8002e06:	4618      	mov	r0, r3
 8002e08:	3710      	adds	r7, #16
 8002e0a:	46bd      	mov	sp, r7
 8002e0c:	bd80      	pop	{r7, pc}
 8002e0e:	bf00      	nop
 8002e10:	40020008 	.word	0x40020008
 8002e14:	4002001c 	.word	0x4002001c
 8002e18:	40020030 	.word	0x40020030
 8002e1c:	40020044 	.word	0x40020044
 8002e20:	40020058 	.word	0x40020058
 8002e24:	4002006c 	.word	0x4002006c
 8002e28:	40020000 	.word	0x40020000

08002e2c <HAL_DMA_IRQHandler>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8002e2c:	b580      	push	{r7, lr}
 8002e2e:	b084      	sub	sp, #16
 8002e30:	af00      	add	r7, sp, #0
 8002e32:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 8002e34:	687b      	ldr	r3, [r7, #4]
 8002e36:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002e38:	681b      	ldr	r3, [r3, #0]
 8002e3a:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 8002e3c:	687b      	ldr	r3, [r7, #4]
 8002e3e:	681b      	ldr	r3, [r3, #0]
 8002e40:	681b      	ldr	r3, [r3, #0]
 8002e42:	60bb      	str	r3, [r7, #8]
  
  /* Half Transfer Complete Interrupt management ******************************/
  if (((flag_it & (DMA_FLAG_HT1 << hdma->ChannelIndex)) != RESET) && ((source_it & DMA_IT_HT) != RESET))
 8002e44:	687b      	ldr	r3, [r7, #4]
 8002e46:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002e48:	2204      	movs	r2, #4
 8002e4a:	409a      	lsls	r2, r3
 8002e4c:	68fb      	ldr	r3, [r7, #12]
 8002e4e:	4013      	ands	r3, r2
 8002e50:	2b00      	cmp	r3, #0
 8002e52:	d04f      	beq.n	8002ef4 <HAL_DMA_IRQHandler+0xc8>
 8002e54:	68bb      	ldr	r3, [r7, #8]
 8002e56:	f003 0304 	and.w	r3, r3, #4
 8002e5a:	2b00      	cmp	r3, #0
 8002e5c:	d04a      	beq.n	8002ef4 <HAL_DMA_IRQHandler+0xc8>
  {
    /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8002e5e:	687b      	ldr	r3, [r7, #4]
 8002e60:	681b      	ldr	r3, [r3, #0]
 8002e62:	681b      	ldr	r3, [r3, #0]
 8002e64:	f003 0320 	and.w	r3, r3, #32
 8002e68:	2b00      	cmp	r3, #0
 8002e6a:	d107      	bne.n	8002e7c <HAL_DMA_IRQHandler+0x50>
    {
      /* Disable the half transfer interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8002e6c:	687b      	ldr	r3, [r7, #4]
 8002e6e:	681b      	ldr	r3, [r3, #0]
 8002e70:	681a      	ldr	r2, [r3, #0]
 8002e72:	687b      	ldr	r3, [r7, #4]
 8002e74:	681b      	ldr	r3, [r3, #0]
 8002e76:	f022 0204 	bic.w	r2, r2, #4
 8002e7a:	601a      	str	r2, [r3, #0]
    }
    /* Clear the half transfer complete flag */
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_HT_FLAG_INDEX(hdma));
 8002e7c:	687b      	ldr	r3, [r7, #4]
 8002e7e:	681b      	ldr	r3, [r3, #0]
 8002e80:	4a66      	ldr	r2, [pc, #408]	@ (800301c <HAL_DMA_IRQHandler+0x1f0>)
 8002e82:	4293      	cmp	r3, r2
 8002e84:	d029      	beq.n	8002eda <HAL_DMA_IRQHandler+0xae>
 8002e86:	687b      	ldr	r3, [r7, #4]
 8002e88:	681b      	ldr	r3, [r3, #0]
 8002e8a:	4a65      	ldr	r2, [pc, #404]	@ (8003020 <HAL_DMA_IRQHandler+0x1f4>)
 8002e8c:	4293      	cmp	r3, r2
 8002e8e:	d022      	beq.n	8002ed6 <HAL_DMA_IRQHandler+0xaa>
 8002e90:	687b      	ldr	r3, [r7, #4]
 8002e92:	681b      	ldr	r3, [r3, #0]
 8002e94:	4a63      	ldr	r2, [pc, #396]	@ (8003024 <HAL_DMA_IRQHandler+0x1f8>)
 8002e96:	4293      	cmp	r3, r2
 8002e98:	d01a      	beq.n	8002ed0 <HAL_DMA_IRQHandler+0xa4>
 8002e9a:	687b      	ldr	r3, [r7, #4]
 8002e9c:	681b      	ldr	r3, [r3, #0]
 8002e9e:	4a62      	ldr	r2, [pc, #392]	@ (8003028 <HAL_DMA_IRQHandler+0x1fc>)
 8002ea0:	4293      	cmp	r3, r2
 8002ea2:	d012      	beq.n	8002eca <HAL_DMA_IRQHandler+0x9e>
 8002ea4:	687b      	ldr	r3, [r7, #4]
 8002ea6:	681b      	ldr	r3, [r3, #0]
 8002ea8:	4a60      	ldr	r2, [pc, #384]	@ (800302c <HAL_DMA_IRQHandler+0x200>)
 8002eaa:	4293      	cmp	r3, r2
 8002eac:	d00a      	beq.n	8002ec4 <HAL_DMA_IRQHandler+0x98>
 8002eae:	687b      	ldr	r3, [r7, #4]
 8002eb0:	681b      	ldr	r3, [r3, #0]
 8002eb2:	4a5f      	ldr	r2, [pc, #380]	@ (8003030 <HAL_DMA_IRQHandler+0x204>)
 8002eb4:	4293      	cmp	r3, r2
 8002eb6:	d102      	bne.n	8002ebe <HAL_DMA_IRQHandler+0x92>
 8002eb8:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 8002ebc:	e00e      	b.n	8002edc <HAL_DMA_IRQHandler+0xb0>
 8002ebe:	f04f 6380 	mov.w	r3, #67108864	@ 0x4000000
 8002ec2:	e00b      	b.n	8002edc <HAL_DMA_IRQHandler+0xb0>
 8002ec4:	f44f 2380 	mov.w	r3, #262144	@ 0x40000
 8002ec8:	e008      	b.n	8002edc <HAL_DMA_IRQHandler+0xb0>
 8002eca:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 8002ece:	e005      	b.n	8002edc <HAL_DMA_IRQHandler+0xb0>
 8002ed0:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8002ed4:	e002      	b.n	8002edc <HAL_DMA_IRQHandler+0xb0>
 8002ed6:	2340      	movs	r3, #64	@ 0x40
 8002ed8:	e000      	b.n	8002edc <HAL_DMA_IRQHandler+0xb0>
 8002eda:	2304      	movs	r3, #4
 8002edc:	4a55      	ldr	r2, [pc, #340]	@ (8003034 <HAL_DMA_IRQHandler+0x208>)
 8002ede:	6053      	str	r3, [r2, #4]

    /* DMA peripheral state is not updated in Half Transfer */
    /* but in Transfer Complete case */

    if(hdma->XferHalfCpltCallback != NULL)
 8002ee0:	687b      	ldr	r3, [r7, #4]
 8002ee2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002ee4:	2b00      	cmp	r3, #0
 8002ee6:	f000 8094 	beq.w	8003012 <HAL_DMA_IRQHandler+0x1e6>
    {
      /* Half transfer callback */
      hdma->XferHalfCpltCallback(hdma);
 8002eea:	687b      	ldr	r3, [r7, #4]
 8002eec:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002eee:	6878      	ldr	r0, [r7, #4]
 8002ef0:	4798      	blx	r3
    if(hdma->XferHalfCpltCallback != NULL)
 8002ef2:	e08e      	b.n	8003012 <HAL_DMA_IRQHandler+0x1e6>
    }
  }

  /* Transfer Complete Interrupt management ***********************************/
  else if (((flag_it & (DMA_FLAG_TC1 << hdma->ChannelIndex)) != RESET) && ((source_it & DMA_IT_TC) != RESET))
 8002ef4:	687b      	ldr	r3, [r7, #4]
 8002ef6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002ef8:	2202      	movs	r2, #2
 8002efa:	409a      	lsls	r2, r3
 8002efc:	68fb      	ldr	r3, [r7, #12]
 8002efe:	4013      	ands	r3, r2
 8002f00:	2b00      	cmp	r3, #0
 8002f02:	d056      	beq.n	8002fb2 <HAL_DMA_IRQHandler+0x186>
 8002f04:	68bb      	ldr	r3, [r7, #8]
 8002f06:	f003 0302 	and.w	r3, r3, #2
 8002f0a:	2b00      	cmp	r3, #0
 8002f0c:	d051      	beq.n	8002fb2 <HAL_DMA_IRQHandler+0x186>
  {
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8002f0e:	687b      	ldr	r3, [r7, #4]
 8002f10:	681b      	ldr	r3, [r3, #0]
 8002f12:	681b      	ldr	r3, [r3, #0]
 8002f14:	f003 0320 	and.w	r3, r3, #32
 8002f18:	2b00      	cmp	r3, #0
 8002f1a:	d10b      	bne.n	8002f34 <HAL_DMA_IRQHandler+0x108>
    {
      /* Disable the transfer complete and error interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);  
 8002f1c:	687b      	ldr	r3, [r7, #4]
 8002f1e:	681b      	ldr	r3, [r3, #0]
 8002f20:	681a      	ldr	r2, [r3, #0]
 8002f22:	687b      	ldr	r3, [r7, #4]
 8002f24:	681b      	ldr	r3, [r3, #0]
 8002f26:	f022 020a 	bic.w	r2, r2, #10
 8002f2a:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8002f2c:	687b      	ldr	r3, [r7, #4]
 8002f2e:	2201      	movs	r2, #1
 8002f30:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
    }
    /* Clear the transfer complete flag */
      __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_TC_FLAG_INDEX(hdma));
 8002f34:	687b      	ldr	r3, [r7, #4]
 8002f36:	681b      	ldr	r3, [r3, #0]
 8002f38:	4a38      	ldr	r2, [pc, #224]	@ (800301c <HAL_DMA_IRQHandler+0x1f0>)
 8002f3a:	4293      	cmp	r3, r2
 8002f3c:	d029      	beq.n	8002f92 <HAL_DMA_IRQHandler+0x166>
 8002f3e:	687b      	ldr	r3, [r7, #4]
 8002f40:	681b      	ldr	r3, [r3, #0]
 8002f42:	4a37      	ldr	r2, [pc, #220]	@ (8003020 <HAL_DMA_IRQHandler+0x1f4>)
 8002f44:	4293      	cmp	r3, r2
 8002f46:	d022      	beq.n	8002f8e <HAL_DMA_IRQHandler+0x162>
 8002f48:	687b      	ldr	r3, [r7, #4]
 8002f4a:	681b      	ldr	r3, [r3, #0]
 8002f4c:	4a35      	ldr	r2, [pc, #212]	@ (8003024 <HAL_DMA_IRQHandler+0x1f8>)
 8002f4e:	4293      	cmp	r3, r2
 8002f50:	d01a      	beq.n	8002f88 <HAL_DMA_IRQHandler+0x15c>
 8002f52:	687b      	ldr	r3, [r7, #4]
 8002f54:	681b      	ldr	r3, [r3, #0]
 8002f56:	4a34      	ldr	r2, [pc, #208]	@ (8003028 <HAL_DMA_IRQHandler+0x1fc>)
 8002f58:	4293      	cmp	r3, r2
 8002f5a:	d012      	beq.n	8002f82 <HAL_DMA_IRQHandler+0x156>
 8002f5c:	687b      	ldr	r3, [r7, #4]
 8002f5e:	681b      	ldr	r3, [r3, #0]
 8002f60:	4a32      	ldr	r2, [pc, #200]	@ (800302c <HAL_DMA_IRQHandler+0x200>)
 8002f62:	4293      	cmp	r3, r2
 8002f64:	d00a      	beq.n	8002f7c <HAL_DMA_IRQHandler+0x150>
 8002f66:	687b      	ldr	r3, [r7, #4]
 8002f68:	681b      	ldr	r3, [r3, #0]
 8002f6a:	4a31      	ldr	r2, [pc, #196]	@ (8003030 <HAL_DMA_IRQHandler+0x204>)
 8002f6c:	4293      	cmp	r3, r2
 8002f6e:	d102      	bne.n	8002f76 <HAL_DMA_IRQHandler+0x14a>
 8002f70:	f44f 1300 	mov.w	r3, #2097152	@ 0x200000
 8002f74:	e00e      	b.n	8002f94 <HAL_DMA_IRQHandler+0x168>
 8002f76:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8002f7a:	e00b      	b.n	8002f94 <HAL_DMA_IRQHandler+0x168>
 8002f7c:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8002f80:	e008      	b.n	8002f94 <HAL_DMA_IRQHandler+0x168>
 8002f82:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8002f86:	e005      	b.n	8002f94 <HAL_DMA_IRQHandler+0x168>
 8002f88:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8002f8c:	e002      	b.n	8002f94 <HAL_DMA_IRQHandler+0x168>
 8002f8e:	2320      	movs	r3, #32
 8002f90:	e000      	b.n	8002f94 <HAL_DMA_IRQHandler+0x168>
 8002f92:	2302      	movs	r3, #2
 8002f94:	4a27      	ldr	r2, [pc, #156]	@ (8003034 <HAL_DMA_IRQHandler+0x208>)
 8002f96:	6053      	str	r3, [r2, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002f98:	687b      	ldr	r3, [r7, #4]
 8002f9a:	2200      	movs	r2, #0
 8002f9c:	f883 2020 	strb.w	r2, [r3, #32]

    if(hdma->XferCpltCallback != NULL)
 8002fa0:	687b      	ldr	r3, [r7, #4]
 8002fa2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002fa4:	2b00      	cmp	r3, #0
 8002fa6:	d034      	beq.n	8003012 <HAL_DMA_IRQHandler+0x1e6>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 8002fa8:	687b      	ldr	r3, [r7, #4]
 8002faa:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002fac:	6878      	ldr	r0, [r7, #4]
 8002fae:	4798      	blx	r3
    if(hdma->XferCpltCallback != NULL)
 8002fb0:	e02f      	b.n	8003012 <HAL_DMA_IRQHandler+0x1e6>
    }
  }

  /* Transfer Error Interrupt management **************************************/
  else if (( RESET != (flag_it & (DMA_FLAG_TE1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_TE)))
 8002fb2:	687b      	ldr	r3, [r7, #4]
 8002fb4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002fb6:	2208      	movs	r2, #8
 8002fb8:	409a      	lsls	r2, r3
 8002fba:	68fb      	ldr	r3, [r7, #12]
 8002fbc:	4013      	ands	r3, r2
 8002fbe:	2b00      	cmp	r3, #0
 8002fc0:	d028      	beq.n	8003014 <HAL_DMA_IRQHandler+0x1e8>
 8002fc2:	68bb      	ldr	r3, [r7, #8]
 8002fc4:	f003 0308 	and.w	r3, r3, #8
 8002fc8:	2b00      	cmp	r3, #0
 8002fca:	d023      	beq.n	8003014 <HAL_DMA_IRQHandler+0x1e8>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8002fcc:	687b      	ldr	r3, [r7, #4]
 8002fce:	681b      	ldr	r3, [r3, #0]
 8002fd0:	681a      	ldr	r2, [r3, #0]
 8002fd2:	687b      	ldr	r3, [r7, #4]
 8002fd4:	681b      	ldr	r3, [r3, #0]
 8002fd6:	f022 020e 	bic.w	r2, r2, #14
 8002fda:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 8002fdc:	687b      	ldr	r3, [r7, #4]
 8002fde:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8002fe0:	687b      	ldr	r3, [r7, #4]
 8002fe2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002fe4:	2101      	movs	r1, #1
 8002fe6:	fa01 f202 	lsl.w	r2, r1, r2
 8002fea:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8002fec:	687b      	ldr	r3, [r7, #4]
 8002fee:	2201      	movs	r2, #1
 8002ff0:	639a      	str	r2, [r3, #56]	@ 0x38

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8002ff2:	687b      	ldr	r3, [r7, #4]
 8002ff4:	2201      	movs	r2, #1
 8002ff6:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002ffa:	687b      	ldr	r3, [r7, #4]
 8002ffc:	2200      	movs	r2, #0
 8002ffe:	f883 2020 	strb.w	r2, [r3, #32]

    if (hdma->XferErrorCallback != NULL)
 8003002:	687b      	ldr	r3, [r7, #4]
 8003004:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003006:	2b00      	cmp	r3, #0
 8003008:	d004      	beq.n	8003014 <HAL_DMA_IRQHandler+0x1e8>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 800300a:	687b      	ldr	r3, [r7, #4]
 800300c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800300e:	6878      	ldr	r0, [r7, #4]
 8003010:	4798      	blx	r3
    }
  }
  return;
 8003012:	bf00      	nop
 8003014:	bf00      	nop
}
 8003016:	3710      	adds	r7, #16
 8003018:	46bd      	mov	sp, r7
 800301a:	bd80      	pop	{r7, pc}
 800301c:	40020008 	.word	0x40020008
 8003020:	4002001c 	.word	0x4002001c
 8003024:	40020030 	.word	0x40020030
 8003028:	40020044 	.word	0x40020044
 800302c:	40020058 	.word	0x40020058
 8003030:	4002006c 	.word	0x4002006c
 8003034:	40020000 	.word	0x40020000

08003038 <DMA_SetConfig>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8003038:	b480      	push	{r7}
 800303a:	b085      	sub	sp, #20
 800303c:	af00      	add	r7, sp, #0
 800303e:	60f8      	str	r0, [r7, #12]
 8003040:	60b9      	str	r1, [r7, #8]
 8003042:	607a      	str	r2, [r7, #4]
 8003044:	603b      	str	r3, [r7, #0]
  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 8003046:	68fb      	ldr	r3, [r7, #12]
 8003048:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800304a:	68fb      	ldr	r3, [r7, #12]
 800304c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800304e:	2101      	movs	r1, #1
 8003050:	fa01 f202 	lsl.w	r2, r1, r2
 8003054:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 8003056:	68fb      	ldr	r3, [r7, #12]
 8003058:	681b      	ldr	r3, [r3, #0]
 800305a:	683a      	ldr	r2, [r7, #0]
 800305c:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 800305e:	68fb      	ldr	r3, [r7, #12]
 8003060:	685b      	ldr	r3, [r3, #4]
 8003062:	2b10      	cmp	r3, #16
 8003064:	d108      	bne.n	8003078 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 8003066:	68fb      	ldr	r3, [r7, #12]
 8003068:	681b      	ldr	r3, [r3, #0]
 800306a:	687a      	ldr	r2, [r7, #4]
 800306c:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 800306e:	68fb      	ldr	r3, [r7, #12]
 8003070:	681b      	ldr	r3, [r3, #0]
 8003072:	68ba      	ldr	r2, [r7, #8]
 8003074:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 8003076:	e007      	b.n	8003088 <DMA_SetConfig+0x50>
    hdma->Instance->CPAR = SrcAddress;
 8003078:	68fb      	ldr	r3, [r7, #12]
 800307a:	681b      	ldr	r3, [r3, #0]
 800307c:	68ba      	ldr	r2, [r7, #8]
 800307e:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 8003080:	68fb      	ldr	r3, [r7, #12]
 8003082:	681b      	ldr	r3, [r3, #0]
 8003084:	687a      	ldr	r2, [r7, #4]
 8003086:	60da      	str	r2, [r3, #12]
}
 8003088:	bf00      	nop
 800308a:	3714      	adds	r7, #20
 800308c:	46bd      	mov	sp, r7
 800308e:	bc80      	pop	{r7}
 8003090:	4770      	bx	lr
	...

08003094 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8003094:	b480      	push	{r7}
 8003096:	b08b      	sub	sp, #44	@ 0x2c
 8003098:	af00      	add	r7, sp, #0
 800309a:	6078      	str	r0, [r7, #4]
 800309c:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 800309e:	2300      	movs	r3, #0
 80030a0:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 80030a2:	2300      	movs	r3, #0
 80030a4:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80030a6:	e169      	b.n	800337c <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 80030a8:	2201      	movs	r2, #1
 80030aa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80030ac:	fa02 f303 	lsl.w	r3, r2, r3
 80030b0:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80030b2:	683b      	ldr	r3, [r7, #0]
 80030b4:	681b      	ldr	r3, [r3, #0]
 80030b6:	69fa      	ldr	r2, [r7, #28]
 80030b8:	4013      	ands	r3, r2
 80030ba:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 80030bc:	69ba      	ldr	r2, [r7, #24]
 80030be:	69fb      	ldr	r3, [r7, #28]
 80030c0:	429a      	cmp	r2, r3
 80030c2:	f040 8158 	bne.w	8003376 <HAL_GPIO_Init+0x2e2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 80030c6:	683b      	ldr	r3, [r7, #0]
 80030c8:	685b      	ldr	r3, [r3, #4]
 80030ca:	4a9a      	ldr	r2, [pc, #616]	@ (8003334 <HAL_GPIO_Init+0x2a0>)
 80030cc:	4293      	cmp	r3, r2
 80030ce:	d05e      	beq.n	800318e <HAL_GPIO_Init+0xfa>
 80030d0:	4a98      	ldr	r2, [pc, #608]	@ (8003334 <HAL_GPIO_Init+0x2a0>)
 80030d2:	4293      	cmp	r3, r2
 80030d4:	d875      	bhi.n	80031c2 <HAL_GPIO_Init+0x12e>
 80030d6:	4a98      	ldr	r2, [pc, #608]	@ (8003338 <HAL_GPIO_Init+0x2a4>)
 80030d8:	4293      	cmp	r3, r2
 80030da:	d058      	beq.n	800318e <HAL_GPIO_Init+0xfa>
 80030dc:	4a96      	ldr	r2, [pc, #600]	@ (8003338 <HAL_GPIO_Init+0x2a4>)
 80030de:	4293      	cmp	r3, r2
 80030e0:	d86f      	bhi.n	80031c2 <HAL_GPIO_Init+0x12e>
 80030e2:	4a96      	ldr	r2, [pc, #600]	@ (800333c <HAL_GPIO_Init+0x2a8>)
 80030e4:	4293      	cmp	r3, r2
 80030e6:	d052      	beq.n	800318e <HAL_GPIO_Init+0xfa>
 80030e8:	4a94      	ldr	r2, [pc, #592]	@ (800333c <HAL_GPIO_Init+0x2a8>)
 80030ea:	4293      	cmp	r3, r2
 80030ec:	d869      	bhi.n	80031c2 <HAL_GPIO_Init+0x12e>
 80030ee:	4a94      	ldr	r2, [pc, #592]	@ (8003340 <HAL_GPIO_Init+0x2ac>)
 80030f0:	4293      	cmp	r3, r2
 80030f2:	d04c      	beq.n	800318e <HAL_GPIO_Init+0xfa>
 80030f4:	4a92      	ldr	r2, [pc, #584]	@ (8003340 <HAL_GPIO_Init+0x2ac>)
 80030f6:	4293      	cmp	r3, r2
 80030f8:	d863      	bhi.n	80031c2 <HAL_GPIO_Init+0x12e>
 80030fa:	4a92      	ldr	r2, [pc, #584]	@ (8003344 <HAL_GPIO_Init+0x2b0>)
 80030fc:	4293      	cmp	r3, r2
 80030fe:	d046      	beq.n	800318e <HAL_GPIO_Init+0xfa>
 8003100:	4a90      	ldr	r2, [pc, #576]	@ (8003344 <HAL_GPIO_Init+0x2b0>)
 8003102:	4293      	cmp	r3, r2
 8003104:	d85d      	bhi.n	80031c2 <HAL_GPIO_Init+0x12e>
 8003106:	2b12      	cmp	r3, #18
 8003108:	d82a      	bhi.n	8003160 <HAL_GPIO_Init+0xcc>
 800310a:	2b12      	cmp	r3, #18
 800310c:	d859      	bhi.n	80031c2 <HAL_GPIO_Init+0x12e>
 800310e:	a201      	add	r2, pc, #4	@ (adr r2, 8003114 <HAL_GPIO_Init+0x80>)
 8003110:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003114:	0800318f 	.word	0x0800318f
 8003118:	08003169 	.word	0x08003169
 800311c:	0800317b 	.word	0x0800317b
 8003120:	080031bd 	.word	0x080031bd
 8003124:	080031c3 	.word	0x080031c3
 8003128:	080031c3 	.word	0x080031c3
 800312c:	080031c3 	.word	0x080031c3
 8003130:	080031c3 	.word	0x080031c3
 8003134:	080031c3 	.word	0x080031c3
 8003138:	080031c3 	.word	0x080031c3
 800313c:	080031c3 	.word	0x080031c3
 8003140:	080031c3 	.word	0x080031c3
 8003144:	080031c3 	.word	0x080031c3
 8003148:	080031c3 	.word	0x080031c3
 800314c:	080031c3 	.word	0x080031c3
 8003150:	080031c3 	.word	0x080031c3
 8003154:	080031c3 	.word	0x080031c3
 8003158:	08003171 	.word	0x08003171
 800315c:	08003185 	.word	0x08003185
 8003160:	4a79      	ldr	r2, [pc, #484]	@ (8003348 <HAL_GPIO_Init+0x2b4>)
 8003162:	4293      	cmp	r3, r2
 8003164:	d013      	beq.n	800318e <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 8003166:	e02c      	b.n	80031c2 <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8003168:	683b      	ldr	r3, [r7, #0]
 800316a:	68db      	ldr	r3, [r3, #12]
 800316c:	623b      	str	r3, [r7, #32]
          break;
 800316e:	e029      	b.n	80031c4 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8003170:	683b      	ldr	r3, [r7, #0]
 8003172:	68db      	ldr	r3, [r3, #12]
 8003174:	3304      	adds	r3, #4
 8003176:	623b      	str	r3, [r7, #32]
          break;
 8003178:	e024      	b.n	80031c4 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 800317a:	683b      	ldr	r3, [r7, #0]
 800317c:	68db      	ldr	r3, [r3, #12]
 800317e:	3308      	adds	r3, #8
 8003180:	623b      	str	r3, [r7, #32]
          break;
 8003182:	e01f      	b.n	80031c4 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8003184:	683b      	ldr	r3, [r7, #0]
 8003186:	68db      	ldr	r3, [r3, #12]
 8003188:	330c      	adds	r3, #12
 800318a:	623b      	str	r3, [r7, #32]
          break;
 800318c:	e01a      	b.n	80031c4 <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 800318e:	683b      	ldr	r3, [r7, #0]
 8003190:	689b      	ldr	r3, [r3, #8]
 8003192:	2b00      	cmp	r3, #0
 8003194:	d102      	bne.n	800319c <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 8003196:	2304      	movs	r3, #4
 8003198:	623b      	str	r3, [r7, #32]
          break;
 800319a:	e013      	b.n	80031c4 <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 800319c:	683b      	ldr	r3, [r7, #0]
 800319e:	689b      	ldr	r3, [r3, #8]
 80031a0:	2b01      	cmp	r3, #1
 80031a2:	d105      	bne.n	80031b0 <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 80031a4:	2308      	movs	r3, #8
 80031a6:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 80031a8:	687b      	ldr	r3, [r7, #4]
 80031aa:	69fa      	ldr	r2, [r7, #28]
 80031ac:	611a      	str	r2, [r3, #16]
          break;
 80031ae:	e009      	b.n	80031c4 <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 80031b0:	2308      	movs	r3, #8
 80031b2:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 80031b4:	687b      	ldr	r3, [r7, #4]
 80031b6:	69fa      	ldr	r2, [r7, #28]
 80031b8:	615a      	str	r2, [r3, #20]
          break;
 80031ba:	e003      	b.n	80031c4 <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 80031bc:	2300      	movs	r3, #0
 80031be:	623b      	str	r3, [r7, #32]
          break;
 80031c0:	e000      	b.n	80031c4 <HAL_GPIO_Init+0x130>
          break;
 80031c2:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 80031c4:	69bb      	ldr	r3, [r7, #24]
 80031c6:	2bff      	cmp	r3, #255	@ 0xff
 80031c8:	d801      	bhi.n	80031ce <HAL_GPIO_Init+0x13a>
 80031ca:	687b      	ldr	r3, [r7, #4]
 80031cc:	e001      	b.n	80031d2 <HAL_GPIO_Init+0x13e>
 80031ce:	687b      	ldr	r3, [r7, #4]
 80031d0:	3304      	adds	r3, #4
 80031d2:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 80031d4:	69bb      	ldr	r3, [r7, #24]
 80031d6:	2bff      	cmp	r3, #255	@ 0xff
 80031d8:	d802      	bhi.n	80031e0 <HAL_GPIO_Init+0x14c>
 80031da:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80031dc:	009b      	lsls	r3, r3, #2
 80031de:	e002      	b.n	80031e6 <HAL_GPIO_Init+0x152>
 80031e0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80031e2:	3b08      	subs	r3, #8
 80031e4:	009b      	lsls	r3, r3, #2
 80031e6:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 80031e8:	697b      	ldr	r3, [r7, #20]
 80031ea:	681a      	ldr	r2, [r3, #0]
 80031ec:	210f      	movs	r1, #15
 80031ee:	693b      	ldr	r3, [r7, #16]
 80031f0:	fa01 f303 	lsl.w	r3, r1, r3
 80031f4:	43db      	mvns	r3, r3
 80031f6:	401a      	ands	r2, r3
 80031f8:	6a39      	ldr	r1, [r7, #32]
 80031fa:	693b      	ldr	r3, [r7, #16]
 80031fc:	fa01 f303 	lsl.w	r3, r1, r3
 8003200:	431a      	orrs	r2, r3
 8003202:	697b      	ldr	r3, [r7, #20]
 8003204:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8003206:	683b      	ldr	r3, [r7, #0]
 8003208:	685b      	ldr	r3, [r3, #4]
 800320a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800320e:	2b00      	cmp	r3, #0
 8003210:	f000 80b1 	beq.w	8003376 <HAL_GPIO_Init+0x2e2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8003214:	4b4d      	ldr	r3, [pc, #308]	@ (800334c <HAL_GPIO_Init+0x2b8>)
 8003216:	699b      	ldr	r3, [r3, #24]
 8003218:	4a4c      	ldr	r2, [pc, #304]	@ (800334c <HAL_GPIO_Init+0x2b8>)
 800321a:	f043 0301 	orr.w	r3, r3, #1
 800321e:	6193      	str	r3, [r2, #24]
 8003220:	4b4a      	ldr	r3, [pc, #296]	@ (800334c <HAL_GPIO_Init+0x2b8>)
 8003222:	699b      	ldr	r3, [r3, #24]
 8003224:	f003 0301 	and.w	r3, r3, #1
 8003228:	60bb      	str	r3, [r7, #8]
 800322a:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 800322c:	4a48      	ldr	r2, [pc, #288]	@ (8003350 <HAL_GPIO_Init+0x2bc>)
 800322e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003230:	089b      	lsrs	r3, r3, #2
 8003232:	3302      	adds	r3, #2
 8003234:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003238:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 800323a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800323c:	f003 0303 	and.w	r3, r3, #3
 8003240:	009b      	lsls	r3, r3, #2
 8003242:	220f      	movs	r2, #15
 8003244:	fa02 f303 	lsl.w	r3, r2, r3
 8003248:	43db      	mvns	r3, r3
 800324a:	68fa      	ldr	r2, [r7, #12]
 800324c:	4013      	ands	r3, r2
 800324e:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8003250:	687b      	ldr	r3, [r7, #4]
 8003252:	4a40      	ldr	r2, [pc, #256]	@ (8003354 <HAL_GPIO_Init+0x2c0>)
 8003254:	4293      	cmp	r3, r2
 8003256:	d013      	beq.n	8003280 <HAL_GPIO_Init+0x1ec>
 8003258:	687b      	ldr	r3, [r7, #4]
 800325a:	4a3f      	ldr	r2, [pc, #252]	@ (8003358 <HAL_GPIO_Init+0x2c4>)
 800325c:	4293      	cmp	r3, r2
 800325e:	d00d      	beq.n	800327c <HAL_GPIO_Init+0x1e8>
 8003260:	687b      	ldr	r3, [r7, #4]
 8003262:	4a3e      	ldr	r2, [pc, #248]	@ (800335c <HAL_GPIO_Init+0x2c8>)
 8003264:	4293      	cmp	r3, r2
 8003266:	d007      	beq.n	8003278 <HAL_GPIO_Init+0x1e4>
 8003268:	687b      	ldr	r3, [r7, #4]
 800326a:	4a3d      	ldr	r2, [pc, #244]	@ (8003360 <HAL_GPIO_Init+0x2cc>)
 800326c:	4293      	cmp	r3, r2
 800326e:	d101      	bne.n	8003274 <HAL_GPIO_Init+0x1e0>
 8003270:	2303      	movs	r3, #3
 8003272:	e006      	b.n	8003282 <HAL_GPIO_Init+0x1ee>
 8003274:	2304      	movs	r3, #4
 8003276:	e004      	b.n	8003282 <HAL_GPIO_Init+0x1ee>
 8003278:	2302      	movs	r3, #2
 800327a:	e002      	b.n	8003282 <HAL_GPIO_Init+0x1ee>
 800327c:	2301      	movs	r3, #1
 800327e:	e000      	b.n	8003282 <HAL_GPIO_Init+0x1ee>
 8003280:	2300      	movs	r3, #0
 8003282:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003284:	f002 0203 	and.w	r2, r2, #3
 8003288:	0092      	lsls	r2, r2, #2
 800328a:	4093      	lsls	r3, r2
 800328c:	68fa      	ldr	r2, [r7, #12]
 800328e:	4313      	orrs	r3, r2
 8003290:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 8003292:	492f      	ldr	r1, [pc, #188]	@ (8003350 <HAL_GPIO_Init+0x2bc>)
 8003294:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003296:	089b      	lsrs	r3, r3, #2
 8003298:	3302      	adds	r3, #2
 800329a:	68fa      	ldr	r2, [r7, #12]
 800329c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 80032a0:	683b      	ldr	r3, [r7, #0]
 80032a2:	685b      	ldr	r3, [r3, #4]
 80032a4:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80032a8:	2b00      	cmp	r3, #0
 80032aa:	d006      	beq.n	80032ba <HAL_GPIO_Init+0x226>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 80032ac:	4b2d      	ldr	r3, [pc, #180]	@ (8003364 <HAL_GPIO_Init+0x2d0>)
 80032ae:	689a      	ldr	r2, [r3, #8]
 80032b0:	492c      	ldr	r1, [pc, #176]	@ (8003364 <HAL_GPIO_Init+0x2d0>)
 80032b2:	69bb      	ldr	r3, [r7, #24]
 80032b4:	4313      	orrs	r3, r2
 80032b6:	608b      	str	r3, [r1, #8]
 80032b8:	e006      	b.n	80032c8 <HAL_GPIO_Init+0x234>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 80032ba:	4b2a      	ldr	r3, [pc, #168]	@ (8003364 <HAL_GPIO_Init+0x2d0>)
 80032bc:	689a      	ldr	r2, [r3, #8]
 80032be:	69bb      	ldr	r3, [r7, #24]
 80032c0:	43db      	mvns	r3, r3
 80032c2:	4928      	ldr	r1, [pc, #160]	@ (8003364 <HAL_GPIO_Init+0x2d0>)
 80032c4:	4013      	ands	r3, r2
 80032c6:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 80032c8:	683b      	ldr	r3, [r7, #0]
 80032ca:	685b      	ldr	r3, [r3, #4]
 80032cc:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80032d0:	2b00      	cmp	r3, #0
 80032d2:	d006      	beq.n	80032e2 <HAL_GPIO_Init+0x24e>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 80032d4:	4b23      	ldr	r3, [pc, #140]	@ (8003364 <HAL_GPIO_Init+0x2d0>)
 80032d6:	68da      	ldr	r2, [r3, #12]
 80032d8:	4922      	ldr	r1, [pc, #136]	@ (8003364 <HAL_GPIO_Init+0x2d0>)
 80032da:	69bb      	ldr	r3, [r7, #24]
 80032dc:	4313      	orrs	r3, r2
 80032de:	60cb      	str	r3, [r1, #12]
 80032e0:	e006      	b.n	80032f0 <HAL_GPIO_Init+0x25c>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 80032e2:	4b20      	ldr	r3, [pc, #128]	@ (8003364 <HAL_GPIO_Init+0x2d0>)
 80032e4:	68da      	ldr	r2, [r3, #12]
 80032e6:	69bb      	ldr	r3, [r7, #24]
 80032e8:	43db      	mvns	r3, r3
 80032ea:	491e      	ldr	r1, [pc, #120]	@ (8003364 <HAL_GPIO_Init+0x2d0>)
 80032ec:	4013      	ands	r3, r2
 80032ee:	60cb      	str	r3, [r1, #12]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 80032f0:	683b      	ldr	r3, [r7, #0]
 80032f2:	685b      	ldr	r3, [r3, #4]
 80032f4:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80032f8:	2b00      	cmp	r3, #0
 80032fa:	d006      	beq.n	800330a <HAL_GPIO_Init+0x276>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 80032fc:	4b19      	ldr	r3, [pc, #100]	@ (8003364 <HAL_GPIO_Init+0x2d0>)
 80032fe:	685a      	ldr	r2, [r3, #4]
 8003300:	4918      	ldr	r1, [pc, #96]	@ (8003364 <HAL_GPIO_Init+0x2d0>)
 8003302:	69bb      	ldr	r3, [r7, #24]
 8003304:	4313      	orrs	r3, r2
 8003306:	604b      	str	r3, [r1, #4]
 8003308:	e006      	b.n	8003318 <HAL_GPIO_Init+0x284>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 800330a:	4b16      	ldr	r3, [pc, #88]	@ (8003364 <HAL_GPIO_Init+0x2d0>)
 800330c:	685a      	ldr	r2, [r3, #4]
 800330e:	69bb      	ldr	r3, [r7, #24]
 8003310:	43db      	mvns	r3, r3
 8003312:	4914      	ldr	r1, [pc, #80]	@ (8003364 <HAL_GPIO_Init+0x2d0>)
 8003314:	4013      	ands	r3, r2
 8003316:	604b      	str	r3, [r1, #4]
        }

        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8003318:	683b      	ldr	r3, [r7, #0]
 800331a:	685b      	ldr	r3, [r3, #4]
 800331c:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003320:	2b00      	cmp	r3, #0
 8003322:	d021      	beq.n	8003368 <HAL_GPIO_Init+0x2d4>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8003324:	4b0f      	ldr	r3, [pc, #60]	@ (8003364 <HAL_GPIO_Init+0x2d0>)
 8003326:	681a      	ldr	r2, [r3, #0]
 8003328:	490e      	ldr	r1, [pc, #56]	@ (8003364 <HAL_GPIO_Init+0x2d0>)
 800332a:	69bb      	ldr	r3, [r7, #24]
 800332c:	4313      	orrs	r3, r2
 800332e:	600b      	str	r3, [r1, #0]
 8003330:	e021      	b.n	8003376 <HAL_GPIO_Init+0x2e2>
 8003332:	bf00      	nop
 8003334:	10320000 	.word	0x10320000
 8003338:	10310000 	.word	0x10310000
 800333c:	10220000 	.word	0x10220000
 8003340:	10210000 	.word	0x10210000
 8003344:	10120000 	.word	0x10120000
 8003348:	10110000 	.word	0x10110000
 800334c:	40021000 	.word	0x40021000
 8003350:	40010000 	.word	0x40010000
 8003354:	40010800 	.word	0x40010800
 8003358:	40010c00 	.word	0x40010c00
 800335c:	40011000 	.word	0x40011000
 8003360:	40011400 	.word	0x40011400
 8003364:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8003368:	4b0b      	ldr	r3, [pc, #44]	@ (8003398 <HAL_GPIO_Init+0x304>)
 800336a:	681a      	ldr	r2, [r3, #0]
 800336c:	69bb      	ldr	r3, [r7, #24]
 800336e:	43db      	mvns	r3, r3
 8003370:	4909      	ldr	r1, [pc, #36]	@ (8003398 <HAL_GPIO_Init+0x304>)
 8003372:	4013      	ands	r3, r2
 8003374:	600b      	str	r3, [r1, #0]
        }
      }
    }

	position++;
 8003376:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003378:	3301      	adds	r3, #1
 800337a:	627b      	str	r3, [r7, #36]	@ 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800337c:	683b      	ldr	r3, [r7, #0]
 800337e:	681a      	ldr	r2, [r3, #0]
 8003380:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003382:	fa22 f303 	lsr.w	r3, r2, r3
 8003386:	2b00      	cmp	r3, #0
 8003388:	f47f ae8e 	bne.w	80030a8 <HAL_GPIO_Init+0x14>
  }
}
 800338c:	bf00      	nop
 800338e:	bf00      	nop
 8003390:	372c      	adds	r7, #44	@ 0x2c
 8003392:	46bd      	mov	sp, r7
 8003394:	bc80      	pop	{r7}
 8003396:	4770      	bx	lr
 8003398:	40010400 	.word	0x40010400

0800339c <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin: specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 800339c:	b480      	push	{r7}
 800339e:	b085      	sub	sp, #20
 80033a0:	af00      	add	r7, sp, #0
 80033a2:	6078      	str	r0, [r7, #4]
 80033a4:	460b      	mov	r3, r1
 80033a6:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 80033a8:	687b      	ldr	r3, [r7, #4]
 80033aa:	689a      	ldr	r2, [r3, #8]
 80033ac:	887b      	ldrh	r3, [r7, #2]
 80033ae:	4013      	ands	r3, r2
 80033b0:	2b00      	cmp	r3, #0
 80033b2:	d002      	beq.n	80033ba <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 80033b4:	2301      	movs	r3, #1
 80033b6:	73fb      	strb	r3, [r7, #15]
 80033b8:	e001      	b.n	80033be <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 80033ba:	2300      	movs	r3, #0
 80033bc:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 80033be:	7bfb      	ldrb	r3, [r7, #15]
}
 80033c0:	4618      	mov	r0, r3
 80033c2:	3714      	adds	r7, #20
 80033c4:	46bd      	mov	sp, r7
 80033c6:	bc80      	pop	{r7}
 80033c8:	4770      	bx	lr

080033ca <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80033ca:	b480      	push	{r7}
 80033cc:	b083      	sub	sp, #12
 80033ce:	af00      	add	r7, sp, #0
 80033d0:	6078      	str	r0, [r7, #4]
 80033d2:	460b      	mov	r3, r1
 80033d4:	807b      	strh	r3, [r7, #2]
 80033d6:	4613      	mov	r3, r2
 80033d8:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 80033da:	787b      	ldrb	r3, [r7, #1]
 80033dc:	2b00      	cmp	r3, #0
 80033de:	d003      	beq.n	80033e8 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80033e0:	887a      	ldrh	r2, [r7, #2]
 80033e2:	687b      	ldr	r3, [r7, #4]
 80033e4:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 80033e6:	e003      	b.n	80033f0 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 80033e8:	887b      	ldrh	r3, [r7, #2]
 80033ea:	041a      	lsls	r2, r3, #16
 80033ec:	687b      	ldr	r3, [r7, #4]
 80033ee:	611a      	str	r2, [r3, #16]
}
 80033f0:	bf00      	nop
 80033f2:	370c      	adds	r7, #12
 80033f4:	46bd      	mov	sp, r7
 80033f6:	bc80      	pop	{r7}
 80033f8:	4770      	bx	lr
	...

080033fc <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80033fc:	b580      	push	{r7, lr}
 80033fe:	b086      	sub	sp, #24
 8003400:	af00      	add	r7, sp, #0
 8003402:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8003404:	687b      	ldr	r3, [r7, #4]
 8003406:	2b00      	cmp	r3, #0
 8003408:	d101      	bne.n	800340e <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800340a:	2301      	movs	r3, #1
 800340c:	e272      	b.n	80038f4 <HAL_RCC_OscConfig+0x4f8>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800340e:	687b      	ldr	r3, [r7, #4]
 8003410:	681b      	ldr	r3, [r3, #0]
 8003412:	f003 0301 	and.w	r3, r3, #1
 8003416:	2b00      	cmp	r3, #0
 8003418:	f000 8087 	beq.w	800352a <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 800341c:	4b92      	ldr	r3, [pc, #584]	@ (8003668 <HAL_RCC_OscConfig+0x26c>)
 800341e:	685b      	ldr	r3, [r3, #4]
 8003420:	f003 030c 	and.w	r3, r3, #12
 8003424:	2b04      	cmp	r3, #4
 8003426:	d00c      	beq.n	8003442 <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8003428:	4b8f      	ldr	r3, [pc, #572]	@ (8003668 <HAL_RCC_OscConfig+0x26c>)
 800342a:	685b      	ldr	r3, [r3, #4]
 800342c:	f003 030c 	and.w	r3, r3, #12
 8003430:	2b08      	cmp	r3, #8
 8003432:	d112      	bne.n	800345a <HAL_RCC_OscConfig+0x5e>
 8003434:	4b8c      	ldr	r3, [pc, #560]	@ (8003668 <HAL_RCC_OscConfig+0x26c>)
 8003436:	685b      	ldr	r3, [r3, #4]
 8003438:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800343c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003440:	d10b      	bne.n	800345a <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003442:	4b89      	ldr	r3, [pc, #548]	@ (8003668 <HAL_RCC_OscConfig+0x26c>)
 8003444:	681b      	ldr	r3, [r3, #0]
 8003446:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800344a:	2b00      	cmp	r3, #0
 800344c:	d06c      	beq.n	8003528 <HAL_RCC_OscConfig+0x12c>
 800344e:	687b      	ldr	r3, [r7, #4]
 8003450:	685b      	ldr	r3, [r3, #4]
 8003452:	2b00      	cmp	r3, #0
 8003454:	d168      	bne.n	8003528 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 8003456:	2301      	movs	r3, #1
 8003458:	e24c      	b.n	80038f4 <HAL_RCC_OscConfig+0x4f8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800345a:	687b      	ldr	r3, [r7, #4]
 800345c:	685b      	ldr	r3, [r3, #4]
 800345e:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003462:	d106      	bne.n	8003472 <HAL_RCC_OscConfig+0x76>
 8003464:	4b80      	ldr	r3, [pc, #512]	@ (8003668 <HAL_RCC_OscConfig+0x26c>)
 8003466:	681b      	ldr	r3, [r3, #0]
 8003468:	4a7f      	ldr	r2, [pc, #508]	@ (8003668 <HAL_RCC_OscConfig+0x26c>)
 800346a:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800346e:	6013      	str	r3, [r2, #0]
 8003470:	e02e      	b.n	80034d0 <HAL_RCC_OscConfig+0xd4>
 8003472:	687b      	ldr	r3, [r7, #4]
 8003474:	685b      	ldr	r3, [r3, #4]
 8003476:	2b00      	cmp	r3, #0
 8003478:	d10c      	bne.n	8003494 <HAL_RCC_OscConfig+0x98>
 800347a:	4b7b      	ldr	r3, [pc, #492]	@ (8003668 <HAL_RCC_OscConfig+0x26c>)
 800347c:	681b      	ldr	r3, [r3, #0]
 800347e:	4a7a      	ldr	r2, [pc, #488]	@ (8003668 <HAL_RCC_OscConfig+0x26c>)
 8003480:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8003484:	6013      	str	r3, [r2, #0]
 8003486:	4b78      	ldr	r3, [pc, #480]	@ (8003668 <HAL_RCC_OscConfig+0x26c>)
 8003488:	681b      	ldr	r3, [r3, #0]
 800348a:	4a77      	ldr	r2, [pc, #476]	@ (8003668 <HAL_RCC_OscConfig+0x26c>)
 800348c:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8003490:	6013      	str	r3, [r2, #0]
 8003492:	e01d      	b.n	80034d0 <HAL_RCC_OscConfig+0xd4>
 8003494:	687b      	ldr	r3, [r7, #4]
 8003496:	685b      	ldr	r3, [r3, #4]
 8003498:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 800349c:	d10c      	bne.n	80034b8 <HAL_RCC_OscConfig+0xbc>
 800349e:	4b72      	ldr	r3, [pc, #456]	@ (8003668 <HAL_RCC_OscConfig+0x26c>)
 80034a0:	681b      	ldr	r3, [r3, #0]
 80034a2:	4a71      	ldr	r2, [pc, #452]	@ (8003668 <HAL_RCC_OscConfig+0x26c>)
 80034a4:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80034a8:	6013      	str	r3, [r2, #0]
 80034aa:	4b6f      	ldr	r3, [pc, #444]	@ (8003668 <HAL_RCC_OscConfig+0x26c>)
 80034ac:	681b      	ldr	r3, [r3, #0]
 80034ae:	4a6e      	ldr	r2, [pc, #440]	@ (8003668 <HAL_RCC_OscConfig+0x26c>)
 80034b0:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80034b4:	6013      	str	r3, [r2, #0]
 80034b6:	e00b      	b.n	80034d0 <HAL_RCC_OscConfig+0xd4>
 80034b8:	4b6b      	ldr	r3, [pc, #428]	@ (8003668 <HAL_RCC_OscConfig+0x26c>)
 80034ba:	681b      	ldr	r3, [r3, #0]
 80034bc:	4a6a      	ldr	r2, [pc, #424]	@ (8003668 <HAL_RCC_OscConfig+0x26c>)
 80034be:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80034c2:	6013      	str	r3, [r2, #0]
 80034c4:	4b68      	ldr	r3, [pc, #416]	@ (8003668 <HAL_RCC_OscConfig+0x26c>)
 80034c6:	681b      	ldr	r3, [r3, #0]
 80034c8:	4a67      	ldr	r2, [pc, #412]	@ (8003668 <HAL_RCC_OscConfig+0x26c>)
 80034ca:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80034ce:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80034d0:	687b      	ldr	r3, [r7, #4]
 80034d2:	685b      	ldr	r3, [r3, #4]
 80034d4:	2b00      	cmp	r3, #0
 80034d6:	d013      	beq.n	8003500 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80034d8:	f7ff f9fe 	bl	80028d8 <HAL_GetTick>
 80034dc:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80034de:	e008      	b.n	80034f2 <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80034e0:	f7ff f9fa 	bl	80028d8 <HAL_GetTick>
 80034e4:	4602      	mov	r2, r0
 80034e6:	693b      	ldr	r3, [r7, #16]
 80034e8:	1ad3      	subs	r3, r2, r3
 80034ea:	2b64      	cmp	r3, #100	@ 0x64
 80034ec:	d901      	bls.n	80034f2 <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 80034ee:	2303      	movs	r3, #3
 80034f0:	e200      	b.n	80038f4 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80034f2:	4b5d      	ldr	r3, [pc, #372]	@ (8003668 <HAL_RCC_OscConfig+0x26c>)
 80034f4:	681b      	ldr	r3, [r3, #0]
 80034f6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80034fa:	2b00      	cmp	r3, #0
 80034fc:	d0f0      	beq.n	80034e0 <HAL_RCC_OscConfig+0xe4>
 80034fe:	e014      	b.n	800352a <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003500:	f7ff f9ea 	bl	80028d8 <HAL_GetTick>
 8003504:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003506:	e008      	b.n	800351a <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003508:	f7ff f9e6 	bl	80028d8 <HAL_GetTick>
 800350c:	4602      	mov	r2, r0
 800350e:	693b      	ldr	r3, [r7, #16]
 8003510:	1ad3      	subs	r3, r2, r3
 8003512:	2b64      	cmp	r3, #100	@ 0x64
 8003514:	d901      	bls.n	800351a <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 8003516:	2303      	movs	r3, #3
 8003518:	e1ec      	b.n	80038f4 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800351a:	4b53      	ldr	r3, [pc, #332]	@ (8003668 <HAL_RCC_OscConfig+0x26c>)
 800351c:	681b      	ldr	r3, [r3, #0]
 800351e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003522:	2b00      	cmp	r3, #0
 8003524:	d1f0      	bne.n	8003508 <HAL_RCC_OscConfig+0x10c>
 8003526:	e000      	b.n	800352a <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003528:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800352a:	687b      	ldr	r3, [r7, #4]
 800352c:	681b      	ldr	r3, [r3, #0]
 800352e:	f003 0302 	and.w	r3, r3, #2
 8003532:	2b00      	cmp	r3, #0
 8003534:	d063      	beq.n	80035fe <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8003536:	4b4c      	ldr	r3, [pc, #304]	@ (8003668 <HAL_RCC_OscConfig+0x26c>)
 8003538:	685b      	ldr	r3, [r3, #4]
 800353a:	f003 030c 	and.w	r3, r3, #12
 800353e:	2b00      	cmp	r3, #0
 8003540:	d00b      	beq.n	800355a <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8003542:	4b49      	ldr	r3, [pc, #292]	@ (8003668 <HAL_RCC_OscConfig+0x26c>)
 8003544:	685b      	ldr	r3, [r3, #4]
 8003546:	f003 030c 	and.w	r3, r3, #12
 800354a:	2b08      	cmp	r3, #8
 800354c:	d11c      	bne.n	8003588 <HAL_RCC_OscConfig+0x18c>
 800354e:	4b46      	ldr	r3, [pc, #280]	@ (8003668 <HAL_RCC_OscConfig+0x26c>)
 8003550:	685b      	ldr	r3, [r3, #4]
 8003552:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003556:	2b00      	cmp	r3, #0
 8003558:	d116      	bne.n	8003588 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800355a:	4b43      	ldr	r3, [pc, #268]	@ (8003668 <HAL_RCC_OscConfig+0x26c>)
 800355c:	681b      	ldr	r3, [r3, #0]
 800355e:	f003 0302 	and.w	r3, r3, #2
 8003562:	2b00      	cmp	r3, #0
 8003564:	d005      	beq.n	8003572 <HAL_RCC_OscConfig+0x176>
 8003566:	687b      	ldr	r3, [r7, #4]
 8003568:	691b      	ldr	r3, [r3, #16]
 800356a:	2b01      	cmp	r3, #1
 800356c:	d001      	beq.n	8003572 <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 800356e:	2301      	movs	r3, #1
 8003570:	e1c0      	b.n	80038f4 <HAL_RCC_OscConfig+0x4f8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003572:	4b3d      	ldr	r3, [pc, #244]	@ (8003668 <HAL_RCC_OscConfig+0x26c>)
 8003574:	681b      	ldr	r3, [r3, #0]
 8003576:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 800357a:	687b      	ldr	r3, [r7, #4]
 800357c:	695b      	ldr	r3, [r3, #20]
 800357e:	00db      	lsls	r3, r3, #3
 8003580:	4939      	ldr	r1, [pc, #228]	@ (8003668 <HAL_RCC_OscConfig+0x26c>)
 8003582:	4313      	orrs	r3, r2
 8003584:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003586:	e03a      	b.n	80035fe <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8003588:	687b      	ldr	r3, [r7, #4]
 800358a:	691b      	ldr	r3, [r3, #16]
 800358c:	2b00      	cmp	r3, #0
 800358e:	d020      	beq.n	80035d2 <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8003590:	4b36      	ldr	r3, [pc, #216]	@ (800366c <HAL_RCC_OscConfig+0x270>)
 8003592:	2201      	movs	r2, #1
 8003594:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003596:	f7ff f99f 	bl	80028d8 <HAL_GetTick>
 800359a:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800359c:	e008      	b.n	80035b0 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800359e:	f7ff f99b 	bl	80028d8 <HAL_GetTick>
 80035a2:	4602      	mov	r2, r0
 80035a4:	693b      	ldr	r3, [r7, #16]
 80035a6:	1ad3      	subs	r3, r2, r3
 80035a8:	2b02      	cmp	r3, #2
 80035aa:	d901      	bls.n	80035b0 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 80035ac:	2303      	movs	r3, #3
 80035ae:	e1a1      	b.n	80038f4 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80035b0:	4b2d      	ldr	r3, [pc, #180]	@ (8003668 <HAL_RCC_OscConfig+0x26c>)
 80035b2:	681b      	ldr	r3, [r3, #0]
 80035b4:	f003 0302 	and.w	r3, r3, #2
 80035b8:	2b00      	cmp	r3, #0
 80035ba:	d0f0      	beq.n	800359e <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80035bc:	4b2a      	ldr	r3, [pc, #168]	@ (8003668 <HAL_RCC_OscConfig+0x26c>)
 80035be:	681b      	ldr	r3, [r3, #0]
 80035c0:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 80035c4:	687b      	ldr	r3, [r7, #4]
 80035c6:	695b      	ldr	r3, [r3, #20]
 80035c8:	00db      	lsls	r3, r3, #3
 80035ca:	4927      	ldr	r1, [pc, #156]	@ (8003668 <HAL_RCC_OscConfig+0x26c>)
 80035cc:	4313      	orrs	r3, r2
 80035ce:	600b      	str	r3, [r1, #0]
 80035d0:	e015      	b.n	80035fe <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80035d2:	4b26      	ldr	r3, [pc, #152]	@ (800366c <HAL_RCC_OscConfig+0x270>)
 80035d4:	2200      	movs	r2, #0
 80035d6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80035d8:	f7ff f97e 	bl	80028d8 <HAL_GetTick>
 80035dc:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80035de:	e008      	b.n	80035f2 <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80035e0:	f7ff f97a 	bl	80028d8 <HAL_GetTick>
 80035e4:	4602      	mov	r2, r0
 80035e6:	693b      	ldr	r3, [r7, #16]
 80035e8:	1ad3      	subs	r3, r2, r3
 80035ea:	2b02      	cmp	r3, #2
 80035ec:	d901      	bls.n	80035f2 <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 80035ee:	2303      	movs	r3, #3
 80035f0:	e180      	b.n	80038f4 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80035f2:	4b1d      	ldr	r3, [pc, #116]	@ (8003668 <HAL_RCC_OscConfig+0x26c>)
 80035f4:	681b      	ldr	r3, [r3, #0]
 80035f6:	f003 0302 	and.w	r3, r3, #2
 80035fa:	2b00      	cmp	r3, #0
 80035fc:	d1f0      	bne.n	80035e0 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80035fe:	687b      	ldr	r3, [r7, #4]
 8003600:	681b      	ldr	r3, [r3, #0]
 8003602:	f003 0308 	and.w	r3, r3, #8
 8003606:	2b00      	cmp	r3, #0
 8003608:	d03a      	beq.n	8003680 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 800360a:	687b      	ldr	r3, [r7, #4]
 800360c:	699b      	ldr	r3, [r3, #24]
 800360e:	2b00      	cmp	r3, #0
 8003610:	d019      	beq.n	8003646 <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8003612:	4b17      	ldr	r3, [pc, #92]	@ (8003670 <HAL_RCC_OscConfig+0x274>)
 8003614:	2201      	movs	r2, #1
 8003616:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003618:	f7ff f95e 	bl	80028d8 <HAL_GetTick>
 800361c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800361e:	e008      	b.n	8003632 <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003620:	f7ff f95a 	bl	80028d8 <HAL_GetTick>
 8003624:	4602      	mov	r2, r0
 8003626:	693b      	ldr	r3, [r7, #16]
 8003628:	1ad3      	subs	r3, r2, r3
 800362a:	2b02      	cmp	r3, #2
 800362c:	d901      	bls.n	8003632 <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 800362e:	2303      	movs	r3, #3
 8003630:	e160      	b.n	80038f4 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003632:	4b0d      	ldr	r3, [pc, #52]	@ (8003668 <HAL_RCC_OscConfig+0x26c>)
 8003634:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003636:	f003 0302 	and.w	r3, r3, #2
 800363a:	2b00      	cmp	r3, #0
 800363c:	d0f0      	beq.n	8003620 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 800363e:	2001      	movs	r0, #1
 8003640:	f000 face 	bl	8003be0 <RCC_Delay>
 8003644:	e01c      	b.n	8003680 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8003646:	4b0a      	ldr	r3, [pc, #40]	@ (8003670 <HAL_RCC_OscConfig+0x274>)
 8003648:	2200      	movs	r2, #0
 800364a:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800364c:	f7ff f944 	bl	80028d8 <HAL_GetTick>
 8003650:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003652:	e00f      	b.n	8003674 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003654:	f7ff f940 	bl	80028d8 <HAL_GetTick>
 8003658:	4602      	mov	r2, r0
 800365a:	693b      	ldr	r3, [r7, #16]
 800365c:	1ad3      	subs	r3, r2, r3
 800365e:	2b02      	cmp	r3, #2
 8003660:	d908      	bls.n	8003674 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 8003662:	2303      	movs	r3, #3
 8003664:	e146      	b.n	80038f4 <HAL_RCC_OscConfig+0x4f8>
 8003666:	bf00      	nop
 8003668:	40021000 	.word	0x40021000
 800366c:	42420000 	.word	0x42420000
 8003670:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003674:	4b92      	ldr	r3, [pc, #584]	@ (80038c0 <HAL_RCC_OscConfig+0x4c4>)
 8003676:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003678:	f003 0302 	and.w	r3, r3, #2
 800367c:	2b00      	cmp	r3, #0
 800367e:	d1e9      	bne.n	8003654 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8003680:	687b      	ldr	r3, [r7, #4]
 8003682:	681b      	ldr	r3, [r3, #0]
 8003684:	f003 0304 	and.w	r3, r3, #4
 8003688:	2b00      	cmp	r3, #0
 800368a:	f000 80a6 	beq.w	80037da <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 800368e:	2300      	movs	r3, #0
 8003690:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8003692:	4b8b      	ldr	r3, [pc, #556]	@ (80038c0 <HAL_RCC_OscConfig+0x4c4>)
 8003694:	69db      	ldr	r3, [r3, #28]
 8003696:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800369a:	2b00      	cmp	r3, #0
 800369c:	d10d      	bne.n	80036ba <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800369e:	4b88      	ldr	r3, [pc, #544]	@ (80038c0 <HAL_RCC_OscConfig+0x4c4>)
 80036a0:	69db      	ldr	r3, [r3, #28]
 80036a2:	4a87      	ldr	r2, [pc, #540]	@ (80038c0 <HAL_RCC_OscConfig+0x4c4>)
 80036a4:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80036a8:	61d3      	str	r3, [r2, #28]
 80036aa:	4b85      	ldr	r3, [pc, #532]	@ (80038c0 <HAL_RCC_OscConfig+0x4c4>)
 80036ac:	69db      	ldr	r3, [r3, #28]
 80036ae:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80036b2:	60bb      	str	r3, [r7, #8]
 80036b4:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80036b6:	2301      	movs	r3, #1
 80036b8:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80036ba:	4b82      	ldr	r3, [pc, #520]	@ (80038c4 <HAL_RCC_OscConfig+0x4c8>)
 80036bc:	681b      	ldr	r3, [r3, #0]
 80036be:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80036c2:	2b00      	cmp	r3, #0
 80036c4:	d118      	bne.n	80036f8 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80036c6:	4b7f      	ldr	r3, [pc, #508]	@ (80038c4 <HAL_RCC_OscConfig+0x4c8>)
 80036c8:	681b      	ldr	r3, [r3, #0]
 80036ca:	4a7e      	ldr	r2, [pc, #504]	@ (80038c4 <HAL_RCC_OscConfig+0x4c8>)
 80036cc:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80036d0:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80036d2:	f7ff f901 	bl	80028d8 <HAL_GetTick>
 80036d6:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80036d8:	e008      	b.n	80036ec <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80036da:	f7ff f8fd 	bl	80028d8 <HAL_GetTick>
 80036de:	4602      	mov	r2, r0
 80036e0:	693b      	ldr	r3, [r7, #16]
 80036e2:	1ad3      	subs	r3, r2, r3
 80036e4:	2b64      	cmp	r3, #100	@ 0x64
 80036e6:	d901      	bls.n	80036ec <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 80036e8:	2303      	movs	r3, #3
 80036ea:	e103      	b.n	80038f4 <HAL_RCC_OscConfig+0x4f8>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80036ec:	4b75      	ldr	r3, [pc, #468]	@ (80038c4 <HAL_RCC_OscConfig+0x4c8>)
 80036ee:	681b      	ldr	r3, [r3, #0]
 80036f0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80036f4:	2b00      	cmp	r3, #0
 80036f6:	d0f0      	beq.n	80036da <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80036f8:	687b      	ldr	r3, [r7, #4]
 80036fa:	68db      	ldr	r3, [r3, #12]
 80036fc:	2b01      	cmp	r3, #1
 80036fe:	d106      	bne.n	800370e <HAL_RCC_OscConfig+0x312>
 8003700:	4b6f      	ldr	r3, [pc, #444]	@ (80038c0 <HAL_RCC_OscConfig+0x4c4>)
 8003702:	6a1b      	ldr	r3, [r3, #32]
 8003704:	4a6e      	ldr	r2, [pc, #440]	@ (80038c0 <HAL_RCC_OscConfig+0x4c4>)
 8003706:	f043 0301 	orr.w	r3, r3, #1
 800370a:	6213      	str	r3, [r2, #32]
 800370c:	e02d      	b.n	800376a <HAL_RCC_OscConfig+0x36e>
 800370e:	687b      	ldr	r3, [r7, #4]
 8003710:	68db      	ldr	r3, [r3, #12]
 8003712:	2b00      	cmp	r3, #0
 8003714:	d10c      	bne.n	8003730 <HAL_RCC_OscConfig+0x334>
 8003716:	4b6a      	ldr	r3, [pc, #424]	@ (80038c0 <HAL_RCC_OscConfig+0x4c4>)
 8003718:	6a1b      	ldr	r3, [r3, #32]
 800371a:	4a69      	ldr	r2, [pc, #420]	@ (80038c0 <HAL_RCC_OscConfig+0x4c4>)
 800371c:	f023 0301 	bic.w	r3, r3, #1
 8003720:	6213      	str	r3, [r2, #32]
 8003722:	4b67      	ldr	r3, [pc, #412]	@ (80038c0 <HAL_RCC_OscConfig+0x4c4>)
 8003724:	6a1b      	ldr	r3, [r3, #32]
 8003726:	4a66      	ldr	r2, [pc, #408]	@ (80038c0 <HAL_RCC_OscConfig+0x4c4>)
 8003728:	f023 0304 	bic.w	r3, r3, #4
 800372c:	6213      	str	r3, [r2, #32]
 800372e:	e01c      	b.n	800376a <HAL_RCC_OscConfig+0x36e>
 8003730:	687b      	ldr	r3, [r7, #4]
 8003732:	68db      	ldr	r3, [r3, #12]
 8003734:	2b05      	cmp	r3, #5
 8003736:	d10c      	bne.n	8003752 <HAL_RCC_OscConfig+0x356>
 8003738:	4b61      	ldr	r3, [pc, #388]	@ (80038c0 <HAL_RCC_OscConfig+0x4c4>)
 800373a:	6a1b      	ldr	r3, [r3, #32]
 800373c:	4a60      	ldr	r2, [pc, #384]	@ (80038c0 <HAL_RCC_OscConfig+0x4c4>)
 800373e:	f043 0304 	orr.w	r3, r3, #4
 8003742:	6213      	str	r3, [r2, #32]
 8003744:	4b5e      	ldr	r3, [pc, #376]	@ (80038c0 <HAL_RCC_OscConfig+0x4c4>)
 8003746:	6a1b      	ldr	r3, [r3, #32]
 8003748:	4a5d      	ldr	r2, [pc, #372]	@ (80038c0 <HAL_RCC_OscConfig+0x4c4>)
 800374a:	f043 0301 	orr.w	r3, r3, #1
 800374e:	6213      	str	r3, [r2, #32]
 8003750:	e00b      	b.n	800376a <HAL_RCC_OscConfig+0x36e>
 8003752:	4b5b      	ldr	r3, [pc, #364]	@ (80038c0 <HAL_RCC_OscConfig+0x4c4>)
 8003754:	6a1b      	ldr	r3, [r3, #32]
 8003756:	4a5a      	ldr	r2, [pc, #360]	@ (80038c0 <HAL_RCC_OscConfig+0x4c4>)
 8003758:	f023 0301 	bic.w	r3, r3, #1
 800375c:	6213      	str	r3, [r2, #32]
 800375e:	4b58      	ldr	r3, [pc, #352]	@ (80038c0 <HAL_RCC_OscConfig+0x4c4>)
 8003760:	6a1b      	ldr	r3, [r3, #32]
 8003762:	4a57      	ldr	r2, [pc, #348]	@ (80038c0 <HAL_RCC_OscConfig+0x4c4>)
 8003764:	f023 0304 	bic.w	r3, r3, #4
 8003768:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 800376a:	687b      	ldr	r3, [r7, #4]
 800376c:	68db      	ldr	r3, [r3, #12]
 800376e:	2b00      	cmp	r3, #0
 8003770:	d015      	beq.n	800379e <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003772:	f7ff f8b1 	bl	80028d8 <HAL_GetTick>
 8003776:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003778:	e00a      	b.n	8003790 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800377a:	f7ff f8ad 	bl	80028d8 <HAL_GetTick>
 800377e:	4602      	mov	r2, r0
 8003780:	693b      	ldr	r3, [r7, #16]
 8003782:	1ad3      	subs	r3, r2, r3
 8003784:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003788:	4293      	cmp	r3, r2
 800378a:	d901      	bls.n	8003790 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 800378c:	2303      	movs	r3, #3
 800378e:	e0b1      	b.n	80038f4 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003790:	4b4b      	ldr	r3, [pc, #300]	@ (80038c0 <HAL_RCC_OscConfig+0x4c4>)
 8003792:	6a1b      	ldr	r3, [r3, #32]
 8003794:	f003 0302 	and.w	r3, r3, #2
 8003798:	2b00      	cmp	r3, #0
 800379a:	d0ee      	beq.n	800377a <HAL_RCC_OscConfig+0x37e>
 800379c:	e014      	b.n	80037c8 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800379e:	f7ff f89b 	bl	80028d8 <HAL_GetTick>
 80037a2:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80037a4:	e00a      	b.n	80037bc <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80037a6:	f7ff f897 	bl	80028d8 <HAL_GetTick>
 80037aa:	4602      	mov	r2, r0
 80037ac:	693b      	ldr	r3, [r7, #16]
 80037ae:	1ad3      	subs	r3, r2, r3
 80037b0:	f241 3288 	movw	r2, #5000	@ 0x1388
 80037b4:	4293      	cmp	r3, r2
 80037b6:	d901      	bls.n	80037bc <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 80037b8:	2303      	movs	r3, #3
 80037ba:	e09b      	b.n	80038f4 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80037bc:	4b40      	ldr	r3, [pc, #256]	@ (80038c0 <HAL_RCC_OscConfig+0x4c4>)
 80037be:	6a1b      	ldr	r3, [r3, #32]
 80037c0:	f003 0302 	and.w	r3, r3, #2
 80037c4:	2b00      	cmp	r3, #0
 80037c6:	d1ee      	bne.n	80037a6 <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 80037c8:	7dfb      	ldrb	r3, [r7, #23]
 80037ca:	2b01      	cmp	r3, #1
 80037cc:	d105      	bne.n	80037da <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80037ce:	4b3c      	ldr	r3, [pc, #240]	@ (80038c0 <HAL_RCC_OscConfig+0x4c4>)
 80037d0:	69db      	ldr	r3, [r3, #28]
 80037d2:	4a3b      	ldr	r2, [pc, #236]	@ (80038c0 <HAL_RCC_OscConfig+0x4c4>)
 80037d4:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80037d8:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80037da:	687b      	ldr	r3, [r7, #4]
 80037dc:	69db      	ldr	r3, [r3, #28]
 80037de:	2b00      	cmp	r3, #0
 80037e0:	f000 8087 	beq.w	80038f2 <HAL_RCC_OscConfig+0x4f6>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80037e4:	4b36      	ldr	r3, [pc, #216]	@ (80038c0 <HAL_RCC_OscConfig+0x4c4>)
 80037e6:	685b      	ldr	r3, [r3, #4]
 80037e8:	f003 030c 	and.w	r3, r3, #12
 80037ec:	2b08      	cmp	r3, #8
 80037ee:	d061      	beq.n	80038b4 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80037f0:	687b      	ldr	r3, [r7, #4]
 80037f2:	69db      	ldr	r3, [r3, #28]
 80037f4:	2b02      	cmp	r3, #2
 80037f6:	d146      	bne.n	8003886 <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80037f8:	4b33      	ldr	r3, [pc, #204]	@ (80038c8 <HAL_RCC_OscConfig+0x4cc>)
 80037fa:	2200      	movs	r2, #0
 80037fc:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80037fe:	f7ff f86b 	bl	80028d8 <HAL_GetTick>
 8003802:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003804:	e008      	b.n	8003818 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003806:	f7ff f867 	bl	80028d8 <HAL_GetTick>
 800380a:	4602      	mov	r2, r0
 800380c:	693b      	ldr	r3, [r7, #16]
 800380e:	1ad3      	subs	r3, r2, r3
 8003810:	2b02      	cmp	r3, #2
 8003812:	d901      	bls.n	8003818 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 8003814:	2303      	movs	r3, #3
 8003816:	e06d      	b.n	80038f4 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003818:	4b29      	ldr	r3, [pc, #164]	@ (80038c0 <HAL_RCC_OscConfig+0x4c4>)
 800381a:	681b      	ldr	r3, [r3, #0]
 800381c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003820:	2b00      	cmp	r3, #0
 8003822:	d1f0      	bne.n	8003806 <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8003824:	687b      	ldr	r3, [r7, #4]
 8003826:	6a1b      	ldr	r3, [r3, #32]
 8003828:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800382c:	d108      	bne.n	8003840 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 800382e:	4b24      	ldr	r3, [pc, #144]	@ (80038c0 <HAL_RCC_OscConfig+0x4c4>)
 8003830:	685b      	ldr	r3, [r3, #4]
 8003832:	f423 3200 	bic.w	r2, r3, #131072	@ 0x20000
 8003836:	687b      	ldr	r3, [r7, #4]
 8003838:	689b      	ldr	r3, [r3, #8]
 800383a:	4921      	ldr	r1, [pc, #132]	@ (80038c0 <HAL_RCC_OscConfig+0x4c4>)
 800383c:	4313      	orrs	r3, r2
 800383e:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8003840:	4b1f      	ldr	r3, [pc, #124]	@ (80038c0 <HAL_RCC_OscConfig+0x4c4>)
 8003842:	685b      	ldr	r3, [r3, #4]
 8003844:	f423 1274 	bic.w	r2, r3, #3997696	@ 0x3d0000
 8003848:	687b      	ldr	r3, [r7, #4]
 800384a:	6a19      	ldr	r1, [r3, #32]
 800384c:	687b      	ldr	r3, [r7, #4]
 800384e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003850:	430b      	orrs	r3, r1
 8003852:	491b      	ldr	r1, [pc, #108]	@ (80038c0 <HAL_RCC_OscConfig+0x4c4>)
 8003854:	4313      	orrs	r3, r2
 8003856:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8003858:	4b1b      	ldr	r3, [pc, #108]	@ (80038c8 <HAL_RCC_OscConfig+0x4cc>)
 800385a:	2201      	movs	r2, #1
 800385c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800385e:	f7ff f83b 	bl	80028d8 <HAL_GetTick>
 8003862:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8003864:	e008      	b.n	8003878 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003866:	f7ff f837 	bl	80028d8 <HAL_GetTick>
 800386a:	4602      	mov	r2, r0
 800386c:	693b      	ldr	r3, [r7, #16]
 800386e:	1ad3      	subs	r3, r2, r3
 8003870:	2b02      	cmp	r3, #2
 8003872:	d901      	bls.n	8003878 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 8003874:	2303      	movs	r3, #3
 8003876:	e03d      	b.n	80038f4 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8003878:	4b11      	ldr	r3, [pc, #68]	@ (80038c0 <HAL_RCC_OscConfig+0x4c4>)
 800387a:	681b      	ldr	r3, [r3, #0]
 800387c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003880:	2b00      	cmp	r3, #0
 8003882:	d0f0      	beq.n	8003866 <HAL_RCC_OscConfig+0x46a>
 8003884:	e035      	b.n	80038f2 <HAL_RCC_OscConfig+0x4f6>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003886:	4b10      	ldr	r3, [pc, #64]	@ (80038c8 <HAL_RCC_OscConfig+0x4cc>)
 8003888:	2200      	movs	r2, #0
 800388a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800388c:	f7ff f824 	bl	80028d8 <HAL_GetTick>
 8003890:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003892:	e008      	b.n	80038a6 <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003894:	f7ff f820 	bl	80028d8 <HAL_GetTick>
 8003898:	4602      	mov	r2, r0
 800389a:	693b      	ldr	r3, [r7, #16]
 800389c:	1ad3      	subs	r3, r2, r3
 800389e:	2b02      	cmp	r3, #2
 80038a0:	d901      	bls.n	80038a6 <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 80038a2:	2303      	movs	r3, #3
 80038a4:	e026      	b.n	80038f4 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80038a6:	4b06      	ldr	r3, [pc, #24]	@ (80038c0 <HAL_RCC_OscConfig+0x4c4>)
 80038a8:	681b      	ldr	r3, [r3, #0]
 80038aa:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80038ae:	2b00      	cmp	r3, #0
 80038b0:	d1f0      	bne.n	8003894 <HAL_RCC_OscConfig+0x498>
 80038b2:	e01e      	b.n	80038f2 <HAL_RCC_OscConfig+0x4f6>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80038b4:	687b      	ldr	r3, [r7, #4]
 80038b6:	69db      	ldr	r3, [r3, #28]
 80038b8:	2b01      	cmp	r3, #1
 80038ba:	d107      	bne.n	80038cc <HAL_RCC_OscConfig+0x4d0>
      {
        return HAL_ERROR;
 80038bc:	2301      	movs	r3, #1
 80038be:	e019      	b.n	80038f4 <HAL_RCC_OscConfig+0x4f8>
 80038c0:	40021000 	.word	0x40021000
 80038c4:	40007000 	.word	0x40007000
 80038c8:	42420060 	.word	0x42420060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 80038cc:	4b0b      	ldr	r3, [pc, #44]	@ (80038fc <HAL_RCC_OscConfig+0x500>)
 80038ce:	685b      	ldr	r3, [r3, #4]
 80038d0:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80038d2:	68fb      	ldr	r3, [r7, #12]
 80038d4:	f403 3280 	and.w	r2, r3, #65536	@ 0x10000
 80038d8:	687b      	ldr	r3, [r7, #4]
 80038da:	6a1b      	ldr	r3, [r3, #32]
 80038dc:	429a      	cmp	r2, r3
 80038de:	d106      	bne.n	80038ee <HAL_RCC_OscConfig+0x4f2>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 80038e0:	68fb      	ldr	r3, [r7, #12]
 80038e2:	f403 1270 	and.w	r2, r3, #3932160	@ 0x3c0000
 80038e6:	687b      	ldr	r3, [r7, #4]
 80038e8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80038ea:	429a      	cmp	r2, r3
 80038ec:	d001      	beq.n	80038f2 <HAL_RCC_OscConfig+0x4f6>
        {
          return HAL_ERROR;
 80038ee:	2301      	movs	r3, #1
 80038f0:	e000      	b.n	80038f4 <HAL_RCC_OscConfig+0x4f8>
        }
      }
    }
  }

  return HAL_OK;
 80038f2:	2300      	movs	r3, #0
}
 80038f4:	4618      	mov	r0, r3
 80038f6:	3718      	adds	r7, #24
 80038f8:	46bd      	mov	sp, r7
 80038fa:	bd80      	pop	{r7, pc}
 80038fc:	40021000 	.word	0x40021000

08003900 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8003900:	b580      	push	{r7, lr}
 8003902:	b084      	sub	sp, #16
 8003904:	af00      	add	r7, sp, #0
 8003906:	6078      	str	r0, [r7, #4]
 8003908:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 800390a:	687b      	ldr	r3, [r7, #4]
 800390c:	2b00      	cmp	r3, #0
 800390e:	d101      	bne.n	8003914 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8003910:	2301      	movs	r3, #1
 8003912:	e0d0      	b.n	8003ab6 <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8003914:	4b6a      	ldr	r3, [pc, #424]	@ (8003ac0 <HAL_RCC_ClockConfig+0x1c0>)
 8003916:	681b      	ldr	r3, [r3, #0]
 8003918:	f003 0307 	and.w	r3, r3, #7
 800391c:	683a      	ldr	r2, [r7, #0]
 800391e:	429a      	cmp	r2, r3
 8003920:	d910      	bls.n	8003944 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003922:	4b67      	ldr	r3, [pc, #412]	@ (8003ac0 <HAL_RCC_ClockConfig+0x1c0>)
 8003924:	681b      	ldr	r3, [r3, #0]
 8003926:	f023 0207 	bic.w	r2, r3, #7
 800392a:	4965      	ldr	r1, [pc, #404]	@ (8003ac0 <HAL_RCC_ClockConfig+0x1c0>)
 800392c:	683b      	ldr	r3, [r7, #0]
 800392e:	4313      	orrs	r3, r2
 8003930:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003932:	4b63      	ldr	r3, [pc, #396]	@ (8003ac0 <HAL_RCC_ClockConfig+0x1c0>)
 8003934:	681b      	ldr	r3, [r3, #0]
 8003936:	f003 0307 	and.w	r3, r3, #7
 800393a:	683a      	ldr	r2, [r7, #0]
 800393c:	429a      	cmp	r2, r3
 800393e:	d001      	beq.n	8003944 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 8003940:	2301      	movs	r3, #1
 8003942:	e0b8      	b.n	8003ab6 <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003944:	687b      	ldr	r3, [r7, #4]
 8003946:	681b      	ldr	r3, [r3, #0]
 8003948:	f003 0302 	and.w	r3, r3, #2
 800394c:	2b00      	cmp	r3, #0
 800394e:	d020      	beq.n	8003992 <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003950:	687b      	ldr	r3, [r7, #4]
 8003952:	681b      	ldr	r3, [r3, #0]
 8003954:	f003 0304 	and.w	r3, r3, #4
 8003958:	2b00      	cmp	r3, #0
 800395a:	d005      	beq.n	8003968 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 800395c:	4b59      	ldr	r3, [pc, #356]	@ (8003ac4 <HAL_RCC_ClockConfig+0x1c4>)
 800395e:	685b      	ldr	r3, [r3, #4]
 8003960:	4a58      	ldr	r2, [pc, #352]	@ (8003ac4 <HAL_RCC_ClockConfig+0x1c4>)
 8003962:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 8003966:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003968:	687b      	ldr	r3, [r7, #4]
 800396a:	681b      	ldr	r3, [r3, #0]
 800396c:	f003 0308 	and.w	r3, r3, #8
 8003970:	2b00      	cmp	r3, #0
 8003972:	d005      	beq.n	8003980 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8003974:	4b53      	ldr	r3, [pc, #332]	@ (8003ac4 <HAL_RCC_ClockConfig+0x1c4>)
 8003976:	685b      	ldr	r3, [r3, #4]
 8003978:	4a52      	ldr	r2, [pc, #328]	@ (8003ac4 <HAL_RCC_ClockConfig+0x1c4>)
 800397a:	f443 5360 	orr.w	r3, r3, #14336	@ 0x3800
 800397e:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003980:	4b50      	ldr	r3, [pc, #320]	@ (8003ac4 <HAL_RCC_ClockConfig+0x1c4>)
 8003982:	685b      	ldr	r3, [r3, #4]
 8003984:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8003988:	687b      	ldr	r3, [r7, #4]
 800398a:	689b      	ldr	r3, [r3, #8]
 800398c:	494d      	ldr	r1, [pc, #308]	@ (8003ac4 <HAL_RCC_ClockConfig+0x1c4>)
 800398e:	4313      	orrs	r3, r2
 8003990:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8003992:	687b      	ldr	r3, [r7, #4]
 8003994:	681b      	ldr	r3, [r3, #0]
 8003996:	f003 0301 	and.w	r3, r3, #1
 800399a:	2b00      	cmp	r3, #0
 800399c:	d040      	beq.n	8003a20 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800399e:	687b      	ldr	r3, [r7, #4]
 80039a0:	685b      	ldr	r3, [r3, #4]
 80039a2:	2b01      	cmp	r3, #1
 80039a4:	d107      	bne.n	80039b6 <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80039a6:	4b47      	ldr	r3, [pc, #284]	@ (8003ac4 <HAL_RCC_ClockConfig+0x1c4>)
 80039a8:	681b      	ldr	r3, [r3, #0]
 80039aa:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80039ae:	2b00      	cmp	r3, #0
 80039b0:	d115      	bne.n	80039de <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80039b2:	2301      	movs	r3, #1
 80039b4:	e07f      	b.n	8003ab6 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80039b6:	687b      	ldr	r3, [r7, #4]
 80039b8:	685b      	ldr	r3, [r3, #4]
 80039ba:	2b02      	cmp	r3, #2
 80039bc:	d107      	bne.n	80039ce <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80039be:	4b41      	ldr	r3, [pc, #260]	@ (8003ac4 <HAL_RCC_ClockConfig+0x1c4>)
 80039c0:	681b      	ldr	r3, [r3, #0]
 80039c2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80039c6:	2b00      	cmp	r3, #0
 80039c8:	d109      	bne.n	80039de <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80039ca:	2301      	movs	r3, #1
 80039cc:	e073      	b.n	8003ab6 <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80039ce:	4b3d      	ldr	r3, [pc, #244]	@ (8003ac4 <HAL_RCC_ClockConfig+0x1c4>)
 80039d0:	681b      	ldr	r3, [r3, #0]
 80039d2:	f003 0302 	and.w	r3, r3, #2
 80039d6:	2b00      	cmp	r3, #0
 80039d8:	d101      	bne.n	80039de <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80039da:	2301      	movs	r3, #1
 80039dc:	e06b      	b.n	8003ab6 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80039de:	4b39      	ldr	r3, [pc, #228]	@ (8003ac4 <HAL_RCC_ClockConfig+0x1c4>)
 80039e0:	685b      	ldr	r3, [r3, #4]
 80039e2:	f023 0203 	bic.w	r2, r3, #3
 80039e6:	687b      	ldr	r3, [r7, #4]
 80039e8:	685b      	ldr	r3, [r3, #4]
 80039ea:	4936      	ldr	r1, [pc, #216]	@ (8003ac4 <HAL_RCC_ClockConfig+0x1c4>)
 80039ec:	4313      	orrs	r3, r2
 80039ee:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80039f0:	f7fe ff72 	bl	80028d8 <HAL_GetTick>
 80039f4:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80039f6:	e00a      	b.n	8003a0e <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80039f8:	f7fe ff6e 	bl	80028d8 <HAL_GetTick>
 80039fc:	4602      	mov	r2, r0
 80039fe:	68fb      	ldr	r3, [r7, #12]
 8003a00:	1ad3      	subs	r3, r2, r3
 8003a02:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003a06:	4293      	cmp	r3, r2
 8003a08:	d901      	bls.n	8003a0e <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8003a0a:	2303      	movs	r3, #3
 8003a0c:	e053      	b.n	8003ab6 <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003a0e:	4b2d      	ldr	r3, [pc, #180]	@ (8003ac4 <HAL_RCC_ClockConfig+0x1c4>)
 8003a10:	685b      	ldr	r3, [r3, #4]
 8003a12:	f003 020c 	and.w	r2, r3, #12
 8003a16:	687b      	ldr	r3, [r7, #4]
 8003a18:	685b      	ldr	r3, [r3, #4]
 8003a1a:	009b      	lsls	r3, r3, #2
 8003a1c:	429a      	cmp	r2, r3
 8003a1e:	d1eb      	bne.n	80039f8 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8003a20:	4b27      	ldr	r3, [pc, #156]	@ (8003ac0 <HAL_RCC_ClockConfig+0x1c0>)
 8003a22:	681b      	ldr	r3, [r3, #0]
 8003a24:	f003 0307 	and.w	r3, r3, #7
 8003a28:	683a      	ldr	r2, [r7, #0]
 8003a2a:	429a      	cmp	r2, r3
 8003a2c:	d210      	bcs.n	8003a50 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003a2e:	4b24      	ldr	r3, [pc, #144]	@ (8003ac0 <HAL_RCC_ClockConfig+0x1c0>)
 8003a30:	681b      	ldr	r3, [r3, #0]
 8003a32:	f023 0207 	bic.w	r2, r3, #7
 8003a36:	4922      	ldr	r1, [pc, #136]	@ (8003ac0 <HAL_RCC_ClockConfig+0x1c0>)
 8003a38:	683b      	ldr	r3, [r7, #0]
 8003a3a:	4313      	orrs	r3, r2
 8003a3c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003a3e:	4b20      	ldr	r3, [pc, #128]	@ (8003ac0 <HAL_RCC_ClockConfig+0x1c0>)
 8003a40:	681b      	ldr	r3, [r3, #0]
 8003a42:	f003 0307 	and.w	r3, r3, #7
 8003a46:	683a      	ldr	r2, [r7, #0]
 8003a48:	429a      	cmp	r2, r3
 8003a4a:	d001      	beq.n	8003a50 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 8003a4c:	2301      	movs	r3, #1
 8003a4e:	e032      	b.n	8003ab6 <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003a50:	687b      	ldr	r3, [r7, #4]
 8003a52:	681b      	ldr	r3, [r3, #0]
 8003a54:	f003 0304 	and.w	r3, r3, #4
 8003a58:	2b00      	cmp	r3, #0
 8003a5a:	d008      	beq.n	8003a6e <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8003a5c:	4b19      	ldr	r3, [pc, #100]	@ (8003ac4 <HAL_RCC_ClockConfig+0x1c4>)
 8003a5e:	685b      	ldr	r3, [r3, #4]
 8003a60:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8003a64:	687b      	ldr	r3, [r7, #4]
 8003a66:	68db      	ldr	r3, [r3, #12]
 8003a68:	4916      	ldr	r1, [pc, #88]	@ (8003ac4 <HAL_RCC_ClockConfig+0x1c4>)
 8003a6a:	4313      	orrs	r3, r2
 8003a6c:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003a6e:	687b      	ldr	r3, [r7, #4]
 8003a70:	681b      	ldr	r3, [r3, #0]
 8003a72:	f003 0308 	and.w	r3, r3, #8
 8003a76:	2b00      	cmp	r3, #0
 8003a78:	d009      	beq.n	8003a8e <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8003a7a:	4b12      	ldr	r3, [pc, #72]	@ (8003ac4 <HAL_RCC_ClockConfig+0x1c4>)
 8003a7c:	685b      	ldr	r3, [r3, #4]
 8003a7e:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 8003a82:	687b      	ldr	r3, [r7, #4]
 8003a84:	691b      	ldr	r3, [r3, #16]
 8003a86:	00db      	lsls	r3, r3, #3
 8003a88:	490e      	ldr	r1, [pc, #56]	@ (8003ac4 <HAL_RCC_ClockConfig+0x1c4>)
 8003a8a:	4313      	orrs	r3, r2
 8003a8c:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8003a8e:	f000 f821 	bl	8003ad4 <HAL_RCC_GetSysClockFreq>
 8003a92:	4602      	mov	r2, r0
 8003a94:	4b0b      	ldr	r3, [pc, #44]	@ (8003ac4 <HAL_RCC_ClockConfig+0x1c4>)
 8003a96:	685b      	ldr	r3, [r3, #4]
 8003a98:	091b      	lsrs	r3, r3, #4
 8003a9a:	f003 030f 	and.w	r3, r3, #15
 8003a9e:	490a      	ldr	r1, [pc, #40]	@ (8003ac8 <HAL_RCC_ClockConfig+0x1c8>)
 8003aa0:	5ccb      	ldrb	r3, [r1, r3]
 8003aa2:	fa22 f303 	lsr.w	r3, r2, r3
 8003aa6:	4a09      	ldr	r2, [pc, #36]	@ (8003acc <HAL_RCC_ClockConfig+0x1cc>)
 8003aa8:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8003aaa:	4b09      	ldr	r3, [pc, #36]	@ (8003ad0 <HAL_RCC_ClockConfig+0x1d0>)
 8003aac:	681b      	ldr	r3, [r3, #0]
 8003aae:	4618      	mov	r0, r3
 8003ab0:	f7fe fed0 	bl	8002854 <HAL_InitTick>

  return HAL_OK;
 8003ab4:	2300      	movs	r3, #0
}
 8003ab6:	4618      	mov	r0, r3
 8003ab8:	3710      	adds	r7, #16
 8003aba:	46bd      	mov	sp, r7
 8003abc:	bd80      	pop	{r7, pc}
 8003abe:	bf00      	nop
 8003ac0:	40022000 	.word	0x40022000
 8003ac4:	40021000 	.word	0x40021000
 8003ac8:	08005ed4 	.word	0x08005ed4
 8003acc:	20000020 	.word	0x20000020
 8003ad0:	20000028 	.word	0x20000028

08003ad4 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003ad4:	b480      	push	{r7}
 8003ad6:	b087      	sub	sp, #28
 8003ad8:	af00      	add	r7, sp, #0
#else
  static const uint8_t aPredivFactorTable[2U] = {1, 2};
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8003ada:	2300      	movs	r3, #0
 8003adc:	60fb      	str	r3, [r7, #12]
 8003ade:	2300      	movs	r3, #0
 8003ae0:	60bb      	str	r3, [r7, #8]
 8003ae2:	2300      	movs	r3, #0
 8003ae4:	617b      	str	r3, [r7, #20]
 8003ae6:	2300      	movs	r3, #0
 8003ae8:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 8003aea:	2300      	movs	r3, #0
 8003aec:	613b      	str	r3, [r7, #16]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 8003aee:	4b1e      	ldr	r3, [pc, #120]	@ (8003b68 <HAL_RCC_GetSysClockFreq+0x94>)
 8003af0:	685b      	ldr	r3, [r3, #4]
 8003af2:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8003af4:	68fb      	ldr	r3, [r7, #12]
 8003af6:	f003 030c 	and.w	r3, r3, #12
 8003afa:	2b04      	cmp	r3, #4
 8003afc:	d002      	beq.n	8003b04 <HAL_RCC_GetSysClockFreq+0x30>
 8003afe:	2b08      	cmp	r3, #8
 8003b00:	d003      	beq.n	8003b0a <HAL_RCC_GetSysClockFreq+0x36>
 8003b02:	e027      	b.n	8003b54 <HAL_RCC_GetSysClockFreq+0x80>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8003b04:	4b19      	ldr	r3, [pc, #100]	@ (8003b6c <HAL_RCC_GetSysClockFreq+0x98>)
 8003b06:	613b      	str	r3, [r7, #16]
      break;
 8003b08:	e027      	b.n	8003b5a <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8003b0a:	68fb      	ldr	r3, [r7, #12]
 8003b0c:	0c9b      	lsrs	r3, r3, #18
 8003b0e:	f003 030f 	and.w	r3, r3, #15
 8003b12:	4a17      	ldr	r2, [pc, #92]	@ (8003b70 <HAL_RCC_GetSysClockFreq+0x9c>)
 8003b14:	5cd3      	ldrb	r3, [r2, r3]
 8003b16:	607b      	str	r3, [r7, #4]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8003b18:	68fb      	ldr	r3, [r7, #12]
 8003b1a:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003b1e:	2b00      	cmp	r3, #0
 8003b20:	d010      	beq.n	8003b44 <HAL_RCC_GetSysClockFreq+0x70>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8003b22:	4b11      	ldr	r3, [pc, #68]	@ (8003b68 <HAL_RCC_GetSysClockFreq+0x94>)
 8003b24:	685b      	ldr	r3, [r3, #4]
 8003b26:	0c5b      	lsrs	r3, r3, #17
 8003b28:	f003 0301 	and.w	r3, r3, #1
 8003b2c:	4a11      	ldr	r2, [pc, #68]	@ (8003b74 <HAL_RCC_GetSysClockFreq+0xa0>)
 8003b2e:	5cd3      	ldrb	r3, [r2, r3]
 8003b30:	60bb      	str	r3, [r7, #8]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 8003b32:	687b      	ldr	r3, [r7, #4]
 8003b34:	4a0d      	ldr	r2, [pc, #52]	@ (8003b6c <HAL_RCC_GetSysClockFreq+0x98>)
 8003b36:	fb03 f202 	mul.w	r2, r3, r2
 8003b3a:	68bb      	ldr	r3, [r7, #8]
 8003b3c:	fbb2 f3f3 	udiv	r3, r2, r3
 8003b40:	617b      	str	r3, [r7, #20]
 8003b42:	e004      	b.n	8003b4e <HAL_RCC_GetSysClockFreq+0x7a>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8003b44:	687b      	ldr	r3, [r7, #4]
 8003b46:	4a0c      	ldr	r2, [pc, #48]	@ (8003b78 <HAL_RCC_GetSysClockFreq+0xa4>)
 8003b48:	fb02 f303 	mul.w	r3, r2, r3
 8003b4c:	617b      	str	r3, [r7, #20]
      }
      sysclockfreq = pllclk;
 8003b4e:	697b      	ldr	r3, [r7, #20]
 8003b50:	613b      	str	r3, [r7, #16]
      break;
 8003b52:	e002      	b.n	8003b5a <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8003b54:	4b05      	ldr	r3, [pc, #20]	@ (8003b6c <HAL_RCC_GetSysClockFreq+0x98>)
 8003b56:	613b      	str	r3, [r7, #16]
      break;
 8003b58:	bf00      	nop
    }
  }
  return sysclockfreq;
 8003b5a:	693b      	ldr	r3, [r7, #16]
}
 8003b5c:	4618      	mov	r0, r3
 8003b5e:	371c      	adds	r7, #28
 8003b60:	46bd      	mov	sp, r7
 8003b62:	bc80      	pop	{r7}
 8003b64:	4770      	bx	lr
 8003b66:	bf00      	nop
 8003b68:	40021000 	.word	0x40021000
 8003b6c:	007a1200 	.word	0x007a1200
 8003b70:	08005eec 	.word	0x08005eec
 8003b74:	08005efc 	.word	0x08005efc
 8003b78:	003d0900 	.word	0x003d0900

08003b7c <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8003b7c:	b480      	push	{r7}
 8003b7e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8003b80:	4b02      	ldr	r3, [pc, #8]	@ (8003b8c <HAL_RCC_GetHCLKFreq+0x10>)
 8003b82:	681b      	ldr	r3, [r3, #0]
}
 8003b84:	4618      	mov	r0, r3
 8003b86:	46bd      	mov	sp, r7
 8003b88:	bc80      	pop	{r7}
 8003b8a:	4770      	bx	lr
 8003b8c:	20000020 	.word	0x20000020

08003b90 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8003b90:	b580      	push	{r7, lr}
 8003b92:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8003b94:	f7ff fff2 	bl	8003b7c <HAL_RCC_GetHCLKFreq>
 8003b98:	4602      	mov	r2, r0
 8003b9a:	4b05      	ldr	r3, [pc, #20]	@ (8003bb0 <HAL_RCC_GetPCLK1Freq+0x20>)
 8003b9c:	685b      	ldr	r3, [r3, #4]
 8003b9e:	0a1b      	lsrs	r3, r3, #8
 8003ba0:	f003 0307 	and.w	r3, r3, #7
 8003ba4:	4903      	ldr	r1, [pc, #12]	@ (8003bb4 <HAL_RCC_GetPCLK1Freq+0x24>)
 8003ba6:	5ccb      	ldrb	r3, [r1, r3]
 8003ba8:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003bac:	4618      	mov	r0, r3
 8003bae:	bd80      	pop	{r7, pc}
 8003bb0:	40021000 	.word	0x40021000
 8003bb4:	08005ee4 	.word	0x08005ee4

08003bb8 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8003bb8:	b580      	push	{r7, lr}
 8003bba:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8003bbc:	f7ff ffde 	bl	8003b7c <HAL_RCC_GetHCLKFreq>
 8003bc0:	4602      	mov	r2, r0
 8003bc2:	4b05      	ldr	r3, [pc, #20]	@ (8003bd8 <HAL_RCC_GetPCLK2Freq+0x20>)
 8003bc4:	685b      	ldr	r3, [r3, #4]
 8003bc6:	0adb      	lsrs	r3, r3, #11
 8003bc8:	f003 0307 	and.w	r3, r3, #7
 8003bcc:	4903      	ldr	r1, [pc, #12]	@ (8003bdc <HAL_RCC_GetPCLK2Freq+0x24>)
 8003bce:	5ccb      	ldrb	r3, [r1, r3]
 8003bd0:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003bd4:	4618      	mov	r0, r3
 8003bd6:	bd80      	pop	{r7, pc}
 8003bd8:	40021000 	.word	0x40021000
 8003bdc:	08005ee4 	.word	0x08005ee4

08003be0 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 8003be0:	b480      	push	{r7}
 8003be2:	b085      	sub	sp, #20
 8003be4:	af00      	add	r7, sp, #0
 8003be6:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8003be8:	4b0a      	ldr	r3, [pc, #40]	@ (8003c14 <RCC_Delay+0x34>)
 8003bea:	681b      	ldr	r3, [r3, #0]
 8003bec:	4a0a      	ldr	r2, [pc, #40]	@ (8003c18 <RCC_Delay+0x38>)
 8003bee:	fba2 2303 	umull	r2, r3, r2, r3
 8003bf2:	0a5b      	lsrs	r3, r3, #9
 8003bf4:	687a      	ldr	r2, [r7, #4]
 8003bf6:	fb02 f303 	mul.w	r3, r2, r3
 8003bfa:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 8003bfc:	bf00      	nop
  }
  while (Delay --);
 8003bfe:	68fb      	ldr	r3, [r7, #12]
 8003c00:	1e5a      	subs	r2, r3, #1
 8003c02:	60fa      	str	r2, [r7, #12]
 8003c04:	2b00      	cmp	r3, #0
 8003c06:	d1f9      	bne.n	8003bfc <RCC_Delay+0x1c>
}
 8003c08:	bf00      	nop
 8003c0a:	bf00      	nop
 8003c0c:	3714      	adds	r7, #20
 8003c0e:	46bd      	mov	sp, r7
 8003c10:	bc80      	pop	{r7}
 8003c12:	4770      	bx	lr
 8003c14:	20000020 	.word	0x20000020
 8003c18:	10624dd3 	.word	0x10624dd3

08003c1c <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8003c1c:	b580      	push	{r7, lr}
 8003c1e:	b082      	sub	sp, #8
 8003c20:	af00      	add	r7, sp, #0
 8003c22:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8003c24:	687b      	ldr	r3, [r7, #4]
 8003c26:	2b00      	cmp	r3, #0
 8003c28:	d101      	bne.n	8003c2e <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8003c2a:	2301      	movs	r3, #1
 8003c2c:	e041      	b.n	8003cb2 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8003c2e:	687b      	ldr	r3, [r7, #4]
 8003c30:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003c34:	b2db      	uxtb	r3, r3
 8003c36:	2b00      	cmp	r3, #0
 8003c38:	d106      	bne.n	8003c48 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8003c3a:	687b      	ldr	r3, [r7, #4]
 8003c3c:	2200      	movs	r2, #0
 8003c3e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8003c42:	6878      	ldr	r0, [r7, #4]
 8003c44:	f7fd fecc 	bl	80019e0 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003c48:	687b      	ldr	r3, [r7, #4]
 8003c4a:	2202      	movs	r2, #2
 8003c4c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8003c50:	687b      	ldr	r3, [r7, #4]
 8003c52:	681a      	ldr	r2, [r3, #0]
 8003c54:	687b      	ldr	r3, [r7, #4]
 8003c56:	3304      	adds	r3, #4
 8003c58:	4619      	mov	r1, r3
 8003c5a:	4610      	mov	r0, r2
 8003c5c:	f000 ff10 	bl	8004a80 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8003c60:	687b      	ldr	r3, [r7, #4]
 8003c62:	2201      	movs	r2, #1
 8003c64:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003c68:	687b      	ldr	r3, [r7, #4]
 8003c6a:	2201      	movs	r2, #1
 8003c6c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8003c70:	687b      	ldr	r3, [r7, #4]
 8003c72:	2201      	movs	r2, #1
 8003c74:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8003c78:	687b      	ldr	r3, [r7, #4]
 8003c7a:	2201      	movs	r2, #1
 8003c7c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8003c80:	687b      	ldr	r3, [r7, #4]
 8003c82:	2201      	movs	r2, #1
 8003c84:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003c88:	687b      	ldr	r3, [r7, #4]
 8003c8a:	2201      	movs	r2, #1
 8003c8c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8003c90:	687b      	ldr	r3, [r7, #4]
 8003c92:	2201      	movs	r2, #1
 8003c94:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8003c98:	687b      	ldr	r3, [r7, #4]
 8003c9a:	2201      	movs	r2, #1
 8003c9c:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8003ca0:	687b      	ldr	r3, [r7, #4]
 8003ca2:	2201      	movs	r2, #1
 8003ca4:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8003ca8:	687b      	ldr	r3, [r7, #4]
 8003caa:	2201      	movs	r2, #1
 8003cac:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8003cb0:	2300      	movs	r3, #0
}
 8003cb2:	4618      	mov	r0, r3
 8003cb4:	3708      	adds	r7, #8
 8003cb6:	46bd      	mov	sp, r7
 8003cb8:	bd80      	pop	{r7, pc}

08003cba <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8003cba:	b580      	push	{r7, lr}
 8003cbc:	b082      	sub	sp, #8
 8003cbe:	af00      	add	r7, sp, #0
 8003cc0:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8003cc2:	687b      	ldr	r3, [r7, #4]
 8003cc4:	2b00      	cmp	r3, #0
 8003cc6:	d101      	bne.n	8003ccc <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8003cc8:	2301      	movs	r3, #1
 8003cca:	e041      	b.n	8003d50 <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8003ccc:	687b      	ldr	r3, [r7, #4]
 8003cce:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003cd2:	b2db      	uxtb	r3, r3
 8003cd4:	2b00      	cmp	r3, #0
 8003cd6:	d106      	bne.n	8003ce6 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8003cd8:	687b      	ldr	r3, [r7, #4]
 8003cda:	2200      	movs	r2, #0
 8003cdc:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8003ce0:	6878      	ldr	r0, [r7, #4]
 8003ce2:	f000 f839 	bl	8003d58 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003ce6:	687b      	ldr	r3, [r7, #4]
 8003ce8:	2202      	movs	r2, #2
 8003cea:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8003cee:	687b      	ldr	r3, [r7, #4]
 8003cf0:	681a      	ldr	r2, [r3, #0]
 8003cf2:	687b      	ldr	r3, [r7, #4]
 8003cf4:	3304      	adds	r3, #4
 8003cf6:	4619      	mov	r1, r3
 8003cf8:	4610      	mov	r0, r2
 8003cfa:	f000 fec1 	bl	8004a80 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8003cfe:	687b      	ldr	r3, [r7, #4]
 8003d00:	2201      	movs	r2, #1
 8003d02:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003d06:	687b      	ldr	r3, [r7, #4]
 8003d08:	2201      	movs	r2, #1
 8003d0a:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8003d0e:	687b      	ldr	r3, [r7, #4]
 8003d10:	2201      	movs	r2, #1
 8003d12:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8003d16:	687b      	ldr	r3, [r7, #4]
 8003d18:	2201      	movs	r2, #1
 8003d1a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8003d1e:	687b      	ldr	r3, [r7, #4]
 8003d20:	2201      	movs	r2, #1
 8003d22:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003d26:	687b      	ldr	r3, [r7, #4]
 8003d28:	2201      	movs	r2, #1
 8003d2a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8003d2e:	687b      	ldr	r3, [r7, #4]
 8003d30:	2201      	movs	r2, #1
 8003d32:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8003d36:	687b      	ldr	r3, [r7, #4]
 8003d38:	2201      	movs	r2, #1
 8003d3a:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8003d3e:	687b      	ldr	r3, [r7, #4]
 8003d40:	2201      	movs	r2, #1
 8003d42:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8003d46:	687b      	ldr	r3, [r7, #4]
 8003d48:	2201      	movs	r2, #1
 8003d4a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8003d4e:	2300      	movs	r3, #0
}
 8003d50:	4618      	mov	r0, r3
 8003d52:	3708      	adds	r7, #8
 8003d54:	46bd      	mov	sp, r7
 8003d56:	bd80      	pop	{r7, pc}

08003d58 <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 8003d58:	b480      	push	{r7}
 8003d5a:	b083      	sub	sp, #12
 8003d5c:	af00      	add	r7, sp, #0
 8003d5e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 8003d60:	bf00      	nop
 8003d62:	370c      	adds	r7, #12
 8003d64:	46bd      	mov	sp, r7
 8003d66:	bc80      	pop	{r7}
 8003d68:	4770      	bx	lr
	...

08003d6c <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8003d6c:	b580      	push	{r7, lr}
 8003d6e:	b084      	sub	sp, #16
 8003d70:	af00      	add	r7, sp, #0
 8003d72:	6078      	str	r0, [r7, #4]
 8003d74:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8003d76:	683b      	ldr	r3, [r7, #0]
 8003d78:	2b00      	cmp	r3, #0
 8003d7a:	d109      	bne.n	8003d90 <HAL_TIM_PWM_Start+0x24>
 8003d7c:	687b      	ldr	r3, [r7, #4]
 8003d7e:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8003d82:	b2db      	uxtb	r3, r3
 8003d84:	2b01      	cmp	r3, #1
 8003d86:	bf14      	ite	ne
 8003d88:	2301      	movne	r3, #1
 8003d8a:	2300      	moveq	r3, #0
 8003d8c:	b2db      	uxtb	r3, r3
 8003d8e:	e022      	b.n	8003dd6 <HAL_TIM_PWM_Start+0x6a>
 8003d90:	683b      	ldr	r3, [r7, #0]
 8003d92:	2b04      	cmp	r3, #4
 8003d94:	d109      	bne.n	8003daa <HAL_TIM_PWM_Start+0x3e>
 8003d96:	687b      	ldr	r3, [r7, #4]
 8003d98:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 8003d9c:	b2db      	uxtb	r3, r3
 8003d9e:	2b01      	cmp	r3, #1
 8003da0:	bf14      	ite	ne
 8003da2:	2301      	movne	r3, #1
 8003da4:	2300      	moveq	r3, #0
 8003da6:	b2db      	uxtb	r3, r3
 8003da8:	e015      	b.n	8003dd6 <HAL_TIM_PWM_Start+0x6a>
 8003daa:	683b      	ldr	r3, [r7, #0]
 8003dac:	2b08      	cmp	r3, #8
 8003dae:	d109      	bne.n	8003dc4 <HAL_TIM_PWM_Start+0x58>
 8003db0:	687b      	ldr	r3, [r7, #4]
 8003db2:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8003db6:	b2db      	uxtb	r3, r3
 8003db8:	2b01      	cmp	r3, #1
 8003dba:	bf14      	ite	ne
 8003dbc:	2301      	movne	r3, #1
 8003dbe:	2300      	moveq	r3, #0
 8003dc0:	b2db      	uxtb	r3, r3
 8003dc2:	e008      	b.n	8003dd6 <HAL_TIM_PWM_Start+0x6a>
 8003dc4:	687b      	ldr	r3, [r7, #4]
 8003dc6:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8003dca:	b2db      	uxtb	r3, r3
 8003dcc:	2b01      	cmp	r3, #1
 8003dce:	bf14      	ite	ne
 8003dd0:	2301      	movne	r3, #1
 8003dd2:	2300      	moveq	r3, #0
 8003dd4:	b2db      	uxtb	r3, r3
 8003dd6:	2b00      	cmp	r3, #0
 8003dd8:	d001      	beq.n	8003dde <HAL_TIM_PWM_Start+0x72>
  {
    return HAL_ERROR;
 8003dda:	2301      	movs	r3, #1
 8003ddc:	e05e      	b.n	8003e9c <HAL_TIM_PWM_Start+0x130>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8003dde:	683b      	ldr	r3, [r7, #0]
 8003de0:	2b00      	cmp	r3, #0
 8003de2:	d104      	bne.n	8003dee <HAL_TIM_PWM_Start+0x82>
 8003de4:	687b      	ldr	r3, [r7, #4]
 8003de6:	2202      	movs	r2, #2
 8003de8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8003dec:	e013      	b.n	8003e16 <HAL_TIM_PWM_Start+0xaa>
 8003dee:	683b      	ldr	r3, [r7, #0]
 8003df0:	2b04      	cmp	r3, #4
 8003df2:	d104      	bne.n	8003dfe <HAL_TIM_PWM_Start+0x92>
 8003df4:	687b      	ldr	r3, [r7, #4]
 8003df6:	2202      	movs	r2, #2
 8003df8:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8003dfc:	e00b      	b.n	8003e16 <HAL_TIM_PWM_Start+0xaa>
 8003dfe:	683b      	ldr	r3, [r7, #0]
 8003e00:	2b08      	cmp	r3, #8
 8003e02:	d104      	bne.n	8003e0e <HAL_TIM_PWM_Start+0xa2>
 8003e04:	687b      	ldr	r3, [r7, #4]
 8003e06:	2202      	movs	r2, #2
 8003e08:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8003e0c:	e003      	b.n	8003e16 <HAL_TIM_PWM_Start+0xaa>
 8003e0e:	687b      	ldr	r3, [r7, #4]
 8003e10:	2202      	movs	r2, #2
 8003e12:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8003e16:	687b      	ldr	r3, [r7, #4]
 8003e18:	681b      	ldr	r3, [r3, #0]
 8003e1a:	2201      	movs	r2, #1
 8003e1c:	6839      	ldr	r1, [r7, #0]
 8003e1e:	4618      	mov	r0, r3
 8003e20:	f001 f8ba 	bl	8004f98 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8003e24:	687b      	ldr	r3, [r7, #4]
 8003e26:	681b      	ldr	r3, [r3, #0]
 8003e28:	4a1e      	ldr	r2, [pc, #120]	@ (8003ea4 <HAL_TIM_PWM_Start+0x138>)
 8003e2a:	4293      	cmp	r3, r2
 8003e2c:	d107      	bne.n	8003e3e <HAL_TIM_PWM_Start+0xd2>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8003e2e:	687b      	ldr	r3, [r7, #4]
 8003e30:	681b      	ldr	r3, [r3, #0]
 8003e32:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8003e34:	687b      	ldr	r3, [r7, #4]
 8003e36:	681b      	ldr	r3, [r3, #0]
 8003e38:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8003e3c:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8003e3e:	687b      	ldr	r3, [r7, #4]
 8003e40:	681b      	ldr	r3, [r3, #0]
 8003e42:	4a18      	ldr	r2, [pc, #96]	@ (8003ea4 <HAL_TIM_PWM_Start+0x138>)
 8003e44:	4293      	cmp	r3, r2
 8003e46:	d00e      	beq.n	8003e66 <HAL_TIM_PWM_Start+0xfa>
 8003e48:	687b      	ldr	r3, [r7, #4]
 8003e4a:	681b      	ldr	r3, [r3, #0]
 8003e4c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003e50:	d009      	beq.n	8003e66 <HAL_TIM_PWM_Start+0xfa>
 8003e52:	687b      	ldr	r3, [r7, #4]
 8003e54:	681b      	ldr	r3, [r3, #0]
 8003e56:	4a14      	ldr	r2, [pc, #80]	@ (8003ea8 <HAL_TIM_PWM_Start+0x13c>)
 8003e58:	4293      	cmp	r3, r2
 8003e5a:	d004      	beq.n	8003e66 <HAL_TIM_PWM_Start+0xfa>
 8003e5c:	687b      	ldr	r3, [r7, #4]
 8003e5e:	681b      	ldr	r3, [r3, #0]
 8003e60:	4a12      	ldr	r2, [pc, #72]	@ (8003eac <HAL_TIM_PWM_Start+0x140>)
 8003e62:	4293      	cmp	r3, r2
 8003e64:	d111      	bne.n	8003e8a <HAL_TIM_PWM_Start+0x11e>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8003e66:	687b      	ldr	r3, [r7, #4]
 8003e68:	681b      	ldr	r3, [r3, #0]
 8003e6a:	689b      	ldr	r3, [r3, #8]
 8003e6c:	f003 0307 	and.w	r3, r3, #7
 8003e70:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003e72:	68fb      	ldr	r3, [r7, #12]
 8003e74:	2b06      	cmp	r3, #6
 8003e76:	d010      	beq.n	8003e9a <HAL_TIM_PWM_Start+0x12e>
    {
      __HAL_TIM_ENABLE(htim);
 8003e78:	687b      	ldr	r3, [r7, #4]
 8003e7a:	681b      	ldr	r3, [r3, #0]
 8003e7c:	681a      	ldr	r2, [r3, #0]
 8003e7e:	687b      	ldr	r3, [r7, #4]
 8003e80:	681b      	ldr	r3, [r3, #0]
 8003e82:	f042 0201 	orr.w	r2, r2, #1
 8003e86:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003e88:	e007      	b.n	8003e9a <HAL_TIM_PWM_Start+0x12e>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8003e8a:	687b      	ldr	r3, [r7, #4]
 8003e8c:	681b      	ldr	r3, [r3, #0]
 8003e8e:	681a      	ldr	r2, [r3, #0]
 8003e90:	687b      	ldr	r3, [r7, #4]
 8003e92:	681b      	ldr	r3, [r3, #0]
 8003e94:	f042 0201 	orr.w	r2, r2, #1
 8003e98:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8003e9a:	2300      	movs	r3, #0
}
 8003e9c:	4618      	mov	r0, r3
 8003e9e:	3710      	adds	r7, #16
 8003ea0:	46bd      	mov	sp, r7
 8003ea2:	bd80      	pop	{r7, pc}
 8003ea4:	40012c00 	.word	0x40012c00
 8003ea8:	40000400 	.word	0x40000400
 8003eac:	40000800 	.word	0x40000800

08003eb0 <HAL_TIM_PWM_Start_DMA>:
  * @param  Length The length of data to be transferred from memory to TIM peripheral
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start_DMA(TIM_HandleTypeDef *htim, uint32_t Channel, const uint32_t *pData,
                                        uint16_t Length)
{
 8003eb0:	b580      	push	{r7, lr}
 8003eb2:	b086      	sub	sp, #24
 8003eb4:	af00      	add	r7, sp, #0
 8003eb6:	60f8      	str	r0, [r7, #12]
 8003eb8:	60b9      	str	r1, [r7, #8]
 8003eba:	607a      	str	r2, [r7, #4]
 8003ebc:	807b      	strh	r3, [r7, #2]
  HAL_StatusTypeDef status = HAL_OK;
 8003ebe:	2300      	movs	r3, #0
 8003ec0:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Set the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) == HAL_TIM_CHANNEL_STATE_BUSY)
 8003ec2:	68bb      	ldr	r3, [r7, #8]
 8003ec4:	2b00      	cmp	r3, #0
 8003ec6:	d109      	bne.n	8003edc <HAL_TIM_PWM_Start_DMA+0x2c>
 8003ec8:	68fb      	ldr	r3, [r7, #12]
 8003eca:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8003ece:	b2db      	uxtb	r3, r3
 8003ed0:	2b02      	cmp	r3, #2
 8003ed2:	bf0c      	ite	eq
 8003ed4:	2301      	moveq	r3, #1
 8003ed6:	2300      	movne	r3, #0
 8003ed8:	b2db      	uxtb	r3, r3
 8003eda:	e022      	b.n	8003f22 <HAL_TIM_PWM_Start_DMA+0x72>
 8003edc:	68bb      	ldr	r3, [r7, #8]
 8003ede:	2b04      	cmp	r3, #4
 8003ee0:	d109      	bne.n	8003ef6 <HAL_TIM_PWM_Start_DMA+0x46>
 8003ee2:	68fb      	ldr	r3, [r7, #12]
 8003ee4:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 8003ee8:	b2db      	uxtb	r3, r3
 8003eea:	2b02      	cmp	r3, #2
 8003eec:	bf0c      	ite	eq
 8003eee:	2301      	moveq	r3, #1
 8003ef0:	2300      	movne	r3, #0
 8003ef2:	b2db      	uxtb	r3, r3
 8003ef4:	e015      	b.n	8003f22 <HAL_TIM_PWM_Start_DMA+0x72>
 8003ef6:	68bb      	ldr	r3, [r7, #8]
 8003ef8:	2b08      	cmp	r3, #8
 8003efa:	d109      	bne.n	8003f10 <HAL_TIM_PWM_Start_DMA+0x60>
 8003efc:	68fb      	ldr	r3, [r7, #12]
 8003efe:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8003f02:	b2db      	uxtb	r3, r3
 8003f04:	2b02      	cmp	r3, #2
 8003f06:	bf0c      	ite	eq
 8003f08:	2301      	moveq	r3, #1
 8003f0a:	2300      	movne	r3, #0
 8003f0c:	b2db      	uxtb	r3, r3
 8003f0e:	e008      	b.n	8003f22 <HAL_TIM_PWM_Start_DMA+0x72>
 8003f10:	68fb      	ldr	r3, [r7, #12]
 8003f12:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8003f16:	b2db      	uxtb	r3, r3
 8003f18:	2b02      	cmp	r3, #2
 8003f1a:	bf0c      	ite	eq
 8003f1c:	2301      	moveq	r3, #1
 8003f1e:	2300      	movne	r3, #0
 8003f20:	b2db      	uxtb	r3, r3
 8003f22:	2b00      	cmp	r3, #0
 8003f24:	d001      	beq.n	8003f2a <HAL_TIM_PWM_Start_DMA+0x7a>
  {
    return HAL_BUSY;
 8003f26:	2302      	movs	r3, #2
 8003f28:	e153      	b.n	80041d2 <HAL_TIM_PWM_Start_DMA+0x322>
  }
  else if (TIM_CHANNEL_STATE_GET(htim, Channel) == HAL_TIM_CHANNEL_STATE_READY)
 8003f2a:	68bb      	ldr	r3, [r7, #8]
 8003f2c:	2b00      	cmp	r3, #0
 8003f2e:	d109      	bne.n	8003f44 <HAL_TIM_PWM_Start_DMA+0x94>
 8003f30:	68fb      	ldr	r3, [r7, #12]
 8003f32:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8003f36:	b2db      	uxtb	r3, r3
 8003f38:	2b01      	cmp	r3, #1
 8003f3a:	bf0c      	ite	eq
 8003f3c:	2301      	moveq	r3, #1
 8003f3e:	2300      	movne	r3, #0
 8003f40:	b2db      	uxtb	r3, r3
 8003f42:	e022      	b.n	8003f8a <HAL_TIM_PWM_Start_DMA+0xda>
 8003f44:	68bb      	ldr	r3, [r7, #8]
 8003f46:	2b04      	cmp	r3, #4
 8003f48:	d109      	bne.n	8003f5e <HAL_TIM_PWM_Start_DMA+0xae>
 8003f4a:	68fb      	ldr	r3, [r7, #12]
 8003f4c:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 8003f50:	b2db      	uxtb	r3, r3
 8003f52:	2b01      	cmp	r3, #1
 8003f54:	bf0c      	ite	eq
 8003f56:	2301      	moveq	r3, #1
 8003f58:	2300      	movne	r3, #0
 8003f5a:	b2db      	uxtb	r3, r3
 8003f5c:	e015      	b.n	8003f8a <HAL_TIM_PWM_Start_DMA+0xda>
 8003f5e:	68bb      	ldr	r3, [r7, #8]
 8003f60:	2b08      	cmp	r3, #8
 8003f62:	d109      	bne.n	8003f78 <HAL_TIM_PWM_Start_DMA+0xc8>
 8003f64:	68fb      	ldr	r3, [r7, #12]
 8003f66:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8003f6a:	b2db      	uxtb	r3, r3
 8003f6c:	2b01      	cmp	r3, #1
 8003f6e:	bf0c      	ite	eq
 8003f70:	2301      	moveq	r3, #1
 8003f72:	2300      	movne	r3, #0
 8003f74:	b2db      	uxtb	r3, r3
 8003f76:	e008      	b.n	8003f8a <HAL_TIM_PWM_Start_DMA+0xda>
 8003f78:	68fb      	ldr	r3, [r7, #12]
 8003f7a:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8003f7e:	b2db      	uxtb	r3, r3
 8003f80:	2b01      	cmp	r3, #1
 8003f82:	bf0c      	ite	eq
 8003f84:	2301      	moveq	r3, #1
 8003f86:	2300      	movne	r3, #0
 8003f88:	b2db      	uxtb	r3, r3
 8003f8a:	2b00      	cmp	r3, #0
 8003f8c:	d024      	beq.n	8003fd8 <HAL_TIM_PWM_Start_DMA+0x128>
  {
    if ((pData == NULL) || (Length == 0U))
 8003f8e:	687b      	ldr	r3, [r7, #4]
 8003f90:	2b00      	cmp	r3, #0
 8003f92:	d002      	beq.n	8003f9a <HAL_TIM_PWM_Start_DMA+0xea>
 8003f94:	887b      	ldrh	r3, [r7, #2]
 8003f96:	2b00      	cmp	r3, #0
 8003f98:	d101      	bne.n	8003f9e <HAL_TIM_PWM_Start_DMA+0xee>
    {
      return HAL_ERROR;
 8003f9a:	2301      	movs	r3, #1
 8003f9c:	e119      	b.n	80041d2 <HAL_TIM_PWM_Start_DMA+0x322>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8003f9e:	68bb      	ldr	r3, [r7, #8]
 8003fa0:	2b00      	cmp	r3, #0
 8003fa2:	d104      	bne.n	8003fae <HAL_TIM_PWM_Start_DMA+0xfe>
 8003fa4:	68fb      	ldr	r3, [r7, #12]
 8003fa6:	2202      	movs	r2, #2
 8003fa8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8003fac:	e016      	b.n	8003fdc <HAL_TIM_PWM_Start_DMA+0x12c>
 8003fae:	68bb      	ldr	r3, [r7, #8]
 8003fb0:	2b04      	cmp	r3, #4
 8003fb2:	d104      	bne.n	8003fbe <HAL_TIM_PWM_Start_DMA+0x10e>
 8003fb4:	68fb      	ldr	r3, [r7, #12]
 8003fb6:	2202      	movs	r2, #2
 8003fb8:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8003fbc:	e00e      	b.n	8003fdc <HAL_TIM_PWM_Start_DMA+0x12c>
 8003fbe:	68bb      	ldr	r3, [r7, #8]
 8003fc0:	2b08      	cmp	r3, #8
 8003fc2:	d104      	bne.n	8003fce <HAL_TIM_PWM_Start_DMA+0x11e>
 8003fc4:	68fb      	ldr	r3, [r7, #12]
 8003fc6:	2202      	movs	r2, #2
 8003fc8:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8003fcc:	e006      	b.n	8003fdc <HAL_TIM_PWM_Start_DMA+0x12c>
 8003fce:	68fb      	ldr	r3, [r7, #12]
 8003fd0:	2202      	movs	r2, #2
 8003fd2:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8003fd6:	e001      	b.n	8003fdc <HAL_TIM_PWM_Start_DMA+0x12c>
    }
  }
  else
  {
    return HAL_ERROR;
 8003fd8:	2301      	movs	r3, #1
 8003fda:	e0fa      	b.n	80041d2 <HAL_TIM_PWM_Start_DMA+0x322>
  }

  switch (Channel)
 8003fdc:	68bb      	ldr	r3, [r7, #8]
 8003fde:	2b0c      	cmp	r3, #12
 8003fe0:	f200 80ae 	bhi.w	8004140 <HAL_TIM_PWM_Start_DMA+0x290>
 8003fe4:	a201      	add	r2, pc, #4	@ (adr r2, 8003fec <HAL_TIM_PWM_Start_DMA+0x13c>)
 8003fe6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003fea:	bf00      	nop
 8003fec:	08004021 	.word	0x08004021
 8003ff0:	08004141 	.word	0x08004141
 8003ff4:	08004141 	.word	0x08004141
 8003ff8:	08004141 	.word	0x08004141
 8003ffc:	08004069 	.word	0x08004069
 8004000:	08004141 	.word	0x08004141
 8004004:	08004141 	.word	0x08004141
 8004008:	08004141 	.word	0x08004141
 800400c:	080040b1 	.word	0x080040b1
 8004010:	08004141 	.word	0x08004141
 8004014:	08004141 	.word	0x08004141
 8004018:	08004141 	.word	0x08004141
 800401c:	080040f9 	.word	0x080040f9
  {
    case TIM_CHANNEL_1:
    {
      /* Set the DMA compare callbacks */
      htim->hdma[TIM_DMA_ID_CC1]->XferCpltCallback = TIM_DMADelayPulseCplt;
 8004020:	68fb      	ldr	r3, [r7, #12]
 8004022:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004024:	4a6d      	ldr	r2, [pc, #436]	@ (80041dc <HAL_TIM_PWM_Start_DMA+0x32c>)
 8004026:	629a      	str	r2, [r3, #40]	@ 0x28
      htim->hdma[TIM_DMA_ID_CC1]->XferHalfCpltCallback = TIM_DMADelayPulseHalfCplt;
 8004028:	68fb      	ldr	r3, [r7, #12]
 800402a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800402c:	4a6c      	ldr	r2, [pc, #432]	@ (80041e0 <HAL_TIM_PWM_Start_DMA+0x330>)
 800402e:	62da      	str	r2, [r3, #44]	@ 0x2c

      /* Set the DMA error callback */
      htim->hdma[TIM_DMA_ID_CC1]->XferErrorCallback = TIM_DMAError ;
 8004030:	68fb      	ldr	r3, [r7, #12]
 8004032:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004034:	4a6b      	ldr	r2, [pc, #428]	@ (80041e4 <HAL_TIM_PWM_Start_DMA+0x334>)
 8004036:	631a      	str	r2, [r3, #48]	@ 0x30

      /* Enable the DMA channel */
      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC1], (uint32_t)pData, (uint32_t)&htim->Instance->CCR1,
 8004038:	68fb      	ldr	r3, [r7, #12]
 800403a:	6a58      	ldr	r0, [r3, #36]	@ 0x24
 800403c:	6879      	ldr	r1, [r7, #4]
 800403e:	68fb      	ldr	r3, [r7, #12]
 8004040:	681b      	ldr	r3, [r3, #0]
 8004042:	3334      	adds	r3, #52	@ 0x34
 8004044:	461a      	mov	r2, r3
 8004046:	887b      	ldrh	r3, [r7, #2]
 8004048:	f7fe fddc 	bl	8002c04 <HAL_DMA_Start_IT>
 800404c:	4603      	mov	r3, r0
 800404e:	2b00      	cmp	r3, #0
 8004050:	d001      	beq.n	8004056 <HAL_TIM_PWM_Start_DMA+0x1a6>
                           Length) != HAL_OK)
      {
        /* Return error status */
        return HAL_ERROR;
 8004052:	2301      	movs	r3, #1
 8004054:	e0bd      	b.n	80041d2 <HAL_TIM_PWM_Start_DMA+0x322>
      }

      /* Enable the TIM Capture/Compare 1 DMA request */
      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC1);
 8004056:	68fb      	ldr	r3, [r7, #12]
 8004058:	681b      	ldr	r3, [r3, #0]
 800405a:	68da      	ldr	r2, [r3, #12]
 800405c:	68fb      	ldr	r3, [r7, #12]
 800405e:	681b      	ldr	r3, [r3, #0]
 8004060:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8004064:	60da      	str	r2, [r3, #12]
      break;
 8004066:	e06e      	b.n	8004146 <HAL_TIM_PWM_Start_DMA+0x296>
    }

    case TIM_CHANNEL_2:
    {
      /* Set the DMA compare callbacks */
      htim->hdma[TIM_DMA_ID_CC2]->XferCpltCallback = TIM_DMADelayPulseCplt;
 8004068:	68fb      	ldr	r3, [r7, #12]
 800406a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800406c:	4a5b      	ldr	r2, [pc, #364]	@ (80041dc <HAL_TIM_PWM_Start_DMA+0x32c>)
 800406e:	629a      	str	r2, [r3, #40]	@ 0x28
      htim->hdma[TIM_DMA_ID_CC2]->XferHalfCpltCallback = TIM_DMADelayPulseHalfCplt;
 8004070:	68fb      	ldr	r3, [r7, #12]
 8004072:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004074:	4a5a      	ldr	r2, [pc, #360]	@ (80041e0 <HAL_TIM_PWM_Start_DMA+0x330>)
 8004076:	62da      	str	r2, [r3, #44]	@ 0x2c

      /* Set the DMA error callback */
      htim->hdma[TIM_DMA_ID_CC2]->XferErrorCallback = TIM_DMAError ;
 8004078:	68fb      	ldr	r3, [r7, #12]
 800407a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800407c:	4a59      	ldr	r2, [pc, #356]	@ (80041e4 <HAL_TIM_PWM_Start_DMA+0x334>)
 800407e:	631a      	str	r2, [r3, #48]	@ 0x30

      /* Enable the DMA channel */
      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC2], (uint32_t)pData, (uint32_t)&htim->Instance->CCR2,
 8004080:	68fb      	ldr	r3, [r7, #12]
 8004082:	6a98      	ldr	r0, [r3, #40]	@ 0x28
 8004084:	6879      	ldr	r1, [r7, #4]
 8004086:	68fb      	ldr	r3, [r7, #12]
 8004088:	681b      	ldr	r3, [r3, #0]
 800408a:	3338      	adds	r3, #56	@ 0x38
 800408c:	461a      	mov	r2, r3
 800408e:	887b      	ldrh	r3, [r7, #2]
 8004090:	f7fe fdb8 	bl	8002c04 <HAL_DMA_Start_IT>
 8004094:	4603      	mov	r3, r0
 8004096:	2b00      	cmp	r3, #0
 8004098:	d001      	beq.n	800409e <HAL_TIM_PWM_Start_DMA+0x1ee>
                           Length) != HAL_OK)
      {
        /* Return error status */
        return HAL_ERROR;
 800409a:	2301      	movs	r3, #1
 800409c:	e099      	b.n	80041d2 <HAL_TIM_PWM_Start_DMA+0x322>
      }
      /* Enable the TIM Capture/Compare 2 DMA request */
      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC2);
 800409e:	68fb      	ldr	r3, [r7, #12]
 80040a0:	681b      	ldr	r3, [r3, #0]
 80040a2:	68da      	ldr	r2, [r3, #12]
 80040a4:	68fb      	ldr	r3, [r7, #12]
 80040a6:	681b      	ldr	r3, [r3, #0]
 80040a8:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 80040ac:	60da      	str	r2, [r3, #12]
      break;
 80040ae:	e04a      	b.n	8004146 <HAL_TIM_PWM_Start_DMA+0x296>
    }

    case TIM_CHANNEL_3:
    {
      /* Set the DMA compare callbacks */
      htim->hdma[TIM_DMA_ID_CC3]->XferCpltCallback = TIM_DMADelayPulseCplt;
 80040b0:	68fb      	ldr	r3, [r7, #12]
 80040b2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80040b4:	4a49      	ldr	r2, [pc, #292]	@ (80041dc <HAL_TIM_PWM_Start_DMA+0x32c>)
 80040b6:	629a      	str	r2, [r3, #40]	@ 0x28
      htim->hdma[TIM_DMA_ID_CC3]->XferHalfCpltCallback = TIM_DMADelayPulseHalfCplt;
 80040b8:	68fb      	ldr	r3, [r7, #12]
 80040ba:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80040bc:	4a48      	ldr	r2, [pc, #288]	@ (80041e0 <HAL_TIM_PWM_Start_DMA+0x330>)
 80040be:	62da      	str	r2, [r3, #44]	@ 0x2c

      /* Set the DMA error callback */
      htim->hdma[TIM_DMA_ID_CC3]->XferErrorCallback = TIM_DMAError ;
 80040c0:	68fb      	ldr	r3, [r7, #12]
 80040c2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80040c4:	4a47      	ldr	r2, [pc, #284]	@ (80041e4 <HAL_TIM_PWM_Start_DMA+0x334>)
 80040c6:	631a      	str	r2, [r3, #48]	@ 0x30

      /* Enable the DMA channel */
      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC3], (uint32_t)pData, (uint32_t)&htim->Instance->CCR3,
 80040c8:	68fb      	ldr	r3, [r7, #12]
 80040ca:	6ad8      	ldr	r0, [r3, #44]	@ 0x2c
 80040cc:	6879      	ldr	r1, [r7, #4]
 80040ce:	68fb      	ldr	r3, [r7, #12]
 80040d0:	681b      	ldr	r3, [r3, #0]
 80040d2:	333c      	adds	r3, #60	@ 0x3c
 80040d4:	461a      	mov	r2, r3
 80040d6:	887b      	ldrh	r3, [r7, #2]
 80040d8:	f7fe fd94 	bl	8002c04 <HAL_DMA_Start_IT>
 80040dc:	4603      	mov	r3, r0
 80040de:	2b00      	cmp	r3, #0
 80040e0:	d001      	beq.n	80040e6 <HAL_TIM_PWM_Start_DMA+0x236>
                           Length) != HAL_OK)
      {
        /* Return error status */
        return HAL_ERROR;
 80040e2:	2301      	movs	r3, #1
 80040e4:	e075      	b.n	80041d2 <HAL_TIM_PWM_Start_DMA+0x322>
      }
      /* Enable the TIM Output Capture/Compare 3 request */
      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC3);
 80040e6:	68fb      	ldr	r3, [r7, #12]
 80040e8:	681b      	ldr	r3, [r3, #0]
 80040ea:	68da      	ldr	r2, [r3, #12]
 80040ec:	68fb      	ldr	r3, [r7, #12]
 80040ee:	681b      	ldr	r3, [r3, #0]
 80040f0:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80040f4:	60da      	str	r2, [r3, #12]
      break;
 80040f6:	e026      	b.n	8004146 <HAL_TIM_PWM_Start_DMA+0x296>
    }

    case TIM_CHANNEL_4:
    {
      /* Set the DMA compare callbacks */
      htim->hdma[TIM_DMA_ID_CC4]->XferCpltCallback = TIM_DMADelayPulseCplt;
 80040f8:	68fb      	ldr	r3, [r7, #12]
 80040fa:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80040fc:	4a37      	ldr	r2, [pc, #220]	@ (80041dc <HAL_TIM_PWM_Start_DMA+0x32c>)
 80040fe:	629a      	str	r2, [r3, #40]	@ 0x28
      htim->hdma[TIM_DMA_ID_CC4]->XferHalfCpltCallback = TIM_DMADelayPulseHalfCplt;
 8004100:	68fb      	ldr	r3, [r7, #12]
 8004102:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004104:	4a36      	ldr	r2, [pc, #216]	@ (80041e0 <HAL_TIM_PWM_Start_DMA+0x330>)
 8004106:	62da      	str	r2, [r3, #44]	@ 0x2c

      /* Set the DMA error callback */
      htim->hdma[TIM_DMA_ID_CC4]->XferErrorCallback = TIM_DMAError ;
 8004108:	68fb      	ldr	r3, [r7, #12]
 800410a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800410c:	4a35      	ldr	r2, [pc, #212]	@ (80041e4 <HAL_TIM_PWM_Start_DMA+0x334>)
 800410e:	631a      	str	r2, [r3, #48]	@ 0x30

      /* Enable the DMA channel */
      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC4], (uint32_t)pData, (uint32_t)&htim->Instance->CCR4,
 8004110:	68fb      	ldr	r3, [r7, #12]
 8004112:	6b18      	ldr	r0, [r3, #48]	@ 0x30
 8004114:	6879      	ldr	r1, [r7, #4]
 8004116:	68fb      	ldr	r3, [r7, #12]
 8004118:	681b      	ldr	r3, [r3, #0]
 800411a:	3340      	adds	r3, #64	@ 0x40
 800411c:	461a      	mov	r2, r3
 800411e:	887b      	ldrh	r3, [r7, #2]
 8004120:	f7fe fd70 	bl	8002c04 <HAL_DMA_Start_IT>
 8004124:	4603      	mov	r3, r0
 8004126:	2b00      	cmp	r3, #0
 8004128:	d001      	beq.n	800412e <HAL_TIM_PWM_Start_DMA+0x27e>
                           Length) != HAL_OK)
      {
        /* Return error status */
        return HAL_ERROR;
 800412a:	2301      	movs	r3, #1
 800412c:	e051      	b.n	80041d2 <HAL_TIM_PWM_Start_DMA+0x322>
      }
      /* Enable the TIM Capture/Compare 4 DMA request */
      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC4);
 800412e:	68fb      	ldr	r3, [r7, #12]
 8004130:	681b      	ldr	r3, [r3, #0]
 8004132:	68da      	ldr	r2, [r3, #12]
 8004134:	68fb      	ldr	r3, [r7, #12]
 8004136:	681b      	ldr	r3, [r3, #0]
 8004138:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 800413c:	60da      	str	r2, [r3, #12]
      break;
 800413e:	e002      	b.n	8004146 <HAL_TIM_PWM_Start_DMA+0x296>
    }

    default:
      status = HAL_ERROR;
 8004140:	2301      	movs	r3, #1
 8004142:	75fb      	strb	r3, [r7, #23]
      break;
 8004144:	bf00      	nop
  }

  if (status == HAL_OK)
 8004146:	7dfb      	ldrb	r3, [r7, #23]
 8004148:	2b00      	cmp	r3, #0
 800414a:	d141      	bne.n	80041d0 <HAL_TIM_PWM_Start_DMA+0x320>
  {
    /* Enable the Capture compare channel */
    TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 800414c:	68fb      	ldr	r3, [r7, #12]
 800414e:	681b      	ldr	r3, [r3, #0]
 8004150:	2201      	movs	r2, #1
 8004152:	68b9      	ldr	r1, [r7, #8]
 8004154:	4618      	mov	r0, r3
 8004156:	f000 ff1f 	bl	8004f98 <TIM_CCxChannelCmd>

    if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 800415a:	68fb      	ldr	r3, [r7, #12]
 800415c:	681b      	ldr	r3, [r3, #0]
 800415e:	4a22      	ldr	r2, [pc, #136]	@ (80041e8 <HAL_TIM_PWM_Start_DMA+0x338>)
 8004160:	4293      	cmp	r3, r2
 8004162:	d107      	bne.n	8004174 <HAL_TIM_PWM_Start_DMA+0x2c4>
    {
      /* Enable the main output */
      __HAL_TIM_MOE_ENABLE(htim);
 8004164:	68fb      	ldr	r3, [r7, #12]
 8004166:	681b      	ldr	r3, [r3, #0]
 8004168:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800416a:	68fb      	ldr	r3, [r7, #12]
 800416c:	681b      	ldr	r3, [r3, #0]
 800416e:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8004172:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
    if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004174:	68fb      	ldr	r3, [r7, #12]
 8004176:	681b      	ldr	r3, [r3, #0]
 8004178:	4a1b      	ldr	r2, [pc, #108]	@ (80041e8 <HAL_TIM_PWM_Start_DMA+0x338>)
 800417a:	4293      	cmp	r3, r2
 800417c:	d00e      	beq.n	800419c <HAL_TIM_PWM_Start_DMA+0x2ec>
 800417e:	68fb      	ldr	r3, [r7, #12]
 8004180:	681b      	ldr	r3, [r3, #0]
 8004182:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004186:	d009      	beq.n	800419c <HAL_TIM_PWM_Start_DMA+0x2ec>
 8004188:	68fb      	ldr	r3, [r7, #12]
 800418a:	681b      	ldr	r3, [r3, #0]
 800418c:	4a17      	ldr	r2, [pc, #92]	@ (80041ec <HAL_TIM_PWM_Start_DMA+0x33c>)
 800418e:	4293      	cmp	r3, r2
 8004190:	d004      	beq.n	800419c <HAL_TIM_PWM_Start_DMA+0x2ec>
 8004192:	68fb      	ldr	r3, [r7, #12]
 8004194:	681b      	ldr	r3, [r3, #0]
 8004196:	4a16      	ldr	r2, [pc, #88]	@ (80041f0 <HAL_TIM_PWM_Start_DMA+0x340>)
 8004198:	4293      	cmp	r3, r2
 800419a:	d111      	bne.n	80041c0 <HAL_TIM_PWM_Start_DMA+0x310>
    {
      tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800419c:	68fb      	ldr	r3, [r7, #12]
 800419e:	681b      	ldr	r3, [r3, #0]
 80041a0:	689b      	ldr	r3, [r3, #8]
 80041a2:	f003 0307 	and.w	r3, r3, #7
 80041a6:	613b      	str	r3, [r7, #16]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80041a8:	693b      	ldr	r3, [r7, #16]
 80041aa:	2b06      	cmp	r3, #6
 80041ac:	d010      	beq.n	80041d0 <HAL_TIM_PWM_Start_DMA+0x320>
      {
        __HAL_TIM_ENABLE(htim);
 80041ae:	68fb      	ldr	r3, [r7, #12]
 80041b0:	681b      	ldr	r3, [r3, #0]
 80041b2:	681a      	ldr	r2, [r3, #0]
 80041b4:	68fb      	ldr	r3, [r7, #12]
 80041b6:	681b      	ldr	r3, [r3, #0]
 80041b8:	f042 0201 	orr.w	r2, r2, #1
 80041bc:	601a      	str	r2, [r3, #0]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80041be:	e007      	b.n	80041d0 <HAL_TIM_PWM_Start_DMA+0x320>
      }
    }
    else
    {
      __HAL_TIM_ENABLE(htim);
 80041c0:	68fb      	ldr	r3, [r7, #12]
 80041c2:	681b      	ldr	r3, [r3, #0]
 80041c4:	681a      	ldr	r2, [r3, #0]
 80041c6:	68fb      	ldr	r3, [r7, #12]
 80041c8:	681b      	ldr	r3, [r3, #0]
 80041ca:	f042 0201 	orr.w	r2, r2, #1
 80041ce:	601a      	str	r2, [r3, #0]
    }
  }

  /* Return function status */
  return status;
 80041d0:	7dfb      	ldrb	r3, [r7, #23]
}
 80041d2:	4618      	mov	r0, r3
 80041d4:	3718      	adds	r7, #24
 80041d6:	46bd      	mov	sp, r7
 80041d8:	bd80      	pop	{r7, pc}
 80041da:	bf00      	nop
 80041dc:	08004971 	.word	0x08004971
 80041e0:	08004a19 	.word	0x08004a19
 80041e4:	080048df 	.word	0x080048df
 80041e8:	40012c00 	.word	0x40012c00
 80041ec:	40000400 	.word	0x40000400
 80041f0:	40000800 	.word	0x40000800

080041f4 <HAL_TIM_PWM_Stop_DMA>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Stop_DMA(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 80041f4:	b580      	push	{r7, lr}
 80041f6:	b084      	sub	sp, #16
 80041f8:	af00      	add	r7, sp, #0
 80041fa:	6078      	str	r0, [r7, #4]
 80041fc:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80041fe:	2300      	movs	r3, #0
 8004200:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  switch (Channel)
 8004202:	683b      	ldr	r3, [r7, #0]
 8004204:	2b0c      	cmp	r3, #12
 8004206:	d855      	bhi.n	80042b4 <HAL_TIM_PWM_Stop_DMA+0xc0>
 8004208:	a201      	add	r2, pc, #4	@ (adr r2, 8004210 <HAL_TIM_PWM_Stop_DMA+0x1c>)
 800420a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800420e:	bf00      	nop
 8004210:	08004245 	.word	0x08004245
 8004214:	080042b5 	.word	0x080042b5
 8004218:	080042b5 	.word	0x080042b5
 800421c:	080042b5 	.word	0x080042b5
 8004220:	08004261 	.word	0x08004261
 8004224:	080042b5 	.word	0x080042b5
 8004228:	080042b5 	.word	0x080042b5
 800422c:	080042b5 	.word	0x080042b5
 8004230:	0800427d 	.word	0x0800427d
 8004234:	080042b5 	.word	0x080042b5
 8004238:	080042b5 	.word	0x080042b5
 800423c:	080042b5 	.word	0x080042b5
 8004240:	08004299 	.word	0x08004299
  {
    case TIM_CHANNEL_1:
    {
      /* Disable the TIM Capture/Compare 1 DMA request */
      __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_CC1);
 8004244:	687b      	ldr	r3, [r7, #4]
 8004246:	681b      	ldr	r3, [r3, #0]
 8004248:	68da      	ldr	r2, [r3, #12]
 800424a:	687b      	ldr	r3, [r7, #4]
 800424c:	681b      	ldr	r3, [r3, #0]
 800424e:	f422 7200 	bic.w	r2, r2, #512	@ 0x200
 8004252:	60da      	str	r2, [r3, #12]
      (void)HAL_DMA_Abort_IT(htim->hdma[TIM_DMA_ID_CC1]);
 8004254:	687b      	ldr	r3, [r7, #4]
 8004256:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004258:	4618      	mov	r0, r3
 800425a:	f7fe fd6f 	bl	8002d3c <HAL_DMA_Abort_IT>
      break;
 800425e:	e02c      	b.n	80042ba <HAL_TIM_PWM_Stop_DMA+0xc6>
    }

    case TIM_CHANNEL_2:
    {
      /* Disable the TIM Capture/Compare 2 DMA request */
      __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_CC2);
 8004260:	687b      	ldr	r3, [r7, #4]
 8004262:	681b      	ldr	r3, [r3, #0]
 8004264:	68da      	ldr	r2, [r3, #12]
 8004266:	687b      	ldr	r3, [r7, #4]
 8004268:	681b      	ldr	r3, [r3, #0]
 800426a:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800426e:	60da      	str	r2, [r3, #12]
      (void)HAL_DMA_Abort_IT(htim->hdma[TIM_DMA_ID_CC2]);
 8004270:	687b      	ldr	r3, [r7, #4]
 8004272:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004274:	4618      	mov	r0, r3
 8004276:	f7fe fd61 	bl	8002d3c <HAL_DMA_Abort_IT>
      break;
 800427a:	e01e      	b.n	80042ba <HAL_TIM_PWM_Stop_DMA+0xc6>
    }

    case TIM_CHANNEL_3:
    {
      /* Disable the TIM Capture/Compare 3 DMA request */
      __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_CC3);
 800427c:	687b      	ldr	r3, [r7, #4]
 800427e:	681b      	ldr	r3, [r3, #0]
 8004280:	68da      	ldr	r2, [r3, #12]
 8004282:	687b      	ldr	r3, [r7, #4]
 8004284:	681b      	ldr	r3, [r3, #0]
 8004286:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 800428a:	60da      	str	r2, [r3, #12]
      (void)HAL_DMA_Abort_IT(htim->hdma[TIM_DMA_ID_CC3]);
 800428c:	687b      	ldr	r3, [r7, #4]
 800428e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004290:	4618      	mov	r0, r3
 8004292:	f7fe fd53 	bl	8002d3c <HAL_DMA_Abort_IT>
      break;
 8004296:	e010      	b.n	80042ba <HAL_TIM_PWM_Stop_DMA+0xc6>
    }

    case TIM_CHANNEL_4:
    {
      /* Disable the TIM Capture/Compare 4 interrupt */
      __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_CC4);
 8004298:	687b      	ldr	r3, [r7, #4]
 800429a:	681b      	ldr	r3, [r3, #0]
 800429c:	68da      	ldr	r2, [r3, #12]
 800429e:	687b      	ldr	r3, [r7, #4]
 80042a0:	681b      	ldr	r3, [r3, #0]
 80042a2:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 80042a6:	60da      	str	r2, [r3, #12]
      (void)HAL_DMA_Abort_IT(htim->hdma[TIM_DMA_ID_CC4]);
 80042a8:	687b      	ldr	r3, [r7, #4]
 80042aa:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80042ac:	4618      	mov	r0, r3
 80042ae:	f7fe fd45 	bl	8002d3c <HAL_DMA_Abort_IT>
      break;
 80042b2:	e002      	b.n	80042ba <HAL_TIM_PWM_Stop_DMA+0xc6>
    }

    default:
      status = HAL_ERROR;
 80042b4:	2301      	movs	r3, #1
 80042b6:	73fb      	strb	r3, [r7, #15]
      break;
 80042b8:	bf00      	nop
  }

  if (status == HAL_OK)
 80042ba:	7bfb      	ldrb	r3, [r7, #15]
 80042bc:	2b00      	cmp	r3, #0
 80042be:	d157      	bne.n	8004370 <HAL_TIM_PWM_Stop_DMA+0x17c>
  {
    /* Disable the Capture compare channel */
    TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_DISABLE);
 80042c0:	687b      	ldr	r3, [r7, #4]
 80042c2:	681b      	ldr	r3, [r3, #0]
 80042c4:	2200      	movs	r2, #0
 80042c6:	6839      	ldr	r1, [r7, #0]
 80042c8:	4618      	mov	r0, r3
 80042ca:	f000 fe65 	bl	8004f98 <TIM_CCxChannelCmd>

    if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 80042ce:	687b      	ldr	r3, [r7, #4]
 80042d0:	681b      	ldr	r3, [r3, #0]
 80042d2:	4a2a      	ldr	r2, [pc, #168]	@ (800437c <HAL_TIM_PWM_Stop_DMA+0x188>)
 80042d4:	4293      	cmp	r3, r2
 80042d6:	d117      	bne.n	8004308 <HAL_TIM_PWM_Stop_DMA+0x114>
    {
      /* Disable the Main Output */
      __HAL_TIM_MOE_DISABLE(htim);
 80042d8:	687b      	ldr	r3, [r7, #4]
 80042da:	681b      	ldr	r3, [r3, #0]
 80042dc:	6a1a      	ldr	r2, [r3, #32]
 80042de:	f241 1311 	movw	r3, #4369	@ 0x1111
 80042e2:	4013      	ands	r3, r2
 80042e4:	2b00      	cmp	r3, #0
 80042e6:	d10f      	bne.n	8004308 <HAL_TIM_PWM_Stop_DMA+0x114>
 80042e8:	687b      	ldr	r3, [r7, #4]
 80042ea:	681b      	ldr	r3, [r3, #0]
 80042ec:	6a1a      	ldr	r2, [r3, #32]
 80042ee:	f240 4344 	movw	r3, #1092	@ 0x444
 80042f2:	4013      	ands	r3, r2
 80042f4:	2b00      	cmp	r3, #0
 80042f6:	d107      	bne.n	8004308 <HAL_TIM_PWM_Stop_DMA+0x114>
 80042f8:	687b      	ldr	r3, [r7, #4]
 80042fa:	681b      	ldr	r3, [r3, #0]
 80042fc:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80042fe:	687b      	ldr	r3, [r7, #4]
 8004300:	681b      	ldr	r3, [r3, #0]
 8004302:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8004306:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Disable the Peripheral */
    __HAL_TIM_DISABLE(htim);
 8004308:	687b      	ldr	r3, [r7, #4]
 800430a:	681b      	ldr	r3, [r3, #0]
 800430c:	6a1a      	ldr	r2, [r3, #32]
 800430e:	f241 1311 	movw	r3, #4369	@ 0x1111
 8004312:	4013      	ands	r3, r2
 8004314:	2b00      	cmp	r3, #0
 8004316:	d10f      	bne.n	8004338 <HAL_TIM_PWM_Stop_DMA+0x144>
 8004318:	687b      	ldr	r3, [r7, #4]
 800431a:	681b      	ldr	r3, [r3, #0]
 800431c:	6a1a      	ldr	r2, [r3, #32]
 800431e:	f240 4344 	movw	r3, #1092	@ 0x444
 8004322:	4013      	ands	r3, r2
 8004324:	2b00      	cmp	r3, #0
 8004326:	d107      	bne.n	8004338 <HAL_TIM_PWM_Stop_DMA+0x144>
 8004328:	687b      	ldr	r3, [r7, #4]
 800432a:	681b      	ldr	r3, [r3, #0]
 800432c:	681a      	ldr	r2, [r3, #0]
 800432e:	687b      	ldr	r3, [r7, #4]
 8004330:	681b      	ldr	r3, [r3, #0]
 8004332:	f022 0201 	bic.w	r2, r2, #1
 8004336:	601a      	str	r2, [r3, #0]

    /* Set the TIM channel state */
    TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
 8004338:	683b      	ldr	r3, [r7, #0]
 800433a:	2b00      	cmp	r3, #0
 800433c:	d104      	bne.n	8004348 <HAL_TIM_PWM_Stop_DMA+0x154>
 800433e:	687b      	ldr	r3, [r7, #4]
 8004340:	2201      	movs	r2, #1
 8004342:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8004346:	e013      	b.n	8004370 <HAL_TIM_PWM_Stop_DMA+0x17c>
 8004348:	683b      	ldr	r3, [r7, #0]
 800434a:	2b04      	cmp	r3, #4
 800434c:	d104      	bne.n	8004358 <HAL_TIM_PWM_Stop_DMA+0x164>
 800434e:	687b      	ldr	r3, [r7, #4]
 8004350:	2201      	movs	r2, #1
 8004352:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8004356:	e00b      	b.n	8004370 <HAL_TIM_PWM_Stop_DMA+0x17c>
 8004358:	683b      	ldr	r3, [r7, #0]
 800435a:	2b08      	cmp	r3, #8
 800435c:	d104      	bne.n	8004368 <HAL_TIM_PWM_Stop_DMA+0x174>
 800435e:	687b      	ldr	r3, [r7, #4]
 8004360:	2201      	movs	r2, #1
 8004362:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8004366:	e003      	b.n	8004370 <HAL_TIM_PWM_Stop_DMA+0x17c>
 8004368:	687b      	ldr	r3, [r7, #4]
 800436a:	2201      	movs	r2, #1
 800436c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  }

  /* Return function status */
  return status;
 8004370:	7bfb      	ldrb	r3, [r7, #15]
}
 8004372:	4618      	mov	r0, r3
 8004374:	3710      	adds	r7, #16
 8004376:	46bd      	mov	sp, r7
 8004378:	bd80      	pop	{r7, pc}
 800437a:	bf00      	nop
 800437c:	40012c00 	.word	0x40012c00

08004380 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8004380:	b580      	push	{r7, lr}
 8004382:	b084      	sub	sp, #16
 8004384:	af00      	add	r7, sp, #0
 8004386:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8004388:	687b      	ldr	r3, [r7, #4]
 800438a:	681b      	ldr	r3, [r3, #0]
 800438c:	68db      	ldr	r3, [r3, #12]
 800438e:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8004390:	687b      	ldr	r3, [r7, #4]
 8004392:	681b      	ldr	r3, [r3, #0]
 8004394:	691b      	ldr	r3, [r3, #16]
 8004396:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8004398:	68bb      	ldr	r3, [r7, #8]
 800439a:	f003 0302 	and.w	r3, r3, #2
 800439e:	2b00      	cmp	r3, #0
 80043a0:	d020      	beq.n	80043e4 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 80043a2:	68fb      	ldr	r3, [r7, #12]
 80043a4:	f003 0302 	and.w	r3, r3, #2
 80043a8:	2b00      	cmp	r3, #0
 80043aa:	d01b      	beq.n	80043e4 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 80043ac:	687b      	ldr	r3, [r7, #4]
 80043ae:	681b      	ldr	r3, [r3, #0]
 80043b0:	f06f 0202 	mvn.w	r2, #2
 80043b4:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80043b6:	687b      	ldr	r3, [r7, #4]
 80043b8:	2201      	movs	r2, #1
 80043ba:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80043bc:	687b      	ldr	r3, [r7, #4]
 80043be:	681b      	ldr	r3, [r3, #0]
 80043c0:	699b      	ldr	r3, [r3, #24]
 80043c2:	f003 0303 	and.w	r3, r3, #3
 80043c6:	2b00      	cmp	r3, #0
 80043c8:	d003      	beq.n	80043d2 <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 80043ca:	6878      	ldr	r0, [r7, #4]
 80043cc:	f000 fa63 	bl	8004896 <HAL_TIM_IC_CaptureCallback>
 80043d0:	e005      	b.n	80043de <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 80043d2:	6878      	ldr	r0, [r7, #4]
 80043d4:	f000 fa56 	bl	8004884 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 80043d8:	6878      	ldr	r0, [r7, #4]
 80043da:	f7fc fbe3 	bl	8000ba4 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80043de:	687b      	ldr	r3, [r7, #4]
 80043e0:	2200      	movs	r2, #0
 80043e2:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 80043e4:	68bb      	ldr	r3, [r7, #8]
 80043e6:	f003 0304 	and.w	r3, r3, #4
 80043ea:	2b00      	cmp	r3, #0
 80043ec:	d020      	beq.n	8004430 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 80043ee:	68fb      	ldr	r3, [r7, #12]
 80043f0:	f003 0304 	and.w	r3, r3, #4
 80043f4:	2b00      	cmp	r3, #0
 80043f6:	d01b      	beq.n	8004430 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 80043f8:	687b      	ldr	r3, [r7, #4]
 80043fa:	681b      	ldr	r3, [r3, #0]
 80043fc:	f06f 0204 	mvn.w	r2, #4
 8004400:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8004402:	687b      	ldr	r3, [r7, #4]
 8004404:	2202      	movs	r2, #2
 8004406:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8004408:	687b      	ldr	r3, [r7, #4]
 800440a:	681b      	ldr	r3, [r3, #0]
 800440c:	699b      	ldr	r3, [r3, #24]
 800440e:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8004412:	2b00      	cmp	r3, #0
 8004414:	d003      	beq.n	800441e <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004416:	6878      	ldr	r0, [r7, #4]
 8004418:	f000 fa3d 	bl	8004896 <HAL_TIM_IC_CaptureCallback>
 800441c:	e005      	b.n	800442a <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800441e:	6878      	ldr	r0, [r7, #4]
 8004420:	f000 fa30 	bl	8004884 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004424:	6878      	ldr	r0, [r7, #4]
 8004426:	f7fc fbbd 	bl	8000ba4 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800442a:	687b      	ldr	r3, [r7, #4]
 800442c:	2200      	movs	r2, #0
 800442e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8004430:	68bb      	ldr	r3, [r7, #8]
 8004432:	f003 0308 	and.w	r3, r3, #8
 8004436:	2b00      	cmp	r3, #0
 8004438:	d020      	beq.n	800447c <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 800443a:	68fb      	ldr	r3, [r7, #12]
 800443c:	f003 0308 	and.w	r3, r3, #8
 8004440:	2b00      	cmp	r3, #0
 8004442:	d01b      	beq.n	800447c <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8004444:	687b      	ldr	r3, [r7, #4]
 8004446:	681b      	ldr	r3, [r3, #0]
 8004448:	f06f 0208 	mvn.w	r2, #8
 800444c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800444e:	687b      	ldr	r3, [r7, #4]
 8004450:	2204      	movs	r2, #4
 8004452:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8004454:	687b      	ldr	r3, [r7, #4]
 8004456:	681b      	ldr	r3, [r3, #0]
 8004458:	69db      	ldr	r3, [r3, #28]
 800445a:	f003 0303 	and.w	r3, r3, #3
 800445e:	2b00      	cmp	r3, #0
 8004460:	d003      	beq.n	800446a <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004462:	6878      	ldr	r0, [r7, #4]
 8004464:	f000 fa17 	bl	8004896 <HAL_TIM_IC_CaptureCallback>
 8004468:	e005      	b.n	8004476 <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800446a:	6878      	ldr	r0, [r7, #4]
 800446c:	f000 fa0a 	bl	8004884 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004470:	6878      	ldr	r0, [r7, #4]
 8004472:	f7fc fb97 	bl	8000ba4 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004476:	687b      	ldr	r3, [r7, #4]
 8004478:	2200      	movs	r2, #0
 800447a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 800447c:	68bb      	ldr	r3, [r7, #8]
 800447e:	f003 0310 	and.w	r3, r3, #16
 8004482:	2b00      	cmp	r3, #0
 8004484:	d020      	beq.n	80044c8 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8004486:	68fb      	ldr	r3, [r7, #12]
 8004488:	f003 0310 	and.w	r3, r3, #16
 800448c:	2b00      	cmp	r3, #0
 800448e:	d01b      	beq.n	80044c8 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8004490:	687b      	ldr	r3, [r7, #4]
 8004492:	681b      	ldr	r3, [r3, #0]
 8004494:	f06f 0210 	mvn.w	r2, #16
 8004498:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800449a:	687b      	ldr	r3, [r7, #4]
 800449c:	2208      	movs	r2, #8
 800449e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80044a0:	687b      	ldr	r3, [r7, #4]
 80044a2:	681b      	ldr	r3, [r3, #0]
 80044a4:	69db      	ldr	r3, [r3, #28]
 80044a6:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80044aa:	2b00      	cmp	r3, #0
 80044ac:	d003      	beq.n	80044b6 <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80044ae:	6878      	ldr	r0, [r7, #4]
 80044b0:	f000 f9f1 	bl	8004896 <HAL_TIM_IC_CaptureCallback>
 80044b4:	e005      	b.n	80044c2 <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80044b6:	6878      	ldr	r0, [r7, #4]
 80044b8:	f000 f9e4 	bl	8004884 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80044bc:	6878      	ldr	r0, [r7, #4]
 80044be:	f7fc fb71 	bl	8000ba4 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80044c2:	687b      	ldr	r3, [r7, #4]
 80044c4:	2200      	movs	r2, #0
 80044c6:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 80044c8:	68bb      	ldr	r3, [r7, #8]
 80044ca:	f003 0301 	and.w	r3, r3, #1
 80044ce:	2b00      	cmp	r3, #0
 80044d0:	d00c      	beq.n	80044ec <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 80044d2:	68fb      	ldr	r3, [r7, #12]
 80044d4:	f003 0301 	and.w	r3, r3, #1
 80044d8:	2b00      	cmp	r3, #0
 80044da:	d007      	beq.n	80044ec <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 80044dc:	687b      	ldr	r3, [r7, #4]
 80044de:	681b      	ldr	r3, [r3, #0]
 80044e0:	f06f 0201 	mvn.w	r2, #1
 80044e4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 80044e6:	6878      	ldr	r0, [r7, #4]
 80044e8:	f000 f9c3 	bl	8004872 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 80044ec:	68bb      	ldr	r3, [r7, #8]
 80044ee:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80044f2:	2b00      	cmp	r3, #0
 80044f4:	d00c      	beq.n	8004510 <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 80044f6:	68fb      	ldr	r3, [r7, #12]
 80044f8:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80044fc:	2b00      	cmp	r3, #0
 80044fe:	d007      	beq.n	8004510 <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 8004500:	687b      	ldr	r3, [r7, #4]
 8004502:	681b      	ldr	r3, [r3, #0]
 8004504:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 8004508:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 800450a:	6878      	ldr	r0, [r7, #4]
 800450c:	f000 fdcf 	bl	80050ae <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8004510:	68bb      	ldr	r3, [r7, #8]
 8004512:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004516:	2b00      	cmp	r3, #0
 8004518:	d00c      	beq.n	8004534 <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 800451a:	68fb      	ldr	r3, [r7, #12]
 800451c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004520:	2b00      	cmp	r3, #0
 8004522:	d007      	beq.n	8004534 <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8004524:	687b      	ldr	r3, [r7, #4]
 8004526:	681b      	ldr	r3, [r3, #0]
 8004528:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 800452c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 800452e:	6878      	ldr	r0, [r7, #4]
 8004530:	f000 f9c3 	bl	80048ba <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8004534:	68bb      	ldr	r3, [r7, #8]
 8004536:	f003 0320 	and.w	r3, r3, #32
 800453a:	2b00      	cmp	r3, #0
 800453c:	d00c      	beq.n	8004558 <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 800453e:	68fb      	ldr	r3, [r7, #12]
 8004540:	f003 0320 	and.w	r3, r3, #32
 8004544:	2b00      	cmp	r3, #0
 8004546:	d007      	beq.n	8004558 <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8004548:	687b      	ldr	r3, [r7, #4]
 800454a:	681b      	ldr	r3, [r3, #0]
 800454c:	f06f 0220 	mvn.w	r2, #32
 8004550:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8004552:	6878      	ldr	r0, [r7, #4]
 8004554:	f000 fda2 	bl	800509c <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8004558:	bf00      	nop
 800455a:	3710      	adds	r7, #16
 800455c:	46bd      	mov	sp, r7
 800455e:	bd80      	pop	{r7, pc}

08004560 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8004560:	b580      	push	{r7, lr}
 8004562:	b086      	sub	sp, #24
 8004564:	af00      	add	r7, sp, #0
 8004566:	60f8      	str	r0, [r7, #12]
 8004568:	60b9      	str	r1, [r7, #8]
 800456a:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800456c:	2300      	movs	r3, #0
 800456e:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8004570:	68fb      	ldr	r3, [r7, #12]
 8004572:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8004576:	2b01      	cmp	r3, #1
 8004578:	d101      	bne.n	800457e <HAL_TIM_PWM_ConfigChannel+0x1e>
 800457a:	2302      	movs	r3, #2
 800457c:	e0ae      	b.n	80046dc <HAL_TIM_PWM_ConfigChannel+0x17c>
 800457e:	68fb      	ldr	r3, [r7, #12]
 8004580:	2201      	movs	r2, #1
 8004582:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 8004586:	687b      	ldr	r3, [r7, #4]
 8004588:	2b0c      	cmp	r3, #12
 800458a:	f200 809f 	bhi.w	80046cc <HAL_TIM_PWM_ConfigChannel+0x16c>
 800458e:	a201      	add	r2, pc, #4	@ (adr r2, 8004594 <HAL_TIM_PWM_ConfigChannel+0x34>)
 8004590:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004594:	080045c9 	.word	0x080045c9
 8004598:	080046cd 	.word	0x080046cd
 800459c:	080046cd 	.word	0x080046cd
 80045a0:	080046cd 	.word	0x080046cd
 80045a4:	08004609 	.word	0x08004609
 80045a8:	080046cd 	.word	0x080046cd
 80045ac:	080046cd 	.word	0x080046cd
 80045b0:	080046cd 	.word	0x080046cd
 80045b4:	0800464b 	.word	0x0800464b
 80045b8:	080046cd 	.word	0x080046cd
 80045bc:	080046cd 	.word	0x080046cd
 80045c0:	080046cd 	.word	0x080046cd
 80045c4:	0800468b 	.word	0x0800468b
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 80045c8:	68fb      	ldr	r3, [r7, #12]
 80045ca:	681b      	ldr	r3, [r3, #0]
 80045cc:	68b9      	ldr	r1, [r7, #8]
 80045ce:	4618      	mov	r0, r3
 80045d0:	f000 fac4 	bl	8004b5c <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 80045d4:	68fb      	ldr	r3, [r7, #12]
 80045d6:	681b      	ldr	r3, [r3, #0]
 80045d8:	699a      	ldr	r2, [r3, #24]
 80045da:	68fb      	ldr	r3, [r7, #12]
 80045dc:	681b      	ldr	r3, [r3, #0]
 80045de:	f042 0208 	orr.w	r2, r2, #8
 80045e2:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 80045e4:	68fb      	ldr	r3, [r7, #12]
 80045e6:	681b      	ldr	r3, [r3, #0]
 80045e8:	699a      	ldr	r2, [r3, #24]
 80045ea:	68fb      	ldr	r3, [r7, #12]
 80045ec:	681b      	ldr	r3, [r3, #0]
 80045ee:	f022 0204 	bic.w	r2, r2, #4
 80045f2:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 80045f4:	68fb      	ldr	r3, [r7, #12]
 80045f6:	681b      	ldr	r3, [r3, #0]
 80045f8:	6999      	ldr	r1, [r3, #24]
 80045fa:	68bb      	ldr	r3, [r7, #8]
 80045fc:	691a      	ldr	r2, [r3, #16]
 80045fe:	68fb      	ldr	r3, [r7, #12]
 8004600:	681b      	ldr	r3, [r3, #0]
 8004602:	430a      	orrs	r2, r1
 8004604:	619a      	str	r2, [r3, #24]
      break;
 8004606:	e064      	b.n	80046d2 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8004608:	68fb      	ldr	r3, [r7, #12]
 800460a:	681b      	ldr	r3, [r3, #0]
 800460c:	68b9      	ldr	r1, [r7, #8]
 800460e:	4618      	mov	r0, r3
 8004610:	f000 fb0a 	bl	8004c28 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8004614:	68fb      	ldr	r3, [r7, #12]
 8004616:	681b      	ldr	r3, [r3, #0]
 8004618:	699a      	ldr	r2, [r3, #24]
 800461a:	68fb      	ldr	r3, [r7, #12]
 800461c:	681b      	ldr	r3, [r3, #0]
 800461e:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8004622:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8004624:	68fb      	ldr	r3, [r7, #12]
 8004626:	681b      	ldr	r3, [r3, #0]
 8004628:	699a      	ldr	r2, [r3, #24]
 800462a:	68fb      	ldr	r3, [r7, #12]
 800462c:	681b      	ldr	r3, [r3, #0]
 800462e:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8004632:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8004634:	68fb      	ldr	r3, [r7, #12]
 8004636:	681b      	ldr	r3, [r3, #0]
 8004638:	6999      	ldr	r1, [r3, #24]
 800463a:	68bb      	ldr	r3, [r7, #8]
 800463c:	691b      	ldr	r3, [r3, #16]
 800463e:	021a      	lsls	r2, r3, #8
 8004640:	68fb      	ldr	r3, [r7, #12]
 8004642:	681b      	ldr	r3, [r3, #0]
 8004644:	430a      	orrs	r2, r1
 8004646:	619a      	str	r2, [r3, #24]
      break;
 8004648:	e043      	b.n	80046d2 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 800464a:	68fb      	ldr	r3, [r7, #12]
 800464c:	681b      	ldr	r3, [r3, #0]
 800464e:	68b9      	ldr	r1, [r7, #8]
 8004650:	4618      	mov	r0, r3
 8004652:	f000 fb53 	bl	8004cfc <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8004656:	68fb      	ldr	r3, [r7, #12]
 8004658:	681b      	ldr	r3, [r3, #0]
 800465a:	69da      	ldr	r2, [r3, #28]
 800465c:	68fb      	ldr	r3, [r7, #12]
 800465e:	681b      	ldr	r3, [r3, #0]
 8004660:	f042 0208 	orr.w	r2, r2, #8
 8004664:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8004666:	68fb      	ldr	r3, [r7, #12]
 8004668:	681b      	ldr	r3, [r3, #0]
 800466a:	69da      	ldr	r2, [r3, #28]
 800466c:	68fb      	ldr	r3, [r7, #12]
 800466e:	681b      	ldr	r3, [r3, #0]
 8004670:	f022 0204 	bic.w	r2, r2, #4
 8004674:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8004676:	68fb      	ldr	r3, [r7, #12]
 8004678:	681b      	ldr	r3, [r3, #0]
 800467a:	69d9      	ldr	r1, [r3, #28]
 800467c:	68bb      	ldr	r3, [r7, #8]
 800467e:	691a      	ldr	r2, [r3, #16]
 8004680:	68fb      	ldr	r3, [r7, #12]
 8004682:	681b      	ldr	r3, [r3, #0]
 8004684:	430a      	orrs	r2, r1
 8004686:	61da      	str	r2, [r3, #28]
      break;
 8004688:	e023      	b.n	80046d2 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 800468a:	68fb      	ldr	r3, [r7, #12]
 800468c:	681b      	ldr	r3, [r3, #0]
 800468e:	68b9      	ldr	r1, [r7, #8]
 8004690:	4618      	mov	r0, r3
 8004692:	f000 fb9d 	bl	8004dd0 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8004696:	68fb      	ldr	r3, [r7, #12]
 8004698:	681b      	ldr	r3, [r3, #0]
 800469a:	69da      	ldr	r2, [r3, #28]
 800469c:	68fb      	ldr	r3, [r7, #12]
 800469e:	681b      	ldr	r3, [r3, #0]
 80046a0:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80046a4:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 80046a6:	68fb      	ldr	r3, [r7, #12]
 80046a8:	681b      	ldr	r3, [r3, #0]
 80046aa:	69da      	ldr	r2, [r3, #28]
 80046ac:	68fb      	ldr	r3, [r7, #12]
 80046ae:	681b      	ldr	r3, [r3, #0]
 80046b0:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80046b4:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 80046b6:	68fb      	ldr	r3, [r7, #12]
 80046b8:	681b      	ldr	r3, [r3, #0]
 80046ba:	69d9      	ldr	r1, [r3, #28]
 80046bc:	68bb      	ldr	r3, [r7, #8]
 80046be:	691b      	ldr	r3, [r3, #16]
 80046c0:	021a      	lsls	r2, r3, #8
 80046c2:	68fb      	ldr	r3, [r7, #12]
 80046c4:	681b      	ldr	r3, [r3, #0]
 80046c6:	430a      	orrs	r2, r1
 80046c8:	61da      	str	r2, [r3, #28]
      break;
 80046ca:	e002      	b.n	80046d2 <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      status = HAL_ERROR;
 80046cc:	2301      	movs	r3, #1
 80046ce:	75fb      	strb	r3, [r7, #23]
      break;
 80046d0:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 80046d2:	68fb      	ldr	r3, [r7, #12]
 80046d4:	2200      	movs	r2, #0
 80046d6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 80046da:	7dfb      	ldrb	r3, [r7, #23]
}
 80046dc:	4618      	mov	r0, r3
 80046de:	3718      	adds	r7, #24
 80046e0:	46bd      	mov	sp, r7
 80046e2:	bd80      	pop	{r7, pc}

080046e4 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 80046e4:	b580      	push	{r7, lr}
 80046e6:	b084      	sub	sp, #16
 80046e8:	af00      	add	r7, sp, #0
 80046ea:	6078      	str	r0, [r7, #4]
 80046ec:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80046ee:	2300      	movs	r3, #0
 80046f0:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 80046f2:	687b      	ldr	r3, [r7, #4]
 80046f4:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80046f8:	2b01      	cmp	r3, #1
 80046fa:	d101      	bne.n	8004700 <HAL_TIM_ConfigClockSource+0x1c>
 80046fc:	2302      	movs	r3, #2
 80046fe:	e0b4      	b.n	800486a <HAL_TIM_ConfigClockSource+0x186>
 8004700:	687b      	ldr	r3, [r7, #4]
 8004702:	2201      	movs	r2, #1
 8004704:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8004708:	687b      	ldr	r3, [r7, #4]
 800470a:	2202      	movs	r2, #2
 800470c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8004710:	687b      	ldr	r3, [r7, #4]
 8004712:	681b      	ldr	r3, [r3, #0]
 8004714:	689b      	ldr	r3, [r3, #8]
 8004716:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8004718:	68bb      	ldr	r3, [r7, #8]
 800471a:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 800471e:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8004720:	68bb      	ldr	r3, [r7, #8]
 8004722:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8004726:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8004728:	687b      	ldr	r3, [r7, #4]
 800472a:	681b      	ldr	r3, [r3, #0]
 800472c:	68ba      	ldr	r2, [r7, #8]
 800472e:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8004730:	683b      	ldr	r3, [r7, #0]
 8004732:	681b      	ldr	r3, [r3, #0]
 8004734:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8004738:	d03e      	beq.n	80047b8 <HAL_TIM_ConfigClockSource+0xd4>
 800473a:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800473e:	f200 8087 	bhi.w	8004850 <HAL_TIM_ConfigClockSource+0x16c>
 8004742:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004746:	f000 8086 	beq.w	8004856 <HAL_TIM_ConfigClockSource+0x172>
 800474a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800474e:	d87f      	bhi.n	8004850 <HAL_TIM_ConfigClockSource+0x16c>
 8004750:	2b70      	cmp	r3, #112	@ 0x70
 8004752:	d01a      	beq.n	800478a <HAL_TIM_ConfigClockSource+0xa6>
 8004754:	2b70      	cmp	r3, #112	@ 0x70
 8004756:	d87b      	bhi.n	8004850 <HAL_TIM_ConfigClockSource+0x16c>
 8004758:	2b60      	cmp	r3, #96	@ 0x60
 800475a:	d050      	beq.n	80047fe <HAL_TIM_ConfigClockSource+0x11a>
 800475c:	2b60      	cmp	r3, #96	@ 0x60
 800475e:	d877      	bhi.n	8004850 <HAL_TIM_ConfigClockSource+0x16c>
 8004760:	2b50      	cmp	r3, #80	@ 0x50
 8004762:	d03c      	beq.n	80047de <HAL_TIM_ConfigClockSource+0xfa>
 8004764:	2b50      	cmp	r3, #80	@ 0x50
 8004766:	d873      	bhi.n	8004850 <HAL_TIM_ConfigClockSource+0x16c>
 8004768:	2b40      	cmp	r3, #64	@ 0x40
 800476a:	d058      	beq.n	800481e <HAL_TIM_ConfigClockSource+0x13a>
 800476c:	2b40      	cmp	r3, #64	@ 0x40
 800476e:	d86f      	bhi.n	8004850 <HAL_TIM_ConfigClockSource+0x16c>
 8004770:	2b30      	cmp	r3, #48	@ 0x30
 8004772:	d064      	beq.n	800483e <HAL_TIM_ConfigClockSource+0x15a>
 8004774:	2b30      	cmp	r3, #48	@ 0x30
 8004776:	d86b      	bhi.n	8004850 <HAL_TIM_ConfigClockSource+0x16c>
 8004778:	2b20      	cmp	r3, #32
 800477a:	d060      	beq.n	800483e <HAL_TIM_ConfigClockSource+0x15a>
 800477c:	2b20      	cmp	r3, #32
 800477e:	d867      	bhi.n	8004850 <HAL_TIM_ConfigClockSource+0x16c>
 8004780:	2b00      	cmp	r3, #0
 8004782:	d05c      	beq.n	800483e <HAL_TIM_ConfigClockSource+0x15a>
 8004784:	2b10      	cmp	r3, #16
 8004786:	d05a      	beq.n	800483e <HAL_TIM_ConfigClockSource+0x15a>
 8004788:	e062      	b.n	8004850 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800478a:	687b      	ldr	r3, [r7, #4]
 800478c:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 800478e:	683b      	ldr	r3, [r7, #0]
 8004790:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8004792:	683b      	ldr	r3, [r7, #0]
 8004794:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8004796:	683b      	ldr	r3, [r7, #0]
 8004798:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 800479a:	f000 fbde 	bl	8004f5a <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 800479e:	687b      	ldr	r3, [r7, #4]
 80047a0:	681b      	ldr	r3, [r3, #0]
 80047a2:	689b      	ldr	r3, [r3, #8]
 80047a4:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 80047a6:	68bb      	ldr	r3, [r7, #8]
 80047a8:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 80047ac:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 80047ae:	687b      	ldr	r3, [r7, #4]
 80047b0:	681b      	ldr	r3, [r3, #0]
 80047b2:	68ba      	ldr	r2, [r7, #8]
 80047b4:	609a      	str	r2, [r3, #8]
      break;
 80047b6:	e04f      	b.n	8004858 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80047b8:	687b      	ldr	r3, [r7, #4]
 80047ba:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 80047bc:	683b      	ldr	r3, [r7, #0]
 80047be:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 80047c0:	683b      	ldr	r3, [r7, #0]
 80047c2:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 80047c4:	683b      	ldr	r3, [r7, #0]
 80047c6:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 80047c8:	f000 fbc7 	bl	8004f5a <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 80047cc:	687b      	ldr	r3, [r7, #4]
 80047ce:	681b      	ldr	r3, [r3, #0]
 80047d0:	689a      	ldr	r2, [r3, #8]
 80047d2:	687b      	ldr	r3, [r7, #4]
 80047d4:	681b      	ldr	r3, [r3, #0]
 80047d6:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 80047da:	609a      	str	r2, [r3, #8]
      break;
 80047dc:	e03c      	b.n	8004858 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80047de:	687b      	ldr	r3, [r7, #4]
 80047e0:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80047e2:	683b      	ldr	r3, [r7, #0]
 80047e4:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80047e6:	683b      	ldr	r3, [r7, #0]
 80047e8:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 80047ea:	461a      	mov	r2, r3
 80047ec:	f000 fb3e 	bl	8004e6c <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 80047f0:	687b      	ldr	r3, [r7, #4]
 80047f2:	681b      	ldr	r3, [r3, #0]
 80047f4:	2150      	movs	r1, #80	@ 0x50
 80047f6:	4618      	mov	r0, r3
 80047f8:	f000 fb95 	bl	8004f26 <TIM_ITRx_SetConfig>
      break;
 80047fc:	e02c      	b.n	8004858 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 80047fe:	687b      	ldr	r3, [r7, #4]
 8004800:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8004802:	683b      	ldr	r3, [r7, #0]
 8004804:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8004806:	683b      	ldr	r3, [r7, #0]
 8004808:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 800480a:	461a      	mov	r2, r3
 800480c:	f000 fb5c 	bl	8004ec8 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8004810:	687b      	ldr	r3, [r7, #4]
 8004812:	681b      	ldr	r3, [r3, #0]
 8004814:	2160      	movs	r1, #96	@ 0x60
 8004816:	4618      	mov	r0, r3
 8004818:	f000 fb85 	bl	8004f26 <TIM_ITRx_SetConfig>
      break;
 800481c:	e01c      	b.n	8004858 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800481e:	687b      	ldr	r3, [r7, #4]
 8004820:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8004822:	683b      	ldr	r3, [r7, #0]
 8004824:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8004826:	683b      	ldr	r3, [r7, #0]
 8004828:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 800482a:	461a      	mov	r2, r3
 800482c:	f000 fb1e 	bl	8004e6c <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8004830:	687b      	ldr	r3, [r7, #4]
 8004832:	681b      	ldr	r3, [r3, #0]
 8004834:	2140      	movs	r1, #64	@ 0x40
 8004836:	4618      	mov	r0, r3
 8004838:	f000 fb75 	bl	8004f26 <TIM_ITRx_SetConfig>
      break;
 800483c:	e00c      	b.n	8004858 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 800483e:	687b      	ldr	r3, [r7, #4]
 8004840:	681a      	ldr	r2, [r3, #0]
 8004842:	683b      	ldr	r3, [r7, #0]
 8004844:	681b      	ldr	r3, [r3, #0]
 8004846:	4619      	mov	r1, r3
 8004848:	4610      	mov	r0, r2
 800484a:	f000 fb6c 	bl	8004f26 <TIM_ITRx_SetConfig>
      break;
 800484e:	e003      	b.n	8004858 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8004850:	2301      	movs	r3, #1
 8004852:	73fb      	strb	r3, [r7, #15]
      break;
 8004854:	e000      	b.n	8004858 <HAL_TIM_ConfigClockSource+0x174>
      break;
 8004856:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8004858:	687b      	ldr	r3, [r7, #4]
 800485a:	2201      	movs	r2, #1
 800485c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8004860:	687b      	ldr	r3, [r7, #4]
 8004862:	2200      	movs	r2, #0
 8004864:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8004868:	7bfb      	ldrb	r3, [r7, #15]
}
 800486a:	4618      	mov	r0, r3
 800486c:	3710      	adds	r7, #16
 800486e:	46bd      	mov	sp, r7
 8004870:	bd80      	pop	{r7, pc}

08004872 <HAL_TIM_PeriodElapsedCallback>:
  * @brief  Period elapsed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8004872:	b480      	push	{r7}
 8004874:	b083      	sub	sp, #12
 8004876:	af00      	add	r7, sp, #0
 8004878:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PeriodElapsedCallback could be implemented in the user file
   */
}
 800487a:	bf00      	nop
 800487c:	370c      	adds	r7, #12
 800487e:	46bd      	mov	sp, r7
 8004880:	bc80      	pop	{r7}
 8004882:	4770      	bx	lr

08004884 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8004884:	b480      	push	{r7}
 8004886:	b083      	sub	sp, #12
 8004888:	af00      	add	r7, sp, #0
 800488a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 800488c:	bf00      	nop
 800488e:	370c      	adds	r7, #12
 8004890:	46bd      	mov	sp, r7
 8004892:	bc80      	pop	{r7}
 8004894:	4770      	bx	lr

08004896 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8004896:	b480      	push	{r7}
 8004898:	b083      	sub	sp, #12
 800489a:	af00      	add	r7, sp, #0
 800489c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 800489e:	bf00      	nop
 80048a0:	370c      	adds	r7, #12
 80048a2:	46bd      	mov	sp, r7
 80048a4:	bc80      	pop	{r7}
 80048a6:	4770      	bx	lr

080048a8 <HAL_TIM_PWM_PulseFinishedHalfCpltCallback>:
  * @brief  PWM Pulse finished half complete callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedHalfCpltCallback(TIM_HandleTypeDef *htim)
{
 80048a8:	b480      	push	{r7}
 80048aa:	b083      	sub	sp, #12
 80048ac:	af00      	add	r7, sp, #0
 80048ae:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedHalfCpltCallback could be implemented in the user file
   */
}
 80048b0:	bf00      	nop
 80048b2:	370c      	adds	r7, #12
 80048b4:	46bd      	mov	sp, r7
 80048b6:	bc80      	pop	{r7}
 80048b8:	4770      	bx	lr

080048ba <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 80048ba:	b480      	push	{r7}
 80048bc:	b083      	sub	sp, #12
 80048be:	af00      	add	r7, sp, #0
 80048c0:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 80048c2:	bf00      	nop
 80048c4:	370c      	adds	r7, #12
 80048c6:	46bd      	mov	sp, r7
 80048c8:	bc80      	pop	{r7}
 80048ca:	4770      	bx	lr

080048cc <HAL_TIM_ErrorCallback>:
  * @brief  Timer error callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_ErrorCallback(TIM_HandleTypeDef *htim)
{
 80048cc:	b480      	push	{r7}
 80048ce:	b083      	sub	sp, #12
 80048d0:	af00      	add	r7, sp, #0
 80048d2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_ErrorCallback could be implemented in the user file
   */
}
 80048d4:	bf00      	nop
 80048d6:	370c      	adds	r7, #12
 80048d8:	46bd      	mov	sp, r7
 80048da:	bc80      	pop	{r7}
 80048dc:	4770      	bx	lr

080048de <TIM_DMAError>:
  * @brief  TIM DMA error callback
  * @param  hdma pointer to DMA handle.
  * @retval None
  */
void TIM_DMAError(DMA_HandleTypeDef *hdma)
{
 80048de:	b580      	push	{r7, lr}
 80048e0:	b084      	sub	sp, #16
 80048e2:	af00      	add	r7, sp, #0
 80048e4:	6078      	str	r0, [r7, #4]
  TIM_HandleTypeDef *htim = (TIM_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80048e6:	687b      	ldr	r3, [r7, #4]
 80048e8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80048ea:	60fb      	str	r3, [r7, #12]

  if (hdma == htim->hdma[TIM_DMA_ID_CC1])
 80048ec:	68fb      	ldr	r3, [r7, #12]
 80048ee:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80048f0:	687a      	ldr	r2, [r7, #4]
 80048f2:	429a      	cmp	r2, r3
 80048f4:	d107      	bne.n	8004906 <TIM_DMAError+0x28>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80048f6:	68fb      	ldr	r3, [r7, #12]
 80048f8:	2201      	movs	r2, #1
 80048fa:	771a      	strb	r2, [r3, #28]
    TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 80048fc:	68fb      	ldr	r3, [r7, #12]
 80048fe:	2201      	movs	r2, #1
 8004900:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8004904:	e02a      	b.n	800495c <TIM_DMAError+0x7e>
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC2])
 8004906:	68fb      	ldr	r3, [r7, #12]
 8004908:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800490a:	687a      	ldr	r2, [r7, #4]
 800490c:	429a      	cmp	r2, r3
 800490e:	d107      	bne.n	8004920 <TIM_DMAError+0x42>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8004910:	68fb      	ldr	r3, [r7, #12]
 8004912:	2202      	movs	r2, #2
 8004914:	771a      	strb	r2, [r3, #28]
    TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8004916:	68fb      	ldr	r3, [r7, #12]
 8004918:	2201      	movs	r2, #1
 800491a:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800491e:	e01d      	b.n	800495c <TIM_DMAError+0x7e>
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC3])
 8004920:	68fb      	ldr	r3, [r7, #12]
 8004922:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004924:	687a      	ldr	r2, [r7, #4]
 8004926:	429a      	cmp	r2, r3
 8004928:	d107      	bne.n	800493a <TIM_DMAError+0x5c>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800492a:	68fb      	ldr	r3, [r7, #12]
 800492c:	2204      	movs	r2, #4
 800492e:	771a      	strb	r2, [r3, #28]
    TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_3, HAL_TIM_CHANNEL_STATE_READY);
 8004930:	68fb      	ldr	r3, [r7, #12]
 8004932:	2201      	movs	r2, #1
 8004934:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8004938:	e010      	b.n	800495c <TIM_DMAError+0x7e>
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC4])
 800493a:	68fb      	ldr	r3, [r7, #12]
 800493c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800493e:	687a      	ldr	r2, [r7, #4]
 8004940:	429a      	cmp	r2, r3
 8004942:	d107      	bne.n	8004954 <TIM_DMAError+0x76>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8004944:	68fb      	ldr	r3, [r7, #12]
 8004946:	2208      	movs	r2, #8
 8004948:	771a      	strb	r2, [r3, #28]
    TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_4, HAL_TIM_CHANNEL_STATE_READY);
 800494a:	68fb      	ldr	r3, [r7, #12]
 800494c:	2201      	movs	r2, #1
 800494e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8004952:	e003      	b.n	800495c <TIM_DMAError+0x7e>
  }
  else
  {
    htim->State = HAL_TIM_STATE_READY;
 8004954:	68fb      	ldr	r3, [r7, #12]
 8004956:	2201      	movs	r2, #1
 8004958:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  }

#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
  htim->ErrorCallback(htim);
#else
  HAL_TIM_ErrorCallback(htim);
 800495c:	68f8      	ldr	r0, [r7, #12]
 800495e:	f7ff ffb5 	bl	80048cc <HAL_TIM_ErrorCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */

  htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004962:	68fb      	ldr	r3, [r7, #12]
 8004964:	2200      	movs	r2, #0
 8004966:	771a      	strb	r2, [r3, #28]
}
 8004968:	bf00      	nop
 800496a:	3710      	adds	r7, #16
 800496c:	46bd      	mov	sp, r7
 800496e:	bd80      	pop	{r7, pc}

08004970 <TIM_DMADelayPulseCplt>:
  * @brief  TIM DMA Delay Pulse complete callback.
  * @param  hdma pointer to DMA handle.
  * @retval None
  */
static void TIM_DMADelayPulseCplt(DMA_HandleTypeDef *hdma)
{
 8004970:	b580      	push	{r7, lr}
 8004972:	b084      	sub	sp, #16
 8004974:	af00      	add	r7, sp, #0
 8004976:	6078      	str	r0, [r7, #4]
  TIM_HandleTypeDef *htim = (TIM_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8004978:	687b      	ldr	r3, [r7, #4]
 800497a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800497c:	60fb      	str	r3, [r7, #12]

  if (hdma == htim->hdma[TIM_DMA_ID_CC1])
 800497e:	68fb      	ldr	r3, [r7, #12]
 8004980:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004982:	687a      	ldr	r2, [r7, #4]
 8004984:	429a      	cmp	r2, r3
 8004986:	d10b      	bne.n	80049a0 <TIM_DMADelayPulseCplt+0x30>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8004988:	68fb      	ldr	r3, [r7, #12]
 800498a:	2201      	movs	r2, #1
 800498c:	771a      	strb	r2, [r3, #28]

    if (hdma->Init.Mode == DMA_NORMAL)
 800498e:	687b      	ldr	r3, [r7, #4]
 8004990:	699b      	ldr	r3, [r3, #24]
 8004992:	2b00      	cmp	r3, #0
 8004994:	d136      	bne.n	8004a04 <TIM_DMADelayPulseCplt+0x94>
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8004996:	68fb      	ldr	r3, [r7, #12]
 8004998:	2201      	movs	r2, #1
 800499a:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800499e:	e031      	b.n	8004a04 <TIM_DMADelayPulseCplt+0x94>
    }
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC2])
 80049a0:	68fb      	ldr	r3, [r7, #12]
 80049a2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80049a4:	687a      	ldr	r2, [r7, #4]
 80049a6:	429a      	cmp	r2, r3
 80049a8:	d10b      	bne.n	80049c2 <TIM_DMADelayPulseCplt+0x52>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80049aa:	68fb      	ldr	r3, [r7, #12]
 80049ac:	2202      	movs	r2, #2
 80049ae:	771a      	strb	r2, [r3, #28]

    if (hdma->Init.Mode == DMA_NORMAL)
 80049b0:	687b      	ldr	r3, [r7, #4]
 80049b2:	699b      	ldr	r3, [r3, #24]
 80049b4:	2b00      	cmp	r3, #0
 80049b6:	d125      	bne.n	8004a04 <TIM_DMADelayPulseCplt+0x94>
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 80049b8:	68fb      	ldr	r3, [r7, #12]
 80049ba:	2201      	movs	r2, #1
 80049bc:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80049c0:	e020      	b.n	8004a04 <TIM_DMADelayPulseCplt+0x94>
    }
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC3])
 80049c2:	68fb      	ldr	r3, [r7, #12]
 80049c4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80049c6:	687a      	ldr	r2, [r7, #4]
 80049c8:	429a      	cmp	r2, r3
 80049ca:	d10b      	bne.n	80049e4 <TIM_DMADelayPulseCplt+0x74>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80049cc:	68fb      	ldr	r3, [r7, #12]
 80049ce:	2204      	movs	r2, #4
 80049d0:	771a      	strb	r2, [r3, #28]

    if (hdma->Init.Mode == DMA_NORMAL)
 80049d2:	687b      	ldr	r3, [r7, #4]
 80049d4:	699b      	ldr	r3, [r3, #24]
 80049d6:	2b00      	cmp	r3, #0
 80049d8:	d114      	bne.n	8004a04 <TIM_DMADelayPulseCplt+0x94>
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_3, HAL_TIM_CHANNEL_STATE_READY);
 80049da:	68fb      	ldr	r3, [r7, #12]
 80049dc:	2201      	movs	r2, #1
 80049de:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80049e2:	e00f      	b.n	8004a04 <TIM_DMADelayPulseCplt+0x94>
    }
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC4])
 80049e4:	68fb      	ldr	r3, [r7, #12]
 80049e6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80049e8:	687a      	ldr	r2, [r7, #4]
 80049ea:	429a      	cmp	r2, r3
 80049ec:	d10a      	bne.n	8004a04 <TIM_DMADelayPulseCplt+0x94>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80049ee:	68fb      	ldr	r3, [r7, #12]
 80049f0:	2208      	movs	r2, #8
 80049f2:	771a      	strb	r2, [r3, #28]

    if (hdma->Init.Mode == DMA_NORMAL)
 80049f4:	687b      	ldr	r3, [r7, #4]
 80049f6:	699b      	ldr	r3, [r3, #24]
 80049f8:	2b00      	cmp	r3, #0
 80049fa:	d103      	bne.n	8004a04 <TIM_DMADelayPulseCplt+0x94>
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_4, HAL_TIM_CHANNEL_STATE_READY);
 80049fc:	68fb      	ldr	r3, [r7, #12]
 80049fe:	2201      	movs	r2, #1
 8004a00:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  }

#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
  htim->PWM_PulseFinishedCallback(htim);
#else
  HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004a04:	68f8      	ldr	r0, [r7, #12]
 8004a06:	f7fc f8cd 	bl	8000ba4 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */

  htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004a0a:	68fb      	ldr	r3, [r7, #12]
 8004a0c:	2200      	movs	r2, #0
 8004a0e:	771a      	strb	r2, [r3, #28]
}
 8004a10:	bf00      	nop
 8004a12:	3710      	adds	r7, #16
 8004a14:	46bd      	mov	sp, r7
 8004a16:	bd80      	pop	{r7, pc}

08004a18 <TIM_DMADelayPulseHalfCplt>:
  * @brief  TIM DMA Delay Pulse half complete callback.
  * @param  hdma pointer to DMA handle.
  * @retval None
  */
void TIM_DMADelayPulseHalfCplt(DMA_HandleTypeDef *hdma)
{
 8004a18:	b580      	push	{r7, lr}
 8004a1a:	b084      	sub	sp, #16
 8004a1c:	af00      	add	r7, sp, #0
 8004a1e:	6078      	str	r0, [r7, #4]
  TIM_HandleTypeDef *htim = (TIM_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8004a20:	687b      	ldr	r3, [r7, #4]
 8004a22:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004a24:	60fb      	str	r3, [r7, #12]

  if (hdma == htim->hdma[TIM_DMA_ID_CC1])
 8004a26:	68fb      	ldr	r3, [r7, #12]
 8004a28:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004a2a:	687a      	ldr	r2, [r7, #4]
 8004a2c:	429a      	cmp	r2, r3
 8004a2e:	d103      	bne.n	8004a38 <TIM_DMADelayPulseHalfCplt+0x20>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8004a30:	68fb      	ldr	r3, [r7, #12]
 8004a32:	2201      	movs	r2, #1
 8004a34:	771a      	strb	r2, [r3, #28]
 8004a36:	e019      	b.n	8004a6c <TIM_DMADelayPulseHalfCplt+0x54>
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC2])
 8004a38:	68fb      	ldr	r3, [r7, #12]
 8004a3a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004a3c:	687a      	ldr	r2, [r7, #4]
 8004a3e:	429a      	cmp	r2, r3
 8004a40:	d103      	bne.n	8004a4a <TIM_DMADelayPulseHalfCplt+0x32>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8004a42:	68fb      	ldr	r3, [r7, #12]
 8004a44:	2202      	movs	r2, #2
 8004a46:	771a      	strb	r2, [r3, #28]
 8004a48:	e010      	b.n	8004a6c <TIM_DMADelayPulseHalfCplt+0x54>
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC3])
 8004a4a:	68fb      	ldr	r3, [r7, #12]
 8004a4c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004a4e:	687a      	ldr	r2, [r7, #4]
 8004a50:	429a      	cmp	r2, r3
 8004a52:	d103      	bne.n	8004a5c <TIM_DMADelayPulseHalfCplt+0x44>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8004a54:	68fb      	ldr	r3, [r7, #12]
 8004a56:	2204      	movs	r2, #4
 8004a58:	771a      	strb	r2, [r3, #28]
 8004a5a:	e007      	b.n	8004a6c <TIM_DMADelayPulseHalfCplt+0x54>
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC4])
 8004a5c:	68fb      	ldr	r3, [r7, #12]
 8004a5e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004a60:	687a      	ldr	r2, [r7, #4]
 8004a62:	429a      	cmp	r2, r3
 8004a64:	d102      	bne.n	8004a6c <TIM_DMADelayPulseHalfCplt+0x54>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8004a66:	68fb      	ldr	r3, [r7, #12]
 8004a68:	2208      	movs	r2, #8
 8004a6a:	771a      	strb	r2, [r3, #28]
  }

#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
  htim->PWM_PulseFinishedHalfCpltCallback(htim);
#else
  HAL_TIM_PWM_PulseFinishedHalfCpltCallback(htim);
 8004a6c:	68f8      	ldr	r0, [r7, #12]
 8004a6e:	f7ff ff1b 	bl	80048a8 <HAL_TIM_PWM_PulseFinishedHalfCpltCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */

  htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004a72:	68fb      	ldr	r3, [r7, #12]
 8004a74:	2200      	movs	r2, #0
 8004a76:	771a      	strb	r2, [r3, #28]
}
 8004a78:	bf00      	nop
 8004a7a:	3710      	adds	r7, #16
 8004a7c:	46bd      	mov	sp, r7
 8004a7e:	bd80      	pop	{r7, pc}

08004a80 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8004a80:	b480      	push	{r7}
 8004a82:	b085      	sub	sp, #20
 8004a84:	af00      	add	r7, sp, #0
 8004a86:	6078      	str	r0, [r7, #4]
 8004a88:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8004a8a:	687b      	ldr	r3, [r7, #4]
 8004a8c:	681b      	ldr	r3, [r3, #0]
 8004a8e:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8004a90:	687b      	ldr	r3, [r7, #4]
 8004a92:	4a2f      	ldr	r2, [pc, #188]	@ (8004b50 <TIM_Base_SetConfig+0xd0>)
 8004a94:	4293      	cmp	r3, r2
 8004a96:	d00b      	beq.n	8004ab0 <TIM_Base_SetConfig+0x30>
 8004a98:	687b      	ldr	r3, [r7, #4]
 8004a9a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004a9e:	d007      	beq.n	8004ab0 <TIM_Base_SetConfig+0x30>
 8004aa0:	687b      	ldr	r3, [r7, #4]
 8004aa2:	4a2c      	ldr	r2, [pc, #176]	@ (8004b54 <TIM_Base_SetConfig+0xd4>)
 8004aa4:	4293      	cmp	r3, r2
 8004aa6:	d003      	beq.n	8004ab0 <TIM_Base_SetConfig+0x30>
 8004aa8:	687b      	ldr	r3, [r7, #4]
 8004aaa:	4a2b      	ldr	r2, [pc, #172]	@ (8004b58 <TIM_Base_SetConfig+0xd8>)
 8004aac:	4293      	cmp	r3, r2
 8004aae:	d108      	bne.n	8004ac2 <TIM_Base_SetConfig+0x42>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8004ab0:	68fb      	ldr	r3, [r7, #12]
 8004ab2:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004ab6:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8004ab8:	683b      	ldr	r3, [r7, #0]
 8004aba:	685b      	ldr	r3, [r3, #4]
 8004abc:	68fa      	ldr	r2, [r7, #12]
 8004abe:	4313      	orrs	r3, r2
 8004ac0:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8004ac2:	687b      	ldr	r3, [r7, #4]
 8004ac4:	4a22      	ldr	r2, [pc, #136]	@ (8004b50 <TIM_Base_SetConfig+0xd0>)
 8004ac6:	4293      	cmp	r3, r2
 8004ac8:	d00b      	beq.n	8004ae2 <TIM_Base_SetConfig+0x62>
 8004aca:	687b      	ldr	r3, [r7, #4]
 8004acc:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004ad0:	d007      	beq.n	8004ae2 <TIM_Base_SetConfig+0x62>
 8004ad2:	687b      	ldr	r3, [r7, #4]
 8004ad4:	4a1f      	ldr	r2, [pc, #124]	@ (8004b54 <TIM_Base_SetConfig+0xd4>)
 8004ad6:	4293      	cmp	r3, r2
 8004ad8:	d003      	beq.n	8004ae2 <TIM_Base_SetConfig+0x62>
 8004ada:	687b      	ldr	r3, [r7, #4]
 8004adc:	4a1e      	ldr	r2, [pc, #120]	@ (8004b58 <TIM_Base_SetConfig+0xd8>)
 8004ade:	4293      	cmp	r3, r2
 8004ae0:	d108      	bne.n	8004af4 <TIM_Base_SetConfig+0x74>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8004ae2:	68fb      	ldr	r3, [r7, #12]
 8004ae4:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8004ae8:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8004aea:	683b      	ldr	r3, [r7, #0]
 8004aec:	68db      	ldr	r3, [r3, #12]
 8004aee:	68fa      	ldr	r2, [r7, #12]
 8004af0:	4313      	orrs	r3, r2
 8004af2:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8004af4:	68fb      	ldr	r3, [r7, #12]
 8004af6:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8004afa:	683b      	ldr	r3, [r7, #0]
 8004afc:	695b      	ldr	r3, [r3, #20]
 8004afe:	4313      	orrs	r3, r2
 8004b00:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8004b02:	687b      	ldr	r3, [r7, #4]
 8004b04:	68fa      	ldr	r2, [r7, #12]
 8004b06:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8004b08:	683b      	ldr	r3, [r7, #0]
 8004b0a:	689a      	ldr	r2, [r3, #8]
 8004b0c:	687b      	ldr	r3, [r7, #4]
 8004b0e:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8004b10:	683b      	ldr	r3, [r7, #0]
 8004b12:	681a      	ldr	r2, [r3, #0]
 8004b14:	687b      	ldr	r3, [r7, #4]
 8004b16:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8004b18:	687b      	ldr	r3, [r7, #4]
 8004b1a:	4a0d      	ldr	r2, [pc, #52]	@ (8004b50 <TIM_Base_SetConfig+0xd0>)
 8004b1c:	4293      	cmp	r3, r2
 8004b1e:	d103      	bne.n	8004b28 <TIM_Base_SetConfig+0xa8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8004b20:	683b      	ldr	r3, [r7, #0]
 8004b22:	691a      	ldr	r2, [r3, #16]
 8004b24:	687b      	ldr	r3, [r7, #4]
 8004b26:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8004b28:	687b      	ldr	r3, [r7, #4]
 8004b2a:	2201      	movs	r2, #1
 8004b2c:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 8004b2e:	687b      	ldr	r3, [r7, #4]
 8004b30:	691b      	ldr	r3, [r3, #16]
 8004b32:	f003 0301 	and.w	r3, r3, #1
 8004b36:	2b00      	cmp	r3, #0
 8004b38:	d005      	beq.n	8004b46 <TIM_Base_SetConfig+0xc6>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 8004b3a:	687b      	ldr	r3, [r7, #4]
 8004b3c:	691b      	ldr	r3, [r3, #16]
 8004b3e:	f023 0201 	bic.w	r2, r3, #1
 8004b42:	687b      	ldr	r3, [r7, #4]
 8004b44:	611a      	str	r2, [r3, #16]
  }
}
 8004b46:	bf00      	nop
 8004b48:	3714      	adds	r7, #20
 8004b4a:	46bd      	mov	sp, r7
 8004b4c:	bc80      	pop	{r7}
 8004b4e:	4770      	bx	lr
 8004b50:	40012c00 	.word	0x40012c00
 8004b54:	40000400 	.word	0x40000400
 8004b58:	40000800 	.word	0x40000800

08004b5c <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8004b5c:	b480      	push	{r7}
 8004b5e:	b087      	sub	sp, #28
 8004b60:	af00      	add	r7, sp, #0
 8004b62:	6078      	str	r0, [r7, #4]
 8004b64:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004b66:	687b      	ldr	r3, [r7, #4]
 8004b68:	6a1b      	ldr	r3, [r3, #32]
 8004b6a:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8004b6c:	687b      	ldr	r3, [r7, #4]
 8004b6e:	6a1b      	ldr	r3, [r3, #32]
 8004b70:	f023 0201 	bic.w	r2, r3, #1
 8004b74:	687b      	ldr	r3, [r7, #4]
 8004b76:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004b78:	687b      	ldr	r3, [r7, #4]
 8004b7a:	685b      	ldr	r3, [r3, #4]
 8004b7c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8004b7e:	687b      	ldr	r3, [r7, #4]
 8004b80:	699b      	ldr	r3, [r3, #24]
 8004b82:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8004b84:	68fb      	ldr	r3, [r7, #12]
 8004b86:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004b8a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8004b8c:	68fb      	ldr	r3, [r7, #12]
 8004b8e:	f023 0303 	bic.w	r3, r3, #3
 8004b92:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8004b94:	683b      	ldr	r3, [r7, #0]
 8004b96:	681b      	ldr	r3, [r3, #0]
 8004b98:	68fa      	ldr	r2, [r7, #12]
 8004b9a:	4313      	orrs	r3, r2
 8004b9c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8004b9e:	697b      	ldr	r3, [r7, #20]
 8004ba0:	f023 0302 	bic.w	r3, r3, #2
 8004ba4:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8004ba6:	683b      	ldr	r3, [r7, #0]
 8004ba8:	689b      	ldr	r3, [r3, #8]
 8004baa:	697a      	ldr	r2, [r7, #20]
 8004bac:	4313      	orrs	r3, r2
 8004bae:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8004bb0:	687b      	ldr	r3, [r7, #4]
 8004bb2:	4a1c      	ldr	r2, [pc, #112]	@ (8004c24 <TIM_OC1_SetConfig+0xc8>)
 8004bb4:	4293      	cmp	r3, r2
 8004bb6:	d10c      	bne.n	8004bd2 <TIM_OC1_SetConfig+0x76>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8004bb8:	697b      	ldr	r3, [r7, #20]
 8004bba:	f023 0308 	bic.w	r3, r3, #8
 8004bbe:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8004bc0:	683b      	ldr	r3, [r7, #0]
 8004bc2:	68db      	ldr	r3, [r3, #12]
 8004bc4:	697a      	ldr	r2, [r7, #20]
 8004bc6:	4313      	orrs	r3, r2
 8004bc8:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8004bca:	697b      	ldr	r3, [r7, #20]
 8004bcc:	f023 0304 	bic.w	r3, r3, #4
 8004bd0:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004bd2:	687b      	ldr	r3, [r7, #4]
 8004bd4:	4a13      	ldr	r2, [pc, #76]	@ (8004c24 <TIM_OC1_SetConfig+0xc8>)
 8004bd6:	4293      	cmp	r3, r2
 8004bd8:	d111      	bne.n	8004bfe <TIM_OC1_SetConfig+0xa2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8004bda:	693b      	ldr	r3, [r7, #16]
 8004bdc:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8004be0:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8004be2:	693b      	ldr	r3, [r7, #16]
 8004be4:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8004be8:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8004bea:	683b      	ldr	r3, [r7, #0]
 8004bec:	695b      	ldr	r3, [r3, #20]
 8004bee:	693a      	ldr	r2, [r7, #16]
 8004bf0:	4313      	orrs	r3, r2
 8004bf2:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8004bf4:	683b      	ldr	r3, [r7, #0]
 8004bf6:	699b      	ldr	r3, [r3, #24]
 8004bf8:	693a      	ldr	r2, [r7, #16]
 8004bfa:	4313      	orrs	r3, r2
 8004bfc:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004bfe:	687b      	ldr	r3, [r7, #4]
 8004c00:	693a      	ldr	r2, [r7, #16]
 8004c02:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8004c04:	687b      	ldr	r3, [r7, #4]
 8004c06:	68fa      	ldr	r2, [r7, #12]
 8004c08:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8004c0a:	683b      	ldr	r3, [r7, #0]
 8004c0c:	685a      	ldr	r2, [r3, #4]
 8004c0e:	687b      	ldr	r3, [r7, #4]
 8004c10:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004c12:	687b      	ldr	r3, [r7, #4]
 8004c14:	697a      	ldr	r2, [r7, #20]
 8004c16:	621a      	str	r2, [r3, #32]
}
 8004c18:	bf00      	nop
 8004c1a:	371c      	adds	r7, #28
 8004c1c:	46bd      	mov	sp, r7
 8004c1e:	bc80      	pop	{r7}
 8004c20:	4770      	bx	lr
 8004c22:	bf00      	nop
 8004c24:	40012c00 	.word	0x40012c00

08004c28 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8004c28:	b480      	push	{r7}
 8004c2a:	b087      	sub	sp, #28
 8004c2c:	af00      	add	r7, sp, #0
 8004c2e:	6078      	str	r0, [r7, #4]
 8004c30:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004c32:	687b      	ldr	r3, [r7, #4]
 8004c34:	6a1b      	ldr	r3, [r3, #32]
 8004c36:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8004c38:	687b      	ldr	r3, [r7, #4]
 8004c3a:	6a1b      	ldr	r3, [r3, #32]
 8004c3c:	f023 0210 	bic.w	r2, r3, #16
 8004c40:	687b      	ldr	r3, [r7, #4]
 8004c42:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004c44:	687b      	ldr	r3, [r7, #4]
 8004c46:	685b      	ldr	r3, [r3, #4]
 8004c48:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8004c4a:	687b      	ldr	r3, [r7, #4]
 8004c4c:	699b      	ldr	r3, [r3, #24]
 8004c4e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8004c50:	68fb      	ldr	r3, [r7, #12]
 8004c52:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8004c56:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8004c58:	68fb      	ldr	r3, [r7, #12]
 8004c5a:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8004c5e:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8004c60:	683b      	ldr	r3, [r7, #0]
 8004c62:	681b      	ldr	r3, [r3, #0]
 8004c64:	021b      	lsls	r3, r3, #8
 8004c66:	68fa      	ldr	r2, [r7, #12]
 8004c68:	4313      	orrs	r3, r2
 8004c6a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8004c6c:	697b      	ldr	r3, [r7, #20]
 8004c6e:	f023 0320 	bic.w	r3, r3, #32
 8004c72:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8004c74:	683b      	ldr	r3, [r7, #0]
 8004c76:	689b      	ldr	r3, [r3, #8]
 8004c78:	011b      	lsls	r3, r3, #4
 8004c7a:	697a      	ldr	r2, [r7, #20]
 8004c7c:	4313      	orrs	r3, r2
 8004c7e:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8004c80:	687b      	ldr	r3, [r7, #4]
 8004c82:	4a1d      	ldr	r2, [pc, #116]	@ (8004cf8 <TIM_OC2_SetConfig+0xd0>)
 8004c84:	4293      	cmp	r3, r2
 8004c86:	d10d      	bne.n	8004ca4 <TIM_OC2_SetConfig+0x7c>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8004c88:	697b      	ldr	r3, [r7, #20]
 8004c8a:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8004c8e:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8004c90:	683b      	ldr	r3, [r7, #0]
 8004c92:	68db      	ldr	r3, [r3, #12]
 8004c94:	011b      	lsls	r3, r3, #4
 8004c96:	697a      	ldr	r2, [r7, #20]
 8004c98:	4313      	orrs	r3, r2
 8004c9a:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8004c9c:	697b      	ldr	r3, [r7, #20]
 8004c9e:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8004ca2:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004ca4:	687b      	ldr	r3, [r7, #4]
 8004ca6:	4a14      	ldr	r2, [pc, #80]	@ (8004cf8 <TIM_OC2_SetConfig+0xd0>)
 8004ca8:	4293      	cmp	r3, r2
 8004caa:	d113      	bne.n	8004cd4 <TIM_OC2_SetConfig+0xac>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8004cac:	693b      	ldr	r3, [r7, #16]
 8004cae:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8004cb2:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8004cb4:	693b      	ldr	r3, [r7, #16]
 8004cb6:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8004cba:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8004cbc:	683b      	ldr	r3, [r7, #0]
 8004cbe:	695b      	ldr	r3, [r3, #20]
 8004cc0:	009b      	lsls	r3, r3, #2
 8004cc2:	693a      	ldr	r2, [r7, #16]
 8004cc4:	4313      	orrs	r3, r2
 8004cc6:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8004cc8:	683b      	ldr	r3, [r7, #0]
 8004cca:	699b      	ldr	r3, [r3, #24]
 8004ccc:	009b      	lsls	r3, r3, #2
 8004cce:	693a      	ldr	r2, [r7, #16]
 8004cd0:	4313      	orrs	r3, r2
 8004cd2:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004cd4:	687b      	ldr	r3, [r7, #4]
 8004cd6:	693a      	ldr	r2, [r7, #16]
 8004cd8:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8004cda:	687b      	ldr	r3, [r7, #4]
 8004cdc:	68fa      	ldr	r2, [r7, #12]
 8004cde:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8004ce0:	683b      	ldr	r3, [r7, #0]
 8004ce2:	685a      	ldr	r2, [r3, #4]
 8004ce4:	687b      	ldr	r3, [r7, #4]
 8004ce6:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004ce8:	687b      	ldr	r3, [r7, #4]
 8004cea:	697a      	ldr	r2, [r7, #20]
 8004cec:	621a      	str	r2, [r3, #32]
}
 8004cee:	bf00      	nop
 8004cf0:	371c      	adds	r7, #28
 8004cf2:	46bd      	mov	sp, r7
 8004cf4:	bc80      	pop	{r7}
 8004cf6:	4770      	bx	lr
 8004cf8:	40012c00 	.word	0x40012c00

08004cfc <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8004cfc:	b480      	push	{r7}
 8004cfe:	b087      	sub	sp, #28
 8004d00:	af00      	add	r7, sp, #0
 8004d02:	6078      	str	r0, [r7, #4]
 8004d04:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004d06:	687b      	ldr	r3, [r7, #4]
 8004d08:	6a1b      	ldr	r3, [r3, #32]
 8004d0a:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8004d0c:	687b      	ldr	r3, [r7, #4]
 8004d0e:	6a1b      	ldr	r3, [r3, #32]
 8004d10:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8004d14:	687b      	ldr	r3, [r7, #4]
 8004d16:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004d18:	687b      	ldr	r3, [r7, #4]
 8004d1a:	685b      	ldr	r3, [r3, #4]
 8004d1c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8004d1e:	687b      	ldr	r3, [r7, #4]
 8004d20:	69db      	ldr	r3, [r3, #28]
 8004d22:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8004d24:	68fb      	ldr	r3, [r7, #12]
 8004d26:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004d2a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8004d2c:	68fb      	ldr	r3, [r7, #12]
 8004d2e:	f023 0303 	bic.w	r3, r3, #3
 8004d32:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8004d34:	683b      	ldr	r3, [r7, #0]
 8004d36:	681b      	ldr	r3, [r3, #0]
 8004d38:	68fa      	ldr	r2, [r7, #12]
 8004d3a:	4313      	orrs	r3, r2
 8004d3c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8004d3e:	697b      	ldr	r3, [r7, #20]
 8004d40:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8004d44:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8004d46:	683b      	ldr	r3, [r7, #0]
 8004d48:	689b      	ldr	r3, [r3, #8]
 8004d4a:	021b      	lsls	r3, r3, #8
 8004d4c:	697a      	ldr	r2, [r7, #20]
 8004d4e:	4313      	orrs	r3, r2
 8004d50:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8004d52:	687b      	ldr	r3, [r7, #4]
 8004d54:	4a1d      	ldr	r2, [pc, #116]	@ (8004dcc <TIM_OC3_SetConfig+0xd0>)
 8004d56:	4293      	cmp	r3, r2
 8004d58:	d10d      	bne.n	8004d76 <TIM_OC3_SetConfig+0x7a>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8004d5a:	697b      	ldr	r3, [r7, #20]
 8004d5c:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8004d60:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8004d62:	683b      	ldr	r3, [r7, #0]
 8004d64:	68db      	ldr	r3, [r3, #12]
 8004d66:	021b      	lsls	r3, r3, #8
 8004d68:	697a      	ldr	r2, [r7, #20]
 8004d6a:	4313      	orrs	r3, r2
 8004d6c:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8004d6e:	697b      	ldr	r3, [r7, #20]
 8004d70:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8004d74:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004d76:	687b      	ldr	r3, [r7, #4]
 8004d78:	4a14      	ldr	r2, [pc, #80]	@ (8004dcc <TIM_OC3_SetConfig+0xd0>)
 8004d7a:	4293      	cmp	r3, r2
 8004d7c:	d113      	bne.n	8004da6 <TIM_OC3_SetConfig+0xaa>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8004d7e:	693b      	ldr	r3, [r7, #16]
 8004d80:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8004d84:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8004d86:	693b      	ldr	r3, [r7, #16]
 8004d88:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8004d8c:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8004d8e:	683b      	ldr	r3, [r7, #0]
 8004d90:	695b      	ldr	r3, [r3, #20]
 8004d92:	011b      	lsls	r3, r3, #4
 8004d94:	693a      	ldr	r2, [r7, #16]
 8004d96:	4313      	orrs	r3, r2
 8004d98:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8004d9a:	683b      	ldr	r3, [r7, #0]
 8004d9c:	699b      	ldr	r3, [r3, #24]
 8004d9e:	011b      	lsls	r3, r3, #4
 8004da0:	693a      	ldr	r2, [r7, #16]
 8004da2:	4313      	orrs	r3, r2
 8004da4:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004da6:	687b      	ldr	r3, [r7, #4]
 8004da8:	693a      	ldr	r2, [r7, #16]
 8004daa:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8004dac:	687b      	ldr	r3, [r7, #4]
 8004dae:	68fa      	ldr	r2, [r7, #12]
 8004db0:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8004db2:	683b      	ldr	r3, [r7, #0]
 8004db4:	685a      	ldr	r2, [r3, #4]
 8004db6:	687b      	ldr	r3, [r7, #4]
 8004db8:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004dba:	687b      	ldr	r3, [r7, #4]
 8004dbc:	697a      	ldr	r2, [r7, #20]
 8004dbe:	621a      	str	r2, [r3, #32]
}
 8004dc0:	bf00      	nop
 8004dc2:	371c      	adds	r7, #28
 8004dc4:	46bd      	mov	sp, r7
 8004dc6:	bc80      	pop	{r7}
 8004dc8:	4770      	bx	lr
 8004dca:	bf00      	nop
 8004dcc:	40012c00 	.word	0x40012c00

08004dd0 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8004dd0:	b480      	push	{r7}
 8004dd2:	b087      	sub	sp, #28
 8004dd4:	af00      	add	r7, sp, #0
 8004dd6:	6078      	str	r0, [r7, #4]
 8004dd8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004dda:	687b      	ldr	r3, [r7, #4]
 8004ddc:	6a1b      	ldr	r3, [r3, #32]
 8004dde:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8004de0:	687b      	ldr	r3, [r7, #4]
 8004de2:	6a1b      	ldr	r3, [r3, #32]
 8004de4:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8004de8:	687b      	ldr	r3, [r7, #4]
 8004dea:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004dec:	687b      	ldr	r3, [r7, #4]
 8004dee:	685b      	ldr	r3, [r3, #4]
 8004df0:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8004df2:	687b      	ldr	r3, [r7, #4]
 8004df4:	69db      	ldr	r3, [r3, #28]
 8004df6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8004df8:	68fb      	ldr	r3, [r7, #12]
 8004dfa:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8004dfe:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8004e00:	68fb      	ldr	r3, [r7, #12]
 8004e02:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8004e06:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8004e08:	683b      	ldr	r3, [r7, #0]
 8004e0a:	681b      	ldr	r3, [r3, #0]
 8004e0c:	021b      	lsls	r3, r3, #8
 8004e0e:	68fa      	ldr	r2, [r7, #12]
 8004e10:	4313      	orrs	r3, r2
 8004e12:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8004e14:	693b      	ldr	r3, [r7, #16]
 8004e16:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8004e1a:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8004e1c:	683b      	ldr	r3, [r7, #0]
 8004e1e:	689b      	ldr	r3, [r3, #8]
 8004e20:	031b      	lsls	r3, r3, #12
 8004e22:	693a      	ldr	r2, [r7, #16]
 8004e24:	4313      	orrs	r3, r2
 8004e26:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004e28:	687b      	ldr	r3, [r7, #4]
 8004e2a:	4a0f      	ldr	r2, [pc, #60]	@ (8004e68 <TIM_OC4_SetConfig+0x98>)
 8004e2c:	4293      	cmp	r3, r2
 8004e2e:	d109      	bne.n	8004e44 <TIM_OC4_SetConfig+0x74>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8004e30:	697b      	ldr	r3, [r7, #20]
 8004e32:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8004e36:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8004e38:	683b      	ldr	r3, [r7, #0]
 8004e3a:	695b      	ldr	r3, [r3, #20]
 8004e3c:	019b      	lsls	r3, r3, #6
 8004e3e:	697a      	ldr	r2, [r7, #20]
 8004e40:	4313      	orrs	r3, r2
 8004e42:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004e44:	687b      	ldr	r3, [r7, #4]
 8004e46:	697a      	ldr	r2, [r7, #20]
 8004e48:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8004e4a:	687b      	ldr	r3, [r7, #4]
 8004e4c:	68fa      	ldr	r2, [r7, #12]
 8004e4e:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8004e50:	683b      	ldr	r3, [r7, #0]
 8004e52:	685a      	ldr	r2, [r3, #4]
 8004e54:	687b      	ldr	r3, [r7, #4]
 8004e56:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004e58:	687b      	ldr	r3, [r7, #4]
 8004e5a:	693a      	ldr	r2, [r7, #16]
 8004e5c:	621a      	str	r2, [r3, #32]
}
 8004e5e:	bf00      	nop
 8004e60:	371c      	adds	r7, #28
 8004e62:	46bd      	mov	sp, r7
 8004e64:	bc80      	pop	{r7}
 8004e66:	4770      	bx	lr
 8004e68:	40012c00 	.word	0x40012c00

08004e6c <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8004e6c:	b480      	push	{r7}
 8004e6e:	b087      	sub	sp, #28
 8004e70:	af00      	add	r7, sp, #0
 8004e72:	60f8      	str	r0, [r7, #12]
 8004e74:	60b9      	str	r1, [r7, #8]
 8004e76:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8004e78:	68fb      	ldr	r3, [r7, #12]
 8004e7a:	6a1b      	ldr	r3, [r3, #32]
 8004e7c:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8004e7e:	68fb      	ldr	r3, [r7, #12]
 8004e80:	6a1b      	ldr	r3, [r3, #32]
 8004e82:	f023 0201 	bic.w	r2, r3, #1
 8004e86:	68fb      	ldr	r3, [r7, #12]
 8004e88:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8004e8a:	68fb      	ldr	r3, [r7, #12]
 8004e8c:	699b      	ldr	r3, [r3, #24]
 8004e8e:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8004e90:	693b      	ldr	r3, [r7, #16]
 8004e92:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8004e96:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8004e98:	687b      	ldr	r3, [r7, #4]
 8004e9a:	011b      	lsls	r3, r3, #4
 8004e9c:	693a      	ldr	r2, [r7, #16]
 8004e9e:	4313      	orrs	r3, r2
 8004ea0:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8004ea2:	697b      	ldr	r3, [r7, #20]
 8004ea4:	f023 030a 	bic.w	r3, r3, #10
 8004ea8:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8004eaa:	697a      	ldr	r2, [r7, #20]
 8004eac:	68bb      	ldr	r3, [r7, #8]
 8004eae:	4313      	orrs	r3, r2
 8004eb0:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8004eb2:	68fb      	ldr	r3, [r7, #12]
 8004eb4:	693a      	ldr	r2, [r7, #16]
 8004eb6:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8004eb8:	68fb      	ldr	r3, [r7, #12]
 8004eba:	697a      	ldr	r2, [r7, #20]
 8004ebc:	621a      	str	r2, [r3, #32]
}
 8004ebe:	bf00      	nop
 8004ec0:	371c      	adds	r7, #28
 8004ec2:	46bd      	mov	sp, r7
 8004ec4:	bc80      	pop	{r7}
 8004ec6:	4770      	bx	lr

08004ec8 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8004ec8:	b480      	push	{r7}
 8004eca:	b087      	sub	sp, #28
 8004ecc:	af00      	add	r7, sp, #0
 8004ece:	60f8      	str	r0, [r7, #12]
 8004ed0:	60b9      	str	r1, [r7, #8]
 8004ed2:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8004ed4:	68fb      	ldr	r3, [r7, #12]
 8004ed6:	6a1b      	ldr	r3, [r3, #32]
 8004ed8:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8004eda:	68fb      	ldr	r3, [r7, #12]
 8004edc:	6a1b      	ldr	r3, [r3, #32]
 8004ede:	f023 0210 	bic.w	r2, r3, #16
 8004ee2:	68fb      	ldr	r3, [r7, #12]
 8004ee4:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8004ee6:	68fb      	ldr	r3, [r7, #12]
 8004ee8:	699b      	ldr	r3, [r3, #24]
 8004eea:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8004eec:	693b      	ldr	r3, [r7, #16]
 8004eee:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8004ef2:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8004ef4:	687b      	ldr	r3, [r7, #4]
 8004ef6:	031b      	lsls	r3, r3, #12
 8004ef8:	693a      	ldr	r2, [r7, #16]
 8004efa:	4313      	orrs	r3, r2
 8004efc:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8004efe:	697b      	ldr	r3, [r7, #20]
 8004f00:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 8004f04:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8004f06:	68bb      	ldr	r3, [r7, #8]
 8004f08:	011b      	lsls	r3, r3, #4
 8004f0a:	697a      	ldr	r2, [r7, #20]
 8004f0c:	4313      	orrs	r3, r2
 8004f0e:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8004f10:	68fb      	ldr	r3, [r7, #12]
 8004f12:	693a      	ldr	r2, [r7, #16]
 8004f14:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8004f16:	68fb      	ldr	r3, [r7, #12]
 8004f18:	697a      	ldr	r2, [r7, #20]
 8004f1a:	621a      	str	r2, [r3, #32]
}
 8004f1c:	bf00      	nop
 8004f1e:	371c      	adds	r7, #28
 8004f20:	46bd      	mov	sp, r7
 8004f22:	bc80      	pop	{r7}
 8004f24:	4770      	bx	lr

08004f26 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8004f26:	b480      	push	{r7}
 8004f28:	b085      	sub	sp, #20
 8004f2a:	af00      	add	r7, sp, #0
 8004f2c:	6078      	str	r0, [r7, #4]
 8004f2e:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8004f30:	687b      	ldr	r3, [r7, #4]
 8004f32:	689b      	ldr	r3, [r3, #8]
 8004f34:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8004f36:	68fb      	ldr	r3, [r7, #12]
 8004f38:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004f3c:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8004f3e:	683a      	ldr	r2, [r7, #0]
 8004f40:	68fb      	ldr	r3, [r7, #12]
 8004f42:	4313      	orrs	r3, r2
 8004f44:	f043 0307 	orr.w	r3, r3, #7
 8004f48:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8004f4a:	687b      	ldr	r3, [r7, #4]
 8004f4c:	68fa      	ldr	r2, [r7, #12]
 8004f4e:	609a      	str	r2, [r3, #8]
}
 8004f50:	bf00      	nop
 8004f52:	3714      	adds	r7, #20
 8004f54:	46bd      	mov	sp, r7
 8004f56:	bc80      	pop	{r7}
 8004f58:	4770      	bx	lr

08004f5a <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8004f5a:	b480      	push	{r7}
 8004f5c:	b087      	sub	sp, #28
 8004f5e:	af00      	add	r7, sp, #0
 8004f60:	60f8      	str	r0, [r7, #12]
 8004f62:	60b9      	str	r1, [r7, #8]
 8004f64:	607a      	str	r2, [r7, #4]
 8004f66:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8004f68:	68fb      	ldr	r3, [r7, #12]
 8004f6a:	689b      	ldr	r3, [r3, #8]
 8004f6c:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8004f6e:	697b      	ldr	r3, [r7, #20]
 8004f70:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8004f74:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8004f76:	683b      	ldr	r3, [r7, #0]
 8004f78:	021a      	lsls	r2, r3, #8
 8004f7a:	687b      	ldr	r3, [r7, #4]
 8004f7c:	431a      	orrs	r2, r3
 8004f7e:	68bb      	ldr	r3, [r7, #8]
 8004f80:	4313      	orrs	r3, r2
 8004f82:	697a      	ldr	r2, [r7, #20]
 8004f84:	4313      	orrs	r3, r2
 8004f86:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8004f88:	68fb      	ldr	r3, [r7, #12]
 8004f8a:	697a      	ldr	r2, [r7, #20]
 8004f8c:	609a      	str	r2, [r3, #8]
}
 8004f8e:	bf00      	nop
 8004f90:	371c      	adds	r7, #28
 8004f92:	46bd      	mov	sp, r7
 8004f94:	bc80      	pop	{r7}
 8004f96:	4770      	bx	lr

08004f98 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8004f98:	b480      	push	{r7}
 8004f9a:	b087      	sub	sp, #28
 8004f9c:	af00      	add	r7, sp, #0
 8004f9e:	60f8      	str	r0, [r7, #12]
 8004fa0:	60b9      	str	r1, [r7, #8]
 8004fa2:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8004fa4:	68bb      	ldr	r3, [r7, #8]
 8004fa6:	f003 031f 	and.w	r3, r3, #31
 8004faa:	2201      	movs	r2, #1
 8004fac:	fa02 f303 	lsl.w	r3, r2, r3
 8004fb0:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8004fb2:	68fb      	ldr	r3, [r7, #12]
 8004fb4:	6a1a      	ldr	r2, [r3, #32]
 8004fb6:	697b      	ldr	r3, [r7, #20]
 8004fb8:	43db      	mvns	r3, r3
 8004fba:	401a      	ands	r2, r3
 8004fbc:	68fb      	ldr	r3, [r7, #12]
 8004fbe:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8004fc0:	68fb      	ldr	r3, [r7, #12]
 8004fc2:	6a1a      	ldr	r2, [r3, #32]
 8004fc4:	68bb      	ldr	r3, [r7, #8]
 8004fc6:	f003 031f 	and.w	r3, r3, #31
 8004fca:	6879      	ldr	r1, [r7, #4]
 8004fcc:	fa01 f303 	lsl.w	r3, r1, r3
 8004fd0:	431a      	orrs	r2, r3
 8004fd2:	68fb      	ldr	r3, [r7, #12]
 8004fd4:	621a      	str	r2, [r3, #32]
}
 8004fd6:	bf00      	nop
 8004fd8:	371c      	adds	r7, #28
 8004fda:	46bd      	mov	sp, r7
 8004fdc:	bc80      	pop	{r7}
 8004fde:	4770      	bx	lr

08004fe0 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8004fe0:	b480      	push	{r7}
 8004fe2:	b085      	sub	sp, #20
 8004fe4:	af00      	add	r7, sp, #0
 8004fe6:	6078      	str	r0, [r7, #4]
 8004fe8:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8004fea:	687b      	ldr	r3, [r7, #4]
 8004fec:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8004ff0:	2b01      	cmp	r3, #1
 8004ff2:	d101      	bne.n	8004ff8 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8004ff4:	2302      	movs	r3, #2
 8004ff6:	e046      	b.n	8005086 <HAL_TIMEx_MasterConfigSynchronization+0xa6>
 8004ff8:	687b      	ldr	r3, [r7, #4]
 8004ffa:	2201      	movs	r2, #1
 8004ffc:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005000:	687b      	ldr	r3, [r7, #4]
 8005002:	2202      	movs	r2, #2
 8005004:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8005008:	687b      	ldr	r3, [r7, #4]
 800500a:	681b      	ldr	r3, [r3, #0]
 800500c:	685b      	ldr	r3, [r3, #4]
 800500e:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8005010:	687b      	ldr	r3, [r7, #4]
 8005012:	681b      	ldr	r3, [r3, #0]
 8005014:	689b      	ldr	r3, [r3, #8]
 8005016:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8005018:	68fb      	ldr	r3, [r7, #12]
 800501a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800501e:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8005020:	683b      	ldr	r3, [r7, #0]
 8005022:	681b      	ldr	r3, [r3, #0]
 8005024:	68fa      	ldr	r2, [r7, #12]
 8005026:	4313      	orrs	r3, r2
 8005028:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800502a:	687b      	ldr	r3, [r7, #4]
 800502c:	681b      	ldr	r3, [r3, #0]
 800502e:	68fa      	ldr	r2, [r7, #12]
 8005030:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005032:	687b      	ldr	r3, [r7, #4]
 8005034:	681b      	ldr	r3, [r3, #0]
 8005036:	4a16      	ldr	r2, [pc, #88]	@ (8005090 <HAL_TIMEx_MasterConfigSynchronization+0xb0>)
 8005038:	4293      	cmp	r3, r2
 800503a:	d00e      	beq.n	800505a <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 800503c:	687b      	ldr	r3, [r7, #4]
 800503e:	681b      	ldr	r3, [r3, #0]
 8005040:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005044:	d009      	beq.n	800505a <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8005046:	687b      	ldr	r3, [r7, #4]
 8005048:	681b      	ldr	r3, [r3, #0]
 800504a:	4a12      	ldr	r2, [pc, #72]	@ (8005094 <HAL_TIMEx_MasterConfigSynchronization+0xb4>)
 800504c:	4293      	cmp	r3, r2
 800504e:	d004      	beq.n	800505a <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8005050:	687b      	ldr	r3, [r7, #4]
 8005052:	681b      	ldr	r3, [r3, #0]
 8005054:	4a10      	ldr	r2, [pc, #64]	@ (8005098 <HAL_TIMEx_MasterConfigSynchronization+0xb8>)
 8005056:	4293      	cmp	r3, r2
 8005058:	d10c      	bne.n	8005074 <HAL_TIMEx_MasterConfigSynchronization+0x94>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800505a:	68bb      	ldr	r3, [r7, #8]
 800505c:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8005060:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8005062:	683b      	ldr	r3, [r7, #0]
 8005064:	685b      	ldr	r3, [r3, #4]
 8005066:	68ba      	ldr	r2, [r7, #8]
 8005068:	4313      	orrs	r3, r2
 800506a:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 800506c:	687b      	ldr	r3, [r7, #4]
 800506e:	681b      	ldr	r3, [r3, #0]
 8005070:	68ba      	ldr	r2, [r7, #8]
 8005072:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8005074:	687b      	ldr	r3, [r7, #4]
 8005076:	2201      	movs	r2, #1
 8005078:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 800507c:	687b      	ldr	r3, [r7, #4]
 800507e:	2200      	movs	r2, #0
 8005080:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8005084:	2300      	movs	r3, #0
}
 8005086:	4618      	mov	r0, r3
 8005088:	3714      	adds	r7, #20
 800508a:	46bd      	mov	sp, r7
 800508c:	bc80      	pop	{r7}
 800508e:	4770      	bx	lr
 8005090:	40012c00 	.word	0x40012c00
 8005094:	40000400 	.word	0x40000400
 8005098:	40000800 	.word	0x40000800

0800509c <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 800509c:	b480      	push	{r7}
 800509e:	b083      	sub	sp, #12
 80050a0:	af00      	add	r7, sp, #0
 80050a2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 80050a4:	bf00      	nop
 80050a6:	370c      	adds	r7, #12
 80050a8:	46bd      	mov	sp, r7
 80050aa:	bc80      	pop	{r7}
 80050ac:	4770      	bx	lr

080050ae <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 80050ae:	b480      	push	{r7}
 80050b0:	b083      	sub	sp, #12
 80050b2:	af00      	add	r7, sp, #0
 80050b4:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 80050b6:	bf00      	nop
 80050b8:	370c      	adds	r7, #12
 80050ba:	46bd      	mov	sp, r7
 80050bc:	bc80      	pop	{r7}
 80050be:	4770      	bx	lr

080050c0 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80050c0:	b580      	push	{r7, lr}
 80050c2:	b082      	sub	sp, #8
 80050c4:	af00      	add	r7, sp, #0
 80050c6:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80050c8:	687b      	ldr	r3, [r7, #4]
 80050ca:	2b00      	cmp	r3, #0
 80050cc:	d101      	bne.n	80050d2 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80050ce:	2301      	movs	r3, #1
 80050d0:	e042      	b.n	8005158 <HAL_UART_Init+0x98>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
#if defined(USART_CR1_OVER8)
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
#endif /* USART_CR1_OVER8 */

  if (huart->gState == HAL_UART_STATE_RESET)
 80050d2:	687b      	ldr	r3, [r7, #4]
 80050d4:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80050d8:	b2db      	uxtb	r3, r3
 80050da:	2b00      	cmp	r3, #0
 80050dc:	d106      	bne.n	80050ec <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80050de:	687b      	ldr	r3, [r7, #4]
 80050e0:	2200      	movs	r2, #0
 80050e2:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80050e6:	6878      	ldr	r0, [r7, #4]
 80050e8:	f7fc fcfa 	bl	8001ae0 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80050ec:	687b      	ldr	r3, [r7, #4]
 80050ee:	2224      	movs	r2, #36	@ 0x24
 80050f0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 80050f4:	687b      	ldr	r3, [r7, #4]
 80050f6:	681b      	ldr	r3, [r3, #0]
 80050f8:	68da      	ldr	r2, [r3, #12]
 80050fa:	687b      	ldr	r3, [r7, #4]
 80050fc:	681b      	ldr	r3, [r3, #0]
 80050fe:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8005102:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8005104:	6878      	ldr	r0, [r7, #4]
 8005106:	f000 fdb7 	bl	8005c78 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800510a:	687b      	ldr	r3, [r7, #4]
 800510c:	681b      	ldr	r3, [r3, #0]
 800510e:	691a      	ldr	r2, [r3, #16]
 8005110:	687b      	ldr	r3, [r7, #4]
 8005112:	681b      	ldr	r3, [r3, #0]
 8005114:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8005118:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800511a:	687b      	ldr	r3, [r7, #4]
 800511c:	681b      	ldr	r3, [r3, #0]
 800511e:	695a      	ldr	r2, [r3, #20]
 8005120:	687b      	ldr	r3, [r7, #4]
 8005122:	681b      	ldr	r3, [r3, #0]
 8005124:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8005128:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 800512a:	687b      	ldr	r3, [r7, #4]
 800512c:	681b      	ldr	r3, [r3, #0]
 800512e:	68da      	ldr	r2, [r3, #12]
 8005130:	687b      	ldr	r3, [r7, #4]
 8005132:	681b      	ldr	r3, [r3, #0]
 8005134:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8005138:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800513a:	687b      	ldr	r3, [r7, #4]
 800513c:	2200      	movs	r2, #0
 800513e:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 8005140:	687b      	ldr	r3, [r7, #4]
 8005142:	2220      	movs	r2, #32
 8005144:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8005148:	687b      	ldr	r3, [r7, #4]
 800514a:	2220      	movs	r2, #32
 800514c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8005150:	687b      	ldr	r3, [r7, #4]
 8005152:	2200      	movs	r2, #0
 8005154:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 8005156:	2300      	movs	r3, #0
}
 8005158:	4618      	mov	r0, r3
 800515a:	3708      	adds	r7, #8
 800515c:	46bd      	mov	sp, r7
 800515e:	bd80      	pop	{r7, pc}

08005160 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8005160:	b580      	push	{r7, lr}
 8005162:	b08a      	sub	sp, #40	@ 0x28
 8005164:	af02      	add	r7, sp, #8
 8005166:	60f8      	str	r0, [r7, #12]
 8005168:	60b9      	str	r1, [r7, #8]
 800516a:	603b      	str	r3, [r7, #0]
 800516c:	4613      	mov	r3, r2
 800516e:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8005170:	2300      	movs	r3, #0
 8005172:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8005174:	68fb      	ldr	r3, [r7, #12]
 8005176:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800517a:	b2db      	uxtb	r3, r3
 800517c:	2b20      	cmp	r3, #32
 800517e:	d175      	bne.n	800526c <HAL_UART_Transmit+0x10c>
  {
    if ((pData == NULL) || (Size == 0U))
 8005180:	68bb      	ldr	r3, [r7, #8]
 8005182:	2b00      	cmp	r3, #0
 8005184:	d002      	beq.n	800518c <HAL_UART_Transmit+0x2c>
 8005186:	88fb      	ldrh	r3, [r7, #6]
 8005188:	2b00      	cmp	r3, #0
 800518a:	d101      	bne.n	8005190 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 800518c:	2301      	movs	r3, #1
 800518e:	e06e      	b.n	800526e <HAL_UART_Transmit+0x10e>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005190:	68fb      	ldr	r3, [r7, #12]
 8005192:	2200      	movs	r2, #0
 8005194:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8005196:	68fb      	ldr	r3, [r7, #12]
 8005198:	2221      	movs	r2, #33	@ 0x21
 800519a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 800519e:	f7fd fb9b 	bl	80028d8 <HAL_GetTick>
 80051a2:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 80051a4:	68fb      	ldr	r3, [r7, #12]
 80051a6:	88fa      	ldrh	r2, [r7, #6]
 80051a8:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 80051aa:	68fb      	ldr	r3, [r7, #12]
 80051ac:	88fa      	ldrh	r2, [r7, #6]
 80051ae:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80051b0:	68fb      	ldr	r3, [r7, #12]
 80051b2:	689b      	ldr	r3, [r3, #8]
 80051b4:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80051b8:	d108      	bne.n	80051cc <HAL_UART_Transmit+0x6c>
 80051ba:	68fb      	ldr	r3, [r7, #12]
 80051bc:	691b      	ldr	r3, [r3, #16]
 80051be:	2b00      	cmp	r3, #0
 80051c0:	d104      	bne.n	80051cc <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 80051c2:	2300      	movs	r3, #0
 80051c4:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 80051c6:	68bb      	ldr	r3, [r7, #8]
 80051c8:	61bb      	str	r3, [r7, #24]
 80051ca:	e003      	b.n	80051d4 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 80051cc:	68bb      	ldr	r3, [r7, #8]
 80051ce:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 80051d0:	2300      	movs	r3, #0
 80051d2:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 80051d4:	e02e      	b.n	8005234 <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80051d6:	683b      	ldr	r3, [r7, #0]
 80051d8:	9300      	str	r3, [sp, #0]
 80051da:	697b      	ldr	r3, [r7, #20]
 80051dc:	2200      	movs	r2, #0
 80051de:	2180      	movs	r1, #128	@ 0x80
 80051e0:	68f8      	ldr	r0, [r7, #12]
 80051e2:	f000 fb1c 	bl	800581e <UART_WaitOnFlagUntilTimeout>
 80051e6:	4603      	mov	r3, r0
 80051e8:	2b00      	cmp	r3, #0
 80051ea:	d005      	beq.n	80051f8 <HAL_UART_Transmit+0x98>
      {
        huart->gState = HAL_UART_STATE_READY;
 80051ec:	68fb      	ldr	r3, [r7, #12]
 80051ee:	2220      	movs	r2, #32
 80051f0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        return HAL_TIMEOUT;
 80051f4:	2303      	movs	r3, #3
 80051f6:	e03a      	b.n	800526e <HAL_UART_Transmit+0x10e>
      }
      if (pdata8bits == NULL)
 80051f8:	69fb      	ldr	r3, [r7, #28]
 80051fa:	2b00      	cmp	r3, #0
 80051fc:	d10b      	bne.n	8005216 <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 80051fe:	69bb      	ldr	r3, [r7, #24]
 8005200:	881b      	ldrh	r3, [r3, #0]
 8005202:	461a      	mov	r2, r3
 8005204:	68fb      	ldr	r3, [r7, #12]
 8005206:	681b      	ldr	r3, [r3, #0]
 8005208:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800520c:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 800520e:	69bb      	ldr	r3, [r7, #24]
 8005210:	3302      	adds	r3, #2
 8005212:	61bb      	str	r3, [r7, #24]
 8005214:	e007      	b.n	8005226 <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8005216:	69fb      	ldr	r3, [r7, #28]
 8005218:	781a      	ldrb	r2, [r3, #0]
 800521a:	68fb      	ldr	r3, [r7, #12]
 800521c:	681b      	ldr	r3, [r3, #0]
 800521e:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8005220:	69fb      	ldr	r3, [r7, #28]
 8005222:	3301      	adds	r3, #1
 8005224:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8005226:	68fb      	ldr	r3, [r7, #12]
 8005228:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 800522a:	b29b      	uxth	r3, r3
 800522c:	3b01      	subs	r3, #1
 800522e:	b29a      	uxth	r2, r3
 8005230:	68fb      	ldr	r3, [r7, #12]
 8005232:	84da      	strh	r2, [r3, #38]	@ 0x26
    while (huart->TxXferCount > 0U)
 8005234:	68fb      	ldr	r3, [r7, #12]
 8005236:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8005238:	b29b      	uxth	r3, r3
 800523a:	2b00      	cmp	r3, #0
 800523c:	d1cb      	bne.n	80051d6 <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 800523e:	683b      	ldr	r3, [r7, #0]
 8005240:	9300      	str	r3, [sp, #0]
 8005242:	697b      	ldr	r3, [r7, #20]
 8005244:	2200      	movs	r2, #0
 8005246:	2140      	movs	r1, #64	@ 0x40
 8005248:	68f8      	ldr	r0, [r7, #12]
 800524a:	f000 fae8 	bl	800581e <UART_WaitOnFlagUntilTimeout>
 800524e:	4603      	mov	r3, r0
 8005250:	2b00      	cmp	r3, #0
 8005252:	d005      	beq.n	8005260 <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 8005254:	68fb      	ldr	r3, [r7, #12]
 8005256:	2220      	movs	r2, #32
 8005258:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      return HAL_TIMEOUT;
 800525c:	2303      	movs	r3, #3
 800525e:	e006      	b.n	800526e <HAL_UART_Transmit+0x10e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8005260:	68fb      	ldr	r3, [r7, #12]
 8005262:	2220      	movs	r2, #32
 8005264:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    return HAL_OK;
 8005268:	2300      	movs	r3, #0
 800526a:	e000      	b.n	800526e <HAL_UART_Transmit+0x10e>
  }
  else
  {
    return HAL_BUSY;
 800526c:	2302      	movs	r3, #2
  }
}
 800526e:	4618      	mov	r0, r3
 8005270:	3720      	adds	r7, #32
 8005272:	46bd      	mov	sp, r7
 8005274:	bd80      	pop	{r7, pc}

08005276 <HAL_UART_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8005276:	b580      	push	{r7, lr}
 8005278:	b084      	sub	sp, #16
 800527a:	af00      	add	r7, sp, #0
 800527c:	60f8      	str	r0, [r7, #12]
 800527e:	60b9      	str	r1, [r7, #8]
 8005280:	4613      	mov	r3, r2
 8005282:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8005284:	68fb      	ldr	r3, [r7, #12]
 8005286:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 800528a:	b2db      	uxtb	r3, r3
 800528c:	2b20      	cmp	r3, #32
 800528e:	d112      	bne.n	80052b6 <HAL_UART_Receive_IT+0x40>
  {
    if ((pData == NULL) || (Size == 0U))
 8005290:	68bb      	ldr	r3, [r7, #8]
 8005292:	2b00      	cmp	r3, #0
 8005294:	d002      	beq.n	800529c <HAL_UART_Receive_IT+0x26>
 8005296:	88fb      	ldrh	r3, [r7, #6]
 8005298:	2b00      	cmp	r3, #0
 800529a:	d101      	bne.n	80052a0 <HAL_UART_Receive_IT+0x2a>
    {
      return HAL_ERROR;
 800529c:	2301      	movs	r3, #1
 800529e:	e00b      	b.n	80052b8 <HAL_UART_Receive_IT+0x42>
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80052a0:	68fb      	ldr	r3, [r7, #12]
 80052a2:	2200      	movs	r2, #0
 80052a4:	631a      	str	r2, [r3, #48]	@ 0x30

    return (UART_Start_Receive_IT(huart, pData, Size));
 80052a6:	88fb      	ldrh	r3, [r7, #6]
 80052a8:	461a      	mov	r2, r3
 80052aa:	68b9      	ldr	r1, [r7, #8]
 80052ac:	68f8      	ldr	r0, [r7, #12]
 80052ae:	f000 fb0f 	bl	80058d0 <UART_Start_Receive_IT>
 80052b2:	4603      	mov	r3, r0
 80052b4:	e000      	b.n	80052b8 <HAL_UART_Receive_IT+0x42>
  }
  else
  {
    return HAL_BUSY;
 80052b6:	2302      	movs	r3, #2
  }
}
 80052b8:	4618      	mov	r0, r3
 80052ba:	3710      	adds	r7, #16
 80052bc:	46bd      	mov	sp, r7
 80052be:	bd80      	pop	{r7, pc}

080052c0 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 80052c0:	b580      	push	{r7, lr}
 80052c2:	b0ba      	sub	sp, #232	@ 0xe8
 80052c4:	af00      	add	r7, sp, #0
 80052c6:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 80052c8:	687b      	ldr	r3, [r7, #4]
 80052ca:	681b      	ldr	r3, [r3, #0]
 80052cc:	681b      	ldr	r3, [r3, #0]
 80052ce:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 80052d2:	687b      	ldr	r3, [r7, #4]
 80052d4:	681b      	ldr	r3, [r3, #0]
 80052d6:	68db      	ldr	r3, [r3, #12]
 80052d8:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 80052dc:	687b      	ldr	r3, [r7, #4]
 80052de:	681b      	ldr	r3, [r3, #0]
 80052e0:	695b      	ldr	r3, [r3, #20]
 80052e2:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
  uint32_t errorflags = 0x00U;
 80052e6:	2300      	movs	r3, #0
 80052e8:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  uint32_t dmarequest = 0x00U;
 80052ec:	2300      	movs	r3, #0
 80052ee:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 80052f2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80052f6:	f003 030f 	and.w	r3, r3, #15
 80052fa:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == RESET)
 80052fe:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8005302:	2b00      	cmp	r3, #0
 8005304:	d10f      	bne.n	8005326 <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8005306:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800530a:	f003 0320 	and.w	r3, r3, #32
 800530e:	2b00      	cmp	r3, #0
 8005310:	d009      	beq.n	8005326 <HAL_UART_IRQHandler+0x66>
 8005312:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8005316:	f003 0320 	and.w	r3, r3, #32
 800531a:	2b00      	cmp	r3, #0
 800531c:	d003      	beq.n	8005326 <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 800531e:	6878      	ldr	r0, [r7, #4]
 8005320:	f000 fbec 	bl	8005afc <UART_Receive_IT>
      return;
 8005324:	e25b      	b.n	80057de <HAL_UART_IRQHandler+0x51e>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 8005326:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 800532a:	2b00      	cmp	r3, #0
 800532c:	f000 80de 	beq.w	80054ec <HAL_UART_IRQHandler+0x22c>
 8005330:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8005334:	f003 0301 	and.w	r3, r3, #1
 8005338:	2b00      	cmp	r3, #0
 800533a:	d106      	bne.n	800534a <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 800533c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8005340:	f403 7390 	and.w	r3, r3, #288	@ 0x120
 8005344:	2b00      	cmp	r3, #0
 8005346:	f000 80d1 	beq.w	80054ec <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 800534a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800534e:	f003 0301 	and.w	r3, r3, #1
 8005352:	2b00      	cmp	r3, #0
 8005354:	d00b      	beq.n	800536e <HAL_UART_IRQHandler+0xae>
 8005356:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800535a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800535e:	2b00      	cmp	r3, #0
 8005360:	d005      	beq.n	800536e <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8005362:	687b      	ldr	r3, [r7, #4]
 8005364:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005366:	f043 0201 	orr.w	r2, r3, #1
 800536a:	687b      	ldr	r3, [r7, #4]
 800536c:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 800536e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005372:	f003 0304 	and.w	r3, r3, #4
 8005376:	2b00      	cmp	r3, #0
 8005378:	d00b      	beq.n	8005392 <HAL_UART_IRQHandler+0xd2>
 800537a:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800537e:	f003 0301 	and.w	r3, r3, #1
 8005382:	2b00      	cmp	r3, #0
 8005384:	d005      	beq.n	8005392 <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8005386:	687b      	ldr	r3, [r7, #4]
 8005388:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800538a:	f043 0202 	orr.w	r2, r3, #2
 800538e:	687b      	ldr	r3, [r7, #4]
 8005390:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8005392:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005396:	f003 0302 	and.w	r3, r3, #2
 800539a:	2b00      	cmp	r3, #0
 800539c:	d00b      	beq.n	80053b6 <HAL_UART_IRQHandler+0xf6>
 800539e:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80053a2:	f003 0301 	and.w	r3, r3, #1
 80053a6:	2b00      	cmp	r3, #0
 80053a8:	d005      	beq.n	80053b6 <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 80053aa:	687b      	ldr	r3, [r7, #4]
 80053ac:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80053ae:	f043 0204 	orr.w	r2, r3, #4
 80053b2:	687b      	ldr	r3, [r7, #4]
 80053b4:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 80053b6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80053ba:	f003 0308 	and.w	r3, r3, #8
 80053be:	2b00      	cmp	r3, #0
 80053c0:	d011      	beq.n	80053e6 <HAL_UART_IRQHandler+0x126>
 80053c2:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80053c6:	f003 0320 	and.w	r3, r3, #32
 80053ca:	2b00      	cmp	r3, #0
 80053cc:	d105      	bne.n	80053da <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 80053ce:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80053d2:	f003 0301 	and.w	r3, r3, #1
 80053d6:	2b00      	cmp	r3, #0
 80053d8:	d005      	beq.n	80053e6 <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 80053da:	687b      	ldr	r3, [r7, #4]
 80053dc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80053de:	f043 0208 	orr.w	r2, r3, #8
 80053e2:	687b      	ldr	r3, [r7, #4]
 80053e4:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 80053e6:	687b      	ldr	r3, [r7, #4]
 80053e8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80053ea:	2b00      	cmp	r3, #0
 80053ec:	f000 81f2 	beq.w	80057d4 <HAL_UART_IRQHandler+0x514>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 80053f0:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80053f4:	f003 0320 	and.w	r3, r3, #32
 80053f8:	2b00      	cmp	r3, #0
 80053fa:	d008      	beq.n	800540e <HAL_UART_IRQHandler+0x14e>
 80053fc:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8005400:	f003 0320 	and.w	r3, r3, #32
 8005404:	2b00      	cmp	r3, #0
 8005406:	d002      	beq.n	800540e <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 8005408:	6878      	ldr	r0, [r7, #4]
 800540a:	f000 fb77 	bl	8005afc <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 800540e:	687b      	ldr	r3, [r7, #4]
 8005410:	681b      	ldr	r3, [r3, #0]
 8005412:	695b      	ldr	r3, [r3, #20]
 8005414:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005418:	2b00      	cmp	r3, #0
 800541a:	bf14      	ite	ne
 800541c:	2301      	movne	r3, #1
 800541e:	2300      	moveq	r3, #0
 8005420:	b2db      	uxtb	r3, r3
 8005422:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8005426:	687b      	ldr	r3, [r7, #4]
 8005428:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800542a:	f003 0308 	and.w	r3, r3, #8
 800542e:	2b00      	cmp	r3, #0
 8005430:	d103      	bne.n	800543a <HAL_UART_IRQHandler+0x17a>
 8005432:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8005436:	2b00      	cmp	r3, #0
 8005438:	d04f      	beq.n	80054da <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 800543a:	6878      	ldr	r0, [r7, #4]
 800543c:	f000 fa81 	bl	8005942 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005440:	687b      	ldr	r3, [r7, #4]
 8005442:	681b      	ldr	r3, [r3, #0]
 8005444:	695b      	ldr	r3, [r3, #20]
 8005446:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800544a:	2b00      	cmp	r3, #0
 800544c:	d041      	beq.n	80054d2 <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800544e:	687b      	ldr	r3, [r7, #4]
 8005450:	681b      	ldr	r3, [r3, #0]
 8005452:	3314      	adds	r3, #20
 8005454:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005458:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 800545c:	e853 3f00 	ldrex	r3, [r3]
 8005460:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 8005464:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8005468:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800546c:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8005470:	687b      	ldr	r3, [r7, #4]
 8005472:	681b      	ldr	r3, [r3, #0]
 8005474:	3314      	adds	r3, #20
 8005476:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 800547a:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 800547e:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005482:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 8005486:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 800548a:	e841 2300 	strex	r3, r2, [r1]
 800548e:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 8005492:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8005496:	2b00      	cmp	r3, #0
 8005498:	d1d9      	bne.n	800544e <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 800549a:	687b      	ldr	r3, [r7, #4]
 800549c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800549e:	2b00      	cmp	r3, #0
 80054a0:	d013      	beq.n	80054ca <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 80054a2:	687b      	ldr	r3, [r7, #4]
 80054a4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80054a6:	4a7e      	ldr	r2, [pc, #504]	@ (80056a0 <HAL_UART_IRQHandler+0x3e0>)
 80054a8:	635a      	str	r2, [r3, #52]	@ 0x34
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 80054aa:	687b      	ldr	r3, [r7, #4]
 80054ac:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80054ae:	4618      	mov	r0, r3
 80054b0:	f7fd fc44 	bl	8002d3c <HAL_DMA_Abort_IT>
 80054b4:	4603      	mov	r3, r0
 80054b6:	2b00      	cmp	r3, #0
 80054b8:	d016      	beq.n	80054e8 <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 80054ba:	687b      	ldr	r3, [r7, #4]
 80054bc:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80054be:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80054c0:	687a      	ldr	r2, [r7, #4]
 80054c2:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 80054c4:	4610      	mov	r0, r2
 80054c6:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80054c8:	e00e      	b.n	80054e8 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 80054ca:	6878      	ldr	r0, [r7, #4]
 80054cc:	f000 f993 	bl	80057f6 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80054d0:	e00a      	b.n	80054e8 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 80054d2:	6878      	ldr	r0, [r7, #4]
 80054d4:	f000 f98f 	bl	80057f6 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80054d8:	e006      	b.n	80054e8 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 80054da:	6878      	ldr	r0, [r7, #4]
 80054dc:	f000 f98b 	bl	80057f6 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 80054e0:	687b      	ldr	r3, [r7, #4]
 80054e2:	2200      	movs	r2, #0
 80054e4:	645a      	str	r2, [r3, #68]	@ 0x44
      }
    }
    return;
 80054e6:	e175      	b.n	80057d4 <HAL_UART_IRQHandler+0x514>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80054e8:	bf00      	nop
    return;
 80054ea:	e173      	b.n	80057d4 <HAL_UART_IRQHandler+0x514>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80054ec:	687b      	ldr	r3, [r7, #4]
 80054ee:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80054f0:	2b01      	cmp	r3, #1
 80054f2:	f040 814f 	bne.w	8005794 <HAL_UART_IRQHandler+0x4d4>
      && ((isrflags & USART_SR_IDLE) != 0U)
 80054f6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80054fa:	f003 0310 	and.w	r3, r3, #16
 80054fe:	2b00      	cmp	r3, #0
 8005500:	f000 8148 	beq.w	8005794 <HAL_UART_IRQHandler+0x4d4>
      && ((cr1its & USART_SR_IDLE) != 0U))
 8005504:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8005508:	f003 0310 	and.w	r3, r3, #16
 800550c:	2b00      	cmp	r3, #0
 800550e:	f000 8141 	beq.w	8005794 <HAL_UART_IRQHandler+0x4d4>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 8005512:	2300      	movs	r3, #0
 8005514:	60bb      	str	r3, [r7, #8]
 8005516:	687b      	ldr	r3, [r7, #4]
 8005518:	681b      	ldr	r3, [r3, #0]
 800551a:	681b      	ldr	r3, [r3, #0]
 800551c:	60bb      	str	r3, [r7, #8]
 800551e:	687b      	ldr	r3, [r7, #4]
 8005520:	681b      	ldr	r3, [r3, #0]
 8005522:	685b      	ldr	r3, [r3, #4]
 8005524:	60bb      	str	r3, [r7, #8]
 8005526:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005528:	687b      	ldr	r3, [r7, #4]
 800552a:	681b      	ldr	r3, [r3, #0]
 800552c:	695b      	ldr	r3, [r3, #20]
 800552e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005532:	2b00      	cmp	r3, #0
 8005534:	f000 80b6 	beq.w	80056a4 <HAL_UART_IRQHandler+0x3e4>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8005538:	687b      	ldr	r3, [r7, #4]
 800553a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800553c:	681b      	ldr	r3, [r3, #0]
 800553e:	685b      	ldr	r3, [r3, #4]
 8005540:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 8005544:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 8005548:	2b00      	cmp	r3, #0
 800554a:	f000 8145 	beq.w	80057d8 <HAL_UART_IRQHandler+0x518>
          && (nb_remaining_rx_data < huart->RxXferSize))
 800554e:	687b      	ldr	r3, [r7, #4]
 8005550:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8005552:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8005556:	429a      	cmp	r2, r3
 8005558:	f080 813e 	bcs.w	80057d8 <HAL_UART_IRQHandler+0x518>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 800555c:	687b      	ldr	r3, [r7, #4]
 800555e:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8005562:	85da      	strh	r2, [r3, #46]	@ 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8005564:	687b      	ldr	r3, [r7, #4]
 8005566:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005568:	699b      	ldr	r3, [r3, #24]
 800556a:	2b20      	cmp	r3, #32
 800556c:	f000 8088 	beq.w	8005680 <HAL_UART_IRQHandler+0x3c0>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8005570:	687b      	ldr	r3, [r7, #4]
 8005572:	681b      	ldr	r3, [r3, #0]
 8005574:	330c      	adds	r3, #12
 8005576:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800557a:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 800557e:	e853 3f00 	ldrex	r3, [r3]
 8005582:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 8005586:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 800558a:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800558e:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8005592:	687b      	ldr	r3, [r7, #4]
 8005594:	681b      	ldr	r3, [r3, #0]
 8005596:	330c      	adds	r3, #12
 8005598:	f8d7 20b8 	ldr.w	r2, [r7, #184]	@ 0xb8
 800559c:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 80055a0:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80055a4:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 80055a8:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 80055ac:	e841 2300 	strex	r3, r2, [r1]
 80055b0:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 80055b4:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 80055b8:	2b00      	cmp	r3, #0
 80055ba:	d1d9      	bne.n	8005570 <HAL_UART_IRQHandler+0x2b0>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80055bc:	687b      	ldr	r3, [r7, #4]
 80055be:	681b      	ldr	r3, [r3, #0]
 80055c0:	3314      	adds	r3, #20
 80055c2:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80055c4:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80055c6:	e853 3f00 	ldrex	r3, [r3]
 80055ca:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 80055cc:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 80055ce:	f023 0301 	bic.w	r3, r3, #1
 80055d2:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 80055d6:	687b      	ldr	r3, [r7, #4]
 80055d8:	681b      	ldr	r3, [r3, #0]
 80055da:	3314      	adds	r3, #20
 80055dc:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 80055e0:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 80055e4:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80055e6:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 80055e8:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 80055ec:	e841 2300 	strex	r3, r2, [r1]
 80055f0:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 80055f2:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 80055f4:	2b00      	cmp	r3, #0
 80055f6:	d1e1      	bne.n	80055bc <HAL_UART_IRQHandler+0x2fc>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80055f8:	687b      	ldr	r3, [r7, #4]
 80055fa:	681b      	ldr	r3, [r3, #0]
 80055fc:	3314      	adds	r3, #20
 80055fe:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005600:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8005602:	e853 3f00 	ldrex	r3, [r3]
 8005606:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 8005608:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800560a:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800560e:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8005612:	687b      	ldr	r3, [r7, #4]
 8005614:	681b      	ldr	r3, [r3, #0]
 8005616:	3314      	adds	r3, #20
 8005618:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 800561c:	66fa      	str	r2, [r7, #108]	@ 0x6c
 800561e:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005620:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 8005622:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 8005624:	e841 2300 	strex	r3, r2, [r1]
 8005628:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 800562a:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800562c:	2b00      	cmp	r3, #0
 800562e:	d1e3      	bne.n	80055f8 <HAL_UART_IRQHandler+0x338>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8005630:	687b      	ldr	r3, [r7, #4]
 8005632:	2220      	movs	r2, #32
 8005634:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005638:	687b      	ldr	r3, [r7, #4]
 800563a:	2200      	movs	r2, #0
 800563c:	631a      	str	r2, [r3, #48]	@ 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800563e:	687b      	ldr	r3, [r7, #4]
 8005640:	681b      	ldr	r3, [r3, #0]
 8005642:	330c      	adds	r3, #12
 8005644:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005646:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8005648:	e853 3f00 	ldrex	r3, [r3]
 800564c:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 800564e:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8005650:	f023 0310 	bic.w	r3, r3, #16
 8005654:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8005658:	687b      	ldr	r3, [r7, #4]
 800565a:	681b      	ldr	r3, [r3, #0]
 800565c:	330c      	adds	r3, #12
 800565e:	f8d7 20ac 	ldr.w	r2, [r7, #172]	@ 0xac
 8005662:	65ba      	str	r2, [r7, #88]	@ 0x58
 8005664:	657b      	str	r3, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005666:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8005668:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800566a:	e841 2300 	strex	r3, r2, [r1]
 800566e:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8005670:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8005672:	2b00      	cmp	r3, #0
 8005674:	d1e3      	bne.n	800563e <HAL_UART_IRQHandler+0x37e>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8005676:	687b      	ldr	r3, [r7, #4]
 8005678:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800567a:	4618      	mov	r0, r3
 800567c:	f7fd fb22 	bl	8002cc4 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
        In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8005680:	687b      	ldr	r3, [r7, #4]
 8005682:	2202      	movs	r2, #2
 8005684:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8005686:	687b      	ldr	r3, [r7, #4]
 8005688:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 800568a:	687b      	ldr	r3, [r7, #4]
 800568c:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 800568e:	b29b      	uxth	r3, r3
 8005690:	1ad3      	subs	r3, r2, r3
 8005692:	b29b      	uxth	r3, r3
 8005694:	4619      	mov	r1, r3
 8005696:	6878      	ldr	r0, [r7, #4]
 8005698:	f000 f8b6 	bl	8005808 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 800569c:	e09c      	b.n	80057d8 <HAL_UART_IRQHandler+0x518>
 800569e:	bf00      	nop
 80056a0:	08005a07 	.word	0x08005a07
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 80056a4:	687b      	ldr	r3, [r7, #4]
 80056a6:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 80056a8:	687b      	ldr	r3, [r7, #4]
 80056aa:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 80056ac:	b29b      	uxth	r3, r3
 80056ae:	1ad3      	subs	r3, r2, r3
 80056b0:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 80056b4:	687b      	ldr	r3, [r7, #4]
 80056b6:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 80056b8:	b29b      	uxth	r3, r3
 80056ba:	2b00      	cmp	r3, #0
 80056bc:	f000 808e 	beq.w	80057dc <HAL_UART_IRQHandler+0x51c>
          && (nb_rx_data > 0U))
 80056c0:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 80056c4:	2b00      	cmp	r3, #0
 80056c6:	f000 8089 	beq.w	80057dc <HAL_UART_IRQHandler+0x51c>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80056ca:	687b      	ldr	r3, [r7, #4]
 80056cc:	681b      	ldr	r3, [r3, #0]
 80056ce:	330c      	adds	r3, #12
 80056d0:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80056d2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80056d4:	e853 3f00 	ldrex	r3, [r3]
 80056d8:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 80056da:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80056dc:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80056e0:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 80056e4:	687b      	ldr	r3, [r7, #4]
 80056e6:	681b      	ldr	r3, [r3, #0]
 80056e8:	330c      	adds	r3, #12
 80056ea:	f8d7 20c8 	ldr.w	r2, [r7, #200]	@ 0xc8
 80056ee:	647a      	str	r2, [r7, #68]	@ 0x44
 80056f0:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80056f2:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 80056f4:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80056f6:	e841 2300 	strex	r3, r2, [r1]
 80056fa:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 80056fc:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80056fe:	2b00      	cmp	r3, #0
 8005700:	d1e3      	bne.n	80056ca <HAL_UART_IRQHandler+0x40a>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005702:	687b      	ldr	r3, [r7, #4]
 8005704:	681b      	ldr	r3, [r3, #0]
 8005706:	3314      	adds	r3, #20
 8005708:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800570a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800570c:	e853 3f00 	ldrex	r3, [r3]
 8005710:	623b      	str	r3, [r7, #32]
   return(result);
 8005712:	6a3b      	ldr	r3, [r7, #32]
 8005714:	f023 0301 	bic.w	r3, r3, #1
 8005718:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 800571c:	687b      	ldr	r3, [r7, #4]
 800571e:	681b      	ldr	r3, [r3, #0]
 8005720:	3314      	adds	r3, #20
 8005722:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 8005726:	633a      	str	r2, [r7, #48]	@ 0x30
 8005728:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800572a:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800572c:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800572e:	e841 2300 	strex	r3, r2, [r1]
 8005732:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8005734:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005736:	2b00      	cmp	r3, #0
 8005738:	d1e3      	bne.n	8005702 <HAL_UART_IRQHandler+0x442>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 800573a:	687b      	ldr	r3, [r7, #4]
 800573c:	2220      	movs	r2, #32
 800573e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005742:	687b      	ldr	r3, [r7, #4]
 8005744:	2200      	movs	r2, #0
 8005746:	631a      	str	r2, [r3, #48]	@ 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005748:	687b      	ldr	r3, [r7, #4]
 800574a:	681b      	ldr	r3, [r3, #0]
 800574c:	330c      	adds	r3, #12
 800574e:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005750:	693b      	ldr	r3, [r7, #16]
 8005752:	e853 3f00 	ldrex	r3, [r3]
 8005756:	60fb      	str	r3, [r7, #12]
   return(result);
 8005758:	68fb      	ldr	r3, [r7, #12]
 800575a:	f023 0310 	bic.w	r3, r3, #16
 800575e:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8005762:	687b      	ldr	r3, [r7, #4]
 8005764:	681b      	ldr	r3, [r3, #0]
 8005766:	330c      	adds	r3, #12
 8005768:	f8d7 20c0 	ldr.w	r2, [r7, #192]	@ 0xc0
 800576c:	61fa      	str	r2, [r7, #28]
 800576e:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005770:	69b9      	ldr	r1, [r7, #24]
 8005772:	69fa      	ldr	r2, [r7, #28]
 8005774:	e841 2300 	strex	r3, r2, [r1]
 8005778:	617b      	str	r3, [r7, #20]
   return(result);
 800577a:	697b      	ldr	r3, [r7, #20]
 800577c:	2b00      	cmp	r3, #0
 800577e:	d1e3      	bne.n	8005748 <HAL_UART_IRQHandler+0x488>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8005780:	687b      	ldr	r3, [r7, #4]
 8005782:	2202      	movs	r2, #2
 8005784:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8005786:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 800578a:	4619      	mov	r1, r3
 800578c:	6878      	ldr	r0, [r7, #4]
 800578e:	f000 f83b 	bl	8005808 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8005792:	e023      	b.n	80057dc <HAL_UART_IRQHandler+0x51c>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8005794:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005798:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800579c:	2b00      	cmp	r3, #0
 800579e:	d009      	beq.n	80057b4 <HAL_UART_IRQHandler+0x4f4>
 80057a0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80057a4:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80057a8:	2b00      	cmp	r3, #0
 80057aa:	d003      	beq.n	80057b4 <HAL_UART_IRQHandler+0x4f4>
  {
    UART_Transmit_IT(huart);
 80057ac:	6878      	ldr	r0, [r7, #4]
 80057ae:	f000 f93e 	bl	8005a2e <UART_Transmit_IT>
    return;
 80057b2:	e014      	b.n	80057de <HAL_UART_IRQHandler+0x51e>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 80057b4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80057b8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80057bc:	2b00      	cmp	r3, #0
 80057be:	d00e      	beq.n	80057de <HAL_UART_IRQHandler+0x51e>
 80057c0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80057c4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80057c8:	2b00      	cmp	r3, #0
 80057ca:	d008      	beq.n	80057de <HAL_UART_IRQHandler+0x51e>
  {
    UART_EndTransmit_IT(huart);
 80057cc:	6878      	ldr	r0, [r7, #4]
 80057ce:	f000 f97d 	bl	8005acc <UART_EndTransmit_IT>
    return;
 80057d2:	e004      	b.n	80057de <HAL_UART_IRQHandler+0x51e>
    return;
 80057d4:	bf00      	nop
 80057d6:	e002      	b.n	80057de <HAL_UART_IRQHandler+0x51e>
      return;
 80057d8:	bf00      	nop
 80057da:	e000      	b.n	80057de <HAL_UART_IRQHandler+0x51e>
      return;
 80057dc:	bf00      	nop
  }
}
 80057de:	37e8      	adds	r7, #232	@ 0xe8
 80057e0:	46bd      	mov	sp, r7
 80057e2:	bd80      	pop	{r7, pc}

080057e4 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 80057e4:	b480      	push	{r7}
 80057e6:	b083      	sub	sp, #12
 80057e8:	af00      	add	r7, sp, #0
 80057ea:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 80057ec:	bf00      	nop
 80057ee:	370c      	adds	r7, #12
 80057f0:	46bd      	mov	sp, r7
 80057f2:	bc80      	pop	{r7}
 80057f4:	4770      	bx	lr

080057f6 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 80057f6:	b480      	push	{r7}
 80057f8:	b083      	sub	sp, #12
 80057fa:	af00      	add	r7, sp, #0
 80057fc:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 80057fe:	bf00      	nop
 8005800:	370c      	adds	r7, #12
 8005802:	46bd      	mov	sp, r7
 8005804:	bc80      	pop	{r7}
 8005806:	4770      	bx	lr

08005808 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8005808:	b480      	push	{r7}
 800580a:	b083      	sub	sp, #12
 800580c:	af00      	add	r7, sp, #0
 800580e:	6078      	str	r0, [r7, #4]
 8005810:	460b      	mov	r3, r1
 8005812:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8005814:	bf00      	nop
 8005816:	370c      	adds	r7, #12
 8005818:	46bd      	mov	sp, r7
 800581a:	bc80      	pop	{r7}
 800581c:	4770      	bx	lr

0800581e <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 800581e:	b580      	push	{r7, lr}
 8005820:	b086      	sub	sp, #24
 8005822:	af00      	add	r7, sp, #0
 8005824:	60f8      	str	r0, [r7, #12]
 8005826:	60b9      	str	r1, [r7, #8]
 8005828:	603b      	str	r3, [r7, #0]
 800582a:	4613      	mov	r3, r2
 800582c:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800582e:	e03b      	b.n	80058a8 <UART_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8005830:	6a3b      	ldr	r3, [r7, #32]
 8005832:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005836:	d037      	beq.n	80058a8 <UART_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005838:	f7fd f84e 	bl	80028d8 <HAL_GetTick>
 800583c:	4602      	mov	r2, r0
 800583e:	683b      	ldr	r3, [r7, #0]
 8005840:	1ad3      	subs	r3, r2, r3
 8005842:	6a3a      	ldr	r2, [r7, #32]
 8005844:	429a      	cmp	r2, r3
 8005846:	d302      	bcc.n	800584e <UART_WaitOnFlagUntilTimeout+0x30>
 8005848:	6a3b      	ldr	r3, [r7, #32]
 800584a:	2b00      	cmp	r3, #0
 800584c:	d101      	bne.n	8005852 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 800584e:	2303      	movs	r3, #3
 8005850:	e03a      	b.n	80058c8 <UART_WaitOnFlagUntilTimeout+0xaa>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8005852:	68fb      	ldr	r3, [r7, #12]
 8005854:	681b      	ldr	r3, [r3, #0]
 8005856:	68db      	ldr	r3, [r3, #12]
 8005858:	f003 0304 	and.w	r3, r3, #4
 800585c:	2b00      	cmp	r3, #0
 800585e:	d023      	beq.n	80058a8 <UART_WaitOnFlagUntilTimeout+0x8a>
 8005860:	68bb      	ldr	r3, [r7, #8]
 8005862:	2b80      	cmp	r3, #128	@ 0x80
 8005864:	d020      	beq.n	80058a8 <UART_WaitOnFlagUntilTimeout+0x8a>
 8005866:	68bb      	ldr	r3, [r7, #8]
 8005868:	2b40      	cmp	r3, #64	@ 0x40
 800586a:	d01d      	beq.n	80058a8 <UART_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 800586c:	68fb      	ldr	r3, [r7, #12]
 800586e:	681b      	ldr	r3, [r3, #0]
 8005870:	681b      	ldr	r3, [r3, #0]
 8005872:	f003 0308 	and.w	r3, r3, #8
 8005876:	2b08      	cmp	r3, #8
 8005878:	d116      	bne.n	80058a8 <UART_WaitOnFlagUntilTimeout+0x8a>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_OREFLAG(huart);
 800587a:	2300      	movs	r3, #0
 800587c:	617b      	str	r3, [r7, #20]
 800587e:	68fb      	ldr	r3, [r7, #12]
 8005880:	681b      	ldr	r3, [r3, #0]
 8005882:	681b      	ldr	r3, [r3, #0]
 8005884:	617b      	str	r3, [r7, #20]
 8005886:	68fb      	ldr	r3, [r7, #12]
 8005888:	681b      	ldr	r3, [r3, #0]
 800588a:	685b      	ldr	r3, [r3, #4]
 800588c:	617b      	str	r3, [r7, #20]
 800588e:	697b      	ldr	r3, [r7, #20]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8005890:	68f8      	ldr	r0, [r7, #12]
 8005892:	f000 f856 	bl	8005942 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8005896:	68fb      	ldr	r3, [r7, #12]
 8005898:	2208      	movs	r2, #8
 800589a:	645a      	str	r2, [r3, #68]	@ 0x44

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800589c:	68fb      	ldr	r3, [r7, #12]
 800589e:	2200      	movs	r2, #0
 80058a0:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 80058a4:	2301      	movs	r3, #1
 80058a6:	e00f      	b.n	80058c8 <UART_WaitOnFlagUntilTimeout+0xaa>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80058a8:	68fb      	ldr	r3, [r7, #12]
 80058aa:	681b      	ldr	r3, [r3, #0]
 80058ac:	681a      	ldr	r2, [r3, #0]
 80058ae:	68bb      	ldr	r3, [r7, #8]
 80058b0:	4013      	ands	r3, r2
 80058b2:	68ba      	ldr	r2, [r7, #8]
 80058b4:	429a      	cmp	r2, r3
 80058b6:	bf0c      	ite	eq
 80058b8:	2301      	moveq	r3, #1
 80058ba:	2300      	movne	r3, #0
 80058bc:	b2db      	uxtb	r3, r3
 80058be:	461a      	mov	r2, r3
 80058c0:	79fb      	ldrb	r3, [r7, #7]
 80058c2:	429a      	cmp	r2, r3
 80058c4:	d0b4      	beq.n	8005830 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80058c6:	2300      	movs	r3, #0
}
 80058c8:	4618      	mov	r0, r3
 80058ca:	3718      	adds	r7, #24
 80058cc:	46bd      	mov	sp, r7
 80058ce:	bd80      	pop	{r7, pc}

080058d0 <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 80058d0:	b480      	push	{r7}
 80058d2:	b085      	sub	sp, #20
 80058d4:	af00      	add	r7, sp, #0
 80058d6:	60f8      	str	r0, [r7, #12]
 80058d8:	60b9      	str	r1, [r7, #8]
 80058da:	4613      	mov	r3, r2
 80058dc:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 80058de:	68fb      	ldr	r3, [r7, #12]
 80058e0:	68ba      	ldr	r2, [r7, #8]
 80058e2:	629a      	str	r2, [r3, #40]	@ 0x28
  huart->RxXferSize = Size;
 80058e4:	68fb      	ldr	r3, [r7, #12]
 80058e6:	88fa      	ldrh	r2, [r7, #6]
 80058e8:	859a      	strh	r2, [r3, #44]	@ 0x2c
  huart->RxXferCount = Size;
 80058ea:	68fb      	ldr	r3, [r7, #12]
 80058ec:	88fa      	ldrh	r2, [r7, #6]
 80058ee:	85da      	strh	r2, [r3, #46]	@ 0x2e

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80058f0:	68fb      	ldr	r3, [r7, #12]
 80058f2:	2200      	movs	r2, #0
 80058f4:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 80058f6:	68fb      	ldr	r3, [r7, #12]
 80058f8:	2222      	movs	r2, #34	@ 0x22
 80058fa:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  if (huart->Init.Parity != UART_PARITY_NONE)
 80058fe:	68fb      	ldr	r3, [r7, #12]
 8005900:	691b      	ldr	r3, [r3, #16]
 8005902:	2b00      	cmp	r3, #0
 8005904:	d007      	beq.n	8005916 <UART_Start_Receive_IT+0x46>
  {
    /* Enable the UART Parity Error Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 8005906:	68fb      	ldr	r3, [r7, #12]
 8005908:	681b      	ldr	r3, [r3, #0]
 800590a:	68da      	ldr	r2, [r3, #12]
 800590c:	68fb      	ldr	r3, [r7, #12]
 800590e:	681b      	ldr	r3, [r3, #0]
 8005910:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8005914:	60da      	str	r2, [r3, #12]
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 8005916:	68fb      	ldr	r3, [r7, #12]
 8005918:	681b      	ldr	r3, [r3, #0]
 800591a:	695a      	ldr	r2, [r3, #20]
 800591c:	68fb      	ldr	r3, [r7, #12]
 800591e:	681b      	ldr	r3, [r3, #0]
 8005920:	f042 0201 	orr.w	r2, r2, #1
 8005924:	615a      	str	r2, [r3, #20]

  /* Enable the UART Data Register not empty Interrupt */
  __HAL_UART_ENABLE_IT(huart, UART_IT_RXNE);
 8005926:	68fb      	ldr	r3, [r7, #12]
 8005928:	681b      	ldr	r3, [r3, #0]
 800592a:	68da      	ldr	r2, [r3, #12]
 800592c:	68fb      	ldr	r3, [r7, #12]
 800592e:	681b      	ldr	r3, [r3, #0]
 8005930:	f042 0220 	orr.w	r2, r2, #32
 8005934:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 8005936:	2300      	movs	r3, #0
}
 8005938:	4618      	mov	r0, r3
 800593a:	3714      	adds	r7, #20
 800593c:	46bd      	mov	sp, r7
 800593e:	bc80      	pop	{r7}
 8005940:	4770      	bx	lr

08005942 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8005942:	b480      	push	{r7}
 8005944:	b095      	sub	sp, #84	@ 0x54
 8005946:	af00      	add	r7, sp, #0
 8005948:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800594a:	687b      	ldr	r3, [r7, #4]
 800594c:	681b      	ldr	r3, [r3, #0]
 800594e:	330c      	adds	r3, #12
 8005950:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005952:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005954:	e853 3f00 	ldrex	r3, [r3]
 8005958:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 800595a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800595c:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8005960:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8005962:	687b      	ldr	r3, [r7, #4]
 8005964:	681b      	ldr	r3, [r3, #0]
 8005966:	330c      	adds	r3, #12
 8005968:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 800596a:	643a      	str	r2, [r7, #64]	@ 0x40
 800596c:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800596e:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8005970:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8005972:	e841 2300 	strex	r3, r2, [r1]
 8005976:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8005978:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800597a:	2b00      	cmp	r3, #0
 800597c:	d1e5      	bne.n	800594a <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800597e:	687b      	ldr	r3, [r7, #4]
 8005980:	681b      	ldr	r3, [r3, #0]
 8005982:	3314      	adds	r3, #20
 8005984:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005986:	6a3b      	ldr	r3, [r7, #32]
 8005988:	e853 3f00 	ldrex	r3, [r3]
 800598c:	61fb      	str	r3, [r7, #28]
   return(result);
 800598e:	69fb      	ldr	r3, [r7, #28]
 8005990:	f023 0301 	bic.w	r3, r3, #1
 8005994:	64bb      	str	r3, [r7, #72]	@ 0x48
 8005996:	687b      	ldr	r3, [r7, #4]
 8005998:	681b      	ldr	r3, [r3, #0]
 800599a:	3314      	adds	r3, #20
 800599c:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800599e:	62fa      	str	r2, [r7, #44]	@ 0x2c
 80059a0:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80059a2:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80059a4:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80059a6:	e841 2300 	strex	r3, r2, [r1]
 80059aa:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 80059ac:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80059ae:	2b00      	cmp	r3, #0
 80059b0:	d1e5      	bne.n	800597e <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80059b2:	687b      	ldr	r3, [r7, #4]
 80059b4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80059b6:	2b01      	cmp	r3, #1
 80059b8:	d119      	bne.n	80059ee <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80059ba:	687b      	ldr	r3, [r7, #4]
 80059bc:	681b      	ldr	r3, [r3, #0]
 80059be:	330c      	adds	r3, #12
 80059c0:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80059c2:	68fb      	ldr	r3, [r7, #12]
 80059c4:	e853 3f00 	ldrex	r3, [r3]
 80059c8:	60bb      	str	r3, [r7, #8]
   return(result);
 80059ca:	68bb      	ldr	r3, [r7, #8]
 80059cc:	f023 0310 	bic.w	r3, r3, #16
 80059d0:	647b      	str	r3, [r7, #68]	@ 0x44
 80059d2:	687b      	ldr	r3, [r7, #4]
 80059d4:	681b      	ldr	r3, [r3, #0]
 80059d6:	330c      	adds	r3, #12
 80059d8:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80059da:	61ba      	str	r2, [r7, #24]
 80059dc:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80059de:	6979      	ldr	r1, [r7, #20]
 80059e0:	69ba      	ldr	r2, [r7, #24]
 80059e2:	e841 2300 	strex	r3, r2, [r1]
 80059e6:	613b      	str	r3, [r7, #16]
   return(result);
 80059e8:	693b      	ldr	r3, [r7, #16]
 80059ea:	2b00      	cmp	r3, #0
 80059ec:	d1e5      	bne.n	80059ba <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 80059ee:	687b      	ldr	r3, [r7, #4]
 80059f0:	2220      	movs	r2, #32
 80059f2:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80059f6:	687b      	ldr	r3, [r7, #4]
 80059f8:	2200      	movs	r2, #0
 80059fa:	631a      	str	r2, [r3, #48]	@ 0x30
}
 80059fc:	bf00      	nop
 80059fe:	3754      	adds	r7, #84	@ 0x54
 8005a00:	46bd      	mov	sp, r7
 8005a02:	bc80      	pop	{r7}
 8005a04:	4770      	bx	lr

08005a06 <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8005a06:	b580      	push	{r7, lr}
 8005a08:	b084      	sub	sp, #16
 8005a0a:	af00      	add	r7, sp, #0
 8005a0c:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8005a0e:	687b      	ldr	r3, [r7, #4]
 8005a10:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005a12:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 8005a14:	68fb      	ldr	r3, [r7, #12]
 8005a16:	2200      	movs	r2, #0
 8005a18:	85da      	strh	r2, [r3, #46]	@ 0x2e
  huart->TxXferCount = 0x00U;
 8005a1a:	68fb      	ldr	r3, [r7, #12]
 8005a1c:	2200      	movs	r2, #0
 8005a1e:	84da      	strh	r2, [r3, #38]	@ 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8005a20:	68f8      	ldr	r0, [r7, #12]
 8005a22:	f7ff fee8 	bl	80057f6 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8005a26:	bf00      	nop
 8005a28:	3710      	adds	r7, #16
 8005a2a:	46bd      	mov	sp, r7
 8005a2c:	bd80      	pop	{r7, pc}

08005a2e <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 8005a2e:	b480      	push	{r7}
 8005a30:	b085      	sub	sp, #20
 8005a32:	af00      	add	r7, sp, #0
 8005a34:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8005a36:	687b      	ldr	r3, [r7, #4]
 8005a38:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8005a3c:	b2db      	uxtb	r3, r3
 8005a3e:	2b21      	cmp	r3, #33	@ 0x21
 8005a40:	d13e      	bne.n	8005ac0 <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8005a42:	687b      	ldr	r3, [r7, #4]
 8005a44:	689b      	ldr	r3, [r3, #8]
 8005a46:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8005a4a:	d114      	bne.n	8005a76 <UART_Transmit_IT+0x48>
 8005a4c:	687b      	ldr	r3, [r7, #4]
 8005a4e:	691b      	ldr	r3, [r3, #16]
 8005a50:	2b00      	cmp	r3, #0
 8005a52:	d110      	bne.n	8005a76 <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 8005a54:	687b      	ldr	r3, [r7, #4]
 8005a56:	6a1b      	ldr	r3, [r3, #32]
 8005a58:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8005a5a:	68fb      	ldr	r3, [r7, #12]
 8005a5c:	881b      	ldrh	r3, [r3, #0]
 8005a5e:	461a      	mov	r2, r3
 8005a60:	687b      	ldr	r3, [r7, #4]
 8005a62:	681b      	ldr	r3, [r3, #0]
 8005a64:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8005a68:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 8005a6a:	687b      	ldr	r3, [r7, #4]
 8005a6c:	6a1b      	ldr	r3, [r3, #32]
 8005a6e:	1c9a      	adds	r2, r3, #2
 8005a70:	687b      	ldr	r3, [r7, #4]
 8005a72:	621a      	str	r2, [r3, #32]
 8005a74:	e008      	b.n	8005a88 <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8005a76:	687b      	ldr	r3, [r7, #4]
 8005a78:	6a1b      	ldr	r3, [r3, #32]
 8005a7a:	1c59      	adds	r1, r3, #1
 8005a7c:	687a      	ldr	r2, [r7, #4]
 8005a7e:	6211      	str	r1, [r2, #32]
 8005a80:	781a      	ldrb	r2, [r3, #0]
 8005a82:	687b      	ldr	r3, [r7, #4]
 8005a84:	681b      	ldr	r3, [r3, #0]
 8005a86:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 8005a88:	687b      	ldr	r3, [r7, #4]
 8005a8a:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8005a8c:	b29b      	uxth	r3, r3
 8005a8e:	3b01      	subs	r3, #1
 8005a90:	b29b      	uxth	r3, r3
 8005a92:	687a      	ldr	r2, [r7, #4]
 8005a94:	4619      	mov	r1, r3
 8005a96:	84d1      	strh	r1, [r2, #38]	@ 0x26
 8005a98:	2b00      	cmp	r3, #0
 8005a9a:	d10f      	bne.n	8005abc <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8005a9c:	687b      	ldr	r3, [r7, #4]
 8005a9e:	681b      	ldr	r3, [r3, #0]
 8005aa0:	68da      	ldr	r2, [r3, #12]
 8005aa2:	687b      	ldr	r3, [r7, #4]
 8005aa4:	681b      	ldr	r3, [r3, #0]
 8005aa6:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8005aaa:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8005aac:	687b      	ldr	r3, [r7, #4]
 8005aae:	681b      	ldr	r3, [r3, #0]
 8005ab0:	68da      	ldr	r2, [r3, #12]
 8005ab2:	687b      	ldr	r3, [r7, #4]
 8005ab4:	681b      	ldr	r3, [r3, #0]
 8005ab6:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8005aba:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 8005abc:	2300      	movs	r3, #0
 8005abe:	e000      	b.n	8005ac2 <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 8005ac0:	2302      	movs	r3, #2
  }
}
 8005ac2:	4618      	mov	r0, r3
 8005ac4:	3714      	adds	r7, #20
 8005ac6:	46bd      	mov	sp, r7
 8005ac8:	bc80      	pop	{r7}
 8005aca:	4770      	bx	lr

08005acc <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8005acc:	b580      	push	{r7, lr}
 8005ace:	b082      	sub	sp, #8
 8005ad0:	af00      	add	r7, sp, #0
 8005ad2:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8005ad4:	687b      	ldr	r3, [r7, #4]
 8005ad6:	681b      	ldr	r3, [r3, #0]
 8005ad8:	68da      	ldr	r2, [r3, #12]
 8005ada:	687b      	ldr	r3, [r7, #4]
 8005adc:	681b      	ldr	r3, [r3, #0]
 8005ade:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8005ae2:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8005ae4:	687b      	ldr	r3, [r7, #4]
 8005ae6:	2220      	movs	r2, #32
 8005ae8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8005aec:	6878      	ldr	r0, [r7, #4]
 8005aee:	f7ff fe79 	bl	80057e4 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 8005af2:	2300      	movs	r3, #0
}
 8005af4:	4618      	mov	r0, r3
 8005af6:	3708      	adds	r7, #8
 8005af8:	46bd      	mov	sp, r7
 8005afa:	bd80      	pop	{r7, pc}

08005afc <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 8005afc:	b580      	push	{r7, lr}
 8005afe:	b08c      	sub	sp, #48	@ 0x30
 8005b00:	af00      	add	r7, sp, #0
 8005b02:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8005b04:	687b      	ldr	r3, [r7, #4]
 8005b06:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8005b0a:	b2db      	uxtb	r3, r3
 8005b0c:	2b22      	cmp	r3, #34	@ 0x22
 8005b0e:	f040 80ae 	bne.w	8005c6e <UART_Receive_IT+0x172>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8005b12:	687b      	ldr	r3, [r7, #4]
 8005b14:	689b      	ldr	r3, [r3, #8]
 8005b16:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8005b1a:	d117      	bne.n	8005b4c <UART_Receive_IT+0x50>
 8005b1c:	687b      	ldr	r3, [r7, #4]
 8005b1e:	691b      	ldr	r3, [r3, #16]
 8005b20:	2b00      	cmp	r3, #0
 8005b22:	d113      	bne.n	8005b4c <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 8005b24:	2300      	movs	r3, #0
 8005b26:	62fb      	str	r3, [r7, #44]	@ 0x2c
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 8005b28:	687b      	ldr	r3, [r7, #4]
 8005b2a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005b2c:	62bb      	str	r3, [r7, #40]	@ 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8005b2e:	687b      	ldr	r3, [r7, #4]
 8005b30:	681b      	ldr	r3, [r3, #0]
 8005b32:	685b      	ldr	r3, [r3, #4]
 8005b34:	b29b      	uxth	r3, r3
 8005b36:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8005b3a:	b29a      	uxth	r2, r3
 8005b3c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005b3e:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 8005b40:	687b      	ldr	r3, [r7, #4]
 8005b42:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005b44:	1c9a      	adds	r2, r3, #2
 8005b46:	687b      	ldr	r3, [r7, #4]
 8005b48:	629a      	str	r2, [r3, #40]	@ 0x28
 8005b4a:	e026      	b.n	8005b9a <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 8005b4c:	687b      	ldr	r3, [r7, #4]
 8005b4e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005b50:	62fb      	str	r3, [r7, #44]	@ 0x2c
      pdata16bits  = NULL;
 8005b52:	2300      	movs	r3, #0
 8005b54:	62bb      	str	r3, [r7, #40]	@ 0x28

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8005b56:	687b      	ldr	r3, [r7, #4]
 8005b58:	689b      	ldr	r3, [r3, #8]
 8005b5a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8005b5e:	d007      	beq.n	8005b70 <UART_Receive_IT+0x74>
 8005b60:	687b      	ldr	r3, [r7, #4]
 8005b62:	689b      	ldr	r3, [r3, #8]
 8005b64:	2b00      	cmp	r3, #0
 8005b66:	d10a      	bne.n	8005b7e <UART_Receive_IT+0x82>
 8005b68:	687b      	ldr	r3, [r7, #4]
 8005b6a:	691b      	ldr	r3, [r3, #16]
 8005b6c:	2b00      	cmp	r3, #0
 8005b6e:	d106      	bne.n	8005b7e <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8005b70:	687b      	ldr	r3, [r7, #4]
 8005b72:	681b      	ldr	r3, [r3, #0]
 8005b74:	685b      	ldr	r3, [r3, #4]
 8005b76:	b2da      	uxtb	r2, r3
 8005b78:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005b7a:	701a      	strb	r2, [r3, #0]
 8005b7c:	e008      	b.n	8005b90 <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8005b7e:	687b      	ldr	r3, [r7, #4]
 8005b80:	681b      	ldr	r3, [r3, #0]
 8005b82:	685b      	ldr	r3, [r3, #4]
 8005b84:	b2db      	uxtb	r3, r3
 8005b86:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8005b8a:	b2da      	uxtb	r2, r3
 8005b8c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005b8e:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 8005b90:	687b      	ldr	r3, [r7, #4]
 8005b92:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005b94:	1c5a      	adds	r2, r3, #1
 8005b96:	687b      	ldr	r3, [r7, #4]
 8005b98:	629a      	str	r2, [r3, #40]	@ 0x28
    }

    if (--huart->RxXferCount == 0U)
 8005b9a:	687b      	ldr	r3, [r7, #4]
 8005b9c:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8005b9e:	b29b      	uxth	r3, r3
 8005ba0:	3b01      	subs	r3, #1
 8005ba2:	b29b      	uxth	r3, r3
 8005ba4:	687a      	ldr	r2, [r7, #4]
 8005ba6:	4619      	mov	r1, r3
 8005ba8:	85d1      	strh	r1, [r2, #46]	@ 0x2e
 8005baa:	2b00      	cmp	r3, #0
 8005bac:	d15d      	bne.n	8005c6a <UART_Receive_IT+0x16e>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8005bae:	687b      	ldr	r3, [r7, #4]
 8005bb0:	681b      	ldr	r3, [r3, #0]
 8005bb2:	68da      	ldr	r2, [r3, #12]
 8005bb4:	687b      	ldr	r3, [r7, #4]
 8005bb6:	681b      	ldr	r3, [r3, #0]
 8005bb8:	f022 0220 	bic.w	r2, r2, #32
 8005bbc:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8005bbe:	687b      	ldr	r3, [r7, #4]
 8005bc0:	681b      	ldr	r3, [r3, #0]
 8005bc2:	68da      	ldr	r2, [r3, #12]
 8005bc4:	687b      	ldr	r3, [r7, #4]
 8005bc6:	681b      	ldr	r3, [r3, #0]
 8005bc8:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8005bcc:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8005bce:	687b      	ldr	r3, [r7, #4]
 8005bd0:	681b      	ldr	r3, [r3, #0]
 8005bd2:	695a      	ldr	r2, [r3, #20]
 8005bd4:	687b      	ldr	r3, [r7, #4]
 8005bd6:	681b      	ldr	r3, [r3, #0]
 8005bd8:	f022 0201 	bic.w	r2, r2, #1
 8005bdc:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8005bde:	687b      	ldr	r3, [r7, #4]
 8005be0:	2220      	movs	r2, #32
 8005be2:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 8005be6:	687b      	ldr	r3, [r7, #4]
 8005be8:	2200      	movs	r2, #0
 8005bea:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005bec:	687b      	ldr	r3, [r7, #4]
 8005bee:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005bf0:	2b01      	cmp	r3, #1
 8005bf2:	d135      	bne.n	8005c60 <UART_Receive_IT+0x164>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005bf4:	687b      	ldr	r3, [r7, #4]
 8005bf6:	2200      	movs	r2, #0
 8005bf8:	631a      	str	r2, [r3, #48]	@ 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005bfa:	687b      	ldr	r3, [r7, #4]
 8005bfc:	681b      	ldr	r3, [r3, #0]
 8005bfe:	330c      	adds	r3, #12
 8005c00:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005c02:	697b      	ldr	r3, [r7, #20]
 8005c04:	e853 3f00 	ldrex	r3, [r3]
 8005c08:	613b      	str	r3, [r7, #16]
   return(result);
 8005c0a:	693b      	ldr	r3, [r7, #16]
 8005c0c:	f023 0310 	bic.w	r3, r3, #16
 8005c10:	627b      	str	r3, [r7, #36]	@ 0x24
 8005c12:	687b      	ldr	r3, [r7, #4]
 8005c14:	681b      	ldr	r3, [r3, #0]
 8005c16:	330c      	adds	r3, #12
 8005c18:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005c1a:	623a      	str	r2, [r7, #32]
 8005c1c:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005c1e:	69f9      	ldr	r1, [r7, #28]
 8005c20:	6a3a      	ldr	r2, [r7, #32]
 8005c22:	e841 2300 	strex	r3, r2, [r1]
 8005c26:	61bb      	str	r3, [r7, #24]
   return(result);
 8005c28:	69bb      	ldr	r3, [r7, #24]
 8005c2a:	2b00      	cmp	r3, #0
 8005c2c:	d1e5      	bne.n	8005bfa <UART_Receive_IT+0xfe>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 8005c2e:	687b      	ldr	r3, [r7, #4]
 8005c30:	681b      	ldr	r3, [r3, #0]
 8005c32:	681b      	ldr	r3, [r3, #0]
 8005c34:	f003 0310 	and.w	r3, r3, #16
 8005c38:	2b10      	cmp	r3, #16
 8005c3a:	d10a      	bne.n	8005c52 <UART_Receive_IT+0x156>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 8005c3c:	2300      	movs	r3, #0
 8005c3e:	60fb      	str	r3, [r7, #12]
 8005c40:	687b      	ldr	r3, [r7, #4]
 8005c42:	681b      	ldr	r3, [r3, #0]
 8005c44:	681b      	ldr	r3, [r3, #0]
 8005c46:	60fb      	str	r3, [r7, #12]
 8005c48:	687b      	ldr	r3, [r7, #4]
 8005c4a:	681b      	ldr	r3, [r3, #0]
 8005c4c:	685b      	ldr	r3, [r3, #4]
 8005c4e:	60fb      	str	r3, [r7, #12]
 8005c50:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8005c52:	687b      	ldr	r3, [r7, #4]
 8005c54:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8005c56:	4619      	mov	r1, r3
 8005c58:	6878      	ldr	r0, [r7, #4]
 8005c5a:	f7ff fdd5 	bl	8005808 <HAL_UARTEx_RxEventCallback>
 8005c5e:	e002      	b.n	8005c66 <UART_Receive_IT+0x16a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 8005c60:	6878      	ldr	r0, [r7, #4]
 8005c62:	f7fb fa8b 	bl	800117c <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 8005c66:	2300      	movs	r3, #0
 8005c68:	e002      	b.n	8005c70 <UART_Receive_IT+0x174>
    }
    return HAL_OK;
 8005c6a:	2300      	movs	r3, #0
 8005c6c:	e000      	b.n	8005c70 <UART_Receive_IT+0x174>
  }
  else
  {
    return HAL_BUSY;
 8005c6e:	2302      	movs	r3, #2
  }
}
 8005c70:	4618      	mov	r0, r3
 8005c72:	3730      	adds	r7, #48	@ 0x30
 8005c74:	46bd      	mov	sp, r7
 8005c76:	bd80      	pop	{r7, pc}

08005c78 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8005c78:	b580      	push	{r7, lr}
 8005c7a:	b084      	sub	sp, #16
 8005c7c:	af00      	add	r7, sp, #0
 8005c7e:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8005c80:	687b      	ldr	r3, [r7, #4]
 8005c82:	681b      	ldr	r3, [r3, #0]
 8005c84:	691b      	ldr	r3, [r3, #16]
 8005c86:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8005c8a:	687b      	ldr	r3, [r7, #4]
 8005c8c:	68da      	ldr	r2, [r3, #12]
 8005c8e:	687b      	ldr	r3, [r7, #4]
 8005c90:	681b      	ldr	r3, [r3, #0]
 8005c92:	430a      	orrs	r2, r1
 8005c94:	611a      	str	r2, [r3, #16]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1,
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);
#else
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 8005c96:	687b      	ldr	r3, [r7, #4]
 8005c98:	689a      	ldr	r2, [r3, #8]
 8005c9a:	687b      	ldr	r3, [r7, #4]
 8005c9c:	691b      	ldr	r3, [r3, #16]
 8005c9e:	431a      	orrs	r2, r3
 8005ca0:	687b      	ldr	r3, [r7, #4]
 8005ca2:	695b      	ldr	r3, [r3, #20]
 8005ca4:	4313      	orrs	r3, r2
 8005ca6:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(huart->Instance->CR1,
 8005ca8:	687b      	ldr	r3, [r7, #4]
 8005caa:	681b      	ldr	r3, [r3, #0]
 8005cac:	68db      	ldr	r3, [r3, #12]
 8005cae:	f423 53b0 	bic.w	r3, r3, #5632	@ 0x1600
 8005cb2:	f023 030c 	bic.w	r3, r3, #12
 8005cb6:	687a      	ldr	r2, [r7, #4]
 8005cb8:	6812      	ldr	r2, [r2, #0]
 8005cba:	68b9      	ldr	r1, [r7, #8]
 8005cbc:	430b      	orrs	r3, r1
 8005cbe:	60d3      	str	r3, [r2, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8005cc0:	687b      	ldr	r3, [r7, #4]
 8005cc2:	681b      	ldr	r3, [r3, #0]
 8005cc4:	695b      	ldr	r3, [r3, #20]
 8005cc6:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 8005cca:	687b      	ldr	r3, [r7, #4]
 8005ccc:	699a      	ldr	r2, [r3, #24]
 8005cce:	687b      	ldr	r3, [r7, #4]
 8005cd0:	681b      	ldr	r3, [r3, #0]
 8005cd2:	430a      	orrs	r2, r1
 8005cd4:	615a      	str	r2, [r3, #20]


  if(huart->Instance == USART1)
 8005cd6:	687b      	ldr	r3, [r7, #4]
 8005cd8:	681b      	ldr	r3, [r3, #0]
 8005cda:	4a2c      	ldr	r2, [pc, #176]	@ (8005d8c <UART_SetConfig+0x114>)
 8005cdc:	4293      	cmp	r3, r2
 8005cde:	d103      	bne.n	8005ce8 <UART_SetConfig+0x70>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 8005ce0:	f7fd ff6a 	bl	8003bb8 <HAL_RCC_GetPCLK2Freq>
 8005ce4:	60f8      	str	r0, [r7, #12]
 8005ce6:	e002      	b.n	8005cee <UART_SetConfig+0x76>
  }
  else
  {
    pclk = HAL_RCC_GetPCLK1Freq();
 8005ce8:	f7fd ff52 	bl	8003b90 <HAL_RCC_GetPCLK1Freq>
 8005cec:	60f8      	str	r0, [r7, #12]
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
#else
  huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8005cee:	68fa      	ldr	r2, [r7, #12]
 8005cf0:	4613      	mov	r3, r2
 8005cf2:	009b      	lsls	r3, r3, #2
 8005cf4:	4413      	add	r3, r2
 8005cf6:	009a      	lsls	r2, r3, #2
 8005cf8:	441a      	add	r2, r3
 8005cfa:	687b      	ldr	r3, [r7, #4]
 8005cfc:	685b      	ldr	r3, [r3, #4]
 8005cfe:	009b      	lsls	r3, r3, #2
 8005d00:	fbb2 f3f3 	udiv	r3, r2, r3
 8005d04:	4a22      	ldr	r2, [pc, #136]	@ (8005d90 <UART_SetConfig+0x118>)
 8005d06:	fba2 2303 	umull	r2, r3, r2, r3
 8005d0a:	095b      	lsrs	r3, r3, #5
 8005d0c:	0119      	lsls	r1, r3, #4
 8005d0e:	68fa      	ldr	r2, [r7, #12]
 8005d10:	4613      	mov	r3, r2
 8005d12:	009b      	lsls	r3, r3, #2
 8005d14:	4413      	add	r3, r2
 8005d16:	009a      	lsls	r2, r3, #2
 8005d18:	441a      	add	r2, r3
 8005d1a:	687b      	ldr	r3, [r7, #4]
 8005d1c:	685b      	ldr	r3, [r3, #4]
 8005d1e:	009b      	lsls	r3, r3, #2
 8005d20:	fbb2 f2f3 	udiv	r2, r2, r3
 8005d24:	4b1a      	ldr	r3, [pc, #104]	@ (8005d90 <UART_SetConfig+0x118>)
 8005d26:	fba3 0302 	umull	r0, r3, r3, r2
 8005d2a:	095b      	lsrs	r3, r3, #5
 8005d2c:	2064      	movs	r0, #100	@ 0x64
 8005d2e:	fb00 f303 	mul.w	r3, r0, r3
 8005d32:	1ad3      	subs	r3, r2, r3
 8005d34:	011b      	lsls	r3, r3, #4
 8005d36:	3332      	adds	r3, #50	@ 0x32
 8005d38:	4a15      	ldr	r2, [pc, #84]	@ (8005d90 <UART_SetConfig+0x118>)
 8005d3a:	fba2 2303 	umull	r2, r3, r2, r3
 8005d3e:	095b      	lsrs	r3, r3, #5
 8005d40:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8005d44:	4419      	add	r1, r3
 8005d46:	68fa      	ldr	r2, [r7, #12]
 8005d48:	4613      	mov	r3, r2
 8005d4a:	009b      	lsls	r3, r3, #2
 8005d4c:	4413      	add	r3, r2
 8005d4e:	009a      	lsls	r2, r3, #2
 8005d50:	441a      	add	r2, r3
 8005d52:	687b      	ldr	r3, [r7, #4]
 8005d54:	685b      	ldr	r3, [r3, #4]
 8005d56:	009b      	lsls	r3, r3, #2
 8005d58:	fbb2 f2f3 	udiv	r2, r2, r3
 8005d5c:	4b0c      	ldr	r3, [pc, #48]	@ (8005d90 <UART_SetConfig+0x118>)
 8005d5e:	fba3 0302 	umull	r0, r3, r3, r2
 8005d62:	095b      	lsrs	r3, r3, #5
 8005d64:	2064      	movs	r0, #100	@ 0x64
 8005d66:	fb00 f303 	mul.w	r3, r0, r3
 8005d6a:	1ad3      	subs	r3, r2, r3
 8005d6c:	011b      	lsls	r3, r3, #4
 8005d6e:	3332      	adds	r3, #50	@ 0x32
 8005d70:	4a07      	ldr	r2, [pc, #28]	@ (8005d90 <UART_SetConfig+0x118>)
 8005d72:	fba2 2303 	umull	r2, r3, r2, r3
 8005d76:	095b      	lsrs	r3, r3, #5
 8005d78:	f003 020f 	and.w	r2, r3, #15
 8005d7c:	687b      	ldr	r3, [r7, #4]
 8005d7e:	681b      	ldr	r3, [r3, #0]
 8005d80:	440a      	add	r2, r1
 8005d82:	609a      	str	r2, [r3, #8]
#endif /* USART_CR1_OVER8 */
}
 8005d84:	bf00      	nop
 8005d86:	3710      	adds	r7, #16
 8005d88:	46bd      	mov	sp, r7
 8005d8a:	bd80      	pop	{r7, pc}
 8005d8c:	40013800 	.word	0x40013800
 8005d90:	51eb851f 	.word	0x51eb851f

08005d94 <memset>:
 8005d94:	4603      	mov	r3, r0
 8005d96:	4402      	add	r2, r0
 8005d98:	4293      	cmp	r3, r2
 8005d9a:	d100      	bne.n	8005d9e <memset+0xa>
 8005d9c:	4770      	bx	lr
 8005d9e:	f803 1b01 	strb.w	r1, [r3], #1
 8005da2:	e7f9      	b.n	8005d98 <memset+0x4>

08005da4 <__libc_init_array>:
 8005da4:	b570      	push	{r4, r5, r6, lr}
 8005da6:	2600      	movs	r6, #0
 8005da8:	4d0c      	ldr	r5, [pc, #48]	@ (8005ddc <__libc_init_array+0x38>)
 8005daa:	4c0d      	ldr	r4, [pc, #52]	@ (8005de0 <__libc_init_array+0x3c>)
 8005dac:	1b64      	subs	r4, r4, r5
 8005dae:	10a4      	asrs	r4, r4, #2
 8005db0:	42a6      	cmp	r6, r4
 8005db2:	d109      	bne.n	8005dc8 <__libc_init_array+0x24>
 8005db4:	f000 f828 	bl	8005e08 <_init>
 8005db8:	2600      	movs	r6, #0
 8005dba:	4d0a      	ldr	r5, [pc, #40]	@ (8005de4 <__libc_init_array+0x40>)
 8005dbc:	4c0a      	ldr	r4, [pc, #40]	@ (8005de8 <__libc_init_array+0x44>)
 8005dbe:	1b64      	subs	r4, r4, r5
 8005dc0:	10a4      	asrs	r4, r4, #2
 8005dc2:	42a6      	cmp	r6, r4
 8005dc4:	d105      	bne.n	8005dd2 <__libc_init_array+0x2e>
 8005dc6:	bd70      	pop	{r4, r5, r6, pc}
 8005dc8:	f855 3b04 	ldr.w	r3, [r5], #4
 8005dcc:	4798      	blx	r3
 8005dce:	3601      	adds	r6, #1
 8005dd0:	e7ee      	b.n	8005db0 <__libc_init_array+0xc>
 8005dd2:	f855 3b04 	ldr.w	r3, [r5], #4
 8005dd6:	4798      	blx	r3
 8005dd8:	3601      	adds	r6, #1
 8005dda:	e7f2      	b.n	8005dc2 <__libc_init_array+0x1e>
 8005ddc:	08005f00 	.word	0x08005f00
 8005de0:	08005f00 	.word	0x08005f00
 8005de4:	08005f00 	.word	0x08005f00
 8005de8:	08005f04 	.word	0x08005f04

08005dec <memcpy>:
 8005dec:	440a      	add	r2, r1
 8005dee:	4291      	cmp	r1, r2
 8005df0:	f100 33ff 	add.w	r3, r0, #4294967295
 8005df4:	d100      	bne.n	8005df8 <memcpy+0xc>
 8005df6:	4770      	bx	lr
 8005df8:	b510      	push	{r4, lr}
 8005dfa:	f811 4b01 	ldrb.w	r4, [r1], #1
 8005dfe:	4291      	cmp	r1, r2
 8005e00:	f803 4f01 	strb.w	r4, [r3, #1]!
 8005e04:	d1f9      	bne.n	8005dfa <memcpy+0xe>
 8005e06:	bd10      	pop	{r4, pc}

08005e08 <_init>:
 8005e08:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005e0a:	bf00      	nop
 8005e0c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8005e0e:	bc08      	pop	{r3}
 8005e10:	469e      	mov	lr, r3
 8005e12:	4770      	bx	lr

08005e14 <_fini>:
 8005e14:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005e16:	bf00      	nop
 8005e18:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8005e1a:	bc08      	pop	{r3}
 8005e1c:	469e      	mov	lr, r3
 8005e1e:	4770      	bx	lr
