{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1554827371284 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1554827371300 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Apr 09 12:29:31 2019 " "Processing started: Tue Apr 09 12:29:31 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1554827371300 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1554827371300 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off CWRU_Transceiver_TX -c CWRU_Transceiver_TX " "Command: quartus_map --read_settings_files=on --write_settings_files=off CWRU_Transceiver_TX -c CWRU_Transceiver_TX" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1554827371300 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1554827372096 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1554827372096 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/code_shifter.v 1 1 " "Found 1 design units, including 1 entities, in source file src/code_shifter.v" { { "Info" "ISGN_ENTITY_NAME" "1 code_shifter " "Found entity 1: code_shifter" {  } { { "src/code_shifter.v" "" { Text "C:/Users/Richard/OneDrive/Documents/GitHub/CWRU_Transceiver/CWRU_Transceiver_TX/src/code_shifter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1554827381300 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1554827381300 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/button_encoder.v 1 1 " "Found 1 design units, including 1 entities, in source file src/button_encoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 button_encoder " "Found entity 1: button_encoder" {  } { { "src/button_encoder.v" "" { Text "C:/Users/Richard/OneDrive/Documents/GitHub/CWRU_Transceiver/CWRU_Transceiver_TX/src/button_encoder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1554827381300 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1554827381300 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/hex_display.v 1 1 " "Found 1 design units, including 1 entities, in source file src/hex_display.v" { { "Info" "ISGN_ENTITY_NAME" "1 HEX_display " "Found entity 1: HEX_display" {  } { { "src/HEX_display.v" "" { Text "C:/Users/Richard/OneDrive/Documents/GitHub/CWRU_Transceiver/CWRU_Transceiver_TX/src/HEX_display.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1554827381315 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1554827381315 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/cwru_transceiver_tx.v 1 1 " "Found 1 design units, including 1 entities, in source file src/cwru_transceiver_tx.v" { { "Info" "ISGN_ENTITY_NAME" "1 CWRU_Transceiver_TX " "Found entity 1: CWRU_Transceiver_TX" {  } { { "src/CWRU_Transceiver_TX.v" "" { Text "C:/Users/Richard/OneDrive/Documents/GitHub/CWRU_Transceiver/CWRU_Transceiver_TX/src/CWRU_Transceiver_TX.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1554827381315 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1554827381315 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/clk_4_gen.v 1 1 " "Found 1 design units, including 1 entities, in source file src/clk_4_gen.v" { { "Info" "ISGN_ENTITY_NAME" "1 clk_4_gen " "Found entity 1: clk_4_gen" {  } { { "src/clk_4_gen.v" "" { Text "C:/Users/Richard/OneDrive/Documents/GitHub/CWRU_Transceiver/CWRU_Transceiver_TX/src/clk_4_gen.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1554827381315 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1554827381315 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/cwru_transceiver_tx_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file src/cwru_transceiver_tx_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 CWRU_Transceiver_TX_tb " "Found entity 1: CWRU_Transceiver_TX_tb" {  } { { "src/CWRU_Transceiver_TX_tb.v" "" { Text "C:/Users/Richard/OneDrive/Documents/GitHub/CWRU_Transceiver/CWRU_Transceiver_TX/src/CWRU_Transceiver_TX_tb.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1554827381331 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1554827381331 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "CWRU_Transceiver_TX " "Elaborating entity \"CWRU_Transceiver_TX\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1554827381378 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "GPIO_1\[35..18\] CWRU_Transceiver_TX.v(4) " "Output port \"GPIO_1\[35..18\]\" at CWRU_Transceiver_TX.v(4) has no driver" {  } { { "src/CWRU_Transceiver_TX.v" "" { Text "C:/Users/Richard/OneDrive/Documents/GitHub/CWRU_Transceiver/CWRU_Transceiver_TX/src/CWRU_Transceiver_TX.v" 4 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1554827381378 "|CWRU_Transceiver_TX"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "GPIO_1\[16..0\] CWRU_Transceiver_TX.v(4) " "Output port \"GPIO_1\[16..0\]\" at CWRU_Transceiver_TX.v(4) has no driver" {  } { { "src/CWRU_Transceiver_TX.v" "" { Text "C:/Users/Richard/OneDrive/Documents/GitHub/CWRU_Transceiver/CWRU_Transceiver_TX/src/CWRU_Transceiver_TX.v" 4 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1554827381378 "|CWRU_Transceiver_TX"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clk_4_gen clk_4_gen:c " "Elaborating entity \"clk_4_gen\" for hierarchy \"clk_4_gen:c\"" {  } { { "src/CWRU_Transceiver_TX.v" "c" { Text "C:/Users/Richard/OneDrive/Documents/GitHub/CWRU_Transceiver/CWRU_Transceiver_TX/src/CWRU_Transceiver_TX.v" 13 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1554827381393 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "button_encoder button_encoder:b " "Elaborating entity \"button_encoder\" for hierarchy \"button_encoder:b\"" {  } { { "src/CWRU_Transceiver_TX.v" "b" { Text "C:/Users/Richard/OneDrive/Documents/GitHub/CWRU_Transceiver/CWRU_Transceiver_TX/src/CWRU_Transceiver_TX.v" 14 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1554827381409 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "code_shifter code_shifter:s " "Elaborating entity \"code_shifter\" for hierarchy \"code_shifter:s\"" {  } { { "src/CWRU_Transceiver_TX.v" "s" { Text "C:/Users/Richard/OneDrive/Documents/GitHub/CWRU_Transceiver/CWRU_Transceiver_TX/src/CWRU_Transceiver_TX.v" 15 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1554827381409 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "shift_flag code_shifter.v(22) " "Verilog HDL Always Construct warning at code_shifter.v(22): variable \"shift_flag\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "src/code_shifter.v" "" { Text "C:/Users/Richard/OneDrive/Documents/GitHub/CWRU_Transceiver/CWRU_Transceiver_TX/src/code_shifter.v" 22 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1554827381409 "|CWRU_Transceiver_TX|code_shifter:s"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "code code_shifter.v(22) " "Verilog HDL Always Construct warning at code_shifter.v(22): variable \"code\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "src/code_shifter.v" "" { Text "C:/Users/Richard/OneDrive/Documents/GitHub/CWRU_Transceiver/CWRU_Transceiver_TX/src/code_shifter.v" 22 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1554827381409 "|CWRU_Transceiver_TX|code_shifter:s"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "code code_shifter.v(24) " "Verilog HDL Always Construct warning at code_shifter.v(24): variable \"code\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "src/code_shifter.v" "" { Text "C:/Users/Richard/OneDrive/Documents/GitHub/CWRU_Transceiver/CWRU_Transceiver_TX/src/code_shifter.v" 24 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1554827381409 "|CWRU_Transceiver_TX|code_shifter:s"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "counter code_shifter.v(30) " "Verilog HDL Always Construct warning at code_shifter.v(30): variable \"counter\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "src/code_shifter.v" "" { Text "C:/Users/Richard/OneDrive/Documents/GitHub/CWRU_Transceiver/CWRU_Transceiver_TX/src/code_shifter.v" 30 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1554827381409 "|CWRU_Transceiver_TX|code_shifter:s"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "counter code_shifter.v(32) " "Verilog HDL Always Construct warning at code_shifter.v(32): variable \"counter\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "src/code_shifter.v" "" { Text "C:/Users/Richard/OneDrive/Documents/GitHub/CWRU_Transceiver/CWRU_Transceiver_TX/src/code_shifter.v" 32 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1554827381409 "|CWRU_Transceiver_TX|code_shifter:s"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "code_reg code_shifter.v(18) " "Verilog HDL Always Construct warning at code_shifter.v(18): inferring latch(es) for variable \"code_reg\", which holds its previous value in one or more paths through the always construct" {  } { { "src/code_shifter.v" "" { Text "C:/Users/Richard/OneDrive/Documents/GitHub/CWRU_Transceiver/CWRU_Transceiver_TX/src/code_shifter.v" 18 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1554827381409 "|CWRU_Transceiver_TX|code_shifter:s"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "shift_flag code_shifter.v(18) " "Verilog HDL Always Construct warning at code_shifter.v(18): inferring latch(es) for variable \"shift_flag\", which holds its previous value in one or more paths through the always construct" {  } { { "src/code_shifter.v" "" { Text "C:/Users/Richard/OneDrive/Documents/GitHub/CWRU_Transceiver/CWRU_Transceiver_TX/src/code_shifter.v" 18 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1554827381409 "|CWRU_Transceiver_TX|code_shifter:s"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "counter code_shifter.v(18) " "Verilog HDL Always Construct warning at code_shifter.v(18): inferring latch(es) for variable \"counter\", which holds its previous value in one or more paths through the always construct" {  } { { "src/code_shifter.v" "" { Text "C:/Users/Richard/OneDrive/Documents/GitHub/CWRU_Transceiver/CWRU_Transceiver_TX/src/code_shifter.v" 18 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1554827381409 "|CWRU_Transceiver_TX|code_shifter:s"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "code_MSB code_shifter.v(18) " "Verilog HDL Always Construct warning at code_shifter.v(18): inferring latch(es) for variable \"code_MSB\", which holds its previous value in one or more paths through the always construct" {  } { { "src/code_shifter.v" "" { Text "C:/Users/Richard/OneDrive/Documents/GitHub/CWRU_Transceiver/CWRU_Transceiver_TX/src/code_shifter.v" 18 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1554827381409 "|CWRU_Transceiver_TX|code_shifter:s"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "shift_flag code_shifter.v(39) " "Inferred latch for \"shift_flag\" at code_shifter.v(39)" {  } { { "src/code_shifter.v" "" { Text "C:/Users/Richard/OneDrive/Documents/GitHub/CWRU_Transceiver/CWRU_Transceiver_TX/src/code_shifter.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1554827381409 "|CWRU_Transceiver_TX|code_shifter:s"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter\[0\] code_shifter.v(39) " "Inferred latch for \"counter\[0\]\" at code_shifter.v(39)" {  } { { "src/code_shifter.v" "" { Text "C:/Users/Richard/OneDrive/Documents/GitHub/CWRU_Transceiver/CWRU_Transceiver_TX/src/code_shifter.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1554827381409 "|CWRU_Transceiver_TX|code_shifter:s"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter\[1\] code_shifter.v(39) " "Inferred latch for \"counter\[1\]\" at code_shifter.v(39)" {  } { { "src/code_shifter.v" "" { Text "C:/Users/Richard/OneDrive/Documents/GitHub/CWRU_Transceiver/CWRU_Transceiver_TX/src/code_shifter.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1554827381409 "|CWRU_Transceiver_TX|code_shifter:s"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter\[2\] code_shifter.v(39) " "Inferred latch for \"counter\[2\]\" at code_shifter.v(39)" {  } { { "src/code_shifter.v" "" { Text "C:/Users/Richard/OneDrive/Documents/GitHub/CWRU_Transceiver/CWRU_Transceiver_TX/src/code_shifter.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1554827381409 "|CWRU_Transceiver_TX|code_shifter:s"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter\[3\] code_shifter.v(39) " "Inferred latch for \"counter\[3\]\" at code_shifter.v(39)" {  } { { "src/code_shifter.v" "" { Text "C:/Users/Richard/OneDrive/Documents/GitHub/CWRU_Transceiver/CWRU_Transceiver_TX/src/code_shifter.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1554827381409 "|CWRU_Transceiver_TX|code_shifter:s"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter\[4\] code_shifter.v(39) " "Inferred latch for \"counter\[4\]\" at code_shifter.v(39)" {  } { { "src/code_shifter.v" "" { Text "C:/Users/Richard/OneDrive/Documents/GitHub/CWRU_Transceiver/CWRU_Transceiver_TX/src/code_shifter.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1554827381409 "|CWRU_Transceiver_TX|code_shifter:s"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter\[5\] code_shifter.v(39) " "Inferred latch for \"counter\[5\]\" at code_shifter.v(39)" {  } { { "src/code_shifter.v" "" { Text "C:/Users/Richard/OneDrive/Documents/GitHub/CWRU_Transceiver/CWRU_Transceiver_TX/src/code_shifter.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1554827381409 "|CWRU_Transceiver_TX|code_shifter:s"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter\[6\] code_shifter.v(39) " "Inferred latch for \"counter\[6\]\" at code_shifter.v(39)" {  } { { "src/code_shifter.v" "" { Text "C:/Users/Richard/OneDrive/Documents/GitHub/CWRU_Transceiver/CWRU_Transceiver_TX/src/code_shifter.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1554827381409 "|CWRU_Transceiver_TX|code_shifter:s"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter\[7\] code_shifter.v(39) " "Inferred latch for \"counter\[7\]\" at code_shifter.v(39)" {  } { { "src/code_shifter.v" "" { Text "C:/Users/Richard/OneDrive/Documents/GitHub/CWRU_Transceiver/CWRU_Transceiver_TX/src/code_shifter.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1554827381409 "|CWRU_Transceiver_TX|code_shifter:s"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter\[8\] code_shifter.v(39) " "Inferred latch for \"counter\[8\]\" at code_shifter.v(39)" {  } { { "src/code_shifter.v" "" { Text "C:/Users/Richard/OneDrive/Documents/GitHub/CWRU_Transceiver/CWRU_Transceiver_TX/src/code_shifter.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1554827381409 "|CWRU_Transceiver_TX|code_shifter:s"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter\[9\] code_shifter.v(39) " "Inferred latch for \"counter\[9\]\" at code_shifter.v(39)" {  } { { "src/code_shifter.v" "" { Text "C:/Users/Richard/OneDrive/Documents/GitHub/CWRU_Transceiver/CWRU_Transceiver_TX/src/code_shifter.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1554827381409 "|CWRU_Transceiver_TX|code_shifter:s"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter\[10\] code_shifter.v(39) " "Inferred latch for \"counter\[10\]\" at code_shifter.v(39)" {  } { { "src/code_shifter.v" "" { Text "C:/Users/Richard/OneDrive/Documents/GitHub/CWRU_Transceiver/CWRU_Transceiver_TX/src/code_shifter.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1554827381409 "|CWRU_Transceiver_TX|code_shifter:s"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter\[11\] code_shifter.v(39) " "Inferred latch for \"counter\[11\]\" at code_shifter.v(39)" {  } { { "src/code_shifter.v" "" { Text "C:/Users/Richard/OneDrive/Documents/GitHub/CWRU_Transceiver/CWRU_Transceiver_TX/src/code_shifter.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1554827381409 "|CWRU_Transceiver_TX|code_shifter:s"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter\[12\] code_shifter.v(39) " "Inferred latch for \"counter\[12\]\" at code_shifter.v(39)" {  } { { "src/code_shifter.v" "" { Text "C:/Users/Richard/OneDrive/Documents/GitHub/CWRU_Transceiver/CWRU_Transceiver_TX/src/code_shifter.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1554827381409 "|CWRU_Transceiver_TX|code_shifter:s"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter\[13\] code_shifter.v(39) " "Inferred latch for \"counter\[13\]\" at code_shifter.v(39)" {  } { { "src/code_shifter.v" "" { Text "C:/Users/Richard/OneDrive/Documents/GitHub/CWRU_Transceiver/CWRU_Transceiver_TX/src/code_shifter.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1554827381409 "|CWRU_Transceiver_TX|code_shifter:s"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter\[14\] code_shifter.v(39) " "Inferred latch for \"counter\[14\]\" at code_shifter.v(39)" {  } { { "src/code_shifter.v" "" { Text "C:/Users/Richard/OneDrive/Documents/GitHub/CWRU_Transceiver/CWRU_Transceiver_TX/src/code_shifter.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1554827381409 "|CWRU_Transceiver_TX|code_shifter:s"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter\[15\] code_shifter.v(39) " "Inferred latch for \"counter\[15\]\" at code_shifter.v(39)" {  } { { "src/code_shifter.v" "" { Text "C:/Users/Richard/OneDrive/Documents/GitHub/CWRU_Transceiver/CWRU_Transceiver_TX/src/code_shifter.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1554827381409 "|CWRU_Transceiver_TX|code_shifter:s"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter\[16\] code_shifter.v(39) " "Inferred latch for \"counter\[16\]\" at code_shifter.v(39)" {  } { { "src/code_shifter.v" "" { Text "C:/Users/Richard/OneDrive/Documents/GitHub/CWRU_Transceiver/CWRU_Transceiver_TX/src/code_shifter.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1554827381409 "|CWRU_Transceiver_TX|code_shifter:s"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter\[17\] code_shifter.v(39) " "Inferred latch for \"counter\[17\]\" at code_shifter.v(39)" {  } { { "src/code_shifter.v" "" { Text "C:/Users/Richard/OneDrive/Documents/GitHub/CWRU_Transceiver/CWRU_Transceiver_TX/src/code_shifter.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1554827381409 "|CWRU_Transceiver_TX|code_shifter:s"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter\[18\] code_shifter.v(39) " "Inferred latch for \"counter\[18\]\" at code_shifter.v(39)" {  } { { "src/code_shifter.v" "" { Text "C:/Users/Richard/OneDrive/Documents/GitHub/CWRU_Transceiver/CWRU_Transceiver_TX/src/code_shifter.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1554827381409 "|CWRU_Transceiver_TX|code_shifter:s"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter\[19\] code_shifter.v(39) " "Inferred latch for \"counter\[19\]\" at code_shifter.v(39)" {  } { { "src/code_shifter.v" "" { Text "C:/Users/Richard/OneDrive/Documents/GitHub/CWRU_Transceiver/CWRU_Transceiver_TX/src/code_shifter.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1554827381409 "|CWRU_Transceiver_TX|code_shifter:s"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter\[20\] code_shifter.v(39) " "Inferred latch for \"counter\[20\]\" at code_shifter.v(39)" {  } { { "src/code_shifter.v" "" { Text "C:/Users/Richard/OneDrive/Documents/GitHub/CWRU_Transceiver/CWRU_Transceiver_TX/src/code_shifter.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1554827381409 "|CWRU_Transceiver_TX|code_shifter:s"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter\[21\] code_shifter.v(39) " "Inferred latch for \"counter\[21\]\" at code_shifter.v(39)" {  } { { "src/code_shifter.v" "" { Text "C:/Users/Richard/OneDrive/Documents/GitHub/CWRU_Transceiver/CWRU_Transceiver_TX/src/code_shifter.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1554827381409 "|CWRU_Transceiver_TX|code_shifter:s"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter\[22\] code_shifter.v(39) " "Inferred latch for \"counter\[22\]\" at code_shifter.v(39)" {  } { { "src/code_shifter.v" "" { Text "C:/Users/Richard/OneDrive/Documents/GitHub/CWRU_Transceiver/CWRU_Transceiver_TX/src/code_shifter.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1554827381409 "|CWRU_Transceiver_TX|code_shifter:s"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter\[23\] code_shifter.v(39) " "Inferred latch for \"counter\[23\]\" at code_shifter.v(39)" {  } { { "src/code_shifter.v" "" { Text "C:/Users/Richard/OneDrive/Documents/GitHub/CWRU_Transceiver/CWRU_Transceiver_TX/src/code_shifter.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1554827381409 "|CWRU_Transceiver_TX|code_shifter:s"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter\[24\] code_shifter.v(39) " "Inferred latch for \"counter\[24\]\" at code_shifter.v(39)" {  } { { "src/code_shifter.v" "" { Text "C:/Users/Richard/OneDrive/Documents/GitHub/CWRU_Transceiver/CWRU_Transceiver_TX/src/code_shifter.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1554827381409 "|CWRU_Transceiver_TX|code_shifter:s"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter\[25\] code_shifter.v(39) " "Inferred latch for \"counter\[25\]\" at code_shifter.v(39)" {  } { { "src/code_shifter.v" "" { Text "C:/Users/Richard/OneDrive/Documents/GitHub/CWRU_Transceiver/CWRU_Transceiver_TX/src/code_shifter.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1554827381409 "|CWRU_Transceiver_TX|code_shifter:s"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter\[26\] code_shifter.v(39) " "Inferred latch for \"counter\[26\]\" at code_shifter.v(39)" {  } { { "src/code_shifter.v" "" { Text "C:/Users/Richard/OneDrive/Documents/GitHub/CWRU_Transceiver/CWRU_Transceiver_TX/src/code_shifter.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1554827381409 "|CWRU_Transceiver_TX|code_shifter:s"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter\[27\] code_shifter.v(39) " "Inferred latch for \"counter\[27\]\" at code_shifter.v(39)" {  } { { "src/code_shifter.v" "" { Text "C:/Users/Richard/OneDrive/Documents/GitHub/CWRU_Transceiver/CWRU_Transceiver_TX/src/code_shifter.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1554827381409 "|CWRU_Transceiver_TX|code_shifter:s"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter\[28\] code_shifter.v(39) " "Inferred latch for \"counter\[28\]\" at code_shifter.v(39)" {  } { { "src/code_shifter.v" "" { Text "C:/Users/Richard/OneDrive/Documents/GitHub/CWRU_Transceiver/CWRU_Transceiver_TX/src/code_shifter.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1554827381409 "|CWRU_Transceiver_TX|code_shifter:s"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter\[29\] code_shifter.v(39) " "Inferred latch for \"counter\[29\]\" at code_shifter.v(39)" {  } { { "src/code_shifter.v" "" { Text "C:/Users/Richard/OneDrive/Documents/GitHub/CWRU_Transceiver/CWRU_Transceiver_TX/src/code_shifter.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1554827381409 "|CWRU_Transceiver_TX|code_shifter:s"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter\[30\] code_shifter.v(39) " "Inferred latch for \"counter\[30\]\" at code_shifter.v(39)" {  } { { "src/code_shifter.v" "" { Text "C:/Users/Richard/OneDrive/Documents/GitHub/CWRU_Transceiver/CWRU_Transceiver_TX/src/code_shifter.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1554827381409 "|CWRU_Transceiver_TX|code_shifter:s"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter\[31\] code_shifter.v(39) " "Inferred latch for \"counter\[31\]\" at code_shifter.v(39)" {  } { { "src/code_shifter.v" "" { Text "C:/Users/Richard/OneDrive/Documents/GitHub/CWRU_Transceiver/CWRU_Transceiver_TX/src/code_shifter.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1554827381409 "|CWRU_Transceiver_TX|code_shifter:s"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "code_reg\[0\] code_shifter.v(30) " "Inferred latch for \"code_reg\[0\]\" at code_shifter.v(30)" {  } { { "src/code_shifter.v" "" { Text "C:/Users/Richard/OneDrive/Documents/GitHub/CWRU_Transceiver/CWRU_Transceiver_TX/src/code_shifter.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1554827381409 "|CWRU_Transceiver_TX|code_shifter:s"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "code_reg\[1\] code_shifter.v(30) " "Inferred latch for \"code_reg\[1\]\" at code_shifter.v(30)" {  } { { "src/code_shifter.v" "" { Text "C:/Users/Richard/OneDrive/Documents/GitHub/CWRU_Transceiver/CWRU_Transceiver_TX/src/code_shifter.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1554827381409 "|CWRU_Transceiver_TX|code_shifter:s"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "code_reg\[2\] code_shifter.v(30) " "Inferred latch for \"code_reg\[2\]\" at code_shifter.v(30)" {  } { { "src/code_shifter.v" "" { Text "C:/Users/Richard/OneDrive/Documents/GitHub/CWRU_Transceiver/CWRU_Transceiver_TX/src/code_shifter.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1554827381409 "|CWRU_Transceiver_TX|code_shifter:s"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "code_reg\[3\] code_shifter.v(30) " "Inferred latch for \"code_reg\[3\]\" at code_shifter.v(30)" {  } { { "src/code_shifter.v" "" { Text "C:/Users/Richard/OneDrive/Documents/GitHub/CWRU_Transceiver/CWRU_Transceiver_TX/src/code_shifter.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1554827381409 "|CWRU_Transceiver_TX|code_shifter:s"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "code_reg\[4\] code_shifter.v(30) " "Inferred latch for \"code_reg\[4\]\" at code_shifter.v(30)" {  } { { "src/code_shifter.v" "" { Text "C:/Users/Richard/OneDrive/Documents/GitHub/CWRU_Transceiver/CWRU_Transceiver_TX/src/code_shifter.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1554827381409 "|CWRU_Transceiver_TX|code_shifter:s"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "code_reg\[5\] code_shifter.v(30) " "Inferred latch for \"code_reg\[5\]\" at code_shifter.v(30)" {  } { { "src/code_shifter.v" "" { Text "C:/Users/Richard/OneDrive/Documents/GitHub/CWRU_Transceiver/CWRU_Transceiver_TX/src/code_shifter.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1554827381409 "|CWRU_Transceiver_TX|code_shifter:s"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "code_reg\[6\] code_shifter.v(30) " "Inferred latch for \"code_reg\[6\]\" at code_shifter.v(30)" {  } { { "src/code_shifter.v" "" { Text "C:/Users/Richard/OneDrive/Documents/GitHub/CWRU_Transceiver/CWRU_Transceiver_TX/src/code_shifter.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1554827381409 "|CWRU_Transceiver_TX|code_shifter:s"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "code_reg\[7\] code_shifter.v(30) " "Inferred latch for \"code_reg\[7\]\" at code_shifter.v(30)" {  } { { "src/code_shifter.v" "" { Text "C:/Users/Richard/OneDrive/Documents/GitHub/CWRU_Transceiver/CWRU_Transceiver_TX/src/code_shifter.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1554827381409 "|CWRU_Transceiver_TX|code_shifter:s"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "code_MSB code_shifter.v(30) " "Inferred latch for \"code_MSB\" at code_shifter.v(30)" {  } { { "src/code_shifter.v" "" { Text "C:/Users/Richard/OneDrive/Documents/GitHub/CWRU_Transceiver/CWRU_Transceiver_TX/src/code_shifter.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1554827381409 "|CWRU_Transceiver_TX|code_shifter:s"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HEX_display HEX_display:h " "Elaborating entity \"HEX_display\" for hierarchy \"HEX_display:h\"" {  } { { "src/CWRU_Transceiver_TX.v" "h" { Text "C:/Users/Richard/OneDrive/Documents/GitHub/CWRU_Transceiver/CWRU_Transceiver_TX/src/CWRU_Transceiver_TX.v" 16 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1554827381409 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "HEX0 HEX_display.v(6) " "Verilog HDL Always Construct warning at HEX_display.v(6): inferring latch(es) for variable \"HEX0\", which holds its previous value in one or more paths through the always construct" {  } { { "src/HEX_display.v" "" { Text "C:/Users/Richard/OneDrive/Documents/GitHub/CWRU_Transceiver/CWRU_Transceiver_TX/src/HEX_display.v" 6 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1554827381409 "|CWRU_Transceiver_TX|HEX_display:h"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX0\[0\] HEX_display.v(10) " "Inferred latch for \"HEX0\[0\]\" at HEX_display.v(10)" {  } { { "src/HEX_display.v" "" { Text "C:/Users/Richard/OneDrive/Documents/GitHub/CWRU_Transceiver/CWRU_Transceiver_TX/src/HEX_display.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1554827381409 "|CWRU_Transceiver_TX|HEX_display:h"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX0\[1\] HEX_display.v(10) " "Inferred latch for \"HEX0\[1\]\" at HEX_display.v(10)" {  } { { "src/HEX_display.v" "" { Text "C:/Users/Richard/OneDrive/Documents/GitHub/CWRU_Transceiver/CWRU_Transceiver_TX/src/HEX_display.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1554827381409 "|CWRU_Transceiver_TX|HEX_display:h"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX0\[2\] HEX_display.v(10) " "Inferred latch for \"HEX0\[2\]\" at HEX_display.v(10)" {  } { { "src/HEX_display.v" "" { Text "C:/Users/Richard/OneDrive/Documents/GitHub/CWRU_Transceiver/CWRU_Transceiver_TX/src/HEX_display.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1554827381409 "|CWRU_Transceiver_TX|HEX_display:h"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX0\[3\] HEX_display.v(10) " "Inferred latch for \"HEX0\[3\]\" at HEX_display.v(10)" {  } { { "src/HEX_display.v" "" { Text "C:/Users/Richard/OneDrive/Documents/GitHub/CWRU_Transceiver/CWRU_Transceiver_TX/src/HEX_display.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1554827381409 "|CWRU_Transceiver_TX|HEX_display:h"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX0\[4\] HEX_display.v(10) " "Inferred latch for \"HEX0\[4\]\" at HEX_display.v(10)" {  } { { "src/HEX_display.v" "" { Text "C:/Users/Richard/OneDrive/Documents/GitHub/CWRU_Transceiver/CWRU_Transceiver_TX/src/HEX_display.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1554827381409 "|CWRU_Transceiver_TX|HEX_display:h"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX0\[5\] HEX_display.v(10) " "Inferred latch for \"HEX0\[5\]\" at HEX_display.v(10)" {  } { { "src/HEX_display.v" "" { Text "C:/Users/Richard/OneDrive/Documents/GitHub/CWRU_Transceiver/CWRU_Transceiver_TX/src/HEX_display.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1554827381409 "|CWRU_Transceiver_TX|HEX_display:h"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX0\[6\] HEX_display.v(10) " "Inferred latch for \"HEX0\[6\]\" at HEX_display.v(10)" {  } { { "src/HEX_display.v" "" { Text "C:/Users/Richard/OneDrive/Documents/GitHub/CWRU_Transceiver/CWRU_Transceiver_TX/src/HEX_display.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1554827381409 "|CWRU_Transceiver_TX|HEX_display:h"}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "code_shifter:s\|code_MSB " "Latch code_shifter:s\|code_MSB has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA button_encoder:b\|code\[7\] " "Ports D and ENA on the latch are fed by the same signal button_encoder:b\|code\[7\]" {  } { { "src/button_encoder.v" "" { Text "C:/Users/Richard/OneDrive/Documents/GitHub/CWRU_Transceiver/CWRU_Transceiver_TX/src/button_encoder.v" 7 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1554827381893 ""}  } { { "src/code_shifter.v" "" { Text "C:/Users/Richard/OneDrive/Documents/GitHub/CWRU_Transceiver/CWRU_Transceiver_TX/src/code_shifter.v" 5 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1554827381893 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "code_shifter:s\|shift_flag " "Latch code_shifter:s\|shift_flag has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR button_encoder:b\|code\[7\] " "Ports ENA and CLR on the latch are fed by the same signal button_encoder:b\|code\[7\]" {  } { { "src/button_encoder.v" "" { Text "C:/Users/Richard/OneDrive/Documents/GitHub/CWRU_Transceiver/CWRU_Transceiver_TX/src/button_encoder.v" 7 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1554827381893 ""}  } { { "src/code_shifter.v" "" { Text "C:/Users/Richard/OneDrive/Documents/GitHub/CWRU_Transceiver/CWRU_Transceiver_TX/src/code_shifter.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1554827381893 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "code_shifter:s\|code_reg\[7\] " "Latch code_shifter:s\|code_reg\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA button_encoder:b\|code\[7\] " "Ports D and ENA on the latch are fed by the same signal button_encoder:b\|code\[7\]" {  } { { "src/button_encoder.v" "" { Text "C:/Users/Richard/OneDrive/Documents/GitHub/CWRU_Transceiver/CWRU_Transceiver_TX/src/button_encoder.v" 7 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1554827381893 ""}  } { { "src/code_shifter.v" "" { Text "C:/Users/Richard/OneDrive/Documents/GitHub/CWRU_Transceiver/CWRU_Transceiver_TX/src/code_shifter.v" 30 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1554827381893 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "code_shifter:s\|counter\[31\] " "Latch code_shifter:s\|counter\[31\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR code_shifter:s\|counter\[31\] " "Ports ENA and CLR on the latch are fed by the same signal code_shifter:s\|counter\[31\]" {  } { { "src/code_shifter.v" "" { Text "C:/Users/Richard/OneDrive/Documents/GitHub/CWRU_Transceiver/CWRU_Transceiver_TX/src/code_shifter.v" 39 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1554827381893 ""}  } { { "src/code_shifter.v" "" { Text "C:/Users/Richard/OneDrive/Documents/GitHub/CWRU_Transceiver/CWRU_Transceiver_TX/src/code_shifter.v" 39 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1554827381893 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "code_shifter:s\|counter\[4\] " "Latch code_shifter:s\|counter\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR code_shifter:s\|counter\[31\] " "Ports ENA and CLR on the latch are fed by the same signal code_shifter:s\|counter\[31\]" {  } { { "src/code_shifter.v" "" { Text "C:/Users/Richard/OneDrive/Documents/GitHub/CWRU_Transceiver/CWRU_Transceiver_TX/src/code_shifter.v" 39 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1554827381893 ""}  } { { "src/code_shifter.v" "" { Text "C:/Users/Richard/OneDrive/Documents/GitHub/CWRU_Transceiver/CWRU_Transceiver_TX/src/code_shifter.v" 39 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1554827381893 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "code_shifter:s\|counter\[5\] " "Latch code_shifter:s\|counter\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR code_shifter:s\|counter\[31\] " "Ports ENA and CLR on the latch are fed by the same signal code_shifter:s\|counter\[31\]" {  } { { "src/code_shifter.v" "" { Text "C:/Users/Richard/OneDrive/Documents/GitHub/CWRU_Transceiver/CWRU_Transceiver_TX/src/code_shifter.v" 39 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1554827381893 ""}  } { { "src/code_shifter.v" "" { Text "C:/Users/Richard/OneDrive/Documents/GitHub/CWRU_Transceiver/CWRU_Transceiver_TX/src/code_shifter.v" 39 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1554827381893 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "code_shifter:s\|counter\[6\] " "Latch code_shifter:s\|counter\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR code_shifter:s\|counter\[31\] " "Ports ENA and CLR on the latch are fed by the same signal code_shifter:s\|counter\[31\]" {  } { { "src/code_shifter.v" "" { Text "C:/Users/Richard/OneDrive/Documents/GitHub/CWRU_Transceiver/CWRU_Transceiver_TX/src/code_shifter.v" 39 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1554827381893 ""}  } { { "src/code_shifter.v" "" { Text "C:/Users/Richard/OneDrive/Documents/GitHub/CWRU_Transceiver/CWRU_Transceiver_TX/src/code_shifter.v" 39 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1554827381893 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "code_shifter:s\|counter\[7\] " "Latch code_shifter:s\|counter\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR code_shifter:s\|counter\[31\] " "Ports ENA and CLR on the latch are fed by the same signal code_shifter:s\|counter\[31\]" {  } { { "src/code_shifter.v" "" { Text "C:/Users/Richard/OneDrive/Documents/GitHub/CWRU_Transceiver/CWRU_Transceiver_TX/src/code_shifter.v" 39 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1554827381893 ""}  } { { "src/code_shifter.v" "" { Text "C:/Users/Richard/OneDrive/Documents/GitHub/CWRU_Transceiver/CWRU_Transceiver_TX/src/code_shifter.v" 39 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1554827381893 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "code_shifter:s\|counter\[8\] " "Latch code_shifter:s\|counter\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR code_shifter:s\|counter\[31\] " "Ports ENA and CLR on the latch are fed by the same signal code_shifter:s\|counter\[31\]" {  } { { "src/code_shifter.v" "" { Text "C:/Users/Richard/OneDrive/Documents/GitHub/CWRU_Transceiver/CWRU_Transceiver_TX/src/code_shifter.v" 39 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1554827381893 ""}  } { { "src/code_shifter.v" "" { Text "C:/Users/Richard/OneDrive/Documents/GitHub/CWRU_Transceiver/CWRU_Transceiver_TX/src/code_shifter.v" 39 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1554827381893 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "code_shifter:s\|counter\[9\] " "Latch code_shifter:s\|counter\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR code_shifter:s\|counter\[31\] " "Ports ENA and CLR on the latch are fed by the same signal code_shifter:s\|counter\[31\]" {  } { { "src/code_shifter.v" "" { Text "C:/Users/Richard/OneDrive/Documents/GitHub/CWRU_Transceiver/CWRU_Transceiver_TX/src/code_shifter.v" 39 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1554827381893 ""}  } { { "src/code_shifter.v" "" { Text "C:/Users/Richard/OneDrive/Documents/GitHub/CWRU_Transceiver/CWRU_Transceiver_TX/src/code_shifter.v" 39 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1554827381893 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "code_shifter:s\|counter\[10\] " "Latch code_shifter:s\|counter\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR code_shifter:s\|counter\[31\] " "Ports ENA and CLR on the latch are fed by the same signal code_shifter:s\|counter\[31\]" {  } { { "src/code_shifter.v" "" { Text "C:/Users/Richard/OneDrive/Documents/GitHub/CWRU_Transceiver/CWRU_Transceiver_TX/src/code_shifter.v" 39 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1554827381893 ""}  } { { "src/code_shifter.v" "" { Text "C:/Users/Richard/OneDrive/Documents/GitHub/CWRU_Transceiver/CWRU_Transceiver_TX/src/code_shifter.v" 39 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1554827381893 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "code_shifter:s\|counter\[11\] " "Latch code_shifter:s\|counter\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR code_shifter:s\|counter\[31\] " "Ports ENA and CLR on the latch are fed by the same signal code_shifter:s\|counter\[31\]" {  } { { "src/code_shifter.v" "" { Text "C:/Users/Richard/OneDrive/Documents/GitHub/CWRU_Transceiver/CWRU_Transceiver_TX/src/code_shifter.v" 39 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1554827381893 ""}  } { { "src/code_shifter.v" "" { Text "C:/Users/Richard/OneDrive/Documents/GitHub/CWRU_Transceiver/CWRU_Transceiver_TX/src/code_shifter.v" 39 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1554827381893 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "code_shifter:s\|counter\[12\] " "Latch code_shifter:s\|counter\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR code_shifter:s\|counter\[31\] " "Ports ENA and CLR on the latch are fed by the same signal code_shifter:s\|counter\[31\]" {  } { { "src/code_shifter.v" "" { Text "C:/Users/Richard/OneDrive/Documents/GitHub/CWRU_Transceiver/CWRU_Transceiver_TX/src/code_shifter.v" 39 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1554827381893 ""}  } { { "src/code_shifter.v" "" { Text "C:/Users/Richard/OneDrive/Documents/GitHub/CWRU_Transceiver/CWRU_Transceiver_TX/src/code_shifter.v" 39 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1554827381893 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "code_shifter:s\|counter\[13\] " "Latch code_shifter:s\|counter\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR code_shifter:s\|counter\[31\] " "Ports ENA and CLR on the latch are fed by the same signal code_shifter:s\|counter\[31\]" {  } { { "src/code_shifter.v" "" { Text "C:/Users/Richard/OneDrive/Documents/GitHub/CWRU_Transceiver/CWRU_Transceiver_TX/src/code_shifter.v" 39 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1554827381893 ""}  } { { "src/code_shifter.v" "" { Text "C:/Users/Richard/OneDrive/Documents/GitHub/CWRU_Transceiver/CWRU_Transceiver_TX/src/code_shifter.v" 39 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1554827381893 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "code_shifter:s\|counter\[14\] " "Latch code_shifter:s\|counter\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR code_shifter:s\|counter\[31\] " "Ports ENA and CLR on the latch are fed by the same signal code_shifter:s\|counter\[31\]" {  } { { "src/code_shifter.v" "" { Text "C:/Users/Richard/OneDrive/Documents/GitHub/CWRU_Transceiver/CWRU_Transceiver_TX/src/code_shifter.v" 39 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1554827381893 ""}  } { { "src/code_shifter.v" "" { Text "C:/Users/Richard/OneDrive/Documents/GitHub/CWRU_Transceiver/CWRU_Transceiver_TX/src/code_shifter.v" 39 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1554827381893 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "code_shifter:s\|counter\[15\] " "Latch code_shifter:s\|counter\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR code_shifter:s\|counter\[31\] " "Ports ENA and CLR on the latch are fed by the same signal code_shifter:s\|counter\[31\]" {  } { { "src/code_shifter.v" "" { Text "C:/Users/Richard/OneDrive/Documents/GitHub/CWRU_Transceiver/CWRU_Transceiver_TX/src/code_shifter.v" 39 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1554827381893 ""}  } { { "src/code_shifter.v" "" { Text "C:/Users/Richard/OneDrive/Documents/GitHub/CWRU_Transceiver/CWRU_Transceiver_TX/src/code_shifter.v" 39 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1554827381893 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "code_shifter:s\|counter\[16\] " "Latch code_shifter:s\|counter\[16\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR code_shifter:s\|counter\[31\] " "Ports ENA and CLR on the latch are fed by the same signal code_shifter:s\|counter\[31\]" {  } { { "src/code_shifter.v" "" { Text "C:/Users/Richard/OneDrive/Documents/GitHub/CWRU_Transceiver/CWRU_Transceiver_TX/src/code_shifter.v" 39 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1554827381893 ""}  } { { "src/code_shifter.v" "" { Text "C:/Users/Richard/OneDrive/Documents/GitHub/CWRU_Transceiver/CWRU_Transceiver_TX/src/code_shifter.v" 39 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1554827381893 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "code_shifter:s\|counter\[17\] " "Latch code_shifter:s\|counter\[17\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR code_shifter:s\|counter\[31\] " "Ports ENA and CLR on the latch are fed by the same signal code_shifter:s\|counter\[31\]" {  } { { "src/code_shifter.v" "" { Text "C:/Users/Richard/OneDrive/Documents/GitHub/CWRU_Transceiver/CWRU_Transceiver_TX/src/code_shifter.v" 39 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1554827381893 ""}  } { { "src/code_shifter.v" "" { Text "C:/Users/Richard/OneDrive/Documents/GitHub/CWRU_Transceiver/CWRU_Transceiver_TX/src/code_shifter.v" 39 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1554827381893 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "code_shifter:s\|counter\[18\] " "Latch code_shifter:s\|counter\[18\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR code_shifter:s\|counter\[31\] " "Ports ENA and CLR on the latch are fed by the same signal code_shifter:s\|counter\[31\]" {  } { { "src/code_shifter.v" "" { Text "C:/Users/Richard/OneDrive/Documents/GitHub/CWRU_Transceiver/CWRU_Transceiver_TX/src/code_shifter.v" 39 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1554827381909 ""}  } { { "src/code_shifter.v" "" { Text "C:/Users/Richard/OneDrive/Documents/GitHub/CWRU_Transceiver/CWRU_Transceiver_TX/src/code_shifter.v" 39 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1554827381909 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "code_shifter:s\|counter\[19\] " "Latch code_shifter:s\|counter\[19\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR code_shifter:s\|counter\[31\] " "Ports ENA and CLR on the latch are fed by the same signal code_shifter:s\|counter\[31\]" {  } { { "src/code_shifter.v" "" { Text "C:/Users/Richard/OneDrive/Documents/GitHub/CWRU_Transceiver/CWRU_Transceiver_TX/src/code_shifter.v" 39 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1554827381909 ""}  } { { "src/code_shifter.v" "" { Text "C:/Users/Richard/OneDrive/Documents/GitHub/CWRU_Transceiver/CWRU_Transceiver_TX/src/code_shifter.v" 39 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1554827381909 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "code_shifter:s\|counter\[20\] " "Latch code_shifter:s\|counter\[20\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR code_shifter:s\|counter\[31\] " "Ports ENA and CLR on the latch are fed by the same signal code_shifter:s\|counter\[31\]" {  } { { "src/code_shifter.v" "" { Text "C:/Users/Richard/OneDrive/Documents/GitHub/CWRU_Transceiver/CWRU_Transceiver_TX/src/code_shifter.v" 39 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1554827381909 ""}  } { { "src/code_shifter.v" "" { Text "C:/Users/Richard/OneDrive/Documents/GitHub/CWRU_Transceiver/CWRU_Transceiver_TX/src/code_shifter.v" 39 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1554827381909 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "code_shifter:s\|counter\[21\] " "Latch code_shifter:s\|counter\[21\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR code_shifter:s\|counter\[31\] " "Ports ENA and CLR on the latch are fed by the same signal code_shifter:s\|counter\[31\]" {  } { { "src/code_shifter.v" "" { Text "C:/Users/Richard/OneDrive/Documents/GitHub/CWRU_Transceiver/CWRU_Transceiver_TX/src/code_shifter.v" 39 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1554827381909 ""}  } { { "src/code_shifter.v" "" { Text "C:/Users/Richard/OneDrive/Documents/GitHub/CWRU_Transceiver/CWRU_Transceiver_TX/src/code_shifter.v" 39 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1554827381909 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "code_shifter:s\|counter\[22\] " "Latch code_shifter:s\|counter\[22\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR code_shifter:s\|counter\[31\] " "Ports ENA and CLR on the latch are fed by the same signal code_shifter:s\|counter\[31\]" {  } { { "src/code_shifter.v" "" { Text "C:/Users/Richard/OneDrive/Documents/GitHub/CWRU_Transceiver/CWRU_Transceiver_TX/src/code_shifter.v" 39 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1554827381909 ""}  } { { "src/code_shifter.v" "" { Text "C:/Users/Richard/OneDrive/Documents/GitHub/CWRU_Transceiver/CWRU_Transceiver_TX/src/code_shifter.v" 39 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1554827381909 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "code_shifter:s\|counter\[23\] " "Latch code_shifter:s\|counter\[23\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR code_shifter:s\|counter\[31\] " "Ports ENA and CLR on the latch are fed by the same signal code_shifter:s\|counter\[31\]" {  } { { "src/code_shifter.v" "" { Text "C:/Users/Richard/OneDrive/Documents/GitHub/CWRU_Transceiver/CWRU_Transceiver_TX/src/code_shifter.v" 39 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1554827381909 ""}  } { { "src/code_shifter.v" "" { Text "C:/Users/Richard/OneDrive/Documents/GitHub/CWRU_Transceiver/CWRU_Transceiver_TX/src/code_shifter.v" 39 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1554827381909 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "code_shifter:s\|counter\[24\] " "Latch code_shifter:s\|counter\[24\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR code_shifter:s\|counter\[31\] " "Ports ENA and CLR on the latch are fed by the same signal code_shifter:s\|counter\[31\]" {  } { { "src/code_shifter.v" "" { Text "C:/Users/Richard/OneDrive/Documents/GitHub/CWRU_Transceiver/CWRU_Transceiver_TX/src/code_shifter.v" 39 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1554827381909 ""}  } { { "src/code_shifter.v" "" { Text "C:/Users/Richard/OneDrive/Documents/GitHub/CWRU_Transceiver/CWRU_Transceiver_TX/src/code_shifter.v" 39 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1554827381909 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "code_shifter:s\|counter\[25\] " "Latch code_shifter:s\|counter\[25\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR code_shifter:s\|counter\[31\] " "Ports ENA and CLR on the latch are fed by the same signal code_shifter:s\|counter\[31\]" {  } { { "src/code_shifter.v" "" { Text "C:/Users/Richard/OneDrive/Documents/GitHub/CWRU_Transceiver/CWRU_Transceiver_TX/src/code_shifter.v" 39 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1554827381909 ""}  } { { "src/code_shifter.v" "" { Text "C:/Users/Richard/OneDrive/Documents/GitHub/CWRU_Transceiver/CWRU_Transceiver_TX/src/code_shifter.v" 39 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1554827381909 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "code_shifter:s\|counter\[26\] " "Latch code_shifter:s\|counter\[26\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR code_shifter:s\|counter\[31\] " "Ports ENA and CLR on the latch are fed by the same signal code_shifter:s\|counter\[31\]" {  } { { "src/code_shifter.v" "" { Text "C:/Users/Richard/OneDrive/Documents/GitHub/CWRU_Transceiver/CWRU_Transceiver_TX/src/code_shifter.v" 39 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1554827381909 ""}  } { { "src/code_shifter.v" "" { Text "C:/Users/Richard/OneDrive/Documents/GitHub/CWRU_Transceiver/CWRU_Transceiver_TX/src/code_shifter.v" 39 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1554827381909 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "code_shifter:s\|counter\[27\] " "Latch code_shifter:s\|counter\[27\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR code_shifter:s\|counter\[31\] " "Ports ENA and CLR on the latch are fed by the same signal code_shifter:s\|counter\[31\]" {  } { { "src/code_shifter.v" "" { Text "C:/Users/Richard/OneDrive/Documents/GitHub/CWRU_Transceiver/CWRU_Transceiver_TX/src/code_shifter.v" 39 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1554827381909 ""}  } { { "src/code_shifter.v" "" { Text "C:/Users/Richard/OneDrive/Documents/GitHub/CWRU_Transceiver/CWRU_Transceiver_TX/src/code_shifter.v" 39 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1554827381909 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "code_shifter:s\|counter\[28\] " "Latch code_shifter:s\|counter\[28\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR code_shifter:s\|counter\[31\] " "Ports ENA and CLR on the latch are fed by the same signal code_shifter:s\|counter\[31\]" {  } { { "src/code_shifter.v" "" { Text "C:/Users/Richard/OneDrive/Documents/GitHub/CWRU_Transceiver/CWRU_Transceiver_TX/src/code_shifter.v" 39 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1554827381909 ""}  } { { "src/code_shifter.v" "" { Text "C:/Users/Richard/OneDrive/Documents/GitHub/CWRU_Transceiver/CWRU_Transceiver_TX/src/code_shifter.v" 39 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1554827381909 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "code_shifter:s\|counter\[29\] " "Latch code_shifter:s\|counter\[29\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR code_shifter:s\|counter\[31\] " "Ports ENA and CLR on the latch are fed by the same signal code_shifter:s\|counter\[31\]" {  } { { "src/code_shifter.v" "" { Text "C:/Users/Richard/OneDrive/Documents/GitHub/CWRU_Transceiver/CWRU_Transceiver_TX/src/code_shifter.v" 39 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1554827381909 ""}  } { { "src/code_shifter.v" "" { Text "C:/Users/Richard/OneDrive/Documents/GitHub/CWRU_Transceiver/CWRU_Transceiver_TX/src/code_shifter.v" 39 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1554827381909 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "code_shifter:s\|counter\[30\] " "Latch code_shifter:s\|counter\[30\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR code_shifter:s\|counter\[31\] " "Ports ENA and CLR on the latch are fed by the same signal code_shifter:s\|counter\[31\]" {  } { { "src/code_shifter.v" "" { Text "C:/Users/Richard/OneDrive/Documents/GitHub/CWRU_Transceiver/CWRU_Transceiver_TX/src/code_shifter.v" 39 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1554827381909 ""}  } { { "src/code_shifter.v" "" { Text "C:/Users/Richard/OneDrive/Documents/GitHub/CWRU_Transceiver/CWRU_Transceiver_TX/src/code_shifter.v" 39 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1554827381909 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "code_shifter:s\|counter\[3\] " "Latch code_shifter:s\|counter\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR code_shifter:s\|counter\[31\] " "Ports ENA and CLR on the latch are fed by the same signal code_shifter:s\|counter\[31\]" {  } { { "src/code_shifter.v" "" { Text "C:/Users/Richard/OneDrive/Documents/GitHub/CWRU_Transceiver/CWRU_Transceiver_TX/src/code_shifter.v" 39 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1554827381909 ""}  } { { "src/code_shifter.v" "" { Text "C:/Users/Richard/OneDrive/Documents/GitHub/CWRU_Transceiver/CWRU_Transceiver_TX/src/code_shifter.v" 39 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1554827381909 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "code_shifter:s\|counter\[0\] " "Latch code_shifter:s\|counter\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR code_shifter:s\|counter\[31\] " "Ports ENA and CLR on the latch are fed by the same signal code_shifter:s\|counter\[31\]" {  } { { "src/code_shifter.v" "" { Text "C:/Users/Richard/OneDrive/Documents/GitHub/CWRU_Transceiver/CWRU_Transceiver_TX/src/code_shifter.v" 39 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1554827381909 ""}  } { { "src/code_shifter.v" "" { Text "C:/Users/Richard/OneDrive/Documents/GitHub/CWRU_Transceiver/CWRU_Transceiver_TX/src/code_shifter.v" 39 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1554827381909 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "code_shifter:s\|counter\[1\] " "Latch code_shifter:s\|counter\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR code_shifter:s\|counter\[31\] " "Ports ENA and CLR on the latch are fed by the same signal code_shifter:s\|counter\[31\]" {  } { { "src/code_shifter.v" "" { Text "C:/Users/Richard/OneDrive/Documents/GitHub/CWRU_Transceiver/CWRU_Transceiver_TX/src/code_shifter.v" 39 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1554827381909 ""}  } { { "src/code_shifter.v" "" { Text "C:/Users/Richard/OneDrive/Documents/GitHub/CWRU_Transceiver/CWRU_Transceiver_TX/src/code_shifter.v" 39 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1554827381909 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "code_shifter:s\|counter\[2\] " "Latch code_shifter:s\|counter\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR code_shifter:s\|counter\[31\] " "Ports ENA and CLR on the latch are fed by the same signal code_shifter:s\|counter\[31\]" {  } { { "src/code_shifter.v" "" { Text "C:/Users/Richard/OneDrive/Documents/GitHub/CWRU_Transceiver/CWRU_Transceiver_TX/src/code_shifter.v" 39 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1554827381909 ""}  } { { "src/code_shifter.v" "" { Text "C:/Users/Richard/OneDrive/Documents/GitHub/CWRU_Transceiver/CWRU_Transceiver_TX/src/code_shifter.v" 39 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1554827381909 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "code_shifter:s\|code_reg\[6\] " "Latch code_shifter:s\|code_reg\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA code_shifter:s\|counter\[31\] " "Ports D and ENA on the latch are fed by the same signal code_shifter:s\|counter\[31\]" {  } { { "src/code_shifter.v" "" { Text "C:/Users/Richard/OneDrive/Documents/GitHub/CWRU_Transceiver/CWRU_Transceiver_TX/src/code_shifter.v" 39 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1554827381909 ""}  } { { "src/code_shifter.v" "" { Text "C:/Users/Richard/OneDrive/Documents/GitHub/CWRU_Transceiver/CWRU_Transceiver_TX/src/code_shifter.v" 30 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1554827381909 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "code_shifter:s\|code_reg\[5\] " "Latch code_shifter:s\|code_reg\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA code_shifter:s\|shift_flag " "Ports D and ENA on the latch are fed by the same signal code_shifter:s\|shift_flag" {  } { { "src/code_shifter.v" "" { Text "C:/Users/Richard/OneDrive/Documents/GitHub/CWRU_Transceiver/CWRU_Transceiver_TX/src/code_shifter.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1554827381909 ""}  } { { "src/code_shifter.v" "" { Text "C:/Users/Richard/OneDrive/Documents/GitHub/CWRU_Transceiver/CWRU_Transceiver_TX/src/code_shifter.v" 30 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1554827381909 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "code_shifter:s\|code_reg\[4\] " "Latch code_shifter:s\|code_reg\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA code_shifter:s\|counter\[31\] " "Ports D and ENA on the latch are fed by the same signal code_shifter:s\|counter\[31\]" {  } { { "src/code_shifter.v" "" { Text "C:/Users/Richard/OneDrive/Documents/GitHub/CWRU_Transceiver/CWRU_Transceiver_TX/src/code_shifter.v" 39 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1554827381909 ""}  } { { "src/code_shifter.v" "" { Text "C:/Users/Richard/OneDrive/Documents/GitHub/CWRU_Transceiver/CWRU_Transceiver_TX/src/code_shifter.v" 30 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1554827381909 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "code_shifter:s\|code_reg\[3\] " "Latch code_shifter:s\|code_reg\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA code_shifter:s\|shift_flag " "Ports D and ENA on the latch are fed by the same signal code_shifter:s\|shift_flag" {  } { { "src/code_shifter.v" "" { Text "C:/Users/Richard/OneDrive/Documents/GitHub/CWRU_Transceiver/CWRU_Transceiver_TX/src/code_shifter.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1554827381909 ""}  } { { "src/code_shifter.v" "" { Text "C:/Users/Richard/OneDrive/Documents/GitHub/CWRU_Transceiver/CWRU_Transceiver_TX/src/code_shifter.v" 30 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1554827381909 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "code_shifter:s\|code_reg\[2\] " "Latch code_shifter:s\|code_reg\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA code_shifter:s\|counter\[31\] " "Ports D and ENA on the latch are fed by the same signal code_shifter:s\|counter\[31\]" {  } { { "src/code_shifter.v" "" { Text "C:/Users/Richard/OneDrive/Documents/GitHub/CWRU_Transceiver/CWRU_Transceiver_TX/src/code_shifter.v" 39 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1554827381909 ""}  } { { "src/code_shifter.v" "" { Text "C:/Users/Richard/OneDrive/Documents/GitHub/CWRU_Transceiver/CWRU_Transceiver_TX/src/code_shifter.v" 30 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1554827381909 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "code_shifter:s\|code_reg\[1\] " "Latch code_shifter:s\|code_reg\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA code_shifter:s\|counter\[31\] " "Ports D and ENA on the latch are fed by the same signal code_shifter:s\|counter\[31\]" {  } { { "src/code_shifter.v" "" { Text "C:/Users/Richard/OneDrive/Documents/GitHub/CWRU_Transceiver/CWRU_Transceiver_TX/src/code_shifter.v" 39 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1554827381909 ""}  } { { "src/code_shifter.v" "" { Text "C:/Users/Richard/OneDrive/Documents/GitHub/CWRU_Transceiver/CWRU_Transceiver_TX/src/code_shifter.v" 30 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1554827381909 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO_1\[0\] GND " "Pin \"GPIO_1\[0\]\" is stuck at GND" {  } { { "src/CWRU_Transceiver_TX.v" "" { Text "C:/Users/Richard/OneDrive/Documents/GitHub/CWRU_Transceiver/CWRU_Transceiver_TX/src/CWRU_Transceiver_TX.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1554827381971 "|CWRU_Transceiver_TX|GPIO_1[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO_1\[1\] GND " "Pin \"GPIO_1\[1\]\" is stuck at GND" {  } { { "src/CWRU_Transceiver_TX.v" "" { Text "C:/Users/Richard/OneDrive/Documents/GitHub/CWRU_Transceiver/CWRU_Transceiver_TX/src/CWRU_Transceiver_TX.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1554827381971 "|CWRU_Transceiver_TX|GPIO_1[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO_1\[2\] GND " "Pin \"GPIO_1\[2\]\" is stuck at GND" {  } { { "src/CWRU_Transceiver_TX.v" "" { Text "C:/Users/Richard/OneDrive/Documents/GitHub/CWRU_Transceiver/CWRU_Transceiver_TX/src/CWRU_Transceiver_TX.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1554827381971 "|CWRU_Transceiver_TX|GPIO_1[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO_1\[3\] GND " "Pin \"GPIO_1\[3\]\" is stuck at GND" {  } { { "src/CWRU_Transceiver_TX.v" "" { Text "C:/Users/Richard/OneDrive/Documents/GitHub/CWRU_Transceiver/CWRU_Transceiver_TX/src/CWRU_Transceiver_TX.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1554827381971 "|CWRU_Transceiver_TX|GPIO_1[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO_1\[4\] GND " "Pin \"GPIO_1\[4\]\" is stuck at GND" {  } { { "src/CWRU_Transceiver_TX.v" "" { Text "C:/Users/Richard/OneDrive/Documents/GitHub/CWRU_Transceiver/CWRU_Transceiver_TX/src/CWRU_Transceiver_TX.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1554827381971 "|CWRU_Transceiver_TX|GPIO_1[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO_1\[5\] GND " "Pin \"GPIO_1\[5\]\" is stuck at GND" {  } { { "src/CWRU_Transceiver_TX.v" "" { Text "C:/Users/Richard/OneDrive/Documents/GitHub/CWRU_Transceiver/CWRU_Transceiver_TX/src/CWRU_Transceiver_TX.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1554827381971 "|CWRU_Transceiver_TX|GPIO_1[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO_1\[6\] GND " "Pin \"GPIO_1\[6\]\" is stuck at GND" {  } { { "src/CWRU_Transceiver_TX.v" "" { Text "C:/Users/Richard/OneDrive/Documents/GitHub/CWRU_Transceiver/CWRU_Transceiver_TX/src/CWRU_Transceiver_TX.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1554827381971 "|CWRU_Transceiver_TX|GPIO_1[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO_1\[7\] GND " "Pin \"GPIO_1\[7\]\" is stuck at GND" {  } { { "src/CWRU_Transceiver_TX.v" "" { Text "C:/Users/Richard/OneDrive/Documents/GitHub/CWRU_Transceiver/CWRU_Transceiver_TX/src/CWRU_Transceiver_TX.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1554827381971 "|CWRU_Transceiver_TX|GPIO_1[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO_1\[8\] GND " "Pin \"GPIO_1\[8\]\" is stuck at GND" {  } { { "src/CWRU_Transceiver_TX.v" "" { Text "C:/Users/Richard/OneDrive/Documents/GitHub/CWRU_Transceiver/CWRU_Transceiver_TX/src/CWRU_Transceiver_TX.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1554827381971 "|CWRU_Transceiver_TX|GPIO_1[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO_1\[9\] GND " "Pin \"GPIO_1\[9\]\" is stuck at GND" {  } { { "src/CWRU_Transceiver_TX.v" "" { Text "C:/Users/Richard/OneDrive/Documents/GitHub/CWRU_Transceiver/CWRU_Transceiver_TX/src/CWRU_Transceiver_TX.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1554827381971 "|CWRU_Transceiver_TX|GPIO_1[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO_1\[10\] GND " "Pin \"GPIO_1\[10\]\" is stuck at GND" {  } { { "src/CWRU_Transceiver_TX.v" "" { Text "C:/Users/Richard/OneDrive/Documents/GitHub/CWRU_Transceiver/CWRU_Transceiver_TX/src/CWRU_Transceiver_TX.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1554827381971 "|CWRU_Transceiver_TX|GPIO_1[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO_1\[11\] GND " "Pin \"GPIO_1\[11\]\" is stuck at GND" {  } { { "src/CWRU_Transceiver_TX.v" "" { Text "C:/Users/Richard/OneDrive/Documents/GitHub/CWRU_Transceiver/CWRU_Transceiver_TX/src/CWRU_Transceiver_TX.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1554827381971 "|CWRU_Transceiver_TX|GPIO_1[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO_1\[12\] GND " "Pin \"GPIO_1\[12\]\" is stuck at GND" {  } { { "src/CWRU_Transceiver_TX.v" "" { Text "C:/Users/Richard/OneDrive/Documents/GitHub/CWRU_Transceiver/CWRU_Transceiver_TX/src/CWRU_Transceiver_TX.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1554827381971 "|CWRU_Transceiver_TX|GPIO_1[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO_1\[13\] GND " "Pin \"GPIO_1\[13\]\" is stuck at GND" {  } { { "src/CWRU_Transceiver_TX.v" "" { Text "C:/Users/Richard/OneDrive/Documents/GitHub/CWRU_Transceiver/CWRU_Transceiver_TX/src/CWRU_Transceiver_TX.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1554827381971 "|CWRU_Transceiver_TX|GPIO_1[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO_1\[14\] GND " "Pin \"GPIO_1\[14\]\" is stuck at GND" {  } { { "src/CWRU_Transceiver_TX.v" "" { Text "C:/Users/Richard/OneDrive/Documents/GitHub/CWRU_Transceiver/CWRU_Transceiver_TX/src/CWRU_Transceiver_TX.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1554827381971 "|CWRU_Transceiver_TX|GPIO_1[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO_1\[15\] GND " "Pin \"GPIO_1\[15\]\" is stuck at GND" {  } { { "src/CWRU_Transceiver_TX.v" "" { Text "C:/Users/Richard/OneDrive/Documents/GitHub/CWRU_Transceiver/CWRU_Transceiver_TX/src/CWRU_Transceiver_TX.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1554827381971 "|CWRU_Transceiver_TX|GPIO_1[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO_1\[16\] GND " "Pin \"GPIO_1\[16\]\" is stuck at GND" {  } { { "src/CWRU_Transceiver_TX.v" "" { Text "C:/Users/Richard/OneDrive/Documents/GitHub/CWRU_Transceiver/CWRU_Transceiver_TX/src/CWRU_Transceiver_TX.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1554827381971 "|CWRU_Transceiver_TX|GPIO_1[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO_1\[18\] GND " "Pin \"GPIO_1\[18\]\" is stuck at GND" {  } { { "src/CWRU_Transceiver_TX.v" "" { Text "C:/Users/Richard/OneDrive/Documents/GitHub/CWRU_Transceiver/CWRU_Transceiver_TX/src/CWRU_Transceiver_TX.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1554827381971 "|CWRU_Transceiver_TX|GPIO_1[18]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO_1\[19\] GND " "Pin \"GPIO_1\[19\]\" is stuck at GND" {  } { { "src/CWRU_Transceiver_TX.v" "" { Text "C:/Users/Richard/OneDrive/Documents/GitHub/CWRU_Transceiver/CWRU_Transceiver_TX/src/CWRU_Transceiver_TX.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1554827381971 "|CWRU_Transceiver_TX|GPIO_1[19]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO_1\[20\] GND " "Pin \"GPIO_1\[20\]\" is stuck at GND" {  } { { "src/CWRU_Transceiver_TX.v" "" { Text "C:/Users/Richard/OneDrive/Documents/GitHub/CWRU_Transceiver/CWRU_Transceiver_TX/src/CWRU_Transceiver_TX.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1554827381971 "|CWRU_Transceiver_TX|GPIO_1[20]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO_1\[21\] GND " "Pin \"GPIO_1\[21\]\" is stuck at GND" {  } { { "src/CWRU_Transceiver_TX.v" "" { Text "C:/Users/Richard/OneDrive/Documents/GitHub/CWRU_Transceiver/CWRU_Transceiver_TX/src/CWRU_Transceiver_TX.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1554827381971 "|CWRU_Transceiver_TX|GPIO_1[21]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO_1\[22\] GND " "Pin \"GPIO_1\[22\]\" is stuck at GND" {  } { { "src/CWRU_Transceiver_TX.v" "" { Text "C:/Users/Richard/OneDrive/Documents/GitHub/CWRU_Transceiver/CWRU_Transceiver_TX/src/CWRU_Transceiver_TX.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1554827381971 "|CWRU_Transceiver_TX|GPIO_1[22]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO_1\[23\] GND " "Pin \"GPIO_1\[23\]\" is stuck at GND" {  } { { "src/CWRU_Transceiver_TX.v" "" { Text "C:/Users/Richard/OneDrive/Documents/GitHub/CWRU_Transceiver/CWRU_Transceiver_TX/src/CWRU_Transceiver_TX.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1554827381971 "|CWRU_Transceiver_TX|GPIO_1[23]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO_1\[24\] GND " "Pin \"GPIO_1\[24\]\" is stuck at GND" {  } { { "src/CWRU_Transceiver_TX.v" "" { Text "C:/Users/Richard/OneDrive/Documents/GitHub/CWRU_Transceiver/CWRU_Transceiver_TX/src/CWRU_Transceiver_TX.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1554827381971 "|CWRU_Transceiver_TX|GPIO_1[24]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO_1\[25\] GND " "Pin \"GPIO_1\[25\]\" is stuck at GND" {  } { { "src/CWRU_Transceiver_TX.v" "" { Text "C:/Users/Richard/OneDrive/Documents/GitHub/CWRU_Transceiver/CWRU_Transceiver_TX/src/CWRU_Transceiver_TX.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1554827381971 "|CWRU_Transceiver_TX|GPIO_1[25]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO_1\[26\] GND " "Pin \"GPIO_1\[26\]\" is stuck at GND" {  } { { "src/CWRU_Transceiver_TX.v" "" { Text "C:/Users/Richard/OneDrive/Documents/GitHub/CWRU_Transceiver/CWRU_Transceiver_TX/src/CWRU_Transceiver_TX.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1554827381971 "|CWRU_Transceiver_TX|GPIO_1[26]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO_1\[27\] GND " "Pin \"GPIO_1\[27\]\" is stuck at GND" {  } { { "src/CWRU_Transceiver_TX.v" "" { Text "C:/Users/Richard/OneDrive/Documents/GitHub/CWRU_Transceiver/CWRU_Transceiver_TX/src/CWRU_Transceiver_TX.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1554827381971 "|CWRU_Transceiver_TX|GPIO_1[27]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO_1\[28\] GND " "Pin \"GPIO_1\[28\]\" is stuck at GND" {  } { { "src/CWRU_Transceiver_TX.v" "" { Text "C:/Users/Richard/OneDrive/Documents/GitHub/CWRU_Transceiver/CWRU_Transceiver_TX/src/CWRU_Transceiver_TX.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1554827381971 "|CWRU_Transceiver_TX|GPIO_1[28]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO_1\[29\] GND " "Pin \"GPIO_1\[29\]\" is stuck at GND" {  } { { "src/CWRU_Transceiver_TX.v" "" { Text "C:/Users/Richard/OneDrive/Documents/GitHub/CWRU_Transceiver/CWRU_Transceiver_TX/src/CWRU_Transceiver_TX.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1554827381971 "|CWRU_Transceiver_TX|GPIO_1[29]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO_1\[30\] GND " "Pin \"GPIO_1\[30\]\" is stuck at GND" {  } { { "src/CWRU_Transceiver_TX.v" "" { Text "C:/Users/Richard/OneDrive/Documents/GitHub/CWRU_Transceiver/CWRU_Transceiver_TX/src/CWRU_Transceiver_TX.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1554827381971 "|CWRU_Transceiver_TX|GPIO_1[30]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO_1\[31\] GND " "Pin \"GPIO_1\[31\]\" is stuck at GND" {  } { { "src/CWRU_Transceiver_TX.v" "" { Text "C:/Users/Richard/OneDrive/Documents/GitHub/CWRU_Transceiver/CWRU_Transceiver_TX/src/CWRU_Transceiver_TX.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1554827381971 "|CWRU_Transceiver_TX|GPIO_1[31]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO_1\[32\] GND " "Pin \"GPIO_1\[32\]\" is stuck at GND" {  } { { "src/CWRU_Transceiver_TX.v" "" { Text "C:/Users/Richard/OneDrive/Documents/GitHub/CWRU_Transceiver/CWRU_Transceiver_TX/src/CWRU_Transceiver_TX.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1554827381971 "|CWRU_Transceiver_TX|GPIO_1[32]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO_1\[33\] GND " "Pin \"GPIO_1\[33\]\" is stuck at GND" {  } { { "src/CWRU_Transceiver_TX.v" "" { Text "C:/Users/Richard/OneDrive/Documents/GitHub/CWRU_Transceiver/CWRU_Transceiver_TX/src/CWRU_Transceiver_TX.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1554827381971 "|CWRU_Transceiver_TX|GPIO_1[33]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO_1\[34\] GND " "Pin \"GPIO_1\[34\]\" is stuck at GND" {  } { { "src/CWRU_Transceiver_TX.v" "" { Text "C:/Users/Richard/OneDrive/Documents/GitHub/CWRU_Transceiver/CWRU_Transceiver_TX/src/CWRU_Transceiver_TX.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1554827381971 "|CWRU_Transceiver_TX|GPIO_1[34]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO_1\[35\] GND " "Pin \"GPIO_1\[35\]\" is stuck at GND" {  } { { "src/CWRU_Transceiver_TX.v" "" { Text "C:/Users/Richard/OneDrive/Documents/GitHub/CWRU_Transceiver/CWRU_Transceiver_TX/src/CWRU_Transceiver_TX.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1554827381971 "|CWRU_Transceiver_TX|GPIO_1[35]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[1\] GND " "Pin \"HEX0\[1\]\" is stuck at GND" {  } { { "src/CWRU_Transceiver_TX.v" "" { Text "C:/Users/Richard/OneDrive/Documents/GitHub/CWRU_Transceiver/CWRU_Transceiver_TX/src/CWRU_Transceiver_TX.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1554827381971 "|CWRU_Transceiver_TX|HEX0[1]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1554827381971 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1554827382050 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "DE1_SOC 24 " "Ignored 24 assignments for entity \"DE1_SOC\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name PARTITION_HIERARCHY root_partition -to \| -entity DE1_SOC -section_id Top " "Assignment for entity set_instance_assignment -name PARTITION_HIERARCHY root_partition -to \| -entity DE1_SOC -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1554827382331 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity DE1_SOC -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity DE1_SOC -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1554827382331 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity DE1_SOC -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity DE1_SOC -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1554827382331 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity DE1_SOC -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity DE1_SOC -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1554827382331 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity DE1_SOC -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity DE1_SOC -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1554827382331 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity DE1_SOC -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity DE1_SOC -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1554827382331 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_COLOR 16764057 -entity DE1_SOC -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_COLOR 16764057 -entity DE1_SOC -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1554827382331 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity DE1_SOC -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity DE1_SOC -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1554827382331 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity DE1_SOC -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity DE1_SOC -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1554827382331 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity DE1_SOC -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity DE1_SOC -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1554827382331 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity DE1_SOC -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity DE1_SOC -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1554827382331 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity DE1_SOC -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity DE1_SOC -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1554827382331 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity DE1_SOC -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity DE1_SOC -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1554827382331 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity DE1_SOC -section_id Top " "Assignment for entity set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity DE1_SOC -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1554827382331 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity DE1_SOC -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity DE1_SOC -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1554827382331 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity DE1_SOC -section_id Top " "Assignment for entity set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity DE1_SOC -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1554827382331 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity DE1_SOC -section_id Top " "Assignment for entity set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity DE1_SOC -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1554827382331 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity DE1_SOC -section_id Top " "Assignment for entity set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity DE1_SOC -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1554827382331 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity DE1_SOC -section_id Top " "Assignment for entity set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity DE1_SOC -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1554827382331 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity DE1_SOC -section_id Top " "Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity DE1_SOC -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1554827382331 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity DE1_SOC -section_id Top " "Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity DE1_SOC -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1554827382331 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity DE1_SOC -section_id Top " "Assignment for entity set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity DE1_SOC -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1554827382331 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity DE1_SOC -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity DE1_SOC -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1554827382331 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity DE1_SOC -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity DE1_SOC -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1554827382331 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1554827382331 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1554827382471 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1554827382471 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "223 " "Implemented 223 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "5 " "Implemented 5 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1554827382550 ""} { "Info" "ICUT_CUT_TM_OPINS" "43 " "Implemented 43 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1554827382550 ""} { "Info" "ICUT_CUT_TM_LCELLS" "175 " "Implemented 175 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1554827382550 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1554827382550 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 157 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 157 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4847 " "Peak virtual memory: 4847 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1554827382581 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Apr 09 12:29:42 2019 " "Processing ended: Tue Apr 09 12:29:42 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1554827382581 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1554827382581 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:22 " "Total CPU time (on all processors): 00:00:22" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1554827382581 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1554827382581 ""}
