module testbench ();
	reg a;
	reg b;
	wire sum;
	wire carry;
	
	half_adder ha1 (sum, carry, a, b);
	initial begin 
		$monitor ("a=%b, b=%b, sum=%b, carry=%b", a, b, sum, carry);
	end
	
	initial begin
		#1; a = 0; b = 0;
		#1; a = 0; b = 1;
		#1; a = 1; b = 0;
		#1; a = 1; b = 1;
	end
endmodule