# -------------------------------------------------------------------------- #
#
# Copyright (C) 2018  Intel Corporation. All rights reserved.
# Your use of Intel Corporation's design tools, logic functions 
# and other software and tools, and its AMPP partner logic 
# functions, and any output files from any of the foregoing 
# (including device programming or simulation files), and any 
# associated documentation or information are expressly subject 
# to the terms and conditions of the Intel Program License 
# Subscription Agreement, the Intel Quartus Prime License Agreement,
# the Intel FPGA IP License Agreement, or other applicable license
# agreement, including, without limitation, that your use is for
# the sole purpose of programming logic devices manufactured by
# Intel and sold by Intel or its authorized distributors.  Please
# refer to the applicable agreement for further details.
#
# -------------------------------------------------------------------------- #
#
# Quartus Prime
# Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition
# Date created = 00:27:11  April 11, 2019
#
# -------------------------------------------------------------------------- #
#
# Notes:
#
# 1) The default values for assignments are stored in the file:
#		Lab4_8179_assignment_defaults.qdf
#    If this file doesn't exist, see file:
#		assignment_defaults.qdf
#
# 2) Altera recommends that you do not modify this file. This
#    file is updated automatically by the Quartus Prime software
#    and any changes you make may be lost or overwritten.
#
# -------------------------------------------------------------------------- #


set_global_assignment -name FAMILY "Cyclone IV E"
set_global_assignment -name DEVICE EP4CE115F29C7
set_global_assignment -name TOP_LEVEL_ENTITY Lab4_8179
set_global_assignment -name ORIGINAL_QUARTUS_VERSION 18.1.0
set_global_assignment -name PROJECT_CREATION_TIME_DATE "00:27:11  APRIL 11, 2019"
set_global_assignment -name LAST_QUARTUS_VERSION "18.1.0 Lite Edition"
set_global_assignment -name PROJECT_OUTPUT_DIRECTORY output_files
set_global_assignment -name MIN_CORE_JUNCTION_TEMP 0
set_global_assignment -name MAX_CORE_JUNCTION_TEMP 85
set_global_assignment -name ERROR_CHECK_FREQUENCY_DIVISOR 1
set_global_assignment -name NOMINAL_CORE_SUPPLY_VOLTAGE 1.2V
set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -section_id Top
set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -section_id Top
set_global_assignment -name PARTITION_COLOR 16764057 -section_id Top
set_global_assignment -name VERILOG_FILE ../src/Verification.v
set_global_assignment -name VERILOG_FILE ../src/TimerOneSecondWD.v
set_global_assignment -name VERILOG_FILE ../src/TimerOneSecond.v
set_global_assignment -name VERILOG_FILE ../src/Timer100msWD.v
set_global_assignment -name VERILOG_FILE ../src/Timer100ms.v
set_global_assignment -name VERILOG_FILE ../src/Timer1msWD.v
set_global_assignment -name VERILOG_FILE ../src/Timer1ms_tb.v
set_global_assignment -name VERILOG_FILE ../src/Timer1ms.v
set_global_assignment -name VERILOG_FILE ../src/SingleDigitTimer_tb.v
set_global_assignment -name VERILOG_FILE ../src/SingleDigitTimer.v
set_global_assignment -name VERILOG_FILE ../src/SevenSegmentDec.v
set_global_assignment -name VERILOG_FILE ../src/SevenSegDec_tb.v
set_global_assignment -name VERILOG_FILE ../src/ROM.v
set_global_assignment -name VERILOG_FILE ../src/RandomNumGen_tb.v
set_global_assignment -name VERILOG_FILE ../src/RandomNumGen.v
set_global_assignment -name VERILOG_FILE ../src/LoadRegister_tb.v
set_global_assignment -name VERILOG_FILE ../src/LoadRegister.v
set_global_assignment -name VERILOG_FILE ../src/Lab4_8179.v
set_global_assignment -name VERILOG_FILE ../src/GameController.v
set_global_assignment -name VERILOG_FILE ../src/DigitTimer_tb.v
set_global_assignment -name VERILOG_FILE ../src/DigitTimer.v
set_global_assignment -name VERILOG_FILE ../src/CountTo100WD.v
set_global_assignment -name VERILOG_FILE ../src/CountTo100_tb.v
set_global_assignment -name VERILOG_FILE ../src/CountTo100.v
set_global_assignment -name VERILOG_FILE ../src/CountTo10WD.v
set_global_assignment -name VERILOG_FILE ../src/CountTo10.v
set_global_assignment -name VERILOG_FILE ../src/Counter.v
set_global_assignment -name VERILOG_FILE ../src/ButtonShaper_tb.v
set_global_assignment -name VERILOG_FILE ../src/ButtonShaper.v
set_global_assignment -name VERILOG_FILE ../src/adder_tb.v
set_global_assignment -name VERILOG_FILE ../src/Adder.v
set_global_assignment -name VERILOG_FILE ../src/AccessController.v
set_global_assignment -name POWER_PRESET_COOLING_SOLUTION "23 MM HEAT SINK WITH 200 LFPM AIRFLOW"
set_global_assignment -name POWER_BOARD_THERMAL_MODEL "NONE (CONSERVATIVE)"
set_instance_assignment -name PARTITION_HIERARCHY root_partition -to | -section_id Top