Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Sun Dec 15 19:58:22 2024
| Host         : HYEON-OdysseyLaptop running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_MIPS_timing_summary_routed.rpt -pb top_MIPS_timing_summary_routed.pb -rpx top_MIPS_timing_summary_routed.rpx -warn_on_violation
| Design       : top_MIPS
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (63)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (101)
5. checking no_input_delay (4)
6. checking no_output_delay (17)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (63)
-------------------------
 There are 13 register/latch pins with no clock driven by root clock pin: UART/CLK/clk_low_reg/Q (HIGH)

 There are 25 register/latch pins with no clock driven by root clock pin: UART/DBNC2/U0/U2/Q_reg/Q (HIGH)

 There are 25 register/latch pins with no clock driven by root clock pin: UART/DBNC2/U1/U0/Q_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (101)
--------------------------------------------------
 There are 101 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (4)
------------------------------
 There are 4 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (17)
--------------------------------
 There are 17 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.981        0.000                      0                 2868        0.056        0.000                      0                 2868        4.500        0.000                       0                  1690  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         0.981        0.000                      0                 2868        0.056        0.000                      0                 2868        4.500        0.000                       0                  1690  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        0.981ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.056ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.981ns  (required time - arrival time)
  Source:                 MEM_WB_REG/WB_RegWrite_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            REG_UNIT/register_reg[30][10]/CE
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.671ns  (logic 0.776ns (21.140%)  route 2.895ns (78.860%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.906ns = ( 9.906 - 5.000 ) 
    Source Clock Delay      (SCD):    5.205ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=1689, routed)        1.603     5.205    MEM_WB_REG/clk_IBUF_BUFG
    SLICE_X38Y125        FDCE                                         r  MEM_WB_REG/WB_RegWrite_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y125        FDCE (Prop_fdce_C_Q)         0.478     5.683 r  MEM_WB_REG/WB_RegWrite_reg/Q
                         net (fo=32, routed)          1.232     6.915    MEM_WB_REG/WB_RegWrite
    SLICE_X36Y128        LUT6 (Prop_lut6_I0_O)        0.298     7.213 r  MEM_WB_REG/register[30][31]_i_1/O
                         net (fo=32, routed)          1.663     8.876    REG_UNIT/register_reg[30][31]_0[0]
    SLICE_X55Y112        FDCE                                         r  REG_UNIT/register_reg[30][10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     8.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.422 f  clk_IBUF_BUFG_inst/O
                         net (fo=1689, routed)        1.484     9.906    REG_UNIT/clk_IBUF_BUFG
    SLICE_X55Y112        FDCE                                         r  REG_UNIT/register_reg[30][10]/C  (IS_INVERTED)
                         clock pessimism              0.188    10.094    
                         clock uncertainty           -0.035    10.059    
    SLICE_X55Y112        FDCE (Setup_fdce_C_CE)      -0.202     9.857    REG_UNIT/register_reg[30][10]
  -------------------------------------------------------------------
                         required time                          9.857    
                         arrival time                          -8.876    
  -------------------------------------------------------------------
                         slack                                  0.981    

Slack (MET) :             0.981ns  (required time - arrival time)
  Source:                 MEM_WB_REG/WB_RegWrite_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            REG_UNIT/register_reg[30][3]/CE
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.671ns  (logic 0.776ns (21.140%)  route 2.895ns (78.860%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.906ns = ( 9.906 - 5.000 ) 
    Source Clock Delay      (SCD):    5.205ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=1689, routed)        1.603     5.205    MEM_WB_REG/clk_IBUF_BUFG
    SLICE_X38Y125        FDCE                                         r  MEM_WB_REG/WB_RegWrite_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y125        FDCE (Prop_fdce_C_Q)         0.478     5.683 r  MEM_WB_REG/WB_RegWrite_reg/Q
                         net (fo=32, routed)          1.232     6.915    MEM_WB_REG/WB_RegWrite
    SLICE_X36Y128        LUT6 (Prop_lut6_I0_O)        0.298     7.213 r  MEM_WB_REG/register[30][31]_i_1/O
                         net (fo=32, routed)          1.663     8.876    REG_UNIT/register_reg[30][31]_0[0]
    SLICE_X55Y112        FDCE                                         r  REG_UNIT/register_reg[30][3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     8.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.422 f  clk_IBUF_BUFG_inst/O
                         net (fo=1689, routed)        1.484     9.906    REG_UNIT/clk_IBUF_BUFG
    SLICE_X55Y112        FDCE                                         r  REG_UNIT/register_reg[30][3]/C  (IS_INVERTED)
                         clock pessimism              0.188    10.094    
                         clock uncertainty           -0.035    10.059    
    SLICE_X55Y112        FDCE (Setup_fdce_C_CE)      -0.202     9.857    REG_UNIT/register_reg[30][3]
  -------------------------------------------------------------------
                         required time                          9.857    
                         arrival time                          -8.876    
  -------------------------------------------------------------------
                         slack                                  0.981    

Slack (MET) :             1.134ns  (required time - arrival time)
  Source:                 MEM_WB_REG/WB_RegWrite_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            REG_UNIT/register_reg[28][10]/CE
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.519ns  (logic 0.776ns (22.051%)  route 2.743ns (77.949%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.908ns = ( 9.908 - 5.000 ) 
    Source Clock Delay      (SCD):    5.205ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=1689, routed)        1.603     5.205    MEM_WB_REG/clk_IBUF_BUFG
    SLICE_X38Y125        FDCE                                         r  MEM_WB_REG/WB_RegWrite_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y125        FDCE (Prop_fdce_C_Q)         0.478     5.683 r  MEM_WB_REG/WB_RegWrite_reg/Q
                         net (fo=32, routed)          1.298     6.982    MEM_WB_REG/WB_RegWrite
    SLICE_X41Y130        LUT6 (Prop_lut6_I0_O)        0.298     7.280 r  MEM_WB_REG/register[28][31]_i_1/O
                         net (fo=32, routed)          1.445     8.724    REG_UNIT/register_reg[28][31]_0[0]
    SLICE_X52Y109        FDCE                                         r  REG_UNIT/register_reg[28][10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     8.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.422 f  clk_IBUF_BUFG_inst/O
                         net (fo=1689, routed)        1.486     9.908    REG_UNIT/clk_IBUF_BUFG
    SLICE_X52Y109        FDCE                                         r  REG_UNIT/register_reg[28][10]/C  (IS_INVERTED)
                         clock pessimism              0.188    10.096    
                         clock uncertainty           -0.035    10.061    
    SLICE_X52Y109        FDCE (Setup_fdce_C_CE)      -0.202     9.859    REG_UNIT/register_reg[28][10]
  -------------------------------------------------------------------
                         required time                          9.859    
                         arrival time                          -8.724    
  -------------------------------------------------------------------
                         slack                                  1.134    

Slack (MET) :             1.134ns  (required time - arrival time)
  Source:                 MEM_WB_REG/WB_RegWrite_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            REG_UNIT/register_reg[28][3]/CE
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.519ns  (logic 0.776ns (22.051%)  route 2.743ns (77.949%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.908ns = ( 9.908 - 5.000 ) 
    Source Clock Delay      (SCD):    5.205ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=1689, routed)        1.603     5.205    MEM_WB_REG/clk_IBUF_BUFG
    SLICE_X38Y125        FDCE                                         r  MEM_WB_REG/WB_RegWrite_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y125        FDCE (Prop_fdce_C_Q)         0.478     5.683 r  MEM_WB_REG/WB_RegWrite_reg/Q
                         net (fo=32, routed)          1.298     6.982    MEM_WB_REG/WB_RegWrite
    SLICE_X41Y130        LUT6 (Prop_lut6_I0_O)        0.298     7.280 r  MEM_WB_REG/register[28][31]_i_1/O
                         net (fo=32, routed)          1.445     8.724    REG_UNIT/register_reg[28][31]_0[0]
    SLICE_X52Y109        FDCE                                         r  REG_UNIT/register_reg[28][3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     8.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.422 f  clk_IBUF_BUFG_inst/O
                         net (fo=1689, routed)        1.486     9.908    REG_UNIT/clk_IBUF_BUFG
    SLICE_X52Y109        FDCE                                         r  REG_UNIT/register_reg[28][3]/C  (IS_INVERTED)
                         clock pessimism              0.188    10.096    
                         clock uncertainty           -0.035    10.061    
    SLICE_X52Y109        FDCE (Setup_fdce_C_CE)      -0.202     9.859    REG_UNIT/register_reg[28][3]
  -------------------------------------------------------------------
                         required time                          9.859    
                         arrival time                          -8.724    
  -------------------------------------------------------------------
                         slack                                  1.134    

Slack (MET) :             1.156ns  (required time - arrival time)
  Source:                 MEM_WB_REG/WB_RegWrite_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            REG_UNIT/register_reg[28][0]/CE
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.582ns  (logic 0.776ns (21.661%)  route 2.806ns (78.339%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.922ns = ( 9.922 - 5.000 ) 
    Source Clock Delay      (SCD):    5.205ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=1689, routed)        1.603     5.205    MEM_WB_REG/clk_IBUF_BUFG
    SLICE_X38Y125        FDCE                                         r  MEM_WB_REG/WB_RegWrite_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y125        FDCE (Prop_fdce_C_Q)         0.478     5.683 r  MEM_WB_REG/WB_RegWrite_reg/Q
                         net (fo=32, routed)          1.298     6.982    MEM_WB_REG/WB_RegWrite
    SLICE_X41Y130        LUT6 (Prop_lut6_I0_O)        0.298     7.280 r  MEM_WB_REG/register[28][31]_i_1/O
                         net (fo=32, routed)          1.508     8.788    REG_UNIT/register_reg[28][31]_0[0]
    SLICE_X39Y109        FDCE                                         r  REG_UNIT/register_reg[28][0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     8.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.422 f  clk_IBUF_BUFG_inst/O
                         net (fo=1689, routed)        1.500     9.922    REG_UNIT/clk_IBUF_BUFG
    SLICE_X39Y109        FDCE                                         r  REG_UNIT/register_reg[28][0]/C  (IS_INVERTED)
                         clock pessimism              0.259    10.181    
                         clock uncertainty           -0.035    10.146    
    SLICE_X39Y109        FDCE (Setup_fdce_C_CE)      -0.202     9.944    REG_UNIT/register_reg[28][0]
  -------------------------------------------------------------------
                         required time                          9.944    
                         arrival time                          -8.788    
  -------------------------------------------------------------------
                         slack                                  1.156    

Slack (MET) :             1.156ns  (required time - arrival time)
  Source:                 MEM_WB_REG/WB_RegWrite_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            REG_UNIT/register_reg[28][1]/CE
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.582ns  (logic 0.776ns (21.661%)  route 2.806ns (78.339%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.922ns = ( 9.922 - 5.000 ) 
    Source Clock Delay      (SCD):    5.205ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=1689, routed)        1.603     5.205    MEM_WB_REG/clk_IBUF_BUFG
    SLICE_X38Y125        FDCE                                         r  MEM_WB_REG/WB_RegWrite_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y125        FDCE (Prop_fdce_C_Q)         0.478     5.683 r  MEM_WB_REG/WB_RegWrite_reg/Q
                         net (fo=32, routed)          1.298     6.982    MEM_WB_REG/WB_RegWrite
    SLICE_X41Y130        LUT6 (Prop_lut6_I0_O)        0.298     7.280 r  MEM_WB_REG/register[28][31]_i_1/O
                         net (fo=32, routed)          1.508     8.788    REG_UNIT/register_reg[28][31]_0[0]
    SLICE_X39Y109        FDCE                                         r  REG_UNIT/register_reg[28][1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     8.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.422 f  clk_IBUF_BUFG_inst/O
                         net (fo=1689, routed)        1.500     9.922    REG_UNIT/clk_IBUF_BUFG
    SLICE_X39Y109        FDCE                                         r  REG_UNIT/register_reg[28][1]/C  (IS_INVERTED)
                         clock pessimism              0.259    10.181    
                         clock uncertainty           -0.035    10.146    
    SLICE_X39Y109        FDCE (Setup_fdce_C_CE)      -0.202     9.944    REG_UNIT/register_reg[28][1]
  -------------------------------------------------------------------
                         required time                          9.944    
                         arrival time                          -8.788    
  -------------------------------------------------------------------
                         slack                                  1.156    

Slack (MET) :             1.156ns  (required time - arrival time)
  Source:                 MEM_WB_REG/WB_RegWrite_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            REG_UNIT/register_reg[28][5]/CE
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.582ns  (logic 0.776ns (21.661%)  route 2.806ns (78.339%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.922ns = ( 9.922 - 5.000 ) 
    Source Clock Delay      (SCD):    5.205ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=1689, routed)        1.603     5.205    MEM_WB_REG/clk_IBUF_BUFG
    SLICE_X38Y125        FDCE                                         r  MEM_WB_REG/WB_RegWrite_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y125        FDCE (Prop_fdce_C_Q)         0.478     5.683 r  MEM_WB_REG/WB_RegWrite_reg/Q
                         net (fo=32, routed)          1.298     6.982    MEM_WB_REG/WB_RegWrite
    SLICE_X41Y130        LUT6 (Prop_lut6_I0_O)        0.298     7.280 r  MEM_WB_REG/register[28][31]_i_1/O
                         net (fo=32, routed)          1.508     8.788    REG_UNIT/register_reg[28][31]_0[0]
    SLICE_X39Y109        FDCE                                         r  REG_UNIT/register_reg[28][5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     8.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.422 f  clk_IBUF_BUFG_inst/O
                         net (fo=1689, routed)        1.500     9.922    REG_UNIT/clk_IBUF_BUFG
    SLICE_X39Y109        FDCE                                         r  REG_UNIT/register_reg[28][5]/C  (IS_INVERTED)
                         clock pessimism              0.259    10.181    
                         clock uncertainty           -0.035    10.146    
    SLICE_X39Y109        FDCE (Setup_fdce_C_CE)      -0.202     9.944    REG_UNIT/register_reg[28][5]
  -------------------------------------------------------------------
                         required time                          9.944    
                         arrival time                          -8.788    
  -------------------------------------------------------------------
                         slack                                  1.156    

Slack (MET) :             1.156ns  (required time - arrival time)
  Source:                 MEM_WB_REG/WB_RegWrite_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            REG_UNIT/register_reg[28][9]/CE
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.582ns  (logic 0.776ns (21.661%)  route 2.806ns (78.339%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.922ns = ( 9.922 - 5.000 ) 
    Source Clock Delay      (SCD):    5.205ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=1689, routed)        1.603     5.205    MEM_WB_REG/clk_IBUF_BUFG
    SLICE_X38Y125        FDCE                                         r  MEM_WB_REG/WB_RegWrite_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y125        FDCE (Prop_fdce_C_Q)         0.478     5.683 r  MEM_WB_REG/WB_RegWrite_reg/Q
                         net (fo=32, routed)          1.298     6.982    MEM_WB_REG/WB_RegWrite
    SLICE_X41Y130        LUT6 (Prop_lut6_I0_O)        0.298     7.280 r  MEM_WB_REG/register[28][31]_i_1/O
                         net (fo=32, routed)          1.508     8.788    REG_UNIT/register_reg[28][31]_0[0]
    SLICE_X39Y109        FDCE                                         r  REG_UNIT/register_reg[28][9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     8.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.422 f  clk_IBUF_BUFG_inst/O
                         net (fo=1689, routed)        1.500     9.922    REG_UNIT/clk_IBUF_BUFG
    SLICE_X39Y109        FDCE                                         r  REG_UNIT/register_reg[28][9]/C  (IS_INVERTED)
                         clock pessimism              0.259    10.181    
                         clock uncertainty           -0.035    10.146    
    SLICE_X39Y109        FDCE (Setup_fdce_C_CE)      -0.202     9.944    REG_UNIT/register_reg[28][9]
  -------------------------------------------------------------------
                         required time                          9.944    
                         arrival time                          -8.788    
  -------------------------------------------------------------------
                         slack                                  1.156    

Slack (MET) :             1.208ns  (required time - arrival time)
  Source:                 MEM_WB_REG/WB_RegWrite_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            REG_UNIT/register_reg[18][22]/CE
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.440ns  (logic 0.776ns (22.557%)  route 2.664ns (77.443%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.903ns = ( 9.903 - 5.000 ) 
    Source Clock Delay      (SCD):    5.205ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=1689, routed)        1.603     5.205    MEM_WB_REG/clk_IBUF_BUFG
    SLICE_X38Y125        FDCE                                         r  MEM_WB_REG/WB_RegWrite_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y125        FDCE (Prop_fdce_C_Q)         0.478     5.683 r  MEM_WB_REG/WB_RegWrite_reg/Q
                         net (fo=32, routed)          1.187     6.870    MEM_WB_REG/WB_RegWrite
    SLICE_X38Y129        LUT6 (Prop_lut6_I0_O)        0.298     7.168 r  MEM_WB_REG/register[18][31]_i_1/O
                         net (fo=32, routed)          1.478     8.645    REG_UNIT/register_reg[18][31]_0[0]
    SLICE_X59Y121        FDCE                                         r  REG_UNIT/register_reg[18][22]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     8.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.422 f  clk_IBUF_BUFG_inst/O
                         net (fo=1689, routed)        1.481     9.903    REG_UNIT/clk_IBUF_BUFG
    SLICE_X59Y121        FDCE                                         r  REG_UNIT/register_reg[18][22]/C  (IS_INVERTED)
                         clock pessimism              0.188    10.091    
                         clock uncertainty           -0.035    10.056    
    SLICE_X59Y121        FDCE (Setup_fdce_C_CE)      -0.202     9.854    REG_UNIT/register_reg[18][22]
  -------------------------------------------------------------------
                         required time                          9.854    
                         arrival time                          -8.645    
  -------------------------------------------------------------------
                         slack                                  1.208    

Slack (MET) :             1.210ns  (required time - arrival time)
  Source:                 MEM_WB_REG/WB_RegWrite_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            REG_UNIT/register_reg[6][10]/CE
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.443ns  (logic 0.776ns (22.541%)  route 2.667ns (77.459%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.907ns = ( 9.907 - 5.000 ) 
    Source Clock Delay      (SCD):    5.205ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=1689, routed)        1.603     5.205    MEM_WB_REG/clk_IBUF_BUFG
    SLICE_X38Y125        FDCE                                         r  MEM_WB_REG/WB_RegWrite_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y125        FDCE (Prop_fdce_C_Q)         0.478     5.683 r  MEM_WB_REG/WB_RegWrite_reg/Q
                         net (fo=32, routed)          1.146     6.829    MEM_WB_REG/WB_RegWrite
    SLICE_X39Y129        LUT6 (Prop_lut6_I0_O)        0.298     7.127 r  MEM_WB_REG/register[6][31]_i_1/O
                         net (fo=32, routed)          1.521     8.648    REG_UNIT/register_reg[6][31]_0[0]
    SLICE_X57Y112        FDCE                                         r  REG_UNIT/register_reg[6][10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     8.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.422 f  clk_IBUF_BUFG_inst/O
                         net (fo=1689, routed)        1.485     9.907    REG_UNIT/clk_IBUF_BUFG
    SLICE_X57Y112        FDCE                                         r  REG_UNIT/register_reg[6][10]/C  (IS_INVERTED)
                         clock pessimism              0.188    10.095    
                         clock uncertainty           -0.035    10.060    
    SLICE_X57Y112        FDCE (Setup_fdce_C_CE)      -0.202     9.858    REG_UNIT/register_reg[6][10]
  -------------------------------------------------------------------
                         required time                          9.858    
                         arrival time                          -8.648    
  -------------------------------------------------------------------
                         slack                                  1.210    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 UART/DBNC2/U0/U2/Q_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART/DBNC2/U1/U0/Q_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.335ns  (logic 0.128ns (38.154%)  route 0.207ns (61.846%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.994ns
    Source Clock Delay      (SCD):    1.479ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=1689, routed)        0.560     1.479    UART/DBNC2/U0/U2/clk_IBUF_BUFG
    SLICE_X51Y101        FDCE                                         r  UART/DBNC2/U0/U2/Q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y101        FDCE (Prop_fdce_C_Q)         0.128     1.607 r  UART/DBNC2/U0/U2/Q_reg/Q
                         net (fo=3, routed)           0.207     1.815    UART/DBNC2/U1/U0/sample_palsse
    SLICE_X52Y101        FDCE                                         r  UART/DBNC2/U1/U0/Q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=1689, routed)        0.828     1.994    UART/DBNC2/U1/U0/clk_IBUF_BUFG
    SLICE_X52Y101        FDCE                                         r  UART/DBNC2/U1/U0/Q_reg/C
                         clock pessimism             -0.250     1.743    
    SLICE_X52Y101        FDCE (Hold_fdce_C_D)         0.016     1.759    UART/DBNC2/U1/U0/Q_reg
  -------------------------------------------------------------------
                         required time                         -1.759    
                         arrival time                           1.815    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.076ns  (arrival time - required time)
  Source:                 UART/DBNC2/U0/U2/Q_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART/UART/UP/new_input_arrived_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.430ns  (logic 0.227ns (52.796%)  route 0.203ns (47.204%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    1.479ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=1689, routed)        0.560     1.479    UART/DBNC2/U0/U2/clk_IBUF_BUFG
    SLICE_X51Y101        FDCE                                         r  UART/DBNC2/U0/U2/Q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y101        FDCE (Prop_fdce_C_Q)         0.128     1.607 r  UART/DBNC2/U0/U2/Q_reg/Q
                         net (fo=3, routed)           0.203     1.810    UART/DBNC2/U1/U0/sample_palsse
    SLICE_X52Y103        LUT4 (Prop_lut4_I1_O)        0.099     1.909 r  UART/DBNC2/U1/U0/new_input_arrived_i_1/O
                         net (fo=1, routed)           0.000     1.909    UART/UART/UP/new_input_arrived_reg_0
    SLICE_X52Y103        FDCE                                         r  UART/UART/UP/new_input_arrived_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=1689, routed)        0.827     1.993    UART/UART/UP/clk_IBUF_BUFG
    SLICE_X52Y103        FDCE                                         r  UART/UART/UP/new_input_arrived_reg/C
                         clock pessimism             -0.250     1.742    
    SLICE_X52Y103        FDCE (Hold_fdce_C_D)         0.091     1.833    UART/UART/UP/new_input_arrived_reg
  -------------------------------------------------------------------
                         required time                         -1.833    
                         arrival time                           1.909    
  -------------------------------------------------------------------
                         slack                                  0.076    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 UART/UART/CORE/TX/TSR_reg[4]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART/UART/CORE/TX/TSR_reg[3]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.186ns (77.466%)  route 0.054ns (22.534%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.994ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=1689, routed)        0.559     1.478    UART/UART/CORE/TX/clk_IBUF_BUFG
    SLICE_X51Y106        FDPE                                         r  UART/UART/CORE/TX/TSR_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y106        FDPE (Prop_fdpe_C_Q)         0.141     1.619 r  UART/UART/CORE/TX/TSR_reg[4]/Q
                         net (fo=1, routed)           0.054     1.674    UART/UART/CORE/TX/TSR[4]
    SLICE_X50Y106        LUT4 (Prop_lut4_I0_O)        0.045     1.719 r  UART/UART/CORE/TX/TSR[3]_i_1/O
                         net (fo=1, routed)           0.000     1.719    UART/UART/CORE/TX/TSR[3]_i_1_n_0
    SLICE_X50Y106        FDPE                                         r  UART/UART/CORE/TX/TSR_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=1689, routed)        0.829     1.994    UART/UART/CORE/TX/clk_IBUF_BUFG
    SLICE_X50Y106        FDPE                                         r  UART/UART/CORE/TX/TSR_reg[3]/C
                         clock pessimism             -0.502     1.491    
    SLICE_X50Y106        FDPE (Hold_fdpe_C_D)         0.121     1.612    UART/UART/CORE/TX/TSR_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.612    
                         arrival time                           1.719    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 EX_MEM_REG/MEM_ALUResult_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MEM_WB_REG/WB_ALU_Result_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=1689, routed)        0.557     1.476    EX_MEM_REG/clk_IBUF_BUFG
    SLICE_X45Y116        FDCE                                         r  EX_MEM_REG/MEM_ALUResult_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y116        FDCE (Prop_fdce_C_Q)         0.141     1.617 r  EX_MEM_REG/MEM_ALUResult_reg[9]/Q
                         net (fo=1, routed)           0.056     1.673    MEM_WB_REG/D[9]
    SLICE_X45Y116        FDCE                                         r  MEM_WB_REG/WB_ALU_Result_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=1689, routed)        0.825     1.990    MEM_WB_REG/clk_IBUF_BUFG
    SLICE_X45Y116        FDCE                                         r  MEM_WB_REG/WB_ALU_Result_reg[9]/C
                         clock pessimism             -0.513     1.476    
    SLICE_X45Y116        FDCE (Hold_fdce_C_D)         0.075     1.551    MEM_WB_REG/WB_ALU_Result_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.551    
                         arrival time                           1.673    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 EX_MEM_REG/MEM_ALUResult_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MEM_WB_REG/WB_ALU_Result_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=1689, routed)        0.554     1.473    EX_MEM_REG/clk_IBUF_BUFG
    SLICE_X43Y119        FDCE                                         r  EX_MEM_REG/MEM_ALUResult_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y119        FDCE (Prop_fdce_C_Q)         0.141     1.614 r  EX_MEM_REG/MEM_ALUResult_reg[13]/Q
                         net (fo=1, routed)           0.056     1.670    MEM_WB_REG/D[13]
    SLICE_X43Y119        FDCE                                         r  MEM_WB_REG/WB_ALU_Result_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=1689, routed)        0.822     1.987    MEM_WB_REG/clk_IBUF_BUFG
    SLICE_X43Y119        FDCE                                         r  MEM_WB_REG/WB_ALU_Result_reg[13]/C
                         clock pessimism             -0.513     1.473    
    SLICE_X43Y119        FDCE (Hold_fdce_C_D)         0.075     1.548    MEM_WB_REG/WB_ALU_Result_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.548    
                         arrival time                           1.670    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 EX_MEM_REG/MEM_ALUResult_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MEM_WB_REG/WB_ALU_Result_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=1689, routed)        0.559     1.478    EX_MEM_REG/clk_IBUF_BUFG
    SLICE_X35Y116        FDCE                                         r  EX_MEM_REG/MEM_ALUResult_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y116        FDCE (Prop_fdce_C_Q)         0.141     1.619 r  EX_MEM_REG/MEM_ALUResult_reg[4]/Q
                         net (fo=1, routed)           0.056     1.675    MEM_WB_REG/D[4]
    SLICE_X35Y116        FDCE                                         r  MEM_WB_REG/WB_ALU_Result_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=1689, routed)        0.828     1.993    MEM_WB_REG/clk_IBUF_BUFG
    SLICE_X35Y116        FDCE                                         r  MEM_WB_REG/WB_ALU_Result_reg[4]/C
                         clock pessimism             -0.514     1.478    
    SLICE_X35Y116        FDCE (Hold_fdce_C_D)         0.075     1.553    MEM_WB_REG/WB_ALU_Result_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.553    
                         arrival time                           1.675    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 EX_MEM_REG/MEM_ALUResult_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MEM_WB_REG/WB_ALU_Result_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.141ns (68.336%)  route 0.065ns (31.664%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=1689, routed)        0.553     1.472    EX_MEM_REG/clk_IBUF_BUFG
    SLICE_X44Y120        FDCE                                         r  EX_MEM_REG/MEM_ALUResult_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y120        FDCE (Prop_fdce_C_Q)         0.141     1.613 r  EX_MEM_REG/MEM_ALUResult_reg[18]/Q
                         net (fo=1, routed)           0.065     1.679    MEM_WB_REG/D[18]
    SLICE_X44Y120        FDCE                                         r  MEM_WB_REG/WB_ALU_Result_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=1689, routed)        0.821     1.986    MEM_WB_REG/clk_IBUF_BUFG
    SLICE_X44Y120        FDCE                                         r  MEM_WB_REG/WB_ALU_Result_reg[18]/C
                         clock pessimism             -0.513     1.472    
    SLICE_X44Y120        FDCE (Hold_fdce_C_D)         0.075     1.547    MEM_WB_REG/WB_ALU_Result_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.547    
                         arrival time                           1.679    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 EX_MEM_REG/MEM_ALUResult_reg[30]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MEM_WB_REG/WB_ALU_Result_reg[30]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.141ns (68.336%)  route 0.065ns (31.664%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=1689, routed)        0.549     1.468    EX_MEM_REG/clk_IBUF_BUFG
    SLICE_X44Y124        FDCE                                         r  EX_MEM_REG/MEM_ALUResult_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y124        FDCE (Prop_fdce_C_Q)         0.141     1.609 r  EX_MEM_REG/MEM_ALUResult_reg[30]/Q
                         net (fo=1, routed)           0.065     1.675    MEM_WB_REG/D[30]
    SLICE_X44Y124        FDCE                                         r  MEM_WB_REG/WB_ALU_Result_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=1689, routed)        0.816     1.981    MEM_WB_REG/clk_IBUF_BUFG
    SLICE_X44Y124        FDCE                                         r  MEM_WB_REG/WB_ALU_Result_reg[30]/C
                         clock pessimism             -0.512     1.468    
    SLICE_X44Y124        FDCE (Hold_fdce_C_D)         0.075     1.543    MEM_WB_REG/WB_ALU_Result_reg[30]
  -------------------------------------------------------------------
                         required time                         -1.543    
                         arrival time                           1.675    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 EX_MEM_REG/MEM_ALUResult_reg[29]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MEM_WB_REG/WB_ALU_Result_reg[29]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.141ns (68.336%)  route 0.065ns (31.664%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=1689, routed)        0.549     1.468    EX_MEM_REG/clk_IBUF_BUFG
    SLICE_X40Y124        FDCE                                         r  EX_MEM_REG/MEM_ALUResult_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y124        FDCE (Prop_fdce_C_Q)         0.141     1.609 r  EX_MEM_REG/MEM_ALUResult_reg[29]/Q
                         net (fo=1, routed)           0.065     1.675    MEM_WB_REG/D[29]
    SLICE_X40Y124        FDCE                                         r  MEM_WB_REG/WB_ALU_Result_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=1689, routed)        0.818     1.983    MEM_WB_REG/clk_IBUF_BUFG
    SLICE_X40Y124        FDCE                                         r  MEM_WB_REG/WB_ALU_Result_reg[29]/C
                         clock pessimism             -0.514     1.468    
    SLICE_X40Y124        FDCE (Hold_fdce_C_D)         0.075     1.543    MEM_WB_REG/WB_ALU_Result_reg[29]
  -------------------------------------------------------------------
                         required time                         -1.543    
                         arrival time                           1.675    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.133ns  (arrival time - required time)
  Source:                 UART/DBNC2/U0/U1/Q_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART/DBNC2/U0/U2/Q_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.208ns  (logic 0.141ns (67.788%)  route 0.067ns (32.212%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.995ns
    Source Clock Delay      (SCD):    1.479ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=1689, routed)        0.560     1.479    UART/DBNC2/U0/U1/clk_IBUF_BUFG
    SLICE_X51Y101        FDCE                                         r  UART/DBNC2/U0/U1/Q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y101        FDCE (Prop_fdce_C_Q)         0.141     1.620 r  UART/DBNC2/U0/U1/Q_reg/Q
                         net (fo=2, routed)           0.067     1.687    UART/DBNC2/U0/U2/Q_reg_1
    SLICE_X51Y101        FDCE                                         r  UART/DBNC2/U0/U2/Q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=1689, routed)        0.830     1.995    UART/DBNC2/U0/U2/clk_IBUF_BUFG
    SLICE_X51Y101        FDCE                                         r  UART/DBNC2/U0/U2/Q_reg/C
                         clock pessimism             -0.515     1.479    
    SLICE_X51Y101        FDCE (Hold_fdce_C_D)         0.075     1.554    UART/DBNC2/U0/U2/Q_reg
  -------------------------------------------------------------------
                         required time                         -1.554    
                         arrival time                           1.687    
  -------------------------------------------------------------------
                         slack                                  0.133    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X30Y118   ID_EX_REG/EX_ALUSrc_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X30Y120   ID_EX_REG/EX_Beq_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X30Y120   ID_EX_REG/EX_Bne_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X30Y117   ID_EX_REG/EX_Jal_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X30Y117   ID_EX_REG/EX_Lui_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X30Y118   ID_EX_REG/EX_MemtoReg_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X33Y115   ID_EX_REG/EX_PC_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X42Y118   ID_EX_REG/EX_PC_reg[10]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X37Y119   ID_EX_REG/EX_PC_reg[11]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X51Y110   REG_UNIT/register_reg[15][15]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X46Y114   REG_UNIT/register_reg[21][11]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X38Y117   REG_UNIT/register_reg[21][12]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X38Y117   REG_UNIT/register_reg[21][14]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X42Y114   REG_UNIT/register_reg[28][11]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X42Y114   REG_UNIT/register_reg[28][14]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X53Y121   REG_UNIT/register_reg[4][22]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X57Y127   REG_UNIT/register_reg[4][23]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X53Y121   REG_UNIT/register_reg[4][27]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X49Y112   REG_UNIT/register_reg[4][2]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X30Y118   ID_EX_REG/EX_ALUSrc_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X30Y120   ID_EX_REG/EX_Beq_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X30Y120   ID_EX_REG/EX_Bne_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X30Y118   ID_EX_REG/EX_MemtoReg_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X32Y118   ID_EX_REG/EX_PC_reg[12]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X32Y120   ID_EX_REG/EX_PC_reg[16]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X32Y120   ID_EX_REG/EX_PC_reg[21]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X31Y119   IF_ID_REG/ID_Instruction_reg[13]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X32Y119   IF_ID_REG/ID_Instruction_reg[16]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X29Y118   IF_ID_REG/ID_Instruction_reg[16]_rep/C



