debug=1
save-temps=1

[connectivity]
nk=tdra_vitis:1:tdra_1
sp=tdra_1.out:DDR[1]
sp=tdra_1.mem_in1:DDR[2]

[profile]
data=all:all:all