sv2v --write=adjacent *.sv
yosys -p 'synth_ice40 -top cpu_controller' *.v

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Parsing `arm_cpu.v' using frontend `verilog' --

1. Executing Verilog-2005 frontend: arm_cpu.v
Parsing Verilog input from `arm_cpu.v' to AST representation.
Generating RTLIL representation for module `\arm_cpu'.
Successfully finished Verilog frontend.

-- Parsing `clocked_reg_file.v' using frontend `verilog' --

2. Executing Verilog-2005 frontend: clocked_reg_file.v
Parsing Verilog input from `clocked_reg_file.v' to AST representation.
Generating RTLIL representation for module `\clocked_reg_file'.
Successfully finished Verilog frontend.

-- Parsing `cpu_controller.v' using frontend `verilog' --

3. Executing Verilog-2005 frontend: cpu_controller.v
Parsing Verilog input from `cpu_controller.v' to AST representation.
Warning: Yosys has only limited support for tri-state logic at the moment. (cpu_controller.v:46)
Warning: Yosys has only limited support for tri-state logic at the moment. (cpu_controller.v:47)
Warning: Yosys has only limited support for tri-state logic at the moment. (cpu_controller.v:52)
Warning: Yosys has only limited support for tri-state logic at the moment. (cpu_controller.v:53)
Warning: Yosys has only limited support for tri-state logic at the moment. (cpu_controller.v:54)
Warning: Yosys has only limited support for tri-state logic at the moment. (cpu_controller.v:55)
Warning: Yosys has only limited support for tri-state logic at the moment. (cpu_controller.v:59)
Warning: Yosys has only limited support for tri-state logic at the moment. (cpu_controller.v:60)
Warning: Yosys has only limited support for tri-state logic at the moment. (cpu_controller.v:64)
Warning: Yosys has only limited support for tri-state logic at the moment. (cpu_controller.v:67)
Warning: Yosys has only limited support for tri-state logic at the moment. (cpu_controller.v:69)
Warning: Yosys has only limited support for tri-state logic at the moment. (cpu_controller.v:74)
Warning: Yosys has only limited support for tri-state logic at the moment. (cpu_controller.v:75)
Warning: Yosys has only limited support for tri-state logic at the moment. (cpu_controller.v:78)
Warning: Yosys has only limited support for tri-state logic at the moment. (cpu_controller.v:79)
Warning: Yosys has only limited support for tri-state logic at the moment. (cpu_controller.v:80)
Warning: Yosys has only limited support for tri-state logic at the moment. (cpu_controller.v:81)
Warning: Yosys has only limited support for tri-state logic at the moment. (cpu_controller.v:162)
Warning: Yosys has only limited support for tri-state logic at the moment. (cpu_controller.v:169)
Warning: Yosys has only limited support for tri-state logic at the moment. (cpu_controller.v:170)
Warning: Yosys has only limited support for tri-state logic at the moment. (cpu_controller.v:171)
Warning: Yosys has only limited support for tri-state logic at the moment. (cpu_controller.v:172)
Warning: Yosys has only limited support for tri-state logic at the moment. (cpu_controller.v:173)
Warning: Yosys has only limited support for tri-state logic at the moment. (cpu_controller.v:174)
Warning: Yosys has only limited support for tri-state logic at the moment. (cpu_controller.v:175)
Warning: Yosys has only limited support for tri-state logic at the moment. (cpu_controller.v:176)
Warning: Yosys has only limited support for tri-state logic at the moment. (cpu_controller.v:177)
Warning: Yosys has only limited support for tri-state logic at the moment. (cpu_controller.v:178)
Warning: Yosys has only limited support for tri-state logic at the moment. (cpu_controller.v:185)
Warning: Yosys has only limited support for tri-state logic at the moment. (cpu_controller.v:187)
Warning: Yosys has only limited support for tri-state logic at the moment. (cpu_controller.v:188)
Generating RTLIL representation for module `\cpu_controller'.
Successfully finished Verilog frontend.

-- Parsing `decode_block.v' using frontend `verilog' --

4. Executing Verilog-2005 frontend: decode_block.v
Parsing Verilog input from `decode_block.v' to AST representation.
Generating RTLIL representation for module `\decode_block'.
Successfully finished Verilog frontend.

-- Parsing `decode_execution_register.v' using frontend `verilog' --

5. Executing Verilog-2005 frontend: decode_execution_register.v
Parsing Verilog input from `decode_execution_register.v' to AST representation.
Generating RTLIL representation for module `\decode_execution_register'.
Successfully finished Verilog frontend.

-- Parsing `hazard_control_unit.v' using frontend `verilog' --

6. Executing Verilog-2005 frontend: hazard_control_unit.v
Parsing Verilog input from `hazard_control_unit.v' to AST representation.
Successfully finished Verilog frontend.

-- Parsing `imm_gen.v' using frontend `verilog' --

7. Executing Verilog-2005 frontend: imm_gen.v
Parsing Verilog input from `imm_gen.v' to AST representation.
Warning: Yosys has only limited support for tri-state logic at the moment. (imm_gen.v:19)
Warning: Yosys has only limited support for tri-state logic at the moment. (imm_gen.v:20)
Warning: Yosys has only limited support for tri-state logic at the moment. (imm_gen.v:21)
Warning: Yosys has only limited support for tri-state logic at the moment. (imm_gen.v:22)
Warning: Yosys has only limited support for tri-state logic at the moment. (imm_gen.v:23)
Warning: Yosys has only limited support for tri-state logic at the moment. (imm_gen.v:25)
Warning: Yosys has only limited support for tri-state logic at the moment. (imm_gen.v:26)
Warning: Yosys has only limited support for tri-state logic at the moment. (imm_gen.v:28)
Warning: Yosys has only limited support for tri-state logic at the moment. (imm_gen.v:29)
Warning: Yosys has only limited support for tri-state logic at the moment. (imm_gen.v:31)
Warning: Yosys has only limited support for tri-state logic at the moment. (imm_gen.v:32)
Warning: Yosys has only limited support for tri-state logic at the moment. (imm_gen.v:33)
Warning: Yosys has only limited support for tri-state logic at the moment. (imm_gen.v:34)
Warning: Yosys has only limited support for tri-state logic at the moment. (imm_gen.v:35)
Warning: Yosys has only limited support for tri-state logic at the moment. (imm_gen.v:36)
Warning: Yosys has only limited support for tri-state logic at the moment. (imm_gen.v:37)
Warning: Yosys has only limited support for tri-state logic at the moment. (imm_gen.v:38)
Warning: Yosys has only limited support for tri-state logic at the moment. (imm_gen.v:39)
Generating RTLIL representation for module `\imm_gen'.
Successfully finished Verilog frontend.

-- Parsing `instruction_mem.v' using frontend `verilog' --

8. Executing Verilog-2005 frontend: instruction_mem.v
Parsing Verilog input from `instruction_mem.v' to AST representation.
Generating RTLIL representation for module `\instruction_mem'.
Successfully finished Verilog frontend.

-- Parsing `program_counter.v' using frontend `verilog' --

9. Executing Verilog-2005 frontend: program_counter.v
Parsing Verilog input from `program_counter.v' to AST representation.
Generating RTLIL representation for module `\program_counter'.
Successfully finished Verilog frontend.

-- Parsing `reg_addr_decoder.v' using frontend `verilog' --

10. Executing Verilog-2005 frontend: reg_addr_decoder.v
Parsing Verilog input from `reg_addr_decoder.v' to AST representation.
Warning: Yosys has only limited support for tri-state logic at the moment. (reg_addr_decoder.v:12)
Warning: Yosys has only limited support for tri-state logic at the moment. (reg_addr_decoder.v:14)
Warning: Yosys has only limited support for tri-state logic at the moment. (reg_addr_decoder.v:16)
Warning: Yosys has only limited support for tri-state logic at the moment. (reg_addr_decoder.v:18)
Generating RTLIL representation for module `\reg_addr_decoder'.
Successfully finished Verilog frontend.

-- Running command `synth_ice40 -top cpu_controller' --

11. Executing SYNTH_ICE40 pass.

11.1. Executing Verilog-2005 frontend: /usr/bin/../share/yosys/ice40/cells_sim.v
Parsing Verilog input from `/usr/bin/../share/yosys/ice40/cells_sim.v' to AST representation.
Generating RTLIL representation for module `\SB_IO'.
Generating RTLIL representation for module `\SB_GB_IO'.
Generating RTLIL representation for module `\SB_GB'.
Generating RTLIL representation for module `\SB_LUT4'.
Generating RTLIL representation for module `\SB_CARRY'.
Generating RTLIL representation for module `\SB_DFF'.
Generating RTLIL representation for module `\SB_DFFE'.
Generating RTLIL representation for module `\SB_DFFSR'.
Generating RTLIL representation for module `\SB_DFFR'.
Generating RTLIL representation for module `\SB_DFFSS'.
Generating RTLIL representation for module `\SB_DFFS'.
Generating RTLIL representation for module `\SB_DFFESR'.
Generating RTLIL representation for module `\SB_DFFER'.
Generating RTLIL representation for module `\SB_DFFESS'.
Generating RTLIL representation for module `\SB_DFFES'.
Generating RTLIL representation for module `\SB_DFFN'.
Generating RTLIL representation for module `\SB_DFFNE'.
Generating RTLIL representation for module `\SB_DFFNSR'.
Generating RTLIL representation for module `\SB_DFFNR'.
Generating RTLIL representation for module `\SB_DFFNSS'.
Generating RTLIL representation for module `\SB_DFFNS'.
Generating RTLIL representation for module `\SB_DFFNESR'.
Generating RTLIL representation for module `\SB_DFFNER'.
Generating RTLIL representation for module `\SB_DFFNESS'.
Generating RTLIL representation for module `\SB_DFFNES'.
Generating RTLIL representation for module `\SB_RAM40_4K'.
Generating RTLIL representation for module `\SB_RAM40_4KNR'.
Generating RTLIL representation for module `\SB_RAM40_4KNW'.
Generating RTLIL representation for module `\SB_RAM40_4KNRNW'.
Generating RTLIL representation for module `\ICESTORM_LC'.
Generating RTLIL representation for module `\SB_PLL40_CORE'.
Generating RTLIL representation for module `\SB_PLL40_PAD'.
Generating RTLIL representation for module `\SB_PLL40_2_PAD'.
Generating RTLIL representation for module `\SB_PLL40_2F_CORE'.
Generating RTLIL representation for module `\SB_PLL40_2F_PAD'.
Generating RTLIL representation for module `\SB_WARMBOOT'.
Generating RTLIL representation for module `\SB_SPRAM256KA'.
Generating RTLIL representation for module `\SB_HFOSC'.
Generating RTLIL representation for module `\SB_LFOSC'.
Generating RTLIL representation for module `\SB_RGBA_DRV'.
Generating RTLIL representation for module `\SB_LED_DRV_CUR'.
Generating RTLIL representation for module `\SB_RGB_DRV'.
Generating RTLIL representation for module `\SB_I2C'.
Generating RTLIL representation for module `\SB_SPI'.
Generating RTLIL representation for module `\SB_LEDDA_IP'.
Generating RTLIL representation for module `\SB_FILTER_50NS'.
Generating RTLIL representation for module `\SB_IO_I3C'.
Generating RTLIL representation for module `\SB_IO_OD'.
Generating RTLIL representation for module `\SB_MAC16'.
Successfully finished Verilog frontend.

11.2. Executing HIERARCHY pass (managing design hierarchy).

11.2.1. Analyzing design hierarchy..
Top module:  \cpu_controller

11.2.2. Analyzing design hierarchy..
Top module:  \cpu_controller
Removing unused module `\reg_addr_decoder'.
Removing unused module `\program_counter'.
Removing unused module `\instruction_mem'.
Removing unused module `\imm_gen'.
Removing unused module `\decode_execution_register'.
Removing unused module `\decode_block'.
Removing unused module `\clocked_reg_file'.
Removing unused module `\arm_cpu'.
Removed 8 unused modules.

11.3. Executing PROC pass (convert processes to netlists).

11.3.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Found and cleaned up 1 empty switch in `\cpu_controller.$proc$cpu_controller.v:198$396'.
Cleaned up 1 empty switch.

11.3.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Marked 19 switch rules as full_case in process $proc$cpu_controller.v:389$1211 in module cpu_controller.
Marked 2 switch rules as full_case in process $proc$cpu_controller.v:384$1198 in module cpu_controller.
Marked 1 switch rules as full_case in process $proc$cpu_controller.v:379$1194 in module cpu_controller.
Removed 2 dead cases from process $proc$cpu_controller.v:198$396 in module cpu_controller.
Marked 124 switch rules as full_case in process $proc$cpu_controller.v:198$396 in module cpu_controller.
Removed a total of 2 dead cases.

11.3.3. Executing PROC_INIT pass (extract init attributes).

11.3.4. Executing PROC_ARST pass (detect async resets in processes).

11.3.5. Executing PROC_MUX pass (convert decision trees to multiplexers).
Creating decoders for process `\cpu_controller.$proc$cpu_controller.v:389$1211'.
     1/173: $18$func$\one_hot_to_bin$cpu_controller.v:393$362$\reg_addr[3:0]$1400
     2/173: $3$func$\sv2v_cast_4_signed$cpu_controller.v:110$395$\sv2v_cast_4_signed[3:0]$1401
     3/173: $3$func$\sv2v_cast_4_signed$cpu_controller.v:110$395$\inp[3:0]$1402
     4/173: $17$func$\one_hot_to_bin$cpu_controller.v:393$362$\reg_addr[3:0]$1396
     5/173: $3$func$\sv2v_cast_4_signed$cpu_controller.v:110$394$\sv2v_cast_4_signed[3:0]$1397
     6/173: $3$func$\sv2v_cast_4_signed$cpu_controller.v:110$394$\inp[3:0]$1398
     7/173: $16$func$\one_hot_to_bin$cpu_controller.v:393$362$\reg_addr[3:0]$1392
     8/173: $3$func$\sv2v_cast_4_signed$cpu_controller.v:110$393$\sv2v_cast_4_signed[3:0]$1393
     9/173: $3$func$\sv2v_cast_4_signed$cpu_controller.v:110$393$\inp[3:0]$1394
    10/173: $15$func$\one_hot_to_bin$cpu_controller.v:393$362$\reg_addr[3:0]$1388
    11/173: $3$func$\sv2v_cast_4_signed$cpu_controller.v:110$392$\sv2v_cast_4_signed[3:0]$1389
    12/173: $3$func$\sv2v_cast_4_signed$cpu_controller.v:110$392$\inp[3:0]$1390
    13/173: $14$func$\one_hot_to_bin$cpu_controller.v:393$362$\reg_addr[3:0]$1384
    14/173: $3$func$\sv2v_cast_4_signed$cpu_controller.v:110$391$\sv2v_cast_4_signed[3:0]$1385
    15/173: $3$func$\sv2v_cast_4_signed$cpu_controller.v:110$391$\inp[3:0]$1386
    16/173: $13$func$\one_hot_to_bin$cpu_controller.v:393$362$\reg_addr[3:0]$1380
    17/173: $3$func$\sv2v_cast_4_signed$cpu_controller.v:110$390$\sv2v_cast_4_signed[3:0]$1381
    18/173: $3$func$\sv2v_cast_4_signed$cpu_controller.v:110$390$\inp[3:0]$1382
    19/173: $12$func$\one_hot_to_bin$cpu_controller.v:393$362$\reg_addr[3:0]$1376
    20/173: $3$func$\sv2v_cast_4_signed$cpu_controller.v:110$389$\sv2v_cast_4_signed[3:0]$1377
    21/173: $3$func$\sv2v_cast_4_signed$cpu_controller.v:110$389$\inp[3:0]$1378
    22/173: $11$func$\one_hot_to_bin$cpu_controller.v:393$362$\reg_addr[3:0]$1372
    23/173: $3$func$\sv2v_cast_4_signed$cpu_controller.v:110$388$\sv2v_cast_4_signed[3:0]$1373
    24/173: $3$func$\sv2v_cast_4_signed$cpu_controller.v:110$388$\inp[3:0]$1374
    25/173: $10$func$\one_hot_to_bin$cpu_controller.v:393$362$\reg_addr[3:0]$1368
    26/173: $3$func$\sv2v_cast_4_signed$cpu_controller.v:110$387$\sv2v_cast_4_signed[3:0]$1369
    27/173: $3$func$\sv2v_cast_4_signed$cpu_controller.v:110$387$\inp[3:0]$1370
    28/173: $9$func$\one_hot_to_bin$cpu_controller.v:393$362$\reg_addr[3:0]$1364
    29/173: $3$func$\sv2v_cast_4_signed$cpu_controller.v:110$386$\sv2v_cast_4_signed[3:0]$1365
    30/173: $3$func$\sv2v_cast_4_signed$cpu_controller.v:110$386$\inp[3:0]$1366
    31/173: $8$func$\one_hot_to_bin$cpu_controller.v:393$362$\reg_addr[3:0]$1360
    32/173: $3$func$\sv2v_cast_4_signed$cpu_controller.v:110$385$\sv2v_cast_4_signed[3:0]$1361
    33/173: $3$func$\sv2v_cast_4_signed$cpu_controller.v:110$385$\inp[3:0]$1362
    34/173: $7$func$\one_hot_to_bin$cpu_controller.v:393$362$\reg_addr[3:0]$1356
    35/173: $3$func$\sv2v_cast_4_signed$cpu_controller.v:110$384$\sv2v_cast_4_signed[3:0]$1357
    36/173: $3$func$\sv2v_cast_4_signed$cpu_controller.v:110$384$\inp[3:0]$1358
    37/173: $6$func$\one_hot_to_bin$cpu_controller.v:393$362$\reg_addr[3:0]$1352
    38/173: $3$func$\sv2v_cast_4_signed$cpu_controller.v:110$383$\sv2v_cast_4_signed[3:0]$1353
    39/173: $3$func$\sv2v_cast_4_signed$cpu_controller.v:110$383$\inp[3:0]$1354
    40/173: $5$func$\one_hot_to_bin$cpu_controller.v:393$362$\reg_addr[3:0]$1348
    41/173: $3$func$\sv2v_cast_4_signed$cpu_controller.v:110$382$\sv2v_cast_4_signed[3:0]$1349
    42/173: $3$func$\sv2v_cast_4_signed$cpu_controller.v:110$382$\inp[3:0]$1350
    43/173: $4$func$\one_hot_to_bin$cpu_controller.v:393$362$\reg_addr[3:0]$1344
    44/173: $3$func$\sv2v_cast_4_signed$cpu_controller.v:110$381$\sv2v_cast_4_signed[3:0]$1345
    45/173: $3$func$\sv2v_cast_4_signed$cpu_controller.v:110$381$\inp[3:0]$1346
    46/173: $3$func$\one_hot_to_bin$cpu_controller.v:393$362$\reg_addr[3:0]$1340
    47/173: $3$func$\sv2v_cast_4_signed$cpu_controller.v:110$380$\sv2v_cast_4_signed[3:0]$1341
    48/173: $3$func$\sv2v_cast_4_signed$cpu_controller.v:110$380$\inp[3:0]$1342
    49/173: $3$func$\priority_decode$cpu_controller.v:393$361$\decoder_signal[15:0]$1339
    50/173: $2$func$\sv2v_cast_4$cpu_controller.v:393$363$\sv2v_cast_4[3:0]$1303
    51/173: $2$func$\sv2v_cast_4$cpu_controller.v:393$363$\inp[3:0]$1304
    52/173: $2$func$\one_hot_to_bin$cpu_controller.v:393$362$\one_hot_to_bin[3:0]$1300
    53/173: $2$func$\one_hot_to_bin$cpu_controller.sv2v_autoblock_3.v:393$362$\sv2v_autoblock_3\i[31:0]$1305
    54/173: $2$func$\sv2v_cast_4_signed$cpu_controller.v:110$395$\inp[3:0]$1337
    55/173: $2$func$\sv2v_cast_4_signed$cpu_controller.v:110$395$\sv2v_cast_4_signed[3:0]$1336
    56/173: $2$func$\one_hot_to_bin$cpu_controller.v:393$362$\reg_addr[3:0]$1302
    57/173: $2$func$\sv2v_cast_4_signed$cpu_controller.v:110$394$\inp[3:0]$1335
    58/173: $2$func$\sv2v_cast_4_signed$cpu_controller.v:110$394$\sv2v_cast_4_signed[3:0]$1334
    59/173: $2$func$\sv2v_cast_4_signed$cpu_controller.v:110$393$\inp[3:0]$1333
    60/173: $2$func$\sv2v_cast_4_signed$cpu_controller.v:110$393$\sv2v_cast_4_signed[3:0]$1332
    61/173: $2$func$\sv2v_cast_4_signed$cpu_controller.v:110$392$\inp[3:0]$1331
    62/173: $2$func$\sv2v_cast_4_signed$cpu_controller.v:110$392$\sv2v_cast_4_signed[3:0]$1330
    63/173: $2$func$\sv2v_cast_4_signed$cpu_controller.v:110$391$\inp[3:0]$1329
    64/173: $2$func$\sv2v_cast_4_signed$cpu_controller.v:110$391$\sv2v_cast_4_signed[3:0]$1328
    65/173: $2$func$\sv2v_cast_4_signed$cpu_controller.v:110$390$\inp[3:0]$1327
    66/173: $2$func$\sv2v_cast_4_signed$cpu_controller.v:110$390$\sv2v_cast_4_signed[3:0]$1326
    67/173: $2$func$\sv2v_cast_4_signed$cpu_controller.v:110$389$\inp[3:0]$1325
    68/173: $2$func$\sv2v_cast_4_signed$cpu_controller.v:110$389$\sv2v_cast_4_signed[3:0]$1324
    69/173: $2$func$\sv2v_cast_4_signed$cpu_controller.v:110$388$\inp[3:0]$1323
    70/173: $2$func$\sv2v_cast_4_signed$cpu_controller.v:110$388$\sv2v_cast_4_signed[3:0]$1322
    71/173: $2$func$\sv2v_cast_4_signed$cpu_controller.v:110$387$\inp[3:0]$1321
    72/173: $2$func$\sv2v_cast_4_signed$cpu_controller.v:110$387$\sv2v_cast_4_signed[3:0]$1320
    73/173: $2$func$\sv2v_cast_4_signed$cpu_controller.v:110$386$\inp[3:0]$1319
    74/173: $2$func$\sv2v_cast_4_signed$cpu_controller.v:110$386$\sv2v_cast_4_signed[3:0]$1318
    75/173: $2$func$\sv2v_cast_4_signed$cpu_controller.v:110$385$\inp[3:0]$1317
    76/173: $2$func$\sv2v_cast_4_signed$cpu_controller.v:110$385$\sv2v_cast_4_signed[3:0]$1316
    77/173: $2$func$\sv2v_cast_4_signed$cpu_controller.v:110$384$\inp[3:0]$1315
    78/173: $2$func$\sv2v_cast_4_signed$cpu_controller.v:110$384$\sv2v_cast_4_signed[3:0]$1314
    79/173: $2$func$\sv2v_cast_4_signed$cpu_controller.v:110$383$\inp[3:0]$1313
    80/173: $2$func$\sv2v_cast_4_signed$cpu_controller.v:110$383$\sv2v_cast_4_signed[3:0]$1312
    81/173: $2$func$\sv2v_cast_4_signed$cpu_controller.v:110$382$\inp[3:0]$1311
    82/173: $2$func$\sv2v_cast_4_signed$cpu_controller.v:110$382$\sv2v_cast_4_signed[3:0]$1310
    83/173: $2$func$\sv2v_cast_4_signed$cpu_controller.v:110$381$\inp[3:0]$1309
    84/173: $2$func$\sv2v_cast_4_signed$cpu_controller.v:110$381$\sv2v_cast_4_signed[3:0]$1308
    85/173: $2$func$\sv2v_cast_4_signed$cpu_controller.v:110$380$\inp[3:0]$1307
    86/173: $2$func$\sv2v_cast_4_signed$cpu_controller.v:110$380$\sv2v_cast_4_signed[3:0]$1306
    87/173: $2$func$\one_hot_to_bin$cpu_controller.v:393$362$\one_hot_i[15:0]$1301
    88/173: $2$func$\priority_decode$cpu_controller.v:393$361$\priority_decode[15:0]$1297
    89/173: $2$func$\priority_decode$cpu_controller.v:393$361$\decoder_signal[15:0]$1299
    90/173: $2$func$\priority_decode$cpu_controller.v:393$361$\reg_list[15:0]$1298
    91/173: $1$func$\sv2v_cast_4_signed$cpu_controller.v:110$395$\inp[3:0]$1295
    92/173: $1$func$\sv2v_cast_4_signed$cpu_controller.v:110$395$\sv2v_cast_4_signed[3:0]$1294
    93/173: $1$func$\sv2v_cast_4_signed$cpu_controller.v:110$394$\inp[3:0]$1293
    94/173: $1$func$\sv2v_cast_4_signed$cpu_controller.v:110$394$\sv2v_cast_4_signed[3:0]$1292
    95/173: $1$func$\sv2v_cast_4_signed$cpu_controller.v:110$393$\inp[3:0]$1291
    96/173: $1$func$\sv2v_cast_4_signed$cpu_controller.v:110$393$\sv2v_cast_4_signed[3:0]$1290
    97/173: $1$func$\sv2v_cast_4_signed$cpu_controller.v:110$392$\inp[3:0]$1289
    98/173: $1$func$\sv2v_cast_4_signed$cpu_controller.v:110$392$\sv2v_cast_4_signed[3:0]$1288
    99/173: $1$func$\sv2v_cast_4_signed$cpu_controller.v:110$391$\inp[3:0]$1287
   100/173: $1$func$\sv2v_cast_4_signed$cpu_controller.v:110$391$\sv2v_cast_4_signed[3:0]$1286
   101/173: $1$func$\sv2v_cast_4_signed$cpu_controller.v:110$390$\inp[3:0]$1285
   102/173: $1$func$\sv2v_cast_4_signed$cpu_controller.v:110$390$\sv2v_cast_4_signed[3:0]$1284
   103/173: $1$func$\sv2v_cast_4_signed$cpu_controller.v:110$389$\inp[3:0]$1283
   104/173: $1$func$\sv2v_cast_4_signed$cpu_controller.v:110$389$\sv2v_cast_4_signed[3:0]$1282
   105/173: $1$func$\sv2v_cast_4_signed$cpu_controller.v:110$388$\inp[3:0]$1281
   106/173: $1$func$\sv2v_cast_4_signed$cpu_controller.v:110$388$\sv2v_cast_4_signed[3:0]$1280
   107/173: $1$func$\sv2v_cast_4_signed$cpu_controller.v:110$387$\inp[3:0]$1279
   108/173: $1$func$\sv2v_cast_4_signed$cpu_controller.v:110$387$\sv2v_cast_4_signed[3:0]$1278
   109/173: $1$func$\sv2v_cast_4_signed$cpu_controller.v:110$386$\inp[3:0]$1277
   110/173: $1$func$\sv2v_cast_4_signed$cpu_controller.v:110$386$\sv2v_cast_4_signed[3:0]$1276
   111/173: $1$func$\sv2v_cast_4_signed$cpu_controller.v:110$385$\inp[3:0]$1275
   112/173: $1$func$\sv2v_cast_4_signed$cpu_controller.v:110$385$\sv2v_cast_4_signed[3:0]$1274
   113/173: $1$func$\sv2v_cast_4_signed$cpu_controller.v:110$384$\inp[3:0]$1273
   114/173: $1$func$\sv2v_cast_4_signed$cpu_controller.v:110$384$\sv2v_cast_4_signed[3:0]$1272
   115/173: $1$func$\sv2v_cast_4_signed$cpu_controller.v:110$383$\inp[3:0]$1271
   116/173: $1$func$\sv2v_cast_4_signed$cpu_controller.v:110$383$\sv2v_cast_4_signed[3:0]$1270
   117/173: $1$func$\sv2v_cast_4_signed$cpu_controller.v:110$382$\inp[3:0]$1269
   118/173: $1$func$\sv2v_cast_4_signed$cpu_controller.v:110$382$\sv2v_cast_4_signed[3:0]$1268
   119/173: $1$func$\sv2v_cast_4_signed$cpu_controller.v:110$381$\inp[3:0]$1267
   120/173: $1$func$\sv2v_cast_4_signed$cpu_controller.v:110$381$\sv2v_cast_4_signed[3:0]$1266
   121/173: $1$func$\sv2v_cast_4_signed$cpu_controller.v:110$380$\inp[3:0]$1265
   122/173: $1$func$\sv2v_cast_4_signed$cpu_controller.v:110$380$\sv2v_cast_4_signed[3:0]$1264
   123/173: $1$func$\one_hot_to_bin$cpu_controller.sv2v_autoblock_3.v:393$362$\sv2v_autoblock_3\i[31:0]$1263
   124/173: $1$func$\sv2v_cast_4$cpu_controller.v:393$363$\inp[3:0]$1262
   125/173: $1$func$\sv2v_cast_4$cpu_controller.v:393$363$\sv2v_cast_4[3:0]$1261
   126/173: $1$func$\one_hot_to_bin$cpu_controller.v:393$362$\reg_addr[3:0]$1260
   127/173: $1$func$\one_hot_to_bin$cpu_controller.v:393$362$\one_hot_i[15:0]$1259
   128/173: $1$func$\one_hot_to_bin$cpu_controller.v:393$362$\one_hot_to_bin[3:0]$1258
   129/173: $1$func$\priority_decode$cpu_controller.v:393$361$\decoder_signal[15:0]$1257
   130/173: $1$func$\priority_decode$cpu_controller.v:393$361$\reg_list[15:0]$1256
   131/173: $1$func$\priority_decode$cpu_controller.v:393$361$\priority_decode[15:0]$1255
   132/173: $0$func$\sv2v_cast_4_signed$cpu_controller.v:110$395$\inp[3:0]$1252
   133/173: $0$func$\sv2v_cast_4_signed$cpu_controller.v:110$395$\sv2v_cast_4_signed[3:0]$1251
   134/173: $0$func$\sv2v_cast_4_signed$cpu_controller.v:110$394$\inp[3:0]$1250
   135/173: $0$func$\sv2v_cast_4_signed$cpu_controller.v:110$394$\sv2v_cast_4_signed[3:0]$1249
   136/173: $0$func$\sv2v_cast_4_signed$cpu_controller.v:110$393$\inp[3:0]$1248
   137/173: $0$func$\sv2v_cast_4_signed$cpu_controller.v:110$393$\sv2v_cast_4_signed[3:0]$1247
   138/173: $0$func$\sv2v_cast_4_signed$cpu_controller.v:110$392$\inp[3:0]$1246
   139/173: $0$func$\sv2v_cast_4_signed$cpu_controller.v:110$392$\sv2v_cast_4_signed[3:0]$1245
   140/173: $0$func$\sv2v_cast_4_signed$cpu_controller.v:110$391$\inp[3:0]$1244
   141/173: $0$func$\sv2v_cast_4_signed$cpu_controller.v:110$391$\sv2v_cast_4_signed[3:0]$1243
   142/173: $0$func$\sv2v_cast_4_signed$cpu_controller.v:110$390$\inp[3:0]$1242
   143/173: $0$func$\sv2v_cast_4_signed$cpu_controller.v:110$390$\sv2v_cast_4_signed[3:0]$1241
   144/173: $0$func$\sv2v_cast_4_signed$cpu_controller.v:110$389$\inp[3:0]$1240
   145/173: $0$func$\sv2v_cast_4_signed$cpu_controller.v:110$389$\sv2v_cast_4_signed[3:0]$1239
   146/173: $0$func$\sv2v_cast_4_signed$cpu_controller.v:110$388$\inp[3:0]$1238
   147/173: $0$func$\sv2v_cast_4_signed$cpu_controller.v:110$388$\sv2v_cast_4_signed[3:0]$1237
   148/173: $0$func$\sv2v_cast_4_signed$cpu_controller.v:110$387$\inp[3:0]$1236
   149/173: $0$func$\sv2v_cast_4_signed$cpu_controller.v:110$387$\sv2v_cast_4_signed[3:0]$1235
   150/173: $0$func$\sv2v_cast_4_signed$cpu_controller.v:110$386$\inp[3:0]$1234
   151/173: $0$func$\sv2v_cast_4_signed$cpu_controller.v:110$386$\sv2v_cast_4_signed[3:0]$1233
   152/173: $0$func$\sv2v_cast_4_signed$cpu_controller.v:110$385$\inp[3:0]$1232
   153/173: $0$func$\sv2v_cast_4_signed$cpu_controller.v:110$385$\sv2v_cast_4_signed[3:0]$1231
   154/173: $0$func$\sv2v_cast_4_signed$cpu_controller.v:110$384$\inp[3:0]$1230
   155/173: $0$func$\sv2v_cast_4_signed$cpu_controller.v:110$384$\sv2v_cast_4_signed[3:0]$1229
   156/173: $0$func$\sv2v_cast_4_signed$cpu_controller.v:110$383$\inp[3:0]$1228
   157/173: $0$func$\sv2v_cast_4_signed$cpu_controller.v:110$383$\sv2v_cast_4_signed[3:0]$1227
   158/173: $0$func$\sv2v_cast_4_signed$cpu_controller.v:110$382$\inp[3:0]$1226
   159/173: $0$func$\sv2v_cast_4_signed$cpu_controller.v:110$382$\sv2v_cast_4_signed[3:0]$1225
   160/173: $0$func$\sv2v_cast_4_signed$cpu_controller.v:110$381$\inp[3:0]$1224
   161/173: $0$func$\sv2v_cast_4_signed$cpu_controller.v:110$381$\sv2v_cast_4_signed[3:0]$1223
   162/173: $0$func$\sv2v_cast_4_signed$cpu_controller.v:110$380$\inp[3:0]$1222
   163/173: $0$func$\sv2v_cast_4_signed$cpu_controller.v:110$380$\sv2v_cast_4_signed[3:0]$1221
   164/173: $0$func$\one_hot_to_bin$cpu_controller.sv2v_autoblock_3.v:393$362$\sv2v_autoblock_3\i[31:0]$1220
   165/173: $0$func$\sv2v_cast_4$cpu_controller.v:393$363$\inp[3:0]$1219
   166/173: $0$func$\sv2v_cast_4$cpu_controller.v:393$363$\sv2v_cast_4[3:0]$1218
   167/173: $0$func$\one_hot_to_bin$cpu_controller.v:393$362$\reg_addr[3:0]$1217
   168/173: $0$func$\one_hot_to_bin$cpu_controller.v:393$362$\one_hot_i[15:0]$1216
   169/173: $0$func$\one_hot_to_bin$cpu_controller.v:393$362$\one_hot_to_bin[3:0]$1215
   170/173: $0$func$\priority_decode$cpu_controller.v:393$361$\decoder_signal[15:0]$1214
   171/173: $0$func$\priority_decode$cpu_controller.v:393$361$\reg_list[15:0]$1213
   172/173: $0$func$\priority_decode$cpu_controller.v:393$361$\priority_decode[15:0]$1212
   173/173: $0\base_reg_in_list_status_sig[0:0]
Creating decoders for process `\cpu_controller.$proc$cpu_controller.v:384$1198'.
     1/8: $2$func$\priority_decode$cpu_controller.v:388$360$\decoder_signal[15:0]$1208
     2/8: $1$func$\priority_decode$cpu_controller.v:388$360$\decoder_signal[15:0]$1206
     3/8: $1$func$\priority_decode$cpu_controller.v:388$360$\reg_list[15:0]$1205
     4/8: $1$func$\priority_decode$cpu_controller.v:388$360$\priority_decode[15:0]$1204
     5/8: $0$func$\priority_decode$cpu_controller.v:388$360$\decoder_signal[15:0]$1201
     6/8: $0$func$\priority_decode$cpu_controller.v:388$360$\reg_list[15:0]$1200
     7/8: $0$func$\priority_decode$cpu_controller.v:388$360$\priority_decode[15:0]$1199
     8/8: $0\hold_counter[15:0]
Creating decoders for process `\cpu_controller.$proc$cpu_controller.v:379$1194'.
     1/1: $0\accumulator[4:0]
Creating decoders for process `\cpu_controller.$proc$cpu_controller.v:198$396'.
     1/720: $18$func$\one_hot_to_bin$cpu_controller.v:363$326$\reg_addr[3:0]$1189
     2/720: $3$func$\sv2v_cast_4_signed$cpu_controller.v:110$358$\sv2v_cast_4_signed[3:0]$1190
     3/720: $3$func$\sv2v_cast_4_signed$cpu_controller.v:110$358$\inp[3:0]$1191
     4/720: $17$func$\one_hot_to_bin$cpu_controller.v:363$326$\reg_addr[3:0]$1185
     5/720: $3$func$\sv2v_cast_4_signed$cpu_controller.v:110$357$\sv2v_cast_4_signed[3:0]$1186
     6/720: $3$func$\sv2v_cast_4_signed$cpu_controller.v:110$357$\inp[3:0]$1187
     7/720: $16$func$\one_hot_to_bin$cpu_controller.v:363$326$\reg_addr[3:0]$1181
     8/720: $3$func$\sv2v_cast_4_signed$cpu_controller.v:110$356$\sv2v_cast_4_signed[3:0]$1182
     9/720: $3$func$\sv2v_cast_4_signed$cpu_controller.v:110$356$\inp[3:0]$1183
    10/720: $15$func$\one_hot_to_bin$cpu_controller.v:363$326$\reg_addr[3:0]$1177
    11/720: $3$func$\sv2v_cast_4_signed$cpu_controller.v:110$355$\sv2v_cast_4_signed[3:0]$1178
    12/720: $3$func$\sv2v_cast_4_signed$cpu_controller.v:110$355$\inp[3:0]$1179
    13/720: $14$func$\one_hot_to_bin$cpu_controller.v:363$326$\reg_addr[3:0]$1173
    14/720: $3$func$\sv2v_cast_4_signed$cpu_controller.v:110$354$\sv2v_cast_4_signed[3:0]$1174
    15/720: $3$func$\sv2v_cast_4_signed$cpu_controller.v:110$354$\inp[3:0]$1175
    16/720: $13$func$\one_hot_to_bin$cpu_controller.v:363$326$\reg_addr[3:0]$1169
    17/720: $3$func$\sv2v_cast_4_signed$cpu_controller.v:110$353$\sv2v_cast_4_signed[3:0]$1170
    18/720: $3$func$\sv2v_cast_4_signed$cpu_controller.v:110$353$\inp[3:0]$1171
    19/720: $12$func$\one_hot_to_bin$cpu_controller.v:363$326$\reg_addr[3:0]$1165
    20/720: $3$func$\sv2v_cast_4_signed$cpu_controller.v:110$352$\sv2v_cast_4_signed[3:0]$1166
    21/720: $3$func$\sv2v_cast_4_signed$cpu_controller.v:110$352$\inp[3:0]$1167
    22/720: $11$func$\one_hot_to_bin$cpu_controller.v:363$326$\reg_addr[3:0]$1161
    23/720: $3$func$\sv2v_cast_4_signed$cpu_controller.v:110$351$\sv2v_cast_4_signed[3:0]$1162
    24/720: $3$func$\sv2v_cast_4_signed$cpu_controller.v:110$351$\inp[3:0]$1163
    25/720: $10$func$\one_hot_to_bin$cpu_controller.v:363$326$\reg_addr[3:0]$1157
    26/720: $3$func$\sv2v_cast_4_signed$cpu_controller.v:110$350$\sv2v_cast_4_signed[3:0]$1158
    27/720: $3$func$\sv2v_cast_4_signed$cpu_controller.v:110$350$\inp[3:0]$1159
    28/720: $9$func$\one_hot_to_bin$cpu_controller.v:363$326$\reg_addr[3:0]$1153
    29/720: $3$func$\sv2v_cast_4_signed$cpu_controller.v:110$349$\sv2v_cast_4_signed[3:0]$1154
    30/720: $3$func$\sv2v_cast_4_signed$cpu_controller.v:110$349$\inp[3:0]$1155
    31/720: $8$func$\one_hot_to_bin$cpu_controller.v:363$326$\reg_addr[3:0]$1149
    32/720: $3$func$\sv2v_cast_4_signed$cpu_controller.v:110$348$\sv2v_cast_4_signed[3:0]$1150
    33/720: $3$func$\sv2v_cast_4_signed$cpu_controller.v:110$348$\inp[3:0]$1151
    34/720: $7$func$\one_hot_to_bin$cpu_controller.v:363$326$\reg_addr[3:0]$1145
    35/720: $3$func$\sv2v_cast_4_signed$cpu_controller.v:110$347$\sv2v_cast_4_signed[3:0]$1146
    36/720: $3$func$\sv2v_cast_4_signed$cpu_controller.v:110$347$\inp[3:0]$1147
    37/720: $6$func$\one_hot_to_bin$cpu_controller.v:363$326$\reg_addr[3:0]$1141
    38/720: $3$func$\sv2v_cast_4_signed$cpu_controller.v:110$346$\sv2v_cast_4_signed[3:0]$1142
    39/720: $3$func$\sv2v_cast_4_signed$cpu_controller.v:110$346$\inp[3:0]$1143
    40/720: $5$func$\one_hot_to_bin$cpu_controller.v:363$326$\reg_addr[3:0]$1137
    41/720: $3$func$\sv2v_cast_4_signed$cpu_controller.v:110$345$\sv2v_cast_4_signed[3:0]$1138
    42/720: $3$func$\sv2v_cast_4_signed$cpu_controller.v:110$345$\inp[3:0]$1139
    43/720: $4$func$\one_hot_to_bin$cpu_controller.v:363$326$\reg_addr[3:0]$1133
    44/720: $3$func$\sv2v_cast_4_signed$cpu_controller.v:110$344$\sv2v_cast_4_signed[3:0]$1134
    45/720: $3$func$\sv2v_cast_4_signed$cpu_controller.v:110$344$\inp[3:0]$1135
    46/720: $3$func$\one_hot_to_bin$cpu_controller.v:363$326$\reg_addr[3:0]$1129
    47/720: $3$func$\sv2v_cast_4_signed$cpu_controller.v:110$343$\sv2v_cast_4_signed[3:0]$1130
    48/720: $3$func$\sv2v_cast_4_signed$cpu_controller.v:110$343$\inp[3:0]$1131
    49/720: $3$func$\priority_decode$cpu_controller.v:363$325$\decoder_signal[15:0]$1128
    50/720: $8\reg_write_en_o[0:0]
    51/720: $5\reg_file_addr_2_o[3:0]
    52/720: $2$func$\one_hot_to_bin$cpu_controller.v:363$326$\one_hot_to_bin[3:0]$1089
    53/720: $2$func$\one_hot_to_bin$cpu_controller.sv2v_autoblock_3.v:363$326$\sv2v_autoblock_3\i[31:0]$1092
    54/720: $2$func$\sv2v_cast_4_signed$cpu_controller.v:110$358$\inp[3:0]$1124
    55/720: $2$func$\sv2v_cast_4_signed$cpu_controller.v:110$358$\sv2v_cast_4_signed[3:0]$1123
    56/720: $2$func$\one_hot_to_bin$cpu_controller.v:363$326$\reg_addr[3:0]$1091
    57/720: $2$func$\sv2v_cast_4_signed$cpu_controller.v:110$357$\inp[3:0]$1122
    58/720: $2$func$\sv2v_cast_4_signed$cpu_controller.v:110$357$\sv2v_cast_4_signed[3:0]$1121
    59/720: $2$func$\sv2v_cast_4_signed$cpu_controller.v:110$356$\inp[3:0]$1120
    60/720: $2$func$\sv2v_cast_4_signed$cpu_controller.v:110$356$\sv2v_cast_4_signed[3:0]$1119
    61/720: $2$func$\sv2v_cast_4_signed$cpu_controller.v:110$355$\inp[3:0]$1118
    62/720: $2$func$\sv2v_cast_4_signed$cpu_controller.v:110$355$\sv2v_cast_4_signed[3:0]$1117
    63/720: $2$func$\sv2v_cast_4_signed$cpu_controller.v:110$354$\inp[3:0]$1116
    64/720: $2$func$\sv2v_cast_4_signed$cpu_controller.v:110$354$\sv2v_cast_4_signed[3:0]$1115
    65/720: $2$func$\sv2v_cast_4_signed$cpu_controller.v:110$353$\inp[3:0]$1114
    66/720: $2$func$\sv2v_cast_4_signed$cpu_controller.v:110$353$\sv2v_cast_4_signed[3:0]$1113
    67/720: $2$func$\sv2v_cast_4_signed$cpu_controller.v:110$352$\inp[3:0]$1112
    68/720: $2$func$\sv2v_cast_4_signed$cpu_controller.v:110$352$\sv2v_cast_4_signed[3:0]$1111
    69/720: $2$func$\sv2v_cast_4_signed$cpu_controller.v:110$351$\inp[3:0]$1110
    70/720: $2$func$\sv2v_cast_4_signed$cpu_controller.v:110$351$\sv2v_cast_4_signed[3:0]$1109
    71/720: $2$func$\sv2v_cast_4_signed$cpu_controller.v:110$350$\inp[3:0]$1108
    72/720: $2$func$\sv2v_cast_4_signed$cpu_controller.v:110$350$\sv2v_cast_4_signed[3:0]$1107
    73/720: $2$func$\sv2v_cast_4_signed$cpu_controller.v:110$349$\inp[3:0]$1106
    74/720: $2$func$\sv2v_cast_4_signed$cpu_controller.v:110$349$\sv2v_cast_4_signed[3:0]$1105
    75/720: $2$func$\sv2v_cast_4_signed$cpu_controller.v:110$348$\inp[3:0]$1104
    76/720: $2$func$\sv2v_cast_4_signed$cpu_controller.v:110$348$\sv2v_cast_4_signed[3:0]$1103
    77/720: $2$func$\sv2v_cast_4_signed$cpu_controller.v:110$347$\inp[3:0]$1102
    78/720: $2$func$\sv2v_cast_4_signed$cpu_controller.v:110$347$\sv2v_cast_4_signed[3:0]$1101
    79/720: $2$func$\sv2v_cast_4_signed$cpu_controller.v:110$346$\inp[3:0]$1100
    80/720: $2$func$\sv2v_cast_4_signed$cpu_controller.v:110$346$\sv2v_cast_4_signed[3:0]$1099
    81/720: $2$func$\sv2v_cast_4_signed$cpu_controller.v:110$345$\inp[3:0]$1098
    82/720: $2$func$\sv2v_cast_4_signed$cpu_controller.v:110$345$\sv2v_cast_4_signed[3:0]$1097
    83/720: $2$func$\sv2v_cast_4_signed$cpu_controller.v:110$344$\inp[3:0]$1096
    84/720: $2$func$\sv2v_cast_4_signed$cpu_controller.v:110$344$\sv2v_cast_4_signed[3:0]$1095
    85/720: $2$func$\sv2v_cast_4_signed$cpu_controller.v:110$343$\inp[3:0]$1094
    86/720: $2$func$\sv2v_cast_4_signed$cpu_controller.v:110$343$\sv2v_cast_4_signed[3:0]$1093
    87/720: $2$func$\one_hot_to_bin$cpu_controller.v:363$326$\one_hot_i[15:0]$1090
    88/720: $2$func$\priority_decode$cpu_controller.v:363$325$\priority_decode[15:0]$1086
    89/720: $2$func$\priority_decode$cpu_controller.v:363$325$\decoder_signal[15:0]$1088
    90/720: $2$func$\priority_decode$cpu_controller.v:363$325$\reg_list[15:0]$1087
    91/720: $2$func$\sv2v_cast_4$cpu_controller.v:367$359$\inp[3:0]$1126
    92/720: $2$func$\sv2v_cast_4$cpu_controller.v:367$359$\sv2v_cast_4[3:0]$1125
    93/720: $17$func$\bit_count$cpu_controller.v:358$308$\sum[4:0]$1082
    94/720: $16$func$\bit_count$cpu_controller.v:358$308$\sum[4:0]$1080
    95/720: $15$func$\bit_count$cpu_controller.v:358$308$\sum[4:0]$1078
    96/720: $14$func$\bit_count$cpu_controller.v:358$308$\sum[4:0]$1076
    97/720: $13$func$\bit_count$cpu_controller.v:358$308$\sum[4:0]$1074
    98/720: $12$func$\bit_count$cpu_controller.v:358$308$\sum[4:0]$1072
    99/720: $11$func$\bit_count$cpu_controller.v:358$308$\sum[4:0]$1070
   100/720: $10$func$\bit_count$cpu_controller.v:358$308$\sum[4:0]$1068
   101/720: $9$func$\bit_count$cpu_controller.v:358$308$\sum[4:0]$1066
   102/720: $8$func$\bit_count$cpu_controller.v:358$308$\sum[4:0]$1064
   103/720: $7$func$\bit_count$cpu_controller.v:358$308$\sum[4:0]$1062
   104/720: $6$func$\bit_count$cpu_controller.v:358$308$\sum[4:0]$1060
   105/720: $5$func$\bit_count$cpu_controller.v:358$308$\sum[4:0]$1058
   106/720: $4$func$\bit_count$cpu_controller.v:358$308$\sum[4:0]$1056
   107/720: $3$func$\bit_count$cpu_controller.v:358$308$\sum[4:0]$1054
   108/720: $2$func$\bit_count$cpu_controller.v:358$308$\sum[4:0]$1052
   109/720: $18$func$\one_hot_to_bin$cpu_controller.v:352$273$\reg_addr[3:0]$1047
   110/720: $3$func$\sv2v_cast_4_signed$cpu_controller.v:110$305$\sv2v_cast_4_signed[3:0]$1048
   111/720: $3$func$\sv2v_cast_4_signed$cpu_controller.v:110$305$\inp[3:0]$1049
   112/720: $17$func$\one_hot_to_bin$cpu_controller.v:352$273$\reg_addr[3:0]$1043
   113/720: $3$func$\sv2v_cast_4_signed$cpu_controller.v:110$304$\sv2v_cast_4_signed[3:0]$1044
   114/720: $3$func$\sv2v_cast_4_signed$cpu_controller.v:110$304$\inp[3:0]$1045
   115/720: $16$func$\one_hot_to_bin$cpu_controller.v:352$273$\reg_addr[3:0]$1039
   116/720: $3$func$\sv2v_cast_4_signed$cpu_controller.v:110$303$\sv2v_cast_4_signed[3:0]$1040
   117/720: $3$func$\sv2v_cast_4_signed$cpu_controller.v:110$303$\inp[3:0]$1041
   118/720: $15$func$\one_hot_to_bin$cpu_controller.v:352$273$\reg_addr[3:0]$1035
   119/720: $3$func$\sv2v_cast_4_signed$cpu_controller.v:110$302$\sv2v_cast_4_signed[3:0]$1036
   120/720: $3$func$\sv2v_cast_4_signed$cpu_controller.v:110$302$\inp[3:0]$1037
   121/720: $14$func$\one_hot_to_bin$cpu_controller.v:352$273$\reg_addr[3:0]$1031
   122/720: $3$func$\sv2v_cast_4_signed$cpu_controller.v:110$301$\sv2v_cast_4_signed[3:0]$1032
   123/720: $3$func$\sv2v_cast_4_signed$cpu_controller.v:110$301$\inp[3:0]$1033
   124/720: $13$func$\one_hot_to_bin$cpu_controller.v:352$273$\reg_addr[3:0]$1027
   125/720: $3$func$\sv2v_cast_4_signed$cpu_controller.v:110$300$\sv2v_cast_4_signed[3:0]$1028
   126/720: $3$func$\sv2v_cast_4_signed$cpu_controller.v:110$300$\inp[3:0]$1029
   127/720: $12$func$\one_hot_to_bin$cpu_controller.v:352$273$\reg_addr[3:0]$1023
   128/720: $3$func$\sv2v_cast_4_signed$cpu_controller.v:110$299$\sv2v_cast_4_signed[3:0]$1024
   129/720: $3$func$\sv2v_cast_4_signed$cpu_controller.v:110$299$\inp[3:0]$1025
   130/720: $11$func$\one_hot_to_bin$cpu_controller.v:352$273$\reg_addr[3:0]$1019
   131/720: $3$func$\sv2v_cast_4_signed$cpu_controller.v:110$298$\sv2v_cast_4_signed[3:0]$1020
   132/720: $3$func$\sv2v_cast_4_signed$cpu_controller.v:110$298$\inp[3:0]$1021
   133/720: $10$func$\one_hot_to_bin$cpu_controller.v:352$273$\reg_addr[3:0]$1015
   134/720: $3$func$\sv2v_cast_4_signed$cpu_controller.v:110$297$\sv2v_cast_4_signed[3:0]$1016
   135/720: $3$func$\sv2v_cast_4_signed$cpu_controller.v:110$297$\inp[3:0]$1017
   136/720: $9$func$\one_hot_to_bin$cpu_controller.v:352$273$\reg_addr[3:0]$1011
   137/720: $3$func$\sv2v_cast_4_signed$cpu_controller.v:110$296$\sv2v_cast_4_signed[3:0]$1012
   138/720: $3$func$\sv2v_cast_4_signed$cpu_controller.v:110$296$\inp[3:0]$1013
   139/720: $8$func$\one_hot_to_bin$cpu_controller.v:352$273$\reg_addr[3:0]$1007
   140/720: $3$func$\sv2v_cast_4_signed$cpu_controller.v:110$295$\sv2v_cast_4_signed[3:0]$1008
   141/720: $3$func$\sv2v_cast_4_signed$cpu_controller.v:110$295$\inp[3:0]$1009
   142/720: $7$func$\one_hot_to_bin$cpu_controller.v:352$273$\reg_addr[3:0]$1003
   143/720: $3$func$\sv2v_cast_4_signed$cpu_controller.v:110$294$\sv2v_cast_4_signed[3:0]$1004
   144/720: $3$func$\sv2v_cast_4_signed$cpu_controller.v:110$294$\inp[3:0]$1005
   145/720: $6$func$\one_hot_to_bin$cpu_controller.v:352$273$\reg_addr[3:0]$999
   146/720: $3$func$\sv2v_cast_4_signed$cpu_controller.v:110$293$\sv2v_cast_4_signed[3:0]$1000
   147/720: $3$func$\sv2v_cast_4_signed$cpu_controller.v:110$293$\inp[3:0]$1001
   148/720: $5$func$\one_hot_to_bin$cpu_controller.v:352$273$\reg_addr[3:0]$995
   149/720: $3$func$\sv2v_cast_4_signed$cpu_controller.v:110$292$\sv2v_cast_4_signed[3:0]$996
   150/720: $3$func$\sv2v_cast_4_signed$cpu_controller.v:110$292$\inp[3:0]$997
   151/720: $4$func$\one_hot_to_bin$cpu_controller.v:352$273$\reg_addr[3:0]$991
   152/720: $3$func$\sv2v_cast_4_signed$cpu_controller.v:110$291$\sv2v_cast_4_signed[3:0]$992
   153/720: $3$func$\sv2v_cast_4_signed$cpu_controller.v:110$291$\inp[3:0]$993
   154/720: $3$func$\one_hot_to_bin$cpu_controller.v:352$273$\reg_addr[3:0]$987
   155/720: $3$func$\sv2v_cast_4_signed$cpu_controller.v:110$290$\sv2v_cast_4_signed[3:0]$988
   156/720: $3$func$\sv2v_cast_4_signed$cpu_controller.v:110$290$\inp[3:0]$989
   157/720: $3$func$\priority_decode$cpu_controller.v:352$272$\decoder_signal[15:0]$986
   158/720: $4\reg_file_addr_2_o[3:0]
   159/720: $2$func$\one_hot_to_bin$cpu_controller.v:352$273$\one_hot_to_bin[3:0]$947
   160/720: $2$func$\one_hot_to_bin$cpu_controller.sv2v_autoblock_3.v:352$273$\sv2v_autoblock_3\i[31:0]$950
   161/720: $2$func$\sv2v_cast_4_signed$cpu_controller.v:110$305$\inp[3:0]$982
   162/720: $2$func$\sv2v_cast_4_signed$cpu_controller.v:110$305$\sv2v_cast_4_signed[3:0]$981
   163/720: $2$func$\one_hot_to_bin$cpu_controller.v:352$273$\reg_addr[3:0]$949
   164/720: $2$func$\sv2v_cast_4_signed$cpu_controller.v:110$304$\inp[3:0]$980
   165/720: $2$func$\sv2v_cast_4_signed$cpu_controller.v:110$304$\sv2v_cast_4_signed[3:0]$979
   166/720: $2$func$\sv2v_cast_4_signed$cpu_controller.v:110$303$\inp[3:0]$978
   167/720: $2$func$\sv2v_cast_4_signed$cpu_controller.v:110$303$\sv2v_cast_4_signed[3:0]$977
   168/720: $2$func$\sv2v_cast_4_signed$cpu_controller.v:110$302$\inp[3:0]$976
   169/720: $2$func$\sv2v_cast_4_signed$cpu_controller.v:110$302$\sv2v_cast_4_signed[3:0]$975
   170/720: $2$func$\sv2v_cast_4_signed$cpu_controller.v:110$301$\inp[3:0]$974
   171/720: $2$func$\sv2v_cast_4_signed$cpu_controller.v:110$301$\sv2v_cast_4_signed[3:0]$973
   172/720: $2$func$\sv2v_cast_4_signed$cpu_controller.v:110$300$\inp[3:0]$972
   173/720: $2$func$\sv2v_cast_4_signed$cpu_controller.v:110$300$\sv2v_cast_4_signed[3:0]$971
   174/720: $2$func$\sv2v_cast_4_signed$cpu_controller.v:110$299$\inp[3:0]$970
   175/720: $2$func$\sv2v_cast_4_signed$cpu_controller.v:110$299$\sv2v_cast_4_signed[3:0]$969
   176/720: $2$func$\sv2v_cast_4_signed$cpu_controller.v:110$298$\inp[3:0]$968
   177/720: $2$func$\sv2v_cast_4_signed$cpu_controller.v:110$298$\sv2v_cast_4_signed[3:0]$967
   178/720: $2$func$\sv2v_cast_4_signed$cpu_controller.v:110$297$\inp[3:0]$966
   179/720: $2$func$\sv2v_cast_4_signed$cpu_controller.v:110$297$\sv2v_cast_4_signed[3:0]$965
   180/720: $2$func$\sv2v_cast_4_signed$cpu_controller.v:110$296$\inp[3:0]$964
   181/720: $2$func$\sv2v_cast_4_signed$cpu_controller.v:110$296$\sv2v_cast_4_signed[3:0]$963
   182/720: $2$func$\sv2v_cast_4_signed$cpu_controller.v:110$295$\inp[3:0]$962
   183/720: $2$func$\sv2v_cast_4_signed$cpu_controller.v:110$295$\sv2v_cast_4_signed[3:0]$961
   184/720: $2$func$\sv2v_cast_4_signed$cpu_controller.v:110$294$\inp[3:0]$960
   185/720: $2$func$\sv2v_cast_4_signed$cpu_controller.v:110$294$\sv2v_cast_4_signed[3:0]$959
   186/720: $2$func$\sv2v_cast_4_signed$cpu_controller.v:110$293$\inp[3:0]$958
   187/720: $2$func$\sv2v_cast_4_signed$cpu_controller.v:110$293$\sv2v_cast_4_signed[3:0]$957
   188/720: $2$func$\sv2v_cast_4_signed$cpu_controller.v:110$292$\inp[3:0]$956
   189/720: $2$func$\sv2v_cast_4_signed$cpu_controller.v:110$292$\sv2v_cast_4_signed[3:0]$955
   190/720: $2$func$\sv2v_cast_4_signed$cpu_controller.v:110$291$\inp[3:0]$954
   191/720: $2$func$\sv2v_cast_4_signed$cpu_controller.v:110$291$\sv2v_cast_4_signed[3:0]$953
   192/720: $2$func$\sv2v_cast_4_signed$cpu_controller.v:110$290$\inp[3:0]$952
   193/720: $2$func$\sv2v_cast_4_signed$cpu_controller.v:110$290$\sv2v_cast_4_signed[3:0]$951
   194/720: $2$func$\one_hot_to_bin$cpu_controller.v:352$273$\one_hot_i[15:0]$948
   195/720: $2$func$\priority_decode$cpu_controller.v:352$272$\priority_decode[15:0]$944
   196/720: $2$func$\priority_decode$cpu_controller.v:352$272$\decoder_signal[15:0]$946
   197/720: $2$func$\priority_decode$cpu_controller.v:352$272$\reg_list[15:0]$945
   198/720: $2$func$\sv2v_cast_4$cpu_controller.v:354$306$\inp[3:0]$984
   199/720: $2$func$\sv2v_cast_4$cpu_controller.v:354$306$\sv2v_cast_4[3:0]$983
   200/720: $17$func$\bit_count$cpu_controller.v:345$255$\sum[4:0]$939
   201/720: $16$func$\bit_count$cpu_controller.v:345$255$\sum[4:0]$937
   202/720: $15$func$\bit_count$cpu_controller.v:345$255$\sum[4:0]$935
   203/720: $14$func$\bit_count$cpu_controller.v:345$255$\sum[4:0]$933
   204/720: $13$func$\bit_count$cpu_controller.v:345$255$\sum[4:0]$931
   205/720: $12$func$\bit_count$cpu_controller.v:345$255$\sum[4:0]$929
   206/720: $11$func$\bit_count$cpu_controller.v:345$255$\sum[4:0]$927
   207/720: $10$func$\bit_count$cpu_controller.v:345$255$\sum[4:0]$925
   208/720: $9$func$\bit_count$cpu_controller.v:345$255$\sum[4:0]$923
   209/720: $8$func$\bit_count$cpu_controller.v:345$255$\sum[4:0]$921
   210/720: $7$func$\bit_count$cpu_controller.v:345$255$\sum[4:0]$919
   211/720: $6$func$\bit_count$cpu_controller.v:345$255$\sum[4:0]$917
   212/720: $5$func$\bit_count$cpu_controller.v:345$255$\sum[4:0]$915
   213/720: $4$func$\bit_count$cpu_controller.v:345$255$\sum[4:0]$913
   214/720: $3$func$\bit_count$cpu_controller.v:345$255$\sum[4:0]$911
   215/720: $2$func$\bit_count$cpu_controller.v:345$255$\sum[4:0]$909
   216/720: $19$func$\one_hot_to_bin$cpu_controller.v:332$221$\reg_addr[3:0]$904
   217/720: $4$func$\sv2v_cast_4_signed$cpu_controller.v:110$253$\sv2v_cast_4_signed[3:0]$905
   218/720: $4$func$\sv2v_cast_4_signed$cpu_controller.v:110$253$\inp[3:0]$906
   219/720: $18$func$\one_hot_to_bin$cpu_controller.v:332$221$\reg_addr[3:0]$900
   220/720: $4$func$\sv2v_cast_4_signed$cpu_controller.v:110$252$\sv2v_cast_4_signed[3:0]$901
   221/720: $4$func$\sv2v_cast_4_signed$cpu_controller.v:110$252$\inp[3:0]$902
   222/720: $17$func$\one_hot_to_bin$cpu_controller.v:332$221$\reg_addr[3:0]$896
   223/720: $4$func$\sv2v_cast_4_signed$cpu_controller.v:110$251$\sv2v_cast_4_signed[3:0]$897
   224/720: $4$func$\sv2v_cast_4_signed$cpu_controller.v:110$251$\inp[3:0]$898
   225/720: $16$func$\one_hot_to_bin$cpu_controller.v:332$221$\reg_addr[3:0]$892
   226/720: $4$func$\sv2v_cast_4_signed$cpu_controller.v:110$250$\sv2v_cast_4_signed[3:0]$893
   227/720: $4$func$\sv2v_cast_4_signed$cpu_controller.v:110$250$\inp[3:0]$894
   228/720: $15$func$\one_hot_to_bin$cpu_controller.v:332$221$\reg_addr[3:0]$888
   229/720: $4$func$\sv2v_cast_4_signed$cpu_controller.v:110$249$\sv2v_cast_4_signed[3:0]$889
   230/720: $4$func$\sv2v_cast_4_signed$cpu_controller.v:110$249$\inp[3:0]$890
   231/720: $14$func$\one_hot_to_bin$cpu_controller.v:332$221$\reg_addr[3:0]$884
   232/720: $4$func$\sv2v_cast_4_signed$cpu_controller.v:110$248$\sv2v_cast_4_signed[3:0]$885
   233/720: $4$func$\sv2v_cast_4_signed$cpu_controller.v:110$248$\inp[3:0]$886
   234/720: $13$func$\one_hot_to_bin$cpu_controller.v:332$221$\reg_addr[3:0]$880
   235/720: $4$func$\sv2v_cast_4_signed$cpu_controller.v:110$247$\sv2v_cast_4_signed[3:0]$881
   236/720: $4$func$\sv2v_cast_4_signed$cpu_controller.v:110$247$\inp[3:0]$882
   237/720: $12$func$\one_hot_to_bin$cpu_controller.v:332$221$\reg_addr[3:0]$876
   238/720: $4$func$\sv2v_cast_4_signed$cpu_controller.v:110$246$\sv2v_cast_4_signed[3:0]$877
   239/720: $4$func$\sv2v_cast_4_signed$cpu_controller.v:110$246$\inp[3:0]$878
   240/720: $11$func$\one_hot_to_bin$cpu_controller.v:332$221$\reg_addr[3:0]$872
   241/720: $4$func$\sv2v_cast_4_signed$cpu_controller.v:110$245$\sv2v_cast_4_signed[3:0]$873
   242/720: $4$func$\sv2v_cast_4_signed$cpu_controller.v:110$245$\inp[3:0]$874
   243/720: $10$func$\one_hot_to_bin$cpu_controller.v:332$221$\reg_addr[3:0]$868
   244/720: $4$func$\sv2v_cast_4_signed$cpu_controller.v:110$244$\sv2v_cast_4_signed[3:0]$869
   245/720: $4$func$\sv2v_cast_4_signed$cpu_controller.v:110$244$\inp[3:0]$870
   246/720: $9$func$\one_hot_to_bin$cpu_controller.v:332$221$\reg_addr[3:0]$864
   247/720: $4$func$\sv2v_cast_4_signed$cpu_controller.v:110$243$\sv2v_cast_4_signed[3:0]$865
   248/720: $4$func$\sv2v_cast_4_signed$cpu_controller.v:110$243$\inp[3:0]$866
   249/720: $8$func$\one_hot_to_bin$cpu_controller.v:332$221$\reg_addr[3:0]$860
   250/720: $4$func$\sv2v_cast_4_signed$cpu_controller.v:110$242$\sv2v_cast_4_signed[3:0]$861
   251/720: $4$func$\sv2v_cast_4_signed$cpu_controller.v:110$242$\inp[3:0]$862
   252/720: $7$func$\one_hot_to_bin$cpu_controller.v:332$221$\reg_addr[3:0]$856
   253/720: $4$func$\sv2v_cast_4_signed$cpu_controller.v:110$241$\sv2v_cast_4_signed[3:0]$857
   254/720: $4$func$\sv2v_cast_4_signed$cpu_controller.v:110$241$\inp[3:0]$858
   255/720: $6$func$\one_hot_to_bin$cpu_controller.v:332$221$\reg_addr[3:0]$852
   256/720: $4$func$\sv2v_cast_4_signed$cpu_controller.v:110$240$\sv2v_cast_4_signed[3:0]$853
   257/720: $4$func$\sv2v_cast_4_signed$cpu_controller.v:110$240$\inp[3:0]$854
   258/720: $5$func$\one_hot_to_bin$cpu_controller.v:332$221$\reg_addr[3:0]$848
   259/720: $4$func$\sv2v_cast_4_signed$cpu_controller.v:110$239$\sv2v_cast_4_signed[3:0]$849
   260/720: $4$func$\sv2v_cast_4_signed$cpu_controller.v:110$239$\inp[3:0]$850
   261/720: $4$func$\one_hot_to_bin$cpu_controller.v:332$221$\reg_addr[3:0]$844
   262/720: $4$func$\sv2v_cast_4_signed$cpu_controller.v:110$238$\sv2v_cast_4_signed[3:0]$845
   263/720: $4$func$\sv2v_cast_4_signed$cpu_controller.v:110$238$\inp[3:0]$846
   264/720: $4$func$\priority_decode$cpu_controller.v:332$220$\decoder_signal[15:0]$843
   265/720: $3\reg_file_addr_2_o[3:0]
   266/720: $3$func$\one_hot_to_bin$cpu_controller.v:332$221$\one_hot_to_bin[3:0]$806
   267/720: $3$func$\one_hot_to_bin$cpu_controller.sv2v_autoblock_3.v:332$221$\sv2v_autoblock_3\i[31:0]$809
   268/720: $3$func$\sv2v_cast_4_signed$cpu_controller.v:110$253$\inp[3:0]$841
   269/720: $3$func$\sv2v_cast_4_signed$cpu_controller.v:110$253$\sv2v_cast_4_signed[3:0]$840
   270/720: $3$func$\one_hot_to_bin$cpu_controller.v:332$221$\reg_addr[3:0]$808
   271/720: $3$func$\sv2v_cast_4_signed$cpu_controller.v:110$252$\inp[3:0]$839
   272/720: $3$func$\sv2v_cast_4_signed$cpu_controller.v:110$252$\sv2v_cast_4_signed[3:0]$838
   273/720: $3$func$\sv2v_cast_4_signed$cpu_controller.v:110$251$\inp[3:0]$837
   274/720: $3$func$\sv2v_cast_4_signed$cpu_controller.v:110$251$\sv2v_cast_4_signed[3:0]$836
   275/720: $3$func$\sv2v_cast_4_signed$cpu_controller.v:110$250$\inp[3:0]$835
   276/720: $3$func$\sv2v_cast_4_signed$cpu_controller.v:110$250$\sv2v_cast_4_signed[3:0]$834
   277/720: $3$func$\sv2v_cast_4_signed$cpu_controller.v:110$249$\inp[3:0]$833
   278/720: $3$func$\sv2v_cast_4_signed$cpu_controller.v:110$249$\sv2v_cast_4_signed[3:0]$832
   279/720: $3$func$\sv2v_cast_4_signed$cpu_controller.v:110$248$\inp[3:0]$831
   280/720: $3$func$\sv2v_cast_4_signed$cpu_controller.v:110$248$\sv2v_cast_4_signed[3:0]$830
   281/720: $3$func$\sv2v_cast_4_signed$cpu_controller.v:110$247$\inp[3:0]$829
   282/720: $3$func$\sv2v_cast_4_signed$cpu_controller.v:110$247$\sv2v_cast_4_signed[3:0]$828
   283/720: $3$func$\sv2v_cast_4_signed$cpu_controller.v:110$246$\inp[3:0]$827
   284/720: $3$func$\sv2v_cast_4_signed$cpu_controller.v:110$246$\sv2v_cast_4_signed[3:0]$826
   285/720: $3$func$\sv2v_cast_4_signed$cpu_controller.v:110$245$\inp[3:0]$825
   286/720: $3$func$\sv2v_cast_4_signed$cpu_controller.v:110$245$\sv2v_cast_4_signed[3:0]$824
   287/720: $3$func$\sv2v_cast_4_signed$cpu_controller.v:110$244$\inp[3:0]$823
   288/720: $3$func$\sv2v_cast_4_signed$cpu_controller.v:110$244$\sv2v_cast_4_signed[3:0]$822
   289/720: $3$func$\sv2v_cast_4_signed$cpu_controller.v:110$243$\inp[3:0]$821
   290/720: $3$func$\sv2v_cast_4_signed$cpu_controller.v:110$243$\sv2v_cast_4_signed[3:0]$820
   291/720: $3$func$\sv2v_cast_4_signed$cpu_controller.v:110$242$\inp[3:0]$819
   292/720: $3$func$\sv2v_cast_4_signed$cpu_controller.v:110$242$\sv2v_cast_4_signed[3:0]$818
   293/720: $3$func$\sv2v_cast_4_signed$cpu_controller.v:110$241$\inp[3:0]$817
   294/720: $3$func$\sv2v_cast_4_signed$cpu_controller.v:110$241$\sv2v_cast_4_signed[3:0]$816
   295/720: $3$func$\sv2v_cast_4_signed$cpu_controller.v:110$240$\inp[3:0]$815
   296/720: $3$func$\sv2v_cast_4_signed$cpu_controller.v:110$240$\sv2v_cast_4_signed[3:0]$814
   297/720: $3$func$\sv2v_cast_4_signed$cpu_controller.v:110$239$\inp[3:0]$813
   298/720: $3$func$\sv2v_cast_4_signed$cpu_controller.v:110$239$\sv2v_cast_4_signed[3:0]$812
   299/720: $3$func$\sv2v_cast_4_signed$cpu_controller.v:110$238$\inp[3:0]$811
   300/720: $3$func$\sv2v_cast_4_signed$cpu_controller.v:110$238$\sv2v_cast_4_signed[3:0]$810
   301/720: $3$func$\one_hot_to_bin$cpu_controller.v:332$221$\one_hot_i[15:0]$807
   302/720: $3$func$\priority_decode$cpu_controller.v:332$220$\priority_decode[15:0]$803
   303/720: $3$func$\priority_decode$cpu_controller.v:332$220$\decoder_signal[15:0]$805
   304/720: $3$func$\priority_decode$cpu_controller.v:332$220$\reg_list[15:0]$804
   305/720: $7\reg_write_en_o[0:0]
   306/720: $3\accumulator_imm_o[4:0]
   307/720: $18$func$\bit_count$cpu_controller.v:326$203$\sum[4:0]$798
   308/720: $17$func$\bit_count$cpu_controller.v:326$203$\sum[4:0]$796
   309/720: $16$func$\bit_count$cpu_controller.v:326$203$\sum[4:0]$794
   310/720: $15$func$\bit_count$cpu_controller.v:326$203$\sum[4:0]$792
   311/720: $14$func$\bit_count$cpu_controller.v:326$203$\sum[4:0]$790
   312/720: $13$func$\bit_count$cpu_controller.v:326$203$\sum[4:0]$788
   313/720: $12$func$\bit_count$cpu_controller.v:326$203$\sum[4:0]$786
   314/720: $11$func$\bit_count$cpu_controller.v:326$203$\sum[4:0]$784
   315/720: $10$func$\bit_count$cpu_controller.v:326$203$\sum[4:0]$782
   316/720: $9$func$\bit_count$cpu_controller.v:326$203$\sum[4:0]$780
   317/720: $8$func$\bit_count$cpu_controller.v:326$203$\sum[4:0]$778
   318/720: $7$func$\bit_count$cpu_controller.v:326$203$\sum[4:0]$776
   319/720: $6$func$\bit_count$cpu_controller.v:326$203$\sum[4:0]$774
   320/720: $5$func$\bit_count$cpu_controller.v:326$203$\sum[4:0]$772
   321/720: $4$func$\bit_count$cpu_controller.v:326$203$\sum[4:0]$770
   322/720: $3$func$\bit_count$cpu_controller.v:326$203$\sum[4:0]$768
   323/720: $18$func$\bit_count$cpu_controller.v:325$186$\sum[4:0]$764
   324/720: $17$func$\bit_count$cpu_controller.v:325$186$\sum[4:0]$762
   325/720: $16$func$\bit_count$cpu_controller.v:325$186$\sum[4:0]$760
   326/720: $15$func$\bit_count$cpu_controller.v:325$186$\sum[4:0]$758
   327/720: $14$func$\bit_count$cpu_controller.v:325$186$\sum[4:0]$756
   328/720: $13$func$\bit_count$cpu_controller.v:325$186$\sum[4:0]$754
   329/720: $12$func$\bit_count$cpu_controller.v:325$186$\sum[4:0]$752
   330/720: $11$func$\bit_count$cpu_controller.v:325$186$\sum[4:0]$750
   331/720: $10$func$\bit_count$cpu_controller.v:325$186$\sum[4:0]$748
   332/720: $9$func$\bit_count$cpu_controller.v:325$186$\sum[4:0]$746
   333/720: $8$func$\bit_count$cpu_controller.v:325$186$\sum[4:0]$744
   334/720: $7$func$\bit_count$cpu_controller.v:325$186$\sum[4:0]$742
   335/720: $6$func$\bit_count$cpu_controller.v:325$186$\sum[4:0]$740
   336/720: $5$func$\bit_count$cpu_controller.v:325$186$\sum[4:0]$738
   337/720: $4$func$\bit_count$cpu_controller.v:325$186$\sum[4:0]$736
   338/720: $3$func$\bit_count$cpu_controller.v:325$186$\sum[4:0]$734
   339/720: $4\alu_control_signal_o[4:0]
   340/720: $2$func$\sv2v_cast_4_signed$cpu_controller.v:110$253$\inp[3:0]$733
   341/720: $2$func$\sv2v_cast_4_signed$cpu_controller.v:110$253$\sv2v_cast_4_signed[3:0]$732
   342/720: $2$func$\sv2v_cast_4_signed$cpu_controller.v:110$252$\inp[3:0]$731
   343/720: $2$func$\sv2v_cast_4_signed$cpu_controller.v:110$252$\sv2v_cast_4_signed[3:0]$730
   344/720: $2$func$\sv2v_cast_4_signed$cpu_controller.v:110$251$\inp[3:0]$729
   345/720: $2$func$\sv2v_cast_4_signed$cpu_controller.v:110$251$\sv2v_cast_4_signed[3:0]$728
   346/720: $2$func$\sv2v_cast_4_signed$cpu_controller.v:110$250$\inp[3:0]$727
   347/720: $2$func$\sv2v_cast_4_signed$cpu_controller.v:110$250$\sv2v_cast_4_signed[3:0]$726
   348/720: $2$func$\sv2v_cast_4_signed$cpu_controller.v:110$249$\inp[3:0]$725
   349/720: $2$func$\sv2v_cast_4_signed$cpu_controller.v:110$249$\sv2v_cast_4_signed[3:0]$724
   350/720: $2$func$\sv2v_cast_4_signed$cpu_controller.v:110$248$\inp[3:0]$723
   351/720: $2$func$\sv2v_cast_4_signed$cpu_controller.v:110$248$\sv2v_cast_4_signed[3:0]$722
   352/720: $2$func$\sv2v_cast_4_signed$cpu_controller.v:110$247$\inp[3:0]$721
   353/720: $2$func$\sv2v_cast_4_signed$cpu_controller.v:110$247$\sv2v_cast_4_signed[3:0]$720
   354/720: $2$func$\sv2v_cast_4_signed$cpu_controller.v:110$246$\inp[3:0]$719
   355/720: $2$func$\sv2v_cast_4_signed$cpu_controller.v:110$246$\sv2v_cast_4_signed[3:0]$718
   356/720: $2$func$\sv2v_cast_4_signed$cpu_controller.v:110$245$\inp[3:0]$717
   357/720: $2$func$\sv2v_cast_4_signed$cpu_controller.v:110$245$\sv2v_cast_4_signed[3:0]$716
   358/720: $2$func$\sv2v_cast_4_signed$cpu_controller.v:110$244$\inp[3:0]$715
   359/720: $2$func$\sv2v_cast_4_signed$cpu_controller.v:110$244$\sv2v_cast_4_signed[3:0]$714
   360/720: $2$func$\sv2v_cast_4_signed$cpu_controller.v:110$243$\inp[3:0]$713
   361/720: $2$func$\sv2v_cast_4_signed$cpu_controller.v:110$243$\sv2v_cast_4_signed[3:0]$712
   362/720: $2$func$\sv2v_cast_4_signed$cpu_controller.v:110$242$\inp[3:0]$711
   363/720: $2$func$\sv2v_cast_4_signed$cpu_controller.v:110$242$\sv2v_cast_4_signed[3:0]$710
   364/720: $2$func$\sv2v_cast_4_signed$cpu_controller.v:110$241$\inp[3:0]$709
   365/720: $2$func$\sv2v_cast_4_signed$cpu_controller.v:110$241$\sv2v_cast_4_signed[3:0]$708
   366/720: $2$func$\sv2v_cast_4_signed$cpu_controller.v:110$240$\inp[3:0]$707
   367/720: $2$func$\sv2v_cast_4_signed$cpu_controller.v:110$240$\sv2v_cast_4_signed[3:0]$706
   368/720: $2$func$\sv2v_cast_4_signed$cpu_controller.v:110$239$\inp[3:0]$705
   369/720: $2$func$\sv2v_cast_4_signed$cpu_controller.v:110$239$\sv2v_cast_4_signed[3:0]$704
   370/720: $2$func$\sv2v_cast_4_signed$cpu_controller.v:110$238$\inp[3:0]$703
   371/720: $2$func$\sv2v_cast_4_signed$cpu_controller.v:110$238$\sv2v_cast_4_signed[3:0]$702
   372/720: $2$func$\one_hot_to_bin$cpu_controller.sv2v_autoblock_3.v:332$221$\sv2v_autoblock_3\i[31:0]$701
   373/720: $2$func$\one_hot_to_bin$cpu_controller.v:332$221$\reg_addr[3:0]$700
   374/720: $2$func$\one_hot_to_bin$cpu_controller.v:332$221$\one_hot_i[15:0]$699
   375/720: $2$func$\one_hot_to_bin$cpu_controller.v:332$221$\one_hot_to_bin[3:0]$698
   376/720: $2$func$\priority_decode$cpu_controller.v:332$220$\decoder_signal[15:0]$697
   377/720: $2$func$\priority_decode$cpu_controller.v:332$220$\reg_list[15:0]$696
   378/720: $2$func$\priority_decode$cpu_controller.v:332$220$\priority_decode[15:0]$695
   379/720: $2$func$\bit_count$cpu_controller.sv2v_autoblock_2.v:326$203$\sv2v_autoblock_2\i[31:0]$694
   380/720: $2$func$\bit_count$cpu_controller.v:326$203$\sum[4:0]$693
   381/720: $2$func$\bit_count$cpu_controller.v:326$203$\data_in[15:0]$692
   382/720: $2$func$\bit_count$cpu_controller.v:326$203$\bit_count[4:0]$691
   383/720: $2$func$\bit_count$cpu_controller.sv2v_autoblock_2.v:325$186$\sv2v_autoblock_2\i[31:0]$690
   384/720: $2$func$\bit_count$cpu_controller.v:325$186$\sum[4:0]$689
   385/720: $2$func$\bit_count$cpu_controller.v:325$186$\data_in[15:0]$688
   386/720: $2$func$\bit_count$cpu_controller.v:325$186$\bit_count[4:0]$687
   387/720: $2$func$\sv2v_cast_16$cpu_controller.v:324$185$\inp[15:0]$686
   388/720: $2$func$\sv2v_cast_16$cpu_controller.v:324$185$\sv2v_cast_16[15:0]$685
   389/720: $2\new_sp_offset[4:0]
   390/720: $2\reg_list_from_instruction[15:0]
   391/720: $2\reg_file_addr_2_o[3:0]
   392/720: $2\reg_file_addr_2_source_o[0:0]
   393/720: $2\pipeline_ctrl_signal_o[0:0]
   394/720: $6\reg_write_en_o[0:0]
   395/720: $2\accumulator_imm_o[4:0]
   396/720: $3\alu_input_2_select_o[2:0]
   397/720: $2\mem_write_en_o[0:0]
   398/720: $5\reg_write_en_o[0:0]
   399/720: $4\reg_write_en_o[0:0]
   400/720: $3\alu_control_signal_o[4:0]
   401/720: $3\reg_write_en_o[0:0]
   402/720: $3\alu_input_1_select_o[2:0]
   403/720: $2\alu_input_2_select_o[2:0]
   404/720: $2\alu_control_signal_o[4:0]
   405/720: $2\reg_write_en_o[0:0]
   406/720: $2\alu_input_1_select_o[2:0]
   407/720: $1\reg_write_en_o[0:0]
   408/720: $1\alu_control_signal_o[4:0]
   409/720: $1\alu_input_2_select_o[2:0]
   410/720: $1\alu_input_1_select_o[2:0]
   411/720: $1\update_flag_o[0:0]
   412/720: $1$func$\sv2v_cast_4$cpu_controller.v:367$359$\inp[3:0]$682
   413/720: $1$func$\sv2v_cast_4$cpu_controller.v:367$359$\sv2v_cast_4[3:0]$681
   414/720: $1$func$\sv2v_cast_4_signed$cpu_controller.v:110$358$\inp[3:0]$680
   415/720: $1$func$\sv2v_cast_4_signed$cpu_controller.v:110$358$\sv2v_cast_4_signed[3:0]$679
   416/720: $1$func$\sv2v_cast_4_signed$cpu_controller.v:110$357$\inp[3:0]$678
   417/720: $1$func$\sv2v_cast_4_signed$cpu_controller.v:110$357$\sv2v_cast_4_signed[3:0]$677
   418/720: $1$func$\sv2v_cast_4_signed$cpu_controller.v:110$356$\inp[3:0]$676
   419/720: $1$func$\sv2v_cast_4_signed$cpu_controller.v:110$356$\sv2v_cast_4_signed[3:0]$675
   420/720: $1$func$\sv2v_cast_4_signed$cpu_controller.v:110$355$\inp[3:0]$674
   421/720: $1$func$\sv2v_cast_4_signed$cpu_controller.v:110$355$\sv2v_cast_4_signed[3:0]$673
   422/720: $1$func$\sv2v_cast_4_signed$cpu_controller.v:110$354$\inp[3:0]$672
   423/720: $1$func$\sv2v_cast_4_signed$cpu_controller.v:110$354$\sv2v_cast_4_signed[3:0]$671
   424/720: $1$func$\sv2v_cast_4_signed$cpu_controller.v:110$353$\inp[3:0]$670
   425/720: $1$func$\sv2v_cast_4_signed$cpu_controller.v:110$353$\sv2v_cast_4_signed[3:0]$669
   426/720: $1$func$\sv2v_cast_4_signed$cpu_controller.v:110$352$\inp[3:0]$668
   427/720: $1$func$\sv2v_cast_4_signed$cpu_controller.v:110$352$\sv2v_cast_4_signed[3:0]$667
   428/720: $1$func$\sv2v_cast_4_signed$cpu_controller.v:110$351$\inp[3:0]$666
   429/720: $1$func$\sv2v_cast_4_signed$cpu_controller.v:110$351$\sv2v_cast_4_signed[3:0]$665
   430/720: $1$func$\sv2v_cast_4_signed$cpu_controller.v:110$350$\inp[3:0]$664
   431/720: $1$func$\sv2v_cast_4_signed$cpu_controller.v:110$350$\sv2v_cast_4_signed[3:0]$663
   432/720: $1$func$\sv2v_cast_4_signed$cpu_controller.v:110$349$\inp[3:0]$662
   433/720: $1$func$\sv2v_cast_4_signed$cpu_controller.v:110$349$\sv2v_cast_4_signed[3:0]$661
   434/720: $1$func$\sv2v_cast_4_signed$cpu_controller.v:110$348$\inp[3:0]$660
   435/720: $1$func$\sv2v_cast_4_signed$cpu_controller.v:110$348$\sv2v_cast_4_signed[3:0]$659
   436/720: $1$func$\sv2v_cast_4_signed$cpu_controller.v:110$347$\inp[3:0]$658
   437/720: $1$func$\sv2v_cast_4_signed$cpu_controller.v:110$347$\sv2v_cast_4_signed[3:0]$657
   438/720: $1$func$\sv2v_cast_4_signed$cpu_controller.v:110$346$\inp[3:0]$656
   439/720: $1$func$\sv2v_cast_4_signed$cpu_controller.v:110$346$\sv2v_cast_4_signed[3:0]$655
   440/720: $1$func$\sv2v_cast_4_signed$cpu_controller.v:110$345$\inp[3:0]$654
   441/720: $1$func$\sv2v_cast_4_signed$cpu_controller.v:110$345$\sv2v_cast_4_signed[3:0]$653
   442/720: $1$func$\sv2v_cast_4_signed$cpu_controller.v:110$344$\inp[3:0]$652
   443/720: $1$func$\sv2v_cast_4_signed$cpu_controller.v:110$344$\sv2v_cast_4_signed[3:0]$651
   444/720: $1$func$\sv2v_cast_4_signed$cpu_controller.v:110$343$\inp[3:0]$650
   445/720: $1$func$\sv2v_cast_4_signed$cpu_controller.v:110$343$\sv2v_cast_4_signed[3:0]$649
   446/720: $1$func$\one_hot_to_bin$cpu_controller.sv2v_autoblock_3.v:363$326$\sv2v_autoblock_3\i[31:0]$648
   447/720: $1$func$\one_hot_to_bin$cpu_controller.v:363$326$\reg_addr[3:0]$647
   448/720: $1$func$\one_hot_to_bin$cpu_controller.v:363$326$\one_hot_i[15:0]$646
   449/720: $1$func$\one_hot_to_bin$cpu_controller.v:363$326$\one_hot_to_bin[3:0]$645
   450/720: $1$func$\priority_decode$cpu_controller.v:363$325$\decoder_signal[15:0]$644
   451/720: $1$func$\priority_decode$cpu_controller.v:363$325$\reg_list[15:0]$643
   452/720: $1$func$\priority_decode$cpu_controller.v:363$325$\priority_decode[15:0]$642
   453/720: $1$func$\bit_count$cpu_controller.sv2v_autoblock_2.v:358$308$\sv2v_autoblock_2\i[31:0]$641
   454/720: $1$func$\bit_count$cpu_controller.v:358$308$\sum[4:0]$640
   455/720: $1$func$\bit_count$cpu_controller.v:358$308$\data_in[15:0]$639
   456/720: $1$func$\bit_count$cpu_controller.v:358$308$\bit_count[4:0]$638
   457/720: $1$func$\sv2v_cast_16$cpu_controller.v:357$307$\inp[15:0]$637
   458/720: $1$func$\sv2v_cast_16$cpu_controller.v:357$307$\sv2v_cast_16[15:0]$636
   459/720: $1$func$\sv2v_cast_4$cpu_controller.v:354$306$\inp[3:0]$635
   460/720: $1$func$\sv2v_cast_4$cpu_controller.v:354$306$\sv2v_cast_4[3:0]$634
   461/720: $1$func$\sv2v_cast_4_signed$cpu_controller.v:110$305$\inp[3:0]$633
   462/720: $1$func$\sv2v_cast_4_signed$cpu_controller.v:110$305$\sv2v_cast_4_signed[3:0]$632
   463/720: $1$func$\sv2v_cast_4_signed$cpu_controller.v:110$304$\inp[3:0]$631
   464/720: $1$func$\sv2v_cast_4_signed$cpu_controller.v:110$304$\sv2v_cast_4_signed[3:0]$630
   465/720: $1$func$\sv2v_cast_4_signed$cpu_controller.v:110$303$\inp[3:0]$629
   466/720: $1$func$\sv2v_cast_4_signed$cpu_controller.v:110$303$\sv2v_cast_4_signed[3:0]$628
   467/720: $1$func$\sv2v_cast_4_signed$cpu_controller.v:110$302$\inp[3:0]$627
   468/720: $1$func$\sv2v_cast_4_signed$cpu_controller.v:110$302$\sv2v_cast_4_signed[3:0]$626
   469/720: $1$func$\sv2v_cast_4_signed$cpu_controller.v:110$301$\inp[3:0]$625
   470/720: $1$func$\sv2v_cast_4_signed$cpu_controller.v:110$301$\sv2v_cast_4_signed[3:0]$624
   471/720: $1$func$\sv2v_cast_4_signed$cpu_controller.v:110$300$\inp[3:0]$623
   472/720: $1$func$\sv2v_cast_4_signed$cpu_controller.v:110$300$\sv2v_cast_4_signed[3:0]$622
   473/720: $1$func$\sv2v_cast_4_signed$cpu_controller.v:110$299$\inp[3:0]$621
   474/720: $1$func$\sv2v_cast_4_signed$cpu_controller.v:110$299$\sv2v_cast_4_signed[3:0]$620
   475/720: $1$func$\sv2v_cast_4_signed$cpu_controller.v:110$298$\inp[3:0]$619
   476/720: $1$func$\sv2v_cast_4_signed$cpu_controller.v:110$298$\sv2v_cast_4_signed[3:0]$618
   477/720: $1$func$\sv2v_cast_4_signed$cpu_controller.v:110$297$\inp[3:0]$617
   478/720: $1$func$\sv2v_cast_4_signed$cpu_controller.v:110$297$\sv2v_cast_4_signed[3:0]$616
   479/720: $1$func$\sv2v_cast_4_signed$cpu_controller.v:110$296$\inp[3:0]$615
   480/720: $1$func$\sv2v_cast_4_signed$cpu_controller.v:110$296$\sv2v_cast_4_signed[3:0]$614
   481/720: $1$func$\sv2v_cast_4_signed$cpu_controller.v:110$295$\inp[3:0]$613
   482/720: $1$func$\sv2v_cast_4_signed$cpu_controller.v:110$295$\sv2v_cast_4_signed[3:0]$612
   483/720: $1$func$\sv2v_cast_4_signed$cpu_controller.v:110$294$\inp[3:0]$611
   484/720: $1$func$\sv2v_cast_4_signed$cpu_controller.v:110$294$\sv2v_cast_4_signed[3:0]$610
   485/720: $1$func$\sv2v_cast_4_signed$cpu_controller.v:110$293$\inp[3:0]$609
   486/720: $1$func$\sv2v_cast_4_signed$cpu_controller.v:110$293$\sv2v_cast_4_signed[3:0]$608
   487/720: $1$func$\sv2v_cast_4_signed$cpu_controller.v:110$292$\inp[3:0]$607
   488/720: $1$func$\sv2v_cast_4_signed$cpu_controller.v:110$292$\sv2v_cast_4_signed[3:0]$606
   489/720: $1$func$\sv2v_cast_4_signed$cpu_controller.v:110$291$\inp[3:0]$605
   490/720: $1$func$\sv2v_cast_4_signed$cpu_controller.v:110$291$\sv2v_cast_4_signed[3:0]$604
   491/720: $1$func$\sv2v_cast_4_signed$cpu_controller.v:110$290$\inp[3:0]$603
   492/720: $1$func$\sv2v_cast_4_signed$cpu_controller.v:110$290$\sv2v_cast_4_signed[3:0]$602
   493/720: $1$func$\one_hot_to_bin$cpu_controller.sv2v_autoblock_3.v:352$273$\sv2v_autoblock_3\i[31:0]$601
   494/720: $1$func$\one_hot_to_bin$cpu_controller.v:352$273$\reg_addr[3:0]$600
   495/720: $1$func$\one_hot_to_bin$cpu_controller.v:352$273$\one_hot_i[15:0]$599
   496/720: $1$func$\one_hot_to_bin$cpu_controller.v:352$273$\one_hot_to_bin[3:0]$598
   497/720: $1$func$\priority_decode$cpu_controller.v:352$272$\decoder_signal[15:0]$597
   498/720: $1$func$\priority_decode$cpu_controller.v:352$272$\reg_list[15:0]$596
   499/720: $1$func$\priority_decode$cpu_controller.v:352$272$\priority_decode[15:0]$595
   500/720: $1$func$\bit_count$cpu_controller.sv2v_autoblock_2.v:345$255$\sv2v_autoblock_2\i[31:0]$594
   501/720: $1$func$\bit_count$cpu_controller.v:345$255$\sum[4:0]$593
   502/720: $1$func$\bit_count$cpu_controller.v:345$255$\data_in[15:0]$592
   503/720: $1$func$\bit_count$cpu_controller.v:345$255$\bit_count[4:0]$591
   504/720: $1$func$\sv2v_cast_16$cpu_controller.v:344$254$\inp[15:0]$590
   505/720: $1$func$\sv2v_cast_16$cpu_controller.v:344$254$\sv2v_cast_16[15:0]$589
   506/720: $1$func$\sv2v_cast_4_signed$cpu_controller.v:110$253$\inp[3:0]$588
   507/720: $1$func$\sv2v_cast_4_signed$cpu_controller.v:110$253$\sv2v_cast_4_signed[3:0]$587
   508/720: $1$func$\sv2v_cast_4_signed$cpu_controller.v:110$252$\inp[3:0]$586
   509/720: $1$func$\sv2v_cast_4_signed$cpu_controller.v:110$252$\sv2v_cast_4_signed[3:0]$585
   510/720: $1$func$\sv2v_cast_4_signed$cpu_controller.v:110$251$\inp[3:0]$584
   511/720: $1$func$\sv2v_cast_4_signed$cpu_controller.v:110$251$\sv2v_cast_4_signed[3:0]$583
   512/720: $1$func$\sv2v_cast_4_signed$cpu_controller.v:110$250$\inp[3:0]$582
   513/720: $1$func$\sv2v_cast_4_signed$cpu_controller.v:110$250$\sv2v_cast_4_signed[3:0]$581
   514/720: $1$func$\sv2v_cast_4_signed$cpu_controller.v:110$249$\inp[3:0]$580
   515/720: $1$func$\sv2v_cast_4_signed$cpu_controller.v:110$249$\sv2v_cast_4_signed[3:0]$579
   516/720: $1$func$\sv2v_cast_4_signed$cpu_controller.v:110$248$\inp[3:0]$578
   517/720: $1$func$\sv2v_cast_4_signed$cpu_controller.v:110$248$\sv2v_cast_4_signed[3:0]$577
   518/720: $1$func$\sv2v_cast_4_signed$cpu_controller.v:110$247$\inp[3:0]$576
   519/720: $1$func$\sv2v_cast_4_signed$cpu_controller.v:110$247$\sv2v_cast_4_signed[3:0]$575
   520/720: $1$func$\sv2v_cast_4_signed$cpu_controller.v:110$246$\inp[3:0]$574
   521/720: $1$func$\sv2v_cast_4_signed$cpu_controller.v:110$246$\sv2v_cast_4_signed[3:0]$573
   522/720: $1$func$\sv2v_cast_4_signed$cpu_controller.v:110$245$\inp[3:0]$572
   523/720: $1$func$\sv2v_cast_4_signed$cpu_controller.v:110$245$\sv2v_cast_4_signed[3:0]$571
   524/720: $1$func$\sv2v_cast_4_signed$cpu_controller.v:110$244$\inp[3:0]$570
   525/720: $1$func$\sv2v_cast_4_signed$cpu_controller.v:110$244$\sv2v_cast_4_signed[3:0]$569
   526/720: $1$func$\sv2v_cast_4_signed$cpu_controller.v:110$243$\inp[3:0]$568
   527/720: $1$func$\sv2v_cast_4_signed$cpu_controller.v:110$243$\sv2v_cast_4_signed[3:0]$567
   528/720: $1$func$\sv2v_cast_4_signed$cpu_controller.v:110$242$\inp[3:0]$566
   529/720: $1$func$\sv2v_cast_4_signed$cpu_controller.v:110$242$\sv2v_cast_4_signed[3:0]$565
   530/720: $1$func$\sv2v_cast_4_signed$cpu_controller.v:110$241$\inp[3:0]$564
   531/720: $1$func$\sv2v_cast_4_signed$cpu_controller.v:110$241$\sv2v_cast_4_signed[3:0]$563
   532/720: $1$func$\sv2v_cast_4_signed$cpu_controller.v:110$240$\inp[3:0]$562
   533/720: $1$func$\sv2v_cast_4_signed$cpu_controller.v:110$240$\sv2v_cast_4_signed[3:0]$561
   534/720: $1$func$\sv2v_cast_4_signed$cpu_controller.v:110$239$\inp[3:0]$560
   535/720: $1$func$\sv2v_cast_4_signed$cpu_controller.v:110$239$\sv2v_cast_4_signed[3:0]$559
   536/720: $1$func$\sv2v_cast_4_signed$cpu_controller.v:110$238$\inp[3:0]$558
   537/720: $1$func$\sv2v_cast_4_signed$cpu_controller.v:110$238$\sv2v_cast_4_signed[3:0]$557
   538/720: $1$func$\one_hot_to_bin$cpu_controller.sv2v_autoblock_3.v:332$221$\sv2v_autoblock_3\i[31:0]$556
   539/720: $1$func$\one_hot_to_bin$cpu_controller.v:332$221$\reg_addr[3:0]$555
   540/720: $1$func$\one_hot_to_bin$cpu_controller.v:332$221$\one_hot_i[15:0]$554
   541/720: $1$func$\one_hot_to_bin$cpu_controller.v:332$221$\one_hot_to_bin[3:0]$553
   542/720: $1$func$\priority_decode$cpu_controller.v:332$220$\decoder_signal[15:0]$552
   543/720: $1$func$\priority_decode$cpu_controller.v:332$220$\reg_list[15:0]$551
   544/720: $1$func$\priority_decode$cpu_controller.v:332$220$\priority_decode[15:0]$550
   545/720: $1$func$\bit_count$cpu_controller.sv2v_autoblock_2.v:326$203$\sv2v_autoblock_2\i[31:0]$549
   546/720: $1$func$\bit_count$cpu_controller.v:326$203$\sum[4:0]$548
   547/720: $1$func$\bit_count$cpu_controller.v:326$203$\data_in[15:0]$547
   548/720: $1$func$\bit_count$cpu_controller.v:326$203$\bit_count[4:0]$546
   549/720: $1$func$\bit_count$cpu_controller.sv2v_autoblock_2.v:325$186$\sv2v_autoblock_2\i[31:0]$545
   550/720: $1$func$\bit_count$cpu_controller.v:325$186$\sum[4:0]$544
   551/720: $1$func$\bit_count$cpu_controller.v:325$186$\data_in[15:0]$543
   552/720: $1$func$\bit_count$cpu_controller.v:325$186$\bit_count[4:0]$542
   553/720: $1$func$\sv2v_cast_16$cpu_controller.v:324$185$\inp[15:0]$541
   554/720: $1$func$\sv2v_cast_16$cpu_controller.v:324$185$\sv2v_cast_16[15:0]$540
   555/720: $1\new_sp_offset[4:0]
   556/720: $1\reg_list_from_instruction[15:0]
   557/720: $1\reg_file_addr_2_o[3:0]
   558/720: $1\reg_file_addr_2_source_o[0:0]
   559/720: $1\pipeline_ctrl_signal_o[0:0]
   560/720: $1\accumulator_imm_o[4:0]
   561/720: $1\mem_write_en_o[0:0]
   562/720: $0$func$\sv2v_cast_4$cpu_controller.v:367$359$\inp[3:0]$539
   563/720: $0$func$\sv2v_cast_4$cpu_controller.v:367$359$\sv2v_cast_4[3:0]$538
   564/720: $0$func$\sv2v_cast_4_signed$cpu_controller.v:110$358$\inp[3:0]$537
   565/720: $0$func$\sv2v_cast_4_signed$cpu_controller.v:110$358$\sv2v_cast_4_signed[3:0]$536
   566/720: $0$func$\sv2v_cast_4_signed$cpu_controller.v:110$357$\inp[3:0]$535
   567/720: $0$func$\sv2v_cast_4_signed$cpu_controller.v:110$357$\sv2v_cast_4_signed[3:0]$534
   568/720: $0$func$\sv2v_cast_4_signed$cpu_controller.v:110$356$\inp[3:0]$533
   569/720: $0$func$\sv2v_cast_4_signed$cpu_controller.v:110$356$\sv2v_cast_4_signed[3:0]$532
   570/720: $0$func$\sv2v_cast_4_signed$cpu_controller.v:110$355$\inp[3:0]$531
   571/720: $0$func$\sv2v_cast_4_signed$cpu_controller.v:110$355$\sv2v_cast_4_signed[3:0]$530
   572/720: $0$func$\sv2v_cast_4_signed$cpu_controller.v:110$354$\inp[3:0]$529
   573/720: $0$func$\sv2v_cast_4_signed$cpu_controller.v:110$354$\sv2v_cast_4_signed[3:0]$528
   574/720: $0$func$\sv2v_cast_4_signed$cpu_controller.v:110$353$\inp[3:0]$527
   575/720: $0$func$\sv2v_cast_4_signed$cpu_controller.v:110$353$\sv2v_cast_4_signed[3:0]$526
   576/720: $0$func$\sv2v_cast_4_signed$cpu_controller.v:110$352$\inp[3:0]$525
   577/720: $0$func$\sv2v_cast_4_signed$cpu_controller.v:110$352$\sv2v_cast_4_signed[3:0]$524
   578/720: $0$func$\sv2v_cast_4_signed$cpu_controller.v:110$351$\inp[3:0]$523
   579/720: $0$func$\sv2v_cast_4_signed$cpu_controller.v:110$351$\sv2v_cast_4_signed[3:0]$522
   580/720: $0$func$\sv2v_cast_4_signed$cpu_controller.v:110$350$\inp[3:0]$521
   581/720: $0$func$\sv2v_cast_4_signed$cpu_controller.v:110$350$\sv2v_cast_4_signed[3:0]$520
   582/720: $0$func$\sv2v_cast_4_signed$cpu_controller.v:110$349$\inp[3:0]$519
   583/720: $0$func$\sv2v_cast_4_signed$cpu_controller.v:110$349$\sv2v_cast_4_signed[3:0]$518
   584/720: $0$func$\sv2v_cast_4_signed$cpu_controller.v:110$348$\inp[3:0]$517
   585/720: $0$func$\sv2v_cast_4_signed$cpu_controller.v:110$348$\sv2v_cast_4_signed[3:0]$516
   586/720: $0$func$\sv2v_cast_4_signed$cpu_controller.v:110$347$\inp[3:0]$515
   587/720: $0$func$\sv2v_cast_4_signed$cpu_controller.v:110$347$\sv2v_cast_4_signed[3:0]$514
   588/720: $0$func$\sv2v_cast_4_signed$cpu_controller.v:110$346$\inp[3:0]$513
   589/720: $0$func$\sv2v_cast_4_signed$cpu_controller.v:110$346$\sv2v_cast_4_signed[3:0]$512
   590/720: $0$func$\sv2v_cast_4_signed$cpu_controller.v:110$345$\inp[3:0]$511
   591/720: $0$func$\sv2v_cast_4_signed$cpu_controller.v:110$345$\sv2v_cast_4_signed[3:0]$510
   592/720: $0$func$\sv2v_cast_4_signed$cpu_controller.v:110$344$\inp[3:0]$509
   593/720: $0$func$\sv2v_cast_4_signed$cpu_controller.v:110$344$\sv2v_cast_4_signed[3:0]$508
   594/720: $0$func$\sv2v_cast_4_signed$cpu_controller.v:110$343$\inp[3:0]$507
   595/720: $0$func$\sv2v_cast_4_signed$cpu_controller.v:110$343$\sv2v_cast_4_signed[3:0]$506
   596/720: $0$func$\one_hot_to_bin$cpu_controller.sv2v_autoblock_3.v:363$326$\sv2v_autoblock_3\i[31:0]$505
   597/720: $0$func$\one_hot_to_bin$cpu_controller.v:363$326$\reg_addr[3:0]$504
   598/720: $0$func$\one_hot_to_bin$cpu_controller.v:363$326$\one_hot_i[15:0]$503
   599/720: $0$func$\one_hot_to_bin$cpu_controller.v:363$326$\one_hot_to_bin[3:0]$502
   600/720: $0$func$\priority_decode$cpu_controller.v:363$325$\decoder_signal[15:0]$501
   601/720: $0$func$\priority_decode$cpu_controller.v:363$325$\reg_list[15:0]$500
   602/720: $0$func$\priority_decode$cpu_controller.v:363$325$\priority_decode[15:0]$499
   603/720: $0$func$\bit_count$cpu_controller.sv2v_autoblock_2.v:358$308$\sv2v_autoblock_2\i[31:0]$498
   604/720: $0$func$\bit_count$cpu_controller.v:358$308$\sum[4:0]$497
   605/720: $0$func$\bit_count$cpu_controller.v:358$308$\data_in[15:0]$496
   606/720: $0$func$\bit_count$cpu_controller.v:358$308$\bit_count[4:0]$495
   607/720: $0$func$\sv2v_cast_16$cpu_controller.v:357$307$\inp[15:0]$494
   608/720: $0$func$\sv2v_cast_16$cpu_controller.v:357$307$\sv2v_cast_16[15:0]$493
   609/720: $0$func$\sv2v_cast_4$cpu_controller.v:354$306$\inp[3:0]$492
   610/720: $0$func$\sv2v_cast_4$cpu_controller.v:354$306$\sv2v_cast_4[3:0]$491
   611/720: $0$func$\sv2v_cast_4_signed$cpu_controller.v:110$305$\inp[3:0]$490
   612/720: $0$func$\sv2v_cast_4_signed$cpu_controller.v:110$305$\sv2v_cast_4_signed[3:0]$489
   613/720: $0$func$\sv2v_cast_4_signed$cpu_controller.v:110$304$\inp[3:0]$488
   614/720: $0$func$\sv2v_cast_4_signed$cpu_controller.v:110$304$\sv2v_cast_4_signed[3:0]$487
   615/720: $0$func$\sv2v_cast_4_signed$cpu_controller.v:110$303$\inp[3:0]$486
   616/720: $0$func$\sv2v_cast_4_signed$cpu_controller.v:110$303$\sv2v_cast_4_signed[3:0]$485
   617/720: $0$func$\sv2v_cast_4_signed$cpu_controller.v:110$302$\inp[3:0]$484
   618/720: $0$func$\sv2v_cast_4_signed$cpu_controller.v:110$302$\sv2v_cast_4_signed[3:0]$483
   619/720: $0$func$\sv2v_cast_4_signed$cpu_controller.v:110$301$\inp[3:0]$482
   620/720: $0$func$\sv2v_cast_4_signed$cpu_controller.v:110$301$\sv2v_cast_4_signed[3:0]$481
   621/720: $0$func$\sv2v_cast_4_signed$cpu_controller.v:110$300$\inp[3:0]$480
   622/720: $0$func$\sv2v_cast_4_signed$cpu_controller.v:110$300$\sv2v_cast_4_signed[3:0]$479
   623/720: $0$func$\sv2v_cast_4_signed$cpu_controller.v:110$299$\inp[3:0]$478
   624/720: $0$func$\sv2v_cast_4_signed$cpu_controller.v:110$299$\sv2v_cast_4_signed[3:0]$477
   625/720: $0$func$\sv2v_cast_4_signed$cpu_controller.v:110$298$\inp[3:0]$476
   626/720: $0$func$\sv2v_cast_4_signed$cpu_controller.v:110$298$\sv2v_cast_4_signed[3:0]$475
   627/720: $0$func$\sv2v_cast_4_signed$cpu_controller.v:110$297$\inp[3:0]$474
   628/720: $0$func$\sv2v_cast_4_signed$cpu_controller.v:110$297$\sv2v_cast_4_signed[3:0]$473
   629/720: $0$func$\sv2v_cast_4_signed$cpu_controller.v:110$296$\inp[3:0]$472
   630/720: $0$func$\sv2v_cast_4_signed$cpu_controller.v:110$296$\sv2v_cast_4_signed[3:0]$471
   631/720: $0$func$\sv2v_cast_4_signed$cpu_controller.v:110$295$\inp[3:0]$470
   632/720: $0$func$\sv2v_cast_4_signed$cpu_controller.v:110$295$\sv2v_cast_4_signed[3:0]$469
   633/720: $0$func$\sv2v_cast_4_signed$cpu_controller.v:110$294$\inp[3:0]$468
   634/720: $0$func$\sv2v_cast_4_signed$cpu_controller.v:110$294$\sv2v_cast_4_signed[3:0]$467
   635/720: $0$func$\sv2v_cast_4_signed$cpu_controller.v:110$293$\inp[3:0]$466
   636/720: $0$func$\sv2v_cast_4_signed$cpu_controller.v:110$293$\sv2v_cast_4_signed[3:0]$465
   637/720: $0$func$\sv2v_cast_4_signed$cpu_controller.v:110$292$\inp[3:0]$464
   638/720: $0$func$\sv2v_cast_4_signed$cpu_controller.v:110$292$\sv2v_cast_4_signed[3:0]$463
   639/720: $0$func$\sv2v_cast_4_signed$cpu_controller.v:110$291$\inp[3:0]$462
   640/720: $0$func$\sv2v_cast_4_signed$cpu_controller.v:110$291$\sv2v_cast_4_signed[3:0]$461
   641/720: $0$func$\sv2v_cast_4_signed$cpu_controller.v:110$290$\inp[3:0]$460
   642/720: $0$func$\sv2v_cast_4_signed$cpu_controller.v:110$290$\sv2v_cast_4_signed[3:0]$459
   643/720: $0$func$\one_hot_to_bin$cpu_controller.sv2v_autoblock_3.v:352$273$\sv2v_autoblock_3\i[31:0]$458
   644/720: $0$func$\one_hot_to_bin$cpu_controller.v:352$273$\reg_addr[3:0]$457
   645/720: $0$func$\one_hot_to_bin$cpu_controller.v:352$273$\one_hot_i[15:0]$456
   646/720: $0$func$\one_hot_to_bin$cpu_controller.v:352$273$\one_hot_to_bin[3:0]$455
   647/720: $0$func$\priority_decode$cpu_controller.v:352$272$\decoder_signal[15:0]$454
   648/720: $0$func$\priority_decode$cpu_controller.v:352$272$\reg_list[15:0]$453
   649/720: $0$func$\priority_decode$cpu_controller.v:352$272$\priority_decode[15:0]$452
   650/720: $0$func$\bit_count$cpu_controller.sv2v_autoblock_2.v:345$255$\sv2v_autoblock_2\i[31:0]$451
   651/720: $0$func$\bit_count$cpu_controller.v:345$255$\sum[4:0]$450
   652/720: $0$func$\bit_count$cpu_controller.v:345$255$\data_in[15:0]$449
   653/720: $0$func$\bit_count$cpu_controller.v:345$255$\bit_count[4:0]$448
   654/720: $0$func$\sv2v_cast_16$cpu_controller.v:344$254$\inp[15:0]$447
   655/720: $0$func$\sv2v_cast_16$cpu_controller.v:344$254$\sv2v_cast_16[15:0]$446
   656/720: $0$func$\sv2v_cast_4_signed$cpu_controller.v:110$253$\inp[3:0]$445
   657/720: $0$func$\sv2v_cast_4_signed$cpu_controller.v:110$253$\sv2v_cast_4_signed[3:0]$444
   658/720: $0$func$\sv2v_cast_4_signed$cpu_controller.v:110$252$\inp[3:0]$443
   659/720: $0$func$\sv2v_cast_4_signed$cpu_controller.v:110$252$\sv2v_cast_4_signed[3:0]$442
   660/720: $0$func$\sv2v_cast_4_signed$cpu_controller.v:110$251$\inp[3:0]$441
   661/720: $0$func$\sv2v_cast_4_signed$cpu_controller.v:110$251$\sv2v_cast_4_signed[3:0]$440
   662/720: $0$func$\sv2v_cast_4_signed$cpu_controller.v:110$250$\inp[3:0]$439
   663/720: $0$func$\sv2v_cast_4_signed$cpu_controller.v:110$250$\sv2v_cast_4_signed[3:0]$438
   664/720: $0$func$\sv2v_cast_4_signed$cpu_controller.v:110$249$\inp[3:0]$437
   665/720: $0$func$\sv2v_cast_4_signed$cpu_controller.v:110$249$\sv2v_cast_4_signed[3:0]$436
   666/720: $0$func$\sv2v_cast_4_signed$cpu_controller.v:110$248$\inp[3:0]$435
   667/720: $0$func$\sv2v_cast_4_signed$cpu_controller.v:110$248$\sv2v_cast_4_signed[3:0]$434
   668/720: $0$func$\sv2v_cast_4_signed$cpu_controller.v:110$247$\inp[3:0]$433
   669/720: $0$func$\sv2v_cast_4_signed$cpu_controller.v:110$247$\sv2v_cast_4_signed[3:0]$432
   670/720: $0$func$\sv2v_cast_4_signed$cpu_controller.v:110$246$\inp[3:0]$431
   671/720: $0$func$\sv2v_cast_4_signed$cpu_controller.v:110$246$\sv2v_cast_4_signed[3:0]$430
   672/720: $0$func$\sv2v_cast_4_signed$cpu_controller.v:110$245$\inp[3:0]$429
   673/720: $0$func$\sv2v_cast_4_signed$cpu_controller.v:110$245$\sv2v_cast_4_signed[3:0]$428
   674/720: $0$func$\sv2v_cast_4_signed$cpu_controller.v:110$244$\inp[3:0]$427
   675/720: $0$func$\sv2v_cast_4_signed$cpu_controller.v:110$244$\sv2v_cast_4_signed[3:0]$426
   676/720: $0$func$\sv2v_cast_4_signed$cpu_controller.v:110$243$\inp[3:0]$425
   677/720: $0$func$\sv2v_cast_4_signed$cpu_controller.v:110$243$\sv2v_cast_4_signed[3:0]$424
   678/720: $0$func$\sv2v_cast_4_signed$cpu_controller.v:110$242$\inp[3:0]$423
   679/720: $0$func$\sv2v_cast_4_signed$cpu_controller.v:110$242$\sv2v_cast_4_signed[3:0]$422
   680/720: $0$func$\sv2v_cast_4_signed$cpu_controller.v:110$241$\inp[3:0]$421
   681/720: $0$func$\sv2v_cast_4_signed$cpu_controller.v:110$241$\sv2v_cast_4_signed[3:0]$420
   682/720: $0$func$\sv2v_cast_4_signed$cpu_controller.v:110$240$\inp[3:0]$419
   683/720: $0$func$\sv2v_cast_4_signed$cpu_controller.v:110$240$\sv2v_cast_4_signed[3:0]$418
   684/720: $0$func$\sv2v_cast_4_signed$cpu_controller.v:110$239$\inp[3:0]$417
   685/720: $0$func$\sv2v_cast_4_signed$cpu_controller.v:110$239$\sv2v_cast_4_signed[3:0]$416
   686/720: $0$func$\sv2v_cast_4_signed$cpu_controller.v:110$238$\inp[3:0]$415
   687/720: $0$func$\sv2v_cast_4_signed$cpu_controller.v:110$238$\sv2v_cast_4_signed[3:0]$414
   688/720: $0$func$\one_hot_to_bin$cpu_controller.sv2v_autoblock_3.v:332$221$\sv2v_autoblock_3\i[31:0]$413
   689/720: $0$func$\one_hot_to_bin$cpu_controller.v:332$221$\reg_addr[3:0]$412
   690/720: $0$func$\one_hot_to_bin$cpu_controller.v:332$221$\one_hot_i[15:0]$411
   691/720: $0$func$\one_hot_to_bin$cpu_controller.v:332$221$\one_hot_to_bin[3:0]$410
   692/720: $0$func$\priority_decode$cpu_controller.v:332$220$\decoder_signal[15:0]$409
   693/720: $0$func$\priority_decode$cpu_controller.v:332$220$\reg_list[15:0]$408
   694/720: $0$func$\priority_decode$cpu_controller.v:332$220$\priority_decode[15:0]$407
   695/720: $0$func$\bit_count$cpu_controller.sv2v_autoblock_2.v:326$203$\sv2v_autoblock_2\i[31:0]$406
   696/720: $0$func$\bit_count$cpu_controller.v:326$203$\sum[4:0]$405
   697/720: $0$func$\bit_count$cpu_controller.v:326$203$\data_in[15:0]$404
   698/720: $0$func$\bit_count$cpu_controller.v:326$203$\bit_count[4:0]$403
   699/720: $0$func$\bit_count$cpu_controller.sv2v_autoblock_2.v:325$186$\sv2v_autoblock_2\i[31:0]$402
   700/720: $0$func$\bit_count$cpu_controller.v:325$186$\sum[4:0]$401
   701/720: $0$func$\bit_count$cpu_controller.v:325$186$\data_in[15:0]$400
   702/720: $0$func$\bit_count$cpu_controller.v:325$186$\bit_count[4:0]$399
   703/720: $0$func$\sv2v_cast_16$cpu_controller.v:324$185$\inp[15:0]$398
   704/720: $0$func$\sv2v_cast_16$cpu_controller.v:324$185$\sv2v_cast_16[15:0]$397
   705/720: $0\new_sp_offset[4:0]
   706/720: $0\reg_list_from_instruction[15:0]
   707/720: $0\reg_file_addr_2_o[3:0]
   708/720: $0\reg_file_addr_2_source_o[0:0]
   709/720: $0\pipeline_ctrl_signal_o[0:0]
   710/720: $0\reg_write_en_o[0:0]
   711/720: $0\accumulator_imm_o[4:0]
   712/720: $0\update_flag_o[0:0]
   713/720: $0\alu_control_signal_o[4:0]
   714/720: $0\alu_input_2_select_o[2:0]
   715/720: $0\alu_input_1_select_o[2:0]
   716/720: $0\mem_write_en_o[0:0]
   717/720: $0\reg_file_data_source_o[0:0]
   718/720: $0\mem_read_en_o[0:0]
   719/720: $0\data_processing_code_internal[3:0]
   720/720: $0\shift_code_internal[4:0]

11.3.6. Executing PROC_DLATCH pass (convert process syncs to latches).
No latch inferred for signal `\cpu_controller.\mem_write_en_o' from process `\cpu_controller.$proc$cpu_controller.v:198$396'.
No latch inferred for signal `\cpu_controller.\mem_read_en_o' from process `\cpu_controller.$proc$cpu_controller.v:198$396'.
No latch inferred for signal `\cpu_controller.\alu_input_1_select_o' from process `\cpu_controller.$proc$cpu_controller.v:198$396'.
No latch inferred for signal `\cpu_controller.\alu_input_2_select_o' from process `\cpu_controller.$proc$cpu_controller.v:198$396'.
No latch inferred for signal `\cpu_controller.\alu_control_signal_o' from process `\cpu_controller.$proc$cpu_controller.v:198$396'.
No latch inferred for signal `\cpu_controller.\update_flag_o' from process `\cpu_controller.$proc$cpu_controller.v:198$396'.
No latch inferred for signal `\cpu_controller.\accumulator_imm_o' from process `\cpu_controller.$proc$cpu_controller.v:198$396'.
No latch inferred for signal `\cpu_controller.\data_processing_code_internal' from process `\cpu_controller.$proc$cpu_controller.v:198$396'.
No latch inferred for signal `\cpu_controller.\reg_write_en_o' from process `\cpu_controller.$proc$cpu_controller.v:198$396'.
No latch inferred for signal `\cpu_controller.\pipeline_ctrl_signal_o' from process `\cpu_controller.$proc$cpu_controller.v:198$396'.
No latch inferred for signal `\cpu_controller.\reg_file_addr_2_source_o' from process `\cpu_controller.$proc$cpu_controller.v:198$396'.
No latch inferred for signal `\cpu_controller.\shift_code_internal' from process `\cpu_controller.$proc$cpu_controller.v:198$396'.
No latch inferred for signal `\cpu_controller.\reg_file_data_source_o' from process `\cpu_controller.$proc$cpu_controller.v:198$396'.
No latch inferred for signal `\cpu_controller.\reg_file_addr_2_o' from process `\cpu_controller.$proc$cpu_controller.v:198$396'.
No latch inferred for signal `\cpu_controller.\reg_list_from_instruction' from process `\cpu_controller.$proc$cpu_controller.v:198$396'.
No latch inferred for signal `\cpu_controller.\new_sp_offset' from process `\cpu_controller.$proc$cpu_controller.v:198$396'.
No latch inferred for signal `\cpu_controller.$func$\sv2v_cast_16$cpu_controller.v:324$185$\sv2v_cast_16' from process `\cpu_controller.$proc$cpu_controller.v:198$396'.
No latch inferred for signal `\cpu_controller.$func$\sv2v_cast_16$cpu_controller.v:324$185$\inp' from process `\cpu_controller.$proc$cpu_controller.v:198$396'.
No latch inferred for signal `\cpu_controller.$func$\bit_count$cpu_controller.v:325$186$\bit_count' from process `\cpu_controller.$proc$cpu_controller.v:198$396'.
No latch inferred for signal `\cpu_controller.$func$\bit_count$cpu_controller.v:325$186$\data_in' from process `\cpu_controller.$proc$cpu_controller.v:198$396'.
No latch inferred for signal `\cpu_controller.$func$\bit_count$cpu_controller.v:325$186$\sum' from process `\cpu_controller.$proc$cpu_controller.v:198$396'.
No latch inferred for signal `\cpu_controller.$func$\bit_count$cpu_controller.v:326$203$\bit_count' from process `\cpu_controller.$proc$cpu_controller.v:198$396'.
No latch inferred for signal `\cpu_controller.$func$\bit_count$cpu_controller.v:326$203$\data_in' from process `\cpu_controller.$proc$cpu_controller.v:198$396'.
No latch inferred for signal `\cpu_controller.$func$\bit_count$cpu_controller.v:326$203$\sum' from process `\cpu_controller.$proc$cpu_controller.v:198$396'.
No latch inferred for signal `\cpu_controller.$func$\priority_decode$cpu_controller.v:332$220$\priority_decode' from process `\cpu_controller.$proc$cpu_controller.v:198$396'.
No latch inferred for signal `\cpu_controller.$func$\priority_decode$cpu_controller.v:332$220$\reg_list' from process `\cpu_controller.$proc$cpu_controller.v:198$396'.
No latch inferred for signal `\cpu_controller.$func$\priority_decode$cpu_controller.v:332$220$\decoder_signal' from process `\cpu_controller.$proc$cpu_controller.v:198$396'.
No latch inferred for signal `\cpu_controller.$func$\one_hot_to_bin$cpu_controller.v:332$221$\one_hot_to_bin' from process `\cpu_controller.$proc$cpu_controller.v:198$396'.
No latch inferred for signal `\cpu_controller.$func$\one_hot_to_bin$cpu_controller.v:332$221$\one_hot_i' from process `\cpu_controller.$proc$cpu_controller.v:198$396'.
No latch inferred for signal `\cpu_controller.$func$\one_hot_to_bin$cpu_controller.v:332$221$\reg_addr' from process `\cpu_controller.$proc$cpu_controller.v:198$396'.
No latch inferred for signal `\cpu_controller.$func$\sv2v_cast_4_signed$cpu_controller.v:110$238$\sv2v_cast_4_signed' from process `\cpu_controller.$proc$cpu_controller.v:198$396'.
No latch inferred for signal `\cpu_controller.$func$\sv2v_cast_4_signed$cpu_controller.v:110$238$\inp' from process `\cpu_controller.$proc$cpu_controller.v:198$396'.
No latch inferred for signal `\cpu_controller.$func$\sv2v_cast_4_signed$cpu_controller.v:110$239$\sv2v_cast_4_signed' from process `\cpu_controller.$proc$cpu_controller.v:198$396'.
No latch inferred for signal `\cpu_controller.$func$\sv2v_cast_4_signed$cpu_controller.v:110$239$\inp' from process `\cpu_controller.$proc$cpu_controller.v:198$396'.
No latch inferred for signal `\cpu_controller.$func$\sv2v_cast_4_signed$cpu_controller.v:110$240$\sv2v_cast_4_signed' from process `\cpu_controller.$proc$cpu_controller.v:198$396'.
No latch inferred for signal `\cpu_controller.$func$\sv2v_cast_4_signed$cpu_controller.v:110$240$\inp' from process `\cpu_controller.$proc$cpu_controller.v:198$396'.
No latch inferred for signal `\cpu_controller.$func$\sv2v_cast_4_signed$cpu_controller.v:110$241$\sv2v_cast_4_signed' from process `\cpu_controller.$proc$cpu_controller.v:198$396'.
No latch inferred for signal `\cpu_controller.$func$\sv2v_cast_4_signed$cpu_controller.v:110$241$\inp' from process `\cpu_controller.$proc$cpu_controller.v:198$396'.
No latch inferred for signal `\cpu_controller.$func$\sv2v_cast_4_signed$cpu_controller.v:110$242$\sv2v_cast_4_signed' from process `\cpu_controller.$proc$cpu_controller.v:198$396'.
No latch inferred for signal `\cpu_controller.$func$\sv2v_cast_4_signed$cpu_controller.v:110$242$\inp' from process `\cpu_controller.$proc$cpu_controller.v:198$396'.
No latch inferred for signal `\cpu_controller.$func$\sv2v_cast_4_signed$cpu_controller.v:110$243$\sv2v_cast_4_signed' from process `\cpu_controller.$proc$cpu_controller.v:198$396'.
No latch inferred for signal `\cpu_controller.$func$\sv2v_cast_4_signed$cpu_controller.v:110$243$\inp' from process `\cpu_controller.$proc$cpu_controller.v:198$396'.
No latch inferred for signal `\cpu_controller.$func$\sv2v_cast_4_signed$cpu_controller.v:110$244$\sv2v_cast_4_signed' from process `\cpu_controller.$proc$cpu_controller.v:198$396'.
No latch inferred for signal `\cpu_controller.$func$\sv2v_cast_4_signed$cpu_controller.v:110$244$\inp' from process `\cpu_controller.$proc$cpu_controller.v:198$396'.
No latch inferred for signal `\cpu_controller.$func$\sv2v_cast_4_signed$cpu_controller.v:110$245$\sv2v_cast_4_signed' from process `\cpu_controller.$proc$cpu_controller.v:198$396'.
No latch inferred for signal `\cpu_controller.$func$\sv2v_cast_4_signed$cpu_controller.v:110$245$\inp' from process `\cpu_controller.$proc$cpu_controller.v:198$396'.
No latch inferred for signal `\cpu_controller.$func$\sv2v_cast_4_signed$cpu_controller.v:110$246$\sv2v_cast_4_signed' from process `\cpu_controller.$proc$cpu_controller.v:198$396'.
No latch inferred for signal `\cpu_controller.$func$\sv2v_cast_4_signed$cpu_controller.v:110$246$\inp' from process `\cpu_controller.$proc$cpu_controller.v:198$396'.
No latch inferred for signal `\cpu_controller.$func$\sv2v_cast_4_signed$cpu_controller.v:110$247$\sv2v_cast_4_signed' from process `\cpu_controller.$proc$cpu_controller.v:198$396'.
No latch inferred for signal `\cpu_controller.$func$\sv2v_cast_4_signed$cpu_controller.v:110$247$\inp' from process `\cpu_controller.$proc$cpu_controller.v:198$396'.
No latch inferred for signal `\cpu_controller.$func$\sv2v_cast_4_signed$cpu_controller.v:110$248$\sv2v_cast_4_signed' from process `\cpu_controller.$proc$cpu_controller.v:198$396'.
No latch inferred for signal `\cpu_controller.$func$\sv2v_cast_4_signed$cpu_controller.v:110$248$\inp' from process `\cpu_controller.$proc$cpu_controller.v:198$396'.
No latch inferred for signal `\cpu_controller.$func$\sv2v_cast_4_signed$cpu_controller.v:110$249$\sv2v_cast_4_signed' from process `\cpu_controller.$proc$cpu_controller.v:198$396'.
No latch inferred for signal `\cpu_controller.$func$\sv2v_cast_4_signed$cpu_controller.v:110$249$\inp' from process `\cpu_controller.$proc$cpu_controller.v:198$396'.
No latch inferred for signal `\cpu_controller.$func$\sv2v_cast_4_signed$cpu_controller.v:110$250$\sv2v_cast_4_signed' from process `\cpu_controller.$proc$cpu_controller.v:198$396'.
No latch inferred for signal `\cpu_controller.$func$\sv2v_cast_4_signed$cpu_controller.v:110$250$\inp' from process `\cpu_controller.$proc$cpu_controller.v:198$396'.
No latch inferred for signal `\cpu_controller.$func$\sv2v_cast_4_signed$cpu_controller.v:110$251$\sv2v_cast_4_signed' from process `\cpu_controller.$proc$cpu_controller.v:198$396'.
No latch inferred for signal `\cpu_controller.$func$\sv2v_cast_4_signed$cpu_controller.v:110$251$\inp' from process `\cpu_controller.$proc$cpu_controller.v:198$396'.
No latch inferred for signal `\cpu_controller.$func$\sv2v_cast_4_signed$cpu_controller.v:110$252$\sv2v_cast_4_signed' from process `\cpu_controller.$proc$cpu_controller.v:198$396'.
No latch inferred for signal `\cpu_controller.$func$\sv2v_cast_4_signed$cpu_controller.v:110$252$\inp' from process `\cpu_controller.$proc$cpu_controller.v:198$396'.
No latch inferred for signal `\cpu_controller.$func$\sv2v_cast_4_signed$cpu_controller.v:110$253$\sv2v_cast_4_signed' from process `\cpu_controller.$proc$cpu_controller.v:198$396'.
No latch inferred for signal `\cpu_controller.$func$\sv2v_cast_4_signed$cpu_controller.v:110$253$\inp' from process `\cpu_controller.$proc$cpu_controller.v:198$396'.
No latch inferred for signal `\cpu_controller.$func$\sv2v_cast_16$cpu_controller.v:344$254$\sv2v_cast_16' from process `\cpu_controller.$proc$cpu_controller.v:198$396'.
No latch inferred for signal `\cpu_controller.$func$\sv2v_cast_16$cpu_controller.v:344$254$\inp' from process `\cpu_controller.$proc$cpu_controller.v:198$396'.
No latch inferred for signal `\cpu_controller.$func$\bit_count$cpu_controller.v:345$255$\bit_count' from process `\cpu_controller.$proc$cpu_controller.v:198$396'.
No latch inferred for signal `\cpu_controller.$func$\bit_count$cpu_controller.v:345$255$\data_in' from process `\cpu_controller.$proc$cpu_controller.v:198$396'.
No latch inferred for signal `\cpu_controller.$func$\bit_count$cpu_controller.v:345$255$\sum' from process `\cpu_controller.$proc$cpu_controller.v:198$396'.
No latch inferred for signal `\cpu_controller.$func$\priority_decode$cpu_controller.v:352$272$\priority_decode' from process `\cpu_controller.$proc$cpu_controller.v:198$396'.
No latch inferred for signal `\cpu_controller.$func$\priority_decode$cpu_controller.v:352$272$\reg_list' from process `\cpu_controller.$proc$cpu_controller.v:198$396'.
No latch inferred for signal `\cpu_controller.$func$\priority_decode$cpu_controller.v:352$272$\decoder_signal' from process `\cpu_controller.$proc$cpu_controller.v:198$396'.
No latch inferred for signal `\cpu_controller.$func$\one_hot_to_bin$cpu_controller.v:352$273$\one_hot_to_bin' from process `\cpu_controller.$proc$cpu_controller.v:198$396'.
No latch inferred for signal `\cpu_controller.$func$\one_hot_to_bin$cpu_controller.v:352$273$\one_hot_i' from process `\cpu_controller.$proc$cpu_controller.v:198$396'.
No latch inferred for signal `\cpu_controller.$func$\one_hot_to_bin$cpu_controller.v:352$273$\reg_addr' from process `\cpu_controller.$proc$cpu_controller.v:198$396'.
No latch inferred for signal `\cpu_controller.$func$\sv2v_cast_4_signed$cpu_controller.v:110$290$\sv2v_cast_4_signed' from process `\cpu_controller.$proc$cpu_controller.v:198$396'.
No latch inferred for signal `\cpu_controller.$func$\sv2v_cast_4_signed$cpu_controller.v:110$290$\inp' from process `\cpu_controller.$proc$cpu_controller.v:198$396'.
No latch inferred for signal `\cpu_controller.$func$\sv2v_cast_4_signed$cpu_controller.v:110$291$\sv2v_cast_4_signed' from process `\cpu_controller.$proc$cpu_controller.v:198$396'.
No latch inferred for signal `\cpu_controller.$func$\sv2v_cast_4_signed$cpu_controller.v:110$291$\inp' from process `\cpu_controller.$proc$cpu_controller.v:198$396'.
No latch inferred for signal `\cpu_controller.$func$\sv2v_cast_4_signed$cpu_controller.v:110$292$\sv2v_cast_4_signed' from process `\cpu_controller.$proc$cpu_controller.v:198$396'.
No latch inferred for signal `\cpu_controller.$func$\sv2v_cast_4_signed$cpu_controller.v:110$292$\inp' from process `\cpu_controller.$proc$cpu_controller.v:198$396'.
No latch inferred for signal `\cpu_controller.$func$\sv2v_cast_4_signed$cpu_controller.v:110$293$\sv2v_cast_4_signed' from process `\cpu_controller.$proc$cpu_controller.v:198$396'.
No latch inferred for signal `\cpu_controller.$func$\sv2v_cast_4_signed$cpu_controller.v:110$293$\inp' from process `\cpu_controller.$proc$cpu_controller.v:198$396'.
No latch inferred for signal `\cpu_controller.$func$\sv2v_cast_4_signed$cpu_controller.v:110$294$\sv2v_cast_4_signed' from process `\cpu_controller.$proc$cpu_controller.v:198$396'.
No latch inferred for signal `\cpu_controller.$func$\sv2v_cast_4_signed$cpu_controller.v:110$294$\inp' from process `\cpu_controller.$proc$cpu_controller.v:198$396'.
No latch inferred for signal `\cpu_controller.$func$\sv2v_cast_4_signed$cpu_controller.v:110$295$\sv2v_cast_4_signed' from process `\cpu_controller.$proc$cpu_controller.v:198$396'.
No latch inferred for signal `\cpu_controller.$func$\sv2v_cast_4_signed$cpu_controller.v:110$295$\inp' from process `\cpu_controller.$proc$cpu_controller.v:198$396'.
No latch inferred for signal `\cpu_controller.$func$\sv2v_cast_4_signed$cpu_controller.v:110$296$\sv2v_cast_4_signed' from process `\cpu_controller.$proc$cpu_controller.v:198$396'.
No latch inferred for signal `\cpu_controller.$func$\sv2v_cast_4_signed$cpu_controller.v:110$296$\inp' from process `\cpu_controller.$proc$cpu_controller.v:198$396'.
No latch inferred for signal `\cpu_controller.$func$\sv2v_cast_4_signed$cpu_controller.v:110$297$\sv2v_cast_4_signed' from process `\cpu_controller.$proc$cpu_controller.v:198$396'.
No latch inferred for signal `\cpu_controller.$func$\sv2v_cast_4_signed$cpu_controller.v:110$297$\inp' from process `\cpu_controller.$proc$cpu_controller.v:198$396'.
No latch inferred for signal `\cpu_controller.$func$\sv2v_cast_4_signed$cpu_controller.v:110$298$\sv2v_cast_4_signed' from process `\cpu_controller.$proc$cpu_controller.v:198$396'.
No latch inferred for signal `\cpu_controller.$func$\sv2v_cast_4_signed$cpu_controller.v:110$298$\inp' from process `\cpu_controller.$proc$cpu_controller.v:198$396'.
No latch inferred for signal `\cpu_controller.$func$\sv2v_cast_4_signed$cpu_controller.v:110$299$\sv2v_cast_4_signed' from process `\cpu_controller.$proc$cpu_controller.v:198$396'.
No latch inferred for signal `\cpu_controller.$func$\sv2v_cast_4_signed$cpu_controller.v:110$299$\inp' from process `\cpu_controller.$proc$cpu_controller.v:198$396'.
No latch inferred for signal `\cpu_controller.$func$\sv2v_cast_4_signed$cpu_controller.v:110$300$\sv2v_cast_4_signed' from process `\cpu_controller.$proc$cpu_controller.v:198$396'.
No latch inferred for signal `\cpu_controller.$func$\sv2v_cast_4_signed$cpu_controller.v:110$300$\inp' from process `\cpu_controller.$proc$cpu_controller.v:198$396'.
No latch inferred for signal `\cpu_controller.$func$\sv2v_cast_4_signed$cpu_controller.v:110$301$\sv2v_cast_4_signed' from process `\cpu_controller.$proc$cpu_controller.v:198$396'.
No latch inferred for signal `\cpu_controller.$func$\sv2v_cast_4_signed$cpu_controller.v:110$301$\inp' from process `\cpu_controller.$proc$cpu_controller.v:198$396'.
No latch inferred for signal `\cpu_controller.$func$\sv2v_cast_4_signed$cpu_controller.v:110$302$\sv2v_cast_4_signed' from process `\cpu_controller.$proc$cpu_controller.v:198$396'.
No latch inferred for signal `\cpu_controller.$func$\sv2v_cast_4_signed$cpu_controller.v:110$302$\inp' from process `\cpu_controller.$proc$cpu_controller.v:198$396'.
No latch inferred for signal `\cpu_controller.$func$\sv2v_cast_4_signed$cpu_controller.v:110$303$\sv2v_cast_4_signed' from process `\cpu_controller.$proc$cpu_controller.v:198$396'.
No latch inferred for signal `\cpu_controller.$func$\sv2v_cast_4_signed$cpu_controller.v:110$303$\inp' from process `\cpu_controller.$proc$cpu_controller.v:198$396'.
No latch inferred for signal `\cpu_controller.$func$\sv2v_cast_4_signed$cpu_controller.v:110$304$\sv2v_cast_4_signed' from process `\cpu_controller.$proc$cpu_controller.v:198$396'.
No latch inferred for signal `\cpu_controller.$func$\sv2v_cast_4_signed$cpu_controller.v:110$304$\inp' from process `\cpu_controller.$proc$cpu_controller.v:198$396'.
No latch inferred for signal `\cpu_controller.$func$\sv2v_cast_4_signed$cpu_controller.v:110$305$\sv2v_cast_4_signed' from process `\cpu_controller.$proc$cpu_controller.v:198$396'.
No latch inferred for signal `\cpu_controller.$func$\sv2v_cast_4_signed$cpu_controller.v:110$305$\inp' from process `\cpu_controller.$proc$cpu_controller.v:198$396'.
No latch inferred for signal `\cpu_controller.$func$\sv2v_cast_4$cpu_controller.v:354$306$\sv2v_cast_4' from process `\cpu_controller.$proc$cpu_controller.v:198$396'.
No latch inferred for signal `\cpu_controller.$func$\sv2v_cast_4$cpu_controller.v:354$306$\inp' from process `\cpu_controller.$proc$cpu_controller.v:198$396'.
No latch inferred for signal `\cpu_controller.$func$\sv2v_cast_16$cpu_controller.v:357$307$\sv2v_cast_16' from process `\cpu_controller.$proc$cpu_controller.v:198$396'.
No latch inferred for signal `\cpu_controller.$func$\sv2v_cast_16$cpu_controller.v:357$307$\inp' from process `\cpu_controller.$proc$cpu_controller.v:198$396'.
No latch inferred for signal `\cpu_controller.$func$\bit_count$cpu_controller.v:358$308$\bit_count' from process `\cpu_controller.$proc$cpu_controller.v:198$396'.
No latch inferred for signal `\cpu_controller.$func$\bit_count$cpu_controller.v:358$308$\data_in' from process `\cpu_controller.$proc$cpu_controller.v:198$396'.
No latch inferred for signal `\cpu_controller.$func$\bit_count$cpu_controller.v:358$308$\sum' from process `\cpu_controller.$proc$cpu_controller.v:198$396'.
No latch inferred for signal `\cpu_controller.$func$\priority_decode$cpu_controller.v:363$325$\priority_decode' from process `\cpu_controller.$proc$cpu_controller.v:198$396'.
No latch inferred for signal `\cpu_controller.$func$\priority_decode$cpu_controller.v:363$325$\reg_list' from process `\cpu_controller.$proc$cpu_controller.v:198$396'.
No latch inferred for signal `\cpu_controller.$func$\priority_decode$cpu_controller.v:363$325$\decoder_signal' from process `\cpu_controller.$proc$cpu_controller.v:198$396'.
No latch inferred for signal `\cpu_controller.$func$\one_hot_to_bin$cpu_controller.v:363$326$\one_hot_to_bin' from process `\cpu_controller.$proc$cpu_controller.v:198$396'.
No latch inferred for signal `\cpu_controller.$func$\one_hot_to_bin$cpu_controller.v:363$326$\one_hot_i' from process `\cpu_controller.$proc$cpu_controller.v:198$396'.
No latch inferred for signal `\cpu_controller.$func$\one_hot_to_bin$cpu_controller.v:363$326$\reg_addr' from process `\cpu_controller.$proc$cpu_controller.v:198$396'.
No latch inferred for signal `\cpu_controller.$func$\sv2v_cast_4_signed$cpu_controller.v:110$343$\sv2v_cast_4_signed' from process `\cpu_controller.$proc$cpu_controller.v:198$396'.
No latch inferred for signal `\cpu_controller.$func$\sv2v_cast_4_signed$cpu_controller.v:110$343$\inp' from process `\cpu_controller.$proc$cpu_controller.v:198$396'.
No latch inferred for signal `\cpu_controller.$func$\sv2v_cast_4_signed$cpu_controller.v:110$344$\sv2v_cast_4_signed' from process `\cpu_controller.$proc$cpu_controller.v:198$396'.
No latch inferred for signal `\cpu_controller.$func$\sv2v_cast_4_signed$cpu_controller.v:110$344$\inp' from process `\cpu_controller.$proc$cpu_controller.v:198$396'.
No latch inferred for signal `\cpu_controller.$func$\sv2v_cast_4_signed$cpu_controller.v:110$345$\sv2v_cast_4_signed' from process `\cpu_controller.$proc$cpu_controller.v:198$396'.
No latch inferred for signal `\cpu_controller.$func$\sv2v_cast_4_signed$cpu_controller.v:110$345$\inp' from process `\cpu_controller.$proc$cpu_controller.v:198$396'.
No latch inferred for signal `\cpu_controller.$func$\sv2v_cast_4_signed$cpu_controller.v:110$346$\sv2v_cast_4_signed' from process `\cpu_controller.$proc$cpu_controller.v:198$396'.
No latch inferred for signal `\cpu_controller.$func$\sv2v_cast_4_signed$cpu_controller.v:110$346$\inp' from process `\cpu_controller.$proc$cpu_controller.v:198$396'.
No latch inferred for signal `\cpu_controller.$func$\sv2v_cast_4_signed$cpu_controller.v:110$347$\sv2v_cast_4_signed' from process `\cpu_controller.$proc$cpu_controller.v:198$396'.
No latch inferred for signal `\cpu_controller.$func$\sv2v_cast_4_signed$cpu_controller.v:110$347$\inp' from process `\cpu_controller.$proc$cpu_controller.v:198$396'.
No latch inferred for signal `\cpu_controller.$func$\sv2v_cast_4_signed$cpu_controller.v:110$348$\sv2v_cast_4_signed' from process `\cpu_controller.$proc$cpu_controller.v:198$396'.
No latch inferred for signal `\cpu_controller.$func$\sv2v_cast_4_signed$cpu_controller.v:110$348$\inp' from process `\cpu_controller.$proc$cpu_controller.v:198$396'.
No latch inferred for signal `\cpu_controller.$func$\sv2v_cast_4_signed$cpu_controller.v:110$349$\sv2v_cast_4_signed' from process `\cpu_controller.$proc$cpu_controller.v:198$396'.
No latch inferred for signal `\cpu_controller.$func$\sv2v_cast_4_signed$cpu_controller.v:110$349$\inp' from process `\cpu_controller.$proc$cpu_controller.v:198$396'.
No latch inferred for signal `\cpu_controller.$func$\sv2v_cast_4_signed$cpu_controller.v:110$350$\sv2v_cast_4_signed' from process `\cpu_controller.$proc$cpu_controller.v:198$396'.
No latch inferred for signal `\cpu_controller.$func$\sv2v_cast_4_signed$cpu_controller.v:110$350$\inp' from process `\cpu_controller.$proc$cpu_controller.v:198$396'.
No latch inferred for signal `\cpu_controller.$func$\sv2v_cast_4_signed$cpu_controller.v:110$351$\sv2v_cast_4_signed' from process `\cpu_controller.$proc$cpu_controller.v:198$396'.
No latch inferred for signal `\cpu_controller.$func$\sv2v_cast_4_signed$cpu_controller.v:110$351$\inp' from process `\cpu_controller.$proc$cpu_controller.v:198$396'.
No latch inferred for signal `\cpu_controller.$func$\sv2v_cast_4_signed$cpu_controller.v:110$352$\sv2v_cast_4_signed' from process `\cpu_controller.$proc$cpu_controller.v:198$396'.
No latch inferred for signal `\cpu_controller.$func$\sv2v_cast_4_signed$cpu_controller.v:110$352$\inp' from process `\cpu_controller.$proc$cpu_controller.v:198$396'.
No latch inferred for signal `\cpu_controller.$func$\sv2v_cast_4_signed$cpu_controller.v:110$353$\sv2v_cast_4_signed' from process `\cpu_controller.$proc$cpu_controller.v:198$396'.
No latch inferred for signal `\cpu_controller.$func$\sv2v_cast_4_signed$cpu_controller.v:110$353$\inp' from process `\cpu_controller.$proc$cpu_controller.v:198$396'.
No latch inferred for signal `\cpu_controller.$func$\sv2v_cast_4_signed$cpu_controller.v:110$354$\sv2v_cast_4_signed' from process `\cpu_controller.$proc$cpu_controller.v:198$396'.
No latch inferred for signal `\cpu_controller.$func$\sv2v_cast_4_signed$cpu_controller.v:110$354$\inp' from process `\cpu_controller.$proc$cpu_controller.v:198$396'.
No latch inferred for signal `\cpu_controller.$func$\sv2v_cast_4_signed$cpu_controller.v:110$355$\sv2v_cast_4_signed' from process `\cpu_controller.$proc$cpu_controller.v:198$396'.
No latch inferred for signal `\cpu_controller.$func$\sv2v_cast_4_signed$cpu_controller.v:110$355$\inp' from process `\cpu_controller.$proc$cpu_controller.v:198$396'.
No latch inferred for signal `\cpu_controller.$func$\sv2v_cast_4_signed$cpu_controller.v:110$356$\sv2v_cast_4_signed' from process `\cpu_controller.$proc$cpu_controller.v:198$396'.
No latch inferred for signal `\cpu_controller.$func$\sv2v_cast_4_signed$cpu_controller.v:110$356$\inp' from process `\cpu_controller.$proc$cpu_controller.v:198$396'.
No latch inferred for signal `\cpu_controller.$func$\sv2v_cast_4_signed$cpu_controller.v:110$357$\sv2v_cast_4_signed' from process `\cpu_controller.$proc$cpu_controller.v:198$396'.
No latch inferred for signal `\cpu_controller.$func$\sv2v_cast_4_signed$cpu_controller.v:110$357$\inp' from process `\cpu_controller.$proc$cpu_controller.v:198$396'.
No latch inferred for signal `\cpu_controller.$func$\sv2v_cast_4_signed$cpu_controller.v:110$358$\sv2v_cast_4_signed' from process `\cpu_controller.$proc$cpu_controller.v:198$396'.
No latch inferred for signal `\cpu_controller.$func$\sv2v_cast_4_signed$cpu_controller.v:110$358$\inp' from process `\cpu_controller.$proc$cpu_controller.v:198$396'.
No latch inferred for signal `\cpu_controller.$func$\sv2v_cast_4$cpu_controller.v:367$359$\sv2v_cast_4' from process `\cpu_controller.$proc$cpu_controller.v:198$396'.
No latch inferred for signal `\cpu_controller.$func$\sv2v_cast_4$cpu_controller.v:367$359$\inp' from process `\cpu_controller.$proc$cpu_controller.v:198$396'.
Latch inferred for signal `\cpu_controller.$func$\bit_count$cpu_controller.sv2v_autoblock_2.v:325$186$\sv2v_autoblock_2\i' from process `\cpu_controller.$proc$cpu_controller.v:198$396': $auto$proc_dlatch.cc:409:proc_dlatch$8095
Latch inferred for signal `\cpu_controller.$func$\bit_count$cpu_controller.sv2v_autoblock_2.v:326$203$\sv2v_autoblock_2\i' from process `\cpu_controller.$proc$cpu_controller.v:198$396': $auto$proc_dlatch.cc:409:proc_dlatch$8124
Latch inferred for signal `\cpu_controller.$func$\one_hot_to_bin$cpu_controller.sv2v_autoblock_3.v:332$221$\sv2v_autoblock_3\i' from process `\cpu_controller.$proc$cpu_controller.v:198$396': $auto$proc_dlatch.cc:409:proc_dlatch$8177
Latch inferred for signal `\cpu_controller.$func$\bit_count$cpu_controller.sv2v_autoblock_2.v:345$255$\sv2v_autoblock_2\i' from process `\cpu_controller.$proc$cpu_controller.v:198$396': $auto$proc_dlatch.cc:409:proc_dlatch$8188
Latch inferred for signal `\cpu_controller.$func$\one_hot_to_bin$cpu_controller.sv2v_autoblock_3.v:352$273$\sv2v_autoblock_3\i' from process `\cpu_controller.$proc$cpu_controller.v:198$396': $auto$proc_dlatch.cc:409:proc_dlatch$8217
Latch inferred for signal `\cpu_controller.$func$\bit_count$cpu_controller.sv2v_autoblock_2.v:358$308$\sv2v_autoblock_2\i' from process `\cpu_controller.$proc$cpu_controller.v:198$396': $auto$proc_dlatch.cc:409:proc_dlatch$8228
Latch inferred for signal `\cpu_controller.$func$\one_hot_to_bin$cpu_controller.sv2v_autoblock_3.v:363$326$\sv2v_autoblock_3\i' from process `\cpu_controller.$proc$cpu_controller.v:198$396': $auto$proc_dlatch.cc:409:proc_dlatch$8257

11.3.7. Executing PROC_DFF pass (convert process syncs to FFs).
Creating register for signal `\cpu_controller.\base_reg_in_list_status_sig' using process `\cpu_controller.$proc$cpu_controller.v:389$1211'.
  created $dff cell `$procdff$8258' with positive edge clock.
Creating register for signal `\cpu_controller.$func$\priority_decode$cpu_controller.v:393$361$\priority_decode' using process `\cpu_controller.$proc$cpu_controller.v:389$1211'.
  created $dff cell `$procdff$8259' with positive edge clock.
Creating register for signal `\cpu_controller.$func$\priority_decode$cpu_controller.v:393$361$\reg_list' using process `\cpu_controller.$proc$cpu_controller.v:389$1211'.
  created $dff cell `$procdff$8260' with positive edge clock.
Creating register for signal `\cpu_controller.$func$\priority_decode$cpu_controller.v:393$361$\decoder_signal' using process `\cpu_controller.$proc$cpu_controller.v:389$1211'.
  created $dff cell `$procdff$8261' with positive edge clock.
Creating register for signal `\cpu_controller.$func$\one_hot_to_bin$cpu_controller.v:393$362$\one_hot_to_bin' using process `\cpu_controller.$proc$cpu_controller.v:389$1211'.
  created $dff cell `$procdff$8262' with positive edge clock.
Creating register for signal `\cpu_controller.$func$\one_hot_to_bin$cpu_controller.v:393$362$\one_hot_i' using process `\cpu_controller.$proc$cpu_controller.v:389$1211'.
  created $dff cell `$procdff$8263' with positive edge clock.
Creating register for signal `\cpu_controller.$func$\one_hot_to_bin$cpu_controller.v:393$362$\reg_addr' using process `\cpu_controller.$proc$cpu_controller.v:389$1211'.
  created $dff cell `$procdff$8264' with positive edge clock.
Creating register for signal `\cpu_controller.$func$\sv2v_cast_4$cpu_controller.v:393$363$\sv2v_cast_4' using process `\cpu_controller.$proc$cpu_controller.v:389$1211'.
  created $dff cell `$procdff$8265' with positive edge clock.
Creating register for signal `\cpu_controller.$func$\sv2v_cast_4$cpu_controller.v:393$363$\inp' using process `\cpu_controller.$proc$cpu_controller.v:389$1211'.
  created $dff cell `$procdff$8266' with positive edge clock.
Creating register for signal `\cpu_controller.$func$\one_hot_to_bin$cpu_controller.sv2v_autoblock_3.v:393$362$\sv2v_autoblock_3\i' using process `\cpu_controller.$proc$cpu_controller.v:389$1211'.
  created $dff cell `$procdff$8267' with positive edge clock.
Creating register for signal `\cpu_controller.$func$\sv2v_cast_4_signed$cpu_controller.v:110$380$\sv2v_cast_4_signed' using process `\cpu_controller.$proc$cpu_controller.v:389$1211'.
  created $dff cell `$procdff$8268' with positive edge clock.
Creating register for signal `\cpu_controller.$func$\sv2v_cast_4_signed$cpu_controller.v:110$380$\inp' using process `\cpu_controller.$proc$cpu_controller.v:389$1211'.
  created $dff cell `$procdff$8269' with positive edge clock.
Creating register for signal `\cpu_controller.$func$\sv2v_cast_4_signed$cpu_controller.v:110$381$\sv2v_cast_4_signed' using process `\cpu_controller.$proc$cpu_controller.v:389$1211'.
  created $dff cell `$procdff$8270' with positive edge clock.
Creating register for signal `\cpu_controller.$func$\sv2v_cast_4_signed$cpu_controller.v:110$381$\inp' using process `\cpu_controller.$proc$cpu_controller.v:389$1211'.
  created $dff cell `$procdff$8271' with positive edge clock.
Creating register for signal `\cpu_controller.$func$\sv2v_cast_4_signed$cpu_controller.v:110$382$\sv2v_cast_4_signed' using process `\cpu_controller.$proc$cpu_controller.v:389$1211'.
  created $dff cell `$procdff$8272' with positive edge clock.
Creating register for signal `\cpu_controller.$func$\sv2v_cast_4_signed$cpu_controller.v:110$382$\inp' using process `\cpu_controller.$proc$cpu_controller.v:389$1211'.
  created $dff cell `$procdff$8273' with positive edge clock.
Creating register for signal `\cpu_controller.$func$\sv2v_cast_4_signed$cpu_controller.v:110$383$\sv2v_cast_4_signed' using process `\cpu_controller.$proc$cpu_controller.v:389$1211'.
  created $dff cell `$procdff$8274' with positive edge clock.
Creating register for signal `\cpu_controller.$func$\sv2v_cast_4_signed$cpu_controller.v:110$383$\inp' using process `\cpu_controller.$proc$cpu_controller.v:389$1211'.
  created $dff cell `$procdff$8275' with positive edge clock.
Creating register for signal `\cpu_controller.$func$\sv2v_cast_4_signed$cpu_controller.v:110$384$\sv2v_cast_4_signed' using process `\cpu_controller.$proc$cpu_controller.v:389$1211'.
  created $dff cell `$procdff$8276' with positive edge clock.
Creating register for signal `\cpu_controller.$func$\sv2v_cast_4_signed$cpu_controller.v:110$384$\inp' using process `\cpu_controller.$proc$cpu_controller.v:389$1211'.
  created $dff cell `$procdff$8277' with positive edge clock.
Creating register for signal `\cpu_controller.$func$\sv2v_cast_4_signed$cpu_controller.v:110$385$\sv2v_cast_4_signed' using process `\cpu_controller.$proc$cpu_controller.v:389$1211'.
  created $dff cell `$procdff$8278' with positive edge clock.
Creating register for signal `\cpu_controller.$func$\sv2v_cast_4_signed$cpu_controller.v:110$385$\inp' using process `\cpu_controller.$proc$cpu_controller.v:389$1211'.
  created $dff cell `$procdff$8279' with positive edge clock.
Creating register for signal `\cpu_controller.$func$\sv2v_cast_4_signed$cpu_controller.v:110$386$\sv2v_cast_4_signed' using process `\cpu_controller.$proc$cpu_controller.v:389$1211'.
  created $dff cell `$procdff$8280' with positive edge clock.
Creating register for signal `\cpu_controller.$func$\sv2v_cast_4_signed$cpu_controller.v:110$386$\inp' using process `\cpu_controller.$proc$cpu_controller.v:389$1211'.
  created $dff cell `$procdff$8281' with positive edge clock.
Creating register for signal `\cpu_controller.$func$\sv2v_cast_4_signed$cpu_controller.v:110$387$\sv2v_cast_4_signed' using process `\cpu_controller.$proc$cpu_controller.v:389$1211'.
  created $dff cell `$procdff$8282' with positive edge clock.
Creating register for signal `\cpu_controller.$func$\sv2v_cast_4_signed$cpu_controller.v:110$387$\inp' using process `\cpu_controller.$proc$cpu_controller.v:389$1211'.
  created $dff cell `$procdff$8283' with positive edge clock.
Creating register for signal `\cpu_controller.$func$\sv2v_cast_4_signed$cpu_controller.v:110$388$\sv2v_cast_4_signed' using process `\cpu_controller.$proc$cpu_controller.v:389$1211'.
  created $dff cell `$procdff$8284' with positive edge clock.
Creating register for signal `\cpu_controller.$func$\sv2v_cast_4_signed$cpu_controller.v:110$388$\inp' using process `\cpu_controller.$proc$cpu_controller.v:389$1211'.
  created $dff cell `$procdff$8285' with positive edge clock.
Creating register for signal `\cpu_controller.$func$\sv2v_cast_4_signed$cpu_controller.v:110$389$\sv2v_cast_4_signed' using process `\cpu_controller.$proc$cpu_controller.v:389$1211'.
  created $dff cell `$procdff$8286' with positive edge clock.
Creating register for signal `\cpu_controller.$func$\sv2v_cast_4_signed$cpu_controller.v:110$389$\inp' using process `\cpu_controller.$proc$cpu_controller.v:389$1211'.
  created $dff cell `$procdff$8287' with positive edge clock.
Creating register for signal `\cpu_controller.$func$\sv2v_cast_4_signed$cpu_controller.v:110$390$\sv2v_cast_4_signed' using process `\cpu_controller.$proc$cpu_controller.v:389$1211'.
  created $dff cell `$procdff$8288' with positive edge clock.
Creating register for signal `\cpu_controller.$func$\sv2v_cast_4_signed$cpu_controller.v:110$390$\inp' using process `\cpu_controller.$proc$cpu_controller.v:389$1211'.
  created $dff cell `$procdff$8289' with positive edge clock.
Creating register for signal `\cpu_controller.$func$\sv2v_cast_4_signed$cpu_controller.v:110$391$\sv2v_cast_4_signed' using process `\cpu_controller.$proc$cpu_controller.v:389$1211'.
  created $dff cell `$procdff$8290' with positive edge clock.
Creating register for signal `\cpu_controller.$func$\sv2v_cast_4_signed$cpu_controller.v:110$391$\inp' using process `\cpu_controller.$proc$cpu_controller.v:389$1211'.
  created $dff cell `$procdff$8291' with positive edge clock.
Creating register for signal `\cpu_controller.$func$\sv2v_cast_4_signed$cpu_controller.v:110$392$\sv2v_cast_4_signed' using process `\cpu_controller.$proc$cpu_controller.v:389$1211'.
  created $dff cell `$procdff$8292' with positive edge clock.
Creating register for signal `\cpu_controller.$func$\sv2v_cast_4_signed$cpu_controller.v:110$392$\inp' using process `\cpu_controller.$proc$cpu_controller.v:389$1211'.
  created $dff cell `$procdff$8293' with positive edge clock.
Creating register for signal `\cpu_controller.$func$\sv2v_cast_4_signed$cpu_controller.v:110$393$\sv2v_cast_4_signed' using process `\cpu_controller.$proc$cpu_controller.v:389$1211'.
  created $dff cell `$procdff$8294' with positive edge clock.
Creating register for signal `\cpu_controller.$func$\sv2v_cast_4_signed$cpu_controller.v:110$393$\inp' using process `\cpu_controller.$proc$cpu_controller.v:389$1211'.
  created $dff cell `$procdff$8295' with positive edge clock.
Creating register for signal `\cpu_controller.$func$\sv2v_cast_4_signed$cpu_controller.v:110$394$\sv2v_cast_4_signed' using process `\cpu_controller.$proc$cpu_controller.v:389$1211'.
  created $dff cell `$procdff$8296' with positive edge clock.
Creating register for signal `\cpu_controller.$func$\sv2v_cast_4_signed$cpu_controller.v:110$394$\inp' using process `\cpu_controller.$proc$cpu_controller.v:389$1211'.
  created $dff cell `$procdff$8297' with positive edge clock.
Creating register for signal `\cpu_controller.$func$\sv2v_cast_4_signed$cpu_controller.v:110$395$\sv2v_cast_4_signed' using process `\cpu_controller.$proc$cpu_controller.v:389$1211'.
  created $dff cell `$procdff$8298' with positive edge clock.
Creating register for signal `\cpu_controller.$func$\sv2v_cast_4_signed$cpu_controller.v:110$395$\inp' using process `\cpu_controller.$proc$cpu_controller.v:389$1211'.
  created $dff cell `$procdff$8299' with positive edge clock.
Creating register for signal `\cpu_controller.\hold_counter' using process `\cpu_controller.$proc$cpu_controller.v:384$1198'.
  created $dff cell `$procdff$8300' with positive edge clock.
Creating register for signal `\cpu_controller.$func$\priority_decode$cpu_controller.v:388$360$\priority_decode' using process `\cpu_controller.$proc$cpu_controller.v:384$1198'.
  created $dff cell `$procdff$8301' with positive edge clock.
Creating register for signal `\cpu_controller.$func$\priority_decode$cpu_controller.v:388$360$\reg_list' using process `\cpu_controller.$proc$cpu_controller.v:384$1198'.
  created $dff cell `$procdff$8302' with positive edge clock.
Creating register for signal `\cpu_controller.$func$\priority_decode$cpu_controller.v:388$360$\decoder_signal' using process `\cpu_controller.$proc$cpu_controller.v:384$1198'.
  created $dff cell `$procdff$8303' with positive edge clock.
Creating register for signal `\cpu_controller.\accumulator' using process `\cpu_controller.$proc$cpu_controller.v:379$1194'.
  created $dff cell `$procdff$8304' with positive edge clock.

11.3.8. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Found and cleaned up 20 empty switches in `\cpu_controller.$proc$cpu_controller.v:389$1211'.
Removing empty process `cpu_controller.$proc$cpu_controller.v:389$1211'.
Found and cleaned up 2 empty switches in `\cpu_controller.$proc$cpu_controller.v:384$1198'.
Removing empty process `cpu_controller.$proc$cpu_controller.v:384$1198'.
Found and cleaned up 1 empty switch in `\cpu_controller.$proc$cpu_controller.v:379$1194'.
Removing empty process `cpu_controller.$proc$cpu_controller.v:379$1194'.
Found and cleaned up 124 empty switches in `\cpu_controller.$proc$cpu_controller.v:198$396'.
Removing empty process `cpu_controller.$proc$cpu_controller.v:198$396'.
Cleaned up 147 empty switches.

11.4. Executing FLATTEN pass (flatten design).
No more expansions possible.

11.5. Executing TRIBUF pass.

11.6. Executing DEMINOUT pass (demote inout ports to input or output).

11.7. Executing OPT_EXPR pass (perform const folding).
Optimizing module cpu_controller.
<suppressed ~279 debug messages>

11.8. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \cpu_controller..
Removed 1739 unused cells and 3704 unused wires.
<suppressed ~1741 debug messages>

11.9. Executing CHECK pass (checking for obvious problems).
checking module cpu_controller..
found and reported 0 problems.

11.10. Executing OPT pass (performing simple optimizations).

11.10.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module cpu_controller.

11.10.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\cpu_controller'.
<suppressed ~855 debug messages>
Removed a total of 285 cells.

11.10.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \cpu_controller..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
      Replacing known input bits on port B of cell $procmux$2349: \base_reg_in_list_status_sig -> 1'1
      Replacing known input bits on port A of cell $procmux$2347: \base_reg_in_list_status_sig -> 1'0
  Analyzing evaluation results.
    dead port 2/2 on $mux $procmux$2950.
    dead port 2/2 on $mux $procmux$2958.
    dead port 2/2 on $mux $procmux$3424.
    dead port 2/2 on $mux $procmux$3426.
    dead port 2/2 on $mux $procmux$4026.
    dead port 2/2 on $mux $procmux$4551.
    dead port 2/2 on $mux $procmux$4553.
    dead port 2/2 on $mux $procmux$4555.
    dead port 2/2 on $mux $procmux$5349.
    dead port 2/2 on $mux $procmux$5351.
    dead port 2/2 on $mux $procmux$5869.
    dead port 2/2 on $mux $procmux$5871.
    dead port 2/2 on $mux $procmux$5882.
    dead port 2/2 on $mux $procmux$5884.
    dead port 2/2 on $mux $procmux$6114.
    dead port 2/2 on $mux $procmux$6116.
    dead port 2/2 on $mux $procmux$6136.
    dead port 2/2 on $mux $procmux$6138.
    dead port 2/2 on $mux $procmux$6147.
    dead port 2/2 on $mux $procmux$6149.
    dead port 2/2 on $mux $procmux$6158.
    dead port 2/2 on $mux $procmux$6160.
    dead port 2/2 on $mux $procmux$6169.
    dead port 2/2 on $mux $procmux$6171.
    dead port 2/2 on $mux $procmux$6180.
    dead port 2/2 on $mux $procmux$6182.
    dead port 2/2 on $mux $procmux$6193.
    dead port 2/2 on $mux $procmux$6195.
    dead port 2/2 on $mux $procmux$6304.
    dead port 2/2 on $mux $procmux$6814.
    dead port 2/2 on $mux $procmux$6824.
    dead port 2/2 on $mux $procmux$6834.
    dead port 2/2 on $mux $procmux$6844.
    dead port 2/2 on $mux $procmux$6854.
    dead port 2/2 on $mux $procmux$6864.
    dead port 2/2 on $mux $procmux$6874.
    dead port 2/2 on $mux $procmux$6884.
    dead port 2/2 on $mux $procmux$6896.
    dead port 2/2 on $mux $procmux$6909.
    dead port 2/2 on $mux $procmux$6939.
    dead port 2/2 on $mux $procmux$6969.
    dead port 2/2 on $mux $procmux$6999.
    dead port 2/2 on $mux $procmux$7023.
    dead port 2/2 on $mux $procmux$7047.
    dead port 2/2 on $mux $procmux$7071.
    dead port 2/2 on $mux $procmux$2397.
    dead port 2/2 on $mux $procmux$7095.
    dead port 2/2 on $mux $procmux$2399.
Removed 48 multiplexer ports.
<suppressed ~137 debug messages>

11.10.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \cpu_controller.
    New input vector for $reduce_or cell $procmux$7104_ANY: { $procmux$7104_CMP [0] $procmux$7104_CMP [1] }
    New input vector for $reduce_or cell $procmux$7017_ANY: { $procmux$7017_CMP [0] $procmux$7017_CMP [1] }
    New input vector for $reduce_or cell $procmux$7016_ANY: { $procmux$7016_CMP [0] $procmux$7016_CMP [1] }
    New input vector for $reduce_or cell $procmux$6897_ANY: { $procmux$6897_CMP [0] $procmux$6897_CMP [1] $procmux$6897_CMP [2] $procmux$6897_CMP [3] }
    New ctrl vector for $pmux cell $procmux$6294: { $procmux$6302_CMP $procmux$6301_CMP $procmux$6300_CMP $procmux$6299_CMP $procmux$6298_CMP $procmux$6297_CMP $procmux$6296_CMP $auto$opt_reduce.cc:132:opt_mux$8306 }
    New ctrl vector for $pmux cell $procmux$6922: { $procmux$6937_CMP $procmux$6936_CMP $procmux$6935_CMP $procmux$6934_CMP $procmux$6931_CMP $auto$opt_reduce.cc:132:opt_mux$8312 $auto$opt_reduce.cc:132:opt_mux$8310 $auto$opt_reduce.cc:132:opt_mux$8308 $procmux$6926_CMP $procmux$6925_CMP $procmux$6924_CMP $procmux$6923_CMP }
    New ctrl vector for $pmux cell $procmux$6952: { $auto$opt_reduce.cc:132:opt_mux$8316 $auto$opt_reduce.cc:132:opt_mux$8314 }
    New ctrl vector for $pmux cell $procmux$6982: { $procmux$6929_CMP $auto$opt_reduce.cc:132:opt_mux$8318 }
    New ctrl vector for $pmux cell $procmux$7013: { $auto$opt_reduce.cc:132:opt_mux$8322 $auto$opt_reduce.cc:132:opt_mux$8320 }
    New ctrl vector for $pmux cell $procmux$7037: { $procmux$7022_CMP $procmux$7021_CMP $procmux$7020_CMP $auto$opt_reduce.cc:132:opt_mux$8326 $auto$opt_reduce.cc:132:opt_mux$8324 }
    New ctrl vector for $pmux cell $procmux$7061: { $auto$opt_reduce.cc:132:opt_mux$8328 $procmux$7014_CMP }
    New ctrl vector for $pmux cell $procmux$7085: { $procmux$7015_CMP $auto$opt_reduce.cc:132:opt_mux$8330 }
    New ctrl vector for $pmux cell $procmux$7100: { $procmux$7024_CMP $procmux$6940_CMP $procmux$6910_CMP $procmux$6897_CTRL $auto$opt_reduce.cc:132:opt_mux$8332 $procmux$4556_CMP $procmux$3427_CMP $procmux$2400_CMP }
    New ctrl vector for $pmux cell $procmux$7122: { $procmux$7024_CMP $auto$opt_reduce.cc:132:opt_mux$8336 $procmux$4556_CMP $auto$opt_reduce.cc:132:opt_mux$8334 }
    New ctrl vector for $pmux cell $procmux$7155: $auto$opt_reduce.cc:132:opt_mux$8338
    New ctrl vector for $pmux cell $procmux$8028: { $procmux$4556_CMP $auto$opt_reduce.cc:132:opt_mux$8340 }
    New ctrl vector for $pmux cell $procmux$8042: { $procmux$4556_CMP $auto$opt_reduce.cc:132:opt_mux$8342 }
    New ctrl vector for $pmux cell $procmux$8056: { $procmux$4556_CMP $auto$opt_reduce.cc:132:opt_mux$8344 }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:126:opt_mux$8319: { $procmux$7022_CMP $procmux$7021_CMP $procmux$7020_CMP $procmux$7017_CMP [0] $procmux$7017_CMP [1] $procmux$7016_CMP [0] $procmux$7016_CMP [1] $procmux$7015_CMP $procmux$7014_CMP }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:126:opt_mux$8323: { $procmux$7018_CMP $procmux$7016_CMP [0] $procmux$7016_CMP [1] $procmux$7014_CMP }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:126:opt_mux$8325: { $procmux$7019_CMP $procmux$7017_CMP [0] $procmux$7017_CMP [1] $procmux$7015_CMP }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:126:opt_mux$8327: { $procmux$7022_CMP $procmux$7021_CMP $procmux$7020_CMP $procmux$7019_CMP $procmux$7018_CMP $procmux$7017_CMP [0] $procmux$7017_CMP [1] $procmux$7016_CMP [0] $procmux$7016_CMP [1] $procmux$7015_CMP }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:126:opt_mux$8329: { $procmux$7022_CMP $procmux$7021_CMP $procmux$7020_CMP $procmux$7019_CMP $procmux$7018_CMP $procmux$7017_CMP [0] $procmux$7017_CMP [1] $procmux$7016_CMP [0] $procmux$7016_CMP [1] $procmux$7014_CMP }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:126:opt_mux$8331: { $procmux$7107_CMP $procmux$7104_CMP [0] $procmux$7104_CMP [1] }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:126:opt_mux$8335: { $procmux$7107_CMP $procmux$7104_CMP [0] $procmux$7104_CMP [1] $procmux$6897_CMP [0] $procmux$6897_CMP [1] $procmux$6897_CMP [2] $procmux$6897_CMP [3] }
  Optimizing cells in module \cpu_controller.
Performed a total of 25 changes.

11.10.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\cpu_controller'.
<suppressed ~120 debug messages>
Removed a total of 40 cells.

11.10.6. Executing OPT_RMDFF pass (remove dff with constant values).

11.10.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \cpu_controller..
Removed 3 unused cells and 363 unused wires.
<suppressed ~4 debug messages>

11.10.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module cpu_controller.

11.10.9. Rerunning OPT passes. (Maybe there is more to do..)

11.10.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \cpu_controller..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~125 debug messages>

11.10.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \cpu_controller.
    New ctrl vector for $pmux cell $procmux$8049: { $procmux$4556_CMP $auto$opt_reduce.cc:132:opt_mux$8346 }
  Optimizing cells in module \cpu_controller.
Performed a total of 1 changes.

11.10.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\cpu_controller'.
Removed a total of 0 cells.

11.10.13. Executing OPT_RMDFF pass (remove dff with constant values).

11.10.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \cpu_controller..

11.10.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module cpu_controller.

11.10.16. Rerunning OPT passes. (Maybe there is more to do..)

11.10.17. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \cpu_controller..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~125 debug messages>

11.10.18. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \cpu_controller.
Performed a total of 0 changes.

11.10.19. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\cpu_controller'.
<suppressed ~3 debug messages>
Removed a total of 1 cells.

11.10.20. Executing OPT_RMDFF pass (remove dff with constant values).

11.10.21. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \cpu_controller..
Removed 0 unused cells and 1 unused wires.
<suppressed ~1 debug messages>

11.10.22. Executing OPT_EXPR pass (perform const folding).
Optimizing module cpu_controller.

11.10.23. Rerunning OPT passes. (Maybe there is more to do..)

11.10.24. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \cpu_controller..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~125 debug messages>

11.10.25. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \cpu_controller.
Performed a total of 0 changes.

11.10.26. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\cpu_controller'.
Removed a total of 0 cells.

11.10.27. Executing OPT_RMDFF pass (remove dff with constant values).

11.10.28. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \cpu_controller..

11.10.29. Executing OPT_EXPR pass (perform const folding).
Optimizing module cpu_controller.

11.10.30. Finished OPT passes. (There is nothing left to do.)

11.11. Executing WREDUCE pass (reducing word size of cells).
Removed cell cpu_controller.$procmux$1555 ($mux).
Removed cell cpu_controller.$procmux$1528 ($mux).
Removed cell cpu_controller.$procmux$1552 ($mux).
Removed cell cpu_controller.$procmux$1741 ($mux).
Removed cell cpu_controller.$procmux$1744 ($mux).
Removed cell cpu_controller.$procmux$1714 ($mux).
Removed cell cpu_controller.$procmux$1717 ($mux).
Removed cell cpu_controller.$procmux$1687 ($mux).
Removed cell cpu_controller.$procmux$1690 ($mux).
Removed cell cpu_controller.$procmux$1660 ($mux).
Removed cell cpu_controller.$procmux$1798 ($mux).
Removed cell cpu_controller.$procmux$1663 ($mux).
Removed cell cpu_controller.$procmux$1768 ($mux).
Removed cell cpu_controller.$procmux$1771 ($mux).
Removed cell cpu_controller.$procmux$1795 ($mux).
Removed cell cpu_controller.$procmux$1633 ($mux).
Removed cell cpu_controller.$procmux$1636 ($mux).
Removed cell cpu_controller.$procmux$1606 ($mux).
Removed cell cpu_controller.$procmux$1609 ($mux).
Removed cell cpu_controller.$procmux$1579 ($mux).
Removed cell cpu_controller.$procmux$1582 ($mux).
Removed top 31 bits (of 32) from port B of cell cpu_controller.$add$cpu_controller.v:92$741 ($add).
Removed top 27 bits (of 32) from port Y of cell cpu_controller.$add$cpu_controller.v:92$741 ($add).
Removed top 31 bits (of 32) from port B of cell cpu_controller.$add$cpu_controller.v:92$737 ($add).
Removed top 27 bits (of 32) from port Y of cell cpu_controller.$add$cpu_controller.v:92$737 ($add).
Removed top 31 bits (of 32) from port B of cell cpu_controller.$add$cpu_controller.v:92$739 ($add).
Removed top 27 bits (of 32) from port Y of cell cpu_controller.$add$cpu_controller.v:92$739 ($add).
Removed top 31 bits (of 32) from port B of cell cpu_controller.$add$cpu_controller.v:92$747 ($add).
Removed top 27 bits (of 32) from port Y of cell cpu_controller.$add$cpu_controller.v:92$747 ($add).
Removed top 31 bits (of 32) from port B of cell cpu_controller.$add$cpu_controller.v:92$743 ($add).
Removed top 27 bits (of 32) from port Y of cell cpu_controller.$add$cpu_controller.v:92$743 ($add).
Removed top 31 bits (of 32) from port B of cell cpu_controller.$add$cpu_controller.v:92$745 ($add).
Removed top 27 bits (of 32) from port Y of cell cpu_controller.$add$cpu_controller.v:92$745 ($add).
Removed top 31 bits (of 32) from port B of cell cpu_controller.$add$cpu_controller.v:92$749 ($add).
Removed top 27 bits (of 32) from port Y of cell cpu_controller.$add$cpu_controller.v:92$749 ($add).
Removed top 31 bits (of 32) from port B of cell cpu_controller.$add$cpu_controller.v:92$763 ($add).
Removed top 27 bits (of 32) from port Y of cell cpu_controller.$add$cpu_controller.v:92$763 ($add).
Removed top 31 bits (of 32) from port B of cell cpu_controller.$add$cpu_controller.v:92$775 ($add).
Removed top 27 bits (of 32) from port Y of cell cpu_controller.$add$cpu_controller.v:92$775 ($add).
Removed top 1 bits (of 16) from port A of cell cpu_controller.$and$cpu_controller.v:326$767 ($and).
Removed top 31 bits (of 32) from port B of cell cpu_controller.$add$cpu_controller.v:92$771 ($add).
Removed top 27 bits (of 32) from port Y of cell cpu_controller.$add$cpu_controller.v:92$771 ($add).
Removed top 31 bits (of 32) from port B of cell cpu_controller.$add$cpu_controller.v:92$773 ($add).
Removed top 27 bits (of 32) from port Y of cell cpu_controller.$add$cpu_controller.v:92$773 ($add).
Removed top 31 bits (of 32) from port B of cell cpu_controller.$add$cpu_controller.v:92$781 ($add).
Removed top 27 bits (of 32) from port Y of cell cpu_controller.$add$cpu_controller.v:92$781 ($add).
Removed top 31 bits (of 32) from port B of cell cpu_controller.$add$cpu_controller.v:92$777 ($add).
Removed top 27 bits (of 32) from port Y of cell cpu_controller.$add$cpu_controller.v:92$777 ($add).
Removed top 31 bits (of 32) from port B of cell cpu_controller.$add$cpu_controller.v:92$779 ($add).
Removed top 27 bits (of 32) from port Y of cell cpu_controller.$add$cpu_controller.v:92$779 ($add).
Removed top 31 bits (of 32) from port B of cell cpu_controller.$add$cpu_controller.v:92$787 ($add).
Removed top 27 bits (of 32) from port Y of cell cpu_controller.$add$cpu_controller.v:92$787 ($add).
Removed top 31 bits (of 32) from port B of cell cpu_controller.$add$cpu_controller.v:92$783 ($add).
Removed top 27 bits (of 32) from port Y of cell cpu_controller.$add$cpu_controller.v:92$783 ($add).
Removed top 31 bits (of 32) from port B of cell cpu_controller.$add$cpu_controller.v:92$785 ($add).
Removed top 27 bits (of 32) from port Y of cell cpu_controller.$add$cpu_controller.v:92$785 ($add).
Removed top 31 bits (of 32) from port B of cell cpu_controller.$add$cpu_controller.v:92$793 ($add).
Removed top 27 bits (of 32) from port Y of cell cpu_controller.$add$cpu_controller.v:92$793 ($add).
Removed top 31 bits (of 32) from port B of cell cpu_controller.$add$cpu_controller.v:92$789 ($add).
Removed top 27 bits (of 32) from port Y of cell cpu_controller.$add$cpu_controller.v:92$789 ($add).
Removed top 31 bits (of 32) from port B of cell cpu_controller.$add$cpu_controller.v:92$791 ($add).
Removed top 27 bits (of 32) from port Y of cell cpu_controller.$add$cpu_controller.v:92$791 ($add).
Removed top 31 bits (of 32) from port B of cell cpu_controller.$add$cpu_controller.v:92$799 ($add).
Removed top 27 bits (of 32) from port Y of cell cpu_controller.$add$cpu_controller.v:92$799 ($add).
Removed top 31 bits (of 32) from port B of cell cpu_controller.$add$cpu_controller.v:92$795 ($add).
Removed top 27 bits (of 32) from port Y of cell cpu_controller.$add$cpu_controller.v:92$795 ($add).
Removed top 31 bits (of 32) from port B of cell cpu_controller.$add$cpu_controller.v:92$797 ($add).
Removed top 27 bits (of 32) from port Y of cell cpu_controller.$add$cpu_controller.v:92$797 ($add).
Removed top 25 bits (of 32) from port B of cell cpu_controller.$sub$cpu_controller.v:327$802 ($sub).
Removed top 27 bits (of 32) from port Y of cell cpu_controller.$sub$cpu_controller.v:327$802 ($sub).
Removed top 2 bits (of 7) from port B of cell cpu_controller.$sub$cpu_controller.v:327$802 ($sub).
Removed top 3 bits (of 4) from port B of cell cpu_controller.$or$cpu_controller.v:110$851 ($or).
Removed top 2 bits (of 4) from port B of cell cpu_controller.$or$cpu_controller.v:110$855 ($or).
Removed top 2 bits (of 4) from port B of cell cpu_controller.$or$cpu_controller.v:110$859 ($or).
Removed top 1 bits (of 4) from port B of cell cpu_controller.$or$cpu_controller.v:110$863 ($or).
Removed top 1 bits (of 4) from port B of cell cpu_controller.$or$cpu_controller.v:110$867 ($or).
Removed top 1 bits (of 4) from port B of cell cpu_controller.$or$cpu_controller.v:110$871 ($or).
Removed top 1 bits (of 4) from port B of cell cpu_controller.$or$cpu_controller.v:110$875 ($or).
Removed top 31 bits (of 32) from port B of cell cpu_controller.$add$cpu_controller.v:92$918 ($add).
Removed top 27 bits (of 32) from port Y of cell cpu_controller.$add$cpu_controller.v:92$918 ($add).
Removed top 8 bits (of 16) from port A of cell cpu_controller.$and$cpu_controller.v:345$908 ($and).
Removed top 31 bits (of 32) from port B of cell cpu_controller.$add$cpu_controller.v:92$916 ($add).
Removed top 27 bits (of 32) from port Y of cell cpu_controller.$add$cpu_controller.v:92$916 ($add).
Removed top 31 bits (of 32) from port B of cell cpu_controller.$add$cpu_controller.v:92$924 ($add).
Removed top 27 bits (of 32) from port Y of cell cpu_controller.$add$cpu_controller.v:92$924 ($add).
Removed top 31 bits (of 32) from port B of cell cpu_controller.$add$cpu_controller.v:92$920 ($add).
Removed top 27 bits (of 32) from port Y of cell cpu_controller.$add$cpu_controller.v:92$920 ($add).
Removed top 31 bits (of 32) from port B of cell cpu_controller.$add$cpu_controller.v:92$922 ($add).
Removed top 27 bits (of 32) from port Y of cell cpu_controller.$add$cpu_controller.v:92$922 ($add).
Removed top 31 bits (of 32) from port B of cell cpu_controller.$add$cpu_controller.v:92$930 ($add).
Removed top 27 bits (of 32) from port Y of cell cpu_controller.$add$cpu_controller.v:92$930 ($add).
Removed top 31 bits (of 32) from port B of cell cpu_controller.$add$cpu_controller.v:92$926 ($add).
Removed top 27 bits (of 32) from port Y of cell cpu_controller.$add$cpu_controller.v:92$926 ($add).
Removed top 31 bits (of 32) from port B of cell cpu_controller.$add$cpu_controller.v:92$928 ($add).
Removed top 27 bits (of 32) from port Y of cell cpu_controller.$add$cpu_controller.v:92$928 ($add).
Removed top 31 bits (of 32) from port B of cell cpu_controller.$add$cpu_controller.v:92$936 ($add).
Removed top 27 bits (of 32) from port Y of cell cpu_controller.$add$cpu_controller.v:92$936 ($add).
Removed top 31 bits (of 32) from port B of cell cpu_controller.$add$cpu_controller.v:92$932 ($add).
Removed top 27 bits (of 32) from port Y of cell cpu_controller.$add$cpu_controller.v:92$932 ($add).
Removed top 31 bits (of 32) from port B of cell cpu_controller.$add$cpu_controller.v:92$934 ($add).
Removed top 27 bits (of 32) from port Y of cell cpu_controller.$add$cpu_controller.v:92$934 ($add).
Removed top 31 bits (of 32) from port B of cell cpu_controller.$add$cpu_controller.v:92$938 ($add).
Removed top 27 bits (of 32) from port Y of cell cpu_controller.$add$cpu_controller.v:92$938 ($add).
Removed top 31 bits (of 32) from port B of cell cpu_controller.$add$cpu_controller.v:92$940 ($add).
Removed top 27 bits (of 32) from port Y of cell cpu_controller.$add$cpu_controller.v:92$940 ($add).
Removed top 3 bits (of 4) from port B of cell cpu_controller.$or$cpu_controller.v:110$994 ($or).
Removed top 2 bits (of 4) from port B of cell cpu_controller.$or$cpu_controller.v:110$998 ($or).
Removed top 2 bits (of 4) from port B of cell cpu_controller.$or$cpu_controller.v:110$1002 ($or).
Removed top 1 bits (of 4) from port B of cell cpu_controller.$or$cpu_controller.v:110$1006 ($or).
Removed top 1 bits (of 4) from port B of cell cpu_controller.$or$cpu_controller.v:110$1010 ($or).
Removed top 1 bits (of 4) from port B of cell cpu_controller.$or$cpu_controller.v:110$1014 ($or).
Removed top 1 bits (of 4) from port B of cell cpu_controller.$or$cpu_controller.v:110$1018 ($or).
Removed top 31 bits (of 32) from port B of cell cpu_controller.$add$cpu_controller.v:92$1055 ($add).
Removed top 27 bits (of 32) from port Y of cell cpu_controller.$add$cpu_controller.v:92$1055 ($add).
Removed top 31 bits (of 32) from port B of cell cpu_controller.$add$cpu_controller.v:92$1057 ($add).
Removed top 27 bits (of 32) from port Y of cell cpu_controller.$add$cpu_controller.v:92$1057 ($add).
Removed top 3 bits (of 4) from port B of cell cpu_controller.$or$cpu_controller.v:110$1136 ($or).
Removed top 2 bits (of 4) from port B of cell cpu_controller.$or$cpu_controller.v:110$1140 ($or).
Removed top 2 bits (of 4) from port B of cell cpu_controller.$or$cpu_controller.v:110$1144 ($or).
Removed top 1 bits (of 4) from port B of cell cpu_controller.$or$cpu_controller.v:110$1148 ($or).
Removed top 1 bits (of 4) from port B of cell cpu_controller.$or$cpu_controller.v:110$1152 ($or).
Removed top 1 bits (of 4) from port B of cell cpu_controller.$or$cpu_controller.v:110$1156 ($or).
Removed top 1 bits (of 4) from port B of cell cpu_controller.$or$cpu_controller.v:110$1160 ($or).
Removed top 3 bits (of 4) from port B of cell cpu_controller.$or$cpu_controller.v:110$1347 ($or).
Removed top 2 bits (of 4) from port B of cell cpu_controller.$or$cpu_controller.v:110$1351 ($or).
Removed top 2 bits (of 4) from port B of cell cpu_controller.$or$cpu_controller.v:110$1355 ($or).
Removed top 1 bits (of 4) from port B of cell cpu_controller.$or$cpu_controller.v:110$1359 ($or).
Removed top 1 bits (of 4) from port B of cell cpu_controller.$or$cpu_controller.v:110$1363 ($or).
Removed top 1 bits (of 4) from port B of cell cpu_controller.$or$cpu_controller.v:110$1367 ($or).
Removed top 1 bits (of 4) from port B of cell cpu_controller.$or$cpu_controller.v:110$1371 ($or).
Removed cell cpu_controller.$procmux$1822 ($mux).
Removed top 1 bits (of 4) from port B of cell cpu_controller.$eq$cpu_controller.v:393$1404 ($eq).
Removed cell cpu_controller.$procmux$1825 ($mux).
Removed cell cpu_controller.$procmux$1852 ($mux).
Removed cell cpu_controller.$procmux$1849 ($mux).
Removed cell cpu_controller.$procmux$1930 ($mux).
Removed cell cpu_controller.$procmux$1933 ($mux).
Removed cell cpu_controller.$procmux$1903 ($mux).
Removed cell cpu_controller.$procmux$1906 ($mux).
Removed cell cpu_controller.$procmux$1876 ($mux).
Removed cell cpu_controller.$procmux$1879 ($mux).
Removed top 1 bits (of 5) from port B of cell cpu_controller.$procmux$7107_CMP0 ($eq).
Removed top 2 bits (of 5) from mux cell cpu_controller.$procmux$7037 ($pmux).
Removed top 2 bits (of 3) from port B of cell cpu_controller.$procmux$7021_CMP0 ($eq).
Removed top 1 bits (of 3) from port B of cell cpu_controller.$procmux$7020_CMP0 ($eq).
Removed top 1 bits (of 5) from port B of cell cpu_controller.$procmux$7019_CMP0 ($eq).
Removed top 1 bits (of 5) from port B of cell cpu_controller.$procmux$7018_CMP0 ($eq).
Removed top 1 bits (of 5) from port B of cell cpu_controller.$procmux$7017_CMP0 ($eq).
Removed top 1 bits (of 5) from port B of cell cpu_controller.$procmux$7016_CMP0 ($eq).
Removed top 2 bits (of 3) from mux cell cpu_controller.$procmux$7013 ($pmux).
Removed top 1 bits (of 6) from port B of cell cpu_controller.$procmux$6940_CMP0 ($eq).
Removed top 3 bits (of 4) from port B of cell cpu_controller.$procmux$6937_CMP0 ($eq).
Removed top 2 bits (of 4) from port B of cell cpu_controller.$procmux$6936_CMP0 ($eq).
Removed top 2 bits (of 4) from port B of cell cpu_controller.$procmux$6935_CMP0 ($eq).
Removed top 1 bits (of 4) from port B of cell cpu_controller.$procmux$6934_CMP0 ($eq).
Removed top 1 bits (of 4) from port B of cell cpu_controller.$procmux$6933_CMP0 ($eq).
Removed top 1 bits (of 4) from port B of cell cpu_controller.$procmux$6932_CMP0 ($eq).
Removed top 1 bits (of 4) from port B of cell cpu_controller.$procmux$6931_CMP0 ($eq).
Removed top 1 bits (of 5) from mux cell cpu_controller.$procmux$6922 ($pmux).
Removed top 1 bits (of 4) from port B of cell cpu_controller.$procmux$6910_CMP0 ($eq).
Removed top 1 bits (of 6) from port B of cell cpu_controller.$procmux$6897_CMP1 ($eq).
Removed top 1 bits (of 4) from port B of cell cpu_controller.$procmux$6897_CMP0 ($eq).
Removed cell cpu_controller.$procmux$6862 ($mux).
Removed cell cpu_controller.$procmux$6822 ($mux).
Removed cell cpu_controller.$procmux$6812 ($mux).
Removed top 4 bits (of 5) from port B of cell cpu_controller.$procmux$6303_CMP0 ($eq).
Removed top 2 bits (of 6) from port B of cell cpu_controller.$procmux$6302_CMP0 ($eq).
Removed top 2 bits (of 6) from port B of cell cpu_controller.$procmux$6301_CMP0 ($eq).
Removed top 2 bits (of 6) from port B of cell cpu_controller.$procmux$6300_CMP0 ($eq).
Removed top 2 bits (of 6) from port B of cell cpu_controller.$procmux$6299_CMP0 ($eq).
Removed cell cpu_controller.$procmux$6286 ($mux).
Removed cell cpu_controller.$procmux$6284 ($mux).
Removed top 4 bits (of 5) from mux cell cpu_controller.$procmux$6282 ($mux).
Removed cell cpu_controller.$procmux$6273 ($mux).
Removed cell cpu_controller.$procmux$6271 ($mux).
Removed cell cpu_controller.$procmux$6260 ($mux).
Removed cell cpu_controller.$procmux$6258 ($mux).
Removed cell cpu_controller.$procmux$6247 ($mux).
Removed cell cpu_controller.$procmux$6245 ($mux).
Removed cell cpu_controller.$procmux$6234 ($mux).
Removed cell cpu_controller.$procmux$6232 ($mux).
Removed cell cpu_controller.$procmux$6221 ($mux).
Removed cell cpu_controller.$procmux$6219 ($mux).
Removed cell cpu_controller.$procmux$6208 ($mux).
Removed cell cpu_controller.$procmux$6206 ($mux).
Removed cell cpu_controller.$procmux$6127 ($mux).
Removed cell cpu_controller.$procmux$6125 ($mux).
Removed cell cpu_controller.$procmux$6103 ($mux).
Removed cell cpu_controller.$procmux$6101 ($mux).
Removed top 4 bits (of 5) from mux cell cpu_controller.$procmux$6088 ($mux).
Removed cell cpu_controller.$procmux$5338 ($mux).
Removed cell cpu_controller.$procmux$5336 ($mux).
Removed cell cpu_controller.$procmux$5334 ($mux).
Removed cell cpu_controller.$procmux$5275 ($mux).
Removed cell cpu_controller.$procmux$5273 ($mux).
Removed cell cpu_controller.$procmux$5271 ($mux).
Removed cell cpu_controller.$procmux$5227 ($mux).
Removed cell cpu_controller.$procmux$5225 ($mux).
Removed cell cpu_controller.$procmux$5223 ($mux).
Removed cell cpu_controller.$procmux$5179 ($mux).
Removed cell cpu_controller.$procmux$5177 ($mux).
Removed cell cpu_controller.$procmux$5175 ($mux).
Removed cell cpu_controller.$procmux$5131 ($mux).
Removed cell cpu_controller.$procmux$5129 ($mux).
Removed cell cpu_controller.$procmux$5127 ($mux).
Removed cell cpu_controller.$procmux$5083 ($mux).
Removed cell cpu_controller.$procmux$5081 ($mux).
Removed cell cpu_controller.$procmux$5079 ($mux).
Removed cell cpu_controller.$procmux$5035 ($mux).
Removed cell cpu_controller.$procmux$5033 ($mux).
Removed cell cpu_controller.$procmux$5031 ($mux).
Removed cell cpu_controller.$procmux$4987 ($mux).
Removed cell cpu_controller.$procmux$4985 ($mux).
Removed cell cpu_controller.$procmux$4983 ($mux).
Removed cell cpu_controller.$procmux$4939 ($mux).
Removed cell cpu_controller.$procmux$4937 ($mux).
Removed cell cpu_controller.$procmux$4935 ($mux).
Removed cell cpu_controller.$procmux$4891 ($mux).
Removed cell cpu_controller.$procmux$4889 ($mux).
Removed cell cpu_controller.$procmux$4887 ($mux).
Removed cell cpu_controller.$procmux$4843 ($mux).
Removed cell cpu_controller.$procmux$4841 ($mux).
Removed cell cpu_controller.$procmux$4839 ($mux).
Removed cell cpu_controller.$procmux$4795 ($mux).
Removed cell cpu_controller.$procmux$4793 ($mux).
Removed cell cpu_controller.$procmux$4791 ($mux).
Removed cell cpu_controller.$procmux$4747 ($mux).
Removed cell cpu_controller.$procmux$4745 ($mux).
Removed cell cpu_controller.$procmux$4743 ($mux).
Removed cell cpu_controller.$procmux$4699 ($mux).
Removed cell cpu_controller.$procmux$4697 ($mux).
Removed cell cpu_controller.$procmux$4695 ($mux).
Removed cell cpu_controller.$procmux$4651 ($mux).
Removed cell cpu_controller.$procmux$4649 ($mux).
Removed cell cpu_controller.$procmux$4647 ($mux).
Removed cell cpu_controller.$procmux$4603 ($mux).
Removed cell cpu_controller.$procmux$4601 ($mux).
Removed cell cpu_controller.$procmux$4599 ($mux).
Removed top 1 bits (of 3) from port B of cell cpu_controller.$procmux$4554_CMP0 ($eq).
Removed top 4 bits (of 5) from mux cell cpu_controller.$procmux$4537 ($mux).
Removed cell cpu_controller.$procmux$4017 ($mux).
Removed cell cpu_controller.$procmux$4015 ($mux).
Removed cell cpu_controller.$procmux$3966 ($mux).
Removed cell cpu_controller.$procmux$3964 ($mux).
Removed cell cpu_controller.$procmux$3930 ($mux).
Removed cell cpu_controller.$procmux$3928 ($mux).
Removed cell cpu_controller.$procmux$3894 ($mux).
Removed cell cpu_controller.$procmux$3892 ($mux).
Removed cell cpu_controller.$procmux$3858 ($mux).
Removed cell cpu_controller.$procmux$3856 ($mux).
Removed cell cpu_controller.$procmux$3822 ($mux).
Removed cell cpu_controller.$procmux$3820 ($mux).
Removed cell cpu_controller.$procmux$3786 ($mux).
Removed cell cpu_controller.$procmux$3784 ($mux).
Removed cell cpu_controller.$procmux$3750 ($mux).
Removed cell cpu_controller.$procmux$3748 ($mux).
Removed cell cpu_controller.$procmux$3714 ($mux).
Removed cell cpu_controller.$procmux$3712 ($mux).
Removed cell cpu_controller.$procmux$3678 ($mux).
Removed cell cpu_controller.$procmux$3676 ($mux).
Removed cell cpu_controller.$procmux$3642 ($mux).
Removed cell cpu_controller.$procmux$3640 ($mux).
Removed cell cpu_controller.$procmux$3606 ($mux).
Removed cell cpu_controller.$procmux$3604 ($mux).
Removed cell cpu_controller.$procmux$3570 ($mux).
Removed cell cpu_controller.$procmux$3568 ($mux).
Removed cell cpu_controller.$procmux$3534 ($mux).
Removed cell cpu_controller.$procmux$3532 ($mux).
Removed cell cpu_controller.$procmux$3498 ($mux).
Removed cell cpu_controller.$procmux$3496 ($mux).
Removed cell cpu_controller.$procmux$3462 ($mux).
Removed cell cpu_controller.$procmux$3460 ($mux).
Removed cell cpu_controller.$procmux$2942 ($mux).
Removed cell cpu_controller.$procmux$2894 ($mux).
Removed cell cpu_controller.$procmux$2861 ($mux).
Removed cell cpu_controller.$procmux$2859 ($mux).
Removed cell cpu_controller.$procmux$2828 ($mux).
Removed cell cpu_controller.$procmux$2826 ($mux).
Removed cell cpu_controller.$procmux$2795 ($mux).
Removed cell cpu_controller.$procmux$2793 ($mux).
Removed cell cpu_controller.$procmux$2762 ($mux).
Removed cell cpu_controller.$procmux$2760 ($mux).
Removed cell cpu_controller.$procmux$2729 ($mux).
Removed cell cpu_controller.$procmux$2727 ($mux).
Removed cell cpu_controller.$procmux$2696 ($mux).
Removed cell cpu_controller.$procmux$2694 ($mux).
Removed cell cpu_controller.$procmux$2663 ($mux).
Removed cell cpu_controller.$procmux$2661 ($mux).
Removed cell cpu_controller.$procmux$2630 ($mux).
Removed cell cpu_controller.$procmux$2628 ($mux).
Removed cell cpu_controller.$procmux$2597 ($mux).
Removed cell cpu_controller.$procmux$2595 ($mux).
Removed cell cpu_controller.$procmux$2564 ($mux).
Removed cell cpu_controller.$procmux$2562 ($mux).
Removed cell cpu_controller.$procmux$2531 ($mux).
Removed cell cpu_controller.$procmux$2529 ($mux).
Removed cell cpu_controller.$procmux$2498 ($mux).
Removed cell cpu_controller.$procmux$2496 ($mux).
Removed cell cpu_controller.$procmux$2465 ($mux).
Removed cell cpu_controller.$procmux$2463 ($mux).
Removed cell cpu_controller.$procmux$2432 ($mux).
Removed cell cpu_controller.$procmux$2430 ($mux).
Removed cell cpu_controller.$procmux$2373 ($mux).
Removed cell cpu_controller.$procmux$1975 ($mux).
Removed cell cpu_controller.$procmux$1972 ($mux).
Removed cell cpu_controller.$procmux$1525 ($mux).
Removed top 2 bits (of 5) from wire cpu_controller.$18$func$\bit_count$cpu_controller.v:325$186$\sum[4:0]$764.
Removed top 4 bits (of 5) from wire cpu_controller.$2$func$\bit_count$cpu_controller.v:345$255$\sum[4:0]$909.
Removed top 2 bits (of 5) from wire cpu_controller.$2\alu_control_signal_o[4:0].
Removed top 2 bits (of 3) from wire cpu_controller.$2\alu_input_2_select_o[2:0].
Removed top 1 bits (of 16) from wire cpu_controller.$2\reg_list_from_instruction[15:0].
Removed top 4 bits (of 5) from wire cpu_controller.$3$func$\bit_count$cpu_controller.v:325$186$\sum[4:0]$734.
Removed top 4 bits (of 5) from wire cpu_controller.$3$func$\bit_count$cpu_controller.v:326$203$\sum[4:0]$768.
Removed top 1 bits (of 5) from wire cpu_controller.$3\alu_control_signal_o[4:0].
Removed top 27 bits (of 32) from wire cpu_controller.$add$cpu_controller.v:92$1055_Y.
Removed top 27 bits (of 32) from wire cpu_controller.$add$cpu_controller.v:92$1059_Y.
Removed top 27 bits (of 32) from wire cpu_controller.$add$cpu_controller.v:92$1071_Y.
Removed top 27 bits (of 32) from wire cpu_controller.$add$cpu_controller.v:92$1075_Y.
Removed top 27 bits (of 32) from wire cpu_controller.$add$cpu_controller.v:92$1077_Y.
Removed top 27 bits (of 32) from wire cpu_controller.$add$cpu_controller.v:92$1081_Y.
Removed top 27 bits (of 32) from wire cpu_controller.$add$cpu_controller.v:92$1083_Y.
Removed top 27 bits (of 32) from wire cpu_controller.$add$cpu_controller.v:92$737_Y.
Removed top 27 bits (of 32) from wire cpu_controller.$add$cpu_controller.v:92$743_Y.
Removed top 27 bits (of 32) from wire cpu_controller.$add$cpu_controller.v:92$745_Y.
Removed top 27 bits (of 32) from wire cpu_controller.$add$cpu_controller.v:92$771_Y.
Removed top 27 bits (of 32) from wire cpu_controller.$add$cpu_controller.v:92$775_Y.
Removed top 27 bits (of 32) from wire cpu_controller.$add$cpu_controller.v:92$777_Y.
Removed top 27 bits (of 32) from wire cpu_controller.$add$cpu_controller.v:92$781_Y.
Removed top 27 bits (of 32) from wire cpu_controller.$add$cpu_controller.v:92$783_Y.
Removed top 27 bits (of 32) from wire cpu_controller.$add$cpu_controller.v:92$787_Y.
Removed top 27 bits (of 32) from wire cpu_controller.$add$cpu_controller.v:92$789_Y.
Removed top 27 bits (of 32) from wire cpu_controller.$add$cpu_controller.v:92$793_Y.
Removed top 4 bits (of 5) from wire cpu_controller.$procmux$6282_Y.

11.12. Executing PEEPOPT pass (run peephole optimizers).

11.13. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \cpu_controller..
Removed 0 unused cells and 191 unused wires.
<suppressed ~1 debug messages>

11.14. Executing SHARE pass (SAT-based resource sharing).

11.15. Executing TECHMAP pass (map to technology primitives).

11.15.1. Executing Verilog-2005 frontend: /usr/bin/../share/yosys/cmp2lut.v
Parsing Verilog input from `/usr/bin/../share/yosys/cmp2lut.v' to AST representation.
Generating RTLIL representation for module `\_90_lut_cmp_'.
Successfully finished Verilog frontend.

11.15.2. Continuing TECHMAP pass.
Using template $paramod$0760830c1e6c196382cd2cb153e9fff2d84c061d\_90_lut_cmp_ for cells of type $eq.
Using template $paramod$d87a48a4cd82717ae6bd57e6fe5ce90d87c44016\_90_lut_cmp_ for cells of type $eq.
Using template $paramod$4cde4291caf5aa85a196975f3624151774a86d78\_90_lut_cmp_ for cells of type $eq.
Using template $paramod$d31416a5863a8a220e16d7940a75ab70541ab32a\_90_lut_cmp_ for cells of type $eq.
Using template $paramod$5652dda64580ddd7861fd245e644fd33eae2e158\_90_lut_cmp_ for cells of type $eq.
Using template $paramod$947b4e84b41c8268c0b3f732cf601a46e109cf2f\_90_lut_cmp_ for cells of type $eq.
Using template $paramod$d0a69964f9ce54b3124cbdb498a7c3bb278370d8\_90_lut_cmp_ for cells of type $eq.
Using template $paramod$71de91d27376199a7ef88a0ac0b14252f100e8e2\_90_lut_cmp_ for cells of type $eq.
Using template $paramod$b2c078492117e804fad9a0ec69f4ef95c8e4fc36\_90_lut_cmp_ for cells of type $eq.
Using template $paramod$8c0aa91d4db8741c9947d7a0de6c875d8dfddc39\_90_lut_cmp_ for cells of type $eq.
Using template $paramod$efc71e781fe178e08e0b73b60d007d65bb528021\_90_lut_cmp_ for cells of type $eq.
Using template $paramod$64fdb727b8fb55a4fe9731fe5b6468d06ea5e6e3\_90_lut_cmp_ for cells of type $eq.
Using template $paramod$df71d3c5c306636e78c1ede81ccfd95a4d222f85\_90_lut_cmp_ for cells of type $eq.
Using template $paramod$ed69233d74549f287b72a59633b9a76ab6bcc119\_90_lut_cmp_ for cells of type $eq.
Using template $paramod$dc6060208f0369ff43b26b7eee8e43bf61e4b025\_90_lut_cmp_ for cells of type $eq.
Using template $paramod$5c2d7617d568809e504489b04c3cf382857f302a\_90_lut_cmp_ for cells of type $eq.
Using template $paramod$f697708cd68b7ab769087d4d36092ed6d4550934\_90_lut_cmp_ for cells of type $eq.
Using template $paramod$157b513ca31cf76e38adcf07acb1841cad2cb8bf\_90_lut_cmp_ for cells of type $eq.
Using template $paramod$428611b5d438e29cebfd18261be0c8e5ae5db6e9\_90_lut_cmp_ for cells of type $eq.
Using template $paramod$968c93632f950ce0f306709fa121c1e7a868940c\_90_lut_cmp_ for cells of type $eq.
Using template $paramod$99e5b0ecd4c7f9fb6cd3a733593eba894c42613f\_90_lut_cmp_ for cells of type $eq.
No more expansions possible.
<suppressed ~1024 debug messages>

11.16. Executing OPT_EXPR pass (perform const folding).
Optimizing module cpu_controller.
<suppressed ~8 debug messages>

11.17. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \cpu_controller..
Removed 0 unused cells and 103 unused wires.
<suppressed ~1 debug messages>

11.18. Executing ALUMACC pass (create $alu and $macc cells).
Extracting $alu and $macc cells in module cpu_controller:
  creating $macc model for $add$cpu_controller.v:383$1197 ($add).
  creating $macc model for $add$cpu_controller.v:92$1055 ($add).
  creating $macc model for $add$cpu_controller.v:92$1057 ($add).
  creating $macc model for $add$cpu_controller.v:92$737 ($add).
  creating $macc model for $add$cpu_controller.v:92$739 ($add).
  creating $macc model for $add$cpu_controller.v:92$741 ($add).
  creating $macc model for $add$cpu_controller.v:92$743 ($add).
  creating $macc model for $add$cpu_controller.v:92$745 ($add).
  creating $macc model for $add$cpu_controller.v:92$747 ($add).
  creating $macc model for $add$cpu_controller.v:92$749 ($add).
  creating $macc model for $add$cpu_controller.v:92$763 ($add).
  creating $macc model for $add$cpu_controller.v:92$771 ($add).
  creating $macc model for $add$cpu_controller.v:92$773 ($add).
  creating $macc model for $add$cpu_controller.v:92$775 ($add).
  creating $macc model for $add$cpu_controller.v:92$777 ($add).
  creating $macc model for $add$cpu_controller.v:92$779 ($add).
  creating $macc model for $add$cpu_controller.v:92$781 ($add).
  creating $macc model for $add$cpu_controller.v:92$783 ($add).
  creating $macc model for $add$cpu_controller.v:92$785 ($add).
  creating $macc model for $add$cpu_controller.v:92$787 ($add).
  creating $macc model for $add$cpu_controller.v:92$789 ($add).
  creating $macc model for $add$cpu_controller.v:92$791 ($add).
  creating $macc model for $add$cpu_controller.v:92$793 ($add).
  creating $macc model for $add$cpu_controller.v:92$795 ($add).
  creating $macc model for $add$cpu_controller.v:92$797 ($add).
  creating $macc model for $add$cpu_controller.v:92$799 ($add).
  creating $macc model for $add$cpu_controller.v:92$916 ($add).
  creating $macc model for $add$cpu_controller.v:92$918 ($add).
  creating $macc model for $add$cpu_controller.v:92$920 ($add).
  creating $macc model for $add$cpu_controller.v:92$922 ($add).
  creating $macc model for $add$cpu_controller.v:92$924 ($add).
  creating $macc model for $add$cpu_controller.v:92$926 ($add).
  creating $macc model for $add$cpu_controller.v:92$928 ($add).
  creating $macc model for $add$cpu_controller.v:92$930 ($add).
  creating $macc model for $add$cpu_controller.v:92$932 ($add).
  creating $macc model for $add$cpu_controller.v:92$934 ($add).
  creating $macc model for $add$cpu_controller.v:92$936 ($add).
  creating $macc model for $add$cpu_controller.v:92$938 ($add).
  creating $macc model for $add$cpu_controller.v:92$940 ($add).
  creating $macc model for $sub$cpu_controller.v:327$802 ($sub).
  creating $alu model for $macc $sub$cpu_controller.v:327$802.
  creating $alu model for $macc $add$cpu_controller.v:92$940.
  creating $alu model for $macc $add$cpu_controller.v:92$938.
  creating $alu model for $macc $add$cpu_controller.v:92$936.
  creating $alu model for $macc $add$cpu_controller.v:92$934.
  creating $alu model for $macc $add$cpu_controller.v:92$932.
  creating $alu model for $macc $add$cpu_controller.v:92$930.
  creating $alu model for $macc $add$cpu_controller.v:92$928.
  creating $alu model for $macc $add$cpu_controller.v:92$926.
  creating $alu model for $macc $add$cpu_controller.v:92$924.
  creating $alu model for $macc $add$cpu_controller.v:92$922.
  creating $alu model for $macc $add$cpu_controller.v:92$920.
  creating $alu model for $macc $add$cpu_controller.v:92$918.
  creating $alu model for $macc $add$cpu_controller.v:92$916.
  creating $alu model for $macc $add$cpu_controller.v:92$799.
  creating $alu model for $macc $add$cpu_controller.v:92$797.
  creating $alu model for $macc $add$cpu_controller.v:92$795.
  creating $alu model for $macc $add$cpu_controller.v:92$793.
  creating $alu model for $macc $add$cpu_controller.v:92$791.
  creating $alu model for $macc $add$cpu_controller.v:92$789.
  creating $alu model for $macc $add$cpu_controller.v:92$787.
  creating $alu model for $macc $add$cpu_controller.v:92$785.
  creating $alu model for $macc $add$cpu_controller.v:92$783.
  creating $alu model for $macc $add$cpu_controller.v:92$781.
  creating $alu model for $macc $add$cpu_controller.v:92$779.
  creating $alu model for $macc $add$cpu_controller.v:92$777.
  creating $alu model for $macc $add$cpu_controller.v:92$775.
  creating $alu model for $macc $add$cpu_controller.v:92$773.
  creating $alu model for $macc $add$cpu_controller.v:92$771.
  creating $alu model for $macc $add$cpu_controller.v:92$763.
  creating $alu model for $macc $add$cpu_controller.v:92$749.
  creating $alu model for $macc $add$cpu_controller.v:92$747.
  creating $alu model for $macc $add$cpu_controller.v:92$745.
  creating $alu model for $macc $add$cpu_controller.v:92$743.
  creating $alu model for $macc $add$cpu_controller.v:92$741.
  creating $alu model for $macc $add$cpu_controller.v:92$739.
  creating $alu model for $macc $add$cpu_controller.v:92$737.
  creating $alu model for $macc $add$cpu_controller.v:92$1057.
  creating $alu model for $macc $add$cpu_controller.v:92$1055.
  creating $alu model for $macc $add$cpu_controller.v:383$1197.
  creating $alu cell for $add$cpu_controller.v:383$1197: $auto$alumacc.cc:474:replace_alu$8428
  creating $alu cell for $add$cpu_controller.v:92$1055: $auto$alumacc.cc:474:replace_alu$8431
  creating $alu cell for $add$cpu_controller.v:92$1057: $auto$alumacc.cc:474:replace_alu$8434
  creating $alu cell for $add$cpu_controller.v:92$737: $auto$alumacc.cc:474:replace_alu$8437
  creating $alu cell for $add$cpu_controller.v:92$739: $auto$alumacc.cc:474:replace_alu$8440
  creating $alu cell for $add$cpu_controller.v:92$741: $auto$alumacc.cc:474:replace_alu$8443
  creating $alu cell for $add$cpu_controller.v:92$743: $auto$alumacc.cc:474:replace_alu$8446
  creating $alu cell for $add$cpu_controller.v:92$745: $auto$alumacc.cc:474:replace_alu$8449
  creating $alu cell for $add$cpu_controller.v:92$747: $auto$alumacc.cc:474:replace_alu$8452
  creating $alu cell for $add$cpu_controller.v:92$749: $auto$alumacc.cc:474:replace_alu$8455
  creating $alu cell for $add$cpu_controller.v:92$763: $auto$alumacc.cc:474:replace_alu$8458
  creating $alu cell for $add$cpu_controller.v:92$771: $auto$alumacc.cc:474:replace_alu$8461
  creating $alu cell for $add$cpu_controller.v:92$773: $auto$alumacc.cc:474:replace_alu$8464
  creating $alu cell for $add$cpu_controller.v:92$775: $auto$alumacc.cc:474:replace_alu$8467
  creating $alu cell for $add$cpu_controller.v:92$777: $auto$alumacc.cc:474:replace_alu$8470
  creating $alu cell for $add$cpu_controller.v:92$779: $auto$alumacc.cc:474:replace_alu$8473
  creating $alu cell for $add$cpu_controller.v:92$781: $auto$alumacc.cc:474:replace_alu$8476
  creating $alu cell for $add$cpu_controller.v:92$783: $auto$alumacc.cc:474:replace_alu$8479
  creating $alu cell for $add$cpu_controller.v:92$785: $auto$alumacc.cc:474:replace_alu$8482
  creating $alu cell for $add$cpu_controller.v:92$787: $auto$alumacc.cc:474:replace_alu$8485
  creating $alu cell for $add$cpu_controller.v:92$789: $auto$alumacc.cc:474:replace_alu$8488
  creating $alu cell for $add$cpu_controller.v:92$791: $auto$alumacc.cc:474:replace_alu$8491
  creating $alu cell for $add$cpu_controller.v:92$793: $auto$alumacc.cc:474:replace_alu$8494
  creating $alu cell for $add$cpu_controller.v:92$795: $auto$alumacc.cc:474:replace_alu$8497
  creating $alu cell for $add$cpu_controller.v:92$797: $auto$alumacc.cc:474:replace_alu$8500
  creating $alu cell for $add$cpu_controller.v:92$799: $auto$alumacc.cc:474:replace_alu$8503
  creating $alu cell for $add$cpu_controller.v:92$916: $auto$alumacc.cc:474:replace_alu$8506
  creating $alu cell for $add$cpu_controller.v:92$918: $auto$alumacc.cc:474:replace_alu$8509
  creating $alu cell for $add$cpu_controller.v:92$920: $auto$alumacc.cc:474:replace_alu$8512
  creating $alu cell for $add$cpu_controller.v:92$922: $auto$alumacc.cc:474:replace_alu$8515
  creating $alu cell for $add$cpu_controller.v:92$924: $auto$alumacc.cc:474:replace_alu$8518
  creating $alu cell for $add$cpu_controller.v:92$926: $auto$alumacc.cc:474:replace_alu$8521
  creating $alu cell for $add$cpu_controller.v:92$928: $auto$alumacc.cc:474:replace_alu$8524
  creating $alu cell for $add$cpu_controller.v:92$930: $auto$alumacc.cc:474:replace_alu$8527
  creating $alu cell for $add$cpu_controller.v:92$932: $auto$alumacc.cc:474:replace_alu$8530
  creating $alu cell for $add$cpu_controller.v:92$934: $auto$alumacc.cc:474:replace_alu$8533
  creating $alu cell for $add$cpu_controller.v:92$936: $auto$alumacc.cc:474:replace_alu$8536
  creating $alu cell for $add$cpu_controller.v:92$938: $auto$alumacc.cc:474:replace_alu$8539
  creating $alu cell for $add$cpu_controller.v:92$940: $auto$alumacc.cc:474:replace_alu$8542
  creating $alu cell for $sub$cpu_controller.v:327$802: $auto$alumacc.cc:474:replace_alu$8545
  created 40 $alu and 0 $macc cells.

11.19. Executing OPT pass (performing simple optimizations).

11.19.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module cpu_controller.

11.19.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\cpu_controller'.
Removed a total of 0 cells.

11.19.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \cpu_controller..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~116 debug messages>

11.19.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \cpu_controller.
Performed a total of 0 changes.

11.19.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\cpu_controller'.
<suppressed ~90 debug messages>
Removed a total of 30 cells.

11.19.6. Executing OPT_RMDFF pass (remove dff with constant values).

11.19.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \cpu_controller..
Removed 0 unused cells and 30 unused wires.
<suppressed ~1 debug messages>

11.19.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module cpu_controller.

11.19.9. Rerunning OPT passes. (Maybe there is more to do..)

11.19.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \cpu_controller..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~102 debug messages>

11.19.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \cpu_controller.
    New ctrl vector for $pmux cell $procmux$8035: { $procmux$4556_CMP $auto$opt_reduce.cc:132:opt_mux$8549 }
  Optimizing cells in module \cpu_controller.
Performed a total of 1 changes.

11.19.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\cpu_controller'.
Removed a total of 0 cells.

11.19.13. Executing OPT_RMDFF pass (remove dff with constant values).

11.19.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \cpu_controller..

11.19.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module cpu_controller.

11.19.16. Rerunning OPT passes. (Maybe there is more to do..)

11.19.17. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \cpu_controller..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~102 debug messages>

11.19.18. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \cpu_controller.
Performed a total of 0 changes.

11.19.19. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\cpu_controller'.
<suppressed ~3 debug messages>
Removed a total of 1 cells.

11.19.20. Executing OPT_RMDFF pass (remove dff with constant values).

11.19.21. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \cpu_controller..
Removed 0 unused cells and 1 unused wires.
<suppressed ~1 debug messages>

11.19.22. Executing OPT_EXPR pass (perform const folding).
Optimizing module cpu_controller.

11.19.23. Rerunning OPT passes. (Maybe there is more to do..)

11.19.24. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \cpu_controller..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~102 debug messages>

11.19.25. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \cpu_controller.
Performed a total of 0 changes.

11.19.26. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\cpu_controller'.
Removed a total of 0 cells.

11.19.27. Executing OPT_RMDFF pass (remove dff with constant values).

11.19.28. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \cpu_controller..

11.19.29. Executing OPT_EXPR pass (perform const folding).
Optimizing module cpu_controller.

11.19.30. Finished OPT passes. (There is nothing left to do.)

11.20. Executing FSM pass (extract and optimize FSM).

11.20.1. Executing FSM_DETECT pass (finding FSMs in design).

11.20.2. Executing FSM_EXTRACT pass (extracting FSM from design).

11.20.3. Executing FSM_OPT pass (simple optimizations of FSMs).

11.20.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \cpu_controller..

11.20.5. Executing FSM_OPT pass (simple optimizations of FSMs).

11.20.6. Executing FSM_RECODE pass (re-assigning FSM state encoding).

11.20.7. Executing FSM_INFO pass (dumping all available information on FSM cells).

11.20.8. Executing FSM_MAP pass (mapping FSMs to basic logic).

11.21. Executing OPT pass (performing simple optimizations).

11.21.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module cpu_controller.

11.21.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\cpu_controller'.
Removed a total of 0 cells.

11.21.3. Executing OPT_RMDFF pass (remove dff with constant values).

11.21.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \cpu_controller..

11.21.5. Finished fast OPT passes.

11.22. Executing MEMORY pass.

11.22.1. Executing MEMORY_DFF pass (merging $dff cells to $memrd and $memwr).

11.22.2. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \cpu_controller..

11.22.3. Executing MEMORY_SHARE pass (consolidating $memrd/$memwr cells).

11.22.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \cpu_controller..

11.22.5. Executing MEMORY_COLLECT pass (generating $mem cells).

11.23. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \cpu_controller..

11.24. Executing MEMORY_BRAM pass (mapping $mem cells to block memories).

11.25. Executing TECHMAP pass (map to technology primitives).

11.25.1. Executing Verilog-2005 frontend: /usr/bin/../share/yosys/ice40/brams_map.v
Parsing Verilog input from `/usr/bin/../share/yosys/ice40/brams_map.v' to AST representation.
Generating RTLIL representation for module `\$__ICE40_RAM4K'.
Generating RTLIL representation for module `\$__ICE40_RAM4K_M0'.
Generating RTLIL representation for module `\$__ICE40_RAM4K_M123'.
Successfully finished Verilog frontend.

11.25.2. Continuing TECHMAP pass.
No more expansions possible.

11.26. Executing ICE40_BRAMINIT pass.

11.27. Executing OPT pass (performing simple optimizations).

11.27.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module cpu_controller.
<suppressed ~314 debug messages>

11.27.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\cpu_controller'.
<suppressed ~65 debug messages>
Removed a total of 13 cells.

11.27.3. Executing OPT_RMDFF pass (remove dff with constant values).

11.27.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \cpu_controller..
Removed 5 unused cells and 213 unused wires.
<suppressed ~6 debug messages>

11.27.5. Finished fast OPT passes.

11.28. Executing MEMORY_MAP pass (converting $mem cells to logic and flip-flops).

11.29. Executing OPT pass (performing simple optimizations).

11.29.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module cpu_controller.

11.29.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\cpu_controller'.
Removed a total of 0 cells.

11.29.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \cpu_controller..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
    dead port 1/17 on $pmux $procmux$3998.
    dead port 2/17 on $pmux $procmux$3998.
    dead port 3/17 on $pmux $procmux$3998.
    dead port 4/17 on $pmux $procmux$3998.
    dead port 5/17 on $pmux $procmux$3998.
    dead port 6/17 on $pmux $procmux$3998.
    dead port 7/17 on $pmux $procmux$3998.
    dead port 8/17 on $pmux $procmux$3998.
    dead port 1/17 on $pmux $procmux$5317.
    dead port 3/17 on $pmux $procmux$5317.
    dead port 4/17 on $pmux $procmux$5317.
    dead port 5/17 on $pmux $procmux$5317.
    dead port 6/17 on $pmux $procmux$5317.
    dead port 7/17 on $pmux $procmux$5317.
    dead port 8/17 on $pmux $procmux$5317.
Removed 15 multiplexer ports.
<suppressed ~41 debug messages>

11.29.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \cpu_controller.
    New input vector for $reduce_or cell $auto$opt_reduce.cc:126:opt_mux$8305: { $2\reg_file_addr_2_source_o[0:0] $procmux$6303_CMP }
    Consolidated identical input bits for $mux cell $procmux$1550:
      Old ports: A=$16$func$\one_hot_to_bin$cpu_controller.v:393$362$\reg_addr[3:0]$1392, B={ 3'111 $16$func$\one_hot_to_bin$cpu_controller.v:393$362$\reg_addr[3:0]$1392 [0] }, Y=$17$func$\one_hot_to_bin$cpu_controller.v:393$362$\reg_addr[3:0]$1396
      New ports: A=$16$func$\one_hot_to_bin$cpu_controller.v:393$362$\reg_addr[3:0]$1392 [3:1], B=3'111, Y=$17$func$\one_hot_to_bin$cpu_controller.v:393$362$\reg_addr[3:0]$1396 [3:1]
      New connections: $17$func$\one_hot_to_bin$cpu_controller.v:393$362$\reg_addr[3:0]$1396 [0] = $16$func$\one_hot_to_bin$cpu_controller.v:393$362$\reg_addr[3:0]$1392 [0]
    Consolidated identical input bits for $mux cell $procmux$1577:
      Old ports: A=$15$func$\one_hot_to_bin$cpu_controller.v:393$362$\reg_addr[3:0]$1388, B={ 2'11 $15$func$\one_hot_to_bin$cpu_controller.v:393$362$\reg_addr[3:0]$1388 [1] 1'1 }, Y=$16$func$\one_hot_to_bin$cpu_controller.v:393$362$\reg_addr[3:0]$1392
      New ports: A={ $15$func$\one_hot_to_bin$cpu_controller.v:393$362$\reg_addr[3:0]$1388 [3:2] $15$func$\one_hot_to_bin$cpu_controller.v:393$362$\reg_addr[3:0]$1388 [0] }, B=3'111, Y={ $16$func$\one_hot_to_bin$cpu_controller.v:393$362$\reg_addr[3:0]$1392 [3:2] $16$func$\one_hot_to_bin$cpu_controller.v:393$362$\reg_addr[3:0]$1392 [0] }
      New connections: $16$func$\one_hot_to_bin$cpu_controller.v:393$362$\reg_addr[3:0]$1392 [1] = $15$func$\one_hot_to_bin$cpu_controller.v:393$362$\reg_addr[3:0]$1388 [1]
    Consolidated identical input bits for $mux cell $procmux$1604:
      Old ports: A=$14$func$\one_hot_to_bin$cpu_controller.v:393$362$\reg_addr[3:0]$1384, B={ 2'11 $14$func$\one_hot_to_bin$cpu_controller.v:393$362$\reg_addr[3:0]$1384 [1:0] }, Y=$15$func$\one_hot_to_bin$cpu_controller.v:393$362$\reg_addr[3:0]$1388
      New ports: A=$14$func$\one_hot_to_bin$cpu_controller.v:393$362$\reg_addr[3:0]$1384 [3:2], B=2'11, Y=$15$func$\one_hot_to_bin$cpu_controller.v:393$362$\reg_addr[3:0]$1388 [3:2]
      New connections: $15$func$\one_hot_to_bin$cpu_controller.v:393$362$\reg_addr[3:0]$1388 [1:0] = $14$func$\one_hot_to_bin$cpu_controller.v:393$362$\reg_addr[3:0]$1384 [1:0]
    Consolidated identical input bits for $mux cell $procmux$1631:
      Old ports: A=$13$func$\one_hot_to_bin$cpu_controller.v:393$362$\reg_addr[3:0]$1380, B={ 1'1 $13$func$\one_hot_to_bin$cpu_controller.v:393$362$\reg_addr[3:0]$1380 [2] 2'11 }, Y=$14$func$\one_hot_to_bin$cpu_controller.v:393$362$\reg_addr[3:0]$1384
      New ports: A={ $13$func$\one_hot_to_bin$cpu_controller.v:393$362$\reg_addr[3:0]$1380 [3] $13$func$\one_hot_to_bin$cpu_controller.v:393$362$\reg_addr[3:0]$1380 [1:0] }, B=3'111, Y={ $14$func$\one_hot_to_bin$cpu_controller.v:393$362$\reg_addr[3:0]$1384 [3] $14$func$\one_hot_to_bin$cpu_controller.v:393$362$\reg_addr[3:0]$1384 [1:0] }
      New connections: $14$func$\one_hot_to_bin$cpu_controller.v:393$362$\reg_addr[3:0]$1384 [2] = $13$func$\one_hot_to_bin$cpu_controller.v:393$362$\reg_addr[3:0]$1380 [2]
    Consolidated identical input bits for $mux cell $procmux$1658:
      Old ports: A=$12$func$\one_hot_to_bin$cpu_controller.v:393$362$\reg_addr[3:0]$1376, B={ 1'1 $12$func$\one_hot_to_bin$cpu_controller.v:393$362$\reg_addr[3:0]$1376 [2] 1'1 $12$func$\one_hot_to_bin$cpu_controller.v:393$362$\reg_addr[3:0]$1376 [0] }, Y=$13$func$\one_hot_to_bin$cpu_controller.v:393$362$\reg_addr[3:0]$1380
      New ports: A={ $12$func$\one_hot_to_bin$cpu_controller.v:393$362$\reg_addr[3:0]$1376 [3] $12$func$\one_hot_to_bin$cpu_controller.v:393$362$\reg_addr[3:0]$1376 [1] }, B=2'11, Y={ $13$func$\one_hot_to_bin$cpu_controller.v:393$362$\reg_addr[3:0]$1380 [3] $13$func$\one_hot_to_bin$cpu_controller.v:393$362$\reg_addr[3:0]$1380 [1] }
      New connections: { $13$func$\one_hot_to_bin$cpu_controller.v:393$362$\reg_addr[3:0]$1380 [2] $13$func$\one_hot_to_bin$cpu_controller.v:393$362$\reg_addr[3:0]$1380 [0] } = { $12$func$\one_hot_to_bin$cpu_controller.v:393$362$\reg_addr[3:0]$1376 [2] $12$func$\one_hot_to_bin$cpu_controller.v:393$362$\reg_addr[3:0]$1376 [0] }
    Consolidated identical input bits for $mux cell $procmux$1685:
      Old ports: A=$11$func$\one_hot_to_bin$cpu_controller.v:393$362$\reg_addr[3:0]$1372, B={ 1'1 $11$func$\one_hot_to_bin$cpu_controller.v:393$362$\reg_addr[3:0]$1372 [2:1] 1'1 }, Y=$12$func$\one_hot_to_bin$cpu_controller.v:393$362$\reg_addr[3:0]$1376
      New ports: A={ $11$func$\one_hot_to_bin$cpu_controller.v:393$362$\reg_addr[3:0]$1372 [3] $11$func$\one_hot_to_bin$cpu_controller.v:393$362$\reg_addr[3:0]$1372 [0] }, B=2'11, Y={ $12$func$\one_hot_to_bin$cpu_controller.v:393$362$\reg_addr[3:0]$1376 [3] $12$func$\one_hot_to_bin$cpu_controller.v:393$362$\reg_addr[3:0]$1376 [0] }
      New connections: $12$func$\one_hot_to_bin$cpu_controller.v:393$362$\reg_addr[3:0]$1376 [2:1] = $11$func$\one_hot_to_bin$cpu_controller.v:393$362$\reg_addr[3:0]$1372 [2:1]
    Consolidated identical input bits for $mux cell $procmux$1712:
      Old ports: A=$10$func$\one_hot_to_bin$cpu_controller.v:393$362$\reg_addr[3:0]$1368, B={ 1'1 $10$func$\one_hot_to_bin$cpu_controller.v:393$362$\reg_addr[3:0]$1368 [2:0] }, Y=$11$func$\one_hot_to_bin$cpu_controller.v:393$362$\reg_addr[3:0]$1372
      New ports: A=$10$func$\one_hot_to_bin$cpu_controller.v:393$362$\reg_addr[3:0]$1368 [3], B=1'1, Y=$11$func$\one_hot_to_bin$cpu_controller.v:393$362$\reg_addr[3:0]$1372 [3]
      New connections: $11$func$\one_hot_to_bin$cpu_controller.v:393$362$\reg_addr[3:0]$1372 [2:0] = $10$func$\one_hot_to_bin$cpu_controller.v:393$362$\reg_addr[3:0]$1368 [2:0]
    Consolidated identical input bits for $mux cell $procmux$1739:
      Old ports: A=$9$func$\one_hot_to_bin$cpu_controller.v:393$362$\reg_addr[3:0]$1364, B={ $9$func$\one_hot_to_bin$cpu_controller.v:393$362$\reg_addr[3:0]$1364 [3] 3'111 }, Y=$10$func$\one_hot_to_bin$cpu_controller.v:393$362$\reg_addr[3:0]$1368
      New ports: A=$9$func$\one_hot_to_bin$cpu_controller.v:393$362$\reg_addr[3:0]$1364 [2:0], B=3'111, Y=$10$func$\one_hot_to_bin$cpu_controller.v:393$362$\reg_addr[3:0]$1368 [2:0]
      New connections: $10$func$\one_hot_to_bin$cpu_controller.v:393$362$\reg_addr[3:0]$1368 [3] = $9$func$\one_hot_to_bin$cpu_controller.v:393$362$\reg_addr[3:0]$1364 [3]
    Consolidated identical input bits for $mux cell $procmux$1766:
      Old ports: A=$8$func$\one_hot_to_bin$cpu_controller.v:393$362$\reg_addr[3:0]$1360, B={ $8$func$\one_hot_to_bin$cpu_controller.v:393$362$\reg_addr[3:0]$1360 [3] 2'11 $8$func$\one_hot_to_bin$cpu_controller.v:393$362$\reg_addr[3:0]$1360 [0] }, Y=$9$func$\one_hot_to_bin$cpu_controller.v:393$362$\reg_addr[3:0]$1364
      New ports: A=$8$func$\one_hot_to_bin$cpu_controller.v:393$362$\reg_addr[3:0]$1360 [2:1], B=2'11, Y=$9$func$\one_hot_to_bin$cpu_controller.v:393$362$\reg_addr[3:0]$1364 [2:1]
      New connections: { $9$func$\one_hot_to_bin$cpu_controller.v:393$362$\reg_addr[3:0]$1364 [3] $9$func$\one_hot_to_bin$cpu_controller.v:393$362$\reg_addr[3:0]$1364 [0] } = { $8$func$\one_hot_to_bin$cpu_controller.v:393$362$\reg_addr[3:0]$1360 [3] $8$func$\one_hot_to_bin$cpu_controller.v:393$362$\reg_addr[3:0]$1360 [0] }
    Consolidated identical input bits for $mux cell $procmux$1793:
      Old ports: A=$7$func$\one_hot_to_bin$cpu_controller.v:393$362$\reg_addr[3:0]$1356, B={ $7$func$\one_hot_to_bin$cpu_controller.v:393$362$\reg_addr[3:0]$1356 [3] 1'1 $7$func$\one_hot_to_bin$cpu_controller.v:393$362$\reg_addr[3:0]$1356 [1] 1'1 }, Y=$8$func$\one_hot_to_bin$cpu_controller.v:393$362$\reg_addr[3:0]$1360
      New ports: A={ $7$func$\one_hot_to_bin$cpu_controller.v:393$362$\reg_addr[3:0]$1356 [2] $7$func$\one_hot_to_bin$cpu_controller.v:393$362$\reg_addr[3:0]$1356 [0] }, B=2'11, Y={ $8$func$\one_hot_to_bin$cpu_controller.v:393$362$\reg_addr[3:0]$1360 [2] $8$func$\one_hot_to_bin$cpu_controller.v:393$362$\reg_addr[3:0]$1360 [0] }
      New connections: { $8$func$\one_hot_to_bin$cpu_controller.v:393$362$\reg_addr[3:0]$1360 [3] $8$func$\one_hot_to_bin$cpu_controller.v:393$362$\reg_addr[3:0]$1360 [1] } = { $7$func$\one_hot_to_bin$cpu_controller.v:393$362$\reg_addr[3:0]$1356 [3] $7$func$\one_hot_to_bin$cpu_controller.v:393$362$\reg_addr[3:0]$1356 [1] }
    Consolidated identical input bits for $mux cell $procmux$1820:
      Old ports: A=$6$func$\one_hot_to_bin$cpu_controller.v:393$362$\reg_addr[3:0]$1352, B={ $6$func$\one_hot_to_bin$cpu_controller.v:393$362$\reg_addr[3:0]$1352 [3] 1'1 $6$func$\one_hot_to_bin$cpu_controller.v:393$362$\reg_addr[3:0]$1352 [1:0] }, Y=$7$func$\one_hot_to_bin$cpu_controller.v:393$362$\reg_addr[3:0]$1356
      New ports: A=$6$func$\one_hot_to_bin$cpu_controller.v:393$362$\reg_addr[3:0]$1352 [2], B=1'1, Y=$7$func$\one_hot_to_bin$cpu_controller.v:393$362$\reg_addr[3:0]$1356 [2]
      New connections: { $7$func$\one_hot_to_bin$cpu_controller.v:393$362$\reg_addr[3:0]$1356 [3] $7$func$\one_hot_to_bin$cpu_controller.v:393$362$\reg_addr[3:0]$1356 [1:0] } = { $6$func$\one_hot_to_bin$cpu_controller.v:393$362$\reg_addr[3:0]$1352 [3] $6$func$\one_hot_to_bin$cpu_controller.v:393$362$\reg_addr[3:0]$1352 [1:0] }
    Consolidated identical input bits for $mux cell $procmux$1847:
      Old ports: A=$5$func$\one_hot_to_bin$cpu_controller.v:393$362$\reg_addr[3:0]$1348, B={ $5$func$\one_hot_to_bin$cpu_controller.v:393$362$\reg_addr[3:0]$1348 [3:2] 2'11 }, Y=$6$func$\one_hot_to_bin$cpu_controller.v:393$362$\reg_addr[3:0]$1352
      New ports: A=$5$func$\one_hot_to_bin$cpu_controller.v:393$362$\reg_addr[3:0]$1348 [1:0], B=2'11, Y=$6$func$\one_hot_to_bin$cpu_controller.v:393$362$\reg_addr[3:0]$1352 [1:0]
      New connections: $6$func$\one_hot_to_bin$cpu_controller.v:393$362$\reg_addr[3:0]$1352 [3:2] = $5$func$\one_hot_to_bin$cpu_controller.v:393$362$\reg_addr[3:0]$1348 [3:2]
    Consolidated identical input bits for $mux cell $procmux$1874:
      Old ports: A=$4$func$\one_hot_to_bin$cpu_controller.v:393$362$\reg_addr[3:0]$1344, B={ $4$func$\one_hot_to_bin$cpu_controller.v:393$362$\reg_addr[3:0]$1344 [3:2] 1'1 $4$func$\one_hot_to_bin$cpu_controller.v:393$362$\reg_addr[3:0]$1344 [0] }, Y=$5$func$\one_hot_to_bin$cpu_controller.v:393$362$\reg_addr[3:0]$1348
      New ports: A=$4$func$\one_hot_to_bin$cpu_controller.v:393$362$\reg_addr[3:0]$1344 [1], B=1'1, Y=$5$func$\one_hot_to_bin$cpu_controller.v:393$362$\reg_addr[3:0]$1348 [1]
      New connections: { $5$func$\one_hot_to_bin$cpu_controller.v:393$362$\reg_addr[3:0]$1348 [3:2] $5$func$\one_hot_to_bin$cpu_controller.v:393$362$\reg_addr[3:0]$1348 [0] } = { $4$func$\one_hot_to_bin$cpu_controller.v:393$362$\reg_addr[3:0]$1344 [3:2] $4$func$\one_hot_to_bin$cpu_controller.v:393$362$\reg_addr[3:0]$1344 [0] }
    Consolidated identical input bits for $mux cell $procmux$1901:
      Old ports: A=4'0000, B=4'0001, Y=$4$func$\one_hot_to_bin$cpu_controller.v:393$362$\reg_addr[3:0]$1344
      New ports: A=1'0, B=1'1, Y=$4$func$\one_hot_to_bin$cpu_controller.v:393$362$\reg_addr[3:0]$1344 [0]
      New connections: $4$func$\one_hot_to_bin$cpu_controller.v:393$362$\reg_addr[3:0]$1344 [3:1] = 3'000
    Consolidated identical input bits for $mux cell $procmux$2428:
      Old ports: A=$16$func$\one_hot_to_bin$cpu_controller.v:352$273$\reg_addr[3:0]$1039, B={ 3'111 $16$func$\one_hot_to_bin$cpu_controller.v:352$273$\reg_addr[3:0]$1039 [0] }, Y=$17$func$\one_hot_to_bin$cpu_controller.v:352$273$\reg_addr[3:0]$1043
      New ports: A=$16$func$\one_hot_to_bin$cpu_controller.v:352$273$\reg_addr[3:0]$1039 [3:1], B=3'111, Y=$17$func$\one_hot_to_bin$cpu_controller.v:352$273$\reg_addr[3:0]$1043 [3:1]
      New connections: $17$func$\one_hot_to_bin$cpu_controller.v:352$273$\reg_addr[3:0]$1043 [0] = $16$func$\one_hot_to_bin$cpu_controller.v:352$273$\reg_addr[3:0]$1039 [0]
    Consolidated identical input bits for $mux cell $procmux$2461:
      Old ports: A=$15$func$\one_hot_to_bin$cpu_controller.v:352$273$\reg_addr[3:0]$1035, B={ 2'11 $15$func$\one_hot_to_bin$cpu_controller.v:352$273$\reg_addr[3:0]$1035 [1] 1'1 }, Y=$16$func$\one_hot_to_bin$cpu_controller.v:352$273$\reg_addr[3:0]$1039
      New ports: A={ $15$func$\one_hot_to_bin$cpu_controller.v:352$273$\reg_addr[3:0]$1035 [3:2] $15$func$\one_hot_to_bin$cpu_controller.v:352$273$\reg_addr[3:0]$1035 [0] }, B=3'111, Y={ $16$func$\one_hot_to_bin$cpu_controller.v:352$273$\reg_addr[3:0]$1039 [3:2] $16$func$\one_hot_to_bin$cpu_controller.v:352$273$\reg_addr[3:0]$1039 [0] }
      New connections: $16$func$\one_hot_to_bin$cpu_controller.v:352$273$\reg_addr[3:0]$1039 [1] = $15$func$\one_hot_to_bin$cpu_controller.v:352$273$\reg_addr[3:0]$1035 [1]
    Consolidated identical input bits for $mux cell $procmux$2494:
      Old ports: A=$14$func$\one_hot_to_bin$cpu_controller.v:352$273$\reg_addr[3:0]$1031, B={ 2'11 $14$func$\one_hot_to_bin$cpu_controller.v:352$273$\reg_addr[3:0]$1031 [1:0] }, Y=$15$func$\one_hot_to_bin$cpu_controller.v:352$273$\reg_addr[3:0]$1035
      New ports: A=$14$func$\one_hot_to_bin$cpu_controller.v:352$273$\reg_addr[3:0]$1031 [3:2], B=2'11, Y=$15$func$\one_hot_to_bin$cpu_controller.v:352$273$\reg_addr[3:0]$1035 [3:2]
      New connections: $15$func$\one_hot_to_bin$cpu_controller.v:352$273$\reg_addr[3:0]$1035 [1:0] = $14$func$\one_hot_to_bin$cpu_controller.v:352$273$\reg_addr[3:0]$1031 [1:0]
    Consolidated identical input bits for $mux cell $procmux$2527:
      Old ports: A=$13$func$\one_hot_to_bin$cpu_controller.v:352$273$\reg_addr[3:0]$1027, B={ 1'1 $13$func$\one_hot_to_bin$cpu_controller.v:352$273$\reg_addr[3:0]$1027 [2] 2'11 }, Y=$14$func$\one_hot_to_bin$cpu_controller.v:352$273$\reg_addr[3:0]$1031
      New ports: A={ $13$func$\one_hot_to_bin$cpu_controller.v:352$273$\reg_addr[3:0]$1027 [3] $13$func$\one_hot_to_bin$cpu_controller.v:352$273$\reg_addr[3:0]$1027 [1:0] }, B=3'111, Y={ $14$func$\one_hot_to_bin$cpu_controller.v:352$273$\reg_addr[3:0]$1031 [3] $14$func$\one_hot_to_bin$cpu_controller.v:352$273$\reg_addr[3:0]$1031 [1:0] }
      New connections: $14$func$\one_hot_to_bin$cpu_controller.v:352$273$\reg_addr[3:0]$1031 [2] = $13$func$\one_hot_to_bin$cpu_controller.v:352$273$\reg_addr[3:0]$1027 [2]
    Consolidated identical input bits for $mux cell $procmux$2560:
      Old ports: A=$12$func$\one_hot_to_bin$cpu_controller.v:352$273$\reg_addr[3:0]$1023, B={ 1'1 $12$func$\one_hot_to_bin$cpu_controller.v:352$273$\reg_addr[3:0]$1023 [2] 1'1 $12$func$\one_hot_to_bin$cpu_controller.v:352$273$\reg_addr[3:0]$1023 [0] }, Y=$13$func$\one_hot_to_bin$cpu_controller.v:352$273$\reg_addr[3:0]$1027
      New ports: A={ $12$func$\one_hot_to_bin$cpu_controller.v:352$273$\reg_addr[3:0]$1023 [3] $12$func$\one_hot_to_bin$cpu_controller.v:352$273$\reg_addr[3:0]$1023 [1] }, B=2'11, Y={ $13$func$\one_hot_to_bin$cpu_controller.v:352$273$\reg_addr[3:0]$1027 [3] $13$func$\one_hot_to_bin$cpu_controller.v:352$273$\reg_addr[3:0]$1027 [1] }
      New connections: { $13$func$\one_hot_to_bin$cpu_controller.v:352$273$\reg_addr[3:0]$1027 [2] $13$func$\one_hot_to_bin$cpu_controller.v:352$273$\reg_addr[3:0]$1027 [0] } = { $12$func$\one_hot_to_bin$cpu_controller.v:352$273$\reg_addr[3:0]$1023 [2] $12$func$\one_hot_to_bin$cpu_controller.v:352$273$\reg_addr[3:0]$1023 [0] }
    Consolidated identical input bits for $mux cell $procmux$2593:
      Old ports: A=$11$func$\one_hot_to_bin$cpu_controller.v:352$273$\reg_addr[3:0]$1019, B={ 1'1 $11$func$\one_hot_to_bin$cpu_controller.v:352$273$\reg_addr[3:0]$1019 [2:1] 1'1 }, Y=$12$func$\one_hot_to_bin$cpu_controller.v:352$273$\reg_addr[3:0]$1023
      New ports: A={ $11$func$\one_hot_to_bin$cpu_controller.v:352$273$\reg_addr[3:0]$1019 [3] $11$func$\one_hot_to_bin$cpu_controller.v:352$273$\reg_addr[3:0]$1019 [0] }, B=2'11, Y={ $12$func$\one_hot_to_bin$cpu_controller.v:352$273$\reg_addr[3:0]$1023 [3] $12$func$\one_hot_to_bin$cpu_controller.v:352$273$\reg_addr[3:0]$1023 [0] }
      New connections: $12$func$\one_hot_to_bin$cpu_controller.v:352$273$\reg_addr[3:0]$1023 [2:1] = $11$func$\one_hot_to_bin$cpu_controller.v:352$273$\reg_addr[3:0]$1019 [2:1]
    Consolidated identical input bits for $mux cell $procmux$2626:
      Old ports: A=$10$func$\one_hot_to_bin$cpu_controller.v:352$273$\reg_addr[3:0]$1015, B={ 1'1 $10$func$\one_hot_to_bin$cpu_controller.v:352$273$\reg_addr[3:0]$1015 [2:0] }, Y=$11$func$\one_hot_to_bin$cpu_controller.v:352$273$\reg_addr[3:0]$1019
      New ports: A=$10$func$\one_hot_to_bin$cpu_controller.v:352$273$\reg_addr[3:0]$1015 [3], B=1'1, Y=$11$func$\one_hot_to_bin$cpu_controller.v:352$273$\reg_addr[3:0]$1019 [3]
      New connections: $11$func$\one_hot_to_bin$cpu_controller.v:352$273$\reg_addr[3:0]$1019 [2:0] = $10$func$\one_hot_to_bin$cpu_controller.v:352$273$\reg_addr[3:0]$1015 [2:0]
    Consolidated identical input bits for $mux cell $procmux$2659:
      Old ports: A=$9$func$\one_hot_to_bin$cpu_controller.v:352$273$\reg_addr[3:0]$1011, B={ $9$func$\one_hot_to_bin$cpu_controller.v:352$273$\reg_addr[3:0]$1011 [3] 3'111 }, Y=$10$func$\one_hot_to_bin$cpu_controller.v:352$273$\reg_addr[3:0]$1015
      New ports: A=$9$func$\one_hot_to_bin$cpu_controller.v:352$273$\reg_addr[3:0]$1011 [2:0], B=3'111, Y=$10$func$\one_hot_to_bin$cpu_controller.v:352$273$\reg_addr[3:0]$1015 [2:0]
      New connections: $10$func$\one_hot_to_bin$cpu_controller.v:352$273$\reg_addr[3:0]$1015 [3] = $9$func$\one_hot_to_bin$cpu_controller.v:352$273$\reg_addr[3:0]$1011 [3]
    Consolidated identical input bits for $mux cell $procmux$2692:
      Old ports: A=$8$func$\one_hot_to_bin$cpu_controller.v:352$273$\reg_addr[3:0]$1007, B={ $8$func$\one_hot_to_bin$cpu_controller.v:352$273$\reg_addr[3:0]$1007 [3] 2'11 $8$func$\one_hot_to_bin$cpu_controller.v:352$273$\reg_addr[3:0]$1007 [0] }, Y=$9$func$\one_hot_to_bin$cpu_controller.v:352$273$\reg_addr[3:0]$1011
      New ports: A=$8$func$\one_hot_to_bin$cpu_controller.v:352$273$\reg_addr[3:0]$1007 [2:1], B=2'11, Y=$9$func$\one_hot_to_bin$cpu_controller.v:352$273$\reg_addr[3:0]$1011 [2:1]
      New connections: { $9$func$\one_hot_to_bin$cpu_controller.v:352$273$\reg_addr[3:0]$1011 [3] $9$func$\one_hot_to_bin$cpu_controller.v:352$273$\reg_addr[3:0]$1011 [0] } = { $8$func$\one_hot_to_bin$cpu_controller.v:352$273$\reg_addr[3:0]$1007 [3] $8$func$\one_hot_to_bin$cpu_controller.v:352$273$\reg_addr[3:0]$1007 [0] }
    Consolidated identical input bits for $mux cell $procmux$2725:
      Old ports: A=$7$func$\one_hot_to_bin$cpu_controller.v:352$273$\reg_addr[3:0]$1003, B={ $7$func$\one_hot_to_bin$cpu_controller.v:352$273$\reg_addr[3:0]$1003 [3] 1'1 $7$func$\one_hot_to_bin$cpu_controller.v:352$273$\reg_addr[3:0]$1003 [1] 1'1 }, Y=$8$func$\one_hot_to_bin$cpu_controller.v:352$273$\reg_addr[3:0]$1007
      New ports: A={ $7$func$\one_hot_to_bin$cpu_controller.v:352$273$\reg_addr[3:0]$1003 [2] $7$func$\one_hot_to_bin$cpu_controller.v:352$273$\reg_addr[3:0]$1003 [0] }, B=2'11, Y={ $8$func$\one_hot_to_bin$cpu_controller.v:352$273$\reg_addr[3:0]$1007 [2] $8$func$\one_hot_to_bin$cpu_controller.v:352$273$\reg_addr[3:0]$1007 [0] }
      New connections: { $8$func$\one_hot_to_bin$cpu_controller.v:352$273$\reg_addr[3:0]$1007 [3] $8$func$\one_hot_to_bin$cpu_controller.v:352$273$\reg_addr[3:0]$1007 [1] } = { $7$func$\one_hot_to_bin$cpu_controller.v:352$273$\reg_addr[3:0]$1003 [3] $7$func$\one_hot_to_bin$cpu_controller.v:352$273$\reg_addr[3:0]$1003 [1] }
    Consolidated identical input bits for $mux cell $procmux$2758:
      Old ports: A=$6$func$\one_hot_to_bin$cpu_controller.v:352$273$\reg_addr[3:0]$999, B={ $6$func$\one_hot_to_bin$cpu_controller.v:352$273$\reg_addr[3:0]$999 [3] 1'1 $6$func$\one_hot_to_bin$cpu_controller.v:352$273$\reg_addr[3:0]$999 [1:0] }, Y=$7$func$\one_hot_to_bin$cpu_controller.v:352$273$\reg_addr[3:0]$1003
      New ports: A=$6$func$\one_hot_to_bin$cpu_controller.v:352$273$\reg_addr[3:0]$999 [2], B=1'1, Y=$7$func$\one_hot_to_bin$cpu_controller.v:352$273$\reg_addr[3:0]$1003 [2]
      New connections: { $7$func$\one_hot_to_bin$cpu_controller.v:352$273$\reg_addr[3:0]$1003 [3] $7$func$\one_hot_to_bin$cpu_controller.v:352$273$\reg_addr[3:0]$1003 [1:0] } = { $6$func$\one_hot_to_bin$cpu_controller.v:352$273$\reg_addr[3:0]$999 [3] $6$func$\one_hot_to_bin$cpu_controller.v:352$273$\reg_addr[3:0]$999 [1:0] }
    Consolidated identical input bits for $mux cell $procmux$2791:
      Old ports: A=$5$func$\one_hot_to_bin$cpu_controller.v:352$273$\reg_addr[3:0]$995, B={ $5$func$\one_hot_to_bin$cpu_controller.v:352$273$\reg_addr[3:0]$995 [3:2] 2'11 }, Y=$6$func$\one_hot_to_bin$cpu_controller.v:352$273$\reg_addr[3:0]$999
      New ports: A=$5$func$\one_hot_to_bin$cpu_controller.v:352$273$\reg_addr[3:0]$995 [1:0], B=2'11, Y=$6$func$\one_hot_to_bin$cpu_controller.v:352$273$\reg_addr[3:0]$999 [1:0]
      New connections: $6$func$\one_hot_to_bin$cpu_controller.v:352$273$\reg_addr[3:0]$999 [3:2] = $5$func$\one_hot_to_bin$cpu_controller.v:352$273$\reg_addr[3:0]$995 [3:2]
    Consolidated identical input bits for $mux cell $procmux$2824:
      Old ports: A=$4$func$\one_hot_to_bin$cpu_controller.v:352$273$\reg_addr[3:0]$991, B={ $4$func$\one_hot_to_bin$cpu_controller.v:352$273$\reg_addr[3:0]$991 [3:2] 1'1 $4$func$\one_hot_to_bin$cpu_controller.v:352$273$\reg_addr[3:0]$991 [0] }, Y=$5$func$\one_hot_to_bin$cpu_controller.v:352$273$\reg_addr[3:0]$995
      New ports: A=$4$func$\one_hot_to_bin$cpu_controller.v:352$273$\reg_addr[3:0]$991 [1], B=1'1, Y=$5$func$\one_hot_to_bin$cpu_controller.v:352$273$\reg_addr[3:0]$995 [1]
      New connections: { $5$func$\one_hot_to_bin$cpu_controller.v:352$273$\reg_addr[3:0]$995 [3:2] $5$func$\one_hot_to_bin$cpu_controller.v:352$273$\reg_addr[3:0]$995 [0] } = { $4$func$\one_hot_to_bin$cpu_controller.v:352$273$\reg_addr[3:0]$991 [3:2] $4$func$\one_hot_to_bin$cpu_controller.v:352$273$\reg_addr[3:0]$991 [0] }
    Consolidated identical input bits for $mux cell $procmux$2857:
      Old ports: A=4'0000, B=4'0001, Y=$4$func$\one_hot_to_bin$cpu_controller.v:352$273$\reg_addr[3:0]$991
      New ports: A=1'0, B=1'1, Y=$4$func$\one_hot_to_bin$cpu_controller.v:352$273$\reg_addr[3:0]$991 [0]
      New connections: $4$func$\one_hot_to_bin$cpu_controller.v:352$273$\reg_addr[3:0]$991 [3:1] = 3'000
    Consolidated identical input bits for $pmux cell $procmux$3998:
      Old ports: A=16'0000000000000000, B=128'00000000000000010000000000000010000000000000010000000000000010000000000000010000000000000010000000000000010000000000000010000000, Y={ $3$func$\priority_decode$cpu_controller.v:352$272$\decoder_signal[15:0]$986 [15:1] $procmux$2923_Y [0] }
      New ports: A=8'00000000, B=64'0000000100000010000001000000100000010000001000000100000010000000, Y={ $3$func$\priority_decode$cpu_controller.v:352$272$\decoder_signal[15:0]$986 [7:1] $procmux$2923_Y [0] }
      New connections: $3$func$\priority_decode$cpu_controller.v:352$272$\decoder_signal[15:0]$986 [15:8] = 8'00000000
    Consolidated identical input bits for $mux cell $procmux$4597:
      Old ports: A=$17$func$\one_hot_to_bin$cpu_controller.v:332$221$\reg_addr[3:0]$896, B={ 3'111 $17$func$\one_hot_to_bin$cpu_controller.v:332$221$\reg_addr[3:0]$896 [0] }, Y=$18$func$\one_hot_to_bin$cpu_controller.v:332$221$\reg_addr[3:0]$900
      New ports: A=$17$func$\one_hot_to_bin$cpu_controller.v:332$221$\reg_addr[3:0]$896 [3:1], B=3'111, Y=$18$func$\one_hot_to_bin$cpu_controller.v:332$221$\reg_addr[3:0]$900 [3:1]
      New connections: $18$func$\one_hot_to_bin$cpu_controller.v:332$221$\reg_addr[3:0]$900 [0] = $17$func$\one_hot_to_bin$cpu_controller.v:332$221$\reg_addr[3:0]$896 [0]
    Consolidated identical input bits for $mux cell $procmux$4645:
      Old ports: A=$16$func$\one_hot_to_bin$cpu_controller.v:332$221$\reg_addr[3:0]$892, B={ 2'11 $16$func$\one_hot_to_bin$cpu_controller.v:332$221$\reg_addr[3:0]$892 [1] 1'1 }, Y=$17$func$\one_hot_to_bin$cpu_controller.v:332$221$\reg_addr[3:0]$896
      New ports: A={ $16$func$\one_hot_to_bin$cpu_controller.v:332$221$\reg_addr[3:0]$892 [3:2] $16$func$\one_hot_to_bin$cpu_controller.v:332$221$\reg_addr[3:0]$892 [0] }, B=3'111, Y={ $17$func$\one_hot_to_bin$cpu_controller.v:332$221$\reg_addr[3:0]$896 [3:2] $17$func$\one_hot_to_bin$cpu_controller.v:332$221$\reg_addr[3:0]$896 [0] }
      New connections: $17$func$\one_hot_to_bin$cpu_controller.v:332$221$\reg_addr[3:0]$896 [1] = $16$func$\one_hot_to_bin$cpu_controller.v:332$221$\reg_addr[3:0]$892 [1]
    Consolidated identical input bits for $mux cell $procmux$4693:
      Old ports: A=$15$func$\one_hot_to_bin$cpu_controller.v:332$221$\reg_addr[3:0]$888, B={ 2'11 $15$func$\one_hot_to_bin$cpu_controller.v:332$221$\reg_addr[3:0]$888 [1:0] }, Y=$16$func$\one_hot_to_bin$cpu_controller.v:332$221$\reg_addr[3:0]$892
      New ports: A=$15$func$\one_hot_to_bin$cpu_controller.v:332$221$\reg_addr[3:0]$888 [3:2], B=2'11, Y=$16$func$\one_hot_to_bin$cpu_controller.v:332$221$\reg_addr[3:0]$892 [3:2]
      New connections: $16$func$\one_hot_to_bin$cpu_controller.v:332$221$\reg_addr[3:0]$892 [1:0] = $15$func$\one_hot_to_bin$cpu_controller.v:332$221$\reg_addr[3:0]$888 [1:0]
    Consolidated identical input bits for $mux cell $procmux$4741:
      Old ports: A=$14$func$\one_hot_to_bin$cpu_controller.v:332$221$\reg_addr[3:0]$884, B={ 1'1 $14$func$\one_hot_to_bin$cpu_controller.v:332$221$\reg_addr[3:0]$884 [2] 2'11 }, Y=$15$func$\one_hot_to_bin$cpu_controller.v:332$221$\reg_addr[3:0]$888
      New ports: A={ $14$func$\one_hot_to_bin$cpu_controller.v:332$221$\reg_addr[3:0]$884 [3] $14$func$\one_hot_to_bin$cpu_controller.v:332$221$\reg_addr[3:0]$884 [1:0] }, B=3'111, Y={ $15$func$\one_hot_to_bin$cpu_controller.v:332$221$\reg_addr[3:0]$888 [3] $15$func$\one_hot_to_bin$cpu_controller.v:332$221$\reg_addr[3:0]$888 [1:0] }
      New connections: $15$func$\one_hot_to_bin$cpu_controller.v:332$221$\reg_addr[3:0]$888 [2] = $14$func$\one_hot_to_bin$cpu_controller.v:332$221$\reg_addr[3:0]$884 [2]
    Consolidated identical input bits for $mux cell $procmux$4789:
      Old ports: A=$13$func$\one_hot_to_bin$cpu_controller.v:332$221$\reg_addr[3:0]$880, B={ 1'1 $13$func$\one_hot_to_bin$cpu_controller.v:332$221$\reg_addr[3:0]$880 [2] 1'1 $13$func$\one_hot_to_bin$cpu_controller.v:332$221$\reg_addr[3:0]$880 [0] }, Y=$14$func$\one_hot_to_bin$cpu_controller.v:332$221$\reg_addr[3:0]$884
      New ports: A={ $13$func$\one_hot_to_bin$cpu_controller.v:332$221$\reg_addr[3:0]$880 [3] $13$func$\one_hot_to_bin$cpu_controller.v:332$221$\reg_addr[3:0]$880 [1] }, B=2'11, Y={ $14$func$\one_hot_to_bin$cpu_controller.v:332$221$\reg_addr[3:0]$884 [3] $14$func$\one_hot_to_bin$cpu_controller.v:332$221$\reg_addr[3:0]$884 [1] }
      New connections: { $14$func$\one_hot_to_bin$cpu_controller.v:332$221$\reg_addr[3:0]$884 [2] $14$func$\one_hot_to_bin$cpu_controller.v:332$221$\reg_addr[3:0]$884 [0] } = { $13$func$\one_hot_to_bin$cpu_controller.v:332$221$\reg_addr[3:0]$880 [2] $13$func$\one_hot_to_bin$cpu_controller.v:332$221$\reg_addr[3:0]$880 [0] }
    Consolidated identical input bits for $mux cell $procmux$4837:
      Old ports: A=$12$func$\one_hot_to_bin$cpu_controller.v:332$221$\reg_addr[3:0]$876, B={ 1'1 $12$func$\one_hot_to_bin$cpu_controller.v:332$221$\reg_addr[3:0]$876 [2:1] 1'1 }, Y=$13$func$\one_hot_to_bin$cpu_controller.v:332$221$\reg_addr[3:0]$880
      New ports: A={ $12$func$\one_hot_to_bin$cpu_controller.v:332$221$\reg_addr[3:0]$876 [3] $12$func$\one_hot_to_bin$cpu_controller.v:332$221$\reg_addr[3:0]$876 [0] }, B=2'11, Y={ $13$func$\one_hot_to_bin$cpu_controller.v:332$221$\reg_addr[3:0]$880 [3] $13$func$\one_hot_to_bin$cpu_controller.v:332$221$\reg_addr[3:0]$880 [0] }
      New connections: $13$func$\one_hot_to_bin$cpu_controller.v:332$221$\reg_addr[3:0]$880 [2:1] = $12$func$\one_hot_to_bin$cpu_controller.v:332$221$\reg_addr[3:0]$876 [2:1]
    Consolidated identical input bits for $mux cell $procmux$4885:
      Old ports: A=$11$func$\one_hot_to_bin$cpu_controller.v:332$221$\reg_addr[3:0]$872, B={ 1'1 $11$func$\one_hot_to_bin$cpu_controller.v:332$221$\reg_addr[3:0]$872 [2:0] }, Y=$12$func$\one_hot_to_bin$cpu_controller.v:332$221$\reg_addr[3:0]$876
      New ports: A=$11$func$\one_hot_to_bin$cpu_controller.v:332$221$\reg_addr[3:0]$872 [3], B=1'1, Y=$12$func$\one_hot_to_bin$cpu_controller.v:332$221$\reg_addr[3:0]$876 [3]
      New connections: $12$func$\one_hot_to_bin$cpu_controller.v:332$221$\reg_addr[3:0]$876 [2:0] = $11$func$\one_hot_to_bin$cpu_controller.v:332$221$\reg_addr[3:0]$872 [2:0]
    Consolidated identical input bits for $mux cell $procmux$4933:
      Old ports: A=$10$func$\one_hot_to_bin$cpu_controller.v:332$221$\reg_addr[3:0]$868, B={ $10$func$\one_hot_to_bin$cpu_controller.v:332$221$\reg_addr[3:0]$868 [3] 3'111 }, Y=$11$func$\one_hot_to_bin$cpu_controller.v:332$221$\reg_addr[3:0]$872
      New ports: A=$10$func$\one_hot_to_bin$cpu_controller.v:332$221$\reg_addr[3:0]$868 [2:0], B=3'111, Y=$11$func$\one_hot_to_bin$cpu_controller.v:332$221$\reg_addr[3:0]$872 [2:0]
      New connections: $11$func$\one_hot_to_bin$cpu_controller.v:332$221$\reg_addr[3:0]$872 [3] = $10$func$\one_hot_to_bin$cpu_controller.v:332$221$\reg_addr[3:0]$868 [3]
    Consolidated identical input bits for $mux cell $procmux$4981:
      Old ports: A=$9$func$\one_hot_to_bin$cpu_controller.v:332$221$\reg_addr[3:0]$864, B={ $9$func$\one_hot_to_bin$cpu_controller.v:332$221$\reg_addr[3:0]$864 [3] 2'11 $9$func$\one_hot_to_bin$cpu_controller.v:332$221$\reg_addr[3:0]$864 [0] }, Y=$10$func$\one_hot_to_bin$cpu_controller.v:332$221$\reg_addr[3:0]$868
      New ports: A=$9$func$\one_hot_to_bin$cpu_controller.v:332$221$\reg_addr[3:0]$864 [2:1], B=2'11, Y=$10$func$\one_hot_to_bin$cpu_controller.v:332$221$\reg_addr[3:0]$868 [2:1]
      New connections: { $10$func$\one_hot_to_bin$cpu_controller.v:332$221$\reg_addr[3:0]$868 [3] $10$func$\one_hot_to_bin$cpu_controller.v:332$221$\reg_addr[3:0]$868 [0] } = { $9$func$\one_hot_to_bin$cpu_controller.v:332$221$\reg_addr[3:0]$864 [3] $9$func$\one_hot_to_bin$cpu_controller.v:332$221$\reg_addr[3:0]$864 [0] }
    Consolidated identical input bits for $mux cell $procmux$5029:
      Old ports: A=$8$func$\one_hot_to_bin$cpu_controller.v:332$221$\reg_addr[3:0]$860, B={ $8$func$\one_hot_to_bin$cpu_controller.v:332$221$\reg_addr[3:0]$860 [3] 1'1 $8$func$\one_hot_to_bin$cpu_controller.v:332$221$\reg_addr[3:0]$860 [1] 1'1 }, Y=$9$func$\one_hot_to_bin$cpu_controller.v:332$221$\reg_addr[3:0]$864
      New ports: A={ $8$func$\one_hot_to_bin$cpu_controller.v:332$221$\reg_addr[3:0]$860 [2] $8$func$\one_hot_to_bin$cpu_controller.v:332$221$\reg_addr[3:0]$860 [0] }, B=2'11, Y={ $9$func$\one_hot_to_bin$cpu_controller.v:332$221$\reg_addr[3:0]$864 [2] $9$func$\one_hot_to_bin$cpu_controller.v:332$221$\reg_addr[3:0]$864 [0] }
      New connections: { $9$func$\one_hot_to_bin$cpu_controller.v:332$221$\reg_addr[3:0]$864 [3] $9$func$\one_hot_to_bin$cpu_controller.v:332$221$\reg_addr[3:0]$864 [1] } = { $8$func$\one_hot_to_bin$cpu_controller.v:332$221$\reg_addr[3:0]$860 [3] $8$func$\one_hot_to_bin$cpu_controller.v:332$221$\reg_addr[3:0]$860 [1] }
    Consolidated identical input bits for $mux cell $procmux$5077:
      Old ports: A=$7$func$\one_hot_to_bin$cpu_controller.v:332$221$\reg_addr[3:0]$856, B={ $7$func$\one_hot_to_bin$cpu_controller.v:332$221$\reg_addr[3:0]$856 [3] 1'1 $7$func$\one_hot_to_bin$cpu_controller.v:332$221$\reg_addr[3:0]$856 [1:0] }, Y=$8$func$\one_hot_to_bin$cpu_controller.v:332$221$\reg_addr[3:0]$860
      New ports: A=$7$func$\one_hot_to_bin$cpu_controller.v:332$221$\reg_addr[3:0]$856 [2], B=1'1, Y=$8$func$\one_hot_to_bin$cpu_controller.v:332$221$\reg_addr[3:0]$860 [2]
      New connections: { $8$func$\one_hot_to_bin$cpu_controller.v:332$221$\reg_addr[3:0]$860 [3] $8$func$\one_hot_to_bin$cpu_controller.v:332$221$\reg_addr[3:0]$860 [1:0] } = { $7$func$\one_hot_to_bin$cpu_controller.v:332$221$\reg_addr[3:0]$856 [3] $7$func$\one_hot_to_bin$cpu_controller.v:332$221$\reg_addr[3:0]$856 [1:0] }
    Consolidated identical input bits for $mux cell $procmux$5125:
      Old ports: A=$6$func$\one_hot_to_bin$cpu_controller.v:332$221$\reg_addr[3:0]$852, B={ $6$func$\one_hot_to_bin$cpu_controller.v:332$221$\reg_addr[3:0]$852 [3:2] 2'11 }, Y=$7$func$\one_hot_to_bin$cpu_controller.v:332$221$\reg_addr[3:0]$856
      New ports: A=$6$func$\one_hot_to_bin$cpu_controller.v:332$221$\reg_addr[3:0]$852 [1:0], B=2'11, Y=$7$func$\one_hot_to_bin$cpu_controller.v:332$221$\reg_addr[3:0]$856 [1:0]
      New connections: $7$func$\one_hot_to_bin$cpu_controller.v:332$221$\reg_addr[3:0]$856 [3:2] = $6$func$\one_hot_to_bin$cpu_controller.v:332$221$\reg_addr[3:0]$852 [3:2]
    Consolidated identical input bits for $mux cell $procmux$5173:
      Old ports: A=$5$func$\one_hot_to_bin$cpu_controller.v:332$221$\reg_addr[3:0]$848, B={ $5$func$\one_hot_to_bin$cpu_controller.v:332$221$\reg_addr[3:0]$848 [3:2] 1'1 $5$func$\one_hot_to_bin$cpu_controller.v:332$221$\reg_addr[3:0]$848 [0] }, Y=$6$func$\one_hot_to_bin$cpu_controller.v:332$221$\reg_addr[3:0]$852
      New ports: A=$5$func$\one_hot_to_bin$cpu_controller.v:332$221$\reg_addr[3:0]$848 [1], B=1'1, Y=$6$func$\one_hot_to_bin$cpu_controller.v:332$221$\reg_addr[3:0]$852 [1]
      New connections: { $6$func$\one_hot_to_bin$cpu_controller.v:332$221$\reg_addr[3:0]$852 [3:2] $6$func$\one_hot_to_bin$cpu_controller.v:332$221$\reg_addr[3:0]$852 [0] } = { $5$func$\one_hot_to_bin$cpu_controller.v:332$221$\reg_addr[3:0]$848 [3:2] $5$func$\one_hot_to_bin$cpu_controller.v:332$221$\reg_addr[3:0]$848 [0] }
    Consolidated identical input bits for $mux cell $procmux$5221:
      Old ports: A=4'0000, B=4'0001, Y=$5$func$\one_hot_to_bin$cpu_controller.v:332$221$\reg_addr[3:0]$848
      New ports: A=1'0, B=1'1, Y=$5$func$\one_hot_to_bin$cpu_controller.v:332$221$\reg_addr[3:0]$848 [0]
      New connections: $5$func$\one_hot_to_bin$cpu_controller.v:332$221$\reg_addr[3:0]$848 [3:1] = 3'000
    Consolidated identical input bits for $pmux cell $procmux$5317:
      Old ports: A=16'0000000000000000, B=144'000000000000000100000000000000100000000000000100000000000000100000000000000100000000000000100000000000000100000000000000100000000100000000000000, Y={ $4$func$\priority_decode$cpu_controller.v:332$220$\decoder_signal[15:0]$843 [15:1] $procmux$5317_Y [0] }
      New ports: A=9'000000000, B=81'000000001000000010000000100000001000000010000000100000001000000010000000100000000, Y={ $4$func$\priority_decode$cpu_controller.v:332$220$\decoder_signal[15:0]$843 [14] $4$func$\priority_decode$cpu_controller.v:332$220$\decoder_signal[15:0]$843 [7:1] $procmux$5317_Y [0] }
      New connections: { $4$func$\priority_decode$cpu_controller.v:332$220$\decoder_signal[15:0]$843 [15] $4$func$\priority_decode$cpu_controller.v:332$220$\decoder_signal[15:0]$843 [13:8] } = 7'0000000
    Consolidated identical input bits for $mux cell $procmux$6872:
      Old ports: A=3'000, B=3'100, Y=$3\alu_input_2_select_o[2:0]
      New ports: A=1'0, B=1'1, Y=$3\alu_input_2_select_o[2:0] [2]
      New connections: $3\alu_input_2_select_o[2:0] [1:0] = 2'00
    Consolidated identical input bits for $mux cell $procmux$6982:
      Old ports: A=3'101, B=3'000, Y=$3\alu_input_1_select_o[2:0]
      New ports: A=1'1, B=1'0, Y=$3\alu_input_1_select_o[2:0] [0]
      New connections: $3\alu_input_1_select_o[2:0] [2:1] = { $3\alu_input_1_select_o[2:0] [0] 1'0 }
    Consolidated identical input bits for $mux cell $procmux$7085:
      Old ports: A=3'101, B=3'000, Y=$2\alu_input_1_select_o[2:0]
      New ports: A=1'1, B=1'0, Y=$2\alu_input_1_select_o[2:0] [0]
      New connections: $2\alu_input_1_select_o[2:0] [2:1] = { $2\alu_input_1_select_o[2:0] [0] 1'0 }
    Consolidated identical input bits for $mux cell $procmux$8028:
      Old ports: A={ 1'0 \instruction_i [8] 6'000000 \instruction_i [7:0] }, B={ 8'00000000 \instruction_i [7:0] }, Y=\reg_list_from_instruction
      New ports: A=\instruction_i [8], B=1'0, Y=\reg_list_from_instruction [14]
      New connections: { \reg_list_from_instruction [15] \reg_list_from_instruction [13:0] } = { 7'0000000 \instruction_i [7:0] }
  Optimizing cells in module \cpu_controller.
    Consolidated identical input bits for $pmux cell $procmux$7122:
      Old ports: A=3'000, B={ 2'00 $2\alu_input_2_select_o[2:0] 3'001 $3\alu_input_2_select_o[2:0] 3'100 }, Y=\alu_input_2_select_o
      New ports: A=2'00, B={ 1'0 $2\alu_input_2_select_o[2:0] 2'01 $3\alu_input_2_select_o[2:0] [2] 3'010 }, Y={ \alu_input_2_select_o [2] \alu_input_2_select_o [0] }
      New connections: \alu_input_2_select_o [1] = 1'0
    Consolidated identical input bits for $pmux cell $procmux$7141:
      Old ports: A=3'000, B={ $2\alu_input_1_select_o[2:0] $3\alu_input_1_select_o[2:0] }, Y=\alu_input_1_select_o
      New ports: A=1'0, B={ $2\alu_input_1_select_o[2:0] [0] $3\alu_input_1_select_o[2:0] [0] }, Y=\alu_input_1_select_o [0]
      New connections: \alu_input_1_select_o [2:1] = { \alu_input_1_select_o [0] 1'0 }
  Optimizing cells in module \cpu_controller.
Performed a total of 51 changes.

11.29.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\cpu_controller'.
<suppressed ~3 debug messages>
Removed a total of 1 cells.

11.29.6. Executing OPT_RMDFF pass (remove dff with constant values).

11.29.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \cpu_controller..
Removed 0 unused cells and 1 unused wires.
<suppressed ~1 debug messages>

11.29.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module cpu_controller.
<suppressed ~30 debug messages>

11.29.9. Rerunning OPT passes. (Maybe there is more to do..)

11.29.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \cpu_controller..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
    dead port 1/17 on $pmux $procmux$1955.
    dead port 3/17 on $pmux $procmux$1955.
    dead port 4/17 on $pmux $procmux$1955.
    dead port 5/17 on $pmux $procmux$1955.
    dead port 6/17 on $pmux $procmux$1955.
    dead port 7/17 on $pmux $procmux$1955.
    dead port 8/17 on $pmux $procmux$1955.
Removed 7 multiplexer ports.
<suppressed ~55 debug messages>

11.29.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \cpu_controller.
    Consolidated identical input bits for $pmux cell $procmux$1955:
      Old ports: A=16'0000000000000000, B=144'000000000000000100000000000000100000000000000100000000000000100000000000000100000000000000100000000000000100000000000000100000000100000000000000, Y=$2$func$\priority_decode$cpu_controller.v:388$360$\decoder_signal[15:0]$1208
      New ports: A=9'000000000, B=81'000000001000000010000000100000001000000010000000100000001000000010000000100000000, Y={ $2$func$\priority_decode$cpu_controller.v:388$360$\decoder_signal[15:0]$1208 [14] $2$func$\priority_decode$cpu_controller.v:388$360$\decoder_signal[15:0]$1208 [7:0] }
      New connections: { $2$func$\priority_decode$cpu_controller.v:388$360$\decoder_signal[15:0]$1208 [15] $2$func$\priority_decode$cpu_controller.v:388$360$\decoder_signal[15:0]$1208 [13:8] } = 7'0000000
    Consolidated identical input bits for $mux cell $procmux$2956:
      Old ports: A={ 1'0 \instruction_i [10:8] }, B=$18$func$\one_hot_to_bin$cpu_controller.v:352$273$\reg_addr[3:0]$1047, Y=$4\reg_file_addr_2_o[3:0]
      New ports: A=\instruction_i [10:8], B=$10$func$\one_hot_to_bin$cpu_controller.v:352$273$\reg_addr[3:0]$1015 [2:0], Y=$4\reg_file_addr_2_o[3:0] [2:0]
      New connections: $4\reg_file_addr_2_o[3:0] [3] = 1'0
  Optimizing cells in module \cpu_controller.
Performed a total of 2 changes.

11.29.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\cpu_controller'.
Removed a total of 0 cells.

11.29.13. Executing OPT_RMDFF pass (remove dff with constant values).

11.29.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \cpu_controller..
Removed 0 unused cells and 23 unused wires.
<suppressed ~1 debug messages>

11.29.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module cpu_controller.
<suppressed ~18 debug messages>

11.29.16. Rerunning OPT passes. (Maybe there is more to do..)

11.29.17. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \cpu_controller..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~49 debug messages>

11.29.18. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \cpu_controller.
Performed a total of 0 changes.

11.29.19. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\cpu_controller'.
Removed a total of 0 cells.

11.29.20. Executing OPT_RMDFF pass (remove dff with constant values).

11.29.21. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \cpu_controller..
Removed 0 unused cells and 11 unused wires.
<suppressed ~1 debug messages>

11.29.22. Executing OPT_EXPR pass (perform const folding).
Optimizing module cpu_controller.

11.29.23. Finished OPT passes. (There is nothing left to do.)

11.30. Executing TECHMAP pass (map to technology primitives).

11.30.1. Executing Verilog-2005 frontend: /usr/bin/../share/yosys/techmap.v
Parsing Verilog input from `/usr/bin/../share/yosys/techmap.v' to AST representation.
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `\$__div_mod_u'.
Generating RTLIL representation for module `\$__div_mod'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_lut'.
Successfully finished Verilog frontend.

11.30.2. Executing Verilog-2005 frontend: /usr/bin/../share/yosys/ice40/arith_map.v
Parsing Verilog input from `/usr/bin/../share/yosys/ice40/arith_map.v' to AST representation.
Generating RTLIL representation for module `\_80_ice40_alu'.
Successfully finished Verilog frontend.

11.30.3. Continuing TECHMAP pass.
Using template $paramod\_80_ice40_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=1\B_WIDTH=5\Y_WIDTH=5 for cells of type $alu.
Using extmapper simplemap for cells of type $mux.
Using extmapper simplemap for cells of type $lut.
Using extmapper simplemap for cells of type $not.
Using extmapper simplemap for cells of type $logic_or.
Using template $paramod\_80_ice40_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=5\B_WIDTH=5\Y_WIDTH=5 for cells of type $alu.
Using extmapper simplemap for cells of type $reduce_bool.
Using extmapper simplemap for cells of type $and.
Using extmapper simplemap for cells of type $or.
Using extmapper simplemap for cells of type $eq.
Using extmapper simplemap for cells of type $dff.
Using template $paramod\_90_pmux\WIDTH=1\S_WIDTH=2 for cells of type $pmux.
Using template $paramod\_90_pmux\WIDTH=2\S_WIDTH=4 for cells of type $pmux.
Using template $paramod\_90_pmux\WIDTH=3\S_WIDTH=4 for cells of type $pmux.
Using template $paramod\_90_pmux\WIDTH=4\S_WIDTH=11 for cells of type $pmux.
Using template $paramod\_90_pmux\WIDTH=5\S_WIDTH=8 for cells of type $pmux.
Using template $paramod\_90_pmux\WIDTH=5\S_WIDTH=3 for cells of type $pmux.
Using template $paramod\_90_pmux\WIDTH=1\S_WIDTH=8 for cells of type $pmux.
Using extmapper simplemap for cells of type $reduce_or.
Using extmapper simplemap for cells of type $logic_not.
Using template $paramod\_90_pmux\WIDTH=9\S_WIDTH=9 for cells of type $pmux.
Using template $paramod\_90_pmux\WIDTH=8\S_WIDTH=8 for cells of type $pmux.
Using extmapper simplemap for cells of type $pos.
Using extmapper simplemap for cells of type $xor.
No more expansions possible.
<suppressed ~607 debug messages>

11.31. Executing ICE40_OPT pass (performing simple optimizations).

11.31.1. Running ICE40 specific optimizations.

11.31.2. Executing OPT_EXPR pass (perform const folding).
Optimizing module cpu_controller.
<suppressed ~1319 debug messages>

11.31.3. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\cpu_controller'.
<suppressed ~792 debug messages>
Removed a total of 264 cells.

11.31.4. Executing OPT_RMDFF pass (remove dff with constant values).

11.31.5. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \cpu_controller..
Removed 231 unused cells and 1088 unused wires.
<suppressed ~232 debug messages>

11.31.6. Rerunning OPT passes. (Removed registers in this run.)

11.31.7. Running ICE40 specific optimizations.
Optimized away SB_CARRY cell cpu_controller.$auto$alumacc.cc:474:replace_alu$8428.slice[0].carry: CO=\accumulator [0]
Optimized away SB_CARRY cell cpu_controller.$auto$alumacc.cc:474:replace_alu$8431.slice[0].carry: CO=$2$func$\bit_count$cpu_controller.v:345$255$\sum[4:0]$909
Optimized away SB_CARRY cell cpu_controller.$auto$alumacc.cc:474:replace_alu$8431.slice[1].carry: CO=1'0
Optimized away SB_CARRY cell cpu_controller.$auto$alumacc.cc:474:replace_alu$8431.slice[2].carry: CO=1'0
Optimized away SB_CARRY cell cpu_controller.$auto$alumacc.cc:474:replace_alu$8431.slice[3].carry: CO=1'0
Optimized away SB_CARRY cell cpu_controller.$auto$alumacc.cc:474:replace_alu$8434.slice[0].carry: CO=$3$func$\bit_count$cpu_controller.v:345$255$\sum[4:0]$911 [0]
Optimized away SB_CARRY cell cpu_controller.$auto$alumacc.cc:474:replace_alu$8437.slice[0].carry: CO=\instruction_i [0]
Optimized away SB_CARRY cell cpu_controller.$auto$alumacc.cc:474:replace_alu$8437.slice[1].carry: CO=1'0
Optimized away SB_CARRY cell cpu_controller.$auto$alumacc.cc:474:replace_alu$8440.slice[0].carry: CO=$4$func$\bit_count$cpu_controller.v:325$186$\sum[4:0]$736 [0]
Optimized away SB_CARRY cell cpu_controller.$auto$alumacc.cc:474:replace_alu$8443.slice[0].carry: CO=$5$func$\bit_count$cpu_controller.v:325$186$\sum[4:0]$738 [0]
Optimized away SB_CARRY cell cpu_controller.$auto$alumacc.cc:474:replace_alu$8446.slice[0].carry: CO=$6$func$\bit_count$cpu_controller.v:325$186$\sum[4:0]$740 [0]
Optimized away SB_CARRY cell cpu_controller.$auto$alumacc.cc:474:replace_alu$8449.slice[0].carry: CO=$7$func$\bit_count$cpu_controller.v:325$186$\sum[4:0]$742 [0]
Optimized away SB_CARRY cell cpu_controller.$auto$alumacc.cc:474:replace_alu$8452.slice[0].carry: CO=$8$func$\bit_count$cpu_controller.v:325$186$\sum[4:0]$744 [0]
Optimized away SB_CARRY cell cpu_controller.$auto$alumacc.cc:474:replace_alu$8455.slice[0].carry: CO=$9$func$\bit_count$cpu_controller.v:325$186$\sum[4:0]$746 [0]
Optimized away SB_CARRY cell cpu_controller.$auto$alumacc.cc:474:replace_alu$8458.slice[0].carry: CO=$10$func$\bit_count$cpu_controller.v:325$186$\sum[4:0]$748 [0]
Optimized away SB_CARRY cell cpu_controller.$auto$alumacc.cc:474:replace_alu$8461.slice[0].carry: CO=$2$func$\bit_count$cpu_controller.v:345$255$\sum[4:0]$909
Optimized away SB_CARRY cell cpu_controller.$auto$alumacc.cc:474:replace_alu$8461.slice[1].carry: CO=1'0
Optimized away SB_CARRY cell cpu_controller.$auto$alumacc.cc:474:replace_alu$8461.slice[2].carry: CO=1'0
Optimized away SB_CARRY cell cpu_controller.$auto$alumacc.cc:474:replace_alu$8461.slice[3].carry: CO=1'0
Optimized away SB_CARRY cell cpu_controller.$auto$alumacc.cc:474:replace_alu$8464.slice[0].carry: CO=$4$func$\bit_count$cpu_controller.v:326$203$\sum[4:0]$770 [0]
Optimized away SB_CARRY cell cpu_controller.$auto$alumacc.cc:474:replace_alu$8467.slice[0].carry: CO=$5$func$\bit_count$cpu_controller.v:326$203$\sum[4:0]$772 [0]
Optimized away SB_CARRY cell cpu_controller.$auto$alumacc.cc:474:replace_alu$8470.slice[0].carry: CO=$6$func$\bit_count$cpu_controller.v:326$203$\sum[4:0]$774 [0]
Optimized away SB_CARRY cell cpu_controller.$auto$alumacc.cc:474:replace_alu$8473.slice[0].carry: CO=$7$func$\bit_count$cpu_controller.v:326$203$\sum[4:0]$776 [0]
Optimized away SB_CARRY cell cpu_controller.$auto$alumacc.cc:474:replace_alu$8476.slice[0].carry: CO=$8$func$\bit_count$cpu_controller.v:326$203$\sum[4:0]$778 [0]
Optimized away SB_CARRY cell cpu_controller.$auto$alumacc.cc:474:replace_alu$8479.slice[0].carry: CO=$9$func$\bit_count$cpu_controller.v:326$203$\sum[4:0]$780 [0]
Optimized away SB_CARRY cell cpu_controller.$auto$alumacc.cc:474:replace_alu$8485.slice[0].carry: CO=$10$func$\bit_count$cpu_controller.v:326$203$\sum[4:0]$782 [0]
Optimized away SB_CARRY cell cpu_controller.$auto$alumacc.cc:474:replace_alu$8506.slice[0].carry: CO=$4$func$\bit_count$cpu_controller.v:345$255$\sum[4:0]$913 [0]
Optimized away SB_CARRY cell cpu_controller.$auto$alumacc.cc:474:replace_alu$8509.slice[0].carry: CO=$5$func$\bit_count$cpu_controller.v:345$255$\sum[4:0]$915 [0]
Optimized away SB_CARRY cell cpu_controller.$auto$alumacc.cc:474:replace_alu$8512.slice[0].carry: CO=$6$func$\bit_count$cpu_controller.v:345$255$\sum[4:0]$917 [0]
Optimized away SB_CARRY cell cpu_controller.$auto$alumacc.cc:474:replace_alu$8515.slice[0].carry: CO=$7$func$\bit_count$cpu_controller.v:345$255$\sum[4:0]$919 [0]
Optimized away SB_CARRY cell cpu_controller.$auto$alumacc.cc:474:replace_alu$8518.slice[0].carry: CO=$8$func$\bit_count$cpu_controller.v:345$255$\sum[4:0]$921 [0]
Optimized away SB_CARRY cell cpu_controller.$auto$alumacc.cc:474:replace_alu$8545.slice[0].carry: CO=1'1
Optimized away SB_CARRY cell cpu_controller.$auto$alumacc.cc:474:replace_alu$8545.slice[1].carry: CO=$auto$alumacc.cc:474:replace_alu$8545.C [1]
Mapping SB_LUT4 cell cpu_controller.$auto$alumacc.cc:474:replace_alu$8428.slice[1].adder back to logic.
Mapping SB_LUT4 cell cpu_controller.$auto$alumacc.cc:474:replace_alu$8431.slice[1].adder back to logic.
Mapping SB_LUT4 cell cpu_controller.$auto$alumacc.cc:474:replace_alu$8431.slice[2].adder back to logic.
Mapping SB_LUT4 cell cpu_controller.$auto$alumacc.cc:474:replace_alu$8431.slice[3].adder back to logic.
Mapping SB_LUT4 cell cpu_controller.$auto$alumacc.cc:474:replace_alu$8431.slice[4].adder back to logic.
Mapping SB_LUT4 cell cpu_controller.$auto$alumacc.cc:474:replace_alu$8434.slice[1].adder back to logic.
Mapping SB_LUT4 cell cpu_controller.$auto$alumacc.cc:474:replace_alu$8437.slice[1].adder back to logic.
Mapping SB_LUT4 cell cpu_controller.$auto$alumacc.cc:474:replace_alu$8437.slice[2].adder back to logic.
Mapping SB_LUT4 cell cpu_controller.$auto$alumacc.cc:474:replace_alu$8440.slice[1].adder back to logic.
Mapping SB_LUT4 cell cpu_controller.$auto$alumacc.cc:474:replace_alu$8443.slice[1].adder back to logic.
Mapping SB_LUT4 cell cpu_controller.$auto$alumacc.cc:474:replace_alu$8446.slice[1].adder back to logic.
Mapping SB_LUT4 cell cpu_controller.$auto$alumacc.cc:474:replace_alu$8449.slice[1].adder back to logic.
Mapping SB_LUT4 cell cpu_controller.$auto$alumacc.cc:474:replace_alu$8452.slice[1].adder back to logic.
Mapping SB_LUT4 cell cpu_controller.$auto$alumacc.cc:474:replace_alu$8455.slice[1].adder back to logic.
Mapping SB_LUT4 cell cpu_controller.$auto$alumacc.cc:474:replace_alu$8458.slice[1].adder back to logic.
Mapping SB_LUT4 cell cpu_controller.$auto$alumacc.cc:474:replace_alu$8461.slice[1].adder back to logic.
Mapping SB_LUT4 cell cpu_controller.$auto$alumacc.cc:474:replace_alu$8461.slice[2].adder back to logic.
Mapping SB_LUT4 cell cpu_controller.$auto$alumacc.cc:474:replace_alu$8461.slice[3].adder back to logic.
Mapping SB_LUT4 cell cpu_controller.$auto$alumacc.cc:474:replace_alu$8461.slice[4].adder back to logic.
Mapping SB_LUT4 cell cpu_controller.$auto$alumacc.cc:474:replace_alu$8464.slice[1].adder back to logic.
Mapping SB_LUT4 cell cpu_controller.$auto$alumacc.cc:474:replace_alu$8467.slice[1].adder back to logic.
Mapping SB_LUT4 cell cpu_controller.$auto$alumacc.cc:474:replace_alu$8470.slice[1].adder back to logic.
Mapping SB_LUT4 cell cpu_controller.$auto$alumacc.cc:474:replace_alu$8473.slice[1].adder back to logic.
Mapping SB_LUT4 cell cpu_controller.$auto$alumacc.cc:474:replace_alu$8476.slice[1].adder back to logic.
Mapping SB_LUT4 cell cpu_controller.$auto$alumacc.cc:474:replace_alu$8479.slice[1].adder back to logic.
Mapping SB_LUT4 cell cpu_controller.$auto$alumacc.cc:474:replace_alu$8485.slice[1].adder back to logic.
Mapping SB_LUT4 cell cpu_controller.$auto$alumacc.cc:474:replace_alu$8506.slice[1].adder back to logic.
Mapping SB_LUT4 cell cpu_controller.$auto$alumacc.cc:474:replace_alu$8509.slice[1].adder back to logic.
Mapping SB_LUT4 cell cpu_controller.$auto$alumacc.cc:474:replace_alu$8512.slice[1].adder back to logic.
Mapping SB_LUT4 cell cpu_controller.$auto$alumacc.cc:474:replace_alu$8515.slice[1].adder back to logic.
Mapping SB_LUT4 cell cpu_controller.$auto$alumacc.cc:474:replace_alu$8518.slice[1].adder back to logic.
Mapping SB_LUT4 cell cpu_controller.$auto$alumacc.cc:474:replace_alu$8545.slice[0].adder back to logic.
Mapping SB_LUT4 cell cpu_controller.$auto$alumacc.cc:474:replace_alu$8545.slice[1].adder back to logic.
Mapping SB_LUT4 cell cpu_controller.$auto$alumacc.cc:474:replace_alu$8545.slice[2].adder back to logic.

11.31.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module cpu_controller.
<suppressed ~486 debug messages>

11.31.9. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\cpu_controller'.
<suppressed ~12 debug messages>
Removed a total of 4 cells.

11.31.10. Executing OPT_RMDFF pass (remove dff with constant values).

11.31.11. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \cpu_controller..
Removed 1 unused cells and 118 unused wires.
<suppressed ~2 debug messages>

11.31.12. Rerunning OPT passes. (Removed registers in this run.)

11.31.13. Running ICE40 specific optimizations.
Optimized away SB_CARRY cell cpu_controller.$auto$alumacc.cc:474:replace_alu$8434.slice[2].carry: CO=1'0
Optimized away SB_CARRY cell cpu_controller.$auto$alumacc.cc:474:replace_alu$8434.slice[3].carry: CO=1'0
Optimized away SB_CARRY cell cpu_controller.$auto$alumacc.cc:474:replace_alu$8464.slice[2].carry: CO=1'0
Optimized away SB_CARRY cell cpu_controller.$auto$alumacc.cc:474:replace_alu$8464.slice[3].carry: CO=1'0
Mapping SB_LUT4 cell cpu_controller.$auto$alumacc.cc:474:replace_alu$8434.slice[3].adder back to logic.
Mapping SB_LUT4 cell cpu_controller.$auto$alumacc.cc:474:replace_alu$8434.slice[4].adder back to logic.
Mapping SB_LUT4 cell cpu_controller.$auto$alumacc.cc:474:replace_alu$8464.slice[3].adder back to logic.
Mapping SB_LUT4 cell cpu_controller.$auto$alumacc.cc:474:replace_alu$8464.slice[4].adder back to logic.

11.31.14. Executing OPT_EXPR pass (perform const folding).
Optimizing module cpu_controller.
<suppressed ~64 debug messages>

11.31.15. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\cpu_controller'.
Removed a total of 0 cells.

11.31.16. Executing OPT_RMDFF pass (remove dff with constant values).

11.31.17. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \cpu_controller..
Removed 0 unused cells and 16 unused wires.
<suppressed ~1 debug messages>

11.31.18. Rerunning OPT passes. (Removed registers in this run.)

11.31.19. Running ICE40 specific optimizations.
Optimized away SB_CARRY cell cpu_controller.$auto$alumacc.cc:474:replace_alu$8467.slice[3].carry: CO=1'0
Optimized away SB_CARRY cell cpu_controller.$auto$alumacc.cc:474:replace_alu$8506.slice[3].carry: CO=1'0
Mapping SB_LUT4 cell cpu_controller.$auto$alumacc.cc:474:replace_alu$8467.slice[4].adder back to logic.
Mapping SB_LUT4 cell cpu_controller.$auto$alumacc.cc:474:replace_alu$8506.slice[4].adder back to logic.

11.31.20. Executing OPT_EXPR pass (perform const folding).
Optimizing module cpu_controller.
<suppressed ~32 debug messages>

11.31.21. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\cpu_controller'.
Removed a total of 0 cells.

11.31.22. Executing OPT_RMDFF pass (remove dff with constant values).

11.31.23. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \cpu_controller..
Removed 0 unused cells and 8 unused wires.
<suppressed ~1 debug messages>

11.31.24. Rerunning OPT passes. (Removed registers in this run.)

11.31.25. Running ICE40 specific optimizations.

11.31.26. Executing OPT_EXPR pass (perform const folding).
Optimizing module cpu_controller.

11.31.27. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\cpu_controller'.
Removed a total of 0 cells.

11.31.28. Executing OPT_RMDFF pass (remove dff with constant values).

11.31.29. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \cpu_controller..

11.31.30. Finished OPT passes. (There is nothing left to do.)

11.32. Executing DFFSR2DFF pass (mapping DFFSR cells to simpler FFs).

11.33. Executing DFF2DFFE pass (transform $dff to $dffe where applicable).
Selected cell types for direct conversion:
  $_DFF_PP1_ -> $__DFFE_PP1
  $_DFF_PP0_ -> $__DFFE_PP0
  $_DFF_PN1_ -> $__DFFE_PN1
  $_DFF_PN0_ -> $__DFFE_PN0
  $_DFF_NP1_ -> $__DFFE_NP1
  $_DFF_NP0_ -> $__DFFE_NP0
  $_DFF_NN1_ -> $__DFFE_NN1
  $_DFF_NN0_ -> $__DFFE_NN0
  $_DFF_N_ -> $_DFFE_NP_
  $_DFF_P_ -> $_DFFE_PP_
Transforming FF to FF+Enable cells in module cpu_controller:
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8931 to $_DFFE_PP_ for $0\accumulator[4:0] [1] -> \accumulator [1].

11.34. Executing TECHMAP pass (map to technology primitives).

11.34.1. Executing Verilog-2005 frontend: /usr/bin/../share/yosys/ice40/cells_map.v
Parsing Verilog input from `/usr/bin/../share/yosys/ice40/cells_map.v' to AST representation.
Generating RTLIL representation for module `\$_DFF_N_'.
Generating RTLIL representation for module `\$_DFF_P_'.
Generating RTLIL representation for module `\$_DFFE_NN_'.
Generating RTLIL representation for module `\$_DFFE_PN_'.
Generating RTLIL representation for module `\$_DFFE_NP_'.
Generating RTLIL representation for module `\$_DFFE_PP_'.
Generating RTLIL representation for module `\$_DFF_NN0_'.
Generating RTLIL representation for module `\$_DFF_NN1_'.
Generating RTLIL representation for module `\$_DFF_PN0_'.
Generating RTLIL representation for module `\$_DFF_PN1_'.
Generating RTLIL representation for module `\$_DFF_NP0_'.
Generating RTLIL representation for module `\$_DFF_NP1_'.
Generating RTLIL representation for module `\$_DFF_PP0_'.
Generating RTLIL representation for module `\$_DFF_PP1_'.
Generating RTLIL representation for module `\$__DFFE_NN0'.
Generating RTLIL representation for module `\$__DFFE_NN1'.
Generating RTLIL representation for module `\$__DFFE_PN0'.
Generating RTLIL representation for module `\$__DFFE_PN1'.
Generating RTLIL representation for module `\$__DFFE_NP0'.
Generating RTLIL representation for module `\$__DFFE_NP1'.
Generating RTLIL representation for module `\$__DFFE_PP0'.
Generating RTLIL representation for module `\$__DFFE_PP1'.
Successfully finished Verilog frontend.

11.34.2. Continuing TECHMAP pass.
Using template \$_DFF_P_ for cells of type $_DFF_P_.
Using template \$_DFFE_PP_ for cells of type $_DFFE_PP_.
No more expansions possible.
<suppressed ~13 debug messages>

11.35. Executing OPT_EXPR pass (perform const folding).
Optimizing module cpu_controller.
<suppressed ~3 debug messages>

11.36. Executing SIMPLEMAP pass (map simple cells to gate primitives).

11.37. Executing ICE40_FFINIT pass (implement FF init values).
Handling FF init values in cpu_controller.

11.38. Executing ICE40_FFSSR pass (merge synchronous set/reset into FF cells).
Merging set/reset $_MUX_ cells into SB_FFs in cpu_controller.
  Merging $auto$simplemap.cc:277:simplemap_mux$10381 (A=$auto$alumacc.cc:474:replace_alu$8545.BB [3], B=1'0, S=$logic_or$cpu_controller.v:380$1196_Y) into $auto$simplemap.cc:420:simplemap_dff$8931 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$10387 (A=$and$cpu_controller.v:388$1210_Y [2], B=1'1, S=$logic_or$cpu_controller.v:380$1196_Y) into $auto$simplemap.cc:420:simplemap_dff$8937 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$10382 (A=$add$cpu_controller.v:383$1197_Y [2], B=1'0, S=$logic_or$cpu_controller.v:380$1196_Y) into $auto$simplemap.cc:420:simplemap_dff$8932 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$10386 (A=$and$cpu_controller.v:388$1210_Y [1], B=1'1, S=$logic_or$cpu_controller.v:380$1196_Y) into $auto$simplemap.cc:420:simplemap_dff$8936 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$10380 (A=$add$cpu_controller.v:383$1197_Y [0], B=1'0, S=$logic_or$cpu_controller.v:380$1196_Y) into $auto$simplemap.cc:420:simplemap_dff$8930 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$10390 (A=$and$cpu_controller.v:388$1210_Y [5], B=1'1, S=$logic_or$cpu_controller.v:380$1196_Y) into $auto$simplemap.cc:420:simplemap_dff$8940 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$10389 (A=$and$cpu_controller.v:388$1210_Y [4], B=1'1, S=$logic_or$cpu_controller.v:380$1196_Y) into $auto$simplemap.cc:420:simplemap_dff$8939 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$10391 (A=$and$cpu_controller.v:388$1210_Y [6], B=1'1, S=$logic_or$cpu_controller.v:380$1196_Y) into $auto$simplemap.cc:420:simplemap_dff$8941 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$10388 (A=$and$cpu_controller.v:388$1210_Y [3], B=1'1, S=$logic_or$cpu_controller.v:380$1196_Y) into $auto$simplemap.cc:420:simplemap_dff$8938 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$10392 (A=$and$cpu_controller.v:388$1210_Y [7], B=1'1, S=$logic_or$cpu_controller.v:380$1196_Y) into $auto$simplemap.cc:420:simplemap_dff$8942 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$10399 (A=$and$cpu_controller.v:388$1210_Y [14], B=1'1, S=$logic_or$cpu_controller.v:380$1196_Y) into $auto$simplemap.cc:420:simplemap_dff$8949 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$10401 (A=$procmux$2349_Y, B=1'0, S=$logic_or$cpu_controller.v:380$1196_Y) into $auto$simplemap.cc:420:simplemap_dff$8951 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$10385 (A=$and$cpu_controller.v:388$1210_Y [0], B=1'1, S=$logic_or$cpu_controller.v:380$1196_Y) into $auto$simplemap.cc:420:simplemap_dff$8935 (SB_DFF).

11.39. Executing ICE40_OPT pass (performing simple optimizations).

11.39.1. Running ICE40 specific optimizations.

11.39.2. Executing OPT_EXPR pass (perform const folding).
Optimizing module cpu_controller.
<suppressed ~122 debug messages>

11.39.3. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\cpu_controller'.
Removed a total of 0 cells.

11.39.4. Executing OPT_RMDFF pass (remove dff with constant values).

11.39.5. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \cpu_controller..
Removed 13 unused cells and 45 unused wires.
<suppressed ~14 debug messages>

11.39.6. Rerunning OPT passes. (Removed registers in this run.)

11.39.7. Running ICE40 specific optimizations.

11.39.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module cpu_controller.

11.39.9. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\cpu_controller'.
Removed a total of 0 cells.

11.39.10. Executing OPT_RMDFF pass (remove dff with constant values).

11.39.11. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \cpu_controller..

11.39.12. Finished OPT passes. (There is nothing left to do.)

11.40. Executing TECHMAP pass (map to technology primitives).

11.40.1. Executing Verilog-2005 frontend: /usr/bin/../share/yosys/ice40/latches_map.v
Parsing Verilog input from `/usr/bin/../share/yosys/ice40/latches_map.v' to AST representation.
Generating RTLIL representation for module `\$_DLATCH_N_'.
Generating RTLIL representation for module `\$_DLATCH_P_'.
Successfully finished Verilog frontend.

11.40.2. Continuing TECHMAP pass.
No more expansions possible.

11.41. Executing ABC pass (technology mapping using ABC).

11.41.1. Extracting gate netlist of module `\cpu_controller' to `<abc-temp-dir>/input.blif'..
Extracted 604 gates and 701 wires to a netlist network with 95 inputs and 111 outputs.

11.41.1.1. Executing ABC.
Running ABC command: berkeley-abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_lut <abc-temp-dir>/lutdefs.txt 
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: Warning: The network is combinational (run "fraig" or "fraig_sweep").
ABC: + dc2 
ABC: + dretime 
ABC: + retime 
ABC: + strash 
ABC: + dch -f 
ABC: + if 
ABC: + mfs2 
ABC: + lutpack -S 1 
ABC: + dress 
ABC: Total number of equiv classes                =     157.
ABC: Participating nodes from both networks       =     393.
ABC: Participating nodes from the first network   =     157. (  75.85 % of nodes)
ABC: Participating nodes from the second network  =     236. ( 114.01 % of nodes)
ABC: Node pairs (any polarity)                    =     157. (  75.85 % of names can be moved)
ABC: Node pairs (same polarity)                   =     141. (  68.12 % of names can be moved)
ABC: Total runtime =     0.02 sec
ABC: + write_blif <abc-temp-dir>/output.blif 

11.41.1.2. Re-integrating ABC results.
ABC RESULTS:              $lut cells:      412
ABC RESULTS:        internal signals:      495
ABC RESULTS:           input signals:       95
ABC RESULTS:          output signals:      111
Removing temp directory.
Removed 0 unused cells and 463 unused wires.

11.42. Executing TECHMAP pass (map to technology primitives).

11.42.1. Executing Verilog-2005 frontend: /usr/bin/../share/yosys/ice40/cells_map.v
Parsing Verilog input from `/usr/bin/../share/yosys/ice40/cells_map.v' to AST representation.
Generating RTLIL representation for module `\$_DFF_N_'.
Generating RTLIL representation for module `\$_DFF_P_'.
Generating RTLIL representation for module `\$_DFFE_NN_'.
Generating RTLIL representation for module `\$_DFFE_PN_'.
Generating RTLIL representation for module `\$_DFFE_NP_'.
Generating RTLIL representation for module `\$_DFFE_PP_'.
Generating RTLIL representation for module `\$_DFF_NN0_'.
Generating RTLIL representation for module `\$_DFF_NN1_'.
Generating RTLIL representation for module `\$_DFF_PN0_'.
Generating RTLIL representation for module `\$_DFF_PN1_'.
Generating RTLIL representation for module `\$_DFF_NP0_'.
Generating RTLIL representation for module `\$_DFF_NP1_'.
Generating RTLIL representation for module `\$_DFF_PP0_'.
Generating RTLIL representation for module `\$_DFF_PP1_'.
Generating RTLIL representation for module `\$__DFFE_NN0'.
Generating RTLIL representation for module `\$__DFFE_NN1'.
Generating RTLIL representation for module `\$__DFFE_PN0'.
Generating RTLIL representation for module `\$__DFFE_PN1'.
Generating RTLIL representation for module `\$__DFFE_NP0'.
Generating RTLIL representation for module `\$__DFFE_NP1'.
Generating RTLIL representation for module `\$__DFFE_PP0'.
Generating RTLIL representation for module `\$__DFFE_PP1'.
Generating RTLIL representation for module `\$lut'.
Successfully finished Verilog frontend.

11.42.2. Continuing TECHMAP pass.
Using template $paramod\$lut\WIDTH=2\LUT=4'0001 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'01000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=2\LUT=4'1000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=2\LUT=4'1110 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111100011001111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=2\LUT=4'0100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000111000000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000000011101111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0100111100000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0101110000000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=1\LUT=2'01 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000011101110111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111000000010001 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000101000001100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'11100000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'10101100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0111100011000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'01111000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111000011101110 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1000011101111000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000000000000001 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111000010001000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'01010011 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0100010000001111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1011101011001111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'10000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000110000001010 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000010100000011 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111111000001111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0010000000000011 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'11111000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111010100111111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0111110000000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0011101011111111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'00000001 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000011111111111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0001000000000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000011100000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0101110011001100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0011000000110111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000111110111011 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'01001111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'10110000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1011000010111011 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0111000000000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=2\LUT=4'0111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0100000000000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=2\LUT=4'0110 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000110010101111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0111111100000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'11010000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'01110000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'11110100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=2\LUT=4'1011 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1010110000000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'00110101 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1101000000000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1110101110110000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1110100000000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111010001000100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1110110100110000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1101001111111111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000110100000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0011100011010011 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'11001010 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0001000111110000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'10001111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'11101111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111110011110101 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0001010000101000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1110101110101010 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1011001100111111 for cells of type $lut.
No more expansions possible.
<suppressed ~997 debug messages>
Removed 0 unused cells and 410 unused wires.

11.43. Executing HIERARCHY pass (managing design hierarchy).

11.43.1. Analyzing design hierarchy..
Top module:  \cpu_controller

11.43.2. Analyzing design hierarchy..
Top module:  \cpu_controller
Removed 0 unused modules.

11.44. Printing statistics.

=== cpu_controller ===

   Number of wires:                241
   Number of wire bits:            488
   Number of public wires:          21
   Number of public wire bits:      92
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                328
     SB_CARRY                       43
     SB_DFFESR                       1
     SB_DFFSR                        3
     SB_DFFSS                        9
     SB_LUT4                       272

11.45. Executing CHECK pass (checking for obvious problems).
checking module cpu_controller..
found and reported 0 problems.

Warnings: 53 unique messages, 53 total
End of script. Logfile hash: 6fa3f99fa9
CPU: user 4.22s system 0.11s, MEM: 91.39 MB total, 73.81 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 25% 19x read_verilog (1 sec), 12% 23x opt_merge (0 sec), ...
