<root><simulation><result_generated_time />2023-05-16 16:07:44<layer><layer_spec />{'B': 1, 'K': 128, 'C': 64, 'OY': 150, 'OX': 150, 'IY': 299, 'IX': 299, 'FY': 1, 'FX': 1, 'SY': 2, 'SX': 2, 'SFY': 1, 'SFX': 1, 'G': 1}<im2col_enable />False<total_MAC_operation />184320000<total_data_size_element />{'W': 8192, 'I': 5721664, 'O': 2880000}<total_data_reuse />{'W': 22500, 'I': 32.214404760573146, 'O': 64}</layer><search_engine><mem_hierarchy_search><mode />fixed<mem_scheme_index />1/1</mem_hierarchy_search><spatial_mapping_search><mode />heuristic search v2<spatial_utilization_threshold />0.0<unrolling_scheme_index />47/133</spatial_mapping_search><temporal_mapping_search><mode />loma search<valid_temporal_mapping_found />20160</temporal_mapping_search></search_engine><hw_spec><PE_array><precision_bit />{'W': 8, 'I': 8, 'O_partial': 8, 'O_final': 8}<MAC_array_size />{'Col': 32, 'Row': 32}</PE_array><memory_hierarchy><mem_name_in_the_hierarchy><W />['spad_32byte', 'buffer_2Mbyte', 'sram_big']<I />['spad_32byte', 'buffer_2Mbyte', 'sram_big']<O />['spad_32byte', 'buffer_2Mbyte', 'sram_big']</mem_name_in_the_hierarchy><mem_size_bit />{'W': [512, 33554432, 34359738368], 'I': [512, 33554432, 34359738368], 'O': [512, 33554432, 34359738368]}<mem_bw_bit_per_cycle_or_mem_wordlength />{'W': [[64, 64], [512, 512], [2048, 2048]], 'I': [[64, 64], [512, 512], [2048, 2048]], 'O': [[64, 64], [512, 512], [2048, 2048]]}<mem_access_energy_per_word />{'W': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]], 'I': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]], 'O': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]]}<mem_type />{'W': ['dp_sb', 'dp_db', 'dp_sb'], 'I': ['dp_sb', 'dp_db', 'dp_sb'], 'O': ['dp_sb', 'dp_db', 'dp_sb']}<mem_share />{0: [('W', 'sram_big'), ('I', 'sram_big'), ('O', 'sram_big')], 1: [('W', 'buffer_2Mbyte'), ('I', 'buffer_2Mbyte'), ('O', 'buffer_2Mbyte')]}<mem_area_single_module />{'W': [0.000693826, 27.0113, 93.2871], 'I': [0.000693826, 27.0113, 93.2871], 'O': [0.000693826, 27.0113, 93.2871]}<mem_unroll />{'W': [64, 1, 1], 'I': [160, 1, 1], 'O': [40, 1, 1]}</memory_hierarchy></hw_spec><results><basic_info><spatial_unrolling><W />[[[('OY', 5)], [('OY', 2)]], [[('K', 4)], [('C', 16)]], [], []]<I />[[[('K', 4)], []], [[('OY', 5)], [('OY', 2), ('C', 16)]], [], []]<O />[[[], [('C', 16)]], [[('OY', 5), ('K', 4)], [('OY', 2)]], [], []]<greedy_mapping />False</spatial_unrolling><temporal_mapping><W />[[('K', 4), ('C', 2), ('OY', 3), ('C', 2), ('OY', 5)], [('K', 8), ('OX', 6), ('OX', 25)], []]<I />[[('K', 4), ('C', 2), ('OY', 3), ('C', 2), ('OY', 5), ('K', 8)], [('OX', 6)], [('OX', 25)]]<O />[[('K', 4), ('C', 2), ('OY', 3), ('C', 2)], [('OY', 5), ('K', 8), ('OX', 6)], [('OX', 25)]]<fully_PE_level_output_stationary />True</temporal_mapping><data_reuse />{'W': [10.0, 15, 150, 1], 'I': [4.0, 32.0, 1.0, 1.0], 'O': [16.0, 4, 1, 1]}<I_pr_diagonally_broadcast_or_fifo_effect />'I': [False, False, False, False]<used_mem_size_bit />{'W': [128, 65536, 65536], 'I': [480, 460800, 11520000], 'O': [96, 921600, 23040000], 'O_partial': [96, 0, 0], 'O_final': [0, 921600, 23040000]}<actual_mem_utilization_individual />{'W': [0.25, 0.0, 0.0], 'I': [0.94, 0.01, 0.0], 'O': [0.19, 0.03, 0.0]}<actual_mem_utilization_shared />{'W': [0.25, 0.04, 0.0], 'I': [0.94, 0.04, 0.0], 'O': [0.19, 0.04, 0.0]}<effective_mem_size_bit />{'W': [128, 65536, 65536], 'I': [480, 460800, 11520000], 'O': [96, 184320, 921600], 'O_partial': [96, 0, 0], 'O_final': [0, 184320, 921600]}<total_unit_count />{'W': [640, 64, 1, 1], 'I': [640, 160, 1, 1], 'O': [640, 40, 1, 1]}<unique_unit_count />{'W': [64, 64, 1, 1], 'I': [160, 160, 1, 1], 'O': [40, 40, 1, 1]}<duplicate_unit_count />{'W': [10.0, 1.0, 1.0, 1.0], 'I': [4.0, 1.0, 1.0, 1.0], 'O': [16.0, 1.0, 1.0, 1.0]}<mem_access_count_elem><W />[[18432000, 1228800], [1228800, 8192], [8192, 0]]<I />[[45773312, 5721664], [5721664, 5721664], [5721664, 0]]<O />[[(8640000, 11520000), (2880000, 0)], [(0, 2880000), (2880000, 0)], [(0, 2880000), (0, 0)]]<O_partial />[[(8640000, 11520000), (0, 0)], [(0, 0), (0, 0)], [(0, 0), (0, 0)]]<O_final />[[(0, 0), (2880000, 0)], [(0, 2880000), (2880000, 0)], [(0, 2880000), (0, 0)]]</mem_access_count_elem><mem_access_count_word><W />[[2304000, 153600], [19200, 128], [32, 0]]<I />[[5721664, 715208], [89401, 89401], [22350, 0]]<O />[[(1080000, 1440000), (360000, 0)], [(0, 45000), (45000, 0)], [(0, 11250), (0, 0)]]<O_partial />[([1080000, 1440000], [0, 0]), ([0, 0], [0, 0]), ([0, 0], [0, 0])]<O_final />[([0, 0], [360000, 0]), ([0, 45000], [45000, 0]), ([0, 11250], [0, 0])]</mem_access_count_word><mac_count><active />184320000<idle />110592000</mac_count></basic_info><energy><total_energy />408530605.4<mem_energy_breakdown><W />[830.2, 2033.2, 42.6]<I />[2183.4, 17718.2, 29767.2]<O />[1008.8, 8918.4, 14983.3]</mem_energy_breakdown><MAC_energy><active_MAC />402923520.0<idle_MAC />5529600.0<total />408453120.0</MAC_energy></energy><performance><mac_array_utilization><utilization_with_data_loading />0.6227<utilization_without_data_loading />0.625<utilization_spatial />0.625<utilization_temporal_with_data_loading />0.9964<mac_utilize_temporal_without_data_loading />1.0</mac_array_utilization><latency><latency_cycle_with_data_loading />289044<latency_cycle_without_data_loading />288000<ideal_computing_cycle />288000<data_loading><load_cycle_total />1044<load_cycle_individual />{'W': [16, 128, 0], 'I': [150, 900, 0]}<load_cycle_combined />{'W': 128, 'I': 900}</data_loading><mem_stalling><mem_stall_cycle_total />0<mem_stall_cycle_individual />{'W': [[-287999], [-285362, -268576], [-288000, -288000]], 'I': [[-287999], [-34568, -13410], [-254880, -271080]], 'O': [[-288000], [-276000, -240000], [-243000, -276750]]}<mem_stall_cycle_shared />{'W': [[-287999], [-285362, 0], [0, 0]], 'I': [[-287999], [-34568, 0], [0, 0]], 'O': [[-288000], [-276000, -240000], [-243000, -276750]]}<latency_deep_analysis><data_size_each_level_unrolled />{'W': [128, 65536, 65536], 'I': [480, 460800, 11520000], 'O': [96, 921600, 23040000], 'O_partial': [96, 0, 0], 'O_final': [0, 921600, 23040000]}<data_size_each_level_total />{'W': [8192, 65536, 65536], 'I': [76800, 460800, 11520000], 'O': [3840, 921600, 23040000]}<loop_cycles_each_level />{'W': [240, 288000, 288000], 'I': [1920, 11520, 288000], 'O': [48, 11520, 288000]}<top_ir_loop_size />{'W': [5, 150, 1], 'I': [8, 1, 1], 'O': [2, 1, 1]}<req_aver_mem_bw />{'W': [[8.0, 0.5], [34.1, 0.2], [0.2, 0.2]], 'I': [[8.0, 0.2], [40.0, 40.0], [40.0, 40.0]], 'O': [[8.0, 2.0], [80.0, 80.0], [80.0, 80.0]]}<req_inst_mem_bw />{'W': [[8.0, 2.7], [170.7, 34.1], [34.1, 0.2]], 'I': [[8.0, 2.0], [320.0, 40.0], [40.0, 40.0]], 'O': [[8.0, 4.0], [160.0, 80.0], [80.0, 80.0]]}<req_mem_bw_bit_per_cycle_individual />{'W': [[8.0, 0.5], [34.1, 0.2], [0.2, 0]], 'I': [[8.0, 2.0], [320.0, 40.0], [40.0, 0]], 'O': [[8.0, 2.0], [80.0, 80.0], [80.0, 0]]}<req_mem_bw_bit_per_cycle_shared />{'W': [[8.0, 0.5], [434.1, 120.2], [40.2, 80.0]], 'I': [[8.0, 2.0], [434.1, 120.2], [40.2, 80.0]], 'O': [[8.0, 2.0], [434.1, 120.2], [40.2, 80.0]]}<output_distinguish />[('psum', 'fsum'), ('fsum', 'fsum'), ('fsum', 'fsum')]<mem_bw_requirement_meet />{'W': [[True, True], [True, True], [True, True]], 'I': [[True, True], [True, True], [True, True]], 'O': [[True, True], [True, True], [True, True]]}<trans_time_ideal />{'W': [[1, 1, 288000], [240, 240, 1200], [288000, 288000, 1]], 'I': [[1, 1, 288000], [240, 1920, 150], [11520, 11520, 25]], 'O': [[1, 1, 288000], [48, 48, 6000], [11520, 11520, 25]]}<trans_time_real />{'W': [[0, 1, 288000], [[2, 240, 1200], [16, 240, 1200]], [[128, 288000, 1], [32, 288000, 1]]], 'I': [[0, 1, 288000], [[8, 1920, 150], [150, 1920, 150]], [[900, 11520, 25], [225, 11520, 25]]], 'O': [[0, 1, 288000], [[2, 48, 6000], [8, 48, 6000]], [[1800, 11520, 25], [450, 11520, 25]]]}<single_stall_cycle />{'W': [[-1], [-238, -224], [-287872, -287968]], 'I': [[-1], [-232, -90], [-10620, -11295]], 'O': [[-1], [-46, -40], [-9720, -11070]]}<single_stall_count />{'W': [287999, 1199, 0], 'I': [287999, 149, 24], 'O': [288000, 6000, 25]}<mem_compute_overlap_cc_for_shared_mem />{0: {'W': [0, 0], 'I': [21600, 0], 'O': [45000, 0]}, 1: {'W': [19184, 0], 'I': [22350, 21600], 'O': [48000, 45000]}}<mem_compute_overlap_stall_for_shared_mem_LH />{0: [[-266400, -288000], [-243000, -288000]], 1: [[-246466, -266400], [-240000, -243000]]}</latency_deep_analysis></mem_stalling></latency></performance><area><total_area />120.6<mem_area />120.5<mem_area_percentage />99.9 %</area></results><elapsed_time_second />2</simulation></root>