Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: F:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot compute_behav xil_defaultlib.compute xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 8 for port 'a' [F:/Repository/FPGA-midterm/HDL/multiplication_8bit/multiplication_8bit.srcs/sources_1/new/compute.v:21]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 8 for port 'b' [F:/Repository/FPGA-midterm/HDL/multiplication_8bit/multiplication_8bit.srcs/sources_1/new/compute.v:22]
WARNING: [VRFC 10-3091] actual bit length 39 differs from formal bit length 8 for port 'p' [F:/Repository/FPGA-midterm/HDL/multiplication_8bit/multiplication_8bit.srcs/sources_1/new/structure.v:39]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'carry_in' [F:/Repository/FPGA-midterm/HDL/multiplication_8bit/multiplication_8bit.srcs/sources_1/new/step.v:39]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'c_out' [F:/Repository/FPGA-midterm/HDL/multiplication_8bit/multiplication_8bit.srcs/sources_1/new/structure.v:40]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'c_out' [F:/Repository/FPGA-midterm/HDL/multiplication_8bit/multiplication_8bit.srcs/sources_1/new/structure.v:41]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'c_out' [F:/Repository/FPGA-midterm/HDL/multiplication_8bit/multiplication_8bit.srcs/sources_1/new/structure.v:42]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'c_out' [F:/Repository/FPGA-midterm/HDL/multiplication_8bit/multiplication_8bit.srcs/sources_1/new/structure.v:43]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'c_out' [F:/Repository/FPGA-midterm/HDL/multiplication_8bit/multiplication_8bit.srcs/sources_1/new/structure.v:44]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'c_out' [F:/Repository/FPGA-midterm/HDL/multiplication_8bit/multiplication_8bit.srcs/sources_1/new/structure.v:45]
WARNING: [VRFC 10-8864] concatenation with an unsized literal will be treated as 32 bits [F:/Repository/FPGA-midterm/HDL/multiplication_8bit/multiplication_8bit.srcs/sources_1/new/structure.v:39]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.HA
Compiling module xil_defaultlib.FA
Compiling module xil_defaultlib.adder_8bit
Compiling module xil_defaultlib.step
Compiling module xil_defaultlib.structure
Compiling module xil_defaultlib.compute
Compiling module xil_defaultlib.glbl
Built simulation snapshot compute_behav
