Source Block: hdl/projects/daq1/cpld/daq1_cpld.v@213:233@HdlStmProcess
      default:
        cpld_rdata <= 8'hFA;
    endcase
  end

  always @(negedge fmc_spi_sclk or posedge fmc_spi_csn) begin
    if (fmc_spi_csn == 1'b1) begin
      cpld_rdata_bit <= 1'b0;
      cpld_rdata_index <= 3'h0;
    end else begin
      if (fpga_to_cpld == 1'b0) begin
        cpld_rdata_bit <= cpld_rdata[cpld_rdata_index];
        cpld_rdata_index <= cpld_rdata_index + 1;
      end
    end
  end

  // Internal register write access

  always @(negedge fmc_spi_sclk) begin
    if ((fpga_to_cpld == 1'b1) &&

Diff Content:
- 221       cpld_rdata_index <= 3'h0;
- 225         cpld_rdata_index <= cpld_rdata_index + 1;
+ 221       cpld_rdata_index <= 3'h7;
+ 225         cpld_rdata_index <= cpld_rdata_index - 1;

Clone Blocks:
