
DRIVERS.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000130  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00000ec8  08000130  08000130  00010130  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000018  08000ff8  08000ff8  00010ff8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08001010  08001010  00011018  2**0
                  CONTENTS
  4 .ARM          00000000  08001010  08001010  00011018  2**0
                  CONTENTS
  5 .preinit_array 00000000  08001010  08001018  00011018  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08001010  08001010  00011010  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08001014  08001014  00011014  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000000  20000000  20000000  00011018  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000007c  20000000  08001018  00020000  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  2000007c  08001018  0002007c  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  00011018  2**0
                  CONTENTS, READONLY
 12 .debug_info   000051e7  00000000  00000000  00011041  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 00000c87  00000000  00000000  00016228  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_loc    00000cc0  00000000  00000000  00016eaf  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_aranges 00000220  00000000  00000000  00017b70  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_ranges 000001d0  00000000  00000000  00017d90  2**3
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_macro  00002a7c  00000000  00000000  00017f60  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_line   00002683  00000000  00000000  0001a9dc  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .debug_str    0000a6d5  00000000  00000000  0001d05f  2**0
                  CONTENTS, READONLY, DEBUGGING
 20 .comment      0000007b  00000000  00000000  00027734  2**0
                  CONTENTS, READONLY
 21 .debug_frame  000006ac  00000000  00000000  000277b0  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

08000130 <__do_global_dtors_aux>:
 8000130:	b510      	push	{r4, lr}
 8000132:	4c05      	ldr	r4, [pc, #20]	; (8000148 <__do_global_dtors_aux+0x18>)
 8000134:	7823      	ldrb	r3, [r4, #0]
 8000136:	b933      	cbnz	r3, 8000146 <__do_global_dtors_aux+0x16>
 8000138:	4b04      	ldr	r3, [pc, #16]	; (800014c <__do_global_dtors_aux+0x1c>)
 800013a:	b113      	cbz	r3, 8000142 <__do_global_dtors_aux+0x12>
 800013c:	4804      	ldr	r0, [pc, #16]	; (8000150 <__do_global_dtors_aux+0x20>)
 800013e:	f3af 8000 	nop.w
 8000142:	2301      	movs	r3, #1
 8000144:	7023      	strb	r3, [r4, #0]
 8000146:	bd10      	pop	{r4, pc}
 8000148:	20000000 	.word	0x20000000
 800014c:	00000000 	.word	0x00000000
 8000150:	08000fe0 	.word	0x08000fe0

08000154 <frame_dummy>:
 8000154:	b508      	push	{r3, lr}
 8000156:	4b03      	ldr	r3, [pc, #12]	; (8000164 <frame_dummy+0x10>)
 8000158:	b11b      	cbz	r3, 8000162 <frame_dummy+0xe>
 800015a:	4903      	ldr	r1, [pc, #12]	; (8000168 <frame_dummy+0x14>)
 800015c:	4803      	ldr	r0, [pc, #12]	; (800016c <frame_dummy+0x18>)
 800015e:	f3af 8000 	nop.w
 8000162:	bd08      	pop	{r3, pc}
 8000164:	00000000 	.word	0x00000000
 8000168:	20000004 	.word	0x20000004
 800016c:	08000fe0 	.word	0x08000fe0

08000170 <clock_init>:
int x;
#define MCU_ACT_as_Master
int flag;

void clock_init()
{
 8000170:	b480      	push	{r7}
 8000172:	af00      	add	r7, sp, #0
	RCC_GPIOA_CLK_EN();
 8000174:	4b0a      	ldr	r3, [pc, #40]	; (80001a0 <clock_init+0x30>)
 8000176:	699b      	ldr	r3, [r3, #24]
 8000178:	4a09      	ldr	r2, [pc, #36]	; (80001a0 <clock_init+0x30>)
 800017a:	f043 0304 	orr.w	r3, r3, #4
 800017e:	6193      	str	r3, [r2, #24]
	RCC_GPIOB_CLK_EN();
 8000180:	4b07      	ldr	r3, [pc, #28]	; (80001a0 <clock_init+0x30>)
 8000182:	699b      	ldr	r3, [r3, #24]
 8000184:	4a06      	ldr	r2, [pc, #24]	; (80001a0 <clock_init+0x30>)
 8000186:	f043 0308 	orr.w	r3, r3, #8
 800018a:	6193      	str	r3, [r2, #24]
	RCC_AFIO_CLK_EN();
 800018c:	4b04      	ldr	r3, [pc, #16]	; (80001a0 <clock_init+0x30>)
 800018e:	699b      	ldr	r3, [r3, #24]
 8000190:	4a03      	ldr	r2, [pc, #12]	; (80001a0 <clock_init+0x30>)
 8000192:	f043 0301 	orr.w	r3, r3, #1
 8000196:	6193      	str	r3, [r2, #24]
}
 8000198:	bf00      	nop
 800019a:	46bd      	mov	sp, r7
 800019c:	bc80      	pop	{r7}
 800019e:	4770      	bx	lr
 80001a0:	40021000 	.word	0x40021000

080001a4 <test_IRQ>:


unsigned char ch;
GPIO_PinConfig_t Pincfg;

void test_IRQ(void){
 80001a4:	b580      	push	{r7, lr}
 80001a6:	af00      	add	r7, sp, #0
#ifdef MCU_ACT_as_Master
	MCAL_USART_Receive_Data(USART1, &ch, disable);
 80001a8:	2201      	movs	r2, #1
 80001aa:	490d      	ldr	r1, [pc, #52]	; (80001e0 <test_IRQ+0x3c>)
 80001ac:	480d      	ldr	r0, [pc, #52]	; (80001e4 <test_IRQ+0x40>)
 80001ae:	f000 fe03 	bl	8000db8 <MCAL_USART_Receive_Data>
	MCAL_USART_Send_Data(USART1, &ch, enable);
 80001b2:	2200      	movs	r2, #0
 80001b4:	490a      	ldr	r1, [pc, #40]	; (80001e0 <test_IRQ+0x3c>)
 80001b6:	480b      	ldr	r0, [pc, #44]	; (80001e4 <test_IRQ+0x40>)
 80001b8:	f000 fdbc 	bl	8000d34 <MCAL_USART_Send_Data>
	//spi
	MCAL_GPIO_WritePin(GPIOA, GPIO_PIN4, 0);
 80001bc:	2200      	movs	r2, #0
 80001be:	2110      	movs	r1, #16
 80001c0:	4809      	ldr	r0, [pc, #36]	; (80001e8 <test_IRQ+0x44>)
 80001c2:	f000 fa8c 	bl	80006de <MCAL_GPIO_WritePin>
	MCAL_SPI_TX_RX(SPI1, &ch, pollingenable);
 80001c6:	2200      	movs	r2, #0
 80001c8:	4905      	ldr	r1, [pc, #20]	; (80001e0 <test_IRQ+0x3c>)
 80001ca:	4808      	ldr	r0, [pc, #32]	; (80001ec <test_IRQ+0x48>)
 80001cc:	f000 fb7e 	bl	80008cc <MCAL_SPI_TX_RX>
	MCAL_GPIO_WritePin(GPIOA, GPIO_PIN4, 1);
 80001d0:	2201      	movs	r2, #1
 80001d2:	2110      	movs	r1, #16
 80001d4:	4804      	ldr	r0, [pc, #16]	; (80001e8 <test_IRQ+0x44>)
 80001d6:	f000 fa82 	bl	80006de <MCAL_GPIO_WritePin>
#endif

}
 80001da:	bf00      	nop
 80001dc:	bd80      	pop	{r7, pc}
 80001de:	bf00      	nop
 80001e0:	2000003c 	.word	0x2000003c
 80001e4:	40013800 	.word	0x40013800
 80001e8:	40010800 	.word	0x40010800
 80001ec:	40013000 	.word	0x40013000

080001f0 <main>:

int main(void)
{
 80001f0:	b580      	push	{r7, lr}
 80001f2:	b08c      	sub	sp, #48	; 0x30
 80001f4:	af00      	add	r7, sp, #0
	clock_init();
 80001f6:	f7ff ffbb 	bl	8000170 <clock_init>
	USART_config U_cfg;

	U_cfg.Baud_rate=USART_BaudRate_115200;
 80001fa:	f44f 33e1 	mov.w	r3, #115200	; 0x1c200
 80001fe:	623b      	str	r3, [r7, #32]
	U_cfg.HW_Flow_Control=USART_Flow_Control_NONE;
 8000200:	2300      	movs	r3, #0
 8000202:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
	U_cfg.IRQ_Enable=USART_IRQ_ENABLE_RXNEIE;
 8000206:	2320      	movs	r3, #32
 8000208:	f887 3028 	strb.w	r3, [r7, #40]	; 0x28
	U_cfg.P_IRQ_Callback=test_IRQ;
 800020c:	4b22      	ldr	r3, [pc, #136]	; (8000298 <main+0xa8>)
 800020e:	62fb      	str	r3, [r7, #44]	; 0x2c
	U_cfg.Parity=USART_Parity_NONE;
 8000210:	2300      	movs	r3, #0
 8000212:	f887 3025 	strb.w	r3, [r7, #37]	; 0x25
	U_cfg.Payload_length=USART_Payload_Length_8;
 8000216:	2300      	movs	r3, #0
 8000218:	f887 3024 	strb.w	r3, [r7, #36]	; 0x24
	U_cfg.Stop_bits=USART_Stop_bit_1;
 800021c:	2300      	movs	r3, #0
 800021e:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
	U_cfg.USART_MODE = USART_MODE_TX_RX;
 8000222:	230c      	movs	r3, #12
 8000224:	773b      	strb	r3, [r7, #28]

	MCAL_USART_Init(USART1, &U_cfg);
 8000226:	f107 031c 	add.w	r3, r7, #28
 800022a:	4619      	mov	r1, r3
 800022c:	481b      	ldr	r0, [pc, #108]	; (800029c <main+0xac>)
 800022e:	f000 fcc3 	bl	8000bb8 <MCAL_USART_Init>
	MCAL_USART_GPIO_Set_Pins(USART1);
 8000232:	481a      	ldr	r0, [pc, #104]	; (800029c <main+0xac>)
 8000234:	f000 fe1a 	bl	8000e6c <MCAL_USART_GPIO_Set_Pins>
	//==========================
	SPI_config spi_cnfg;
	spi_cnfg.Comm_Mode=SPI_COMM_MODE_2LINES_TX_RX;
 8000238:	2300      	movs	r3, #0
 800023a:	80fb      	strh	r3, [r7, #6]
	spi_cnfg.Data_size=SPI_DATA_SIZE_8_BIT;
 800023c:	2300      	movs	r3, #0
 800023e:	817b      	strh	r3, [r7, #10]
	spi_cnfg.Clock_Phase=SPI_CLOCK_PHASE_FIRST_EDGE;
 8000240:	2300      	movs	r3, #0
 8000242:	81fb      	strh	r3, [r7, #14]
	spi_cnfg.Clock_Polarity=SPI_CLOCK_POLARITY_HIGH_WHEN_IDLE;
 8000244:	2302      	movs	r3, #2
 8000246:	81bb      	strh	r3, [r7, #12]
	spi_cnfg.Frame_Format=SPI_FRAME_MSB_FIRST;
 8000248:	2300      	movs	r3, #0
 800024a:	813b      	strh	r3, [r7, #8]
	spi_cnfg.SPI_Clock_Freq=SPI_BAUD_RATE_PRESCALER_8;
 800024c:	2310      	movs	r3, #16
 800024e:	827b      	strh	r3, [r7, #18]

#ifdef MCU_ACT_as_Master
	spi_cnfg.IRQ_Enable=SPI_IRQ_ENABLE_NONE;
 8000250:	2300      	movs	r3, #0
 8000252:	82bb      	strh	r3, [r7, #20]
	spi_cnfg.Device_Mode=SPI_DEVICE_MODE_MASTER;
 8000254:	2304      	movs	r3, #4
 8000256:	80bb      	strh	r3, [r7, #4]
	spi_cnfg.NSS=SPI_NSS_SOFTWARE_INTERNAL_SS_SET;
 8000258:	f44f 7340 	mov.w	r3, #768	; 0x300
 800025c:	823b      	strh	r3, [r7, #16]
	spi_cnfg.P_IRQ_Callback=NULL;
 800025e:	2300      	movs	r3, #0
 8000260:	61bb      	str	r3, [r7, #24]

#endif



	MCAL_SPI_Init(SPI1, &spi_cnfg);
 8000262:	1d3b      	adds	r3, r7, #4
 8000264:	4619      	mov	r1, r3
 8000266:	480e      	ldr	r0, [pc, #56]	; (80002a0 <main+0xb0>)
 8000268:	f000 faaa 	bl	80007c0 <MCAL_SPI_Init>
	MCAL_SPI_GPIO_Set_Pins(SPI1);
 800026c:	480c      	ldr	r0, [pc, #48]	; (80002a0 <main+0xb0>)
 800026e:	f000 fb57 	bl	8000920 <MCAL_SPI_GPIO_Set_Pins>

	//config PA4
	Pincfg.GPIO_PinNumber=GPIO_PIN4;
 8000272:	4b0c      	ldr	r3, [pc, #48]	; (80002a4 <main+0xb4>)
 8000274:	2210      	movs	r2, #16
 8000276:	801a      	strh	r2, [r3, #0]
	Pincfg.GPIO_MODE=GPIO_MODE_OUTPUT_PP;
 8000278:	4b0a      	ldr	r3, [pc, #40]	; (80002a4 <main+0xb4>)
 800027a:	2204      	movs	r2, #4
 800027c:	709a      	strb	r2, [r3, #2]
	Pincfg.GPIO_Output_Speed=GPIO_SPEED_10M;
 800027e:	4b09      	ldr	r3, [pc, #36]	; (80002a4 <main+0xb4>)
 8000280:	2201      	movs	r2, #1
 8000282:	70da      	strb	r2, [r3, #3]
	MCAL_GPIO_Init(GPIOA, &Pincfg);
 8000284:	4907      	ldr	r1, [pc, #28]	; (80002a4 <main+0xb4>)
 8000286:	4808      	ldr	r0, [pc, #32]	; (80002a8 <main+0xb8>)
 8000288:	f000 f9ad 	bl	80005e6 <MCAL_GPIO_Init>

	MCAL_GPIO_WritePin(GPIOA, GPIO_PIN4, 1);
 800028c:	2201      	movs	r2, #1
 800028e:	2110      	movs	r1, #16
 8000290:	4805      	ldr	r0, [pc, #20]	; (80002a8 <main+0xb8>)
 8000292:	f000 fa24 	bl	80006de <MCAL_GPIO_WritePin>

	while(1){
 8000296:	e7fe      	b.n	8000296 <main+0xa6>
 8000298:	080001a5 	.word	0x080001a5
 800029c:	40013800 	.word	0x40013800
 80002a0:	40013000 	.word	0x40013000
 80002a4:	20000038 	.word	0x20000038
 80002a8:	40010800 	.word	0x40010800

080002ac <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 80002ac:	480d      	ldr	r0, [pc, #52]	; (80002e4 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 80002ae:	4685      	mov	sp, r0
/* Call the clock system intitialization function.*/
  bl  SystemInit
 80002b0:	f3af 8000 	nop.w

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80002b4:	480c      	ldr	r0, [pc, #48]	; (80002e8 <LoopForever+0x6>)
  ldr r1, =_edata
 80002b6:	490d      	ldr	r1, [pc, #52]	; (80002ec <LoopForever+0xa>)
  ldr r2, =_sidata
 80002b8:	4a0d      	ldr	r2, [pc, #52]	; (80002f0 <LoopForever+0xe>)
  movs r3, #0
 80002ba:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80002bc:	e002      	b.n	80002c4 <LoopCopyDataInit>

080002be <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80002be:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80002c0:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80002c2:	3304      	adds	r3, #4

080002c4 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80002c4:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80002c6:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80002c8:	d3f9      	bcc.n	80002be <CopyDataInit>

/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80002ca:	4a0a      	ldr	r2, [pc, #40]	; (80002f4 <LoopForever+0x12>)
  ldr r4, =_ebss
 80002cc:	4c0a      	ldr	r4, [pc, #40]	; (80002f8 <LoopForever+0x16>)
  movs r3, #0
 80002ce:	2300      	movs	r3, #0
  b LoopFillZerobss
 80002d0:	e001      	b.n	80002d6 <LoopFillZerobss>

080002d2 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80002d2:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80002d4:	3204      	adds	r2, #4

080002d6 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80002d6:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80002d8:	d3fb      	bcc.n	80002d2 <FillZerobss>

/* Call static constructors */
  bl __libc_init_array
 80002da:	f000 fe5d 	bl	8000f98 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 80002de:	f7ff ff87 	bl	80001f0 <main>

080002e2 <LoopForever>:

LoopForever:
    b LoopForever
 80002e2:	e7fe      	b.n	80002e2 <LoopForever>
  ldr   r0, =_estack
 80002e4:	20002800 	.word	0x20002800
  ldr r0, =_sdata
 80002e8:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80002ec:	20000000 	.word	0x20000000
  ldr r2, =_sidata
 80002f0:	08001018 	.word	0x08001018
  ldr r2, =_sbss
 80002f4:	20000000 	.word	0x20000000
  ldr r4, =_ebss
 80002f8:	2000007c 	.word	0x2000007c

080002fc <ADC1_2_IRQHandler>:
 * @retval : None
*/
  .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 80002fc:	e7fe      	b.n	80002fc <ADC1_2_IRQHandler>
	...

08000300 <EXTI0_IRQHandler>:

//================== ISR Functions==========================================


void EXTI0_IRQHandler(void)
{
 8000300:	b580      	push	{r7, lr}
 8000302:	af00      	add	r7, sp, #0
	EXTI->PR |=(1<<0);
 8000304:	4b05      	ldr	r3, [pc, #20]	; (800031c <EXTI0_IRQHandler+0x1c>)
 8000306:	695b      	ldr	r3, [r3, #20]
 8000308:	4a04      	ldr	r2, [pc, #16]	; (800031c <EXTI0_IRQHandler+0x1c>)
 800030a:	f043 0301 	orr.w	r3, r3, #1
 800030e:	6153      	str	r3, [r2, #20]
	Gp_IRQ_Callback[0]();
 8000310:	4b03      	ldr	r3, [pc, #12]	; (8000320 <EXTI0_IRQHandler+0x20>)
 8000312:	681b      	ldr	r3, [r3, #0]
 8000314:	4798      	blx	r3
}
 8000316:	bf00      	nop
 8000318:	bd80      	pop	{r7, pc}
 800031a:	bf00      	nop
 800031c:	40010400 	.word	0x40010400
 8000320:	20000040 	.word	0x20000040

08000324 <EXTI1_IRQHandler>:

void EXTI1_IRQHandler(void)
{
 8000324:	b580      	push	{r7, lr}
 8000326:	af00      	add	r7, sp, #0
	EXTI->PR |=(1<<1);
 8000328:	4b05      	ldr	r3, [pc, #20]	; (8000340 <EXTI1_IRQHandler+0x1c>)
 800032a:	695b      	ldr	r3, [r3, #20]
 800032c:	4a04      	ldr	r2, [pc, #16]	; (8000340 <EXTI1_IRQHandler+0x1c>)
 800032e:	f043 0302 	orr.w	r3, r3, #2
 8000332:	6153      	str	r3, [r2, #20]
	Gp_IRQ_Callback[1]();
 8000334:	4b03      	ldr	r3, [pc, #12]	; (8000344 <EXTI1_IRQHandler+0x20>)
 8000336:	685b      	ldr	r3, [r3, #4]
 8000338:	4798      	blx	r3
}
 800033a:	bf00      	nop
 800033c:	bd80      	pop	{r7, pc}
 800033e:	bf00      	nop
 8000340:	40010400 	.word	0x40010400
 8000344:	20000040 	.word	0x20000040

08000348 <EXTI2_IRQHandler>:

void EXTI2_IRQHandler(void)
{
 8000348:	b580      	push	{r7, lr}
 800034a:	af00      	add	r7, sp, #0
	EXTI->PR |=(1<<2);
 800034c:	4b05      	ldr	r3, [pc, #20]	; (8000364 <EXTI2_IRQHandler+0x1c>)
 800034e:	695b      	ldr	r3, [r3, #20]
 8000350:	4a04      	ldr	r2, [pc, #16]	; (8000364 <EXTI2_IRQHandler+0x1c>)
 8000352:	f043 0304 	orr.w	r3, r3, #4
 8000356:	6153      	str	r3, [r2, #20]
	Gp_IRQ_Callback[2]();
 8000358:	4b03      	ldr	r3, [pc, #12]	; (8000368 <EXTI2_IRQHandler+0x20>)
 800035a:	689b      	ldr	r3, [r3, #8]
 800035c:	4798      	blx	r3
}
 800035e:	bf00      	nop
 8000360:	bd80      	pop	{r7, pc}
 8000362:	bf00      	nop
 8000364:	40010400 	.word	0x40010400
 8000368:	20000040 	.word	0x20000040

0800036c <EXTI3_IRQHandler>:

void EXTI3_IRQHandler(void)
{
 800036c:	b580      	push	{r7, lr}
 800036e:	af00      	add	r7, sp, #0
	EXTI->PR |=(1<<3);
 8000370:	4b05      	ldr	r3, [pc, #20]	; (8000388 <EXTI3_IRQHandler+0x1c>)
 8000372:	695b      	ldr	r3, [r3, #20]
 8000374:	4a04      	ldr	r2, [pc, #16]	; (8000388 <EXTI3_IRQHandler+0x1c>)
 8000376:	f043 0308 	orr.w	r3, r3, #8
 800037a:	6153      	str	r3, [r2, #20]
	Gp_IRQ_Callback[3]();
 800037c:	4b03      	ldr	r3, [pc, #12]	; (800038c <EXTI3_IRQHandler+0x20>)
 800037e:	68db      	ldr	r3, [r3, #12]
 8000380:	4798      	blx	r3
}
 8000382:	bf00      	nop
 8000384:	bd80      	pop	{r7, pc}
 8000386:	bf00      	nop
 8000388:	40010400 	.word	0x40010400
 800038c:	20000040 	.word	0x20000040

08000390 <EXTI4_IRQHandler>:

void EXTI4_IRQHandler(void)
{
 8000390:	b580      	push	{r7, lr}
 8000392:	af00      	add	r7, sp, #0
	EXTI->PR |=(1<<4);
 8000394:	4b05      	ldr	r3, [pc, #20]	; (80003ac <EXTI4_IRQHandler+0x1c>)
 8000396:	695b      	ldr	r3, [r3, #20]
 8000398:	4a04      	ldr	r2, [pc, #16]	; (80003ac <EXTI4_IRQHandler+0x1c>)
 800039a:	f043 0310 	orr.w	r3, r3, #16
 800039e:	6153      	str	r3, [r2, #20]
	Gp_IRQ_Callback[4]();
 80003a0:	4b03      	ldr	r3, [pc, #12]	; (80003b0 <EXTI4_IRQHandler+0x20>)
 80003a2:	691b      	ldr	r3, [r3, #16]
 80003a4:	4798      	blx	r3
}
 80003a6:	bf00      	nop
 80003a8:	bd80      	pop	{r7, pc}
 80003aa:	bf00      	nop
 80003ac:	40010400 	.word	0x40010400
 80003b0:	20000040 	.word	0x20000040

080003b4 <EXTI9_5_IRQHandler>:


void EXTI9_5_IRQHandler  (void)
{
 80003b4:	b580      	push	{r7, lr}
 80003b6:	af00      	add	r7, sp, #0
	if(EXTI->PR & 1<<5 )   {EXTI->PR |=    (1<<5);     Gp_IRQ_Callback[5](); }
 80003b8:	4b26      	ldr	r3, [pc, #152]	; (8000454 <EXTI9_5_IRQHandler+0xa0>)
 80003ba:	695b      	ldr	r3, [r3, #20]
 80003bc:	f003 0320 	and.w	r3, r3, #32
 80003c0:	2b00      	cmp	r3, #0
 80003c2:	d008      	beq.n	80003d6 <EXTI9_5_IRQHandler+0x22>
 80003c4:	4b23      	ldr	r3, [pc, #140]	; (8000454 <EXTI9_5_IRQHandler+0xa0>)
 80003c6:	695b      	ldr	r3, [r3, #20]
 80003c8:	4a22      	ldr	r2, [pc, #136]	; (8000454 <EXTI9_5_IRQHandler+0xa0>)
 80003ca:	f043 0320 	orr.w	r3, r3, #32
 80003ce:	6153      	str	r3, [r2, #20]
 80003d0:	4b21      	ldr	r3, [pc, #132]	; (8000458 <EXTI9_5_IRQHandler+0xa4>)
 80003d2:	695b      	ldr	r3, [r3, #20]
 80003d4:	4798      	blx	r3
	if(EXTI->PR & 1<<6 )   {EXTI->PR |=    (1<<6);     Gp_IRQ_Callback[6](); }
 80003d6:	4b1f      	ldr	r3, [pc, #124]	; (8000454 <EXTI9_5_IRQHandler+0xa0>)
 80003d8:	695b      	ldr	r3, [r3, #20]
 80003da:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80003de:	2b00      	cmp	r3, #0
 80003e0:	d008      	beq.n	80003f4 <EXTI9_5_IRQHandler+0x40>
 80003e2:	4b1c      	ldr	r3, [pc, #112]	; (8000454 <EXTI9_5_IRQHandler+0xa0>)
 80003e4:	695b      	ldr	r3, [r3, #20]
 80003e6:	4a1b      	ldr	r2, [pc, #108]	; (8000454 <EXTI9_5_IRQHandler+0xa0>)
 80003e8:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80003ec:	6153      	str	r3, [r2, #20]
 80003ee:	4b1a      	ldr	r3, [pc, #104]	; (8000458 <EXTI9_5_IRQHandler+0xa4>)
 80003f0:	699b      	ldr	r3, [r3, #24]
 80003f2:	4798      	blx	r3
	if(EXTI->PR & 1<<7)    {EXTI->PR |=    (1<<7);      Gp_IRQ_Callback[7](); }
 80003f4:	4b17      	ldr	r3, [pc, #92]	; (8000454 <EXTI9_5_IRQHandler+0xa0>)
 80003f6:	695b      	ldr	r3, [r3, #20]
 80003f8:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80003fc:	2b00      	cmp	r3, #0
 80003fe:	d008      	beq.n	8000412 <EXTI9_5_IRQHandler+0x5e>
 8000400:	4b14      	ldr	r3, [pc, #80]	; (8000454 <EXTI9_5_IRQHandler+0xa0>)
 8000402:	695b      	ldr	r3, [r3, #20]
 8000404:	4a13      	ldr	r2, [pc, #76]	; (8000454 <EXTI9_5_IRQHandler+0xa0>)
 8000406:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800040a:	6153      	str	r3, [r2, #20]
 800040c:	4b12      	ldr	r3, [pc, #72]	; (8000458 <EXTI9_5_IRQHandler+0xa4>)
 800040e:	69db      	ldr	r3, [r3, #28]
 8000410:	4798      	blx	r3
	if(EXTI->PR & 1<<8 )   {EXTI->PR |=    (1<<8);     Gp_IRQ_Callback[8](); }
 8000412:	4b10      	ldr	r3, [pc, #64]	; (8000454 <EXTI9_5_IRQHandler+0xa0>)
 8000414:	695b      	ldr	r3, [r3, #20]
 8000416:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800041a:	2b00      	cmp	r3, #0
 800041c:	d008      	beq.n	8000430 <EXTI9_5_IRQHandler+0x7c>
 800041e:	4b0d      	ldr	r3, [pc, #52]	; (8000454 <EXTI9_5_IRQHandler+0xa0>)
 8000420:	695b      	ldr	r3, [r3, #20]
 8000422:	4a0c      	ldr	r2, [pc, #48]	; (8000454 <EXTI9_5_IRQHandler+0xa0>)
 8000424:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8000428:	6153      	str	r3, [r2, #20]
 800042a:	4b0b      	ldr	r3, [pc, #44]	; (8000458 <EXTI9_5_IRQHandler+0xa4>)
 800042c:	6a1b      	ldr	r3, [r3, #32]
 800042e:	4798      	blx	r3
	if(EXTI->PR & 1<<9 )   {EXTI->PR |=    (1<<9);     Gp_IRQ_Callback[9](); }
 8000430:	4b08      	ldr	r3, [pc, #32]	; (8000454 <EXTI9_5_IRQHandler+0xa0>)
 8000432:	695b      	ldr	r3, [r3, #20]
 8000434:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8000438:	2b00      	cmp	r3, #0
 800043a:	d008      	beq.n	800044e <EXTI9_5_IRQHandler+0x9a>
 800043c:	4b05      	ldr	r3, [pc, #20]	; (8000454 <EXTI9_5_IRQHandler+0xa0>)
 800043e:	695b      	ldr	r3, [r3, #20]
 8000440:	4a04      	ldr	r2, [pc, #16]	; (8000454 <EXTI9_5_IRQHandler+0xa0>)
 8000442:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8000446:	6153      	str	r3, [r2, #20]
 8000448:	4b03      	ldr	r3, [pc, #12]	; (8000458 <EXTI9_5_IRQHandler+0xa4>)
 800044a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800044c:	4798      	blx	r3
}
 800044e:	bf00      	nop
 8000450:	bd80      	pop	{r7, pc}
 8000452:	bf00      	nop
 8000454:	40010400 	.word	0x40010400
 8000458:	20000040 	.word	0x20000040

0800045c <EXTI15_10_IRQHandler>:
void EXTI15_10_IRQHandler (void)
{
 800045c:	b580      	push	{r7, lr}
 800045e:	af00      	add	r7, sp, #0
	if(EXTI->PR & 1<<10 )   {EXTI->PR |=    (1<<10);     Gp_IRQ_Callback[10](); }
 8000460:	4b2d      	ldr	r3, [pc, #180]	; (8000518 <EXTI15_10_IRQHandler+0xbc>)
 8000462:	695b      	ldr	r3, [r3, #20]
 8000464:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8000468:	2b00      	cmp	r3, #0
 800046a:	d008      	beq.n	800047e <EXTI15_10_IRQHandler+0x22>
 800046c:	4b2a      	ldr	r3, [pc, #168]	; (8000518 <EXTI15_10_IRQHandler+0xbc>)
 800046e:	695b      	ldr	r3, [r3, #20]
 8000470:	4a29      	ldr	r2, [pc, #164]	; (8000518 <EXTI15_10_IRQHandler+0xbc>)
 8000472:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8000476:	6153      	str	r3, [r2, #20]
 8000478:	4b28      	ldr	r3, [pc, #160]	; (800051c <EXTI15_10_IRQHandler+0xc0>)
 800047a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800047c:	4798      	blx	r3
	if(EXTI->PR & 1<<11 )   {EXTI->PR |=    (1<<11);     Gp_IRQ_Callback[11](); }
 800047e:	4b26      	ldr	r3, [pc, #152]	; (8000518 <EXTI15_10_IRQHandler+0xbc>)
 8000480:	695b      	ldr	r3, [r3, #20]
 8000482:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8000486:	2b00      	cmp	r3, #0
 8000488:	d008      	beq.n	800049c <EXTI15_10_IRQHandler+0x40>
 800048a:	4b23      	ldr	r3, [pc, #140]	; (8000518 <EXTI15_10_IRQHandler+0xbc>)
 800048c:	695b      	ldr	r3, [r3, #20]
 800048e:	4a22      	ldr	r2, [pc, #136]	; (8000518 <EXTI15_10_IRQHandler+0xbc>)
 8000490:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8000494:	6153      	str	r3, [r2, #20]
 8000496:	4b21      	ldr	r3, [pc, #132]	; (800051c <EXTI15_10_IRQHandler+0xc0>)
 8000498:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800049a:	4798      	blx	r3
	if(EXTI->PR & 1<<12 )   {EXTI->PR |=    (1<<12);     Gp_IRQ_Callback[12](); }
 800049c:	4b1e      	ldr	r3, [pc, #120]	; (8000518 <EXTI15_10_IRQHandler+0xbc>)
 800049e:	695b      	ldr	r3, [r3, #20]
 80004a0:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80004a4:	2b00      	cmp	r3, #0
 80004a6:	d008      	beq.n	80004ba <EXTI15_10_IRQHandler+0x5e>
 80004a8:	4b1b      	ldr	r3, [pc, #108]	; (8000518 <EXTI15_10_IRQHandler+0xbc>)
 80004aa:	695b      	ldr	r3, [r3, #20]
 80004ac:	4a1a      	ldr	r2, [pc, #104]	; (8000518 <EXTI15_10_IRQHandler+0xbc>)
 80004ae:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 80004b2:	6153      	str	r3, [r2, #20]
 80004b4:	4b19      	ldr	r3, [pc, #100]	; (800051c <EXTI15_10_IRQHandler+0xc0>)
 80004b6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80004b8:	4798      	blx	r3
	if(EXTI->PR & 1<<13 )   {EXTI->PR |=    (1<<13);     Gp_IRQ_Callback[13](); }
 80004ba:	4b17      	ldr	r3, [pc, #92]	; (8000518 <EXTI15_10_IRQHandler+0xbc>)
 80004bc:	695b      	ldr	r3, [r3, #20]
 80004be:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 80004c2:	2b00      	cmp	r3, #0
 80004c4:	d008      	beq.n	80004d8 <EXTI15_10_IRQHandler+0x7c>
 80004c6:	4b14      	ldr	r3, [pc, #80]	; (8000518 <EXTI15_10_IRQHandler+0xbc>)
 80004c8:	695b      	ldr	r3, [r3, #20]
 80004ca:	4a13      	ldr	r2, [pc, #76]	; (8000518 <EXTI15_10_IRQHandler+0xbc>)
 80004cc:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 80004d0:	6153      	str	r3, [r2, #20]
 80004d2:	4b12      	ldr	r3, [pc, #72]	; (800051c <EXTI15_10_IRQHandler+0xc0>)
 80004d4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80004d6:	4798      	blx	r3
	if(EXTI->PR & 1<<14 )   {EXTI->PR |=    (1<<14);     Gp_IRQ_Callback[14](); }
 80004d8:	4b0f      	ldr	r3, [pc, #60]	; (8000518 <EXTI15_10_IRQHandler+0xbc>)
 80004da:	695b      	ldr	r3, [r3, #20]
 80004dc:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80004e0:	2b00      	cmp	r3, #0
 80004e2:	d008      	beq.n	80004f6 <EXTI15_10_IRQHandler+0x9a>
 80004e4:	4b0c      	ldr	r3, [pc, #48]	; (8000518 <EXTI15_10_IRQHandler+0xbc>)
 80004e6:	695b      	ldr	r3, [r3, #20]
 80004e8:	4a0b      	ldr	r2, [pc, #44]	; (8000518 <EXTI15_10_IRQHandler+0xbc>)
 80004ea:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80004ee:	6153      	str	r3, [r2, #20]
 80004f0:	4b0a      	ldr	r3, [pc, #40]	; (800051c <EXTI15_10_IRQHandler+0xc0>)
 80004f2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80004f4:	4798      	blx	r3
	if(EXTI->PR & 1<<15 )   {EXTI->PR |=    (1<<15);     Gp_IRQ_Callback[15](); }
 80004f6:	4b08      	ldr	r3, [pc, #32]	; (8000518 <EXTI15_10_IRQHandler+0xbc>)
 80004f8:	695b      	ldr	r3, [r3, #20]
 80004fa:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 80004fe:	2b00      	cmp	r3, #0
 8000500:	d008      	beq.n	8000514 <EXTI15_10_IRQHandler+0xb8>
 8000502:	4b05      	ldr	r3, [pc, #20]	; (8000518 <EXTI15_10_IRQHandler+0xbc>)
 8000504:	695b      	ldr	r3, [r3, #20]
 8000506:	4a04      	ldr	r2, [pc, #16]	; (8000518 <EXTI15_10_IRQHandler+0xbc>)
 8000508:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800050c:	6153      	str	r3, [r2, #20]
 800050e:	4b03      	ldr	r3, [pc, #12]	; (800051c <EXTI15_10_IRQHandler+0xc0>)
 8000510:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8000512:	4798      	blx	r3
}
 8000514:	bf00      	nop
 8000516:	bd80      	pop	{r7, pc}
 8000518:	40010400 	.word	0x40010400
 800051c:	20000040 	.word	0x20000040

08000520 <GET_CRL_Position>:


#include "stm32_f103c6_GPIO.h"

uint8_t GET_CRL_Position(uint16_t PinNumber)
{
 8000520:	b480      	push	{r7}
 8000522:	b083      	sub	sp, #12
 8000524:	af00      	add	r7, sp, #0
 8000526:	4603      	mov	r3, r0
 8000528:	80fb      	strh	r3, [r7, #6]
	switch(PinNumber)
 800052a:	88fb      	ldrh	r3, [r7, #6]
 800052c:	2b80      	cmp	r3, #128	; 0x80
 800052e:	d042      	beq.n	80005b6 <GET_CRL_Position+0x96>
 8000530:	2b80      	cmp	r3, #128	; 0x80
 8000532:	dc11      	bgt.n	8000558 <GET_CRL_Position+0x38>
 8000534:	2b08      	cmp	r3, #8
 8000536:	d036      	beq.n	80005a6 <GET_CRL_Position+0x86>
 8000538:	2b08      	cmp	r3, #8
 800053a:	dc06      	bgt.n	800054a <GET_CRL_Position+0x2a>
 800053c:	2b02      	cmp	r3, #2
 800053e:	d02e      	beq.n	800059e <GET_CRL_Position+0x7e>
 8000540:	2b04      	cmp	r3, #4
 8000542:	d02e      	beq.n	80005a2 <GET_CRL_Position+0x82>
 8000544:	2b01      	cmp	r3, #1
 8000546:	d028      	beq.n	800059a <GET_CRL_Position+0x7a>
 8000548:	e047      	b.n	80005da <GET_CRL_Position+0xba>
 800054a:	2b20      	cmp	r3, #32
 800054c:	d02f      	beq.n	80005ae <GET_CRL_Position+0x8e>
 800054e:	2b40      	cmp	r3, #64	; 0x40
 8000550:	d02f      	beq.n	80005b2 <GET_CRL_Position+0x92>
 8000552:	2b10      	cmp	r3, #16
 8000554:	d029      	beq.n	80005aa <GET_CRL_Position+0x8a>
 8000556:	e040      	b.n	80005da <GET_CRL_Position+0xba>
 8000558:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800055c:	d033      	beq.n	80005c6 <GET_CRL_Position+0xa6>
 800055e:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8000562:	dc09      	bgt.n	8000578 <GET_CRL_Position+0x58>
 8000564:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8000568:	d029      	beq.n	80005be <GET_CRL_Position+0x9e>
 800056a:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800056e:	d028      	beq.n	80005c2 <GET_CRL_Position+0xa2>
 8000570:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8000574:	d021      	beq.n	80005ba <GET_CRL_Position+0x9a>
 8000576:	e030      	b.n	80005da <GET_CRL_Position+0xba>
 8000578:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800057c:	d027      	beq.n	80005ce <GET_CRL_Position+0xae>
 800057e:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8000582:	dc03      	bgt.n	800058c <GET_CRL_Position+0x6c>
 8000584:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8000588:	d01f      	beq.n	80005ca <GET_CRL_Position+0xaa>
 800058a:	e026      	b.n	80005da <GET_CRL_Position+0xba>
 800058c:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8000590:	d01f      	beq.n	80005d2 <GET_CRL_Position+0xb2>
 8000592:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8000596:	d01e      	beq.n	80005d6 <GET_CRL_Position+0xb6>
 8000598:	e01f      	b.n	80005da <GET_CRL_Position+0xba>
	{
	case GPIO_PIN0:
		return 0;
 800059a:	2300      	movs	r3, #0
 800059c:	e01e      	b.n	80005dc <GET_CRL_Position+0xbc>
		break;
	case GPIO_PIN1:
		return 4;
 800059e:	2304      	movs	r3, #4
 80005a0:	e01c      	b.n	80005dc <GET_CRL_Position+0xbc>
		break;
	case GPIO_PIN2:
		return 8;
 80005a2:	2308      	movs	r3, #8
 80005a4:	e01a      	b.n	80005dc <GET_CRL_Position+0xbc>
		break;
	case GPIO_PIN3:
		return 12;
 80005a6:	230c      	movs	r3, #12
 80005a8:	e018      	b.n	80005dc <GET_CRL_Position+0xbc>
		break;
	case GPIO_PIN4:
		return 16;
 80005aa:	2310      	movs	r3, #16
 80005ac:	e016      	b.n	80005dc <GET_CRL_Position+0xbc>
		break;
	case GPIO_PIN5:
		return 20;
 80005ae:	2314      	movs	r3, #20
 80005b0:	e014      	b.n	80005dc <GET_CRL_Position+0xbc>
		break;
	case GPIO_PIN6:
		return 24;
 80005b2:	2318      	movs	r3, #24
 80005b4:	e012      	b.n	80005dc <GET_CRL_Position+0xbc>
		break;
	case GPIO_PIN7:
		return 28;
 80005b6:	231c      	movs	r3, #28
 80005b8:	e010      	b.n	80005dc <GET_CRL_Position+0xbc>
		break;
	case GPIO_PIN8:
		return 0;
 80005ba:	2300      	movs	r3, #0
 80005bc:	e00e      	b.n	80005dc <GET_CRL_Position+0xbc>
		break;
	case GPIO_PIN9:
		return 4;
 80005be:	2304      	movs	r3, #4
 80005c0:	e00c      	b.n	80005dc <GET_CRL_Position+0xbc>
		break;
	case GPIO_PIN10:
		return 8;
 80005c2:	2308      	movs	r3, #8
 80005c4:	e00a      	b.n	80005dc <GET_CRL_Position+0xbc>
		break;
	case GPIO_PIN11:
		return 12;
 80005c6:	230c      	movs	r3, #12
 80005c8:	e008      	b.n	80005dc <GET_CRL_Position+0xbc>
		break;
	case GPIO_PIN12:
		return 16;
 80005ca:	2310      	movs	r3, #16
 80005cc:	e006      	b.n	80005dc <GET_CRL_Position+0xbc>
		break;
	case GPIO_PIN13:
		return 20;
 80005ce:	2314      	movs	r3, #20
 80005d0:	e004      	b.n	80005dc <GET_CRL_Position+0xbc>
		break;
	case GPIO_PIN14:
		return 24;
 80005d2:	2318      	movs	r3, #24
 80005d4:	e002      	b.n	80005dc <GET_CRL_Position+0xbc>
		break;
	case GPIO_PIN15:
		return 28;
 80005d6:	231c      	movs	r3, #28
 80005d8:	e000      	b.n	80005dc <GET_CRL_Position+0xbc>
		break;
	}
	return 0;
 80005da:	2300      	movs	r3, #0
}
 80005dc:	4618      	mov	r0, r3
 80005de:	370c      	adds	r7, #12
 80005e0:	46bd      	mov	sp, r7
 80005e2:	bc80      	pop	{r7}
 80005e4:	4770      	bx	lr

080005e6 <MCAL_GPIO_Init>:
 * @retval		-none
 * Note			-Stm32F103C6 MCU has GPIO A,B,C,D Modules
 * 				 But LQFP48 Package has only GPIO A,B,PART of C/D exported as external PINS from the MCU
 */
void MCAL_GPIO_Init (GPIO_TypeDef* GPIOX , GPIO_PinConfig_t * pinconfig)
{
 80005e6:	b580      	push	{r7, lr}
 80005e8:	b086      	sub	sp, #24
 80005ea:	af00      	add	r7, sp, #0
 80005ec:	6078      	str	r0, [r7, #4]
 80005ee:	6039      	str	r1, [r7, #0]
	volatile uint32_t* config_register = NULL;
 80005f0:	2300      	movs	r3, #0
 80005f2:	613b      	str	r3, [r7, #16]
	config_register= (pinconfig->GPIO_PinNumber<GPIO_PIN8)? &GPIOX->CRL : &GPIOX->CRH;
 80005f4:	683b      	ldr	r3, [r7, #0]
 80005f6:	881b      	ldrh	r3, [r3, #0]
 80005f8:	2bff      	cmp	r3, #255	; 0xff
 80005fa:	d801      	bhi.n	8000600 <MCAL_GPIO_Init+0x1a>
 80005fc:	687b      	ldr	r3, [r7, #4]
 80005fe:	e001      	b.n	8000604 <MCAL_GPIO_Init+0x1e>
 8000600:	687b      	ldr	r3, [r7, #4]
 8000602:	3304      	adds	r3, #4
 8000604:	613b      	str	r3, [r7, #16]
	uint8_t pin_CRL_config = 0;
 8000606:	2300      	movs	r3, #0
 8000608:	75fb      	strb	r3, [r7, #23]
	uint8_t pin_position = GET_CRL_Position(pinconfig->GPIO_PinNumber);
 800060a:	683b      	ldr	r3, [r7, #0]
 800060c:	881b      	ldrh	r3, [r3, #0]
 800060e:	4618      	mov	r0, r3
 8000610:	f7ff ff86 	bl	8000520 <GET_CRL_Position>
 8000614:	4603      	mov	r3, r0
 8000616:	73fb      	strb	r3, [r7, #15]

	// clear CNFy[1:0] MODEy[1:0]
	(*config_register) &= ~(0xF << pin_position);
 8000618:	693b      	ldr	r3, [r7, #16]
 800061a:	681b      	ldr	r3, [r3, #0]
 800061c:	7bfa      	ldrb	r2, [r7, #15]
 800061e:	210f      	movs	r1, #15
 8000620:	fa01 f202 	lsl.w	r2, r1, r2
 8000624:	43d2      	mvns	r2, r2
 8000626:	401a      	ands	r2, r3
 8000628:	693b      	ldr	r3, [r7, #16]
 800062a:	601a      	str	r2, [r3, #0]


	if((pinconfig->GPIO_MODE == GPIO_MODE_OUTPUT_AF_OD)||(pinconfig->GPIO_MODE == GPIO_MODE_OUTPUT_AF_PP)||
 800062c:	683b      	ldr	r3, [r7, #0]
 800062e:	789b      	ldrb	r3, [r3, #2]
 8000630:	2b07      	cmp	r3, #7
 8000632:	d00b      	beq.n	800064c <MCAL_GPIO_Init+0x66>
 8000634:	683b      	ldr	r3, [r7, #0]
 8000636:	789b      	ldrb	r3, [r3, #2]
 8000638:	2b06      	cmp	r3, #6
 800063a:	d007      	beq.n	800064c <MCAL_GPIO_Init+0x66>
				(pinconfig->GPIO_MODE == GPIO_MODE_OUTPUT_OD)||(pinconfig->GPIO_MODE == GPIO_MODE_OUTPUT_PP))
 800063c:	683b      	ldr	r3, [r7, #0]
 800063e:	789b      	ldrb	r3, [r3, #2]
	if((pinconfig->GPIO_MODE == GPIO_MODE_OUTPUT_AF_OD)||(pinconfig->GPIO_MODE == GPIO_MODE_OUTPUT_AF_PP)||
 8000640:	2b05      	cmp	r3, #5
 8000642:	d003      	beq.n	800064c <MCAL_GPIO_Init+0x66>
				(pinconfig->GPIO_MODE == GPIO_MODE_OUTPUT_OD)||(pinconfig->GPIO_MODE == GPIO_MODE_OUTPUT_PP))
 8000644:	683b      	ldr	r3, [r7, #0]
 8000646:	789b      	ldrb	r3, [r3, #2]
 8000648:	2b04      	cmp	r3, #4
 800064a:	d10e      	bne.n	800066a <MCAL_GPIO_Init+0x84>
		{
				//---------------------CNF[1:0](upper 2 bits)------------MODE[1:0](lower 2 bits)
				pin_CRL_config = (((pinconfig->GPIO_MODE-4) <<2) |  (pinconfig->GPIO_Output_Speed)) & 0x0F;
 800064c:	683b      	ldr	r3, [r7, #0]
 800064e:	789b      	ldrb	r3, [r3, #2]
 8000650:	3b04      	subs	r3, #4
 8000652:	009b      	lsls	r3, r3, #2
 8000654:	b25a      	sxtb	r2, r3
 8000656:	683b      	ldr	r3, [r7, #0]
 8000658:	78db      	ldrb	r3, [r3, #3]
 800065a:	b25b      	sxtb	r3, r3
 800065c:	4313      	orrs	r3, r2
 800065e:	b25b      	sxtb	r3, r3
 8000660:	b2db      	uxtb	r3, r3
 8000662:	f003 030f 	and.w	r3, r3, #15
 8000666:	75fb      	strb	r3, [r7, #23]
 8000668:	e02c      	b.n	80006c4 <MCAL_GPIO_Init+0xde>
		}

	//so ELSE the pin will be ###INPUT
	else{

		if(pinconfig->GPIO_MODE == GPIO_MODE_Analog ||pinconfig->GPIO_MODE == GPIO_MODE_INPUT_FLOAT)
 800066a:	683b      	ldr	r3, [r7, #0]
 800066c:	789b      	ldrb	r3, [r3, #2]
 800066e:	2b00      	cmp	r3, #0
 8000670:	d003      	beq.n	800067a <MCAL_GPIO_Init+0x94>
 8000672:	683b      	ldr	r3, [r7, #0]
 8000674:	789b      	ldrb	r3, [r3, #2]
 8000676:	2b01      	cmp	r3, #1
 8000678:	d107      	bne.n	800068a <MCAL_GPIO_Init+0xa4>
			{
				pin_CRL_config = ((pinconfig->GPIO_MODE <<2) | (0x0)) & 0x0F;
 800067a:	683b      	ldr	r3, [r7, #0]
 800067c:	789b      	ldrb	r3, [r3, #2]
 800067e:	009b      	lsls	r3, r3, #2
 8000680:	b2db      	uxtb	r3, r3
 8000682:	f003 030f 	and.w	r3, r3, #15
 8000686:	75fb      	strb	r3, [r7, #23]
 8000688:	e01c      	b.n	80006c4 <MCAL_GPIO_Init+0xde>
			}
		else if (pinconfig->GPIO_MODE == GPIO_MODE_AF_INPUT)  //consider it as input floating
 800068a:	683b      	ldr	r3, [r7, #0]
 800068c:	789b      	ldrb	r3, [r3, #2]
 800068e:	2b08      	cmp	r3, #8
 8000690:	d102      	bne.n	8000698 <MCAL_GPIO_Init+0xb2>
			{

				pin_CRL_config = (((GPIO_MODE_INPUT_FLOAT  << 2) | (0x0)) & 0x0F);
 8000692:	2304      	movs	r3, #4
 8000694:	75fb      	strb	r3, [r7, #23]
 8000696:	e015      	b.n	80006c4 <MCAL_GPIO_Init+0xde>
			}
		else{
					//because (GPIO_MODE_INPUT_PU value is 01 (same as in TRM)
					pin_CRL_config = (((GPIO_MODE_INPUT_PU  << 2) | (0x0)) & 0x0F);
 8000698:	2308      	movs	r3, #8
 800069a:	75fb      	strb	r3, [r7, #23]

					//pin is PU
					if(pinconfig->GPIO_MODE == GPIO_MODE_INPUT_PU)
 800069c:	683b      	ldr	r3, [r7, #0]
 800069e:	789b      	ldrb	r3, [r3, #2]
 80006a0:	2b02      	cmp	r3, #2
 80006a2:	d107      	bne.n	80006b4 <MCAL_GPIO_Init+0xce>
					{
						//from TRM
						GPIOX->ODR |= pinconfig->GPIO_PinNumber;
 80006a4:	687b      	ldr	r3, [r7, #4]
 80006a6:	68db      	ldr	r3, [r3, #12]
 80006a8:	683a      	ldr	r2, [r7, #0]
 80006aa:	8812      	ldrh	r2, [r2, #0]
 80006ac:	431a      	orrs	r2, r3
 80006ae:	687b      	ldr	r3, [r7, #4]
 80006b0:	60da      	str	r2, [r3, #12]
 80006b2:	e007      	b.n	80006c4 <MCAL_GPIO_Init+0xde>
					}
					//pin is PD
					else
					{
						//From TRM
						GPIOX->ODR &= ~(pinconfig->GPIO_PinNumber);
 80006b4:	687b      	ldr	r3, [r7, #4]
 80006b6:	68db      	ldr	r3, [r3, #12]
 80006b8:	683a      	ldr	r2, [r7, #0]
 80006ba:	8812      	ldrh	r2, [r2, #0]
 80006bc:	43d2      	mvns	r2, r2
 80006be:	401a      	ands	r2, r3
 80006c0:	687b      	ldr	r3, [r7, #4]
 80006c2:	60da      	str	r2, [r3, #12]
					}
				}
			}

		(*config_register) |= (pin_CRL_config << pin_position);
 80006c4:	693b      	ldr	r3, [r7, #16]
 80006c6:	681b      	ldr	r3, [r3, #0]
 80006c8:	7df9      	ldrb	r1, [r7, #23]
 80006ca:	7bfa      	ldrb	r2, [r7, #15]
 80006cc:	fa01 f202 	lsl.w	r2, r1, r2
 80006d0:	431a      	orrs	r2, r3
 80006d2:	693b      	ldr	r3, [r7, #16]
 80006d4:	601a      	str	r2, [r3, #0]
}
 80006d6:	bf00      	nop
 80006d8:	3718      	adds	r7, #24
 80006da:	46bd      	mov	sp, r7
 80006dc:	bd80      	pop	{r7, pc}

080006de <MCAL_GPIO_WritePin>:
{
	return (uint16_t)(GPIOX->IDR);
}

void MCAL_GPIO_WritePin(GPIO_TypeDef* GPIOX , uint16_t PinNumber, uint8_t value)
{
 80006de:	b480      	push	{r7}
 80006e0:	b083      	sub	sp, #12
 80006e2:	af00      	add	r7, sp, #0
 80006e4:	6078      	str	r0, [r7, #4]
 80006e6:	460b      	mov	r3, r1
 80006e8:	807b      	strh	r3, [r7, #2]
 80006ea:	4613      	mov	r3, r2
 80006ec:	707b      	strb	r3, [r7, #1]

	if (value != GPIO_PIN_RESET)
 80006ee:	787b      	ldrb	r3, [r7, #1]
 80006f0:	2b00      	cmp	r3, #0
 80006f2:	d003      	beq.n	80006fc <MCAL_GPIO_WritePin+0x1e>
		//alternative solution

		//in the BSRR register
		//0: No action on the corresponding ODRx bit
		//1: Set the corresponding ODRx bit
		GPIOX->BSRR = (uint32_t)PinNumber ;
 80006f4:	887a      	ldrh	r2, [r7, #2]
 80006f6:	687b      	ldr	r3, [r7, #4]
 80006f8:	611a      	str	r2, [r3, #16]
		//0: No action on the corresponding ODRx bit
		//1: Reset the corresponding ODRx bit
		GPIOX->BRR = (uint32_t)PinNumber;
	}

}
 80006fa:	e002      	b.n	8000702 <MCAL_GPIO_WritePin+0x24>
		GPIOX->BRR = (uint32_t)PinNumber;
 80006fc:	887a      	ldrh	r2, [r7, #2]
 80006fe:	687b      	ldr	r3, [r7, #4]
 8000700:	615a      	str	r2, [r3, #20]
}
 8000702:	bf00      	nop
 8000704:	370c      	adds	r7, #12
 8000706:	46bd      	mov	sp, r7
 8000708:	bc80      	pop	{r7}
 800070a:	4770      	bx	lr

0800070c <MCAL_RCC_GetSYSCLKFreq>:
//1110: SYSCLK divided by 256
//1111: SYSCLK divided by 512

const uint8_t AHB_Prescaler_Table[16] = {0,0,0,0,0,0,0,0,1,2,3,4,6,7,8,9};

uint32_t MCAL_RCC_GetSYSCLKFreq(void){
 800070c:	b480      	push	{r7}
 800070e:	af00      	add	r7, sp, #0
//	00: HSI oscillator used as system clock
//	01: HSE oscillator used as system clock
//	10: PLL used as system clock
//	11: not applicable

	switch ((RCC->CFGR >> 2)&0b11){
 8000710:	4b0a      	ldr	r3, [pc, #40]	; (800073c <MCAL_RCC_GetSYSCLKFreq+0x30>)
 8000712:	685b      	ldr	r3, [r3, #4]
 8000714:	089b      	lsrs	r3, r3, #2
 8000716:	f003 0303 	and.w	r3, r3, #3
 800071a:	2b01      	cmp	r3, #1
 800071c:	d006      	beq.n	800072c <MCAL_RCC_GetSYSCLKFreq+0x20>
 800071e:	2b01      	cmp	r3, #1
 8000720:	d302      	bcc.n	8000728 <MCAL_RCC_GetSYSCLKFreq+0x1c>
 8000722:	2b02      	cmp	r3, #2
 8000724:	d004      	beq.n	8000730 <MCAL_RCC_GetSYSCLKFreq+0x24>
 8000726:	e005      	b.n	8000734 <MCAL_RCC_GetSYSCLKFreq+0x28>

	case 0:
		return HSI_CLK;
 8000728:	4b05      	ldr	r3, [pc, #20]	; (8000740 <MCAL_RCC_GetSYSCLKFreq+0x34>)
 800072a:	e003      	b.n	8000734 <MCAL_RCC_GetSYSCLKFreq+0x28>
		break;

	case 1:
		//todo need to calculate it (user should specify it)
		return HSE_CLK;
 800072c:	4b05      	ldr	r3, [pc, #20]	; (8000744 <MCAL_RCC_GetSYSCLKFreq+0x38>)
 800072e:	e001      	b.n	8000734 <MCAL_RCC_GetSYSCLKFreq+0x28>
		break;

	case 2:
		//todo need to calculate it
		return 16000000;
 8000730:	4b04      	ldr	r3, [pc, #16]	; (8000744 <MCAL_RCC_GetSYSCLKFreq+0x38>)
 8000732:	e7ff      	b.n	8000734 <MCAL_RCC_GetSYSCLKFreq+0x28>
		break;

	}
}
 8000734:	4618      	mov	r0, r3
 8000736:	46bd      	mov	sp, r7
 8000738:	bc80      	pop	{r7}
 800073a:	4770      	bx	lr
 800073c:	40021000 	.word	0x40021000
 8000740:	007a1200 	.word	0x007a1200
 8000744:	00f42400 	.word	0x00f42400

08000748 <MCAL_RCC_GetHCLKFreq>:

uint32_t MCAL_RCC_GetHCLKFreq(void){
 8000748:	b580      	push	{r7, lr}
 800074a:	af00      	add	r7, sp, #0
	//Bits 7:4 HPRE: AHB prescaler
	return (MCAL_RCC_GetSYSCLKFreq() >> AHB_Prescaler_Table[(RCC->CFGR >> 4)&0b111]);
 800074c:	f7ff ffde 	bl	800070c <MCAL_RCC_GetSYSCLKFreq>
 8000750:	4601      	mov	r1, r0
 8000752:	4b05      	ldr	r3, [pc, #20]	; (8000768 <MCAL_RCC_GetHCLKFreq+0x20>)
 8000754:	685b      	ldr	r3, [r3, #4]
 8000756:	091b      	lsrs	r3, r3, #4
 8000758:	f003 0307 	and.w	r3, r3, #7
 800075c:	4a03      	ldr	r2, [pc, #12]	; (800076c <MCAL_RCC_GetHCLKFreq+0x24>)
 800075e:	5cd3      	ldrb	r3, [r2, r3]
 8000760:	fa21 f303 	lsr.w	r3, r1, r3
}
 8000764:	4618      	mov	r0, r3
 8000766:	bd80      	pop	{r7, pc}
 8000768:	40021000 	.word	0x40021000
 800076c:	08001000 	.word	0x08001000

08000770 <MCAL_RCC_GetPCLK1Freq>:

uint32_t MCAL_RCC_GetPCLK1Freq(void){
 8000770:	b580      	push	{r7, lr}
 8000772:	af00      	add	r7, sp, #0

	//Bits 10:8 PPRE1: APB low-speed prescaler (APB1)
	return (MCAL_RCC_GetHCLKFreq() >> APB_Prescaler_Table[(RCC->CFGR >> 8)&0xF]);
 8000774:	f7ff ffe8 	bl	8000748 <MCAL_RCC_GetHCLKFreq>
 8000778:	4601      	mov	r1, r0
 800077a:	4b05      	ldr	r3, [pc, #20]	; (8000790 <MCAL_RCC_GetPCLK1Freq+0x20>)
 800077c:	685b      	ldr	r3, [r3, #4]
 800077e:	0a1b      	lsrs	r3, r3, #8
 8000780:	f003 030f 	and.w	r3, r3, #15
 8000784:	4a03      	ldr	r2, [pc, #12]	; (8000794 <MCAL_RCC_GetPCLK1Freq+0x24>)
 8000786:	5cd3      	ldrb	r3, [r2, r3]
 8000788:	fa21 f303 	lsr.w	r3, r1, r3
}
 800078c:	4618      	mov	r0, r3
 800078e:	bd80      	pop	{r7, pc}
 8000790:	40021000 	.word	0x40021000
 8000794:	08000ff8 	.word	0x08000ff8

08000798 <MCAL_RCC_GetPCLK2Freq>:

uint32_t MCAL_RCC_GetPCLK2Freq(void){
 8000798:	b580      	push	{r7, lr}
 800079a:	af00      	add	r7, sp, #0

	//Bits 13:11 PPRE2: APB high-speed prescaler (APB2)
	return (MCAL_RCC_GetHCLKFreq() >> APB_Prescaler_Table[(RCC->CFGR >> 11)&0b111]);
 800079c:	f7ff ffd4 	bl	8000748 <MCAL_RCC_GetHCLKFreq>
 80007a0:	4601      	mov	r1, r0
 80007a2:	4b05      	ldr	r3, [pc, #20]	; (80007b8 <MCAL_RCC_GetPCLK2Freq+0x20>)
 80007a4:	685b      	ldr	r3, [r3, #4]
 80007a6:	0adb      	lsrs	r3, r3, #11
 80007a8:	f003 0307 	and.w	r3, r3, #7
 80007ac:	4a03      	ldr	r2, [pc, #12]	; (80007bc <MCAL_RCC_GetPCLK2Freq+0x24>)
 80007ae:	5cd3      	ldrb	r3, [r2, r3]
 80007b0:	fa21 f303 	lsr.w	r3, r1, r3
}
 80007b4:	4618      	mov	r0, r3
 80007b6:	bd80      	pop	{r7, pc}
 80007b8:	40021000 	.word	0x40021000
 80007bc:	08000ff8 	.word	0x08000ff8

080007c0 <MCAL_SPI_Init>:
 * @retval		 -none
 * Note			 -Support for SPI Full Duplex Master/Slave & NSS HW/SW
 * 				 -In Case of Master you have to Configure pin and drive it.
 */
void MCAL_SPI_Init(SPI_TypeDef* SPIx, SPI_config* SPI_cfg)
{
 80007c0:	b480      	push	{r7}
 80007c2:	b085      	sub	sp, #20
 80007c4:	af00      	add	r7, sp, #0
 80007c6:	6078      	str	r0, [r7, #4]
 80007c8:	6039      	str	r1, [r7, #0]
	//Safety for registers to put the result in the original register at the end
	uint16_t temp_reg_CR1 = 0 ;
 80007ca:	2300      	movs	r3, #0
 80007cc:	81fb      	strh	r3, [r7, #14]
	uint16_t temp_reg_CR2 = 0 ;
 80007ce:	2300      	movs	r3, #0
 80007d0:	81bb      	strh	r3, [r7, #12]
	if(SPIx==SPI1)
 80007d2:	687b      	ldr	r3, [r7, #4]
 80007d4:	4a38      	ldr	r2, [pc, #224]	; (80008b8 <MCAL_SPI_Init+0xf8>)
 80007d6:	4293      	cmp	r3, r2
 80007d8:	d108      	bne.n	80007ec <MCAL_SPI_Init+0x2c>
	{
		RCC_SPI1_CLK_EN();
 80007da:	4b38      	ldr	r3, [pc, #224]	; (80008bc <MCAL_SPI_Init+0xfc>)
 80007dc:	699b      	ldr	r3, [r3, #24]
 80007de:	4a37      	ldr	r2, [pc, #220]	; (80008bc <MCAL_SPI_Init+0xfc>)
 80007e0:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 80007e4:	6193      	str	r3, [r2, #24]
		Global_SPI_Config[SPI1_INDEX]=SPI_cfg;
 80007e6:	4a36      	ldr	r2, [pc, #216]	; (80008c0 <MCAL_SPI_Init+0x100>)
 80007e8:	683b      	ldr	r3, [r7, #0]
 80007ea:	6013      	str	r3, [r2, #0]

	}
	if(SPIx==SPI2)
 80007ec:	687b      	ldr	r3, [r7, #4]
 80007ee:	4a35      	ldr	r2, [pc, #212]	; (80008c4 <MCAL_SPI_Init+0x104>)
 80007f0:	4293      	cmp	r3, r2
 80007f2:	d108      	bne.n	8000806 <MCAL_SPI_Init+0x46>
	{
		RCC_SPI2_CLK_EN();
 80007f4:	4b31      	ldr	r3, [pc, #196]	; (80008bc <MCAL_SPI_Init+0xfc>)
 80007f6:	69db      	ldr	r3, [r3, #28]
 80007f8:	4a30      	ldr	r2, [pc, #192]	; (80008bc <MCAL_SPI_Init+0xfc>)
 80007fa:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80007fe:	61d3      	str	r3, [r2, #28]
		Global_SPI_Config[SPI2_INDEX]=SPI_cfg;
 8000800:	4a2f      	ldr	r2, [pc, #188]	; (80008c0 <MCAL_SPI_Init+0x100>)
 8000802:	683b      	ldr	r3, [r7, #0]
 8000804:	6053      	str	r3, [r2, #4]
	}

	//enable SPI
	temp_reg_CR1 = (1<<6);
 8000806:	2340      	movs	r3, #64	; 0x40
 8000808:	81fb      	strh	r3, [r7, #14]

	//-----------all of the following configs corresponding bits in the registers are already done in the reference macros---------
	temp_reg_CR1 |= SPI_cfg->Device_Mode;
 800080a:	683b      	ldr	r3, [r7, #0]
 800080c:	881a      	ldrh	r2, [r3, #0]
 800080e:	89fb      	ldrh	r3, [r7, #14]
 8000810:	4313      	orrs	r3, r2
 8000812:	81fb      	strh	r3, [r7, #14]

	temp_reg_CR1 |= SPI_cfg->Comm_Mode;
 8000814:	683b      	ldr	r3, [r7, #0]
 8000816:	885a      	ldrh	r2, [r3, #2]
 8000818:	89fb      	ldrh	r3, [r7, #14]
 800081a:	4313      	orrs	r3, r2
 800081c:	81fb      	strh	r3, [r7, #14]

	temp_reg_CR1 |= SPI_cfg->Frame_Format;
 800081e:	683b      	ldr	r3, [r7, #0]
 8000820:	889a      	ldrh	r2, [r3, #4]
 8000822:	89fb      	ldrh	r3, [r7, #14]
 8000824:	4313      	orrs	r3, r2
 8000826:	81fb      	strh	r3, [r7, #14]

	temp_reg_CR1 |= SPI_cfg->Data_size;
 8000828:	683b      	ldr	r3, [r7, #0]
 800082a:	88da      	ldrh	r2, [r3, #6]
 800082c:	89fb      	ldrh	r3, [r7, #14]
 800082e:	4313      	orrs	r3, r2
 8000830:	81fb      	strh	r3, [r7, #14]

	temp_reg_CR1 |= SPI_cfg->Clock_Polarity;
 8000832:	683b      	ldr	r3, [r7, #0]
 8000834:	891a      	ldrh	r2, [r3, #8]
 8000836:	89fb      	ldrh	r3, [r7, #14]
 8000838:	4313      	orrs	r3, r2
 800083a:	81fb      	strh	r3, [r7, #14]

	temp_reg_CR1 |= SPI_cfg->Clock_Phase;
 800083c:	683b      	ldr	r3, [r7, #0]
 800083e:	895a      	ldrh	r2, [r3, #10]
 8000840:	89fb      	ldrh	r3, [r7, #14]
 8000842:	4313      	orrs	r3, r2
 8000844:	81fb      	strh	r3, [r7, #14]

	temp_reg_CR1 |= SPI_cfg->SPI_Clock_Freq;
 8000846:	683b      	ldr	r3, [r7, #0]
 8000848:	89da      	ldrh	r2, [r3, #14]
 800084a:	89fb      	ldrh	r3, [r7, #14]
 800084c:	4313      	orrs	r3, r2
 800084e:	81fb      	strh	r3, [r7, #14]

	//config NSS
	if(SPI_cfg->NSS==SPI_NSS_HARDWARE_MASTER_SS_OUTPUT_ENABLE)
 8000850:	683b      	ldr	r3, [r7, #0]
 8000852:	899b      	ldrh	r3, [r3, #12]
 8000854:	2b04      	cmp	r3, #4
 8000856:	d105      	bne.n	8000864 <MCAL_SPI_Init+0xa4>
	{
		temp_reg_CR2|= SPI_cfg->NSS;
 8000858:	683b      	ldr	r3, [r7, #0]
 800085a:	899a      	ldrh	r2, [r3, #12]
 800085c:	89bb      	ldrh	r3, [r7, #12]
 800085e:	4313      	orrs	r3, r2
 8000860:	81bb      	strh	r3, [r7, #12]
 8000862:	e004      	b.n	800086e <MCAL_SPI_Init+0xae>
	{
		temp_reg_CR2 &=  SPI_cfg->NSS;
	}
	else
	{
		temp_reg_CR1|= SPI_cfg->NSS;
 8000864:	683b      	ldr	r3, [r7, #0]
 8000866:	899a      	ldrh	r2, [r3, #12]
 8000868:	89fb      	ldrh	r3, [r7, #14]
 800086a:	4313      	orrs	r3, r2
 800086c:	81fb      	strh	r3, [r7, #14]
	}
	//=======================================================
	//IRQ

	if(SPI_cfg->IRQ_Enable != SPI_IRQ_ENABLE_NONE){
 800086e:	683b      	ldr	r3, [r7, #0]
 8000870:	8a1b      	ldrh	r3, [r3, #16]
 8000872:	2b00      	cmp	r3, #0
 8000874:	d015      	beq.n	80008a2 <MCAL_SPI_Init+0xe2>
		temp_reg_CR2 |= SPI_cfg->IRQ_Enable;
 8000876:	683b      	ldr	r3, [r7, #0]
 8000878:	8a1a      	ldrh	r2, [r3, #16]
 800087a:	89bb      	ldrh	r3, [r7, #12]
 800087c:	4313      	orrs	r3, r2
 800087e:	81bb      	strh	r3, [r7, #12]
		if(SPIx == SPI1){
 8000880:	687b      	ldr	r3, [r7, #4]
 8000882:	4a0d      	ldr	r2, [pc, #52]	; (80008b8 <MCAL_SPI_Init+0xf8>)
 8000884:	4293      	cmp	r3, r2
 8000886:	d106      	bne.n	8000896 <MCAL_SPI_Init+0xd6>
			NVIC_IRQ35_SPI1_enable();
 8000888:	4b0f      	ldr	r3, [pc, #60]	; (80008c8 <MCAL_SPI_Init+0x108>)
 800088a:	681b      	ldr	r3, [r3, #0]
 800088c:	4a0e      	ldr	r2, [pc, #56]	; (80008c8 <MCAL_SPI_Init+0x108>)
 800088e:	f043 0308 	orr.w	r3, r3, #8
 8000892:	6013      	str	r3, [r2, #0]
 8000894:	e005      	b.n	80008a2 <MCAL_SPI_Init+0xe2>
		}
		else{
			NVIC_IRQ36_SPI2_enable();
 8000896:	4b0c      	ldr	r3, [pc, #48]	; (80008c8 <MCAL_SPI_Init+0x108>)
 8000898:	681b      	ldr	r3, [r3, #0]
 800089a:	4a0b      	ldr	r2, [pc, #44]	; (80008c8 <MCAL_SPI_Init+0x108>)
 800089c:	f043 0310 	orr.w	r3, r3, #16
 80008a0:	6013      	str	r3, [r2, #0]
		}
	}

	SPIx->CR1 = temp_reg_CR1;
 80008a2:	89fa      	ldrh	r2, [r7, #14]
 80008a4:	687b      	ldr	r3, [r7, #4]
 80008a6:	601a      	str	r2, [r3, #0]
	SPIx->CR2 = temp_reg_CR2;
 80008a8:	89ba      	ldrh	r2, [r7, #12]
 80008aa:	687b      	ldr	r3, [r7, #4]
 80008ac:	605a      	str	r2, [r3, #4]

}
 80008ae:	bf00      	nop
 80008b0:	3714      	adds	r7, #20
 80008b2:	46bd      	mov	sp, r7
 80008b4:	bc80      	pop	{r7}
 80008b6:	4770      	bx	lr
 80008b8:	40013000 	.word	0x40013000
 80008bc:	40021000 	.word	0x40021000
 80008c0:	2000001c 	.word	0x2000001c
 80008c4:	40003800 	.word	0x40003800
 80008c8:	e000e104 	.word	0xe000e104

080008cc <MCAL_SPI_TX_RX>:
	}

	*Data = SPIx->DR;
}

void MCAL_SPI_TX_RX(SPI_TypeDef* SPIx, uint16_t* Data, enum Polling_Mechanismm PollingEN ){
 80008cc:	b480      	push	{r7}
 80008ce:	b085      	sub	sp, #20
 80008d0:	af00      	add	r7, sp, #0
 80008d2:	60f8      	str	r0, [r7, #12]
 80008d4:	60b9      	str	r1, [r7, #8]
 80008d6:	4613      	mov	r3, r2
 80008d8:	71fb      	strb	r3, [r7, #7]

	if(PollingEN == pollingenable){
 80008da:	79fb      	ldrb	r3, [r7, #7]
 80008dc:	2b00      	cmp	r3, #0
 80008de:	d106      	bne.n	80008ee <MCAL_SPI_TX_RX+0x22>
		while(!((SPIx->SR) & SPI_SR_TXE));
 80008e0:	bf00      	nop
 80008e2:	68fb      	ldr	r3, [r7, #12]
 80008e4:	689b      	ldr	r3, [r3, #8]
 80008e6:	f003 0302 	and.w	r3, r3, #2
 80008ea:	2b00      	cmp	r3, #0
 80008ec:	d0f9      	beq.n	80008e2 <MCAL_SPI_TX_RX+0x16>
	}

	SPIx->DR = *Data;
 80008ee:	68bb      	ldr	r3, [r7, #8]
 80008f0:	881b      	ldrh	r3, [r3, #0]
 80008f2:	461a      	mov	r2, r3
 80008f4:	68fb      	ldr	r3, [r7, #12]
 80008f6:	60da      	str	r2, [r3, #12]

	if(PollingEN == pollingenable){
 80008f8:	79fb      	ldrb	r3, [r7, #7]
 80008fa:	2b00      	cmp	r3, #0
 80008fc:	d106      	bne.n	800090c <MCAL_SPI_TX_RX+0x40>
		while(!((SPIx->SR) & SPI_SR_RXNE));
 80008fe:	bf00      	nop
 8000900:	68fb      	ldr	r3, [r7, #12]
 8000902:	689b      	ldr	r3, [r3, #8]
 8000904:	f003 0301 	and.w	r3, r3, #1
 8000908:	2b00      	cmp	r3, #0
 800090a:	d0f9      	beq.n	8000900 <MCAL_SPI_TX_RX+0x34>
	}

	*Data = SPIx->DR;
 800090c:	68fb      	ldr	r3, [r7, #12]
 800090e:	68db      	ldr	r3, [r3, #12]
 8000910:	b29a      	uxth	r2, r3
 8000912:	68bb      	ldr	r3, [r7, #8]
 8000914:	801a      	strh	r2, [r3, #0]
}
 8000916:	bf00      	nop
 8000918:	3714      	adds	r7, #20
 800091a:	46bd      	mov	sp, r7
 800091c:	bc80      	pop	{r7}
 800091e:	4770      	bx	lr

08000920 <MCAL_SPI_GPIO_Set_Pins>:



void MCAL_SPI_GPIO_Set_Pins(SPI_TypeDef* SPIx){
 8000920:	b580      	push	{r7, lr}
 8000922:	b084      	sub	sp, #16
 8000924:	af00      	add	r7, sp, #0
 8000926:	6078      	str	r0, [r7, #4]

	GPIO_PinConfig_t pin_cfg;

	if(SPIx==SPI1)
 8000928:	687b      	ldr	r3, [r7, #4]
 800092a:	4a71      	ldr	r2, [pc, #452]	; (8000af0 <MCAL_SPI_GPIO_Set_Pins+0x1d0>)
 800092c:	4293      	cmp	r3, r2
 800092e:	d169      	bne.n	8000a04 <MCAL_SPI_GPIO_Set_Pins+0xe4>
	{
		//   PA4:NSS
		//   PA5:SCK
		//   PA6:MISO
		//	 PA7:MOSI
		if(Global_SPI_Config[SPI1_INDEX]->Device_Mode==SPI_DEVICE_MODE_MASTER)
 8000930:	4b70      	ldr	r3, [pc, #448]	; (8000af4 <MCAL_SPI_GPIO_Set_Pins+0x1d4>)
 8000932:	681b      	ldr	r3, [r3, #0]
 8000934:	881b      	ldrh	r3, [r3, #0]
 8000936:	2b04      	cmp	r3, #4
 8000938:	d134      	bne.n	80009a4 <MCAL_SPI_GPIO_Set_Pins+0x84>
		{
			switch(Global_SPI_Config[SPI1_INDEX]->NSS)
 800093a:	4b6e      	ldr	r3, [pc, #440]	; (8000af4 <MCAL_SPI_GPIO_Set_Pins+0x1d4>)
 800093c:	681b      	ldr	r3, [r3, #0]
 800093e:	899b      	ldrh	r3, [r3, #12]
 8000940:	2b04      	cmp	r3, #4
 8000942:	d10c      	bne.n	800095e <MCAL_SPI_GPIO_Set_Pins+0x3e>

				break;


			case SPI_NSS_HARDWARE_MASTER_SS_OUTPUT_ENABLE:
				pin_cfg.GPIO_PinNumber =GPIO_PIN4;
 8000944:	2310      	movs	r3, #16
 8000946:	813b      	strh	r3, [r7, #8]
				pin_cfg.GPIO_MODE= GPIO_MODE_OUTPUT_AF_PP;
 8000948:	2306      	movs	r3, #6
 800094a:	72bb      	strb	r3, [r7, #10]
				pin_cfg.GPIO_Output_Speed=GPIO_SPEED_10M;
 800094c:	2301      	movs	r3, #1
 800094e:	72fb      	strb	r3, [r7, #11]
				MCAL_GPIO_Init(GPIOA , &pin_cfg);
 8000950:	f107 0308 	add.w	r3, r7, #8
 8000954:	4619      	mov	r1, r3
 8000956:	4868      	ldr	r0, [pc, #416]	; (8000af8 <MCAL_SPI_GPIO_Set_Pins+0x1d8>)
 8000958:	f7ff fe45 	bl	80005e6 <MCAL_GPIO_Init>
				break;
 800095c:	bf00      	nop
			}

			//PA5: SCLK
			pin_cfg.GPIO_PinNumber =GPIO_PIN5;
 800095e:	2320      	movs	r3, #32
 8000960:	813b      	strh	r3, [r7, #8]
			pin_cfg.GPIO_MODE= GPIO_MODE_OUTPUT_AF_PP;
 8000962:	2306      	movs	r3, #6
 8000964:	72bb      	strb	r3, [r7, #10]
			pin_cfg.GPIO_Output_Speed=GPIO_SPEED_10M;
 8000966:	2301      	movs	r3, #1
 8000968:	72fb      	strb	r3, [r7, #11]
			MCAL_GPIO_Init(GPIOA , &pin_cfg);
 800096a:	f107 0308 	add.w	r3, r7, #8
 800096e:	4619      	mov	r1, r3
 8000970:	4861      	ldr	r0, [pc, #388]	; (8000af8 <MCAL_SPI_GPIO_Set_Pins+0x1d8>)
 8000972:	f7ff fe38 	bl	80005e6 <MCAL_GPIO_Init>


			//PA6: MISO
			//full duplex
			pin_cfg.GPIO_PinNumber =GPIO_PIN6;
 8000976:	2340      	movs	r3, #64	; 0x40
 8000978:	813b      	strh	r3, [r7, #8]
			pin_cfg.GPIO_MODE= GPIO_MODE_INPUT_FLOAT;
 800097a:	2301      	movs	r3, #1
 800097c:	72bb      	strb	r3, [r7, #10]
			MCAL_GPIO_Init(GPIOA , &pin_cfg);
 800097e:	f107 0308 	add.w	r3, r7, #8
 8000982:	4619      	mov	r1, r3
 8000984:	485c      	ldr	r0, [pc, #368]	; (8000af8 <MCAL_SPI_GPIO_Set_Pins+0x1d8>)
 8000986:	f7ff fe2e 	bl	80005e6 <MCAL_GPIO_Init>


			//PA7: MOSI
			//full duplex
			pin_cfg.GPIO_PinNumber =GPIO_PIN7;
 800098a:	2380      	movs	r3, #128	; 0x80
 800098c:	813b      	strh	r3, [r7, #8]
			pin_cfg.GPIO_MODE= GPIO_MODE_OUTPUT_AF_PP;
 800098e:	2306      	movs	r3, #6
 8000990:	72bb      	strb	r3, [r7, #10]
			pin_cfg.GPIO_Output_Speed=GPIO_SPEED_10M;
 8000992:	2301      	movs	r3, #1
 8000994:	72fb      	strb	r3, [r7, #11]
			MCAL_GPIO_Init(GPIOA , &pin_cfg);
 8000996:	f107 0308 	add.w	r3, r7, #8
 800099a:	4619      	mov	r1, r3
 800099c:	4856      	ldr	r0, [pc, #344]	; (8000af8 <MCAL_SPI_GPIO_Set_Pins+0x1d8>)
 800099e:	f7ff fe22 	bl	80005e6 <MCAL_GPIO_Init>
			pin_cfg.GPIO_MODE= GPIO_MODE_INPUT_FLOAT;
			MCAL_GPIO_Init(GPIOB , &pin_cfg);
		}
	}

}
 80009a2:	e0a0      	b.n	8000ae6 <MCAL_SPI_GPIO_Set_Pins+0x1c6>
			if(Global_SPI_Config[SPI1_INDEX]->NSS== SPI_NSS_HARDWARE_SLAVE){
 80009a4:	4b53      	ldr	r3, [pc, #332]	; (8000af4 <MCAL_SPI_GPIO_Set_Pins+0x1d4>)
 80009a6:	681b      	ldr	r3, [r3, #0]
 80009a8:	899b      	ldrh	r3, [r3, #12]
 80009aa:	2b00      	cmp	r3, #0
 80009ac:	d109      	bne.n	80009c2 <MCAL_SPI_GPIO_Set_Pins+0xa2>
				pin_cfg.GPIO_PinNumber =GPIO_PIN4;
 80009ae:	2310      	movs	r3, #16
 80009b0:	813b      	strh	r3, [r7, #8]
				pin_cfg.GPIO_MODE= GPIO_MODE_INPUT_FLOAT;
 80009b2:	2301      	movs	r3, #1
 80009b4:	72bb      	strb	r3, [r7, #10]
				MCAL_GPIO_Init(GPIOA , &pin_cfg);
 80009b6:	f107 0308 	add.w	r3, r7, #8
 80009ba:	4619      	mov	r1, r3
 80009bc:	484e      	ldr	r0, [pc, #312]	; (8000af8 <MCAL_SPI_GPIO_Set_Pins+0x1d8>)
 80009be:	f7ff fe12 	bl	80005e6 <MCAL_GPIO_Init>
			pin_cfg.GPIO_PinNumber =GPIO_PIN5;
 80009c2:	2320      	movs	r3, #32
 80009c4:	813b      	strh	r3, [r7, #8]
			pin_cfg.GPIO_MODE= GPIO_MODE_INPUT_FLOAT;
 80009c6:	2301      	movs	r3, #1
 80009c8:	72bb      	strb	r3, [r7, #10]
			MCAL_GPIO_Init(GPIOA , &pin_cfg);
 80009ca:	f107 0308 	add.w	r3, r7, #8
 80009ce:	4619      	mov	r1, r3
 80009d0:	4849      	ldr	r0, [pc, #292]	; (8000af8 <MCAL_SPI_GPIO_Set_Pins+0x1d8>)
 80009d2:	f7ff fe08 	bl	80005e6 <MCAL_GPIO_Init>
			pin_cfg.GPIO_PinNumber =GPIO_PIN6;
 80009d6:	2340      	movs	r3, #64	; 0x40
 80009d8:	813b      	strh	r3, [r7, #8]
			pin_cfg.GPIO_MODE= GPIO_MODE_OUTPUT_AF_PP;
 80009da:	2306      	movs	r3, #6
 80009dc:	72bb      	strb	r3, [r7, #10]
			pin_cfg.GPIO_Output_Speed=GPIO_SPEED_10M;
 80009de:	2301      	movs	r3, #1
 80009e0:	72fb      	strb	r3, [r7, #11]
			MCAL_GPIO_Init(GPIOA , &pin_cfg);
 80009e2:	f107 0308 	add.w	r3, r7, #8
 80009e6:	4619      	mov	r1, r3
 80009e8:	4843      	ldr	r0, [pc, #268]	; (8000af8 <MCAL_SPI_GPIO_Set_Pins+0x1d8>)
 80009ea:	f7ff fdfc 	bl	80005e6 <MCAL_GPIO_Init>
			pin_cfg.GPIO_PinNumber =GPIO_PIN7;
 80009ee:	2380      	movs	r3, #128	; 0x80
 80009f0:	813b      	strh	r3, [r7, #8]
			pin_cfg.GPIO_MODE= GPIO_MODE_INPUT_FLOAT;
 80009f2:	2301      	movs	r3, #1
 80009f4:	72bb      	strb	r3, [r7, #10]
			MCAL_GPIO_Init(GPIOA , &pin_cfg);
 80009f6:	f107 0308 	add.w	r3, r7, #8
 80009fa:	4619      	mov	r1, r3
 80009fc:	483e      	ldr	r0, [pc, #248]	; (8000af8 <MCAL_SPI_GPIO_Set_Pins+0x1d8>)
 80009fe:	f7ff fdf2 	bl	80005e6 <MCAL_GPIO_Init>
}
 8000a02:	e070      	b.n	8000ae6 <MCAL_SPI_GPIO_Set_Pins+0x1c6>
		SPI_config *spi_cfg = Global_SPI_Config[SPI2_INDEX];
 8000a04:	4b3b      	ldr	r3, [pc, #236]	; (8000af4 <MCAL_SPI_GPIO_Set_Pins+0x1d4>)
 8000a06:	685b      	ldr	r3, [r3, #4]
 8000a08:	60fb      	str	r3, [r7, #12]
		if(spi_cfg->Device_Mode == SPI_DEVICE_MODE_MASTER){
 8000a0a:	68fb      	ldr	r3, [r7, #12]
 8000a0c:	881b      	ldrh	r3, [r3, #0]
 8000a0e:	2b04      	cmp	r3, #4
 8000a10:	d137      	bne.n	8000a82 <MCAL_SPI_GPIO_Set_Pins+0x162>
			switch(spi_cfg->NSS){
 8000a12:	68fb      	ldr	r3, [r7, #12]
 8000a14:	899b      	ldrh	r3, [r3, #12]
 8000a16:	2b04      	cmp	r3, #4
 8000a18:	d10d      	bne.n	8000a36 <MCAL_SPI_GPIO_Set_Pins+0x116>
				pin_cfg.GPIO_PinNumber =GPIO_PIN12;
 8000a1a:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8000a1e:	813b      	strh	r3, [r7, #8]
				pin_cfg.GPIO_MODE= GPIO_MODE_OUTPUT_AF_PP;
 8000a20:	2306      	movs	r3, #6
 8000a22:	72bb      	strb	r3, [r7, #10]
				pin_cfg.GPIO_Output_Speed=GPIO_SPEED_10M;
 8000a24:	2301      	movs	r3, #1
 8000a26:	72fb      	strb	r3, [r7, #11]
				MCAL_GPIO_Init(GPIOB , &pin_cfg);
 8000a28:	f107 0308 	add.w	r3, r7, #8
 8000a2c:	4619      	mov	r1, r3
 8000a2e:	4833      	ldr	r0, [pc, #204]	; (8000afc <MCAL_SPI_GPIO_Set_Pins+0x1dc>)
 8000a30:	f7ff fdd9 	bl	80005e6 <MCAL_GPIO_Init>
				break;
 8000a34:	bf00      	nop
			pin_cfg.GPIO_PinNumber =GPIO_PIN13;
 8000a36:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8000a3a:	813b      	strh	r3, [r7, #8]
			pin_cfg.GPIO_MODE= GPIO_MODE_OUTPUT_AF_PP;
 8000a3c:	2306      	movs	r3, #6
 8000a3e:	72bb      	strb	r3, [r7, #10]
			pin_cfg.GPIO_Output_Speed=GPIO_SPEED_10M;
 8000a40:	2301      	movs	r3, #1
 8000a42:	72fb      	strb	r3, [r7, #11]
			MCAL_GPIO_Init(GPIOB , &pin_cfg);
 8000a44:	f107 0308 	add.w	r3, r7, #8
 8000a48:	4619      	mov	r1, r3
 8000a4a:	482c      	ldr	r0, [pc, #176]	; (8000afc <MCAL_SPI_GPIO_Set_Pins+0x1dc>)
 8000a4c:	f7ff fdcb 	bl	80005e6 <MCAL_GPIO_Init>
			pin_cfg.GPIO_PinNumber =GPIO_PIN14;
 8000a50:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8000a54:	813b      	strh	r3, [r7, #8]
			pin_cfg.GPIO_MODE= GPIO_MODE_INPUT_FLOAT;
 8000a56:	2301      	movs	r3, #1
 8000a58:	72bb      	strb	r3, [r7, #10]
			MCAL_GPIO_Init(GPIOB , &pin_cfg);
 8000a5a:	f107 0308 	add.w	r3, r7, #8
 8000a5e:	4619      	mov	r1, r3
 8000a60:	4826      	ldr	r0, [pc, #152]	; (8000afc <MCAL_SPI_GPIO_Set_Pins+0x1dc>)
 8000a62:	f7ff fdc0 	bl	80005e6 <MCAL_GPIO_Init>
			pin_cfg.GPIO_PinNumber =GPIO_PIN15;
 8000a66:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8000a6a:	813b      	strh	r3, [r7, #8]
			pin_cfg.GPIO_MODE= GPIO_MODE_OUTPUT_AF_PP;
 8000a6c:	2306      	movs	r3, #6
 8000a6e:	72bb      	strb	r3, [r7, #10]
			pin_cfg.GPIO_Output_Speed=GPIO_SPEED_10M;
 8000a70:	2301      	movs	r3, #1
 8000a72:	72fb      	strb	r3, [r7, #11]
			MCAL_GPIO_Init(GPIOB , &pin_cfg);
 8000a74:	f107 0308 	add.w	r3, r7, #8
 8000a78:	4619      	mov	r1, r3
 8000a7a:	4820      	ldr	r0, [pc, #128]	; (8000afc <MCAL_SPI_GPIO_Set_Pins+0x1dc>)
 8000a7c:	f7ff fdb3 	bl	80005e6 <MCAL_GPIO_Init>
}
 8000a80:	e031      	b.n	8000ae6 <MCAL_SPI_GPIO_Set_Pins+0x1c6>
			if(spi_cfg->NSS == SPI_NSS_HARDWARE_SLAVE){
 8000a82:	68fb      	ldr	r3, [r7, #12]
 8000a84:	899b      	ldrh	r3, [r3, #12]
 8000a86:	2b00      	cmp	r3, #0
 8000a88:	d10a      	bne.n	8000aa0 <MCAL_SPI_GPIO_Set_Pins+0x180>
				pin_cfg.GPIO_PinNumber =GPIO_PIN12;
 8000a8a:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8000a8e:	813b      	strh	r3, [r7, #8]
				pin_cfg.GPIO_MODE= GPIO_MODE_INPUT_FLOAT;
 8000a90:	2301      	movs	r3, #1
 8000a92:	72bb      	strb	r3, [r7, #10]
				MCAL_GPIO_Init(GPIOB , &pin_cfg);
 8000a94:	f107 0308 	add.w	r3, r7, #8
 8000a98:	4619      	mov	r1, r3
 8000a9a:	4818      	ldr	r0, [pc, #96]	; (8000afc <MCAL_SPI_GPIO_Set_Pins+0x1dc>)
 8000a9c:	f7ff fda3 	bl	80005e6 <MCAL_GPIO_Init>
			pin_cfg.GPIO_PinNumber =GPIO_PIN13;
 8000aa0:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8000aa4:	813b      	strh	r3, [r7, #8]
			pin_cfg.GPIO_MODE= GPIO_MODE_INPUT_FLOAT;
 8000aa6:	2301      	movs	r3, #1
 8000aa8:	72bb      	strb	r3, [r7, #10]
			MCAL_GPIO_Init(GPIOB , &pin_cfg);
 8000aaa:	f107 0308 	add.w	r3, r7, #8
 8000aae:	4619      	mov	r1, r3
 8000ab0:	4812      	ldr	r0, [pc, #72]	; (8000afc <MCAL_SPI_GPIO_Set_Pins+0x1dc>)
 8000ab2:	f7ff fd98 	bl	80005e6 <MCAL_GPIO_Init>
			pin_cfg.GPIO_PinNumber =GPIO_PIN14;
 8000ab6:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8000aba:	813b      	strh	r3, [r7, #8]
			pin_cfg.GPIO_MODE= GPIO_MODE_OUTPUT_AF_PP;
 8000abc:	2306      	movs	r3, #6
 8000abe:	72bb      	strb	r3, [r7, #10]
			pin_cfg.GPIO_Output_Speed=GPIO_SPEED_10M;
 8000ac0:	2301      	movs	r3, #1
 8000ac2:	72fb      	strb	r3, [r7, #11]
			MCAL_GPIO_Init(GPIOB , &pin_cfg);
 8000ac4:	f107 0308 	add.w	r3, r7, #8
 8000ac8:	4619      	mov	r1, r3
 8000aca:	480c      	ldr	r0, [pc, #48]	; (8000afc <MCAL_SPI_GPIO_Set_Pins+0x1dc>)
 8000acc:	f7ff fd8b 	bl	80005e6 <MCAL_GPIO_Init>
			pin_cfg.GPIO_PinNumber =GPIO_PIN15;
 8000ad0:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8000ad4:	813b      	strh	r3, [r7, #8]
			pin_cfg.GPIO_MODE= GPIO_MODE_INPUT_FLOAT;
 8000ad6:	2301      	movs	r3, #1
 8000ad8:	72bb      	strb	r3, [r7, #10]
			MCAL_GPIO_Init(GPIOB , &pin_cfg);
 8000ada:	f107 0308 	add.w	r3, r7, #8
 8000ade:	4619      	mov	r1, r3
 8000ae0:	4806      	ldr	r0, [pc, #24]	; (8000afc <MCAL_SPI_GPIO_Set_Pins+0x1dc>)
 8000ae2:	f7ff fd80 	bl	80005e6 <MCAL_GPIO_Init>
}
 8000ae6:	bf00      	nop
 8000ae8:	3710      	adds	r7, #16
 8000aea:	46bd      	mov	sp, r7
 8000aec:	bd80      	pop	{r7, pc}
 8000aee:	bf00      	nop
 8000af0:	40013000 	.word	0x40013000
 8000af4:	2000001c 	.word	0x2000001c
 8000af8:	40010800 	.word	0x40010800
 8000afc:	40010c00 	.word	0x40010c00

08000b00 <SPI1_IRQHandler>:
 * 							ISR Functions
 * =====================================================================================
 */

void SPI1_IRQHandler(void)
{
 8000b00:	b580      	push	{r7, lr}
 8000b02:	b082      	sub	sp, #8
 8000b04:	af00      	add	r7, sp, #0
	struct SPI_IRQ_SRC irq_src ;

	irq_src.TXE  = ( ( SPI1->SR  & (1<<1)) >>1  ) ;
 8000b06:	4b13      	ldr	r3, [pc, #76]	; (8000b54 <SPI1_IRQHandler+0x54>)
 8000b08:	689b      	ldr	r3, [r3, #8]
 8000b0a:	085b      	lsrs	r3, r3, #1
 8000b0c:	f003 0301 	and.w	r3, r3, #1
 8000b10:	b2da      	uxtb	r2, r3
 8000b12:	793b      	ldrb	r3, [r7, #4]
 8000b14:	f362 0300 	bfi	r3, r2, #0, #1
 8000b18:	713b      	strb	r3, [r7, #4]
	irq_src.RXNE = ( ( SPI1->SR  & (1<<0)) >> 0 ) ;
 8000b1a:	4b0e      	ldr	r3, [pc, #56]	; (8000b54 <SPI1_IRQHandler+0x54>)
 8000b1c:	689b      	ldr	r3, [r3, #8]
 8000b1e:	f003 0301 	and.w	r3, r3, #1
 8000b22:	b2da      	uxtb	r2, r3
 8000b24:	793b      	ldrb	r3, [r7, #4]
 8000b26:	f362 0341 	bfi	r3, r2, #1, #1
 8000b2a:	713b      	strb	r3, [r7, #4]
	irq_src.ERRI = ( ( SPI1->SR  & (1<<4)) >> 4 ) ;
 8000b2c:	4b09      	ldr	r3, [pc, #36]	; (8000b54 <SPI1_IRQHandler+0x54>)
 8000b2e:	689b      	ldr	r3, [r3, #8]
 8000b30:	091b      	lsrs	r3, r3, #4
 8000b32:	f003 0301 	and.w	r3, r3, #1
 8000b36:	b2da      	uxtb	r2, r3
 8000b38:	793b      	ldrb	r3, [r7, #4]
 8000b3a:	f362 0382 	bfi	r3, r2, #2, #1
 8000b3e:	713b      	strb	r3, [r7, #4]

	Global_SPI_Config[SPI1_INDEX]->P_IRQ_Callback(irq_src);
 8000b40:	4b05      	ldr	r3, [pc, #20]	; (8000b58 <SPI1_IRQHandler+0x58>)
 8000b42:	681b      	ldr	r3, [r3, #0]
 8000b44:	695b      	ldr	r3, [r3, #20]
 8000b46:	7938      	ldrb	r0, [r7, #4]
 8000b48:	4798      	blx	r3
}
 8000b4a:	bf00      	nop
 8000b4c:	3708      	adds	r7, #8
 8000b4e:	46bd      	mov	sp, r7
 8000b50:	bd80      	pop	{r7, pc}
 8000b52:	bf00      	nop
 8000b54:	40013000 	.word	0x40013000
 8000b58:	2000001c 	.word	0x2000001c

08000b5c <SPI2_IRQHandler>:

void SPI2_IRQHandler(void)
{
 8000b5c:	b580      	push	{r7, lr}
 8000b5e:	b082      	sub	sp, #8
 8000b60:	af00      	add	r7, sp, #0
	struct SPI_IRQ_SRC irq_src ;

	irq_src.TXE  = ( ( SPI2->SR  & (1<<1)) >> 1 ) ;
 8000b62:	4b13      	ldr	r3, [pc, #76]	; (8000bb0 <SPI2_IRQHandler+0x54>)
 8000b64:	689b      	ldr	r3, [r3, #8]
 8000b66:	085b      	lsrs	r3, r3, #1
 8000b68:	f003 0301 	and.w	r3, r3, #1
 8000b6c:	b2da      	uxtb	r2, r3
 8000b6e:	793b      	ldrb	r3, [r7, #4]
 8000b70:	f362 0300 	bfi	r3, r2, #0, #1
 8000b74:	713b      	strb	r3, [r7, #4]
	irq_src.RXNE = ( ( SPI2->SR  & (1<<0)) >> 0 ) ;
 8000b76:	4b0e      	ldr	r3, [pc, #56]	; (8000bb0 <SPI2_IRQHandler+0x54>)
 8000b78:	689b      	ldr	r3, [r3, #8]
 8000b7a:	f003 0301 	and.w	r3, r3, #1
 8000b7e:	b2da      	uxtb	r2, r3
 8000b80:	793b      	ldrb	r3, [r7, #4]
 8000b82:	f362 0341 	bfi	r3, r2, #1, #1
 8000b86:	713b      	strb	r3, [r7, #4]
	irq_src.ERRI = ( ( SPI2->SR  & (1<<4)) >> 4 ) ;
 8000b88:	4b09      	ldr	r3, [pc, #36]	; (8000bb0 <SPI2_IRQHandler+0x54>)
 8000b8a:	689b      	ldr	r3, [r3, #8]
 8000b8c:	091b      	lsrs	r3, r3, #4
 8000b8e:	f003 0301 	and.w	r3, r3, #1
 8000b92:	b2da      	uxtb	r2, r3
 8000b94:	793b      	ldrb	r3, [r7, #4]
 8000b96:	f362 0382 	bfi	r3, r2, #2, #1
 8000b9a:	713b      	strb	r3, [r7, #4]

	Global_SPI_Config[SPI2_INDEX]->P_IRQ_Callback(irq_src);
 8000b9c:	4b05      	ldr	r3, [pc, #20]	; (8000bb4 <SPI2_IRQHandler+0x58>)
 8000b9e:	685b      	ldr	r3, [r3, #4]
 8000ba0:	695b      	ldr	r3, [r3, #20]
 8000ba2:	7938      	ldrb	r0, [r7, #4]
 8000ba4:	4798      	blx	r3
}
 8000ba6:	bf00      	nop
 8000ba8:	3708      	adds	r7, #8
 8000baa:	46bd      	mov	sp, r7
 8000bac:	bd80      	pop	{r7, pc}
 8000bae:	bf00      	nop
 8000bb0:	40003800 	.word	0x40003800
 8000bb4:	2000001c 	.word	0x2000001c

08000bb8 <MCAL_USART_Init>:
 * @brief                -initialize the USARTX pin  to a specified parameters
 * @param [in]           -USARTX where x can be (USARTX1 USARTX2 USART3)
 * @retval               - null
 * Note                  -null
 */
void MCAL_USART_Init(USART_TypeDef* USARTx, USART_config* USART_cfg){
 8000bb8:	b580      	push	{r7, lr}
 8000bba:	b084      	sub	sp, #16
 8000bbc:	af00      	add	r7, sp, #0
 8000bbe:	6078      	str	r0, [r7, #4]
 8000bc0:	6039      	str	r1, [r7, #0]

	uint32_t pclk, BRR;

	if(USARTx==USART1)
 8000bc2:	687b      	ldr	r3, [r7, #4]
 8000bc4:	4a55      	ldr	r2, [pc, #340]	; (8000d1c <MCAL_USART_Init+0x164>)
 8000bc6:	4293      	cmp	r3, r2
 8000bc8:	d109      	bne.n	8000bde <MCAL_USART_Init+0x26>
	{
		Global_USART_Config[0]=USART_cfg;
 8000bca:	4a55      	ldr	r2, [pc, #340]	; (8000d20 <MCAL_USART_Init+0x168>)
 8000bcc:	683b      	ldr	r3, [r7, #0]
 8000bce:	6013      	str	r3, [r2, #0]
		RCC_USART1_CLK_EN();
 8000bd0:	4b54      	ldr	r3, [pc, #336]	; (8000d24 <MCAL_USART_Init+0x16c>)
 8000bd2:	699b      	ldr	r3, [r3, #24]
 8000bd4:	4a53      	ldr	r2, [pc, #332]	; (8000d24 <MCAL_USART_Init+0x16c>)
 8000bd6:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8000bda:	6193      	str	r3, [r2, #24]
 8000bdc:	e016      	b.n	8000c0c <MCAL_USART_Init+0x54>
	}
	else if(USARTx == USART2){
 8000bde:	687b      	ldr	r3, [r7, #4]
 8000be0:	4a51      	ldr	r2, [pc, #324]	; (8000d28 <MCAL_USART_Init+0x170>)
 8000be2:	4293      	cmp	r3, r2
 8000be4:	d109      	bne.n	8000bfa <MCAL_USART_Init+0x42>
		Global_USART_Config[1] = USART_cfg;
 8000be6:	4a4e      	ldr	r2, [pc, #312]	; (8000d20 <MCAL_USART_Init+0x168>)
 8000be8:	683b      	ldr	r3, [r7, #0]
 8000bea:	6053      	str	r3, [r2, #4]
		RCC_USART2_CLK_EN();
 8000bec:	4b4d      	ldr	r3, [pc, #308]	; (8000d24 <MCAL_USART_Init+0x16c>)
 8000bee:	69db      	ldr	r3, [r3, #28]
 8000bf0:	4a4c      	ldr	r2, [pc, #304]	; (8000d24 <MCAL_USART_Init+0x16c>)
 8000bf2:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000bf6:	61d3      	str	r3, [r2, #28]
 8000bf8:	e008      	b.n	8000c0c <MCAL_USART_Init+0x54>
	}
	else{
		Global_USART_Config[2] = USART_cfg;
 8000bfa:	4a49      	ldr	r2, [pc, #292]	; (8000d20 <MCAL_USART_Init+0x168>)
 8000bfc:	683b      	ldr	r3, [r7, #0]
 8000bfe:	6093      	str	r3, [r2, #8]
		RCC_USART3_CLK_EN();
 8000c00:	4b48      	ldr	r3, [pc, #288]	; (8000d24 <MCAL_USART_Init+0x16c>)
 8000c02:	69db      	ldr	r3, [r3, #28]
 8000c04:	4a47      	ldr	r2, [pc, #284]	; (8000d24 <MCAL_USART_Init+0x16c>)
 8000c06:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8000c0a:	61d3      	str	r3, [r2, #28]
	}
	//enable USART module
	USARTx->CR1 |= 1<<13;
 8000c0c:	687b      	ldr	r3, [r7, #4]
 8000c0e:	68db      	ldr	r3, [r3, #12]
 8000c10:	f443 5200 	orr.w	r2, r3, #8192	; 0x2000
 8000c14:	687b      	ldr	r3, [r7, #4]
 8000c16:	60da      	str	r2, [r3, #12]

	//-----------all of the following configs corresponding bits in the registers are already done in the reference macros---------

	//enable TX/RX according to config
	USARTx->CR1 |= USART_cfg->USART_MODE;
 8000c18:	687b      	ldr	r3, [r7, #4]
 8000c1a:	68db      	ldr	r3, [r3, #12]
 8000c1c:	683a      	ldr	r2, [r7, #0]
 8000c1e:	7812      	ldrb	r2, [r2, #0]
 8000c20:	431a      	orrs	r2, r3
 8000c22:	687b      	ldr	r3, [r7, #4]
 8000c24:	60da      	str	r2, [r3, #12]

	//payload length
	USARTx->CR1 |= USART_cfg->Payload_length;
 8000c26:	687b      	ldr	r3, [r7, #4]
 8000c28:	68db      	ldr	r3, [r3, #12]
 8000c2a:	683a      	ldr	r2, [r7, #0]
 8000c2c:	7a12      	ldrb	r2, [r2, #8]
 8000c2e:	431a      	orrs	r2, r3
 8000c30:	687b      	ldr	r3, [r7, #4]
 8000c32:	60da      	str	r2, [r3, #12]

	//parity bits
	USARTx->CR1 |= USART_cfg->Parity;
 8000c34:	687b      	ldr	r3, [r7, #4]
 8000c36:	68db      	ldr	r3, [r3, #12]
 8000c38:	683a      	ldr	r2, [r7, #0]
 8000c3a:	7a52      	ldrb	r2, [r2, #9]
 8000c3c:	431a      	orrs	r2, r3
 8000c3e:	687b      	ldr	r3, [r7, #4]
 8000c40:	60da      	str	r2, [r3, #12]

	//stop bits
	USARTx->CR2 |= USART_cfg->Stop_bits;
 8000c42:	687b      	ldr	r3, [r7, #4]
 8000c44:	691b      	ldr	r3, [r3, #16]
 8000c46:	683a      	ldr	r2, [r7, #0]
 8000c48:	7a92      	ldrb	r2, [r2, #10]
 8000c4a:	431a      	orrs	r2, r3
 8000c4c:	687b      	ldr	r3, [r7, #4]
 8000c4e:	611a      	str	r2, [r3, #16]

	//control flow
	USARTx->CR3 |= USART_cfg->HW_Flow_Control;
 8000c50:	687b      	ldr	r3, [r7, #4]
 8000c52:	695b      	ldr	r3, [r3, #20]
 8000c54:	683a      	ldr	r2, [r7, #0]
 8000c56:	7ad2      	ldrb	r2, [r2, #11]
 8000c58:	431a      	orrs	r2, r3
 8000c5a:	687b      	ldr	r3, [r7, #4]
 8000c5c:	615a      	str	r2, [r3, #20]

	//------------------------------------Baud rate configuration------------------------------------------------
	//PCLK1 for USART2,3
	//PCLK2 for USART1

	if(USARTx == USART1){
 8000c5e:	687b      	ldr	r3, [r7, #4]
 8000c60:	4a2e      	ldr	r2, [pc, #184]	; (8000d1c <MCAL_USART_Init+0x164>)
 8000c62:	4293      	cmp	r3, r2
 8000c64:	d103      	bne.n	8000c6e <MCAL_USART_Init+0xb6>
		pclk = MCAL_RCC_GetPCLK2Freq();
 8000c66:	f7ff fd97 	bl	8000798 <MCAL_RCC_GetPCLK2Freq>
 8000c6a:	60f8      	str	r0, [r7, #12]
 8000c6c:	e002      	b.n	8000c74 <MCAL_USART_Init+0xbc>
	}
	else{
		pclk = MCAL_RCC_GetPCLK1Freq();
 8000c6e:	f7ff fd7f 	bl	8000770 <MCAL_RCC_GetPCLK1Freq>
 8000c72:	60f8      	str	r0, [r7, #12]
	}
	//details in @ref Baud rate calculation
	BRR = USART_BRR_Register(pclk,USART_cfg->Baud_rate);
 8000c74:	683b      	ldr	r3, [r7, #0]
 8000c76:	685b      	ldr	r3, [r3, #4]
 8000c78:	011b      	lsls	r3, r3, #4
 8000c7a:	68fa      	ldr	r2, [r7, #12]
 8000c7c:	fbb2 f3f3 	udiv	r3, r2, r3
 8000c80:	0119      	lsls	r1, r3, #4
 8000c82:	68fa      	ldr	r2, [r7, #12]
 8000c84:	4613      	mov	r3, r2
 8000c86:	009b      	lsls	r3, r3, #2
 8000c88:	4413      	add	r3, r2
 8000c8a:	009a      	lsls	r2, r3, #2
 8000c8c:	441a      	add	r2, r3
 8000c8e:	683b      	ldr	r3, [r7, #0]
 8000c90:	685b      	ldr	r3, [r3, #4]
 8000c92:	009b      	lsls	r3, r3, #2
 8000c94:	fbb2 f2f3 	udiv	r2, r2, r3
 8000c98:	683b      	ldr	r3, [r7, #0]
 8000c9a:	685b      	ldr	r3, [r3, #4]
 8000c9c:	011b      	lsls	r3, r3, #4
 8000c9e:	68f8      	ldr	r0, [r7, #12]
 8000ca0:	fbb0 f3f3 	udiv	r3, r0, r3
 8000ca4:	2064      	movs	r0, #100	; 0x64
 8000ca6:	fb00 f303 	mul.w	r3, r0, r3
 8000caa:	1ad3      	subs	r3, r2, r3
 8000cac:	011b      	lsls	r3, r3, #4
 8000cae:	4a1f      	ldr	r2, [pc, #124]	; (8000d2c <MCAL_USART_Init+0x174>)
 8000cb0:	fba2 2303 	umull	r2, r3, r2, r3
 8000cb4:	095b      	lsrs	r3, r3, #5
 8000cb6:	f003 030f 	and.w	r3, r3, #15
 8000cba:	430b      	orrs	r3, r1
 8000cbc:	60bb      	str	r3, [r7, #8]
	USARTx->BRR = BRR;
 8000cbe:	687b      	ldr	r3, [r7, #4]
 8000cc0:	68ba      	ldr	r2, [r7, #8]
 8000cc2:	609a      	str	r2, [r3, #8]
	//-------------------------------------------------------------------------------------------------------------		\
	//Enable/Disable interrupt

	if(USART_cfg->IRQ_Enable != USART_IRQ_ENABLE_NONE){
 8000cc4:	683b      	ldr	r3, [r7, #0]
 8000cc6:	7b1b      	ldrb	r3, [r3, #12]
 8000cc8:	2b00      	cmp	r3, #0
 8000cca:	d022      	beq.n	8000d12 <MCAL_USART_Init+0x15a>
		USARTx->CR1 |= (USART_cfg->IRQ_Enable);
 8000ccc:	687b      	ldr	r3, [r7, #4]
 8000cce:	68db      	ldr	r3, [r3, #12]
 8000cd0:	683a      	ldr	r2, [r7, #0]
 8000cd2:	7b12      	ldrb	r2, [r2, #12]
 8000cd4:	431a      	orrs	r2, r3
 8000cd6:	687b      	ldr	r3, [r7, #4]
 8000cd8:	60da      	str	r2, [r3, #12]

		//enable NVIC for USARTx
		if(USARTx == USART1){
 8000cda:	687b      	ldr	r3, [r7, #4]
 8000cdc:	4a0f      	ldr	r2, [pc, #60]	; (8000d1c <MCAL_USART_Init+0x164>)
 8000cde:	4293      	cmp	r3, r2
 8000ce0:	d106      	bne.n	8000cf0 <MCAL_USART_Init+0x138>
			NVIC_IRQ37_USART1_enable();
 8000ce2:	4b13      	ldr	r3, [pc, #76]	; (8000d30 <MCAL_USART_Init+0x178>)
 8000ce4:	681b      	ldr	r3, [r3, #0]
 8000ce6:	4a12      	ldr	r2, [pc, #72]	; (8000d30 <MCAL_USART_Init+0x178>)
 8000ce8:	f043 0320 	orr.w	r3, r3, #32
 8000cec:	6013      	str	r3, [r2, #0]
		}
		else{
			NVIC_IRQ39_USART3_enable();
		}
	}
}
 8000cee:	e010      	b.n	8000d12 <MCAL_USART_Init+0x15a>
		else if(USARTx == USART2){
 8000cf0:	687b      	ldr	r3, [r7, #4]
 8000cf2:	4a0d      	ldr	r2, [pc, #52]	; (8000d28 <MCAL_USART_Init+0x170>)
 8000cf4:	4293      	cmp	r3, r2
 8000cf6:	d106      	bne.n	8000d06 <MCAL_USART_Init+0x14e>
			NVIC_IRQ38_USART2_enable();
 8000cf8:	4b0d      	ldr	r3, [pc, #52]	; (8000d30 <MCAL_USART_Init+0x178>)
 8000cfa:	681b      	ldr	r3, [r3, #0]
 8000cfc:	4a0c      	ldr	r2, [pc, #48]	; (8000d30 <MCAL_USART_Init+0x178>)
 8000cfe:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8000d02:	6013      	str	r3, [r2, #0]
}
 8000d04:	e005      	b.n	8000d12 <MCAL_USART_Init+0x15a>
			NVIC_IRQ39_USART3_enable();
 8000d06:	4b0a      	ldr	r3, [pc, #40]	; (8000d30 <MCAL_USART_Init+0x178>)
 8000d08:	681b      	ldr	r3, [r3, #0]
 8000d0a:	4a09      	ldr	r2, [pc, #36]	; (8000d30 <MCAL_USART_Init+0x178>)
 8000d0c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8000d10:	6013      	str	r3, [r2, #0]
}
 8000d12:	bf00      	nop
 8000d14:	3710      	adds	r7, #16
 8000d16:	46bd      	mov	sp, r7
 8000d18:	bd80      	pop	{r7, pc}
 8000d1a:	bf00      	nop
 8000d1c:	40013800 	.word	0x40013800
 8000d20:	20000024 	.word	0x20000024
 8000d24:	40021000 	.word	0x40021000
 8000d28:	40004400 	.word	0x40004400
 8000d2c:	51eb851f 	.word	0x51eb851f
 8000d30:	e000e104 	.word	0xe000e104

08000d34 <MCAL_USART_Send_Data>:
		NVIC_IRQ39_USART3_disable();
	}

}

void MCAL_USART_Send_Data(USART_TypeDef* USARTx, uint16_t* Data, enum Polling_Mechanism PollingEN ){
 8000d34:	b480      	push	{r7}
 8000d36:	b087      	sub	sp, #28
 8000d38:	af00      	add	r7, sp, #0
 8000d3a:	60f8      	str	r0, [r7, #12]
 8000d3c:	60b9      	str	r1, [r7, #8]
 8000d3e:	4613      	mov	r3, r2
 8000d40:	71fb      	strb	r3, [r7, #7]

	USART_config* USART_CFG = NULL;
 8000d42:	2300      	movs	r3, #0
 8000d44:	617b      	str	r3, [r7, #20]
	if(USARTx == USART1){
 8000d46:	68fb      	ldr	r3, [r7, #12]
 8000d48:	4a18      	ldr	r2, [pc, #96]	; (8000dac <MCAL_USART_Send_Data+0x78>)
 8000d4a:	4293      	cmp	r3, r2
 8000d4c:	d103      	bne.n	8000d56 <MCAL_USART_Send_Data+0x22>
		USART_CFG = Global_USART_Config[0];
 8000d4e:	4b18      	ldr	r3, [pc, #96]	; (8000db0 <MCAL_USART_Send_Data+0x7c>)
 8000d50:	681b      	ldr	r3, [r3, #0]
 8000d52:	617b      	str	r3, [r7, #20]
 8000d54:	e00a      	b.n	8000d6c <MCAL_USART_Send_Data+0x38>
	}
	else if(USARTx == USART2){
 8000d56:	68fb      	ldr	r3, [r7, #12]
 8000d58:	4a16      	ldr	r2, [pc, #88]	; (8000db4 <MCAL_USART_Send_Data+0x80>)
 8000d5a:	4293      	cmp	r3, r2
 8000d5c:	d103      	bne.n	8000d66 <MCAL_USART_Send_Data+0x32>
		USART_CFG = Global_USART_Config[1];
 8000d5e:	4b14      	ldr	r3, [pc, #80]	; (8000db0 <MCAL_USART_Send_Data+0x7c>)
 8000d60:	685b      	ldr	r3, [r3, #4]
 8000d62:	617b      	str	r3, [r7, #20]
 8000d64:	e002      	b.n	8000d6c <MCAL_USART_Send_Data+0x38>
	}
	else{
		USART_CFG = Global_USART_Config[2];
 8000d66:	4b12      	ldr	r3, [pc, #72]	; (8000db0 <MCAL_USART_Send_Data+0x7c>)
 8000d68:	689b      	ldr	r3, [r3, #8]
 8000d6a:	617b      	str	r3, [r7, #20]
	}
	//check if TXE is set in SR
	if(PollingEN == enable){
 8000d6c:	79fb      	ldrb	r3, [r7, #7]
 8000d6e:	2b00      	cmp	r3, #0
 8000d70:	d106      	bne.n	8000d80 <MCAL_USART_Send_Data+0x4c>
		while(!(USARTx->SR & 1<<7));
 8000d72:	bf00      	nop
 8000d74:	68fb      	ldr	r3, [r7, #12]
 8000d76:	681b      	ldr	r3, [r3, #0]
 8000d78:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8000d7c:	2b00      	cmp	r3, #0
 8000d7e:	d0f9      	beq.n	8000d74 <MCAL_USART_Send_Data+0x40>
	}

	//check payload length
	if(USART_CFG->Payload_length == USART_Payload_Length_8){
 8000d80:	697b      	ldr	r3, [r7, #20]
 8000d82:	7a1b      	ldrb	r3, [r3, #8]
 8000d84:	2b00      	cmp	r3, #0
 8000d86:	d105      	bne.n	8000d94 <MCAL_USART_Send_Data+0x60>
		USARTx->DR = (*Data & (uint8_t)0xFF);
 8000d88:	68bb      	ldr	r3, [r7, #8]
 8000d8a:	881b      	ldrh	r3, [r3, #0]
 8000d8c:	b2da      	uxtb	r2, r3
 8000d8e:	68fb      	ldr	r3, [r7, #12]
 8000d90:	605a      	str	r2, [r3, #4]
	}
	else{
		USARTx->DR = (*Data & (uint16_t)0x1FF);
	}
}
 8000d92:	e005      	b.n	8000da0 <MCAL_USART_Send_Data+0x6c>
		USARTx->DR = (*Data & (uint16_t)0x1FF);
 8000d94:	68bb      	ldr	r3, [r7, #8]
 8000d96:	881b      	ldrh	r3, [r3, #0]
 8000d98:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8000d9c:	68fb      	ldr	r3, [r7, #12]
 8000d9e:	605a      	str	r2, [r3, #4]
}
 8000da0:	bf00      	nop
 8000da2:	371c      	adds	r7, #28
 8000da4:	46bd      	mov	sp, r7
 8000da6:	bc80      	pop	{r7}
 8000da8:	4770      	bx	lr
 8000daa:	bf00      	nop
 8000dac:	40013800 	.word	0x40013800
 8000db0:	20000024 	.word	0x20000024
 8000db4:	40004400 	.word	0x40004400

08000db8 <MCAL_USART_Receive_Data>:

void MCAL_USART_Receive_Data(USART_TypeDef* USARTx, uint16_t* Data, enum Polling_Mechanism PollingEN ){
 8000db8:	b480      	push	{r7}
 8000dba:	b087      	sub	sp, #28
 8000dbc:	af00      	add	r7, sp, #0
 8000dbe:	60f8      	str	r0, [r7, #12]
 8000dc0:	60b9      	str	r1, [r7, #8]
 8000dc2:	4613      	mov	r3, r2
 8000dc4:	71fb      	strb	r3, [r7, #7]
	//the value written in the MSB (bit 7 or bit 8 depending on the data length) has no effect
	//because it is replaced by the parity.
	//When receiving with the parity enabled, the value read in the MSB bit is the received parity bit.


	USART_config* USART_CFG = NULL;
 8000dc6:	2300      	movs	r3, #0
 8000dc8:	617b      	str	r3, [r7, #20]
	if(USARTx == USART1){
 8000dca:	68fb      	ldr	r3, [r7, #12]
 8000dcc:	4a24      	ldr	r2, [pc, #144]	; (8000e60 <MCAL_USART_Receive_Data+0xa8>)
 8000dce:	4293      	cmp	r3, r2
 8000dd0:	d103      	bne.n	8000dda <MCAL_USART_Receive_Data+0x22>
		USART_CFG = Global_USART_Config[0];
 8000dd2:	4b24      	ldr	r3, [pc, #144]	; (8000e64 <MCAL_USART_Receive_Data+0xac>)
 8000dd4:	681b      	ldr	r3, [r3, #0]
 8000dd6:	617b      	str	r3, [r7, #20]
 8000dd8:	e00a      	b.n	8000df0 <MCAL_USART_Receive_Data+0x38>
	}
	else if(USARTx == USART2){
 8000dda:	68fb      	ldr	r3, [r7, #12]
 8000ddc:	4a22      	ldr	r2, [pc, #136]	; (8000e68 <MCAL_USART_Receive_Data+0xb0>)
 8000dde:	4293      	cmp	r3, r2
 8000de0:	d103      	bne.n	8000dea <MCAL_USART_Receive_Data+0x32>
		USART_CFG = Global_USART_Config[1];
 8000de2:	4b20      	ldr	r3, [pc, #128]	; (8000e64 <MCAL_USART_Receive_Data+0xac>)
 8000de4:	685b      	ldr	r3, [r3, #4]
 8000de6:	617b      	str	r3, [r7, #20]
 8000de8:	e002      	b.n	8000df0 <MCAL_USART_Receive_Data+0x38>
	}
	else{
		USART_CFG = Global_USART_Config[2];
 8000dea:	4b1e      	ldr	r3, [pc, #120]	; (8000e64 <MCAL_USART_Receive_Data+0xac>)
 8000dec:	689b      	ldr	r3, [r3, #8]
 8000dee:	617b      	str	r3, [r7, #20]
	}
	//check if RXNE is set in SR
	if(PollingEN == enable){
 8000df0:	79fb      	ldrb	r3, [r7, #7]
 8000df2:	2b00      	cmp	r3, #0
 8000df4:	d106      	bne.n	8000e04 <MCAL_USART_Receive_Data+0x4c>
		while(!(USARTx->SR & 1<<5));
 8000df6:	bf00      	nop
 8000df8:	68fb      	ldr	r3, [r7, #12]
 8000dfa:	681b      	ldr	r3, [r3, #0]
 8000dfc:	f003 0320 	and.w	r3, r3, #32
 8000e00:	2b00      	cmp	r3, #0
 8000e02:	d0f9      	beq.n	8000df8 <MCAL_USART_Receive_Data+0x40>
	}

	//check payload length
	if(USART_CFG->Payload_length == USART_Payload_Length_8){
 8000e04:	697b      	ldr	r3, [r7, #20]
 8000e06:	7a1b      	ldrb	r3, [r3, #8]
 8000e08:	2b00      	cmp	r3, #0
 8000e0a:	d112      	bne.n	8000e32 <MCAL_USART_Receive_Data+0x7a>

		//if no parity
		if(USART_CFG->Parity == USART_Parity_NONE){
 8000e0c:	697b      	ldr	r3, [r7, #20]
 8000e0e:	7a5b      	ldrb	r3, [r3, #9]
 8000e10:	2b00      	cmp	r3, #0
 8000e12:	d105      	bne.n	8000e20 <MCAL_USART_Receive_Data+0x68>
			*Data = USARTx->DR;
 8000e14:	68fb      	ldr	r3, [r7, #12]
 8000e16:	685b      	ldr	r3, [r3, #4]
 8000e18:	b29a      	uxth	r2, r3
 8000e1a:	68bb      	ldr	r3, [r7, #8]
 8000e1c:	801a      	strh	r2, [r3, #0]
		}
		else{
			*Data = (USARTx->DR & (uint8_t)0xFF);
		}
	}
}
 8000e1e:	e019      	b.n	8000e54 <MCAL_USART_Receive_Data+0x9c>
			*Data = (USARTx->DR & (uint8_t)0x7F);
 8000e20:	68fb      	ldr	r3, [r7, #12]
 8000e22:	685b      	ldr	r3, [r3, #4]
 8000e24:	b29b      	uxth	r3, r3
 8000e26:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8000e2a:	b29a      	uxth	r2, r3
 8000e2c:	68bb      	ldr	r3, [r7, #8]
 8000e2e:	801a      	strh	r2, [r3, #0]
}
 8000e30:	e010      	b.n	8000e54 <MCAL_USART_Receive_Data+0x9c>
		if(USART_CFG->Parity == USART_Parity_NONE){
 8000e32:	697b      	ldr	r3, [r7, #20]
 8000e34:	7a5b      	ldrb	r3, [r3, #9]
 8000e36:	2b00      	cmp	r3, #0
 8000e38:	d105      	bne.n	8000e46 <MCAL_USART_Receive_Data+0x8e>
			*Data = USARTx->DR;
 8000e3a:	68fb      	ldr	r3, [r7, #12]
 8000e3c:	685b      	ldr	r3, [r3, #4]
 8000e3e:	b29a      	uxth	r2, r3
 8000e40:	68bb      	ldr	r3, [r7, #8]
 8000e42:	801a      	strh	r2, [r3, #0]
}
 8000e44:	e006      	b.n	8000e54 <MCAL_USART_Receive_Data+0x9c>
			*Data = (USARTx->DR & (uint8_t)0xFF);
 8000e46:	68fb      	ldr	r3, [r7, #12]
 8000e48:	685b      	ldr	r3, [r3, #4]
 8000e4a:	b29b      	uxth	r3, r3
 8000e4c:	b2db      	uxtb	r3, r3
 8000e4e:	b29a      	uxth	r2, r3
 8000e50:	68bb      	ldr	r3, [r7, #8]
 8000e52:	801a      	strh	r2, [r3, #0]
}
 8000e54:	bf00      	nop
 8000e56:	371c      	adds	r7, #28
 8000e58:	46bd      	mov	sp, r7
 8000e5a:	bc80      	pop	{r7}
 8000e5c:	4770      	bx	lr
 8000e5e:	bf00      	nop
 8000e60:	40013800 	.word	0x40013800
 8000e64:	20000024 	.word	0x20000024
 8000e68:	40004400 	.word	0x40004400

08000e6c <MCAL_USART_GPIO_Set_Pins>:

	//wait till TC flag is set in SR
	while(!(USARTx->SR & 1<<6));
}

void MCAL_USART_GPIO_Set_Pins(USART_TypeDef* USARTx){
 8000e6c:	b580      	push	{r7, lr}
 8000e6e:	b084      	sub	sp, #16
 8000e70:	af00      	add	r7, sp, #0
 8000e72:	6078      	str	r0, [r7, #4]

	USART_config* USART_CFG = NULL;
 8000e74:	2300      	movs	r3, #0
 8000e76:	60fb      	str	r3, [r7, #12]
	if(USARTx == USART1){
 8000e78:	687b      	ldr	r3, [r7, #4]
 8000e7a:	4a33      	ldr	r2, [pc, #204]	; (8000f48 <MCAL_USART_GPIO_Set_Pins+0xdc>)
 8000e7c:	4293      	cmp	r3, r2
 8000e7e:	d103      	bne.n	8000e88 <MCAL_USART_GPIO_Set_Pins+0x1c>
		USART_CFG = Global_USART_Config[0];
 8000e80:	4b32      	ldr	r3, [pc, #200]	; (8000f4c <MCAL_USART_GPIO_Set_Pins+0xe0>)
 8000e82:	681b      	ldr	r3, [r3, #0]
 8000e84:	60fb      	str	r3, [r7, #12]
 8000e86:	e00a      	b.n	8000e9e <MCAL_USART_GPIO_Set_Pins+0x32>
	}
	else if(USARTx == USART2){
 8000e88:	687b      	ldr	r3, [r7, #4]
 8000e8a:	4a31      	ldr	r2, [pc, #196]	; (8000f50 <MCAL_USART_GPIO_Set_Pins+0xe4>)
 8000e8c:	4293      	cmp	r3, r2
 8000e8e:	d103      	bne.n	8000e98 <MCAL_USART_GPIO_Set_Pins+0x2c>
		USART_CFG = Global_USART_Config[1];
 8000e90:	4b2e      	ldr	r3, [pc, #184]	; (8000f4c <MCAL_USART_GPIO_Set_Pins+0xe0>)
 8000e92:	685b      	ldr	r3, [r3, #4]
 8000e94:	60fb      	str	r3, [r7, #12]
 8000e96:	e002      	b.n	8000e9e <MCAL_USART_GPIO_Set_Pins+0x32>
	}
	else{
		USART_CFG = Global_USART_Config[2];
 8000e98:	4b2c      	ldr	r3, [pc, #176]	; (8000f4c <MCAL_USART_GPIO_Set_Pins+0xe0>)
 8000e9a:	689b      	ldr	r3, [r3, #8]
 8000e9c:	60fb      	str	r3, [r7, #12]
	}


	GPIO_PinConfig_t USART_pincfg;

	if(USARTx == USART1){
 8000e9e:	687b      	ldr	r3, [r7, #4]
 8000ea0:	4a29      	ldr	r2, [pc, #164]	; (8000f48 <MCAL_USART_GPIO_Set_Pins+0xdc>)
 8000ea2:	4293      	cmp	r3, r2
 8000ea4:	d118      	bne.n	8000ed8 <MCAL_USART_GPIO_Set_Pins+0x6c>
		//PA9->TX, PA10-> RX, PA11-> CTS, PA12-> RTS

		//PA9 TX
		USART_pincfg.GPIO_PinNumber =GPIO_PIN9;
 8000ea6:	f44f 7300 	mov.w	r3, #512	; 0x200
 8000eaa:	813b      	strh	r3, [r7, #8]
		USART_pincfg.GPIO_MODE= GPIO_MODE_OUTPUT_AF_PP;
 8000eac:	2306      	movs	r3, #6
 8000eae:	72bb      	strb	r3, [r7, #10]
		USART_pincfg.GPIO_Output_Speed=GPIO_SPEED_10M;
 8000eb0:	2301      	movs	r3, #1
 8000eb2:	72fb      	strb	r3, [r7, #11]
		MCAL_GPIO_Init(GPIOA , &USART_pincfg);
 8000eb4:	f107 0308 	add.w	r3, r7, #8
 8000eb8:	4619      	mov	r1, r3
 8000eba:	4826      	ldr	r0, [pc, #152]	; (8000f54 <MCAL_USART_GPIO_Set_Pins+0xe8>)
 8000ebc:	f7ff fb93 	bl	80005e6 <MCAL_GPIO_Init>

		//PA10 RX
		USART_pincfg.GPIO_PinNumber =GPIO_PIN10;
 8000ec0:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8000ec4:	813b      	strh	r3, [r7, #8]
		USART_pincfg.GPIO_MODE= GPIO_MODE_AF_INPUT;
 8000ec6:	2308      	movs	r3, #8
 8000ec8:	72bb      	strb	r3, [r7, #10]
		MCAL_GPIO_Init(GPIOA , &USART_pincfg);
 8000eca:	f107 0308 	add.w	r3, r7, #8
 8000ece:	4619      	mov	r1, r3
 8000ed0:	4820      	ldr	r0, [pc, #128]	; (8000f54 <MCAL_USART_GPIO_Set_Pins+0xe8>)
 8000ed2:	f7ff fb88 	bl	80005e6 <MCAL_GPIO_Init>
			MCAL_GPIO_Init(GPIOB , &USART_pincfg);

		}

	}
}
 8000ed6:	e032      	b.n	8000f3e <MCAL_USART_GPIO_Set_Pins+0xd2>
	else if(USARTx == USART2){
 8000ed8:	687b      	ldr	r3, [r7, #4]
 8000eda:	4a1d      	ldr	r2, [pc, #116]	; (8000f50 <MCAL_USART_GPIO_Set_Pins+0xe4>)
 8000edc:	4293      	cmp	r3, r2
 8000ede:	d116      	bne.n	8000f0e <MCAL_USART_GPIO_Set_Pins+0xa2>
		USART_pincfg.GPIO_PinNumber =GPIO_PIN2;
 8000ee0:	2304      	movs	r3, #4
 8000ee2:	813b      	strh	r3, [r7, #8]
		USART_pincfg.GPIO_MODE= GPIO_MODE_OUTPUT_AF_PP;
 8000ee4:	2306      	movs	r3, #6
 8000ee6:	72bb      	strb	r3, [r7, #10]
		USART_pincfg.GPIO_Output_Speed=GPIO_SPEED_10M;
 8000ee8:	2301      	movs	r3, #1
 8000eea:	72fb      	strb	r3, [r7, #11]
		MCAL_GPIO_Init(GPIOA , &USART_pincfg);
 8000eec:	f107 0308 	add.w	r3, r7, #8
 8000ef0:	4619      	mov	r1, r3
 8000ef2:	4818      	ldr	r0, [pc, #96]	; (8000f54 <MCAL_USART_GPIO_Set_Pins+0xe8>)
 8000ef4:	f7ff fb77 	bl	80005e6 <MCAL_GPIO_Init>
		USART_pincfg.GPIO_PinNumber =GPIO_PIN3;
 8000ef8:	2308      	movs	r3, #8
 8000efa:	813b      	strh	r3, [r7, #8]
		USART_pincfg.GPIO_MODE= GPIO_MODE_AF_INPUT;
 8000efc:	2308      	movs	r3, #8
 8000efe:	72bb      	strb	r3, [r7, #10]
		MCAL_GPIO_Init(GPIOA , &USART_pincfg);
 8000f00:	f107 0308 	add.w	r3, r7, #8
 8000f04:	4619      	mov	r1, r3
 8000f06:	4813      	ldr	r0, [pc, #76]	; (8000f54 <MCAL_USART_GPIO_Set_Pins+0xe8>)
 8000f08:	f7ff fb6d 	bl	80005e6 <MCAL_GPIO_Init>
}
 8000f0c:	e017      	b.n	8000f3e <MCAL_USART_GPIO_Set_Pins+0xd2>
		USART_pincfg.GPIO_PinNumber =GPIO_PIN10;
 8000f0e:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8000f12:	813b      	strh	r3, [r7, #8]
		USART_pincfg.GPIO_MODE= GPIO_MODE_OUTPUT_AF_PP;
 8000f14:	2306      	movs	r3, #6
 8000f16:	72bb      	strb	r3, [r7, #10]
		USART_pincfg.GPIO_Output_Speed=GPIO_SPEED_10M;
 8000f18:	2301      	movs	r3, #1
 8000f1a:	72fb      	strb	r3, [r7, #11]
		MCAL_GPIO_Init(GPIOB , &USART_pincfg);
 8000f1c:	f107 0308 	add.w	r3, r7, #8
 8000f20:	4619      	mov	r1, r3
 8000f22:	480d      	ldr	r0, [pc, #52]	; (8000f58 <MCAL_USART_GPIO_Set_Pins+0xec>)
 8000f24:	f7ff fb5f 	bl	80005e6 <MCAL_GPIO_Init>
		USART_pincfg.GPIO_PinNumber =GPIO_PIN11;
 8000f28:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8000f2c:	813b      	strh	r3, [r7, #8]
		USART_pincfg.GPIO_MODE= GPIO_MODE_AF_INPUT;
 8000f2e:	2308      	movs	r3, #8
 8000f30:	72bb      	strb	r3, [r7, #10]
		MCAL_GPIO_Init(GPIOB , &USART_pincfg);
 8000f32:	f107 0308 	add.w	r3, r7, #8
 8000f36:	4619      	mov	r1, r3
 8000f38:	4807      	ldr	r0, [pc, #28]	; (8000f58 <MCAL_USART_GPIO_Set_Pins+0xec>)
 8000f3a:	f7ff fb54 	bl	80005e6 <MCAL_GPIO_Init>
}
 8000f3e:	bf00      	nop
 8000f40:	3710      	adds	r7, #16
 8000f42:	46bd      	mov	sp, r7
 8000f44:	bd80      	pop	{r7, pc}
 8000f46:	bf00      	nop
 8000f48:	40013800 	.word	0x40013800
 8000f4c:	20000024 	.word	0x20000024
 8000f50:	40004400 	.word	0x40004400
 8000f54:	40010800 	.word	0x40010800
 8000f58:	40010c00 	.word	0x40010c00

08000f5c <USART1_IRQHandler>:

//ISR
void USART1_IRQHandler()
{
 8000f5c:	b580      	push	{r7, lr}
 8000f5e:	af00      	add	r7, sp, #0
	Global_USART_Config[0]->P_IRQ_Callback();
 8000f60:	4b02      	ldr	r3, [pc, #8]	; (8000f6c <USART1_IRQHandler+0x10>)
 8000f62:	681b      	ldr	r3, [r3, #0]
 8000f64:	691b      	ldr	r3, [r3, #16]
 8000f66:	4798      	blx	r3

}
 8000f68:	bf00      	nop
 8000f6a:	bd80      	pop	{r7, pc}
 8000f6c:	20000024 	.word	0x20000024

08000f70 <USART2_IRQHandler>:

void USART2_IRQHandler()
{
 8000f70:	b580      	push	{r7, lr}
 8000f72:	af00      	add	r7, sp, #0
	Global_USART_Config[1]->P_IRQ_Callback();
 8000f74:	4b02      	ldr	r3, [pc, #8]	; (8000f80 <USART2_IRQHandler+0x10>)
 8000f76:	685b      	ldr	r3, [r3, #4]
 8000f78:	691b      	ldr	r3, [r3, #16]
 8000f7a:	4798      	blx	r3

}
 8000f7c:	bf00      	nop
 8000f7e:	bd80      	pop	{r7, pc}
 8000f80:	20000024 	.word	0x20000024

08000f84 <USART3_IRQHandler>:

void USART3_IRQHandler()
{
 8000f84:	b580      	push	{r7, lr}
 8000f86:	af00      	add	r7, sp, #0
	Global_USART_Config[2]->P_IRQ_Callback();
 8000f88:	4b02      	ldr	r3, [pc, #8]	; (8000f94 <USART3_IRQHandler+0x10>)
 8000f8a:	689b      	ldr	r3, [r3, #8]
 8000f8c:	691b      	ldr	r3, [r3, #16]
 8000f8e:	4798      	blx	r3

}
 8000f90:	bf00      	nop
 8000f92:	bd80      	pop	{r7, pc}
 8000f94:	20000024 	.word	0x20000024

08000f98 <__libc_init_array>:
 8000f98:	b570      	push	{r4, r5, r6, lr}
 8000f9a:	2500      	movs	r5, #0
 8000f9c:	4e0c      	ldr	r6, [pc, #48]	; (8000fd0 <__libc_init_array+0x38>)
 8000f9e:	4c0d      	ldr	r4, [pc, #52]	; (8000fd4 <__libc_init_array+0x3c>)
 8000fa0:	1ba4      	subs	r4, r4, r6
 8000fa2:	10a4      	asrs	r4, r4, #2
 8000fa4:	42a5      	cmp	r5, r4
 8000fa6:	d109      	bne.n	8000fbc <__libc_init_array+0x24>
 8000fa8:	f000 f81a 	bl	8000fe0 <_init>
 8000fac:	2500      	movs	r5, #0
 8000fae:	4e0a      	ldr	r6, [pc, #40]	; (8000fd8 <__libc_init_array+0x40>)
 8000fb0:	4c0a      	ldr	r4, [pc, #40]	; (8000fdc <__libc_init_array+0x44>)
 8000fb2:	1ba4      	subs	r4, r4, r6
 8000fb4:	10a4      	asrs	r4, r4, #2
 8000fb6:	42a5      	cmp	r5, r4
 8000fb8:	d105      	bne.n	8000fc6 <__libc_init_array+0x2e>
 8000fba:	bd70      	pop	{r4, r5, r6, pc}
 8000fbc:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8000fc0:	4798      	blx	r3
 8000fc2:	3501      	adds	r5, #1
 8000fc4:	e7ee      	b.n	8000fa4 <__libc_init_array+0xc>
 8000fc6:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8000fca:	4798      	blx	r3
 8000fcc:	3501      	adds	r5, #1
 8000fce:	e7f2      	b.n	8000fb6 <__libc_init_array+0x1e>
 8000fd0:	08001010 	.word	0x08001010
 8000fd4:	08001010 	.word	0x08001010
 8000fd8:	08001010 	.word	0x08001010
 8000fdc:	08001014 	.word	0x08001014

08000fe0 <_init>:
 8000fe0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8000fe2:	bf00      	nop
 8000fe4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8000fe6:	bc08      	pop	{r3}
 8000fe8:	469e      	mov	lr, r3
 8000fea:	4770      	bx	lr

08000fec <_fini>:
 8000fec:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8000fee:	bf00      	nop
 8000ff0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8000ff2:	bc08      	pop	{r3}
 8000ff4:	469e      	mov	lr, r3
 8000ff6:	4770      	bx	lr
