
ElementalCube.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00012454  08000190  08000190  00001190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000d24  080125e4  080125e4  000135e4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08013308  08013308  000150fc  2**0
                  CONTENTS
  4 .ARM          00000008  08013308  08013308  00014308  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08013310  08013310  000150fc  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08013310  08013310  00014310  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08013314  08013314  00014314  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000000fc  20000000  08013318  00015000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  000150fc  2**0
                  CONTENTS
 10 .bss          0000469c  200000fc  200000fc  000150fc  2**2
                  ALLOC
 11 ._user_heap_stack 00002000  20004798  20004798  000150fc  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  000150fc  2**0
                  CONTENTS, READONLY
 13 .debug_info   0002500d  00000000  00000000  0001512c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00005bd8  00000000  00000000  0003a139  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00002218  00000000  00000000  0003fd18  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00001a61  00000000  00000000  00041f30  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00028e58  00000000  00000000  00043991  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   0002beef  00000000  00000000  0006c7e9  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000e2d3f  00000000  00000000  000986d8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000043  00000000  00000000  0017b417  2**0
                  CONTENTS, READONLY
 21 .debug_frame  00009a04  00000000  00000000  0017b45c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 0000006e  00000000  00000000  00184e60  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	@ (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	@ (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	@ (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	200000fc 	.word	0x200000fc
 80001ac:	00000000 	.word	0x00000000
 80001b0:	080125cc 	.word	0x080125cc

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	@ (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	@ (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	@ (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	20000100 	.word	0x20000100
 80001cc:	080125cc 	.word	0x080125cc

080001d0 <memchr>:
 80001d0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001d4:	2a10      	cmp	r2, #16
 80001d6:	db2b      	blt.n	8000230 <memchr+0x60>
 80001d8:	f010 0f07 	tst.w	r0, #7
 80001dc:	d008      	beq.n	80001f0 <memchr+0x20>
 80001de:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001e2:	3a01      	subs	r2, #1
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d02d      	beq.n	8000244 <memchr+0x74>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	b342      	cbz	r2, 8000240 <memchr+0x70>
 80001ee:	d1f6      	bne.n	80001de <memchr+0xe>
 80001f0:	b4f0      	push	{r4, r5, r6, r7}
 80001f2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 80001f6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 80001fa:	f022 0407 	bic.w	r4, r2, #7
 80001fe:	f07f 0700 	mvns.w	r7, #0
 8000202:	2300      	movs	r3, #0
 8000204:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000208:	3c08      	subs	r4, #8
 800020a:	ea85 0501 	eor.w	r5, r5, r1
 800020e:	ea86 0601 	eor.w	r6, r6, r1
 8000212:	fa85 f547 	uadd8	r5, r5, r7
 8000216:	faa3 f587 	sel	r5, r3, r7
 800021a:	fa86 f647 	uadd8	r6, r6, r7
 800021e:	faa5 f687 	sel	r6, r5, r7
 8000222:	b98e      	cbnz	r6, 8000248 <memchr+0x78>
 8000224:	d1ee      	bne.n	8000204 <memchr+0x34>
 8000226:	bcf0      	pop	{r4, r5, r6, r7}
 8000228:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800022c:	f002 0207 	and.w	r2, r2, #7
 8000230:	b132      	cbz	r2, 8000240 <memchr+0x70>
 8000232:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000236:	3a01      	subs	r2, #1
 8000238:	ea83 0301 	eor.w	r3, r3, r1
 800023c:	b113      	cbz	r3, 8000244 <memchr+0x74>
 800023e:	d1f8      	bne.n	8000232 <memchr+0x62>
 8000240:	2000      	movs	r0, #0
 8000242:	4770      	bx	lr
 8000244:	3801      	subs	r0, #1
 8000246:	4770      	bx	lr
 8000248:	2d00      	cmp	r5, #0
 800024a:	bf06      	itte	eq
 800024c:	4635      	moveq	r5, r6
 800024e:	3803      	subeq	r0, #3
 8000250:	3807      	subne	r0, #7
 8000252:	f015 0f01 	tst.w	r5, #1
 8000256:	d107      	bne.n	8000268 <memchr+0x98>
 8000258:	3001      	adds	r0, #1
 800025a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800025e:	bf02      	ittt	eq
 8000260:	3001      	addeq	r0, #1
 8000262:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000266:	3001      	addeq	r0, #1
 8000268:	bcf0      	pop	{r4, r5, r6, r7}
 800026a:	3801      	subs	r0, #1
 800026c:	4770      	bx	lr
 800026e:	bf00      	nop

08000270 <__aeabi_dmul>:
 8000270:	b570      	push	{r4, r5, r6, lr}
 8000272:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000276:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 800027a:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800027e:	bf1d      	ittte	ne
 8000280:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000284:	ea94 0f0c 	teqne	r4, ip
 8000288:	ea95 0f0c 	teqne	r5, ip
 800028c:	f000 f8de 	bleq	800044c <__aeabi_dmul+0x1dc>
 8000290:	442c      	add	r4, r5
 8000292:	ea81 0603 	eor.w	r6, r1, r3
 8000296:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 800029a:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 800029e:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 80002a2:	bf18      	it	ne
 80002a4:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 80002a8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80002ac:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80002b0:	d038      	beq.n	8000324 <__aeabi_dmul+0xb4>
 80002b2:	fba0 ce02 	umull	ip, lr, r0, r2
 80002b6:	f04f 0500 	mov.w	r5, #0
 80002ba:	fbe1 e502 	umlal	lr, r5, r1, r2
 80002be:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 80002c2:	fbe0 e503 	umlal	lr, r5, r0, r3
 80002c6:	f04f 0600 	mov.w	r6, #0
 80002ca:	fbe1 5603 	umlal	r5, r6, r1, r3
 80002ce:	f09c 0f00 	teq	ip, #0
 80002d2:	bf18      	it	ne
 80002d4:	f04e 0e01 	orrne.w	lr, lr, #1
 80002d8:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 80002dc:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 80002e0:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 80002e4:	d204      	bcs.n	80002f0 <__aeabi_dmul+0x80>
 80002e6:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80002ea:	416d      	adcs	r5, r5
 80002ec:	eb46 0606 	adc.w	r6, r6, r6
 80002f0:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80002f4:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80002f8:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80002fc:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000300:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 8000304:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 8000308:	bf88      	it	hi
 800030a:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 800030e:	d81e      	bhi.n	800034e <__aeabi_dmul+0xde>
 8000310:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 8000314:	bf08      	it	eq
 8000316:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 800031a:	f150 0000 	adcs.w	r0, r0, #0
 800031e:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000322:	bd70      	pop	{r4, r5, r6, pc}
 8000324:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 8000328:	ea46 0101 	orr.w	r1, r6, r1
 800032c:	ea40 0002 	orr.w	r0, r0, r2
 8000330:	ea81 0103 	eor.w	r1, r1, r3
 8000334:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000338:	bfc2      	ittt	gt
 800033a:	ebd4 050c 	rsbsgt	r5, r4, ip
 800033e:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000342:	bd70      	popgt	{r4, r5, r6, pc}
 8000344:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000348:	f04f 0e00 	mov.w	lr, #0
 800034c:	3c01      	subs	r4, #1
 800034e:	f300 80ab 	bgt.w	80004a8 <__aeabi_dmul+0x238>
 8000352:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 8000356:	bfde      	ittt	le
 8000358:	2000      	movle	r0, #0
 800035a:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 800035e:	bd70      	pople	{r4, r5, r6, pc}
 8000360:	f1c4 0400 	rsb	r4, r4, #0
 8000364:	3c20      	subs	r4, #32
 8000366:	da35      	bge.n	80003d4 <__aeabi_dmul+0x164>
 8000368:	340c      	adds	r4, #12
 800036a:	dc1b      	bgt.n	80003a4 <__aeabi_dmul+0x134>
 800036c:	f104 0414 	add.w	r4, r4, #20
 8000370:	f1c4 0520 	rsb	r5, r4, #32
 8000374:	fa00 f305 	lsl.w	r3, r0, r5
 8000378:	fa20 f004 	lsr.w	r0, r0, r4
 800037c:	fa01 f205 	lsl.w	r2, r1, r5
 8000380:	ea40 0002 	orr.w	r0, r0, r2
 8000384:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000388:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 800038c:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000390:	fa21 f604 	lsr.w	r6, r1, r4
 8000394:	eb42 0106 	adc.w	r1, r2, r6
 8000398:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800039c:	bf08      	it	eq
 800039e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80003a2:	bd70      	pop	{r4, r5, r6, pc}
 80003a4:	f1c4 040c 	rsb	r4, r4, #12
 80003a8:	f1c4 0520 	rsb	r5, r4, #32
 80003ac:	fa00 f304 	lsl.w	r3, r0, r4
 80003b0:	fa20 f005 	lsr.w	r0, r0, r5
 80003b4:	fa01 f204 	lsl.w	r2, r1, r4
 80003b8:	ea40 0002 	orr.w	r0, r0, r2
 80003bc:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80003c0:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80003c4:	f141 0100 	adc.w	r1, r1, #0
 80003c8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80003cc:	bf08      	it	eq
 80003ce:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80003d2:	bd70      	pop	{r4, r5, r6, pc}
 80003d4:	f1c4 0520 	rsb	r5, r4, #32
 80003d8:	fa00 f205 	lsl.w	r2, r0, r5
 80003dc:	ea4e 0e02 	orr.w	lr, lr, r2
 80003e0:	fa20 f304 	lsr.w	r3, r0, r4
 80003e4:	fa01 f205 	lsl.w	r2, r1, r5
 80003e8:	ea43 0302 	orr.w	r3, r3, r2
 80003ec:	fa21 f004 	lsr.w	r0, r1, r4
 80003f0:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80003f4:	fa21 f204 	lsr.w	r2, r1, r4
 80003f8:	ea20 0002 	bic.w	r0, r0, r2
 80003fc:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000400:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000404:	bf08      	it	eq
 8000406:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800040a:	bd70      	pop	{r4, r5, r6, pc}
 800040c:	f094 0f00 	teq	r4, #0
 8000410:	d10f      	bne.n	8000432 <__aeabi_dmul+0x1c2>
 8000412:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 8000416:	0040      	lsls	r0, r0, #1
 8000418:	eb41 0101 	adc.w	r1, r1, r1
 800041c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000420:	bf08      	it	eq
 8000422:	3c01      	subeq	r4, #1
 8000424:	d0f7      	beq.n	8000416 <__aeabi_dmul+0x1a6>
 8000426:	ea41 0106 	orr.w	r1, r1, r6
 800042a:	f095 0f00 	teq	r5, #0
 800042e:	bf18      	it	ne
 8000430:	4770      	bxne	lr
 8000432:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 8000436:	0052      	lsls	r2, r2, #1
 8000438:	eb43 0303 	adc.w	r3, r3, r3
 800043c:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 8000440:	bf08      	it	eq
 8000442:	3d01      	subeq	r5, #1
 8000444:	d0f7      	beq.n	8000436 <__aeabi_dmul+0x1c6>
 8000446:	ea43 0306 	orr.w	r3, r3, r6
 800044a:	4770      	bx	lr
 800044c:	ea94 0f0c 	teq	r4, ip
 8000450:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000454:	bf18      	it	ne
 8000456:	ea95 0f0c 	teqne	r5, ip
 800045a:	d00c      	beq.n	8000476 <__aeabi_dmul+0x206>
 800045c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000460:	bf18      	it	ne
 8000462:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000466:	d1d1      	bne.n	800040c <__aeabi_dmul+0x19c>
 8000468:	ea81 0103 	eor.w	r1, r1, r3
 800046c:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000470:	f04f 0000 	mov.w	r0, #0
 8000474:	bd70      	pop	{r4, r5, r6, pc}
 8000476:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 800047a:	bf06      	itte	eq
 800047c:	4610      	moveq	r0, r2
 800047e:	4619      	moveq	r1, r3
 8000480:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000484:	d019      	beq.n	80004ba <__aeabi_dmul+0x24a>
 8000486:	ea94 0f0c 	teq	r4, ip
 800048a:	d102      	bne.n	8000492 <__aeabi_dmul+0x222>
 800048c:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000490:	d113      	bne.n	80004ba <__aeabi_dmul+0x24a>
 8000492:	ea95 0f0c 	teq	r5, ip
 8000496:	d105      	bne.n	80004a4 <__aeabi_dmul+0x234>
 8000498:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 800049c:	bf1c      	itt	ne
 800049e:	4610      	movne	r0, r2
 80004a0:	4619      	movne	r1, r3
 80004a2:	d10a      	bne.n	80004ba <__aeabi_dmul+0x24a>
 80004a4:	ea81 0103 	eor.w	r1, r1, r3
 80004a8:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80004ac:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 80004b0:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80004b4:	f04f 0000 	mov.w	r0, #0
 80004b8:	bd70      	pop	{r4, r5, r6, pc}
 80004ba:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 80004be:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 80004c2:	bd70      	pop	{r4, r5, r6, pc}

080004c4 <__aeabi_drsub>:
 80004c4:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 80004c8:	e002      	b.n	80004d0 <__adddf3>
 80004ca:	bf00      	nop

080004cc <__aeabi_dsub>:
 80004cc:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

080004d0 <__adddf3>:
 80004d0:	b530      	push	{r4, r5, lr}
 80004d2:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80004d6:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80004da:	ea94 0f05 	teq	r4, r5
 80004de:	bf08      	it	eq
 80004e0:	ea90 0f02 	teqeq	r0, r2
 80004e4:	bf1f      	itttt	ne
 80004e6:	ea54 0c00 	orrsne.w	ip, r4, r0
 80004ea:	ea55 0c02 	orrsne.w	ip, r5, r2
 80004ee:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80004f2:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004f6:	f000 80e2 	beq.w	80006be <__adddf3+0x1ee>
 80004fa:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80004fe:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 8000502:	bfb8      	it	lt
 8000504:	426d      	neglt	r5, r5
 8000506:	dd0c      	ble.n	8000522 <__adddf3+0x52>
 8000508:	442c      	add	r4, r5
 800050a:	ea80 0202 	eor.w	r2, r0, r2
 800050e:	ea81 0303 	eor.w	r3, r1, r3
 8000512:	ea82 0000 	eor.w	r0, r2, r0
 8000516:	ea83 0101 	eor.w	r1, r3, r1
 800051a:	ea80 0202 	eor.w	r2, r0, r2
 800051e:	ea81 0303 	eor.w	r3, r1, r3
 8000522:	2d36      	cmp	r5, #54	@ 0x36
 8000524:	bf88      	it	hi
 8000526:	bd30      	pophi	{r4, r5, pc}
 8000528:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 800052c:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000530:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000534:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000538:	d002      	beq.n	8000540 <__adddf3+0x70>
 800053a:	4240      	negs	r0, r0
 800053c:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000540:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000544:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000548:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 800054c:	d002      	beq.n	8000554 <__adddf3+0x84>
 800054e:	4252      	negs	r2, r2
 8000550:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000554:	ea94 0f05 	teq	r4, r5
 8000558:	f000 80a7 	beq.w	80006aa <__adddf3+0x1da>
 800055c:	f1a4 0401 	sub.w	r4, r4, #1
 8000560:	f1d5 0e20 	rsbs	lr, r5, #32
 8000564:	db0d      	blt.n	8000582 <__adddf3+0xb2>
 8000566:	fa02 fc0e 	lsl.w	ip, r2, lr
 800056a:	fa22 f205 	lsr.w	r2, r2, r5
 800056e:	1880      	adds	r0, r0, r2
 8000570:	f141 0100 	adc.w	r1, r1, #0
 8000574:	fa03 f20e 	lsl.w	r2, r3, lr
 8000578:	1880      	adds	r0, r0, r2
 800057a:	fa43 f305 	asr.w	r3, r3, r5
 800057e:	4159      	adcs	r1, r3
 8000580:	e00e      	b.n	80005a0 <__adddf3+0xd0>
 8000582:	f1a5 0520 	sub.w	r5, r5, #32
 8000586:	f10e 0e20 	add.w	lr, lr, #32
 800058a:	2a01      	cmp	r2, #1
 800058c:	fa03 fc0e 	lsl.w	ip, r3, lr
 8000590:	bf28      	it	cs
 8000592:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000596:	fa43 f305 	asr.w	r3, r3, r5
 800059a:	18c0      	adds	r0, r0, r3
 800059c:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80005a0:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80005a4:	d507      	bpl.n	80005b6 <__adddf3+0xe6>
 80005a6:	f04f 0e00 	mov.w	lr, #0
 80005aa:	f1dc 0c00 	rsbs	ip, ip, #0
 80005ae:	eb7e 0000 	sbcs.w	r0, lr, r0
 80005b2:	eb6e 0101 	sbc.w	r1, lr, r1
 80005b6:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 80005ba:	d31b      	bcc.n	80005f4 <__adddf3+0x124>
 80005bc:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 80005c0:	d30c      	bcc.n	80005dc <__adddf3+0x10c>
 80005c2:	0849      	lsrs	r1, r1, #1
 80005c4:	ea5f 0030 	movs.w	r0, r0, rrx
 80005c8:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80005cc:	f104 0401 	add.w	r4, r4, #1
 80005d0:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80005d4:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 80005d8:	f080 809a 	bcs.w	8000710 <__adddf3+0x240>
 80005dc:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 80005e0:	bf08      	it	eq
 80005e2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80005e6:	f150 0000 	adcs.w	r0, r0, #0
 80005ea:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80005ee:	ea41 0105 	orr.w	r1, r1, r5
 80005f2:	bd30      	pop	{r4, r5, pc}
 80005f4:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80005f8:	4140      	adcs	r0, r0
 80005fa:	eb41 0101 	adc.w	r1, r1, r1
 80005fe:	3c01      	subs	r4, #1
 8000600:	bf28      	it	cs
 8000602:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 8000606:	d2e9      	bcs.n	80005dc <__adddf3+0x10c>
 8000608:	f091 0f00 	teq	r1, #0
 800060c:	bf04      	itt	eq
 800060e:	4601      	moveq	r1, r0
 8000610:	2000      	moveq	r0, #0
 8000612:	fab1 f381 	clz	r3, r1
 8000616:	bf08      	it	eq
 8000618:	3320      	addeq	r3, #32
 800061a:	f1a3 030b 	sub.w	r3, r3, #11
 800061e:	f1b3 0220 	subs.w	r2, r3, #32
 8000622:	da0c      	bge.n	800063e <__adddf3+0x16e>
 8000624:	320c      	adds	r2, #12
 8000626:	dd08      	ble.n	800063a <__adddf3+0x16a>
 8000628:	f102 0c14 	add.w	ip, r2, #20
 800062c:	f1c2 020c 	rsb	r2, r2, #12
 8000630:	fa01 f00c 	lsl.w	r0, r1, ip
 8000634:	fa21 f102 	lsr.w	r1, r1, r2
 8000638:	e00c      	b.n	8000654 <__adddf3+0x184>
 800063a:	f102 0214 	add.w	r2, r2, #20
 800063e:	bfd8      	it	le
 8000640:	f1c2 0c20 	rsble	ip, r2, #32
 8000644:	fa01 f102 	lsl.w	r1, r1, r2
 8000648:	fa20 fc0c 	lsr.w	ip, r0, ip
 800064c:	bfdc      	itt	le
 800064e:	ea41 010c 	orrle.w	r1, r1, ip
 8000652:	4090      	lslle	r0, r2
 8000654:	1ae4      	subs	r4, r4, r3
 8000656:	bfa2      	ittt	ge
 8000658:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 800065c:	4329      	orrge	r1, r5
 800065e:	bd30      	popge	{r4, r5, pc}
 8000660:	ea6f 0404 	mvn.w	r4, r4
 8000664:	3c1f      	subs	r4, #31
 8000666:	da1c      	bge.n	80006a2 <__adddf3+0x1d2>
 8000668:	340c      	adds	r4, #12
 800066a:	dc0e      	bgt.n	800068a <__adddf3+0x1ba>
 800066c:	f104 0414 	add.w	r4, r4, #20
 8000670:	f1c4 0220 	rsb	r2, r4, #32
 8000674:	fa20 f004 	lsr.w	r0, r0, r4
 8000678:	fa01 f302 	lsl.w	r3, r1, r2
 800067c:	ea40 0003 	orr.w	r0, r0, r3
 8000680:	fa21 f304 	lsr.w	r3, r1, r4
 8000684:	ea45 0103 	orr.w	r1, r5, r3
 8000688:	bd30      	pop	{r4, r5, pc}
 800068a:	f1c4 040c 	rsb	r4, r4, #12
 800068e:	f1c4 0220 	rsb	r2, r4, #32
 8000692:	fa20 f002 	lsr.w	r0, r0, r2
 8000696:	fa01 f304 	lsl.w	r3, r1, r4
 800069a:	ea40 0003 	orr.w	r0, r0, r3
 800069e:	4629      	mov	r1, r5
 80006a0:	bd30      	pop	{r4, r5, pc}
 80006a2:	fa21 f004 	lsr.w	r0, r1, r4
 80006a6:	4629      	mov	r1, r5
 80006a8:	bd30      	pop	{r4, r5, pc}
 80006aa:	f094 0f00 	teq	r4, #0
 80006ae:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 80006b2:	bf06      	itte	eq
 80006b4:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 80006b8:	3401      	addeq	r4, #1
 80006ba:	3d01      	subne	r5, #1
 80006bc:	e74e      	b.n	800055c <__adddf3+0x8c>
 80006be:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80006c2:	bf18      	it	ne
 80006c4:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80006c8:	d029      	beq.n	800071e <__adddf3+0x24e>
 80006ca:	ea94 0f05 	teq	r4, r5
 80006ce:	bf08      	it	eq
 80006d0:	ea90 0f02 	teqeq	r0, r2
 80006d4:	d005      	beq.n	80006e2 <__adddf3+0x212>
 80006d6:	ea54 0c00 	orrs.w	ip, r4, r0
 80006da:	bf04      	itt	eq
 80006dc:	4619      	moveq	r1, r3
 80006de:	4610      	moveq	r0, r2
 80006e0:	bd30      	pop	{r4, r5, pc}
 80006e2:	ea91 0f03 	teq	r1, r3
 80006e6:	bf1e      	ittt	ne
 80006e8:	2100      	movne	r1, #0
 80006ea:	2000      	movne	r0, #0
 80006ec:	bd30      	popne	{r4, r5, pc}
 80006ee:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80006f2:	d105      	bne.n	8000700 <__adddf3+0x230>
 80006f4:	0040      	lsls	r0, r0, #1
 80006f6:	4149      	adcs	r1, r1
 80006f8:	bf28      	it	cs
 80006fa:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 80006fe:	bd30      	pop	{r4, r5, pc}
 8000700:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 8000704:	bf3c      	itt	cc
 8000706:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 800070a:	bd30      	popcc	{r4, r5, pc}
 800070c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000710:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 8000714:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8000718:	f04f 0000 	mov.w	r0, #0
 800071c:	bd30      	pop	{r4, r5, pc}
 800071e:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8000722:	bf1a      	itte	ne
 8000724:	4619      	movne	r1, r3
 8000726:	4610      	movne	r0, r2
 8000728:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 800072c:	bf1c      	itt	ne
 800072e:	460b      	movne	r3, r1
 8000730:	4602      	movne	r2, r0
 8000732:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000736:	bf06      	itte	eq
 8000738:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 800073c:	ea91 0f03 	teqeq	r1, r3
 8000740:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000744:	bd30      	pop	{r4, r5, pc}
 8000746:	bf00      	nop

08000748 <__aeabi_ui2d>:
 8000748:	f090 0f00 	teq	r0, #0
 800074c:	bf04      	itt	eq
 800074e:	2100      	moveq	r1, #0
 8000750:	4770      	bxeq	lr
 8000752:	b530      	push	{r4, r5, lr}
 8000754:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000758:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 800075c:	f04f 0500 	mov.w	r5, #0
 8000760:	f04f 0100 	mov.w	r1, #0
 8000764:	e750      	b.n	8000608 <__adddf3+0x138>
 8000766:	bf00      	nop

08000768 <__aeabi_i2d>:
 8000768:	f090 0f00 	teq	r0, #0
 800076c:	bf04      	itt	eq
 800076e:	2100      	moveq	r1, #0
 8000770:	4770      	bxeq	lr
 8000772:	b530      	push	{r4, r5, lr}
 8000774:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000778:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 800077c:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 8000780:	bf48      	it	mi
 8000782:	4240      	negmi	r0, r0
 8000784:	f04f 0100 	mov.w	r1, #0
 8000788:	e73e      	b.n	8000608 <__adddf3+0x138>
 800078a:	bf00      	nop

0800078c <__aeabi_f2d>:
 800078c:	0042      	lsls	r2, r0, #1
 800078e:	ea4f 01e2 	mov.w	r1, r2, asr #3
 8000792:	ea4f 0131 	mov.w	r1, r1, rrx
 8000796:	ea4f 7002 	mov.w	r0, r2, lsl #28
 800079a:	bf1f      	itttt	ne
 800079c:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 80007a0:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 80007a4:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 80007a8:	4770      	bxne	lr
 80007aa:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 80007ae:	bf08      	it	eq
 80007b0:	4770      	bxeq	lr
 80007b2:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 80007b6:	bf04      	itt	eq
 80007b8:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 80007bc:	4770      	bxeq	lr
 80007be:	b530      	push	{r4, r5, lr}
 80007c0:	f44f 7460 	mov.w	r4, #896	@ 0x380
 80007c4:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80007c8:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80007cc:	e71c      	b.n	8000608 <__adddf3+0x138>
 80007ce:	bf00      	nop

080007d0 <__aeabi_ul2d>:
 80007d0:	ea50 0201 	orrs.w	r2, r0, r1
 80007d4:	bf08      	it	eq
 80007d6:	4770      	bxeq	lr
 80007d8:	b530      	push	{r4, r5, lr}
 80007da:	f04f 0500 	mov.w	r5, #0
 80007de:	e00a      	b.n	80007f6 <__aeabi_l2d+0x16>

080007e0 <__aeabi_l2d>:
 80007e0:	ea50 0201 	orrs.w	r2, r0, r1
 80007e4:	bf08      	it	eq
 80007e6:	4770      	bxeq	lr
 80007e8:	b530      	push	{r4, r5, lr}
 80007ea:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80007ee:	d502      	bpl.n	80007f6 <__aeabi_l2d+0x16>
 80007f0:	4240      	negs	r0, r0
 80007f2:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80007f6:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80007fa:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80007fe:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 8000802:	f43f aed8 	beq.w	80005b6 <__adddf3+0xe6>
 8000806:	f04f 0203 	mov.w	r2, #3
 800080a:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800080e:	bf18      	it	ne
 8000810:	3203      	addne	r2, #3
 8000812:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000816:	bf18      	it	ne
 8000818:	3203      	addne	r2, #3
 800081a:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800081e:	f1c2 0320 	rsb	r3, r2, #32
 8000822:	fa00 fc03 	lsl.w	ip, r0, r3
 8000826:	fa20 f002 	lsr.w	r0, r0, r2
 800082a:	fa01 fe03 	lsl.w	lr, r1, r3
 800082e:	ea40 000e 	orr.w	r0, r0, lr
 8000832:	fa21 f102 	lsr.w	r1, r1, r2
 8000836:	4414      	add	r4, r2
 8000838:	e6bd      	b.n	80005b6 <__adddf3+0xe6>
 800083a:	bf00      	nop

0800083c <__gedf2>:
 800083c:	f04f 3cff 	mov.w	ip, #4294967295
 8000840:	e006      	b.n	8000850 <__cmpdf2+0x4>
 8000842:	bf00      	nop

08000844 <__ledf2>:
 8000844:	f04f 0c01 	mov.w	ip, #1
 8000848:	e002      	b.n	8000850 <__cmpdf2+0x4>
 800084a:	bf00      	nop

0800084c <__cmpdf2>:
 800084c:	f04f 0c01 	mov.w	ip, #1
 8000850:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000854:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000858:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 800085c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000860:	bf18      	it	ne
 8000862:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000866:	d01b      	beq.n	80008a0 <__cmpdf2+0x54>
 8000868:	b001      	add	sp, #4
 800086a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 800086e:	bf0c      	ite	eq
 8000870:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000874:	ea91 0f03 	teqne	r1, r3
 8000878:	bf02      	ittt	eq
 800087a:	ea90 0f02 	teqeq	r0, r2
 800087e:	2000      	moveq	r0, #0
 8000880:	4770      	bxeq	lr
 8000882:	f110 0f00 	cmn.w	r0, #0
 8000886:	ea91 0f03 	teq	r1, r3
 800088a:	bf58      	it	pl
 800088c:	4299      	cmppl	r1, r3
 800088e:	bf08      	it	eq
 8000890:	4290      	cmpeq	r0, r2
 8000892:	bf2c      	ite	cs
 8000894:	17d8      	asrcs	r0, r3, #31
 8000896:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 800089a:	f040 0001 	orr.w	r0, r0, #1
 800089e:	4770      	bx	lr
 80008a0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 80008a4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 80008a8:	d102      	bne.n	80008b0 <__cmpdf2+0x64>
 80008aa:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 80008ae:	d107      	bne.n	80008c0 <__cmpdf2+0x74>
 80008b0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 80008b4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 80008b8:	d1d6      	bne.n	8000868 <__cmpdf2+0x1c>
 80008ba:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 80008be:	d0d3      	beq.n	8000868 <__cmpdf2+0x1c>
 80008c0:	f85d 0b04 	ldr.w	r0, [sp], #4
 80008c4:	4770      	bx	lr
 80008c6:	bf00      	nop

080008c8 <__aeabi_cdrcmple>:
 80008c8:	4684      	mov	ip, r0
 80008ca:	4610      	mov	r0, r2
 80008cc:	4662      	mov	r2, ip
 80008ce:	468c      	mov	ip, r1
 80008d0:	4619      	mov	r1, r3
 80008d2:	4663      	mov	r3, ip
 80008d4:	e000      	b.n	80008d8 <__aeabi_cdcmpeq>
 80008d6:	bf00      	nop

080008d8 <__aeabi_cdcmpeq>:
 80008d8:	b501      	push	{r0, lr}
 80008da:	f7ff ffb7 	bl	800084c <__cmpdf2>
 80008de:	2800      	cmp	r0, #0
 80008e0:	bf48      	it	mi
 80008e2:	f110 0f00 	cmnmi.w	r0, #0
 80008e6:	bd01      	pop	{r0, pc}

080008e8 <__aeabi_dcmpeq>:
 80008e8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80008ec:	f7ff fff4 	bl	80008d8 <__aeabi_cdcmpeq>
 80008f0:	bf0c      	ite	eq
 80008f2:	2001      	moveq	r0, #1
 80008f4:	2000      	movne	r0, #0
 80008f6:	f85d fb08 	ldr.w	pc, [sp], #8
 80008fa:	bf00      	nop

080008fc <__aeabi_dcmplt>:
 80008fc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000900:	f7ff ffea 	bl	80008d8 <__aeabi_cdcmpeq>
 8000904:	bf34      	ite	cc
 8000906:	2001      	movcc	r0, #1
 8000908:	2000      	movcs	r0, #0
 800090a:	f85d fb08 	ldr.w	pc, [sp], #8
 800090e:	bf00      	nop

08000910 <__aeabi_dcmple>:
 8000910:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000914:	f7ff ffe0 	bl	80008d8 <__aeabi_cdcmpeq>
 8000918:	bf94      	ite	ls
 800091a:	2001      	movls	r0, #1
 800091c:	2000      	movhi	r0, #0
 800091e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000922:	bf00      	nop

08000924 <__aeabi_dcmpge>:
 8000924:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000928:	f7ff ffce 	bl	80008c8 <__aeabi_cdrcmple>
 800092c:	bf94      	ite	ls
 800092e:	2001      	movls	r0, #1
 8000930:	2000      	movhi	r0, #0
 8000932:	f85d fb08 	ldr.w	pc, [sp], #8
 8000936:	bf00      	nop

08000938 <__aeabi_dcmpgt>:
 8000938:	f84d ed08 	str.w	lr, [sp, #-8]!
 800093c:	f7ff ffc4 	bl	80008c8 <__aeabi_cdrcmple>
 8000940:	bf34      	ite	cc
 8000942:	2001      	movcc	r0, #1
 8000944:	2000      	movcs	r0, #0
 8000946:	f85d fb08 	ldr.w	pc, [sp], #8
 800094a:	bf00      	nop

0800094c <__aeabi_uldivmod>:
 800094c:	b953      	cbnz	r3, 8000964 <__aeabi_uldivmod+0x18>
 800094e:	b94a      	cbnz	r2, 8000964 <__aeabi_uldivmod+0x18>
 8000950:	2900      	cmp	r1, #0
 8000952:	bf08      	it	eq
 8000954:	2800      	cmpeq	r0, #0
 8000956:	bf1c      	itt	ne
 8000958:	f04f 31ff 	movne.w	r1, #4294967295
 800095c:	f04f 30ff 	movne.w	r0, #4294967295
 8000960:	f000 b988 	b.w	8000c74 <__aeabi_idiv0>
 8000964:	f1ad 0c08 	sub.w	ip, sp, #8
 8000968:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 800096c:	f000 f806 	bl	800097c <__udivmoddi4>
 8000970:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000974:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000978:	b004      	add	sp, #16
 800097a:	4770      	bx	lr

0800097c <__udivmoddi4>:
 800097c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000980:	9d08      	ldr	r5, [sp, #32]
 8000982:	468e      	mov	lr, r1
 8000984:	4604      	mov	r4, r0
 8000986:	4688      	mov	r8, r1
 8000988:	2b00      	cmp	r3, #0
 800098a:	d14a      	bne.n	8000a22 <__udivmoddi4+0xa6>
 800098c:	428a      	cmp	r2, r1
 800098e:	4617      	mov	r7, r2
 8000990:	d962      	bls.n	8000a58 <__udivmoddi4+0xdc>
 8000992:	fab2 f682 	clz	r6, r2
 8000996:	b14e      	cbz	r6, 80009ac <__udivmoddi4+0x30>
 8000998:	f1c6 0320 	rsb	r3, r6, #32
 800099c:	fa01 f806 	lsl.w	r8, r1, r6
 80009a0:	fa20 f303 	lsr.w	r3, r0, r3
 80009a4:	40b7      	lsls	r7, r6
 80009a6:	ea43 0808 	orr.w	r8, r3, r8
 80009aa:	40b4      	lsls	r4, r6
 80009ac:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80009b0:	fa1f fc87 	uxth.w	ip, r7
 80009b4:	fbb8 f1fe 	udiv	r1, r8, lr
 80009b8:	0c23      	lsrs	r3, r4, #16
 80009ba:	fb0e 8811 	mls	r8, lr, r1, r8
 80009be:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 80009c2:	fb01 f20c 	mul.w	r2, r1, ip
 80009c6:	429a      	cmp	r2, r3
 80009c8:	d909      	bls.n	80009de <__udivmoddi4+0x62>
 80009ca:	18fb      	adds	r3, r7, r3
 80009cc:	f101 30ff 	add.w	r0, r1, #4294967295
 80009d0:	f080 80ea 	bcs.w	8000ba8 <__udivmoddi4+0x22c>
 80009d4:	429a      	cmp	r2, r3
 80009d6:	f240 80e7 	bls.w	8000ba8 <__udivmoddi4+0x22c>
 80009da:	3902      	subs	r1, #2
 80009dc:	443b      	add	r3, r7
 80009de:	1a9a      	subs	r2, r3, r2
 80009e0:	b2a3      	uxth	r3, r4
 80009e2:	fbb2 f0fe 	udiv	r0, r2, lr
 80009e6:	fb0e 2210 	mls	r2, lr, r0, r2
 80009ea:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80009ee:	fb00 fc0c 	mul.w	ip, r0, ip
 80009f2:	459c      	cmp	ip, r3
 80009f4:	d909      	bls.n	8000a0a <__udivmoddi4+0x8e>
 80009f6:	18fb      	adds	r3, r7, r3
 80009f8:	f100 32ff 	add.w	r2, r0, #4294967295
 80009fc:	f080 80d6 	bcs.w	8000bac <__udivmoddi4+0x230>
 8000a00:	459c      	cmp	ip, r3
 8000a02:	f240 80d3 	bls.w	8000bac <__udivmoddi4+0x230>
 8000a06:	443b      	add	r3, r7
 8000a08:	3802      	subs	r0, #2
 8000a0a:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000a0e:	eba3 030c 	sub.w	r3, r3, ip
 8000a12:	2100      	movs	r1, #0
 8000a14:	b11d      	cbz	r5, 8000a1e <__udivmoddi4+0xa2>
 8000a16:	40f3      	lsrs	r3, r6
 8000a18:	2200      	movs	r2, #0
 8000a1a:	e9c5 3200 	strd	r3, r2, [r5]
 8000a1e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000a22:	428b      	cmp	r3, r1
 8000a24:	d905      	bls.n	8000a32 <__udivmoddi4+0xb6>
 8000a26:	b10d      	cbz	r5, 8000a2c <__udivmoddi4+0xb0>
 8000a28:	e9c5 0100 	strd	r0, r1, [r5]
 8000a2c:	2100      	movs	r1, #0
 8000a2e:	4608      	mov	r0, r1
 8000a30:	e7f5      	b.n	8000a1e <__udivmoddi4+0xa2>
 8000a32:	fab3 f183 	clz	r1, r3
 8000a36:	2900      	cmp	r1, #0
 8000a38:	d146      	bne.n	8000ac8 <__udivmoddi4+0x14c>
 8000a3a:	4573      	cmp	r3, lr
 8000a3c:	d302      	bcc.n	8000a44 <__udivmoddi4+0xc8>
 8000a3e:	4282      	cmp	r2, r0
 8000a40:	f200 8105 	bhi.w	8000c4e <__udivmoddi4+0x2d2>
 8000a44:	1a84      	subs	r4, r0, r2
 8000a46:	eb6e 0203 	sbc.w	r2, lr, r3
 8000a4a:	2001      	movs	r0, #1
 8000a4c:	4690      	mov	r8, r2
 8000a4e:	2d00      	cmp	r5, #0
 8000a50:	d0e5      	beq.n	8000a1e <__udivmoddi4+0xa2>
 8000a52:	e9c5 4800 	strd	r4, r8, [r5]
 8000a56:	e7e2      	b.n	8000a1e <__udivmoddi4+0xa2>
 8000a58:	2a00      	cmp	r2, #0
 8000a5a:	f000 8090 	beq.w	8000b7e <__udivmoddi4+0x202>
 8000a5e:	fab2 f682 	clz	r6, r2
 8000a62:	2e00      	cmp	r6, #0
 8000a64:	f040 80a4 	bne.w	8000bb0 <__udivmoddi4+0x234>
 8000a68:	1a8a      	subs	r2, r1, r2
 8000a6a:	0c03      	lsrs	r3, r0, #16
 8000a6c:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000a70:	b280      	uxth	r0, r0
 8000a72:	b2bc      	uxth	r4, r7
 8000a74:	2101      	movs	r1, #1
 8000a76:	fbb2 fcfe 	udiv	ip, r2, lr
 8000a7a:	fb0e 221c 	mls	r2, lr, ip, r2
 8000a7e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000a82:	fb04 f20c 	mul.w	r2, r4, ip
 8000a86:	429a      	cmp	r2, r3
 8000a88:	d907      	bls.n	8000a9a <__udivmoddi4+0x11e>
 8000a8a:	18fb      	adds	r3, r7, r3
 8000a8c:	f10c 38ff 	add.w	r8, ip, #4294967295
 8000a90:	d202      	bcs.n	8000a98 <__udivmoddi4+0x11c>
 8000a92:	429a      	cmp	r2, r3
 8000a94:	f200 80e0 	bhi.w	8000c58 <__udivmoddi4+0x2dc>
 8000a98:	46c4      	mov	ip, r8
 8000a9a:	1a9b      	subs	r3, r3, r2
 8000a9c:	fbb3 f2fe 	udiv	r2, r3, lr
 8000aa0:	fb0e 3312 	mls	r3, lr, r2, r3
 8000aa4:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 8000aa8:	fb02 f404 	mul.w	r4, r2, r4
 8000aac:	429c      	cmp	r4, r3
 8000aae:	d907      	bls.n	8000ac0 <__udivmoddi4+0x144>
 8000ab0:	18fb      	adds	r3, r7, r3
 8000ab2:	f102 30ff 	add.w	r0, r2, #4294967295
 8000ab6:	d202      	bcs.n	8000abe <__udivmoddi4+0x142>
 8000ab8:	429c      	cmp	r4, r3
 8000aba:	f200 80ca 	bhi.w	8000c52 <__udivmoddi4+0x2d6>
 8000abe:	4602      	mov	r2, r0
 8000ac0:	1b1b      	subs	r3, r3, r4
 8000ac2:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 8000ac6:	e7a5      	b.n	8000a14 <__udivmoddi4+0x98>
 8000ac8:	f1c1 0620 	rsb	r6, r1, #32
 8000acc:	408b      	lsls	r3, r1
 8000ace:	fa22 f706 	lsr.w	r7, r2, r6
 8000ad2:	431f      	orrs	r7, r3
 8000ad4:	fa0e f401 	lsl.w	r4, lr, r1
 8000ad8:	fa20 f306 	lsr.w	r3, r0, r6
 8000adc:	fa2e fe06 	lsr.w	lr, lr, r6
 8000ae0:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000ae4:	4323      	orrs	r3, r4
 8000ae6:	fa00 f801 	lsl.w	r8, r0, r1
 8000aea:	fa1f fc87 	uxth.w	ip, r7
 8000aee:	fbbe f0f9 	udiv	r0, lr, r9
 8000af2:	0c1c      	lsrs	r4, r3, #16
 8000af4:	fb09 ee10 	mls	lr, r9, r0, lr
 8000af8:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000afc:	fb00 fe0c 	mul.w	lr, r0, ip
 8000b00:	45a6      	cmp	lr, r4
 8000b02:	fa02 f201 	lsl.w	r2, r2, r1
 8000b06:	d909      	bls.n	8000b1c <__udivmoddi4+0x1a0>
 8000b08:	193c      	adds	r4, r7, r4
 8000b0a:	f100 3aff 	add.w	sl, r0, #4294967295
 8000b0e:	f080 809c 	bcs.w	8000c4a <__udivmoddi4+0x2ce>
 8000b12:	45a6      	cmp	lr, r4
 8000b14:	f240 8099 	bls.w	8000c4a <__udivmoddi4+0x2ce>
 8000b18:	3802      	subs	r0, #2
 8000b1a:	443c      	add	r4, r7
 8000b1c:	eba4 040e 	sub.w	r4, r4, lr
 8000b20:	fa1f fe83 	uxth.w	lr, r3
 8000b24:	fbb4 f3f9 	udiv	r3, r4, r9
 8000b28:	fb09 4413 	mls	r4, r9, r3, r4
 8000b2c:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000b30:	fb03 fc0c 	mul.w	ip, r3, ip
 8000b34:	45a4      	cmp	ip, r4
 8000b36:	d908      	bls.n	8000b4a <__udivmoddi4+0x1ce>
 8000b38:	193c      	adds	r4, r7, r4
 8000b3a:	f103 3eff 	add.w	lr, r3, #4294967295
 8000b3e:	f080 8082 	bcs.w	8000c46 <__udivmoddi4+0x2ca>
 8000b42:	45a4      	cmp	ip, r4
 8000b44:	d97f      	bls.n	8000c46 <__udivmoddi4+0x2ca>
 8000b46:	3b02      	subs	r3, #2
 8000b48:	443c      	add	r4, r7
 8000b4a:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000b4e:	eba4 040c 	sub.w	r4, r4, ip
 8000b52:	fba0 ec02 	umull	lr, ip, r0, r2
 8000b56:	4564      	cmp	r4, ip
 8000b58:	4673      	mov	r3, lr
 8000b5a:	46e1      	mov	r9, ip
 8000b5c:	d362      	bcc.n	8000c24 <__udivmoddi4+0x2a8>
 8000b5e:	d05f      	beq.n	8000c20 <__udivmoddi4+0x2a4>
 8000b60:	b15d      	cbz	r5, 8000b7a <__udivmoddi4+0x1fe>
 8000b62:	ebb8 0203 	subs.w	r2, r8, r3
 8000b66:	eb64 0409 	sbc.w	r4, r4, r9
 8000b6a:	fa04 f606 	lsl.w	r6, r4, r6
 8000b6e:	fa22 f301 	lsr.w	r3, r2, r1
 8000b72:	431e      	orrs	r6, r3
 8000b74:	40cc      	lsrs	r4, r1
 8000b76:	e9c5 6400 	strd	r6, r4, [r5]
 8000b7a:	2100      	movs	r1, #0
 8000b7c:	e74f      	b.n	8000a1e <__udivmoddi4+0xa2>
 8000b7e:	fbb1 fcf2 	udiv	ip, r1, r2
 8000b82:	0c01      	lsrs	r1, r0, #16
 8000b84:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 8000b88:	b280      	uxth	r0, r0
 8000b8a:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 8000b8e:	463b      	mov	r3, r7
 8000b90:	4638      	mov	r0, r7
 8000b92:	463c      	mov	r4, r7
 8000b94:	46b8      	mov	r8, r7
 8000b96:	46be      	mov	lr, r7
 8000b98:	2620      	movs	r6, #32
 8000b9a:	fbb1 f1f7 	udiv	r1, r1, r7
 8000b9e:	eba2 0208 	sub.w	r2, r2, r8
 8000ba2:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 8000ba6:	e766      	b.n	8000a76 <__udivmoddi4+0xfa>
 8000ba8:	4601      	mov	r1, r0
 8000baa:	e718      	b.n	80009de <__udivmoddi4+0x62>
 8000bac:	4610      	mov	r0, r2
 8000bae:	e72c      	b.n	8000a0a <__udivmoddi4+0x8e>
 8000bb0:	f1c6 0220 	rsb	r2, r6, #32
 8000bb4:	fa2e f302 	lsr.w	r3, lr, r2
 8000bb8:	40b7      	lsls	r7, r6
 8000bba:	40b1      	lsls	r1, r6
 8000bbc:	fa20 f202 	lsr.w	r2, r0, r2
 8000bc0:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000bc4:	430a      	orrs	r2, r1
 8000bc6:	fbb3 f8fe 	udiv	r8, r3, lr
 8000bca:	b2bc      	uxth	r4, r7
 8000bcc:	fb0e 3318 	mls	r3, lr, r8, r3
 8000bd0:	0c11      	lsrs	r1, r2, #16
 8000bd2:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000bd6:	fb08 f904 	mul.w	r9, r8, r4
 8000bda:	40b0      	lsls	r0, r6
 8000bdc:	4589      	cmp	r9, r1
 8000bde:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000be2:	b280      	uxth	r0, r0
 8000be4:	d93e      	bls.n	8000c64 <__udivmoddi4+0x2e8>
 8000be6:	1879      	adds	r1, r7, r1
 8000be8:	f108 3cff 	add.w	ip, r8, #4294967295
 8000bec:	d201      	bcs.n	8000bf2 <__udivmoddi4+0x276>
 8000bee:	4589      	cmp	r9, r1
 8000bf0:	d81f      	bhi.n	8000c32 <__udivmoddi4+0x2b6>
 8000bf2:	eba1 0109 	sub.w	r1, r1, r9
 8000bf6:	fbb1 f9fe 	udiv	r9, r1, lr
 8000bfa:	fb09 f804 	mul.w	r8, r9, r4
 8000bfe:	fb0e 1119 	mls	r1, lr, r9, r1
 8000c02:	b292      	uxth	r2, r2
 8000c04:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000c08:	4542      	cmp	r2, r8
 8000c0a:	d229      	bcs.n	8000c60 <__udivmoddi4+0x2e4>
 8000c0c:	18ba      	adds	r2, r7, r2
 8000c0e:	f109 31ff 	add.w	r1, r9, #4294967295
 8000c12:	d2c4      	bcs.n	8000b9e <__udivmoddi4+0x222>
 8000c14:	4542      	cmp	r2, r8
 8000c16:	d2c2      	bcs.n	8000b9e <__udivmoddi4+0x222>
 8000c18:	f1a9 0102 	sub.w	r1, r9, #2
 8000c1c:	443a      	add	r2, r7
 8000c1e:	e7be      	b.n	8000b9e <__udivmoddi4+0x222>
 8000c20:	45f0      	cmp	r8, lr
 8000c22:	d29d      	bcs.n	8000b60 <__udivmoddi4+0x1e4>
 8000c24:	ebbe 0302 	subs.w	r3, lr, r2
 8000c28:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000c2c:	3801      	subs	r0, #1
 8000c2e:	46e1      	mov	r9, ip
 8000c30:	e796      	b.n	8000b60 <__udivmoddi4+0x1e4>
 8000c32:	eba7 0909 	sub.w	r9, r7, r9
 8000c36:	4449      	add	r1, r9
 8000c38:	f1a8 0c02 	sub.w	ip, r8, #2
 8000c3c:	fbb1 f9fe 	udiv	r9, r1, lr
 8000c40:	fb09 f804 	mul.w	r8, r9, r4
 8000c44:	e7db      	b.n	8000bfe <__udivmoddi4+0x282>
 8000c46:	4673      	mov	r3, lr
 8000c48:	e77f      	b.n	8000b4a <__udivmoddi4+0x1ce>
 8000c4a:	4650      	mov	r0, sl
 8000c4c:	e766      	b.n	8000b1c <__udivmoddi4+0x1a0>
 8000c4e:	4608      	mov	r0, r1
 8000c50:	e6fd      	b.n	8000a4e <__udivmoddi4+0xd2>
 8000c52:	443b      	add	r3, r7
 8000c54:	3a02      	subs	r2, #2
 8000c56:	e733      	b.n	8000ac0 <__udivmoddi4+0x144>
 8000c58:	f1ac 0c02 	sub.w	ip, ip, #2
 8000c5c:	443b      	add	r3, r7
 8000c5e:	e71c      	b.n	8000a9a <__udivmoddi4+0x11e>
 8000c60:	4649      	mov	r1, r9
 8000c62:	e79c      	b.n	8000b9e <__udivmoddi4+0x222>
 8000c64:	eba1 0109 	sub.w	r1, r1, r9
 8000c68:	46c4      	mov	ip, r8
 8000c6a:	fbb1 f9fe 	udiv	r9, r1, lr
 8000c6e:	fb09 f804 	mul.w	r8, r9, r4
 8000c72:	e7c4      	b.n	8000bfe <__udivmoddi4+0x282>

08000c74 <__aeabi_idiv0>:
 8000c74:	4770      	bx	lr
 8000c76:	bf00      	nop

08000c78 <ILI9488_Select>:
#include <stdlib.h>
#include "FreeRTOS.h" 
#include "task.h"     

// Funções estáticas (privadas para este arquivo)
static void ILI9488_Select() {
 8000c78:	b580      	push	{r7, lr}
 8000c7a:	af00      	add	r7, sp, #0
    HAL_GPIO_WritePin(ILI9488_CS_GPIO_Port, ILI9488_CS_Pin, GPIO_PIN_RESET);
 8000c7c:	2200      	movs	r2, #0
 8000c7e:	2110      	movs	r1, #16
 8000c80:	4802      	ldr	r0, [pc, #8]	@ (8000c8c <ILI9488_Select+0x14>)
 8000c82:	f003 fe2d 	bl	80048e0 <HAL_GPIO_WritePin>
}
 8000c86:	bf00      	nop
 8000c88:	bd80      	pop	{r7, pc}
 8000c8a:	bf00      	nop
 8000c8c:	40020000 	.word	0x40020000

08000c90 <ILI9488_Unselect>:

void ILI9488_Unselect() {
 8000c90:	b580      	push	{r7, lr}
 8000c92:	af00      	add	r7, sp, #0
    HAL_GPIO_WritePin(ILI9488_CS_GPIO_Port, ILI9488_CS_Pin, GPIO_PIN_SET);
 8000c94:	2201      	movs	r2, #1
 8000c96:	2110      	movs	r1, #16
 8000c98:	4802      	ldr	r0, [pc, #8]	@ (8000ca4 <ILI9488_Unselect+0x14>)
 8000c9a:	f003 fe21 	bl	80048e0 <HAL_GPIO_WritePin>
}
 8000c9e:	bf00      	nop
 8000ca0:	bd80      	pop	{r7, pc}
 8000ca2:	bf00      	nop
 8000ca4:	40020000 	.word	0x40020000

08000ca8 <ILI9488_Reset>:

static void ILI9488_Reset() {
 8000ca8:	b580      	push	{r7, lr}
 8000caa:	af00      	add	r7, sp, #0
    HAL_GPIO_WritePin(ILI9488_RES_GPIO_Port, ILI9488_RES_Pin, GPIO_PIN_RESET);
 8000cac:	2200      	movs	r2, #0
 8000cae:	2101      	movs	r1, #1
 8000cb0:	4807      	ldr	r0, [pc, #28]	@ (8000cd0 <ILI9488_Reset+0x28>)
 8000cb2:	f003 fe15 	bl	80048e0 <HAL_GPIO_WritePin>
    HAL_Delay(50);
 8000cb6:	2032      	movs	r0, #50	@ 0x32
 8000cb8:	f002 fda8 	bl	800380c <HAL_Delay>
    HAL_GPIO_WritePin(ILI9488_RES_GPIO_Port, ILI9488_RES_Pin, GPIO_PIN_SET);
 8000cbc:	2201      	movs	r2, #1
 8000cbe:	2101      	movs	r1, #1
 8000cc0:	4803      	ldr	r0, [pc, #12]	@ (8000cd0 <ILI9488_Reset+0x28>)
 8000cc2:	f003 fe0d 	bl	80048e0 <HAL_GPIO_WritePin>
    HAL_Delay(120);
 8000cc6:	2078      	movs	r0, #120	@ 0x78
 8000cc8:	f002 fda0 	bl	800380c <HAL_Delay>
}
 8000ccc:	bf00      	nop
 8000cce:	bd80      	pop	{r7, pc}
 8000cd0:	40020400 	.word	0x40020400

08000cd4 <ILI9488_WriteCommand>:

static void ILI9488_WriteCommand(uint8_t cmd) {
 8000cd4:	b580      	push	{r7, lr}
 8000cd6:	b082      	sub	sp, #8
 8000cd8:	af00      	add	r7, sp, #0
 8000cda:	4603      	mov	r3, r0
 8000cdc:	71fb      	strb	r3, [r7, #7]
    HAL_GPIO_WritePin(ILI9488_DC_GPIO_Port, ILI9488_DC_Pin, GPIO_PIN_RESET);
 8000cde:	2200      	movs	r2, #0
 8000ce0:	2102      	movs	r1, #2
 8000ce2:	4807      	ldr	r0, [pc, #28]	@ (8000d00 <ILI9488_WriteCommand+0x2c>)
 8000ce4:	f003 fdfc 	bl	80048e0 <HAL_GPIO_WritePin>
    HAL_SPI_Transmit(&ILI9488_SPI_PORT, &cmd, sizeof(cmd), HAL_MAX_DELAY);
 8000ce8:	1df9      	adds	r1, r7, #7
 8000cea:	f04f 33ff 	mov.w	r3, #4294967295
 8000cee:	2201      	movs	r2, #1
 8000cf0:	4804      	ldr	r0, [pc, #16]	@ (8000d04 <ILI9488_WriteCommand+0x30>)
 8000cf2:	f008 fbb4 	bl	800945e <HAL_SPI_Transmit>
}
 8000cf6:	bf00      	nop
 8000cf8:	3708      	adds	r7, #8
 8000cfa:	46bd      	mov	sp, r7
 8000cfc:	bd80      	pop	{r7, pc}
 8000cfe:	bf00      	nop
 8000d00:	40020400 	.word	0x40020400
 8000d04:	20000444 	.word	0x20000444

08000d08 <ILI9488_WriteData>:

static void ILI9488_WriteData(uint8_t* buff, size_t buff_size) {
 8000d08:	b580      	push	{r7, lr}
 8000d0a:	b082      	sub	sp, #8
 8000d0c:	af00      	add	r7, sp, #0
 8000d0e:	6078      	str	r0, [r7, #4]
 8000d10:	6039      	str	r1, [r7, #0]
    HAL_GPIO_WritePin(ILI9488_DC_GPIO_Port, ILI9488_DC_Pin, GPIO_PIN_SET);
 8000d12:	2201      	movs	r2, #1
 8000d14:	2102      	movs	r1, #2
 8000d16:	4807      	ldr	r0, [pc, #28]	@ (8000d34 <ILI9488_WriteData+0x2c>)
 8000d18:	f003 fde2 	bl	80048e0 <HAL_GPIO_WritePin>
    // Não otimizar para chunks pequenos como 1 ou 3 bytes
    HAL_SPI_Transmit(&ILI9488_SPI_PORT, buff, buff_size, HAL_MAX_DELAY);
 8000d1c:	683b      	ldr	r3, [r7, #0]
 8000d1e:	b29a      	uxth	r2, r3
 8000d20:	f04f 33ff 	mov.w	r3, #4294967295
 8000d24:	6879      	ldr	r1, [r7, #4]
 8000d26:	4804      	ldr	r0, [pc, #16]	@ (8000d38 <ILI9488_WriteData+0x30>)
 8000d28:	f008 fb99 	bl	800945e <HAL_SPI_Transmit>
}
 8000d2c:	bf00      	nop
 8000d2e:	3708      	adds	r7, #8
 8000d30:	46bd      	mov	sp, r7
 8000d32:	bd80      	pop	{r7, pc}
 8000d34:	40020400 	.word	0x40020400
 8000d38:	20000444 	.word	0x20000444

08000d3c <ILI9488_WriteSmallData>:

static void ILI9488_WriteSmallData(uint8_t data) {
 8000d3c:	b580      	push	{r7, lr}
 8000d3e:	b082      	sub	sp, #8
 8000d40:	af00      	add	r7, sp, #0
 8000d42:	4603      	mov	r3, r0
 8000d44:	71fb      	strb	r3, [r7, #7]
    HAL_GPIO_WritePin(ILI9488_DC_GPIO_Port, ILI9488_DC_Pin, GPIO_PIN_SET);
 8000d46:	2201      	movs	r2, #1
 8000d48:	2102      	movs	r1, #2
 8000d4a:	4807      	ldr	r0, [pc, #28]	@ (8000d68 <ILI9488_WriteSmallData+0x2c>)
 8000d4c:	f003 fdc8 	bl	80048e0 <HAL_GPIO_WritePin>
    HAL_SPI_Transmit(&ILI9488_SPI_PORT, &data, sizeof(data), HAL_MAX_DELAY);
 8000d50:	1df9      	adds	r1, r7, #7
 8000d52:	f04f 33ff 	mov.w	r3, #4294967295
 8000d56:	2201      	movs	r2, #1
 8000d58:	4804      	ldr	r0, [pc, #16]	@ (8000d6c <ILI9488_WriteSmallData+0x30>)
 8000d5a:	f008 fb80 	bl	800945e <HAL_SPI_Transmit>
}
 8000d5e:	bf00      	nop
 8000d60:	3708      	adds	r7, #8
 8000d62:	46bd      	mov	sp, r7
 8000d64:	bd80      	pop	{r7, pc}
 8000d66:	bf00      	nop
 8000d68:	40020400 	.word	0x40020400
 8000d6c:	20000444 	.word	0x20000444

08000d70 <ILI9488_SetAddressWindow>:


static void ILI9488_SetAddressWindow(uint16_t x0, uint16_t y0, uint16_t x1, uint16_t y1) {
 8000d70:	b590      	push	{r4, r7, lr}
 8000d72:	b085      	sub	sp, #20
 8000d74:	af00      	add	r7, sp, #0
 8000d76:	4604      	mov	r4, r0
 8000d78:	4608      	mov	r0, r1
 8000d7a:	4611      	mov	r1, r2
 8000d7c:	461a      	mov	r2, r3
 8000d7e:	4623      	mov	r3, r4
 8000d80:	80fb      	strh	r3, [r7, #6]
 8000d82:	4603      	mov	r3, r0
 8000d84:	80bb      	strh	r3, [r7, #4]
 8000d86:	460b      	mov	r3, r1
 8000d88:	807b      	strh	r3, [r7, #2]
 8000d8a:	4613      	mov	r3, r2
 8000d8c:	803b      	strh	r3, [r7, #0]
    // Column Address Set
    ILI9488_WriteCommand(0x2A);
 8000d8e:	202a      	movs	r0, #42	@ 0x2a
 8000d90:	f7ff ffa0 	bl	8000cd4 <ILI9488_WriteCommand>
    {
        uint8_t data[] = { (x0 >> 8) & 0xFF, x0 & 0xFF, (x1 >> 8) & 0xFF, x1 & 0xFF };
 8000d94:	88fb      	ldrh	r3, [r7, #6]
 8000d96:	0a1b      	lsrs	r3, r3, #8
 8000d98:	b29b      	uxth	r3, r3
 8000d9a:	b2db      	uxtb	r3, r3
 8000d9c:	733b      	strb	r3, [r7, #12]
 8000d9e:	88fb      	ldrh	r3, [r7, #6]
 8000da0:	b2db      	uxtb	r3, r3
 8000da2:	737b      	strb	r3, [r7, #13]
 8000da4:	887b      	ldrh	r3, [r7, #2]
 8000da6:	0a1b      	lsrs	r3, r3, #8
 8000da8:	b29b      	uxth	r3, r3
 8000daa:	b2db      	uxtb	r3, r3
 8000dac:	73bb      	strb	r3, [r7, #14]
 8000dae:	887b      	ldrh	r3, [r7, #2]
 8000db0:	b2db      	uxtb	r3, r3
 8000db2:	73fb      	strb	r3, [r7, #15]
        ILI9488_WriteData(data, sizeof(data));
 8000db4:	f107 030c 	add.w	r3, r7, #12
 8000db8:	2104      	movs	r1, #4
 8000dba:	4618      	mov	r0, r3
 8000dbc:	f7ff ffa4 	bl	8000d08 <ILI9488_WriteData>
    }
    // Page Address Set
    ILI9488_WriteCommand(0x2B);
 8000dc0:	202b      	movs	r0, #43	@ 0x2b
 8000dc2:	f7ff ff87 	bl	8000cd4 <ILI9488_WriteCommand>
    {
        uint8_t data[] = { (y0 >> 8) & 0xFF, y0 & 0xFF, (y1 >> 8) & 0xFF, y1 & 0xFF };
 8000dc6:	88bb      	ldrh	r3, [r7, #4]
 8000dc8:	0a1b      	lsrs	r3, r3, #8
 8000dca:	b29b      	uxth	r3, r3
 8000dcc:	b2db      	uxtb	r3, r3
 8000dce:	723b      	strb	r3, [r7, #8]
 8000dd0:	88bb      	ldrh	r3, [r7, #4]
 8000dd2:	b2db      	uxtb	r3, r3
 8000dd4:	727b      	strb	r3, [r7, #9]
 8000dd6:	883b      	ldrh	r3, [r7, #0]
 8000dd8:	0a1b      	lsrs	r3, r3, #8
 8000dda:	b29b      	uxth	r3, r3
 8000ddc:	b2db      	uxtb	r3, r3
 8000dde:	72bb      	strb	r3, [r7, #10]
 8000de0:	883b      	ldrh	r3, [r7, #0]
 8000de2:	b2db      	uxtb	r3, r3
 8000de4:	72fb      	strb	r3, [r7, #11]
        ILI9488_WriteData(data, sizeof(data));
 8000de6:	f107 0308 	add.w	r3, r7, #8
 8000dea:	2104      	movs	r1, #4
 8000dec:	4618      	mov	r0, r3
 8000dee:	f7ff ff8b 	bl	8000d08 <ILI9488_WriteData>
    }
    // Memory Write
    ILI9488_WriteCommand(0x2C);
 8000df2:	202c      	movs	r0, #44	@ 0x2c
 8000df4:	f7ff ff6e 	bl	8000cd4 <ILI9488_WriteCommand>
}
 8000df8:	bf00      	nop
 8000dfa:	3714      	adds	r7, #20
 8000dfc:	46bd      	mov	sp, r7
 8000dfe:	bd90      	pop	{r4, r7, pc}

08000e00 <ILI9488_Init>:

void ILI9488_Init() {
 8000e00:	b590      	push	{r4, r7, lr}
 8000e02:	b095      	sub	sp, #84	@ 0x54
 8000e04:	af00      	add	r7, sp, #0
    ILI9488_Select();
 8000e06:	f7ff ff37 	bl	8000c78 <ILI9488_Select>
    ILI9488_Reset();
 8000e0a:	f7ff ff4d 	bl	8000ca8 <ILI9488_Reset>

    ILI9488_WriteCommand(0xE0); // Positive Gamma Control
 8000e0e:	20e0      	movs	r0, #224	@ 0xe0
 8000e10:	f7ff ff60 	bl	8000cd4 <ILI9488_WriteCommand>
    { uint8_t data[] = {0x00, 0x03, 0x09, 0x08, 0x16, 0x0A, 0x3F, 0x78, 0x4C, 0x09, 0x0A, 0x08, 0x16, 0x1A, 0x0F}; ILI9488_WriteData(data, sizeof(data)); }
 8000e14:	4b5b      	ldr	r3, [pc, #364]	@ (8000f84 <ILI9488_Init+0x184>)
 8000e16:	f107 0440 	add.w	r4, r7, #64	@ 0x40
 8000e1a:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8000e1c:	c407      	stmia	r4!, {r0, r1, r2}
 8000e1e:	8023      	strh	r3, [r4, #0]
 8000e20:	3402      	adds	r4, #2
 8000e22:	0c1b      	lsrs	r3, r3, #16
 8000e24:	7023      	strb	r3, [r4, #0]
 8000e26:	f107 0340 	add.w	r3, r7, #64	@ 0x40
 8000e2a:	210f      	movs	r1, #15
 8000e2c:	4618      	mov	r0, r3
 8000e2e:	f7ff ff6b 	bl	8000d08 <ILI9488_WriteData>
    ILI9488_WriteCommand(0xE1); // Negative Gamma Control
 8000e32:	20e1      	movs	r0, #225	@ 0xe1
 8000e34:	f7ff ff4e 	bl	8000cd4 <ILI9488_WriteCommand>
    { uint8_t data[] = {0x00, 0x16, 0x19, 0x03, 0x0F, 0x05, 0x32, 0x45, 0x46, 0x04, 0x0E, 0x0D, 0x35, 0x37, 0x0F}; ILI9488_WriteData(data, sizeof(data)); }
 8000e38:	4b53      	ldr	r3, [pc, #332]	@ (8000f88 <ILI9488_Init+0x188>)
 8000e3a:	f107 0430 	add.w	r4, r7, #48	@ 0x30
 8000e3e:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8000e40:	c407      	stmia	r4!, {r0, r1, r2}
 8000e42:	8023      	strh	r3, [r4, #0]
 8000e44:	3402      	adds	r4, #2
 8000e46:	0c1b      	lsrs	r3, r3, #16
 8000e48:	7023      	strb	r3, [r4, #0]
 8000e4a:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 8000e4e:	210f      	movs	r1, #15
 8000e50:	4618      	mov	r0, r3
 8000e52:	f7ff ff59 	bl	8000d08 <ILI9488_WriteData>
    ILI9488_WriteCommand(0xC0); // Power Control 1
 8000e56:	20c0      	movs	r0, #192	@ 0xc0
 8000e58:	f7ff ff3c 	bl	8000cd4 <ILI9488_WriteCommand>
    { uint8_t data[] = {0x17, 0x15}; ILI9488_WriteData(data, sizeof(data)); }
 8000e5c:	f241 5317 	movw	r3, #5399	@ 0x1517
 8000e60:	85bb      	strh	r3, [r7, #44]	@ 0x2c
 8000e62:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8000e66:	2102      	movs	r1, #2
 8000e68:	4618      	mov	r0, r3
 8000e6a:	f7ff ff4d 	bl	8000d08 <ILI9488_WriteData>
    ILI9488_WriteCommand(0xC1); // Power Control 2
 8000e6e:	20c1      	movs	r0, #193	@ 0xc1
 8000e70:	f7ff ff30 	bl	8000cd4 <ILI9488_WriteCommand>
    { uint8_t data[] = {0x41}; ILI9488_WriteData(data, sizeof(data)); }
 8000e74:	2341      	movs	r3, #65	@ 0x41
 8000e76:	f887 3028 	strb.w	r3, [r7, #40]	@ 0x28
 8000e7a:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8000e7e:	2101      	movs	r1, #1
 8000e80:	4618      	mov	r0, r3
 8000e82:	f7ff ff41 	bl	8000d08 <ILI9488_WriteData>
    ILI9488_WriteCommand(0xC5); // VCOM Control
 8000e86:	20c5      	movs	r0, #197	@ 0xc5
 8000e88:	f7ff ff24 	bl	8000cd4 <ILI9488_WriteCommand>
    { uint8_t data[] = {0x00, 0x12, 0x80}; ILI9488_WriteData(data, sizeof(data)); }
 8000e8c:	4a3f      	ldr	r2, [pc, #252]	@ (8000f8c <ILI9488_Init+0x18c>)
 8000e8e:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000e92:	6812      	ldr	r2, [r2, #0]
 8000e94:	4611      	mov	r1, r2
 8000e96:	8019      	strh	r1, [r3, #0]
 8000e98:	3302      	adds	r3, #2
 8000e9a:	0c12      	lsrs	r2, r2, #16
 8000e9c:	701a      	strb	r2, [r3, #0]
 8000e9e:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000ea2:	2103      	movs	r1, #3
 8000ea4:	4618      	mov	r0, r3
 8000ea6:	f7ff ff2f 	bl	8000d08 <ILI9488_WriteData>
    ILI9488_WriteCommand(0x36); // Memory Access Control
 8000eaa:	2036      	movs	r0, #54	@ 0x36
 8000eac:	f7ff ff12 	bl	8000cd4 <ILI9488_WriteCommand>
    { uint8_t data[] = {ILI9488_ROTATION}; ILI9488_WriteData(data, sizeof(data)); }
 8000eb0:	2328      	movs	r3, #40	@ 0x28
 8000eb2:	f887 3020 	strb.w	r3, [r7, #32]
 8000eb6:	f107 0320 	add.w	r3, r7, #32
 8000eba:	2101      	movs	r1, #1
 8000ebc:	4618      	mov	r0, r3
 8000ebe:	f7ff ff23 	bl	8000d08 <ILI9488_WriteData>
    
    // ============ MUDANÇA IMPORTANTE ANTERIOR ============
    ILI9488_WriteCommand(0x3A); // Interface Pixel Format
 8000ec2:	203a      	movs	r0, #58	@ 0x3a
 8000ec4:	f7ff ff06 	bl	8000cd4 <ILI9488_WriteCommand>
    { uint8_t data[] = {0x66}; ILI9488_WriteSmallData(data[0]); } // 0x66 para 18 bits/pixel
 8000ec8:	2366      	movs	r3, #102	@ 0x66
 8000eca:	773b      	strb	r3, [r7, #28]
 8000ecc:	7f3b      	ldrb	r3, [r7, #28]
 8000ece:	4618      	mov	r0, r3
 8000ed0:	f7ff ff34 	bl	8000d3c <ILI9488_WriteSmallData>

    ILI9488_WriteCommand(0xB0); // Interface Mode Control
 8000ed4:	20b0      	movs	r0, #176	@ 0xb0
 8000ed6:	f7ff fefd 	bl	8000cd4 <ILI9488_WriteCommand>
    { uint8_t data[] = {0x00}; ILI9488_WriteData(data, sizeof(data)); }
 8000eda:	2300      	movs	r3, #0
 8000edc:	763b      	strb	r3, [r7, #24]
 8000ede:	f107 0318 	add.w	r3, r7, #24
 8000ee2:	2101      	movs	r1, #1
 8000ee4:	4618      	mov	r0, r3
 8000ee6:	f7ff ff0f 	bl	8000d08 <ILI9488_WriteData>
    ILI9488_WriteCommand(0xB1); // Frame Rate Control
 8000eea:	20b1      	movs	r0, #177	@ 0xb1
 8000eec:	f7ff fef2 	bl	8000cd4 <ILI9488_WriteCommand>
    { uint8_t data[] = {0xB0, 0x11}; ILI9488_WriteData(data, sizeof(data)); }
 8000ef0:	f241 13b0 	movw	r3, #4528	@ 0x11b0
 8000ef4:	82bb      	strh	r3, [r7, #20]
 8000ef6:	f107 0314 	add.w	r3, r7, #20
 8000efa:	2102      	movs	r1, #2
 8000efc:	4618      	mov	r0, r3
 8000efe:	f7ff ff03 	bl	8000d08 <ILI9488_WriteData>
    ILI9488_WriteCommand(0xB4); // Display Inversion Control
 8000f02:	20b4      	movs	r0, #180	@ 0xb4
 8000f04:	f7ff fee6 	bl	8000cd4 <ILI9488_WriteCommand>
    { uint8_t data[] = {0x02}; ILI9488_WriteData(data, sizeof(data)); }
 8000f08:	2302      	movs	r3, #2
 8000f0a:	743b      	strb	r3, [r7, #16]
 8000f0c:	f107 0310 	add.w	r3, r7, #16
 8000f10:	2101      	movs	r1, #1
 8000f12:	4618      	mov	r0, r3
 8000f14:	f7ff fef8 	bl	8000d08 <ILI9488_WriteData>
    ILI9488_WriteCommand(0xB6); // Display Function Control
 8000f18:	20b6      	movs	r0, #182	@ 0xb6
 8000f1a:	f7ff fedb 	bl	8000cd4 <ILI9488_WriteCommand>
    { uint8_t data[] = {0x02, 0x02, 0x3B}; ILI9488_WriteData(data, sizeof(data)); }
 8000f1e:	4a1c      	ldr	r2, [pc, #112]	@ (8000f90 <ILI9488_Init+0x190>)
 8000f20:	f107 030c 	add.w	r3, r7, #12
 8000f24:	6812      	ldr	r2, [r2, #0]
 8000f26:	4611      	mov	r1, r2
 8000f28:	8019      	strh	r1, [r3, #0]
 8000f2a:	3302      	adds	r3, #2
 8000f2c:	0c12      	lsrs	r2, r2, #16
 8000f2e:	701a      	strb	r2, [r3, #0]
 8000f30:	f107 030c 	add.w	r3, r7, #12
 8000f34:	2103      	movs	r1, #3
 8000f36:	4618      	mov	r0, r3
 8000f38:	f7ff fee6 	bl	8000d08 <ILI9488_WriteData>
    ILI9488_WriteCommand(0xE9); // Set Image Function
 8000f3c:	20e9      	movs	r0, #233	@ 0xe9
 8000f3e:	f7ff fec9 	bl	8000cd4 <ILI9488_WriteCommand>
    { uint8_t data[] = {0x00}; ILI9488_WriteData(data, sizeof(data)); }
 8000f42:	2300      	movs	r3, #0
 8000f44:	723b      	strb	r3, [r7, #8]
 8000f46:	f107 0308 	add.w	r3, r7, #8
 8000f4a:	2101      	movs	r1, #1
 8000f4c:	4618      	mov	r0, r3
 8000f4e:	f7ff fedb 	bl	8000d08 <ILI9488_WriteData>
    ILI9488_WriteCommand(0xF7); // Adjust Control 3
 8000f52:	20f7      	movs	r0, #247	@ 0xf7
 8000f54:	f7ff febe 	bl	8000cd4 <ILI9488_WriteCommand>
    { uint8_t data[] = {0xA9, 0x51, 0x2C, 0x82}; ILI9488_WriteData(data, sizeof(data)); }
 8000f58:	4b0e      	ldr	r3, [pc, #56]	@ (8000f94 <ILI9488_Init+0x194>)
 8000f5a:	607b      	str	r3, [r7, #4]
 8000f5c:	1d3b      	adds	r3, r7, #4
 8000f5e:	2104      	movs	r1, #4
 8000f60:	4618      	mov	r0, r3
 8000f62:	f7ff fed1 	bl	8000d08 <ILI9488_WriteData>
    
    ILI9488_WriteCommand(0x11); // Sleep Out
 8000f66:	2011      	movs	r0, #17
 8000f68:	f7ff feb4 	bl	8000cd4 <ILI9488_WriteCommand>
    HAL_Delay(120);
 8000f6c:	2078      	movs	r0, #120	@ 0x78
 8000f6e:	f002 fc4d 	bl	800380c <HAL_Delay>
    ILI9488_WriteCommand(0x29); // Display ON
 8000f72:	2029      	movs	r0, #41	@ 0x29
 8000f74:	f7ff feae 	bl	8000cd4 <ILI9488_WriteCommand>
    ILI9488_Unselect();
 8000f78:	f7ff fe8a 	bl	8000c90 <ILI9488_Unselect>
}
 8000f7c:	bf00      	nop
 8000f7e:	3754      	adds	r7, #84	@ 0x54
 8000f80:	46bd      	mov	sp, r7
 8000f82:	bd90      	pop	{r4, r7, pc}
 8000f84:	080125e4 	.word	0x080125e4
 8000f88:	080125f4 	.word	0x080125f4
 8000f8c:	08012604 	.word	0x08012604
 8000f90:	08012608 	.word	0x08012608
 8000f94:	822c51a9 	.word	0x822c51a9

08000f98 <ILI9488_WriteChar>:
    
    ILI9488_Unselect();
}

// ============== NOVA FUNÇÃO DE ESCRITA DE CARACTERE (3 BYTES) ==============
static void ILI9488_WriteChar(uint16_t x, uint16_t y, char ch, FontDef font, uint16_t color, uint16_t bgcolor) {
 8000f98:	b082      	sub	sp, #8
 8000f9a:	b580      	push	{r7, lr}
 8000f9c:	b08a      	sub	sp, #40	@ 0x28
 8000f9e:	af00      	add	r7, sp, #0
 8000fa0:	637b      	str	r3, [r7, #52]	@ 0x34
 8000fa2:	4603      	mov	r3, r0
 8000fa4:	80fb      	strh	r3, [r7, #6]
 8000fa6:	460b      	mov	r3, r1
 8000fa8:	80bb      	strh	r3, [r7, #4]
 8000faa:	4613      	mov	r3, r2
 8000fac:	70fb      	strb	r3, [r7, #3]
    uint32_t i, b, j;
    ILI9488_SetAddressWindow(x, y, x + font.width - 1, y + font.height - 1);
 8000fae:	f897 3034 	ldrb.w	r3, [r7, #52]	@ 0x34
 8000fb2:	461a      	mov	r2, r3
 8000fb4:	88fb      	ldrh	r3, [r7, #6]
 8000fb6:	4413      	add	r3, r2
 8000fb8:	b29b      	uxth	r3, r3
 8000fba:	3b01      	subs	r3, #1
 8000fbc:	b29a      	uxth	r2, r3
 8000fbe:	f897 3035 	ldrb.w	r3, [r7, #53]	@ 0x35
 8000fc2:	4619      	mov	r1, r3
 8000fc4:	88bb      	ldrh	r3, [r7, #4]
 8000fc6:	440b      	add	r3, r1
 8000fc8:	b29b      	uxth	r3, r3
 8000fca:	3b01      	subs	r3, #1
 8000fcc:	b29b      	uxth	r3, r3
 8000fce:	88b9      	ldrh	r1, [r7, #4]
 8000fd0:	88f8      	ldrh	r0, [r7, #6]
 8000fd2:	f7ff fecd 	bl	8000d70 <ILI9488_SetAddressWindow>

    // Converte as cores de background e foreground para 3 bytes uma única vez
    uint8_t color_r = ((color >> 11) << 3);
 8000fd6:	8fbb      	ldrh	r3, [r7, #60]	@ 0x3c
 8000fd8:	0adb      	lsrs	r3, r3, #11
 8000fda:	b29b      	uxth	r3, r3
 8000fdc:	b2db      	uxtb	r3, r3
 8000fde:	00db      	lsls	r3, r3, #3
 8000fe0:	77fb      	strb	r3, [r7, #31]
    uint8_t color_g = ((color >> 5) & 0x3F) << 2;
 8000fe2:	8fbb      	ldrh	r3, [r7, #60]	@ 0x3c
 8000fe4:	095b      	lsrs	r3, r3, #5
 8000fe6:	b29b      	uxth	r3, r3
 8000fe8:	b2db      	uxtb	r3, r3
 8000fea:	009b      	lsls	r3, r3, #2
 8000fec:	77bb      	strb	r3, [r7, #30]
    uint8_t color_b = (color & 0x1F) << 3;
 8000fee:	8fbb      	ldrh	r3, [r7, #60]	@ 0x3c
 8000ff0:	b2db      	uxtb	r3, r3
 8000ff2:	00db      	lsls	r3, r3, #3
 8000ff4:	777b      	strb	r3, [r7, #29]

    uint8_t bgcolor_r = ((bgcolor >> 11) << 3);
 8000ff6:	f8b7 3040 	ldrh.w	r3, [r7, #64]	@ 0x40
 8000ffa:	0adb      	lsrs	r3, r3, #11
 8000ffc:	b29b      	uxth	r3, r3
 8000ffe:	b2db      	uxtb	r3, r3
 8001000:	00db      	lsls	r3, r3, #3
 8001002:	773b      	strb	r3, [r7, #28]
    uint8_t bgcolor_g = ((bgcolor >> 5) & 0x3F) << 2;
 8001004:	f8b7 3040 	ldrh.w	r3, [r7, #64]	@ 0x40
 8001008:	095b      	lsrs	r3, r3, #5
 800100a:	b29b      	uxth	r3, r3
 800100c:	b2db      	uxtb	r3, r3
 800100e:	009b      	lsls	r3, r3, #2
 8001010:	76fb      	strb	r3, [r7, #27]
    uint8_t bgcolor_b = (bgcolor & 0x1F) << 3;
 8001012:	f8b7 3040 	ldrh.w	r3, [r7, #64]	@ 0x40
 8001016:	b2db      	uxtb	r3, r3
 8001018:	00db      	lsls	r3, r3, #3
 800101a:	76bb      	strb	r3, [r7, #26]
    
    for(i = 0; i < font.height; i++) {
 800101c:	2300      	movs	r3, #0
 800101e:	627b      	str	r3, [r7, #36]	@ 0x24
 8001020:	e03d      	b.n	800109e <ILI9488_WriteChar+0x106>
        b = font.data[(ch - 32) * font.height + i];
 8001022:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8001024:	78fb      	ldrb	r3, [r7, #3]
 8001026:	3b20      	subs	r3, #32
 8001028:	f897 1035 	ldrb.w	r1, [r7, #53]	@ 0x35
 800102c:	fb01 f303 	mul.w	r3, r1, r3
 8001030:	4619      	mov	r1, r3
 8001032:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001034:	440b      	add	r3, r1
 8001036:	005b      	lsls	r3, r3, #1
 8001038:	4413      	add	r3, r2
 800103a:	881b      	ldrh	r3, [r3, #0]
 800103c:	617b      	str	r3, [r7, #20]
        for(j = 0; j < font.width; j++) {
 800103e:	2300      	movs	r3, #0
 8001040:	623b      	str	r3, [r7, #32]
 8001042:	e023      	b.n	800108c <ILI9488_WriteChar+0xf4>
            if((b << j) & 0x8000) {
 8001044:	697a      	ldr	r2, [r7, #20]
 8001046:	6a3b      	ldr	r3, [r7, #32]
 8001048:	fa02 f303 	lsl.w	r3, r2, r3
 800104c:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8001050:	2b00      	cmp	r3, #0
 8001052:	d00c      	beq.n	800106e <ILI9488_WriteChar+0xd6>
                uint8_t pixel[] = {color_r, color_g, color_b};
 8001054:	7ffb      	ldrb	r3, [r7, #31]
 8001056:	743b      	strb	r3, [r7, #16]
 8001058:	7fbb      	ldrb	r3, [r7, #30]
 800105a:	747b      	strb	r3, [r7, #17]
 800105c:	7f7b      	ldrb	r3, [r7, #29]
 800105e:	74bb      	strb	r3, [r7, #18]
                ILI9488_WriteData(pixel, sizeof(pixel));
 8001060:	f107 0310 	add.w	r3, r7, #16
 8001064:	2103      	movs	r1, #3
 8001066:	4618      	mov	r0, r3
 8001068:	f7ff fe4e 	bl	8000d08 <ILI9488_WriteData>
 800106c:	e00b      	b.n	8001086 <ILI9488_WriteChar+0xee>
            } else {
                uint8_t pixel[] = {bgcolor_r, bgcolor_g, bgcolor_b};
 800106e:	7f3b      	ldrb	r3, [r7, #28]
 8001070:	733b      	strb	r3, [r7, #12]
 8001072:	7efb      	ldrb	r3, [r7, #27]
 8001074:	737b      	strb	r3, [r7, #13]
 8001076:	7ebb      	ldrb	r3, [r7, #26]
 8001078:	73bb      	strb	r3, [r7, #14]
                ILI9488_WriteData(pixel, sizeof(pixel));
 800107a:	f107 030c 	add.w	r3, r7, #12
 800107e:	2103      	movs	r1, #3
 8001080:	4618      	mov	r0, r3
 8001082:	f7ff fe41 	bl	8000d08 <ILI9488_WriteData>
        for(j = 0; j < font.width; j++) {
 8001086:	6a3b      	ldr	r3, [r7, #32]
 8001088:	3301      	adds	r3, #1
 800108a:	623b      	str	r3, [r7, #32]
 800108c:	f897 3034 	ldrb.w	r3, [r7, #52]	@ 0x34
 8001090:	461a      	mov	r2, r3
 8001092:	6a3b      	ldr	r3, [r7, #32]
 8001094:	4293      	cmp	r3, r2
 8001096:	d3d5      	bcc.n	8001044 <ILI9488_WriteChar+0xac>
    for(i = 0; i < font.height; i++) {
 8001098:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800109a:	3301      	adds	r3, #1
 800109c:	627b      	str	r3, [r7, #36]	@ 0x24
 800109e:	f897 3035 	ldrb.w	r3, [r7, #53]	@ 0x35
 80010a2:	461a      	mov	r2, r3
 80010a4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80010a6:	4293      	cmp	r3, r2
 80010a8:	d3bb      	bcc.n	8001022 <ILI9488_WriteChar+0x8a>
            }
        }
    }
}
 80010aa:	bf00      	nop
 80010ac:	bf00      	nop
 80010ae:	3728      	adds	r7, #40	@ 0x28
 80010b0:	46bd      	mov	sp, r7
 80010b2:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 80010b6:	b002      	add	sp, #8
 80010b8:	4770      	bx	lr
	...

080010bc <ILI9488_FillRectangle>:

// ============== NOVA FUNÇÃO DE PREENCHER RETÂNGULO (3 BYTES) ==============
void ILI9488_FillRectangle(uint16_t x, uint16_t y, uint16_t w, uint16_t h, uint16_t color) {
 80010bc:	b590      	push	{r4, r7, lr}
 80010be:	b087      	sub	sp, #28
 80010c0:	af00      	add	r7, sp, #0
 80010c2:	4604      	mov	r4, r0
 80010c4:	4608      	mov	r0, r1
 80010c6:	4611      	mov	r1, r2
 80010c8:	461a      	mov	r2, r3
 80010ca:	4623      	mov	r3, r4
 80010cc:	80fb      	strh	r3, [r7, #6]
 80010ce:	4603      	mov	r3, r0
 80010d0:	80bb      	strh	r3, [r7, #4]
 80010d2:	460b      	mov	r3, r1
 80010d4:	807b      	strh	r3, [r7, #2]
 80010d6:	4613      	mov	r3, r2
 80010d8:	803b      	strh	r3, [r7, #0]
    if((x >= ILI9488_WIDTH) || (y >= ILI9488_HEIGHT)) return;
 80010da:	88fb      	ldrh	r3, [r7, #6]
 80010dc:	f5b3 7ff0 	cmp.w	r3, #480	@ 0x1e0
 80010e0:	f080 8083 	bcs.w	80011ea <ILI9488_FillRectangle+0x12e>
 80010e4:	88bb      	ldrh	r3, [r7, #4]
 80010e6:	f5b3 7fa0 	cmp.w	r3, #320	@ 0x140
 80010ea:	d27e      	bcs.n	80011ea <ILI9488_FillRectangle+0x12e>
    if((x + w) > ILI9488_WIDTH) w = ILI9488_WIDTH - x;
 80010ec:	88fa      	ldrh	r2, [r7, #6]
 80010ee:	887b      	ldrh	r3, [r7, #2]
 80010f0:	4413      	add	r3, r2
 80010f2:	f5b3 7ff0 	cmp.w	r3, #480	@ 0x1e0
 80010f6:	dd03      	ble.n	8001100 <ILI9488_FillRectangle+0x44>
 80010f8:	88fb      	ldrh	r3, [r7, #6]
 80010fa:	f5c3 73f0 	rsb	r3, r3, #480	@ 0x1e0
 80010fe:	807b      	strh	r3, [r7, #2]
    if((y + h) > ILI9488_HEIGHT) h = ILI9488_HEIGHT - y;
 8001100:	88ba      	ldrh	r2, [r7, #4]
 8001102:	883b      	ldrh	r3, [r7, #0]
 8001104:	4413      	add	r3, r2
 8001106:	f5b3 7fa0 	cmp.w	r3, #320	@ 0x140
 800110a:	dd03      	ble.n	8001114 <ILI9488_FillRectangle+0x58>
 800110c:	88bb      	ldrh	r3, [r7, #4]
 800110e:	f5c3 73a0 	rsb	r3, r3, #320	@ 0x140
 8001112:	803b      	strh	r3, [r7, #0]

    ILI9488_Select();
 8001114:	f7ff fdb0 	bl	8000c78 <ILI9488_Select>
    ILI9488_SetAddressWindow(x, y, x + w - 1, y + h - 1);
 8001118:	88fa      	ldrh	r2, [r7, #6]
 800111a:	887b      	ldrh	r3, [r7, #2]
 800111c:	4413      	add	r3, r2
 800111e:	b29b      	uxth	r3, r3
 8001120:	3b01      	subs	r3, #1
 8001122:	b29c      	uxth	r4, r3
 8001124:	88ba      	ldrh	r2, [r7, #4]
 8001126:	883b      	ldrh	r3, [r7, #0]
 8001128:	4413      	add	r3, r2
 800112a:	b29b      	uxth	r3, r3
 800112c:	3b01      	subs	r3, #1
 800112e:	b29b      	uxth	r3, r3
 8001130:	88b9      	ldrh	r1, [r7, #4]
 8001132:	88f8      	ldrh	r0, [r7, #6]
 8001134:	4622      	mov	r2, r4
 8001136:	f7ff fe1b 	bl	8000d70 <ILI9488_SetAddressWindow>
    
    // Converte a cor para 3 bytes
    uint8_t r = (color >> 11) & 0x1F;
 800113a:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 800113c:	0adb      	lsrs	r3, r3, #11
 800113e:	b29b      	uxth	r3, r3
 8001140:	b2db      	uxtb	r3, r3
 8001142:	f003 031f 	and.w	r3, r3, #31
 8001146:	74fb      	strb	r3, [r7, #19]
    uint8_t g = (color >> 5) & 0x3F;
 8001148:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 800114a:	095b      	lsrs	r3, r3, #5
 800114c:	b29b      	uxth	r3, r3
 800114e:	b2db      	uxtb	r3, r3
 8001150:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8001154:	74bb      	strb	r3, [r7, #18]
    uint8_t b = color & 0x1F;
 8001156:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 8001158:	b2db      	uxtb	r3, r3
 800115a:	f003 031f 	and.w	r3, r3, #31
 800115e:	747b      	strb	r3, [r7, #17]

    r = (r << 3) | (r >> 2);
 8001160:	f997 3013 	ldrsb.w	r3, [r7, #19]
 8001164:	00db      	lsls	r3, r3, #3
 8001166:	b25a      	sxtb	r2, r3
 8001168:	7cfb      	ldrb	r3, [r7, #19]
 800116a:	089b      	lsrs	r3, r3, #2
 800116c:	b2db      	uxtb	r3, r3
 800116e:	b25b      	sxtb	r3, r3
 8001170:	4313      	orrs	r3, r2
 8001172:	b25b      	sxtb	r3, r3
 8001174:	74fb      	strb	r3, [r7, #19]
    g = (g << 2) | (g >> 4);
 8001176:	f997 3012 	ldrsb.w	r3, [r7, #18]
 800117a:	009b      	lsls	r3, r3, #2
 800117c:	b25a      	sxtb	r2, r3
 800117e:	7cbb      	ldrb	r3, [r7, #18]
 8001180:	091b      	lsrs	r3, r3, #4
 8001182:	b2db      	uxtb	r3, r3
 8001184:	b25b      	sxtb	r3, r3
 8001186:	4313      	orrs	r3, r2
 8001188:	b25b      	sxtb	r3, r3
 800118a:	74bb      	strb	r3, [r7, #18]
    b = (b << 3) | (b >> 2);
 800118c:	f997 3011 	ldrsb.w	r3, [r7, #17]
 8001190:	00db      	lsls	r3, r3, #3
 8001192:	b25a      	sxtb	r2, r3
 8001194:	7c7b      	ldrb	r3, [r7, #17]
 8001196:	089b      	lsrs	r3, r3, #2
 8001198:	b2db      	uxtb	r3, r3
 800119a:	b25b      	sxtb	r3, r3
 800119c:	4313      	orrs	r3, r2
 800119e:	b25b      	sxtb	r3, r3
 80011a0:	747b      	strb	r3, [r7, #17]
    
    uint8_t data[] = {r, g, b};
 80011a2:	7cfb      	ldrb	r3, [r7, #19]
 80011a4:	733b      	strb	r3, [r7, #12]
 80011a6:	7cbb      	ldrb	r3, [r7, #18]
 80011a8:	737b      	strb	r3, [r7, #13]
 80011aa:	7c7b      	ldrb	r3, [r7, #17]
 80011ac:	73bb      	strb	r3, [r7, #14]
    
    HAL_GPIO_WritePin(ILI9488_DC_GPIO_Port, ILI9488_DC_Pin, GPIO_PIN_SET);
 80011ae:	2201      	movs	r2, #1
 80011b0:	2102      	movs	r1, #2
 80011b2:	4810      	ldr	r0, [pc, #64]	@ (80011f4 <ILI9488_FillRectangle+0x138>)
 80011b4:	f003 fb94 	bl	80048e0 <HAL_GPIO_WritePin>
    for(uint32_t i = 0; i < (h * w); i++) {
 80011b8:	2300      	movs	r3, #0
 80011ba:	617b      	str	r3, [r7, #20]
 80011bc:	e00a      	b.n	80011d4 <ILI9488_FillRectangle+0x118>
        HAL_SPI_Transmit(&ILI9488_SPI_PORT, data, 3, HAL_MAX_DELAY);
 80011be:	f107 010c 	add.w	r1, r7, #12
 80011c2:	f04f 33ff 	mov.w	r3, #4294967295
 80011c6:	2203      	movs	r2, #3
 80011c8:	480b      	ldr	r0, [pc, #44]	@ (80011f8 <ILI9488_FillRectangle+0x13c>)
 80011ca:	f008 f948 	bl	800945e <HAL_SPI_Transmit>
    for(uint32_t i = 0; i < (h * w); i++) {
 80011ce:	697b      	ldr	r3, [r7, #20]
 80011d0:	3301      	adds	r3, #1
 80011d2:	617b      	str	r3, [r7, #20]
 80011d4:	883b      	ldrh	r3, [r7, #0]
 80011d6:	887a      	ldrh	r2, [r7, #2]
 80011d8:	fb02 f303 	mul.w	r3, r2, r3
 80011dc:	461a      	mov	r2, r3
 80011de:	697b      	ldr	r3, [r7, #20]
 80011e0:	4293      	cmp	r3, r2
 80011e2:	d3ec      	bcc.n	80011be <ILI9488_FillRectangle+0x102>
    }

    ILI9488_Unselect();
 80011e4:	f7ff fd54 	bl	8000c90 <ILI9488_Unselect>
 80011e8:	e000      	b.n	80011ec <ILI9488_FillRectangle+0x130>
    if((x >= ILI9488_WIDTH) || (y >= ILI9488_HEIGHT)) return;
 80011ea:	bf00      	nop
}
 80011ec:	371c      	adds	r7, #28
 80011ee:	46bd      	mov	sp, r7
 80011f0:	bd90      	pop	{r4, r7, pc}
 80011f2:	bf00      	nop
 80011f4:	40020400 	.word	0x40020400
 80011f8:	20000444 	.word	0x20000444

080011fc <ILI9488_WriteString>:

// O restante das funções não precisa de alteração pois dependem das que foram corrigidas

void ILI9488_WriteString(uint16_t x, uint16_t y, const char* str, FontDef font, uint16_t color, uint16_t bgcolor) {
 80011fc:	b082      	sub	sp, #8
 80011fe:	b580      	push	{r7, lr}
 8001200:	b086      	sub	sp, #24
 8001202:	af04      	add	r7, sp, #16
 8001204:	603a      	str	r2, [r7, #0]
 8001206:	617b      	str	r3, [r7, #20]
 8001208:	4603      	mov	r3, r0
 800120a:	80fb      	strh	r3, [r7, #6]
 800120c:	460b      	mov	r3, r1
 800120e:	80bb      	strh	r3, [r7, #4]
    ILI9488_Select();
 8001210:	f7ff fd32 	bl	8000c78 <ILI9488_Select>
    while(*str) {
 8001214:	e02f      	b.n	8001276 <ILI9488_WriteString+0x7a>
        if(x + font.width >= ILI9488_WIDTH) {
 8001216:	88fb      	ldrh	r3, [r7, #6]
 8001218:	7d3a      	ldrb	r2, [r7, #20]
 800121a:	4413      	add	r3, r2
 800121c:	f5b3 7ff0 	cmp.w	r3, #480	@ 0x1e0
 8001220:	db14      	blt.n	800124c <ILI9488_WriteString+0x50>
            x = 0;
 8001222:	2300      	movs	r3, #0
 8001224:	80fb      	strh	r3, [r7, #6]
            y += font.height;
 8001226:	7d7b      	ldrb	r3, [r7, #21]
 8001228:	461a      	mov	r2, r3
 800122a:	88bb      	ldrh	r3, [r7, #4]
 800122c:	4413      	add	r3, r2
 800122e:	80bb      	strh	r3, [r7, #4]
            if(y + font.height >= ILI9488_HEIGHT) break;
 8001230:	88bb      	ldrh	r3, [r7, #4]
 8001232:	7d7a      	ldrb	r2, [r7, #21]
 8001234:	4413      	add	r3, r2
 8001236:	f5b3 7fa0 	cmp.w	r3, #320	@ 0x140
 800123a:	da21      	bge.n	8001280 <ILI9488_WriteString+0x84>
            if(*str == ' ') {
 800123c:	683b      	ldr	r3, [r7, #0]
 800123e:	781b      	ldrb	r3, [r3, #0]
 8001240:	2b20      	cmp	r3, #32
 8001242:	d103      	bne.n	800124c <ILI9488_WriteString+0x50>
                str++;
 8001244:	683b      	ldr	r3, [r7, #0]
 8001246:	3301      	adds	r3, #1
 8001248:	603b      	str	r3, [r7, #0]
                continue;
 800124a:	e014      	b.n	8001276 <ILI9488_WriteString+0x7a>
            }
        }
        ILI9488_WriteChar(x, y, *str, font, color, bgcolor);
 800124c:	683b      	ldr	r3, [r7, #0]
 800124e:	781a      	ldrb	r2, [r3, #0]
 8001250:	88b9      	ldrh	r1, [r7, #4]
 8001252:	88f8      	ldrh	r0, [r7, #6]
 8001254:	8c3b      	ldrh	r3, [r7, #32]
 8001256:	9302      	str	r3, [sp, #8]
 8001258:	8bbb      	ldrh	r3, [r7, #28]
 800125a:	9301      	str	r3, [sp, #4]
 800125c:	69bb      	ldr	r3, [r7, #24]
 800125e:	9300      	str	r3, [sp, #0]
 8001260:	697b      	ldr	r3, [r7, #20]
 8001262:	f7ff fe99 	bl	8000f98 <ILI9488_WriteChar>
        x += font.width;
 8001266:	7d3b      	ldrb	r3, [r7, #20]
 8001268:	461a      	mov	r2, r3
 800126a:	88fb      	ldrh	r3, [r7, #6]
 800126c:	4413      	add	r3, r2
 800126e:	80fb      	strh	r3, [r7, #6]
        str++;
 8001270:	683b      	ldr	r3, [r7, #0]
 8001272:	3301      	adds	r3, #1
 8001274:	603b      	str	r3, [r7, #0]
    while(*str) {
 8001276:	683b      	ldr	r3, [r7, #0]
 8001278:	781b      	ldrb	r3, [r3, #0]
 800127a:	2b00      	cmp	r3, #0
 800127c:	d1cb      	bne.n	8001216 <ILI9488_WriteString+0x1a>
 800127e:	e000      	b.n	8001282 <ILI9488_WriteString+0x86>
            if(y + font.height >= ILI9488_HEIGHT) break;
 8001280:	bf00      	nop
    }
    ILI9488_Unselect();
 8001282:	f7ff fd05 	bl	8000c90 <ILI9488_Unselect>
}
 8001286:	bf00      	nop
 8001288:	3708      	adds	r7, #8
 800128a:	46bd      	mov	sp, r7
 800128c:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8001290:	b002      	add	sp, #8
 8001292:	4770      	bx	lr

08001294 <ILI9488_FillScreen>:

void ILI9488_FillScreen(uint16_t color) {
 8001294:	b580      	push	{r7, lr}
 8001296:	b084      	sub	sp, #16
 8001298:	af02      	add	r7, sp, #8
 800129a:	4603      	mov	r3, r0
 800129c:	80fb      	strh	r3, [r7, #6]
    ILI9488_FillRectangle(0, 0, ILI9488_WIDTH, ILI9488_HEIGHT, color);
 800129e:	88fb      	ldrh	r3, [r7, #6]
 80012a0:	9300      	str	r3, [sp, #0]
 80012a2:	f44f 73a0 	mov.w	r3, #320	@ 0x140
 80012a6:	f44f 72f0 	mov.w	r2, #480	@ 0x1e0
 80012aa:	2100      	movs	r1, #0
 80012ac:	2000      	movs	r0, #0
 80012ae:	f7ff ff05 	bl	80010bc <ILI9488_FillRectangle>
}
 80012b2:	bf00      	nop
 80012b4:	3708      	adds	r7, #8
 80012b6:	46bd      	mov	sp, r7
 80012b8:	bd80      	pop	{r7, pc}

080012ba <ILI9488_DrawImage_BIN>:
  * @param  filepath: Caminho completo para o arquivo .bin no SD (ex: "0:/imagem.bin").
  * @note   O arquivo .bin DEVE conter dados brutos de pixel no formato RGB666 (3 bytes por pixel).
  * @note   Esta função aloca um buffer de linha no heap (malloc).
  * @retval 1 em sucesso, 0 em falha (falha ao abrir, ler ou alocar memória).
  */
uint8_t ILI9488_DrawImage_BIN(uint16_t x, uint16_t y, uint16_t w, uint16_t h, const char* filepath) {
 80012ba:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 80012be:	f5ad 7d15 	sub.w	sp, sp, #596	@ 0x254
 80012c2:	af00      	add	r7, sp, #0
 80012c4:	4684      	mov	ip, r0
 80012c6:	460e      	mov	r6, r1
 80012c8:	4610      	mov	r0, r2
 80012ca:	4619      	mov	r1, r3
 80012cc:	f507 7314 	add.w	r3, r7, #592	@ 0x250
 80012d0:	f2a3 234a 	subw	r3, r3, #586	@ 0x24a
 80012d4:	4662      	mov	r2, ip
 80012d6:	801a      	strh	r2, [r3, #0]
 80012d8:	f507 7314 	add.w	r3, r7, #592	@ 0x250
 80012dc:	f5a3 7313 	sub.w	r3, r3, #588	@ 0x24c
 80012e0:	4632      	mov	r2, r6
 80012e2:	801a      	strh	r2, [r3, #0]
 80012e4:	f507 7314 	add.w	r3, r7, #592	@ 0x250
 80012e8:	f2a3 234e 	subw	r3, r3, #590	@ 0x24e
 80012ec:	4602      	mov	r2, r0
 80012ee:	801a      	strh	r2, [r3, #0]
 80012f0:	f507 7314 	add.w	r3, r7, #592	@ 0x250
 80012f4:	f5a3 7314 	sub.w	r3, r3, #592	@ 0x250
 80012f8:	460a      	mov	r2, r1
 80012fa:	801a      	strh	r2, [r3, #0]
 80012fc:	466b      	mov	r3, sp
 80012fe:	461e      	mov	r6, r3
    FIL file;
    FRESULT res;
    UINT br = 0; // Bytes lidos
 8001300:	f507 7314 	add.w	r3, r7, #592	@ 0x250
 8001304:	f5a3 7312 	sub.w	r3, r3, #584	@ 0x248
 8001308:	2200      	movs	r2, #0
 800130a:	601a      	str	r2, [r3, #0]

    // 1. Verifica limites
    if ((x >= ILI9488_WIDTH) || (y >= ILI9488_HEIGHT)) return 0;
 800130c:	f507 7314 	add.w	r3, r7, #592	@ 0x250
 8001310:	f2a3 234a 	subw	r3, r3, #586	@ 0x24a
 8001314:	881b      	ldrh	r3, [r3, #0]
 8001316:	f5b3 7ff0 	cmp.w	r3, #480	@ 0x1e0
 800131a:	d207      	bcs.n	800132c <ILI9488_DrawImage_BIN+0x72>
 800131c:	f507 7314 	add.w	r3, r7, #592	@ 0x250
 8001320:	f5a3 7313 	sub.w	r3, r3, #588	@ 0x24c
 8001324:	881b      	ldrh	r3, [r3, #0]
 8001326:	f5b3 7fa0 	cmp.w	r3, #320	@ 0x140
 800132a:	d301      	bcc.n	8001330 <ILI9488_DrawImage_BIN+0x76>
 800132c:	2300      	movs	r3, #0
 800132e:	e0ed      	b.n	800150c <ILI9488_DrawImage_BIN+0x252>
    if ((x + w - 1) >= ILI9488_WIDTH) w = ILI9488_WIDTH - x;
 8001330:	f507 7314 	add.w	r3, r7, #592	@ 0x250
 8001334:	f2a3 234a 	subw	r3, r3, #586	@ 0x24a
 8001338:	881a      	ldrh	r2, [r3, #0]
 800133a:	f507 7314 	add.w	r3, r7, #592	@ 0x250
 800133e:	f2a3 234e 	subw	r3, r3, #590	@ 0x24e
 8001342:	881b      	ldrh	r3, [r3, #0]
 8001344:	4413      	add	r3, r2
 8001346:	f5b3 7ff0 	cmp.w	r3, #480	@ 0x1e0
 800134a:	dd0b      	ble.n	8001364 <ILI9488_DrawImage_BIN+0xaa>
 800134c:	f507 7314 	add.w	r3, r7, #592	@ 0x250
 8001350:	f2a3 234e 	subw	r3, r3, #590	@ 0x24e
 8001354:	f507 7214 	add.w	r2, r7, #592	@ 0x250
 8001358:	f2a2 224a 	subw	r2, r2, #586	@ 0x24a
 800135c:	8812      	ldrh	r2, [r2, #0]
 800135e:	f5c2 72f0 	rsb	r2, r2, #480	@ 0x1e0
 8001362:	801a      	strh	r2, [r3, #0]
    if ((y + h - 1) >= ILI9488_HEIGHT) h = ILI9488_HEIGHT - y;
 8001364:	f507 7314 	add.w	r3, r7, #592	@ 0x250
 8001368:	f5a3 7313 	sub.w	r3, r3, #588	@ 0x24c
 800136c:	881a      	ldrh	r2, [r3, #0]
 800136e:	f507 7314 	add.w	r3, r7, #592	@ 0x250
 8001372:	f5a3 7314 	sub.w	r3, r3, #592	@ 0x250
 8001376:	881b      	ldrh	r3, [r3, #0]
 8001378:	4413      	add	r3, r2
 800137a:	f5b3 7fa0 	cmp.w	r3, #320	@ 0x140
 800137e:	dd0b      	ble.n	8001398 <ILI9488_DrawImage_BIN+0xde>
 8001380:	f507 7314 	add.w	r3, r7, #592	@ 0x250
 8001384:	f5a3 7314 	sub.w	r3, r3, #592	@ 0x250
 8001388:	f507 7214 	add.w	r2, r7, #592	@ 0x250
 800138c:	f5a2 7213 	sub.w	r2, r2, #588	@ 0x24c
 8001390:	8812      	ldrh	r2, [r2, #0]
 8001392:	f5c2 72a0 	rsb	r2, r2, #320	@ 0x140
 8001396:	801a      	strh	r2, [r3, #0]

    // 2. Calcula tamanho da linha (RGB666 = 3 bytes/pixel)
    uint32_t line_size_bytes = (uint32_t)w * 3;
 8001398:	f507 7314 	add.w	r3, r7, #592	@ 0x250
 800139c:	f2a3 234e 	subw	r3, r3, #590	@ 0x24e
 80013a0:	881a      	ldrh	r2, [r3, #0]
 80013a2:	4613      	mov	r3, r2
 80013a4:	005b      	lsls	r3, r3, #1
 80013a6:	4413      	add	r3, r2
 80013a8:	f8c7 3248 	str.w	r3, [r7, #584]	@ 0x248

    // 3. Aloca um buffer na STACK para a linha
    //    (Requer Stack_Size >= 0x1000 (4KB) em startup_stm32f407vetx.s)
    uint8_t line_buffer[line_size_bytes];
 80013ac:	f8d7 1248 	ldr.w	r1, [r7, #584]	@ 0x248
 80013b0:	460b      	mov	r3, r1
 80013b2:	3b01      	subs	r3, #1
 80013b4:	f8c7 3244 	str.w	r3, [r7, #580]	@ 0x244
 80013b8:	2300      	movs	r3, #0
 80013ba:	4688      	mov	r8, r1
 80013bc:	4699      	mov	r9, r3
 80013be:	f04f 0200 	mov.w	r2, #0
 80013c2:	f04f 0300 	mov.w	r3, #0
 80013c6:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 80013ca:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 80013ce:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 80013d2:	2300      	movs	r3, #0
 80013d4:	460c      	mov	r4, r1
 80013d6:	461d      	mov	r5, r3
 80013d8:	f04f 0200 	mov.w	r2, #0
 80013dc:	f04f 0300 	mov.w	r3, #0
 80013e0:	00eb      	lsls	r3, r5, #3
 80013e2:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80013e6:	00e2      	lsls	r2, r4, #3
 80013e8:	1dcb      	adds	r3, r1, #7
 80013ea:	08db      	lsrs	r3, r3, #3
 80013ec:	00db      	lsls	r3, r3, #3
 80013ee:	ebad 0d03 	sub.w	sp, sp, r3
 80013f2:	466b      	mov	r3, sp
 80013f4:	3300      	adds	r3, #0
 80013f6:	f8c7 3240 	str.w	r3, [r7, #576]	@ 0x240

    // 4. Abre o arquivo
    res = f_open(&file, filepath, FA_READ);
 80013fa:	f107 030c 	add.w	r3, r7, #12
 80013fe:	2201      	movs	r2, #1
 8001400:	f8d7 1270 	ldr.w	r1, [r7, #624]	@ 0x270
 8001404:	4618      	mov	r0, r3
 8001406:	f00c fac1 	bl	800d98c <f_open>
 800140a:	4603      	mov	r3, r0
 800140c:	f887 323f 	strb.w	r3, [r7, #575]	@ 0x23f
    if (res != FR_OK) {
 8001410:	f897 323f 	ldrb.w	r3, [r7, #575]	@ 0x23f
 8001414:	2b00      	cmp	r3, #0
 8001416:	d001      	beq.n	800141c <ILI9488_DrawImage_BIN+0x162>
        return 0; // Falha ao abrir o arquivo
 8001418:	2300      	movs	r3, #0
 800141a:	e077      	b.n	800150c <ILI9488_DrawImage_BIN+0x252>
    }

    // 5. Prepara o display
    ILI9488_Select();
 800141c:	f7ff fc2c 	bl	8000c78 <ILI9488_Select>
    ILI9488_SetAddressWindow(x, y, x + w - 1, y + h - 1);
 8001420:	f507 7314 	add.w	r3, r7, #592	@ 0x250
 8001424:	f2a3 224a 	subw	r2, r3, #586	@ 0x24a
 8001428:	f507 7314 	add.w	r3, r7, #592	@ 0x250
 800142c:	f2a3 234e 	subw	r3, r3, #590	@ 0x24e
 8001430:	8812      	ldrh	r2, [r2, #0]
 8001432:	881b      	ldrh	r3, [r3, #0]
 8001434:	4413      	add	r3, r2
 8001436:	b29b      	uxth	r3, r3
 8001438:	3b01      	subs	r3, #1
 800143a:	b29c      	uxth	r4, r3
 800143c:	f507 7314 	add.w	r3, r7, #592	@ 0x250
 8001440:	f5a3 7213 	sub.w	r2, r3, #588	@ 0x24c
 8001444:	f507 7314 	add.w	r3, r7, #592	@ 0x250
 8001448:	f5a3 7314 	sub.w	r3, r3, #592	@ 0x250
 800144c:	8812      	ldrh	r2, [r2, #0]
 800144e:	881b      	ldrh	r3, [r3, #0]
 8001450:	4413      	add	r3, r2
 8001452:	b29b      	uxth	r3, r3
 8001454:	3b01      	subs	r3, #1
 8001456:	b29a      	uxth	r2, r3
 8001458:	f507 7314 	add.w	r3, r7, #592	@ 0x250
 800145c:	f5a3 7313 	sub.w	r3, r3, #588	@ 0x24c
 8001460:	8819      	ldrh	r1, [r3, #0]
 8001462:	f507 7314 	add.w	r3, r7, #592	@ 0x250
 8001466:	f2a3 234a 	subw	r3, r3, #586	@ 0x24a
 800146a:	8818      	ldrh	r0, [r3, #0]
 800146c:	4613      	mov	r3, r2
 800146e:	4622      	mov	r2, r4
 8001470:	f7ff fc7e 	bl	8000d70 <ILI9488_SetAddressWindow>
    //

    // 6. Loop de leitura e desenho
    for (uint16_t i = 0; i < h; i++) {
 8001474:	2300      	movs	r3, #0
 8001476:	f8a7 324e 	strh.w	r3, [r7, #590]	@ 0x24e
 800147a:	e024      	b.n	80014c6 <ILI9488_DrawImage_BIN+0x20c>
        // Lê uma linha (RGB666) do arquivo direto para o buffer
        res = f_read(&file, line_buffer, line_size_bytes, &br);
 800147c:	f107 0308 	add.w	r3, r7, #8
 8001480:	f107 000c 	add.w	r0, r7, #12
 8001484:	f8d7 2248 	ldr.w	r2, [r7, #584]	@ 0x248
 8001488:	f8d7 1240 	ldr.w	r1, [r7, #576]	@ 0x240
 800148c:	f00c fc3f 	bl	800dd0e <f_read>
 8001490:	4603      	mov	r3, r0
 8001492:	f887 323f 	strb.w	r3, [r7, #575]	@ 0x23f
        if (res != FR_OK || br != line_size_bytes) {
 8001496:	f897 323f 	ldrb.w	r3, [r7, #575]	@ 0x23f
 800149a:	2b00      	cmp	r3, #0
 800149c:	d11c      	bne.n	80014d8 <ILI9488_DrawImage_BIN+0x21e>
 800149e:	f507 7314 	add.w	r3, r7, #592	@ 0x250
 80014a2:	f5a3 7312 	sub.w	r3, r3, #584	@ 0x248
 80014a6:	681b      	ldr	r3, [r3, #0]
 80014a8:	f8d7 2248 	ldr.w	r2, [r7, #584]	@ 0x248
 80014ac:	429a      	cmp	r2, r3
 80014ae:	d113      	bne.n	80014d8 <ILI9488_DrawImage_BIN+0x21e>

        // NÃO HÁ CONVERSÃO
        // Os dados em line_buffer já estão no formato que o display espera.
        
        // Envia a linha (RGB666) para o display
        ILI9488_WriteData(line_buffer, line_size_bytes);
 80014b0:	f8d7 1248 	ldr.w	r1, [r7, #584]	@ 0x248
 80014b4:	f8d7 0240 	ldr.w	r0, [r7, #576]	@ 0x240
 80014b8:	f7ff fc26 	bl	8000d08 <ILI9488_WriteData>
    for (uint16_t i = 0; i < h; i++) {
 80014bc:	f8b7 324e 	ldrh.w	r3, [r7, #590]	@ 0x24e
 80014c0:	3301      	adds	r3, #1
 80014c2:	f8a7 324e 	strh.w	r3, [r7, #590]	@ 0x24e
 80014c6:	f507 7314 	add.w	r3, r7, #592	@ 0x250
 80014ca:	f5a3 7314 	sub.w	r3, r3, #592	@ 0x250
 80014ce:	f8b7 224e 	ldrh.w	r2, [r7, #590]	@ 0x24e
 80014d2:	881b      	ldrh	r3, [r3, #0]
 80014d4:	429a      	cmp	r2, r3
 80014d6:	d3d1      	bcc.n	800147c <ILI9488_DrawImage_BIN+0x1c2>
    }

    // 7. Limpeza
    ILI9488_Unselect();
 80014d8:	f7ff fbda 	bl	8000c90 <ILI9488_Unselect>
    f_close(&file);
 80014dc:	f107 030c 	add.w	r3, r7, #12
 80014e0:	4618      	mov	r0, r3
 80014e2:	f00c fe0b 	bl	800e0fc <f_close>

    // 8. Retorno
    if (br != line_size_bytes && h > 0) {
 80014e6:	f507 7314 	add.w	r3, r7, #592	@ 0x250
 80014ea:	f5a3 7312 	sub.w	r3, r3, #584	@ 0x248
 80014ee:	681b      	ldr	r3, [r3, #0]
 80014f0:	f8d7 2248 	ldr.w	r2, [r7, #584]	@ 0x248
 80014f4:	429a      	cmp	r2, r3
 80014f6:	d008      	beq.n	800150a <ILI9488_DrawImage_BIN+0x250>
 80014f8:	f507 7314 	add.w	r3, r7, #592	@ 0x250
 80014fc:	f5a3 7314 	sub.w	r3, r3, #592	@ 0x250
 8001500:	881b      	ldrh	r3, [r3, #0]
 8001502:	2b00      	cmp	r3, #0
 8001504:	d001      	beq.n	800150a <ILI9488_DrawImage_BIN+0x250>
         return 0; // Leitura falhou
 8001506:	2300      	movs	r3, #0
 8001508:	e000      	b.n	800150c <ILI9488_DrawImage_BIN+0x252>
    }

    return 1; // Sucesso
 800150a:	2301      	movs	r3, #1
 800150c:	46b5      	mov	sp, r6
 800150e:	4618      	mov	r0, r3
 8001510:	f507 7715 	add.w	r7, r7, #596	@ 0x254
 8001514:	46bd      	mov	sp, r7
 8001516:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}

0800151a <TCA9548A_SelectChannel>:
#include "TCA9548A.h"

HAL_StatusTypeDef TCA9548A_SelectChannel(I2C_HandleTypeDef *hi2c, uint8_t channel)
{
 800151a:	b580      	push	{r7, lr}
 800151c:	b086      	sub	sp, #24
 800151e:	af02      	add	r7, sp, #8
 8001520:	6078      	str	r0, [r7, #4]
 8001522:	460b      	mov	r3, r1
 8001524:	70fb      	strb	r3, [r7, #3]
    if (channel > 7) return HAL_ERROR; // O multiplexador tem 8 canais (0-7)
 8001526:	78fb      	ldrb	r3, [r7, #3]
 8001528:	2b07      	cmp	r3, #7
 800152a:	d901      	bls.n	8001530 <TCA9548A_SelectChannel+0x16>
 800152c:	2301      	movs	r3, #1
 800152e:	e010      	b.n	8001552 <TCA9548A_SelectChannel+0x38>

    uint8_t buffer = 1 << channel;
 8001530:	78fb      	ldrb	r3, [r7, #3]
 8001532:	2201      	movs	r2, #1
 8001534:	fa02 f303 	lsl.w	r3, r2, r3
 8001538:	b2db      	uxtb	r3, r3
 800153a:	73fb      	strb	r3, [r7, #15]
    return HAL_I2C_Master_Transmit(hi2c, MUX_ADDR, &buffer, 1, HAL_MAX_DELAY);
 800153c:	f107 020f 	add.w	r2, r7, #15
 8001540:	f04f 33ff 	mov.w	r3, #4294967295
 8001544:	9300      	str	r3, [sp, #0]
 8001546:	2301      	movs	r3, #1
 8001548:	21e0      	movs	r1, #224	@ 0xe0
 800154a:	6878      	ldr	r0, [r7, #4]
 800154c:	f003 fb3c 	bl	8004bc8 <HAL_I2C_Master_Transmit>
 8001550:	4603      	mov	r3, r0
 8001552:	4618      	mov	r0, r3
 8001554:	3710      	adds	r7, #16
 8001556:	46bd      	mov	sp, r7
 8001558:	bd80      	pop	{r7, pc}

0800155a <TCS3472_Init>:

// Configurações de inicialização
#define TCS3472_ENABLE_PON       0x01 // Power ON
#define TCS3472_ENABLE_AEN       0x02 // RGBC ADC Enable

bool TCS3472_Init(I2C_HandleTypeDef *hi2c, uint8_t channel) {
 800155a:	b580      	push	{r7, lr}
 800155c:	b088      	sub	sp, #32
 800155e:	af04      	add	r7, sp, #16
 8001560:	6078      	str	r0, [r7, #4]
 8001562:	460b      	mov	r3, r1
 8001564:	70fb      	strb	r3, [r7, #3]
    uint8_t reg_data;

    // Seleciona o canal do sensor no multiplexador
    if (TCA9548A_SelectChannel(hi2c, channel) != HAL_OK) {
 8001566:	78fb      	ldrb	r3, [r7, #3]
 8001568:	4619      	mov	r1, r3
 800156a:	6878      	ldr	r0, [r7, #4]
 800156c:	f7ff ffd5 	bl	800151a <TCA9548A_SelectChannel>
 8001570:	4603      	mov	r3, r0
 8001572:	2b00      	cmp	r3, #0
 8001574:	d001      	beq.n	800157a <TCS3472_Init+0x20>
        return false; // Falha ao selecionar o canal
 8001576:	2300      	movs	r3, #0
 8001578:	e064      	b.n	8001644 <TCS3472_Init+0xea>
    }
    HAL_Delay(1); // Pequeno delay para estabilização
 800157a:	2001      	movs	r0, #1
 800157c:	f002 f946 	bl	800380c <HAL_Delay>

    // 1. Verifica se o sensor está a responder lendo o seu ID
    if (HAL_I2C_Mem_Read(hi2c, TCS3472_ADDRESS, (TCS3472_COMMAND_BIT | TCS3472_REG_ID), 1, &reg_data, 1, HAL_MAX_DELAY) != HAL_OK) {
 8001580:	f04f 33ff 	mov.w	r3, #4294967295
 8001584:	9302      	str	r3, [sp, #8]
 8001586:	2301      	movs	r3, #1
 8001588:	9301      	str	r3, [sp, #4]
 800158a:	f107 030f 	add.w	r3, r7, #15
 800158e:	9300      	str	r3, [sp, #0]
 8001590:	2301      	movs	r3, #1
 8001592:	2292      	movs	r2, #146	@ 0x92
 8001594:	2152      	movs	r1, #82	@ 0x52
 8001596:	6878      	ldr	r0, [r7, #4]
 8001598:	f003 fd0e 	bl	8004fb8 <HAL_I2C_Mem_Read>
 800159c:	4603      	mov	r3, r0
 800159e:	2b00      	cmp	r3, #0
 80015a0:	d001      	beq.n	80015a6 <TCS3472_Init+0x4c>
        return false; // Falha na comunicação I2C
 80015a2:	2300      	movs	r3, #0
 80015a4:	e04e      	b.n	8001644 <TCS3472_Init+0xea>
    }
    if (reg_data != 0x44 && reg_data != 0x4D) {
 80015a6:	7bfb      	ldrb	r3, [r7, #15]
 80015a8:	2b44      	cmp	r3, #68	@ 0x44
 80015aa:	d004      	beq.n	80015b6 <TCS3472_Init+0x5c>
 80015ac:	7bfb      	ldrb	r3, [r7, #15]
 80015ae:	2b4d      	cmp	r3, #77	@ 0x4d
 80015b0:	d001      	beq.n	80015b6 <TCS3472_Init+0x5c>
        return false; // ID do sensor incorreto
 80015b2:	2300      	movs	r3, #0
 80015b4:	e046      	b.n	8001644 <TCS3472_Init+0xea>
    }

    // 2. Configura o tempo de integração do sensor
    reg_data = 0xEB; // 70ms
 80015b6:	23eb      	movs	r3, #235	@ 0xeb
 80015b8:	73fb      	strb	r3, [r7, #15]
    HAL_I2C_Mem_Write(hi2c, TCS3472_ADDRESS, (TCS3472_COMMAND_BIT | TCS3472_REG_ATIME), 1, &reg_data, 1, HAL_MAX_DELAY);
 80015ba:	f04f 33ff 	mov.w	r3, #4294967295
 80015be:	9302      	str	r3, [sp, #8]
 80015c0:	2301      	movs	r3, #1
 80015c2:	9301      	str	r3, [sp, #4]
 80015c4:	f107 030f 	add.w	r3, r7, #15
 80015c8:	9300      	str	r3, [sp, #0]
 80015ca:	2301      	movs	r3, #1
 80015cc:	2281      	movs	r2, #129	@ 0x81
 80015ce:	2152      	movs	r1, #82	@ 0x52
 80015d0:	6878      	ldr	r0, [r7, #4]
 80015d2:	f003 fbf7 	bl	8004dc4 <HAL_I2C_Mem_Write>

    // 3. Configura o ganho do sensor
    reg_data = 0x00; // Ganho 1x
 80015d6:	2300      	movs	r3, #0
 80015d8:	73fb      	strb	r3, [r7, #15]
    HAL_I2C_Mem_Write(hi2c, TCS3472_ADDRESS, (TCS3472_COMMAND_BIT | TCS3472_REG_CONTROL), 1, &reg_data, 1, HAL_MAX_DELAY);
 80015da:	f04f 33ff 	mov.w	r3, #4294967295
 80015de:	9302      	str	r3, [sp, #8]
 80015e0:	2301      	movs	r3, #1
 80015e2:	9301      	str	r3, [sp, #4]
 80015e4:	f107 030f 	add.w	r3, r7, #15
 80015e8:	9300      	str	r3, [sp, #0]
 80015ea:	2301      	movs	r3, #1
 80015ec:	228f      	movs	r2, #143	@ 0x8f
 80015ee:	2152      	movs	r1, #82	@ 0x52
 80015f0:	6878      	ldr	r0, [r7, #4]
 80015f2:	f003 fbe7 	bl	8004dc4 <HAL_I2C_Mem_Write>

    // 4. Ativa o oscilador interno e o conversor ADC de cor
    reg_data = TCS3472_ENABLE_PON;
 80015f6:	2301      	movs	r3, #1
 80015f8:	73fb      	strb	r3, [r7, #15]
    HAL_I2C_Mem_Write(hi2c, TCS3472_ADDRESS, (TCS3472_COMMAND_BIT | TCS3472_REG_ENABLE), 1, &reg_data, 1, HAL_MAX_DELAY);
 80015fa:	f04f 33ff 	mov.w	r3, #4294967295
 80015fe:	9302      	str	r3, [sp, #8]
 8001600:	2301      	movs	r3, #1
 8001602:	9301      	str	r3, [sp, #4]
 8001604:	f107 030f 	add.w	r3, r7, #15
 8001608:	9300      	str	r3, [sp, #0]
 800160a:	2301      	movs	r3, #1
 800160c:	2280      	movs	r2, #128	@ 0x80
 800160e:	2152      	movs	r1, #82	@ 0x52
 8001610:	6878      	ldr	r0, [r7, #4]
 8001612:	f003 fbd7 	bl	8004dc4 <HAL_I2C_Mem_Write>
    HAL_Delay(3); // Espera o oscilador estabilizar
 8001616:	2003      	movs	r0, #3
 8001618:	f002 f8f8 	bl	800380c <HAL_Delay>
    reg_data |= TCS3472_ENABLE_AEN;
 800161c:	7bfb      	ldrb	r3, [r7, #15]
 800161e:	f043 0302 	orr.w	r3, r3, #2
 8001622:	b2db      	uxtb	r3, r3
 8001624:	73fb      	strb	r3, [r7, #15]
    HAL_I2C_Mem_Write(hi2c, TCS3472_ADDRESS, (TCS3472_COMMAND_BIT | TCS3472_REG_ENABLE), 1, &reg_data, 1, HAL_MAX_DELAY);
 8001626:	f04f 33ff 	mov.w	r3, #4294967295
 800162a:	9302      	str	r3, [sp, #8]
 800162c:	2301      	movs	r3, #1
 800162e:	9301      	str	r3, [sp, #4]
 8001630:	f107 030f 	add.w	r3, r7, #15
 8001634:	9300      	str	r3, [sp, #0]
 8001636:	2301      	movs	r3, #1
 8001638:	2280      	movs	r2, #128	@ 0x80
 800163a:	2152      	movs	r1, #82	@ 0x52
 800163c:	6878      	ldr	r0, [r7, #4]
 800163e:	f003 fbc1 	bl	8004dc4 <HAL_I2C_Mem_Write>

    return true; // Sucesso
 8001642:	2301      	movs	r3, #1
}
 8001644:	4618      	mov	r0, r3
 8001646:	3710      	adds	r7, #16
 8001648:	46bd      	mov	sp, r7
 800164a:	bd80      	pop	{r7, pc}

0800164c <TCS3472_ReadData>:


void TCS3472_ReadData(I2C_HandleTypeDef *hi2c, uint8_t channel, TCS3472_Data* color_data) {
 800164c:	b580      	push	{r7, lr}
 800164e:	b08a      	sub	sp, #40	@ 0x28
 8001650:	af04      	add	r7, sp, #16
 8001652:	60f8      	str	r0, [r7, #12]
 8001654:	460b      	mov	r3, r1
 8001656:	607a      	str	r2, [r7, #4]
 8001658:	72fb      	strb	r3, [r7, #11]
    uint8_t buffer[8];

    // Tenta selecionar o canal do sensor no multiplexador
    if (TCA9548A_SelectChannel(hi2c, channel) != HAL_OK) {
 800165a:	7afb      	ldrb	r3, [r7, #11]
 800165c:	4619      	mov	r1, r3
 800165e:	68f8      	ldr	r0, [r7, #12]
 8001660:	f7ff ff5b 	bl	800151a <TCA9548A_SelectChannel>
 8001664:	4603      	mov	r3, r0
 8001666:	2b00      	cmp	r3, #0
 8001668:	d010      	beq.n	800168c <TCS3472_ReadData+0x40>
        // Se falhar, define um padrão de erro e retorna
        color_data->clear = 1111;
 800166a:	687b      	ldr	r3, [r7, #4]
 800166c:	f240 4257 	movw	r2, #1111	@ 0x457
 8001670:	80da      	strh	r2, [r3, #6]
        color_data->red   = 1111;
 8001672:	687b      	ldr	r3, [r7, #4]
 8001674:	f240 4257 	movw	r2, #1111	@ 0x457
 8001678:	801a      	strh	r2, [r3, #0]
        color_data->green = 1111;
 800167a:	687b      	ldr	r3, [r7, #4]
 800167c:	f240 4257 	movw	r2, #1111	@ 0x457
 8001680:	805a      	strh	r2, [r3, #2]
        color_data->blue  = 1111;
 8001682:	687b      	ldr	r3, [r7, #4]
 8001684:	f240 4257 	movw	r2, #1111	@ 0x457
 8001688:	809a      	strh	r2, [r3, #4]
        return;
 800168a:	e050      	b.n	800172e <TCS3472_ReadData+0xe2>
    }
    HAL_Delay(1);
 800168c:	2001      	movs	r0, #1
 800168e:	f002 f8bd 	bl	800380c <HAL_Delay>

    // Lê os 8 bytes de dados de cor (Clear, Red, Green, Blue - 2 bytes cada)
    // VERIFICA O RETORNO DA FUNÇÃO DE LEITURA
    if (HAL_I2C_Mem_Read(hi2c, TCS3472_ADDRESS, (TCS3472_COMMAND_BIT | TCS3472_REG_CDATAL), 1, buffer, 8, HAL_MAX_DELAY) != HAL_OK)
 8001692:	f04f 33ff 	mov.w	r3, #4294967295
 8001696:	9302      	str	r3, [sp, #8]
 8001698:	2308      	movs	r3, #8
 800169a:	9301      	str	r3, [sp, #4]
 800169c:	f107 0310 	add.w	r3, r7, #16
 80016a0:	9300      	str	r3, [sp, #0]
 80016a2:	2301      	movs	r3, #1
 80016a4:	2294      	movs	r2, #148	@ 0x94
 80016a6:	2152      	movs	r1, #82	@ 0x52
 80016a8:	68f8      	ldr	r0, [r7, #12]
 80016aa:	f003 fc85 	bl	8004fb8 <HAL_I2C_Mem_Read>
 80016ae:	4603      	mov	r3, r0
 80016b0:	2b00      	cmp	r3, #0
 80016b2:	d010      	beq.n	80016d6 <TCS3472_ReadData+0x8a>
    {
        // Se a leitura I2C falhar, define um padrão de erro diferente
        color_data->clear = 2222;
 80016b4:	687b      	ldr	r3, [r7, #4]
 80016b6:	f640 02ae 	movw	r2, #2222	@ 0x8ae
 80016ba:	80da      	strh	r2, [r3, #6]
        color_data->red   = 2222;
 80016bc:	687b      	ldr	r3, [r7, #4]
 80016be:	f640 02ae 	movw	r2, #2222	@ 0x8ae
 80016c2:	801a      	strh	r2, [r3, #0]
        color_data->green = 2222;
 80016c4:	687b      	ldr	r3, [r7, #4]
 80016c6:	f640 02ae 	movw	r2, #2222	@ 0x8ae
 80016ca:	805a      	strh	r2, [r3, #2]
        color_data->blue  = 2222;
 80016cc:	687b      	ldr	r3, [r7, #4]
 80016ce:	f640 02ae 	movw	r2, #2222	@ 0x8ae
 80016d2:	809a      	strh	r2, [r3, #4]
        return;
 80016d4:	e02b      	b.n	800172e <TCS3472_ReadData+0xe2>
    }   

    // Se a leitura for bem-sucedida, processa os dados
    color_data->clear = (buffer[1] << 8) | buffer[0];
 80016d6:	7c7b      	ldrb	r3, [r7, #17]
 80016d8:	b21b      	sxth	r3, r3
 80016da:	021b      	lsls	r3, r3, #8
 80016dc:	b21a      	sxth	r2, r3
 80016de:	7c3b      	ldrb	r3, [r7, #16]
 80016e0:	b21b      	sxth	r3, r3
 80016e2:	4313      	orrs	r3, r2
 80016e4:	b21b      	sxth	r3, r3
 80016e6:	b29a      	uxth	r2, r3
 80016e8:	687b      	ldr	r3, [r7, #4]
 80016ea:	80da      	strh	r2, [r3, #6]
    color_data->red   = (buffer[3] << 8) | buffer[2];
 80016ec:	7cfb      	ldrb	r3, [r7, #19]
 80016ee:	b21b      	sxth	r3, r3
 80016f0:	021b      	lsls	r3, r3, #8
 80016f2:	b21a      	sxth	r2, r3
 80016f4:	7cbb      	ldrb	r3, [r7, #18]
 80016f6:	b21b      	sxth	r3, r3
 80016f8:	4313      	orrs	r3, r2
 80016fa:	b21b      	sxth	r3, r3
 80016fc:	b29a      	uxth	r2, r3
 80016fe:	687b      	ldr	r3, [r7, #4]
 8001700:	801a      	strh	r2, [r3, #0]
    color_data->green = (buffer[5] << 8) | buffer[4];
 8001702:	7d7b      	ldrb	r3, [r7, #21]
 8001704:	b21b      	sxth	r3, r3
 8001706:	021b      	lsls	r3, r3, #8
 8001708:	b21a      	sxth	r2, r3
 800170a:	7d3b      	ldrb	r3, [r7, #20]
 800170c:	b21b      	sxth	r3, r3
 800170e:	4313      	orrs	r3, r2
 8001710:	b21b      	sxth	r3, r3
 8001712:	b29a      	uxth	r2, r3
 8001714:	687b      	ldr	r3, [r7, #4]
 8001716:	805a      	strh	r2, [r3, #2]
    color_data->blue  = (buffer[7] << 8) | buffer[6];
 8001718:	7dfb      	ldrb	r3, [r7, #23]
 800171a:	b21b      	sxth	r3, r3
 800171c:	021b      	lsls	r3, r3, #8
 800171e:	b21a      	sxth	r2, r3
 8001720:	7dbb      	ldrb	r3, [r7, #22]
 8001722:	b21b      	sxth	r3, r3
 8001724:	4313      	orrs	r3, r2
 8001726:	b21b      	sxth	r3, r3
 8001728:	b29a      	uxth	r2, r3
 800172a:	687b      	ldr	r3, [r7, #4]
 800172c:	809a      	strh	r2, [r3, #4]
}
 800172e:	3718      	adds	r7, #24
 8001730:	46bd      	mov	sp, r7
 8001732:	bd80      	pop	{r7, pc}

08001734 <TCS3472_DetectColor>:

EColor TCS3472_DetectColor(TCS3472_Data data) {
 8001734:	b5b0      	push	{r4, r5, r7, lr}
 8001736:	b084      	sub	sp, #16
 8001738:	af00      	add	r7, sp, #0
 800173a:	463b      	mov	r3, r7
 800173c:	e883 0003 	stmia.w	r3, {r0, r1}
    uint16_t red = data.red;
 8001740:	883b      	ldrh	r3, [r7, #0]
 8001742:	81fb      	strh	r3, [r7, #14]
    uint16_t green = data.green;
 8001744:	887b      	ldrh	r3, [r7, #2]
 8001746:	81bb      	strh	r3, [r7, #12]
    uint16_t blue = data.blue;
 8001748:	88bb      	ldrh	r3, [r7, #4]
 800174a:	817b      	strh	r3, [r7, #10]
    uint16_t clear = data.clear;
 800174c:	88fb      	ldrh	r3, [r7, #6]
 800174e:	813b      	strh	r3, [r7, #8]

    // REGRA 1: Detetar ausência de cor (Preto ou Vazio)
    // Se a intensidade da luz (clear) for muito baixa, não há cor.
    // Baseado nos seus dados, um limiar de 150 parece seguro.
    if (clear < 150) {
 8001750:	893b      	ldrh	r3, [r7, #8]
 8001752:	2b95      	cmp	r3, #149	@ 0x95
 8001754:	d801      	bhi.n	800175a <TCS3472_DetectColor+0x26>
        return eBlack;
 8001756:	2305      	movs	r3, #5
 8001758:	e05a      	b.n	8001810 <TCS3472_DetectColor+0xdc>
    }

    // REGRA 2: Detetar Amarelo
    // Baseado nos seus dados (R=518, G=443, B=152), R e G são altos e B é baixo.
    // Verificamos se R e G são pelo menos 2 vezes maiores que B.
    if (red > blue * 2 && green > blue * 2) {
 800175a:	89fa      	ldrh	r2, [r7, #14]
 800175c:	897b      	ldrh	r3, [r7, #10]
 800175e:	005b      	lsls	r3, r3, #1
 8001760:	429a      	cmp	r2, r3
 8001762:	dd06      	ble.n	8001772 <TCS3472_DetectColor+0x3e>
 8001764:	89ba      	ldrh	r2, [r7, #12]
 8001766:	897b      	ldrh	r3, [r7, #10]
 8001768:	005b      	lsls	r3, r3, #1
 800176a:	429a      	cmp	r2, r3
 800176c:	dd01      	ble.n	8001772 <TCS3472_DetectColor+0x3e>
        return eYellow;
 800176e:	2303      	movs	r3, #3
 8001770:	e04e      	b.n	8001810 <TCS3472_DetectColor+0xdc>
    }

    // REGRA 3: Detetar Vermelho
    // Baseado nos seus dados (R=277, G=97, B=74), R é muito maior que G e B.
    // Verificamos se R é pelo menos 2 vezes maior que G e B.
    if (red > green * 2 && red > blue * 2) {
 8001772:	89fa      	ldrh	r2, [r7, #14]
 8001774:	89bb      	ldrh	r3, [r7, #12]
 8001776:	005b      	lsls	r3, r3, #1
 8001778:	429a      	cmp	r2, r3
 800177a:	dd06      	ble.n	800178a <TCS3472_DetectColor+0x56>
 800177c:	89fa      	ldrh	r2, [r7, #14]
 800177e:	897b      	ldrh	r3, [r7, #10]
 8001780:	005b      	lsls	r3, r3, #1
 8001782:	429a      	cmp	r2, r3
 8001784:	dd01      	ble.n	800178a <TCS3472_DetectColor+0x56>
        return eRed;
 8001786:	2300      	movs	r3, #0
 8001788:	e042      	b.n	8001810 <TCS3472_DetectColor+0xdc>
    }
    
    // REGRA 4: Detetar Verde
    // Baseado nos seus dados (G=148, R=69, B=68), G é muito maior que R e B.
    // Verificamos se G é pelo menos 1.5 vezes maior que R e B.
    if (green > red * 1.5 && green > blue * 1.5) {
 800178a:	89bb      	ldrh	r3, [r7, #12]
 800178c:	4618      	mov	r0, r3
 800178e:	f7fe ffeb 	bl	8000768 <__aeabi_i2d>
 8001792:	4604      	mov	r4, r0
 8001794:	460d      	mov	r5, r1
 8001796:	89fb      	ldrh	r3, [r7, #14]
 8001798:	4618      	mov	r0, r3
 800179a:	f7fe ffe5 	bl	8000768 <__aeabi_i2d>
 800179e:	f04f 0200 	mov.w	r2, #0
 80017a2:	4b1d      	ldr	r3, [pc, #116]	@ (8001818 <TCS3472_DetectColor+0xe4>)
 80017a4:	f7fe fd64 	bl	8000270 <__aeabi_dmul>
 80017a8:	4602      	mov	r2, r0
 80017aa:	460b      	mov	r3, r1
 80017ac:	4620      	mov	r0, r4
 80017ae:	4629      	mov	r1, r5
 80017b0:	f7ff f8c2 	bl	8000938 <__aeabi_dcmpgt>
 80017b4:	4603      	mov	r3, r0
 80017b6:	2b00      	cmp	r3, #0
 80017b8:	d019      	beq.n	80017ee <TCS3472_DetectColor+0xba>
 80017ba:	89bb      	ldrh	r3, [r7, #12]
 80017bc:	4618      	mov	r0, r3
 80017be:	f7fe ffd3 	bl	8000768 <__aeabi_i2d>
 80017c2:	4604      	mov	r4, r0
 80017c4:	460d      	mov	r5, r1
 80017c6:	897b      	ldrh	r3, [r7, #10]
 80017c8:	4618      	mov	r0, r3
 80017ca:	f7fe ffcd 	bl	8000768 <__aeabi_i2d>
 80017ce:	f04f 0200 	mov.w	r2, #0
 80017d2:	4b11      	ldr	r3, [pc, #68]	@ (8001818 <TCS3472_DetectColor+0xe4>)
 80017d4:	f7fe fd4c 	bl	8000270 <__aeabi_dmul>
 80017d8:	4602      	mov	r2, r0
 80017da:	460b      	mov	r3, r1
 80017dc:	4620      	mov	r0, r4
 80017de:	4629      	mov	r1, r5
 80017e0:	f7ff f8aa 	bl	8000938 <__aeabi_dcmpgt>
 80017e4:	4603      	mov	r3, r0
 80017e6:	2b00      	cmp	r3, #0
 80017e8:	d001      	beq.n	80017ee <TCS3472_DetectColor+0xba>
        return eGreen;
 80017ea:	2302      	movs	r3, #2
 80017ec:	e010      	b.n	8001810 <TCS3472_DetectColor+0xdc>
    }

    // REGRA 5: Detetar Azul (no seu caso, um Ciano/Azul-Esverdeado)
    // Baseado nos seus dados (G=153, B=136, R=67), G e B são altos e R é baixo.
    // Verificamos se G e B são maiores que R.
    if (green > red && blue > red) {
 80017ee:	89ba      	ldrh	r2, [r7, #12]
 80017f0:	89fb      	ldrh	r3, [r7, #14]
 80017f2:	429a      	cmp	r2, r3
 80017f4:	d905      	bls.n	8001802 <TCS3472_DetectColor+0xce>
 80017f6:	897a      	ldrh	r2, [r7, #10]
 80017f8:	89fb      	ldrh	r3, [r7, #14]
 80017fa:	429a      	cmp	r2, r3
 80017fc:	d901      	bls.n	8001802 <TCS3472_DetectColor+0xce>
        return eBlue;
 80017fe:	2301      	movs	r3, #1
 8001800:	e006      	b.n	8001810 <TCS3472_DetectColor+0xdc>
    }

    // REGRA 6: Detetar Branco
    // Baseado nos seus dados, todos os valores são muito altos.
    // Usamos um limiar alto no clear para identificar o branco.
    if (clear > 2000) {
 8001802:	893b      	ldrh	r3, [r7, #8]
 8001804:	f5b3 6ffa 	cmp.w	r3, #2000	@ 0x7d0
 8001808:	d901      	bls.n	800180e <TCS3472_DetectColor+0xda>
        return eWhite;
 800180a:	2304      	movs	r3, #4
 800180c:	e000      	b.n	8001810 <TCS3472_DetectColor+0xdc>
    }       

    // Se nenhuma cor dominar claramente, pode ser branco
    return eBlack;
 800180e:	2305      	movs	r3, #5
}
 8001810:	4618      	mov	r0, r3
 8001812:	3710      	adds	r7, #16
 8001814:	46bd      	mov	sp, r7
 8001816:	bdb0      	pop	{r4, r5, r7, pc}
 8001818:	3ff80000 	.word	0x3ff80000

0800181c <vApplicationGetIdleTaskMemory>:
/* USER CODE BEGIN GET_IDLE_TASK_MEMORY */
static StaticTask_t xIdleTaskTCBBuffer;
static StackType_t xIdleStack[configMINIMAL_STACK_SIZE];

void vApplicationGetIdleTaskMemory( StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize )
{
 800181c:	b480      	push	{r7}
 800181e:	b085      	sub	sp, #20
 8001820:	af00      	add	r7, sp, #0
 8001822:	60f8      	str	r0, [r7, #12]
 8001824:	60b9      	str	r1, [r7, #8]
 8001826:	607a      	str	r2, [r7, #4]
  *ppxIdleTaskTCBBuffer = &xIdleTaskTCBBuffer;
 8001828:	68fb      	ldr	r3, [r7, #12]
 800182a:	4a07      	ldr	r2, [pc, #28]	@ (8001848 <vApplicationGetIdleTaskMemory+0x2c>)
 800182c:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &xIdleStack[0];
 800182e:	68bb      	ldr	r3, [r7, #8]
 8001830:	4a06      	ldr	r2, [pc, #24]	@ (800184c <vApplicationGetIdleTaskMemory+0x30>)
 8001832:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize = configMINIMAL_STACK_SIZE;
 8001834:	687b      	ldr	r3, [r7, #4]
 8001836:	2280      	movs	r2, #128	@ 0x80
 8001838:	601a      	str	r2, [r3, #0]
  /* place for user code */
}
 800183a:	bf00      	nop
 800183c:	3714      	adds	r7, #20
 800183e:	46bd      	mov	sp, r7
 8001840:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001844:	4770      	bx	lr
 8001846:	bf00      	nop
 8001848:	20000118 	.word	0x20000118
 800184c:	2000016c 	.word	0x2000016c

08001850 <vInitBattle>:
 * @brief Executa a lógica de batalha turno a turno, atualizando a vida dos jogadores.
 * @param pUserPlayer: Ponteiro para o jogador do usuário.
 * @param pCpuPlayer: Ponteiro para o jogador da CPU.
 */
void vInitBattle(EWizard* pUserPlayer, EWizard* pCpuPlayer)
{
 8001850:	b580      	push	{r7, lr}
 8001852:	b086      	sub	sp, #24
 8001854:	af00      	add	r7, sp, #0
 8001856:	60f8      	str	r0, [r7, #12]
 8001858:	60b9      	str	r1, [r7, #8]
  for (uint8_t u8Idx = 0; u8Idx < ATTACKS_NUMBERS; u8Idx++)
 800185a:	2300      	movs	r3, #0
 800185c:	75fb      	strb	r3, [r7, #23]
 800185e:	e092      	b.n	8001986 <vInitBattle+0x136>
  {
    // Pega os ataques deste turno
    EColor userAttack = pUserPlayer->eAttackSequential[u8Idx];
 8001860:	7dfb      	ldrb	r3, [r7, #23]
 8001862:	68fa      	ldr	r2, [r7, #12]
 8001864:	4413      	add	r3, r2
 8001866:	789b      	ldrb	r3, [r3, #2]
 8001868:	753b      	strb	r3, [r7, #20]
    EColor cpuAttack = pCpuPlayer->eAttackSequential[u8Idx];
 800186a:	7dfb      	ldrb	r3, [r7, #23]
 800186c:	68ba      	ldr	r2, [r7, #8]
 800186e:	4413      	add	r3, r2
 8001870:	789b      	ldrb	r3, [r3, #2]
 8001872:	74fb      	strb	r3, [r7, #19]

    // Calcula o resultado do ataque do Jogador -> CPU
    EAttackOutcome userOutcome = eGetAttackOutcome(userAttack, cpuAttack);
 8001874:	7cfa      	ldrb	r2, [r7, #19]
 8001876:	7d3b      	ldrb	r3, [r7, #20]
 8001878:	4611      	mov	r1, r2
 800187a:	4618      	mov	r0, r3
 800187c:	f000 f88c 	bl	8001998 <eGetAttackOutcome>
 8001880:	4603      	mov	r3, r0
 8001882:	74bb      	strb	r3, [r7, #18]
    uint8_t userDamage = BASE_ATTACK_DAMAGE;
 8001884:	230a      	movs	r3, #10
 8001886:	75bb      	strb	r3, [r7, #22]

    if (userOutcome == eOutcome_SuperEffective)
 8001888:	7cbb      	ldrb	r3, [r7, #18]
 800188a:	2b01      	cmp	r3, #1
 800188c:	d10f      	bne.n	80018ae <vInitBattle+0x5e>
    {
      userDamage *= SUPER_EFFECTIVE_MODIFIER;
 800188e:	7dbb      	ldrb	r3, [r7, #22]
 8001890:	ee07 3a90 	vmov	s15, r3
 8001894:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001898:	eeb7 7a08 	vmov.f32	s14, #120	@ 0x3fc00000  1.5
 800189c:	ee67 7a87 	vmul.f32	s15, s15, s14
 80018a0:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80018a4:	edc7 7a01 	vstr	s15, [r7, #4]
 80018a8:	793b      	ldrb	r3, [r7, #4]
 80018aa:	75bb      	strb	r3, [r7, #22]
 80018ac:	e011      	b.n	80018d2 <vInitBattle+0x82>
    }
    else if (userOutcome == eOutcome_NotEffective)
 80018ae:	7cbb      	ldrb	r3, [r7, #18]
 80018b0:	2b02      	cmp	r3, #2
 80018b2:	d10e      	bne.n	80018d2 <vInitBattle+0x82>
    {
      userDamage *= NOT_EFFECTIVE_MODIFIER;
 80018b4:	7dbb      	ldrb	r3, [r7, #22]
 80018b6:	ee07 3a90 	vmov	s15, r3
 80018ba:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80018be:	eeb6 7a00 	vmov.f32	s14, #96	@ 0x3f000000  0.5
 80018c2:	ee67 7a87 	vmul.f32	s15, s15, s14
 80018c6:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80018ca:	edc7 7a01 	vstr	s15, [r7, #4]
 80018ce:	793b      	ldrb	r3, [r7, #4]
 80018d0:	75bb      	strb	r3, [r7, #22]
    }

    // Calcula o resultado do ataque da CPU -> Jogador
    EAttackOutcome cpuOutcome = eGetAttackOutcome(cpuAttack, userAttack);
 80018d2:	7d3a      	ldrb	r2, [r7, #20]
 80018d4:	7cfb      	ldrb	r3, [r7, #19]
 80018d6:	4611      	mov	r1, r2
 80018d8:	4618      	mov	r0, r3
 80018da:	f000 f85d 	bl	8001998 <eGetAttackOutcome>
 80018de:	4603      	mov	r3, r0
 80018e0:	747b      	strb	r3, [r7, #17]
    uint8_t cpuDamage = BASE_ATTACK_DAMAGE;
 80018e2:	230a      	movs	r3, #10
 80018e4:	757b      	strb	r3, [r7, #21]

    if (cpuOutcome == eOutcome_SuperEffective)
 80018e6:	7c7b      	ldrb	r3, [r7, #17]
 80018e8:	2b01      	cmp	r3, #1
 80018ea:	d10f      	bne.n	800190c <vInitBattle+0xbc>
    {
      cpuDamage *= SUPER_EFFECTIVE_MODIFIER;
 80018ec:	7d7b      	ldrb	r3, [r7, #21]
 80018ee:	ee07 3a90 	vmov	s15, r3
 80018f2:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80018f6:	eeb7 7a08 	vmov.f32	s14, #120	@ 0x3fc00000  1.5
 80018fa:	ee67 7a87 	vmul.f32	s15, s15, s14
 80018fe:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8001902:	edc7 7a01 	vstr	s15, [r7, #4]
 8001906:	793b      	ldrb	r3, [r7, #4]
 8001908:	757b      	strb	r3, [r7, #21]
 800190a:	e011      	b.n	8001930 <vInitBattle+0xe0>
    }
    else if (cpuOutcome == eOutcome_NotEffective)
 800190c:	7c7b      	ldrb	r3, [r7, #17]
 800190e:	2b02      	cmp	r3, #2
 8001910:	d10e      	bne.n	8001930 <vInitBattle+0xe0>
    {
      cpuDamage *= NOT_EFFECTIVE_MODIFIER;
 8001912:	7d7b      	ldrb	r3, [r7, #21]
 8001914:	ee07 3a90 	vmov	s15, r3
 8001918:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800191c:	eeb6 7a00 	vmov.f32	s14, #96	@ 0x3f000000  0.5
 8001920:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001924:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8001928:	edc7 7a01 	vstr	s15, [r7, #4]
 800192c:	793b      	ldrb	r3, [r7, #4]
 800192e:	757b      	strb	r3, [r7, #21]
    }

    // Aplica o dano, garantindo que a vida não fique negativa
    if (pCpuPlayer->u8HeartPoints >= userDamage)
 8001930:	68bb      	ldr	r3, [r7, #8]
 8001932:	781b      	ldrb	r3, [r3, #0]
 8001934:	7dba      	ldrb	r2, [r7, #22]
 8001936:	429a      	cmp	r2, r3
 8001938:	d807      	bhi.n	800194a <vInitBattle+0xfa>
    {
      pCpuPlayer->u8HeartPoints -= userDamage;
 800193a:	68bb      	ldr	r3, [r7, #8]
 800193c:	781a      	ldrb	r2, [r3, #0]
 800193e:	7dbb      	ldrb	r3, [r7, #22]
 8001940:	1ad3      	subs	r3, r2, r3
 8001942:	b2da      	uxtb	r2, r3
 8001944:	68bb      	ldr	r3, [r7, #8]
 8001946:	701a      	strb	r2, [r3, #0]
 8001948:	e002      	b.n	8001950 <vInitBattle+0x100>
    }
    else
    {
      pCpuPlayer->u8HeartPoints = 0;
 800194a:	68bb      	ldr	r3, [r7, #8]
 800194c:	2200      	movs	r2, #0
 800194e:	701a      	strb	r2, [r3, #0]
    }

    if (pUserPlayer->u8HeartPoints >= cpuDamage)
 8001950:	68fb      	ldr	r3, [r7, #12]
 8001952:	781b      	ldrb	r3, [r3, #0]
 8001954:	7d7a      	ldrb	r2, [r7, #21]
 8001956:	429a      	cmp	r2, r3
 8001958:	d807      	bhi.n	800196a <vInitBattle+0x11a>
    {
      pUserPlayer->u8HeartPoints -= cpuDamage;
 800195a:	68fb      	ldr	r3, [r7, #12]
 800195c:	781a      	ldrb	r2, [r3, #0]
 800195e:	7d7b      	ldrb	r3, [r7, #21]
 8001960:	1ad3      	subs	r3, r2, r3
 8001962:	b2da      	uxtb	r2, r3
 8001964:	68fb      	ldr	r3, [r7, #12]
 8001966:	701a      	strb	r2, [r3, #0]
 8001968:	e002      	b.n	8001970 <vInitBattle+0x120>
    }
    else
    {
      pUserPlayer->u8HeartPoints = 0;
 800196a:	68fb      	ldr	r3, [r7, #12]
 800196c:	2200      	movs	r2, #0
 800196e:	701a      	strb	r2, [r3, #0]
    }
    
    // Se a vida de alguém chegar a 0, a batalha pode parar mais cedo
    if(pUserPlayer->u8HeartPoints == 0 || pCpuPlayer->u8HeartPoints == 0)
 8001970:	68fb      	ldr	r3, [r7, #12]
 8001972:	781b      	ldrb	r3, [r3, #0]
 8001974:	2b00      	cmp	r3, #0
 8001976:	d00a      	beq.n	800198e <vInitBattle+0x13e>
 8001978:	68bb      	ldr	r3, [r7, #8]
 800197a:	781b      	ldrb	r3, [r3, #0]
 800197c:	2b00      	cmp	r3, #0
 800197e:	d006      	beq.n	800198e <vInitBattle+0x13e>
  for (uint8_t u8Idx = 0; u8Idx < ATTACKS_NUMBERS; u8Idx++)
 8001980:	7dfb      	ldrb	r3, [r7, #23]
 8001982:	3301      	adds	r3, #1
 8001984:	75fb      	strb	r3, [r7, #23]
 8001986:	7dfb      	ldrb	r3, [r7, #23]
 8001988:	2b03      	cmp	r3, #3
 800198a:	f67f af69 	bls.w	8001860 <vInitBattle+0x10>
    {
        break; // Encerra o loop for
    }
  }
}
 800198e:	bf00      	nop
 8001990:	3718      	adds	r7, #24
 8001992:	46bd      	mov	sp, r7
 8001994:	bd80      	pop	{r7, pc}
	...

08001998 <eGetAttackOutcome>:
 * @param eAttackerAttack: O elemento do atacante.
 * @param eDefenderAttack: O elemento do defensor no mesmo turno.
 * @retval EAttackOutcome: O resultado da interação.
 */
EAttackOutcome eGetAttackOutcome(EColor eAttackerAttack, EColor eDefenderAttack)
{
 8001998:	b480      	push	{r7}
 800199a:	b083      	sub	sp, #12
 800199c:	af00      	add	r7, sp, #0
 800199e:	4603      	mov	r3, r0
 80019a0:	460a      	mov	r2, r1
 80019a2:	71fb      	strb	r3, [r7, #7]
 80019a4:	4613      	mov	r3, r2
 80019a6:	71bb      	strb	r3, [r7, #6]
  switch (eAttackerAttack)
 80019a8:	79fb      	ldrb	r3, [r7, #7]
 80019aa:	2b05      	cmp	r3, #5
 80019ac:	d859      	bhi.n	8001a62 <eGetAttackOutcome+0xca>
 80019ae:	a201      	add	r2, pc, #4	@ (adr r2, 80019b4 <eGetAttackOutcome+0x1c>)
 80019b0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80019b4:	080019cd 	.word	0x080019cd
 80019b8:	080019eb 	.word	0x080019eb
 80019bc:	08001a27 	.word	0x08001a27
 80019c0:	08001a09 	.word	0x08001a09
 80019c4:	08001a3b 	.word	0x08001a3b
 80019c8:	08001a4f 	.word	0x08001a4f
  {
    case eRed: // FOGO
      if (eDefenderAttack == eYellow) return eOutcome_SuperEffective; // Fogo > Terra
 80019cc:	79bb      	ldrb	r3, [r7, #6]
 80019ce:	2b03      	cmp	r3, #3
 80019d0:	d101      	bne.n	80019d6 <eGetAttackOutcome+0x3e>
 80019d2:	2301      	movs	r3, #1
 80019d4:	e053      	b.n	8001a7e <eGetAttackOutcome+0xe6>
      if (eDefenderAttack == eBlack) return eOutcome_SuperEffective;  //  Fogo > Sombra
 80019d6:	79bb      	ldrb	r3, [r7, #6]
 80019d8:	2b05      	cmp	r3, #5
 80019da:	d101      	bne.n	80019e0 <eGetAttackOutcome+0x48>
 80019dc:	2301      	movs	r3, #1
 80019de:	e04e      	b.n	8001a7e <eGetAttackOutcome+0xe6>
      if (eDefenderAttack == eBlue) return eOutcome_NotEffective;     // Fogo < Agua
 80019e0:	79bb      	ldrb	r3, [r7, #6]
 80019e2:	2b01      	cmp	r3, #1
 80019e4:	d13f      	bne.n	8001a66 <eGetAttackOutcome+0xce>
 80019e6:	2302      	movs	r3, #2
 80019e8:	e049      	b.n	8001a7e <eGetAttackOutcome+0xe6>
      break;

    case eBlue: // ÁGUA
      if (eDefenderAttack == eRed) return eOutcome_SuperEffective;    // Agua > Fogo
 80019ea:	79bb      	ldrb	r3, [r7, #6]
 80019ec:	2b00      	cmp	r3, #0
 80019ee:	d101      	bne.n	80019f4 <eGetAttackOutcome+0x5c>
 80019f0:	2301      	movs	r3, #1
 80019f2:	e044      	b.n	8001a7e <eGetAttackOutcome+0xe6>
      if (eDefenderAttack == eGreen) return eOutcome_SuperEffective;  // Agua > Ar
 80019f4:	79bb      	ldrb	r3, [r7, #6]
 80019f6:	2b02      	cmp	r3, #2
 80019f8:	d101      	bne.n	80019fe <eGetAttackOutcome+0x66>
 80019fa:	2301      	movs	r3, #1
 80019fc:	e03f      	b.n	8001a7e <eGetAttackOutcome+0xe6>
      if (eDefenderAttack == eYellow) return eOutcome_NotEffective;   // Agua < Terra
 80019fe:	79bb      	ldrb	r3, [r7, #6]
 8001a00:	2b03      	cmp	r3, #3
 8001a02:	d132      	bne.n	8001a6a <eGetAttackOutcome+0xd2>
 8001a04:	2302      	movs	r3, #2
 8001a06:	e03a      	b.n	8001a7e <eGetAttackOutcome+0xe6>
      break;

    case eYellow: // TERRA
      if (eDefenderAttack == eBlue) return eOutcome_SuperEffective;   // Terra > Agua
 8001a08:	79bb      	ldrb	r3, [r7, #6]
 8001a0a:	2b01      	cmp	r3, #1
 8001a0c:	d101      	bne.n	8001a12 <eGetAttackOutcome+0x7a>
 8001a0e:	2301      	movs	r3, #1
 8001a10:	e035      	b.n	8001a7e <eGetAttackOutcome+0xe6>
      if (eDefenderAttack == eWhite) return eOutcome_SuperEffective;  // Terra > Luz
 8001a12:	79bb      	ldrb	r3, [r7, #6]
 8001a14:	2b04      	cmp	r3, #4
 8001a16:	d101      	bne.n	8001a1c <eGetAttackOutcome+0x84>
 8001a18:	2301      	movs	r3, #1
 8001a1a:	e030      	b.n	8001a7e <eGetAttackOutcome+0xe6>
      if (eDefenderAttack == eRed) return eOutcome_NotEffective;      // Terra < Fogo
 8001a1c:	79bb      	ldrb	r3, [r7, #6]
 8001a1e:	2b00      	cmp	r3, #0
 8001a20:	d125      	bne.n	8001a6e <eGetAttackOutcome+0xd6>
 8001a22:	2302      	movs	r3, #2
 8001a24:	e02b      	b.n	8001a7e <eGetAttackOutcome+0xe6>
      break;

    case eGreen: // AR
      if (eDefenderAttack == eYellow) return eOutcome_SuperEffective; // Ar > Terra
 8001a26:	79bb      	ldrb	r3, [r7, #6]
 8001a28:	2b03      	cmp	r3, #3
 8001a2a:	d101      	bne.n	8001a30 <eGetAttackOutcome+0x98>
 8001a2c:	2301      	movs	r3, #1
 8001a2e:	e026      	b.n	8001a7e <eGetAttackOutcome+0xe6>
      if (eDefenderAttack == eRed) return eOutcome_NotEffective;      // Ar < Fogo
 8001a30:	79bb      	ldrb	r3, [r7, #6]
 8001a32:	2b00      	cmp	r3, #0
 8001a34:	d11d      	bne.n	8001a72 <eGetAttackOutcome+0xda>
 8001a36:	2302      	movs	r3, #2
 8001a38:	e021      	b.n	8001a7e <eGetAttackOutcome+0xe6>
      break;
    
    case eWhite: // LUZ
      if (eDefenderAttack == eBlack) return eOutcome_SuperEffective; // Luz > Sombra
 8001a3a:	79bb      	ldrb	r3, [r7, #6]
 8001a3c:	2b05      	cmp	r3, #5
 8001a3e:	d101      	bne.n	8001a44 <eGetAttackOutcome+0xac>
 8001a40:	2301      	movs	r3, #1
 8001a42:	e01c      	b.n	8001a7e <eGetAttackOutcome+0xe6>
      if (eDefenderAttack == eYellow) return eOutcome_NotEffective;  // Luz < Terra
 8001a44:	79bb      	ldrb	r3, [r7, #6]
 8001a46:	2b03      	cmp	r3, #3
 8001a48:	d115      	bne.n	8001a76 <eGetAttackOutcome+0xde>
 8001a4a:	2302      	movs	r3, #2
 8001a4c:	e017      	b.n	8001a7e <eGetAttackOutcome+0xe6>
      break;

    case eBlack: // SOMBRA
      if (eDefenderAttack == eWhite) return eOutcome_SuperEffective; // Sombra > Luz
 8001a4e:	79bb      	ldrb	r3, [r7, #6]
 8001a50:	2b04      	cmp	r3, #4
 8001a52:	d101      	bne.n	8001a58 <eGetAttackOutcome+0xc0>
 8001a54:	2301      	movs	r3, #1
 8001a56:	e012      	b.n	8001a7e <eGetAttackOutcome+0xe6>
      if (eDefenderAttack == eRed) return eOutcome_NotEffective;     // Sombra < Fogo
 8001a58:	79bb      	ldrb	r3, [r7, #6]
 8001a5a:	2b00      	cmp	r3, #0
 8001a5c:	d10d      	bne.n	8001a7a <eGetAttackOutcome+0xe2>
 8001a5e:	2302      	movs	r3, #2
 8001a60:	e00d      	b.n	8001a7e <eGetAttackOutcome+0xe6>
      break;

    default:
      return eOutcome_Neutral;
 8001a62:	2300      	movs	r3, #0
 8001a64:	e00b      	b.n	8001a7e <eGetAttackOutcome+0xe6>
      break;
 8001a66:	bf00      	nop
 8001a68:	e008      	b.n	8001a7c <eGetAttackOutcome+0xe4>
      break;
 8001a6a:	bf00      	nop
 8001a6c:	e006      	b.n	8001a7c <eGetAttackOutcome+0xe4>
      break;
 8001a6e:	bf00      	nop
 8001a70:	e004      	b.n	8001a7c <eGetAttackOutcome+0xe4>
      break;
 8001a72:	bf00      	nop
 8001a74:	e002      	b.n	8001a7c <eGetAttackOutcome+0xe4>
      break;
 8001a76:	bf00      	nop
 8001a78:	e000      	b.n	8001a7c <eGetAttackOutcome+0xe4>
      break;
 8001a7a:	bf00      	nop
  }
  return eOutcome_Neutral; // Retorno padrão se nenhuma regra se aplicar
 8001a7c:	2300      	movs	r3, #0
 8001a7e:	4618      	mov	r0, r3
 8001a80:	370c      	adds	r7, #12
 8001a82:	46bd      	mov	sp, r7
 8001a84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a88:	4770      	bx	lr
 8001a8a:	bf00      	nop

08001a8c <ClearScreen>:
#include "ILI9488.h"
#include "fonts.h"
#include "stdint.h"
#include <stdio.h>

void ClearScreen() {
 8001a8c:	b580      	push	{r7, lr}
 8001a8e:	b082      	sub	sp, #8
 8001a90:	af02      	add	r7, sp, #8
    ILI9488_FillRectangle(0, 0, ILI9488_WIDTH, ILI9488_HEIGHT, ILI9488_BLACK);
 8001a92:	2300      	movs	r3, #0
 8001a94:	9300      	str	r3, [sp, #0]
 8001a96:	f44f 73a0 	mov.w	r3, #320	@ 0x140
 8001a9a:	f44f 72f0 	mov.w	r2, #480	@ 0x1e0
 8001a9e:	2100      	movs	r1, #0
 8001aa0:	2000      	movs	r0, #0
 8001aa2:	f7ff fb0b 	bl	80010bc <ILI9488_FillRectangle>
}
 8001aa6:	bf00      	nop
 8001aa8:	46bd      	mov	sp, r7
 8001aaa:	bd80      	pop	{r7, pc}

08001aac <DrawMenu>:

void DrawMenu(const char* title, const char** options, int numOptions, int currentSelection) {
 8001aac:	b580      	push	{r7, lr}
 8001aae:	b092      	sub	sp, #72	@ 0x48
 8001ab0:	af04      	add	r7, sp, #16
 8001ab2:	60f8      	str	r0, [r7, #12]
 8001ab4:	60b9      	str	r1, [r7, #8]
 8001ab6:	607a      	str	r2, [r7, #4]
 8001ab8:	603b      	str	r3, [r7, #0]
    char buffer[30];

    // Desenha o título com a fonte maior, mais abaixo no ecrã
    sprintf(buffer, "%s", title);
 8001aba:	f107 0314 	add.w	r3, r7, #20
 8001abe:	68fa      	ldr	r2, [r7, #12]
 8001ac0:	492a      	ldr	r1, [pc, #168]	@ (8001b6c <DrawMenu+0xc0>)
 8001ac2:	4618      	mov	r0, r3
 8001ac4:	f00f fcce 	bl	8011464 <siprintf>
    ILI9488_WriteString(0, 0, buffer, Font_7x10, ILI9488_WHITE, ILI9488_BLACK);
 8001ac8:	4b29      	ldr	r3, [pc, #164]	@ (8001b70 <DrawMenu+0xc4>)
 8001aca:	f107 0114 	add.w	r1, r7, #20
 8001ace:	2200      	movs	r2, #0
 8001ad0:	9202      	str	r2, [sp, #8]
 8001ad2:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8001ad6:	9201      	str	r2, [sp, #4]
 8001ad8:	685a      	ldr	r2, [r3, #4]
 8001ada:	9200      	str	r2, [sp, #0]
 8001adc:	681b      	ldr	r3, [r3, #0]
 8001ade:	460a      	mov	r2, r1
 8001ae0:	2100      	movs	r1, #0
 8001ae2:	2000      	movs	r0, #0
 8001ae4:	f7ff fb8a 	bl	80011fc <ILI9488_WriteString>

    // Desenha as opções com mais espaçamento vertical
    for (int i = 0; i < numOptions; i++) {
 8001ae8:	2300      	movs	r3, #0
 8001aea:	637b      	str	r3, [r7, #52]	@ 0x34
 8001aec:	e035      	b.n	8001b5a <DrawMenu+0xae>
        uint16_t color = (i == currentSelection) ? ILI9488_YELLOW : ILI9488_WHITE;
 8001aee:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8001af0:	683b      	ldr	r3, [r7, #0]
 8001af2:	429a      	cmp	r2, r3
 8001af4:	d102      	bne.n	8001afc <DrawMenu+0x50>
 8001af6:	f64f 73e0 	movw	r3, #65504	@ 0xffe0
 8001afa:	e001      	b.n	8001b00 <DrawMenu+0x54>
 8001afc:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8001b00:	867b      	strh	r3, [r7, #50]	@ 0x32
        sprintf(buffer, "%s %s", (i == currentSelection) ? ">" : " ", options[i]);
 8001b02:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8001b04:	683b      	ldr	r3, [r7, #0]
 8001b06:	429a      	cmp	r2, r3
 8001b08:	d101      	bne.n	8001b0e <DrawMenu+0x62>
 8001b0a:	491a      	ldr	r1, [pc, #104]	@ (8001b74 <DrawMenu+0xc8>)
 8001b0c:	e000      	b.n	8001b10 <DrawMenu+0x64>
 8001b0e:	491a      	ldr	r1, [pc, #104]	@ (8001b78 <DrawMenu+0xcc>)
 8001b10:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8001b12:	009b      	lsls	r3, r3, #2
 8001b14:	68ba      	ldr	r2, [r7, #8]
 8001b16:	4413      	add	r3, r2
 8001b18:	681b      	ldr	r3, [r3, #0]
 8001b1a:	f107 0014 	add.w	r0, r7, #20
 8001b1e:	460a      	mov	r2, r1
 8001b20:	4916      	ldr	r1, [pc, #88]	@ (8001b7c <DrawMenu+0xd0>)
 8001b22:	f00f fc9f 	bl	8011464 <siprintf>
        // Aumenta o espaçamento entre as linhas (de 15 para 25)
        ILI9488_WriteString(0, 30 + (i * 20), buffer, Font_7x10, color, ILI9488_BLACK);
 8001b26:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8001b28:	b29b      	uxth	r3, r3
 8001b2a:	461a      	mov	r2, r3
 8001b2c:	0092      	lsls	r2, r2, #2
 8001b2e:	4413      	add	r3, r2
 8001b30:	009b      	lsls	r3, r3, #2
 8001b32:	b29b      	uxth	r3, r3
 8001b34:	331e      	adds	r3, #30
 8001b36:	b299      	uxth	r1, r3
 8001b38:	4b0d      	ldr	r3, [pc, #52]	@ (8001b70 <DrawMenu+0xc4>)
 8001b3a:	f107 0014 	add.w	r0, r7, #20
 8001b3e:	2200      	movs	r2, #0
 8001b40:	9202      	str	r2, [sp, #8]
 8001b42:	8e7a      	ldrh	r2, [r7, #50]	@ 0x32
 8001b44:	9201      	str	r2, [sp, #4]
 8001b46:	685a      	ldr	r2, [r3, #4]
 8001b48:	9200      	str	r2, [sp, #0]
 8001b4a:	681b      	ldr	r3, [r3, #0]
 8001b4c:	4602      	mov	r2, r0
 8001b4e:	2000      	movs	r0, #0
 8001b50:	f7ff fb54 	bl	80011fc <ILI9488_WriteString>
    for (int i = 0; i < numOptions; i++) {
 8001b54:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8001b56:	3301      	adds	r3, #1
 8001b58:	637b      	str	r3, [r7, #52]	@ 0x34
 8001b5a:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8001b5c:	687b      	ldr	r3, [r7, #4]
 8001b5e:	429a      	cmp	r2, r3
 8001b60:	dbc5      	blt.n	8001aee <DrawMenu+0x42>
    }
 8001b62:	bf00      	nop
 8001b64:	bf00      	nop
 8001b66:	3738      	adds	r7, #56	@ 0x38
 8001b68:	46bd      	mov	sp, r7
 8001b6a:	bd80      	pop	{r7, pc}
 8001b6c:	0801260c 	.word	0x0801260c
 8001b70:	20000000 	.word	0x20000000
 8001b74:	08012610 	.word	0x08012610
 8001b78:	08012614 	.word	0x08012614
 8001b7c:	08012618 	.word	0x08012618

08001b80 <KEYPAD_Scan>:
Keypad_Pin_t C_PINS[4] = {{C4_GPIO_Port, C4_Pin}, {C3_GPIO_Port, C3_Pin}, {C2_GPIO_Port, C2_Pin}, {C1_GPIO_Port, C1_Pin}};
// Pinos das linhas (entradas)
Keypad_Pin_t R_PINS[4] = {{R2_GPIO_Port, R2_Pin}, {R1_GPIO_Port, R1_Pin}, {R3_GPIO_Port, R3_Pin}, {R4_GPIO_Port, R4_Pin}};


char KEYPAD_Scan(void) {
 8001b80:	b580      	push	{r7, lr}
 8001b82:	b084      	sub	sp, #16
 8001b84:	af00      	add	r7, sp, #0
    // Coloca todas as colunas em nível alto
    for (int i = 0; i < 4; i++) {
 8001b86:	2300      	movs	r3, #0
 8001b88:	60fb      	str	r3, [r7, #12]
 8001b8a:	e00f      	b.n	8001bac <KEYPAD_Scan+0x2c>
        HAL_GPIO_WritePin(C_PINS[i].PORT, C_PINS[i].PIN, GPIO_PIN_SET);
 8001b8c:	4a3e      	ldr	r2, [pc, #248]	@ (8001c88 <KEYPAD_Scan+0x108>)
 8001b8e:	68fb      	ldr	r3, [r7, #12]
 8001b90:	f852 0033 	ldr.w	r0, [r2, r3, lsl #3]
 8001b94:	4a3c      	ldr	r2, [pc, #240]	@ (8001c88 <KEYPAD_Scan+0x108>)
 8001b96:	68fb      	ldr	r3, [r7, #12]
 8001b98:	00db      	lsls	r3, r3, #3
 8001b9a:	4413      	add	r3, r2
 8001b9c:	889b      	ldrh	r3, [r3, #4]
 8001b9e:	2201      	movs	r2, #1
 8001ba0:	4619      	mov	r1, r3
 8001ba2:	f002 fe9d 	bl	80048e0 <HAL_GPIO_WritePin>
    for (int i = 0; i < 4; i++) {
 8001ba6:	68fb      	ldr	r3, [r7, #12]
 8001ba8:	3301      	adds	r3, #1
 8001baa:	60fb      	str	r3, [r7, #12]
 8001bac:	68fb      	ldr	r3, [r7, #12]
 8001bae:	2b03      	cmp	r3, #3
 8001bb0:	ddec      	ble.n	8001b8c <KEYPAD_Scan+0xc>
    }

    // Loop para varrer cada coluna
    for (int col = 0; col < 4; col++) {
 8001bb2:	2300      	movs	r3, #0
 8001bb4:	60bb      	str	r3, [r7, #8]
 8001bb6:	e05e      	b.n	8001c76 <KEYPAD_Scan+0xf6>
        // Ativa a coluna atual (coloca em nível baixo)
        HAL_GPIO_WritePin(C_PINS[col].PORT, C_PINS[col].PIN, GPIO_PIN_RESET);
 8001bb8:	4a33      	ldr	r2, [pc, #204]	@ (8001c88 <KEYPAD_Scan+0x108>)
 8001bba:	68bb      	ldr	r3, [r7, #8]
 8001bbc:	f852 0033 	ldr.w	r0, [r2, r3, lsl #3]
 8001bc0:	4a31      	ldr	r2, [pc, #196]	@ (8001c88 <KEYPAD_Scan+0x108>)
 8001bc2:	68bb      	ldr	r3, [r7, #8]
 8001bc4:	00db      	lsls	r3, r3, #3
 8001bc6:	4413      	add	r3, r2
 8001bc8:	889b      	ldrh	r3, [r3, #4]
 8001bca:	2200      	movs	r2, #0
 8001bcc:	4619      	mov	r1, r3
 8001bce:	f002 fe87 	bl	80048e0 <HAL_GPIO_WritePin>

        // Verifica qual linha foi para nível baixo
        for (int row = 0; row < 4; row++) {
 8001bd2:	2300      	movs	r3, #0
 8001bd4:	607b      	str	r3, [r7, #4]
 8001bd6:	e03b      	b.n	8001c50 <KEYPAD_Scan+0xd0>
            if (HAL_GPIO_ReadPin(R_PINS[row].PORT, R_PINS[row].PIN) == GPIO_PIN_RESET) {
 8001bd8:	4a2c      	ldr	r2, [pc, #176]	@ (8001c8c <KEYPAD_Scan+0x10c>)
 8001bda:	687b      	ldr	r3, [r7, #4]
 8001bdc:	f852 2033 	ldr.w	r2, [r2, r3, lsl #3]
 8001be0:	492a      	ldr	r1, [pc, #168]	@ (8001c8c <KEYPAD_Scan+0x10c>)
 8001be2:	687b      	ldr	r3, [r7, #4]
 8001be4:	00db      	lsls	r3, r3, #3
 8001be6:	440b      	add	r3, r1
 8001be8:	889b      	ldrh	r3, [r3, #4]
 8001bea:	4619      	mov	r1, r3
 8001bec:	4610      	mov	r0, r2
 8001bee:	f002 fe5f 	bl	80048b0 <HAL_GPIO_ReadPin>
 8001bf2:	4603      	mov	r3, r0
 8001bf4:	2b00      	cmp	r3, #0
 8001bf6:	d128      	bne.n	8001c4a <KEYPAD_Scan+0xca>
                // Botão pressionado!
                
                // --- Debounce e espera soltar a tecla ---
                HAL_Delay(50); // Simples debounce por atraso
 8001bf8:	2032      	movs	r0, #50	@ 0x32
 8001bfa:	f001 fe07 	bl	800380c <HAL_Delay>

                // Espera o usuário soltar a tecla para não ler a mesma tecla várias vezes
                while(HAL_GPIO_ReadPin(R_PINS[row].PORT, R_PINS[row].PIN) == GPIO_PIN_RESET);
 8001bfe:	bf00      	nop
 8001c00:	4a22      	ldr	r2, [pc, #136]	@ (8001c8c <KEYPAD_Scan+0x10c>)
 8001c02:	687b      	ldr	r3, [r7, #4]
 8001c04:	f852 2033 	ldr.w	r2, [r2, r3, lsl #3]
 8001c08:	4920      	ldr	r1, [pc, #128]	@ (8001c8c <KEYPAD_Scan+0x10c>)
 8001c0a:	687b      	ldr	r3, [r7, #4]
 8001c0c:	00db      	lsls	r3, r3, #3
 8001c0e:	440b      	add	r3, r1
 8001c10:	889b      	ldrh	r3, [r3, #4]
 8001c12:	4619      	mov	r1, r3
 8001c14:	4610      	mov	r0, r2
 8001c16:	f002 fe4b 	bl	80048b0 <HAL_GPIO_ReadPin>
 8001c1a:	4603      	mov	r3, r0
 8001c1c:	2b00      	cmp	r3, #0
 8001c1e:	d0ef      	beq.n	8001c00 <KEYPAD_Scan+0x80>
                
                // Restaura a coluna para nível alto antes de retornar
                HAL_GPIO_WritePin(C_PINS[col].PORT, C_PINS[col].PIN, GPIO_PIN_SET);
 8001c20:	4a19      	ldr	r2, [pc, #100]	@ (8001c88 <KEYPAD_Scan+0x108>)
 8001c22:	68bb      	ldr	r3, [r7, #8]
 8001c24:	f852 0033 	ldr.w	r0, [r2, r3, lsl #3]
 8001c28:	4a17      	ldr	r2, [pc, #92]	@ (8001c88 <KEYPAD_Scan+0x108>)
 8001c2a:	68bb      	ldr	r3, [r7, #8]
 8001c2c:	00db      	lsls	r3, r3, #3
 8001c2e:	4413      	add	r3, r2
 8001c30:	889b      	ldrh	r3, [r3, #4]
 8001c32:	2201      	movs	r2, #1
 8001c34:	4619      	mov	r1, r3
 8001c36:	f002 fe53 	bl	80048e0 <HAL_GPIO_WritePin>

                return KEYPAD_MAP[row][col];
 8001c3a:	4a15      	ldr	r2, [pc, #84]	@ (8001c90 <KEYPAD_Scan+0x110>)
 8001c3c:	687b      	ldr	r3, [r7, #4]
 8001c3e:	009b      	lsls	r3, r3, #2
 8001c40:	441a      	add	r2, r3
 8001c42:	68bb      	ldr	r3, [r7, #8]
 8001c44:	4413      	add	r3, r2
 8001c46:	781b      	ldrb	r3, [r3, #0]
 8001c48:	e019      	b.n	8001c7e <KEYPAD_Scan+0xfe>
        for (int row = 0; row < 4; row++) {
 8001c4a:	687b      	ldr	r3, [r7, #4]
 8001c4c:	3301      	adds	r3, #1
 8001c4e:	607b      	str	r3, [r7, #4]
 8001c50:	687b      	ldr	r3, [r7, #4]
 8001c52:	2b03      	cmp	r3, #3
 8001c54:	ddc0      	ble.n	8001bd8 <KEYPAD_Scan+0x58>
            }
        }

        // Desativa a coluna atual antes de ir para a próxima
        HAL_GPIO_WritePin(C_PINS[col].PORT, C_PINS[col].PIN, GPIO_PIN_SET);
 8001c56:	4a0c      	ldr	r2, [pc, #48]	@ (8001c88 <KEYPAD_Scan+0x108>)
 8001c58:	68bb      	ldr	r3, [r7, #8]
 8001c5a:	f852 0033 	ldr.w	r0, [r2, r3, lsl #3]
 8001c5e:	4a0a      	ldr	r2, [pc, #40]	@ (8001c88 <KEYPAD_Scan+0x108>)
 8001c60:	68bb      	ldr	r3, [r7, #8]
 8001c62:	00db      	lsls	r3, r3, #3
 8001c64:	4413      	add	r3, r2
 8001c66:	889b      	ldrh	r3, [r3, #4]
 8001c68:	2201      	movs	r2, #1
 8001c6a:	4619      	mov	r1, r3
 8001c6c:	f002 fe38 	bl	80048e0 <HAL_GPIO_WritePin>
    for (int col = 0; col < 4; col++) {
 8001c70:	68bb      	ldr	r3, [r7, #8]
 8001c72:	3301      	adds	r3, #1
 8001c74:	60bb      	str	r3, [r7, #8]
 8001c76:	68bb      	ldr	r3, [r7, #8]
 8001c78:	2b03      	cmp	r3, #3
 8001c7a:	dd9d      	ble.n	8001bb8 <KEYPAD_Scan+0x38>
    }

    return '\0'; // Retorna nulo se nenhuma tecla for pressionada
 8001c7c:	2300      	movs	r3, #0
 8001c7e:	4618      	mov	r0, r3
 8001c80:	3710      	adds	r7, #16
 8001c82:	46bd      	mov	sp, r7
 8001c84:	bd80      	pop	{r7, pc}
 8001c86:	bf00      	nop
 8001c88:	20000008 	.word	0x20000008
 8001c8c:	20000028 	.word	0x20000028
 8001c90:	08013164 	.word	0x08013164

08001c94 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001c94:	b5b0      	push	{r4, r5, r7, lr}
 8001c96:	b0a6      	sub	sp, #152	@ 0x98
 8001c98:	af04      	add	r7, sp, #16
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001c9a:	f001 fd75 	bl	8003788 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001c9e:	f000 f94d 	bl	8001f3c <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001ca2:	f000 fa8d 	bl	80021c0 <MX_GPIO_Init>
  MX_DMA_Init();
 8001ca6:	f000 fa63 	bl	8002170 <MX_DMA_Init>
  MX_I2C2_Init();
 8001caa:	f000 f9b1 	bl	8002010 <MX_I2C2_Init>
  MX_SDIO_SD_Init();
 8001cae:	f000 f9dd 	bl	800206c <MX_SDIO_SD_Init>
  MX_SPI1_Init();
 8001cb2:	f000 f9fd 	bl	80020b0 <MX_SPI1_Init>
  MX_UART4_Init();
 8001cb6:	f000 fa31 	bl	800211c <MX_UART4_Init>
  MX_FATFS_Init();
 8001cba:	f009 fe3f 	bl	800b93c <MX_FATFS_Init>
  // ETAPA DE INICIALIZAÇÃO
  //--------------------------------------------------------------------

  // 1. Inicializa o display. Ele usará a velocidade alta do SPI configurada
  //    no MX_SPI1_Init(), o que é ótimo para performance gráfica.
  ILI9488_Init();
 8001cbe:	f7ff f89f 	bl	8000e00 <ILI9488_Init>

  // 2. Acende o backlight do display.
  //    (Assumindo que seu pino é o LCD_LED_Pin, como no seu MX_GPIO_Init)
  HAL_GPIO_WritePin(LCD_LED_GPIO_Port, LCD_LED_Pin, GPIO_PIN_SET);
 8001cc2:	2201      	movs	r2, #1
 8001cc4:	2180      	movs	r1, #128	@ 0x80
 8001cc6:	488c      	ldr	r0, [pc, #560]	@ (8001ef8 <main+0x264>)
 8001cc8:	f002 fe0a 	bl	80048e0 <HAL_GPIO_WritePin>

  // 3. Prepara a tela para o usuário com uma mensagem de boas-vindas.
  ILI9488_FillScreen(ILI9488_BLACK);
 8001ccc:	2000      	movs	r0, #0
 8001cce:	f7ff fae1 	bl	8001294 <ILI9488_FillScreen>
  
  char buffer[40];

  // 1. Verifica se o multiplexador TCA9548A está respondendo
  ILI9488_WriteString(10, 30, "Verificando MUX...", Font_7x10, ILI9488_WHITE, ILI9488_BLACK);
 8001cd2:	4b8a      	ldr	r3, [pc, #552]	@ (8001efc <main+0x268>)
 8001cd4:	2200      	movs	r2, #0
 8001cd6:	9202      	str	r2, [sp, #8]
 8001cd8:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8001cdc:	9201      	str	r2, [sp, #4]
 8001cde:	685a      	ldr	r2, [r3, #4]
 8001ce0:	9200      	str	r2, [sp, #0]
 8001ce2:	681b      	ldr	r3, [r3, #0]
 8001ce4:	4a86      	ldr	r2, [pc, #536]	@ (8001f00 <main+0x26c>)
 8001ce6:	211e      	movs	r1, #30
 8001ce8:	200a      	movs	r0, #10
 8001cea:	f7ff fa87 	bl	80011fc <ILI9488_WriteString>
  if (HAL_I2C_IsDeviceReady(&hi2c2, MUX_ADDR, 2, 100) == HAL_OK)
 8001cee:	2364      	movs	r3, #100	@ 0x64
 8001cf0:	2202      	movs	r2, #2
 8001cf2:	21e0      	movs	r1, #224	@ 0xe0
 8001cf4:	4883      	ldr	r0, [pc, #524]	@ (8001f04 <main+0x270>)
 8001cf6:	f003 fb91 	bl	800541c <HAL_I2C_IsDeviceReady>
 8001cfa:	4603      	mov	r3, r0
 8001cfc:	2b00      	cmp	r3, #0
 8001cfe:	d111      	bne.n	8001d24 <main+0x90>
  {
    ILI9488_WriteString(10, 50, "Multiplexador OK!", Font_7x10, ILI9488_GREEN, ILI9488_BLACK);
 8001d00:	4b7e      	ldr	r3, [pc, #504]	@ (8001efc <main+0x268>)
 8001d02:	2200      	movs	r2, #0
 8001d04:	9202      	str	r2, [sp, #8]
 8001d06:	f44f 62fc 	mov.w	r2, #2016	@ 0x7e0
 8001d0a:	9201      	str	r2, [sp, #4]
 8001d0c:	685a      	ldr	r2, [r3, #4]
 8001d0e:	9200      	str	r2, [sp, #0]
 8001d10:	681b      	ldr	r3, [r3, #0]
 8001d12:	4a7d      	ldr	r2, [pc, #500]	@ (8001f08 <main+0x274>)
 8001d14:	2132      	movs	r1, #50	@ 0x32
 8001d16:	200a      	movs	r0, #10
 8001d18:	f7ff fa70 	bl	80011fc <ILI9488_WriteString>
    // Trava aqui se o MUX falhar, pois nada mais vai funcionar
    while (1);
  }

  // 2. Inicializa e verifica cada um dos 4 sensores de cor
  for (int i = 0; i < 4; i++)
 8001d1c:	2300      	movs	r3, #0
 8001d1e:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8001d22:	e088      	b.n	8001e36 <main+0x1a2>
    ILI9488_WriteString(10, 50, "Falha no Multiplexador!", Font_7x10, ILI9488_RED, ILI9488_BLACK);
 8001d24:	4b75      	ldr	r3, [pc, #468]	@ (8001efc <main+0x268>)
 8001d26:	2200      	movs	r2, #0
 8001d28:	9202      	str	r2, [sp, #8]
 8001d2a:	f44f 4278 	mov.w	r2, #63488	@ 0xf800
 8001d2e:	9201      	str	r2, [sp, #4]
 8001d30:	685a      	ldr	r2, [r3, #4]
 8001d32:	9200      	str	r2, [sp, #0]
 8001d34:	681b      	ldr	r3, [r3, #0]
 8001d36:	4a75      	ldr	r2, [pc, #468]	@ (8001f0c <main+0x278>)
 8001d38:	2132      	movs	r1, #50	@ 0x32
 8001d3a:	200a      	movs	r0, #10
 8001d3c:	f7ff fa5e 	bl	80011fc <ILI9488_WriteString>
    while (1);
 8001d40:	bf00      	nop
 8001d42:	e7fd      	b.n	8001d40 <main+0xac>
  {
    sprintf(buffer, "Iniciando Sensor %d...", i + 1);
 8001d44:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8001d48:	1c5a      	adds	r2, r3, #1
 8001d4a:	f107 035c 	add.w	r3, r7, #92	@ 0x5c
 8001d4e:	4970      	ldr	r1, [pc, #448]	@ (8001f10 <main+0x27c>)
 8001d50:	4618      	mov	r0, r3
 8001d52:	f00f fb87 	bl	8011464 <siprintf>
    ILI9488_WriteString(10, 80 + (i * 30), buffer, Font_7x10, ILI9488_WHITE, ILI9488_BLACK);
 8001d56:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8001d5a:	b29b      	uxth	r3, r3
 8001d5c:	461a      	mov	r2, r3
 8001d5e:	0112      	lsls	r2, r2, #4
 8001d60:	1ad3      	subs	r3, r2, r3
 8001d62:	005b      	lsls	r3, r3, #1
 8001d64:	b29b      	uxth	r3, r3
 8001d66:	3350      	adds	r3, #80	@ 0x50
 8001d68:	b299      	uxth	r1, r3
 8001d6a:	4b64      	ldr	r3, [pc, #400]	@ (8001efc <main+0x268>)
 8001d6c:	f107 005c 	add.w	r0, r7, #92	@ 0x5c
 8001d70:	2200      	movs	r2, #0
 8001d72:	9202      	str	r2, [sp, #8]
 8001d74:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8001d78:	9201      	str	r2, [sp, #4]
 8001d7a:	685a      	ldr	r2, [r3, #4]
 8001d7c:	9200      	str	r2, [sp, #0]
 8001d7e:	681b      	ldr	r3, [r3, #0]
 8001d80:	4602      	mov	r2, r0
 8001d82:	200a      	movs	r0, #10
 8001d84:	f7ff fa3a 	bl	80011fc <ILI9488_WriteString>

    if (TCS3472_Init(&hi2c2, i))
 8001d88:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8001d8c:	b2db      	uxtb	r3, r3
 8001d8e:	4619      	mov	r1, r3
 8001d90:	485c      	ldr	r0, [pc, #368]	@ (8001f04 <main+0x270>)
 8001d92:	f7ff fbe2 	bl	800155a <TCS3472_Init>
 8001d96:	4603      	mov	r3, r0
 8001d98:	2b00      	cmp	r3, #0
 8001d9a:	d022      	beq.n	8001de2 <main+0x14e>
    {
      sprintf(buffer, "Sensor de Cor %d OK!", i + 1);
 8001d9c:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8001da0:	1c5a      	adds	r2, r3, #1
 8001da2:	f107 035c 	add.w	r3, r7, #92	@ 0x5c
 8001da6:	495b      	ldr	r1, [pc, #364]	@ (8001f14 <main+0x280>)
 8001da8:	4618      	mov	r0, r3
 8001daa:	f00f fb5b 	bl	8011464 <siprintf>
      ILI9488_WriteString(10, 95 + (i * 30), buffer, Font_7x10, ILI9488_GREEN, ILI9488_BLACK);
 8001dae:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8001db2:	b29b      	uxth	r3, r3
 8001db4:	461a      	mov	r2, r3
 8001db6:	0112      	lsls	r2, r2, #4
 8001db8:	1ad3      	subs	r3, r2, r3
 8001dba:	005b      	lsls	r3, r3, #1
 8001dbc:	b29b      	uxth	r3, r3
 8001dbe:	335f      	adds	r3, #95	@ 0x5f
 8001dc0:	b299      	uxth	r1, r3
 8001dc2:	4b4e      	ldr	r3, [pc, #312]	@ (8001efc <main+0x268>)
 8001dc4:	f107 005c 	add.w	r0, r7, #92	@ 0x5c
 8001dc8:	2200      	movs	r2, #0
 8001dca:	9202      	str	r2, [sp, #8]
 8001dcc:	f44f 62fc 	mov.w	r2, #2016	@ 0x7e0
 8001dd0:	9201      	str	r2, [sp, #4]
 8001dd2:	685a      	ldr	r2, [r3, #4]
 8001dd4:	9200      	str	r2, [sp, #0]
 8001dd6:	681b      	ldr	r3, [r3, #0]
 8001dd8:	4602      	mov	r2, r0
 8001dda:	200a      	movs	r0, #10
 8001ddc:	f7ff fa0e 	bl	80011fc <ILI9488_WriteString>
 8001de0:	e021      	b.n	8001e26 <main+0x192>
    }
    else
    {
      sprintf(buffer, "Erro no Sensor de Cor %d!", i + 1);
 8001de2:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8001de6:	1c5a      	adds	r2, r3, #1
 8001de8:	f107 035c 	add.w	r3, r7, #92	@ 0x5c
 8001dec:	494a      	ldr	r1, [pc, #296]	@ (8001f18 <main+0x284>)
 8001dee:	4618      	mov	r0, r3
 8001df0:	f00f fb38 	bl	8011464 <siprintf>
      ILI9488_WriteString(10, 95 + (i * 30), buffer, Font_7x10, ILI9488_RED, ILI9488_BLACK);
 8001df4:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8001df8:	b29b      	uxth	r3, r3
 8001dfa:	461a      	mov	r2, r3
 8001dfc:	0112      	lsls	r2, r2, #4
 8001dfe:	1ad3      	subs	r3, r2, r3
 8001e00:	005b      	lsls	r3, r3, #1
 8001e02:	b29b      	uxth	r3, r3
 8001e04:	335f      	adds	r3, #95	@ 0x5f
 8001e06:	b299      	uxth	r1, r3
 8001e08:	4b3c      	ldr	r3, [pc, #240]	@ (8001efc <main+0x268>)
 8001e0a:	f107 005c 	add.w	r0, r7, #92	@ 0x5c
 8001e0e:	2200      	movs	r2, #0
 8001e10:	9202      	str	r2, [sp, #8]
 8001e12:	f44f 4278 	mov.w	r2, #63488	@ 0xf800
 8001e16:	9201      	str	r2, [sp, #4]
 8001e18:	685a      	ldr	r2, [r3, #4]
 8001e1a:	9200      	str	r2, [sp, #0]
 8001e1c:	681b      	ldr	r3, [r3, #0]
 8001e1e:	4602      	mov	r2, r0
 8001e20:	200a      	movs	r0, #10
 8001e22:	f7ff f9eb 	bl	80011fc <ILI9488_WriteString>
    }
    HAL_Delay(250); // Aumenta o tempo para podermos ler
 8001e26:	20fa      	movs	r0, #250	@ 0xfa
 8001e28:	f001 fcf0 	bl	800380c <HAL_Delay>
  for (int i = 0; i < 4; i++)
 8001e2c:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8001e30:	3301      	adds	r3, #1
 8001e32:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8001e36:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8001e3a:	2b03      	cmp	r3, #3
 8001e3c:	dd82      	ble.n	8001d44 <main+0xb0>
  }

  ILI9488_WriteString(20, 280, "Sistema Iniciado!", Font_7x10, ILI9488_GREEN, ILI9488_BLACK);
 8001e3e:	4b2f      	ldr	r3, [pc, #188]	@ (8001efc <main+0x268>)
 8001e40:	2200      	movs	r2, #0
 8001e42:	9202      	str	r2, [sp, #8]
 8001e44:	f44f 62fc 	mov.w	r2, #2016	@ 0x7e0
 8001e48:	9201      	str	r2, [sp, #4]
 8001e4a:	685a      	ldr	r2, [r3, #4]
 8001e4c:	9200      	str	r2, [sp, #0]
 8001e4e:	681b      	ldr	r3, [r3, #0]
 8001e50:	4a32      	ldr	r2, [pc, #200]	@ (8001f1c <main+0x288>)
 8001e52:	f44f 718c 	mov.w	r1, #280	@ 0x118
 8001e56:	2014      	movs	r0, #20
 8001e58:	f7ff f9d0 	bl	80011fc <ILI9488_WriteString>
  HAL_Delay(2000); // Uma pequena pausa para o usuário ler a mensagem.
 8001e5c:	f44f 60fa 	mov.w	r0, #2000	@ 0x7d0
 8001e60:	f001 fcd4 	bl	800380c <HAL_Delay>

  // 4. Limpa a tela para começar a desenhar.
  ILI9488_FillScreen(ILI9488_BLACK);
 8001e64:	2000      	movs	r0, #0
 8001e66:	f7ff fa15 	bl	8001294 <ILI9488_FillScreen>
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* definition and creation of defaultTask */
  osMutexDef(gameMutex);
 8001e6a:	2300      	movs	r3, #0
 8001e6c:	657b      	str	r3, [r7, #84]	@ 0x54
 8001e6e:	2300      	movs	r3, #0
 8001e70:	65bb      	str	r3, [r7, #88]	@ 0x58
  gameMutexHandle = osMutexCreate(osMutex(gameMutex));
 8001e72:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 8001e76:	4618      	mov	r0, r3
 8001e78:	f00c fac4 	bl	800e404 <osMutexCreate>
 8001e7c:	4603      	mov	r3, r0
 8001e7e:	4a28      	ldr	r2, [pc, #160]	@ (8001f20 <main+0x28c>)
 8001e80:	6013      	str	r3, [r2, #0]

  osThreadDef(initPutHalTask, StartInputHalTask, osPriorityNormal, 0, 128);
 8001e82:	4b28      	ldr	r3, [pc, #160]	@ (8001f24 <main+0x290>)
 8001e84:	f107 0438 	add.w	r4, r7, #56	@ 0x38
 8001e88:	461d      	mov	r5, r3
 8001e8a:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8001e8c:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8001e8e:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8001e92:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  inputHalTaskHandle = osThreadCreate(osThread(initPutHalTask), NULL);
 8001e96:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 8001e9a:	2100      	movs	r1, #0
 8001e9c:	4618      	mov	r0, r3
 8001e9e:	f00c fa51 	bl	800e344 <osThreadCreate>
 8001ea2:	4603      	mov	r3, r0
 8001ea4:	4a20      	ldr	r2, [pc, #128]	@ (8001f28 <main+0x294>)
 8001ea6:	6013      	str	r3, [r2, #0]

  osThreadDef(gameTask, StartGameTask, osPriorityNormal, 0, 256);
 8001ea8:	4b20      	ldr	r3, [pc, #128]	@ (8001f2c <main+0x298>)
 8001eaa:	f107 041c 	add.w	r4, r7, #28
 8001eae:	461d      	mov	r5, r3
 8001eb0:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8001eb2:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8001eb4:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8001eb8:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  gameTaskHandle = osThreadCreate(osThread(gameTask), NULL);
 8001ebc:	f107 031c 	add.w	r3, r7, #28
 8001ec0:	2100      	movs	r1, #0
 8001ec2:	4618      	mov	r0, r3
 8001ec4:	f00c fa3e 	bl	800e344 <osThreadCreate>
 8001ec8:	4603      	mov	r3, r0
 8001eca:	4a19      	ldr	r2, [pc, #100]	@ (8001f30 <main+0x29c>)
 8001ecc:	6013      	str	r3, [r2, #0]

  osThreadDef(displayTask, StartDisplayTask, osPriorityNormal, 0, 1024);
 8001ece:	4b19      	ldr	r3, [pc, #100]	@ (8001f34 <main+0x2a0>)
 8001ed0:	463c      	mov	r4, r7
 8001ed2:	461d      	mov	r5, r3
 8001ed4:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8001ed6:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8001ed8:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8001edc:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  displayTaskHandle = osThreadCreate(osThread(displayTask), NULL);
 8001ee0:	463b      	mov	r3, r7
 8001ee2:	2100      	movs	r1, #0
 8001ee4:	4618      	mov	r0, r3
 8001ee6:	f00c fa2d 	bl	800e344 <osThreadCreate>
 8001eea:	4603      	mov	r3, r0
 8001eec:	4a12      	ldr	r2, [pc, #72]	@ (8001f38 <main+0x2a4>)
 8001eee:	6013      	str	r3, [r2, #0]
  /* USER CODE BEGIN RTOS_THREADS */
  /* add threads, ... */
  /* USER CODE END RTOS_THREADS */

  /* Start scheduler */
  osKernelStart();
 8001ef0:	f00c fa05 	bl	800e2fe <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8001ef4:	bf00      	nop
 8001ef6:	e7fd      	b.n	8001ef4 <main+0x260>
 8001ef8:	40020800 	.word	0x40020800
 8001efc:	20000000 	.word	0x20000000
 8001f00:	08012680 	.word	0x08012680
 8001f04:	2000036c 	.word	0x2000036c
 8001f08:	08012694 	.word	0x08012694
 8001f0c:	080126a8 	.word	0x080126a8
 8001f10:	080126c0 	.word	0x080126c0
 8001f14:	080126d8 	.word	0x080126d8
 8001f18:	080126f0 	.word	0x080126f0
 8001f1c:	0801270c 	.word	0x0801270c
 8001f20:	200005b0 	.word	0x200005b0
 8001f24:	08012730 	.word	0x08012730
 8001f28:	200005a4 	.word	0x200005a4
 8001f2c:	08012758 	.word	0x08012758
 8001f30:	200005a8 	.word	0x200005a8
 8001f34:	08012780 	.word	0x08012780
 8001f38:	200005ac 	.word	0x200005ac

08001f3c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001f3c:	b580      	push	{r7, lr}
 8001f3e:	b094      	sub	sp, #80	@ 0x50
 8001f40:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001f42:	f107 0320 	add.w	r3, r7, #32
 8001f46:	2230      	movs	r2, #48	@ 0x30
 8001f48:	2100      	movs	r1, #0
 8001f4a:	4618      	mov	r0, r3
 8001f4c:	f00f faef 	bl	801152e <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001f50:	f107 030c 	add.w	r3, r7, #12
 8001f54:	2200      	movs	r2, #0
 8001f56:	601a      	str	r2, [r3, #0]
 8001f58:	605a      	str	r2, [r3, #4]
 8001f5a:	609a      	str	r2, [r3, #8]
 8001f5c:	60da      	str	r2, [r3, #12]
 8001f5e:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8001f60:	2300      	movs	r3, #0
 8001f62:	60bb      	str	r3, [r7, #8]
 8001f64:	4b28      	ldr	r3, [pc, #160]	@ (8002008 <SystemClock_Config+0xcc>)
 8001f66:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001f68:	4a27      	ldr	r2, [pc, #156]	@ (8002008 <SystemClock_Config+0xcc>)
 8001f6a:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001f6e:	6413      	str	r3, [r2, #64]	@ 0x40
 8001f70:	4b25      	ldr	r3, [pc, #148]	@ (8002008 <SystemClock_Config+0xcc>)
 8001f72:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001f74:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001f78:	60bb      	str	r3, [r7, #8]
 8001f7a:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8001f7c:	2300      	movs	r3, #0
 8001f7e:	607b      	str	r3, [r7, #4]
 8001f80:	4b22      	ldr	r3, [pc, #136]	@ (800200c <SystemClock_Config+0xd0>)
 8001f82:	681b      	ldr	r3, [r3, #0]
 8001f84:	4a21      	ldr	r2, [pc, #132]	@ (800200c <SystemClock_Config+0xd0>)
 8001f86:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001f8a:	6013      	str	r3, [r2, #0]
 8001f8c:	4b1f      	ldr	r3, [pc, #124]	@ (800200c <SystemClock_Config+0xd0>)
 8001f8e:	681b      	ldr	r3, [r3, #0]
 8001f90:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001f94:	607b      	str	r3, [r7, #4]
 8001f96:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8001f98:	2301      	movs	r3, #1
 8001f9a:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8001f9c:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8001fa0:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001fa2:	2302      	movs	r3, #2
 8001fa4:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8001fa6:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 8001faa:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLM = 4;
 8001fac:	2304      	movs	r3, #4
 8001fae:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLN = 168;
 8001fb0:	23a8      	movs	r3, #168	@ 0xa8
 8001fb2:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8001fb4:	2302      	movs	r3, #2
 8001fb6:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLQ = 7;
 8001fb8:	2307      	movs	r3, #7
 8001fba:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001fbc:	f107 0320 	add.w	r3, r7, #32
 8001fc0:	4618      	mov	r0, r3
 8001fc2:	f005 fca1 	bl	8007908 <HAL_RCC_OscConfig>
 8001fc6:	4603      	mov	r3, r0
 8001fc8:	2b00      	cmp	r3, #0
 8001fca:	d001      	beq.n	8001fd0 <SystemClock_Config+0x94>
  {
    Error_Handler();
 8001fcc:	f000 ffb0 	bl	8002f30 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001fd0:	230f      	movs	r3, #15
 8001fd2:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001fd4:	2302      	movs	r3, #2
 8001fd6:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001fd8:	2300      	movs	r3, #0
 8001fda:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8001fdc:	f44f 53a0 	mov.w	r3, #5120	@ 0x1400
 8001fe0:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 8001fe2:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001fe6:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 8001fe8:	f107 030c 	add.w	r3, r7, #12
 8001fec:	2105      	movs	r1, #5
 8001fee:	4618      	mov	r0, r3
 8001ff0:	f005 ff02 	bl	8007df8 <HAL_RCC_ClockConfig>
 8001ff4:	4603      	mov	r3, r0
 8001ff6:	2b00      	cmp	r3, #0
 8001ff8:	d001      	beq.n	8001ffe <SystemClock_Config+0xc2>
  {
    Error_Handler();
 8001ffa:	f000 ff99 	bl	8002f30 <Error_Handler>
  }
}
 8001ffe:	bf00      	nop
 8002000:	3750      	adds	r7, #80	@ 0x50
 8002002:	46bd      	mov	sp, r7
 8002004:	bd80      	pop	{r7, pc}
 8002006:	bf00      	nop
 8002008:	40023800 	.word	0x40023800
 800200c:	40007000 	.word	0x40007000

08002010 <MX_I2C2_Init>:
  * @brief I2C2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C2_Init(void)
{
 8002010:	b580      	push	{r7, lr}
 8002012:	af00      	add	r7, sp, #0
  /* USER CODE END I2C2_Init 0 */

  /* USER CODE BEGIN I2C2_Init 1 */

  /* USER CODE END I2C2_Init 1 */
  hi2c2.Instance = I2C2;
 8002014:	4b12      	ldr	r3, [pc, #72]	@ (8002060 <MX_I2C2_Init+0x50>)
 8002016:	4a13      	ldr	r2, [pc, #76]	@ (8002064 <MX_I2C2_Init+0x54>)
 8002018:	601a      	str	r2, [r3, #0]
  hi2c2.Init.ClockSpeed = 100000;
 800201a:	4b11      	ldr	r3, [pc, #68]	@ (8002060 <MX_I2C2_Init+0x50>)
 800201c:	4a12      	ldr	r2, [pc, #72]	@ (8002068 <MX_I2C2_Init+0x58>)
 800201e:	605a      	str	r2, [r3, #4]
  hi2c2.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8002020:	4b0f      	ldr	r3, [pc, #60]	@ (8002060 <MX_I2C2_Init+0x50>)
 8002022:	2200      	movs	r2, #0
 8002024:	609a      	str	r2, [r3, #8]
  hi2c2.Init.OwnAddress1 = 0;
 8002026:	4b0e      	ldr	r3, [pc, #56]	@ (8002060 <MX_I2C2_Init+0x50>)
 8002028:	2200      	movs	r2, #0
 800202a:	60da      	str	r2, [r3, #12]
  hi2c2.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 800202c:	4b0c      	ldr	r3, [pc, #48]	@ (8002060 <MX_I2C2_Init+0x50>)
 800202e:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8002032:	611a      	str	r2, [r3, #16]
  hi2c2.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8002034:	4b0a      	ldr	r3, [pc, #40]	@ (8002060 <MX_I2C2_Init+0x50>)
 8002036:	2200      	movs	r2, #0
 8002038:	615a      	str	r2, [r3, #20]
  hi2c2.Init.OwnAddress2 = 0;
 800203a:	4b09      	ldr	r3, [pc, #36]	@ (8002060 <MX_I2C2_Init+0x50>)
 800203c:	2200      	movs	r2, #0
 800203e:	619a      	str	r2, [r3, #24]
  hi2c2.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8002040:	4b07      	ldr	r3, [pc, #28]	@ (8002060 <MX_I2C2_Init+0x50>)
 8002042:	2200      	movs	r2, #0
 8002044:	61da      	str	r2, [r3, #28]
  hi2c2.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8002046:	4b06      	ldr	r3, [pc, #24]	@ (8002060 <MX_I2C2_Init+0x50>)
 8002048:	2200      	movs	r2, #0
 800204a:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c2) != HAL_OK)
 800204c:	4804      	ldr	r0, [pc, #16]	@ (8002060 <MX_I2C2_Init+0x50>)
 800204e:	f002 fc61 	bl	8004914 <HAL_I2C_Init>
 8002052:	4603      	mov	r3, r0
 8002054:	2b00      	cmp	r3, #0
 8002056:	d001      	beq.n	800205c <MX_I2C2_Init+0x4c>
  {
    Error_Handler();
 8002058:	f000 ff6a 	bl	8002f30 <Error_Handler>
  }
  /* USER CODE BEGIN I2C2_Init 2 */

  /* USER CODE END I2C2_Init 2 */

}
 800205c:	bf00      	nop
 800205e:	bd80      	pop	{r7, pc}
 8002060:	2000036c 	.word	0x2000036c
 8002064:	40005800 	.word	0x40005800
 8002068:	000186a0 	.word	0x000186a0

0800206c <MX_SDIO_SD_Init>:
  * @brief SDIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_SDIO_SD_Init(void)
{
 800206c:	b480      	push	{r7}
 800206e:	af00      	add	r7, sp, #0
  /* USER CODE END SDIO_Init 0 */

  /* USER CODE BEGIN SDIO_Init 1 */

  /* USER CODE END SDIO_Init 1 */
  hsd.Instance = SDIO;
 8002070:	4b0d      	ldr	r3, [pc, #52]	@ (80020a8 <MX_SDIO_SD_Init+0x3c>)
 8002072:	4a0e      	ldr	r2, [pc, #56]	@ (80020ac <MX_SDIO_SD_Init+0x40>)
 8002074:	601a      	str	r2, [r3, #0]
  hsd.Init.ClockEdge = SDIO_CLOCK_EDGE_RISING;
 8002076:	4b0c      	ldr	r3, [pc, #48]	@ (80020a8 <MX_SDIO_SD_Init+0x3c>)
 8002078:	2200      	movs	r2, #0
 800207a:	605a      	str	r2, [r3, #4]
  hsd.Init.ClockBypass = SDIO_CLOCK_BYPASS_DISABLE;
 800207c:	4b0a      	ldr	r3, [pc, #40]	@ (80020a8 <MX_SDIO_SD_Init+0x3c>)
 800207e:	2200      	movs	r2, #0
 8002080:	609a      	str	r2, [r3, #8]
  hsd.Init.ClockPowerSave = SDIO_CLOCK_POWER_SAVE_DISABLE;
 8002082:	4b09      	ldr	r3, [pc, #36]	@ (80020a8 <MX_SDIO_SD_Init+0x3c>)
 8002084:	2200      	movs	r2, #0
 8002086:	60da      	str	r2, [r3, #12]
  hsd.Init.BusWide = SDIO_BUS_WIDE_1B;
 8002088:	4b07      	ldr	r3, [pc, #28]	@ (80020a8 <MX_SDIO_SD_Init+0x3c>)
 800208a:	2200      	movs	r2, #0
 800208c:	611a      	str	r2, [r3, #16]
  hsd.Init.HardwareFlowControl = SDIO_HARDWARE_FLOW_CONTROL_ENABLE;
 800208e:	4b06      	ldr	r3, [pc, #24]	@ (80020a8 <MX_SDIO_SD_Init+0x3c>)
 8002090:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8002094:	615a      	str	r2, [r3, #20]
  hsd.Init.ClockDiv = 2;
 8002096:	4b04      	ldr	r3, [pc, #16]	@ (80020a8 <MX_SDIO_SD_Init+0x3c>)
 8002098:	2202      	movs	r2, #2
 800209a:	619a      	str	r2, [r3, #24]
  /* USER CODE BEGIN SDIO_Init 2 */

  /* USER CODE END SDIO_Init 2 */

}
 800209c:	bf00      	nop
 800209e:	46bd      	mov	sp, r7
 80020a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020a4:	4770      	bx	lr
 80020a6:	bf00      	nop
 80020a8:	200003c0 	.word	0x200003c0
 80020ac:	40012c00 	.word	0x40012c00

080020b0 <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 80020b0:	b580      	push	{r7, lr}
 80020b2:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 80020b4:	4b17      	ldr	r3, [pc, #92]	@ (8002114 <MX_SPI1_Init+0x64>)
 80020b6:	4a18      	ldr	r2, [pc, #96]	@ (8002118 <MX_SPI1_Init+0x68>)
 80020b8:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 80020ba:	4b16      	ldr	r3, [pc, #88]	@ (8002114 <MX_SPI1_Init+0x64>)
 80020bc:	f44f 7282 	mov.w	r2, #260	@ 0x104
 80020c0:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 80020c2:	4b14      	ldr	r3, [pc, #80]	@ (8002114 <MX_SPI1_Init+0x64>)
 80020c4:	2200      	movs	r2, #0
 80020c6:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 80020c8:	4b12      	ldr	r3, [pc, #72]	@ (8002114 <MX_SPI1_Init+0x64>)
 80020ca:	2200      	movs	r2, #0
 80020cc:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 80020ce:	4b11      	ldr	r3, [pc, #68]	@ (8002114 <MX_SPI1_Init+0x64>)
 80020d0:	2200      	movs	r2, #0
 80020d2:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 80020d4:	4b0f      	ldr	r3, [pc, #60]	@ (8002114 <MX_SPI1_Init+0x64>)
 80020d6:	2200      	movs	r2, #0
 80020d8:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 80020da:	4b0e      	ldr	r3, [pc, #56]	@ (8002114 <MX_SPI1_Init+0x64>)
 80020dc:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80020e0:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_4;
 80020e2:	4b0c      	ldr	r3, [pc, #48]	@ (8002114 <MX_SPI1_Init+0x64>)
 80020e4:	2208      	movs	r2, #8
 80020e6:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 80020e8:	4b0a      	ldr	r3, [pc, #40]	@ (8002114 <MX_SPI1_Init+0x64>)
 80020ea:	2200      	movs	r2, #0
 80020ec:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 80020ee:	4b09      	ldr	r3, [pc, #36]	@ (8002114 <MX_SPI1_Init+0x64>)
 80020f0:	2200      	movs	r2, #0
 80020f2:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80020f4:	4b07      	ldr	r3, [pc, #28]	@ (8002114 <MX_SPI1_Init+0x64>)
 80020f6:	2200      	movs	r2, #0
 80020f8:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi1.Init.CRCPolynomial = 10;
 80020fa:	4b06      	ldr	r3, [pc, #24]	@ (8002114 <MX_SPI1_Init+0x64>)
 80020fc:	220a      	movs	r2, #10
 80020fe:	62da      	str	r2, [r3, #44]	@ 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8002100:	4804      	ldr	r0, [pc, #16]	@ (8002114 <MX_SPI1_Init+0x64>)
 8002102:	f007 f923 	bl	800934c <HAL_SPI_Init>
 8002106:	4603      	mov	r3, r0
 8002108:	2b00      	cmp	r3, #0
 800210a:	d001      	beq.n	8002110 <MX_SPI1_Init+0x60>
  {
    Error_Handler();
 800210c:	f000 ff10 	bl	8002f30 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 8002110:	bf00      	nop
 8002112:	bd80      	pop	{r7, pc}
 8002114:	20000444 	.word	0x20000444
 8002118:	40013000 	.word	0x40013000

0800211c <MX_UART4_Init>:
  * @brief UART4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_UART4_Init(void)
{
 800211c:	b580      	push	{r7, lr}
 800211e:	af00      	add	r7, sp, #0
  /* USER CODE END UART4_Init 0 */

  /* USER CODE BEGIN UART4_Init 1 */

  /* USER CODE END UART4_Init 1 */
  huart4.Instance = UART4;
 8002120:	4b11      	ldr	r3, [pc, #68]	@ (8002168 <MX_UART4_Init+0x4c>)
 8002122:	4a12      	ldr	r2, [pc, #72]	@ (800216c <MX_UART4_Init+0x50>)
 8002124:	601a      	str	r2, [r3, #0]
  huart4.Init.BaudRate = 115200;
 8002126:	4b10      	ldr	r3, [pc, #64]	@ (8002168 <MX_UART4_Init+0x4c>)
 8002128:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 800212c:	605a      	str	r2, [r3, #4]
  huart4.Init.WordLength = UART_WORDLENGTH_8B;
 800212e:	4b0e      	ldr	r3, [pc, #56]	@ (8002168 <MX_UART4_Init+0x4c>)
 8002130:	2200      	movs	r2, #0
 8002132:	609a      	str	r2, [r3, #8]
  huart4.Init.StopBits = UART_STOPBITS_1;
 8002134:	4b0c      	ldr	r3, [pc, #48]	@ (8002168 <MX_UART4_Init+0x4c>)
 8002136:	2200      	movs	r2, #0
 8002138:	60da      	str	r2, [r3, #12]
  huart4.Init.Parity = UART_PARITY_NONE;
 800213a:	4b0b      	ldr	r3, [pc, #44]	@ (8002168 <MX_UART4_Init+0x4c>)
 800213c:	2200      	movs	r2, #0
 800213e:	611a      	str	r2, [r3, #16]
  huart4.Init.Mode = UART_MODE_TX_RX;
 8002140:	4b09      	ldr	r3, [pc, #36]	@ (8002168 <MX_UART4_Init+0x4c>)
 8002142:	220c      	movs	r2, #12
 8002144:	615a      	str	r2, [r3, #20]
  huart4.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8002146:	4b08      	ldr	r3, [pc, #32]	@ (8002168 <MX_UART4_Init+0x4c>)
 8002148:	2200      	movs	r2, #0
 800214a:	619a      	str	r2, [r3, #24]
  huart4.Init.OverSampling = UART_OVERSAMPLING_16;
 800214c:	4b06      	ldr	r3, [pc, #24]	@ (8002168 <MX_UART4_Init+0x4c>)
 800214e:	2200      	movs	r2, #0
 8002150:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart4) != HAL_OK)
 8002152:	4805      	ldr	r0, [pc, #20]	@ (8002168 <MX_UART4_Init+0x4c>)
 8002154:	f007 ff5e 	bl	800a014 <HAL_UART_Init>
 8002158:	4603      	mov	r3, r0
 800215a:	2b00      	cmp	r3, #0
 800215c:	d001      	beq.n	8002162 <MX_UART4_Init+0x46>
  {
    Error_Handler();
 800215e:	f000 fee7 	bl	8002f30 <Error_Handler>
  }
  /* USER CODE BEGIN UART4_Init 2 */

  /* USER CODE END UART4_Init 2 */

}
 8002162:	bf00      	nop
 8002164:	bd80      	pop	{r7, pc}
 8002166:	bf00      	nop
 8002168:	2000049c 	.word	0x2000049c
 800216c:	40004c00 	.word	0x40004c00

08002170 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8002170:	b580      	push	{r7, lr}
 8002172:	b082      	sub	sp, #8
 8002174:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA2_CLK_ENABLE();
 8002176:	2300      	movs	r3, #0
 8002178:	607b      	str	r3, [r7, #4]
 800217a:	4b10      	ldr	r3, [pc, #64]	@ (80021bc <MX_DMA_Init+0x4c>)
 800217c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800217e:	4a0f      	ldr	r2, [pc, #60]	@ (80021bc <MX_DMA_Init+0x4c>)
 8002180:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8002184:	6313      	str	r3, [r2, #48]	@ 0x30
 8002186:	4b0d      	ldr	r3, [pc, #52]	@ (80021bc <MX_DMA_Init+0x4c>)
 8002188:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800218a:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800218e:	607b      	str	r3, [r7, #4]
 8002190:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA2_Stream3_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream3_IRQn, 5, 0);
 8002192:	2200      	movs	r2, #0
 8002194:	2105      	movs	r1, #5
 8002196:	203b      	movs	r0, #59	@ 0x3b
 8002198:	f001 fc14 	bl	80039c4 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream3_IRQn);
 800219c:	203b      	movs	r0, #59	@ 0x3b
 800219e:	f001 fc2d 	bl	80039fc <HAL_NVIC_EnableIRQ>
  /* DMA2_Stream6_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream6_IRQn, 5, 0);
 80021a2:	2200      	movs	r2, #0
 80021a4:	2105      	movs	r1, #5
 80021a6:	2045      	movs	r0, #69	@ 0x45
 80021a8:	f001 fc0c 	bl	80039c4 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream6_IRQn);
 80021ac:	2045      	movs	r0, #69	@ 0x45
 80021ae:	f001 fc25 	bl	80039fc <HAL_NVIC_EnableIRQ>

}
 80021b2:	bf00      	nop
 80021b4:	3708      	adds	r7, #8
 80021b6:	46bd      	mov	sp, r7
 80021b8:	bd80      	pop	{r7, pc}
 80021ba:	bf00      	nop
 80021bc:	40023800 	.word	0x40023800

080021c0 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80021c0:	b580      	push	{r7, lr}
 80021c2:	b08a      	sub	sp, #40	@ 0x28
 80021c4:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80021c6:	f107 0314 	add.w	r3, r7, #20
 80021ca:	2200      	movs	r2, #0
 80021cc:	601a      	str	r2, [r3, #0]
 80021ce:	605a      	str	r2, [r3, #4]
 80021d0:	609a      	str	r2, [r3, #8]
 80021d2:	60da      	str	r2, [r3, #12]
 80021d4:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80021d6:	2300      	movs	r3, #0
 80021d8:	613b      	str	r3, [r7, #16]
 80021da:	4b49      	ldr	r3, [pc, #292]	@ (8002300 <MX_GPIO_Init+0x140>)
 80021dc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80021de:	4a48      	ldr	r2, [pc, #288]	@ (8002300 <MX_GPIO_Init+0x140>)
 80021e0:	f043 0301 	orr.w	r3, r3, #1
 80021e4:	6313      	str	r3, [r2, #48]	@ 0x30
 80021e6:	4b46      	ldr	r3, [pc, #280]	@ (8002300 <MX_GPIO_Init+0x140>)
 80021e8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80021ea:	f003 0301 	and.w	r3, r3, #1
 80021ee:	613b      	str	r3, [r7, #16]
 80021f0:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80021f2:	2300      	movs	r3, #0
 80021f4:	60fb      	str	r3, [r7, #12]
 80021f6:	4b42      	ldr	r3, [pc, #264]	@ (8002300 <MX_GPIO_Init+0x140>)
 80021f8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80021fa:	4a41      	ldr	r2, [pc, #260]	@ (8002300 <MX_GPIO_Init+0x140>)
 80021fc:	f043 0302 	orr.w	r3, r3, #2
 8002200:	6313      	str	r3, [r2, #48]	@ 0x30
 8002202:	4b3f      	ldr	r3, [pc, #252]	@ (8002300 <MX_GPIO_Init+0x140>)
 8002204:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002206:	f003 0302 	and.w	r3, r3, #2
 800220a:	60fb      	str	r3, [r7, #12]
 800220c:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800220e:	2300      	movs	r3, #0
 8002210:	60bb      	str	r3, [r7, #8]
 8002212:	4b3b      	ldr	r3, [pc, #236]	@ (8002300 <MX_GPIO_Init+0x140>)
 8002214:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002216:	4a3a      	ldr	r2, [pc, #232]	@ (8002300 <MX_GPIO_Init+0x140>)
 8002218:	f043 0304 	orr.w	r3, r3, #4
 800221c:	6313      	str	r3, [r2, #48]	@ 0x30
 800221e:	4b38      	ldr	r3, [pc, #224]	@ (8002300 <MX_GPIO_Init+0x140>)
 8002220:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002222:	f003 0304 	and.w	r3, r3, #4
 8002226:	60bb      	str	r3, [r7, #8]
 8002228:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 800222a:	2300      	movs	r3, #0
 800222c:	607b      	str	r3, [r7, #4]
 800222e:	4b34      	ldr	r3, [pc, #208]	@ (8002300 <MX_GPIO_Init+0x140>)
 8002230:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002232:	4a33      	ldr	r2, [pc, #204]	@ (8002300 <MX_GPIO_Init+0x140>)
 8002234:	f043 0308 	orr.w	r3, r3, #8
 8002238:	6313      	str	r3, [r2, #48]	@ 0x30
 800223a:	4b31      	ldr	r3, [pc, #196]	@ (8002300 <MX_GPIO_Init+0x140>)
 800223c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800223e:	f003 0308 	and.w	r3, r3, #8
 8002242:	607b      	str	r3, [r7, #4]
 8002244:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LCD_CS_GPIO_Port, LCD_CS_Pin, GPIO_PIN_RESET);
 8002246:	2200      	movs	r2, #0
 8002248:	2110      	movs	r1, #16
 800224a:	482e      	ldr	r0, [pc, #184]	@ (8002304 <MX_GPIO_Init+0x144>)
 800224c:	f002 fb48 	bl	80048e0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, LCD_RST_Pin|LCD_DC_Pin|C3_Pin, GPIO_PIN_RESET);
 8002250:	2200      	movs	r2, #0
 8002252:	210b      	movs	r1, #11
 8002254:	482c      	ldr	r0, [pc, #176]	@ (8002308 <MX_GPIO_Init+0x148>)
 8002256:	f002 fb43 	bl	80048e0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LCD_LED_GPIO_Port, LCD_LED_Pin, GPIO_PIN_RESET);
 800225a:	2200      	movs	r2, #0
 800225c:	2180      	movs	r1, #128	@ 0x80
 800225e:	482b      	ldr	r0, [pc, #172]	@ (800230c <MX_GPIO_Init+0x14c>)
 8002260:	f002 fb3e 	bl	80048e0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, C1_Pin|C2_Pin|C4_Pin, GPIO_PIN_RESET);
 8002264:	2200      	movs	r2, #0
 8002266:	210b      	movs	r1, #11
 8002268:	4829      	ldr	r0, [pc, #164]	@ (8002310 <MX_GPIO_Init+0x150>)
 800226a:	f002 fb39 	bl	80048e0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : LCD_CS_Pin */
  GPIO_InitStruct.Pin = LCD_CS_Pin;
 800226e:	2310      	movs	r3, #16
 8002270:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002272:	2301      	movs	r3, #1
 8002274:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002276:	2300      	movs	r3, #0
 8002278:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800227a:	2300      	movs	r3, #0
 800227c:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(LCD_CS_GPIO_Port, &GPIO_InitStruct);
 800227e:	f107 0314 	add.w	r3, r7, #20
 8002282:	4619      	mov	r1, r3
 8002284:	481f      	ldr	r0, [pc, #124]	@ (8002304 <MX_GPIO_Init+0x144>)
 8002286:	f002 f977 	bl	8004578 <HAL_GPIO_Init>

  /*Configure GPIO pins : LCD_RST_Pin LCD_DC_Pin C3_Pin */
  GPIO_InitStruct.Pin = LCD_RST_Pin|LCD_DC_Pin|C3_Pin;
 800228a:	230b      	movs	r3, #11
 800228c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800228e:	2301      	movs	r3, #1
 8002290:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002292:	2300      	movs	r3, #0
 8002294:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002296:	2300      	movs	r3, #0
 8002298:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800229a:	f107 0314 	add.w	r3, r7, #20
 800229e:	4619      	mov	r1, r3
 80022a0:	4819      	ldr	r0, [pc, #100]	@ (8002308 <MX_GPIO_Init+0x148>)
 80022a2:	f002 f969 	bl	8004578 <HAL_GPIO_Init>

  /*Configure GPIO pin : LCD_LED_Pin */
  GPIO_InitStruct.Pin = LCD_LED_Pin;
 80022a6:	2380      	movs	r3, #128	@ 0x80
 80022a8:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80022aa:	2301      	movs	r3, #1
 80022ac:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80022ae:	2300      	movs	r3, #0
 80022b0:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80022b2:	2300      	movs	r3, #0
 80022b4:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(LCD_LED_GPIO_Port, &GPIO_InitStruct);
 80022b6:	f107 0314 	add.w	r3, r7, #20
 80022ba:	4619      	mov	r1, r3
 80022bc:	4813      	ldr	r0, [pc, #76]	@ (800230c <MX_GPIO_Init+0x14c>)
 80022be:	f002 f95b 	bl	8004578 <HAL_GPIO_Init>

  /*Configure GPIO pins : C1_Pin C2_Pin C4_Pin */
  GPIO_InitStruct.Pin = C1_Pin|C2_Pin|C4_Pin;
 80022c2:	230b      	movs	r3, #11
 80022c4:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80022c6:	2301      	movs	r3, #1
 80022c8:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80022ca:	2300      	movs	r3, #0
 80022cc:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80022ce:	2300      	movs	r3, #0
 80022d0:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80022d2:	f107 0314 	add.w	r3, r7, #20
 80022d6:	4619      	mov	r1, r3
 80022d8:	480d      	ldr	r0, [pc, #52]	@ (8002310 <MX_GPIO_Init+0x150>)
 80022da:	f002 f94d 	bl	8004578 <HAL_GPIO_Init>

  /*Configure GPIO pins : R1_Pin R2_Pin R3_Pin R4_Pin */
  GPIO_InitStruct.Pin = R1_Pin|R2_Pin|R3_Pin|R4_Pin;
 80022de:	23f0      	movs	r3, #240	@ 0xf0
 80022e0:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80022e2:	2300      	movs	r3, #0
 80022e4:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 80022e6:	2301      	movs	r3, #1
 80022e8:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80022ea:	f107 0314 	add.w	r3, r7, #20
 80022ee:	4619      	mov	r1, r3
 80022f0:	4807      	ldr	r0, [pc, #28]	@ (8002310 <MX_GPIO_Init+0x150>)
 80022f2:	f002 f941 	bl	8004578 <HAL_GPIO_Init>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 80022f6:	bf00      	nop
 80022f8:	3728      	adds	r7, #40	@ 0x28
 80022fa:	46bd      	mov	sp, r7
 80022fc:	bd80      	pop	{r7, pc}
 80022fe:	bf00      	nop
 8002300:	40023800 	.word	0x40023800
 8002304:	40020000 	.word	0x40020000
 8002308:	40020400 	.word	0x40020400
 800230c:	40020800 	.word	0x40020800
 8002310:	40020c00 	.word	0x40020c00

08002314 <StartInputHalTask>:
/* USER CODE BEGIN 4 */

/* USER CODE END 4 */

void StartInputHalTask(void const * argument)
{
 8002314:	b580      	push	{r7, lr}
 8002316:	b084      	sub	sp, #16
 8002318:	af00      	add	r7, sp, #0
 800231a:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 5 */
  char cCurrent;
  /* Infinite loop */
  for(;;) // O loop infinito de uma tarefa RTOS é "for(;;)"
  {
    cCurrent = KEYPAD_Scan(); // Escaneia o teclado
 800231c:	f7ff fc30 	bl	8001b80 <KEYPAD_Scan>
 8002320:	4603      	mov	r3, r0
 8002322:	72fb      	strb	r3, [r7, #11]
    if(cCurrent != '\0')
 8002324:	7afb      	ldrb	r3, [r7, #11]
 8002326:	2b00      	cmp	r3, #0
 8002328:	d002      	beq.n	8002330 <StartInputHalTask+0x1c>
    {
      keyPressed = cCurrent;
 800232a:	4a0d      	ldr	r2, [pc, #52]	@ (8002360 <StartInputHalTask+0x4c>)
 800232c:	7afb      	ldrb	r3, [r7, #11]
 800232e:	7013      	strb	r3, [r2, #0]
    }
    for (int i = 0; i < 4; i++) {
 8002330:	2300      	movs	r3, #0
 8002332:	60fb      	str	r3, [r7, #12]
 8002334:	e00c      	b.n	8002350 <StartInputHalTask+0x3c>
        TCS3472_ReadData(&hi2c2, i, &colorData[i]);
 8002336:	68fb      	ldr	r3, [r7, #12]
 8002338:	b2d9      	uxtb	r1, r3
 800233a:	68fb      	ldr	r3, [r7, #12]
 800233c:	00db      	lsls	r3, r3, #3
 800233e:	4a09      	ldr	r2, [pc, #36]	@ (8002364 <StartInputHalTask+0x50>)
 8002340:	4413      	add	r3, r2
 8002342:	461a      	mov	r2, r3
 8002344:	4808      	ldr	r0, [pc, #32]	@ (8002368 <StartInputHalTask+0x54>)
 8002346:	f7ff f981 	bl	800164c <TCS3472_ReadData>
    for (int i = 0; i < 4; i++) {
 800234a:	68fb      	ldr	r3, [r7, #12]
 800234c:	3301      	adds	r3, #1
 800234e:	60fb      	str	r3, [r7, #12]
 8002350:	68fb      	ldr	r3, [r7, #12]
 8002352:	2b03      	cmp	r3, #3
 8002354:	ddef      	ble.n	8002336 <StartInputHalTask+0x22>
    }
    osDelay(50);
 8002356:	2032      	movs	r0, #50	@ 0x32
 8002358:	f00c f840 	bl	800e3dc <osDelay>
    cCurrent = KEYPAD_Scan(); // Escaneia o teclado
 800235c:	e7de      	b.n	800231c <StartInputHalTask+0x8>
 800235e:	bf00      	nop
 8002360:	200005b4 	.word	0x200005b4
 8002364:	200005d0 	.word	0x200005d0
 8002368:	2000036c 	.word	0x2000036c

0800236c <StartGameTask>:
  }
}

void StartGameTask(void const * argument)
{
 800236c:	b580      	push	{r7, lr}
 800236e:	b086      	sub	sp, #24
 8002370:	af00      	add	r7, sp, #0
 8002372:	6078      	str	r0, [r7, #4]
  char cLocalKeyPressed;
  for(;;)
  {
    cLocalKeyPressed = NONE_KEY;
 8002374:	2300      	movs	r3, #0
 8002376:	75fb      	strb	r3, [r7, #23]
    
    osMutexWait(gameMutexHandle, osWaitForever);
 8002378:	4bb3      	ldr	r3, [pc, #716]	@ (8002648 <StartGameTask+0x2dc>)
 800237a:	681b      	ldr	r3, [r3, #0]
 800237c:	f04f 31ff 	mov.w	r1, #4294967295
 8002380:	4618      	mov	r0, r3
 8002382:	f00c f857 	bl	800e434 <osMutexWait>
    if (keyPressed != NONE_KEY) {
 8002386:	4bb1      	ldr	r3, [pc, #708]	@ (800264c <StartGameTask+0x2e0>)
 8002388:	781b      	ldrb	r3, [r3, #0]
 800238a:	b2db      	uxtb	r3, r3
 800238c:	2b00      	cmp	r3, #0
 800238e:	d005      	beq.n	800239c <StartGameTask+0x30>
      cLocalKeyPressed = keyPressed;
 8002390:	4bae      	ldr	r3, [pc, #696]	@ (800264c <StartGameTask+0x2e0>)
 8002392:	781b      	ldrb	r3, [r3, #0]
 8002394:	75fb      	strb	r3, [r7, #23]
      keyPressed = NONE_KEY; 
 8002396:	4bad      	ldr	r3, [pc, #692]	@ (800264c <StartGameTask+0x2e0>)
 8002398:	2200      	movs	r2, #0
 800239a:	701a      	strb	r2, [r3, #0]
    }
    osMutexRelease(gameMutexHandle);
 800239c:	4baa      	ldr	r3, [pc, #680]	@ (8002648 <StartGameTask+0x2dc>)
 800239e:	681b      	ldr	r3, [r3, #0]
 80023a0:	4618      	mov	r0, r3
 80023a2:	f00c f895 	bl	800e4d0 <osMutexRelease>
    
    if (cLocalKeyPressed != NONE_KEY)
 80023a6:	7dfb      	ldrb	r3, [r7, #23]
 80023a8:	2b00      	cmp	r3, #0
 80023aa:	f000 81e9 	beq.w	8002780 <StartGameTask+0x414>
    {
      osMutexWait(gameMutexHandle, osWaitForever);
 80023ae:	4ba6      	ldr	r3, [pc, #664]	@ (8002648 <StartGameTask+0x2dc>)
 80023b0:	681b      	ldr	r3, [r3, #0]
 80023b2:	f04f 31ff 	mov.w	r1, #4294967295
 80023b6:	4618      	mov	r0, r3
 80023b8:	f00c f83c 	bl	800e434 <osMutexWait>
      switch(eCurrentState)
 80023bc:	4ba4      	ldr	r3, [pc, #656]	@ (8002650 <StartGameTask+0x2e4>)
 80023be:	781b      	ldrb	r3, [r3, #0]
 80023c0:	b2db      	uxtb	r3, r3
 80023c2:	2b05      	cmp	r3, #5
 80023c4:	f200 81cb 	bhi.w	800275e <StartGameTask+0x3f2>
 80023c8:	a201      	add	r2, pc, #4	@ (adr r2, 80023d0 <StartGameTask+0x64>)
 80023ca:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80023ce:	bf00      	nop
 80023d0:	080023e9 	.word	0x080023e9
 80023d4:	08002411 	.word	0x08002411
 80023d8:	080024e5 	.word	0x080024e5
 80023dc:	08002637 	.word	0x08002637
 80023e0:	080026cd 	.word	0x080026cd
 80023e4:	0800274b 	.word	0x0800274b
      {
        case eInitGame:
        {
          eUserPlayer.u8HeartPoints = 100;
 80023e8:	4b9a      	ldr	r3, [pc, #616]	@ (8002654 <StartGameTask+0x2e8>)
 80023ea:	2264      	movs	r2, #100	@ 0x64
 80023ec:	701a      	strb	r2, [r3, #0]
          eCpuPlayer.u8HeartPoints = 100;
 80023ee:	4b9a      	ldr	r3, [pc, #616]	@ (8002658 <StartGameTask+0x2ec>)
 80023f0:	2264      	movs	r2, #100	@ 0x64
 80023f2:	701a      	strb	r2, [r3, #0]
          if(cLocalKeyPressed == CONFIRM_KEY)
 80023f4:	7dfb      	ldrb	r3, [r7, #23]
 80023f6:	2b2a      	cmp	r3, #42	@ 0x2a
 80023f8:	f040 81b8 	bne.w	800276c <StartGameTask+0x400>
          {
            eCurrentState = eDificultSelect;
 80023fc:	4b94      	ldr	r3, [pc, #592]	@ (8002650 <StartGameTask+0x2e4>)
 80023fe:	2201      	movs	r2, #1
 8002400:	701a      	strb	r2, [r3, #0]
            selectedOption = 0;
 8002402:	4b96      	ldr	r3, [pc, #600]	@ (800265c <StartGameTask+0x2f0>)
 8002404:	2200      	movs	r2, #0
 8002406:	601a      	str	r2, [r3, #0]
            u8CleanScreen = TRUE;
 8002408:	4b95      	ldr	r3, [pc, #596]	@ (8002660 <StartGameTask+0x2f4>)
 800240a:	2201      	movs	r2, #1
 800240c:	701a      	strb	r2, [r3, #0]
  }
          break;
 800240e:	e1ad      	b.n	800276c <StartGameTask+0x400>
        }
        case eDificultSelect:
        {
          switch(cLocalKeyPressed)
 8002410:	7dfb      	ldrb	r3, [r7, #23]
 8002412:	3b23      	subs	r3, #35	@ 0x23
 8002414:	2b15      	cmp	r3, #21
 8002416:	d863      	bhi.n	80024e0 <StartGameTask+0x174>
 8002418:	a201      	add	r2, pc, #4	@ (adr r2, 8002420 <StartGameTask+0xb4>)
 800241a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800241e:	bf00      	nop
 8002420:	080024b5 	.word	0x080024b5
 8002424:	080024e1 	.word	0x080024e1
 8002428:	080024e1 	.word	0x080024e1
 800242c:	080024e1 	.word	0x080024e1
 8002430:	080024e1 	.word	0x080024e1
 8002434:	080024e1 	.word	0x080024e1
 8002438:	080024e1 	.word	0x080024e1
 800243c:	080024c3 	.word	0x080024c3
 8002440:	080024e1 	.word	0x080024e1
 8002444:	080024e1 	.word	0x080024e1
 8002448:	080024e1 	.word	0x080024e1
 800244c:	080024e1 	.word	0x080024e1
 8002450:	080024e1 	.word	0x080024e1
 8002454:	080024e1 	.word	0x080024e1
 8002458:	080024e1 	.word	0x080024e1
 800245c:	08002497 	.word	0x08002497
 8002460:	080024e1 	.word	0x080024e1
 8002464:	080024e1 	.word	0x080024e1
 8002468:	080024e1 	.word	0x080024e1
 800246c:	080024e1 	.word	0x080024e1
 8002470:	080024e1 	.word	0x080024e1
 8002474:	08002479 	.word	0x08002479
          {
            case UP_KEY:
            {
              selectedOption = (selectedOption < MENU_OPTIONS_DIFFICULTY - 1) ? selectedOption + 1 : 0;
 8002478:	4b78      	ldr	r3, [pc, #480]	@ (800265c <StartGameTask+0x2f0>)
 800247a:	681b      	ldr	r3, [r3, #0]
 800247c:	2b01      	cmp	r3, #1
 800247e:	dc03      	bgt.n	8002488 <StartGameTask+0x11c>
 8002480:	4b76      	ldr	r3, [pc, #472]	@ (800265c <StartGameTask+0x2f0>)
 8002482:	681b      	ldr	r3, [r3, #0]
 8002484:	3301      	adds	r3, #1
 8002486:	e000      	b.n	800248a <StartGameTask+0x11e>
 8002488:	2300      	movs	r3, #0
 800248a:	4a74      	ldr	r2, [pc, #464]	@ (800265c <StartGameTask+0x2f0>)
 800248c:	6013      	str	r3, [r2, #0]
              u8CleanScreen = TRUE;
 800248e:	4b74      	ldr	r3, [pc, #464]	@ (8002660 <StartGameTask+0x2f4>)
 8002490:	2201      	movs	r2, #1
 8002492:	701a      	strb	r2, [r3, #0]
              break;
 8002494:	e025      	b.n	80024e2 <StartGameTask+0x176>
  }
            case DOWN_KEY:
            {
              selectedOption = (selectedOption > 0) ? selectedOption - 1 : MENU_OPTIONS_DIFFICULTY - 1;
 8002496:	4b71      	ldr	r3, [pc, #452]	@ (800265c <StartGameTask+0x2f0>)
 8002498:	681b      	ldr	r3, [r3, #0]
 800249a:	2b00      	cmp	r3, #0
 800249c:	dd03      	ble.n	80024a6 <StartGameTask+0x13a>
 800249e:	4b6f      	ldr	r3, [pc, #444]	@ (800265c <StartGameTask+0x2f0>)
 80024a0:	681b      	ldr	r3, [r3, #0]
 80024a2:	3b01      	subs	r3, #1
 80024a4:	e000      	b.n	80024a8 <StartGameTask+0x13c>
 80024a6:	2302      	movs	r3, #2
 80024a8:	4a6c      	ldr	r2, [pc, #432]	@ (800265c <StartGameTask+0x2f0>)
 80024aa:	6013      	str	r3, [r2, #0]
              u8CleanScreen = TRUE;
 80024ac:	4b6c      	ldr	r3, [pc, #432]	@ (8002660 <StartGameTask+0x2f4>)
 80024ae:	2201      	movs	r2, #1
 80024b0:	701a      	strb	r2, [r3, #0]
              break;
 80024b2:	e016      	b.n	80024e2 <StartGameTask+0x176>
            }
            case BACK_KEY:
            {
              u8CleanScreen = TRUE;
 80024b4:	4b6a      	ldr	r3, [pc, #424]	@ (8002660 <StartGameTask+0x2f4>)
 80024b6:	2201      	movs	r2, #1
 80024b8:	701a      	strb	r2, [r3, #0]
              eCurrentState = eInitGame;
 80024ba:	4b65      	ldr	r3, [pc, #404]	@ (8002650 <StartGameTask+0x2e4>)
 80024bc:	2200      	movs	r2, #0
 80024be:	701a      	strb	r2, [r3, #0]
              break;
 80024c0:	e00f      	b.n	80024e2 <StartGameTask+0x176>
            }
            case CONFIRM_KEY:
            {
              selectedDifficulty = (EDificult)selectedOption;
 80024c2:	4b66      	ldr	r3, [pc, #408]	@ (800265c <StartGameTask+0x2f0>)
 80024c4:	681b      	ldr	r3, [r3, #0]
 80024c6:	b2da      	uxtb	r2, r3
 80024c8:	4b66      	ldr	r3, [pc, #408]	@ (8002664 <StartGameTask+0x2f8>)
 80024ca:	701a      	strb	r2, [r3, #0]
              eCurrentState = ePersonaSelect;
 80024cc:	4b60      	ldr	r3, [pc, #384]	@ (8002650 <StartGameTask+0x2e4>)
 80024ce:	2202      	movs	r2, #2
 80024d0:	701a      	strb	r2, [r3, #0]
              selectedOption = FALSE; // Reseta para o próximo menu
 80024d2:	4b62      	ldr	r3, [pc, #392]	@ (800265c <StartGameTask+0x2f0>)
 80024d4:	2200      	movs	r2, #0
 80024d6:	601a      	str	r2, [r3, #0]
              u8CleanScreen = TRUE;
 80024d8:	4b61      	ldr	r3, [pc, #388]	@ (8002660 <StartGameTask+0x2f4>)
 80024da:	2201      	movs	r2, #1
 80024dc:	701a      	strb	r2, [r3, #0]
              break;
 80024de:	e000      	b.n	80024e2 <StartGameTask+0x176>
            }
            default:
            {
              break;
 80024e0:	bf00      	nop
            }
          }
          break;
 80024e2:	e148      	b.n	8002776 <StartGameTask+0x40a>
        }
        case ePersonaSelect:
        {
          switch(cLocalKeyPressed)
 80024e4:	7dfb      	ldrb	r3, [r7, #23]
 80024e6:	3b23      	subs	r3, #35	@ 0x23
 80024e8:	2b15      	cmp	r3, #21
 80024ea:	f200 80a2 	bhi.w	8002632 <StartGameTask+0x2c6>
 80024ee:	a201      	add	r2, pc, #4	@ (adr r2, 80024f4 <StartGameTask+0x188>)
 80024f0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80024f4:	08002589 	.word	0x08002589
 80024f8:	08002633 	.word	0x08002633
 80024fc:	08002633 	.word	0x08002633
 8002500:	08002633 	.word	0x08002633
 8002504:	08002633 	.word	0x08002633
 8002508:	08002633 	.word	0x08002633
 800250c:	08002633 	.word	0x08002633
 8002510:	08002597 	.word	0x08002597
 8002514:	08002633 	.word	0x08002633
 8002518:	08002633 	.word	0x08002633
 800251c:	08002633 	.word	0x08002633
 8002520:	08002633 	.word	0x08002633
 8002524:	08002633 	.word	0x08002633
 8002528:	08002633 	.word	0x08002633
 800252c:	08002633 	.word	0x08002633
 8002530:	0800256b 	.word	0x0800256b
 8002534:	08002633 	.word	0x08002633
 8002538:	08002633 	.word	0x08002633
 800253c:	08002633 	.word	0x08002633
 8002540:	08002633 	.word	0x08002633
 8002544:	08002633 	.word	0x08002633
 8002548:	0800254d 	.word	0x0800254d
          {
            case UP_KEY:
            {                  
              selectedOption = (selectedOption < MENU_OPTIONS_PERSONA - 1) ? selectedOption + 1 : 0;
 800254c:	4b43      	ldr	r3, [pc, #268]	@ (800265c <StartGameTask+0x2f0>)
 800254e:	681b      	ldr	r3, [r3, #0]
 8002550:	2b03      	cmp	r3, #3
 8002552:	dc03      	bgt.n	800255c <StartGameTask+0x1f0>
 8002554:	4b41      	ldr	r3, [pc, #260]	@ (800265c <StartGameTask+0x2f0>)
 8002556:	681b      	ldr	r3, [r3, #0]
 8002558:	3301      	adds	r3, #1
 800255a:	e000      	b.n	800255e <StartGameTask+0x1f2>
 800255c:	2300      	movs	r3, #0
 800255e:	4a3f      	ldr	r2, [pc, #252]	@ (800265c <StartGameTask+0x2f0>)
 8002560:	6013      	str	r3, [r2, #0]
              u8CleanScreen = TRUE;
 8002562:	4b3f      	ldr	r3, [pc, #252]	@ (8002660 <StartGameTask+0x2f4>)
 8002564:	2201      	movs	r2, #1
 8002566:	701a      	strb	r2, [r3, #0]
              break;
 8002568:	e064      	b.n	8002634 <StartGameTask+0x2c8>
            }
            case DOWN_KEY:
            {
              selectedOption = (selectedOption > 0) ? selectedOption - 1 : MENU_OPTIONS_PERSONA - 1;
 800256a:	4b3c      	ldr	r3, [pc, #240]	@ (800265c <StartGameTask+0x2f0>)
 800256c:	681b      	ldr	r3, [r3, #0]
 800256e:	2b00      	cmp	r3, #0
 8002570:	dd03      	ble.n	800257a <StartGameTask+0x20e>
 8002572:	4b3a      	ldr	r3, [pc, #232]	@ (800265c <StartGameTask+0x2f0>)
 8002574:	681b      	ldr	r3, [r3, #0]
 8002576:	3b01      	subs	r3, #1
 8002578:	e000      	b.n	800257c <StartGameTask+0x210>
 800257a:	2304      	movs	r3, #4
 800257c:	4a37      	ldr	r2, [pc, #220]	@ (800265c <StartGameTask+0x2f0>)
 800257e:	6013      	str	r3, [r2, #0]
              u8CleanScreen = TRUE;
 8002580:	4b37      	ldr	r3, [pc, #220]	@ (8002660 <StartGameTask+0x2f4>)
 8002582:	2201      	movs	r2, #1
 8002584:	701a      	strb	r2, [r3, #0]
              break;
 8002586:	e055      	b.n	8002634 <StartGameTask+0x2c8>
            }
            case BACK_KEY:
            {
              u8CleanScreen = TRUE;
 8002588:	4b35      	ldr	r3, [pc, #212]	@ (8002660 <StartGameTask+0x2f4>)
 800258a:	2201      	movs	r2, #1
 800258c:	701a      	strb	r2, [r3, #0]
              eCurrentState = eDificultSelect;
 800258e:	4b30      	ldr	r3, [pc, #192]	@ (8002650 <StartGameTask+0x2e4>)
 8002590:	2201      	movs	r2, #1
 8002592:	701a      	strb	r2, [r3, #0]
              break;
 8002594:	e04e      	b.n	8002634 <StartGameTask+0x2c8>
            }
            case CONFIRM_KEY:
            {
              eUserPlayer.ePersonaElemental = (EElemental)selectedOption;
 8002596:	4b31      	ldr	r3, [pc, #196]	@ (800265c <StartGameTask+0x2f0>)
 8002598:	681b      	ldr	r3, [r3, #0]
 800259a:	b2da      	uxtb	r2, r3
 800259c:	4b2d      	ldr	r3, [pc, #180]	@ (8002654 <StartGameTask+0x2e8>)
 800259e:	705a      	strb	r2, [r3, #1]
              eCurrentState = eBattleInit;
 80025a0:	4b2b      	ldr	r3, [pc, #172]	@ (8002650 <StartGameTask+0x2e4>)
 80025a2:	2203      	movs	r2, #3
 80025a4:	701a      	strb	r2, [r3, #0]
              u8CleanScreen = TRUE;
 80025a6:	4b2e      	ldr	r3, [pc, #184]	@ (8002660 <StartGameTask+0x2f4>)
 80025a8:	2201      	movs	r2, #1
 80025aa:	701a      	strb	r2, [r3, #0]
              u8ContAttack = 0;     // Zera o contador de ataques
 80025ac:	4b2e      	ldr	r3, [pc, #184]	@ (8002668 <StartGameTask+0x2fc>)
 80025ae:	2200      	movs	r2, #0
 80025b0:	701a      	strb	r2, [r3, #0]
              selectedOption = 0;   // Inicia com a primeira opção (Fogo) pré-selecionada
 80025b2:	4b2a      	ldr	r3, [pc, #168]	@ (800265c <StartGameTask+0x2f0>)
 80025b4:	2200      	movs	r2, #0
 80025b6:	601a      	str	r2, [r3, #0]

              memset((void*)eUserPlayer.eAttackSequential, 0, sizeof(eUserPlayer.eAttackSequential));
 80025b8:	2204      	movs	r2, #4
 80025ba:	2100      	movs	r1, #0
 80025bc:	482b      	ldr	r0, [pc, #172]	@ (800266c <StartGameTask+0x300>)
 80025be:	f00e ffb6 	bl	801152e <memset>
              memset((void*)eCpuPlayer.eAttackSequential, 0, sizeof(eCpuPlayer.eAttackSequential));
 80025c2:	2204      	movs	r2, #4
 80025c4:	2100      	movs	r1, #0
 80025c6:	482a      	ldr	r0, [pc, #168]	@ (8002670 <StartGameTask+0x304>)
 80025c8:	f00e ffb1 	bl	801152e <memset>

              srand(HAL_GetTick()); 
 80025cc:	f001 f912 	bl	80037f4 <HAL_GetTick>
 80025d0:	4603      	mov	r3, r0
 80025d2:	4618      	mov	r0, r3
 80025d4:	f00e fe18 	bl	8011208 <srand>
              eCpuPlayer.ePersonaElemental = (rand() % 6);
 80025d8:	f00e fe44 	bl	8011264 <rand>
 80025dc:	4602      	mov	r2, r0
 80025de:	4b25      	ldr	r3, [pc, #148]	@ (8002674 <StartGameTask+0x308>)
 80025e0:	fb83 3102 	smull	r3, r1, r3, r2
 80025e4:	17d3      	asrs	r3, r2, #31
 80025e6:	1ac9      	subs	r1, r1, r3
 80025e8:	460b      	mov	r3, r1
 80025ea:	005b      	lsls	r3, r3, #1
 80025ec:	440b      	add	r3, r1
 80025ee:	005b      	lsls	r3, r3, #1
 80025f0:	1ad1      	subs	r1, r2, r3
 80025f2:	b2ca      	uxtb	r2, r1
 80025f4:	4b18      	ldr	r3, [pc, #96]	@ (8002658 <StartGameTask+0x2ec>)
 80025f6:	705a      	strb	r2, [r3, #1]
              for(uint8_t u8Idx = 0; u8Idx < ATTACKS_NUMBERS; u8Idx++)
 80025f8:	2300      	movs	r3, #0
 80025fa:	75bb      	strb	r3, [r7, #22]
 80025fc:	e015      	b.n	800262a <StartGameTask+0x2be>
              {
                eCpuPlayer.eAttackSequential[u8Idx] = (EColor)(rand() % 6); 
 80025fe:	f00e fe31 	bl	8011264 <rand>
 8002602:	4602      	mov	r2, r0
 8002604:	4b1b      	ldr	r3, [pc, #108]	@ (8002674 <StartGameTask+0x308>)
 8002606:	fb83 3102 	smull	r3, r1, r3, r2
 800260a:	17d3      	asrs	r3, r2, #31
 800260c:	1ac9      	subs	r1, r1, r3
 800260e:	460b      	mov	r3, r1
 8002610:	005b      	lsls	r3, r3, #1
 8002612:	440b      	add	r3, r1
 8002614:	005b      	lsls	r3, r3, #1
 8002616:	1ad1      	subs	r1, r2, r3
 8002618:	7dbb      	ldrb	r3, [r7, #22]
 800261a:	b2c9      	uxtb	r1, r1
 800261c:	4a0e      	ldr	r2, [pc, #56]	@ (8002658 <StartGameTask+0x2ec>)
 800261e:	4413      	add	r3, r2
 8002620:	460a      	mov	r2, r1
 8002622:	709a      	strb	r2, [r3, #2]
              for(uint8_t u8Idx = 0; u8Idx < ATTACKS_NUMBERS; u8Idx++)
 8002624:	7dbb      	ldrb	r3, [r7, #22]
 8002626:	3301      	adds	r3, #1
 8002628:	75bb      	strb	r3, [r7, #22]
 800262a:	7dbb      	ldrb	r3, [r7, #22]
 800262c:	2b03      	cmp	r3, #3
 800262e:	d9e6      	bls.n	80025fe <StartGameTask+0x292>
              }
              break;
 8002630:	e000      	b.n	8002634 <StartGameTask+0x2c8>
            }
            default:
            {
              break;
 8002632:	bf00      	nop
            }
          }
          break;
 8002634:	e09f      	b.n	8002776 <StartGameTask+0x40a>
        }
        case eBattleInit:
        {
          // A lógica de ataque agora só depende das teclas CONFIRM e BACK
          switch (cLocalKeyPressed)
 8002636:	7dfb      	ldrb	r3, [r7, #23]
 8002638:	2b23      	cmp	r3, #35	@ 0x23
 800263a:	d03e      	beq.n	80026ba <StartGameTask+0x34e>
 800263c:	2b2a      	cmp	r3, #42	@ 0x2a
 800263e:	d143      	bne.n	80026c8 <StartGameTask+0x35c>
          {
            case CONFIRM_KEY:
            {
              // Lê a cor de cada um dos 4 sensores e define a sequência de ataque
              for (int i = 0; i < ATTACKS_NUMBERS; i++)
 8002640:	2300      	movs	r3, #0
 8002642:	613b      	str	r3, [r7, #16]
 8002644:	e02b      	b.n	800269e <StartGameTask+0x332>
 8002646:	bf00      	nop
 8002648:	200005b0 	.word	0x200005b0
 800264c:	200005b4 	.word	0x200005b4
 8002650:	200005b5 	.word	0x200005b5
 8002654:	200005c0 	.word	0x200005c0
 8002658:	200005c8 	.word	0x200005c8
 800265c:	200005b8 	.word	0x200005b8
 8002660:	20000048 	.word	0x20000048
 8002664:	200005bc 	.word	0x200005bc
 8002668:	200005f0 	.word	0x200005f0
 800266c:	200005c2 	.word	0x200005c2
 8002670:	200005ca 	.word	0x200005ca
 8002674:	2aaaaaab 	.word	0x2aaaaaab
              {
                  eUserPlayer.eAttackSequential[i] = TCS3472_DetectColor(colorData[i]);
 8002678:	4a43      	ldr	r2, [pc, #268]	@ (8002788 <StartGameTask+0x41c>)
 800267a:	693b      	ldr	r3, [r7, #16]
 800267c:	00db      	lsls	r3, r3, #3
 800267e:	4413      	add	r3, r2
 8002680:	e893 0003 	ldmia.w	r3, {r0, r1}
 8002684:	f7ff f856 	bl	8001734 <TCS3472_DetectColor>
 8002688:	4603      	mov	r3, r0
 800268a:	4619      	mov	r1, r3
 800268c:	4a3f      	ldr	r2, [pc, #252]	@ (800278c <StartGameTask+0x420>)
 800268e:	693b      	ldr	r3, [r7, #16]
 8002690:	4413      	add	r3, r2
 8002692:	3302      	adds	r3, #2
 8002694:	460a      	mov	r2, r1
 8002696:	701a      	strb	r2, [r3, #0]
              for (int i = 0; i < ATTACKS_NUMBERS; i++)
 8002698:	693b      	ldr	r3, [r7, #16]
 800269a:	3301      	adds	r3, #1
 800269c:	613b      	str	r3, [r7, #16]
 800269e:	693b      	ldr	r3, [r7, #16]
 80026a0:	2b03      	cmp	r3, #3
 80026a2:	dde9      	ble.n	8002678 <StartGameTask+0x30c>
              }

              // Prepara e inicia a batalha
              vInitBattle(&eUserPlayer, &eCpuPlayer);
 80026a4:	493a      	ldr	r1, [pc, #232]	@ (8002790 <StartGameTask+0x424>)
 80026a6:	4839      	ldr	r0, [pc, #228]	@ (800278c <StartGameTask+0x420>)
 80026a8:	f7ff f8d2 	bl	8001850 <vInitBattle>
              eCurrentState = ePlayerTurn;
 80026ac:	4b39      	ldr	r3, [pc, #228]	@ (8002794 <StartGameTask+0x428>)
 80026ae:	2204      	movs	r2, #4
 80026b0:	701a      	strb	r2, [r3, #0]
              u8CleanScreen = TRUE;
 80026b2:	4b39      	ldr	r3, [pc, #228]	@ (8002798 <StartGameTask+0x42c>)
 80026b4:	2201      	movs	r2, #1
 80026b6:	701a      	strb	r2, [r3, #0]
              break;
 80026b8:	e007      	b.n	80026ca <StartGameTask+0x35e>
            } 
            case BACK_KEY:
            {
              eCurrentState = ePersonaSelect;
 80026ba:	4b36      	ldr	r3, [pc, #216]	@ (8002794 <StartGameTask+0x428>)
 80026bc:	2202      	movs	r2, #2
 80026be:	701a      	strb	r2, [r3, #0]
              u8CleanScreen = TRUE;
 80026c0:	4b35      	ldr	r3, [pc, #212]	@ (8002798 <StartGameTask+0x42c>)
 80026c2:	2201      	movs	r2, #1
 80026c4:	701a      	strb	r2, [r3, #0]
              break;
 80026c6:	e000      	b.n	80026ca <StartGameTask+0x35e>
            }
            default:
              // Ignora outras teclas, pois a tela se atualiza sozinha
              break;
 80026c8:	bf00      	nop
          }
          break;
 80026ca:	e054      	b.n	8002776 <StartGameTask+0x40a>
        }
        case ePlayerTurn:
        {
          if(cLocalKeyPressed == CONFIRM_KEY)
 80026cc:	7dfb      	ldrb	r3, [r7, #23]
 80026ce:	2b2a      	cmp	r3, #42	@ 0x2a
 80026d0:	d14e      	bne.n	8002770 <StartGameTask+0x404>
          {            
            if (eUserPlayer.u8HeartPoints == 0 || eCpuPlayer.u8HeartPoints == 0)
 80026d2:	4b2e      	ldr	r3, [pc, #184]	@ (800278c <StartGameTask+0x420>)
 80026d4:	781b      	ldrb	r3, [r3, #0]
 80026d6:	b2db      	uxtb	r3, r3
 80026d8:	2b00      	cmp	r3, #0
 80026da:	d004      	beq.n	80026e6 <StartGameTask+0x37a>
 80026dc:	4b2c      	ldr	r3, [pc, #176]	@ (8002790 <StartGameTask+0x424>)
 80026de:	781b      	ldrb	r3, [r3, #0]
 80026e0:	b2db      	uxtb	r3, r3
 80026e2:	2b00      	cmp	r3, #0
 80026e4:	d103      	bne.n	80026ee <StartGameTask+0x382>
            {
              eCurrentState = eEndGame; 
 80026e6:	4b2b      	ldr	r3, [pc, #172]	@ (8002794 <StartGameTask+0x428>)
 80026e8:	2205      	movs	r2, #5
 80026ea:	701a      	strb	r2, [r3, #0]
 80026ec:	e029      	b.n	8002742 <StartGameTask+0x3d6>
            }
            else
            {
              // Ninguém perdeu, volta para selecionar novos ataques
              eCurrentState = eBattleInit;
 80026ee:	4b29      	ldr	r3, [pc, #164]	@ (8002794 <StartGameTask+0x428>)
 80026f0:	2203      	movs	r2, #3
 80026f2:	701a      	strb	r2, [r3, #0]
              u8ContAttack = 0; // Prepara para o novo round
 80026f4:	4b29      	ldr	r3, [pc, #164]	@ (800279c <StartGameTask+0x430>)
 80026f6:	2200      	movs	r2, #0
 80026f8:	701a      	strb	r2, [r3, #0]
              selectedOption = 0;
 80026fa:	4b29      	ldr	r3, [pc, #164]	@ (80027a0 <StartGameTask+0x434>)
 80026fc:	2200      	movs	r2, #0
 80026fe:	601a      	str	r2, [r3, #0]
              memset((void*)eUserPlayer.eAttackSequential, 0, sizeof(eUserPlayer.eAttackSequential));
 8002700:	2204      	movs	r2, #4
 8002702:	2100      	movs	r1, #0
 8002704:	4827      	ldr	r0, [pc, #156]	@ (80027a4 <StartGameTask+0x438>)
 8002706:	f00e ff12 	bl	801152e <memset>
              
              // Gera novos ataques para a CPU para o próximo round
              for(uint8_t u8Idx = 0; u8Idx < ATTACKS_NUMBERS; u8Idx++)
 800270a:	2300      	movs	r3, #0
 800270c:	73fb      	strb	r3, [r7, #15]
 800270e:	e015      	b.n	800273c <StartGameTask+0x3d0>
              {
                eCpuPlayer.eAttackSequential[u8Idx] = (EColor)(rand() % 6);
 8002710:	f00e fda8 	bl	8011264 <rand>
 8002714:	4602      	mov	r2, r0
 8002716:	4b24      	ldr	r3, [pc, #144]	@ (80027a8 <StartGameTask+0x43c>)
 8002718:	fb83 3102 	smull	r3, r1, r3, r2
 800271c:	17d3      	asrs	r3, r2, #31
 800271e:	1ac9      	subs	r1, r1, r3
 8002720:	460b      	mov	r3, r1
 8002722:	005b      	lsls	r3, r3, #1
 8002724:	440b      	add	r3, r1
 8002726:	005b      	lsls	r3, r3, #1
 8002728:	1ad1      	subs	r1, r2, r3
 800272a:	7bfb      	ldrb	r3, [r7, #15]
 800272c:	b2c9      	uxtb	r1, r1
 800272e:	4a18      	ldr	r2, [pc, #96]	@ (8002790 <StartGameTask+0x424>)
 8002730:	4413      	add	r3, r2
 8002732:	460a      	mov	r2, r1
 8002734:	709a      	strb	r2, [r3, #2]
              for(uint8_t u8Idx = 0; u8Idx < ATTACKS_NUMBERS; u8Idx++)
 8002736:	7bfb      	ldrb	r3, [r7, #15]
 8002738:	3301      	adds	r3, #1
 800273a:	73fb      	strb	r3, [r7, #15]
 800273c:	7bfb      	ldrb	r3, [r7, #15]
 800273e:	2b03      	cmp	r3, #3
 8002740:	d9e6      	bls.n	8002710 <StartGameTask+0x3a4>
              }
            }
            u8CleanScreen = TRUE;
 8002742:	4b15      	ldr	r3, [pc, #84]	@ (8002798 <StartGameTask+0x42c>)
 8002744:	2201      	movs	r2, #1
 8002746:	701a      	strb	r2, [r3, #0]
          }
          break;
 8002748:	e012      	b.n	8002770 <StartGameTask+0x404>
        }
        case eEndGame:
        {
          if(cLocalKeyPressed == CONFIRM_KEY)
 800274a:	7dfb      	ldrb	r3, [r7, #23]
 800274c:	2b2a      	cmp	r3, #42	@ 0x2a
 800274e:	d111      	bne.n	8002774 <StartGameTask+0x408>
          {
            eCurrentState = eInitGame;
 8002750:	4b10      	ldr	r3, [pc, #64]	@ (8002794 <StartGameTask+0x428>)
 8002752:	2200      	movs	r2, #0
 8002754:	701a      	strb	r2, [r3, #0]
            u8CleanScreen = TRUE;
 8002756:	4b10      	ldr	r3, [pc, #64]	@ (8002798 <StartGameTask+0x42c>)
 8002758:	2201      	movs	r2, #1
 800275a:	701a      	strb	r2, [r3, #0]
          }
          break;
 800275c:	e00a      	b.n	8002774 <StartGameTask+0x408>
        }
        default:
        {
          // Estado desconhecido, volta para o início por segurança
          eCurrentState = eInitGame;
 800275e:	4b0d      	ldr	r3, [pc, #52]	@ (8002794 <StartGameTask+0x428>)
 8002760:	2200      	movs	r2, #0
 8002762:	701a      	strb	r2, [r3, #0]
          u8CleanScreen = TRUE;
 8002764:	4b0c      	ldr	r3, [pc, #48]	@ (8002798 <StartGameTask+0x42c>)
 8002766:	2201      	movs	r2, #1
 8002768:	701a      	strb	r2, [r3, #0]
          break;
 800276a:	e004      	b.n	8002776 <StartGameTask+0x40a>
          break;
 800276c:	bf00      	nop
 800276e:	e002      	b.n	8002776 <StartGameTask+0x40a>
          break;
 8002770:	bf00      	nop
 8002772:	e000      	b.n	8002776 <StartGameTask+0x40a>
          break;
 8002774:	bf00      	nop
        }
      }
      osMutexRelease(gameMutexHandle);
 8002776:	4b0d      	ldr	r3, [pc, #52]	@ (80027ac <StartGameTask+0x440>)
 8002778:	681b      	ldr	r3, [r3, #0]
 800277a:	4618      	mov	r0, r3
 800277c:	f00b fea8 	bl	800e4d0 <osMutexRelease>
    }
    osDelay(50);
 8002780:	2032      	movs	r0, #50	@ 0x32
 8002782:	f00b fe2b 	bl	800e3dc <osDelay>
    cLocalKeyPressed = NONE_KEY;
 8002786:	e5f5      	b.n	8002374 <StartGameTask+0x8>
 8002788:	200005d0 	.word	0x200005d0
 800278c:	200005c0 	.word	0x200005c0
 8002790:	200005c8 	.word	0x200005c8
 8002794:	200005b5 	.word	0x200005b5
 8002798:	20000048 	.word	0x20000048
 800279c:	200005f0 	.word	0x200005f0
 80027a0:	200005b8 	.word	0x200005b8
 80027a4:	200005c2 	.word	0x200005c2
 80027a8:	2aaaaaab 	.word	0x2aaaaaab
 80027ac:	200005b0 	.word	0x200005b0

080027b0 <StartDisplayTask>:
  }
}

void StartDisplayTask(void const * argument)
{
 80027b0:	b580      	push	{r7, lr}
 80027b2:	b098      	sub	sp, #96	@ 0x60
 80027b4:	af04      	add	r7, sp, #16
 80027b6:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartDisplayTask */
  char buffer[30];
  uint8_t u8RedrawScreen = FALSE;
 80027b8:	2300      	movs	r3, #0
 80027ba:	f887 3039 	strb.w	r3, [r7, #57]	@ 0x39
  EGameStates ePreviousState = eInitGame;
 80027be:	2300      	movs	r3, #0
 80027c0:	f887 304f 	strb.w	r3, [r7, #79]	@ 0x4f

  FRESULT fres;

  // Damos um pequeno delay para garantir que tudo estabilizou
  osDelay(500); 
 80027c4:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 80027c8:	f00b fe08 	bl	800e3dc <osDelay>

  // Tenta montar o SD (o "1" significa montar imediatamente)
  fres = f_mount(&SDFatFS, (TCHAR const*)SDPath, 1);
 80027cc:	2201      	movs	r2, #1
 80027ce:	49b5      	ldr	r1, [pc, #724]	@ (8002aa4 <StartDisplayTask+0x2f4>)
 80027d0:	48b5      	ldr	r0, [pc, #724]	@ (8002aa8 <StartDisplayTask+0x2f8>)
 80027d2:	f00b f877 	bl	800d8c4 <f_mount>
 80027d6:	4603      	mov	r3, r0
 80027d8:	f887 3038 	strb.w	r3, [r7, #56]	@ 0x38
  
  if (fres == FR_OK)
 80027dc:	f897 3038 	ldrb.w	r3, [r7, #56]	@ 0x38
 80027e0:	2b00      	cmp	r3, #0
 80027e2:	d111      	bne.n	8002808 <StartDisplayTask+0x58>
  {
      // Sucesso!
      sdCardMounted = 1; 
 80027e4:	4bb1      	ldr	r3, [pc, #708]	@ (8002aac <StartDisplayTask+0x2fc>)
 80027e6:	2201      	movs	r2, #1
 80027e8:	701a      	strb	r2, [r3, #0]
      ILI9488_WriteString(10, 10, "Cartao SD Montado!", Font_7x10, ILI9488_GREEN, ILI9488_BLACK);
 80027ea:	4bb1      	ldr	r3, [pc, #708]	@ (8002ab0 <StartDisplayTask+0x300>)
 80027ec:	2200      	movs	r2, #0
 80027ee:	9202      	str	r2, [sp, #8]
 80027f0:	f44f 62fc 	mov.w	r2, #2016	@ 0x7e0
 80027f4:	9201      	str	r2, [sp, #4]
 80027f6:	685a      	ldr	r2, [r3, #4]
 80027f8:	9200      	str	r2, [sp, #0]
 80027fa:	681b      	ldr	r3, [r3, #0]
 80027fc:	4aad      	ldr	r2, [pc, #692]	@ (8002ab4 <StartDisplayTask+0x304>)
 80027fe:	210a      	movs	r1, #10
 8002800:	200a      	movs	r0, #10
 8002802:	f7fe fcfb 	bl	80011fc <ILI9488_WriteString>
 8002806:	e02c      	b.n	8002862 <StartDisplayTask+0xb2>
  }
  else
  {
      // Falha!
      sdCardMounted = 0;
 8002808:	4ba8      	ldr	r3, [pc, #672]	@ (8002aac <StartDisplayTask+0x2fc>)
 800280a:	2200      	movs	r2, #0
 800280c:	701a      	strb	r2, [r3, #0]
      sprintf(buffer, "Falha SD: %d", (int)fres); // Exibe o código de erro
 800280e:	f897 2038 	ldrb.w	r2, [r7, #56]	@ 0x38
 8002812:	f107 0318 	add.w	r3, r7, #24
 8002816:	49a8      	ldr	r1, [pc, #672]	@ (8002ab8 <StartDisplayTask+0x308>)
 8002818:	4618      	mov	r0, r3
 800281a:	f00e fe23 	bl	8011464 <siprintf>
      ILI9488_WriteString(10, 10, buffer, Font_7x10, ILI9488_RED, ILI9488_BLACK);
 800281e:	4ba4      	ldr	r3, [pc, #656]	@ (8002ab0 <StartDisplayTask+0x300>)
 8002820:	f107 0118 	add.w	r1, r7, #24
 8002824:	2200      	movs	r2, #0
 8002826:	9202      	str	r2, [sp, #8]
 8002828:	f44f 4278 	mov.w	r2, #63488	@ 0xf800
 800282c:	9201      	str	r2, [sp, #4]
 800282e:	685a      	ldr	r2, [r3, #4]
 8002830:	9200      	str	r2, [sp, #0]
 8002832:	681b      	ldr	r3, [r3, #0]
 8002834:	460a      	mov	r2, r1
 8002836:	210a      	movs	r1, #10
 8002838:	200a      	movs	r0, #10
 800283a:	f7fe fcdf 	bl	80011fc <ILI9488_WriteString>
      
      if (fres == FR_NOT_READY) {
 800283e:	f897 3038 	ldrb.w	r3, [r7, #56]	@ 0x38
 8002842:	2b03      	cmp	r3, #3
 8002844:	d10d      	bne.n	8002862 <StartDisplayTask+0xb2>
          ILI9488_WriteString(10, 25, "FR_NOT_READY", Font_7x10, ILI9488_RED, ILI9488_BLACK);
 8002846:	4b9a      	ldr	r3, [pc, #616]	@ (8002ab0 <StartDisplayTask+0x300>)
 8002848:	2200      	movs	r2, #0
 800284a:	9202      	str	r2, [sp, #8]
 800284c:	f44f 4278 	mov.w	r2, #63488	@ 0xf800
 8002850:	9201      	str	r2, [sp, #4]
 8002852:	685a      	ldr	r2, [r3, #4]
 8002854:	9200      	str	r2, [sp, #0]
 8002856:	681b      	ldr	r3, [r3, #0]
 8002858:	4a98      	ldr	r2, [pc, #608]	@ (8002abc <StartDisplayTask+0x30c>)
 800285a:	2119      	movs	r1, #25
 800285c:	200a      	movs	r0, #10
 800285e:	f7fe fccd 	bl	80011fc <ILI9488_WriteString>
      }
  }

  for(;;)
  {
    osMutexWait(gameMutexHandle, osWaitForever);
 8002862:	4b97      	ldr	r3, [pc, #604]	@ (8002ac0 <StartDisplayTask+0x310>)
 8002864:	681b      	ldr	r3, [r3, #0]
 8002866:	f04f 31ff 	mov.w	r1, #4294967295
 800286a:	4618      	mov	r0, r3
 800286c:	f00b fde2 	bl	800e434 <osMutexWait>
    EGameStates eLocalCurrentState = eCurrentState;
 8002870:	4b94      	ldr	r3, [pc, #592]	@ (8002ac4 <StartDisplayTask+0x314>)
 8002872:	781b      	ldrb	r3, [r3, #0]
 8002874:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
    osMutexRelease(gameMutexHandle);
 8002878:	4b91      	ldr	r3, [pc, #580]	@ (8002ac0 <StartDisplayTask+0x310>)
 800287a:	681b      	ldr	r3, [r3, #0]
 800287c:	4618      	mov	r0, r3
 800287e:	f00b fe27 	bl	800e4d0 <osMutexRelease>

    if(eLocalCurrentState != ePreviousState)
 8002882:	f897 2037 	ldrb.w	r2, [r7, #55]	@ 0x37
 8002886:	f897 304f 	ldrb.w	r3, [r7, #79]	@ 0x4f
 800288a:	429a      	cmp	r2, r3
 800288c:	f000 8265 	beq.w	8002d5a <StartDisplayTask+0x5aa>
    {
      ClearScreen();
 8002890:	f7ff f8fc 	bl	8001a8c <ClearScreen>

      switch(eLocalCurrentState)
 8002894:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 8002898:	2b05      	cmp	r3, #5
 800289a:	f200 824a 	bhi.w	8002d32 <StartDisplayTask+0x582>
 800289e:	a201      	add	r2, pc, #4	@ (adr r2, 80028a4 <StartDisplayTask+0xf4>)
 80028a0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80028a4:	080028bd 	.word	0x080028bd
 80028a8:	0800291b 	.word	0x0800291b
 80028ac:	0800292b 	.word	0x0800292b
 80028b0:	0800293b 	.word	0x0800293b
 80028b4:	080029c7 	.word	0x080029c7
 80028b8:	08002c69 	.word	0x08002c69
      {
          case eInitGame:
          {
            if (sdCardMounted) {
 80028bc:	4b7b      	ldr	r3, [pc, #492]	@ (8002aac <StartDisplayTask+0x2fc>)
 80028be:	781b      	ldrb	r3, [r3, #0]
 80028c0:	b2db      	uxtb	r3, r3
 80028c2:	2b00      	cmp	r3, #0
 80028c4:	d01a      	beq.n	80028fc <StartDisplayTask+0x14c>
                // Tenta ler do SD
                if (!ILI9488_DrawImage_BIN(100, 100, 30, 30, "0:/fire30.bin")) {
 80028c6:	4b80      	ldr	r3, [pc, #512]	@ (8002ac8 <StartDisplayTask+0x318>)
 80028c8:	9300      	str	r3, [sp, #0]
 80028ca:	231e      	movs	r3, #30
 80028cc:	221e      	movs	r2, #30
 80028ce:	2164      	movs	r1, #100	@ 0x64
 80028d0:	2064      	movs	r0, #100	@ 0x64
 80028d2:	f7fe fcf2 	bl	80012ba <ILI9488_DrawImage_BIN>
 80028d6:	4603      	mov	r3, r0
 80028d8:	2b00      	cmp	r3, #0
 80028da:	f040 8239 	bne.w	8002d50 <StartDisplayTask+0x5a0>
                    ILI9488_WriteString(0, 10, "Falha ao ler background.bin", Font_7x10, ILI9488_RED, ILI9488_BLACK);
 80028de:	4b74      	ldr	r3, [pc, #464]	@ (8002ab0 <StartDisplayTask+0x300>)
 80028e0:	2200      	movs	r2, #0
 80028e2:	9202      	str	r2, [sp, #8]
 80028e4:	f44f 4278 	mov.w	r2, #63488	@ 0xf800
 80028e8:	9201      	str	r2, [sp, #4]
 80028ea:	685a      	ldr	r2, [r3, #4]
 80028ec:	9200      	str	r2, [sp, #0]
 80028ee:	681b      	ldr	r3, [r3, #0]
 80028f0:	4a76      	ldr	r2, [pc, #472]	@ (8002acc <StartDisplayTask+0x31c>)
 80028f2:	210a      	movs	r1, #10
 80028f4:	2000      	movs	r0, #0
 80028f6:	f7fe fc81 	bl	80011fc <ILI9488_WriteString>
                }
            } else {
                // Fallback: Se o SD falhou, usa a imagem da flash
                ILI9488_WriteString(10, 10, "SD Falhou. Lendo flash.", Font_7x10, ILI9488_RED, ILI9488_BLACK);
            }
            break;
 80028fa:	e229      	b.n	8002d50 <StartDisplayTask+0x5a0>
                ILI9488_WriteString(10, 10, "SD Falhou. Lendo flash.", Font_7x10, ILI9488_RED, ILI9488_BLACK);
 80028fc:	4b6c      	ldr	r3, [pc, #432]	@ (8002ab0 <StartDisplayTask+0x300>)
 80028fe:	2200      	movs	r2, #0
 8002900:	9202      	str	r2, [sp, #8]
 8002902:	f44f 4278 	mov.w	r2, #63488	@ 0xf800
 8002906:	9201      	str	r2, [sp, #4]
 8002908:	685a      	ldr	r2, [r3, #4]
 800290a:	9200      	str	r2, [sp, #0]
 800290c:	681b      	ldr	r3, [r3, #0]
 800290e:	4a70      	ldr	r2, [pc, #448]	@ (8002ad0 <StartDisplayTask+0x320>)
 8002910:	210a      	movs	r1, #10
 8002912:	200a      	movs	r0, #10
 8002914:	f7fe fc72 	bl	80011fc <ILI9488_WriteString>
            break;
 8002918:	e21a      	b.n	8002d50 <StartDisplayTask+0x5a0>
          }
          case eDificultSelect:
          {
            DrawMenu("Selecione Dificuldade", difficultyOptions, MENU_OPTIONS_DIFFICULTY, selectedOption);
 800291a:	4b6e      	ldr	r3, [pc, #440]	@ (8002ad4 <StartDisplayTask+0x324>)
 800291c:	681b      	ldr	r3, [r3, #0]
 800291e:	2203      	movs	r2, #3
 8002920:	496d      	ldr	r1, [pc, #436]	@ (8002ad8 <StartDisplayTask+0x328>)
 8002922:	486e      	ldr	r0, [pc, #440]	@ (8002adc <StartDisplayTask+0x32c>)
 8002924:	f7ff f8c2 	bl	8001aac <DrawMenu>
            break;
 8002928:	e213      	b.n	8002d52 <StartDisplayTask+0x5a2>
          }
          case ePersonaSelect:
          {
            DrawMenu("Selecione Personagem", personaOptions, MENU_OPTIONS_PERSONA, selectedOption);
 800292a:	4b6a      	ldr	r3, [pc, #424]	@ (8002ad4 <StartDisplayTask+0x324>)
 800292c:	681b      	ldr	r3, [r3, #0]
 800292e:	2205      	movs	r2, #5
 8002930:	496b      	ldr	r1, [pc, #428]	@ (8002ae0 <StartDisplayTask+0x330>)
 8002932:	486c      	ldr	r0, [pc, #432]	@ (8002ae4 <StartDisplayTask+0x334>)
 8002934:	f7ff f8ba 	bl	8001aac <DrawMenu>
            break;
 8002938:	e20b      	b.n	8002d52 <StartDisplayTask+0x5a2>
          }
          case eBattleInit:
          {
            ILI9488_WriteString(10, 15, "Prepare seus ataques!", Font_7x10, ILI9488_WHITE, ILI9488_BLACK);
 800293a:	4b5d      	ldr	r3, [pc, #372]	@ (8002ab0 <StartDisplayTask+0x300>)
 800293c:	2200      	movs	r2, #0
 800293e:	9202      	str	r2, [sp, #8]
 8002940:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8002944:	9201      	str	r2, [sp, #4]
 8002946:	685a      	ldr	r2, [r3, #4]
 8002948:	9200      	str	r2, [sp, #0]
 800294a:	681b      	ldr	r3, [r3, #0]
 800294c:	4a66      	ldr	r2, [pc, #408]	@ (8002ae8 <StartDisplayTask+0x338>)
 800294e:	210f      	movs	r1, #15
 8002950:	200a      	movs	r0, #10
 8002952:	f7fe fc53 	bl	80011fc <ILI9488_WriteString>
            ILI9488_WriteString(10, 35, "Posicione os 4 cubos e pressione *", Font_7x10, ILI9488_YELLOW, ILI9488_BLACK);
 8002956:	4b56      	ldr	r3, [pc, #344]	@ (8002ab0 <StartDisplayTask+0x300>)
 8002958:	2200      	movs	r2, #0
 800295a:	9202      	str	r2, [sp, #8]
 800295c:	f64f 72e0 	movw	r2, #65504	@ 0xffe0
 8002960:	9201      	str	r2, [sp, #4]
 8002962:	685a      	ldr	r2, [r3, #4]
 8002964:	9200      	str	r2, [sp, #0]
 8002966:	681b      	ldr	r3, [r3, #0]
 8002968:	4a60      	ldr	r2, [pc, #384]	@ (8002aec <StartDisplayTask+0x33c>)
 800296a:	2123      	movs	r1, #35	@ 0x23
 800296c:	200a      	movs	r0, #10
 800296e:	f7fe fc45 	bl	80011fc <ILI9488_WriteString>
            for (int i = 0; i < 4; i++) {
 8002972:	2300      	movs	r3, #0
 8002974:	64bb      	str	r3, [r7, #72]	@ 0x48
 8002976:	e022      	b.n	80029be <StartDisplayTask+0x20e>
              sprintf(buffer, "Sensor %d:", i + 1);
 8002978:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800297a:	1c5a      	adds	r2, r3, #1
 800297c:	f107 0318 	add.w	r3, r7, #24
 8002980:	495b      	ldr	r1, [pc, #364]	@ (8002af0 <StartDisplayTask+0x340>)
 8002982:	4618      	mov	r0, r3
 8002984:	f00e fd6e 	bl	8011464 <siprintf>
              ILI9488_WriteString(20, 80 + (i * 30), buffer, Font_7x10, ILI9488_WHITE, ILI9488_BLACK);
 8002988:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800298a:	b29b      	uxth	r3, r3
 800298c:	461a      	mov	r2, r3
 800298e:	0112      	lsls	r2, r2, #4
 8002990:	1ad3      	subs	r3, r2, r3
 8002992:	005b      	lsls	r3, r3, #1
 8002994:	b29b      	uxth	r3, r3
 8002996:	3350      	adds	r3, #80	@ 0x50
 8002998:	b299      	uxth	r1, r3
 800299a:	4b45      	ldr	r3, [pc, #276]	@ (8002ab0 <StartDisplayTask+0x300>)
 800299c:	f107 0018 	add.w	r0, r7, #24
 80029a0:	2200      	movs	r2, #0
 80029a2:	9202      	str	r2, [sp, #8]
 80029a4:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 80029a8:	9201      	str	r2, [sp, #4]
 80029aa:	685a      	ldr	r2, [r3, #4]
 80029ac:	9200      	str	r2, [sp, #0]
 80029ae:	681b      	ldr	r3, [r3, #0]
 80029b0:	4602      	mov	r2, r0
 80029b2:	2014      	movs	r0, #20
 80029b4:	f7fe fc22 	bl	80011fc <ILI9488_WriteString>
            for (int i = 0; i < 4; i++) {
 80029b8:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80029ba:	3301      	adds	r3, #1
 80029bc:	64bb      	str	r3, [r7, #72]	@ 0x48
 80029be:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80029c0:	2b03      	cmp	r3, #3
 80029c2:	ddd9      	ble.n	8002978 <StartDisplayTask+0x1c8>
              }
            break;
 80029c4:	e1c5      	b.n	8002d52 <StartDisplayTask+0x5a2>
          }
          case ePlayerTurn:
          {
            ILI9488_WriteString(10, 20, "Resultado do Round", Font_7x10, ILI9488_WHITE, ILI9488_BLACK);
 80029c6:	4b3a      	ldr	r3, [pc, #232]	@ (8002ab0 <StartDisplayTask+0x300>)
 80029c8:	2200      	movs	r2, #0
 80029ca:	9202      	str	r2, [sp, #8]
 80029cc:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 80029d0:	9201      	str	r2, [sp, #4]
 80029d2:	685a      	ldr	r2, [r3, #4]
 80029d4:	9200      	str	r2, [sp, #0]
 80029d6:	681b      	ldr	r3, [r3, #0]
 80029d8:	4a46      	ldr	r2, [pc, #280]	@ (8002af4 <StartDisplayTask+0x344>)
 80029da:	2114      	movs	r1, #20
 80029dc:	200a      	movs	r0, #10
 80029de:	f7fe fc0d 	bl	80011fc <ILI9488_WriteString>
            sprintf(buffer, "Sua Vida: %d", eUserPlayer.u8HeartPoints);
 80029e2:	4b45      	ldr	r3, [pc, #276]	@ (8002af8 <StartDisplayTask+0x348>)
 80029e4:	781b      	ldrb	r3, [r3, #0]
 80029e6:	b2db      	uxtb	r3, r3
 80029e8:	461a      	mov	r2, r3
 80029ea:	f107 0318 	add.w	r3, r7, #24
 80029ee:	4943      	ldr	r1, [pc, #268]	@ (8002afc <StartDisplayTask+0x34c>)
 80029f0:	4618      	mov	r0, r3
 80029f2:	f00e fd37 	bl	8011464 <siprintf>
            ILI9488_WriteString(10, 60, buffer, Font_7x10, ILI9488_GREEN, ILI9488_BLACK);
 80029f6:	4b2e      	ldr	r3, [pc, #184]	@ (8002ab0 <StartDisplayTask+0x300>)
 80029f8:	f107 0118 	add.w	r1, r7, #24
 80029fc:	2200      	movs	r2, #0
 80029fe:	9202      	str	r2, [sp, #8]
 8002a00:	f44f 62fc 	mov.w	r2, #2016	@ 0x7e0
 8002a04:	9201      	str	r2, [sp, #4]
 8002a06:	685a      	ldr	r2, [r3, #4]
 8002a08:	9200      	str	r2, [sp, #0]
 8002a0a:	681b      	ldr	r3, [r3, #0]
 8002a0c:	460a      	mov	r2, r1
 8002a0e:	213c      	movs	r1, #60	@ 0x3c
 8002a10:	200a      	movs	r0, #10
 8002a12:	f7fe fbf3 	bl	80011fc <ILI9488_WriteString>
            sprintf(buffer, "Vida CPU: %d", eCpuPlayer.u8HeartPoints);
 8002a16:	4b3a      	ldr	r3, [pc, #232]	@ (8002b00 <StartDisplayTask+0x350>)
 8002a18:	781b      	ldrb	r3, [r3, #0]
 8002a1a:	b2db      	uxtb	r3, r3
 8002a1c:	461a      	mov	r2, r3
 8002a1e:	f107 0318 	add.w	r3, r7, #24
 8002a22:	4938      	ldr	r1, [pc, #224]	@ (8002b04 <StartDisplayTask+0x354>)
 8002a24:	4618      	mov	r0, r3
 8002a26:	f00e fd1d 	bl	8011464 <siprintf>
            ILI9488_WriteString(10, 90, buffer, Font_7x10, ILI9488_RED, ILI9488_BLACK);
 8002a2a:	4b21      	ldr	r3, [pc, #132]	@ (8002ab0 <StartDisplayTask+0x300>)
 8002a2c:	f107 0118 	add.w	r1, r7, #24
 8002a30:	2200      	movs	r2, #0
 8002a32:	9202      	str	r2, [sp, #8]
 8002a34:	f44f 4278 	mov.w	r2, #63488	@ 0xf800
 8002a38:	9201      	str	r2, [sp, #4]
 8002a3a:	685a      	ldr	r2, [r3, #4]
 8002a3c:	9200      	str	r2, [sp, #0]
 8002a3e:	681b      	ldr	r3, [r3, #0]
 8002a40:	460a      	mov	r2, r1
 8002a42:	215a      	movs	r1, #90	@ 0x5a
 8002a44:	200a      	movs	r0, #10
 8002a46:	f7fe fbd9 	bl	80011fc <ILI9488_WriteString>
            ILI9488_WriteString(10, 130, "Seus Ataques:", Font_7x10, ILI9488_WHITE, ILI9488_BLACK);
 8002a4a:	4b19      	ldr	r3, [pc, #100]	@ (8002ab0 <StartDisplayTask+0x300>)
 8002a4c:	2200      	movs	r2, #0
 8002a4e:	9202      	str	r2, [sp, #8]
 8002a50:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8002a54:	9201      	str	r2, [sp, #4]
 8002a56:	685a      	ldr	r2, [r3, #4]
 8002a58:	9200      	str	r2, [sp, #0]
 8002a5a:	681b      	ldr	r3, [r3, #0]
 8002a5c:	4a2a      	ldr	r2, [pc, #168]	@ (8002b08 <StartDisplayTask+0x358>)
 8002a5e:	2182      	movs	r1, #130	@ 0x82
 8002a60:	200a      	movs	r0, #10
 8002a62:	f7fe fbcb 	bl	80011fc <ILI9488_WriteString>
            for(uint8_t i = 0; i < ATTACKS_NUMBERS; i++) {
 8002a66:	2300      	movs	r3, #0
 8002a68:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
 8002a6c:	e082      	b.n	8002b74 <StartDisplayTask+0x3c4>
                uint16_t attackColor = ILI9488_WHITE;
 8002a6e:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8002a72:	f8a7 3044 	strh.w	r3, [r7, #68]	@ 0x44
                switch(eUserPlayer.eAttackSequential[i]) {
 8002a76:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 8002a7a:	4a1f      	ldr	r2, [pc, #124]	@ (8002af8 <StartDisplayTask+0x348>)
 8002a7c:	4413      	add	r3, r2
 8002a7e:	789b      	ldrb	r3, [r3, #2]
 8002a80:	b2db      	uxtb	r3, r3
 8002a82:	2b05      	cmp	r3, #5
 8002a84:	d85f      	bhi.n	8002b46 <StartDisplayTask+0x396>
 8002a86:	a201      	add	r2, pc, #4	@ (adr r2, 8002a8c <StartDisplayTask+0x2dc>)
 8002a88:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002a8c:	08002b0d 	.word	0x08002b0d
 8002a90:	08002b17 	.word	0x08002b17
 8002a94:	08002b1f 	.word	0x08002b1f
 8002a98:	08002b29 	.word	0x08002b29
 8002a9c:	08002b33 	.word	0x08002b33
 8002aa0:	08002b3d 	.word	0x08002b3d
 8002aa4:	20000648 	.word	0x20000648
 8002aa8:	2000064c 	.word	0x2000064c
 8002aac:	200005f1 	.word	0x200005f1
 8002ab0:	20000000 	.word	0x20000000
 8002ab4:	0801279c 	.word	0x0801279c
 8002ab8:	080127b0 	.word	0x080127b0
 8002abc:	080127c0 	.word	0x080127c0
 8002ac0:	200005b0 	.word	0x200005b0
 8002ac4:	200005b5 	.word	0x200005b5
 8002ac8:	080127d0 	.word	0x080127d0
 8002acc:	080127e0 	.word	0x080127e0
 8002ad0:	080127fc 	.word	0x080127fc
 8002ad4:	200005b8 	.word	0x200005b8
 8002ad8:	2000004c 	.word	0x2000004c
 8002adc:	08012814 	.word	0x08012814
 8002ae0:	20000058 	.word	0x20000058
 8002ae4:	0801282c 	.word	0x0801282c
 8002ae8:	08012844 	.word	0x08012844
 8002aec:	0801285c 	.word	0x0801285c
 8002af0:	08012880 	.word	0x08012880
 8002af4:	0801288c 	.word	0x0801288c
 8002af8:	200005c0 	.word	0x200005c0
 8002afc:	080128a0 	.word	0x080128a0
 8002b00:	200005c8 	.word	0x200005c8
 8002b04:	080128b0 	.word	0x080128b0
 8002b08:	080128c0 	.word	0x080128c0
                    case eRed:    attackColor = ILI9488_RED;   break;
 8002b0c:	f44f 4378 	mov.w	r3, #63488	@ 0xf800
 8002b10:	f8a7 3044 	strh.w	r3, [r7, #68]	@ 0x44
 8002b14:	e017      	b.n	8002b46 <StartDisplayTask+0x396>
                    case eBlue:   attackColor = ILI9488_BLUE;  break;
 8002b16:	231f      	movs	r3, #31
 8002b18:	f8a7 3044 	strh.w	r3, [r7, #68]	@ 0x44
 8002b1c:	e013      	b.n	8002b46 <StartDisplayTask+0x396>
                    case eGreen:  attackColor = ILI9488_CYAN;  break;
 8002b1e:	f240 73ff 	movw	r3, #2047	@ 0x7ff
 8002b22:	f8a7 3044 	strh.w	r3, [r7, #68]	@ 0x44
 8002b26:	e00e      	b.n	8002b46 <StartDisplayTask+0x396>
                    case eYellow: attackColor = ILI9488_BROWN; break;
 8002b28:	f245 13e0 	movw	r3, #20960	@ 0x51e0
 8002b2c:	f8a7 3044 	strh.w	r3, [r7, #68]	@ 0x44
 8002b30:	e009      	b.n	8002b46 <StartDisplayTask+0x396>
                    case eWhite:  attackColor = ILI9488_WHITE; break;
 8002b32:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8002b36:	f8a7 3044 	strh.w	r3, [r7, #68]	@ 0x44
 8002b3a:	e004      	b.n	8002b46 <StartDisplayTask+0x396>
                    case eBlack:  attackColor = ILI9488_GRAY;  break;
 8002b3c:	f246 330c 	movw	r3, #25356	@ 0x630c
 8002b40:	f8a7 3044 	strh.w	r3, [r7, #68]	@ 0x44
 8002b44:	bf00      	nop
                }
                ILI9488_FillRectangle(10 + (i * 30), 150, 20, 20, attackColor);
 8002b46:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 8002b4a:	b29b      	uxth	r3, r3
 8002b4c:	461a      	mov	r2, r3
 8002b4e:	0112      	lsls	r2, r2, #4
 8002b50:	1ad3      	subs	r3, r2, r3
 8002b52:	005b      	lsls	r3, r3, #1
 8002b54:	b29b      	uxth	r3, r3
 8002b56:	330a      	adds	r3, #10
 8002b58:	b298      	uxth	r0, r3
 8002b5a:	f8b7 3044 	ldrh.w	r3, [r7, #68]	@ 0x44
 8002b5e:	9300      	str	r3, [sp, #0]
 8002b60:	2314      	movs	r3, #20
 8002b62:	2214      	movs	r2, #20
 8002b64:	2196      	movs	r1, #150	@ 0x96
 8002b66:	f7fe faa9 	bl	80010bc <ILI9488_FillRectangle>
            for(uint8_t i = 0; i < ATTACKS_NUMBERS; i++) {
 8002b6a:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 8002b6e:	3301      	adds	r3, #1
 8002b70:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
 8002b74:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 8002b78:	2b03      	cmp	r3, #3
 8002b7a:	f67f af78 	bls.w	8002a6e <StartDisplayTask+0x2be>
            }
            ILI9488_WriteString(10, 190, "Ataques CPU:", Font_7x10, ILI9488_WHITE, ILI9488_BLACK);
 8002b7e:	4bae      	ldr	r3, [pc, #696]	@ (8002e38 <StartDisplayTask+0x688>)
 8002b80:	2200      	movs	r2, #0
 8002b82:	9202      	str	r2, [sp, #8]
 8002b84:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8002b88:	9201      	str	r2, [sp, #4]
 8002b8a:	685a      	ldr	r2, [r3, #4]
 8002b8c:	9200      	str	r2, [sp, #0]
 8002b8e:	681b      	ldr	r3, [r3, #0]
 8002b90:	4aaa      	ldr	r2, [pc, #680]	@ (8002e3c <StartDisplayTask+0x68c>)
 8002b92:	21be      	movs	r1, #190	@ 0xbe
 8002b94:	200a      	movs	r0, #10
 8002b96:	f7fe fb31 	bl	80011fc <ILI9488_WriteString>
            for(uint8_t i = 0; i < ATTACKS_NUMBERS; i++) {
 8002b9a:	2300      	movs	r3, #0
 8002b9c:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8002ba0:	e04e      	b.n	8002c40 <StartDisplayTask+0x490>
                uint16_t attackColor = ILI9488_WHITE;
 8002ba2:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8002ba6:	f8a7 3040 	strh.w	r3, [r7, #64]	@ 0x40
                switch(eCpuPlayer.eAttackSequential[i]) {
 8002baa:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 8002bae:	4aa4      	ldr	r2, [pc, #656]	@ (8002e40 <StartDisplayTask+0x690>)
 8002bb0:	4413      	add	r3, r2
 8002bb2:	789b      	ldrb	r3, [r3, #2]
 8002bb4:	b2db      	uxtb	r3, r3
 8002bb6:	2b05      	cmp	r3, #5
 8002bb8:	d82b      	bhi.n	8002c12 <StartDisplayTask+0x462>
 8002bba:	a201      	add	r2, pc, #4	@ (adr r2, 8002bc0 <StartDisplayTask+0x410>)
 8002bbc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002bc0:	08002bd9 	.word	0x08002bd9
 8002bc4:	08002be3 	.word	0x08002be3
 8002bc8:	08002beb 	.word	0x08002beb
 8002bcc:	08002bf5 	.word	0x08002bf5
 8002bd0:	08002bff 	.word	0x08002bff
 8002bd4:	08002c09 	.word	0x08002c09
                    case eRed:    attackColor = ILI9488_RED;   break;
 8002bd8:	f44f 4378 	mov.w	r3, #63488	@ 0xf800
 8002bdc:	f8a7 3040 	strh.w	r3, [r7, #64]	@ 0x40
 8002be0:	e017      	b.n	8002c12 <StartDisplayTask+0x462>
                    case eBlue:   attackColor = ILI9488_BLUE;  break;
 8002be2:	231f      	movs	r3, #31
 8002be4:	f8a7 3040 	strh.w	r3, [r7, #64]	@ 0x40
 8002be8:	e013      	b.n	8002c12 <StartDisplayTask+0x462>
                    case eGreen:  attackColor = ILI9488_CYAN;  break;
 8002bea:	f240 73ff 	movw	r3, #2047	@ 0x7ff
 8002bee:	f8a7 3040 	strh.w	r3, [r7, #64]	@ 0x40
 8002bf2:	e00e      	b.n	8002c12 <StartDisplayTask+0x462>
                    case eYellow: attackColor = ILI9488_BROWN; break;
 8002bf4:	f245 13e0 	movw	r3, #20960	@ 0x51e0
 8002bf8:	f8a7 3040 	strh.w	r3, [r7, #64]	@ 0x40
 8002bfc:	e009      	b.n	8002c12 <StartDisplayTask+0x462>
                    case eWhite:  attackColor = ILI9488_WHITE; break;
 8002bfe:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8002c02:	f8a7 3040 	strh.w	r3, [r7, #64]	@ 0x40
 8002c06:	e004      	b.n	8002c12 <StartDisplayTask+0x462>
                    case eBlack:  attackColor = ILI9488_GRAY;  break;
 8002c08:	f246 330c 	movw	r3, #25356	@ 0x630c
 8002c0c:	f8a7 3040 	strh.w	r3, [r7, #64]	@ 0x40
 8002c10:	bf00      	nop
                }
                ILI9488_FillRectangle(10 + (i * 30), 210, 20, 20, attackColor);
 8002c12:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 8002c16:	b29b      	uxth	r3, r3
 8002c18:	461a      	mov	r2, r3
 8002c1a:	0112      	lsls	r2, r2, #4
 8002c1c:	1ad3      	subs	r3, r2, r3
 8002c1e:	005b      	lsls	r3, r3, #1
 8002c20:	b29b      	uxth	r3, r3
 8002c22:	330a      	adds	r3, #10
 8002c24:	b298      	uxth	r0, r3
 8002c26:	f8b7 3040 	ldrh.w	r3, [r7, #64]	@ 0x40
 8002c2a:	9300      	str	r3, [sp, #0]
 8002c2c:	2314      	movs	r3, #20
 8002c2e:	2214      	movs	r2, #20
 8002c30:	21d2      	movs	r1, #210	@ 0xd2
 8002c32:	f7fe fa43 	bl	80010bc <ILI9488_FillRectangle>
            for(uint8_t i = 0; i < ATTACKS_NUMBERS; i++) {
 8002c36:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 8002c3a:	3301      	adds	r3, #1
 8002c3c:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8002c40:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 8002c44:	2b03      	cmp	r3, #3
 8002c46:	d9ac      	bls.n	8002ba2 <StartDisplayTask+0x3f2>
            }
            ILI9488_WriteString(10, 280, "Pressione * para continuar...", Font_7x10, ILI9488_YELLOW, ILI9488_BLACK);
 8002c48:	4b7b      	ldr	r3, [pc, #492]	@ (8002e38 <StartDisplayTask+0x688>)
 8002c4a:	2200      	movs	r2, #0
 8002c4c:	9202      	str	r2, [sp, #8]
 8002c4e:	f64f 72e0 	movw	r2, #65504	@ 0xffe0
 8002c52:	9201      	str	r2, [sp, #4]
 8002c54:	685a      	ldr	r2, [r3, #4]
 8002c56:	9200      	str	r2, [sp, #0]
 8002c58:	681b      	ldr	r3, [r3, #0]
 8002c5a:	4a7a      	ldr	r2, [pc, #488]	@ (8002e44 <StartDisplayTask+0x694>)
 8002c5c:	f44f 718c 	mov.w	r1, #280	@ 0x118
 8002c60:	200a      	movs	r0, #10
 8002c62:	f7fe facb 	bl	80011fc <ILI9488_WriteString>
            break;
 8002c66:	e074      	b.n	8002d52 <StartDisplayTask+0x5a2>
          }
          case eEndGame:
          {
            if (eUserPlayer.u8HeartPoints > 0) {
 8002c68:	4b77      	ldr	r3, [pc, #476]	@ (8002e48 <StartDisplayTask+0x698>)
 8002c6a:	781b      	ldrb	r3, [r3, #0]
 8002c6c:	b2db      	uxtb	r3, r3
 8002c6e:	2b00      	cmp	r3, #0
 8002c70:	d00e      	beq.n	8002c90 <StartDisplayTask+0x4e0>
                ILI9488_WriteString(70, 80, "VITORIA!", Font_7x10, ILI9488_GREEN, ILI9488_BLACK);
 8002c72:	4b71      	ldr	r3, [pc, #452]	@ (8002e38 <StartDisplayTask+0x688>)
 8002c74:	2200      	movs	r2, #0
 8002c76:	9202      	str	r2, [sp, #8]
 8002c78:	f44f 62fc 	mov.w	r2, #2016	@ 0x7e0
 8002c7c:	9201      	str	r2, [sp, #4]
 8002c7e:	685a      	ldr	r2, [r3, #4]
 8002c80:	9200      	str	r2, [sp, #0]
 8002c82:	681b      	ldr	r3, [r3, #0]
 8002c84:	4a71      	ldr	r2, [pc, #452]	@ (8002e4c <StartDisplayTask+0x69c>)
 8002c86:	2150      	movs	r1, #80	@ 0x50
 8002c88:	2046      	movs	r0, #70	@ 0x46
 8002c8a:	f7fe fab7 	bl	80011fc <ILI9488_WriteString>
 8002c8e:	e00d      	b.n	8002cac <StartDisplayTask+0x4fc>
            } else {
                ILI9488_WriteString(70, 80, "DERROTA!", Font_7x10, ILI9488_RED, ILI9488_BLACK);
 8002c90:	4b69      	ldr	r3, [pc, #420]	@ (8002e38 <StartDisplayTask+0x688>)
 8002c92:	2200      	movs	r2, #0
 8002c94:	9202      	str	r2, [sp, #8]
 8002c96:	f44f 4278 	mov.w	r2, #63488	@ 0xf800
 8002c9a:	9201      	str	r2, [sp, #4]
 8002c9c:	685a      	ldr	r2, [r3, #4]
 8002c9e:	9200      	str	r2, [sp, #0]
 8002ca0:	681b      	ldr	r3, [r3, #0]
 8002ca2:	4a6b      	ldr	r2, [pc, #428]	@ (8002e50 <StartDisplayTask+0x6a0>)
 8002ca4:	2150      	movs	r1, #80	@ 0x50
 8002ca6:	2046      	movs	r0, #70	@ 0x46
 8002ca8:	f7fe faa8 	bl	80011fc <ILI9488_WriteString>
            }
            sprintf(buffer, "Sua Vida Final: %d", eUserPlayer.u8HeartPoints);
 8002cac:	4b66      	ldr	r3, [pc, #408]	@ (8002e48 <StartDisplayTask+0x698>)
 8002cae:	781b      	ldrb	r3, [r3, #0]
 8002cb0:	b2db      	uxtb	r3, r3
 8002cb2:	461a      	mov	r2, r3
 8002cb4:	f107 0318 	add.w	r3, r7, #24
 8002cb8:	4966      	ldr	r1, [pc, #408]	@ (8002e54 <StartDisplayTask+0x6a4>)
 8002cba:	4618      	mov	r0, r3
 8002cbc:	f00e fbd2 	bl	8011464 <siprintf>
            ILI9488_WriteString(10, 140, buffer, Font_7x10, ILI9488_WHITE, ILI9488_BLACK);
 8002cc0:	4b5d      	ldr	r3, [pc, #372]	@ (8002e38 <StartDisplayTask+0x688>)
 8002cc2:	f107 0118 	add.w	r1, r7, #24
 8002cc6:	2200      	movs	r2, #0
 8002cc8:	9202      	str	r2, [sp, #8]
 8002cca:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8002cce:	9201      	str	r2, [sp, #4]
 8002cd0:	685a      	ldr	r2, [r3, #4]
 8002cd2:	9200      	str	r2, [sp, #0]
 8002cd4:	681b      	ldr	r3, [r3, #0]
 8002cd6:	460a      	mov	r2, r1
 8002cd8:	218c      	movs	r1, #140	@ 0x8c
 8002cda:	200a      	movs	r0, #10
 8002cdc:	f7fe fa8e 	bl	80011fc <ILI9488_WriteString>
            sprintf(buffer, "Vida Final CPU: %d", eCpuPlayer.u8HeartPoints);
 8002ce0:	4b57      	ldr	r3, [pc, #348]	@ (8002e40 <StartDisplayTask+0x690>)
 8002ce2:	781b      	ldrb	r3, [r3, #0]
 8002ce4:	b2db      	uxtb	r3, r3
 8002ce6:	461a      	mov	r2, r3
 8002ce8:	f107 0318 	add.w	r3, r7, #24
 8002cec:	495a      	ldr	r1, [pc, #360]	@ (8002e58 <StartDisplayTask+0x6a8>)
 8002cee:	4618      	mov	r0, r3
 8002cf0:	f00e fbb8 	bl	8011464 <siprintf>
            ILI9488_WriteString(10, 160, buffer, Font_7x10, ILI9488_WHITE, ILI9488_BLACK);
 8002cf4:	4b50      	ldr	r3, [pc, #320]	@ (8002e38 <StartDisplayTask+0x688>)
 8002cf6:	f107 0118 	add.w	r1, r7, #24
 8002cfa:	2200      	movs	r2, #0
 8002cfc:	9202      	str	r2, [sp, #8]
 8002cfe:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8002d02:	9201      	str	r2, [sp, #4]
 8002d04:	685a      	ldr	r2, [r3, #4]
 8002d06:	9200      	str	r2, [sp, #0]
 8002d08:	681b      	ldr	r3, [r3, #0]
 8002d0a:	460a      	mov	r2, r1
 8002d0c:	21a0      	movs	r1, #160	@ 0xa0
 8002d0e:	200a      	movs	r0, #10
 8002d10:	f7fe fa74 	bl	80011fc <ILI9488_WriteString>
            ILI9488_WriteString(10, 250, "Pressione * para recomecar", Font_7x10, ILI9488_YELLOW, ILI9488_BLACK);
 8002d14:	4b48      	ldr	r3, [pc, #288]	@ (8002e38 <StartDisplayTask+0x688>)
 8002d16:	2200      	movs	r2, #0
 8002d18:	9202      	str	r2, [sp, #8]
 8002d1a:	f64f 72e0 	movw	r2, #65504	@ 0xffe0
 8002d1e:	9201      	str	r2, [sp, #4]
 8002d20:	685a      	ldr	r2, [r3, #4]
 8002d22:	9200      	str	r2, [sp, #0]
 8002d24:	681b      	ldr	r3, [r3, #0]
 8002d26:	4a4d      	ldr	r2, [pc, #308]	@ (8002e5c <StartDisplayTask+0x6ac>)
 8002d28:	21fa      	movs	r1, #250	@ 0xfa
 8002d2a:	200a      	movs	r0, #10
 8002d2c:	f7fe fa66 	bl	80011fc <ILI9488_WriteString>
            break;
 8002d30:	e00f      	b.n	8002d52 <StartDisplayTask+0x5a2>
          }
          default:
          {
            ILI9488_WriteString(10, 10, "Erro de Estado!", Font_7x10, ILI9488_RED, ILI9488_BLACK);
 8002d32:	4b41      	ldr	r3, [pc, #260]	@ (8002e38 <StartDisplayTask+0x688>)
 8002d34:	2200      	movs	r2, #0
 8002d36:	9202      	str	r2, [sp, #8]
 8002d38:	f44f 4278 	mov.w	r2, #63488	@ 0xf800
 8002d3c:	9201      	str	r2, [sp, #4]
 8002d3e:	685a      	ldr	r2, [r3, #4]
 8002d40:	9200      	str	r2, [sp, #0]
 8002d42:	681b      	ldr	r3, [r3, #0]
 8002d44:	4a46      	ldr	r2, [pc, #280]	@ (8002e60 <StartDisplayTask+0x6b0>)
 8002d46:	210a      	movs	r1, #10
 8002d48:	200a      	movs	r0, #10
 8002d4a:	f7fe fa57 	bl	80011fc <ILI9488_WriteString>
            break;
 8002d4e:	e000      	b.n	8002d52 <StartDisplayTask+0x5a2>
            break;
 8002d50:	bf00      	nop
          }
      }
      ePreviousState = eLocalCurrentState;    
 8002d52:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 8002d56:	f887 304f 	strb.w	r3, [r7, #79]	@ 0x4f
    }

    if (eLocalCurrentState == eBattleInit)
 8002d5a:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 8002d5e:	2b03      	cmp	r3, #3
 8002d60:	f040 80ce 	bne.w	8002f00 <StartDisplayTask+0x750>
  {
        for (int i = 0; i < 4; i++) {
 8002d64:	2300      	movs	r3, #0
 8002d66:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8002d68:	e0c6      	b.n	8002ef8 <StartDisplayTask+0x748>
            EColor detectedColor = TCS3472_DetectColor(colorData[i]);
 8002d6a:	4a3e      	ldr	r2, [pc, #248]	@ (8002e64 <StartDisplayTask+0x6b4>)
 8002d6c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8002d6e:	00db      	lsls	r3, r3, #3
 8002d70:	4413      	add	r3, r2
 8002d72:	e893 0003 	ldmia.w	r3, {r0, r1}
 8002d76:	f7fe fcdd 	bl	8001734 <TCS3472_DetectColor>
 8002d7a:	4603      	mov	r3, r0
 8002d7c:	f887 3036 	strb.w	r3, [r7, #54]	@ 0x36
            uint16_t colorBox = ILI9488_BLACK;
 8002d80:	2300      	movs	r3, #0
 8002d82:	877b      	strh	r3, [r7, #58]	@ 0x3a
            char colorName[10] = "Vazio";
 8002d84:	4a38      	ldr	r2, [pc, #224]	@ (8002e68 <StartDisplayTask+0x6b8>)
 8002d86:	f107 030c 	add.w	r3, r7, #12
 8002d8a:	e892 0003 	ldmia.w	r2, {r0, r1}
 8002d8e:	6018      	str	r0, [r3, #0]
 8002d90:	3304      	adds	r3, #4
 8002d92:	8019      	strh	r1, [r3, #0]
 8002d94:	f107 0312 	add.w	r3, r7, #18
 8002d98:	2200      	movs	r2, #0
 8002d9a:	601a      	str	r2, [r3, #0]

            switch(detectedColor) {
 8002d9c:	f897 3036 	ldrb.w	r3, [r7, #54]	@ 0x36
 8002da0:	2b04      	cmp	r3, #4
 8002da2:	d86d      	bhi.n	8002e80 <StartDisplayTask+0x6d0>
 8002da4:	a201      	add	r2, pc, #4	@ (adr r2, 8002dac <StartDisplayTask+0x5fc>)
 8002da6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002daa:	bf00      	nop
 8002dac:	08002dc1 	.word	0x08002dc1
 8002db0:	08002dd9 	.word	0x08002dd9
 8002db4:	08002def 	.word	0x08002def
 8002db8:	08002e09 	.word	0x08002e09
 8002dbc:	08002e21 	.word	0x08002e21
                case eRed:    colorBox = ILI9488_RED;   strcpy(colorName, "Fogo");   break;
 8002dc0:	f44f 4378 	mov.w	r3, #63488	@ 0xf800
 8002dc4:	877b      	strh	r3, [r7, #58]	@ 0x3a
 8002dc6:	f107 030c 	add.w	r3, r7, #12
 8002dca:	4a28      	ldr	r2, [pc, #160]	@ (8002e6c <StartDisplayTask+0x6bc>)
 8002dcc:	e892 0003 	ldmia.w	r2, {r0, r1}
 8002dd0:	6018      	str	r0, [r3, #0]
 8002dd2:	3304      	adds	r3, #4
 8002dd4:	7019      	strb	r1, [r3, #0]
 8002dd6:	e054      	b.n	8002e82 <StartDisplayTask+0x6d2>
                case eBlue:   colorBox = ILI9488_BLUE;  strcpy(colorName, "Agua");   break;
 8002dd8:	231f      	movs	r3, #31
 8002dda:	877b      	strh	r3, [r7, #58]	@ 0x3a
 8002ddc:	f107 030c 	add.w	r3, r7, #12
 8002de0:	4a23      	ldr	r2, [pc, #140]	@ (8002e70 <StartDisplayTask+0x6c0>)
 8002de2:	e892 0003 	ldmia.w	r2, {r0, r1}
 8002de6:	6018      	str	r0, [r3, #0]
 8002de8:	3304      	adds	r3, #4
 8002dea:	7019      	strb	r1, [r3, #0]
 8002dec:	e049      	b.n	8002e82 <StartDisplayTask+0x6d2>
                case eGreen:  colorBox = ILI9488_CYAN;  strcpy(colorName, "Ar");     break;
 8002dee:	f240 73ff 	movw	r3, #2047	@ 0x7ff
 8002df2:	877b      	strh	r3, [r7, #58]	@ 0x3a
 8002df4:	f107 030c 	add.w	r3, r7, #12
 8002df8:	4a1e      	ldr	r2, [pc, #120]	@ (8002e74 <StartDisplayTask+0x6c4>)
 8002dfa:	6812      	ldr	r2, [r2, #0]
 8002dfc:	4611      	mov	r1, r2
 8002dfe:	8019      	strh	r1, [r3, #0]
 8002e00:	3302      	adds	r3, #2
 8002e02:	0c12      	lsrs	r2, r2, #16
 8002e04:	701a      	strb	r2, [r3, #0]
 8002e06:	e03c      	b.n	8002e82 <StartDisplayTask+0x6d2>
                case eYellow: colorBox = ILI9488_BROWN; strcpy(colorName, "Terra");  break;
 8002e08:	f245 13e0 	movw	r3, #20960	@ 0x51e0
 8002e0c:	877b      	strh	r3, [r7, #58]	@ 0x3a
 8002e0e:	f107 030c 	add.w	r3, r7, #12
 8002e12:	4a19      	ldr	r2, [pc, #100]	@ (8002e78 <StartDisplayTask+0x6c8>)
 8002e14:	e892 0003 	ldmia.w	r2, {r0, r1}
 8002e18:	6018      	str	r0, [r3, #0]
 8002e1a:	3304      	adds	r3, #4
 8002e1c:	8019      	strh	r1, [r3, #0]
 8002e1e:	e030      	b.n	8002e82 <StartDisplayTask+0x6d2>
                case eWhite:  colorBox = ILI9488_WHITE; strcpy(colorName, "Luz?");   break;
 8002e20:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8002e24:	877b      	strh	r3, [r7, #58]	@ 0x3a
 8002e26:	f107 030c 	add.w	r3, r7, #12
 8002e2a:	4a14      	ldr	r2, [pc, #80]	@ (8002e7c <StartDisplayTask+0x6cc>)
 8002e2c:	e892 0003 	ldmia.w	r2, {r0, r1}
 8002e30:	6018      	str	r0, [r3, #0]
 8002e32:	3304      	adds	r3, #4
 8002e34:	7019      	strb	r1, [r3, #0]
 8002e36:	e024      	b.n	8002e82 <StartDisplayTask+0x6d2>
 8002e38:	20000000 	.word	0x20000000
 8002e3c:	080128d0 	.word	0x080128d0
 8002e40:	200005c8 	.word	0x200005c8
 8002e44:	080128e0 	.word	0x080128e0
 8002e48:	200005c0 	.word	0x200005c0
 8002e4c:	08012900 	.word	0x08012900
 8002e50:	0801290c 	.word	0x0801290c
 8002e54:	08012918 	.word	0x08012918
 8002e58:	0801292c 	.word	0x0801292c
 8002e5c:	08012940 	.word	0x08012940
 8002e60:	0801295c 	.word	0x0801295c
 8002e64:	200005d0 	.word	0x200005d0
 8002e68:	08012990 	.word	0x08012990
 8002e6c:	0801296c 	.word	0x0801296c
 8002e70:	08012974 	.word	0x08012974
 8002e74:	0801297c 	.word	0x0801297c
 8002e78:	08012980 	.word	0x08012980
 8002e7c:	08012988 	.word	0x08012988
                default: break;
 8002e80:	bf00      	nop
            }

            // APAGA a área do nome da cor antiga desenhando um retângulo preto por cima
            ILI9488_FillRectangle(100, 80 + (i * 30), 45, 10, ILI9488_BLACK);
 8002e82:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8002e84:	b29b      	uxth	r3, r3
 8002e86:	461a      	mov	r2, r3
 8002e88:	0112      	lsls	r2, r2, #4
 8002e8a:	1ad3      	subs	r3, r2, r3
 8002e8c:	005b      	lsls	r3, r3, #1
 8002e8e:	b29b      	uxth	r3, r3
 8002e90:	3350      	adds	r3, #80	@ 0x50
 8002e92:	b299      	uxth	r1, r3
 8002e94:	2300      	movs	r3, #0
 8002e96:	9300      	str	r3, [sp, #0]
 8002e98:	230a      	movs	r3, #10
 8002e9a:	222d      	movs	r2, #45	@ 0x2d
 8002e9c:	2064      	movs	r0, #100	@ 0x64
 8002e9e:	f7fe f90d 	bl	80010bc <ILI9488_FillRectangle>
            // Escreve o novo nome da cor
            ILI9488_WriteString(100, 80 + (i * 30), colorName, Font_7x10, ILI9488_WHITE, ILI9488_BLACK);
 8002ea2:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8002ea4:	b29b      	uxth	r3, r3
 8002ea6:	461a      	mov	r2, r3
 8002ea8:	0112      	lsls	r2, r2, #4
 8002eaa:	1ad3      	subs	r3, r2, r3
 8002eac:	005b      	lsls	r3, r3, #1
 8002eae:	b29b      	uxth	r3, r3
 8002eb0:	3350      	adds	r3, #80	@ 0x50
 8002eb2:	b299      	uxth	r1, r3
 8002eb4:	4b14      	ldr	r3, [pc, #80]	@ (8002f08 <StartDisplayTask+0x758>)
 8002eb6:	f107 000c 	add.w	r0, r7, #12
 8002eba:	2200      	movs	r2, #0
 8002ebc:	9202      	str	r2, [sp, #8]
 8002ebe:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8002ec2:	9201      	str	r2, [sp, #4]
 8002ec4:	685a      	ldr	r2, [r3, #4]
 8002ec6:	9200      	str	r2, [sp, #0]
 8002ec8:	681b      	ldr	r3, [r3, #0]
 8002eca:	4602      	mov	r2, r0
 8002ecc:	2064      	movs	r0, #100	@ 0x64
 8002ece:	f7fe f995 	bl	80011fc <ILI9488_WriteString>
            // Redesenha o quadrado colorido
            ILI9488_FillRectangle(150, 75 + (i * 30), 20, 20, colorBox);
 8002ed2:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8002ed4:	b29b      	uxth	r3, r3
 8002ed6:	461a      	mov	r2, r3
 8002ed8:	0112      	lsls	r2, r2, #4
 8002eda:	1ad3      	subs	r3, r2, r3
 8002edc:	005b      	lsls	r3, r3, #1
 8002ede:	b29b      	uxth	r3, r3
 8002ee0:	334b      	adds	r3, #75	@ 0x4b
 8002ee2:	b299      	uxth	r1, r3
 8002ee4:	8f7b      	ldrh	r3, [r7, #58]	@ 0x3a
 8002ee6:	9300      	str	r3, [sp, #0]
 8002ee8:	2314      	movs	r3, #20
 8002eea:	2214      	movs	r2, #20
 8002eec:	2096      	movs	r0, #150	@ 0x96
 8002eee:	f7fe f8e5 	bl	80010bc <ILI9488_FillRectangle>
        for (int i = 0; i < 4; i++) {
 8002ef2:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8002ef4:	3301      	adds	r3, #1
 8002ef6:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8002ef8:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8002efa:	2b03      	cmp	r3, #3
 8002efc:	f77f af35 	ble.w	8002d6a <StartDisplayTask+0x5ba>
        }
    }

    HAL_Delay(10);
 8002f00:	200a      	movs	r0, #10
 8002f02:	f000 fc83 	bl	800380c <HAL_Delay>
  {
 8002f06:	e4ac      	b.n	8002862 <StartDisplayTask+0xb2>
 8002f08:	20000000 	.word	0x20000000

08002f0c <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8002f0c:	b580      	push	{r7, lr}
 8002f0e:	b082      	sub	sp, #8
 8002f10:	af00      	add	r7, sp, #0
 8002f12:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM6)
 8002f14:	687b      	ldr	r3, [r7, #4]
 8002f16:	681b      	ldr	r3, [r3, #0]
 8002f18:	4a04      	ldr	r2, [pc, #16]	@ (8002f2c <HAL_TIM_PeriodElapsedCallback+0x20>)
 8002f1a:	4293      	cmp	r3, r2
 8002f1c:	d101      	bne.n	8002f22 <HAL_TIM_PeriodElapsedCallback+0x16>
  {
    HAL_IncTick();
 8002f1e:	f000 fc55 	bl	80037cc <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 8002f22:	bf00      	nop
 8002f24:	3708      	adds	r7, #8
 8002f26:	46bd      	mov	sp, r7
 8002f28:	bd80      	pop	{r7, pc}
 8002f2a:	bf00      	nop
 8002f2c:	40001000 	.word	0x40001000

08002f30 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8002f30:	b480      	push	{r7}
 8002f32:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8002f34:	b672      	cpsid	i
}
 8002f36:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8002f38:	bf00      	nop
 8002f3a:	e7fd      	b.n	8002f38 <Error_Handler+0x8>

08002f3c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8002f3c:	b580      	push	{r7, lr}
 8002f3e:	b082      	sub	sp, #8
 8002f40:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002f42:	2300      	movs	r3, #0
 8002f44:	607b      	str	r3, [r7, #4]
 8002f46:	4b22      	ldr	r3, [pc, #136]	@ (8002fd0 <HAL_MspInit+0x94>)
 8002f48:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002f4a:	4a21      	ldr	r2, [pc, #132]	@ (8002fd0 <HAL_MspInit+0x94>)
 8002f4c:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8002f50:	6453      	str	r3, [r2, #68]	@ 0x44
 8002f52:	4b1f      	ldr	r3, [pc, #124]	@ (8002fd0 <HAL_MspInit+0x94>)
 8002f54:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002f56:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8002f5a:	607b      	str	r3, [r7, #4]
 8002f5c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8002f5e:	2300      	movs	r3, #0
 8002f60:	603b      	str	r3, [r7, #0]
 8002f62:	4b1b      	ldr	r3, [pc, #108]	@ (8002fd0 <HAL_MspInit+0x94>)
 8002f64:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002f66:	4a1a      	ldr	r2, [pc, #104]	@ (8002fd0 <HAL_MspInit+0x94>)
 8002f68:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002f6c:	6413      	str	r3, [r2, #64]	@ 0x40
 8002f6e:	4b18      	ldr	r3, [pc, #96]	@ (8002fd0 <HAL_MspInit+0x94>)
 8002f70:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002f72:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002f76:	603b      	str	r3, [r7, #0]
 8002f78:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 8002f7a:	2200      	movs	r2, #0
 8002f7c:	210f      	movs	r1, #15
 8002f7e:	f06f 0001 	mvn.w	r0, #1
 8002f82:	f000 fd1f 	bl	80039c4 <HAL_NVIC_SetPriority>

  /* Peripheral interrupt init */
  /* PVD_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PVD_IRQn, 5, 0);
 8002f86:	2200      	movs	r2, #0
 8002f88:	2105      	movs	r1, #5
 8002f8a:	2001      	movs	r0, #1
 8002f8c:	f000 fd1a 	bl	80039c4 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(PVD_IRQn);
 8002f90:	2001      	movs	r0, #1
 8002f92:	f000 fd33 	bl	80039fc <HAL_NVIC_EnableIRQ>
  /* FLASH_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(FLASH_IRQn, 5, 0);
 8002f96:	2200      	movs	r2, #0
 8002f98:	2105      	movs	r1, #5
 8002f9a:	2004      	movs	r0, #4
 8002f9c:	f000 fd12 	bl	80039c4 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(FLASH_IRQn);
 8002fa0:	2004      	movs	r0, #4
 8002fa2:	f000 fd2b 	bl	80039fc <HAL_NVIC_EnableIRQ>
  /* RCC_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(RCC_IRQn, 5, 0);
 8002fa6:	2200      	movs	r2, #0
 8002fa8:	2105      	movs	r1, #5
 8002faa:	2005      	movs	r0, #5
 8002fac:	f000 fd0a 	bl	80039c4 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(RCC_IRQn);
 8002fb0:	2005      	movs	r0, #5
 8002fb2:	f000 fd23 	bl	80039fc <HAL_NVIC_EnableIRQ>
  /* FPU_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(FPU_IRQn, 5, 0);
 8002fb6:	2200      	movs	r2, #0
 8002fb8:	2105      	movs	r1, #5
 8002fba:	2051      	movs	r0, #81	@ 0x51
 8002fbc:	f000 fd02 	bl	80039c4 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(FPU_IRQn);
 8002fc0:	2051      	movs	r0, #81	@ 0x51
 8002fc2:	f000 fd1b 	bl	80039fc <HAL_NVIC_EnableIRQ>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8002fc6:	bf00      	nop
 8002fc8:	3708      	adds	r7, #8
 8002fca:	46bd      	mov	sp, r7
 8002fcc:	bd80      	pop	{r7, pc}
 8002fce:	bf00      	nop
 8002fd0:	40023800 	.word	0x40023800

08002fd4 <HAL_I2C_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hi2c: I2C handle pointer
  * @retval None
  */
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8002fd4:	b580      	push	{r7, lr}
 8002fd6:	b08a      	sub	sp, #40	@ 0x28
 8002fd8:	af00      	add	r7, sp, #0
 8002fda:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002fdc:	f107 0314 	add.w	r3, r7, #20
 8002fe0:	2200      	movs	r2, #0
 8002fe2:	601a      	str	r2, [r3, #0]
 8002fe4:	605a      	str	r2, [r3, #4]
 8002fe6:	609a      	str	r2, [r3, #8]
 8002fe8:	60da      	str	r2, [r3, #12]
 8002fea:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C2)
 8002fec:	687b      	ldr	r3, [r7, #4]
 8002fee:	681b      	ldr	r3, [r3, #0]
 8002ff0:	4a21      	ldr	r2, [pc, #132]	@ (8003078 <HAL_I2C_MspInit+0xa4>)
 8002ff2:	4293      	cmp	r3, r2
 8002ff4:	d13c      	bne.n	8003070 <HAL_I2C_MspInit+0x9c>
  {
    /* USER CODE BEGIN I2C2_MspInit 0 */

    /* USER CODE END I2C2_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002ff6:	2300      	movs	r3, #0
 8002ff8:	613b      	str	r3, [r7, #16]
 8002ffa:	4b20      	ldr	r3, [pc, #128]	@ (800307c <HAL_I2C_MspInit+0xa8>)
 8002ffc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002ffe:	4a1f      	ldr	r2, [pc, #124]	@ (800307c <HAL_I2C_MspInit+0xa8>)
 8003000:	f043 0302 	orr.w	r3, r3, #2
 8003004:	6313      	str	r3, [r2, #48]	@ 0x30
 8003006:	4b1d      	ldr	r3, [pc, #116]	@ (800307c <HAL_I2C_MspInit+0xa8>)
 8003008:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800300a:	f003 0302 	and.w	r3, r3, #2
 800300e:	613b      	str	r3, [r7, #16]
 8003010:	693b      	ldr	r3, [r7, #16]
    /**I2C2 GPIO Configuration
    PB10     ------> I2C2_SCL
    PB11     ------> I2C2_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11;
 8003012:	f44f 6340 	mov.w	r3, #3072	@ 0xc00
 8003016:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8003018:	2312      	movs	r3, #18
 800301a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800301c:	2300      	movs	r3, #0
 800301e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003020:	2303      	movs	r3, #3
 8003022:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C2;
 8003024:	2304      	movs	r3, #4
 8003026:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003028:	f107 0314 	add.w	r3, r7, #20
 800302c:	4619      	mov	r1, r3
 800302e:	4814      	ldr	r0, [pc, #80]	@ (8003080 <HAL_I2C_MspInit+0xac>)
 8003030:	f001 faa2 	bl	8004578 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C2_CLK_ENABLE();
 8003034:	2300      	movs	r3, #0
 8003036:	60fb      	str	r3, [r7, #12]
 8003038:	4b10      	ldr	r3, [pc, #64]	@ (800307c <HAL_I2C_MspInit+0xa8>)
 800303a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800303c:	4a0f      	ldr	r2, [pc, #60]	@ (800307c <HAL_I2C_MspInit+0xa8>)
 800303e:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8003042:	6413      	str	r3, [r2, #64]	@ 0x40
 8003044:	4b0d      	ldr	r3, [pc, #52]	@ (800307c <HAL_I2C_MspInit+0xa8>)
 8003046:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003048:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800304c:	60fb      	str	r3, [r7, #12]
 800304e:	68fb      	ldr	r3, [r7, #12]
    /* I2C2 interrupt Init */
    HAL_NVIC_SetPriority(I2C2_EV_IRQn, 5, 0);
 8003050:	2200      	movs	r2, #0
 8003052:	2105      	movs	r1, #5
 8003054:	2021      	movs	r0, #33	@ 0x21
 8003056:	f000 fcb5 	bl	80039c4 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(I2C2_EV_IRQn);
 800305a:	2021      	movs	r0, #33	@ 0x21
 800305c:	f000 fcce 	bl	80039fc <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(I2C2_ER_IRQn, 5, 0);
 8003060:	2200      	movs	r2, #0
 8003062:	2105      	movs	r1, #5
 8003064:	2022      	movs	r0, #34	@ 0x22
 8003066:	f000 fcad 	bl	80039c4 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(I2C2_ER_IRQn);
 800306a:	2022      	movs	r0, #34	@ 0x22
 800306c:	f000 fcc6 	bl	80039fc <HAL_NVIC_EnableIRQ>

    /* USER CODE END I2C2_MspInit 1 */

  }

}
 8003070:	bf00      	nop
 8003072:	3728      	adds	r7, #40	@ 0x28
 8003074:	46bd      	mov	sp, r7
 8003076:	bd80      	pop	{r7, pc}
 8003078:	40005800 	.word	0x40005800
 800307c:	40023800 	.word	0x40023800
 8003080:	40020400 	.word	0x40020400

08003084 <HAL_SD_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hsd: SD handle pointer
  * @retval None
  */
void HAL_SD_MspInit(SD_HandleTypeDef* hsd)
{
 8003084:	b580      	push	{r7, lr}
 8003086:	b08a      	sub	sp, #40	@ 0x28
 8003088:	af00      	add	r7, sp, #0
 800308a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800308c:	f107 0314 	add.w	r3, r7, #20
 8003090:	2200      	movs	r2, #0
 8003092:	601a      	str	r2, [r3, #0]
 8003094:	605a      	str	r2, [r3, #4]
 8003096:	609a      	str	r2, [r3, #8]
 8003098:	60da      	str	r2, [r3, #12]
 800309a:	611a      	str	r2, [r3, #16]
  if(hsd->Instance==SDIO)
 800309c:	687b      	ldr	r3, [r7, #4]
 800309e:	681b      	ldr	r3, [r3, #0]
 80030a0:	4a64      	ldr	r2, [pc, #400]	@ (8003234 <HAL_SD_MspInit+0x1b0>)
 80030a2:	4293      	cmp	r3, r2
 80030a4:	f040 80c1 	bne.w	800322a <HAL_SD_MspInit+0x1a6>
  {
    /* USER CODE BEGIN SDIO_MspInit 0 */

    /* USER CODE END SDIO_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SDIO_CLK_ENABLE();
 80030a8:	2300      	movs	r3, #0
 80030aa:	613b      	str	r3, [r7, #16]
 80030ac:	4b62      	ldr	r3, [pc, #392]	@ (8003238 <HAL_SD_MspInit+0x1b4>)
 80030ae:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80030b0:	4a61      	ldr	r2, [pc, #388]	@ (8003238 <HAL_SD_MspInit+0x1b4>)
 80030b2:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 80030b6:	6453      	str	r3, [r2, #68]	@ 0x44
 80030b8:	4b5f      	ldr	r3, [pc, #380]	@ (8003238 <HAL_SD_MspInit+0x1b4>)
 80030ba:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80030bc:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80030c0:	613b      	str	r3, [r7, #16]
 80030c2:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 80030c4:	2300      	movs	r3, #0
 80030c6:	60fb      	str	r3, [r7, #12]
 80030c8:	4b5b      	ldr	r3, [pc, #364]	@ (8003238 <HAL_SD_MspInit+0x1b4>)
 80030ca:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80030cc:	4a5a      	ldr	r2, [pc, #360]	@ (8003238 <HAL_SD_MspInit+0x1b4>)
 80030ce:	f043 0304 	orr.w	r3, r3, #4
 80030d2:	6313      	str	r3, [r2, #48]	@ 0x30
 80030d4:	4b58      	ldr	r3, [pc, #352]	@ (8003238 <HAL_SD_MspInit+0x1b4>)
 80030d6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80030d8:	f003 0304 	and.w	r3, r3, #4
 80030dc:	60fb      	str	r3, [r7, #12]
 80030de:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 80030e0:	2300      	movs	r3, #0
 80030e2:	60bb      	str	r3, [r7, #8]
 80030e4:	4b54      	ldr	r3, [pc, #336]	@ (8003238 <HAL_SD_MspInit+0x1b4>)
 80030e6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80030e8:	4a53      	ldr	r2, [pc, #332]	@ (8003238 <HAL_SD_MspInit+0x1b4>)
 80030ea:	f043 0308 	orr.w	r3, r3, #8
 80030ee:	6313      	str	r3, [r2, #48]	@ 0x30
 80030f0:	4b51      	ldr	r3, [pc, #324]	@ (8003238 <HAL_SD_MspInit+0x1b4>)
 80030f2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80030f4:	f003 0308 	and.w	r3, r3, #8
 80030f8:	60bb      	str	r3, [r7, #8]
 80030fa:	68bb      	ldr	r3, [r7, #8]
    PC10     ------> SDIO_D2
    PC11     ------> SDIO_D3
    PC12     ------> SDIO_CK
    PD2     ------> SDIO_CMD
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10|GPIO_PIN_11
 80030fc:	f44f 53f8 	mov.w	r3, #7936	@ 0x1f00
 8003100:	617b      	str	r3, [r7, #20]
                          |GPIO_PIN_12;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003102:	2302      	movs	r3, #2
 8003104:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8003106:	2301      	movs	r3, #1
 8003108:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800310a:	2303      	movs	r3, #3
 800310c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF12_SDIO;
 800310e:	230c      	movs	r3, #12
 8003110:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8003112:	f107 0314 	add.w	r3, r7, #20
 8003116:	4619      	mov	r1, r3
 8003118:	4848      	ldr	r0, [pc, #288]	@ (800323c <HAL_SD_MspInit+0x1b8>)
 800311a:	f001 fa2d 	bl	8004578 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_2;
 800311e:	2304      	movs	r3, #4
 8003120:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003122:	2302      	movs	r3, #2
 8003124:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8003126:	2301      	movs	r3, #1
 8003128:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800312a:	2303      	movs	r3, #3
 800312c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF12_SDIO;
 800312e:	230c      	movs	r3, #12
 8003130:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8003132:	f107 0314 	add.w	r3, r7, #20
 8003136:	4619      	mov	r1, r3
 8003138:	4841      	ldr	r0, [pc, #260]	@ (8003240 <HAL_SD_MspInit+0x1bc>)
 800313a:	f001 fa1d 	bl	8004578 <HAL_GPIO_Init>

    /* SDIO DMA Init */
    /* SDIO_RX Init */
    hdma_sdio_rx.Instance = DMA2_Stream3;
 800313e:	4b41      	ldr	r3, [pc, #260]	@ (8003244 <HAL_SD_MspInit+0x1c0>)
 8003140:	4a41      	ldr	r2, [pc, #260]	@ (8003248 <HAL_SD_MspInit+0x1c4>)
 8003142:	601a      	str	r2, [r3, #0]
    hdma_sdio_rx.Init.Channel = DMA_CHANNEL_4;
 8003144:	4b3f      	ldr	r3, [pc, #252]	@ (8003244 <HAL_SD_MspInit+0x1c0>)
 8003146:	f04f 6200 	mov.w	r2, #134217728	@ 0x8000000
 800314a:	605a      	str	r2, [r3, #4]
    hdma_sdio_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 800314c:	4b3d      	ldr	r3, [pc, #244]	@ (8003244 <HAL_SD_MspInit+0x1c0>)
 800314e:	2200      	movs	r2, #0
 8003150:	609a      	str	r2, [r3, #8]
    hdma_sdio_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8003152:	4b3c      	ldr	r3, [pc, #240]	@ (8003244 <HAL_SD_MspInit+0x1c0>)
 8003154:	2200      	movs	r2, #0
 8003156:	60da      	str	r2, [r3, #12]
    hdma_sdio_rx.Init.MemInc = DMA_MINC_ENABLE;
 8003158:	4b3a      	ldr	r3, [pc, #232]	@ (8003244 <HAL_SD_MspInit+0x1c0>)
 800315a:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 800315e:	611a      	str	r2, [r3, #16]
    hdma_sdio_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 8003160:	4b38      	ldr	r3, [pc, #224]	@ (8003244 <HAL_SD_MspInit+0x1c0>)
 8003162:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 8003166:	615a      	str	r2, [r3, #20]
    hdma_sdio_rx.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 8003168:	4b36      	ldr	r3, [pc, #216]	@ (8003244 <HAL_SD_MspInit+0x1c0>)
 800316a:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 800316e:	619a      	str	r2, [r3, #24]
    hdma_sdio_rx.Init.Mode = DMA_PFCTRL;
 8003170:	4b34      	ldr	r3, [pc, #208]	@ (8003244 <HAL_SD_MspInit+0x1c0>)
 8003172:	2220      	movs	r2, #32
 8003174:	61da      	str	r2, [r3, #28]
    hdma_sdio_rx.Init.Priority = DMA_PRIORITY_LOW;
 8003176:	4b33      	ldr	r3, [pc, #204]	@ (8003244 <HAL_SD_MspInit+0x1c0>)
 8003178:	2200      	movs	r2, #0
 800317a:	621a      	str	r2, [r3, #32]
    hdma_sdio_rx.Init.FIFOMode = DMA_FIFOMODE_ENABLE;
 800317c:	4b31      	ldr	r3, [pc, #196]	@ (8003244 <HAL_SD_MspInit+0x1c0>)
 800317e:	2204      	movs	r2, #4
 8003180:	625a      	str	r2, [r3, #36]	@ 0x24
    hdma_sdio_rx.Init.FIFOThreshold = DMA_FIFO_THRESHOLD_FULL;
 8003182:	4b30      	ldr	r3, [pc, #192]	@ (8003244 <HAL_SD_MspInit+0x1c0>)
 8003184:	2203      	movs	r2, #3
 8003186:	629a      	str	r2, [r3, #40]	@ 0x28
    hdma_sdio_rx.Init.MemBurst = DMA_MBURST_INC4;
 8003188:	4b2e      	ldr	r3, [pc, #184]	@ (8003244 <HAL_SD_MspInit+0x1c0>)
 800318a:	f44f 0200 	mov.w	r2, #8388608	@ 0x800000
 800318e:	62da      	str	r2, [r3, #44]	@ 0x2c
    hdma_sdio_rx.Init.PeriphBurst = DMA_PBURST_INC4;
 8003190:	4b2c      	ldr	r3, [pc, #176]	@ (8003244 <HAL_SD_MspInit+0x1c0>)
 8003192:	f44f 1200 	mov.w	r2, #2097152	@ 0x200000
 8003196:	631a      	str	r2, [r3, #48]	@ 0x30
    if (HAL_DMA_Init(&hdma_sdio_rx) != HAL_OK)
 8003198:	482a      	ldr	r0, [pc, #168]	@ (8003244 <HAL_SD_MspInit+0x1c0>)
 800319a:	f000 fc3d 	bl	8003a18 <HAL_DMA_Init>
 800319e:	4603      	mov	r3, r0
 80031a0:	2b00      	cmp	r3, #0
 80031a2:	d001      	beq.n	80031a8 <HAL_SD_MspInit+0x124>
    {
      Error_Handler();
 80031a4:	f7ff fec4 	bl	8002f30 <Error_Handler>
    }

    __HAL_LINKDMA(hsd,hdmarx,hdma_sdio_rx);
 80031a8:	687b      	ldr	r3, [r7, #4]
 80031aa:	4a26      	ldr	r2, [pc, #152]	@ (8003244 <HAL_SD_MspInit+0x1c0>)
 80031ac:	641a      	str	r2, [r3, #64]	@ 0x40
 80031ae:	4a25      	ldr	r2, [pc, #148]	@ (8003244 <HAL_SD_MspInit+0x1c0>)
 80031b0:	687b      	ldr	r3, [r7, #4]
 80031b2:	6393      	str	r3, [r2, #56]	@ 0x38

    /* SDIO_TX Init */
    hdma_sdio_tx.Instance = DMA2_Stream6;
 80031b4:	4b25      	ldr	r3, [pc, #148]	@ (800324c <HAL_SD_MspInit+0x1c8>)
 80031b6:	4a26      	ldr	r2, [pc, #152]	@ (8003250 <HAL_SD_MspInit+0x1cc>)
 80031b8:	601a      	str	r2, [r3, #0]
    hdma_sdio_tx.Init.Channel = DMA_CHANNEL_4;
 80031ba:	4b24      	ldr	r3, [pc, #144]	@ (800324c <HAL_SD_MspInit+0x1c8>)
 80031bc:	f04f 6200 	mov.w	r2, #134217728	@ 0x8000000
 80031c0:	605a      	str	r2, [r3, #4]
    hdma_sdio_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 80031c2:	4b22      	ldr	r3, [pc, #136]	@ (800324c <HAL_SD_MspInit+0x1c8>)
 80031c4:	2240      	movs	r2, #64	@ 0x40
 80031c6:	609a      	str	r2, [r3, #8]
    hdma_sdio_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 80031c8:	4b20      	ldr	r3, [pc, #128]	@ (800324c <HAL_SD_MspInit+0x1c8>)
 80031ca:	2200      	movs	r2, #0
 80031cc:	60da      	str	r2, [r3, #12]
    hdma_sdio_tx.Init.MemInc = DMA_MINC_ENABLE;
 80031ce:	4b1f      	ldr	r3, [pc, #124]	@ (800324c <HAL_SD_MspInit+0x1c8>)
 80031d0:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 80031d4:	611a      	str	r2, [r3, #16]
    hdma_sdio_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 80031d6:	4b1d      	ldr	r3, [pc, #116]	@ (800324c <HAL_SD_MspInit+0x1c8>)
 80031d8:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 80031dc:	615a      	str	r2, [r3, #20]
    hdma_sdio_tx.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 80031de:	4b1b      	ldr	r3, [pc, #108]	@ (800324c <HAL_SD_MspInit+0x1c8>)
 80031e0:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 80031e4:	619a      	str	r2, [r3, #24]
    hdma_sdio_tx.Init.Mode = DMA_PFCTRL;
 80031e6:	4b19      	ldr	r3, [pc, #100]	@ (800324c <HAL_SD_MspInit+0x1c8>)
 80031e8:	2220      	movs	r2, #32
 80031ea:	61da      	str	r2, [r3, #28]
    hdma_sdio_tx.Init.Priority = DMA_PRIORITY_LOW;
 80031ec:	4b17      	ldr	r3, [pc, #92]	@ (800324c <HAL_SD_MspInit+0x1c8>)
 80031ee:	2200      	movs	r2, #0
 80031f0:	621a      	str	r2, [r3, #32]
    hdma_sdio_tx.Init.FIFOMode = DMA_FIFOMODE_ENABLE;
 80031f2:	4b16      	ldr	r3, [pc, #88]	@ (800324c <HAL_SD_MspInit+0x1c8>)
 80031f4:	2204      	movs	r2, #4
 80031f6:	625a      	str	r2, [r3, #36]	@ 0x24
    hdma_sdio_tx.Init.FIFOThreshold = DMA_FIFO_THRESHOLD_FULL;
 80031f8:	4b14      	ldr	r3, [pc, #80]	@ (800324c <HAL_SD_MspInit+0x1c8>)
 80031fa:	2203      	movs	r2, #3
 80031fc:	629a      	str	r2, [r3, #40]	@ 0x28
    hdma_sdio_tx.Init.MemBurst = DMA_MBURST_INC4;
 80031fe:	4b13      	ldr	r3, [pc, #76]	@ (800324c <HAL_SD_MspInit+0x1c8>)
 8003200:	f44f 0200 	mov.w	r2, #8388608	@ 0x800000
 8003204:	62da      	str	r2, [r3, #44]	@ 0x2c
    hdma_sdio_tx.Init.PeriphBurst = DMA_PBURST_INC4;
 8003206:	4b11      	ldr	r3, [pc, #68]	@ (800324c <HAL_SD_MspInit+0x1c8>)
 8003208:	f44f 1200 	mov.w	r2, #2097152	@ 0x200000
 800320c:	631a      	str	r2, [r3, #48]	@ 0x30
    if (HAL_DMA_Init(&hdma_sdio_tx) != HAL_OK)
 800320e:	480f      	ldr	r0, [pc, #60]	@ (800324c <HAL_SD_MspInit+0x1c8>)
 8003210:	f000 fc02 	bl	8003a18 <HAL_DMA_Init>
 8003214:	4603      	mov	r3, r0
 8003216:	2b00      	cmp	r3, #0
 8003218:	d001      	beq.n	800321e <HAL_SD_MspInit+0x19a>
    {
      Error_Handler();
 800321a:	f7ff fe89 	bl	8002f30 <Error_Handler>
    }

    __HAL_LINKDMA(hsd,hdmatx,hdma_sdio_tx);
 800321e:	687b      	ldr	r3, [r7, #4]
 8003220:	4a0a      	ldr	r2, [pc, #40]	@ (800324c <HAL_SD_MspInit+0x1c8>)
 8003222:	63da      	str	r2, [r3, #60]	@ 0x3c
 8003224:	4a09      	ldr	r2, [pc, #36]	@ (800324c <HAL_SD_MspInit+0x1c8>)
 8003226:	687b      	ldr	r3, [r7, #4]
 8003228:	6393      	str	r3, [r2, #56]	@ 0x38

    /* USER CODE END SDIO_MspInit 1 */

  }

}
 800322a:	bf00      	nop
 800322c:	3728      	adds	r7, #40	@ 0x28
 800322e:	46bd      	mov	sp, r7
 8003230:	bd80      	pop	{r7, pc}
 8003232:	bf00      	nop
 8003234:	40012c00 	.word	0x40012c00
 8003238:	40023800 	.word	0x40023800
 800323c:	40020800 	.word	0x40020800
 8003240:	40020c00 	.word	0x40020c00
 8003244:	200004e4 	.word	0x200004e4
 8003248:	40026458 	.word	0x40026458
 800324c:	20000544 	.word	0x20000544
 8003250:	400264a0 	.word	0x400264a0

08003254 <HAL_SPI_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hspi: SPI handle pointer
  * @retval None
  */
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8003254:	b580      	push	{r7, lr}
 8003256:	b08a      	sub	sp, #40	@ 0x28
 8003258:	af00      	add	r7, sp, #0
 800325a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800325c:	f107 0314 	add.w	r3, r7, #20
 8003260:	2200      	movs	r2, #0
 8003262:	601a      	str	r2, [r3, #0]
 8003264:	605a      	str	r2, [r3, #4]
 8003266:	609a      	str	r2, [r3, #8]
 8003268:	60da      	str	r2, [r3, #12]
 800326a:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI1)
 800326c:	687b      	ldr	r3, [r7, #4]
 800326e:	681b      	ldr	r3, [r3, #0]
 8003270:	4a1d      	ldr	r2, [pc, #116]	@ (80032e8 <HAL_SPI_MspInit+0x94>)
 8003272:	4293      	cmp	r3, r2
 8003274:	d133      	bne.n	80032de <HAL_SPI_MspInit+0x8a>
  {
    /* USER CODE BEGIN SPI1_MspInit 0 */

    /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8003276:	2300      	movs	r3, #0
 8003278:	613b      	str	r3, [r7, #16]
 800327a:	4b1c      	ldr	r3, [pc, #112]	@ (80032ec <HAL_SPI_MspInit+0x98>)
 800327c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800327e:	4a1b      	ldr	r2, [pc, #108]	@ (80032ec <HAL_SPI_MspInit+0x98>)
 8003280:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8003284:	6453      	str	r3, [r2, #68]	@ 0x44
 8003286:	4b19      	ldr	r3, [pc, #100]	@ (80032ec <HAL_SPI_MspInit+0x98>)
 8003288:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800328a:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 800328e:	613b      	str	r3, [r7, #16]
 8003290:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003292:	2300      	movs	r3, #0
 8003294:	60fb      	str	r3, [r7, #12]
 8003296:	4b15      	ldr	r3, [pc, #84]	@ (80032ec <HAL_SPI_MspInit+0x98>)
 8003298:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800329a:	4a14      	ldr	r2, [pc, #80]	@ (80032ec <HAL_SPI_MspInit+0x98>)
 800329c:	f043 0301 	orr.w	r3, r3, #1
 80032a0:	6313      	str	r3, [r2, #48]	@ 0x30
 80032a2:	4b12      	ldr	r3, [pc, #72]	@ (80032ec <HAL_SPI_MspInit+0x98>)
 80032a4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80032a6:	f003 0301 	and.w	r3, r3, #1
 80032aa:	60fb      	str	r3, [r7, #12]
 80032ac:	68fb      	ldr	r3, [r7, #12]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = LCD_SCK_Pin|LCD_MISO_Pin|LCD_MOSI_Pin;
 80032ae:	23e0      	movs	r3, #224	@ 0xe0
 80032b0:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80032b2:	2302      	movs	r3, #2
 80032b4:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80032b6:	2300      	movs	r3, #0
 80032b8:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80032ba:	2303      	movs	r3, #3
 80032bc:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 80032be:	2305      	movs	r3, #5
 80032c0:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80032c2:	f107 0314 	add.w	r3, r7, #20
 80032c6:	4619      	mov	r1, r3
 80032c8:	4809      	ldr	r0, [pc, #36]	@ (80032f0 <HAL_SPI_MspInit+0x9c>)
 80032ca:	f001 f955 	bl	8004578 <HAL_GPIO_Init>

    /* SPI1 interrupt Init */
    HAL_NVIC_SetPriority(SPI1_IRQn, 5, 0);
 80032ce:	2200      	movs	r2, #0
 80032d0:	2105      	movs	r1, #5
 80032d2:	2023      	movs	r0, #35	@ 0x23
 80032d4:	f000 fb76 	bl	80039c4 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(SPI1_IRQn);
 80032d8:	2023      	movs	r0, #35	@ 0x23
 80032da:	f000 fb8f 	bl	80039fc <HAL_NVIC_EnableIRQ>

    /* USER CODE END SPI1_MspInit 1 */

  }

}
 80032de:	bf00      	nop
 80032e0:	3728      	adds	r7, #40	@ 0x28
 80032e2:	46bd      	mov	sp, r7
 80032e4:	bd80      	pop	{r7, pc}
 80032e6:	bf00      	nop
 80032e8:	40013000 	.word	0x40013000
 80032ec:	40023800 	.word	0x40023800
 80032f0:	40020000 	.word	0x40020000

080032f4 <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 80032f4:	b580      	push	{r7, lr}
 80032f6:	b08a      	sub	sp, #40	@ 0x28
 80032f8:	af00      	add	r7, sp, #0
 80032fa:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80032fc:	f107 0314 	add.w	r3, r7, #20
 8003300:	2200      	movs	r2, #0
 8003302:	601a      	str	r2, [r3, #0]
 8003304:	605a      	str	r2, [r3, #4]
 8003306:	609a      	str	r2, [r3, #8]
 8003308:	60da      	str	r2, [r3, #12]
 800330a:	611a      	str	r2, [r3, #16]
  if(huart->Instance==UART4)
 800330c:	687b      	ldr	r3, [r7, #4]
 800330e:	681b      	ldr	r3, [r3, #0]
 8003310:	4a1d      	ldr	r2, [pc, #116]	@ (8003388 <HAL_UART_MspInit+0x94>)
 8003312:	4293      	cmp	r3, r2
 8003314:	d133      	bne.n	800337e <HAL_UART_MspInit+0x8a>
  {
    /* USER CODE BEGIN UART4_MspInit 0 */

    /* USER CODE END UART4_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_UART4_CLK_ENABLE();
 8003316:	2300      	movs	r3, #0
 8003318:	613b      	str	r3, [r7, #16]
 800331a:	4b1c      	ldr	r3, [pc, #112]	@ (800338c <HAL_UART_MspInit+0x98>)
 800331c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800331e:	4a1b      	ldr	r2, [pc, #108]	@ (800338c <HAL_UART_MspInit+0x98>)
 8003320:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8003324:	6413      	str	r3, [r2, #64]	@ 0x40
 8003326:	4b19      	ldr	r3, [pc, #100]	@ (800338c <HAL_UART_MspInit+0x98>)
 8003328:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800332a:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 800332e:	613b      	str	r3, [r7, #16]
 8003330:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003332:	2300      	movs	r3, #0
 8003334:	60fb      	str	r3, [r7, #12]
 8003336:	4b15      	ldr	r3, [pc, #84]	@ (800338c <HAL_UART_MspInit+0x98>)
 8003338:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800333a:	4a14      	ldr	r2, [pc, #80]	@ (800338c <HAL_UART_MspInit+0x98>)
 800333c:	f043 0301 	orr.w	r3, r3, #1
 8003340:	6313      	str	r3, [r2, #48]	@ 0x30
 8003342:	4b12      	ldr	r3, [pc, #72]	@ (800338c <HAL_UART_MspInit+0x98>)
 8003344:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003346:	f003 0301 	and.w	r3, r3, #1
 800334a:	60fb      	str	r3, [r7, #12]
 800334c:	68fb      	ldr	r3, [r7, #12]
    /**UART4 GPIO Configuration
    PA0-WKUP     ------> UART4_TX
    PA1     ------> UART4_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 800334e:	2303      	movs	r3, #3
 8003350:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003352:	2302      	movs	r3, #2
 8003354:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003356:	2300      	movs	r3, #0
 8003358:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800335a:	2303      	movs	r3, #3
 800335c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF8_UART4;
 800335e:	2308      	movs	r3, #8
 8003360:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003362:	f107 0314 	add.w	r3, r7, #20
 8003366:	4619      	mov	r1, r3
 8003368:	4809      	ldr	r0, [pc, #36]	@ (8003390 <HAL_UART_MspInit+0x9c>)
 800336a:	f001 f905 	bl	8004578 <HAL_GPIO_Init>

    /* UART4 interrupt Init */
    HAL_NVIC_SetPriority(UART4_IRQn, 5, 0);
 800336e:	2200      	movs	r2, #0
 8003370:	2105      	movs	r1, #5
 8003372:	2034      	movs	r0, #52	@ 0x34
 8003374:	f000 fb26 	bl	80039c4 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(UART4_IRQn);
 8003378:	2034      	movs	r0, #52	@ 0x34
 800337a:	f000 fb3f 	bl	80039fc <HAL_NVIC_EnableIRQ>

    /* USER CODE END UART4_MspInit 1 */

  }

}
 800337e:	bf00      	nop
 8003380:	3728      	adds	r7, #40	@ 0x28
 8003382:	46bd      	mov	sp, r7
 8003384:	bd80      	pop	{r7, pc}
 8003386:	bf00      	nop
 8003388:	40004c00 	.word	0x40004c00
 800338c:	40023800 	.word	0x40023800
 8003390:	40020000 	.word	0x40020000

08003394 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8003394:	b580      	push	{r7, lr}
 8003396:	b08e      	sub	sp, #56	@ 0x38
 8003398:	af00      	add	r7, sp, #0
 800339a:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock, uwAPB1Prescaler = 0U;
 800339c:	2300      	movs	r3, #0
 800339e:	62fb      	str	r3, [r7, #44]	@ 0x2c

  uint32_t              uwPrescalerValue = 0U;
 80033a0:	2300      	movs	r3, #0
 80033a2:	62bb      	str	r3, [r7, #40]	@ 0x28
  uint32_t              pFLatency;

  HAL_StatusTypeDef     status;

  /* Enable TIM6 clock */
  __HAL_RCC_TIM6_CLK_ENABLE();
 80033a4:	2300      	movs	r3, #0
 80033a6:	60fb      	str	r3, [r7, #12]
 80033a8:	4b33      	ldr	r3, [pc, #204]	@ (8003478 <HAL_InitTick+0xe4>)
 80033aa:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80033ac:	4a32      	ldr	r2, [pc, #200]	@ (8003478 <HAL_InitTick+0xe4>)
 80033ae:	f043 0310 	orr.w	r3, r3, #16
 80033b2:	6413      	str	r3, [r2, #64]	@ 0x40
 80033b4:	4b30      	ldr	r3, [pc, #192]	@ (8003478 <HAL_InitTick+0xe4>)
 80033b6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80033b8:	f003 0310 	and.w	r3, r3, #16
 80033bc:	60fb      	str	r3, [r7, #12]
 80033be:	68fb      	ldr	r3, [r7, #12]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 80033c0:	f107 0210 	add.w	r2, r7, #16
 80033c4:	f107 0314 	add.w	r3, r7, #20
 80033c8:	4611      	mov	r1, r2
 80033ca:	4618      	mov	r0, r3
 80033cc:	f004 fef4 	bl	80081b8 <HAL_RCC_GetClockConfig>

  /* Get APB1 prescaler */
  uwAPB1Prescaler = clkconfig.APB1CLKDivider;
 80033d0:	6a3b      	ldr	r3, [r7, #32]
 80033d2:	62fb      	str	r3, [r7, #44]	@ 0x2c
  /* Compute TIM6 clock */
  if (uwAPB1Prescaler == RCC_HCLK_DIV1)
 80033d4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80033d6:	2b00      	cmp	r3, #0
 80033d8:	d103      	bne.n	80033e2 <HAL_InitTick+0x4e>
  {
    uwTimclock = HAL_RCC_GetPCLK1Freq();
 80033da:	f004 fec5 	bl	8008168 <HAL_RCC_GetPCLK1Freq>
 80033de:	6378      	str	r0, [r7, #52]	@ 0x34
 80033e0:	e004      	b.n	80033ec <HAL_InitTick+0x58>
  }
  else
  {
    uwTimclock = 2UL * HAL_RCC_GetPCLK1Freq();
 80033e2:	f004 fec1 	bl	8008168 <HAL_RCC_GetPCLK1Freq>
 80033e6:	4603      	mov	r3, r0
 80033e8:	005b      	lsls	r3, r3, #1
 80033ea:	637b      	str	r3, [r7, #52]	@ 0x34
  }

  /* Compute the prescaler value to have TIM6 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 80033ec:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80033ee:	4a23      	ldr	r2, [pc, #140]	@ (800347c <HAL_InitTick+0xe8>)
 80033f0:	fba2 2303 	umull	r2, r3, r2, r3
 80033f4:	0c9b      	lsrs	r3, r3, #18
 80033f6:	3b01      	subs	r3, #1
 80033f8:	62bb      	str	r3, [r7, #40]	@ 0x28

  /* Initialize TIM6 */
  htim6.Instance = TIM6;
 80033fa:	4b21      	ldr	r3, [pc, #132]	@ (8003480 <HAL_InitTick+0xec>)
 80033fc:	4a21      	ldr	r2, [pc, #132]	@ (8003484 <HAL_InitTick+0xf0>)
 80033fe:	601a      	str	r2, [r3, #0]
   * Period = [(TIM6CLK/1000) - 1]. to have a (1/1000) s time base.
   * Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
   * ClockDivision = 0
   * Counter direction = Up
   */
  htim6.Init.Period = (1000000U / 1000U) - 1U;
 8003400:	4b1f      	ldr	r3, [pc, #124]	@ (8003480 <HAL_InitTick+0xec>)
 8003402:	f240 32e7 	movw	r2, #999	@ 0x3e7
 8003406:	60da      	str	r2, [r3, #12]
  htim6.Init.Prescaler = uwPrescalerValue;
 8003408:	4a1d      	ldr	r2, [pc, #116]	@ (8003480 <HAL_InitTick+0xec>)
 800340a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800340c:	6053      	str	r3, [r2, #4]
  htim6.Init.ClockDivision = 0;
 800340e:	4b1c      	ldr	r3, [pc, #112]	@ (8003480 <HAL_InitTick+0xec>)
 8003410:	2200      	movs	r2, #0
 8003412:	611a      	str	r2, [r3, #16]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 8003414:	4b1a      	ldr	r3, [pc, #104]	@ (8003480 <HAL_InitTick+0xec>)
 8003416:	2200      	movs	r2, #0
 8003418:	609a      	str	r2, [r3, #8]
  htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800341a:	4b19      	ldr	r3, [pc, #100]	@ (8003480 <HAL_InitTick+0xec>)
 800341c:	2200      	movs	r2, #0
 800341e:	619a      	str	r2, [r3, #24]

  status = HAL_TIM_Base_Init(&htim6);
 8003420:	4817      	ldr	r0, [pc, #92]	@ (8003480 <HAL_InitTick+0xec>)
 8003422:	f006 fb5b 	bl	8009adc <HAL_TIM_Base_Init>
 8003426:	4603      	mov	r3, r0
 8003428:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
  if (status == HAL_OK)
 800342c:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 8003430:	2b00      	cmp	r3, #0
 8003432:	d11b      	bne.n	800346c <HAL_InitTick+0xd8>
  {
    /* Start the TIM time Base generation in interrupt mode */
    status = HAL_TIM_Base_Start_IT(&htim6);
 8003434:	4812      	ldr	r0, [pc, #72]	@ (8003480 <HAL_InitTick+0xec>)
 8003436:	f006 fbab 	bl	8009b90 <HAL_TIM_Base_Start_IT>
 800343a:	4603      	mov	r3, r0
 800343c:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
    if (status == HAL_OK)
 8003440:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 8003444:	2b00      	cmp	r3, #0
 8003446:	d111      	bne.n	800346c <HAL_InitTick+0xd8>
    {
    /* Enable the TIM6 global Interrupt */
        HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 8003448:	2036      	movs	r0, #54	@ 0x36
 800344a:	f000 fad7 	bl	80039fc <HAL_NVIC_EnableIRQ>
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800344e:	687b      	ldr	r3, [r7, #4]
 8003450:	2b0f      	cmp	r3, #15
 8003452:	d808      	bhi.n	8003466 <HAL_InitTick+0xd2>
      {
        /* Configure the TIM IRQ priority */
        HAL_NVIC_SetPriority(TIM6_DAC_IRQn, TickPriority, 0U);
 8003454:	2200      	movs	r2, #0
 8003456:	6879      	ldr	r1, [r7, #4]
 8003458:	2036      	movs	r0, #54	@ 0x36
 800345a:	f000 fab3 	bl	80039c4 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 800345e:	4a0a      	ldr	r2, [pc, #40]	@ (8003488 <HAL_InitTick+0xf4>)
 8003460:	687b      	ldr	r3, [r7, #4]
 8003462:	6013      	str	r3, [r2, #0]
 8003464:	e002      	b.n	800346c <HAL_InitTick+0xd8>
      }
      else
      {
        status = HAL_ERROR;
 8003466:	2301      	movs	r3, #1
 8003468:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
      }
    }
  }

 /* Return function status */
  return status;
 800346c:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
}
 8003470:	4618      	mov	r0, r3
 8003472:	3738      	adds	r7, #56	@ 0x38
 8003474:	46bd      	mov	sp, r7
 8003476:	bd80      	pop	{r7, pc}
 8003478:	40023800 	.word	0x40023800
 800347c:	431bde83 	.word	0x431bde83
 8003480:	200005f4 	.word	0x200005f4
 8003484:	40001000 	.word	0x40001000
 8003488:	20000070 	.word	0x20000070

0800348c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 800348c:	b480      	push	{r7}
 800348e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8003490:	bf00      	nop
 8003492:	e7fd      	b.n	8003490 <NMI_Handler+0x4>

08003494 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8003494:	b480      	push	{r7}
 8003496:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8003498:	bf00      	nop
 800349a:	e7fd      	b.n	8003498 <HardFault_Handler+0x4>

0800349c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 800349c:	b480      	push	{r7}
 800349e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80034a0:	bf00      	nop
 80034a2:	e7fd      	b.n	80034a0 <MemManage_Handler+0x4>

080034a4 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80034a4:	b480      	push	{r7}
 80034a6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80034a8:	bf00      	nop
 80034aa:	e7fd      	b.n	80034a8 <BusFault_Handler+0x4>

080034ac <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80034ac:	b480      	push	{r7}
 80034ae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80034b0:	bf00      	nop
 80034b2:	e7fd      	b.n	80034b0 <UsageFault_Handler+0x4>

080034b4 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80034b4:	b480      	push	{r7}
 80034b6:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80034b8:	bf00      	nop
 80034ba:	46bd      	mov	sp, r7
 80034bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034c0:	4770      	bx	lr

080034c2 <PVD_IRQHandler>:

/**
  * @brief This function handles PVD interrupt through EXTI line 16.
  */
void PVD_IRQHandler(void)
{
 80034c2:	b580      	push	{r7, lr}
 80034c4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN PVD_IRQn 0 */

  /* USER CODE END PVD_IRQn 0 */
  HAL_PWR_PVD_IRQHandler();
 80034c6:	f004 fa05 	bl	80078d4 <HAL_PWR_PVD_IRQHandler>
  /* USER CODE BEGIN PVD_IRQn 1 */

  /* USER CODE END PVD_IRQn 1 */
}
 80034ca:	bf00      	nop
 80034cc:	bd80      	pop	{r7, pc}

080034ce <FLASH_IRQHandler>:

/**
  * @brief This function handles Flash global interrupt.
  */
void FLASH_IRQHandler(void)
{
 80034ce:	b580      	push	{r7, lr}
 80034d0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN FLASH_IRQn 0 */

  /* USER CODE END FLASH_IRQn 0 */
  HAL_FLASH_IRQHandler();
 80034d2:	f000 febd 	bl	8004250 <HAL_FLASH_IRQHandler>
  /* USER CODE BEGIN FLASH_IRQn 1 */

  /* USER CODE END FLASH_IRQn 1 */
}
 80034d6:	bf00      	nop
 80034d8:	bd80      	pop	{r7, pc}

080034da <RCC_IRQHandler>:

/**
  * @brief This function handles RCC global interrupt.
  */
void RCC_IRQHandler(void)
{
 80034da:	b480      	push	{r7}
 80034dc:	af00      	add	r7, sp, #0

  /* USER CODE END RCC_IRQn 0 */
  /* USER CODE BEGIN RCC_IRQn 1 */

  /* USER CODE END RCC_IRQn 1 */
}
 80034de:	bf00      	nop
 80034e0:	46bd      	mov	sp, r7
 80034e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034e6:	4770      	bx	lr

080034e8 <I2C2_EV_IRQHandler>:

/**
  * @brief This function handles I2C2 event interrupt.
  */
void I2C2_EV_IRQHandler(void)
{
 80034e8:	b580      	push	{r7, lr}
 80034ea:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN I2C2_EV_IRQn 0 */

  /* USER CODE END I2C2_EV_IRQn 0 */
  HAL_I2C_EV_IRQHandler(&hi2c2);
 80034ec:	4802      	ldr	r0, [pc, #8]	@ (80034f8 <I2C2_EV_IRQHandler+0x10>)
 80034ee:	f002 f8c3 	bl	8005678 <HAL_I2C_EV_IRQHandler>
  /* USER CODE BEGIN I2C2_EV_IRQn 1 */

  /* USER CODE END I2C2_EV_IRQn 1 */
}
 80034f2:	bf00      	nop
 80034f4:	bd80      	pop	{r7, pc}
 80034f6:	bf00      	nop
 80034f8:	2000036c 	.word	0x2000036c

080034fc <I2C2_ER_IRQHandler>:

/**
  * @brief This function handles I2C2 error interrupt.
  */
void I2C2_ER_IRQHandler(void)
{
 80034fc:	b580      	push	{r7, lr}
 80034fe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN I2C2_ER_IRQn 0 */

  /* USER CODE END I2C2_ER_IRQn 0 */
  HAL_I2C_ER_IRQHandler(&hi2c2);
 8003500:	4802      	ldr	r0, [pc, #8]	@ (800350c <I2C2_ER_IRQHandler+0x10>)
 8003502:	f002 fa2a 	bl	800595a <HAL_I2C_ER_IRQHandler>
  /* USER CODE BEGIN I2C2_ER_IRQn 1 */

  /* USER CODE END I2C2_ER_IRQn 1 */
}
 8003506:	bf00      	nop
 8003508:	bd80      	pop	{r7, pc}
 800350a:	bf00      	nop
 800350c:	2000036c 	.word	0x2000036c

08003510 <SPI1_IRQHandler>:

/**
  * @brief This function handles SPI1 global interrupt.
  */
void SPI1_IRQHandler(void)
{
 8003510:	b580      	push	{r7, lr}
 8003512:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SPI1_IRQn 0 */

  /* USER CODE END SPI1_IRQn 0 */
  HAL_SPI_IRQHandler(&hspi1);
 8003514:	4802      	ldr	r0, [pc, #8]	@ (8003520 <SPI1_IRQHandler+0x10>)
 8003516:	f006 f8e7 	bl	80096e8 <HAL_SPI_IRQHandler>
  /* USER CODE BEGIN SPI1_IRQn 1 */

  /* USER CODE END SPI1_IRQn 1 */
}
 800351a:	bf00      	nop
 800351c:	bd80      	pop	{r7, pc}
 800351e:	bf00      	nop
 8003520:	20000444 	.word	0x20000444

08003524 <UART4_IRQHandler>:

/**
  * @brief This function handles UART4 global interrupt.
  */
void UART4_IRQHandler(void)
{
 8003524:	b580      	push	{r7, lr}
 8003526:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UART4_IRQn 0 */

  /* USER CODE END UART4_IRQn 0 */
  HAL_UART_IRQHandler(&huart4);
 8003528:	4802      	ldr	r0, [pc, #8]	@ (8003534 <UART4_IRQHandler+0x10>)
 800352a:	f006 fdc3 	bl	800a0b4 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN UART4_IRQn 1 */

  /* USER CODE END UART4_IRQn 1 */
}
 800352e:	bf00      	nop
 8003530:	bd80      	pop	{r7, pc}
 8003532:	bf00      	nop
 8003534:	2000049c 	.word	0x2000049c

08003538 <TIM6_DAC_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt, DAC1 and DAC2 underrun error interrupts.
  */
void TIM6_DAC_IRQHandler(void)
{
 8003538:	b580      	push	{r7, lr}
 800353a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_DAC_IRQn 0 */

  /* USER CODE END TIM6_DAC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 800353c:	4802      	ldr	r0, [pc, #8]	@ (8003548 <TIM6_DAC_IRQHandler+0x10>)
 800353e:	f006 fb97 	bl	8009c70 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM6_DAC_IRQn 1 */

  /* USER CODE END TIM6_DAC_IRQn 1 */
}
 8003542:	bf00      	nop
 8003544:	bd80      	pop	{r7, pc}
 8003546:	bf00      	nop
 8003548:	200005f4 	.word	0x200005f4

0800354c <FPU_IRQHandler>:

/**
  * @brief This function handles FPU global interrupt.
  */
void FPU_IRQHandler(void)
{
 800354c:	b480      	push	{r7}
 800354e:	af00      	add	r7, sp, #0

  /* USER CODE END FPU_IRQn 0 */
  /* USER CODE BEGIN FPU_IRQn 1 */

  /* USER CODE END FPU_IRQn 1 */
}
 8003550:	bf00      	nop
 8003552:	46bd      	mov	sp, r7
 8003554:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003558:	4770      	bx	lr
	...

0800355c <DMA2_Stream3_IRQHandler>:

/**
  * @brief This function handles DMA2 stream3 global interrupt.
  */
void DMA2_Stream3_IRQHandler(void)
{
 800355c:	b580      	push	{r7, lr}
 800355e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream3_IRQn 0 */

  /* USER CODE END DMA2_Stream3_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_sdio_rx);
 8003560:	4802      	ldr	r0, [pc, #8]	@ (800356c <DMA2_Stream3_IRQHandler+0x10>)
 8003562:	f000 fbf1 	bl	8003d48 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream3_IRQn 1 */

  /* USER CODE END DMA2_Stream3_IRQn 1 */
}
 8003566:	bf00      	nop
 8003568:	bd80      	pop	{r7, pc}
 800356a:	bf00      	nop
 800356c:	200004e4 	.word	0x200004e4

08003570 <DMA2_Stream6_IRQHandler>:

/**
  * @brief This function handles DMA2 stream6 global interrupt.
  */
void DMA2_Stream6_IRQHandler(void)
{
 8003570:	b580      	push	{r7, lr}
 8003572:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream6_IRQn 0 */

  /* USER CODE END DMA2_Stream6_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_sdio_tx);
 8003574:	4802      	ldr	r0, [pc, #8]	@ (8003580 <DMA2_Stream6_IRQHandler+0x10>)
 8003576:	f000 fbe7 	bl	8003d48 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream6_IRQn 1 */

  /* USER CODE END DMA2_Stream6_IRQn 1 */
}
 800357a:	bf00      	nop
 800357c:	bd80      	pop	{r7, pc}
 800357e:	bf00      	nop
 8003580:	20000544 	.word	0x20000544

08003584 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8003584:	b480      	push	{r7}
 8003586:	af00      	add	r7, sp, #0
  return 1;
 8003588:	2301      	movs	r3, #1
}
 800358a:	4618      	mov	r0, r3
 800358c:	46bd      	mov	sp, r7
 800358e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003592:	4770      	bx	lr

08003594 <_kill>:

int _kill(int pid, int sig)
{
 8003594:	b580      	push	{r7, lr}
 8003596:	b082      	sub	sp, #8
 8003598:	af00      	add	r7, sp, #0
 800359a:	6078      	str	r0, [r7, #4]
 800359c:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 800359e:	f00e f815 	bl	80115cc <__errno>
 80035a2:	4603      	mov	r3, r0
 80035a4:	2216      	movs	r2, #22
 80035a6:	601a      	str	r2, [r3, #0]
  return -1;
 80035a8:	f04f 33ff 	mov.w	r3, #4294967295
}
 80035ac:	4618      	mov	r0, r3
 80035ae:	3708      	adds	r7, #8
 80035b0:	46bd      	mov	sp, r7
 80035b2:	bd80      	pop	{r7, pc}

080035b4 <_exit>:

void _exit (int status)
{
 80035b4:	b580      	push	{r7, lr}
 80035b6:	b082      	sub	sp, #8
 80035b8:	af00      	add	r7, sp, #0
 80035ba:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 80035bc:	f04f 31ff 	mov.w	r1, #4294967295
 80035c0:	6878      	ldr	r0, [r7, #4]
 80035c2:	f7ff ffe7 	bl	8003594 <_kill>
  while (1) {}    /* Make sure we hang here */
 80035c6:	bf00      	nop
 80035c8:	e7fd      	b.n	80035c6 <_exit+0x12>

080035ca <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 80035ca:	b580      	push	{r7, lr}
 80035cc:	b086      	sub	sp, #24
 80035ce:	af00      	add	r7, sp, #0
 80035d0:	60f8      	str	r0, [r7, #12]
 80035d2:	60b9      	str	r1, [r7, #8]
 80035d4:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80035d6:	2300      	movs	r3, #0
 80035d8:	617b      	str	r3, [r7, #20]
 80035da:	e00a      	b.n	80035f2 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 80035dc:	f3af 8000 	nop.w
 80035e0:	4601      	mov	r1, r0
 80035e2:	68bb      	ldr	r3, [r7, #8]
 80035e4:	1c5a      	adds	r2, r3, #1
 80035e6:	60ba      	str	r2, [r7, #8]
 80035e8:	b2ca      	uxtb	r2, r1
 80035ea:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80035ec:	697b      	ldr	r3, [r7, #20]
 80035ee:	3301      	adds	r3, #1
 80035f0:	617b      	str	r3, [r7, #20]
 80035f2:	697a      	ldr	r2, [r7, #20]
 80035f4:	687b      	ldr	r3, [r7, #4]
 80035f6:	429a      	cmp	r2, r3
 80035f8:	dbf0      	blt.n	80035dc <_read+0x12>
  }

  return len;
 80035fa:	687b      	ldr	r3, [r7, #4]
}
 80035fc:	4618      	mov	r0, r3
 80035fe:	3718      	adds	r7, #24
 8003600:	46bd      	mov	sp, r7
 8003602:	bd80      	pop	{r7, pc}

08003604 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8003604:	b580      	push	{r7, lr}
 8003606:	b086      	sub	sp, #24
 8003608:	af00      	add	r7, sp, #0
 800360a:	60f8      	str	r0, [r7, #12]
 800360c:	60b9      	str	r1, [r7, #8]
 800360e:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8003610:	2300      	movs	r3, #0
 8003612:	617b      	str	r3, [r7, #20]
 8003614:	e009      	b.n	800362a <_write+0x26>
  {
    __io_putchar(*ptr++);
 8003616:	68bb      	ldr	r3, [r7, #8]
 8003618:	1c5a      	adds	r2, r3, #1
 800361a:	60ba      	str	r2, [r7, #8]
 800361c:	781b      	ldrb	r3, [r3, #0]
 800361e:	4618      	mov	r0, r3
 8003620:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8003624:	697b      	ldr	r3, [r7, #20]
 8003626:	3301      	adds	r3, #1
 8003628:	617b      	str	r3, [r7, #20]
 800362a:	697a      	ldr	r2, [r7, #20]
 800362c:	687b      	ldr	r3, [r7, #4]
 800362e:	429a      	cmp	r2, r3
 8003630:	dbf1      	blt.n	8003616 <_write+0x12>
  }
  return len;
 8003632:	687b      	ldr	r3, [r7, #4]
}
 8003634:	4618      	mov	r0, r3
 8003636:	3718      	adds	r7, #24
 8003638:	46bd      	mov	sp, r7
 800363a:	bd80      	pop	{r7, pc}

0800363c <_close>:

int _close(int file)
{
 800363c:	b480      	push	{r7}
 800363e:	b083      	sub	sp, #12
 8003640:	af00      	add	r7, sp, #0
 8003642:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8003644:	f04f 33ff 	mov.w	r3, #4294967295
}
 8003648:	4618      	mov	r0, r3
 800364a:	370c      	adds	r7, #12
 800364c:	46bd      	mov	sp, r7
 800364e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003652:	4770      	bx	lr

08003654 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8003654:	b480      	push	{r7}
 8003656:	b083      	sub	sp, #12
 8003658:	af00      	add	r7, sp, #0
 800365a:	6078      	str	r0, [r7, #4]
 800365c:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 800365e:	683b      	ldr	r3, [r7, #0]
 8003660:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8003664:	605a      	str	r2, [r3, #4]
  return 0;
 8003666:	2300      	movs	r3, #0
}
 8003668:	4618      	mov	r0, r3
 800366a:	370c      	adds	r7, #12
 800366c:	46bd      	mov	sp, r7
 800366e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003672:	4770      	bx	lr

08003674 <_isatty>:

int _isatty(int file)
{
 8003674:	b480      	push	{r7}
 8003676:	b083      	sub	sp, #12
 8003678:	af00      	add	r7, sp, #0
 800367a:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 800367c:	2301      	movs	r3, #1
}
 800367e:	4618      	mov	r0, r3
 8003680:	370c      	adds	r7, #12
 8003682:	46bd      	mov	sp, r7
 8003684:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003688:	4770      	bx	lr

0800368a <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 800368a:	b480      	push	{r7}
 800368c:	b085      	sub	sp, #20
 800368e:	af00      	add	r7, sp, #0
 8003690:	60f8      	str	r0, [r7, #12]
 8003692:	60b9      	str	r1, [r7, #8]
 8003694:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8003696:	2300      	movs	r3, #0
}
 8003698:	4618      	mov	r0, r3
 800369a:	3714      	adds	r7, #20
 800369c:	46bd      	mov	sp, r7
 800369e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036a2:	4770      	bx	lr

080036a4 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80036a4:	b580      	push	{r7, lr}
 80036a6:	b086      	sub	sp, #24
 80036a8:	af00      	add	r7, sp, #0
 80036aa:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80036ac:	4a14      	ldr	r2, [pc, #80]	@ (8003700 <_sbrk+0x5c>)
 80036ae:	4b15      	ldr	r3, [pc, #84]	@ (8003704 <_sbrk+0x60>)
 80036b0:	1ad3      	subs	r3, r2, r3
 80036b2:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80036b4:	697b      	ldr	r3, [r7, #20]
 80036b6:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80036b8:	4b13      	ldr	r3, [pc, #76]	@ (8003708 <_sbrk+0x64>)
 80036ba:	681b      	ldr	r3, [r3, #0]
 80036bc:	2b00      	cmp	r3, #0
 80036be:	d102      	bne.n	80036c6 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80036c0:	4b11      	ldr	r3, [pc, #68]	@ (8003708 <_sbrk+0x64>)
 80036c2:	4a12      	ldr	r2, [pc, #72]	@ (800370c <_sbrk+0x68>)
 80036c4:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80036c6:	4b10      	ldr	r3, [pc, #64]	@ (8003708 <_sbrk+0x64>)
 80036c8:	681a      	ldr	r2, [r3, #0]
 80036ca:	687b      	ldr	r3, [r7, #4]
 80036cc:	4413      	add	r3, r2
 80036ce:	693a      	ldr	r2, [r7, #16]
 80036d0:	429a      	cmp	r2, r3
 80036d2:	d207      	bcs.n	80036e4 <_sbrk+0x40>
  {
    errno = ENOMEM;
 80036d4:	f00d ff7a 	bl	80115cc <__errno>
 80036d8:	4603      	mov	r3, r0
 80036da:	220c      	movs	r2, #12
 80036dc:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80036de:	f04f 33ff 	mov.w	r3, #4294967295
 80036e2:	e009      	b.n	80036f8 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80036e4:	4b08      	ldr	r3, [pc, #32]	@ (8003708 <_sbrk+0x64>)
 80036e6:	681b      	ldr	r3, [r3, #0]
 80036e8:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80036ea:	4b07      	ldr	r3, [pc, #28]	@ (8003708 <_sbrk+0x64>)
 80036ec:	681a      	ldr	r2, [r3, #0]
 80036ee:	687b      	ldr	r3, [r7, #4]
 80036f0:	4413      	add	r3, r2
 80036f2:	4a05      	ldr	r2, [pc, #20]	@ (8003708 <_sbrk+0x64>)
 80036f4:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80036f6:	68fb      	ldr	r3, [r7, #12]
}
 80036f8:	4618      	mov	r0, r3
 80036fa:	3718      	adds	r7, #24
 80036fc:	46bd      	mov	sp, r7
 80036fe:	bd80      	pop	{r7, pc}
 8003700:	20020000 	.word	0x20020000
 8003704:	00001000 	.word	0x00001000
 8003708:	2000063c 	.word	0x2000063c
 800370c:	20004798 	.word	0x20004798

08003710 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8003710:	b480      	push	{r7}
 8003712:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8003714:	4b06      	ldr	r3, [pc, #24]	@ (8003730 <SystemInit+0x20>)
 8003716:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800371a:	4a05      	ldr	r2, [pc, #20]	@ (8003730 <SystemInit+0x20>)
 800371c:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8003720:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8003724:	bf00      	nop
 8003726:	46bd      	mov	sp, r7
 8003728:	f85d 7b04 	ldr.w	r7, [sp], #4
 800372c:	4770      	bx	lr
 800372e:	bf00      	nop
 8003730:	e000ed00 	.word	0xe000ed00

08003734 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 8003734:	f8df d034 	ldr.w	sp, [pc, #52]	@ 800376c <LoopFillZerobss+0xe>
  
/* Call the clock system initialization function.*/
  bl  SystemInit  
 8003738:	f7ff ffea 	bl	8003710 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 800373c:	480c      	ldr	r0, [pc, #48]	@ (8003770 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 800373e:	490d      	ldr	r1, [pc, #52]	@ (8003774 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8003740:	4a0d      	ldr	r2, [pc, #52]	@ (8003778 <LoopFillZerobss+0x1a>)
  movs r3, #0
 8003742:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8003744:	e002      	b.n	800374c <LoopCopyDataInit>

08003746 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8003746:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8003748:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800374a:	3304      	adds	r3, #4

0800374c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 800374c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800374e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8003750:	d3f9      	bcc.n	8003746 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8003752:	4a0a      	ldr	r2, [pc, #40]	@ (800377c <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8003754:	4c0a      	ldr	r4, [pc, #40]	@ (8003780 <LoopFillZerobss+0x22>)
  movs r3, #0
 8003756:	2300      	movs	r3, #0
  b LoopFillZerobss
 8003758:	e001      	b.n	800375e <LoopFillZerobss>

0800375a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800375a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 800375c:	3204      	adds	r2, #4

0800375e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800375e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8003760:	d3fb      	bcc.n	800375a <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8003762:	f00d ff39 	bl	80115d8 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8003766:	f7fe fa95 	bl	8001c94 <main>
  bx  lr    
 800376a:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 800376c:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8003770:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8003774:	200000fc 	.word	0x200000fc
  ldr r2, =_sidata
 8003778:	08013318 	.word	0x08013318
  ldr r2, =_sbss
 800377c:	200000fc 	.word	0x200000fc
  ldr r4, =_ebss
 8003780:	20004798 	.word	0x20004798

08003784 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8003784:	e7fe      	b.n	8003784 <ADC_IRQHandler>
	...

08003788 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8003788:	b580      	push	{r7, lr}
 800378a:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 800378c:	4b0e      	ldr	r3, [pc, #56]	@ (80037c8 <HAL_Init+0x40>)
 800378e:	681b      	ldr	r3, [r3, #0]
 8003790:	4a0d      	ldr	r2, [pc, #52]	@ (80037c8 <HAL_Init+0x40>)
 8003792:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8003796:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8003798:	4b0b      	ldr	r3, [pc, #44]	@ (80037c8 <HAL_Init+0x40>)
 800379a:	681b      	ldr	r3, [r3, #0]
 800379c:	4a0a      	ldr	r2, [pc, #40]	@ (80037c8 <HAL_Init+0x40>)
 800379e:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 80037a2:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80037a4:	4b08      	ldr	r3, [pc, #32]	@ (80037c8 <HAL_Init+0x40>)
 80037a6:	681b      	ldr	r3, [r3, #0]
 80037a8:	4a07      	ldr	r2, [pc, #28]	@ (80037c8 <HAL_Init+0x40>)
 80037aa:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80037ae:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80037b0:	2003      	movs	r0, #3
 80037b2:	f000 f8fc 	bl	80039ae <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80037b6:	200f      	movs	r0, #15
 80037b8:	f7ff fdec 	bl	8003394 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80037bc:	f7ff fbbe 	bl	8002f3c <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80037c0:	2300      	movs	r3, #0
}
 80037c2:	4618      	mov	r0, r3
 80037c4:	bd80      	pop	{r7, pc}
 80037c6:	bf00      	nop
 80037c8:	40023c00 	.word	0x40023c00

080037cc <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80037cc:	b480      	push	{r7}
 80037ce:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80037d0:	4b06      	ldr	r3, [pc, #24]	@ (80037ec <HAL_IncTick+0x20>)
 80037d2:	781b      	ldrb	r3, [r3, #0]
 80037d4:	461a      	mov	r2, r3
 80037d6:	4b06      	ldr	r3, [pc, #24]	@ (80037f0 <HAL_IncTick+0x24>)
 80037d8:	681b      	ldr	r3, [r3, #0]
 80037da:	4413      	add	r3, r2
 80037dc:	4a04      	ldr	r2, [pc, #16]	@ (80037f0 <HAL_IncTick+0x24>)
 80037de:	6013      	str	r3, [r2, #0]
}
 80037e0:	bf00      	nop
 80037e2:	46bd      	mov	sp, r7
 80037e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037e8:	4770      	bx	lr
 80037ea:	bf00      	nop
 80037ec:	20000074 	.word	0x20000074
 80037f0:	20000640 	.word	0x20000640

080037f4 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80037f4:	b480      	push	{r7}
 80037f6:	af00      	add	r7, sp, #0
  return uwTick;
 80037f8:	4b03      	ldr	r3, [pc, #12]	@ (8003808 <HAL_GetTick+0x14>)
 80037fa:	681b      	ldr	r3, [r3, #0]
}
 80037fc:	4618      	mov	r0, r3
 80037fe:	46bd      	mov	sp, r7
 8003800:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003804:	4770      	bx	lr
 8003806:	bf00      	nop
 8003808:	20000640 	.word	0x20000640

0800380c <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 800380c:	b580      	push	{r7, lr}
 800380e:	b084      	sub	sp, #16
 8003810:	af00      	add	r7, sp, #0
 8003812:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8003814:	f7ff ffee 	bl	80037f4 <HAL_GetTick>
 8003818:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800381a:	687b      	ldr	r3, [r7, #4]
 800381c:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 800381e:	68fb      	ldr	r3, [r7, #12]
 8003820:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003824:	d005      	beq.n	8003832 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8003826:	4b0a      	ldr	r3, [pc, #40]	@ (8003850 <HAL_Delay+0x44>)
 8003828:	781b      	ldrb	r3, [r3, #0]
 800382a:	461a      	mov	r2, r3
 800382c:	68fb      	ldr	r3, [r7, #12]
 800382e:	4413      	add	r3, r2
 8003830:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8003832:	bf00      	nop
 8003834:	f7ff ffde 	bl	80037f4 <HAL_GetTick>
 8003838:	4602      	mov	r2, r0
 800383a:	68bb      	ldr	r3, [r7, #8]
 800383c:	1ad3      	subs	r3, r2, r3
 800383e:	68fa      	ldr	r2, [r7, #12]
 8003840:	429a      	cmp	r2, r3
 8003842:	d8f7      	bhi.n	8003834 <HAL_Delay+0x28>
  {
  }
}
 8003844:	bf00      	nop
 8003846:	bf00      	nop
 8003848:	3710      	adds	r7, #16
 800384a:	46bd      	mov	sp, r7
 800384c:	bd80      	pop	{r7, pc}
 800384e:	bf00      	nop
 8003850:	20000074 	.word	0x20000074

08003854 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003854:	b480      	push	{r7}
 8003856:	b085      	sub	sp, #20
 8003858:	af00      	add	r7, sp, #0
 800385a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 800385c:	687b      	ldr	r3, [r7, #4]
 800385e:	f003 0307 	and.w	r3, r3, #7
 8003862:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8003864:	4b0c      	ldr	r3, [pc, #48]	@ (8003898 <__NVIC_SetPriorityGrouping+0x44>)
 8003866:	68db      	ldr	r3, [r3, #12]
 8003868:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800386a:	68ba      	ldr	r2, [r7, #8]
 800386c:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8003870:	4013      	ands	r3, r2
 8003872:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8003874:	68fb      	ldr	r3, [r7, #12]
 8003876:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8003878:	68bb      	ldr	r3, [r7, #8]
 800387a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 800387c:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8003880:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8003884:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8003886:	4a04      	ldr	r2, [pc, #16]	@ (8003898 <__NVIC_SetPriorityGrouping+0x44>)
 8003888:	68bb      	ldr	r3, [r7, #8]
 800388a:	60d3      	str	r3, [r2, #12]
}
 800388c:	bf00      	nop
 800388e:	3714      	adds	r7, #20
 8003890:	46bd      	mov	sp, r7
 8003892:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003896:	4770      	bx	lr
 8003898:	e000ed00 	.word	0xe000ed00

0800389c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 800389c:	b480      	push	{r7}
 800389e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80038a0:	4b04      	ldr	r3, [pc, #16]	@ (80038b4 <__NVIC_GetPriorityGrouping+0x18>)
 80038a2:	68db      	ldr	r3, [r3, #12]
 80038a4:	0a1b      	lsrs	r3, r3, #8
 80038a6:	f003 0307 	and.w	r3, r3, #7
}
 80038aa:	4618      	mov	r0, r3
 80038ac:	46bd      	mov	sp, r7
 80038ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038b2:	4770      	bx	lr
 80038b4:	e000ed00 	.word	0xe000ed00

080038b8 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80038b8:	b480      	push	{r7}
 80038ba:	b083      	sub	sp, #12
 80038bc:	af00      	add	r7, sp, #0
 80038be:	4603      	mov	r3, r0
 80038c0:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80038c2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80038c6:	2b00      	cmp	r3, #0
 80038c8:	db0b      	blt.n	80038e2 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80038ca:	79fb      	ldrb	r3, [r7, #7]
 80038cc:	f003 021f 	and.w	r2, r3, #31
 80038d0:	4907      	ldr	r1, [pc, #28]	@ (80038f0 <__NVIC_EnableIRQ+0x38>)
 80038d2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80038d6:	095b      	lsrs	r3, r3, #5
 80038d8:	2001      	movs	r0, #1
 80038da:	fa00 f202 	lsl.w	r2, r0, r2
 80038de:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 80038e2:	bf00      	nop
 80038e4:	370c      	adds	r7, #12
 80038e6:	46bd      	mov	sp, r7
 80038e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038ec:	4770      	bx	lr
 80038ee:	bf00      	nop
 80038f0:	e000e100 	.word	0xe000e100

080038f4 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80038f4:	b480      	push	{r7}
 80038f6:	b083      	sub	sp, #12
 80038f8:	af00      	add	r7, sp, #0
 80038fa:	4603      	mov	r3, r0
 80038fc:	6039      	str	r1, [r7, #0]
 80038fe:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003900:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003904:	2b00      	cmp	r3, #0
 8003906:	db0a      	blt.n	800391e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003908:	683b      	ldr	r3, [r7, #0]
 800390a:	b2da      	uxtb	r2, r3
 800390c:	490c      	ldr	r1, [pc, #48]	@ (8003940 <__NVIC_SetPriority+0x4c>)
 800390e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003912:	0112      	lsls	r2, r2, #4
 8003914:	b2d2      	uxtb	r2, r2
 8003916:	440b      	add	r3, r1
 8003918:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 800391c:	e00a      	b.n	8003934 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800391e:	683b      	ldr	r3, [r7, #0]
 8003920:	b2da      	uxtb	r2, r3
 8003922:	4908      	ldr	r1, [pc, #32]	@ (8003944 <__NVIC_SetPriority+0x50>)
 8003924:	79fb      	ldrb	r3, [r7, #7]
 8003926:	f003 030f 	and.w	r3, r3, #15
 800392a:	3b04      	subs	r3, #4
 800392c:	0112      	lsls	r2, r2, #4
 800392e:	b2d2      	uxtb	r2, r2
 8003930:	440b      	add	r3, r1
 8003932:	761a      	strb	r2, [r3, #24]
}
 8003934:	bf00      	nop
 8003936:	370c      	adds	r7, #12
 8003938:	46bd      	mov	sp, r7
 800393a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800393e:	4770      	bx	lr
 8003940:	e000e100 	.word	0xe000e100
 8003944:	e000ed00 	.word	0xe000ed00

08003948 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8003948:	b480      	push	{r7}
 800394a:	b089      	sub	sp, #36	@ 0x24
 800394c:	af00      	add	r7, sp, #0
 800394e:	60f8      	str	r0, [r7, #12]
 8003950:	60b9      	str	r1, [r7, #8]
 8003952:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8003954:	68fb      	ldr	r3, [r7, #12]
 8003956:	f003 0307 	and.w	r3, r3, #7
 800395a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800395c:	69fb      	ldr	r3, [r7, #28]
 800395e:	f1c3 0307 	rsb	r3, r3, #7
 8003962:	2b04      	cmp	r3, #4
 8003964:	bf28      	it	cs
 8003966:	2304      	movcs	r3, #4
 8003968:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800396a:	69fb      	ldr	r3, [r7, #28]
 800396c:	3304      	adds	r3, #4
 800396e:	2b06      	cmp	r3, #6
 8003970:	d902      	bls.n	8003978 <NVIC_EncodePriority+0x30>
 8003972:	69fb      	ldr	r3, [r7, #28]
 8003974:	3b03      	subs	r3, #3
 8003976:	e000      	b.n	800397a <NVIC_EncodePriority+0x32>
 8003978:	2300      	movs	r3, #0
 800397a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800397c:	f04f 32ff 	mov.w	r2, #4294967295
 8003980:	69bb      	ldr	r3, [r7, #24]
 8003982:	fa02 f303 	lsl.w	r3, r2, r3
 8003986:	43da      	mvns	r2, r3
 8003988:	68bb      	ldr	r3, [r7, #8]
 800398a:	401a      	ands	r2, r3
 800398c:	697b      	ldr	r3, [r7, #20]
 800398e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8003990:	f04f 31ff 	mov.w	r1, #4294967295
 8003994:	697b      	ldr	r3, [r7, #20]
 8003996:	fa01 f303 	lsl.w	r3, r1, r3
 800399a:	43d9      	mvns	r1, r3
 800399c:	687b      	ldr	r3, [r7, #4]
 800399e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80039a0:	4313      	orrs	r3, r2
         );
}
 80039a2:	4618      	mov	r0, r3
 80039a4:	3724      	adds	r7, #36	@ 0x24
 80039a6:	46bd      	mov	sp, r7
 80039a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80039ac:	4770      	bx	lr

080039ae <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80039ae:	b580      	push	{r7, lr}
 80039b0:	b082      	sub	sp, #8
 80039b2:	af00      	add	r7, sp, #0
 80039b4:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80039b6:	6878      	ldr	r0, [r7, #4]
 80039b8:	f7ff ff4c 	bl	8003854 <__NVIC_SetPriorityGrouping>
}
 80039bc:	bf00      	nop
 80039be:	3708      	adds	r7, #8
 80039c0:	46bd      	mov	sp, r7
 80039c2:	bd80      	pop	{r7, pc}

080039c4 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80039c4:	b580      	push	{r7, lr}
 80039c6:	b086      	sub	sp, #24
 80039c8:	af00      	add	r7, sp, #0
 80039ca:	4603      	mov	r3, r0
 80039cc:	60b9      	str	r1, [r7, #8]
 80039ce:	607a      	str	r2, [r7, #4]
 80039d0:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80039d2:	2300      	movs	r3, #0
 80039d4:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80039d6:	f7ff ff61 	bl	800389c <__NVIC_GetPriorityGrouping>
 80039da:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80039dc:	687a      	ldr	r2, [r7, #4]
 80039de:	68b9      	ldr	r1, [r7, #8]
 80039e0:	6978      	ldr	r0, [r7, #20]
 80039e2:	f7ff ffb1 	bl	8003948 <NVIC_EncodePriority>
 80039e6:	4602      	mov	r2, r0
 80039e8:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80039ec:	4611      	mov	r1, r2
 80039ee:	4618      	mov	r0, r3
 80039f0:	f7ff ff80 	bl	80038f4 <__NVIC_SetPriority>
}
 80039f4:	bf00      	nop
 80039f6:	3718      	adds	r7, #24
 80039f8:	46bd      	mov	sp, r7
 80039fa:	bd80      	pop	{r7, pc}

080039fc <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80039fc:	b580      	push	{r7, lr}
 80039fe:	b082      	sub	sp, #8
 8003a00:	af00      	add	r7, sp, #0
 8003a02:	4603      	mov	r3, r0
 8003a04:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8003a06:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003a0a:	4618      	mov	r0, r3
 8003a0c:	f7ff ff54 	bl	80038b8 <__NVIC_EnableIRQ>
}
 8003a10:	bf00      	nop
 8003a12:	3708      	adds	r7, #8
 8003a14:	46bd      	mov	sp, r7
 8003a16:	bd80      	pop	{r7, pc}

08003a18 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8003a18:	b580      	push	{r7, lr}
 8003a1a:	b086      	sub	sp, #24
 8003a1c:	af00      	add	r7, sp, #0
 8003a1e:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8003a20:	2300      	movs	r3, #0
 8003a22:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 8003a24:	f7ff fee6 	bl	80037f4 <HAL_GetTick>
 8003a28:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 8003a2a:	687b      	ldr	r3, [r7, #4]
 8003a2c:	2b00      	cmp	r3, #0
 8003a2e:	d101      	bne.n	8003a34 <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 8003a30:	2301      	movs	r3, #1
 8003a32:	e099      	b.n	8003b68 <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8003a34:	687b      	ldr	r3, [r7, #4]
 8003a36:	2202      	movs	r2, #2
 8003a38:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 8003a3c:	687b      	ldr	r3, [r7, #4]
 8003a3e:	2200      	movs	r2, #0
 8003a40:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 8003a44:	687b      	ldr	r3, [r7, #4]
 8003a46:	681b      	ldr	r3, [r3, #0]
 8003a48:	681a      	ldr	r2, [r3, #0]
 8003a4a:	687b      	ldr	r3, [r7, #4]
 8003a4c:	681b      	ldr	r3, [r3, #0]
 8003a4e:	f022 0201 	bic.w	r2, r2, #1
 8003a52:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8003a54:	e00f      	b.n	8003a76 <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8003a56:	f7ff fecd 	bl	80037f4 <HAL_GetTick>
 8003a5a:	4602      	mov	r2, r0
 8003a5c:	693b      	ldr	r3, [r7, #16]
 8003a5e:	1ad3      	subs	r3, r2, r3
 8003a60:	2b05      	cmp	r3, #5
 8003a62:	d908      	bls.n	8003a76 <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8003a64:	687b      	ldr	r3, [r7, #4]
 8003a66:	2220      	movs	r2, #32
 8003a68:	655a      	str	r2, [r3, #84]	@ 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 8003a6a:	687b      	ldr	r3, [r7, #4]
 8003a6c:	2203      	movs	r2, #3
 8003a6e:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
      
      return HAL_TIMEOUT;
 8003a72:	2303      	movs	r3, #3
 8003a74:	e078      	b.n	8003b68 <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8003a76:	687b      	ldr	r3, [r7, #4]
 8003a78:	681b      	ldr	r3, [r3, #0]
 8003a7a:	681b      	ldr	r3, [r3, #0]
 8003a7c:	f003 0301 	and.w	r3, r3, #1
 8003a80:	2b00      	cmp	r3, #0
 8003a82:	d1e8      	bne.n	8003a56 <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 8003a84:	687b      	ldr	r3, [r7, #4]
 8003a86:	681b      	ldr	r3, [r3, #0]
 8003a88:	681b      	ldr	r3, [r3, #0]
 8003a8a:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8003a8c:	697a      	ldr	r2, [r7, #20]
 8003a8e:	4b38      	ldr	r3, [pc, #224]	@ (8003b70 <HAL_DMA_Init+0x158>)
 8003a90:	4013      	ands	r3, r2
 8003a92:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8003a94:	687b      	ldr	r3, [r7, #4]
 8003a96:	685a      	ldr	r2, [r3, #4]
 8003a98:	687b      	ldr	r3, [r7, #4]
 8003a9a:	689b      	ldr	r3, [r3, #8]
 8003a9c:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003a9e:	687b      	ldr	r3, [r7, #4]
 8003aa0:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8003aa2:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003aa4:	687b      	ldr	r3, [r7, #4]
 8003aa6:	691b      	ldr	r3, [r3, #16]
 8003aa8:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003aaa:	687b      	ldr	r3, [r7, #4]
 8003aac:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003aae:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003ab0:	687b      	ldr	r3, [r7, #4]
 8003ab2:	699b      	ldr	r3, [r3, #24]
 8003ab4:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8003ab6:	687b      	ldr	r3, [r7, #4]
 8003ab8:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003aba:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8003abc:	687b      	ldr	r3, [r7, #4]
 8003abe:	6a1b      	ldr	r3, [r3, #32]
 8003ac0:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8003ac2:	697a      	ldr	r2, [r7, #20]
 8003ac4:	4313      	orrs	r3, r2
 8003ac6:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8003ac8:	687b      	ldr	r3, [r7, #4]
 8003aca:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003acc:	2b04      	cmp	r3, #4
 8003ace:	d107      	bne.n	8003ae0 <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8003ad0:	687b      	ldr	r3, [r7, #4]
 8003ad2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003ad4:	687b      	ldr	r3, [r7, #4]
 8003ad6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003ad8:	4313      	orrs	r3, r2
 8003ada:	697a      	ldr	r2, [r7, #20]
 8003adc:	4313      	orrs	r3, r2
 8003ade:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 8003ae0:	687b      	ldr	r3, [r7, #4]
 8003ae2:	681b      	ldr	r3, [r3, #0]
 8003ae4:	697a      	ldr	r2, [r7, #20]
 8003ae6:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 8003ae8:	687b      	ldr	r3, [r7, #4]
 8003aea:	681b      	ldr	r3, [r3, #0]
 8003aec:	695b      	ldr	r3, [r3, #20]
 8003aee:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8003af0:	697b      	ldr	r3, [r7, #20]
 8003af2:	f023 0307 	bic.w	r3, r3, #7
 8003af6:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 8003af8:	687b      	ldr	r3, [r7, #4]
 8003afa:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003afc:	697a      	ldr	r2, [r7, #20]
 8003afe:	4313      	orrs	r3, r2
 8003b00:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8003b02:	687b      	ldr	r3, [r7, #4]
 8003b04:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003b06:	2b04      	cmp	r3, #4
 8003b08:	d117      	bne.n	8003b3a <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 8003b0a:	687b      	ldr	r3, [r7, #4]
 8003b0c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003b0e:	697a      	ldr	r2, [r7, #20]
 8003b10:	4313      	orrs	r3, r2
 8003b12:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8003b14:	687b      	ldr	r3, [r7, #4]
 8003b16:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003b18:	2b00      	cmp	r3, #0
 8003b1a:	d00e      	beq.n	8003b3a <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8003b1c:	6878      	ldr	r0, [r7, #4]
 8003b1e:	f000 fb1b 	bl	8004158 <DMA_CheckFifoParam>
 8003b22:	4603      	mov	r3, r0
 8003b24:	2b00      	cmp	r3, #0
 8003b26:	d008      	beq.n	8003b3a <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8003b28:	687b      	ldr	r3, [r7, #4]
 8003b2a:	2240      	movs	r2, #64	@ 0x40
 8003b2c:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8003b2e:	687b      	ldr	r3, [r7, #4]
 8003b30:	2201      	movs	r2, #1
 8003b32:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        return HAL_ERROR; 
 8003b36:	2301      	movs	r3, #1
 8003b38:	e016      	b.n	8003b68 <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 8003b3a:	687b      	ldr	r3, [r7, #4]
 8003b3c:	681b      	ldr	r3, [r3, #0]
 8003b3e:	697a      	ldr	r2, [r7, #20]
 8003b40:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8003b42:	6878      	ldr	r0, [r7, #4]
 8003b44:	f000 fad2 	bl	80040ec <DMA_CalcBaseAndBitshift>
 8003b48:	4603      	mov	r3, r0
 8003b4a:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8003b4c:	687b      	ldr	r3, [r7, #4]
 8003b4e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003b50:	223f      	movs	r2, #63	@ 0x3f
 8003b52:	409a      	lsls	r2, r3
 8003b54:	68fb      	ldr	r3, [r7, #12]
 8003b56:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8003b58:	687b      	ldr	r3, [r7, #4]
 8003b5a:	2200      	movs	r2, #0
 8003b5c:	655a      	str	r2, [r3, #84]	@ 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8003b5e:	687b      	ldr	r3, [r7, #4]
 8003b60:	2201      	movs	r2, #1
 8003b62:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  return HAL_OK;
 8003b66:	2300      	movs	r3, #0
}
 8003b68:	4618      	mov	r0, r3
 8003b6a:	3718      	adds	r7, #24
 8003b6c:	46bd      	mov	sp, r7
 8003b6e:	bd80      	pop	{r7, pc}
 8003b70:	f010803f 	.word	0xf010803f

08003b74 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8003b74:	b580      	push	{r7, lr}
 8003b76:	b086      	sub	sp, #24
 8003b78:	af00      	add	r7, sp, #0
 8003b7a:	60f8      	str	r0, [r7, #12]
 8003b7c:	60b9      	str	r1, [r7, #8]
 8003b7e:	607a      	str	r2, [r7, #4]
 8003b80:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8003b82:	2300      	movs	r3, #0
 8003b84:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8003b86:	68fb      	ldr	r3, [r7, #12]
 8003b88:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003b8a:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 8003b8c:	68fb      	ldr	r3, [r7, #12]
 8003b8e:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 8003b92:	2b01      	cmp	r3, #1
 8003b94:	d101      	bne.n	8003b9a <HAL_DMA_Start_IT+0x26>
 8003b96:	2302      	movs	r3, #2
 8003b98:	e040      	b.n	8003c1c <HAL_DMA_Start_IT+0xa8>
 8003b9a:	68fb      	ldr	r3, [r7, #12]
 8003b9c:	2201      	movs	r2, #1
 8003b9e:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 8003ba2:	68fb      	ldr	r3, [r7, #12]
 8003ba4:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8003ba8:	b2db      	uxtb	r3, r3
 8003baa:	2b01      	cmp	r3, #1
 8003bac:	d12f      	bne.n	8003c0e <HAL_DMA_Start_IT+0x9a>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8003bae:	68fb      	ldr	r3, [r7, #12]
 8003bb0:	2202      	movs	r2, #2
 8003bb2:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8003bb6:	68fb      	ldr	r3, [r7, #12]
 8003bb8:	2200      	movs	r2, #0
 8003bba:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8003bbc:	683b      	ldr	r3, [r7, #0]
 8003bbe:	687a      	ldr	r2, [r7, #4]
 8003bc0:	68b9      	ldr	r1, [r7, #8]
 8003bc2:	68f8      	ldr	r0, [r7, #12]
 8003bc4:	f000 fa64 	bl	8004090 <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8003bc8:	68fb      	ldr	r3, [r7, #12]
 8003bca:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003bcc:	223f      	movs	r2, #63	@ 0x3f
 8003bce:	409a      	lsls	r2, r3
 8003bd0:	693b      	ldr	r3, [r7, #16]
 8003bd2:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 8003bd4:	68fb      	ldr	r3, [r7, #12]
 8003bd6:	681b      	ldr	r3, [r3, #0]
 8003bd8:	681a      	ldr	r2, [r3, #0]
 8003bda:	68fb      	ldr	r3, [r7, #12]
 8003bdc:	681b      	ldr	r3, [r3, #0]
 8003bde:	f042 0216 	orr.w	r2, r2, #22
 8003be2:	601a      	str	r2, [r3, #0]
    
    if(hdma->XferHalfCpltCallback != NULL)
 8003be4:	68fb      	ldr	r3, [r7, #12]
 8003be6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003be8:	2b00      	cmp	r3, #0
 8003bea:	d007      	beq.n	8003bfc <HAL_DMA_Start_IT+0x88>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 8003bec:	68fb      	ldr	r3, [r7, #12]
 8003bee:	681b      	ldr	r3, [r3, #0]
 8003bf0:	681a      	ldr	r2, [r3, #0]
 8003bf2:	68fb      	ldr	r3, [r7, #12]
 8003bf4:	681b      	ldr	r3, [r3, #0]
 8003bf6:	f042 0208 	orr.w	r2, r2, #8
 8003bfa:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8003bfc:	68fb      	ldr	r3, [r7, #12]
 8003bfe:	681b      	ldr	r3, [r3, #0]
 8003c00:	681a      	ldr	r2, [r3, #0]
 8003c02:	68fb      	ldr	r3, [r7, #12]
 8003c04:	681b      	ldr	r3, [r3, #0]
 8003c06:	f042 0201 	orr.w	r2, r2, #1
 8003c0a:	601a      	str	r2, [r3, #0]
 8003c0c:	e005      	b.n	8003c1a <HAL_DMA_Start_IT+0xa6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 8003c0e:	68fb      	ldr	r3, [r7, #12]
 8003c10:	2200      	movs	r2, #0
 8003c12:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 8003c16:	2302      	movs	r3, #2
 8003c18:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 8003c1a:	7dfb      	ldrb	r3, [r7, #23]
}
 8003c1c:	4618      	mov	r0, r3
 8003c1e:	3718      	adds	r7, #24
 8003c20:	46bd      	mov	sp, r7
 8003c22:	bd80      	pop	{r7, pc}

08003c24 <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8003c24:	b580      	push	{r7, lr}
 8003c26:	b084      	sub	sp, #16
 8003c28:	af00      	add	r7, sp, #0
 8003c2a:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8003c2c:	687b      	ldr	r3, [r7, #4]
 8003c2e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003c30:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 8003c32:	f7ff fddf 	bl	80037f4 <HAL_GetTick>
 8003c36:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8003c38:	687b      	ldr	r3, [r7, #4]
 8003c3a:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8003c3e:	b2db      	uxtb	r3, r3
 8003c40:	2b02      	cmp	r3, #2
 8003c42:	d008      	beq.n	8003c56 <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8003c44:	687b      	ldr	r3, [r7, #4]
 8003c46:	2280      	movs	r2, #128	@ 0x80
 8003c48:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003c4a:	687b      	ldr	r3, [r7, #4]
 8003c4c:	2200      	movs	r2, #0
 8003c4e:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    return HAL_ERROR;
 8003c52:	2301      	movs	r3, #1
 8003c54:	e052      	b.n	8003cfc <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8003c56:	687b      	ldr	r3, [r7, #4]
 8003c58:	681b      	ldr	r3, [r3, #0]
 8003c5a:	681a      	ldr	r2, [r3, #0]
 8003c5c:	687b      	ldr	r3, [r7, #4]
 8003c5e:	681b      	ldr	r3, [r3, #0]
 8003c60:	f022 0216 	bic.w	r2, r2, #22
 8003c64:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 8003c66:	687b      	ldr	r3, [r7, #4]
 8003c68:	681b      	ldr	r3, [r3, #0]
 8003c6a:	695a      	ldr	r2, [r3, #20]
 8003c6c:	687b      	ldr	r3, [r7, #4]
 8003c6e:	681b      	ldr	r3, [r3, #0]
 8003c70:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8003c74:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8003c76:	687b      	ldr	r3, [r7, #4]
 8003c78:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003c7a:	2b00      	cmp	r3, #0
 8003c7c:	d103      	bne.n	8003c86 <HAL_DMA_Abort+0x62>
 8003c7e:	687b      	ldr	r3, [r7, #4]
 8003c80:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003c82:	2b00      	cmp	r3, #0
 8003c84:	d007      	beq.n	8003c96 <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 8003c86:	687b      	ldr	r3, [r7, #4]
 8003c88:	681b      	ldr	r3, [r3, #0]
 8003c8a:	681a      	ldr	r2, [r3, #0]
 8003c8c:	687b      	ldr	r3, [r7, #4]
 8003c8e:	681b      	ldr	r3, [r3, #0]
 8003c90:	f022 0208 	bic.w	r2, r2, #8
 8003c94:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8003c96:	687b      	ldr	r3, [r7, #4]
 8003c98:	681b      	ldr	r3, [r3, #0]
 8003c9a:	681a      	ldr	r2, [r3, #0]
 8003c9c:	687b      	ldr	r3, [r7, #4]
 8003c9e:	681b      	ldr	r3, [r3, #0]
 8003ca0:	f022 0201 	bic.w	r2, r2, #1
 8003ca4:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8003ca6:	e013      	b.n	8003cd0 <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8003ca8:	f7ff fda4 	bl	80037f4 <HAL_GetTick>
 8003cac:	4602      	mov	r2, r0
 8003cae:	68bb      	ldr	r3, [r7, #8]
 8003cb0:	1ad3      	subs	r3, r2, r3
 8003cb2:	2b05      	cmp	r3, #5
 8003cb4:	d90c      	bls.n	8003cd0 <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8003cb6:	687b      	ldr	r3, [r7, #4]
 8003cb8:	2220      	movs	r2, #32
 8003cba:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 8003cbc:	687b      	ldr	r3, [r7, #4]
 8003cbe:	2203      	movs	r2, #3
 8003cc0:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8003cc4:	687b      	ldr	r3, [r7, #4]
 8003cc6:	2200      	movs	r2, #0
 8003cc8:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        
        return HAL_TIMEOUT;
 8003ccc:	2303      	movs	r3, #3
 8003cce:	e015      	b.n	8003cfc <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8003cd0:	687b      	ldr	r3, [r7, #4]
 8003cd2:	681b      	ldr	r3, [r3, #0]
 8003cd4:	681b      	ldr	r3, [r3, #0]
 8003cd6:	f003 0301 	and.w	r3, r3, #1
 8003cda:	2b00      	cmp	r3, #0
 8003cdc:	d1e4      	bne.n	8003ca8 <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8003cde:	687b      	ldr	r3, [r7, #4]
 8003ce0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003ce2:	223f      	movs	r2, #63	@ 0x3f
 8003ce4:	409a      	lsls	r2, r3
 8003ce6:	68fb      	ldr	r3, [r7, #12]
 8003ce8:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 8003cea:	687b      	ldr	r3, [r7, #4]
 8003cec:	2201      	movs	r2, #1
 8003cee:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003cf2:	687b      	ldr	r3, [r7, #4]
 8003cf4:	2200      	movs	r2, #0
 8003cf6:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  }
  return HAL_OK;
 8003cfa:	2300      	movs	r3, #0
}
 8003cfc:	4618      	mov	r0, r3
 8003cfe:	3710      	adds	r7, #16
 8003d00:	46bd      	mov	sp, r7
 8003d02:	bd80      	pop	{r7, pc}

08003d04 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8003d04:	b480      	push	{r7}
 8003d06:	b083      	sub	sp, #12
 8003d08:	af00      	add	r7, sp, #0
 8003d0a:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8003d0c:	687b      	ldr	r3, [r7, #4]
 8003d0e:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8003d12:	b2db      	uxtb	r3, r3
 8003d14:	2b02      	cmp	r3, #2
 8003d16:	d004      	beq.n	8003d22 <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8003d18:	687b      	ldr	r3, [r7, #4]
 8003d1a:	2280      	movs	r2, #128	@ 0x80
 8003d1c:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_ERROR;
 8003d1e:	2301      	movs	r3, #1
 8003d20:	e00c      	b.n	8003d3c <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 8003d22:	687b      	ldr	r3, [r7, #4]
 8003d24:	2205      	movs	r2, #5
 8003d26:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8003d2a:	687b      	ldr	r3, [r7, #4]
 8003d2c:	681b      	ldr	r3, [r3, #0]
 8003d2e:	681a      	ldr	r2, [r3, #0]
 8003d30:	687b      	ldr	r3, [r7, #4]
 8003d32:	681b      	ldr	r3, [r3, #0]
 8003d34:	f022 0201 	bic.w	r2, r2, #1
 8003d38:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 8003d3a:	2300      	movs	r3, #0
}
 8003d3c:	4618      	mov	r0, r3
 8003d3e:	370c      	adds	r7, #12
 8003d40:	46bd      	mov	sp, r7
 8003d42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d46:	4770      	bx	lr

08003d48 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8003d48:	b580      	push	{r7, lr}
 8003d4a:	b086      	sub	sp, #24
 8003d4c:	af00      	add	r7, sp, #0
 8003d4e:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 8003d50:	2300      	movs	r3, #0
 8003d52:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 8003d54:	4b8e      	ldr	r3, [pc, #568]	@ (8003f90 <HAL_DMA_IRQHandler+0x248>)
 8003d56:	681b      	ldr	r3, [r3, #0]
 8003d58:	4a8e      	ldr	r2, [pc, #568]	@ (8003f94 <HAL_DMA_IRQHandler+0x24c>)
 8003d5a:	fba2 2303 	umull	r2, r3, r2, r3
 8003d5e:	0a9b      	lsrs	r3, r3, #10
 8003d60:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8003d62:	687b      	ldr	r3, [r7, #4]
 8003d64:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003d66:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 8003d68:	693b      	ldr	r3, [r7, #16]
 8003d6a:	681b      	ldr	r3, [r3, #0]
 8003d6c:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 8003d6e:	687b      	ldr	r3, [r7, #4]
 8003d70:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003d72:	2208      	movs	r2, #8
 8003d74:	409a      	lsls	r2, r3
 8003d76:	68fb      	ldr	r3, [r7, #12]
 8003d78:	4013      	ands	r3, r2
 8003d7a:	2b00      	cmp	r3, #0
 8003d7c:	d01a      	beq.n	8003db4 <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 8003d7e:	687b      	ldr	r3, [r7, #4]
 8003d80:	681b      	ldr	r3, [r3, #0]
 8003d82:	681b      	ldr	r3, [r3, #0]
 8003d84:	f003 0304 	and.w	r3, r3, #4
 8003d88:	2b00      	cmp	r3, #0
 8003d8a:	d013      	beq.n	8003db4 <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 8003d8c:	687b      	ldr	r3, [r7, #4]
 8003d8e:	681b      	ldr	r3, [r3, #0]
 8003d90:	681a      	ldr	r2, [r3, #0]
 8003d92:	687b      	ldr	r3, [r7, #4]
 8003d94:	681b      	ldr	r3, [r3, #0]
 8003d96:	f022 0204 	bic.w	r2, r2, #4
 8003d9a:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 8003d9c:	687b      	ldr	r3, [r7, #4]
 8003d9e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003da0:	2208      	movs	r2, #8
 8003da2:	409a      	lsls	r2, r3
 8003da4:	693b      	ldr	r3, [r7, #16]
 8003da6:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8003da8:	687b      	ldr	r3, [r7, #4]
 8003daa:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003dac:	f043 0201 	orr.w	r2, r3, #1
 8003db0:	687b      	ldr	r3, [r7, #4]
 8003db2:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 8003db4:	687b      	ldr	r3, [r7, #4]
 8003db6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003db8:	2201      	movs	r2, #1
 8003dba:	409a      	lsls	r2, r3
 8003dbc:	68fb      	ldr	r3, [r7, #12]
 8003dbe:	4013      	ands	r3, r2
 8003dc0:	2b00      	cmp	r3, #0
 8003dc2:	d012      	beq.n	8003dea <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 8003dc4:	687b      	ldr	r3, [r7, #4]
 8003dc6:	681b      	ldr	r3, [r3, #0]
 8003dc8:	695b      	ldr	r3, [r3, #20]
 8003dca:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003dce:	2b00      	cmp	r3, #0
 8003dd0:	d00b      	beq.n	8003dea <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 8003dd2:	687b      	ldr	r3, [r7, #4]
 8003dd4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003dd6:	2201      	movs	r2, #1
 8003dd8:	409a      	lsls	r2, r3
 8003dda:	693b      	ldr	r3, [r7, #16]
 8003ddc:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 8003dde:	687b      	ldr	r3, [r7, #4]
 8003de0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003de2:	f043 0202 	orr.w	r2, r3, #2
 8003de6:	687b      	ldr	r3, [r7, #4]
 8003de8:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 8003dea:	687b      	ldr	r3, [r7, #4]
 8003dec:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003dee:	2204      	movs	r2, #4
 8003df0:	409a      	lsls	r2, r3
 8003df2:	68fb      	ldr	r3, [r7, #12]
 8003df4:	4013      	ands	r3, r2
 8003df6:	2b00      	cmp	r3, #0
 8003df8:	d012      	beq.n	8003e20 <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 8003dfa:	687b      	ldr	r3, [r7, #4]
 8003dfc:	681b      	ldr	r3, [r3, #0]
 8003dfe:	681b      	ldr	r3, [r3, #0]
 8003e00:	f003 0302 	and.w	r3, r3, #2
 8003e04:	2b00      	cmp	r3, #0
 8003e06:	d00b      	beq.n	8003e20 <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 8003e08:	687b      	ldr	r3, [r7, #4]
 8003e0a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003e0c:	2204      	movs	r2, #4
 8003e0e:	409a      	lsls	r2, r3
 8003e10:	693b      	ldr	r3, [r7, #16]
 8003e12:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8003e14:	687b      	ldr	r3, [r7, #4]
 8003e16:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003e18:	f043 0204 	orr.w	r2, r3, #4
 8003e1c:	687b      	ldr	r3, [r7, #4]
 8003e1e:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 8003e20:	687b      	ldr	r3, [r7, #4]
 8003e22:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003e24:	2210      	movs	r2, #16
 8003e26:	409a      	lsls	r2, r3
 8003e28:	68fb      	ldr	r3, [r7, #12]
 8003e2a:	4013      	ands	r3, r2
 8003e2c:	2b00      	cmp	r3, #0
 8003e2e:	d043      	beq.n	8003eb8 <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 8003e30:	687b      	ldr	r3, [r7, #4]
 8003e32:	681b      	ldr	r3, [r3, #0]
 8003e34:	681b      	ldr	r3, [r3, #0]
 8003e36:	f003 0308 	and.w	r3, r3, #8
 8003e3a:	2b00      	cmp	r3, #0
 8003e3c:	d03c      	beq.n	8003eb8 <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 8003e3e:	687b      	ldr	r3, [r7, #4]
 8003e40:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003e42:	2210      	movs	r2, #16
 8003e44:	409a      	lsls	r2, r3
 8003e46:	693b      	ldr	r3, [r7, #16]
 8003e48:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8003e4a:	687b      	ldr	r3, [r7, #4]
 8003e4c:	681b      	ldr	r3, [r3, #0]
 8003e4e:	681b      	ldr	r3, [r3, #0]
 8003e50:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8003e54:	2b00      	cmp	r3, #0
 8003e56:	d018      	beq.n	8003e8a <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8003e58:	687b      	ldr	r3, [r7, #4]
 8003e5a:	681b      	ldr	r3, [r3, #0]
 8003e5c:	681b      	ldr	r3, [r3, #0]
 8003e5e:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8003e62:	2b00      	cmp	r3, #0
 8003e64:	d108      	bne.n	8003e78 <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 8003e66:	687b      	ldr	r3, [r7, #4]
 8003e68:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003e6a:	2b00      	cmp	r3, #0
 8003e6c:	d024      	beq.n	8003eb8 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 8003e6e:	687b      	ldr	r3, [r7, #4]
 8003e70:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003e72:	6878      	ldr	r0, [r7, #4]
 8003e74:	4798      	blx	r3
 8003e76:	e01f      	b.n	8003eb8 <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 8003e78:	687b      	ldr	r3, [r7, #4]
 8003e7a:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003e7c:	2b00      	cmp	r3, #0
 8003e7e:	d01b      	beq.n	8003eb8 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 8003e80:	687b      	ldr	r3, [r7, #4]
 8003e82:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003e84:	6878      	ldr	r0, [r7, #4]
 8003e86:	4798      	blx	r3
 8003e88:	e016      	b.n	8003eb8 <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8003e8a:	687b      	ldr	r3, [r7, #4]
 8003e8c:	681b      	ldr	r3, [r3, #0]
 8003e8e:	681b      	ldr	r3, [r3, #0]
 8003e90:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003e94:	2b00      	cmp	r3, #0
 8003e96:	d107      	bne.n	8003ea8 <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8003e98:	687b      	ldr	r3, [r7, #4]
 8003e9a:	681b      	ldr	r3, [r3, #0]
 8003e9c:	681a      	ldr	r2, [r3, #0]
 8003e9e:	687b      	ldr	r3, [r7, #4]
 8003ea0:	681b      	ldr	r3, [r3, #0]
 8003ea2:	f022 0208 	bic.w	r2, r2, #8
 8003ea6:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 8003ea8:	687b      	ldr	r3, [r7, #4]
 8003eaa:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003eac:	2b00      	cmp	r3, #0
 8003eae:	d003      	beq.n	8003eb8 <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 8003eb0:	687b      	ldr	r3, [r7, #4]
 8003eb2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003eb4:	6878      	ldr	r0, [r7, #4]
 8003eb6:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 8003eb8:	687b      	ldr	r3, [r7, #4]
 8003eba:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003ebc:	2220      	movs	r2, #32
 8003ebe:	409a      	lsls	r2, r3
 8003ec0:	68fb      	ldr	r3, [r7, #12]
 8003ec2:	4013      	ands	r3, r2
 8003ec4:	2b00      	cmp	r3, #0
 8003ec6:	f000 808f 	beq.w	8003fe8 <HAL_DMA_IRQHandler+0x2a0>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 8003eca:	687b      	ldr	r3, [r7, #4]
 8003ecc:	681b      	ldr	r3, [r3, #0]
 8003ece:	681b      	ldr	r3, [r3, #0]
 8003ed0:	f003 0310 	and.w	r3, r3, #16
 8003ed4:	2b00      	cmp	r3, #0
 8003ed6:	f000 8087 	beq.w	8003fe8 <HAL_DMA_IRQHandler+0x2a0>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 8003eda:	687b      	ldr	r3, [r7, #4]
 8003edc:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003ede:	2220      	movs	r2, #32
 8003ee0:	409a      	lsls	r2, r3
 8003ee2:	693b      	ldr	r3, [r7, #16]
 8003ee4:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 8003ee6:	687b      	ldr	r3, [r7, #4]
 8003ee8:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8003eec:	b2db      	uxtb	r3, r3
 8003eee:	2b05      	cmp	r3, #5
 8003ef0:	d136      	bne.n	8003f60 <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8003ef2:	687b      	ldr	r3, [r7, #4]
 8003ef4:	681b      	ldr	r3, [r3, #0]
 8003ef6:	681a      	ldr	r2, [r3, #0]
 8003ef8:	687b      	ldr	r3, [r7, #4]
 8003efa:	681b      	ldr	r3, [r3, #0]
 8003efc:	f022 0216 	bic.w	r2, r2, #22
 8003f00:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 8003f02:	687b      	ldr	r3, [r7, #4]
 8003f04:	681b      	ldr	r3, [r3, #0]
 8003f06:	695a      	ldr	r2, [r3, #20]
 8003f08:	687b      	ldr	r3, [r7, #4]
 8003f0a:	681b      	ldr	r3, [r3, #0]
 8003f0c:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8003f10:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8003f12:	687b      	ldr	r3, [r7, #4]
 8003f14:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003f16:	2b00      	cmp	r3, #0
 8003f18:	d103      	bne.n	8003f22 <HAL_DMA_IRQHandler+0x1da>
 8003f1a:	687b      	ldr	r3, [r7, #4]
 8003f1c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003f1e:	2b00      	cmp	r3, #0
 8003f20:	d007      	beq.n	8003f32 <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8003f22:	687b      	ldr	r3, [r7, #4]
 8003f24:	681b      	ldr	r3, [r3, #0]
 8003f26:	681a      	ldr	r2, [r3, #0]
 8003f28:	687b      	ldr	r3, [r7, #4]
 8003f2a:	681b      	ldr	r3, [r3, #0]
 8003f2c:	f022 0208 	bic.w	r2, r2, #8
 8003f30:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 8003f32:	687b      	ldr	r3, [r7, #4]
 8003f34:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003f36:	223f      	movs	r2, #63	@ 0x3f
 8003f38:	409a      	lsls	r2, r3
 8003f3a:	693b      	ldr	r3, [r7, #16]
 8003f3c:	609a      	str	r2, [r3, #8]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8003f3e:	687b      	ldr	r3, [r7, #4]
 8003f40:	2201      	movs	r2, #1
 8003f42:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8003f46:	687b      	ldr	r3, [r7, #4]
 8003f48:	2200      	movs	r2, #0
 8003f4a:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

        if(hdma->XferAbortCallback != NULL)
 8003f4e:	687b      	ldr	r3, [r7, #4]
 8003f50:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003f52:	2b00      	cmp	r3, #0
 8003f54:	d07e      	beq.n	8004054 <HAL_DMA_IRQHandler+0x30c>
        {
          hdma->XferAbortCallback(hdma);
 8003f56:	687b      	ldr	r3, [r7, #4]
 8003f58:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003f5a:	6878      	ldr	r0, [r7, #4]
 8003f5c:	4798      	blx	r3
        }
        return;
 8003f5e:	e079      	b.n	8004054 <HAL_DMA_IRQHandler+0x30c>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8003f60:	687b      	ldr	r3, [r7, #4]
 8003f62:	681b      	ldr	r3, [r3, #0]
 8003f64:	681b      	ldr	r3, [r3, #0]
 8003f66:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8003f6a:	2b00      	cmp	r3, #0
 8003f6c:	d01d      	beq.n	8003faa <HAL_DMA_IRQHandler+0x262>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8003f6e:	687b      	ldr	r3, [r7, #4]
 8003f70:	681b      	ldr	r3, [r3, #0]
 8003f72:	681b      	ldr	r3, [r3, #0]
 8003f74:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8003f78:	2b00      	cmp	r3, #0
 8003f7a:	d10d      	bne.n	8003f98 <HAL_DMA_IRQHandler+0x250>
        {
          if(hdma->XferM1CpltCallback != NULL)
 8003f7c:	687b      	ldr	r3, [r7, #4]
 8003f7e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003f80:	2b00      	cmp	r3, #0
 8003f82:	d031      	beq.n	8003fe8 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 8003f84:	687b      	ldr	r3, [r7, #4]
 8003f86:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003f88:	6878      	ldr	r0, [r7, #4]
 8003f8a:	4798      	blx	r3
 8003f8c:	e02c      	b.n	8003fe8 <HAL_DMA_IRQHandler+0x2a0>
 8003f8e:	bf00      	nop
 8003f90:	2000006c 	.word	0x2000006c
 8003f94:	1b4e81b5 	.word	0x1b4e81b5
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 8003f98:	687b      	ldr	r3, [r7, #4]
 8003f9a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003f9c:	2b00      	cmp	r3, #0
 8003f9e:	d023      	beq.n	8003fe8 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 8003fa0:	687b      	ldr	r3, [r7, #4]
 8003fa2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003fa4:	6878      	ldr	r0, [r7, #4]
 8003fa6:	4798      	blx	r3
 8003fa8:	e01e      	b.n	8003fe8 <HAL_DMA_IRQHandler+0x2a0>
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8003faa:	687b      	ldr	r3, [r7, #4]
 8003fac:	681b      	ldr	r3, [r3, #0]
 8003fae:	681b      	ldr	r3, [r3, #0]
 8003fb0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003fb4:	2b00      	cmp	r3, #0
 8003fb6:	d10f      	bne.n	8003fd8 <HAL_DMA_IRQHandler+0x290>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 8003fb8:	687b      	ldr	r3, [r7, #4]
 8003fba:	681b      	ldr	r3, [r3, #0]
 8003fbc:	681a      	ldr	r2, [r3, #0]
 8003fbe:	687b      	ldr	r3, [r7, #4]
 8003fc0:	681b      	ldr	r3, [r3, #0]
 8003fc2:	f022 0210 	bic.w	r2, r2, #16
 8003fc6:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8003fc8:	687b      	ldr	r3, [r7, #4]
 8003fca:	2201      	movs	r2, #1
 8003fcc:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 8003fd0:	687b      	ldr	r3, [r7, #4]
 8003fd2:	2200      	movs	r2, #0
 8003fd4:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        }

        if(hdma->XferCpltCallback != NULL)
 8003fd8:	687b      	ldr	r3, [r7, #4]
 8003fda:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003fdc:	2b00      	cmp	r3, #0
 8003fde:	d003      	beq.n	8003fe8 <HAL_DMA_IRQHandler+0x2a0>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 8003fe0:	687b      	ldr	r3, [r7, #4]
 8003fe2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003fe4:	6878      	ldr	r0, [r7, #4]
 8003fe6:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8003fe8:	687b      	ldr	r3, [r7, #4]
 8003fea:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003fec:	2b00      	cmp	r3, #0
 8003fee:	d032      	beq.n	8004056 <HAL_DMA_IRQHandler+0x30e>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 8003ff0:	687b      	ldr	r3, [r7, #4]
 8003ff2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003ff4:	f003 0301 	and.w	r3, r3, #1
 8003ff8:	2b00      	cmp	r3, #0
 8003ffa:	d022      	beq.n	8004042 <HAL_DMA_IRQHandler+0x2fa>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 8003ffc:	687b      	ldr	r3, [r7, #4]
 8003ffe:	2205      	movs	r2, #5
 8004000:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 8004004:	687b      	ldr	r3, [r7, #4]
 8004006:	681b      	ldr	r3, [r3, #0]
 8004008:	681a      	ldr	r2, [r3, #0]
 800400a:	687b      	ldr	r3, [r7, #4]
 800400c:	681b      	ldr	r3, [r3, #0]
 800400e:	f022 0201 	bic.w	r2, r2, #1
 8004012:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 8004014:	68bb      	ldr	r3, [r7, #8]
 8004016:	3301      	adds	r3, #1
 8004018:	60bb      	str	r3, [r7, #8]
 800401a:	697a      	ldr	r2, [r7, #20]
 800401c:	429a      	cmp	r2, r3
 800401e:	d307      	bcc.n	8004030 <HAL_DMA_IRQHandler+0x2e8>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 8004020:	687b      	ldr	r3, [r7, #4]
 8004022:	681b      	ldr	r3, [r3, #0]
 8004024:	681b      	ldr	r3, [r3, #0]
 8004026:	f003 0301 	and.w	r3, r3, #1
 800402a:	2b00      	cmp	r3, #0
 800402c:	d1f2      	bne.n	8004014 <HAL_DMA_IRQHandler+0x2cc>
 800402e:	e000      	b.n	8004032 <HAL_DMA_IRQHandler+0x2ea>
          break;
 8004030:	bf00      	nop

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8004032:	687b      	ldr	r3, [r7, #4]
 8004034:	2201      	movs	r2, #1
 8004036:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 800403a:	687b      	ldr	r3, [r7, #4]
 800403c:	2200      	movs	r2, #0
 800403e:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    }

    if(hdma->XferErrorCallback != NULL)
 8004042:	687b      	ldr	r3, [r7, #4]
 8004044:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004046:	2b00      	cmp	r3, #0
 8004048:	d005      	beq.n	8004056 <HAL_DMA_IRQHandler+0x30e>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 800404a:	687b      	ldr	r3, [r7, #4]
 800404c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800404e:	6878      	ldr	r0, [r7, #4]
 8004050:	4798      	blx	r3
 8004052:	e000      	b.n	8004056 <HAL_DMA_IRQHandler+0x30e>
        return;
 8004054:	bf00      	nop
    }
  }
}
 8004056:	3718      	adds	r7, #24
 8004058:	46bd      	mov	sp, r7
 800405a:	bd80      	pop	{r7, pc}

0800405c <HAL_DMA_GetState>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.
  * @retval HAL state
  */
HAL_DMA_StateTypeDef HAL_DMA_GetState(DMA_HandleTypeDef *hdma)
{
 800405c:	b480      	push	{r7}
 800405e:	b083      	sub	sp, #12
 8004060:	af00      	add	r7, sp, #0
 8004062:	6078      	str	r0, [r7, #4]
  return hdma->State;
 8004064:	687b      	ldr	r3, [r7, #4]
 8004066:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 800406a:	b2db      	uxtb	r3, r3
}
 800406c:	4618      	mov	r0, r3
 800406e:	370c      	adds	r7, #12
 8004070:	46bd      	mov	sp, r7
 8004072:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004076:	4770      	bx	lr

08004078 <HAL_DMA_GetError>:
  * @param  hdma  pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA Stream.
  * @retval DMA Error Code
  */
uint32_t HAL_DMA_GetError(DMA_HandleTypeDef *hdma)
{
 8004078:	b480      	push	{r7}
 800407a:	b083      	sub	sp, #12
 800407c:	af00      	add	r7, sp, #0
 800407e:	6078      	str	r0, [r7, #4]
  return hdma->ErrorCode;
 8004080:	687b      	ldr	r3, [r7, #4]
 8004082:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
}
 8004084:	4618      	mov	r0, r3
 8004086:	370c      	adds	r7, #12
 8004088:	46bd      	mov	sp, r7
 800408a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800408e:	4770      	bx	lr

08004090 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8004090:	b480      	push	{r7}
 8004092:	b085      	sub	sp, #20
 8004094:	af00      	add	r7, sp, #0
 8004096:	60f8      	str	r0, [r7, #12]
 8004098:	60b9      	str	r1, [r7, #8]
 800409a:	607a      	str	r2, [r7, #4]
 800409c:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 800409e:	68fb      	ldr	r3, [r7, #12]
 80040a0:	681b      	ldr	r3, [r3, #0]
 80040a2:	681a      	ldr	r2, [r3, #0]
 80040a4:	68fb      	ldr	r3, [r7, #12]
 80040a6:	681b      	ldr	r3, [r3, #0]
 80040a8:	f422 2280 	bic.w	r2, r2, #262144	@ 0x40000
 80040ac:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 80040ae:	68fb      	ldr	r3, [r7, #12]
 80040b0:	681b      	ldr	r3, [r3, #0]
 80040b2:	683a      	ldr	r2, [r7, #0]
 80040b4:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 80040b6:	68fb      	ldr	r3, [r7, #12]
 80040b8:	689b      	ldr	r3, [r3, #8]
 80040ba:	2b40      	cmp	r3, #64	@ 0x40
 80040bc:	d108      	bne.n	80040d0 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 80040be:	68fb      	ldr	r3, [r7, #12]
 80040c0:	681b      	ldr	r3, [r3, #0]
 80040c2:	687a      	ldr	r2, [r7, #4]
 80040c4:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 80040c6:	68fb      	ldr	r3, [r7, #12]
 80040c8:	681b      	ldr	r3, [r3, #0]
 80040ca:	68ba      	ldr	r2, [r7, #8]
 80040cc:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 80040ce:	e007      	b.n	80040e0 <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 80040d0:	68fb      	ldr	r3, [r7, #12]
 80040d2:	681b      	ldr	r3, [r3, #0]
 80040d4:	68ba      	ldr	r2, [r7, #8]
 80040d6:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 80040d8:	68fb      	ldr	r3, [r7, #12]
 80040da:	681b      	ldr	r3, [r3, #0]
 80040dc:	687a      	ldr	r2, [r7, #4]
 80040de:	60da      	str	r2, [r3, #12]
}
 80040e0:	bf00      	nop
 80040e2:	3714      	adds	r7, #20
 80040e4:	46bd      	mov	sp, r7
 80040e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80040ea:	4770      	bx	lr

080040ec <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 80040ec:	b480      	push	{r7}
 80040ee:	b085      	sub	sp, #20
 80040f0:	af00      	add	r7, sp, #0
 80040f2:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 80040f4:	687b      	ldr	r3, [r7, #4]
 80040f6:	681b      	ldr	r3, [r3, #0]
 80040f8:	b2db      	uxtb	r3, r3
 80040fa:	3b10      	subs	r3, #16
 80040fc:	4a14      	ldr	r2, [pc, #80]	@ (8004150 <DMA_CalcBaseAndBitshift+0x64>)
 80040fe:	fba2 2303 	umull	r2, r3, r2, r3
 8004102:	091b      	lsrs	r3, r3, #4
 8004104:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 8004106:	4a13      	ldr	r2, [pc, #76]	@ (8004154 <DMA_CalcBaseAndBitshift+0x68>)
 8004108:	68fb      	ldr	r3, [r7, #12]
 800410a:	4413      	add	r3, r2
 800410c:	781b      	ldrb	r3, [r3, #0]
 800410e:	461a      	mov	r2, r3
 8004110:	687b      	ldr	r3, [r7, #4]
 8004112:	65da      	str	r2, [r3, #92]	@ 0x5c
  
  if (stream_number > 3U)
 8004114:	68fb      	ldr	r3, [r7, #12]
 8004116:	2b03      	cmp	r3, #3
 8004118:	d909      	bls.n	800412e <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 800411a:	687b      	ldr	r3, [r7, #4]
 800411c:	681b      	ldr	r3, [r3, #0]
 800411e:	f423 737f 	bic.w	r3, r3, #1020	@ 0x3fc
 8004122:	f023 0303 	bic.w	r3, r3, #3
 8004126:	1d1a      	adds	r2, r3, #4
 8004128:	687b      	ldr	r3, [r7, #4]
 800412a:	659a      	str	r2, [r3, #88]	@ 0x58
 800412c:	e007      	b.n	800413e <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 800412e:	687b      	ldr	r3, [r7, #4]
 8004130:	681b      	ldr	r3, [r3, #0]
 8004132:	f423 737f 	bic.w	r3, r3, #1020	@ 0x3fc
 8004136:	f023 0303 	bic.w	r3, r3, #3
 800413a:	687a      	ldr	r2, [r7, #4]
 800413c:	6593      	str	r3, [r2, #88]	@ 0x58
  }
  
  return hdma->StreamBaseAddress;
 800413e:	687b      	ldr	r3, [r7, #4]
 8004140:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
}
 8004142:	4618      	mov	r0, r3
 8004144:	3714      	adds	r7, #20
 8004146:	46bd      	mov	sp, r7
 8004148:	f85d 7b04 	ldr.w	r7, [sp], #4
 800414c:	4770      	bx	lr
 800414e:	bf00      	nop
 8004150:	aaaaaaab 	.word	0xaaaaaaab
 8004154:	0801318c 	.word	0x0801318c

08004158 <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 8004158:	b480      	push	{r7}
 800415a:	b085      	sub	sp, #20
 800415c:	af00      	add	r7, sp, #0
 800415e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8004160:	2300      	movs	r3, #0
 8004162:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 8004164:	687b      	ldr	r3, [r7, #4]
 8004166:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004168:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 800416a:	687b      	ldr	r3, [r7, #4]
 800416c:	699b      	ldr	r3, [r3, #24]
 800416e:	2b00      	cmp	r3, #0
 8004170:	d11f      	bne.n	80041b2 <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 8004172:	68bb      	ldr	r3, [r7, #8]
 8004174:	2b03      	cmp	r3, #3
 8004176:	d856      	bhi.n	8004226 <DMA_CheckFifoParam+0xce>
 8004178:	a201      	add	r2, pc, #4	@ (adr r2, 8004180 <DMA_CheckFifoParam+0x28>)
 800417a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800417e:	bf00      	nop
 8004180:	08004191 	.word	0x08004191
 8004184:	080041a3 	.word	0x080041a3
 8004188:	08004191 	.word	0x08004191
 800418c:	08004227 	.word	0x08004227
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8004190:	687b      	ldr	r3, [r7, #4]
 8004192:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004194:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8004198:	2b00      	cmp	r3, #0
 800419a:	d046      	beq.n	800422a <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 800419c:	2301      	movs	r3, #1
 800419e:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80041a0:	e043      	b.n	800422a <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 80041a2:	687b      	ldr	r3, [r7, #4]
 80041a4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80041a6:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 80041aa:	d140      	bne.n	800422e <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 80041ac:	2301      	movs	r3, #1
 80041ae:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80041b0:	e03d      	b.n	800422e <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 80041b2:	687b      	ldr	r3, [r7, #4]
 80041b4:	699b      	ldr	r3, [r3, #24]
 80041b6:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80041ba:	d121      	bne.n	8004200 <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 80041bc:	68bb      	ldr	r3, [r7, #8]
 80041be:	2b03      	cmp	r3, #3
 80041c0:	d837      	bhi.n	8004232 <DMA_CheckFifoParam+0xda>
 80041c2:	a201      	add	r2, pc, #4	@ (adr r2, 80041c8 <DMA_CheckFifoParam+0x70>)
 80041c4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80041c8:	080041d9 	.word	0x080041d9
 80041cc:	080041df 	.word	0x080041df
 80041d0:	080041d9 	.word	0x080041d9
 80041d4:	080041f1 	.word	0x080041f1
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 80041d8:	2301      	movs	r3, #1
 80041da:	73fb      	strb	r3, [r7, #15]
      break;
 80041dc:	e030      	b.n	8004240 <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80041de:	687b      	ldr	r3, [r7, #4]
 80041e0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80041e2:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 80041e6:	2b00      	cmp	r3, #0
 80041e8:	d025      	beq.n	8004236 <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 80041ea:	2301      	movs	r3, #1
 80041ec:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80041ee:	e022      	b.n	8004236 <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 80041f0:	687b      	ldr	r3, [r7, #4]
 80041f2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80041f4:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 80041f8:	d11f      	bne.n	800423a <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 80041fa:	2301      	movs	r3, #1
 80041fc:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 80041fe:	e01c      	b.n	800423a <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 8004200:	68bb      	ldr	r3, [r7, #8]
 8004202:	2b02      	cmp	r3, #2
 8004204:	d903      	bls.n	800420e <DMA_CheckFifoParam+0xb6>
 8004206:	68bb      	ldr	r3, [r7, #8]
 8004208:	2b03      	cmp	r3, #3
 800420a:	d003      	beq.n	8004214 <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 800420c:	e018      	b.n	8004240 <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 800420e:	2301      	movs	r3, #1
 8004210:	73fb      	strb	r3, [r7, #15]
      break;
 8004212:	e015      	b.n	8004240 <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8004214:	687b      	ldr	r3, [r7, #4]
 8004216:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004218:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 800421c:	2b00      	cmp	r3, #0
 800421e:	d00e      	beq.n	800423e <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 8004220:	2301      	movs	r3, #1
 8004222:	73fb      	strb	r3, [r7, #15]
      break;
 8004224:	e00b      	b.n	800423e <DMA_CheckFifoParam+0xe6>
      break;
 8004226:	bf00      	nop
 8004228:	e00a      	b.n	8004240 <DMA_CheckFifoParam+0xe8>
      break;
 800422a:	bf00      	nop
 800422c:	e008      	b.n	8004240 <DMA_CheckFifoParam+0xe8>
      break;
 800422e:	bf00      	nop
 8004230:	e006      	b.n	8004240 <DMA_CheckFifoParam+0xe8>
      break;
 8004232:	bf00      	nop
 8004234:	e004      	b.n	8004240 <DMA_CheckFifoParam+0xe8>
      break;
 8004236:	bf00      	nop
 8004238:	e002      	b.n	8004240 <DMA_CheckFifoParam+0xe8>
      break;   
 800423a:	bf00      	nop
 800423c:	e000      	b.n	8004240 <DMA_CheckFifoParam+0xe8>
      break;
 800423e:	bf00      	nop
    }
  } 
  
  return status; 
 8004240:	7bfb      	ldrb	r3, [r7, #15]
}
 8004242:	4618      	mov	r0, r3
 8004244:	3714      	adds	r7, #20
 8004246:	46bd      	mov	sp, r7
 8004248:	f85d 7b04 	ldr.w	r7, [sp], #4
 800424c:	4770      	bx	lr
 800424e:	bf00      	nop

08004250 <HAL_FLASH_IRQHandler>:
/**
  * @brief This function handles FLASH interrupt request.
  * @retval None
  */
void HAL_FLASH_IRQHandler(void)
{
 8004250:	b580      	push	{r7, lr}
 8004252:	b082      	sub	sp, #8
 8004254:	af00      	add	r7, sp, #0
  uint32_t addresstmp = 0U;
 8004256:	2300      	movs	r3, #0
 8004258:	607b      	str	r3, [r7, #4]
  /* Check FLASH operation error flags */
#if defined(FLASH_SR_RDERR)
  if (__HAL_FLASH_GET_FLAG((FLASH_FLAG_OPERR | FLASH_FLAG_WRPERR | FLASH_FLAG_PGAERR | \
                            FLASH_FLAG_PGPERR | FLASH_FLAG_PGSERR | FLASH_FLAG_RDERR)) != RESET)
#else
  if (__HAL_FLASH_GET_FLAG((FLASH_FLAG_OPERR | FLASH_FLAG_WRPERR | FLASH_FLAG_PGAERR | \
 800425a:	4b49      	ldr	r3, [pc, #292]	@ (8004380 <HAL_FLASH_IRQHandler+0x130>)
 800425c:	68db      	ldr	r3, [r3, #12]
 800425e:	f003 03f2 	and.w	r3, r3, #242	@ 0xf2
 8004262:	2b00      	cmp	r3, #0
 8004264:	d020      	beq.n	80042a8 <HAL_FLASH_IRQHandler+0x58>
                            FLASH_FLAG_PGPERR | FLASH_FLAG_PGSERR)) != RESET)
#endif /* FLASH_SR_RDERR */
  {
    if (pFlash.ProcedureOnGoing == FLASH_PROC_SECTERASE)
 8004266:	4b47      	ldr	r3, [pc, #284]	@ (8004384 <HAL_FLASH_IRQHandler+0x134>)
 8004268:	781b      	ldrb	r3, [r3, #0]
 800426a:	b2db      	uxtb	r3, r3
 800426c:	2b01      	cmp	r3, #1
 800426e:	d107      	bne.n	8004280 <HAL_FLASH_IRQHandler+0x30>
    {
      /*return the faulty sector*/
      addresstmp = pFlash.Sector;
 8004270:	4b44      	ldr	r3, [pc, #272]	@ (8004384 <HAL_FLASH_IRQHandler+0x134>)
 8004272:	68db      	ldr	r3, [r3, #12]
 8004274:	607b      	str	r3, [r7, #4]
      pFlash.Sector = 0xFFFFFFFFU;
 8004276:	4b43      	ldr	r3, [pc, #268]	@ (8004384 <HAL_FLASH_IRQHandler+0x134>)
 8004278:	f04f 32ff 	mov.w	r2, #4294967295
 800427c:	60da      	str	r2, [r3, #12]
 800427e:	e00b      	b.n	8004298 <HAL_FLASH_IRQHandler+0x48>
    }
    else if (pFlash.ProcedureOnGoing == FLASH_PROC_MASSERASE)
 8004280:	4b40      	ldr	r3, [pc, #256]	@ (8004384 <HAL_FLASH_IRQHandler+0x134>)
 8004282:	781b      	ldrb	r3, [r3, #0]
 8004284:	b2db      	uxtb	r3, r3
 8004286:	2b02      	cmp	r3, #2
 8004288:	d103      	bne.n	8004292 <HAL_FLASH_IRQHandler+0x42>
    {
      /*return the faulty bank*/
      addresstmp = pFlash.Bank;
 800428a:	4b3e      	ldr	r3, [pc, #248]	@ (8004384 <HAL_FLASH_IRQHandler+0x134>)
 800428c:	691b      	ldr	r3, [r3, #16]
 800428e:	607b      	str	r3, [r7, #4]
 8004290:	e002      	b.n	8004298 <HAL_FLASH_IRQHandler+0x48>
    }
    else
    {
      /*return the faulty address*/
      addresstmp = pFlash.Address;
 8004292:	4b3c      	ldr	r3, [pc, #240]	@ (8004384 <HAL_FLASH_IRQHandler+0x134>)
 8004294:	695b      	ldr	r3, [r3, #20]
 8004296:	607b      	str	r3, [r7, #4]
    }

    /*Save the Error code*/
    FLASH_SetErrorCode();
 8004298:	f000 f88a 	bl	80043b0 <FLASH_SetErrorCode>

    /* FLASH error interrupt user callback */
    HAL_FLASH_OperationErrorCallback(addresstmp);
 800429c:	6878      	ldr	r0, [r7, #4]
 800429e:	f000 f87d 	bl	800439c <HAL_FLASH_OperationErrorCallback>

    /*Stop the procedure ongoing*/
    pFlash.ProcedureOnGoing = FLASH_PROC_NONE;
 80042a2:	4b38      	ldr	r3, [pc, #224]	@ (8004384 <HAL_FLASH_IRQHandler+0x134>)
 80042a4:	2200      	movs	r2, #0
 80042a6:	701a      	strb	r2, [r3, #0]
  }

  /* Check FLASH End of Operation flag  */
  if (__HAL_FLASH_GET_FLAG(FLASH_FLAG_EOP) != RESET)
 80042a8:	4b35      	ldr	r3, [pc, #212]	@ (8004380 <HAL_FLASH_IRQHandler+0x130>)
 80042aa:	68db      	ldr	r3, [r3, #12]
 80042ac:	f003 0301 	and.w	r3, r3, #1
 80042b0:	2b00      	cmp	r3, #0
 80042b2:	d04a      	beq.n	800434a <HAL_FLASH_IRQHandler+0xfa>
  {
    /* Clear FLASH End of Operation pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_EOP);
 80042b4:	4b32      	ldr	r3, [pc, #200]	@ (8004380 <HAL_FLASH_IRQHandler+0x130>)
 80042b6:	2201      	movs	r2, #1
 80042b8:	60da      	str	r2, [r3, #12]

    if (pFlash.ProcedureOnGoing == FLASH_PROC_SECTERASE)
 80042ba:	4b32      	ldr	r3, [pc, #200]	@ (8004384 <HAL_FLASH_IRQHandler+0x134>)
 80042bc:	781b      	ldrb	r3, [r3, #0]
 80042be:	b2db      	uxtb	r3, r3
 80042c0:	2b01      	cmp	r3, #1
 80042c2:	d12d      	bne.n	8004320 <HAL_FLASH_IRQHandler+0xd0>
    {
      /*Nb of sector to erased can be decreased*/
      pFlash.NbSectorsToErase--;
 80042c4:	4b2f      	ldr	r3, [pc, #188]	@ (8004384 <HAL_FLASH_IRQHandler+0x134>)
 80042c6:	685b      	ldr	r3, [r3, #4]
 80042c8:	3b01      	subs	r3, #1
 80042ca:	4a2e      	ldr	r2, [pc, #184]	@ (8004384 <HAL_FLASH_IRQHandler+0x134>)
 80042cc:	6053      	str	r3, [r2, #4]

      /* Check if there are still sectors to erase*/
      if (pFlash.NbSectorsToErase != 0U)
 80042ce:	4b2d      	ldr	r3, [pc, #180]	@ (8004384 <HAL_FLASH_IRQHandler+0x134>)
 80042d0:	685b      	ldr	r3, [r3, #4]
 80042d2:	2b00      	cmp	r3, #0
 80042d4:	d015      	beq.n	8004302 <HAL_FLASH_IRQHandler+0xb2>
      {
        addresstmp = pFlash.Sector;
 80042d6:	4b2b      	ldr	r3, [pc, #172]	@ (8004384 <HAL_FLASH_IRQHandler+0x134>)
 80042d8:	68db      	ldr	r3, [r3, #12]
 80042da:	607b      	str	r3, [r7, #4]
        /*Indicate user which sector has been erased*/
        HAL_FLASH_EndOfOperationCallback(addresstmp);
 80042dc:	6878      	ldr	r0, [r7, #4]
 80042de:	f000 f853 	bl	8004388 <HAL_FLASH_EndOfOperationCallback>

        /*Increment sector number*/
        pFlash.Sector++;
 80042e2:	4b28      	ldr	r3, [pc, #160]	@ (8004384 <HAL_FLASH_IRQHandler+0x134>)
 80042e4:	68db      	ldr	r3, [r3, #12]
 80042e6:	3301      	adds	r3, #1
 80042e8:	4a26      	ldr	r2, [pc, #152]	@ (8004384 <HAL_FLASH_IRQHandler+0x134>)
 80042ea:	60d3      	str	r3, [r2, #12]
        addresstmp = pFlash.Sector;
 80042ec:	4b25      	ldr	r3, [pc, #148]	@ (8004384 <HAL_FLASH_IRQHandler+0x134>)
 80042ee:	68db      	ldr	r3, [r3, #12]
 80042f0:	607b      	str	r3, [r7, #4]
        FLASH_Erase_Sector(addresstmp, pFlash.VoltageForErase);
 80042f2:	4b24      	ldr	r3, [pc, #144]	@ (8004384 <HAL_FLASH_IRQHandler+0x134>)
 80042f4:	7a1b      	ldrb	r3, [r3, #8]
 80042f6:	b2db      	uxtb	r3, r3
 80042f8:	4619      	mov	r1, r3
 80042fa:	6878      	ldr	r0, [r7, #4]
 80042fc:	f000 f8ae 	bl	800445c <FLASH_Erase_Sector>
 8004300:	e023      	b.n	800434a <HAL_FLASH_IRQHandler+0xfa>
      }
      else
      {
        /*No more sectors to Erase, user callback can be called.*/
        /*Reset Sector and stop Erase sectors procedure*/
        pFlash.Sector = addresstmp = 0xFFFFFFFFU;
 8004302:	f04f 33ff 	mov.w	r3, #4294967295
 8004306:	607b      	str	r3, [r7, #4]
 8004308:	4a1e      	ldr	r2, [pc, #120]	@ (8004384 <HAL_FLASH_IRQHandler+0x134>)
 800430a:	687b      	ldr	r3, [r7, #4]
 800430c:	60d3      	str	r3, [r2, #12]
        pFlash.ProcedureOnGoing = FLASH_PROC_NONE;
 800430e:	4b1d      	ldr	r3, [pc, #116]	@ (8004384 <HAL_FLASH_IRQHandler+0x134>)
 8004310:	2200      	movs	r2, #0
 8004312:	701a      	strb	r2, [r3, #0]

        /* Flush the caches to be sure of the data consistency */
        FLASH_FlushCaches();
 8004314:	f000 f8ea 	bl	80044ec <FLASH_FlushCaches>

        /* FLASH EOP interrupt user callback */
        HAL_FLASH_EndOfOperationCallback(addresstmp);
 8004318:	6878      	ldr	r0, [r7, #4]
 800431a:	f000 f835 	bl	8004388 <HAL_FLASH_EndOfOperationCallback>
 800431e:	e014      	b.n	800434a <HAL_FLASH_IRQHandler+0xfa>
      }
    }
    else
    {
      if (pFlash.ProcedureOnGoing == FLASH_PROC_MASSERASE)
 8004320:	4b18      	ldr	r3, [pc, #96]	@ (8004384 <HAL_FLASH_IRQHandler+0x134>)
 8004322:	781b      	ldrb	r3, [r3, #0]
 8004324:	b2db      	uxtb	r3, r3
 8004326:	2b02      	cmp	r3, #2
 8004328:	d107      	bne.n	800433a <HAL_FLASH_IRQHandler+0xea>
      {
        /* MassErase ended. Return the selected bank */
        /* Flush the caches to be sure of the data consistency */
        FLASH_FlushCaches();
 800432a:	f000 f8df 	bl	80044ec <FLASH_FlushCaches>

        /* FLASH EOP interrupt user callback */
        HAL_FLASH_EndOfOperationCallback(pFlash.Bank);
 800432e:	4b15      	ldr	r3, [pc, #84]	@ (8004384 <HAL_FLASH_IRQHandler+0x134>)
 8004330:	691b      	ldr	r3, [r3, #16]
 8004332:	4618      	mov	r0, r3
 8004334:	f000 f828 	bl	8004388 <HAL_FLASH_EndOfOperationCallback>
 8004338:	e004      	b.n	8004344 <HAL_FLASH_IRQHandler+0xf4>
      }
      else
      {
        /*Program ended. Return the selected address*/
        /* FLASH EOP interrupt user callback */
        HAL_FLASH_EndOfOperationCallback(pFlash.Address);
 800433a:	4b12      	ldr	r3, [pc, #72]	@ (8004384 <HAL_FLASH_IRQHandler+0x134>)
 800433c:	695b      	ldr	r3, [r3, #20]
 800433e:	4618      	mov	r0, r3
 8004340:	f000 f822 	bl	8004388 <HAL_FLASH_EndOfOperationCallback>
      }
      pFlash.ProcedureOnGoing = FLASH_PROC_NONE;
 8004344:	4b0f      	ldr	r3, [pc, #60]	@ (8004384 <HAL_FLASH_IRQHandler+0x134>)
 8004346:	2200      	movs	r2, #0
 8004348:	701a      	strb	r2, [r3, #0]
    }
  }

  if (pFlash.ProcedureOnGoing == FLASH_PROC_NONE)
 800434a:	4b0e      	ldr	r3, [pc, #56]	@ (8004384 <HAL_FLASH_IRQHandler+0x134>)
 800434c:	781b      	ldrb	r3, [r3, #0]
 800434e:	b2db      	uxtb	r3, r3
 8004350:	2b00      	cmp	r3, #0
 8004352:	d111      	bne.n	8004378 <HAL_FLASH_IRQHandler+0x128>
  {
    /* Operation is completed, disable the PG, SER, SNB and MER Bits */
    CLEAR_BIT(FLASH->CR, (FLASH_CR_PG | FLASH_CR_SER | FLASH_CR_SNB | FLASH_MER_BIT));
 8004354:	4b0a      	ldr	r3, [pc, #40]	@ (8004380 <HAL_FLASH_IRQHandler+0x130>)
 8004356:	691b      	ldr	r3, [r3, #16]
 8004358:	4a09      	ldr	r2, [pc, #36]	@ (8004380 <HAL_FLASH_IRQHandler+0x130>)
 800435a:	f023 037f 	bic.w	r3, r3, #127	@ 0x7f
 800435e:	6113      	str	r3, [r2, #16]

    /* Disable End of FLASH Operation interrupt */
    __HAL_FLASH_DISABLE_IT(FLASH_IT_EOP);
 8004360:	4b07      	ldr	r3, [pc, #28]	@ (8004380 <HAL_FLASH_IRQHandler+0x130>)
 8004362:	691b      	ldr	r3, [r3, #16]
 8004364:	4a06      	ldr	r2, [pc, #24]	@ (8004380 <HAL_FLASH_IRQHandler+0x130>)
 8004366:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800436a:	6113      	str	r3, [r2, #16]

    /* Disable Error source interrupt */
    __HAL_FLASH_DISABLE_IT(FLASH_IT_ERR);
 800436c:	4b04      	ldr	r3, [pc, #16]	@ (8004380 <HAL_FLASH_IRQHandler+0x130>)
 800436e:	691b      	ldr	r3, [r3, #16]
 8004370:	4a03      	ldr	r2, [pc, #12]	@ (8004380 <HAL_FLASH_IRQHandler+0x130>)
 8004372:	f023 7300 	bic.w	r3, r3, #33554432	@ 0x2000000
 8004376:	6113      	str	r3, [r2, #16]
  }
}
 8004378:	bf00      	nop
 800437a:	3708      	adds	r7, #8
 800437c:	46bd      	mov	sp, r7
 800437e:	bd80      	pop	{r7, pc}
 8004380:	40023c00 	.word	0x40023c00
 8004384:	20000078 	.word	0x20000078

08004388 <HAL_FLASH_EndOfOperationCallback>:
  *                    (if 0xFFFFFFFFU, it means that all the selected sectors have been erased)
  *                  Program: Address which was selected for data program
  * @retval None
  */
__weak void HAL_FLASH_EndOfOperationCallback(uint32_t ReturnValue)
{
 8004388:	b480      	push	{r7}
 800438a:	b083      	sub	sp, #12
 800438c:	af00      	add	r7, sp, #0
 800438e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(ReturnValue);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_FLASH_EndOfOperationCallback could be implemented in the user file
   */
}
 8004390:	bf00      	nop
 8004392:	370c      	adds	r7, #12
 8004394:	46bd      	mov	sp, r7
 8004396:	f85d 7b04 	ldr.w	r7, [sp], #4
 800439a:	4770      	bx	lr

0800439c <HAL_FLASH_OperationErrorCallback>:
  *                 Sectors Erase: Sector number which returned an error
  *                 Program: Address which was selected for data program
  * @retval None
  */
__weak void HAL_FLASH_OperationErrorCallback(uint32_t ReturnValue)
{
 800439c:	b480      	push	{r7}
 800439e:	b083      	sub	sp, #12
 80043a0:	af00      	add	r7, sp, #0
 80043a2:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(ReturnValue);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_FLASH_OperationErrorCallback could be implemented in the user file
   */
}
 80043a4:	bf00      	nop
 80043a6:	370c      	adds	r7, #12
 80043a8:	46bd      	mov	sp, r7
 80043aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80043ae:	4770      	bx	lr

080043b0 <FLASH_SetErrorCode>:
/**
  * @brief  Set the specific FLASH error flag.
  * @retval None
  */
static void FLASH_SetErrorCode(void)
{
 80043b0:	b480      	push	{r7}
 80043b2:	af00      	add	r7, sp, #0
  if (__HAL_FLASH_GET_FLAG(FLASH_FLAG_WRPERR) != RESET)
 80043b4:	4b27      	ldr	r3, [pc, #156]	@ (8004454 <FLASH_SetErrorCode+0xa4>)
 80043b6:	68db      	ldr	r3, [r3, #12]
 80043b8:	f003 0310 	and.w	r3, r3, #16
 80043bc:	2b00      	cmp	r3, #0
 80043be:	d008      	beq.n	80043d2 <FLASH_SetErrorCode+0x22>
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_WRP;
 80043c0:	4b25      	ldr	r3, [pc, #148]	@ (8004458 <FLASH_SetErrorCode+0xa8>)
 80043c2:	69db      	ldr	r3, [r3, #28]
 80043c4:	f043 0310 	orr.w	r3, r3, #16
 80043c8:	4a23      	ldr	r2, [pc, #140]	@ (8004458 <FLASH_SetErrorCode+0xa8>)
 80043ca:	61d3      	str	r3, [r2, #28]

    /* Clear FLASH write protection error pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_WRPERR);
 80043cc:	4b21      	ldr	r3, [pc, #132]	@ (8004454 <FLASH_SetErrorCode+0xa4>)
 80043ce:	2210      	movs	r2, #16
 80043d0:	60da      	str	r2, [r3, #12]
  }

  if (__HAL_FLASH_GET_FLAG(FLASH_FLAG_PGAERR) != RESET)
 80043d2:	4b20      	ldr	r3, [pc, #128]	@ (8004454 <FLASH_SetErrorCode+0xa4>)
 80043d4:	68db      	ldr	r3, [r3, #12]
 80043d6:	f003 0320 	and.w	r3, r3, #32
 80043da:	2b00      	cmp	r3, #0
 80043dc:	d008      	beq.n	80043f0 <FLASH_SetErrorCode+0x40>
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_PGA;
 80043de:	4b1e      	ldr	r3, [pc, #120]	@ (8004458 <FLASH_SetErrorCode+0xa8>)
 80043e0:	69db      	ldr	r3, [r3, #28]
 80043e2:	f043 0308 	orr.w	r3, r3, #8
 80043e6:	4a1c      	ldr	r2, [pc, #112]	@ (8004458 <FLASH_SetErrorCode+0xa8>)
 80043e8:	61d3      	str	r3, [r2, #28]

    /* Clear FLASH Programming alignment error pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_PGAERR);
 80043ea:	4b1a      	ldr	r3, [pc, #104]	@ (8004454 <FLASH_SetErrorCode+0xa4>)
 80043ec:	2220      	movs	r2, #32
 80043ee:	60da      	str	r2, [r3, #12]
  }

  if (__HAL_FLASH_GET_FLAG(FLASH_FLAG_PGPERR) != RESET)
 80043f0:	4b18      	ldr	r3, [pc, #96]	@ (8004454 <FLASH_SetErrorCode+0xa4>)
 80043f2:	68db      	ldr	r3, [r3, #12]
 80043f4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80043f8:	2b00      	cmp	r3, #0
 80043fa:	d008      	beq.n	800440e <FLASH_SetErrorCode+0x5e>
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_PGP;
 80043fc:	4b16      	ldr	r3, [pc, #88]	@ (8004458 <FLASH_SetErrorCode+0xa8>)
 80043fe:	69db      	ldr	r3, [r3, #28]
 8004400:	f043 0304 	orr.w	r3, r3, #4
 8004404:	4a14      	ldr	r2, [pc, #80]	@ (8004458 <FLASH_SetErrorCode+0xa8>)
 8004406:	61d3      	str	r3, [r2, #28]

    /* Clear FLASH Programming parallelism error pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_PGPERR);
 8004408:	4b12      	ldr	r3, [pc, #72]	@ (8004454 <FLASH_SetErrorCode+0xa4>)
 800440a:	2240      	movs	r2, #64	@ 0x40
 800440c:	60da      	str	r2, [r3, #12]
  }

  if (__HAL_FLASH_GET_FLAG(FLASH_FLAG_PGSERR) != RESET)
 800440e:	4b11      	ldr	r3, [pc, #68]	@ (8004454 <FLASH_SetErrorCode+0xa4>)
 8004410:	68db      	ldr	r3, [r3, #12]
 8004412:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004416:	2b00      	cmp	r3, #0
 8004418:	d008      	beq.n	800442c <FLASH_SetErrorCode+0x7c>
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_PGS;
 800441a:	4b0f      	ldr	r3, [pc, #60]	@ (8004458 <FLASH_SetErrorCode+0xa8>)
 800441c:	69db      	ldr	r3, [r3, #28]
 800441e:	f043 0302 	orr.w	r3, r3, #2
 8004422:	4a0d      	ldr	r2, [pc, #52]	@ (8004458 <FLASH_SetErrorCode+0xa8>)
 8004424:	61d3      	str	r3, [r2, #28]

    /* Clear FLASH Programming sequence error pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_PGSERR);
 8004426:	4b0b      	ldr	r3, [pc, #44]	@ (8004454 <FLASH_SetErrorCode+0xa4>)
 8004428:	2280      	movs	r2, #128	@ 0x80
 800442a:	60da      	str	r2, [r3, #12]

    /* Clear FLASH Proprietary readout protection error pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_RDERR);
  }
#endif /* FLASH_SR_RDERR */
  if (__HAL_FLASH_GET_FLAG(FLASH_FLAG_OPERR) != RESET)
 800442c:	4b09      	ldr	r3, [pc, #36]	@ (8004454 <FLASH_SetErrorCode+0xa4>)
 800442e:	68db      	ldr	r3, [r3, #12]
 8004430:	f003 0302 	and.w	r3, r3, #2
 8004434:	2b00      	cmp	r3, #0
 8004436:	d008      	beq.n	800444a <FLASH_SetErrorCode+0x9a>
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_OPERATION;
 8004438:	4b07      	ldr	r3, [pc, #28]	@ (8004458 <FLASH_SetErrorCode+0xa8>)
 800443a:	69db      	ldr	r3, [r3, #28]
 800443c:	f043 0320 	orr.w	r3, r3, #32
 8004440:	4a05      	ldr	r2, [pc, #20]	@ (8004458 <FLASH_SetErrorCode+0xa8>)
 8004442:	61d3      	str	r3, [r2, #28]

    /* Clear FLASH Operation error pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_OPERR);
 8004444:	4b03      	ldr	r3, [pc, #12]	@ (8004454 <FLASH_SetErrorCode+0xa4>)
 8004446:	2202      	movs	r2, #2
 8004448:	60da      	str	r2, [r3, #12]
  }
}
 800444a:	bf00      	nop
 800444c:	46bd      	mov	sp, r7
 800444e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004452:	4770      	bx	lr
 8004454:	40023c00 	.word	0x40023c00
 8004458:	20000078 	.word	0x20000078

0800445c <FLASH_Erase_Sector>:
  *                                  the operation will be done by double word (64-bit)
  *
  * @retval None
  */
void FLASH_Erase_Sector(uint32_t Sector, uint8_t VoltageRange)
{
 800445c:	b480      	push	{r7}
 800445e:	b085      	sub	sp, #20
 8004460:	af00      	add	r7, sp, #0
 8004462:	6078      	str	r0, [r7, #4]
 8004464:	460b      	mov	r3, r1
 8004466:	70fb      	strb	r3, [r7, #3]
  uint32_t tmp_psize = 0U;
 8004468:	2300      	movs	r3, #0
 800446a:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_FLASH_SECTOR(Sector));
  assert_param(IS_VOLTAGERANGE(VoltageRange));

  if (VoltageRange == FLASH_VOLTAGE_RANGE_1)
 800446c:	78fb      	ldrb	r3, [r7, #3]
 800446e:	2b00      	cmp	r3, #0
 8004470:	d102      	bne.n	8004478 <FLASH_Erase_Sector+0x1c>
  {
    tmp_psize = FLASH_PSIZE_BYTE;
 8004472:	2300      	movs	r3, #0
 8004474:	60fb      	str	r3, [r7, #12]
 8004476:	e010      	b.n	800449a <FLASH_Erase_Sector+0x3e>
  }
  else if (VoltageRange == FLASH_VOLTAGE_RANGE_2)
 8004478:	78fb      	ldrb	r3, [r7, #3]
 800447a:	2b01      	cmp	r3, #1
 800447c:	d103      	bne.n	8004486 <FLASH_Erase_Sector+0x2a>
  {
    tmp_psize = FLASH_PSIZE_HALF_WORD;
 800447e:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8004482:	60fb      	str	r3, [r7, #12]
 8004484:	e009      	b.n	800449a <FLASH_Erase_Sector+0x3e>
  }
  else if (VoltageRange == FLASH_VOLTAGE_RANGE_3)
 8004486:	78fb      	ldrb	r3, [r7, #3]
 8004488:	2b02      	cmp	r3, #2
 800448a:	d103      	bne.n	8004494 <FLASH_Erase_Sector+0x38>
  {
    tmp_psize = FLASH_PSIZE_WORD;
 800448c:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8004490:	60fb      	str	r3, [r7, #12]
 8004492:	e002      	b.n	800449a <FLASH_Erase_Sector+0x3e>
  }
  else
  {
    tmp_psize = FLASH_PSIZE_DOUBLE_WORD;
 8004494:	f44f 7340 	mov.w	r3, #768	@ 0x300
 8004498:	60fb      	str	r3, [r7, #12]
  }

  /* If the previous operation is completed, proceed to erase the sector */
  CLEAR_BIT(FLASH->CR, FLASH_CR_PSIZE);
 800449a:	4b13      	ldr	r3, [pc, #76]	@ (80044e8 <FLASH_Erase_Sector+0x8c>)
 800449c:	691b      	ldr	r3, [r3, #16]
 800449e:	4a12      	ldr	r2, [pc, #72]	@ (80044e8 <FLASH_Erase_Sector+0x8c>)
 80044a0:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80044a4:	6113      	str	r3, [r2, #16]
  FLASH->CR |= tmp_psize;
 80044a6:	4b10      	ldr	r3, [pc, #64]	@ (80044e8 <FLASH_Erase_Sector+0x8c>)
 80044a8:	691a      	ldr	r2, [r3, #16]
 80044aa:	490f      	ldr	r1, [pc, #60]	@ (80044e8 <FLASH_Erase_Sector+0x8c>)
 80044ac:	68fb      	ldr	r3, [r7, #12]
 80044ae:	4313      	orrs	r3, r2
 80044b0:	610b      	str	r3, [r1, #16]
  CLEAR_BIT(FLASH->CR, FLASH_CR_SNB);
 80044b2:	4b0d      	ldr	r3, [pc, #52]	@ (80044e8 <FLASH_Erase_Sector+0x8c>)
 80044b4:	691b      	ldr	r3, [r3, #16]
 80044b6:	4a0c      	ldr	r2, [pc, #48]	@ (80044e8 <FLASH_Erase_Sector+0x8c>)
 80044b8:	f023 0378 	bic.w	r3, r3, #120	@ 0x78
 80044bc:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_SER | (Sector << FLASH_CR_SNB_Pos);
 80044be:	4b0a      	ldr	r3, [pc, #40]	@ (80044e8 <FLASH_Erase_Sector+0x8c>)
 80044c0:	691a      	ldr	r2, [r3, #16]
 80044c2:	687b      	ldr	r3, [r7, #4]
 80044c4:	00db      	lsls	r3, r3, #3
 80044c6:	4313      	orrs	r3, r2
 80044c8:	4a07      	ldr	r2, [pc, #28]	@ (80044e8 <FLASH_Erase_Sector+0x8c>)
 80044ca:	f043 0302 	orr.w	r3, r3, #2
 80044ce:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_STRT;
 80044d0:	4b05      	ldr	r3, [pc, #20]	@ (80044e8 <FLASH_Erase_Sector+0x8c>)
 80044d2:	691b      	ldr	r3, [r3, #16]
 80044d4:	4a04      	ldr	r2, [pc, #16]	@ (80044e8 <FLASH_Erase_Sector+0x8c>)
 80044d6:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80044da:	6113      	str	r3, [r2, #16]
}
 80044dc:	bf00      	nop
 80044de:	3714      	adds	r7, #20
 80044e0:	46bd      	mov	sp, r7
 80044e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80044e6:	4770      	bx	lr
 80044e8:	40023c00 	.word	0x40023c00

080044ec <FLASH_FlushCaches>:
/**
  * @brief  Flush the instruction and data caches
  * @retval None
  */
void FLASH_FlushCaches(void)
{
 80044ec:	b480      	push	{r7}
 80044ee:	af00      	add	r7, sp, #0
  /* Flush instruction cache  */
  if (READ_BIT(FLASH->ACR, FLASH_ACR_ICEN) != RESET)
 80044f0:	4b20      	ldr	r3, [pc, #128]	@ (8004574 <FLASH_FlushCaches+0x88>)
 80044f2:	681b      	ldr	r3, [r3, #0]
 80044f4:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80044f8:	2b00      	cmp	r3, #0
 80044fa:	d017      	beq.n	800452c <FLASH_FlushCaches+0x40>
  {
    /* Disable instruction cache  */
    __HAL_FLASH_INSTRUCTION_CACHE_DISABLE();
 80044fc:	4b1d      	ldr	r3, [pc, #116]	@ (8004574 <FLASH_FlushCaches+0x88>)
 80044fe:	681b      	ldr	r3, [r3, #0]
 8004500:	4a1c      	ldr	r2, [pc, #112]	@ (8004574 <FLASH_FlushCaches+0x88>)
 8004502:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8004506:	6013      	str	r3, [r2, #0]
    /* Reset instruction cache */
    __HAL_FLASH_INSTRUCTION_CACHE_RESET();
 8004508:	4b1a      	ldr	r3, [pc, #104]	@ (8004574 <FLASH_FlushCaches+0x88>)
 800450a:	681b      	ldr	r3, [r3, #0]
 800450c:	4a19      	ldr	r2, [pc, #100]	@ (8004574 <FLASH_FlushCaches+0x88>)
 800450e:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 8004512:	6013      	str	r3, [r2, #0]
 8004514:	4b17      	ldr	r3, [pc, #92]	@ (8004574 <FLASH_FlushCaches+0x88>)
 8004516:	681b      	ldr	r3, [r3, #0]
 8004518:	4a16      	ldr	r2, [pc, #88]	@ (8004574 <FLASH_FlushCaches+0x88>)
 800451a:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 800451e:	6013      	str	r3, [r2, #0]
    /* Enable instruction cache */
    __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8004520:	4b14      	ldr	r3, [pc, #80]	@ (8004574 <FLASH_FlushCaches+0x88>)
 8004522:	681b      	ldr	r3, [r3, #0]
 8004524:	4a13      	ldr	r2, [pc, #76]	@ (8004574 <FLASH_FlushCaches+0x88>)
 8004526:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 800452a:	6013      	str	r3, [r2, #0]
  }

  /* Flush data cache */
  if (READ_BIT(FLASH->ACR, FLASH_ACR_DCEN) != RESET)
 800452c:	4b11      	ldr	r3, [pc, #68]	@ (8004574 <FLASH_FlushCaches+0x88>)
 800452e:	681b      	ldr	r3, [r3, #0]
 8004530:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004534:	2b00      	cmp	r3, #0
 8004536:	d017      	beq.n	8004568 <FLASH_FlushCaches+0x7c>
  {
    /* Disable data cache  */
    __HAL_FLASH_DATA_CACHE_DISABLE();
 8004538:	4b0e      	ldr	r3, [pc, #56]	@ (8004574 <FLASH_FlushCaches+0x88>)
 800453a:	681b      	ldr	r3, [r3, #0]
 800453c:	4a0d      	ldr	r2, [pc, #52]	@ (8004574 <FLASH_FlushCaches+0x88>)
 800453e:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8004542:	6013      	str	r3, [r2, #0]
    /* Reset data cache */
    __HAL_FLASH_DATA_CACHE_RESET();
 8004544:	4b0b      	ldr	r3, [pc, #44]	@ (8004574 <FLASH_FlushCaches+0x88>)
 8004546:	681b      	ldr	r3, [r3, #0]
 8004548:	4a0a      	ldr	r2, [pc, #40]	@ (8004574 <FLASH_FlushCaches+0x88>)
 800454a:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 800454e:	6013      	str	r3, [r2, #0]
 8004550:	4b08      	ldr	r3, [pc, #32]	@ (8004574 <FLASH_FlushCaches+0x88>)
 8004552:	681b      	ldr	r3, [r3, #0]
 8004554:	4a07      	ldr	r2, [pc, #28]	@ (8004574 <FLASH_FlushCaches+0x88>)
 8004556:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800455a:	6013      	str	r3, [r2, #0]
    /* Enable data cache */
    __HAL_FLASH_DATA_CACHE_ENABLE();
 800455c:	4b05      	ldr	r3, [pc, #20]	@ (8004574 <FLASH_FlushCaches+0x88>)
 800455e:	681b      	ldr	r3, [r3, #0]
 8004560:	4a04      	ldr	r2, [pc, #16]	@ (8004574 <FLASH_FlushCaches+0x88>)
 8004562:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8004566:	6013      	str	r3, [r2, #0]
  }
}
 8004568:	bf00      	nop
 800456a:	46bd      	mov	sp, r7
 800456c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004570:	4770      	bx	lr
 8004572:	bf00      	nop
 8004574:	40023c00 	.word	0x40023c00

08004578 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8004578:	b480      	push	{r7}
 800457a:	b089      	sub	sp, #36	@ 0x24
 800457c:	af00      	add	r7, sp, #0
 800457e:	6078      	str	r0, [r7, #4]
 8004580:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8004582:	2300      	movs	r3, #0
 8004584:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8004586:	2300      	movs	r3, #0
 8004588:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 800458a:	2300      	movs	r3, #0
 800458c:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 800458e:	2300      	movs	r3, #0
 8004590:	61fb      	str	r3, [r7, #28]
 8004592:	e16b      	b.n	800486c <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8004594:	2201      	movs	r2, #1
 8004596:	69fb      	ldr	r3, [r7, #28]
 8004598:	fa02 f303 	lsl.w	r3, r2, r3
 800459c:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800459e:	683b      	ldr	r3, [r7, #0]
 80045a0:	681b      	ldr	r3, [r3, #0]
 80045a2:	697a      	ldr	r2, [r7, #20]
 80045a4:	4013      	ands	r3, r2
 80045a6:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 80045a8:	693a      	ldr	r2, [r7, #16]
 80045aa:	697b      	ldr	r3, [r7, #20]
 80045ac:	429a      	cmp	r2, r3
 80045ae:	f040 815a 	bne.w	8004866 <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80045b2:	683b      	ldr	r3, [r7, #0]
 80045b4:	685b      	ldr	r3, [r3, #4]
 80045b6:	f003 0303 	and.w	r3, r3, #3
 80045ba:	2b01      	cmp	r3, #1
 80045bc:	d005      	beq.n	80045ca <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80045be:	683b      	ldr	r3, [r7, #0]
 80045c0:	685b      	ldr	r3, [r3, #4]
 80045c2:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80045c6:	2b02      	cmp	r3, #2
 80045c8:	d130      	bne.n	800462c <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 80045ca:	687b      	ldr	r3, [r7, #4]
 80045cc:	689b      	ldr	r3, [r3, #8]
 80045ce:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 80045d0:	69fb      	ldr	r3, [r7, #28]
 80045d2:	005b      	lsls	r3, r3, #1
 80045d4:	2203      	movs	r2, #3
 80045d6:	fa02 f303 	lsl.w	r3, r2, r3
 80045da:	43db      	mvns	r3, r3
 80045dc:	69ba      	ldr	r2, [r7, #24]
 80045de:	4013      	ands	r3, r2
 80045e0:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 80045e2:	683b      	ldr	r3, [r7, #0]
 80045e4:	68da      	ldr	r2, [r3, #12]
 80045e6:	69fb      	ldr	r3, [r7, #28]
 80045e8:	005b      	lsls	r3, r3, #1
 80045ea:	fa02 f303 	lsl.w	r3, r2, r3
 80045ee:	69ba      	ldr	r2, [r7, #24]
 80045f0:	4313      	orrs	r3, r2
 80045f2:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 80045f4:	687b      	ldr	r3, [r7, #4]
 80045f6:	69ba      	ldr	r2, [r7, #24]
 80045f8:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80045fa:	687b      	ldr	r3, [r7, #4]
 80045fc:	685b      	ldr	r3, [r3, #4]
 80045fe:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8004600:	2201      	movs	r2, #1
 8004602:	69fb      	ldr	r3, [r7, #28]
 8004604:	fa02 f303 	lsl.w	r3, r2, r3
 8004608:	43db      	mvns	r3, r3
 800460a:	69ba      	ldr	r2, [r7, #24]
 800460c:	4013      	ands	r3, r2
 800460e:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8004610:	683b      	ldr	r3, [r7, #0]
 8004612:	685b      	ldr	r3, [r3, #4]
 8004614:	091b      	lsrs	r3, r3, #4
 8004616:	f003 0201 	and.w	r2, r3, #1
 800461a:	69fb      	ldr	r3, [r7, #28]
 800461c:	fa02 f303 	lsl.w	r3, r2, r3
 8004620:	69ba      	ldr	r2, [r7, #24]
 8004622:	4313      	orrs	r3, r2
 8004624:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8004626:	687b      	ldr	r3, [r7, #4]
 8004628:	69ba      	ldr	r2, [r7, #24]
 800462a:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 800462c:	683b      	ldr	r3, [r7, #0]
 800462e:	685b      	ldr	r3, [r3, #4]
 8004630:	f003 0303 	and.w	r3, r3, #3
 8004634:	2b03      	cmp	r3, #3
 8004636:	d017      	beq.n	8004668 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8004638:	687b      	ldr	r3, [r7, #4]
 800463a:	68db      	ldr	r3, [r3, #12]
 800463c:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 800463e:	69fb      	ldr	r3, [r7, #28]
 8004640:	005b      	lsls	r3, r3, #1
 8004642:	2203      	movs	r2, #3
 8004644:	fa02 f303 	lsl.w	r3, r2, r3
 8004648:	43db      	mvns	r3, r3
 800464a:	69ba      	ldr	r2, [r7, #24]
 800464c:	4013      	ands	r3, r2
 800464e:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8004650:	683b      	ldr	r3, [r7, #0]
 8004652:	689a      	ldr	r2, [r3, #8]
 8004654:	69fb      	ldr	r3, [r7, #28]
 8004656:	005b      	lsls	r3, r3, #1
 8004658:	fa02 f303 	lsl.w	r3, r2, r3
 800465c:	69ba      	ldr	r2, [r7, #24]
 800465e:	4313      	orrs	r3, r2
 8004660:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8004662:	687b      	ldr	r3, [r7, #4]
 8004664:	69ba      	ldr	r2, [r7, #24]
 8004666:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8004668:	683b      	ldr	r3, [r7, #0]
 800466a:	685b      	ldr	r3, [r3, #4]
 800466c:	f003 0303 	and.w	r3, r3, #3
 8004670:	2b02      	cmp	r3, #2
 8004672:	d123      	bne.n	80046bc <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8004674:	69fb      	ldr	r3, [r7, #28]
 8004676:	08da      	lsrs	r2, r3, #3
 8004678:	687b      	ldr	r3, [r7, #4]
 800467a:	3208      	adds	r2, #8
 800467c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8004680:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8004682:	69fb      	ldr	r3, [r7, #28]
 8004684:	f003 0307 	and.w	r3, r3, #7
 8004688:	009b      	lsls	r3, r3, #2
 800468a:	220f      	movs	r2, #15
 800468c:	fa02 f303 	lsl.w	r3, r2, r3
 8004690:	43db      	mvns	r3, r3
 8004692:	69ba      	ldr	r2, [r7, #24]
 8004694:	4013      	ands	r3, r2
 8004696:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8004698:	683b      	ldr	r3, [r7, #0]
 800469a:	691a      	ldr	r2, [r3, #16]
 800469c:	69fb      	ldr	r3, [r7, #28]
 800469e:	f003 0307 	and.w	r3, r3, #7
 80046a2:	009b      	lsls	r3, r3, #2
 80046a4:	fa02 f303 	lsl.w	r3, r2, r3
 80046a8:	69ba      	ldr	r2, [r7, #24]
 80046aa:	4313      	orrs	r3, r2
 80046ac:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 80046ae:	69fb      	ldr	r3, [r7, #28]
 80046b0:	08da      	lsrs	r2, r3, #3
 80046b2:	687b      	ldr	r3, [r7, #4]
 80046b4:	3208      	adds	r2, #8
 80046b6:	69b9      	ldr	r1, [r7, #24]
 80046b8:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80046bc:	687b      	ldr	r3, [r7, #4]
 80046be:	681b      	ldr	r3, [r3, #0]
 80046c0:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 80046c2:	69fb      	ldr	r3, [r7, #28]
 80046c4:	005b      	lsls	r3, r3, #1
 80046c6:	2203      	movs	r2, #3
 80046c8:	fa02 f303 	lsl.w	r3, r2, r3
 80046cc:	43db      	mvns	r3, r3
 80046ce:	69ba      	ldr	r2, [r7, #24]
 80046d0:	4013      	ands	r3, r2
 80046d2:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80046d4:	683b      	ldr	r3, [r7, #0]
 80046d6:	685b      	ldr	r3, [r3, #4]
 80046d8:	f003 0203 	and.w	r2, r3, #3
 80046dc:	69fb      	ldr	r3, [r7, #28]
 80046de:	005b      	lsls	r3, r3, #1
 80046e0:	fa02 f303 	lsl.w	r3, r2, r3
 80046e4:	69ba      	ldr	r2, [r7, #24]
 80046e6:	4313      	orrs	r3, r2
 80046e8:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 80046ea:	687b      	ldr	r3, [r7, #4]
 80046ec:	69ba      	ldr	r2, [r7, #24]
 80046ee:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 80046f0:	683b      	ldr	r3, [r7, #0]
 80046f2:	685b      	ldr	r3, [r3, #4]
 80046f4:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 80046f8:	2b00      	cmp	r3, #0
 80046fa:	f000 80b4 	beq.w	8004866 <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80046fe:	2300      	movs	r3, #0
 8004700:	60fb      	str	r3, [r7, #12]
 8004702:	4b60      	ldr	r3, [pc, #384]	@ (8004884 <HAL_GPIO_Init+0x30c>)
 8004704:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004706:	4a5f      	ldr	r2, [pc, #380]	@ (8004884 <HAL_GPIO_Init+0x30c>)
 8004708:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800470c:	6453      	str	r3, [r2, #68]	@ 0x44
 800470e:	4b5d      	ldr	r3, [pc, #372]	@ (8004884 <HAL_GPIO_Init+0x30c>)
 8004710:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004712:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8004716:	60fb      	str	r3, [r7, #12]
 8004718:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 800471a:	4a5b      	ldr	r2, [pc, #364]	@ (8004888 <HAL_GPIO_Init+0x310>)
 800471c:	69fb      	ldr	r3, [r7, #28]
 800471e:	089b      	lsrs	r3, r3, #2
 8004720:	3302      	adds	r3, #2
 8004722:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004726:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8004728:	69fb      	ldr	r3, [r7, #28]
 800472a:	f003 0303 	and.w	r3, r3, #3
 800472e:	009b      	lsls	r3, r3, #2
 8004730:	220f      	movs	r2, #15
 8004732:	fa02 f303 	lsl.w	r3, r2, r3
 8004736:	43db      	mvns	r3, r3
 8004738:	69ba      	ldr	r2, [r7, #24]
 800473a:	4013      	ands	r3, r2
 800473c:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 800473e:	687b      	ldr	r3, [r7, #4]
 8004740:	4a52      	ldr	r2, [pc, #328]	@ (800488c <HAL_GPIO_Init+0x314>)
 8004742:	4293      	cmp	r3, r2
 8004744:	d02b      	beq.n	800479e <HAL_GPIO_Init+0x226>
 8004746:	687b      	ldr	r3, [r7, #4]
 8004748:	4a51      	ldr	r2, [pc, #324]	@ (8004890 <HAL_GPIO_Init+0x318>)
 800474a:	4293      	cmp	r3, r2
 800474c:	d025      	beq.n	800479a <HAL_GPIO_Init+0x222>
 800474e:	687b      	ldr	r3, [r7, #4]
 8004750:	4a50      	ldr	r2, [pc, #320]	@ (8004894 <HAL_GPIO_Init+0x31c>)
 8004752:	4293      	cmp	r3, r2
 8004754:	d01f      	beq.n	8004796 <HAL_GPIO_Init+0x21e>
 8004756:	687b      	ldr	r3, [r7, #4]
 8004758:	4a4f      	ldr	r2, [pc, #316]	@ (8004898 <HAL_GPIO_Init+0x320>)
 800475a:	4293      	cmp	r3, r2
 800475c:	d019      	beq.n	8004792 <HAL_GPIO_Init+0x21a>
 800475e:	687b      	ldr	r3, [r7, #4]
 8004760:	4a4e      	ldr	r2, [pc, #312]	@ (800489c <HAL_GPIO_Init+0x324>)
 8004762:	4293      	cmp	r3, r2
 8004764:	d013      	beq.n	800478e <HAL_GPIO_Init+0x216>
 8004766:	687b      	ldr	r3, [r7, #4]
 8004768:	4a4d      	ldr	r2, [pc, #308]	@ (80048a0 <HAL_GPIO_Init+0x328>)
 800476a:	4293      	cmp	r3, r2
 800476c:	d00d      	beq.n	800478a <HAL_GPIO_Init+0x212>
 800476e:	687b      	ldr	r3, [r7, #4]
 8004770:	4a4c      	ldr	r2, [pc, #304]	@ (80048a4 <HAL_GPIO_Init+0x32c>)
 8004772:	4293      	cmp	r3, r2
 8004774:	d007      	beq.n	8004786 <HAL_GPIO_Init+0x20e>
 8004776:	687b      	ldr	r3, [r7, #4]
 8004778:	4a4b      	ldr	r2, [pc, #300]	@ (80048a8 <HAL_GPIO_Init+0x330>)
 800477a:	4293      	cmp	r3, r2
 800477c:	d101      	bne.n	8004782 <HAL_GPIO_Init+0x20a>
 800477e:	2307      	movs	r3, #7
 8004780:	e00e      	b.n	80047a0 <HAL_GPIO_Init+0x228>
 8004782:	2308      	movs	r3, #8
 8004784:	e00c      	b.n	80047a0 <HAL_GPIO_Init+0x228>
 8004786:	2306      	movs	r3, #6
 8004788:	e00a      	b.n	80047a0 <HAL_GPIO_Init+0x228>
 800478a:	2305      	movs	r3, #5
 800478c:	e008      	b.n	80047a0 <HAL_GPIO_Init+0x228>
 800478e:	2304      	movs	r3, #4
 8004790:	e006      	b.n	80047a0 <HAL_GPIO_Init+0x228>
 8004792:	2303      	movs	r3, #3
 8004794:	e004      	b.n	80047a0 <HAL_GPIO_Init+0x228>
 8004796:	2302      	movs	r3, #2
 8004798:	e002      	b.n	80047a0 <HAL_GPIO_Init+0x228>
 800479a:	2301      	movs	r3, #1
 800479c:	e000      	b.n	80047a0 <HAL_GPIO_Init+0x228>
 800479e:	2300      	movs	r3, #0
 80047a0:	69fa      	ldr	r2, [r7, #28]
 80047a2:	f002 0203 	and.w	r2, r2, #3
 80047a6:	0092      	lsls	r2, r2, #2
 80047a8:	4093      	lsls	r3, r2
 80047aa:	69ba      	ldr	r2, [r7, #24]
 80047ac:	4313      	orrs	r3, r2
 80047ae:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 80047b0:	4935      	ldr	r1, [pc, #212]	@ (8004888 <HAL_GPIO_Init+0x310>)
 80047b2:	69fb      	ldr	r3, [r7, #28]
 80047b4:	089b      	lsrs	r3, r3, #2
 80047b6:	3302      	adds	r3, #2
 80047b8:	69ba      	ldr	r2, [r7, #24]
 80047ba:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80047be:	4b3b      	ldr	r3, [pc, #236]	@ (80048ac <HAL_GPIO_Init+0x334>)
 80047c0:	689b      	ldr	r3, [r3, #8]
 80047c2:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80047c4:	693b      	ldr	r3, [r7, #16]
 80047c6:	43db      	mvns	r3, r3
 80047c8:	69ba      	ldr	r2, [r7, #24]
 80047ca:	4013      	ands	r3, r2
 80047cc:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 80047ce:	683b      	ldr	r3, [r7, #0]
 80047d0:	685b      	ldr	r3, [r3, #4]
 80047d2:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80047d6:	2b00      	cmp	r3, #0
 80047d8:	d003      	beq.n	80047e2 <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 80047da:	69ba      	ldr	r2, [r7, #24]
 80047dc:	693b      	ldr	r3, [r7, #16]
 80047de:	4313      	orrs	r3, r2
 80047e0:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 80047e2:	4a32      	ldr	r2, [pc, #200]	@ (80048ac <HAL_GPIO_Init+0x334>)
 80047e4:	69bb      	ldr	r3, [r7, #24]
 80047e6:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 80047e8:	4b30      	ldr	r3, [pc, #192]	@ (80048ac <HAL_GPIO_Init+0x334>)
 80047ea:	68db      	ldr	r3, [r3, #12]
 80047ec:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80047ee:	693b      	ldr	r3, [r7, #16]
 80047f0:	43db      	mvns	r3, r3
 80047f2:	69ba      	ldr	r2, [r7, #24]
 80047f4:	4013      	ands	r3, r2
 80047f6:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 80047f8:	683b      	ldr	r3, [r7, #0]
 80047fa:	685b      	ldr	r3, [r3, #4]
 80047fc:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8004800:	2b00      	cmp	r3, #0
 8004802:	d003      	beq.n	800480c <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 8004804:	69ba      	ldr	r2, [r7, #24]
 8004806:	693b      	ldr	r3, [r7, #16]
 8004808:	4313      	orrs	r3, r2
 800480a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 800480c:	4a27      	ldr	r2, [pc, #156]	@ (80048ac <HAL_GPIO_Init+0x334>)
 800480e:	69bb      	ldr	r3, [r7, #24]
 8004810:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8004812:	4b26      	ldr	r3, [pc, #152]	@ (80048ac <HAL_GPIO_Init+0x334>)
 8004814:	685b      	ldr	r3, [r3, #4]
 8004816:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8004818:	693b      	ldr	r3, [r7, #16]
 800481a:	43db      	mvns	r3, r3
 800481c:	69ba      	ldr	r2, [r7, #24]
 800481e:	4013      	ands	r3, r2
 8004820:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8004822:	683b      	ldr	r3, [r7, #0]
 8004824:	685b      	ldr	r3, [r3, #4]
 8004826:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800482a:	2b00      	cmp	r3, #0
 800482c:	d003      	beq.n	8004836 <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 800482e:	69ba      	ldr	r2, [r7, #24]
 8004830:	693b      	ldr	r3, [r7, #16]
 8004832:	4313      	orrs	r3, r2
 8004834:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8004836:	4a1d      	ldr	r2, [pc, #116]	@ (80048ac <HAL_GPIO_Init+0x334>)
 8004838:	69bb      	ldr	r3, [r7, #24]
 800483a:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 800483c:	4b1b      	ldr	r3, [pc, #108]	@ (80048ac <HAL_GPIO_Init+0x334>)
 800483e:	681b      	ldr	r3, [r3, #0]
 8004840:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8004842:	693b      	ldr	r3, [r7, #16]
 8004844:	43db      	mvns	r3, r3
 8004846:	69ba      	ldr	r2, [r7, #24]
 8004848:	4013      	ands	r3, r2
 800484a:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 800484c:	683b      	ldr	r3, [r7, #0]
 800484e:	685b      	ldr	r3, [r3, #4]
 8004850:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8004854:	2b00      	cmp	r3, #0
 8004856:	d003      	beq.n	8004860 <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 8004858:	69ba      	ldr	r2, [r7, #24]
 800485a:	693b      	ldr	r3, [r7, #16]
 800485c:	4313      	orrs	r3, r2
 800485e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8004860:	4a12      	ldr	r2, [pc, #72]	@ (80048ac <HAL_GPIO_Init+0x334>)
 8004862:	69bb      	ldr	r3, [r7, #24]
 8004864:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8004866:	69fb      	ldr	r3, [r7, #28]
 8004868:	3301      	adds	r3, #1
 800486a:	61fb      	str	r3, [r7, #28]
 800486c:	69fb      	ldr	r3, [r7, #28]
 800486e:	2b0f      	cmp	r3, #15
 8004870:	f67f ae90 	bls.w	8004594 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8004874:	bf00      	nop
 8004876:	bf00      	nop
 8004878:	3724      	adds	r7, #36	@ 0x24
 800487a:	46bd      	mov	sp, r7
 800487c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004880:	4770      	bx	lr
 8004882:	bf00      	nop
 8004884:	40023800 	.word	0x40023800
 8004888:	40013800 	.word	0x40013800
 800488c:	40020000 	.word	0x40020000
 8004890:	40020400 	.word	0x40020400
 8004894:	40020800 	.word	0x40020800
 8004898:	40020c00 	.word	0x40020c00
 800489c:	40021000 	.word	0x40021000
 80048a0:	40021400 	.word	0x40021400
 80048a4:	40021800 	.word	0x40021800
 80048a8:	40021c00 	.word	0x40021c00
 80048ac:	40013c00 	.word	0x40013c00

080048b0 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 80048b0:	b480      	push	{r7}
 80048b2:	b085      	sub	sp, #20
 80048b4:	af00      	add	r7, sp, #0
 80048b6:	6078      	str	r0, [r7, #4]
 80048b8:	460b      	mov	r3, r1
 80048ba:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 80048bc:	687b      	ldr	r3, [r7, #4]
 80048be:	691a      	ldr	r2, [r3, #16]
 80048c0:	887b      	ldrh	r3, [r7, #2]
 80048c2:	4013      	ands	r3, r2
 80048c4:	2b00      	cmp	r3, #0
 80048c6:	d002      	beq.n	80048ce <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 80048c8:	2301      	movs	r3, #1
 80048ca:	73fb      	strb	r3, [r7, #15]
 80048cc:	e001      	b.n	80048d2 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 80048ce:	2300      	movs	r3, #0
 80048d0:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 80048d2:	7bfb      	ldrb	r3, [r7, #15]
}
 80048d4:	4618      	mov	r0, r3
 80048d6:	3714      	adds	r7, #20
 80048d8:	46bd      	mov	sp, r7
 80048da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80048de:	4770      	bx	lr

080048e0 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80048e0:	b480      	push	{r7}
 80048e2:	b083      	sub	sp, #12
 80048e4:	af00      	add	r7, sp, #0
 80048e6:	6078      	str	r0, [r7, #4]
 80048e8:	460b      	mov	r3, r1
 80048ea:	807b      	strh	r3, [r7, #2]
 80048ec:	4613      	mov	r3, r2
 80048ee:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 80048f0:	787b      	ldrb	r3, [r7, #1]
 80048f2:	2b00      	cmp	r3, #0
 80048f4:	d003      	beq.n	80048fe <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80048f6:	887a      	ldrh	r2, [r7, #2]
 80048f8:	687b      	ldr	r3, [r7, #4]
 80048fa:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 80048fc:	e003      	b.n	8004906 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 80048fe:	887b      	ldrh	r3, [r7, #2]
 8004900:	041a      	lsls	r2, r3, #16
 8004902:	687b      	ldr	r3, [r7, #4]
 8004904:	619a      	str	r2, [r3, #24]
}
 8004906:	bf00      	nop
 8004908:	370c      	adds	r7, #12
 800490a:	46bd      	mov	sp, r7
 800490c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004910:	4770      	bx	lr
	...

08004914 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8004914:	b580      	push	{r7, lr}
 8004916:	b084      	sub	sp, #16
 8004918:	af00      	add	r7, sp, #0
 800491a:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 800491c:	687b      	ldr	r3, [r7, #4]
 800491e:	2b00      	cmp	r3, #0
 8004920:	d101      	bne.n	8004926 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8004922:	2301      	movs	r3, #1
 8004924:	e12b      	b.n	8004b7e <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8004926:	687b      	ldr	r3, [r7, #4]
 8004928:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800492c:	b2db      	uxtb	r3, r3
 800492e:	2b00      	cmp	r3, #0
 8004930:	d106      	bne.n	8004940 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8004932:	687b      	ldr	r3, [r7, #4]
 8004934:	2200      	movs	r2, #0
 8004936:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 800493a:	6878      	ldr	r0, [r7, #4]
 800493c:	f7fe fb4a 	bl	8002fd4 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8004940:	687b      	ldr	r3, [r7, #4]
 8004942:	2224      	movs	r2, #36	@ 0x24
 8004944:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8004948:	687b      	ldr	r3, [r7, #4]
 800494a:	681b      	ldr	r3, [r3, #0]
 800494c:	681a      	ldr	r2, [r3, #0]
 800494e:	687b      	ldr	r3, [r7, #4]
 8004950:	681b      	ldr	r3, [r3, #0]
 8004952:	f022 0201 	bic.w	r2, r2, #1
 8004956:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8004958:	687b      	ldr	r3, [r7, #4]
 800495a:	681b      	ldr	r3, [r3, #0]
 800495c:	681a      	ldr	r2, [r3, #0]
 800495e:	687b      	ldr	r3, [r7, #4]
 8004960:	681b      	ldr	r3, [r3, #0]
 8004962:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8004966:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8004968:	687b      	ldr	r3, [r7, #4]
 800496a:	681b      	ldr	r3, [r3, #0]
 800496c:	681a      	ldr	r2, [r3, #0]
 800496e:	687b      	ldr	r3, [r7, #4]
 8004970:	681b      	ldr	r3, [r3, #0]
 8004972:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8004976:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8004978:	f003 fbf6 	bl	8008168 <HAL_RCC_GetPCLK1Freq>
 800497c:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 800497e:	687b      	ldr	r3, [r7, #4]
 8004980:	685b      	ldr	r3, [r3, #4]
 8004982:	4a81      	ldr	r2, [pc, #516]	@ (8004b88 <HAL_I2C_Init+0x274>)
 8004984:	4293      	cmp	r3, r2
 8004986:	d807      	bhi.n	8004998 <HAL_I2C_Init+0x84>
 8004988:	68fb      	ldr	r3, [r7, #12]
 800498a:	4a80      	ldr	r2, [pc, #512]	@ (8004b8c <HAL_I2C_Init+0x278>)
 800498c:	4293      	cmp	r3, r2
 800498e:	bf94      	ite	ls
 8004990:	2301      	movls	r3, #1
 8004992:	2300      	movhi	r3, #0
 8004994:	b2db      	uxtb	r3, r3
 8004996:	e006      	b.n	80049a6 <HAL_I2C_Init+0x92>
 8004998:	68fb      	ldr	r3, [r7, #12]
 800499a:	4a7d      	ldr	r2, [pc, #500]	@ (8004b90 <HAL_I2C_Init+0x27c>)
 800499c:	4293      	cmp	r3, r2
 800499e:	bf94      	ite	ls
 80049a0:	2301      	movls	r3, #1
 80049a2:	2300      	movhi	r3, #0
 80049a4:	b2db      	uxtb	r3, r3
 80049a6:	2b00      	cmp	r3, #0
 80049a8:	d001      	beq.n	80049ae <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 80049aa:	2301      	movs	r3, #1
 80049ac:	e0e7      	b.n	8004b7e <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 80049ae:	68fb      	ldr	r3, [r7, #12]
 80049b0:	4a78      	ldr	r2, [pc, #480]	@ (8004b94 <HAL_I2C_Init+0x280>)
 80049b2:	fba2 2303 	umull	r2, r3, r2, r3
 80049b6:	0c9b      	lsrs	r3, r3, #18
 80049b8:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 80049ba:	687b      	ldr	r3, [r7, #4]
 80049bc:	681b      	ldr	r3, [r3, #0]
 80049be:	685b      	ldr	r3, [r3, #4]
 80049c0:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 80049c4:	687b      	ldr	r3, [r7, #4]
 80049c6:	681b      	ldr	r3, [r3, #0]
 80049c8:	68ba      	ldr	r2, [r7, #8]
 80049ca:	430a      	orrs	r2, r1
 80049cc:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 80049ce:	687b      	ldr	r3, [r7, #4]
 80049d0:	681b      	ldr	r3, [r3, #0]
 80049d2:	6a1b      	ldr	r3, [r3, #32]
 80049d4:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 80049d8:	687b      	ldr	r3, [r7, #4]
 80049da:	685b      	ldr	r3, [r3, #4]
 80049dc:	4a6a      	ldr	r2, [pc, #424]	@ (8004b88 <HAL_I2C_Init+0x274>)
 80049de:	4293      	cmp	r3, r2
 80049e0:	d802      	bhi.n	80049e8 <HAL_I2C_Init+0xd4>
 80049e2:	68bb      	ldr	r3, [r7, #8]
 80049e4:	3301      	adds	r3, #1
 80049e6:	e009      	b.n	80049fc <HAL_I2C_Init+0xe8>
 80049e8:	68bb      	ldr	r3, [r7, #8]
 80049ea:	f44f 7296 	mov.w	r2, #300	@ 0x12c
 80049ee:	fb02 f303 	mul.w	r3, r2, r3
 80049f2:	4a69      	ldr	r2, [pc, #420]	@ (8004b98 <HAL_I2C_Init+0x284>)
 80049f4:	fba2 2303 	umull	r2, r3, r2, r3
 80049f8:	099b      	lsrs	r3, r3, #6
 80049fa:	3301      	adds	r3, #1
 80049fc:	687a      	ldr	r2, [r7, #4]
 80049fe:	6812      	ldr	r2, [r2, #0]
 8004a00:	430b      	orrs	r3, r1
 8004a02:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8004a04:	687b      	ldr	r3, [r7, #4]
 8004a06:	681b      	ldr	r3, [r3, #0]
 8004a08:	69db      	ldr	r3, [r3, #28]
 8004a0a:	f423 424f 	bic.w	r2, r3, #52992	@ 0xcf00
 8004a0e:	f022 02ff 	bic.w	r2, r2, #255	@ 0xff
 8004a12:	687b      	ldr	r3, [r7, #4]
 8004a14:	685b      	ldr	r3, [r3, #4]
 8004a16:	495c      	ldr	r1, [pc, #368]	@ (8004b88 <HAL_I2C_Init+0x274>)
 8004a18:	428b      	cmp	r3, r1
 8004a1a:	d819      	bhi.n	8004a50 <HAL_I2C_Init+0x13c>
 8004a1c:	68fb      	ldr	r3, [r7, #12]
 8004a1e:	1e59      	subs	r1, r3, #1
 8004a20:	687b      	ldr	r3, [r7, #4]
 8004a22:	685b      	ldr	r3, [r3, #4]
 8004a24:	005b      	lsls	r3, r3, #1
 8004a26:	fbb1 f3f3 	udiv	r3, r1, r3
 8004a2a:	1c59      	adds	r1, r3, #1
 8004a2c:	f640 73fc 	movw	r3, #4092	@ 0xffc
 8004a30:	400b      	ands	r3, r1
 8004a32:	2b00      	cmp	r3, #0
 8004a34:	d00a      	beq.n	8004a4c <HAL_I2C_Init+0x138>
 8004a36:	68fb      	ldr	r3, [r7, #12]
 8004a38:	1e59      	subs	r1, r3, #1
 8004a3a:	687b      	ldr	r3, [r7, #4]
 8004a3c:	685b      	ldr	r3, [r3, #4]
 8004a3e:	005b      	lsls	r3, r3, #1
 8004a40:	fbb1 f3f3 	udiv	r3, r1, r3
 8004a44:	3301      	adds	r3, #1
 8004a46:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004a4a:	e051      	b.n	8004af0 <HAL_I2C_Init+0x1dc>
 8004a4c:	2304      	movs	r3, #4
 8004a4e:	e04f      	b.n	8004af0 <HAL_I2C_Init+0x1dc>
 8004a50:	687b      	ldr	r3, [r7, #4]
 8004a52:	689b      	ldr	r3, [r3, #8]
 8004a54:	2b00      	cmp	r3, #0
 8004a56:	d111      	bne.n	8004a7c <HAL_I2C_Init+0x168>
 8004a58:	68fb      	ldr	r3, [r7, #12]
 8004a5a:	1e58      	subs	r0, r3, #1
 8004a5c:	687b      	ldr	r3, [r7, #4]
 8004a5e:	6859      	ldr	r1, [r3, #4]
 8004a60:	460b      	mov	r3, r1
 8004a62:	005b      	lsls	r3, r3, #1
 8004a64:	440b      	add	r3, r1
 8004a66:	fbb0 f3f3 	udiv	r3, r0, r3
 8004a6a:	3301      	adds	r3, #1
 8004a6c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004a70:	2b00      	cmp	r3, #0
 8004a72:	bf0c      	ite	eq
 8004a74:	2301      	moveq	r3, #1
 8004a76:	2300      	movne	r3, #0
 8004a78:	b2db      	uxtb	r3, r3
 8004a7a:	e012      	b.n	8004aa2 <HAL_I2C_Init+0x18e>
 8004a7c:	68fb      	ldr	r3, [r7, #12]
 8004a7e:	1e58      	subs	r0, r3, #1
 8004a80:	687b      	ldr	r3, [r7, #4]
 8004a82:	6859      	ldr	r1, [r3, #4]
 8004a84:	460b      	mov	r3, r1
 8004a86:	009b      	lsls	r3, r3, #2
 8004a88:	440b      	add	r3, r1
 8004a8a:	0099      	lsls	r1, r3, #2
 8004a8c:	440b      	add	r3, r1
 8004a8e:	fbb0 f3f3 	udiv	r3, r0, r3
 8004a92:	3301      	adds	r3, #1
 8004a94:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004a98:	2b00      	cmp	r3, #0
 8004a9a:	bf0c      	ite	eq
 8004a9c:	2301      	moveq	r3, #1
 8004a9e:	2300      	movne	r3, #0
 8004aa0:	b2db      	uxtb	r3, r3
 8004aa2:	2b00      	cmp	r3, #0
 8004aa4:	d001      	beq.n	8004aaa <HAL_I2C_Init+0x196>
 8004aa6:	2301      	movs	r3, #1
 8004aa8:	e022      	b.n	8004af0 <HAL_I2C_Init+0x1dc>
 8004aaa:	687b      	ldr	r3, [r7, #4]
 8004aac:	689b      	ldr	r3, [r3, #8]
 8004aae:	2b00      	cmp	r3, #0
 8004ab0:	d10e      	bne.n	8004ad0 <HAL_I2C_Init+0x1bc>
 8004ab2:	68fb      	ldr	r3, [r7, #12]
 8004ab4:	1e58      	subs	r0, r3, #1
 8004ab6:	687b      	ldr	r3, [r7, #4]
 8004ab8:	6859      	ldr	r1, [r3, #4]
 8004aba:	460b      	mov	r3, r1
 8004abc:	005b      	lsls	r3, r3, #1
 8004abe:	440b      	add	r3, r1
 8004ac0:	fbb0 f3f3 	udiv	r3, r0, r3
 8004ac4:	3301      	adds	r3, #1
 8004ac6:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004aca:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8004ace:	e00f      	b.n	8004af0 <HAL_I2C_Init+0x1dc>
 8004ad0:	68fb      	ldr	r3, [r7, #12]
 8004ad2:	1e58      	subs	r0, r3, #1
 8004ad4:	687b      	ldr	r3, [r7, #4]
 8004ad6:	6859      	ldr	r1, [r3, #4]
 8004ad8:	460b      	mov	r3, r1
 8004ada:	009b      	lsls	r3, r3, #2
 8004adc:	440b      	add	r3, r1
 8004ade:	0099      	lsls	r1, r3, #2
 8004ae0:	440b      	add	r3, r1
 8004ae2:	fbb0 f3f3 	udiv	r3, r0, r3
 8004ae6:	3301      	adds	r3, #1
 8004ae8:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004aec:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8004af0:	6879      	ldr	r1, [r7, #4]
 8004af2:	6809      	ldr	r1, [r1, #0]
 8004af4:	4313      	orrs	r3, r2
 8004af6:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8004af8:	687b      	ldr	r3, [r7, #4]
 8004afa:	681b      	ldr	r3, [r3, #0]
 8004afc:	681b      	ldr	r3, [r3, #0]
 8004afe:	f023 01c0 	bic.w	r1, r3, #192	@ 0xc0
 8004b02:	687b      	ldr	r3, [r7, #4]
 8004b04:	69da      	ldr	r2, [r3, #28]
 8004b06:	687b      	ldr	r3, [r7, #4]
 8004b08:	6a1b      	ldr	r3, [r3, #32]
 8004b0a:	431a      	orrs	r2, r3
 8004b0c:	687b      	ldr	r3, [r7, #4]
 8004b0e:	681b      	ldr	r3, [r3, #0]
 8004b10:	430a      	orrs	r2, r1
 8004b12:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8004b14:	687b      	ldr	r3, [r7, #4]
 8004b16:	681b      	ldr	r3, [r3, #0]
 8004b18:	689b      	ldr	r3, [r3, #8]
 8004b1a:	f423 4303 	bic.w	r3, r3, #33536	@ 0x8300
 8004b1e:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 8004b22:	687a      	ldr	r2, [r7, #4]
 8004b24:	6911      	ldr	r1, [r2, #16]
 8004b26:	687a      	ldr	r2, [r7, #4]
 8004b28:	68d2      	ldr	r2, [r2, #12]
 8004b2a:	4311      	orrs	r1, r2
 8004b2c:	687a      	ldr	r2, [r7, #4]
 8004b2e:	6812      	ldr	r2, [r2, #0]
 8004b30:	430b      	orrs	r3, r1
 8004b32:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8004b34:	687b      	ldr	r3, [r7, #4]
 8004b36:	681b      	ldr	r3, [r3, #0]
 8004b38:	68db      	ldr	r3, [r3, #12]
 8004b3a:	f023 01ff 	bic.w	r1, r3, #255	@ 0xff
 8004b3e:	687b      	ldr	r3, [r7, #4]
 8004b40:	695a      	ldr	r2, [r3, #20]
 8004b42:	687b      	ldr	r3, [r7, #4]
 8004b44:	699b      	ldr	r3, [r3, #24]
 8004b46:	431a      	orrs	r2, r3
 8004b48:	687b      	ldr	r3, [r7, #4]
 8004b4a:	681b      	ldr	r3, [r3, #0]
 8004b4c:	430a      	orrs	r2, r1
 8004b4e:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8004b50:	687b      	ldr	r3, [r7, #4]
 8004b52:	681b      	ldr	r3, [r3, #0]
 8004b54:	681a      	ldr	r2, [r3, #0]
 8004b56:	687b      	ldr	r3, [r7, #4]
 8004b58:	681b      	ldr	r3, [r3, #0]
 8004b5a:	f042 0201 	orr.w	r2, r2, #1
 8004b5e:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8004b60:	687b      	ldr	r3, [r7, #4]
 8004b62:	2200      	movs	r2, #0
 8004b64:	641a      	str	r2, [r3, #64]	@ 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8004b66:	687b      	ldr	r3, [r7, #4]
 8004b68:	2220      	movs	r2, #32
 8004b6a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8004b6e:	687b      	ldr	r3, [r7, #4]
 8004b70:	2200      	movs	r2, #0
 8004b72:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8004b74:	687b      	ldr	r3, [r7, #4]
 8004b76:	2200      	movs	r2, #0
 8004b78:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

  return HAL_OK;
 8004b7c:	2300      	movs	r3, #0
}
 8004b7e:	4618      	mov	r0, r3
 8004b80:	3710      	adds	r7, #16
 8004b82:	46bd      	mov	sp, r7
 8004b84:	bd80      	pop	{r7, pc}
 8004b86:	bf00      	nop
 8004b88:	000186a0 	.word	0x000186a0
 8004b8c:	001e847f 	.word	0x001e847f
 8004b90:	003d08ff 	.word	0x003d08ff
 8004b94:	431bde83 	.word	0x431bde83
 8004b98:	10624dd3 	.word	0x10624dd3

08004b9c <I2C_Flush_DR>:
  * @brief  I2C data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_DR(I2C_HandleTypeDef *hi2c)
{
 8004b9c:	b480      	push	{r7}
 8004b9e:	b083      	sub	sp, #12
 8004ba0:	af00      	add	r7, sp, #0
 8004ba2:	6078      	str	r0, [r7, #4]
  /* Write a dummy data in DR to clear TXE flag */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) != RESET)
 8004ba4:	687b      	ldr	r3, [r7, #4]
 8004ba6:	681b      	ldr	r3, [r3, #0]
 8004ba8:	695b      	ldr	r3, [r3, #20]
 8004baa:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004bae:	2b80      	cmp	r3, #128	@ 0x80
 8004bb0:	d103      	bne.n	8004bba <I2C_Flush_DR+0x1e>
  {
    hi2c->Instance->DR = 0x00U;
 8004bb2:	687b      	ldr	r3, [r7, #4]
 8004bb4:	681b      	ldr	r3, [r3, #0]
 8004bb6:	2200      	movs	r2, #0
 8004bb8:	611a      	str	r2, [r3, #16]
  }
}
 8004bba:	bf00      	nop
 8004bbc:	370c      	adds	r7, #12
 8004bbe:	46bd      	mov	sp, r7
 8004bc0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004bc4:	4770      	bx	lr
	...

08004bc8 <HAL_I2C_Master_Transmit>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004bc8:	b580      	push	{r7, lr}
 8004bca:	b088      	sub	sp, #32
 8004bcc:	af02      	add	r7, sp, #8
 8004bce:	60f8      	str	r0, [r7, #12]
 8004bd0:	607a      	str	r2, [r7, #4]
 8004bd2:	461a      	mov	r2, r3
 8004bd4:	460b      	mov	r3, r1
 8004bd6:	817b      	strh	r3, [r7, #10]
 8004bd8:	4613      	mov	r3, r2
 8004bda:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8004bdc:	f7fe fe0a 	bl	80037f4 <HAL_GetTick>
 8004be0:	6178      	str	r0, [r7, #20]

  if (hi2c->State == HAL_I2C_STATE_READY)
 8004be2:	68fb      	ldr	r3, [r7, #12]
 8004be4:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004be8:	b2db      	uxtb	r3, r3
 8004bea:	2b20      	cmp	r3, #32
 8004bec:	f040 80e0 	bne.w	8004db0 <HAL_I2C_Master_Transmit+0x1e8>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8004bf0:	697b      	ldr	r3, [r7, #20]
 8004bf2:	9300      	str	r3, [sp, #0]
 8004bf4:	2319      	movs	r3, #25
 8004bf6:	2201      	movs	r2, #1
 8004bf8:	4970      	ldr	r1, [pc, #448]	@ (8004dbc <HAL_I2C_Master_Transmit+0x1f4>)
 8004bfa:	68f8      	ldr	r0, [r7, #12]
 8004bfc:	f002 fbe6 	bl	80073cc <I2C_WaitOnFlagUntilTimeout>
 8004c00:	4603      	mov	r3, r0
 8004c02:	2b00      	cmp	r3, #0
 8004c04:	d001      	beq.n	8004c0a <HAL_I2C_Master_Transmit+0x42>
    {
      return HAL_BUSY;
 8004c06:	2302      	movs	r3, #2
 8004c08:	e0d3      	b.n	8004db2 <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8004c0a:	68fb      	ldr	r3, [r7, #12]
 8004c0c:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8004c10:	2b01      	cmp	r3, #1
 8004c12:	d101      	bne.n	8004c18 <HAL_I2C_Master_Transmit+0x50>
 8004c14:	2302      	movs	r3, #2
 8004c16:	e0cc      	b.n	8004db2 <HAL_I2C_Master_Transmit+0x1ea>
 8004c18:	68fb      	ldr	r3, [r7, #12]
 8004c1a:	2201      	movs	r2, #1
 8004c1c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8004c20:	68fb      	ldr	r3, [r7, #12]
 8004c22:	681b      	ldr	r3, [r3, #0]
 8004c24:	681b      	ldr	r3, [r3, #0]
 8004c26:	f003 0301 	and.w	r3, r3, #1
 8004c2a:	2b01      	cmp	r3, #1
 8004c2c:	d007      	beq.n	8004c3e <HAL_I2C_Master_Transmit+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8004c2e:	68fb      	ldr	r3, [r7, #12]
 8004c30:	681b      	ldr	r3, [r3, #0]
 8004c32:	681a      	ldr	r2, [r3, #0]
 8004c34:	68fb      	ldr	r3, [r7, #12]
 8004c36:	681b      	ldr	r3, [r3, #0]
 8004c38:	f042 0201 	orr.w	r2, r2, #1
 8004c3c:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8004c3e:	68fb      	ldr	r3, [r7, #12]
 8004c40:	681b      	ldr	r3, [r3, #0]
 8004c42:	681a      	ldr	r2, [r3, #0]
 8004c44:	68fb      	ldr	r3, [r7, #12]
 8004c46:	681b      	ldr	r3, [r3, #0]
 8004c48:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8004c4c:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_TX;
 8004c4e:	68fb      	ldr	r3, [r7, #12]
 8004c50:	2221      	movs	r2, #33	@ 0x21
 8004c52:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 8004c56:	68fb      	ldr	r3, [r7, #12]
 8004c58:	2210      	movs	r2, #16
 8004c5a:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 8004c5e:	68fb      	ldr	r3, [r7, #12]
 8004c60:	2200      	movs	r2, #0
 8004c62:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8004c64:	68fb      	ldr	r3, [r7, #12]
 8004c66:	687a      	ldr	r2, [r7, #4]
 8004c68:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 8004c6a:	68fb      	ldr	r3, [r7, #12]
 8004c6c:	893a      	ldrh	r2, [r7, #8]
 8004c6e:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8004c70:	68fb      	ldr	r3, [r7, #12]
 8004c72:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004c74:	b29a      	uxth	r2, r3
 8004c76:	68fb      	ldr	r3, [r7, #12]
 8004c78:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8004c7a:	68fb      	ldr	r3, [r7, #12]
 8004c7c:	4a50      	ldr	r2, [pc, #320]	@ (8004dc0 <HAL_I2C_Master_Transmit+0x1f8>)
 8004c7e:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestWrite(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 8004c80:	8979      	ldrh	r1, [r7, #10]
 8004c82:	697b      	ldr	r3, [r7, #20]
 8004c84:	6a3a      	ldr	r2, [r7, #32]
 8004c86:	68f8      	ldr	r0, [r7, #12]
 8004c88:	f002 f8f8 	bl	8006e7c <I2C_MasterRequestWrite>
 8004c8c:	4603      	mov	r3, r0
 8004c8e:	2b00      	cmp	r3, #0
 8004c90:	d001      	beq.n	8004c96 <HAL_I2C_Master_Transmit+0xce>
    {
      return HAL_ERROR;
 8004c92:	2301      	movs	r3, #1
 8004c94:	e08d      	b.n	8004db2 <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004c96:	2300      	movs	r3, #0
 8004c98:	613b      	str	r3, [r7, #16]
 8004c9a:	68fb      	ldr	r3, [r7, #12]
 8004c9c:	681b      	ldr	r3, [r3, #0]
 8004c9e:	695b      	ldr	r3, [r3, #20]
 8004ca0:	613b      	str	r3, [r7, #16]
 8004ca2:	68fb      	ldr	r3, [r7, #12]
 8004ca4:	681b      	ldr	r3, [r3, #0]
 8004ca6:	699b      	ldr	r3, [r3, #24]
 8004ca8:	613b      	str	r3, [r7, #16]
 8004caa:	693b      	ldr	r3, [r7, #16]

    while (hi2c->XferSize > 0U)
 8004cac:	e066      	b.n	8004d7c <HAL_I2C_Master_Transmit+0x1b4>
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8004cae:	697a      	ldr	r2, [r7, #20]
 8004cb0:	6a39      	ldr	r1, [r7, #32]
 8004cb2:	68f8      	ldr	r0, [r7, #12]
 8004cb4:	f002 fca4 	bl	8007600 <I2C_WaitOnTXEFlagUntilTimeout>
 8004cb8:	4603      	mov	r3, r0
 8004cba:	2b00      	cmp	r3, #0
 8004cbc:	d00d      	beq.n	8004cda <HAL_I2C_Master_Transmit+0x112>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8004cbe:	68fb      	ldr	r3, [r7, #12]
 8004cc0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004cc2:	2b04      	cmp	r3, #4
 8004cc4:	d107      	bne.n	8004cd6 <HAL_I2C_Master_Transmit+0x10e>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004cc6:	68fb      	ldr	r3, [r7, #12]
 8004cc8:	681b      	ldr	r3, [r3, #0]
 8004cca:	681a      	ldr	r2, [r3, #0]
 8004ccc:	68fb      	ldr	r3, [r7, #12]
 8004cce:	681b      	ldr	r3, [r3, #0]
 8004cd0:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8004cd4:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8004cd6:	2301      	movs	r3, #1
 8004cd8:	e06b      	b.n	8004db2 <HAL_I2C_Master_Transmit+0x1ea>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8004cda:	68fb      	ldr	r3, [r7, #12]
 8004cdc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004cde:	781a      	ldrb	r2, [r3, #0]
 8004ce0:	68fb      	ldr	r3, [r7, #12]
 8004ce2:	681b      	ldr	r3, [r3, #0]
 8004ce4:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8004ce6:	68fb      	ldr	r3, [r7, #12]
 8004ce8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004cea:	1c5a      	adds	r2, r3, #1
 8004cec:	68fb      	ldr	r3, [r7, #12]
 8004cee:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferCount--;
 8004cf0:	68fb      	ldr	r3, [r7, #12]
 8004cf2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004cf4:	b29b      	uxth	r3, r3
 8004cf6:	3b01      	subs	r3, #1
 8004cf8:	b29a      	uxth	r2, r3
 8004cfa:	68fb      	ldr	r3, [r7, #12]
 8004cfc:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 8004cfe:	68fb      	ldr	r3, [r7, #12]
 8004d00:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004d02:	3b01      	subs	r3, #1
 8004d04:	b29a      	uxth	r2, r3
 8004d06:	68fb      	ldr	r3, [r7, #12]
 8004d08:	851a      	strh	r2, [r3, #40]	@ 0x28

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 8004d0a:	68fb      	ldr	r3, [r7, #12]
 8004d0c:	681b      	ldr	r3, [r3, #0]
 8004d0e:	695b      	ldr	r3, [r3, #20]
 8004d10:	f003 0304 	and.w	r3, r3, #4
 8004d14:	2b04      	cmp	r3, #4
 8004d16:	d11b      	bne.n	8004d50 <HAL_I2C_Master_Transmit+0x188>
 8004d18:	68fb      	ldr	r3, [r7, #12]
 8004d1a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004d1c:	2b00      	cmp	r3, #0
 8004d1e:	d017      	beq.n	8004d50 <HAL_I2C_Master_Transmit+0x188>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8004d20:	68fb      	ldr	r3, [r7, #12]
 8004d22:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004d24:	781a      	ldrb	r2, [r3, #0]
 8004d26:	68fb      	ldr	r3, [r7, #12]
 8004d28:	681b      	ldr	r3, [r3, #0]
 8004d2a:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8004d2c:	68fb      	ldr	r3, [r7, #12]
 8004d2e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004d30:	1c5a      	adds	r2, r3, #1
 8004d32:	68fb      	ldr	r3, [r7, #12]
 8004d34:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferCount--;
 8004d36:	68fb      	ldr	r3, [r7, #12]
 8004d38:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004d3a:	b29b      	uxth	r3, r3
 8004d3c:	3b01      	subs	r3, #1
 8004d3e:	b29a      	uxth	r2, r3
 8004d40:	68fb      	ldr	r3, [r7, #12]
 8004d42:	855a      	strh	r2, [r3, #42]	@ 0x2a
        hi2c->XferSize--;
 8004d44:	68fb      	ldr	r3, [r7, #12]
 8004d46:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004d48:	3b01      	subs	r3, #1
 8004d4a:	b29a      	uxth	r2, r3
 8004d4c:	68fb      	ldr	r3, [r7, #12]
 8004d4e:	851a      	strh	r2, [r3, #40]	@ 0x28
      }

      /* Wait until BTF flag is set */
      if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8004d50:	697a      	ldr	r2, [r7, #20]
 8004d52:	6a39      	ldr	r1, [r7, #32]
 8004d54:	68f8      	ldr	r0, [r7, #12]
 8004d56:	f002 fc9b 	bl	8007690 <I2C_WaitOnBTFFlagUntilTimeout>
 8004d5a:	4603      	mov	r3, r0
 8004d5c:	2b00      	cmp	r3, #0
 8004d5e:	d00d      	beq.n	8004d7c <HAL_I2C_Master_Transmit+0x1b4>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8004d60:	68fb      	ldr	r3, [r7, #12]
 8004d62:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004d64:	2b04      	cmp	r3, #4
 8004d66:	d107      	bne.n	8004d78 <HAL_I2C_Master_Transmit+0x1b0>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004d68:	68fb      	ldr	r3, [r7, #12]
 8004d6a:	681b      	ldr	r3, [r3, #0]
 8004d6c:	681a      	ldr	r2, [r3, #0]
 8004d6e:	68fb      	ldr	r3, [r7, #12]
 8004d70:	681b      	ldr	r3, [r3, #0]
 8004d72:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8004d76:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8004d78:	2301      	movs	r3, #1
 8004d7a:	e01a      	b.n	8004db2 <HAL_I2C_Master_Transmit+0x1ea>
    while (hi2c->XferSize > 0U)
 8004d7c:	68fb      	ldr	r3, [r7, #12]
 8004d7e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004d80:	2b00      	cmp	r3, #0
 8004d82:	d194      	bne.n	8004cae <HAL_I2C_Master_Transmit+0xe6>
      }
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004d84:	68fb      	ldr	r3, [r7, #12]
 8004d86:	681b      	ldr	r3, [r3, #0]
 8004d88:	681a      	ldr	r2, [r3, #0]
 8004d8a:	68fb      	ldr	r3, [r7, #12]
 8004d8c:	681b      	ldr	r3, [r3, #0]
 8004d8e:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8004d92:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8004d94:	68fb      	ldr	r3, [r7, #12]
 8004d96:	2220      	movs	r2, #32
 8004d98:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8004d9c:	68fb      	ldr	r3, [r7, #12]
 8004d9e:	2200      	movs	r2, #0
 8004da0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004da4:	68fb      	ldr	r3, [r7, #12]
 8004da6:	2200      	movs	r2, #0
 8004da8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 8004dac:	2300      	movs	r3, #0
 8004dae:	e000      	b.n	8004db2 <HAL_I2C_Master_Transmit+0x1ea>
  }
  else
  {
    return HAL_BUSY;
 8004db0:	2302      	movs	r3, #2
  }
}
 8004db2:	4618      	mov	r0, r3
 8004db4:	3718      	adds	r7, #24
 8004db6:	46bd      	mov	sp, r7
 8004db8:	bd80      	pop	{r7, pc}
 8004dba:	bf00      	nop
 8004dbc:	00100002 	.word	0x00100002
 8004dc0:	ffff0000 	.word	0xffff0000

08004dc4 <HAL_I2C_Mem_Write>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004dc4:	b580      	push	{r7, lr}
 8004dc6:	b088      	sub	sp, #32
 8004dc8:	af02      	add	r7, sp, #8
 8004dca:	60f8      	str	r0, [r7, #12]
 8004dcc:	4608      	mov	r0, r1
 8004dce:	4611      	mov	r1, r2
 8004dd0:	461a      	mov	r2, r3
 8004dd2:	4603      	mov	r3, r0
 8004dd4:	817b      	strh	r3, [r7, #10]
 8004dd6:	460b      	mov	r3, r1
 8004dd8:	813b      	strh	r3, [r7, #8]
 8004dda:	4613      	mov	r3, r2
 8004ddc:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8004dde:	f7fe fd09 	bl	80037f4 <HAL_GetTick>
 8004de2:	6178      	str	r0, [r7, #20]

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8004de4:	68fb      	ldr	r3, [r7, #12]
 8004de6:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004dea:	b2db      	uxtb	r3, r3
 8004dec:	2b20      	cmp	r3, #32
 8004dee:	f040 80d9 	bne.w	8004fa4 <HAL_I2C_Mem_Write+0x1e0>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8004df2:	697b      	ldr	r3, [r7, #20]
 8004df4:	9300      	str	r3, [sp, #0]
 8004df6:	2319      	movs	r3, #25
 8004df8:	2201      	movs	r2, #1
 8004dfa:	496d      	ldr	r1, [pc, #436]	@ (8004fb0 <HAL_I2C_Mem_Write+0x1ec>)
 8004dfc:	68f8      	ldr	r0, [r7, #12]
 8004dfe:	f002 fae5 	bl	80073cc <I2C_WaitOnFlagUntilTimeout>
 8004e02:	4603      	mov	r3, r0
 8004e04:	2b00      	cmp	r3, #0
 8004e06:	d001      	beq.n	8004e0c <HAL_I2C_Mem_Write+0x48>
    {
      return HAL_BUSY;
 8004e08:	2302      	movs	r3, #2
 8004e0a:	e0cc      	b.n	8004fa6 <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8004e0c:	68fb      	ldr	r3, [r7, #12]
 8004e0e:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8004e12:	2b01      	cmp	r3, #1
 8004e14:	d101      	bne.n	8004e1a <HAL_I2C_Mem_Write+0x56>
 8004e16:	2302      	movs	r3, #2
 8004e18:	e0c5      	b.n	8004fa6 <HAL_I2C_Mem_Write+0x1e2>
 8004e1a:	68fb      	ldr	r3, [r7, #12]
 8004e1c:	2201      	movs	r2, #1
 8004e1e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8004e22:	68fb      	ldr	r3, [r7, #12]
 8004e24:	681b      	ldr	r3, [r3, #0]
 8004e26:	681b      	ldr	r3, [r3, #0]
 8004e28:	f003 0301 	and.w	r3, r3, #1
 8004e2c:	2b01      	cmp	r3, #1
 8004e2e:	d007      	beq.n	8004e40 <HAL_I2C_Mem_Write+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8004e30:	68fb      	ldr	r3, [r7, #12]
 8004e32:	681b      	ldr	r3, [r3, #0]
 8004e34:	681a      	ldr	r2, [r3, #0]
 8004e36:	68fb      	ldr	r3, [r7, #12]
 8004e38:	681b      	ldr	r3, [r3, #0]
 8004e3a:	f042 0201 	orr.w	r2, r2, #1
 8004e3e:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8004e40:	68fb      	ldr	r3, [r7, #12]
 8004e42:	681b      	ldr	r3, [r3, #0]
 8004e44:	681a      	ldr	r2, [r3, #0]
 8004e46:	68fb      	ldr	r3, [r7, #12]
 8004e48:	681b      	ldr	r3, [r3, #0]
 8004e4a:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8004e4e:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8004e50:	68fb      	ldr	r3, [r7, #12]
 8004e52:	2221      	movs	r2, #33	@ 0x21
 8004e54:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8004e58:	68fb      	ldr	r3, [r7, #12]
 8004e5a:	2240      	movs	r2, #64	@ 0x40
 8004e5c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8004e60:	68fb      	ldr	r3, [r7, #12]
 8004e62:	2200      	movs	r2, #0
 8004e64:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8004e66:	68fb      	ldr	r3, [r7, #12]
 8004e68:	6a3a      	ldr	r2, [r7, #32]
 8004e6a:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 8004e6c:	68fb      	ldr	r3, [r7, #12]
 8004e6e:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 8004e70:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8004e72:	68fb      	ldr	r3, [r7, #12]
 8004e74:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004e76:	b29a      	uxth	r2, r3
 8004e78:	68fb      	ldr	r3, [r7, #12]
 8004e7a:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8004e7c:	68fb      	ldr	r3, [r7, #12]
 8004e7e:	4a4d      	ldr	r2, [pc, #308]	@ (8004fb4 <HAL_I2C_Mem_Write+0x1f0>)
 8004e80:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8004e82:	88f8      	ldrh	r0, [r7, #6]
 8004e84:	893a      	ldrh	r2, [r7, #8]
 8004e86:	8979      	ldrh	r1, [r7, #10]
 8004e88:	697b      	ldr	r3, [r7, #20]
 8004e8a:	9301      	str	r3, [sp, #4]
 8004e8c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004e8e:	9300      	str	r3, [sp, #0]
 8004e90:	4603      	mov	r3, r0
 8004e92:	68f8      	ldr	r0, [r7, #12]
 8004e94:	f002 f874 	bl	8006f80 <I2C_RequestMemoryWrite>
 8004e98:	4603      	mov	r3, r0
 8004e9a:	2b00      	cmp	r3, #0
 8004e9c:	d052      	beq.n	8004f44 <HAL_I2C_Mem_Write+0x180>
    {
      return HAL_ERROR;
 8004e9e:	2301      	movs	r3, #1
 8004ea0:	e081      	b.n	8004fa6 <HAL_I2C_Mem_Write+0x1e2>
    }

    while (hi2c->XferSize > 0U)
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8004ea2:	697a      	ldr	r2, [r7, #20]
 8004ea4:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8004ea6:	68f8      	ldr	r0, [r7, #12]
 8004ea8:	f002 fbaa 	bl	8007600 <I2C_WaitOnTXEFlagUntilTimeout>
 8004eac:	4603      	mov	r3, r0
 8004eae:	2b00      	cmp	r3, #0
 8004eb0:	d00d      	beq.n	8004ece <HAL_I2C_Mem_Write+0x10a>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8004eb2:	68fb      	ldr	r3, [r7, #12]
 8004eb4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004eb6:	2b04      	cmp	r3, #4
 8004eb8:	d107      	bne.n	8004eca <HAL_I2C_Mem_Write+0x106>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004eba:	68fb      	ldr	r3, [r7, #12]
 8004ebc:	681b      	ldr	r3, [r3, #0]
 8004ebe:	681a      	ldr	r2, [r3, #0]
 8004ec0:	68fb      	ldr	r3, [r7, #12]
 8004ec2:	681b      	ldr	r3, [r3, #0]
 8004ec4:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8004ec8:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8004eca:	2301      	movs	r3, #1
 8004ecc:	e06b      	b.n	8004fa6 <HAL_I2C_Mem_Write+0x1e2>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8004ece:	68fb      	ldr	r3, [r7, #12]
 8004ed0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004ed2:	781a      	ldrb	r2, [r3, #0]
 8004ed4:	68fb      	ldr	r3, [r7, #12]
 8004ed6:	681b      	ldr	r3, [r3, #0]
 8004ed8:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8004eda:	68fb      	ldr	r3, [r7, #12]
 8004edc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004ede:	1c5a      	adds	r2, r3, #1
 8004ee0:	68fb      	ldr	r3, [r7, #12]
 8004ee2:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferSize--;
 8004ee4:	68fb      	ldr	r3, [r7, #12]
 8004ee6:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004ee8:	3b01      	subs	r3, #1
 8004eea:	b29a      	uxth	r2, r3
 8004eec:	68fb      	ldr	r3, [r7, #12]
 8004eee:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 8004ef0:	68fb      	ldr	r3, [r7, #12]
 8004ef2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004ef4:	b29b      	uxth	r3, r3
 8004ef6:	3b01      	subs	r3, #1
 8004ef8:	b29a      	uxth	r2, r3
 8004efa:	68fb      	ldr	r3, [r7, #12]
 8004efc:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 8004efe:	68fb      	ldr	r3, [r7, #12]
 8004f00:	681b      	ldr	r3, [r3, #0]
 8004f02:	695b      	ldr	r3, [r3, #20]
 8004f04:	f003 0304 	and.w	r3, r3, #4
 8004f08:	2b04      	cmp	r3, #4
 8004f0a:	d11b      	bne.n	8004f44 <HAL_I2C_Mem_Write+0x180>
 8004f0c:	68fb      	ldr	r3, [r7, #12]
 8004f0e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004f10:	2b00      	cmp	r3, #0
 8004f12:	d017      	beq.n	8004f44 <HAL_I2C_Mem_Write+0x180>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8004f14:	68fb      	ldr	r3, [r7, #12]
 8004f16:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004f18:	781a      	ldrb	r2, [r3, #0]
 8004f1a:	68fb      	ldr	r3, [r7, #12]
 8004f1c:	681b      	ldr	r3, [r3, #0]
 8004f1e:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8004f20:	68fb      	ldr	r3, [r7, #12]
 8004f22:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004f24:	1c5a      	adds	r2, r3, #1
 8004f26:	68fb      	ldr	r3, [r7, #12]
 8004f28:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferSize--;
 8004f2a:	68fb      	ldr	r3, [r7, #12]
 8004f2c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004f2e:	3b01      	subs	r3, #1
 8004f30:	b29a      	uxth	r2, r3
 8004f32:	68fb      	ldr	r3, [r7, #12]
 8004f34:	851a      	strh	r2, [r3, #40]	@ 0x28
        hi2c->XferCount--;
 8004f36:	68fb      	ldr	r3, [r7, #12]
 8004f38:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004f3a:	b29b      	uxth	r3, r3
 8004f3c:	3b01      	subs	r3, #1
 8004f3e:	b29a      	uxth	r2, r3
 8004f40:	68fb      	ldr	r3, [r7, #12]
 8004f42:	855a      	strh	r2, [r3, #42]	@ 0x2a
    while (hi2c->XferSize > 0U)
 8004f44:	68fb      	ldr	r3, [r7, #12]
 8004f46:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004f48:	2b00      	cmp	r3, #0
 8004f4a:	d1aa      	bne.n	8004ea2 <HAL_I2C_Mem_Write+0xde>
      }
    }

    /* Wait until BTF flag is set */
    if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8004f4c:	697a      	ldr	r2, [r7, #20]
 8004f4e:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8004f50:	68f8      	ldr	r0, [r7, #12]
 8004f52:	f002 fb9d 	bl	8007690 <I2C_WaitOnBTFFlagUntilTimeout>
 8004f56:	4603      	mov	r3, r0
 8004f58:	2b00      	cmp	r3, #0
 8004f5a:	d00d      	beq.n	8004f78 <HAL_I2C_Mem_Write+0x1b4>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8004f5c:	68fb      	ldr	r3, [r7, #12]
 8004f5e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004f60:	2b04      	cmp	r3, #4
 8004f62:	d107      	bne.n	8004f74 <HAL_I2C_Mem_Write+0x1b0>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004f64:	68fb      	ldr	r3, [r7, #12]
 8004f66:	681b      	ldr	r3, [r3, #0]
 8004f68:	681a      	ldr	r2, [r3, #0]
 8004f6a:	68fb      	ldr	r3, [r7, #12]
 8004f6c:	681b      	ldr	r3, [r3, #0]
 8004f6e:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8004f72:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8004f74:	2301      	movs	r3, #1
 8004f76:	e016      	b.n	8004fa6 <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004f78:	68fb      	ldr	r3, [r7, #12]
 8004f7a:	681b      	ldr	r3, [r3, #0]
 8004f7c:	681a      	ldr	r2, [r3, #0]
 8004f7e:	68fb      	ldr	r3, [r7, #12]
 8004f80:	681b      	ldr	r3, [r3, #0]
 8004f82:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8004f86:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8004f88:	68fb      	ldr	r3, [r7, #12]
 8004f8a:	2220      	movs	r2, #32
 8004f8c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8004f90:	68fb      	ldr	r3, [r7, #12]
 8004f92:	2200      	movs	r2, #0
 8004f94:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004f98:	68fb      	ldr	r3, [r7, #12]
 8004f9a:	2200      	movs	r2, #0
 8004f9c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 8004fa0:	2300      	movs	r3, #0
 8004fa2:	e000      	b.n	8004fa6 <HAL_I2C_Mem_Write+0x1e2>
  }
  else
  {
    return HAL_BUSY;
 8004fa4:	2302      	movs	r3, #2
  }
}
 8004fa6:	4618      	mov	r0, r3
 8004fa8:	3718      	adds	r7, #24
 8004faa:	46bd      	mov	sp, r7
 8004fac:	bd80      	pop	{r7, pc}
 8004fae:	bf00      	nop
 8004fb0:	00100002 	.word	0x00100002
 8004fb4:	ffff0000 	.word	0xffff0000

08004fb8 <HAL_I2C_Mem_Read>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004fb8:	b580      	push	{r7, lr}
 8004fba:	b08c      	sub	sp, #48	@ 0x30
 8004fbc:	af02      	add	r7, sp, #8
 8004fbe:	60f8      	str	r0, [r7, #12]
 8004fc0:	4608      	mov	r0, r1
 8004fc2:	4611      	mov	r1, r2
 8004fc4:	461a      	mov	r2, r3
 8004fc6:	4603      	mov	r3, r0
 8004fc8:	817b      	strh	r3, [r7, #10]
 8004fca:	460b      	mov	r3, r1
 8004fcc:	813b      	strh	r3, [r7, #8]
 8004fce:	4613      	mov	r3, r2
 8004fd0:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8004fd2:	f7fe fc0f 	bl	80037f4 <HAL_GetTick>
 8004fd6:	6278      	str	r0, [r7, #36]	@ 0x24

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8004fd8:	68fb      	ldr	r3, [r7, #12]
 8004fda:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004fde:	b2db      	uxtb	r3, r3
 8004fe0:	2b20      	cmp	r3, #32
 8004fe2:	f040 8214 	bne.w	800540e <HAL_I2C_Mem_Read+0x456>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8004fe6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004fe8:	9300      	str	r3, [sp, #0]
 8004fea:	2319      	movs	r3, #25
 8004fec:	2201      	movs	r2, #1
 8004fee:	497b      	ldr	r1, [pc, #492]	@ (80051dc <HAL_I2C_Mem_Read+0x224>)
 8004ff0:	68f8      	ldr	r0, [r7, #12]
 8004ff2:	f002 f9eb 	bl	80073cc <I2C_WaitOnFlagUntilTimeout>
 8004ff6:	4603      	mov	r3, r0
 8004ff8:	2b00      	cmp	r3, #0
 8004ffa:	d001      	beq.n	8005000 <HAL_I2C_Mem_Read+0x48>
    {
      return HAL_BUSY;
 8004ffc:	2302      	movs	r3, #2
 8004ffe:	e207      	b.n	8005410 <HAL_I2C_Mem_Read+0x458>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8005000:	68fb      	ldr	r3, [r7, #12]
 8005002:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8005006:	2b01      	cmp	r3, #1
 8005008:	d101      	bne.n	800500e <HAL_I2C_Mem_Read+0x56>
 800500a:	2302      	movs	r3, #2
 800500c:	e200      	b.n	8005410 <HAL_I2C_Mem_Read+0x458>
 800500e:	68fb      	ldr	r3, [r7, #12]
 8005010:	2201      	movs	r2, #1
 8005012:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8005016:	68fb      	ldr	r3, [r7, #12]
 8005018:	681b      	ldr	r3, [r3, #0]
 800501a:	681b      	ldr	r3, [r3, #0]
 800501c:	f003 0301 	and.w	r3, r3, #1
 8005020:	2b01      	cmp	r3, #1
 8005022:	d007      	beq.n	8005034 <HAL_I2C_Mem_Read+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8005024:	68fb      	ldr	r3, [r7, #12]
 8005026:	681b      	ldr	r3, [r3, #0]
 8005028:	681a      	ldr	r2, [r3, #0]
 800502a:	68fb      	ldr	r3, [r7, #12]
 800502c:	681b      	ldr	r3, [r3, #0]
 800502e:	f042 0201 	orr.w	r2, r2, #1
 8005032:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8005034:	68fb      	ldr	r3, [r7, #12]
 8005036:	681b      	ldr	r3, [r3, #0]
 8005038:	681a      	ldr	r2, [r3, #0]
 800503a:	68fb      	ldr	r3, [r7, #12]
 800503c:	681b      	ldr	r3, [r3, #0]
 800503e:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8005042:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8005044:	68fb      	ldr	r3, [r7, #12]
 8005046:	2222      	movs	r2, #34	@ 0x22
 8005048:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 800504c:	68fb      	ldr	r3, [r7, #12]
 800504e:	2240      	movs	r2, #64	@ 0x40
 8005050:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8005054:	68fb      	ldr	r3, [r7, #12]
 8005056:	2200      	movs	r2, #0
 8005058:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 800505a:	68fb      	ldr	r3, [r7, #12]
 800505c:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800505e:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 8005060:	68fb      	ldr	r3, [r7, #12]
 8005062:	8eba      	ldrh	r2, [r7, #52]	@ 0x34
 8005064:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8005066:	68fb      	ldr	r3, [r7, #12]
 8005068:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800506a:	b29a      	uxth	r2, r3
 800506c:	68fb      	ldr	r3, [r7, #12]
 800506e:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8005070:	68fb      	ldr	r3, [r7, #12]
 8005072:	4a5b      	ldr	r2, [pc, #364]	@ (80051e0 <HAL_I2C_Mem_Read+0x228>)
 8005074:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8005076:	88f8      	ldrh	r0, [r7, #6]
 8005078:	893a      	ldrh	r2, [r7, #8]
 800507a:	8979      	ldrh	r1, [r7, #10]
 800507c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800507e:	9301      	str	r3, [sp, #4]
 8005080:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005082:	9300      	str	r3, [sp, #0]
 8005084:	4603      	mov	r3, r0
 8005086:	68f8      	ldr	r0, [r7, #12]
 8005088:	f002 f810 	bl	80070ac <I2C_RequestMemoryRead>
 800508c:	4603      	mov	r3, r0
 800508e:	2b00      	cmp	r3, #0
 8005090:	d001      	beq.n	8005096 <HAL_I2C_Mem_Read+0xde>
    {
      return HAL_ERROR;
 8005092:	2301      	movs	r3, #1
 8005094:	e1bc      	b.n	8005410 <HAL_I2C_Mem_Read+0x458>
    }

    if (hi2c->XferSize == 0U)
 8005096:	68fb      	ldr	r3, [r7, #12]
 8005098:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800509a:	2b00      	cmp	r3, #0
 800509c:	d113      	bne.n	80050c6 <HAL_I2C_Mem_Read+0x10e>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800509e:	2300      	movs	r3, #0
 80050a0:	623b      	str	r3, [r7, #32]
 80050a2:	68fb      	ldr	r3, [r7, #12]
 80050a4:	681b      	ldr	r3, [r3, #0]
 80050a6:	695b      	ldr	r3, [r3, #20]
 80050a8:	623b      	str	r3, [r7, #32]
 80050aa:	68fb      	ldr	r3, [r7, #12]
 80050ac:	681b      	ldr	r3, [r3, #0]
 80050ae:	699b      	ldr	r3, [r3, #24]
 80050b0:	623b      	str	r3, [r7, #32]
 80050b2:	6a3b      	ldr	r3, [r7, #32]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80050b4:	68fb      	ldr	r3, [r7, #12]
 80050b6:	681b      	ldr	r3, [r3, #0]
 80050b8:	681a      	ldr	r2, [r3, #0]
 80050ba:	68fb      	ldr	r3, [r7, #12]
 80050bc:	681b      	ldr	r3, [r3, #0]
 80050be:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80050c2:	601a      	str	r2, [r3, #0]
 80050c4:	e190      	b.n	80053e8 <HAL_I2C_Mem_Read+0x430>
    }
    else if (hi2c->XferSize == 1U)
 80050c6:	68fb      	ldr	r3, [r7, #12]
 80050c8:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80050ca:	2b01      	cmp	r3, #1
 80050cc:	d11b      	bne.n	8005106 <HAL_I2C_Mem_Read+0x14e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80050ce:	68fb      	ldr	r3, [r7, #12]
 80050d0:	681b      	ldr	r3, [r3, #0]
 80050d2:	681a      	ldr	r2, [r3, #0]
 80050d4:	68fb      	ldr	r3, [r7, #12]
 80050d6:	681b      	ldr	r3, [r3, #0]
 80050d8:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80050dc:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80050de:	2300      	movs	r3, #0
 80050e0:	61fb      	str	r3, [r7, #28]
 80050e2:	68fb      	ldr	r3, [r7, #12]
 80050e4:	681b      	ldr	r3, [r3, #0]
 80050e6:	695b      	ldr	r3, [r3, #20]
 80050e8:	61fb      	str	r3, [r7, #28]
 80050ea:	68fb      	ldr	r3, [r7, #12]
 80050ec:	681b      	ldr	r3, [r3, #0]
 80050ee:	699b      	ldr	r3, [r3, #24]
 80050f0:	61fb      	str	r3, [r7, #28]
 80050f2:	69fb      	ldr	r3, [r7, #28]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80050f4:	68fb      	ldr	r3, [r7, #12]
 80050f6:	681b      	ldr	r3, [r3, #0]
 80050f8:	681a      	ldr	r2, [r3, #0]
 80050fa:	68fb      	ldr	r3, [r7, #12]
 80050fc:	681b      	ldr	r3, [r3, #0]
 80050fe:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8005102:	601a      	str	r2, [r3, #0]
 8005104:	e170      	b.n	80053e8 <HAL_I2C_Mem_Read+0x430>
    }
    else if (hi2c->XferSize == 2U)
 8005106:	68fb      	ldr	r3, [r7, #12]
 8005108:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800510a:	2b02      	cmp	r3, #2
 800510c:	d11b      	bne.n	8005146 <HAL_I2C_Mem_Read+0x18e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800510e:	68fb      	ldr	r3, [r7, #12]
 8005110:	681b      	ldr	r3, [r3, #0]
 8005112:	681a      	ldr	r2, [r3, #0]
 8005114:	68fb      	ldr	r3, [r7, #12]
 8005116:	681b      	ldr	r3, [r3, #0]
 8005118:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800511c:	601a      	str	r2, [r3, #0]

      /* Enable Pos */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 800511e:	68fb      	ldr	r3, [r7, #12]
 8005120:	681b      	ldr	r3, [r3, #0]
 8005122:	681a      	ldr	r2, [r3, #0]
 8005124:	68fb      	ldr	r3, [r7, #12]
 8005126:	681b      	ldr	r3, [r3, #0]
 8005128:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800512c:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800512e:	2300      	movs	r3, #0
 8005130:	61bb      	str	r3, [r7, #24]
 8005132:	68fb      	ldr	r3, [r7, #12]
 8005134:	681b      	ldr	r3, [r3, #0]
 8005136:	695b      	ldr	r3, [r3, #20]
 8005138:	61bb      	str	r3, [r7, #24]
 800513a:	68fb      	ldr	r3, [r7, #12]
 800513c:	681b      	ldr	r3, [r3, #0]
 800513e:	699b      	ldr	r3, [r3, #24]
 8005140:	61bb      	str	r3, [r7, #24]
 8005142:	69bb      	ldr	r3, [r7, #24]
 8005144:	e150      	b.n	80053e8 <HAL_I2C_Mem_Read+0x430>
    }
    else
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8005146:	2300      	movs	r3, #0
 8005148:	617b      	str	r3, [r7, #20]
 800514a:	68fb      	ldr	r3, [r7, #12]
 800514c:	681b      	ldr	r3, [r3, #0]
 800514e:	695b      	ldr	r3, [r3, #20]
 8005150:	617b      	str	r3, [r7, #20]
 8005152:	68fb      	ldr	r3, [r7, #12]
 8005154:	681b      	ldr	r3, [r3, #0]
 8005156:	699b      	ldr	r3, [r3, #24]
 8005158:	617b      	str	r3, [r7, #20]
 800515a:	697b      	ldr	r3, [r7, #20]
    }

    while (hi2c->XferSize > 0U)
 800515c:	e144      	b.n	80053e8 <HAL_I2C_Mem_Read+0x430>
    {
      if (hi2c->XferSize <= 3U)
 800515e:	68fb      	ldr	r3, [r7, #12]
 8005160:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005162:	2b03      	cmp	r3, #3
 8005164:	f200 80f1 	bhi.w	800534a <HAL_I2C_Mem_Read+0x392>
      {
        /* One byte */
        if (hi2c->XferSize == 1U)
 8005168:	68fb      	ldr	r3, [r7, #12]
 800516a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800516c:	2b01      	cmp	r3, #1
 800516e:	d123      	bne.n	80051b8 <HAL_I2C_Mem_Read+0x200>
        {
          /* Wait until RXNE flag is set */
          if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8005170:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005172:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 8005174:	68f8      	ldr	r0, [r7, #12]
 8005176:	f002 fb05 	bl	8007784 <I2C_WaitOnRXNEFlagUntilTimeout>
 800517a:	4603      	mov	r3, r0
 800517c:	2b00      	cmp	r3, #0
 800517e:	d001      	beq.n	8005184 <HAL_I2C_Mem_Read+0x1cc>
          {
            return HAL_ERROR;
 8005180:	2301      	movs	r3, #1
 8005182:	e145      	b.n	8005410 <HAL_I2C_Mem_Read+0x458>
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005184:	68fb      	ldr	r3, [r7, #12]
 8005186:	681b      	ldr	r3, [r3, #0]
 8005188:	691a      	ldr	r2, [r3, #16]
 800518a:	68fb      	ldr	r3, [r7, #12]
 800518c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800518e:	b2d2      	uxtb	r2, r2
 8005190:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8005192:	68fb      	ldr	r3, [r7, #12]
 8005194:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005196:	1c5a      	adds	r2, r3, #1
 8005198:	68fb      	ldr	r3, [r7, #12]
 800519a:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 800519c:	68fb      	ldr	r3, [r7, #12]
 800519e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80051a0:	3b01      	subs	r3, #1
 80051a2:	b29a      	uxth	r2, r3
 80051a4:	68fb      	ldr	r3, [r7, #12]
 80051a6:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 80051a8:	68fb      	ldr	r3, [r7, #12]
 80051aa:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80051ac:	b29b      	uxth	r3, r3
 80051ae:	3b01      	subs	r3, #1
 80051b0:	b29a      	uxth	r2, r3
 80051b2:	68fb      	ldr	r3, [r7, #12]
 80051b4:	855a      	strh	r2, [r3, #42]	@ 0x2a
 80051b6:	e117      	b.n	80053e8 <HAL_I2C_Mem_Read+0x430>
        }
        /* Two bytes */
        else if (hi2c->XferSize == 2U)
 80051b8:	68fb      	ldr	r3, [r7, #12]
 80051ba:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80051bc:	2b02      	cmp	r3, #2
 80051be:	d14e      	bne.n	800525e <HAL_I2C_Mem_Read+0x2a6>
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 80051c0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80051c2:	9300      	str	r3, [sp, #0]
 80051c4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80051c6:	2200      	movs	r2, #0
 80051c8:	4906      	ldr	r1, [pc, #24]	@ (80051e4 <HAL_I2C_Mem_Read+0x22c>)
 80051ca:	68f8      	ldr	r0, [r7, #12]
 80051cc:	f002 f8fe 	bl	80073cc <I2C_WaitOnFlagUntilTimeout>
 80051d0:	4603      	mov	r3, r0
 80051d2:	2b00      	cmp	r3, #0
 80051d4:	d008      	beq.n	80051e8 <HAL_I2C_Mem_Read+0x230>
          {
            return HAL_ERROR;
 80051d6:	2301      	movs	r3, #1
 80051d8:	e11a      	b.n	8005410 <HAL_I2C_Mem_Read+0x458>
 80051da:	bf00      	nop
 80051dc:	00100002 	.word	0x00100002
 80051e0:	ffff0000 	.word	0xffff0000
 80051e4:	00010004 	.word	0x00010004
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80051e8:	68fb      	ldr	r3, [r7, #12]
 80051ea:	681b      	ldr	r3, [r3, #0]
 80051ec:	681a      	ldr	r2, [r3, #0]
 80051ee:	68fb      	ldr	r3, [r7, #12]
 80051f0:	681b      	ldr	r3, [r3, #0]
 80051f2:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80051f6:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80051f8:	68fb      	ldr	r3, [r7, #12]
 80051fa:	681b      	ldr	r3, [r3, #0]
 80051fc:	691a      	ldr	r2, [r3, #16]
 80051fe:	68fb      	ldr	r3, [r7, #12]
 8005200:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005202:	b2d2      	uxtb	r2, r2
 8005204:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8005206:	68fb      	ldr	r3, [r7, #12]
 8005208:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800520a:	1c5a      	adds	r2, r3, #1
 800520c:	68fb      	ldr	r3, [r7, #12]
 800520e:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8005210:	68fb      	ldr	r3, [r7, #12]
 8005212:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005214:	3b01      	subs	r3, #1
 8005216:	b29a      	uxth	r2, r3
 8005218:	68fb      	ldr	r3, [r7, #12]
 800521a:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 800521c:	68fb      	ldr	r3, [r7, #12]
 800521e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005220:	b29b      	uxth	r3, r3
 8005222:	3b01      	subs	r3, #1
 8005224:	b29a      	uxth	r2, r3
 8005226:	68fb      	ldr	r3, [r7, #12]
 8005228:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800522a:	68fb      	ldr	r3, [r7, #12]
 800522c:	681b      	ldr	r3, [r3, #0]
 800522e:	691a      	ldr	r2, [r3, #16]
 8005230:	68fb      	ldr	r3, [r7, #12]
 8005232:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005234:	b2d2      	uxtb	r2, r2
 8005236:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8005238:	68fb      	ldr	r3, [r7, #12]
 800523a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800523c:	1c5a      	adds	r2, r3, #1
 800523e:	68fb      	ldr	r3, [r7, #12]
 8005240:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8005242:	68fb      	ldr	r3, [r7, #12]
 8005244:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005246:	3b01      	subs	r3, #1
 8005248:	b29a      	uxth	r2, r3
 800524a:	68fb      	ldr	r3, [r7, #12]
 800524c:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 800524e:	68fb      	ldr	r3, [r7, #12]
 8005250:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005252:	b29b      	uxth	r3, r3
 8005254:	3b01      	subs	r3, #1
 8005256:	b29a      	uxth	r2, r3
 8005258:	68fb      	ldr	r3, [r7, #12]
 800525a:	855a      	strh	r2, [r3, #42]	@ 0x2a
 800525c:	e0c4      	b.n	80053e8 <HAL_I2C_Mem_Read+0x430>
        }
        /* 3 Last bytes */
        else
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 800525e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005260:	9300      	str	r3, [sp, #0]
 8005262:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005264:	2200      	movs	r2, #0
 8005266:	496c      	ldr	r1, [pc, #432]	@ (8005418 <HAL_I2C_Mem_Read+0x460>)
 8005268:	68f8      	ldr	r0, [r7, #12]
 800526a:	f002 f8af 	bl	80073cc <I2C_WaitOnFlagUntilTimeout>
 800526e:	4603      	mov	r3, r0
 8005270:	2b00      	cmp	r3, #0
 8005272:	d001      	beq.n	8005278 <HAL_I2C_Mem_Read+0x2c0>
          {
            return HAL_ERROR;
 8005274:	2301      	movs	r3, #1
 8005276:	e0cb      	b.n	8005410 <HAL_I2C_Mem_Read+0x458>
          }

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8005278:	68fb      	ldr	r3, [r7, #12]
 800527a:	681b      	ldr	r3, [r3, #0]
 800527c:	681a      	ldr	r2, [r3, #0]
 800527e:	68fb      	ldr	r3, [r7, #12]
 8005280:	681b      	ldr	r3, [r3, #0]
 8005282:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8005286:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005288:	68fb      	ldr	r3, [r7, #12]
 800528a:	681b      	ldr	r3, [r3, #0]
 800528c:	691a      	ldr	r2, [r3, #16]
 800528e:	68fb      	ldr	r3, [r7, #12]
 8005290:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005292:	b2d2      	uxtb	r2, r2
 8005294:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8005296:	68fb      	ldr	r3, [r7, #12]
 8005298:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800529a:	1c5a      	adds	r2, r3, #1
 800529c:	68fb      	ldr	r3, [r7, #12]
 800529e:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 80052a0:	68fb      	ldr	r3, [r7, #12]
 80052a2:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80052a4:	3b01      	subs	r3, #1
 80052a6:	b29a      	uxth	r2, r3
 80052a8:	68fb      	ldr	r3, [r7, #12]
 80052aa:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 80052ac:	68fb      	ldr	r3, [r7, #12]
 80052ae:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80052b0:	b29b      	uxth	r3, r3
 80052b2:	3b01      	subs	r3, #1
 80052b4:	b29a      	uxth	r2, r3
 80052b6:	68fb      	ldr	r3, [r7, #12]
 80052b8:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 80052ba:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80052bc:	9300      	str	r3, [sp, #0]
 80052be:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80052c0:	2200      	movs	r2, #0
 80052c2:	4955      	ldr	r1, [pc, #340]	@ (8005418 <HAL_I2C_Mem_Read+0x460>)
 80052c4:	68f8      	ldr	r0, [r7, #12]
 80052c6:	f002 f881 	bl	80073cc <I2C_WaitOnFlagUntilTimeout>
 80052ca:	4603      	mov	r3, r0
 80052cc:	2b00      	cmp	r3, #0
 80052ce:	d001      	beq.n	80052d4 <HAL_I2C_Mem_Read+0x31c>
          {
            return HAL_ERROR;
 80052d0:	2301      	movs	r3, #1
 80052d2:	e09d      	b.n	8005410 <HAL_I2C_Mem_Read+0x458>
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80052d4:	68fb      	ldr	r3, [r7, #12]
 80052d6:	681b      	ldr	r3, [r3, #0]
 80052d8:	681a      	ldr	r2, [r3, #0]
 80052da:	68fb      	ldr	r3, [r7, #12]
 80052dc:	681b      	ldr	r3, [r3, #0]
 80052de:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80052e2:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80052e4:	68fb      	ldr	r3, [r7, #12]
 80052e6:	681b      	ldr	r3, [r3, #0]
 80052e8:	691a      	ldr	r2, [r3, #16]
 80052ea:	68fb      	ldr	r3, [r7, #12]
 80052ec:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80052ee:	b2d2      	uxtb	r2, r2
 80052f0:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80052f2:	68fb      	ldr	r3, [r7, #12]
 80052f4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80052f6:	1c5a      	adds	r2, r3, #1
 80052f8:	68fb      	ldr	r3, [r7, #12]
 80052fa:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 80052fc:	68fb      	ldr	r3, [r7, #12]
 80052fe:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005300:	3b01      	subs	r3, #1
 8005302:	b29a      	uxth	r2, r3
 8005304:	68fb      	ldr	r3, [r7, #12]
 8005306:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8005308:	68fb      	ldr	r3, [r7, #12]
 800530a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800530c:	b29b      	uxth	r3, r3
 800530e:	3b01      	subs	r3, #1
 8005310:	b29a      	uxth	r2, r3
 8005312:	68fb      	ldr	r3, [r7, #12]
 8005314:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005316:	68fb      	ldr	r3, [r7, #12]
 8005318:	681b      	ldr	r3, [r3, #0]
 800531a:	691a      	ldr	r2, [r3, #16]
 800531c:	68fb      	ldr	r3, [r7, #12]
 800531e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005320:	b2d2      	uxtb	r2, r2
 8005322:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8005324:	68fb      	ldr	r3, [r7, #12]
 8005326:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005328:	1c5a      	adds	r2, r3, #1
 800532a:	68fb      	ldr	r3, [r7, #12]
 800532c:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 800532e:	68fb      	ldr	r3, [r7, #12]
 8005330:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005332:	3b01      	subs	r3, #1
 8005334:	b29a      	uxth	r2, r3
 8005336:	68fb      	ldr	r3, [r7, #12]
 8005338:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 800533a:	68fb      	ldr	r3, [r7, #12]
 800533c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800533e:	b29b      	uxth	r3, r3
 8005340:	3b01      	subs	r3, #1
 8005342:	b29a      	uxth	r2, r3
 8005344:	68fb      	ldr	r3, [r7, #12]
 8005346:	855a      	strh	r2, [r3, #42]	@ 0x2a
 8005348:	e04e      	b.n	80053e8 <HAL_I2C_Mem_Read+0x430>
        }
      }
      else
      {
        /* Wait until RXNE flag is set */
        if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800534a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800534c:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 800534e:	68f8      	ldr	r0, [r7, #12]
 8005350:	f002 fa18 	bl	8007784 <I2C_WaitOnRXNEFlagUntilTimeout>
 8005354:	4603      	mov	r3, r0
 8005356:	2b00      	cmp	r3, #0
 8005358:	d001      	beq.n	800535e <HAL_I2C_Mem_Read+0x3a6>
        {
          return HAL_ERROR;
 800535a:	2301      	movs	r3, #1
 800535c:	e058      	b.n	8005410 <HAL_I2C_Mem_Read+0x458>
        }

        /* Read data from DR */
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800535e:	68fb      	ldr	r3, [r7, #12]
 8005360:	681b      	ldr	r3, [r3, #0]
 8005362:	691a      	ldr	r2, [r3, #16]
 8005364:	68fb      	ldr	r3, [r7, #12]
 8005366:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005368:	b2d2      	uxtb	r2, r2
 800536a:	701a      	strb	r2, [r3, #0]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 800536c:	68fb      	ldr	r3, [r7, #12]
 800536e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005370:	1c5a      	adds	r2, r3, #1
 8005372:	68fb      	ldr	r3, [r7, #12]
 8005374:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferSize--;
 8005376:	68fb      	ldr	r3, [r7, #12]
 8005378:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800537a:	3b01      	subs	r3, #1
 800537c:	b29a      	uxth	r2, r3
 800537e:	68fb      	ldr	r3, [r7, #12]
 8005380:	851a      	strh	r2, [r3, #40]	@ 0x28
        hi2c->XferCount--;
 8005382:	68fb      	ldr	r3, [r7, #12]
 8005384:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005386:	b29b      	uxth	r3, r3
 8005388:	3b01      	subs	r3, #1
 800538a:	b29a      	uxth	r2, r3
 800538c:	68fb      	ldr	r3, [r7, #12]
 800538e:	855a      	strh	r2, [r3, #42]	@ 0x2a

        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 8005390:	68fb      	ldr	r3, [r7, #12]
 8005392:	681b      	ldr	r3, [r3, #0]
 8005394:	695b      	ldr	r3, [r3, #20]
 8005396:	f003 0304 	and.w	r3, r3, #4
 800539a:	2b04      	cmp	r3, #4
 800539c:	d124      	bne.n	80053e8 <HAL_I2C_Mem_Read+0x430>
        {
          if (hi2c->XferSize == 3U)
 800539e:	68fb      	ldr	r3, [r7, #12]
 80053a0:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80053a2:	2b03      	cmp	r3, #3
 80053a4:	d107      	bne.n	80053b6 <HAL_I2C_Mem_Read+0x3fe>
          {
            /* Disable Acknowledge */
            CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80053a6:	68fb      	ldr	r3, [r7, #12]
 80053a8:	681b      	ldr	r3, [r3, #0]
 80053aa:	681a      	ldr	r2, [r3, #0]
 80053ac:	68fb      	ldr	r3, [r7, #12]
 80053ae:	681b      	ldr	r3, [r3, #0]
 80053b0:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80053b4:	601a      	str	r2, [r3, #0]
          }
          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80053b6:	68fb      	ldr	r3, [r7, #12]
 80053b8:	681b      	ldr	r3, [r3, #0]
 80053ba:	691a      	ldr	r2, [r3, #16]
 80053bc:	68fb      	ldr	r3, [r7, #12]
 80053be:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80053c0:	b2d2      	uxtb	r2, r2
 80053c2:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80053c4:	68fb      	ldr	r3, [r7, #12]
 80053c6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80053c8:	1c5a      	adds	r2, r3, #1
 80053ca:	68fb      	ldr	r3, [r7, #12]
 80053cc:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 80053ce:	68fb      	ldr	r3, [r7, #12]
 80053d0:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80053d2:	3b01      	subs	r3, #1
 80053d4:	b29a      	uxth	r2, r3
 80053d6:	68fb      	ldr	r3, [r7, #12]
 80053d8:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 80053da:	68fb      	ldr	r3, [r7, #12]
 80053dc:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80053de:	b29b      	uxth	r3, r3
 80053e0:	3b01      	subs	r3, #1
 80053e2:	b29a      	uxth	r2, r3
 80053e4:	68fb      	ldr	r3, [r7, #12]
 80053e6:	855a      	strh	r2, [r3, #42]	@ 0x2a
    while (hi2c->XferSize > 0U)
 80053e8:	68fb      	ldr	r3, [r7, #12]
 80053ea:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80053ec:	2b00      	cmp	r3, #0
 80053ee:	f47f aeb6 	bne.w	800515e <HAL_I2C_Mem_Read+0x1a6>
        }
      }
    }

    hi2c->State = HAL_I2C_STATE_READY;
 80053f2:	68fb      	ldr	r3, [r7, #12]
 80053f4:	2220      	movs	r2, #32
 80053f6:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 80053fa:	68fb      	ldr	r3, [r7, #12]
 80053fc:	2200      	movs	r2, #0
 80053fe:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8005402:	68fb      	ldr	r3, [r7, #12]
 8005404:	2200      	movs	r2, #0
 8005406:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 800540a:	2300      	movs	r3, #0
 800540c:	e000      	b.n	8005410 <HAL_I2C_Mem_Read+0x458>
  }
  else
  {
    return HAL_BUSY;
 800540e:	2302      	movs	r3, #2
  }
}
 8005410:	4618      	mov	r0, r3
 8005412:	3728      	adds	r7, #40	@ 0x28
 8005414:	46bd      	mov	sp, r7
 8005416:	bd80      	pop	{r7, pc}
 8005418:	00010004 	.word	0x00010004

0800541c <HAL_I2C_IsDeviceReady>:
  * @param  Trials Number of trials
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_IsDeviceReady(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Trials, uint32_t Timeout)
{
 800541c:	b580      	push	{r7, lr}
 800541e:	b08a      	sub	sp, #40	@ 0x28
 8005420:	af02      	add	r7, sp, #8
 8005422:	60f8      	str	r0, [r7, #12]
 8005424:	607a      	str	r2, [r7, #4]
 8005426:	603b      	str	r3, [r7, #0]
 8005428:	460b      	mov	r3, r1
 800542a:	817b      	strh	r3, [r7, #10]
  /* Get tick */
  uint32_t tickstart = HAL_GetTick();
 800542c:	f7fe f9e2 	bl	80037f4 <HAL_GetTick>
 8005430:	61f8      	str	r0, [r7, #28]
  uint32_t I2C_Trials = 0U;
 8005432:	2300      	movs	r3, #0
 8005434:	61bb      	str	r3, [r7, #24]
  FlagStatus tmp1;
  FlagStatus tmp2;

  if (hi2c->State == HAL_I2C_STATE_READY)
 8005436:	68fb      	ldr	r3, [r7, #12]
 8005438:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800543c:	b2db      	uxtb	r3, r3
 800543e:	2b20      	cmp	r3, #32
 8005440:	f040 8111 	bne.w	8005666 <HAL_I2C_IsDeviceReady+0x24a>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8005444:	69fb      	ldr	r3, [r7, #28]
 8005446:	9300      	str	r3, [sp, #0]
 8005448:	2319      	movs	r3, #25
 800544a:	2201      	movs	r2, #1
 800544c:	4988      	ldr	r1, [pc, #544]	@ (8005670 <HAL_I2C_IsDeviceReady+0x254>)
 800544e:	68f8      	ldr	r0, [r7, #12]
 8005450:	f001 ffbc 	bl	80073cc <I2C_WaitOnFlagUntilTimeout>
 8005454:	4603      	mov	r3, r0
 8005456:	2b00      	cmp	r3, #0
 8005458:	d001      	beq.n	800545e <HAL_I2C_IsDeviceReady+0x42>
    {
      return HAL_BUSY;
 800545a:	2302      	movs	r3, #2
 800545c:	e104      	b.n	8005668 <HAL_I2C_IsDeviceReady+0x24c>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 800545e:	68fb      	ldr	r3, [r7, #12]
 8005460:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8005464:	2b01      	cmp	r3, #1
 8005466:	d101      	bne.n	800546c <HAL_I2C_IsDeviceReady+0x50>
 8005468:	2302      	movs	r3, #2
 800546a:	e0fd      	b.n	8005668 <HAL_I2C_IsDeviceReady+0x24c>
 800546c:	68fb      	ldr	r3, [r7, #12]
 800546e:	2201      	movs	r2, #1
 8005470:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8005474:	68fb      	ldr	r3, [r7, #12]
 8005476:	681b      	ldr	r3, [r3, #0]
 8005478:	681b      	ldr	r3, [r3, #0]
 800547a:	f003 0301 	and.w	r3, r3, #1
 800547e:	2b01      	cmp	r3, #1
 8005480:	d007      	beq.n	8005492 <HAL_I2C_IsDeviceReady+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8005482:	68fb      	ldr	r3, [r7, #12]
 8005484:	681b      	ldr	r3, [r3, #0]
 8005486:	681a      	ldr	r2, [r3, #0]
 8005488:	68fb      	ldr	r3, [r7, #12]
 800548a:	681b      	ldr	r3, [r3, #0]
 800548c:	f042 0201 	orr.w	r2, r2, #1
 8005490:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8005492:	68fb      	ldr	r3, [r7, #12]
 8005494:	681b      	ldr	r3, [r3, #0]
 8005496:	681a      	ldr	r2, [r3, #0]
 8005498:	68fb      	ldr	r3, [r7, #12]
 800549a:	681b      	ldr	r3, [r3, #0]
 800549c:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 80054a0:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_BUSY;
 80054a2:	68fb      	ldr	r3, [r7, #12]
 80054a4:	2224      	movs	r2, #36	@ 0x24
 80054a6:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80054aa:	68fb      	ldr	r3, [r7, #12]
 80054ac:	2200      	movs	r2, #0
 80054ae:	641a      	str	r2, [r3, #64]	@ 0x40
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 80054b0:	68fb      	ldr	r3, [r7, #12]
 80054b2:	4a70      	ldr	r2, [pc, #448]	@ (8005674 <HAL_I2C_IsDeviceReady+0x258>)
 80054b4:	62da      	str	r2, [r3, #44]	@ 0x2c

    do
    {
      /* Generate Start */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80054b6:	68fb      	ldr	r3, [r7, #12]
 80054b8:	681b      	ldr	r3, [r3, #0]
 80054ba:	681a      	ldr	r2, [r3, #0]
 80054bc:	68fb      	ldr	r3, [r7, #12]
 80054be:	681b      	ldr	r3, [r3, #0]
 80054c0:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 80054c4:	601a      	str	r2, [r3, #0]

      /* Wait until SB flag is set */
      if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, tickstart) != HAL_OK)
 80054c6:	69fb      	ldr	r3, [r7, #28]
 80054c8:	9300      	str	r3, [sp, #0]
 80054ca:	683b      	ldr	r3, [r7, #0]
 80054cc:	2200      	movs	r2, #0
 80054ce:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 80054d2:	68f8      	ldr	r0, [r7, #12]
 80054d4:	f001 ff7a 	bl	80073cc <I2C_WaitOnFlagUntilTimeout>
 80054d8:	4603      	mov	r3, r0
 80054da:	2b00      	cmp	r3, #0
 80054dc:	d00d      	beq.n	80054fa <HAL_I2C_IsDeviceReady+0xde>
      {
        if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 80054de:	68fb      	ldr	r3, [r7, #12]
 80054e0:	681b      	ldr	r3, [r3, #0]
 80054e2:	681b      	ldr	r3, [r3, #0]
 80054e4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80054e8:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80054ec:	d103      	bne.n	80054f6 <HAL_I2C_IsDeviceReady+0xda>
        {
          hi2c->ErrorCode = HAL_I2C_WRONG_START;
 80054ee:	68fb      	ldr	r3, [r7, #12]
 80054f0:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80054f4:	641a      	str	r2, [r3, #64]	@ 0x40
        }
        return HAL_TIMEOUT;
 80054f6:	2303      	movs	r3, #3
 80054f8:	e0b6      	b.n	8005668 <HAL_I2C_IsDeviceReady+0x24c>
      }

      /* Send slave address */
      hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 80054fa:	897b      	ldrh	r3, [r7, #10]
 80054fc:	b2db      	uxtb	r3, r3
 80054fe:	461a      	mov	r2, r3
 8005500:	68fb      	ldr	r3, [r7, #12]
 8005502:	681b      	ldr	r3, [r3, #0]
 8005504:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 8005508:	611a      	str	r2, [r3, #16]

      /* Wait until ADDR or AF flag are set */
      /* Get tick */
      tickstart = HAL_GetTick();
 800550a:	f7fe f973 	bl	80037f4 <HAL_GetTick>
 800550e:	61f8      	str	r0, [r7, #28]

      tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR);
 8005510:	68fb      	ldr	r3, [r7, #12]
 8005512:	681b      	ldr	r3, [r3, #0]
 8005514:	695b      	ldr	r3, [r3, #20]
 8005516:	f003 0302 	and.w	r3, r3, #2
 800551a:	2b02      	cmp	r3, #2
 800551c:	bf0c      	ite	eq
 800551e:	2301      	moveq	r3, #1
 8005520:	2300      	movne	r3, #0
 8005522:	b2db      	uxtb	r3, r3
 8005524:	75fb      	strb	r3, [r7, #23]
      tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 8005526:	68fb      	ldr	r3, [r7, #12]
 8005528:	681b      	ldr	r3, [r3, #0]
 800552a:	695b      	ldr	r3, [r3, #20]
 800552c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8005530:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8005534:	bf0c      	ite	eq
 8005536:	2301      	moveq	r3, #1
 8005538:	2300      	movne	r3, #0
 800553a:	b2db      	uxtb	r3, r3
 800553c:	75bb      	strb	r3, [r7, #22]
      while ((hi2c->State != HAL_I2C_STATE_TIMEOUT) && (tmp1 == RESET) && (tmp2 == RESET))
 800553e:	e025      	b.n	800558c <HAL_I2C_IsDeviceReady+0x170>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 8005540:	f7fe f958 	bl	80037f4 <HAL_GetTick>
 8005544:	4602      	mov	r2, r0
 8005546:	69fb      	ldr	r3, [r7, #28]
 8005548:	1ad3      	subs	r3, r2, r3
 800554a:	683a      	ldr	r2, [r7, #0]
 800554c:	429a      	cmp	r2, r3
 800554e:	d302      	bcc.n	8005556 <HAL_I2C_IsDeviceReady+0x13a>
 8005550:	683b      	ldr	r3, [r7, #0]
 8005552:	2b00      	cmp	r3, #0
 8005554:	d103      	bne.n	800555e <HAL_I2C_IsDeviceReady+0x142>
        {
          hi2c->State = HAL_I2C_STATE_TIMEOUT;
 8005556:	68fb      	ldr	r3, [r7, #12]
 8005558:	22a0      	movs	r2, #160	@ 0xa0
 800555a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        }
        tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR);
 800555e:	68fb      	ldr	r3, [r7, #12]
 8005560:	681b      	ldr	r3, [r3, #0]
 8005562:	695b      	ldr	r3, [r3, #20]
 8005564:	f003 0302 	and.w	r3, r3, #2
 8005568:	2b02      	cmp	r3, #2
 800556a:	bf0c      	ite	eq
 800556c:	2301      	moveq	r3, #1
 800556e:	2300      	movne	r3, #0
 8005570:	b2db      	uxtb	r3, r3
 8005572:	75fb      	strb	r3, [r7, #23]
        tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 8005574:	68fb      	ldr	r3, [r7, #12]
 8005576:	681b      	ldr	r3, [r3, #0]
 8005578:	695b      	ldr	r3, [r3, #20]
 800557a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800557e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8005582:	bf0c      	ite	eq
 8005584:	2301      	moveq	r3, #1
 8005586:	2300      	movne	r3, #0
 8005588:	b2db      	uxtb	r3, r3
 800558a:	75bb      	strb	r3, [r7, #22]
      while ((hi2c->State != HAL_I2C_STATE_TIMEOUT) && (tmp1 == RESET) && (tmp2 == RESET))
 800558c:	68fb      	ldr	r3, [r7, #12]
 800558e:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8005592:	b2db      	uxtb	r3, r3
 8005594:	2ba0      	cmp	r3, #160	@ 0xa0
 8005596:	d005      	beq.n	80055a4 <HAL_I2C_IsDeviceReady+0x188>
 8005598:	7dfb      	ldrb	r3, [r7, #23]
 800559a:	2b00      	cmp	r3, #0
 800559c:	d102      	bne.n	80055a4 <HAL_I2C_IsDeviceReady+0x188>
 800559e:	7dbb      	ldrb	r3, [r7, #22]
 80055a0:	2b00      	cmp	r3, #0
 80055a2:	d0cd      	beq.n	8005540 <HAL_I2C_IsDeviceReady+0x124>
      }

      hi2c->State = HAL_I2C_STATE_READY;
 80055a4:	68fb      	ldr	r3, [r7, #12]
 80055a6:	2220      	movs	r2, #32
 80055a8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

      /* Check if the ADDR flag has been set */
      if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR) == SET)
 80055ac:	68fb      	ldr	r3, [r7, #12]
 80055ae:	681b      	ldr	r3, [r3, #0]
 80055b0:	695b      	ldr	r3, [r3, #20]
 80055b2:	f003 0302 	and.w	r3, r3, #2
 80055b6:	2b02      	cmp	r3, #2
 80055b8:	d129      	bne.n	800560e <HAL_I2C_IsDeviceReady+0x1f2>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80055ba:	68fb      	ldr	r3, [r7, #12]
 80055bc:	681b      	ldr	r3, [r3, #0]
 80055be:	681a      	ldr	r2, [r3, #0]
 80055c0:	68fb      	ldr	r3, [r7, #12]
 80055c2:	681b      	ldr	r3, [r3, #0]
 80055c4:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80055c8:	601a      	str	r2, [r3, #0]

        /* Clear ADDR Flag */
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80055ca:	2300      	movs	r3, #0
 80055cc:	613b      	str	r3, [r7, #16]
 80055ce:	68fb      	ldr	r3, [r7, #12]
 80055d0:	681b      	ldr	r3, [r3, #0]
 80055d2:	695b      	ldr	r3, [r3, #20]
 80055d4:	613b      	str	r3, [r7, #16]
 80055d6:	68fb      	ldr	r3, [r7, #12]
 80055d8:	681b      	ldr	r3, [r3, #0]
 80055da:	699b      	ldr	r3, [r3, #24]
 80055dc:	613b      	str	r3, [r7, #16]
 80055de:	693b      	ldr	r3, [r7, #16]

        /* Wait until BUSY flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 80055e0:	69fb      	ldr	r3, [r7, #28]
 80055e2:	9300      	str	r3, [sp, #0]
 80055e4:	2319      	movs	r3, #25
 80055e6:	2201      	movs	r2, #1
 80055e8:	4921      	ldr	r1, [pc, #132]	@ (8005670 <HAL_I2C_IsDeviceReady+0x254>)
 80055ea:	68f8      	ldr	r0, [r7, #12]
 80055ec:	f001 feee 	bl	80073cc <I2C_WaitOnFlagUntilTimeout>
 80055f0:	4603      	mov	r3, r0
 80055f2:	2b00      	cmp	r3, #0
 80055f4:	d001      	beq.n	80055fa <HAL_I2C_IsDeviceReady+0x1de>
        {
          return HAL_ERROR;
 80055f6:	2301      	movs	r3, #1
 80055f8:	e036      	b.n	8005668 <HAL_I2C_IsDeviceReady+0x24c>
        }

        hi2c->State = HAL_I2C_STATE_READY;
 80055fa:	68fb      	ldr	r3, [r7, #12]
 80055fc:	2220      	movs	r2, #32
 80055fe:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8005602:	68fb      	ldr	r3, [r7, #12]
 8005604:	2200      	movs	r2, #0
 8005606:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

        return HAL_OK;
 800560a:	2300      	movs	r3, #0
 800560c:	e02c      	b.n	8005668 <HAL_I2C_IsDeviceReady+0x24c>
      }
      else
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800560e:	68fb      	ldr	r3, [r7, #12]
 8005610:	681b      	ldr	r3, [r3, #0]
 8005612:	681a      	ldr	r2, [r3, #0]
 8005614:	68fb      	ldr	r3, [r7, #12]
 8005616:	681b      	ldr	r3, [r3, #0]
 8005618:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800561c:	601a      	str	r2, [r3, #0]

        /* Clear AF Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800561e:	68fb      	ldr	r3, [r7, #12]
 8005620:	681b      	ldr	r3, [r3, #0]
 8005622:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 8005626:	615a      	str	r2, [r3, #20]

        /* Wait until BUSY flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8005628:	69fb      	ldr	r3, [r7, #28]
 800562a:	9300      	str	r3, [sp, #0]
 800562c:	2319      	movs	r3, #25
 800562e:	2201      	movs	r2, #1
 8005630:	490f      	ldr	r1, [pc, #60]	@ (8005670 <HAL_I2C_IsDeviceReady+0x254>)
 8005632:	68f8      	ldr	r0, [r7, #12]
 8005634:	f001 feca 	bl	80073cc <I2C_WaitOnFlagUntilTimeout>
 8005638:	4603      	mov	r3, r0
 800563a:	2b00      	cmp	r3, #0
 800563c:	d001      	beq.n	8005642 <HAL_I2C_IsDeviceReady+0x226>
        {
          return HAL_ERROR;
 800563e:	2301      	movs	r3, #1
 8005640:	e012      	b.n	8005668 <HAL_I2C_IsDeviceReady+0x24c>
        }
      }

      /* Increment Trials */
      I2C_Trials++;
 8005642:	69bb      	ldr	r3, [r7, #24]
 8005644:	3301      	adds	r3, #1
 8005646:	61bb      	str	r3, [r7, #24]
    }
    while (I2C_Trials < Trials);
 8005648:	69ba      	ldr	r2, [r7, #24]
 800564a:	687b      	ldr	r3, [r7, #4]
 800564c:	429a      	cmp	r2, r3
 800564e:	f4ff af32 	bcc.w	80054b6 <HAL_I2C_IsDeviceReady+0x9a>

    hi2c->State = HAL_I2C_STATE_READY;
 8005652:	68fb      	ldr	r3, [r7, #12]
 8005654:	2220      	movs	r2, #32
 8005656:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800565a:	68fb      	ldr	r3, [r7, #12]
 800565c:	2200      	movs	r2, #0
 800565e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_ERROR;
 8005662:	2301      	movs	r3, #1
 8005664:	e000      	b.n	8005668 <HAL_I2C_IsDeviceReady+0x24c>
  }
  else
  {
    return HAL_BUSY;
 8005666:	2302      	movs	r3, #2
  }
}
 8005668:	4618      	mov	r0, r3
 800566a:	3720      	adds	r7, #32
 800566c:	46bd      	mov	sp, r7
 800566e:	bd80      	pop	{r7, pc}
 8005670:	00100002 	.word	0x00100002
 8005674:	ffff0000 	.word	0xffff0000

08005678 <HAL_I2C_EV_IRQHandler>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
void HAL_I2C_EV_IRQHandler(I2C_HandleTypeDef *hi2c)
{
 8005678:	b580      	push	{r7, lr}
 800567a:	b088      	sub	sp, #32
 800567c:	af00      	add	r7, sp, #0
 800567e:	6078      	str	r0, [r7, #4]
  uint32_t sr1itflags;
  uint32_t sr2itflags               = 0U;
 8005680:	2300      	movs	r3, #0
 8005682:	61bb      	str	r3, [r7, #24]
  uint32_t itsources                = READ_REG(hi2c->Instance->CR2);
 8005684:	687b      	ldr	r3, [r7, #4]
 8005686:	681b      	ldr	r3, [r3, #0]
 8005688:	685b      	ldr	r3, [r3, #4]
 800568a:	617b      	str	r3, [r7, #20]
  uint32_t CurrentXferOptions       = hi2c->XferOptions;
 800568c:	687b      	ldr	r3, [r7, #4]
 800568e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005690:	613b      	str	r3, [r7, #16]
  HAL_I2C_ModeTypeDef CurrentMode   = hi2c->Mode;
 8005692:	687b      	ldr	r3, [r7, #4]
 8005694:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8005698:	73fb      	strb	r3, [r7, #15]
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 800569a:	687b      	ldr	r3, [r7, #4]
 800569c:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80056a0:	73bb      	strb	r3, [r7, #14]

  /* Master or Memory mode selected */
  if ((CurrentMode == HAL_I2C_MODE_MASTER) || (CurrentMode == HAL_I2C_MODE_MEM))
 80056a2:	7bfb      	ldrb	r3, [r7, #15]
 80056a4:	2b10      	cmp	r3, #16
 80056a6:	d003      	beq.n	80056b0 <HAL_I2C_EV_IRQHandler+0x38>
 80056a8:	7bfb      	ldrb	r3, [r7, #15]
 80056aa:	2b40      	cmp	r3, #64	@ 0x40
 80056ac:	f040 80c1 	bne.w	8005832 <HAL_I2C_EV_IRQHandler+0x1ba>
  {
    sr2itflags   = READ_REG(hi2c->Instance->SR2);
 80056b0:	687b      	ldr	r3, [r7, #4]
 80056b2:	681b      	ldr	r3, [r3, #0]
 80056b4:	699b      	ldr	r3, [r3, #24]
 80056b6:	61bb      	str	r3, [r7, #24]
    sr1itflags   = READ_REG(hi2c->Instance->SR1);
 80056b8:	687b      	ldr	r3, [r7, #4]
 80056ba:	681b      	ldr	r3, [r3, #0]
 80056bc:	695b      	ldr	r3, [r3, #20]
 80056be:	61fb      	str	r3, [r7, #28]

    /* Exit IRQ event until Start Bit detected in case of Other frame requested */
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) == RESET) && (IS_I2C_TRANSFER_OTHER_OPTIONS_REQUEST(CurrentXferOptions) == 1U))
 80056c0:	69fb      	ldr	r3, [r7, #28]
 80056c2:	f003 0301 	and.w	r3, r3, #1
 80056c6:	2b00      	cmp	r3, #0
 80056c8:	d10d      	bne.n	80056e6 <HAL_I2C_EV_IRQHandler+0x6e>
 80056ca:	693b      	ldr	r3, [r7, #16]
 80056cc:	f5b3 0f2a 	cmp.w	r3, #11141120	@ 0xaa0000
 80056d0:	d003      	beq.n	80056da <HAL_I2C_EV_IRQHandler+0x62>
 80056d2:	693b      	ldr	r3, [r7, #16]
 80056d4:	f1b3 4f2a 	cmp.w	r3, #2852126720	@ 0xaa000000
 80056d8:	d101      	bne.n	80056de <HAL_I2C_EV_IRQHandler+0x66>
 80056da:	2301      	movs	r3, #1
 80056dc:	e000      	b.n	80056e0 <HAL_I2C_EV_IRQHandler+0x68>
 80056de:	2300      	movs	r3, #0
 80056e0:	2b01      	cmp	r3, #1
 80056e2:	f000 8132 	beq.w	800594a <HAL_I2C_EV_IRQHandler+0x2d2>
    {
      return;
    }

    /* SB Set ----------------------------------------------------------------*/
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 80056e6:	69fb      	ldr	r3, [r7, #28]
 80056e8:	f003 0301 	and.w	r3, r3, #1
 80056ec:	2b00      	cmp	r3, #0
 80056ee:	d00c      	beq.n	800570a <HAL_I2C_EV_IRQHandler+0x92>
 80056f0:	697b      	ldr	r3, [r7, #20]
 80056f2:	0a5b      	lsrs	r3, r3, #9
 80056f4:	f003 0301 	and.w	r3, r3, #1
 80056f8:	2b00      	cmp	r3, #0
 80056fa:	d006      	beq.n	800570a <HAL_I2C_EV_IRQHandler+0x92>
    {
      /* Convert OTHER_xxx XferOptions if any */
      I2C_ConvertOtherXferOptions(hi2c);
 80056fc:	6878      	ldr	r0, [r7, #4]
 80056fe:	f002 f8cd 	bl	800789c <I2C_ConvertOtherXferOptions>

      I2C_Master_SB(hi2c);
 8005702:	6878      	ldr	r0, [r7, #4]
 8005704:	f000 fd9b 	bl	800623e <I2C_Master_SB>
 8005708:	e092      	b.n	8005830 <HAL_I2C_EV_IRQHandler+0x1b8>
    }
    /* ADD10 Set -------------------------------------------------------------*/
    else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_ADD10) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 800570a:	69fb      	ldr	r3, [r7, #28]
 800570c:	08db      	lsrs	r3, r3, #3
 800570e:	f003 0301 	and.w	r3, r3, #1
 8005712:	2b00      	cmp	r3, #0
 8005714:	d009      	beq.n	800572a <HAL_I2C_EV_IRQHandler+0xb2>
 8005716:	697b      	ldr	r3, [r7, #20]
 8005718:	0a5b      	lsrs	r3, r3, #9
 800571a:	f003 0301 	and.w	r3, r3, #1
 800571e:	2b00      	cmp	r3, #0
 8005720:	d003      	beq.n	800572a <HAL_I2C_EV_IRQHandler+0xb2>
    {
      I2C_Master_ADD10(hi2c);
 8005722:	6878      	ldr	r0, [r7, #4]
 8005724:	f000 fe11 	bl	800634a <I2C_Master_ADD10>
 8005728:	e082      	b.n	8005830 <HAL_I2C_EV_IRQHandler+0x1b8>
    }
    /* ADDR Set --------------------------------------------------------------*/
    else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_ADDR) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 800572a:	69fb      	ldr	r3, [r7, #28]
 800572c:	085b      	lsrs	r3, r3, #1
 800572e:	f003 0301 	and.w	r3, r3, #1
 8005732:	2b00      	cmp	r3, #0
 8005734:	d009      	beq.n	800574a <HAL_I2C_EV_IRQHandler+0xd2>
 8005736:	697b      	ldr	r3, [r7, #20]
 8005738:	0a5b      	lsrs	r3, r3, #9
 800573a:	f003 0301 	and.w	r3, r3, #1
 800573e:	2b00      	cmp	r3, #0
 8005740:	d003      	beq.n	800574a <HAL_I2C_EV_IRQHandler+0xd2>
    {
      I2C_Master_ADDR(hi2c);
 8005742:	6878      	ldr	r0, [r7, #4]
 8005744:	f000 fe2b 	bl	800639e <I2C_Master_ADDR>
 8005748:	e072      	b.n	8005830 <HAL_I2C_EV_IRQHandler+0x1b8>
    }
    /* I2C in mode Transmitter -----------------------------------------------*/
    else if (I2C_CHECK_FLAG(sr2itflags, I2C_FLAG_TRA) != RESET)
 800574a:	69bb      	ldr	r3, [r7, #24]
 800574c:	089b      	lsrs	r3, r3, #2
 800574e:	f003 0301 	and.w	r3, r3, #1
 8005752:	2b00      	cmp	r3, #0
 8005754:	d03b      	beq.n	80057ce <HAL_I2C_EV_IRQHandler+0x156>
    {
      /* Do not check buffer and BTF flag if a Xfer DMA is on going */
      if (READ_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN) != I2C_CR2_DMAEN)
 8005756:	687b      	ldr	r3, [r7, #4]
 8005758:	681b      	ldr	r3, [r3, #0]
 800575a:	685b      	ldr	r3, [r3, #4]
 800575c:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8005760:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8005764:	f000 80f3 	beq.w	800594e <HAL_I2C_EV_IRQHandler+0x2d6>
      {
        /* TXE set and BTF reset -----------------------------------------------*/
        if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 8005768:	69fb      	ldr	r3, [r7, #28]
 800576a:	09db      	lsrs	r3, r3, #7
 800576c:	f003 0301 	and.w	r3, r3, #1
 8005770:	2b00      	cmp	r3, #0
 8005772:	d00f      	beq.n	8005794 <HAL_I2C_EV_IRQHandler+0x11c>
 8005774:	697b      	ldr	r3, [r7, #20]
 8005776:	0a9b      	lsrs	r3, r3, #10
 8005778:	f003 0301 	and.w	r3, r3, #1
 800577c:	2b00      	cmp	r3, #0
 800577e:	d009      	beq.n	8005794 <HAL_I2C_EV_IRQHandler+0x11c>
 8005780:	69fb      	ldr	r3, [r7, #28]
 8005782:	089b      	lsrs	r3, r3, #2
 8005784:	f003 0301 	and.w	r3, r3, #1
 8005788:	2b00      	cmp	r3, #0
 800578a:	d103      	bne.n	8005794 <HAL_I2C_EV_IRQHandler+0x11c>
        {
          I2C_MasterTransmit_TXE(hi2c);
 800578c:	6878      	ldr	r0, [r7, #4]
 800578e:	f000 f9f3 	bl	8005b78 <I2C_MasterTransmit_TXE>
 8005792:	e04d      	b.n	8005830 <HAL_I2C_EV_IRQHandler+0x1b8>
        }
        /* BTF set -------------------------------------------------------------*/
        else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8005794:	69fb      	ldr	r3, [r7, #28]
 8005796:	089b      	lsrs	r3, r3, #2
 8005798:	f003 0301 	and.w	r3, r3, #1
 800579c:	2b00      	cmp	r3, #0
 800579e:	f000 80d6 	beq.w	800594e <HAL_I2C_EV_IRQHandler+0x2d6>
 80057a2:	697b      	ldr	r3, [r7, #20]
 80057a4:	0a5b      	lsrs	r3, r3, #9
 80057a6:	f003 0301 	and.w	r3, r3, #1
 80057aa:	2b00      	cmp	r3, #0
 80057ac:	f000 80cf 	beq.w	800594e <HAL_I2C_EV_IRQHandler+0x2d6>
        {
          if (CurrentState == HAL_I2C_STATE_BUSY_TX)
 80057b0:	7bbb      	ldrb	r3, [r7, #14]
 80057b2:	2b21      	cmp	r3, #33	@ 0x21
 80057b4:	d103      	bne.n	80057be <HAL_I2C_EV_IRQHandler+0x146>
          {
            I2C_MasterTransmit_BTF(hi2c);
 80057b6:	6878      	ldr	r0, [r7, #4]
 80057b8:	f000 fa7a 	bl	8005cb0 <I2C_MasterTransmit_BTF>
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 80057bc:	e0c7      	b.n	800594e <HAL_I2C_EV_IRQHandler+0x2d6>
          }
          else /* HAL_I2C_MODE_MEM */
          {
            if (CurrentMode == HAL_I2C_MODE_MEM)
 80057be:	7bfb      	ldrb	r3, [r7, #15]
 80057c0:	2b40      	cmp	r3, #64	@ 0x40
 80057c2:	f040 80c4 	bne.w	800594e <HAL_I2C_EV_IRQHandler+0x2d6>
            {
              I2C_MemoryTransmit_TXE_BTF(hi2c);
 80057c6:	6878      	ldr	r0, [r7, #4]
 80057c8:	f000 fae8 	bl	8005d9c <I2C_MemoryTransmit_TXE_BTF>
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 80057cc:	e0bf      	b.n	800594e <HAL_I2C_EV_IRQHandler+0x2d6>
    }
    /* I2C in mode Receiver --------------------------------------------------*/
    else
    {
      /* Do not check buffer and BTF flag if a Xfer DMA is on going */
      if (READ_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN) != I2C_CR2_DMAEN)
 80057ce:	687b      	ldr	r3, [r7, #4]
 80057d0:	681b      	ldr	r3, [r3, #0]
 80057d2:	685b      	ldr	r3, [r3, #4]
 80057d4:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80057d8:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80057dc:	f000 80b7 	beq.w	800594e <HAL_I2C_EV_IRQHandler+0x2d6>
      {
        /* RXNE set and BTF reset -----------------------------------------------*/
        if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_RXNE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 80057e0:	69fb      	ldr	r3, [r7, #28]
 80057e2:	099b      	lsrs	r3, r3, #6
 80057e4:	f003 0301 	and.w	r3, r3, #1
 80057e8:	2b00      	cmp	r3, #0
 80057ea:	d00f      	beq.n	800580c <HAL_I2C_EV_IRQHandler+0x194>
 80057ec:	697b      	ldr	r3, [r7, #20]
 80057ee:	0a9b      	lsrs	r3, r3, #10
 80057f0:	f003 0301 	and.w	r3, r3, #1
 80057f4:	2b00      	cmp	r3, #0
 80057f6:	d009      	beq.n	800580c <HAL_I2C_EV_IRQHandler+0x194>
 80057f8:	69fb      	ldr	r3, [r7, #28]
 80057fa:	089b      	lsrs	r3, r3, #2
 80057fc:	f003 0301 	and.w	r3, r3, #1
 8005800:	2b00      	cmp	r3, #0
 8005802:	d103      	bne.n	800580c <HAL_I2C_EV_IRQHandler+0x194>
        {
          I2C_MasterReceive_RXNE(hi2c);
 8005804:	6878      	ldr	r0, [r7, #4]
 8005806:	f000 fb61 	bl	8005ecc <I2C_MasterReceive_RXNE>
 800580a:	e011      	b.n	8005830 <HAL_I2C_EV_IRQHandler+0x1b8>
        }
        /* BTF set -------------------------------------------------------------*/
        else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 800580c:	69fb      	ldr	r3, [r7, #28]
 800580e:	089b      	lsrs	r3, r3, #2
 8005810:	f003 0301 	and.w	r3, r3, #1
 8005814:	2b00      	cmp	r3, #0
 8005816:	f000 809a 	beq.w	800594e <HAL_I2C_EV_IRQHandler+0x2d6>
 800581a:	697b      	ldr	r3, [r7, #20]
 800581c:	0a5b      	lsrs	r3, r3, #9
 800581e:	f003 0301 	and.w	r3, r3, #1
 8005822:	2b00      	cmp	r3, #0
 8005824:	f000 8093 	beq.w	800594e <HAL_I2C_EV_IRQHandler+0x2d6>
        {
          I2C_MasterReceive_BTF(hi2c);
 8005828:	6878      	ldr	r0, [r7, #4]
 800582a:	f000 fc17 	bl	800605c <I2C_MasterReceive_BTF>
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 800582e:	e08e      	b.n	800594e <HAL_I2C_EV_IRQHandler+0x2d6>
 8005830:	e08d      	b.n	800594e <HAL_I2C_EV_IRQHandler+0x2d6>
  /* Slave mode selected */
  else
  {
    /* If an error is detected, read only SR1 register to prevent */
    /* a clear of ADDR flags by reading SR2 after reading SR1 in Error treatment */
    if (hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 8005832:	687b      	ldr	r3, [r7, #4]
 8005834:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005836:	2b00      	cmp	r3, #0
 8005838:	d004      	beq.n	8005844 <HAL_I2C_EV_IRQHandler+0x1cc>
    {
      sr1itflags   = READ_REG(hi2c->Instance->SR1);
 800583a:	687b      	ldr	r3, [r7, #4]
 800583c:	681b      	ldr	r3, [r3, #0]
 800583e:	695b      	ldr	r3, [r3, #20]
 8005840:	61fb      	str	r3, [r7, #28]
 8005842:	e007      	b.n	8005854 <HAL_I2C_EV_IRQHandler+0x1dc>
    }
    else
    {
      sr2itflags   = READ_REG(hi2c->Instance->SR2);
 8005844:	687b      	ldr	r3, [r7, #4]
 8005846:	681b      	ldr	r3, [r3, #0]
 8005848:	699b      	ldr	r3, [r3, #24]
 800584a:	61bb      	str	r3, [r7, #24]
      sr1itflags   = READ_REG(hi2c->Instance->SR1);
 800584c:	687b      	ldr	r3, [r7, #4]
 800584e:	681b      	ldr	r3, [r3, #0]
 8005850:	695b      	ldr	r3, [r3, #20]
 8005852:	61fb      	str	r3, [r7, #28]
    }

    /* ADDR set --------------------------------------------------------------*/
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_ADDR) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8005854:	69fb      	ldr	r3, [r7, #28]
 8005856:	085b      	lsrs	r3, r3, #1
 8005858:	f003 0301 	and.w	r3, r3, #1
 800585c:	2b00      	cmp	r3, #0
 800585e:	d012      	beq.n	8005886 <HAL_I2C_EV_IRQHandler+0x20e>
 8005860:	697b      	ldr	r3, [r7, #20]
 8005862:	0a5b      	lsrs	r3, r3, #9
 8005864:	f003 0301 	and.w	r3, r3, #1
 8005868:	2b00      	cmp	r3, #0
 800586a:	d00c      	beq.n	8005886 <HAL_I2C_EV_IRQHandler+0x20e>
    {
      /* Now time to read SR2, this will clear ADDR flag automatically */
      if (hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 800586c:	687b      	ldr	r3, [r7, #4]
 800586e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005870:	2b00      	cmp	r3, #0
 8005872:	d003      	beq.n	800587c <HAL_I2C_EV_IRQHandler+0x204>
      {
        sr2itflags   = READ_REG(hi2c->Instance->SR2);
 8005874:	687b      	ldr	r3, [r7, #4]
 8005876:	681b      	ldr	r3, [r3, #0]
 8005878:	699b      	ldr	r3, [r3, #24]
 800587a:	61bb      	str	r3, [r7, #24]
      }
      I2C_Slave_ADDR(hi2c, sr2itflags);
 800587c:	69b9      	ldr	r1, [r7, #24]
 800587e:	6878      	ldr	r0, [r7, #4]
 8005880:	f000 ffdc 	bl	800683c <I2C_Slave_ADDR>
 8005884:	e066      	b.n	8005954 <HAL_I2C_EV_IRQHandler+0x2dc>
    }
    /* STOPF set --------------------------------------------------------------*/
    else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_STOPF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8005886:	69fb      	ldr	r3, [r7, #28]
 8005888:	091b      	lsrs	r3, r3, #4
 800588a:	f003 0301 	and.w	r3, r3, #1
 800588e:	2b00      	cmp	r3, #0
 8005890:	d009      	beq.n	80058a6 <HAL_I2C_EV_IRQHandler+0x22e>
 8005892:	697b      	ldr	r3, [r7, #20]
 8005894:	0a5b      	lsrs	r3, r3, #9
 8005896:	f003 0301 	and.w	r3, r3, #1
 800589a:	2b00      	cmp	r3, #0
 800589c:	d003      	beq.n	80058a6 <HAL_I2C_EV_IRQHandler+0x22e>
    {
      I2C_Slave_STOPF(hi2c);
 800589e:	6878      	ldr	r0, [r7, #4]
 80058a0:	f001 f816 	bl	80068d0 <I2C_Slave_STOPF>
 80058a4:	e056      	b.n	8005954 <HAL_I2C_EV_IRQHandler+0x2dc>
    }
    /* I2C in mode Transmitter -----------------------------------------------*/
    else if ((CurrentState == HAL_I2C_STATE_BUSY_TX) || (CurrentState == HAL_I2C_STATE_BUSY_TX_LISTEN))
 80058a6:	7bbb      	ldrb	r3, [r7, #14]
 80058a8:	2b21      	cmp	r3, #33	@ 0x21
 80058aa:	d002      	beq.n	80058b2 <HAL_I2C_EV_IRQHandler+0x23a>
 80058ac:	7bbb      	ldrb	r3, [r7, #14]
 80058ae:	2b29      	cmp	r3, #41	@ 0x29
 80058b0:	d125      	bne.n	80058fe <HAL_I2C_EV_IRQHandler+0x286>
    {
      /* TXE set and BTF reset -----------------------------------------------*/
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 80058b2:	69fb      	ldr	r3, [r7, #28]
 80058b4:	09db      	lsrs	r3, r3, #7
 80058b6:	f003 0301 	and.w	r3, r3, #1
 80058ba:	2b00      	cmp	r3, #0
 80058bc:	d00f      	beq.n	80058de <HAL_I2C_EV_IRQHandler+0x266>
 80058be:	697b      	ldr	r3, [r7, #20]
 80058c0:	0a9b      	lsrs	r3, r3, #10
 80058c2:	f003 0301 	and.w	r3, r3, #1
 80058c6:	2b00      	cmp	r3, #0
 80058c8:	d009      	beq.n	80058de <HAL_I2C_EV_IRQHandler+0x266>
 80058ca:	69fb      	ldr	r3, [r7, #28]
 80058cc:	089b      	lsrs	r3, r3, #2
 80058ce:	f003 0301 	and.w	r3, r3, #1
 80058d2:	2b00      	cmp	r3, #0
 80058d4:	d103      	bne.n	80058de <HAL_I2C_EV_IRQHandler+0x266>
      {
        I2C_SlaveTransmit_TXE(hi2c);
 80058d6:	6878      	ldr	r0, [r7, #4]
 80058d8:	f000 fef2 	bl	80066c0 <I2C_SlaveTransmit_TXE>
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 80058dc:	e039      	b.n	8005952 <HAL_I2C_EV_IRQHandler+0x2da>
      }
      /* BTF set -------------------------------------------------------------*/
      else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 80058de:	69fb      	ldr	r3, [r7, #28]
 80058e0:	089b      	lsrs	r3, r3, #2
 80058e2:	f003 0301 	and.w	r3, r3, #1
 80058e6:	2b00      	cmp	r3, #0
 80058e8:	d033      	beq.n	8005952 <HAL_I2C_EV_IRQHandler+0x2da>
 80058ea:	697b      	ldr	r3, [r7, #20]
 80058ec:	0a5b      	lsrs	r3, r3, #9
 80058ee:	f003 0301 	and.w	r3, r3, #1
 80058f2:	2b00      	cmp	r3, #0
 80058f4:	d02d      	beq.n	8005952 <HAL_I2C_EV_IRQHandler+0x2da>
      {
        I2C_SlaveTransmit_BTF(hi2c);
 80058f6:	6878      	ldr	r0, [r7, #4]
 80058f8:	f000 ff1f 	bl	800673a <I2C_SlaveTransmit_BTF>
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 80058fc:	e029      	b.n	8005952 <HAL_I2C_EV_IRQHandler+0x2da>
    }
    /* I2C in mode Receiver --------------------------------------------------*/
    else
    {
      /* RXNE set and BTF reset ----------------------------------------------*/
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_RXNE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 80058fe:	69fb      	ldr	r3, [r7, #28]
 8005900:	099b      	lsrs	r3, r3, #6
 8005902:	f003 0301 	and.w	r3, r3, #1
 8005906:	2b00      	cmp	r3, #0
 8005908:	d00f      	beq.n	800592a <HAL_I2C_EV_IRQHandler+0x2b2>
 800590a:	697b      	ldr	r3, [r7, #20]
 800590c:	0a9b      	lsrs	r3, r3, #10
 800590e:	f003 0301 	and.w	r3, r3, #1
 8005912:	2b00      	cmp	r3, #0
 8005914:	d009      	beq.n	800592a <HAL_I2C_EV_IRQHandler+0x2b2>
 8005916:	69fb      	ldr	r3, [r7, #28]
 8005918:	089b      	lsrs	r3, r3, #2
 800591a:	f003 0301 	and.w	r3, r3, #1
 800591e:	2b00      	cmp	r3, #0
 8005920:	d103      	bne.n	800592a <HAL_I2C_EV_IRQHandler+0x2b2>
      {
        I2C_SlaveReceive_RXNE(hi2c);
 8005922:	6878      	ldr	r0, [r7, #4]
 8005924:	f000 ff2a 	bl	800677c <I2C_SlaveReceive_RXNE>
 8005928:	e014      	b.n	8005954 <HAL_I2C_EV_IRQHandler+0x2dc>
      }
      /* BTF set -------------------------------------------------------------*/
      else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 800592a:	69fb      	ldr	r3, [r7, #28]
 800592c:	089b      	lsrs	r3, r3, #2
 800592e:	f003 0301 	and.w	r3, r3, #1
 8005932:	2b00      	cmp	r3, #0
 8005934:	d00e      	beq.n	8005954 <HAL_I2C_EV_IRQHandler+0x2dc>
 8005936:	697b      	ldr	r3, [r7, #20]
 8005938:	0a5b      	lsrs	r3, r3, #9
 800593a:	f003 0301 	and.w	r3, r3, #1
 800593e:	2b00      	cmp	r3, #0
 8005940:	d008      	beq.n	8005954 <HAL_I2C_EV_IRQHandler+0x2dc>
      {
        I2C_SlaveReceive_BTF(hi2c);
 8005942:	6878      	ldr	r0, [r7, #4]
 8005944:	f000 ff58 	bl	80067f8 <I2C_SlaveReceive_BTF>
 8005948:	e004      	b.n	8005954 <HAL_I2C_EV_IRQHandler+0x2dc>
      return;
 800594a:	bf00      	nop
 800594c:	e002      	b.n	8005954 <HAL_I2C_EV_IRQHandler+0x2dc>
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 800594e:	bf00      	nop
 8005950:	e000      	b.n	8005954 <HAL_I2C_EV_IRQHandler+0x2dc>
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 8005952:	bf00      	nop
      {
        /* Do nothing */
      }
    }
  }
}
 8005954:	3720      	adds	r7, #32
 8005956:	46bd      	mov	sp, r7
 8005958:	bd80      	pop	{r7, pc}

0800595a <HAL_I2C_ER_IRQHandler>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
void HAL_I2C_ER_IRQHandler(I2C_HandleTypeDef *hi2c)
{
 800595a:	b580      	push	{r7, lr}
 800595c:	b08a      	sub	sp, #40	@ 0x28
 800595e:	af00      	add	r7, sp, #0
 8005960:	6078      	str	r0, [r7, #4]
  HAL_I2C_ModeTypeDef tmp1;
  uint32_t tmp2;
  HAL_I2C_StateTypeDef tmp3;
  uint32_t tmp4;
  uint32_t sr1itflags = READ_REG(hi2c->Instance->SR1);
 8005962:	687b      	ldr	r3, [r7, #4]
 8005964:	681b      	ldr	r3, [r3, #0]
 8005966:	695b      	ldr	r3, [r3, #20]
 8005968:	623b      	str	r3, [r7, #32]
  uint32_t itsources  = READ_REG(hi2c->Instance->CR2);
 800596a:	687b      	ldr	r3, [r7, #4]
 800596c:	681b      	ldr	r3, [r3, #0]
 800596e:	685b      	ldr	r3, [r3, #4]
 8005970:	61fb      	str	r3, [r7, #28]
  uint32_t error      = HAL_I2C_ERROR_NONE;
 8005972:	2300      	movs	r3, #0
 8005974:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_I2C_ModeTypeDef CurrentMode   = hi2c->Mode;
 8005976:	687b      	ldr	r3, [r7, #4]
 8005978:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 800597c:	76fb      	strb	r3, [r7, #27]

  /* I2C Bus error interrupt occurred ----------------------------------------*/
  if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BERR) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERR) != RESET))
 800597e:	6a3b      	ldr	r3, [r7, #32]
 8005980:	0a1b      	lsrs	r3, r3, #8
 8005982:	f003 0301 	and.w	r3, r3, #1
 8005986:	2b00      	cmp	r3, #0
 8005988:	d00e      	beq.n	80059a8 <HAL_I2C_ER_IRQHandler+0x4e>
 800598a:	69fb      	ldr	r3, [r7, #28]
 800598c:	0a1b      	lsrs	r3, r3, #8
 800598e:	f003 0301 	and.w	r3, r3, #1
 8005992:	2b00      	cmp	r3, #0
 8005994:	d008      	beq.n	80059a8 <HAL_I2C_ER_IRQHandler+0x4e>
  {
    error |= HAL_I2C_ERROR_BERR;
 8005996:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005998:	f043 0301 	orr.w	r3, r3, #1
 800599c:	627b      	str	r3, [r7, #36]	@ 0x24

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 800599e:	687b      	ldr	r3, [r7, #4]
 80059a0:	681b      	ldr	r3, [r3, #0]
 80059a2:	f46f 7280 	mvn.w	r2, #256	@ 0x100
 80059a6:	615a      	str	r2, [r3, #20]
  }

  /* I2C Arbitration Lost error interrupt occurred ---------------------------*/
  if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_ARLO) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERR) != RESET))
 80059a8:	6a3b      	ldr	r3, [r7, #32]
 80059aa:	0a5b      	lsrs	r3, r3, #9
 80059ac:	f003 0301 	and.w	r3, r3, #1
 80059b0:	2b00      	cmp	r3, #0
 80059b2:	d00e      	beq.n	80059d2 <HAL_I2C_ER_IRQHandler+0x78>
 80059b4:	69fb      	ldr	r3, [r7, #28]
 80059b6:	0a1b      	lsrs	r3, r3, #8
 80059b8:	f003 0301 	and.w	r3, r3, #1
 80059bc:	2b00      	cmp	r3, #0
 80059be:	d008      	beq.n	80059d2 <HAL_I2C_ER_IRQHandler+0x78>
  {
    error |= HAL_I2C_ERROR_ARLO;
 80059c0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80059c2:	f043 0302 	orr.w	r3, r3, #2
 80059c6:	627b      	str	r3, [r7, #36]	@ 0x24

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 80059c8:	687b      	ldr	r3, [r7, #4]
 80059ca:	681b      	ldr	r3, [r3, #0]
 80059cc:	f46f 7200 	mvn.w	r2, #512	@ 0x200
 80059d0:	615a      	str	r2, [r3, #20]
  }

  /* I2C Acknowledge failure error interrupt occurred ------------------------*/
  if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_AF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERR) != RESET))
 80059d2:	6a3b      	ldr	r3, [r7, #32]
 80059d4:	0a9b      	lsrs	r3, r3, #10
 80059d6:	f003 0301 	and.w	r3, r3, #1
 80059da:	2b00      	cmp	r3, #0
 80059dc:	d03f      	beq.n	8005a5e <HAL_I2C_ER_IRQHandler+0x104>
 80059de:	69fb      	ldr	r3, [r7, #28]
 80059e0:	0a1b      	lsrs	r3, r3, #8
 80059e2:	f003 0301 	and.w	r3, r3, #1
 80059e6:	2b00      	cmp	r3, #0
 80059e8:	d039      	beq.n	8005a5e <HAL_I2C_ER_IRQHandler+0x104>
  {
    tmp1 = CurrentMode;
 80059ea:	7efb      	ldrb	r3, [r7, #27]
 80059ec:	76bb      	strb	r3, [r7, #26]
    tmp2 = hi2c->XferCount;
 80059ee:	687b      	ldr	r3, [r7, #4]
 80059f0:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80059f2:	b29b      	uxth	r3, r3
 80059f4:	617b      	str	r3, [r7, #20]
    tmp3 = hi2c->State;
 80059f6:	687b      	ldr	r3, [r7, #4]
 80059f8:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80059fc:	74fb      	strb	r3, [r7, #19]
    tmp4 = hi2c->PreviousState;
 80059fe:	687b      	ldr	r3, [r7, #4]
 8005a00:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005a02:	60fb      	str	r3, [r7, #12]
    if ((tmp1 == HAL_I2C_MODE_SLAVE) && (tmp2 == 0U) && \
 8005a04:	7ebb      	ldrb	r3, [r7, #26]
 8005a06:	2b20      	cmp	r3, #32
 8005a08:	d112      	bne.n	8005a30 <HAL_I2C_ER_IRQHandler+0xd6>
 8005a0a:	697b      	ldr	r3, [r7, #20]
 8005a0c:	2b00      	cmp	r3, #0
 8005a0e:	d10f      	bne.n	8005a30 <HAL_I2C_ER_IRQHandler+0xd6>
 8005a10:	7cfb      	ldrb	r3, [r7, #19]
 8005a12:	2b21      	cmp	r3, #33	@ 0x21
 8005a14:	d008      	beq.n	8005a28 <HAL_I2C_ER_IRQHandler+0xce>
        ((tmp3 == HAL_I2C_STATE_BUSY_TX) || (tmp3 == HAL_I2C_STATE_BUSY_TX_LISTEN) || \
 8005a16:	7cfb      	ldrb	r3, [r7, #19]
 8005a18:	2b29      	cmp	r3, #41	@ 0x29
 8005a1a:	d005      	beq.n	8005a28 <HAL_I2C_ER_IRQHandler+0xce>
 8005a1c:	7cfb      	ldrb	r3, [r7, #19]
 8005a1e:	2b28      	cmp	r3, #40	@ 0x28
 8005a20:	d106      	bne.n	8005a30 <HAL_I2C_ER_IRQHandler+0xd6>
         ((tmp3 == HAL_I2C_STATE_LISTEN) && (tmp4 == I2C_STATE_SLAVE_BUSY_TX))))
 8005a22:	68fb      	ldr	r3, [r7, #12]
 8005a24:	2b21      	cmp	r3, #33	@ 0x21
 8005a26:	d103      	bne.n	8005a30 <HAL_I2C_ER_IRQHandler+0xd6>
    {
      I2C_Slave_AF(hi2c);
 8005a28:	6878      	ldr	r0, [r7, #4]
 8005a2a:	f001 f881 	bl	8006b30 <I2C_Slave_AF>
 8005a2e:	e016      	b.n	8005a5e <HAL_I2C_ER_IRQHandler+0x104>
    }
    else
    {
      /* Clear AF flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8005a30:	687b      	ldr	r3, [r7, #4]
 8005a32:	681b      	ldr	r3, [r3, #0]
 8005a34:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 8005a38:	615a      	str	r2, [r3, #20]

      error |= HAL_I2C_ERROR_AF;
 8005a3a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005a3c:	f043 0304 	orr.w	r3, r3, #4
 8005a40:	627b      	str	r3, [r7, #36]	@ 0x24

      /* Do not generate a STOP in case of Slave receive non acknowledge during transfer (mean not at the end of transfer) */
      if ((CurrentMode == HAL_I2C_MODE_MASTER) || (CurrentMode == HAL_I2C_MODE_MEM))
 8005a42:	7efb      	ldrb	r3, [r7, #27]
 8005a44:	2b10      	cmp	r3, #16
 8005a46:	d002      	beq.n	8005a4e <HAL_I2C_ER_IRQHandler+0xf4>
 8005a48:	7efb      	ldrb	r3, [r7, #27]
 8005a4a:	2b40      	cmp	r3, #64	@ 0x40
 8005a4c:	d107      	bne.n	8005a5e <HAL_I2C_ER_IRQHandler+0x104>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005a4e:	687b      	ldr	r3, [r7, #4]
 8005a50:	681b      	ldr	r3, [r3, #0]
 8005a52:	681a      	ldr	r2, [r3, #0]
 8005a54:	687b      	ldr	r3, [r7, #4]
 8005a56:	681b      	ldr	r3, [r3, #0]
 8005a58:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8005a5c:	601a      	str	r2, [r3, #0]
      }
    }
  }

  /* I2C Over-Run/Under-Run interrupt occurred -------------------------------*/
  if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_OVR) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERR) != RESET))
 8005a5e:	6a3b      	ldr	r3, [r7, #32]
 8005a60:	0adb      	lsrs	r3, r3, #11
 8005a62:	f003 0301 	and.w	r3, r3, #1
 8005a66:	2b00      	cmp	r3, #0
 8005a68:	d00e      	beq.n	8005a88 <HAL_I2C_ER_IRQHandler+0x12e>
 8005a6a:	69fb      	ldr	r3, [r7, #28]
 8005a6c:	0a1b      	lsrs	r3, r3, #8
 8005a6e:	f003 0301 	and.w	r3, r3, #1
 8005a72:	2b00      	cmp	r3, #0
 8005a74:	d008      	beq.n	8005a88 <HAL_I2C_ER_IRQHandler+0x12e>
  {
    error |= HAL_I2C_ERROR_OVR;
 8005a76:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005a78:	f043 0308 	orr.w	r3, r3, #8
 8005a7c:	627b      	str	r3, [r7, #36]	@ 0x24
    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 8005a7e:	687b      	ldr	r3, [r7, #4]
 8005a80:	681b      	ldr	r3, [r3, #0]
 8005a82:	f46f 6200 	mvn.w	r2, #2048	@ 0x800
 8005a86:	615a      	str	r2, [r3, #20]
  }

  /* Call the Error Callback in case of Error detected -----------------------*/
  if (error != HAL_I2C_ERROR_NONE)
 8005a88:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005a8a:	2b00      	cmp	r3, #0
 8005a8c:	d008      	beq.n	8005aa0 <HAL_I2C_ER_IRQHandler+0x146>
  {
    hi2c->ErrorCode |= error;
 8005a8e:	687b      	ldr	r3, [r7, #4]
 8005a90:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8005a92:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005a94:	431a      	orrs	r2, r3
 8005a96:	687b      	ldr	r3, [r7, #4]
 8005a98:	641a      	str	r2, [r3, #64]	@ 0x40
    I2C_ITError(hi2c);
 8005a9a:	6878      	ldr	r0, [r7, #4]
 8005a9c:	f001 f8bc 	bl	8006c18 <I2C_ITError>
  }
}
 8005aa0:	bf00      	nop
 8005aa2:	3728      	adds	r7, #40	@ 0x28
 8005aa4:	46bd      	mov	sp, r7
 8005aa6:	bd80      	pop	{r7, pc}

08005aa8 <HAL_I2C_MasterTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MasterTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8005aa8:	b480      	push	{r7}
 8005aaa:	b083      	sub	sp, #12
 8005aac:	af00      	add	r7, sp, #0
 8005aae:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MasterTxCpltCallback could be implemented in the user file
   */
}
 8005ab0:	bf00      	nop
 8005ab2:	370c      	adds	r7, #12
 8005ab4:	46bd      	mov	sp, r7
 8005ab6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005aba:	4770      	bx	lr

08005abc <HAL_I2C_MasterRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MasterRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8005abc:	b480      	push	{r7}
 8005abe:	b083      	sub	sp, #12
 8005ac0:	af00      	add	r7, sp, #0
 8005ac2:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MasterRxCpltCallback could be implemented in the user file
   */
}
 8005ac4:	bf00      	nop
 8005ac6:	370c      	adds	r7, #12
 8005ac8:	46bd      	mov	sp, r7
 8005aca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ace:	4770      	bx	lr

08005ad0 <HAL_I2C_SlaveTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_SlaveTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8005ad0:	b480      	push	{r7}
 8005ad2:	b083      	sub	sp, #12
 8005ad4:	af00      	add	r7, sp, #0
 8005ad6:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_SlaveTxCpltCallback could be implemented in the user file
   */
}
 8005ad8:	bf00      	nop
 8005ada:	370c      	adds	r7, #12
 8005adc:	46bd      	mov	sp, r7
 8005ade:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ae2:	4770      	bx	lr

08005ae4 <HAL_I2C_SlaveRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_SlaveRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8005ae4:	b480      	push	{r7}
 8005ae6:	b083      	sub	sp, #12
 8005ae8:	af00      	add	r7, sp, #0
 8005aea:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_SlaveRxCpltCallback could be implemented in the user file
   */
}
 8005aec:	bf00      	nop
 8005aee:	370c      	adds	r7, #12
 8005af0:	46bd      	mov	sp, r7
 8005af2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005af6:	4770      	bx	lr

08005af8 <HAL_I2C_AddrCallback>:
  * @param  TransferDirection Master request Transfer Direction (Write/Read), value of @ref I2C_XferDirection_definition
  * @param  AddrMatchCode Address Match Code
  * @retval None
  */
__weak void HAL_I2C_AddrCallback(I2C_HandleTypeDef *hi2c, uint8_t TransferDirection, uint16_t AddrMatchCode)
{
 8005af8:	b480      	push	{r7}
 8005afa:	b083      	sub	sp, #12
 8005afc:	af00      	add	r7, sp, #0
 8005afe:	6078      	str	r0, [r7, #4]
 8005b00:	460b      	mov	r3, r1
 8005b02:	70fb      	strb	r3, [r7, #3]
 8005b04:	4613      	mov	r3, r2
 8005b06:	803b      	strh	r3, [r7, #0]
  UNUSED(AddrMatchCode);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_AddrCallback() could be implemented in the user file
   */
}
 8005b08:	bf00      	nop
 8005b0a:	370c      	adds	r7, #12
 8005b0c:	46bd      	mov	sp, r7
 8005b0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b12:	4770      	bx	lr

08005b14 <HAL_I2C_ListenCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_ListenCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8005b14:	b480      	push	{r7}
 8005b16:	b083      	sub	sp, #12
 8005b18:	af00      	add	r7, sp, #0
 8005b1a:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_ListenCpltCallback() could be implemented in the user file
  */
}
 8005b1c:	bf00      	nop
 8005b1e:	370c      	adds	r7, #12
 8005b20:	46bd      	mov	sp, r7
 8005b22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b26:	4770      	bx	lr

08005b28 <HAL_I2C_MemTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MemTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8005b28:	b480      	push	{r7}
 8005b2a:	b083      	sub	sp, #12
 8005b2c:	af00      	add	r7, sp, #0
 8005b2e:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MemTxCpltCallback could be implemented in the user file
   */
}
 8005b30:	bf00      	nop
 8005b32:	370c      	adds	r7, #12
 8005b34:	46bd      	mov	sp, r7
 8005b36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b3a:	4770      	bx	lr

08005b3c <HAL_I2C_MemRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MemRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8005b3c:	b480      	push	{r7}
 8005b3e:	b083      	sub	sp, #12
 8005b40:	af00      	add	r7, sp, #0
 8005b42:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MemRxCpltCallback could be implemented in the user file
   */
}
 8005b44:	bf00      	nop
 8005b46:	370c      	adds	r7, #12
 8005b48:	46bd      	mov	sp, r7
 8005b4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b4e:	4770      	bx	lr

08005b50 <HAL_I2C_ErrorCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_ErrorCallback(I2C_HandleTypeDef *hi2c)
{
 8005b50:	b480      	push	{r7}
 8005b52:	b083      	sub	sp, #12
 8005b54:	af00      	add	r7, sp, #0
 8005b56:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_ErrorCallback could be implemented in the user file
   */
}
 8005b58:	bf00      	nop
 8005b5a:	370c      	adds	r7, #12
 8005b5c:	46bd      	mov	sp, r7
 8005b5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b62:	4770      	bx	lr

08005b64 <HAL_I2C_AbortCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_AbortCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8005b64:	b480      	push	{r7}
 8005b66:	b083      	sub	sp, #12
 8005b68:	af00      	add	r7, sp, #0
 8005b6a:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_AbortCpltCallback could be implemented in the user file
   */
}
 8005b6c:	bf00      	nop
 8005b6e:	370c      	adds	r7, #12
 8005b70:	46bd      	mov	sp, r7
 8005b72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b76:	4770      	bx	lr

08005b78 <I2C_MasterTransmit_TXE>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MasterTransmit_TXE(I2C_HandleTypeDef *hi2c)
{
 8005b78:	b580      	push	{r7, lr}
 8005b7a:	b084      	sub	sp, #16
 8005b7c:	af00      	add	r7, sp, #0
 8005b7e:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8005b80:	687b      	ldr	r3, [r7, #4]
 8005b82:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8005b86:	73fb      	strb	r3, [r7, #15]
  HAL_I2C_ModeTypeDef CurrentMode   = hi2c->Mode;
 8005b88:	687b      	ldr	r3, [r7, #4]
 8005b8a:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8005b8e:	73bb      	strb	r3, [r7, #14]
  uint32_t CurrentXferOptions       = hi2c->XferOptions;
 8005b90:	687b      	ldr	r3, [r7, #4]
 8005b92:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005b94:	60bb      	str	r3, [r7, #8]

  if ((hi2c->XferSize == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_TX))
 8005b96:	687b      	ldr	r3, [r7, #4]
 8005b98:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005b9a:	2b00      	cmp	r3, #0
 8005b9c:	d150      	bne.n	8005c40 <I2C_MasterTransmit_TXE+0xc8>
 8005b9e:	7bfb      	ldrb	r3, [r7, #15]
 8005ba0:	2b21      	cmp	r3, #33	@ 0x21
 8005ba2:	d14d      	bne.n	8005c40 <I2C_MasterTransmit_TXE+0xc8>
  {
    /* Call TxCpltCallback() directly if no stop mode is set */
    if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 8005ba4:	68bb      	ldr	r3, [r7, #8]
 8005ba6:	2b08      	cmp	r3, #8
 8005ba8:	d01d      	beq.n	8005be6 <I2C_MasterTransmit_TXE+0x6e>
 8005baa:	68bb      	ldr	r3, [r7, #8]
 8005bac:	2b20      	cmp	r3, #32
 8005bae:	d01a      	beq.n	8005be6 <I2C_MasterTransmit_TXE+0x6e>
 8005bb0:	68bb      	ldr	r3, [r7, #8]
 8005bb2:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 8005bb6:	d016      	beq.n	8005be6 <I2C_MasterTransmit_TXE+0x6e>
    {
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8005bb8:	687b      	ldr	r3, [r7, #4]
 8005bba:	681b      	ldr	r3, [r3, #0]
 8005bbc:	685a      	ldr	r2, [r3, #4]
 8005bbe:	687b      	ldr	r3, [r7, #4]
 8005bc0:	681b      	ldr	r3, [r3, #0]
 8005bc2:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 8005bc6:	605a      	str	r2, [r3, #4]

      hi2c->PreviousState = I2C_STATE_MASTER_BUSY_TX;
 8005bc8:	687b      	ldr	r3, [r7, #4]
 8005bca:	2211      	movs	r2, #17
 8005bcc:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8005bce:	687b      	ldr	r3, [r7, #4]
 8005bd0:	2200      	movs	r2, #0
 8005bd2:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->State = HAL_I2C_STATE_READY;
 8005bd6:	687b      	ldr	r3, [r7, #4]
 8005bd8:	2220      	movs	r2, #32
 8005bda:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
      hi2c->MasterTxCpltCallback(hi2c);
#else
      HAL_I2C_MasterTxCpltCallback(hi2c);
 8005bde:	6878      	ldr	r0, [r7, #4]
 8005be0:	f7ff ff62 	bl	8005aa8 <HAL_I2C_MasterTxCpltCallback>
    if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 8005be4:	e060      	b.n	8005ca8 <I2C_MasterTransmit_TXE+0x130>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
    }
    else /* Generate Stop condition then Call TxCpltCallback() */
    {
      /* Disable EVT, BUF and ERR interrupt */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8005be6:	687b      	ldr	r3, [r7, #4]
 8005be8:	681b      	ldr	r3, [r3, #0]
 8005bea:	685a      	ldr	r2, [r3, #4]
 8005bec:	687b      	ldr	r3, [r7, #4]
 8005bee:	681b      	ldr	r3, [r3, #0]
 8005bf0:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 8005bf4:	605a      	str	r2, [r3, #4]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005bf6:	687b      	ldr	r3, [r7, #4]
 8005bf8:	681b      	ldr	r3, [r3, #0]
 8005bfa:	681a      	ldr	r2, [r3, #0]
 8005bfc:	687b      	ldr	r3, [r7, #4]
 8005bfe:	681b      	ldr	r3, [r3, #0]
 8005c00:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8005c04:	601a      	str	r2, [r3, #0]

      hi2c->PreviousState = I2C_STATE_NONE;
 8005c06:	687b      	ldr	r3, [r7, #4]
 8005c08:	2200      	movs	r2, #0
 8005c0a:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State = HAL_I2C_STATE_READY;
 8005c0c:	687b      	ldr	r3, [r7, #4]
 8005c0e:	2220      	movs	r2, #32
 8005c10:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

      if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8005c14:	687b      	ldr	r3, [r7, #4]
 8005c16:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8005c1a:	b2db      	uxtb	r3, r3
 8005c1c:	2b40      	cmp	r3, #64	@ 0x40
 8005c1e:	d107      	bne.n	8005c30 <I2C_MasterTransmit_TXE+0xb8>
      {
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8005c20:	687b      	ldr	r3, [r7, #4]
 8005c22:	2200      	movs	r2, #0
 8005c24:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
        hi2c->MemTxCpltCallback(hi2c);
#else
        HAL_I2C_MemTxCpltCallback(hi2c);
 8005c28:	6878      	ldr	r0, [r7, #4]
 8005c2a:	f7ff ff7d 	bl	8005b28 <HAL_I2C_MemTxCpltCallback>
    if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 8005c2e:	e03b      	b.n	8005ca8 <I2C_MasterTransmit_TXE+0x130>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
      }
      else
      {
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8005c30:	687b      	ldr	r3, [r7, #4]
 8005c32:	2200      	movs	r2, #0
 8005c34:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
        hi2c->MasterTxCpltCallback(hi2c);
#else
        HAL_I2C_MasterTxCpltCallback(hi2c);
 8005c38:	6878      	ldr	r0, [r7, #4]
 8005c3a:	f7ff ff35 	bl	8005aa8 <HAL_I2C_MasterTxCpltCallback>
    if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 8005c3e:	e033      	b.n	8005ca8 <I2C_MasterTransmit_TXE+0x130>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
      }
    }
  }
  else if ((CurrentState == HAL_I2C_STATE_BUSY_TX) || \
 8005c40:	7bfb      	ldrb	r3, [r7, #15]
 8005c42:	2b21      	cmp	r3, #33	@ 0x21
 8005c44:	d005      	beq.n	8005c52 <I2C_MasterTransmit_TXE+0xda>
 8005c46:	7bbb      	ldrb	r3, [r7, #14]
 8005c48:	2b40      	cmp	r3, #64	@ 0x40
 8005c4a:	d12d      	bne.n	8005ca8 <I2C_MasterTransmit_TXE+0x130>
           ((CurrentMode == HAL_I2C_MODE_MEM) && (CurrentState == HAL_I2C_STATE_BUSY_RX)))
 8005c4c:	7bfb      	ldrb	r3, [r7, #15]
 8005c4e:	2b22      	cmp	r3, #34	@ 0x22
 8005c50:	d12a      	bne.n	8005ca8 <I2C_MasterTransmit_TXE+0x130>
  {
    if (hi2c->XferCount == 0U)
 8005c52:	687b      	ldr	r3, [r7, #4]
 8005c54:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005c56:	b29b      	uxth	r3, r3
 8005c58:	2b00      	cmp	r3, #0
 8005c5a:	d108      	bne.n	8005c6e <I2C_MasterTransmit_TXE+0xf6>
    {
      /* Disable BUF interrupt */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 8005c5c:	687b      	ldr	r3, [r7, #4]
 8005c5e:	681b      	ldr	r3, [r3, #0]
 8005c60:	685a      	ldr	r2, [r3, #4]
 8005c62:	687b      	ldr	r3, [r7, #4]
 8005c64:	681b      	ldr	r3, [r3, #0]
 8005c66:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8005c6a:	605a      	str	r2, [r3, #4]
  }
  else
  {
    /* Do nothing */
  }
}
 8005c6c:	e01c      	b.n	8005ca8 <I2C_MasterTransmit_TXE+0x130>
      if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8005c6e:	687b      	ldr	r3, [r7, #4]
 8005c70:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8005c74:	b2db      	uxtb	r3, r3
 8005c76:	2b40      	cmp	r3, #64	@ 0x40
 8005c78:	d103      	bne.n	8005c82 <I2C_MasterTransmit_TXE+0x10a>
        I2C_MemoryTransmit_TXE_BTF(hi2c);
 8005c7a:	6878      	ldr	r0, [r7, #4]
 8005c7c:	f000 f88e 	bl	8005d9c <I2C_MemoryTransmit_TXE_BTF>
}
 8005c80:	e012      	b.n	8005ca8 <I2C_MasterTransmit_TXE+0x130>
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8005c82:	687b      	ldr	r3, [r7, #4]
 8005c84:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005c86:	781a      	ldrb	r2, [r3, #0]
 8005c88:	687b      	ldr	r3, [r7, #4]
 8005c8a:	681b      	ldr	r3, [r3, #0]
 8005c8c:	611a      	str	r2, [r3, #16]
        hi2c->pBuffPtr++;
 8005c8e:	687b      	ldr	r3, [r7, #4]
 8005c90:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005c92:	1c5a      	adds	r2, r3, #1
 8005c94:	687b      	ldr	r3, [r7, #4]
 8005c96:	625a      	str	r2, [r3, #36]	@ 0x24
        hi2c->XferCount--;
 8005c98:	687b      	ldr	r3, [r7, #4]
 8005c9a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005c9c:	b29b      	uxth	r3, r3
 8005c9e:	3b01      	subs	r3, #1
 8005ca0:	b29a      	uxth	r2, r3
 8005ca2:	687b      	ldr	r3, [r7, #4]
 8005ca4:	855a      	strh	r2, [r3, #42]	@ 0x2a
}
 8005ca6:	e7ff      	b.n	8005ca8 <I2C_MasterTransmit_TXE+0x130>
 8005ca8:	bf00      	nop
 8005caa:	3710      	adds	r7, #16
 8005cac:	46bd      	mov	sp, r7
 8005cae:	bd80      	pop	{r7, pc}

08005cb0 <I2C_MasterTransmit_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MasterTransmit_BTF(I2C_HandleTypeDef *hi2c)
{
 8005cb0:	b580      	push	{r7, lr}
 8005cb2:	b084      	sub	sp, #16
 8005cb4:	af00      	add	r7, sp, #0
 8005cb6:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8005cb8:	687b      	ldr	r3, [r7, #4]
 8005cba:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005cbc:	60fb      	str	r3, [r7, #12]

  if (hi2c->State == HAL_I2C_STATE_BUSY_TX)
 8005cbe:	687b      	ldr	r3, [r7, #4]
 8005cc0:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8005cc4:	b2db      	uxtb	r3, r3
 8005cc6:	2b21      	cmp	r3, #33	@ 0x21
 8005cc8:	d164      	bne.n	8005d94 <I2C_MasterTransmit_BTF+0xe4>
  {
    if (hi2c->XferCount != 0U)
 8005cca:	687b      	ldr	r3, [r7, #4]
 8005ccc:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005cce:	b29b      	uxth	r3, r3
 8005cd0:	2b00      	cmp	r3, #0
 8005cd2:	d012      	beq.n	8005cfa <I2C_MasterTransmit_BTF+0x4a>
    {
      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8005cd4:	687b      	ldr	r3, [r7, #4]
 8005cd6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005cd8:	781a      	ldrb	r2, [r3, #0]
 8005cda:	687b      	ldr	r3, [r7, #4]
 8005cdc:	681b      	ldr	r3, [r3, #0]
 8005cde:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8005ce0:	687b      	ldr	r3, [r7, #4]
 8005ce2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005ce4:	1c5a      	adds	r2, r3, #1
 8005ce6:	687b      	ldr	r3, [r7, #4]
 8005ce8:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferCount--;
 8005cea:	687b      	ldr	r3, [r7, #4]
 8005cec:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005cee:	b29b      	uxth	r3, r3
 8005cf0:	3b01      	subs	r3, #1
 8005cf2:	b29a      	uxth	r2, r3
 8005cf4:	687b      	ldr	r3, [r7, #4]
 8005cf6:	855a      	strh	r2, [r3, #42]	@ 0x2a
  }
  else
  {
    /* Do nothing */
  }
}
 8005cf8:	e04c      	b.n	8005d94 <I2C_MasterTransmit_BTF+0xe4>
      if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 8005cfa:	68fb      	ldr	r3, [r7, #12]
 8005cfc:	2b08      	cmp	r3, #8
 8005cfe:	d01d      	beq.n	8005d3c <I2C_MasterTransmit_BTF+0x8c>
 8005d00:	68fb      	ldr	r3, [r7, #12]
 8005d02:	2b20      	cmp	r3, #32
 8005d04:	d01a      	beq.n	8005d3c <I2C_MasterTransmit_BTF+0x8c>
 8005d06:	68fb      	ldr	r3, [r7, #12]
 8005d08:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 8005d0c:	d016      	beq.n	8005d3c <I2C_MasterTransmit_BTF+0x8c>
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8005d0e:	687b      	ldr	r3, [r7, #4]
 8005d10:	681b      	ldr	r3, [r3, #0]
 8005d12:	685a      	ldr	r2, [r3, #4]
 8005d14:	687b      	ldr	r3, [r7, #4]
 8005d16:	681b      	ldr	r3, [r3, #0]
 8005d18:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 8005d1c:	605a      	str	r2, [r3, #4]
        hi2c->PreviousState = I2C_STATE_MASTER_BUSY_TX;
 8005d1e:	687b      	ldr	r3, [r7, #4]
 8005d20:	2211      	movs	r2, #17
 8005d22:	631a      	str	r2, [r3, #48]	@ 0x30
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8005d24:	687b      	ldr	r3, [r7, #4]
 8005d26:	2200      	movs	r2, #0
 8005d28:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        hi2c->State = HAL_I2C_STATE_READY;
 8005d2c:	687b      	ldr	r3, [r7, #4]
 8005d2e:	2220      	movs	r2, #32
 8005d30:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        HAL_I2C_MasterTxCpltCallback(hi2c);
 8005d34:	6878      	ldr	r0, [r7, #4]
 8005d36:	f7ff feb7 	bl	8005aa8 <HAL_I2C_MasterTxCpltCallback>
}
 8005d3a:	e02b      	b.n	8005d94 <I2C_MasterTransmit_BTF+0xe4>
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8005d3c:	687b      	ldr	r3, [r7, #4]
 8005d3e:	681b      	ldr	r3, [r3, #0]
 8005d40:	685a      	ldr	r2, [r3, #4]
 8005d42:	687b      	ldr	r3, [r7, #4]
 8005d44:	681b      	ldr	r3, [r3, #0]
 8005d46:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 8005d4a:	605a      	str	r2, [r3, #4]
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005d4c:	687b      	ldr	r3, [r7, #4]
 8005d4e:	681b      	ldr	r3, [r3, #0]
 8005d50:	681a      	ldr	r2, [r3, #0]
 8005d52:	687b      	ldr	r3, [r7, #4]
 8005d54:	681b      	ldr	r3, [r3, #0]
 8005d56:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8005d5a:	601a      	str	r2, [r3, #0]
        hi2c->PreviousState = I2C_STATE_NONE;
 8005d5c:	687b      	ldr	r3, [r7, #4]
 8005d5e:	2200      	movs	r2, #0
 8005d60:	631a      	str	r2, [r3, #48]	@ 0x30
        hi2c->State = HAL_I2C_STATE_READY;
 8005d62:	687b      	ldr	r3, [r7, #4]
 8005d64:	2220      	movs	r2, #32
 8005d66:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8005d6a:	687b      	ldr	r3, [r7, #4]
 8005d6c:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8005d70:	b2db      	uxtb	r3, r3
 8005d72:	2b40      	cmp	r3, #64	@ 0x40
 8005d74:	d107      	bne.n	8005d86 <I2C_MasterTransmit_BTF+0xd6>
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8005d76:	687b      	ldr	r3, [r7, #4]
 8005d78:	2200      	movs	r2, #0
 8005d7a:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          HAL_I2C_MemTxCpltCallback(hi2c);
 8005d7e:	6878      	ldr	r0, [r7, #4]
 8005d80:	f7ff fed2 	bl	8005b28 <HAL_I2C_MemTxCpltCallback>
}
 8005d84:	e006      	b.n	8005d94 <I2C_MasterTransmit_BTF+0xe4>
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8005d86:	687b      	ldr	r3, [r7, #4]
 8005d88:	2200      	movs	r2, #0
 8005d8a:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          HAL_I2C_MasterTxCpltCallback(hi2c);
 8005d8e:	6878      	ldr	r0, [r7, #4]
 8005d90:	f7ff fe8a 	bl	8005aa8 <HAL_I2C_MasterTxCpltCallback>
}
 8005d94:	bf00      	nop
 8005d96:	3710      	adds	r7, #16
 8005d98:	46bd      	mov	sp, r7
 8005d9a:	bd80      	pop	{r7, pc}

08005d9c <I2C_MemoryTransmit_TXE_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MemoryTransmit_TXE_BTF(I2C_HandleTypeDef *hi2c)
{
 8005d9c:	b580      	push	{r7, lr}
 8005d9e:	b084      	sub	sp, #16
 8005da0:	af00      	add	r7, sp, #0
 8005da2:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8005da4:	687b      	ldr	r3, [r7, #4]
 8005da6:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8005daa:	73fb      	strb	r3, [r7, #15]

  if (hi2c->EventCount == 0U)
 8005dac:	687b      	ldr	r3, [r7, #4]
 8005dae:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005db0:	2b00      	cmp	r3, #0
 8005db2:	d11d      	bne.n	8005df0 <I2C_MemoryTransmit_TXE_BTF+0x54>
  {
    /* If Memory address size is 8Bit */
    if (hi2c->MemaddSize == I2C_MEMADD_SIZE_8BIT)
 8005db4:	687b      	ldr	r3, [r7, #4]
 8005db6:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8005db8:	2b01      	cmp	r3, #1
 8005dba:	d10b      	bne.n	8005dd4 <I2C_MemoryTransmit_TXE_BTF+0x38>
    {
      /* Send Memory Address */
      hi2c->Instance->DR = I2C_MEM_ADD_LSB(hi2c->Memaddress);
 8005dbc:	687b      	ldr	r3, [r7, #4]
 8005dbe:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8005dc0:	b2da      	uxtb	r2, r3
 8005dc2:	687b      	ldr	r3, [r7, #4]
 8005dc4:	681b      	ldr	r3, [r3, #0]
 8005dc6:	611a      	str	r2, [r3, #16]

      hi2c->EventCount += 2U;
 8005dc8:	687b      	ldr	r3, [r7, #4]
 8005dca:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005dcc:	1c9a      	adds	r2, r3, #2
 8005dce:	687b      	ldr	r3, [r7, #4]
 8005dd0:	651a      	str	r2, [r3, #80]	@ 0x50
  else
  {
    /* Clear TXE and BTF flags */
    I2C_Flush_DR(hi2c);
  }
}
 8005dd2:	e077      	b.n	8005ec4 <I2C_MemoryTransmit_TXE_BTF+0x128>
      hi2c->Instance->DR = I2C_MEM_ADD_MSB(hi2c->Memaddress);
 8005dd4:	687b      	ldr	r3, [r7, #4]
 8005dd6:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8005dd8:	b29b      	uxth	r3, r3
 8005dda:	121b      	asrs	r3, r3, #8
 8005ddc:	b2da      	uxtb	r2, r3
 8005dde:	687b      	ldr	r3, [r7, #4]
 8005de0:	681b      	ldr	r3, [r3, #0]
 8005de2:	611a      	str	r2, [r3, #16]
      hi2c->EventCount++;
 8005de4:	687b      	ldr	r3, [r7, #4]
 8005de6:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005de8:	1c5a      	adds	r2, r3, #1
 8005dea:	687b      	ldr	r3, [r7, #4]
 8005dec:	651a      	str	r2, [r3, #80]	@ 0x50
}
 8005dee:	e069      	b.n	8005ec4 <I2C_MemoryTransmit_TXE_BTF+0x128>
  else if (hi2c->EventCount == 1U)
 8005df0:	687b      	ldr	r3, [r7, #4]
 8005df2:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005df4:	2b01      	cmp	r3, #1
 8005df6:	d10b      	bne.n	8005e10 <I2C_MemoryTransmit_TXE_BTF+0x74>
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(hi2c->Memaddress);
 8005df8:	687b      	ldr	r3, [r7, #4]
 8005dfa:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8005dfc:	b2da      	uxtb	r2, r3
 8005dfe:	687b      	ldr	r3, [r7, #4]
 8005e00:	681b      	ldr	r3, [r3, #0]
 8005e02:	611a      	str	r2, [r3, #16]
    hi2c->EventCount++;
 8005e04:	687b      	ldr	r3, [r7, #4]
 8005e06:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005e08:	1c5a      	adds	r2, r3, #1
 8005e0a:	687b      	ldr	r3, [r7, #4]
 8005e0c:	651a      	str	r2, [r3, #80]	@ 0x50
}
 8005e0e:	e059      	b.n	8005ec4 <I2C_MemoryTransmit_TXE_BTF+0x128>
  else if (hi2c->EventCount == 2U)
 8005e10:	687b      	ldr	r3, [r7, #4]
 8005e12:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005e14:	2b02      	cmp	r3, #2
 8005e16:	d152      	bne.n	8005ebe <I2C_MemoryTransmit_TXE_BTF+0x122>
    if (CurrentState == HAL_I2C_STATE_BUSY_RX)
 8005e18:	7bfb      	ldrb	r3, [r7, #15]
 8005e1a:	2b22      	cmp	r3, #34	@ 0x22
 8005e1c:	d10d      	bne.n	8005e3a <I2C_MemoryTransmit_TXE_BTF+0x9e>
      hi2c->Instance->CR1 |= I2C_CR1_START;
 8005e1e:	687b      	ldr	r3, [r7, #4]
 8005e20:	681b      	ldr	r3, [r3, #0]
 8005e22:	681a      	ldr	r2, [r3, #0]
 8005e24:	687b      	ldr	r3, [r7, #4]
 8005e26:	681b      	ldr	r3, [r3, #0]
 8005e28:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8005e2c:	601a      	str	r2, [r3, #0]
      hi2c->EventCount++;
 8005e2e:	687b      	ldr	r3, [r7, #4]
 8005e30:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005e32:	1c5a      	adds	r2, r3, #1
 8005e34:	687b      	ldr	r3, [r7, #4]
 8005e36:	651a      	str	r2, [r3, #80]	@ 0x50
}
 8005e38:	e044      	b.n	8005ec4 <I2C_MemoryTransmit_TXE_BTF+0x128>
    else if ((hi2c->XferCount > 0U) && (CurrentState == HAL_I2C_STATE_BUSY_TX))
 8005e3a:	687b      	ldr	r3, [r7, #4]
 8005e3c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005e3e:	b29b      	uxth	r3, r3
 8005e40:	2b00      	cmp	r3, #0
 8005e42:	d015      	beq.n	8005e70 <I2C_MemoryTransmit_TXE_BTF+0xd4>
 8005e44:	7bfb      	ldrb	r3, [r7, #15]
 8005e46:	2b21      	cmp	r3, #33	@ 0x21
 8005e48:	d112      	bne.n	8005e70 <I2C_MemoryTransmit_TXE_BTF+0xd4>
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8005e4a:	687b      	ldr	r3, [r7, #4]
 8005e4c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005e4e:	781a      	ldrb	r2, [r3, #0]
 8005e50:	687b      	ldr	r3, [r7, #4]
 8005e52:	681b      	ldr	r3, [r3, #0]
 8005e54:	611a      	str	r2, [r3, #16]
      hi2c->pBuffPtr++;
 8005e56:	687b      	ldr	r3, [r7, #4]
 8005e58:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005e5a:	1c5a      	adds	r2, r3, #1
 8005e5c:	687b      	ldr	r3, [r7, #4]
 8005e5e:	625a      	str	r2, [r3, #36]	@ 0x24
      hi2c->XferCount--;
 8005e60:	687b      	ldr	r3, [r7, #4]
 8005e62:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005e64:	b29b      	uxth	r3, r3
 8005e66:	3b01      	subs	r3, #1
 8005e68:	b29a      	uxth	r2, r3
 8005e6a:	687b      	ldr	r3, [r7, #4]
 8005e6c:	855a      	strh	r2, [r3, #42]	@ 0x2a
}
 8005e6e:	e029      	b.n	8005ec4 <I2C_MemoryTransmit_TXE_BTF+0x128>
    else if ((hi2c->XferCount == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_TX))
 8005e70:	687b      	ldr	r3, [r7, #4]
 8005e72:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005e74:	b29b      	uxth	r3, r3
 8005e76:	2b00      	cmp	r3, #0
 8005e78:	d124      	bne.n	8005ec4 <I2C_MemoryTransmit_TXE_BTF+0x128>
 8005e7a:	7bfb      	ldrb	r3, [r7, #15]
 8005e7c:	2b21      	cmp	r3, #33	@ 0x21
 8005e7e:	d121      	bne.n	8005ec4 <I2C_MemoryTransmit_TXE_BTF+0x128>
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8005e80:	687b      	ldr	r3, [r7, #4]
 8005e82:	681b      	ldr	r3, [r3, #0]
 8005e84:	685a      	ldr	r2, [r3, #4]
 8005e86:	687b      	ldr	r3, [r7, #4]
 8005e88:	681b      	ldr	r3, [r3, #0]
 8005e8a:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 8005e8e:	605a      	str	r2, [r3, #4]
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005e90:	687b      	ldr	r3, [r7, #4]
 8005e92:	681b      	ldr	r3, [r3, #0]
 8005e94:	681a      	ldr	r2, [r3, #0]
 8005e96:	687b      	ldr	r3, [r7, #4]
 8005e98:	681b      	ldr	r3, [r3, #0]
 8005e9a:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8005e9e:	601a      	str	r2, [r3, #0]
      hi2c->PreviousState = I2C_STATE_NONE;
 8005ea0:	687b      	ldr	r3, [r7, #4]
 8005ea2:	2200      	movs	r2, #0
 8005ea4:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State = HAL_I2C_STATE_READY;
 8005ea6:	687b      	ldr	r3, [r7, #4]
 8005ea8:	2220      	movs	r2, #32
 8005eaa:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8005eae:	687b      	ldr	r3, [r7, #4]
 8005eb0:	2200      	movs	r2, #0
 8005eb2:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      HAL_I2C_MemTxCpltCallback(hi2c);
 8005eb6:	6878      	ldr	r0, [r7, #4]
 8005eb8:	f7ff fe36 	bl	8005b28 <HAL_I2C_MemTxCpltCallback>
}
 8005ebc:	e002      	b.n	8005ec4 <I2C_MemoryTransmit_TXE_BTF+0x128>
    I2C_Flush_DR(hi2c);
 8005ebe:	6878      	ldr	r0, [r7, #4]
 8005ec0:	f7fe fe6c 	bl	8004b9c <I2C_Flush_DR>
}
 8005ec4:	bf00      	nop
 8005ec6:	3710      	adds	r7, #16
 8005ec8:	46bd      	mov	sp, r7
 8005eca:	bd80      	pop	{r7, pc}

08005ecc <I2C_MasterReceive_RXNE>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MasterReceive_RXNE(I2C_HandleTypeDef *hi2c)
{
 8005ecc:	b580      	push	{r7, lr}
 8005ece:	b084      	sub	sp, #16
 8005ed0:	af00      	add	r7, sp, #0
 8005ed2:	6078      	str	r0, [r7, #4]
  if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 8005ed4:	687b      	ldr	r3, [r7, #4]
 8005ed6:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8005eda:	b2db      	uxtb	r3, r3
 8005edc:	2b22      	cmp	r3, #34	@ 0x22
 8005ede:	f040 80b9 	bne.w	8006054 <I2C_MasterReceive_RXNE+0x188>
  {
    uint32_t tmp;
    uint32_t CurrentXferOptions;

    CurrentXferOptions = hi2c->XferOptions;
 8005ee2:	687b      	ldr	r3, [r7, #4]
 8005ee4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005ee6:	60fb      	str	r3, [r7, #12]
    tmp = hi2c->XferCount;
 8005ee8:	687b      	ldr	r3, [r7, #4]
 8005eea:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005eec:	b29b      	uxth	r3, r3
 8005eee:	60bb      	str	r3, [r7, #8]
    if (tmp > 3U)
 8005ef0:	68bb      	ldr	r3, [r7, #8]
 8005ef2:	2b03      	cmp	r3, #3
 8005ef4:	d921      	bls.n	8005f3a <I2C_MasterReceive_RXNE+0x6e>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005ef6:	687b      	ldr	r3, [r7, #4]
 8005ef8:	681b      	ldr	r3, [r3, #0]
 8005efa:	691a      	ldr	r2, [r3, #16]
 8005efc:	687b      	ldr	r3, [r7, #4]
 8005efe:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005f00:	b2d2      	uxtb	r2, r2
 8005f02:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8005f04:	687b      	ldr	r3, [r7, #4]
 8005f06:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005f08:	1c5a      	adds	r2, r3, #1
 8005f0a:	687b      	ldr	r3, [r7, #4]
 8005f0c:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferCount--;
 8005f0e:	687b      	ldr	r3, [r7, #4]
 8005f10:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005f12:	b29b      	uxth	r3, r3
 8005f14:	3b01      	subs	r3, #1
 8005f16:	b29a      	uxth	r2, r3
 8005f18:	687b      	ldr	r3, [r7, #4]
 8005f1a:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if (hi2c->XferCount == (uint16_t)3)
 8005f1c:	687b      	ldr	r3, [r7, #4]
 8005f1e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005f20:	b29b      	uxth	r3, r3
 8005f22:	2b03      	cmp	r3, #3
 8005f24:	f040 8096 	bne.w	8006054 <I2C_MasterReceive_RXNE+0x188>
      {
        /* Disable BUF interrupt, this help to treat correctly the last 4 bytes
        on BTF subroutine */
        /* Disable BUF interrupt */
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 8005f28:	687b      	ldr	r3, [r7, #4]
 8005f2a:	681b      	ldr	r3, [r3, #0]
 8005f2c:	685a      	ldr	r2, [r3, #4]
 8005f2e:	687b      	ldr	r3, [r7, #4]
 8005f30:	681b      	ldr	r3, [r3, #0]
 8005f32:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8005f36:	605a      	str	r2, [r3, #4]
      /* Disable BUF interrupt, this help to treat correctly the last 2 bytes
         on BTF subroutine if there is a reception delay between N-1 and N byte */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
    }
  }
}
 8005f38:	e08c      	b.n	8006054 <I2C_MasterReceive_RXNE+0x188>
    else if ((hi2c->XferOptions != I2C_FIRST_AND_NEXT_FRAME) && ((tmp == 1U) || (tmp == 0U)))
 8005f3a:	687b      	ldr	r3, [r7, #4]
 8005f3c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005f3e:	2b02      	cmp	r3, #2
 8005f40:	d07f      	beq.n	8006042 <I2C_MasterReceive_RXNE+0x176>
 8005f42:	68bb      	ldr	r3, [r7, #8]
 8005f44:	2b01      	cmp	r3, #1
 8005f46:	d002      	beq.n	8005f4e <I2C_MasterReceive_RXNE+0x82>
 8005f48:	68bb      	ldr	r3, [r7, #8]
 8005f4a:	2b00      	cmp	r3, #0
 8005f4c:	d179      	bne.n	8006042 <I2C_MasterReceive_RXNE+0x176>
      if (I2C_WaitOnSTOPRequestThroughIT(hi2c) == HAL_OK)
 8005f4e:	6878      	ldr	r0, [r7, #4]
 8005f50:	f001 fbe6 	bl	8007720 <I2C_WaitOnSTOPRequestThroughIT>
 8005f54:	4603      	mov	r3, r0
 8005f56:	2b00      	cmp	r3, #0
 8005f58:	d14c      	bne.n	8005ff4 <I2C_MasterReceive_RXNE+0x128>
        CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8005f5a:	687b      	ldr	r3, [r7, #4]
 8005f5c:	681b      	ldr	r3, [r3, #0]
 8005f5e:	681a      	ldr	r2, [r3, #0]
 8005f60:	687b      	ldr	r3, [r7, #4]
 8005f62:	681b      	ldr	r3, [r3, #0]
 8005f64:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8005f68:	601a      	str	r2, [r3, #0]
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8005f6a:	687b      	ldr	r3, [r7, #4]
 8005f6c:	681b      	ldr	r3, [r3, #0]
 8005f6e:	685a      	ldr	r2, [r3, #4]
 8005f70:	687b      	ldr	r3, [r7, #4]
 8005f72:	681b      	ldr	r3, [r3, #0]
 8005f74:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 8005f78:	605a      	str	r2, [r3, #4]
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005f7a:	687b      	ldr	r3, [r7, #4]
 8005f7c:	681b      	ldr	r3, [r3, #0]
 8005f7e:	691a      	ldr	r2, [r3, #16]
 8005f80:	687b      	ldr	r3, [r7, #4]
 8005f82:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005f84:	b2d2      	uxtb	r2, r2
 8005f86:	701a      	strb	r2, [r3, #0]
        hi2c->pBuffPtr++;
 8005f88:	687b      	ldr	r3, [r7, #4]
 8005f8a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005f8c:	1c5a      	adds	r2, r3, #1
 8005f8e:	687b      	ldr	r3, [r7, #4]
 8005f90:	625a      	str	r2, [r3, #36]	@ 0x24
        hi2c->XferCount--;
 8005f92:	687b      	ldr	r3, [r7, #4]
 8005f94:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005f96:	b29b      	uxth	r3, r3
 8005f98:	3b01      	subs	r3, #1
 8005f9a:	b29a      	uxth	r2, r3
 8005f9c:	687b      	ldr	r3, [r7, #4]
 8005f9e:	855a      	strh	r2, [r3, #42]	@ 0x2a
        hi2c->State = HAL_I2C_STATE_READY;
 8005fa0:	687b      	ldr	r3, [r7, #4]
 8005fa2:	2220      	movs	r2, #32
 8005fa4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8005fa8:	687b      	ldr	r3, [r7, #4]
 8005faa:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8005fae:	b2db      	uxtb	r3, r3
 8005fb0:	2b40      	cmp	r3, #64	@ 0x40
 8005fb2:	d10a      	bne.n	8005fca <I2C_MasterReceive_RXNE+0xfe>
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8005fb4:	687b      	ldr	r3, [r7, #4]
 8005fb6:	2200      	movs	r2, #0
 8005fb8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->PreviousState = I2C_STATE_NONE;
 8005fbc:	687b      	ldr	r3, [r7, #4]
 8005fbe:	2200      	movs	r2, #0
 8005fc0:	631a      	str	r2, [r3, #48]	@ 0x30
          HAL_I2C_MemRxCpltCallback(hi2c);
 8005fc2:	6878      	ldr	r0, [r7, #4]
 8005fc4:	f7ff fdba 	bl	8005b3c <HAL_I2C_MemRxCpltCallback>
      if (I2C_WaitOnSTOPRequestThroughIT(hi2c) == HAL_OK)
 8005fc8:	e044      	b.n	8006054 <I2C_MasterReceive_RXNE+0x188>
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8005fca:	687b      	ldr	r3, [r7, #4]
 8005fcc:	2200      	movs	r2, #0
 8005fce:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME))
 8005fd2:	68fb      	ldr	r3, [r7, #12]
 8005fd4:	2b08      	cmp	r3, #8
 8005fd6:	d002      	beq.n	8005fde <I2C_MasterReceive_RXNE+0x112>
 8005fd8:	68fb      	ldr	r3, [r7, #12]
 8005fda:	2b20      	cmp	r3, #32
 8005fdc:	d103      	bne.n	8005fe6 <I2C_MasterReceive_RXNE+0x11a>
            hi2c->PreviousState = I2C_STATE_NONE;
 8005fde:	687b      	ldr	r3, [r7, #4]
 8005fe0:	2200      	movs	r2, #0
 8005fe2:	631a      	str	r2, [r3, #48]	@ 0x30
 8005fe4:	e002      	b.n	8005fec <I2C_MasterReceive_RXNE+0x120>
            hi2c->PreviousState = I2C_STATE_MASTER_BUSY_RX;
 8005fe6:	687b      	ldr	r3, [r7, #4]
 8005fe8:	2212      	movs	r2, #18
 8005fea:	631a      	str	r2, [r3, #48]	@ 0x30
          HAL_I2C_MasterRxCpltCallback(hi2c);
 8005fec:	6878      	ldr	r0, [r7, #4]
 8005fee:	f7ff fd65 	bl	8005abc <HAL_I2C_MasterRxCpltCallback>
      if (I2C_WaitOnSTOPRequestThroughIT(hi2c) == HAL_OK)
 8005ff2:	e02f      	b.n	8006054 <I2C_MasterReceive_RXNE+0x188>
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8005ff4:	687b      	ldr	r3, [r7, #4]
 8005ff6:	681b      	ldr	r3, [r3, #0]
 8005ff8:	685a      	ldr	r2, [r3, #4]
 8005ffa:	687b      	ldr	r3, [r7, #4]
 8005ffc:	681b      	ldr	r3, [r3, #0]
 8005ffe:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 8006002:	605a      	str	r2, [r3, #4]
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8006004:	687b      	ldr	r3, [r7, #4]
 8006006:	681b      	ldr	r3, [r3, #0]
 8006008:	691a      	ldr	r2, [r3, #16]
 800600a:	687b      	ldr	r3, [r7, #4]
 800600c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800600e:	b2d2      	uxtb	r2, r2
 8006010:	701a      	strb	r2, [r3, #0]
        hi2c->pBuffPtr++;
 8006012:	687b      	ldr	r3, [r7, #4]
 8006014:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006016:	1c5a      	adds	r2, r3, #1
 8006018:	687b      	ldr	r3, [r7, #4]
 800601a:	625a      	str	r2, [r3, #36]	@ 0x24
        hi2c->XferCount--;
 800601c:	687b      	ldr	r3, [r7, #4]
 800601e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006020:	b29b      	uxth	r3, r3
 8006022:	3b01      	subs	r3, #1
 8006024:	b29a      	uxth	r2, r3
 8006026:	687b      	ldr	r3, [r7, #4]
 8006028:	855a      	strh	r2, [r3, #42]	@ 0x2a
        hi2c->State = HAL_I2C_STATE_READY;
 800602a:	687b      	ldr	r3, [r7, #4]
 800602c:	2220      	movs	r2, #32
 800602e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8006032:	687b      	ldr	r3, [r7, #4]
 8006034:	2200      	movs	r2, #0
 8006036:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        HAL_I2C_ErrorCallback(hi2c);
 800603a:	6878      	ldr	r0, [r7, #4]
 800603c:	f7ff fd88 	bl	8005b50 <HAL_I2C_ErrorCallback>
      if (I2C_WaitOnSTOPRequestThroughIT(hi2c) == HAL_OK)
 8006040:	e008      	b.n	8006054 <I2C_MasterReceive_RXNE+0x188>
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 8006042:	687b      	ldr	r3, [r7, #4]
 8006044:	681b      	ldr	r3, [r3, #0]
 8006046:	685a      	ldr	r2, [r3, #4]
 8006048:	687b      	ldr	r3, [r7, #4]
 800604a:	681b      	ldr	r3, [r3, #0]
 800604c:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8006050:	605a      	str	r2, [r3, #4]
}
 8006052:	e7ff      	b.n	8006054 <I2C_MasterReceive_RXNE+0x188>
 8006054:	bf00      	nop
 8006056:	3710      	adds	r7, #16
 8006058:	46bd      	mov	sp, r7
 800605a:	bd80      	pop	{r7, pc}

0800605c <I2C_MasterReceive_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MasterReceive_BTF(I2C_HandleTypeDef *hi2c)
{
 800605c:	b580      	push	{r7, lr}
 800605e:	b084      	sub	sp, #16
 8006060:	af00      	add	r7, sp, #0
 8006062:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8006064:	687b      	ldr	r3, [r7, #4]
 8006066:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006068:	60fb      	str	r3, [r7, #12]

  if (hi2c->XferCount == 4U)
 800606a:	687b      	ldr	r3, [r7, #4]
 800606c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800606e:	b29b      	uxth	r3, r3
 8006070:	2b04      	cmp	r3, #4
 8006072:	d11b      	bne.n	80060ac <I2C_MasterReceive_BTF+0x50>
  {
    /* Disable BUF interrupt, this help to treat correctly the last 2 bytes
       on BTF subroutine if there is a reception delay between N-1 and N byte */
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 8006074:	687b      	ldr	r3, [r7, #4]
 8006076:	681b      	ldr	r3, [r3, #0]
 8006078:	685a      	ldr	r2, [r3, #4]
 800607a:	687b      	ldr	r3, [r7, #4]
 800607c:	681b      	ldr	r3, [r3, #0]
 800607e:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8006082:	605a      	str	r2, [r3, #4]

    /* Read data from DR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8006084:	687b      	ldr	r3, [r7, #4]
 8006086:	681b      	ldr	r3, [r3, #0]
 8006088:	691a      	ldr	r2, [r3, #16]
 800608a:	687b      	ldr	r3, [r7, #4]
 800608c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800608e:	b2d2      	uxtb	r2, r2
 8006090:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 8006092:	687b      	ldr	r3, [r7, #4]
 8006094:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006096:	1c5a      	adds	r2, r3, #1
 8006098:	687b      	ldr	r3, [r7, #4]
 800609a:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Update counter */
    hi2c->XferCount--;
 800609c:	687b      	ldr	r3, [r7, #4]
 800609e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80060a0:	b29b      	uxth	r3, r3
 80060a2:	3b01      	subs	r3, #1
 80060a4:	b29a      	uxth	r2, r3
 80060a6:	687b      	ldr	r3, [r7, #4]
 80060a8:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->pBuffPtr++;

    /* Update counter */
    hi2c->XferCount--;
  }
}
 80060aa:	e0c4      	b.n	8006236 <I2C_MasterReceive_BTF+0x1da>
  else if (hi2c->XferCount == 3U)
 80060ac:	687b      	ldr	r3, [r7, #4]
 80060ae:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80060b0:	b29b      	uxth	r3, r3
 80060b2:	2b03      	cmp	r3, #3
 80060b4:	d129      	bne.n	800610a <I2C_MasterReceive_BTF+0xae>
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 80060b6:	687b      	ldr	r3, [r7, #4]
 80060b8:	681b      	ldr	r3, [r3, #0]
 80060ba:	685a      	ldr	r2, [r3, #4]
 80060bc:	687b      	ldr	r3, [r7, #4]
 80060be:	681b      	ldr	r3, [r3, #0]
 80060c0:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80060c4:	605a      	str	r2, [r3, #4]
    if ((CurrentXferOptions != I2C_NEXT_FRAME) && (CurrentXferOptions != I2C_FIRST_AND_NEXT_FRAME))
 80060c6:	68fb      	ldr	r3, [r7, #12]
 80060c8:	2b04      	cmp	r3, #4
 80060ca:	d00a      	beq.n	80060e2 <I2C_MasterReceive_BTF+0x86>
 80060cc:	68fb      	ldr	r3, [r7, #12]
 80060ce:	2b02      	cmp	r3, #2
 80060d0:	d007      	beq.n	80060e2 <I2C_MasterReceive_BTF+0x86>
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80060d2:	687b      	ldr	r3, [r7, #4]
 80060d4:	681b      	ldr	r3, [r3, #0]
 80060d6:	681a      	ldr	r2, [r3, #0]
 80060d8:	687b      	ldr	r3, [r7, #4]
 80060da:	681b      	ldr	r3, [r3, #0]
 80060dc:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80060e0:	601a      	str	r2, [r3, #0]
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80060e2:	687b      	ldr	r3, [r7, #4]
 80060e4:	681b      	ldr	r3, [r3, #0]
 80060e6:	691a      	ldr	r2, [r3, #16]
 80060e8:	687b      	ldr	r3, [r7, #4]
 80060ea:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80060ec:	b2d2      	uxtb	r2, r2
 80060ee:	701a      	strb	r2, [r3, #0]
    hi2c->pBuffPtr++;
 80060f0:	687b      	ldr	r3, [r7, #4]
 80060f2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80060f4:	1c5a      	adds	r2, r3, #1
 80060f6:	687b      	ldr	r3, [r7, #4]
 80060f8:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount--;
 80060fa:	687b      	ldr	r3, [r7, #4]
 80060fc:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80060fe:	b29b      	uxth	r3, r3
 8006100:	3b01      	subs	r3, #1
 8006102:	b29a      	uxth	r2, r3
 8006104:	687b      	ldr	r3, [r7, #4]
 8006106:	855a      	strh	r2, [r3, #42]	@ 0x2a
}
 8006108:	e095      	b.n	8006236 <I2C_MasterReceive_BTF+0x1da>
  else if (hi2c->XferCount == 2U)
 800610a:	687b      	ldr	r3, [r7, #4]
 800610c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800610e:	b29b      	uxth	r3, r3
 8006110:	2b02      	cmp	r3, #2
 8006112:	d17d      	bne.n	8006210 <I2C_MasterReceive_BTF+0x1b4>
    if ((CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME_NO_STOP))
 8006114:	68fb      	ldr	r3, [r7, #12]
 8006116:	2b01      	cmp	r3, #1
 8006118:	d002      	beq.n	8006120 <I2C_MasterReceive_BTF+0xc4>
 800611a:	68fb      	ldr	r3, [r7, #12]
 800611c:	2b10      	cmp	r3, #16
 800611e:	d108      	bne.n	8006132 <I2C_MasterReceive_BTF+0xd6>
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8006120:	687b      	ldr	r3, [r7, #4]
 8006122:	681b      	ldr	r3, [r3, #0]
 8006124:	681a      	ldr	r2, [r3, #0]
 8006126:	687b      	ldr	r3, [r7, #4]
 8006128:	681b      	ldr	r3, [r3, #0]
 800612a:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800612e:	601a      	str	r2, [r3, #0]
 8006130:	e016      	b.n	8006160 <I2C_MasterReceive_BTF+0x104>
    else if ((CurrentXferOptions == I2C_NEXT_FRAME) || (CurrentXferOptions == I2C_FIRST_AND_NEXT_FRAME))
 8006132:	68fb      	ldr	r3, [r7, #12]
 8006134:	2b04      	cmp	r3, #4
 8006136:	d002      	beq.n	800613e <I2C_MasterReceive_BTF+0xe2>
 8006138:	68fb      	ldr	r3, [r7, #12]
 800613a:	2b02      	cmp	r3, #2
 800613c:	d108      	bne.n	8006150 <I2C_MasterReceive_BTF+0xf4>
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800613e:	687b      	ldr	r3, [r7, #4]
 8006140:	681b      	ldr	r3, [r3, #0]
 8006142:	681a      	ldr	r2, [r3, #0]
 8006144:	687b      	ldr	r3, [r7, #4]
 8006146:	681b      	ldr	r3, [r3, #0]
 8006148:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 800614c:	601a      	str	r2, [r3, #0]
 800614e:	e007      	b.n	8006160 <I2C_MasterReceive_BTF+0x104>
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8006150:	687b      	ldr	r3, [r7, #4]
 8006152:	681b      	ldr	r3, [r3, #0]
 8006154:	681a      	ldr	r2, [r3, #0]
 8006156:	687b      	ldr	r3, [r7, #4]
 8006158:	681b      	ldr	r3, [r3, #0]
 800615a:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800615e:	601a      	str	r2, [r3, #0]
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8006160:	687b      	ldr	r3, [r7, #4]
 8006162:	681b      	ldr	r3, [r3, #0]
 8006164:	691a      	ldr	r2, [r3, #16]
 8006166:	687b      	ldr	r3, [r7, #4]
 8006168:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800616a:	b2d2      	uxtb	r2, r2
 800616c:	701a      	strb	r2, [r3, #0]
    hi2c->pBuffPtr++;
 800616e:	687b      	ldr	r3, [r7, #4]
 8006170:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006172:	1c5a      	adds	r2, r3, #1
 8006174:	687b      	ldr	r3, [r7, #4]
 8006176:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount--;
 8006178:	687b      	ldr	r3, [r7, #4]
 800617a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800617c:	b29b      	uxth	r3, r3
 800617e:	3b01      	subs	r3, #1
 8006180:	b29a      	uxth	r2, r3
 8006182:	687b      	ldr	r3, [r7, #4]
 8006184:	855a      	strh	r2, [r3, #42]	@ 0x2a
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8006186:	687b      	ldr	r3, [r7, #4]
 8006188:	681b      	ldr	r3, [r3, #0]
 800618a:	691a      	ldr	r2, [r3, #16]
 800618c:	687b      	ldr	r3, [r7, #4]
 800618e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006190:	b2d2      	uxtb	r2, r2
 8006192:	701a      	strb	r2, [r3, #0]
    hi2c->pBuffPtr++;
 8006194:	687b      	ldr	r3, [r7, #4]
 8006196:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006198:	1c5a      	adds	r2, r3, #1
 800619a:	687b      	ldr	r3, [r7, #4]
 800619c:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount--;
 800619e:	687b      	ldr	r3, [r7, #4]
 80061a0:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80061a2:	b29b      	uxth	r3, r3
 80061a4:	3b01      	subs	r3, #1
 80061a6:	b29a      	uxth	r2, r3
 80061a8:	687b      	ldr	r3, [r7, #4]
 80061aa:	855a      	strh	r2, [r3, #42]	@ 0x2a
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_ERR);
 80061ac:	687b      	ldr	r3, [r7, #4]
 80061ae:	681b      	ldr	r3, [r3, #0]
 80061b0:	685a      	ldr	r2, [r3, #4]
 80061b2:	687b      	ldr	r3, [r7, #4]
 80061b4:	681b      	ldr	r3, [r3, #0]
 80061b6:	f422 7240 	bic.w	r2, r2, #768	@ 0x300
 80061ba:	605a      	str	r2, [r3, #4]
    hi2c->State = HAL_I2C_STATE_READY;
 80061bc:	687b      	ldr	r3, [r7, #4]
 80061be:	2220      	movs	r2, #32
 80061c0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    if (hi2c->Mode == HAL_I2C_MODE_MEM)
 80061c4:	687b      	ldr	r3, [r7, #4]
 80061c6:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 80061ca:	b2db      	uxtb	r3, r3
 80061cc:	2b40      	cmp	r3, #64	@ 0x40
 80061ce:	d10a      	bne.n	80061e6 <I2C_MasterReceive_BTF+0x18a>
      hi2c->Mode = HAL_I2C_MODE_NONE;
 80061d0:	687b      	ldr	r3, [r7, #4]
 80061d2:	2200      	movs	r2, #0
 80061d4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->PreviousState = I2C_STATE_NONE;
 80061d8:	687b      	ldr	r3, [r7, #4]
 80061da:	2200      	movs	r2, #0
 80061dc:	631a      	str	r2, [r3, #48]	@ 0x30
      HAL_I2C_MemRxCpltCallback(hi2c);
 80061de:	6878      	ldr	r0, [r7, #4]
 80061e0:	f7ff fcac 	bl	8005b3c <HAL_I2C_MemRxCpltCallback>
}
 80061e4:	e027      	b.n	8006236 <I2C_MasterReceive_BTF+0x1da>
      hi2c->Mode = HAL_I2C_MODE_NONE;
 80061e6:	687b      	ldr	r3, [r7, #4]
 80061e8:	2200      	movs	r2, #0
 80061ea:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME))
 80061ee:	68fb      	ldr	r3, [r7, #12]
 80061f0:	2b08      	cmp	r3, #8
 80061f2:	d002      	beq.n	80061fa <I2C_MasterReceive_BTF+0x19e>
 80061f4:	68fb      	ldr	r3, [r7, #12]
 80061f6:	2b20      	cmp	r3, #32
 80061f8:	d103      	bne.n	8006202 <I2C_MasterReceive_BTF+0x1a6>
        hi2c->PreviousState = I2C_STATE_NONE;
 80061fa:	687b      	ldr	r3, [r7, #4]
 80061fc:	2200      	movs	r2, #0
 80061fe:	631a      	str	r2, [r3, #48]	@ 0x30
 8006200:	e002      	b.n	8006208 <I2C_MasterReceive_BTF+0x1ac>
        hi2c->PreviousState = I2C_STATE_MASTER_BUSY_RX;
 8006202:	687b      	ldr	r3, [r7, #4]
 8006204:	2212      	movs	r2, #18
 8006206:	631a      	str	r2, [r3, #48]	@ 0x30
      HAL_I2C_MasterRxCpltCallback(hi2c);
 8006208:	6878      	ldr	r0, [r7, #4]
 800620a:	f7ff fc57 	bl	8005abc <HAL_I2C_MasterRxCpltCallback>
}
 800620e:	e012      	b.n	8006236 <I2C_MasterReceive_BTF+0x1da>
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8006210:	687b      	ldr	r3, [r7, #4]
 8006212:	681b      	ldr	r3, [r3, #0]
 8006214:	691a      	ldr	r2, [r3, #16]
 8006216:	687b      	ldr	r3, [r7, #4]
 8006218:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800621a:	b2d2      	uxtb	r2, r2
 800621c:	701a      	strb	r2, [r3, #0]
    hi2c->pBuffPtr++;
 800621e:	687b      	ldr	r3, [r7, #4]
 8006220:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006222:	1c5a      	adds	r2, r3, #1
 8006224:	687b      	ldr	r3, [r7, #4]
 8006226:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount--;
 8006228:	687b      	ldr	r3, [r7, #4]
 800622a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800622c:	b29b      	uxth	r3, r3
 800622e:	3b01      	subs	r3, #1
 8006230:	b29a      	uxth	r2, r3
 8006232:	687b      	ldr	r3, [r7, #4]
 8006234:	855a      	strh	r2, [r3, #42]	@ 0x2a
}
 8006236:	bf00      	nop
 8006238:	3710      	adds	r7, #16
 800623a:	46bd      	mov	sp, r7
 800623c:	bd80      	pop	{r7, pc}

0800623e <I2C_Master_SB>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Master_SB(I2C_HandleTypeDef *hi2c)
{
 800623e:	b480      	push	{r7}
 8006240:	b083      	sub	sp, #12
 8006242:	af00      	add	r7, sp, #0
 8006244:	6078      	str	r0, [r7, #4]
  if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8006246:	687b      	ldr	r3, [r7, #4]
 8006248:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 800624c:	b2db      	uxtb	r3, r3
 800624e:	2b40      	cmp	r3, #64	@ 0x40
 8006250:	d117      	bne.n	8006282 <I2C_Master_SB+0x44>
  {
    if (hi2c->EventCount == 0U)
 8006252:	687b      	ldr	r3, [r7, #4]
 8006254:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8006256:	2b00      	cmp	r3, #0
 8006258:	d109      	bne.n	800626e <I2C_Master_SB+0x30>
    {
      /* Send slave address */
      hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(hi2c->Devaddress);
 800625a:	687b      	ldr	r3, [r7, #4]
 800625c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800625e:	b2db      	uxtb	r3, r3
 8006260:	461a      	mov	r2, r3
 8006262:	687b      	ldr	r3, [r7, #4]
 8006264:	681b      	ldr	r3, [r3, #0]
 8006266:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 800626a:	611a      	str	r2, [r3, #16]
      {
        /* Do nothing */
      }
    }
  }
}
 800626c:	e067      	b.n	800633e <I2C_Master_SB+0x100>
      hi2c->Instance->DR = I2C_7BIT_ADD_READ(hi2c->Devaddress);
 800626e:	687b      	ldr	r3, [r7, #4]
 8006270:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006272:	b2db      	uxtb	r3, r3
 8006274:	f043 0301 	orr.w	r3, r3, #1
 8006278:	b2da      	uxtb	r2, r3
 800627a:	687b      	ldr	r3, [r7, #4]
 800627c:	681b      	ldr	r3, [r3, #0]
 800627e:	611a      	str	r2, [r3, #16]
}
 8006280:	e05d      	b.n	800633e <I2C_Master_SB+0x100>
    if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8006282:	687b      	ldr	r3, [r7, #4]
 8006284:	691b      	ldr	r3, [r3, #16]
 8006286:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800628a:	d133      	bne.n	80062f4 <I2C_Master_SB+0xb6>
      if (hi2c->State == HAL_I2C_STATE_BUSY_TX)
 800628c:	687b      	ldr	r3, [r7, #4]
 800628e:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8006292:	b2db      	uxtb	r3, r3
 8006294:	2b21      	cmp	r3, #33	@ 0x21
 8006296:	d109      	bne.n	80062ac <I2C_Master_SB+0x6e>
        hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(hi2c->Devaddress);
 8006298:	687b      	ldr	r3, [r7, #4]
 800629a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800629c:	b2db      	uxtb	r3, r3
 800629e:	461a      	mov	r2, r3
 80062a0:	687b      	ldr	r3, [r7, #4]
 80062a2:	681b      	ldr	r3, [r3, #0]
 80062a4:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 80062a8:	611a      	str	r2, [r3, #16]
 80062aa:	e008      	b.n	80062be <I2C_Master_SB+0x80>
        hi2c->Instance->DR = I2C_7BIT_ADD_READ(hi2c->Devaddress);
 80062ac:	687b      	ldr	r3, [r7, #4]
 80062ae:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80062b0:	b2db      	uxtb	r3, r3
 80062b2:	f043 0301 	orr.w	r3, r3, #1
 80062b6:	b2da      	uxtb	r2, r3
 80062b8:	687b      	ldr	r3, [r7, #4]
 80062ba:	681b      	ldr	r3, [r3, #0]
 80062bc:	611a      	str	r2, [r3, #16]
      if (((hi2c->hdmatx != NULL) && (hi2c->hdmatx->XferCpltCallback != NULL))
 80062be:	687b      	ldr	r3, [r7, #4]
 80062c0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80062c2:	2b00      	cmp	r3, #0
 80062c4:	d004      	beq.n	80062d0 <I2C_Master_SB+0x92>
 80062c6:	687b      	ldr	r3, [r7, #4]
 80062c8:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80062ca:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80062cc:	2b00      	cmp	r3, #0
 80062ce:	d108      	bne.n	80062e2 <I2C_Master_SB+0xa4>
          || ((hi2c->hdmarx != NULL) && (hi2c->hdmarx->XferCpltCallback != NULL)))
 80062d0:	687b      	ldr	r3, [r7, #4]
 80062d2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80062d4:	2b00      	cmp	r3, #0
 80062d6:	d032      	beq.n	800633e <I2C_Master_SB+0x100>
 80062d8:	687b      	ldr	r3, [r7, #4]
 80062da:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80062dc:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80062de:	2b00      	cmp	r3, #0
 80062e0:	d02d      	beq.n	800633e <I2C_Master_SB+0x100>
        SET_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 80062e2:	687b      	ldr	r3, [r7, #4]
 80062e4:	681b      	ldr	r3, [r3, #0]
 80062e6:	685a      	ldr	r2, [r3, #4]
 80062e8:	687b      	ldr	r3, [r7, #4]
 80062ea:	681b      	ldr	r3, [r3, #0]
 80062ec:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80062f0:	605a      	str	r2, [r3, #4]
}
 80062f2:	e024      	b.n	800633e <I2C_Master_SB+0x100>
      if (hi2c->EventCount == 0U)
 80062f4:	687b      	ldr	r3, [r7, #4]
 80062f6:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80062f8:	2b00      	cmp	r3, #0
 80062fa:	d10e      	bne.n	800631a <I2C_Master_SB+0xdc>
        hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(hi2c->Devaddress);
 80062fc:	687b      	ldr	r3, [r7, #4]
 80062fe:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006300:	b29b      	uxth	r3, r3
 8006302:	11db      	asrs	r3, r3, #7
 8006304:	b2db      	uxtb	r3, r3
 8006306:	f003 0306 	and.w	r3, r3, #6
 800630a:	b2db      	uxtb	r3, r3
 800630c:	f063 030f 	orn	r3, r3, #15
 8006310:	b2da      	uxtb	r2, r3
 8006312:	687b      	ldr	r3, [r7, #4]
 8006314:	681b      	ldr	r3, [r3, #0]
 8006316:	611a      	str	r2, [r3, #16]
}
 8006318:	e011      	b.n	800633e <I2C_Master_SB+0x100>
      else if (hi2c->EventCount == 1U)
 800631a:	687b      	ldr	r3, [r7, #4]
 800631c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800631e:	2b01      	cmp	r3, #1
 8006320:	d10d      	bne.n	800633e <I2C_Master_SB+0x100>
        hi2c->Instance->DR = I2C_10BIT_HEADER_READ(hi2c->Devaddress);
 8006322:	687b      	ldr	r3, [r7, #4]
 8006324:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006326:	b29b      	uxth	r3, r3
 8006328:	11db      	asrs	r3, r3, #7
 800632a:	b2db      	uxtb	r3, r3
 800632c:	f003 0306 	and.w	r3, r3, #6
 8006330:	b2db      	uxtb	r3, r3
 8006332:	f063 030e 	orn	r3, r3, #14
 8006336:	b2da      	uxtb	r2, r3
 8006338:	687b      	ldr	r3, [r7, #4]
 800633a:	681b      	ldr	r3, [r3, #0]
 800633c:	611a      	str	r2, [r3, #16]
}
 800633e:	bf00      	nop
 8006340:	370c      	adds	r7, #12
 8006342:	46bd      	mov	sp, r7
 8006344:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006348:	4770      	bx	lr

0800634a <I2C_Master_ADD10>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Master_ADD10(I2C_HandleTypeDef *hi2c)
{
 800634a:	b480      	push	{r7}
 800634c:	b083      	sub	sp, #12
 800634e:	af00      	add	r7, sp, #0
 8006350:	6078      	str	r0, [r7, #4]
  /* Send slave address */
  hi2c->Instance->DR = I2C_10BIT_ADDRESS(hi2c->Devaddress);
 8006352:	687b      	ldr	r3, [r7, #4]
 8006354:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006356:	b2da      	uxtb	r2, r3
 8006358:	687b      	ldr	r3, [r7, #4]
 800635a:	681b      	ldr	r3, [r3, #0]
 800635c:	611a      	str	r2, [r3, #16]

  if (((hi2c->hdmatx != NULL) && (hi2c->hdmatx->XferCpltCallback != NULL))
 800635e:	687b      	ldr	r3, [r7, #4]
 8006360:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8006362:	2b00      	cmp	r3, #0
 8006364:	d004      	beq.n	8006370 <I2C_Master_ADD10+0x26>
 8006366:	687b      	ldr	r3, [r7, #4]
 8006368:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800636a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800636c:	2b00      	cmp	r3, #0
 800636e:	d108      	bne.n	8006382 <I2C_Master_ADD10+0x38>
      || ((hi2c->hdmarx != NULL) && (hi2c->hdmarx->XferCpltCallback != NULL)))
 8006370:	687b      	ldr	r3, [r7, #4]
 8006372:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006374:	2b00      	cmp	r3, #0
 8006376:	d00c      	beq.n	8006392 <I2C_Master_ADD10+0x48>
 8006378:	687b      	ldr	r3, [r7, #4]
 800637a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800637c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800637e:	2b00      	cmp	r3, #0
 8006380:	d007      	beq.n	8006392 <I2C_Master_ADD10+0x48>
  {
    /* Enable DMA Request */
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 8006382:	687b      	ldr	r3, [r7, #4]
 8006384:	681b      	ldr	r3, [r3, #0]
 8006386:	685a      	ldr	r2, [r3, #4]
 8006388:	687b      	ldr	r3, [r7, #4]
 800638a:	681b      	ldr	r3, [r3, #0]
 800638c:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8006390:	605a      	str	r2, [r3, #4]
  }
}
 8006392:	bf00      	nop
 8006394:	370c      	adds	r7, #12
 8006396:	46bd      	mov	sp, r7
 8006398:	f85d 7b04 	ldr.w	r7, [sp], #4
 800639c:	4770      	bx	lr

0800639e <I2C_Master_ADDR>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Master_ADDR(I2C_HandleTypeDef *hi2c)
{
 800639e:	b480      	push	{r7}
 80063a0:	b091      	sub	sp, #68	@ 0x44
 80063a2:	af00      	add	r7, sp, #0
 80063a4:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  HAL_I2C_ModeTypeDef CurrentMode       = hi2c->Mode;
 80063a6:	687b      	ldr	r3, [r7, #4]
 80063a8:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 80063ac:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
  uint32_t CurrentXferOptions           = hi2c->XferOptions;
 80063b0:	687b      	ldr	r3, [r7, #4]
 80063b2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80063b4:	63bb      	str	r3, [r7, #56]	@ 0x38
  uint32_t Prev_State                   = hi2c->PreviousState;
 80063b6:	687b      	ldr	r3, [r7, #4]
 80063b8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80063ba:	637b      	str	r3, [r7, #52]	@ 0x34

  if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 80063bc:	687b      	ldr	r3, [r7, #4]
 80063be:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80063c2:	b2db      	uxtb	r3, r3
 80063c4:	2b22      	cmp	r3, #34	@ 0x22
 80063c6:	f040 8169 	bne.w	800669c <I2C_Master_ADDR+0x2fe>
  {
    if ((hi2c->EventCount == 0U) && (CurrentMode == HAL_I2C_MODE_MEM))
 80063ca:	687b      	ldr	r3, [r7, #4]
 80063cc:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80063ce:	2b00      	cmp	r3, #0
 80063d0:	d10f      	bne.n	80063f2 <I2C_Master_ADDR+0x54>
 80063d2:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 80063d6:	2b40      	cmp	r3, #64	@ 0x40
 80063d8:	d10b      	bne.n	80063f2 <I2C_Master_ADDR+0x54>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80063da:	2300      	movs	r3, #0
 80063dc:	633b      	str	r3, [r7, #48]	@ 0x30
 80063de:	687b      	ldr	r3, [r7, #4]
 80063e0:	681b      	ldr	r3, [r3, #0]
 80063e2:	695b      	ldr	r3, [r3, #20]
 80063e4:	633b      	str	r3, [r7, #48]	@ 0x30
 80063e6:	687b      	ldr	r3, [r7, #4]
 80063e8:	681b      	ldr	r3, [r3, #0]
 80063ea:	699b      	ldr	r3, [r3, #24]
 80063ec:	633b      	str	r3, [r7, #48]	@ 0x30
 80063ee:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80063f0:	e160      	b.n	80066b4 <I2C_Master_ADDR+0x316>
    }
    else if ((hi2c->EventCount == 0U) && (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT))
 80063f2:	687b      	ldr	r3, [r7, #4]
 80063f4:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80063f6:	2b00      	cmp	r3, #0
 80063f8:	d11d      	bne.n	8006436 <I2C_Master_ADDR+0x98>
 80063fa:	687b      	ldr	r3, [r7, #4]
 80063fc:	691b      	ldr	r3, [r3, #16]
 80063fe:	f5b3 4f40 	cmp.w	r3, #49152	@ 0xc000
 8006402:	d118      	bne.n	8006436 <I2C_Master_ADDR+0x98>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8006404:	2300      	movs	r3, #0
 8006406:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8006408:	687b      	ldr	r3, [r7, #4]
 800640a:	681b      	ldr	r3, [r3, #0]
 800640c:	695b      	ldr	r3, [r3, #20]
 800640e:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8006410:	687b      	ldr	r3, [r7, #4]
 8006412:	681b      	ldr	r3, [r3, #0]
 8006414:	699b      	ldr	r3, [r3, #24]
 8006416:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8006418:	6afb      	ldr	r3, [r7, #44]	@ 0x2c

      /* Generate Restart */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 800641a:	687b      	ldr	r3, [r7, #4]
 800641c:	681b      	ldr	r3, [r3, #0]
 800641e:	681a      	ldr	r2, [r3, #0]
 8006420:	687b      	ldr	r3, [r7, #4]
 8006422:	681b      	ldr	r3, [r3, #0]
 8006424:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8006428:	601a      	str	r2, [r3, #0]

      hi2c->EventCount++;
 800642a:	687b      	ldr	r3, [r7, #4]
 800642c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800642e:	1c5a      	adds	r2, r3, #1
 8006430:	687b      	ldr	r3, [r7, #4]
 8006432:	651a      	str	r2, [r3, #80]	@ 0x50
 8006434:	e13e      	b.n	80066b4 <I2C_Master_ADDR+0x316>
    }
    else
    {
      if (hi2c->XferCount == 0U)
 8006436:	687b      	ldr	r3, [r7, #4]
 8006438:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800643a:	b29b      	uxth	r3, r3
 800643c:	2b00      	cmp	r3, #0
 800643e:	d113      	bne.n	8006468 <I2C_Master_ADDR+0xca>
      {
        /* Clear ADDR flag */
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8006440:	2300      	movs	r3, #0
 8006442:	62bb      	str	r3, [r7, #40]	@ 0x28
 8006444:	687b      	ldr	r3, [r7, #4]
 8006446:	681b      	ldr	r3, [r3, #0]
 8006448:	695b      	ldr	r3, [r3, #20]
 800644a:	62bb      	str	r3, [r7, #40]	@ 0x28
 800644c:	687b      	ldr	r3, [r7, #4]
 800644e:	681b      	ldr	r3, [r3, #0]
 8006450:	699b      	ldr	r3, [r3, #24]
 8006452:	62bb      	str	r3, [r7, #40]	@ 0x28
 8006454:	6abb      	ldr	r3, [r7, #40]	@ 0x28

        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8006456:	687b      	ldr	r3, [r7, #4]
 8006458:	681b      	ldr	r3, [r3, #0]
 800645a:	681a      	ldr	r2, [r3, #0]
 800645c:	687b      	ldr	r3, [r7, #4]
 800645e:	681b      	ldr	r3, [r3, #0]
 8006460:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8006464:	601a      	str	r2, [r3, #0]
 8006466:	e115      	b.n	8006694 <I2C_Master_ADDR+0x2f6>
      }
      else if (hi2c->XferCount == 1U)
 8006468:	687b      	ldr	r3, [r7, #4]
 800646a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800646c:	b29b      	uxth	r3, r3
 800646e:	2b01      	cmp	r3, #1
 8006470:	f040 808a 	bne.w	8006588 <I2C_Master_ADDR+0x1ea>
      {
        if (CurrentXferOptions == I2C_NO_OPTION_FRAME)
 8006474:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006476:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 800647a:	d137      	bne.n	80064ec <I2C_Master_ADDR+0x14e>
        {
          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800647c:	687b      	ldr	r3, [r7, #4]
 800647e:	681b      	ldr	r3, [r3, #0]
 8006480:	681a      	ldr	r2, [r3, #0]
 8006482:	687b      	ldr	r3, [r7, #4]
 8006484:	681b      	ldr	r3, [r3, #0]
 8006486:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800648a:	601a      	str	r2, [r3, #0]

          if ((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN)
 800648c:	687b      	ldr	r3, [r7, #4]
 800648e:	681b      	ldr	r3, [r3, #0]
 8006490:	685b      	ldr	r3, [r3, #4]
 8006492:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8006496:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800649a:	d113      	bne.n	80064c4 <I2C_Master_ADDR+0x126>
          {
            /* Disable Acknowledge */
            CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800649c:	687b      	ldr	r3, [r7, #4]
 800649e:	681b      	ldr	r3, [r3, #0]
 80064a0:	681a      	ldr	r2, [r3, #0]
 80064a2:	687b      	ldr	r3, [r7, #4]
 80064a4:	681b      	ldr	r3, [r3, #0]
 80064a6:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80064aa:	601a      	str	r2, [r3, #0]

            /* Clear ADDR flag */
            __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80064ac:	2300      	movs	r3, #0
 80064ae:	627b      	str	r3, [r7, #36]	@ 0x24
 80064b0:	687b      	ldr	r3, [r7, #4]
 80064b2:	681b      	ldr	r3, [r3, #0]
 80064b4:	695b      	ldr	r3, [r3, #20]
 80064b6:	627b      	str	r3, [r7, #36]	@ 0x24
 80064b8:	687b      	ldr	r3, [r7, #4]
 80064ba:	681b      	ldr	r3, [r3, #0]
 80064bc:	699b      	ldr	r3, [r3, #24]
 80064be:	627b      	str	r3, [r7, #36]	@ 0x24
 80064c0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80064c2:	e0e7      	b.n	8006694 <I2C_Master_ADDR+0x2f6>
          }
          else
          {
            /* Clear ADDR flag */
            __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80064c4:	2300      	movs	r3, #0
 80064c6:	623b      	str	r3, [r7, #32]
 80064c8:	687b      	ldr	r3, [r7, #4]
 80064ca:	681b      	ldr	r3, [r3, #0]
 80064cc:	695b      	ldr	r3, [r3, #20]
 80064ce:	623b      	str	r3, [r7, #32]
 80064d0:	687b      	ldr	r3, [r7, #4]
 80064d2:	681b      	ldr	r3, [r3, #0]
 80064d4:	699b      	ldr	r3, [r3, #24]
 80064d6:	623b      	str	r3, [r7, #32]
 80064d8:	6a3b      	ldr	r3, [r7, #32]

            /* Generate Stop */
            SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80064da:	687b      	ldr	r3, [r7, #4]
 80064dc:	681b      	ldr	r3, [r3, #0]
 80064de:	681a      	ldr	r2, [r3, #0]
 80064e0:	687b      	ldr	r3, [r7, #4]
 80064e2:	681b      	ldr	r3, [r3, #0]
 80064e4:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80064e8:	601a      	str	r2, [r3, #0]
 80064ea:	e0d3      	b.n	8006694 <I2C_Master_ADDR+0x2f6>
          }
        }
        /* Prepare next transfer or stop current transfer */
        else if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) \
 80064ec:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80064ee:	2b08      	cmp	r3, #8
 80064f0:	d02e      	beq.n	8006550 <I2C_Master_ADDR+0x1b2>
 80064f2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80064f4:	2b20      	cmp	r3, #32
 80064f6:	d02b      	beq.n	8006550 <I2C_Master_ADDR+0x1b2>
                 && ((Prev_State != I2C_STATE_MASTER_BUSY_RX) || (CurrentXferOptions == I2C_FIRST_FRAME)))
 80064f8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80064fa:	2b12      	cmp	r3, #18
 80064fc:	d102      	bne.n	8006504 <I2C_Master_ADDR+0x166>
 80064fe:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006500:	2b01      	cmp	r3, #1
 8006502:	d125      	bne.n	8006550 <I2C_Master_ADDR+0x1b2>
        {
          if ((CurrentXferOptions != I2C_NEXT_FRAME) && (CurrentXferOptions != I2C_FIRST_AND_NEXT_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME_NO_STOP))
 8006504:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006506:	2b04      	cmp	r3, #4
 8006508:	d00e      	beq.n	8006528 <I2C_Master_ADDR+0x18a>
 800650a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800650c:	2b02      	cmp	r3, #2
 800650e:	d00b      	beq.n	8006528 <I2C_Master_ADDR+0x18a>
 8006510:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006512:	2b10      	cmp	r3, #16
 8006514:	d008      	beq.n	8006528 <I2C_Master_ADDR+0x18a>
          {
            /* Disable Acknowledge */
            CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8006516:	687b      	ldr	r3, [r7, #4]
 8006518:	681b      	ldr	r3, [r3, #0]
 800651a:	681a      	ldr	r2, [r3, #0]
 800651c:	687b      	ldr	r3, [r7, #4]
 800651e:	681b      	ldr	r3, [r3, #0]
 8006520:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8006524:	601a      	str	r2, [r3, #0]
 8006526:	e007      	b.n	8006538 <I2C_Master_ADDR+0x19a>
          }
          else
          {
            /* Enable Acknowledge */
            SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8006528:	687b      	ldr	r3, [r7, #4]
 800652a:	681b      	ldr	r3, [r3, #0]
 800652c:	681a      	ldr	r2, [r3, #0]
 800652e:	687b      	ldr	r3, [r7, #4]
 8006530:	681b      	ldr	r3, [r3, #0]
 8006532:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8006536:	601a      	str	r2, [r3, #0]
          }

          /* Clear ADDR flag */
          __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8006538:	2300      	movs	r3, #0
 800653a:	61fb      	str	r3, [r7, #28]
 800653c:	687b      	ldr	r3, [r7, #4]
 800653e:	681b      	ldr	r3, [r3, #0]
 8006540:	695b      	ldr	r3, [r3, #20]
 8006542:	61fb      	str	r3, [r7, #28]
 8006544:	687b      	ldr	r3, [r7, #4]
 8006546:	681b      	ldr	r3, [r3, #0]
 8006548:	699b      	ldr	r3, [r3, #24]
 800654a:	61fb      	str	r3, [r7, #28]
 800654c:	69fb      	ldr	r3, [r7, #28]
 800654e:	e0a1      	b.n	8006694 <I2C_Master_ADDR+0x2f6>
        }
        else
        {
          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8006550:	687b      	ldr	r3, [r7, #4]
 8006552:	681b      	ldr	r3, [r3, #0]
 8006554:	681a      	ldr	r2, [r3, #0]
 8006556:	687b      	ldr	r3, [r7, #4]
 8006558:	681b      	ldr	r3, [r3, #0]
 800655a:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800655e:	601a      	str	r2, [r3, #0]

          /* Clear ADDR flag */
          __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8006560:	2300      	movs	r3, #0
 8006562:	61bb      	str	r3, [r7, #24]
 8006564:	687b      	ldr	r3, [r7, #4]
 8006566:	681b      	ldr	r3, [r3, #0]
 8006568:	695b      	ldr	r3, [r3, #20]
 800656a:	61bb      	str	r3, [r7, #24]
 800656c:	687b      	ldr	r3, [r7, #4]
 800656e:	681b      	ldr	r3, [r3, #0]
 8006570:	699b      	ldr	r3, [r3, #24]
 8006572:	61bb      	str	r3, [r7, #24]
 8006574:	69bb      	ldr	r3, [r7, #24]

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8006576:	687b      	ldr	r3, [r7, #4]
 8006578:	681b      	ldr	r3, [r3, #0]
 800657a:	681a      	ldr	r2, [r3, #0]
 800657c:	687b      	ldr	r3, [r7, #4]
 800657e:	681b      	ldr	r3, [r3, #0]
 8006580:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8006584:	601a      	str	r2, [r3, #0]
 8006586:	e085      	b.n	8006694 <I2C_Master_ADDR+0x2f6>
        }
      }
      else if (hi2c->XferCount == 2U)
 8006588:	687b      	ldr	r3, [r7, #4]
 800658a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800658c:	b29b      	uxth	r3, r3
 800658e:	2b02      	cmp	r3, #2
 8006590:	d14d      	bne.n	800662e <I2C_Master_ADDR+0x290>
      {
        if ((CurrentXferOptions != I2C_NEXT_FRAME) && (CurrentXferOptions != I2C_FIRST_AND_NEXT_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME_NO_STOP))
 8006592:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006594:	2b04      	cmp	r3, #4
 8006596:	d016      	beq.n	80065c6 <I2C_Master_ADDR+0x228>
 8006598:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800659a:	2b02      	cmp	r3, #2
 800659c:	d013      	beq.n	80065c6 <I2C_Master_ADDR+0x228>
 800659e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80065a0:	2b10      	cmp	r3, #16
 80065a2:	d010      	beq.n	80065c6 <I2C_Master_ADDR+0x228>
        {
          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80065a4:	687b      	ldr	r3, [r7, #4]
 80065a6:	681b      	ldr	r3, [r3, #0]
 80065a8:	681a      	ldr	r2, [r3, #0]
 80065aa:	687b      	ldr	r3, [r7, #4]
 80065ac:	681b      	ldr	r3, [r3, #0]
 80065ae:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80065b2:	601a      	str	r2, [r3, #0]

          /* Enable Pos */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 80065b4:	687b      	ldr	r3, [r7, #4]
 80065b6:	681b      	ldr	r3, [r3, #0]
 80065b8:	681a      	ldr	r2, [r3, #0]
 80065ba:	687b      	ldr	r3, [r7, #4]
 80065bc:	681b      	ldr	r3, [r3, #0]
 80065be:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80065c2:	601a      	str	r2, [r3, #0]
 80065c4:	e007      	b.n	80065d6 <I2C_Master_ADDR+0x238>
        }
        else
        {
          /* Enable Acknowledge */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80065c6:	687b      	ldr	r3, [r7, #4]
 80065c8:	681b      	ldr	r3, [r3, #0]
 80065ca:	681a      	ldr	r2, [r3, #0]
 80065cc:	687b      	ldr	r3, [r7, #4]
 80065ce:	681b      	ldr	r3, [r3, #0]
 80065d0:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 80065d4:	601a      	str	r2, [r3, #0]
        }

        if (((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN) && ((CurrentXferOptions == I2C_NO_OPTION_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME_NO_STOP) || (CurrentXferOptions == I2C_LAST_FRAME)))
 80065d6:	687b      	ldr	r3, [r7, #4]
 80065d8:	681b      	ldr	r3, [r3, #0]
 80065da:	685b      	ldr	r3, [r3, #4]
 80065dc:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80065e0:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80065e4:	d117      	bne.n	8006616 <I2C_Master_ADDR+0x278>
 80065e6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80065e8:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 80065ec:	d00b      	beq.n	8006606 <I2C_Master_ADDR+0x268>
 80065ee:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80065f0:	2b01      	cmp	r3, #1
 80065f2:	d008      	beq.n	8006606 <I2C_Master_ADDR+0x268>
 80065f4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80065f6:	2b08      	cmp	r3, #8
 80065f8:	d005      	beq.n	8006606 <I2C_Master_ADDR+0x268>
 80065fa:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80065fc:	2b10      	cmp	r3, #16
 80065fe:	d002      	beq.n	8006606 <I2C_Master_ADDR+0x268>
 8006600:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006602:	2b20      	cmp	r3, #32
 8006604:	d107      	bne.n	8006616 <I2C_Master_ADDR+0x278>
        {
          /* Enable Last DMA bit */
          SET_BIT(hi2c->Instance->CR2, I2C_CR2_LAST);
 8006606:	687b      	ldr	r3, [r7, #4]
 8006608:	681b      	ldr	r3, [r3, #0]
 800660a:	685a      	ldr	r2, [r3, #4]
 800660c:	687b      	ldr	r3, [r7, #4]
 800660e:	681b      	ldr	r3, [r3, #0]
 8006610:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 8006614:	605a      	str	r2, [r3, #4]
        }

        /* Clear ADDR flag */
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8006616:	2300      	movs	r3, #0
 8006618:	617b      	str	r3, [r7, #20]
 800661a:	687b      	ldr	r3, [r7, #4]
 800661c:	681b      	ldr	r3, [r3, #0]
 800661e:	695b      	ldr	r3, [r3, #20]
 8006620:	617b      	str	r3, [r7, #20]
 8006622:	687b      	ldr	r3, [r7, #4]
 8006624:	681b      	ldr	r3, [r3, #0]
 8006626:	699b      	ldr	r3, [r3, #24]
 8006628:	617b      	str	r3, [r7, #20]
 800662a:	697b      	ldr	r3, [r7, #20]
 800662c:	e032      	b.n	8006694 <I2C_Master_ADDR+0x2f6>
      }
      else
      {
        /* Enable Acknowledge */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800662e:	687b      	ldr	r3, [r7, #4]
 8006630:	681b      	ldr	r3, [r3, #0]
 8006632:	681a      	ldr	r2, [r3, #0]
 8006634:	687b      	ldr	r3, [r7, #4]
 8006636:	681b      	ldr	r3, [r3, #0]
 8006638:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 800663c:	601a      	str	r2, [r3, #0]

        if (((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN) && ((CurrentXferOptions == I2C_NO_OPTION_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME_NO_STOP) || (CurrentXferOptions == I2C_LAST_FRAME)))
 800663e:	687b      	ldr	r3, [r7, #4]
 8006640:	681b      	ldr	r3, [r3, #0]
 8006642:	685b      	ldr	r3, [r3, #4]
 8006644:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8006648:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800664c:	d117      	bne.n	800667e <I2C_Master_ADDR+0x2e0>
 800664e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006650:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 8006654:	d00b      	beq.n	800666e <I2C_Master_ADDR+0x2d0>
 8006656:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006658:	2b01      	cmp	r3, #1
 800665a:	d008      	beq.n	800666e <I2C_Master_ADDR+0x2d0>
 800665c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800665e:	2b08      	cmp	r3, #8
 8006660:	d005      	beq.n	800666e <I2C_Master_ADDR+0x2d0>
 8006662:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006664:	2b10      	cmp	r3, #16
 8006666:	d002      	beq.n	800666e <I2C_Master_ADDR+0x2d0>
 8006668:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800666a:	2b20      	cmp	r3, #32
 800666c:	d107      	bne.n	800667e <I2C_Master_ADDR+0x2e0>
        {
          /* Enable Last DMA bit */
          SET_BIT(hi2c->Instance->CR2, I2C_CR2_LAST);
 800666e:	687b      	ldr	r3, [r7, #4]
 8006670:	681b      	ldr	r3, [r3, #0]
 8006672:	685a      	ldr	r2, [r3, #4]
 8006674:	687b      	ldr	r3, [r7, #4]
 8006676:	681b      	ldr	r3, [r3, #0]
 8006678:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 800667c:	605a      	str	r2, [r3, #4]
        }

        /* Clear ADDR flag */
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800667e:	2300      	movs	r3, #0
 8006680:	613b      	str	r3, [r7, #16]
 8006682:	687b      	ldr	r3, [r7, #4]
 8006684:	681b      	ldr	r3, [r3, #0]
 8006686:	695b      	ldr	r3, [r3, #20]
 8006688:	613b      	str	r3, [r7, #16]
 800668a:	687b      	ldr	r3, [r7, #4]
 800668c:	681b      	ldr	r3, [r3, #0]
 800668e:	699b      	ldr	r3, [r3, #24]
 8006690:	613b      	str	r3, [r7, #16]
 8006692:	693b      	ldr	r3, [r7, #16]
      }

      /* Reset Event counter  */
      hi2c->EventCount = 0U;
 8006694:	687b      	ldr	r3, [r7, #4]
 8006696:	2200      	movs	r2, #0
 8006698:	651a      	str	r2, [r3, #80]	@ 0x50
  else
  {
    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
  }
}
 800669a:	e00b      	b.n	80066b4 <I2C_Master_ADDR+0x316>
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800669c:	2300      	movs	r3, #0
 800669e:	60fb      	str	r3, [r7, #12]
 80066a0:	687b      	ldr	r3, [r7, #4]
 80066a2:	681b      	ldr	r3, [r3, #0]
 80066a4:	695b      	ldr	r3, [r3, #20]
 80066a6:	60fb      	str	r3, [r7, #12]
 80066a8:	687b      	ldr	r3, [r7, #4]
 80066aa:	681b      	ldr	r3, [r3, #0]
 80066ac:	699b      	ldr	r3, [r3, #24]
 80066ae:	60fb      	str	r3, [r7, #12]
 80066b0:	68fb      	ldr	r3, [r7, #12]
}
 80066b2:	e7ff      	b.n	80066b4 <I2C_Master_ADDR+0x316>
 80066b4:	bf00      	nop
 80066b6:	3744      	adds	r7, #68	@ 0x44
 80066b8:	46bd      	mov	sp, r7
 80066ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80066be:	4770      	bx	lr

080066c0 <I2C_SlaveTransmit_TXE>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_SlaveTransmit_TXE(I2C_HandleTypeDef *hi2c)
{
 80066c0:	b580      	push	{r7, lr}
 80066c2:	b084      	sub	sp, #16
 80066c4:	af00      	add	r7, sp, #0
 80066c6:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 80066c8:	687b      	ldr	r3, [r7, #4]
 80066ca:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80066ce:	73fb      	strb	r3, [r7, #15]

  if (hi2c->XferCount != 0U)
 80066d0:	687b      	ldr	r3, [r7, #4]
 80066d2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80066d4:	b29b      	uxth	r3, r3
 80066d6:	2b00      	cmp	r3, #0
 80066d8:	d02b      	beq.n	8006732 <I2C_SlaveTransmit_TXE+0x72>
  {
    /* Write data to DR */
    hi2c->Instance->DR = *hi2c->pBuffPtr;
 80066da:	687b      	ldr	r3, [r7, #4]
 80066dc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80066de:	781a      	ldrb	r2, [r3, #0]
 80066e0:	687b      	ldr	r3, [r7, #4]
 80066e2:	681b      	ldr	r3, [r3, #0]
 80066e4:	611a      	str	r2, [r3, #16]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 80066e6:	687b      	ldr	r3, [r7, #4]
 80066e8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80066ea:	1c5a      	adds	r2, r3, #1
 80066ec:	687b      	ldr	r3, [r7, #4]
 80066ee:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Update counter */
    hi2c->XferCount--;
 80066f0:	687b      	ldr	r3, [r7, #4]
 80066f2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80066f4:	b29b      	uxth	r3, r3
 80066f6:	3b01      	subs	r3, #1
 80066f8:	b29a      	uxth	r2, r3
 80066fa:	687b      	ldr	r3, [r7, #4]
 80066fc:	855a      	strh	r2, [r3, #42]	@ 0x2a

    if ((hi2c->XferCount == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_TX_LISTEN))
 80066fe:	687b      	ldr	r3, [r7, #4]
 8006700:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006702:	b29b      	uxth	r3, r3
 8006704:	2b00      	cmp	r3, #0
 8006706:	d114      	bne.n	8006732 <I2C_SlaveTransmit_TXE+0x72>
 8006708:	7bfb      	ldrb	r3, [r7, #15]
 800670a:	2b29      	cmp	r3, #41	@ 0x29
 800670c:	d111      	bne.n	8006732 <I2C_SlaveTransmit_TXE+0x72>
    {
      /* Last Byte is received, disable Interrupt */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 800670e:	687b      	ldr	r3, [r7, #4]
 8006710:	681b      	ldr	r3, [r3, #0]
 8006712:	685a      	ldr	r2, [r3, #4]
 8006714:	687b      	ldr	r3, [r7, #4]
 8006716:	681b      	ldr	r3, [r3, #0]
 8006718:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800671c:	605a      	str	r2, [r3, #4]

      /* Set state at HAL_I2C_STATE_LISTEN */
      hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 800671e:	687b      	ldr	r3, [r7, #4]
 8006720:	2221      	movs	r2, #33	@ 0x21
 8006722:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 8006724:	687b      	ldr	r3, [r7, #4]
 8006726:	2228      	movs	r2, #40	@ 0x28
 8006728:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

      /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
      hi2c->SlaveTxCpltCallback(hi2c);
#else
      HAL_I2C_SlaveTxCpltCallback(hi2c);
 800672c:	6878      	ldr	r0, [r7, #4]
 800672e:	f7ff f9cf 	bl	8005ad0 <HAL_I2C_SlaveTxCpltCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
    }
  }
}
 8006732:	bf00      	nop
 8006734:	3710      	adds	r7, #16
 8006736:	46bd      	mov	sp, r7
 8006738:	bd80      	pop	{r7, pc}

0800673a <I2C_SlaveTransmit_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_SlaveTransmit_BTF(I2C_HandleTypeDef *hi2c)
{
 800673a:	b480      	push	{r7}
 800673c:	b083      	sub	sp, #12
 800673e:	af00      	add	r7, sp, #0
 8006740:	6078      	str	r0, [r7, #4]
  if (hi2c->XferCount != 0U)
 8006742:	687b      	ldr	r3, [r7, #4]
 8006744:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006746:	b29b      	uxth	r3, r3
 8006748:	2b00      	cmp	r3, #0
 800674a:	d011      	beq.n	8006770 <I2C_SlaveTransmit_BTF+0x36>
  {
    /* Write data to DR */
    hi2c->Instance->DR = *hi2c->pBuffPtr;
 800674c:	687b      	ldr	r3, [r7, #4]
 800674e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006750:	781a      	ldrb	r2, [r3, #0]
 8006752:	687b      	ldr	r3, [r7, #4]
 8006754:	681b      	ldr	r3, [r3, #0]
 8006756:	611a      	str	r2, [r3, #16]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 8006758:	687b      	ldr	r3, [r7, #4]
 800675a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800675c:	1c5a      	adds	r2, r3, #1
 800675e:	687b      	ldr	r3, [r7, #4]
 8006760:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Update counter */
    hi2c->XferCount--;
 8006762:	687b      	ldr	r3, [r7, #4]
 8006764:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006766:	b29b      	uxth	r3, r3
 8006768:	3b01      	subs	r3, #1
 800676a:	b29a      	uxth	r2, r3
 800676c:	687b      	ldr	r3, [r7, #4]
 800676e:	855a      	strh	r2, [r3, #42]	@ 0x2a
  }
}
 8006770:	bf00      	nop
 8006772:	370c      	adds	r7, #12
 8006774:	46bd      	mov	sp, r7
 8006776:	f85d 7b04 	ldr.w	r7, [sp], #4
 800677a:	4770      	bx	lr

0800677c <I2C_SlaveReceive_RXNE>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_SlaveReceive_RXNE(I2C_HandleTypeDef *hi2c)
{
 800677c:	b580      	push	{r7, lr}
 800677e:	b084      	sub	sp, #16
 8006780:	af00      	add	r7, sp, #0
 8006782:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8006784:	687b      	ldr	r3, [r7, #4]
 8006786:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800678a:	73fb      	strb	r3, [r7, #15]

  if (hi2c->XferCount != 0U)
 800678c:	687b      	ldr	r3, [r7, #4]
 800678e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006790:	b29b      	uxth	r3, r3
 8006792:	2b00      	cmp	r3, #0
 8006794:	d02c      	beq.n	80067f0 <I2C_SlaveReceive_RXNE+0x74>
  {
    /* Read data from DR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8006796:	687b      	ldr	r3, [r7, #4]
 8006798:	681b      	ldr	r3, [r3, #0]
 800679a:	691a      	ldr	r2, [r3, #16]
 800679c:	687b      	ldr	r3, [r7, #4]
 800679e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80067a0:	b2d2      	uxtb	r2, r2
 80067a2:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 80067a4:	687b      	ldr	r3, [r7, #4]
 80067a6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80067a8:	1c5a      	adds	r2, r3, #1
 80067aa:	687b      	ldr	r3, [r7, #4]
 80067ac:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Update counter */
    hi2c->XferCount--;
 80067ae:	687b      	ldr	r3, [r7, #4]
 80067b0:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80067b2:	b29b      	uxth	r3, r3
 80067b4:	3b01      	subs	r3, #1
 80067b6:	b29a      	uxth	r2, r3
 80067b8:	687b      	ldr	r3, [r7, #4]
 80067ba:	855a      	strh	r2, [r3, #42]	@ 0x2a

    if ((hi2c->XferCount == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_RX_LISTEN))
 80067bc:	687b      	ldr	r3, [r7, #4]
 80067be:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80067c0:	b29b      	uxth	r3, r3
 80067c2:	2b00      	cmp	r3, #0
 80067c4:	d114      	bne.n	80067f0 <I2C_SlaveReceive_RXNE+0x74>
 80067c6:	7bfb      	ldrb	r3, [r7, #15]
 80067c8:	2b2a      	cmp	r3, #42	@ 0x2a
 80067ca:	d111      	bne.n	80067f0 <I2C_SlaveReceive_RXNE+0x74>
    {
      /* Last Byte is received, disable Interrupt */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 80067cc:	687b      	ldr	r3, [r7, #4]
 80067ce:	681b      	ldr	r3, [r3, #0]
 80067d0:	685a      	ldr	r2, [r3, #4]
 80067d2:	687b      	ldr	r3, [r7, #4]
 80067d4:	681b      	ldr	r3, [r3, #0]
 80067d6:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80067da:	605a      	str	r2, [r3, #4]

      /* Set state at HAL_I2C_STATE_LISTEN */
      hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_RX;
 80067dc:	687b      	ldr	r3, [r7, #4]
 80067de:	2222      	movs	r2, #34	@ 0x22
 80067e0:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 80067e2:	687b      	ldr	r3, [r7, #4]
 80067e4:	2228      	movs	r2, #40	@ 0x28
 80067e6:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

      /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
      hi2c->SlaveRxCpltCallback(hi2c);
#else
      HAL_I2C_SlaveRxCpltCallback(hi2c);
 80067ea:	6878      	ldr	r0, [r7, #4]
 80067ec:	f7ff f97a 	bl	8005ae4 <HAL_I2C_SlaveRxCpltCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
    }
  }
}
 80067f0:	bf00      	nop
 80067f2:	3710      	adds	r7, #16
 80067f4:	46bd      	mov	sp, r7
 80067f6:	bd80      	pop	{r7, pc}

080067f8 <I2C_SlaveReceive_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_SlaveReceive_BTF(I2C_HandleTypeDef *hi2c)
{
 80067f8:	b480      	push	{r7}
 80067fa:	b083      	sub	sp, #12
 80067fc:	af00      	add	r7, sp, #0
 80067fe:	6078      	str	r0, [r7, #4]
  if (hi2c->XferCount != 0U)
 8006800:	687b      	ldr	r3, [r7, #4]
 8006802:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006804:	b29b      	uxth	r3, r3
 8006806:	2b00      	cmp	r3, #0
 8006808:	d012      	beq.n	8006830 <I2C_SlaveReceive_BTF+0x38>
  {
    /* Read data from DR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800680a:	687b      	ldr	r3, [r7, #4]
 800680c:	681b      	ldr	r3, [r3, #0]
 800680e:	691a      	ldr	r2, [r3, #16]
 8006810:	687b      	ldr	r3, [r7, #4]
 8006812:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006814:	b2d2      	uxtb	r2, r2
 8006816:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 8006818:	687b      	ldr	r3, [r7, #4]
 800681a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800681c:	1c5a      	adds	r2, r3, #1
 800681e:	687b      	ldr	r3, [r7, #4]
 8006820:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Update counter */
    hi2c->XferCount--;
 8006822:	687b      	ldr	r3, [r7, #4]
 8006824:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006826:	b29b      	uxth	r3, r3
 8006828:	3b01      	subs	r3, #1
 800682a:	b29a      	uxth	r2, r3
 800682c:	687b      	ldr	r3, [r7, #4]
 800682e:	855a      	strh	r2, [r3, #42]	@ 0x2a
  }
}
 8006830:	bf00      	nop
 8006832:	370c      	adds	r7, #12
 8006834:	46bd      	mov	sp, r7
 8006836:	f85d 7b04 	ldr.w	r7, [sp], #4
 800683a:	4770      	bx	lr

0800683c <I2C_Slave_ADDR>:
  *         the configuration information for I2C module
  * @param  IT2Flags Interrupt2 flags to handle.
  * @retval None
  */
static void I2C_Slave_ADDR(I2C_HandleTypeDef *hi2c, uint32_t IT2Flags)
{
 800683c:	b580      	push	{r7, lr}
 800683e:	b084      	sub	sp, #16
 8006840:	af00      	add	r7, sp, #0
 8006842:	6078      	str	r0, [r7, #4]
 8006844:	6039      	str	r1, [r7, #0]
  uint8_t TransferDirection = I2C_DIRECTION_RECEIVE;
 8006846:	2300      	movs	r3, #0
 8006848:	73fb      	strb	r3, [r7, #15]
  uint16_t SlaveAddrCode;

  if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
 800684a:	687b      	ldr	r3, [r7, #4]
 800684c:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8006850:	b2db      	uxtb	r3, r3
 8006852:	f003 0328 	and.w	r3, r3, #40	@ 0x28
 8006856:	2b28      	cmp	r3, #40	@ 0x28
 8006858:	d127      	bne.n	80068aa <I2C_Slave_ADDR+0x6e>
  {
    /* Disable BUF interrupt, BUF enabling is manage through slave specific interface */
    __HAL_I2C_DISABLE_IT(hi2c, (I2C_IT_BUF));
 800685a:	687b      	ldr	r3, [r7, #4]
 800685c:	681b      	ldr	r3, [r3, #0]
 800685e:	685a      	ldr	r2, [r3, #4]
 8006860:	687b      	ldr	r3, [r7, #4]
 8006862:	681b      	ldr	r3, [r3, #0]
 8006864:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8006868:	605a      	str	r2, [r3, #4]

    /* Transfer Direction requested by Master */
    if (I2C_CHECK_FLAG(IT2Flags, I2C_FLAG_TRA) == RESET)
 800686a:	683b      	ldr	r3, [r7, #0]
 800686c:	089b      	lsrs	r3, r3, #2
 800686e:	f003 0301 	and.w	r3, r3, #1
 8006872:	2b00      	cmp	r3, #0
 8006874:	d101      	bne.n	800687a <I2C_Slave_ADDR+0x3e>
    {
      TransferDirection = I2C_DIRECTION_TRANSMIT;
 8006876:	2301      	movs	r3, #1
 8006878:	73fb      	strb	r3, [r7, #15]
    }

    if (I2C_CHECK_FLAG(IT2Flags, I2C_FLAG_DUALF) == RESET)
 800687a:	683b      	ldr	r3, [r7, #0]
 800687c:	09db      	lsrs	r3, r3, #7
 800687e:	f003 0301 	and.w	r3, r3, #1
 8006882:	2b00      	cmp	r3, #0
 8006884:	d103      	bne.n	800688e <I2C_Slave_ADDR+0x52>
    {
      SlaveAddrCode = (uint16_t)hi2c->Init.OwnAddress1;
 8006886:	687b      	ldr	r3, [r7, #4]
 8006888:	68db      	ldr	r3, [r3, #12]
 800688a:	81bb      	strh	r3, [r7, #12]
 800688c:	e002      	b.n	8006894 <I2C_Slave_ADDR+0x58>
    }
    else
    {
      SlaveAddrCode = (uint16_t)hi2c->Init.OwnAddress2;
 800688e:	687b      	ldr	r3, [r7, #4]
 8006890:	699b      	ldr	r3, [r3, #24]
 8006892:	81bb      	strh	r3, [r7, #12]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8006894:	687b      	ldr	r3, [r7, #4]
 8006896:	2200      	movs	r2, #0
 8006898:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Call Slave Addr callback */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->AddrCallback(hi2c, TransferDirection, SlaveAddrCode);
#else
    HAL_I2C_AddrCallback(hi2c, TransferDirection, SlaveAddrCode);
 800689c:	89ba      	ldrh	r2, [r7, #12]
 800689e:	7bfb      	ldrb	r3, [r7, #15]
 80068a0:	4619      	mov	r1, r3
 80068a2:	6878      	ldr	r0, [r7, #4]
 80068a4:	f7ff f928 	bl	8005af8 <HAL_I2C_AddrCallback>
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
  }
}
 80068a8:	e00e      	b.n	80068c8 <I2C_Slave_ADDR+0x8c>
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80068aa:	2300      	movs	r3, #0
 80068ac:	60bb      	str	r3, [r7, #8]
 80068ae:	687b      	ldr	r3, [r7, #4]
 80068b0:	681b      	ldr	r3, [r3, #0]
 80068b2:	695b      	ldr	r3, [r3, #20]
 80068b4:	60bb      	str	r3, [r7, #8]
 80068b6:	687b      	ldr	r3, [r7, #4]
 80068b8:	681b      	ldr	r3, [r3, #0]
 80068ba:	699b      	ldr	r3, [r3, #24]
 80068bc:	60bb      	str	r3, [r7, #8]
 80068be:	68bb      	ldr	r3, [r7, #8]
    __HAL_UNLOCK(hi2c);
 80068c0:	687b      	ldr	r3, [r7, #4]
 80068c2:	2200      	movs	r2, #0
 80068c4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
}
 80068c8:	bf00      	nop
 80068ca:	3710      	adds	r7, #16
 80068cc:	46bd      	mov	sp, r7
 80068ce:	bd80      	pop	{r7, pc}

080068d0 <I2C_Slave_STOPF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Slave_STOPF(I2C_HandleTypeDef *hi2c)
{
 80068d0:	b580      	push	{r7, lr}
 80068d2:	b084      	sub	sp, #16
 80068d4:	af00      	add	r7, sp, #0
 80068d6:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 80068d8:	687b      	ldr	r3, [r7, #4]
 80068da:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80068de:	73fb      	strb	r3, [r7, #15]

  /* Disable EVT, BUF and ERR interrupt */
  __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 80068e0:	687b      	ldr	r3, [r7, #4]
 80068e2:	681b      	ldr	r3, [r3, #0]
 80068e4:	685a      	ldr	r2, [r3, #4]
 80068e6:	687b      	ldr	r3, [r7, #4]
 80068e8:	681b      	ldr	r3, [r3, #0]
 80068ea:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 80068ee:	605a      	str	r2, [r3, #4]

  /* Clear STOPF flag */
  __HAL_I2C_CLEAR_STOPFLAG(hi2c);
 80068f0:	2300      	movs	r3, #0
 80068f2:	60bb      	str	r3, [r7, #8]
 80068f4:	687b      	ldr	r3, [r7, #4]
 80068f6:	681b      	ldr	r3, [r3, #0]
 80068f8:	695b      	ldr	r3, [r3, #20]
 80068fa:	60bb      	str	r3, [r7, #8]
 80068fc:	687b      	ldr	r3, [r7, #4]
 80068fe:	681b      	ldr	r3, [r3, #0]
 8006900:	681a      	ldr	r2, [r3, #0]
 8006902:	687b      	ldr	r3, [r7, #4]
 8006904:	681b      	ldr	r3, [r3, #0]
 8006906:	f042 0201 	orr.w	r2, r2, #1
 800690a:	601a      	str	r2, [r3, #0]
 800690c:	68bb      	ldr	r3, [r7, #8]

  /* Disable Acknowledge */
  CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800690e:	687b      	ldr	r3, [r7, #4]
 8006910:	681b      	ldr	r3, [r3, #0]
 8006912:	681a      	ldr	r2, [r3, #0]
 8006914:	687b      	ldr	r3, [r7, #4]
 8006916:	681b      	ldr	r3, [r3, #0]
 8006918:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800691c:	601a      	str	r2, [r3, #0]

  /* If a DMA is ongoing, Update handle size context */
  if ((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN)
 800691e:	687b      	ldr	r3, [r7, #4]
 8006920:	681b      	ldr	r3, [r3, #0]
 8006922:	685b      	ldr	r3, [r3, #4]
 8006924:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8006928:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800692c:	d172      	bne.n	8006a14 <I2C_Slave_STOPF+0x144>
  {
    if ((CurrentState == HAL_I2C_STATE_BUSY_RX) || (CurrentState == HAL_I2C_STATE_BUSY_RX_LISTEN))
 800692e:	7bfb      	ldrb	r3, [r7, #15]
 8006930:	2b22      	cmp	r3, #34	@ 0x22
 8006932:	d002      	beq.n	800693a <I2C_Slave_STOPF+0x6a>
 8006934:	7bfb      	ldrb	r3, [r7, #15]
 8006936:	2b2a      	cmp	r3, #42	@ 0x2a
 8006938:	d135      	bne.n	80069a6 <I2C_Slave_STOPF+0xd6>
    {
      hi2c->XferCount = (uint16_t)(I2C_GET_DMA_REMAIN_DATA(hi2c->hdmarx));
 800693a:	687b      	ldr	r3, [r7, #4]
 800693c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800693e:	681b      	ldr	r3, [r3, #0]
 8006940:	685b      	ldr	r3, [r3, #4]
 8006942:	b29a      	uxth	r2, r3
 8006944:	687b      	ldr	r3, [r7, #4]
 8006946:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if (hi2c->XferCount != 0U)
 8006948:	687b      	ldr	r3, [r7, #4]
 800694a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800694c:	b29b      	uxth	r3, r3
 800694e:	2b00      	cmp	r3, #0
 8006950:	d005      	beq.n	800695e <I2C_Slave_STOPF+0x8e>
      {
        /* Set ErrorCode corresponding to a Non-Acknowledge */
        hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8006952:	687b      	ldr	r3, [r7, #4]
 8006954:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006956:	f043 0204 	orr.w	r2, r3, #4
 800695a:	687b      	ldr	r3, [r7, #4]
 800695c:	641a      	str	r2, [r3, #64]	@ 0x40
      }

      /* Disable, stop the current DMA */
      CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 800695e:	687b      	ldr	r3, [r7, #4]
 8006960:	681b      	ldr	r3, [r3, #0]
 8006962:	685a      	ldr	r2, [r3, #4]
 8006964:	687b      	ldr	r3, [r7, #4]
 8006966:	681b      	ldr	r3, [r3, #0]
 8006968:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 800696c:	605a      	str	r2, [r3, #4]

      /* Abort DMA Xfer if any */
      if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 800696e:	687b      	ldr	r3, [r7, #4]
 8006970:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006972:	4618      	mov	r0, r3
 8006974:	f7fd fb72 	bl	800405c <HAL_DMA_GetState>
 8006978:	4603      	mov	r3, r0
 800697a:	2b01      	cmp	r3, #1
 800697c:	d049      	beq.n	8006a12 <I2C_Slave_STOPF+0x142>
      {
        /* Set the I2C DMA Abort callback :
        will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
        hi2c->hdmarx->XferAbortCallback = I2C_DMAAbort;
 800697e:	687b      	ldr	r3, [r7, #4]
 8006980:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006982:	4a69      	ldr	r2, [pc, #420]	@ (8006b28 <I2C_Slave_STOPF+0x258>)
 8006984:	651a      	str	r2, [r3, #80]	@ 0x50

        /* Abort DMA RX */
        if (HAL_DMA_Abort_IT(hi2c->hdmarx) != HAL_OK)
 8006986:	687b      	ldr	r3, [r7, #4]
 8006988:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800698a:	4618      	mov	r0, r3
 800698c:	f7fd f9ba 	bl	8003d04 <HAL_DMA_Abort_IT>
 8006990:	4603      	mov	r3, r0
 8006992:	2b00      	cmp	r3, #0
 8006994:	d03d      	beq.n	8006a12 <I2C_Slave_STOPF+0x142>
        {
          /* Call Directly XferAbortCallback function in case of error */
          hi2c->hdmarx->XferAbortCallback(hi2c->hdmarx);
 8006996:	687b      	ldr	r3, [r7, #4]
 8006998:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800699a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800699c:	687a      	ldr	r2, [r7, #4]
 800699e:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 80069a0:	4610      	mov	r0, r2
 80069a2:	4798      	blx	r3
      if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 80069a4:	e035      	b.n	8006a12 <I2C_Slave_STOPF+0x142>
        }
      }
    }
    else
    {
      hi2c->XferCount = (uint16_t)(I2C_GET_DMA_REMAIN_DATA(hi2c->hdmatx));
 80069a6:	687b      	ldr	r3, [r7, #4]
 80069a8:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80069aa:	681b      	ldr	r3, [r3, #0]
 80069ac:	685b      	ldr	r3, [r3, #4]
 80069ae:	b29a      	uxth	r2, r3
 80069b0:	687b      	ldr	r3, [r7, #4]
 80069b2:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if (hi2c->XferCount != 0U)
 80069b4:	687b      	ldr	r3, [r7, #4]
 80069b6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80069b8:	b29b      	uxth	r3, r3
 80069ba:	2b00      	cmp	r3, #0
 80069bc:	d005      	beq.n	80069ca <I2C_Slave_STOPF+0xfa>
      {
        /* Set ErrorCode corresponding to a Non-Acknowledge */
        hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 80069be:	687b      	ldr	r3, [r7, #4]
 80069c0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80069c2:	f043 0204 	orr.w	r2, r3, #4
 80069c6:	687b      	ldr	r3, [r7, #4]
 80069c8:	641a      	str	r2, [r3, #64]	@ 0x40
      }

      /* Disable, stop the current DMA */
      CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 80069ca:	687b      	ldr	r3, [r7, #4]
 80069cc:	681b      	ldr	r3, [r3, #0]
 80069ce:	685a      	ldr	r2, [r3, #4]
 80069d0:	687b      	ldr	r3, [r7, #4]
 80069d2:	681b      	ldr	r3, [r3, #0]
 80069d4:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 80069d8:	605a      	str	r2, [r3, #4]

      /* Abort DMA Xfer if any */
      if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 80069da:	687b      	ldr	r3, [r7, #4]
 80069dc:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80069de:	4618      	mov	r0, r3
 80069e0:	f7fd fb3c 	bl	800405c <HAL_DMA_GetState>
 80069e4:	4603      	mov	r3, r0
 80069e6:	2b01      	cmp	r3, #1
 80069e8:	d014      	beq.n	8006a14 <I2C_Slave_STOPF+0x144>
      {
        /* Set the I2C DMA Abort callback :
        will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
        hi2c->hdmatx->XferAbortCallback = I2C_DMAAbort;
 80069ea:	687b      	ldr	r3, [r7, #4]
 80069ec:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80069ee:	4a4e      	ldr	r2, [pc, #312]	@ (8006b28 <I2C_Slave_STOPF+0x258>)
 80069f0:	651a      	str	r2, [r3, #80]	@ 0x50

        /* Abort DMA TX */
        if (HAL_DMA_Abort_IT(hi2c->hdmatx) != HAL_OK)
 80069f2:	687b      	ldr	r3, [r7, #4]
 80069f4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80069f6:	4618      	mov	r0, r3
 80069f8:	f7fd f984 	bl	8003d04 <HAL_DMA_Abort_IT>
 80069fc:	4603      	mov	r3, r0
 80069fe:	2b00      	cmp	r3, #0
 8006a00:	d008      	beq.n	8006a14 <I2C_Slave_STOPF+0x144>
        {
          /* Call Directly XferAbortCallback function in case of error */
          hi2c->hdmatx->XferAbortCallback(hi2c->hdmatx);
 8006a02:	687b      	ldr	r3, [r7, #4]
 8006a04:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8006a06:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8006a08:	687a      	ldr	r2, [r7, #4]
 8006a0a:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 8006a0c:	4610      	mov	r0, r2
 8006a0e:	4798      	blx	r3
 8006a10:	e000      	b.n	8006a14 <I2C_Slave_STOPF+0x144>
      if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 8006a12:	bf00      	nop
      }
    }
  }

  /* All data are not transferred, so set error code accordingly */
  if (hi2c->XferCount != 0U)
 8006a14:	687b      	ldr	r3, [r7, #4]
 8006a16:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006a18:	b29b      	uxth	r3, r3
 8006a1a:	2b00      	cmp	r3, #0
 8006a1c:	d03e      	beq.n	8006a9c <I2C_Slave_STOPF+0x1cc>
  {
    /* Store Last receive data if any */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 8006a1e:	687b      	ldr	r3, [r7, #4]
 8006a20:	681b      	ldr	r3, [r3, #0]
 8006a22:	695b      	ldr	r3, [r3, #20]
 8006a24:	f003 0304 	and.w	r3, r3, #4
 8006a28:	2b04      	cmp	r3, #4
 8006a2a:	d112      	bne.n	8006a52 <I2C_Slave_STOPF+0x182>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8006a2c:	687b      	ldr	r3, [r7, #4]
 8006a2e:	681b      	ldr	r3, [r3, #0]
 8006a30:	691a      	ldr	r2, [r3, #16]
 8006a32:	687b      	ldr	r3, [r7, #4]
 8006a34:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006a36:	b2d2      	uxtb	r2, r2
 8006a38:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8006a3a:	687b      	ldr	r3, [r7, #4]
 8006a3c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006a3e:	1c5a      	adds	r2, r3, #1
 8006a40:	687b      	ldr	r3, [r7, #4]
 8006a42:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferCount--;
 8006a44:	687b      	ldr	r3, [r7, #4]
 8006a46:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006a48:	b29b      	uxth	r3, r3
 8006a4a:	3b01      	subs	r3, #1
 8006a4c:	b29a      	uxth	r2, r3
 8006a4e:	687b      	ldr	r3, [r7, #4]
 8006a50:	855a      	strh	r2, [r3, #42]	@ 0x2a
    }

    /* Store Last receive data if any */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 8006a52:	687b      	ldr	r3, [r7, #4]
 8006a54:	681b      	ldr	r3, [r3, #0]
 8006a56:	695b      	ldr	r3, [r3, #20]
 8006a58:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006a5c:	2b40      	cmp	r3, #64	@ 0x40
 8006a5e:	d112      	bne.n	8006a86 <I2C_Slave_STOPF+0x1b6>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8006a60:	687b      	ldr	r3, [r7, #4]
 8006a62:	681b      	ldr	r3, [r3, #0]
 8006a64:	691a      	ldr	r2, [r3, #16]
 8006a66:	687b      	ldr	r3, [r7, #4]
 8006a68:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006a6a:	b2d2      	uxtb	r2, r2
 8006a6c:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8006a6e:	687b      	ldr	r3, [r7, #4]
 8006a70:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006a72:	1c5a      	adds	r2, r3, #1
 8006a74:	687b      	ldr	r3, [r7, #4]
 8006a76:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferCount--;
 8006a78:	687b      	ldr	r3, [r7, #4]
 8006a7a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006a7c:	b29b      	uxth	r3, r3
 8006a7e:	3b01      	subs	r3, #1
 8006a80:	b29a      	uxth	r2, r3
 8006a82:	687b      	ldr	r3, [r7, #4]
 8006a84:	855a      	strh	r2, [r3, #42]	@ 0x2a
    }

    if (hi2c->XferCount != 0U)
 8006a86:	687b      	ldr	r3, [r7, #4]
 8006a88:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006a8a:	b29b      	uxth	r3, r3
 8006a8c:	2b00      	cmp	r3, #0
 8006a8e:	d005      	beq.n	8006a9c <I2C_Slave_STOPF+0x1cc>
    {
      /* Set ErrorCode corresponding to a Non-Acknowledge */
      hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8006a90:	687b      	ldr	r3, [r7, #4]
 8006a92:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006a94:	f043 0204 	orr.w	r2, r3, #4
 8006a98:	687b      	ldr	r3, [r7, #4]
 8006a9a:	641a      	str	r2, [r3, #64]	@ 0x40
    }
  }

  if (hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 8006a9c:	687b      	ldr	r3, [r7, #4]
 8006a9e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006aa0:	2b00      	cmp	r3, #0
 8006aa2:	d003      	beq.n	8006aac <I2C_Slave_STOPF+0x1dc>
  {
    /* Call the corresponding callback to inform upper layer of End of Transfer */
    I2C_ITError(hi2c);
 8006aa4:	6878      	ldr	r0, [r7, #4]
 8006aa6:	f000 f8b7 	bl	8006c18 <I2C_ITError>
        HAL_I2C_SlaveRxCpltCallback(hi2c);
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
      }
    }
  }
}
 8006aaa:	e039      	b.n	8006b20 <I2C_Slave_STOPF+0x250>
    if (CurrentState == HAL_I2C_STATE_BUSY_RX_LISTEN)
 8006aac:	7bfb      	ldrb	r3, [r7, #15]
 8006aae:	2b2a      	cmp	r3, #42	@ 0x2a
 8006ab0:	d109      	bne.n	8006ac6 <I2C_Slave_STOPF+0x1f6>
      hi2c->PreviousState = I2C_STATE_NONE;
 8006ab2:	687b      	ldr	r3, [r7, #4]
 8006ab4:	2200      	movs	r2, #0
 8006ab6:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 8006ab8:	687b      	ldr	r3, [r7, #4]
 8006aba:	2228      	movs	r2, #40	@ 0x28
 8006abc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      HAL_I2C_SlaveRxCpltCallback(hi2c);
 8006ac0:	6878      	ldr	r0, [r7, #4]
 8006ac2:	f7ff f80f 	bl	8005ae4 <HAL_I2C_SlaveRxCpltCallback>
    if (hi2c->State == HAL_I2C_STATE_LISTEN)
 8006ac6:	687b      	ldr	r3, [r7, #4]
 8006ac8:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8006acc:	b2db      	uxtb	r3, r3
 8006ace:	2b28      	cmp	r3, #40	@ 0x28
 8006ad0:	d111      	bne.n	8006af6 <I2C_Slave_STOPF+0x226>
      hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8006ad2:	687b      	ldr	r3, [r7, #4]
 8006ad4:	4a15      	ldr	r2, [pc, #84]	@ (8006b2c <I2C_Slave_STOPF+0x25c>)
 8006ad6:	62da      	str	r2, [r3, #44]	@ 0x2c
      hi2c->PreviousState = I2C_STATE_NONE;
 8006ad8:	687b      	ldr	r3, [r7, #4]
 8006ada:	2200      	movs	r2, #0
 8006adc:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State = HAL_I2C_STATE_READY;
 8006ade:	687b      	ldr	r3, [r7, #4]
 8006ae0:	2220      	movs	r2, #32
 8006ae2:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8006ae6:	687b      	ldr	r3, [r7, #4]
 8006ae8:	2200      	movs	r2, #0
 8006aea:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      HAL_I2C_ListenCpltCallback(hi2c);
 8006aee:	6878      	ldr	r0, [r7, #4]
 8006af0:	f7ff f810 	bl	8005b14 <HAL_I2C_ListenCpltCallback>
}
 8006af4:	e014      	b.n	8006b20 <I2C_Slave_STOPF+0x250>
      if ((hi2c->PreviousState  == I2C_STATE_SLAVE_BUSY_RX) || (CurrentState == HAL_I2C_STATE_BUSY_RX))
 8006af6:	687b      	ldr	r3, [r7, #4]
 8006af8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006afa:	2b22      	cmp	r3, #34	@ 0x22
 8006afc:	d002      	beq.n	8006b04 <I2C_Slave_STOPF+0x234>
 8006afe:	7bfb      	ldrb	r3, [r7, #15]
 8006b00:	2b22      	cmp	r3, #34	@ 0x22
 8006b02:	d10d      	bne.n	8006b20 <I2C_Slave_STOPF+0x250>
        hi2c->PreviousState = I2C_STATE_NONE;
 8006b04:	687b      	ldr	r3, [r7, #4]
 8006b06:	2200      	movs	r2, #0
 8006b08:	631a      	str	r2, [r3, #48]	@ 0x30
        hi2c->State = HAL_I2C_STATE_READY;
 8006b0a:	687b      	ldr	r3, [r7, #4]
 8006b0c:	2220      	movs	r2, #32
 8006b0e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8006b12:	687b      	ldr	r3, [r7, #4]
 8006b14:	2200      	movs	r2, #0
 8006b16:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        HAL_I2C_SlaveRxCpltCallback(hi2c);
 8006b1a:	6878      	ldr	r0, [r7, #4]
 8006b1c:	f7fe ffe2 	bl	8005ae4 <HAL_I2C_SlaveRxCpltCallback>
}
 8006b20:	bf00      	nop
 8006b22:	3710      	adds	r7, #16
 8006b24:	46bd      	mov	sp, r7
 8006b26:	bd80      	pop	{r7, pc}
 8006b28:	0800727d 	.word	0x0800727d
 8006b2c:	ffff0000 	.word	0xffff0000

08006b30 <I2C_Slave_AF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Slave_AF(I2C_HandleTypeDef *hi2c)
{
 8006b30:	b580      	push	{r7, lr}
 8006b32:	b084      	sub	sp, #16
 8006b34:	af00      	add	r7, sp, #0
 8006b36:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8006b38:	687b      	ldr	r3, [r7, #4]
 8006b3a:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8006b3e:	73fb      	strb	r3, [r7, #15]
  uint32_t CurrentXferOptions       = hi2c->XferOptions;
 8006b40:	687b      	ldr	r3, [r7, #4]
 8006b42:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006b44:	60bb      	str	r3, [r7, #8]

  if (((CurrentXferOptions ==  I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME)) && \
 8006b46:	68bb      	ldr	r3, [r7, #8]
 8006b48:	2b08      	cmp	r3, #8
 8006b4a:	d002      	beq.n	8006b52 <I2C_Slave_AF+0x22>
 8006b4c:	68bb      	ldr	r3, [r7, #8]
 8006b4e:	2b20      	cmp	r3, #32
 8006b50:	d129      	bne.n	8006ba6 <I2C_Slave_AF+0x76>
 8006b52:	7bfb      	ldrb	r3, [r7, #15]
 8006b54:	2b28      	cmp	r3, #40	@ 0x28
 8006b56:	d126      	bne.n	8006ba6 <I2C_Slave_AF+0x76>
      (CurrentState == HAL_I2C_STATE_LISTEN))
  {
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8006b58:	687b      	ldr	r3, [r7, #4]
 8006b5a:	4a2e      	ldr	r2, [pc, #184]	@ (8006c14 <I2C_Slave_AF+0xe4>)
 8006b5c:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Disable EVT, BUF and ERR interrupt */
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8006b5e:	687b      	ldr	r3, [r7, #4]
 8006b60:	681b      	ldr	r3, [r3, #0]
 8006b62:	685a      	ldr	r2, [r3, #4]
 8006b64:	687b      	ldr	r3, [r7, #4]
 8006b66:	681b      	ldr	r3, [r3, #0]
 8006b68:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 8006b6c:	605a      	str	r2, [r3, #4]

    /* Clear AF flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8006b6e:	687b      	ldr	r3, [r7, #4]
 8006b70:	681b      	ldr	r3, [r3, #0]
 8006b72:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 8006b76:	615a      	str	r2, [r3, #20]

    /* Disable Acknowledge */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8006b78:	687b      	ldr	r3, [r7, #4]
 8006b7a:	681b      	ldr	r3, [r3, #0]
 8006b7c:	681a      	ldr	r2, [r3, #0]
 8006b7e:	687b      	ldr	r3, [r7, #4]
 8006b80:	681b      	ldr	r3, [r3, #0]
 8006b82:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8006b86:	601a      	str	r2, [r3, #0]

    hi2c->PreviousState = I2C_STATE_NONE;
 8006b88:	687b      	ldr	r3, [r7, #4]
 8006b8a:	2200      	movs	r2, #0
 8006b8c:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->State         = HAL_I2C_STATE_READY;
 8006b8e:	687b      	ldr	r3, [r7, #4]
 8006b90:	2220      	movs	r2, #32
 8006b92:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode          = HAL_I2C_MODE_NONE;
 8006b96:	687b      	ldr	r3, [r7, #4]
 8006b98:	2200      	movs	r2, #0
 8006b9a:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Call the Listen Complete callback, to inform upper layer of the end of Listen usecase */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->ListenCpltCallback(hi2c);
#else
    HAL_I2C_ListenCpltCallback(hi2c);
 8006b9e:	6878      	ldr	r0, [r7, #4]
 8006ba0:	f7fe ffb8 	bl	8005b14 <HAL_I2C_ListenCpltCallback>
  {
    /* Clear AF flag only */
    /* State Listen, but XferOptions == FIRST or NEXT */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
  }
}
 8006ba4:	e031      	b.n	8006c0a <I2C_Slave_AF+0xda>
  else if (CurrentState == HAL_I2C_STATE_BUSY_TX)
 8006ba6:	7bfb      	ldrb	r3, [r7, #15]
 8006ba8:	2b21      	cmp	r3, #33	@ 0x21
 8006baa:	d129      	bne.n	8006c00 <I2C_Slave_AF+0xd0>
    hi2c->XferOptions   = I2C_NO_OPTION_FRAME;
 8006bac:	687b      	ldr	r3, [r7, #4]
 8006bae:	4a19      	ldr	r2, [pc, #100]	@ (8006c14 <I2C_Slave_AF+0xe4>)
 8006bb0:	62da      	str	r2, [r3, #44]	@ 0x2c
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 8006bb2:	687b      	ldr	r3, [r7, #4]
 8006bb4:	2221      	movs	r2, #33	@ 0x21
 8006bb6:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->State         = HAL_I2C_STATE_READY;
 8006bb8:	687b      	ldr	r3, [r7, #4]
 8006bba:	2220      	movs	r2, #32
 8006bbc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode          = HAL_I2C_MODE_NONE;
 8006bc0:	687b      	ldr	r3, [r7, #4]
 8006bc2:	2200      	movs	r2, #0
 8006bc4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8006bc8:	687b      	ldr	r3, [r7, #4]
 8006bca:	681b      	ldr	r3, [r3, #0]
 8006bcc:	685a      	ldr	r2, [r3, #4]
 8006bce:	687b      	ldr	r3, [r7, #4]
 8006bd0:	681b      	ldr	r3, [r3, #0]
 8006bd2:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 8006bd6:	605a      	str	r2, [r3, #4]
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8006bd8:	687b      	ldr	r3, [r7, #4]
 8006bda:	681b      	ldr	r3, [r3, #0]
 8006bdc:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 8006be0:	615a      	str	r2, [r3, #20]
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8006be2:	687b      	ldr	r3, [r7, #4]
 8006be4:	681b      	ldr	r3, [r3, #0]
 8006be6:	681a      	ldr	r2, [r3, #0]
 8006be8:	687b      	ldr	r3, [r7, #4]
 8006bea:	681b      	ldr	r3, [r3, #0]
 8006bec:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8006bf0:	601a      	str	r2, [r3, #0]
    I2C_Flush_DR(hi2c);
 8006bf2:	6878      	ldr	r0, [r7, #4]
 8006bf4:	f7fd ffd2 	bl	8004b9c <I2C_Flush_DR>
    HAL_I2C_SlaveTxCpltCallback(hi2c);
 8006bf8:	6878      	ldr	r0, [r7, #4]
 8006bfa:	f7fe ff69 	bl	8005ad0 <HAL_I2C_SlaveTxCpltCallback>
}
 8006bfe:	e004      	b.n	8006c0a <I2C_Slave_AF+0xda>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8006c00:	687b      	ldr	r3, [r7, #4]
 8006c02:	681b      	ldr	r3, [r3, #0]
 8006c04:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 8006c08:	615a      	str	r2, [r3, #20]
}
 8006c0a:	bf00      	nop
 8006c0c:	3710      	adds	r7, #16
 8006c0e:	46bd      	mov	sp, r7
 8006c10:	bd80      	pop	{r7, pc}
 8006c12:	bf00      	nop
 8006c14:	ffff0000 	.word	0xffff0000

08006c18 <I2C_ITError>:
  * @brief  I2C interrupts error process
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_ITError(I2C_HandleTypeDef *hi2c)
{
 8006c18:	b580      	push	{r7, lr}
 8006c1a:	b084      	sub	sp, #16
 8006c1c:	af00      	add	r7, sp, #0
 8006c1e:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8006c20:	687b      	ldr	r3, [r7, #4]
 8006c22:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8006c26:	73fb      	strb	r3, [r7, #15]
  HAL_I2C_ModeTypeDef CurrentMode = hi2c->Mode;
 8006c28:	687b      	ldr	r3, [r7, #4]
 8006c2a:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8006c2e:	73bb      	strb	r3, [r7, #14]
  uint32_t CurrentError;

  if (((CurrentMode == HAL_I2C_MODE_MASTER) || (CurrentMode == HAL_I2C_MODE_MEM)) && (CurrentState == HAL_I2C_STATE_BUSY_RX))
 8006c30:	7bbb      	ldrb	r3, [r7, #14]
 8006c32:	2b10      	cmp	r3, #16
 8006c34:	d002      	beq.n	8006c3c <I2C_ITError+0x24>
 8006c36:	7bbb      	ldrb	r3, [r7, #14]
 8006c38:	2b40      	cmp	r3, #64	@ 0x40
 8006c3a:	d10a      	bne.n	8006c52 <I2C_ITError+0x3a>
 8006c3c:	7bfb      	ldrb	r3, [r7, #15]
 8006c3e:	2b22      	cmp	r3, #34	@ 0x22
 8006c40:	d107      	bne.n	8006c52 <I2C_ITError+0x3a>
  {
    /* Disable Pos bit in I2C CR1 when error occurred in Master/Mem Receive IT Process */
    hi2c->Instance->CR1 &= ~I2C_CR1_POS;
 8006c42:	687b      	ldr	r3, [r7, #4]
 8006c44:	681b      	ldr	r3, [r3, #0]
 8006c46:	681a      	ldr	r2, [r3, #0]
 8006c48:	687b      	ldr	r3, [r7, #4]
 8006c4a:	681b      	ldr	r3, [r3, #0]
 8006c4c:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8006c50:	601a      	str	r2, [r3, #0]
  }

  if (((uint32_t)CurrentState & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
 8006c52:	7bfb      	ldrb	r3, [r7, #15]
 8006c54:	f003 0328 	and.w	r3, r3, #40	@ 0x28
 8006c58:	2b28      	cmp	r3, #40	@ 0x28
 8006c5a:	d107      	bne.n	8006c6c <I2C_ITError+0x54>
  {
    /* keep HAL_I2C_STATE_LISTEN */
    hi2c->PreviousState = I2C_STATE_NONE;
 8006c5c:	687b      	ldr	r3, [r7, #4]
 8006c5e:	2200      	movs	r2, #0
 8006c60:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->State = HAL_I2C_STATE_LISTEN;
 8006c62:	687b      	ldr	r3, [r7, #4]
 8006c64:	2228      	movs	r2, #40	@ 0x28
 8006c66:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
 8006c6a:	e015      	b.n	8006c98 <I2C_ITError+0x80>
  }
  else
  {
    /* If state is an abort treatment on going, don't change state */
    /* This change will be do later */
    if ((READ_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN) != I2C_CR2_DMAEN) && (CurrentState != HAL_I2C_STATE_ABORT))
 8006c6c:	687b      	ldr	r3, [r7, #4]
 8006c6e:	681b      	ldr	r3, [r3, #0]
 8006c70:	685b      	ldr	r3, [r3, #4]
 8006c72:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8006c76:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8006c7a:	d00a      	beq.n	8006c92 <I2C_ITError+0x7a>
 8006c7c:	7bfb      	ldrb	r3, [r7, #15]
 8006c7e:	2b60      	cmp	r3, #96	@ 0x60
 8006c80:	d007      	beq.n	8006c92 <I2C_ITError+0x7a>
    {
      hi2c->State = HAL_I2C_STATE_READY;
 8006c82:	687b      	ldr	r3, [r7, #4]
 8006c84:	2220      	movs	r2, #32
 8006c86:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8006c8a:	687b      	ldr	r3, [r7, #4]
 8006c8c:	2200      	movs	r2, #0
 8006c8e:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    }
    hi2c->PreviousState = I2C_STATE_NONE;
 8006c92:	687b      	ldr	r3, [r7, #4]
 8006c94:	2200      	movs	r2, #0
 8006c96:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Abort DMA transfer */
  if (READ_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN) == I2C_CR2_DMAEN)
 8006c98:	687b      	ldr	r3, [r7, #4]
 8006c9a:	681b      	ldr	r3, [r3, #0]
 8006c9c:	685b      	ldr	r3, [r3, #4]
 8006c9e:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8006ca2:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8006ca6:	d162      	bne.n	8006d6e <I2C_ITError+0x156>
  {
    hi2c->Instance->CR2 &= ~I2C_CR2_DMAEN;
 8006ca8:	687b      	ldr	r3, [r7, #4]
 8006caa:	681b      	ldr	r3, [r3, #0]
 8006cac:	685a      	ldr	r2, [r3, #4]
 8006cae:	687b      	ldr	r3, [r7, #4]
 8006cb0:	681b      	ldr	r3, [r3, #0]
 8006cb2:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8006cb6:	605a      	str	r2, [r3, #4]

    if (hi2c->hdmatx->State != HAL_DMA_STATE_READY)
 8006cb8:	687b      	ldr	r3, [r7, #4]
 8006cba:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8006cbc:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8006cc0:	b2db      	uxtb	r3, r3
 8006cc2:	2b01      	cmp	r3, #1
 8006cc4:	d020      	beq.n	8006d08 <I2C_ITError+0xf0>
    {
      /* Set the DMA Abort callback :
      will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
      hi2c->hdmatx->XferAbortCallback = I2C_DMAAbort;
 8006cc6:	687b      	ldr	r3, [r7, #4]
 8006cc8:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8006cca:	4a6a      	ldr	r2, [pc, #424]	@ (8006e74 <I2C_ITError+0x25c>)
 8006ccc:	651a      	str	r2, [r3, #80]	@ 0x50

      if (HAL_DMA_Abort_IT(hi2c->hdmatx) != HAL_OK)
 8006cce:	687b      	ldr	r3, [r7, #4]
 8006cd0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8006cd2:	4618      	mov	r0, r3
 8006cd4:	f7fd f816 	bl	8003d04 <HAL_DMA_Abort_IT>
 8006cd8:	4603      	mov	r3, r0
 8006cda:	2b00      	cmp	r3, #0
 8006cdc:	f000 8089 	beq.w	8006df2 <I2C_ITError+0x1da>
      {
        /* Disable I2C peripheral to prevent dummy data in buffer */
        __HAL_I2C_DISABLE(hi2c);
 8006ce0:	687b      	ldr	r3, [r7, #4]
 8006ce2:	681b      	ldr	r3, [r3, #0]
 8006ce4:	681a      	ldr	r2, [r3, #0]
 8006ce6:	687b      	ldr	r3, [r7, #4]
 8006ce8:	681b      	ldr	r3, [r3, #0]
 8006cea:	f022 0201 	bic.w	r2, r2, #1
 8006cee:	601a      	str	r2, [r3, #0]

        hi2c->State = HAL_I2C_STATE_READY;
 8006cf0:	687b      	ldr	r3, [r7, #4]
 8006cf2:	2220      	movs	r2, #32
 8006cf4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

        /* Call Directly XferAbortCallback function in case of error */
        hi2c->hdmatx->XferAbortCallback(hi2c->hdmatx);
 8006cf8:	687b      	ldr	r3, [r7, #4]
 8006cfa:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8006cfc:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8006cfe:	687a      	ldr	r2, [r7, #4]
 8006d00:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 8006d02:	4610      	mov	r0, r2
 8006d04:	4798      	blx	r3
 8006d06:	e074      	b.n	8006df2 <I2C_ITError+0x1da>
    }
    else
    {
      /* Set the DMA Abort callback :
      will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
      hi2c->hdmarx->XferAbortCallback = I2C_DMAAbort;
 8006d08:	687b      	ldr	r3, [r7, #4]
 8006d0a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006d0c:	4a59      	ldr	r2, [pc, #356]	@ (8006e74 <I2C_ITError+0x25c>)
 8006d0e:	651a      	str	r2, [r3, #80]	@ 0x50

      if (HAL_DMA_Abort_IT(hi2c->hdmarx) != HAL_OK)
 8006d10:	687b      	ldr	r3, [r7, #4]
 8006d12:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006d14:	4618      	mov	r0, r3
 8006d16:	f7fc fff5 	bl	8003d04 <HAL_DMA_Abort_IT>
 8006d1a:	4603      	mov	r3, r0
 8006d1c:	2b00      	cmp	r3, #0
 8006d1e:	d068      	beq.n	8006df2 <I2C_ITError+0x1da>
      {
        /* Store Last receive data if any */
        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 8006d20:	687b      	ldr	r3, [r7, #4]
 8006d22:	681b      	ldr	r3, [r3, #0]
 8006d24:	695b      	ldr	r3, [r3, #20]
 8006d26:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006d2a:	2b40      	cmp	r3, #64	@ 0x40
 8006d2c:	d10b      	bne.n	8006d46 <I2C_ITError+0x12e>
        {
          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8006d2e:	687b      	ldr	r3, [r7, #4]
 8006d30:	681b      	ldr	r3, [r3, #0]
 8006d32:	691a      	ldr	r2, [r3, #16]
 8006d34:	687b      	ldr	r3, [r7, #4]
 8006d36:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006d38:	b2d2      	uxtb	r2, r2
 8006d3a:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8006d3c:	687b      	ldr	r3, [r7, #4]
 8006d3e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006d40:	1c5a      	adds	r2, r3, #1
 8006d42:	687b      	ldr	r3, [r7, #4]
 8006d44:	625a      	str	r2, [r3, #36]	@ 0x24
        }

        /* Disable I2C peripheral to prevent dummy data in buffer */
        __HAL_I2C_DISABLE(hi2c);
 8006d46:	687b      	ldr	r3, [r7, #4]
 8006d48:	681b      	ldr	r3, [r3, #0]
 8006d4a:	681a      	ldr	r2, [r3, #0]
 8006d4c:	687b      	ldr	r3, [r7, #4]
 8006d4e:	681b      	ldr	r3, [r3, #0]
 8006d50:	f022 0201 	bic.w	r2, r2, #1
 8006d54:	601a      	str	r2, [r3, #0]

        hi2c->State = HAL_I2C_STATE_READY;
 8006d56:	687b      	ldr	r3, [r7, #4]
 8006d58:	2220      	movs	r2, #32
 8006d5a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

        /* Call Directly hi2c->hdmarx->XferAbortCallback function in case of error */
        hi2c->hdmarx->XferAbortCallback(hi2c->hdmarx);
 8006d5e:	687b      	ldr	r3, [r7, #4]
 8006d60:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006d62:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8006d64:	687a      	ldr	r2, [r7, #4]
 8006d66:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 8006d68:	4610      	mov	r0, r2
 8006d6a:	4798      	blx	r3
 8006d6c:	e041      	b.n	8006df2 <I2C_ITError+0x1da>
      }
    }
  }
  else if (hi2c->State == HAL_I2C_STATE_ABORT)
 8006d6e:	687b      	ldr	r3, [r7, #4]
 8006d70:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8006d74:	b2db      	uxtb	r3, r3
 8006d76:	2b60      	cmp	r3, #96	@ 0x60
 8006d78:	d125      	bne.n	8006dc6 <I2C_ITError+0x1ae>
  {
    hi2c->State = HAL_I2C_STATE_READY;
 8006d7a:	687b      	ldr	r3, [r7, #4]
 8006d7c:	2220      	movs	r2, #32
 8006d7e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8006d82:	687b      	ldr	r3, [r7, #4]
 8006d84:	2200      	movs	r2, #0
 8006d86:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Store Last receive data if any */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 8006d88:	687b      	ldr	r3, [r7, #4]
 8006d8a:	681b      	ldr	r3, [r3, #0]
 8006d8c:	695b      	ldr	r3, [r3, #20]
 8006d8e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006d92:	2b40      	cmp	r3, #64	@ 0x40
 8006d94:	d10b      	bne.n	8006dae <I2C_ITError+0x196>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8006d96:	687b      	ldr	r3, [r7, #4]
 8006d98:	681b      	ldr	r3, [r3, #0]
 8006d9a:	691a      	ldr	r2, [r3, #16]
 8006d9c:	687b      	ldr	r3, [r7, #4]
 8006d9e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006da0:	b2d2      	uxtb	r2, r2
 8006da2:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8006da4:	687b      	ldr	r3, [r7, #4]
 8006da6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006da8:	1c5a      	adds	r2, r3, #1
 8006daa:	687b      	ldr	r3, [r7, #4]
 8006dac:	625a      	str	r2, [r3, #36]	@ 0x24
    }

    /* Disable I2C peripheral to prevent dummy data in buffer */
    __HAL_I2C_DISABLE(hi2c);
 8006dae:	687b      	ldr	r3, [r7, #4]
 8006db0:	681b      	ldr	r3, [r3, #0]
 8006db2:	681a      	ldr	r2, [r3, #0]
 8006db4:	687b      	ldr	r3, [r7, #4]
 8006db6:	681b      	ldr	r3, [r3, #0]
 8006db8:	f022 0201 	bic.w	r2, r2, #1
 8006dbc:	601a      	str	r2, [r3, #0]

    /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->AbortCpltCallback(hi2c);
#else
    HAL_I2C_AbortCpltCallback(hi2c);
 8006dbe:	6878      	ldr	r0, [r7, #4]
 8006dc0:	f7fe fed0 	bl	8005b64 <HAL_I2C_AbortCpltCallback>
 8006dc4:	e015      	b.n	8006df2 <I2C_ITError+0x1da>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
  else
  {
    /* Store Last receive data if any */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 8006dc6:	687b      	ldr	r3, [r7, #4]
 8006dc8:	681b      	ldr	r3, [r3, #0]
 8006dca:	695b      	ldr	r3, [r3, #20]
 8006dcc:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006dd0:	2b40      	cmp	r3, #64	@ 0x40
 8006dd2:	d10b      	bne.n	8006dec <I2C_ITError+0x1d4>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8006dd4:	687b      	ldr	r3, [r7, #4]
 8006dd6:	681b      	ldr	r3, [r3, #0]
 8006dd8:	691a      	ldr	r2, [r3, #16]
 8006dda:	687b      	ldr	r3, [r7, #4]
 8006ddc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006dde:	b2d2      	uxtb	r2, r2
 8006de0:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8006de2:	687b      	ldr	r3, [r7, #4]
 8006de4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006de6:	1c5a      	adds	r2, r3, #1
 8006de8:	687b      	ldr	r3, [r7, #4]
 8006dea:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Call user error callback */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->ErrorCallback(hi2c);
#else
    HAL_I2C_ErrorCallback(hi2c);
 8006dec:	6878      	ldr	r0, [r7, #4]
 8006dee:	f7fe feaf 	bl	8005b50 <HAL_I2C_ErrorCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  /* STOP Flag is not set after a NACK reception, BusError, ArbitrationLost, OverRun */
  CurrentError = hi2c->ErrorCode;
 8006df2:	687b      	ldr	r3, [r7, #4]
 8006df4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006df6:	60bb      	str	r3, [r7, #8]

  if (((CurrentError & HAL_I2C_ERROR_BERR) == HAL_I2C_ERROR_BERR) || \
 8006df8:	68bb      	ldr	r3, [r7, #8]
 8006dfa:	f003 0301 	and.w	r3, r3, #1
 8006dfe:	2b00      	cmp	r3, #0
 8006e00:	d10e      	bne.n	8006e20 <I2C_ITError+0x208>
      ((CurrentError & HAL_I2C_ERROR_ARLO) == HAL_I2C_ERROR_ARLO) || \
 8006e02:	68bb      	ldr	r3, [r7, #8]
 8006e04:	f003 0302 	and.w	r3, r3, #2
  if (((CurrentError & HAL_I2C_ERROR_BERR) == HAL_I2C_ERROR_BERR) || \
 8006e08:	2b00      	cmp	r3, #0
 8006e0a:	d109      	bne.n	8006e20 <I2C_ITError+0x208>
      ((CurrentError & HAL_I2C_ERROR_AF) == HAL_I2C_ERROR_AF)     || \
 8006e0c:	68bb      	ldr	r3, [r7, #8]
 8006e0e:	f003 0304 	and.w	r3, r3, #4
      ((CurrentError & HAL_I2C_ERROR_ARLO) == HAL_I2C_ERROR_ARLO) || \
 8006e12:	2b00      	cmp	r3, #0
 8006e14:	d104      	bne.n	8006e20 <I2C_ITError+0x208>
      ((CurrentError & HAL_I2C_ERROR_OVR) == HAL_I2C_ERROR_OVR))
 8006e16:	68bb      	ldr	r3, [r7, #8]
 8006e18:	f003 0308 	and.w	r3, r3, #8
      ((CurrentError & HAL_I2C_ERROR_AF) == HAL_I2C_ERROR_AF)     || \
 8006e1c:	2b00      	cmp	r3, #0
 8006e1e:	d007      	beq.n	8006e30 <I2C_ITError+0x218>
  {
    /* Disable EVT, BUF and ERR interrupt */
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8006e20:	687b      	ldr	r3, [r7, #4]
 8006e22:	681b      	ldr	r3, [r3, #0]
 8006e24:	685a      	ldr	r2, [r3, #4]
 8006e26:	687b      	ldr	r3, [r7, #4]
 8006e28:	681b      	ldr	r3, [r3, #0]
 8006e2a:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 8006e2e:	605a      	str	r2, [r3, #4]
  }

  /* So may inform upper layer that listen phase is stopped */
  /* during NACK error treatment */
  CurrentState = hi2c->State;
 8006e30:	687b      	ldr	r3, [r7, #4]
 8006e32:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8006e36:	73fb      	strb	r3, [r7, #15]
  if (((hi2c->ErrorCode & HAL_I2C_ERROR_AF) == HAL_I2C_ERROR_AF) && (CurrentState == HAL_I2C_STATE_LISTEN))
 8006e38:	687b      	ldr	r3, [r7, #4]
 8006e3a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006e3c:	f003 0304 	and.w	r3, r3, #4
 8006e40:	2b04      	cmp	r3, #4
 8006e42:	d113      	bne.n	8006e6c <I2C_ITError+0x254>
 8006e44:	7bfb      	ldrb	r3, [r7, #15]
 8006e46:	2b28      	cmp	r3, #40	@ 0x28
 8006e48:	d110      	bne.n	8006e6c <I2C_ITError+0x254>
  {
    hi2c->XferOptions   = I2C_NO_OPTION_FRAME;
 8006e4a:	687b      	ldr	r3, [r7, #4]
 8006e4c:	4a0a      	ldr	r2, [pc, #40]	@ (8006e78 <I2C_ITError+0x260>)
 8006e4e:	62da      	str	r2, [r3, #44]	@ 0x2c
    hi2c->PreviousState = I2C_STATE_NONE;
 8006e50:	687b      	ldr	r3, [r7, #4]
 8006e52:	2200      	movs	r2, #0
 8006e54:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->State         = HAL_I2C_STATE_READY;
 8006e56:	687b      	ldr	r3, [r7, #4]
 8006e58:	2220      	movs	r2, #32
 8006e5a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode          = HAL_I2C_MODE_NONE;
 8006e5e:	687b      	ldr	r3, [r7, #4]
 8006e60:	2200      	movs	r2, #0
 8006e62:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Call the Listen Complete callback, to inform upper layer of the end of Listen usecase */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->ListenCpltCallback(hi2c);
#else
    HAL_I2C_ListenCpltCallback(hi2c);
 8006e66:	6878      	ldr	r0, [r7, #4]
 8006e68:	f7fe fe54 	bl	8005b14 <HAL_I2C_ListenCpltCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
}
 8006e6c:	bf00      	nop
 8006e6e:	3710      	adds	r7, #16
 8006e70:	46bd      	mov	sp, r7
 8006e72:	bd80      	pop	{r7, pc}
 8006e74:	0800727d 	.word	0x0800727d
 8006e78:	ffff0000 	.word	0xffff0000

08006e7c <I2C_MasterRequestWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 8006e7c:	b580      	push	{r7, lr}
 8006e7e:	b088      	sub	sp, #32
 8006e80:	af02      	add	r7, sp, #8
 8006e82:	60f8      	str	r0, [r7, #12]
 8006e84:	607a      	str	r2, [r7, #4]
 8006e86:	603b      	str	r3, [r7, #0]
 8006e88:	460b      	mov	r3, r1
 8006e8a:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8006e8c:	68fb      	ldr	r3, [r7, #12]
 8006e8e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006e90:	617b      	str	r3, [r7, #20]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 8006e92:	697b      	ldr	r3, [r7, #20]
 8006e94:	2b08      	cmp	r3, #8
 8006e96:	d006      	beq.n	8006ea6 <I2C_MasterRequestWrite+0x2a>
 8006e98:	697b      	ldr	r3, [r7, #20]
 8006e9a:	2b01      	cmp	r3, #1
 8006e9c:	d003      	beq.n	8006ea6 <I2C_MasterRequestWrite+0x2a>
 8006e9e:	697b      	ldr	r3, [r7, #20]
 8006ea0:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 8006ea4:	d108      	bne.n	8006eb8 <I2C_MasterRequestWrite+0x3c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8006ea6:	68fb      	ldr	r3, [r7, #12]
 8006ea8:	681b      	ldr	r3, [r3, #0]
 8006eaa:	681a      	ldr	r2, [r3, #0]
 8006eac:	68fb      	ldr	r3, [r7, #12]
 8006eae:	681b      	ldr	r3, [r3, #0]
 8006eb0:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8006eb4:	601a      	str	r2, [r3, #0]
 8006eb6:	e00b      	b.n	8006ed0 <I2C_MasterRequestWrite+0x54>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_RX)
 8006eb8:	68fb      	ldr	r3, [r7, #12]
 8006eba:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006ebc:	2b12      	cmp	r3, #18
 8006ebe:	d107      	bne.n	8006ed0 <I2C_MasterRequestWrite+0x54>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8006ec0:	68fb      	ldr	r3, [r7, #12]
 8006ec2:	681b      	ldr	r3, [r3, #0]
 8006ec4:	681a      	ldr	r2, [r3, #0]
 8006ec6:	68fb      	ldr	r3, [r7, #12]
 8006ec8:	681b      	ldr	r3, [r3, #0]
 8006eca:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8006ece:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8006ed0:	683b      	ldr	r3, [r7, #0]
 8006ed2:	9300      	str	r3, [sp, #0]
 8006ed4:	687b      	ldr	r3, [r7, #4]
 8006ed6:	2200      	movs	r2, #0
 8006ed8:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8006edc:	68f8      	ldr	r0, [r7, #12]
 8006ede:	f000 fa75 	bl	80073cc <I2C_WaitOnFlagUntilTimeout>
 8006ee2:	4603      	mov	r3, r0
 8006ee4:	2b00      	cmp	r3, #0
 8006ee6:	d00d      	beq.n	8006f04 <I2C_MasterRequestWrite+0x88>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8006ee8:	68fb      	ldr	r3, [r7, #12]
 8006eea:	681b      	ldr	r3, [r3, #0]
 8006eec:	681b      	ldr	r3, [r3, #0]
 8006eee:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006ef2:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8006ef6:	d103      	bne.n	8006f00 <I2C_MasterRequestWrite+0x84>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8006ef8:	68fb      	ldr	r3, [r7, #12]
 8006efa:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8006efe:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 8006f00:	2303      	movs	r3, #3
 8006f02:	e035      	b.n	8006f70 <I2C_MasterRequestWrite+0xf4>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8006f04:	68fb      	ldr	r3, [r7, #12]
 8006f06:	691b      	ldr	r3, [r3, #16]
 8006f08:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8006f0c:	d108      	bne.n	8006f20 <I2C_MasterRequestWrite+0xa4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8006f0e:	897b      	ldrh	r3, [r7, #10]
 8006f10:	b2db      	uxtb	r3, r3
 8006f12:	461a      	mov	r2, r3
 8006f14:	68fb      	ldr	r3, [r7, #12]
 8006f16:	681b      	ldr	r3, [r3, #0]
 8006f18:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 8006f1c:	611a      	str	r2, [r3, #16]
 8006f1e:	e01b      	b.n	8006f58 <I2C_MasterRequestWrite+0xdc>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 8006f20:	897b      	ldrh	r3, [r7, #10]
 8006f22:	11db      	asrs	r3, r3, #7
 8006f24:	b2db      	uxtb	r3, r3
 8006f26:	f003 0306 	and.w	r3, r3, #6
 8006f2a:	b2db      	uxtb	r3, r3
 8006f2c:	f063 030f 	orn	r3, r3, #15
 8006f30:	b2da      	uxtb	r2, r3
 8006f32:	68fb      	ldr	r3, [r7, #12]
 8006f34:	681b      	ldr	r3, [r3, #0]
 8006f36:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 8006f38:	683b      	ldr	r3, [r7, #0]
 8006f3a:	687a      	ldr	r2, [r7, #4]
 8006f3c:	490e      	ldr	r1, [pc, #56]	@ (8006f78 <I2C_MasterRequestWrite+0xfc>)
 8006f3e:	68f8      	ldr	r0, [r7, #12]
 8006f40:	f000 fabe 	bl	80074c0 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8006f44:	4603      	mov	r3, r0
 8006f46:	2b00      	cmp	r3, #0
 8006f48:	d001      	beq.n	8006f4e <I2C_MasterRequestWrite+0xd2>
    {
      return HAL_ERROR;
 8006f4a:	2301      	movs	r3, #1
 8006f4c:	e010      	b.n	8006f70 <I2C_MasterRequestWrite+0xf4>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 8006f4e:	897b      	ldrh	r3, [r7, #10]
 8006f50:	b2da      	uxtb	r2, r3
 8006f52:	68fb      	ldr	r3, [r7, #12]
 8006f54:	681b      	ldr	r3, [r3, #0]
 8006f56:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8006f58:	683b      	ldr	r3, [r7, #0]
 8006f5a:	687a      	ldr	r2, [r7, #4]
 8006f5c:	4907      	ldr	r1, [pc, #28]	@ (8006f7c <I2C_MasterRequestWrite+0x100>)
 8006f5e:	68f8      	ldr	r0, [r7, #12]
 8006f60:	f000 faae 	bl	80074c0 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8006f64:	4603      	mov	r3, r0
 8006f66:	2b00      	cmp	r3, #0
 8006f68:	d001      	beq.n	8006f6e <I2C_MasterRequestWrite+0xf2>
  {
    return HAL_ERROR;
 8006f6a:	2301      	movs	r3, #1
 8006f6c:	e000      	b.n	8006f70 <I2C_MasterRequestWrite+0xf4>
  }

  return HAL_OK;
 8006f6e:	2300      	movs	r3, #0
}
 8006f70:	4618      	mov	r0, r3
 8006f72:	3718      	adds	r7, #24
 8006f74:	46bd      	mov	sp, r7
 8006f76:	bd80      	pop	{r7, pc}
 8006f78:	00010008 	.word	0x00010008
 8006f7c:	00010002 	.word	0x00010002

08006f80 <I2C_RequestMemoryWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 8006f80:	b580      	push	{r7, lr}
 8006f82:	b088      	sub	sp, #32
 8006f84:	af02      	add	r7, sp, #8
 8006f86:	60f8      	str	r0, [r7, #12]
 8006f88:	4608      	mov	r0, r1
 8006f8a:	4611      	mov	r1, r2
 8006f8c:	461a      	mov	r2, r3
 8006f8e:	4603      	mov	r3, r0
 8006f90:	817b      	strh	r3, [r7, #10]
 8006f92:	460b      	mov	r3, r1
 8006f94:	813b      	strh	r3, [r7, #8]
 8006f96:	4613      	mov	r3, r2
 8006f98:	80fb      	strh	r3, [r7, #6]
  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8006f9a:	68fb      	ldr	r3, [r7, #12]
 8006f9c:	681b      	ldr	r3, [r3, #0]
 8006f9e:	681a      	ldr	r2, [r3, #0]
 8006fa0:	68fb      	ldr	r3, [r7, #12]
 8006fa2:	681b      	ldr	r3, [r3, #0]
 8006fa4:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8006fa8:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8006faa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006fac:	9300      	str	r3, [sp, #0]
 8006fae:	6a3b      	ldr	r3, [r7, #32]
 8006fb0:	2200      	movs	r2, #0
 8006fb2:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8006fb6:	68f8      	ldr	r0, [r7, #12]
 8006fb8:	f000 fa08 	bl	80073cc <I2C_WaitOnFlagUntilTimeout>
 8006fbc:	4603      	mov	r3, r0
 8006fbe:	2b00      	cmp	r3, #0
 8006fc0:	d00d      	beq.n	8006fde <I2C_RequestMemoryWrite+0x5e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8006fc2:	68fb      	ldr	r3, [r7, #12]
 8006fc4:	681b      	ldr	r3, [r3, #0]
 8006fc6:	681b      	ldr	r3, [r3, #0]
 8006fc8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006fcc:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8006fd0:	d103      	bne.n	8006fda <I2C_RequestMemoryWrite+0x5a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8006fd2:	68fb      	ldr	r3, [r7, #12]
 8006fd4:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8006fd8:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 8006fda:	2303      	movs	r3, #3
 8006fdc:	e05f      	b.n	800709e <I2C_RequestMemoryWrite+0x11e>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8006fde:	897b      	ldrh	r3, [r7, #10]
 8006fe0:	b2db      	uxtb	r3, r3
 8006fe2:	461a      	mov	r2, r3
 8006fe4:	68fb      	ldr	r3, [r7, #12]
 8006fe6:	681b      	ldr	r3, [r3, #0]
 8006fe8:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 8006fec:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8006fee:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006ff0:	6a3a      	ldr	r2, [r7, #32]
 8006ff2:	492d      	ldr	r1, [pc, #180]	@ (80070a8 <I2C_RequestMemoryWrite+0x128>)
 8006ff4:	68f8      	ldr	r0, [r7, #12]
 8006ff6:	f000 fa63 	bl	80074c0 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8006ffa:	4603      	mov	r3, r0
 8006ffc:	2b00      	cmp	r3, #0
 8006ffe:	d001      	beq.n	8007004 <I2C_RequestMemoryWrite+0x84>
  {
    return HAL_ERROR;
 8007000:	2301      	movs	r3, #1
 8007002:	e04c      	b.n	800709e <I2C_RequestMemoryWrite+0x11e>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8007004:	2300      	movs	r3, #0
 8007006:	617b      	str	r3, [r7, #20]
 8007008:	68fb      	ldr	r3, [r7, #12]
 800700a:	681b      	ldr	r3, [r3, #0]
 800700c:	695b      	ldr	r3, [r3, #20]
 800700e:	617b      	str	r3, [r7, #20]
 8007010:	68fb      	ldr	r3, [r7, #12]
 8007012:	681b      	ldr	r3, [r3, #0]
 8007014:	699b      	ldr	r3, [r3, #24]
 8007016:	617b      	str	r3, [r7, #20]
 8007018:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800701a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800701c:	6a39      	ldr	r1, [r7, #32]
 800701e:	68f8      	ldr	r0, [r7, #12]
 8007020:	f000 faee 	bl	8007600 <I2C_WaitOnTXEFlagUntilTimeout>
 8007024:	4603      	mov	r3, r0
 8007026:	2b00      	cmp	r3, #0
 8007028:	d00d      	beq.n	8007046 <I2C_RequestMemoryWrite+0xc6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800702a:	68fb      	ldr	r3, [r7, #12]
 800702c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800702e:	2b04      	cmp	r3, #4
 8007030:	d107      	bne.n	8007042 <I2C_RequestMemoryWrite+0xc2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8007032:	68fb      	ldr	r3, [r7, #12]
 8007034:	681b      	ldr	r3, [r3, #0]
 8007036:	681a      	ldr	r2, [r3, #0]
 8007038:	68fb      	ldr	r3, [r7, #12]
 800703a:	681b      	ldr	r3, [r3, #0]
 800703c:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8007040:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8007042:	2301      	movs	r3, #1
 8007044:	e02b      	b.n	800709e <I2C_RequestMemoryWrite+0x11e>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8007046:	88fb      	ldrh	r3, [r7, #6]
 8007048:	2b01      	cmp	r3, #1
 800704a:	d105      	bne.n	8007058 <I2C_RequestMemoryWrite+0xd8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 800704c:	893b      	ldrh	r3, [r7, #8]
 800704e:	b2da      	uxtb	r2, r3
 8007050:	68fb      	ldr	r3, [r7, #12]
 8007052:	681b      	ldr	r3, [r3, #0]
 8007054:	611a      	str	r2, [r3, #16]
 8007056:	e021      	b.n	800709c <I2C_RequestMemoryWrite+0x11c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 8007058:	893b      	ldrh	r3, [r7, #8]
 800705a:	0a1b      	lsrs	r3, r3, #8
 800705c:	b29b      	uxth	r3, r3
 800705e:	b2da      	uxtb	r2, r3
 8007060:	68fb      	ldr	r3, [r7, #12]
 8007062:	681b      	ldr	r3, [r3, #0]
 8007064:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8007066:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8007068:	6a39      	ldr	r1, [r7, #32]
 800706a:	68f8      	ldr	r0, [r7, #12]
 800706c:	f000 fac8 	bl	8007600 <I2C_WaitOnTXEFlagUntilTimeout>
 8007070:	4603      	mov	r3, r0
 8007072:	2b00      	cmp	r3, #0
 8007074:	d00d      	beq.n	8007092 <I2C_RequestMemoryWrite+0x112>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8007076:	68fb      	ldr	r3, [r7, #12]
 8007078:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800707a:	2b04      	cmp	r3, #4
 800707c:	d107      	bne.n	800708e <I2C_RequestMemoryWrite+0x10e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800707e:	68fb      	ldr	r3, [r7, #12]
 8007080:	681b      	ldr	r3, [r3, #0]
 8007082:	681a      	ldr	r2, [r3, #0]
 8007084:	68fb      	ldr	r3, [r7, #12]
 8007086:	681b      	ldr	r3, [r3, #0]
 8007088:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800708c:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 800708e:	2301      	movs	r3, #1
 8007090:	e005      	b.n	800709e <I2C_RequestMemoryWrite+0x11e>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8007092:	893b      	ldrh	r3, [r7, #8]
 8007094:	b2da      	uxtb	r2, r3
 8007096:	68fb      	ldr	r3, [r7, #12]
 8007098:	681b      	ldr	r3, [r3, #0]
 800709a:	611a      	str	r2, [r3, #16]
  }

  return HAL_OK;
 800709c:	2300      	movs	r3, #0
}
 800709e:	4618      	mov	r0, r3
 80070a0:	3718      	adds	r7, #24
 80070a2:	46bd      	mov	sp, r7
 80070a4:	bd80      	pop	{r7, pc}
 80070a6:	bf00      	nop
 80070a8:	00010002 	.word	0x00010002

080070ac <I2C_RequestMemoryRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 80070ac:	b580      	push	{r7, lr}
 80070ae:	b088      	sub	sp, #32
 80070b0:	af02      	add	r7, sp, #8
 80070b2:	60f8      	str	r0, [r7, #12]
 80070b4:	4608      	mov	r0, r1
 80070b6:	4611      	mov	r1, r2
 80070b8:	461a      	mov	r2, r3
 80070ba:	4603      	mov	r3, r0
 80070bc:	817b      	strh	r3, [r7, #10]
 80070be:	460b      	mov	r3, r1
 80070c0:	813b      	strh	r3, [r7, #8]
 80070c2:	4613      	mov	r3, r2
 80070c4:	80fb      	strh	r3, [r7, #6]
  /* Enable Acknowledge */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80070c6:	68fb      	ldr	r3, [r7, #12]
 80070c8:	681b      	ldr	r3, [r3, #0]
 80070ca:	681a      	ldr	r2, [r3, #0]
 80070cc:	68fb      	ldr	r3, [r7, #12]
 80070ce:	681b      	ldr	r3, [r3, #0]
 80070d0:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 80070d4:	601a      	str	r2, [r3, #0]

  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80070d6:	68fb      	ldr	r3, [r7, #12]
 80070d8:	681b      	ldr	r3, [r3, #0]
 80070da:	681a      	ldr	r2, [r3, #0]
 80070dc:	68fb      	ldr	r3, [r7, #12]
 80070de:	681b      	ldr	r3, [r3, #0]
 80070e0:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 80070e4:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 80070e6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80070e8:	9300      	str	r3, [sp, #0]
 80070ea:	6a3b      	ldr	r3, [r7, #32]
 80070ec:	2200      	movs	r2, #0
 80070ee:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 80070f2:	68f8      	ldr	r0, [r7, #12]
 80070f4:	f000 f96a 	bl	80073cc <I2C_WaitOnFlagUntilTimeout>
 80070f8:	4603      	mov	r3, r0
 80070fa:	2b00      	cmp	r3, #0
 80070fc:	d00d      	beq.n	800711a <I2C_RequestMemoryRead+0x6e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 80070fe:	68fb      	ldr	r3, [r7, #12]
 8007100:	681b      	ldr	r3, [r3, #0]
 8007102:	681b      	ldr	r3, [r3, #0]
 8007104:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8007108:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800710c:	d103      	bne.n	8007116 <I2C_RequestMemoryRead+0x6a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 800710e:	68fb      	ldr	r3, [r7, #12]
 8007110:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8007114:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 8007116:	2303      	movs	r3, #3
 8007118:	e0aa      	b.n	8007270 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 800711a:	897b      	ldrh	r3, [r7, #10]
 800711c:	b2db      	uxtb	r3, r3
 800711e:	461a      	mov	r2, r3
 8007120:	68fb      	ldr	r3, [r7, #12]
 8007122:	681b      	ldr	r3, [r3, #0]
 8007124:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 8007128:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 800712a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800712c:	6a3a      	ldr	r2, [r7, #32]
 800712e:	4952      	ldr	r1, [pc, #328]	@ (8007278 <I2C_RequestMemoryRead+0x1cc>)
 8007130:	68f8      	ldr	r0, [r7, #12]
 8007132:	f000 f9c5 	bl	80074c0 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8007136:	4603      	mov	r3, r0
 8007138:	2b00      	cmp	r3, #0
 800713a:	d001      	beq.n	8007140 <I2C_RequestMemoryRead+0x94>
  {
    return HAL_ERROR;
 800713c:	2301      	movs	r3, #1
 800713e:	e097      	b.n	8007270 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8007140:	2300      	movs	r3, #0
 8007142:	617b      	str	r3, [r7, #20]
 8007144:	68fb      	ldr	r3, [r7, #12]
 8007146:	681b      	ldr	r3, [r3, #0]
 8007148:	695b      	ldr	r3, [r3, #20]
 800714a:	617b      	str	r3, [r7, #20]
 800714c:	68fb      	ldr	r3, [r7, #12]
 800714e:	681b      	ldr	r3, [r3, #0]
 8007150:	699b      	ldr	r3, [r3, #24]
 8007152:	617b      	str	r3, [r7, #20]
 8007154:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8007156:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8007158:	6a39      	ldr	r1, [r7, #32]
 800715a:	68f8      	ldr	r0, [r7, #12]
 800715c:	f000 fa50 	bl	8007600 <I2C_WaitOnTXEFlagUntilTimeout>
 8007160:	4603      	mov	r3, r0
 8007162:	2b00      	cmp	r3, #0
 8007164:	d00d      	beq.n	8007182 <I2C_RequestMemoryRead+0xd6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8007166:	68fb      	ldr	r3, [r7, #12]
 8007168:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800716a:	2b04      	cmp	r3, #4
 800716c:	d107      	bne.n	800717e <I2C_RequestMemoryRead+0xd2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800716e:	68fb      	ldr	r3, [r7, #12]
 8007170:	681b      	ldr	r3, [r3, #0]
 8007172:	681a      	ldr	r2, [r3, #0]
 8007174:	68fb      	ldr	r3, [r7, #12]
 8007176:	681b      	ldr	r3, [r3, #0]
 8007178:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800717c:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 800717e:	2301      	movs	r3, #1
 8007180:	e076      	b.n	8007270 <I2C_RequestMemoryRead+0x1c4>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8007182:	88fb      	ldrh	r3, [r7, #6]
 8007184:	2b01      	cmp	r3, #1
 8007186:	d105      	bne.n	8007194 <I2C_RequestMemoryRead+0xe8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8007188:	893b      	ldrh	r3, [r7, #8]
 800718a:	b2da      	uxtb	r2, r3
 800718c:	68fb      	ldr	r3, [r7, #12]
 800718e:	681b      	ldr	r3, [r3, #0]
 8007190:	611a      	str	r2, [r3, #16]
 8007192:	e021      	b.n	80071d8 <I2C_RequestMemoryRead+0x12c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 8007194:	893b      	ldrh	r3, [r7, #8]
 8007196:	0a1b      	lsrs	r3, r3, #8
 8007198:	b29b      	uxth	r3, r3
 800719a:	b2da      	uxtb	r2, r3
 800719c:	68fb      	ldr	r3, [r7, #12]
 800719e:	681b      	ldr	r3, [r3, #0]
 80071a0:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80071a2:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80071a4:	6a39      	ldr	r1, [r7, #32]
 80071a6:	68f8      	ldr	r0, [r7, #12]
 80071a8:	f000 fa2a 	bl	8007600 <I2C_WaitOnTXEFlagUntilTimeout>
 80071ac:	4603      	mov	r3, r0
 80071ae:	2b00      	cmp	r3, #0
 80071b0:	d00d      	beq.n	80071ce <I2C_RequestMemoryRead+0x122>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80071b2:	68fb      	ldr	r3, [r7, #12]
 80071b4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80071b6:	2b04      	cmp	r3, #4
 80071b8:	d107      	bne.n	80071ca <I2C_RequestMemoryRead+0x11e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80071ba:	68fb      	ldr	r3, [r7, #12]
 80071bc:	681b      	ldr	r3, [r3, #0]
 80071be:	681a      	ldr	r2, [r3, #0]
 80071c0:	68fb      	ldr	r3, [r7, #12]
 80071c2:	681b      	ldr	r3, [r3, #0]
 80071c4:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80071c8:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 80071ca:	2301      	movs	r3, #1
 80071cc:	e050      	b.n	8007270 <I2C_RequestMemoryRead+0x1c4>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 80071ce:	893b      	ldrh	r3, [r7, #8]
 80071d0:	b2da      	uxtb	r2, r3
 80071d2:	68fb      	ldr	r3, [r7, #12]
 80071d4:	681b      	ldr	r3, [r3, #0]
 80071d6:	611a      	str	r2, [r3, #16]
  }

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80071d8:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80071da:	6a39      	ldr	r1, [r7, #32]
 80071dc:	68f8      	ldr	r0, [r7, #12]
 80071de:	f000 fa0f 	bl	8007600 <I2C_WaitOnTXEFlagUntilTimeout>
 80071e2:	4603      	mov	r3, r0
 80071e4:	2b00      	cmp	r3, #0
 80071e6:	d00d      	beq.n	8007204 <I2C_RequestMemoryRead+0x158>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80071e8:	68fb      	ldr	r3, [r7, #12]
 80071ea:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80071ec:	2b04      	cmp	r3, #4
 80071ee:	d107      	bne.n	8007200 <I2C_RequestMemoryRead+0x154>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80071f0:	68fb      	ldr	r3, [r7, #12]
 80071f2:	681b      	ldr	r3, [r3, #0]
 80071f4:	681a      	ldr	r2, [r3, #0]
 80071f6:	68fb      	ldr	r3, [r7, #12]
 80071f8:	681b      	ldr	r3, [r3, #0]
 80071fa:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80071fe:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8007200:	2301      	movs	r3, #1
 8007202:	e035      	b.n	8007270 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Generate Restart */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8007204:	68fb      	ldr	r3, [r7, #12]
 8007206:	681b      	ldr	r3, [r3, #0]
 8007208:	681a      	ldr	r2, [r3, #0]
 800720a:	68fb      	ldr	r3, [r7, #12]
 800720c:	681b      	ldr	r3, [r3, #0]
 800720e:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8007212:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8007214:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007216:	9300      	str	r3, [sp, #0]
 8007218:	6a3b      	ldr	r3, [r7, #32]
 800721a:	2200      	movs	r2, #0
 800721c:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8007220:	68f8      	ldr	r0, [r7, #12]
 8007222:	f000 f8d3 	bl	80073cc <I2C_WaitOnFlagUntilTimeout>
 8007226:	4603      	mov	r3, r0
 8007228:	2b00      	cmp	r3, #0
 800722a:	d00d      	beq.n	8007248 <I2C_RequestMemoryRead+0x19c>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 800722c:	68fb      	ldr	r3, [r7, #12]
 800722e:	681b      	ldr	r3, [r3, #0]
 8007230:	681b      	ldr	r3, [r3, #0]
 8007232:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8007236:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800723a:	d103      	bne.n	8007244 <I2C_RequestMemoryRead+0x198>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 800723c:	68fb      	ldr	r3, [r7, #12]
 800723e:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8007242:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 8007244:	2303      	movs	r3, #3
 8007246:	e013      	b.n	8007270 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 8007248:	897b      	ldrh	r3, [r7, #10]
 800724a:	b2db      	uxtb	r3, r3
 800724c:	f043 0301 	orr.w	r3, r3, #1
 8007250:	b2da      	uxtb	r2, r3
 8007252:	68fb      	ldr	r3, [r7, #12]
 8007254:	681b      	ldr	r3, [r3, #0]
 8007256:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8007258:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800725a:	6a3a      	ldr	r2, [r7, #32]
 800725c:	4906      	ldr	r1, [pc, #24]	@ (8007278 <I2C_RequestMemoryRead+0x1cc>)
 800725e:	68f8      	ldr	r0, [r7, #12]
 8007260:	f000 f92e 	bl	80074c0 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8007264:	4603      	mov	r3, r0
 8007266:	2b00      	cmp	r3, #0
 8007268:	d001      	beq.n	800726e <I2C_RequestMemoryRead+0x1c2>
  {
    return HAL_ERROR;
 800726a:	2301      	movs	r3, #1
 800726c:	e000      	b.n	8007270 <I2C_RequestMemoryRead+0x1c4>
  }

  return HAL_OK;
 800726e:	2300      	movs	r3, #0
}
 8007270:	4618      	mov	r0, r3
 8007272:	3718      	adds	r7, #24
 8007274:	46bd      	mov	sp, r7
 8007276:	bd80      	pop	{r7, pc}
 8007278:	00010002 	.word	0x00010002

0800727c <I2C_DMAAbort>:
  *        (To be called at end of DMA Abort procedure).
  * @param hdma DMA handle.
  * @retval None
  */
static void I2C_DMAAbort(DMA_HandleTypeDef *hdma)
{
 800727c:	b580      	push	{r7, lr}
 800727e:	b086      	sub	sp, #24
 8007280:	af00      	add	r7, sp, #0
 8007282:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8007284:	2300      	movs	r3, #0
 8007286:	60fb      	str	r3, [r7, #12]
  I2C_HandleTypeDef *hi2c = (I2C_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent; /* Derogation MISRAC2012-Rule-11.5 */
 8007288:	687b      	ldr	r3, [r7, #4]
 800728a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800728c:	617b      	str	r3, [r7, #20]

  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 800728e:	697b      	ldr	r3, [r7, #20]
 8007290:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8007294:	74fb      	strb	r3, [r7, #19]

  /* During abort treatment, check that there is no pending STOP request */
  /* Wait until STOP flag is reset */
  count = I2C_TIMEOUT_FLAG * (SystemCoreClock / 25U / 1000U);
 8007296:	4b4b      	ldr	r3, [pc, #300]	@ (80073c4 <I2C_DMAAbort+0x148>)
 8007298:	681b      	ldr	r3, [r3, #0]
 800729a:	08db      	lsrs	r3, r3, #3
 800729c:	4a4a      	ldr	r2, [pc, #296]	@ (80073c8 <I2C_DMAAbort+0x14c>)
 800729e:	fba2 2303 	umull	r2, r3, r2, r3
 80072a2:	0a1a      	lsrs	r2, r3, #8
 80072a4:	4613      	mov	r3, r2
 80072a6:	009b      	lsls	r3, r3, #2
 80072a8:	4413      	add	r3, r2
 80072aa:	00da      	lsls	r2, r3, #3
 80072ac:	1ad3      	subs	r3, r2, r3
 80072ae:	60fb      	str	r3, [r7, #12]
  do
  {
    if (count == 0U)
 80072b0:	68fb      	ldr	r3, [r7, #12]
 80072b2:	2b00      	cmp	r3, #0
 80072b4:	d106      	bne.n	80072c4 <I2C_DMAAbort+0x48>
    {
      hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80072b6:	697b      	ldr	r3, [r7, #20]
 80072b8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80072ba:	f043 0220 	orr.w	r2, r3, #32
 80072be:	697b      	ldr	r3, [r7, #20]
 80072c0:	641a      	str	r2, [r3, #64]	@ 0x40
      break;
 80072c2:	e00a      	b.n	80072da <I2C_DMAAbort+0x5e>
    }
    count--;
 80072c4:	68fb      	ldr	r3, [r7, #12]
 80072c6:	3b01      	subs	r3, #1
 80072c8:	60fb      	str	r3, [r7, #12]
  }
  while (READ_BIT(hi2c->Instance->CR1, I2C_CR1_STOP) == I2C_CR1_STOP);
 80072ca:	697b      	ldr	r3, [r7, #20]
 80072cc:	681b      	ldr	r3, [r3, #0]
 80072ce:	681b      	ldr	r3, [r3, #0]
 80072d0:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80072d4:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80072d8:	d0ea      	beq.n	80072b0 <I2C_DMAAbort+0x34>

  /* Clear Complete callback */
  if (hi2c->hdmatx != NULL)
 80072da:	697b      	ldr	r3, [r7, #20]
 80072dc:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80072de:	2b00      	cmp	r3, #0
 80072e0:	d003      	beq.n	80072ea <I2C_DMAAbort+0x6e>
  {
    hi2c->hdmatx->XferCpltCallback = NULL;
 80072e2:	697b      	ldr	r3, [r7, #20]
 80072e4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80072e6:	2200      	movs	r2, #0
 80072e8:	63da      	str	r2, [r3, #60]	@ 0x3c
  }
  if (hi2c->hdmarx != NULL)
 80072ea:	697b      	ldr	r3, [r7, #20]
 80072ec:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80072ee:	2b00      	cmp	r3, #0
 80072f0:	d003      	beq.n	80072fa <I2C_DMAAbort+0x7e>
  {
    hi2c->hdmarx->XferCpltCallback = NULL;
 80072f2:	697b      	ldr	r3, [r7, #20]
 80072f4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80072f6:	2200      	movs	r2, #0
 80072f8:	63da      	str	r2, [r3, #60]	@ 0x3c
  }

  /* Disable Acknowledge */
  CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80072fa:	697b      	ldr	r3, [r7, #20]
 80072fc:	681b      	ldr	r3, [r3, #0]
 80072fe:	681a      	ldr	r2, [r3, #0]
 8007300:	697b      	ldr	r3, [r7, #20]
 8007302:	681b      	ldr	r3, [r3, #0]
 8007304:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8007308:	601a      	str	r2, [r3, #0]

  hi2c->XferCount = 0U;
 800730a:	697b      	ldr	r3, [r7, #20]
 800730c:	2200      	movs	r2, #0
 800730e:	855a      	strh	r2, [r3, #42]	@ 0x2a

  /* Reset XferAbortCallback */
  if (hi2c->hdmatx != NULL)
 8007310:	697b      	ldr	r3, [r7, #20]
 8007312:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8007314:	2b00      	cmp	r3, #0
 8007316:	d003      	beq.n	8007320 <I2C_DMAAbort+0xa4>
  {
    hi2c->hdmatx->XferAbortCallback = NULL;
 8007318:	697b      	ldr	r3, [r7, #20]
 800731a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800731c:	2200      	movs	r2, #0
 800731e:	651a      	str	r2, [r3, #80]	@ 0x50
  }
  if (hi2c->hdmarx != NULL)
 8007320:	697b      	ldr	r3, [r7, #20]
 8007322:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007324:	2b00      	cmp	r3, #0
 8007326:	d003      	beq.n	8007330 <I2C_DMAAbort+0xb4>
  {
    hi2c->hdmarx->XferAbortCallback = NULL;
 8007328:	697b      	ldr	r3, [r7, #20]
 800732a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800732c:	2200      	movs	r2, #0
 800732e:	651a      	str	r2, [r3, #80]	@ 0x50
  }

  /* Disable I2C peripheral to prevent dummy data in buffer */
  __HAL_I2C_DISABLE(hi2c);
 8007330:	697b      	ldr	r3, [r7, #20]
 8007332:	681b      	ldr	r3, [r3, #0]
 8007334:	681a      	ldr	r2, [r3, #0]
 8007336:	697b      	ldr	r3, [r7, #20]
 8007338:	681b      	ldr	r3, [r3, #0]
 800733a:	f022 0201 	bic.w	r2, r2, #1
 800733e:	601a      	str	r2, [r3, #0]

  /* Check if come from abort from user */
  if (hi2c->State == HAL_I2C_STATE_ABORT)
 8007340:	697b      	ldr	r3, [r7, #20]
 8007342:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8007346:	b2db      	uxtb	r3, r3
 8007348:	2b60      	cmp	r3, #96	@ 0x60
 800734a:	d10e      	bne.n	800736a <I2C_DMAAbort+0xee>
  {
    hi2c->State         = HAL_I2C_STATE_READY;
 800734c:	697b      	ldr	r3, [r7, #20]
 800734e:	2220      	movs	r2, #32
 8007350:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode          = HAL_I2C_MODE_NONE;
 8007354:	697b      	ldr	r3, [r7, #20]
 8007356:	2200      	movs	r2, #0
 8007358:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode     = HAL_I2C_ERROR_NONE;
 800735c:	697b      	ldr	r3, [r7, #20]
 800735e:	2200      	movs	r2, #0
 8007360:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->AbortCpltCallback(hi2c);
#else
    HAL_I2C_AbortCpltCallback(hi2c);
 8007362:	6978      	ldr	r0, [r7, #20]
 8007364:	f7fe fbfe 	bl	8005b64 <HAL_I2C_AbortCpltCallback>
    hi2c->ErrorCallback(hi2c);
#else
    HAL_I2C_ErrorCallback(hi2c);
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
}
 8007368:	e027      	b.n	80073ba <I2C_DMAAbort+0x13e>
    if (((uint32_t)CurrentState & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
 800736a:	7cfb      	ldrb	r3, [r7, #19]
 800736c:	f003 0328 	and.w	r3, r3, #40	@ 0x28
 8007370:	2b28      	cmp	r3, #40	@ 0x28
 8007372:	d117      	bne.n	80073a4 <I2C_DMAAbort+0x128>
      __HAL_I2C_ENABLE(hi2c);
 8007374:	697b      	ldr	r3, [r7, #20]
 8007376:	681b      	ldr	r3, [r3, #0]
 8007378:	681a      	ldr	r2, [r3, #0]
 800737a:	697b      	ldr	r3, [r7, #20]
 800737c:	681b      	ldr	r3, [r3, #0]
 800737e:	f042 0201 	orr.w	r2, r2, #1
 8007382:	601a      	str	r2, [r3, #0]
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8007384:	697b      	ldr	r3, [r7, #20]
 8007386:	681b      	ldr	r3, [r3, #0]
 8007388:	681a      	ldr	r2, [r3, #0]
 800738a:	697b      	ldr	r3, [r7, #20]
 800738c:	681b      	ldr	r3, [r3, #0]
 800738e:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8007392:	601a      	str	r2, [r3, #0]
      hi2c->PreviousState = I2C_STATE_NONE;
 8007394:	697b      	ldr	r3, [r7, #20]
 8007396:	2200      	movs	r2, #0
 8007398:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 800739a:	697b      	ldr	r3, [r7, #20]
 800739c:	2228      	movs	r2, #40	@ 0x28
 800739e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
 80073a2:	e007      	b.n	80073b4 <I2C_DMAAbort+0x138>
      hi2c->State = HAL_I2C_STATE_READY;
 80073a4:	697b      	ldr	r3, [r7, #20]
 80073a6:	2220      	movs	r2, #32
 80073a8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode = HAL_I2C_MODE_NONE;
 80073ac:	697b      	ldr	r3, [r7, #20]
 80073ae:	2200      	movs	r2, #0
 80073b0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    HAL_I2C_ErrorCallback(hi2c);
 80073b4:	6978      	ldr	r0, [r7, #20]
 80073b6:	f7fe fbcb 	bl	8005b50 <HAL_I2C_ErrorCallback>
}
 80073ba:	bf00      	nop
 80073bc:	3718      	adds	r7, #24
 80073be:	46bd      	mov	sp, r7
 80073c0:	bd80      	pop	{r7, pc}
 80073c2:	bf00      	nop
 80073c4:	2000006c 	.word	0x2000006c
 80073c8:	14f8b589 	.word	0x14f8b589

080073cc <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 80073cc:	b580      	push	{r7, lr}
 80073ce:	b084      	sub	sp, #16
 80073d0:	af00      	add	r7, sp, #0
 80073d2:	60f8      	str	r0, [r7, #12]
 80073d4:	60b9      	str	r1, [r7, #8]
 80073d6:	603b      	str	r3, [r7, #0]
 80073d8:	4613      	mov	r3, r2
 80073da:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80073dc:	e048      	b.n	8007470 <I2C_WaitOnFlagUntilTimeout+0xa4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80073de:	683b      	ldr	r3, [r7, #0]
 80073e0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80073e4:	d044      	beq.n	8007470 <I2C_WaitOnFlagUntilTimeout+0xa4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80073e6:	f7fc fa05 	bl	80037f4 <HAL_GetTick>
 80073ea:	4602      	mov	r2, r0
 80073ec:	69bb      	ldr	r3, [r7, #24]
 80073ee:	1ad3      	subs	r3, r2, r3
 80073f0:	683a      	ldr	r2, [r7, #0]
 80073f2:	429a      	cmp	r2, r3
 80073f4:	d302      	bcc.n	80073fc <I2C_WaitOnFlagUntilTimeout+0x30>
 80073f6:	683b      	ldr	r3, [r7, #0]
 80073f8:	2b00      	cmp	r3, #0
 80073fa:	d139      	bne.n	8007470 <I2C_WaitOnFlagUntilTimeout+0xa4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 80073fc:	68bb      	ldr	r3, [r7, #8]
 80073fe:	0c1b      	lsrs	r3, r3, #16
 8007400:	b2db      	uxtb	r3, r3
 8007402:	2b01      	cmp	r3, #1
 8007404:	d10d      	bne.n	8007422 <I2C_WaitOnFlagUntilTimeout+0x56>
 8007406:	68fb      	ldr	r3, [r7, #12]
 8007408:	681b      	ldr	r3, [r3, #0]
 800740a:	695b      	ldr	r3, [r3, #20]
 800740c:	43da      	mvns	r2, r3
 800740e:	68bb      	ldr	r3, [r7, #8]
 8007410:	4013      	ands	r3, r2
 8007412:	b29b      	uxth	r3, r3
 8007414:	2b00      	cmp	r3, #0
 8007416:	bf0c      	ite	eq
 8007418:	2301      	moveq	r3, #1
 800741a:	2300      	movne	r3, #0
 800741c:	b2db      	uxtb	r3, r3
 800741e:	461a      	mov	r2, r3
 8007420:	e00c      	b.n	800743c <I2C_WaitOnFlagUntilTimeout+0x70>
 8007422:	68fb      	ldr	r3, [r7, #12]
 8007424:	681b      	ldr	r3, [r3, #0]
 8007426:	699b      	ldr	r3, [r3, #24]
 8007428:	43da      	mvns	r2, r3
 800742a:	68bb      	ldr	r3, [r7, #8]
 800742c:	4013      	ands	r3, r2
 800742e:	b29b      	uxth	r3, r3
 8007430:	2b00      	cmp	r3, #0
 8007432:	bf0c      	ite	eq
 8007434:	2301      	moveq	r3, #1
 8007436:	2300      	movne	r3, #0
 8007438:	b2db      	uxtb	r3, r3
 800743a:	461a      	mov	r2, r3
 800743c:	79fb      	ldrb	r3, [r7, #7]
 800743e:	429a      	cmp	r2, r3
 8007440:	d116      	bne.n	8007470 <I2C_WaitOnFlagUntilTimeout+0xa4>
        {
          hi2c->PreviousState     = I2C_STATE_NONE;
 8007442:	68fb      	ldr	r3, [r7, #12]
 8007444:	2200      	movs	r2, #0
 8007446:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State             = HAL_I2C_STATE_READY;
 8007448:	68fb      	ldr	r3, [r7, #12]
 800744a:	2220      	movs	r2, #32
 800744c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode              = HAL_I2C_MODE_NONE;
 8007450:	68fb      	ldr	r3, [r7, #12]
 8007452:	2200      	movs	r2, #0
 8007454:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 8007458:	68fb      	ldr	r3, [r7, #12]
 800745a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800745c:	f043 0220 	orr.w	r2, r3, #32
 8007460:	68fb      	ldr	r3, [r7, #12]
 8007462:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8007464:	68fb      	ldr	r3, [r7, #12]
 8007466:	2200      	movs	r2, #0
 8007468:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 800746c:	2301      	movs	r3, #1
 800746e:	e023      	b.n	80074b8 <I2C_WaitOnFlagUntilTimeout+0xec>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8007470:	68bb      	ldr	r3, [r7, #8]
 8007472:	0c1b      	lsrs	r3, r3, #16
 8007474:	b2db      	uxtb	r3, r3
 8007476:	2b01      	cmp	r3, #1
 8007478:	d10d      	bne.n	8007496 <I2C_WaitOnFlagUntilTimeout+0xca>
 800747a:	68fb      	ldr	r3, [r7, #12]
 800747c:	681b      	ldr	r3, [r3, #0]
 800747e:	695b      	ldr	r3, [r3, #20]
 8007480:	43da      	mvns	r2, r3
 8007482:	68bb      	ldr	r3, [r7, #8]
 8007484:	4013      	ands	r3, r2
 8007486:	b29b      	uxth	r3, r3
 8007488:	2b00      	cmp	r3, #0
 800748a:	bf0c      	ite	eq
 800748c:	2301      	moveq	r3, #1
 800748e:	2300      	movne	r3, #0
 8007490:	b2db      	uxtb	r3, r3
 8007492:	461a      	mov	r2, r3
 8007494:	e00c      	b.n	80074b0 <I2C_WaitOnFlagUntilTimeout+0xe4>
 8007496:	68fb      	ldr	r3, [r7, #12]
 8007498:	681b      	ldr	r3, [r3, #0]
 800749a:	699b      	ldr	r3, [r3, #24]
 800749c:	43da      	mvns	r2, r3
 800749e:	68bb      	ldr	r3, [r7, #8]
 80074a0:	4013      	ands	r3, r2
 80074a2:	b29b      	uxth	r3, r3
 80074a4:	2b00      	cmp	r3, #0
 80074a6:	bf0c      	ite	eq
 80074a8:	2301      	moveq	r3, #1
 80074aa:	2300      	movne	r3, #0
 80074ac:	b2db      	uxtb	r3, r3
 80074ae:	461a      	mov	r2, r3
 80074b0:	79fb      	ldrb	r3, [r7, #7]
 80074b2:	429a      	cmp	r2, r3
 80074b4:	d093      	beq.n	80073de <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80074b6:	2300      	movs	r3, #0
}
 80074b8:	4618      	mov	r0, r3
 80074ba:	3710      	adds	r7, #16
 80074bc:	46bd      	mov	sp, r7
 80074be:	bd80      	pop	{r7, pc}

080074c0 <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 80074c0:	b580      	push	{r7, lr}
 80074c2:	b084      	sub	sp, #16
 80074c4:	af00      	add	r7, sp, #0
 80074c6:	60f8      	str	r0, [r7, #12]
 80074c8:	60b9      	str	r1, [r7, #8]
 80074ca:	607a      	str	r2, [r7, #4]
 80074cc:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 80074ce:	e071      	b.n	80075b4 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 80074d0:	68fb      	ldr	r3, [r7, #12]
 80074d2:	681b      	ldr	r3, [r3, #0]
 80074d4:	695b      	ldr	r3, [r3, #20]
 80074d6:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80074da:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80074de:	d123      	bne.n	8007528 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80074e0:	68fb      	ldr	r3, [r7, #12]
 80074e2:	681b      	ldr	r3, [r3, #0]
 80074e4:	681a      	ldr	r2, [r3, #0]
 80074e6:	68fb      	ldr	r3, [r7, #12]
 80074e8:	681b      	ldr	r3, [r3, #0]
 80074ea:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80074ee:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80074f0:	68fb      	ldr	r3, [r7, #12]
 80074f2:	681b      	ldr	r3, [r3, #0]
 80074f4:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 80074f8:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 80074fa:	68fb      	ldr	r3, [r7, #12]
 80074fc:	2200      	movs	r2, #0
 80074fe:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8007500:	68fb      	ldr	r3, [r7, #12]
 8007502:	2220      	movs	r2, #32
 8007504:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8007508:	68fb      	ldr	r3, [r7, #12]
 800750a:	2200      	movs	r2, #0
 800750c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8007510:	68fb      	ldr	r3, [r7, #12]
 8007512:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007514:	f043 0204 	orr.w	r2, r3, #4
 8007518:	68fb      	ldr	r3, [r7, #12]
 800751a:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 800751c:	68fb      	ldr	r3, [r7, #12]
 800751e:	2200      	movs	r2, #0
 8007520:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 8007524:	2301      	movs	r3, #1
 8007526:	e067      	b.n	80075f8 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8007528:	687b      	ldr	r3, [r7, #4]
 800752a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800752e:	d041      	beq.n	80075b4 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8007530:	f7fc f960 	bl	80037f4 <HAL_GetTick>
 8007534:	4602      	mov	r2, r0
 8007536:	683b      	ldr	r3, [r7, #0]
 8007538:	1ad3      	subs	r3, r2, r3
 800753a:	687a      	ldr	r2, [r7, #4]
 800753c:	429a      	cmp	r2, r3
 800753e:	d302      	bcc.n	8007546 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 8007540:	687b      	ldr	r3, [r7, #4]
 8007542:	2b00      	cmp	r3, #0
 8007544:	d136      	bne.n	80075b4 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET))
 8007546:	68bb      	ldr	r3, [r7, #8]
 8007548:	0c1b      	lsrs	r3, r3, #16
 800754a:	b2db      	uxtb	r3, r3
 800754c:	2b01      	cmp	r3, #1
 800754e:	d10c      	bne.n	800756a <I2C_WaitOnMasterAddressFlagUntilTimeout+0xaa>
 8007550:	68fb      	ldr	r3, [r7, #12]
 8007552:	681b      	ldr	r3, [r3, #0]
 8007554:	695b      	ldr	r3, [r3, #20]
 8007556:	43da      	mvns	r2, r3
 8007558:	68bb      	ldr	r3, [r7, #8]
 800755a:	4013      	ands	r3, r2
 800755c:	b29b      	uxth	r3, r3
 800755e:	2b00      	cmp	r3, #0
 8007560:	bf14      	ite	ne
 8007562:	2301      	movne	r3, #1
 8007564:	2300      	moveq	r3, #0
 8007566:	b2db      	uxtb	r3, r3
 8007568:	e00b      	b.n	8007582 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xc2>
 800756a:	68fb      	ldr	r3, [r7, #12]
 800756c:	681b      	ldr	r3, [r3, #0]
 800756e:	699b      	ldr	r3, [r3, #24]
 8007570:	43da      	mvns	r2, r3
 8007572:	68bb      	ldr	r3, [r7, #8]
 8007574:	4013      	ands	r3, r2
 8007576:	b29b      	uxth	r3, r3
 8007578:	2b00      	cmp	r3, #0
 800757a:	bf14      	ite	ne
 800757c:	2301      	movne	r3, #1
 800757e:	2300      	moveq	r3, #0
 8007580:	b2db      	uxtb	r3, r3
 8007582:	2b00      	cmp	r3, #0
 8007584:	d016      	beq.n	80075b4 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8007586:	68fb      	ldr	r3, [r7, #12]
 8007588:	2200      	movs	r2, #0
 800758a:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 800758c:	68fb      	ldr	r3, [r7, #12]
 800758e:	2220      	movs	r2, #32
 8007590:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8007594:	68fb      	ldr	r3, [r7, #12]
 8007596:	2200      	movs	r2, #0
 8007598:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 800759c:	68fb      	ldr	r3, [r7, #12]
 800759e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80075a0:	f043 0220 	orr.w	r2, r3, #32
 80075a4:	68fb      	ldr	r3, [r7, #12]
 80075a6:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80075a8:	68fb      	ldr	r3, [r7, #12]
 80075aa:	2200      	movs	r2, #0
 80075ac:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 80075b0:	2301      	movs	r3, #1
 80075b2:	e021      	b.n	80075f8 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 80075b4:	68bb      	ldr	r3, [r7, #8]
 80075b6:	0c1b      	lsrs	r3, r3, #16
 80075b8:	b2db      	uxtb	r3, r3
 80075ba:	2b01      	cmp	r3, #1
 80075bc:	d10c      	bne.n	80075d8 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x118>
 80075be:	68fb      	ldr	r3, [r7, #12]
 80075c0:	681b      	ldr	r3, [r3, #0]
 80075c2:	695b      	ldr	r3, [r3, #20]
 80075c4:	43da      	mvns	r2, r3
 80075c6:	68bb      	ldr	r3, [r7, #8]
 80075c8:	4013      	ands	r3, r2
 80075ca:	b29b      	uxth	r3, r3
 80075cc:	2b00      	cmp	r3, #0
 80075ce:	bf14      	ite	ne
 80075d0:	2301      	movne	r3, #1
 80075d2:	2300      	moveq	r3, #0
 80075d4:	b2db      	uxtb	r3, r3
 80075d6:	e00b      	b.n	80075f0 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x130>
 80075d8:	68fb      	ldr	r3, [r7, #12]
 80075da:	681b      	ldr	r3, [r3, #0]
 80075dc:	699b      	ldr	r3, [r3, #24]
 80075de:	43da      	mvns	r2, r3
 80075e0:	68bb      	ldr	r3, [r7, #8]
 80075e2:	4013      	ands	r3, r2
 80075e4:	b29b      	uxth	r3, r3
 80075e6:	2b00      	cmp	r3, #0
 80075e8:	bf14      	ite	ne
 80075ea:	2301      	movne	r3, #1
 80075ec:	2300      	moveq	r3, #0
 80075ee:	b2db      	uxtb	r3, r3
 80075f0:	2b00      	cmp	r3, #0
 80075f2:	f47f af6d 	bne.w	80074d0 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
        }
      }
    }
  }
  return HAL_OK;
 80075f6:	2300      	movs	r3, #0
}
 80075f8:	4618      	mov	r0, r3
 80075fa:	3710      	adds	r7, #16
 80075fc:	46bd      	mov	sp, r7
 80075fe:	bd80      	pop	{r7, pc}

08007600 <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8007600:	b580      	push	{r7, lr}
 8007602:	b084      	sub	sp, #16
 8007604:	af00      	add	r7, sp, #0
 8007606:	60f8      	str	r0, [r7, #12]
 8007608:	60b9      	str	r1, [r7, #8]
 800760a:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 800760c:	e034      	b.n	8007678 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 800760e:	68f8      	ldr	r0, [r7, #12]
 8007610:	f000 f915 	bl	800783e <I2C_IsAcknowledgeFailed>
 8007614:	4603      	mov	r3, r0
 8007616:	2b00      	cmp	r3, #0
 8007618:	d001      	beq.n	800761e <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 800761a:	2301      	movs	r3, #1
 800761c:	e034      	b.n	8007688 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800761e:	68bb      	ldr	r3, [r7, #8]
 8007620:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007624:	d028      	beq.n	8007678 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8007626:	f7fc f8e5 	bl	80037f4 <HAL_GetTick>
 800762a:	4602      	mov	r2, r0
 800762c:	687b      	ldr	r3, [r7, #4]
 800762e:	1ad3      	subs	r3, r2, r3
 8007630:	68ba      	ldr	r2, [r7, #8]
 8007632:	429a      	cmp	r2, r3
 8007634:	d302      	bcc.n	800763c <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 8007636:	68bb      	ldr	r3, [r7, #8]
 8007638:	2b00      	cmp	r3, #0
 800763a:	d11d      	bne.n	8007678 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET))
 800763c:	68fb      	ldr	r3, [r7, #12]
 800763e:	681b      	ldr	r3, [r3, #0]
 8007640:	695b      	ldr	r3, [r3, #20]
 8007642:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8007646:	2b80      	cmp	r3, #128	@ 0x80
 8007648:	d016      	beq.n	8007678 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 800764a:	68fb      	ldr	r3, [r7, #12]
 800764c:	2200      	movs	r2, #0
 800764e:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8007650:	68fb      	ldr	r3, [r7, #12]
 8007652:	2220      	movs	r2, #32
 8007654:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8007658:	68fb      	ldr	r3, [r7, #12]
 800765a:	2200      	movs	r2, #0
 800765c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8007660:	68fb      	ldr	r3, [r7, #12]
 8007662:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007664:	f043 0220 	orr.w	r2, r3, #32
 8007668:	68fb      	ldr	r3, [r7, #12]
 800766a:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 800766c:	68fb      	ldr	r3, [r7, #12]
 800766e:	2200      	movs	r2, #0
 8007670:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8007674:	2301      	movs	r3, #1
 8007676:	e007      	b.n	8007688 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8007678:	68fb      	ldr	r3, [r7, #12]
 800767a:	681b      	ldr	r3, [r3, #0]
 800767c:	695b      	ldr	r3, [r3, #20]
 800767e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8007682:	2b80      	cmp	r3, #128	@ 0x80
 8007684:	d1c3      	bne.n	800760e <I2C_WaitOnTXEFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8007686:	2300      	movs	r3, #0
}
 8007688:	4618      	mov	r0, r3
 800768a:	3710      	adds	r7, #16
 800768c:	46bd      	mov	sp, r7
 800768e:	bd80      	pop	{r7, pc}

08007690 <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8007690:	b580      	push	{r7, lr}
 8007692:	b084      	sub	sp, #16
 8007694:	af00      	add	r7, sp, #0
 8007696:	60f8      	str	r0, [r7, #12]
 8007698:	60b9      	str	r1, [r7, #8]
 800769a:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 800769c:	e034      	b.n	8007708 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 800769e:	68f8      	ldr	r0, [r7, #12]
 80076a0:	f000 f8cd 	bl	800783e <I2C_IsAcknowledgeFailed>
 80076a4:	4603      	mov	r3, r0
 80076a6:	2b00      	cmp	r3, #0
 80076a8:	d001      	beq.n	80076ae <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 80076aa:	2301      	movs	r3, #1
 80076ac:	e034      	b.n	8007718 <I2C_WaitOnBTFFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80076ae:	68bb      	ldr	r3, [r7, #8]
 80076b0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80076b4:	d028      	beq.n	8007708 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80076b6:	f7fc f89d 	bl	80037f4 <HAL_GetTick>
 80076ba:	4602      	mov	r2, r0
 80076bc:	687b      	ldr	r3, [r7, #4]
 80076be:	1ad3      	subs	r3, r2, r3
 80076c0:	68ba      	ldr	r2, [r7, #8]
 80076c2:	429a      	cmp	r2, r3
 80076c4:	d302      	bcc.n	80076cc <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 80076c6:	68bb      	ldr	r3, [r7, #8]
 80076c8:	2b00      	cmp	r3, #0
 80076ca:	d11d      	bne.n	8007708 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET))
 80076cc:	68fb      	ldr	r3, [r7, #12]
 80076ce:	681b      	ldr	r3, [r3, #0]
 80076d0:	695b      	ldr	r3, [r3, #20]
 80076d2:	f003 0304 	and.w	r3, r3, #4
 80076d6:	2b04      	cmp	r3, #4
 80076d8:	d016      	beq.n	8007708 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 80076da:	68fb      	ldr	r3, [r7, #12]
 80076dc:	2200      	movs	r2, #0
 80076de:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 80076e0:	68fb      	ldr	r3, [r7, #12]
 80076e2:	2220      	movs	r2, #32
 80076e4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 80076e8:	68fb      	ldr	r3, [r7, #12]
 80076ea:	2200      	movs	r2, #0
 80076ec:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80076f0:	68fb      	ldr	r3, [r7, #12]
 80076f2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80076f4:	f043 0220 	orr.w	r2, r3, #32
 80076f8:	68fb      	ldr	r3, [r7, #12]
 80076fa:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80076fc:	68fb      	ldr	r3, [r7, #12]
 80076fe:	2200      	movs	r2, #0
 8007700:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8007704:	2301      	movs	r3, #1
 8007706:	e007      	b.n	8007718 <I2C_WaitOnBTFFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8007708:	68fb      	ldr	r3, [r7, #12]
 800770a:	681b      	ldr	r3, [r3, #0]
 800770c:	695b      	ldr	r3, [r3, #20]
 800770e:	f003 0304 	and.w	r3, r3, #4
 8007712:	2b04      	cmp	r3, #4
 8007714:	d1c3      	bne.n	800769e <I2C_WaitOnBTFFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8007716:	2300      	movs	r3, #0
}
 8007718:	4618      	mov	r0, r3
 800771a:	3710      	adds	r7, #16
 800771c:	46bd      	mov	sp, r7
 800771e:	bd80      	pop	{r7, pc}

08007720 <I2C_WaitOnSTOPRequestThroughIT>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPRequestThroughIT(I2C_HandleTypeDef *hi2c)
{
 8007720:	b480      	push	{r7}
 8007722:	b085      	sub	sp, #20
 8007724:	af00      	add	r7, sp, #0
 8007726:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8007728:	2300      	movs	r3, #0
 800772a:	60fb      	str	r3, [r7, #12]

  /* Wait until STOP flag is reset */
  count = I2C_TIMEOUT_STOP_FLAG * (SystemCoreClock / 25U / 1000U);
 800772c:	4b13      	ldr	r3, [pc, #76]	@ (800777c <I2C_WaitOnSTOPRequestThroughIT+0x5c>)
 800772e:	681b      	ldr	r3, [r3, #0]
 8007730:	08db      	lsrs	r3, r3, #3
 8007732:	4a13      	ldr	r2, [pc, #76]	@ (8007780 <I2C_WaitOnSTOPRequestThroughIT+0x60>)
 8007734:	fba2 2303 	umull	r2, r3, r2, r3
 8007738:	0a1a      	lsrs	r2, r3, #8
 800773a:	4613      	mov	r3, r2
 800773c:	009b      	lsls	r3, r3, #2
 800773e:	4413      	add	r3, r2
 8007740:	60fb      	str	r3, [r7, #12]
  do
  {
    count--;
 8007742:	68fb      	ldr	r3, [r7, #12]
 8007744:	3b01      	subs	r3, #1
 8007746:	60fb      	str	r3, [r7, #12]
    if (count == 0U)
 8007748:	68fb      	ldr	r3, [r7, #12]
 800774a:	2b00      	cmp	r3, #0
 800774c:	d107      	bne.n	800775e <I2C_WaitOnSTOPRequestThroughIT+0x3e>
    {
      hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 800774e:	687b      	ldr	r3, [r7, #4]
 8007750:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007752:	f043 0220 	orr.w	r2, r3, #32
 8007756:	687b      	ldr	r3, [r7, #4]
 8007758:	641a      	str	r2, [r3, #64]	@ 0x40

      return HAL_ERROR;
 800775a:	2301      	movs	r3, #1
 800775c:	e008      	b.n	8007770 <I2C_WaitOnSTOPRequestThroughIT+0x50>
    }
  }
  while (READ_BIT(hi2c->Instance->CR1, I2C_CR1_STOP) == I2C_CR1_STOP);
 800775e:	687b      	ldr	r3, [r7, #4]
 8007760:	681b      	ldr	r3, [r3, #0]
 8007762:	681b      	ldr	r3, [r3, #0]
 8007764:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8007768:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800776c:	d0e9      	beq.n	8007742 <I2C_WaitOnSTOPRequestThroughIT+0x22>

  return HAL_OK;
 800776e:	2300      	movs	r3, #0
}
 8007770:	4618      	mov	r0, r3
 8007772:	3714      	adds	r7, #20
 8007774:	46bd      	mov	sp, r7
 8007776:	f85d 7b04 	ldr.w	r7, [sp], #4
 800777a:	4770      	bx	lr
 800777c:	2000006c 	.word	0x2000006c
 8007780:	14f8b589 	.word	0x14f8b589

08007784 <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8007784:	b580      	push	{r7, lr}
 8007786:	b084      	sub	sp, #16
 8007788:	af00      	add	r7, sp, #0
 800778a:	60f8      	str	r0, [r7, #12]
 800778c:	60b9      	str	r1, [r7, #8]
 800778e:	607a      	str	r2, [r7, #4]

  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8007790:	e049      	b.n	8007826 <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
  {
    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 8007792:	68fb      	ldr	r3, [r7, #12]
 8007794:	681b      	ldr	r3, [r3, #0]
 8007796:	695b      	ldr	r3, [r3, #20]
 8007798:	f003 0310 	and.w	r3, r3, #16
 800779c:	2b10      	cmp	r3, #16
 800779e:	d119      	bne.n	80077d4 <I2C_WaitOnRXNEFlagUntilTimeout+0x50>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80077a0:	68fb      	ldr	r3, [r7, #12]
 80077a2:	681b      	ldr	r3, [r3, #0]
 80077a4:	f06f 0210 	mvn.w	r2, #16
 80077a8:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 80077aa:	68fb      	ldr	r3, [r7, #12]
 80077ac:	2200      	movs	r2, #0
 80077ae:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 80077b0:	68fb      	ldr	r3, [r7, #12]
 80077b2:	2220      	movs	r2, #32
 80077b4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 80077b8:	68fb      	ldr	r3, [r7, #12]
 80077ba:	2200      	movs	r2, #0
 80077bc:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_NONE;
 80077c0:	68fb      	ldr	r3, [r7, #12]
 80077c2:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 80077c4:	68fb      	ldr	r3, [r7, #12]
 80077c6:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80077c8:	68fb      	ldr	r3, [r7, #12]
 80077ca:	2200      	movs	r2, #0
 80077cc:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 80077d0:	2301      	movs	r3, #1
 80077d2:	e030      	b.n	8007836 <I2C_WaitOnRXNEFlagUntilTimeout+0xb2>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80077d4:	f7fc f80e 	bl	80037f4 <HAL_GetTick>
 80077d8:	4602      	mov	r2, r0
 80077da:	687b      	ldr	r3, [r7, #4]
 80077dc:	1ad3      	subs	r3, r2, r3
 80077de:	68ba      	ldr	r2, [r7, #8]
 80077e0:	429a      	cmp	r2, r3
 80077e2:	d302      	bcc.n	80077ea <I2C_WaitOnRXNEFlagUntilTimeout+0x66>
 80077e4:	68bb      	ldr	r3, [r7, #8]
 80077e6:	2b00      	cmp	r3, #0
 80077e8:	d11d      	bne.n	8007826 <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET))
 80077ea:	68fb      	ldr	r3, [r7, #12]
 80077ec:	681b      	ldr	r3, [r3, #0]
 80077ee:	695b      	ldr	r3, [r3, #20]
 80077f0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80077f4:	2b40      	cmp	r3, #64	@ 0x40
 80077f6:	d016      	beq.n	8007826 <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 80077f8:	68fb      	ldr	r3, [r7, #12]
 80077fa:	2200      	movs	r2, #0
 80077fc:	631a      	str	r2, [r3, #48]	@ 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 80077fe:	68fb      	ldr	r3, [r7, #12]
 8007800:	2220      	movs	r2, #32
 8007802:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8007806:	68fb      	ldr	r3, [r7, #12]
 8007808:	2200      	movs	r2, #0
 800780a:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 800780e:	68fb      	ldr	r3, [r7, #12]
 8007810:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007812:	f043 0220 	orr.w	r2, r3, #32
 8007816:	68fb      	ldr	r3, [r7, #12]
 8007818:	641a      	str	r2, [r3, #64]	@ 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800781a:	68fb      	ldr	r3, [r7, #12]
 800781c:	2200      	movs	r2, #0
 800781e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

        return HAL_ERROR;
 8007822:	2301      	movs	r3, #1
 8007824:	e007      	b.n	8007836 <I2C_WaitOnRXNEFlagUntilTimeout+0xb2>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8007826:	68fb      	ldr	r3, [r7, #12]
 8007828:	681b      	ldr	r3, [r3, #0]
 800782a:	695b      	ldr	r3, [r3, #20]
 800782c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007830:	2b40      	cmp	r3, #64	@ 0x40
 8007832:	d1ae      	bne.n	8007792 <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8007834:	2300      	movs	r3, #0
}
 8007836:	4618      	mov	r0, r3
 8007838:	3710      	adds	r7, #16
 800783a:	46bd      	mov	sp, r7
 800783c:	bd80      	pop	{r7, pc}

0800783e <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 800783e:	b480      	push	{r7}
 8007840:	b083      	sub	sp, #12
 8007842:	af00      	add	r7, sp, #0
 8007844:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8007846:	687b      	ldr	r3, [r7, #4]
 8007848:	681b      	ldr	r3, [r3, #0]
 800784a:	695b      	ldr	r3, [r3, #20]
 800784c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8007850:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8007854:	d11b      	bne.n	800788e <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8007856:	687b      	ldr	r3, [r7, #4]
 8007858:	681b      	ldr	r3, [r3, #0]
 800785a:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 800785e:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 8007860:	687b      	ldr	r3, [r7, #4]
 8007862:	2200      	movs	r2, #0
 8007864:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 8007866:	687b      	ldr	r3, [r7, #4]
 8007868:	2220      	movs	r2, #32
 800786a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 800786e:	687b      	ldr	r3, [r7, #4]
 8007870:	2200      	movs	r2, #0
 8007872:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8007876:	687b      	ldr	r3, [r7, #4]
 8007878:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800787a:	f043 0204 	orr.w	r2, r3, #4
 800787e:	687b      	ldr	r3, [r7, #4]
 8007880:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8007882:	687b      	ldr	r3, [r7, #4]
 8007884:	2200      	movs	r2, #0
 8007886:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_ERROR;
 800788a:	2301      	movs	r3, #1
 800788c:	e000      	b.n	8007890 <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 800788e:	2300      	movs	r3, #0
}
 8007890:	4618      	mov	r0, r3
 8007892:	370c      	adds	r7, #12
 8007894:	46bd      	mov	sp, r7
 8007896:	f85d 7b04 	ldr.w	r7, [sp], #4
 800789a:	4770      	bx	lr

0800789c <I2C_ConvertOtherXferOptions>:
  * @brief  Convert I2Cx OTHER_xxx XferOptions to functional XferOptions.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_ConvertOtherXferOptions(I2C_HandleTypeDef *hi2c)
{
 800789c:	b480      	push	{r7}
 800789e:	b083      	sub	sp, #12
 80078a0:	af00      	add	r7, sp, #0
 80078a2:	6078      	str	r0, [r7, #4]
  /* if user set XferOptions to I2C_OTHER_FRAME            */
  /* it request implicitly to generate a restart condition */
  /* set XferOptions to I2C_FIRST_FRAME                    */
  if (hi2c->XferOptions == I2C_OTHER_FRAME)
 80078a4:	687b      	ldr	r3, [r7, #4]
 80078a6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80078a8:	f5b3 0f2a 	cmp.w	r3, #11141120	@ 0xaa0000
 80078ac:	d103      	bne.n	80078b6 <I2C_ConvertOtherXferOptions+0x1a>
  {
    hi2c->XferOptions = I2C_FIRST_FRAME;
 80078ae:	687b      	ldr	r3, [r7, #4]
 80078b0:	2201      	movs	r2, #1
 80078b2:	62da      	str	r2, [r3, #44]	@ 0x2c
  }
  else
  {
    /* Nothing to do */
  }
}
 80078b4:	e007      	b.n	80078c6 <I2C_ConvertOtherXferOptions+0x2a>
  else if (hi2c->XferOptions == I2C_OTHER_AND_LAST_FRAME)
 80078b6:	687b      	ldr	r3, [r7, #4]
 80078b8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80078ba:	f1b3 4f2a 	cmp.w	r3, #2852126720	@ 0xaa000000
 80078be:	d102      	bne.n	80078c6 <I2C_ConvertOtherXferOptions+0x2a>
    hi2c->XferOptions = I2C_FIRST_AND_LAST_FRAME;
 80078c0:	687b      	ldr	r3, [r7, #4]
 80078c2:	2208      	movs	r2, #8
 80078c4:	62da      	str	r2, [r3, #44]	@ 0x2c
}
 80078c6:	bf00      	nop
 80078c8:	370c      	adds	r7, #12
 80078ca:	46bd      	mov	sp, r7
 80078cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80078d0:	4770      	bx	lr
	...

080078d4 <HAL_PWR_PVD_IRQHandler>:
  * @brief This function handles the PWR PVD interrupt request.
  * @note This API should be called under the PVD_IRQHandler().
  * @retval None
  */
void HAL_PWR_PVD_IRQHandler(void)
{
 80078d4:	b580      	push	{r7, lr}
 80078d6:	af00      	add	r7, sp, #0
  /* Check PWR Exti flag */
  if(__HAL_PWR_PVD_EXTI_GET_FLAG() != RESET)
 80078d8:	4b06      	ldr	r3, [pc, #24]	@ (80078f4 <HAL_PWR_PVD_IRQHandler+0x20>)
 80078da:	695b      	ldr	r3, [r3, #20]
 80078dc:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80078e0:	2b00      	cmp	r3, #0
 80078e2:	d005      	beq.n	80078f0 <HAL_PWR_PVD_IRQHandler+0x1c>
  {
    /* PWR PVD interrupt user callback */
    HAL_PWR_PVDCallback();
 80078e4:	f000 f808 	bl	80078f8 <HAL_PWR_PVDCallback>
    
    /* Clear PWR Exti pending bit */
    __HAL_PWR_PVD_EXTI_CLEAR_FLAG();
 80078e8:	4b02      	ldr	r3, [pc, #8]	@ (80078f4 <HAL_PWR_PVD_IRQHandler+0x20>)
 80078ea:	f44f 3280 	mov.w	r2, #65536	@ 0x10000
 80078ee:	615a      	str	r2, [r3, #20]
  }
}
 80078f0:	bf00      	nop
 80078f2:	bd80      	pop	{r7, pc}
 80078f4:	40013c00 	.word	0x40013c00

080078f8 <HAL_PWR_PVDCallback>:
/**
  * @brief  PWR PVD interrupt callback
  * @retval None
  */
__weak void HAL_PWR_PVDCallback(void)
{
 80078f8:	b480      	push	{r7}
 80078fa:	af00      	add	r7, sp, #0
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_PWR_PVDCallback could be implemented in the user file
   */ 
}
 80078fc:	bf00      	nop
 80078fe:	46bd      	mov	sp, r7
 8007900:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007904:	4770      	bx	lr
	...

08007908 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8007908:	b580      	push	{r7, lr}
 800790a:	b086      	sub	sp, #24
 800790c:	af00      	add	r7, sp, #0
 800790e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8007910:	687b      	ldr	r3, [r7, #4]
 8007912:	2b00      	cmp	r3, #0
 8007914:	d101      	bne.n	800791a <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8007916:	2301      	movs	r3, #1
 8007918:	e267      	b.n	8007dea <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800791a:	687b      	ldr	r3, [r7, #4]
 800791c:	681b      	ldr	r3, [r3, #0]
 800791e:	f003 0301 	and.w	r3, r3, #1
 8007922:	2b00      	cmp	r3, #0
 8007924:	d075      	beq.n	8007a12 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 8007926:	4b88      	ldr	r3, [pc, #544]	@ (8007b48 <HAL_RCC_OscConfig+0x240>)
 8007928:	689b      	ldr	r3, [r3, #8]
 800792a:	f003 030c 	and.w	r3, r3, #12
 800792e:	2b04      	cmp	r3, #4
 8007930:	d00c      	beq.n	800794c <HAL_RCC_OscConfig+0x44>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8007932:	4b85      	ldr	r3, [pc, #532]	@ (8007b48 <HAL_RCC_OscConfig+0x240>)
 8007934:	689b      	ldr	r3, [r3, #8]
 8007936:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 800793a:	2b08      	cmp	r3, #8
 800793c:	d112      	bne.n	8007964 <HAL_RCC_OscConfig+0x5c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800793e:	4b82      	ldr	r3, [pc, #520]	@ (8007b48 <HAL_RCC_OscConfig+0x240>)
 8007940:	685b      	ldr	r3, [r3, #4]
 8007942:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8007946:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800794a:	d10b      	bne.n	8007964 <HAL_RCC_OscConfig+0x5c>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800794c:	4b7e      	ldr	r3, [pc, #504]	@ (8007b48 <HAL_RCC_OscConfig+0x240>)
 800794e:	681b      	ldr	r3, [r3, #0]
 8007950:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8007954:	2b00      	cmp	r3, #0
 8007956:	d05b      	beq.n	8007a10 <HAL_RCC_OscConfig+0x108>
 8007958:	687b      	ldr	r3, [r7, #4]
 800795a:	685b      	ldr	r3, [r3, #4]
 800795c:	2b00      	cmp	r3, #0
 800795e:	d157      	bne.n	8007a10 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8007960:	2301      	movs	r3, #1
 8007962:	e242      	b.n	8007dea <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8007964:	687b      	ldr	r3, [r7, #4]
 8007966:	685b      	ldr	r3, [r3, #4]
 8007968:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800796c:	d106      	bne.n	800797c <HAL_RCC_OscConfig+0x74>
 800796e:	4b76      	ldr	r3, [pc, #472]	@ (8007b48 <HAL_RCC_OscConfig+0x240>)
 8007970:	681b      	ldr	r3, [r3, #0]
 8007972:	4a75      	ldr	r2, [pc, #468]	@ (8007b48 <HAL_RCC_OscConfig+0x240>)
 8007974:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8007978:	6013      	str	r3, [r2, #0]
 800797a:	e01d      	b.n	80079b8 <HAL_RCC_OscConfig+0xb0>
 800797c:	687b      	ldr	r3, [r7, #4]
 800797e:	685b      	ldr	r3, [r3, #4]
 8007980:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8007984:	d10c      	bne.n	80079a0 <HAL_RCC_OscConfig+0x98>
 8007986:	4b70      	ldr	r3, [pc, #448]	@ (8007b48 <HAL_RCC_OscConfig+0x240>)
 8007988:	681b      	ldr	r3, [r3, #0]
 800798a:	4a6f      	ldr	r2, [pc, #444]	@ (8007b48 <HAL_RCC_OscConfig+0x240>)
 800798c:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8007990:	6013      	str	r3, [r2, #0]
 8007992:	4b6d      	ldr	r3, [pc, #436]	@ (8007b48 <HAL_RCC_OscConfig+0x240>)
 8007994:	681b      	ldr	r3, [r3, #0]
 8007996:	4a6c      	ldr	r2, [pc, #432]	@ (8007b48 <HAL_RCC_OscConfig+0x240>)
 8007998:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800799c:	6013      	str	r3, [r2, #0]
 800799e:	e00b      	b.n	80079b8 <HAL_RCC_OscConfig+0xb0>
 80079a0:	4b69      	ldr	r3, [pc, #420]	@ (8007b48 <HAL_RCC_OscConfig+0x240>)
 80079a2:	681b      	ldr	r3, [r3, #0]
 80079a4:	4a68      	ldr	r2, [pc, #416]	@ (8007b48 <HAL_RCC_OscConfig+0x240>)
 80079a6:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80079aa:	6013      	str	r3, [r2, #0]
 80079ac:	4b66      	ldr	r3, [pc, #408]	@ (8007b48 <HAL_RCC_OscConfig+0x240>)
 80079ae:	681b      	ldr	r3, [r3, #0]
 80079b0:	4a65      	ldr	r2, [pc, #404]	@ (8007b48 <HAL_RCC_OscConfig+0x240>)
 80079b2:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80079b6:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 80079b8:	687b      	ldr	r3, [r7, #4]
 80079ba:	685b      	ldr	r3, [r3, #4]
 80079bc:	2b00      	cmp	r3, #0
 80079be:	d013      	beq.n	80079e8 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80079c0:	f7fb ff18 	bl	80037f4 <HAL_GetTick>
 80079c4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80079c6:	e008      	b.n	80079da <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80079c8:	f7fb ff14 	bl	80037f4 <HAL_GetTick>
 80079cc:	4602      	mov	r2, r0
 80079ce:	693b      	ldr	r3, [r7, #16]
 80079d0:	1ad3      	subs	r3, r2, r3
 80079d2:	2b64      	cmp	r3, #100	@ 0x64
 80079d4:	d901      	bls.n	80079da <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 80079d6:	2303      	movs	r3, #3
 80079d8:	e207      	b.n	8007dea <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80079da:	4b5b      	ldr	r3, [pc, #364]	@ (8007b48 <HAL_RCC_OscConfig+0x240>)
 80079dc:	681b      	ldr	r3, [r3, #0]
 80079de:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80079e2:	2b00      	cmp	r3, #0
 80079e4:	d0f0      	beq.n	80079c8 <HAL_RCC_OscConfig+0xc0>
 80079e6:	e014      	b.n	8007a12 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80079e8:	f7fb ff04 	bl	80037f4 <HAL_GetTick>
 80079ec:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80079ee:	e008      	b.n	8007a02 <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80079f0:	f7fb ff00 	bl	80037f4 <HAL_GetTick>
 80079f4:	4602      	mov	r2, r0
 80079f6:	693b      	ldr	r3, [r7, #16]
 80079f8:	1ad3      	subs	r3, r2, r3
 80079fa:	2b64      	cmp	r3, #100	@ 0x64
 80079fc:	d901      	bls.n	8007a02 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 80079fe:	2303      	movs	r3, #3
 8007a00:	e1f3      	b.n	8007dea <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8007a02:	4b51      	ldr	r3, [pc, #324]	@ (8007b48 <HAL_RCC_OscConfig+0x240>)
 8007a04:	681b      	ldr	r3, [r3, #0]
 8007a06:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8007a0a:	2b00      	cmp	r3, #0
 8007a0c:	d1f0      	bne.n	80079f0 <HAL_RCC_OscConfig+0xe8>
 8007a0e:	e000      	b.n	8007a12 <HAL_RCC_OscConfig+0x10a>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8007a10:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8007a12:	687b      	ldr	r3, [r7, #4]
 8007a14:	681b      	ldr	r3, [r3, #0]
 8007a16:	f003 0302 	and.w	r3, r3, #2
 8007a1a:	2b00      	cmp	r3, #0
 8007a1c:	d063      	beq.n	8007ae6 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 8007a1e:	4b4a      	ldr	r3, [pc, #296]	@ (8007b48 <HAL_RCC_OscConfig+0x240>)
 8007a20:	689b      	ldr	r3, [r3, #8]
 8007a22:	f003 030c 	and.w	r3, r3, #12
 8007a26:	2b00      	cmp	r3, #0
 8007a28:	d00b      	beq.n	8007a42 <HAL_RCC_OscConfig+0x13a>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8007a2a:	4b47      	ldr	r3, [pc, #284]	@ (8007b48 <HAL_RCC_OscConfig+0x240>)
 8007a2c:	689b      	ldr	r3, [r3, #8]
 8007a2e:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 8007a32:	2b08      	cmp	r3, #8
 8007a34:	d11c      	bne.n	8007a70 <HAL_RCC_OscConfig+0x168>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8007a36:	4b44      	ldr	r3, [pc, #272]	@ (8007b48 <HAL_RCC_OscConfig+0x240>)
 8007a38:	685b      	ldr	r3, [r3, #4]
 8007a3a:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8007a3e:	2b00      	cmp	r3, #0
 8007a40:	d116      	bne.n	8007a70 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8007a42:	4b41      	ldr	r3, [pc, #260]	@ (8007b48 <HAL_RCC_OscConfig+0x240>)
 8007a44:	681b      	ldr	r3, [r3, #0]
 8007a46:	f003 0302 	and.w	r3, r3, #2
 8007a4a:	2b00      	cmp	r3, #0
 8007a4c:	d005      	beq.n	8007a5a <HAL_RCC_OscConfig+0x152>
 8007a4e:	687b      	ldr	r3, [r7, #4]
 8007a50:	68db      	ldr	r3, [r3, #12]
 8007a52:	2b01      	cmp	r3, #1
 8007a54:	d001      	beq.n	8007a5a <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8007a56:	2301      	movs	r3, #1
 8007a58:	e1c7      	b.n	8007dea <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8007a5a:	4b3b      	ldr	r3, [pc, #236]	@ (8007b48 <HAL_RCC_OscConfig+0x240>)
 8007a5c:	681b      	ldr	r3, [r3, #0]
 8007a5e:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8007a62:	687b      	ldr	r3, [r7, #4]
 8007a64:	691b      	ldr	r3, [r3, #16]
 8007a66:	00db      	lsls	r3, r3, #3
 8007a68:	4937      	ldr	r1, [pc, #220]	@ (8007b48 <HAL_RCC_OscConfig+0x240>)
 8007a6a:	4313      	orrs	r3, r2
 8007a6c:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8007a6e:	e03a      	b.n	8007ae6 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8007a70:	687b      	ldr	r3, [r7, #4]
 8007a72:	68db      	ldr	r3, [r3, #12]
 8007a74:	2b00      	cmp	r3, #0
 8007a76:	d020      	beq.n	8007aba <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8007a78:	4b34      	ldr	r3, [pc, #208]	@ (8007b4c <HAL_RCC_OscConfig+0x244>)
 8007a7a:	2201      	movs	r2, #1
 8007a7c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8007a7e:	f7fb feb9 	bl	80037f4 <HAL_GetTick>
 8007a82:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8007a84:	e008      	b.n	8007a98 <HAL_RCC_OscConfig+0x190>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8007a86:	f7fb feb5 	bl	80037f4 <HAL_GetTick>
 8007a8a:	4602      	mov	r2, r0
 8007a8c:	693b      	ldr	r3, [r7, #16]
 8007a8e:	1ad3      	subs	r3, r2, r3
 8007a90:	2b02      	cmp	r3, #2
 8007a92:	d901      	bls.n	8007a98 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8007a94:	2303      	movs	r3, #3
 8007a96:	e1a8      	b.n	8007dea <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8007a98:	4b2b      	ldr	r3, [pc, #172]	@ (8007b48 <HAL_RCC_OscConfig+0x240>)
 8007a9a:	681b      	ldr	r3, [r3, #0]
 8007a9c:	f003 0302 	and.w	r3, r3, #2
 8007aa0:	2b00      	cmp	r3, #0
 8007aa2:	d0f0      	beq.n	8007a86 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8007aa4:	4b28      	ldr	r3, [pc, #160]	@ (8007b48 <HAL_RCC_OscConfig+0x240>)
 8007aa6:	681b      	ldr	r3, [r3, #0]
 8007aa8:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8007aac:	687b      	ldr	r3, [r7, #4]
 8007aae:	691b      	ldr	r3, [r3, #16]
 8007ab0:	00db      	lsls	r3, r3, #3
 8007ab2:	4925      	ldr	r1, [pc, #148]	@ (8007b48 <HAL_RCC_OscConfig+0x240>)
 8007ab4:	4313      	orrs	r3, r2
 8007ab6:	600b      	str	r3, [r1, #0]
 8007ab8:	e015      	b.n	8007ae6 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8007aba:	4b24      	ldr	r3, [pc, #144]	@ (8007b4c <HAL_RCC_OscConfig+0x244>)
 8007abc:	2200      	movs	r2, #0
 8007abe:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8007ac0:	f7fb fe98 	bl	80037f4 <HAL_GetTick>
 8007ac4:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8007ac6:	e008      	b.n	8007ada <HAL_RCC_OscConfig+0x1d2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8007ac8:	f7fb fe94 	bl	80037f4 <HAL_GetTick>
 8007acc:	4602      	mov	r2, r0
 8007ace:	693b      	ldr	r3, [r7, #16]
 8007ad0:	1ad3      	subs	r3, r2, r3
 8007ad2:	2b02      	cmp	r3, #2
 8007ad4:	d901      	bls.n	8007ada <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8007ad6:	2303      	movs	r3, #3
 8007ad8:	e187      	b.n	8007dea <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8007ada:	4b1b      	ldr	r3, [pc, #108]	@ (8007b48 <HAL_RCC_OscConfig+0x240>)
 8007adc:	681b      	ldr	r3, [r3, #0]
 8007ade:	f003 0302 	and.w	r3, r3, #2
 8007ae2:	2b00      	cmp	r3, #0
 8007ae4:	d1f0      	bne.n	8007ac8 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8007ae6:	687b      	ldr	r3, [r7, #4]
 8007ae8:	681b      	ldr	r3, [r3, #0]
 8007aea:	f003 0308 	and.w	r3, r3, #8
 8007aee:	2b00      	cmp	r3, #0
 8007af0:	d036      	beq.n	8007b60 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8007af2:	687b      	ldr	r3, [r7, #4]
 8007af4:	695b      	ldr	r3, [r3, #20]
 8007af6:	2b00      	cmp	r3, #0
 8007af8:	d016      	beq.n	8007b28 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8007afa:	4b15      	ldr	r3, [pc, #84]	@ (8007b50 <HAL_RCC_OscConfig+0x248>)
 8007afc:	2201      	movs	r2, #1
 8007afe:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8007b00:	f7fb fe78 	bl	80037f4 <HAL_GetTick>
 8007b04:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8007b06:	e008      	b.n	8007b1a <HAL_RCC_OscConfig+0x212>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8007b08:	f7fb fe74 	bl	80037f4 <HAL_GetTick>
 8007b0c:	4602      	mov	r2, r0
 8007b0e:	693b      	ldr	r3, [r7, #16]
 8007b10:	1ad3      	subs	r3, r2, r3
 8007b12:	2b02      	cmp	r3, #2
 8007b14:	d901      	bls.n	8007b1a <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8007b16:	2303      	movs	r3, #3
 8007b18:	e167      	b.n	8007dea <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8007b1a:	4b0b      	ldr	r3, [pc, #44]	@ (8007b48 <HAL_RCC_OscConfig+0x240>)
 8007b1c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8007b1e:	f003 0302 	and.w	r3, r3, #2
 8007b22:	2b00      	cmp	r3, #0
 8007b24:	d0f0      	beq.n	8007b08 <HAL_RCC_OscConfig+0x200>
 8007b26:	e01b      	b.n	8007b60 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8007b28:	4b09      	ldr	r3, [pc, #36]	@ (8007b50 <HAL_RCC_OscConfig+0x248>)
 8007b2a:	2200      	movs	r2, #0
 8007b2c:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8007b2e:	f7fb fe61 	bl	80037f4 <HAL_GetTick>
 8007b32:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8007b34:	e00e      	b.n	8007b54 <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8007b36:	f7fb fe5d 	bl	80037f4 <HAL_GetTick>
 8007b3a:	4602      	mov	r2, r0
 8007b3c:	693b      	ldr	r3, [r7, #16]
 8007b3e:	1ad3      	subs	r3, r2, r3
 8007b40:	2b02      	cmp	r3, #2
 8007b42:	d907      	bls.n	8007b54 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8007b44:	2303      	movs	r3, #3
 8007b46:	e150      	b.n	8007dea <HAL_RCC_OscConfig+0x4e2>
 8007b48:	40023800 	.word	0x40023800
 8007b4c:	42470000 	.word	0x42470000
 8007b50:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8007b54:	4b88      	ldr	r3, [pc, #544]	@ (8007d78 <HAL_RCC_OscConfig+0x470>)
 8007b56:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8007b58:	f003 0302 	and.w	r3, r3, #2
 8007b5c:	2b00      	cmp	r3, #0
 8007b5e:	d1ea      	bne.n	8007b36 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8007b60:	687b      	ldr	r3, [r7, #4]
 8007b62:	681b      	ldr	r3, [r3, #0]
 8007b64:	f003 0304 	and.w	r3, r3, #4
 8007b68:	2b00      	cmp	r3, #0
 8007b6a:	f000 8097 	beq.w	8007c9c <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 8007b6e:	2300      	movs	r3, #0
 8007b70:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8007b72:	4b81      	ldr	r3, [pc, #516]	@ (8007d78 <HAL_RCC_OscConfig+0x470>)
 8007b74:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007b76:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8007b7a:	2b00      	cmp	r3, #0
 8007b7c:	d10f      	bne.n	8007b9e <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8007b7e:	2300      	movs	r3, #0
 8007b80:	60bb      	str	r3, [r7, #8]
 8007b82:	4b7d      	ldr	r3, [pc, #500]	@ (8007d78 <HAL_RCC_OscConfig+0x470>)
 8007b84:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007b86:	4a7c      	ldr	r2, [pc, #496]	@ (8007d78 <HAL_RCC_OscConfig+0x470>)
 8007b88:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8007b8c:	6413      	str	r3, [r2, #64]	@ 0x40
 8007b8e:	4b7a      	ldr	r3, [pc, #488]	@ (8007d78 <HAL_RCC_OscConfig+0x470>)
 8007b90:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007b92:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8007b96:	60bb      	str	r3, [r7, #8]
 8007b98:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8007b9a:	2301      	movs	r3, #1
 8007b9c:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8007b9e:	4b77      	ldr	r3, [pc, #476]	@ (8007d7c <HAL_RCC_OscConfig+0x474>)
 8007ba0:	681b      	ldr	r3, [r3, #0]
 8007ba2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8007ba6:	2b00      	cmp	r3, #0
 8007ba8:	d118      	bne.n	8007bdc <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8007baa:	4b74      	ldr	r3, [pc, #464]	@ (8007d7c <HAL_RCC_OscConfig+0x474>)
 8007bac:	681b      	ldr	r3, [r3, #0]
 8007bae:	4a73      	ldr	r2, [pc, #460]	@ (8007d7c <HAL_RCC_OscConfig+0x474>)
 8007bb0:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8007bb4:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8007bb6:	f7fb fe1d 	bl	80037f4 <HAL_GetTick>
 8007bba:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8007bbc:	e008      	b.n	8007bd0 <HAL_RCC_OscConfig+0x2c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8007bbe:	f7fb fe19 	bl	80037f4 <HAL_GetTick>
 8007bc2:	4602      	mov	r2, r0
 8007bc4:	693b      	ldr	r3, [r7, #16]
 8007bc6:	1ad3      	subs	r3, r2, r3
 8007bc8:	2b02      	cmp	r3, #2
 8007bca:	d901      	bls.n	8007bd0 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8007bcc:	2303      	movs	r3, #3
 8007bce:	e10c      	b.n	8007dea <HAL_RCC_OscConfig+0x4e2>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8007bd0:	4b6a      	ldr	r3, [pc, #424]	@ (8007d7c <HAL_RCC_OscConfig+0x474>)
 8007bd2:	681b      	ldr	r3, [r3, #0]
 8007bd4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8007bd8:	2b00      	cmp	r3, #0
 8007bda:	d0f0      	beq.n	8007bbe <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8007bdc:	687b      	ldr	r3, [r7, #4]
 8007bde:	689b      	ldr	r3, [r3, #8]
 8007be0:	2b01      	cmp	r3, #1
 8007be2:	d106      	bne.n	8007bf2 <HAL_RCC_OscConfig+0x2ea>
 8007be4:	4b64      	ldr	r3, [pc, #400]	@ (8007d78 <HAL_RCC_OscConfig+0x470>)
 8007be6:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8007be8:	4a63      	ldr	r2, [pc, #396]	@ (8007d78 <HAL_RCC_OscConfig+0x470>)
 8007bea:	f043 0301 	orr.w	r3, r3, #1
 8007bee:	6713      	str	r3, [r2, #112]	@ 0x70
 8007bf0:	e01c      	b.n	8007c2c <HAL_RCC_OscConfig+0x324>
 8007bf2:	687b      	ldr	r3, [r7, #4]
 8007bf4:	689b      	ldr	r3, [r3, #8]
 8007bf6:	2b05      	cmp	r3, #5
 8007bf8:	d10c      	bne.n	8007c14 <HAL_RCC_OscConfig+0x30c>
 8007bfa:	4b5f      	ldr	r3, [pc, #380]	@ (8007d78 <HAL_RCC_OscConfig+0x470>)
 8007bfc:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8007bfe:	4a5e      	ldr	r2, [pc, #376]	@ (8007d78 <HAL_RCC_OscConfig+0x470>)
 8007c00:	f043 0304 	orr.w	r3, r3, #4
 8007c04:	6713      	str	r3, [r2, #112]	@ 0x70
 8007c06:	4b5c      	ldr	r3, [pc, #368]	@ (8007d78 <HAL_RCC_OscConfig+0x470>)
 8007c08:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8007c0a:	4a5b      	ldr	r2, [pc, #364]	@ (8007d78 <HAL_RCC_OscConfig+0x470>)
 8007c0c:	f043 0301 	orr.w	r3, r3, #1
 8007c10:	6713      	str	r3, [r2, #112]	@ 0x70
 8007c12:	e00b      	b.n	8007c2c <HAL_RCC_OscConfig+0x324>
 8007c14:	4b58      	ldr	r3, [pc, #352]	@ (8007d78 <HAL_RCC_OscConfig+0x470>)
 8007c16:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8007c18:	4a57      	ldr	r2, [pc, #348]	@ (8007d78 <HAL_RCC_OscConfig+0x470>)
 8007c1a:	f023 0301 	bic.w	r3, r3, #1
 8007c1e:	6713      	str	r3, [r2, #112]	@ 0x70
 8007c20:	4b55      	ldr	r3, [pc, #340]	@ (8007d78 <HAL_RCC_OscConfig+0x470>)
 8007c22:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8007c24:	4a54      	ldr	r2, [pc, #336]	@ (8007d78 <HAL_RCC_OscConfig+0x470>)
 8007c26:	f023 0304 	bic.w	r3, r3, #4
 8007c2a:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8007c2c:	687b      	ldr	r3, [r7, #4]
 8007c2e:	689b      	ldr	r3, [r3, #8]
 8007c30:	2b00      	cmp	r3, #0
 8007c32:	d015      	beq.n	8007c60 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8007c34:	f7fb fdde 	bl	80037f4 <HAL_GetTick>
 8007c38:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8007c3a:	e00a      	b.n	8007c52 <HAL_RCC_OscConfig+0x34a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8007c3c:	f7fb fdda 	bl	80037f4 <HAL_GetTick>
 8007c40:	4602      	mov	r2, r0
 8007c42:	693b      	ldr	r3, [r7, #16]
 8007c44:	1ad3      	subs	r3, r2, r3
 8007c46:	f241 3288 	movw	r2, #5000	@ 0x1388
 8007c4a:	4293      	cmp	r3, r2
 8007c4c:	d901      	bls.n	8007c52 <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 8007c4e:	2303      	movs	r3, #3
 8007c50:	e0cb      	b.n	8007dea <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8007c52:	4b49      	ldr	r3, [pc, #292]	@ (8007d78 <HAL_RCC_OscConfig+0x470>)
 8007c54:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8007c56:	f003 0302 	and.w	r3, r3, #2
 8007c5a:	2b00      	cmp	r3, #0
 8007c5c:	d0ee      	beq.n	8007c3c <HAL_RCC_OscConfig+0x334>
 8007c5e:	e014      	b.n	8007c8a <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8007c60:	f7fb fdc8 	bl	80037f4 <HAL_GetTick>
 8007c64:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8007c66:	e00a      	b.n	8007c7e <HAL_RCC_OscConfig+0x376>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8007c68:	f7fb fdc4 	bl	80037f4 <HAL_GetTick>
 8007c6c:	4602      	mov	r2, r0
 8007c6e:	693b      	ldr	r3, [r7, #16]
 8007c70:	1ad3      	subs	r3, r2, r3
 8007c72:	f241 3288 	movw	r2, #5000	@ 0x1388
 8007c76:	4293      	cmp	r3, r2
 8007c78:	d901      	bls.n	8007c7e <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 8007c7a:	2303      	movs	r3, #3
 8007c7c:	e0b5      	b.n	8007dea <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8007c7e:	4b3e      	ldr	r3, [pc, #248]	@ (8007d78 <HAL_RCC_OscConfig+0x470>)
 8007c80:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8007c82:	f003 0302 	and.w	r3, r3, #2
 8007c86:	2b00      	cmp	r3, #0
 8007c88:	d1ee      	bne.n	8007c68 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8007c8a:	7dfb      	ldrb	r3, [r7, #23]
 8007c8c:	2b01      	cmp	r3, #1
 8007c8e:	d105      	bne.n	8007c9c <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8007c90:	4b39      	ldr	r3, [pc, #228]	@ (8007d78 <HAL_RCC_OscConfig+0x470>)
 8007c92:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007c94:	4a38      	ldr	r2, [pc, #224]	@ (8007d78 <HAL_RCC_OscConfig+0x470>)
 8007c96:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8007c9a:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8007c9c:	687b      	ldr	r3, [r7, #4]
 8007c9e:	699b      	ldr	r3, [r3, #24]
 8007ca0:	2b00      	cmp	r3, #0
 8007ca2:	f000 80a1 	beq.w	8007de8 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8007ca6:	4b34      	ldr	r3, [pc, #208]	@ (8007d78 <HAL_RCC_OscConfig+0x470>)
 8007ca8:	689b      	ldr	r3, [r3, #8]
 8007caa:	f003 030c 	and.w	r3, r3, #12
 8007cae:	2b08      	cmp	r3, #8
 8007cb0:	d05c      	beq.n	8007d6c <HAL_RCC_OscConfig+0x464>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8007cb2:	687b      	ldr	r3, [r7, #4]
 8007cb4:	699b      	ldr	r3, [r3, #24]
 8007cb6:	2b02      	cmp	r3, #2
 8007cb8:	d141      	bne.n	8007d3e <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8007cba:	4b31      	ldr	r3, [pc, #196]	@ (8007d80 <HAL_RCC_OscConfig+0x478>)
 8007cbc:	2200      	movs	r2, #0
 8007cbe:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8007cc0:	f7fb fd98 	bl	80037f4 <HAL_GetTick>
 8007cc4:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8007cc6:	e008      	b.n	8007cda <HAL_RCC_OscConfig+0x3d2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8007cc8:	f7fb fd94 	bl	80037f4 <HAL_GetTick>
 8007ccc:	4602      	mov	r2, r0
 8007cce:	693b      	ldr	r3, [r7, #16]
 8007cd0:	1ad3      	subs	r3, r2, r3
 8007cd2:	2b02      	cmp	r3, #2
 8007cd4:	d901      	bls.n	8007cda <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 8007cd6:	2303      	movs	r3, #3
 8007cd8:	e087      	b.n	8007dea <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8007cda:	4b27      	ldr	r3, [pc, #156]	@ (8007d78 <HAL_RCC_OscConfig+0x470>)
 8007cdc:	681b      	ldr	r3, [r3, #0]
 8007cde:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8007ce2:	2b00      	cmp	r3, #0
 8007ce4:	d1f0      	bne.n	8007cc8 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8007ce6:	687b      	ldr	r3, [r7, #4]
 8007ce8:	69da      	ldr	r2, [r3, #28]
 8007cea:	687b      	ldr	r3, [r7, #4]
 8007cec:	6a1b      	ldr	r3, [r3, #32]
 8007cee:	431a      	orrs	r2, r3
 8007cf0:	687b      	ldr	r3, [r7, #4]
 8007cf2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007cf4:	019b      	lsls	r3, r3, #6
 8007cf6:	431a      	orrs	r2, r3
 8007cf8:	687b      	ldr	r3, [r7, #4]
 8007cfa:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007cfc:	085b      	lsrs	r3, r3, #1
 8007cfe:	3b01      	subs	r3, #1
 8007d00:	041b      	lsls	r3, r3, #16
 8007d02:	431a      	orrs	r2, r3
 8007d04:	687b      	ldr	r3, [r7, #4]
 8007d06:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007d08:	061b      	lsls	r3, r3, #24
 8007d0a:	491b      	ldr	r1, [pc, #108]	@ (8007d78 <HAL_RCC_OscConfig+0x470>)
 8007d0c:	4313      	orrs	r3, r2
 8007d0e:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8007d10:	4b1b      	ldr	r3, [pc, #108]	@ (8007d80 <HAL_RCC_OscConfig+0x478>)
 8007d12:	2201      	movs	r2, #1
 8007d14:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8007d16:	f7fb fd6d 	bl	80037f4 <HAL_GetTick>
 8007d1a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8007d1c:	e008      	b.n	8007d30 <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8007d1e:	f7fb fd69 	bl	80037f4 <HAL_GetTick>
 8007d22:	4602      	mov	r2, r0
 8007d24:	693b      	ldr	r3, [r7, #16]
 8007d26:	1ad3      	subs	r3, r2, r3
 8007d28:	2b02      	cmp	r3, #2
 8007d2a:	d901      	bls.n	8007d30 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8007d2c:	2303      	movs	r3, #3
 8007d2e:	e05c      	b.n	8007dea <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8007d30:	4b11      	ldr	r3, [pc, #68]	@ (8007d78 <HAL_RCC_OscConfig+0x470>)
 8007d32:	681b      	ldr	r3, [r3, #0]
 8007d34:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8007d38:	2b00      	cmp	r3, #0
 8007d3a:	d0f0      	beq.n	8007d1e <HAL_RCC_OscConfig+0x416>
 8007d3c:	e054      	b.n	8007de8 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8007d3e:	4b10      	ldr	r3, [pc, #64]	@ (8007d80 <HAL_RCC_OscConfig+0x478>)
 8007d40:	2200      	movs	r2, #0
 8007d42:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8007d44:	f7fb fd56 	bl	80037f4 <HAL_GetTick>
 8007d48:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8007d4a:	e008      	b.n	8007d5e <HAL_RCC_OscConfig+0x456>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8007d4c:	f7fb fd52 	bl	80037f4 <HAL_GetTick>
 8007d50:	4602      	mov	r2, r0
 8007d52:	693b      	ldr	r3, [r7, #16]
 8007d54:	1ad3      	subs	r3, r2, r3
 8007d56:	2b02      	cmp	r3, #2
 8007d58:	d901      	bls.n	8007d5e <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 8007d5a:	2303      	movs	r3, #3
 8007d5c:	e045      	b.n	8007dea <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8007d5e:	4b06      	ldr	r3, [pc, #24]	@ (8007d78 <HAL_RCC_OscConfig+0x470>)
 8007d60:	681b      	ldr	r3, [r3, #0]
 8007d62:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8007d66:	2b00      	cmp	r3, #0
 8007d68:	d1f0      	bne.n	8007d4c <HAL_RCC_OscConfig+0x444>
 8007d6a:	e03d      	b.n	8007de8 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8007d6c:	687b      	ldr	r3, [r7, #4]
 8007d6e:	699b      	ldr	r3, [r3, #24]
 8007d70:	2b01      	cmp	r3, #1
 8007d72:	d107      	bne.n	8007d84 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8007d74:	2301      	movs	r3, #1
 8007d76:	e038      	b.n	8007dea <HAL_RCC_OscConfig+0x4e2>
 8007d78:	40023800 	.word	0x40023800
 8007d7c:	40007000 	.word	0x40007000
 8007d80:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8007d84:	4b1b      	ldr	r3, [pc, #108]	@ (8007df4 <HAL_RCC_OscConfig+0x4ec>)
 8007d86:	685b      	ldr	r3, [r3, #4]
 8007d88:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8007d8a:	687b      	ldr	r3, [r7, #4]
 8007d8c:	699b      	ldr	r3, [r3, #24]
 8007d8e:	2b01      	cmp	r3, #1
 8007d90:	d028      	beq.n	8007de4 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8007d92:	68fb      	ldr	r3, [r7, #12]
 8007d94:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 8007d98:	687b      	ldr	r3, [r7, #4]
 8007d9a:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8007d9c:	429a      	cmp	r2, r3
 8007d9e:	d121      	bne.n	8007de4 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8007da0:	68fb      	ldr	r3, [r7, #12]
 8007da2:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8007da6:	687b      	ldr	r3, [r7, #4]
 8007da8:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8007daa:	429a      	cmp	r2, r3
 8007dac:	d11a      	bne.n	8007de4 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8007dae:	68fa      	ldr	r2, [r7, #12]
 8007db0:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 8007db4:	4013      	ands	r3, r2
 8007db6:	687a      	ldr	r2, [r7, #4]
 8007db8:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8007dba:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8007dbc:	4293      	cmp	r3, r2
 8007dbe:	d111      	bne.n	8007de4 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8007dc0:	68fb      	ldr	r3, [r7, #12]
 8007dc2:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 8007dc6:	687b      	ldr	r3, [r7, #4]
 8007dc8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007dca:	085b      	lsrs	r3, r3, #1
 8007dcc:	3b01      	subs	r3, #1
 8007dce:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8007dd0:	429a      	cmp	r2, r3
 8007dd2:	d107      	bne.n	8007de4 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8007dd4:	68fb      	ldr	r3, [r7, #12]
 8007dd6:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 8007dda:	687b      	ldr	r3, [r7, #4]
 8007ddc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007dde:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8007de0:	429a      	cmp	r2, r3
 8007de2:	d001      	beq.n	8007de8 <HAL_RCC_OscConfig+0x4e0>
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 8007de4:	2301      	movs	r3, #1
 8007de6:	e000      	b.n	8007dea <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8007de8:	2300      	movs	r3, #0
}
 8007dea:	4618      	mov	r0, r3
 8007dec:	3718      	adds	r7, #24
 8007dee:	46bd      	mov	sp, r7
 8007df0:	bd80      	pop	{r7, pc}
 8007df2:	bf00      	nop
 8007df4:	40023800 	.word	0x40023800

08007df8 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8007df8:	b580      	push	{r7, lr}
 8007dfa:	b084      	sub	sp, #16
 8007dfc:	af00      	add	r7, sp, #0
 8007dfe:	6078      	str	r0, [r7, #4]
 8007e00:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8007e02:	687b      	ldr	r3, [r7, #4]
 8007e04:	2b00      	cmp	r3, #0
 8007e06:	d101      	bne.n	8007e0c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8007e08:	2301      	movs	r3, #1
 8007e0a:	e0cc      	b.n	8007fa6 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8007e0c:	4b68      	ldr	r3, [pc, #416]	@ (8007fb0 <HAL_RCC_ClockConfig+0x1b8>)
 8007e0e:	681b      	ldr	r3, [r3, #0]
 8007e10:	f003 0307 	and.w	r3, r3, #7
 8007e14:	683a      	ldr	r2, [r7, #0]
 8007e16:	429a      	cmp	r2, r3
 8007e18:	d90c      	bls.n	8007e34 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8007e1a:	4b65      	ldr	r3, [pc, #404]	@ (8007fb0 <HAL_RCC_ClockConfig+0x1b8>)
 8007e1c:	683a      	ldr	r2, [r7, #0]
 8007e1e:	b2d2      	uxtb	r2, r2
 8007e20:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8007e22:	4b63      	ldr	r3, [pc, #396]	@ (8007fb0 <HAL_RCC_ClockConfig+0x1b8>)
 8007e24:	681b      	ldr	r3, [r3, #0]
 8007e26:	f003 0307 	and.w	r3, r3, #7
 8007e2a:	683a      	ldr	r2, [r7, #0]
 8007e2c:	429a      	cmp	r2, r3
 8007e2e:	d001      	beq.n	8007e34 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8007e30:	2301      	movs	r3, #1
 8007e32:	e0b8      	b.n	8007fa6 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8007e34:	687b      	ldr	r3, [r7, #4]
 8007e36:	681b      	ldr	r3, [r3, #0]
 8007e38:	f003 0302 	and.w	r3, r3, #2
 8007e3c:	2b00      	cmp	r3, #0
 8007e3e:	d020      	beq.n	8007e82 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8007e40:	687b      	ldr	r3, [r7, #4]
 8007e42:	681b      	ldr	r3, [r3, #0]
 8007e44:	f003 0304 	and.w	r3, r3, #4
 8007e48:	2b00      	cmp	r3, #0
 8007e4a:	d005      	beq.n	8007e58 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8007e4c:	4b59      	ldr	r3, [pc, #356]	@ (8007fb4 <HAL_RCC_ClockConfig+0x1bc>)
 8007e4e:	689b      	ldr	r3, [r3, #8]
 8007e50:	4a58      	ldr	r2, [pc, #352]	@ (8007fb4 <HAL_RCC_ClockConfig+0x1bc>)
 8007e52:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 8007e56:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8007e58:	687b      	ldr	r3, [r7, #4]
 8007e5a:	681b      	ldr	r3, [r3, #0]
 8007e5c:	f003 0308 	and.w	r3, r3, #8
 8007e60:	2b00      	cmp	r3, #0
 8007e62:	d005      	beq.n	8007e70 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8007e64:	4b53      	ldr	r3, [pc, #332]	@ (8007fb4 <HAL_RCC_ClockConfig+0x1bc>)
 8007e66:	689b      	ldr	r3, [r3, #8]
 8007e68:	4a52      	ldr	r2, [pc, #328]	@ (8007fb4 <HAL_RCC_ClockConfig+0x1bc>)
 8007e6a:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 8007e6e:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8007e70:	4b50      	ldr	r3, [pc, #320]	@ (8007fb4 <HAL_RCC_ClockConfig+0x1bc>)
 8007e72:	689b      	ldr	r3, [r3, #8]
 8007e74:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8007e78:	687b      	ldr	r3, [r7, #4]
 8007e7a:	689b      	ldr	r3, [r3, #8]
 8007e7c:	494d      	ldr	r1, [pc, #308]	@ (8007fb4 <HAL_RCC_ClockConfig+0x1bc>)
 8007e7e:	4313      	orrs	r3, r2
 8007e80:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8007e82:	687b      	ldr	r3, [r7, #4]
 8007e84:	681b      	ldr	r3, [r3, #0]
 8007e86:	f003 0301 	and.w	r3, r3, #1
 8007e8a:	2b00      	cmp	r3, #0
 8007e8c:	d044      	beq.n	8007f18 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8007e8e:	687b      	ldr	r3, [r7, #4]
 8007e90:	685b      	ldr	r3, [r3, #4]
 8007e92:	2b01      	cmp	r3, #1
 8007e94:	d107      	bne.n	8007ea6 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8007e96:	4b47      	ldr	r3, [pc, #284]	@ (8007fb4 <HAL_RCC_ClockConfig+0x1bc>)
 8007e98:	681b      	ldr	r3, [r3, #0]
 8007e9a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8007e9e:	2b00      	cmp	r3, #0
 8007ea0:	d119      	bne.n	8007ed6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8007ea2:	2301      	movs	r3, #1
 8007ea4:	e07f      	b.n	8007fa6 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8007ea6:	687b      	ldr	r3, [r7, #4]
 8007ea8:	685b      	ldr	r3, [r3, #4]
 8007eaa:	2b02      	cmp	r3, #2
 8007eac:	d003      	beq.n	8007eb6 <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8007eae:	687b      	ldr	r3, [r7, #4]
 8007eb0:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8007eb2:	2b03      	cmp	r3, #3
 8007eb4:	d107      	bne.n	8007ec6 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8007eb6:	4b3f      	ldr	r3, [pc, #252]	@ (8007fb4 <HAL_RCC_ClockConfig+0x1bc>)
 8007eb8:	681b      	ldr	r3, [r3, #0]
 8007eba:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8007ebe:	2b00      	cmp	r3, #0
 8007ec0:	d109      	bne.n	8007ed6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8007ec2:	2301      	movs	r3, #1
 8007ec4:	e06f      	b.n	8007fa6 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8007ec6:	4b3b      	ldr	r3, [pc, #236]	@ (8007fb4 <HAL_RCC_ClockConfig+0x1bc>)
 8007ec8:	681b      	ldr	r3, [r3, #0]
 8007eca:	f003 0302 	and.w	r3, r3, #2
 8007ece:	2b00      	cmp	r3, #0
 8007ed0:	d101      	bne.n	8007ed6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8007ed2:	2301      	movs	r3, #1
 8007ed4:	e067      	b.n	8007fa6 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8007ed6:	4b37      	ldr	r3, [pc, #220]	@ (8007fb4 <HAL_RCC_ClockConfig+0x1bc>)
 8007ed8:	689b      	ldr	r3, [r3, #8]
 8007eda:	f023 0203 	bic.w	r2, r3, #3
 8007ede:	687b      	ldr	r3, [r7, #4]
 8007ee0:	685b      	ldr	r3, [r3, #4]
 8007ee2:	4934      	ldr	r1, [pc, #208]	@ (8007fb4 <HAL_RCC_ClockConfig+0x1bc>)
 8007ee4:	4313      	orrs	r3, r2
 8007ee6:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8007ee8:	f7fb fc84 	bl	80037f4 <HAL_GetTick>
 8007eec:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8007eee:	e00a      	b.n	8007f06 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8007ef0:	f7fb fc80 	bl	80037f4 <HAL_GetTick>
 8007ef4:	4602      	mov	r2, r0
 8007ef6:	68fb      	ldr	r3, [r7, #12]
 8007ef8:	1ad3      	subs	r3, r2, r3
 8007efa:	f241 3288 	movw	r2, #5000	@ 0x1388
 8007efe:	4293      	cmp	r3, r2
 8007f00:	d901      	bls.n	8007f06 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8007f02:	2303      	movs	r3, #3
 8007f04:	e04f      	b.n	8007fa6 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8007f06:	4b2b      	ldr	r3, [pc, #172]	@ (8007fb4 <HAL_RCC_ClockConfig+0x1bc>)
 8007f08:	689b      	ldr	r3, [r3, #8]
 8007f0a:	f003 020c 	and.w	r2, r3, #12
 8007f0e:	687b      	ldr	r3, [r7, #4]
 8007f10:	685b      	ldr	r3, [r3, #4]
 8007f12:	009b      	lsls	r3, r3, #2
 8007f14:	429a      	cmp	r2, r3
 8007f16:	d1eb      	bne.n	8007ef0 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8007f18:	4b25      	ldr	r3, [pc, #148]	@ (8007fb0 <HAL_RCC_ClockConfig+0x1b8>)
 8007f1a:	681b      	ldr	r3, [r3, #0]
 8007f1c:	f003 0307 	and.w	r3, r3, #7
 8007f20:	683a      	ldr	r2, [r7, #0]
 8007f22:	429a      	cmp	r2, r3
 8007f24:	d20c      	bcs.n	8007f40 <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8007f26:	4b22      	ldr	r3, [pc, #136]	@ (8007fb0 <HAL_RCC_ClockConfig+0x1b8>)
 8007f28:	683a      	ldr	r2, [r7, #0]
 8007f2a:	b2d2      	uxtb	r2, r2
 8007f2c:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8007f2e:	4b20      	ldr	r3, [pc, #128]	@ (8007fb0 <HAL_RCC_ClockConfig+0x1b8>)
 8007f30:	681b      	ldr	r3, [r3, #0]
 8007f32:	f003 0307 	and.w	r3, r3, #7
 8007f36:	683a      	ldr	r2, [r7, #0]
 8007f38:	429a      	cmp	r2, r3
 8007f3a:	d001      	beq.n	8007f40 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8007f3c:	2301      	movs	r3, #1
 8007f3e:	e032      	b.n	8007fa6 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8007f40:	687b      	ldr	r3, [r7, #4]
 8007f42:	681b      	ldr	r3, [r3, #0]
 8007f44:	f003 0304 	and.w	r3, r3, #4
 8007f48:	2b00      	cmp	r3, #0
 8007f4a:	d008      	beq.n	8007f5e <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8007f4c:	4b19      	ldr	r3, [pc, #100]	@ (8007fb4 <HAL_RCC_ClockConfig+0x1bc>)
 8007f4e:	689b      	ldr	r3, [r3, #8]
 8007f50:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 8007f54:	687b      	ldr	r3, [r7, #4]
 8007f56:	68db      	ldr	r3, [r3, #12]
 8007f58:	4916      	ldr	r1, [pc, #88]	@ (8007fb4 <HAL_RCC_ClockConfig+0x1bc>)
 8007f5a:	4313      	orrs	r3, r2
 8007f5c:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8007f5e:	687b      	ldr	r3, [r7, #4]
 8007f60:	681b      	ldr	r3, [r3, #0]
 8007f62:	f003 0308 	and.w	r3, r3, #8
 8007f66:	2b00      	cmp	r3, #0
 8007f68:	d009      	beq.n	8007f7e <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8007f6a:	4b12      	ldr	r3, [pc, #72]	@ (8007fb4 <HAL_RCC_ClockConfig+0x1bc>)
 8007f6c:	689b      	ldr	r3, [r3, #8]
 8007f6e:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8007f72:	687b      	ldr	r3, [r7, #4]
 8007f74:	691b      	ldr	r3, [r3, #16]
 8007f76:	00db      	lsls	r3, r3, #3
 8007f78:	490e      	ldr	r1, [pc, #56]	@ (8007fb4 <HAL_RCC_ClockConfig+0x1bc>)
 8007f7a:	4313      	orrs	r3, r2
 8007f7c:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8007f7e:	f000 f821 	bl	8007fc4 <HAL_RCC_GetSysClockFreq>
 8007f82:	4602      	mov	r2, r0
 8007f84:	4b0b      	ldr	r3, [pc, #44]	@ (8007fb4 <HAL_RCC_ClockConfig+0x1bc>)
 8007f86:	689b      	ldr	r3, [r3, #8]
 8007f88:	091b      	lsrs	r3, r3, #4
 8007f8a:	f003 030f 	and.w	r3, r3, #15
 8007f8e:	490a      	ldr	r1, [pc, #40]	@ (8007fb8 <HAL_RCC_ClockConfig+0x1c0>)
 8007f90:	5ccb      	ldrb	r3, [r1, r3]
 8007f92:	fa22 f303 	lsr.w	r3, r2, r3
 8007f96:	4a09      	ldr	r2, [pc, #36]	@ (8007fbc <HAL_RCC_ClockConfig+0x1c4>)
 8007f98:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 8007f9a:	4b09      	ldr	r3, [pc, #36]	@ (8007fc0 <HAL_RCC_ClockConfig+0x1c8>)
 8007f9c:	681b      	ldr	r3, [r3, #0]
 8007f9e:	4618      	mov	r0, r3
 8007fa0:	f7fb f9f8 	bl	8003394 <HAL_InitTick>

  return HAL_OK;
 8007fa4:	2300      	movs	r3, #0
}
 8007fa6:	4618      	mov	r0, r3
 8007fa8:	3710      	adds	r7, #16
 8007faa:	46bd      	mov	sp, r7
 8007fac:	bd80      	pop	{r7, pc}
 8007fae:	bf00      	nop
 8007fb0:	40023c00 	.word	0x40023c00
 8007fb4:	40023800 	.word	0x40023800
 8007fb8:	08013174 	.word	0x08013174
 8007fbc:	2000006c 	.word	0x2000006c
 8007fc0:	20000070 	.word	0x20000070

08007fc4 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8007fc4:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8007fc8:	b090      	sub	sp, #64	@ 0x40
 8007fca:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 8007fcc:	2300      	movs	r3, #0
 8007fce:	637b      	str	r3, [r7, #52]	@ 0x34
  uint32_t pllvco = 0U;
 8007fd0:	2300      	movs	r3, #0
 8007fd2:	63fb      	str	r3, [r7, #60]	@ 0x3c
  uint32_t pllp = 0U;
 8007fd4:	2300      	movs	r3, #0
 8007fd6:	633b      	str	r3, [r7, #48]	@ 0x30
  uint32_t sysclockfreq = 0U;
 8007fd8:	2300      	movs	r3, #0
 8007fda:	63bb      	str	r3, [r7, #56]	@ 0x38

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8007fdc:	4b59      	ldr	r3, [pc, #356]	@ (8008144 <HAL_RCC_GetSysClockFreq+0x180>)
 8007fde:	689b      	ldr	r3, [r3, #8]
 8007fe0:	f003 030c 	and.w	r3, r3, #12
 8007fe4:	2b08      	cmp	r3, #8
 8007fe6:	d00d      	beq.n	8008004 <HAL_RCC_GetSysClockFreq+0x40>
 8007fe8:	2b08      	cmp	r3, #8
 8007fea:	f200 80a1 	bhi.w	8008130 <HAL_RCC_GetSysClockFreq+0x16c>
 8007fee:	2b00      	cmp	r3, #0
 8007ff0:	d002      	beq.n	8007ff8 <HAL_RCC_GetSysClockFreq+0x34>
 8007ff2:	2b04      	cmp	r3, #4
 8007ff4:	d003      	beq.n	8007ffe <HAL_RCC_GetSysClockFreq+0x3a>
 8007ff6:	e09b      	b.n	8008130 <HAL_RCC_GetSysClockFreq+0x16c>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8007ff8:	4b53      	ldr	r3, [pc, #332]	@ (8008148 <HAL_RCC_GetSysClockFreq+0x184>)
 8007ffa:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8007ffc:	e09b      	b.n	8008136 <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8007ffe:	4b53      	ldr	r3, [pc, #332]	@ (800814c <HAL_RCC_GetSysClockFreq+0x188>)
 8008000:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8008002:	e098      	b.n	8008136 <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8008004:	4b4f      	ldr	r3, [pc, #316]	@ (8008144 <HAL_RCC_GetSysClockFreq+0x180>)
 8008006:	685b      	ldr	r3, [r3, #4]
 8008008:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800800c:	637b      	str	r3, [r7, #52]	@ 0x34
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 800800e:	4b4d      	ldr	r3, [pc, #308]	@ (8008144 <HAL_RCC_GetSysClockFreq+0x180>)
 8008010:	685b      	ldr	r3, [r3, #4]
 8008012:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8008016:	2b00      	cmp	r3, #0
 8008018:	d028      	beq.n	800806c <HAL_RCC_GetSysClockFreq+0xa8>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800801a:	4b4a      	ldr	r3, [pc, #296]	@ (8008144 <HAL_RCC_GetSysClockFreq+0x180>)
 800801c:	685b      	ldr	r3, [r3, #4]
 800801e:	099b      	lsrs	r3, r3, #6
 8008020:	2200      	movs	r2, #0
 8008022:	623b      	str	r3, [r7, #32]
 8008024:	627a      	str	r2, [r7, #36]	@ 0x24
 8008026:	6a3b      	ldr	r3, [r7, #32]
 8008028:	f3c3 0008 	ubfx	r0, r3, #0, #9
 800802c:	2100      	movs	r1, #0
 800802e:	4b47      	ldr	r3, [pc, #284]	@ (800814c <HAL_RCC_GetSysClockFreq+0x188>)
 8008030:	fb03 f201 	mul.w	r2, r3, r1
 8008034:	2300      	movs	r3, #0
 8008036:	fb00 f303 	mul.w	r3, r0, r3
 800803a:	4413      	add	r3, r2
 800803c:	4a43      	ldr	r2, [pc, #268]	@ (800814c <HAL_RCC_GetSysClockFreq+0x188>)
 800803e:	fba0 1202 	umull	r1, r2, r0, r2
 8008042:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8008044:	460a      	mov	r2, r1
 8008046:	62ba      	str	r2, [r7, #40]	@ 0x28
 8008048:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800804a:	4413      	add	r3, r2
 800804c:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800804e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008050:	2200      	movs	r2, #0
 8008052:	61bb      	str	r3, [r7, #24]
 8008054:	61fa      	str	r2, [r7, #28]
 8008056:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 800805a:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	@ 0x28
 800805e:	f7f8 fc75 	bl	800094c <__aeabi_uldivmod>
 8008062:	4602      	mov	r2, r0
 8008064:	460b      	mov	r3, r1
 8008066:	4613      	mov	r3, r2
 8008068:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800806a:	e053      	b.n	8008114 <HAL_RCC_GetSysClockFreq+0x150>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800806c:	4b35      	ldr	r3, [pc, #212]	@ (8008144 <HAL_RCC_GetSysClockFreq+0x180>)
 800806e:	685b      	ldr	r3, [r3, #4]
 8008070:	099b      	lsrs	r3, r3, #6
 8008072:	2200      	movs	r2, #0
 8008074:	613b      	str	r3, [r7, #16]
 8008076:	617a      	str	r2, [r7, #20]
 8008078:	693b      	ldr	r3, [r7, #16]
 800807a:	f3c3 0a08 	ubfx	sl, r3, #0, #9
 800807e:	f04f 0b00 	mov.w	fp, #0
 8008082:	4652      	mov	r2, sl
 8008084:	465b      	mov	r3, fp
 8008086:	f04f 0000 	mov.w	r0, #0
 800808a:	f04f 0100 	mov.w	r1, #0
 800808e:	0159      	lsls	r1, r3, #5
 8008090:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8008094:	0150      	lsls	r0, r2, #5
 8008096:	4602      	mov	r2, r0
 8008098:	460b      	mov	r3, r1
 800809a:	ebb2 080a 	subs.w	r8, r2, sl
 800809e:	eb63 090b 	sbc.w	r9, r3, fp
 80080a2:	f04f 0200 	mov.w	r2, #0
 80080a6:	f04f 0300 	mov.w	r3, #0
 80080aa:	ea4f 1389 	mov.w	r3, r9, lsl #6
 80080ae:	ea43 6398 	orr.w	r3, r3, r8, lsr #26
 80080b2:	ea4f 1288 	mov.w	r2, r8, lsl #6
 80080b6:	ebb2 0408 	subs.w	r4, r2, r8
 80080ba:	eb63 0509 	sbc.w	r5, r3, r9
 80080be:	f04f 0200 	mov.w	r2, #0
 80080c2:	f04f 0300 	mov.w	r3, #0
 80080c6:	00eb      	lsls	r3, r5, #3
 80080c8:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80080cc:	00e2      	lsls	r2, r4, #3
 80080ce:	4614      	mov	r4, r2
 80080d0:	461d      	mov	r5, r3
 80080d2:	eb14 030a 	adds.w	r3, r4, sl
 80080d6:	603b      	str	r3, [r7, #0]
 80080d8:	eb45 030b 	adc.w	r3, r5, fp
 80080dc:	607b      	str	r3, [r7, #4]
 80080de:	f04f 0200 	mov.w	r2, #0
 80080e2:	f04f 0300 	mov.w	r3, #0
 80080e6:	e9d7 4500 	ldrd	r4, r5, [r7]
 80080ea:	4629      	mov	r1, r5
 80080ec:	028b      	lsls	r3, r1, #10
 80080ee:	4621      	mov	r1, r4
 80080f0:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 80080f4:	4621      	mov	r1, r4
 80080f6:	028a      	lsls	r2, r1, #10
 80080f8:	4610      	mov	r0, r2
 80080fa:	4619      	mov	r1, r3
 80080fc:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80080fe:	2200      	movs	r2, #0
 8008100:	60bb      	str	r3, [r7, #8]
 8008102:	60fa      	str	r2, [r7, #12]
 8008104:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8008108:	f7f8 fc20 	bl	800094c <__aeabi_uldivmod>
 800810c:	4602      	mov	r2, r0
 800810e:	460b      	mov	r3, r1
 8008110:	4613      	mov	r3, r2
 8008112:	63fb      	str	r3, [r7, #60]	@ 0x3c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 8008114:	4b0b      	ldr	r3, [pc, #44]	@ (8008144 <HAL_RCC_GetSysClockFreq+0x180>)
 8008116:	685b      	ldr	r3, [r3, #4]
 8008118:	0c1b      	lsrs	r3, r3, #16
 800811a:	f003 0303 	and.w	r3, r3, #3
 800811e:	3301      	adds	r3, #1
 8008120:	005b      	lsls	r3, r3, #1
 8008122:	633b      	str	r3, [r7, #48]	@ 0x30

      sysclockfreq = pllvco / pllp;
 8008124:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8008126:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008128:	fbb2 f3f3 	udiv	r3, r2, r3
 800812c:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 800812e:	e002      	b.n	8008136 <HAL_RCC_GetSysClockFreq+0x172>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8008130:	4b05      	ldr	r3, [pc, #20]	@ (8008148 <HAL_RCC_GetSysClockFreq+0x184>)
 8008132:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8008134:	bf00      	nop
    }
  }
  return sysclockfreq;
 8008136:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
}
 8008138:	4618      	mov	r0, r3
 800813a:	3740      	adds	r7, #64	@ 0x40
 800813c:	46bd      	mov	sp, r7
 800813e:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8008142:	bf00      	nop
 8008144:	40023800 	.word	0x40023800
 8008148:	00f42400 	.word	0x00f42400
 800814c:	017d7840 	.word	0x017d7840

08008150 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8008150:	b480      	push	{r7}
 8008152:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8008154:	4b03      	ldr	r3, [pc, #12]	@ (8008164 <HAL_RCC_GetHCLKFreq+0x14>)
 8008156:	681b      	ldr	r3, [r3, #0]
}
 8008158:	4618      	mov	r0, r3
 800815a:	46bd      	mov	sp, r7
 800815c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008160:	4770      	bx	lr
 8008162:	bf00      	nop
 8008164:	2000006c 	.word	0x2000006c

08008168 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8008168:	b580      	push	{r7, lr}
 800816a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 800816c:	f7ff fff0 	bl	8008150 <HAL_RCC_GetHCLKFreq>
 8008170:	4602      	mov	r2, r0
 8008172:	4b05      	ldr	r3, [pc, #20]	@ (8008188 <HAL_RCC_GetPCLK1Freq+0x20>)
 8008174:	689b      	ldr	r3, [r3, #8]
 8008176:	0a9b      	lsrs	r3, r3, #10
 8008178:	f003 0307 	and.w	r3, r3, #7
 800817c:	4903      	ldr	r1, [pc, #12]	@ (800818c <HAL_RCC_GetPCLK1Freq+0x24>)
 800817e:	5ccb      	ldrb	r3, [r1, r3]
 8008180:	fa22 f303 	lsr.w	r3, r2, r3
}
 8008184:	4618      	mov	r0, r3
 8008186:	bd80      	pop	{r7, pc}
 8008188:	40023800 	.word	0x40023800
 800818c:	08013184 	.word	0x08013184

08008190 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8008190:	b580      	push	{r7, lr}
 8008192:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8008194:	f7ff ffdc 	bl	8008150 <HAL_RCC_GetHCLKFreq>
 8008198:	4602      	mov	r2, r0
 800819a:	4b05      	ldr	r3, [pc, #20]	@ (80081b0 <HAL_RCC_GetPCLK2Freq+0x20>)
 800819c:	689b      	ldr	r3, [r3, #8]
 800819e:	0b5b      	lsrs	r3, r3, #13
 80081a0:	f003 0307 	and.w	r3, r3, #7
 80081a4:	4903      	ldr	r1, [pc, #12]	@ (80081b4 <HAL_RCC_GetPCLK2Freq+0x24>)
 80081a6:	5ccb      	ldrb	r3, [r1, r3]
 80081a8:	fa22 f303 	lsr.w	r3, r2, r3
}
 80081ac:	4618      	mov	r0, r3
 80081ae:	bd80      	pop	{r7, pc}
 80081b0:	40023800 	.word	0x40023800
 80081b4:	08013184 	.word	0x08013184

080081b8 <HAL_RCC_GetClockConfig>:
  * will be configured.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 80081b8:	b480      	push	{r7}
 80081ba:	b083      	sub	sp, #12
 80081bc:	af00      	add	r7, sp, #0
 80081be:	6078      	str	r0, [r7, #4]
 80081c0:	6039      	str	r1, [r7, #0]
  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 80081c2:	687b      	ldr	r3, [r7, #4]
 80081c4:	220f      	movs	r2, #15
 80081c6:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 80081c8:	4b12      	ldr	r3, [pc, #72]	@ (8008214 <HAL_RCC_GetClockConfig+0x5c>)
 80081ca:	689b      	ldr	r3, [r3, #8]
 80081cc:	f003 0203 	and.w	r2, r3, #3
 80081d0:	687b      	ldr	r3, [r7, #4]
 80081d2:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 80081d4:	4b0f      	ldr	r3, [pc, #60]	@ (8008214 <HAL_RCC_GetClockConfig+0x5c>)
 80081d6:	689b      	ldr	r3, [r3, #8]
 80081d8:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 80081dc:	687b      	ldr	r3, [r7, #4]
 80081de:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 80081e0:	4b0c      	ldr	r3, [pc, #48]	@ (8008214 <HAL_RCC_GetClockConfig+0x5c>)
 80081e2:	689b      	ldr	r3, [r3, #8]
 80081e4:	f403 52e0 	and.w	r2, r3, #7168	@ 0x1c00
 80081e8:	687b      	ldr	r3, [r7, #4]
 80081ea:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3U);
 80081ec:	4b09      	ldr	r3, [pc, #36]	@ (8008214 <HAL_RCC_GetClockConfig+0x5c>)
 80081ee:	689b      	ldr	r3, [r3, #8]
 80081f0:	08db      	lsrs	r3, r3, #3
 80081f2:	f403 52e0 	and.w	r2, r3, #7168	@ 0x1c00
 80081f6:	687b      	ldr	r3, [r7, #4]
 80081f8:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 80081fa:	4b07      	ldr	r3, [pc, #28]	@ (8008218 <HAL_RCC_GetClockConfig+0x60>)
 80081fc:	681b      	ldr	r3, [r3, #0]
 80081fe:	f003 0207 	and.w	r2, r3, #7
 8008202:	683b      	ldr	r3, [r7, #0]
 8008204:	601a      	str	r2, [r3, #0]
}
 8008206:	bf00      	nop
 8008208:	370c      	adds	r7, #12
 800820a:	46bd      	mov	sp, r7
 800820c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008210:	4770      	bx	lr
 8008212:	bf00      	nop
 8008214:	40023800 	.word	0x40023800
 8008218:	40023c00 	.word	0x40023c00

0800821c <HAL_SD_Init>:
            SD_HandleTypeDef and create the associated handle.
  * @param  hsd: Pointer to the SD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_Init(SD_HandleTypeDef *hsd)
{
 800821c:	b580      	push	{r7, lr}
 800821e:	b082      	sub	sp, #8
 8008220:	af00      	add	r7, sp, #0
 8008222:	6078      	str	r0, [r7, #4]
  /* Check the SD handle allocation */
  if(hsd == NULL)
 8008224:	687b      	ldr	r3, [r7, #4]
 8008226:	2b00      	cmp	r3, #0
 8008228:	d101      	bne.n	800822e <HAL_SD_Init+0x12>
  {
    return HAL_ERROR;
 800822a:	2301      	movs	r3, #1
 800822c:	e022      	b.n	8008274 <HAL_SD_Init+0x58>
  assert_param(IS_SDIO_CLOCK_POWER_SAVE(hsd->Init.ClockPowerSave));
  assert_param(IS_SDIO_BUS_WIDE(hsd->Init.BusWide));
  assert_param(IS_SDIO_HARDWARE_FLOW_CONTROL(hsd->Init.HardwareFlowControl));
  assert_param(IS_SDIO_CLKDIV(hsd->Init.ClockDiv));

  if(hsd->State == HAL_SD_STATE_RESET)
 800822e:	687b      	ldr	r3, [r7, #4]
 8008230:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 8008234:	b2db      	uxtb	r3, r3
 8008236:	2b00      	cmp	r3, #0
 8008238:	d105      	bne.n	8008246 <HAL_SD_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    hsd->Lock = HAL_UNLOCKED;
 800823a:	687b      	ldr	r3, [r7, #4]
 800823c:	2200      	movs	r2, #0
 800823e:	771a      	strb	r2, [r3, #28]

    /* Init the low level hardware */
    hsd->MspInitCallback(hsd);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_SD_MspInit(hsd);
 8008240:	6878      	ldr	r0, [r7, #4]
 8008242:	f7fa ff1f 	bl	8003084 <HAL_SD_MspInit>
#endif /* USE_HAL_SD_REGISTER_CALLBACKS */
  }

  hsd->State = HAL_SD_STATE_BUSY;
 8008246:	687b      	ldr	r3, [r7, #4]
 8008248:	2203      	movs	r2, #3
 800824a:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

  /* Initialize the Card parameters */
  if (HAL_SD_InitCard(hsd) != HAL_OK)
 800824e:	6878      	ldr	r0, [r7, #4]
 8008250:	f000 f814 	bl	800827c <HAL_SD_InitCard>
 8008254:	4603      	mov	r3, r0
 8008256:	2b00      	cmp	r3, #0
 8008258:	d001      	beq.n	800825e <HAL_SD_Init+0x42>
  {
    return HAL_ERROR;
 800825a:	2301      	movs	r3, #1
 800825c:	e00a      	b.n	8008274 <HAL_SD_Init+0x58>
  }

  /* Initialize the error code */
  hsd->ErrorCode = HAL_SD_ERROR_NONE;
 800825e:	687b      	ldr	r3, [r7, #4]
 8008260:	2200      	movs	r2, #0
 8008262:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Initialize the SD operation */
  hsd->Context = SD_CONTEXT_NONE;
 8008264:	687b      	ldr	r3, [r7, #4]
 8008266:	2200      	movs	r2, #0
 8008268:	631a      	str	r2, [r3, #48]	@ 0x30

  /* Initialize the SD state */
  hsd->State = HAL_SD_STATE_READY;
 800826a:	687b      	ldr	r3, [r7, #4]
 800826c:	2201      	movs	r2, #1
 800826e:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 8008272:	2300      	movs	r3, #0
}
 8008274:	4618      	mov	r0, r3
 8008276:	3708      	adds	r7, #8
 8008278:	46bd      	mov	sp, r7
 800827a:	bd80      	pop	{r7, pc}

0800827c <HAL_SD_InitCard>:
  * @note   This function initializes the SD card. It could be used when a card
            re-initialization is needed.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_InitCard(SD_HandleTypeDef *hsd)
{
 800827c:	b5b0      	push	{r4, r5, r7, lr}
 800827e:	b08e      	sub	sp, #56	@ 0x38
 8008280:	af04      	add	r7, sp, #16
 8008282:	6078      	str	r0, [r7, #4]
  uint32_t errorstate;
  SD_InitTypeDef Init;
  
  /* Default SDIO peripheral configuration for SD card initialization */
  Init.ClockEdge           = SDIO_CLOCK_EDGE_RISING;
 8008284:	2300      	movs	r3, #0
 8008286:	60fb      	str	r3, [r7, #12]
  Init.ClockBypass         = SDIO_CLOCK_BYPASS_DISABLE;
 8008288:	2300      	movs	r3, #0
 800828a:	613b      	str	r3, [r7, #16]
  Init.ClockPowerSave      = SDIO_CLOCK_POWER_SAVE_DISABLE;
 800828c:	2300      	movs	r3, #0
 800828e:	617b      	str	r3, [r7, #20]
  Init.BusWide             = SDIO_BUS_WIDE_1B;
 8008290:	2300      	movs	r3, #0
 8008292:	61bb      	str	r3, [r7, #24]
  Init.HardwareFlowControl = SDIO_HARDWARE_FLOW_CONTROL_DISABLE;
 8008294:	2300      	movs	r3, #0
 8008296:	61fb      	str	r3, [r7, #28]
  Init.ClockDiv            = SDIO_INIT_CLK_DIV;
 8008298:	2376      	movs	r3, #118	@ 0x76
 800829a:	623b      	str	r3, [r7, #32]

  /* Initialize SDIO peripheral interface with default configuration */
  SDIO_Init(hsd->Instance, Init);
 800829c:	687b      	ldr	r3, [r7, #4]
 800829e:	681d      	ldr	r5, [r3, #0]
 80082a0:	466c      	mov	r4, sp
 80082a2:	f107 0318 	add.w	r3, r7, #24
 80082a6:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 80082aa:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 80082ae:	f107 030c 	add.w	r3, r7, #12
 80082b2:	cb0e      	ldmia	r3, {r1, r2, r3}
 80082b4:	4628      	mov	r0, r5
 80082b6:	f002 fddf 	bl	800ae78 <SDIO_Init>

  /* Disable SDIO Clock */
  __HAL_SD_DISABLE(hsd);
 80082ba:	4b2a      	ldr	r3, [pc, #168]	@ (8008364 <HAL_SD_InitCard+0xe8>)
 80082bc:	2200      	movs	r2, #0
 80082be:	601a      	str	r2, [r3, #0]

  /* Set Power State to ON */
  (void)SDIO_PowerState_ON(hsd->Instance);
 80082c0:	687b      	ldr	r3, [r7, #4]
 80082c2:	681b      	ldr	r3, [r3, #0]
 80082c4:	4618      	mov	r0, r3
 80082c6:	f002 fe0f 	bl	800aee8 <SDIO_PowerState_ON>

  /* Enable SDIO Clock */
  __HAL_SD_ENABLE(hsd);
 80082ca:	4b26      	ldr	r3, [pc, #152]	@ (8008364 <HAL_SD_InitCard+0xe8>)
 80082cc:	2201      	movs	r2, #1
 80082ce:	601a      	str	r2, [r3, #0]

  /* Required power up waiting time before starting the SD initialization  sequence */
  HAL_Delay(2);
 80082d0:	2002      	movs	r0, #2
 80082d2:	f7fb fa9b 	bl	800380c <HAL_Delay>

  /* Identify card operating voltage */
  errorstate = SD_PowerON(hsd);
 80082d6:	6878      	ldr	r0, [r7, #4]
 80082d8:	f000 fe12 	bl	8008f00 <SD_PowerON>
 80082dc:	6278      	str	r0, [r7, #36]	@ 0x24
  if(errorstate != HAL_SD_ERROR_NONE)
 80082de:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80082e0:	2b00      	cmp	r3, #0
 80082e2:	d00b      	beq.n	80082fc <HAL_SD_InitCard+0x80>
  {
    hsd->State = HAL_SD_STATE_READY;
 80082e4:	687b      	ldr	r3, [r7, #4]
 80082e6:	2201      	movs	r2, #1
 80082e8:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    hsd->ErrorCode |= errorstate;
 80082ec:	687b      	ldr	r3, [r7, #4]
 80082ee:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80082f0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80082f2:	431a      	orrs	r2, r3
 80082f4:	687b      	ldr	r3, [r7, #4]
 80082f6:	639a      	str	r2, [r3, #56]	@ 0x38
    return HAL_ERROR;
 80082f8:	2301      	movs	r3, #1
 80082fa:	e02e      	b.n	800835a <HAL_SD_InitCard+0xde>
  }

  /* Card initialization */
  errorstate = SD_InitCard(hsd);
 80082fc:	6878      	ldr	r0, [r7, #4]
 80082fe:	f000 fd31 	bl	8008d64 <SD_InitCard>
 8008302:	6278      	str	r0, [r7, #36]	@ 0x24
  if(errorstate != HAL_SD_ERROR_NONE)
 8008304:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008306:	2b00      	cmp	r3, #0
 8008308:	d00b      	beq.n	8008322 <HAL_SD_InitCard+0xa6>
  {
    hsd->State = HAL_SD_STATE_READY;
 800830a:	687b      	ldr	r3, [r7, #4]
 800830c:	2201      	movs	r2, #1
 800830e:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    hsd->ErrorCode |= errorstate;
 8008312:	687b      	ldr	r3, [r7, #4]
 8008314:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8008316:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008318:	431a      	orrs	r2, r3
 800831a:	687b      	ldr	r3, [r7, #4]
 800831c:	639a      	str	r2, [r3, #56]	@ 0x38
    return HAL_ERROR;
 800831e:	2301      	movs	r3, #1
 8008320:	e01b      	b.n	800835a <HAL_SD_InitCard+0xde>
  }

  /* Set Block Size for Card */
  errorstate = SDMMC_CmdBlockLength(hsd->Instance, BLOCKSIZE);
 8008322:	687b      	ldr	r3, [r7, #4]
 8008324:	681b      	ldr	r3, [r3, #0]
 8008326:	f44f 7100 	mov.w	r1, #512	@ 0x200
 800832a:	4618      	mov	r0, r3
 800832c:	f002 fe6e 	bl	800b00c <SDMMC_CmdBlockLength>
 8008330:	6278      	str	r0, [r7, #36]	@ 0x24
  if(errorstate != HAL_SD_ERROR_NONE)
 8008332:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008334:	2b00      	cmp	r3, #0
 8008336:	d00f      	beq.n	8008358 <HAL_SD_InitCard+0xdc>
  {
    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 8008338:	687b      	ldr	r3, [r7, #4]
 800833a:	681b      	ldr	r3, [r3, #0]
 800833c:	4a0a      	ldr	r2, [pc, #40]	@ (8008368 <HAL_SD_InitCard+0xec>)
 800833e:	639a      	str	r2, [r3, #56]	@ 0x38
    hsd->ErrorCode |= errorstate;
 8008340:	687b      	ldr	r3, [r7, #4]
 8008342:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8008344:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008346:	431a      	orrs	r2, r3
 8008348:	687b      	ldr	r3, [r7, #4]
 800834a:	639a      	str	r2, [r3, #56]	@ 0x38
    hsd->State = HAL_SD_STATE_READY;
 800834c:	687b      	ldr	r3, [r7, #4]
 800834e:	2201      	movs	r2, #1
 8008350:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    return HAL_ERROR;
 8008354:	2301      	movs	r3, #1
 8008356:	e000      	b.n	800835a <HAL_SD_InitCard+0xde>
  }

  return HAL_OK;
 8008358:	2300      	movs	r3, #0
}
 800835a:	4618      	mov	r0, r3
 800835c:	3728      	adds	r7, #40	@ 0x28
 800835e:	46bd      	mov	sp, r7
 8008360:	bdb0      	pop	{r4, r5, r7, pc}
 8008362:	bf00      	nop
 8008364:	422580a0 	.word	0x422580a0
 8008368:	004005ff 	.word	0x004005ff

0800836c <HAL_SD_ReadBlocks_DMA>:
  * @param  BlockAdd: Block Address from where data is to be read
  * @param  NumberOfBlocks: Number of blocks to read.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_ReadBlocks_DMA(SD_HandleTypeDef *hsd, uint8_t *pData, uint32_t BlockAdd, uint32_t NumberOfBlocks)
{
 800836c:	b580      	push	{r7, lr}
 800836e:	b08c      	sub	sp, #48	@ 0x30
 8008370:	af00      	add	r7, sp, #0
 8008372:	60f8      	str	r0, [r7, #12]
 8008374:	60b9      	str	r1, [r7, #8]
 8008376:	607a      	str	r2, [r7, #4]
 8008378:	603b      	str	r3, [r7, #0]
  SDIO_DataInitTypeDef config;
  uint32_t errorstate;
  uint32_t add = BlockAdd;
 800837a:	687b      	ldr	r3, [r7, #4]
 800837c:	62bb      	str	r3, [r7, #40]	@ 0x28

  if(NULL == pData)
 800837e:	68bb      	ldr	r3, [r7, #8]
 8008380:	2b00      	cmp	r3, #0
 8008382:	d107      	bne.n	8008394 <HAL_SD_ReadBlocks_DMA+0x28>
  {
    hsd->ErrorCode |= HAL_SD_ERROR_PARAM;
 8008384:	68fb      	ldr	r3, [r7, #12]
 8008386:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008388:	f043 6200 	orr.w	r2, r3, #134217728	@ 0x8000000
 800838c:	68fb      	ldr	r3, [r7, #12]
 800838e:	639a      	str	r2, [r3, #56]	@ 0x38
    return HAL_ERROR;
 8008390:	2301      	movs	r3, #1
 8008392:	e0c0      	b.n	8008516 <HAL_SD_ReadBlocks_DMA+0x1aa>
  }

  if(hsd->State == HAL_SD_STATE_READY)
 8008394:	68fb      	ldr	r3, [r7, #12]
 8008396:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 800839a:	b2db      	uxtb	r3, r3
 800839c:	2b01      	cmp	r3, #1
 800839e:	f040 80b9 	bne.w	8008514 <HAL_SD_ReadBlocks_DMA+0x1a8>
  {
    hsd->ErrorCode = HAL_SD_ERROR_NONE;
 80083a2:	68fb      	ldr	r3, [r7, #12]
 80083a4:	2200      	movs	r2, #0
 80083a6:	639a      	str	r2, [r3, #56]	@ 0x38

    if((add + NumberOfBlocks) > (hsd->SdCard.LogBlockNbr))
 80083a8:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80083aa:	683b      	ldr	r3, [r7, #0]
 80083ac:	441a      	add	r2, r3
 80083ae:	68fb      	ldr	r3, [r7, #12]
 80083b0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80083b2:	429a      	cmp	r2, r3
 80083b4:	d907      	bls.n	80083c6 <HAL_SD_ReadBlocks_DMA+0x5a>
    {
      hsd->ErrorCode |= HAL_SD_ERROR_ADDR_OUT_OF_RANGE;
 80083b6:	68fb      	ldr	r3, [r7, #12]
 80083b8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80083ba:	f043 7200 	orr.w	r2, r3, #33554432	@ 0x2000000
 80083be:	68fb      	ldr	r3, [r7, #12]
 80083c0:	639a      	str	r2, [r3, #56]	@ 0x38
      return HAL_ERROR;
 80083c2:	2301      	movs	r3, #1
 80083c4:	e0a7      	b.n	8008516 <HAL_SD_ReadBlocks_DMA+0x1aa>
    }

    hsd->State = HAL_SD_STATE_BUSY;
 80083c6:	68fb      	ldr	r3, [r7, #12]
 80083c8:	2203      	movs	r2, #3
 80083ca:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

    /* Initialize data control register */
    hsd->Instance->DCTRL = 0U;
 80083ce:	68fb      	ldr	r3, [r7, #12]
 80083d0:	681b      	ldr	r3, [r3, #0]
 80083d2:	2200      	movs	r2, #0
 80083d4:	62da      	str	r2, [r3, #44]	@ 0x2c

#if defined(SDIO_STA_STBITERR)
    __HAL_SD_ENABLE_IT(hsd, (SDIO_IT_DCRCFAIL | SDIO_IT_DTIMEOUT | SDIO_IT_RXOVERR | SDIO_IT_DATAEND | SDIO_IT_STBITERR));
 80083d6:	68fb      	ldr	r3, [r7, #12]
 80083d8:	681b      	ldr	r3, [r3, #0]
 80083da:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80083dc:	68fa      	ldr	r2, [r7, #12]
 80083de:	6812      	ldr	r2, [r2, #0]
 80083e0:	f443 734a 	orr.w	r3, r3, #808	@ 0x328
 80083e4:	f043 0302 	orr.w	r3, r3, #2
 80083e8:	63d3      	str	r3, [r2, #60]	@ 0x3c
#else /* SDIO_STA_STBITERR not defined */
    __HAL_SD_ENABLE_IT(hsd, (SDIO_IT_DCRCFAIL | SDIO_IT_DTIMEOUT | SDIO_IT_RXOVERR | SDIO_IT_DATAEND));
#endif /* SDIO_STA_STBITERR */

    /* Set the DMA transfer complete callback */
    hsd->hdmarx->XferCpltCallback = SD_DMAReceiveCplt;
 80083ea:	68fb      	ldr	r3, [r7, #12]
 80083ec:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80083ee:	4a4c      	ldr	r2, [pc, #304]	@ (8008520 <HAL_SD_ReadBlocks_DMA+0x1b4>)
 80083f0:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Set the DMA error callback */
    hsd->hdmarx->XferErrorCallback = SD_DMAError;
 80083f2:	68fb      	ldr	r3, [r7, #12]
 80083f4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80083f6:	4a4b      	ldr	r2, [pc, #300]	@ (8008524 <HAL_SD_ReadBlocks_DMA+0x1b8>)
 80083f8:	64da      	str	r2, [r3, #76]	@ 0x4c

    /* Set the DMA Abort callback */
    hsd->hdmarx->XferAbortCallback = NULL;
 80083fa:	68fb      	ldr	r3, [r7, #12]
 80083fc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80083fe:	2200      	movs	r2, #0
 8008400:	651a      	str	r2, [r3, #80]	@ 0x50

    /* Force DMA Direction */
    hsd->hdmarx->Init.Direction = DMA_PERIPH_TO_MEMORY;
 8008402:	68fb      	ldr	r3, [r7, #12]
 8008404:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008406:	2200      	movs	r2, #0
 8008408:	609a      	str	r2, [r3, #8]
    MODIFY_REG(hsd->hdmarx->Instance->CR, DMA_SxCR_DIR, hsd->hdmarx->Init.Direction);
 800840a:	68fb      	ldr	r3, [r7, #12]
 800840c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800840e:	681b      	ldr	r3, [r3, #0]
 8008410:	681b      	ldr	r3, [r3, #0]
 8008412:	f023 01c0 	bic.w	r1, r3, #192	@ 0xc0
 8008416:	68fb      	ldr	r3, [r7, #12]
 8008418:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800841a:	689a      	ldr	r2, [r3, #8]
 800841c:	68fb      	ldr	r3, [r7, #12]
 800841e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008420:	681b      	ldr	r3, [r3, #0]
 8008422:	430a      	orrs	r2, r1
 8008424:	601a      	str	r2, [r3, #0]

    /* Enable the DMA Channel */
    if(HAL_DMA_Start_IT(hsd->hdmarx, (uint32_t)&hsd->Instance->FIFO, (uint32_t)pData, (uint32_t)(BLOCKSIZE * NumberOfBlocks)/4U) != HAL_OK)
 8008426:	68fb      	ldr	r3, [r7, #12]
 8008428:	6c18      	ldr	r0, [r3, #64]	@ 0x40
 800842a:	68fb      	ldr	r3, [r7, #12]
 800842c:	681b      	ldr	r3, [r3, #0]
 800842e:	3380      	adds	r3, #128	@ 0x80
 8008430:	4619      	mov	r1, r3
 8008432:	68ba      	ldr	r2, [r7, #8]
 8008434:	683b      	ldr	r3, [r7, #0]
 8008436:	025b      	lsls	r3, r3, #9
 8008438:	089b      	lsrs	r3, r3, #2
 800843a:	f7fb fb9b 	bl	8003b74 <HAL_DMA_Start_IT>
 800843e:	4603      	mov	r3, r0
 8008440:	2b00      	cmp	r3, #0
 8008442:	d017      	beq.n	8008474 <HAL_SD_ReadBlocks_DMA+0x108>
    {
      __HAL_SD_DISABLE_IT(hsd, (SDIO_IT_DCRCFAIL | SDIO_IT_DTIMEOUT | SDIO_IT_RXOVERR | SDIO_IT_DATAEND));
 8008444:	68fb      	ldr	r3, [r7, #12]
 8008446:	681b      	ldr	r3, [r3, #0]
 8008448:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800844a:	68fb      	ldr	r3, [r7, #12]
 800844c:	681b      	ldr	r3, [r3, #0]
 800844e:	f422 7295 	bic.w	r2, r2, #298	@ 0x12a
 8008452:	63da      	str	r2, [r3, #60]	@ 0x3c
      __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 8008454:	68fb      	ldr	r3, [r7, #12]
 8008456:	681b      	ldr	r3, [r3, #0]
 8008458:	4a33      	ldr	r2, [pc, #204]	@ (8008528 <HAL_SD_ReadBlocks_DMA+0x1bc>)
 800845a:	639a      	str	r2, [r3, #56]	@ 0x38
      hsd->ErrorCode |= HAL_SD_ERROR_DMA;
 800845c:	68fb      	ldr	r3, [r7, #12]
 800845e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008460:	f043 4280 	orr.w	r2, r3, #1073741824	@ 0x40000000
 8008464:	68fb      	ldr	r3, [r7, #12]
 8008466:	639a      	str	r2, [r3, #56]	@ 0x38
      hsd->State = HAL_SD_STATE_READY;
 8008468:	68fb      	ldr	r3, [r7, #12]
 800846a:	2201      	movs	r2, #1
 800846c:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
      return HAL_ERROR;
 8008470:	2301      	movs	r3, #1
 8008472:	e050      	b.n	8008516 <HAL_SD_ReadBlocks_DMA+0x1aa>
    }
    else
    {
      /* Enable SD DMA transfer */
      __HAL_SD_DMA_ENABLE(hsd);
 8008474:	4b2d      	ldr	r3, [pc, #180]	@ (800852c <HAL_SD_ReadBlocks_DMA+0x1c0>)
 8008476:	2201      	movs	r2, #1
 8008478:	601a      	str	r2, [r3, #0]

      if(hsd->SdCard.CardType != CARD_SDHC_SDXC)
 800847a:	68fb      	ldr	r3, [r7, #12]
 800847c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800847e:	2b01      	cmp	r3, #1
 8008480:	d002      	beq.n	8008488 <HAL_SD_ReadBlocks_DMA+0x11c>
      {
        add *= 512U;
 8008482:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008484:	025b      	lsls	r3, r3, #9
 8008486:	62bb      	str	r3, [r7, #40]	@ 0x28
      }

      /* Configure the SD DPSM (Data Path State Machine) */
      config.DataTimeOut   = SDMMC_DATATIMEOUT;
 8008488:	f04f 33ff 	mov.w	r3, #4294967295
 800848c:	613b      	str	r3, [r7, #16]
      config.DataLength    = BLOCKSIZE * NumberOfBlocks;
 800848e:	683b      	ldr	r3, [r7, #0]
 8008490:	025b      	lsls	r3, r3, #9
 8008492:	617b      	str	r3, [r7, #20]
      config.DataBlockSize = SDIO_DATABLOCK_SIZE_512B;
 8008494:	2390      	movs	r3, #144	@ 0x90
 8008496:	61bb      	str	r3, [r7, #24]
      config.TransferDir   = SDIO_TRANSFER_DIR_TO_SDIO;
 8008498:	2302      	movs	r3, #2
 800849a:	61fb      	str	r3, [r7, #28]
      config.TransferMode  = SDIO_TRANSFER_MODE_BLOCK;
 800849c:	2300      	movs	r3, #0
 800849e:	623b      	str	r3, [r7, #32]
      config.DPSM          = SDIO_DPSM_ENABLE;
 80084a0:	2301      	movs	r3, #1
 80084a2:	627b      	str	r3, [r7, #36]	@ 0x24
      (void)SDIO_ConfigData(hsd->Instance, &config);
 80084a4:	68fb      	ldr	r3, [r7, #12]
 80084a6:	681b      	ldr	r3, [r3, #0]
 80084a8:	f107 0210 	add.w	r2, r7, #16
 80084ac:	4611      	mov	r1, r2
 80084ae:	4618      	mov	r0, r3
 80084b0:	f002 fd80 	bl	800afb4 <SDIO_ConfigData>

      /* Read Blocks in DMA mode */
      if(NumberOfBlocks > 1U)
 80084b4:	683b      	ldr	r3, [r7, #0]
 80084b6:	2b01      	cmp	r3, #1
 80084b8:	d90a      	bls.n	80084d0 <HAL_SD_ReadBlocks_DMA+0x164>
      {
        hsd->Context = (SD_CONTEXT_READ_MULTIPLE_BLOCK | SD_CONTEXT_DMA);
 80084ba:	68fb      	ldr	r3, [r7, #12]
 80084bc:	2282      	movs	r2, #130	@ 0x82
 80084be:	631a      	str	r2, [r3, #48]	@ 0x30

        /* Read Multi Block command */
        errorstate = SDMMC_CmdReadMultiBlock(hsd->Instance, add);
 80084c0:	68fb      	ldr	r3, [r7, #12]
 80084c2:	681b      	ldr	r3, [r3, #0]
 80084c4:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80084c6:	4618      	mov	r0, r3
 80084c8:	f002 fde4 	bl	800b094 <SDMMC_CmdReadMultiBlock>
 80084cc:	62f8      	str	r0, [r7, #44]	@ 0x2c
 80084ce:	e009      	b.n	80084e4 <HAL_SD_ReadBlocks_DMA+0x178>
      }
      else
      {
        hsd->Context = (SD_CONTEXT_READ_SINGLE_BLOCK | SD_CONTEXT_DMA);
 80084d0:	68fb      	ldr	r3, [r7, #12]
 80084d2:	2281      	movs	r2, #129	@ 0x81
 80084d4:	631a      	str	r2, [r3, #48]	@ 0x30

        /* Read Single Block command */
        errorstate = SDMMC_CmdReadSingleBlock(hsd->Instance, add);
 80084d6:	68fb      	ldr	r3, [r7, #12]
 80084d8:	681b      	ldr	r3, [r3, #0]
 80084da:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80084dc:	4618      	mov	r0, r3
 80084de:	f002 fdb7 	bl	800b050 <SDMMC_CmdReadSingleBlock>
 80084e2:	62f8      	str	r0, [r7, #44]	@ 0x2c
      }
      if(errorstate != HAL_SD_ERROR_NONE)
 80084e4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80084e6:	2b00      	cmp	r3, #0
 80084e8:	d012      	beq.n	8008510 <HAL_SD_ReadBlocks_DMA+0x1a4>
      {
        /* Clear all the static flags */
        __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 80084ea:	68fb      	ldr	r3, [r7, #12]
 80084ec:	681b      	ldr	r3, [r3, #0]
 80084ee:	4a0e      	ldr	r2, [pc, #56]	@ (8008528 <HAL_SD_ReadBlocks_DMA+0x1bc>)
 80084f0:	639a      	str	r2, [r3, #56]	@ 0x38
        hsd->ErrorCode |= errorstate;
 80084f2:	68fb      	ldr	r3, [r7, #12]
 80084f4:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80084f6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80084f8:	431a      	orrs	r2, r3
 80084fa:	68fb      	ldr	r3, [r7, #12]
 80084fc:	639a      	str	r2, [r3, #56]	@ 0x38
        hsd->State = HAL_SD_STATE_READY;
 80084fe:	68fb      	ldr	r3, [r7, #12]
 8008500:	2201      	movs	r2, #1
 8008502:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        hsd->Context = SD_CONTEXT_NONE;
 8008506:	68fb      	ldr	r3, [r7, #12]
 8008508:	2200      	movs	r2, #0
 800850a:	631a      	str	r2, [r3, #48]	@ 0x30
        return HAL_ERROR;
 800850c:	2301      	movs	r3, #1
 800850e:	e002      	b.n	8008516 <HAL_SD_ReadBlocks_DMA+0x1aa>
      }

      return HAL_OK;
 8008510:	2300      	movs	r3, #0
 8008512:	e000      	b.n	8008516 <HAL_SD_ReadBlocks_DMA+0x1aa>
    }
  }
  else
  {
    return HAL_BUSY;
 8008514:	2302      	movs	r3, #2
  }
}
 8008516:	4618      	mov	r0, r3
 8008518:	3730      	adds	r7, #48	@ 0x30
 800851a:	46bd      	mov	sp, r7
 800851c:	bd80      	pop	{r7, pc}
 800851e:	bf00      	nop
 8008520:	08008c4f 	.word	0x08008c4f
 8008524:	08008cc1 	.word	0x08008cc1
 8008528:	004005ff 	.word	0x004005ff
 800852c:	4225858c 	.word	0x4225858c

08008530 <HAL_SD_WriteBlocks_DMA>:
  * @param  BlockAdd: Block Address where data will be written
  * @param  NumberOfBlocks: Number of blocks to write
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_WriteBlocks_DMA(SD_HandleTypeDef *hsd, uint8_t *pData, uint32_t BlockAdd, uint32_t NumberOfBlocks)
{
 8008530:	b580      	push	{r7, lr}
 8008532:	b08c      	sub	sp, #48	@ 0x30
 8008534:	af00      	add	r7, sp, #0
 8008536:	60f8      	str	r0, [r7, #12]
 8008538:	60b9      	str	r1, [r7, #8]
 800853a:	607a      	str	r2, [r7, #4]
 800853c:	603b      	str	r3, [r7, #0]
  SDIO_DataInitTypeDef config;
  uint32_t errorstate;
  uint32_t add = BlockAdd;
 800853e:	687b      	ldr	r3, [r7, #4]
 8008540:	62bb      	str	r3, [r7, #40]	@ 0x28

  if(NULL == pData)
 8008542:	68bb      	ldr	r3, [r7, #8]
 8008544:	2b00      	cmp	r3, #0
 8008546:	d107      	bne.n	8008558 <HAL_SD_WriteBlocks_DMA+0x28>
  {
    hsd->ErrorCode |= HAL_SD_ERROR_PARAM;
 8008548:	68fb      	ldr	r3, [r7, #12]
 800854a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800854c:	f043 6200 	orr.w	r2, r3, #134217728	@ 0x8000000
 8008550:	68fb      	ldr	r3, [r7, #12]
 8008552:	639a      	str	r2, [r3, #56]	@ 0x38
    return HAL_ERROR;
 8008554:	2301      	movs	r3, #1
 8008556:	e0c5      	b.n	80086e4 <HAL_SD_WriteBlocks_DMA+0x1b4>
  }

  if(hsd->State == HAL_SD_STATE_READY)
 8008558:	68fb      	ldr	r3, [r7, #12]
 800855a:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 800855e:	b2db      	uxtb	r3, r3
 8008560:	2b01      	cmp	r3, #1
 8008562:	f040 80be 	bne.w	80086e2 <HAL_SD_WriteBlocks_DMA+0x1b2>
  {
    hsd->ErrorCode = HAL_SD_ERROR_NONE;
 8008566:	68fb      	ldr	r3, [r7, #12]
 8008568:	2200      	movs	r2, #0
 800856a:	639a      	str	r2, [r3, #56]	@ 0x38

    if((add + NumberOfBlocks) > (hsd->SdCard.LogBlockNbr))
 800856c:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800856e:	683b      	ldr	r3, [r7, #0]
 8008570:	441a      	add	r2, r3
 8008572:	68fb      	ldr	r3, [r7, #12]
 8008574:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8008576:	429a      	cmp	r2, r3
 8008578:	d907      	bls.n	800858a <HAL_SD_WriteBlocks_DMA+0x5a>
    {
      hsd->ErrorCode |= HAL_SD_ERROR_ADDR_OUT_OF_RANGE;
 800857a:	68fb      	ldr	r3, [r7, #12]
 800857c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800857e:	f043 7200 	orr.w	r2, r3, #33554432	@ 0x2000000
 8008582:	68fb      	ldr	r3, [r7, #12]
 8008584:	639a      	str	r2, [r3, #56]	@ 0x38
      return HAL_ERROR;
 8008586:	2301      	movs	r3, #1
 8008588:	e0ac      	b.n	80086e4 <HAL_SD_WriteBlocks_DMA+0x1b4>
    }

    hsd->State = HAL_SD_STATE_BUSY;
 800858a:	68fb      	ldr	r3, [r7, #12]
 800858c:	2203      	movs	r2, #3
 800858e:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

    /* Initialize data control register */
    hsd->Instance->DCTRL = 0U;
 8008592:	68fb      	ldr	r3, [r7, #12]
 8008594:	681b      	ldr	r3, [r3, #0]
 8008596:	2200      	movs	r2, #0
 8008598:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Enable SD Error interrupts */
#if defined(SDIO_STA_STBITERR)
    __HAL_SD_ENABLE_IT(hsd, (SDIO_IT_DCRCFAIL | SDIO_IT_DTIMEOUT | SDIO_IT_TXUNDERR | SDIO_IT_STBITERR));
 800859a:	68fb      	ldr	r3, [r7, #12]
 800859c:	681b      	ldr	r3, [r3, #0]
 800859e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80085a0:	68fa      	ldr	r2, [r7, #12]
 80085a2:	6812      	ldr	r2, [r2, #0]
 80085a4:	f443 7306 	orr.w	r3, r3, #536	@ 0x218
 80085a8:	f043 0302 	orr.w	r3, r3, #2
 80085ac:	63d3      	str	r3, [r2, #60]	@ 0x3c
#else /* SDIO_STA_STBITERR not defined */
    __HAL_SD_ENABLE_IT(hsd, (SDIO_IT_DCRCFAIL | SDIO_IT_DTIMEOUT | SDIO_IT_TXUNDERR));   
#endif /* SDIO_STA_STBITERR */

    /* Set the DMA transfer complete callback */
    hsd->hdmatx->XferCpltCallback = SD_DMATransmitCplt;
 80085ae:	68fb      	ldr	r3, [r7, #12]
 80085b0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80085b2:	4a4e      	ldr	r2, [pc, #312]	@ (80086ec <HAL_SD_WriteBlocks_DMA+0x1bc>)
 80085b4:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Set the DMA error callback */
    hsd->hdmatx->XferErrorCallback = SD_DMAError;
 80085b6:	68fb      	ldr	r3, [r7, #12]
 80085b8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80085ba:	4a4d      	ldr	r2, [pc, #308]	@ (80086f0 <HAL_SD_WriteBlocks_DMA+0x1c0>)
 80085bc:	64da      	str	r2, [r3, #76]	@ 0x4c

    /* Set the DMA Abort callback */
    hsd->hdmatx->XferAbortCallback = NULL;
 80085be:	68fb      	ldr	r3, [r7, #12]
 80085c0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80085c2:	2200      	movs	r2, #0
 80085c4:	651a      	str	r2, [r3, #80]	@ 0x50

    if(hsd->SdCard.CardType != CARD_SDHC_SDXC)
 80085c6:	68fb      	ldr	r3, [r7, #12]
 80085c8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80085ca:	2b01      	cmp	r3, #1
 80085cc:	d002      	beq.n	80085d4 <HAL_SD_WriteBlocks_DMA+0xa4>
    {
      add *= 512U;
 80085ce:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80085d0:	025b      	lsls	r3, r3, #9
 80085d2:	62bb      	str	r3, [r7, #40]	@ 0x28
    }

    /* Write Blocks in Polling mode */
    if(NumberOfBlocks > 1U)
 80085d4:	683b      	ldr	r3, [r7, #0]
 80085d6:	2b01      	cmp	r3, #1
 80085d8:	d90a      	bls.n	80085f0 <HAL_SD_WriteBlocks_DMA+0xc0>
    {
      hsd->Context = (SD_CONTEXT_WRITE_MULTIPLE_BLOCK | SD_CONTEXT_DMA);
 80085da:	68fb      	ldr	r3, [r7, #12]
 80085dc:	22a0      	movs	r2, #160	@ 0xa0
 80085de:	631a      	str	r2, [r3, #48]	@ 0x30

      /* Write Multi Block command */
      errorstate = SDMMC_CmdWriteMultiBlock(hsd->Instance, add);
 80085e0:	68fb      	ldr	r3, [r7, #12]
 80085e2:	681b      	ldr	r3, [r3, #0]
 80085e4:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80085e6:	4618      	mov	r0, r3
 80085e8:	f002 fd98 	bl	800b11c <SDMMC_CmdWriteMultiBlock>
 80085ec:	62f8      	str	r0, [r7, #44]	@ 0x2c
 80085ee:	e009      	b.n	8008604 <HAL_SD_WriteBlocks_DMA+0xd4>
    }
    else
    {
      hsd->Context = (SD_CONTEXT_WRITE_SINGLE_BLOCK | SD_CONTEXT_DMA);
 80085f0:	68fb      	ldr	r3, [r7, #12]
 80085f2:	2290      	movs	r2, #144	@ 0x90
 80085f4:	631a      	str	r2, [r3, #48]	@ 0x30

      /* Write Single Block command */
      errorstate = SDMMC_CmdWriteSingleBlock(hsd->Instance, add);
 80085f6:	68fb      	ldr	r3, [r7, #12]
 80085f8:	681b      	ldr	r3, [r3, #0]
 80085fa:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80085fc:	4618      	mov	r0, r3
 80085fe:	f002 fd6b 	bl	800b0d8 <SDMMC_CmdWriteSingleBlock>
 8008602:	62f8      	str	r0, [r7, #44]	@ 0x2c
    }
    if(errorstate != HAL_SD_ERROR_NONE)
 8008604:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008606:	2b00      	cmp	r3, #0
 8008608:	d012      	beq.n	8008630 <HAL_SD_WriteBlocks_DMA+0x100>
    {
      /* Clear all the static flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 800860a:	68fb      	ldr	r3, [r7, #12]
 800860c:	681b      	ldr	r3, [r3, #0]
 800860e:	4a39      	ldr	r2, [pc, #228]	@ (80086f4 <HAL_SD_WriteBlocks_DMA+0x1c4>)
 8008610:	639a      	str	r2, [r3, #56]	@ 0x38
      hsd->ErrorCode |= errorstate;
 8008612:	68fb      	ldr	r3, [r7, #12]
 8008614:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8008616:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008618:	431a      	orrs	r2, r3
 800861a:	68fb      	ldr	r3, [r7, #12]
 800861c:	639a      	str	r2, [r3, #56]	@ 0x38
      hsd->State = HAL_SD_STATE_READY;
 800861e:	68fb      	ldr	r3, [r7, #12]
 8008620:	2201      	movs	r2, #1
 8008622:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
      hsd->Context = SD_CONTEXT_NONE;
 8008626:	68fb      	ldr	r3, [r7, #12]
 8008628:	2200      	movs	r2, #0
 800862a:	631a      	str	r2, [r3, #48]	@ 0x30
      return HAL_ERROR;
 800862c:	2301      	movs	r3, #1
 800862e:	e059      	b.n	80086e4 <HAL_SD_WriteBlocks_DMA+0x1b4>
    }

    /* Enable SDIO DMA transfer */
    __HAL_SD_DMA_ENABLE(hsd);
 8008630:	4b31      	ldr	r3, [pc, #196]	@ (80086f8 <HAL_SD_WriteBlocks_DMA+0x1c8>)
 8008632:	2201      	movs	r2, #1
 8008634:	601a      	str	r2, [r3, #0]

    /* Force DMA Direction */
    hsd->hdmatx->Init.Direction = DMA_MEMORY_TO_PERIPH;
 8008636:	68fb      	ldr	r3, [r7, #12]
 8008638:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800863a:	2240      	movs	r2, #64	@ 0x40
 800863c:	609a      	str	r2, [r3, #8]
    MODIFY_REG(hsd->hdmatx->Instance->CR, DMA_SxCR_DIR, hsd->hdmatx->Init.Direction);
 800863e:	68fb      	ldr	r3, [r7, #12]
 8008640:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008642:	681b      	ldr	r3, [r3, #0]
 8008644:	681b      	ldr	r3, [r3, #0]
 8008646:	f023 01c0 	bic.w	r1, r3, #192	@ 0xc0
 800864a:	68fb      	ldr	r3, [r7, #12]
 800864c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800864e:	689a      	ldr	r2, [r3, #8]
 8008650:	68fb      	ldr	r3, [r7, #12]
 8008652:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008654:	681b      	ldr	r3, [r3, #0]
 8008656:	430a      	orrs	r2, r1
 8008658:	601a      	str	r2, [r3, #0]

    /* Enable the DMA Channel */
    if(HAL_DMA_Start_IT(hsd->hdmatx, (uint32_t)pData, (uint32_t)&hsd->Instance->FIFO, (uint32_t)(BLOCKSIZE * NumberOfBlocks)/4U) != HAL_OK)
 800865a:	68fb      	ldr	r3, [r7, #12]
 800865c:	6bd8      	ldr	r0, [r3, #60]	@ 0x3c
 800865e:	68b9      	ldr	r1, [r7, #8]
 8008660:	68fb      	ldr	r3, [r7, #12]
 8008662:	681b      	ldr	r3, [r3, #0]
 8008664:	3380      	adds	r3, #128	@ 0x80
 8008666:	461a      	mov	r2, r3
 8008668:	683b      	ldr	r3, [r7, #0]
 800866a:	025b      	lsls	r3, r3, #9
 800866c:	089b      	lsrs	r3, r3, #2
 800866e:	f7fb fa81 	bl	8003b74 <HAL_DMA_Start_IT>
 8008672:	4603      	mov	r3, r0
 8008674:	2b00      	cmp	r3, #0
 8008676:	d01c      	beq.n	80086b2 <HAL_SD_WriteBlocks_DMA+0x182>
    {
#if defined(SDIO_STA_STBITERR)
      __HAL_SD_DISABLE_IT(hsd, (SDIO_IT_DCRCFAIL | SDIO_IT_DTIMEOUT | SDIO_IT_TXUNDERR | SDIO_IT_STBITERR));
 8008678:	68fb      	ldr	r3, [r7, #12]
 800867a:	681b      	ldr	r3, [r3, #0]
 800867c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800867e:	68fa      	ldr	r2, [r7, #12]
 8008680:	6812      	ldr	r2, [r2, #0]
 8008682:	f423 7306 	bic.w	r3, r3, #536	@ 0x218
 8008686:	f023 0302 	bic.w	r3, r3, #2
 800868a:	63d3      	str	r3, [r2, #60]	@ 0x3c
#else /* SDIO_STA_STBITERR not defined */
      __HAL_SD_DISABLE_IT(hsd, (SDIO_IT_DCRCFAIL | SDIO_IT_DTIMEOUT | SDIO_IT_TXUNDERR));   
#endif /* SDIO_STA_STBITERR */
      __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 800868c:	68fb      	ldr	r3, [r7, #12]
 800868e:	681b      	ldr	r3, [r3, #0]
 8008690:	4a18      	ldr	r2, [pc, #96]	@ (80086f4 <HAL_SD_WriteBlocks_DMA+0x1c4>)
 8008692:	639a      	str	r2, [r3, #56]	@ 0x38
      hsd->ErrorCode |= HAL_SD_ERROR_DMA;
 8008694:	68fb      	ldr	r3, [r7, #12]
 8008696:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008698:	f043 4280 	orr.w	r2, r3, #1073741824	@ 0x40000000
 800869c:	68fb      	ldr	r3, [r7, #12]
 800869e:	639a      	str	r2, [r3, #56]	@ 0x38
      hsd->State = HAL_SD_STATE_READY;
 80086a0:	68fb      	ldr	r3, [r7, #12]
 80086a2:	2201      	movs	r2, #1
 80086a4:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
      hsd->Context = SD_CONTEXT_NONE;
 80086a8:	68fb      	ldr	r3, [r7, #12]
 80086aa:	2200      	movs	r2, #0
 80086ac:	631a      	str	r2, [r3, #48]	@ 0x30
      return HAL_ERROR;
 80086ae:	2301      	movs	r3, #1
 80086b0:	e018      	b.n	80086e4 <HAL_SD_WriteBlocks_DMA+0x1b4>
    }
    else
    {
      /* Configure the SD DPSM (Data Path State Machine) */
      config.DataTimeOut   = SDMMC_DATATIMEOUT;
 80086b2:	f04f 33ff 	mov.w	r3, #4294967295
 80086b6:	613b      	str	r3, [r7, #16]
      config.DataLength    = BLOCKSIZE * NumberOfBlocks;
 80086b8:	683b      	ldr	r3, [r7, #0]
 80086ba:	025b      	lsls	r3, r3, #9
 80086bc:	617b      	str	r3, [r7, #20]
      config.DataBlockSize = SDIO_DATABLOCK_SIZE_512B;
 80086be:	2390      	movs	r3, #144	@ 0x90
 80086c0:	61bb      	str	r3, [r7, #24]
      config.TransferDir   = SDIO_TRANSFER_DIR_TO_CARD;
 80086c2:	2300      	movs	r3, #0
 80086c4:	61fb      	str	r3, [r7, #28]
      config.TransferMode  = SDIO_TRANSFER_MODE_BLOCK;
 80086c6:	2300      	movs	r3, #0
 80086c8:	623b      	str	r3, [r7, #32]
      config.DPSM          = SDIO_DPSM_ENABLE;
 80086ca:	2301      	movs	r3, #1
 80086cc:	627b      	str	r3, [r7, #36]	@ 0x24
      (void)SDIO_ConfigData(hsd->Instance, &config);
 80086ce:	68fb      	ldr	r3, [r7, #12]
 80086d0:	681b      	ldr	r3, [r3, #0]
 80086d2:	f107 0210 	add.w	r2, r7, #16
 80086d6:	4611      	mov	r1, r2
 80086d8:	4618      	mov	r0, r3
 80086da:	f002 fc6b 	bl	800afb4 <SDIO_ConfigData>

      return HAL_OK;
 80086de:	2300      	movs	r3, #0
 80086e0:	e000      	b.n	80086e4 <HAL_SD_WriteBlocks_DMA+0x1b4>
    }
  }
  else
  {
    return HAL_BUSY;
 80086e2:	2302      	movs	r3, #2
  }
}
 80086e4:	4618      	mov	r0, r3
 80086e6:	3730      	adds	r7, #48	@ 0x30
 80086e8:	46bd      	mov	sp, r7
 80086ea:	bd80      	pop	{r7, pc}
 80086ec:	08008c25 	.word	0x08008c25
 80086f0:	08008cc1 	.word	0x08008cc1
 80086f4:	004005ff 	.word	0x004005ff
 80086f8:	4225858c 	.word	0x4225858c

080086fc <HAL_SD_ErrorCallback>:
  * @brief SD error callbacks
  * @param hsd: Pointer SD handle
  * @retval None
  */
__weak void HAL_SD_ErrorCallback(SD_HandleTypeDef *hsd)
{
 80086fc:	b480      	push	{r7}
 80086fe:	b083      	sub	sp, #12
 8008700:	af00      	add	r7, sp, #0
 8008702:	6078      	str	r0, [r7, #4]
  UNUSED(hsd);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SD_ErrorCallback can be implemented in the user file
   */
}
 8008704:	bf00      	nop
 8008706:	370c      	adds	r7, #12
 8008708:	46bd      	mov	sp, r7
 800870a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800870e:	4770      	bx	lr

08008710 <HAL_SD_GetCardCSD>:
  * @param  pCSD: Pointer to a HAL_SD_CardCSDTypeDef structure that  
  *         contains all CSD register parameters
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_GetCardCSD(SD_HandleTypeDef *hsd, HAL_SD_CardCSDTypeDef *pCSD)
{
 8008710:	b480      	push	{r7}
 8008712:	b083      	sub	sp, #12
 8008714:	af00      	add	r7, sp, #0
 8008716:	6078      	str	r0, [r7, #4]
 8008718:	6039      	str	r1, [r7, #0]
  pCSD->CSDStruct = (uint8_t)((hsd->CSD[0] & 0xC0000000U) >> 30U);
 800871a:	687b      	ldr	r3, [r7, #4]
 800871c:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800871e:	0f9b      	lsrs	r3, r3, #30
 8008720:	b2da      	uxtb	r2, r3
 8008722:	683b      	ldr	r3, [r7, #0]
 8008724:	701a      	strb	r2, [r3, #0]

  pCSD->SysSpecVersion = (uint8_t)((hsd->CSD[0] & 0x3C000000U) >> 26U);
 8008726:	687b      	ldr	r3, [r7, #4]
 8008728:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800872a:	0e9b      	lsrs	r3, r3, #26
 800872c:	b2db      	uxtb	r3, r3
 800872e:	f003 030f 	and.w	r3, r3, #15
 8008732:	b2da      	uxtb	r2, r3
 8008734:	683b      	ldr	r3, [r7, #0]
 8008736:	705a      	strb	r2, [r3, #1]

  pCSD->Reserved1 = (uint8_t)((hsd->CSD[0] & 0x03000000U) >> 24U);
 8008738:	687b      	ldr	r3, [r7, #4]
 800873a:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800873c:	0e1b      	lsrs	r3, r3, #24
 800873e:	b2db      	uxtb	r3, r3
 8008740:	f003 0303 	and.w	r3, r3, #3
 8008744:	b2da      	uxtb	r2, r3
 8008746:	683b      	ldr	r3, [r7, #0]
 8008748:	709a      	strb	r2, [r3, #2]

  pCSD->TAAC = (uint8_t)((hsd->CSD[0] & 0x00FF0000U) >> 16U);
 800874a:	687b      	ldr	r3, [r7, #4]
 800874c:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800874e:	0c1b      	lsrs	r3, r3, #16
 8008750:	b2da      	uxtb	r2, r3
 8008752:	683b      	ldr	r3, [r7, #0]
 8008754:	70da      	strb	r2, [r3, #3]

  pCSD->NSAC = (uint8_t)((hsd->CSD[0] & 0x0000FF00U) >> 8U);
 8008756:	687b      	ldr	r3, [r7, #4]
 8008758:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800875a:	0a1b      	lsrs	r3, r3, #8
 800875c:	b2da      	uxtb	r2, r3
 800875e:	683b      	ldr	r3, [r7, #0]
 8008760:	711a      	strb	r2, [r3, #4]

  pCSD->MaxBusClkFrec = (uint8_t)(hsd->CSD[0] & 0x000000FFU);
 8008762:	687b      	ldr	r3, [r7, #4]
 8008764:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8008766:	b2da      	uxtb	r2, r3
 8008768:	683b      	ldr	r3, [r7, #0]
 800876a:	715a      	strb	r2, [r3, #5]

  pCSD->CardComdClasses = (uint16_t)((hsd->CSD[1] & 0xFFF00000U) >> 20U);
 800876c:	687b      	ldr	r3, [r7, #4]
 800876e:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8008770:	0d1b      	lsrs	r3, r3, #20
 8008772:	b29a      	uxth	r2, r3
 8008774:	683b      	ldr	r3, [r7, #0]
 8008776:	80da      	strh	r2, [r3, #6]

  pCSD->RdBlockLen = (uint8_t)((hsd->CSD[1] & 0x000F0000U) >> 16U);
 8008778:	687b      	ldr	r3, [r7, #4]
 800877a:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800877c:	0c1b      	lsrs	r3, r3, #16
 800877e:	b2db      	uxtb	r3, r3
 8008780:	f003 030f 	and.w	r3, r3, #15
 8008784:	b2da      	uxtb	r2, r3
 8008786:	683b      	ldr	r3, [r7, #0]
 8008788:	721a      	strb	r2, [r3, #8]

  pCSD->PartBlockRead   = (uint8_t)((hsd->CSD[1] & 0x00008000U) >> 15U);
 800878a:	687b      	ldr	r3, [r7, #4]
 800878c:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800878e:	0bdb      	lsrs	r3, r3, #15
 8008790:	b2db      	uxtb	r3, r3
 8008792:	f003 0301 	and.w	r3, r3, #1
 8008796:	b2da      	uxtb	r2, r3
 8008798:	683b      	ldr	r3, [r7, #0]
 800879a:	725a      	strb	r2, [r3, #9]

  pCSD->WrBlockMisalign = (uint8_t)((hsd->CSD[1] & 0x00004000U) >> 14U);
 800879c:	687b      	ldr	r3, [r7, #4]
 800879e:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 80087a0:	0b9b      	lsrs	r3, r3, #14
 80087a2:	b2db      	uxtb	r3, r3
 80087a4:	f003 0301 	and.w	r3, r3, #1
 80087a8:	b2da      	uxtb	r2, r3
 80087aa:	683b      	ldr	r3, [r7, #0]
 80087ac:	729a      	strb	r2, [r3, #10]

  pCSD->RdBlockMisalign = (uint8_t)((hsd->CSD[1] & 0x00002000U) >> 13U);
 80087ae:	687b      	ldr	r3, [r7, #4]
 80087b0:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 80087b2:	0b5b      	lsrs	r3, r3, #13
 80087b4:	b2db      	uxtb	r3, r3
 80087b6:	f003 0301 	and.w	r3, r3, #1
 80087ba:	b2da      	uxtb	r2, r3
 80087bc:	683b      	ldr	r3, [r7, #0]
 80087be:	72da      	strb	r2, [r3, #11]

  pCSD->DSRImpl = (uint8_t)((hsd->CSD[1] & 0x00001000U) >> 12U);
 80087c0:	687b      	ldr	r3, [r7, #4]
 80087c2:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 80087c4:	0b1b      	lsrs	r3, r3, #12
 80087c6:	b2db      	uxtb	r3, r3
 80087c8:	f003 0301 	and.w	r3, r3, #1
 80087cc:	b2da      	uxtb	r2, r3
 80087ce:	683b      	ldr	r3, [r7, #0]
 80087d0:	731a      	strb	r2, [r3, #12]

  pCSD->Reserved2 = 0U; /*!< Reserved */
 80087d2:	683b      	ldr	r3, [r7, #0]
 80087d4:	2200      	movs	r2, #0
 80087d6:	735a      	strb	r2, [r3, #13]

  if(hsd->SdCard.CardType == CARD_SDSC)
 80087d8:	687b      	ldr	r3, [r7, #4]
 80087da:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80087dc:	2b00      	cmp	r3, #0
 80087de:	d163      	bne.n	80088a8 <HAL_SD_GetCardCSD+0x198>
  {
    pCSD->DeviceSize = (((hsd->CSD[1] & 0x000003FFU) << 2U) | ((hsd->CSD[2] & 0xC0000000U) >> 30U));
 80087e0:	687b      	ldr	r3, [r7, #4]
 80087e2:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 80087e4:	009a      	lsls	r2, r3, #2
 80087e6:	f640 73fc 	movw	r3, #4092	@ 0xffc
 80087ea:	4013      	ands	r3, r2
 80087ec:	687a      	ldr	r2, [r7, #4]
 80087ee:	6ed2      	ldr	r2, [r2, #108]	@ 0x6c
 80087f0:	0f92      	lsrs	r2, r2, #30
 80087f2:	431a      	orrs	r2, r3
 80087f4:	683b      	ldr	r3, [r7, #0]
 80087f6:	611a      	str	r2, [r3, #16]

    pCSD->MaxRdCurrentVDDMin = (uint8_t)((hsd->CSD[2] & 0x38000000U) >> 27U);
 80087f8:	687b      	ldr	r3, [r7, #4]
 80087fa:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80087fc:	0edb      	lsrs	r3, r3, #27
 80087fe:	b2db      	uxtb	r3, r3
 8008800:	f003 0307 	and.w	r3, r3, #7
 8008804:	b2da      	uxtb	r2, r3
 8008806:	683b      	ldr	r3, [r7, #0]
 8008808:	751a      	strb	r2, [r3, #20]

    pCSD->MaxRdCurrentVDDMax = (uint8_t)((hsd->CSD[2] & 0x07000000U) >> 24U);
 800880a:	687b      	ldr	r3, [r7, #4]
 800880c:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800880e:	0e1b      	lsrs	r3, r3, #24
 8008810:	b2db      	uxtb	r3, r3
 8008812:	f003 0307 	and.w	r3, r3, #7
 8008816:	b2da      	uxtb	r2, r3
 8008818:	683b      	ldr	r3, [r7, #0]
 800881a:	755a      	strb	r2, [r3, #21]

    pCSD->MaxWrCurrentVDDMin = (uint8_t)((hsd->CSD[2] & 0x00E00000U) >> 21U);
 800881c:	687b      	ldr	r3, [r7, #4]
 800881e:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8008820:	0d5b      	lsrs	r3, r3, #21
 8008822:	b2db      	uxtb	r3, r3
 8008824:	f003 0307 	and.w	r3, r3, #7
 8008828:	b2da      	uxtb	r2, r3
 800882a:	683b      	ldr	r3, [r7, #0]
 800882c:	759a      	strb	r2, [r3, #22]

    pCSD->MaxWrCurrentVDDMax = (uint8_t)((hsd->CSD[2] & 0x001C0000U) >> 18U);
 800882e:	687b      	ldr	r3, [r7, #4]
 8008830:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8008832:	0c9b      	lsrs	r3, r3, #18
 8008834:	b2db      	uxtb	r3, r3
 8008836:	f003 0307 	and.w	r3, r3, #7
 800883a:	b2da      	uxtb	r2, r3
 800883c:	683b      	ldr	r3, [r7, #0]
 800883e:	75da      	strb	r2, [r3, #23]

    pCSD->DeviceSizeMul = (uint8_t)((hsd->CSD[2] & 0x00038000U) >> 15U);
 8008840:	687b      	ldr	r3, [r7, #4]
 8008842:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8008844:	0bdb      	lsrs	r3, r3, #15
 8008846:	b2db      	uxtb	r3, r3
 8008848:	f003 0307 	and.w	r3, r3, #7
 800884c:	b2da      	uxtb	r2, r3
 800884e:	683b      	ldr	r3, [r7, #0]
 8008850:	761a      	strb	r2, [r3, #24]

    hsd->SdCard.BlockNbr  = (pCSD->DeviceSize + 1U) ;
 8008852:	683b      	ldr	r3, [r7, #0]
 8008854:	691b      	ldr	r3, [r3, #16]
 8008856:	1c5a      	adds	r2, r3, #1
 8008858:	687b      	ldr	r3, [r7, #4]
 800885a:	655a      	str	r2, [r3, #84]	@ 0x54
    hsd->SdCard.BlockNbr *= (1UL << ((pCSD->DeviceSizeMul & 0x07U) + 2U));
 800885c:	683b      	ldr	r3, [r7, #0]
 800885e:	7e1b      	ldrb	r3, [r3, #24]
 8008860:	b2db      	uxtb	r3, r3
 8008862:	f003 0307 	and.w	r3, r3, #7
 8008866:	3302      	adds	r3, #2
 8008868:	2201      	movs	r2, #1
 800886a:	fa02 f303 	lsl.w	r3, r2, r3
 800886e:	687a      	ldr	r2, [r7, #4]
 8008870:	6d52      	ldr	r2, [r2, #84]	@ 0x54
 8008872:	fb03 f202 	mul.w	r2, r3, r2
 8008876:	687b      	ldr	r3, [r7, #4]
 8008878:	655a      	str	r2, [r3, #84]	@ 0x54
    hsd->SdCard.BlockSize = (1UL << (pCSD->RdBlockLen & 0x0FU));
 800887a:	683b      	ldr	r3, [r7, #0]
 800887c:	7a1b      	ldrb	r3, [r3, #8]
 800887e:	b2db      	uxtb	r3, r3
 8008880:	f003 030f 	and.w	r3, r3, #15
 8008884:	2201      	movs	r2, #1
 8008886:	409a      	lsls	r2, r3
 8008888:	687b      	ldr	r3, [r7, #4]
 800888a:	659a      	str	r2, [r3, #88]	@ 0x58

    hsd->SdCard.LogBlockNbr =  (hsd->SdCard.BlockNbr) * ((hsd->SdCard.BlockSize) / 512U);
 800888c:	687b      	ldr	r3, [r7, #4]
 800888e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8008890:	687a      	ldr	r2, [r7, #4]
 8008892:	6d92      	ldr	r2, [r2, #88]	@ 0x58
 8008894:	0a52      	lsrs	r2, r2, #9
 8008896:	fb03 f202 	mul.w	r2, r3, r2
 800889a:	687b      	ldr	r3, [r7, #4]
 800889c:	65da      	str	r2, [r3, #92]	@ 0x5c
    hsd->SdCard.LogBlockSize = 512U;
 800889e:	687b      	ldr	r3, [r7, #4]
 80088a0:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80088a4:	661a      	str	r2, [r3, #96]	@ 0x60
 80088a6:	e031      	b.n	800890c <HAL_SD_GetCardCSD+0x1fc>
  }
  else if(hsd->SdCard.CardType == CARD_SDHC_SDXC)
 80088a8:	687b      	ldr	r3, [r7, #4]
 80088aa:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80088ac:	2b01      	cmp	r3, #1
 80088ae:	d11d      	bne.n	80088ec <HAL_SD_GetCardCSD+0x1dc>
  {
    /* Byte 7 */
    pCSD->DeviceSize = (((hsd->CSD[1] & 0x0000003FU) << 16U) | ((hsd->CSD[2] & 0xFFFF0000U) >> 16U));
 80088b0:	687b      	ldr	r3, [r7, #4]
 80088b2:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 80088b4:	041b      	lsls	r3, r3, #16
 80088b6:	f403 127c 	and.w	r2, r3, #4128768	@ 0x3f0000
 80088ba:	687b      	ldr	r3, [r7, #4]
 80088bc:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80088be:	0c1b      	lsrs	r3, r3, #16
 80088c0:	431a      	orrs	r2, r3
 80088c2:	683b      	ldr	r3, [r7, #0]
 80088c4:	611a      	str	r2, [r3, #16]

    hsd->SdCard.BlockNbr = ((pCSD->DeviceSize + 1U) * 1024U);
 80088c6:	683b      	ldr	r3, [r7, #0]
 80088c8:	691b      	ldr	r3, [r3, #16]
 80088ca:	3301      	adds	r3, #1
 80088cc:	029a      	lsls	r2, r3, #10
 80088ce:	687b      	ldr	r3, [r7, #4]
 80088d0:	655a      	str	r2, [r3, #84]	@ 0x54
    hsd->SdCard.LogBlockNbr = hsd->SdCard.BlockNbr;
 80088d2:	687b      	ldr	r3, [r7, #4]
 80088d4:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 80088d6:	687b      	ldr	r3, [r7, #4]
 80088d8:	65da      	str	r2, [r3, #92]	@ 0x5c
    hsd->SdCard.BlockSize = 512U;
 80088da:	687b      	ldr	r3, [r7, #4]
 80088dc:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80088e0:	659a      	str	r2, [r3, #88]	@ 0x58
    hsd->SdCard.LogBlockSize = hsd->SdCard.BlockSize;
 80088e2:	687b      	ldr	r3, [r7, #4]
 80088e4:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 80088e6:	687b      	ldr	r3, [r7, #4]
 80088e8:	661a      	str	r2, [r3, #96]	@ 0x60
 80088ea:	e00f      	b.n	800890c <HAL_SD_GetCardCSD+0x1fc>
  }
  else
  {
    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 80088ec:	687b      	ldr	r3, [r7, #4]
 80088ee:	681b      	ldr	r3, [r3, #0]
 80088f0:	4a58      	ldr	r2, [pc, #352]	@ (8008a54 <HAL_SD_GetCardCSD+0x344>)
 80088f2:	639a      	str	r2, [r3, #56]	@ 0x38
    hsd->ErrorCode |= HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 80088f4:	687b      	ldr	r3, [r7, #4]
 80088f6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80088f8:	f043 5280 	orr.w	r2, r3, #268435456	@ 0x10000000
 80088fc:	687b      	ldr	r3, [r7, #4]
 80088fe:	639a      	str	r2, [r3, #56]	@ 0x38
    hsd->State = HAL_SD_STATE_READY;
 8008900:	687b      	ldr	r3, [r7, #4]
 8008902:	2201      	movs	r2, #1
 8008904:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    return HAL_ERROR;
 8008908:	2301      	movs	r3, #1
 800890a:	e09d      	b.n	8008a48 <HAL_SD_GetCardCSD+0x338>
  }

  pCSD->EraseGrSize = (uint8_t)((hsd->CSD[2] & 0x00004000U) >> 14U);
 800890c:	687b      	ldr	r3, [r7, #4]
 800890e:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8008910:	0b9b      	lsrs	r3, r3, #14
 8008912:	b2db      	uxtb	r3, r3
 8008914:	f003 0301 	and.w	r3, r3, #1
 8008918:	b2da      	uxtb	r2, r3
 800891a:	683b      	ldr	r3, [r7, #0]
 800891c:	765a      	strb	r2, [r3, #25]

  pCSD->EraseGrMul = (uint8_t)((hsd->CSD[2] & 0x00003F80U) >> 7U);
 800891e:	687b      	ldr	r3, [r7, #4]
 8008920:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8008922:	09db      	lsrs	r3, r3, #7
 8008924:	b2db      	uxtb	r3, r3
 8008926:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800892a:	b2da      	uxtb	r2, r3
 800892c:	683b      	ldr	r3, [r7, #0]
 800892e:	769a      	strb	r2, [r3, #26]

  pCSD->WrProtectGrSize = (uint8_t)(hsd->CSD[2] & 0x0000007FU);
 8008930:	687b      	ldr	r3, [r7, #4]
 8008932:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8008934:	b2db      	uxtb	r3, r3
 8008936:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800893a:	b2da      	uxtb	r2, r3
 800893c:	683b      	ldr	r3, [r7, #0]
 800893e:	76da      	strb	r2, [r3, #27]

  pCSD->WrProtectGrEnable = (uint8_t)((hsd->CSD[3] & 0x80000000U) >> 31U);
 8008940:	687b      	ldr	r3, [r7, #4]
 8008942:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8008944:	0fdb      	lsrs	r3, r3, #31
 8008946:	b2da      	uxtb	r2, r3
 8008948:	683b      	ldr	r3, [r7, #0]
 800894a:	771a      	strb	r2, [r3, #28]

  pCSD->ManDeflECC = (uint8_t)((hsd->CSD[3] & 0x60000000U) >> 29U);
 800894c:	687b      	ldr	r3, [r7, #4]
 800894e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8008950:	0f5b      	lsrs	r3, r3, #29
 8008952:	b2db      	uxtb	r3, r3
 8008954:	f003 0303 	and.w	r3, r3, #3
 8008958:	b2da      	uxtb	r2, r3
 800895a:	683b      	ldr	r3, [r7, #0]
 800895c:	775a      	strb	r2, [r3, #29]

  pCSD->WrSpeedFact = (uint8_t)((hsd->CSD[3] & 0x1C000000U) >> 26U);
 800895e:	687b      	ldr	r3, [r7, #4]
 8008960:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8008962:	0e9b      	lsrs	r3, r3, #26
 8008964:	b2db      	uxtb	r3, r3
 8008966:	f003 0307 	and.w	r3, r3, #7
 800896a:	b2da      	uxtb	r2, r3
 800896c:	683b      	ldr	r3, [r7, #0]
 800896e:	779a      	strb	r2, [r3, #30]

  pCSD->MaxWrBlockLen= (uint8_t)((hsd->CSD[3] & 0x03C00000U) >> 22U);
 8008970:	687b      	ldr	r3, [r7, #4]
 8008972:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8008974:	0d9b      	lsrs	r3, r3, #22
 8008976:	b2db      	uxtb	r3, r3
 8008978:	f003 030f 	and.w	r3, r3, #15
 800897c:	b2da      	uxtb	r2, r3
 800897e:	683b      	ldr	r3, [r7, #0]
 8008980:	77da      	strb	r2, [r3, #31]

  pCSD->WriteBlockPaPartial = (uint8_t)((hsd->CSD[3] & 0x00200000U) >> 21U);
 8008982:	687b      	ldr	r3, [r7, #4]
 8008984:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8008986:	0d5b      	lsrs	r3, r3, #21
 8008988:	b2db      	uxtb	r3, r3
 800898a:	f003 0301 	and.w	r3, r3, #1
 800898e:	b2da      	uxtb	r2, r3
 8008990:	683b      	ldr	r3, [r7, #0]
 8008992:	f883 2020 	strb.w	r2, [r3, #32]

  pCSD->Reserved3 = 0;
 8008996:	683b      	ldr	r3, [r7, #0]
 8008998:	2200      	movs	r2, #0
 800899a:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

  pCSD->ContentProtectAppli = (uint8_t)((hsd->CSD[3] & 0x00010000U) >> 16U);
 800899e:	687b      	ldr	r3, [r7, #4]
 80089a0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80089a2:	0c1b      	lsrs	r3, r3, #16
 80089a4:	b2db      	uxtb	r3, r3
 80089a6:	f003 0301 	and.w	r3, r3, #1
 80089aa:	b2da      	uxtb	r2, r3
 80089ac:	683b      	ldr	r3, [r7, #0]
 80089ae:	f883 2022 	strb.w	r2, [r3, #34]	@ 0x22

  pCSD->FileFormatGroup = (uint8_t)((hsd->CSD[3] & 0x00008000U) >> 15U);
 80089b2:	687b      	ldr	r3, [r7, #4]
 80089b4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80089b6:	0bdb      	lsrs	r3, r3, #15
 80089b8:	b2db      	uxtb	r3, r3
 80089ba:	f003 0301 	and.w	r3, r3, #1
 80089be:	b2da      	uxtb	r2, r3
 80089c0:	683b      	ldr	r3, [r7, #0]
 80089c2:	f883 2023 	strb.w	r2, [r3, #35]	@ 0x23

  pCSD->CopyFlag = (uint8_t)((hsd->CSD[3] & 0x00004000U) >> 14U);
 80089c6:	687b      	ldr	r3, [r7, #4]
 80089c8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80089ca:	0b9b      	lsrs	r3, r3, #14
 80089cc:	b2db      	uxtb	r3, r3
 80089ce:	f003 0301 	and.w	r3, r3, #1
 80089d2:	b2da      	uxtb	r2, r3
 80089d4:	683b      	ldr	r3, [r7, #0]
 80089d6:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  pCSD->PermWrProtect = (uint8_t)((hsd->CSD[3] & 0x00002000U) >> 13U);
 80089da:	687b      	ldr	r3, [r7, #4]
 80089dc:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80089de:	0b5b      	lsrs	r3, r3, #13
 80089e0:	b2db      	uxtb	r3, r3
 80089e2:	f003 0301 	and.w	r3, r3, #1
 80089e6:	b2da      	uxtb	r2, r3
 80089e8:	683b      	ldr	r3, [r7, #0]
 80089ea:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  pCSD->TempWrProtect = (uint8_t)((hsd->CSD[3] & 0x00001000U) >> 12U);
 80089ee:	687b      	ldr	r3, [r7, #4]
 80089f0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80089f2:	0b1b      	lsrs	r3, r3, #12
 80089f4:	b2db      	uxtb	r3, r3
 80089f6:	f003 0301 	and.w	r3, r3, #1
 80089fa:	b2da      	uxtb	r2, r3
 80089fc:	683b      	ldr	r3, [r7, #0]
 80089fe:	f883 2026 	strb.w	r2, [r3, #38]	@ 0x26

  pCSD->FileFormat = (uint8_t)((hsd->CSD[3] & 0x00000C00U) >> 10U);
 8008a02:	687b      	ldr	r3, [r7, #4]
 8008a04:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8008a06:	0a9b      	lsrs	r3, r3, #10
 8008a08:	b2db      	uxtb	r3, r3
 8008a0a:	f003 0303 	and.w	r3, r3, #3
 8008a0e:	b2da      	uxtb	r2, r3
 8008a10:	683b      	ldr	r3, [r7, #0]
 8008a12:	f883 2027 	strb.w	r2, [r3, #39]	@ 0x27

  pCSD->ECC= (uint8_t)((hsd->CSD[3] & 0x00000300U) >> 8U);
 8008a16:	687b      	ldr	r3, [r7, #4]
 8008a18:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8008a1a:	0a1b      	lsrs	r3, r3, #8
 8008a1c:	b2db      	uxtb	r3, r3
 8008a1e:	f003 0303 	and.w	r3, r3, #3
 8008a22:	b2da      	uxtb	r2, r3
 8008a24:	683b      	ldr	r3, [r7, #0]
 8008a26:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28

  pCSD->CSD_CRC = (uint8_t)((hsd->CSD[3] & 0x000000FEU) >> 1U);
 8008a2a:	687b      	ldr	r3, [r7, #4]
 8008a2c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8008a2e:	085b      	lsrs	r3, r3, #1
 8008a30:	b2db      	uxtb	r3, r3
 8008a32:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8008a36:	b2da      	uxtb	r2, r3
 8008a38:	683b      	ldr	r3, [r7, #0]
 8008a3a:	f883 2029 	strb.w	r2, [r3, #41]	@ 0x29

  pCSD->Reserved4 = 1;
 8008a3e:	683b      	ldr	r3, [r7, #0]
 8008a40:	2201      	movs	r2, #1
 8008a42:	f883 202a 	strb.w	r2, [r3, #42]	@ 0x2a

  return HAL_OK;
 8008a46:	2300      	movs	r3, #0
}
 8008a48:	4618      	mov	r0, r3
 8008a4a:	370c      	adds	r7, #12
 8008a4c:	46bd      	mov	sp, r7
 8008a4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008a52:	4770      	bx	lr
 8008a54:	004005ff 	.word	0x004005ff

08008a58 <HAL_SD_GetCardInfo>:
  * @param  pCardInfo: Pointer to the HAL_SD_CardInfoTypeDef structure that
  *         will contain the SD card status information
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_GetCardInfo(SD_HandleTypeDef *hsd, HAL_SD_CardInfoTypeDef *pCardInfo)
{
 8008a58:	b480      	push	{r7}
 8008a5a:	b083      	sub	sp, #12
 8008a5c:	af00      	add	r7, sp, #0
 8008a5e:	6078      	str	r0, [r7, #4]
 8008a60:	6039      	str	r1, [r7, #0]
  pCardInfo->CardType     = (uint32_t)(hsd->SdCard.CardType);
 8008a62:	687b      	ldr	r3, [r7, #4]
 8008a64:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8008a66:	683b      	ldr	r3, [r7, #0]
 8008a68:	601a      	str	r2, [r3, #0]
  pCardInfo->CardVersion  = (uint32_t)(hsd->SdCard.CardVersion);
 8008a6a:	687b      	ldr	r3, [r7, #4]
 8008a6c:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8008a6e:	683b      	ldr	r3, [r7, #0]
 8008a70:	605a      	str	r2, [r3, #4]
  pCardInfo->Class        = (uint32_t)(hsd->SdCard.Class);
 8008a72:	687b      	ldr	r3, [r7, #4]
 8008a74:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8008a76:	683b      	ldr	r3, [r7, #0]
 8008a78:	609a      	str	r2, [r3, #8]
  pCardInfo->RelCardAdd   = (uint32_t)(hsd->SdCard.RelCardAdd);
 8008a7a:	687b      	ldr	r3, [r7, #4]
 8008a7c:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8008a7e:	683b      	ldr	r3, [r7, #0]
 8008a80:	60da      	str	r2, [r3, #12]
  pCardInfo->BlockNbr     = (uint32_t)(hsd->SdCard.BlockNbr);
 8008a82:	687b      	ldr	r3, [r7, #4]
 8008a84:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8008a86:	683b      	ldr	r3, [r7, #0]
 8008a88:	611a      	str	r2, [r3, #16]
  pCardInfo->BlockSize    = (uint32_t)(hsd->SdCard.BlockSize);
 8008a8a:	687b      	ldr	r3, [r7, #4]
 8008a8c:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 8008a8e:	683b      	ldr	r3, [r7, #0]
 8008a90:	615a      	str	r2, [r3, #20]
  pCardInfo->LogBlockNbr  = (uint32_t)(hsd->SdCard.LogBlockNbr);
 8008a92:	687b      	ldr	r3, [r7, #4]
 8008a94:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8008a96:	683b      	ldr	r3, [r7, #0]
 8008a98:	619a      	str	r2, [r3, #24]
  pCardInfo->LogBlockSize = (uint32_t)(hsd->SdCard.LogBlockSize);
 8008a9a:	687b      	ldr	r3, [r7, #4]
 8008a9c:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 8008a9e:	683b      	ldr	r3, [r7, #0]
 8008aa0:	61da      	str	r2, [r3, #28]

  return HAL_OK;
 8008aa2:	2300      	movs	r3, #0
}
 8008aa4:	4618      	mov	r0, r3
 8008aa6:	370c      	adds	r7, #12
 8008aa8:	46bd      	mov	sp, r7
 8008aaa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008aae:	4770      	bx	lr

08008ab0 <HAL_SD_ConfigWideBusOperation>:
  *            @arg SDIO_BUS_WIDE_4B: 4-bit data transfer
  *            @arg SDIO_BUS_WIDE_1B: 1-bit data transfer
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_ConfigWideBusOperation(SD_HandleTypeDef *hsd, uint32_t WideMode)
{
 8008ab0:	b5b0      	push	{r4, r5, r7, lr}
 8008ab2:	b08e      	sub	sp, #56	@ 0x38
 8008ab4:	af04      	add	r7, sp, #16
 8008ab6:	6078      	str	r0, [r7, #4]
 8008ab8:	6039      	str	r1, [r7, #0]
  SDIO_InitTypeDef Init;
  uint32_t errorstate;
  HAL_StatusTypeDef status = HAL_OK;
 8008aba:	2300      	movs	r3, #0
 8008abc:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

  /* Check the parameters */
  assert_param(IS_SDIO_BUS_WIDE(WideMode));

  /* Change State */
  hsd->State = HAL_SD_STATE_BUSY;
 8008ac0:	687b      	ldr	r3, [r7, #4]
 8008ac2:	2203      	movs	r2, #3
 8008ac4:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

  if(hsd->SdCard.CardType != CARD_SECURED)
 8008ac8:	687b      	ldr	r3, [r7, #4]
 8008aca:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8008acc:	2b03      	cmp	r3, #3
 8008ace:	d02e      	beq.n	8008b2e <HAL_SD_ConfigWideBusOperation+0x7e>
  {
    if(WideMode == SDIO_BUS_WIDE_8B)
 8008ad0:	683b      	ldr	r3, [r7, #0]
 8008ad2:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8008ad6:	d106      	bne.n	8008ae6 <HAL_SD_ConfigWideBusOperation+0x36>
    {
      hsd->ErrorCode |= HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 8008ad8:	687b      	ldr	r3, [r7, #4]
 8008ada:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008adc:	f043 5280 	orr.w	r2, r3, #268435456	@ 0x10000000
 8008ae0:	687b      	ldr	r3, [r7, #4]
 8008ae2:	639a      	str	r2, [r3, #56]	@ 0x38
 8008ae4:	e029      	b.n	8008b3a <HAL_SD_ConfigWideBusOperation+0x8a>
    }
    else if(WideMode == SDIO_BUS_WIDE_4B)
 8008ae6:	683b      	ldr	r3, [r7, #0]
 8008ae8:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8008aec:	d10a      	bne.n	8008b04 <HAL_SD_ConfigWideBusOperation+0x54>
    {
      errorstate = SD_WideBus_Enable(hsd);
 8008aee:	6878      	ldr	r0, [r7, #4]
 8008af0:	f000 fabc 	bl	800906c <SD_WideBus_Enable>
 8008af4:	6238      	str	r0, [r7, #32]

      hsd->ErrorCode |= errorstate;
 8008af6:	687b      	ldr	r3, [r7, #4]
 8008af8:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8008afa:	6a3b      	ldr	r3, [r7, #32]
 8008afc:	431a      	orrs	r2, r3
 8008afe:	687b      	ldr	r3, [r7, #4]
 8008b00:	639a      	str	r2, [r3, #56]	@ 0x38
 8008b02:	e01a      	b.n	8008b3a <HAL_SD_ConfigWideBusOperation+0x8a>
    }
    else if(WideMode == SDIO_BUS_WIDE_1B)
 8008b04:	683b      	ldr	r3, [r7, #0]
 8008b06:	2b00      	cmp	r3, #0
 8008b08:	d10a      	bne.n	8008b20 <HAL_SD_ConfigWideBusOperation+0x70>
    {
      errorstate = SD_WideBus_Disable(hsd);
 8008b0a:	6878      	ldr	r0, [r7, #4]
 8008b0c:	f000 faf9 	bl	8009102 <SD_WideBus_Disable>
 8008b10:	6238      	str	r0, [r7, #32]

      hsd->ErrorCode |= errorstate;
 8008b12:	687b      	ldr	r3, [r7, #4]
 8008b14:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8008b16:	6a3b      	ldr	r3, [r7, #32]
 8008b18:	431a      	orrs	r2, r3
 8008b1a:	687b      	ldr	r3, [r7, #4]
 8008b1c:	639a      	str	r2, [r3, #56]	@ 0x38
 8008b1e:	e00c      	b.n	8008b3a <HAL_SD_ConfigWideBusOperation+0x8a>
    }
    else
    {
      /* WideMode is not a valid argument*/
      hsd->ErrorCode |= HAL_SD_ERROR_PARAM;
 8008b20:	687b      	ldr	r3, [r7, #4]
 8008b22:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008b24:	f043 6200 	orr.w	r2, r3, #134217728	@ 0x8000000
 8008b28:	687b      	ldr	r3, [r7, #4]
 8008b2a:	639a      	str	r2, [r3, #56]	@ 0x38
 8008b2c:	e005      	b.n	8008b3a <HAL_SD_ConfigWideBusOperation+0x8a>
    }
  }
  else
  {
    /* MMC Card does not support this feature */
    hsd->ErrorCode |= HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 8008b2e:	687b      	ldr	r3, [r7, #4]
 8008b30:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008b32:	f043 5280 	orr.w	r2, r3, #268435456	@ 0x10000000
 8008b36:	687b      	ldr	r3, [r7, #4]
 8008b38:	639a      	str	r2, [r3, #56]	@ 0x38
  }

  if(hsd->ErrorCode != HAL_SD_ERROR_NONE)
 8008b3a:	687b      	ldr	r3, [r7, #4]
 8008b3c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008b3e:	2b00      	cmp	r3, #0
 8008b40:	d00b      	beq.n	8008b5a <HAL_SD_ConfigWideBusOperation+0xaa>
  {
    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 8008b42:	687b      	ldr	r3, [r7, #4]
 8008b44:	681b      	ldr	r3, [r3, #0]
 8008b46:	4a26      	ldr	r2, [pc, #152]	@ (8008be0 <HAL_SD_ConfigWideBusOperation+0x130>)
 8008b48:	639a      	str	r2, [r3, #56]	@ 0x38
    hsd->State = HAL_SD_STATE_READY;
 8008b4a:	687b      	ldr	r3, [r7, #4]
 8008b4c:	2201      	movs	r2, #1
 8008b4e:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    status = HAL_ERROR;
 8008b52:	2301      	movs	r3, #1
 8008b54:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 8008b58:	e01f      	b.n	8008b9a <HAL_SD_ConfigWideBusOperation+0xea>
  }
  else
  {
    /* Configure the SDIO peripheral */
    Init.ClockEdge           = hsd->Init.ClockEdge;
 8008b5a:	687b      	ldr	r3, [r7, #4]
 8008b5c:	685b      	ldr	r3, [r3, #4]
 8008b5e:	60bb      	str	r3, [r7, #8]
    Init.ClockBypass         = hsd->Init.ClockBypass;
 8008b60:	687b      	ldr	r3, [r7, #4]
 8008b62:	689b      	ldr	r3, [r3, #8]
 8008b64:	60fb      	str	r3, [r7, #12]
    Init.ClockPowerSave      = hsd->Init.ClockPowerSave;
 8008b66:	687b      	ldr	r3, [r7, #4]
 8008b68:	68db      	ldr	r3, [r3, #12]
 8008b6a:	613b      	str	r3, [r7, #16]
    Init.BusWide             = WideMode;
 8008b6c:	683b      	ldr	r3, [r7, #0]
 8008b6e:	617b      	str	r3, [r7, #20]
    Init.HardwareFlowControl = hsd->Init.HardwareFlowControl;
 8008b70:	687b      	ldr	r3, [r7, #4]
 8008b72:	695b      	ldr	r3, [r3, #20]
 8008b74:	61bb      	str	r3, [r7, #24]
    Init.ClockDiv            = hsd->Init.ClockDiv;
 8008b76:	687b      	ldr	r3, [r7, #4]
 8008b78:	699b      	ldr	r3, [r3, #24]
 8008b7a:	61fb      	str	r3, [r7, #28]
    (void)SDIO_Init(hsd->Instance, Init);
 8008b7c:	687b      	ldr	r3, [r7, #4]
 8008b7e:	681d      	ldr	r5, [r3, #0]
 8008b80:	466c      	mov	r4, sp
 8008b82:	f107 0314 	add.w	r3, r7, #20
 8008b86:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 8008b8a:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 8008b8e:	f107 0308 	add.w	r3, r7, #8
 8008b92:	cb0e      	ldmia	r3, {r1, r2, r3}
 8008b94:	4628      	mov	r0, r5
 8008b96:	f002 f96f 	bl	800ae78 <SDIO_Init>
  }

  /* Set Block Size for Card */
  errorstate = SDMMC_CmdBlockLength(hsd->Instance, BLOCKSIZE);
 8008b9a:	687b      	ldr	r3, [r7, #4]
 8008b9c:	681b      	ldr	r3, [r3, #0]
 8008b9e:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8008ba2:	4618      	mov	r0, r3
 8008ba4:	f002 fa32 	bl	800b00c <SDMMC_CmdBlockLength>
 8008ba8:	6238      	str	r0, [r7, #32]
  if(errorstate != HAL_SD_ERROR_NONE)
 8008baa:	6a3b      	ldr	r3, [r7, #32]
 8008bac:	2b00      	cmp	r3, #0
 8008bae:	d00c      	beq.n	8008bca <HAL_SD_ConfigWideBusOperation+0x11a>
  {
    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 8008bb0:	687b      	ldr	r3, [r7, #4]
 8008bb2:	681b      	ldr	r3, [r3, #0]
 8008bb4:	4a0a      	ldr	r2, [pc, #40]	@ (8008be0 <HAL_SD_ConfigWideBusOperation+0x130>)
 8008bb6:	639a      	str	r2, [r3, #56]	@ 0x38
    hsd->ErrorCode |= errorstate;
 8008bb8:	687b      	ldr	r3, [r7, #4]
 8008bba:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8008bbc:	6a3b      	ldr	r3, [r7, #32]
 8008bbe:	431a      	orrs	r2, r3
 8008bc0:	687b      	ldr	r3, [r7, #4]
 8008bc2:	639a      	str	r2, [r3, #56]	@ 0x38
    status = HAL_ERROR;
 8008bc4:	2301      	movs	r3, #1
 8008bc6:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Change State */
  hsd->State = HAL_SD_STATE_READY;
 8008bca:	687b      	ldr	r3, [r7, #4]
 8008bcc:	2201      	movs	r2, #1
 8008bce:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

  return status;
 8008bd2:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
}
 8008bd6:	4618      	mov	r0, r3
 8008bd8:	3728      	adds	r7, #40	@ 0x28
 8008bda:	46bd      	mov	sp, r7
 8008bdc:	bdb0      	pop	{r4, r5, r7, pc}
 8008bde:	bf00      	nop
 8008be0:	004005ff 	.word	0x004005ff

08008be4 <HAL_SD_GetCardState>:
  * @brief  Gets the current sd card data state.
  * @param  hsd: pointer to SD handle
  * @retval Card state
  */
HAL_SD_CardStateTypeDef HAL_SD_GetCardState(SD_HandleTypeDef *hsd)
{
 8008be4:	b580      	push	{r7, lr}
 8008be6:	b086      	sub	sp, #24
 8008be8:	af00      	add	r7, sp, #0
 8008bea:	6078      	str	r0, [r7, #4]
  uint32_t cardstate;
  uint32_t errorstate;
  uint32_t resp1 = 0;
 8008bec:	2300      	movs	r3, #0
 8008bee:	60fb      	str	r3, [r7, #12]

  errorstate = SD_SendStatus(hsd, &resp1);
 8008bf0:	f107 030c 	add.w	r3, r7, #12
 8008bf4:	4619      	mov	r1, r3
 8008bf6:	6878      	ldr	r0, [r7, #4]
 8008bf8:	f000 fa10 	bl	800901c <SD_SendStatus>
 8008bfc:	6178      	str	r0, [r7, #20]
  if(errorstate != HAL_SD_ERROR_NONE)
 8008bfe:	697b      	ldr	r3, [r7, #20]
 8008c00:	2b00      	cmp	r3, #0
 8008c02:	d005      	beq.n	8008c10 <HAL_SD_GetCardState+0x2c>
  {
    hsd->ErrorCode |= errorstate;
 8008c04:	687b      	ldr	r3, [r7, #4]
 8008c06:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8008c08:	697b      	ldr	r3, [r7, #20]
 8008c0a:	431a      	orrs	r2, r3
 8008c0c:	687b      	ldr	r3, [r7, #4]
 8008c0e:	639a      	str	r2, [r3, #56]	@ 0x38
  }

  cardstate = ((resp1 >> 9U) & 0x0FU);
 8008c10:	68fb      	ldr	r3, [r7, #12]
 8008c12:	0a5b      	lsrs	r3, r3, #9
 8008c14:	f003 030f 	and.w	r3, r3, #15
 8008c18:	613b      	str	r3, [r7, #16]

  return (HAL_SD_CardStateTypeDef)cardstate;
 8008c1a:	693b      	ldr	r3, [r7, #16]
}
 8008c1c:	4618      	mov	r0, r3
 8008c1e:	3718      	adds	r7, #24
 8008c20:	46bd      	mov	sp, r7
 8008c22:	bd80      	pop	{r7, pc}

08008c24 <SD_DMATransmitCplt>:
  * @brief  DMA SD transmit process complete callback
  * @param  hdma: DMA handle
  * @retval None
  */
static void SD_DMATransmitCplt(DMA_HandleTypeDef *hdma)
{
 8008c24:	b480      	push	{r7}
 8008c26:	b085      	sub	sp, #20
 8008c28:	af00      	add	r7, sp, #0
 8008c2a:	6078      	str	r0, [r7, #4]
  SD_HandleTypeDef* hsd = (SD_HandleTypeDef* )(hdma->Parent);
 8008c2c:	687b      	ldr	r3, [r7, #4]
 8008c2e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008c30:	60fb      	str	r3, [r7, #12]

  /* Enable DATAEND Interrupt */
  __HAL_SD_ENABLE_IT(hsd, (SDIO_IT_DATAEND));
 8008c32:	68fb      	ldr	r3, [r7, #12]
 8008c34:	681b      	ldr	r3, [r3, #0]
 8008c36:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8008c38:	68fb      	ldr	r3, [r7, #12]
 8008c3a:	681b      	ldr	r3, [r3, #0]
 8008c3c:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8008c40:	63da      	str	r2, [r3, #60]	@ 0x3c
}
 8008c42:	bf00      	nop
 8008c44:	3714      	adds	r7, #20
 8008c46:	46bd      	mov	sp, r7
 8008c48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008c4c:	4770      	bx	lr

08008c4e <SD_DMAReceiveCplt>:
  * @brief  DMA SD receive process complete callback
  * @param  hdma: DMA handle
  * @retval None
  */
static void SD_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 8008c4e:	b580      	push	{r7, lr}
 8008c50:	b084      	sub	sp, #16
 8008c52:	af00      	add	r7, sp, #0
 8008c54:	6078      	str	r0, [r7, #4]
  SD_HandleTypeDef* hsd = (SD_HandleTypeDef* )(hdma->Parent);
 8008c56:	687b      	ldr	r3, [r7, #4]
 8008c58:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008c5a:	60fb      	str	r3, [r7, #12]
  uint32_t errorstate;

  /* Send stop command in multiblock write */
  if(hsd->Context == (SD_CONTEXT_READ_MULTIPLE_BLOCK | SD_CONTEXT_DMA))
 8008c5c:	68fb      	ldr	r3, [r7, #12]
 8008c5e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008c60:	2b82      	cmp	r3, #130	@ 0x82
 8008c62:	d111      	bne.n	8008c88 <SD_DMAReceiveCplt+0x3a>
  {
    errorstate = SDMMC_CmdStopTransfer(hsd->Instance);
 8008c64:	68fb      	ldr	r3, [r7, #12]
 8008c66:	681b      	ldr	r3, [r3, #0]
 8008c68:	4618      	mov	r0, r3
 8008c6a:	f002 fa79 	bl	800b160 <SDMMC_CmdStopTransfer>
 8008c6e:	60b8      	str	r0, [r7, #8]
    if(errorstate != HAL_SD_ERROR_NONE)
 8008c70:	68bb      	ldr	r3, [r7, #8]
 8008c72:	2b00      	cmp	r3, #0
 8008c74:	d008      	beq.n	8008c88 <SD_DMAReceiveCplt+0x3a>
    {
      hsd->ErrorCode |= errorstate;
 8008c76:	68fb      	ldr	r3, [r7, #12]
 8008c78:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8008c7a:	68bb      	ldr	r3, [r7, #8]
 8008c7c:	431a      	orrs	r2, r3
 8008c7e:	68fb      	ldr	r3, [r7, #12]
 8008c80:	639a      	str	r2, [r3, #56]	@ 0x38
#if (USE_HAL_SD_REGISTER_CALLBACKS == 1)
      hsd->ErrorCallback(hsd);
#else
      HAL_SD_ErrorCallback(hsd);
 8008c82:	68f8      	ldr	r0, [r7, #12]
 8008c84:	f7ff fd3a 	bl	80086fc <HAL_SD_ErrorCallback>
    }
  }

  /* Disable the DMA transfer for transmit request by setting the DMAEN bit
  in the SD DCTRL register */
  hsd->Instance->DCTRL &= (uint32_t)~((uint32_t)SDIO_DCTRL_DMAEN);
 8008c88:	68fb      	ldr	r3, [r7, #12]
 8008c8a:	681b      	ldr	r3, [r3, #0]
 8008c8c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008c8e:	68fb      	ldr	r3, [r7, #12]
 8008c90:	681b      	ldr	r3, [r3, #0]
 8008c92:	f022 0208 	bic.w	r2, r2, #8
 8008c96:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Clear all the static flags */
  __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_DATA_FLAGS);
 8008c98:	68fb      	ldr	r3, [r7, #12]
 8008c9a:	681b      	ldr	r3, [r3, #0]
 8008c9c:	f240 523a 	movw	r2, #1338	@ 0x53a
 8008ca0:	639a      	str	r2, [r3, #56]	@ 0x38

  hsd->State = HAL_SD_STATE_READY;
 8008ca2:	68fb      	ldr	r3, [r7, #12]
 8008ca4:	2201      	movs	r2, #1
 8008ca6:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  hsd->Context = SD_CONTEXT_NONE;
 8008caa:	68fb      	ldr	r3, [r7, #12]
 8008cac:	2200      	movs	r2, #0
 8008cae:	631a      	str	r2, [r3, #48]	@ 0x30

#if (USE_HAL_SD_REGISTER_CALLBACKS == 1)
  hsd->RxCpltCallback(hsd);
#else
  HAL_SD_RxCpltCallback(hsd);
 8008cb0:	68f8      	ldr	r0, [r7, #12]
 8008cb2:	f002 fed5 	bl	800ba60 <HAL_SD_RxCpltCallback>
#endif
}
 8008cb6:	bf00      	nop
 8008cb8:	3710      	adds	r7, #16
 8008cba:	46bd      	mov	sp, r7
 8008cbc:	bd80      	pop	{r7, pc}
	...

08008cc0 <SD_DMAError>:
  * @brief  DMA SD communication error callback
  * @param  hdma: DMA handle
  * @retval None
  */
static void SD_DMAError(DMA_HandleTypeDef *hdma)
{
 8008cc0:	b580      	push	{r7, lr}
 8008cc2:	b086      	sub	sp, #24
 8008cc4:	af00      	add	r7, sp, #0
 8008cc6:	6078      	str	r0, [r7, #4]
  SD_HandleTypeDef* hsd = (SD_HandleTypeDef* )(hdma->Parent);
 8008cc8:	687b      	ldr	r3, [r7, #4]
 8008cca:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008ccc:	617b      	str	r3, [r7, #20]
  HAL_SD_CardStateTypeDef CardState;
  uint32_t RxErrorCode, TxErrorCode;

  /* if DMA error is FIFO error ignore it */
  if(HAL_DMA_GetError(hdma) != HAL_DMA_ERROR_FE)
 8008cce:	6878      	ldr	r0, [r7, #4]
 8008cd0:	f7fb f9d2 	bl	8004078 <HAL_DMA_GetError>
 8008cd4:	4603      	mov	r3, r0
 8008cd6:	2b02      	cmp	r3, #2
 8008cd8:	d03e      	beq.n	8008d58 <SD_DMAError+0x98>
  {
    RxErrorCode = hsd->hdmarx->ErrorCode;
 8008cda:	697b      	ldr	r3, [r7, #20]
 8008cdc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008cde:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8008ce0:	613b      	str	r3, [r7, #16]
    TxErrorCode = hsd->hdmatx->ErrorCode;  
 8008ce2:	697b      	ldr	r3, [r7, #20]
 8008ce4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008ce6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8008ce8:	60fb      	str	r3, [r7, #12]
    if((RxErrorCode == HAL_DMA_ERROR_TE) || (TxErrorCode == HAL_DMA_ERROR_TE))
 8008cea:	693b      	ldr	r3, [r7, #16]
 8008cec:	2b01      	cmp	r3, #1
 8008cee:	d002      	beq.n	8008cf6 <SD_DMAError+0x36>
 8008cf0:	68fb      	ldr	r3, [r7, #12]
 8008cf2:	2b01      	cmp	r3, #1
 8008cf4:	d12d      	bne.n	8008d52 <SD_DMAError+0x92>
    {
      /* Clear All flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 8008cf6:	697b      	ldr	r3, [r7, #20]
 8008cf8:	681b      	ldr	r3, [r3, #0]
 8008cfa:	4a19      	ldr	r2, [pc, #100]	@ (8008d60 <SD_DMAError+0xa0>)
 8008cfc:	639a      	str	r2, [r3, #56]	@ 0x38

      /* Disable All interrupts */
      __HAL_SD_DISABLE_IT(hsd, SDIO_IT_DATAEND | SDIO_IT_DCRCFAIL | SDIO_IT_DTIMEOUT|\
 8008cfe:	697b      	ldr	r3, [r7, #20]
 8008d00:	681b      	ldr	r3, [r3, #0]
 8008d02:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8008d04:	697b      	ldr	r3, [r7, #20]
 8008d06:	681b      	ldr	r3, [r3, #0]
 8008d08:	f422 729d 	bic.w	r2, r2, #314	@ 0x13a
 8008d0c:	63da      	str	r2, [r3, #60]	@ 0x3c
        SDIO_IT_TXUNDERR| SDIO_IT_RXOVERR);

      hsd->ErrorCode |= HAL_SD_ERROR_DMA;
 8008d0e:	697b      	ldr	r3, [r7, #20]
 8008d10:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008d12:	f043 4280 	orr.w	r2, r3, #1073741824	@ 0x40000000
 8008d16:	697b      	ldr	r3, [r7, #20]
 8008d18:	639a      	str	r2, [r3, #56]	@ 0x38
      CardState = HAL_SD_GetCardState(hsd);
 8008d1a:	6978      	ldr	r0, [r7, #20]
 8008d1c:	f7ff ff62 	bl	8008be4 <HAL_SD_GetCardState>
 8008d20:	60b8      	str	r0, [r7, #8]
      if((CardState == HAL_SD_CARD_RECEIVING) || (CardState == HAL_SD_CARD_SENDING))
 8008d22:	68bb      	ldr	r3, [r7, #8]
 8008d24:	2b06      	cmp	r3, #6
 8008d26:	d002      	beq.n	8008d2e <SD_DMAError+0x6e>
 8008d28:	68bb      	ldr	r3, [r7, #8]
 8008d2a:	2b05      	cmp	r3, #5
 8008d2c:	d10a      	bne.n	8008d44 <SD_DMAError+0x84>
      {
        hsd->ErrorCode |= SDMMC_CmdStopTransfer(hsd->Instance);
 8008d2e:	697b      	ldr	r3, [r7, #20]
 8008d30:	681b      	ldr	r3, [r3, #0]
 8008d32:	4618      	mov	r0, r3
 8008d34:	f002 fa14 	bl	800b160 <SDMMC_CmdStopTransfer>
 8008d38:	4602      	mov	r2, r0
 8008d3a:	697b      	ldr	r3, [r7, #20]
 8008d3c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008d3e:	431a      	orrs	r2, r3
 8008d40:	697b      	ldr	r3, [r7, #20]
 8008d42:	639a      	str	r2, [r3, #56]	@ 0x38
      }

      hsd->State= HAL_SD_STATE_READY;
 8008d44:	697b      	ldr	r3, [r7, #20]
 8008d46:	2201      	movs	r2, #1
 8008d48:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
      hsd->Context = SD_CONTEXT_NONE;
 8008d4c:	697b      	ldr	r3, [r7, #20]
 8008d4e:	2200      	movs	r2, #0
 8008d50:	631a      	str	r2, [r3, #48]	@ 0x30
    }

#if (USE_HAL_SD_REGISTER_CALLBACKS == 1)
    hsd->ErrorCallback(hsd);
#else
    HAL_SD_ErrorCallback(hsd);
 8008d52:	6978      	ldr	r0, [r7, #20]
 8008d54:	f7ff fcd2 	bl	80086fc <HAL_SD_ErrorCallback>
#endif
  }
}
 8008d58:	bf00      	nop
 8008d5a:	3718      	adds	r7, #24
 8008d5c:	46bd      	mov	sp, r7
 8008d5e:	bd80      	pop	{r7, pc}
 8008d60:	004005ff 	.word	0x004005ff

08008d64 <SD_InitCard>:
  * @brief  Initializes the sd card.
  * @param  hsd: Pointer to SD handle
  * @retval SD Card error state
  */
static uint32_t SD_InitCard(SD_HandleTypeDef *hsd)
{
 8008d64:	b5b0      	push	{r4, r5, r7, lr}
 8008d66:	b094      	sub	sp, #80	@ 0x50
 8008d68:	af04      	add	r7, sp, #16
 8008d6a:	6078      	str	r0, [r7, #4]
  HAL_SD_CardCSDTypeDef CSD;
  uint32_t errorstate;
  uint16_t sd_rca = 1U;
 8008d6c:	2301      	movs	r3, #1
 8008d6e:	81fb      	strh	r3, [r7, #14]

  /* Check the power State */
  if(SDIO_GetPowerState(hsd->Instance) == 0U)
 8008d70:	687b      	ldr	r3, [r7, #4]
 8008d72:	681b      	ldr	r3, [r3, #0]
 8008d74:	4618      	mov	r0, r3
 8008d76:	f002 f8c5 	bl	800af04 <SDIO_GetPowerState>
 8008d7a:	4603      	mov	r3, r0
 8008d7c:	2b00      	cmp	r3, #0
 8008d7e:	d102      	bne.n	8008d86 <SD_InitCard+0x22>
  {
    /* Power off */
    return HAL_SD_ERROR_REQUEST_NOT_APPLICABLE;
 8008d80:	f04f 6380 	mov.w	r3, #67108864	@ 0x4000000
 8008d84:	e0b8      	b.n	8008ef8 <SD_InitCard+0x194>
  }

  if(hsd->SdCard.CardType != CARD_SECURED)
 8008d86:	687b      	ldr	r3, [r7, #4]
 8008d88:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8008d8a:	2b03      	cmp	r3, #3
 8008d8c:	d02f      	beq.n	8008dee <SD_InitCard+0x8a>
  {
    /* Send CMD2 ALL_SEND_CID */
    errorstate = SDMMC_CmdSendCID(hsd->Instance);
 8008d8e:	687b      	ldr	r3, [r7, #4]
 8008d90:	681b      	ldr	r3, [r3, #0]
 8008d92:	4618      	mov	r0, r3
 8008d94:	f002 faee 	bl	800b374 <SDMMC_CmdSendCID>
 8008d98:	63f8      	str	r0, [r7, #60]	@ 0x3c
    if(errorstate != HAL_SD_ERROR_NONE)
 8008d9a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8008d9c:	2b00      	cmp	r3, #0
 8008d9e:	d001      	beq.n	8008da4 <SD_InitCard+0x40>
    {
      return errorstate;
 8008da0:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8008da2:	e0a9      	b.n	8008ef8 <SD_InitCard+0x194>
    }
    else
    {
      /* Get Card identification number data */
      hsd->CID[0U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP1);
 8008da4:	687b      	ldr	r3, [r7, #4]
 8008da6:	681b      	ldr	r3, [r3, #0]
 8008da8:	2100      	movs	r1, #0
 8008daa:	4618      	mov	r0, r3
 8008dac:	f002 f8ef 	bl	800af8e <SDIO_GetResponse>
 8008db0:	4602      	mov	r2, r0
 8008db2:	687b      	ldr	r3, [r7, #4]
 8008db4:	675a      	str	r2, [r3, #116]	@ 0x74
      hsd->CID[1U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP2);
 8008db6:	687b      	ldr	r3, [r7, #4]
 8008db8:	681b      	ldr	r3, [r3, #0]
 8008dba:	2104      	movs	r1, #4
 8008dbc:	4618      	mov	r0, r3
 8008dbe:	f002 f8e6 	bl	800af8e <SDIO_GetResponse>
 8008dc2:	4602      	mov	r2, r0
 8008dc4:	687b      	ldr	r3, [r7, #4]
 8008dc6:	679a      	str	r2, [r3, #120]	@ 0x78
      hsd->CID[2U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP3);
 8008dc8:	687b      	ldr	r3, [r7, #4]
 8008dca:	681b      	ldr	r3, [r3, #0]
 8008dcc:	2108      	movs	r1, #8
 8008dce:	4618      	mov	r0, r3
 8008dd0:	f002 f8dd 	bl	800af8e <SDIO_GetResponse>
 8008dd4:	4602      	mov	r2, r0
 8008dd6:	687b      	ldr	r3, [r7, #4]
 8008dd8:	67da      	str	r2, [r3, #124]	@ 0x7c
      hsd->CID[3U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP4);
 8008dda:	687b      	ldr	r3, [r7, #4]
 8008ddc:	681b      	ldr	r3, [r3, #0]
 8008dde:	210c      	movs	r1, #12
 8008de0:	4618      	mov	r0, r3
 8008de2:	f002 f8d4 	bl	800af8e <SDIO_GetResponse>
 8008de6:	4602      	mov	r2, r0
 8008de8:	687b      	ldr	r3, [r7, #4]
 8008dea:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
    }
  }

  if(hsd->SdCard.CardType != CARD_SECURED)
 8008dee:	687b      	ldr	r3, [r7, #4]
 8008df0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8008df2:	2b03      	cmp	r3, #3
 8008df4:	d00d      	beq.n	8008e12 <SD_InitCard+0xae>
  {
    /* Send CMD3 SET_REL_ADDR with argument 0 */
    /* SD Card publishes its RCA. */
    errorstate = SDMMC_CmdSetRelAdd(hsd->Instance, &sd_rca);
 8008df6:	687b      	ldr	r3, [r7, #4]
 8008df8:	681b      	ldr	r3, [r3, #0]
 8008dfa:	f107 020e 	add.w	r2, r7, #14
 8008dfe:	4611      	mov	r1, r2
 8008e00:	4618      	mov	r0, r3
 8008e02:	f002 faf4 	bl	800b3ee <SDMMC_CmdSetRelAdd>
 8008e06:	63f8      	str	r0, [r7, #60]	@ 0x3c
    if(errorstate != HAL_SD_ERROR_NONE)
 8008e08:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8008e0a:	2b00      	cmp	r3, #0
 8008e0c:	d001      	beq.n	8008e12 <SD_InitCard+0xae>
    {
      return errorstate;
 8008e0e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8008e10:	e072      	b.n	8008ef8 <SD_InitCard+0x194>
    }
  }
  if(hsd->SdCard.CardType != CARD_SECURED)
 8008e12:	687b      	ldr	r3, [r7, #4]
 8008e14:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8008e16:	2b03      	cmp	r3, #3
 8008e18:	d036      	beq.n	8008e88 <SD_InitCard+0x124>
  {
    /* Get the SD card RCA */
    hsd->SdCard.RelCardAdd = sd_rca;
 8008e1a:	89fb      	ldrh	r3, [r7, #14]
 8008e1c:	461a      	mov	r2, r3
 8008e1e:	687b      	ldr	r3, [r7, #4]
 8008e20:	651a      	str	r2, [r3, #80]	@ 0x50

    /* Send CMD9 SEND_CSD with argument as card's RCA */
    errorstate = SDMMC_CmdSendCSD(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
 8008e22:	687b      	ldr	r3, [r7, #4]
 8008e24:	681a      	ldr	r2, [r3, #0]
 8008e26:	687b      	ldr	r3, [r7, #4]
 8008e28:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8008e2a:	041b      	lsls	r3, r3, #16
 8008e2c:	4619      	mov	r1, r3
 8008e2e:	4610      	mov	r0, r2
 8008e30:	f002 fabe 	bl	800b3b0 <SDMMC_CmdSendCSD>
 8008e34:	63f8      	str	r0, [r7, #60]	@ 0x3c
    if(errorstate != HAL_SD_ERROR_NONE)
 8008e36:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8008e38:	2b00      	cmp	r3, #0
 8008e3a:	d001      	beq.n	8008e40 <SD_InitCard+0xdc>
    {
      return errorstate;
 8008e3c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8008e3e:	e05b      	b.n	8008ef8 <SD_InitCard+0x194>
    }
    else
    {
      /* Get Card Specific Data */
      hsd->CSD[0U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP1);
 8008e40:	687b      	ldr	r3, [r7, #4]
 8008e42:	681b      	ldr	r3, [r3, #0]
 8008e44:	2100      	movs	r1, #0
 8008e46:	4618      	mov	r0, r3
 8008e48:	f002 f8a1 	bl	800af8e <SDIO_GetResponse>
 8008e4c:	4602      	mov	r2, r0
 8008e4e:	687b      	ldr	r3, [r7, #4]
 8008e50:	665a      	str	r2, [r3, #100]	@ 0x64
      hsd->CSD[1U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP2);
 8008e52:	687b      	ldr	r3, [r7, #4]
 8008e54:	681b      	ldr	r3, [r3, #0]
 8008e56:	2104      	movs	r1, #4
 8008e58:	4618      	mov	r0, r3
 8008e5a:	f002 f898 	bl	800af8e <SDIO_GetResponse>
 8008e5e:	4602      	mov	r2, r0
 8008e60:	687b      	ldr	r3, [r7, #4]
 8008e62:	669a      	str	r2, [r3, #104]	@ 0x68
      hsd->CSD[2U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP3);
 8008e64:	687b      	ldr	r3, [r7, #4]
 8008e66:	681b      	ldr	r3, [r3, #0]
 8008e68:	2108      	movs	r1, #8
 8008e6a:	4618      	mov	r0, r3
 8008e6c:	f002 f88f 	bl	800af8e <SDIO_GetResponse>
 8008e70:	4602      	mov	r2, r0
 8008e72:	687b      	ldr	r3, [r7, #4]
 8008e74:	66da      	str	r2, [r3, #108]	@ 0x6c
      hsd->CSD[3U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP4);
 8008e76:	687b      	ldr	r3, [r7, #4]
 8008e78:	681b      	ldr	r3, [r3, #0]
 8008e7a:	210c      	movs	r1, #12
 8008e7c:	4618      	mov	r0, r3
 8008e7e:	f002 f886 	bl	800af8e <SDIO_GetResponse>
 8008e82:	4602      	mov	r2, r0
 8008e84:	687b      	ldr	r3, [r7, #4]
 8008e86:	671a      	str	r2, [r3, #112]	@ 0x70
    }
  }

  /* Get the Card Class */
  hsd->SdCard.Class = (SDIO_GetResponse(hsd->Instance, SDIO_RESP2) >> 20U);
 8008e88:	687b      	ldr	r3, [r7, #4]
 8008e8a:	681b      	ldr	r3, [r3, #0]
 8008e8c:	2104      	movs	r1, #4
 8008e8e:	4618      	mov	r0, r3
 8008e90:	f002 f87d 	bl	800af8e <SDIO_GetResponse>
 8008e94:	4603      	mov	r3, r0
 8008e96:	0d1a      	lsrs	r2, r3, #20
 8008e98:	687b      	ldr	r3, [r7, #4]
 8008e9a:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Get CSD parameters */
  if (HAL_SD_GetCardCSD(hsd, &CSD) != HAL_OK)
 8008e9c:	f107 0310 	add.w	r3, r7, #16
 8008ea0:	4619      	mov	r1, r3
 8008ea2:	6878      	ldr	r0, [r7, #4]
 8008ea4:	f7ff fc34 	bl	8008710 <HAL_SD_GetCardCSD>
 8008ea8:	4603      	mov	r3, r0
 8008eaa:	2b00      	cmp	r3, #0
 8008eac:	d002      	beq.n	8008eb4 <SD_InitCard+0x150>
  {
    return HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 8008eae:	f04f 5380 	mov.w	r3, #268435456	@ 0x10000000
 8008eb2:	e021      	b.n	8008ef8 <SD_InitCard+0x194>
  }

  /* Select the Card */
  errorstate = SDMMC_CmdSelDesel(hsd->Instance, (uint32_t)(((uint32_t)hsd->SdCard.RelCardAdd) << 16U));
 8008eb4:	687b      	ldr	r3, [r7, #4]
 8008eb6:	6819      	ldr	r1, [r3, #0]
 8008eb8:	687b      	ldr	r3, [r7, #4]
 8008eba:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8008ebc:	041b      	lsls	r3, r3, #16
 8008ebe:	2200      	movs	r2, #0
 8008ec0:	461c      	mov	r4, r3
 8008ec2:	4615      	mov	r5, r2
 8008ec4:	4622      	mov	r2, r4
 8008ec6:	462b      	mov	r3, r5
 8008ec8:	4608      	mov	r0, r1
 8008eca:	f002 f96b 	bl	800b1a4 <SDMMC_CmdSelDesel>
 8008ece:	63f8      	str	r0, [r7, #60]	@ 0x3c
  if(errorstate != HAL_SD_ERROR_NONE)
 8008ed0:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8008ed2:	2b00      	cmp	r3, #0
 8008ed4:	d001      	beq.n	8008eda <SD_InitCard+0x176>
  {
    return errorstate;
 8008ed6:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8008ed8:	e00e      	b.n	8008ef8 <SD_InitCard+0x194>
  }

  /* Configure SDIO peripheral interface */
  (void)SDIO_Init(hsd->Instance, hsd->Init);
 8008eda:	687b      	ldr	r3, [r7, #4]
 8008edc:	681d      	ldr	r5, [r3, #0]
 8008ede:	687b      	ldr	r3, [r7, #4]
 8008ee0:	466c      	mov	r4, sp
 8008ee2:	f103 0210 	add.w	r2, r3, #16
 8008ee6:	ca07      	ldmia	r2, {r0, r1, r2}
 8008ee8:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 8008eec:	3304      	adds	r3, #4
 8008eee:	cb0e      	ldmia	r3, {r1, r2, r3}
 8008ef0:	4628      	mov	r0, r5
 8008ef2:	f001 ffc1 	bl	800ae78 <SDIO_Init>

  /* All cards are initialized */
  return HAL_SD_ERROR_NONE;
 8008ef6:	2300      	movs	r3, #0
}
 8008ef8:	4618      	mov	r0, r3
 8008efa:	3740      	adds	r7, #64	@ 0x40
 8008efc:	46bd      	mov	sp, r7
 8008efe:	bdb0      	pop	{r4, r5, r7, pc}

08008f00 <SD_PowerON>:
  *         in the SD handle.
  * @param  hsd: Pointer to SD handle
  * @retval error state
  */
static uint32_t SD_PowerON(SD_HandleTypeDef *hsd)
{
 8008f00:	b580      	push	{r7, lr}
 8008f02:	b086      	sub	sp, #24
 8008f04:	af00      	add	r7, sp, #0
 8008f06:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8008f08:	2300      	movs	r3, #0
 8008f0a:	60bb      	str	r3, [r7, #8]
  uint32_t response = 0U, validvoltage = 0U;
 8008f0c:	2300      	movs	r3, #0
 8008f0e:	617b      	str	r3, [r7, #20]
 8008f10:	2300      	movs	r3, #0
 8008f12:	613b      	str	r3, [r7, #16]
  uint32_t errorstate;

  /* CMD0: GO_IDLE_STATE */
  errorstate = SDMMC_CmdGoIdleState(hsd->Instance);
 8008f14:	687b      	ldr	r3, [r7, #4]
 8008f16:	681b      	ldr	r3, [r3, #0]
 8008f18:	4618      	mov	r0, r3
 8008f1a:	f002 f966 	bl	800b1ea <SDMMC_CmdGoIdleState>
 8008f1e:	60f8      	str	r0, [r7, #12]
  if(errorstate != HAL_SD_ERROR_NONE)
 8008f20:	68fb      	ldr	r3, [r7, #12]
 8008f22:	2b00      	cmp	r3, #0
 8008f24:	d001      	beq.n	8008f2a <SD_PowerON+0x2a>
  {
    return errorstate;
 8008f26:	68fb      	ldr	r3, [r7, #12]
 8008f28:	e072      	b.n	8009010 <SD_PowerON+0x110>
  }

  /* CMD8: SEND_IF_COND: Command available only on V2.0 cards */
  errorstate = SDMMC_CmdOperCond(hsd->Instance);
 8008f2a:	687b      	ldr	r3, [r7, #4]
 8008f2c:	681b      	ldr	r3, [r3, #0]
 8008f2e:	4618      	mov	r0, r3
 8008f30:	f002 f979 	bl	800b226 <SDMMC_CmdOperCond>
 8008f34:	60f8      	str	r0, [r7, #12]
  if(errorstate != HAL_SD_ERROR_NONE)
 8008f36:	68fb      	ldr	r3, [r7, #12]
 8008f38:	2b00      	cmp	r3, #0
 8008f3a:	d00d      	beq.n	8008f58 <SD_PowerON+0x58>
  {
    hsd->SdCard.CardVersion = CARD_V1_X;
 8008f3c:	687b      	ldr	r3, [r7, #4]
 8008f3e:	2200      	movs	r2, #0
 8008f40:	649a      	str	r2, [r3, #72]	@ 0x48
    /* CMD0: GO_IDLE_STATE */
    errorstate = SDMMC_CmdGoIdleState(hsd->Instance);
 8008f42:	687b      	ldr	r3, [r7, #4]
 8008f44:	681b      	ldr	r3, [r3, #0]
 8008f46:	4618      	mov	r0, r3
 8008f48:	f002 f94f 	bl	800b1ea <SDMMC_CmdGoIdleState>
 8008f4c:	60f8      	str	r0, [r7, #12]
    if(errorstate != HAL_SD_ERROR_NONE)
 8008f4e:	68fb      	ldr	r3, [r7, #12]
 8008f50:	2b00      	cmp	r3, #0
 8008f52:	d004      	beq.n	8008f5e <SD_PowerON+0x5e>
    {
      return errorstate;
 8008f54:	68fb      	ldr	r3, [r7, #12]
 8008f56:	e05b      	b.n	8009010 <SD_PowerON+0x110>
    }

  }
  else
  {
    hsd->SdCard.CardVersion = CARD_V2_X;
 8008f58:	687b      	ldr	r3, [r7, #4]
 8008f5a:	2201      	movs	r2, #1
 8008f5c:	649a      	str	r2, [r3, #72]	@ 0x48
  }

  if( hsd->SdCard.CardVersion == CARD_V2_X)
 8008f5e:	687b      	ldr	r3, [r7, #4]
 8008f60:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8008f62:	2b01      	cmp	r3, #1
 8008f64:	d137      	bne.n	8008fd6 <SD_PowerON+0xd6>
  {
    /* SEND CMD55 APP_CMD with RCA as 0 */
    errorstate = SDMMC_CmdAppCommand(hsd->Instance, 0);
 8008f66:	687b      	ldr	r3, [r7, #4]
 8008f68:	681b      	ldr	r3, [r3, #0]
 8008f6a:	2100      	movs	r1, #0
 8008f6c:	4618      	mov	r0, r3
 8008f6e:	f002 f979 	bl	800b264 <SDMMC_CmdAppCommand>
 8008f72:	60f8      	str	r0, [r7, #12]
    if(errorstate != HAL_SD_ERROR_NONE)
 8008f74:	68fb      	ldr	r3, [r7, #12]
 8008f76:	2b00      	cmp	r3, #0
 8008f78:	d02d      	beq.n	8008fd6 <SD_PowerON+0xd6>
    {
      return HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 8008f7a:	f04f 5380 	mov.w	r3, #268435456	@ 0x10000000
 8008f7e:	e047      	b.n	8009010 <SD_PowerON+0x110>
  /* SD CARD */
  /* Send ACMD41 SD_APP_OP_COND with Argument 0x80100000 */
  while((count < SDMMC_MAX_VOLT_TRIAL) && (validvoltage == 0U))
  {
    /* SEND CMD55 APP_CMD with RCA as 0 */
    errorstate = SDMMC_CmdAppCommand(hsd->Instance, 0);
 8008f80:	687b      	ldr	r3, [r7, #4]
 8008f82:	681b      	ldr	r3, [r3, #0]
 8008f84:	2100      	movs	r1, #0
 8008f86:	4618      	mov	r0, r3
 8008f88:	f002 f96c 	bl	800b264 <SDMMC_CmdAppCommand>
 8008f8c:	60f8      	str	r0, [r7, #12]
    if(errorstate != HAL_SD_ERROR_NONE)
 8008f8e:	68fb      	ldr	r3, [r7, #12]
 8008f90:	2b00      	cmp	r3, #0
 8008f92:	d001      	beq.n	8008f98 <SD_PowerON+0x98>
    {
      return errorstate;
 8008f94:	68fb      	ldr	r3, [r7, #12]
 8008f96:	e03b      	b.n	8009010 <SD_PowerON+0x110>
    }

    /* Send CMD41 */
    errorstate = SDMMC_CmdAppOperCommand(hsd->Instance, SDMMC_VOLTAGE_WINDOW_SD | SDMMC_HIGH_CAPACITY | SD_SWITCH_1_8V_CAPACITY);
 8008f98:	687b      	ldr	r3, [r7, #4]
 8008f9a:	681b      	ldr	r3, [r3, #0]
 8008f9c:	491e      	ldr	r1, [pc, #120]	@ (8009018 <SD_PowerON+0x118>)
 8008f9e:	4618      	mov	r0, r3
 8008fa0:	f002 f982 	bl	800b2a8 <SDMMC_CmdAppOperCommand>
 8008fa4:	60f8      	str	r0, [r7, #12]
    if(errorstate != HAL_SD_ERROR_NONE)
 8008fa6:	68fb      	ldr	r3, [r7, #12]
 8008fa8:	2b00      	cmp	r3, #0
 8008faa:	d002      	beq.n	8008fb2 <SD_PowerON+0xb2>
    {
      return HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 8008fac:	f04f 5380 	mov.w	r3, #268435456	@ 0x10000000
 8008fb0:	e02e      	b.n	8009010 <SD_PowerON+0x110>
    }

    /* Get command response */
    response = SDIO_GetResponse(hsd->Instance, SDIO_RESP1);
 8008fb2:	687b      	ldr	r3, [r7, #4]
 8008fb4:	681b      	ldr	r3, [r3, #0]
 8008fb6:	2100      	movs	r1, #0
 8008fb8:	4618      	mov	r0, r3
 8008fba:	f001 ffe8 	bl	800af8e <SDIO_GetResponse>
 8008fbe:	6178      	str	r0, [r7, #20]

    /* Get operating voltage*/
    validvoltage = (((response >> 31U) == 1U) ? 1U : 0U);
 8008fc0:	697b      	ldr	r3, [r7, #20]
 8008fc2:	0fdb      	lsrs	r3, r3, #31
 8008fc4:	2b01      	cmp	r3, #1
 8008fc6:	d101      	bne.n	8008fcc <SD_PowerON+0xcc>
 8008fc8:	2301      	movs	r3, #1
 8008fca:	e000      	b.n	8008fce <SD_PowerON+0xce>
 8008fcc:	2300      	movs	r3, #0
 8008fce:	613b      	str	r3, [r7, #16]

    count++;
 8008fd0:	68bb      	ldr	r3, [r7, #8]
 8008fd2:	3301      	adds	r3, #1
 8008fd4:	60bb      	str	r3, [r7, #8]
  while((count < SDMMC_MAX_VOLT_TRIAL) && (validvoltage == 0U))
 8008fd6:	68bb      	ldr	r3, [r7, #8]
 8008fd8:	f64f 72fe 	movw	r2, #65534	@ 0xfffe
 8008fdc:	4293      	cmp	r3, r2
 8008fde:	d802      	bhi.n	8008fe6 <SD_PowerON+0xe6>
 8008fe0:	693b      	ldr	r3, [r7, #16]
 8008fe2:	2b00      	cmp	r3, #0
 8008fe4:	d0cc      	beq.n	8008f80 <SD_PowerON+0x80>
  }

  if(count >= SDMMC_MAX_VOLT_TRIAL)
 8008fe6:	68bb      	ldr	r3, [r7, #8]
 8008fe8:	f64f 72fe 	movw	r2, #65534	@ 0xfffe
 8008fec:	4293      	cmp	r3, r2
 8008fee:	d902      	bls.n	8008ff6 <SD_PowerON+0xf6>
  {
    return HAL_SD_ERROR_INVALID_VOLTRANGE;
 8008ff0:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8008ff4:	e00c      	b.n	8009010 <SD_PowerON+0x110>
  }

  if((response & SDMMC_HIGH_CAPACITY) == SDMMC_HIGH_CAPACITY) /* (response &= SD_HIGH_CAPACITY) */
 8008ff6:	697b      	ldr	r3, [r7, #20]
 8008ff8:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 8008ffc:	2b00      	cmp	r3, #0
 8008ffe:	d003      	beq.n	8009008 <SD_PowerON+0x108>
  {
    hsd->SdCard.CardType = CARD_SDHC_SDXC;
 8009000:	687b      	ldr	r3, [r7, #4]
 8009002:	2201      	movs	r2, #1
 8009004:	645a      	str	r2, [r3, #68]	@ 0x44
 8009006:	e002      	b.n	800900e <SD_PowerON+0x10e>
  }
  else
  {
    hsd->SdCard.CardType = CARD_SDSC;
 8009008:	687b      	ldr	r3, [r7, #4]
 800900a:	2200      	movs	r2, #0
 800900c:	645a      	str	r2, [r3, #68]	@ 0x44
  }


  return HAL_SD_ERROR_NONE;
 800900e:	2300      	movs	r3, #0
}
 8009010:	4618      	mov	r0, r3
 8009012:	3718      	adds	r7, #24
 8009014:	46bd      	mov	sp, r7
 8009016:	bd80      	pop	{r7, pc}
 8009018:	c1100000 	.word	0xc1100000

0800901c <SD_SendStatus>:
  * @param  pCardStatus: pointer to the buffer that will contain the SD card
  *         status (Card Status register)
  * @retval error state
  */
static uint32_t SD_SendStatus(SD_HandleTypeDef *hsd, uint32_t *pCardStatus)
{
 800901c:	b580      	push	{r7, lr}
 800901e:	b084      	sub	sp, #16
 8009020:	af00      	add	r7, sp, #0
 8009022:	6078      	str	r0, [r7, #4]
 8009024:	6039      	str	r1, [r7, #0]
  uint32_t errorstate;

  if(pCardStatus == NULL)
 8009026:	683b      	ldr	r3, [r7, #0]
 8009028:	2b00      	cmp	r3, #0
 800902a:	d102      	bne.n	8009032 <SD_SendStatus+0x16>
  {
    return HAL_SD_ERROR_PARAM;
 800902c:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 8009030:	e018      	b.n	8009064 <SD_SendStatus+0x48>
  }

  /* Send Status command */
  errorstate = SDMMC_CmdSendStatus(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
 8009032:	687b      	ldr	r3, [r7, #4]
 8009034:	681a      	ldr	r2, [r3, #0]
 8009036:	687b      	ldr	r3, [r7, #4]
 8009038:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800903a:	041b      	lsls	r3, r3, #16
 800903c:	4619      	mov	r1, r3
 800903e:	4610      	mov	r0, r2
 8009040:	f002 f9f6 	bl	800b430 <SDMMC_CmdSendStatus>
 8009044:	60f8      	str	r0, [r7, #12]
  if(errorstate != HAL_SD_ERROR_NONE)
 8009046:	68fb      	ldr	r3, [r7, #12]
 8009048:	2b00      	cmp	r3, #0
 800904a:	d001      	beq.n	8009050 <SD_SendStatus+0x34>
  {
    return errorstate;
 800904c:	68fb      	ldr	r3, [r7, #12]
 800904e:	e009      	b.n	8009064 <SD_SendStatus+0x48>
  }

  /* Get SD card status */
  *pCardStatus = SDIO_GetResponse(hsd->Instance, SDIO_RESP1);
 8009050:	687b      	ldr	r3, [r7, #4]
 8009052:	681b      	ldr	r3, [r3, #0]
 8009054:	2100      	movs	r1, #0
 8009056:	4618      	mov	r0, r3
 8009058:	f001 ff99 	bl	800af8e <SDIO_GetResponse>
 800905c:	4602      	mov	r2, r0
 800905e:	683b      	ldr	r3, [r7, #0]
 8009060:	601a      	str	r2, [r3, #0]

  return HAL_SD_ERROR_NONE;
 8009062:	2300      	movs	r3, #0
}
 8009064:	4618      	mov	r0, r3
 8009066:	3710      	adds	r7, #16
 8009068:	46bd      	mov	sp, r7
 800906a:	bd80      	pop	{r7, pc}

0800906c <SD_WideBus_Enable>:
  * @brief  Enables the SDIO wide bus mode.
  * @param  hsd: pointer to SD handle
  * @retval error state
  */
static uint32_t SD_WideBus_Enable(SD_HandleTypeDef *hsd)
{
 800906c:	b580      	push	{r7, lr}
 800906e:	b086      	sub	sp, #24
 8009070:	af00      	add	r7, sp, #0
 8009072:	6078      	str	r0, [r7, #4]
  uint32_t scr[2U] = {0U, 0U};
 8009074:	2300      	movs	r3, #0
 8009076:	60fb      	str	r3, [r7, #12]
 8009078:	2300      	movs	r3, #0
 800907a:	613b      	str	r3, [r7, #16]
  uint32_t errorstate;

  if((SDIO_GetResponse(hsd->Instance, SDIO_RESP1) & SDMMC_CARD_LOCKED) == SDMMC_CARD_LOCKED)
 800907c:	687b      	ldr	r3, [r7, #4]
 800907e:	681b      	ldr	r3, [r3, #0]
 8009080:	2100      	movs	r1, #0
 8009082:	4618      	mov	r0, r3
 8009084:	f001 ff83 	bl	800af8e <SDIO_GetResponse>
 8009088:	4603      	mov	r3, r0
 800908a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800908e:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8009092:	d102      	bne.n	800909a <SD_WideBus_Enable+0x2e>
  {
    return HAL_SD_ERROR_LOCK_UNLOCK_FAILED;
 8009094:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 8009098:	e02f      	b.n	80090fa <SD_WideBus_Enable+0x8e>
  }

  /* Get SCR Register */
  errorstate = SD_FindSCR(hsd, scr);
 800909a:	f107 030c 	add.w	r3, r7, #12
 800909e:	4619      	mov	r1, r3
 80090a0:	6878      	ldr	r0, [r7, #4]
 80090a2:	f000 f879 	bl	8009198 <SD_FindSCR>
 80090a6:	6178      	str	r0, [r7, #20]
  if(errorstate != HAL_SD_ERROR_NONE)
 80090a8:	697b      	ldr	r3, [r7, #20]
 80090aa:	2b00      	cmp	r3, #0
 80090ac:	d001      	beq.n	80090b2 <SD_WideBus_Enable+0x46>
  {
    return errorstate;
 80090ae:	697b      	ldr	r3, [r7, #20]
 80090b0:	e023      	b.n	80090fa <SD_WideBus_Enable+0x8e>
  }

  /* If requested card supports wide bus operation */
  if((scr[1U] & SDMMC_WIDE_BUS_SUPPORT) != SDMMC_ALLZERO)
 80090b2:	693b      	ldr	r3, [r7, #16]
 80090b4:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80090b8:	2b00      	cmp	r3, #0
 80090ba:	d01c      	beq.n	80090f6 <SD_WideBus_Enable+0x8a>
  {
    /* Send CMD55 APP_CMD with argument as card's RCA.*/
    errorstate = SDMMC_CmdAppCommand(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
 80090bc:	687b      	ldr	r3, [r7, #4]
 80090be:	681a      	ldr	r2, [r3, #0]
 80090c0:	687b      	ldr	r3, [r7, #4]
 80090c2:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80090c4:	041b      	lsls	r3, r3, #16
 80090c6:	4619      	mov	r1, r3
 80090c8:	4610      	mov	r0, r2
 80090ca:	f002 f8cb 	bl	800b264 <SDMMC_CmdAppCommand>
 80090ce:	6178      	str	r0, [r7, #20]
    if(errorstate != HAL_SD_ERROR_NONE)
 80090d0:	697b      	ldr	r3, [r7, #20]
 80090d2:	2b00      	cmp	r3, #0
 80090d4:	d001      	beq.n	80090da <SD_WideBus_Enable+0x6e>
    {
      return errorstate;
 80090d6:	697b      	ldr	r3, [r7, #20]
 80090d8:	e00f      	b.n	80090fa <SD_WideBus_Enable+0x8e>
    }

    /* Send ACMD6 APP_CMD with argument as 2 for wide bus mode */
    errorstate = SDMMC_CmdBusWidth(hsd->Instance, 2U);
 80090da:	687b      	ldr	r3, [r7, #4]
 80090dc:	681b      	ldr	r3, [r3, #0]
 80090de:	2102      	movs	r1, #2
 80090e0:	4618      	mov	r0, r3
 80090e2:	f002 f904 	bl	800b2ee <SDMMC_CmdBusWidth>
 80090e6:	6178      	str	r0, [r7, #20]
    if(errorstate != HAL_SD_ERROR_NONE)
 80090e8:	697b      	ldr	r3, [r7, #20]
 80090ea:	2b00      	cmp	r3, #0
 80090ec:	d001      	beq.n	80090f2 <SD_WideBus_Enable+0x86>
    {
      return errorstate;
 80090ee:	697b      	ldr	r3, [r7, #20]
 80090f0:	e003      	b.n	80090fa <SD_WideBus_Enable+0x8e>
    }

    return HAL_SD_ERROR_NONE;
 80090f2:	2300      	movs	r3, #0
 80090f4:	e001      	b.n	80090fa <SD_WideBus_Enable+0x8e>
  }
  else
  {
    return HAL_SD_ERROR_REQUEST_NOT_APPLICABLE;
 80090f6:	f04f 6380 	mov.w	r3, #67108864	@ 0x4000000
  }
}
 80090fa:	4618      	mov	r0, r3
 80090fc:	3718      	adds	r7, #24
 80090fe:	46bd      	mov	sp, r7
 8009100:	bd80      	pop	{r7, pc}

08009102 <SD_WideBus_Disable>:
  * @brief  Disables the SDIO wide bus mode.
  * @param  hsd: Pointer to SD handle
  * @retval error state
  */
static uint32_t SD_WideBus_Disable(SD_HandleTypeDef *hsd)
{
 8009102:	b580      	push	{r7, lr}
 8009104:	b086      	sub	sp, #24
 8009106:	af00      	add	r7, sp, #0
 8009108:	6078      	str	r0, [r7, #4]
  uint32_t scr[2U] = {0U, 0U};
 800910a:	2300      	movs	r3, #0
 800910c:	60fb      	str	r3, [r7, #12]
 800910e:	2300      	movs	r3, #0
 8009110:	613b      	str	r3, [r7, #16]
  uint32_t errorstate;

  if((SDIO_GetResponse(hsd->Instance, SDIO_RESP1) & SDMMC_CARD_LOCKED) == SDMMC_CARD_LOCKED)
 8009112:	687b      	ldr	r3, [r7, #4]
 8009114:	681b      	ldr	r3, [r3, #0]
 8009116:	2100      	movs	r1, #0
 8009118:	4618      	mov	r0, r3
 800911a:	f001 ff38 	bl	800af8e <SDIO_GetResponse>
 800911e:	4603      	mov	r3, r0
 8009120:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8009124:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8009128:	d102      	bne.n	8009130 <SD_WideBus_Disable+0x2e>
  {
    return HAL_SD_ERROR_LOCK_UNLOCK_FAILED;
 800912a:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 800912e:	e02f      	b.n	8009190 <SD_WideBus_Disable+0x8e>
  }

  /* Get SCR Register */
  errorstate = SD_FindSCR(hsd, scr);
 8009130:	f107 030c 	add.w	r3, r7, #12
 8009134:	4619      	mov	r1, r3
 8009136:	6878      	ldr	r0, [r7, #4]
 8009138:	f000 f82e 	bl	8009198 <SD_FindSCR>
 800913c:	6178      	str	r0, [r7, #20]
  if(errorstate != HAL_SD_ERROR_NONE)
 800913e:	697b      	ldr	r3, [r7, #20]
 8009140:	2b00      	cmp	r3, #0
 8009142:	d001      	beq.n	8009148 <SD_WideBus_Disable+0x46>
  {
    return errorstate;
 8009144:	697b      	ldr	r3, [r7, #20]
 8009146:	e023      	b.n	8009190 <SD_WideBus_Disable+0x8e>
  }

  /* If requested card supports 1 bit mode operation */
  if((scr[1U] & SDMMC_SINGLE_BUS_SUPPORT) != SDMMC_ALLZERO)
 8009148:	693b      	ldr	r3, [r7, #16]
 800914a:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800914e:	2b00      	cmp	r3, #0
 8009150:	d01c      	beq.n	800918c <SD_WideBus_Disable+0x8a>
  {
    /* Send CMD55 APP_CMD with argument as card's RCA */
    errorstate = SDMMC_CmdAppCommand(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
 8009152:	687b      	ldr	r3, [r7, #4]
 8009154:	681a      	ldr	r2, [r3, #0]
 8009156:	687b      	ldr	r3, [r7, #4]
 8009158:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800915a:	041b      	lsls	r3, r3, #16
 800915c:	4619      	mov	r1, r3
 800915e:	4610      	mov	r0, r2
 8009160:	f002 f880 	bl	800b264 <SDMMC_CmdAppCommand>
 8009164:	6178      	str	r0, [r7, #20]
    if(errorstate != HAL_SD_ERROR_NONE)
 8009166:	697b      	ldr	r3, [r7, #20]
 8009168:	2b00      	cmp	r3, #0
 800916a:	d001      	beq.n	8009170 <SD_WideBus_Disable+0x6e>
    {
      return errorstate;
 800916c:	697b      	ldr	r3, [r7, #20]
 800916e:	e00f      	b.n	8009190 <SD_WideBus_Disable+0x8e>
    }

    /* Send ACMD6 APP_CMD with argument as 0 for single bus mode */
    errorstate = SDMMC_CmdBusWidth(hsd->Instance, 0U);
 8009170:	687b      	ldr	r3, [r7, #4]
 8009172:	681b      	ldr	r3, [r3, #0]
 8009174:	2100      	movs	r1, #0
 8009176:	4618      	mov	r0, r3
 8009178:	f002 f8b9 	bl	800b2ee <SDMMC_CmdBusWidth>
 800917c:	6178      	str	r0, [r7, #20]
    if(errorstate != HAL_SD_ERROR_NONE)
 800917e:	697b      	ldr	r3, [r7, #20]
 8009180:	2b00      	cmp	r3, #0
 8009182:	d001      	beq.n	8009188 <SD_WideBus_Disable+0x86>
    {
      return errorstate;
 8009184:	697b      	ldr	r3, [r7, #20]
 8009186:	e003      	b.n	8009190 <SD_WideBus_Disable+0x8e>
    }

    return HAL_SD_ERROR_NONE;
 8009188:	2300      	movs	r3, #0
 800918a:	e001      	b.n	8009190 <SD_WideBus_Disable+0x8e>
  }
  else
  {
    return HAL_SD_ERROR_REQUEST_NOT_APPLICABLE;
 800918c:	f04f 6380 	mov.w	r3, #67108864	@ 0x4000000
  }
}
 8009190:	4618      	mov	r0, r3
 8009192:	3718      	adds	r7, #24
 8009194:	46bd      	mov	sp, r7
 8009196:	bd80      	pop	{r7, pc}

08009198 <SD_FindSCR>:
  * @param  hsd: Pointer to SD handle
  * @param  pSCR: pointer to the buffer that will contain the SCR value
  * @retval error state
  */
static uint32_t SD_FindSCR(SD_HandleTypeDef *hsd, uint32_t *pSCR)
{
 8009198:	b590      	push	{r4, r7, lr}
 800919a:	b08f      	sub	sp, #60	@ 0x3c
 800919c:	af00      	add	r7, sp, #0
 800919e:	6078      	str	r0, [r7, #4]
 80091a0:	6039      	str	r1, [r7, #0]
  SDIO_DataInitTypeDef config;
  uint32_t errorstate;
  uint32_t tickstart = HAL_GetTick();
 80091a2:	f7fa fb27 	bl	80037f4 <HAL_GetTick>
 80091a6:	6338      	str	r0, [r7, #48]	@ 0x30
  uint32_t index = 0U;
 80091a8:	2300      	movs	r3, #0
 80091aa:	637b      	str	r3, [r7, #52]	@ 0x34
  uint32_t tempscr[2U] = {0U, 0U};
 80091ac:	2300      	movs	r3, #0
 80091ae:	60bb      	str	r3, [r7, #8]
 80091b0:	2300      	movs	r3, #0
 80091b2:	60fb      	str	r3, [r7, #12]
  uint32_t *scr = pSCR;
 80091b4:	683b      	ldr	r3, [r7, #0]
 80091b6:	62fb      	str	r3, [r7, #44]	@ 0x2c

  /* Set Block Size To 8 Bytes */
  errorstate = SDMMC_CmdBlockLength(hsd->Instance, 8U);
 80091b8:	687b      	ldr	r3, [r7, #4]
 80091ba:	681b      	ldr	r3, [r3, #0]
 80091bc:	2108      	movs	r1, #8
 80091be:	4618      	mov	r0, r3
 80091c0:	f001 ff24 	bl	800b00c <SDMMC_CmdBlockLength>
 80091c4:	62b8      	str	r0, [r7, #40]	@ 0x28
  if(errorstate != HAL_SD_ERROR_NONE)
 80091c6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80091c8:	2b00      	cmp	r3, #0
 80091ca:	d001      	beq.n	80091d0 <SD_FindSCR+0x38>
  {
    return errorstate;
 80091cc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80091ce:	e0b9      	b.n	8009344 <SD_FindSCR+0x1ac>
  }

  /* Send CMD55 APP_CMD with argument as card's RCA */
  errorstate = SDMMC_CmdAppCommand(hsd->Instance, (uint32_t)((hsd->SdCard.RelCardAdd) << 16U));
 80091d0:	687b      	ldr	r3, [r7, #4]
 80091d2:	681a      	ldr	r2, [r3, #0]
 80091d4:	687b      	ldr	r3, [r7, #4]
 80091d6:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80091d8:	041b      	lsls	r3, r3, #16
 80091da:	4619      	mov	r1, r3
 80091dc:	4610      	mov	r0, r2
 80091de:	f002 f841 	bl	800b264 <SDMMC_CmdAppCommand>
 80091e2:	62b8      	str	r0, [r7, #40]	@ 0x28
  if(errorstate != HAL_SD_ERROR_NONE)
 80091e4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80091e6:	2b00      	cmp	r3, #0
 80091e8:	d001      	beq.n	80091ee <SD_FindSCR+0x56>
  {
    return errorstate;
 80091ea:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80091ec:	e0aa      	b.n	8009344 <SD_FindSCR+0x1ac>
  }

  config.DataTimeOut   = SDMMC_DATATIMEOUT;
 80091ee:	f04f 33ff 	mov.w	r3, #4294967295
 80091f2:	613b      	str	r3, [r7, #16]
  config.DataLength    = 8U;
 80091f4:	2308      	movs	r3, #8
 80091f6:	617b      	str	r3, [r7, #20]
  config.DataBlockSize = SDIO_DATABLOCK_SIZE_8B;
 80091f8:	2330      	movs	r3, #48	@ 0x30
 80091fa:	61bb      	str	r3, [r7, #24]
  config.TransferDir   = SDIO_TRANSFER_DIR_TO_SDIO;
 80091fc:	2302      	movs	r3, #2
 80091fe:	61fb      	str	r3, [r7, #28]
  config.TransferMode  = SDIO_TRANSFER_MODE_BLOCK;
 8009200:	2300      	movs	r3, #0
 8009202:	623b      	str	r3, [r7, #32]
  config.DPSM          = SDIO_DPSM_ENABLE;
 8009204:	2301      	movs	r3, #1
 8009206:	627b      	str	r3, [r7, #36]	@ 0x24
  (void)SDIO_ConfigData(hsd->Instance, &config);
 8009208:	687b      	ldr	r3, [r7, #4]
 800920a:	681b      	ldr	r3, [r3, #0]
 800920c:	f107 0210 	add.w	r2, r7, #16
 8009210:	4611      	mov	r1, r2
 8009212:	4618      	mov	r0, r3
 8009214:	f001 fece 	bl	800afb4 <SDIO_ConfigData>

  /* Send ACMD51 SD_APP_SEND_SCR with argument as 0 */
  errorstate = SDMMC_CmdSendSCR(hsd->Instance);
 8009218:	687b      	ldr	r3, [r7, #4]
 800921a:	681b      	ldr	r3, [r3, #0]
 800921c:	4618      	mov	r0, r3
 800921e:	f002 f888 	bl	800b332 <SDMMC_CmdSendSCR>
 8009222:	62b8      	str	r0, [r7, #40]	@ 0x28
  if(errorstate != HAL_SD_ERROR_NONE)
 8009224:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009226:	2b00      	cmp	r3, #0
 8009228:	d02a      	beq.n	8009280 <SD_FindSCR+0xe8>
  {
    return errorstate;
 800922a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800922c:	e08a      	b.n	8009344 <SD_FindSCR+0x1ac>
  }

  while(!__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXOVERR | SDIO_FLAG_DCRCFAIL | SDIO_FLAG_DTIMEOUT))
  {
    if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXDAVL))
 800922e:	687b      	ldr	r3, [r7, #4]
 8009230:	681b      	ldr	r3, [r3, #0]
 8009232:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8009234:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8009238:	2b00      	cmp	r3, #0
 800923a:	d00f      	beq.n	800925c <SD_FindSCR+0xc4>
    {
      *(tempscr + index) = SDIO_ReadFIFO(hsd->Instance);
 800923c:	687b      	ldr	r3, [r7, #4]
 800923e:	6819      	ldr	r1, [r3, #0]
 8009240:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009242:	009b      	lsls	r3, r3, #2
 8009244:	f107 0208 	add.w	r2, r7, #8
 8009248:	18d4      	adds	r4, r2, r3
 800924a:	4608      	mov	r0, r1
 800924c:	f001 fe3f 	bl	800aece <SDIO_ReadFIFO>
 8009250:	4603      	mov	r3, r0
 8009252:	6023      	str	r3, [r4, #0]
      index++;
 8009254:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009256:	3301      	adds	r3, #1
 8009258:	637b      	str	r3, [r7, #52]	@ 0x34
 800925a:	e006      	b.n	800926a <SD_FindSCR+0xd2>
    }
    else if(!__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXACT))
 800925c:	687b      	ldr	r3, [r7, #4]
 800925e:	681b      	ldr	r3, [r3, #0]
 8009260:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8009262:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8009266:	2b00      	cmp	r3, #0
 8009268:	d012      	beq.n	8009290 <SD_FindSCR+0xf8>
    {
      break;
    }

    if((HAL_GetTick() - tickstart) >=  SDMMC_SWDATATIMEOUT)
 800926a:	f7fa fac3 	bl	80037f4 <HAL_GetTick>
 800926e:	4602      	mov	r2, r0
 8009270:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009272:	1ad3      	subs	r3, r2, r3
 8009274:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009278:	d102      	bne.n	8009280 <SD_FindSCR+0xe8>
    {
      return HAL_SD_ERROR_TIMEOUT;
 800927a:	f04f 4300 	mov.w	r3, #2147483648	@ 0x80000000
 800927e:	e061      	b.n	8009344 <SD_FindSCR+0x1ac>
  while(!__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXOVERR | SDIO_FLAG_DCRCFAIL | SDIO_FLAG_DTIMEOUT))
 8009280:	687b      	ldr	r3, [r7, #4]
 8009282:	681b      	ldr	r3, [r3, #0]
 8009284:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8009286:	f003 032a 	and.w	r3, r3, #42	@ 0x2a
 800928a:	2b00      	cmp	r3, #0
 800928c:	d0cf      	beq.n	800922e <SD_FindSCR+0x96>
 800928e:	e000      	b.n	8009292 <SD_FindSCR+0xfa>
      break;
 8009290:	bf00      	nop
    }
  }

#if defined(SDIO_STA_STBITERR)
  if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_DTIMEOUT) || (__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_STBITERR)))
 8009292:	687b      	ldr	r3, [r7, #4]
 8009294:	681b      	ldr	r3, [r3, #0]
 8009296:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8009298:	f003 0308 	and.w	r3, r3, #8
 800929c:	2b00      	cmp	r3, #0
 800929e:	d106      	bne.n	80092ae <SD_FindSCR+0x116>
 80092a0:	687b      	ldr	r3, [r7, #4]
 80092a2:	681b      	ldr	r3, [r3, #0]
 80092a4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80092a6:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80092aa:	2b00      	cmp	r3, #0
 80092ac:	d005      	beq.n	80092ba <SD_FindSCR+0x122>
#else /* SDIO_STA_STBITERR not defined */
  if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_DTIMEOUT))
#endif /* SDIO_STA_STBITERR */
  {
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_FLAG_DTIMEOUT);
 80092ae:	687b      	ldr	r3, [r7, #4]
 80092b0:	681b      	ldr	r3, [r3, #0]
 80092b2:	2208      	movs	r2, #8
 80092b4:	639a      	str	r2, [r3, #56]	@ 0x38

    return HAL_SD_ERROR_DATA_TIMEOUT;
 80092b6:	2308      	movs	r3, #8
 80092b8:	e044      	b.n	8009344 <SD_FindSCR+0x1ac>
  }
  else if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_DCRCFAIL))
 80092ba:	687b      	ldr	r3, [r7, #4]
 80092bc:	681b      	ldr	r3, [r3, #0]
 80092be:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80092c0:	f003 0302 	and.w	r3, r3, #2
 80092c4:	2b00      	cmp	r3, #0
 80092c6:	d005      	beq.n	80092d4 <SD_FindSCR+0x13c>
  {
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_FLAG_DCRCFAIL);
 80092c8:	687b      	ldr	r3, [r7, #4]
 80092ca:	681b      	ldr	r3, [r3, #0]
 80092cc:	2202      	movs	r2, #2
 80092ce:	639a      	str	r2, [r3, #56]	@ 0x38

    return HAL_SD_ERROR_DATA_CRC_FAIL;
 80092d0:	2302      	movs	r3, #2
 80092d2:	e037      	b.n	8009344 <SD_FindSCR+0x1ac>
  }
  else if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXOVERR))
 80092d4:	687b      	ldr	r3, [r7, #4]
 80092d6:	681b      	ldr	r3, [r3, #0]
 80092d8:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80092da:	f003 0320 	and.w	r3, r3, #32
 80092de:	2b00      	cmp	r3, #0
 80092e0:	d005      	beq.n	80092ee <SD_FindSCR+0x156>
  {
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_FLAG_RXOVERR);
 80092e2:	687b      	ldr	r3, [r7, #4]
 80092e4:	681b      	ldr	r3, [r3, #0]
 80092e6:	2220      	movs	r2, #32
 80092e8:	639a      	str	r2, [r3, #56]	@ 0x38

    return HAL_SD_ERROR_RX_OVERRUN;
 80092ea:	2320      	movs	r3, #32
 80092ec:	e02a      	b.n	8009344 <SD_FindSCR+0x1ac>
  }
  else
  {
    /* No error flag set */
    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_DATA_FLAGS);
 80092ee:	687b      	ldr	r3, [r7, #4]
 80092f0:	681b      	ldr	r3, [r3, #0]
 80092f2:	f240 523a 	movw	r2, #1338	@ 0x53a
 80092f6:	639a      	str	r2, [r3, #56]	@ 0x38

    *scr = (((tempscr[1] & SDMMC_0TO7BITS) << 24)  | ((tempscr[1] & SDMMC_8TO15BITS) << 8) |\
 80092f8:	68fb      	ldr	r3, [r7, #12]
 80092fa:	061a      	lsls	r2, r3, #24
 80092fc:	68fb      	ldr	r3, [r7, #12]
 80092fe:	021b      	lsls	r3, r3, #8
 8009300:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
 8009304:	431a      	orrs	r2, r3
            ((tempscr[1] & SDMMC_16TO23BITS) >> 8) | ((tempscr[1] & SDMMC_24TO31BITS) >> 24));
 8009306:	68fb      	ldr	r3, [r7, #12]
 8009308:	0a1b      	lsrs	r3, r3, #8
 800930a:	f403 437f 	and.w	r3, r3, #65280	@ 0xff00
    *scr = (((tempscr[1] & SDMMC_0TO7BITS) << 24)  | ((tempscr[1] & SDMMC_8TO15BITS) << 8) |\
 800930e:	431a      	orrs	r2, r3
            ((tempscr[1] & SDMMC_16TO23BITS) >> 8) | ((tempscr[1] & SDMMC_24TO31BITS) >> 24));
 8009310:	68fb      	ldr	r3, [r7, #12]
 8009312:	0e1b      	lsrs	r3, r3, #24
 8009314:	431a      	orrs	r2, r3
    *scr = (((tempscr[1] & SDMMC_0TO7BITS) << 24)  | ((tempscr[1] & SDMMC_8TO15BITS) << 8) |\
 8009316:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009318:	601a      	str	r2, [r3, #0]
    scr++;
 800931a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800931c:	3304      	adds	r3, #4
 800931e:	62fb      	str	r3, [r7, #44]	@ 0x2c
    *scr = (((tempscr[0] & SDMMC_0TO7BITS) << 24)  | ((tempscr[0] & SDMMC_8TO15BITS) << 8) |\
 8009320:	68bb      	ldr	r3, [r7, #8]
 8009322:	061a      	lsls	r2, r3, #24
 8009324:	68bb      	ldr	r3, [r7, #8]
 8009326:	021b      	lsls	r3, r3, #8
 8009328:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
 800932c:	431a      	orrs	r2, r3
            ((tempscr[0] & SDMMC_16TO23BITS) >> 8) | ((tempscr[0] & SDMMC_24TO31BITS) >> 24));
 800932e:	68bb      	ldr	r3, [r7, #8]
 8009330:	0a1b      	lsrs	r3, r3, #8
 8009332:	f403 437f 	and.w	r3, r3, #65280	@ 0xff00
    *scr = (((tempscr[0] & SDMMC_0TO7BITS) << 24)  | ((tempscr[0] & SDMMC_8TO15BITS) << 8) |\
 8009336:	431a      	orrs	r2, r3
            ((tempscr[0] & SDMMC_16TO23BITS) >> 8) | ((tempscr[0] & SDMMC_24TO31BITS) >> 24));
 8009338:	68bb      	ldr	r3, [r7, #8]
 800933a:	0e1b      	lsrs	r3, r3, #24
 800933c:	431a      	orrs	r2, r3
    *scr = (((tempscr[0] & SDMMC_0TO7BITS) << 24)  | ((tempscr[0] & SDMMC_8TO15BITS) << 8) |\
 800933e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009340:	601a      	str	r2, [r3, #0]

  }

  return HAL_SD_ERROR_NONE;
 8009342:	2300      	movs	r3, #0
}
 8009344:	4618      	mov	r0, r3
 8009346:	373c      	adds	r7, #60	@ 0x3c
 8009348:	46bd      	mov	sp, r7
 800934a:	bd90      	pop	{r4, r7, pc}

0800934c <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 800934c:	b580      	push	{r7, lr}
 800934e:	b082      	sub	sp, #8
 8009350:	af00      	add	r7, sp, #0
 8009352:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8009354:	687b      	ldr	r3, [r7, #4]
 8009356:	2b00      	cmp	r3, #0
 8009358:	d101      	bne.n	800935e <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 800935a:	2301      	movs	r3, #1
 800935c:	e07b      	b.n	8009456 <HAL_SPI_Init+0x10a>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 800935e:	687b      	ldr	r3, [r7, #4]
 8009360:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009362:	2b00      	cmp	r3, #0
 8009364:	d108      	bne.n	8009378 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8009366:	687b      	ldr	r3, [r7, #4]
 8009368:	685b      	ldr	r3, [r3, #4]
 800936a:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800936e:	d009      	beq.n	8009384 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8009370:	687b      	ldr	r3, [r7, #4]
 8009372:	2200      	movs	r2, #0
 8009374:	61da      	str	r2, [r3, #28]
 8009376:	e005      	b.n	8009384 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8009378:	687b      	ldr	r3, [r7, #4]
 800937a:	2200      	movs	r2, #0
 800937c:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 800937e:	687b      	ldr	r3, [r7, #4]
 8009380:	2200      	movs	r2, #0
 8009382:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8009384:	687b      	ldr	r3, [r7, #4]
 8009386:	2200      	movs	r2, #0
 8009388:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 800938a:	687b      	ldr	r3, [r7, #4]
 800938c:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8009390:	b2db      	uxtb	r3, r3
 8009392:	2b00      	cmp	r3, #0
 8009394:	d106      	bne.n	80093a4 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8009396:	687b      	ldr	r3, [r7, #4]
 8009398:	2200      	movs	r2, #0
 800939a:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 800939e:	6878      	ldr	r0, [r7, #4]
 80093a0:	f7f9 ff58 	bl	8003254 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 80093a4:	687b      	ldr	r3, [r7, #4]
 80093a6:	2202      	movs	r2, #2
 80093a8:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 80093ac:	687b      	ldr	r3, [r7, #4]
 80093ae:	681b      	ldr	r3, [r3, #0]
 80093b0:	681a      	ldr	r2, [r3, #0]
 80093b2:	687b      	ldr	r3, [r7, #4]
 80093b4:	681b      	ldr	r3, [r3, #0]
 80093b6:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80093ba:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 80093bc:	687b      	ldr	r3, [r7, #4]
 80093be:	685b      	ldr	r3, [r3, #4]
 80093c0:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 80093c4:	687b      	ldr	r3, [r7, #4]
 80093c6:	689b      	ldr	r3, [r3, #8]
 80093c8:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 80093cc:	431a      	orrs	r2, r3
 80093ce:	687b      	ldr	r3, [r7, #4]
 80093d0:	68db      	ldr	r3, [r3, #12]
 80093d2:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80093d6:	431a      	orrs	r2, r3
 80093d8:	687b      	ldr	r3, [r7, #4]
 80093da:	691b      	ldr	r3, [r3, #16]
 80093dc:	f003 0302 	and.w	r3, r3, #2
 80093e0:	431a      	orrs	r2, r3
 80093e2:	687b      	ldr	r3, [r7, #4]
 80093e4:	695b      	ldr	r3, [r3, #20]
 80093e6:	f003 0301 	and.w	r3, r3, #1
 80093ea:	431a      	orrs	r2, r3
 80093ec:	687b      	ldr	r3, [r7, #4]
 80093ee:	699b      	ldr	r3, [r3, #24]
 80093f0:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80093f4:	431a      	orrs	r2, r3
 80093f6:	687b      	ldr	r3, [r7, #4]
 80093f8:	69db      	ldr	r3, [r3, #28]
 80093fa:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 80093fe:	431a      	orrs	r2, r3
 8009400:	687b      	ldr	r3, [r7, #4]
 8009402:	6a1b      	ldr	r3, [r3, #32]
 8009404:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8009408:	ea42 0103 	orr.w	r1, r2, r3
 800940c:	687b      	ldr	r3, [r7, #4]
 800940e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009410:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 8009414:	687b      	ldr	r3, [r7, #4]
 8009416:	681b      	ldr	r3, [r3, #0]
 8009418:	430a      	orrs	r2, r1
 800941a:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 800941c:	687b      	ldr	r3, [r7, #4]
 800941e:	699b      	ldr	r3, [r3, #24]
 8009420:	0c1b      	lsrs	r3, r3, #16
 8009422:	f003 0104 	and.w	r1, r3, #4
 8009426:	687b      	ldr	r3, [r7, #4]
 8009428:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800942a:	f003 0210 	and.w	r2, r3, #16
 800942e:	687b      	ldr	r3, [r7, #4]
 8009430:	681b      	ldr	r3, [r3, #0]
 8009432:	430a      	orrs	r2, r1
 8009434:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8009436:	687b      	ldr	r3, [r7, #4]
 8009438:	681b      	ldr	r3, [r3, #0]
 800943a:	69da      	ldr	r2, [r3, #28]
 800943c:	687b      	ldr	r3, [r7, #4]
 800943e:	681b      	ldr	r3, [r3, #0]
 8009440:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8009444:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8009446:	687b      	ldr	r3, [r7, #4]
 8009448:	2200      	movs	r2, #0
 800944a:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 800944c:	687b      	ldr	r3, [r7, #4]
 800944e:	2201      	movs	r2, #1
 8009450:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  return HAL_OK;
 8009454:	2300      	movs	r3, #0
}
 8009456:	4618      	mov	r0, r3
 8009458:	3708      	adds	r7, #8
 800945a:	46bd      	mov	sp, r7
 800945c:	bd80      	pop	{r7, pc}

0800945e <HAL_SPI_Transmit>:
  * @param  Size amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration in ms
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800945e:	b580      	push	{r7, lr}
 8009460:	b088      	sub	sp, #32
 8009462:	af00      	add	r7, sp, #0
 8009464:	60f8      	str	r0, [r7, #12]
 8009466:	60b9      	str	r1, [r7, #8]
 8009468:	603b      	str	r3, [r7, #0]
 800946a:	4613      	mov	r3, r2
 800946c:	80fb      	strh	r3, [r7, #6]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800946e:	f7fa f9c1 	bl	80037f4 <HAL_GetTick>
 8009472:	61f8      	str	r0, [r7, #28]
  initial_TxXferCount = Size;
 8009474:	88fb      	ldrh	r3, [r7, #6]
 8009476:	837b      	strh	r3, [r7, #26]

  if (hspi->State != HAL_SPI_STATE_READY)
 8009478:	68fb      	ldr	r3, [r7, #12]
 800947a:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 800947e:	b2db      	uxtb	r3, r3
 8009480:	2b01      	cmp	r3, #1
 8009482:	d001      	beq.n	8009488 <HAL_SPI_Transmit+0x2a>
  {
    return HAL_BUSY;
 8009484:	2302      	movs	r3, #2
 8009486:	e12a      	b.n	80096de <HAL_SPI_Transmit+0x280>
  }

  if ((pData == NULL) || (Size == 0U))
 8009488:	68bb      	ldr	r3, [r7, #8]
 800948a:	2b00      	cmp	r3, #0
 800948c:	d002      	beq.n	8009494 <HAL_SPI_Transmit+0x36>
 800948e:	88fb      	ldrh	r3, [r7, #6]
 8009490:	2b00      	cmp	r3, #0
 8009492:	d101      	bne.n	8009498 <HAL_SPI_Transmit+0x3a>
  {
    return HAL_ERROR;
 8009494:	2301      	movs	r3, #1
 8009496:	e122      	b.n	80096de <HAL_SPI_Transmit+0x280>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8009498:	68fb      	ldr	r3, [r7, #12]
 800949a:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 800949e:	2b01      	cmp	r3, #1
 80094a0:	d101      	bne.n	80094a6 <HAL_SPI_Transmit+0x48>
 80094a2:	2302      	movs	r3, #2
 80094a4:	e11b      	b.n	80096de <HAL_SPI_Transmit+0x280>
 80094a6:	68fb      	ldr	r3, [r7, #12]
 80094a8:	2201      	movs	r2, #1
 80094aa:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 80094ae:	68fb      	ldr	r3, [r7, #12]
 80094b0:	2203      	movs	r2, #3
 80094b2:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 80094b6:	68fb      	ldr	r3, [r7, #12]
 80094b8:	2200      	movs	r2, #0
 80094ba:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pTxBuffPtr  = (const uint8_t *)pData;
 80094bc:	68fb      	ldr	r3, [r7, #12]
 80094be:	68ba      	ldr	r2, [r7, #8]
 80094c0:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferSize  = Size;
 80094c2:	68fb      	ldr	r3, [r7, #12]
 80094c4:	88fa      	ldrh	r2, [r7, #6]
 80094c6:	869a      	strh	r2, [r3, #52]	@ 0x34
  hspi->TxXferCount = Size;
 80094c8:	68fb      	ldr	r3, [r7, #12]
 80094ca:	88fa      	ldrh	r2, [r7, #6]
 80094cc:	86da      	strh	r2, [r3, #54]	@ 0x36

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 80094ce:	68fb      	ldr	r3, [r7, #12]
 80094d0:	2200      	movs	r2, #0
 80094d2:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferSize  = 0U;
 80094d4:	68fb      	ldr	r3, [r7, #12]
 80094d6:	2200      	movs	r2, #0
 80094d8:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->RxXferCount = 0U;
 80094da:	68fb      	ldr	r3, [r7, #12]
 80094dc:	2200      	movs	r2, #0
 80094de:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->TxISR       = NULL;
 80094e0:	68fb      	ldr	r3, [r7, #12]
 80094e2:	2200      	movs	r2, #0
 80094e4:	645a      	str	r2, [r3, #68]	@ 0x44
  hspi->RxISR       = NULL;
 80094e6:	68fb      	ldr	r3, [r7, #12]
 80094e8:	2200      	movs	r2, #0
 80094ea:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80094ec:	68fb      	ldr	r3, [r7, #12]
 80094ee:	689b      	ldr	r3, [r3, #8]
 80094f0:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80094f4:	d10f      	bne.n	8009516 <HAL_SPI_Transmit+0xb8>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 80094f6:	68fb      	ldr	r3, [r7, #12]
 80094f8:	681b      	ldr	r3, [r3, #0]
 80094fa:	681a      	ldr	r2, [r3, #0]
 80094fc:	68fb      	ldr	r3, [r7, #12]
 80094fe:	681b      	ldr	r3, [r3, #0]
 8009500:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8009504:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 8009506:	68fb      	ldr	r3, [r7, #12]
 8009508:	681b      	ldr	r3, [r3, #0]
 800950a:	681a      	ldr	r2, [r3, #0]
 800950c:	68fb      	ldr	r3, [r7, #12]
 800950e:	681b      	ldr	r3, [r3, #0]
 8009510:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8009514:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8009516:	68fb      	ldr	r3, [r7, #12]
 8009518:	681b      	ldr	r3, [r3, #0]
 800951a:	681b      	ldr	r3, [r3, #0]
 800951c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8009520:	2b40      	cmp	r3, #64	@ 0x40
 8009522:	d007      	beq.n	8009534 <HAL_SPI_Transmit+0xd6>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8009524:	68fb      	ldr	r3, [r7, #12]
 8009526:	681b      	ldr	r3, [r3, #0]
 8009528:	681a      	ldr	r2, [r3, #0]
 800952a:	68fb      	ldr	r3, [r7, #12]
 800952c:	681b      	ldr	r3, [r3, #0]
 800952e:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8009532:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8009534:	68fb      	ldr	r3, [r7, #12]
 8009536:	68db      	ldr	r3, [r3, #12]
 8009538:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800953c:	d152      	bne.n	80095e4 <HAL_SPI_Transmit+0x186>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800953e:	68fb      	ldr	r3, [r7, #12]
 8009540:	685b      	ldr	r3, [r3, #4]
 8009542:	2b00      	cmp	r3, #0
 8009544:	d002      	beq.n	800954c <HAL_SPI_Transmit+0xee>
 8009546:	8b7b      	ldrh	r3, [r7, #26]
 8009548:	2b01      	cmp	r3, #1
 800954a:	d145      	bne.n	80095d8 <HAL_SPI_Transmit+0x17a>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 800954c:	68fb      	ldr	r3, [r7, #12]
 800954e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8009550:	881a      	ldrh	r2, [r3, #0]
 8009552:	68fb      	ldr	r3, [r7, #12]
 8009554:	681b      	ldr	r3, [r3, #0]
 8009556:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8009558:	68fb      	ldr	r3, [r7, #12]
 800955a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800955c:	1c9a      	adds	r2, r3, #2
 800955e:	68fb      	ldr	r3, [r7, #12]
 8009560:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 8009562:	68fb      	ldr	r3, [r7, #12]
 8009564:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8009566:	b29b      	uxth	r3, r3
 8009568:	3b01      	subs	r3, #1
 800956a:	b29a      	uxth	r2, r3
 800956c:	68fb      	ldr	r3, [r7, #12]
 800956e:	86da      	strh	r2, [r3, #54]	@ 0x36
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 8009570:	e032      	b.n	80095d8 <HAL_SPI_Transmit+0x17a>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8009572:	68fb      	ldr	r3, [r7, #12]
 8009574:	681b      	ldr	r3, [r3, #0]
 8009576:	689b      	ldr	r3, [r3, #8]
 8009578:	f003 0302 	and.w	r3, r3, #2
 800957c:	2b02      	cmp	r3, #2
 800957e:	d112      	bne.n	80095a6 <HAL_SPI_Transmit+0x148>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8009580:	68fb      	ldr	r3, [r7, #12]
 8009582:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8009584:	881a      	ldrh	r2, [r3, #0]
 8009586:	68fb      	ldr	r3, [r7, #12]
 8009588:	681b      	ldr	r3, [r3, #0]
 800958a:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 800958c:	68fb      	ldr	r3, [r7, #12]
 800958e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8009590:	1c9a      	adds	r2, r3, #2
 8009592:	68fb      	ldr	r3, [r7, #12]
 8009594:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 8009596:	68fb      	ldr	r3, [r7, #12]
 8009598:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800959a:	b29b      	uxth	r3, r3
 800959c:	3b01      	subs	r3, #1
 800959e:	b29a      	uxth	r2, r3
 80095a0:	68fb      	ldr	r3, [r7, #12]
 80095a2:	86da      	strh	r2, [r3, #54]	@ 0x36
 80095a4:	e018      	b.n	80095d8 <HAL_SPI_Transmit+0x17a>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80095a6:	f7fa f925 	bl	80037f4 <HAL_GetTick>
 80095aa:	4602      	mov	r2, r0
 80095ac:	69fb      	ldr	r3, [r7, #28]
 80095ae:	1ad3      	subs	r3, r2, r3
 80095b0:	683a      	ldr	r2, [r7, #0]
 80095b2:	429a      	cmp	r2, r3
 80095b4:	d803      	bhi.n	80095be <HAL_SPI_Transmit+0x160>
 80095b6:	683b      	ldr	r3, [r7, #0]
 80095b8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80095bc:	d102      	bne.n	80095c4 <HAL_SPI_Transmit+0x166>
 80095be:	683b      	ldr	r3, [r7, #0]
 80095c0:	2b00      	cmp	r3, #0
 80095c2:	d109      	bne.n	80095d8 <HAL_SPI_Transmit+0x17a>
        {
          hspi->State = HAL_SPI_STATE_READY;
 80095c4:	68fb      	ldr	r3, [r7, #12]
 80095c6:	2201      	movs	r2, #1
 80095c8:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 80095cc:	68fb      	ldr	r3, [r7, #12]
 80095ce:	2200      	movs	r2, #0
 80095d0:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 80095d4:	2303      	movs	r3, #3
 80095d6:	e082      	b.n	80096de <HAL_SPI_Transmit+0x280>
    while (hspi->TxXferCount > 0U)
 80095d8:	68fb      	ldr	r3, [r7, #12]
 80095da:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80095dc:	b29b      	uxth	r3, r3
 80095de:	2b00      	cmp	r3, #0
 80095e0:	d1c7      	bne.n	8009572 <HAL_SPI_Transmit+0x114>
 80095e2:	e053      	b.n	800968c <HAL_SPI_Transmit+0x22e>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80095e4:	68fb      	ldr	r3, [r7, #12]
 80095e6:	685b      	ldr	r3, [r3, #4]
 80095e8:	2b00      	cmp	r3, #0
 80095ea:	d002      	beq.n	80095f2 <HAL_SPI_Transmit+0x194>
 80095ec:	8b7b      	ldrh	r3, [r7, #26]
 80095ee:	2b01      	cmp	r3, #1
 80095f0:	d147      	bne.n	8009682 <HAL_SPI_Transmit+0x224>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 80095f2:	68fb      	ldr	r3, [r7, #12]
 80095f4:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80095f6:	68fb      	ldr	r3, [r7, #12]
 80095f8:	681b      	ldr	r3, [r3, #0]
 80095fa:	330c      	adds	r3, #12
 80095fc:	7812      	ldrb	r2, [r2, #0]
 80095fe:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8009600:	68fb      	ldr	r3, [r7, #12]
 8009602:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8009604:	1c5a      	adds	r2, r3, #1
 8009606:	68fb      	ldr	r3, [r7, #12]
 8009608:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 800960a:	68fb      	ldr	r3, [r7, #12]
 800960c:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800960e:	b29b      	uxth	r3, r3
 8009610:	3b01      	subs	r3, #1
 8009612:	b29a      	uxth	r2, r3
 8009614:	68fb      	ldr	r3, [r7, #12]
 8009616:	86da      	strh	r2, [r3, #54]	@ 0x36
    }
    while (hspi->TxXferCount > 0U)
 8009618:	e033      	b.n	8009682 <HAL_SPI_Transmit+0x224>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 800961a:	68fb      	ldr	r3, [r7, #12]
 800961c:	681b      	ldr	r3, [r3, #0]
 800961e:	689b      	ldr	r3, [r3, #8]
 8009620:	f003 0302 	and.w	r3, r3, #2
 8009624:	2b02      	cmp	r3, #2
 8009626:	d113      	bne.n	8009650 <HAL_SPI_Transmit+0x1f2>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 8009628:	68fb      	ldr	r3, [r7, #12]
 800962a:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800962c:	68fb      	ldr	r3, [r7, #12]
 800962e:	681b      	ldr	r3, [r3, #0]
 8009630:	330c      	adds	r3, #12
 8009632:	7812      	ldrb	r2, [r2, #0]
 8009634:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 8009636:	68fb      	ldr	r3, [r7, #12]
 8009638:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800963a:	1c5a      	adds	r2, r3, #1
 800963c:	68fb      	ldr	r3, [r7, #12]
 800963e:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 8009640:	68fb      	ldr	r3, [r7, #12]
 8009642:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8009644:	b29b      	uxth	r3, r3
 8009646:	3b01      	subs	r3, #1
 8009648:	b29a      	uxth	r2, r3
 800964a:	68fb      	ldr	r3, [r7, #12]
 800964c:	86da      	strh	r2, [r3, #54]	@ 0x36
 800964e:	e018      	b.n	8009682 <HAL_SPI_Transmit+0x224>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8009650:	f7fa f8d0 	bl	80037f4 <HAL_GetTick>
 8009654:	4602      	mov	r2, r0
 8009656:	69fb      	ldr	r3, [r7, #28]
 8009658:	1ad3      	subs	r3, r2, r3
 800965a:	683a      	ldr	r2, [r7, #0]
 800965c:	429a      	cmp	r2, r3
 800965e:	d803      	bhi.n	8009668 <HAL_SPI_Transmit+0x20a>
 8009660:	683b      	ldr	r3, [r7, #0]
 8009662:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009666:	d102      	bne.n	800966e <HAL_SPI_Transmit+0x210>
 8009668:	683b      	ldr	r3, [r7, #0]
 800966a:	2b00      	cmp	r3, #0
 800966c:	d109      	bne.n	8009682 <HAL_SPI_Transmit+0x224>
        {
          hspi->State = HAL_SPI_STATE_READY;
 800966e:	68fb      	ldr	r3, [r7, #12]
 8009670:	2201      	movs	r2, #1
 8009672:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 8009676:	68fb      	ldr	r3, [r7, #12]
 8009678:	2200      	movs	r2, #0
 800967a:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 800967e:	2303      	movs	r3, #3
 8009680:	e02d      	b.n	80096de <HAL_SPI_Transmit+0x280>
    while (hspi->TxXferCount > 0U)
 8009682:	68fb      	ldr	r3, [r7, #12]
 8009684:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8009686:	b29b      	uxth	r3, r3
 8009688:	2b00      	cmp	r3, #0
 800968a:	d1c6      	bne.n	800961a <HAL_SPI_Transmit+0x1bc>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 800968c:	69fa      	ldr	r2, [r7, #28]
 800968e:	6839      	ldr	r1, [r7, #0]
 8009690:	68f8      	ldr	r0, [r7, #12]
 8009692:	f000 f9cf 	bl	8009a34 <SPI_EndRxTxTransaction>
 8009696:	4603      	mov	r3, r0
 8009698:	2b00      	cmp	r3, #0
 800969a:	d002      	beq.n	80096a2 <HAL_SPI_Transmit+0x244>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 800969c:	68fb      	ldr	r3, [r7, #12]
 800969e:	2220      	movs	r2, #32
 80096a0:	655a      	str	r2, [r3, #84]	@ 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 80096a2:	68fb      	ldr	r3, [r7, #12]
 80096a4:	689b      	ldr	r3, [r3, #8]
 80096a6:	2b00      	cmp	r3, #0
 80096a8:	d10a      	bne.n	80096c0 <HAL_SPI_Transmit+0x262>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 80096aa:	2300      	movs	r3, #0
 80096ac:	617b      	str	r3, [r7, #20]
 80096ae:	68fb      	ldr	r3, [r7, #12]
 80096b0:	681b      	ldr	r3, [r3, #0]
 80096b2:	68db      	ldr	r3, [r3, #12]
 80096b4:	617b      	str	r3, [r7, #20]
 80096b6:	68fb      	ldr	r3, [r7, #12]
 80096b8:	681b      	ldr	r3, [r3, #0]
 80096ba:	689b      	ldr	r3, [r3, #8]
 80096bc:	617b      	str	r3, [r7, #20]
 80096be:	697b      	ldr	r3, [r7, #20]
  }

  hspi->State = HAL_SPI_STATE_READY;
 80096c0:	68fb      	ldr	r3, [r7, #12]
 80096c2:	2201      	movs	r2, #1
 80096c4:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 80096c8:	68fb      	ldr	r3, [r7, #12]
 80096ca:	2200      	movs	r2, #0
 80096cc:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 80096d0:	68fb      	ldr	r3, [r7, #12]
 80096d2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80096d4:	2b00      	cmp	r3, #0
 80096d6:	d001      	beq.n	80096dc <HAL_SPI_Transmit+0x27e>
  {
    return HAL_ERROR;
 80096d8:	2301      	movs	r3, #1
 80096da:	e000      	b.n	80096de <HAL_SPI_Transmit+0x280>
  }
  else
  {
    return HAL_OK;
 80096dc:	2300      	movs	r3, #0
  }
}
 80096de:	4618      	mov	r0, r3
 80096e0:	3720      	adds	r7, #32
 80096e2:	46bd      	mov	sp, r7
 80096e4:	bd80      	pop	{r7, pc}
	...

080096e8 <HAL_SPI_IRQHandler>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for the specified SPI module.
  * @retval None
  */
void HAL_SPI_IRQHandler(SPI_HandleTypeDef *hspi)
{
 80096e8:	b580      	push	{r7, lr}
 80096ea:	b088      	sub	sp, #32
 80096ec:	af00      	add	r7, sp, #0
 80096ee:	6078      	str	r0, [r7, #4]
  uint32_t itsource = hspi->Instance->CR2;
 80096f0:	687b      	ldr	r3, [r7, #4]
 80096f2:	681b      	ldr	r3, [r3, #0]
 80096f4:	685b      	ldr	r3, [r3, #4]
 80096f6:	61fb      	str	r3, [r7, #28]
  uint32_t itflag   = hspi->Instance->SR;
 80096f8:	687b      	ldr	r3, [r7, #4]
 80096fa:	681b      	ldr	r3, [r3, #0]
 80096fc:	689b      	ldr	r3, [r3, #8]
 80096fe:	61bb      	str	r3, [r7, #24]

  /* SPI in mode Receiver ----------------------------------------------------*/
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) == RESET) &&
 8009700:	69bb      	ldr	r3, [r7, #24]
 8009702:	099b      	lsrs	r3, r3, #6
 8009704:	f003 0301 	and.w	r3, r3, #1
 8009708:	2b00      	cmp	r3, #0
 800970a:	d10f      	bne.n	800972c <HAL_SPI_IRQHandler+0x44>
      (SPI_CHECK_FLAG(itflag, SPI_FLAG_RXNE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_RXNE) != RESET))
 800970c:	69bb      	ldr	r3, [r7, #24]
 800970e:	f003 0301 	and.w	r3, r3, #1
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) == RESET) &&
 8009712:	2b00      	cmp	r3, #0
 8009714:	d00a      	beq.n	800972c <HAL_SPI_IRQHandler+0x44>
      (SPI_CHECK_FLAG(itflag, SPI_FLAG_RXNE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_RXNE) != RESET))
 8009716:	69fb      	ldr	r3, [r7, #28]
 8009718:	099b      	lsrs	r3, r3, #6
 800971a:	f003 0301 	and.w	r3, r3, #1
 800971e:	2b00      	cmp	r3, #0
 8009720:	d004      	beq.n	800972c <HAL_SPI_IRQHandler+0x44>
  {
    hspi->RxISR(hspi);
 8009722:	687b      	ldr	r3, [r7, #4]
 8009724:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009726:	6878      	ldr	r0, [r7, #4]
 8009728:	4798      	blx	r3
    return;
 800972a:	e0d7      	b.n	80098dc <HAL_SPI_IRQHandler+0x1f4>
  }

  /* SPI in mode Transmitter -------------------------------------------------*/
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_TXE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_TXE) != RESET))
 800972c:	69bb      	ldr	r3, [r7, #24]
 800972e:	085b      	lsrs	r3, r3, #1
 8009730:	f003 0301 	and.w	r3, r3, #1
 8009734:	2b00      	cmp	r3, #0
 8009736:	d00a      	beq.n	800974e <HAL_SPI_IRQHandler+0x66>
 8009738:	69fb      	ldr	r3, [r7, #28]
 800973a:	09db      	lsrs	r3, r3, #7
 800973c:	f003 0301 	and.w	r3, r3, #1
 8009740:	2b00      	cmp	r3, #0
 8009742:	d004      	beq.n	800974e <HAL_SPI_IRQHandler+0x66>
  {
    hspi->TxISR(hspi);
 8009744:	687b      	ldr	r3, [r7, #4]
 8009746:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8009748:	6878      	ldr	r0, [r7, #4]
 800974a:	4798      	blx	r3
    return;
 800974c:	e0c6      	b.n	80098dc <HAL_SPI_IRQHandler+0x1f4>
  }

  /* SPI in Error Treatment --------------------------------------------------*/
  if (((SPI_CHECK_FLAG(itflag, SPI_FLAG_MODF) != RESET) || (SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) != RESET)
 800974e:	69bb      	ldr	r3, [r7, #24]
 8009750:	095b      	lsrs	r3, r3, #5
 8009752:	f003 0301 	and.w	r3, r3, #1
 8009756:	2b00      	cmp	r3, #0
 8009758:	d10c      	bne.n	8009774 <HAL_SPI_IRQHandler+0x8c>
 800975a:	69bb      	ldr	r3, [r7, #24]
 800975c:	099b      	lsrs	r3, r3, #6
 800975e:	f003 0301 	and.w	r3, r3, #1
 8009762:	2b00      	cmp	r3, #0
 8009764:	d106      	bne.n	8009774 <HAL_SPI_IRQHandler+0x8c>
       || (SPI_CHECK_FLAG(itflag, SPI_FLAG_FRE) != RESET)) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_ERR) != RESET))
 8009766:	69bb      	ldr	r3, [r7, #24]
 8009768:	0a1b      	lsrs	r3, r3, #8
 800976a:	f003 0301 	and.w	r3, r3, #1
 800976e:	2b00      	cmp	r3, #0
 8009770:	f000 80b4 	beq.w	80098dc <HAL_SPI_IRQHandler+0x1f4>
 8009774:	69fb      	ldr	r3, [r7, #28]
 8009776:	095b      	lsrs	r3, r3, #5
 8009778:	f003 0301 	and.w	r3, r3, #1
 800977c:	2b00      	cmp	r3, #0
 800977e:	f000 80ad 	beq.w	80098dc <HAL_SPI_IRQHandler+0x1f4>
  {
    /* SPI Overrun error interrupt occurred ----------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) != RESET)
 8009782:	69bb      	ldr	r3, [r7, #24]
 8009784:	099b      	lsrs	r3, r3, #6
 8009786:	f003 0301 	and.w	r3, r3, #1
 800978a:	2b00      	cmp	r3, #0
 800978c:	d023      	beq.n	80097d6 <HAL_SPI_IRQHandler+0xee>
    {
      if (hspi->State != HAL_SPI_STATE_BUSY_TX)
 800978e:	687b      	ldr	r3, [r7, #4]
 8009790:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8009794:	b2db      	uxtb	r3, r3
 8009796:	2b03      	cmp	r3, #3
 8009798:	d011      	beq.n	80097be <HAL_SPI_IRQHandler+0xd6>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_OVR);
 800979a:	687b      	ldr	r3, [r7, #4]
 800979c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800979e:	f043 0204 	orr.w	r2, r3, #4
 80097a2:	687b      	ldr	r3, [r7, #4]
 80097a4:	655a      	str	r2, [r3, #84]	@ 0x54
        __HAL_SPI_CLEAR_OVRFLAG(hspi);
 80097a6:	2300      	movs	r3, #0
 80097a8:	617b      	str	r3, [r7, #20]
 80097aa:	687b      	ldr	r3, [r7, #4]
 80097ac:	681b      	ldr	r3, [r3, #0]
 80097ae:	68db      	ldr	r3, [r3, #12]
 80097b0:	617b      	str	r3, [r7, #20]
 80097b2:	687b      	ldr	r3, [r7, #4]
 80097b4:	681b      	ldr	r3, [r3, #0]
 80097b6:	689b      	ldr	r3, [r3, #8]
 80097b8:	617b      	str	r3, [r7, #20]
 80097ba:	697b      	ldr	r3, [r7, #20]
 80097bc:	e00b      	b.n	80097d6 <HAL_SPI_IRQHandler+0xee>
      }
      else
      {
        __HAL_SPI_CLEAR_OVRFLAG(hspi);
 80097be:	2300      	movs	r3, #0
 80097c0:	613b      	str	r3, [r7, #16]
 80097c2:	687b      	ldr	r3, [r7, #4]
 80097c4:	681b      	ldr	r3, [r3, #0]
 80097c6:	68db      	ldr	r3, [r3, #12]
 80097c8:	613b      	str	r3, [r7, #16]
 80097ca:	687b      	ldr	r3, [r7, #4]
 80097cc:	681b      	ldr	r3, [r3, #0]
 80097ce:	689b      	ldr	r3, [r3, #8]
 80097d0:	613b      	str	r3, [r7, #16]
 80097d2:	693b      	ldr	r3, [r7, #16]
        return;
 80097d4:	e082      	b.n	80098dc <HAL_SPI_IRQHandler+0x1f4>
      }
    }

    /* SPI Mode Fault error interrupt occurred -------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_MODF) != RESET)
 80097d6:	69bb      	ldr	r3, [r7, #24]
 80097d8:	095b      	lsrs	r3, r3, #5
 80097da:	f003 0301 	and.w	r3, r3, #1
 80097de:	2b00      	cmp	r3, #0
 80097e0:	d014      	beq.n	800980c <HAL_SPI_IRQHandler+0x124>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_MODF);
 80097e2:	687b      	ldr	r3, [r7, #4]
 80097e4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80097e6:	f043 0201 	orr.w	r2, r3, #1
 80097ea:	687b      	ldr	r3, [r7, #4]
 80097ec:	655a      	str	r2, [r3, #84]	@ 0x54
      __HAL_SPI_CLEAR_MODFFLAG(hspi);
 80097ee:	2300      	movs	r3, #0
 80097f0:	60fb      	str	r3, [r7, #12]
 80097f2:	687b      	ldr	r3, [r7, #4]
 80097f4:	681b      	ldr	r3, [r3, #0]
 80097f6:	689b      	ldr	r3, [r3, #8]
 80097f8:	60fb      	str	r3, [r7, #12]
 80097fa:	687b      	ldr	r3, [r7, #4]
 80097fc:	681b      	ldr	r3, [r3, #0]
 80097fe:	681a      	ldr	r2, [r3, #0]
 8009800:	687b      	ldr	r3, [r7, #4]
 8009802:	681b      	ldr	r3, [r3, #0]
 8009804:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8009808:	601a      	str	r2, [r3, #0]
 800980a:	68fb      	ldr	r3, [r7, #12]
    }

    /* SPI Frame error interrupt occurred ------------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_FRE) != RESET)
 800980c:	69bb      	ldr	r3, [r7, #24]
 800980e:	0a1b      	lsrs	r3, r3, #8
 8009810:	f003 0301 	and.w	r3, r3, #1
 8009814:	2b00      	cmp	r3, #0
 8009816:	d00c      	beq.n	8009832 <HAL_SPI_IRQHandler+0x14a>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FRE);
 8009818:	687b      	ldr	r3, [r7, #4]
 800981a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800981c:	f043 0208 	orr.w	r2, r3, #8
 8009820:	687b      	ldr	r3, [r7, #4]
 8009822:	655a      	str	r2, [r3, #84]	@ 0x54
      __HAL_SPI_CLEAR_FREFLAG(hspi);
 8009824:	2300      	movs	r3, #0
 8009826:	60bb      	str	r3, [r7, #8]
 8009828:	687b      	ldr	r3, [r7, #4]
 800982a:	681b      	ldr	r3, [r3, #0]
 800982c:	689b      	ldr	r3, [r3, #8]
 800982e:	60bb      	str	r3, [r7, #8]
 8009830:	68bb      	ldr	r3, [r7, #8]
    }

    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8009832:	687b      	ldr	r3, [r7, #4]
 8009834:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8009836:	2b00      	cmp	r3, #0
 8009838:	d04f      	beq.n	80098da <HAL_SPI_IRQHandler+0x1f2>
    {
      /* Disable all interrupts */
      __HAL_SPI_DISABLE_IT(hspi, SPI_IT_RXNE | SPI_IT_TXE | SPI_IT_ERR);
 800983a:	687b      	ldr	r3, [r7, #4]
 800983c:	681b      	ldr	r3, [r3, #0]
 800983e:	685a      	ldr	r2, [r3, #4]
 8009840:	687b      	ldr	r3, [r7, #4]
 8009842:	681b      	ldr	r3, [r3, #0]
 8009844:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 8009848:	605a      	str	r2, [r3, #4]

      hspi->State = HAL_SPI_STATE_READY;
 800984a:	687b      	ldr	r3, [r7, #4]
 800984c:	2201      	movs	r2, #1
 800984e:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
      /* Disable the SPI DMA requests if enabled */
      if ((HAL_IS_BIT_SET(itsource, SPI_CR2_TXDMAEN)) || (HAL_IS_BIT_SET(itsource, SPI_CR2_RXDMAEN)))
 8009852:	69fb      	ldr	r3, [r7, #28]
 8009854:	f003 0302 	and.w	r3, r3, #2
 8009858:	2b00      	cmp	r3, #0
 800985a:	d104      	bne.n	8009866 <HAL_SPI_IRQHandler+0x17e>
 800985c:	69fb      	ldr	r3, [r7, #28]
 800985e:	f003 0301 	and.w	r3, r3, #1
 8009862:	2b00      	cmp	r3, #0
 8009864:	d034      	beq.n	80098d0 <HAL_SPI_IRQHandler+0x1e8>
      {
        CLEAR_BIT(hspi->Instance->CR2, (SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN));
 8009866:	687b      	ldr	r3, [r7, #4]
 8009868:	681b      	ldr	r3, [r3, #0]
 800986a:	685a      	ldr	r2, [r3, #4]
 800986c:	687b      	ldr	r3, [r7, #4]
 800986e:	681b      	ldr	r3, [r3, #0]
 8009870:	f022 0203 	bic.w	r2, r2, #3
 8009874:	605a      	str	r2, [r3, #4]

        /* Abort the SPI DMA Rx channel */
        if (hspi->hdmarx != NULL)
 8009876:	687b      	ldr	r3, [r7, #4]
 8009878:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800987a:	2b00      	cmp	r3, #0
 800987c:	d011      	beq.n	80098a2 <HAL_SPI_IRQHandler+0x1ba>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmarx->XferAbortCallback = SPI_DMAAbortOnError;
 800987e:	687b      	ldr	r3, [r7, #4]
 8009880:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8009882:	4a18      	ldr	r2, [pc, #96]	@ (80098e4 <HAL_SPI_IRQHandler+0x1fc>)
 8009884:	651a      	str	r2, [r3, #80]	@ 0x50
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmarx))
 8009886:	687b      	ldr	r3, [r7, #4]
 8009888:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800988a:	4618      	mov	r0, r3
 800988c:	f7fa fa3a 	bl	8003d04 <HAL_DMA_Abort_IT>
 8009890:	4603      	mov	r3, r0
 8009892:	2b00      	cmp	r3, #0
 8009894:	d005      	beq.n	80098a2 <HAL_SPI_IRQHandler+0x1ba>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 8009896:	687b      	ldr	r3, [r7, #4]
 8009898:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800989a:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 800989e:	687b      	ldr	r3, [r7, #4]
 80098a0:	655a      	str	r2, [r3, #84]	@ 0x54
          }
        }
        /* Abort the SPI DMA Tx channel */
        if (hspi->hdmatx != NULL)
 80098a2:	687b      	ldr	r3, [r7, #4]
 80098a4:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80098a6:	2b00      	cmp	r3, #0
 80098a8:	d016      	beq.n	80098d8 <HAL_SPI_IRQHandler+0x1f0>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmatx->XferAbortCallback = SPI_DMAAbortOnError;
 80098aa:	687b      	ldr	r3, [r7, #4]
 80098ac:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80098ae:	4a0d      	ldr	r2, [pc, #52]	@ (80098e4 <HAL_SPI_IRQHandler+0x1fc>)
 80098b0:	651a      	str	r2, [r3, #80]	@ 0x50
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmatx))
 80098b2:	687b      	ldr	r3, [r7, #4]
 80098b4:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80098b6:	4618      	mov	r0, r3
 80098b8:	f7fa fa24 	bl	8003d04 <HAL_DMA_Abort_IT>
 80098bc:	4603      	mov	r3, r0
 80098be:	2b00      	cmp	r3, #0
 80098c0:	d00a      	beq.n	80098d8 <HAL_SPI_IRQHandler+0x1f0>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 80098c2:	687b      	ldr	r3, [r7, #4]
 80098c4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80098c6:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 80098ca:	687b      	ldr	r3, [r7, #4]
 80098cc:	655a      	str	r2, [r3, #84]	@ 0x54
        if (hspi->hdmatx != NULL)
 80098ce:	e003      	b.n	80098d8 <HAL_SPI_IRQHandler+0x1f0>
      {
        /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
        hspi->ErrorCallback(hspi);
#else
        HAL_SPI_ErrorCallback(hspi);
 80098d0:	6878      	ldr	r0, [r7, #4]
 80098d2:	f000 f809 	bl	80098e8 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      }
    }
    return;
 80098d6:	e000      	b.n	80098da <HAL_SPI_IRQHandler+0x1f2>
        if (hspi->hdmatx != NULL)
 80098d8:	bf00      	nop
    return;
 80098da:	bf00      	nop
  }
}
 80098dc:	3720      	adds	r7, #32
 80098de:	46bd      	mov	sp, r7
 80098e0:	bd80      	pop	{r7, pc}
 80098e2:	bf00      	nop
 80098e4:	080098fd 	.word	0x080098fd

080098e8 <HAL_SPI_ErrorCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_ErrorCallback(SPI_HandleTypeDef *hspi)
{
 80098e8:	b480      	push	{r7}
 80098ea:	b083      	sub	sp, #12
 80098ec:	af00      	add	r7, sp, #0
 80098ee:	6078      	str	r0, [r7, #4]
            the HAL_SPI_ErrorCallback should be implemented in the user file
   */
  /* NOTE : The ErrorCode parameter in the hspi handle is updated by the SPI processes
            and user can use HAL_SPI_GetError() API to check the latest error occurred
   */
}
 80098f0:	bf00      	nop
 80098f2:	370c      	adds	r7, #12
 80098f4:	46bd      	mov	sp, r7
 80098f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80098fa:	4770      	bx	lr

080098fc <SPI_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void SPI_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 80098fc:	b580      	push	{r7, lr}
 80098fe:	b084      	sub	sp, #16
 8009900:	af00      	add	r7, sp, #0
 8009902:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent);
 8009904:	687b      	ldr	r3, [r7, #4]
 8009906:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009908:	60fb      	str	r3, [r7, #12]
  hspi->RxXferCount = 0U;
 800990a:	68fb      	ldr	r3, [r7, #12]
 800990c:	2200      	movs	r2, #0
 800990e:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->TxXferCount = 0U;
 8009910:	68fb      	ldr	r3, [r7, #12]
 8009912:	2200      	movs	r2, #0
 8009914:	86da      	strh	r2, [r3, #54]	@ 0x36

  /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->ErrorCallback(hspi);
#else
  HAL_SPI_ErrorCallback(hspi);
 8009916:	68f8      	ldr	r0, [r7, #12]
 8009918:	f7ff ffe6 	bl	80098e8 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 800991c:	bf00      	nop
 800991e:	3710      	adds	r7, #16
 8009920:	46bd      	mov	sp, r7
 8009922:	bd80      	pop	{r7, pc}

08009924 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8009924:	b580      	push	{r7, lr}
 8009926:	b088      	sub	sp, #32
 8009928:	af00      	add	r7, sp, #0
 800992a:	60f8      	str	r0, [r7, #12]
 800992c:	60b9      	str	r1, [r7, #8]
 800992e:	603b      	str	r3, [r7, #0]
 8009930:	4613      	mov	r3, r2
 8009932:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8009934:	f7f9 ff5e 	bl	80037f4 <HAL_GetTick>
 8009938:	4602      	mov	r2, r0
 800993a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800993c:	1a9b      	subs	r3, r3, r2
 800993e:	683a      	ldr	r2, [r7, #0]
 8009940:	4413      	add	r3, r2
 8009942:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8009944:	f7f9 ff56 	bl	80037f4 <HAL_GetTick>
 8009948:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 800994a:	4b39      	ldr	r3, [pc, #228]	@ (8009a30 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 800994c:	681b      	ldr	r3, [r3, #0]
 800994e:	015b      	lsls	r3, r3, #5
 8009950:	0d1b      	lsrs	r3, r3, #20
 8009952:	69fa      	ldr	r2, [r7, #28]
 8009954:	fb02 f303 	mul.w	r3, r2, r3
 8009958:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800995a:	e055      	b.n	8009a08 <SPI_WaitFlagStateUntilTimeout+0xe4>
  {
    if (Timeout != HAL_MAX_DELAY)
 800995c:	683b      	ldr	r3, [r7, #0]
 800995e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009962:	d051      	beq.n	8009a08 <SPI_WaitFlagStateUntilTimeout+0xe4>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8009964:	f7f9 ff46 	bl	80037f4 <HAL_GetTick>
 8009968:	4602      	mov	r2, r0
 800996a:	69bb      	ldr	r3, [r7, #24]
 800996c:	1ad3      	subs	r3, r2, r3
 800996e:	69fa      	ldr	r2, [r7, #28]
 8009970:	429a      	cmp	r2, r3
 8009972:	d902      	bls.n	800997a <SPI_WaitFlagStateUntilTimeout+0x56>
 8009974:	69fb      	ldr	r3, [r7, #28]
 8009976:	2b00      	cmp	r3, #0
 8009978:	d13d      	bne.n	80099f6 <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 800997a:	68fb      	ldr	r3, [r7, #12]
 800997c:	681b      	ldr	r3, [r3, #0]
 800997e:	685a      	ldr	r2, [r3, #4]
 8009980:	68fb      	ldr	r3, [r7, #12]
 8009982:	681b      	ldr	r3, [r3, #0]
 8009984:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 8009988:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800998a:	68fb      	ldr	r3, [r7, #12]
 800998c:	685b      	ldr	r3, [r3, #4]
 800998e:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8009992:	d111      	bne.n	80099b8 <SPI_WaitFlagStateUntilTimeout+0x94>
 8009994:	68fb      	ldr	r3, [r7, #12]
 8009996:	689b      	ldr	r3, [r3, #8]
 8009998:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800999c:	d004      	beq.n	80099a8 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800999e:	68fb      	ldr	r3, [r7, #12]
 80099a0:	689b      	ldr	r3, [r3, #8]
 80099a2:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80099a6:	d107      	bne.n	80099b8 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 80099a8:	68fb      	ldr	r3, [r7, #12]
 80099aa:	681b      	ldr	r3, [r3, #0]
 80099ac:	681a      	ldr	r2, [r3, #0]
 80099ae:	68fb      	ldr	r3, [r7, #12]
 80099b0:	681b      	ldr	r3, [r3, #0]
 80099b2:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80099b6:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 80099b8:	68fb      	ldr	r3, [r7, #12]
 80099ba:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80099bc:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80099c0:	d10f      	bne.n	80099e2 <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 80099c2:	68fb      	ldr	r3, [r7, #12]
 80099c4:	681b      	ldr	r3, [r3, #0]
 80099c6:	681a      	ldr	r2, [r3, #0]
 80099c8:	68fb      	ldr	r3, [r7, #12]
 80099ca:	681b      	ldr	r3, [r3, #0]
 80099cc:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 80099d0:	601a      	str	r2, [r3, #0]
 80099d2:	68fb      	ldr	r3, [r7, #12]
 80099d4:	681b      	ldr	r3, [r3, #0]
 80099d6:	681a      	ldr	r2, [r3, #0]
 80099d8:	68fb      	ldr	r3, [r7, #12]
 80099da:	681b      	ldr	r3, [r3, #0]
 80099dc:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 80099e0:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 80099e2:	68fb      	ldr	r3, [r7, #12]
 80099e4:	2201      	movs	r2, #1
 80099e6:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 80099ea:	68fb      	ldr	r3, [r7, #12]
 80099ec:	2200      	movs	r2, #0
 80099ee:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

        return HAL_TIMEOUT;
 80099f2:	2303      	movs	r3, #3
 80099f4:	e018      	b.n	8009a28 <SPI_WaitFlagStateUntilTimeout+0x104>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 80099f6:	697b      	ldr	r3, [r7, #20]
 80099f8:	2b00      	cmp	r3, #0
 80099fa:	d102      	bne.n	8009a02 <SPI_WaitFlagStateUntilTimeout+0xde>
      {
        tmp_timeout = 0U;
 80099fc:	2300      	movs	r3, #0
 80099fe:	61fb      	str	r3, [r7, #28]
 8009a00:	e002      	b.n	8009a08 <SPI_WaitFlagStateUntilTimeout+0xe4>
      }
      else
      {
        count--;
 8009a02:	697b      	ldr	r3, [r7, #20]
 8009a04:	3b01      	subs	r3, #1
 8009a06:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8009a08:	68fb      	ldr	r3, [r7, #12]
 8009a0a:	681b      	ldr	r3, [r3, #0]
 8009a0c:	689a      	ldr	r2, [r3, #8]
 8009a0e:	68bb      	ldr	r3, [r7, #8]
 8009a10:	4013      	ands	r3, r2
 8009a12:	68ba      	ldr	r2, [r7, #8]
 8009a14:	429a      	cmp	r2, r3
 8009a16:	bf0c      	ite	eq
 8009a18:	2301      	moveq	r3, #1
 8009a1a:	2300      	movne	r3, #0
 8009a1c:	b2db      	uxtb	r3, r3
 8009a1e:	461a      	mov	r2, r3
 8009a20:	79fb      	ldrb	r3, [r7, #7]
 8009a22:	429a      	cmp	r2, r3
 8009a24:	d19a      	bne.n	800995c <SPI_WaitFlagStateUntilTimeout+0x38>
      }
    }
  }

  return HAL_OK;
 8009a26:	2300      	movs	r3, #0
}
 8009a28:	4618      	mov	r0, r3
 8009a2a:	3720      	adds	r7, #32
 8009a2c:	46bd      	mov	sp, r7
 8009a2e:	bd80      	pop	{r7, pc}
 8009a30:	2000006c 	.word	0x2000006c

08009a34 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8009a34:	b580      	push	{r7, lr}
 8009a36:	b088      	sub	sp, #32
 8009a38:	af02      	add	r7, sp, #8
 8009a3a:	60f8      	str	r0, [r7, #12]
 8009a3c:	60b9      	str	r1, [r7, #8]
 8009a3e:	607a      	str	r2, [r7, #4]
  __IO uint32_t count;

  /* Wait until TXE flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_TXE, SET, Timeout, Tickstart) != HAL_OK)
 8009a40:	687b      	ldr	r3, [r7, #4]
 8009a42:	9300      	str	r3, [sp, #0]
 8009a44:	68bb      	ldr	r3, [r7, #8]
 8009a46:	2201      	movs	r2, #1
 8009a48:	2102      	movs	r1, #2
 8009a4a:	68f8      	ldr	r0, [r7, #12]
 8009a4c:	f7ff ff6a 	bl	8009924 <SPI_WaitFlagStateUntilTimeout>
 8009a50:	4603      	mov	r3, r0
 8009a52:	2b00      	cmp	r3, #0
 8009a54:	d007      	beq.n	8009a66 <SPI_EndRxTxTransaction+0x32>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8009a56:	68fb      	ldr	r3, [r7, #12]
 8009a58:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8009a5a:	f043 0220 	orr.w	r2, r3, #32
 8009a5e:	68fb      	ldr	r3, [r7, #12]
 8009a60:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_TIMEOUT;
 8009a62:	2303      	movs	r3, #3
 8009a64:	e032      	b.n	8009acc <SPI_EndRxTxTransaction+0x98>
  }

  /* Timeout in us */
  count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 8009a66:	4b1b      	ldr	r3, [pc, #108]	@ (8009ad4 <SPI_EndRxTxTransaction+0xa0>)
 8009a68:	681b      	ldr	r3, [r3, #0]
 8009a6a:	4a1b      	ldr	r2, [pc, #108]	@ (8009ad8 <SPI_EndRxTxTransaction+0xa4>)
 8009a6c:	fba2 2303 	umull	r2, r3, r2, r3
 8009a70:	0d5b      	lsrs	r3, r3, #21
 8009a72:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8009a76:	fb02 f303 	mul.w	r3, r2, r3
 8009a7a:	617b      	str	r3, [r7, #20]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8009a7c:	68fb      	ldr	r3, [r7, #12]
 8009a7e:	685b      	ldr	r3, [r3, #4]
 8009a80:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8009a84:	d112      	bne.n	8009aac <SPI_EndRxTxTransaction+0x78>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8009a86:	687b      	ldr	r3, [r7, #4]
 8009a88:	9300      	str	r3, [sp, #0]
 8009a8a:	68bb      	ldr	r3, [r7, #8]
 8009a8c:	2200      	movs	r2, #0
 8009a8e:	2180      	movs	r1, #128	@ 0x80
 8009a90:	68f8      	ldr	r0, [r7, #12]
 8009a92:	f7ff ff47 	bl	8009924 <SPI_WaitFlagStateUntilTimeout>
 8009a96:	4603      	mov	r3, r0
 8009a98:	2b00      	cmp	r3, #0
 8009a9a:	d016      	beq.n	8009aca <SPI_EndRxTxTransaction+0x96>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8009a9c:	68fb      	ldr	r3, [r7, #12]
 8009a9e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8009aa0:	f043 0220 	orr.w	r2, r3, #32
 8009aa4:	68fb      	ldr	r3, [r7, #12]
 8009aa6:	655a      	str	r2, [r3, #84]	@ 0x54
      return HAL_TIMEOUT;
 8009aa8:	2303      	movs	r3, #3
 8009aaa:	e00f      	b.n	8009acc <SPI_EndRxTxTransaction+0x98>
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 8009aac:	697b      	ldr	r3, [r7, #20]
 8009aae:	2b00      	cmp	r3, #0
 8009ab0:	d00a      	beq.n	8009ac8 <SPI_EndRxTxTransaction+0x94>
      {
        break;
      }
      count--;
 8009ab2:	697b      	ldr	r3, [r7, #20]
 8009ab4:	3b01      	subs	r3, #1
 8009ab6:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 8009ab8:	68fb      	ldr	r3, [r7, #12]
 8009aba:	681b      	ldr	r3, [r3, #0]
 8009abc:	689b      	ldr	r3, [r3, #8]
 8009abe:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8009ac2:	2b80      	cmp	r3, #128	@ 0x80
 8009ac4:	d0f2      	beq.n	8009aac <SPI_EndRxTxTransaction+0x78>
 8009ac6:	e000      	b.n	8009aca <SPI_EndRxTxTransaction+0x96>
        break;
 8009ac8:	bf00      	nop
  }

  return HAL_OK;
 8009aca:	2300      	movs	r3, #0
}
 8009acc:	4618      	mov	r0, r3
 8009ace:	3718      	adds	r7, #24
 8009ad0:	46bd      	mov	sp, r7
 8009ad2:	bd80      	pop	{r7, pc}
 8009ad4:	2000006c 	.word	0x2000006c
 8009ad8:	165e9f81 	.word	0x165e9f81

08009adc <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8009adc:	b580      	push	{r7, lr}
 8009ade:	b082      	sub	sp, #8
 8009ae0:	af00      	add	r7, sp, #0
 8009ae2:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8009ae4:	687b      	ldr	r3, [r7, #4]
 8009ae6:	2b00      	cmp	r3, #0
 8009ae8:	d101      	bne.n	8009aee <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8009aea:	2301      	movs	r3, #1
 8009aec:	e041      	b.n	8009b72 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8009aee:	687b      	ldr	r3, [r7, #4]
 8009af0:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8009af4:	b2db      	uxtb	r3, r3
 8009af6:	2b00      	cmp	r3, #0
 8009af8:	d106      	bne.n	8009b08 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8009afa:	687b      	ldr	r3, [r7, #4]
 8009afc:	2200      	movs	r2, #0
 8009afe:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8009b02:	6878      	ldr	r0, [r7, #4]
 8009b04:	f000 f839 	bl	8009b7a <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8009b08:	687b      	ldr	r3, [r7, #4]
 8009b0a:	2202      	movs	r2, #2
 8009b0c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8009b10:	687b      	ldr	r3, [r7, #4]
 8009b12:	681a      	ldr	r2, [r3, #0]
 8009b14:	687b      	ldr	r3, [r7, #4]
 8009b16:	3304      	adds	r3, #4
 8009b18:	4619      	mov	r1, r3
 8009b1a:	4610      	mov	r0, r2
 8009b1c:	f000 f9c0 	bl	8009ea0 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8009b20:	687b      	ldr	r3, [r7, #4]
 8009b22:	2201      	movs	r2, #1
 8009b24:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8009b28:	687b      	ldr	r3, [r7, #4]
 8009b2a:	2201      	movs	r2, #1
 8009b2c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8009b30:	687b      	ldr	r3, [r7, #4]
 8009b32:	2201      	movs	r2, #1
 8009b34:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8009b38:	687b      	ldr	r3, [r7, #4]
 8009b3a:	2201      	movs	r2, #1
 8009b3c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8009b40:	687b      	ldr	r3, [r7, #4]
 8009b42:	2201      	movs	r2, #1
 8009b44:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8009b48:	687b      	ldr	r3, [r7, #4]
 8009b4a:	2201      	movs	r2, #1
 8009b4c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8009b50:	687b      	ldr	r3, [r7, #4]
 8009b52:	2201      	movs	r2, #1
 8009b54:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8009b58:	687b      	ldr	r3, [r7, #4]
 8009b5a:	2201      	movs	r2, #1
 8009b5c:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8009b60:	687b      	ldr	r3, [r7, #4]
 8009b62:	2201      	movs	r2, #1
 8009b64:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8009b68:	687b      	ldr	r3, [r7, #4]
 8009b6a:	2201      	movs	r2, #1
 8009b6c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8009b70:	2300      	movs	r3, #0
}
 8009b72:	4618      	mov	r0, r3
 8009b74:	3708      	adds	r7, #8
 8009b76:	46bd      	mov	sp, r7
 8009b78:	bd80      	pop	{r7, pc}

08009b7a <HAL_TIM_Base_MspInit>:
  * @brief  Initializes the TIM Base MSP.
  * @param  htim TIM Base handle
  * @retval None
  */
__weak void HAL_TIM_Base_MspInit(TIM_HandleTypeDef *htim)
{
 8009b7a:	b480      	push	{r7}
 8009b7c:	b083      	sub	sp, #12
 8009b7e:	af00      	add	r7, sp, #0
 8009b80:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_Base_MspInit could be implemented in the user file
   */
}
 8009b82:	bf00      	nop
 8009b84:	370c      	adds	r7, #12
 8009b86:	46bd      	mov	sp, r7
 8009b88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009b8c:	4770      	bx	lr
	...

08009b90 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8009b90:	b480      	push	{r7}
 8009b92:	b085      	sub	sp, #20
 8009b94:	af00      	add	r7, sp, #0
 8009b96:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8009b98:	687b      	ldr	r3, [r7, #4]
 8009b9a:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8009b9e:	b2db      	uxtb	r3, r3
 8009ba0:	2b01      	cmp	r3, #1
 8009ba2:	d001      	beq.n	8009ba8 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8009ba4:	2301      	movs	r3, #1
 8009ba6:	e04e      	b.n	8009c46 <HAL_TIM_Base_Start_IT+0xb6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8009ba8:	687b      	ldr	r3, [r7, #4]
 8009baa:	2202      	movs	r2, #2
 8009bac:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8009bb0:	687b      	ldr	r3, [r7, #4]
 8009bb2:	681b      	ldr	r3, [r3, #0]
 8009bb4:	68da      	ldr	r2, [r3, #12]
 8009bb6:	687b      	ldr	r3, [r7, #4]
 8009bb8:	681b      	ldr	r3, [r3, #0]
 8009bba:	f042 0201 	orr.w	r2, r2, #1
 8009bbe:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8009bc0:	687b      	ldr	r3, [r7, #4]
 8009bc2:	681b      	ldr	r3, [r3, #0]
 8009bc4:	4a23      	ldr	r2, [pc, #140]	@ (8009c54 <HAL_TIM_Base_Start_IT+0xc4>)
 8009bc6:	4293      	cmp	r3, r2
 8009bc8:	d022      	beq.n	8009c10 <HAL_TIM_Base_Start_IT+0x80>
 8009bca:	687b      	ldr	r3, [r7, #4]
 8009bcc:	681b      	ldr	r3, [r3, #0]
 8009bce:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8009bd2:	d01d      	beq.n	8009c10 <HAL_TIM_Base_Start_IT+0x80>
 8009bd4:	687b      	ldr	r3, [r7, #4]
 8009bd6:	681b      	ldr	r3, [r3, #0]
 8009bd8:	4a1f      	ldr	r2, [pc, #124]	@ (8009c58 <HAL_TIM_Base_Start_IT+0xc8>)
 8009bda:	4293      	cmp	r3, r2
 8009bdc:	d018      	beq.n	8009c10 <HAL_TIM_Base_Start_IT+0x80>
 8009bde:	687b      	ldr	r3, [r7, #4]
 8009be0:	681b      	ldr	r3, [r3, #0]
 8009be2:	4a1e      	ldr	r2, [pc, #120]	@ (8009c5c <HAL_TIM_Base_Start_IT+0xcc>)
 8009be4:	4293      	cmp	r3, r2
 8009be6:	d013      	beq.n	8009c10 <HAL_TIM_Base_Start_IT+0x80>
 8009be8:	687b      	ldr	r3, [r7, #4]
 8009bea:	681b      	ldr	r3, [r3, #0]
 8009bec:	4a1c      	ldr	r2, [pc, #112]	@ (8009c60 <HAL_TIM_Base_Start_IT+0xd0>)
 8009bee:	4293      	cmp	r3, r2
 8009bf0:	d00e      	beq.n	8009c10 <HAL_TIM_Base_Start_IT+0x80>
 8009bf2:	687b      	ldr	r3, [r7, #4]
 8009bf4:	681b      	ldr	r3, [r3, #0]
 8009bf6:	4a1b      	ldr	r2, [pc, #108]	@ (8009c64 <HAL_TIM_Base_Start_IT+0xd4>)
 8009bf8:	4293      	cmp	r3, r2
 8009bfa:	d009      	beq.n	8009c10 <HAL_TIM_Base_Start_IT+0x80>
 8009bfc:	687b      	ldr	r3, [r7, #4]
 8009bfe:	681b      	ldr	r3, [r3, #0]
 8009c00:	4a19      	ldr	r2, [pc, #100]	@ (8009c68 <HAL_TIM_Base_Start_IT+0xd8>)
 8009c02:	4293      	cmp	r3, r2
 8009c04:	d004      	beq.n	8009c10 <HAL_TIM_Base_Start_IT+0x80>
 8009c06:	687b      	ldr	r3, [r7, #4]
 8009c08:	681b      	ldr	r3, [r3, #0]
 8009c0a:	4a18      	ldr	r2, [pc, #96]	@ (8009c6c <HAL_TIM_Base_Start_IT+0xdc>)
 8009c0c:	4293      	cmp	r3, r2
 8009c0e:	d111      	bne.n	8009c34 <HAL_TIM_Base_Start_IT+0xa4>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8009c10:	687b      	ldr	r3, [r7, #4]
 8009c12:	681b      	ldr	r3, [r3, #0]
 8009c14:	689b      	ldr	r3, [r3, #8]
 8009c16:	f003 0307 	and.w	r3, r3, #7
 8009c1a:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8009c1c:	68fb      	ldr	r3, [r7, #12]
 8009c1e:	2b06      	cmp	r3, #6
 8009c20:	d010      	beq.n	8009c44 <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 8009c22:	687b      	ldr	r3, [r7, #4]
 8009c24:	681b      	ldr	r3, [r3, #0]
 8009c26:	681a      	ldr	r2, [r3, #0]
 8009c28:	687b      	ldr	r3, [r7, #4]
 8009c2a:	681b      	ldr	r3, [r3, #0]
 8009c2c:	f042 0201 	orr.w	r2, r2, #1
 8009c30:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8009c32:	e007      	b.n	8009c44 <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8009c34:	687b      	ldr	r3, [r7, #4]
 8009c36:	681b      	ldr	r3, [r3, #0]
 8009c38:	681a      	ldr	r2, [r3, #0]
 8009c3a:	687b      	ldr	r3, [r7, #4]
 8009c3c:	681b      	ldr	r3, [r3, #0]
 8009c3e:	f042 0201 	orr.w	r2, r2, #1
 8009c42:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8009c44:	2300      	movs	r3, #0
}
 8009c46:	4618      	mov	r0, r3
 8009c48:	3714      	adds	r7, #20
 8009c4a:	46bd      	mov	sp, r7
 8009c4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009c50:	4770      	bx	lr
 8009c52:	bf00      	nop
 8009c54:	40010000 	.word	0x40010000
 8009c58:	40000400 	.word	0x40000400
 8009c5c:	40000800 	.word	0x40000800
 8009c60:	40000c00 	.word	0x40000c00
 8009c64:	40010400 	.word	0x40010400
 8009c68:	40014000 	.word	0x40014000
 8009c6c:	40001800 	.word	0x40001800

08009c70 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8009c70:	b580      	push	{r7, lr}
 8009c72:	b084      	sub	sp, #16
 8009c74:	af00      	add	r7, sp, #0
 8009c76:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8009c78:	687b      	ldr	r3, [r7, #4]
 8009c7a:	681b      	ldr	r3, [r3, #0]
 8009c7c:	68db      	ldr	r3, [r3, #12]
 8009c7e:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8009c80:	687b      	ldr	r3, [r7, #4]
 8009c82:	681b      	ldr	r3, [r3, #0]
 8009c84:	691b      	ldr	r3, [r3, #16]
 8009c86:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8009c88:	68bb      	ldr	r3, [r7, #8]
 8009c8a:	f003 0302 	and.w	r3, r3, #2
 8009c8e:	2b00      	cmp	r3, #0
 8009c90:	d020      	beq.n	8009cd4 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8009c92:	68fb      	ldr	r3, [r7, #12]
 8009c94:	f003 0302 	and.w	r3, r3, #2
 8009c98:	2b00      	cmp	r3, #0
 8009c9a:	d01b      	beq.n	8009cd4 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8009c9c:	687b      	ldr	r3, [r7, #4]
 8009c9e:	681b      	ldr	r3, [r3, #0]
 8009ca0:	f06f 0202 	mvn.w	r2, #2
 8009ca4:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8009ca6:	687b      	ldr	r3, [r7, #4]
 8009ca8:	2201      	movs	r2, #1
 8009caa:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8009cac:	687b      	ldr	r3, [r7, #4]
 8009cae:	681b      	ldr	r3, [r3, #0]
 8009cb0:	699b      	ldr	r3, [r3, #24]
 8009cb2:	f003 0303 	and.w	r3, r3, #3
 8009cb6:	2b00      	cmp	r3, #0
 8009cb8:	d003      	beq.n	8009cc2 <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8009cba:	6878      	ldr	r0, [r7, #4]
 8009cbc:	f000 f8d2 	bl	8009e64 <HAL_TIM_IC_CaptureCallback>
 8009cc0:	e005      	b.n	8009cce <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8009cc2:	6878      	ldr	r0, [r7, #4]
 8009cc4:	f000 f8c4 	bl	8009e50 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8009cc8:	6878      	ldr	r0, [r7, #4]
 8009cca:	f000 f8d5 	bl	8009e78 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8009cce:	687b      	ldr	r3, [r7, #4]
 8009cd0:	2200      	movs	r2, #0
 8009cd2:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8009cd4:	68bb      	ldr	r3, [r7, #8]
 8009cd6:	f003 0304 	and.w	r3, r3, #4
 8009cda:	2b00      	cmp	r3, #0
 8009cdc:	d020      	beq.n	8009d20 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8009cde:	68fb      	ldr	r3, [r7, #12]
 8009ce0:	f003 0304 	and.w	r3, r3, #4
 8009ce4:	2b00      	cmp	r3, #0
 8009ce6:	d01b      	beq.n	8009d20 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8009ce8:	687b      	ldr	r3, [r7, #4]
 8009cea:	681b      	ldr	r3, [r3, #0]
 8009cec:	f06f 0204 	mvn.w	r2, #4
 8009cf0:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8009cf2:	687b      	ldr	r3, [r7, #4]
 8009cf4:	2202      	movs	r2, #2
 8009cf6:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8009cf8:	687b      	ldr	r3, [r7, #4]
 8009cfa:	681b      	ldr	r3, [r3, #0]
 8009cfc:	699b      	ldr	r3, [r3, #24]
 8009cfe:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8009d02:	2b00      	cmp	r3, #0
 8009d04:	d003      	beq.n	8009d0e <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8009d06:	6878      	ldr	r0, [r7, #4]
 8009d08:	f000 f8ac 	bl	8009e64 <HAL_TIM_IC_CaptureCallback>
 8009d0c:	e005      	b.n	8009d1a <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8009d0e:	6878      	ldr	r0, [r7, #4]
 8009d10:	f000 f89e 	bl	8009e50 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8009d14:	6878      	ldr	r0, [r7, #4]
 8009d16:	f000 f8af 	bl	8009e78 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8009d1a:	687b      	ldr	r3, [r7, #4]
 8009d1c:	2200      	movs	r2, #0
 8009d1e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8009d20:	68bb      	ldr	r3, [r7, #8]
 8009d22:	f003 0308 	and.w	r3, r3, #8
 8009d26:	2b00      	cmp	r3, #0
 8009d28:	d020      	beq.n	8009d6c <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8009d2a:	68fb      	ldr	r3, [r7, #12]
 8009d2c:	f003 0308 	and.w	r3, r3, #8
 8009d30:	2b00      	cmp	r3, #0
 8009d32:	d01b      	beq.n	8009d6c <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8009d34:	687b      	ldr	r3, [r7, #4]
 8009d36:	681b      	ldr	r3, [r3, #0]
 8009d38:	f06f 0208 	mvn.w	r2, #8
 8009d3c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8009d3e:	687b      	ldr	r3, [r7, #4]
 8009d40:	2204      	movs	r2, #4
 8009d42:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8009d44:	687b      	ldr	r3, [r7, #4]
 8009d46:	681b      	ldr	r3, [r3, #0]
 8009d48:	69db      	ldr	r3, [r3, #28]
 8009d4a:	f003 0303 	and.w	r3, r3, #3
 8009d4e:	2b00      	cmp	r3, #0
 8009d50:	d003      	beq.n	8009d5a <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8009d52:	6878      	ldr	r0, [r7, #4]
 8009d54:	f000 f886 	bl	8009e64 <HAL_TIM_IC_CaptureCallback>
 8009d58:	e005      	b.n	8009d66 <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8009d5a:	6878      	ldr	r0, [r7, #4]
 8009d5c:	f000 f878 	bl	8009e50 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8009d60:	6878      	ldr	r0, [r7, #4]
 8009d62:	f000 f889 	bl	8009e78 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8009d66:	687b      	ldr	r3, [r7, #4]
 8009d68:	2200      	movs	r2, #0
 8009d6a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8009d6c:	68bb      	ldr	r3, [r7, #8]
 8009d6e:	f003 0310 	and.w	r3, r3, #16
 8009d72:	2b00      	cmp	r3, #0
 8009d74:	d020      	beq.n	8009db8 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8009d76:	68fb      	ldr	r3, [r7, #12]
 8009d78:	f003 0310 	and.w	r3, r3, #16
 8009d7c:	2b00      	cmp	r3, #0
 8009d7e:	d01b      	beq.n	8009db8 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8009d80:	687b      	ldr	r3, [r7, #4]
 8009d82:	681b      	ldr	r3, [r3, #0]
 8009d84:	f06f 0210 	mvn.w	r2, #16
 8009d88:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8009d8a:	687b      	ldr	r3, [r7, #4]
 8009d8c:	2208      	movs	r2, #8
 8009d8e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8009d90:	687b      	ldr	r3, [r7, #4]
 8009d92:	681b      	ldr	r3, [r3, #0]
 8009d94:	69db      	ldr	r3, [r3, #28]
 8009d96:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8009d9a:	2b00      	cmp	r3, #0
 8009d9c:	d003      	beq.n	8009da6 <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8009d9e:	6878      	ldr	r0, [r7, #4]
 8009da0:	f000 f860 	bl	8009e64 <HAL_TIM_IC_CaptureCallback>
 8009da4:	e005      	b.n	8009db2 <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8009da6:	6878      	ldr	r0, [r7, #4]
 8009da8:	f000 f852 	bl	8009e50 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8009dac:	6878      	ldr	r0, [r7, #4]
 8009dae:	f000 f863 	bl	8009e78 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8009db2:	687b      	ldr	r3, [r7, #4]
 8009db4:	2200      	movs	r2, #0
 8009db6:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8009db8:	68bb      	ldr	r3, [r7, #8]
 8009dba:	f003 0301 	and.w	r3, r3, #1
 8009dbe:	2b00      	cmp	r3, #0
 8009dc0:	d00c      	beq.n	8009ddc <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8009dc2:	68fb      	ldr	r3, [r7, #12]
 8009dc4:	f003 0301 	and.w	r3, r3, #1
 8009dc8:	2b00      	cmp	r3, #0
 8009dca:	d007      	beq.n	8009ddc <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8009dcc:	687b      	ldr	r3, [r7, #4]
 8009dce:	681b      	ldr	r3, [r3, #0]
 8009dd0:	f06f 0201 	mvn.w	r2, #1
 8009dd4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8009dd6:	6878      	ldr	r0, [r7, #4]
 8009dd8:	f7f9 f898 	bl	8002f0c <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 8009ddc:	68bb      	ldr	r3, [r7, #8]
 8009dde:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8009de2:	2b00      	cmp	r3, #0
 8009de4:	d00c      	beq.n	8009e00 <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8009de6:	68fb      	ldr	r3, [r7, #12]
 8009de8:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8009dec:	2b00      	cmp	r3, #0
 8009dee:	d007      	beq.n	8009e00 <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 8009df0:	687b      	ldr	r3, [r7, #4]
 8009df2:	681b      	ldr	r3, [r3, #0]
 8009df4:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 8009df8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8009dfa:	6878      	ldr	r0, [r7, #4]
 8009dfc:	f000 f900 	bl	800a000 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8009e00:	68bb      	ldr	r3, [r7, #8]
 8009e02:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8009e06:	2b00      	cmp	r3, #0
 8009e08:	d00c      	beq.n	8009e24 <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8009e0a:	68fb      	ldr	r3, [r7, #12]
 8009e0c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8009e10:	2b00      	cmp	r3, #0
 8009e12:	d007      	beq.n	8009e24 <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8009e14:	687b      	ldr	r3, [r7, #4]
 8009e16:	681b      	ldr	r3, [r3, #0]
 8009e18:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8009e1c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8009e1e:	6878      	ldr	r0, [r7, #4]
 8009e20:	f000 f834 	bl	8009e8c <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8009e24:	68bb      	ldr	r3, [r7, #8]
 8009e26:	f003 0320 	and.w	r3, r3, #32
 8009e2a:	2b00      	cmp	r3, #0
 8009e2c:	d00c      	beq.n	8009e48 <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8009e2e:	68fb      	ldr	r3, [r7, #12]
 8009e30:	f003 0320 	and.w	r3, r3, #32
 8009e34:	2b00      	cmp	r3, #0
 8009e36:	d007      	beq.n	8009e48 <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8009e38:	687b      	ldr	r3, [r7, #4]
 8009e3a:	681b      	ldr	r3, [r3, #0]
 8009e3c:	f06f 0220 	mvn.w	r2, #32
 8009e40:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8009e42:	6878      	ldr	r0, [r7, #4]
 8009e44:	f000 f8d2 	bl	8009fec <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8009e48:	bf00      	nop
 8009e4a:	3710      	adds	r7, #16
 8009e4c:	46bd      	mov	sp, r7
 8009e4e:	bd80      	pop	{r7, pc}

08009e50 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8009e50:	b480      	push	{r7}
 8009e52:	b083      	sub	sp, #12
 8009e54:	af00      	add	r7, sp, #0
 8009e56:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8009e58:	bf00      	nop
 8009e5a:	370c      	adds	r7, #12
 8009e5c:	46bd      	mov	sp, r7
 8009e5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009e62:	4770      	bx	lr

08009e64 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8009e64:	b480      	push	{r7}
 8009e66:	b083      	sub	sp, #12
 8009e68:	af00      	add	r7, sp, #0
 8009e6a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8009e6c:	bf00      	nop
 8009e6e:	370c      	adds	r7, #12
 8009e70:	46bd      	mov	sp, r7
 8009e72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009e76:	4770      	bx	lr

08009e78 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8009e78:	b480      	push	{r7}
 8009e7a:	b083      	sub	sp, #12
 8009e7c:	af00      	add	r7, sp, #0
 8009e7e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8009e80:	bf00      	nop
 8009e82:	370c      	adds	r7, #12
 8009e84:	46bd      	mov	sp, r7
 8009e86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009e8a:	4770      	bx	lr

08009e8c <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8009e8c:	b480      	push	{r7}
 8009e8e:	b083      	sub	sp, #12
 8009e90:	af00      	add	r7, sp, #0
 8009e92:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8009e94:	bf00      	nop
 8009e96:	370c      	adds	r7, #12
 8009e98:	46bd      	mov	sp, r7
 8009e9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009e9e:	4770      	bx	lr

08009ea0 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8009ea0:	b480      	push	{r7}
 8009ea2:	b085      	sub	sp, #20
 8009ea4:	af00      	add	r7, sp, #0
 8009ea6:	6078      	str	r0, [r7, #4]
 8009ea8:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8009eaa:	687b      	ldr	r3, [r7, #4]
 8009eac:	681b      	ldr	r3, [r3, #0]
 8009eae:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8009eb0:	687b      	ldr	r3, [r7, #4]
 8009eb2:	4a43      	ldr	r2, [pc, #268]	@ (8009fc0 <TIM_Base_SetConfig+0x120>)
 8009eb4:	4293      	cmp	r3, r2
 8009eb6:	d013      	beq.n	8009ee0 <TIM_Base_SetConfig+0x40>
 8009eb8:	687b      	ldr	r3, [r7, #4]
 8009eba:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8009ebe:	d00f      	beq.n	8009ee0 <TIM_Base_SetConfig+0x40>
 8009ec0:	687b      	ldr	r3, [r7, #4]
 8009ec2:	4a40      	ldr	r2, [pc, #256]	@ (8009fc4 <TIM_Base_SetConfig+0x124>)
 8009ec4:	4293      	cmp	r3, r2
 8009ec6:	d00b      	beq.n	8009ee0 <TIM_Base_SetConfig+0x40>
 8009ec8:	687b      	ldr	r3, [r7, #4]
 8009eca:	4a3f      	ldr	r2, [pc, #252]	@ (8009fc8 <TIM_Base_SetConfig+0x128>)
 8009ecc:	4293      	cmp	r3, r2
 8009ece:	d007      	beq.n	8009ee0 <TIM_Base_SetConfig+0x40>
 8009ed0:	687b      	ldr	r3, [r7, #4]
 8009ed2:	4a3e      	ldr	r2, [pc, #248]	@ (8009fcc <TIM_Base_SetConfig+0x12c>)
 8009ed4:	4293      	cmp	r3, r2
 8009ed6:	d003      	beq.n	8009ee0 <TIM_Base_SetConfig+0x40>
 8009ed8:	687b      	ldr	r3, [r7, #4]
 8009eda:	4a3d      	ldr	r2, [pc, #244]	@ (8009fd0 <TIM_Base_SetConfig+0x130>)
 8009edc:	4293      	cmp	r3, r2
 8009ede:	d108      	bne.n	8009ef2 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8009ee0:	68fb      	ldr	r3, [r7, #12]
 8009ee2:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8009ee6:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8009ee8:	683b      	ldr	r3, [r7, #0]
 8009eea:	685b      	ldr	r3, [r3, #4]
 8009eec:	68fa      	ldr	r2, [r7, #12]
 8009eee:	4313      	orrs	r3, r2
 8009ef0:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8009ef2:	687b      	ldr	r3, [r7, #4]
 8009ef4:	4a32      	ldr	r2, [pc, #200]	@ (8009fc0 <TIM_Base_SetConfig+0x120>)
 8009ef6:	4293      	cmp	r3, r2
 8009ef8:	d02b      	beq.n	8009f52 <TIM_Base_SetConfig+0xb2>
 8009efa:	687b      	ldr	r3, [r7, #4]
 8009efc:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8009f00:	d027      	beq.n	8009f52 <TIM_Base_SetConfig+0xb2>
 8009f02:	687b      	ldr	r3, [r7, #4]
 8009f04:	4a2f      	ldr	r2, [pc, #188]	@ (8009fc4 <TIM_Base_SetConfig+0x124>)
 8009f06:	4293      	cmp	r3, r2
 8009f08:	d023      	beq.n	8009f52 <TIM_Base_SetConfig+0xb2>
 8009f0a:	687b      	ldr	r3, [r7, #4]
 8009f0c:	4a2e      	ldr	r2, [pc, #184]	@ (8009fc8 <TIM_Base_SetConfig+0x128>)
 8009f0e:	4293      	cmp	r3, r2
 8009f10:	d01f      	beq.n	8009f52 <TIM_Base_SetConfig+0xb2>
 8009f12:	687b      	ldr	r3, [r7, #4]
 8009f14:	4a2d      	ldr	r2, [pc, #180]	@ (8009fcc <TIM_Base_SetConfig+0x12c>)
 8009f16:	4293      	cmp	r3, r2
 8009f18:	d01b      	beq.n	8009f52 <TIM_Base_SetConfig+0xb2>
 8009f1a:	687b      	ldr	r3, [r7, #4]
 8009f1c:	4a2c      	ldr	r2, [pc, #176]	@ (8009fd0 <TIM_Base_SetConfig+0x130>)
 8009f1e:	4293      	cmp	r3, r2
 8009f20:	d017      	beq.n	8009f52 <TIM_Base_SetConfig+0xb2>
 8009f22:	687b      	ldr	r3, [r7, #4]
 8009f24:	4a2b      	ldr	r2, [pc, #172]	@ (8009fd4 <TIM_Base_SetConfig+0x134>)
 8009f26:	4293      	cmp	r3, r2
 8009f28:	d013      	beq.n	8009f52 <TIM_Base_SetConfig+0xb2>
 8009f2a:	687b      	ldr	r3, [r7, #4]
 8009f2c:	4a2a      	ldr	r2, [pc, #168]	@ (8009fd8 <TIM_Base_SetConfig+0x138>)
 8009f2e:	4293      	cmp	r3, r2
 8009f30:	d00f      	beq.n	8009f52 <TIM_Base_SetConfig+0xb2>
 8009f32:	687b      	ldr	r3, [r7, #4]
 8009f34:	4a29      	ldr	r2, [pc, #164]	@ (8009fdc <TIM_Base_SetConfig+0x13c>)
 8009f36:	4293      	cmp	r3, r2
 8009f38:	d00b      	beq.n	8009f52 <TIM_Base_SetConfig+0xb2>
 8009f3a:	687b      	ldr	r3, [r7, #4]
 8009f3c:	4a28      	ldr	r2, [pc, #160]	@ (8009fe0 <TIM_Base_SetConfig+0x140>)
 8009f3e:	4293      	cmp	r3, r2
 8009f40:	d007      	beq.n	8009f52 <TIM_Base_SetConfig+0xb2>
 8009f42:	687b      	ldr	r3, [r7, #4]
 8009f44:	4a27      	ldr	r2, [pc, #156]	@ (8009fe4 <TIM_Base_SetConfig+0x144>)
 8009f46:	4293      	cmp	r3, r2
 8009f48:	d003      	beq.n	8009f52 <TIM_Base_SetConfig+0xb2>
 8009f4a:	687b      	ldr	r3, [r7, #4]
 8009f4c:	4a26      	ldr	r2, [pc, #152]	@ (8009fe8 <TIM_Base_SetConfig+0x148>)
 8009f4e:	4293      	cmp	r3, r2
 8009f50:	d108      	bne.n	8009f64 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8009f52:	68fb      	ldr	r3, [r7, #12]
 8009f54:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8009f58:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8009f5a:	683b      	ldr	r3, [r7, #0]
 8009f5c:	68db      	ldr	r3, [r3, #12]
 8009f5e:	68fa      	ldr	r2, [r7, #12]
 8009f60:	4313      	orrs	r3, r2
 8009f62:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8009f64:	68fb      	ldr	r3, [r7, #12]
 8009f66:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8009f6a:	683b      	ldr	r3, [r7, #0]
 8009f6c:	695b      	ldr	r3, [r3, #20]
 8009f6e:	4313      	orrs	r3, r2
 8009f70:	60fb      	str	r3, [r7, #12]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8009f72:	683b      	ldr	r3, [r7, #0]
 8009f74:	689a      	ldr	r2, [r3, #8]
 8009f76:	687b      	ldr	r3, [r7, #4]
 8009f78:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8009f7a:	683b      	ldr	r3, [r7, #0]
 8009f7c:	681a      	ldr	r2, [r3, #0]
 8009f7e:	687b      	ldr	r3, [r7, #4]
 8009f80:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8009f82:	687b      	ldr	r3, [r7, #4]
 8009f84:	4a0e      	ldr	r2, [pc, #56]	@ (8009fc0 <TIM_Base_SetConfig+0x120>)
 8009f86:	4293      	cmp	r3, r2
 8009f88:	d003      	beq.n	8009f92 <TIM_Base_SetConfig+0xf2>
 8009f8a:	687b      	ldr	r3, [r7, #4]
 8009f8c:	4a10      	ldr	r2, [pc, #64]	@ (8009fd0 <TIM_Base_SetConfig+0x130>)
 8009f8e:	4293      	cmp	r3, r2
 8009f90:	d103      	bne.n	8009f9a <TIM_Base_SetConfig+0xfa>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8009f92:	683b      	ldr	r3, [r7, #0]
 8009f94:	691a      	ldr	r2, [r3, #16]
 8009f96:	687b      	ldr	r3, [r7, #4]
 8009f98:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Disable Update Event (UEV) with Update Generation (UG)
     by changing Update Request Source (URS) to avoid Update flag (UIF) */
  SET_BIT(TIMx->CR1, TIM_CR1_URS);
 8009f9a:	687b      	ldr	r3, [r7, #4]
 8009f9c:	681b      	ldr	r3, [r3, #0]
 8009f9e:	f043 0204 	orr.w	r2, r3, #4
 8009fa2:	687b      	ldr	r3, [r7, #4]
 8009fa4:	601a      	str	r2, [r3, #0]

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8009fa6:	687b      	ldr	r3, [r7, #4]
 8009fa8:	2201      	movs	r2, #1
 8009faa:	615a      	str	r2, [r3, #20]

  TIMx->CR1 = tmpcr1;
 8009fac:	687b      	ldr	r3, [r7, #4]
 8009fae:	68fa      	ldr	r2, [r7, #12]
 8009fb0:	601a      	str	r2, [r3, #0]
}
 8009fb2:	bf00      	nop
 8009fb4:	3714      	adds	r7, #20
 8009fb6:	46bd      	mov	sp, r7
 8009fb8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009fbc:	4770      	bx	lr
 8009fbe:	bf00      	nop
 8009fc0:	40010000 	.word	0x40010000
 8009fc4:	40000400 	.word	0x40000400
 8009fc8:	40000800 	.word	0x40000800
 8009fcc:	40000c00 	.word	0x40000c00
 8009fd0:	40010400 	.word	0x40010400
 8009fd4:	40014000 	.word	0x40014000
 8009fd8:	40014400 	.word	0x40014400
 8009fdc:	40014800 	.word	0x40014800
 8009fe0:	40001800 	.word	0x40001800
 8009fe4:	40001c00 	.word	0x40001c00
 8009fe8:	40002000 	.word	0x40002000

08009fec <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8009fec:	b480      	push	{r7}
 8009fee:	b083      	sub	sp, #12
 8009ff0:	af00      	add	r7, sp, #0
 8009ff2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8009ff4:	bf00      	nop
 8009ff6:	370c      	adds	r7, #12
 8009ff8:	46bd      	mov	sp, r7
 8009ffa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009ffe:	4770      	bx	lr

0800a000 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 800a000:	b480      	push	{r7}
 800a002:	b083      	sub	sp, #12
 800a004:	af00      	add	r7, sp, #0
 800a006:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 800a008:	bf00      	nop
 800a00a:	370c      	adds	r7, #12
 800a00c:	46bd      	mov	sp, r7
 800a00e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a012:	4770      	bx	lr

0800a014 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800a014:	b580      	push	{r7, lr}
 800a016:	b082      	sub	sp, #8
 800a018:	af00      	add	r7, sp, #0
 800a01a:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800a01c:	687b      	ldr	r3, [r7, #4]
 800a01e:	2b00      	cmp	r3, #0
 800a020:	d101      	bne.n	800a026 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800a022:	2301      	movs	r3, #1
 800a024:	e042      	b.n	800a0ac <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 800a026:	687b      	ldr	r3, [r7, #4]
 800a028:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800a02c:	b2db      	uxtb	r3, r3
 800a02e:	2b00      	cmp	r3, #0
 800a030:	d106      	bne.n	800a040 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800a032:	687b      	ldr	r3, [r7, #4]
 800a034:	2200      	movs	r2, #0
 800a036:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800a03a:	6878      	ldr	r0, [r7, #4]
 800a03c:	f7f9 f95a 	bl	80032f4 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800a040:	687b      	ldr	r3, [r7, #4]
 800a042:	2224      	movs	r2, #36	@ 0x24
 800a044:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 800a048:	687b      	ldr	r3, [r7, #4]
 800a04a:	681b      	ldr	r3, [r3, #0]
 800a04c:	68da      	ldr	r2, [r3, #12]
 800a04e:	687b      	ldr	r3, [r7, #4]
 800a050:	681b      	ldr	r3, [r3, #0]
 800a052:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 800a056:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 800a058:	6878      	ldr	r0, [r7, #4]
 800a05a:	f000 fc99 	bl	800a990 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800a05e:	687b      	ldr	r3, [r7, #4]
 800a060:	681b      	ldr	r3, [r3, #0]
 800a062:	691a      	ldr	r2, [r3, #16]
 800a064:	687b      	ldr	r3, [r7, #4]
 800a066:	681b      	ldr	r3, [r3, #0]
 800a068:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 800a06c:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800a06e:	687b      	ldr	r3, [r7, #4]
 800a070:	681b      	ldr	r3, [r3, #0]
 800a072:	695a      	ldr	r2, [r3, #20]
 800a074:	687b      	ldr	r3, [r7, #4]
 800a076:	681b      	ldr	r3, [r3, #0]
 800a078:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 800a07c:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 800a07e:	687b      	ldr	r3, [r7, #4]
 800a080:	681b      	ldr	r3, [r3, #0]
 800a082:	68da      	ldr	r2, [r3, #12]
 800a084:	687b      	ldr	r3, [r7, #4]
 800a086:	681b      	ldr	r3, [r3, #0]
 800a088:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 800a08c:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800a08e:	687b      	ldr	r3, [r7, #4]
 800a090:	2200      	movs	r2, #0
 800a092:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 800a094:	687b      	ldr	r3, [r7, #4]
 800a096:	2220      	movs	r2, #32
 800a098:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 800a09c:	687b      	ldr	r3, [r7, #4]
 800a09e:	2220      	movs	r2, #32
 800a0a0:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 800a0a4:	687b      	ldr	r3, [r7, #4]
 800a0a6:	2200      	movs	r2, #0
 800a0a8:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 800a0aa:	2300      	movs	r3, #0
}
 800a0ac:	4618      	mov	r0, r3
 800a0ae:	3708      	adds	r7, #8
 800a0b0:	46bd      	mov	sp, r7
 800a0b2:	bd80      	pop	{r7, pc}

0800a0b4 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 800a0b4:	b580      	push	{r7, lr}
 800a0b6:	b0ba      	sub	sp, #232	@ 0xe8
 800a0b8:	af00      	add	r7, sp, #0
 800a0ba:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 800a0bc:	687b      	ldr	r3, [r7, #4]
 800a0be:	681b      	ldr	r3, [r3, #0]
 800a0c0:	681b      	ldr	r3, [r3, #0]
 800a0c2:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 800a0c6:	687b      	ldr	r3, [r7, #4]
 800a0c8:	681b      	ldr	r3, [r3, #0]
 800a0ca:	68db      	ldr	r3, [r3, #12]
 800a0cc:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 800a0d0:	687b      	ldr	r3, [r7, #4]
 800a0d2:	681b      	ldr	r3, [r3, #0]
 800a0d4:	695b      	ldr	r3, [r3, #20]
 800a0d6:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
  uint32_t errorflags = 0x00U;
 800a0da:	2300      	movs	r3, #0
 800a0dc:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  uint32_t dmarequest = 0x00U;
 800a0e0:	2300      	movs	r3, #0
 800a0e2:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 800a0e6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800a0ea:	f003 030f 	and.w	r3, r3, #15
 800a0ee:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == RESET)
 800a0f2:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 800a0f6:	2b00      	cmp	r3, #0
 800a0f8:	d10f      	bne.n	800a11a <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 800a0fa:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800a0fe:	f003 0320 	and.w	r3, r3, #32
 800a102:	2b00      	cmp	r3, #0
 800a104:	d009      	beq.n	800a11a <HAL_UART_IRQHandler+0x66>
 800a106:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800a10a:	f003 0320 	and.w	r3, r3, #32
 800a10e:	2b00      	cmp	r3, #0
 800a110:	d003      	beq.n	800a11a <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 800a112:	6878      	ldr	r0, [r7, #4]
 800a114:	f000 fb7e 	bl	800a814 <UART_Receive_IT>
      return;
 800a118:	e273      	b.n	800a602 <HAL_UART_IRQHandler+0x54e>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 800a11a:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 800a11e:	2b00      	cmp	r3, #0
 800a120:	f000 80de 	beq.w	800a2e0 <HAL_UART_IRQHandler+0x22c>
 800a124:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800a128:	f003 0301 	and.w	r3, r3, #1
 800a12c:	2b00      	cmp	r3, #0
 800a12e:	d106      	bne.n	800a13e <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 800a130:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800a134:	f403 7390 	and.w	r3, r3, #288	@ 0x120
 800a138:	2b00      	cmp	r3, #0
 800a13a:	f000 80d1 	beq.w	800a2e0 <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 800a13e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800a142:	f003 0301 	and.w	r3, r3, #1
 800a146:	2b00      	cmp	r3, #0
 800a148:	d00b      	beq.n	800a162 <HAL_UART_IRQHandler+0xae>
 800a14a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800a14e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800a152:	2b00      	cmp	r3, #0
 800a154:	d005      	beq.n	800a162 <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 800a156:	687b      	ldr	r3, [r7, #4]
 800a158:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800a15a:	f043 0201 	orr.w	r2, r3, #1
 800a15e:	687b      	ldr	r3, [r7, #4]
 800a160:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 800a162:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800a166:	f003 0304 	and.w	r3, r3, #4
 800a16a:	2b00      	cmp	r3, #0
 800a16c:	d00b      	beq.n	800a186 <HAL_UART_IRQHandler+0xd2>
 800a16e:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800a172:	f003 0301 	and.w	r3, r3, #1
 800a176:	2b00      	cmp	r3, #0
 800a178:	d005      	beq.n	800a186 <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 800a17a:	687b      	ldr	r3, [r7, #4]
 800a17c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800a17e:	f043 0202 	orr.w	r2, r3, #2
 800a182:	687b      	ldr	r3, [r7, #4]
 800a184:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 800a186:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800a18a:	f003 0302 	and.w	r3, r3, #2
 800a18e:	2b00      	cmp	r3, #0
 800a190:	d00b      	beq.n	800a1aa <HAL_UART_IRQHandler+0xf6>
 800a192:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800a196:	f003 0301 	and.w	r3, r3, #1
 800a19a:	2b00      	cmp	r3, #0
 800a19c:	d005      	beq.n	800a1aa <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 800a19e:	687b      	ldr	r3, [r7, #4]
 800a1a0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800a1a2:	f043 0204 	orr.w	r2, r3, #4
 800a1a6:	687b      	ldr	r3, [r7, #4]
 800a1a8:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 800a1aa:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800a1ae:	f003 0308 	and.w	r3, r3, #8
 800a1b2:	2b00      	cmp	r3, #0
 800a1b4:	d011      	beq.n	800a1da <HAL_UART_IRQHandler+0x126>
 800a1b6:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800a1ba:	f003 0320 	and.w	r3, r3, #32
 800a1be:	2b00      	cmp	r3, #0
 800a1c0:	d105      	bne.n	800a1ce <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 800a1c2:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800a1c6:	f003 0301 	and.w	r3, r3, #1
 800a1ca:	2b00      	cmp	r3, #0
 800a1cc:	d005      	beq.n	800a1da <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 800a1ce:	687b      	ldr	r3, [r7, #4]
 800a1d0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800a1d2:	f043 0208 	orr.w	r2, r3, #8
 800a1d6:	687b      	ldr	r3, [r7, #4]
 800a1d8:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800a1da:	687b      	ldr	r3, [r7, #4]
 800a1dc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800a1de:	2b00      	cmp	r3, #0
 800a1e0:	f000 820a 	beq.w	800a5f8 <HAL_UART_IRQHandler+0x544>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 800a1e4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800a1e8:	f003 0320 	and.w	r3, r3, #32
 800a1ec:	2b00      	cmp	r3, #0
 800a1ee:	d008      	beq.n	800a202 <HAL_UART_IRQHandler+0x14e>
 800a1f0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800a1f4:	f003 0320 	and.w	r3, r3, #32
 800a1f8:	2b00      	cmp	r3, #0
 800a1fa:	d002      	beq.n	800a202 <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 800a1fc:	6878      	ldr	r0, [r7, #4]
 800a1fe:	f000 fb09 	bl	800a814 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 800a202:	687b      	ldr	r3, [r7, #4]
 800a204:	681b      	ldr	r3, [r3, #0]
 800a206:	695b      	ldr	r3, [r3, #20]
 800a208:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800a20c:	2b40      	cmp	r3, #64	@ 0x40
 800a20e:	bf0c      	ite	eq
 800a210:	2301      	moveq	r3, #1
 800a212:	2300      	movne	r3, #0
 800a214:	b2db      	uxtb	r3, r3
 800a216:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 800a21a:	687b      	ldr	r3, [r7, #4]
 800a21c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800a21e:	f003 0308 	and.w	r3, r3, #8
 800a222:	2b00      	cmp	r3, #0
 800a224:	d103      	bne.n	800a22e <HAL_UART_IRQHandler+0x17a>
 800a226:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 800a22a:	2b00      	cmp	r3, #0
 800a22c:	d04f      	beq.n	800a2ce <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 800a22e:	6878      	ldr	r0, [r7, #4]
 800a230:	f000 fa14 	bl	800a65c <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800a234:	687b      	ldr	r3, [r7, #4]
 800a236:	681b      	ldr	r3, [r3, #0]
 800a238:	695b      	ldr	r3, [r3, #20]
 800a23a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800a23e:	2b40      	cmp	r3, #64	@ 0x40
 800a240:	d141      	bne.n	800a2c6 <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800a242:	687b      	ldr	r3, [r7, #4]
 800a244:	681b      	ldr	r3, [r3, #0]
 800a246:	3314      	adds	r3, #20
 800a248:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a24c:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 800a250:	e853 3f00 	ldrex	r3, [r3]
 800a254:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 800a258:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 800a25c:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800a260:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 800a264:	687b      	ldr	r3, [r7, #4]
 800a266:	681b      	ldr	r3, [r3, #0]
 800a268:	3314      	adds	r3, #20
 800a26a:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 800a26e:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 800a272:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a276:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 800a27a:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 800a27e:	e841 2300 	strex	r3, r2, [r1]
 800a282:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 800a286:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800a28a:	2b00      	cmp	r3, #0
 800a28c:	d1d9      	bne.n	800a242 <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 800a28e:	687b      	ldr	r3, [r7, #4]
 800a290:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800a292:	2b00      	cmp	r3, #0
 800a294:	d013      	beq.n	800a2be <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 800a296:	687b      	ldr	r3, [r7, #4]
 800a298:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800a29a:	4a8a      	ldr	r2, [pc, #552]	@ (800a4c4 <HAL_UART_IRQHandler+0x410>)
 800a29c:	651a      	str	r2, [r3, #80]	@ 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 800a29e:	687b      	ldr	r3, [r7, #4]
 800a2a0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800a2a2:	4618      	mov	r0, r3
 800a2a4:	f7f9 fd2e 	bl	8003d04 <HAL_DMA_Abort_IT>
 800a2a8:	4603      	mov	r3, r0
 800a2aa:	2b00      	cmp	r3, #0
 800a2ac:	d016      	beq.n	800a2dc <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 800a2ae:	687b      	ldr	r3, [r7, #4]
 800a2b0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800a2b2:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800a2b4:	687a      	ldr	r2, [r7, #4]
 800a2b6:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 800a2b8:	4610      	mov	r0, r2
 800a2ba:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800a2bc:	e00e      	b.n	800a2dc <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 800a2be:	6878      	ldr	r0, [r7, #4]
 800a2c0:	f000 f9b6 	bl	800a630 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800a2c4:	e00a      	b.n	800a2dc <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 800a2c6:	6878      	ldr	r0, [r7, #4]
 800a2c8:	f000 f9b2 	bl	800a630 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800a2cc:	e006      	b.n	800a2dc <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 800a2ce:	6878      	ldr	r0, [r7, #4]
 800a2d0:	f000 f9ae 	bl	800a630 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 800a2d4:	687b      	ldr	r3, [r7, #4]
 800a2d6:	2200      	movs	r2, #0
 800a2d8:	645a      	str	r2, [r3, #68]	@ 0x44
      }
    }
    return;
 800a2da:	e18d      	b.n	800a5f8 <HAL_UART_IRQHandler+0x544>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800a2dc:	bf00      	nop
    return;
 800a2de:	e18b      	b.n	800a5f8 <HAL_UART_IRQHandler+0x544>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800a2e0:	687b      	ldr	r3, [r7, #4]
 800a2e2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800a2e4:	2b01      	cmp	r3, #1
 800a2e6:	f040 8167 	bne.w	800a5b8 <HAL_UART_IRQHandler+0x504>
      && ((isrflags & USART_SR_IDLE) != 0U)
 800a2ea:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800a2ee:	f003 0310 	and.w	r3, r3, #16
 800a2f2:	2b00      	cmp	r3, #0
 800a2f4:	f000 8160 	beq.w	800a5b8 <HAL_UART_IRQHandler+0x504>
      && ((cr1its & USART_CR1_IDLEIE) != 0U))
 800a2f8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800a2fc:	f003 0310 	and.w	r3, r3, #16
 800a300:	2b00      	cmp	r3, #0
 800a302:	f000 8159 	beq.w	800a5b8 <HAL_UART_IRQHandler+0x504>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 800a306:	2300      	movs	r3, #0
 800a308:	60bb      	str	r3, [r7, #8]
 800a30a:	687b      	ldr	r3, [r7, #4]
 800a30c:	681b      	ldr	r3, [r3, #0]
 800a30e:	681b      	ldr	r3, [r3, #0]
 800a310:	60bb      	str	r3, [r7, #8]
 800a312:	687b      	ldr	r3, [r7, #4]
 800a314:	681b      	ldr	r3, [r3, #0]
 800a316:	685b      	ldr	r3, [r3, #4]
 800a318:	60bb      	str	r3, [r7, #8]
 800a31a:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800a31c:	687b      	ldr	r3, [r7, #4]
 800a31e:	681b      	ldr	r3, [r3, #0]
 800a320:	695b      	ldr	r3, [r3, #20]
 800a322:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800a326:	2b40      	cmp	r3, #64	@ 0x40
 800a328:	f040 80ce 	bne.w	800a4c8 <HAL_UART_IRQHandler+0x414>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 800a32c:	687b      	ldr	r3, [r7, #4]
 800a32e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800a330:	681b      	ldr	r3, [r3, #0]
 800a332:	685b      	ldr	r3, [r3, #4]
 800a334:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 800a338:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 800a33c:	2b00      	cmp	r3, #0
 800a33e:	f000 80a9 	beq.w	800a494 <HAL_UART_IRQHandler+0x3e0>
          && (nb_remaining_rx_data < huart->RxXferSize))
 800a342:	687b      	ldr	r3, [r7, #4]
 800a344:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 800a346:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 800a34a:	429a      	cmp	r2, r3
 800a34c:	f080 80a2 	bcs.w	800a494 <HAL_UART_IRQHandler+0x3e0>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 800a350:	687b      	ldr	r3, [r7, #4]
 800a352:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 800a356:	85da      	strh	r2, [r3, #46]	@ 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 800a358:	687b      	ldr	r3, [r7, #4]
 800a35a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800a35c:	69db      	ldr	r3, [r3, #28]
 800a35e:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800a362:	f000 8088 	beq.w	800a476 <HAL_UART_IRQHandler+0x3c2>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800a366:	687b      	ldr	r3, [r7, #4]
 800a368:	681b      	ldr	r3, [r3, #0]
 800a36a:	330c      	adds	r3, #12
 800a36c:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a370:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 800a374:	e853 3f00 	ldrex	r3, [r3]
 800a378:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 800a37c:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 800a380:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800a384:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 800a388:	687b      	ldr	r3, [r7, #4]
 800a38a:	681b      	ldr	r3, [r3, #0]
 800a38c:	330c      	adds	r3, #12
 800a38e:	f8d7 20b8 	ldr.w	r2, [r7, #184]	@ 0xb8
 800a392:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 800a396:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a39a:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 800a39e:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 800a3a2:	e841 2300 	strex	r3, r2, [r1]
 800a3a6:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 800a3aa:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800a3ae:	2b00      	cmp	r3, #0
 800a3b0:	d1d9      	bne.n	800a366 <HAL_UART_IRQHandler+0x2b2>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800a3b2:	687b      	ldr	r3, [r7, #4]
 800a3b4:	681b      	ldr	r3, [r3, #0]
 800a3b6:	3314      	adds	r3, #20
 800a3b8:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a3ba:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800a3bc:	e853 3f00 	ldrex	r3, [r3]
 800a3c0:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 800a3c2:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800a3c4:	f023 0301 	bic.w	r3, r3, #1
 800a3c8:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 800a3cc:	687b      	ldr	r3, [r7, #4]
 800a3ce:	681b      	ldr	r3, [r3, #0]
 800a3d0:	3314      	adds	r3, #20
 800a3d2:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 800a3d6:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 800a3da:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a3dc:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 800a3de:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 800a3e2:	e841 2300 	strex	r3, r2, [r1]
 800a3e6:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 800a3e8:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800a3ea:	2b00      	cmp	r3, #0
 800a3ec:	d1e1      	bne.n	800a3b2 <HAL_UART_IRQHandler+0x2fe>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800a3ee:	687b      	ldr	r3, [r7, #4]
 800a3f0:	681b      	ldr	r3, [r3, #0]
 800a3f2:	3314      	adds	r3, #20
 800a3f4:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a3f6:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800a3f8:	e853 3f00 	ldrex	r3, [r3]
 800a3fc:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 800a3fe:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800a400:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800a404:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 800a408:	687b      	ldr	r3, [r7, #4]
 800a40a:	681b      	ldr	r3, [r3, #0]
 800a40c:	3314      	adds	r3, #20
 800a40e:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 800a412:	66fa      	str	r2, [r7, #108]	@ 0x6c
 800a414:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a416:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 800a418:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 800a41a:	e841 2300 	strex	r3, r2, [r1]
 800a41e:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 800a420:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800a422:	2b00      	cmp	r3, #0
 800a424:	d1e3      	bne.n	800a3ee <HAL_UART_IRQHandler+0x33a>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 800a426:	687b      	ldr	r3, [r7, #4]
 800a428:	2220      	movs	r2, #32
 800a42a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800a42e:	687b      	ldr	r3, [r7, #4]
 800a430:	2200      	movs	r2, #0
 800a432:	631a      	str	r2, [r3, #48]	@ 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800a434:	687b      	ldr	r3, [r7, #4]
 800a436:	681b      	ldr	r3, [r3, #0]
 800a438:	330c      	adds	r3, #12
 800a43a:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a43c:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800a43e:	e853 3f00 	ldrex	r3, [r3]
 800a442:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 800a444:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800a446:	f023 0310 	bic.w	r3, r3, #16
 800a44a:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 800a44e:	687b      	ldr	r3, [r7, #4]
 800a450:	681b      	ldr	r3, [r3, #0]
 800a452:	330c      	adds	r3, #12
 800a454:	f8d7 20ac 	ldr.w	r2, [r7, #172]	@ 0xac
 800a458:	65ba      	str	r2, [r7, #88]	@ 0x58
 800a45a:	657b      	str	r3, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a45c:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 800a45e:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800a460:	e841 2300 	strex	r3, r2, [r1]
 800a464:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 800a466:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800a468:	2b00      	cmp	r3, #0
 800a46a:	d1e3      	bne.n	800a434 <HAL_UART_IRQHandler+0x380>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 800a46c:	687b      	ldr	r3, [r7, #4]
 800a46e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800a470:	4618      	mov	r0, r3
 800a472:	f7f9 fbd7 	bl	8003c24 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
        In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800a476:	687b      	ldr	r3, [r7, #4]
 800a478:	2202      	movs	r2, #2
 800a47a:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 800a47c:	687b      	ldr	r3, [r7, #4]
 800a47e:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 800a480:	687b      	ldr	r3, [r7, #4]
 800a482:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 800a484:	b29b      	uxth	r3, r3
 800a486:	1ad3      	subs	r3, r2, r3
 800a488:	b29b      	uxth	r3, r3
 800a48a:	4619      	mov	r1, r3
 800a48c:	6878      	ldr	r0, [r7, #4]
 800a48e:	f000 f8d9 	bl	800a644 <HAL_UARTEx_RxEventCallback>
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
          }
        }
      }
      return;
 800a492:	e0b3      	b.n	800a5fc <HAL_UART_IRQHandler+0x548>
        if (nb_remaining_rx_data == huart->RxXferSize)
 800a494:	687b      	ldr	r3, [r7, #4]
 800a496:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 800a498:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 800a49c:	429a      	cmp	r2, r3
 800a49e:	f040 80ad 	bne.w	800a5fc <HAL_UART_IRQHandler+0x548>
          if (huart->hdmarx->Init.Mode == DMA_CIRCULAR)
 800a4a2:	687b      	ldr	r3, [r7, #4]
 800a4a4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800a4a6:	69db      	ldr	r3, [r3, #28]
 800a4a8:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800a4ac:	f040 80a6 	bne.w	800a5fc <HAL_UART_IRQHandler+0x548>
            huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800a4b0:	687b      	ldr	r3, [r7, #4]
 800a4b2:	2202      	movs	r2, #2
 800a4b4:	635a      	str	r2, [r3, #52]	@ 0x34
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800a4b6:	687b      	ldr	r3, [r7, #4]
 800a4b8:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 800a4ba:	4619      	mov	r1, r3
 800a4bc:	6878      	ldr	r0, [r7, #4]
 800a4be:	f000 f8c1 	bl	800a644 <HAL_UARTEx_RxEventCallback>
      return;
 800a4c2:	e09b      	b.n	800a5fc <HAL_UART_IRQHandler+0x548>
 800a4c4:	0800a723 	.word	0x0800a723
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 800a4c8:	687b      	ldr	r3, [r7, #4]
 800a4ca:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 800a4cc:	687b      	ldr	r3, [r7, #4]
 800a4ce:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 800a4d0:	b29b      	uxth	r3, r3
 800a4d2:	1ad3      	subs	r3, r2, r3
 800a4d4:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 800a4d8:	687b      	ldr	r3, [r7, #4]
 800a4da:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 800a4dc:	b29b      	uxth	r3, r3
 800a4de:	2b00      	cmp	r3, #0
 800a4e0:	f000 808e 	beq.w	800a600 <HAL_UART_IRQHandler+0x54c>
          && (nb_rx_data > 0U))
 800a4e4:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 800a4e8:	2b00      	cmp	r3, #0
 800a4ea:	f000 8089 	beq.w	800a600 <HAL_UART_IRQHandler+0x54c>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800a4ee:	687b      	ldr	r3, [r7, #4]
 800a4f0:	681b      	ldr	r3, [r3, #0]
 800a4f2:	330c      	adds	r3, #12
 800a4f4:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a4f6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a4f8:	e853 3f00 	ldrex	r3, [r3]
 800a4fc:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 800a4fe:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800a500:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800a504:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 800a508:	687b      	ldr	r3, [r7, #4]
 800a50a:	681b      	ldr	r3, [r3, #0]
 800a50c:	330c      	adds	r3, #12
 800a50e:	f8d7 20c8 	ldr.w	r2, [r7, #200]	@ 0xc8
 800a512:	647a      	str	r2, [r7, #68]	@ 0x44
 800a514:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a516:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800a518:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800a51a:	e841 2300 	strex	r3, r2, [r1]
 800a51e:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800a520:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800a522:	2b00      	cmp	r3, #0
 800a524:	d1e3      	bne.n	800a4ee <HAL_UART_IRQHandler+0x43a>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800a526:	687b      	ldr	r3, [r7, #4]
 800a528:	681b      	ldr	r3, [r3, #0]
 800a52a:	3314      	adds	r3, #20
 800a52c:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a52e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a530:	e853 3f00 	ldrex	r3, [r3]
 800a534:	623b      	str	r3, [r7, #32]
   return(result);
 800a536:	6a3b      	ldr	r3, [r7, #32]
 800a538:	f023 0301 	bic.w	r3, r3, #1
 800a53c:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 800a540:	687b      	ldr	r3, [r7, #4]
 800a542:	681b      	ldr	r3, [r3, #0]
 800a544:	3314      	adds	r3, #20
 800a546:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 800a54a:	633a      	str	r2, [r7, #48]	@ 0x30
 800a54c:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a54e:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800a550:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800a552:	e841 2300 	strex	r3, r2, [r1]
 800a556:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800a558:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a55a:	2b00      	cmp	r3, #0
 800a55c:	d1e3      	bne.n	800a526 <HAL_UART_IRQHandler+0x472>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 800a55e:	687b      	ldr	r3, [r7, #4]
 800a560:	2220      	movs	r2, #32
 800a562:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800a566:	687b      	ldr	r3, [r7, #4]
 800a568:	2200      	movs	r2, #0
 800a56a:	631a      	str	r2, [r3, #48]	@ 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800a56c:	687b      	ldr	r3, [r7, #4]
 800a56e:	681b      	ldr	r3, [r3, #0]
 800a570:	330c      	adds	r3, #12
 800a572:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a574:	693b      	ldr	r3, [r7, #16]
 800a576:	e853 3f00 	ldrex	r3, [r3]
 800a57a:	60fb      	str	r3, [r7, #12]
   return(result);
 800a57c:	68fb      	ldr	r3, [r7, #12]
 800a57e:	f023 0310 	bic.w	r3, r3, #16
 800a582:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 800a586:	687b      	ldr	r3, [r7, #4]
 800a588:	681b      	ldr	r3, [r3, #0]
 800a58a:	330c      	adds	r3, #12
 800a58c:	f8d7 20c0 	ldr.w	r2, [r7, #192]	@ 0xc0
 800a590:	61fa      	str	r2, [r7, #28]
 800a592:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a594:	69b9      	ldr	r1, [r7, #24]
 800a596:	69fa      	ldr	r2, [r7, #28]
 800a598:	e841 2300 	strex	r3, r2, [r1]
 800a59c:	617b      	str	r3, [r7, #20]
   return(result);
 800a59e:	697b      	ldr	r3, [r7, #20]
 800a5a0:	2b00      	cmp	r3, #0
 800a5a2:	d1e3      	bne.n	800a56c <HAL_UART_IRQHandler+0x4b8>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800a5a4:	687b      	ldr	r3, [r7, #4]
 800a5a6:	2202      	movs	r2, #2
 800a5a8:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 800a5aa:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 800a5ae:	4619      	mov	r1, r3
 800a5b0:	6878      	ldr	r0, [r7, #4]
 800a5b2:	f000 f847 	bl	800a644 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 800a5b6:	e023      	b.n	800a600 <HAL_UART_IRQHandler+0x54c>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 800a5b8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800a5bc:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800a5c0:	2b00      	cmp	r3, #0
 800a5c2:	d009      	beq.n	800a5d8 <HAL_UART_IRQHandler+0x524>
 800a5c4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800a5c8:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800a5cc:	2b00      	cmp	r3, #0
 800a5ce:	d003      	beq.n	800a5d8 <HAL_UART_IRQHandler+0x524>
  {
    UART_Transmit_IT(huart);
 800a5d0:	6878      	ldr	r0, [r7, #4]
 800a5d2:	f000 f8b7 	bl	800a744 <UART_Transmit_IT>
    return;
 800a5d6:	e014      	b.n	800a602 <HAL_UART_IRQHandler+0x54e>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 800a5d8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800a5dc:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800a5e0:	2b00      	cmp	r3, #0
 800a5e2:	d00e      	beq.n	800a602 <HAL_UART_IRQHandler+0x54e>
 800a5e4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800a5e8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800a5ec:	2b00      	cmp	r3, #0
 800a5ee:	d008      	beq.n	800a602 <HAL_UART_IRQHandler+0x54e>
  {
    UART_EndTransmit_IT(huart);
 800a5f0:	6878      	ldr	r0, [r7, #4]
 800a5f2:	f000 f8f7 	bl	800a7e4 <UART_EndTransmit_IT>
    return;
 800a5f6:	e004      	b.n	800a602 <HAL_UART_IRQHandler+0x54e>
    return;
 800a5f8:	bf00      	nop
 800a5fa:	e002      	b.n	800a602 <HAL_UART_IRQHandler+0x54e>
      return;
 800a5fc:	bf00      	nop
 800a5fe:	e000      	b.n	800a602 <HAL_UART_IRQHandler+0x54e>
      return;
 800a600:	bf00      	nop
  }
}
 800a602:	37e8      	adds	r7, #232	@ 0xe8
 800a604:	46bd      	mov	sp, r7
 800a606:	bd80      	pop	{r7, pc}

0800a608 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 800a608:	b480      	push	{r7}
 800a60a:	b083      	sub	sp, #12
 800a60c:	af00      	add	r7, sp, #0
 800a60e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 800a610:	bf00      	nop
 800a612:	370c      	adds	r7, #12
 800a614:	46bd      	mov	sp, r7
 800a616:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a61a:	4770      	bx	lr

0800a61c <HAL_UART_RxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 800a61c:	b480      	push	{r7}
 800a61e:	b083      	sub	sp, #12
 800a620:	af00      	add	r7, sp, #0
 800a622:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxCpltCallback could be implemented in the user file
   */
}
 800a624:	bf00      	nop
 800a626:	370c      	adds	r7, #12
 800a628:	46bd      	mov	sp, r7
 800a62a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a62e:	4770      	bx	lr

0800a630 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 800a630:	b480      	push	{r7}
 800a632:	b083      	sub	sp, #12
 800a634:	af00      	add	r7, sp, #0
 800a636:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 800a638:	bf00      	nop
 800a63a:	370c      	adds	r7, #12
 800a63c:	46bd      	mov	sp, r7
 800a63e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a642:	4770      	bx	lr

0800a644 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 800a644:	b480      	push	{r7}
 800a646:	b083      	sub	sp, #12
 800a648:	af00      	add	r7, sp, #0
 800a64a:	6078      	str	r0, [r7, #4]
 800a64c:	460b      	mov	r3, r1
 800a64e:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 800a650:	bf00      	nop
 800a652:	370c      	adds	r7, #12
 800a654:	46bd      	mov	sp, r7
 800a656:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a65a:	4770      	bx	lr

0800a65c <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800a65c:	b480      	push	{r7}
 800a65e:	b095      	sub	sp, #84	@ 0x54
 800a660:	af00      	add	r7, sp, #0
 800a662:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800a664:	687b      	ldr	r3, [r7, #4]
 800a666:	681b      	ldr	r3, [r3, #0]
 800a668:	330c      	adds	r3, #12
 800a66a:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a66c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800a66e:	e853 3f00 	ldrex	r3, [r3]
 800a672:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 800a674:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a676:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800a67a:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800a67c:	687b      	ldr	r3, [r7, #4]
 800a67e:	681b      	ldr	r3, [r3, #0]
 800a680:	330c      	adds	r3, #12
 800a682:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 800a684:	643a      	str	r2, [r7, #64]	@ 0x40
 800a686:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a688:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 800a68a:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800a68c:	e841 2300 	strex	r3, r2, [r1]
 800a690:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800a692:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a694:	2b00      	cmp	r3, #0
 800a696:	d1e5      	bne.n	800a664 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800a698:	687b      	ldr	r3, [r7, #4]
 800a69a:	681b      	ldr	r3, [r3, #0]
 800a69c:	3314      	adds	r3, #20
 800a69e:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a6a0:	6a3b      	ldr	r3, [r7, #32]
 800a6a2:	e853 3f00 	ldrex	r3, [r3]
 800a6a6:	61fb      	str	r3, [r7, #28]
   return(result);
 800a6a8:	69fb      	ldr	r3, [r7, #28]
 800a6aa:	f023 0301 	bic.w	r3, r3, #1
 800a6ae:	64bb      	str	r3, [r7, #72]	@ 0x48
 800a6b0:	687b      	ldr	r3, [r7, #4]
 800a6b2:	681b      	ldr	r3, [r3, #0]
 800a6b4:	3314      	adds	r3, #20
 800a6b6:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800a6b8:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800a6ba:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a6bc:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800a6be:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800a6c0:	e841 2300 	strex	r3, r2, [r1]
 800a6c4:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800a6c6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a6c8:	2b00      	cmp	r3, #0
 800a6ca:	d1e5      	bne.n	800a698 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800a6cc:	687b      	ldr	r3, [r7, #4]
 800a6ce:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800a6d0:	2b01      	cmp	r3, #1
 800a6d2:	d119      	bne.n	800a708 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800a6d4:	687b      	ldr	r3, [r7, #4]
 800a6d6:	681b      	ldr	r3, [r3, #0]
 800a6d8:	330c      	adds	r3, #12
 800a6da:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a6dc:	68fb      	ldr	r3, [r7, #12]
 800a6de:	e853 3f00 	ldrex	r3, [r3]
 800a6e2:	60bb      	str	r3, [r7, #8]
   return(result);
 800a6e4:	68bb      	ldr	r3, [r7, #8]
 800a6e6:	f023 0310 	bic.w	r3, r3, #16
 800a6ea:	647b      	str	r3, [r7, #68]	@ 0x44
 800a6ec:	687b      	ldr	r3, [r7, #4]
 800a6ee:	681b      	ldr	r3, [r3, #0]
 800a6f0:	330c      	adds	r3, #12
 800a6f2:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800a6f4:	61ba      	str	r2, [r7, #24]
 800a6f6:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a6f8:	6979      	ldr	r1, [r7, #20]
 800a6fa:	69ba      	ldr	r2, [r7, #24]
 800a6fc:	e841 2300 	strex	r3, r2, [r1]
 800a700:	613b      	str	r3, [r7, #16]
   return(result);
 800a702:	693b      	ldr	r3, [r7, #16]
 800a704:	2b00      	cmp	r3, #0
 800a706:	d1e5      	bne.n	800a6d4 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800a708:	687b      	ldr	r3, [r7, #4]
 800a70a:	2220      	movs	r2, #32
 800a70c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800a710:	687b      	ldr	r3, [r7, #4]
 800a712:	2200      	movs	r2, #0
 800a714:	631a      	str	r2, [r3, #48]	@ 0x30
}
 800a716:	bf00      	nop
 800a718:	3754      	adds	r7, #84	@ 0x54
 800a71a:	46bd      	mov	sp, r7
 800a71c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a720:	4770      	bx	lr

0800a722 <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 800a722:	b580      	push	{r7, lr}
 800a724:	b084      	sub	sp, #16
 800a726:	af00      	add	r7, sp, #0
 800a728:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800a72a:	687b      	ldr	r3, [r7, #4]
 800a72c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800a72e:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 800a730:	68fb      	ldr	r3, [r7, #12]
 800a732:	2200      	movs	r2, #0
 800a734:	85da      	strh	r2, [r3, #46]	@ 0x2e
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800a736:	68f8      	ldr	r0, [r7, #12]
 800a738:	f7ff ff7a 	bl	800a630 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800a73c:	bf00      	nop
 800a73e:	3710      	adds	r7, #16
 800a740:	46bd      	mov	sp, r7
 800a742:	bd80      	pop	{r7, pc}

0800a744 <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 800a744:	b480      	push	{r7}
 800a746:	b085      	sub	sp, #20
 800a748:	af00      	add	r7, sp, #0
 800a74a:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 800a74c:	687b      	ldr	r3, [r7, #4]
 800a74e:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800a752:	b2db      	uxtb	r3, r3
 800a754:	2b21      	cmp	r3, #33	@ 0x21
 800a756:	d13e      	bne.n	800a7d6 <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800a758:	687b      	ldr	r3, [r7, #4]
 800a75a:	689b      	ldr	r3, [r3, #8]
 800a75c:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800a760:	d114      	bne.n	800a78c <UART_Transmit_IT+0x48>
 800a762:	687b      	ldr	r3, [r7, #4]
 800a764:	691b      	ldr	r3, [r3, #16]
 800a766:	2b00      	cmp	r3, #0
 800a768:	d110      	bne.n	800a78c <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 800a76a:	687b      	ldr	r3, [r7, #4]
 800a76c:	6a1b      	ldr	r3, [r3, #32]
 800a76e:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 800a770:	68fb      	ldr	r3, [r7, #12]
 800a772:	881b      	ldrh	r3, [r3, #0]
 800a774:	461a      	mov	r2, r3
 800a776:	687b      	ldr	r3, [r7, #4]
 800a778:	681b      	ldr	r3, [r3, #0]
 800a77a:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800a77e:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 800a780:	687b      	ldr	r3, [r7, #4]
 800a782:	6a1b      	ldr	r3, [r3, #32]
 800a784:	1c9a      	adds	r2, r3, #2
 800a786:	687b      	ldr	r3, [r7, #4]
 800a788:	621a      	str	r2, [r3, #32]
 800a78a:	e008      	b.n	800a79e <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 800a78c:	687b      	ldr	r3, [r7, #4]
 800a78e:	6a1b      	ldr	r3, [r3, #32]
 800a790:	1c59      	adds	r1, r3, #1
 800a792:	687a      	ldr	r2, [r7, #4]
 800a794:	6211      	str	r1, [r2, #32]
 800a796:	781a      	ldrb	r2, [r3, #0]
 800a798:	687b      	ldr	r3, [r7, #4]
 800a79a:	681b      	ldr	r3, [r3, #0]
 800a79c:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 800a79e:	687b      	ldr	r3, [r7, #4]
 800a7a0:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 800a7a2:	b29b      	uxth	r3, r3
 800a7a4:	3b01      	subs	r3, #1
 800a7a6:	b29b      	uxth	r3, r3
 800a7a8:	687a      	ldr	r2, [r7, #4]
 800a7aa:	4619      	mov	r1, r3
 800a7ac:	84d1      	strh	r1, [r2, #38]	@ 0x26
 800a7ae:	2b00      	cmp	r3, #0
 800a7b0:	d10f      	bne.n	800a7d2 <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 800a7b2:	687b      	ldr	r3, [r7, #4]
 800a7b4:	681b      	ldr	r3, [r3, #0]
 800a7b6:	68da      	ldr	r2, [r3, #12]
 800a7b8:	687b      	ldr	r3, [r7, #4]
 800a7ba:	681b      	ldr	r3, [r3, #0]
 800a7bc:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 800a7c0:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 800a7c2:	687b      	ldr	r3, [r7, #4]
 800a7c4:	681b      	ldr	r3, [r3, #0]
 800a7c6:	68da      	ldr	r2, [r3, #12]
 800a7c8:	687b      	ldr	r3, [r7, #4]
 800a7ca:	681b      	ldr	r3, [r3, #0]
 800a7cc:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800a7d0:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 800a7d2:	2300      	movs	r3, #0
 800a7d4:	e000      	b.n	800a7d8 <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 800a7d6:	2302      	movs	r3, #2
  }
}
 800a7d8:	4618      	mov	r0, r3
 800a7da:	3714      	adds	r7, #20
 800a7dc:	46bd      	mov	sp, r7
 800a7de:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a7e2:	4770      	bx	lr

0800a7e4 <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 800a7e4:	b580      	push	{r7, lr}
 800a7e6:	b082      	sub	sp, #8
 800a7e8:	af00      	add	r7, sp, #0
 800a7ea:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 800a7ec:	687b      	ldr	r3, [r7, #4]
 800a7ee:	681b      	ldr	r3, [r3, #0]
 800a7f0:	68da      	ldr	r2, [r3, #12]
 800a7f2:	687b      	ldr	r3, [r7, #4]
 800a7f4:	681b      	ldr	r3, [r3, #0]
 800a7f6:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800a7fa:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800a7fc:	687b      	ldr	r3, [r7, #4]
 800a7fe:	2220      	movs	r2, #32
 800a800:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 800a804:	6878      	ldr	r0, [r7, #4]
 800a806:	f7ff feff 	bl	800a608 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 800a80a:	2300      	movs	r3, #0
}
 800a80c:	4618      	mov	r0, r3
 800a80e:	3708      	adds	r7, #8
 800a810:	46bd      	mov	sp, r7
 800a812:	bd80      	pop	{r7, pc}

0800a814 <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 800a814:	b580      	push	{r7, lr}
 800a816:	b08c      	sub	sp, #48	@ 0x30
 800a818:	af00      	add	r7, sp, #0
 800a81a:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits = NULL;
 800a81c:	2300      	movs	r3, #0
 800a81e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  uint16_t *pdata16bits = NULL;
 800a820:	2300      	movs	r3, #0
 800a822:	62bb      	str	r3, [r7, #40]	@ 0x28

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800a824:	687b      	ldr	r3, [r7, #4]
 800a826:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 800a82a:	b2db      	uxtb	r3, r3
 800a82c:	2b22      	cmp	r3, #34	@ 0x22
 800a82e:	f040 80aa 	bne.w	800a986 <UART_Receive_IT+0x172>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800a832:	687b      	ldr	r3, [r7, #4]
 800a834:	689b      	ldr	r3, [r3, #8]
 800a836:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800a83a:	d115      	bne.n	800a868 <UART_Receive_IT+0x54>
 800a83c:	687b      	ldr	r3, [r7, #4]
 800a83e:	691b      	ldr	r3, [r3, #16]
 800a840:	2b00      	cmp	r3, #0
 800a842:	d111      	bne.n	800a868 <UART_Receive_IT+0x54>
    {
      /* Unused pdata8bits */
      UNUSED(pdata8bits);
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 800a844:	687b      	ldr	r3, [r7, #4]
 800a846:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a848:	62bb      	str	r3, [r7, #40]	@ 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 800a84a:	687b      	ldr	r3, [r7, #4]
 800a84c:	681b      	ldr	r3, [r3, #0]
 800a84e:	685b      	ldr	r3, [r3, #4]
 800a850:	b29b      	uxth	r3, r3
 800a852:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800a856:	b29a      	uxth	r2, r3
 800a858:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a85a:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 800a85c:	687b      	ldr	r3, [r7, #4]
 800a85e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a860:	1c9a      	adds	r2, r3, #2
 800a862:	687b      	ldr	r3, [r7, #4]
 800a864:	629a      	str	r2, [r3, #40]	@ 0x28
 800a866:	e024      	b.n	800a8b2 <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 800a868:	687b      	ldr	r3, [r7, #4]
 800a86a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a86c:	62fb      	str	r3, [r7, #44]	@ 0x2c
      /* Unused pdata16bits */
      UNUSED(pdata16bits);

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 800a86e:	687b      	ldr	r3, [r7, #4]
 800a870:	689b      	ldr	r3, [r3, #8]
 800a872:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800a876:	d007      	beq.n	800a888 <UART_Receive_IT+0x74>
 800a878:	687b      	ldr	r3, [r7, #4]
 800a87a:	689b      	ldr	r3, [r3, #8]
 800a87c:	2b00      	cmp	r3, #0
 800a87e:	d10a      	bne.n	800a896 <UART_Receive_IT+0x82>
 800a880:	687b      	ldr	r3, [r7, #4]
 800a882:	691b      	ldr	r3, [r3, #16]
 800a884:	2b00      	cmp	r3, #0
 800a886:	d106      	bne.n	800a896 <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 800a888:	687b      	ldr	r3, [r7, #4]
 800a88a:	681b      	ldr	r3, [r3, #0]
 800a88c:	685b      	ldr	r3, [r3, #4]
 800a88e:	b2da      	uxtb	r2, r3
 800a890:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a892:	701a      	strb	r2, [r3, #0]
 800a894:	e008      	b.n	800a8a8 <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 800a896:	687b      	ldr	r3, [r7, #4]
 800a898:	681b      	ldr	r3, [r3, #0]
 800a89a:	685b      	ldr	r3, [r3, #4]
 800a89c:	b2db      	uxtb	r3, r3
 800a89e:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800a8a2:	b2da      	uxtb	r2, r3
 800a8a4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a8a6:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 800a8a8:	687b      	ldr	r3, [r7, #4]
 800a8aa:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a8ac:	1c5a      	adds	r2, r3, #1
 800a8ae:	687b      	ldr	r3, [r7, #4]
 800a8b0:	629a      	str	r2, [r3, #40]	@ 0x28
    }

    if (--huart->RxXferCount == 0U)
 800a8b2:	687b      	ldr	r3, [r7, #4]
 800a8b4:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 800a8b6:	b29b      	uxth	r3, r3
 800a8b8:	3b01      	subs	r3, #1
 800a8ba:	b29b      	uxth	r3, r3
 800a8bc:	687a      	ldr	r2, [r7, #4]
 800a8be:	4619      	mov	r1, r3
 800a8c0:	85d1      	strh	r1, [r2, #46]	@ 0x2e
 800a8c2:	2b00      	cmp	r3, #0
 800a8c4:	d15d      	bne.n	800a982 <UART_Receive_IT+0x16e>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 800a8c6:	687b      	ldr	r3, [r7, #4]
 800a8c8:	681b      	ldr	r3, [r3, #0]
 800a8ca:	68da      	ldr	r2, [r3, #12]
 800a8cc:	687b      	ldr	r3, [r7, #4]
 800a8ce:	681b      	ldr	r3, [r3, #0]
 800a8d0:	f022 0220 	bic.w	r2, r2, #32
 800a8d4:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 800a8d6:	687b      	ldr	r3, [r7, #4]
 800a8d8:	681b      	ldr	r3, [r3, #0]
 800a8da:	68da      	ldr	r2, [r3, #12]
 800a8dc:	687b      	ldr	r3, [r7, #4]
 800a8de:	681b      	ldr	r3, [r3, #0]
 800a8e0:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 800a8e4:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 800a8e6:	687b      	ldr	r3, [r7, #4]
 800a8e8:	681b      	ldr	r3, [r3, #0]
 800a8ea:	695a      	ldr	r2, [r3, #20]
 800a8ec:	687b      	ldr	r3, [r7, #4]
 800a8ee:	681b      	ldr	r3, [r3, #0]
 800a8f0:	f022 0201 	bic.w	r2, r2, #1
 800a8f4:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 800a8f6:	687b      	ldr	r3, [r7, #4]
 800a8f8:	2220      	movs	r2, #32
 800a8fa:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 800a8fe:	687b      	ldr	r3, [r7, #4]
 800a900:	2200      	movs	r2, #0
 800a902:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800a904:	687b      	ldr	r3, [r7, #4]
 800a906:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800a908:	2b01      	cmp	r3, #1
 800a90a:	d135      	bne.n	800a978 <UART_Receive_IT+0x164>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800a90c:	687b      	ldr	r3, [r7, #4]
 800a90e:	2200      	movs	r2, #0
 800a910:	631a      	str	r2, [r3, #48]	@ 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800a912:	687b      	ldr	r3, [r7, #4]
 800a914:	681b      	ldr	r3, [r3, #0]
 800a916:	330c      	adds	r3, #12
 800a918:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a91a:	697b      	ldr	r3, [r7, #20]
 800a91c:	e853 3f00 	ldrex	r3, [r3]
 800a920:	613b      	str	r3, [r7, #16]
   return(result);
 800a922:	693b      	ldr	r3, [r7, #16]
 800a924:	f023 0310 	bic.w	r3, r3, #16
 800a928:	627b      	str	r3, [r7, #36]	@ 0x24
 800a92a:	687b      	ldr	r3, [r7, #4]
 800a92c:	681b      	ldr	r3, [r3, #0]
 800a92e:	330c      	adds	r3, #12
 800a930:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800a932:	623a      	str	r2, [r7, #32]
 800a934:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a936:	69f9      	ldr	r1, [r7, #28]
 800a938:	6a3a      	ldr	r2, [r7, #32]
 800a93a:	e841 2300 	strex	r3, r2, [r1]
 800a93e:	61bb      	str	r3, [r7, #24]
   return(result);
 800a940:	69bb      	ldr	r3, [r7, #24]
 800a942:	2b00      	cmp	r3, #0
 800a944:	d1e5      	bne.n	800a912 <UART_Receive_IT+0xfe>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 800a946:	687b      	ldr	r3, [r7, #4]
 800a948:	681b      	ldr	r3, [r3, #0]
 800a94a:	681b      	ldr	r3, [r3, #0]
 800a94c:	f003 0310 	and.w	r3, r3, #16
 800a950:	2b10      	cmp	r3, #16
 800a952:	d10a      	bne.n	800a96a <UART_Receive_IT+0x156>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 800a954:	2300      	movs	r3, #0
 800a956:	60fb      	str	r3, [r7, #12]
 800a958:	687b      	ldr	r3, [r7, #4]
 800a95a:	681b      	ldr	r3, [r3, #0]
 800a95c:	681b      	ldr	r3, [r3, #0]
 800a95e:	60fb      	str	r3, [r7, #12]
 800a960:	687b      	ldr	r3, [r7, #4]
 800a962:	681b      	ldr	r3, [r3, #0]
 800a964:	685b      	ldr	r3, [r3, #4]
 800a966:	60fb      	str	r3, [r7, #12]
 800a968:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800a96a:	687b      	ldr	r3, [r7, #4]
 800a96c:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 800a96e:	4619      	mov	r1, r3
 800a970:	6878      	ldr	r0, [r7, #4]
 800a972:	f7ff fe67 	bl	800a644 <HAL_UARTEx_RxEventCallback>
 800a976:	e002      	b.n	800a97e <UART_Receive_IT+0x16a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 800a978:	6878      	ldr	r0, [r7, #4]
 800a97a:	f7ff fe4f 	bl	800a61c <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 800a97e:	2300      	movs	r3, #0
 800a980:	e002      	b.n	800a988 <UART_Receive_IT+0x174>
    }
    return HAL_OK;
 800a982:	2300      	movs	r3, #0
 800a984:	e000      	b.n	800a988 <UART_Receive_IT+0x174>
  }
  else
  {
    return HAL_BUSY;
 800a986:	2302      	movs	r3, #2
  }
}
 800a988:	4618      	mov	r0, r3
 800a98a:	3730      	adds	r7, #48	@ 0x30
 800a98c:	46bd      	mov	sp, r7
 800a98e:	bd80      	pop	{r7, pc}

0800a990 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 800a990:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800a994:	b0c0      	sub	sp, #256	@ 0x100
 800a996:	af00      	add	r7, sp, #0
 800a998:	f8c7 00f4 	str.w	r0, [r7, #244]	@ 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800a99c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800a9a0:	681b      	ldr	r3, [r3, #0]
 800a9a2:	691b      	ldr	r3, [r3, #16]
 800a9a4:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 800a9a8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800a9ac:	68d9      	ldr	r1, [r3, #12]
 800a9ae:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800a9b2:	681a      	ldr	r2, [r3, #0]
 800a9b4:	ea40 0301 	orr.w	r3, r0, r1
 800a9b8:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 800a9ba:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800a9be:	689a      	ldr	r2, [r3, #8]
 800a9c0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800a9c4:	691b      	ldr	r3, [r3, #16]
 800a9c6:	431a      	orrs	r2, r3
 800a9c8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800a9cc:	695b      	ldr	r3, [r3, #20]
 800a9ce:	431a      	orrs	r2, r3
 800a9d0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800a9d4:	69db      	ldr	r3, [r3, #28]
 800a9d6:	4313      	orrs	r3, r2
 800a9d8:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
  MODIFY_REG(huart->Instance->CR1,
 800a9dc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800a9e0:	681b      	ldr	r3, [r3, #0]
 800a9e2:	68db      	ldr	r3, [r3, #12]
 800a9e4:	f423 4116 	bic.w	r1, r3, #38400	@ 0x9600
 800a9e8:	f021 010c 	bic.w	r1, r1, #12
 800a9ec:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800a9f0:	681a      	ldr	r2, [r3, #0]
 800a9f2:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 800a9f6:	430b      	orrs	r3, r1
 800a9f8:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 800a9fa:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800a9fe:	681b      	ldr	r3, [r3, #0]
 800aa00:	695b      	ldr	r3, [r3, #20]
 800aa02:	f423 7040 	bic.w	r0, r3, #768	@ 0x300
 800aa06:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800aa0a:	6999      	ldr	r1, [r3, #24]
 800aa0c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800aa10:	681a      	ldr	r2, [r3, #0]
 800aa12:	ea40 0301 	orr.w	r3, r0, r1
 800aa16:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 800aa18:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800aa1c:	681a      	ldr	r2, [r3, #0]
 800aa1e:	4b8f      	ldr	r3, [pc, #572]	@ (800ac5c <UART_SetConfig+0x2cc>)
 800aa20:	429a      	cmp	r2, r3
 800aa22:	d005      	beq.n	800aa30 <UART_SetConfig+0xa0>
 800aa24:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800aa28:	681a      	ldr	r2, [r3, #0]
 800aa2a:	4b8d      	ldr	r3, [pc, #564]	@ (800ac60 <UART_SetConfig+0x2d0>)
 800aa2c:	429a      	cmp	r2, r3
 800aa2e:	d104      	bne.n	800aa3a <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 800aa30:	f7fd fbae 	bl	8008190 <HAL_RCC_GetPCLK2Freq>
 800aa34:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
 800aa38:	e003      	b.n	800aa42 <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 800aa3a:	f7fd fb95 	bl	8008168 <HAL_RCC_GetPCLK1Freq>
 800aa3e:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800aa42:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800aa46:	69db      	ldr	r3, [r3, #28]
 800aa48:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800aa4c:	f040 810c 	bne.w	800ac68 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 800aa50:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800aa54:	2200      	movs	r2, #0
 800aa56:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 800aa5a:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 800aa5e:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	@ 0xe8
 800aa62:	4622      	mov	r2, r4
 800aa64:	462b      	mov	r3, r5
 800aa66:	1891      	adds	r1, r2, r2
 800aa68:	65b9      	str	r1, [r7, #88]	@ 0x58
 800aa6a:	415b      	adcs	r3, r3
 800aa6c:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800aa6e:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 800aa72:	4621      	mov	r1, r4
 800aa74:	eb12 0801 	adds.w	r8, r2, r1
 800aa78:	4629      	mov	r1, r5
 800aa7a:	eb43 0901 	adc.w	r9, r3, r1
 800aa7e:	f04f 0200 	mov.w	r2, #0
 800aa82:	f04f 0300 	mov.w	r3, #0
 800aa86:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 800aa8a:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 800aa8e:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 800aa92:	4690      	mov	r8, r2
 800aa94:	4699      	mov	r9, r3
 800aa96:	4623      	mov	r3, r4
 800aa98:	eb18 0303 	adds.w	r3, r8, r3
 800aa9c:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 800aaa0:	462b      	mov	r3, r5
 800aaa2:	eb49 0303 	adc.w	r3, r9, r3
 800aaa6:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 800aaaa:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800aaae:	685b      	ldr	r3, [r3, #4]
 800aab0:	2200      	movs	r2, #0
 800aab2:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 800aab6:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 800aaba:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 800aabe:	460b      	mov	r3, r1
 800aac0:	18db      	adds	r3, r3, r3
 800aac2:	653b      	str	r3, [r7, #80]	@ 0x50
 800aac4:	4613      	mov	r3, r2
 800aac6:	eb42 0303 	adc.w	r3, r2, r3
 800aaca:	657b      	str	r3, [r7, #84]	@ 0x54
 800aacc:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 800aad0:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	@ 0xe0
 800aad4:	f7f5 ff3a 	bl	800094c <__aeabi_uldivmod>
 800aad8:	4602      	mov	r2, r0
 800aada:	460b      	mov	r3, r1
 800aadc:	4b61      	ldr	r3, [pc, #388]	@ (800ac64 <UART_SetConfig+0x2d4>)
 800aade:	fba3 2302 	umull	r2, r3, r3, r2
 800aae2:	095b      	lsrs	r3, r3, #5
 800aae4:	011c      	lsls	r4, r3, #4
 800aae6:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800aaea:	2200      	movs	r2, #0
 800aaec:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 800aaf0:	f8c7 20d4 	str.w	r2, [r7, #212]	@ 0xd4
 800aaf4:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	@ 0xd0
 800aaf8:	4642      	mov	r2, r8
 800aafa:	464b      	mov	r3, r9
 800aafc:	1891      	adds	r1, r2, r2
 800aafe:	64b9      	str	r1, [r7, #72]	@ 0x48
 800ab00:	415b      	adcs	r3, r3
 800ab02:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800ab04:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 800ab08:	4641      	mov	r1, r8
 800ab0a:	eb12 0a01 	adds.w	sl, r2, r1
 800ab0e:	4649      	mov	r1, r9
 800ab10:	eb43 0b01 	adc.w	fp, r3, r1
 800ab14:	f04f 0200 	mov.w	r2, #0
 800ab18:	f04f 0300 	mov.w	r3, #0
 800ab1c:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 800ab20:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 800ab24:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 800ab28:	4692      	mov	sl, r2
 800ab2a:	469b      	mov	fp, r3
 800ab2c:	4643      	mov	r3, r8
 800ab2e:	eb1a 0303 	adds.w	r3, sl, r3
 800ab32:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 800ab36:	464b      	mov	r3, r9
 800ab38:	eb4b 0303 	adc.w	r3, fp, r3
 800ab3c:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 800ab40:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800ab44:	685b      	ldr	r3, [r3, #4]
 800ab46:	2200      	movs	r2, #0
 800ab48:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 800ab4c:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 800ab50:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 800ab54:	460b      	mov	r3, r1
 800ab56:	18db      	adds	r3, r3, r3
 800ab58:	643b      	str	r3, [r7, #64]	@ 0x40
 800ab5a:	4613      	mov	r3, r2
 800ab5c:	eb42 0303 	adc.w	r3, r2, r3
 800ab60:	647b      	str	r3, [r7, #68]	@ 0x44
 800ab62:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 800ab66:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	@ 0xc8
 800ab6a:	f7f5 feef 	bl	800094c <__aeabi_uldivmod>
 800ab6e:	4602      	mov	r2, r0
 800ab70:	460b      	mov	r3, r1
 800ab72:	4611      	mov	r1, r2
 800ab74:	4b3b      	ldr	r3, [pc, #236]	@ (800ac64 <UART_SetConfig+0x2d4>)
 800ab76:	fba3 2301 	umull	r2, r3, r3, r1
 800ab7a:	095b      	lsrs	r3, r3, #5
 800ab7c:	2264      	movs	r2, #100	@ 0x64
 800ab7e:	fb02 f303 	mul.w	r3, r2, r3
 800ab82:	1acb      	subs	r3, r1, r3
 800ab84:	00db      	lsls	r3, r3, #3
 800ab86:	f103 0232 	add.w	r2, r3, #50	@ 0x32
 800ab8a:	4b36      	ldr	r3, [pc, #216]	@ (800ac64 <UART_SetConfig+0x2d4>)
 800ab8c:	fba3 2302 	umull	r2, r3, r3, r2
 800ab90:	095b      	lsrs	r3, r3, #5
 800ab92:	005b      	lsls	r3, r3, #1
 800ab94:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 800ab98:	441c      	add	r4, r3
 800ab9a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800ab9e:	2200      	movs	r2, #0
 800aba0:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 800aba4:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 800aba8:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	@ 0xb8
 800abac:	4642      	mov	r2, r8
 800abae:	464b      	mov	r3, r9
 800abb0:	1891      	adds	r1, r2, r2
 800abb2:	63b9      	str	r1, [r7, #56]	@ 0x38
 800abb4:	415b      	adcs	r3, r3
 800abb6:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800abb8:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 800abbc:	4641      	mov	r1, r8
 800abbe:	1851      	adds	r1, r2, r1
 800abc0:	6339      	str	r1, [r7, #48]	@ 0x30
 800abc2:	4649      	mov	r1, r9
 800abc4:	414b      	adcs	r3, r1
 800abc6:	637b      	str	r3, [r7, #52]	@ 0x34
 800abc8:	f04f 0200 	mov.w	r2, #0
 800abcc:	f04f 0300 	mov.w	r3, #0
 800abd0:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	@ 0x30
 800abd4:	4659      	mov	r1, fp
 800abd6:	00cb      	lsls	r3, r1, #3
 800abd8:	4651      	mov	r1, sl
 800abda:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800abde:	4651      	mov	r1, sl
 800abe0:	00ca      	lsls	r2, r1, #3
 800abe2:	4610      	mov	r0, r2
 800abe4:	4619      	mov	r1, r3
 800abe6:	4603      	mov	r3, r0
 800abe8:	4642      	mov	r2, r8
 800abea:	189b      	adds	r3, r3, r2
 800abec:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 800abf0:	464b      	mov	r3, r9
 800abf2:	460a      	mov	r2, r1
 800abf4:	eb42 0303 	adc.w	r3, r2, r3
 800abf8:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 800abfc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800ac00:	685b      	ldr	r3, [r3, #4]
 800ac02:	2200      	movs	r2, #0
 800ac04:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 800ac08:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 800ac0c:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 800ac10:	460b      	mov	r3, r1
 800ac12:	18db      	adds	r3, r3, r3
 800ac14:	62bb      	str	r3, [r7, #40]	@ 0x28
 800ac16:	4613      	mov	r3, r2
 800ac18:	eb42 0303 	adc.w	r3, r2, r3
 800ac1c:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800ac1e:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 800ac22:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	@ 0xb0
 800ac26:	f7f5 fe91 	bl	800094c <__aeabi_uldivmod>
 800ac2a:	4602      	mov	r2, r0
 800ac2c:	460b      	mov	r3, r1
 800ac2e:	4b0d      	ldr	r3, [pc, #52]	@ (800ac64 <UART_SetConfig+0x2d4>)
 800ac30:	fba3 1302 	umull	r1, r3, r3, r2
 800ac34:	095b      	lsrs	r3, r3, #5
 800ac36:	2164      	movs	r1, #100	@ 0x64
 800ac38:	fb01 f303 	mul.w	r3, r1, r3
 800ac3c:	1ad3      	subs	r3, r2, r3
 800ac3e:	00db      	lsls	r3, r3, #3
 800ac40:	3332      	adds	r3, #50	@ 0x32
 800ac42:	4a08      	ldr	r2, [pc, #32]	@ (800ac64 <UART_SetConfig+0x2d4>)
 800ac44:	fba2 2303 	umull	r2, r3, r2, r3
 800ac48:	095b      	lsrs	r3, r3, #5
 800ac4a:	f003 0207 	and.w	r2, r3, #7
 800ac4e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800ac52:	681b      	ldr	r3, [r3, #0]
 800ac54:	4422      	add	r2, r4
 800ac56:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 800ac58:	e106      	b.n	800ae68 <UART_SetConfig+0x4d8>
 800ac5a:	bf00      	nop
 800ac5c:	40011000 	.word	0x40011000
 800ac60:	40011400 	.word	0x40011400
 800ac64:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 800ac68:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800ac6c:	2200      	movs	r2, #0
 800ac6e:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 800ac72:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 800ac76:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	@ 0xa0
 800ac7a:	4642      	mov	r2, r8
 800ac7c:	464b      	mov	r3, r9
 800ac7e:	1891      	adds	r1, r2, r2
 800ac80:	6239      	str	r1, [r7, #32]
 800ac82:	415b      	adcs	r3, r3
 800ac84:	627b      	str	r3, [r7, #36]	@ 0x24
 800ac86:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 800ac8a:	4641      	mov	r1, r8
 800ac8c:	1854      	adds	r4, r2, r1
 800ac8e:	4649      	mov	r1, r9
 800ac90:	eb43 0501 	adc.w	r5, r3, r1
 800ac94:	f04f 0200 	mov.w	r2, #0
 800ac98:	f04f 0300 	mov.w	r3, #0
 800ac9c:	00eb      	lsls	r3, r5, #3
 800ac9e:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 800aca2:	00e2      	lsls	r2, r4, #3
 800aca4:	4614      	mov	r4, r2
 800aca6:	461d      	mov	r5, r3
 800aca8:	4643      	mov	r3, r8
 800acaa:	18e3      	adds	r3, r4, r3
 800acac:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 800acb0:	464b      	mov	r3, r9
 800acb2:	eb45 0303 	adc.w	r3, r5, r3
 800acb6:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 800acba:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800acbe:	685b      	ldr	r3, [r3, #4]
 800acc0:	2200      	movs	r2, #0
 800acc2:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 800acc6:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 800acca:	f04f 0200 	mov.w	r2, #0
 800acce:	f04f 0300 	mov.w	r3, #0
 800acd2:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 800acd6:	4629      	mov	r1, r5
 800acd8:	008b      	lsls	r3, r1, #2
 800acda:	4621      	mov	r1, r4
 800acdc:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800ace0:	4621      	mov	r1, r4
 800ace2:	008a      	lsls	r2, r1, #2
 800ace4:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	@ 0x98
 800ace8:	f7f5 fe30 	bl	800094c <__aeabi_uldivmod>
 800acec:	4602      	mov	r2, r0
 800acee:	460b      	mov	r3, r1
 800acf0:	4b60      	ldr	r3, [pc, #384]	@ (800ae74 <UART_SetConfig+0x4e4>)
 800acf2:	fba3 2302 	umull	r2, r3, r3, r2
 800acf6:	095b      	lsrs	r3, r3, #5
 800acf8:	011c      	lsls	r4, r3, #4
 800acfa:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800acfe:	2200      	movs	r2, #0
 800ad00:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 800ad04:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 800ad08:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	@ 0x88
 800ad0c:	4642      	mov	r2, r8
 800ad0e:	464b      	mov	r3, r9
 800ad10:	1891      	adds	r1, r2, r2
 800ad12:	61b9      	str	r1, [r7, #24]
 800ad14:	415b      	adcs	r3, r3
 800ad16:	61fb      	str	r3, [r7, #28]
 800ad18:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 800ad1c:	4641      	mov	r1, r8
 800ad1e:	1851      	adds	r1, r2, r1
 800ad20:	6139      	str	r1, [r7, #16]
 800ad22:	4649      	mov	r1, r9
 800ad24:	414b      	adcs	r3, r1
 800ad26:	617b      	str	r3, [r7, #20]
 800ad28:	f04f 0200 	mov.w	r2, #0
 800ad2c:	f04f 0300 	mov.w	r3, #0
 800ad30:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 800ad34:	4659      	mov	r1, fp
 800ad36:	00cb      	lsls	r3, r1, #3
 800ad38:	4651      	mov	r1, sl
 800ad3a:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800ad3e:	4651      	mov	r1, sl
 800ad40:	00ca      	lsls	r2, r1, #3
 800ad42:	4610      	mov	r0, r2
 800ad44:	4619      	mov	r1, r3
 800ad46:	4603      	mov	r3, r0
 800ad48:	4642      	mov	r2, r8
 800ad4a:	189b      	adds	r3, r3, r2
 800ad4c:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 800ad50:	464b      	mov	r3, r9
 800ad52:	460a      	mov	r2, r1
 800ad54:	eb42 0303 	adc.w	r3, r2, r3
 800ad58:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 800ad5c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800ad60:	685b      	ldr	r3, [r3, #4]
 800ad62:	2200      	movs	r2, #0
 800ad64:	67bb      	str	r3, [r7, #120]	@ 0x78
 800ad66:	67fa      	str	r2, [r7, #124]	@ 0x7c
 800ad68:	f04f 0200 	mov.w	r2, #0
 800ad6c:	f04f 0300 	mov.w	r3, #0
 800ad70:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	@ 0x78
 800ad74:	4649      	mov	r1, r9
 800ad76:	008b      	lsls	r3, r1, #2
 800ad78:	4641      	mov	r1, r8
 800ad7a:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800ad7e:	4641      	mov	r1, r8
 800ad80:	008a      	lsls	r2, r1, #2
 800ad82:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 800ad86:	f7f5 fde1 	bl	800094c <__aeabi_uldivmod>
 800ad8a:	4602      	mov	r2, r0
 800ad8c:	460b      	mov	r3, r1
 800ad8e:	4611      	mov	r1, r2
 800ad90:	4b38      	ldr	r3, [pc, #224]	@ (800ae74 <UART_SetConfig+0x4e4>)
 800ad92:	fba3 2301 	umull	r2, r3, r3, r1
 800ad96:	095b      	lsrs	r3, r3, #5
 800ad98:	2264      	movs	r2, #100	@ 0x64
 800ad9a:	fb02 f303 	mul.w	r3, r2, r3
 800ad9e:	1acb      	subs	r3, r1, r3
 800ada0:	011b      	lsls	r3, r3, #4
 800ada2:	3332      	adds	r3, #50	@ 0x32
 800ada4:	4a33      	ldr	r2, [pc, #204]	@ (800ae74 <UART_SetConfig+0x4e4>)
 800ada6:	fba2 2303 	umull	r2, r3, r2, r3
 800adaa:	095b      	lsrs	r3, r3, #5
 800adac:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 800adb0:	441c      	add	r4, r3
 800adb2:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800adb6:	2200      	movs	r2, #0
 800adb8:	673b      	str	r3, [r7, #112]	@ 0x70
 800adba:	677a      	str	r2, [r7, #116]	@ 0x74
 800adbc:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	@ 0x70
 800adc0:	4642      	mov	r2, r8
 800adc2:	464b      	mov	r3, r9
 800adc4:	1891      	adds	r1, r2, r2
 800adc6:	60b9      	str	r1, [r7, #8]
 800adc8:	415b      	adcs	r3, r3
 800adca:	60fb      	str	r3, [r7, #12]
 800adcc:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 800add0:	4641      	mov	r1, r8
 800add2:	1851      	adds	r1, r2, r1
 800add4:	6039      	str	r1, [r7, #0]
 800add6:	4649      	mov	r1, r9
 800add8:	414b      	adcs	r3, r1
 800adda:	607b      	str	r3, [r7, #4]
 800addc:	f04f 0200 	mov.w	r2, #0
 800ade0:	f04f 0300 	mov.w	r3, #0
 800ade4:	e9d7 ab00 	ldrd	sl, fp, [r7]
 800ade8:	4659      	mov	r1, fp
 800adea:	00cb      	lsls	r3, r1, #3
 800adec:	4651      	mov	r1, sl
 800adee:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800adf2:	4651      	mov	r1, sl
 800adf4:	00ca      	lsls	r2, r1, #3
 800adf6:	4610      	mov	r0, r2
 800adf8:	4619      	mov	r1, r3
 800adfa:	4603      	mov	r3, r0
 800adfc:	4642      	mov	r2, r8
 800adfe:	189b      	adds	r3, r3, r2
 800ae00:	66bb      	str	r3, [r7, #104]	@ 0x68
 800ae02:	464b      	mov	r3, r9
 800ae04:	460a      	mov	r2, r1
 800ae06:	eb42 0303 	adc.w	r3, r2, r3
 800ae0a:	66fb      	str	r3, [r7, #108]	@ 0x6c
 800ae0c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800ae10:	685b      	ldr	r3, [r3, #4]
 800ae12:	2200      	movs	r2, #0
 800ae14:	663b      	str	r3, [r7, #96]	@ 0x60
 800ae16:	667a      	str	r2, [r7, #100]	@ 0x64
 800ae18:	f04f 0200 	mov.w	r2, #0
 800ae1c:	f04f 0300 	mov.w	r3, #0
 800ae20:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	@ 0x60
 800ae24:	4649      	mov	r1, r9
 800ae26:	008b      	lsls	r3, r1, #2
 800ae28:	4641      	mov	r1, r8
 800ae2a:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800ae2e:	4641      	mov	r1, r8
 800ae30:	008a      	lsls	r2, r1, #2
 800ae32:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 800ae36:	f7f5 fd89 	bl	800094c <__aeabi_uldivmod>
 800ae3a:	4602      	mov	r2, r0
 800ae3c:	460b      	mov	r3, r1
 800ae3e:	4b0d      	ldr	r3, [pc, #52]	@ (800ae74 <UART_SetConfig+0x4e4>)
 800ae40:	fba3 1302 	umull	r1, r3, r3, r2
 800ae44:	095b      	lsrs	r3, r3, #5
 800ae46:	2164      	movs	r1, #100	@ 0x64
 800ae48:	fb01 f303 	mul.w	r3, r1, r3
 800ae4c:	1ad3      	subs	r3, r2, r3
 800ae4e:	011b      	lsls	r3, r3, #4
 800ae50:	3332      	adds	r3, #50	@ 0x32
 800ae52:	4a08      	ldr	r2, [pc, #32]	@ (800ae74 <UART_SetConfig+0x4e4>)
 800ae54:	fba2 2303 	umull	r2, r3, r2, r3
 800ae58:	095b      	lsrs	r3, r3, #5
 800ae5a:	f003 020f 	and.w	r2, r3, #15
 800ae5e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800ae62:	681b      	ldr	r3, [r3, #0]
 800ae64:	4422      	add	r2, r4
 800ae66:	609a      	str	r2, [r3, #8]
}
 800ae68:	bf00      	nop
 800ae6a:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 800ae6e:	46bd      	mov	sp, r7
 800ae70:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800ae74:	51eb851f 	.word	0x51eb851f

0800ae78 <SDIO_Init>:
  * @param  SDIOx: Pointer to SDMMC register base
  * @param  Init: SDMMC initialization structure   
  * @retval HAL status
  */
HAL_StatusTypeDef SDIO_Init(SDIO_TypeDef *SDIOx, SDIO_InitTypeDef Init)
{
 800ae78:	b084      	sub	sp, #16
 800ae7a:	b480      	push	{r7}
 800ae7c:	b085      	sub	sp, #20
 800ae7e:	af00      	add	r7, sp, #0
 800ae80:	6078      	str	r0, [r7, #4]
 800ae82:	f107 001c 	add.w	r0, r7, #28
 800ae86:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  uint32_t tmpreg = 0;
 800ae8a:	2300      	movs	r3, #0
 800ae8c:	60fb      	str	r3, [r7, #12]
  assert_param(IS_SDIO_BUS_WIDE(Init.BusWide));
  assert_param(IS_SDIO_HARDWARE_FLOW_CONTROL(Init.HardwareFlowControl));
  assert_param(IS_SDIO_CLKDIV(Init.ClockDiv));
  
  /* Set SDMMC configuration parameters */
  tmpreg |= (Init.ClockEdge           |\
 800ae8e:	69fa      	ldr	r2, [r7, #28]
             Init.ClockBypass         |\
 800ae90:	6a3b      	ldr	r3, [r7, #32]
  tmpreg |= (Init.ClockEdge           |\
 800ae92:	431a      	orrs	r2, r3
             Init.ClockPowerSave      |\
 800ae94:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
             Init.ClockBypass         |\
 800ae96:	431a      	orrs	r2, r3
             Init.BusWide             |\
 800ae98:	6abb      	ldr	r3, [r7, #40]	@ 0x28
             Init.ClockPowerSave      |\
 800ae9a:	431a      	orrs	r2, r3
             Init.HardwareFlowControl |\
 800ae9c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
             Init.BusWide             |\
 800ae9e:	431a      	orrs	r2, r3
             Init.ClockDiv
 800aea0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
             Init.HardwareFlowControl |\
 800aea2:	4313      	orrs	r3, r2
  tmpreg |= (Init.ClockEdge           |\
 800aea4:	68fa      	ldr	r2, [r7, #12]
 800aea6:	4313      	orrs	r3, r2
 800aea8:	60fb      	str	r3, [r7, #12]
             ); 
  
  /* Write to SDMMC CLKCR */
  MODIFY_REG(SDIOx->CLKCR, CLKCR_CLEAR_MASK, tmpreg);  
 800aeaa:	687b      	ldr	r3, [r7, #4]
 800aeac:	685b      	ldr	r3, [r3, #4]
 800aeae:	f423 43fd 	bic.w	r3, r3, #32384	@ 0x7e80
 800aeb2:	f023 037f 	bic.w	r3, r3, #127	@ 0x7f
 800aeb6:	68fa      	ldr	r2, [r7, #12]
 800aeb8:	431a      	orrs	r2, r3
 800aeba:	687b      	ldr	r3, [r7, #4]
 800aebc:	605a      	str	r2, [r3, #4]

  return HAL_OK;
 800aebe:	2300      	movs	r3, #0
}
 800aec0:	4618      	mov	r0, r3
 800aec2:	3714      	adds	r7, #20
 800aec4:	46bd      	mov	sp, r7
 800aec6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aeca:	b004      	add	sp, #16
 800aecc:	4770      	bx	lr

0800aece <SDIO_ReadFIFO>:
  * @brief  Read data (word) from Rx FIFO in blocking mode (polling) 
  * @param  SDIOx: Pointer to SDMMC register base
  * @retval HAL status
  */
uint32_t SDIO_ReadFIFO(SDIO_TypeDef *SDIOx)
{
 800aece:	b480      	push	{r7}
 800aed0:	b083      	sub	sp, #12
 800aed2:	af00      	add	r7, sp, #0
 800aed4:	6078      	str	r0, [r7, #4]
  /* Read data from Rx FIFO */ 
  return (SDIOx->FIFO);
 800aed6:	687b      	ldr	r3, [r7, #4]
 800aed8:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
}
 800aedc:	4618      	mov	r0, r3
 800aede:	370c      	adds	r7, #12
 800aee0:	46bd      	mov	sp, r7
 800aee2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aee6:	4770      	bx	lr

0800aee8 <SDIO_PowerState_ON>:
  * @brief  Set SDMMC Power state to ON. 
  * @param  SDIOx: Pointer to SDMMC register base
  * @retval HAL status
  */
HAL_StatusTypeDef SDIO_PowerState_ON(SDIO_TypeDef *SDIOx)
{  
 800aee8:	b480      	push	{r7}
 800aeea:	b083      	sub	sp, #12
 800aeec:	af00      	add	r7, sp, #0
 800aeee:	6078      	str	r0, [r7, #4]
  /* Set power state to ON */ 
  SDIOx->POWER = SDIO_POWER_PWRCTRL;
 800aef0:	687b      	ldr	r3, [r7, #4]
 800aef2:	2203      	movs	r2, #3
 800aef4:	601a      	str	r2, [r3, #0]

  return HAL_OK;
 800aef6:	2300      	movs	r3, #0
}
 800aef8:	4618      	mov	r0, r3
 800aefa:	370c      	adds	r7, #12
 800aefc:	46bd      	mov	sp, r7
 800aefe:	f85d 7b04 	ldr.w	r7, [sp], #4
 800af02:	4770      	bx	lr

0800af04 <SDIO_GetPowerState>:
  *            - 0x00: Power OFF
  *            - 0x02: Power UP
  *            - 0x03: Power ON 
  */
uint32_t SDIO_GetPowerState(SDIO_TypeDef *SDIOx)  
{
 800af04:	b480      	push	{r7}
 800af06:	b083      	sub	sp, #12
 800af08:	af00      	add	r7, sp, #0
 800af0a:	6078      	str	r0, [r7, #4]
  return (SDIOx->POWER & SDIO_POWER_PWRCTRL);
 800af0c:	687b      	ldr	r3, [r7, #4]
 800af0e:	681b      	ldr	r3, [r3, #0]
 800af10:	f003 0303 	and.w	r3, r3, #3
}
 800af14:	4618      	mov	r0, r3
 800af16:	370c      	adds	r7, #12
 800af18:	46bd      	mov	sp, r7
 800af1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800af1e:	4770      	bx	lr

0800af20 <SDIO_SendCommand>:
  * @param  Command: pointer to a SDIO_CmdInitTypeDef structure that contains 
  *         the configuration information for the SDMMC command
  * @retval HAL status
  */
HAL_StatusTypeDef SDIO_SendCommand(SDIO_TypeDef *SDIOx, SDIO_CmdInitTypeDef *Command)
{
 800af20:	b480      	push	{r7}
 800af22:	b085      	sub	sp, #20
 800af24:	af00      	add	r7, sp, #0
 800af26:	6078      	str	r0, [r7, #4]
 800af28:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0;
 800af2a:	2300      	movs	r3, #0
 800af2c:	60fb      	str	r3, [r7, #12]
  assert_param(IS_SDIO_RESPONSE(Command->Response));
  assert_param(IS_SDIO_WAIT(Command->WaitForInterrupt));
  assert_param(IS_SDIO_CPSM(Command->CPSM));

  /* Set the SDMMC Argument value */
  SDIOx->ARG = Command->Argument;
 800af2e:	683b      	ldr	r3, [r7, #0]
 800af30:	681a      	ldr	r2, [r3, #0]
 800af32:	687b      	ldr	r3, [r7, #4]
 800af34:	609a      	str	r2, [r3, #8]

  /* Set SDMMC command parameters */
  tmpreg |= (uint32_t)(Command->CmdIndex         |\
 800af36:	683b      	ldr	r3, [r7, #0]
 800af38:	685a      	ldr	r2, [r3, #4]
                       Command->Response         |\
 800af3a:	683b      	ldr	r3, [r7, #0]
 800af3c:	689b      	ldr	r3, [r3, #8]
  tmpreg |= (uint32_t)(Command->CmdIndex         |\
 800af3e:	431a      	orrs	r2, r3
                       Command->WaitForInterrupt |\
 800af40:	683b      	ldr	r3, [r7, #0]
 800af42:	68db      	ldr	r3, [r3, #12]
                       Command->Response         |\
 800af44:	431a      	orrs	r2, r3
                       Command->CPSM);
 800af46:	683b      	ldr	r3, [r7, #0]
 800af48:	691b      	ldr	r3, [r3, #16]
                       Command->WaitForInterrupt |\
 800af4a:	4313      	orrs	r3, r2
  tmpreg |= (uint32_t)(Command->CmdIndex         |\
 800af4c:	68fa      	ldr	r2, [r7, #12]
 800af4e:	4313      	orrs	r3, r2
 800af50:	60fb      	str	r3, [r7, #12]
  
  /* Write to SDMMC CMD register */
  MODIFY_REG(SDIOx->CMD, CMD_CLEAR_MASK, tmpreg); 
 800af52:	687b      	ldr	r3, [r7, #4]
 800af54:	68db      	ldr	r3, [r3, #12]
 800af56:	f423 637f 	bic.w	r3, r3, #4080	@ 0xff0
 800af5a:	f023 030f 	bic.w	r3, r3, #15
 800af5e:	68fa      	ldr	r2, [r7, #12]
 800af60:	431a      	orrs	r2, r3
 800af62:	687b      	ldr	r3, [r7, #4]
 800af64:	60da      	str	r2, [r3, #12]
  
  return HAL_OK;  
 800af66:	2300      	movs	r3, #0
}
 800af68:	4618      	mov	r0, r3
 800af6a:	3714      	adds	r7, #20
 800af6c:	46bd      	mov	sp, r7
 800af6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800af72:	4770      	bx	lr

0800af74 <SDIO_GetCommandResponse>:
  * @brief  Return the command index of last command for which response received
  * @param  SDIOx: Pointer to SDMMC register base
  * @retval Command index of the last command response received
  */
uint8_t SDIO_GetCommandResponse(SDIO_TypeDef *SDIOx)
{
 800af74:	b480      	push	{r7}
 800af76:	b083      	sub	sp, #12
 800af78:	af00      	add	r7, sp, #0
 800af7a:	6078      	str	r0, [r7, #4]
  return (uint8_t)(SDIOx->RESPCMD);
 800af7c:	687b      	ldr	r3, [r7, #4]
 800af7e:	691b      	ldr	r3, [r3, #16]
 800af80:	b2db      	uxtb	r3, r3
}
 800af82:	4618      	mov	r0, r3
 800af84:	370c      	adds	r7, #12
 800af86:	46bd      	mov	sp, r7
 800af88:	f85d 7b04 	ldr.w	r7, [sp], #4
 800af8c:	4770      	bx	lr

0800af8e <SDIO_GetResponse>:
  *            @arg SDIO_RESP3: Response Register 3
  *            @arg SDIO_RESP4: Response Register 4  
  * @retval The Corresponding response register value
  */
uint32_t SDIO_GetResponse(SDIO_TypeDef *SDIOx, uint32_t Response)
{
 800af8e:	b480      	push	{r7}
 800af90:	b085      	sub	sp, #20
 800af92:	af00      	add	r7, sp, #0
 800af94:	6078      	str	r0, [r7, #4]
 800af96:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_SDIO_RESP(Response));
  
  /* Get the response */
  tmp = (uint32_t)(&(SDIOx->RESP1)) + Response;
 800af98:	687b      	ldr	r3, [r7, #4]
 800af9a:	3314      	adds	r3, #20
 800af9c:	461a      	mov	r2, r3
 800af9e:	683b      	ldr	r3, [r7, #0]
 800afa0:	4413      	add	r3, r2
 800afa2:	60fb      	str	r3, [r7, #12]
  
  return (*(__IO uint32_t *) tmp);
 800afa4:	68fb      	ldr	r3, [r7, #12]
 800afa6:	681b      	ldr	r3, [r3, #0]
}  
 800afa8:	4618      	mov	r0, r3
 800afaa:	3714      	adds	r7, #20
 800afac:	46bd      	mov	sp, r7
 800afae:	f85d 7b04 	ldr.w	r7, [sp], #4
 800afb2:	4770      	bx	lr

0800afb4 <SDIO_ConfigData>:
  * @param  Data : pointer to a SDIO_DataInitTypeDef structure 
  *         that contains the configuration information for the SDMMC data.
  * @retval HAL status
  */
HAL_StatusTypeDef SDIO_ConfigData(SDIO_TypeDef *SDIOx, SDIO_DataInitTypeDef* Data)
{
 800afb4:	b480      	push	{r7}
 800afb6:	b085      	sub	sp, #20
 800afb8:	af00      	add	r7, sp, #0
 800afba:	6078      	str	r0, [r7, #4]
 800afbc:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0;
 800afbe:	2300      	movs	r3, #0
 800afc0:	60fb      	str	r3, [r7, #12]
  assert_param(IS_SDIO_TRANSFER_DIR(Data->TransferDir));
  assert_param(IS_SDIO_TRANSFER_MODE(Data->TransferMode));
  assert_param(IS_SDIO_DPSM(Data->DPSM));

  /* Set the SDMMC Data TimeOut value */
  SDIOx->DTIMER = Data->DataTimeOut;
 800afc2:	683b      	ldr	r3, [r7, #0]
 800afc4:	681a      	ldr	r2, [r3, #0]
 800afc6:	687b      	ldr	r3, [r7, #4]
 800afc8:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Set the SDMMC DataLength value */
  SDIOx->DLEN = Data->DataLength;
 800afca:	683b      	ldr	r3, [r7, #0]
 800afcc:	685a      	ldr	r2, [r3, #4]
 800afce:	687b      	ldr	r3, [r7, #4]
 800afd0:	629a      	str	r2, [r3, #40]	@ 0x28

  /* Set the SDMMC data configuration parameters */
  tmpreg |= (uint32_t)(Data->DataBlockSize |\
 800afd2:	683b      	ldr	r3, [r7, #0]
 800afd4:	689a      	ldr	r2, [r3, #8]
                       Data->TransferDir   |\
 800afd6:	683b      	ldr	r3, [r7, #0]
 800afd8:	68db      	ldr	r3, [r3, #12]
  tmpreg |= (uint32_t)(Data->DataBlockSize |\
 800afda:	431a      	orrs	r2, r3
                       Data->TransferMode  |\
 800afdc:	683b      	ldr	r3, [r7, #0]
 800afde:	691b      	ldr	r3, [r3, #16]
                       Data->TransferDir   |\
 800afe0:	431a      	orrs	r2, r3
                       Data->DPSM);
 800afe2:	683b      	ldr	r3, [r7, #0]
 800afe4:	695b      	ldr	r3, [r3, #20]
                       Data->TransferMode  |\
 800afe6:	4313      	orrs	r3, r2
  tmpreg |= (uint32_t)(Data->DataBlockSize |\
 800afe8:	68fa      	ldr	r2, [r7, #12]
 800afea:	4313      	orrs	r3, r2
 800afec:	60fb      	str	r3, [r7, #12]
  
  /* Write to SDMMC DCTRL */
  MODIFY_REG(SDIOx->DCTRL, DCTRL_CLEAR_MASK, tmpreg);
 800afee:	687b      	ldr	r3, [r7, #4]
 800aff0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800aff2:	f023 02f7 	bic.w	r2, r3, #247	@ 0xf7
 800aff6:	68fb      	ldr	r3, [r7, #12]
 800aff8:	431a      	orrs	r2, r3
 800affa:	687b      	ldr	r3, [r7, #4]
 800affc:	62da      	str	r2, [r3, #44]	@ 0x2c

  return HAL_OK;
 800affe:	2300      	movs	r3, #0

}
 800b000:	4618      	mov	r0, r3
 800b002:	3714      	adds	r7, #20
 800b004:	46bd      	mov	sp, r7
 800b006:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b00a:	4770      	bx	lr

0800b00c <SDMMC_CmdBlockLength>:
  * @brief  Send the Data Block Length command and check the response
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdBlockLength(SDIO_TypeDef *SDIOx, uint32_t BlockSize)
{
 800b00c:	b580      	push	{r7, lr}
 800b00e:	b088      	sub	sp, #32
 800b010:	af00      	add	r7, sp, #0
 800b012:	6078      	str	r0, [r7, #4]
 800b014:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Set Block Size for Card */ 
  sdmmc_cmdinit.Argument         = (uint32_t)BlockSize;
 800b016:	683b      	ldr	r3, [r7, #0]
 800b018:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SET_BLOCKLEN;
 800b01a:	2310      	movs	r3, #16
 800b01c:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 800b01e:	2340      	movs	r3, #64	@ 0x40
 800b020:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 800b022:	2300      	movs	r3, #0
 800b024:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 800b026:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800b02a:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 800b02c:	f107 0308 	add.w	r3, r7, #8
 800b030:	4619      	mov	r1, r3
 800b032:	6878      	ldr	r0, [r7, #4]
 800b034:	f7ff ff74 	bl	800af20 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_SET_BLOCKLEN, SDIO_CMDTIMEOUT);
 800b038:	f241 3288 	movw	r2, #5000	@ 0x1388
 800b03c:	2110      	movs	r1, #16
 800b03e:	6878      	ldr	r0, [r7, #4]
 800b040:	f000 fa18 	bl	800b474 <SDMMC_GetCmdResp1>
 800b044:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800b046:	69fb      	ldr	r3, [r7, #28]
}
 800b048:	4618      	mov	r0, r3
 800b04a:	3720      	adds	r7, #32
 800b04c:	46bd      	mov	sp, r7
 800b04e:	bd80      	pop	{r7, pc}

0800b050 <SDMMC_CmdReadSingleBlock>:
  * @brief  Send the Read Single Block command and check the response
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdReadSingleBlock(SDIO_TypeDef *SDIOx, uint32_t ReadAdd)
{
 800b050:	b580      	push	{r7, lr}
 800b052:	b088      	sub	sp, #32
 800b054:	af00      	add	r7, sp, #0
 800b056:	6078      	str	r0, [r7, #4]
 800b058:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Set Block Size for Card */ 
  sdmmc_cmdinit.Argument         = (uint32_t)ReadAdd;
 800b05a:	683b      	ldr	r3, [r7, #0]
 800b05c:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_READ_SINGLE_BLOCK;
 800b05e:	2311      	movs	r3, #17
 800b060:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 800b062:	2340      	movs	r3, #64	@ 0x40
 800b064:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 800b066:	2300      	movs	r3, #0
 800b068:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 800b06a:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800b06e:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 800b070:	f107 0308 	add.w	r3, r7, #8
 800b074:	4619      	mov	r1, r3
 800b076:	6878      	ldr	r0, [r7, #4]
 800b078:	f7ff ff52 	bl	800af20 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_READ_SINGLE_BLOCK, SDIO_CMDTIMEOUT);
 800b07c:	f241 3288 	movw	r2, #5000	@ 0x1388
 800b080:	2111      	movs	r1, #17
 800b082:	6878      	ldr	r0, [r7, #4]
 800b084:	f000 f9f6 	bl	800b474 <SDMMC_GetCmdResp1>
 800b088:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800b08a:	69fb      	ldr	r3, [r7, #28]
}
 800b08c:	4618      	mov	r0, r3
 800b08e:	3720      	adds	r7, #32
 800b090:	46bd      	mov	sp, r7
 800b092:	bd80      	pop	{r7, pc}

0800b094 <SDMMC_CmdReadMultiBlock>:
  * @brief  Send the Read Multi Block command and check the response
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdReadMultiBlock(SDIO_TypeDef *SDIOx, uint32_t ReadAdd)
{
 800b094:	b580      	push	{r7, lr}
 800b096:	b088      	sub	sp, #32
 800b098:	af00      	add	r7, sp, #0
 800b09a:	6078      	str	r0, [r7, #4]
 800b09c:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Set Block Size for Card */ 
  sdmmc_cmdinit.Argument         = (uint32_t)ReadAdd;
 800b09e:	683b      	ldr	r3, [r7, #0]
 800b0a0:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_READ_MULT_BLOCK;
 800b0a2:	2312      	movs	r3, #18
 800b0a4:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 800b0a6:	2340      	movs	r3, #64	@ 0x40
 800b0a8:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 800b0aa:	2300      	movs	r3, #0
 800b0ac:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 800b0ae:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800b0b2:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 800b0b4:	f107 0308 	add.w	r3, r7, #8
 800b0b8:	4619      	mov	r1, r3
 800b0ba:	6878      	ldr	r0, [r7, #4]
 800b0bc:	f7ff ff30 	bl	800af20 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_READ_MULT_BLOCK, SDIO_CMDTIMEOUT);
 800b0c0:	f241 3288 	movw	r2, #5000	@ 0x1388
 800b0c4:	2112      	movs	r1, #18
 800b0c6:	6878      	ldr	r0, [r7, #4]
 800b0c8:	f000 f9d4 	bl	800b474 <SDMMC_GetCmdResp1>
 800b0cc:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800b0ce:	69fb      	ldr	r3, [r7, #28]
}
 800b0d0:	4618      	mov	r0, r3
 800b0d2:	3720      	adds	r7, #32
 800b0d4:	46bd      	mov	sp, r7
 800b0d6:	bd80      	pop	{r7, pc}

0800b0d8 <SDMMC_CmdWriteSingleBlock>:
  * @brief  Send the Write Single Block command and check the response
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdWriteSingleBlock(SDIO_TypeDef *SDIOx, uint32_t WriteAdd)
{
 800b0d8:	b580      	push	{r7, lr}
 800b0da:	b088      	sub	sp, #32
 800b0dc:	af00      	add	r7, sp, #0
 800b0de:	6078      	str	r0, [r7, #4]
 800b0e0:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Set Block Size for Card */ 
  sdmmc_cmdinit.Argument         = (uint32_t)WriteAdd;
 800b0e2:	683b      	ldr	r3, [r7, #0]
 800b0e4:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_WRITE_SINGLE_BLOCK;
 800b0e6:	2318      	movs	r3, #24
 800b0e8:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 800b0ea:	2340      	movs	r3, #64	@ 0x40
 800b0ec:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 800b0ee:	2300      	movs	r3, #0
 800b0f0:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 800b0f2:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800b0f6:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 800b0f8:	f107 0308 	add.w	r3, r7, #8
 800b0fc:	4619      	mov	r1, r3
 800b0fe:	6878      	ldr	r0, [r7, #4]
 800b100:	f7ff ff0e 	bl	800af20 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_WRITE_SINGLE_BLOCK, SDIO_CMDTIMEOUT);
 800b104:	f241 3288 	movw	r2, #5000	@ 0x1388
 800b108:	2118      	movs	r1, #24
 800b10a:	6878      	ldr	r0, [r7, #4]
 800b10c:	f000 f9b2 	bl	800b474 <SDMMC_GetCmdResp1>
 800b110:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800b112:	69fb      	ldr	r3, [r7, #28]
}
 800b114:	4618      	mov	r0, r3
 800b116:	3720      	adds	r7, #32
 800b118:	46bd      	mov	sp, r7
 800b11a:	bd80      	pop	{r7, pc}

0800b11c <SDMMC_CmdWriteMultiBlock>:
  * @brief  Send the Write Multi Block command and check the response
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdWriteMultiBlock(SDIO_TypeDef *SDIOx, uint32_t WriteAdd)
{
 800b11c:	b580      	push	{r7, lr}
 800b11e:	b088      	sub	sp, #32
 800b120:	af00      	add	r7, sp, #0
 800b122:	6078      	str	r0, [r7, #4]
 800b124:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Set Block Size for Card */ 
  sdmmc_cmdinit.Argument         = (uint32_t)WriteAdd;
 800b126:	683b      	ldr	r3, [r7, #0]
 800b128:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_WRITE_MULT_BLOCK;
 800b12a:	2319      	movs	r3, #25
 800b12c:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 800b12e:	2340      	movs	r3, #64	@ 0x40
 800b130:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 800b132:	2300      	movs	r3, #0
 800b134:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 800b136:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800b13a:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 800b13c:	f107 0308 	add.w	r3, r7, #8
 800b140:	4619      	mov	r1, r3
 800b142:	6878      	ldr	r0, [r7, #4]
 800b144:	f7ff feec 	bl	800af20 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_WRITE_MULT_BLOCK, SDIO_CMDTIMEOUT);
 800b148:	f241 3288 	movw	r2, #5000	@ 0x1388
 800b14c:	2119      	movs	r1, #25
 800b14e:	6878      	ldr	r0, [r7, #4]
 800b150:	f000 f990 	bl	800b474 <SDMMC_GetCmdResp1>
 800b154:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800b156:	69fb      	ldr	r3, [r7, #28]
}
 800b158:	4618      	mov	r0, r3
 800b15a:	3720      	adds	r7, #32
 800b15c:	46bd      	mov	sp, r7
 800b15e:	bd80      	pop	{r7, pc}

0800b160 <SDMMC_CmdStopTransfer>:
  * @brief  Send the Stop Transfer command and check the response.
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdStopTransfer(SDIO_TypeDef *SDIOx)
{
 800b160:	b580      	push	{r7, lr}
 800b162:	b088      	sub	sp, #32
 800b164:	af00      	add	r7, sp, #0
 800b166:	6078      	str	r0, [r7, #4]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Send CMD12 STOP_TRANSMISSION  */
  sdmmc_cmdinit.Argument         = 0U;
 800b168:	2300      	movs	r3, #0
 800b16a:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_STOP_TRANSMISSION;
 800b16c:	230c      	movs	r3, #12
 800b16e:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 800b170:	2340      	movs	r3, #64	@ 0x40
 800b172:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 800b174:	2300      	movs	r3, #0
 800b176:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 800b178:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800b17c:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 800b17e:	f107 0308 	add.w	r3, r7, #8
 800b182:	4619      	mov	r1, r3
 800b184:	6878      	ldr	r0, [r7, #4]
 800b186:	f7ff fecb 	bl	800af20 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_STOP_TRANSMISSION, SDIO_STOPTRANSFERTIMEOUT);
 800b18a:	4a05      	ldr	r2, [pc, #20]	@ (800b1a0 <SDMMC_CmdStopTransfer+0x40>)
 800b18c:	210c      	movs	r1, #12
 800b18e:	6878      	ldr	r0, [r7, #4]
 800b190:	f000 f970 	bl	800b474 <SDMMC_GetCmdResp1>
 800b194:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800b196:	69fb      	ldr	r3, [r7, #28]
}
 800b198:	4618      	mov	r0, r3
 800b19a:	3720      	adds	r7, #32
 800b19c:	46bd      	mov	sp, r7
 800b19e:	bd80      	pop	{r7, pc}
 800b1a0:	05f5e100 	.word	0x05f5e100

0800b1a4 <SDMMC_CmdSelDesel>:
  * @param  SDIOx: Pointer to SDIO register base 
  * @param  addr: Address of the card to be selected  
  * @retval HAL status
  */
uint32_t SDMMC_CmdSelDesel(SDIO_TypeDef *SDIOx, uint64_t Addr)
{
 800b1a4:	b580      	push	{r7, lr}
 800b1a6:	b08a      	sub	sp, #40	@ 0x28
 800b1a8:	af00      	add	r7, sp, #0
 800b1aa:	60f8      	str	r0, [r7, #12]
 800b1ac:	e9c7 2300 	strd	r2, r3, [r7]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Send CMD7 SDMMC_SEL_DESEL_CARD */
  sdmmc_cmdinit.Argument         = (uint32_t)Addr;
 800b1b0:	683b      	ldr	r3, [r7, #0]
 800b1b2:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SEL_DESEL_CARD;
 800b1b4:	2307      	movs	r3, #7
 800b1b6:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 800b1b8:	2340      	movs	r3, #64	@ 0x40
 800b1ba:	61bb      	str	r3, [r7, #24]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 800b1bc:	2300      	movs	r3, #0
 800b1be:	61fb      	str	r3, [r7, #28]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 800b1c0:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800b1c4:	623b      	str	r3, [r7, #32]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 800b1c6:	f107 0310 	add.w	r3, r7, #16
 800b1ca:	4619      	mov	r1, r3
 800b1cc:	68f8      	ldr	r0, [r7, #12]
 800b1ce:	f7ff fea7 	bl	800af20 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_SEL_DESEL_CARD, SDIO_CMDTIMEOUT);
 800b1d2:	f241 3288 	movw	r2, #5000	@ 0x1388
 800b1d6:	2107      	movs	r1, #7
 800b1d8:	68f8      	ldr	r0, [r7, #12]
 800b1da:	f000 f94b 	bl	800b474 <SDMMC_GetCmdResp1>
 800b1de:	6278      	str	r0, [r7, #36]	@ 0x24

  return errorstate;
 800b1e0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 800b1e2:	4618      	mov	r0, r3
 800b1e4:	3728      	adds	r7, #40	@ 0x28
 800b1e6:	46bd      	mov	sp, r7
 800b1e8:	bd80      	pop	{r7, pc}

0800b1ea <SDMMC_CmdGoIdleState>:
  * @brief  Send the Go Idle State command and check the response.
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdGoIdleState(SDIO_TypeDef *SDIOx)
{
 800b1ea:	b580      	push	{r7, lr}
 800b1ec:	b088      	sub	sp, #32
 800b1ee:	af00      	add	r7, sp, #0
 800b1f0:	6078      	str	r0, [r7, #4]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  sdmmc_cmdinit.Argument         = 0U;
 800b1f2:	2300      	movs	r3, #0
 800b1f4:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_GO_IDLE_STATE;
 800b1f6:	2300      	movs	r3, #0
 800b1f8:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_NO;
 800b1fa:	2300      	movs	r3, #0
 800b1fc:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 800b1fe:	2300      	movs	r3, #0
 800b200:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 800b202:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800b206:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 800b208:	f107 0308 	add.w	r3, r7, #8
 800b20c:	4619      	mov	r1, r3
 800b20e:	6878      	ldr	r0, [r7, #4]
 800b210:	f7ff fe86 	bl	800af20 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdError(SDIOx);
 800b214:	6878      	ldr	r0, [r7, #4]
 800b216:	f000 fb65 	bl	800b8e4 <SDMMC_GetCmdError>
 800b21a:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800b21c:	69fb      	ldr	r3, [r7, #28]
}
 800b21e:	4618      	mov	r0, r3
 800b220:	3720      	adds	r7, #32
 800b222:	46bd      	mov	sp, r7
 800b224:	bd80      	pop	{r7, pc}

0800b226 <SDMMC_CmdOperCond>:
  * @brief  Send the Operating Condition command and check the response.
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdOperCond(SDIO_TypeDef *SDIOx)
{
 800b226:	b580      	push	{r7, lr}
 800b228:	b088      	sub	sp, #32
 800b22a:	af00      	add	r7, sp, #0
 800b22c:	6078      	str	r0, [r7, #4]
  /* Send CMD8 to verify SD card interface operating condition */
  /* Argument: - [31:12]: Reserved (shall be set to '0')
  - [11:8]: Supply Voltage (VHS) 0x1 (Range: 2.7-3.6 V)
  - [7:0]: Check Pattern (recommended 0xAA) */
  /* CMD Response: R7 */
  sdmmc_cmdinit.Argument         = SDMMC_CHECK_PATTERN;
 800b22e:	f44f 73d5 	mov.w	r3, #426	@ 0x1aa
 800b232:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_HS_SEND_EXT_CSD;
 800b234:	2308      	movs	r3, #8
 800b236:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 800b238:	2340      	movs	r3, #64	@ 0x40
 800b23a:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 800b23c:	2300      	movs	r3, #0
 800b23e:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 800b240:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800b244:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 800b246:	f107 0308 	add.w	r3, r7, #8
 800b24a:	4619      	mov	r1, r3
 800b24c:	6878      	ldr	r0, [r7, #4]
 800b24e:	f7ff fe67 	bl	800af20 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp7(SDIOx);
 800b252:	6878      	ldr	r0, [r7, #4]
 800b254:	f000 faf8 	bl	800b848 <SDMMC_GetCmdResp7>
 800b258:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800b25a:	69fb      	ldr	r3, [r7, #28]
}
 800b25c:	4618      	mov	r0, r3
 800b25e:	3720      	adds	r7, #32
 800b260:	46bd      	mov	sp, r7
 800b262:	bd80      	pop	{r7, pc}

0800b264 <SDMMC_CmdAppCommand>:
  * @param  SDIOx: Pointer to SDIO register base 
  * @param  Argument: Command Argument 
  * @retval HAL status
  */
uint32_t SDMMC_CmdAppCommand(SDIO_TypeDef *SDIOx, uint32_t Argument)
{
 800b264:	b580      	push	{r7, lr}
 800b266:	b088      	sub	sp, #32
 800b268:	af00      	add	r7, sp, #0
 800b26a:	6078      	str	r0, [r7, #4]
 800b26c:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  sdmmc_cmdinit.Argument         = (uint32_t)Argument;
 800b26e:	683b      	ldr	r3, [r7, #0]
 800b270:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_APP_CMD;
 800b272:	2337      	movs	r3, #55	@ 0x37
 800b274:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 800b276:	2340      	movs	r3, #64	@ 0x40
 800b278:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 800b27a:	2300      	movs	r3, #0
 800b27c:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 800b27e:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800b282:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 800b284:	f107 0308 	add.w	r3, r7, #8
 800b288:	4619      	mov	r1, r3
 800b28a:	6878      	ldr	r0, [r7, #4]
 800b28c:	f7ff fe48 	bl	800af20 <SDIO_SendCommand>
  
  /* Check for error conditions */
  /* If there is a HAL_ERROR, it is a MMC card, else
  it is a SD card: SD card 2.0 (voltage range mismatch)
     or SD card 1.x */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_APP_CMD, SDIO_CMDTIMEOUT);
 800b290:	f241 3288 	movw	r2, #5000	@ 0x1388
 800b294:	2137      	movs	r1, #55	@ 0x37
 800b296:	6878      	ldr	r0, [r7, #4]
 800b298:	f000 f8ec 	bl	800b474 <SDMMC_GetCmdResp1>
 800b29c:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800b29e:	69fb      	ldr	r3, [r7, #28]
}
 800b2a0:	4618      	mov	r0, r3
 800b2a2:	3720      	adds	r7, #32
 800b2a4:	46bd      	mov	sp, r7
 800b2a6:	bd80      	pop	{r7, pc}

0800b2a8 <SDMMC_CmdAppOperCommand>:
  * @param  SDIOx: Pointer to SDIO register base 
  * @param  Argument: Command Argument
  * @retval HAL status
  */
uint32_t SDMMC_CmdAppOperCommand(SDIO_TypeDef *SDIOx, uint32_t Argument)
{
 800b2a8:	b580      	push	{r7, lr}
 800b2aa:	b088      	sub	sp, #32
 800b2ac:	af00      	add	r7, sp, #0
 800b2ae:	6078      	str	r0, [r7, #4]
 800b2b0:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  sdmmc_cmdinit.Argument         = SDMMC_VOLTAGE_WINDOW_SD | Argument;
 800b2b2:	683b      	ldr	r3, [r7, #0]
 800b2b4:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 800b2b8:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800b2bc:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SD_APP_OP_COND;
 800b2be:	2329      	movs	r3, #41	@ 0x29
 800b2c0:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 800b2c2:	2340      	movs	r3, #64	@ 0x40
 800b2c4:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 800b2c6:	2300      	movs	r3, #0
 800b2c8:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 800b2ca:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800b2ce:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 800b2d0:	f107 0308 	add.w	r3, r7, #8
 800b2d4:	4619      	mov	r1, r3
 800b2d6:	6878      	ldr	r0, [r7, #4]
 800b2d8:	f7ff fe22 	bl	800af20 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp3(SDIOx);
 800b2dc:	6878      	ldr	r0, [r7, #4]
 800b2de:	f000 f9ff 	bl	800b6e0 <SDMMC_GetCmdResp3>
 800b2e2:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800b2e4:	69fb      	ldr	r3, [r7, #28]
}
 800b2e6:	4618      	mov	r0, r3
 800b2e8:	3720      	adds	r7, #32
 800b2ea:	46bd      	mov	sp, r7
 800b2ec:	bd80      	pop	{r7, pc}

0800b2ee <SDMMC_CmdBusWidth>:
  * @param  SDIOx: Pointer to SDIO register base 
  * @param  BusWidth: BusWidth
  * @retval HAL status
  */
uint32_t SDMMC_CmdBusWidth(SDIO_TypeDef *SDIOx, uint32_t BusWidth)
{
 800b2ee:	b580      	push	{r7, lr}
 800b2f0:	b088      	sub	sp, #32
 800b2f2:	af00      	add	r7, sp, #0
 800b2f4:	6078      	str	r0, [r7, #4]
 800b2f6:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  sdmmc_cmdinit.Argument         = (uint32_t)BusWidth;
 800b2f8:	683b      	ldr	r3, [r7, #0]
 800b2fa:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_APP_SD_SET_BUSWIDTH;
 800b2fc:	2306      	movs	r3, #6
 800b2fe:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 800b300:	2340      	movs	r3, #64	@ 0x40
 800b302:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 800b304:	2300      	movs	r3, #0
 800b306:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 800b308:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800b30c:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 800b30e:	f107 0308 	add.w	r3, r7, #8
 800b312:	4619      	mov	r1, r3
 800b314:	6878      	ldr	r0, [r7, #4]
 800b316:	f7ff fe03 	bl	800af20 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_APP_SD_SET_BUSWIDTH, SDIO_CMDTIMEOUT);
 800b31a:	f241 3288 	movw	r2, #5000	@ 0x1388
 800b31e:	2106      	movs	r1, #6
 800b320:	6878      	ldr	r0, [r7, #4]
 800b322:	f000 f8a7 	bl	800b474 <SDMMC_GetCmdResp1>
 800b326:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800b328:	69fb      	ldr	r3, [r7, #28]
}
 800b32a:	4618      	mov	r0, r3
 800b32c:	3720      	adds	r7, #32
 800b32e:	46bd      	mov	sp, r7
 800b330:	bd80      	pop	{r7, pc}

0800b332 <SDMMC_CmdSendSCR>:
  * @brief  Send the Send SCR command and check the response.
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdSendSCR(SDIO_TypeDef *SDIOx)
{
 800b332:	b580      	push	{r7, lr}
 800b334:	b088      	sub	sp, #32
 800b336:	af00      	add	r7, sp, #0
 800b338:	6078      	str	r0, [r7, #4]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Send CMD51 SD_APP_SEND_SCR */
  sdmmc_cmdinit.Argument         = 0U;
 800b33a:	2300      	movs	r3, #0
 800b33c:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SD_APP_SEND_SCR;
 800b33e:	2333      	movs	r3, #51	@ 0x33
 800b340:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 800b342:	2340      	movs	r3, #64	@ 0x40
 800b344:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 800b346:	2300      	movs	r3, #0
 800b348:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 800b34a:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800b34e:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 800b350:	f107 0308 	add.w	r3, r7, #8
 800b354:	4619      	mov	r1, r3
 800b356:	6878      	ldr	r0, [r7, #4]
 800b358:	f7ff fde2 	bl	800af20 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_SD_APP_SEND_SCR, SDIO_CMDTIMEOUT);
 800b35c:	f241 3288 	movw	r2, #5000	@ 0x1388
 800b360:	2133      	movs	r1, #51	@ 0x33
 800b362:	6878      	ldr	r0, [r7, #4]
 800b364:	f000 f886 	bl	800b474 <SDMMC_GetCmdResp1>
 800b368:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800b36a:	69fb      	ldr	r3, [r7, #28]
}
 800b36c:	4618      	mov	r0, r3
 800b36e:	3720      	adds	r7, #32
 800b370:	46bd      	mov	sp, r7
 800b372:	bd80      	pop	{r7, pc}

0800b374 <SDMMC_CmdSendCID>:
  * @brief  Send the Send CID command and check the response.
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdSendCID(SDIO_TypeDef *SDIOx)
{
 800b374:	b580      	push	{r7, lr}
 800b376:	b088      	sub	sp, #32
 800b378:	af00      	add	r7, sp, #0
 800b37a:	6078      	str	r0, [r7, #4]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Send CMD2 ALL_SEND_CID */
  sdmmc_cmdinit.Argument         = 0U;
 800b37c:	2300      	movs	r3, #0
 800b37e:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_ALL_SEND_CID;
 800b380:	2302      	movs	r3, #2
 800b382:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_LONG;
 800b384:	23c0      	movs	r3, #192	@ 0xc0
 800b386:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 800b388:	2300      	movs	r3, #0
 800b38a:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 800b38c:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800b390:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 800b392:	f107 0308 	add.w	r3, r7, #8
 800b396:	4619      	mov	r1, r3
 800b398:	6878      	ldr	r0, [r7, #4]
 800b39a:	f7ff fdc1 	bl	800af20 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp2(SDIOx);
 800b39e:	6878      	ldr	r0, [r7, #4]
 800b3a0:	f000 f956 	bl	800b650 <SDMMC_GetCmdResp2>
 800b3a4:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800b3a6:	69fb      	ldr	r3, [r7, #28]
}
 800b3a8:	4618      	mov	r0, r3
 800b3aa:	3720      	adds	r7, #32
 800b3ac:	46bd      	mov	sp, r7
 800b3ae:	bd80      	pop	{r7, pc}

0800b3b0 <SDMMC_CmdSendCSD>:
  * @param  SDIOx: Pointer to SDIO register base 
  * @param  Argument: Command Argument
  * @retval HAL status
  */
uint32_t SDMMC_CmdSendCSD(SDIO_TypeDef *SDIOx, uint32_t Argument)
{
 800b3b0:	b580      	push	{r7, lr}
 800b3b2:	b088      	sub	sp, #32
 800b3b4:	af00      	add	r7, sp, #0
 800b3b6:	6078      	str	r0, [r7, #4]
 800b3b8:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Send CMD9 SEND_CSD */
  sdmmc_cmdinit.Argument         = Argument;
 800b3ba:	683b      	ldr	r3, [r7, #0]
 800b3bc:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SEND_CSD;
 800b3be:	2309      	movs	r3, #9
 800b3c0:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_LONG;
 800b3c2:	23c0      	movs	r3, #192	@ 0xc0
 800b3c4:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 800b3c6:	2300      	movs	r3, #0
 800b3c8:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 800b3ca:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800b3ce:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 800b3d0:	f107 0308 	add.w	r3, r7, #8
 800b3d4:	4619      	mov	r1, r3
 800b3d6:	6878      	ldr	r0, [r7, #4]
 800b3d8:	f7ff fda2 	bl	800af20 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp2(SDIOx);
 800b3dc:	6878      	ldr	r0, [r7, #4]
 800b3de:	f000 f937 	bl	800b650 <SDMMC_GetCmdResp2>
 800b3e2:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800b3e4:	69fb      	ldr	r3, [r7, #28]
}
 800b3e6:	4618      	mov	r0, r3
 800b3e8:	3720      	adds	r7, #32
 800b3ea:	46bd      	mov	sp, r7
 800b3ec:	bd80      	pop	{r7, pc}

0800b3ee <SDMMC_CmdSetRelAdd>:
  * @param  SDIOx: Pointer to SDIO register base 
  * @param  pRCA: Card RCA  
  * @retval HAL status
  */
uint32_t SDMMC_CmdSetRelAdd(SDIO_TypeDef *SDIOx, uint16_t *pRCA)
{
 800b3ee:	b580      	push	{r7, lr}
 800b3f0:	b088      	sub	sp, #32
 800b3f2:	af00      	add	r7, sp, #0
 800b3f4:	6078      	str	r0, [r7, #4]
 800b3f6:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Send CMD3 SD_CMD_SET_REL_ADDR */
  sdmmc_cmdinit.Argument         = 0U;
 800b3f8:	2300      	movs	r3, #0
 800b3fa:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SET_REL_ADDR;
 800b3fc:	2303      	movs	r3, #3
 800b3fe:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 800b400:	2340      	movs	r3, #64	@ 0x40
 800b402:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 800b404:	2300      	movs	r3, #0
 800b406:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 800b408:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800b40c:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 800b40e:	f107 0308 	add.w	r3, r7, #8
 800b412:	4619      	mov	r1, r3
 800b414:	6878      	ldr	r0, [r7, #4]
 800b416:	f7ff fd83 	bl	800af20 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp6(SDIOx, SDMMC_CMD_SET_REL_ADDR, pRCA);
 800b41a:	683a      	ldr	r2, [r7, #0]
 800b41c:	2103      	movs	r1, #3
 800b41e:	6878      	ldr	r0, [r7, #4]
 800b420:	f000 f99c 	bl	800b75c <SDMMC_GetCmdResp6>
 800b424:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800b426:	69fb      	ldr	r3, [r7, #28]
}
 800b428:	4618      	mov	r0, r3
 800b42a:	3720      	adds	r7, #32
 800b42c:	46bd      	mov	sp, r7
 800b42e:	bd80      	pop	{r7, pc}

0800b430 <SDMMC_CmdSendStatus>:
  * @param  SDIOx: Pointer to SDIO register base 
  * @param  Argument: Command Argument
  * @retval HAL status
  */
uint32_t SDMMC_CmdSendStatus(SDIO_TypeDef *SDIOx, uint32_t Argument)
{
 800b430:	b580      	push	{r7, lr}
 800b432:	b088      	sub	sp, #32
 800b434:	af00      	add	r7, sp, #0
 800b436:	6078      	str	r0, [r7, #4]
 800b438:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  sdmmc_cmdinit.Argument         = Argument;
 800b43a:	683b      	ldr	r3, [r7, #0]
 800b43c:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SEND_STATUS;
 800b43e:	230d      	movs	r3, #13
 800b440:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 800b442:	2340      	movs	r3, #64	@ 0x40
 800b444:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 800b446:	2300      	movs	r3, #0
 800b448:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 800b44a:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800b44e:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 800b450:	f107 0308 	add.w	r3, r7, #8
 800b454:	4619      	mov	r1, r3
 800b456:	6878      	ldr	r0, [r7, #4]
 800b458:	f7ff fd62 	bl	800af20 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_SEND_STATUS, SDIO_CMDTIMEOUT);
 800b45c:	f241 3288 	movw	r2, #5000	@ 0x1388
 800b460:	210d      	movs	r1, #13
 800b462:	6878      	ldr	r0, [r7, #4]
 800b464:	f000 f806 	bl	800b474 <SDMMC_GetCmdResp1>
 800b468:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800b46a:	69fb      	ldr	r3, [r7, #28]
}
 800b46c:	4618      	mov	r0, r3
 800b46e:	3720      	adds	r7, #32
 800b470:	46bd      	mov	sp, r7
 800b472:	bd80      	pop	{r7, pc}

0800b474 <SDMMC_GetCmdResp1>:
  * @param  SDIOx Pointer to SDMMC register base
  * @param  SD_CMD: The sent command index  
  * @retval SD Card error state
  */
uint32_t SDMMC_GetCmdResp1(SDIO_TypeDef *SDIOx, uint8_t SD_CMD, uint32_t Timeout)
{
 800b474:	b580      	push	{r7, lr}
 800b476:	b088      	sub	sp, #32
 800b478:	af00      	add	r7, sp, #0
 800b47a:	60f8      	str	r0, [r7, #12]
 800b47c:	460b      	mov	r3, r1
 800b47e:	607a      	str	r2, [r7, #4]
 800b480:	72fb      	strb	r3, [r7, #11]
  uint32_t response_r1;
  uint32_t sta_reg;
  
  /* 8 is the number of required instructions cycles for the below loop statement.
  The Timeout is expressed in ms */
  uint32_t count = Timeout * (SystemCoreClock / 8U /1000U);
 800b482:	4b70      	ldr	r3, [pc, #448]	@ (800b644 <SDMMC_GetCmdResp1+0x1d0>)
 800b484:	681b      	ldr	r3, [r3, #0]
 800b486:	4a70      	ldr	r2, [pc, #448]	@ (800b648 <SDMMC_GetCmdResp1+0x1d4>)
 800b488:	fba2 2303 	umull	r2, r3, r2, r3
 800b48c:	0a5a      	lsrs	r2, r3, #9
 800b48e:	687b      	ldr	r3, [r7, #4]
 800b490:	fb02 f303 	mul.w	r3, r2, r3
 800b494:	61fb      	str	r3, [r7, #28]
  
  do
  {
    if (count-- == 0U)
 800b496:	69fb      	ldr	r3, [r7, #28]
 800b498:	1e5a      	subs	r2, r3, #1
 800b49a:	61fa      	str	r2, [r7, #28]
 800b49c:	2b00      	cmp	r3, #0
 800b49e:	d102      	bne.n	800b4a6 <SDMMC_GetCmdResp1+0x32>
    {
      return SDMMC_ERROR_TIMEOUT;
 800b4a0:	f04f 4300 	mov.w	r3, #2147483648	@ 0x80000000
 800b4a4:	e0c9      	b.n	800b63a <SDMMC_GetCmdResp1+0x1c6>
    }
    sta_reg = SDIOx->STA;
 800b4a6:	68fb      	ldr	r3, [r7, #12]
 800b4a8:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800b4aa:	61bb      	str	r3, [r7, #24]
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 800b4ac:	69bb      	ldr	r3, [r7, #24]
 800b4ae:	f003 0345 	and.w	r3, r3, #69	@ 0x45
 800b4b2:	2b00      	cmp	r3, #0
 800b4b4:	d0ef      	beq.n	800b496 <SDMMC_GetCmdResp1+0x22>
         ((sta_reg & SDIO_FLAG_CMDACT) != 0U ));
 800b4b6:	69bb      	ldr	r3, [r7, #24]
 800b4b8:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 800b4bc:	2b00      	cmp	r3, #0
 800b4be:	d1ea      	bne.n	800b496 <SDMMC_GetCmdResp1+0x22>
    
  if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT))
 800b4c0:	68fb      	ldr	r3, [r7, #12]
 800b4c2:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800b4c4:	f003 0304 	and.w	r3, r3, #4
 800b4c8:	2b00      	cmp	r3, #0
 800b4ca:	d004      	beq.n	800b4d6 <SDMMC_GetCmdResp1+0x62>
  {
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT);
 800b4cc:	68fb      	ldr	r3, [r7, #12]
 800b4ce:	2204      	movs	r2, #4
 800b4d0:	639a      	str	r2, [r3, #56]	@ 0x38
    
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 800b4d2:	2304      	movs	r3, #4
 800b4d4:	e0b1      	b.n	800b63a <SDMMC_GetCmdResp1+0x1c6>
  }
  else if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL))
 800b4d6:	68fb      	ldr	r3, [r7, #12]
 800b4d8:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800b4da:	f003 0301 	and.w	r3, r3, #1
 800b4de:	2b00      	cmp	r3, #0
 800b4e0:	d004      	beq.n	800b4ec <SDMMC_GetCmdResp1+0x78>
  {
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL);
 800b4e2:	68fb      	ldr	r3, [r7, #12]
 800b4e4:	2201      	movs	r2, #1
 800b4e6:	639a      	str	r2, [r3, #56]	@ 0x38
    
    return SDMMC_ERROR_CMD_CRC_FAIL;
 800b4e8:	2301      	movs	r3, #1
 800b4ea:	e0a6      	b.n	800b63a <SDMMC_GetCmdResp1+0x1c6>
  {
    /* Nothing to do */
  }
  
  /* Clear all the static flags */
  __SDIO_CLEAR_FLAG(SDIOx, SDIO_STATIC_CMD_FLAGS);
 800b4ec:	68fb      	ldr	r3, [r7, #12]
 800b4ee:	22c5      	movs	r2, #197	@ 0xc5
 800b4f0:	639a      	str	r2, [r3, #56]	@ 0x38
  
  /* Check response received is of desired command */
  if(SDIO_GetCommandResponse(SDIOx) != SD_CMD)
 800b4f2:	68f8      	ldr	r0, [r7, #12]
 800b4f4:	f7ff fd3e 	bl	800af74 <SDIO_GetCommandResponse>
 800b4f8:	4603      	mov	r3, r0
 800b4fa:	461a      	mov	r2, r3
 800b4fc:	7afb      	ldrb	r3, [r7, #11]
 800b4fe:	4293      	cmp	r3, r2
 800b500:	d001      	beq.n	800b506 <SDMMC_GetCmdResp1+0x92>
  {
    return SDMMC_ERROR_CMD_CRC_FAIL;
 800b502:	2301      	movs	r3, #1
 800b504:	e099      	b.n	800b63a <SDMMC_GetCmdResp1+0x1c6>
  }
  
  /* We have received response, retrieve it for analysis  */
  response_r1 = SDIO_GetResponse(SDIOx, SDIO_RESP1);
 800b506:	2100      	movs	r1, #0
 800b508:	68f8      	ldr	r0, [r7, #12]
 800b50a:	f7ff fd40 	bl	800af8e <SDIO_GetResponse>
 800b50e:	6178      	str	r0, [r7, #20]
  
  if((response_r1 & SDMMC_OCR_ERRORBITS) == SDMMC_ALLZERO)
 800b510:	697a      	ldr	r2, [r7, #20]
 800b512:	4b4e      	ldr	r3, [pc, #312]	@ (800b64c <SDMMC_GetCmdResp1+0x1d8>)
 800b514:	4013      	ands	r3, r2
 800b516:	2b00      	cmp	r3, #0
 800b518:	d101      	bne.n	800b51e <SDMMC_GetCmdResp1+0xaa>
  {
    return SDMMC_ERROR_NONE;
 800b51a:	2300      	movs	r3, #0
 800b51c:	e08d      	b.n	800b63a <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_ADDR_OUT_OF_RANGE) == SDMMC_OCR_ADDR_OUT_OF_RANGE)
 800b51e:	697b      	ldr	r3, [r7, #20]
 800b520:	2b00      	cmp	r3, #0
 800b522:	da02      	bge.n	800b52a <SDMMC_GetCmdResp1+0xb6>
  {
    return SDMMC_ERROR_ADDR_OUT_OF_RANGE;
 800b524:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 800b528:	e087      	b.n	800b63a <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_ADDR_MISALIGNED) == SDMMC_OCR_ADDR_MISALIGNED)
 800b52a:	697b      	ldr	r3, [r7, #20]
 800b52c:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 800b530:	2b00      	cmp	r3, #0
 800b532:	d001      	beq.n	800b538 <SDMMC_GetCmdResp1+0xc4>
  {
    return SDMMC_ERROR_ADDR_MISALIGNED;
 800b534:	2340      	movs	r3, #64	@ 0x40
 800b536:	e080      	b.n	800b63a <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_BLOCK_LEN_ERR) == SDMMC_OCR_BLOCK_LEN_ERR)
 800b538:	697b      	ldr	r3, [r7, #20]
 800b53a:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800b53e:	2b00      	cmp	r3, #0
 800b540:	d001      	beq.n	800b546 <SDMMC_GetCmdResp1+0xd2>
  {
    return SDMMC_ERROR_BLOCK_LEN_ERR;
 800b542:	2380      	movs	r3, #128	@ 0x80
 800b544:	e079      	b.n	800b63a <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_ERASE_SEQ_ERR) == SDMMC_OCR_ERASE_SEQ_ERR)
 800b546:	697b      	ldr	r3, [r7, #20]
 800b548:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800b54c:	2b00      	cmp	r3, #0
 800b54e:	d002      	beq.n	800b556 <SDMMC_GetCmdResp1+0xe2>
  {
    return SDMMC_ERROR_ERASE_SEQ_ERR;
 800b550:	f44f 7380 	mov.w	r3, #256	@ 0x100
 800b554:	e071      	b.n	800b63a <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_BAD_ERASE_PARAM) == SDMMC_OCR_BAD_ERASE_PARAM)
 800b556:	697b      	ldr	r3, [r7, #20]
 800b558:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800b55c:	2b00      	cmp	r3, #0
 800b55e:	d002      	beq.n	800b566 <SDMMC_GetCmdResp1+0xf2>
  {
    return SDMMC_ERROR_BAD_ERASE_PARAM;
 800b560:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800b564:	e069      	b.n	800b63a <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_WRITE_PROT_VIOLATION) == SDMMC_OCR_WRITE_PROT_VIOLATION)
 800b566:	697b      	ldr	r3, [r7, #20]
 800b568:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 800b56c:	2b00      	cmp	r3, #0
 800b56e:	d002      	beq.n	800b576 <SDMMC_GetCmdResp1+0x102>
  {
    return SDMMC_ERROR_WRITE_PROT_VIOLATION;
 800b570:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800b574:	e061      	b.n	800b63a <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_LOCK_UNLOCK_FAILED) == SDMMC_OCR_LOCK_UNLOCK_FAILED)
 800b576:	697b      	ldr	r3, [r7, #20]
 800b578:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 800b57c:	2b00      	cmp	r3, #0
 800b57e:	d002      	beq.n	800b586 <SDMMC_GetCmdResp1+0x112>
  {
    return SDMMC_ERROR_LOCK_UNLOCK_FAILED;
 800b580:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 800b584:	e059      	b.n	800b63a <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_COM_CRC_FAILED) == SDMMC_OCR_COM_CRC_FAILED)
 800b586:	697b      	ldr	r3, [r7, #20]
 800b588:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800b58c:	2b00      	cmp	r3, #0
 800b58e:	d002      	beq.n	800b596 <SDMMC_GetCmdResp1+0x122>
  {
    return SDMMC_ERROR_COM_CRC_FAILED;
 800b590:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800b594:	e051      	b.n	800b63a <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_ILLEGAL_CMD) == SDMMC_OCR_ILLEGAL_CMD)
 800b596:	697b      	ldr	r3, [r7, #20]
 800b598:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800b59c:	2b00      	cmp	r3, #0
 800b59e:	d002      	beq.n	800b5a6 <SDMMC_GetCmdResp1+0x132>
  {
    return SDMMC_ERROR_ILLEGAL_CMD;
 800b5a0:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 800b5a4:	e049      	b.n	800b63a <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_CARD_ECC_FAILED) == SDMMC_OCR_CARD_ECC_FAILED)
 800b5a6:	697b      	ldr	r3, [r7, #20]
 800b5a8:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800b5ac:	2b00      	cmp	r3, #0
 800b5ae:	d002      	beq.n	800b5b6 <SDMMC_GetCmdResp1+0x142>
  {
    return SDMMC_ERROR_CARD_ECC_FAILED;
 800b5b0:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 800b5b4:	e041      	b.n	800b63a <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_CC_ERROR) == SDMMC_OCR_CC_ERROR)
 800b5b6:	697b      	ldr	r3, [r7, #20]
 800b5b8:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800b5bc:	2b00      	cmp	r3, #0
 800b5be:	d002      	beq.n	800b5c6 <SDMMC_GetCmdResp1+0x152>
  {
    return SDMMC_ERROR_CC_ERR;
 800b5c0:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800b5c4:	e039      	b.n	800b63a <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_STREAM_READ_UNDERRUN) == SDMMC_OCR_STREAM_READ_UNDERRUN)
 800b5c6:	697b      	ldr	r3, [r7, #20]
 800b5c8:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800b5cc:	2b00      	cmp	r3, #0
 800b5ce:	d002      	beq.n	800b5d6 <SDMMC_GetCmdResp1+0x162>
  {
    return SDMMC_ERROR_STREAM_READ_UNDERRUN;
 800b5d0:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 800b5d4:	e031      	b.n	800b63a <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_STREAM_WRITE_OVERRUN) == SDMMC_OCR_STREAM_WRITE_OVERRUN)
 800b5d6:	697b      	ldr	r3, [r7, #20]
 800b5d8:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800b5dc:	2b00      	cmp	r3, #0
 800b5de:	d002      	beq.n	800b5e6 <SDMMC_GetCmdResp1+0x172>
  {
    return SDMMC_ERROR_STREAM_WRITE_OVERRUN;
 800b5e0:	f44f 2380 	mov.w	r3, #262144	@ 0x40000
 800b5e4:	e029      	b.n	800b63a <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_CID_CSD_OVERWRITE) == SDMMC_OCR_CID_CSD_OVERWRITE)
 800b5e6:	697b      	ldr	r3, [r7, #20]
 800b5e8:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800b5ec:	2b00      	cmp	r3, #0
 800b5ee:	d002      	beq.n	800b5f6 <SDMMC_GetCmdResp1+0x182>
  {
    return SDMMC_ERROR_CID_CSD_OVERWRITE;
 800b5f0:	f44f 2300 	mov.w	r3, #524288	@ 0x80000
 800b5f4:	e021      	b.n	800b63a <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_WP_ERASE_SKIP) == SDMMC_OCR_WP_ERASE_SKIP)
 800b5f6:	697b      	ldr	r3, [r7, #20]
 800b5f8:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800b5fc:	2b00      	cmp	r3, #0
 800b5fe:	d002      	beq.n	800b606 <SDMMC_GetCmdResp1+0x192>
  {
    return SDMMC_ERROR_WP_ERASE_SKIP;
 800b600:	f44f 1380 	mov.w	r3, #1048576	@ 0x100000
 800b604:	e019      	b.n	800b63a <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_CARD_ECC_DISABLED) == SDMMC_OCR_CARD_ECC_DISABLED)
 800b606:	697b      	ldr	r3, [r7, #20]
 800b608:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800b60c:	2b00      	cmp	r3, #0
 800b60e:	d002      	beq.n	800b616 <SDMMC_GetCmdResp1+0x1a2>
  {
    return SDMMC_ERROR_CARD_ECC_DISABLED;
 800b610:	f44f 1300 	mov.w	r3, #2097152	@ 0x200000
 800b614:	e011      	b.n	800b63a <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_ERASE_RESET) == SDMMC_OCR_ERASE_RESET)
 800b616:	697b      	ldr	r3, [r7, #20]
 800b618:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800b61c:	2b00      	cmp	r3, #0
 800b61e:	d002      	beq.n	800b626 <SDMMC_GetCmdResp1+0x1b2>
  {
    return SDMMC_ERROR_ERASE_RESET;
 800b620:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 800b624:	e009      	b.n	800b63a <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_AKE_SEQ_ERROR) == SDMMC_OCR_AKE_SEQ_ERROR)
 800b626:	697b      	ldr	r3, [r7, #20]
 800b628:	f003 0308 	and.w	r3, r3, #8
 800b62c:	2b00      	cmp	r3, #0
 800b62e:	d002      	beq.n	800b636 <SDMMC_GetCmdResp1+0x1c2>
  {
    return SDMMC_ERROR_AKE_SEQ_ERR;
 800b630:	f44f 0300 	mov.w	r3, #8388608	@ 0x800000
 800b634:	e001      	b.n	800b63a <SDMMC_GetCmdResp1+0x1c6>
  }
  else
  {
    return SDMMC_ERROR_GENERAL_UNKNOWN_ERR;
 800b636:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
  }
}
 800b63a:	4618      	mov	r0, r3
 800b63c:	3720      	adds	r7, #32
 800b63e:	46bd      	mov	sp, r7
 800b640:	bd80      	pop	{r7, pc}
 800b642:	bf00      	nop
 800b644:	2000006c 	.word	0x2000006c
 800b648:	10624dd3 	.word	0x10624dd3
 800b64c:	fdffe008 	.word	0xfdffe008

0800b650 <SDMMC_GetCmdResp2>:
  * @brief  Checks for error conditions for R2 (CID or CSD) response.
  * @param  SDIOx Pointer to SDMMC register base
  * @retval SD Card error state
  */
uint32_t SDMMC_GetCmdResp2(SDIO_TypeDef *SDIOx)
{
 800b650:	b480      	push	{r7}
 800b652:	b085      	sub	sp, #20
 800b654:	af00      	add	r7, sp, #0
 800b656:	6078      	str	r0, [r7, #4]
  uint32_t sta_reg;
  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDIO_CMDTIMEOUT is expressed in ms */
  uint32_t count = SDIO_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 800b658:	4b1f      	ldr	r3, [pc, #124]	@ (800b6d8 <SDMMC_GetCmdResp2+0x88>)
 800b65a:	681b      	ldr	r3, [r3, #0]
 800b65c:	4a1f      	ldr	r2, [pc, #124]	@ (800b6dc <SDMMC_GetCmdResp2+0x8c>)
 800b65e:	fba2 2303 	umull	r2, r3, r2, r3
 800b662:	0a5b      	lsrs	r3, r3, #9
 800b664:	f241 3288 	movw	r2, #5000	@ 0x1388
 800b668:	fb02 f303 	mul.w	r3, r2, r3
 800b66c:	60fb      	str	r3, [r7, #12]
  
  do
  {
    if (count-- == 0U)
 800b66e:	68fb      	ldr	r3, [r7, #12]
 800b670:	1e5a      	subs	r2, r3, #1
 800b672:	60fa      	str	r2, [r7, #12]
 800b674:	2b00      	cmp	r3, #0
 800b676:	d102      	bne.n	800b67e <SDMMC_GetCmdResp2+0x2e>
    {
      return SDMMC_ERROR_TIMEOUT;
 800b678:	f04f 4300 	mov.w	r3, #2147483648	@ 0x80000000
 800b67c:	e026      	b.n	800b6cc <SDMMC_GetCmdResp2+0x7c>
    }
    sta_reg = SDIOx->STA;
 800b67e:	687b      	ldr	r3, [r7, #4]
 800b680:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800b682:	60bb      	str	r3, [r7, #8]
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 800b684:	68bb      	ldr	r3, [r7, #8]
 800b686:	f003 0345 	and.w	r3, r3, #69	@ 0x45
 800b68a:	2b00      	cmp	r3, #0
 800b68c:	d0ef      	beq.n	800b66e <SDMMC_GetCmdResp2+0x1e>
         ((sta_reg & SDIO_FLAG_CMDACT) != 0U ));
 800b68e:	68bb      	ldr	r3, [r7, #8]
 800b690:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 800b694:	2b00      	cmp	r3, #0
 800b696:	d1ea      	bne.n	800b66e <SDMMC_GetCmdResp2+0x1e>
    
  if (__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT))
 800b698:	687b      	ldr	r3, [r7, #4]
 800b69a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800b69c:	f003 0304 	and.w	r3, r3, #4
 800b6a0:	2b00      	cmp	r3, #0
 800b6a2:	d004      	beq.n	800b6ae <SDMMC_GetCmdResp2+0x5e>
  {
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT);
 800b6a4:	687b      	ldr	r3, [r7, #4]
 800b6a6:	2204      	movs	r2, #4
 800b6a8:	639a      	str	r2, [r3, #56]	@ 0x38
    
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 800b6aa:	2304      	movs	r3, #4
 800b6ac:	e00e      	b.n	800b6cc <SDMMC_GetCmdResp2+0x7c>
  }
  else if (__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL))
 800b6ae:	687b      	ldr	r3, [r7, #4]
 800b6b0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800b6b2:	f003 0301 	and.w	r3, r3, #1
 800b6b6:	2b00      	cmp	r3, #0
 800b6b8:	d004      	beq.n	800b6c4 <SDMMC_GetCmdResp2+0x74>
  {
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL);
 800b6ba:	687b      	ldr	r3, [r7, #4]
 800b6bc:	2201      	movs	r2, #1
 800b6be:	639a      	str	r2, [r3, #56]	@ 0x38
    
    return SDMMC_ERROR_CMD_CRC_FAIL;
 800b6c0:	2301      	movs	r3, #1
 800b6c2:	e003      	b.n	800b6cc <SDMMC_GetCmdResp2+0x7c>
  }
  else
  {
    /* No error flag set */
    /* Clear all the static flags */
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_STATIC_CMD_FLAGS);
 800b6c4:	687b      	ldr	r3, [r7, #4]
 800b6c6:	22c5      	movs	r2, #197	@ 0xc5
 800b6c8:	639a      	str	r2, [r3, #56]	@ 0x38
  }

  return SDMMC_ERROR_NONE;
 800b6ca:	2300      	movs	r3, #0
}
 800b6cc:	4618      	mov	r0, r3
 800b6ce:	3714      	adds	r7, #20
 800b6d0:	46bd      	mov	sp, r7
 800b6d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b6d6:	4770      	bx	lr
 800b6d8:	2000006c 	.word	0x2000006c
 800b6dc:	10624dd3 	.word	0x10624dd3

0800b6e0 <SDMMC_GetCmdResp3>:
  * @brief  Checks for error conditions for R3 (OCR) response.
  * @param  SDIOx Pointer to SDMMC register base
  * @retval SD Card error state
  */
uint32_t SDMMC_GetCmdResp3(SDIO_TypeDef *SDIOx)
{
 800b6e0:	b480      	push	{r7}
 800b6e2:	b085      	sub	sp, #20
 800b6e4:	af00      	add	r7, sp, #0
 800b6e6:	6078      	str	r0, [r7, #4]
  uint32_t sta_reg;
  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDIO_CMDTIMEOUT is expressed in ms */
  uint32_t count = SDIO_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 800b6e8:	4b1a      	ldr	r3, [pc, #104]	@ (800b754 <SDMMC_GetCmdResp3+0x74>)
 800b6ea:	681b      	ldr	r3, [r3, #0]
 800b6ec:	4a1a      	ldr	r2, [pc, #104]	@ (800b758 <SDMMC_GetCmdResp3+0x78>)
 800b6ee:	fba2 2303 	umull	r2, r3, r2, r3
 800b6f2:	0a5b      	lsrs	r3, r3, #9
 800b6f4:	f241 3288 	movw	r2, #5000	@ 0x1388
 800b6f8:	fb02 f303 	mul.w	r3, r2, r3
 800b6fc:	60fb      	str	r3, [r7, #12]
  
  do
  {
    if (count-- == 0U)
 800b6fe:	68fb      	ldr	r3, [r7, #12]
 800b700:	1e5a      	subs	r2, r3, #1
 800b702:	60fa      	str	r2, [r7, #12]
 800b704:	2b00      	cmp	r3, #0
 800b706:	d102      	bne.n	800b70e <SDMMC_GetCmdResp3+0x2e>
    {
      return SDMMC_ERROR_TIMEOUT;
 800b708:	f04f 4300 	mov.w	r3, #2147483648	@ 0x80000000
 800b70c:	e01b      	b.n	800b746 <SDMMC_GetCmdResp3+0x66>
    }
    sta_reg = SDIOx->STA;
 800b70e:	687b      	ldr	r3, [r7, #4]
 800b710:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800b712:	60bb      	str	r3, [r7, #8]
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 800b714:	68bb      	ldr	r3, [r7, #8]
 800b716:	f003 0345 	and.w	r3, r3, #69	@ 0x45
 800b71a:	2b00      	cmp	r3, #0
 800b71c:	d0ef      	beq.n	800b6fe <SDMMC_GetCmdResp3+0x1e>
         ((sta_reg & SDIO_FLAG_CMDACT) != 0U ));
 800b71e:	68bb      	ldr	r3, [r7, #8]
 800b720:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 800b724:	2b00      	cmp	r3, #0
 800b726:	d1ea      	bne.n	800b6fe <SDMMC_GetCmdResp3+0x1e>
    
  if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT))
 800b728:	687b      	ldr	r3, [r7, #4]
 800b72a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800b72c:	f003 0304 	and.w	r3, r3, #4
 800b730:	2b00      	cmp	r3, #0
 800b732:	d004      	beq.n	800b73e <SDMMC_GetCmdResp3+0x5e>
  {
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT);
 800b734:	687b      	ldr	r3, [r7, #4]
 800b736:	2204      	movs	r2, #4
 800b738:	639a      	str	r2, [r3, #56]	@ 0x38
    
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 800b73a:	2304      	movs	r3, #4
 800b73c:	e003      	b.n	800b746 <SDMMC_GetCmdResp3+0x66>
  }
  else
  {  
    /* Clear all the static flags */
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_STATIC_CMD_FLAGS);
 800b73e:	687b      	ldr	r3, [r7, #4]
 800b740:	22c5      	movs	r2, #197	@ 0xc5
 800b742:	639a      	str	r2, [r3, #56]	@ 0x38
  }
  
  return SDMMC_ERROR_NONE;
 800b744:	2300      	movs	r3, #0
}
 800b746:	4618      	mov	r0, r3
 800b748:	3714      	adds	r7, #20
 800b74a:	46bd      	mov	sp, r7
 800b74c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b750:	4770      	bx	lr
 800b752:	bf00      	nop
 800b754:	2000006c 	.word	0x2000006c
 800b758:	10624dd3 	.word	0x10624dd3

0800b75c <SDMMC_GetCmdResp6>:
  * @param  pRCA: Pointer to the variable that will contain the SD card relative 
  *         address RCA   
  * @retval SD Card error state
  */
uint32_t SDMMC_GetCmdResp6(SDIO_TypeDef *SDIOx, uint8_t SD_CMD, uint16_t *pRCA)
{
 800b75c:	b580      	push	{r7, lr}
 800b75e:	b088      	sub	sp, #32
 800b760:	af00      	add	r7, sp, #0
 800b762:	60f8      	str	r0, [r7, #12]
 800b764:	460b      	mov	r3, r1
 800b766:	607a      	str	r2, [r7, #4]
 800b768:	72fb      	strb	r3, [r7, #11]
  uint32_t response_r1;
  uint32_t sta_reg;

  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDIO_CMDTIMEOUT is expressed in ms */
  uint32_t count = SDIO_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 800b76a:	4b35      	ldr	r3, [pc, #212]	@ (800b840 <SDMMC_GetCmdResp6+0xe4>)
 800b76c:	681b      	ldr	r3, [r3, #0]
 800b76e:	4a35      	ldr	r2, [pc, #212]	@ (800b844 <SDMMC_GetCmdResp6+0xe8>)
 800b770:	fba2 2303 	umull	r2, r3, r2, r3
 800b774:	0a5b      	lsrs	r3, r3, #9
 800b776:	f241 3288 	movw	r2, #5000	@ 0x1388
 800b77a:	fb02 f303 	mul.w	r3, r2, r3
 800b77e:	61fb      	str	r3, [r7, #28]
  
  do
  {
    if (count-- == 0U)
 800b780:	69fb      	ldr	r3, [r7, #28]
 800b782:	1e5a      	subs	r2, r3, #1
 800b784:	61fa      	str	r2, [r7, #28]
 800b786:	2b00      	cmp	r3, #0
 800b788:	d102      	bne.n	800b790 <SDMMC_GetCmdResp6+0x34>
    {
      return SDMMC_ERROR_TIMEOUT;
 800b78a:	f04f 4300 	mov.w	r3, #2147483648	@ 0x80000000
 800b78e:	e052      	b.n	800b836 <SDMMC_GetCmdResp6+0xda>
    }
    sta_reg = SDIOx->STA;
 800b790:	68fb      	ldr	r3, [r7, #12]
 800b792:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800b794:	61bb      	str	r3, [r7, #24]
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 800b796:	69bb      	ldr	r3, [r7, #24]
 800b798:	f003 0345 	and.w	r3, r3, #69	@ 0x45
 800b79c:	2b00      	cmp	r3, #0
 800b79e:	d0ef      	beq.n	800b780 <SDMMC_GetCmdResp6+0x24>
         ((sta_reg & SDIO_FLAG_CMDACT) != 0U ));
 800b7a0:	69bb      	ldr	r3, [r7, #24]
 800b7a2:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 800b7a6:	2b00      	cmp	r3, #0
 800b7a8:	d1ea      	bne.n	800b780 <SDMMC_GetCmdResp6+0x24>
    
  if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT))
 800b7aa:	68fb      	ldr	r3, [r7, #12]
 800b7ac:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800b7ae:	f003 0304 	and.w	r3, r3, #4
 800b7b2:	2b00      	cmp	r3, #0
 800b7b4:	d004      	beq.n	800b7c0 <SDMMC_GetCmdResp6+0x64>
  {
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT);
 800b7b6:	68fb      	ldr	r3, [r7, #12]
 800b7b8:	2204      	movs	r2, #4
 800b7ba:	639a      	str	r2, [r3, #56]	@ 0x38
    
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 800b7bc:	2304      	movs	r3, #4
 800b7be:	e03a      	b.n	800b836 <SDMMC_GetCmdResp6+0xda>
  }
  else if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL))
 800b7c0:	68fb      	ldr	r3, [r7, #12]
 800b7c2:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800b7c4:	f003 0301 	and.w	r3, r3, #1
 800b7c8:	2b00      	cmp	r3, #0
 800b7ca:	d004      	beq.n	800b7d6 <SDMMC_GetCmdResp6+0x7a>
  {
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL);
 800b7cc:	68fb      	ldr	r3, [r7, #12]
 800b7ce:	2201      	movs	r2, #1
 800b7d0:	639a      	str	r2, [r3, #56]	@ 0x38
    
    return SDMMC_ERROR_CMD_CRC_FAIL;
 800b7d2:	2301      	movs	r3, #1
 800b7d4:	e02f      	b.n	800b836 <SDMMC_GetCmdResp6+0xda>
  {
    /* Nothing to do */
  }
  
  /* Check response received is of desired command */
  if(SDIO_GetCommandResponse(SDIOx) != SD_CMD)
 800b7d6:	68f8      	ldr	r0, [r7, #12]
 800b7d8:	f7ff fbcc 	bl	800af74 <SDIO_GetCommandResponse>
 800b7dc:	4603      	mov	r3, r0
 800b7de:	461a      	mov	r2, r3
 800b7e0:	7afb      	ldrb	r3, [r7, #11]
 800b7e2:	4293      	cmp	r3, r2
 800b7e4:	d001      	beq.n	800b7ea <SDMMC_GetCmdResp6+0x8e>
  {
    return SDMMC_ERROR_CMD_CRC_FAIL;
 800b7e6:	2301      	movs	r3, #1
 800b7e8:	e025      	b.n	800b836 <SDMMC_GetCmdResp6+0xda>
  }
  
  /* Clear all the static flags */
  __SDIO_CLEAR_FLAG(SDIOx, SDIO_STATIC_CMD_FLAGS);
 800b7ea:	68fb      	ldr	r3, [r7, #12]
 800b7ec:	22c5      	movs	r2, #197	@ 0xc5
 800b7ee:	639a      	str	r2, [r3, #56]	@ 0x38
  
  /* We have received response, retrieve it.  */
  response_r1 = SDIO_GetResponse(SDIOx, SDIO_RESP1);
 800b7f0:	2100      	movs	r1, #0
 800b7f2:	68f8      	ldr	r0, [r7, #12]
 800b7f4:	f7ff fbcb 	bl	800af8e <SDIO_GetResponse>
 800b7f8:	6178      	str	r0, [r7, #20]
  
  if((response_r1 & (SDMMC_R6_GENERAL_UNKNOWN_ERROR | SDMMC_R6_ILLEGAL_CMD | SDMMC_R6_COM_CRC_FAILED)) == SDMMC_ALLZERO)
 800b7fa:	697b      	ldr	r3, [r7, #20]
 800b7fc:	f403 4360 	and.w	r3, r3, #57344	@ 0xe000
 800b800:	2b00      	cmp	r3, #0
 800b802:	d106      	bne.n	800b812 <SDMMC_GetCmdResp6+0xb6>
  {
    *pRCA = (uint16_t) (response_r1 >> 16);
 800b804:	697b      	ldr	r3, [r7, #20]
 800b806:	0c1b      	lsrs	r3, r3, #16
 800b808:	b29a      	uxth	r2, r3
 800b80a:	687b      	ldr	r3, [r7, #4]
 800b80c:	801a      	strh	r2, [r3, #0]
    
    return SDMMC_ERROR_NONE;
 800b80e:	2300      	movs	r3, #0
 800b810:	e011      	b.n	800b836 <SDMMC_GetCmdResp6+0xda>
  }
  else if((response_r1 & SDMMC_R6_ILLEGAL_CMD) == SDMMC_R6_ILLEGAL_CMD)
 800b812:	697b      	ldr	r3, [r7, #20]
 800b814:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800b818:	2b00      	cmp	r3, #0
 800b81a:	d002      	beq.n	800b822 <SDMMC_GetCmdResp6+0xc6>
  {
    return SDMMC_ERROR_ILLEGAL_CMD;
 800b81c:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 800b820:	e009      	b.n	800b836 <SDMMC_GetCmdResp6+0xda>
  }
  else if((response_r1 & SDMMC_R6_COM_CRC_FAILED) == SDMMC_R6_COM_CRC_FAILED)
 800b822:	697b      	ldr	r3, [r7, #20]
 800b824:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800b828:	2b00      	cmp	r3, #0
 800b82a:	d002      	beq.n	800b832 <SDMMC_GetCmdResp6+0xd6>
  {
    return SDMMC_ERROR_COM_CRC_FAILED;
 800b82c:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800b830:	e001      	b.n	800b836 <SDMMC_GetCmdResp6+0xda>
  }
  else
  {
    return SDMMC_ERROR_GENERAL_UNKNOWN_ERR;
 800b832:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
  }
}
 800b836:	4618      	mov	r0, r3
 800b838:	3720      	adds	r7, #32
 800b83a:	46bd      	mov	sp, r7
 800b83c:	bd80      	pop	{r7, pc}
 800b83e:	bf00      	nop
 800b840:	2000006c 	.word	0x2000006c
 800b844:	10624dd3 	.word	0x10624dd3

0800b848 <SDMMC_GetCmdResp7>:
  * @brief  Checks for error conditions for R7 response.
  * @param  SDIOx Pointer to SDMMC register base
  * @retval SD Card error state
  */
uint32_t SDMMC_GetCmdResp7(SDIO_TypeDef *SDIOx)
{
 800b848:	b480      	push	{r7}
 800b84a:	b085      	sub	sp, #20
 800b84c:	af00      	add	r7, sp, #0
 800b84e:	6078      	str	r0, [r7, #4]
  uint32_t sta_reg;
  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDIO_CMDTIMEOUT is expressed in ms */
  uint32_t count = SDIO_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 800b850:	4b22      	ldr	r3, [pc, #136]	@ (800b8dc <SDMMC_GetCmdResp7+0x94>)
 800b852:	681b      	ldr	r3, [r3, #0]
 800b854:	4a22      	ldr	r2, [pc, #136]	@ (800b8e0 <SDMMC_GetCmdResp7+0x98>)
 800b856:	fba2 2303 	umull	r2, r3, r2, r3
 800b85a:	0a5b      	lsrs	r3, r3, #9
 800b85c:	f241 3288 	movw	r2, #5000	@ 0x1388
 800b860:	fb02 f303 	mul.w	r3, r2, r3
 800b864:	60fb      	str	r3, [r7, #12]
  
  do
  {
    if (count-- == 0U)
 800b866:	68fb      	ldr	r3, [r7, #12]
 800b868:	1e5a      	subs	r2, r3, #1
 800b86a:	60fa      	str	r2, [r7, #12]
 800b86c:	2b00      	cmp	r3, #0
 800b86e:	d102      	bne.n	800b876 <SDMMC_GetCmdResp7+0x2e>
    {
      return SDMMC_ERROR_TIMEOUT;
 800b870:	f04f 4300 	mov.w	r3, #2147483648	@ 0x80000000
 800b874:	e02c      	b.n	800b8d0 <SDMMC_GetCmdResp7+0x88>
    }
    sta_reg = SDIOx->STA;
 800b876:	687b      	ldr	r3, [r7, #4]
 800b878:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800b87a:	60bb      	str	r3, [r7, #8]
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 800b87c:	68bb      	ldr	r3, [r7, #8]
 800b87e:	f003 0345 	and.w	r3, r3, #69	@ 0x45
 800b882:	2b00      	cmp	r3, #0
 800b884:	d0ef      	beq.n	800b866 <SDMMC_GetCmdResp7+0x1e>
         ((sta_reg & SDIO_FLAG_CMDACT) != 0U ));
 800b886:	68bb      	ldr	r3, [r7, #8]
 800b888:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 800b88c:	2b00      	cmp	r3, #0
 800b88e:	d1ea      	bne.n	800b866 <SDMMC_GetCmdResp7+0x1e>
    
  if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT))
 800b890:	687b      	ldr	r3, [r7, #4]
 800b892:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800b894:	f003 0304 	and.w	r3, r3, #4
 800b898:	2b00      	cmp	r3, #0
 800b89a:	d004      	beq.n	800b8a6 <SDMMC_GetCmdResp7+0x5e>
  {
    /* Card is SD V2.0 compliant */
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT);
 800b89c:	687b      	ldr	r3, [r7, #4]
 800b89e:	2204      	movs	r2, #4
 800b8a0:	639a      	str	r2, [r3, #56]	@ 0x38
    
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 800b8a2:	2304      	movs	r3, #4
 800b8a4:	e014      	b.n	800b8d0 <SDMMC_GetCmdResp7+0x88>
  }
  else if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL))
 800b8a6:	687b      	ldr	r3, [r7, #4]
 800b8a8:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800b8aa:	f003 0301 	and.w	r3, r3, #1
 800b8ae:	2b00      	cmp	r3, #0
 800b8b0:	d004      	beq.n	800b8bc <SDMMC_GetCmdResp7+0x74>
  {
    /* Card is SD V2.0 compliant */
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL);
 800b8b2:	687b      	ldr	r3, [r7, #4]
 800b8b4:	2201      	movs	r2, #1
 800b8b6:	639a      	str	r2, [r3, #56]	@ 0x38
    
    return SDMMC_ERROR_CMD_CRC_FAIL;
 800b8b8:	2301      	movs	r3, #1
 800b8ba:	e009      	b.n	800b8d0 <SDMMC_GetCmdResp7+0x88>
  else
  {
    /* Nothing to do */
  }
  
  if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CMDREND))
 800b8bc:	687b      	ldr	r3, [r7, #4]
 800b8be:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800b8c0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800b8c4:	2b00      	cmp	r3, #0
 800b8c6:	d002      	beq.n	800b8ce <SDMMC_GetCmdResp7+0x86>
  {
    /* Card is SD V2.0 compliant */
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CMDREND);
 800b8c8:	687b      	ldr	r3, [r7, #4]
 800b8ca:	2240      	movs	r2, #64	@ 0x40
 800b8cc:	639a      	str	r2, [r3, #56]	@ 0x38
  }
  
  return SDMMC_ERROR_NONE;
 800b8ce:	2300      	movs	r3, #0
  
}
 800b8d0:	4618      	mov	r0, r3
 800b8d2:	3714      	adds	r7, #20
 800b8d4:	46bd      	mov	sp, r7
 800b8d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b8da:	4770      	bx	lr
 800b8dc:	2000006c 	.word	0x2000006c
 800b8e0:	10624dd3 	.word	0x10624dd3

0800b8e4 <SDMMC_GetCmdError>:
  * @brief  Checks for error conditions for CMD0.
  * @param  SDIOx Pointer to SDMMC register base
  * @retval SD Card error state
  */
static uint32_t SDMMC_GetCmdError(SDIO_TypeDef *SDIOx)
{
 800b8e4:	b480      	push	{r7}
 800b8e6:	b085      	sub	sp, #20
 800b8e8:	af00      	add	r7, sp, #0
 800b8ea:	6078      	str	r0, [r7, #4]
  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDIO_CMDTIMEOUT is expressed in ms */
  uint32_t count = SDIO_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 800b8ec:	4b11      	ldr	r3, [pc, #68]	@ (800b934 <SDMMC_GetCmdError+0x50>)
 800b8ee:	681b      	ldr	r3, [r3, #0]
 800b8f0:	4a11      	ldr	r2, [pc, #68]	@ (800b938 <SDMMC_GetCmdError+0x54>)
 800b8f2:	fba2 2303 	umull	r2, r3, r2, r3
 800b8f6:	0a5b      	lsrs	r3, r3, #9
 800b8f8:	f241 3288 	movw	r2, #5000	@ 0x1388
 800b8fc:	fb02 f303 	mul.w	r3, r2, r3
 800b900:	60fb      	str	r3, [r7, #12]
  
  do
  {
    if (count-- == 0U)
 800b902:	68fb      	ldr	r3, [r7, #12]
 800b904:	1e5a      	subs	r2, r3, #1
 800b906:	60fa      	str	r2, [r7, #12]
 800b908:	2b00      	cmp	r3, #0
 800b90a:	d102      	bne.n	800b912 <SDMMC_GetCmdError+0x2e>
    {
      return SDMMC_ERROR_TIMEOUT;
 800b90c:	f04f 4300 	mov.w	r3, #2147483648	@ 0x80000000
 800b910:	e009      	b.n	800b926 <SDMMC_GetCmdError+0x42>
    }
    
  }while(!__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CMDSENT));
 800b912:	687b      	ldr	r3, [r7, #4]
 800b914:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800b916:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800b91a:	2b00      	cmp	r3, #0
 800b91c:	d0f1      	beq.n	800b902 <SDMMC_GetCmdError+0x1e>
  
  /* Clear all the static flags */
  __SDIO_CLEAR_FLAG(SDIOx, SDIO_STATIC_CMD_FLAGS);
 800b91e:	687b      	ldr	r3, [r7, #4]
 800b920:	22c5      	movs	r2, #197	@ 0xc5
 800b922:	639a      	str	r2, [r3, #56]	@ 0x38
  
  return SDMMC_ERROR_NONE;
 800b924:	2300      	movs	r3, #0
}
 800b926:	4618      	mov	r0, r3
 800b928:	3714      	adds	r7, #20
 800b92a:	46bd      	mov	sp, r7
 800b92c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b930:	4770      	bx	lr
 800b932:	bf00      	nop
 800b934:	2000006c 	.word	0x2000006c
 800b938:	10624dd3 	.word	0x10624dd3

0800b93c <MX_FATFS_Init>:
/* USER CODE BEGIN Variables */

/* USER CODE END Variables */

void MX_FATFS_Init(void)
{
 800b93c:	b580      	push	{r7, lr}
 800b93e:	af00      	add	r7, sp, #0
  /*## FatFS: Link the SD driver ###########################*/
  retSD = FATFS_LinkDriver(&SD_Driver, SDPath);
 800b940:	4904      	ldr	r1, [pc, #16]	@ (800b954 <MX_FATFS_Init+0x18>)
 800b942:	4805      	ldr	r0, [pc, #20]	@ (800b958 <MX_FATFS_Init+0x1c>)
 800b944:	f002 fc56 	bl	800e1f4 <FATFS_LinkDriver>
 800b948:	4603      	mov	r3, r0
 800b94a:	461a      	mov	r2, r3
 800b94c:	4b03      	ldr	r3, [pc, #12]	@ (800b95c <MX_FATFS_Init+0x20>)
 800b94e:	701a      	strb	r2, [r3, #0]

  /* USER CODE BEGIN Init */
  /* additional user code for init */
  /* USER CODE END Init */
}
 800b950:	bf00      	nop
 800b952:	bd80      	pop	{r7, pc}
 800b954:	20000648 	.word	0x20000648
 800b958:	08013194 	.word	0x08013194
 800b95c:	20000644 	.word	0x20000644

0800b960 <get_fattime>:
  * @brief  Gets Time from RTC
  * @param  None
  * @retval Time in DWORD
  */
DWORD get_fattime(void)
{
 800b960:	b480      	push	{r7}
 800b962:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN get_fattime */
  return 0;
 800b964:	2300      	movs	r3, #0
  /* USER CODE END get_fattime */
}
 800b966:	4618      	mov	r0, r3
 800b968:	46bd      	mov	sp, r7
 800b96a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b96e:	4770      	bx	lr

0800b970 <BSP_SD_Init>:
/**
  * @brief  Initializes the SD card device.
  * @retval SD status
  */
__weak uint8_t BSP_SD_Init(void)
{
 800b970:	b580      	push	{r7, lr}
 800b972:	b082      	sub	sp, #8
 800b974:	af00      	add	r7, sp, #0
  uint8_t sd_state = MSD_OK;
 800b976:	2300      	movs	r3, #0
 800b978:	71fb      	strb	r3, [r7, #7]
  /* Check if the SD card is plugged in the slot */
  if (BSP_SD_IsDetected() != SD_PRESENT)
 800b97a:	f000 f87b 	bl	800ba74 <BSP_SD_IsDetected>
 800b97e:	4603      	mov	r3, r0
 800b980:	2b01      	cmp	r3, #1
 800b982:	d001      	beq.n	800b988 <BSP_SD_Init+0x18>
  {
    return MSD_ERROR;
 800b984:	2301      	movs	r3, #1
 800b986:	e012      	b.n	800b9ae <BSP_SD_Init+0x3e>
  }
  /* HAL SD initialization */
  sd_state = HAL_SD_Init(&hsd);
 800b988:	480b      	ldr	r0, [pc, #44]	@ (800b9b8 <BSP_SD_Init+0x48>)
 800b98a:	f7fc fc47 	bl	800821c <HAL_SD_Init>
 800b98e:	4603      	mov	r3, r0
 800b990:	71fb      	strb	r3, [r7, #7]
  /* Configure SD Bus width (4 bits mode selected) */
  if (sd_state == MSD_OK)
 800b992:	79fb      	ldrb	r3, [r7, #7]
 800b994:	2b00      	cmp	r3, #0
 800b996:	d109      	bne.n	800b9ac <BSP_SD_Init+0x3c>
  {
    /* Enable wide operation */
    if (HAL_SD_ConfigWideBusOperation(&hsd, SDIO_BUS_WIDE_4B) != HAL_OK)
 800b998:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 800b99c:	4806      	ldr	r0, [pc, #24]	@ (800b9b8 <BSP_SD_Init+0x48>)
 800b99e:	f7fd f887 	bl	8008ab0 <HAL_SD_ConfigWideBusOperation>
 800b9a2:	4603      	mov	r3, r0
 800b9a4:	2b00      	cmp	r3, #0
 800b9a6:	d001      	beq.n	800b9ac <BSP_SD_Init+0x3c>
    {
      sd_state = MSD_ERROR;
 800b9a8:	2301      	movs	r3, #1
 800b9aa:	71fb      	strb	r3, [r7, #7]
    }
  }

  return sd_state;
 800b9ac:	79fb      	ldrb	r3, [r7, #7]
}
 800b9ae:	4618      	mov	r0, r3
 800b9b0:	3708      	adds	r7, #8
 800b9b2:	46bd      	mov	sp, r7
 800b9b4:	bd80      	pop	{r7, pc}
 800b9b6:	bf00      	nop
 800b9b8:	200003c0 	.word	0x200003c0

0800b9bc <BSP_SD_ReadBlocks_DMA>:
  * @param  ReadAddr: Address from where data is to be read
  * @param  NumOfBlocks: Number of SD blocks to read
  * @retval SD status
  */
__weak uint8_t BSP_SD_ReadBlocks_DMA(uint32_t *pData, uint32_t ReadAddr, uint32_t NumOfBlocks)
{
 800b9bc:	b580      	push	{r7, lr}
 800b9be:	b086      	sub	sp, #24
 800b9c0:	af00      	add	r7, sp, #0
 800b9c2:	60f8      	str	r0, [r7, #12]
 800b9c4:	60b9      	str	r1, [r7, #8]
 800b9c6:	607a      	str	r2, [r7, #4]
  uint8_t sd_state = MSD_OK;
 800b9c8:	2300      	movs	r3, #0
 800b9ca:	75fb      	strb	r3, [r7, #23]

  /* Read block(s) in DMA transfer mode */
  if (HAL_SD_ReadBlocks_DMA(&hsd, (uint8_t *)pData, ReadAddr, NumOfBlocks) != HAL_OK)
 800b9cc:	687b      	ldr	r3, [r7, #4]
 800b9ce:	68ba      	ldr	r2, [r7, #8]
 800b9d0:	68f9      	ldr	r1, [r7, #12]
 800b9d2:	4806      	ldr	r0, [pc, #24]	@ (800b9ec <BSP_SD_ReadBlocks_DMA+0x30>)
 800b9d4:	f7fc fcca 	bl	800836c <HAL_SD_ReadBlocks_DMA>
 800b9d8:	4603      	mov	r3, r0
 800b9da:	2b00      	cmp	r3, #0
 800b9dc:	d001      	beq.n	800b9e2 <BSP_SD_ReadBlocks_DMA+0x26>
  {
    sd_state = MSD_ERROR;
 800b9de:	2301      	movs	r3, #1
 800b9e0:	75fb      	strb	r3, [r7, #23]
  }

  return sd_state;
 800b9e2:	7dfb      	ldrb	r3, [r7, #23]
}
 800b9e4:	4618      	mov	r0, r3
 800b9e6:	3718      	adds	r7, #24
 800b9e8:	46bd      	mov	sp, r7
 800b9ea:	bd80      	pop	{r7, pc}
 800b9ec:	200003c0 	.word	0x200003c0

0800b9f0 <BSP_SD_WriteBlocks_DMA>:
  * @param  WriteAddr: Address from where data is to be written
  * @param  NumOfBlocks: Number of SD blocks to write
  * @retval SD status
  */
__weak uint8_t BSP_SD_WriteBlocks_DMA(uint32_t *pData, uint32_t WriteAddr, uint32_t NumOfBlocks)
{
 800b9f0:	b580      	push	{r7, lr}
 800b9f2:	b086      	sub	sp, #24
 800b9f4:	af00      	add	r7, sp, #0
 800b9f6:	60f8      	str	r0, [r7, #12]
 800b9f8:	60b9      	str	r1, [r7, #8]
 800b9fa:	607a      	str	r2, [r7, #4]
  uint8_t sd_state = MSD_OK;
 800b9fc:	2300      	movs	r3, #0
 800b9fe:	75fb      	strb	r3, [r7, #23]

  /* Write block(s) in DMA transfer mode */
  if (HAL_SD_WriteBlocks_DMA(&hsd, (uint8_t *)pData, WriteAddr, NumOfBlocks) != HAL_OK)
 800ba00:	687b      	ldr	r3, [r7, #4]
 800ba02:	68ba      	ldr	r2, [r7, #8]
 800ba04:	68f9      	ldr	r1, [r7, #12]
 800ba06:	4806      	ldr	r0, [pc, #24]	@ (800ba20 <BSP_SD_WriteBlocks_DMA+0x30>)
 800ba08:	f7fc fd92 	bl	8008530 <HAL_SD_WriteBlocks_DMA>
 800ba0c:	4603      	mov	r3, r0
 800ba0e:	2b00      	cmp	r3, #0
 800ba10:	d001      	beq.n	800ba16 <BSP_SD_WriteBlocks_DMA+0x26>
  {
    sd_state = MSD_ERROR;
 800ba12:	2301      	movs	r3, #1
 800ba14:	75fb      	strb	r3, [r7, #23]
  }

  return sd_state;
 800ba16:	7dfb      	ldrb	r3, [r7, #23]
}
 800ba18:	4618      	mov	r0, r3
 800ba1a:	3718      	adds	r7, #24
 800ba1c:	46bd      	mov	sp, r7
 800ba1e:	bd80      	pop	{r7, pc}
 800ba20:	200003c0 	.word	0x200003c0

0800ba24 <BSP_SD_GetCardState>:
  *          This value can be one of the following values:
  *            @arg  SD_TRANSFER_OK: No data transfer is acting
  *            @arg  SD_TRANSFER_BUSY: Data transfer is acting
  */
__weak uint8_t BSP_SD_GetCardState(void)
{
 800ba24:	b580      	push	{r7, lr}
 800ba26:	af00      	add	r7, sp, #0
  return ((HAL_SD_GetCardState(&hsd) == HAL_SD_CARD_TRANSFER ) ? SD_TRANSFER_OK : SD_TRANSFER_BUSY);
 800ba28:	4805      	ldr	r0, [pc, #20]	@ (800ba40 <BSP_SD_GetCardState+0x1c>)
 800ba2a:	f7fd f8db 	bl	8008be4 <HAL_SD_GetCardState>
 800ba2e:	4603      	mov	r3, r0
 800ba30:	2b04      	cmp	r3, #4
 800ba32:	bf14      	ite	ne
 800ba34:	2301      	movne	r3, #1
 800ba36:	2300      	moveq	r3, #0
 800ba38:	b2db      	uxtb	r3, r3
}
 800ba3a:	4618      	mov	r0, r3
 800ba3c:	bd80      	pop	{r7, pc}
 800ba3e:	bf00      	nop
 800ba40:	200003c0 	.word	0x200003c0

0800ba44 <BSP_SD_GetCardInfo>:
  * @brief  Get SD information about specific SD card.
  * @param  CardInfo: Pointer to HAL_SD_CardInfoTypedef structure
  * @retval None
  */
__weak void BSP_SD_GetCardInfo(HAL_SD_CardInfoTypeDef *CardInfo)
{
 800ba44:	b580      	push	{r7, lr}
 800ba46:	b082      	sub	sp, #8
 800ba48:	af00      	add	r7, sp, #0
 800ba4a:	6078      	str	r0, [r7, #4]
  /* Get SD card Information */
  HAL_SD_GetCardInfo(&hsd, CardInfo);
 800ba4c:	6879      	ldr	r1, [r7, #4]
 800ba4e:	4803      	ldr	r0, [pc, #12]	@ (800ba5c <BSP_SD_GetCardInfo+0x18>)
 800ba50:	f7fd f802 	bl	8008a58 <HAL_SD_GetCardInfo>
}
 800ba54:	bf00      	nop
 800ba56:	3708      	adds	r7, #8
 800ba58:	46bd      	mov	sp, r7
 800ba5a:	bd80      	pop	{r7, pc}
 800ba5c:	200003c0 	.word	0x200003c0

0800ba60 <HAL_SD_RxCpltCallback>:
  * @brief Rx Transfer completed callback
  * @param hsd: SD handle
  * @retval None
  */
void HAL_SD_RxCpltCallback(SD_HandleTypeDef *hsd)
{
 800ba60:	b580      	push	{r7, lr}
 800ba62:	b082      	sub	sp, #8
 800ba64:	af00      	add	r7, sp, #0
 800ba66:	6078      	str	r0, [r7, #4]
  BSP_SD_ReadCpltCallback();
 800ba68:	f000 f996 	bl	800bd98 <BSP_SD_ReadCpltCallback>
}
 800ba6c:	bf00      	nop
 800ba6e:	3708      	adds	r7, #8
 800ba70:	46bd      	mov	sp, r7
 800ba72:	bd80      	pop	{r7, pc}

0800ba74 <BSP_SD_IsDetected>:
 * @brief  Detects if SD card is correctly plugged in the memory slot or not.
 * @param  None
 * @retval Returns if SD is detected or not
 */
__weak uint8_t BSP_SD_IsDetected(void)
{
 800ba74:	b480      	push	{r7}
 800ba76:	b083      	sub	sp, #12
 800ba78:	af00      	add	r7, sp, #0
  __IO uint8_t status = SD_PRESENT;
 800ba7a:	2301      	movs	r3, #1
 800ba7c:	71fb      	strb	r3, [r7, #7]

  /* USER CODE BEGIN 1 */
  /* user code can be inserted here */
  /* USER CODE END 1 */

  return status;
 800ba7e:	79fb      	ldrb	r3, [r7, #7]
 800ba80:	b2db      	uxtb	r3, r3
}
 800ba82:	4618      	mov	r0, r3
 800ba84:	370c      	adds	r7, #12
 800ba86:	46bd      	mov	sp, r7
 800ba88:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ba8c:	4770      	bx	lr

0800ba8e <SD_CheckStatusWithTimeout>:
/* USER CODE END beforeFunctionSection */

/* Private functions ---------------------------------------------------------*/

static int SD_CheckStatusWithTimeout(uint32_t timeout)
{
 800ba8e:	b580      	push	{r7, lr}
 800ba90:	b084      	sub	sp, #16
 800ba92:	af00      	add	r7, sp, #0
 800ba94:	6078      	str	r0, [r7, #4]
  uint32_t timer;
  /* block until SDIO peripheral is ready again or a timeout occur */
#if (osCMSIS <= 0x20000U)
  timer = osKernelSysTick();
 800ba96:	f002 fc45 	bl	800e324 <osKernelSysTick>
 800ba9a:	60f8      	str	r0, [r7, #12]
  while( osKernelSysTick() - timer < timeout)
 800ba9c:	e006      	b.n	800baac <SD_CheckStatusWithTimeout+0x1e>
#else
  timer = osKernelGetTickCount();
  while( osKernelGetTickCount() - timer < timeout)
#endif
  {
    if (BSP_SD_GetCardState() == SD_TRANSFER_OK)
 800ba9e:	f7ff ffc1 	bl	800ba24 <BSP_SD_GetCardState>
 800baa2:	4603      	mov	r3, r0
 800baa4:	2b00      	cmp	r3, #0
 800baa6:	d101      	bne.n	800baac <SD_CheckStatusWithTimeout+0x1e>
    {
      return 0;
 800baa8:	2300      	movs	r3, #0
 800baaa:	e009      	b.n	800bac0 <SD_CheckStatusWithTimeout+0x32>
  while( osKernelSysTick() - timer < timeout)
 800baac:	f002 fc3a 	bl	800e324 <osKernelSysTick>
 800bab0:	4602      	mov	r2, r0
 800bab2:	68fb      	ldr	r3, [r7, #12]
 800bab4:	1ad3      	subs	r3, r2, r3
 800bab6:	687a      	ldr	r2, [r7, #4]
 800bab8:	429a      	cmp	r2, r3
 800baba:	d8f0      	bhi.n	800ba9e <SD_CheckStatusWithTimeout+0x10>
    }
  }

  return -1;
 800babc:	f04f 33ff 	mov.w	r3, #4294967295
}
 800bac0:	4618      	mov	r0, r3
 800bac2:	3710      	adds	r7, #16
 800bac4:	46bd      	mov	sp, r7
 800bac6:	bd80      	pop	{r7, pc}

0800bac8 <SD_CheckStatus>:

static DSTATUS SD_CheckStatus(BYTE lun)
{
 800bac8:	b580      	push	{r7, lr}
 800baca:	b082      	sub	sp, #8
 800bacc:	af00      	add	r7, sp, #0
 800bace:	4603      	mov	r3, r0
 800bad0:	71fb      	strb	r3, [r7, #7]
  Stat = STA_NOINIT;
 800bad2:	4b0b      	ldr	r3, [pc, #44]	@ (800bb00 <SD_CheckStatus+0x38>)
 800bad4:	2201      	movs	r2, #1
 800bad6:	701a      	strb	r2, [r3, #0]

  if(BSP_SD_GetCardState() == SD_TRANSFER_OK)
 800bad8:	f7ff ffa4 	bl	800ba24 <BSP_SD_GetCardState>
 800badc:	4603      	mov	r3, r0
 800bade:	2b00      	cmp	r3, #0
 800bae0:	d107      	bne.n	800baf2 <SD_CheckStatus+0x2a>
  {
    Stat &= ~STA_NOINIT;
 800bae2:	4b07      	ldr	r3, [pc, #28]	@ (800bb00 <SD_CheckStatus+0x38>)
 800bae4:	781b      	ldrb	r3, [r3, #0]
 800bae6:	b2db      	uxtb	r3, r3
 800bae8:	f023 0301 	bic.w	r3, r3, #1
 800baec:	b2da      	uxtb	r2, r3
 800baee:	4b04      	ldr	r3, [pc, #16]	@ (800bb00 <SD_CheckStatus+0x38>)
 800baf0:	701a      	strb	r2, [r3, #0]
  }

  return Stat;
 800baf2:	4b03      	ldr	r3, [pc, #12]	@ (800bb00 <SD_CheckStatus+0x38>)
 800baf4:	781b      	ldrb	r3, [r3, #0]
 800baf6:	b2db      	uxtb	r3, r3
}
 800baf8:	4618      	mov	r0, r3
 800bafa:	3708      	adds	r7, #8
 800bafc:	46bd      	mov	sp, r7
 800bafe:	bd80      	pop	{r7, pc}
 800bb00:	20000098 	.word	0x20000098

0800bb04 <SD_initialize>:
  * @brief  Initializes a Drive
  * @param  lun : not used
  * @retval DSTATUS: Operation status
  */
DSTATUS SD_initialize(BYTE lun)
{
 800bb04:	b590      	push	{r4, r7, lr}
 800bb06:	b087      	sub	sp, #28
 800bb08:	af00      	add	r7, sp, #0
 800bb0a:	4603      	mov	r3, r0
 800bb0c:	71fb      	strb	r3, [r7, #7]
Stat = STA_NOINIT;
 800bb0e:	4b20      	ldr	r3, [pc, #128]	@ (800bb90 <SD_initialize+0x8c>)
 800bb10:	2201      	movs	r2, #1
 800bb12:	701a      	strb	r2, [r3, #0]
  /*
   * check that the kernel has been started before continuing
   * as the osMessage API will fail otherwise
   */
#if (osCMSIS <= 0x20000U)
  if(osKernelRunning())
 800bb14:	f002 fbfa 	bl	800e30c <osKernelRunning>
 800bb18:	4603      	mov	r3, r0
 800bb1a:	2b00      	cmp	r3, #0
 800bb1c:	d030      	beq.n	800bb80 <SD_initialize+0x7c>
  if(osKernelGetState() == osKernelRunning)
#endif
  {
#if !defined(DISABLE_SD_INIT)

    if(BSP_SD_Init() == MSD_OK)
 800bb1e:	f7ff ff27 	bl	800b970 <BSP_SD_Init>
 800bb22:	4603      	mov	r3, r0
 800bb24:	2b00      	cmp	r3, #0
 800bb26:	d107      	bne.n	800bb38 <SD_initialize+0x34>
    {
      Stat = SD_CheckStatus(lun);
 800bb28:	79fb      	ldrb	r3, [r7, #7]
 800bb2a:	4618      	mov	r0, r3
 800bb2c:	f7ff ffcc 	bl	800bac8 <SD_CheckStatus>
 800bb30:	4603      	mov	r3, r0
 800bb32:	461a      	mov	r2, r3
 800bb34:	4b16      	ldr	r3, [pc, #88]	@ (800bb90 <SD_initialize+0x8c>)
 800bb36:	701a      	strb	r2, [r3, #0]
    /*
    * if the SD is correctly initialized, create the operation queue
    * if not already created
    */

    if (Stat != STA_NOINIT)
 800bb38:	4b15      	ldr	r3, [pc, #84]	@ (800bb90 <SD_initialize+0x8c>)
 800bb3a:	781b      	ldrb	r3, [r3, #0]
 800bb3c:	b2db      	uxtb	r3, r3
 800bb3e:	2b01      	cmp	r3, #1
 800bb40:	d01e      	beq.n	800bb80 <SD_initialize+0x7c>
    {
      if (SDQueueID == NULL)
 800bb42:	4b14      	ldr	r3, [pc, #80]	@ (800bb94 <SD_initialize+0x90>)
 800bb44:	681b      	ldr	r3, [r3, #0]
 800bb46:	2b00      	cmp	r3, #0
 800bb48:	d10e      	bne.n	800bb68 <SD_initialize+0x64>
      {
 #if (osCMSIS <= 0x20000U)
      osMessageQDef(SD_Queue, QUEUE_SIZE, uint16_t);
 800bb4a:	4b13      	ldr	r3, [pc, #76]	@ (800bb98 <SD_initialize+0x94>)
 800bb4c:	f107 0408 	add.w	r4, r7, #8
 800bb50:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 800bb52:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
      SDQueueID = osMessageCreate (osMessageQ(SD_Queue), NULL);
 800bb56:	f107 0308 	add.w	r3, r7, #8
 800bb5a:	2100      	movs	r1, #0
 800bb5c:	4618      	mov	r0, r3
 800bb5e:	f002 fdb6 	bl	800e6ce <osMessageCreate>
 800bb62:	4603      	mov	r3, r0
 800bb64:	4a0b      	ldr	r2, [pc, #44]	@ (800bb94 <SD_initialize+0x90>)
 800bb66:	6013      	str	r3, [r2, #0]
#else
      SDQueueID = osMessageQueueNew(QUEUE_SIZE, 2, NULL);
#endif
      }

      if (SDQueueID == NULL)
 800bb68:	4b0a      	ldr	r3, [pc, #40]	@ (800bb94 <SD_initialize+0x90>)
 800bb6a:	681b      	ldr	r3, [r3, #0]
 800bb6c:	2b00      	cmp	r3, #0
 800bb6e:	d107      	bne.n	800bb80 <SD_initialize+0x7c>
      {
        Stat |= STA_NOINIT;
 800bb70:	4b07      	ldr	r3, [pc, #28]	@ (800bb90 <SD_initialize+0x8c>)
 800bb72:	781b      	ldrb	r3, [r3, #0]
 800bb74:	b2db      	uxtb	r3, r3
 800bb76:	f043 0301 	orr.w	r3, r3, #1
 800bb7a:	b2da      	uxtb	r2, r3
 800bb7c:	4b04      	ldr	r3, [pc, #16]	@ (800bb90 <SD_initialize+0x8c>)
 800bb7e:	701a      	strb	r2, [r3, #0]
      }
    }
  }

  return Stat;
 800bb80:	4b03      	ldr	r3, [pc, #12]	@ (800bb90 <SD_initialize+0x8c>)
 800bb82:	781b      	ldrb	r3, [r3, #0]
 800bb84:	b2db      	uxtb	r3, r3
}
 800bb86:	4618      	mov	r0, r3
 800bb88:	371c      	adds	r7, #28
 800bb8a:	46bd      	mov	sp, r7
 800bb8c:	bd90      	pop	{r4, r7, pc}
 800bb8e:	bf00      	nop
 800bb90:	20000098 	.word	0x20000098
 800bb94:	20000880 	.word	0x20000880
 800bb98:	0801299c 	.word	0x0801299c

0800bb9c <SD_status>:
  * @brief  Gets Disk Status
  * @param  lun : not used
  * @retval DSTATUS: Operation status
  */
DSTATUS SD_status(BYTE lun)
{
 800bb9c:	b580      	push	{r7, lr}
 800bb9e:	b082      	sub	sp, #8
 800bba0:	af00      	add	r7, sp, #0
 800bba2:	4603      	mov	r3, r0
 800bba4:	71fb      	strb	r3, [r7, #7]
  return SD_CheckStatus(lun);
 800bba6:	79fb      	ldrb	r3, [r7, #7]
 800bba8:	4618      	mov	r0, r3
 800bbaa:	f7ff ff8d 	bl	800bac8 <SD_CheckStatus>
 800bbae:	4603      	mov	r3, r0
}
 800bbb0:	4618      	mov	r0, r3
 800bbb2:	3708      	adds	r7, #8
 800bbb4:	46bd      	mov	sp, r7
 800bbb6:	bd80      	pop	{r7, pc}

0800bbb8 <SD_read>:
  * @param  count: Number of sectors to read (1..128)
  * @retval DRESULT: Operation result
  */

DRESULT SD_read(BYTE lun, BYTE *buff, DWORD sector, UINT count)
{
 800bbb8:	b580      	push	{r7, lr}
 800bbba:	b08a      	sub	sp, #40	@ 0x28
 800bbbc:	af00      	add	r7, sp, #0
 800bbbe:	60b9      	str	r1, [r7, #8]
 800bbc0:	607a      	str	r2, [r7, #4]
 800bbc2:	603b      	str	r3, [r7, #0]
 800bbc4:	4603      	mov	r3, r0
 800bbc6:	73fb      	strb	r3, [r7, #15]
  uint8_t ret;
  DRESULT res = RES_ERROR;
 800bbc8:	2301      	movs	r3, #1
 800bbca:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
#endif
  /*
  * ensure the SDCard is ready for a new operation
  */

  if (SD_CheckStatusWithTimeout(SD_TIMEOUT) < 0)
 800bbce:	f247 5030 	movw	r0, #30000	@ 0x7530
 800bbd2:	f7ff ff5c 	bl	800ba8e <SD_CheckStatusWithTimeout>
 800bbd6:	4603      	mov	r3, r0
 800bbd8:	2b00      	cmp	r3, #0
 800bbda:	da02      	bge.n	800bbe2 <SD_read+0x2a>
  {
    return res;
 800bbdc:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800bbe0:	e032      	b.n	800bc48 <SD_read+0x90>
#if defined(ENABLE_SCRATCH_BUFFER)
  if (!((uint32_t)buff & 0x3))
  {
#endif
    /* Fast path cause destination buffer is correctly aligned */
    ret = BSP_SD_ReadBlocks_DMA((uint32_t*)buff, (uint32_t)(sector), count);
 800bbe2:	683a      	ldr	r2, [r7, #0]
 800bbe4:	6879      	ldr	r1, [r7, #4]
 800bbe6:	68b8      	ldr	r0, [r7, #8]
 800bbe8:	f7ff fee8 	bl	800b9bc <BSP_SD_ReadBlocks_DMA>
 800bbec:	4603      	mov	r3, r0
 800bbee:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26

    if (ret == MSD_OK) {
 800bbf2:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 800bbf6:	2b00      	cmp	r3, #0
 800bbf8:	d124      	bne.n	800bc44 <SD_read+0x8c>
#if (osCMSIS < 0x20000U)
    /* wait for a message from the queue or a timeout */
    event = osMessageGet(SDQueueID, SD_TIMEOUT);
 800bbfa:	4b15      	ldr	r3, [pc, #84]	@ (800bc50 <SD_read+0x98>)
 800bbfc:	6819      	ldr	r1, [r3, #0]
 800bbfe:	f107 0314 	add.w	r3, r7, #20
 800bc02:	f247 5230 	movw	r2, #30000	@ 0x7530
 800bc06:	4618      	mov	r0, r3
 800bc08:	f002 fdca 	bl	800e7a0 <osMessageGet>

    if (event.status == osEventMessage)
 800bc0c:	697b      	ldr	r3, [r7, #20]
 800bc0e:	2b10      	cmp	r3, #16
 800bc10:	d118      	bne.n	800bc44 <SD_read+0x8c>
    {
      if (event.value.v == READ_CPLT_MSG)
 800bc12:	69bb      	ldr	r3, [r7, #24]
 800bc14:	2b01      	cmp	r3, #1
 800bc16:	d115      	bne.n	800bc44 <SD_read+0x8c>
      {
        timer = osKernelSysTick();
 800bc18:	f002 fb84 	bl	800e324 <osKernelSysTick>
 800bc1c:	6238      	str	r0, [r7, #32]
        /* block until SDIO IP is ready or a timeout occur */
        while(osKernelSysTick() - timer <SD_TIMEOUT)
 800bc1e:	e008      	b.n	800bc32 <SD_read+0x7a>
            timer = osKernelGetTickCount();
            /* block until SDIO IP is ready or a timeout occur */
            while(osKernelGetTickCount() - timer <SD_TIMEOUT)
#endif
            {
              if (BSP_SD_GetCardState() == SD_TRANSFER_OK)
 800bc20:	f7ff ff00 	bl	800ba24 <BSP_SD_GetCardState>
 800bc24:	4603      	mov	r3, r0
 800bc26:	2b00      	cmp	r3, #0
 800bc28:	d103      	bne.n	800bc32 <SD_read+0x7a>
              {
                res = RES_OK;
 800bc2a:	2300      	movs	r3, #0
 800bc2c:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
                adjust the address and the D-Cache size to invalidate accordingly.
                */
                alignedAddr = (uint32_t)buff & ~0x1F;
                SCB_InvalidateDCache_by_Addr((uint32_t*)alignedAddr, count*BLOCKSIZE + ((uint32_t)buff - alignedAddr));
#endif
                break;
 800bc30:	e008      	b.n	800bc44 <SD_read+0x8c>
        while(osKernelSysTick() - timer <SD_TIMEOUT)
 800bc32:	f002 fb77 	bl	800e324 <osKernelSysTick>
 800bc36:	4602      	mov	r2, r0
 800bc38:	6a3b      	ldr	r3, [r7, #32]
 800bc3a:	1ad3      	subs	r3, r2, r3
 800bc3c:	f247 522f 	movw	r2, #29999	@ 0x752f
 800bc40:	4293      	cmp	r3, r2
 800bc42:	d9ed      	bls.n	800bc20 <SD_read+0x68>

      if ((i == count) && (ret == MSD_OK ))
        res = RES_OK;
    }
#endif
  return res;
 800bc44:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
}
 800bc48:	4618      	mov	r0, r3
 800bc4a:	3728      	adds	r7, #40	@ 0x28
 800bc4c:	46bd      	mov	sp, r7
 800bc4e:	bd80      	pop	{r7, pc}
 800bc50:	20000880 	.word	0x20000880

0800bc54 <SD_write>:
  * @retval DRESULT: Operation result
  */
#if _USE_WRITE == 1

DRESULT SD_write(BYTE lun, const BYTE *buff, DWORD sector, UINT count)
{
 800bc54:	b580      	push	{r7, lr}
 800bc56:	b08a      	sub	sp, #40	@ 0x28
 800bc58:	af00      	add	r7, sp, #0
 800bc5a:	60b9      	str	r1, [r7, #8]
 800bc5c:	607a      	str	r2, [r7, #4]
 800bc5e:	603b      	str	r3, [r7, #0]
 800bc60:	4603      	mov	r3, r0
 800bc62:	73fb      	strb	r3, [r7, #15]
  DRESULT res = RES_ERROR;
 800bc64:	2301      	movs	r3, #1
 800bc66:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

  /*
  * ensure the SDCard is ready for a new operation
  */

  if (SD_CheckStatusWithTimeout(SD_TIMEOUT) < 0)
 800bc6a:	f247 5030 	movw	r0, #30000	@ 0x7530
 800bc6e:	f7ff ff0e 	bl	800ba8e <SD_CheckStatusWithTimeout>
 800bc72:	4603      	mov	r3, r0
 800bc74:	2b00      	cmp	r3, #0
 800bc76:	da02      	bge.n	800bc7e <SD_write+0x2a>
  {
    return res;
 800bc78:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800bc7c:	e02e      	b.n	800bcdc <SD_write+0x88>
  */
  alignedAddr = (uint32_t)buff & ~0x1F;
  SCB_CleanDCache_by_Addr((uint32_t*)alignedAddr, count*BLOCKSIZE + ((uint32_t)buff - alignedAddr));
#endif

  if(BSP_SD_WriteBlocks_DMA((uint32_t*)buff,
 800bc7e:	683a      	ldr	r2, [r7, #0]
 800bc80:	6879      	ldr	r1, [r7, #4]
 800bc82:	68b8      	ldr	r0, [r7, #8]
 800bc84:	f7ff feb4 	bl	800b9f0 <BSP_SD_WriteBlocks_DMA>
 800bc88:	4603      	mov	r3, r0
 800bc8a:	2b00      	cmp	r3, #0
 800bc8c:	d124      	bne.n	800bcd8 <SD_write+0x84>
                           (uint32_t) (sector),
                           count) == MSD_OK)
  {
#if (osCMSIS < 0x20000U)
    /* Get the message from the queue */
    event = osMessageGet(SDQueueID, SD_TIMEOUT);
 800bc8e:	4b15      	ldr	r3, [pc, #84]	@ (800bce4 <SD_write+0x90>)
 800bc90:	6819      	ldr	r1, [r3, #0]
 800bc92:	f107 0314 	add.w	r3, r7, #20
 800bc96:	f247 5230 	movw	r2, #30000	@ 0x7530
 800bc9a:	4618      	mov	r0, r3
 800bc9c:	f002 fd80 	bl	800e7a0 <osMessageGet>

    if (event.status == osEventMessage)
 800bca0:	697b      	ldr	r3, [r7, #20]
 800bca2:	2b10      	cmp	r3, #16
 800bca4:	d118      	bne.n	800bcd8 <SD_write+0x84>
    {
      if (event.value.v == WRITE_CPLT_MSG)
 800bca6:	69bb      	ldr	r3, [r7, #24]
 800bca8:	2b02      	cmp	r3, #2
 800bcaa:	d115      	bne.n	800bcd8 <SD_write+0x84>
    status = osMessageQueueGet(SDQueueID, (void *)&event, NULL, SD_TIMEOUT);
    if ((status == osOK) && (event == WRITE_CPLT_MSG))
    {
#endif
 #if (osCMSIS < 0x20000U)
        timer = osKernelSysTick();
 800bcac:	f002 fb3a 	bl	800e324 <osKernelSysTick>
 800bcb0:	6238      	str	r0, [r7, #32]
        /* block until SDIO IP is ready or a timeout occur */
        while(osKernelSysTick() - timer  < SD_TIMEOUT)
 800bcb2:	e008      	b.n	800bcc6 <SD_write+0x72>
        timer = osKernelGetTickCount();
        /* block until SDIO IP is ready or a timeout occur */
        while(osKernelGetTickCount() - timer  < SD_TIMEOUT)
#endif
        {
          if (BSP_SD_GetCardState() == SD_TRANSFER_OK)
 800bcb4:	f7ff feb6 	bl	800ba24 <BSP_SD_GetCardState>
 800bcb8:	4603      	mov	r3, r0
 800bcba:	2b00      	cmp	r3, #0
 800bcbc:	d103      	bne.n	800bcc6 <SD_write+0x72>
          {
            res = RES_OK;
 800bcbe:	2300      	movs	r3, #0
 800bcc0:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
            break;
 800bcc4:	e008      	b.n	800bcd8 <SD_write+0x84>
        while(osKernelSysTick() - timer  < SD_TIMEOUT)
 800bcc6:	f002 fb2d 	bl	800e324 <osKernelSysTick>
 800bcca:	4602      	mov	r2, r0
 800bccc:	6a3b      	ldr	r3, [r7, #32]
 800bcce:	1ad3      	subs	r3, r2, r3
 800bcd0:	f247 522f 	movw	r2, #29999	@ 0x752f
 800bcd4:	4293      	cmp	r3, r2
 800bcd6:	d9ed      	bls.n	800bcb4 <SD_write+0x60>
    }

  }
#endif

  return res;
 800bcd8:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
}
 800bcdc:	4618      	mov	r0, r3
 800bcde:	3728      	adds	r7, #40	@ 0x28
 800bce0:	46bd      	mov	sp, r7
 800bce2:	bd80      	pop	{r7, pc}
 800bce4:	20000880 	.word	0x20000880

0800bce8 <SD_ioctl>:
  * @param  *buff: Buffer to send/receive control data
  * @retval DRESULT: Operation result
  */
#if _USE_IOCTL == 1
DRESULT SD_ioctl(BYTE lun, BYTE cmd, void *buff)
{
 800bce8:	b580      	push	{r7, lr}
 800bcea:	b08c      	sub	sp, #48	@ 0x30
 800bcec:	af00      	add	r7, sp, #0
 800bcee:	4603      	mov	r3, r0
 800bcf0:	603a      	str	r2, [r7, #0]
 800bcf2:	71fb      	strb	r3, [r7, #7]
 800bcf4:	460b      	mov	r3, r1
 800bcf6:	71bb      	strb	r3, [r7, #6]
  DRESULT res = RES_ERROR;
 800bcf8:	2301      	movs	r3, #1
 800bcfa:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
  BSP_SD_CardInfo CardInfo;

  if (Stat & STA_NOINIT) return RES_NOTRDY;
 800bcfe:	4b25      	ldr	r3, [pc, #148]	@ (800bd94 <SD_ioctl+0xac>)
 800bd00:	781b      	ldrb	r3, [r3, #0]
 800bd02:	b2db      	uxtb	r3, r3
 800bd04:	f003 0301 	and.w	r3, r3, #1
 800bd08:	2b00      	cmp	r3, #0
 800bd0a:	d001      	beq.n	800bd10 <SD_ioctl+0x28>
 800bd0c:	2303      	movs	r3, #3
 800bd0e:	e03c      	b.n	800bd8a <SD_ioctl+0xa2>

  switch (cmd)
 800bd10:	79bb      	ldrb	r3, [r7, #6]
 800bd12:	2b03      	cmp	r3, #3
 800bd14:	d834      	bhi.n	800bd80 <SD_ioctl+0x98>
 800bd16:	a201      	add	r2, pc, #4	@ (adr r2, 800bd1c <SD_ioctl+0x34>)
 800bd18:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800bd1c:	0800bd2d 	.word	0x0800bd2d
 800bd20:	0800bd35 	.word	0x0800bd35
 800bd24:	0800bd4d 	.word	0x0800bd4d
 800bd28:	0800bd67 	.word	0x0800bd67
  {
  /* Make sure that no pending write process */
  case CTRL_SYNC :
    res = RES_OK;
 800bd2c:	2300      	movs	r3, #0
 800bd2e:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
    break;
 800bd32:	e028      	b.n	800bd86 <SD_ioctl+0x9e>

  /* Get number of sectors on the disk (DWORD) */
  case GET_SECTOR_COUNT :
    BSP_SD_GetCardInfo(&CardInfo);
 800bd34:	f107 030c 	add.w	r3, r7, #12
 800bd38:	4618      	mov	r0, r3
 800bd3a:	f7ff fe83 	bl	800ba44 <BSP_SD_GetCardInfo>
    *(DWORD*)buff = CardInfo.LogBlockNbr;
 800bd3e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800bd40:	683b      	ldr	r3, [r7, #0]
 800bd42:	601a      	str	r2, [r3, #0]
    res = RES_OK;
 800bd44:	2300      	movs	r3, #0
 800bd46:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
    break;
 800bd4a:	e01c      	b.n	800bd86 <SD_ioctl+0x9e>

  /* Get R/W sector size (WORD) */
  case GET_SECTOR_SIZE :
    BSP_SD_GetCardInfo(&CardInfo);
 800bd4c:	f107 030c 	add.w	r3, r7, #12
 800bd50:	4618      	mov	r0, r3
 800bd52:	f7ff fe77 	bl	800ba44 <BSP_SD_GetCardInfo>
    *(WORD*)buff = CardInfo.LogBlockSize;
 800bd56:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800bd58:	b29a      	uxth	r2, r3
 800bd5a:	683b      	ldr	r3, [r7, #0]
 800bd5c:	801a      	strh	r2, [r3, #0]
    res = RES_OK;
 800bd5e:	2300      	movs	r3, #0
 800bd60:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
    break;
 800bd64:	e00f      	b.n	800bd86 <SD_ioctl+0x9e>

  /* Get erase block size in unit of sector (DWORD) */
  case GET_BLOCK_SIZE :
    BSP_SD_GetCardInfo(&CardInfo);
 800bd66:	f107 030c 	add.w	r3, r7, #12
 800bd6a:	4618      	mov	r0, r3
 800bd6c:	f7ff fe6a 	bl	800ba44 <BSP_SD_GetCardInfo>
    *(DWORD*)buff = CardInfo.LogBlockSize / SD_DEFAULT_BLOCK_SIZE;
 800bd70:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800bd72:	0a5a      	lsrs	r2, r3, #9
 800bd74:	683b      	ldr	r3, [r7, #0]
 800bd76:	601a      	str	r2, [r3, #0]
    res = RES_OK;
 800bd78:	2300      	movs	r3, #0
 800bd7a:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
    break;
 800bd7e:	e002      	b.n	800bd86 <SD_ioctl+0x9e>

  default:
    res = RES_PARERR;
 800bd80:	2304      	movs	r3, #4
 800bd82:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
  }

  return res;
 800bd86:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
}
 800bd8a:	4618      	mov	r0, r3
 800bd8c:	3730      	adds	r7, #48	@ 0x30
 800bd8e:	46bd      	mov	sp, r7
 800bd90:	bd80      	pop	{r7, pc}
 800bd92:	bf00      	nop
 800bd94:	20000098 	.word	0x20000098

0800bd98 <BSP_SD_ReadCpltCallback>:
  * @brief Rx Transfer completed callbacks
  * @param hsd: SD handle
  * @retval None
  */
void BSP_SD_ReadCpltCallback(void)
{
 800bd98:	b580      	push	{r7, lr}
 800bd9a:	af00      	add	r7, sp, #0
  /*
   * No need to add an "osKernelRunning()" check here, as the SD_initialize()
   * is always called before any SD_Read()/SD_Write() call
   */
#if (osCMSIS < 0x20000U)
   osMessagePut(SDQueueID, READ_CPLT_MSG, 0);
 800bd9c:	4b04      	ldr	r3, [pc, #16]	@ (800bdb0 <BSP_SD_ReadCpltCallback+0x18>)
 800bd9e:	681b      	ldr	r3, [r3, #0]
 800bda0:	2200      	movs	r2, #0
 800bda2:	2101      	movs	r1, #1
 800bda4:	4618      	mov	r0, r3
 800bda6:	f002 fcbb 	bl	800e720 <osMessagePut>
#else
   const uint16_t msg = READ_CPLT_MSG;
   osMessageQueuePut(SDQueueID, (const void *)&msg, 0, 0);
#endif
}
 800bdaa:	bf00      	nop
 800bdac:	bd80      	pop	{r7, pc}
 800bdae:	bf00      	nop
 800bdb0:	20000880 	.word	0x20000880

0800bdb4 <disk_status>:
  * @retval DSTATUS: Operation status
  */
DSTATUS disk_status (
	BYTE pdrv		/* Physical drive number to identify the drive */
)
{
 800bdb4:	b580      	push	{r7, lr}
 800bdb6:	b084      	sub	sp, #16
 800bdb8:	af00      	add	r7, sp, #0
 800bdba:	4603      	mov	r3, r0
 800bdbc:	71fb      	strb	r3, [r7, #7]
  DSTATUS stat;

  stat = disk.drv[pdrv]->disk_status(disk.lun[pdrv]);
 800bdbe:	79fb      	ldrb	r3, [r7, #7]
 800bdc0:	4a08      	ldr	r2, [pc, #32]	@ (800bde4 <disk_status+0x30>)
 800bdc2:	009b      	lsls	r3, r3, #2
 800bdc4:	4413      	add	r3, r2
 800bdc6:	685b      	ldr	r3, [r3, #4]
 800bdc8:	685b      	ldr	r3, [r3, #4]
 800bdca:	79fa      	ldrb	r2, [r7, #7]
 800bdcc:	4905      	ldr	r1, [pc, #20]	@ (800bde4 <disk_status+0x30>)
 800bdce:	440a      	add	r2, r1
 800bdd0:	7a12      	ldrb	r2, [r2, #8]
 800bdd2:	4610      	mov	r0, r2
 800bdd4:	4798      	blx	r3
 800bdd6:	4603      	mov	r3, r0
 800bdd8:	73fb      	strb	r3, [r7, #15]
  return stat;
 800bdda:	7bfb      	ldrb	r3, [r7, #15]
}
 800bddc:	4618      	mov	r0, r3
 800bdde:	3710      	adds	r7, #16
 800bde0:	46bd      	mov	sp, r7
 800bde2:	bd80      	pop	{r7, pc}
 800bde4:	200008ac 	.word	0x200008ac

0800bde8 <disk_initialize>:
  * @retval DSTATUS: Operation status
  */
DSTATUS disk_initialize (
	BYTE pdrv				/* Physical drive nmuber to identify the drive */
)
{
 800bde8:	b580      	push	{r7, lr}
 800bdea:	b084      	sub	sp, #16
 800bdec:	af00      	add	r7, sp, #0
 800bdee:	4603      	mov	r3, r0
 800bdf0:	71fb      	strb	r3, [r7, #7]
  DSTATUS stat = RES_OK;
 800bdf2:	2300      	movs	r3, #0
 800bdf4:	73fb      	strb	r3, [r7, #15]

  if(disk.is_initialized[pdrv] == 0)
 800bdf6:	79fb      	ldrb	r3, [r7, #7]
 800bdf8:	4a0e      	ldr	r2, [pc, #56]	@ (800be34 <disk_initialize+0x4c>)
 800bdfa:	5cd3      	ldrb	r3, [r2, r3]
 800bdfc:	2b00      	cmp	r3, #0
 800bdfe:	d114      	bne.n	800be2a <disk_initialize+0x42>
  {
    stat = disk.drv[pdrv]->disk_initialize(disk.lun[pdrv]);
 800be00:	79fb      	ldrb	r3, [r7, #7]
 800be02:	4a0c      	ldr	r2, [pc, #48]	@ (800be34 <disk_initialize+0x4c>)
 800be04:	009b      	lsls	r3, r3, #2
 800be06:	4413      	add	r3, r2
 800be08:	685b      	ldr	r3, [r3, #4]
 800be0a:	681b      	ldr	r3, [r3, #0]
 800be0c:	79fa      	ldrb	r2, [r7, #7]
 800be0e:	4909      	ldr	r1, [pc, #36]	@ (800be34 <disk_initialize+0x4c>)
 800be10:	440a      	add	r2, r1
 800be12:	7a12      	ldrb	r2, [r2, #8]
 800be14:	4610      	mov	r0, r2
 800be16:	4798      	blx	r3
 800be18:	4603      	mov	r3, r0
 800be1a:	73fb      	strb	r3, [r7, #15]
    if(stat == RES_OK)
 800be1c:	7bfb      	ldrb	r3, [r7, #15]
 800be1e:	2b00      	cmp	r3, #0
 800be20:	d103      	bne.n	800be2a <disk_initialize+0x42>
    {
      disk.is_initialized[pdrv] = 1;
 800be22:	79fb      	ldrb	r3, [r7, #7]
 800be24:	4a03      	ldr	r2, [pc, #12]	@ (800be34 <disk_initialize+0x4c>)
 800be26:	2101      	movs	r1, #1
 800be28:	54d1      	strb	r1, [r2, r3]
    }
  }
  return stat;
 800be2a:	7bfb      	ldrb	r3, [r7, #15]
}
 800be2c:	4618      	mov	r0, r3
 800be2e:	3710      	adds	r7, #16
 800be30:	46bd      	mov	sp, r7
 800be32:	bd80      	pop	{r7, pc}
 800be34:	200008ac 	.word	0x200008ac

0800be38 <disk_read>:
	BYTE pdrv,		/* Physical drive nmuber to identify the drive */
	BYTE *buff,		/* Data buffer to store read data */
	DWORD sector,	        /* Sector address in LBA */
	UINT count		/* Number of sectors to read */
)
{
 800be38:	b590      	push	{r4, r7, lr}
 800be3a:	b087      	sub	sp, #28
 800be3c:	af00      	add	r7, sp, #0
 800be3e:	60b9      	str	r1, [r7, #8]
 800be40:	607a      	str	r2, [r7, #4]
 800be42:	603b      	str	r3, [r7, #0]
 800be44:	4603      	mov	r3, r0
 800be46:	73fb      	strb	r3, [r7, #15]
  DRESULT res;

  res = disk.drv[pdrv]->disk_read(disk.lun[pdrv], buff, sector, count);
 800be48:	7bfb      	ldrb	r3, [r7, #15]
 800be4a:	4a0a      	ldr	r2, [pc, #40]	@ (800be74 <disk_read+0x3c>)
 800be4c:	009b      	lsls	r3, r3, #2
 800be4e:	4413      	add	r3, r2
 800be50:	685b      	ldr	r3, [r3, #4]
 800be52:	689c      	ldr	r4, [r3, #8]
 800be54:	7bfb      	ldrb	r3, [r7, #15]
 800be56:	4a07      	ldr	r2, [pc, #28]	@ (800be74 <disk_read+0x3c>)
 800be58:	4413      	add	r3, r2
 800be5a:	7a18      	ldrb	r0, [r3, #8]
 800be5c:	683b      	ldr	r3, [r7, #0]
 800be5e:	687a      	ldr	r2, [r7, #4]
 800be60:	68b9      	ldr	r1, [r7, #8]
 800be62:	47a0      	blx	r4
 800be64:	4603      	mov	r3, r0
 800be66:	75fb      	strb	r3, [r7, #23]
  return res;
 800be68:	7dfb      	ldrb	r3, [r7, #23]
}
 800be6a:	4618      	mov	r0, r3
 800be6c:	371c      	adds	r7, #28
 800be6e:	46bd      	mov	sp, r7
 800be70:	bd90      	pop	{r4, r7, pc}
 800be72:	bf00      	nop
 800be74:	200008ac 	.word	0x200008ac

0800be78 <disk_write>:
	BYTE pdrv,		/* Physical drive nmuber to identify the drive */
	const BYTE *buff,	/* Data to be written */
	DWORD sector,		/* Sector address in LBA */
	UINT count        	/* Number of sectors to write */
)
{
 800be78:	b590      	push	{r4, r7, lr}
 800be7a:	b087      	sub	sp, #28
 800be7c:	af00      	add	r7, sp, #0
 800be7e:	60b9      	str	r1, [r7, #8]
 800be80:	607a      	str	r2, [r7, #4]
 800be82:	603b      	str	r3, [r7, #0]
 800be84:	4603      	mov	r3, r0
 800be86:	73fb      	strb	r3, [r7, #15]
  DRESULT res;

  res = disk.drv[pdrv]->disk_write(disk.lun[pdrv], buff, sector, count);
 800be88:	7bfb      	ldrb	r3, [r7, #15]
 800be8a:	4a0a      	ldr	r2, [pc, #40]	@ (800beb4 <disk_write+0x3c>)
 800be8c:	009b      	lsls	r3, r3, #2
 800be8e:	4413      	add	r3, r2
 800be90:	685b      	ldr	r3, [r3, #4]
 800be92:	68dc      	ldr	r4, [r3, #12]
 800be94:	7bfb      	ldrb	r3, [r7, #15]
 800be96:	4a07      	ldr	r2, [pc, #28]	@ (800beb4 <disk_write+0x3c>)
 800be98:	4413      	add	r3, r2
 800be9a:	7a18      	ldrb	r0, [r3, #8]
 800be9c:	683b      	ldr	r3, [r7, #0]
 800be9e:	687a      	ldr	r2, [r7, #4]
 800bea0:	68b9      	ldr	r1, [r7, #8]
 800bea2:	47a0      	blx	r4
 800bea4:	4603      	mov	r3, r0
 800bea6:	75fb      	strb	r3, [r7, #23]
  return res;
 800bea8:	7dfb      	ldrb	r3, [r7, #23]
}
 800beaa:	4618      	mov	r0, r3
 800beac:	371c      	adds	r7, #28
 800beae:	46bd      	mov	sp, r7
 800beb0:	bd90      	pop	{r4, r7, pc}
 800beb2:	bf00      	nop
 800beb4:	200008ac 	.word	0x200008ac

0800beb8 <disk_ioctl>:
DRESULT disk_ioctl (
	BYTE pdrv,		/* Physical drive nmuber (0..) */
	BYTE cmd,		/* Control code */
	void *buff		/* Buffer to send/receive control data */
)
{
 800beb8:	b580      	push	{r7, lr}
 800beba:	b084      	sub	sp, #16
 800bebc:	af00      	add	r7, sp, #0
 800bebe:	4603      	mov	r3, r0
 800bec0:	603a      	str	r2, [r7, #0]
 800bec2:	71fb      	strb	r3, [r7, #7]
 800bec4:	460b      	mov	r3, r1
 800bec6:	71bb      	strb	r3, [r7, #6]
  DRESULT res;

  res = disk.drv[pdrv]->disk_ioctl(disk.lun[pdrv], cmd, buff);
 800bec8:	79fb      	ldrb	r3, [r7, #7]
 800beca:	4a09      	ldr	r2, [pc, #36]	@ (800bef0 <disk_ioctl+0x38>)
 800becc:	009b      	lsls	r3, r3, #2
 800bece:	4413      	add	r3, r2
 800bed0:	685b      	ldr	r3, [r3, #4]
 800bed2:	691b      	ldr	r3, [r3, #16]
 800bed4:	79fa      	ldrb	r2, [r7, #7]
 800bed6:	4906      	ldr	r1, [pc, #24]	@ (800bef0 <disk_ioctl+0x38>)
 800bed8:	440a      	add	r2, r1
 800beda:	7a10      	ldrb	r0, [r2, #8]
 800bedc:	79b9      	ldrb	r1, [r7, #6]
 800bede:	683a      	ldr	r2, [r7, #0]
 800bee0:	4798      	blx	r3
 800bee2:	4603      	mov	r3, r0
 800bee4:	73fb      	strb	r3, [r7, #15]
  return res;
 800bee6:	7bfb      	ldrb	r3, [r7, #15]
}
 800bee8:	4618      	mov	r0, r3
 800beea:	3710      	adds	r7, #16
 800beec:	46bd      	mov	sp, r7
 800beee:	bd80      	pop	{r7, pc}
 800bef0:	200008ac 	.word	0x200008ac

0800bef4 <ld_word>:
/* Load/Store multi-byte word in the FAT structure                       */
/*-----------------------------------------------------------------------*/

static
WORD ld_word (const BYTE* ptr)	/*	 Load a 2-byte little-endian word */
{
 800bef4:	b480      	push	{r7}
 800bef6:	b085      	sub	sp, #20
 800bef8:	af00      	add	r7, sp, #0
 800befa:	6078      	str	r0, [r7, #4]
	WORD rv;

	rv = ptr[1];
 800befc:	687b      	ldr	r3, [r7, #4]
 800befe:	3301      	adds	r3, #1
 800bf00:	781b      	ldrb	r3, [r3, #0]
 800bf02:	81fb      	strh	r3, [r7, #14]
	rv = rv << 8 | ptr[0];
 800bf04:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 800bf08:	021b      	lsls	r3, r3, #8
 800bf0a:	b21a      	sxth	r2, r3
 800bf0c:	687b      	ldr	r3, [r7, #4]
 800bf0e:	781b      	ldrb	r3, [r3, #0]
 800bf10:	b21b      	sxth	r3, r3
 800bf12:	4313      	orrs	r3, r2
 800bf14:	b21b      	sxth	r3, r3
 800bf16:	81fb      	strh	r3, [r7, #14]
	return rv;
 800bf18:	89fb      	ldrh	r3, [r7, #14]
}
 800bf1a:	4618      	mov	r0, r3
 800bf1c:	3714      	adds	r7, #20
 800bf1e:	46bd      	mov	sp, r7
 800bf20:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bf24:	4770      	bx	lr

0800bf26 <ld_dword>:

static
DWORD ld_dword (const BYTE* ptr)	/* Load a 4-byte little-endian word */
{
 800bf26:	b480      	push	{r7}
 800bf28:	b085      	sub	sp, #20
 800bf2a:	af00      	add	r7, sp, #0
 800bf2c:	6078      	str	r0, [r7, #4]
	DWORD rv;

	rv = ptr[3];
 800bf2e:	687b      	ldr	r3, [r7, #4]
 800bf30:	3303      	adds	r3, #3
 800bf32:	781b      	ldrb	r3, [r3, #0]
 800bf34:	60fb      	str	r3, [r7, #12]
	rv = rv << 8 | ptr[2];
 800bf36:	68fb      	ldr	r3, [r7, #12]
 800bf38:	021b      	lsls	r3, r3, #8
 800bf3a:	687a      	ldr	r2, [r7, #4]
 800bf3c:	3202      	adds	r2, #2
 800bf3e:	7812      	ldrb	r2, [r2, #0]
 800bf40:	4313      	orrs	r3, r2
 800bf42:	60fb      	str	r3, [r7, #12]
	rv = rv << 8 | ptr[1];
 800bf44:	68fb      	ldr	r3, [r7, #12]
 800bf46:	021b      	lsls	r3, r3, #8
 800bf48:	687a      	ldr	r2, [r7, #4]
 800bf4a:	3201      	adds	r2, #1
 800bf4c:	7812      	ldrb	r2, [r2, #0]
 800bf4e:	4313      	orrs	r3, r2
 800bf50:	60fb      	str	r3, [r7, #12]
	rv = rv << 8 | ptr[0];
 800bf52:	68fb      	ldr	r3, [r7, #12]
 800bf54:	021b      	lsls	r3, r3, #8
 800bf56:	687a      	ldr	r2, [r7, #4]
 800bf58:	7812      	ldrb	r2, [r2, #0]
 800bf5a:	4313      	orrs	r3, r2
 800bf5c:	60fb      	str	r3, [r7, #12]
	return rv;
 800bf5e:	68fb      	ldr	r3, [r7, #12]
}
 800bf60:	4618      	mov	r0, r3
 800bf62:	3714      	adds	r7, #20
 800bf64:	46bd      	mov	sp, r7
 800bf66:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bf6a:	4770      	bx	lr

0800bf6c <st_word>:
#endif

#if !_FS_READONLY
static
void st_word (BYTE* ptr, WORD val)	/* Store a 2-byte word in little-endian */
{
 800bf6c:	b480      	push	{r7}
 800bf6e:	b083      	sub	sp, #12
 800bf70:	af00      	add	r7, sp, #0
 800bf72:	6078      	str	r0, [r7, #4]
 800bf74:	460b      	mov	r3, r1
 800bf76:	807b      	strh	r3, [r7, #2]
	*ptr++ = (BYTE)val; val >>= 8;
 800bf78:	687b      	ldr	r3, [r7, #4]
 800bf7a:	1c5a      	adds	r2, r3, #1
 800bf7c:	607a      	str	r2, [r7, #4]
 800bf7e:	887a      	ldrh	r2, [r7, #2]
 800bf80:	b2d2      	uxtb	r2, r2
 800bf82:	701a      	strb	r2, [r3, #0]
 800bf84:	887b      	ldrh	r3, [r7, #2]
 800bf86:	0a1b      	lsrs	r3, r3, #8
 800bf88:	807b      	strh	r3, [r7, #2]
	*ptr++ = (BYTE)val;
 800bf8a:	687b      	ldr	r3, [r7, #4]
 800bf8c:	1c5a      	adds	r2, r3, #1
 800bf8e:	607a      	str	r2, [r7, #4]
 800bf90:	887a      	ldrh	r2, [r7, #2]
 800bf92:	b2d2      	uxtb	r2, r2
 800bf94:	701a      	strb	r2, [r3, #0]
}
 800bf96:	bf00      	nop
 800bf98:	370c      	adds	r7, #12
 800bf9a:	46bd      	mov	sp, r7
 800bf9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bfa0:	4770      	bx	lr

0800bfa2 <st_dword>:

static
void st_dword (BYTE* ptr, DWORD val)	/* Store a 4-byte word in little-endian */
{
 800bfa2:	b480      	push	{r7}
 800bfa4:	b083      	sub	sp, #12
 800bfa6:	af00      	add	r7, sp, #0
 800bfa8:	6078      	str	r0, [r7, #4]
 800bfaa:	6039      	str	r1, [r7, #0]
	*ptr++ = (BYTE)val; val >>= 8;
 800bfac:	687b      	ldr	r3, [r7, #4]
 800bfae:	1c5a      	adds	r2, r3, #1
 800bfb0:	607a      	str	r2, [r7, #4]
 800bfb2:	683a      	ldr	r2, [r7, #0]
 800bfb4:	b2d2      	uxtb	r2, r2
 800bfb6:	701a      	strb	r2, [r3, #0]
 800bfb8:	683b      	ldr	r3, [r7, #0]
 800bfba:	0a1b      	lsrs	r3, r3, #8
 800bfbc:	603b      	str	r3, [r7, #0]
	*ptr++ = (BYTE)val; val >>= 8;
 800bfbe:	687b      	ldr	r3, [r7, #4]
 800bfc0:	1c5a      	adds	r2, r3, #1
 800bfc2:	607a      	str	r2, [r7, #4]
 800bfc4:	683a      	ldr	r2, [r7, #0]
 800bfc6:	b2d2      	uxtb	r2, r2
 800bfc8:	701a      	strb	r2, [r3, #0]
 800bfca:	683b      	ldr	r3, [r7, #0]
 800bfcc:	0a1b      	lsrs	r3, r3, #8
 800bfce:	603b      	str	r3, [r7, #0]
	*ptr++ = (BYTE)val; val >>= 8;
 800bfd0:	687b      	ldr	r3, [r7, #4]
 800bfd2:	1c5a      	adds	r2, r3, #1
 800bfd4:	607a      	str	r2, [r7, #4]
 800bfd6:	683a      	ldr	r2, [r7, #0]
 800bfd8:	b2d2      	uxtb	r2, r2
 800bfda:	701a      	strb	r2, [r3, #0]
 800bfdc:	683b      	ldr	r3, [r7, #0]
 800bfde:	0a1b      	lsrs	r3, r3, #8
 800bfe0:	603b      	str	r3, [r7, #0]
	*ptr++ = (BYTE)val;
 800bfe2:	687b      	ldr	r3, [r7, #4]
 800bfe4:	1c5a      	adds	r2, r3, #1
 800bfe6:	607a      	str	r2, [r7, #4]
 800bfe8:	683a      	ldr	r2, [r7, #0]
 800bfea:	b2d2      	uxtb	r2, r2
 800bfec:	701a      	strb	r2, [r3, #0]
}
 800bfee:	bf00      	nop
 800bff0:	370c      	adds	r7, #12
 800bff2:	46bd      	mov	sp, r7
 800bff4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bff8:	4770      	bx	lr

0800bffa <mem_cpy>:
/* String functions                                                      */
/*-----------------------------------------------------------------------*/

/* Copy memory to memory */
static
void mem_cpy (void* dst, const void* src, UINT cnt) {
 800bffa:	b480      	push	{r7}
 800bffc:	b087      	sub	sp, #28
 800bffe:	af00      	add	r7, sp, #0
 800c000:	60f8      	str	r0, [r7, #12]
 800c002:	60b9      	str	r1, [r7, #8]
 800c004:	607a      	str	r2, [r7, #4]
	BYTE *d = (BYTE*)dst;
 800c006:	68fb      	ldr	r3, [r7, #12]
 800c008:	617b      	str	r3, [r7, #20]
	const BYTE *s = (const BYTE*)src;
 800c00a:	68bb      	ldr	r3, [r7, #8]
 800c00c:	613b      	str	r3, [r7, #16]

	if (cnt) {
 800c00e:	687b      	ldr	r3, [r7, #4]
 800c010:	2b00      	cmp	r3, #0
 800c012:	d00d      	beq.n	800c030 <mem_cpy+0x36>
		do {
			*d++ = *s++;
 800c014:	693a      	ldr	r2, [r7, #16]
 800c016:	1c53      	adds	r3, r2, #1
 800c018:	613b      	str	r3, [r7, #16]
 800c01a:	697b      	ldr	r3, [r7, #20]
 800c01c:	1c59      	adds	r1, r3, #1
 800c01e:	6179      	str	r1, [r7, #20]
 800c020:	7812      	ldrb	r2, [r2, #0]
 800c022:	701a      	strb	r2, [r3, #0]
		} while (--cnt);
 800c024:	687b      	ldr	r3, [r7, #4]
 800c026:	3b01      	subs	r3, #1
 800c028:	607b      	str	r3, [r7, #4]
 800c02a:	687b      	ldr	r3, [r7, #4]
 800c02c:	2b00      	cmp	r3, #0
 800c02e:	d1f1      	bne.n	800c014 <mem_cpy+0x1a>
	}
}
 800c030:	bf00      	nop
 800c032:	371c      	adds	r7, #28
 800c034:	46bd      	mov	sp, r7
 800c036:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c03a:	4770      	bx	lr

0800c03c <mem_set>:

/* Fill memory block */
static
void mem_set (void* dst, int val, UINT cnt) {
 800c03c:	b480      	push	{r7}
 800c03e:	b087      	sub	sp, #28
 800c040:	af00      	add	r7, sp, #0
 800c042:	60f8      	str	r0, [r7, #12]
 800c044:	60b9      	str	r1, [r7, #8]
 800c046:	607a      	str	r2, [r7, #4]
	BYTE *d = (BYTE*)dst;
 800c048:	68fb      	ldr	r3, [r7, #12]
 800c04a:	617b      	str	r3, [r7, #20]

	do {
		*d++ = (BYTE)val;
 800c04c:	697b      	ldr	r3, [r7, #20]
 800c04e:	1c5a      	adds	r2, r3, #1
 800c050:	617a      	str	r2, [r7, #20]
 800c052:	68ba      	ldr	r2, [r7, #8]
 800c054:	b2d2      	uxtb	r2, r2
 800c056:	701a      	strb	r2, [r3, #0]
	} while (--cnt);
 800c058:	687b      	ldr	r3, [r7, #4]
 800c05a:	3b01      	subs	r3, #1
 800c05c:	607b      	str	r3, [r7, #4]
 800c05e:	687b      	ldr	r3, [r7, #4]
 800c060:	2b00      	cmp	r3, #0
 800c062:	d1f3      	bne.n	800c04c <mem_set+0x10>
}
 800c064:	bf00      	nop
 800c066:	bf00      	nop
 800c068:	371c      	adds	r7, #28
 800c06a:	46bd      	mov	sp, r7
 800c06c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c070:	4770      	bx	lr

0800c072 <mem_cmp>:

/* Compare memory block */
static
int mem_cmp (const void* dst, const void* src, UINT cnt) {	/* ZR:same, NZ:different */
 800c072:	b480      	push	{r7}
 800c074:	b089      	sub	sp, #36	@ 0x24
 800c076:	af00      	add	r7, sp, #0
 800c078:	60f8      	str	r0, [r7, #12]
 800c07a:	60b9      	str	r1, [r7, #8]
 800c07c:	607a      	str	r2, [r7, #4]
	const BYTE *d = (const BYTE *)dst, *s = (const BYTE *)src;
 800c07e:	68fb      	ldr	r3, [r7, #12]
 800c080:	61fb      	str	r3, [r7, #28]
 800c082:	68bb      	ldr	r3, [r7, #8]
 800c084:	61bb      	str	r3, [r7, #24]
	int r = 0;
 800c086:	2300      	movs	r3, #0
 800c088:	617b      	str	r3, [r7, #20]

	do {
		r = *d++ - *s++;
 800c08a:	69fb      	ldr	r3, [r7, #28]
 800c08c:	1c5a      	adds	r2, r3, #1
 800c08e:	61fa      	str	r2, [r7, #28]
 800c090:	781b      	ldrb	r3, [r3, #0]
 800c092:	4619      	mov	r1, r3
 800c094:	69bb      	ldr	r3, [r7, #24]
 800c096:	1c5a      	adds	r2, r3, #1
 800c098:	61ba      	str	r2, [r7, #24]
 800c09a:	781b      	ldrb	r3, [r3, #0]
 800c09c:	1acb      	subs	r3, r1, r3
 800c09e:	617b      	str	r3, [r7, #20]
	} while (--cnt && r == 0);
 800c0a0:	687b      	ldr	r3, [r7, #4]
 800c0a2:	3b01      	subs	r3, #1
 800c0a4:	607b      	str	r3, [r7, #4]
 800c0a6:	687b      	ldr	r3, [r7, #4]
 800c0a8:	2b00      	cmp	r3, #0
 800c0aa:	d002      	beq.n	800c0b2 <mem_cmp+0x40>
 800c0ac:	697b      	ldr	r3, [r7, #20]
 800c0ae:	2b00      	cmp	r3, #0
 800c0b0:	d0eb      	beq.n	800c08a <mem_cmp+0x18>

	return r;
 800c0b2:	697b      	ldr	r3, [r7, #20]
}
 800c0b4:	4618      	mov	r0, r3
 800c0b6:	3724      	adds	r7, #36	@ 0x24
 800c0b8:	46bd      	mov	sp, r7
 800c0ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c0be:	4770      	bx	lr

0800c0c0 <chk_chr>:

/* Check if chr is contained in the string */
static
int chk_chr (const char* str, int chr) {	/* NZ:contained, ZR:not contained */
 800c0c0:	b480      	push	{r7}
 800c0c2:	b083      	sub	sp, #12
 800c0c4:	af00      	add	r7, sp, #0
 800c0c6:	6078      	str	r0, [r7, #4]
 800c0c8:	6039      	str	r1, [r7, #0]
	while (*str && *str != chr) str++;
 800c0ca:	e002      	b.n	800c0d2 <chk_chr+0x12>
 800c0cc:	687b      	ldr	r3, [r7, #4]
 800c0ce:	3301      	adds	r3, #1
 800c0d0:	607b      	str	r3, [r7, #4]
 800c0d2:	687b      	ldr	r3, [r7, #4]
 800c0d4:	781b      	ldrb	r3, [r3, #0]
 800c0d6:	2b00      	cmp	r3, #0
 800c0d8:	d005      	beq.n	800c0e6 <chk_chr+0x26>
 800c0da:	687b      	ldr	r3, [r7, #4]
 800c0dc:	781b      	ldrb	r3, [r3, #0]
 800c0de:	461a      	mov	r2, r3
 800c0e0:	683b      	ldr	r3, [r7, #0]
 800c0e2:	4293      	cmp	r3, r2
 800c0e4:	d1f2      	bne.n	800c0cc <chk_chr+0xc>
	return *str;
 800c0e6:	687b      	ldr	r3, [r7, #4]
 800c0e8:	781b      	ldrb	r3, [r3, #0]
}
 800c0ea:	4618      	mov	r0, r3
 800c0ec:	370c      	adds	r7, #12
 800c0ee:	46bd      	mov	sp, r7
 800c0f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c0f4:	4770      	bx	lr

0800c0f6 <lock_fs>:
/*-----------------------------------------------------------------------*/
static
int lock_fs (
	FATFS* fs		/* File system object */
)
{
 800c0f6:	b580      	push	{r7, lr}
 800c0f8:	b082      	sub	sp, #8
 800c0fa:	af00      	add	r7, sp, #0
 800c0fc:	6078      	str	r0, [r7, #4]
	return (fs && ff_req_grant(fs->sobj)) ? 1 : 0;
 800c0fe:	687b      	ldr	r3, [r7, #4]
 800c100:	2b00      	cmp	r3, #0
 800c102:	d009      	beq.n	800c118 <lock_fs+0x22>
 800c104:	687b      	ldr	r3, [r7, #4]
 800c106:	68db      	ldr	r3, [r3, #12]
 800c108:	4618      	mov	r0, r3
 800c10a:	f002 f8ae 	bl	800e26a <ff_req_grant>
 800c10e:	4603      	mov	r3, r0
 800c110:	2b00      	cmp	r3, #0
 800c112:	d001      	beq.n	800c118 <lock_fs+0x22>
 800c114:	2301      	movs	r3, #1
 800c116:	e000      	b.n	800c11a <lock_fs+0x24>
 800c118:	2300      	movs	r3, #0
}
 800c11a:	4618      	mov	r0, r3
 800c11c:	3708      	adds	r7, #8
 800c11e:	46bd      	mov	sp, r7
 800c120:	bd80      	pop	{r7, pc}

0800c122 <unlock_fs>:
static
void unlock_fs (
	FATFS* fs,		/* File system object */
	FRESULT res		/* Result code to be returned */
)
{
 800c122:	b580      	push	{r7, lr}
 800c124:	b082      	sub	sp, #8
 800c126:	af00      	add	r7, sp, #0
 800c128:	6078      	str	r0, [r7, #4]
 800c12a:	460b      	mov	r3, r1
 800c12c:	70fb      	strb	r3, [r7, #3]
	if (fs && res != FR_NOT_ENABLED && res != FR_INVALID_DRIVE && res != FR_TIMEOUT) {
 800c12e:	687b      	ldr	r3, [r7, #4]
 800c130:	2b00      	cmp	r3, #0
 800c132:	d00d      	beq.n	800c150 <unlock_fs+0x2e>
 800c134:	78fb      	ldrb	r3, [r7, #3]
 800c136:	2b0c      	cmp	r3, #12
 800c138:	d00a      	beq.n	800c150 <unlock_fs+0x2e>
 800c13a:	78fb      	ldrb	r3, [r7, #3]
 800c13c:	2b0b      	cmp	r3, #11
 800c13e:	d007      	beq.n	800c150 <unlock_fs+0x2e>
 800c140:	78fb      	ldrb	r3, [r7, #3]
 800c142:	2b0f      	cmp	r3, #15
 800c144:	d004      	beq.n	800c150 <unlock_fs+0x2e>
		ff_rel_grant(fs->sobj);
 800c146:	687b      	ldr	r3, [r7, #4]
 800c148:	68db      	ldr	r3, [r3, #12]
 800c14a:	4618      	mov	r0, r3
 800c14c:	f002 f8a2 	bl	800e294 <ff_rel_grant>
	}
}
 800c150:	bf00      	nop
 800c152:	3708      	adds	r7, #8
 800c154:	46bd      	mov	sp, r7
 800c156:	bd80      	pop	{r7, pc}

0800c158 <chk_lock>:
static
FRESULT chk_lock (	/* Check if the file can be accessed */
	DIR* dp,		/* Directory object pointing the file to be checked */
	int acc			/* Desired access type (0:Read, 1:Write, 2:Delete/Rename) */
)
{
 800c158:	b480      	push	{r7}
 800c15a:	b085      	sub	sp, #20
 800c15c:	af00      	add	r7, sp, #0
 800c15e:	6078      	str	r0, [r7, #4]
 800c160:	6039      	str	r1, [r7, #0]
	UINT i, be;

	/* Search file semaphore table */
	for (i = be = 0; i < _FS_LOCK; i++) {
 800c162:	2300      	movs	r3, #0
 800c164:	60bb      	str	r3, [r7, #8]
 800c166:	68bb      	ldr	r3, [r7, #8]
 800c168:	60fb      	str	r3, [r7, #12]
 800c16a:	e029      	b.n	800c1c0 <chk_lock+0x68>
		if (Files[i].fs) {	/* Existing entry */
 800c16c:	4a27      	ldr	r2, [pc, #156]	@ (800c20c <chk_lock+0xb4>)
 800c16e:	68fb      	ldr	r3, [r7, #12]
 800c170:	011b      	lsls	r3, r3, #4
 800c172:	4413      	add	r3, r2
 800c174:	681b      	ldr	r3, [r3, #0]
 800c176:	2b00      	cmp	r3, #0
 800c178:	d01d      	beq.n	800c1b6 <chk_lock+0x5e>
			if (Files[i].fs == dp->obj.fs &&	 	/* Check if the object matched with an open object */
 800c17a:	4a24      	ldr	r2, [pc, #144]	@ (800c20c <chk_lock+0xb4>)
 800c17c:	68fb      	ldr	r3, [r7, #12]
 800c17e:	011b      	lsls	r3, r3, #4
 800c180:	4413      	add	r3, r2
 800c182:	681a      	ldr	r2, [r3, #0]
 800c184:	687b      	ldr	r3, [r7, #4]
 800c186:	681b      	ldr	r3, [r3, #0]
 800c188:	429a      	cmp	r2, r3
 800c18a:	d116      	bne.n	800c1ba <chk_lock+0x62>
				Files[i].clu == dp->obj.sclust &&
 800c18c:	4a1f      	ldr	r2, [pc, #124]	@ (800c20c <chk_lock+0xb4>)
 800c18e:	68fb      	ldr	r3, [r7, #12]
 800c190:	011b      	lsls	r3, r3, #4
 800c192:	4413      	add	r3, r2
 800c194:	3304      	adds	r3, #4
 800c196:	681a      	ldr	r2, [r3, #0]
 800c198:	687b      	ldr	r3, [r7, #4]
 800c19a:	689b      	ldr	r3, [r3, #8]
			if (Files[i].fs == dp->obj.fs &&	 	/* Check if the object matched with an open object */
 800c19c:	429a      	cmp	r2, r3
 800c19e:	d10c      	bne.n	800c1ba <chk_lock+0x62>
				Files[i].ofs == dp->dptr) break;
 800c1a0:	4a1a      	ldr	r2, [pc, #104]	@ (800c20c <chk_lock+0xb4>)
 800c1a2:	68fb      	ldr	r3, [r7, #12]
 800c1a4:	011b      	lsls	r3, r3, #4
 800c1a6:	4413      	add	r3, r2
 800c1a8:	3308      	adds	r3, #8
 800c1aa:	681a      	ldr	r2, [r3, #0]
 800c1ac:	687b      	ldr	r3, [r7, #4]
 800c1ae:	695b      	ldr	r3, [r3, #20]
				Files[i].clu == dp->obj.sclust &&
 800c1b0:	429a      	cmp	r2, r3
 800c1b2:	d102      	bne.n	800c1ba <chk_lock+0x62>
				Files[i].ofs == dp->dptr) break;
 800c1b4:	e007      	b.n	800c1c6 <chk_lock+0x6e>
		} else {			/* Blank entry */
			be = 1;
 800c1b6:	2301      	movs	r3, #1
 800c1b8:	60bb      	str	r3, [r7, #8]
	for (i = be = 0; i < _FS_LOCK; i++) {
 800c1ba:	68fb      	ldr	r3, [r7, #12]
 800c1bc:	3301      	adds	r3, #1
 800c1be:	60fb      	str	r3, [r7, #12]
 800c1c0:	68fb      	ldr	r3, [r7, #12]
 800c1c2:	2b01      	cmp	r3, #1
 800c1c4:	d9d2      	bls.n	800c16c <chk_lock+0x14>
		}
	}
	if (i == _FS_LOCK) {	/* The object is not opened */
 800c1c6:	68fb      	ldr	r3, [r7, #12]
 800c1c8:	2b02      	cmp	r3, #2
 800c1ca:	d109      	bne.n	800c1e0 <chk_lock+0x88>
		return (be || acc == 2) ? FR_OK : FR_TOO_MANY_OPEN_FILES;	/* Is there a blank entry for new object? */
 800c1cc:	68bb      	ldr	r3, [r7, #8]
 800c1ce:	2b00      	cmp	r3, #0
 800c1d0:	d102      	bne.n	800c1d8 <chk_lock+0x80>
 800c1d2:	683b      	ldr	r3, [r7, #0]
 800c1d4:	2b02      	cmp	r3, #2
 800c1d6:	d101      	bne.n	800c1dc <chk_lock+0x84>
 800c1d8:	2300      	movs	r3, #0
 800c1da:	e010      	b.n	800c1fe <chk_lock+0xa6>
 800c1dc:	2312      	movs	r3, #18
 800c1de:	e00e      	b.n	800c1fe <chk_lock+0xa6>
	}

	/* The object has been opened. Reject any open against writing file and all write mode open */
	return (acc || Files[i].ctr == 0x100) ? FR_LOCKED : FR_OK;
 800c1e0:	683b      	ldr	r3, [r7, #0]
 800c1e2:	2b00      	cmp	r3, #0
 800c1e4:	d108      	bne.n	800c1f8 <chk_lock+0xa0>
 800c1e6:	4a09      	ldr	r2, [pc, #36]	@ (800c20c <chk_lock+0xb4>)
 800c1e8:	68fb      	ldr	r3, [r7, #12]
 800c1ea:	011b      	lsls	r3, r3, #4
 800c1ec:	4413      	add	r3, r2
 800c1ee:	330c      	adds	r3, #12
 800c1f0:	881b      	ldrh	r3, [r3, #0]
 800c1f2:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800c1f6:	d101      	bne.n	800c1fc <chk_lock+0xa4>
 800c1f8:	2310      	movs	r3, #16
 800c1fa:	e000      	b.n	800c1fe <chk_lock+0xa6>
 800c1fc:	2300      	movs	r3, #0
}
 800c1fe:	4618      	mov	r0, r3
 800c200:	3714      	adds	r7, #20
 800c202:	46bd      	mov	sp, r7
 800c204:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c208:	4770      	bx	lr
 800c20a:	bf00      	nop
 800c20c:	2000088c 	.word	0x2000088c

0800c210 <enq_lock>:


static
int enq_lock (void)	/* Check if an entry is available for a new object */
{
 800c210:	b480      	push	{r7}
 800c212:	b083      	sub	sp, #12
 800c214:	af00      	add	r7, sp, #0
	UINT i;

	for (i = 0; i < _FS_LOCK && Files[i].fs; i++) ;
 800c216:	2300      	movs	r3, #0
 800c218:	607b      	str	r3, [r7, #4]
 800c21a:	e002      	b.n	800c222 <enq_lock+0x12>
 800c21c:	687b      	ldr	r3, [r7, #4]
 800c21e:	3301      	adds	r3, #1
 800c220:	607b      	str	r3, [r7, #4]
 800c222:	687b      	ldr	r3, [r7, #4]
 800c224:	2b01      	cmp	r3, #1
 800c226:	d806      	bhi.n	800c236 <enq_lock+0x26>
 800c228:	4a09      	ldr	r2, [pc, #36]	@ (800c250 <enq_lock+0x40>)
 800c22a:	687b      	ldr	r3, [r7, #4]
 800c22c:	011b      	lsls	r3, r3, #4
 800c22e:	4413      	add	r3, r2
 800c230:	681b      	ldr	r3, [r3, #0]
 800c232:	2b00      	cmp	r3, #0
 800c234:	d1f2      	bne.n	800c21c <enq_lock+0xc>
	return (i == _FS_LOCK) ? 0 : 1;
 800c236:	687b      	ldr	r3, [r7, #4]
 800c238:	2b02      	cmp	r3, #2
 800c23a:	bf14      	ite	ne
 800c23c:	2301      	movne	r3, #1
 800c23e:	2300      	moveq	r3, #0
 800c240:	b2db      	uxtb	r3, r3
}
 800c242:	4618      	mov	r0, r3
 800c244:	370c      	adds	r7, #12
 800c246:	46bd      	mov	sp, r7
 800c248:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c24c:	4770      	bx	lr
 800c24e:	bf00      	nop
 800c250:	2000088c 	.word	0x2000088c

0800c254 <inc_lock>:
static
UINT inc_lock (	/* Increment object open counter and returns its index (0:Internal error) */
	DIR* dp,	/* Directory object pointing the file to register or increment */
	int acc		/* Desired access (0:Read, 1:Write, 2:Delete/Rename) */
)
{
 800c254:	b480      	push	{r7}
 800c256:	b085      	sub	sp, #20
 800c258:	af00      	add	r7, sp, #0
 800c25a:	6078      	str	r0, [r7, #4]
 800c25c:	6039      	str	r1, [r7, #0]
	UINT i;


	for (i = 0; i < _FS_LOCK; i++) {	/* Find the object */
 800c25e:	2300      	movs	r3, #0
 800c260:	60fb      	str	r3, [r7, #12]
 800c262:	e01f      	b.n	800c2a4 <inc_lock+0x50>
		if (Files[i].fs == dp->obj.fs &&
 800c264:	4a41      	ldr	r2, [pc, #260]	@ (800c36c <inc_lock+0x118>)
 800c266:	68fb      	ldr	r3, [r7, #12]
 800c268:	011b      	lsls	r3, r3, #4
 800c26a:	4413      	add	r3, r2
 800c26c:	681a      	ldr	r2, [r3, #0]
 800c26e:	687b      	ldr	r3, [r7, #4]
 800c270:	681b      	ldr	r3, [r3, #0]
 800c272:	429a      	cmp	r2, r3
 800c274:	d113      	bne.n	800c29e <inc_lock+0x4a>
			Files[i].clu == dp->obj.sclust &&
 800c276:	4a3d      	ldr	r2, [pc, #244]	@ (800c36c <inc_lock+0x118>)
 800c278:	68fb      	ldr	r3, [r7, #12]
 800c27a:	011b      	lsls	r3, r3, #4
 800c27c:	4413      	add	r3, r2
 800c27e:	3304      	adds	r3, #4
 800c280:	681a      	ldr	r2, [r3, #0]
 800c282:	687b      	ldr	r3, [r7, #4]
 800c284:	689b      	ldr	r3, [r3, #8]
		if (Files[i].fs == dp->obj.fs &&
 800c286:	429a      	cmp	r2, r3
 800c288:	d109      	bne.n	800c29e <inc_lock+0x4a>
			Files[i].ofs == dp->dptr) break;
 800c28a:	4a38      	ldr	r2, [pc, #224]	@ (800c36c <inc_lock+0x118>)
 800c28c:	68fb      	ldr	r3, [r7, #12]
 800c28e:	011b      	lsls	r3, r3, #4
 800c290:	4413      	add	r3, r2
 800c292:	3308      	adds	r3, #8
 800c294:	681a      	ldr	r2, [r3, #0]
 800c296:	687b      	ldr	r3, [r7, #4]
 800c298:	695b      	ldr	r3, [r3, #20]
			Files[i].clu == dp->obj.sclust &&
 800c29a:	429a      	cmp	r2, r3
 800c29c:	d006      	beq.n	800c2ac <inc_lock+0x58>
	for (i = 0; i < _FS_LOCK; i++) {	/* Find the object */
 800c29e:	68fb      	ldr	r3, [r7, #12]
 800c2a0:	3301      	adds	r3, #1
 800c2a2:	60fb      	str	r3, [r7, #12]
 800c2a4:	68fb      	ldr	r3, [r7, #12]
 800c2a6:	2b01      	cmp	r3, #1
 800c2a8:	d9dc      	bls.n	800c264 <inc_lock+0x10>
 800c2aa:	e000      	b.n	800c2ae <inc_lock+0x5a>
			Files[i].ofs == dp->dptr) break;
 800c2ac:	bf00      	nop
	}

	if (i == _FS_LOCK) {				/* Not opened. Register it as new. */
 800c2ae:	68fb      	ldr	r3, [r7, #12]
 800c2b0:	2b02      	cmp	r3, #2
 800c2b2:	d132      	bne.n	800c31a <inc_lock+0xc6>
		for (i = 0; i < _FS_LOCK && Files[i].fs; i++) ;
 800c2b4:	2300      	movs	r3, #0
 800c2b6:	60fb      	str	r3, [r7, #12]
 800c2b8:	e002      	b.n	800c2c0 <inc_lock+0x6c>
 800c2ba:	68fb      	ldr	r3, [r7, #12]
 800c2bc:	3301      	adds	r3, #1
 800c2be:	60fb      	str	r3, [r7, #12]
 800c2c0:	68fb      	ldr	r3, [r7, #12]
 800c2c2:	2b01      	cmp	r3, #1
 800c2c4:	d806      	bhi.n	800c2d4 <inc_lock+0x80>
 800c2c6:	4a29      	ldr	r2, [pc, #164]	@ (800c36c <inc_lock+0x118>)
 800c2c8:	68fb      	ldr	r3, [r7, #12]
 800c2ca:	011b      	lsls	r3, r3, #4
 800c2cc:	4413      	add	r3, r2
 800c2ce:	681b      	ldr	r3, [r3, #0]
 800c2d0:	2b00      	cmp	r3, #0
 800c2d2:	d1f2      	bne.n	800c2ba <inc_lock+0x66>
		if (i == _FS_LOCK) return 0;	/* No free entry to register (int err) */
 800c2d4:	68fb      	ldr	r3, [r7, #12]
 800c2d6:	2b02      	cmp	r3, #2
 800c2d8:	d101      	bne.n	800c2de <inc_lock+0x8a>
 800c2da:	2300      	movs	r3, #0
 800c2dc:	e040      	b.n	800c360 <inc_lock+0x10c>
		Files[i].fs = dp->obj.fs;
 800c2de:	687b      	ldr	r3, [r7, #4]
 800c2e0:	681a      	ldr	r2, [r3, #0]
 800c2e2:	4922      	ldr	r1, [pc, #136]	@ (800c36c <inc_lock+0x118>)
 800c2e4:	68fb      	ldr	r3, [r7, #12]
 800c2e6:	011b      	lsls	r3, r3, #4
 800c2e8:	440b      	add	r3, r1
 800c2ea:	601a      	str	r2, [r3, #0]
		Files[i].clu = dp->obj.sclust;
 800c2ec:	687b      	ldr	r3, [r7, #4]
 800c2ee:	689a      	ldr	r2, [r3, #8]
 800c2f0:	491e      	ldr	r1, [pc, #120]	@ (800c36c <inc_lock+0x118>)
 800c2f2:	68fb      	ldr	r3, [r7, #12]
 800c2f4:	011b      	lsls	r3, r3, #4
 800c2f6:	440b      	add	r3, r1
 800c2f8:	3304      	adds	r3, #4
 800c2fa:	601a      	str	r2, [r3, #0]
		Files[i].ofs = dp->dptr;
 800c2fc:	687b      	ldr	r3, [r7, #4]
 800c2fe:	695a      	ldr	r2, [r3, #20]
 800c300:	491a      	ldr	r1, [pc, #104]	@ (800c36c <inc_lock+0x118>)
 800c302:	68fb      	ldr	r3, [r7, #12]
 800c304:	011b      	lsls	r3, r3, #4
 800c306:	440b      	add	r3, r1
 800c308:	3308      	adds	r3, #8
 800c30a:	601a      	str	r2, [r3, #0]
		Files[i].ctr = 0;
 800c30c:	4a17      	ldr	r2, [pc, #92]	@ (800c36c <inc_lock+0x118>)
 800c30e:	68fb      	ldr	r3, [r7, #12]
 800c310:	011b      	lsls	r3, r3, #4
 800c312:	4413      	add	r3, r2
 800c314:	330c      	adds	r3, #12
 800c316:	2200      	movs	r2, #0
 800c318:	801a      	strh	r2, [r3, #0]
	}

	if (acc && Files[i].ctr) return 0;	/* Access violation (int err) */
 800c31a:	683b      	ldr	r3, [r7, #0]
 800c31c:	2b00      	cmp	r3, #0
 800c31e:	d009      	beq.n	800c334 <inc_lock+0xe0>
 800c320:	4a12      	ldr	r2, [pc, #72]	@ (800c36c <inc_lock+0x118>)
 800c322:	68fb      	ldr	r3, [r7, #12]
 800c324:	011b      	lsls	r3, r3, #4
 800c326:	4413      	add	r3, r2
 800c328:	330c      	adds	r3, #12
 800c32a:	881b      	ldrh	r3, [r3, #0]
 800c32c:	2b00      	cmp	r3, #0
 800c32e:	d001      	beq.n	800c334 <inc_lock+0xe0>
 800c330:	2300      	movs	r3, #0
 800c332:	e015      	b.n	800c360 <inc_lock+0x10c>

	Files[i].ctr = acc ? 0x100 : Files[i].ctr + 1;	/* Set semaphore value */
 800c334:	683b      	ldr	r3, [r7, #0]
 800c336:	2b00      	cmp	r3, #0
 800c338:	d108      	bne.n	800c34c <inc_lock+0xf8>
 800c33a:	4a0c      	ldr	r2, [pc, #48]	@ (800c36c <inc_lock+0x118>)
 800c33c:	68fb      	ldr	r3, [r7, #12]
 800c33e:	011b      	lsls	r3, r3, #4
 800c340:	4413      	add	r3, r2
 800c342:	330c      	adds	r3, #12
 800c344:	881b      	ldrh	r3, [r3, #0]
 800c346:	3301      	adds	r3, #1
 800c348:	b29a      	uxth	r2, r3
 800c34a:	e001      	b.n	800c350 <inc_lock+0xfc>
 800c34c:	f44f 7280 	mov.w	r2, #256	@ 0x100
 800c350:	4906      	ldr	r1, [pc, #24]	@ (800c36c <inc_lock+0x118>)
 800c352:	68fb      	ldr	r3, [r7, #12]
 800c354:	011b      	lsls	r3, r3, #4
 800c356:	440b      	add	r3, r1
 800c358:	330c      	adds	r3, #12
 800c35a:	801a      	strh	r2, [r3, #0]

	return i + 1;
 800c35c:	68fb      	ldr	r3, [r7, #12]
 800c35e:	3301      	adds	r3, #1
}
 800c360:	4618      	mov	r0, r3
 800c362:	3714      	adds	r7, #20
 800c364:	46bd      	mov	sp, r7
 800c366:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c36a:	4770      	bx	lr
 800c36c:	2000088c 	.word	0x2000088c

0800c370 <dec_lock>:

static
FRESULT dec_lock (	/* Decrement object open counter */
	UINT i			/* Semaphore index (1..) */
)
{
 800c370:	b480      	push	{r7}
 800c372:	b085      	sub	sp, #20
 800c374:	af00      	add	r7, sp, #0
 800c376:	6078      	str	r0, [r7, #4]
	WORD n;
	FRESULT res;


	if (--i < _FS_LOCK) {	/* Shift index number origin from 0 */
 800c378:	687b      	ldr	r3, [r7, #4]
 800c37a:	3b01      	subs	r3, #1
 800c37c:	607b      	str	r3, [r7, #4]
 800c37e:	687b      	ldr	r3, [r7, #4]
 800c380:	2b01      	cmp	r3, #1
 800c382:	d825      	bhi.n	800c3d0 <dec_lock+0x60>
		n = Files[i].ctr;
 800c384:	4a17      	ldr	r2, [pc, #92]	@ (800c3e4 <dec_lock+0x74>)
 800c386:	687b      	ldr	r3, [r7, #4]
 800c388:	011b      	lsls	r3, r3, #4
 800c38a:	4413      	add	r3, r2
 800c38c:	330c      	adds	r3, #12
 800c38e:	881b      	ldrh	r3, [r3, #0]
 800c390:	81fb      	strh	r3, [r7, #14]
		if (n == 0x100) n = 0;		/* If write mode open, delete the entry */
 800c392:	89fb      	ldrh	r3, [r7, #14]
 800c394:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800c398:	d101      	bne.n	800c39e <dec_lock+0x2e>
 800c39a:	2300      	movs	r3, #0
 800c39c:	81fb      	strh	r3, [r7, #14]
		if (n > 0) n--;				/* Decrement read mode open count */
 800c39e:	89fb      	ldrh	r3, [r7, #14]
 800c3a0:	2b00      	cmp	r3, #0
 800c3a2:	d002      	beq.n	800c3aa <dec_lock+0x3a>
 800c3a4:	89fb      	ldrh	r3, [r7, #14]
 800c3a6:	3b01      	subs	r3, #1
 800c3a8:	81fb      	strh	r3, [r7, #14]
		Files[i].ctr = n;
 800c3aa:	4a0e      	ldr	r2, [pc, #56]	@ (800c3e4 <dec_lock+0x74>)
 800c3ac:	687b      	ldr	r3, [r7, #4]
 800c3ae:	011b      	lsls	r3, r3, #4
 800c3b0:	4413      	add	r3, r2
 800c3b2:	330c      	adds	r3, #12
 800c3b4:	89fa      	ldrh	r2, [r7, #14]
 800c3b6:	801a      	strh	r2, [r3, #0]
		if (n == 0) Files[i].fs = 0;	/* Delete the entry if open count gets zero */
 800c3b8:	89fb      	ldrh	r3, [r7, #14]
 800c3ba:	2b00      	cmp	r3, #0
 800c3bc:	d105      	bne.n	800c3ca <dec_lock+0x5a>
 800c3be:	4a09      	ldr	r2, [pc, #36]	@ (800c3e4 <dec_lock+0x74>)
 800c3c0:	687b      	ldr	r3, [r7, #4]
 800c3c2:	011b      	lsls	r3, r3, #4
 800c3c4:	4413      	add	r3, r2
 800c3c6:	2200      	movs	r2, #0
 800c3c8:	601a      	str	r2, [r3, #0]
		res = FR_OK;
 800c3ca:	2300      	movs	r3, #0
 800c3cc:	737b      	strb	r3, [r7, #13]
 800c3ce:	e001      	b.n	800c3d4 <dec_lock+0x64>
	} else {
		res = FR_INT_ERR;			/* Invalid index nunber */
 800c3d0:	2302      	movs	r3, #2
 800c3d2:	737b      	strb	r3, [r7, #13]
	}
	return res;
 800c3d4:	7b7b      	ldrb	r3, [r7, #13]
}
 800c3d6:	4618      	mov	r0, r3
 800c3d8:	3714      	adds	r7, #20
 800c3da:	46bd      	mov	sp, r7
 800c3dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c3e0:	4770      	bx	lr
 800c3e2:	bf00      	nop
 800c3e4:	2000088c 	.word	0x2000088c

0800c3e8 <clear_lock>:

static
void clear_lock (	/* Clear lock entries of the volume */
	FATFS *fs
)
{
 800c3e8:	b480      	push	{r7}
 800c3ea:	b085      	sub	sp, #20
 800c3ec:	af00      	add	r7, sp, #0
 800c3ee:	6078      	str	r0, [r7, #4]
	UINT i;

	for (i = 0; i < _FS_LOCK; i++) {
 800c3f0:	2300      	movs	r3, #0
 800c3f2:	60fb      	str	r3, [r7, #12]
 800c3f4:	e010      	b.n	800c418 <clear_lock+0x30>
		if (Files[i].fs == fs) Files[i].fs = 0;
 800c3f6:	4a0d      	ldr	r2, [pc, #52]	@ (800c42c <clear_lock+0x44>)
 800c3f8:	68fb      	ldr	r3, [r7, #12]
 800c3fa:	011b      	lsls	r3, r3, #4
 800c3fc:	4413      	add	r3, r2
 800c3fe:	681b      	ldr	r3, [r3, #0]
 800c400:	687a      	ldr	r2, [r7, #4]
 800c402:	429a      	cmp	r2, r3
 800c404:	d105      	bne.n	800c412 <clear_lock+0x2a>
 800c406:	4a09      	ldr	r2, [pc, #36]	@ (800c42c <clear_lock+0x44>)
 800c408:	68fb      	ldr	r3, [r7, #12]
 800c40a:	011b      	lsls	r3, r3, #4
 800c40c:	4413      	add	r3, r2
 800c40e:	2200      	movs	r2, #0
 800c410:	601a      	str	r2, [r3, #0]
	for (i = 0; i < _FS_LOCK; i++) {
 800c412:	68fb      	ldr	r3, [r7, #12]
 800c414:	3301      	adds	r3, #1
 800c416:	60fb      	str	r3, [r7, #12]
 800c418:	68fb      	ldr	r3, [r7, #12]
 800c41a:	2b01      	cmp	r3, #1
 800c41c:	d9eb      	bls.n	800c3f6 <clear_lock+0xe>
	}
}
 800c41e:	bf00      	nop
 800c420:	bf00      	nop
 800c422:	3714      	adds	r7, #20
 800c424:	46bd      	mov	sp, r7
 800c426:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c42a:	4770      	bx	lr
 800c42c:	2000088c 	.word	0x2000088c

0800c430 <sync_window>:
#if !_FS_READONLY
static
FRESULT sync_window (	/* Returns FR_OK or FR_DISK_ERROR */
	FATFS* fs			/* File system object */
)
{
 800c430:	b580      	push	{r7, lr}
 800c432:	b086      	sub	sp, #24
 800c434:	af00      	add	r7, sp, #0
 800c436:	6078      	str	r0, [r7, #4]
	DWORD wsect;
	UINT nf;
	FRESULT res = FR_OK;
 800c438:	2300      	movs	r3, #0
 800c43a:	73fb      	strb	r3, [r7, #15]


	if (fs->wflag) {	/* Write back the sector if it is dirty */
 800c43c:	687b      	ldr	r3, [r7, #4]
 800c43e:	78db      	ldrb	r3, [r3, #3]
 800c440:	2b00      	cmp	r3, #0
 800c442:	d034      	beq.n	800c4ae <sync_window+0x7e>
		wsect = fs->winsect;	/* Current sector number */
 800c444:	687b      	ldr	r3, [r7, #4]
 800c446:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800c448:	617b      	str	r3, [r7, #20]
		if (disk_write(fs->drv, fs->win, wsect, 1) != RES_OK) {
 800c44a:	687b      	ldr	r3, [r7, #4]
 800c44c:	7858      	ldrb	r0, [r3, #1]
 800c44e:	687b      	ldr	r3, [r7, #4]
 800c450:	f103 0134 	add.w	r1, r3, #52	@ 0x34
 800c454:	2301      	movs	r3, #1
 800c456:	697a      	ldr	r2, [r7, #20]
 800c458:	f7ff fd0e 	bl	800be78 <disk_write>
 800c45c:	4603      	mov	r3, r0
 800c45e:	2b00      	cmp	r3, #0
 800c460:	d002      	beq.n	800c468 <sync_window+0x38>
			res = FR_DISK_ERR;
 800c462:	2301      	movs	r3, #1
 800c464:	73fb      	strb	r3, [r7, #15]
 800c466:	e022      	b.n	800c4ae <sync_window+0x7e>
		} else {
			fs->wflag = 0;
 800c468:	687b      	ldr	r3, [r7, #4]
 800c46a:	2200      	movs	r2, #0
 800c46c:	70da      	strb	r2, [r3, #3]
			if (wsect - fs->fatbase < fs->fsize) {		/* Is it in the FAT area? */
 800c46e:	687b      	ldr	r3, [r7, #4]
 800c470:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800c472:	697a      	ldr	r2, [r7, #20]
 800c474:	1ad2      	subs	r2, r2, r3
 800c476:	687b      	ldr	r3, [r7, #4]
 800c478:	69db      	ldr	r3, [r3, #28]
 800c47a:	429a      	cmp	r2, r3
 800c47c:	d217      	bcs.n	800c4ae <sync_window+0x7e>
				for (nf = fs->n_fats; nf >= 2; nf--) {	/* Reflect the change to all FAT copies */
 800c47e:	687b      	ldr	r3, [r7, #4]
 800c480:	789b      	ldrb	r3, [r3, #2]
 800c482:	613b      	str	r3, [r7, #16]
 800c484:	e010      	b.n	800c4a8 <sync_window+0x78>
					wsect += fs->fsize;
 800c486:	687b      	ldr	r3, [r7, #4]
 800c488:	69db      	ldr	r3, [r3, #28]
 800c48a:	697a      	ldr	r2, [r7, #20]
 800c48c:	4413      	add	r3, r2
 800c48e:	617b      	str	r3, [r7, #20]
					disk_write(fs->drv, fs->win, wsect, 1);
 800c490:	687b      	ldr	r3, [r7, #4]
 800c492:	7858      	ldrb	r0, [r3, #1]
 800c494:	687b      	ldr	r3, [r7, #4]
 800c496:	f103 0134 	add.w	r1, r3, #52	@ 0x34
 800c49a:	2301      	movs	r3, #1
 800c49c:	697a      	ldr	r2, [r7, #20]
 800c49e:	f7ff fceb 	bl	800be78 <disk_write>
				for (nf = fs->n_fats; nf >= 2; nf--) {	/* Reflect the change to all FAT copies */
 800c4a2:	693b      	ldr	r3, [r7, #16]
 800c4a4:	3b01      	subs	r3, #1
 800c4a6:	613b      	str	r3, [r7, #16]
 800c4a8:	693b      	ldr	r3, [r7, #16]
 800c4aa:	2b01      	cmp	r3, #1
 800c4ac:	d8eb      	bhi.n	800c486 <sync_window+0x56>
				}
			}
		}
	}
	return res;
 800c4ae:	7bfb      	ldrb	r3, [r7, #15]
}
 800c4b0:	4618      	mov	r0, r3
 800c4b2:	3718      	adds	r7, #24
 800c4b4:	46bd      	mov	sp, r7
 800c4b6:	bd80      	pop	{r7, pc}

0800c4b8 <move_window>:
static
FRESULT move_window (	/* Returns FR_OK or FR_DISK_ERROR */
	FATFS* fs,			/* File system object */
	DWORD sector		/* Sector number to make appearance in the fs->win[] */
)
{
 800c4b8:	b580      	push	{r7, lr}
 800c4ba:	b084      	sub	sp, #16
 800c4bc:	af00      	add	r7, sp, #0
 800c4be:	6078      	str	r0, [r7, #4]
 800c4c0:	6039      	str	r1, [r7, #0]
	FRESULT res = FR_OK;
 800c4c2:	2300      	movs	r3, #0
 800c4c4:	73fb      	strb	r3, [r7, #15]


	if (sector != fs->winsect) {	/* Window offset changed? */
 800c4c6:	687b      	ldr	r3, [r7, #4]
 800c4c8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800c4ca:	683a      	ldr	r2, [r7, #0]
 800c4cc:	429a      	cmp	r2, r3
 800c4ce:	d01b      	beq.n	800c508 <move_window+0x50>
#if !_FS_READONLY
		res = sync_window(fs);		/* Write-back changes */
 800c4d0:	6878      	ldr	r0, [r7, #4]
 800c4d2:	f7ff ffad 	bl	800c430 <sync_window>
 800c4d6:	4603      	mov	r3, r0
 800c4d8:	73fb      	strb	r3, [r7, #15]
#endif
		if (res == FR_OK) {			/* Fill sector window with new data */
 800c4da:	7bfb      	ldrb	r3, [r7, #15]
 800c4dc:	2b00      	cmp	r3, #0
 800c4de:	d113      	bne.n	800c508 <move_window+0x50>
			if (disk_read(fs->drv, fs->win, sector, 1) != RES_OK) {
 800c4e0:	687b      	ldr	r3, [r7, #4]
 800c4e2:	7858      	ldrb	r0, [r3, #1]
 800c4e4:	687b      	ldr	r3, [r7, #4]
 800c4e6:	f103 0134 	add.w	r1, r3, #52	@ 0x34
 800c4ea:	2301      	movs	r3, #1
 800c4ec:	683a      	ldr	r2, [r7, #0]
 800c4ee:	f7ff fca3 	bl	800be38 <disk_read>
 800c4f2:	4603      	mov	r3, r0
 800c4f4:	2b00      	cmp	r3, #0
 800c4f6:	d004      	beq.n	800c502 <move_window+0x4a>
				sector = 0xFFFFFFFF;	/* Invalidate window if data is not reliable */
 800c4f8:	f04f 33ff 	mov.w	r3, #4294967295
 800c4fc:	603b      	str	r3, [r7, #0]
				res = FR_DISK_ERR;
 800c4fe:	2301      	movs	r3, #1
 800c500:	73fb      	strb	r3, [r7, #15]
			}
			fs->winsect = sector;
 800c502:	687b      	ldr	r3, [r7, #4]
 800c504:	683a      	ldr	r2, [r7, #0]
 800c506:	631a      	str	r2, [r3, #48]	@ 0x30
		}
	}
	return res;
 800c508:	7bfb      	ldrb	r3, [r7, #15]
}
 800c50a:	4618      	mov	r0, r3
 800c50c:	3710      	adds	r7, #16
 800c50e:	46bd      	mov	sp, r7
 800c510:	bd80      	pop	{r7, pc}
	...

0800c514 <sync_fs>:

static
FRESULT sync_fs (	/* FR_OK:succeeded, !=0:error */
	FATFS* fs		/* File system object */
)
{
 800c514:	b580      	push	{r7, lr}
 800c516:	b084      	sub	sp, #16
 800c518:	af00      	add	r7, sp, #0
 800c51a:	6078      	str	r0, [r7, #4]
	FRESULT res;


	res = sync_window(fs);
 800c51c:	6878      	ldr	r0, [r7, #4]
 800c51e:	f7ff ff87 	bl	800c430 <sync_window>
 800c522:	4603      	mov	r3, r0
 800c524:	73fb      	strb	r3, [r7, #15]
	if (res == FR_OK) {
 800c526:	7bfb      	ldrb	r3, [r7, #15]
 800c528:	2b00      	cmp	r3, #0
 800c52a:	d158      	bne.n	800c5de <sync_fs+0xca>
		/* Update FSInfo sector if needed */
		if (fs->fs_type == FS_FAT32 && fs->fsi_flag == 1) {
 800c52c:	687b      	ldr	r3, [r7, #4]
 800c52e:	781b      	ldrb	r3, [r3, #0]
 800c530:	2b03      	cmp	r3, #3
 800c532:	d148      	bne.n	800c5c6 <sync_fs+0xb2>
 800c534:	687b      	ldr	r3, [r7, #4]
 800c536:	791b      	ldrb	r3, [r3, #4]
 800c538:	2b01      	cmp	r3, #1
 800c53a:	d144      	bne.n	800c5c6 <sync_fs+0xb2>
			/* Create FSInfo structure */
			mem_set(fs->win, 0, SS(fs));
 800c53c:	687b      	ldr	r3, [r7, #4]
 800c53e:	3334      	adds	r3, #52	@ 0x34
 800c540:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800c544:	2100      	movs	r1, #0
 800c546:	4618      	mov	r0, r3
 800c548:	f7ff fd78 	bl	800c03c <mem_set>
			st_word(fs->win + BS_55AA, 0xAA55);
 800c54c:	687b      	ldr	r3, [r7, #4]
 800c54e:	3334      	adds	r3, #52	@ 0x34
 800c550:	f503 73ff 	add.w	r3, r3, #510	@ 0x1fe
 800c554:	f64a 2155 	movw	r1, #43605	@ 0xaa55
 800c558:	4618      	mov	r0, r3
 800c55a:	f7ff fd07 	bl	800bf6c <st_word>
			st_dword(fs->win + FSI_LeadSig, 0x41615252);
 800c55e:	687b      	ldr	r3, [r7, #4]
 800c560:	3334      	adds	r3, #52	@ 0x34
 800c562:	4921      	ldr	r1, [pc, #132]	@ (800c5e8 <sync_fs+0xd4>)
 800c564:	4618      	mov	r0, r3
 800c566:	f7ff fd1c 	bl	800bfa2 <st_dword>
			st_dword(fs->win + FSI_StrucSig, 0x61417272);
 800c56a:	687b      	ldr	r3, [r7, #4]
 800c56c:	3334      	adds	r3, #52	@ 0x34
 800c56e:	f503 73f2 	add.w	r3, r3, #484	@ 0x1e4
 800c572:	491e      	ldr	r1, [pc, #120]	@ (800c5ec <sync_fs+0xd8>)
 800c574:	4618      	mov	r0, r3
 800c576:	f7ff fd14 	bl	800bfa2 <st_dword>
			st_dword(fs->win + FSI_Free_Count, fs->free_clst);
 800c57a:	687b      	ldr	r3, [r7, #4]
 800c57c:	3334      	adds	r3, #52	@ 0x34
 800c57e:	f503 72f4 	add.w	r2, r3, #488	@ 0x1e8
 800c582:	687b      	ldr	r3, [r7, #4]
 800c584:	695b      	ldr	r3, [r3, #20]
 800c586:	4619      	mov	r1, r3
 800c588:	4610      	mov	r0, r2
 800c58a:	f7ff fd0a 	bl	800bfa2 <st_dword>
			st_dword(fs->win + FSI_Nxt_Free, fs->last_clst);
 800c58e:	687b      	ldr	r3, [r7, #4]
 800c590:	3334      	adds	r3, #52	@ 0x34
 800c592:	f503 72f6 	add.w	r2, r3, #492	@ 0x1ec
 800c596:	687b      	ldr	r3, [r7, #4]
 800c598:	691b      	ldr	r3, [r3, #16]
 800c59a:	4619      	mov	r1, r3
 800c59c:	4610      	mov	r0, r2
 800c59e:	f7ff fd00 	bl	800bfa2 <st_dword>
			/* Write it into the FSInfo sector */
			fs->winsect = fs->volbase + 1;
 800c5a2:	687b      	ldr	r3, [r7, #4]
 800c5a4:	6a1b      	ldr	r3, [r3, #32]
 800c5a6:	1c5a      	adds	r2, r3, #1
 800c5a8:	687b      	ldr	r3, [r7, #4]
 800c5aa:	631a      	str	r2, [r3, #48]	@ 0x30
			disk_write(fs->drv, fs->win, fs->winsect, 1);
 800c5ac:	687b      	ldr	r3, [r7, #4]
 800c5ae:	7858      	ldrb	r0, [r3, #1]
 800c5b0:	687b      	ldr	r3, [r7, #4]
 800c5b2:	f103 0134 	add.w	r1, r3, #52	@ 0x34
 800c5b6:	687b      	ldr	r3, [r7, #4]
 800c5b8:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800c5ba:	2301      	movs	r3, #1
 800c5bc:	f7ff fc5c 	bl	800be78 <disk_write>
			fs->fsi_flag = 0;
 800c5c0:	687b      	ldr	r3, [r7, #4]
 800c5c2:	2200      	movs	r2, #0
 800c5c4:	711a      	strb	r2, [r3, #4]
		}
		/* Make sure that no pending write process in the physical drive */
		if (disk_ioctl(fs->drv, CTRL_SYNC, 0) != RES_OK) res = FR_DISK_ERR;
 800c5c6:	687b      	ldr	r3, [r7, #4]
 800c5c8:	785b      	ldrb	r3, [r3, #1]
 800c5ca:	2200      	movs	r2, #0
 800c5cc:	2100      	movs	r1, #0
 800c5ce:	4618      	mov	r0, r3
 800c5d0:	f7ff fc72 	bl	800beb8 <disk_ioctl>
 800c5d4:	4603      	mov	r3, r0
 800c5d6:	2b00      	cmp	r3, #0
 800c5d8:	d001      	beq.n	800c5de <sync_fs+0xca>
 800c5da:	2301      	movs	r3, #1
 800c5dc:	73fb      	strb	r3, [r7, #15]
	}

	return res;
 800c5de:	7bfb      	ldrb	r3, [r7, #15]
}
 800c5e0:	4618      	mov	r0, r3
 800c5e2:	3710      	adds	r7, #16
 800c5e4:	46bd      	mov	sp, r7
 800c5e6:	bd80      	pop	{r7, pc}
 800c5e8:	41615252 	.word	0x41615252
 800c5ec:	61417272 	.word	0x61417272

0800c5f0 <clust2sect>:
static
DWORD clust2sect (	/* !=0:Sector number, 0:Failed (invalid cluster#) */
	FATFS* fs,		/* File system object */
	DWORD clst		/* Cluster# to be converted */
)
{
 800c5f0:	b480      	push	{r7}
 800c5f2:	b083      	sub	sp, #12
 800c5f4:	af00      	add	r7, sp, #0
 800c5f6:	6078      	str	r0, [r7, #4]
 800c5f8:	6039      	str	r1, [r7, #0]
	clst -= 2;
 800c5fa:	683b      	ldr	r3, [r7, #0]
 800c5fc:	3b02      	subs	r3, #2
 800c5fe:	603b      	str	r3, [r7, #0]
	if (clst >= fs->n_fatent - 2) return 0;		/* Invalid cluster# */
 800c600:	687b      	ldr	r3, [r7, #4]
 800c602:	699b      	ldr	r3, [r3, #24]
 800c604:	3b02      	subs	r3, #2
 800c606:	683a      	ldr	r2, [r7, #0]
 800c608:	429a      	cmp	r2, r3
 800c60a:	d301      	bcc.n	800c610 <clust2sect+0x20>
 800c60c:	2300      	movs	r3, #0
 800c60e:	e008      	b.n	800c622 <clust2sect+0x32>
	return clst * fs->csize + fs->database;
 800c610:	687b      	ldr	r3, [r7, #4]
 800c612:	895b      	ldrh	r3, [r3, #10]
 800c614:	461a      	mov	r2, r3
 800c616:	683b      	ldr	r3, [r7, #0]
 800c618:	fb03 f202 	mul.w	r2, r3, r2
 800c61c:	687b      	ldr	r3, [r7, #4]
 800c61e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800c620:	4413      	add	r3, r2
}
 800c622:	4618      	mov	r0, r3
 800c624:	370c      	adds	r7, #12
 800c626:	46bd      	mov	sp, r7
 800c628:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c62c:	4770      	bx	lr

0800c62e <get_fat>:
static
DWORD get_fat (	/* 0xFFFFFFFF:Disk error, 1:Internal error, 2..0x7FFFFFFF:Cluster status */
	_FDID* obj,	/* Corresponding object */
	DWORD clst	/* Cluster number to get the value */
)
{
 800c62e:	b580      	push	{r7, lr}
 800c630:	b086      	sub	sp, #24
 800c632:	af00      	add	r7, sp, #0
 800c634:	6078      	str	r0, [r7, #4]
 800c636:	6039      	str	r1, [r7, #0]
	UINT wc, bc;
	DWORD val;
	FATFS *fs = obj->fs;
 800c638:	687b      	ldr	r3, [r7, #4]
 800c63a:	681b      	ldr	r3, [r3, #0]
 800c63c:	613b      	str	r3, [r7, #16]


	if (clst < 2 || clst >= fs->n_fatent) {	/* Check if in valid range */
 800c63e:	683b      	ldr	r3, [r7, #0]
 800c640:	2b01      	cmp	r3, #1
 800c642:	d904      	bls.n	800c64e <get_fat+0x20>
 800c644:	693b      	ldr	r3, [r7, #16]
 800c646:	699b      	ldr	r3, [r3, #24]
 800c648:	683a      	ldr	r2, [r7, #0]
 800c64a:	429a      	cmp	r2, r3
 800c64c:	d302      	bcc.n	800c654 <get_fat+0x26>
		val = 1;	/* Internal error */
 800c64e:	2301      	movs	r3, #1
 800c650:	617b      	str	r3, [r7, #20]
 800c652:	e08e      	b.n	800c772 <get_fat+0x144>

	} else {
		val = 0xFFFFFFFF;	/* Default value falls on disk error */
 800c654:	f04f 33ff 	mov.w	r3, #4294967295
 800c658:	617b      	str	r3, [r7, #20]

		switch (fs->fs_type) {
 800c65a:	693b      	ldr	r3, [r7, #16]
 800c65c:	781b      	ldrb	r3, [r3, #0]
 800c65e:	2b03      	cmp	r3, #3
 800c660:	d061      	beq.n	800c726 <get_fat+0xf8>
 800c662:	2b03      	cmp	r3, #3
 800c664:	dc7b      	bgt.n	800c75e <get_fat+0x130>
 800c666:	2b01      	cmp	r3, #1
 800c668:	d002      	beq.n	800c670 <get_fat+0x42>
 800c66a:	2b02      	cmp	r3, #2
 800c66c:	d041      	beq.n	800c6f2 <get_fat+0xc4>
 800c66e:	e076      	b.n	800c75e <get_fat+0x130>
		case FS_FAT12 :
			bc = (UINT)clst; bc += bc / 2;
 800c670:	683b      	ldr	r3, [r7, #0]
 800c672:	60fb      	str	r3, [r7, #12]
 800c674:	68fb      	ldr	r3, [r7, #12]
 800c676:	085b      	lsrs	r3, r3, #1
 800c678:	68fa      	ldr	r2, [r7, #12]
 800c67a:	4413      	add	r3, r2
 800c67c:	60fb      	str	r3, [r7, #12]
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 800c67e:	693b      	ldr	r3, [r7, #16]
 800c680:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800c682:	68fb      	ldr	r3, [r7, #12]
 800c684:	0a5b      	lsrs	r3, r3, #9
 800c686:	4413      	add	r3, r2
 800c688:	4619      	mov	r1, r3
 800c68a:	6938      	ldr	r0, [r7, #16]
 800c68c:	f7ff ff14 	bl	800c4b8 <move_window>
 800c690:	4603      	mov	r3, r0
 800c692:	2b00      	cmp	r3, #0
 800c694:	d166      	bne.n	800c764 <get_fat+0x136>
			wc = fs->win[bc++ % SS(fs)];
 800c696:	68fb      	ldr	r3, [r7, #12]
 800c698:	1c5a      	adds	r2, r3, #1
 800c69a:	60fa      	str	r2, [r7, #12]
 800c69c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800c6a0:	693a      	ldr	r2, [r7, #16]
 800c6a2:	4413      	add	r3, r2
 800c6a4:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 800c6a8:	60bb      	str	r3, [r7, #8]
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 800c6aa:	693b      	ldr	r3, [r7, #16]
 800c6ac:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800c6ae:	68fb      	ldr	r3, [r7, #12]
 800c6b0:	0a5b      	lsrs	r3, r3, #9
 800c6b2:	4413      	add	r3, r2
 800c6b4:	4619      	mov	r1, r3
 800c6b6:	6938      	ldr	r0, [r7, #16]
 800c6b8:	f7ff fefe 	bl	800c4b8 <move_window>
 800c6bc:	4603      	mov	r3, r0
 800c6be:	2b00      	cmp	r3, #0
 800c6c0:	d152      	bne.n	800c768 <get_fat+0x13a>
			wc |= fs->win[bc % SS(fs)] << 8;
 800c6c2:	68fb      	ldr	r3, [r7, #12]
 800c6c4:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800c6c8:	693a      	ldr	r2, [r7, #16]
 800c6ca:	4413      	add	r3, r2
 800c6cc:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 800c6d0:	021b      	lsls	r3, r3, #8
 800c6d2:	68ba      	ldr	r2, [r7, #8]
 800c6d4:	4313      	orrs	r3, r2
 800c6d6:	60bb      	str	r3, [r7, #8]
			val = (clst & 1) ? (wc >> 4) : (wc & 0xFFF);
 800c6d8:	683b      	ldr	r3, [r7, #0]
 800c6da:	f003 0301 	and.w	r3, r3, #1
 800c6de:	2b00      	cmp	r3, #0
 800c6e0:	d002      	beq.n	800c6e8 <get_fat+0xba>
 800c6e2:	68bb      	ldr	r3, [r7, #8]
 800c6e4:	091b      	lsrs	r3, r3, #4
 800c6e6:	e002      	b.n	800c6ee <get_fat+0xc0>
 800c6e8:	68bb      	ldr	r3, [r7, #8]
 800c6ea:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800c6ee:	617b      	str	r3, [r7, #20]
			break;
 800c6f0:	e03f      	b.n	800c772 <get_fat+0x144>

		case FS_FAT16 :
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 2))) != FR_OK) break;
 800c6f2:	693b      	ldr	r3, [r7, #16]
 800c6f4:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800c6f6:	683b      	ldr	r3, [r7, #0]
 800c6f8:	0a1b      	lsrs	r3, r3, #8
 800c6fa:	4413      	add	r3, r2
 800c6fc:	4619      	mov	r1, r3
 800c6fe:	6938      	ldr	r0, [r7, #16]
 800c700:	f7ff feda 	bl	800c4b8 <move_window>
 800c704:	4603      	mov	r3, r0
 800c706:	2b00      	cmp	r3, #0
 800c708:	d130      	bne.n	800c76c <get_fat+0x13e>
			val = ld_word(fs->win + clst * 2 % SS(fs));
 800c70a:	693b      	ldr	r3, [r7, #16]
 800c70c:	f103 0234 	add.w	r2, r3, #52	@ 0x34
 800c710:	683b      	ldr	r3, [r7, #0]
 800c712:	005b      	lsls	r3, r3, #1
 800c714:	f403 73ff 	and.w	r3, r3, #510	@ 0x1fe
 800c718:	4413      	add	r3, r2
 800c71a:	4618      	mov	r0, r3
 800c71c:	f7ff fbea 	bl	800bef4 <ld_word>
 800c720:	4603      	mov	r3, r0
 800c722:	617b      	str	r3, [r7, #20]
			break;
 800c724:	e025      	b.n	800c772 <get_fat+0x144>

		case FS_FAT32 :
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 4))) != FR_OK) break;
 800c726:	693b      	ldr	r3, [r7, #16]
 800c728:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800c72a:	683b      	ldr	r3, [r7, #0]
 800c72c:	09db      	lsrs	r3, r3, #7
 800c72e:	4413      	add	r3, r2
 800c730:	4619      	mov	r1, r3
 800c732:	6938      	ldr	r0, [r7, #16]
 800c734:	f7ff fec0 	bl	800c4b8 <move_window>
 800c738:	4603      	mov	r3, r0
 800c73a:	2b00      	cmp	r3, #0
 800c73c:	d118      	bne.n	800c770 <get_fat+0x142>
			val = ld_dword(fs->win + clst * 4 % SS(fs)) & 0x0FFFFFFF;
 800c73e:	693b      	ldr	r3, [r7, #16]
 800c740:	f103 0234 	add.w	r2, r3, #52	@ 0x34
 800c744:	683b      	ldr	r3, [r7, #0]
 800c746:	009b      	lsls	r3, r3, #2
 800c748:	f403 73fe 	and.w	r3, r3, #508	@ 0x1fc
 800c74c:	4413      	add	r3, r2
 800c74e:	4618      	mov	r0, r3
 800c750:	f7ff fbe9 	bl	800bf26 <ld_dword>
 800c754:	4603      	mov	r3, r0
 800c756:	f023 4370 	bic.w	r3, r3, #4026531840	@ 0xf0000000
 800c75a:	617b      	str	r3, [r7, #20]
			break;
 800c75c:	e009      	b.n	800c772 <get_fat+0x144>
				}
			}
			/* go to default */
#endif
		default:
			val = 1;	/* Internal error */
 800c75e:	2301      	movs	r3, #1
 800c760:	617b      	str	r3, [r7, #20]
 800c762:	e006      	b.n	800c772 <get_fat+0x144>
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 800c764:	bf00      	nop
 800c766:	e004      	b.n	800c772 <get_fat+0x144>
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 800c768:	bf00      	nop
 800c76a:	e002      	b.n	800c772 <get_fat+0x144>
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 2))) != FR_OK) break;
 800c76c:	bf00      	nop
 800c76e:	e000      	b.n	800c772 <get_fat+0x144>
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 4))) != FR_OK) break;
 800c770:	bf00      	nop
		}
	}

	return val;
 800c772:	697b      	ldr	r3, [r7, #20]
}
 800c774:	4618      	mov	r0, r3
 800c776:	3718      	adds	r7, #24
 800c778:	46bd      	mov	sp, r7
 800c77a:	bd80      	pop	{r7, pc}

0800c77c <put_fat>:
FRESULT put_fat (	/* FR_OK(0):succeeded, !=0:error */
	FATFS* fs,		/* Corresponding file system object */
	DWORD clst,		/* FAT index number (cluster number) to be changed */
	DWORD val		/* New value to be set to the entry */
)
{
 800c77c:	b590      	push	{r4, r7, lr}
 800c77e:	b089      	sub	sp, #36	@ 0x24
 800c780:	af00      	add	r7, sp, #0
 800c782:	60f8      	str	r0, [r7, #12]
 800c784:	60b9      	str	r1, [r7, #8]
 800c786:	607a      	str	r2, [r7, #4]
	UINT bc;
	BYTE *p;
	FRESULT res = FR_INT_ERR;
 800c788:	2302      	movs	r3, #2
 800c78a:	77fb      	strb	r3, [r7, #31]

	if (clst >= 2 && clst < fs->n_fatent) {	/* Check if in valid range */
 800c78c:	68bb      	ldr	r3, [r7, #8]
 800c78e:	2b01      	cmp	r3, #1
 800c790:	f240 80d9 	bls.w	800c946 <put_fat+0x1ca>
 800c794:	68fb      	ldr	r3, [r7, #12]
 800c796:	699b      	ldr	r3, [r3, #24]
 800c798:	68ba      	ldr	r2, [r7, #8]
 800c79a:	429a      	cmp	r2, r3
 800c79c:	f080 80d3 	bcs.w	800c946 <put_fat+0x1ca>
		switch (fs->fs_type) {
 800c7a0:	68fb      	ldr	r3, [r7, #12]
 800c7a2:	781b      	ldrb	r3, [r3, #0]
 800c7a4:	2b03      	cmp	r3, #3
 800c7a6:	f000 8096 	beq.w	800c8d6 <put_fat+0x15a>
 800c7aa:	2b03      	cmp	r3, #3
 800c7ac:	f300 80cb 	bgt.w	800c946 <put_fat+0x1ca>
 800c7b0:	2b01      	cmp	r3, #1
 800c7b2:	d002      	beq.n	800c7ba <put_fat+0x3e>
 800c7b4:	2b02      	cmp	r3, #2
 800c7b6:	d06e      	beq.n	800c896 <put_fat+0x11a>
 800c7b8:	e0c5      	b.n	800c946 <put_fat+0x1ca>
		case FS_FAT12 :	/* Bitfield items */
			bc = (UINT)clst; bc += bc / 2;
 800c7ba:	68bb      	ldr	r3, [r7, #8]
 800c7bc:	61bb      	str	r3, [r7, #24]
 800c7be:	69bb      	ldr	r3, [r7, #24]
 800c7c0:	085b      	lsrs	r3, r3, #1
 800c7c2:	69ba      	ldr	r2, [r7, #24]
 800c7c4:	4413      	add	r3, r2
 800c7c6:	61bb      	str	r3, [r7, #24]
			res = move_window(fs, fs->fatbase + (bc / SS(fs)));
 800c7c8:	68fb      	ldr	r3, [r7, #12]
 800c7ca:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800c7cc:	69bb      	ldr	r3, [r7, #24]
 800c7ce:	0a5b      	lsrs	r3, r3, #9
 800c7d0:	4413      	add	r3, r2
 800c7d2:	4619      	mov	r1, r3
 800c7d4:	68f8      	ldr	r0, [r7, #12]
 800c7d6:	f7ff fe6f 	bl	800c4b8 <move_window>
 800c7da:	4603      	mov	r3, r0
 800c7dc:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 800c7de:	7ffb      	ldrb	r3, [r7, #31]
 800c7e0:	2b00      	cmp	r3, #0
 800c7e2:	f040 80a9 	bne.w	800c938 <put_fat+0x1bc>
			p = fs->win + bc++ % SS(fs);
 800c7e6:	68fb      	ldr	r3, [r7, #12]
 800c7e8:	f103 0234 	add.w	r2, r3, #52	@ 0x34
 800c7ec:	69bb      	ldr	r3, [r7, #24]
 800c7ee:	1c59      	adds	r1, r3, #1
 800c7f0:	61b9      	str	r1, [r7, #24]
 800c7f2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800c7f6:	4413      	add	r3, r2
 800c7f8:	617b      	str	r3, [r7, #20]
			*p = (clst & 1) ? ((*p & 0x0F) | ((BYTE)val << 4)) : (BYTE)val;
 800c7fa:	68bb      	ldr	r3, [r7, #8]
 800c7fc:	f003 0301 	and.w	r3, r3, #1
 800c800:	2b00      	cmp	r3, #0
 800c802:	d00d      	beq.n	800c820 <put_fat+0xa4>
 800c804:	697b      	ldr	r3, [r7, #20]
 800c806:	781b      	ldrb	r3, [r3, #0]
 800c808:	b25b      	sxtb	r3, r3
 800c80a:	f003 030f 	and.w	r3, r3, #15
 800c80e:	b25a      	sxtb	r2, r3
 800c810:	687b      	ldr	r3, [r7, #4]
 800c812:	b25b      	sxtb	r3, r3
 800c814:	011b      	lsls	r3, r3, #4
 800c816:	b25b      	sxtb	r3, r3
 800c818:	4313      	orrs	r3, r2
 800c81a:	b25b      	sxtb	r3, r3
 800c81c:	b2db      	uxtb	r3, r3
 800c81e:	e001      	b.n	800c824 <put_fat+0xa8>
 800c820:	687b      	ldr	r3, [r7, #4]
 800c822:	b2db      	uxtb	r3, r3
 800c824:	697a      	ldr	r2, [r7, #20]
 800c826:	7013      	strb	r3, [r2, #0]
			fs->wflag = 1;
 800c828:	68fb      	ldr	r3, [r7, #12]
 800c82a:	2201      	movs	r2, #1
 800c82c:	70da      	strb	r2, [r3, #3]
			res = move_window(fs, fs->fatbase + (bc / SS(fs)));
 800c82e:	68fb      	ldr	r3, [r7, #12]
 800c830:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800c832:	69bb      	ldr	r3, [r7, #24]
 800c834:	0a5b      	lsrs	r3, r3, #9
 800c836:	4413      	add	r3, r2
 800c838:	4619      	mov	r1, r3
 800c83a:	68f8      	ldr	r0, [r7, #12]
 800c83c:	f7ff fe3c 	bl	800c4b8 <move_window>
 800c840:	4603      	mov	r3, r0
 800c842:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 800c844:	7ffb      	ldrb	r3, [r7, #31]
 800c846:	2b00      	cmp	r3, #0
 800c848:	d178      	bne.n	800c93c <put_fat+0x1c0>
			p = fs->win + bc % SS(fs);
 800c84a:	68fb      	ldr	r3, [r7, #12]
 800c84c:	f103 0234 	add.w	r2, r3, #52	@ 0x34
 800c850:	69bb      	ldr	r3, [r7, #24]
 800c852:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800c856:	4413      	add	r3, r2
 800c858:	617b      	str	r3, [r7, #20]
			*p = (clst & 1) ? (BYTE)(val >> 4) : ((*p & 0xF0) | ((BYTE)(val >> 8) & 0x0F));
 800c85a:	68bb      	ldr	r3, [r7, #8]
 800c85c:	f003 0301 	and.w	r3, r3, #1
 800c860:	2b00      	cmp	r3, #0
 800c862:	d003      	beq.n	800c86c <put_fat+0xf0>
 800c864:	687b      	ldr	r3, [r7, #4]
 800c866:	091b      	lsrs	r3, r3, #4
 800c868:	b2db      	uxtb	r3, r3
 800c86a:	e00e      	b.n	800c88a <put_fat+0x10e>
 800c86c:	697b      	ldr	r3, [r7, #20]
 800c86e:	781b      	ldrb	r3, [r3, #0]
 800c870:	b25b      	sxtb	r3, r3
 800c872:	f023 030f 	bic.w	r3, r3, #15
 800c876:	b25a      	sxtb	r2, r3
 800c878:	687b      	ldr	r3, [r7, #4]
 800c87a:	0a1b      	lsrs	r3, r3, #8
 800c87c:	b25b      	sxtb	r3, r3
 800c87e:	f003 030f 	and.w	r3, r3, #15
 800c882:	b25b      	sxtb	r3, r3
 800c884:	4313      	orrs	r3, r2
 800c886:	b25b      	sxtb	r3, r3
 800c888:	b2db      	uxtb	r3, r3
 800c88a:	697a      	ldr	r2, [r7, #20]
 800c88c:	7013      	strb	r3, [r2, #0]
			fs->wflag = 1;
 800c88e:	68fb      	ldr	r3, [r7, #12]
 800c890:	2201      	movs	r2, #1
 800c892:	70da      	strb	r2, [r3, #3]
			break;
 800c894:	e057      	b.n	800c946 <put_fat+0x1ca>

		case FS_FAT16 :	/* WORD aligned items */
			res = move_window(fs, fs->fatbase + (clst / (SS(fs) / 2)));
 800c896:	68fb      	ldr	r3, [r7, #12]
 800c898:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800c89a:	68bb      	ldr	r3, [r7, #8]
 800c89c:	0a1b      	lsrs	r3, r3, #8
 800c89e:	4413      	add	r3, r2
 800c8a0:	4619      	mov	r1, r3
 800c8a2:	68f8      	ldr	r0, [r7, #12]
 800c8a4:	f7ff fe08 	bl	800c4b8 <move_window>
 800c8a8:	4603      	mov	r3, r0
 800c8aa:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 800c8ac:	7ffb      	ldrb	r3, [r7, #31]
 800c8ae:	2b00      	cmp	r3, #0
 800c8b0:	d146      	bne.n	800c940 <put_fat+0x1c4>
			st_word(fs->win + clst * 2 % SS(fs), (WORD)val);
 800c8b2:	68fb      	ldr	r3, [r7, #12]
 800c8b4:	f103 0234 	add.w	r2, r3, #52	@ 0x34
 800c8b8:	68bb      	ldr	r3, [r7, #8]
 800c8ba:	005b      	lsls	r3, r3, #1
 800c8bc:	f403 73ff 	and.w	r3, r3, #510	@ 0x1fe
 800c8c0:	4413      	add	r3, r2
 800c8c2:	687a      	ldr	r2, [r7, #4]
 800c8c4:	b292      	uxth	r2, r2
 800c8c6:	4611      	mov	r1, r2
 800c8c8:	4618      	mov	r0, r3
 800c8ca:	f7ff fb4f 	bl	800bf6c <st_word>
			fs->wflag = 1;
 800c8ce:	68fb      	ldr	r3, [r7, #12]
 800c8d0:	2201      	movs	r2, #1
 800c8d2:	70da      	strb	r2, [r3, #3]
			break;
 800c8d4:	e037      	b.n	800c946 <put_fat+0x1ca>

		case FS_FAT32 :	/* DWORD aligned items */
#if _FS_EXFAT
		case FS_EXFAT :
#endif
			res = move_window(fs, fs->fatbase + (clst / (SS(fs) / 4)));
 800c8d6:	68fb      	ldr	r3, [r7, #12]
 800c8d8:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800c8da:	68bb      	ldr	r3, [r7, #8]
 800c8dc:	09db      	lsrs	r3, r3, #7
 800c8de:	4413      	add	r3, r2
 800c8e0:	4619      	mov	r1, r3
 800c8e2:	68f8      	ldr	r0, [r7, #12]
 800c8e4:	f7ff fde8 	bl	800c4b8 <move_window>
 800c8e8:	4603      	mov	r3, r0
 800c8ea:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 800c8ec:	7ffb      	ldrb	r3, [r7, #31]
 800c8ee:	2b00      	cmp	r3, #0
 800c8f0:	d128      	bne.n	800c944 <put_fat+0x1c8>
			if (!_FS_EXFAT || fs->fs_type != FS_EXFAT) {
				val = (val & 0x0FFFFFFF) | (ld_dword(fs->win + clst * 4 % SS(fs)) & 0xF0000000);
 800c8f2:	687b      	ldr	r3, [r7, #4]
 800c8f4:	f023 4470 	bic.w	r4, r3, #4026531840	@ 0xf0000000
 800c8f8:	68fb      	ldr	r3, [r7, #12]
 800c8fa:	f103 0234 	add.w	r2, r3, #52	@ 0x34
 800c8fe:	68bb      	ldr	r3, [r7, #8]
 800c900:	009b      	lsls	r3, r3, #2
 800c902:	f403 73fe 	and.w	r3, r3, #508	@ 0x1fc
 800c906:	4413      	add	r3, r2
 800c908:	4618      	mov	r0, r3
 800c90a:	f7ff fb0c 	bl	800bf26 <ld_dword>
 800c90e:	4603      	mov	r3, r0
 800c910:	f003 4370 	and.w	r3, r3, #4026531840	@ 0xf0000000
 800c914:	4323      	orrs	r3, r4
 800c916:	607b      	str	r3, [r7, #4]
			}
			st_dword(fs->win + clst * 4 % SS(fs), val);
 800c918:	68fb      	ldr	r3, [r7, #12]
 800c91a:	f103 0234 	add.w	r2, r3, #52	@ 0x34
 800c91e:	68bb      	ldr	r3, [r7, #8]
 800c920:	009b      	lsls	r3, r3, #2
 800c922:	f403 73fe 	and.w	r3, r3, #508	@ 0x1fc
 800c926:	4413      	add	r3, r2
 800c928:	6879      	ldr	r1, [r7, #4]
 800c92a:	4618      	mov	r0, r3
 800c92c:	f7ff fb39 	bl	800bfa2 <st_dword>
			fs->wflag = 1;
 800c930:	68fb      	ldr	r3, [r7, #12]
 800c932:	2201      	movs	r2, #1
 800c934:	70da      	strb	r2, [r3, #3]
			break;
 800c936:	e006      	b.n	800c946 <put_fat+0x1ca>
			if (res != FR_OK) break;
 800c938:	bf00      	nop
 800c93a:	e004      	b.n	800c946 <put_fat+0x1ca>
			if (res != FR_OK) break;
 800c93c:	bf00      	nop
 800c93e:	e002      	b.n	800c946 <put_fat+0x1ca>
			if (res != FR_OK) break;
 800c940:	bf00      	nop
 800c942:	e000      	b.n	800c946 <put_fat+0x1ca>
			if (res != FR_OK) break;
 800c944:	bf00      	nop
		}
	}
	return res;
 800c946:	7ffb      	ldrb	r3, [r7, #31]
}
 800c948:	4618      	mov	r0, r3
 800c94a:	3724      	adds	r7, #36	@ 0x24
 800c94c:	46bd      	mov	sp, r7
 800c94e:	bd90      	pop	{r4, r7, pc}

0800c950 <remove_chain>:
FRESULT remove_chain (	/* FR_OK(0):succeeded, !=0:error */
	_FDID* obj,			/* Corresponding object */
	DWORD clst,			/* Cluster to remove a chain from */
	DWORD pclst			/* Previous cluster of clst (0:an entire chain) */
)
{
 800c950:	b580      	push	{r7, lr}
 800c952:	b088      	sub	sp, #32
 800c954:	af00      	add	r7, sp, #0
 800c956:	60f8      	str	r0, [r7, #12]
 800c958:	60b9      	str	r1, [r7, #8]
 800c95a:	607a      	str	r2, [r7, #4]
	FRESULT res = FR_OK;
 800c95c:	2300      	movs	r3, #0
 800c95e:	77fb      	strb	r3, [r7, #31]
	DWORD nxt;
	FATFS *fs = obj->fs;
 800c960:	68fb      	ldr	r3, [r7, #12]
 800c962:	681b      	ldr	r3, [r3, #0]
 800c964:	61bb      	str	r3, [r7, #24]
#endif
#if _USE_TRIM
	DWORD rt[2];
#endif

	if (clst < 2 || clst >= fs->n_fatent) return FR_INT_ERR;	/* Check if in valid range */
 800c966:	68bb      	ldr	r3, [r7, #8]
 800c968:	2b01      	cmp	r3, #1
 800c96a:	d904      	bls.n	800c976 <remove_chain+0x26>
 800c96c:	69bb      	ldr	r3, [r7, #24]
 800c96e:	699b      	ldr	r3, [r3, #24]
 800c970:	68ba      	ldr	r2, [r7, #8]
 800c972:	429a      	cmp	r2, r3
 800c974:	d301      	bcc.n	800c97a <remove_chain+0x2a>
 800c976:	2302      	movs	r3, #2
 800c978:	e04b      	b.n	800ca12 <remove_chain+0xc2>

	/* Mark the previous cluster 'EOC' on the FAT if it exists */
	if (pclst && (!_FS_EXFAT || fs->fs_type != FS_EXFAT || obj->stat != 2)) {
 800c97a:	687b      	ldr	r3, [r7, #4]
 800c97c:	2b00      	cmp	r3, #0
 800c97e:	d00c      	beq.n	800c99a <remove_chain+0x4a>
		res = put_fat(fs, pclst, 0xFFFFFFFF);
 800c980:	f04f 32ff 	mov.w	r2, #4294967295
 800c984:	6879      	ldr	r1, [r7, #4]
 800c986:	69b8      	ldr	r0, [r7, #24]
 800c988:	f7ff fef8 	bl	800c77c <put_fat>
 800c98c:	4603      	mov	r3, r0
 800c98e:	77fb      	strb	r3, [r7, #31]
		if (res != FR_OK) return res;
 800c990:	7ffb      	ldrb	r3, [r7, #31]
 800c992:	2b00      	cmp	r3, #0
 800c994:	d001      	beq.n	800c99a <remove_chain+0x4a>
 800c996:	7ffb      	ldrb	r3, [r7, #31]
 800c998:	e03b      	b.n	800ca12 <remove_chain+0xc2>
	}

	/* Remove the chain */
	do {
		nxt = get_fat(obj, clst);			/* Get cluster status */
 800c99a:	68b9      	ldr	r1, [r7, #8]
 800c99c:	68f8      	ldr	r0, [r7, #12]
 800c99e:	f7ff fe46 	bl	800c62e <get_fat>
 800c9a2:	6178      	str	r0, [r7, #20]
		if (nxt == 0) break;				/* Empty cluster? */
 800c9a4:	697b      	ldr	r3, [r7, #20]
 800c9a6:	2b00      	cmp	r3, #0
 800c9a8:	d031      	beq.n	800ca0e <remove_chain+0xbe>
		if (nxt == 1) return FR_INT_ERR;	/* Internal error? */
 800c9aa:	697b      	ldr	r3, [r7, #20]
 800c9ac:	2b01      	cmp	r3, #1
 800c9ae:	d101      	bne.n	800c9b4 <remove_chain+0x64>
 800c9b0:	2302      	movs	r3, #2
 800c9b2:	e02e      	b.n	800ca12 <remove_chain+0xc2>
		if (nxt == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error? */
 800c9b4:	697b      	ldr	r3, [r7, #20]
 800c9b6:	f1b3 3fff 	cmp.w	r3, #4294967295
 800c9ba:	d101      	bne.n	800c9c0 <remove_chain+0x70>
 800c9bc:	2301      	movs	r3, #1
 800c9be:	e028      	b.n	800ca12 <remove_chain+0xc2>
		if (!_FS_EXFAT || fs->fs_type != FS_EXFAT) {
			res = put_fat(fs, clst, 0);		/* Mark the cluster 'free' on the FAT */
 800c9c0:	2200      	movs	r2, #0
 800c9c2:	68b9      	ldr	r1, [r7, #8]
 800c9c4:	69b8      	ldr	r0, [r7, #24]
 800c9c6:	f7ff fed9 	bl	800c77c <put_fat>
 800c9ca:	4603      	mov	r3, r0
 800c9cc:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) return res;
 800c9ce:	7ffb      	ldrb	r3, [r7, #31]
 800c9d0:	2b00      	cmp	r3, #0
 800c9d2:	d001      	beq.n	800c9d8 <remove_chain+0x88>
 800c9d4:	7ffb      	ldrb	r3, [r7, #31]
 800c9d6:	e01c      	b.n	800ca12 <remove_chain+0xc2>
		}
		if (fs->free_clst < fs->n_fatent - 2) {	/* Update FSINFO */
 800c9d8:	69bb      	ldr	r3, [r7, #24]
 800c9da:	695a      	ldr	r2, [r3, #20]
 800c9dc:	69bb      	ldr	r3, [r7, #24]
 800c9de:	699b      	ldr	r3, [r3, #24]
 800c9e0:	3b02      	subs	r3, #2
 800c9e2:	429a      	cmp	r2, r3
 800c9e4:	d20b      	bcs.n	800c9fe <remove_chain+0xae>
			fs->free_clst++;
 800c9e6:	69bb      	ldr	r3, [r7, #24]
 800c9e8:	695b      	ldr	r3, [r3, #20]
 800c9ea:	1c5a      	adds	r2, r3, #1
 800c9ec:	69bb      	ldr	r3, [r7, #24]
 800c9ee:	615a      	str	r2, [r3, #20]
			fs->fsi_flag |= 1;
 800c9f0:	69bb      	ldr	r3, [r7, #24]
 800c9f2:	791b      	ldrb	r3, [r3, #4]
 800c9f4:	f043 0301 	orr.w	r3, r3, #1
 800c9f8:	b2da      	uxtb	r2, r3
 800c9fa:	69bb      	ldr	r3, [r7, #24]
 800c9fc:	711a      	strb	r2, [r3, #4]
			disk_ioctl(fs->drv, CTRL_TRIM, rt);				/* Inform device the block can be erased */
#endif
			scl = ecl = nxt;
		}
#endif
		clst = nxt;					/* Next cluster */
 800c9fe:	697b      	ldr	r3, [r7, #20]
 800ca00:	60bb      	str	r3, [r7, #8]
	} while (clst < fs->n_fatent);	/* Repeat while not the last link */
 800ca02:	69bb      	ldr	r3, [r7, #24]
 800ca04:	699b      	ldr	r3, [r3, #24]
 800ca06:	68ba      	ldr	r2, [r7, #8]
 800ca08:	429a      	cmp	r2, r3
 800ca0a:	d3c6      	bcc.n	800c99a <remove_chain+0x4a>
 800ca0c:	e000      	b.n	800ca10 <remove_chain+0xc0>
		if (nxt == 0) break;				/* Empty cluster? */
 800ca0e:	bf00      	nop
				obj->stat = 2;	/* Change the object status 'contiguous' */
			}
		}
	}
#endif
	return FR_OK;
 800ca10:	2300      	movs	r3, #0
}
 800ca12:	4618      	mov	r0, r3
 800ca14:	3720      	adds	r7, #32
 800ca16:	46bd      	mov	sp, r7
 800ca18:	bd80      	pop	{r7, pc}

0800ca1a <create_chain>:
static
DWORD create_chain (	/* 0:No free cluster, 1:Internal error, 0xFFFFFFFF:Disk error, >=2:New cluster# */
	_FDID* obj,			/* Corresponding object */
	DWORD clst			/* Cluster# to stretch, 0:Create a new chain */
)
{
 800ca1a:	b580      	push	{r7, lr}
 800ca1c:	b088      	sub	sp, #32
 800ca1e:	af00      	add	r7, sp, #0
 800ca20:	6078      	str	r0, [r7, #4]
 800ca22:	6039      	str	r1, [r7, #0]
	DWORD cs, ncl, scl;
	FRESULT res;
	FATFS *fs = obj->fs;
 800ca24:	687b      	ldr	r3, [r7, #4]
 800ca26:	681b      	ldr	r3, [r3, #0]
 800ca28:	613b      	str	r3, [r7, #16]


	if (clst == 0) {	/* Create a new chain */
 800ca2a:	683b      	ldr	r3, [r7, #0]
 800ca2c:	2b00      	cmp	r3, #0
 800ca2e:	d10d      	bne.n	800ca4c <create_chain+0x32>
		scl = fs->last_clst;				/* Get suggested cluster to start from */
 800ca30:	693b      	ldr	r3, [r7, #16]
 800ca32:	691b      	ldr	r3, [r3, #16]
 800ca34:	61bb      	str	r3, [r7, #24]
		if (scl == 0 || scl >= fs->n_fatent) scl = 1;
 800ca36:	69bb      	ldr	r3, [r7, #24]
 800ca38:	2b00      	cmp	r3, #0
 800ca3a:	d004      	beq.n	800ca46 <create_chain+0x2c>
 800ca3c:	693b      	ldr	r3, [r7, #16]
 800ca3e:	699b      	ldr	r3, [r3, #24]
 800ca40:	69ba      	ldr	r2, [r7, #24]
 800ca42:	429a      	cmp	r2, r3
 800ca44:	d31b      	bcc.n	800ca7e <create_chain+0x64>
 800ca46:	2301      	movs	r3, #1
 800ca48:	61bb      	str	r3, [r7, #24]
 800ca4a:	e018      	b.n	800ca7e <create_chain+0x64>
	}
	else {				/* Stretch current chain */
		cs = get_fat(obj, clst);			/* Check the cluster status */
 800ca4c:	6839      	ldr	r1, [r7, #0]
 800ca4e:	6878      	ldr	r0, [r7, #4]
 800ca50:	f7ff fded 	bl	800c62e <get_fat>
 800ca54:	60f8      	str	r0, [r7, #12]
		if (cs < 2) return 1;				/* Invalid FAT value */
 800ca56:	68fb      	ldr	r3, [r7, #12]
 800ca58:	2b01      	cmp	r3, #1
 800ca5a:	d801      	bhi.n	800ca60 <create_chain+0x46>
 800ca5c:	2301      	movs	r3, #1
 800ca5e:	e070      	b.n	800cb42 <create_chain+0x128>
		if (cs == 0xFFFFFFFF) return cs;	/* A disk error occurred */
 800ca60:	68fb      	ldr	r3, [r7, #12]
 800ca62:	f1b3 3fff 	cmp.w	r3, #4294967295
 800ca66:	d101      	bne.n	800ca6c <create_chain+0x52>
 800ca68:	68fb      	ldr	r3, [r7, #12]
 800ca6a:	e06a      	b.n	800cb42 <create_chain+0x128>
		if (cs < fs->n_fatent) return cs;	/* It is already followed by next cluster */
 800ca6c:	693b      	ldr	r3, [r7, #16]
 800ca6e:	699b      	ldr	r3, [r3, #24]
 800ca70:	68fa      	ldr	r2, [r7, #12]
 800ca72:	429a      	cmp	r2, r3
 800ca74:	d201      	bcs.n	800ca7a <create_chain+0x60>
 800ca76:	68fb      	ldr	r3, [r7, #12]
 800ca78:	e063      	b.n	800cb42 <create_chain+0x128>
		scl = clst;
 800ca7a:	683b      	ldr	r3, [r7, #0]
 800ca7c:	61bb      	str	r3, [r7, #24]
			}
		}
	} else
#endif
	{	/* On the FAT12/16/32 volume */
		ncl = scl;	/* Start cluster */
 800ca7e:	69bb      	ldr	r3, [r7, #24]
 800ca80:	61fb      	str	r3, [r7, #28]
		for (;;) {
			ncl++;							/* Next cluster */
 800ca82:	69fb      	ldr	r3, [r7, #28]
 800ca84:	3301      	adds	r3, #1
 800ca86:	61fb      	str	r3, [r7, #28]
			if (ncl >= fs->n_fatent) {		/* Check wrap-around */
 800ca88:	693b      	ldr	r3, [r7, #16]
 800ca8a:	699b      	ldr	r3, [r3, #24]
 800ca8c:	69fa      	ldr	r2, [r7, #28]
 800ca8e:	429a      	cmp	r2, r3
 800ca90:	d307      	bcc.n	800caa2 <create_chain+0x88>
				ncl = 2;
 800ca92:	2302      	movs	r3, #2
 800ca94:	61fb      	str	r3, [r7, #28]
				if (ncl > scl) return 0;	/* No free cluster */
 800ca96:	69fa      	ldr	r2, [r7, #28]
 800ca98:	69bb      	ldr	r3, [r7, #24]
 800ca9a:	429a      	cmp	r2, r3
 800ca9c:	d901      	bls.n	800caa2 <create_chain+0x88>
 800ca9e:	2300      	movs	r3, #0
 800caa0:	e04f      	b.n	800cb42 <create_chain+0x128>
			}
			cs = get_fat(obj, ncl);			/* Get the cluster status */
 800caa2:	69f9      	ldr	r1, [r7, #28]
 800caa4:	6878      	ldr	r0, [r7, #4]
 800caa6:	f7ff fdc2 	bl	800c62e <get_fat>
 800caaa:	60f8      	str	r0, [r7, #12]
			if (cs == 0) break;				/* Found a free cluster */
 800caac:	68fb      	ldr	r3, [r7, #12]
 800caae:	2b00      	cmp	r3, #0
 800cab0:	d00e      	beq.n	800cad0 <create_chain+0xb6>
			if (cs == 1 || cs == 0xFFFFFFFF) return cs;	/* An error occurred */
 800cab2:	68fb      	ldr	r3, [r7, #12]
 800cab4:	2b01      	cmp	r3, #1
 800cab6:	d003      	beq.n	800cac0 <create_chain+0xa6>
 800cab8:	68fb      	ldr	r3, [r7, #12]
 800caba:	f1b3 3fff 	cmp.w	r3, #4294967295
 800cabe:	d101      	bne.n	800cac4 <create_chain+0xaa>
 800cac0:	68fb      	ldr	r3, [r7, #12]
 800cac2:	e03e      	b.n	800cb42 <create_chain+0x128>
			if (ncl == scl) return 0;		/* No free cluster */
 800cac4:	69fa      	ldr	r2, [r7, #28]
 800cac6:	69bb      	ldr	r3, [r7, #24]
 800cac8:	429a      	cmp	r2, r3
 800caca:	d1da      	bne.n	800ca82 <create_chain+0x68>
 800cacc:	2300      	movs	r3, #0
 800cace:	e038      	b.n	800cb42 <create_chain+0x128>
			if (cs == 0) break;				/* Found a free cluster */
 800cad0:	bf00      	nop
		}
		res = put_fat(fs, ncl, 0xFFFFFFFF);	/* Mark the new cluster 'EOC' */
 800cad2:	f04f 32ff 	mov.w	r2, #4294967295
 800cad6:	69f9      	ldr	r1, [r7, #28]
 800cad8:	6938      	ldr	r0, [r7, #16]
 800cada:	f7ff fe4f 	bl	800c77c <put_fat>
 800cade:	4603      	mov	r3, r0
 800cae0:	75fb      	strb	r3, [r7, #23]
		if (res == FR_OK && clst != 0) {
 800cae2:	7dfb      	ldrb	r3, [r7, #23]
 800cae4:	2b00      	cmp	r3, #0
 800cae6:	d109      	bne.n	800cafc <create_chain+0xe2>
 800cae8:	683b      	ldr	r3, [r7, #0]
 800caea:	2b00      	cmp	r3, #0
 800caec:	d006      	beq.n	800cafc <create_chain+0xe2>
			res = put_fat(fs, clst, ncl);	/* Link it from the previous one if needed */
 800caee:	69fa      	ldr	r2, [r7, #28]
 800caf0:	6839      	ldr	r1, [r7, #0]
 800caf2:	6938      	ldr	r0, [r7, #16]
 800caf4:	f7ff fe42 	bl	800c77c <put_fat>
 800caf8:	4603      	mov	r3, r0
 800cafa:	75fb      	strb	r3, [r7, #23]
		}
	}

	if (res == FR_OK) {			/* Update FSINFO if function succeeded. */
 800cafc:	7dfb      	ldrb	r3, [r7, #23]
 800cafe:	2b00      	cmp	r3, #0
 800cb00:	d116      	bne.n	800cb30 <create_chain+0x116>
		fs->last_clst = ncl;
 800cb02:	693b      	ldr	r3, [r7, #16]
 800cb04:	69fa      	ldr	r2, [r7, #28]
 800cb06:	611a      	str	r2, [r3, #16]
		if (fs->free_clst <= fs->n_fatent - 2) fs->free_clst--;
 800cb08:	693b      	ldr	r3, [r7, #16]
 800cb0a:	695a      	ldr	r2, [r3, #20]
 800cb0c:	693b      	ldr	r3, [r7, #16]
 800cb0e:	699b      	ldr	r3, [r3, #24]
 800cb10:	3b02      	subs	r3, #2
 800cb12:	429a      	cmp	r2, r3
 800cb14:	d804      	bhi.n	800cb20 <create_chain+0x106>
 800cb16:	693b      	ldr	r3, [r7, #16]
 800cb18:	695b      	ldr	r3, [r3, #20]
 800cb1a:	1e5a      	subs	r2, r3, #1
 800cb1c:	693b      	ldr	r3, [r7, #16]
 800cb1e:	615a      	str	r2, [r3, #20]
		fs->fsi_flag |= 1;
 800cb20:	693b      	ldr	r3, [r7, #16]
 800cb22:	791b      	ldrb	r3, [r3, #4]
 800cb24:	f043 0301 	orr.w	r3, r3, #1
 800cb28:	b2da      	uxtb	r2, r3
 800cb2a:	693b      	ldr	r3, [r7, #16]
 800cb2c:	711a      	strb	r2, [r3, #4]
 800cb2e:	e007      	b.n	800cb40 <create_chain+0x126>
	} else {
		ncl = (res == FR_DISK_ERR) ? 0xFFFFFFFF : 1;	/* Failed. Generate error status */
 800cb30:	7dfb      	ldrb	r3, [r7, #23]
 800cb32:	2b01      	cmp	r3, #1
 800cb34:	d102      	bne.n	800cb3c <create_chain+0x122>
 800cb36:	f04f 33ff 	mov.w	r3, #4294967295
 800cb3a:	e000      	b.n	800cb3e <create_chain+0x124>
 800cb3c:	2301      	movs	r3, #1
 800cb3e:	61fb      	str	r3, [r7, #28]
	}

	return ncl;		/* Return new cluster number or error status */
 800cb40:	69fb      	ldr	r3, [r7, #28]
}
 800cb42:	4618      	mov	r0, r3
 800cb44:	3720      	adds	r7, #32
 800cb46:	46bd      	mov	sp, r7
 800cb48:	bd80      	pop	{r7, pc}

0800cb4a <clmt_clust>:
static
DWORD clmt_clust (	/* <2:Error, >=2:Cluster number */
	FIL* fp,		/* Pointer to the file object */
	FSIZE_t ofs		/* File offset to be converted to cluster# */
)
{
 800cb4a:	b480      	push	{r7}
 800cb4c:	b087      	sub	sp, #28
 800cb4e:	af00      	add	r7, sp, #0
 800cb50:	6078      	str	r0, [r7, #4]
 800cb52:	6039      	str	r1, [r7, #0]
	DWORD cl, ncl, *tbl;
	FATFS *fs = fp->obj.fs;
 800cb54:	687b      	ldr	r3, [r7, #4]
 800cb56:	681b      	ldr	r3, [r3, #0]
 800cb58:	60fb      	str	r3, [r7, #12]


	tbl = fp->cltbl + 1;	/* Top of CLMT */
 800cb5a:	687b      	ldr	r3, [r7, #4]
 800cb5c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800cb5e:	3304      	adds	r3, #4
 800cb60:	613b      	str	r3, [r7, #16]
	cl = (DWORD)(ofs / SS(fs) / fs->csize);	/* Cluster order from top of the file */
 800cb62:	683b      	ldr	r3, [r7, #0]
 800cb64:	0a5b      	lsrs	r3, r3, #9
 800cb66:	68fa      	ldr	r2, [r7, #12]
 800cb68:	8952      	ldrh	r2, [r2, #10]
 800cb6a:	fbb3 f3f2 	udiv	r3, r3, r2
 800cb6e:	617b      	str	r3, [r7, #20]
	for (;;) {
		ncl = *tbl++;			/* Number of cluters in the fragment */
 800cb70:	693b      	ldr	r3, [r7, #16]
 800cb72:	1d1a      	adds	r2, r3, #4
 800cb74:	613a      	str	r2, [r7, #16]
 800cb76:	681b      	ldr	r3, [r3, #0]
 800cb78:	60bb      	str	r3, [r7, #8]
		if (ncl == 0) return 0;	/* End of table? (error) */
 800cb7a:	68bb      	ldr	r3, [r7, #8]
 800cb7c:	2b00      	cmp	r3, #0
 800cb7e:	d101      	bne.n	800cb84 <clmt_clust+0x3a>
 800cb80:	2300      	movs	r3, #0
 800cb82:	e010      	b.n	800cba6 <clmt_clust+0x5c>
		if (cl < ncl) break;	/* In this fragment? */
 800cb84:	697a      	ldr	r2, [r7, #20]
 800cb86:	68bb      	ldr	r3, [r7, #8]
 800cb88:	429a      	cmp	r2, r3
 800cb8a:	d307      	bcc.n	800cb9c <clmt_clust+0x52>
		cl -= ncl; tbl++;		/* Next fragment */
 800cb8c:	697a      	ldr	r2, [r7, #20]
 800cb8e:	68bb      	ldr	r3, [r7, #8]
 800cb90:	1ad3      	subs	r3, r2, r3
 800cb92:	617b      	str	r3, [r7, #20]
 800cb94:	693b      	ldr	r3, [r7, #16]
 800cb96:	3304      	adds	r3, #4
 800cb98:	613b      	str	r3, [r7, #16]
		ncl = *tbl++;			/* Number of cluters in the fragment */
 800cb9a:	e7e9      	b.n	800cb70 <clmt_clust+0x26>
		if (cl < ncl) break;	/* In this fragment? */
 800cb9c:	bf00      	nop
	}
	return cl + *tbl;	/* Return the cluster number */
 800cb9e:	693b      	ldr	r3, [r7, #16]
 800cba0:	681a      	ldr	r2, [r3, #0]
 800cba2:	697b      	ldr	r3, [r7, #20]
 800cba4:	4413      	add	r3, r2
}
 800cba6:	4618      	mov	r0, r3
 800cba8:	371c      	adds	r7, #28
 800cbaa:	46bd      	mov	sp, r7
 800cbac:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cbb0:	4770      	bx	lr

0800cbb2 <dir_sdi>:
static
FRESULT dir_sdi (	/* FR_OK(0):succeeded, !=0:error */
	DIR* dp,		/* Pointer to directory object */
	DWORD ofs		/* Offset of directory table */
)
{
 800cbb2:	b580      	push	{r7, lr}
 800cbb4:	b086      	sub	sp, #24
 800cbb6:	af00      	add	r7, sp, #0
 800cbb8:	6078      	str	r0, [r7, #4]
 800cbba:	6039      	str	r1, [r7, #0]
	DWORD csz, clst;
	FATFS *fs = dp->obj.fs;
 800cbbc:	687b      	ldr	r3, [r7, #4]
 800cbbe:	681b      	ldr	r3, [r3, #0]
 800cbc0:	613b      	str	r3, [r7, #16]


	if (ofs >= (DWORD)((_FS_EXFAT && fs->fs_type == FS_EXFAT) ? MAX_DIR_EX : MAX_DIR) || ofs % SZDIRE) {	/* Check range of offset and alignment */
 800cbc2:	683b      	ldr	r3, [r7, #0]
 800cbc4:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 800cbc8:	d204      	bcs.n	800cbd4 <dir_sdi+0x22>
 800cbca:	683b      	ldr	r3, [r7, #0]
 800cbcc:	f003 031f 	and.w	r3, r3, #31
 800cbd0:	2b00      	cmp	r3, #0
 800cbd2:	d001      	beq.n	800cbd8 <dir_sdi+0x26>
		return FR_INT_ERR;
 800cbd4:	2302      	movs	r3, #2
 800cbd6:	e063      	b.n	800cca0 <dir_sdi+0xee>
	}
	dp->dptr = ofs;				/* Set current offset */
 800cbd8:	687b      	ldr	r3, [r7, #4]
 800cbda:	683a      	ldr	r2, [r7, #0]
 800cbdc:	615a      	str	r2, [r3, #20]
	clst = dp->obj.sclust;		/* Table start cluster (0:root) */
 800cbde:	687b      	ldr	r3, [r7, #4]
 800cbe0:	689b      	ldr	r3, [r3, #8]
 800cbe2:	617b      	str	r3, [r7, #20]
	if (clst == 0 && fs->fs_type >= FS_FAT32) {	/* Replace cluster# 0 with root cluster# */
 800cbe4:	697b      	ldr	r3, [r7, #20]
 800cbe6:	2b00      	cmp	r3, #0
 800cbe8:	d106      	bne.n	800cbf8 <dir_sdi+0x46>
 800cbea:	693b      	ldr	r3, [r7, #16]
 800cbec:	781b      	ldrb	r3, [r3, #0]
 800cbee:	2b02      	cmp	r3, #2
 800cbf0:	d902      	bls.n	800cbf8 <dir_sdi+0x46>
		clst = fs->dirbase;
 800cbf2:	693b      	ldr	r3, [r7, #16]
 800cbf4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800cbf6:	617b      	str	r3, [r7, #20]
		if (_FS_EXFAT) dp->obj.stat = 0;	/* exFAT: Root dir has an FAT chain */
	}

	if (clst == 0) {	/* Static table (root-directory in FAT12/16) */
 800cbf8:	697b      	ldr	r3, [r7, #20]
 800cbfa:	2b00      	cmp	r3, #0
 800cbfc:	d10c      	bne.n	800cc18 <dir_sdi+0x66>
		if (ofs / SZDIRE >= fs->n_rootdir)	return FR_INT_ERR;	/* Is index out of range? */
 800cbfe:	683b      	ldr	r3, [r7, #0]
 800cc00:	095b      	lsrs	r3, r3, #5
 800cc02:	693a      	ldr	r2, [r7, #16]
 800cc04:	8912      	ldrh	r2, [r2, #8]
 800cc06:	4293      	cmp	r3, r2
 800cc08:	d301      	bcc.n	800cc0e <dir_sdi+0x5c>
 800cc0a:	2302      	movs	r3, #2
 800cc0c:	e048      	b.n	800cca0 <dir_sdi+0xee>
		dp->sect = fs->dirbase;
 800cc0e:	693b      	ldr	r3, [r7, #16]
 800cc10:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 800cc12:	687b      	ldr	r3, [r7, #4]
 800cc14:	61da      	str	r2, [r3, #28]
 800cc16:	e029      	b.n	800cc6c <dir_sdi+0xba>

	} else {			/* Dynamic table (sub-directory or root-directory in FAT32+) */
		csz = (DWORD)fs->csize * SS(fs);	/* Bytes per cluster */
 800cc18:	693b      	ldr	r3, [r7, #16]
 800cc1a:	895b      	ldrh	r3, [r3, #10]
 800cc1c:	025b      	lsls	r3, r3, #9
 800cc1e:	60fb      	str	r3, [r7, #12]
		while (ofs >= csz) {				/* Follow cluster chain */
 800cc20:	e019      	b.n	800cc56 <dir_sdi+0xa4>
			clst = get_fat(&dp->obj, clst);				/* Get next cluster */
 800cc22:	687b      	ldr	r3, [r7, #4]
 800cc24:	6979      	ldr	r1, [r7, #20]
 800cc26:	4618      	mov	r0, r3
 800cc28:	f7ff fd01 	bl	800c62e <get_fat>
 800cc2c:	6178      	str	r0, [r7, #20]
			if (clst == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error */
 800cc2e:	697b      	ldr	r3, [r7, #20]
 800cc30:	f1b3 3fff 	cmp.w	r3, #4294967295
 800cc34:	d101      	bne.n	800cc3a <dir_sdi+0x88>
 800cc36:	2301      	movs	r3, #1
 800cc38:	e032      	b.n	800cca0 <dir_sdi+0xee>
			if (clst < 2 || clst >= fs->n_fatent) return FR_INT_ERR;	/* Reached to end of table or internal error */
 800cc3a:	697b      	ldr	r3, [r7, #20]
 800cc3c:	2b01      	cmp	r3, #1
 800cc3e:	d904      	bls.n	800cc4a <dir_sdi+0x98>
 800cc40:	693b      	ldr	r3, [r7, #16]
 800cc42:	699b      	ldr	r3, [r3, #24]
 800cc44:	697a      	ldr	r2, [r7, #20]
 800cc46:	429a      	cmp	r2, r3
 800cc48:	d301      	bcc.n	800cc4e <dir_sdi+0x9c>
 800cc4a:	2302      	movs	r3, #2
 800cc4c:	e028      	b.n	800cca0 <dir_sdi+0xee>
			ofs -= csz;
 800cc4e:	683a      	ldr	r2, [r7, #0]
 800cc50:	68fb      	ldr	r3, [r7, #12]
 800cc52:	1ad3      	subs	r3, r2, r3
 800cc54:	603b      	str	r3, [r7, #0]
		while (ofs >= csz) {				/* Follow cluster chain */
 800cc56:	683a      	ldr	r2, [r7, #0]
 800cc58:	68fb      	ldr	r3, [r7, #12]
 800cc5a:	429a      	cmp	r2, r3
 800cc5c:	d2e1      	bcs.n	800cc22 <dir_sdi+0x70>
		}
		dp->sect = clust2sect(fs, clst);
 800cc5e:	6979      	ldr	r1, [r7, #20]
 800cc60:	6938      	ldr	r0, [r7, #16]
 800cc62:	f7ff fcc5 	bl	800c5f0 <clust2sect>
 800cc66:	4602      	mov	r2, r0
 800cc68:	687b      	ldr	r3, [r7, #4]
 800cc6a:	61da      	str	r2, [r3, #28]
	}
	dp->clust = clst;					/* Current cluster# */
 800cc6c:	687b      	ldr	r3, [r7, #4]
 800cc6e:	697a      	ldr	r2, [r7, #20]
 800cc70:	619a      	str	r2, [r3, #24]
	if (!dp->sect) return FR_INT_ERR;
 800cc72:	687b      	ldr	r3, [r7, #4]
 800cc74:	69db      	ldr	r3, [r3, #28]
 800cc76:	2b00      	cmp	r3, #0
 800cc78:	d101      	bne.n	800cc7e <dir_sdi+0xcc>
 800cc7a:	2302      	movs	r3, #2
 800cc7c:	e010      	b.n	800cca0 <dir_sdi+0xee>
	dp->sect += ofs / SS(fs);			/* Sector# of the directory entry */
 800cc7e:	687b      	ldr	r3, [r7, #4]
 800cc80:	69da      	ldr	r2, [r3, #28]
 800cc82:	683b      	ldr	r3, [r7, #0]
 800cc84:	0a5b      	lsrs	r3, r3, #9
 800cc86:	441a      	add	r2, r3
 800cc88:	687b      	ldr	r3, [r7, #4]
 800cc8a:	61da      	str	r2, [r3, #28]
	dp->dir = fs->win + (ofs % SS(fs));	/* Pointer to the entry in the win[] */
 800cc8c:	693b      	ldr	r3, [r7, #16]
 800cc8e:	f103 0234 	add.w	r2, r3, #52	@ 0x34
 800cc92:	683b      	ldr	r3, [r7, #0]
 800cc94:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800cc98:	441a      	add	r2, r3
 800cc9a:	687b      	ldr	r3, [r7, #4]
 800cc9c:	621a      	str	r2, [r3, #32]

	return FR_OK;
 800cc9e:	2300      	movs	r3, #0
}
 800cca0:	4618      	mov	r0, r3
 800cca2:	3718      	adds	r7, #24
 800cca4:	46bd      	mov	sp, r7
 800cca6:	bd80      	pop	{r7, pc}

0800cca8 <dir_next>:
static
FRESULT dir_next (	/* FR_OK(0):succeeded, FR_NO_FILE:End of table, FR_DENIED:Could not stretch */
	DIR* dp,		/* Pointer to the directory object */
	int stretch		/* 0: Do not stretch table, 1: Stretch table if needed */
)
{
 800cca8:	b580      	push	{r7, lr}
 800ccaa:	b086      	sub	sp, #24
 800ccac:	af00      	add	r7, sp, #0
 800ccae:	6078      	str	r0, [r7, #4]
 800ccb0:	6039      	str	r1, [r7, #0]
	DWORD ofs, clst;
	FATFS *fs = dp->obj.fs;
 800ccb2:	687b      	ldr	r3, [r7, #4]
 800ccb4:	681b      	ldr	r3, [r3, #0]
 800ccb6:	60fb      	str	r3, [r7, #12]
#if !_FS_READONLY
	UINT n;
#endif

	ofs = dp->dptr + SZDIRE;	/* Next entry */
 800ccb8:	687b      	ldr	r3, [r7, #4]
 800ccba:	695b      	ldr	r3, [r3, #20]
 800ccbc:	3320      	adds	r3, #32
 800ccbe:	60bb      	str	r3, [r7, #8]
	if (!dp->sect || ofs >= (DWORD)((_FS_EXFAT && fs->fs_type == FS_EXFAT) ? MAX_DIR_EX : MAX_DIR)) return FR_NO_FILE;	/* Report EOT when offset has reached max value */
 800ccc0:	687b      	ldr	r3, [r7, #4]
 800ccc2:	69db      	ldr	r3, [r3, #28]
 800ccc4:	2b00      	cmp	r3, #0
 800ccc6:	d003      	beq.n	800ccd0 <dir_next+0x28>
 800ccc8:	68bb      	ldr	r3, [r7, #8]
 800ccca:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 800ccce:	d301      	bcc.n	800ccd4 <dir_next+0x2c>
 800ccd0:	2304      	movs	r3, #4
 800ccd2:	e0aa      	b.n	800ce2a <dir_next+0x182>

	if (ofs % SS(fs) == 0) {	/* Sector changed? */
 800ccd4:	68bb      	ldr	r3, [r7, #8]
 800ccd6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800ccda:	2b00      	cmp	r3, #0
 800ccdc:	f040 8098 	bne.w	800ce10 <dir_next+0x168>
		dp->sect++;				/* Next sector */
 800cce0:	687b      	ldr	r3, [r7, #4]
 800cce2:	69db      	ldr	r3, [r3, #28]
 800cce4:	1c5a      	adds	r2, r3, #1
 800cce6:	687b      	ldr	r3, [r7, #4]
 800cce8:	61da      	str	r2, [r3, #28]

		if (!dp->clust) {		/* Static table */
 800ccea:	687b      	ldr	r3, [r7, #4]
 800ccec:	699b      	ldr	r3, [r3, #24]
 800ccee:	2b00      	cmp	r3, #0
 800ccf0:	d10b      	bne.n	800cd0a <dir_next+0x62>
			if (ofs / SZDIRE >= fs->n_rootdir) {	/* Report EOT if it reached end of static table */
 800ccf2:	68bb      	ldr	r3, [r7, #8]
 800ccf4:	095b      	lsrs	r3, r3, #5
 800ccf6:	68fa      	ldr	r2, [r7, #12]
 800ccf8:	8912      	ldrh	r2, [r2, #8]
 800ccfa:	4293      	cmp	r3, r2
 800ccfc:	f0c0 8088 	bcc.w	800ce10 <dir_next+0x168>
				dp->sect = 0; return FR_NO_FILE;
 800cd00:	687b      	ldr	r3, [r7, #4]
 800cd02:	2200      	movs	r2, #0
 800cd04:	61da      	str	r2, [r3, #28]
 800cd06:	2304      	movs	r3, #4
 800cd08:	e08f      	b.n	800ce2a <dir_next+0x182>
			}
		}
		else {					/* Dynamic table */
			if ((ofs / SS(fs) & (fs->csize - 1)) == 0) {		/* Cluster changed? */
 800cd0a:	68bb      	ldr	r3, [r7, #8]
 800cd0c:	0a5b      	lsrs	r3, r3, #9
 800cd0e:	68fa      	ldr	r2, [r7, #12]
 800cd10:	8952      	ldrh	r2, [r2, #10]
 800cd12:	3a01      	subs	r2, #1
 800cd14:	4013      	ands	r3, r2
 800cd16:	2b00      	cmp	r3, #0
 800cd18:	d17a      	bne.n	800ce10 <dir_next+0x168>
				clst = get_fat(&dp->obj, dp->clust);			/* Get next cluster */
 800cd1a:	687a      	ldr	r2, [r7, #4]
 800cd1c:	687b      	ldr	r3, [r7, #4]
 800cd1e:	699b      	ldr	r3, [r3, #24]
 800cd20:	4619      	mov	r1, r3
 800cd22:	4610      	mov	r0, r2
 800cd24:	f7ff fc83 	bl	800c62e <get_fat>
 800cd28:	6178      	str	r0, [r7, #20]
				if (clst <= 1) return FR_INT_ERR;				/* Internal error */
 800cd2a:	697b      	ldr	r3, [r7, #20]
 800cd2c:	2b01      	cmp	r3, #1
 800cd2e:	d801      	bhi.n	800cd34 <dir_next+0x8c>
 800cd30:	2302      	movs	r3, #2
 800cd32:	e07a      	b.n	800ce2a <dir_next+0x182>
				if (clst == 0xFFFFFFFF) return FR_DISK_ERR;		/* Disk error */
 800cd34:	697b      	ldr	r3, [r7, #20]
 800cd36:	f1b3 3fff 	cmp.w	r3, #4294967295
 800cd3a:	d101      	bne.n	800cd40 <dir_next+0x98>
 800cd3c:	2301      	movs	r3, #1
 800cd3e:	e074      	b.n	800ce2a <dir_next+0x182>
				if (clst >= fs->n_fatent) {						/* Reached end of dynamic table */
 800cd40:	68fb      	ldr	r3, [r7, #12]
 800cd42:	699b      	ldr	r3, [r3, #24]
 800cd44:	697a      	ldr	r2, [r7, #20]
 800cd46:	429a      	cmp	r2, r3
 800cd48:	d358      	bcc.n	800cdfc <dir_next+0x154>
#if !_FS_READONLY
					if (!stretch) {								/* If no stretch, report EOT */
 800cd4a:	683b      	ldr	r3, [r7, #0]
 800cd4c:	2b00      	cmp	r3, #0
 800cd4e:	d104      	bne.n	800cd5a <dir_next+0xb2>
						dp->sect = 0; return FR_NO_FILE;
 800cd50:	687b      	ldr	r3, [r7, #4]
 800cd52:	2200      	movs	r2, #0
 800cd54:	61da      	str	r2, [r3, #28]
 800cd56:	2304      	movs	r3, #4
 800cd58:	e067      	b.n	800ce2a <dir_next+0x182>
					}
					clst = create_chain(&dp->obj, dp->clust);	/* Allocate a cluster */
 800cd5a:	687a      	ldr	r2, [r7, #4]
 800cd5c:	687b      	ldr	r3, [r7, #4]
 800cd5e:	699b      	ldr	r3, [r3, #24]
 800cd60:	4619      	mov	r1, r3
 800cd62:	4610      	mov	r0, r2
 800cd64:	f7ff fe59 	bl	800ca1a <create_chain>
 800cd68:	6178      	str	r0, [r7, #20]
					if (clst == 0) return FR_DENIED;			/* No free cluster */
 800cd6a:	697b      	ldr	r3, [r7, #20]
 800cd6c:	2b00      	cmp	r3, #0
 800cd6e:	d101      	bne.n	800cd74 <dir_next+0xcc>
 800cd70:	2307      	movs	r3, #7
 800cd72:	e05a      	b.n	800ce2a <dir_next+0x182>
					if (clst == 1) return FR_INT_ERR;			/* Internal error */
 800cd74:	697b      	ldr	r3, [r7, #20]
 800cd76:	2b01      	cmp	r3, #1
 800cd78:	d101      	bne.n	800cd7e <dir_next+0xd6>
 800cd7a:	2302      	movs	r3, #2
 800cd7c:	e055      	b.n	800ce2a <dir_next+0x182>
					if (clst == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error */
 800cd7e:	697b      	ldr	r3, [r7, #20]
 800cd80:	f1b3 3fff 	cmp.w	r3, #4294967295
 800cd84:	d101      	bne.n	800cd8a <dir_next+0xe2>
 800cd86:	2301      	movs	r3, #1
 800cd88:	e04f      	b.n	800ce2a <dir_next+0x182>
					/* Clean-up the stretched table */
					if (_FS_EXFAT) dp->obj.stat |= 4;			/* The directory needs to be updated */
					if (sync_window(fs) != FR_OK) return FR_DISK_ERR;	/* Flush disk access window */
 800cd8a:	68f8      	ldr	r0, [r7, #12]
 800cd8c:	f7ff fb50 	bl	800c430 <sync_window>
 800cd90:	4603      	mov	r3, r0
 800cd92:	2b00      	cmp	r3, #0
 800cd94:	d001      	beq.n	800cd9a <dir_next+0xf2>
 800cd96:	2301      	movs	r3, #1
 800cd98:	e047      	b.n	800ce2a <dir_next+0x182>
					mem_set(fs->win, 0, SS(fs));				/* Clear window buffer */
 800cd9a:	68fb      	ldr	r3, [r7, #12]
 800cd9c:	3334      	adds	r3, #52	@ 0x34
 800cd9e:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800cda2:	2100      	movs	r1, #0
 800cda4:	4618      	mov	r0, r3
 800cda6:	f7ff f949 	bl	800c03c <mem_set>
					for (n = 0, fs->winsect = clust2sect(fs, clst); n < fs->csize; n++, fs->winsect++) {	/* Fill the new cluster with 0 */
 800cdaa:	2300      	movs	r3, #0
 800cdac:	613b      	str	r3, [r7, #16]
 800cdae:	6979      	ldr	r1, [r7, #20]
 800cdb0:	68f8      	ldr	r0, [r7, #12]
 800cdb2:	f7ff fc1d 	bl	800c5f0 <clust2sect>
 800cdb6:	4602      	mov	r2, r0
 800cdb8:	68fb      	ldr	r3, [r7, #12]
 800cdba:	631a      	str	r2, [r3, #48]	@ 0x30
 800cdbc:	e012      	b.n	800cde4 <dir_next+0x13c>
						fs->wflag = 1;
 800cdbe:	68fb      	ldr	r3, [r7, #12]
 800cdc0:	2201      	movs	r2, #1
 800cdc2:	70da      	strb	r2, [r3, #3]
						if (sync_window(fs) != FR_OK) return FR_DISK_ERR;
 800cdc4:	68f8      	ldr	r0, [r7, #12]
 800cdc6:	f7ff fb33 	bl	800c430 <sync_window>
 800cdca:	4603      	mov	r3, r0
 800cdcc:	2b00      	cmp	r3, #0
 800cdce:	d001      	beq.n	800cdd4 <dir_next+0x12c>
 800cdd0:	2301      	movs	r3, #1
 800cdd2:	e02a      	b.n	800ce2a <dir_next+0x182>
					for (n = 0, fs->winsect = clust2sect(fs, clst); n < fs->csize; n++, fs->winsect++) {	/* Fill the new cluster with 0 */
 800cdd4:	693b      	ldr	r3, [r7, #16]
 800cdd6:	3301      	adds	r3, #1
 800cdd8:	613b      	str	r3, [r7, #16]
 800cdda:	68fb      	ldr	r3, [r7, #12]
 800cddc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800cdde:	1c5a      	adds	r2, r3, #1
 800cde0:	68fb      	ldr	r3, [r7, #12]
 800cde2:	631a      	str	r2, [r3, #48]	@ 0x30
 800cde4:	68fb      	ldr	r3, [r7, #12]
 800cde6:	895b      	ldrh	r3, [r3, #10]
 800cde8:	461a      	mov	r2, r3
 800cdea:	693b      	ldr	r3, [r7, #16]
 800cdec:	4293      	cmp	r3, r2
 800cdee:	d3e6      	bcc.n	800cdbe <dir_next+0x116>
					}
					fs->winsect -= n;							/* Restore window offset */
 800cdf0:	68fb      	ldr	r3, [r7, #12]
 800cdf2:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800cdf4:	693b      	ldr	r3, [r7, #16]
 800cdf6:	1ad2      	subs	r2, r2, r3
 800cdf8:	68fb      	ldr	r3, [r7, #12]
 800cdfa:	631a      	str	r2, [r3, #48]	@ 0x30
#else
					if (!stretch) dp->sect = 0;					/* (this line is to suppress compiler warning) */
					dp->sect = 0; return FR_NO_FILE;			/* Report EOT */
#endif
				}
				dp->clust = clst;		/* Initialize data for new cluster */
 800cdfc:	687b      	ldr	r3, [r7, #4]
 800cdfe:	697a      	ldr	r2, [r7, #20]
 800ce00:	619a      	str	r2, [r3, #24]
				dp->sect = clust2sect(fs, clst);
 800ce02:	6979      	ldr	r1, [r7, #20]
 800ce04:	68f8      	ldr	r0, [r7, #12]
 800ce06:	f7ff fbf3 	bl	800c5f0 <clust2sect>
 800ce0a:	4602      	mov	r2, r0
 800ce0c:	687b      	ldr	r3, [r7, #4]
 800ce0e:	61da      	str	r2, [r3, #28]
			}
		}
	}
	dp->dptr = ofs;						/* Current entry */
 800ce10:	687b      	ldr	r3, [r7, #4]
 800ce12:	68ba      	ldr	r2, [r7, #8]
 800ce14:	615a      	str	r2, [r3, #20]
	dp->dir = fs->win + ofs % SS(fs);	/* Pointer to the entry in the win[] */
 800ce16:	68fb      	ldr	r3, [r7, #12]
 800ce18:	f103 0234 	add.w	r2, r3, #52	@ 0x34
 800ce1c:	68bb      	ldr	r3, [r7, #8]
 800ce1e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800ce22:	441a      	add	r2, r3
 800ce24:	687b      	ldr	r3, [r7, #4]
 800ce26:	621a      	str	r2, [r3, #32]

	return FR_OK;
 800ce28:	2300      	movs	r3, #0
}
 800ce2a:	4618      	mov	r0, r3
 800ce2c:	3718      	adds	r7, #24
 800ce2e:	46bd      	mov	sp, r7
 800ce30:	bd80      	pop	{r7, pc}

0800ce32 <dir_alloc>:
static
FRESULT dir_alloc (	/* FR_OK(0):succeeded, !=0:error */
	DIR* dp,		/* Pointer to the directory object */
	UINT nent		/* Number of contiguous entries to allocate */
)
{
 800ce32:	b580      	push	{r7, lr}
 800ce34:	b086      	sub	sp, #24
 800ce36:	af00      	add	r7, sp, #0
 800ce38:	6078      	str	r0, [r7, #4]
 800ce3a:	6039      	str	r1, [r7, #0]
	FRESULT res;
	UINT n;
	FATFS *fs = dp->obj.fs;
 800ce3c:	687b      	ldr	r3, [r7, #4]
 800ce3e:	681b      	ldr	r3, [r3, #0]
 800ce40:	60fb      	str	r3, [r7, #12]


	res = dir_sdi(dp, 0);
 800ce42:	2100      	movs	r1, #0
 800ce44:	6878      	ldr	r0, [r7, #4]
 800ce46:	f7ff feb4 	bl	800cbb2 <dir_sdi>
 800ce4a:	4603      	mov	r3, r0
 800ce4c:	75fb      	strb	r3, [r7, #23]
	if (res == FR_OK) {
 800ce4e:	7dfb      	ldrb	r3, [r7, #23]
 800ce50:	2b00      	cmp	r3, #0
 800ce52:	d12b      	bne.n	800ceac <dir_alloc+0x7a>
		n = 0;
 800ce54:	2300      	movs	r3, #0
 800ce56:	613b      	str	r3, [r7, #16]
		do {
			res = move_window(fs, dp->sect);
 800ce58:	687b      	ldr	r3, [r7, #4]
 800ce5a:	69db      	ldr	r3, [r3, #28]
 800ce5c:	4619      	mov	r1, r3
 800ce5e:	68f8      	ldr	r0, [r7, #12]
 800ce60:	f7ff fb2a 	bl	800c4b8 <move_window>
 800ce64:	4603      	mov	r3, r0
 800ce66:	75fb      	strb	r3, [r7, #23]
			if (res != FR_OK) break;
 800ce68:	7dfb      	ldrb	r3, [r7, #23]
 800ce6a:	2b00      	cmp	r3, #0
 800ce6c:	d11d      	bne.n	800ceaa <dir_alloc+0x78>
#if _FS_EXFAT
			if ((fs->fs_type == FS_EXFAT) ? (int)((dp->dir[XDIR_Type] & 0x80) == 0) : (int)(dp->dir[DIR_Name] == DDEM || dp->dir[DIR_Name] == 0)) {
#else
			if (dp->dir[DIR_Name] == DDEM || dp->dir[DIR_Name] == 0) {
 800ce6e:	687b      	ldr	r3, [r7, #4]
 800ce70:	6a1b      	ldr	r3, [r3, #32]
 800ce72:	781b      	ldrb	r3, [r3, #0]
 800ce74:	2be5      	cmp	r3, #229	@ 0xe5
 800ce76:	d004      	beq.n	800ce82 <dir_alloc+0x50>
 800ce78:	687b      	ldr	r3, [r7, #4]
 800ce7a:	6a1b      	ldr	r3, [r3, #32]
 800ce7c:	781b      	ldrb	r3, [r3, #0]
 800ce7e:	2b00      	cmp	r3, #0
 800ce80:	d107      	bne.n	800ce92 <dir_alloc+0x60>
#endif
				if (++n == nent) break;	/* A block of contiguous free entries is found */
 800ce82:	693b      	ldr	r3, [r7, #16]
 800ce84:	3301      	adds	r3, #1
 800ce86:	613b      	str	r3, [r7, #16]
 800ce88:	693a      	ldr	r2, [r7, #16]
 800ce8a:	683b      	ldr	r3, [r7, #0]
 800ce8c:	429a      	cmp	r2, r3
 800ce8e:	d102      	bne.n	800ce96 <dir_alloc+0x64>
 800ce90:	e00c      	b.n	800ceac <dir_alloc+0x7a>
			} else {
				n = 0;					/* Not a blank entry. Restart to search */
 800ce92:	2300      	movs	r3, #0
 800ce94:	613b      	str	r3, [r7, #16]
			}
			res = dir_next(dp, 1);
 800ce96:	2101      	movs	r1, #1
 800ce98:	6878      	ldr	r0, [r7, #4]
 800ce9a:	f7ff ff05 	bl	800cca8 <dir_next>
 800ce9e:	4603      	mov	r3, r0
 800cea0:	75fb      	strb	r3, [r7, #23]
		} while (res == FR_OK);	/* Next entry with table stretch enabled */
 800cea2:	7dfb      	ldrb	r3, [r7, #23]
 800cea4:	2b00      	cmp	r3, #0
 800cea6:	d0d7      	beq.n	800ce58 <dir_alloc+0x26>
 800cea8:	e000      	b.n	800ceac <dir_alloc+0x7a>
			if (res != FR_OK) break;
 800ceaa:	bf00      	nop
	}

	if (res == FR_NO_FILE) res = FR_DENIED;	/* No directory entry to allocate */
 800ceac:	7dfb      	ldrb	r3, [r7, #23]
 800ceae:	2b04      	cmp	r3, #4
 800ceb0:	d101      	bne.n	800ceb6 <dir_alloc+0x84>
 800ceb2:	2307      	movs	r3, #7
 800ceb4:	75fb      	strb	r3, [r7, #23]
	return res;
 800ceb6:	7dfb      	ldrb	r3, [r7, #23]
}
 800ceb8:	4618      	mov	r0, r3
 800ceba:	3718      	adds	r7, #24
 800cebc:	46bd      	mov	sp, r7
 800cebe:	bd80      	pop	{r7, pc}

0800cec0 <ld_clust>:
static
DWORD ld_clust (	/* Returns the top cluster value of the SFN entry */
	FATFS* fs,		/* Pointer to the fs object */
	const BYTE* dir	/* Pointer to the key entry */
)
{
 800cec0:	b580      	push	{r7, lr}
 800cec2:	b084      	sub	sp, #16
 800cec4:	af00      	add	r7, sp, #0
 800cec6:	6078      	str	r0, [r7, #4]
 800cec8:	6039      	str	r1, [r7, #0]
	DWORD cl;

	cl = ld_word(dir + DIR_FstClusLO);
 800ceca:	683b      	ldr	r3, [r7, #0]
 800cecc:	331a      	adds	r3, #26
 800cece:	4618      	mov	r0, r3
 800ced0:	f7ff f810 	bl	800bef4 <ld_word>
 800ced4:	4603      	mov	r3, r0
 800ced6:	60fb      	str	r3, [r7, #12]
	if (fs->fs_type == FS_FAT32) {
 800ced8:	687b      	ldr	r3, [r7, #4]
 800ceda:	781b      	ldrb	r3, [r3, #0]
 800cedc:	2b03      	cmp	r3, #3
 800cede:	d109      	bne.n	800cef4 <ld_clust+0x34>
		cl |= (DWORD)ld_word(dir + DIR_FstClusHI) << 16;
 800cee0:	683b      	ldr	r3, [r7, #0]
 800cee2:	3314      	adds	r3, #20
 800cee4:	4618      	mov	r0, r3
 800cee6:	f7ff f805 	bl	800bef4 <ld_word>
 800ceea:	4603      	mov	r3, r0
 800ceec:	041b      	lsls	r3, r3, #16
 800ceee:	68fa      	ldr	r2, [r7, #12]
 800cef0:	4313      	orrs	r3, r2
 800cef2:	60fb      	str	r3, [r7, #12]
	}

	return cl;
 800cef4:	68fb      	ldr	r3, [r7, #12]
}
 800cef6:	4618      	mov	r0, r3
 800cef8:	3710      	adds	r7, #16
 800cefa:	46bd      	mov	sp, r7
 800cefc:	bd80      	pop	{r7, pc}

0800cefe <st_clust>:
void st_clust (
	FATFS* fs,	/* Pointer to the fs object */
	BYTE* dir,	/* Pointer to the key entry */
	DWORD cl	/* Value to be set */
)
{
 800cefe:	b580      	push	{r7, lr}
 800cf00:	b084      	sub	sp, #16
 800cf02:	af00      	add	r7, sp, #0
 800cf04:	60f8      	str	r0, [r7, #12]
 800cf06:	60b9      	str	r1, [r7, #8]
 800cf08:	607a      	str	r2, [r7, #4]
	st_word(dir + DIR_FstClusLO, (WORD)cl);
 800cf0a:	68bb      	ldr	r3, [r7, #8]
 800cf0c:	331a      	adds	r3, #26
 800cf0e:	687a      	ldr	r2, [r7, #4]
 800cf10:	b292      	uxth	r2, r2
 800cf12:	4611      	mov	r1, r2
 800cf14:	4618      	mov	r0, r3
 800cf16:	f7ff f829 	bl	800bf6c <st_word>
	if (fs->fs_type == FS_FAT32) {
 800cf1a:	68fb      	ldr	r3, [r7, #12]
 800cf1c:	781b      	ldrb	r3, [r3, #0]
 800cf1e:	2b03      	cmp	r3, #3
 800cf20:	d109      	bne.n	800cf36 <st_clust+0x38>
		st_word(dir + DIR_FstClusHI, (WORD)(cl >> 16));
 800cf22:	68bb      	ldr	r3, [r7, #8]
 800cf24:	f103 0214 	add.w	r2, r3, #20
 800cf28:	687b      	ldr	r3, [r7, #4]
 800cf2a:	0c1b      	lsrs	r3, r3, #16
 800cf2c:	b29b      	uxth	r3, r3
 800cf2e:	4619      	mov	r1, r3
 800cf30:	4610      	mov	r0, r2
 800cf32:	f7ff f81b 	bl	800bf6c <st_word>
	}
}
 800cf36:	bf00      	nop
 800cf38:	3710      	adds	r7, #16
 800cf3a:	46bd      	mov	sp, r7
 800cf3c:	bd80      	pop	{r7, pc}

0800cf3e <dir_find>:

static
FRESULT dir_find (	/* FR_OK(0):succeeded, !=0:error */
	DIR* dp			/* Pointer to the directory object with the file name */
)
{
 800cf3e:	b580      	push	{r7, lr}
 800cf40:	b086      	sub	sp, #24
 800cf42:	af00      	add	r7, sp, #0
 800cf44:	6078      	str	r0, [r7, #4]
	FRESULT res;
	FATFS *fs = dp->obj.fs;
 800cf46:	687b      	ldr	r3, [r7, #4]
 800cf48:	681b      	ldr	r3, [r3, #0]
 800cf4a:	613b      	str	r3, [r7, #16]
	BYTE c;
#if _USE_LFN != 0
	BYTE a, ord, sum;
#endif

	res = dir_sdi(dp, 0);			/* Rewind directory object */
 800cf4c:	2100      	movs	r1, #0
 800cf4e:	6878      	ldr	r0, [r7, #4]
 800cf50:	f7ff fe2f 	bl	800cbb2 <dir_sdi>
 800cf54:	4603      	mov	r3, r0
 800cf56:	75fb      	strb	r3, [r7, #23]
	if (res != FR_OK) return res;
 800cf58:	7dfb      	ldrb	r3, [r7, #23]
 800cf5a:	2b00      	cmp	r3, #0
 800cf5c:	d001      	beq.n	800cf62 <dir_find+0x24>
 800cf5e:	7dfb      	ldrb	r3, [r7, #23]
 800cf60:	e03e      	b.n	800cfe0 <dir_find+0xa2>
	/* On the FAT12/16/32 volume */
#if _USE_LFN != 0
	ord = sum = 0xFF; dp->blk_ofs = 0xFFFFFFFF;	/* Reset LFN sequence */
#endif
	do {
		res = move_window(fs, dp->sect);
 800cf62:	687b      	ldr	r3, [r7, #4]
 800cf64:	69db      	ldr	r3, [r3, #28]
 800cf66:	4619      	mov	r1, r3
 800cf68:	6938      	ldr	r0, [r7, #16]
 800cf6a:	f7ff faa5 	bl	800c4b8 <move_window>
 800cf6e:	4603      	mov	r3, r0
 800cf70:	75fb      	strb	r3, [r7, #23]
		if (res != FR_OK) break;
 800cf72:	7dfb      	ldrb	r3, [r7, #23]
 800cf74:	2b00      	cmp	r3, #0
 800cf76:	d12f      	bne.n	800cfd8 <dir_find+0x9a>
		c = dp->dir[DIR_Name];
 800cf78:	687b      	ldr	r3, [r7, #4]
 800cf7a:	6a1b      	ldr	r3, [r3, #32]
 800cf7c:	781b      	ldrb	r3, [r3, #0]
 800cf7e:	73fb      	strb	r3, [r7, #15]
		if (c == 0) { res = FR_NO_FILE; break; }	/* Reached to end of table */
 800cf80:	7bfb      	ldrb	r3, [r7, #15]
 800cf82:	2b00      	cmp	r3, #0
 800cf84:	d102      	bne.n	800cf8c <dir_find+0x4e>
 800cf86:	2304      	movs	r3, #4
 800cf88:	75fb      	strb	r3, [r7, #23]
 800cf8a:	e028      	b.n	800cfde <dir_find+0xa0>
				if (!(dp->fn[NSFLAG] & NS_LOSS) && !mem_cmp(dp->dir, dp->fn, 11)) break;	/* SFN matched? */
				ord = 0xFF; dp->blk_ofs = 0xFFFFFFFF;	/* Reset LFN sequence */
			}
		}
#else		/* Non LFN configuration */
		dp->obj.attr = dp->dir[DIR_Attr] & AM_MASK;
 800cf8c:	687b      	ldr	r3, [r7, #4]
 800cf8e:	6a1b      	ldr	r3, [r3, #32]
 800cf90:	330b      	adds	r3, #11
 800cf92:	781b      	ldrb	r3, [r3, #0]
 800cf94:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800cf98:	b2da      	uxtb	r2, r3
 800cf9a:	687b      	ldr	r3, [r7, #4]
 800cf9c:	719a      	strb	r2, [r3, #6]
		if (!(dp->dir[DIR_Attr] & AM_VOL) && !mem_cmp(dp->dir, dp->fn, 11)) break;	/* Is it a valid entry? */
 800cf9e:	687b      	ldr	r3, [r7, #4]
 800cfa0:	6a1b      	ldr	r3, [r3, #32]
 800cfa2:	330b      	adds	r3, #11
 800cfa4:	781b      	ldrb	r3, [r3, #0]
 800cfa6:	f003 0308 	and.w	r3, r3, #8
 800cfaa:	2b00      	cmp	r3, #0
 800cfac:	d10a      	bne.n	800cfc4 <dir_find+0x86>
 800cfae:	687b      	ldr	r3, [r7, #4]
 800cfb0:	6a18      	ldr	r0, [r3, #32]
 800cfb2:	687b      	ldr	r3, [r7, #4]
 800cfb4:	3324      	adds	r3, #36	@ 0x24
 800cfb6:	220b      	movs	r2, #11
 800cfb8:	4619      	mov	r1, r3
 800cfba:	f7ff f85a 	bl	800c072 <mem_cmp>
 800cfbe:	4603      	mov	r3, r0
 800cfc0:	2b00      	cmp	r3, #0
 800cfc2:	d00b      	beq.n	800cfdc <dir_find+0x9e>
#endif
		res = dir_next(dp, 0);	/* Next entry */
 800cfc4:	2100      	movs	r1, #0
 800cfc6:	6878      	ldr	r0, [r7, #4]
 800cfc8:	f7ff fe6e 	bl	800cca8 <dir_next>
 800cfcc:	4603      	mov	r3, r0
 800cfce:	75fb      	strb	r3, [r7, #23]
	} while (res == FR_OK);
 800cfd0:	7dfb      	ldrb	r3, [r7, #23]
 800cfd2:	2b00      	cmp	r3, #0
 800cfd4:	d0c5      	beq.n	800cf62 <dir_find+0x24>
 800cfd6:	e002      	b.n	800cfde <dir_find+0xa0>
		if (res != FR_OK) break;
 800cfd8:	bf00      	nop
 800cfda:	e000      	b.n	800cfde <dir_find+0xa0>
		if (!(dp->dir[DIR_Attr] & AM_VOL) && !mem_cmp(dp->dir, dp->fn, 11)) break;	/* Is it a valid entry? */
 800cfdc:	bf00      	nop

	return res;
 800cfde:	7dfb      	ldrb	r3, [r7, #23]
}
 800cfe0:	4618      	mov	r0, r3
 800cfe2:	3718      	adds	r7, #24
 800cfe4:	46bd      	mov	sp, r7
 800cfe6:	bd80      	pop	{r7, pc}

0800cfe8 <dir_register>:

static
FRESULT dir_register (	/* FR_OK:succeeded, FR_DENIED:no free entry or too many SFN collision, FR_DISK_ERR:disk error */
	DIR* dp				/* Target directory with object name to be created */
)
{
 800cfe8:	b580      	push	{r7, lr}
 800cfea:	b084      	sub	sp, #16
 800cfec:	af00      	add	r7, sp, #0
 800cfee:	6078      	str	r0, [r7, #4]
	FRESULT res;
	FATFS *fs = dp->obj.fs;
 800cff0:	687b      	ldr	r3, [r7, #4]
 800cff2:	681b      	ldr	r3, [r3, #0]
 800cff4:	60bb      	str	r3, [r7, #8]
			} while (res == FR_OK && --nent);
		}
	}

#else	/* Non LFN configuration */
	res = dir_alloc(dp, 1);		/* Allocate an entry for SFN */
 800cff6:	2101      	movs	r1, #1
 800cff8:	6878      	ldr	r0, [r7, #4]
 800cffa:	f7ff ff1a 	bl	800ce32 <dir_alloc>
 800cffe:	4603      	mov	r3, r0
 800d000:	73fb      	strb	r3, [r7, #15]

#endif

	/* Set SFN entry */
	if (res == FR_OK) {
 800d002:	7bfb      	ldrb	r3, [r7, #15]
 800d004:	2b00      	cmp	r3, #0
 800d006:	d11c      	bne.n	800d042 <dir_register+0x5a>
		res = move_window(fs, dp->sect);
 800d008:	687b      	ldr	r3, [r7, #4]
 800d00a:	69db      	ldr	r3, [r3, #28]
 800d00c:	4619      	mov	r1, r3
 800d00e:	68b8      	ldr	r0, [r7, #8]
 800d010:	f7ff fa52 	bl	800c4b8 <move_window>
 800d014:	4603      	mov	r3, r0
 800d016:	73fb      	strb	r3, [r7, #15]
		if (res == FR_OK) {
 800d018:	7bfb      	ldrb	r3, [r7, #15]
 800d01a:	2b00      	cmp	r3, #0
 800d01c:	d111      	bne.n	800d042 <dir_register+0x5a>
			mem_set(dp->dir, 0, SZDIRE);	/* Clean the entry */
 800d01e:	687b      	ldr	r3, [r7, #4]
 800d020:	6a1b      	ldr	r3, [r3, #32]
 800d022:	2220      	movs	r2, #32
 800d024:	2100      	movs	r1, #0
 800d026:	4618      	mov	r0, r3
 800d028:	f7ff f808 	bl	800c03c <mem_set>
			mem_cpy(dp->dir + DIR_Name, dp->fn, 11);	/* Put SFN */
 800d02c:	687b      	ldr	r3, [r7, #4]
 800d02e:	6a18      	ldr	r0, [r3, #32]
 800d030:	687b      	ldr	r3, [r7, #4]
 800d032:	3324      	adds	r3, #36	@ 0x24
 800d034:	220b      	movs	r2, #11
 800d036:	4619      	mov	r1, r3
 800d038:	f7fe ffdf 	bl	800bffa <mem_cpy>
#if _USE_LFN != 0
			dp->dir[DIR_NTres] = dp->fn[NSFLAG] & (NS_BODY | NS_EXT);	/* Put NT flag */
#endif
			fs->wflag = 1;
 800d03c:	68bb      	ldr	r3, [r7, #8]
 800d03e:	2201      	movs	r2, #1
 800d040:	70da      	strb	r2, [r3, #3]
		}
	}

	return res;
 800d042:	7bfb      	ldrb	r3, [r7, #15]
}
 800d044:	4618      	mov	r0, r3
 800d046:	3710      	adds	r7, #16
 800d048:	46bd      	mov	sp, r7
 800d04a:	bd80      	pop	{r7, pc}

0800d04c <create_name>:
static
FRESULT create_name (	/* FR_OK: successful, FR_INVALID_NAME: could not create */
	DIR* dp,			/* Pointer to the directory object */
	const TCHAR** path	/* Pointer to pointer to the segment in the path string */
)
{
 800d04c:	b580      	push	{r7, lr}
 800d04e:	b088      	sub	sp, #32
 800d050:	af00      	add	r7, sp, #0
 800d052:	6078      	str	r0, [r7, #4]
 800d054:	6039      	str	r1, [r7, #0]
	BYTE c, d, *sfn;
	UINT ni, si, i;
	const char *p;

	/* Create file name in directory form */
	p = *path; sfn = dp->fn;
 800d056:	683b      	ldr	r3, [r7, #0]
 800d058:	681b      	ldr	r3, [r3, #0]
 800d05a:	60fb      	str	r3, [r7, #12]
 800d05c:	687b      	ldr	r3, [r7, #4]
 800d05e:	3324      	adds	r3, #36	@ 0x24
 800d060:	60bb      	str	r3, [r7, #8]
	mem_set(sfn, ' ', 11);
 800d062:	220b      	movs	r2, #11
 800d064:	2120      	movs	r1, #32
 800d066:	68b8      	ldr	r0, [r7, #8]
 800d068:	f7fe ffe8 	bl	800c03c <mem_set>
	si = i = 0; ni = 8;
 800d06c:	2300      	movs	r3, #0
 800d06e:	613b      	str	r3, [r7, #16]
 800d070:	693b      	ldr	r3, [r7, #16]
 800d072:	61fb      	str	r3, [r7, #28]
 800d074:	2308      	movs	r3, #8
 800d076:	617b      	str	r3, [r7, #20]
		sfn[NSFLAG] = (c <= ' ') ? NS_LAST | NS_DOT : NS_DOT;	/* Set last segment flag if end of the path */
		return FR_OK;
	}
#endif
	for (;;) {
		c = (BYTE)p[si++];
 800d078:	69fb      	ldr	r3, [r7, #28]
 800d07a:	1c5a      	adds	r2, r3, #1
 800d07c:	61fa      	str	r2, [r7, #28]
 800d07e:	68fa      	ldr	r2, [r7, #12]
 800d080:	4413      	add	r3, r2
 800d082:	781b      	ldrb	r3, [r3, #0]
 800d084:	76fb      	strb	r3, [r7, #27]
		if (c <= ' ') break; 			/* Break if end of the path name */
 800d086:	7efb      	ldrb	r3, [r7, #27]
 800d088:	2b20      	cmp	r3, #32
 800d08a:	d94e      	bls.n	800d12a <create_name+0xde>
		if (c == '/' || c == '\\') {	/* Break if a separator is found */
 800d08c:	7efb      	ldrb	r3, [r7, #27]
 800d08e:	2b2f      	cmp	r3, #47	@ 0x2f
 800d090:	d006      	beq.n	800d0a0 <create_name+0x54>
 800d092:	7efb      	ldrb	r3, [r7, #27]
 800d094:	2b5c      	cmp	r3, #92	@ 0x5c
 800d096:	d110      	bne.n	800d0ba <create_name+0x6e>
			while (p[si] == '/' || p[si] == '\\') si++;	/* Skip duplicated separator if exist */
 800d098:	e002      	b.n	800d0a0 <create_name+0x54>
 800d09a:	69fb      	ldr	r3, [r7, #28]
 800d09c:	3301      	adds	r3, #1
 800d09e:	61fb      	str	r3, [r7, #28]
 800d0a0:	68fa      	ldr	r2, [r7, #12]
 800d0a2:	69fb      	ldr	r3, [r7, #28]
 800d0a4:	4413      	add	r3, r2
 800d0a6:	781b      	ldrb	r3, [r3, #0]
 800d0a8:	2b2f      	cmp	r3, #47	@ 0x2f
 800d0aa:	d0f6      	beq.n	800d09a <create_name+0x4e>
 800d0ac:	68fa      	ldr	r2, [r7, #12]
 800d0ae:	69fb      	ldr	r3, [r7, #28]
 800d0b0:	4413      	add	r3, r2
 800d0b2:	781b      	ldrb	r3, [r3, #0]
 800d0b4:	2b5c      	cmp	r3, #92	@ 0x5c
 800d0b6:	d0f0      	beq.n	800d09a <create_name+0x4e>
			break;
 800d0b8:	e038      	b.n	800d12c <create_name+0xe0>
		}
		if (c == '.' || i >= ni) {		/* End of body or over size? */
 800d0ba:	7efb      	ldrb	r3, [r7, #27]
 800d0bc:	2b2e      	cmp	r3, #46	@ 0x2e
 800d0be:	d003      	beq.n	800d0c8 <create_name+0x7c>
 800d0c0:	693a      	ldr	r2, [r7, #16]
 800d0c2:	697b      	ldr	r3, [r7, #20]
 800d0c4:	429a      	cmp	r2, r3
 800d0c6:	d30c      	bcc.n	800d0e2 <create_name+0x96>
			if (ni == 11 || c != '.') return FR_INVALID_NAME;	/* Over size or invalid dot */
 800d0c8:	697b      	ldr	r3, [r7, #20]
 800d0ca:	2b0b      	cmp	r3, #11
 800d0cc:	d002      	beq.n	800d0d4 <create_name+0x88>
 800d0ce:	7efb      	ldrb	r3, [r7, #27]
 800d0d0:	2b2e      	cmp	r3, #46	@ 0x2e
 800d0d2:	d001      	beq.n	800d0d8 <create_name+0x8c>
 800d0d4:	2306      	movs	r3, #6
 800d0d6:	e044      	b.n	800d162 <create_name+0x116>
			i = 8; ni = 11;				/* Goto extension */
 800d0d8:	2308      	movs	r3, #8
 800d0da:	613b      	str	r3, [r7, #16]
 800d0dc:	230b      	movs	r3, #11
 800d0de:	617b      	str	r3, [r7, #20]
			continue;
 800d0e0:	e022      	b.n	800d128 <create_name+0xdc>
		}
		if (c >= 0x80) {				/* Extended character? */
 800d0e2:	f997 301b 	ldrsb.w	r3, [r7, #27]
 800d0e6:	2b00      	cmp	r3, #0
 800d0e8:	da04      	bge.n	800d0f4 <create_name+0xa8>
#ifdef _EXCVT
			c = ExCvt[c - 0x80];		/* To upper extended characters (SBCS cfg) */
 800d0ea:	7efb      	ldrb	r3, [r7, #27]
 800d0ec:	3b80      	subs	r3, #128	@ 0x80
 800d0ee:	4a1f      	ldr	r2, [pc, #124]	@ (800d16c <create_name+0x120>)
 800d0f0:	5cd3      	ldrb	r3, [r2, r3]
 800d0f2:	76fb      	strb	r3, [r7, #27]
			d = (BYTE)p[si++];			/* Get 2nd byte */
			if (!IsDBCS2(d) || i >= ni - 1) return FR_INVALID_NAME;	/* Reject invalid DBC */
			sfn[i++] = c;
			sfn[i++] = d;
		} else {						/* SBC */
			if (chk_chr("\"*+,:;<=>\?[]|\x7F", c)) return FR_INVALID_NAME;	/* Reject illegal chrs for SFN */
 800d0f4:	7efb      	ldrb	r3, [r7, #27]
 800d0f6:	4619      	mov	r1, r3
 800d0f8:	481d      	ldr	r0, [pc, #116]	@ (800d170 <create_name+0x124>)
 800d0fa:	f7fe ffe1 	bl	800c0c0 <chk_chr>
 800d0fe:	4603      	mov	r3, r0
 800d100:	2b00      	cmp	r3, #0
 800d102:	d001      	beq.n	800d108 <create_name+0xbc>
 800d104:	2306      	movs	r3, #6
 800d106:	e02c      	b.n	800d162 <create_name+0x116>
			if (IsLower(c)) c -= 0x20;	/* To upper */
 800d108:	7efb      	ldrb	r3, [r7, #27]
 800d10a:	2b60      	cmp	r3, #96	@ 0x60
 800d10c:	d905      	bls.n	800d11a <create_name+0xce>
 800d10e:	7efb      	ldrb	r3, [r7, #27]
 800d110:	2b7a      	cmp	r3, #122	@ 0x7a
 800d112:	d802      	bhi.n	800d11a <create_name+0xce>
 800d114:	7efb      	ldrb	r3, [r7, #27]
 800d116:	3b20      	subs	r3, #32
 800d118:	76fb      	strb	r3, [r7, #27]
			sfn[i++] = c;
 800d11a:	693b      	ldr	r3, [r7, #16]
 800d11c:	1c5a      	adds	r2, r3, #1
 800d11e:	613a      	str	r2, [r7, #16]
 800d120:	68ba      	ldr	r2, [r7, #8]
 800d122:	4413      	add	r3, r2
 800d124:	7efa      	ldrb	r2, [r7, #27]
 800d126:	701a      	strb	r2, [r3, #0]
		c = (BYTE)p[si++];
 800d128:	e7a6      	b.n	800d078 <create_name+0x2c>
		if (c <= ' ') break; 			/* Break if end of the path name */
 800d12a:	bf00      	nop
		}
	}
	*path = p + si;						/* Return pointer to the next segment */
 800d12c:	68fa      	ldr	r2, [r7, #12]
 800d12e:	69fb      	ldr	r3, [r7, #28]
 800d130:	441a      	add	r2, r3
 800d132:	683b      	ldr	r3, [r7, #0]
 800d134:	601a      	str	r2, [r3, #0]
	if (i == 0) return FR_INVALID_NAME;	/* Reject nul string */
 800d136:	693b      	ldr	r3, [r7, #16]
 800d138:	2b00      	cmp	r3, #0
 800d13a:	d101      	bne.n	800d140 <create_name+0xf4>
 800d13c:	2306      	movs	r3, #6
 800d13e:	e010      	b.n	800d162 <create_name+0x116>

	if (sfn[0] == DDEM) sfn[0] = RDDEM;	/* If the first character collides with DDEM, replace it with RDDEM */
 800d140:	68bb      	ldr	r3, [r7, #8]
 800d142:	781b      	ldrb	r3, [r3, #0]
 800d144:	2be5      	cmp	r3, #229	@ 0xe5
 800d146:	d102      	bne.n	800d14e <create_name+0x102>
 800d148:	68bb      	ldr	r3, [r7, #8]
 800d14a:	2205      	movs	r2, #5
 800d14c:	701a      	strb	r2, [r3, #0]
	sfn[NSFLAG] = (c <= ' ') ? NS_LAST : 0;		/* Set last segment flag if end of the path */
 800d14e:	7efb      	ldrb	r3, [r7, #27]
 800d150:	2b20      	cmp	r3, #32
 800d152:	d801      	bhi.n	800d158 <create_name+0x10c>
 800d154:	2204      	movs	r2, #4
 800d156:	e000      	b.n	800d15a <create_name+0x10e>
 800d158:	2200      	movs	r2, #0
 800d15a:	68bb      	ldr	r3, [r7, #8]
 800d15c:	330b      	adds	r3, #11
 800d15e:	701a      	strb	r2, [r3, #0]

	return FR_OK;
 800d160:	2300      	movs	r3, #0
#endif /* _USE_LFN != 0 */
}
 800d162:	4618      	mov	r0, r3
 800d164:	3720      	adds	r7, #32
 800d166:	46bd      	mov	sp, r7
 800d168:	bd80      	pop	{r7, pc}
 800d16a:	bf00      	nop
 800d16c:	080131a8 	.word	0x080131a8
 800d170:	080129ac 	.word	0x080129ac

0800d174 <follow_path>:
static
FRESULT follow_path (	/* FR_OK(0): successful, !=0: error code */
	DIR* dp,			/* Directory object to return last directory and found object */
	const TCHAR* path	/* Full-path string to find a file or directory */
)
{
 800d174:	b580      	push	{r7, lr}
 800d176:	b086      	sub	sp, #24
 800d178:	af00      	add	r7, sp, #0
 800d17a:	6078      	str	r0, [r7, #4]
 800d17c:	6039      	str	r1, [r7, #0]
	FRESULT res;
	BYTE ns;
	_FDID *obj = &dp->obj;
 800d17e:	687b      	ldr	r3, [r7, #4]
 800d180:	613b      	str	r3, [r7, #16]
	FATFS *fs = obj->fs;
 800d182:	693b      	ldr	r3, [r7, #16]
 800d184:	681b      	ldr	r3, [r3, #0]
 800d186:	60fb      	str	r3, [r7, #12]
	if (*path != '/' && *path != '\\') {	/* Without heading separator */
		obj->sclust = fs->cdir;				/* Start from current directory */
	} else
#endif
	{										/* With heading separator */
		while (*path == '/' || *path == '\\') path++;	/* Strip heading separator */
 800d188:	e002      	b.n	800d190 <follow_path+0x1c>
 800d18a:	683b      	ldr	r3, [r7, #0]
 800d18c:	3301      	adds	r3, #1
 800d18e:	603b      	str	r3, [r7, #0]
 800d190:	683b      	ldr	r3, [r7, #0]
 800d192:	781b      	ldrb	r3, [r3, #0]
 800d194:	2b2f      	cmp	r3, #47	@ 0x2f
 800d196:	d0f8      	beq.n	800d18a <follow_path+0x16>
 800d198:	683b      	ldr	r3, [r7, #0]
 800d19a:	781b      	ldrb	r3, [r3, #0]
 800d19c:	2b5c      	cmp	r3, #92	@ 0x5c
 800d19e:	d0f4      	beq.n	800d18a <follow_path+0x16>
		obj->sclust = 0;					/* Start from root directory */
 800d1a0:	693b      	ldr	r3, [r7, #16]
 800d1a2:	2200      	movs	r2, #0
 800d1a4:	609a      	str	r2, [r3, #8]
		obj->stat = fs->dirbuf[XDIR_GenFlags] & 2;
	}
#endif
#endif

	if ((UINT)*path < ' ') {				/* Null path name is the origin directory itself */
 800d1a6:	683b      	ldr	r3, [r7, #0]
 800d1a8:	781b      	ldrb	r3, [r3, #0]
 800d1aa:	2b1f      	cmp	r3, #31
 800d1ac:	d80a      	bhi.n	800d1c4 <follow_path+0x50>
		dp->fn[NSFLAG] = NS_NONAME;
 800d1ae:	687b      	ldr	r3, [r7, #4]
 800d1b0:	2280      	movs	r2, #128	@ 0x80
 800d1b2:	f883 202f 	strb.w	r2, [r3, #47]	@ 0x2f
		res = dir_sdi(dp, 0);
 800d1b6:	2100      	movs	r1, #0
 800d1b8:	6878      	ldr	r0, [r7, #4]
 800d1ba:	f7ff fcfa 	bl	800cbb2 <dir_sdi>
 800d1be:	4603      	mov	r3, r0
 800d1c0:	75fb      	strb	r3, [r7, #23]
 800d1c2:	e043      	b.n	800d24c <follow_path+0xd8>

	} else {								/* Follow path */
		for (;;) {
			res = create_name(dp, &path);	/* Get a segment name of the path */
 800d1c4:	463b      	mov	r3, r7
 800d1c6:	4619      	mov	r1, r3
 800d1c8:	6878      	ldr	r0, [r7, #4]
 800d1ca:	f7ff ff3f 	bl	800d04c <create_name>
 800d1ce:	4603      	mov	r3, r0
 800d1d0:	75fb      	strb	r3, [r7, #23]
			if (res != FR_OK) break;
 800d1d2:	7dfb      	ldrb	r3, [r7, #23]
 800d1d4:	2b00      	cmp	r3, #0
 800d1d6:	d134      	bne.n	800d242 <follow_path+0xce>
			res = dir_find(dp);				/* Find an object with the segment name */
 800d1d8:	6878      	ldr	r0, [r7, #4]
 800d1da:	f7ff feb0 	bl	800cf3e <dir_find>
 800d1de:	4603      	mov	r3, r0
 800d1e0:	75fb      	strb	r3, [r7, #23]
			ns = dp->fn[NSFLAG];
 800d1e2:	687b      	ldr	r3, [r7, #4]
 800d1e4:	f893 302f 	ldrb.w	r3, [r3, #47]	@ 0x2f
 800d1e8:	72fb      	strb	r3, [r7, #11]
			if (res != FR_OK) {				/* Failed to find the object */
 800d1ea:	7dfb      	ldrb	r3, [r7, #23]
 800d1ec:	2b00      	cmp	r3, #0
 800d1ee:	d00a      	beq.n	800d206 <follow_path+0x92>
				if (res == FR_NO_FILE) {	/* Object is not found */
 800d1f0:	7dfb      	ldrb	r3, [r7, #23]
 800d1f2:	2b04      	cmp	r3, #4
 800d1f4:	d127      	bne.n	800d246 <follow_path+0xd2>
					if (_FS_RPATH && (ns & NS_DOT)) {	/* If dot entry is not exist, stay there */
						if (!(ns & NS_LAST)) continue;	/* Continue to follow if not last segment */
						dp->fn[NSFLAG] = NS_NONAME;
						res = FR_OK;
					} else {							/* Could not find the object */
						if (!(ns & NS_LAST)) res = FR_NO_PATH;	/* Adjust error code if not last segment */
 800d1f6:	7afb      	ldrb	r3, [r7, #11]
 800d1f8:	f003 0304 	and.w	r3, r3, #4
 800d1fc:	2b00      	cmp	r3, #0
 800d1fe:	d122      	bne.n	800d246 <follow_path+0xd2>
 800d200:	2305      	movs	r3, #5
 800d202:	75fb      	strb	r3, [r7, #23]
					}
				}
				break;
 800d204:	e01f      	b.n	800d246 <follow_path+0xd2>
			}
			if (ns & NS_LAST) break;			/* Last segment matched. Function completed. */
 800d206:	7afb      	ldrb	r3, [r7, #11]
 800d208:	f003 0304 	and.w	r3, r3, #4
 800d20c:	2b00      	cmp	r3, #0
 800d20e:	d11c      	bne.n	800d24a <follow_path+0xd6>
			/* Get into the sub-directory */
			if (!(obj->attr & AM_DIR)) {		/* It is not a sub-directory and cannot follow */
 800d210:	693b      	ldr	r3, [r7, #16]
 800d212:	799b      	ldrb	r3, [r3, #6]
 800d214:	f003 0310 	and.w	r3, r3, #16
 800d218:	2b00      	cmp	r3, #0
 800d21a:	d102      	bne.n	800d222 <follow_path+0xae>
				res = FR_NO_PATH; break;
 800d21c:	2305      	movs	r3, #5
 800d21e:	75fb      	strb	r3, [r7, #23]
 800d220:	e014      	b.n	800d24c <follow_path+0xd8>
				obj->stat = fs->dirbuf[XDIR_GenFlags] & 2;
				obj->objsize = ld_qword(fs->dirbuf + XDIR_FileSize);
			} else
#endif
			{
				obj->sclust = ld_clust(fs, fs->win + dp->dptr % SS(fs));	/* Open next directory */
 800d222:	68fb      	ldr	r3, [r7, #12]
 800d224:	f103 0234 	add.w	r2, r3, #52	@ 0x34
 800d228:	687b      	ldr	r3, [r7, #4]
 800d22a:	695b      	ldr	r3, [r3, #20]
 800d22c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800d230:	4413      	add	r3, r2
 800d232:	4619      	mov	r1, r3
 800d234:	68f8      	ldr	r0, [r7, #12]
 800d236:	f7ff fe43 	bl	800cec0 <ld_clust>
 800d23a:	4602      	mov	r2, r0
 800d23c:	693b      	ldr	r3, [r7, #16]
 800d23e:	609a      	str	r2, [r3, #8]
			res = create_name(dp, &path);	/* Get a segment name of the path */
 800d240:	e7c0      	b.n	800d1c4 <follow_path+0x50>
			if (res != FR_OK) break;
 800d242:	bf00      	nop
 800d244:	e002      	b.n	800d24c <follow_path+0xd8>
				break;
 800d246:	bf00      	nop
 800d248:	e000      	b.n	800d24c <follow_path+0xd8>
			if (ns & NS_LAST) break;			/* Last segment matched. Function completed. */
 800d24a:	bf00      	nop
			}
		}
	}

	return res;
 800d24c:	7dfb      	ldrb	r3, [r7, #23]
}
 800d24e:	4618      	mov	r0, r3
 800d250:	3718      	adds	r7, #24
 800d252:	46bd      	mov	sp, r7
 800d254:	bd80      	pop	{r7, pc}

0800d256 <get_ldnumber>:

static
int get_ldnumber (		/* Returns logical drive number (-1:invalid drive) */
	const TCHAR** path	/* Pointer to pointer to the path name */
)
{
 800d256:	b480      	push	{r7}
 800d258:	b087      	sub	sp, #28
 800d25a:	af00      	add	r7, sp, #0
 800d25c:	6078      	str	r0, [r7, #4]
	const TCHAR *tp, *tt;
	UINT i;
	int vol = -1;
 800d25e:	f04f 33ff 	mov.w	r3, #4294967295
 800d262:	613b      	str	r3, [r7, #16]
	char c;
	TCHAR tc;
#endif


	if (*path) {	/* If the pointer is not a null */
 800d264:	687b      	ldr	r3, [r7, #4]
 800d266:	681b      	ldr	r3, [r3, #0]
 800d268:	2b00      	cmp	r3, #0
 800d26a:	d031      	beq.n	800d2d0 <get_ldnumber+0x7a>
		for (tt = *path; (UINT)*tt >= (_USE_LFN ? ' ' : '!') && *tt != ':'; tt++) ;	/* Find ':' in the path */
 800d26c:	687b      	ldr	r3, [r7, #4]
 800d26e:	681b      	ldr	r3, [r3, #0]
 800d270:	617b      	str	r3, [r7, #20]
 800d272:	e002      	b.n	800d27a <get_ldnumber+0x24>
 800d274:	697b      	ldr	r3, [r7, #20]
 800d276:	3301      	adds	r3, #1
 800d278:	617b      	str	r3, [r7, #20]
 800d27a:	697b      	ldr	r3, [r7, #20]
 800d27c:	781b      	ldrb	r3, [r3, #0]
 800d27e:	2b20      	cmp	r3, #32
 800d280:	d903      	bls.n	800d28a <get_ldnumber+0x34>
 800d282:	697b      	ldr	r3, [r7, #20]
 800d284:	781b      	ldrb	r3, [r3, #0]
 800d286:	2b3a      	cmp	r3, #58	@ 0x3a
 800d288:	d1f4      	bne.n	800d274 <get_ldnumber+0x1e>
		if (*tt == ':') {	/* If a ':' is exist in the path name */
 800d28a:	697b      	ldr	r3, [r7, #20]
 800d28c:	781b      	ldrb	r3, [r3, #0]
 800d28e:	2b3a      	cmp	r3, #58	@ 0x3a
 800d290:	d11c      	bne.n	800d2cc <get_ldnumber+0x76>
			tp = *path;
 800d292:	687b      	ldr	r3, [r7, #4]
 800d294:	681b      	ldr	r3, [r3, #0]
 800d296:	60fb      	str	r3, [r7, #12]
			i = *tp++ - '0';
 800d298:	68fb      	ldr	r3, [r7, #12]
 800d29a:	1c5a      	adds	r2, r3, #1
 800d29c:	60fa      	str	r2, [r7, #12]
 800d29e:	781b      	ldrb	r3, [r3, #0]
 800d2a0:	3b30      	subs	r3, #48	@ 0x30
 800d2a2:	60bb      	str	r3, [r7, #8]
			if (i < 10 && tp == tt) {	/* Is there a numeric drive id? */
 800d2a4:	68bb      	ldr	r3, [r7, #8]
 800d2a6:	2b09      	cmp	r3, #9
 800d2a8:	d80e      	bhi.n	800d2c8 <get_ldnumber+0x72>
 800d2aa:	68fa      	ldr	r2, [r7, #12]
 800d2ac:	697b      	ldr	r3, [r7, #20]
 800d2ae:	429a      	cmp	r2, r3
 800d2b0:	d10a      	bne.n	800d2c8 <get_ldnumber+0x72>
				if (i < _VOLUMES) {	/* If a drive id is found, get the value and strip it */
 800d2b2:	68bb      	ldr	r3, [r7, #8]
 800d2b4:	2b00      	cmp	r3, #0
 800d2b6:	d107      	bne.n	800d2c8 <get_ldnumber+0x72>
					vol = (int)i;
 800d2b8:	68bb      	ldr	r3, [r7, #8]
 800d2ba:	613b      	str	r3, [r7, #16]
					*path = ++tt;
 800d2bc:	697b      	ldr	r3, [r7, #20]
 800d2be:	3301      	adds	r3, #1
 800d2c0:	617b      	str	r3, [r7, #20]
 800d2c2:	687b      	ldr	r3, [r7, #4]
 800d2c4:	697a      	ldr	r2, [r7, #20]
 800d2c6:	601a      	str	r2, [r3, #0]
					vol = (int)i;
					*path = tt;
				}
			}
#endif
			return vol;
 800d2c8:	693b      	ldr	r3, [r7, #16]
 800d2ca:	e002      	b.n	800d2d2 <get_ldnumber+0x7c>
		}
#if _FS_RPATH != 0 && _VOLUMES >= 2
		vol = CurrVol;	/* Current drive */
#else
		vol = 0;		/* Drive 0 */
 800d2cc:	2300      	movs	r3, #0
 800d2ce:	613b      	str	r3, [r7, #16]
#endif
	}
	return vol;
 800d2d0:	693b      	ldr	r3, [r7, #16]
}
 800d2d2:	4618      	mov	r0, r3
 800d2d4:	371c      	adds	r7, #28
 800d2d6:	46bd      	mov	sp, r7
 800d2d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d2dc:	4770      	bx	lr
	...

0800d2e0 <check_fs>:
static
BYTE check_fs (	/* 0:FAT, 1:exFAT, 2:Valid BS but not FAT, 3:Not a BS, 4:Disk error */
	FATFS* fs,	/* File system object */
	DWORD sect	/* Sector# (lba) to load and check if it is an FAT-VBR or not */
)
{
 800d2e0:	b580      	push	{r7, lr}
 800d2e2:	b082      	sub	sp, #8
 800d2e4:	af00      	add	r7, sp, #0
 800d2e6:	6078      	str	r0, [r7, #4]
 800d2e8:	6039      	str	r1, [r7, #0]
	fs->wflag = 0; fs->winsect = 0xFFFFFFFF;		/* Invaidate window */
 800d2ea:	687b      	ldr	r3, [r7, #4]
 800d2ec:	2200      	movs	r2, #0
 800d2ee:	70da      	strb	r2, [r3, #3]
 800d2f0:	687b      	ldr	r3, [r7, #4]
 800d2f2:	f04f 32ff 	mov.w	r2, #4294967295
 800d2f6:	631a      	str	r2, [r3, #48]	@ 0x30
	if (move_window(fs, sect) != FR_OK) return 4;	/* Load boot record */
 800d2f8:	6839      	ldr	r1, [r7, #0]
 800d2fa:	6878      	ldr	r0, [r7, #4]
 800d2fc:	f7ff f8dc 	bl	800c4b8 <move_window>
 800d300:	4603      	mov	r3, r0
 800d302:	2b00      	cmp	r3, #0
 800d304:	d001      	beq.n	800d30a <check_fs+0x2a>
 800d306:	2304      	movs	r3, #4
 800d308:	e038      	b.n	800d37c <check_fs+0x9c>

	if (ld_word(fs->win + BS_55AA) != 0xAA55) return 3;	/* Check boot record signature (always placed here even if the sector size is >512) */
 800d30a:	687b      	ldr	r3, [r7, #4]
 800d30c:	3334      	adds	r3, #52	@ 0x34
 800d30e:	f503 73ff 	add.w	r3, r3, #510	@ 0x1fe
 800d312:	4618      	mov	r0, r3
 800d314:	f7fe fdee 	bl	800bef4 <ld_word>
 800d318:	4603      	mov	r3, r0
 800d31a:	461a      	mov	r2, r3
 800d31c:	f64a 2355 	movw	r3, #43605	@ 0xaa55
 800d320:	429a      	cmp	r2, r3
 800d322:	d001      	beq.n	800d328 <check_fs+0x48>
 800d324:	2303      	movs	r3, #3
 800d326:	e029      	b.n	800d37c <check_fs+0x9c>

	if (fs->win[BS_JmpBoot] == 0xE9 || (fs->win[BS_JmpBoot] == 0xEB && fs->win[BS_JmpBoot + 2] == 0x90)) {
 800d328:	687b      	ldr	r3, [r7, #4]
 800d32a:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 800d32e:	2be9      	cmp	r3, #233	@ 0xe9
 800d330:	d009      	beq.n	800d346 <check_fs+0x66>
 800d332:	687b      	ldr	r3, [r7, #4]
 800d334:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 800d338:	2beb      	cmp	r3, #235	@ 0xeb
 800d33a:	d11e      	bne.n	800d37a <check_fs+0x9a>
 800d33c:	687b      	ldr	r3, [r7, #4]
 800d33e:	f893 3036 	ldrb.w	r3, [r3, #54]	@ 0x36
 800d342:	2b90      	cmp	r3, #144	@ 0x90
 800d344:	d119      	bne.n	800d37a <check_fs+0x9a>
		if ((ld_dword(fs->win + BS_FilSysType) & 0xFFFFFF) == 0x544146) return 0;	/* Check "FAT" string */
 800d346:	687b      	ldr	r3, [r7, #4]
 800d348:	3334      	adds	r3, #52	@ 0x34
 800d34a:	3336      	adds	r3, #54	@ 0x36
 800d34c:	4618      	mov	r0, r3
 800d34e:	f7fe fdea 	bl	800bf26 <ld_dword>
 800d352:	4603      	mov	r3, r0
 800d354:	f023 437f 	bic.w	r3, r3, #4278190080	@ 0xff000000
 800d358:	4a0a      	ldr	r2, [pc, #40]	@ (800d384 <check_fs+0xa4>)
 800d35a:	4293      	cmp	r3, r2
 800d35c:	d101      	bne.n	800d362 <check_fs+0x82>
 800d35e:	2300      	movs	r3, #0
 800d360:	e00c      	b.n	800d37c <check_fs+0x9c>
		if (ld_dword(fs->win + BS_FilSysType32) == 0x33544146) return 0;			/* Check "FAT3" string */
 800d362:	687b      	ldr	r3, [r7, #4]
 800d364:	3334      	adds	r3, #52	@ 0x34
 800d366:	3352      	adds	r3, #82	@ 0x52
 800d368:	4618      	mov	r0, r3
 800d36a:	f7fe fddc 	bl	800bf26 <ld_dword>
 800d36e:	4603      	mov	r3, r0
 800d370:	4a05      	ldr	r2, [pc, #20]	@ (800d388 <check_fs+0xa8>)
 800d372:	4293      	cmp	r3, r2
 800d374:	d101      	bne.n	800d37a <check_fs+0x9a>
 800d376:	2300      	movs	r3, #0
 800d378:	e000      	b.n	800d37c <check_fs+0x9c>
	}
#if _FS_EXFAT
	if (!mem_cmp(fs->win + BS_JmpBoot, "\xEB\x76\x90" "EXFAT   ", 11)) return 1;
#endif
	return 2;
 800d37a:	2302      	movs	r3, #2
}
 800d37c:	4618      	mov	r0, r3
 800d37e:	3708      	adds	r7, #8
 800d380:	46bd      	mov	sp, r7
 800d382:	bd80      	pop	{r7, pc}
 800d384:	00544146 	.word	0x00544146
 800d388:	33544146 	.word	0x33544146

0800d38c <find_volume>:
FRESULT find_volume (	/* FR_OK(0): successful, !=0: any error occurred */
	const TCHAR** path,	/* Pointer to pointer to the path name (drive number) */
	FATFS** rfs,		/* Pointer to pointer to the found file system object */
	BYTE mode			/* !=0: Check write protection for write access */
)
{
 800d38c:	b580      	push	{r7, lr}
 800d38e:	b096      	sub	sp, #88	@ 0x58
 800d390:	af00      	add	r7, sp, #0
 800d392:	60f8      	str	r0, [r7, #12]
 800d394:	60b9      	str	r1, [r7, #8]
 800d396:	4613      	mov	r3, r2
 800d398:	71fb      	strb	r3, [r7, #7]
	FATFS *fs;
	UINT i;


	/* Get logical drive number */
	*rfs = 0;
 800d39a:	68bb      	ldr	r3, [r7, #8]
 800d39c:	2200      	movs	r2, #0
 800d39e:	601a      	str	r2, [r3, #0]
	vol = get_ldnumber(path);
 800d3a0:	68f8      	ldr	r0, [r7, #12]
 800d3a2:	f7ff ff58 	bl	800d256 <get_ldnumber>
 800d3a6:	63f8      	str	r0, [r7, #60]	@ 0x3c
	if (vol < 0) return FR_INVALID_DRIVE;
 800d3a8:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800d3aa:	2b00      	cmp	r3, #0
 800d3ac:	da01      	bge.n	800d3b2 <find_volume+0x26>
 800d3ae:	230b      	movs	r3, #11
 800d3b0:	e235      	b.n	800d81e <find_volume+0x492>

	/* Check if the file system object is valid or not */
	fs = FatFs[vol];					/* Get pointer to the file system object */
 800d3b2:	4aa5      	ldr	r2, [pc, #660]	@ (800d648 <find_volume+0x2bc>)
 800d3b4:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800d3b6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800d3ba:	63bb      	str	r3, [r7, #56]	@ 0x38
	if (!fs) return FR_NOT_ENABLED;		/* Is the file system object available? */
 800d3bc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d3be:	2b00      	cmp	r3, #0
 800d3c0:	d101      	bne.n	800d3c6 <find_volume+0x3a>
 800d3c2:	230c      	movs	r3, #12
 800d3c4:	e22b      	b.n	800d81e <find_volume+0x492>

	ENTER_FF(fs);						/* Lock the volume */
 800d3c6:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 800d3c8:	f7fe fe95 	bl	800c0f6 <lock_fs>
 800d3cc:	4603      	mov	r3, r0
 800d3ce:	2b00      	cmp	r3, #0
 800d3d0:	d101      	bne.n	800d3d6 <find_volume+0x4a>
 800d3d2:	230f      	movs	r3, #15
 800d3d4:	e223      	b.n	800d81e <find_volume+0x492>
	*rfs = fs;							/* Return pointer to the file system object */
 800d3d6:	68bb      	ldr	r3, [r7, #8]
 800d3d8:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800d3da:	601a      	str	r2, [r3, #0]

	mode &= (BYTE)~FA_READ;				/* Desired access mode, write access or not */
 800d3dc:	79fb      	ldrb	r3, [r7, #7]
 800d3de:	f023 0301 	bic.w	r3, r3, #1
 800d3e2:	71fb      	strb	r3, [r7, #7]
	if (fs->fs_type) {					/* If the volume has been mounted */
 800d3e4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d3e6:	781b      	ldrb	r3, [r3, #0]
 800d3e8:	2b00      	cmp	r3, #0
 800d3ea:	d01a      	beq.n	800d422 <find_volume+0x96>
		stat = disk_status(fs->drv);
 800d3ec:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d3ee:	785b      	ldrb	r3, [r3, #1]
 800d3f0:	4618      	mov	r0, r3
 800d3f2:	f7fe fcdf 	bl	800bdb4 <disk_status>
 800d3f6:	4603      	mov	r3, r0
 800d3f8:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
		if (!(stat & STA_NOINIT)) {		/* and the physical drive is kept initialized */
 800d3fc:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 800d400:	f003 0301 	and.w	r3, r3, #1
 800d404:	2b00      	cmp	r3, #0
 800d406:	d10c      	bne.n	800d422 <find_volume+0x96>
			if (!_FS_READONLY && mode && (stat & STA_PROTECT)) {	/* Check write protection if needed */
 800d408:	79fb      	ldrb	r3, [r7, #7]
 800d40a:	2b00      	cmp	r3, #0
 800d40c:	d007      	beq.n	800d41e <find_volume+0x92>
 800d40e:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 800d412:	f003 0304 	and.w	r3, r3, #4
 800d416:	2b00      	cmp	r3, #0
 800d418:	d001      	beq.n	800d41e <find_volume+0x92>
				return FR_WRITE_PROTECTED;
 800d41a:	230a      	movs	r3, #10
 800d41c:	e1ff      	b.n	800d81e <find_volume+0x492>
			}
			return FR_OK;				/* The file system object is valid */
 800d41e:	2300      	movs	r3, #0
 800d420:	e1fd      	b.n	800d81e <find_volume+0x492>
	}

	/* The file system object is not valid. */
	/* Following code attempts to mount the volume. (analyze BPB and initialize the fs object) */

	fs->fs_type = 0;					/* Clear the file system object */
 800d422:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d424:	2200      	movs	r2, #0
 800d426:	701a      	strb	r2, [r3, #0]
	fs->drv = LD2PD(vol);				/* Bind the logical drive and a physical drive */
 800d428:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800d42a:	b2da      	uxtb	r2, r3
 800d42c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d42e:	705a      	strb	r2, [r3, #1]
	stat = disk_initialize(fs->drv);	/* Initialize the physical drive */
 800d430:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d432:	785b      	ldrb	r3, [r3, #1]
 800d434:	4618      	mov	r0, r3
 800d436:	f7fe fcd7 	bl	800bde8 <disk_initialize>
 800d43a:	4603      	mov	r3, r0
 800d43c:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
	if (stat & STA_NOINIT) { 			/* Check if the initialization succeeded */
 800d440:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 800d444:	f003 0301 	and.w	r3, r3, #1
 800d448:	2b00      	cmp	r3, #0
 800d44a:	d001      	beq.n	800d450 <find_volume+0xc4>
		return FR_NOT_READY;			/* Failed to initialize due to no medium or hard error */
 800d44c:	2303      	movs	r3, #3
 800d44e:	e1e6      	b.n	800d81e <find_volume+0x492>
	}
	if (!_FS_READONLY && mode && (stat & STA_PROTECT)) { /* Check disk write protection if needed */
 800d450:	79fb      	ldrb	r3, [r7, #7]
 800d452:	2b00      	cmp	r3, #0
 800d454:	d007      	beq.n	800d466 <find_volume+0xda>
 800d456:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 800d45a:	f003 0304 	and.w	r3, r3, #4
 800d45e:	2b00      	cmp	r3, #0
 800d460:	d001      	beq.n	800d466 <find_volume+0xda>
		return FR_WRITE_PROTECTED;
 800d462:	230a      	movs	r3, #10
 800d464:	e1db      	b.n	800d81e <find_volume+0x492>
	if (disk_ioctl(fs->drv, GET_SECTOR_SIZE, &SS(fs)) != RES_OK) return FR_DISK_ERR;
	if (SS(fs) > _MAX_SS || SS(fs) < _MIN_SS || (SS(fs) & (SS(fs) - 1))) return FR_DISK_ERR;
#endif

	/* Find an FAT partition on the drive. Supports only generic partitioning rules, FDISK and SFD. */
	bsect = 0;
 800d466:	2300      	movs	r3, #0
 800d468:	653b      	str	r3, [r7, #80]	@ 0x50
	fmt = check_fs(fs, bsect);			/* Load sector 0 and check if it is an FAT-VBR as SFD */
 800d46a:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 800d46c:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 800d46e:	f7ff ff37 	bl	800d2e0 <check_fs>
 800d472:	4603      	mov	r3, r0
 800d474:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
	if (fmt == 2 || (fmt < 2 && LD2PT(vol) != 0)) {	/* Not an FAT-VBR or forced partition number */
 800d478:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 800d47c:	2b02      	cmp	r3, #2
 800d47e:	d149      	bne.n	800d514 <find_volume+0x188>
		for (i = 0; i < 4; i++) {		/* Get partition offset */
 800d480:	2300      	movs	r3, #0
 800d482:	643b      	str	r3, [r7, #64]	@ 0x40
 800d484:	e01e      	b.n	800d4c4 <find_volume+0x138>
			pt = fs->win + (MBR_Table + i * SZ_PTE);
 800d486:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d488:	f103 0234 	add.w	r2, r3, #52	@ 0x34
 800d48c:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800d48e:	011b      	lsls	r3, r3, #4
 800d490:	f503 73df 	add.w	r3, r3, #446	@ 0x1be
 800d494:	4413      	add	r3, r2
 800d496:	633b      	str	r3, [r7, #48]	@ 0x30
			br[i] = pt[PTE_System] ? ld_dword(pt + PTE_StLba) : 0;
 800d498:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d49a:	3304      	adds	r3, #4
 800d49c:	781b      	ldrb	r3, [r3, #0]
 800d49e:	2b00      	cmp	r3, #0
 800d4a0:	d006      	beq.n	800d4b0 <find_volume+0x124>
 800d4a2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d4a4:	3308      	adds	r3, #8
 800d4a6:	4618      	mov	r0, r3
 800d4a8:	f7fe fd3d 	bl	800bf26 <ld_dword>
 800d4ac:	4602      	mov	r2, r0
 800d4ae:	e000      	b.n	800d4b2 <find_volume+0x126>
 800d4b0:	2200      	movs	r2, #0
 800d4b2:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800d4b4:	009b      	lsls	r3, r3, #2
 800d4b6:	3358      	adds	r3, #88	@ 0x58
 800d4b8:	443b      	add	r3, r7
 800d4ba:	f843 2c44 	str.w	r2, [r3, #-68]
		for (i = 0; i < 4; i++) {		/* Get partition offset */
 800d4be:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800d4c0:	3301      	adds	r3, #1
 800d4c2:	643b      	str	r3, [r7, #64]	@ 0x40
 800d4c4:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800d4c6:	2b03      	cmp	r3, #3
 800d4c8:	d9dd      	bls.n	800d486 <find_volume+0xfa>
		}
		i = LD2PT(vol);					/* Partition number: 0:auto, 1-4:forced */
 800d4ca:	2300      	movs	r3, #0
 800d4cc:	643b      	str	r3, [r7, #64]	@ 0x40
		if (i) i--;
 800d4ce:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800d4d0:	2b00      	cmp	r3, #0
 800d4d2:	d002      	beq.n	800d4da <find_volume+0x14e>
 800d4d4:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800d4d6:	3b01      	subs	r3, #1
 800d4d8:	643b      	str	r3, [r7, #64]	@ 0x40
		do {							/* Find an FAT volume */
			bsect = br[i];
 800d4da:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800d4dc:	009b      	lsls	r3, r3, #2
 800d4de:	3358      	adds	r3, #88	@ 0x58
 800d4e0:	443b      	add	r3, r7
 800d4e2:	f853 3c44 	ldr.w	r3, [r3, #-68]
 800d4e6:	653b      	str	r3, [r7, #80]	@ 0x50
			fmt = bsect ? check_fs(fs, bsect) : 3;	/* Check the partition */
 800d4e8:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800d4ea:	2b00      	cmp	r3, #0
 800d4ec:	d005      	beq.n	800d4fa <find_volume+0x16e>
 800d4ee:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 800d4f0:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 800d4f2:	f7ff fef5 	bl	800d2e0 <check_fs>
 800d4f6:	4603      	mov	r3, r0
 800d4f8:	e000      	b.n	800d4fc <find_volume+0x170>
 800d4fa:	2303      	movs	r3, #3
 800d4fc:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
		} while (LD2PT(vol) == 0 && fmt >= 2 && ++i < 4);
 800d500:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 800d504:	2b01      	cmp	r3, #1
 800d506:	d905      	bls.n	800d514 <find_volume+0x188>
 800d508:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800d50a:	3301      	adds	r3, #1
 800d50c:	643b      	str	r3, [r7, #64]	@ 0x40
 800d50e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800d510:	2b03      	cmp	r3, #3
 800d512:	d9e2      	bls.n	800d4da <find_volume+0x14e>
	}
	if (fmt == 4) return FR_DISK_ERR;		/* An error occured in the disk I/O layer */
 800d514:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 800d518:	2b04      	cmp	r3, #4
 800d51a:	d101      	bne.n	800d520 <find_volume+0x194>
 800d51c:	2301      	movs	r3, #1
 800d51e:	e17e      	b.n	800d81e <find_volume+0x492>
	if (fmt >= 2) return FR_NO_FILESYSTEM;	/* No FAT volume is found */
 800d520:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 800d524:	2b01      	cmp	r3, #1
 800d526:	d901      	bls.n	800d52c <find_volume+0x1a0>
 800d528:	230d      	movs	r3, #13
 800d52a:	e178      	b.n	800d81e <find_volume+0x492>
#endif
		fmt = FS_EXFAT;			/* FAT sub-type */
	} else
#endif	/* _FS_EXFAT */
	{
		if (ld_word(fs->win + BPB_BytsPerSec) != SS(fs)) return FR_NO_FILESYSTEM;	/* (BPB_BytsPerSec must be equal to the physical sector size) */
 800d52c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d52e:	3334      	adds	r3, #52	@ 0x34
 800d530:	330b      	adds	r3, #11
 800d532:	4618      	mov	r0, r3
 800d534:	f7fe fcde 	bl	800bef4 <ld_word>
 800d538:	4603      	mov	r3, r0
 800d53a:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800d53e:	d001      	beq.n	800d544 <find_volume+0x1b8>
 800d540:	230d      	movs	r3, #13
 800d542:	e16c      	b.n	800d81e <find_volume+0x492>

		fasize = ld_word(fs->win + BPB_FATSz16);		/* Number of sectors per FAT */
 800d544:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d546:	3334      	adds	r3, #52	@ 0x34
 800d548:	3316      	adds	r3, #22
 800d54a:	4618      	mov	r0, r3
 800d54c:	f7fe fcd2 	bl	800bef4 <ld_word>
 800d550:	4603      	mov	r3, r0
 800d552:	64fb      	str	r3, [r7, #76]	@ 0x4c
		if (fasize == 0) fasize = ld_dword(fs->win + BPB_FATSz32);
 800d554:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800d556:	2b00      	cmp	r3, #0
 800d558:	d106      	bne.n	800d568 <find_volume+0x1dc>
 800d55a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d55c:	3334      	adds	r3, #52	@ 0x34
 800d55e:	3324      	adds	r3, #36	@ 0x24
 800d560:	4618      	mov	r0, r3
 800d562:	f7fe fce0 	bl	800bf26 <ld_dword>
 800d566:	64f8      	str	r0, [r7, #76]	@ 0x4c
		fs->fsize = fasize;
 800d568:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d56a:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 800d56c:	61da      	str	r2, [r3, #28]

		fs->n_fats = fs->win[BPB_NumFATs];				/* Number of FATs */
 800d56e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d570:	f893 2044 	ldrb.w	r2, [r3, #68]	@ 0x44
 800d574:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d576:	709a      	strb	r2, [r3, #2]
		if (fs->n_fats != 1 && fs->n_fats != 2) return FR_NO_FILESYSTEM;	/* (Must be 1 or 2) */
 800d578:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d57a:	789b      	ldrb	r3, [r3, #2]
 800d57c:	2b01      	cmp	r3, #1
 800d57e:	d005      	beq.n	800d58c <find_volume+0x200>
 800d580:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d582:	789b      	ldrb	r3, [r3, #2]
 800d584:	2b02      	cmp	r3, #2
 800d586:	d001      	beq.n	800d58c <find_volume+0x200>
 800d588:	230d      	movs	r3, #13
 800d58a:	e148      	b.n	800d81e <find_volume+0x492>
		fasize *= fs->n_fats;							/* Number of sectors for FAT area */
 800d58c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d58e:	789b      	ldrb	r3, [r3, #2]
 800d590:	461a      	mov	r2, r3
 800d592:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800d594:	fb02 f303 	mul.w	r3, r2, r3
 800d598:	64fb      	str	r3, [r7, #76]	@ 0x4c

		fs->csize = fs->win[BPB_SecPerClus];			/* Cluster size */
 800d59a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d59c:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800d5a0:	461a      	mov	r2, r3
 800d5a2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d5a4:	815a      	strh	r2, [r3, #10]
		if (fs->csize == 0 || (fs->csize & (fs->csize - 1))) return FR_NO_FILESYSTEM;	/* (Must be power of 2) */
 800d5a6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d5a8:	895b      	ldrh	r3, [r3, #10]
 800d5aa:	2b00      	cmp	r3, #0
 800d5ac:	d008      	beq.n	800d5c0 <find_volume+0x234>
 800d5ae:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d5b0:	895b      	ldrh	r3, [r3, #10]
 800d5b2:	461a      	mov	r2, r3
 800d5b4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d5b6:	895b      	ldrh	r3, [r3, #10]
 800d5b8:	3b01      	subs	r3, #1
 800d5ba:	4013      	ands	r3, r2
 800d5bc:	2b00      	cmp	r3, #0
 800d5be:	d001      	beq.n	800d5c4 <find_volume+0x238>
 800d5c0:	230d      	movs	r3, #13
 800d5c2:	e12c      	b.n	800d81e <find_volume+0x492>

		fs->n_rootdir = ld_word(fs->win + BPB_RootEntCnt);	/* Number of root directory entries */
 800d5c4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d5c6:	3334      	adds	r3, #52	@ 0x34
 800d5c8:	3311      	adds	r3, #17
 800d5ca:	4618      	mov	r0, r3
 800d5cc:	f7fe fc92 	bl	800bef4 <ld_word>
 800d5d0:	4603      	mov	r3, r0
 800d5d2:	461a      	mov	r2, r3
 800d5d4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d5d6:	811a      	strh	r2, [r3, #8]
		if (fs->n_rootdir % (SS(fs) / SZDIRE)) return FR_NO_FILESYSTEM;	/* (Must be sector aligned) */
 800d5d8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d5da:	891b      	ldrh	r3, [r3, #8]
 800d5dc:	f003 030f 	and.w	r3, r3, #15
 800d5e0:	b29b      	uxth	r3, r3
 800d5e2:	2b00      	cmp	r3, #0
 800d5e4:	d001      	beq.n	800d5ea <find_volume+0x25e>
 800d5e6:	230d      	movs	r3, #13
 800d5e8:	e119      	b.n	800d81e <find_volume+0x492>

		tsect = ld_word(fs->win + BPB_TotSec16);		/* Number of sectors on the volume */
 800d5ea:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d5ec:	3334      	adds	r3, #52	@ 0x34
 800d5ee:	3313      	adds	r3, #19
 800d5f0:	4618      	mov	r0, r3
 800d5f2:	f7fe fc7f 	bl	800bef4 <ld_word>
 800d5f6:	4603      	mov	r3, r0
 800d5f8:	64bb      	str	r3, [r7, #72]	@ 0x48
		if (tsect == 0) tsect = ld_dword(fs->win + BPB_TotSec32);
 800d5fa:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800d5fc:	2b00      	cmp	r3, #0
 800d5fe:	d106      	bne.n	800d60e <find_volume+0x282>
 800d600:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d602:	3334      	adds	r3, #52	@ 0x34
 800d604:	3320      	adds	r3, #32
 800d606:	4618      	mov	r0, r3
 800d608:	f7fe fc8d 	bl	800bf26 <ld_dword>
 800d60c:	64b8      	str	r0, [r7, #72]	@ 0x48

		nrsv = ld_word(fs->win + BPB_RsvdSecCnt);		/* Number of reserved sectors */
 800d60e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d610:	3334      	adds	r3, #52	@ 0x34
 800d612:	330e      	adds	r3, #14
 800d614:	4618      	mov	r0, r3
 800d616:	f7fe fc6d 	bl	800bef4 <ld_word>
 800d61a:	4603      	mov	r3, r0
 800d61c:	85fb      	strh	r3, [r7, #46]	@ 0x2e
		if (nrsv == 0) return FR_NO_FILESYSTEM;			/* (Must not be 0) */
 800d61e:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 800d620:	2b00      	cmp	r3, #0
 800d622:	d101      	bne.n	800d628 <find_volume+0x29c>
 800d624:	230d      	movs	r3, #13
 800d626:	e0fa      	b.n	800d81e <find_volume+0x492>

		/* Determine the FAT sub type */
		sysect = nrsv + fasize + fs->n_rootdir / (SS(fs) / SZDIRE);	/* RSV + FAT + DIR */
 800d628:	8dfa      	ldrh	r2, [r7, #46]	@ 0x2e
 800d62a:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800d62c:	4413      	add	r3, r2
 800d62e:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800d630:	8912      	ldrh	r2, [r2, #8]
 800d632:	0912      	lsrs	r2, r2, #4
 800d634:	b292      	uxth	r2, r2
 800d636:	4413      	add	r3, r2
 800d638:	62bb      	str	r3, [r7, #40]	@ 0x28
		if (tsect < sysect) return FR_NO_FILESYSTEM;	/* (Invalid volume size) */
 800d63a:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800d63c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800d63e:	429a      	cmp	r2, r3
 800d640:	d204      	bcs.n	800d64c <find_volume+0x2c0>
 800d642:	230d      	movs	r3, #13
 800d644:	e0eb      	b.n	800d81e <find_volume+0x492>
 800d646:	bf00      	nop
 800d648:	20000884 	.word	0x20000884
		nclst = (tsect - sysect) / fs->csize;			/* Number of clusters */
 800d64c:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800d64e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800d650:	1ad3      	subs	r3, r2, r3
 800d652:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800d654:	8952      	ldrh	r2, [r2, #10]
 800d656:	fbb3 f3f2 	udiv	r3, r3, r2
 800d65a:	627b      	str	r3, [r7, #36]	@ 0x24
		if (nclst == 0) return FR_NO_FILESYSTEM;		/* (Invalid volume size) */
 800d65c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d65e:	2b00      	cmp	r3, #0
 800d660:	d101      	bne.n	800d666 <find_volume+0x2da>
 800d662:	230d      	movs	r3, #13
 800d664:	e0db      	b.n	800d81e <find_volume+0x492>
		fmt = FS_FAT32;
 800d666:	2303      	movs	r3, #3
 800d668:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
		if (nclst <= MAX_FAT16) fmt = FS_FAT16;
 800d66c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d66e:	f64f 72f5 	movw	r2, #65525	@ 0xfff5
 800d672:	4293      	cmp	r3, r2
 800d674:	d802      	bhi.n	800d67c <find_volume+0x2f0>
 800d676:	2302      	movs	r3, #2
 800d678:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
		if (nclst <= MAX_FAT12) fmt = FS_FAT12;
 800d67c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d67e:	f640 72f5 	movw	r2, #4085	@ 0xff5
 800d682:	4293      	cmp	r3, r2
 800d684:	d802      	bhi.n	800d68c <find_volume+0x300>
 800d686:	2301      	movs	r3, #1
 800d688:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57

		/* Boundaries and Limits */
		fs->n_fatent = nclst + 2;						/* Number of FAT entries */
 800d68c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d68e:	1c9a      	adds	r2, r3, #2
 800d690:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d692:	619a      	str	r2, [r3, #24]
		fs->volbase = bsect;							/* Volume start sector */
 800d694:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d696:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 800d698:	621a      	str	r2, [r3, #32]
		fs->fatbase = bsect + nrsv; 					/* FAT start sector */
 800d69a:	8dfa      	ldrh	r2, [r7, #46]	@ 0x2e
 800d69c:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800d69e:	441a      	add	r2, r3
 800d6a0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d6a2:	625a      	str	r2, [r3, #36]	@ 0x24
		fs->database = bsect + sysect;					/* Data start sector */
 800d6a4:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 800d6a6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800d6a8:	441a      	add	r2, r3
 800d6aa:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d6ac:	62da      	str	r2, [r3, #44]	@ 0x2c
		if (fmt == FS_FAT32) {
 800d6ae:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 800d6b2:	2b03      	cmp	r3, #3
 800d6b4:	d11e      	bne.n	800d6f4 <find_volume+0x368>
			if (ld_word(fs->win + BPB_FSVer32) != 0) return FR_NO_FILESYSTEM;	/* (Must be FAT32 revision 0.0) */
 800d6b6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d6b8:	3334      	adds	r3, #52	@ 0x34
 800d6ba:	332a      	adds	r3, #42	@ 0x2a
 800d6bc:	4618      	mov	r0, r3
 800d6be:	f7fe fc19 	bl	800bef4 <ld_word>
 800d6c2:	4603      	mov	r3, r0
 800d6c4:	2b00      	cmp	r3, #0
 800d6c6:	d001      	beq.n	800d6cc <find_volume+0x340>
 800d6c8:	230d      	movs	r3, #13
 800d6ca:	e0a8      	b.n	800d81e <find_volume+0x492>
			if (fs->n_rootdir) return FR_NO_FILESYSTEM;	/* (BPB_RootEntCnt must be 0) */
 800d6cc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d6ce:	891b      	ldrh	r3, [r3, #8]
 800d6d0:	2b00      	cmp	r3, #0
 800d6d2:	d001      	beq.n	800d6d8 <find_volume+0x34c>
 800d6d4:	230d      	movs	r3, #13
 800d6d6:	e0a2      	b.n	800d81e <find_volume+0x492>
			fs->dirbase = ld_dword(fs->win + BPB_RootClus32);	/* Root directory start cluster */
 800d6d8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d6da:	3334      	adds	r3, #52	@ 0x34
 800d6dc:	332c      	adds	r3, #44	@ 0x2c
 800d6de:	4618      	mov	r0, r3
 800d6e0:	f7fe fc21 	bl	800bf26 <ld_dword>
 800d6e4:	4602      	mov	r2, r0
 800d6e6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d6e8:	629a      	str	r2, [r3, #40]	@ 0x28
			szbfat = fs->n_fatent * 4;					/* (Needed FAT size) */
 800d6ea:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d6ec:	699b      	ldr	r3, [r3, #24]
 800d6ee:	009b      	lsls	r3, r3, #2
 800d6f0:	647b      	str	r3, [r7, #68]	@ 0x44
 800d6f2:	e01f      	b.n	800d734 <find_volume+0x3a8>
		} else {
			if (fs->n_rootdir == 0)	return FR_NO_FILESYSTEM;/* (BPB_RootEntCnt must not be 0) */
 800d6f4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d6f6:	891b      	ldrh	r3, [r3, #8]
 800d6f8:	2b00      	cmp	r3, #0
 800d6fa:	d101      	bne.n	800d700 <find_volume+0x374>
 800d6fc:	230d      	movs	r3, #13
 800d6fe:	e08e      	b.n	800d81e <find_volume+0x492>
			fs->dirbase = fs->fatbase + fasize;			/* Root directory start sector */
 800d700:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d702:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800d704:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800d706:	441a      	add	r2, r3
 800d708:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d70a:	629a      	str	r2, [r3, #40]	@ 0x28
			szbfat = (fmt == FS_FAT16) ?				/* (Needed FAT size) */
				fs->n_fatent * 2 : fs->n_fatent * 3 / 2 + (fs->n_fatent & 1);
 800d70c:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 800d710:	2b02      	cmp	r3, #2
 800d712:	d103      	bne.n	800d71c <find_volume+0x390>
 800d714:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d716:	699b      	ldr	r3, [r3, #24]
 800d718:	005b      	lsls	r3, r3, #1
 800d71a:	e00a      	b.n	800d732 <find_volume+0x3a6>
 800d71c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d71e:	699a      	ldr	r2, [r3, #24]
 800d720:	4613      	mov	r3, r2
 800d722:	005b      	lsls	r3, r3, #1
 800d724:	4413      	add	r3, r2
 800d726:	085a      	lsrs	r2, r3, #1
 800d728:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d72a:	699b      	ldr	r3, [r3, #24]
 800d72c:	f003 0301 	and.w	r3, r3, #1
 800d730:	4413      	add	r3, r2
			szbfat = (fmt == FS_FAT16) ?				/* (Needed FAT size) */
 800d732:	647b      	str	r3, [r7, #68]	@ 0x44
		}
		if (fs->fsize < (szbfat + (SS(fs) - 1)) / SS(fs)) return FR_NO_FILESYSTEM;	/* (BPB_FATSz must not be less than the size needed) */
 800d734:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d736:	69da      	ldr	r2, [r3, #28]
 800d738:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800d73a:	f203 13ff 	addw	r3, r3, #511	@ 0x1ff
 800d73e:	0a5b      	lsrs	r3, r3, #9
 800d740:	429a      	cmp	r2, r3
 800d742:	d201      	bcs.n	800d748 <find_volume+0x3bc>
 800d744:	230d      	movs	r3, #13
 800d746:	e06a      	b.n	800d81e <find_volume+0x492>

#if !_FS_READONLY
		/* Get FSINFO if available */
		fs->last_clst = fs->free_clst = 0xFFFFFFFF;		/* Initialize cluster allocation information */
 800d748:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d74a:	f04f 32ff 	mov.w	r2, #4294967295
 800d74e:	615a      	str	r2, [r3, #20]
 800d750:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d752:	695a      	ldr	r2, [r3, #20]
 800d754:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d756:	611a      	str	r2, [r3, #16]
		fs->fsi_flag = 0x80;
 800d758:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d75a:	2280      	movs	r2, #128	@ 0x80
 800d75c:	711a      	strb	r2, [r3, #4]
#if (_FS_NOFSINFO & 3) != 3
		if (fmt == FS_FAT32				/* Enable FSINFO only if FAT32 and BPB_FSInfo32 == 1 */
 800d75e:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 800d762:	2b03      	cmp	r3, #3
 800d764:	d149      	bne.n	800d7fa <find_volume+0x46e>
			&& ld_word(fs->win + BPB_FSInfo32) == 1
 800d766:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d768:	3334      	adds	r3, #52	@ 0x34
 800d76a:	3330      	adds	r3, #48	@ 0x30
 800d76c:	4618      	mov	r0, r3
 800d76e:	f7fe fbc1 	bl	800bef4 <ld_word>
 800d772:	4603      	mov	r3, r0
 800d774:	2b01      	cmp	r3, #1
 800d776:	d140      	bne.n	800d7fa <find_volume+0x46e>
			&& move_window(fs, bsect + 1) == FR_OK)
 800d778:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800d77a:	3301      	adds	r3, #1
 800d77c:	4619      	mov	r1, r3
 800d77e:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 800d780:	f7fe fe9a 	bl	800c4b8 <move_window>
 800d784:	4603      	mov	r3, r0
 800d786:	2b00      	cmp	r3, #0
 800d788:	d137      	bne.n	800d7fa <find_volume+0x46e>
		{
			fs->fsi_flag = 0;
 800d78a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d78c:	2200      	movs	r2, #0
 800d78e:	711a      	strb	r2, [r3, #4]
			if (ld_word(fs->win + BS_55AA) == 0xAA55	/* Load FSINFO data if available */
 800d790:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d792:	3334      	adds	r3, #52	@ 0x34
 800d794:	f503 73ff 	add.w	r3, r3, #510	@ 0x1fe
 800d798:	4618      	mov	r0, r3
 800d79a:	f7fe fbab 	bl	800bef4 <ld_word>
 800d79e:	4603      	mov	r3, r0
 800d7a0:	461a      	mov	r2, r3
 800d7a2:	f64a 2355 	movw	r3, #43605	@ 0xaa55
 800d7a6:	429a      	cmp	r2, r3
 800d7a8:	d127      	bne.n	800d7fa <find_volume+0x46e>
				&& ld_dword(fs->win + FSI_LeadSig) == 0x41615252
 800d7aa:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d7ac:	3334      	adds	r3, #52	@ 0x34
 800d7ae:	4618      	mov	r0, r3
 800d7b0:	f7fe fbb9 	bl	800bf26 <ld_dword>
 800d7b4:	4603      	mov	r3, r0
 800d7b6:	4a1c      	ldr	r2, [pc, #112]	@ (800d828 <find_volume+0x49c>)
 800d7b8:	4293      	cmp	r3, r2
 800d7ba:	d11e      	bne.n	800d7fa <find_volume+0x46e>
				&& ld_dword(fs->win + FSI_StrucSig) == 0x61417272)
 800d7bc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d7be:	3334      	adds	r3, #52	@ 0x34
 800d7c0:	f503 73f2 	add.w	r3, r3, #484	@ 0x1e4
 800d7c4:	4618      	mov	r0, r3
 800d7c6:	f7fe fbae 	bl	800bf26 <ld_dword>
 800d7ca:	4603      	mov	r3, r0
 800d7cc:	4a17      	ldr	r2, [pc, #92]	@ (800d82c <find_volume+0x4a0>)
 800d7ce:	4293      	cmp	r3, r2
 800d7d0:	d113      	bne.n	800d7fa <find_volume+0x46e>
			{
#if (_FS_NOFSINFO & 1) == 0
				fs->free_clst = ld_dword(fs->win + FSI_Free_Count);
 800d7d2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d7d4:	3334      	adds	r3, #52	@ 0x34
 800d7d6:	f503 73f4 	add.w	r3, r3, #488	@ 0x1e8
 800d7da:	4618      	mov	r0, r3
 800d7dc:	f7fe fba3 	bl	800bf26 <ld_dword>
 800d7e0:	4602      	mov	r2, r0
 800d7e2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d7e4:	615a      	str	r2, [r3, #20]
#endif
#if (_FS_NOFSINFO & 2) == 0
				fs->last_clst = ld_dword(fs->win + FSI_Nxt_Free);
 800d7e6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d7e8:	3334      	adds	r3, #52	@ 0x34
 800d7ea:	f503 73f6 	add.w	r3, r3, #492	@ 0x1ec
 800d7ee:	4618      	mov	r0, r3
 800d7f0:	f7fe fb99 	bl	800bf26 <ld_dword>
 800d7f4:	4602      	mov	r2, r0
 800d7f6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d7f8:	611a      	str	r2, [r3, #16]
		}
#endif	/* (_FS_NOFSINFO & 3) != 3 */
#endif	/* !_FS_READONLY */
	}

	fs->fs_type = fmt;		/* FAT sub-type */
 800d7fa:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d7fc:	f897 2057 	ldrb.w	r2, [r7, #87]	@ 0x57
 800d800:	701a      	strb	r2, [r3, #0]
	fs->id = ++Fsid;		/* File system mount ID */
 800d802:	4b0b      	ldr	r3, [pc, #44]	@ (800d830 <find_volume+0x4a4>)
 800d804:	881b      	ldrh	r3, [r3, #0]
 800d806:	3301      	adds	r3, #1
 800d808:	b29a      	uxth	r2, r3
 800d80a:	4b09      	ldr	r3, [pc, #36]	@ (800d830 <find_volume+0x4a4>)
 800d80c:	801a      	strh	r2, [r3, #0]
 800d80e:	4b08      	ldr	r3, [pc, #32]	@ (800d830 <find_volume+0x4a4>)
 800d810:	881a      	ldrh	r2, [r3, #0]
 800d812:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d814:	80da      	strh	r2, [r3, #6]
#endif
#if _FS_RPATH != 0
	fs->cdir = 0;			/* Initialize current directory */
#endif
#if _FS_LOCK != 0			/* Clear file lock semaphores */
	clear_lock(fs);
 800d816:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 800d818:	f7fe fde6 	bl	800c3e8 <clear_lock>
#endif
	return FR_OK;
 800d81c:	2300      	movs	r3, #0
}
 800d81e:	4618      	mov	r0, r3
 800d820:	3758      	adds	r7, #88	@ 0x58
 800d822:	46bd      	mov	sp, r7
 800d824:	bd80      	pop	{r7, pc}
 800d826:	bf00      	nop
 800d828:	41615252 	.word	0x41615252
 800d82c:	61417272 	.word	0x61417272
 800d830:	20000888 	.word	0x20000888

0800d834 <validate>:
static
FRESULT validate (	/* Returns FR_OK or FR_INVALID_OBJECT */
	_FDID* obj,		/* Pointer to the _OBJ, the 1st member in the FIL/DIR object, to check validity */
	FATFS** fs		/* Pointer to pointer to the owner file system object to return */
)
{
 800d834:	b580      	push	{r7, lr}
 800d836:	b084      	sub	sp, #16
 800d838:	af00      	add	r7, sp, #0
 800d83a:	6078      	str	r0, [r7, #4]
 800d83c:	6039      	str	r1, [r7, #0]
	FRESULT res = FR_INVALID_OBJECT;
 800d83e:	2309      	movs	r3, #9
 800d840:	73fb      	strb	r3, [r7, #15]


	if (obj && obj->fs && obj->fs->fs_type && obj->id == obj->fs->id) {	/* Test if the object is valid */
 800d842:	687b      	ldr	r3, [r7, #4]
 800d844:	2b00      	cmp	r3, #0
 800d846:	d02e      	beq.n	800d8a6 <validate+0x72>
 800d848:	687b      	ldr	r3, [r7, #4]
 800d84a:	681b      	ldr	r3, [r3, #0]
 800d84c:	2b00      	cmp	r3, #0
 800d84e:	d02a      	beq.n	800d8a6 <validate+0x72>
 800d850:	687b      	ldr	r3, [r7, #4]
 800d852:	681b      	ldr	r3, [r3, #0]
 800d854:	781b      	ldrb	r3, [r3, #0]
 800d856:	2b00      	cmp	r3, #0
 800d858:	d025      	beq.n	800d8a6 <validate+0x72>
 800d85a:	687b      	ldr	r3, [r7, #4]
 800d85c:	889a      	ldrh	r2, [r3, #4]
 800d85e:	687b      	ldr	r3, [r7, #4]
 800d860:	681b      	ldr	r3, [r3, #0]
 800d862:	88db      	ldrh	r3, [r3, #6]
 800d864:	429a      	cmp	r2, r3
 800d866:	d11e      	bne.n	800d8a6 <validate+0x72>
#if _FS_REENTRANT
		if (lock_fs(obj->fs)) {	/* Obtain the filesystem object */
 800d868:	687b      	ldr	r3, [r7, #4]
 800d86a:	681b      	ldr	r3, [r3, #0]
 800d86c:	4618      	mov	r0, r3
 800d86e:	f7fe fc42 	bl	800c0f6 <lock_fs>
 800d872:	4603      	mov	r3, r0
 800d874:	2b00      	cmp	r3, #0
 800d876:	d014      	beq.n	800d8a2 <validate+0x6e>
			if (!(disk_status(obj->fs->drv) & STA_NOINIT)) { /* Test if the phsical drive is kept initialized */
 800d878:	687b      	ldr	r3, [r7, #4]
 800d87a:	681b      	ldr	r3, [r3, #0]
 800d87c:	785b      	ldrb	r3, [r3, #1]
 800d87e:	4618      	mov	r0, r3
 800d880:	f7fe fa98 	bl	800bdb4 <disk_status>
 800d884:	4603      	mov	r3, r0
 800d886:	f003 0301 	and.w	r3, r3, #1
 800d88a:	2b00      	cmp	r3, #0
 800d88c:	d102      	bne.n	800d894 <validate+0x60>
				res = FR_OK;
 800d88e:	2300      	movs	r3, #0
 800d890:	73fb      	strb	r3, [r7, #15]
 800d892:	e008      	b.n	800d8a6 <validate+0x72>
			} else {
				unlock_fs(obj->fs, FR_OK);
 800d894:	687b      	ldr	r3, [r7, #4]
 800d896:	681b      	ldr	r3, [r3, #0]
 800d898:	2100      	movs	r1, #0
 800d89a:	4618      	mov	r0, r3
 800d89c:	f7fe fc41 	bl	800c122 <unlock_fs>
 800d8a0:	e001      	b.n	800d8a6 <validate+0x72>
			}
		} else {
			res = FR_TIMEOUT;
 800d8a2:	230f      	movs	r3, #15
 800d8a4:	73fb      	strb	r3, [r7, #15]
		if (!(disk_status(obj->fs->drv) & STA_NOINIT)) { /* Test if the phsical drive is kept initialized */
			res = FR_OK;
		}
#endif
	}
	*fs = (res == FR_OK) ? obj->fs : 0;	/* Corresponding filesystem object */
 800d8a6:	7bfb      	ldrb	r3, [r7, #15]
 800d8a8:	2b00      	cmp	r3, #0
 800d8aa:	d102      	bne.n	800d8b2 <validate+0x7e>
 800d8ac:	687b      	ldr	r3, [r7, #4]
 800d8ae:	681b      	ldr	r3, [r3, #0]
 800d8b0:	e000      	b.n	800d8b4 <validate+0x80>
 800d8b2:	2300      	movs	r3, #0
 800d8b4:	683a      	ldr	r2, [r7, #0]
 800d8b6:	6013      	str	r3, [r2, #0]
	return res;
 800d8b8:	7bfb      	ldrb	r3, [r7, #15]
}
 800d8ba:	4618      	mov	r0, r3
 800d8bc:	3710      	adds	r7, #16
 800d8be:	46bd      	mov	sp, r7
 800d8c0:	bd80      	pop	{r7, pc}
	...

0800d8c4 <f_mount>:
FRESULT f_mount (
	FATFS* fs,			/* Pointer to the file system object (NULL:unmount)*/
	const TCHAR* path,	/* Logical drive number to be mounted/unmounted */
	BYTE opt			/* Mode option 0:Do not mount (delayed mount), 1:Mount immediately */
)
{
 800d8c4:	b580      	push	{r7, lr}
 800d8c6:	b088      	sub	sp, #32
 800d8c8:	af00      	add	r7, sp, #0
 800d8ca:	60f8      	str	r0, [r7, #12]
 800d8cc:	60b9      	str	r1, [r7, #8]
 800d8ce:	4613      	mov	r3, r2
 800d8d0:	71fb      	strb	r3, [r7, #7]
	FATFS *cfs;
	int vol;
	FRESULT res;
	const TCHAR *rp = path;
 800d8d2:	68bb      	ldr	r3, [r7, #8]
 800d8d4:	613b      	str	r3, [r7, #16]


	/* Get logical drive number */
	vol = get_ldnumber(&rp);
 800d8d6:	f107 0310 	add.w	r3, r7, #16
 800d8da:	4618      	mov	r0, r3
 800d8dc:	f7ff fcbb 	bl	800d256 <get_ldnumber>
 800d8e0:	61f8      	str	r0, [r7, #28]
	if (vol < 0) return FR_INVALID_DRIVE;
 800d8e2:	69fb      	ldr	r3, [r7, #28]
 800d8e4:	2b00      	cmp	r3, #0
 800d8e6:	da01      	bge.n	800d8ec <f_mount+0x28>
 800d8e8:	230b      	movs	r3, #11
 800d8ea:	e048      	b.n	800d97e <f_mount+0xba>
	cfs = FatFs[vol];					/* Pointer to fs object */
 800d8ec:	4a26      	ldr	r2, [pc, #152]	@ (800d988 <f_mount+0xc4>)
 800d8ee:	69fb      	ldr	r3, [r7, #28]
 800d8f0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800d8f4:	61bb      	str	r3, [r7, #24]

	if (cfs) {
 800d8f6:	69bb      	ldr	r3, [r7, #24]
 800d8f8:	2b00      	cmp	r3, #0
 800d8fa:	d00f      	beq.n	800d91c <f_mount+0x58>
#if _FS_LOCK != 0
		clear_lock(cfs);
 800d8fc:	69b8      	ldr	r0, [r7, #24]
 800d8fe:	f7fe fd73 	bl	800c3e8 <clear_lock>
#endif
#if _FS_REENTRANT						/* Discard sync object of the current volume */
		if (!ff_del_syncobj(cfs->sobj)) return FR_INT_ERR;
 800d902:	69bb      	ldr	r3, [r7, #24]
 800d904:	68db      	ldr	r3, [r3, #12]
 800d906:	4618      	mov	r0, r3
 800d908:	f000 fca3 	bl	800e252 <ff_del_syncobj>
 800d90c:	4603      	mov	r3, r0
 800d90e:	2b00      	cmp	r3, #0
 800d910:	d101      	bne.n	800d916 <f_mount+0x52>
 800d912:	2302      	movs	r3, #2
 800d914:	e033      	b.n	800d97e <f_mount+0xba>
#endif
		cfs->fs_type = 0;				/* Clear old fs object */
 800d916:	69bb      	ldr	r3, [r7, #24]
 800d918:	2200      	movs	r2, #0
 800d91a:	701a      	strb	r2, [r3, #0]
	}

	if (fs) {
 800d91c:	68fb      	ldr	r3, [r7, #12]
 800d91e:	2b00      	cmp	r3, #0
 800d920:	d00f      	beq.n	800d942 <f_mount+0x7e>
		fs->fs_type = 0;				/* Clear new fs object */
 800d922:	68fb      	ldr	r3, [r7, #12]
 800d924:	2200      	movs	r2, #0
 800d926:	701a      	strb	r2, [r3, #0]
#if _FS_REENTRANT						/* Create sync object for the new volume */
		if (!ff_cre_syncobj((BYTE)vol, &fs->sobj)) return FR_INT_ERR;
 800d928:	69fb      	ldr	r3, [r7, #28]
 800d92a:	b2da      	uxtb	r2, r3
 800d92c:	68fb      	ldr	r3, [r7, #12]
 800d92e:	330c      	adds	r3, #12
 800d930:	4619      	mov	r1, r3
 800d932:	4610      	mov	r0, r2
 800d934:	f000 fc6d 	bl	800e212 <ff_cre_syncobj>
 800d938:	4603      	mov	r3, r0
 800d93a:	2b00      	cmp	r3, #0
 800d93c:	d101      	bne.n	800d942 <f_mount+0x7e>
 800d93e:	2302      	movs	r3, #2
 800d940:	e01d      	b.n	800d97e <f_mount+0xba>
#endif
	}
	FatFs[vol] = fs;					/* Register new fs object */
 800d942:	68fa      	ldr	r2, [r7, #12]
 800d944:	4910      	ldr	r1, [pc, #64]	@ (800d988 <f_mount+0xc4>)
 800d946:	69fb      	ldr	r3, [r7, #28]
 800d948:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

	if (!fs || opt != 1) return FR_OK;	/* Do not mount now, it will be mounted later */
 800d94c:	68fb      	ldr	r3, [r7, #12]
 800d94e:	2b00      	cmp	r3, #0
 800d950:	d002      	beq.n	800d958 <f_mount+0x94>
 800d952:	79fb      	ldrb	r3, [r7, #7]
 800d954:	2b01      	cmp	r3, #1
 800d956:	d001      	beq.n	800d95c <f_mount+0x98>
 800d958:	2300      	movs	r3, #0
 800d95a:	e010      	b.n	800d97e <f_mount+0xba>

	res = find_volume(&path, &fs, 0);	/* Force mounted the volume */
 800d95c:	f107 010c 	add.w	r1, r7, #12
 800d960:	f107 0308 	add.w	r3, r7, #8
 800d964:	2200      	movs	r2, #0
 800d966:	4618      	mov	r0, r3
 800d968:	f7ff fd10 	bl	800d38c <find_volume>
 800d96c:	4603      	mov	r3, r0
 800d96e:	75fb      	strb	r3, [r7, #23]
	LEAVE_FF(fs, res);
 800d970:	68fb      	ldr	r3, [r7, #12]
 800d972:	7dfa      	ldrb	r2, [r7, #23]
 800d974:	4611      	mov	r1, r2
 800d976:	4618      	mov	r0, r3
 800d978:	f7fe fbd3 	bl	800c122 <unlock_fs>
 800d97c:	7dfb      	ldrb	r3, [r7, #23]
}
 800d97e:	4618      	mov	r0, r3
 800d980:	3720      	adds	r7, #32
 800d982:	46bd      	mov	sp, r7
 800d984:	bd80      	pop	{r7, pc}
 800d986:	bf00      	nop
 800d988:	20000884 	.word	0x20000884

0800d98c <f_open>:
FRESULT f_open (
	FIL* fp,			/* Pointer to the blank file object */
	const TCHAR* path,	/* Pointer to the file name */
	BYTE mode			/* Access mode and file open mode flags */
)
{
 800d98c:	b580      	push	{r7, lr}
 800d98e:	b098      	sub	sp, #96	@ 0x60
 800d990:	af00      	add	r7, sp, #0
 800d992:	60f8      	str	r0, [r7, #12]
 800d994:	60b9      	str	r1, [r7, #8]
 800d996:	4613      	mov	r3, r2
 800d998:	71fb      	strb	r3, [r7, #7]
	FSIZE_t ofs;
#endif
	DEF_NAMBUF


	if (!fp) return FR_INVALID_OBJECT;
 800d99a:	68fb      	ldr	r3, [r7, #12]
 800d99c:	2b00      	cmp	r3, #0
 800d99e:	d101      	bne.n	800d9a4 <f_open+0x18>
 800d9a0:	2309      	movs	r3, #9
 800d9a2:	e1b0      	b.n	800dd06 <f_open+0x37a>

	/* Get logical drive */
	mode &= _FS_READONLY ? FA_READ : FA_READ | FA_WRITE | FA_CREATE_ALWAYS | FA_CREATE_NEW | FA_OPEN_ALWAYS | FA_OPEN_APPEND | FA_SEEKEND;
 800d9a4:	79fb      	ldrb	r3, [r7, #7]
 800d9a6:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800d9aa:	71fb      	strb	r3, [r7, #7]
	res = find_volume(&path, &fs, mode);
 800d9ac:	79fa      	ldrb	r2, [r7, #7]
 800d9ae:	f107 0110 	add.w	r1, r7, #16
 800d9b2:	f107 0308 	add.w	r3, r7, #8
 800d9b6:	4618      	mov	r0, r3
 800d9b8:	f7ff fce8 	bl	800d38c <find_volume>
 800d9bc:	4603      	mov	r3, r0
 800d9be:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
	if (res == FR_OK) {
 800d9c2:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 800d9c6:	2b00      	cmp	r3, #0
 800d9c8:	f040 818d 	bne.w	800dce6 <f_open+0x35a>
		dj.obj.fs = fs;
 800d9cc:	693b      	ldr	r3, [r7, #16]
 800d9ce:	617b      	str	r3, [r7, #20]
		INIT_NAMBUF(fs);
		res = follow_path(&dj, path);	/* Follow the file path */
 800d9d0:	68ba      	ldr	r2, [r7, #8]
 800d9d2:	f107 0314 	add.w	r3, r7, #20
 800d9d6:	4611      	mov	r1, r2
 800d9d8:	4618      	mov	r0, r3
 800d9da:	f7ff fbcb 	bl	800d174 <follow_path>
 800d9de:	4603      	mov	r3, r0
 800d9e0:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
#if !_FS_READONLY	/* R/W configuration */
		if (res == FR_OK) {
 800d9e4:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 800d9e8:	2b00      	cmp	r3, #0
 800d9ea:	d118      	bne.n	800da1e <f_open+0x92>
			if (dj.fn[NSFLAG] & NS_NONAME) {	/* Origin directory itself? */
 800d9ec:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 800d9f0:	b25b      	sxtb	r3, r3
 800d9f2:	2b00      	cmp	r3, #0
 800d9f4:	da03      	bge.n	800d9fe <f_open+0x72>
				res = FR_INVALID_NAME;
 800d9f6:	2306      	movs	r3, #6
 800d9f8:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
 800d9fc:	e00f      	b.n	800da1e <f_open+0x92>
			}
#if _FS_LOCK != 0
			else {
				res = chk_lock(&dj, (mode & ~FA_READ) ? 1 : 0);
 800d9fe:	79fb      	ldrb	r3, [r7, #7]
 800da00:	2b01      	cmp	r3, #1
 800da02:	bf8c      	ite	hi
 800da04:	2301      	movhi	r3, #1
 800da06:	2300      	movls	r3, #0
 800da08:	b2db      	uxtb	r3, r3
 800da0a:	461a      	mov	r2, r3
 800da0c:	f107 0314 	add.w	r3, r7, #20
 800da10:	4611      	mov	r1, r2
 800da12:	4618      	mov	r0, r3
 800da14:	f7fe fba0 	bl	800c158 <chk_lock>
 800da18:	4603      	mov	r3, r0
 800da1a:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
			}
#endif
		}
		/* Create or Open a file */
		if (mode & (FA_CREATE_ALWAYS | FA_OPEN_ALWAYS | FA_CREATE_NEW)) {
 800da1e:	79fb      	ldrb	r3, [r7, #7]
 800da20:	f003 031c 	and.w	r3, r3, #28
 800da24:	2b00      	cmp	r3, #0
 800da26:	d07f      	beq.n	800db28 <f_open+0x19c>
			if (res != FR_OK) {					/* No file, create new */
 800da28:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 800da2c:	2b00      	cmp	r3, #0
 800da2e:	d017      	beq.n	800da60 <f_open+0xd4>
				if (res == FR_NO_FILE) {		/* There is no file to open, create a new entry */
 800da30:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 800da34:	2b04      	cmp	r3, #4
 800da36:	d10e      	bne.n	800da56 <f_open+0xca>
#if _FS_LOCK != 0
					res = enq_lock() ? dir_register(&dj) : FR_TOO_MANY_OPEN_FILES;
 800da38:	f7fe fbea 	bl	800c210 <enq_lock>
 800da3c:	4603      	mov	r3, r0
 800da3e:	2b00      	cmp	r3, #0
 800da40:	d006      	beq.n	800da50 <f_open+0xc4>
 800da42:	f107 0314 	add.w	r3, r7, #20
 800da46:	4618      	mov	r0, r3
 800da48:	f7ff face 	bl	800cfe8 <dir_register>
 800da4c:	4603      	mov	r3, r0
 800da4e:	e000      	b.n	800da52 <f_open+0xc6>
 800da50:	2312      	movs	r3, #18
 800da52:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
#else
					res = dir_register(&dj);
#endif
				}
				mode |= FA_CREATE_ALWAYS;		/* File is created */
 800da56:	79fb      	ldrb	r3, [r7, #7]
 800da58:	f043 0308 	orr.w	r3, r3, #8
 800da5c:	71fb      	strb	r3, [r7, #7]
 800da5e:	e010      	b.n	800da82 <f_open+0xf6>
			}
			else {								/* Any object is already existing */
				if (dj.obj.attr & (AM_RDO | AM_DIR)) {	/* Cannot overwrite it (R/O or DIR) */
 800da60:	7ebb      	ldrb	r3, [r7, #26]
 800da62:	f003 0311 	and.w	r3, r3, #17
 800da66:	2b00      	cmp	r3, #0
 800da68:	d003      	beq.n	800da72 <f_open+0xe6>
					res = FR_DENIED;
 800da6a:	2307      	movs	r3, #7
 800da6c:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
 800da70:	e007      	b.n	800da82 <f_open+0xf6>
				} else {
					if (mode & FA_CREATE_NEW) res = FR_EXIST;	/* Cannot create as new file */
 800da72:	79fb      	ldrb	r3, [r7, #7]
 800da74:	f003 0304 	and.w	r3, r3, #4
 800da78:	2b00      	cmp	r3, #0
 800da7a:	d002      	beq.n	800da82 <f_open+0xf6>
 800da7c:	2308      	movs	r3, #8
 800da7e:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
				}
			}
			if (res == FR_OK && (mode & FA_CREATE_ALWAYS)) {	/* Truncate it if overwrite mode */
 800da82:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 800da86:	2b00      	cmp	r3, #0
 800da88:	d168      	bne.n	800db5c <f_open+0x1d0>
 800da8a:	79fb      	ldrb	r3, [r7, #7]
 800da8c:	f003 0308 	and.w	r3, r3, #8
 800da90:	2b00      	cmp	r3, #0
 800da92:	d063      	beq.n	800db5c <f_open+0x1d0>
				dw = GET_FATTIME();
 800da94:	f7fd ff64 	bl	800b960 <get_fattime>
 800da98:	6538      	str	r0, [r7, #80]	@ 0x50
					}
				} else
#endif
				{
					/* Clean directory info */
					st_dword(dj.dir + DIR_CrtTime, dw);	/* Set created time */
 800da9a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800da9c:	330e      	adds	r3, #14
 800da9e:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 800daa0:	4618      	mov	r0, r3
 800daa2:	f7fe fa7e 	bl	800bfa2 <st_dword>
					st_dword(dj.dir + DIR_ModTime, dw);	/* Set modified time */
 800daa6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800daa8:	3316      	adds	r3, #22
 800daaa:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 800daac:	4618      	mov	r0, r3
 800daae:	f7fe fa78 	bl	800bfa2 <st_dword>
					dj.dir[DIR_Attr] = AM_ARC;			/* Reset attribute */
 800dab2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800dab4:	330b      	adds	r3, #11
 800dab6:	2220      	movs	r2, #32
 800dab8:	701a      	strb	r2, [r3, #0]
					cl = ld_clust(fs, dj.dir);			/* Get cluster chain */
 800daba:	693b      	ldr	r3, [r7, #16]
 800dabc:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800dabe:	4611      	mov	r1, r2
 800dac0:	4618      	mov	r0, r3
 800dac2:	f7ff f9fd 	bl	800cec0 <ld_clust>
 800dac6:	64f8      	str	r0, [r7, #76]	@ 0x4c
					st_clust(fs, dj.dir, 0);			/* Reset file allocation info */
 800dac8:	693b      	ldr	r3, [r7, #16]
 800daca:	6b79      	ldr	r1, [r7, #52]	@ 0x34
 800dacc:	2200      	movs	r2, #0
 800dace:	4618      	mov	r0, r3
 800dad0:	f7ff fa15 	bl	800cefe <st_clust>
					st_dword(dj.dir + DIR_FileSize, 0);
 800dad4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800dad6:	331c      	adds	r3, #28
 800dad8:	2100      	movs	r1, #0
 800dada:	4618      	mov	r0, r3
 800dadc:	f7fe fa61 	bl	800bfa2 <st_dword>
					fs->wflag = 1;
 800dae0:	693b      	ldr	r3, [r7, #16]
 800dae2:	2201      	movs	r2, #1
 800dae4:	70da      	strb	r2, [r3, #3]

					if (cl) {							/* Remove the cluster chain if exist */
 800dae6:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800dae8:	2b00      	cmp	r3, #0
 800daea:	d037      	beq.n	800db5c <f_open+0x1d0>
						dw = fs->winsect;
 800daec:	693b      	ldr	r3, [r7, #16]
 800daee:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800daf0:	653b      	str	r3, [r7, #80]	@ 0x50
						res = remove_chain(&dj.obj, cl, 0);
 800daf2:	f107 0314 	add.w	r3, r7, #20
 800daf6:	2200      	movs	r2, #0
 800daf8:	6cf9      	ldr	r1, [r7, #76]	@ 0x4c
 800dafa:	4618      	mov	r0, r3
 800dafc:	f7fe ff28 	bl	800c950 <remove_chain>
 800db00:	4603      	mov	r3, r0
 800db02:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
						if (res == FR_OK) {
 800db06:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 800db0a:	2b00      	cmp	r3, #0
 800db0c:	d126      	bne.n	800db5c <f_open+0x1d0>
							res = move_window(fs, dw);
 800db0e:	693b      	ldr	r3, [r7, #16]
 800db10:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 800db12:	4618      	mov	r0, r3
 800db14:	f7fe fcd0 	bl	800c4b8 <move_window>
 800db18:	4603      	mov	r3, r0
 800db1a:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
							fs->last_clst = cl - 1;		/* Reuse the cluster hole */
 800db1e:	693b      	ldr	r3, [r7, #16]
 800db20:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 800db22:	3a01      	subs	r2, #1
 800db24:	611a      	str	r2, [r3, #16]
 800db26:	e019      	b.n	800db5c <f_open+0x1d0>
					}
				}
			}
		}
		else {	/* Open an existing file */
			if (res == FR_OK) {					/* Following succeeded */
 800db28:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 800db2c:	2b00      	cmp	r3, #0
 800db2e:	d115      	bne.n	800db5c <f_open+0x1d0>
				if (dj.obj.attr & AM_DIR) {		/* It is a directory */
 800db30:	7ebb      	ldrb	r3, [r7, #26]
 800db32:	f003 0310 	and.w	r3, r3, #16
 800db36:	2b00      	cmp	r3, #0
 800db38:	d003      	beq.n	800db42 <f_open+0x1b6>
					res = FR_NO_FILE;
 800db3a:	2304      	movs	r3, #4
 800db3c:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
 800db40:	e00c      	b.n	800db5c <f_open+0x1d0>
				} else {
					if ((mode & FA_WRITE) && (dj.obj.attr & AM_RDO)) { /* R/O violation */
 800db42:	79fb      	ldrb	r3, [r7, #7]
 800db44:	f003 0302 	and.w	r3, r3, #2
 800db48:	2b00      	cmp	r3, #0
 800db4a:	d007      	beq.n	800db5c <f_open+0x1d0>
 800db4c:	7ebb      	ldrb	r3, [r7, #26]
 800db4e:	f003 0301 	and.w	r3, r3, #1
 800db52:	2b00      	cmp	r3, #0
 800db54:	d002      	beq.n	800db5c <f_open+0x1d0>
						res = FR_DENIED;
 800db56:	2307      	movs	r3, #7
 800db58:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
					}
				}
			}
		}
		if (res == FR_OK) {
 800db5c:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 800db60:	2b00      	cmp	r3, #0
 800db62:	d126      	bne.n	800dbb2 <f_open+0x226>
			if (mode & FA_CREATE_ALWAYS)		/* Set file change flag if created or overwritten */
 800db64:	79fb      	ldrb	r3, [r7, #7]
 800db66:	f003 0308 	and.w	r3, r3, #8
 800db6a:	2b00      	cmp	r3, #0
 800db6c:	d003      	beq.n	800db76 <f_open+0x1ea>
				mode |= FA_MODIFIED;
 800db6e:	79fb      	ldrb	r3, [r7, #7]
 800db70:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800db74:	71fb      	strb	r3, [r7, #7]
			fp->dir_sect = fs->winsect;			/* Pointer to the directory entry */
 800db76:	693b      	ldr	r3, [r7, #16]
 800db78:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800db7a:	68fb      	ldr	r3, [r7, #12]
 800db7c:	625a      	str	r2, [r3, #36]	@ 0x24
			fp->dir_ptr = dj.dir;
 800db7e:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800db80:	68fb      	ldr	r3, [r7, #12]
 800db82:	629a      	str	r2, [r3, #40]	@ 0x28
#if _FS_LOCK != 0
			fp->obj.lockid = inc_lock(&dj, (mode & ~FA_READ) ? 1 : 0);
 800db84:	79fb      	ldrb	r3, [r7, #7]
 800db86:	2b01      	cmp	r3, #1
 800db88:	bf8c      	ite	hi
 800db8a:	2301      	movhi	r3, #1
 800db8c:	2300      	movls	r3, #0
 800db8e:	b2db      	uxtb	r3, r3
 800db90:	461a      	mov	r2, r3
 800db92:	f107 0314 	add.w	r3, r7, #20
 800db96:	4611      	mov	r1, r2
 800db98:	4618      	mov	r0, r3
 800db9a:	f7fe fb5b 	bl	800c254 <inc_lock>
 800db9e:	4602      	mov	r2, r0
 800dba0:	68fb      	ldr	r3, [r7, #12]
 800dba2:	611a      	str	r2, [r3, #16]
			if (!fp->obj.lockid) res = FR_INT_ERR;
 800dba4:	68fb      	ldr	r3, [r7, #12]
 800dba6:	691b      	ldr	r3, [r3, #16]
 800dba8:	2b00      	cmp	r3, #0
 800dbaa:	d102      	bne.n	800dbb2 <f_open+0x226>
 800dbac:	2302      	movs	r3, #2
 800dbae:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
				}
			}
		}
#endif

		if (res == FR_OK) {
 800dbb2:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 800dbb6:	2b00      	cmp	r3, #0
 800dbb8:	f040 8095 	bne.w	800dce6 <f_open+0x35a>
				fp->obj.objsize = ld_qword(fs->dirbuf + XDIR_FileSize);
				fp->obj.stat = fs->dirbuf[XDIR_GenFlags] & 2;
			} else
#endif
			{
				fp->obj.sclust = ld_clust(fs, dj.dir);					/* Get object allocation info */
 800dbbc:	693b      	ldr	r3, [r7, #16]
 800dbbe:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800dbc0:	4611      	mov	r1, r2
 800dbc2:	4618      	mov	r0, r3
 800dbc4:	f7ff f97c 	bl	800cec0 <ld_clust>
 800dbc8:	4602      	mov	r2, r0
 800dbca:	68fb      	ldr	r3, [r7, #12]
 800dbcc:	609a      	str	r2, [r3, #8]
				fp->obj.objsize = ld_dword(dj.dir + DIR_FileSize);
 800dbce:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800dbd0:	331c      	adds	r3, #28
 800dbd2:	4618      	mov	r0, r3
 800dbd4:	f7fe f9a7 	bl	800bf26 <ld_dword>
 800dbd8:	4602      	mov	r2, r0
 800dbda:	68fb      	ldr	r3, [r7, #12]
 800dbdc:	60da      	str	r2, [r3, #12]
			}
#if _USE_FASTSEEK
			fp->cltbl = 0;			/* Disable fast seek mode */
 800dbde:	68fb      	ldr	r3, [r7, #12]
 800dbe0:	2200      	movs	r2, #0
 800dbe2:	62da      	str	r2, [r3, #44]	@ 0x2c
#endif
			fp->obj.fs = fs;	 	/* Validate the file object */
 800dbe4:	693a      	ldr	r2, [r7, #16]
 800dbe6:	68fb      	ldr	r3, [r7, #12]
 800dbe8:	601a      	str	r2, [r3, #0]
			fp->obj.id = fs->id;
 800dbea:	693b      	ldr	r3, [r7, #16]
 800dbec:	88da      	ldrh	r2, [r3, #6]
 800dbee:	68fb      	ldr	r3, [r7, #12]
 800dbf0:	809a      	strh	r2, [r3, #4]
			fp->flag = mode;		/* Set file access mode */
 800dbf2:	68fb      	ldr	r3, [r7, #12]
 800dbf4:	79fa      	ldrb	r2, [r7, #7]
 800dbf6:	751a      	strb	r2, [r3, #20]
			fp->err = 0;			/* Clear error flag */
 800dbf8:	68fb      	ldr	r3, [r7, #12]
 800dbfa:	2200      	movs	r2, #0
 800dbfc:	755a      	strb	r2, [r3, #21]
			fp->sect = 0;			/* Invalidate current data sector */
 800dbfe:	68fb      	ldr	r3, [r7, #12]
 800dc00:	2200      	movs	r2, #0
 800dc02:	621a      	str	r2, [r3, #32]
			fp->fptr = 0;			/* Set file pointer top of the file */
 800dc04:	68fb      	ldr	r3, [r7, #12]
 800dc06:	2200      	movs	r2, #0
 800dc08:	619a      	str	r2, [r3, #24]
#if !_FS_READONLY
#if !_FS_TINY
			mem_set(fp->buf, 0, _MAX_SS);	/* Clear sector buffer */
 800dc0a:	68fb      	ldr	r3, [r7, #12]
 800dc0c:	3330      	adds	r3, #48	@ 0x30
 800dc0e:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800dc12:	2100      	movs	r1, #0
 800dc14:	4618      	mov	r0, r3
 800dc16:	f7fe fa11 	bl	800c03c <mem_set>
#endif
			if ((mode & FA_SEEKEND) && fp->obj.objsize > 0) {	/* Seek to end of file if FA_OPEN_APPEND is specified */
 800dc1a:	79fb      	ldrb	r3, [r7, #7]
 800dc1c:	f003 0320 	and.w	r3, r3, #32
 800dc20:	2b00      	cmp	r3, #0
 800dc22:	d060      	beq.n	800dce6 <f_open+0x35a>
 800dc24:	68fb      	ldr	r3, [r7, #12]
 800dc26:	68db      	ldr	r3, [r3, #12]
 800dc28:	2b00      	cmp	r3, #0
 800dc2a:	d05c      	beq.n	800dce6 <f_open+0x35a>
				fp->fptr = fp->obj.objsize;			/* Offset to seek */
 800dc2c:	68fb      	ldr	r3, [r7, #12]
 800dc2e:	68da      	ldr	r2, [r3, #12]
 800dc30:	68fb      	ldr	r3, [r7, #12]
 800dc32:	619a      	str	r2, [r3, #24]
				bcs = (DWORD)fs->csize * SS(fs);	/* Cluster size in byte */
 800dc34:	693b      	ldr	r3, [r7, #16]
 800dc36:	895b      	ldrh	r3, [r3, #10]
 800dc38:	025b      	lsls	r3, r3, #9
 800dc3a:	64bb      	str	r3, [r7, #72]	@ 0x48
				clst = fp->obj.sclust;				/* Follow the cluster chain */
 800dc3c:	68fb      	ldr	r3, [r7, #12]
 800dc3e:	689b      	ldr	r3, [r3, #8]
 800dc40:	65bb      	str	r3, [r7, #88]	@ 0x58
				for (ofs = fp->obj.objsize; res == FR_OK && ofs > bcs; ofs -= bcs) {
 800dc42:	68fb      	ldr	r3, [r7, #12]
 800dc44:	68db      	ldr	r3, [r3, #12]
 800dc46:	657b      	str	r3, [r7, #84]	@ 0x54
 800dc48:	e016      	b.n	800dc78 <f_open+0x2ec>
					clst = get_fat(&fp->obj, clst);
 800dc4a:	68fb      	ldr	r3, [r7, #12]
 800dc4c:	6db9      	ldr	r1, [r7, #88]	@ 0x58
 800dc4e:	4618      	mov	r0, r3
 800dc50:	f7fe fced 	bl	800c62e <get_fat>
 800dc54:	65b8      	str	r0, [r7, #88]	@ 0x58
					if (clst <= 1) res = FR_INT_ERR;
 800dc56:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800dc58:	2b01      	cmp	r3, #1
 800dc5a:	d802      	bhi.n	800dc62 <f_open+0x2d6>
 800dc5c:	2302      	movs	r3, #2
 800dc5e:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
					if (clst == 0xFFFFFFFF) res = FR_DISK_ERR;
 800dc62:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800dc64:	f1b3 3fff 	cmp.w	r3, #4294967295
 800dc68:	d102      	bne.n	800dc70 <f_open+0x2e4>
 800dc6a:	2301      	movs	r3, #1
 800dc6c:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
				for (ofs = fp->obj.objsize; res == FR_OK && ofs > bcs; ofs -= bcs) {
 800dc70:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 800dc72:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800dc74:	1ad3      	subs	r3, r2, r3
 800dc76:	657b      	str	r3, [r7, #84]	@ 0x54
 800dc78:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 800dc7c:	2b00      	cmp	r3, #0
 800dc7e:	d103      	bne.n	800dc88 <f_open+0x2fc>
 800dc80:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 800dc82:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800dc84:	429a      	cmp	r2, r3
 800dc86:	d8e0      	bhi.n	800dc4a <f_open+0x2be>
				}
				fp->clust = clst;
 800dc88:	68fb      	ldr	r3, [r7, #12]
 800dc8a:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800dc8c:	61da      	str	r2, [r3, #28]
				if (res == FR_OK && ofs % SS(fs)) {	/* Fill sector buffer if not on the sector boundary */
 800dc8e:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 800dc92:	2b00      	cmp	r3, #0
 800dc94:	d127      	bne.n	800dce6 <f_open+0x35a>
 800dc96:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800dc98:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800dc9c:	2b00      	cmp	r3, #0
 800dc9e:	d022      	beq.n	800dce6 <f_open+0x35a>
					if ((sc = clust2sect(fs, clst)) == 0) {
 800dca0:	693b      	ldr	r3, [r7, #16]
 800dca2:	6db9      	ldr	r1, [r7, #88]	@ 0x58
 800dca4:	4618      	mov	r0, r3
 800dca6:	f7fe fca3 	bl	800c5f0 <clust2sect>
 800dcaa:	6478      	str	r0, [r7, #68]	@ 0x44
 800dcac:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800dcae:	2b00      	cmp	r3, #0
 800dcb0:	d103      	bne.n	800dcba <f_open+0x32e>
						res = FR_INT_ERR;
 800dcb2:	2302      	movs	r3, #2
 800dcb4:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
 800dcb8:	e015      	b.n	800dce6 <f_open+0x35a>
					} else {
						fp->sect = sc + (DWORD)(ofs / SS(fs));
 800dcba:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800dcbc:	0a5a      	lsrs	r2, r3, #9
 800dcbe:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800dcc0:	441a      	add	r2, r3
 800dcc2:	68fb      	ldr	r3, [r7, #12]
 800dcc4:	621a      	str	r2, [r3, #32]
#if !_FS_TINY
						if (disk_read(fs->drv, fp->buf, fp->sect, 1) != RES_OK) res = FR_DISK_ERR;
 800dcc6:	693b      	ldr	r3, [r7, #16]
 800dcc8:	7858      	ldrb	r0, [r3, #1]
 800dcca:	68fb      	ldr	r3, [r7, #12]
 800dccc:	f103 0130 	add.w	r1, r3, #48	@ 0x30
 800dcd0:	68fb      	ldr	r3, [r7, #12]
 800dcd2:	6a1a      	ldr	r2, [r3, #32]
 800dcd4:	2301      	movs	r3, #1
 800dcd6:	f7fe f8af 	bl	800be38 <disk_read>
 800dcda:	4603      	mov	r3, r0
 800dcdc:	2b00      	cmp	r3, #0
 800dcde:	d002      	beq.n	800dce6 <f_open+0x35a>
 800dce0:	2301      	movs	r3, #1
 800dce2:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
		}

		FREE_NAMBUF();
	}

	if (res != FR_OK) fp->obj.fs = 0;	/* Invalidate file object on error */
 800dce6:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 800dcea:	2b00      	cmp	r3, #0
 800dcec:	d002      	beq.n	800dcf4 <f_open+0x368>
 800dcee:	68fb      	ldr	r3, [r7, #12]
 800dcf0:	2200      	movs	r2, #0
 800dcf2:	601a      	str	r2, [r3, #0]

	LEAVE_FF(fs, res);
 800dcf4:	693b      	ldr	r3, [r7, #16]
 800dcf6:	f897 205f 	ldrb.w	r2, [r7, #95]	@ 0x5f
 800dcfa:	4611      	mov	r1, r2
 800dcfc:	4618      	mov	r0, r3
 800dcfe:	f7fe fa10 	bl	800c122 <unlock_fs>
 800dd02:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
}
 800dd06:	4618      	mov	r0, r3
 800dd08:	3760      	adds	r7, #96	@ 0x60
 800dd0a:	46bd      	mov	sp, r7
 800dd0c:	bd80      	pop	{r7, pc}

0800dd0e <f_read>:
	FIL* fp, 	/* Pointer to the file object */
	void* buff,	/* Pointer to data buffer */
	UINT btr,	/* Number of bytes to read */
	UINT* br	/* Pointer to number of bytes read */
)
{
 800dd0e:	b580      	push	{r7, lr}
 800dd10:	b08e      	sub	sp, #56	@ 0x38
 800dd12:	af00      	add	r7, sp, #0
 800dd14:	60f8      	str	r0, [r7, #12]
 800dd16:	60b9      	str	r1, [r7, #8]
 800dd18:	607a      	str	r2, [r7, #4]
 800dd1a:	603b      	str	r3, [r7, #0]
	FRESULT res;
	FATFS *fs;
	DWORD clst, sect;
	FSIZE_t remain;
	UINT rcnt, cc, csect;
	BYTE *rbuff = (BYTE*)buff;
 800dd1c:	68bb      	ldr	r3, [r7, #8]
 800dd1e:	627b      	str	r3, [r7, #36]	@ 0x24


	*br = 0;	/* Clear read byte counter */
 800dd20:	683b      	ldr	r3, [r7, #0]
 800dd22:	2200      	movs	r2, #0
 800dd24:	601a      	str	r2, [r3, #0]
	res = validate(&fp->obj, &fs);				/* Check validity of the file object */
 800dd26:	68fb      	ldr	r3, [r7, #12]
 800dd28:	f107 0214 	add.w	r2, r7, #20
 800dd2c:	4611      	mov	r1, r2
 800dd2e:	4618      	mov	r0, r3
 800dd30:	f7ff fd80 	bl	800d834 <validate>
 800dd34:	4603      	mov	r3, r0
 800dd36:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
	if (res != FR_OK || (res = (FRESULT)fp->err) != FR_OK) LEAVE_FF(fs, res);	/* Check validity */
 800dd3a:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 800dd3e:	2b00      	cmp	r3, #0
 800dd40:	d107      	bne.n	800dd52 <f_read+0x44>
 800dd42:	68fb      	ldr	r3, [r7, #12]
 800dd44:	7d5b      	ldrb	r3, [r3, #21]
 800dd46:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
 800dd4a:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 800dd4e:	2b00      	cmp	r3, #0
 800dd50:	d009      	beq.n	800dd66 <f_read+0x58>
 800dd52:	697b      	ldr	r3, [r7, #20]
 800dd54:	f897 2037 	ldrb.w	r2, [r7, #55]	@ 0x37
 800dd58:	4611      	mov	r1, r2
 800dd5a:	4618      	mov	r0, r3
 800dd5c:	f7fe f9e1 	bl	800c122 <unlock_fs>
 800dd60:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 800dd64:	e13d      	b.n	800dfe2 <f_read+0x2d4>
	if (!(fp->flag & FA_READ)) LEAVE_FF(fs, FR_DENIED); /* Check access mode */
 800dd66:	68fb      	ldr	r3, [r7, #12]
 800dd68:	7d1b      	ldrb	r3, [r3, #20]
 800dd6a:	f003 0301 	and.w	r3, r3, #1
 800dd6e:	2b00      	cmp	r3, #0
 800dd70:	d106      	bne.n	800dd80 <f_read+0x72>
 800dd72:	697b      	ldr	r3, [r7, #20]
 800dd74:	2107      	movs	r1, #7
 800dd76:	4618      	mov	r0, r3
 800dd78:	f7fe f9d3 	bl	800c122 <unlock_fs>
 800dd7c:	2307      	movs	r3, #7
 800dd7e:	e130      	b.n	800dfe2 <f_read+0x2d4>
	remain = fp->obj.objsize - fp->fptr;
 800dd80:	68fb      	ldr	r3, [r7, #12]
 800dd82:	68da      	ldr	r2, [r3, #12]
 800dd84:	68fb      	ldr	r3, [r7, #12]
 800dd86:	699b      	ldr	r3, [r3, #24]
 800dd88:	1ad3      	subs	r3, r2, r3
 800dd8a:	623b      	str	r3, [r7, #32]
	if (btr > remain) btr = (UINT)remain;		/* Truncate btr by remaining bytes */
 800dd8c:	687a      	ldr	r2, [r7, #4]
 800dd8e:	6a3b      	ldr	r3, [r7, #32]
 800dd90:	429a      	cmp	r2, r3
 800dd92:	f240 811c 	bls.w	800dfce <f_read+0x2c0>
 800dd96:	6a3b      	ldr	r3, [r7, #32]
 800dd98:	607b      	str	r3, [r7, #4]

	for ( ;  btr;								/* Repeat until all data read */
 800dd9a:	e118      	b.n	800dfce <f_read+0x2c0>
		rbuff += rcnt, fp->fptr += rcnt, *br += rcnt, btr -= rcnt) {
		if (fp->fptr % SS(fs) == 0) {			/* On the sector boundary? */
 800dd9c:	68fb      	ldr	r3, [r7, #12]
 800dd9e:	699b      	ldr	r3, [r3, #24]
 800dda0:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800dda4:	2b00      	cmp	r3, #0
 800dda6:	f040 80e4 	bne.w	800df72 <f_read+0x264>
			csect = (UINT)(fp->fptr / SS(fs) & (fs->csize - 1));	/* Sector offset in the cluster */
 800ddaa:	68fb      	ldr	r3, [r7, #12]
 800ddac:	699b      	ldr	r3, [r3, #24]
 800ddae:	0a5b      	lsrs	r3, r3, #9
 800ddb0:	697a      	ldr	r2, [r7, #20]
 800ddb2:	8952      	ldrh	r2, [r2, #10]
 800ddb4:	3a01      	subs	r2, #1
 800ddb6:	4013      	ands	r3, r2
 800ddb8:	61fb      	str	r3, [r7, #28]
			if (csect == 0) {					/* On the cluster boundary? */
 800ddba:	69fb      	ldr	r3, [r7, #28]
 800ddbc:	2b00      	cmp	r3, #0
 800ddbe:	d139      	bne.n	800de34 <f_read+0x126>
				if (fp->fptr == 0) {			/* On the top of the file? */
 800ddc0:	68fb      	ldr	r3, [r7, #12]
 800ddc2:	699b      	ldr	r3, [r3, #24]
 800ddc4:	2b00      	cmp	r3, #0
 800ddc6:	d103      	bne.n	800ddd0 <f_read+0xc2>
					clst = fp->obj.sclust;		/* Follow cluster chain from the origin */
 800ddc8:	68fb      	ldr	r3, [r7, #12]
 800ddca:	689b      	ldr	r3, [r3, #8]
 800ddcc:	633b      	str	r3, [r7, #48]	@ 0x30
 800ddce:	e013      	b.n	800ddf8 <f_read+0xea>
				} else {						/* Middle or end of the file */
#if _USE_FASTSEEK
					if (fp->cltbl) {
 800ddd0:	68fb      	ldr	r3, [r7, #12]
 800ddd2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800ddd4:	2b00      	cmp	r3, #0
 800ddd6:	d007      	beq.n	800dde8 <f_read+0xda>
						clst = clmt_clust(fp, fp->fptr);	/* Get cluster# from the CLMT */
 800ddd8:	68fb      	ldr	r3, [r7, #12]
 800ddda:	699b      	ldr	r3, [r3, #24]
 800dddc:	4619      	mov	r1, r3
 800ddde:	68f8      	ldr	r0, [r7, #12]
 800dde0:	f7fe feb3 	bl	800cb4a <clmt_clust>
 800dde4:	6338      	str	r0, [r7, #48]	@ 0x30
 800dde6:	e007      	b.n	800ddf8 <f_read+0xea>
					} else
#endif
					{
						clst = get_fat(&fp->obj, fp->clust);	/* Follow cluster chain on the FAT */
 800dde8:	68fa      	ldr	r2, [r7, #12]
 800ddea:	68fb      	ldr	r3, [r7, #12]
 800ddec:	69db      	ldr	r3, [r3, #28]
 800ddee:	4619      	mov	r1, r3
 800ddf0:	4610      	mov	r0, r2
 800ddf2:	f7fe fc1c 	bl	800c62e <get_fat>
 800ddf6:	6338      	str	r0, [r7, #48]	@ 0x30
					}
				}
				if (clst < 2) ABORT(fs, FR_INT_ERR);
 800ddf8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ddfa:	2b01      	cmp	r3, #1
 800ddfc:	d809      	bhi.n	800de12 <f_read+0x104>
 800ddfe:	68fb      	ldr	r3, [r7, #12]
 800de00:	2202      	movs	r2, #2
 800de02:	755a      	strb	r2, [r3, #21]
 800de04:	697b      	ldr	r3, [r7, #20]
 800de06:	2102      	movs	r1, #2
 800de08:	4618      	mov	r0, r3
 800de0a:	f7fe f98a 	bl	800c122 <unlock_fs>
 800de0e:	2302      	movs	r3, #2
 800de10:	e0e7      	b.n	800dfe2 <f_read+0x2d4>
				if (clst == 0xFFFFFFFF) ABORT(fs, FR_DISK_ERR);
 800de12:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800de14:	f1b3 3fff 	cmp.w	r3, #4294967295
 800de18:	d109      	bne.n	800de2e <f_read+0x120>
 800de1a:	68fb      	ldr	r3, [r7, #12]
 800de1c:	2201      	movs	r2, #1
 800de1e:	755a      	strb	r2, [r3, #21]
 800de20:	697b      	ldr	r3, [r7, #20]
 800de22:	2101      	movs	r1, #1
 800de24:	4618      	mov	r0, r3
 800de26:	f7fe f97c 	bl	800c122 <unlock_fs>
 800de2a:	2301      	movs	r3, #1
 800de2c:	e0d9      	b.n	800dfe2 <f_read+0x2d4>
				fp->clust = clst;				/* Update current cluster */
 800de2e:	68fb      	ldr	r3, [r7, #12]
 800de30:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800de32:	61da      	str	r2, [r3, #28]
			}
			sect = clust2sect(fs, fp->clust);	/* Get current sector */
 800de34:	697a      	ldr	r2, [r7, #20]
 800de36:	68fb      	ldr	r3, [r7, #12]
 800de38:	69db      	ldr	r3, [r3, #28]
 800de3a:	4619      	mov	r1, r3
 800de3c:	4610      	mov	r0, r2
 800de3e:	f7fe fbd7 	bl	800c5f0 <clust2sect>
 800de42:	61b8      	str	r0, [r7, #24]
			if (!sect) ABORT(fs, FR_INT_ERR);
 800de44:	69bb      	ldr	r3, [r7, #24]
 800de46:	2b00      	cmp	r3, #0
 800de48:	d109      	bne.n	800de5e <f_read+0x150>
 800de4a:	68fb      	ldr	r3, [r7, #12]
 800de4c:	2202      	movs	r2, #2
 800de4e:	755a      	strb	r2, [r3, #21]
 800de50:	697b      	ldr	r3, [r7, #20]
 800de52:	2102      	movs	r1, #2
 800de54:	4618      	mov	r0, r3
 800de56:	f7fe f964 	bl	800c122 <unlock_fs>
 800de5a:	2302      	movs	r3, #2
 800de5c:	e0c1      	b.n	800dfe2 <f_read+0x2d4>
			sect += csect;
 800de5e:	69ba      	ldr	r2, [r7, #24]
 800de60:	69fb      	ldr	r3, [r7, #28]
 800de62:	4413      	add	r3, r2
 800de64:	61bb      	str	r3, [r7, #24]
			cc = btr / SS(fs);					/* When remaining bytes >= sector size, */
 800de66:	687b      	ldr	r3, [r7, #4]
 800de68:	0a5b      	lsrs	r3, r3, #9
 800de6a:	62bb      	str	r3, [r7, #40]	@ 0x28
			if (cc) {							/* Read maximum contiguous sectors directly */
 800de6c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800de6e:	2b00      	cmp	r3, #0
 800de70:	d03e      	beq.n	800def0 <f_read+0x1e2>
				if (csect + cc > fs->csize) {	/* Clip at cluster boundary */
 800de72:	69fa      	ldr	r2, [r7, #28]
 800de74:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800de76:	4413      	add	r3, r2
 800de78:	697a      	ldr	r2, [r7, #20]
 800de7a:	8952      	ldrh	r2, [r2, #10]
 800de7c:	4293      	cmp	r3, r2
 800de7e:	d905      	bls.n	800de8c <f_read+0x17e>
					cc = fs->csize - csect;
 800de80:	697b      	ldr	r3, [r7, #20]
 800de82:	895b      	ldrh	r3, [r3, #10]
 800de84:	461a      	mov	r2, r3
 800de86:	69fb      	ldr	r3, [r7, #28]
 800de88:	1ad3      	subs	r3, r2, r3
 800de8a:	62bb      	str	r3, [r7, #40]	@ 0x28
				}
				if (disk_read(fs->drv, rbuff, sect, cc) != RES_OK) ABORT(fs, FR_DISK_ERR);
 800de8c:	697b      	ldr	r3, [r7, #20]
 800de8e:	7858      	ldrb	r0, [r3, #1]
 800de90:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800de92:	69ba      	ldr	r2, [r7, #24]
 800de94:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 800de96:	f7fd ffcf 	bl	800be38 <disk_read>
 800de9a:	4603      	mov	r3, r0
 800de9c:	2b00      	cmp	r3, #0
 800de9e:	d009      	beq.n	800deb4 <f_read+0x1a6>
 800dea0:	68fb      	ldr	r3, [r7, #12]
 800dea2:	2201      	movs	r2, #1
 800dea4:	755a      	strb	r2, [r3, #21]
 800dea6:	697b      	ldr	r3, [r7, #20]
 800dea8:	2101      	movs	r1, #1
 800deaa:	4618      	mov	r0, r3
 800deac:	f7fe f939 	bl	800c122 <unlock_fs>
 800deb0:	2301      	movs	r3, #1
 800deb2:	e096      	b.n	800dfe2 <f_read+0x2d4>
#if _FS_TINY
				if (fs->wflag && fs->winsect - sect < cc) {
					mem_cpy(rbuff + ((fs->winsect - sect) * SS(fs)), fs->win, SS(fs));
				}
#else
				if ((fp->flag & FA_DIRTY) && fp->sect - sect < cc) {
 800deb4:	68fb      	ldr	r3, [r7, #12]
 800deb6:	7d1b      	ldrb	r3, [r3, #20]
 800deb8:	b25b      	sxtb	r3, r3
 800deba:	2b00      	cmp	r3, #0
 800debc:	da14      	bge.n	800dee8 <f_read+0x1da>
 800debe:	68fb      	ldr	r3, [r7, #12]
 800dec0:	6a1a      	ldr	r2, [r3, #32]
 800dec2:	69bb      	ldr	r3, [r7, #24]
 800dec4:	1ad3      	subs	r3, r2, r3
 800dec6:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800dec8:	429a      	cmp	r2, r3
 800deca:	d90d      	bls.n	800dee8 <f_read+0x1da>
					mem_cpy(rbuff + ((fp->sect - sect) * SS(fs)), fp->buf, SS(fs));
 800decc:	68fb      	ldr	r3, [r7, #12]
 800dece:	6a1a      	ldr	r2, [r3, #32]
 800ded0:	69bb      	ldr	r3, [r7, #24]
 800ded2:	1ad3      	subs	r3, r2, r3
 800ded4:	025b      	lsls	r3, r3, #9
 800ded6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800ded8:	18d0      	adds	r0, r2, r3
 800deda:	68fb      	ldr	r3, [r7, #12]
 800dedc:	3330      	adds	r3, #48	@ 0x30
 800dede:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800dee2:	4619      	mov	r1, r3
 800dee4:	f7fe f889 	bl	800bffa <mem_cpy>
				}
#endif
#endif
				rcnt = SS(fs) * cc;				/* Number of bytes transferred */
 800dee8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800deea:	025b      	lsls	r3, r3, #9
 800deec:	62fb      	str	r3, [r7, #44]	@ 0x2c
				continue;
 800deee:	e05a      	b.n	800dfa6 <f_read+0x298>
			}
#if !_FS_TINY
			if (fp->sect != sect) {			/* Load data sector if not in cache */
 800def0:	68fb      	ldr	r3, [r7, #12]
 800def2:	6a1b      	ldr	r3, [r3, #32]
 800def4:	69ba      	ldr	r2, [r7, #24]
 800def6:	429a      	cmp	r2, r3
 800def8:	d038      	beq.n	800df6c <f_read+0x25e>
#if !_FS_READONLY
				if (fp->flag & FA_DIRTY) {		/* Write-back dirty sector cache */
 800defa:	68fb      	ldr	r3, [r7, #12]
 800defc:	7d1b      	ldrb	r3, [r3, #20]
 800defe:	b25b      	sxtb	r3, r3
 800df00:	2b00      	cmp	r3, #0
 800df02:	da1d      	bge.n	800df40 <f_read+0x232>
					if (disk_write(fs->drv, fp->buf, fp->sect, 1) != RES_OK) ABORT(fs, FR_DISK_ERR);
 800df04:	697b      	ldr	r3, [r7, #20]
 800df06:	7858      	ldrb	r0, [r3, #1]
 800df08:	68fb      	ldr	r3, [r7, #12]
 800df0a:	f103 0130 	add.w	r1, r3, #48	@ 0x30
 800df0e:	68fb      	ldr	r3, [r7, #12]
 800df10:	6a1a      	ldr	r2, [r3, #32]
 800df12:	2301      	movs	r3, #1
 800df14:	f7fd ffb0 	bl	800be78 <disk_write>
 800df18:	4603      	mov	r3, r0
 800df1a:	2b00      	cmp	r3, #0
 800df1c:	d009      	beq.n	800df32 <f_read+0x224>
 800df1e:	68fb      	ldr	r3, [r7, #12]
 800df20:	2201      	movs	r2, #1
 800df22:	755a      	strb	r2, [r3, #21]
 800df24:	697b      	ldr	r3, [r7, #20]
 800df26:	2101      	movs	r1, #1
 800df28:	4618      	mov	r0, r3
 800df2a:	f7fe f8fa 	bl	800c122 <unlock_fs>
 800df2e:	2301      	movs	r3, #1
 800df30:	e057      	b.n	800dfe2 <f_read+0x2d4>
					fp->flag &= (BYTE)~FA_DIRTY;
 800df32:	68fb      	ldr	r3, [r7, #12]
 800df34:	7d1b      	ldrb	r3, [r3, #20]
 800df36:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800df3a:	b2da      	uxtb	r2, r3
 800df3c:	68fb      	ldr	r3, [r7, #12]
 800df3e:	751a      	strb	r2, [r3, #20]
				}
#endif
				if (disk_read(fs->drv, fp->buf, sect, 1) != RES_OK)	ABORT(fs, FR_DISK_ERR);	/* Fill sector cache */
 800df40:	697b      	ldr	r3, [r7, #20]
 800df42:	7858      	ldrb	r0, [r3, #1]
 800df44:	68fb      	ldr	r3, [r7, #12]
 800df46:	f103 0130 	add.w	r1, r3, #48	@ 0x30
 800df4a:	2301      	movs	r3, #1
 800df4c:	69ba      	ldr	r2, [r7, #24]
 800df4e:	f7fd ff73 	bl	800be38 <disk_read>
 800df52:	4603      	mov	r3, r0
 800df54:	2b00      	cmp	r3, #0
 800df56:	d009      	beq.n	800df6c <f_read+0x25e>
 800df58:	68fb      	ldr	r3, [r7, #12]
 800df5a:	2201      	movs	r2, #1
 800df5c:	755a      	strb	r2, [r3, #21]
 800df5e:	697b      	ldr	r3, [r7, #20]
 800df60:	2101      	movs	r1, #1
 800df62:	4618      	mov	r0, r3
 800df64:	f7fe f8dd 	bl	800c122 <unlock_fs>
 800df68:	2301      	movs	r3, #1
 800df6a:	e03a      	b.n	800dfe2 <f_read+0x2d4>
			}
#endif
			fp->sect = sect;
 800df6c:	68fb      	ldr	r3, [r7, #12]
 800df6e:	69ba      	ldr	r2, [r7, #24]
 800df70:	621a      	str	r2, [r3, #32]
		}
		rcnt = SS(fs) - (UINT)fp->fptr % SS(fs);	/* Number of bytes left in the sector */
 800df72:	68fb      	ldr	r3, [r7, #12]
 800df74:	699b      	ldr	r3, [r3, #24]
 800df76:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800df7a:	f5c3 7300 	rsb	r3, r3, #512	@ 0x200
 800df7e:	62fb      	str	r3, [r7, #44]	@ 0x2c
		if (rcnt > btr) rcnt = btr;					/* Clip it by btr if needed */
 800df80:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800df82:	687b      	ldr	r3, [r7, #4]
 800df84:	429a      	cmp	r2, r3
 800df86:	d901      	bls.n	800df8c <f_read+0x27e>
 800df88:	687b      	ldr	r3, [r7, #4]
 800df8a:	62fb      	str	r3, [r7, #44]	@ 0x2c
#if _FS_TINY
		if (move_window(fs, fp->sect) != FR_OK) ABORT(fs, FR_DISK_ERR);	/* Move sector window */
		mem_cpy(rbuff, fs->win + fp->fptr % SS(fs), rcnt);	/* Extract partial sector */
#else
		mem_cpy(rbuff, fp->buf + fp->fptr % SS(fs), rcnt);	/* Extract partial sector */
 800df8c:	68fb      	ldr	r3, [r7, #12]
 800df8e:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 800df92:	68fb      	ldr	r3, [r7, #12]
 800df94:	699b      	ldr	r3, [r3, #24]
 800df96:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800df9a:	4413      	add	r3, r2
 800df9c:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800df9e:	4619      	mov	r1, r3
 800dfa0:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 800dfa2:	f7fe f82a 	bl	800bffa <mem_cpy>
		rbuff += rcnt, fp->fptr += rcnt, *br += rcnt, btr -= rcnt) {
 800dfa6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800dfa8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800dfaa:	4413      	add	r3, r2
 800dfac:	627b      	str	r3, [r7, #36]	@ 0x24
 800dfae:	68fb      	ldr	r3, [r7, #12]
 800dfb0:	699a      	ldr	r2, [r3, #24]
 800dfb2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800dfb4:	441a      	add	r2, r3
 800dfb6:	68fb      	ldr	r3, [r7, #12]
 800dfb8:	619a      	str	r2, [r3, #24]
 800dfba:	683b      	ldr	r3, [r7, #0]
 800dfbc:	681a      	ldr	r2, [r3, #0]
 800dfbe:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800dfc0:	441a      	add	r2, r3
 800dfc2:	683b      	ldr	r3, [r7, #0]
 800dfc4:	601a      	str	r2, [r3, #0]
 800dfc6:	687a      	ldr	r2, [r7, #4]
 800dfc8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800dfca:	1ad3      	subs	r3, r2, r3
 800dfcc:	607b      	str	r3, [r7, #4]
	for ( ;  btr;								/* Repeat until all data read */
 800dfce:	687b      	ldr	r3, [r7, #4]
 800dfd0:	2b00      	cmp	r3, #0
 800dfd2:	f47f aee3 	bne.w	800dd9c <f_read+0x8e>
#endif
	}

	LEAVE_FF(fs, FR_OK);
 800dfd6:	697b      	ldr	r3, [r7, #20]
 800dfd8:	2100      	movs	r1, #0
 800dfda:	4618      	mov	r0, r3
 800dfdc:	f7fe f8a1 	bl	800c122 <unlock_fs>
 800dfe0:	2300      	movs	r3, #0
}
 800dfe2:	4618      	mov	r0, r3
 800dfe4:	3738      	adds	r7, #56	@ 0x38
 800dfe6:	46bd      	mov	sp, r7
 800dfe8:	bd80      	pop	{r7, pc}

0800dfea <f_sync>:
/*-----------------------------------------------------------------------*/

FRESULT f_sync (
	FIL* fp		/* Pointer to the file object */
)
{
 800dfea:	b580      	push	{r7, lr}
 800dfec:	b086      	sub	sp, #24
 800dfee:	af00      	add	r7, sp, #0
 800dff0:	6078      	str	r0, [r7, #4]
#if _FS_EXFAT
	DIR dj;
	DEF_NAMBUF
#endif

	res = validate(&fp->obj, &fs);	/* Check validity of the file object */
 800dff2:	687b      	ldr	r3, [r7, #4]
 800dff4:	f107 0208 	add.w	r2, r7, #8
 800dff8:	4611      	mov	r1, r2
 800dffa:	4618      	mov	r0, r3
 800dffc:	f7ff fc1a 	bl	800d834 <validate>
 800e000:	4603      	mov	r3, r0
 800e002:	75fb      	strb	r3, [r7, #23]
	if (res == FR_OK) {
 800e004:	7dfb      	ldrb	r3, [r7, #23]
 800e006:	2b00      	cmp	r3, #0
 800e008:	d16d      	bne.n	800e0e6 <f_sync+0xfc>
		if (fp->flag & FA_MODIFIED) {	/* Is there any change to the file? */
 800e00a:	687b      	ldr	r3, [r7, #4]
 800e00c:	7d1b      	ldrb	r3, [r3, #20]
 800e00e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800e012:	2b00      	cmp	r3, #0
 800e014:	d067      	beq.n	800e0e6 <f_sync+0xfc>
#if !_FS_TINY
			if (fp->flag & FA_DIRTY) {	/* Write-back cached data if needed */
 800e016:	687b      	ldr	r3, [r7, #4]
 800e018:	7d1b      	ldrb	r3, [r3, #20]
 800e01a:	b25b      	sxtb	r3, r3
 800e01c:	2b00      	cmp	r3, #0
 800e01e:	da1a      	bge.n	800e056 <f_sync+0x6c>
				if (disk_write(fs->drv, fp->buf, fp->sect, 1) != RES_OK) LEAVE_FF(fs, FR_DISK_ERR);
 800e020:	68bb      	ldr	r3, [r7, #8]
 800e022:	7858      	ldrb	r0, [r3, #1]
 800e024:	687b      	ldr	r3, [r7, #4]
 800e026:	f103 0130 	add.w	r1, r3, #48	@ 0x30
 800e02a:	687b      	ldr	r3, [r7, #4]
 800e02c:	6a1a      	ldr	r2, [r3, #32]
 800e02e:	2301      	movs	r3, #1
 800e030:	f7fd ff22 	bl	800be78 <disk_write>
 800e034:	4603      	mov	r3, r0
 800e036:	2b00      	cmp	r3, #0
 800e038:	d006      	beq.n	800e048 <f_sync+0x5e>
 800e03a:	68bb      	ldr	r3, [r7, #8]
 800e03c:	2101      	movs	r1, #1
 800e03e:	4618      	mov	r0, r3
 800e040:	f7fe f86f 	bl	800c122 <unlock_fs>
 800e044:	2301      	movs	r3, #1
 800e046:	e055      	b.n	800e0f4 <f_sync+0x10a>
				fp->flag &= (BYTE)~FA_DIRTY;
 800e048:	687b      	ldr	r3, [r7, #4]
 800e04a:	7d1b      	ldrb	r3, [r3, #20]
 800e04c:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800e050:	b2da      	uxtb	r2, r3
 800e052:	687b      	ldr	r3, [r7, #4]
 800e054:	751a      	strb	r2, [r3, #20]
			}
#endif
			/* Update the directory entry */
			tm = GET_FATTIME();				/* Modified time */
 800e056:	f7fd fc83 	bl	800b960 <get_fattime>
 800e05a:	6138      	str	r0, [r7, #16]
					FREE_NAMBUF();
				}
			} else
#endif
			{
				res = move_window(fs, fp->dir_sect);
 800e05c:	68ba      	ldr	r2, [r7, #8]
 800e05e:	687b      	ldr	r3, [r7, #4]
 800e060:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800e062:	4619      	mov	r1, r3
 800e064:	4610      	mov	r0, r2
 800e066:	f7fe fa27 	bl	800c4b8 <move_window>
 800e06a:	4603      	mov	r3, r0
 800e06c:	75fb      	strb	r3, [r7, #23]
				if (res == FR_OK) {
 800e06e:	7dfb      	ldrb	r3, [r7, #23]
 800e070:	2b00      	cmp	r3, #0
 800e072:	d138      	bne.n	800e0e6 <f_sync+0xfc>
					dir = fp->dir_ptr;
 800e074:	687b      	ldr	r3, [r7, #4]
 800e076:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800e078:	60fb      	str	r3, [r7, #12]
					dir[DIR_Attr] |= AM_ARC;						/* Set archive bit */
 800e07a:	68fb      	ldr	r3, [r7, #12]
 800e07c:	330b      	adds	r3, #11
 800e07e:	781a      	ldrb	r2, [r3, #0]
 800e080:	68fb      	ldr	r3, [r7, #12]
 800e082:	330b      	adds	r3, #11
 800e084:	f042 0220 	orr.w	r2, r2, #32
 800e088:	b2d2      	uxtb	r2, r2
 800e08a:	701a      	strb	r2, [r3, #0]
					st_clust(fp->obj.fs, dir, fp->obj.sclust);		/* Update file allocation info  */
 800e08c:	687b      	ldr	r3, [r7, #4]
 800e08e:	6818      	ldr	r0, [r3, #0]
 800e090:	687b      	ldr	r3, [r7, #4]
 800e092:	689b      	ldr	r3, [r3, #8]
 800e094:	461a      	mov	r2, r3
 800e096:	68f9      	ldr	r1, [r7, #12]
 800e098:	f7fe ff31 	bl	800cefe <st_clust>
					st_dword(dir + DIR_FileSize, (DWORD)fp->obj.objsize);	/* Update file size */
 800e09c:	68fb      	ldr	r3, [r7, #12]
 800e09e:	f103 021c 	add.w	r2, r3, #28
 800e0a2:	687b      	ldr	r3, [r7, #4]
 800e0a4:	68db      	ldr	r3, [r3, #12]
 800e0a6:	4619      	mov	r1, r3
 800e0a8:	4610      	mov	r0, r2
 800e0aa:	f7fd ff7a 	bl	800bfa2 <st_dword>
					st_dword(dir + DIR_ModTime, tm);				/* Update modified time */
 800e0ae:	68fb      	ldr	r3, [r7, #12]
 800e0b0:	3316      	adds	r3, #22
 800e0b2:	6939      	ldr	r1, [r7, #16]
 800e0b4:	4618      	mov	r0, r3
 800e0b6:	f7fd ff74 	bl	800bfa2 <st_dword>
					st_word(dir + DIR_LstAccDate, 0);
 800e0ba:	68fb      	ldr	r3, [r7, #12]
 800e0bc:	3312      	adds	r3, #18
 800e0be:	2100      	movs	r1, #0
 800e0c0:	4618      	mov	r0, r3
 800e0c2:	f7fd ff53 	bl	800bf6c <st_word>
					fs->wflag = 1;
 800e0c6:	68bb      	ldr	r3, [r7, #8]
 800e0c8:	2201      	movs	r2, #1
 800e0ca:	70da      	strb	r2, [r3, #3]
					res = sync_fs(fs);					/* Restore it to the directory */
 800e0cc:	68bb      	ldr	r3, [r7, #8]
 800e0ce:	4618      	mov	r0, r3
 800e0d0:	f7fe fa20 	bl	800c514 <sync_fs>
 800e0d4:	4603      	mov	r3, r0
 800e0d6:	75fb      	strb	r3, [r7, #23]
					fp->flag &= (BYTE)~FA_MODIFIED;
 800e0d8:	687b      	ldr	r3, [r7, #4]
 800e0da:	7d1b      	ldrb	r3, [r3, #20]
 800e0dc:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800e0e0:	b2da      	uxtb	r2, r3
 800e0e2:	687b      	ldr	r3, [r7, #4]
 800e0e4:	751a      	strb	r2, [r3, #20]
				}
			}
		}
	}

	LEAVE_FF(fs, res);
 800e0e6:	68bb      	ldr	r3, [r7, #8]
 800e0e8:	7dfa      	ldrb	r2, [r7, #23]
 800e0ea:	4611      	mov	r1, r2
 800e0ec:	4618      	mov	r0, r3
 800e0ee:	f7fe f818 	bl	800c122 <unlock_fs>
 800e0f2:	7dfb      	ldrb	r3, [r7, #23]
}
 800e0f4:	4618      	mov	r0, r3
 800e0f6:	3718      	adds	r7, #24
 800e0f8:	46bd      	mov	sp, r7
 800e0fa:	bd80      	pop	{r7, pc}

0800e0fc <f_close>:
/*-----------------------------------------------------------------------*/

FRESULT f_close (
	FIL* fp		/* Pointer to the file object to be closed */
)
{
 800e0fc:	b580      	push	{r7, lr}
 800e0fe:	b084      	sub	sp, #16
 800e100:	af00      	add	r7, sp, #0
 800e102:	6078      	str	r0, [r7, #4]
	FRESULT res;
	FATFS *fs;

#if !_FS_READONLY
	res = f_sync(fp);					/* Flush cached data */
 800e104:	6878      	ldr	r0, [r7, #4]
 800e106:	f7ff ff70 	bl	800dfea <f_sync>
 800e10a:	4603      	mov	r3, r0
 800e10c:	73fb      	strb	r3, [r7, #15]
	if (res == FR_OK)
 800e10e:	7bfb      	ldrb	r3, [r7, #15]
 800e110:	2b00      	cmp	r3, #0
 800e112:	d11d      	bne.n	800e150 <f_close+0x54>
#endif
	{
		res = validate(&fp->obj, &fs);	/* Lock volume */
 800e114:	687b      	ldr	r3, [r7, #4]
 800e116:	f107 0208 	add.w	r2, r7, #8
 800e11a:	4611      	mov	r1, r2
 800e11c:	4618      	mov	r0, r3
 800e11e:	f7ff fb89 	bl	800d834 <validate>
 800e122:	4603      	mov	r3, r0
 800e124:	73fb      	strb	r3, [r7, #15]
		if (res == FR_OK) {
 800e126:	7bfb      	ldrb	r3, [r7, #15]
 800e128:	2b00      	cmp	r3, #0
 800e12a:	d111      	bne.n	800e150 <f_close+0x54>
#if _FS_LOCK != 0
			res = dec_lock(fp->obj.lockid);	/* Decrement file open counter */
 800e12c:	687b      	ldr	r3, [r7, #4]
 800e12e:	691b      	ldr	r3, [r3, #16]
 800e130:	4618      	mov	r0, r3
 800e132:	f7fe f91d 	bl	800c370 <dec_lock>
 800e136:	4603      	mov	r3, r0
 800e138:	73fb      	strb	r3, [r7, #15]
			if (res == FR_OK)
 800e13a:	7bfb      	ldrb	r3, [r7, #15]
 800e13c:	2b00      	cmp	r3, #0
 800e13e:	d102      	bne.n	800e146 <f_close+0x4a>
#endif
			{
				fp->obj.fs = 0;			/* Invalidate file object */
 800e140:	687b      	ldr	r3, [r7, #4]
 800e142:	2200      	movs	r2, #0
 800e144:	601a      	str	r2, [r3, #0]
			}
#if _FS_REENTRANT
			unlock_fs(fs, FR_OK);		/* Unlock volume */
 800e146:	68bb      	ldr	r3, [r7, #8]
 800e148:	2100      	movs	r1, #0
 800e14a:	4618      	mov	r0, r3
 800e14c:	f7fd ffe9 	bl	800c122 <unlock_fs>
#endif
		}
	}
	return res;
 800e150:	7bfb      	ldrb	r3, [r7, #15]
}
 800e152:	4618      	mov	r0, r3
 800e154:	3710      	adds	r7, #16
 800e156:	46bd      	mov	sp, r7
 800e158:	bd80      	pop	{r7, pc}
	...

0800e15c <FATFS_LinkDriverEx>:
  * @param  lun : only used for USB Key Disk to add multi-lun management
            else the parameter must be equal to 0
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriverEx(const Diskio_drvTypeDef *drv, char *path, uint8_t lun)
{
 800e15c:	b480      	push	{r7}
 800e15e:	b087      	sub	sp, #28
 800e160:	af00      	add	r7, sp, #0
 800e162:	60f8      	str	r0, [r7, #12]
 800e164:	60b9      	str	r1, [r7, #8]
 800e166:	4613      	mov	r3, r2
 800e168:	71fb      	strb	r3, [r7, #7]
  uint8_t ret = 1;
 800e16a:	2301      	movs	r3, #1
 800e16c:	75fb      	strb	r3, [r7, #23]
  uint8_t DiskNum = 0;
 800e16e:	2300      	movs	r3, #0
 800e170:	75bb      	strb	r3, [r7, #22]

  if(disk.nbr < _VOLUMES)
 800e172:	4b1f      	ldr	r3, [pc, #124]	@ (800e1f0 <FATFS_LinkDriverEx+0x94>)
 800e174:	7a5b      	ldrb	r3, [r3, #9]
 800e176:	b2db      	uxtb	r3, r3
 800e178:	2b00      	cmp	r3, #0
 800e17a:	d131      	bne.n	800e1e0 <FATFS_LinkDriverEx+0x84>
  {
    disk.is_initialized[disk.nbr] = 0;
 800e17c:	4b1c      	ldr	r3, [pc, #112]	@ (800e1f0 <FATFS_LinkDriverEx+0x94>)
 800e17e:	7a5b      	ldrb	r3, [r3, #9]
 800e180:	b2db      	uxtb	r3, r3
 800e182:	461a      	mov	r2, r3
 800e184:	4b1a      	ldr	r3, [pc, #104]	@ (800e1f0 <FATFS_LinkDriverEx+0x94>)
 800e186:	2100      	movs	r1, #0
 800e188:	5499      	strb	r1, [r3, r2]
    disk.drv[disk.nbr] = drv;
 800e18a:	4b19      	ldr	r3, [pc, #100]	@ (800e1f0 <FATFS_LinkDriverEx+0x94>)
 800e18c:	7a5b      	ldrb	r3, [r3, #9]
 800e18e:	b2db      	uxtb	r3, r3
 800e190:	4a17      	ldr	r2, [pc, #92]	@ (800e1f0 <FATFS_LinkDriverEx+0x94>)
 800e192:	009b      	lsls	r3, r3, #2
 800e194:	4413      	add	r3, r2
 800e196:	68fa      	ldr	r2, [r7, #12]
 800e198:	605a      	str	r2, [r3, #4]
    disk.lun[disk.nbr] = lun;
 800e19a:	4b15      	ldr	r3, [pc, #84]	@ (800e1f0 <FATFS_LinkDriverEx+0x94>)
 800e19c:	7a5b      	ldrb	r3, [r3, #9]
 800e19e:	b2db      	uxtb	r3, r3
 800e1a0:	461a      	mov	r2, r3
 800e1a2:	4b13      	ldr	r3, [pc, #76]	@ (800e1f0 <FATFS_LinkDriverEx+0x94>)
 800e1a4:	4413      	add	r3, r2
 800e1a6:	79fa      	ldrb	r2, [r7, #7]
 800e1a8:	721a      	strb	r2, [r3, #8]
    DiskNum = disk.nbr++;
 800e1aa:	4b11      	ldr	r3, [pc, #68]	@ (800e1f0 <FATFS_LinkDriverEx+0x94>)
 800e1ac:	7a5b      	ldrb	r3, [r3, #9]
 800e1ae:	b2db      	uxtb	r3, r3
 800e1b0:	1c5a      	adds	r2, r3, #1
 800e1b2:	b2d1      	uxtb	r1, r2
 800e1b4:	4a0e      	ldr	r2, [pc, #56]	@ (800e1f0 <FATFS_LinkDriverEx+0x94>)
 800e1b6:	7251      	strb	r1, [r2, #9]
 800e1b8:	75bb      	strb	r3, [r7, #22]
    path[0] = DiskNum + '0';
 800e1ba:	7dbb      	ldrb	r3, [r7, #22]
 800e1bc:	3330      	adds	r3, #48	@ 0x30
 800e1be:	b2da      	uxtb	r2, r3
 800e1c0:	68bb      	ldr	r3, [r7, #8]
 800e1c2:	701a      	strb	r2, [r3, #0]
    path[1] = ':';
 800e1c4:	68bb      	ldr	r3, [r7, #8]
 800e1c6:	3301      	adds	r3, #1
 800e1c8:	223a      	movs	r2, #58	@ 0x3a
 800e1ca:	701a      	strb	r2, [r3, #0]
    path[2] = '/';
 800e1cc:	68bb      	ldr	r3, [r7, #8]
 800e1ce:	3302      	adds	r3, #2
 800e1d0:	222f      	movs	r2, #47	@ 0x2f
 800e1d2:	701a      	strb	r2, [r3, #0]
    path[3] = 0;
 800e1d4:	68bb      	ldr	r3, [r7, #8]
 800e1d6:	3303      	adds	r3, #3
 800e1d8:	2200      	movs	r2, #0
 800e1da:	701a      	strb	r2, [r3, #0]
    ret = 0;
 800e1dc:	2300      	movs	r3, #0
 800e1de:	75fb      	strb	r3, [r7, #23]
  }

  return ret;
 800e1e0:	7dfb      	ldrb	r3, [r7, #23]
}
 800e1e2:	4618      	mov	r0, r3
 800e1e4:	371c      	adds	r7, #28
 800e1e6:	46bd      	mov	sp, r7
 800e1e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e1ec:	4770      	bx	lr
 800e1ee:	bf00      	nop
 800e1f0:	200008ac 	.word	0x200008ac

0800e1f4 <FATFS_LinkDriver>:
  * @param  drv: pointer to the disk IO Driver structure
  * @param  path: pointer to the logical drive path
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriver(const Diskio_drvTypeDef *drv, char *path)
{
 800e1f4:	b580      	push	{r7, lr}
 800e1f6:	b082      	sub	sp, #8
 800e1f8:	af00      	add	r7, sp, #0
 800e1fa:	6078      	str	r0, [r7, #4]
 800e1fc:	6039      	str	r1, [r7, #0]
  return FATFS_LinkDriverEx(drv, path, 0);
 800e1fe:	2200      	movs	r2, #0
 800e200:	6839      	ldr	r1, [r7, #0]
 800e202:	6878      	ldr	r0, [r7, #4]
 800e204:	f7ff ffaa 	bl	800e15c <FATFS_LinkDriverEx>
 800e208:	4603      	mov	r3, r0
}
 800e20a:	4618      	mov	r0, r3
 800e20c:	3708      	adds	r7, #8
 800e20e:	46bd      	mov	sp, r7
 800e210:	bd80      	pop	{r7, pc}

0800e212 <ff_cre_syncobj>:

int ff_cre_syncobj (	/* 1:Function succeeded, 0:Could not create the sync object */
	BYTE vol,			/* Corresponding volume (logical drive number) */
	_SYNC_t *sobj		/* Pointer to return the created sync object */
)
{
 800e212:	b580      	push	{r7, lr}
 800e214:	b086      	sub	sp, #24
 800e216:	af00      	add	r7, sp, #0
 800e218:	4603      	mov	r3, r0
 800e21a:	6039      	str	r1, [r7, #0]
 800e21c:	71fb      	strb	r3, [r7, #7]
#endif

#else

#if (osCMSIS < 0x20000U)
    osSemaphoreDef(SEM);
 800e21e:	2300      	movs	r3, #0
 800e220:	60fb      	str	r3, [r7, #12]
 800e222:	2300      	movs	r3, #0
 800e224:	613b      	str	r3, [r7, #16]
    *sobj = osSemaphoreCreate(osSemaphore(SEM), 1);
 800e226:	f107 030c 	add.w	r3, r7, #12
 800e22a:	2101      	movs	r1, #1
 800e22c:	4618      	mov	r0, r3
 800e22e:	f000 f985 	bl	800e53c <osSemaphoreCreate>
 800e232:	4602      	mov	r2, r0
 800e234:	683b      	ldr	r3, [r7, #0]
 800e236:	601a      	str	r2, [r3, #0]
#else
    *sobj = osSemaphoreNew(1, 1, NULL);
#endif

#endif
    ret = (*sobj != NULL);
 800e238:	683b      	ldr	r3, [r7, #0]
 800e23a:	681b      	ldr	r3, [r3, #0]
 800e23c:	2b00      	cmp	r3, #0
 800e23e:	bf14      	ite	ne
 800e240:	2301      	movne	r3, #1
 800e242:	2300      	moveq	r3, #0
 800e244:	b2db      	uxtb	r3, r3
 800e246:	617b      	str	r3, [r7, #20]

    return ret;
 800e248:	697b      	ldr	r3, [r7, #20]
}
 800e24a:	4618      	mov	r0, r3
 800e24c:	3718      	adds	r7, #24
 800e24e:	46bd      	mov	sp, r7
 800e250:	bd80      	pop	{r7, pc}

0800e252 <ff_del_syncobj>:
*/

int ff_del_syncobj (	/* 1:Function succeeded, 0:Could not delete due to any error */
	_SYNC_t sobj		/* Sync object tied to the logical drive to be deleted */
)
{
 800e252:	b580      	push	{r7, lr}
 800e254:	b082      	sub	sp, #8
 800e256:	af00      	add	r7, sp, #0
 800e258:	6078      	str	r0, [r7, #4]
#if _USE_MUTEX
    osMutexDelete (sobj);
#else
    osSemaphoreDelete (sobj);
 800e25a:	6878      	ldr	r0, [r7, #4]
 800e25c:	f000 fa24 	bl	800e6a8 <osSemaphoreDelete>
#endif
    return 1;
 800e260:	2301      	movs	r3, #1
}
 800e262:	4618      	mov	r0, r3
 800e264:	3708      	adds	r7, #8
 800e266:	46bd      	mov	sp, r7
 800e268:	bd80      	pop	{r7, pc}

0800e26a <ff_req_grant>:
*/

int ff_req_grant (	/* 1:Got a grant to access the volume, 0:Could not get a grant */
	_SYNC_t sobj	/* Sync object to wait */
)
{
 800e26a:	b580      	push	{r7, lr}
 800e26c:	b084      	sub	sp, #16
 800e26e:	af00      	add	r7, sp, #0
 800e270:	6078      	str	r0, [r7, #4]
  int ret = 0;
 800e272:	2300      	movs	r3, #0
 800e274:	60fb      	str	r3, [r7, #12]
#if (osCMSIS < 0x20000U)

#if _USE_MUTEX
  if(osMutexWait(sobj, _FS_TIMEOUT) == osOK)
#else
  if(osSemaphoreWait(sobj, _FS_TIMEOUT) == osOK)
 800e276:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
 800e27a:	6878      	ldr	r0, [r7, #4]
 800e27c:	f000 f990 	bl	800e5a0 <osSemaphoreWait>
 800e280:	4603      	mov	r3, r0
 800e282:	2b00      	cmp	r3, #0
 800e284:	d101      	bne.n	800e28a <ff_req_grant+0x20>
   if(osSemaphoreAcquire(sobj, _FS_TIMEOUT) == osOK)
#endif

#endif
  {
    ret = 1;
 800e286:	2301      	movs	r3, #1
 800e288:	60fb      	str	r3, [r7, #12]
  }

  return ret;
 800e28a:	68fb      	ldr	r3, [r7, #12]
}
 800e28c:	4618      	mov	r0, r3
 800e28e:	3710      	adds	r7, #16
 800e290:	46bd      	mov	sp, r7
 800e292:	bd80      	pop	{r7, pc}

0800e294 <ff_rel_grant>:
*/

void ff_rel_grant (
	_SYNC_t sobj	/* Sync object to be signaled */
)
{
 800e294:	b580      	push	{r7, lr}
 800e296:	b082      	sub	sp, #8
 800e298:	af00      	add	r7, sp, #0
 800e29a:	6078      	str	r0, [r7, #4]
#if _USE_MUTEX
  osMutexRelease(sobj);
#else
  osSemaphoreRelease(sobj);
 800e29c:	6878      	ldr	r0, [r7, #4]
 800e29e:	f000 f9cd 	bl	800e63c <osSemaphoreRelease>
#endif
}
 800e2a2:	bf00      	nop
 800e2a4:	3708      	adds	r7, #8
 800e2a6:	46bd      	mov	sp, r7
 800e2a8:	bd80      	pop	{r7, pc}

0800e2aa <makeFreeRtosPriority>:

extern void xPortSysTickHandler(void);

/* Convert from CMSIS type osPriority to FreeRTOS priority number */
static unsigned portBASE_TYPE makeFreeRtosPriority (osPriority priority)
{
 800e2aa:	b480      	push	{r7}
 800e2ac:	b085      	sub	sp, #20
 800e2ae:	af00      	add	r7, sp, #0
 800e2b0:	4603      	mov	r3, r0
 800e2b2:	80fb      	strh	r3, [r7, #6]
  unsigned portBASE_TYPE fpriority = tskIDLE_PRIORITY;
 800e2b4:	2300      	movs	r3, #0
 800e2b6:	60fb      	str	r3, [r7, #12]
  
  if (priority != osPriorityError) {
 800e2b8:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800e2bc:	2b84      	cmp	r3, #132	@ 0x84
 800e2be:	d005      	beq.n	800e2cc <makeFreeRtosPriority+0x22>
    fpriority += (priority - osPriorityIdle);
 800e2c0:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 800e2c4:	68fb      	ldr	r3, [r7, #12]
 800e2c6:	4413      	add	r3, r2
 800e2c8:	3303      	adds	r3, #3
 800e2ca:	60fb      	str	r3, [r7, #12]
  }
  
  return fpriority;
 800e2cc:	68fb      	ldr	r3, [r7, #12]
}
 800e2ce:	4618      	mov	r0, r3
 800e2d0:	3714      	adds	r7, #20
 800e2d2:	46bd      	mov	sp, r7
 800e2d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e2d8:	4770      	bx	lr

0800e2da <inHandlerMode>:
#endif


/* Determine whether we are in thread mode or handler mode. */
static int inHandlerMode (void)
{
 800e2da:	b480      	push	{r7}
 800e2dc:	b083      	sub	sp, #12
 800e2de:	af00      	add	r7, sp, #0
 */
__STATIC_FORCEINLINE uint32_t __get_IPSR(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800e2e0:	f3ef 8305 	mrs	r3, IPSR
 800e2e4:	607b      	str	r3, [r7, #4]
  return(result);
 800e2e6:	687b      	ldr	r3, [r7, #4]
  return __get_IPSR() != 0;
 800e2e8:	2b00      	cmp	r3, #0
 800e2ea:	bf14      	ite	ne
 800e2ec:	2301      	movne	r3, #1
 800e2ee:	2300      	moveq	r3, #0
 800e2f0:	b2db      	uxtb	r3, r3
}
 800e2f2:	4618      	mov	r0, r3
 800e2f4:	370c      	adds	r7, #12
 800e2f6:	46bd      	mov	sp, r7
 800e2f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e2fc:	4770      	bx	lr

0800e2fe <osKernelStart>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval status code that indicates the execution status of the function
* @note   MUST REMAIN UNCHANGED: \b osKernelStart shall be consistent in every CMSIS-RTOS.
*/
osStatus osKernelStart (void)
{
 800e2fe:	b580      	push	{r7, lr}
 800e300:	af00      	add	r7, sp, #0
  vTaskStartScheduler();
 800e302:	f001 fceb 	bl	800fcdc <vTaskStartScheduler>
  
  return osOK;
 800e306:	2300      	movs	r3, #0
}
 800e308:	4618      	mov	r0, r3
 800e30a:	bd80      	pop	{r7, pc}

0800e30c <osKernelRunning>:
*         (1) RTOS is started
*         (-1) if this feature is disabled in FreeRTOSConfig.h 
* @note  MUST REMAIN UNCHANGED: \b osKernelRunning shall be consistent in every CMSIS-RTOS.
*/
int32_t osKernelRunning(void)
{
 800e30c:	b580      	push	{r7, lr}
 800e30e:	af00      	add	r7, sp, #0
#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
  if (xTaskGetSchedulerState() == taskSCHEDULER_NOT_STARTED)
 800e310:	f002 f910 	bl	8010534 <xTaskGetSchedulerState>
 800e314:	4603      	mov	r3, r0
 800e316:	2b01      	cmp	r3, #1
 800e318:	d101      	bne.n	800e31e <osKernelRunning+0x12>
    return 0;
 800e31a:	2300      	movs	r3, #0
 800e31c:	e000      	b.n	800e320 <osKernelRunning+0x14>
  else
    return 1;
 800e31e:	2301      	movs	r3, #1
#else
	return (-1);
#endif	
}
 800e320:	4618      	mov	r0, r3
 800e322:	bd80      	pop	{r7, pc}

0800e324 <osKernelSysTick>:
* @param  None
* @retval None
* @note   MUST REMAIN UNCHANGED: \b osKernelSysTick shall be consistent in every CMSIS-RTOS.
*/
uint32_t osKernelSysTick(void)
{
 800e324:	b580      	push	{r7, lr}
 800e326:	af00      	add	r7, sp, #0
  if (inHandlerMode()) {
 800e328:	f7ff ffd7 	bl	800e2da <inHandlerMode>
 800e32c:	4603      	mov	r3, r0
 800e32e:	2b00      	cmp	r3, #0
 800e330:	d003      	beq.n	800e33a <osKernelSysTick+0x16>
    return xTaskGetTickCountFromISR();
 800e332:	f001 fdf1 	bl	800ff18 <xTaskGetTickCountFromISR>
 800e336:	4603      	mov	r3, r0
 800e338:	e002      	b.n	800e340 <osKernelSysTick+0x1c>
  }
  else {
    return xTaskGetTickCount();
 800e33a:	f001 fddd 	bl	800fef8 <xTaskGetTickCount>
 800e33e:	4603      	mov	r3, r0
  }
}
 800e340:	4618      	mov	r0, r3
 800e342:	bd80      	pop	{r7, pc}

0800e344 <osThreadCreate>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval thread ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osThreadCreate shall be consistent in every CMSIS-RTOS.
*/
osThreadId osThreadCreate (const osThreadDef_t *thread_def, void *argument)
{
 800e344:	b5f0      	push	{r4, r5, r6, r7, lr}
 800e346:	b089      	sub	sp, #36	@ 0x24
 800e348:	af04      	add	r7, sp, #16
 800e34a:	6078      	str	r0, [r7, #4]
 800e34c:	6039      	str	r1, [r7, #0]
  TaskHandle_t handle;
  
#if( configSUPPORT_STATIC_ALLOCATION == 1 ) &&  ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
  if((thread_def->buffer != NULL) && (thread_def->controlblock != NULL)) {
 800e34e:	687b      	ldr	r3, [r7, #4]
 800e350:	695b      	ldr	r3, [r3, #20]
 800e352:	2b00      	cmp	r3, #0
 800e354:	d020      	beq.n	800e398 <osThreadCreate+0x54>
 800e356:	687b      	ldr	r3, [r7, #4]
 800e358:	699b      	ldr	r3, [r3, #24]
 800e35a:	2b00      	cmp	r3, #0
 800e35c:	d01c      	beq.n	800e398 <osThreadCreate+0x54>
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 800e35e:	687b      	ldr	r3, [r7, #4]
 800e360:	685c      	ldr	r4, [r3, #4]
 800e362:	687b      	ldr	r3, [r7, #4]
 800e364:	681d      	ldr	r5, [r3, #0]
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 800e366:	687b      	ldr	r3, [r7, #4]
 800e368:	691e      	ldr	r6, [r3, #16]
 800e36a:	687b      	ldr	r3, [r7, #4]
 800e36c:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 800e370:	4618      	mov	r0, r3
 800e372:	f7ff ff9a 	bl	800e2aa <makeFreeRtosPriority>
 800e376:	4601      	mov	r1, r0
              thread_def->buffer, thread_def->controlblock);
 800e378:	687b      	ldr	r3, [r7, #4]
 800e37a:	695b      	ldr	r3, [r3, #20]
 800e37c:	687a      	ldr	r2, [r7, #4]
 800e37e:	6992      	ldr	r2, [r2, #24]
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 800e380:	9202      	str	r2, [sp, #8]
 800e382:	9301      	str	r3, [sp, #4]
 800e384:	9100      	str	r1, [sp, #0]
 800e386:	683b      	ldr	r3, [r7, #0]
 800e388:	4632      	mov	r2, r6
 800e38a:	4629      	mov	r1, r5
 800e38c:	4620      	mov	r0, r4
 800e38e:	f001 fad7 	bl	800f940 <xTaskCreateStatic>
 800e392:	4603      	mov	r3, r0
 800e394:	60fb      	str	r3, [r7, #12]
 800e396:	e01c      	b.n	800e3d2 <osThreadCreate+0x8e>
  }
  else {
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 800e398:	687b      	ldr	r3, [r7, #4]
 800e39a:	685c      	ldr	r4, [r3, #4]
 800e39c:	687b      	ldr	r3, [r7, #4]
 800e39e:	681d      	ldr	r5, [r3, #0]
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 800e3a0:	687b      	ldr	r3, [r7, #4]
 800e3a2:	691b      	ldr	r3, [r3, #16]
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 800e3a4:	b29e      	uxth	r6, r3
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 800e3a6:	687b      	ldr	r3, [r7, #4]
 800e3a8:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 800e3ac:	4618      	mov	r0, r3
 800e3ae:	f7ff ff7c 	bl	800e2aa <makeFreeRtosPriority>
 800e3b2:	4602      	mov	r2, r0
 800e3b4:	f107 030c 	add.w	r3, r7, #12
 800e3b8:	9301      	str	r3, [sp, #4]
 800e3ba:	9200      	str	r2, [sp, #0]
 800e3bc:	683b      	ldr	r3, [r7, #0]
 800e3be:	4632      	mov	r2, r6
 800e3c0:	4629      	mov	r1, r5
 800e3c2:	4620      	mov	r0, r4
 800e3c4:	f001 fb1c 	bl	800fa00 <xTaskCreate>
 800e3c8:	4603      	mov	r3, r0
 800e3ca:	2b01      	cmp	r3, #1
 800e3cc:	d001      	beq.n	800e3d2 <osThreadCreate+0x8e>
              &handle) != pdPASS)  {
      return NULL;
 800e3ce:	2300      	movs	r3, #0
 800e3d0:	e000      	b.n	800e3d4 <osThreadCreate+0x90>
                   &handle) != pdPASS)  {
    return NULL;
  }     
#endif
  
  return handle;
 800e3d2:	68fb      	ldr	r3, [r7, #12]
}
 800e3d4:	4618      	mov	r0, r3
 800e3d6:	3714      	adds	r7, #20
 800e3d8:	46bd      	mov	sp, r7
 800e3da:	bdf0      	pop	{r4, r5, r6, r7, pc}

0800e3dc <osDelay>:
* @brief   Wait for Timeout (Time Delay)
* @param   millisec      time delay value
* @retval  status code that indicates the execution status of the function.
*/
osStatus osDelay (uint32_t millisec)
{
 800e3dc:	b580      	push	{r7, lr}
 800e3de:	b084      	sub	sp, #16
 800e3e0:	af00      	add	r7, sp, #0
 800e3e2:	6078      	str	r0, [r7, #4]
#if INCLUDE_vTaskDelay
  TickType_t ticks = millisec / portTICK_PERIOD_MS;
 800e3e4:	687b      	ldr	r3, [r7, #4]
 800e3e6:	60fb      	str	r3, [r7, #12]
  
  vTaskDelay(ticks ? ticks : 1);          /* Minimum delay = 1 tick */
 800e3e8:	68fb      	ldr	r3, [r7, #12]
 800e3ea:	2b00      	cmp	r3, #0
 800e3ec:	d001      	beq.n	800e3f2 <osDelay+0x16>
 800e3ee:	68fb      	ldr	r3, [r7, #12]
 800e3f0:	e000      	b.n	800e3f4 <osDelay+0x18>
 800e3f2:	2301      	movs	r3, #1
 800e3f4:	4618      	mov	r0, r3
 800e3f6:	f001 fc3b 	bl	800fc70 <vTaskDelay>
  
  return osOK;
 800e3fa:	2300      	movs	r3, #0
#else
  (void) millisec;
  
  return osErrorResource;
#endif
}
 800e3fc:	4618      	mov	r0, r3
 800e3fe:	3710      	adds	r7, #16
 800e400:	46bd      	mov	sp, r7
 800e402:	bd80      	pop	{r7, pc}

0800e404 <osMutexCreate>:
* @param  mutex_def     mutex definition referenced with \ref osMutex.
* @retval  mutex ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osMutexCreate shall be consistent in every CMSIS-RTOS.
*/
osMutexId osMutexCreate (const osMutexDef_t *mutex_def)
{
 800e404:	b580      	push	{r7, lr}
 800e406:	b082      	sub	sp, #8
 800e408:	af00      	add	r7, sp, #0
 800e40a:	6078      	str	r0, [r7, #4]
#if ( configUSE_MUTEXES == 1)

#if( configSUPPORT_STATIC_ALLOCATION == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

  if (mutex_def->controlblock != NULL) {
 800e40c:	687b      	ldr	r3, [r7, #4]
 800e40e:	685b      	ldr	r3, [r3, #4]
 800e410:	2b00      	cmp	r3, #0
 800e412:	d007      	beq.n	800e424 <osMutexCreate+0x20>
    return xSemaphoreCreateMutexStatic( mutex_def->controlblock );
 800e414:	687b      	ldr	r3, [r7, #4]
 800e416:	685b      	ldr	r3, [r3, #4]
 800e418:	4619      	mov	r1, r3
 800e41a:	2001      	movs	r0, #1
 800e41c:	f000 fc5b 	bl	800ecd6 <xQueueCreateMutexStatic>
 800e420:	4603      	mov	r3, r0
 800e422:	e003      	b.n	800e42c <osMutexCreate+0x28>
     }
  else {
    return xSemaphoreCreateMutex(); 
 800e424:	2001      	movs	r0, #1
 800e426:	f000 fc3e 	bl	800eca6 <xQueueCreateMutex>
 800e42a:	4603      	mov	r3, r0
    return xSemaphoreCreateMutex(); 
#endif
#else
  return NULL;
#endif
}
 800e42c:	4618      	mov	r0, r3
 800e42e:	3708      	adds	r7, #8
 800e430:	46bd      	mov	sp, r7
 800e432:	bd80      	pop	{r7, pc}

0800e434 <osMutexWait>:
* @param millisec      timeout value or 0 in case of no time-out.
* @retval  status code that indicates the execution status of the function.
* @note   MUST REMAIN UNCHANGED: \b osMutexWait shall be consistent in every CMSIS-RTOS.
*/
osStatus osMutexWait (osMutexId mutex_id, uint32_t millisec)
{
 800e434:	b580      	push	{r7, lr}
 800e436:	b084      	sub	sp, #16
 800e438:	af00      	add	r7, sp, #0
 800e43a:	6078      	str	r0, [r7, #4]
 800e43c:	6039      	str	r1, [r7, #0]
  TickType_t ticks;
  portBASE_TYPE taskWoken = pdFALSE;  
 800e43e:	2300      	movs	r3, #0
 800e440:	60bb      	str	r3, [r7, #8]
  
  
  if (mutex_id == NULL) {
 800e442:	687b      	ldr	r3, [r7, #4]
 800e444:	2b00      	cmp	r3, #0
 800e446:	d101      	bne.n	800e44c <osMutexWait+0x18>
    return osErrorParameter;
 800e448:	2380      	movs	r3, #128	@ 0x80
 800e44a:	e03a      	b.n	800e4c2 <osMutexWait+0x8e>
  }
  
  ticks = 0;
 800e44c:	2300      	movs	r3, #0
 800e44e:	60fb      	str	r3, [r7, #12]
  if (millisec == osWaitForever) {
 800e450:	683b      	ldr	r3, [r7, #0]
 800e452:	f1b3 3fff 	cmp.w	r3, #4294967295
 800e456:	d103      	bne.n	800e460 <osMutexWait+0x2c>
    ticks = portMAX_DELAY;
 800e458:	f04f 33ff 	mov.w	r3, #4294967295
 800e45c:	60fb      	str	r3, [r7, #12]
 800e45e:	e009      	b.n	800e474 <osMutexWait+0x40>
  }
  else if (millisec != 0) {
 800e460:	683b      	ldr	r3, [r7, #0]
 800e462:	2b00      	cmp	r3, #0
 800e464:	d006      	beq.n	800e474 <osMutexWait+0x40>
    ticks = millisec / portTICK_PERIOD_MS;
 800e466:	683b      	ldr	r3, [r7, #0]
 800e468:	60fb      	str	r3, [r7, #12]
    if (ticks == 0) {
 800e46a:	68fb      	ldr	r3, [r7, #12]
 800e46c:	2b00      	cmp	r3, #0
 800e46e:	d101      	bne.n	800e474 <osMutexWait+0x40>
      ticks = 1;
 800e470:	2301      	movs	r3, #1
 800e472:	60fb      	str	r3, [r7, #12]
    }
  }
  
  if (inHandlerMode()) {
 800e474:	f7ff ff31 	bl	800e2da <inHandlerMode>
 800e478:	4603      	mov	r3, r0
 800e47a:	2b00      	cmp	r3, #0
 800e47c:	d017      	beq.n	800e4ae <osMutexWait+0x7a>
    if (xSemaphoreTakeFromISR(mutex_id, &taskWoken) != pdTRUE) {
 800e47e:	f107 0308 	add.w	r3, r7, #8
 800e482:	461a      	mov	r2, r3
 800e484:	2100      	movs	r1, #0
 800e486:	6878      	ldr	r0, [r7, #4]
 800e488:	f001 f862 	bl	800f550 <xQueueReceiveFromISR>
 800e48c:	4603      	mov	r3, r0
 800e48e:	2b01      	cmp	r3, #1
 800e490:	d001      	beq.n	800e496 <osMutexWait+0x62>
      return osErrorOS;
 800e492:	23ff      	movs	r3, #255	@ 0xff
 800e494:	e015      	b.n	800e4c2 <osMutexWait+0x8e>
    }
	portEND_SWITCHING_ISR(taskWoken);
 800e496:	68bb      	ldr	r3, [r7, #8]
 800e498:	2b00      	cmp	r3, #0
 800e49a:	d011      	beq.n	800e4c0 <osMutexWait+0x8c>
 800e49c:	4b0b      	ldr	r3, [pc, #44]	@ (800e4cc <osMutexWait+0x98>)
 800e49e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800e4a2:	601a      	str	r2, [r3, #0]
 800e4a4:	f3bf 8f4f 	dsb	sy
 800e4a8:	f3bf 8f6f 	isb	sy
 800e4ac:	e008      	b.n	800e4c0 <osMutexWait+0x8c>
  } 
  else if (xSemaphoreTake(mutex_id, ticks) != pdTRUE) {
 800e4ae:	68f9      	ldr	r1, [r7, #12]
 800e4b0:	6878      	ldr	r0, [r7, #4]
 800e4b2:	f000 ff3d 	bl	800f330 <xQueueSemaphoreTake>
 800e4b6:	4603      	mov	r3, r0
 800e4b8:	2b01      	cmp	r3, #1
 800e4ba:	d001      	beq.n	800e4c0 <osMutexWait+0x8c>
    return osErrorOS;
 800e4bc:	23ff      	movs	r3, #255	@ 0xff
 800e4be:	e000      	b.n	800e4c2 <osMutexWait+0x8e>
  }
  
  return osOK;
 800e4c0:	2300      	movs	r3, #0
}
 800e4c2:	4618      	mov	r0, r3
 800e4c4:	3710      	adds	r7, #16
 800e4c6:	46bd      	mov	sp, r7
 800e4c8:	bd80      	pop	{r7, pc}
 800e4ca:	bf00      	nop
 800e4cc:	e000ed04 	.word	0xe000ed04

0800e4d0 <osMutexRelease>:
* @param mutex_id      mutex ID obtained by \ref osMutexCreate.
* @retval  status code that indicates the execution status of the function.
* @note   MUST REMAIN UNCHANGED: \b osMutexRelease shall be consistent in every CMSIS-RTOS.
*/
osStatus osMutexRelease (osMutexId mutex_id)
{
 800e4d0:	b580      	push	{r7, lr}
 800e4d2:	b084      	sub	sp, #16
 800e4d4:	af00      	add	r7, sp, #0
 800e4d6:	6078      	str	r0, [r7, #4]
  osStatus result = osOK;
 800e4d8:	2300      	movs	r3, #0
 800e4da:	60fb      	str	r3, [r7, #12]
  portBASE_TYPE taskWoken = pdFALSE;
 800e4dc:	2300      	movs	r3, #0
 800e4de:	60bb      	str	r3, [r7, #8]
  
  if (inHandlerMode()) {
 800e4e0:	f7ff fefb 	bl	800e2da <inHandlerMode>
 800e4e4:	4603      	mov	r3, r0
 800e4e6:	2b00      	cmp	r3, #0
 800e4e8:	d016      	beq.n	800e518 <osMutexRelease+0x48>
    if (xSemaphoreGiveFromISR(mutex_id, &taskWoken) != pdTRUE) {
 800e4ea:	f107 0308 	add.w	r3, r7, #8
 800e4ee:	4619      	mov	r1, r3
 800e4f0:	6878      	ldr	r0, [r7, #4]
 800e4f2:	f000 fdab 	bl	800f04c <xQueueGiveFromISR>
 800e4f6:	4603      	mov	r3, r0
 800e4f8:	2b01      	cmp	r3, #1
 800e4fa:	d001      	beq.n	800e500 <osMutexRelease+0x30>
      return osErrorOS;
 800e4fc:	23ff      	movs	r3, #255	@ 0xff
 800e4fe:	e017      	b.n	800e530 <osMutexRelease+0x60>
    }
    portEND_SWITCHING_ISR(taskWoken);
 800e500:	68bb      	ldr	r3, [r7, #8]
 800e502:	2b00      	cmp	r3, #0
 800e504:	d013      	beq.n	800e52e <osMutexRelease+0x5e>
 800e506:	4b0c      	ldr	r3, [pc, #48]	@ (800e538 <osMutexRelease+0x68>)
 800e508:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800e50c:	601a      	str	r2, [r3, #0]
 800e50e:	f3bf 8f4f 	dsb	sy
 800e512:	f3bf 8f6f 	isb	sy
 800e516:	e00a      	b.n	800e52e <osMutexRelease+0x5e>
  }
  else if (xSemaphoreGive(mutex_id) != pdTRUE) 
 800e518:	2300      	movs	r3, #0
 800e51a:	2200      	movs	r2, #0
 800e51c:	2100      	movs	r1, #0
 800e51e:	6878      	ldr	r0, [r7, #4]
 800e520:	f000 fbf4 	bl	800ed0c <xQueueGenericSend>
 800e524:	4603      	mov	r3, r0
 800e526:	2b01      	cmp	r3, #1
 800e528:	d001      	beq.n	800e52e <osMutexRelease+0x5e>
  {
    result = osErrorOS;
 800e52a:	23ff      	movs	r3, #255	@ 0xff
 800e52c:	60fb      	str	r3, [r7, #12]
  }
  return result;
 800e52e:	68fb      	ldr	r3, [r7, #12]
}
 800e530:	4618      	mov	r0, r3
 800e532:	3710      	adds	r7, #16
 800e534:	46bd      	mov	sp, r7
 800e536:	bd80      	pop	{r7, pc}
 800e538:	e000ed04 	.word	0xe000ed04

0800e53c <osSemaphoreCreate>:
* @param count         number of available resources.
* @retval  semaphore ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osSemaphoreCreate shall be consistent in every CMSIS-RTOS.
*/
osSemaphoreId osSemaphoreCreate (const osSemaphoreDef_t *semaphore_def, int32_t count)
{ 
 800e53c:	b580      	push	{r7, lr}
 800e53e:	b086      	sub	sp, #24
 800e540:	af02      	add	r7, sp, #8
 800e542:	6078      	str	r0, [r7, #4]
 800e544:	6039      	str	r1, [r7, #0]
#if( configSUPPORT_STATIC_ALLOCATION == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

  osSemaphoreId sema;
  
  if (semaphore_def->controlblock != NULL){
 800e546:	687b      	ldr	r3, [r7, #4]
 800e548:	685b      	ldr	r3, [r3, #4]
 800e54a:	2b00      	cmp	r3, #0
 800e54c:	d00f      	beq.n	800e56e <osSemaphoreCreate+0x32>
    if (count == 1) {
 800e54e:	683b      	ldr	r3, [r7, #0]
 800e550:	2b01      	cmp	r3, #1
 800e552:	d10a      	bne.n	800e56a <osSemaphoreCreate+0x2e>
      return xSemaphoreCreateBinaryStatic( semaphore_def->controlblock );
 800e554:	687b      	ldr	r3, [r7, #4]
 800e556:	685b      	ldr	r3, [r3, #4]
 800e558:	2203      	movs	r2, #3
 800e55a:	9200      	str	r2, [sp, #0]
 800e55c:	2200      	movs	r2, #0
 800e55e:	2100      	movs	r1, #0
 800e560:	2001      	movs	r0, #1
 800e562:	f000 faaf 	bl	800eac4 <xQueueGenericCreateStatic>
 800e566:	4603      	mov	r3, r0
 800e568:	e016      	b.n	800e598 <osSemaphoreCreate+0x5c>
    }
    else {
#if (configUSE_COUNTING_SEMAPHORES == 1 )
      return xSemaphoreCreateCountingStatic( count, count, semaphore_def->controlblock );
#else
      return NULL;
 800e56a:	2300      	movs	r3, #0
 800e56c:	e014      	b.n	800e598 <osSemaphoreCreate+0x5c>
#endif
    }
  }
  else {
    if (count == 1) {
 800e56e:	683b      	ldr	r3, [r7, #0]
 800e570:	2b01      	cmp	r3, #1
 800e572:	d110      	bne.n	800e596 <osSemaphoreCreate+0x5a>
      vSemaphoreCreateBinary(sema);
 800e574:	2203      	movs	r2, #3
 800e576:	2100      	movs	r1, #0
 800e578:	2001      	movs	r0, #1
 800e57a:	f000 fb20 	bl	800ebbe <xQueueGenericCreate>
 800e57e:	60f8      	str	r0, [r7, #12]
 800e580:	68fb      	ldr	r3, [r7, #12]
 800e582:	2b00      	cmp	r3, #0
 800e584:	d005      	beq.n	800e592 <osSemaphoreCreate+0x56>
 800e586:	2300      	movs	r3, #0
 800e588:	2200      	movs	r2, #0
 800e58a:	2100      	movs	r1, #0
 800e58c:	68f8      	ldr	r0, [r7, #12]
 800e58e:	f000 fbbd 	bl	800ed0c <xQueueGenericSend>
      return sema;
 800e592:	68fb      	ldr	r3, [r7, #12]
 800e594:	e000      	b.n	800e598 <osSemaphoreCreate+0x5c>
    }
    else {
#if (configUSE_COUNTING_SEMAPHORES == 1 )	
      return xSemaphoreCreateCounting(count, count);
#else
      return NULL;
 800e596:	2300      	movs	r3, #0
#else
    return NULL;
#endif
  }
#endif
}
 800e598:	4618      	mov	r0, r3
 800e59a:	3710      	adds	r7, #16
 800e59c:	46bd      	mov	sp, r7
 800e59e:	bd80      	pop	{r7, pc}

0800e5a0 <osSemaphoreWait>:
* @param  millisec      timeout value or 0 in case of no time-out.
* @retval  number of available tokens, or -1 in case of incorrect parameters.
* @note   MUST REMAIN UNCHANGED: \b osSemaphoreWait shall be consistent in every CMSIS-RTOS.
*/
int32_t osSemaphoreWait (osSemaphoreId semaphore_id, uint32_t millisec)
{
 800e5a0:	b580      	push	{r7, lr}
 800e5a2:	b084      	sub	sp, #16
 800e5a4:	af00      	add	r7, sp, #0
 800e5a6:	6078      	str	r0, [r7, #4]
 800e5a8:	6039      	str	r1, [r7, #0]
  TickType_t ticks;
  portBASE_TYPE taskWoken = pdFALSE;  
 800e5aa:	2300      	movs	r3, #0
 800e5ac:	60bb      	str	r3, [r7, #8]
  
  
  if (semaphore_id == NULL) {
 800e5ae:	687b      	ldr	r3, [r7, #4]
 800e5b0:	2b00      	cmp	r3, #0
 800e5b2:	d101      	bne.n	800e5b8 <osSemaphoreWait+0x18>
    return osErrorParameter;
 800e5b4:	2380      	movs	r3, #128	@ 0x80
 800e5b6:	e03a      	b.n	800e62e <osSemaphoreWait+0x8e>
  }
  
  ticks = 0;
 800e5b8:	2300      	movs	r3, #0
 800e5ba:	60fb      	str	r3, [r7, #12]
  if (millisec == osWaitForever) {
 800e5bc:	683b      	ldr	r3, [r7, #0]
 800e5be:	f1b3 3fff 	cmp.w	r3, #4294967295
 800e5c2:	d103      	bne.n	800e5cc <osSemaphoreWait+0x2c>
    ticks = portMAX_DELAY;
 800e5c4:	f04f 33ff 	mov.w	r3, #4294967295
 800e5c8:	60fb      	str	r3, [r7, #12]
 800e5ca:	e009      	b.n	800e5e0 <osSemaphoreWait+0x40>
  }
  else if (millisec != 0) {
 800e5cc:	683b      	ldr	r3, [r7, #0]
 800e5ce:	2b00      	cmp	r3, #0
 800e5d0:	d006      	beq.n	800e5e0 <osSemaphoreWait+0x40>
    ticks = millisec / portTICK_PERIOD_MS;
 800e5d2:	683b      	ldr	r3, [r7, #0]
 800e5d4:	60fb      	str	r3, [r7, #12]
    if (ticks == 0) {
 800e5d6:	68fb      	ldr	r3, [r7, #12]
 800e5d8:	2b00      	cmp	r3, #0
 800e5da:	d101      	bne.n	800e5e0 <osSemaphoreWait+0x40>
      ticks = 1;
 800e5dc:	2301      	movs	r3, #1
 800e5de:	60fb      	str	r3, [r7, #12]
    }
  }
  
  if (inHandlerMode()) {
 800e5e0:	f7ff fe7b 	bl	800e2da <inHandlerMode>
 800e5e4:	4603      	mov	r3, r0
 800e5e6:	2b00      	cmp	r3, #0
 800e5e8:	d017      	beq.n	800e61a <osSemaphoreWait+0x7a>
    if (xSemaphoreTakeFromISR(semaphore_id, &taskWoken) != pdTRUE) {
 800e5ea:	f107 0308 	add.w	r3, r7, #8
 800e5ee:	461a      	mov	r2, r3
 800e5f0:	2100      	movs	r1, #0
 800e5f2:	6878      	ldr	r0, [r7, #4]
 800e5f4:	f000 ffac 	bl	800f550 <xQueueReceiveFromISR>
 800e5f8:	4603      	mov	r3, r0
 800e5fa:	2b01      	cmp	r3, #1
 800e5fc:	d001      	beq.n	800e602 <osSemaphoreWait+0x62>
      return osErrorOS;
 800e5fe:	23ff      	movs	r3, #255	@ 0xff
 800e600:	e015      	b.n	800e62e <osSemaphoreWait+0x8e>
    }
	portEND_SWITCHING_ISR(taskWoken);
 800e602:	68bb      	ldr	r3, [r7, #8]
 800e604:	2b00      	cmp	r3, #0
 800e606:	d011      	beq.n	800e62c <osSemaphoreWait+0x8c>
 800e608:	4b0b      	ldr	r3, [pc, #44]	@ (800e638 <osSemaphoreWait+0x98>)
 800e60a:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800e60e:	601a      	str	r2, [r3, #0]
 800e610:	f3bf 8f4f 	dsb	sy
 800e614:	f3bf 8f6f 	isb	sy
 800e618:	e008      	b.n	800e62c <osSemaphoreWait+0x8c>
  }  
  else if (xSemaphoreTake(semaphore_id, ticks) != pdTRUE) {
 800e61a:	68f9      	ldr	r1, [r7, #12]
 800e61c:	6878      	ldr	r0, [r7, #4]
 800e61e:	f000 fe87 	bl	800f330 <xQueueSemaphoreTake>
 800e622:	4603      	mov	r3, r0
 800e624:	2b01      	cmp	r3, #1
 800e626:	d001      	beq.n	800e62c <osSemaphoreWait+0x8c>
    return osErrorOS;
 800e628:	23ff      	movs	r3, #255	@ 0xff
 800e62a:	e000      	b.n	800e62e <osSemaphoreWait+0x8e>
  }
  
  return osOK;
 800e62c:	2300      	movs	r3, #0
}
 800e62e:	4618      	mov	r0, r3
 800e630:	3710      	adds	r7, #16
 800e632:	46bd      	mov	sp, r7
 800e634:	bd80      	pop	{r7, pc}
 800e636:	bf00      	nop
 800e638:	e000ed04 	.word	0xe000ed04

0800e63c <osSemaphoreRelease>:
* @param  semaphore_id  semaphore object referenced with \ref osSemaphore.
* @retval  status code that indicates the execution status of the function.
* @note   MUST REMAIN UNCHANGED: \b osSemaphoreRelease shall be consistent in every CMSIS-RTOS.
*/
osStatus osSemaphoreRelease (osSemaphoreId semaphore_id)
{
 800e63c:	b580      	push	{r7, lr}
 800e63e:	b084      	sub	sp, #16
 800e640:	af00      	add	r7, sp, #0
 800e642:	6078      	str	r0, [r7, #4]
  osStatus result = osOK;
 800e644:	2300      	movs	r3, #0
 800e646:	60fb      	str	r3, [r7, #12]
  portBASE_TYPE taskWoken = pdFALSE;
 800e648:	2300      	movs	r3, #0
 800e64a:	60bb      	str	r3, [r7, #8]
  
  
  if (inHandlerMode()) {
 800e64c:	f7ff fe45 	bl	800e2da <inHandlerMode>
 800e650:	4603      	mov	r3, r0
 800e652:	2b00      	cmp	r3, #0
 800e654:	d016      	beq.n	800e684 <osSemaphoreRelease+0x48>
    if (xSemaphoreGiveFromISR(semaphore_id, &taskWoken) != pdTRUE) {
 800e656:	f107 0308 	add.w	r3, r7, #8
 800e65a:	4619      	mov	r1, r3
 800e65c:	6878      	ldr	r0, [r7, #4]
 800e65e:	f000 fcf5 	bl	800f04c <xQueueGiveFromISR>
 800e662:	4603      	mov	r3, r0
 800e664:	2b01      	cmp	r3, #1
 800e666:	d001      	beq.n	800e66c <osSemaphoreRelease+0x30>
      return osErrorOS;
 800e668:	23ff      	movs	r3, #255	@ 0xff
 800e66a:	e017      	b.n	800e69c <osSemaphoreRelease+0x60>
    }
    portEND_SWITCHING_ISR(taskWoken);
 800e66c:	68bb      	ldr	r3, [r7, #8]
 800e66e:	2b00      	cmp	r3, #0
 800e670:	d013      	beq.n	800e69a <osSemaphoreRelease+0x5e>
 800e672:	4b0c      	ldr	r3, [pc, #48]	@ (800e6a4 <osSemaphoreRelease+0x68>)
 800e674:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800e678:	601a      	str	r2, [r3, #0]
 800e67a:	f3bf 8f4f 	dsb	sy
 800e67e:	f3bf 8f6f 	isb	sy
 800e682:	e00a      	b.n	800e69a <osSemaphoreRelease+0x5e>
  }
  else {
    if (xSemaphoreGive(semaphore_id) != pdTRUE) {
 800e684:	2300      	movs	r3, #0
 800e686:	2200      	movs	r2, #0
 800e688:	2100      	movs	r1, #0
 800e68a:	6878      	ldr	r0, [r7, #4]
 800e68c:	f000 fb3e 	bl	800ed0c <xQueueGenericSend>
 800e690:	4603      	mov	r3, r0
 800e692:	2b01      	cmp	r3, #1
 800e694:	d001      	beq.n	800e69a <osSemaphoreRelease+0x5e>
      result = osErrorOS;
 800e696:	23ff      	movs	r3, #255	@ 0xff
 800e698:	60fb      	str	r3, [r7, #12]
    }
  }
  
  return result;
 800e69a:	68fb      	ldr	r3, [r7, #12]
}
 800e69c:	4618      	mov	r0, r3
 800e69e:	3710      	adds	r7, #16
 800e6a0:	46bd      	mov	sp, r7
 800e6a2:	bd80      	pop	{r7, pc}
 800e6a4:	e000ed04 	.word	0xe000ed04

0800e6a8 <osSemaphoreDelete>:
* @param  semaphore_id  semaphore object referenced with \ref osSemaphore.
* @retval  status code that indicates the execution status of the function.
* @note   MUST REMAIN UNCHANGED: \b osSemaphoreDelete shall be consistent in every CMSIS-RTOS.
*/
osStatus osSemaphoreDelete (osSemaphoreId semaphore_id)
{
 800e6a8:	b580      	push	{r7, lr}
 800e6aa:	b082      	sub	sp, #8
 800e6ac:	af00      	add	r7, sp, #0
 800e6ae:	6078      	str	r0, [r7, #4]
  if (inHandlerMode()) {
 800e6b0:	f7ff fe13 	bl	800e2da <inHandlerMode>
 800e6b4:	4603      	mov	r3, r0
 800e6b6:	2b00      	cmp	r3, #0
 800e6b8:	d001      	beq.n	800e6be <osSemaphoreDelete+0x16>
    return osErrorISR;
 800e6ba:	2382      	movs	r3, #130	@ 0x82
 800e6bc:	e003      	b.n	800e6c6 <osSemaphoreDelete+0x1e>
  }

  vSemaphoreDelete(semaphore_id);
 800e6be:	6878      	ldr	r0, [r7, #4]
 800e6c0:	f000 ffc8 	bl	800f654 <vQueueDelete>

  return osOK; 
 800e6c4:	2300      	movs	r3, #0
}
 800e6c6:	4618      	mov	r0, r3
 800e6c8:	3708      	adds	r7, #8
 800e6ca:	46bd      	mov	sp, r7
 800e6cc:	bd80      	pop	{r7, pc}

0800e6ce <osMessageCreate>:
* @param  thread_id     thread ID (obtained by \ref osThreadCreate or \ref osThreadGetId) or NULL.
* @retval  message queue ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osMessageCreate shall be consistent in every CMSIS-RTOS.
*/
osMessageQId osMessageCreate (const osMessageQDef_t *queue_def, osThreadId thread_id)
{
 800e6ce:	b590      	push	{r4, r7, lr}
 800e6d0:	b085      	sub	sp, #20
 800e6d2:	af02      	add	r7, sp, #8
 800e6d4:	6078      	str	r0, [r7, #4]
 800e6d6:	6039      	str	r1, [r7, #0]
  (void) thread_id;
  
#if( configSUPPORT_STATIC_ALLOCATION == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

  if ((queue_def->buffer != NULL) && (queue_def->controlblock != NULL)) {
 800e6d8:	687b      	ldr	r3, [r7, #4]
 800e6da:	689b      	ldr	r3, [r3, #8]
 800e6dc:	2b00      	cmp	r3, #0
 800e6de:	d011      	beq.n	800e704 <osMessageCreate+0x36>
 800e6e0:	687b      	ldr	r3, [r7, #4]
 800e6e2:	68db      	ldr	r3, [r3, #12]
 800e6e4:	2b00      	cmp	r3, #0
 800e6e6:	d00d      	beq.n	800e704 <osMessageCreate+0x36>
    return xQueueCreateStatic(queue_def->queue_sz, queue_def->item_sz, queue_def->buffer, queue_def->controlblock);
 800e6e8:	687b      	ldr	r3, [r7, #4]
 800e6ea:	6818      	ldr	r0, [r3, #0]
 800e6ec:	687b      	ldr	r3, [r7, #4]
 800e6ee:	6859      	ldr	r1, [r3, #4]
 800e6f0:	687b      	ldr	r3, [r7, #4]
 800e6f2:	689a      	ldr	r2, [r3, #8]
 800e6f4:	687b      	ldr	r3, [r7, #4]
 800e6f6:	68db      	ldr	r3, [r3, #12]
 800e6f8:	2400      	movs	r4, #0
 800e6fa:	9400      	str	r4, [sp, #0]
 800e6fc:	f000 f9e2 	bl	800eac4 <xQueueGenericCreateStatic>
 800e700:	4603      	mov	r3, r0
 800e702:	e008      	b.n	800e716 <osMessageCreate+0x48>
  }
  else {
    return xQueueCreate(queue_def->queue_sz, queue_def->item_sz);
 800e704:	687b      	ldr	r3, [r7, #4]
 800e706:	6818      	ldr	r0, [r3, #0]
 800e708:	687b      	ldr	r3, [r7, #4]
 800e70a:	685b      	ldr	r3, [r3, #4]
 800e70c:	2200      	movs	r2, #0
 800e70e:	4619      	mov	r1, r3
 800e710:	f000 fa55 	bl	800ebbe <xQueueGenericCreate>
 800e714:	4603      	mov	r3, r0
#elif ( configSUPPORT_STATIC_ALLOCATION == 1 )
  return xQueueCreateStatic(queue_def->queue_sz, queue_def->item_sz, queue_def->buffer, queue_def->controlblock);
#else  
  return xQueueCreate(queue_def->queue_sz, queue_def->item_sz);
#endif
}
 800e716:	4618      	mov	r0, r3
 800e718:	370c      	adds	r7, #12
 800e71a:	46bd      	mov	sp, r7
 800e71c:	bd90      	pop	{r4, r7, pc}
	...

0800e720 <osMessagePut>:
* @param  millisec  timeout value or 0 in case of no time-out.
* @retval status code that indicates the execution status of the function.
* @note   MUST REMAIN UNCHANGED: \b osMessagePut shall be consistent in every CMSIS-RTOS.
*/
osStatus osMessagePut (osMessageQId queue_id, uint32_t info, uint32_t millisec)
{
 800e720:	b580      	push	{r7, lr}
 800e722:	b086      	sub	sp, #24
 800e724:	af00      	add	r7, sp, #0
 800e726:	60f8      	str	r0, [r7, #12]
 800e728:	60b9      	str	r1, [r7, #8]
 800e72a:	607a      	str	r2, [r7, #4]
  portBASE_TYPE taskWoken = pdFALSE;
 800e72c:	2300      	movs	r3, #0
 800e72e:	613b      	str	r3, [r7, #16]
  TickType_t ticks;
  
  ticks = millisec / portTICK_PERIOD_MS;
 800e730:	687b      	ldr	r3, [r7, #4]
 800e732:	617b      	str	r3, [r7, #20]
  if (ticks == 0) {
 800e734:	697b      	ldr	r3, [r7, #20]
 800e736:	2b00      	cmp	r3, #0
 800e738:	d101      	bne.n	800e73e <osMessagePut+0x1e>
    ticks = 1;
 800e73a:	2301      	movs	r3, #1
 800e73c:	617b      	str	r3, [r7, #20]
  }
  
  if (inHandlerMode()) {
 800e73e:	f7ff fdcc 	bl	800e2da <inHandlerMode>
 800e742:	4603      	mov	r3, r0
 800e744:	2b00      	cmp	r3, #0
 800e746:	d018      	beq.n	800e77a <osMessagePut+0x5a>
    if (xQueueSendFromISR(queue_id, &info, &taskWoken) != pdTRUE) {
 800e748:	f107 0210 	add.w	r2, r7, #16
 800e74c:	f107 0108 	add.w	r1, r7, #8
 800e750:	2300      	movs	r3, #0
 800e752:	68f8      	ldr	r0, [r7, #12]
 800e754:	f000 fbdc 	bl	800ef10 <xQueueGenericSendFromISR>
 800e758:	4603      	mov	r3, r0
 800e75a:	2b01      	cmp	r3, #1
 800e75c:	d001      	beq.n	800e762 <osMessagePut+0x42>
      return osErrorOS;
 800e75e:	23ff      	movs	r3, #255	@ 0xff
 800e760:	e018      	b.n	800e794 <osMessagePut+0x74>
    }
    portEND_SWITCHING_ISR(taskWoken);
 800e762:	693b      	ldr	r3, [r7, #16]
 800e764:	2b00      	cmp	r3, #0
 800e766:	d014      	beq.n	800e792 <osMessagePut+0x72>
 800e768:	4b0c      	ldr	r3, [pc, #48]	@ (800e79c <osMessagePut+0x7c>)
 800e76a:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800e76e:	601a      	str	r2, [r3, #0]
 800e770:	f3bf 8f4f 	dsb	sy
 800e774:	f3bf 8f6f 	isb	sy
 800e778:	e00b      	b.n	800e792 <osMessagePut+0x72>
  }
  else {
    if (xQueueSend(queue_id, &info, ticks) != pdTRUE) {
 800e77a:	f107 0108 	add.w	r1, r7, #8
 800e77e:	2300      	movs	r3, #0
 800e780:	697a      	ldr	r2, [r7, #20]
 800e782:	68f8      	ldr	r0, [r7, #12]
 800e784:	f000 fac2 	bl	800ed0c <xQueueGenericSend>
 800e788:	4603      	mov	r3, r0
 800e78a:	2b01      	cmp	r3, #1
 800e78c:	d001      	beq.n	800e792 <osMessagePut+0x72>
      return osErrorOS;
 800e78e:	23ff      	movs	r3, #255	@ 0xff
 800e790:	e000      	b.n	800e794 <osMessagePut+0x74>
    }
  }
  
  return osOK;
 800e792:	2300      	movs	r3, #0
}
 800e794:	4618      	mov	r0, r3
 800e796:	3718      	adds	r7, #24
 800e798:	46bd      	mov	sp, r7
 800e79a:	bd80      	pop	{r7, pc}
 800e79c:	e000ed04 	.word	0xe000ed04

0800e7a0 <osMessageGet>:
* @param  millisec  timeout value or 0 in case of no time-out.
* @retval event information that includes status code.
* @note   MUST REMAIN UNCHANGED: \b osMessageGet shall be consistent in every CMSIS-RTOS.
*/
osEvent osMessageGet (osMessageQId queue_id, uint32_t millisec)
{
 800e7a0:	b590      	push	{r4, r7, lr}
 800e7a2:	b08b      	sub	sp, #44	@ 0x2c
 800e7a4:	af00      	add	r7, sp, #0
 800e7a6:	60f8      	str	r0, [r7, #12]
 800e7a8:	60b9      	str	r1, [r7, #8]
 800e7aa:	607a      	str	r2, [r7, #4]
  portBASE_TYPE taskWoken;
  TickType_t ticks;
  osEvent event;
  
  event.def.message_id = queue_id;
 800e7ac:	68bb      	ldr	r3, [r7, #8]
 800e7ae:	61fb      	str	r3, [r7, #28]
  event.value.v = 0;
 800e7b0:	2300      	movs	r3, #0
 800e7b2:	61bb      	str	r3, [r7, #24]
  
  if (queue_id == NULL) {
 800e7b4:	68bb      	ldr	r3, [r7, #8]
 800e7b6:	2b00      	cmp	r3, #0
 800e7b8:	d10a      	bne.n	800e7d0 <osMessageGet+0x30>
    event.status = osErrorParameter;
 800e7ba:	2380      	movs	r3, #128	@ 0x80
 800e7bc:	617b      	str	r3, [r7, #20]
    return event;
 800e7be:	68fb      	ldr	r3, [r7, #12]
 800e7c0:	461c      	mov	r4, r3
 800e7c2:	f107 0314 	add.w	r3, r7, #20
 800e7c6:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 800e7ca:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 800e7ce:	e054      	b.n	800e87a <osMessageGet+0xda>
  }
  
  taskWoken = pdFALSE;
 800e7d0:	2300      	movs	r3, #0
 800e7d2:	623b      	str	r3, [r7, #32]
  
  ticks = 0;
 800e7d4:	2300      	movs	r3, #0
 800e7d6:	627b      	str	r3, [r7, #36]	@ 0x24
  if (millisec == osWaitForever) {
 800e7d8:	687b      	ldr	r3, [r7, #4]
 800e7da:	f1b3 3fff 	cmp.w	r3, #4294967295
 800e7de:	d103      	bne.n	800e7e8 <osMessageGet+0x48>
    ticks = portMAX_DELAY;
 800e7e0:	f04f 33ff 	mov.w	r3, #4294967295
 800e7e4:	627b      	str	r3, [r7, #36]	@ 0x24
 800e7e6:	e009      	b.n	800e7fc <osMessageGet+0x5c>
  }
  else if (millisec != 0) {
 800e7e8:	687b      	ldr	r3, [r7, #4]
 800e7ea:	2b00      	cmp	r3, #0
 800e7ec:	d006      	beq.n	800e7fc <osMessageGet+0x5c>
    ticks = millisec / portTICK_PERIOD_MS;
 800e7ee:	687b      	ldr	r3, [r7, #4]
 800e7f0:	627b      	str	r3, [r7, #36]	@ 0x24
    if (ticks == 0) {
 800e7f2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800e7f4:	2b00      	cmp	r3, #0
 800e7f6:	d101      	bne.n	800e7fc <osMessageGet+0x5c>
      ticks = 1;
 800e7f8:	2301      	movs	r3, #1
 800e7fa:	627b      	str	r3, [r7, #36]	@ 0x24
    }
  }
  
  if (inHandlerMode()) {
 800e7fc:	f7ff fd6d 	bl	800e2da <inHandlerMode>
 800e800:	4603      	mov	r3, r0
 800e802:	2b00      	cmp	r3, #0
 800e804:	d01c      	beq.n	800e840 <osMessageGet+0xa0>
    if (xQueueReceiveFromISR(queue_id, &event.value.v, &taskWoken) == pdTRUE) {
 800e806:	f107 0220 	add.w	r2, r7, #32
 800e80a:	f107 0314 	add.w	r3, r7, #20
 800e80e:	3304      	adds	r3, #4
 800e810:	4619      	mov	r1, r3
 800e812:	68b8      	ldr	r0, [r7, #8]
 800e814:	f000 fe9c 	bl	800f550 <xQueueReceiveFromISR>
 800e818:	4603      	mov	r3, r0
 800e81a:	2b01      	cmp	r3, #1
 800e81c:	d102      	bne.n	800e824 <osMessageGet+0x84>
      /* We have mail */
      event.status = osEventMessage;
 800e81e:	2310      	movs	r3, #16
 800e820:	617b      	str	r3, [r7, #20]
 800e822:	e001      	b.n	800e828 <osMessageGet+0x88>
    }
    else {
      event.status = osOK;
 800e824:	2300      	movs	r3, #0
 800e826:	617b      	str	r3, [r7, #20]
    }
    portEND_SWITCHING_ISR(taskWoken);
 800e828:	6a3b      	ldr	r3, [r7, #32]
 800e82a:	2b00      	cmp	r3, #0
 800e82c:	d01d      	beq.n	800e86a <osMessageGet+0xca>
 800e82e:	4b15      	ldr	r3, [pc, #84]	@ (800e884 <osMessageGet+0xe4>)
 800e830:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800e834:	601a      	str	r2, [r3, #0]
 800e836:	f3bf 8f4f 	dsb	sy
 800e83a:	f3bf 8f6f 	isb	sy
 800e83e:	e014      	b.n	800e86a <osMessageGet+0xca>
  }
  else {
    if (xQueueReceive(queue_id, &event.value.v, ticks) == pdTRUE) {
 800e840:	f107 0314 	add.w	r3, r7, #20
 800e844:	3304      	adds	r3, #4
 800e846:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800e848:	4619      	mov	r1, r3
 800e84a:	68b8      	ldr	r0, [r7, #8]
 800e84c:	f000 fc8e 	bl	800f16c <xQueueReceive>
 800e850:	4603      	mov	r3, r0
 800e852:	2b01      	cmp	r3, #1
 800e854:	d102      	bne.n	800e85c <osMessageGet+0xbc>
      /* We have mail */
      event.status = osEventMessage;
 800e856:	2310      	movs	r3, #16
 800e858:	617b      	str	r3, [r7, #20]
 800e85a:	e006      	b.n	800e86a <osMessageGet+0xca>
    }
    else {
      event.status = (ticks == 0) ? osOK : osEventTimeout;
 800e85c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800e85e:	2b00      	cmp	r3, #0
 800e860:	d101      	bne.n	800e866 <osMessageGet+0xc6>
 800e862:	2300      	movs	r3, #0
 800e864:	e000      	b.n	800e868 <osMessageGet+0xc8>
 800e866:	2340      	movs	r3, #64	@ 0x40
 800e868:	617b      	str	r3, [r7, #20]
    }
  }
  
  return event;
 800e86a:	68fb      	ldr	r3, [r7, #12]
 800e86c:	461c      	mov	r4, r3
 800e86e:	f107 0314 	add.w	r3, r7, #20
 800e872:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 800e876:	e884 0007 	stmia.w	r4, {r0, r1, r2}
}
 800e87a:	68f8      	ldr	r0, [r7, #12]
 800e87c:	372c      	adds	r7, #44	@ 0x2c
 800e87e:	46bd      	mov	sp, r7
 800e880:	bd90      	pop	{r4, r7, pc}
 800e882:	bf00      	nop
 800e884:	e000ed04 	.word	0xe000ed04

0800e888 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 800e888:	b480      	push	{r7}
 800e88a:	b083      	sub	sp, #12
 800e88c:	af00      	add	r7, sp, #0
 800e88e:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800e890:	687b      	ldr	r3, [r7, #4]
 800e892:	f103 0208 	add.w	r2, r3, #8
 800e896:	687b      	ldr	r3, [r7, #4]
 800e898:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 800e89a:	687b      	ldr	r3, [r7, #4]
 800e89c:	f04f 32ff 	mov.w	r2, #4294967295
 800e8a0:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800e8a2:	687b      	ldr	r3, [r7, #4]
 800e8a4:	f103 0208 	add.w	r2, r3, #8
 800e8a8:	687b      	ldr	r3, [r7, #4]
 800e8aa:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800e8ac:	687b      	ldr	r3, [r7, #4]
 800e8ae:	f103 0208 	add.w	r2, r3, #8
 800e8b2:	687b      	ldr	r3, [r7, #4]
 800e8b4:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 800e8b6:	687b      	ldr	r3, [r7, #4]
 800e8b8:	2200      	movs	r2, #0
 800e8ba:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 800e8bc:	bf00      	nop
 800e8be:	370c      	adds	r7, #12
 800e8c0:	46bd      	mov	sp, r7
 800e8c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e8c6:	4770      	bx	lr

0800e8c8 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 800e8c8:	b480      	push	{r7}
 800e8ca:	b083      	sub	sp, #12
 800e8cc:	af00      	add	r7, sp, #0
 800e8ce:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 800e8d0:	687b      	ldr	r3, [r7, #4]
 800e8d2:	2200      	movs	r2, #0
 800e8d4:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 800e8d6:	bf00      	nop
 800e8d8:	370c      	adds	r7, #12
 800e8da:	46bd      	mov	sp, r7
 800e8dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e8e0:	4770      	bx	lr

0800e8e2 <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 800e8e2:	b480      	push	{r7}
 800e8e4:	b085      	sub	sp, #20
 800e8e6:	af00      	add	r7, sp, #0
 800e8e8:	6078      	str	r0, [r7, #4]
 800e8ea:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 800e8ec:	687b      	ldr	r3, [r7, #4]
 800e8ee:	685b      	ldr	r3, [r3, #4]
 800e8f0:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 800e8f2:	683b      	ldr	r3, [r7, #0]
 800e8f4:	68fa      	ldr	r2, [r7, #12]
 800e8f6:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 800e8f8:	68fb      	ldr	r3, [r7, #12]
 800e8fa:	689a      	ldr	r2, [r3, #8]
 800e8fc:	683b      	ldr	r3, [r7, #0]
 800e8fe:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 800e900:	68fb      	ldr	r3, [r7, #12]
 800e902:	689b      	ldr	r3, [r3, #8]
 800e904:	683a      	ldr	r2, [r7, #0]
 800e906:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 800e908:	68fb      	ldr	r3, [r7, #12]
 800e90a:	683a      	ldr	r2, [r7, #0]
 800e90c:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 800e90e:	683b      	ldr	r3, [r7, #0]
 800e910:	687a      	ldr	r2, [r7, #4]
 800e912:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 800e914:	687b      	ldr	r3, [r7, #4]
 800e916:	681b      	ldr	r3, [r3, #0]
 800e918:	1c5a      	adds	r2, r3, #1
 800e91a:	687b      	ldr	r3, [r7, #4]
 800e91c:	601a      	str	r2, [r3, #0]
}
 800e91e:	bf00      	nop
 800e920:	3714      	adds	r7, #20
 800e922:	46bd      	mov	sp, r7
 800e924:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e928:	4770      	bx	lr

0800e92a <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 800e92a:	b480      	push	{r7}
 800e92c:	b085      	sub	sp, #20
 800e92e:	af00      	add	r7, sp, #0
 800e930:	6078      	str	r0, [r7, #4]
 800e932:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 800e934:	683b      	ldr	r3, [r7, #0]
 800e936:	681b      	ldr	r3, [r3, #0]
 800e938:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 800e93a:	68bb      	ldr	r3, [r7, #8]
 800e93c:	f1b3 3fff 	cmp.w	r3, #4294967295
 800e940:	d103      	bne.n	800e94a <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 800e942:	687b      	ldr	r3, [r7, #4]
 800e944:	691b      	ldr	r3, [r3, #16]
 800e946:	60fb      	str	r3, [r7, #12]
 800e948:	e00c      	b.n	800e964 <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 800e94a:	687b      	ldr	r3, [r7, #4]
 800e94c:	3308      	adds	r3, #8
 800e94e:	60fb      	str	r3, [r7, #12]
 800e950:	e002      	b.n	800e958 <vListInsert+0x2e>
 800e952:	68fb      	ldr	r3, [r7, #12]
 800e954:	685b      	ldr	r3, [r3, #4]
 800e956:	60fb      	str	r3, [r7, #12]
 800e958:	68fb      	ldr	r3, [r7, #12]
 800e95a:	685b      	ldr	r3, [r3, #4]
 800e95c:	681b      	ldr	r3, [r3, #0]
 800e95e:	68ba      	ldr	r2, [r7, #8]
 800e960:	429a      	cmp	r2, r3
 800e962:	d2f6      	bcs.n	800e952 <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 800e964:	68fb      	ldr	r3, [r7, #12]
 800e966:	685a      	ldr	r2, [r3, #4]
 800e968:	683b      	ldr	r3, [r7, #0]
 800e96a:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 800e96c:	683b      	ldr	r3, [r7, #0]
 800e96e:	685b      	ldr	r3, [r3, #4]
 800e970:	683a      	ldr	r2, [r7, #0]
 800e972:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 800e974:	683b      	ldr	r3, [r7, #0]
 800e976:	68fa      	ldr	r2, [r7, #12]
 800e978:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 800e97a:	68fb      	ldr	r3, [r7, #12]
 800e97c:	683a      	ldr	r2, [r7, #0]
 800e97e:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 800e980:	683b      	ldr	r3, [r7, #0]
 800e982:	687a      	ldr	r2, [r7, #4]
 800e984:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 800e986:	687b      	ldr	r3, [r7, #4]
 800e988:	681b      	ldr	r3, [r3, #0]
 800e98a:	1c5a      	adds	r2, r3, #1
 800e98c:	687b      	ldr	r3, [r7, #4]
 800e98e:	601a      	str	r2, [r3, #0]
}
 800e990:	bf00      	nop
 800e992:	3714      	adds	r7, #20
 800e994:	46bd      	mov	sp, r7
 800e996:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e99a:	4770      	bx	lr

0800e99c <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 800e99c:	b480      	push	{r7}
 800e99e:	b085      	sub	sp, #20
 800e9a0:	af00      	add	r7, sp, #0
 800e9a2:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 800e9a4:	687b      	ldr	r3, [r7, #4]
 800e9a6:	691b      	ldr	r3, [r3, #16]
 800e9a8:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 800e9aa:	687b      	ldr	r3, [r7, #4]
 800e9ac:	685b      	ldr	r3, [r3, #4]
 800e9ae:	687a      	ldr	r2, [r7, #4]
 800e9b0:	6892      	ldr	r2, [r2, #8]
 800e9b2:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 800e9b4:	687b      	ldr	r3, [r7, #4]
 800e9b6:	689b      	ldr	r3, [r3, #8]
 800e9b8:	687a      	ldr	r2, [r7, #4]
 800e9ba:	6852      	ldr	r2, [r2, #4]
 800e9bc:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 800e9be:	68fb      	ldr	r3, [r7, #12]
 800e9c0:	685b      	ldr	r3, [r3, #4]
 800e9c2:	687a      	ldr	r2, [r7, #4]
 800e9c4:	429a      	cmp	r2, r3
 800e9c6:	d103      	bne.n	800e9d0 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 800e9c8:	687b      	ldr	r3, [r7, #4]
 800e9ca:	689a      	ldr	r2, [r3, #8]
 800e9cc:	68fb      	ldr	r3, [r7, #12]
 800e9ce:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 800e9d0:	687b      	ldr	r3, [r7, #4]
 800e9d2:	2200      	movs	r2, #0
 800e9d4:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 800e9d6:	68fb      	ldr	r3, [r7, #12]
 800e9d8:	681b      	ldr	r3, [r3, #0]
 800e9da:	1e5a      	subs	r2, r3, #1
 800e9dc:	68fb      	ldr	r3, [r7, #12]
 800e9de:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 800e9e0:	68fb      	ldr	r3, [r7, #12]
 800e9e2:	681b      	ldr	r3, [r3, #0]
}
 800e9e4:	4618      	mov	r0, r3
 800e9e6:	3714      	adds	r7, #20
 800e9e8:	46bd      	mov	sp, r7
 800e9ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e9ee:	4770      	bx	lr

0800e9f0 <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 800e9f0:	b580      	push	{r7, lr}
 800e9f2:	b084      	sub	sp, #16
 800e9f4:	af00      	add	r7, sp, #0
 800e9f6:	6078      	str	r0, [r7, #4]
 800e9f8:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 800e9fa:	687b      	ldr	r3, [r7, #4]
 800e9fc:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 800e9fe:	68fb      	ldr	r3, [r7, #12]
 800ea00:	2b00      	cmp	r3, #0
 800ea02:	d10b      	bne.n	800ea1c <xQueueGenericReset+0x2c>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 800ea04:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800ea08:	f383 8811 	msr	BASEPRI, r3
 800ea0c:	f3bf 8f6f 	isb	sy
 800ea10:	f3bf 8f4f 	dsb	sy
 800ea14:	60bb      	str	r3, [r7, #8]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 800ea16:	bf00      	nop
 800ea18:	bf00      	nop
 800ea1a:	e7fd      	b.n	800ea18 <xQueueGenericReset+0x28>

	taskENTER_CRITICAL();
 800ea1c:	f002 f8e4 	bl	8010be8 <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800ea20:	68fb      	ldr	r3, [r7, #12]
 800ea22:	681a      	ldr	r2, [r3, #0]
 800ea24:	68fb      	ldr	r3, [r7, #12]
 800ea26:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800ea28:	68f9      	ldr	r1, [r7, #12]
 800ea2a:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 800ea2c:	fb01 f303 	mul.w	r3, r1, r3
 800ea30:	441a      	add	r2, r3
 800ea32:	68fb      	ldr	r3, [r7, #12]
 800ea34:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 800ea36:	68fb      	ldr	r3, [r7, #12]
 800ea38:	2200      	movs	r2, #0
 800ea3a:	639a      	str	r2, [r3, #56]	@ 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 800ea3c:	68fb      	ldr	r3, [r7, #12]
 800ea3e:	681a      	ldr	r2, [r3, #0]
 800ea40:	68fb      	ldr	r3, [r7, #12]
 800ea42:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800ea44:	68fb      	ldr	r3, [r7, #12]
 800ea46:	681a      	ldr	r2, [r3, #0]
 800ea48:	68fb      	ldr	r3, [r7, #12]
 800ea4a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800ea4c:	3b01      	subs	r3, #1
 800ea4e:	68f9      	ldr	r1, [r7, #12]
 800ea50:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 800ea52:	fb01 f303 	mul.w	r3, r1, r3
 800ea56:	441a      	add	r2, r3
 800ea58:	68fb      	ldr	r3, [r7, #12]
 800ea5a:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 800ea5c:	68fb      	ldr	r3, [r7, #12]
 800ea5e:	22ff      	movs	r2, #255	@ 0xff
 800ea60:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 800ea64:	68fb      	ldr	r3, [r7, #12]
 800ea66:	22ff      	movs	r2, #255	@ 0xff
 800ea68:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

		if( xNewQueue == pdFALSE )
 800ea6c:	683b      	ldr	r3, [r7, #0]
 800ea6e:	2b00      	cmp	r3, #0
 800ea70:	d114      	bne.n	800ea9c <xQueueGenericReset+0xac>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800ea72:	68fb      	ldr	r3, [r7, #12]
 800ea74:	691b      	ldr	r3, [r3, #16]
 800ea76:	2b00      	cmp	r3, #0
 800ea78:	d01a      	beq.n	800eab0 <xQueueGenericReset+0xc0>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800ea7a:	68fb      	ldr	r3, [r7, #12]
 800ea7c:	3310      	adds	r3, #16
 800ea7e:	4618      	mov	r0, r3
 800ea80:	f001 fb98 	bl	80101b4 <xTaskRemoveFromEventList>
 800ea84:	4603      	mov	r3, r0
 800ea86:	2b00      	cmp	r3, #0
 800ea88:	d012      	beq.n	800eab0 <xQueueGenericReset+0xc0>
				{
					queueYIELD_IF_USING_PREEMPTION();
 800ea8a:	4b0d      	ldr	r3, [pc, #52]	@ (800eac0 <xQueueGenericReset+0xd0>)
 800ea8c:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800ea90:	601a      	str	r2, [r3, #0]
 800ea92:	f3bf 8f4f 	dsb	sy
 800ea96:	f3bf 8f6f 	isb	sy
 800ea9a:	e009      	b.n	800eab0 <xQueueGenericReset+0xc0>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 800ea9c:	68fb      	ldr	r3, [r7, #12]
 800ea9e:	3310      	adds	r3, #16
 800eaa0:	4618      	mov	r0, r3
 800eaa2:	f7ff fef1 	bl	800e888 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 800eaa6:	68fb      	ldr	r3, [r7, #12]
 800eaa8:	3324      	adds	r3, #36	@ 0x24
 800eaaa:	4618      	mov	r0, r3
 800eaac:	f7ff feec 	bl	800e888 <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 800eab0:	f002 f8cc 	bl	8010c4c <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 800eab4:	2301      	movs	r3, #1
}
 800eab6:	4618      	mov	r0, r3
 800eab8:	3710      	adds	r7, #16
 800eaba:	46bd      	mov	sp, r7
 800eabc:	bd80      	pop	{r7, pc}
 800eabe:	bf00      	nop
 800eac0:	e000ed04 	.word	0xe000ed04

0800eac4 <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 800eac4:	b580      	push	{r7, lr}
 800eac6:	b08e      	sub	sp, #56	@ 0x38
 800eac8:	af02      	add	r7, sp, #8
 800eaca:	60f8      	str	r0, [r7, #12]
 800eacc:	60b9      	str	r1, [r7, #8]
 800eace:	607a      	str	r2, [r7, #4]
 800ead0:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 800ead2:	68fb      	ldr	r3, [r7, #12]
 800ead4:	2b00      	cmp	r3, #0
 800ead6:	d10b      	bne.n	800eaf0 <xQueueGenericCreateStatic+0x2c>
	__asm volatile
 800ead8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800eadc:	f383 8811 	msr	BASEPRI, r3
 800eae0:	f3bf 8f6f 	isb	sy
 800eae4:	f3bf 8f4f 	dsb	sy
 800eae8:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 800eaea:	bf00      	nop
 800eaec:	bf00      	nop
 800eaee:	e7fd      	b.n	800eaec <xQueueGenericCreateStatic+0x28>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 800eaf0:	683b      	ldr	r3, [r7, #0]
 800eaf2:	2b00      	cmp	r3, #0
 800eaf4:	d10b      	bne.n	800eb0e <xQueueGenericCreateStatic+0x4a>
	__asm volatile
 800eaf6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800eafa:	f383 8811 	msr	BASEPRI, r3
 800eafe:	f3bf 8f6f 	isb	sy
 800eb02:	f3bf 8f4f 	dsb	sy
 800eb06:	627b      	str	r3, [r7, #36]	@ 0x24
}
 800eb08:	bf00      	nop
 800eb0a:	bf00      	nop
 800eb0c:	e7fd      	b.n	800eb0a <xQueueGenericCreateStatic+0x46>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 800eb0e:	687b      	ldr	r3, [r7, #4]
 800eb10:	2b00      	cmp	r3, #0
 800eb12:	d002      	beq.n	800eb1a <xQueueGenericCreateStatic+0x56>
 800eb14:	68bb      	ldr	r3, [r7, #8]
 800eb16:	2b00      	cmp	r3, #0
 800eb18:	d001      	beq.n	800eb1e <xQueueGenericCreateStatic+0x5a>
 800eb1a:	2301      	movs	r3, #1
 800eb1c:	e000      	b.n	800eb20 <xQueueGenericCreateStatic+0x5c>
 800eb1e:	2300      	movs	r3, #0
 800eb20:	2b00      	cmp	r3, #0
 800eb22:	d10b      	bne.n	800eb3c <xQueueGenericCreateStatic+0x78>
	__asm volatile
 800eb24:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800eb28:	f383 8811 	msr	BASEPRI, r3
 800eb2c:	f3bf 8f6f 	isb	sy
 800eb30:	f3bf 8f4f 	dsb	sy
 800eb34:	623b      	str	r3, [r7, #32]
}
 800eb36:	bf00      	nop
 800eb38:	bf00      	nop
 800eb3a:	e7fd      	b.n	800eb38 <xQueueGenericCreateStatic+0x74>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 800eb3c:	687b      	ldr	r3, [r7, #4]
 800eb3e:	2b00      	cmp	r3, #0
 800eb40:	d102      	bne.n	800eb48 <xQueueGenericCreateStatic+0x84>
 800eb42:	68bb      	ldr	r3, [r7, #8]
 800eb44:	2b00      	cmp	r3, #0
 800eb46:	d101      	bne.n	800eb4c <xQueueGenericCreateStatic+0x88>
 800eb48:	2301      	movs	r3, #1
 800eb4a:	e000      	b.n	800eb4e <xQueueGenericCreateStatic+0x8a>
 800eb4c:	2300      	movs	r3, #0
 800eb4e:	2b00      	cmp	r3, #0
 800eb50:	d10b      	bne.n	800eb6a <xQueueGenericCreateStatic+0xa6>
	__asm volatile
 800eb52:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800eb56:	f383 8811 	msr	BASEPRI, r3
 800eb5a:	f3bf 8f6f 	isb	sy
 800eb5e:	f3bf 8f4f 	dsb	sy
 800eb62:	61fb      	str	r3, [r7, #28]
}
 800eb64:	bf00      	nop
 800eb66:	bf00      	nop
 800eb68:	e7fd      	b.n	800eb66 <xQueueGenericCreateStatic+0xa2>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 800eb6a:	2348      	movs	r3, #72	@ 0x48
 800eb6c:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 800eb6e:	697b      	ldr	r3, [r7, #20]
 800eb70:	2b48      	cmp	r3, #72	@ 0x48
 800eb72:	d00b      	beq.n	800eb8c <xQueueGenericCreateStatic+0xc8>
	__asm volatile
 800eb74:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800eb78:	f383 8811 	msr	BASEPRI, r3
 800eb7c:	f3bf 8f6f 	isb	sy
 800eb80:	f3bf 8f4f 	dsb	sy
 800eb84:	61bb      	str	r3, [r7, #24]
}
 800eb86:	bf00      	nop
 800eb88:	bf00      	nop
 800eb8a:	e7fd      	b.n	800eb88 <xQueueGenericCreateStatic+0xc4>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 800eb8c:	697b      	ldr	r3, [r7, #20]
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 800eb8e:	683b      	ldr	r3, [r7, #0]
 800eb90:	62fb      	str	r3, [r7, #44]	@ 0x2c

		if( pxNewQueue != NULL )
 800eb92:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800eb94:	2b00      	cmp	r3, #0
 800eb96:	d00d      	beq.n	800ebb4 <xQueueGenericCreateStatic+0xf0>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 800eb98:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800eb9a:	2201      	movs	r2, #1
 800eb9c:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 800eba0:	f897 2038 	ldrb.w	r2, [r7, #56]	@ 0x38
 800eba4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800eba6:	9300      	str	r3, [sp, #0]
 800eba8:	4613      	mov	r3, r2
 800ebaa:	687a      	ldr	r2, [r7, #4]
 800ebac:	68b9      	ldr	r1, [r7, #8]
 800ebae:	68f8      	ldr	r0, [r7, #12]
 800ebb0:	f000 f840 	bl	800ec34 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 800ebb4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
	}
 800ebb6:	4618      	mov	r0, r3
 800ebb8:	3730      	adds	r7, #48	@ 0x30
 800ebba:	46bd      	mov	sp, r7
 800ebbc:	bd80      	pop	{r7, pc}

0800ebbe <xQueueGenericCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, const uint8_t ucQueueType )
	{
 800ebbe:	b580      	push	{r7, lr}
 800ebc0:	b08a      	sub	sp, #40	@ 0x28
 800ebc2:	af02      	add	r7, sp, #8
 800ebc4:	60f8      	str	r0, [r7, #12]
 800ebc6:	60b9      	str	r1, [r7, #8]
 800ebc8:	4613      	mov	r3, r2
 800ebca:	71fb      	strb	r3, [r7, #7]
	Queue_t *pxNewQueue;
	size_t xQueueSizeInBytes;
	uint8_t *pucQueueStorage;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 800ebcc:	68fb      	ldr	r3, [r7, #12]
 800ebce:	2b00      	cmp	r3, #0
 800ebd0:	d10b      	bne.n	800ebea <xQueueGenericCreate+0x2c>
	__asm volatile
 800ebd2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800ebd6:	f383 8811 	msr	BASEPRI, r3
 800ebda:	f3bf 8f6f 	isb	sy
 800ebde:	f3bf 8f4f 	dsb	sy
 800ebe2:	613b      	str	r3, [r7, #16]
}
 800ebe4:	bf00      	nop
 800ebe6:	bf00      	nop
 800ebe8:	e7fd      	b.n	800ebe6 <xQueueGenericCreate+0x28>

		/* Allocate enough space to hold the maximum number of items that
		can be in the queue at any time.  It is valid for uxItemSize to be
		zero in the case the queue is used as a semaphore. */
		xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800ebea:	68fb      	ldr	r3, [r7, #12]
 800ebec:	68ba      	ldr	r2, [r7, #8]
 800ebee:	fb02 f303 	mul.w	r3, r2, r3
 800ebf2:	61fb      	str	r3, [r7, #28]
		alignment requirements of the Queue_t structure - which in this case
		is an int8_t *.  Therefore, whenever the stack alignment requirements
		are greater than or equal to the pointer to char requirements the cast
		is safe.  In other cases alignment requirements are not strict (one or
		two bytes). */
		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes ); /*lint !e9087 !e9079 see comment above. */
 800ebf4:	69fb      	ldr	r3, [r7, #28]
 800ebf6:	3348      	adds	r3, #72	@ 0x48
 800ebf8:	4618      	mov	r0, r3
 800ebfa:	f002 f917 	bl	8010e2c <pvPortMalloc>
 800ebfe:	61b8      	str	r0, [r7, #24]

		if( pxNewQueue != NULL )
 800ec00:	69bb      	ldr	r3, [r7, #24]
 800ec02:	2b00      	cmp	r3, #0
 800ec04:	d011      	beq.n	800ec2a <xQueueGenericCreate+0x6c>
		{
			/* Jump past the queue structure to find the location of the queue
			storage area. */
			pucQueueStorage = ( uint8_t * ) pxNewQueue;
 800ec06:	69bb      	ldr	r3, [r7, #24]
 800ec08:	617b      	str	r3, [r7, #20]
			pucQueueStorage += sizeof( Queue_t ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800ec0a:	697b      	ldr	r3, [r7, #20]
 800ec0c:	3348      	adds	r3, #72	@ 0x48
 800ec0e:	617b      	str	r3, [r7, #20]
			#if( configSUPPORT_STATIC_ALLOCATION == 1 )
			{
				/* Queues can be created either statically or dynamically, so
				note this task was created dynamically in case it is later
				deleted. */
				pxNewQueue->ucStaticallyAllocated = pdFALSE;
 800ec10:	69bb      	ldr	r3, [r7, #24]
 800ec12:	2200      	movs	r2, #0
 800ec14:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 800ec18:	79fa      	ldrb	r2, [r7, #7]
 800ec1a:	69bb      	ldr	r3, [r7, #24]
 800ec1c:	9300      	str	r3, [sp, #0]
 800ec1e:	4613      	mov	r3, r2
 800ec20:	697a      	ldr	r2, [r7, #20]
 800ec22:	68b9      	ldr	r1, [r7, #8]
 800ec24:	68f8      	ldr	r0, [r7, #12]
 800ec26:	f000 f805 	bl	800ec34 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 800ec2a:	69bb      	ldr	r3, [r7, #24]
	}
 800ec2c:	4618      	mov	r0, r3
 800ec2e:	3720      	adds	r7, #32
 800ec30:	46bd      	mov	sp, r7
 800ec32:	bd80      	pop	{r7, pc}

0800ec34 <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 800ec34:	b580      	push	{r7, lr}
 800ec36:	b084      	sub	sp, #16
 800ec38:	af00      	add	r7, sp, #0
 800ec3a:	60f8      	str	r0, [r7, #12]
 800ec3c:	60b9      	str	r1, [r7, #8]
 800ec3e:	607a      	str	r2, [r7, #4]
 800ec40:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 800ec42:	68bb      	ldr	r3, [r7, #8]
 800ec44:	2b00      	cmp	r3, #0
 800ec46:	d103      	bne.n	800ec50 <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 800ec48:	69bb      	ldr	r3, [r7, #24]
 800ec4a:	69ba      	ldr	r2, [r7, #24]
 800ec4c:	601a      	str	r2, [r3, #0]
 800ec4e:	e002      	b.n	800ec56 <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 800ec50:	69bb      	ldr	r3, [r7, #24]
 800ec52:	687a      	ldr	r2, [r7, #4]
 800ec54:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 800ec56:	69bb      	ldr	r3, [r7, #24]
 800ec58:	68fa      	ldr	r2, [r7, #12]
 800ec5a:	63da      	str	r2, [r3, #60]	@ 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 800ec5c:	69bb      	ldr	r3, [r7, #24]
 800ec5e:	68ba      	ldr	r2, [r7, #8]
 800ec60:	641a      	str	r2, [r3, #64]	@ 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 800ec62:	2101      	movs	r1, #1
 800ec64:	69b8      	ldr	r0, [r7, #24]
 800ec66:	f7ff fec3 	bl	800e9f0 <xQueueGenericReset>
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 800ec6a:	bf00      	nop
 800ec6c:	3710      	adds	r7, #16
 800ec6e:	46bd      	mov	sp, r7
 800ec70:	bd80      	pop	{r7, pc}

0800ec72 <prvInitialiseMutex>:
/*-----------------------------------------------------------*/

#if( configUSE_MUTEXES == 1 )

	static void prvInitialiseMutex( Queue_t *pxNewQueue )
	{
 800ec72:	b580      	push	{r7, lr}
 800ec74:	b082      	sub	sp, #8
 800ec76:	af00      	add	r7, sp, #0
 800ec78:	6078      	str	r0, [r7, #4]
		if( pxNewQueue != NULL )
 800ec7a:	687b      	ldr	r3, [r7, #4]
 800ec7c:	2b00      	cmp	r3, #0
 800ec7e:	d00e      	beq.n	800ec9e <prvInitialiseMutex+0x2c>
		{
			/* The queue create function will set all the queue structure members
			correctly for a generic queue, but this function is creating a
			mutex.  Overwrite those members that need to be set differently -
			in particular the information required for priority inheritance. */
			pxNewQueue->u.xSemaphore.xMutexHolder = NULL;
 800ec80:	687b      	ldr	r3, [r7, #4]
 800ec82:	2200      	movs	r2, #0
 800ec84:	609a      	str	r2, [r3, #8]
			pxNewQueue->uxQueueType = queueQUEUE_IS_MUTEX;
 800ec86:	687b      	ldr	r3, [r7, #4]
 800ec88:	2200      	movs	r2, #0
 800ec8a:	601a      	str	r2, [r3, #0]

			/* In case this is a recursive mutex. */
			pxNewQueue->u.xSemaphore.uxRecursiveCallCount = 0;
 800ec8c:	687b      	ldr	r3, [r7, #4]
 800ec8e:	2200      	movs	r2, #0
 800ec90:	60da      	str	r2, [r3, #12]

			traceCREATE_MUTEX( pxNewQueue );

			/* Start with the semaphore in the expected state. */
			( void ) xQueueGenericSend( pxNewQueue, NULL, ( TickType_t ) 0U, queueSEND_TO_BACK );
 800ec92:	2300      	movs	r3, #0
 800ec94:	2200      	movs	r2, #0
 800ec96:	2100      	movs	r1, #0
 800ec98:	6878      	ldr	r0, [r7, #4]
 800ec9a:	f000 f837 	bl	800ed0c <xQueueGenericSend>
		}
		else
		{
			traceCREATE_MUTEX_FAILED();
		}
	}
 800ec9e:	bf00      	nop
 800eca0:	3708      	adds	r7, #8
 800eca2:	46bd      	mov	sp, r7
 800eca4:	bd80      	pop	{r7, pc}

0800eca6 <xQueueCreateMutex>:
/*-----------------------------------------------------------*/

#if( ( configUSE_MUTEXES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateMutex( const uint8_t ucQueueType )
	{
 800eca6:	b580      	push	{r7, lr}
 800eca8:	b086      	sub	sp, #24
 800ecaa:	af00      	add	r7, sp, #0
 800ecac:	4603      	mov	r3, r0
 800ecae:	71fb      	strb	r3, [r7, #7]
	QueueHandle_t xNewQueue;
	const UBaseType_t uxMutexLength = ( UBaseType_t ) 1, uxMutexSize = ( UBaseType_t ) 0;
 800ecb0:	2301      	movs	r3, #1
 800ecb2:	617b      	str	r3, [r7, #20]
 800ecb4:	2300      	movs	r3, #0
 800ecb6:	613b      	str	r3, [r7, #16]

		xNewQueue = xQueueGenericCreate( uxMutexLength, uxMutexSize, ucQueueType );
 800ecb8:	79fb      	ldrb	r3, [r7, #7]
 800ecba:	461a      	mov	r2, r3
 800ecbc:	6939      	ldr	r1, [r7, #16]
 800ecbe:	6978      	ldr	r0, [r7, #20]
 800ecc0:	f7ff ff7d 	bl	800ebbe <xQueueGenericCreate>
 800ecc4:	60f8      	str	r0, [r7, #12]
		prvInitialiseMutex( ( Queue_t * ) xNewQueue );
 800ecc6:	68f8      	ldr	r0, [r7, #12]
 800ecc8:	f7ff ffd3 	bl	800ec72 <prvInitialiseMutex>

		return xNewQueue;
 800eccc:	68fb      	ldr	r3, [r7, #12]
	}
 800ecce:	4618      	mov	r0, r3
 800ecd0:	3718      	adds	r7, #24
 800ecd2:	46bd      	mov	sp, r7
 800ecd4:	bd80      	pop	{r7, pc}

0800ecd6 <xQueueCreateMutexStatic>:
/*-----------------------------------------------------------*/

#if( ( configUSE_MUTEXES == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateMutexStatic( const uint8_t ucQueueType, StaticQueue_t *pxStaticQueue )
	{
 800ecd6:	b580      	push	{r7, lr}
 800ecd8:	b088      	sub	sp, #32
 800ecda:	af02      	add	r7, sp, #8
 800ecdc:	4603      	mov	r3, r0
 800ecde:	6039      	str	r1, [r7, #0]
 800ece0:	71fb      	strb	r3, [r7, #7]
	QueueHandle_t xNewQueue;
	const UBaseType_t uxMutexLength = ( UBaseType_t ) 1, uxMutexSize = ( UBaseType_t ) 0;
 800ece2:	2301      	movs	r3, #1
 800ece4:	617b      	str	r3, [r7, #20]
 800ece6:	2300      	movs	r3, #0
 800ece8:	613b      	str	r3, [r7, #16]

		/* Prevent compiler warnings about unused parameters if
		configUSE_TRACE_FACILITY does not equal 1. */
		( void ) ucQueueType;

		xNewQueue = xQueueGenericCreateStatic( uxMutexLength, uxMutexSize, NULL, pxStaticQueue, ucQueueType );
 800ecea:	79fb      	ldrb	r3, [r7, #7]
 800ecec:	9300      	str	r3, [sp, #0]
 800ecee:	683b      	ldr	r3, [r7, #0]
 800ecf0:	2200      	movs	r2, #0
 800ecf2:	6939      	ldr	r1, [r7, #16]
 800ecf4:	6978      	ldr	r0, [r7, #20]
 800ecf6:	f7ff fee5 	bl	800eac4 <xQueueGenericCreateStatic>
 800ecfa:	60f8      	str	r0, [r7, #12]
		prvInitialiseMutex( ( Queue_t * ) xNewQueue );
 800ecfc:	68f8      	ldr	r0, [r7, #12]
 800ecfe:	f7ff ffb8 	bl	800ec72 <prvInitialiseMutex>

		return xNewQueue;
 800ed02:	68fb      	ldr	r3, [r7, #12]
	}
 800ed04:	4618      	mov	r0, r3
 800ed06:	3718      	adds	r7, #24
 800ed08:	46bd      	mov	sp, r7
 800ed0a:	bd80      	pop	{r7, pc}

0800ed0c <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 800ed0c:	b580      	push	{r7, lr}
 800ed0e:	b08e      	sub	sp, #56	@ 0x38
 800ed10:	af00      	add	r7, sp, #0
 800ed12:	60f8      	str	r0, [r7, #12]
 800ed14:	60b9      	str	r1, [r7, #8]
 800ed16:	607a      	str	r2, [r7, #4]
 800ed18:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 800ed1a:	2300      	movs	r3, #0
 800ed1c:	637b      	str	r3, [r7, #52]	@ 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 800ed1e:	68fb      	ldr	r3, [r7, #12]
 800ed20:	633b      	str	r3, [r7, #48]	@ 0x30

	configASSERT( pxQueue );
 800ed22:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ed24:	2b00      	cmp	r3, #0
 800ed26:	d10b      	bne.n	800ed40 <xQueueGenericSend+0x34>
	__asm volatile
 800ed28:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800ed2c:	f383 8811 	msr	BASEPRI, r3
 800ed30:	f3bf 8f6f 	isb	sy
 800ed34:	f3bf 8f4f 	dsb	sy
 800ed38:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 800ed3a:	bf00      	nop
 800ed3c:	bf00      	nop
 800ed3e:	e7fd      	b.n	800ed3c <xQueueGenericSend+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800ed40:	68bb      	ldr	r3, [r7, #8]
 800ed42:	2b00      	cmp	r3, #0
 800ed44:	d103      	bne.n	800ed4e <xQueueGenericSend+0x42>
 800ed46:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ed48:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800ed4a:	2b00      	cmp	r3, #0
 800ed4c:	d101      	bne.n	800ed52 <xQueueGenericSend+0x46>
 800ed4e:	2301      	movs	r3, #1
 800ed50:	e000      	b.n	800ed54 <xQueueGenericSend+0x48>
 800ed52:	2300      	movs	r3, #0
 800ed54:	2b00      	cmp	r3, #0
 800ed56:	d10b      	bne.n	800ed70 <xQueueGenericSend+0x64>
	__asm volatile
 800ed58:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800ed5c:	f383 8811 	msr	BASEPRI, r3
 800ed60:	f3bf 8f6f 	isb	sy
 800ed64:	f3bf 8f4f 	dsb	sy
 800ed68:	627b      	str	r3, [r7, #36]	@ 0x24
}
 800ed6a:	bf00      	nop
 800ed6c:	bf00      	nop
 800ed6e:	e7fd      	b.n	800ed6c <xQueueGenericSend+0x60>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 800ed70:	683b      	ldr	r3, [r7, #0]
 800ed72:	2b02      	cmp	r3, #2
 800ed74:	d103      	bne.n	800ed7e <xQueueGenericSend+0x72>
 800ed76:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ed78:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800ed7a:	2b01      	cmp	r3, #1
 800ed7c:	d101      	bne.n	800ed82 <xQueueGenericSend+0x76>
 800ed7e:	2301      	movs	r3, #1
 800ed80:	e000      	b.n	800ed84 <xQueueGenericSend+0x78>
 800ed82:	2300      	movs	r3, #0
 800ed84:	2b00      	cmp	r3, #0
 800ed86:	d10b      	bne.n	800eda0 <xQueueGenericSend+0x94>
	__asm volatile
 800ed88:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800ed8c:	f383 8811 	msr	BASEPRI, r3
 800ed90:	f3bf 8f6f 	isb	sy
 800ed94:	f3bf 8f4f 	dsb	sy
 800ed98:	623b      	str	r3, [r7, #32]
}
 800ed9a:	bf00      	nop
 800ed9c:	bf00      	nop
 800ed9e:	e7fd      	b.n	800ed9c <xQueueGenericSend+0x90>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800eda0:	f001 fbc8 	bl	8010534 <xTaskGetSchedulerState>
 800eda4:	4603      	mov	r3, r0
 800eda6:	2b00      	cmp	r3, #0
 800eda8:	d102      	bne.n	800edb0 <xQueueGenericSend+0xa4>
 800edaa:	687b      	ldr	r3, [r7, #4]
 800edac:	2b00      	cmp	r3, #0
 800edae:	d101      	bne.n	800edb4 <xQueueGenericSend+0xa8>
 800edb0:	2301      	movs	r3, #1
 800edb2:	e000      	b.n	800edb6 <xQueueGenericSend+0xaa>
 800edb4:	2300      	movs	r3, #0
 800edb6:	2b00      	cmp	r3, #0
 800edb8:	d10b      	bne.n	800edd2 <xQueueGenericSend+0xc6>
	__asm volatile
 800edba:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800edbe:	f383 8811 	msr	BASEPRI, r3
 800edc2:	f3bf 8f6f 	isb	sy
 800edc6:	f3bf 8f4f 	dsb	sy
 800edca:	61fb      	str	r3, [r7, #28]
}
 800edcc:	bf00      	nop
 800edce:	bf00      	nop
 800edd0:	e7fd      	b.n	800edce <xQueueGenericSend+0xc2>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 800edd2:	f001 ff09 	bl	8010be8 <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 800edd6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800edd8:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800edda:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800eddc:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800edde:	429a      	cmp	r2, r3
 800ede0:	d302      	bcc.n	800ede8 <xQueueGenericSend+0xdc>
 800ede2:	683b      	ldr	r3, [r7, #0]
 800ede4:	2b02      	cmp	r3, #2
 800ede6:	d129      	bne.n	800ee3c <xQueueGenericSend+0x130>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 800ede8:	683a      	ldr	r2, [r7, #0]
 800edea:	68b9      	ldr	r1, [r7, #8]
 800edec:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800edee:	f000 fc6d 	bl	800f6cc <prvCopyDataToQueue>
 800edf2:	62f8      	str	r0, [r7, #44]	@ 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800edf4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800edf6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800edf8:	2b00      	cmp	r3, #0
 800edfa:	d010      	beq.n	800ee1e <xQueueGenericSend+0x112>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800edfc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800edfe:	3324      	adds	r3, #36	@ 0x24
 800ee00:	4618      	mov	r0, r3
 800ee02:	f001 f9d7 	bl	80101b4 <xTaskRemoveFromEventList>
 800ee06:	4603      	mov	r3, r0
 800ee08:	2b00      	cmp	r3, #0
 800ee0a:	d013      	beq.n	800ee34 <xQueueGenericSend+0x128>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 800ee0c:	4b3f      	ldr	r3, [pc, #252]	@ (800ef0c <xQueueGenericSend+0x200>)
 800ee0e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800ee12:	601a      	str	r2, [r3, #0]
 800ee14:	f3bf 8f4f 	dsb	sy
 800ee18:	f3bf 8f6f 	isb	sy
 800ee1c:	e00a      	b.n	800ee34 <xQueueGenericSend+0x128>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 800ee1e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800ee20:	2b00      	cmp	r3, #0
 800ee22:	d007      	beq.n	800ee34 <xQueueGenericSend+0x128>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 800ee24:	4b39      	ldr	r3, [pc, #228]	@ (800ef0c <xQueueGenericSend+0x200>)
 800ee26:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800ee2a:	601a      	str	r2, [r3, #0]
 800ee2c:	f3bf 8f4f 	dsb	sy
 800ee30:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 800ee34:	f001 ff0a 	bl	8010c4c <vPortExitCritical>
				return pdPASS;
 800ee38:	2301      	movs	r3, #1
 800ee3a:	e063      	b.n	800ef04 <xQueueGenericSend+0x1f8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 800ee3c:	687b      	ldr	r3, [r7, #4]
 800ee3e:	2b00      	cmp	r3, #0
 800ee40:	d103      	bne.n	800ee4a <xQueueGenericSend+0x13e>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 800ee42:	f001 ff03 	bl	8010c4c <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 800ee46:	2300      	movs	r3, #0
 800ee48:	e05c      	b.n	800ef04 <xQueueGenericSend+0x1f8>
				}
				else if( xEntryTimeSet == pdFALSE )
 800ee4a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800ee4c:	2b00      	cmp	r3, #0
 800ee4e:	d106      	bne.n	800ee5e <xQueueGenericSend+0x152>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 800ee50:	f107 0314 	add.w	r3, r7, #20
 800ee54:	4618      	mov	r0, r3
 800ee56:	f001 fa11 	bl	801027c <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 800ee5a:	2301      	movs	r3, #1
 800ee5c:	637b      	str	r3, [r7, #52]	@ 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 800ee5e:	f001 fef5 	bl	8010c4c <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 800ee62:	f000 ff9d 	bl	800fda0 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 800ee66:	f001 febf 	bl	8010be8 <vPortEnterCritical>
 800ee6a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ee6c:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 800ee70:	b25b      	sxtb	r3, r3
 800ee72:	f1b3 3fff 	cmp.w	r3, #4294967295
 800ee76:	d103      	bne.n	800ee80 <xQueueGenericSend+0x174>
 800ee78:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ee7a:	2200      	movs	r2, #0
 800ee7c:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800ee80:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ee82:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800ee86:	b25b      	sxtb	r3, r3
 800ee88:	f1b3 3fff 	cmp.w	r3, #4294967295
 800ee8c:	d103      	bne.n	800ee96 <xQueueGenericSend+0x18a>
 800ee8e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ee90:	2200      	movs	r2, #0
 800ee92:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800ee96:	f001 fed9 	bl	8010c4c <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800ee9a:	1d3a      	adds	r2, r7, #4
 800ee9c:	f107 0314 	add.w	r3, r7, #20
 800eea0:	4611      	mov	r1, r2
 800eea2:	4618      	mov	r0, r3
 800eea4:	f001 fa00 	bl	80102a8 <xTaskCheckForTimeOut>
 800eea8:	4603      	mov	r3, r0
 800eeaa:	2b00      	cmp	r3, #0
 800eeac:	d124      	bne.n	800eef8 <xQueueGenericSend+0x1ec>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 800eeae:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800eeb0:	f000 fd04 	bl	800f8bc <prvIsQueueFull>
 800eeb4:	4603      	mov	r3, r0
 800eeb6:	2b00      	cmp	r3, #0
 800eeb8:	d018      	beq.n	800eeec <xQueueGenericSend+0x1e0>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 800eeba:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800eebc:	3310      	adds	r3, #16
 800eebe:	687a      	ldr	r2, [r7, #4]
 800eec0:	4611      	mov	r1, r2
 800eec2:	4618      	mov	r0, r3
 800eec4:	f001 f950 	bl	8010168 <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 800eec8:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800eeca:	f000 fc8f 	bl	800f7ec <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 800eece:	f000 ff75 	bl	800fdbc <xTaskResumeAll>
 800eed2:	4603      	mov	r3, r0
 800eed4:	2b00      	cmp	r3, #0
 800eed6:	f47f af7c 	bne.w	800edd2 <xQueueGenericSend+0xc6>
				{
					portYIELD_WITHIN_API();
 800eeda:	4b0c      	ldr	r3, [pc, #48]	@ (800ef0c <xQueueGenericSend+0x200>)
 800eedc:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800eee0:	601a      	str	r2, [r3, #0]
 800eee2:	f3bf 8f4f 	dsb	sy
 800eee6:	f3bf 8f6f 	isb	sy
 800eeea:	e772      	b.n	800edd2 <xQueueGenericSend+0xc6>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 800eeec:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800eeee:	f000 fc7d 	bl	800f7ec <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800eef2:	f000 ff63 	bl	800fdbc <xTaskResumeAll>
 800eef6:	e76c      	b.n	800edd2 <xQueueGenericSend+0xc6>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 800eef8:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800eefa:	f000 fc77 	bl	800f7ec <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800eefe:	f000 ff5d 	bl	800fdbc <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 800ef02:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 800ef04:	4618      	mov	r0, r3
 800ef06:	3738      	adds	r7, #56	@ 0x38
 800ef08:	46bd      	mov	sp, r7
 800ef0a:	bd80      	pop	{r7, pc}
 800ef0c:	e000ed04 	.word	0xe000ed04

0800ef10 <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 800ef10:	b580      	push	{r7, lr}
 800ef12:	b090      	sub	sp, #64	@ 0x40
 800ef14:	af00      	add	r7, sp, #0
 800ef16:	60f8      	str	r0, [r7, #12]
 800ef18:	60b9      	str	r1, [r7, #8]
 800ef1a:	607a      	str	r2, [r7, #4]
 800ef1c:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 800ef1e:	68fb      	ldr	r3, [r7, #12]
 800ef20:	63bb      	str	r3, [r7, #56]	@ 0x38

	configASSERT( pxQueue );
 800ef22:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ef24:	2b00      	cmp	r3, #0
 800ef26:	d10b      	bne.n	800ef40 <xQueueGenericSendFromISR+0x30>
	__asm volatile
 800ef28:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800ef2c:	f383 8811 	msr	BASEPRI, r3
 800ef30:	f3bf 8f6f 	isb	sy
 800ef34:	f3bf 8f4f 	dsb	sy
 800ef38:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 800ef3a:	bf00      	nop
 800ef3c:	bf00      	nop
 800ef3e:	e7fd      	b.n	800ef3c <xQueueGenericSendFromISR+0x2c>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800ef40:	68bb      	ldr	r3, [r7, #8]
 800ef42:	2b00      	cmp	r3, #0
 800ef44:	d103      	bne.n	800ef4e <xQueueGenericSendFromISR+0x3e>
 800ef46:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ef48:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800ef4a:	2b00      	cmp	r3, #0
 800ef4c:	d101      	bne.n	800ef52 <xQueueGenericSendFromISR+0x42>
 800ef4e:	2301      	movs	r3, #1
 800ef50:	e000      	b.n	800ef54 <xQueueGenericSendFromISR+0x44>
 800ef52:	2300      	movs	r3, #0
 800ef54:	2b00      	cmp	r3, #0
 800ef56:	d10b      	bne.n	800ef70 <xQueueGenericSendFromISR+0x60>
	__asm volatile
 800ef58:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800ef5c:	f383 8811 	msr	BASEPRI, r3
 800ef60:	f3bf 8f6f 	isb	sy
 800ef64:	f3bf 8f4f 	dsb	sy
 800ef68:	627b      	str	r3, [r7, #36]	@ 0x24
}
 800ef6a:	bf00      	nop
 800ef6c:	bf00      	nop
 800ef6e:	e7fd      	b.n	800ef6c <xQueueGenericSendFromISR+0x5c>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 800ef70:	683b      	ldr	r3, [r7, #0]
 800ef72:	2b02      	cmp	r3, #2
 800ef74:	d103      	bne.n	800ef7e <xQueueGenericSendFromISR+0x6e>
 800ef76:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ef78:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800ef7a:	2b01      	cmp	r3, #1
 800ef7c:	d101      	bne.n	800ef82 <xQueueGenericSendFromISR+0x72>
 800ef7e:	2301      	movs	r3, #1
 800ef80:	e000      	b.n	800ef84 <xQueueGenericSendFromISR+0x74>
 800ef82:	2300      	movs	r3, #0
 800ef84:	2b00      	cmp	r3, #0
 800ef86:	d10b      	bne.n	800efa0 <xQueueGenericSendFromISR+0x90>
	__asm volatile
 800ef88:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800ef8c:	f383 8811 	msr	BASEPRI, r3
 800ef90:	f3bf 8f6f 	isb	sy
 800ef94:	f3bf 8f4f 	dsb	sy
 800ef98:	623b      	str	r3, [r7, #32]
}
 800ef9a:	bf00      	nop
 800ef9c:	bf00      	nop
 800ef9e:	e7fd      	b.n	800ef9c <xQueueGenericSendFromISR+0x8c>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 800efa0:	f001 ff02 	bl	8010da8 <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 800efa4:	f3ef 8211 	mrs	r2, BASEPRI
 800efa8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800efac:	f383 8811 	msr	BASEPRI, r3
 800efb0:	f3bf 8f6f 	isb	sy
 800efb4:	f3bf 8f4f 	dsb	sy
 800efb8:	61fa      	str	r2, [r7, #28]
 800efba:	61bb      	str	r3, [r7, #24]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 800efbc:	69fb      	ldr	r3, [r7, #28]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 800efbe:	637b      	str	r3, [r7, #52]	@ 0x34
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 800efc0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800efc2:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800efc4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800efc6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800efc8:	429a      	cmp	r2, r3
 800efca:	d302      	bcc.n	800efd2 <xQueueGenericSendFromISR+0xc2>
 800efcc:	683b      	ldr	r3, [r7, #0]
 800efce:	2b02      	cmp	r3, #2
 800efd0:	d12f      	bne.n	800f032 <xQueueGenericSendFromISR+0x122>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 800efd2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800efd4:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800efd8:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
			const UBaseType_t uxPreviousMessagesWaiting = pxQueue->uxMessagesWaiting;
 800efdc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800efde:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800efe0:	62fb      	str	r3, [r7, #44]	@ 0x2c
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 800efe2:	683a      	ldr	r2, [r7, #0]
 800efe4:	68b9      	ldr	r1, [r7, #8]
 800efe6:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 800efe8:	f000 fb70 	bl	800f6cc <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 800efec:	f997 3033 	ldrsb.w	r3, [r7, #51]	@ 0x33
 800eff0:	f1b3 3fff 	cmp.w	r3, #4294967295
 800eff4:	d112      	bne.n	800f01c <xQueueGenericSendFromISR+0x10c>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800eff6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800eff8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800effa:	2b00      	cmp	r3, #0
 800effc:	d016      	beq.n	800f02c <xQueueGenericSendFromISR+0x11c>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800effe:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800f000:	3324      	adds	r3, #36	@ 0x24
 800f002:	4618      	mov	r0, r3
 800f004:	f001 f8d6 	bl	80101b4 <xTaskRemoveFromEventList>
 800f008:	4603      	mov	r3, r0
 800f00a:	2b00      	cmp	r3, #0
 800f00c:	d00e      	beq.n	800f02c <xQueueGenericSendFromISR+0x11c>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 800f00e:	687b      	ldr	r3, [r7, #4]
 800f010:	2b00      	cmp	r3, #0
 800f012:	d00b      	beq.n	800f02c <xQueueGenericSendFromISR+0x11c>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 800f014:	687b      	ldr	r3, [r7, #4]
 800f016:	2201      	movs	r2, #1
 800f018:	601a      	str	r2, [r3, #0]
 800f01a:	e007      	b.n	800f02c <xQueueGenericSendFromISR+0x11c>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 800f01c:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 800f020:	3301      	adds	r3, #1
 800f022:	b2db      	uxtb	r3, r3
 800f024:	b25a      	sxtb	r2, r3
 800f026:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800f028:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
			}

			xReturn = pdPASS;
 800f02c:	2301      	movs	r3, #1
 800f02e:	63fb      	str	r3, [r7, #60]	@ 0x3c
		{
 800f030:	e001      	b.n	800f036 <xQueueGenericSendFromISR+0x126>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 800f032:	2300      	movs	r3, #0
 800f034:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800f036:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800f038:	617b      	str	r3, [r7, #20]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 800f03a:	697b      	ldr	r3, [r7, #20]
 800f03c:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 800f040:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 800f042:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
}
 800f044:	4618      	mov	r0, r3
 800f046:	3740      	adds	r7, #64	@ 0x40
 800f048:	46bd      	mov	sp, r7
 800f04a:	bd80      	pop	{r7, pc}

0800f04c <xQueueGiveFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGiveFromISR( QueueHandle_t xQueue, BaseType_t * const pxHigherPriorityTaskWoken )
{
 800f04c:	b580      	push	{r7, lr}
 800f04e:	b08e      	sub	sp, #56	@ 0x38
 800f050:	af00      	add	r7, sp, #0
 800f052:	6078      	str	r0, [r7, #4]
 800f054:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 800f056:	687b      	ldr	r3, [r7, #4]
 800f058:	633b      	str	r3, [r7, #48]	@ 0x30
	item size is 0.  Don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */

	configASSERT( pxQueue );
 800f05a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800f05c:	2b00      	cmp	r3, #0
 800f05e:	d10b      	bne.n	800f078 <xQueueGiveFromISR+0x2c>
	__asm volatile
 800f060:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800f064:	f383 8811 	msr	BASEPRI, r3
 800f068:	f3bf 8f6f 	isb	sy
 800f06c:	f3bf 8f4f 	dsb	sy
 800f070:	623b      	str	r3, [r7, #32]
}
 800f072:	bf00      	nop
 800f074:	bf00      	nop
 800f076:	e7fd      	b.n	800f074 <xQueueGiveFromISR+0x28>

	/* xQueueGenericSendFromISR() should be used instead of xQueueGiveFromISR()
	if the item size is not 0. */
	configASSERT( pxQueue->uxItemSize == 0 );
 800f078:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800f07a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800f07c:	2b00      	cmp	r3, #0
 800f07e:	d00b      	beq.n	800f098 <xQueueGiveFromISR+0x4c>
	__asm volatile
 800f080:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800f084:	f383 8811 	msr	BASEPRI, r3
 800f088:	f3bf 8f6f 	isb	sy
 800f08c:	f3bf 8f4f 	dsb	sy
 800f090:	61fb      	str	r3, [r7, #28]
}
 800f092:	bf00      	nop
 800f094:	bf00      	nop
 800f096:	e7fd      	b.n	800f094 <xQueueGiveFromISR+0x48>

	/* Normally a mutex would not be given from an interrupt, especially if
	there is a mutex holder, as priority inheritance makes no sense for an
	interrupts, only tasks. */
	configASSERT( !( ( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX ) && ( pxQueue->u.xSemaphore.xMutexHolder != NULL ) ) );
 800f098:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800f09a:	681b      	ldr	r3, [r3, #0]
 800f09c:	2b00      	cmp	r3, #0
 800f09e:	d103      	bne.n	800f0a8 <xQueueGiveFromISR+0x5c>
 800f0a0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800f0a2:	689b      	ldr	r3, [r3, #8]
 800f0a4:	2b00      	cmp	r3, #0
 800f0a6:	d101      	bne.n	800f0ac <xQueueGiveFromISR+0x60>
 800f0a8:	2301      	movs	r3, #1
 800f0aa:	e000      	b.n	800f0ae <xQueueGiveFromISR+0x62>
 800f0ac:	2300      	movs	r3, #0
 800f0ae:	2b00      	cmp	r3, #0
 800f0b0:	d10b      	bne.n	800f0ca <xQueueGiveFromISR+0x7e>
	__asm volatile
 800f0b2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800f0b6:	f383 8811 	msr	BASEPRI, r3
 800f0ba:	f3bf 8f6f 	isb	sy
 800f0be:	f3bf 8f4f 	dsb	sy
 800f0c2:	61bb      	str	r3, [r7, #24]
}
 800f0c4:	bf00      	nop
 800f0c6:	bf00      	nop
 800f0c8:	e7fd      	b.n	800f0c6 <xQueueGiveFromISR+0x7a>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 800f0ca:	f001 fe6d 	bl	8010da8 <vPortValidateInterruptPriority>
	__asm volatile
 800f0ce:	f3ef 8211 	mrs	r2, BASEPRI
 800f0d2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800f0d6:	f383 8811 	msr	BASEPRI, r3
 800f0da:	f3bf 8f6f 	isb	sy
 800f0de:	f3bf 8f4f 	dsb	sy
 800f0e2:	617a      	str	r2, [r7, #20]
 800f0e4:	613b      	str	r3, [r7, #16]
	return ulOriginalBASEPRI;
 800f0e6:	697b      	ldr	r3, [r7, #20]

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 800f0e8:	62fb      	str	r3, [r7, #44]	@ 0x2c
	{
		const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800f0ea:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800f0ec:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800f0ee:	62bb      	str	r3, [r7, #40]	@ 0x28

		/* When the queue is used to implement a semaphore no data is ever
		moved through the queue but it is still valid to see if the queue 'has
		space'. */
		if( uxMessagesWaiting < pxQueue->uxLength )
 800f0f0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800f0f2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800f0f4:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800f0f6:	429a      	cmp	r2, r3
 800f0f8:	d22b      	bcs.n	800f152 <xQueueGiveFromISR+0x106>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 800f0fa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800f0fc:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800f100:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
			holder - and if there is a mutex holder then the mutex cannot be
			given from an ISR.  As this is the ISR version of the function it
			can be assumed there is no mutex holder and no need to determine if
			priority disinheritance is needed.  Simply increase the count of
			messages (semaphores) available. */
			pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 800f104:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800f106:	1c5a      	adds	r2, r3, #1
 800f108:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800f10a:	639a      	str	r2, [r3, #56]	@ 0x38

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 800f10c:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 800f110:	f1b3 3fff 	cmp.w	r3, #4294967295
 800f114:	d112      	bne.n	800f13c <xQueueGiveFromISR+0xf0>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800f116:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800f118:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800f11a:	2b00      	cmp	r3, #0
 800f11c:	d016      	beq.n	800f14c <xQueueGiveFromISR+0x100>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800f11e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800f120:	3324      	adds	r3, #36	@ 0x24
 800f122:	4618      	mov	r0, r3
 800f124:	f001 f846 	bl	80101b4 <xTaskRemoveFromEventList>
 800f128:	4603      	mov	r3, r0
 800f12a:	2b00      	cmp	r3, #0
 800f12c:	d00e      	beq.n	800f14c <xQueueGiveFromISR+0x100>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 800f12e:	683b      	ldr	r3, [r7, #0]
 800f130:	2b00      	cmp	r3, #0
 800f132:	d00b      	beq.n	800f14c <xQueueGiveFromISR+0x100>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 800f134:	683b      	ldr	r3, [r7, #0]
 800f136:	2201      	movs	r2, #1
 800f138:	601a      	str	r2, [r3, #0]
 800f13a:	e007      	b.n	800f14c <xQueueGiveFromISR+0x100>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 800f13c:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800f140:	3301      	adds	r3, #1
 800f142:	b2db      	uxtb	r3, r3
 800f144:	b25a      	sxtb	r2, r3
 800f146:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800f148:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
			}

			xReturn = pdPASS;
 800f14c:	2301      	movs	r3, #1
 800f14e:	637b      	str	r3, [r7, #52]	@ 0x34
 800f150:	e001      	b.n	800f156 <xQueueGiveFromISR+0x10a>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 800f152:	2300      	movs	r3, #0
 800f154:	637b      	str	r3, [r7, #52]	@ 0x34
 800f156:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800f158:	60fb      	str	r3, [r7, #12]
	__asm volatile
 800f15a:	68fb      	ldr	r3, [r7, #12]
 800f15c:	f383 8811 	msr	BASEPRI, r3
}
 800f160:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 800f162:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
}
 800f164:	4618      	mov	r0, r3
 800f166:	3738      	adds	r7, #56	@ 0x38
 800f168:	46bd      	mov	sp, r7
 800f16a:	bd80      	pop	{r7, pc}

0800f16c <xQueueReceive>:
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 800f16c:	b580      	push	{r7, lr}
 800f16e:	b08c      	sub	sp, #48	@ 0x30
 800f170:	af00      	add	r7, sp, #0
 800f172:	60f8      	str	r0, [r7, #12]
 800f174:	60b9      	str	r1, [r7, #8]
 800f176:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 800f178:	2300      	movs	r3, #0
 800f17a:	62fb      	str	r3, [r7, #44]	@ 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 800f17c:	68fb      	ldr	r3, [r7, #12]
 800f17e:	62bb      	str	r3, [r7, #40]	@ 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 800f180:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800f182:	2b00      	cmp	r3, #0
 800f184:	d10b      	bne.n	800f19e <xQueueReceive+0x32>
	__asm volatile
 800f186:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800f18a:	f383 8811 	msr	BASEPRI, r3
 800f18e:	f3bf 8f6f 	isb	sy
 800f192:	f3bf 8f4f 	dsb	sy
 800f196:	623b      	str	r3, [r7, #32]
}
 800f198:	bf00      	nop
 800f19a:	bf00      	nop
 800f19c:	e7fd      	b.n	800f19a <xQueueReceive+0x2e>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800f19e:	68bb      	ldr	r3, [r7, #8]
 800f1a0:	2b00      	cmp	r3, #0
 800f1a2:	d103      	bne.n	800f1ac <xQueueReceive+0x40>
 800f1a4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800f1a6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800f1a8:	2b00      	cmp	r3, #0
 800f1aa:	d101      	bne.n	800f1b0 <xQueueReceive+0x44>
 800f1ac:	2301      	movs	r3, #1
 800f1ae:	e000      	b.n	800f1b2 <xQueueReceive+0x46>
 800f1b0:	2300      	movs	r3, #0
 800f1b2:	2b00      	cmp	r3, #0
 800f1b4:	d10b      	bne.n	800f1ce <xQueueReceive+0x62>
	__asm volatile
 800f1b6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800f1ba:	f383 8811 	msr	BASEPRI, r3
 800f1be:	f3bf 8f6f 	isb	sy
 800f1c2:	f3bf 8f4f 	dsb	sy
 800f1c6:	61fb      	str	r3, [r7, #28]
}
 800f1c8:	bf00      	nop
 800f1ca:	bf00      	nop
 800f1cc:	e7fd      	b.n	800f1ca <xQueueReceive+0x5e>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800f1ce:	f001 f9b1 	bl	8010534 <xTaskGetSchedulerState>
 800f1d2:	4603      	mov	r3, r0
 800f1d4:	2b00      	cmp	r3, #0
 800f1d6:	d102      	bne.n	800f1de <xQueueReceive+0x72>
 800f1d8:	687b      	ldr	r3, [r7, #4]
 800f1da:	2b00      	cmp	r3, #0
 800f1dc:	d101      	bne.n	800f1e2 <xQueueReceive+0x76>
 800f1de:	2301      	movs	r3, #1
 800f1e0:	e000      	b.n	800f1e4 <xQueueReceive+0x78>
 800f1e2:	2300      	movs	r3, #0
 800f1e4:	2b00      	cmp	r3, #0
 800f1e6:	d10b      	bne.n	800f200 <xQueueReceive+0x94>
	__asm volatile
 800f1e8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800f1ec:	f383 8811 	msr	BASEPRI, r3
 800f1f0:	f3bf 8f6f 	isb	sy
 800f1f4:	f3bf 8f4f 	dsb	sy
 800f1f8:	61bb      	str	r3, [r7, #24]
}
 800f1fa:	bf00      	nop
 800f1fc:	bf00      	nop
 800f1fe:	e7fd      	b.n	800f1fc <xQueueReceive+0x90>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 800f200:	f001 fcf2 	bl	8010be8 <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800f204:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800f206:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800f208:	627b      	str	r3, [r7, #36]	@ 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800f20a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800f20c:	2b00      	cmp	r3, #0
 800f20e:	d01f      	beq.n	800f250 <xQueueReceive+0xe4>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 800f210:	68b9      	ldr	r1, [r7, #8]
 800f212:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800f214:	f000 fac4 	bl	800f7a0 <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 800f218:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800f21a:	1e5a      	subs	r2, r3, #1
 800f21c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800f21e:	639a      	str	r2, [r3, #56]	@ 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800f220:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800f222:	691b      	ldr	r3, [r3, #16]
 800f224:	2b00      	cmp	r3, #0
 800f226:	d00f      	beq.n	800f248 <xQueueReceive+0xdc>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800f228:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800f22a:	3310      	adds	r3, #16
 800f22c:	4618      	mov	r0, r3
 800f22e:	f000 ffc1 	bl	80101b4 <xTaskRemoveFromEventList>
 800f232:	4603      	mov	r3, r0
 800f234:	2b00      	cmp	r3, #0
 800f236:	d007      	beq.n	800f248 <xQueueReceive+0xdc>
					{
						queueYIELD_IF_USING_PREEMPTION();
 800f238:	4b3c      	ldr	r3, [pc, #240]	@ (800f32c <xQueueReceive+0x1c0>)
 800f23a:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800f23e:	601a      	str	r2, [r3, #0]
 800f240:	f3bf 8f4f 	dsb	sy
 800f244:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 800f248:	f001 fd00 	bl	8010c4c <vPortExitCritical>
				return pdPASS;
 800f24c:	2301      	movs	r3, #1
 800f24e:	e069      	b.n	800f324 <xQueueReceive+0x1b8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 800f250:	687b      	ldr	r3, [r7, #4]
 800f252:	2b00      	cmp	r3, #0
 800f254:	d103      	bne.n	800f25e <xQueueReceive+0xf2>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 800f256:	f001 fcf9 	bl	8010c4c <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 800f25a:	2300      	movs	r3, #0
 800f25c:	e062      	b.n	800f324 <xQueueReceive+0x1b8>
				}
				else if( xEntryTimeSet == pdFALSE )
 800f25e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800f260:	2b00      	cmp	r3, #0
 800f262:	d106      	bne.n	800f272 <xQueueReceive+0x106>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 800f264:	f107 0310 	add.w	r3, r7, #16
 800f268:	4618      	mov	r0, r3
 800f26a:	f001 f807 	bl	801027c <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 800f26e:	2301      	movs	r3, #1
 800f270:	62fb      	str	r3, [r7, #44]	@ 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 800f272:	f001 fceb 	bl	8010c4c <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 800f276:	f000 fd93 	bl	800fda0 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 800f27a:	f001 fcb5 	bl	8010be8 <vPortEnterCritical>
 800f27e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800f280:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 800f284:	b25b      	sxtb	r3, r3
 800f286:	f1b3 3fff 	cmp.w	r3, #4294967295
 800f28a:	d103      	bne.n	800f294 <xQueueReceive+0x128>
 800f28c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800f28e:	2200      	movs	r2, #0
 800f290:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800f294:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800f296:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800f29a:	b25b      	sxtb	r3, r3
 800f29c:	f1b3 3fff 	cmp.w	r3, #4294967295
 800f2a0:	d103      	bne.n	800f2aa <xQueueReceive+0x13e>
 800f2a2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800f2a4:	2200      	movs	r2, #0
 800f2a6:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800f2aa:	f001 fccf 	bl	8010c4c <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800f2ae:	1d3a      	adds	r2, r7, #4
 800f2b0:	f107 0310 	add.w	r3, r7, #16
 800f2b4:	4611      	mov	r1, r2
 800f2b6:	4618      	mov	r0, r3
 800f2b8:	f000 fff6 	bl	80102a8 <xTaskCheckForTimeOut>
 800f2bc:	4603      	mov	r3, r0
 800f2be:	2b00      	cmp	r3, #0
 800f2c0:	d123      	bne.n	800f30a <xQueueReceive+0x19e>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800f2c2:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800f2c4:	f000 fae4 	bl	800f890 <prvIsQueueEmpty>
 800f2c8:	4603      	mov	r3, r0
 800f2ca:	2b00      	cmp	r3, #0
 800f2cc:	d017      	beq.n	800f2fe <xQueueReceive+0x192>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 800f2ce:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800f2d0:	3324      	adds	r3, #36	@ 0x24
 800f2d2:	687a      	ldr	r2, [r7, #4]
 800f2d4:	4611      	mov	r1, r2
 800f2d6:	4618      	mov	r0, r3
 800f2d8:	f000 ff46 	bl	8010168 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 800f2dc:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800f2de:	f000 fa85 	bl	800f7ec <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 800f2e2:	f000 fd6b 	bl	800fdbc <xTaskResumeAll>
 800f2e6:	4603      	mov	r3, r0
 800f2e8:	2b00      	cmp	r3, #0
 800f2ea:	d189      	bne.n	800f200 <xQueueReceive+0x94>
				{
					portYIELD_WITHIN_API();
 800f2ec:	4b0f      	ldr	r3, [pc, #60]	@ (800f32c <xQueueReceive+0x1c0>)
 800f2ee:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800f2f2:	601a      	str	r2, [r3, #0]
 800f2f4:	f3bf 8f4f 	dsb	sy
 800f2f8:	f3bf 8f6f 	isb	sy
 800f2fc:	e780      	b.n	800f200 <xQueueReceive+0x94>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 800f2fe:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800f300:	f000 fa74 	bl	800f7ec <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800f304:	f000 fd5a 	bl	800fdbc <xTaskResumeAll>
 800f308:	e77a      	b.n	800f200 <xQueueReceive+0x94>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 800f30a:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800f30c:	f000 fa6e 	bl	800f7ec <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800f310:	f000 fd54 	bl	800fdbc <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800f314:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800f316:	f000 fabb 	bl	800f890 <prvIsQueueEmpty>
 800f31a:	4603      	mov	r3, r0
 800f31c:	2b00      	cmp	r3, #0
 800f31e:	f43f af6f 	beq.w	800f200 <xQueueReceive+0x94>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 800f322:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 800f324:	4618      	mov	r0, r3
 800f326:	3730      	adds	r7, #48	@ 0x30
 800f328:	46bd      	mov	sp, r7
 800f32a:	bd80      	pop	{r7, pc}
 800f32c:	e000ed04 	.word	0xe000ed04

0800f330 <xQueueSemaphoreTake>:
/*-----------------------------------------------------------*/

BaseType_t xQueueSemaphoreTake( QueueHandle_t xQueue, TickType_t xTicksToWait )
{
 800f330:	b580      	push	{r7, lr}
 800f332:	b08e      	sub	sp, #56	@ 0x38
 800f334:	af00      	add	r7, sp, #0
 800f336:	6078      	str	r0, [r7, #4]
 800f338:	6039      	str	r1, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE;
 800f33a:	2300      	movs	r3, #0
 800f33c:	637b      	str	r3, [r7, #52]	@ 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 800f33e:	687b      	ldr	r3, [r7, #4]
 800f340:	62fb      	str	r3, [r7, #44]	@ 0x2c

#if( configUSE_MUTEXES == 1 )
	BaseType_t xInheritanceOccurred = pdFALSE;
 800f342:	2300      	movs	r3, #0
 800f344:	633b      	str	r3, [r7, #48]	@ 0x30
#endif

	/* Check the queue pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 800f346:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800f348:	2b00      	cmp	r3, #0
 800f34a:	d10b      	bne.n	800f364 <xQueueSemaphoreTake+0x34>
	__asm volatile
 800f34c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800f350:	f383 8811 	msr	BASEPRI, r3
 800f354:	f3bf 8f6f 	isb	sy
 800f358:	f3bf 8f4f 	dsb	sy
 800f35c:	623b      	str	r3, [r7, #32]
}
 800f35e:	bf00      	nop
 800f360:	bf00      	nop
 800f362:	e7fd      	b.n	800f360 <xQueueSemaphoreTake+0x30>

	/* Check this really is a semaphore, in which case the item size will be
	0. */
	configASSERT( pxQueue->uxItemSize == 0 );
 800f364:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800f366:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800f368:	2b00      	cmp	r3, #0
 800f36a:	d00b      	beq.n	800f384 <xQueueSemaphoreTake+0x54>
	__asm volatile
 800f36c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800f370:	f383 8811 	msr	BASEPRI, r3
 800f374:	f3bf 8f6f 	isb	sy
 800f378:	f3bf 8f4f 	dsb	sy
 800f37c:	61fb      	str	r3, [r7, #28]
}
 800f37e:	bf00      	nop
 800f380:	bf00      	nop
 800f382:	e7fd      	b.n	800f380 <xQueueSemaphoreTake+0x50>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800f384:	f001 f8d6 	bl	8010534 <xTaskGetSchedulerState>
 800f388:	4603      	mov	r3, r0
 800f38a:	2b00      	cmp	r3, #0
 800f38c:	d102      	bne.n	800f394 <xQueueSemaphoreTake+0x64>
 800f38e:	683b      	ldr	r3, [r7, #0]
 800f390:	2b00      	cmp	r3, #0
 800f392:	d101      	bne.n	800f398 <xQueueSemaphoreTake+0x68>
 800f394:	2301      	movs	r3, #1
 800f396:	e000      	b.n	800f39a <xQueueSemaphoreTake+0x6a>
 800f398:	2300      	movs	r3, #0
 800f39a:	2b00      	cmp	r3, #0
 800f39c:	d10b      	bne.n	800f3b6 <xQueueSemaphoreTake+0x86>
	__asm volatile
 800f39e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800f3a2:	f383 8811 	msr	BASEPRI, r3
 800f3a6:	f3bf 8f6f 	isb	sy
 800f3aa:	f3bf 8f4f 	dsb	sy
 800f3ae:	61bb      	str	r3, [r7, #24]
}
 800f3b0:	bf00      	nop
 800f3b2:	bf00      	nop
 800f3b4:	e7fd      	b.n	800f3b2 <xQueueSemaphoreTake+0x82>
	/*lint -save -e904 This function relaxes the coding standard somewhat to allow return
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 800f3b6:	f001 fc17 	bl	8010be8 <vPortEnterCritical>
		{
			/* Semaphores are queues with an item size of 0, and where the
			number of messages in the queue is the semaphore's count value. */
			const UBaseType_t uxSemaphoreCount = pxQueue->uxMessagesWaiting;
 800f3ba:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800f3bc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800f3be:	62bb      	str	r3, [r7, #40]	@ 0x28

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxSemaphoreCount > ( UBaseType_t ) 0 )
 800f3c0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800f3c2:	2b00      	cmp	r3, #0
 800f3c4:	d024      	beq.n	800f410 <xQueueSemaphoreTake+0xe0>
			{
				traceQUEUE_RECEIVE( pxQueue );

				/* Semaphores are queues with a data size of zero and where the
				messages waiting is the semaphore's count.  Reduce the count. */
				pxQueue->uxMessagesWaiting = uxSemaphoreCount - ( UBaseType_t ) 1;
 800f3c6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800f3c8:	1e5a      	subs	r2, r3, #1
 800f3ca:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800f3cc:	639a      	str	r2, [r3, #56]	@ 0x38

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 800f3ce:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800f3d0:	681b      	ldr	r3, [r3, #0]
 800f3d2:	2b00      	cmp	r3, #0
 800f3d4:	d104      	bne.n	800f3e0 <xQueueSemaphoreTake+0xb0>
					{
						/* Record the information required to implement
						priority inheritance should it become necessary. */
						pxQueue->u.xSemaphore.xMutexHolder = pvTaskIncrementMutexHeldCount();
 800f3d6:	f001 fa59 	bl	801088c <pvTaskIncrementMutexHeldCount>
 800f3da:	4602      	mov	r2, r0
 800f3dc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800f3de:	609a      	str	r2, [r3, #8]
				}
				#endif /* configUSE_MUTEXES */

				/* Check to see if other tasks are blocked waiting to give the
				semaphore, and if so, unblock the highest priority such task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800f3e0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800f3e2:	691b      	ldr	r3, [r3, #16]
 800f3e4:	2b00      	cmp	r3, #0
 800f3e6:	d00f      	beq.n	800f408 <xQueueSemaphoreTake+0xd8>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800f3e8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800f3ea:	3310      	adds	r3, #16
 800f3ec:	4618      	mov	r0, r3
 800f3ee:	f000 fee1 	bl	80101b4 <xTaskRemoveFromEventList>
 800f3f2:	4603      	mov	r3, r0
 800f3f4:	2b00      	cmp	r3, #0
 800f3f6:	d007      	beq.n	800f408 <xQueueSemaphoreTake+0xd8>
					{
						queueYIELD_IF_USING_PREEMPTION();
 800f3f8:	4b54      	ldr	r3, [pc, #336]	@ (800f54c <xQueueSemaphoreTake+0x21c>)
 800f3fa:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800f3fe:	601a      	str	r2, [r3, #0]
 800f400:	f3bf 8f4f 	dsb	sy
 800f404:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 800f408:	f001 fc20 	bl	8010c4c <vPortExitCritical>
				return pdPASS;
 800f40c:	2301      	movs	r3, #1
 800f40e:	e098      	b.n	800f542 <xQueueSemaphoreTake+0x212>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 800f410:	683b      	ldr	r3, [r7, #0]
 800f412:	2b00      	cmp	r3, #0
 800f414:	d112      	bne.n	800f43c <xQueueSemaphoreTake+0x10c>
					/* For inheritance to have occurred there must have been an
					initial timeout, and an adjusted timeout cannot become 0, as
					if it were 0 the function would have exited. */
					#if( configUSE_MUTEXES == 1 )
					{
						configASSERT( xInheritanceOccurred == pdFALSE );
 800f416:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800f418:	2b00      	cmp	r3, #0
 800f41a:	d00b      	beq.n	800f434 <xQueueSemaphoreTake+0x104>
	__asm volatile
 800f41c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800f420:	f383 8811 	msr	BASEPRI, r3
 800f424:	f3bf 8f6f 	isb	sy
 800f428:	f3bf 8f4f 	dsb	sy
 800f42c:	617b      	str	r3, [r7, #20]
}
 800f42e:	bf00      	nop
 800f430:	bf00      	nop
 800f432:	e7fd      	b.n	800f430 <xQueueSemaphoreTake+0x100>
					}
					#endif /* configUSE_MUTEXES */

					/* The semaphore count was 0 and no block time is specified
					(or the block time has expired) so exit now. */
					taskEXIT_CRITICAL();
 800f434:	f001 fc0a 	bl	8010c4c <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 800f438:	2300      	movs	r3, #0
 800f43a:	e082      	b.n	800f542 <xQueueSemaphoreTake+0x212>
				}
				else if( xEntryTimeSet == pdFALSE )
 800f43c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800f43e:	2b00      	cmp	r3, #0
 800f440:	d106      	bne.n	800f450 <xQueueSemaphoreTake+0x120>
				{
					/* The semaphore count was 0 and a block time was specified
					so configure the timeout structure ready to block. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 800f442:	f107 030c 	add.w	r3, r7, #12
 800f446:	4618      	mov	r0, r3
 800f448:	f000 ff18 	bl	801027c <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 800f44c:	2301      	movs	r3, #1
 800f44e:	637b      	str	r3, [r7, #52]	@ 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 800f450:	f001 fbfc 	bl	8010c4c <vPortExitCritical>

		/* Interrupts and other tasks can give to and take from the semaphore
		now the critical section has been exited. */

		vTaskSuspendAll();
 800f454:	f000 fca4 	bl	800fda0 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 800f458:	f001 fbc6 	bl	8010be8 <vPortEnterCritical>
 800f45c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800f45e:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 800f462:	b25b      	sxtb	r3, r3
 800f464:	f1b3 3fff 	cmp.w	r3, #4294967295
 800f468:	d103      	bne.n	800f472 <xQueueSemaphoreTake+0x142>
 800f46a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800f46c:	2200      	movs	r2, #0
 800f46e:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800f472:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800f474:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800f478:	b25b      	sxtb	r3, r3
 800f47a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800f47e:	d103      	bne.n	800f488 <xQueueSemaphoreTake+0x158>
 800f480:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800f482:	2200      	movs	r2, #0
 800f484:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800f488:	f001 fbe0 	bl	8010c4c <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800f48c:	463a      	mov	r2, r7
 800f48e:	f107 030c 	add.w	r3, r7, #12
 800f492:	4611      	mov	r1, r2
 800f494:	4618      	mov	r0, r3
 800f496:	f000 ff07 	bl	80102a8 <xTaskCheckForTimeOut>
 800f49a:	4603      	mov	r3, r0
 800f49c:	2b00      	cmp	r3, #0
 800f49e:	d132      	bne.n	800f506 <xQueueSemaphoreTake+0x1d6>
		{
			/* A block time is specified and not expired.  If the semaphore
			count is 0 then enter the Blocked state to wait for a semaphore to
			become available.  As semaphores are implemented with queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800f4a0:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 800f4a2:	f000 f9f5 	bl	800f890 <prvIsQueueEmpty>
 800f4a6:	4603      	mov	r3, r0
 800f4a8:	2b00      	cmp	r3, #0
 800f4aa:	d026      	beq.n	800f4fa <xQueueSemaphoreTake+0x1ca>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 800f4ac:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800f4ae:	681b      	ldr	r3, [r3, #0]
 800f4b0:	2b00      	cmp	r3, #0
 800f4b2:	d109      	bne.n	800f4c8 <xQueueSemaphoreTake+0x198>
					{
						taskENTER_CRITICAL();
 800f4b4:	f001 fb98 	bl	8010be8 <vPortEnterCritical>
						{
							xInheritanceOccurred = xTaskPriorityInherit( pxQueue->u.xSemaphore.xMutexHolder );
 800f4b8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800f4ba:	689b      	ldr	r3, [r3, #8]
 800f4bc:	4618      	mov	r0, r3
 800f4be:	f001 f857 	bl	8010570 <xTaskPriorityInherit>
 800f4c2:	6338      	str	r0, [r7, #48]	@ 0x30
						}
						taskEXIT_CRITICAL();
 800f4c4:	f001 fbc2 	bl	8010c4c <vPortExitCritical>
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif

				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 800f4c8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800f4ca:	3324      	adds	r3, #36	@ 0x24
 800f4cc:	683a      	ldr	r2, [r7, #0]
 800f4ce:	4611      	mov	r1, r2
 800f4d0:	4618      	mov	r0, r3
 800f4d2:	f000 fe49 	bl	8010168 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 800f4d6:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 800f4d8:	f000 f988 	bl	800f7ec <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 800f4dc:	f000 fc6e 	bl	800fdbc <xTaskResumeAll>
 800f4e0:	4603      	mov	r3, r0
 800f4e2:	2b00      	cmp	r3, #0
 800f4e4:	f47f af67 	bne.w	800f3b6 <xQueueSemaphoreTake+0x86>
				{
					portYIELD_WITHIN_API();
 800f4e8:	4b18      	ldr	r3, [pc, #96]	@ (800f54c <xQueueSemaphoreTake+0x21c>)
 800f4ea:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800f4ee:	601a      	str	r2, [r3, #0]
 800f4f0:	f3bf 8f4f 	dsb	sy
 800f4f4:	f3bf 8f6f 	isb	sy
 800f4f8:	e75d      	b.n	800f3b6 <xQueueSemaphoreTake+0x86>
			}
			else
			{
				/* There was no timeout and the semaphore count was not 0, so
				attempt to take the semaphore again. */
				prvUnlockQueue( pxQueue );
 800f4fa:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 800f4fc:	f000 f976 	bl	800f7ec <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800f500:	f000 fc5c 	bl	800fdbc <xTaskResumeAll>
 800f504:	e757      	b.n	800f3b6 <xQueueSemaphoreTake+0x86>
			}
		}
		else
		{
			/* Timed out. */
			prvUnlockQueue( pxQueue );
 800f506:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 800f508:	f000 f970 	bl	800f7ec <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800f50c:	f000 fc56 	bl	800fdbc <xTaskResumeAll>

			/* If the semaphore count is 0 exit now as the timeout has
			expired.  Otherwise return to attempt to take the semaphore that is
			known to be available.  As semaphores are implemented by queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800f510:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 800f512:	f000 f9bd 	bl	800f890 <prvIsQueueEmpty>
 800f516:	4603      	mov	r3, r0
 800f518:	2b00      	cmp	r3, #0
 800f51a:	f43f af4c 	beq.w	800f3b6 <xQueueSemaphoreTake+0x86>
				#if ( configUSE_MUTEXES == 1 )
				{
					/* xInheritanceOccurred could only have be set if
					pxQueue->uxQueueType == queueQUEUE_IS_MUTEX so no need to
					test the mutex type again to check it is actually a mutex. */
					if( xInheritanceOccurred != pdFALSE )
 800f51e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800f520:	2b00      	cmp	r3, #0
 800f522:	d00d      	beq.n	800f540 <xQueueSemaphoreTake+0x210>
					{
						taskENTER_CRITICAL();
 800f524:	f001 fb60 	bl	8010be8 <vPortEnterCritical>
							/* This task blocking on the mutex caused another
							task to inherit this task's priority.  Now this task
							has timed out the priority should be disinherited
							again, but only as low as the next highest priority
							task that is waiting for the same mutex. */
							uxHighestWaitingPriority = prvGetDisinheritPriorityAfterTimeout( pxQueue );
 800f528:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 800f52a:	f000 f8b7 	bl	800f69c <prvGetDisinheritPriorityAfterTimeout>
 800f52e:	6278      	str	r0, [r7, #36]	@ 0x24
							vTaskPriorityDisinheritAfterTimeout( pxQueue->u.xSemaphore.xMutexHolder, uxHighestWaitingPriority );
 800f530:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800f532:	689b      	ldr	r3, [r3, #8]
 800f534:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 800f536:	4618      	mov	r0, r3
 800f538:	f001 f918 	bl	801076c <vTaskPriorityDisinheritAfterTimeout>
						}
						taskEXIT_CRITICAL();
 800f53c:	f001 fb86 	bl	8010c4c <vPortExitCritical>
					}
				}
				#endif /* configUSE_MUTEXES */

				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 800f540:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 800f542:	4618      	mov	r0, r3
 800f544:	3738      	adds	r7, #56	@ 0x38
 800f546:	46bd      	mov	sp, r7
 800f548:	bd80      	pop	{r7, pc}
 800f54a:	bf00      	nop
 800f54c:	e000ed04 	.word	0xe000ed04

0800f550 <xQueueReceiveFromISR>:
	} /*lint -restore */
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceiveFromISR( QueueHandle_t xQueue, void * const pvBuffer, BaseType_t * const pxHigherPriorityTaskWoken )
{
 800f550:	b580      	push	{r7, lr}
 800f552:	b08e      	sub	sp, #56	@ 0x38
 800f554:	af00      	add	r7, sp, #0
 800f556:	60f8      	str	r0, [r7, #12]
 800f558:	60b9      	str	r1, [r7, #8]
 800f55a:	607a      	str	r2, [r7, #4]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 800f55c:	68fb      	ldr	r3, [r7, #12]
 800f55e:	633b      	str	r3, [r7, #48]	@ 0x30

	configASSERT( pxQueue );
 800f560:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800f562:	2b00      	cmp	r3, #0
 800f564:	d10b      	bne.n	800f57e <xQueueReceiveFromISR+0x2e>
	__asm volatile
 800f566:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800f56a:	f383 8811 	msr	BASEPRI, r3
 800f56e:	f3bf 8f6f 	isb	sy
 800f572:	f3bf 8f4f 	dsb	sy
 800f576:	623b      	str	r3, [r7, #32]
}
 800f578:	bf00      	nop
 800f57a:	bf00      	nop
 800f57c:	e7fd      	b.n	800f57a <xQueueReceiveFromISR+0x2a>
	configASSERT( !( ( pvBuffer == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800f57e:	68bb      	ldr	r3, [r7, #8]
 800f580:	2b00      	cmp	r3, #0
 800f582:	d103      	bne.n	800f58c <xQueueReceiveFromISR+0x3c>
 800f584:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800f586:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800f588:	2b00      	cmp	r3, #0
 800f58a:	d101      	bne.n	800f590 <xQueueReceiveFromISR+0x40>
 800f58c:	2301      	movs	r3, #1
 800f58e:	e000      	b.n	800f592 <xQueueReceiveFromISR+0x42>
 800f590:	2300      	movs	r3, #0
 800f592:	2b00      	cmp	r3, #0
 800f594:	d10b      	bne.n	800f5ae <xQueueReceiveFromISR+0x5e>
	__asm volatile
 800f596:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800f59a:	f383 8811 	msr	BASEPRI, r3
 800f59e:	f3bf 8f6f 	isb	sy
 800f5a2:	f3bf 8f4f 	dsb	sy
 800f5a6:	61fb      	str	r3, [r7, #28]
}
 800f5a8:	bf00      	nop
 800f5aa:	bf00      	nop
 800f5ac:	e7fd      	b.n	800f5aa <xQueueReceiveFromISR+0x5a>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 800f5ae:	f001 fbfb 	bl	8010da8 <vPortValidateInterruptPriority>
	__asm volatile
 800f5b2:	f3ef 8211 	mrs	r2, BASEPRI
 800f5b6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800f5ba:	f383 8811 	msr	BASEPRI, r3
 800f5be:	f3bf 8f6f 	isb	sy
 800f5c2:	f3bf 8f4f 	dsb	sy
 800f5c6:	61ba      	str	r2, [r7, #24]
 800f5c8:	617b      	str	r3, [r7, #20]
	return ulOriginalBASEPRI;
 800f5ca:	69bb      	ldr	r3, [r7, #24]

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 800f5cc:	62fb      	str	r3, [r7, #44]	@ 0x2c
	{
		const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800f5ce:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800f5d0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800f5d2:	62bb      	str	r3, [r7, #40]	@ 0x28

		/* Cannot block in an ISR, so check there is data available. */
		if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800f5d4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800f5d6:	2b00      	cmp	r3, #0
 800f5d8:	d02f      	beq.n	800f63a <xQueueReceiveFromISR+0xea>
		{
			const int8_t cRxLock = pxQueue->cRxLock;
 800f5da:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800f5dc:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 800f5e0:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

			traceQUEUE_RECEIVE_FROM_ISR( pxQueue );

			prvCopyDataFromQueue( pxQueue, pvBuffer );
 800f5e4:	68b9      	ldr	r1, [r7, #8]
 800f5e6:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800f5e8:	f000 f8da 	bl	800f7a0 <prvCopyDataFromQueue>
			pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 800f5ec:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800f5ee:	1e5a      	subs	r2, r3, #1
 800f5f0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800f5f2:	639a      	str	r2, [r3, #56]	@ 0x38

			/* If the queue is locked the event list will not be modified.
			Instead update the lock count so the task that unlocks the queue
			will know that an ISR has removed data while the queue was
			locked. */
			if( cRxLock == queueUNLOCKED )
 800f5f4:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 800f5f8:	f1b3 3fff 	cmp.w	r3, #4294967295
 800f5fc:	d112      	bne.n	800f624 <xQueueReceiveFromISR+0xd4>
			{
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800f5fe:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800f600:	691b      	ldr	r3, [r3, #16]
 800f602:	2b00      	cmp	r3, #0
 800f604:	d016      	beq.n	800f634 <xQueueReceiveFromISR+0xe4>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800f606:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800f608:	3310      	adds	r3, #16
 800f60a:	4618      	mov	r0, r3
 800f60c:	f000 fdd2 	bl	80101b4 <xTaskRemoveFromEventList>
 800f610:	4603      	mov	r3, r0
 800f612:	2b00      	cmp	r3, #0
 800f614:	d00e      	beq.n	800f634 <xQueueReceiveFromISR+0xe4>
					{
						/* The task waiting has a higher priority than us so
						force a context switch. */
						if( pxHigherPriorityTaskWoken != NULL )
 800f616:	687b      	ldr	r3, [r7, #4]
 800f618:	2b00      	cmp	r3, #0
 800f61a:	d00b      	beq.n	800f634 <xQueueReceiveFromISR+0xe4>
						{
							*pxHigherPriorityTaskWoken = pdTRUE;
 800f61c:	687b      	ldr	r3, [r7, #4]
 800f61e:	2201      	movs	r2, #1
 800f620:	601a      	str	r2, [r3, #0]
 800f622:	e007      	b.n	800f634 <xQueueReceiveFromISR+0xe4>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was removed while it was locked. */
				pxQueue->cRxLock = ( int8_t ) ( cRxLock + 1 );
 800f624:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800f628:	3301      	adds	r3, #1
 800f62a:	b2db      	uxtb	r3, r3
 800f62c:	b25a      	sxtb	r2, r3
 800f62e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800f630:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
			}

			xReturn = pdPASS;
 800f634:	2301      	movs	r3, #1
 800f636:	637b      	str	r3, [r7, #52]	@ 0x34
 800f638:	e001      	b.n	800f63e <xQueueReceiveFromISR+0xee>
		}
		else
		{
			xReturn = pdFAIL;
 800f63a:	2300      	movs	r3, #0
 800f63c:	637b      	str	r3, [r7, #52]	@ 0x34
 800f63e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800f640:	613b      	str	r3, [r7, #16]
	__asm volatile
 800f642:	693b      	ldr	r3, [r7, #16]
 800f644:	f383 8811 	msr	BASEPRI, r3
}
 800f648:	bf00      	nop
			traceQUEUE_RECEIVE_FROM_ISR_FAILED( pxQueue );
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 800f64a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
}
 800f64c:	4618      	mov	r0, r3
 800f64e:	3738      	adds	r7, #56	@ 0x38
 800f650:	46bd      	mov	sp, r7
 800f652:	bd80      	pop	{r7, pc}

0800f654 <vQueueDelete>:
	return uxReturn;
} /*lint !e818 Pointer cannot be declared const as xQueue is a typedef not pointer. */
/*-----------------------------------------------------------*/

void vQueueDelete( QueueHandle_t xQueue )
{
 800f654:	b580      	push	{r7, lr}
 800f656:	b084      	sub	sp, #16
 800f658:	af00      	add	r7, sp, #0
 800f65a:	6078      	str	r0, [r7, #4]
Queue_t * const pxQueue = xQueue;
 800f65c:	687b      	ldr	r3, [r7, #4]
 800f65e:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 800f660:	68fb      	ldr	r3, [r7, #12]
 800f662:	2b00      	cmp	r3, #0
 800f664:	d10b      	bne.n	800f67e <vQueueDelete+0x2a>
	__asm volatile
 800f666:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800f66a:	f383 8811 	msr	BASEPRI, r3
 800f66e:	f3bf 8f6f 	isb	sy
 800f672:	f3bf 8f4f 	dsb	sy
 800f676:	60bb      	str	r3, [r7, #8]
}
 800f678:	bf00      	nop
 800f67a:	bf00      	nop
 800f67c:	e7fd      	b.n	800f67a <vQueueDelete+0x26>
	traceQUEUE_DELETE( pxQueue );

	#if ( configQUEUE_REGISTRY_SIZE > 0 )
	{
		vQueueUnregisterQueue( pxQueue );
 800f67e:	68f8      	ldr	r0, [r7, #12]
 800f680:	f000 f934 	bl	800f8ec <vQueueUnregisterQueue>
	}
	#elif( ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 1 ) )
	{
		/* The queue could have been allocated statically or dynamically, so
		check before attempting to free the memory. */
		if( pxQueue->ucStaticallyAllocated == ( uint8_t ) pdFALSE )
 800f684:	68fb      	ldr	r3, [r7, #12]
 800f686:	f893 3046 	ldrb.w	r3, [r3, #70]	@ 0x46
 800f68a:	2b00      	cmp	r3, #0
 800f68c:	d102      	bne.n	800f694 <vQueueDelete+0x40>
		{
			vPortFree( pxQueue );
 800f68e:	68f8      	ldr	r0, [r7, #12]
 800f690:	f001 fc9a 	bl	8010fc8 <vPortFree>
		/* The queue must have been statically allocated, so is not going to be
		deleted.  Avoid compiler warnings about the unused parameter. */
		( void ) pxQueue;
	}
	#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
}
 800f694:	bf00      	nop
 800f696:	3710      	adds	r7, #16
 800f698:	46bd      	mov	sp, r7
 800f69a:	bd80      	pop	{r7, pc}

0800f69c <prvGetDisinheritPriorityAfterTimeout>:
/*-----------------------------------------------------------*/

#if( configUSE_MUTEXES == 1 )

	static UBaseType_t prvGetDisinheritPriorityAfterTimeout( const Queue_t * const pxQueue )
	{
 800f69c:	b480      	push	{r7}
 800f69e:	b085      	sub	sp, #20
 800f6a0:	af00      	add	r7, sp, #0
 800f6a2:	6078      	str	r0, [r7, #4]
		priority, but the waiting task times out, then the holder should
		disinherit the priority - but only down to the highest priority of any
		other tasks that are waiting for the same mutex.  For this purpose,
		return the priority of the highest priority task that is waiting for the
		mutex. */
		if( listCURRENT_LIST_LENGTH( &( pxQueue->xTasksWaitingToReceive ) ) > 0U )
 800f6a4:	687b      	ldr	r3, [r7, #4]
 800f6a6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800f6a8:	2b00      	cmp	r3, #0
 800f6aa:	d006      	beq.n	800f6ba <prvGetDisinheritPriorityAfterTimeout+0x1e>
		{
			uxHighestPriorityOfWaitingTasks = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) listGET_ITEM_VALUE_OF_HEAD_ENTRY( &( pxQueue->xTasksWaitingToReceive ) );
 800f6ac:	687b      	ldr	r3, [r7, #4]
 800f6ae:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800f6b0:	681b      	ldr	r3, [r3, #0]
 800f6b2:	f1c3 0307 	rsb	r3, r3, #7
 800f6b6:	60fb      	str	r3, [r7, #12]
 800f6b8:	e001      	b.n	800f6be <prvGetDisinheritPriorityAfterTimeout+0x22>
		}
		else
		{
			uxHighestPriorityOfWaitingTasks = tskIDLE_PRIORITY;
 800f6ba:	2300      	movs	r3, #0
 800f6bc:	60fb      	str	r3, [r7, #12]
		}

		return uxHighestPriorityOfWaitingTasks;
 800f6be:	68fb      	ldr	r3, [r7, #12]
	}
 800f6c0:	4618      	mov	r0, r3
 800f6c2:	3714      	adds	r7, #20
 800f6c4:	46bd      	mov	sp, r7
 800f6c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f6ca:	4770      	bx	lr

0800f6cc <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 800f6cc:	b580      	push	{r7, lr}
 800f6ce:	b086      	sub	sp, #24
 800f6d0:	af00      	add	r7, sp, #0
 800f6d2:	60f8      	str	r0, [r7, #12]
 800f6d4:	60b9      	str	r1, [r7, #8]
 800f6d6:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 800f6d8:	2300      	movs	r3, #0
 800f6da:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800f6dc:	68fb      	ldr	r3, [r7, #12]
 800f6de:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800f6e0:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 800f6e2:	68fb      	ldr	r3, [r7, #12]
 800f6e4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800f6e6:	2b00      	cmp	r3, #0
 800f6e8:	d10d      	bne.n	800f706 <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 800f6ea:	68fb      	ldr	r3, [r7, #12]
 800f6ec:	681b      	ldr	r3, [r3, #0]
 800f6ee:	2b00      	cmp	r3, #0
 800f6f0:	d14d      	bne.n	800f78e <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 800f6f2:	68fb      	ldr	r3, [r7, #12]
 800f6f4:	689b      	ldr	r3, [r3, #8]
 800f6f6:	4618      	mov	r0, r3
 800f6f8:	f000 ffb0 	bl	801065c <xTaskPriorityDisinherit>
 800f6fc:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 800f6fe:	68fb      	ldr	r3, [r7, #12]
 800f700:	2200      	movs	r2, #0
 800f702:	609a      	str	r2, [r3, #8]
 800f704:	e043      	b.n	800f78e <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 800f706:	687b      	ldr	r3, [r7, #4]
 800f708:	2b00      	cmp	r3, #0
 800f70a:	d119      	bne.n	800f740 <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 800f70c:	68fb      	ldr	r3, [r7, #12]
 800f70e:	6858      	ldr	r0, [r3, #4]
 800f710:	68fb      	ldr	r3, [r7, #12]
 800f712:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800f714:	461a      	mov	r2, r3
 800f716:	68b9      	ldr	r1, [r7, #8]
 800f718:	f001 ff85 	bl	8011626 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 800f71c:	68fb      	ldr	r3, [r7, #12]
 800f71e:	685a      	ldr	r2, [r3, #4]
 800f720:	68fb      	ldr	r3, [r7, #12]
 800f722:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800f724:	441a      	add	r2, r3
 800f726:	68fb      	ldr	r3, [r7, #12]
 800f728:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 800f72a:	68fb      	ldr	r3, [r7, #12]
 800f72c:	685a      	ldr	r2, [r3, #4]
 800f72e:	68fb      	ldr	r3, [r7, #12]
 800f730:	689b      	ldr	r3, [r3, #8]
 800f732:	429a      	cmp	r2, r3
 800f734:	d32b      	bcc.n	800f78e <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 800f736:	68fb      	ldr	r3, [r7, #12]
 800f738:	681a      	ldr	r2, [r3, #0]
 800f73a:	68fb      	ldr	r3, [r7, #12]
 800f73c:	605a      	str	r2, [r3, #4]
 800f73e:	e026      	b.n	800f78e <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 800f740:	68fb      	ldr	r3, [r7, #12]
 800f742:	68d8      	ldr	r0, [r3, #12]
 800f744:	68fb      	ldr	r3, [r7, #12]
 800f746:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800f748:	461a      	mov	r2, r3
 800f74a:	68b9      	ldr	r1, [r7, #8]
 800f74c:	f001 ff6b 	bl	8011626 <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 800f750:	68fb      	ldr	r3, [r7, #12]
 800f752:	68da      	ldr	r2, [r3, #12]
 800f754:	68fb      	ldr	r3, [r7, #12]
 800f756:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800f758:	425b      	negs	r3, r3
 800f75a:	441a      	add	r2, r3
 800f75c:	68fb      	ldr	r3, [r7, #12]
 800f75e:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 800f760:	68fb      	ldr	r3, [r7, #12]
 800f762:	68da      	ldr	r2, [r3, #12]
 800f764:	68fb      	ldr	r3, [r7, #12]
 800f766:	681b      	ldr	r3, [r3, #0]
 800f768:	429a      	cmp	r2, r3
 800f76a:	d207      	bcs.n	800f77c <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 800f76c:	68fb      	ldr	r3, [r7, #12]
 800f76e:	689a      	ldr	r2, [r3, #8]
 800f770:	68fb      	ldr	r3, [r7, #12]
 800f772:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800f774:	425b      	negs	r3, r3
 800f776:	441a      	add	r2, r3
 800f778:	68fb      	ldr	r3, [r7, #12]
 800f77a:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 800f77c:	687b      	ldr	r3, [r7, #4]
 800f77e:	2b02      	cmp	r3, #2
 800f780:	d105      	bne.n	800f78e <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800f782:	693b      	ldr	r3, [r7, #16]
 800f784:	2b00      	cmp	r3, #0
 800f786:	d002      	beq.n	800f78e <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 800f788:	693b      	ldr	r3, [r7, #16]
 800f78a:	3b01      	subs	r3, #1
 800f78c:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 800f78e:	693b      	ldr	r3, [r7, #16]
 800f790:	1c5a      	adds	r2, r3, #1
 800f792:	68fb      	ldr	r3, [r7, #12]
 800f794:	639a      	str	r2, [r3, #56]	@ 0x38

	return xReturn;
 800f796:	697b      	ldr	r3, [r7, #20]
}
 800f798:	4618      	mov	r0, r3
 800f79a:	3718      	adds	r7, #24
 800f79c:	46bd      	mov	sp, r7
 800f79e:	bd80      	pop	{r7, pc}

0800f7a0 <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 800f7a0:	b580      	push	{r7, lr}
 800f7a2:	b082      	sub	sp, #8
 800f7a4:	af00      	add	r7, sp, #0
 800f7a6:	6078      	str	r0, [r7, #4]
 800f7a8:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 800f7aa:	687b      	ldr	r3, [r7, #4]
 800f7ac:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800f7ae:	2b00      	cmp	r3, #0
 800f7b0:	d018      	beq.n	800f7e4 <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 800f7b2:	687b      	ldr	r3, [r7, #4]
 800f7b4:	68da      	ldr	r2, [r3, #12]
 800f7b6:	687b      	ldr	r3, [r7, #4]
 800f7b8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800f7ba:	441a      	add	r2, r3
 800f7bc:	687b      	ldr	r3, [r7, #4]
 800f7be:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 800f7c0:	687b      	ldr	r3, [r7, #4]
 800f7c2:	68da      	ldr	r2, [r3, #12]
 800f7c4:	687b      	ldr	r3, [r7, #4]
 800f7c6:	689b      	ldr	r3, [r3, #8]
 800f7c8:	429a      	cmp	r2, r3
 800f7ca:	d303      	bcc.n	800f7d4 <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 800f7cc:	687b      	ldr	r3, [r7, #4]
 800f7ce:	681a      	ldr	r2, [r3, #0]
 800f7d0:	687b      	ldr	r3, [r7, #4]
 800f7d2:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 800f7d4:	687b      	ldr	r3, [r7, #4]
 800f7d6:	68d9      	ldr	r1, [r3, #12]
 800f7d8:	687b      	ldr	r3, [r7, #4]
 800f7da:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800f7dc:	461a      	mov	r2, r3
 800f7de:	6838      	ldr	r0, [r7, #0]
 800f7e0:	f001 ff21 	bl	8011626 <memcpy>
	}
}
 800f7e4:	bf00      	nop
 800f7e6:	3708      	adds	r7, #8
 800f7e8:	46bd      	mov	sp, r7
 800f7ea:	bd80      	pop	{r7, pc}

0800f7ec <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 800f7ec:	b580      	push	{r7, lr}
 800f7ee:	b084      	sub	sp, #16
 800f7f0:	af00      	add	r7, sp, #0
 800f7f2:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 800f7f4:	f001 f9f8 	bl	8010be8 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 800f7f8:	687b      	ldr	r3, [r7, #4]
 800f7fa:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800f7fe:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 800f800:	e011      	b.n	800f826 <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800f802:	687b      	ldr	r3, [r7, #4]
 800f804:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800f806:	2b00      	cmp	r3, #0
 800f808:	d012      	beq.n	800f830 <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800f80a:	687b      	ldr	r3, [r7, #4]
 800f80c:	3324      	adds	r3, #36	@ 0x24
 800f80e:	4618      	mov	r0, r3
 800f810:	f000 fcd0 	bl	80101b4 <xTaskRemoveFromEventList>
 800f814:	4603      	mov	r3, r0
 800f816:	2b00      	cmp	r3, #0
 800f818:	d001      	beq.n	800f81e <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 800f81a:	f000 fda9 	bl	8010370 <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 800f81e:	7bfb      	ldrb	r3, [r7, #15]
 800f820:	3b01      	subs	r3, #1
 800f822:	b2db      	uxtb	r3, r3
 800f824:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 800f826:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800f82a:	2b00      	cmp	r3, #0
 800f82c:	dce9      	bgt.n	800f802 <prvUnlockQueue+0x16>
 800f82e:	e000      	b.n	800f832 <prvUnlockQueue+0x46>
					break;
 800f830:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 800f832:	687b      	ldr	r3, [r7, #4]
 800f834:	22ff      	movs	r2, #255	@ 0xff
 800f836:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
	}
	taskEXIT_CRITICAL();
 800f83a:	f001 fa07 	bl	8010c4c <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 800f83e:	f001 f9d3 	bl	8010be8 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 800f842:	687b      	ldr	r3, [r7, #4]
 800f844:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 800f848:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 800f84a:	e011      	b.n	800f870 <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800f84c:	687b      	ldr	r3, [r7, #4]
 800f84e:	691b      	ldr	r3, [r3, #16]
 800f850:	2b00      	cmp	r3, #0
 800f852:	d012      	beq.n	800f87a <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800f854:	687b      	ldr	r3, [r7, #4]
 800f856:	3310      	adds	r3, #16
 800f858:	4618      	mov	r0, r3
 800f85a:	f000 fcab 	bl	80101b4 <xTaskRemoveFromEventList>
 800f85e:	4603      	mov	r3, r0
 800f860:	2b00      	cmp	r3, #0
 800f862:	d001      	beq.n	800f868 <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 800f864:	f000 fd84 	bl	8010370 <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 800f868:	7bbb      	ldrb	r3, [r7, #14]
 800f86a:	3b01      	subs	r3, #1
 800f86c:	b2db      	uxtb	r3, r3
 800f86e:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 800f870:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800f874:	2b00      	cmp	r3, #0
 800f876:	dce9      	bgt.n	800f84c <prvUnlockQueue+0x60>
 800f878:	e000      	b.n	800f87c <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 800f87a:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 800f87c:	687b      	ldr	r3, [r7, #4]
 800f87e:	22ff      	movs	r2, #255	@ 0xff
 800f880:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
	}
	taskEXIT_CRITICAL();
 800f884:	f001 f9e2 	bl	8010c4c <vPortExitCritical>
}
 800f888:	bf00      	nop
 800f88a:	3710      	adds	r7, #16
 800f88c:	46bd      	mov	sp, r7
 800f88e:	bd80      	pop	{r7, pc}

0800f890 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 800f890:	b580      	push	{r7, lr}
 800f892:	b084      	sub	sp, #16
 800f894:	af00      	add	r7, sp, #0
 800f896:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 800f898:	f001 f9a6 	bl	8010be8 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 800f89c:	687b      	ldr	r3, [r7, #4]
 800f89e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800f8a0:	2b00      	cmp	r3, #0
 800f8a2:	d102      	bne.n	800f8aa <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 800f8a4:	2301      	movs	r3, #1
 800f8a6:	60fb      	str	r3, [r7, #12]
 800f8a8:	e001      	b.n	800f8ae <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 800f8aa:	2300      	movs	r3, #0
 800f8ac:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 800f8ae:	f001 f9cd 	bl	8010c4c <vPortExitCritical>

	return xReturn;
 800f8b2:	68fb      	ldr	r3, [r7, #12]
}
 800f8b4:	4618      	mov	r0, r3
 800f8b6:	3710      	adds	r7, #16
 800f8b8:	46bd      	mov	sp, r7
 800f8ba:	bd80      	pop	{r7, pc}

0800f8bc <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 800f8bc:	b580      	push	{r7, lr}
 800f8be:	b084      	sub	sp, #16
 800f8c0:	af00      	add	r7, sp, #0
 800f8c2:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 800f8c4:	f001 f990 	bl	8010be8 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 800f8c8:	687b      	ldr	r3, [r7, #4]
 800f8ca:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800f8cc:	687b      	ldr	r3, [r7, #4]
 800f8ce:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800f8d0:	429a      	cmp	r2, r3
 800f8d2:	d102      	bne.n	800f8da <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 800f8d4:	2301      	movs	r3, #1
 800f8d6:	60fb      	str	r3, [r7, #12]
 800f8d8:	e001      	b.n	800f8de <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 800f8da:	2300      	movs	r3, #0
 800f8dc:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 800f8de:	f001 f9b5 	bl	8010c4c <vPortExitCritical>

	return xReturn;
 800f8e2:	68fb      	ldr	r3, [r7, #12]
}
 800f8e4:	4618      	mov	r0, r3
 800f8e6:	3710      	adds	r7, #16
 800f8e8:	46bd      	mov	sp, r7
 800f8ea:	bd80      	pop	{r7, pc}

0800f8ec <vQueueUnregisterQueue>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueUnregisterQueue( QueueHandle_t xQueue )
	{
 800f8ec:	b480      	push	{r7}
 800f8ee:	b085      	sub	sp, #20
 800f8f0:	af00      	add	r7, sp, #0
 800f8f2:	6078      	str	r0, [r7, #4]
	UBaseType_t ux;

		/* See if the handle of the queue being unregistered in actually in the
		registry. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 800f8f4:	2300      	movs	r3, #0
 800f8f6:	60fb      	str	r3, [r7, #12]
 800f8f8:	e016      	b.n	800f928 <vQueueUnregisterQueue+0x3c>
		{
			if( xQueueRegistry[ ux ].xHandle == xQueue )
 800f8fa:	4a10      	ldr	r2, [pc, #64]	@ (800f93c <vQueueUnregisterQueue+0x50>)
 800f8fc:	68fb      	ldr	r3, [r7, #12]
 800f8fe:	00db      	lsls	r3, r3, #3
 800f900:	4413      	add	r3, r2
 800f902:	685b      	ldr	r3, [r3, #4]
 800f904:	687a      	ldr	r2, [r7, #4]
 800f906:	429a      	cmp	r2, r3
 800f908:	d10b      	bne.n	800f922 <vQueueUnregisterQueue+0x36>
			{
				/* Set the name to NULL to show that this slot if free again. */
				xQueueRegistry[ ux ].pcQueueName = NULL;
 800f90a:	4a0c      	ldr	r2, [pc, #48]	@ (800f93c <vQueueUnregisterQueue+0x50>)
 800f90c:	68fb      	ldr	r3, [r7, #12]
 800f90e:	2100      	movs	r1, #0
 800f910:	f842 1033 	str.w	r1, [r2, r3, lsl #3]

				/* Set the handle to NULL to ensure the same queue handle cannot
				appear in the registry twice if it is added, removed, then
				added again. */
				xQueueRegistry[ ux ].xHandle = ( QueueHandle_t ) 0;
 800f914:	4a09      	ldr	r2, [pc, #36]	@ (800f93c <vQueueUnregisterQueue+0x50>)
 800f916:	68fb      	ldr	r3, [r7, #12]
 800f918:	00db      	lsls	r3, r3, #3
 800f91a:	4413      	add	r3, r2
 800f91c:	2200      	movs	r2, #0
 800f91e:	605a      	str	r2, [r3, #4]
				break;
 800f920:	e006      	b.n	800f930 <vQueueUnregisterQueue+0x44>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 800f922:	68fb      	ldr	r3, [r7, #12]
 800f924:	3301      	adds	r3, #1
 800f926:	60fb      	str	r3, [r7, #12]
 800f928:	68fb      	ldr	r3, [r7, #12]
 800f92a:	2b07      	cmp	r3, #7
 800f92c:	d9e5      	bls.n	800f8fa <vQueueUnregisterQueue+0xe>
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

	} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
 800f92e:	bf00      	nop
 800f930:	bf00      	nop
 800f932:	3714      	adds	r7, #20
 800f934:	46bd      	mov	sp, r7
 800f936:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f93a:	4770      	bx	lr
 800f93c:	200008b8 	.word	0x200008b8

0800f940 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 800f940:	b580      	push	{r7, lr}
 800f942:	b08e      	sub	sp, #56	@ 0x38
 800f944:	af04      	add	r7, sp, #16
 800f946:	60f8      	str	r0, [r7, #12]
 800f948:	60b9      	str	r1, [r7, #8]
 800f94a:	607a      	str	r2, [r7, #4]
 800f94c:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 800f94e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800f950:	2b00      	cmp	r3, #0
 800f952:	d10b      	bne.n	800f96c <xTaskCreateStatic+0x2c>
	__asm volatile
 800f954:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800f958:	f383 8811 	msr	BASEPRI, r3
 800f95c:	f3bf 8f6f 	isb	sy
 800f960:	f3bf 8f4f 	dsb	sy
 800f964:	623b      	str	r3, [r7, #32]
}
 800f966:	bf00      	nop
 800f968:	bf00      	nop
 800f96a:	e7fd      	b.n	800f968 <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 800f96c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800f96e:	2b00      	cmp	r3, #0
 800f970:	d10b      	bne.n	800f98a <xTaskCreateStatic+0x4a>
	__asm volatile
 800f972:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800f976:	f383 8811 	msr	BASEPRI, r3
 800f97a:	f3bf 8f6f 	isb	sy
 800f97e:	f3bf 8f4f 	dsb	sy
 800f982:	61fb      	str	r3, [r7, #28]
}
 800f984:	bf00      	nop
 800f986:	bf00      	nop
 800f988:	e7fd      	b.n	800f986 <xTaskCreateStatic+0x46>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 800f98a:	2354      	movs	r3, #84	@ 0x54
 800f98c:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 800f98e:	693b      	ldr	r3, [r7, #16]
 800f990:	2b54      	cmp	r3, #84	@ 0x54
 800f992:	d00b      	beq.n	800f9ac <xTaskCreateStatic+0x6c>
	__asm volatile
 800f994:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800f998:	f383 8811 	msr	BASEPRI, r3
 800f99c:	f3bf 8f6f 	isb	sy
 800f9a0:	f3bf 8f4f 	dsb	sy
 800f9a4:	61bb      	str	r3, [r7, #24]
}
 800f9a6:	bf00      	nop
 800f9a8:	bf00      	nop
 800f9aa:	e7fd      	b.n	800f9a8 <xTaskCreateStatic+0x68>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 800f9ac:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 800f9ae:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800f9b0:	2b00      	cmp	r3, #0
 800f9b2:	d01e      	beq.n	800f9f2 <xTaskCreateStatic+0xb2>
 800f9b4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800f9b6:	2b00      	cmp	r3, #0
 800f9b8:	d01b      	beq.n	800f9f2 <xTaskCreateStatic+0xb2>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 800f9ba:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800f9bc:	627b      	str	r3, [r7, #36]	@ 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 800f9be:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800f9c0:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800f9c2:	631a      	str	r2, [r3, #48]	@ 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 800f9c4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800f9c6:	2202      	movs	r2, #2
 800f9c8:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 800f9cc:	2300      	movs	r3, #0
 800f9ce:	9303      	str	r3, [sp, #12]
 800f9d0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800f9d2:	9302      	str	r3, [sp, #8]
 800f9d4:	f107 0314 	add.w	r3, r7, #20
 800f9d8:	9301      	str	r3, [sp, #4]
 800f9da:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800f9dc:	9300      	str	r3, [sp, #0]
 800f9de:	683b      	ldr	r3, [r7, #0]
 800f9e0:	687a      	ldr	r2, [r7, #4]
 800f9e2:	68b9      	ldr	r1, [r7, #8]
 800f9e4:	68f8      	ldr	r0, [r7, #12]
 800f9e6:	f000 f850 	bl	800fa8a <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 800f9ea:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 800f9ec:	f000 f8d6 	bl	800fb9c <prvAddNewTaskToReadyList>
 800f9f0:	e001      	b.n	800f9f6 <xTaskCreateStatic+0xb6>
		}
		else
		{
			xReturn = NULL;
 800f9f2:	2300      	movs	r3, #0
 800f9f4:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 800f9f6:	697b      	ldr	r3, [r7, #20]
	}
 800f9f8:	4618      	mov	r0, r3
 800f9fa:	3728      	adds	r7, #40	@ 0x28
 800f9fc:	46bd      	mov	sp, r7
 800f9fe:	bd80      	pop	{r7, pc}

0800fa00 <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 800fa00:	b580      	push	{r7, lr}
 800fa02:	b08c      	sub	sp, #48	@ 0x30
 800fa04:	af04      	add	r7, sp, #16
 800fa06:	60f8      	str	r0, [r7, #12]
 800fa08:	60b9      	str	r1, [r7, #8]
 800fa0a:	603b      	str	r3, [r7, #0]
 800fa0c:	4613      	mov	r3, r2
 800fa0e:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 800fa10:	88fb      	ldrh	r3, [r7, #6]
 800fa12:	009b      	lsls	r3, r3, #2
 800fa14:	4618      	mov	r0, r3
 800fa16:	f001 fa09 	bl	8010e2c <pvPortMalloc>
 800fa1a:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 800fa1c:	697b      	ldr	r3, [r7, #20]
 800fa1e:	2b00      	cmp	r3, #0
 800fa20:	d00e      	beq.n	800fa40 <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 800fa22:	2054      	movs	r0, #84	@ 0x54
 800fa24:	f001 fa02 	bl	8010e2c <pvPortMalloc>
 800fa28:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 800fa2a:	69fb      	ldr	r3, [r7, #28]
 800fa2c:	2b00      	cmp	r3, #0
 800fa2e:	d003      	beq.n	800fa38 <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 800fa30:	69fb      	ldr	r3, [r7, #28]
 800fa32:	697a      	ldr	r2, [r7, #20]
 800fa34:	631a      	str	r2, [r3, #48]	@ 0x30
 800fa36:	e005      	b.n	800fa44 <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 800fa38:	6978      	ldr	r0, [r7, #20]
 800fa3a:	f001 fac5 	bl	8010fc8 <vPortFree>
 800fa3e:	e001      	b.n	800fa44 <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 800fa40:	2300      	movs	r3, #0
 800fa42:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 800fa44:	69fb      	ldr	r3, [r7, #28]
 800fa46:	2b00      	cmp	r3, #0
 800fa48:	d017      	beq.n	800fa7a <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 800fa4a:	69fb      	ldr	r3, [r7, #28]
 800fa4c:	2200      	movs	r2, #0
 800fa4e:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 800fa52:	88fa      	ldrh	r2, [r7, #6]
 800fa54:	2300      	movs	r3, #0
 800fa56:	9303      	str	r3, [sp, #12]
 800fa58:	69fb      	ldr	r3, [r7, #28]
 800fa5a:	9302      	str	r3, [sp, #8]
 800fa5c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800fa5e:	9301      	str	r3, [sp, #4]
 800fa60:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800fa62:	9300      	str	r3, [sp, #0]
 800fa64:	683b      	ldr	r3, [r7, #0]
 800fa66:	68b9      	ldr	r1, [r7, #8]
 800fa68:	68f8      	ldr	r0, [r7, #12]
 800fa6a:	f000 f80e 	bl	800fa8a <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 800fa6e:	69f8      	ldr	r0, [r7, #28]
 800fa70:	f000 f894 	bl	800fb9c <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 800fa74:	2301      	movs	r3, #1
 800fa76:	61bb      	str	r3, [r7, #24]
 800fa78:	e002      	b.n	800fa80 <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 800fa7a:	f04f 33ff 	mov.w	r3, #4294967295
 800fa7e:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 800fa80:	69bb      	ldr	r3, [r7, #24]
	}
 800fa82:	4618      	mov	r0, r3
 800fa84:	3720      	adds	r7, #32
 800fa86:	46bd      	mov	sp, r7
 800fa88:	bd80      	pop	{r7, pc}

0800fa8a <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 800fa8a:	b580      	push	{r7, lr}
 800fa8c:	b088      	sub	sp, #32
 800fa8e:	af00      	add	r7, sp, #0
 800fa90:	60f8      	str	r0, [r7, #12]
 800fa92:	60b9      	str	r1, [r7, #8]
 800fa94:	607a      	str	r2, [r7, #4]
 800fa96:	603b      	str	r3, [r7, #0]
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 800fa98:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800fa9a:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800fa9c:	687b      	ldr	r3, [r7, #4]
 800fa9e:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 800faa2:	3b01      	subs	r3, #1
 800faa4:	009b      	lsls	r3, r3, #2
 800faa6:	4413      	add	r3, r2
 800faa8:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 800faaa:	69bb      	ldr	r3, [r7, #24]
 800faac:	f023 0307 	bic.w	r3, r3, #7
 800fab0:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 800fab2:	69bb      	ldr	r3, [r7, #24]
 800fab4:	f003 0307 	and.w	r3, r3, #7
 800fab8:	2b00      	cmp	r3, #0
 800faba:	d00b      	beq.n	800fad4 <prvInitialiseNewTask+0x4a>
	__asm volatile
 800fabc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800fac0:	f383 8811 	msr	BASEPRI, r3
 800fac4:	f3bf 8f6f 	isb	sy
 800fac8:	f3bf 8f4f 	dsb	sy
 800facc:	617b      	str	r3, [r7, #20]
}
 800face:	bf00      	nop
 800fad0:	bf00      	nop
 800fad2:	e7fd      	b.n	800fad0 <prvInitialiseNewTask+0x46>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 800fad4:	68bb      	ldr	r3, [r7, #8]
 800fad6:	2b00      	cmp	r3, #0
 800fad8:	d01f      	beq.n	800fb1a <prvInitialiseNewTask+0x90>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800fada:	2300      	movs	r3, #0
 800fadc:	61fb      	str	r3, [r7, #28]
 800fade:	e012      	b.n	800fb06 <prvInitialiseNewTask+0x7c>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 800fae0:	68ba      	ldr	r2, [r7, #8]
 800fae2:	69fb      	ldr	r3, [r7, #28]
 800fae4:	4413      	add	r3, r2
 800fae6:	7819      	ldrb	r1, [r3, #0]
 800fae8:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800faea:	69fb      	ldr	r3, [r7, #28]
 800faec:	4413      	add	r3, r2
 800faee:	3334      	adds	r3, #52	@ 0x34
 800faf0:	460a      	mov	r2, r1
 800faf2:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 800faf4:	68ba      	ldr	r2, [r7, #8]
 800faf6:	69fb      	ldr	r3, [r7, #28]
 800faf8:	4413      	add	r3, r2
 800fafa:	781b      	ldrb	r3, [r3, #0]
 800fafc:	2b00      	cmp	r3, #0
 800fafe:	d006      	beq.n	800fb0e <prvInitialiseNewTask+0x84>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800fb00:	69fb      	ldr	r3, [r7, #28]
 800fb02:	3301      	adds	r3, #1
 800fb04:	61fb      	str	r3, [r7, #28]
 800fb06:	69fb      	ldr	r3, [r7, #28]
 800fb08:	2b0f      	cmp	r3, #15
 800fb0a:	d9e9      	bls.n	800fae0 <prvInitialiseNewTask+0x56>
 800fb0c:	e000      	b.n	800fb10 <prvInitialiseNewTask+0x86>
			{
				break;
 800fb0e:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 800fb10:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800fb12:	2200      	movs	r2, #0
 800fb14:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 800fb18:	e003      	b.n	800fb22 <prvInitialiseNewTask+0x98>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 800fb1a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800fb1c:	2200      	movs	r2, #0
 800fb1e:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 800fb22:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800fb24:	2b06      	cmp	r3, #6
 800fb26:	d901      	bls.n	800fb2c <prvInitialiseNewTask+0xa2>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 800fb28:	2306      	movs	r3, #6
 800fb2a:	62bb      	str	r3, [r7, #40]	@ 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 800fb2c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800fb2e:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800fb30:	62da      	str	r2, [r3, #44]	@ 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 800fb32:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800fb34:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800fb36:	645a      	str	r2, [r3, #68]	@ 0x44
		pxNewTCB->uxMutexesHeld = 0;
 800fb38:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800fb3a:	2200      	movs	r2, #0
 800fb3c:	649a      	str	r2, [r3, #72]	@ 0x48
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 800fb3e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800fb40:	3304      	adds	r3, #4
 800fb42:	4618      	mov	r0, r3
 800fb44:	f7fe fec0 	bl	800e8c8 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 800fb48:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800fb4a:	3318      	adds	r3, #24
 800fb4c:	4618      	mov	r0, r3
 800fb4e:	f7fe febb 	bl	800e8c8 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 800fb52:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800fb54:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800fb56:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800fb58:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800fb5a:	f1c3 0207 	rsb	r2, r3, #7
 800fb5e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800fb60:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 800fb62:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800fb64:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800fb66:	625a      	str	r2, [r3, #36]	@ 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 800fb68:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800fb6a:	2200      	movs	r2, #0
 800fb6c:	64da      	str	r2, [r3, #76]	@ 0x4c
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 800fb6e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800fb70:	2200      	movs	r2, #0
 800fb72:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 800fb76:	683a      	ldr	r2, [r7, #0]
 800fb78:	68f9      	ldr	r1, [r7, #12]
 800fb7a:	69b8      	ldr	r0, [r7, #24]
 800fb7c:	f000 ff00 	bl	8010980 <pxPortInitialiseStack>
 800fb80:	4602      	mov	r2, r0
 800fb82:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800fb84:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 800fb86:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800fb88:	2b00      	cmp	r3, #0
 800fb8a:	d002      	beq.n	800fb92 <prvInitialiseNewTask+0x108>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 800fb8c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800fb8e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800fb90:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800fb92:	bf00      	nop
 800fb94:	3720      	adds	r7, #32
 800fb96:	46bd      	mov	sp, r7
 800fb98:	bd80      	pop	{r7, pc}
	...

0800fb9c <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 800fb9c:	b580      	push	{r7, lr}
 800fb9e:	b082      	sub	sp, #8
 800fba0:	af00      	add	r7, sp, #0
 800fba2:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 800fba4:	f001 f820 	bl	8010be8 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 800fba8:	4b2a      	ldr	r3, [pc, #168]	@ (800fc54 <prvAddNewTaskToReadyList+0xb8>)
 800fbaa:	681b      	ldr	r3, [r3, #0]
 800fbac:	3301      	adds	r3, #1
 800fbae:	4a29      	ldr	r2, [pc, #164]	@ (800fc54 <prvAddNewTaskToReadyList+0xb8>)
 800fbb0:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 800fbb2:	4b29      	ldr	r3, [pc, #164]	@ (800fc58 <prvAddNewTaskToReadyList+0xbc>)
 800fbb4:	681b      	ldr	r3, [r3, #0]
 800fbb6:	2b00      	cmp	r3, #0
 800fbb8:	d109      	bne.n	800fbce <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 800fbba:	4a27      	ldr	r2, [pc, #156]	@ (800fc58 <prvAddNewTaskToReadyList+0xbc>)
 800fbbc:	687b      	ldr	r3, [r7, #4]
 800fbbe:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 800fbc0:	4b24      	ldr	r3, [pc, #144]	@ (800fc54 <prvAddNewTaskToReadyList+0xb8>)
 800fbc2:	681b      	ldr	r3, [r3, #0]
 800fbc4:	2b01      	cmp	r3, #1
 800fbc6:	d110      	bne.n	800fbea <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 800fbc8:	f000 fbf6 	bl	80103b8 <prvInitialiseTaskLists>
 800fbcc:	e00d      	b.n	800fbea <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 800fbce:	4b23      	ldr	r3, [pc, #140]	@ (800fc5c <prvAddNewTaskToReadyList+0xc0>)
 800fbd0:	681b      	ldr	r3, [r3, #0]
 800fbd2:	2b00      	cmp	r3, #0
 800fbd4:	d109      	bne.n	800fbea <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 800fbd6:	4b20      	ldr	r3, [pc, #128]	@ (800fc58 <prvAddNewTaskToReadyList+0xbc>)
 800fbd8:	681b      	ldr	r3, [r3, #0]
 800fbda:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800fbdc:	687b      	ldr	r3, [r7, #4]
 800fbde:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800fbe0:	429a      	cmp	r2, r3
 800fbe2:	d802      	bhi.n	800fbea <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 800fbe4:	4a1c      	ldr	r2, [pc, #112]	@ (800fc58 <prvAddNewTaskToReadyList+0xbc>)
 800fbe6:	687b      	ldr	r3, [r7, #4]
 800fbe8:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 800fbea:	4b1d      	ldr	r3, [pc, #116]	@ (800fc60 <prvAddNewTaskToReadyList+0xc4>)
 800fbec:	681b      	ldr	r3, [r3, #0]
 800fbee:	3301      	adds	r3, #1
 800fbf0:	4a1b      	ldr	r2, [pc, #108]	@ (800fc60 <prvAddNewTaskToReadyList+0xc4>)
 800fbf2:	6013      	str	r3, [r2, #0]
			pxNewTCB->uxTCBNumber = uxTaskNumber;
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 800fbf4:	687b      	ldr	r3, [r7, #4]
 800fbf6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800fbf8:	2201      	movs	r2, #1
 800fbfa:	409a      	lsls	r2, r3
 800fbfc:	4b19      	ldr	r3, [pc, #100]	@ (800fc64 <prvAddNewTaskToReadyList+0xc8>)
 800fbfe:	681b      	ldr	r3, [r3, #0]
 800fc00:	4313      	orrs	r3, r2
 800fc02:	4a18      	ldr	r2, [pc, #96]	@ (800fc64 <prvAddNewTaskToReadyList+0xc8>)
 800fc04:	6013      	str	r3, [r2, #0]
 800fc06:	687b      	ldr	r3, [r7, #4]
 800fc08:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800fc0a:	4613      	mov	r3, r2
 800fc0c:	009b      	lsls	r3, r3, #2
 800fc0e:	4413      	add	r3, r2
 800fc10:	009b      	lsls	r3, r3, #2
 800fc12:	4a15      	ldr	r2, [pc, #84]	@ (800fc68 <prvAddNewTaskToReadyList+0xcc>)
 800fc14:	441a      	add	r2, r3
 800fc16:	687b      	ldr	r3, [r7, #4]
 800fc18:	3304      	adds	r3, #4
 800fc1a:	4619      	mov	r1, r3
 800fc1c:	4610      	mov	r0, r2
 800fc1e:	f7fe fe60 	bl	800e8e2 <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 800fc22:	f001 f813 	bl	8010c4c <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 800fc26:	4b0d      	ldr	r3, [pc, #52]	@ (800fc5c <prvAddNewTaskToReadyList+0xc0>)
 800fc28:	681b      	ldr	r3, [r3, #0]
 800fc2a:	2b00      	cmp	r3, #0
 800fc2c:	d00e      	beq.n	800fc4c <prvAddNewTaskToReadyList+0xb0>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 800fc2e:	4b0a      	ldr	r3, [pc, #40]	@ (800fc58 <prvAddNewTaskToReadyList+0xbc>)
 800fc30:	681b      	ldr	r3, [r3, #0]
 800fc32:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800fc34:	687b      	ldr	r3, [r7, #4]
 800fc36:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800fc38:	429a      	cmp	r2, r3
 800fc3a:	d207      	bcs.n	800fc4c <prvAddNewTaskToReadyList+0xb0>
		{
			taskYIELD_IF_USING_PREEMPTION();
 800fc3c:	4b0b      	ldr	r3, [pc, #44]	@ (800fc6c <prvAddNewTaskToReadyList+0xd0>)
 800fc3e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800fc42:	601a      	str	r2, [r3, #0]
 800fc44:	f3bf 8f4f 	dsb	sy
 800fc48:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800fc4c:	bf00      	nop
 800fc4e:	3708      	adds	r7, #8
 800fc50:	46bd      	mov	sp, r7
 800fc52:	bd80      	pop	{r7, pc}
 800fc54:	200009f8 	.word	0x200009f8
 800fc58:	200008f8 	.word	0x200008f8
 800fc5c:	20000a04 	.word	0x20000a04
 800fc60:	20000a14 	.word	0x20000a14
 800fc64:	20000a00 	.word	0x20000a00
 800fc68:	200008fc 	.word	0x200008fc
 800fc6c:	e000ed04 	.word	0xe000ed04

0800fc70 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 800fc70:	b580      	push	{r7, lr}
 800fc72:	b084      	sub	sp, #16
 800fc74:	af00      	add	r7, sp, #0
 800fc76:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 800fc78:	2300      	movs	r3, #0
 800fc7a:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 800fc7c:	687b      	ldr	r3, [r7, #4]
 800fc7e:	2b00      	cmp	r3, #0
 800fc80:	d018      	beq.n	800fcb4 <vTaskDelay+0x44>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 800fc82:	4b14      	ldr	r3, [pc, #80]	@ (800fcd4 <vTaskDelay+0x64>)
 800fc84:	681b      	ldr	r3, [r3, #0]
 800fc86:	2b00      	cmp	r3, #0
 800fc88:	d00b      	beq.n	800fca2 <vTaskDelay+0x32>
	__asm volatile
 800fc8a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800fc8e:	f383 8811 	msr	BASEPRI, r3
 800fc92:	f3bf 8f6f 	isb	sy
 800fc96:	f3bf 8f4f 	dsb	sy
 800fc9a:	60bb      	str	r3, [r7, #8]
}
 800fc9c:	bf00      	nop
 800fc9e:	bf00      	nop
 800fca0:	e7fd      	b.n	800fc9e <vTaskDelay+0x2e>
			vTaskSuspendAll();
 800fca2:	f000 f87d 	bl	800fda0 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 800fca6:	2100      	movs	r1, #0
 800fca8:	6878      	ldr	r0, [r7, #4]
 800fcaa:	f000 fe03 	bl	80108b4 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 800fcae:	f000 f885 	bl	800fdbc <xTaskResumeAll>
 800fcb2:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 800fcb4:	68fb      	ldr	r3, [r7, #12]
 800fcb6:	2b00      	cmp	r3, #0
 800fcb8:	d107      	bne.n	800fcca <vTaskDelay+0x5a>
		{
			portYIELD_WITHIN_API();
 800fcba:	4b07      	ldr	r3, [pc, #28]	@ (800fcd8 <vTaskDelay+0x68>)
 800fcbc:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800fcc0:	601a      	str	r2, [r3, #0]
 800fcc2:	f3bf 8f4f 	dsb	sy
 800fcc6:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 800fcca:	bf00      	nop
 800fccc:	3710      	adds	r7, #16
 800fcce:	46bd      	mov	sp, r7
 800fcd0:	bd80      	pop	{r7, pc}
 800fcd2:	bf00      	nop
 800fcd4:	20000a20 	.word	0x20000a20
 800fcd8:	e000ed04 	.word	0xe000ed04

0800fcdc <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 800fcdc:	b580      	push	{r7, lr}
 800fcde:	b08a      	sub	sp, #40	@ 0x28
 800fce0:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 800fce2:	2300      	movs	r3, #0
 800fce4:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 800fce6:	2300      	movs	r3, #0
 800fce8:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 800fcea:	463a      	mov	r2, r7
 800fcec:	1d39      	adds	r1, r7, #4
 800fcee:	f107 0308 	add.w	r3, r7, #8
 800fcf2:	4618      	mov	r0, r3
 800fcf4:	f7f1 fd92 	bl	800181c <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 800fcf8:	6839      	ldr	r1, [r7, #0]
 800fcfa:	687b      	ldr	r3, [r7, #4]
 800fcfc:	68ba      	ldr	r2, [r7, #8]
 800fcfe:	9202      	str	r2, [sp, #8]
 800fd00:	9301      	str	r3, [sp, #4]
 800fd02:	2300      	movs	r3, #0
 800fd04:	9300      	str	r3, [sp, #0]
 800fd06:	2300      	movs	r3, #0
 800fd08:	460a      	mov	r2, r1
 800fd0a:	491f      	ldr	r1, [pc, #124]	@ (800fd88 <vTaskStartScheduler+0xac>)
 800fd0c:	481f      	ldr	r0, [pc, #124]	@ (800fd8c <vTaskStartScheduler+0xb0>)
 800fd0e:	f7ff fe17 	bl	800f940 <xTaskCreateStatic>
 800fd12:	4603      	mov	r3, r0
 800fd14:	4a1e      	ldr	r2, [pc, #120]	@ (800fd90 <vTaskStartScheduler+0xb4>)
 800fd16:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 800fd18:	4b1d      	ldr	r3, [pc, #116]	@ (800fd90 <vTaskStartScheduler+0xb4>)
 800fd1a:	681b      	ldr	r3, [r3, #0]
 800fd1c:	2b00      	cmp	r3, #0
 800fd1e:	d002      	beq.n	800fd26 <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 800fd20:	2301      	movs	r3, #1
 800fd22:	617b      	str	r3, [r7, #20]
 800fd24:	e001      	b.n	800fd2a <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 800fd26:	2300      	movs	r3, #0
 800fd28:	617b      	str	r3, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 800fd2a:	697b      	ldr	r3, [r7, #20]
 800fd2c:	2b01      	cmp	r3, #1
 800fd2e:	d116      	bne.n	800fd5e <vTaskStartScheduler+0x82>
	__asm volatile
 800fd30:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800fd34:	f383 8811 	msr	BASEPRI, r3
 800fd38:	f3bf 8f6f 	isb	sy
 800fd3c:	f3bf 8f4f 	dsb	sy
 800fd40:	613b      	str	r3, [r7, #16]
}
 800fd42:	bf00      	nop
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 800fd44:	4b13      	ldr	r3, [pc, #76]	@ (800fd94 <vTaskStartScheduler+0xb8>)
 800fd46:	f04f 32ff 	mov.w	r2, #4294967295
 800fd4a:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 800fd4c:	4b12      	ldr	r3, [pc, #72]	@ (800fd98 <vTaskStartScheduler+0xbc>)
 800fd4e:	2201      	movs	r2, #1
 800fd50:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 800fd52:	4b12      	ldr	r3, [pc, #72]	@ (800fd9c <vTaskStartScheduler+0xc0>)
 800fd54:	2200      	movs	r2, #0
 800fd56:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 800fd58:	f000 fea2 	bl	8010aa0 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 800fd5c:	e00f      	b.n	800fd7e <vTaskStartScheduler+0xa2>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 800fd5e:	697b      	ldr	r3, [r7, #20]
 800fd60:	f1b3 3fff 	cmp.w	r3, #4294967295
 800fd64:	d10b      	bne.n	800fd7e <vTaskStartScheduler+0xa2>
	__asm volatile
 800fd66:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800fd6a:	f383 8811 	msr	BASEPRI, r3
 800fd6e:	f3bf 8f6f 	isb	sy
 800fd72:	f3bf 8f4f 	dsb	sy
 800fd76:	60fb      	str	r3, [r7, #12]
}
 800fd78:	bf00      	nop
 800fd7a:	bf00      	nop
 800fd7c:	e7fd      	b.n	800fd7a <vTaskStartScheduler+0x9e>
}
 800fd7e:	bf00      	nop
 800fd80:	3718      	adds	r7, #24
 800fd82:	46bd      	mov	sp, r7
 800fd84:	bd80      	pop	{r7, pc}
 800fd86:	bf00      	nop
 800fd88:	080129f0 	.word	0x080129f0
 800fd8c:	08010389 	.word	0x08010389
 800fd90:	20000a1c 	.word	0x20000a1c
 800fd94:	20000a18 	.word	0x20000a18
 800fd98:	20000a04 	.word	0x20000a04
 800fd9c:	200009fc 	.word	0x200009fc

0800fda0 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 800fda0:	b480      	push	{r7}
 800fda2:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 800fda4:	4b04      	ldr	r3, [pc, #16]	@ (800fdb8 <vTaskSuspendAll+0x18>)
 800fda6:	681b      	ldr	r3, [r3, #0]
 800fda8:	3301      	adds	r3, #1
 800fdaa:	4a03      	ldr	r2, [pc, #12]	@ (800fdb8 <vTaskSuspendAll+0x18>)
 800fdac:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 800fdae:	bf00      	nop
 800fdb0:	46bd      	mov	sp, r7
 800fdb2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fdb6:	4770      	bx	lr
 800fdb8:	20000a20 	.word	0x20000a20

0800fdbc <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 800fdbc:	b580      	push	{r7, lr}
 800fdbe:	b084      	sub	sp, #16
 800fdc0:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 800fdc2:	2300      	movs	r3, #0
 800fdc4:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 800fdc6:	2300      	movs	r3, #0
 800fdc8:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 800fdca:	4b42      	ldr	r3, [pc, #264]	@ (800fed4 <xTaskResumeAll+0x118>)
 800fdcc:	681b      	ldr	r3, [r3, #0]
 800fdce:	2b00      	cmp	r3, #0
 800fdd0:	d10b      	bne.n	800fdea <xTaskResumeAll+0x2e>
	__asm volatile
 800fdd2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800fdd6:	f383 8811 	msr	BASEPRI, r3
 800fdda:	f3bf 8f6f 	isb	sy
 800fdde:	f3bf 8f4f 	dsb	sy
 800fde2:	603b      	str	r3, [r7, #0]
}
 800fde4:	bf00      	nop
 800fde6:	bf00      	nop
 800fde8:	e7fd      	b.n	800fde6 <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 800fdea:	f000 fefd 	bl	8010be8 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 800fdee:	4b39      	ldr	r3, [pc, #228]	@ (800fed4 <xTaskResumeAll+0x118>)
 800fdf0:	681b      	ldr	r3, [r3, #0]
 800fdf2:	3b01      	subs	r3, #1
 800fdf4:	4a37      	ldr	r2, [pc, #220]	@ (800fed4 <xTaskResumeAll+0x118>)
 800fdf6:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800fdf8:	4b36      	ldr	r3, [pc, #216]	@ (800fed4 <xTaskResumeAll+0x118>)
 800fdfa:	681b      	ldr	r3, [r3, #0]
 800fdfc:	2b00      	cmp	r3, #0
 800fdfe:	d161      	bne.n	800fec4 <xTaskResumeAll+0x108>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 800fe00:	4b35      	ldr	r3, [pc, #212]	@ (800fed8 <xTaskResumeAll+0x11c>)
 800fe02:	681b      	ldr	r3, [r3, #0]
 800fe04:	2b00      	cmp	r3, #0
 800fe06:	d05d      	beq.n	800fec4 <xTaskResumeAll+0x108>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800fe08:	e02e      	b.n	800fe68 <xTaskResumeAll+0xac>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800fe0a:	4b34      	ldr	r3, [pc, #208]	@ (800fedc <xTaskResumeAll+0x120>)
 800fe0c:	68db      	ldr	r3, [r3, #12]
 800fe0e:	68db      	ldr	r3, [r3, #12]
 800fe10:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800fe12:	68fb      	ldr	r3, [r7, #12]
 800fe14:	3318      	adds	r3, #24
 800fe16:	4618      	mov	r0, r3
 800fe18:	f7fe fdc0 	bl	800e99c <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800fe1c:	68fb      	ldr	r3, [r7, #12]
 800fe1e:	3304      	adds	r3, #4
 800fe20:	4618      	mov	r0, r3
 800fe22:	f7fe fdbb 	bl	800e99c <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 800fe26:	68fb      	ldr	r3, [r7, #12]
 800fe28:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800fe2a:	2201      	movs	r2, #1
 800fe2c:	409a      	lsls	r2, r3
 800fe2e:	4b2c      	ldr	r3, [pc, #176]	@ (800fee0 <xTaskResumeAll+0x124>)
 800fe30:	681b      	ldr	r3, [r3, #0]
 800fe32:	4313      	orrs	r3, r2
 800fe34:	4a2a      	ldr	r2, [pc, #168]	@ (800fee0 <xTaskResumeAll+0x124>)
 800fe36:	6013      	str	r3, [r2, #0]
 800fe38:	68fb      	ldr	r3, [r7, #12]
 800fe3a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800fe3c:	4613      	mov	r3, r2
 800fe3e:	009b      	lsls	r3, r3, #2
 800fe40:	4413      	add	r3, r2
 800fe42:	009b      	lsls	r3, r3, #2
 800fe44:	4a27      	ldr	r2, [pc, #156]	@ (800fee4 <xTaskResumeAll+0x128>)
 800fe46:	441a      	add	r2, r3
 800fe48:	68fb      	ldr	r3, [r7, #12]
 800fe4a:	3304      	adds	r3, #4
 800fe4c:	4619      	mov	r1, r3
 800fe4e:	4610      	mov	r0, r2
 800fe50:	f7fe fd47 	bl	800e8e2 <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800fe54:	68fb      	ldr	r3, [r7, #12]
 800fe56:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800fe58:	4b23      	ldr	r3, [pc, #140]	@ (800fee8 <xTaskResumeAll+0x12c>)
 800fe5a:	681b      	ldr	r3, [r3, #0]
 800fe5c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800fe5e:	429a      	cmp	r2, r3
 800fe60:	d302      	bcc.n	800fe68 <xTaskResumeAll+0xac>
					{
						xYieldPending = pdTRUE;
 800fe62:	4b22      	ldr	r3, [pc, #136]	@ (800feec <xTaskResumeAll+0x130>)
 800fe64:	2201      	movs	r2, #1
 800fe66:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800fe68:	4b1c      	ldr	r3, [pc, #112]	@ (800fedc <xTaskResumeAll+0x120>)
 800fe6a:	681b      	ldr	r3, [r3, #0]
 800fe6c:	2b00      	cmp	r3, #0
 800fe6e:	d1cc      	bne.n	800fe0a <xTaskResumeAll+0x4e>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 800fe70:	68fb      	ldr	r3, [r7, #12]
 800fe72:	2b00      	cmp	r3, #0
 800fe74:	d001      	beq.n	800fe7a <xTaskResumeAll+0xbe>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 800fe76:	f000 fb3d 	bl	80104f4 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 800fe7a:	4b1d      	ldr	r3, [pc, #116]	@ (800fef0 <xTaskResumeAll+0x134>)
 800fe7c:	681b      	ldr	r3, [r3, #0]
 800fe7e:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 800fe80:	687b      	ldr	r3, [r7, #4]
 800fe82:	2b00      	cmp	r3, #0
 800fe84:	d010      	beq.n	800fea8 <xTaskResumeAll+0xec>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 800fe86:	f000 f859 	bl	800ff3c <xTaskIncrementTick>
 800fe8a:	4603      	mov	r3, r0
 800fe8c:	2b00      	cmp	r3, #0
 800fe8e:	d002      	beq.n	800fe96 <xTaskResumeAll+0xda>
							{
								xYieldPending = pdTRUE;
 800fe90:	4b16      	ldr	r3, [pc, #88]	@ (800feec <xTaskResumeAll+0x130>)
 800fe92:	2201      	movs	r2, #1
 800fe94:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 800fe96:	687b      	ldr	r3, [r7, #4]
 800fe98:	3b01      	subs	r3, #1
 800fe9a:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 800fe9c:	687b      	ldr	r3, [r7, #4]
 800fe9e:	2b00      	cmp	r3, #0
 800fea0:	d1f1      	bne.n	800fe86 <xTaskResumeAll+0xca>

						xPendedTicks = 0;
 800fea2:	4b13      	ldr	r3, [pc, #76]	@ (800fef0 <xTaskResumeAll+0x134>)
 800fea4:	2200      	movs	r2, #0
 800fea6:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 800fea8:	4b10      	ldr	r3, [pc, #64]	@ (800feec <xTaskResumeAll+0x130>)
 800feaa:	681b      	ldr	r3, [r3, #0]
 800feac:	2b00      	cmp	r3, #0
 800feae:	d009      	beq.n	800fec4 <xTaskResumeAll+0x108>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 800feb0:	2301      	movs	r3, #1
 800feb2:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 800feb4:	4b0f      	ldr	r3, [pc, #60]	@ (800fef4 <xTaskResumeAll+0x138>)
 800feb6:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800feba:	601a      	str	r2, [r3, #0]
 800febc:	f3bf 8f4f 	dsb	sy
 800fec0:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 800fec4:	f000 fec2 	bl	8010c4c <vPortExitCritical>

	return xAlreadyYielded;
 800fec8:	68bb      	ldr	r3, [r7, #8]
}
 800feca:	4618      	mov	r0, r3
 800fecc:	3710      	adds	r7, #16
 800fece:	46bd      	mov	sp, r7
 800fed0:	bd80      	pop	{r7, pc}
 800fed2:	bf00      	nop
 800fed4:	20000a20 	.word	0x20000a20
 800fed8:	200009f8 	.word	0x200009f8
 800fedc:	200009b8 	.word	0x200009b8
 800fee0:	20000a00 	.word	0x20000a00
 800fee4:	200008fc 	.word	0x200008fc
 800fee8:	200008f8 	.word	0x200008f8
 800feec:	20000a0c 	.word	0x20000a0c
 800fef0:	20000a08 	.word	0x20000a08
 800fef4:	e000ed04 	.word	0xe000ed04

0800fef8 <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 800fef8:	b480      	push	{r7}
 800fefa:	b083      	sub	sp, #12
 800fefc:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 800fefe:	4b05      	ldr	r3, [pc, #20]	@ (800ff14 <xTaskGetTickCount+0x1c>)
 800ff00:	681b      	ldr	r3, [r3, #0]
 800ff02:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 800ff04:	687b      	ldr	r3, [r7, #4]
}
 800ff06:	4618      	mov	r0, r3
 800ff08:	370c      	adds	r7, #12
 800ff0a:	46bd      	mov	sp, r7
 800ff0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ff10:	4770      	bx	lr
 800ff12:	bf00      	nop
 800ff14:	200009fc 	.word	0x200009fc

0800ff18 <xTaskGetTickCountFromISR>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCountFromISR( void )
{
 800ff18:	b580      	push	{r7, lr}
 800ff1a:	b082      	sub	sp, #8
 800ff1c:	af00      	add	r7, sp, #0
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: https://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 800ff1e:	f000 ff43 	bl	8010da8 <vPortValidateInterruptPriority>

	uxSavedInterruptStatus = portTICK_TYPE_SET_INTERRUPT_MASK_FROM_ISR();
 800ff22:	2300      	movs	r3, #0
 800ff24:	607b      	str	r3, [r7, #4]
	{
		xReturn = xTickCount;
 800ff26:	4b04      	ldr	r3, [pc, #16]	@ (800ff38 <xTaskGetTickCountFromISR+0x20>)
 800ff28:	681b      	ldr	r3, [r3, #0]
 800ff2a:	603b      	str	r3, [r7, #0]
	}
	portTICK_TYPE_CLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 800ff2c:	683b      	ldr	r3, [r7, #0]
}
 800ff2e:	4618      	mov	r0, r3
 800ff30:	3708      	adds	r7, #8
 800ff32:	46bd      	mov	sp, r7
 800ff34:	bd80      	pop	{r7, pc}
 800ff36:	bf00      	nop
 800ff38:	200009fc 	.word	0x200009fc

0800ff3c <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 800ff3c:	b580      	push	{r7, lr}
 800ff3e:	b086      	sub	sp, #24
 800ff40:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 800ff42:	2300      	movs	r3, #0
 800ff44:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800ff46:	4b4f      	ldr	r3, [pc, #316]	@ (8010084 <xTaskIncrementTick+0x148>)
 800ff48:	681b      	ldr	r3, [r3, #0]
 800ff4a:	2b00      	cmp	r3, #0
 800ff4c:	f040 808f 	bne.w	801006e <xTaskIncrementTick+0x132>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 800ff50:	4b4d      	ldr	r3, [pc, #308]	@ (8010088 <xTaskIncrementTick+0x14c>)
 800ff52:	681b      	ldr	r3, [r3, #0]
 800ff54:	3301      	adds	r3, #1
 800ff56:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 800ff58:	4a4b      	ldr	r2, [pc, #300]	@ (8010088 <xTaskIncrementTick+0x14c>)
 800ff5a:	693b      	ldr	r3, [r7, #16]
 800ff5c:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 800ff5e:	693b      	ldr	r3, [r7, #16]
 800ff60:	2b00      	cmp	r3, #0
 800ff62:	d121      	bne.n	800ffa8 <xTaskIncrementTick+0x6c>
		{
			taskSWITCH_DELAYED_LISTS();
 800ff64:	4b49      	ldr	r3, [pc, #292]	@ (801008c <xTaskIncrementTick+0x150>)
 800ff66:	681b      	ldr	r3, [r3, #0]
 800ff68:	681b      	ldr	r3, [r3, #0]
 800ff6a:	2b00      	cmp	r3, #0
 800ff6c:	d00b      	beq.n	800ff86 <xTaskIncrementTick+0x4a>
	__asm volatile
 800ff6e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800ff72:	f383 8811 	msr	BASEPRI, r3
 800ff76:	f3bf 8f6f 	isb	sy
 800ff7a:	f3bf 8f4f 	dsb	sy
 800ff7e:	603b      	str	r3, [r7, #0]
}
 800ff80:	bf00      	nop
 800ff82:	bf00      	nop
 800ff84:	e7fd      	b.n	800ff82 <xTaskIncrementTick+0x46>
 800ff86:	4b41      	ldr	r3, [pc, #260]	@ (801008c <xTaskIncrementTick+0x150>)
 800ff88:	681b      	ldr	r3, [r3, #0]
 800ff8a:	60fb      	str	r3, [r7, #12]
 800ff8c:	4b40      	ldr	r3, [pc, #256]	@ (8010090 <xTaskIncrementTick+0x154>)
 800ff8e:	681b      	ldr	r3, [r3, #0]
 800ff90:	4a3e      	ldr	r2, [pc, #248]	@ (801008c <xTaskIncrementTick+0x150>)
 800ff92:	6013      	str	r3, [r2, #0]
 800ff94:	4a3e      	ldr	r2, [pc, #248]	@ (8010090 <xTaskIncrementTick+0x154>)
 800ff96:	68fb      	ldr	r3, [r7, #12]
 800ff98:	6013      	str	r3, [r2, #0]
 800ff9a:	4b3e      	ldr	r3, [pc, #248]	@ (8010094 <xTaskIncrementTick+0x158>)
 800ff9c:	681b      	ldr	r3, [r3, #0]
 800ff9e:	3301      	adds	r3, #1
 800ffa0:	4a3c      	ldr	r2, [pc, #240]	@ (8010094 <xTaskIncrementTick+0x158>)
 800ffa2:	6013      	str	r3, [r2, #0]
 800ffa4:	f000 faa6 	bl	80104f4 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 800ffa8:	4b3b      	ldr	r3, [pc, #236]	@ (8010098 <xTaskIncrementTick+0x15c>)
 800ffaa:	681b      	ldr	r3, [r3, #0]
 800ffac:	693a      	ldr	r2, [r7, #16]
 800ffae:	429a      	cmp	r2, r3
 800ffb0:	d348      	bcc.n	8010044 <xTaskIncrementTick+0x108>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800ffb2:	4b36      	ldr	r3, [pc, #216]	@ (801008c <xTaskIncrementTick+0x150>)
 800ffb4:	681b      	ldr	r3, [r3, #0]
 800ffb6:	681b      	ldr	r3, [r3, #0]
 800ffb8:	2b00      	cmp	r3, #0
 800ffba:	d104      	bne.n	800ffc6 <xTaskIncrementTick+0x8a>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800ffbc:	4b36      	ldr	r3, [pc, #216]	@ (8010098 <xTaskIncrementTick+0x15c>)
 800ffbe:	f04f 32ff 	mov.w	r2, #4294967295
 800ffc2:	601a      	str	r2, [r3, #0]
					break;
 800ffc4:	e03e      	b.n	8010044 <xTaskIncrementTick+0x108>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800ffc6:	4b31      	ldr	r3, [pc, #196]	@ (801008c <xTaskIncrementTick+0x150>)
 800ffc8:	681b      	ldr	r3, [r3, #0]
 800ffca:	68db      	ldr	r3, [r3, #12]
 800ffcc:	68db      	ldr	r3, [r3, #12]
 800ffce:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 800ffd0:	68bb      	ldr	r3, [r7, #8]
 800ffd2:	685b      	ldr	r3, [r3, #4]
 800ffd4:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 800ffd6:	693a      	ldr	r2, [r7, #16]
 800ffd8:	687b      	ldr	r3, [r7, #4]
 800ffda:	429a      	cmp	r2, r3
 800ffdc:	d203      	bcs.n	800ffe6 <xTaskIncrementTick+0xaa>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 800ffde:	4a2e      	ldr	r2, [pc, #184]	@ (8010098 <xTaskIncrementTick+0x15c>)
 800ffe0:	687b      	ldr	r3, [r7, #4]
 800ffe2:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 800ffe4:	e02e      	b.n	8010044 <xTaskIncrementTick+0x108>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800ffe6:	68bb      	ldr	r3, [r7, #8]
 800ffe8:	3304      	adds	r3, #4
 800ffea:	4618      	mov	r0, r3
 800ffec:	f7fe fcd6 	bl	800e99c <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 800fff0:	68bb      	ldr	r3, [r7, #8]
 800fff2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800fff4:	2b00      	cmp	r3, #0
 800fff6:	d004      	beq.n	8010002 <xTaskIncrementTick+0xc6>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800fff8:	68bb      	ldr	r3, [r7, #8]
 800fffa:	3318      	adds	r3, #24
 800fffc:	4618      	mov	r0, r3
 800fffe:	f7fe fccd 	bl	800e99c <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 8010002:	68bb      	ldr	r3, [r7, #8]
 8010004:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8010006:	2201      	movs	r2, #1
 8010008:	409a      	lsls	r2, r3
 801000a:	4b24      	ldr	r3, [pc, #144]	@ (801009c <xTaskIncrementTick+0x160>)
 801000c:	681b      	ldr	r3, [r3, #0]
 801000e:	4313      	orrs	r3, r2
 8010010:	4a22      	ldr	r2, [pc, #136]	@ (801009c <xTaskIncrementTick+0x160>)
 8010012:	6013      	str	r3, [r2, #0]
 8010014:	68bb      	ldr	r3, [r7, #8]
 8010016:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8010018:	4613      	mov	r3, r2
 801001a:	009b      	lsls	r3, r3, #2
 801001c:	4413      	add	r3, r2
 801001e:	009b      	lsls	r3, r3, #2
 8010020:	4a1f      	ldr	r2, [pc, #124]	@ (80100a0 <xTaskIncrementTick+0x164>)
 8010022:	441a      	add	r2, r3
 8010024:	68bb      	ldr	r3, [r7, #8]
 8010026:	3304      	adds	r3, #4
 8010028:	4619      	mov	r1, r3
 801002a:	4610      	mov	r0, r2
 801002c:	f7fe fc59 	bl	800e8e2 <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8010030:	68bb      	ldr	r3, [r7, #8]
 8010032:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8010034:	4b1b      	ldr	r3, [pc, #108]	@ (80100a4 <xTaskIncrementTick+0x168>)
 8010036:	681b      	ldr	r3, [r3, #0]
 8010038:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 801003a:	429a      	cmp	r2, r3
 801003c:	d3b9      	bcc.n	800ffb2 <xTaskIncrementTick+0x76>
						{
							xSwitchRequired = pdTRUE;
 801003e:	2301      	movs	r3, #1
 8010040:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8010042:	e7b6      	b.n	800ffb2 <xTaskIncrementTick+0x76>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 8010044:	4b17      	ldr	r3, [pc, #92]	@ (80100a4 <xTaskIncrementTick+0x168>)
 8010046:	681b      	ldr	r3, [r3, #0]
 8010048:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 801004a:	4915      	ldr	r1, [pc, #84]	@ (80100a0 <xTaskIncrementTick+0x164>)
 801004c:	4613      	mov	r3, r2
 801004e:	009b      	lsls	r3, r3, #2
 8010050:	4413      	add	r3, r2
 8010052:	009b      	lsls	r3, r3, #2
 8010054:	440b      	add	r3, r1
 8010056:	681b      	ldr	r3, [r3, #0]
 8010058:	2b01      	cmp	r3, #1
 801005a:	d901      	bls.n	8010060 <xTaskIncrementTick+0x124>
			{
				xSwitchRequired = pdTRUE;
 801005c:	2301      	movs	r3, #1
 801005e:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 8010060:	4b11      	ldr	r3, [pc, #68]	@ (80100a8 <xTaskIncrementTick+0x16c>)
 8010062:	681b      	ldr	r3, [r3, #0]
 8010064:	2b00      	cmp	r3, #0
 8010066:	d007      	beq.n	8010078 <xTaskIncrementTick+0x13c>
			{
				xSwitchRequired = pdTRUE;
 8010068:	2301      	movs	r3, #1
 801006a:	617b      	str	r3, [r7, #20]
 801006c:	e004      	b.n	8010078 <xTaskIncrementTick+0x13c>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 801006e:	4b0f      	ldr	r3, [pc, #60]	@ (80100ac <xTaskIncrementTick+0x170>)
 8010070:	681b      	ldr	r3, [r3, #0]
 8010072:	3301      	adds	r3, #1
 8010074:	4a0d      	ldr	r2, [pc, #52]	@ (80100ac <xTaskIncrementTick+0x170>)
 8010076:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 8010078:	697b      	ldr	r3, [r7, #20]
}
 801007a:	4618      	mov	r0, r3
 801007c:	3718      	adds	r7, #24
 801007e:	46bd      	mov	sp, r7
 8010080:	bd80      	pop	{r7, pc}
 8010082:	bf00      	nop
 8010084:	20000a20 	.word	0x20000a20
 8010088:	200009fc 	.word	0x200009fc
 801008c:	200009b0 	.word	0x200009b0
 8010090:	200009b4 	.word	0x200009b4
 8010094:	20000a10 	.word	0x20000a10
 8010098:	20000a18 	.word	0x20000a18
 801009c:	20000a00 	.word	0x20000a00
 80100a0:	200008fc 	.word	0x200008fc
 80100a4:	200008f8 	.word	0x200008f8
 80100a8:	20000a0c 	.word	0x20000a0c
 80100ac:	20000a08 	.word	0x20000a08

080100b0 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 80100b0:	b480      	push	{r7}
 80100b2:	b087      	sub	sp, #28
 80100b4:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 80100b6:	4b27      	ldr	r3, [pc, #156]	@ (8010154 <vTaskSwitchContext+0xa4>)
 80100b8:	681b      	ldr	r3, [r3, #0]
 80100ba:	2b00      	cmp	r3, #0
 80100bc:	d003      	beq.n	80100c6 <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 80100be:	4b26      	ldr	r3, [pc, #152]	@ (8010158 <vTaskSwitchContext+0xa8>)
 80100c0:	2201      	movs	r2, #1
 80100c2:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 80100c4:	e040      	b.n	8010148 <vTaskSwitchContext+0x98>
		xYieldPending = pdFALSE;
 80100c6:	4b24      	ldr	r3, [pc, #144]	@ (8010158 <vTaskSwitchContext+0xa8>)
 80100c8:	2200      	movs	r2, #0
 80100ca:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80100cc:	4b23      	ldr	r3, [pc, #140]	@ (801015c <vTaskSwitchContext+0xac>)
 80100ce:	681b      	ldr	r3, [r3, #0]
 80100d0:	60fb      	str	r3, [r7, #12]
		__asm volatile ( "clz %0, %1" : "=r" ( ucReturn ) : "r" ( ulBitmap ) : "memory" );
 80100d2:	68fb      	ldr	r3, [r7, #12]
 80100d4:	fab3 f383 	clz	r3, r3
 80100d8:	72fb      	strb	r3, [r7, #11]
		return ucReturn;
 80100da:	7afb      	ldrb	r3, [r7, #11]
 80100dc:	f1c3 031f 	rsb	r3, r3, #31
 80100e0:	617b      	str	r3, [r7, #20]
 80100e2:	491f      	ldr	r1, [pc, #124]	@ (8010160 <vTaskSwitchContext+0xb0>)
 80100e4:	697a      	ldr	r2, [r7, #20]
 80100e6:	4613      	mov	r3, r2
 80100e8:	009b      	lsls	r3, r3, #2
 80100ea:	4413      	add	r3, r2
 80100ec:	009b      	lsls	r3, r3, #2
 80100ee:	440b      	add	r3, r1
 80100f0:	681b      	ldr	r3, [r3, #0]
 80100f2:	2b00      	cmp	r3, #0
 80100f4:	d10b      	bne.n	801010e <vTaskSwitchContext+0x5e>
	__asm volatile
 80100f6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80100fa:	f383 8811 	msr	BASEPRI, r3
 80100fe:	f3bf 8f6f 	isb	sy
 8010102:	f3bf 8f4f 	dsb	sy
 8010106:	607b      	str	r3, [r7, #4]
}
 8010108:	bf00      	nop
 801010a:	bf00      	nop
 801010c:	e7fd      	b.n	801010a <vTaskSwitchContext+0x5a>
 801010e:	697a      	ldr	r2, [r7, #20]
 8010110:	4613      	mov	r3, r2
 8010112:	009b      	lsls	r3, r3, #2
 8010114:	4413      	add	r3, r2
 8010116:	009b      	lsls	r3, r3, #2
 8010118:	4a11      	ldr	r2, [pc, #68]	@ (8010160 <vTaskSwitchContext+0xb0>)
 801011a:	4413      	add	r3, r2
 801011c:	613b      	str	r3, [r7, #16]
 801011e:	693b      	ldr	r3, [r7, #16]
 8010120:	685b      	ldr	r3, [r3, #4]
 8010122:	685a      	ldr	r2, [r3, #4]
 8010124:	693b      	ldr	r3, [r7, #16]
 8010126:	605a      	str	r2, [r3, #4]
 8010128:	693b      	ldr	r3, [r7, #16]
 801012a:	685a      	ldr	r2, [r3, #4]
 801012c:	693b      	ldr	r3, [r7, #16]
 801012e:	3308      	adds	r3, #8
 8010130:	429a      	cmp	r2, r3
 8010132:	d104      	bne.n	801013e <vTaskSwitchContext+0x8e>
 8010134:	693b      	ldr	r3, [r7, #16]
 8010136:	685b      	ldr	r3, [r3, #4]
 8010138:	685a      	ldr	r2, [r3, #4]
 801013a:	693b      	ldr	r3, [r7, #16]
 801013c:	605a      	str	r2, [r3, #4]
 801013e:	693b      	ldr	r3, [r7, #16]
 8010140:	685b      	ldr	r3, [r3, #4]
 8010142:	68db      	ldr	r3, [r3, #12]
 8010144:	4a07      	ldr	r2, [pc, #28]	@ (8010164 <vTaskSwitchContext+0xb4>)
 8010146:	6013      	str	r3, [r2, #0]
}
 8010148:	bf00      	nop
 801014a:	371c      	adds	r7, #28
 801014c:	46bd      	mov	sp, r7
 801014e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010152:	4770      	bx	lr
 8010154:	20000a20 	.word	0x20000a20
 8010158:	20000a0c 	.word	0x20000a0c
 801015c:	20000a00 	.word	0x20000a00
 8010160:	200008fc 	.word	0x200008fc
 8010164:	200008f8 	.word	0x200008f8

08010168 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 8010168:	b580      	push	{r7, lr}
 801016a:	b084      	sub	sp, #16
 801016c:	af00      	add	r7, sp, #0
 801016e:	6078      	str	r0, [r7, #4]
 8010170:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 8010172:	687b      	ldr	r3, [r7, #4]
 8010174:	2b00      	cmp	r3, #0
 8010176:	d10b      	bne.n	8010190 <vTaskPlaceOnEventList+0x28>
	__asm volatile
 8010178:	f04f 0350 	mov.w	r3, #80	@ 0x50
 801017c:	f383 8811 	msr	BASEPRI, r3
 8010180:	f3bf 8f6f 	isb	sy
 8010184:	f3bf 8f4f 	dsb	sy
 8010188:	60fb      	str	r3, [r7, #12]
}
 801018a:	bf00      	nop
 801018c:	bf00      	nop
 801018e:	e7fd      	b.n	801018c <vTaskPlaceOnEventList+0x24>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8010190:	4b07      	ldr	r3, [pc, #28]	@ (80101b0 <vTaskPlaceOnEventList+0x48>)
 8010192:	681b      	ldr	r3, [r3, #0]
 8010194:	3318      	adds	r3, #24
 8010196:	4619      	mov	r1, r3
 8010198:	6878      	ldr	r0, [r7, #4]
 801019a:	f7fe fbc6 	bl	800e92a <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 801019e:	2101      	movs	r1, #1
 80101a0:	6838      	ldr	r0, [r7, #0]
 80101a2:	f000 fb87 	bl	80108b4 <prvAddCurrentTaskToDelayedList>
}
 80101a6:	bf00      	nop
 80101a8:	3710      	adds	r7, #16
 80101aa:	46bd      	mov	sp, r7
 80101ac:	bd80      	pop	{r7, pc}
 80101ae:	bf00      	nop
 80101b0:	200008f8 	.word	0x200008f8

080101b4 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 80101b4:	b580      	push	{r7, lr}
 80101b6:	b086      	sub	sp, #24
 80101b8:	af00      	add	r7, sp, #0
 80101ba:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80101bc:	687b      	ldr	r3, [r7, #4]
 80101be:	68db      	ldr	r3, [r3, #12]
 80101c0:	68db      	ldr	r3, [r3, #12]
 80101c2:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 80101c4:	693b      	ldr	r3, [r7, #16]
 80101c6:	2b00      	cmp	r3, #0
 80101c8:	d10b      	bne.n	80101e2 <xTaskRemoveFromEventList+0x2e>
	__asm volatile
 80101ca:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80101ce:	f383 8811 	msr	BASEPRI, r3
 80101d2:	f3bf 8f6f 	isb	sy
 80101d6:	f3bf 8f4f 	dsb	sy
 80101da:	60fb      	str	r3, [r7, #12]
}
 80101dc:	bf00      	nop
 80101de:	bf00      	nop
 80101e0:	e7fd      	b.n	80101de <xTaskRemoveFromEventList+0x2a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 80101e2:	693b      	ldr	r3, [r7, #16]
 80101e4:	3318      	adds	r3, #24
 80101e6:	4618      	mov	r0, r3
 80101e8:	f7fe fbd8 	bl	800e99c <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80101ec:	4b1d      	ldr	r3, [pc, #116]	@ (8010264 <xTaskRemoveFromEventList+0xb0>)
 80101ee:	681b      	ldr	r3, [r3, #0]
 80101f0:	2b00      	cmp	r3, #0
 80101f2:	d11c      	bne.n	801022e <xTaskRemoveFromEventList+0x7a>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 80101f4:	693b      	ldr	r3, [r7, #16]
 80101f6:	3304      	adds	r3, #4
 80101f8:	4618      	mov	r0, r3
 80101fa:	f7fe fbcf 	bl	800e99c <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 80101fe:	693b      	ldr	r3, [r7, #16]
 8010200:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8010202:	2201      	movs	r2, #1
 8010204:	409a      	lsls	r2, r3
 8010206:	4b18      	ldr	r3, [pc, #96]	@ (8010268 <xTaskRemoveFromEventList+0xb4>)
 8010208:	681b      	ldr	r3, [r3, #0]
 801020a:	4313      	orrs	r3, r2
 801020c:	4a16      	ldr	r2, [pc, #88]	@ (8010268 <xTaskRemoveFromEventList+0xb4>)
 801020e:	6013      	str	r3, [r2, #0]
 8010210:	693b      	ldr	r3, [r7, #16]
 8010212:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8010214:	4613      	mov	r3, r2
 8010216:	009b      	lsls	r3, r3, #2
 8010218:	4413      	add	r3, r2
 801021a:	009b      	lsls	r3, r3, #2
 801021c:	4a13      	ldr	r2, [pc, #76]	@ (801026c <xTaskRemoveFromEventList+0xb8>)
 801021e:	441a      	add	r2, r3
 8010220:	693b      	ldr	r3, [r7, #16]
 8010222:	3304      	adds	r3, #4
 8010224:	4619      	mov	r1, r3
 8010226:	4610      	mov	r0, r2
 8010228:	f7fe fb5b 	bl	800e8e2 <vListInsertEnd>
 801022c:	e005      	b.n	801023a <xTaskRemoveFromEventList+0x86>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 801022e:	693b      	ldr	r3, [r7, #16]
 8010230:	3318      	adds	r3, #24
 8010232:	4619      	mov	r1, r3
 8010234:	480e      	ldr	r0, [pc, #56]	@ (8010270 <xTaskRemoveFromEventList+0xbc>)
 8010236:	f7fe fb54 	bl	800e8e2 <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 801023a:	693b      	ldr	r3, [r7, #16]
 801023c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 801023e:	4b0d      	ldr	r3, [pc, #52]	@ (8010274 <xTaskRemoveFromEventList+0xc0>)
 8010240:	681b      	ldr	r3, [r3, #0]
 8010242:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8010244:	429a      	cmp	r2, r3
 8010246:	d905      	bls.n	8010254 <xTaskRemoveFromEventList+0xa0>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 8010248:	2301      	movs	r3, #1
 801024a:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 801024c:	4b0a      	ldr	r3, [pc, #40]	@ (8010278 <xTaskRemoveFromEventList+0xc4>)
 801024e:	2201      	movs	r2, #1
 8010250:	601a      	str	r2, [r3, #0]
 8010252:	e001      	b.n	8010258 <xTaskRemoveFromEventList+0xa4>
	}
	else
	{
		xReturn = pdFALSE;
 8010254:	2300      	movs	r3, #0
 8010256:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 8010258:	697b      	ldr	r3, [r7, #20]
}
 801025a:	4618      	mov	r0, r3
 801025c:	3718      	adds	r7, #24
 801025e:	46bd      	mov	sp, r7
 8010260:	bd80      	pop	{r7, pc}
 8010262:	bf00      	nop
 8010264:	20000a20 	.word	0x20000a20
 8010268:	20000a00 	.word	0x20000a00
 801026c:	200008fc 	.word	0x200008fc
 8010270:	200009b8 	.word	0x200009b8
 8010274:	200008f8 	.word	0x200008f8
 8010278:	20000a0c 	.word	0x20000a0c

0801027c <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 801027c:	b480      	push	{r7}
 801027e:	b083      	sub	sp, #12
 8010280:	af00      	add	r7, sp, #0
 8010282:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 8010284:	4b06      	ldr	r3, [pc, #24]	@ (80102a0 <vTaskInternalSetTimeOutState+0x24>)
 8010286:	681a      	ldr	r2, [r3, #0]
 8010288:	687b      	ldr	r3, [r7, #4]
 801028a:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 801028c:	4b05      	ldr	r3, [pc, #20]	@ (80102a4 <vTaskInternalSetTimeOutState+0x28>)
 801028e:	681a      	ldr	r2, [r3, #0]
 8010290:	687b      	ldr	r3, [r7, #4]
 8010292:	605a      	str	r2, [r3, #4]
}
 8010294:	bf00      	nop
 8010296:	370c      	adds	r7, #12
 8010298:	46bd      	mov	sp, r7
 801029a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801029e:	4770      	bx	lr
 80102a0:	20000a10 	.word	0x20000a10
 80102a4:	200009fc 	.word	0x200009fc

080102a8 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 80102a8:	b580      	push	{r7, lr}
 80102aa:	b088      	sub	sp, #32
 80102ac:	af00      	add	r7, sp, #0
 80102ae:	6078      	str	r0, [r7, #4]
 80102b0:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 80102b2:	687b      	ldr	r3, [r7, #4]
 80102b4:	2b00      	cmp	r3, #0
 80102b6:	d10b      	bne.n	80102d0 <xTaskCheckForTimeOut+0x28>
	__asm volatile
 80102b8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80102bc:	f383 8811 	msr	BASEPRI, r3
 80102c0:	f3bf 8f6f 	isb	sy
 80102c4:	f3bf 8f4f 	dsb	sy
 80102c8:	613b      	str	r3, [r7, #16]
}
 80102ca:	bf00      	nop
 80102cc:	bf00      	nop
 80102ce:	e7fd      	b.n	80102cc <xTaskCheckForTimeOut+0x24>
	configASSERT( pxTicksToWait );
 80102d0:	683b      	ldr	r3, [r7, #0]
 80102d2:	2b00      	cmp	r3, #0
 80102d4:	d10b      	bne.n	80102ee <xTaskCheckForTimeOut+0x46>
	__asm volatile
 80102d6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80102da:	f383 8811 	msr	BASEPRI, r3
 80102de:	f3bf 8f6f 	isb	sy
 80102e2:	f3bf 8f4f 	dsb	sy
 80102e6:	60fb      	str	r3, [r7, #12]
}
 80102e8:	bf00      	nop
 80102ea:	bf00      	nop
 80102ec:	e7fd      	b.n	80102ea <xTaskCheckForTimeOut+0x42>

	taskENTER_CRITICAL();
 80102ee:	f000 fc7b 	bl	8010be8 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 80102f2:	4b1d      	ldr	r3, [pc, #116]	@ (8010368 <xTaskCheckForTimeOut+0xc0>)
 80102f4:	681b      	ldr	r3, [r3, #0]
 80102f6:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 80102f8:	687b      	ldr	r3, [r7, #4]
 80102fa:	685b      	ldr	r3, [r3, #4]
 80102fc:	69ba      	ldr	r2, [r7, #24]
 80102fe:	1ad3      	subs	r3, r2, r3
 8010300:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 8010302:	683b      	ldr	r3, [r7, #0]
 8010304:	681b      	ldr	r3, [r3, #0]
 8010306:	f1b3 3fff 	cmp.w	r3, #4294967295
 801030a:	d102      	bne.n	8010312 <xTaskCheckForTimeOut+0x6a>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 801030c:	2300      	movs	r3, #0
 801030e:	61fb      	str	r3, [r7, #28]
 8010310:	e023      	b.n	801035a <xTaskCheckForTimeOut+0xb2>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 8010312:	687b      	ldr	r3, [r7, #4]
 8010314:	681a      	ldr	r2, [r3, #0]
 8010316:	4b15      	ldr	r3, [pc, #84]	@ (801036c <xTaskCheckForTimeOut+0xc4>)
 8010318:	681b      	ldr	r3, [r3, #0]
 801031a:	429a      	cmp	r2, r3
 801031c:	d007      	beq.n	801032e <xTaskCheckForTimeOut+0x86>
 801031e:	687b      	ldr	r3, [r7, #4]
 8010320:	685b      	ldr	r3, [r3, #4]
 8010322:	69ba      	ldr	r2, [r7, #24]
 8010324:	429a      	cmp	r2, r3
 8010326:	d302      	bcc.n	801032e <xTaskCheckForTimeOut+0x86>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 8010328:	2301      	movs	r3, #1
 801032a:	61fb      	str	r3, [r7, #28]
 801032c:	e015      	b.n	801035a <xTaskCheckForTimeOut+0xb2>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 801032e:	683b      	ldr	r3, [r7, #0]
 8010330:	681b      	ldr	r3, [r3, #0]
 8010332:	697a      	ldr	r2, [r7, #20]
 8010334:	429a      	cmp	r2, r3
 8010336:	d20b      	bcs.n	8010350 <xTaskCheckForTimeOut+0xa8>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 8010338:	683b      	ldr	r3, [r7, #0]
 801033a:	681a      	ldr	r2, [r3, #0]
 801033c:	697b      	ldr	r3, [r7, #20]
 801033e:	1ad2      	subs	r2, r2, r3
 8010340:	683b      	ldr	r3, [r7, #0]
 8010342:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 8010344:	6878      	ldr	r0, [r7, #4]
 8010346:	f7ff ff99 	bl	801027c <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 801034a:	2300      	movs	r3, #0
 801034c:	61fb      	str	r3, [r7, #28]
 801034e:	e004      	b.n	801035a <xTaskCheckForTimeOut+0xb2>
		}
		else
		{
			*pxTicksToWait = 0;
 8010350:	683b      	ldr	r3, [r7, #0]
 8010352:	2200      	movs	r2, #0
 8010354:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 8010356:	2301      	movs	r3, #1
 8010358:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 801035a:	f000 fc77 	bl	8010c4c <vPortExitCritical>

	return xReturn;
 801035e:	69fb      	ldr	r3, [r7, #28]
}
 8010360:	4618      	mov	r0, r3
 8010362:	3720      	adds	r7, #32
 8010364:	46bd      	mov	sp, r7
 8010366:	bd80      	pop	{r7, pc}
 8010368:	200009fc 	.word	0x200009fc
 801036c:	20000a10 	.word	0x20000a10

08010370 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 8010370:	b480      	push	{r7}
 8010372:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 8010374:	4b03      	ldr	r3, [pc, #12]	@ (8010384 <vTaskMissedYield+0x14>)
 8010376:	2201      	movs	r2, #1
 8010378:	601a      	str	r2, [r3, #0]
}
 801037a:	bf00      	nop
 801037c:	46bd      	mov	sp, r7
 801037e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010382:	4770      	bx	lr
 8010384:	20000a0c 	.word	0x20000a0c

08010388 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 8010388:	b580      	push	{r7, lr}
 801038a:	b082      	sub	sp, #8
 801038c:	af00      	add	r7, sp, #0
 801038e:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 8010390:	f000 f852 	bl	8010438 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 8010394:	4b06      	ldr	r3, [pc, #24]	@ (80103b0 <prvIdleTask+0x28>)
 8010396:	681b      	ldr	r3, [r3, #0]
 8010398:	2b01      	cmp	r3, #1
 801039a:	d9f9      	bls.n	8010390 <prvIdleTask+0x8>
			{
				taskYIELD();
 801039c:	4b05      	ldr	r3, [pc, #20]	@ (80103b4 <prvIdleTask+0x2c>)
 801039e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80103a2:	601a      	str	r2, [r3, #0]
 80103a4:	f3bf 8f4f 	dsb	sy
 80103a8:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 80103ac:	e7f0      	b.n	8010390 <prvIdleTask+0x8>
 80103ae:	bf00      	nop
 80103b0:	200008fc 	.word	0x200008fc
 80103b4:	e000ed04 	.word	0xe000ed04

080103b8 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 80103b8:	b580      	push	{r7, lr}
 80103ba:	b082      	sub	sp, #8
 80103bc:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 80103be:	2300      	movs	r3, #0
 80103c0:	607b      	str	r3, [r7, #4]
 80103c2:	e00c      	b.n	80103de <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 80103c4:	687a      	ldr	r2, [r7, #4]
 80103c6:	4613      	mov	r3, r2
 80103c8:	009b      	lsls	r3, r3, #2
 80103ca:	4413      	add	r3, r2
 80103cc:	009b      	lsls	r3, r3, #2
 80103ce:	4a12      	ldr	r2, [pc, #72]	@ (8010418 <prvInitialiseTaskLists+0x60>)
 80103d0:	4413      	add	r3, r2
 80103d2:	4618      	mov	r0, r3
 80103d4:	f7fe fa58 	bl	800e888 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 80103d8:	687b      	ldr	r3, [r7, #4]
 80103da:	3301      	adds	r3, #1
 80103dc:	607b      	str	r3, [r7, #4]
 80103de:	687b      	ldr	r3, [r7, #4]
 80103e0:	2b06      	cmp	r3, #6
 80103e2:	d9ef      	bls.n	80103c4 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 80103e4:	480d      	ldr	r0, [pc, #52]	@ (801041c <prvInitialiseTaskLists+0x64>)
 80103e6:	f7fe fa4f 	bl	800e888 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 80103ea:	480d      	ldr	r0, [pc, #52]	@ (8010420 <prvInitialiseTaskLists+0x68>)
 80103ec:	f7fe fa4c 	bl	800e888 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 80103f0:	480c      	ldr	r0, [pc, #48]	@ (8010424 <prvInitialiseTaskLists+0x6c>)
 80103f2:	f7fe fa49 	bl	800e888 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 80103f6:	480c      	ldr	r0, [pc, #48]	@ (8010428 <prvInitialiseTaskLists+0x70>)
 80103f8:	f7fe fa46 	bl	800e888 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 80103fc:	480b      	ldr	r0, [pc, #44]	@ (801042c <prvInitialiseTaskLists+0x74>)
 80103fe:	f7fe fa43 	bl	800e888 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 8010402:	4b0b      	ldr	r3, [pc, #44]	@ (8010430 <prvInitialiseTaskLists+0x78>)
 8010404:	4a05      	ldr	r2, [pc, #20]	@ (801041c <prvInitialiseTaskLists+0x64>)
 8010406:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 8010408:	4b0a      	ldr	r3, [pc, #40]	@ (8010434 <prvInitialiseTaskLists+0x7c>)
 801040a:	4a05      	ldr	r2, [pc, #20]	@ (8010420 <prvInitialiseTaskLists+0x68>)
 801040c:	601a      	str	r2, [r3, #0]
}
 801040e:	bf00      	nop
 8010410:	3708      	adds	r7, #8
 8010412:	46bd      	mov	sp, r7
 8010414:	bd80      	pop	{r7, pc}
 8010416:	bf00      	nop
 8010418:	200008fc 	.word	0x200008fc
 801041c:	20000988 	.word	0x20000988
 8010420:	2000099c 	.word	0x2000099c
 8010424:	200009b8 	.word	0x200009b8
 8010428:	200009cc 	.word	0x200009cc
 801042c:	200009e4 	.word	0x200009e4
 8010430:	200009b0 	.word	0x200009b0
 8010434:	200009b4 	.word	0x200009b4

08010438 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 8010438:	b580      	push	{r7, lr}
 801043a:	b082      	sub	sp, #8
 801043c:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 801043e:	e019      	b.n	8010474 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 8010440:	f000 fbd2 	bl	8010be8 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8010444:	4b10      	ldr	r3, [pc, #64]	@ (8010488 <prvCheckTasksWaitingTermination+0x50>)
 8010446:	68db      	ldr	r3, [r3, #12]
 8010448:	68db      	ldr	r3, [r3, #12]
 801044a:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 801044c:	687b      	ldr	r3, [r7, #4]
 801044e:	3304      	adds	r3, #4
 8010450:	4618      	mov	r0, r3
 8010452:	f7fe faa3 	bl	800e99c <uxListRemove>
				--uxCurrentNumberOfTasks;
 8010456:	4b0d      	ldr	r3, [pc, #52]	@ (801048c <prvCheckTasksWaitingTermination+0x54>)
 8010458:	681b      	ldr	r3, [r3, #0]
 801045a:	3b01      	subs	r3, #1
 801045c:	4a0b      	ldr	r2, [pc, #44]	@ (801048c <prvCheckTasksWaitingTermination+0x54>)
 801045e:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 8010460:	4b0b      	ldr	r3, [pc, #44]	@ (8010490 <prvCheckTasksWaitingTermination+0x58>)
 8010462:	681b      	ldr	r3, [r3, #0]
 8010464:	3b01      	subs	r3, #1
 8010466:	4a0a      	ldr	r2, [pc, #40]	@ (8010490 <prvCheckTasksWaitingTermination+0x58>)
 8010468:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 801046a:	f000 fbef 	bl	8010c4c <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 801046e:	6878      	ldr	r0, [r7, #4]
 8010470:	f000 f810 	bl	8010494 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8010474:	4b06      	ldr	r3, [pc, #24]	@ (8010490 <prvCheckTasksWaitingTermination+0x58>)
 8010476:	681b      	ldr	r3, [r3, #0]
 8010478:	2b00      	cmp	r3, #0
 801047a:	d1e1      	bne.n	8010440 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 801047c:	bf00      	nop
 801047e:	bf00      	nop
 8010480:	3708      	adds	r7, #8
 8010482:	46bd      	mov	sp, r7
 8010484:	bd80      	pop	{r7, pc}
 8010486:	bf00      	nop
 8010488:	200009cc 	.word	0x200009cc
 801048c:	200009f8 	.word	0x200009f8
 8010490:	200009e0 	.word	0x200009e0

08010494 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 8010494:	b580      	push	{r7, lr}
 8010496:	b084      	sub	sp, #16
 8010498:	af00      	add	r7, sp, #0
 801049a:	6078      	str	r0, [r7, #4]
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 801049c:	687b      	ldr	r3, [r7, #4]
 801049e:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 80104a2:	2b00      	cmp	r3, #0
 80104a4:	d108      	bne.n	80104b8 <prvDeleteTCB+0x24>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 80104a6:	687b      	ldr	r3, [r7, #4]
 80104a8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80104aa:	4618      	mov	r0, r3
 80104ac:	f000 fd8c 	bl	8010fc8 <vPortFree>
				vPortFree( pxTCB );
 80104b0:	6878      	ldr	r0, [r7, #4]
 80104b2:	f000 fd89 	bl	8010fc8 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 80104b6:	e019      	b.n	80104ec <prvDeleteTCB+0x58>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 80104b8:	687b      	ldr	r3, [r7, #4]
 80104ba:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 80104be:	2b01      	cmp	r3, #1
 80104c0:	d103      	bne.n	80104ca <prvDeleteTCB+0x36>
				vPortFree( pxTCB );
 80104c2:	6878      	ldr	r0, [r7, #4]
 80104c4:	f000 fd80 	bl	8010fc8 <vPortFree>
	}
 80104c8:	e010      	b.n	80104ec <prvDeleteTCB+0x58>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 80104ca:	687b      	ldr	r3, [r7, #4]
 80104cc:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 80104d0:	2b02      	cmp	r3, #2
 80104d2:	d00b      	beq.n	80104ec <prvDeleteTCB+0x58>
	__asm volatile
 80104d4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80104d8:	f383 8811 	msr	BASEPRI, r3
 80104dc:	f3bf 8f6f 	isb	sy
 80104e0:	f3bf 8f4f 	dsb	sy
 80104e4:	60fb      	str	r3, [r7, #12]
}
 80104e6:	bf00      	nop
 80104e8:	bf00      	nop
 80104ea:	e7fd      	b.n	80104e8 <prvDeleteTCB+0x54>
	}
 80104ec:	bf00      	nop
 80104ee:	3710      	adds	r7, #16
 80104f0:	46bd      	mov	sp, r7
 80104f2:	bd80      	pop	{r7, pc}

080104f4 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 80104f4:	b480      	push	{r7}
 80104f6:	b083      	sub	sp, #12
 80104f8:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80104fa:	4b0c      	ldr	r3, [pc, #48]	@ (801052c <prvResetNextTaskUnblockTime+0x38>)
 80104fc:	681b      	ldr	r3, [r3, #0]
 80104fe:	681b      	ldr	r3, [r3, #0]
 8010500:	2b00      	cmp	r3, #0
 8010502:	d104      	bne.n	801050e <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 8010504:	4b0a      	ldr	r3, [pc, #40]	@ (8010530 <prvResetNextTaskUnblockTime+0x3c>)
 8010506:	f04f 32ff 	mov.w	r2, #4294967295
 801050a:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 801050c:	e008      	b.n	8010520 <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 801050e:	4b07      	ldr	r3, [pc, #28]	@ (801052c <prvResetNextTaskUnblockTime+0x38>)
 8010510:	681b      	ldr	r3, [r3, #0]
 8010512:	68db      	ldr	r3, [r3, #12]
 8010514:	68db      	ldr	r3, [r3, #12]
 8010516:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 8010518:	687b      	ldr	r3, [r7, #4]
 801051a:	685b      	ldr	r3, [r3, #4]
 801051c:	4a04      	ldr	r2, [pc, #16]	@ (8010530 <prvResetNextTaskUnblockTime+0x3c>)
 801051e:	6013      	str	r3, [r2, #0]
}
 8010520:	bf00      	nop
 8010522:	370c      	adds	r7, #12
 8010524:	46bd      	mov	sp, r7
 8010526:	f85d 7b04 	ldr.w	r7, [sp], #4
 801052a:	4770      	bx	lr
 801052c:	200009b0 	.word	0x200009b0
 8010530:	20000a18 	.word	0x20000a18

08010534 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 8010534:	b480      	push	{r7}
 8010536:	b083      	sub	sp, #12
 8010538:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 801053a:	4b0b      	ldr	r3, [pc, #44]	@ (8010568 <xTaskGetSchedulerState+0x34>)
 801053c:	681b      	ldr	r3, [r3, #0]
 801053e:	2b00      	cmp	r3, #0
 8010540:	d102      	bne.n	8010548 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 8010542:	2301      	movs	r3, #1
 8010544:	607b      	str	r3, [r7, #4]
 8010546:	e008      	b.n	801055a <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8010548:	4b08      	ldr	r3, [pc, #32]	@ (801056c <xTaskGetSchedulerState+0x38>)
 801054a:	681b      	ldr	r3, [r3, #0]
 801054c:	2b00      	cmp	r3, #0
 801054e:	d102      	bne.n	8010556 <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 8010550:	2302      	movs	r3, #2
 8010552:	607b      	str	r3, [r7, #4]
 8010554:	e001      	b.n	801055a <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 8010556:	2300      	movs	r3, #0
 8010558:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 801055a:	687b      	ldr	r3, [r7, #4]
	}
 801055c:	4618      	mov	r0, r3
 801055e:	370c      	adds	r7, #12
 8010560:	46bd      	mov	sp, r7
 8010562:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010566:	4770      	bx	lr
 8010568:	20000a04 	.word	0x20000a04
 801056c:	20000a20 	.word	0x20000a20

08010570 <xTaskPriorityInherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityInherit( TaskHandle_t const pxMutexHolder )
	{
 8010570:	b580      	push	{r7, lr}
 8010572:	b084      	sub	sp, #16
 8010574:	af00      	add	r7, sp, #0
 8010576:	6078      	str	r0, [r7, #4]
	TCB_t * const pxMutexHolderTCB = pxMutexHolder;
 8010578:	687b      	ldr	r3, [r7, #4]
 801057a:	60bb      	str	r3, [r7, #8]
	BaseType_t xReturn = pdFALSE;
 801057c:	2300      	movs	r3, #0
 801057e:	60fb      	str	r3, [r7, #12]

		/* If the mutex was given back by an interrupt while the queue was
		locked then the mutex holder might now be NULL.  _RB_ Is this still
		needed as interrupts can no longer use mutexes? */
		if( pxMutexHolder != NULL )
 8010580:	687b      	ldr	r3, [r7, #4]
 8010582:	2b00      	cmp	r3, #0
 8010584:	d05e      	beq.n	8010644 <xTaskPriorityInherit+0xd4>
		{
			/* If the holder of the mutex has a priority below the priority of
			the task attempting to obtain the mutex then it will temporarily
			inherit the priority of the task attempting to obtain the mutex. */
			if( pxMutexHolderTCB->uxPriority < pxCurrentTCB->uxPriority )
 8010586:	68bb      	ldr	r3, [r7, #8]
 8010588:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 801058a:	4b31      	ldr	r3, [pc, #196]	@ (8010650 <xTaskPriorityInherit+0xe0>)
 801058c:	681b      	ldr	r3, [r3, #0]
 801058e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8010590:	429a      	cmp	r2, r3
 8010592:	d24e      	bcs.n	8010632 <xTaskPriorityInherit+0xc2>
			{
				/* Adjust the mutex holder state to account for its new
				priority.  Only reset the event list item value if the value is
				not being used for anything else. */
				if( ( listGET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 8010594:	68bb      	ldr	r3, [r7, #8]
 8010596:	699b      	ldr	r3, [r3, #24]
 8010598:	2b00      	cmp	r3, #0
 801059a:	db06      	blt.n	80105aa <xTaskPriorityInherit+0x3a>
				{
					listSET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxCurrentTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 801059c:	4b2c      	ldr	r3, [pc, #176]	@ (8010650 <xTaskPriorityInherit+0xe0>)
 801059e:	681b      	ldr	r3, [r3, #0]
 80105a0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80105a2:	f1c3 0207 	rsb	r2, r3, #7
 80105a6:	68bb      	ldr	r3, [r7, #8]
 80105a8:	619a      	str	r2, [r3, #24]
					mtCOVERAGE_TEST_MARKER();
				}

				/* If the task being modified is in the ready state it will need
				to be moved into a new list. */
				if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ pxMutexHolderTCB->uxPriority ] ), &( pxMutexHolderTCB->xStateListItem ) ) != pdFALSE )
 80105aa:	68bb      	ldr	r3, [r7, #8]
 80105ac:	6959      	ldr	r1, [r3, #20]
 80105ae:	68bb      	ldr	r3, [r7, #8]
 80105b0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80105b2:	4613      	mov	r3, r2
 80105b4:	009b      	lsls	r3, r3, #2
 80105b6:	4413      	add	r3, r2
 80105b8:	009b      	lsls	r3, r3, #2
 80105ba:	4a26      	ldr	r2, [pc, #152]	@ (8010654 <xTaskPriorityInherit+0xe4>)
 80105bc:	4413      	add	r3, r2
 80105be:	4299      	cmp	r1, r3
 80105c0:	d12f      	bne.n	8010622 <xTaskPriorityInherit+0xb2>
				{
					if( uxListRemove( &( pxMutexHolderTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 80105c2:	68bb      	ldr	r3, [r7, #8]
 80105c4:	3304      	adds	r3, #4
 80105c6:	4618      	mov	r0, r3
 80105c8:	f7fe f9e8 	bl	800e99c <uxListRemove>
 80105cc:	4603      	mov	r3, r0
 80105ce:	2b00      	cmp	r3, #0
 80105d0:	d10a      	bne.n	80105e8 <xTaskPriorityInherit+0x78>
					{
						/* It is known that the task is in its ready list so
						there is no need to check again and the port level
						reset macro can be called directly. */
						portRESET_READY_PRIORITY( pxMutexHolderTCB->uxPriority, uxTopReadyPriority );
 80105d2:	68bb      	ldr	r3, [r7, #8]
 80105d4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80105d6:	2201      	movs	r2, #1
 80105d8:	fa02 f303 	lsl.w	r3, r2, r3
 80105dc:	43da      	mvns	r2, r3
 80105de:	4b1e      	ldr	r3, [pc, #120]	@ (8010658 <xTaskPriorityInherit+0xe8>)
 80105e0:	681b      	ldr	r3, [r3, #0]
 80105e2:	4013      	ands	r3, r2
 80105e4:	4a1c      	ldr	r2, [pc, #112]	@ (8010658 <xTaskPriorityInherit+0xe8>)
 80105e6:	6013      	str	r3, [r2, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* Inherit the priority before being moved into the new list. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 80105e8:	4b19      	ldr	r3, [pc, #100]	@ (8010650 <xTaskPriorityInherit+0xe0>)
 80105ea:	681b      	ldr	r3, [r3, #0]
 80105ec:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80105ee:	68bb      	ldr	r3, [r7, #8]
 80105f0:	62da      	str	r2, [r3, #44]	@ 0x2c
					prvAddTaskToReadyList( pxMutexHolderTCB );
 80105f2:	68bb      	ldr	r3, [r7, #8]
 80105f4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80105f6:	2201      	movs	r2, #1
 80105f8:	409a      	lsls	r2, r3
 80105fa:	4b17      	ldr	r3, [pc, #92]	@ (8010658 <xTaskPriorityInherit+0xe8>)
 80105fc:	681b      	ldr	r3, [r3, #0]
 80105fe:	4313      	orrs	r3, r2
 8010600:	4a15      	ldr	r2, [pc, #84]	@ (8010658 <xTaskPriorityInherit+0xe8>)
 8010602:	6013      	str	r3, [r2, #0]
 8010604:	68bb      	ldr	r3, [r7, #8]
 8010606:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8010608:	4613      	mov	r3, r2
 801060a:	009b      	lsls	r3, r3, #2
 801060c:	4413      	add	r3, r2
 801060e:	009b      	lsls	r3, r3, #2
 8010610:	4a10      	ldr	r2, [pc, #64]	@ (8010654 <xTaskPriorityInherit+0xe4>)
 8010612:	441a      	add	r2, r3
 8010614:	68bb      	ldr	r3, [r7, #8]
 8010616:	3304      	adds	r3, #4
 8010618:	4619      	mov	r1, r3
 801061a:	4610      	mov	r0, r2
 801061c:	f7fe f961 	bl	800e8e2 <vListInsertEnd>
 8010620:	e004      	b.n	801062c <xTaskPriorityInherit+0xbc>
				}
				else
				{
					/* Just inherit the priority. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 8010622:	4b0b      	ldr	r3, [pc, #44]	@ (8010650 <xTaskPriorityInherit+0xe0>)
 8010624:	681b      	ldr	r3, [r3, #0]
 8010626:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8010628:	68bb      	ldr	r3, [r7, #8]
 801062a:	62da      	str	r2, [r3, #44]	@ 0x2c
				}

				traceTASK_PRIORITY_INHERIT( pxMutexHolderTCB, pxCurrentTCB->uxPriority );

				/* Inheritance occurred. */
				xReturn = pdTRUE;
 801062c:	2301      	movs	r3, #1
 801062e:	60fb      	str	r3, [r7, #12]
 8010630:	e008      	b.n	8010644 <xTaskPriorityInherit+0xd4>
			}
			else
			{
				if( pxMutexHolderTCB->uxBasePriority < pxCurrentTCB->uxPriority )
 8010632:	68bb      	ldr	r3, [r7, #8]
 8010634:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8010636:	4b06      	ldr	r3, [pc, #24]	@ (8010650 <xTaskPriorityInherit+0xe0>)
 8010638:	681b      	ldr	r3, [r3, #0]
 801063a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 801063c:	429a      	cmp	r2, r3
 801063e:	d201      	bcs.n	8010644 <xTaskPriorityInherit+0xd4>
					current priority of the mutex holder is not lower than the
					priority of the task attempting to take the mutex.
					Therefore the mutex holder must have already inherited a
					priority, but inheritance would have occurred if that had
					not been the case. */
					xReturn = pdTRUE;
 8010640:	2301      	movs	r3, #1
 8010642:	60fb      	str	r3, [r7, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 8010644:	68fb      	ldr	r3, [r7, #12]
	}
 8010646:	4618      	mov	r0, r3
 8010648:	3710      	adds	r7, #16
 801064a:	46bd      	mov	sp, r7
 801064c:	bd80      	pop	{r7, pc}
 801064e:	bf00      	nop
 8010650:	200008f8 	.word	0x200008f8
 8010654:	200008fc 	.word	0x200008fc
 8010658:	20000a00 	.word	0x20000a00

0801065c <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 801065c:	b580      	push	{r7, lr}
 801065e:	b086      	sub	sp, #24
 8010660:	af00      	add	r7, sp, #0
 8010662:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 8010664:	687b      	ldr	r3, [r7, #4]
 8010666:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 8010668:	2300      	movs	r3, #0
 801066a:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 801066c:	687b      	ldr	r3, [r7, #4]
 801066e:	2b00      	cmp	r3, #0
 8010670:	d070      	beq.n	8010754 <xTaskPriorityDisinherit+0xf8>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 8010672:	4b3b      	ldr	r3, [pc, #236]	@ (8010760 <xTaskPriorityDisinherit+0x104>)
 8010674:	681b      	ldr	r3, [r3, #0]
 8010676:	693a      	ldr	r2, [r7, #16]
 8010678:	429a      	cmp	r2, r3
 801067a:	d00b      	beq.n	8010694 <xTaskPriorityDisinherit+0x38>
	__asm volatile
 801067c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8010680:	f383 8811 	msr	BASEPRI, r3
 8010684:	f3bf 8f6f 	isb	sy
 8010688:	f3bf 8f4f 	dsb	sy
 801068c:	60fb      	str	r3, [r7, #12]
}
 801068e:	bf00      	nop
 8010690:	bf00      	nop
 8010692:	e7fd      	b.n	8010690 <xTaskPriorityDisinherit+0x34>
			configASSERT( pxTCB->uxMutexesHeld );
 8010694:	693b      	ldr	r3, [r7, #16]
 8010696:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8010698:	2b00      	cmp	r3, #0
 801069a:	d10b      	bne.n	80106b4 <xTaskPriorityDisinherit+0x58>
	__asm volatile
 801069c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80106a0:	f383 8811 	msr	BASEPRI, r3
 80106a4:	f3bf 8f6f 	isb	sy
 80106a8:	f3bf 8f4f 	dsb	sy
 80106ac:	60bb      	str	r3, [r7, #8]
}
 80106ae:	bf00      	nop
 80106b0:	bf00      	nop
 80106b2:	e7fd      	b.n	80106b0 <xTaskPriorityDisinherit+0x54>
			( pxTCB->uxMutexesHeld )--;
 80106b4:	693b      	ldr	r3, [r7, #16]
 80106b6:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80106b8:	1e5a      	subs	r2, r3, #1
 80106ba:	693b      	ldr	r3, [r7, #16]
 80106bc:	649a      	str	r2, [r3, #72]	@ 0x48

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 80106be:	693b      	ldr	r3, [r7, #16]
 80106c0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80106c2:	693b      	ldr	r3, [r7, #16]
 80106c4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80106c6:	429a      	cmp	r2, r3
 80106c8:	d044      	beq.n	8010754 <xTaskPriorityDisinherit+0xf8>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 80106ca:	693b      	ldr	r3, [r7, #16]
 80106cc:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80106ce:	2b00      	cmp	r3, #0
 80106d0:	d140      	bne.n	8010754 <xTaskPriorityDisinherit+0xf8>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready/delayed list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 80106d2:	693b      	ldr	r3, [r7, #16]
 80106d4:	3304      	adds	r3, #4
 80106d6:	4618      	mov	r0, r3
 80106d8:	f7fe f960 	bl	800e99c <uxListRemove>
 80106dc:	4603      	mov	r3, r0
 80106de:	2b00      	cmp	r3, #0
 80106e0:	d115      	bne.n	801070e <xTaskPriorityDisinherit+0xb2>
					{
						taskRESET_READY_PRIORITY( pxTCB->uxPriority );
 80106e2:	693b      	ldr	r3, [r7, #16]
 80106e4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80106e6:	491f      	ldr	r1, [pc, #124]	@ (8010764 <xTaskPriorityDisinherit+0x108>)
 80106e8:	4613      	mov	r3, r2
 80106ea:	009b      	lsls	r3, r3, #2
 80106ec:	4413      	add	r3, r2
 80106ee:	009b      	lsls	r3, r3, #2
 80106f0:	440b      	add	r3, r1
 80106f2:	681b      	ldr	r3, [r3, #0]
 80106f4:	2b00      	cmp	r3, #0
 80106f6:	d10a      	bne.n	801070e <xTaskPriorityDisinherit+0xb2>
 80106f8:	693b      	ldr	r3, [r7, #16]
 80106fa:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80106fc:	2201      	movs	r2, #1
 80106fe:	fa02 f303 	lsl.w	r3, r2, r3
 8010702:	43da      	mvns	r2, r3
 8010704:	4b18      	ldr	r3, [pc, #96]	@ (8010768 <xTaskPriorityDisinherit+0x10c>)
 8010706:	681b      	ldr	r3, [r3, #0]
 8010708:	4013      	ands	r3, r2
 801070a:	4a17      	ldr	r2, [pc, #92]	@ (8010768 <xTaskPriorityDisinherit+0x10c>)
 801070c:	6013      	str	r3, [r2, #0]
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 801070e:	693b      	ldr	r3, [r7, #16]
 8010710:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8010712:	693b      	ldr	r3, [r7, #16]
 8010714:	62da      	str	r2, [r3, #44]	@ 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8010716:	693b      	ldr	r3, [r7, #16]
 8010718:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 801071a:	f1c3 0207 	rsb	r2, r3, #7
 801071e:	693b      	ldr	r3, [r7, #16]
 8010720:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 8010722:	693b      	ldr	r3, [r7, #16]
 8010724:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8010726:	2201      	movs	r2, #1
 8010728:	409a      	lsls	r2, r3
 801072a:	4b0f      	ldr	r3, [pc, #60]	@ (8010768 <xTaskPriorityDisinherit+0x10c>)
 801072c:	681b      	ldr	r3, [r3, #0]
 801072e:	4313      	orrs	r3, r2
 8010730:	4a0d      	ldr	r2, [pc, #52]	@ (8010768 <xTaskPriorityDisinherit+0x10c>)
 8010732:	6013      	str	r3, [r2, #0]
 8010734:	693b      	ldr	r3, [r7, #16]
 8010736:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8010738:	4613      	mov	r3, r2
 801073a:	009b      	lsls	r3, r3, #2
 801073c:	4413      	add	r3, r2
 801073e:	009b      	lsls	r3, r3, #2
 8010740:	4a08      	ldr	r2, [pc, #32]	@ (8010764 <xTaskPriorityDisinherit+0x108>)
 8010742:	441a      	add	r2, r3
 8010744:	693b      	ldr	r3, [r7, #16]
 8010746:	3304      	adds	r3, #4
 8010748:	4619      	mov	r1, r3
 801074a:	4610      	mov	r0, r2
 801074c:	f7fe f8c9 	bl	800e8e2 <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 8010750:	2301      	movs	r3, #1
 8010752:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 8010754:	697b      	ldr	r3, [r7, #20]
	}
 8010756:	4618      	mov	r0, r3
 8010758:	3718      	adds	r7, #24
 801075a:	46bd      	mov	sp, r7
 801075c:	bd80      	pop	{r7, pc}
 801075e:	bf00      	nop
 8010760:	200008f8 	.word	0x200008f8
 8010764:	200008fc 	.word	0x200008fc
 8010768:	20000a00 	.word	0x20000a00

0801076c <vTaskPriorityDisinheritAfterTimeout>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	void vTaskPriorityDisinheritAfterTimeout( TaskHandle_t const pxMutexHolder, UBaseType_t uxHighestPriorityWaitingTask )
	{
 801076c:	b580      	push	{r7, lr}
 801076e:	b088      	sub	sp, #32
 8010770:	af00      	add	r7, sp, #0
 8010772:	6078      	str	r0, [r7, #4]
 8010774:	6039      	str	r1, [r7, #0]
	TCB_t * const pxTCB = pxMutexHolder;
 8010776:	687b      	ldr	r3, [r7, #4]
 8010778:	61bb      	str	r3, [r7, #24]
	UBaseType_t uxPriorityUsedOnEntry, uxPriorityToUse;
	const UBaseType_t uxOnlyOneMutexHeld = ( UBaseType_t ) 1;
 801077a:	2301      	movs	r3, #1
 801077c:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 801077e:	687b      	ldr	r3, [r7, #4]
 8010780:	2b00      	cmp	r3, #0
 8010782:	d079      	beq.n	8010878 <vTaskPriorityDisinheritAfterTimeout+0x10c>
		{
			/* If pxMutexHolder is not NULL then the holder must hold at least
			one mutex. */
			configASSERT( pxTCB->uxMutexesHeld );
 8010784:	69bb      	ldr	r3, [r7, #24]
 8010786:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8010788:	2b00      	cmp	r3, #0
 801078a:	d10b      	bne.n	80107a4 <vTaskPriorityDisinheritAfterTimeout+0x38>
	__asm volatile
 801078c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8010790:	f383 8811 	msr	BASEPRI, r3
 8010794:	f3bf 8f6f 	isb	sy
 8010798:	f3bf 8f4f 	dsb	sy
 801079c:	60fb      	str	r3, [r7, #12]
}
 801079e:	bf00      	nop
 80107a0:	bf00      	nop
 80107a2:	e7fd      	b.n	80107a0 <vTaskPriorityDisinheritAfterTimeout+0x34>

			/* Determine the priority to which the priority of the task that
			holds the mutex should be set.  This will be the greater of the
			holding task's base priority and the priority of the highest
			priority task that is waiting to obtain the mutex. */
			if( pxTCB->uxBasePriority < uxHighestPriorityWaitingTask )
 80107a4:	69bb      	ldr	r3, [r7, #24]
 80107a6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80107a8:	683a      	ldr	r2, [r7, #0]
 80107aa:	429a      	cmp	r2, r3
 80107ac:	d902      	bls.n	80107b4 <vTaskPriorityDisinheritAfterTimeout+0x48>
			{
				uxPriorityToUse = uxHighestPriorityWaitingTask;
 80107ae:	683b      	ldr	r3, [r7, #0]
 80107b0:	61fb      	str	r3, [r7, #28]
 80107b2:	e002      	b.n	80107ba <vTaskPriorityDisinheritAfterTimeout+0x4e>
			}
			else
			{
				uxPriorityToUse = pxTCB->uxBasePriority;
 80107b4:	69bb      	ldr	r3, [r7, #24]
 80107b6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80107b8:	61fb      	str	r3, [r7, #28]
			}

			/* Does the priority need to change? */
			if( pxTCB->uxPriority != uxPriorityToUse )
 80107ba:	69bb      	ldr	r3, [r7, #24]
 80107bc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80107be:	69fa      	ldr	r2, [r7, #28]
 80107c0:	429a      	cmp	r2, r3
 80107c2:	d059      	beq.n	8010878 <vTaskPriorityDisinheritAfterTimeout+0x10c>
			{
				/* Only disinherit if no other mutexes are held.  This is a
				simplification in the priority inheritance implementation.  If
				the task that holds the mutex is also holding other mutexes then
				the other mutexes may have caused the priority inheritance. */
				if( pxTCB->uxMutexesHeld == uxOnlyOneMutexHeld )
 80107c4:	69bb      	ldr	r3, [r7, #24]
 80107c6:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80107c8:	697a      	ldr	r2, [r7, #20]
 80107ca:	429a      	cmp	r2, r3
 80107cc:	d154      	bne.n	8010878 <vTaskPriorityDisinheritAfterTimeout+0x10c>
				{
					/* If a task has timed out because it already holds the
					mutex it was trying to obtain then it cannot of inherited
					its own priority. */
					configASSERT( pxTCB != pxCurrentTCB );
 80107ce:	4b2c      	ldr	r3, [pc, #176]	@ (8010880 <vTaskPriorityDisinheritAfterTimeout+0x114>)
 80107d0:	681b      	ldr	r3, [r3, #0]
 80107d2:	69ba      	ldr	r2, [r7, #24]
 80107d4:	429a      	cmp	r2, r3
 80107d6:	d10b      	bne.n	80107f0 <vTaskPriorityDisinheritAfterTimeout+0x84>
	__asm volatile
 80107d8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80107dc:	f383 8811 	msr	BASEPRI, r3
 80107e0:	f3bf 8f6f 	isb	sy
 80107e4:	f3bf 8f4f 	dsb	sy
 80107e8:	60bb      	str	r3, [r7, #8]
}
 80107ea:	bf00      	nop
 80107ec:	bf00      	nop
 80107ee:	e7fd      	b.n	80107ec <vTaskPriorityDisinheritAfterTimeout+0x80>

					/* Disinherit the priority, remembering the previous
					priority to facilitate determining the subject task's
					state. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					uxPriorityUsedOnEntry = pxTCB->uxPriority;
 80107f0:	69bb      	ldr	r3, [r7, #24]
 80107f2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80107f4:	613b      	str	r3, [r7, #16]
					pxTCB->uxPriority = uxPriorityToUse;
 80107f6:	69bb      	ldr	r3, [r7, #24]
 80107f8:	69fa      	ldr	r2, [r7, #28]
 80107fa:	62da      	str	r2, [r3, #44]	@ 0x2c

					/* Only reset the event list item value if the value is not
					being used for anything else. */
					if( ( listGET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 80107fc:	69bb      	ldr	r3, [r7, #24]
 80107fe:	699b      	ldr	r3, [r3, #24]
 8010800:	2b00      	cmp	r3, #0
 8010802:	db04      	blt.n	801080e <vTaskPriorityDisinheritAfterTimeout+0xa2>
					{
						listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriorityToUse ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8010804:	69fb      	ldr	r3, [r7, #28]
 8010806:	f1c3 0207 	rsb	r2, r3, #7
 801080a:	69bb      	ldr	r3, [r7, #24]
 801080c:	619a      	str	r2, [r3, #24]
					then the task that holds the mutex could be in either the
					Ready, Blocked or Suspended states.  Only remove the task
					from its current state list if it is in the Ready state as
					the task's priority is going to change and there is one
					Ready list per priority. */
					if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ uxPriorityUsedOnEntry ] ), &( pxTCB->xStateListItem ) ) != pdFALSE )
 801080e:	69bb      	ldr	r3, [r7, #24]
 8010810:	6959      	ldr	r1, [r3, #20]
 8010812:	693a      	ldr	r2, [r7, #16]
 8010814:	4613      	mov	r3, r2
 8010816:	009b      	lsls	r3, r3, #2
 8010818:	4413      	add	r3, r2
 801081a:	009b      	lsls	r3, r3, #2
 801081c:	4a19      	ldr	r2, [pc, #100]	@ (8010884 <vTaskPriorityDisinheritAfterTimeout+0x118>)
 801081e:	4413      	add	r3, r2
 8010820:	4299      	cmp	r1, r3
 8010822:	d129      	bne.n	8010878 <vTaskPriorityDisinheritAfterTimeout+0x10c>
					{
						if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8010824:	69bb      	ldr	r3, [r7, #24]
 8010826:	3304      	adds	r3, #4
 8010828:	4618      	mov	r0, r3
 801082a:	f7fe f8b7 	bl	800e99c <uxListRemove>
 801082e:	4603      	mov	r3, r0
 8010830:	2b00      	cmp	r3, #0
 8010832:	d10a      	bne.n	801084a <vTaskPriorityDisinheritAfterTimeout+0xde>
						{
							/* It is known that the task is in its ready list so
							there is no need to check again and the port level
							reset macro can be called directly. */
							portRESET_READY_PRIORITY( pxTCB->uxPriority, uxTopReadyPriority );
 8010834:	69bb      	ldr	r3, [r7, #24]
 8010836:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8010838:	2201      	movs	r2, #1
 801083a:	fa02 f303 	lsl.w	r3, r2, r3
 801083e:	43da      	mvns	r2, r3
 8010840:	4b11      	ldr	r3, [pc, #68]	@ (8010888 <vTaskPriorityDisinheritAfterTimeout+0x11c>)
 8010842:	681b      	ldr	r3, [r3, #0]
 8010844:	4013      	ands	r3, r2
 8010846:	4a10      	ldr	r2, [pc, #64]	@ (8010888 <vTaskPriorityDisinheritAfterTimeout+0x11c>)
 8010848:	6013      	str	r3, [r2, #0]
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}

						prvAddTaskToReadyList( pxTCB );
 801084a:	69bb      	ldr	r3, [r7, #24]
 801084c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 801084e:	2201      	movs	r2, #1
 8010850:	409a      	lsls	r2, r3
 8010852:	4b0d      	ldr	r3, [pc, #52]	@ (8010888 <vTaskPriorityDisinheritAfterTimeout+0x11c>)
 8010854:	681b      	ldr	r3, [r3, #0]
 8010856:	4313      	orrs	r3, r2
 8010858:	4a0b      	ldr	r2, [pc, #44]	@ (8010888 <vTaskPriorityDisinheritAfterTimeout+0x11c>)
 801085a:	6013      	str	r3, [r2, #0]
 801085c:	69bb      	ldr	r3, [r7, #24]
 801085e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8010860:	4613      	mov	r3, r2
 8010862:	009b      	lsls	r3, r3, #2
 8010864:	4413      	add	r3, r2
 8010866:	009b      	lsls	r3, r3, #2
 8010868:	4a06      	ldr	r2, [pc, #24]	@ (8010884 <vTaskPriorityDisinheritAfterTimeout+0x118>)
 801086a:	441a      	add	r2, r3
 801086c:	69bb      	ldr	r3, [r7, #24]
 801086e:	3304      	adds	r3, #4
 8010870:	4619      	mov	r1, r3
 8010872:	4610      	mov	r0, r2
 8010874:	f7fe f835 	bl	800e8e2 <vListInsertEnd>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8010878:	bf00      	nop
 801087a:	3720      	adds	r7, #32
 801087c:	46bd      	mov	sp, r7
 801087e:	bd80      	pop	{r7, pc}
 8010880:	200008f8 	.word	0x200008f8
 8010884:	200008fc 	.word	0x200008fc
 8010888:	20000a00 	.word	0x20000a00

0801088c <pvTaskIncrementMutexHeldCount>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	TaskHandle_t pvTaskIncrementMutexHeldCount( void )
	{
 801088c:	b480      	push	{r7}
 801088e:	af00      	add	r7, sp, #0
		/* If xSemaphoreCreateMutex() is called before any tasks have been created
		then pxCurrentTCB will be NULL. */
		if( pxCurrentTCB != NULL )
 8010890:	4b07      	ldr	r3, [pc, #28]	@ (80108b0 <pvTaskIncrementMutexHeldCount+0x24>)
 8010892:	681b      	ldr	r3, [r3, #0]
 8010894:	2b00      	cmp	r3, #0
 8010896:	d004      	beq.n	80108a2 <pvTaskIncrementMutexHeldCount+0x16>
		{
			( pxCurrentTCB->uxMutexesHeld )++;
 8010898:	4b05      	ldr	r3, [pc, #20]	@ (80108b0 <pvTaskIncrementMutexHeldCount+0x24>)
 801089a:	681b      	ldr	r3, [r3, #0]
 801089c:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 801089e:	3201      	adds	r2, #1
 80108a0:	649a      	str	r2, [r3, #72]	@ 0x48
		}

		return pxCurrentTCB;
 80108a2:	4b03      	ldr	r3, [pc, #12]	@ (80108b0 <pvTaskIncrementMutexHeldCount+0x24>)
 80108a4:	681b      	ldr	r3, [r3, #0]
	}
 80108a6:	4618      	mov	r0, r3
 80108a8:	46bd      	mov	sp, r7
 80108aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80108ae:	4770      	bx	lr
 80108b0:	200008f8 	.word	0x200008f8

080108b4 <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 80108b4:	b580      	push	{r7, lr}
 80108b6:	b084      	sub	sp, #16
 80108b8:	af00      	add	r7, sp, #0
 80108ba:	6078      	str	r0, [r7, #4]
 80108bc:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 80108be:	4b29      	ldr	r3, [pc, #164]	@ (8010964 <prvAddCurrentTaskToDelayedList+0xb0>)
 80108c0:	681b      	ldr	r3, [r3, #0]
 80108c2:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 80108c4:	4b28      	ldr	r3, [pc, #160]	@ (8010968 <prvAddCurrentTaskToDelayedList+0xb4>)
 80108c6:	681b      	ldr	r3, [r3, #0]
 80108c8:	3304      	adds	r3, #4
 80108ca:	4618      	mov	r0, r3
 80108cc:	f7fe f866 	bl	800e99c <uxListRemove>
 80108d0:	4603      	mov	r3, r0
 80108d2:	2b00      	cmp	r3, #0
 80108d4:	d10b      	bne.n	80108ee <prvAddCurrentTaskToDelayedList+0x3a>
	{
		/* The current task must be in a ready list, so there is no need to
		check, and the port reset macro can be called directly. */
		portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority ); /*lint !e931 pxCurrentTCB cannot change as it is the calling task.  pxCurrentTCB->uxPriority and uxTopReadyPriority cannot change as called with scheduler suspended or in a critical section. */
 80108d6:	4b24      	ldr	r3, [pc, #144]	@ (8010968 <prvAddCurrentTaskToDelayedList+0xb4>)
 80108d8:	681b      	ldr	r3, [r3, #0]
 80108da:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80108dc:	2201      	movs	r2, #1
 80108de:	fa02 f303 	lsl.w	r3, r2, r3
 80108e2:	43da      	mvns	r2, r3
 80108e4:	4b21      	ldr	r3, [pc, #132]	@ (801096c <prvAddCurrentTaskToDelayedList+0xb8>)
 80108e6:	681b      	ldr	r3, [r3, #0]
 80108e8:	4013      	ands	r3, r2
 80108ea:	4a20      	ldr	r2, [pc, #128]	@ (801096c <prvAddCurrentTaskToDelayedList+0xb8>)
 80108ec:	6013      	str	r3, [r2, #0]
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 80108ee:	687b      	ldr	r3, [r7, #4]
 80108f0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80108f4:	d10a      	bne.n	801090c <prvAddCurrentTaskToDelayedList+0x58>
 80108f6:	683b      	ldr	r3, [r7, #0]
 80108f8:	2b00      	cmp	r3, #0
 80108fa:	d007      	beq.n	801090c <prvAddCurrentTaskToDelayedList+0x58>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 80108fc:	4b1a      	ldr	r3, [pc, #104]	@ (8010968 <prvAddCurrentTaskToDelayedList+0xb4>)
 80108fe:	681b      	ldr	r3, [r3, #0]
 8010900:	3304      	adds	r3, #4
 8010902:	4619      	mov	r1, r3
 8010904:	481a      	ldr	r0, [pc, #104]	@ (8010970 <prvAddCurrentTaskToDelayedList+0xbc>)
 8010906:	f7fd ffec 	bl	800e8e2 <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 801090a:	e026      	b.n	801095a <prvAddCurrentTaskToDelayedList+0xa6>
			xTimeToWake = xConstTickCount + xTicksToWait;
 801090c:	68fa      	ldr	r2, [r7, #12]
 801090e:	687b      	ldr	r3, [r7, #4]
 8010910:	4413      	add	r3, r2
 8010912:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 8010914:	4b14      	ldr	r3, [pc, #80]	@ (8010968 <prvAddCurrentTaskToDelayedList+0xb4>)
 8010916:	681b      	ldr	r3, [r3, #0]
 8010918:	68ba      	ldr	r2, [r7, #8]
 801091a:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 801091c:	68ba      	ldr	r2, [r7, #8]
 801091e:	68fb      	ldr	r3, [r7, #12]
 8010920:	429a      	cmp	r2, r3
 8010922:	d209      	bcs.n	8010938 <prvAddCurrentTaskToDelayedList+0x84>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8010924:	4b13      	ldr	r3, [pc, #76]	@ (8010974 <prvAddCurrentTaskToDelayedList+0xc0>)
 8010926:	681a      	ldr	r2, [r3, #0]
 8010928:	4b0f      	ldr	r3, [pc, #60]	@ (8010968 <prvAddCurrentTaskToDelayedList+0xb4>)
 801092a:	681b      	ldr	r3, [r3, #0]
 801092c:	3304      	adds	r3, #4
 801092e:	4619      	mov	r1, r3
 8010930:	4610      	mov	r0, r2
 8010932:	f7fd fffa 	bl	800e92a <vListInsert>
}
 8010936:	e010      	b.n	801095a <prvAddCurrentTaskToDelayedList+0xa6>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8010938:	4b0f      	ldr	r3, [pc, #60]	@ (8010978 <prvAddCurrentTaskToDelayedList+0xc4>)
 801093a:	681a      	ldr	r2, [r3, #0]
 801093c:	4b0a      	ldr	r3, [pc, #40]	@ (8010968 <prvAddCurrentTaskToDelayedList+0xb4>)
 801093e:	681b      	ldr	r3, [r3, #0]
 8010940:	3304      	adds	r3, #4
 8010942:	4619      	mov	r1, r3
 8010944:	4610      	mov	r0, r2
 8010946:	f7fd fff0 	bl	800e92a <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 801094a:	4b0c      	ldr	r3, [pc, #48]	@ (801097c <prvAddCurrentTaskToDelayedList+0xc8>)
 801094c:	681b      	ldr	r3, [r3, #0]
 801094e:	68ba      	ldr	r2, [r7, #8]
 8010950:	429a      	cmp	r2, r3
 8010952:	d202      	bcs.n	801095a <prvAddCurrentTaskToDelayedList+0xa6>
					xNextTaskUnblockTime = xTimeToWake;
 8010954:	4a09      	ldr	r2, [pc, #36]	@ (801097c <prvAddCurrentTaskToDelayedList+0xc8>)
 8010956:	68bb      	ldr	r3, [r7, #8]
 8010958:	6013      	str	r3, [r2, #0]
}
 801095a:	bf00      	nop
 801095c:	3710      	adds	r7, #16
 801095e:	46bd      	mov	sp, r7
 8010960:	bd80      	pop	{r7, pc}
 8010962:	bf00      	nop
 8010964:	200009fc 	.word	0x200009fc
 8010968:	200008f8 	.word	0x200008f8
 801096c:	20000a00 	.word	0x20000a00
 8010970:	200009e4 	.word	0x200009e4
 8010974:	200009b4 	.word	0x200009b4
 8010978:	200009b0 	.word	0x200009b0
 801097c:	20000a18 	.word	0x20000a18

08010980 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 8010980:	b480      	push	{r7}
 8010982:	b085      	sub	sp, #20
 8010984:	af00      	add	r7, sp, #0
 8010986:	60f8      	str	r0, [r7, #12]
 8010988:	60b9      	str	r1, [r7, #8]
 801098a:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 801098c:	68fb      	ldr	r3, [r7, #12]
 801098e:	3b04      	subs	r3, #4
 8010990:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 8010992:	68fb      	ldr	r3, [r7, #12]
 8010994:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 8010998:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 801099a:	68fb      	ldr	r3, [r7, #12]
 801099c:	3b04      	subs	r3, #4
 801099e:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 80109a0:	68bb      	ldr	r3, [r7, #8]
 80109a2:	f023 0201 	bic.w	r2, r3, #1
 80109a6:	68fb      	ldr	r3, [r7, #12]
 80109a8:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 80109aa:	68fb      	ldr	r3, [r7, #12]
 80109ac:	3b04      	subs	r3, #4
 80109ae:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 80109b0:	4a0c      	ldr	r2, [pc, #48]	@ (80109e4 <pxPortInitialiseStack+0x64>)
 80109b2:	68fb      	ldr	r3, [r7, #12]
 80109b4:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 80109b6:	68fb      	ldr	r3, [r7, #12]
 80109b8:	3b14      	subs	r3, #20
 80109ba:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 80109bc:	687a      	ldr	r2, [r7, #4]
 80109be:	68fb      	ldr	r3, [r7, #12]
 80109c0:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 80109c2:	68fb      	ldr	r3, [r7, #12]
 80109c4:	3b04      	subs	r3, #4
 80109c6:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 80109c8:	68fb      	ldr	r3, [r7, #12]
 80109ca:	f06f 0202 	mvn.w	r2, #2
 80109ce:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 80109d0:	68fb      	ldr	r3, [r7, #12]
 80109d2:	3b20      	subs	r3, #32
 80109d4:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 80109d6:	68fb      	ldr	r3, [r7, #12]
}
 80109d8:	4618      	mov	r0, r3
 80109da:	3714      	adds	r7, #20
 80109dc:	46bd      	mov	sp, r7
 80109de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80109e2:	4770      	bx	lr
 80109e4:	080109e9 	.word	0x080109e9

080109e8 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 80109e8:	b480      	push	{r7}
 80109ea:	b085      	sub	sp, #20
 80109ec:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 80109ee:	2300      	movs	r3, #0
 80109f0:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 80109f2:	4b13      	ldr	r3, [pc, #76]	@ (8010a40 <prvTaskExitError+0x58>)
 80109f4:	681b      	ldr	r3, [r3, #0]
 80109f6:	f1b3 3fff 	cmp.w	r3, #4294967295
 80109fa:	d00b      	beq.n	8010a14 <prvTaskExitError+0x2c>
	__asm volatile
 80109fc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8010a00:	f383 8811 	msr	BASEPRI, r3
 8010a04:	f3bf 8f6f 	isb	sy
 8010a08:	f3bf 8f4f 	dsb	sy
 8010a0c:	60fb      	str	r3, [r7, #12]
}
 8010a0e:	bf00      	nop
 8010a10:	bf00      	nop
 8010a12:	e7fd      	b.n	8010a10 <prvTaskExitError+0x28>
	__asm volatile
 8010a14:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8010a18:	f383 8811 	msr	BASEPRI, r3
 8010a1c:	f3bf 8f6f 	isb	sy
 8010a20:	f3bf 8f4f 	dsb	sy
 8010a24:	60bb      	str	r3, [r7, #8]
}
 8010a26:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 8010a28:	bf00      	nop
 8010a2a:	687b      	ldr	r3, [r7, #4]
 8010a2c:	2b00      	cmp	r3, #0
 8010a2e:	d0fc      	beq.n	8010a2a <prvTaskExitError+0x42>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 8010a30:	bf00      	nop
 8010a32:	bf00      	nop
 8010a34:	3714      	adds	r7, #20
 8010a36:	46bd      	mov	sp, r7
 8010a38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010a3c:	4770      	bx	lr
 8010a3e:	bf00      	nop
 8010a40:	2000009c 	.word	0x2000009c
	...

08010a50 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 8010a50:	4b07      	ldr	r3, [pc, #28]	@ (8010a70 <pxCurrentTCBConst2>)
 8010a52:	6819      	ldr	r1, [r3, #0]
 8010a54:	6808      	ldr	r0, [r1, #0]
 8010a56:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8010a5a:	f380 8809 	msr	PSP, r0
 8010a5e:	f3bf 8f6f 	isb	sy
 8010a62:	f04f 0000 	mov.w	r0, #0
 8010a66:	f380 8811 	msr	BASEPRI, r0
 8010a6a:	4770      	bx	lr
 8010a6c:	f3af 8000 	nop.w

08010a70 <pxCurrentTCBConst2>:
 8010a70:	200008f8 	.word	0x200008f8
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 8010a74:	bf00      	nop
 8010a76:	bf00      	nop

08010a78 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 8010a78:	4808      	ldr	r0, [pc, #32]	@ (8010a9c <prvPortStartFirstTask+0x24>)
 8010a7a:	6800      	ldr	r0, [r0, #0]
 8010a7c:	6800      	ldr	r0, [r0, #0]
 8010a7e:	f380 8808 	msr	MSP, r0
 8010a82:	f04f 0000 	mov.w	r0, #0
 8010a86:	f380 8814 	msr	CONTROL, r0
 8010a8a:	b662      	cpsie	i
 8010a8c:	b661      	cpsie	f
 8010a8e:	f3bf 8f4f 	dsb	sy
 8010a92:	f3bf 8f6f 	isb	sy
 8010a96:	df00      	svc	0
 8010a98:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 8010a9a:	bf00      	nop
 8010a9c:	e000ed08 	.word	0xe000ed08

08010aa0 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 8010aa0:	b580      	push	{r7, lr}
 8010aa2:	b086      	sub	sp, #24
 8010aa4:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 8010aa6:	4b47      	ldr	r3, [pc, #284]	@ (8010bc4 <xPortStartScheduler+0x124>)
 8010aa8:	681b      	ldr	r3, [r3, #0]
 8010aaa:	4a47      	ldr	r2, [pc, #284]	@ (8010bc8 <xPortStartScheduler+0x128>)
 8010aac:	4293      	cmp	r3, r2
 8010aae:	d10b      	bne.n	8010ac8 <xPortStartScheduler+0x28>
	__asm volatile
 8010ab0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8010ab4:	f383 8811 	msr	BASEPRI, r3
 8010ab8:	f3bf 8f6f 	isb	sy
 8010abc:	f3bf 8f4f 	dsb	sy
 8010ac0:	60fb      	str	r3, [r7, #12]
}
 8010ac2:	bf00      	nop
 8010ac4:	bf00      	nop
 8010ac6:	e7fd      	b.n	8010ac4 <xPortStartScheduler+0x24>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 8010ac8:	4b3e      	ldr	r3, [pc, #248]	@ (8010bc4 <xPortStartScheduler+0x124>)
 8010aca:	681b      	ldr	r3, [r3, #0]
 8010acc:	4a3f      	ldr	r2, [pc, #252]	@ (8010bcc <xPortStartScheduler+0x12c>)
 8010ace:	4293      	cmp	r3, r2
 8010ad0:	d10b      	bne.n	8010aea <xPortStartScheduler+0x4a>
	__asm volatile
 8010ad2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8010ad6:	f383 8811 	msr	BASEPRI, r3
 8010ada:	f3bf 8f6f 	isb	sy
 8010ade:	f3bf 8f4f 	dsb	sy
 8010ae2:	613b      	str	r3, [r7, #16]
}
 8010ae4:	bf00      	nop
 8010ae6:	bf00      	nop
 8010ae8:	e7fd      	b.n	8010ae6 <xPortStartScheduler+0x46>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 8010aea:	4b39      	ldr	r3, [pc, #228]	@ (8010bd0 <xPortStartScheduler+0x130>)
 8010aec:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 8010aee:	697b      	ldr	r3, [r7, #20]
 8010af0:	781b      	ldrb	r3, [r3, #0]
 8010af2:	b2db      	uxtb	r3, r3
 8010af4:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 8010af6:	697b      	ldr	r3, [r7, #20]
 8010af8:	22ff      	movs	r2, #255	@ 0xff
 8010afa:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 8010afc:	697b      	ldr	r3, [r7, #20]
 8010afe:	781b      	ldrb	r3, [r3, #0]
 8010b00:	b2db      	uxtb	r3, r3
 8010b02:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8010b04:	78fb      	ldrb	r3, [r7, #3]
 8010b06:	b2db      	uxtb	r3, r3
 8010b08:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 8010b0c:	b2da      	uxtb	r2, r3
 8010b0e:	4b31      	ldr	r3, [pc, #196]	@ (8010bd4 <xPortStartScheduler+0x134>)
 8010b10:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 8010b12:	4b31      	ldr	r3, [pc, #196]	@ (8010bd8 <xPortStartScheduler+0x138>)
 8010b14:	2207      	movs	r2, #7
 8010b16:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8010b18:	e009      	b.n	8010b2e <xPortStartScheduler+0x8e>
		{
			ulMaxPRIGROUPValue--;
 8010b1a:	4b2f      	ldr	r3, [pc, #188]	@ (8010bd8 <xPortStartScheduler+0x138>)
 8010b1c:	681b      	ldr	r3, [r3, #0]
 8010b1e:	3b01      	subs	r3, #1
 8010b20:	4a2d      	ldr	r2, [pc, #180]	@ (8010bd8 <xPortStartScheduler+0x138>)
 8010b22:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 8010b24:	78fb      	ldrb	r3, [r7, #3]
 8010b26:	b2db      	uxtb	r3, r3
 8010b28:	005b      	lsls	r3, r3, #1
 8010b2a:	b2db      	uxtb	r3, r3
 8010b2c:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8010b2e:	78fb      	ldrb	r3, [r7, #3]
 8010b30:	b2db      	uxtb	r3, r3
 8010b32:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8010b36:	2b80      	cmp	r3, #128	@ 0x80
 8010b38:	d0ef      	beq.n	8010b1a <xPortStartScheduler+0x7a>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 8010b3a:	4b27      	ldr	r3, [pc, #156]	@ (8010bd8 <xPortStartScheduler+0x138>)
 8010b3c:	681b      	ldr	r3, [r3, #0]
 8010b3e:	f1c3 0307 	rsb	r3, r3, #7
 8010b42:	2b04      	cmp	r3, #4
 8010b44:	d00b      	beq.n	8010b5e <xPortStartScheduler+0xbe>
	__asm volatile
 8010b46:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8010b4a:	f383 8811 	msr	BASEPRI, r3
 8010b4e:	f3bf 8f6f 	isb	sy
 8010b52:	f3bf 8f4f 	dsb	sy
 8010b56:	60bb      	str	r3, [r7, #8]
}
 8010b58:	bf00      	nop
 8010b5a:	bf00      	nop
 8010b5c:	e7fd      	b.n	8010b5a <xPortStartScheduler+0xba>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 8010b5e:	4b1e      	ldr	r3, [pc, #120]	@ (8010bd8 <xPortStartScheduler+0x138>)
 8010b60:	681b      	ldr	r3, [r3, #0]
 8010b62:	021b      	lsls	r3, r3, #8
 8010b64:	4a1c      	ldr	r2, [pc, #112]	@ (8010bd8 <xPortStartScheduler+0x138>)
 8010b66:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 8010b68:	4b1b      	ldr	r3, [pc, #108]	@ (8010bd8 <xPortStartScheduler+0x138>)
 8010b6a:	681b      	ldr	r3, [r3, #0]
 8010b6c:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8010b70:	4a19      	ldr	r2, [pc, #100]	@ (8010bd8 <xPortStartScheduler+0x138>)
 8010b72:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 8010b74:	687b      	ldr	r3, [r7, #4]
 8010b76:	b2da      	uxtb	r2, r3
 8010b78:	697b      	ldr	r3, [r7, #20]
 8010b7a:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 8010b7c:	4b17      	ldr	r3, [pc, #92]	@ (8010bdc <xPortStartScheduler+0x13c>)
 8010b7e:	681b      	ldr	r3, [r3, #0]
 8010b80:	4a16      	ldr	r2, [pc, #88]	@ (8010bdc <xPortStartScheduler+0x13c>)
 8010b82:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8010b86:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 8010b88:	4b14      	ldr	r3, [pc, #80]	@ (8010bdc <xPortStartScheduler+0x13c>)
 8010b8a:	681b      	ldr	r3, [r3, #0]
 8010b8c:	4a13      	ldr	r2, [pc, #76]	@ (8010bdc <xPortStartScheduler+0x13c>)
 8010b8e:	f043 4370 	orr.w	r3, r3, #4026531840	@ 0xf0000000
 8010b92:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 8010b94:	f000 f8da 	bl	8010d4c <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 8010b98:	4b11      	ldr	r3, [pc, #68]	@ (8010be0 <xPortStartScheduler+0x140>)
 8010b9a:	2200      	movs	r2, #0
 8010b9c:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 8010b9e:	f000 f8f9 	bl	8010d94 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 8010ba2:	4b10      	ldr	r3, [pc, #64]	@ (8010be4 <xPortStartScheduler+0x144>)
 8010ba4:	681b      	ldr	r3, [r3, #0]
 8010ba6:	4a0f      	ldr	r2, [pc, #60]	@ (8010be4 <xPortStartScheduler+0x144>)
 8010ba8:	f043 4340 	orr.w	r3, r3, #3221225472	@ 0xc0000000
 8010bac:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 8010bae:	f7ff ff63 	bl	8010a78 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 8010bb2:	f7ff fa7d 	bl	80100b0 <vTaskSwitchContext>
	prvTaskExitError();
 8010bb6:	f7ff ff17 	bl	80109e8 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 8010bba:	2300      	movs	r3, #0
}
 8010bbc:	4618      	mov	r0, r3
 8010bbe:	3718      	adds	r7, #24
 8010bc0:	46bd      	mov	sp, r7
 8010bc2:	bd80      	pop	{r7, pc}
 8010bc4:	e000ed00 	.word	0xe000ed00
 8010bc8:	410fc271 	.word	0x410fc271
 8010bcc:	410fc270 	.word	0x410fc270
 8010bd0:	e000e400 	.word	0xe000e400
 8010bd4:	20000a24 	.word	0x20000a24
 8010bd8:	20000a28 	.word	0x20000a28
 8010bdc:	e000ed20 	.word	0xe000ed20
 8010be0:	2000009c 	.word	0x2000009c
 8010be4:	e000ef34 	.word	0xe000ef34

08010be8 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 8010be8:	b480      	push	{r7}
 8010bea:	b083      	sub	sp, #12
 8010bec:	af00      	add	r7, sp, #0
	__asm volatile
 8010bee:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8010bf2:	f383 8811 	msr	BASEPRI, r3
 8010bf6:	f3bf 8f6f 	isb	sy
 8010bfa:	f3bf 8f4f 	dsb	sy
 8010bfe:	607b      	str	r3, [r7, #4]
}
 8010c00:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 8010c02:	4b10      	ldr	r3, [pc, #64]	@ (8010c44 <vPortEnterCritical+0x5c>)
 8010c04:	681b      	ldr	r3, [r3, #0]
 8010c06:	3301      	adds	r3, #1
 8010c08:	4a0e      	ldr	r2, [pc, #56]	@ (8010c44 <vPortEnterCritical+0x5c>)
 8010c0a:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 8010c0c:	4b0d      	ldr	r3, [pc, #52]	@ (8010c44 <vPortEnterCritical+0x5c>)
 8010c0e:	681b      	ldr	r3, [r3, #0]
 8010c10:	2b01      	cmp	r3, #1
 8010c12:	d110      	bne.n	8010c36 <vPortEnterCritical+0x4e>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 8010c14:	4b0c      	ldr	r3, [pc, #48]	@ (8010c48 <vPortEnterCritical+0x60>)
 8010c16:	681b      	ldr	r3, [r3, #0]
 8010c18:	b2db      	uxtb	r3, r3
 8010c1a:	2b00      	cmp	r3, #0
 8010c1c:	d00b      	beq.n	8010c36 <vPortEnterCritical+0x4e>
	__asm volatile
 8010c1e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8010c22:	f383 8811 	msr	BASEPRI, r3
 8010c26:	f3bf 8f6f 	isb	sy
 8010c2a:	f3bf 8f4f 	dsb	sy
 8010c2e:	603b      	str	r3, [r7, #0]
}
 8010c30:	bf00      	nop
 8010c32:	bf00      	nop
 8010c34:	e7fd      	b.n	8010c32 <vPortEnterCritical+0x4a>
	}
}
 8010c36:	bf00      	nop
 8010c38:	370c      	adds	r7, #12
 8010c3a:	46bd      	mov	sp, r7
 8010c3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010c40:	4770      	bx	lr
 8010c42:	bf00      	nop
 8010c44:	2000009c 	.word	0x2000009c
 8010c48:	e000ed04 	.word	0xe000ed04

08010c4c <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 8010c4c:	b480      	push	{r7}
 8010c4e:	b083      	sub	sp, #12
 8010c50:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 8010c52:	4b12      	ldr	r3, [pc, #72]	@ (8010c9c <vPortExitCritical+0x50>)
 8010c54:	681b      	ldr	r3, [r3, #0]
 8010c56:	2b00      	cmp	r3, #0
 8010c58:	d10b      	bne.n	8010c72 <vPortExitCritical+0x26>
	__asm volatile
 8010c5a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8010c5e:	f383 8811 	msr	BASEPRI, r3
 8010c62:	f3bf 8f6f 	isb	sy
 8010c66:	f3bf 8f4f 	dsb	sy
 8010c6a:	607b      	str	r3, [r7, #4]
}
 8010c6c:	bf00      	nop
 8010c6e:	bf00      	nop
 8010c70:	e7fd      	b.n	8010c6e <vPortExitCritical+0x22>
	uxCriticalNesting--;
 8010c72:	4b0a      	ldr	r3, [pc, #40]	@ (8010c9c <vPortExitCritical+0x50>)
 8010c74:	681b      	ldr	r3, [r3, #0]
 8010c76:	3b01      	subs	r3, #1
 8010c78:	4a08      	ldr	r2, [pc, #32]	@ (8010c9c <vPortExitCritical+0x50>)
 8010c7a:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 8010c7c:	4b07      	ldr	r3, [pc, #28]	@ (8010c9c <vPortExitCritical+0x50>)
 8010c7e:	681b      	ldr	r3, [r3, #0]
 8010c80:	2b00      	cmp	r3, #0
 8010c82:	d105      	bne.n	8010c90 <vPortExitCritical+0x44>
 8010c84:	2300      	movs	r3, #0
 8010c86:	603b      	str	r3, [r7, #0]
	__asm volatile
 8010c88:	683b      	ldr	r3, [r7, #0]
 8010c8a:	f383 8811 	msr	BASEPRI, r3
}
 8010c8e:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 8010c90:	bf00      	nop
 8010c92:	370c      	adds	r7, #12
 8010c94:	46bd      	mov	sp, r7
 8010c96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010c9a:	4770      	bx	lr
 8010c9c:	2000009c 	.word	0x2000009c

08010ca0 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 8010ca0:	f3ef 8009 	mrs	r0, PSP
 8010ca4:	f3bf 8f6f 	isb	sy
 8010ca8:	4b15      	ldr	r3, [pc, #84]	@ (8010d00 <pxCurrentTCBConst>)
 8010caa:	681a      	ldr	r2, [r3, #0]
 8010cac:	f01e 0f10 	tst.w	lr, #16
 8010cb0:	bf08      	it	eq
 8010cb2:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 8010cb6:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8010cba:	6010      	str	r0, [r2, #0]
 8010cbc:	e92d 0009 	stmdb	sp!, {r0, r3}
 8010cc0:	f04f 0050 	mov.w	r0, #80	@ 0x50
 8010cc4:	f380 8811 	msr	BASEPRI, r0
 8010cc8:	f3bf 8f4f 	dsb	sy
 8010ccc:	f3bf 8f6f 	isb	sy
 8010cd0:	f7ff f9ee 	bl	80100b0 <vTaskSwitchContext>
 8010cd4:	f04f 0000 	mov.w	r0, #0
 8010cd8:	f380 8811 	msr	BASEPRI, r0
 8010cdc:	bc09      	pop	{r0, r3}
 8010cde:	6819      	ldr	r1, [r3, #0]
 8010ce0:	6808      	ldr	r0, [r1, #0]
 8010ce2:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8010ce6:	f01e 0f10 	tst.w	lr, #16
 8010cea:	bf08      	it	eq
 8010cec:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 8010cf0:	f380 8809 	msr	PSP, r0
 8010cf4:	f3bf 8f6f 	isb	sy
 8010cf8:	4770      	bx	lr
 8010cfa:	bf00      	nop
 8010cfc:	f3af 8000 	nop.w

08010d00 <pxCurrentTCBConst>:
 8010d00:	200008f8 	.word	0x200008f8
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 8010d04:	bf00      	nop
 8010d06:	bf00      	nop

08010d08 <SysTick_Handler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 8010d08:	b580      	push	{r7, lr}
 8010d0a:	b082      	sub	sp, #8
 8010d0c:	af00      	add	r7, sp, #0
	__asm volatile
 8010d0e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8010d12:	f383 8811 	msr	BASEPRI, r3
 8010d16:	f3bf 8f6f 	isb	sy
 8010d1a:	f3bf 8f4f 	dsb	sy
 8010d1e:	607b      	str	r3, [r7, #4]
}
 8010d20:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 8010d22:	f7ff f90b 	bl	800ff3c <xTaskIncrementTick>
 8010d26:	4603      	mov	r3, r0
 8010d28:	2b00      	cmp	r3, #0
 8010d2a:	d003      	beq.n	8010d34 <SysTick_Handler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 8010d2c:	4b06      	ldr	r3, [pc, #24]	@ (8010d48 <SysTick_Handler+0x40>)
 8010d2e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8010d32:	601a      	str	r2, [r3, #0]
 8010d34:	2300      	movs	r3, #0
 8010d36:	603b      	str	r3, [r7, #0]
	__asm volatile
 8010d38:	683b      	ldr	r3, [r7, #0]
 8010d3a:	f383 8811 	msr	BASEPRI, r3
}
 8010d3e:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 8010d40:	bf00      	nop
 8010d42:	3708      	adds	r7, #8
 8010d44:	46bd      	mov	sp, r7
 8010d46:	bd80      	pop	{r7, pc}
 8010d48:	e000ed04 	.word	0xe000ed04

08010d4c <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 8010d4c:	b480      	push	{r7}
 8010d4e:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 8010d50:	4b0b      	ldr	r3, [pc, #44]	@ (8010d80 <vPortSetupTimerInterrupt+0x34>)
 8010d52:	2200      	movs	r2, #0
 8010d54:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 8010d56:	4b0b      	ldr	r3, [pc, #44]	@ (8010d84 <vPortSetupTimerInterrupt+0x38>)
 8010d58:	2200      	movs	r2, #0
 8010d5a:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 8010d5c:	4b0a      	ldr	r3, [pc, #40]	@ (8010d88 <vPortSetupTimerInterrupt+0x3c>)
 8010d5e:	681b      	ldr	r3, [r3, #0]
 8010d60:	4a0a      	ldr	r2, [pc, #40]	@ (8010d8c <vPortSetupTimerInterrupt+0x40>)
 8010d62:	fba2 2303 	umull	r2, r3, r2, r3
 8010d66:	099b      	lsrs	r3, r3, #6
 8010d68:	4a09      	ldr	r2, [pc, #36]	@ (8010d90 <vPortSetupTimerInterrupt+0x44>)
 8010d6a:	3b01      	subs	r3, #1
 8010d6c:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 8010d6e:	4b04      	ldr	r3, [pc, #16]	@ (8010d80 <vPortSetupTimerInterrupt+0x34>)
 8010d70:	2207      	movs	r2, #7
 8010d72:	601a      	str	r2, [r3, #0]
}
 8010d74:	bf00      	nop
 8010d76:	46bd      	mov	sp, r7
 8010d78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010d7c:	4770      	bx	lr
 8010d7e:	bf00      	nop
 8010d80:	e000e010 	.word	0xe000e010
 8010d84:	e000e018 	.word	0xe000e018
 8010d88:	2000006c 	.word	0x2000006c
 8010d8c:	10624dd3 	.word	0x10624dd3
 8010d90:	e000e014 	.word	0xe000e014

08010d94 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 8010d94:	f8df 000c 	ldr.w	r0, [pc, #12]	@ 8010da4 <vPortEnableVFP+0x10>
 8010d98:	6801      	ldr	r1, [r0, #0]
 8010d9a:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8010d9e:	6001      	str	r1, [r0, #0]
 8010da0:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 8010da2:	bf00      	nop
 8010da4:	e000ed88 	.word	0xe000ed88

08010da8 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 8010da8:	b480      	push	{r7}
 8010daa:	b085      	sub	sp, #20
 8010dac:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 8010dae:	f3ef 8305 	mrs	r3, IPSR
 8010db2:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 8010db4:	68fb      	ldr	r3, [r7, #12]
 8010db6:	2b0f      	cmp	r3, #15
 8010db8:	d915      	bls.n	8010de6 <vPortValidateInterruptPriority+0x3e>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 8010dba:	4a18      	ldr	r2, [pc, #96]	@ (8010e1c <vPortValidateInterruptPriority+0x74>)
 8010dbc:	68fb      	ldr	r3, [r7, #12]
 8010dbe:	4413      	add	r3, r2
 8010dc0:	781b      	ldrb	r3, [r3, #0]
 8010dc2:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 8010dc4:	4b16      	ldr	r3, [pc, #88]	@ (8010e20 <vPortValidateInterruptPriority+0x78>)
 8010dc6:	781b      	ldrb	r3, [r3, #0]
 8010dc8:	7afa      	ldrb	r2, [r7, #11]
 8010dca:	429a      	cmp	r2, r3
 8010dcc:	d20b      	bcs.n	8010de6 <vPortValidateInterruptPriority+0x3e>
	__asm volatile
 8010dce:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8010dd2:	f383 8811 	msr	BASEPRI, r3
 8010dd6:	f3bf 8f6f 	isb	sy
 8010dda:	f3bf 8f4f 	dsb	sy
 8010dde:	607b      	str	r3, [r7, #4]
}
 8010de0:	bf00      	nop
 8010de2:	bf00      	nop
 8010de4:	e7fd      	b.n	8010de2 <vPortValidateInterruptPriority+0x3a>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 8010de6:	4b0f      	ldr	r3, [pc, #60]	@ (8010e24 <vPortValidateInterruptPriority+0x7c>)
 8010de8:	681b      	ldr	r3, [r3, #0]
 8010dea:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 8010dee:	4b0e      	ldr	r3, [pc, #56]	@ (8010e28 <vPortValidateInterruptPriority+0x80>)
 8010df0:	681b      	ldr	r3, [r3, #0]
 8010df2:	429a      	cmp	r2, r3
 8010df4:	d90b      	bls.n	8010e0e <vPortValidateInterruptPriority+0x66>
	__asm volatile
 8010df6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8010dfa:	f383 8811 	msr	BASEPRI, r3
 8010dfe:	f3bf 8f6f 	isb	sy
 8010e02:	f3bf 8f4f 	dsb	sy
 8010e06:	603b      	str	r3, [r7, #0]
}
 8010e08:	bf00      	nop
 8010e0a:	bf00      	nop
 8010e0c:	e7fd      	b.n	8010e0a <vPortValidateInterruptPriority+0x62>
	}
 8010e0e:	bf00      	nop
 8010e10:	3714      	adds	r7, #20
 8010e12:	46bd      	mov	sp, r7
 8010e14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010e18:	4770      	bx	lr
 8010e1a:	bf00      	nop
 8010e1c:	e000e3f0 	.word	0xe000e3f0
 8010e20:	20000a24 	.word	0x20000a24
 8010e24:	e000ed0c 	.word	0xe000ed0c
 8010e28:	20000a28 	.word	0x20000a28

08010e2c <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 8010e2c:	b580      	push	{r7, lr}
 8010e2e:	b08a      	sub	sp, #40	@ 0x28
 8010e30:	af00      	add	r7, sp, #0
 8010e32:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 8010e34:	2300      	movs	r3, #0
 8010e36:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 8010e38:	f7fe ffb2 	bl	800fda0 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 8010e3c:	4b5c      	ldr	r3, [pc, #368]	@ (8010fb0 <pvPortMalloc+0x184>)
 8010e3e:	681b      	ldr	r3, [r3, #0]
 8010e40:	2b00      	cmp	r3, #0
 8010e42:	d101      	bne.n	8010e48 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 8010e44:	f000 f924 	bl	8011090 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 8010e48:	4b5a      	ldr	r3, [pc, #360]	@ (8010fb4 <pvPortMalloc+0x188>)
 8010e4a:	681a      	ldr	r2, [r3, #0]
 8010e4c:	687b      	ldr	r3, [r7, #4]
 8010e4e:	4013      	ands	r3, r2
 8010e50:	2b00      	cmp	r3, #0
 8010e52:	f040 8095 	bne.w	8010f80 <pvPortMalloc+0x154>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 8010e56:	687b      	ldr	r3, [r7, #4]
 8010e58:	2b00      	cmp	r3, #0
 8010e5a:	d01e      	beq.n	8010e9a <pvPortMalloc+0x6e>
			{
				xWantedSize += xHeapStructSize;
 8010e5c:	2208      	movs	r2, #8
 8010e5e:	687b      	ldr	r3, [r7, #4]
 8010e60:	4413      	add	r3, r2
 8010e62:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 8010e64:	687b      	ldr	r3, [r7, #4]
 8010e66:	f003 0307 	and.w	r3, r3, #7
 8010e6a:	2b00      	cmp	r3, #0
 8010e6c:	d015      	beq.n	8010e9a <pvPortMalloc+0x6e>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 8010e6e:	687b      	ldr	r3, [r7, #4]
 8010e70:	f023 0307 	bic.w	r3, r3, #7
 8010e74:	3308      	adds	r3, #8
 8010e76:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 8010e78:	687b      	ldr	r3, [r7, #4]
 8010e7a:	f003 0307 	and.w	r3, r3, #7
 8010e7e:	2b00      	cmp	r3, #0
 8010e80:	d00b      	beq.n	8010e9a <pvPortMalloc+0x6e>
	__asm volatile
 8010e82:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8010e86:	f383 8811 	msr	BASEPRI, r3
 8010e8a:	f3bf 8f6f 	isb	sy
 8010e8e:	f3bf 8f4f 	dsb	sy
 8010e92:	617b      	str	r3, [r7, #20]
}
 8010e94:	bf00      	nop
 8010e96:	bf00      	nop
 8010e98:	e7fd      	b.n	8010e96 <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 8010e9a:	687b      	ldr	r3, [r7, #4]
 8010e9c:	2b00      	cmp	r3, #0
 8010e9e:	d06f      	beq.n	8010f80 <pvPortMalloc+0x154>
 8010ea0:	4b45      	ldr	r3, [pc, #276]	@ (8010fb8 <pvPortMalloc+0x18c>)
 8010ea2:	681b      	ldr	r3, [r3, #0]
 8010ea4:	687a      	ldr	r2, [r7, #4]
 8010ea6:	429a      	cmp	r2, r3
 8010ea8:	d86a      	bhi.n	8010f80 <pvPortMalloc+0x154>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 8010eaa:	4b44      	ldr	r3, [pc, #272]	@ (8010fbc <pvPortMalloc+0x190>)
 8010eac:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 8010eae:	4b43      	ldr	r3, [pc, #268]	@ (8010fbc <pvPortMalloc+0x190>)
 8010eb0:	681b      	ldr	r3, [r3, #0]
 8010eb2:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8010eb4:	e004      	b.n	8010ec0 <pvPortMalloc+0x94>
				{
					pxPreviousBlock = pxBlock;
 8010eb6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8010eb8:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 8010eba:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8010ebc:	681b      	ldr	r3, [r3, #0]
 8010ebe:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8010ec0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8010ec2:	685b      	ldr	r3, [r3, #4]
 8010ec4:	687a      	ldr	r2, [r7, #4]
 8010ec6:	429a      	cmp	r2, r3
 8010ec8:	d903      	bls.n	8010ed2 <pvPortMalloc+0xa6>
 8010eca:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8010ecc:	681b      	ldr	r3, [r3, #0]
 8010ece:	2b00      	cmp	r3, #0
 8010ed0:	d1f1      	bne.n	8010eb6 <pvPortMalloc+0x8a>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 8010ed2:	4b37      	ldr	r3, [pc, #220]	@ (8010fb0 <pvPortMalloc+0x184>)
 8010ed4:	681b      	ldr	r3, [r3, #0]
 8010ed6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8010ed8:	429a      	cmp	r2, r3
 8010eda:	d051      	beq.n	8010f80 <pvPortMalloc+0x154>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 8010edc:	6a3b      	ldr	r3, [r7, #32]
 8010ede:	681b      	ldr	r3, [r3, #0]
 8010ee0:	2208      	movs	r2, #8
 8010ee2:	4413      	add	r3, r2
 8010ee4:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 8010ee6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8010ee8:	681a      	ldr	r2, [r3, #0]
 8010eea:	6a3b      	ldr	r3, [r7, #32]
 8010eec:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 8010eee:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8010ef0:	685a      	ldr	r2, [r3, #4]
 8010ef2:	687b      	ldr	r3, [r7, #4]
 8010ef4:	1ad2      	subs	r2, r2, r3
 8010ef6:	2308      	movs	r3, #8
 8010ef8:	005b      	lsls	r3, r3, #1
 8010efa:	429a      	cmp	r2, r3
 8010efc:	d920      	bls.n	8010f40 <pvPortMalloc+0x114>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 8010efe:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8010f00:	687b      	ldr	r3, [r7, #4]
 8010f02:	4413      	add	r3, r2
 8010f04:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 8010f06:	69bb      	ldr	r3, [r7, #24]
 8010f08:	f003 0307 	and.w	r3, r3, #7
 8010f0c:	2b00      	cmp	r3, #0
 8010f0e:	d00b      	beq.n	8010f28 <pvPortMalloc+0xfc>
	__asm volatile
 8010f10:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8010f14:	f383 8811 	msr	BASEPRI, r3
 8010f18:	f3bf 8f6f 	isb	sy
 8010f1c:	f3bf 8f4f 	dsb	sy
 8010f20:	613b      	str	r3, [r7, #16]
}
 8010f22:	bf00      	nop
 8010f24:	bf00      	nop
 8010f26:	e7fd      	b.n	8010f24 <pvPortMalloc+0xf8>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 8010f28:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8010f2a:	685a      	ldr	r2, [r3, #4]
 8010f2c:	687b      	ldr	r3, [r7, #4]
 8010f2e:	1ad2      	subs	r2, r2, r3
 8010f30:	69bb      	ldr	r3, [r7, #24]
 8010f32:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 8010f34:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8010f36:	687a      	ldr	r2, [r7, #4]
 8010f38:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 8010f3a:	69b8      	ldr	r0, [r7, #24]
 8010f3c:	f000 f90a 	bl	8011154 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 8010f40:	4b1d      	ldr	r3, [pc, #116]	@ (8010fb8 <pvPortMalloc+0x18c>)
 8010f42:	681a      	ldr	r2, [r3, #0]
 8010f44:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8010f46:	685b      	ldr	r3, [r3, #4]
 8010f48:	1ad3      	subs	r3, r2, r3
 8010f4a:	4a1b      	ldr	r2, [pc, #108]	@ (8010fb8 <pvPortMalloc+0x18c>)
 8010f4c:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 8010f4e:	4b1a      	ldr	r3, [pc, #104]	@ (8010fb8 <pvPortMalloc+0x18c>)
 8010f50:	681a      	ldr	r2, [r3, #0]
 8010f52:	4b1b      	ldr	r3, [pc, #108]	@ (8010fc0 <pvPortMalloc+0x194>)
 8010f54:	681b      	ldr	r3, [r3, #0]
 8010f56:	429a      	cmp	r2, r3
 8010f58:	d203      	bcs.n	8010f62 <pvPortMalloc+0x136>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 8010f5a:	4b17      	ldr	r3, [pc, #92]	@ (8010fb8 <pvPortMalloc+0x18c>)
 8010f5c:	681b      	ldr	r3, [r3, #0]
 8010f5e:	4a18      	ldr	r2, [pc, #96]	@ (8010fc0 <pvPortMalloc+0x194>)
 8010f60:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 8010f62:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8010f64:	685a      	ldr	r2, [r3, #4]
 8010f66:	4b13      	ldr	r3, [pc, #76]	@ (8010fb4 <pvPortMalloc+0x188>)
 8010f68:	681b      	ldr	r3, [r3, #0]
 8010f6a:	431a      	orrs	r2, r3
 8010f6c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8010f6e:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 8010f70:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8010f72:	2200      	movs	r2, #0
 8010f74:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 8010f76:	4b13      	ldr	r3, [pc, #76]	@ (8010fc4 <pvPortMalloc+0x198>)
 8010f78:	681b      	ldr	r3, [r3, #0]
 8010f7a:	3301      	adds	r3, #1
 8010f7c:	4a11      	ldr	r2, [pc, #68]	@ (8010fc4 <pvPortMalloc+0x198>)
 8010f7e:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 8010f80:	f7fe ff1c 	bl	800fdbc <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 8010f84:	69fb      	ldr	r3, [r7, #28]
 8010f86:	f003 0307 	and.w	r3, r3, #7
 8010f8a:	2b00      	cmp	r3, #0
 8010f8c:	d00b      	beq.n	8010fa6 <pvPortMalloc+0x17a>
	__asm volatile
 8010f8e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8010f92:	f383 8811 	msr	BASEPRI, r3
 8010f96:	f3bf 8f6f 	isb	sy
 8010f9a:	f3bf 8f4f 	dsb	sy
 8010f9e:	60fb      	str	r3, [r7, #12]
}
 8010fa0:	bf00      	nop
 8010fa2:	bf00      	nop
 8010fa4:	e7fd      	b.n	8010fa2 <pvPortMalloc+0x176>
	return pvReturn;
 8010fa6:	69fb      	ldr	r3, [r7, #28]
}
 8010fa8:	4618      	mov	r0, r3
 8010faa:	3728      	adds	r7, #40	@ 0x28
 8010fac:	46bd      	mov	sp, r7
 8010fae:	bd80      	pop	{r7, pc}
 8010fb0:	20004634 	.word	0x20004634
 8010fb4:	20004648 	.word	0x20004648
 8010fb8:	20004638 	.word	0x20004638
 8010fbc:	2000462c 	.word	0x2000462c
 8010fc0:	2000463c 	.word	0x2000463c
 8010fc4:	20004640 	.word	0x20004640

08010fc8 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 8010fc8:	b580      	push	{r7, lr}
 8010fca:	b086      	sub	sp, #24
 8010fcc:	af00      	add	r7, sp, #0
 8010fce:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 8010fd0:	687b      	ldr	r3, [r7, #4]
 8010fd2:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 8010fd4:	687b      	ldr	r3, [r7, #4]
 8010fd6:	2b00      	cmp	r3, #0
 8010fd8:	d04f      	beq.n	801107a <vPortFree+0xb2>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 8010fda:	2308      	movs	r3, #8
 8010fdc:	425b      	negs	r3, r3
 8010fde:	697a      	ldr	r2, [r7, #20]
 8010fe0:	4413      	add	r3, r2
 8010fe2:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 8010fe4:	697b      	ldr	r3, [r7, #20]
 8010fe6:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 8010fe8:	693b      	ldr	r3, [r7, #16]
 8010fea:	685a      	ldr	r2, [r3, #4]
 8010fec:	4b25      	ldr	r3, [pc, #148]	@ (8011084 <vPortFree+0xbc>)
 8010fee:	681b      	ldr	r3, [r3, #0]
 8010ff0:	4013      	ands	r3, r2
 8010ff2:	2b00      	cmp	r3, #0
 8010ff4:	d10b      	bne.n	801100e <vPortFree+0x46>
	__asm volatile
 8010ff6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8010ffa:	f383 8811 	msr	BASEPRI, r3
 8010ffe:	f3bf 8f6f 	isb	sy
 8011002:	f3bf 8f4f 	dsb	sy
 8011006:	60fb      	str	r3, [r7, #12]
}
 8011008:	bf00      	nop
 801100a:	bf00      	nop
 801100c:	e7fd      	b.n	801100a <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 801100e:	693b      	ldr	r3, [r7, #16]
 8011010:	681b      	ldr	r3, [r3, #0]
 8011012:	2b00      	cmp	r3, #0
 8011014:	d00b      	beq.n	801102e <vPortFree+0x66>
	__asm volatile
 8011016:	f04f 0350 	mov.w	r3, #80	@ 0x50
 801101a:	f383 8811 	msr	BASEPRI, r3
 801101e:	f3bf 8f6f 	isb	sy
 8011022:	f3bf 8f4f 	dsb	sy
 8011026:	60bb      	str	r3, [r7, #8]
}
 8011028:	bf00      	nop
 801102a:	bf00      	nop
 801102c:	e7fd      	b.n	801102a <vPortFree+0x62>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 801102e:	693b      	ldr	r3, [r7, #16]
 8011030:	685a      	ldr	r2, [r3, #4]
 8011032:	4b14      	ldr	r3, [pc, #80]	@ (8011084 <vPortFree+0xbc>)
 8011034:	681b      	ldr	r3, [r3, #0]
 8011036:	4013      	ands	r3, r2
 8011038:	2b00      	cmp	r3, #0
 801103a:	d01e      	beq.n	801107a <vPortFree+0xb2>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 801103c:	693b      	ldr	r3, [r7, #16]
 801103e:	681b      	ldr	r3, [r3, #0]
 8011040:	2b00      	cmp	r3, #0
 8011042:	d11a      	bne.n	801107a <vPortFree+0xb2>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 8011044:	693b      	ldr	r3, [r7, #16]
 8011046:	685a      	ldr	r2, [r3, #4]
 8011048:	4b0e      	ldr	r3, [pc, #56]	@ (8011084 <vPortFree+0xbc>)
 801104a:	681b      	ldr	r3, [r3, #0]
 801104c:	43db      	mvns	r3, r3
 801104e:	401a      	ands	r2, r3
 8011050:	693b      	ldr	r3, [r7, #16]
 8011052:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 8011054:	f7fe fea4 	bl	800fda0 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 8011058:	693b      	ldr	r3, [r7, #16]
 801105a:	685a      	ldr	r2, [r3, #4]
 801105c:	4b0a      	ldr	r3, [pc, #40]	@ (8011088 <vPortFree+0xc0>)
 801105e:	681b      	ldr	r3, [r3, #0]
 8011060:	4413      	add	r3, r2
 8011062:	4a09      	ldr	r2, [pc, #36]	@ (8011088 <vPortFree+0xc0>)
 8011064:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 8011066:	6938      	ldr	r0, [r7, #16]
 8011068:	f000 f874 	bl	8011154 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 801106c:	4b07      	ldr	r3, [pc, #28]	@ (801108c <vPortFree+0xc4>)
 801106e:	681b      	ldr	r3, [r3, #0]
 8011070:	3301      	adds	r3, #1
 8011072:	4a06      	ldr	r2, [pc, #24]	@ (801108c <vPortFree+0xc4>)
 8011074:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 8011076:	f7fe fea1 	bl	800fdbc <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 801107a:	bf00      	nop
 801107c:	3718      	adds	r7, #24
 801107e:	46bd      	mov	sp, r7
 8011080:	bd80      	pop	{r7, pc}
 8011082:	bf00      	nop
 8011084:	20004648 	.word	0x20004648
 8011088:	20004638 	.word	0x20004638
 801108c:	20004644 	.word	0x20004644

08011090 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 8011090:	b480      	push	{r7}
 8011092:	b085      	sub	sp, #20
 8011094:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 8011096:	f44f 5370 	mov.w	r3, #15360	@ 0x3c00
 801109a:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 801109c:	4b27      	ldr	r3, [pc, #156]	@ (801113c <prvHeapInit+0xac>)
 801109e:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 80110a0:	68fb      	ldr	r3, [r7, #12]
 80110a2:	f003 0307 	and.w	r3, r3, #7
 80110a6:	2b00      	cmp	r3, #0
 80110a8:	d00c      	beq.n	80110c4 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 80110aa:	68fb      	ldr	r3, [r7, #12]
 80110ac:	3307      	adds	r3, #7
 80110ae:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 80110b0:	68fb      	ldr	r3, [r7, #12]
 80110b2:	f023 0307 	bic.w	r3, r3, #7
 80110b6:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 80110b8:	68ba      	ldr	r2, [r7, #8]
 80110ba:	68fb      	ldr	r3, [r7, #12]
 80110bc:	1ad3      	subs	r3, r2, r3
 80110be:	4a1f      	ldr	r2, [pc, #124]	@ (801113c <prvHeapInit+0xac>)
 80110c0:	4413      	add	r3, r2
 80110c2:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 80110c4:	68fb      	ldr	r3, [r7, #12]
 80110c6:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 80110c8:	4a1d      	ldr	r2, [pc, #116]	@ (8011140 <prvHeapInit+0xb0>)
 80110ca:	687b      	ldr	r3, [r7, #4]
 80110cc:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 80110ce:	4b1c      	ldr	r3, [pc, #112]	@ (8011140 <prvHeapInit+0xb0>)
 80110d0:	2200      	movs	r2, #0
 80110d2:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 80110d4:	687b      	ldr	r3, [r7, #4]
 80110d6:	68ba      	ldr	r2, [r7, #8]
 80110d8:	4413      	add	r3, r2
 80110da:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 80110dc:	2208      	movs	r2, #8
 80110de:	68fb      	ldr	r3, [r7, #12]
 80110e0:	1a9b      	subs	r3, r3, r2
 80110e2:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 80110e4:	68fb      	ldr	r3, [r7, #12]
 80110e6:	f023 0307 	bic.w	r3, r3, #7
 80110ea:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 80110ec:	68fb      	ldr	r3, [r7, #12]
 80110ee:	4a15      	ldr	r2, [pc, #84]	@ (8011144 <prvHeapInit+0xb4>)
 80110f0:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 80110f2:	4b14      	ldr	r3, [pc, #80]	@ (8011144 <prvHeapInit+0xb4>)
 80110f4:	681b      	ldr	r3, [r3, #0]
 80110f6:	2200      	movs	r2, #0
 80110f8:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 80110fa:	4b12      	ldr	r3, [pc, #72]	@ (8011144 <prvHeapInit+0xb4>)
 80110fc:	681b      	ldr	r3, [r3, #0]
 80110fe:	2200      	movs	r2, #0
 8011100:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 8011102:	687b      	ldr	r3, [r7, #4]
 8011104:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 8011106:	683b      	ldr	r3, [r7, #0]
 8011108:	68fa      	ldr	r2, [r7, #12]
 801110a:	1ad2      	subs	r2, r2, r3
 801110c:	683b      	ldr	r3, [r7, #0]
 801110e:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 8011110:	4b0c      	ldr	r3, [pc, #48]	@ (8011144 <prvHeapInit+0xb4>)
 8011112:	681a      	ldr	r2, [r3, #0]
 8011114:	683b      	ldr	r3, [r7, #0]
 8011116:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8011118:	683b      	ldr	r3, [r7, #0]
 801111a:	685b      	ldr	r3, [r3, #4]
 801111c:	4a0a      	ldr	r2, [pc, #40]	@ (8011148 <prvHeapInit+0xb8>)
 801111e:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8011120:	683b      	ldr	r3, [r7, #0]
 8011122:	685b      	ldr	r3, [r3, #4]
 8011124:	4a09      	ldr	r2, [pc, #36]	@ (801114c <prvHeapInit+0xbc>)
 8011126:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 8011128:	4b09      	ldr	r3, [pc, #36]	@ (8011150 <prvHeapInit+0xc0>)
 801112a:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 801112e:	601a      	str	r2, [r3, #0]
}
 8011130:	bf00      	nop
 8011132:	3714      	adds	r7, #20
 8011134:	46bd      	mov	sp, r7
 8011136:	f85d 7b04 	ldr.w	r7, [sp], #4
 801113a:	4770      	bx	lr
 801113c:	20000a2c 	.word	0x20000a2c
 8011140:	2000462c 	.word	0x2000462c
 8011144:	20004634 	.word	0x20004634
 8011148:	2000463c 	.word	0x2000463c
 801114c:	20004638 	.word	0x20004638
 8011150:	20004648 	.word	0x20004648

08011154 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 8011154:	b480      	push	{r7}
 8011156:	b085      	sub	sp, #20
 8011158:	af00      	add	r7, sp, #0
 801115a:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 801115c:	4b28      	ldr	r3, [pc, #160]	@ (8011200 <prvInsertBlockIntoFreeList+0xac>)
 801115e:	60fb      	str	r3, [r7, #12]
 8011160:	e002      	b.n	8011168 <prvInsertBlockIntoFreeList+0x14>
 8011162:	68fb      	ldr	r3, [r7, #12]
 8011164:	681b      	ldr	r3, [r3, #0]
 8011166:	60fb      	str	r3, [r7, #12]
 8011168:	68fb      	ldr	r3, [r7, #12]
 801116a:	681b      	ldr	r3, [r3, #0]
 801116c:	687a      	ldr	r2, [r7, #4]
 801116e:	429a      	cmp	r2, r3
 8011170:	d8f7      	bhi.n	8011162 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 8011172:	68fb      	ldr	r3, [r7, #12]
 8011174:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 8011176:	68fb      	ldr	r3, [r7, #12]
 8011178:	685b      	ldr	r3, [r3, #4]
 801117a:	68ba      	ldr	r2, [r7, #8]
 801117c:	4413      	add	r3, r2
 801117e:	687a      	ldr	r2, [r7, #4]
 8011180:	429a      	cmp	r2, r3
 8011182:	d108      	bne.n	8011196 <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 8011184:	68fb      	ldr	r3, [r7, #12]
 8011186:	685a      	ldr	r2, [r3, #4]
 8011188:	687b      	ldr	r3, [r7, #4]
 801118a:	685b      	ldr	r3, [r3, #4]
 801118c:	441a      	add	r2, r3
 801118e:	68fb      	ldr	r3, [r7, #12]
 8011190:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 8011192:	68fb      	ldr	r3, [r7, #12]
 8011194:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 8011196:	687b      	ldr	r3, [r7, #4]
 8011198:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 801119a:	687b      	ldr	r3, [r7, #4]
 801119c:	685b      	ldr	r3, [r3, #4]
 801119e:	68ba      	ldr	r2, [r7, #8]
 80111a0:	441a      	add	r2, r3
 80111a2:	68fb      	ldr	r3, [r7, #12]
 80111a4:	681b      	ldr	r3, [r3, #0]
 80111a6:	429a      	cmp	r2, r3
 80111a8:	d118      	bne.n	80111dc <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 80111aa:	68fb      	ldr	r3, [r7, #12]
 80111ac:	681a      	ldr	r2, [r3, #0]
 80111ae:	4b15      	ldr	r3, [pc, #84]	@ (8011204 <prvInsertBlockIntoFreeList+0xb0>)
 80111b0:	681b      	ldr	r3, [r3, #0]
 80111b2:	429a      	cmp	r2, r3
 80111b4:	d00d      	beq.n	80111d2 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 80111b6:	687b      	ldr	r3, [r7, #4]
 80111b8:	685a      	ldr	r2, [r3, #4]
 80111ba:	68fb      	ldr	r3, [r7, #12]
 80111bc:	681b      	ldr	r3, [r3, #0]
 80111be:	685b      	ldr	r3, [r3, #4]
 80111c0:	441a      	add	r2, r3
 80111c2:	687b      	ldr	r3, [r7, #4]
 80111c4:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 80111c6:	68fb      	ldr	r3, [r7, #12]
 80111c8:	681b      	ldr	r3, [r3, #0]
 80111ca:	681a      	ldr	r2, [r3, #0]
 80111cc:	687b      	ldr	r3, [r7, #4]
 80111ce:	601a      	str	r2, [r3, #0]
 80111d0:	e008      	b.n	80111e4 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 80111d2:	4b0c      	ldr	r3, [pc, #48]	@ (8011204 <prvInsertBlockIntoFreeList+0xb0>)
 80111d4:	681a      	ldr	r2, [r3, #0]
 80111d6:	687b      	ldr	r3, [r7, #4]
 80111d8:	601a      	str	r2, [r3, #0]
 80111da:	e003      	b.n	80111e4 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 80111dc:	68fb      	ldr	r3, [r7, #12]
 80111de:	681a      	ldr	r2, [r3, #0]
 80111e0:	687b      	ldr	r3, [r7, #4]
 80111e2:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 80111e4:	68fa      	ldr	r2, [r7, #12]
 80111e6:	687b      	ldr	r3, [r7, #4]
 80111e8:	429a      	cmp	r2, r3
 80111ea:	d002      	beq.n	80111f2 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 80111ec:	68fb      	ldr	r3, [r7, #12]
 80111ee:	687a      	ldr	r2, [r7, #4]
 80111f0:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 80111f2:	bf00      	nop
 80111f4:	3714      	adds	r7, #20
 80111f6:	46bd      	mov	sp, r7
 80111f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80111fc:	4770      	bx	lr
 80111fe:	bf00      	nop
 8011200:	2000462c 	.word	0x2000462c
 8011204:	20004634 	.word	0x20004634

08011208 <srand>:
 8011208:	b538      	push	{r3, r4, r5, lr}
 801120a:	4b10      	ldr	r3, [pc, #64]	@ (801124c <srand+0x44>)
 801120c:	681d      	ldr	r5, [r3, #0]
 801120e:	6b2b      	ldr	r3, [r5, #48]	@ 0x30
 8011210:	4604      	mov	r4, r0
 8011212:	b9b3      	cbnz	r3, 8011242 <srand+0x3a>
 8011214:	2018      	movs	r0, #24
 8011216:	f000 fa7d 	bl	8011714 <malloc>
 801121a:	4602      	mov	r2, r0
 801121c:	6328      	str	r0, [r5, #48]	@ 0x30
 801121e:	b920      	cbnz	r0, 801122a <srand+0x22>
 8011220:	4b0b      	ldr	r3, [pc, #44]	@ (8011250 <srand+0x48>)
 8011222:	480c      	ldr	r0, [pc, #48]	@ (8011254 <srand+0x4c>)
 8011224:	2146      	movs	r1, #70	@ 0x46
 8011226:	f000 fa0d 	bl	8011644 <__assert_func>
 801122a:	490b      	ldr	r1, [pc, #44]	@ (8011258 <srand+0x50>)
 801122c:	4b0b      	ldr	r3, [pc, #44]	@ (801125c <srand+0x54>)
 801122e:	e9c0 1300 	strd	r1, r3, [r0]
 8011232:	4b0b      	ldr	r3, [pc, #44]	@ (8011260 <srand+0x58>)
 8011234:	6083      	str	r3, [r0, #8]
 8011236:	230b      	movs	r3, #11
 8011238:	8183      	strh	r3, [r0, #12]
 801123a:	2100      	movs	r1, #0
 801123c:	2001      	movs	r0, #1
 801123e:	e9c2 0104 	strd	r0, r1, [r2, #16]
 8011242:	6b2b      	ldr	r3, [r5, #48]	@ 0x30
 8011244:	2200      	movs	r2, #0
 8011246:	611c      	str	r4, [r3, #16]
 8011248:	615a      	str	r2, [r3, #20]
 801124a:	bd38      	pop	{r3, r4, r5, pc}
 801124c:	200000ac 	.word	0x200000ac
 8011250:	08013228 	.word	0x08013228
 8011254:	0801323f 	.word	0x0801323f
 8011258:	abcd330e 	.word	0xabcd330e
 801125c:	e66d1234 	.word	0xe66d1234
 8011260:	0005deec 	.word	0x0005deec

08011264 <rand>:
 8011264:	4b16      	ldr	r3, [pc, #88]	@ (80112c0 <rand+0x5c>)
 8011266:	b510      	push	{r4, lr}
 8011268:	681c      	ldr	r4, [r3, #0]
 801126a:	6b23      	ldr	r3, [r4, #48]	@ 0x30
 801126c:	b9b3      	cbnz	r3, 801129c <rand+0x38>
 801126e:	2018      	movs	r0, #24
 8011270:	f000 fa50 	bl	8011714 <malloc>
 8011274:	4602      	mov	r2, r0
 8011276:	6320      	str	r0, [r4, #48]	@ 0x30
 8011278:	b920      	cbnz	r0, 8011284 <rand+0x20>
 801127a:	4b12      	ldr	r3, [pc, #72]	@ (80112c4 <rand+0x60>)
 801127c:	4812      	ldr	r0, [pc, #72]	@ (80112c8 <rand+0x64>)
 801127e:	2152      	movs	r1, #82	@ 0x52
 8011280:	f000 f9e0 	bl	8011644 <__assert_func>
 8011284:	4911      	ldr	r1, [pc, #68]	@ (80112cc <rand+0x68>)
 8011286:	4b12      	ldr	r3, [pc, #72]	@ (80112d0 <rand+0x6c>)
 8011288:	e9c0 1300 	strd	r1, r3, [r0]
 801128c:	4b11      	ldr	r3, [pc, #68]	@ (80112d4 <rand+0x70>)
 801128e:	6083      	str	r3, [r0, #8]
 8011290:	230b      	movs	r3, #11
 8011292:	8183      	strh	r3, [r0, #12]
 8011294:	2100      	movs	r1, #0
 8011296:	2001      	movs	r0, #1
 8011298:	e9c2 0104 	strd	r0, r1, [r2, #16]
 801129c:	6b21      	ldr	r1, [r4, #48]	@ 0x30
 801129e:	480e      	ldr	r0, [pc, #56]	@ (80112d8 <rand+0x74>)
 80112a0:	690b      	ldr	r3, [r1, #16]
 80112a2:	694c      	ldr	r4, [r1, #20]
 80112a4:	4a0d      	ldr	r2, [pc, #52]	@ (80112dc <rand+0x78>)
 80112a6:	4358      	muls	r0, r3
 80112a8:	fb02 0004 	mla	r0, r2, r4, r0
 80112ac:	fba3 3202 	umull	r3, r2, r3, r2
 80112b0:	3301      	adds	r3, #1
 80112b2:	eb40 0002 	adc.w	r0, r0, r2
 80112b6:	e9c1 3004 	strd	r3, r0, [r1, #16]
 80112ba:	f020 4000 	bic.w	r0, r0, #2147483648	@ 0x80000000
 80112be:	bd10      	pop	{r4, pc}
 80112c0:	200000ac 	.word	0x200000ac
 80112c4:	08013228 	.word	0x08013228
 80112c8:	0801323f 	.word	0x0801323f
 80112cc:	abcd330e 	.word	0xabcd330e
 80112d0:	e66d1234 	.word	0xe66d1234
 80112d4:	0005deec 	.word	0x0005deec
 80112d8:	5851f42d 	.word	0x5851f42d
 80112dc:	4c957f2d 	.word	0x4c957f2d

080112e0 <std>:
 80112e0:	2300      	movs	r3, #0
 80112e2:	b510      	push	{r4, lr}
 80112e4:	4604      	mov	r4, r0
 80112e6:	e9c0 3300 	strd	r3, r3, [r0]
 80112ea:	e9c0 3304 	strd	r3, r3, [r0, #16]
 80112ee:	6083      	str	r3, [r0, #8]
 80112f0:	8181      	strh	r1, [r0, #12]
 80112f2:	6643      	str	r3, [r0, #100]	@ 0x64
 80112f4:	81c2      	strh	r2, [r0, #14]
 80112f6:	6183      	str	r3, [r0, #24]
 80112f8:	4619      	mov	r1, r3
 80112fa:	2208      	movs	r2, #8
 80112fc:	305c      	adds	r0, #92	@ 0x5c
 80112fe:	f000 f916 	bl	801152e <memset>
 8011302:	4b0d      	ldr	r3, [pc, #52]	@ (8011338 <std+0x58>)
 8011304:	6263      	str	r3, [r4, #36]	@ 0x24
 8011306:	4b0d      	ldr	r3, [pc, #52]	@ (801133c <std+0x5c>)
 8011308:	62a3      	str	r3, [r4, #40]	@ 0x28
 801130a:	4b0d      	ldr	r3, [pc, #52]	@ (8011340 <std+0x60>)
 801130c:	62e3      	str	r3, [r4, #44]	@ 0x2c
 801130e:	4b0d      	ldr	r3, [pc, #52]	@ (8011344 <std+0x64>)
 8011310:	6323      	str	r3, [r4, #48]	@ 0x30
 8011312:	4b0d      	ldr	r3, [pc, #52]	@ (8011348 <std+0x68>)
 8011314:	6224      	str	r4, [r4, #32]
 8011316:	429c      	cmp	r4, r3
 8011318:	d006      	beq.n	8011328 <std+0x48>
 801131a:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 801131e:	4294      	cmp	r4, r2
 8011320:	d002      	beq.n	8011328 <std+0x48>
 8011322:	33d0      	adds	r3, #208	@ 0xd0
 8011324:	429c      	cmp	r4, r3
 8011326:	d105      	bne.n	8011334 <std+0x54>
 8011328:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 801132c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8011330:	f000 b976 	b.w	8011620 <__retarget_lock_init_recursive>
 8011334:	bd10      	pop	{r4, pc}
 8011336:	bf00      	nop
 8011338:	080114a9 	.word	0x080114a9
 801133c:	080114cb 	.word	0x080114cb
 8011340:	08011503 	.word	0x08011503
 8011344:	08011527 	.word	0x08011527
 8011348:	2000464c 	.word	0x2000464c

0801134c <stdio_exit_handler>:
 801134c:	4a02      	ldr	r2, [pc, #8]	@ (8011358 <stdio_exit_handler+0xc>)
 801134e:	4903      	ldr	r1, [pc, #12]	@ (801135c <stdio_exit_handler+0x10>)
 8011350:	4803      	ldr	r0, [pc, #12]	@ (8011360 <stdio_exit_handler+0x14>)
 8011352:	f000 b869 	b.w	8011428 <_fwalk_sglue>
 8011356:	bf00      	nop
 8011358:	200000a0 	.word	0x200000a0
 801135c:	08011f51 	.word	0x08011f51
 8011360:	200000b0 	.word	0x200000b0

08011364 <cleanup_stdio>:
 8011364:	6841      	ldr	r1, [r0, #4]
 8011366:	4b0c      	ldr	r3, [pc, #48]	@ (8011398 <cleanup_stdio+0x34>)
 8011368:	4299      	cmp	r1, r3
 801136a:	b510      	push	{r4, lr}
 801136c:	4604      	mov	r4, r0
 801136e:	d001      	beq.n	8011374 <cleanup_stdio+0x10>
 8011370:	f000 fdee 	bl	8011f50 <_fflush_r>
 8011374:	68a1      	ldr	r1, [r4, #8]
 8011376:	4b09      	ldr	r3, [pc, #36]	@ (801139c <cleanup_stdio+0x38>)
 8011378:	4299      	cmp	r1, r3
 801137a:	d002      	beq.n	8011382 <cleanup_stdio+0x1e>
 801137c:	4620      	mov	r0, r4
 801137e:	f000 fde7 	bl	8011f50 <_fflush_r>
 8011382:	68e1      	ldr	r1, [r4, #12]
 8011384:	4b06      	ldr	r3, [pc, #24]	@ (80113a0 <cleanup_stdio+0x3c>)
 8011386:	4299      	cmp	r1, r3
 8011388:	d004      	beq.n	8011394 <cleanup_stdio+0x30>
 801138a:	4620      	mov	r0, r4
 801138c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8011390:	f000 bdde 	b.w	8011f50 <_fflush_r>
 8011394:	bd10      	pop	{r4, pc}
 8011396:	bf00      	nop
 8011398:	2000464c 	.word	0x2000464c
 801139c:	200046b4 	.word	0x200046b4
 80113a0:	2000471c 	.word	0x2000471c

080113a4 <global_stdio_init.part.0>:
 80113a4:	b510      	push	{r4, lr}
 80113a6:	4b0b      	ldr	r3, [pc, #44]	@ (80113d4 <global_stdio_init.part.0+0x30>)
 80113a8:	4c0b      	ldr	r4, [pc, #44]	@ (80113d8 <global_stdio_init.part.0+0x34>)
 80113aa:	4a0c      	ldr	r2, [pc, #48]	@ (80113dc <global_stdio_init.part.0+0x38>)
 80113ac:	601a      	str	r2, [r3, #0]
 80113ae:	4620      	mov	r0, r4
 80113b0:	2200      	movs	r2, #0
 80113b2:	2104      	movs	r1, #4
 80113b4:	f7ff ff94 	bl	80112e0 <std>
 80113b8:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 80113bc:	2201      	movs	r2, #1
 80113be:	2109      	movs	r1, #9
 80113c0:	f7ff ff8e 	bl	80112e0 <std>
 80113c4:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 80113c8:	2202      	movs	r2, #2
 80113ca:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80113ce:	2112      	movs	r1, #18
 80113d0:	f7ff bf86 	b.w	80112e0 <std>
 80113d4:	20004784 	.word	0x20004784
 80113d8:	2000464c 	.word	0x2000464c
 80113dc:	0801134d 	.word	0x0801134d

080113e0 <__sfp_lock_acquire>:
 80113e0:	4801      	ldr	r0, [pc, #4]	@ (80113e8 <__sfp_lock_acquire+0x8>)
 80113e2:	f000 b91e 	b.w	8011622 <__retarget_lock_acquire_recursive>
 80113e6:	bf00      	nop
 80113e8:	2000478d 	.word	0x2000478d

080113ec <__sfp_lock_release>:
 80113ec:	4801      	ldr	r0, [pc, #4]	@ (80113f4 <__sfp_lock_release+0x8>)
 80113ee:	f000 b919 	b.w	8011624 <__retarget_lock_release_recursive>
 80113f2:	bf00      	nop
 80113f4:	2000478d 	.word	0x2000478d

080113f8 <__sinit>:
 80113f8:	b510      	push	{r4, lr}
 80113fa:	4604      	mov	r4, r0
 80113fc:	f7ff fff0 	bl	80113e0 <__sfp_lock_acquire>
 8011400:	6a23      	ldr	r3, [r4, #32]
 8011402:	b11b      	cbz	r3, 801140c <__sinit+0x14>
 8011404:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8011408:	f7ff bff0 	b.w	80113ec <__sfp_lock_release>
 801140c:	4b04      	ldr	r3, [pc, #16]	@ (8011420 <__sinit+0x28>)
 801140e:	6223      	str	r3, [r4, #32]
 8011410:	4b04      	ldr	r3, [pc, #16]	@ (8011424 <__sinit+0x2c>)
 8011412:	681b      	ldr	r3, [r3, #0]
 8011414:	2b00      	cmp	r3, #0
 8011416:	d1f5      	bne.n	8011404 <__sinit+0xc>
 8011418:	f7ff ffc4 	bl	80113a4 <global_stdio_init.part.0>
 801141c:	e7f2      	b.n	8011404 <__sinit+0xc>
 801141e:	bf00      	nop
 8011420:	08011365 	.word	0x08011365
 8011424:	20004784 	.word	0x20004784

08011428 <_fwalk_sglue>:
 8011428:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 801142c:	4607      	mov	r7, r0
 801142e:	4688      	mov	r8, r1
 8011430:	4614      	mov	r4, r2
 8011432:	2600      	movs	r6, #0
 8011434:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8011438:	f1b9 0901 	subs.w	r9, r9, #1
 801143c:	d505      	bpl.n	801144a <_fwalk_sglue+0x22>
 801143e:	6824      	ldr	r4, [r4, #0]
 8011440:	2c00      	cmp	r4, #0
 8011442:	d1f7      	bne.n	8011434 <_fwalk_sglue+0xc>
 8011444:	4630      	mov	r0, r6
 8011446:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 801144a:	89ab      	ldrh	r3, [r5, #12]
 801144c:	2b01      	cmp	r3, #1
 801144e:	d907      	bls.n	8011460 <_fwalk_sglue+0x38>
 8011450:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8011454:	3301      	adds	r3, #1
 8011456:	d003      	beq.n	8011460 <_fwalk_sglue+0x38>
 8011458:	4629      	mov	r1, r5
 801145a:	4638      	mov	r0, r7
 801145c:	47c0      	blx	r8
 801145e:	4306      	orrs	r6, r0
 8011460:	3568      	adds	r5, #104	@ 0x68
 8011462:	e7e9      	b.n	8011438 <_fwalk_sglue+0x10>

08011464 <siprintf>:
 8011464:	b40e      	push	{r1, r2, r3}
 8011466:	b510      	push	{r4, lr}
 8011468:	b09d      	sub	sp, #116	@ 0x74
 801146a:	ab1f      	add	r3, sp, #124	@ 0x7c
 801146c:	9002      	str	r0, [sp, #8]
 801146e:	9006      	str	r0, [sp, #24]
 8011470:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 8011474:	480a      	ldr	r0, [pc, #40]	@ (80114a0 <siprintf+0x3c>)
 8011476:	9107      	str	r1, [sp, #28]
 8011478:	9104      	str	r1, [sp, #16]
 801147a:	490a      	ldr	r1, [pc, #40]	@ (80114a4 <siprintf+0x40>)
 801147c:	f853 2b04 	ldr.w	r2, [r3], #4
 8011480:	9105      	str	r1, [sp, #20]
 8011482:	2400      	movs	r4, #0
 8011484:	a902      	add	r1, sp, #8
 8011486:	6800      	ldr	r0, [r0, #0]
 8011488:	9301      	str	r3, [sp, #4]
 801148a:	941b      	str	r4, [sp, #108]	@ 0x6c
 801148c:	f000 fa54 	bl	8011938 <_svfiprintf_r>
 8011490:	9b02      	ldr	r3, [sp, #8]
 8011492:	701c      	strb	r4, [r3, #0]
 8011494:	b01d      	add	sp, #116	@ 0x74
 8011496:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 801149a:	b003      	add	sp, #12
 801149c:	4770      	bx	lr
 801149e:	bf00      	nop
 80114a0:	200000ac 	.word	0x200000ac
 80114a4:	ffff0208 	.word	0xffff0208

080114a8 <__sread>:
 80114a8:	b510      	push	{r4, lr}
 80114aa:	460c      	mov	r4, r1
 80114ac:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80114b0:	f000 f868 	bl	8011584 <_read_r>
 80114b4:	2800      	cmp	r0, #0
 80114b6:	bfab      	itete	ge
 80114b8:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 80114ba:	89a3      	ldrhlt	r3, [r4, #12]
 80114bc:	181b      	addge	r3, r3, r0
 80114be:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 80114c2:	bfac      	ite	ge
 80114c4:	6563      	strge	r3, [r4, #84]	@ 0x54
 80114c6:	81a3      	strhlt	r3, [r4, #12]
 80114c8:	bd10      	pop	{r4, pc}

080114ca <__swrite>:
 80114ca:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80114ce:	461f      	mov	r7, r3
 80114d0:	898b      	ldrh	r3, [r1, #12]
 80114d2:	05db      	lsls	r3, r3, #23
 80114d4:	4605      	mov	r5, r0
 80114d6:	460c      	mov	r4, r1
 80114d8:	4616      	mov	r6, r2
 80114da:	d505      	bpl.n	80114e8 <__swrite+0x1e>
 80114dc:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80114e0:	2302      	movs	r3, #2
 80114e2:	2200      	movs	r2, #0
 80114e4:	f000 f83c 	bl	8011560 <_lseek_r>
 80114e8:	89a3      	ldrh	r3, [r4, #12]
 80114ea:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80114ee:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 80114f2:	81a3      	strh	r3, [r4, #12]
 80114f4:	4632      	mov	r2, r6
 80114f6:	463b      	mov	r3, r7
 80114f8:	4628      	mov	r0, r5
 80114fa:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80114fe:	f000 b853 	b.w	80115a8 <_write_r>

08011502 <__sseek>:
 8011502:	b510      	push	{r4, lr}
 8011504:	460c      	mov	r4, r1
 8011506:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 801150a:	f000 f829 	bl	8011560 <_lseek_r>
 801150e:	1c43      	adds	r3, r0, #1
 8011510:	89a3      	ldrh	r3, [r4, #12]
 8011512:	bf15      	itete	ne
 8011514:	6560      	strne	r0, [r4, #84]	@ 0x54
 8011516:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 801151a:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 801151e:	81a3      	strheq	r3, [r4, #12]
 8011520:	bf18      	it	ne
 8011522:	81a3      	strhne	r3, [r4, #12]
 8011524:	bd10      	pop	{r4, pc}

08011526 <__sclose>:
 8011526:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 801152a:	f000 b809 	b.w	8011540 <_close_r>

0801152e <memset>:
 801152e:	4402      	add	r2, r0
 8011530:	4603      	mov	r3, r0
 8011532:	4293      	cmp	r3, r2
 8011534:	d100      	bne.n	8011538 <memset+0xa>
 8011536:	4770      	bx	lr
 8011538:	f803 1b01 	strb.w	r1, [r3], #1
 801153c:	e7f9      	b.n	8011532 <memset+0x4>
	...

08011540 <_close_r>:
 8011540:	b538      	push	{r3, r4, r5, lr}
 8011542:	4d06      	ldr	r5, [pc, #24]	@ (801155c <_close_r+0x1c>)
 8011544:	2300      	movs	r3, #0
 8011546:	4604      	mov	r4, r0
 8011548:	4608      	mov	r0, r1
 801154a:	602b      	str	r3, [r5, #0]
 801154c:	f7f2 f876 	bl	800363c <_close>
 8011550:	1c43      	adds	r3, r0, #1
 8011552:	d102      	bne.n	801155a <_close_r+0x1a>
 8011554:	682b      	ldr	r3, [r5, #0]
 8011556:	b103      	cbz	r3, 801155a <_close_r+0x1a>
 8011558:	6023      	str	r3, [r4, #0]
 801155a:	bd38      	pop	{r3, r4, r5, pc}
 801155c:	20004788 	.word	0x20004788

08011560 <_lseek_r>:
 8011560:	b538      	push	{r3, r4, r5, lr}
 8011562:	4d07      	ldr	r5, [pc, #28]	@ (8011580 <_lseek_r+0x20>)
 8011564:	4604      	mov	r4, r0
 8011566:	4608      	mov	r0, r1
 8011568:	4611      	mov	r1, r2
 801156a:	2200      	movs	r2, #0
 801156c:	602a      	str	r2, [r5, #0]
 801156e:	461a      	mov	r2, r3
 8011570:	f7f2 f88b 	bl	800368a <_lseek>
 8011574:	1c43      	adds	r3, r0, #1
 8011576:	d102      	bne.n	801157e <_lseek_r+0x1e>
 8011578:	682b      	ldr	r3, [r5, #0]
 801157a:	b103      	cbz	r3, 801157e <_lseek_r+0x1e>
 801157c:	6023      	str	r3, [r4, #0]
 801157e:	bd38      	pop	{r3, r4, r5, pc}
 8011580:	20004788 	.word	0x20004788

08011584 <_read_r>:
 8011584:	b538      	push	{r3, r4, r5, lr}
 8011586:	4d07      	ldr	r5, [pc, #28]	@ (80115a4 <_read_r+0x20>)
 8011588:	4604      	mov	r4, r0
 801158a:	4608      	mov	r0, r1
 801158c:	4611      	mov	r1, r2
 801158e:	2200      	movs	r2, #0
 8011590:	602a      	str	r2, [r5, #0]
 8011592:	461a      	mov	r2, r3
 8011594:	f7f2 f819 	bl	80035ca <_read>
 8011598:	1c43      	adds	r3, r0, #1
 801159a:	d102      	bne.n	80115a2 <_read_r+0x1e>
 801159c:	682b      	ldr	r3, [r5, #0]
 801159e:	b103      	cbz	r3, 80115a2 <_read_r+0x1e>
 80115a0:	6023      	str	r3, [r4, #0]
 80115a2:	bd38      	pop	{r3, r4, r5, pc}
 80115a4:	20004788 	.word	0x20004788

080115a8 <_write_r>:
 80115a8:	b538      	push	{r3, r4, r5, lr}
 80115aa:	4d07      	ldr	r5, [pc, #28]	@ (80115c8 <_write_r+0x20>)
 80115ac:	4604      	mov	r4, r0
 80115ae:	4608      	mov	r0, r1
 80115b0:	4611      	mov	r1, r2
 80115b2:	2200      	movs	r2, #0
 80115b4:	602a      	str	r2, [r5, #0]
 80115b6:	461a      	mov	r2, r3
 80115b8:	f7f2 f824 	bl	8003604 <_write>
 80115bc:	1c43      	adds	r3, r0, #1
 80115be:	d102      	bne.n	80115c6 <_write_r+0x1e>
 80115c0:	682b      	ldr	r3, [r5, #0]
 80115c2:	b103      	cbz	r3, 80115c6 <_write_r+0x1e>
 80115c4:	6023      	str	r3, [r4, #0]
 80115c6:	bd38      	pop	{r3, r4, r5, pc}
 80115c8:	20004788 	.word	0x20004788

080115cc <__errno>:
 80115cc:	4b01      	ldr	r3, [pc, #4]	@ (80115d4 <__errno+0x8>)
 80115ce:	6818      	ldr	r0, [r3, #0]
 80115d0:	4770      	bx	lr
 80115d2:	bf00      	nop
 80115d4:	200000ac 	.word	0x200000ac

080115d8 <__libc_init_array>:
 80115d8:	b570      	push	{r4, r5, r6, lr}
 80115da:	4d0d      	ldr	r5, [pc, #52]	@ (8011610 <__libc_init_array+0x38>)
 80115dc:	4c0d      	ldr	r4, [pc, #52]	@ (8011614 <__libc_init_array+0x3c>)
 80115de:	1b64      	subs	r4, r4, r5
 80115e0:	10a4      	asrs	r4, r4, #2
 80115e2:	2600      	movs	r6, #0
 80115e4:	42a6      	cmp	r6, r4
 80115e6:	d109      	bne.n	80115fc <__libc_init_array+0x24>
 80115e8:	4d0b      	ldr	r5, [pc, #44]	@ (8011618 <__libc_init_array+0x40>)
 80115ea:	4c0c      	ldr	r4, [pc, #48]	@ (801161c <__libc_init_array+0x44>)
 80115ec:	f000 ffee 	bl	80125cc <_init>
 80115f0:	1b64      	subs	r4, r4, r5
 80115f2:	10a4      	asrs	r4, r4, #2
 80115f4:	2600      	movs	r6, #0
 80115f6:	42a6      	cmp	r6, r4
 80115f8:	d105      	bne.n	8011606 <__libc_init_array+0x2e>
 80115fa:	bd70      	pop	{r4, r5, r6, pc}
 80115fc:	f855 3b04 	ldr.w	r3, [r5], #4
 8011600:	4798      	blx	r3
 8011602:	3601      	adds	r6, #1
 8011604:	e7ee      	b.n	80115e4 <__libc_init_array+0xc>
 8011606:	f855 3b04 	ldr.w	r3, [r5], #4
 801160a:	4798      	blx	r3
 801160c:	3601      	adds	r6, #1
 801160e:	e7f2      	b.n	80115f6 <__libc_init_array+0x1e>
 8011610:	08013310 	.word	0x08013310
 8011614:	08013310 	.word	0x08013310
 8011618:	08013310 	.word	0x08013310
 801161c:	08013314 	.word	0x08013314

08011620 <__retarget_lock_init_recursive>:
 8011620:	4770      	bx	lr

08011622 <__retarget_lock_acquire_recursive>:
 8011622:	4770      	bx	lr

08011624 <__retarget_lock_release_recursive>:
 8011624:	4770      	bx	lr

08011626 <memcpy>:
 8011626:	440a      	add	r2, r1
 8011628:	4291      	cmp	r1, r2
 801162a:	f100 33ff 	add.w	r3, r0, #4294967295
 801162e:	d100      	bne.n	8011632 <memcpy+0xc>
 8011630:	4770      	bx	lr
 8011632:	b510      	push	{r4, lr}
 8011634:	f811 4b01 	ldrb.w	r4, [r1], #1
 8011638:	f803 4f01 	strb.w	r4, [r3, #1]!
 801163c:	4291      	cmp	r1, r2
 801163e:	d1f9      	bne.n	8011634 <memcpy+0xe>
 8011640:	bd10      	pop	{r4, pc}
	...

08011644 <__assert_func>:
 8011644:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8011646:	4614      	mov	r4, r2
 8011648:	461a      	mov	r2, r3
 801164a:	4b09      	ldr	r3, [pc, #36]	@ (8011670 <__assert_func+0x2c>)
 801164c:	681b      	ldr	r3, [r3, #0]
 801164e:	4605      	mov	r5, r0
 8011650:	68d8      	ldr	r0, [r3, #12]
 8011652:	b14c      	cbz	r4, 8011668 <__assert_func+0x24>
 8011654:	4b07      	ldr	r3, [pc, #28]	@ (8011674 <__assert_func+0x30>)
 8011656:	9100      	str	r1, [sp, #0]
 8011658:	e9cd 3401 	strd	r3, r4, [sp, #4]
 801165c:	4906      	ldr	r1, [pc, #24]	@ (8011678 <__assert_func+0x34>)
 801165e:	462b      	mov	r3, r5
 8011660:	f000 fc9e 	bl	8011fa0 <fiprintf>
 8011664:	f000 fcd8 	bl	8012018 <abort>
 8011668:	4b04      	ldr	r3, [pc, #16]	@ (801167c <__assert_func+0x38>)
 801166a:	461c      	mov	r4, r3
 801166c:	e7f3      	b.n	8011656 <__assert_func+0x12>
 801166e:	bf00      	nop
 8011670:	200000ac 	.word	0x200000ac
 8011674:	08013297 	.word	0x08013297
 8011678:	080132a4 	.word	0x080132a4
 801167c:	080132d2 	.word	0x080132d2

08011680 <_free_r>:
 8011680:	b538      	push	{r3, r4, r5, lr}
 8011682:	4605      	mov	r5, r0
 8011684:	2900      	cmp	r1, #0
 8011686:	d041      	beq.n	801170c <_free_r+0x8c>
 8011688:	f851 3c04 	ldr.w	r3, [r1, #-4]
 801168c:	1f0c      	subs	r4, r1, #4
 801168e:	2b00      	cmp	r3, #0
 8011690:	bfb8      	it	lt
 8011692:	18e4      	addlt	r4, r4, r3
 8011694:	f000 f8e8 	bl	8011868 <__malloc_lock>
 8011698:	4a1d      	ldr	r2, [pc, #116]	@ (8011710 <_free_r+0x90>)
 801169a:	6813      	ldr	r3, [r2, #0]
 801169c:	b933      	cbnz	r3, 80116ac <_free_r+0x2c>
 801169e:	6063      	str	r3, [r4, #4]
 80116a0:	6014      	str	r4, [r2, #0]
 80116a2:	4628      	mov	r0, r5
 80116a4:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80116a8:	f000 b8e4 	b.w	8011874 <__malloc_unlock>
 80116ac:	42a3      	cmp	r3, r4
 80116ae:	d908      	bls.n	80116c2 <_free_r+0x42>
 80116b0:	6820      	ldr	r0, [r4, #0]
 80116b2:	1821      	adds	r1, r4, r0
 80116b4:	428b      	cmp	r3, r1
 80116b6:	bf01      	itttt	eq
 80116b8:	6819      	ldreq	r1, [r3, #0]
 80116ba:	685b      	ldreq	r3, [r3, #4]
 80116bc:	1809      	addeq	r1, r1, r0
 80116be:	6021      	streq	r1, [r4, #0]
 80116c0:	e7ed      	b.n	801169e <_free_r+0x1e>
 80116c2:	461a      	mov	r2, r3
 80116c4:	685b      	ldr	r3, [r3, #4]
 80116c6:	b10b      	cbz	r3, 80116cc <_free_r+0x4c>
 80116c8:	42a3      	cmp	r3, r4
 80116ca:	d9fa      	bls.n	80116c2 <_free_r+0x42>
 80116cc:	6811      	ldr	r1, [r2, #0]
 80116ce:	1850      	adds	r0, r2, r1
 80116d0:	42a0      	cmp	r0, r4
 80116d2:	d10b      	bne.n	80116ec <_free_r+0x6c>
 80116d4:	6820      	ldr	r0, [r4, #0]
 80116d6:	4401      	add	r1, r0
 80116d8:	1850      	adds	r0, r2, r1
 80116da:	4283      	cmp	r3, r0
 80116dc:	6011      	str	r1, [r2, #0]
 80116de:	d1e0      	bne.n	80116a2 <_free_r+0x22>
 80116e0:	6818      	ldr	r0, [r3, #0]
 80116e2:	685b      	ldr	r3, [r3, #4]
 80116e4:	6053      	str	r3, [r2, #4]
 80116e6:	4408      	add	r0, r1
 80116e8:	6010      	str	r0, [r2, #0]
 80116ea:	e7da      	b.n	80116a2 <_free_r+0x22>
 80116ec:	d902      	bls.n	80116f4 <_free_r+0x74>
 80116ee:	230c      	movs	r3, #12
 80116f0:	602b      	str	r3, [r5, #0]
 80116f2:	e7d6      	b.n	80116a2 <_free_r+0x22>
 80116f4:	6820      	ldr	r0, [r4, #0]
 80116f6:	1821      	adds	r1, r4, r0
 80116f8:	428b      	cmp	r3, r1
 80116fa:	bf04      	itt	eq
 80116fc:	6819      	ldreq	r1, [r3, #0]
 80116fe:	685b      	ldreq	r3, [r3, #4]
 8011700:	6063      	str	r3, [r4, #4]
 8011702:	bf04      	itt	eq
 8011704:	1809      	addeq	r1, r1, r0
 8011706:	6021      	streq	r1, [r4, #0]
 8011708:	6054      	str	r4, [r2, #4]
 801170a:	e7ca      	b.n	80116a2 <_free_r+0x22>
 801170c:	bd38      	pop	{r3, r4, r5, pc}
 801170e:	bf00      	nop
 8011710:	20004794 	.word	0x20004794

08011714 <malloc>:
 8011714:	4b02      	ldr	r3, [pc, #8]	@ (8011720 <malloc+0xc>)
 8011716:	4601      	mov	r1, r0
 8011718:	6818      	ldr	r0, [r3, #0]
 801171a:	f000 b825 	b.w	8011768 <_malloc_r>
 801171e:	bf00      	nop
 8011720:	200000ac 	.word	0x200000ac

08011724 <sbrk_aligned>:
 8011724:	b570      	push	{r4, r5, r6, lr}
 8011726:	4e0f      	ldr	r6, [pc, #60]	@ (8011764 <sbrk_aligned+0x40>)
 8011728:	460c      	mov	r4, r1
 801172a:	6831      	ldr	r1, [r6, #0]
 801172c:	4605      	mov	r5, r0
 801172e:	b911      	cbnz	r1, 8011736 <sbrk_aligned+0x12>
 8011730:	f000 fc62 	bl	8011ff8 <_sbrk_r>
 8011734:	6030      	str	r0, [r6, #0]
 8011736:	4621      	mov	r1, r4
 8011738:	4628      	mov	r0, r5
 801173a:	f000 fc5d 	bl	8011ff8 <_sbrk_r>
 801173e:	1c43      	adds	r3, r0, #1
 8011740:	d103      	bne.n	801174a <sbrk_aligned+0x26>
 8011742:	f04f 34ff 	mov.w	r4, #4294967295
 8011746:	4620      	mov	r0, r4
 8011748:	bd70      	pop	{r4, r5, r6, pc}
 801174a:	1cc4      	adds	r4, r0, #3
 801174c:	f024 0403 	bic.w	r4, r4, #3
 8011750:	42a0      	cmp	r0, r4
 8011752:	d0f8      	beq.n	8011746 <sbrk_aligned+0x22>
 8011754:	1a21      	subs	r1, r4, r0
 8011756:	4628      	mov	r0, r5
 8011758:	f000 fc4e 	bl	8011ff8 <_sbrk_r>
 801175c:	3001      	adds	r0, #1
 801175e:	d1f2      	bne.n	8011746 <sbrk_aligned+0x22>
 8011760:	e7ef      	b.n	8011742 <sbrk_aligned+0x1e>
 8011762:	bf00      	nop
 8011764:	20004790 	.word	0x20004790

08011768 <_malloc_r>:
 8011768:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 801176c:	1ccd      	adds	r5, r1, #3
 801176e:	f025 0503 	bic.w	r5, r5, #3
 8011772:	3508      	adds	r5, #8
 8011774:	2d0c      	cmp	r5, #12
 8011776:	bf38      	it	cc
 8011778:	250c      	movcc	r5, #12
 801177a:	2d00      	cmp	r5, #0
 801177c:	4606      	mov	r6, r0
 801177e:	db01      	blt.n	8011784 <_malloc_r+0x1c>
 8011780:	42a9      	cmp	r1, r5
 8011782:	d904      	bls.n	801178e <_malloc_r+0x26>
 8011784:	230c      	movs	r3, #12
 8011786:	6033      	str	r3, [r6, #0]
 8011788:	2000      	movs	r0, #0
 801178a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 801178e:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8011864 <_malloc_r+0xfc>
 8011792:	f000 f869 	bl	8011868 <__malloc_lock>
 8011796:	f8d8 3000 	ldr.w	r3, [r8]
 801179a:	461c      	mov	r4, r3
 801179c:	bb44      	cbnz	r4, 80117f0 <_malloc_r+0x88>
 801179e:	4629      	mov	r1, r5
 80117a0:	4630      	mov	r0, r6
 80117a2:	f7ff ffbf 	bl	8011724 <sbrk_aligned>
 80117a6:	1c43      	adds	r3, r0, #1
 80117a8:	4604      	mov	r4, r0
 80117aa:	d158      	bne.n	801185e <_malloc_r+0xf6>
 80117ac:	f8d8 4000 	ldr.w	r4, [r8]
 80117b0:	4627      	mov	r7, r4
 80117b2:	2f00      	cmp	r7, #0
 80117b4:	d143      	bne.n	801183e <_malloc_r+0xd6>
 80117b6:	2c00      	cmp	r4, #0
 80117b8:	d04b      	beq.n	8011852 <_malloc_r+0xea>
 80117ba:	6823      	ldr	r3, [r4, #0]
 80117bc:	4639      	mov	r1, r7
 80117be:	4630      	mov	r0, r6
 80117c0:	eb04 0903 	add.w	r9, r4, r3
 80117c4:	f000 fc18 	bl	8011ff8 <_sbrk_r>
 80117c8:	4581      	cmp	r9, r0
 80117ca:	d142      	bne.n	8011852 <_malloc_r+0xea>
 80117cc:	6821      	ldr	r1, [r4, #0]
 80117ce:	1a6d      	subs	r5, r5, r1
 80117d0:	4629      	mov	r1, r5
 80117d2:	4630      	mov	r0, r6
 80117d4:	f7ff ffa6 	bl	8011724 <sbrk_aligned>
 80117d8:	3001      	adds	r0, #1
 80117da:	d03a      	beq.n	8011852 <_malloc_r+0xea>
 80117dc:	6823      	ldr	r3, [r4, #0]
 80117de:	442b      	add	r3, r5
 80117e0:	6023      	str	r3, [r4, #0]
 80117e2:	f8d8 3000 	ldr.w	r3, [r8]
 80117e6:	685a      	ldr	r2, [r3, #4]
 80117e8:	bb62      	cbnz	r2, 8011844 <_malloc_r+0xdc>
 80117ea:	f8c8 7000 	str.w	r7, [r8]
 80117ee:	e00f      	b.n	8011810 <_malloc_r+0xa8>
 80117f0:	6822      	ldr	r2, [r4, #0]
 80117f2:	1b52      	subs	r2, r2, r5
 80117f4:	d420      	bmi.n	8011838 <_malloc_r+0xd0>
 80117f6:	2a0b      	cmp	r2, #11
 80117f8:	d917      	bls.n	801182a <_malloc_r+0xc2>
 80117fa:	1961      	adds	r1, r4, r5
 80117fc:	42a3      	cmp	r3, r4
 80117fe:	6025      	str	r5, [r4, #0]
 8011800:	bf18      	it	ne
 8011802:	6059      	strne	r1, [r3, #4]
 8011804:	6863      	ldr	r3, [r4, #4]
 8011806:	bf08      	it	eq
 8011808:	f8c8 1000 	streq.w	r1, [r8]
 801180c:	5162      	str	r2, [r4, r5]
 801180e:	604b      	str	r3, [r1, #4]
 8011810:	4630      	mov	r0, r6
 8011812:	f000 f82f 	bl	8011874 <__malloc_unlock>
 8011816:	f104 000b 	add.w	r0, r4, #11
 801181a:	1d23      	adds	r3, r4, #4
 801181c:	f020 0007 	bic.w	r0, r0, #7
 8011820:	1ac2      	subs	r2, r0, r3
 8011822:	bf1c      	itt	ne
 8011824:	1a1b      	subne	r3, r3, r0
 8011826:	50a3      	strne	r3, [r4, r2]
 8011828:	e7af      	b.n	801178a <_malloc_r+0x22>
 801182a:	6862      	ldr	r2, [r4, #4]
 801182c:	42a3      	cmp	r3, r4
 801182e:	bf0c      	ite	eq
 8011830:	f8c8 2000 	streq.w	r2, [r8]
 8011834:	605a      	strne	r2, [r3, #4]
 8011836:	e7eb      	b.n	8011810 <_malloc_r+0xa8>
 8011838:	4623      	mov	r3, r4
 801183a:	6864      	ldr	r4, [r4, #4]
 801183c:	e7ae      	b.n	801179c <_malloc_r+0x34>
 801183e:	463c      	mov	r4, r7
 8011840:	687f      	ldr	r7, [r7, #4]
 8011842:	e7b6      	b.n	80117b2 <_malloc_r+0x4a>
 8011844:	461a      	mov	r2, r3
 8011846:	685b      	ldr	r3, [r3, #4]
 8011848:	42a3      	cmp	r3, r4
 801184a:	d1fb      	bne.n	8011844 <_malloc_r+0xdc>
 801184c:	2300      	movs	r3, #0
 801184e:	6053      	str	r3, [r2, #4]
 8011850:	e7de      	b.n	8011810 <_malloc_r+0xa8>
 8011852:	230c      	movs	r3, #12
 8011854:	6033      	str	r3, [r6, #0]
 8011856:	4630      	mov	r0, r6
 8011858:	f000 f80c 	bl	8011874 <__malloc_unlock>
 801185c:	e794      	b.n	8011788 <_malloc_r+0x20>
 801185e:	6005      	str	r5, [r0, #0]
 8011860:	e7d6      	b.n	8011810 <_malloc_r+0xa8>
 8011862:	bf00      	nop
 8011864:	20004794 	.word	0x20004794

08011868 <__malloc_lock>:
 8011868:	4801      	ldr	r0, [pc, #4]	@ (8011870 <__malloc_lock+0x8>)
 801186a:	f7ff beda 	b.w	8011622 <__retarget_lock_acquire_recursive>
 801186e:	bf00      	nop
 8011870:	2000478c 	.word	0x2000478c

08011874 <__malloc_unlock>:
 8011874:	4801      	ldr	r0, [pc, #4]	@ (801187c <__malloc_unlock+0x8>)
 8011876:	f7ff bed5 	b.w	8011624 <__retarget_lock_release_recursive>
 801187a:	bf00      	nop
 801187c:	2000478c 	.word	0x2000478c

08011880 <__ssputs_r>:
 8011880:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8011884:	688e      	ldr	r6, [r1, #8]
 8011886:	461f      	mov	r7, r3
 8011888:	42be      	cmp	r6, r7
 801188a:	680b      	ldr	r3, [r1, #0]
 801188c:	4682      	mov	sl, r0
 801188e:	460c      	mov	r4, r1
 8011890:	4690      	mov	r8, r2
 8011892:	d82d      	bhi.n	80118f0 <__ssputs_r+0x70>
 8011894:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8011898:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 801189c:	d026      	beq.n	80118ec <__ssputs_r+0x6c>
 801189e:	6965      	ldr	r5, [r4, #20]
 80118a0:	6909      	ldr	r1, [r1, #16]
 80118a2:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 80118a6:	eba3 0901 	sub.w	r9, r3, r1
 80118aa:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 80118ae:	1c7b      	adds	r3, r7, #1
 80118b0:	444b      	add	r3, r9
 80118b2:	106d      	asrs	r5, r5, #1
 80118b4:	429d      	cmp	r5, r3
 80118b6:	bf38      	it	cc
 80118b8:	461d      	movcc	r5, r3
 80118ba:	0553      	lsls	r3, r2, #21
 80118bc:	d527      	bpl.n	801190e <__ssputs_r+0x8e>
 80118be:	4629      	mov	r1, r5
 80118c0:	f7ff ff52 	bl	8011768 <_malloc_r>
 80118c4:	4606      	mov	r6, r0
 80118c6:	b360      	cbz	r0, 8011922 <__ssputs_r+0xa2>
 80118c8:	6921      	ldr	r1, [r4, #16]
 80118ca:	464a      	mov	r2, r9
 80118cc:	f7ff feab 	bl	8011626 <memcpy>
 80118d0:	89a3      	ldrh	r3, [r4, #12]
 80118d2:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 80118d6:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80118da:	81a3      	strh	r3, [r4, #12]
 80118dc:	6126      	str	r6, [r4, #16]
 80118de:	6165      	str	r5, [r4, #20]
 80118e0:	444e      	add	r6, r9
 80118e2:	eba5 0509 	sub.w	r5, r5, r9
 80118e6:	6026      	str	r6, [r4, #0]
 80118e8:	60a5      	str	r5, [r4, #8]
 80118ea:	463e      	mov	r6, r7
 80118ec:	42be      	cmp	r6, r7
 80118ee:	d900      	bls.n	80118f2 <__ssputs_r+0x72>
 80118f0:	463e      	mov	r6, r7
 80118f2:	6820      	ldr	r0, [r4, #0]
 80118f4:	4632      	mov	r2, r6
 80118f6:	4641      	mov	r1, r8
 80118f8:	f000 fb64 	bl	8011fc4 <memmove>
 80118fc:	68a3      	ldr	r3, [r4, #8]
 80118fe:	1b9b      	subs	r3, r3, r6
 8011900:	60a3      	str	r3, [r4, #8]
 8011902:	6823      	ldr	r3, [r4, #0]
 8011904:	4433      	add	r3, r6
 8011906:	6023      	str	r3, [r4, #0]
 8011908:	2000      	movs	r0, #0
 801190a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 801190e:	462a      	mov	r2, r5
 8011910:	f000 fb89 	bl	8012026 <_realloc_r>
 8011914:	4606      	mov	r6, r0
 8011916:	2800      	cmp	r0, #0
 8011918:	d1e0      	bne.n	80118dc <__ssputs_r+0x5c>
 801191a:	6921      	ldr	r1, [r4, #16]
 801191c:	4650      	mov	r0, sl
 801191e:	f7ff feaf 	bl	8011680 <_free_r>
 8011922:	230c      	movs	r3, #12
 8011924:	f8ca 3000 	str.w	r3, [sl]
 8011928:	89a3      	ldrh	r3, [r4, #12]
 801192a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 801192e:	81a3      	strh	r3, [r4, #12]
 8011930:	f04f 30ff 	mov.w	r0, #4294967295
 8011934:	e7e9      	b.n	801190a <__ssputs_r+0x8a>
	...

08011938 <_svfiprintf_r>:
 8011938:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801193c:	4698      	mov	r8, r3
 801193e:	898b      	ldrh	r3, [r1, #12]
 8011940:	061b      	lsls	r3, r3, #24
 8011942:	b09d      	sub	sp, #116	@ 0x74
 8011944:	4607      	mov	r7, r0
 8011946:	460d      	mov	r5, r1
 8011948:	4614      	mov	r4, r2
 801194a:	d510      	bpl.n	801196e <_svfiprintf_r+0x36>
 801194c:	690b      	ldr	r3, [r1, #16]
 801194e:	b973      	cbnz	r3, 801196e <_svfiprintf_r+0x36>
 8011950:	2140      	movs	r1, #64	@ 0x40
 8011952:	f7ff ff09 	bl	8011768 <_malloc_r>
 8011956:	6028      	str	r0, [r5, #0]
 8011958:	6128      	str	r0, [r5, #16]
 801195a:	b930      	cbnz	r0, 801196a <_svfiprintf_r+0x32>
 801195c:	230c      	movs	r3, #12
 801195e:	603b      	str	r3, [r7, #0]
 8011960:	f04f 30ff 	mov.w	r0, #4294967295
 8011964:	b01d      	add	sp, #116	@ 0x74
 8011966:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801196a:	2340      	movs	r3, #64	@ 0x40
 801196c:	616b      	str	r3, [r5, #20]
 801196e:	2300      	movs	r3, #0
 8011970:	9309      	str	r3, [sp, #36]	@ 0x24
 8011972:	2320      	movs	r3, #32
 8011974:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8011978:	f8cd 800c 	str.w	r8, [sp, #12]
 801197c:	2330      	movs	r3, #48	@ 0x30
 801197e:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 8011b1c <_svfiprintf_r+0x1e4>
 8011982:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8011986:	f04f 0901 	mov.w	r9, #1
 801198a:	4623      	mov	r3, r4
 801198c:	469a      	mov	sl, r3
 801198e:	f813 2b01 	ldrb.w	r2, [r3], #1
 8011992:	b10a      	cbz	r2, 8011998 <_svfiprintf_r+0x60>
 8011994:	2a25      	cmp	r2, #37	@ 0x25
 8011996:	d1f9      	bne.n	801198c <_svfiprintf_r+0x54>
 8011998:	ebba 0b04 	subs.w	fp, sl, r4
 801199c:	d00b      	beq.n	80119b6 <_svfiprintf_r+0x7e>
 801199e:	465b      	mov	r3, fp
 80119a0:	4622      	mov	r2, r4
 80119a2:	4629      	mov	r1, r5
 80119a4:	4638      	mov	r0, r7
 80119a6:	f7ff ff6b 	bl	8011880 <__ssputs_r>
 80119aa:	3001      	adds	r0, #1
 80119ac:	f000 80a7 	beq.w	8011afe <_svfiprintf_r+0x1c6>
 80119b0:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80119b2:	445a      	add	r2, fp
 80119b4:	9209      	str	r2, [sp, #36]	@ 0x24
 80119b6:	f89a 3000 	ldrb.w	r3, [sl]
 80119ba:	2b00      	cmp	r3, #0
 80119bc:	f000 809f 	beq.w	8011afe <_svfiprintf_r+0x1c6>
 80119c0:	2300      	movs	r3, #0
 80119c2:	f04f 32ff 	mov.w	r2, #4294967295
 80119c6:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80119ca:	f10a 0a01 	add.w	sl, sl, #1
 80119ce:	9304      	str	r3, [sp, #16]
 80119d0:	9307      	str	r3, [sp, #28]
 80119d2:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 80119d6:	931a      	str	r3, [sp, #104]	@ 0x68
 80119d8:	4654      	mov	r4, sl
 80119da:	2205      	movs	r2, #5
 80119dc:	f814 1b01 	ldrb.w	r1, [r4], #1
 80119e0:	484e      	ldr	r0, [pc, #312]	@ (8011b1c <_svfiprintf_r+0x1e4>)
 80119e2:	f7ee fbf5 	bl	80001d0 <memchr>
 80119e6:	9a04      	ldr	r2, [sp, #16]
 80119e8:	b9d8      	cbnz	r0, 8011a22 <_svfiprintf_r+0xea>
 80119ea:	06d0      	lsls	r0, r2, #27
 80119ec:	bf44      	itt	mi
 80119ee:	2320      	movmi	r3, #32
 80119f0:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80119f4:	0711      	lsls	r1, r2, #28
 80119f6:	bf44      	itt	mi
 80119f8:	232b      	movmi	r3, #43	@ 0x2b
 80119fa:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80119fe:	f89a 3000 	ldrb.w	r3, [sl]
 8011a02:	2b2a      	cmp	r3, #42	@ 0x2a
 8011a04:	d015      	beq.n	8011a32 <_svfiprintf_r+0xfa>
 8011a06:	9a07      	ldr	r2, [sp, #28]
 8011a08:	4654      	mov	r4, sl
 8011a0a:	2000      	movs	r0, #0
 8011a0c:	f04f 0c0a 	mov.w	ip, #10
 8011a10:	4621      	mov	r1, r4
 8011a12:	f811 3b01 	ldrb.w	r3, [r1], #1
 8011a16:	3b30      	subs	r3, #48	@ 0x30
 8011a18:	2b09      	cmp	r3, #9
 8011a1a:	d94b      	bls.n	8011ab4 <_svfiprintf_r+0x17c>
 8011a1c:	b1b0      	cbz	r0, 8011a4c <_svfiprintf_r+0x114>
 8011a1e:	9207      	str	r2, [sp, #28]
 8011a20:	e014      	b.n	8011a4c <_svfiprintf_r+0x114>
 8011a22:	eba0 0308 	sub.w	r3, r0, r8
 8011a26:	fa09 f303 	lsl.w	r3, r9, r3
 8011a2a:	4313      	orrs	r3, r2
 8011a2c:	9304      	str	r3, [sp, #16]
 8011a2e:	46a2      	mov	sl, r4
 8011a30:	e7d2      	b.n	80119d8 <_svfiprintf_r+0xa0>
 8011a32:	9b03      	ldr	r3, [sp, #12]
 8011a34:	1d19      	adds	r1, r3, #4
 8011a36:	681b      	ldr	r3, [r3, #0]
 8011a38:	9103      	str	r1, [sp, #12]
 8011a3a:	2b00      	cmp	r3, #0
 8011a3c:	bfbb      	ittet	lt
 8011a3e:	425b      	neglt	r3, r3
 8011a40:	f042 0202 	orrlt.w	r2, r2, #2
 8011a44:	9307      	strge	r3, [sp, #28]
 8011a46:	9307      	strlt	r3, [sp, #28]
 8011a48:	bfb8      	it	lt
 8011a4a:	9204      	strlt	r2, [sp, #16]
 8011a4c:	7823      	ldrb	r3, [r4, #0]
 8011a4e:	2b2e      	cmp	r3, #46	@ 0x2e
 8011a50:	d10a      	bne.n	8011a68 <_svfiprintf_r+0x130>
 8011a52:	7863      	ldrb	r3, [r4, #1]
 8011a54:	2b2a      	cmp	r3, #42	@ 0x2a
 8011a56:	d132      	bne.n	8011abe <_svfiprintf_r+0x186>
 8011a58:	9b03      	ldr	r3, [sp, #12]
 8011a5a:	1d1a      	adds	r2, r3, #4
 8011a5c:	681b      	ldr	r3, [r3, #0]
 8011a5e:	9203      	str	r2, [sp, #12]
 8011a60:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8011a64:	3402      	adds	r4, #2
 8011a66:	9305      	str	r3, [sp, #20]
 8011a68:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 8011b2c <_svfiprintf_r+0x1f4>
 8011a6c:	7821      	ldrb	r1, [r4, #0]
 8011a6e:	2203      	movs	r2, #3
 8011a70:	4650      	mov	r0, sl
 8011a72:	f7ee fbad 	bl	80001d0 <memchr>
 8011a76:	b138      	cbz	r0, 8011a88 <_svfiprintf_r+0x150>
 8011a78:	9b04      	ldr	r3, [sp, #16]
 8011a7a:	eba0 000a 	sub.w	r0, r0, sl
 8011a7e:	2240      	movs	r2, #64	@ 0x40
 8011a80:	4082      	lsls	r2, r0
 8011a82:	4313      	orrs	r3, r2
 8011a84:	3401      	adds	r4, #1
 8011a86:	9304      	str	r3, [sp, #16]
 8011a88:	f814 1b01 	ldrb.w	r1, [r4], #1
 8011a8c:	4824      	ldr	r0, [pc, #144]	@ (8011b20 <_svfiprintf_r+0x1e8>)
 8011a8e:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8011a92:	2206      	movs	r2, #6
 8011a94:	f7ee fb9c 	bl	80001d0 <memchr>
 8011a98:	2800      	cmp	r0, #0
 8011a9a:	d036      	beq.n	8011b0a <_svfiprintf_r+0x1d2>
 8011a9c:	4b21      	ldr	r3, [pc, #132]	@ (8011b24 <_svfiprintf_r+0x1ec>)
 8011a9e:	bb1b      	cbnz	r3, 8011ae8 <_svfiprintf_r+0x1b0>
 8011aa0:	9b03      	ldr	r3, [sp, #12]
 8011aa2:	3307      	adds	r3, #7
 8011aa4:	f023 0307 	bic.w	r3, r3, #7
 8011aa8:	3308      	adds	r3, #8
 8011aaa:	9303      	str	r3, [sp, #12]
 8011aac:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8011aae:	4433      	add	r3, r6
 8011ab0:	9309      	str	r3, [sp, #36]	@ 0x24
 8011ab2:	e76a      	b.n	801198a <_svfiprintf_r+0x52>
 8011ab4:	fb0c 3202 	mla	r2, ip, r2, r3
 8011ab8:	460c      	mov	r4, r1
 8011aba:	2001      	movs	r0, #1
 8011abc:	e7a8      	b.n	8011a10 <_svfiprintf_r+0xd8>
 8011abe:	2300      	movs	r3, #0
 8011ac0:	3401      	adds	r4, #1
 8011ac2:	9305      	str	r3, [sp, #20]
 8011ac4:	4619      	mov	r1, r3
 8011ac6:	f04f 0c0a 	mov.w	ip, #10
 8011aca:	4620      	mov	r0, r4
 8011acc:	f810 2b01 	ldrb.w	r2, [r0], #1
 8011ad0:	3a30      	subs	r2, #48	@ 0x30
 8011ad2:	2a09      	cmp	r2, #9
 8011ad4:	d903      	bls.n	8011ade <_svfiprintf_r+0x1a6>
 8011ad6:	2b00      	cmp	r3, #0
 8011ad8:	d0c6      	beq.n	8011a68 <_svfiprintf_r+0x130>
 8011ada:	9105      	str	r1, [sp, #20]
 8011adc:	e7c4      	b.n	8011a68 <_svfiprintf_r+0x130>
 8011ade:	fb0c 2101 	mla	r1, ip, r1, r2
 8011ae2:	4604      	mov	r4, r0
 8011ae4:	2301      	movs	r3, #1
 8011ae6:	e7f0      	b.n	8011aca <_svfiprintf_r+0x192>
 8011ae8:	ab03      	add	r3, sp, #12
 8011aea:	9300      	str	r3, [sp, #0]
 8011aec:	462a      	mov	r2, r5
 8011aee:	4b0e      	ldr	r3, [pc, #56]	@ (8011b28 <_svfiprintf_r+0x1f0>)
 8011af0:	a904      	add	r1, sp, #16
 8011af2:	4638      	mov	r0, r7
 8011af4:	f3af 8000 	nop.w
 8011af8:	1c42      	adds	r2, r0, #1
 8011afa:	4606      	mov	r6, r0
 8011afc:	d1d6      	bne.n	8011aac <_svfiprintf_r+0x174>
 8011afe:	89ab      	ldrh	r3, [r5, #12]
 8011b00:	065b      	lsls	r3, r3, #25
 8011b02:	f53f af2d 	bmi.w	8011960 <_svfiprintf_r+0x28>
 8011b06:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8011b08:	e72c      	b.n	8011964 <_svfiprintf_r+0x2c>
 8011b0a:	ab03      	add	r3, sp, #12
 8011b0c:	9300      	str	r3, [sp, #0]
 8011b0e:	462a      	mov	r2, r5
 8011b10:	4b05      	ldr	r3, [pc, #20]	@ (8011b28 <_svfiprintf_r+0x1f0>)
 8011b12:	a904      	add	r1, sp, #16
 8011b14:	4638      	mov	r0, r7
 8011b16:	f000 f879 	bl	8011c0c <_printf_i>
 8011b1a:	e7ed      	b.n	8011af8 <_svfiprintf_r+0x1c0>
 8011b1c:	080132d3 	.word	0x080132d3
 8011b20:	080132dd 	.word	0x080132dd
 8011b24:	00000000 	.word	0x00000000
 8011b28:	08011881 	.word	0x08011881
 8011b2c:	080132d9 	.word	0x080132d9

08011b30 <_printf_common>:
 8011b30:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8011b34:	4616      	mov	r6, r2
 8011b36:	4698      	mov	r8, r3
 8011b38:	688a      	ldr	r2, [r1, #8]
 8011b3a:	690b      	ldr	r3, [r1, #16]
 8011b3c:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8011b40:	4293      	cmp	r3, r2
 8011b42:	bfb8      	it	lt
 8011b44:	4613      	movlt	r3, r2
 8011b46:	6033      	str	r3, [r6, #0]
 8011b48:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8011b4c:	4607      	mov	r7, r0
 8011b4e:	460c      	mov	r4, r1
 8011b50:	b10a      	cbz	r2, 8011b56 <_printf_common+0x26>
 8011b52:	3301      	adds	r3, #1
 8011b54:	6033      	str	r3, [r6, #0]
 8011b56:	6823      	ldr	r3, [r4, #0]
 8011b58:	0699      	lsls	r1, r3, #26
 8011b5a:	bf42      	ittt	mi
 8011b5c:	6833      	ldrmi	r3, [r6, #0]
 8011b5e:	3302      	addmi	r3, #2
 8011b60:	6033      	strmi	r3, [r6, #0]
 8011b62:	6825      	ldr	r5, [r4, #0]
 8011b64:	f015 0506 	ands.w	r5, r5, #6
 8011b68:	d106      	bne.n	8011b78 <_printf_common+0x48>
 8011b6a:	f104 0a19 	add.w	sl, r4, #25
 8011b6e:	68e3      	ldr	r3, [r4, #12]
 8011b70:	6832      	ldr	r2, [r6, #0]
 8011b72:	1a9b      	subs	r3, r3, r2
 8011b74:	42ab      	cmp	r3, r5
 8011b76:	dc26      	bgt.n	8011bc6 <_printf_common+0x96>
 8011b78:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8011b7c:	6822      	ldr	r2, [r4, #0]
 8011b7e:	3b00      	subs	r3, #0
 8011b80:	bf18      	it	ne
 8011b82:	2301      	movne	r3, #1
 8011b84:	0692      	lsls	r2, r2, #26
 8011b86:	d42b      	bmi.n	8011be0 <_printf_common+0xb0>
 8011b88:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8011b8c:	4641      	mov	r1, r8
 8011b8e:	4638      	mov	r0, r7
 8011b90:	47c8      	blx	r9
 8011b92:	3001      	adds	r0, #1
 8011b94:	d01e      	beq.n	8011bd4 <_printf_common+0xa4>
 8011b96:	6823      	ldr	r3, [r4, #0]
 8011b98:	6922      	ldr	r2, [r4, #16]
 8011b9a:	f003 0306 	and.w	r3, r3, #6
 8011b9e:	2b04      	cmp	r3, #4
 8011ba0:	bf02      	ittt	eq
 8011ba2:	68e5      	ldreq	r5, [r4, #12]
 8011ba4:	6833      	ldreq	r3, [r6, #0]
 8011ba6:	1aed      	subeq	r5, r5, r3
 8011ba8:	68a3      	ldr	r3, [r4, #8]
 8011baa:	bf0c      	ite	eq
 8011bac:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8011bb0:	2500      	movne	r5, #0
 8011bb2:	4293      	cmp	r3, r2
 8011bb4:	bfc4      	itt	gt
 8011bb6:	1a9b      	subgt	r3, r3, r2
 8011bb8:	18ed      	addgt	r5, r5, r3
 8011bba:	2600      	movs	r6, #0
 8011bbc:	341a      	adds	r4, #26
 8011bbe:	42b5      	cmp	r5, r6
 8011bc0:	d11a      	bne.n	8011bf8 <_printf_common+0xc8>
 8011bc2:	2000      	movs	r0, #0
 8011bc4:	e008      	b.n	8011bd8 <_printf_common+0xa8>
 8011bc6:	2301      	movs	r3, #1
 8011bc8:	4652      	mov	r2, sl
 8011bca:	4641      	mov	r1, r8
 8011bcc:	4638      	mov	r0, r7
 8011bce:	47c8      	blx	r9
 8011bd0:	3001      	adds	r0, #1
 8011bd2:	d103      	bne.n	8011bdc <_printf_common+0xac>
 8011bd4:	f04f 30ff 	mov.w	r0, #4294967295
 8011bd8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8011bdc:	3501      	adds	r5, #1
 8011bde:	e7c6      	b.n	8011b6e <_printf_common+0x3e>
 8011be0:	18e1      	adds	r1, r4, r3
 8011be2:	1c5a      	adds	r2, r3, #1
 8011be4:	2030      	movs	r0, #48	@ 0x30
 8011be6:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8011bea:	4422      	add	r2, r4
 8011bec:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8011bf0:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8011bf4:	3302      	adds	r3, #2
 8011bf6:	e7c7      	b.n	8011b88 <_printf_common+0x58>
 8011bf8:	2301      	movs	r3, #1
 8011bfa:	4622      	mov	r2, r4
 8011bfc:	4641      	mov	r1, r8
 8011bfe:	4638      	mov	r0, r7
 8011c00:	47c8      	blx	r9
 8011c02:	3001      	adds	r0, #1
 8011c04:	d0e6      	beq.n	8011bd4 <_printf_common+0xa4>
 8011c06:	3601      	adds	r6, #1
 8011c08:	e7d9      	b.n	8011bbe <_printf_common+0x8e>
	...

08011c0c <_printf_i>:
 8011c0c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8011c10:	7e0f      	ldrb	r7, [r1, #24]
 8011c12:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8011c14:	2f78      	cmp	r7, #120	@ 0x78
 8011c16:	4691      	mov	r9, r2
 8011c18:	4680      	mov	r8, r0
 8011c1a:	460c      	mov	r4, r1
 8011c1c:	469a      	mov	sl, r3
 8011c1e:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8011c22:	d807      	bhi.n	8011c34 <_printf_i+0x28>
 8011c24:	2f62      	cmp	r7, #98	@ 0x62
 8011c26:	d80a      	bhi.n	8011c3e <_printf_i+0x32>
 8011c28:	2f00      	cmp	r7, #0
 8011c2a:	f000 80d1 	beq.w	8011dd0 <_printf_i+0x1c4>
 8011c2e:	2f58      	cmp	r7, #88	@ 0x58
 8011c30:	f000 80b8 	beq.w	8011da4 <_printf_i+0x198>
 8011c34:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8011c38:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8011c3c:	e03a      	b.n	8011cb4 <_printf_i+0xa8>
 8011c3e:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8011c42:	2b15      	cmp	r3, #21
 8011c44:	d8f6      	bhi.n	8011c34 <_printf_i+0x28>
 8011c46:	a101      	add	r1, pc, #4	@ (adr r1, 8011c4c <_printf_i+0x40>)
 8011c48:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8011c4c:	08011ca5 	.word	0x08011ca5
 8011c50:	08011cb9 	.word	0x08011cb9
 8011c54:	08011c35 	.word	0x08011c35
 8011c58:	08011c35 	.word	0x08011c35
 8011c5c:	08011c35 	.word	0x08011c35
 8011c60:	08011c35 	.word	0x08011c35
 8011c64:	08011cb9 	.word	0x08011cb9
 8011c68:	08011c35 	.word	0x08011c35
 8011c6c:	08011c35 	.word	0x08011c35
 8011c70:	08011c35 	.word	0x08011c35
 8011c74:	08011c35 	.word	0x08011c35
 8011c78:	08011db7 	.word	0x08011db7
 8011c7c:	08011ce3 	.word	0x08011ce3
 8011c80:	08011d71 	.word	0x08011d71
 8011c84:	08011c35 	.word	0x08011c35
 8011c88:	08011c35 	.word	0x08011c35
 8011c8c:	08011dd9 	.word	0x08011dd9
 8011c90:	08011c35 	.word	0x08011c35
 8011c94:	08011ce3 	.word	0x08011ce3
 8011c98:	08011c35 	.word	0x08011c35
 8011c9c:	08011c35 	.word	0x08011c35
 8011ca0:	08011d79 	.word	0x08011d79
 8011ca4:	6833      	ldr	r3, [r6, #0]
 8011ca6:	1d1a      	adds	r2, r3, #4
 8011ca8:	681b      	ldr	r3, [r3, #0]
 8011caa:	6032      	str	r2, [r6, #0]
 8011cac:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8011cb0:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8011cb4:	2301      	movs	r3, #1
 8011cb6:	e09c      	b.n	8011df2 <_printf_i+0x1e6>
 8011cb8:	6833      	ldr	r3, [r6, #0]
 8011cba:	6820      	ldr	r0, [r4, #0]
 8011cbc:	1d19      	adds	r1, r3, #4
 8011cbe:	6031      	str	r1, [r6, #0]
 8011cc0:	0606      	lsls	r6, r0, #24
 8011cc2:	d501      	bpl.n	8011cc8 <_printf_i+0xbc>
 8011cc4:	681d      	ldr	r5, [r3, #0]
 8011cc6:	e003      	b.n	8011cd0 <_printf_i+0xc4>
 8011cc8:	0645      	lsls	r5, r0, #25
 8011cca:	d5fb      	bpl.n	8011cc4 <_printf_i+0xb8>
 8011ccc:	f9b3 5000 	ldrsh.w	r5, [r3]
 8011cd0:	2d00      	cmp	r5, #0
 8011cd2:	da03      	bge.n	8011cdc <_printf_i+0xd0>
 8011cd4:	232d      	movs	r3, #45	@ 0x2d
 8011cd6:	426d      	negs	r5, r5
 8011cd8:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8011cdc:	4858      	ldr	r0, [pc, #352]	@ (8011e40 <_printf_i+0x234>)
 8011cde:	230a      	movs	r3, #10
 8011ce0:	e011      	b.n	8011d06 <_printf_i+0xfa>
 8011ce2:	6821      	ldr	r1, [r4, #0]
 8011ce4:	6833      	ldr	r3, [r6, #0]
 8011ce6:	0608      	lsls	r0, r1, #24
 8011ce8:	f853 5b04 	ldr.w	r5, [r3], #4
 8011cec:	d402      	bmi.n	8011cf4 <_printf_i+0xe8>
 8011cee:	0649      	lsls	r1, r1, #25
 8011cf0:	bf48      	it	mi
 8011cf2:	b2ad      	uxthmi	r5, r5
 8011cf4:	2f6f      	cmp	r7, #111	@ 0x6f
 8011cf6:	4852      	ldr	r0, [pc, #328]	@ (8011e40 <_printf_i+0x234>)
 8011cf8:	6033      	str	r3, [r6, #0]
 8011cfa:	bf14      	ite	ne
 8011cfc:	230a      	movne	r3, #10
 8011cfe:	2308      	moveq	r3, #8
 8011d00:	2100      	movs	r1, #0
 8011d02:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8011d06:	6866      	ldr	r6, [r4, #4]
 8011d08:	60a6      	str	r6, [r4, #8]
 8011d0a:	2e00      	cmp	r6, #0
 8011d0c:	db05      	blt.n	8011d1a <_printf_i+0x10e>
 8011d0e:	6821      	ldr	r1, [r4, #0]
 8011d10:	432e      	orrs	r6, r5
 8011d12:	f021 0104 	bic.w	r1, r1, #4
 8011d16:	6021      	str	r1, [r4, #0]
 8011d18:	d04b      	beq.n	8011db2 <_printf_i+0x1a6>
 8011d1a:	4616      	mov	r6, r2
 8011d1c:	fbb5 f1f3 	udiv	r1, r5, r3
 8011d20:	fb03 5711 	mls	r7, r3, r1, r5
 8011d24:	5dc7      	ldrb	r7, [r0, r7]
 8011d26:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8011d2a:	462f      	mov	r7, r5
 8011d2c:	42bb      	cmp	r3, r7
 8011d2e:	460d      	mov	r5, r1
 8011d30:	d9f4      	bls.n	8011d1c <_printf_i+0x110>
 8011d32:	2b08      	cmp	r3, #8
 8011d34:	d10b      	bne.n	8011d4e <_printf_i+0x142>
 8011d36:	6823      	ldr	r3, [r4, #0]
 8011d38:	07df      	lsls	r7, r3, #31
 8011d3a:	d508      	bpl.n	8011d4e <_printf_i+0x142>
 8011d3c:	6923      	ldr	r3, [r4, #16]
 8011d3e:	6861      	ldr	r1, [r4, #4]
 8011d40:	4299      	cmp	r1, r3
 8011d42:	bfde      	ittt	le
 8011d44:	2330      	movle	r3, #48	@ 0x30
 8011d46:	f806 3c01 	strble.w	r3, [r6, #-1]
 8011d4a:	f106 36ff 	addle.w	r6, r6, #4294967295
 8011d4e:	1b92      	subs	r2, r2, r6
 8011d50:	6122      	str	r2, [r4, #16]
 8011d52:	f8cd a000 	str.w	sl, [sp]
 8011d56:	464b      	mov	r3, r9
 8011d58:	aa03      	add	r2, sp, #12
 8011d5a:	4621      	mov	r1, r4
 8011d5c:	4640      	mov	r0, r8
 8011d5e:	f7ff fee7 	bl	8011b30 <_printf_common>
 8011d62:	3001      	adds	r0, #1
 8011d64:	d14a      	bne.n	8011dfc <_printf_i+0x1f0>
 8011d66:	f04f 30ff 	mov.w	r0, #4294967295
 8011d6a:	b004      	add	sp, #16
 8011d6c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8011d70:	6823      	ldr	r3, [r4, #0]
 8011d72:	f043 0320 	orr.w	r3, r3, #32
 8011d76:	6023      	str	r3, [r4, #0]
 8011d78:	4832      	ldr	r0, [pc, #200]	@ (8011e44 <_printf_i+0x238>)
 8011d7a:	2778      	movs	r7, #120	@ 0x78
 8011d7c:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8011d80:	6823      	ldr	r3, [r4, #0]
 8011d82:	6831      	ldr	r1, [r6, #0]
 8011d84:	061f      	lsls	r7, r3, #24
 8011d86:	f851 5b04 	ldr.w	r5, [r1], #4
 8011d8a:	d402      	bmi.n	8011d92 <_printf_i+0x186>
 8011d8c:	065f      	lsls	r7, r3, #25
 8011d8e:	bf48      	it	mi
 8011d90:	b2ad      	uxthmi	r5, r5
 8011d92:	6031      	str	r1, [r6, #0]
 8011d94:	07d9      	lsls	r1, r3, #31
 8011d96:	bf44      	itt	mi
 8011d98:	f043 0320 	orrmi.w	r3, r3, #32
 8011d9c:	6023      	strmi	r3, [r4, #0]
 8011d9e:	b11d      	cbz	r5, 8011da8 <_printf_i+0x19c>
 8011da0:	2310      	movs	r3, #16
 8011da2:	e7ad      	b.n	8011d00 <_printf_i+0xf4>
 8011da4:	4826      	ldr	r0, [pc, #152]	@ (8011e40 <_printf_i+0x234>)
 8011da6:	e7e9      	b.n	8011d7c <_printf_i+0x170>
 8011da8:	6823      	ldr	r3, [r4, #0]
 8011daa:	f023 0320 	bic.w	r3, r3, #32
 8011dae:	6023      	str	r3, [r4, #0]
 8011db0:	e7f6      	b.n	8011da0 <_printf_i+0x194>
 8011db2:	4616      	mov	r6, r2
 8011db4:	e7bd      	b.n	8011d32 <_printf_i+0x126>
 8011db6:	6833      	ldr	r3, [r6, #0]
 8011db8:	6825      	ldr	r5, [r4, #0]
 8011dba:	6961      	ldr	r1, [r4, #20]
 8011dbc:	1d18      	adds	r0, r3, #4
 8011dbe:	6030      	str	r0, [r6, #0]
 8011dc0:	062e      	lsls	r6, r5, #24
 8011dc2:	681b      	ldr	r3, [r3, #0]
 8011dc4:	d501      	bpl.n	8011dca <_printf_i+0x1be>
 8011dc6:	6019      	str	r1, [r3, #0]
 8011dc8:	e002      	b.n	8011dd0 <_printf_i+0x1c4>
 8011dca:	0668      	lsls	r0, r5, #25
 8011dcc:	d5fb      	bpl.n	8011dc6 <_printf_i+0x1ba>
 8011dce:	8019      	strh	r1, [r3, #0]
 8011dd0:	2300      	movs	r3, #0
 8011dd2:	6123      	str	r3, [r4, #16]
 8011dd4:	4616      	mov	r6, r2
 8011dd6:	e7bc      	b.n	8011d52 <_printf_i+0x146>
 8011dd8:	6833      	ldr	r3, [r6, #0]
 8011dda:	1d1a      	adds	r2, r3, #4
 8011ddc:	6032      	str	r2, [r6, #0]
 8011dde:	681e      	ldr	r6, [r3, #0]
 8011de0:	6862      	ldr	r2, [r4, #4]
 8011de2:	2100      	movs	r1, #0
 8011de4:	4630      	mov	r0, r6
 8011de6:	f7ee f9f3 	bl	80001d0 <memchr>
 8011dea:	b108      	cbz	r0, 8011df0 <_printf_i+0x1e4>
 8011dec:	1b80      	subs	r0, r0, r6
 8011dee:	6060      	str	r0, [r4, #4]
 8011df0:	6863      	ldr	r3, [r4, #4]
 8011df2:	6123      	str	r3, [r4, #16]
 8011df4:	2300      	movs	r3, #0
 8011df6:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8011dfa:	e7aa      	b.n	8011d52 <_printf_i+0x146>
 8011dfc:	6923      	ldr	r3, [r4, #16]
 8011dfe:	4632      	mov	r2, r6
 8011e00:	4649      	mov	r1, r9
 8011e02:	4640      	mov	r0, r8
 8011e04:	47d0      	blx	sl
 8011e06:	3001      	adds	r0, #1
 8011e08:	d0ad      	beq.n	8011d66 <_printf_i+0x15a>
 8011e0a:	6823      	ldr	r3, [r4, #0]
 8011e0c:	079b      	lsls	r3, r3, #30
 8011e0e:	d413      	bmi.n	8011e38 <_printf_i+0x22c>
 8011e10:	68e0      	ldr	r0, [r4, #12]
 8011e12:	9b03      	ldr	r3, [sp, #12]
 8011e14:	4298      	cmp	r0, r3
 8011e16:	bfb8      	it	lt
 8011e18:	4618      	movlt	r0, r3
 8011e1a:	e7a6      	b.n	8011d6a <_printf_i+0x15e>
 8011e1c:	2301      	movs	r3, #1
 8011e1e:	4632      	mov	r2, r6
 8011e20:	4649      	mov	r1, r9
 8011e22:	4640      	mov	r0, r8
 8011e24:	47d0      	blx	sl
 8011e26:	3001      	adds	r0, #1
 8011e28:	d09d      	beq.n	8011d66 <_printf_i+0x15a>
 8011e2a:	3501      	adds	r5, #1
 8011e2c:	68e3      	ldr	r3, [r4, #12]
 8011e2e:	9903      	ldr	r1, [sp, #12]
 8011e30:	1a5b      	subs	r3, r3, r1
 8011e32:	42ab      	cmp	r3, r5
 8011e34:	dcf2      	bgt.n	8011e1c <_printf_i+0x210>
 8011e36:	e7eb      	b.n	8011e10 <_printf_i+0x204>
 8011e38:	2500      	movs	r5, #0
 8011e3a:	f104 0619 	add.w	r6, r4, #25
 8011e3e:	e7f5      	b.n	8011e2c <_printf_i+0x220>
 8011e40:	080132e4 	.word	0x080132e4
 8011e44:	080132f5 	.word	0x080132f5

08011e48 <__sflush_r>:
 8011e48:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8011e4c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8011e50:	0716      	lsls	r6, r2, #28
 8011e52:	4605      	mov	r5, r0
 8011e54:	460c      	mov	r4, r1
 8011e56:	d454      	bmi.n	8011f02 <__sflush_r+0xba>
 8011e58:	684b      	ldr	r3, [r1, #4]
 8011e5a:	2b00      	cmp	r3, #0
 8011e5c:	dc02      	bgt.n	8011e64 <__sflush_r+0x1c>
 8011e5e:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 8011e60:	2b00      	cmp	r3, #0
 8011e62:	dd48      	ble.n	8011ef6 <__sflush_r+0xae>
 8011e64:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8011e66:	2e00      	cmp	r6, #0
 8011e68:	d045      	beq.n	8011ef6 <__sflush_r+0xae>
 8011e6a:	2300      	movs	r3, #0
 8011e6c:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 8011e70:	682f      	ldr	r7, [r5, #0]
 8011e72:	6a21      	ldr	r1, [r4, #32]
 8011e74:	602b      	str	r3, [r5, #0]
 8011e76:	d030      	beq.n	8011eda <__sflush_r+0x92>
 8011e78:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 8011e7a:	89a3      	ldrh	r3, [r4, #12]
 8011e7c:	0759      	lsls	r1, r3, #29
 8011e7e:	d505      	bpl.n	8011e8c <__sflush_r+0x44>
 8011e80:	6863      	ldr	r3, [r4, #4]
 8011e82:	1ad2      	subs	r2, r2, r3
 8011e84:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8011e86:	b10b      	cbz	r3, 8011e8c <__sflush_r+0x44>
 8011e88:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8011e8a:	1ad2      	subs	r2, r2, r3
 8011e8c:	2300      	movs	r3, #0
 8011e8e:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8011e90:	6a21      	ldr	r1, [r4, #32]
 8011e92:	4628      	mov	r0, r5
 8011e94:	47b0      	blx	r6
 8011e96:	1c43      	adds	r3, r0, #1
 8011e98:	89a3      	ldrh	r3, [r4, #12]
 8011e9a:	d106      	bne.n	8011eaa <__sflush_r+0x62>
 8011e9c:	6829      	ldr	r1, [r5, #0]
 8011e9e:	291d      	cmp	r1, #29
 8011ea0:	d82b      	bhi.n	8011efa <__sflush_r+0xb2>
 8011ea2:	4a2a      	ldr	r2, [pc, #168]	@ (8011f4c <__sflush_r+0x104>)
 8011ea4:	40ca      	lsrs	r2, r1
 8011ea6:	07d6      	lsls	r6, r2, #31
 8011ea8:	d527      	bpl.n	8011efa <__sflush_r+0xb2>
 8011eaa:	2200      	movs	r2, #0
 8011eac:	6062      	str	r2, [r4, #4]
 8011eae:	04d9      	lsls	r1, r3, #19
 8011eb0:	6922      	ldr	r2, [r4, #16]
 8011eb2:	6022      	str	r2, [r4, #0]
 8011eb4:	d504      	bpl.n	8011ec0 <__sflush_r+0x78>
 8011eb6:	1c42      	adds	r2, r0, #1
 8011eb8:	d101      	bne.n	8011ebe <__sflush_r+0x76>
 8011eba:	682b      	ldr	r3, [r5, #0]
 8011ebc:	b903      	cbnz	r3, 8011ec0 <__sflush_r+0x78>
 8011ebe:	6560      	str	r0, [r4, #84]	@ 0x54
 8011ec0:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8011ec2:	602f      	str	r7, [r5, #0]
 8011ec4:	b1b9      	cbz	r1, 8011ef6 <__sflush_r+0xae>
 8011ec6:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8011eca:	4299      	cmp	r1, r3
 8011ecc:	d002      	beq.n	8011ed4 <__sflush_r+0x8c>
 8011ece:	4628      	mov	r0, r5
 8011ed0:	f7ff fbd6 	bl	8011680 <_free_r>
 8011ed4:	2300      	movs	r3, #0
 8011ed6:	6363      	str	r3, [r4, #52]	@ 0x34
 8011ed8:	e00d      	b.n	8011ef6 <__sflush_r+0xae>
 8011eda:	2301      	movs	r3, #1
 8011edc:	4628      	mov	r0, r5
 8011ede:	47b0      	blx	r6
 8011ee0:	4602      	mov	r2, r0
 8011ee2:	1c50      	adds	r0, r2, #1
 8011ee4:	d1c9      	bne.n	8011e7a <__sflush_r+0x32>
 8011ee6:	682b      	ldr	r3, [r5, #0]
 8011ee8:	2b00      	cmp	r3, #0
 8011eea:	d0c6      	beq.n	8011e7a <__sflush_r+0x32>
 8011eec:	2b1d      	cmp	r3, #29
 8011eee:	d001      	beq.n	8011ef4 <__sflush_r+0xac>
 8011ef0:	2b16      	cmp	r3, #22
 8011ef2:	d11e      	bne.n	8011f32 <__sflush_r+0xea>
 8011ef4:	602f      	str	r7, [r5, #0]
 8011ef6:	2000      	movs	r0, #0
 8011ef8:	e022      	b.n	8011f40 <__sflush_r+0xf8>
 8011efa:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8011efe:	b21b      	sxth	r3, r3
 8011f00:	e01b      	b.n	8011f3a <__sflush_r+0xf2>
 8011f02:	690f      	ldr	r7, [r1, #16]
 8011f04:	2f00      	cmp	r7, #0
 8011f06:	d0f6      	beq.n	8011ef6 <__sflush_r+0xae>
 8011f08:	0793      	lsls	r3, r2, #30
 8011f0a:	680e      	ldr	r6, [r1, #0]
 8011f0c:	bf08      	it	eq
 8011f0e:	694b      	ldreq	r3, [r1, #20]
 8011f10:	600f      	str	r7, [r1, #0]
 8011f12:	bf18      	it	ne
 8011f14:	2300      	movne	r3, #0
 8011f16:	eba6 0807 	sub.w	r8, r6, r7
 8011f1a:	608b      	str	r3, [r1, #8]
 8011f1c:	f1b8 0f00 	cmp.w	r8, #0
 8011f20:	dde9      	ble.n	8011ef6 <__sflush_r+0xae>
 8011f22:	6a21      	ldr	r1, [r4, #32]
 8011f24:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 8011f26:	4643      	mov	r3, r8
 8011f28:	463a      	mov	r2, r7
 8011f2a:	4628      	mov	r0, r5
 8011f2c:	47b0      	blx	r6
 8011f2e:	2800      	cmp	r0, #0
 8011f30:	dc08      	bgt.n	8011f44 <__sflush_r+0xfc>
 8011f32:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8011f36:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8011f3a:	81a3      	strh	r3, [r4, #12]
 8011f3c:	f04f 30ff 	mov.w	r0, #4294967295
 8011f40:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8011f44:	4407      	add	r7, r0
 8011f46:	eba8 0800 	sub.w	r8, r8, r0
 8011f4a:	e7e7      	b.n	8011f1c <__sflush_r+0xd4>
 8011f4c:	20400001 	.word	0x20400001

08011f50 <_fflush_r>:
 8011f50:	b538      	push	{r3, r4, r5, lr}
 8011f52:	690b      	ldr	r3, [r1, #16]
 8011f54:	4605      	mov	r5, r0
 8011f56:	460c      	mov	r4, r1
 8011f58:	b913      	cbnz	r3, 8011f60 <_fflush_r+0x10>
 8011f5a:	2500      	movs	r5, #0
 8011f5c:	4628      	mov	r0, r5
 8011f5e:	bd38      	pop	{r3, r4, r5, pc}
 8011f60:	b118      	cbz	r0, 8011f6a <_fflush_r+0x1a>
 8011f62:	6a03      	ldr	r3, [r0, #32]
 8011f64:	b90b      	cbnz	r3, 8011f6a <_fflush_r+0x1a>
 8011f66:	f7ff fa47 	bl	80113f8 <__sinit>
 8011f6a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8011f6e:	2b00      	cmp	r3, #0
 8011f70:	d0f3      	beq.n	8011f5a <_fflush_r+0xa>
 8011f72:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8011f74:	07d0      	lsls	r0, r2, #31
 8011f76:	d404      	bmi.n	8011f82 <_fflush_r+0x32>
 8011f78:	0599      	lsls	r1, r3, #22
 8011f7a:	d402      	bmi.n	8011f82 <_fflush_r+0x32>
 8011f7c:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8011f7e:	f7ff fb50 	bl	8011622 <__retarget_lock_acquire_recursive>
 8011f82:	4628      	mov	r0, r5
 8011f84:	4621      	mov	r1, r4
 8011f86:	f7ff ff5f 	bl	8011e48 <__sflush_r>
 8011f8a:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8011f8c:	07da      	lsls	r2, r3, #31
 8011f8e:	4605      	mov	r5, r0
 8011f90:	d4e4      	bmi.n	8011f5c <_fflush_r+0xc>
 8011f92:	89a3      	ldrh	r3, [r4, #12]
 8011f94:	059b      	lsls	r3, r3, #22
 8011f96:	d4e1      	bmi.n	8011f5c <_fflush_r+0xc>
 8011f98:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8011f9a:	f7ff fb43 	bl	8011624 <__retarget_lock_release_recursive>
 8011f9e:	e7dd      	b.n	8011f5c <_fflush_r+0xc>

08011fa0 <fiprintf>:
 8011fa0:	b40e      	push	{r1, r2, r3}
 8011fa2:	b503      	push	{r0, r1, lr}
 8011fa4:	4601      	mov	r1, r0
 8011fa6:	ab03      	add	r3, sp, #12
 8011fa8:	4805      	ldr	r0, [pc, #20]	@ (8011fc0 <fiprintf+0x20>)
 8011faa:	f853 2b04 	ldr.w	r2, [r3], #4
 8011fae:	6800      	ldr	r0, [r0, #0]
 8011fb0:	9301      	str	r3, [sp, #4]
 8011fb2:	f000 f88f 	bl	80120d4 <_vfiprintf_r>
 8011fb6:	b002      	add	sp, #8
 8011fb8:	f85d eb04 	ldr.w	lr, [sp], #4
 8011fbc:	b003      	add	sp, #12
 8011fbe:	4770      	bx	lr
 8011fc0:	200000ac 	.word	0x200000ac

08011fc4 <memmove>:
 8011fc4:	4288      	cmp	r0, r1
 8011fc6:	b510      	push	{r4, lr}
 8011fc8:	eb01 0402 	add.w	r4, r1, r2
 8011fcc:	d902      	bls.n	8011fd4 <memmove+0x10>
 8011fce:	4284      	cmp	r4, r0
 8011fd0:	4623      	mov	r3, r4
 8011fd2:	d807      	bhi.n	8011fe4 <memmove+0x20>
 8011fd4:	1e43      	subs	r3, r0, #1
 8011fd6:	42a1      	cmp	r1, r4
 8011fd8:	d008      	beq.n	8011fec <memmove+0x28>
 8011fda:	f811 2b01 	ldrb.w	r2, [r1], #1
 8011fde:	f803 2f01 	strb.w	r2, [r3, #1]!
 8011fe2:	e7f8      	b.n	8011fd6 <memmove+0x12>
 8011fe4:	4402      	add	r2, r0
 8011fe6:	4601      	mov	r1, r0
 8011fe8:	428a      	cmp	r2, r1
 8011fea:	d100      	bne.n	8011fee <memmove+0x2a>
 8011fec:	bd10      	pop	{r4, pc}
 8011fee:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8011ff2:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8011ff6:	e7f7      	b.n	8011fe8 <memmove+0x24>

08011ff8 <_sbrk_r>:
 8011ff8:	b538      	push	{r3, r4, r5, lr}
 8011ffa:	4d06      	ldr	r5, [pc, #24]	@ (8012014 <_sbrk_r+0x1c>)
 8011ffc:	2300      	movs	r3, #0
 8011ffe:	4604      	mov	r4, r0
 8012000:	4608      	mov	r0, r1
 8012002:	602b      	str	r3, [r5, #0]
 8012004:	f7f1 fb4e 	bl	80036a4 <_sbrk>
 8012008:	1c43      	adds	r3, r0, #1
 801200a:	d102      	bne.n	8012012 <_sbrk_r+0x1a>
 801200c:	682b      	ldr	r3, [r5, #0]
 801200e:	b103      	cbz	r3, 8012012 <_sbrk_r+0x1a>
 8012010:	6023      	str	r3, [r4, #0]
 8012012:	bd38      	pop	{r3, r4, r5, pc}
 8012014:	20004788 	.word	0x20004788

08012018 <abort>:
 8012018:	b508      	push	{r3, lr}
 801201a:	2006      	movs	r0, #6
 801201c:	f000 fa2e 	bl	801247c <raise>
 8012020:	2001      	movs	r0, #1
 8012022:	f7f1 fac7 	bl	80035b4 <_exit>

08012026 <_realloc_r>:
 8012026:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801202a:	4607      	mov	r7, r0
 801202c:	4614      	mov	r4, r2
 801202e:	460d      	mov	r5, r1
 8012030:	b921      	cbnz	r1, 801203c <_realloc_r+0x16>
 8012032:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8012036:	4611      	mov	r1, r2
 8012038:	f7ff bb96 	b.w	8011768 <_malloc_r>
 801203c:	b92a      	cbnz	r2, 801204a <_realloc_r+0x24>
 801203e:	f7ff fb1f 	bl	8011680 <_free_r>
 8012042:	4625      	mov	r5, r4
 8012044:	4628      	mov	r0, r5
 8012046:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 801204a:	f000 fa33 	bl	80124b4 <_malloc_usable_size_r>
 801204e:	4284      	cmp	r4, r0
 8012050:	4606      	mov	r6, r0
 8012052:	d802      	bhi.n	801205a <_realloc_r+0x34>
 8012054:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 8012058:	d8f4      	bhi.n	8012044 <_realloc_r+0x1e>
 801205a:	4621      	mov	r1, r4
 801205c:	4638      	mov	r0, r7
 801205e:	f7ff fb83 	bl	8011768 <_malloc_r>
 8012062:	4680      	mov	r8, r0
 8012064:	b908      	cbnz	r0, 801206a <_realloc_r+0x44>
 8012066:	4645      	mov	r5, r8
 8012068:	e7ec      	b.n	8012044 <_realloc_r+0x1e>
 801206a:	42b4      	cmp	r4, r6
 801206c:	4622      	mov	r2, r4
 801206e:	4629      	mov	r1, r5
 8012070:	bf28      	it	cs
 8012072:	4632      	movcs	r2, r6
 8012074:	f7ff fad7 	bl	8011626 <memcpy>
 8012078:	4629      	mov	r1, r5
 801207a:	4638      	mov	r0, r7
 801207c:	f7ff fb00 	bl	8011680 <_free_r>
 8012080:	e7f1      	b.n	8012066 <_realloc_r+0x40>

08012082 <__sfputc_r>:
 8012082:	6893      	ldr	r3, [r2, #8]
 8012084:	3b01      	subs	r3, #1
 8012086:	2b00      	cmp	r3, #0
 8012088:	b410      	push	{r4}
 801208a:	6093      	str	r3, [r2, #8]
 801208c:	da08      	bge.n	80120a0 <__sfputc_r+0x1e>
 801208e:	6994      	ldr	r4, [r2, #24]
 8012090:	42a3      	cmp	r3, r4
 8012092:	db01      	blt.n	8012098 <__sfputc_r+0x16>
 8012094:	290a      	cmp	r1, #10
 8012096:	d103      	bne.n	80120a0 <__sfputc_r+0x1e>
 8012098:	f85d 4b04 	ldr.w	r4, [sp], #4
 801209c:	f000 b932 	b.w	8012304 <__swbuf_r>
 80120a0:	6813      	ldr	r3, [r2, #0]
 80120a2:	1c58      	adds	r0, r3, #1
 80120a4:	6010      	str	r0, [r2, #0]
 80120a6:	7019      	strb	r1, [r3, #0]
 80120a8:	4608      	mov	r0, r1
 80120aa:	f85d 4b04 	ldr.w	r4, [sp], #4
 80120ae:	4770      	bx	lr

080120b0 <__sfputs_r>:
 80120b0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80120b2:	4606      	mov	r6, r0
 80120b4:	460f      	mov	r7, r1
 80120b6:	4614      	mov	r4, r2
 80120b8:	18d5      	adds	r5, r2, r3
 80120ba:	42ac      	cmp	r4, r5
 80120bc:	d101      	bne.n	80120c2 <__sfputs_r+0x12>
 80120be:	2000      	movs	r0, #0
 80120c0:	e007      	b.n	80120d2 <__sfputs_r+0x22>
 80120c2:	f814 1b01 	ldrb.w	r1, [r4], #1
 80120c6:	463a      	mov	r2, r7
 80120c8:	4630      	mov	r0, r6
 80120ca:	f7ff ffda 	bl	8012082 <__sfputc_r>
 80120ce:	1c43      	adds	r3, r0, #1
 80120d0:	d1f3      	bne.n	80120ba <__sfputs_r+0xa>
 80120d2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

080120d4 <_vfiprintf_r>:
 80120d4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80120d8:	460d      	mov	r5, r1
 80120da:	b09d      	sub	sp, #116	@ 0x74
 80120dc:	4614      	mov	r4, r2
 80120de:	4698      	mov	r8, r3
 80120e0:	4606      	mov	r6, r0
 80120e2:	b118      	cbz	r0, 80120ec <_vfiprintf_r+0x18>
 80120e4:	6a03      	ldr	r3, [r0, #32]
 80120e6:	b90b      	cbnz	r3, 80120ec <_vfiprintf_r+0x18>
 80120e8:	f7ff f986 	bl	80113f8 <__sinit>
 80120ec:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 80120ee:	07d9      	lsls	r1, r3, #31
 80120f0:	d405      	bmi.n	80120fe <_vfiprintf_r+0x2a>
 80120f2:	89ab      	ldrh	r3, [r5, #12]
 80120f4:	059a      	lsls	r2, r3, #22
 80120f6:	d402      	bmi.n	80120fe <_vfiprintf_r+0x2a>
 80120f8:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 80120fa:	f7ff fa92 	bl	8011622 <__retarget_lock_acquire_recursive>
 80120fe:	89ab      	ldrh	r3, [r5, #12]
 8012100:	071b      	lsls	r3, r3, #28
 8012102:	d501      	bpl.n	8012108 <_vfiprintf_r+0x34>
 8012104:	692b      	ldr	r3, [r5, #16]
 8012106:	b99b      	cbnz	r3, 8012130 <_vfiprintf_r+0x5c>
 8012108:	4629      	mov	r1, r5
 801210a:	4630      	mov	r0, r6
 801210c:	f000 f938 	bl	8012380 <__swsetup_r>
 8012110:	b170      	cbz	r0, 8012130 <_vfiprintf_r+0x5c>
 8012112:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8012114:	07dc      	lsls	r4, r3, #31
 8012116:	d504      	bpl.n	8012122 <_vfiprintf_r+0x4e>
 8012118:	f04f 30ff 	mov.w	r0, #4294967295
 801211c:	b01d      	add	sp, #116	@ 0x74
 801211e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8012122:	89ab      	ldrh	r3, [r5, #12]
 8012124:	0598      	lsls	r0, r3, #22
 8012126:	d4f7      	bmi.n	8012118 <_vfiprintf_r+0x44>
 8012128:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 801212a:	f7ff fa7b 	bl	8011624 <__retarget_lock_release_recursive>
 801212e:	e7f3      	b.n	8012118 <_vfiprintf_r+0x44>
 8012130:	2300      	movs	r3, #0
 8012132:	9309      	str	r3, [sp, #36]	@ 0x24
 8012134:	2320      	movs	r3, #32
 8012136:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 801213a:	f8cd 800c 	str.w	r8, [sp, #12]
 801213e:	2330      	movs	r3, #48	@ 0x30
 8012140:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 80122f0 <_vfiprintf_r+0x21c>
 8012144:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8012148:	f04f 0901 	mov.w	r9, #1
 801214c:	4623      	mov	r3, r4
 801214e:	469a      	mov	sl, r3
 8012150:	f813 2b01 	ldrb.w	r2, [r3], #1
 8012154:	b10a      	cbz	r2, 801215a <_vfiprintf_r+0x86>
 8012156:	2a25      	cmp	r2, #37	@ 0x25
 8012158:	d1f9      	bne.n	801214e <_vfiprintf_r+0x7a>
 801215a:	ebba 0b04 	subs.w	fp, sl, r4
 801215e:	d00b      	beq.n	8012178 <_vfiprintf_r+0xa4>
 8012160:	465b      	mov	r3, fp
 8012162:	4622      	mov	r2, r4
 8012164:	4629      	mov	r1, r5
 8012166:	4630      	mov	r0, r6
 8012168:	f7ff ffa2 	bl	80120b0 <__sfputs_r>
 801216c:	3001      	adds	r0, #1
 801216e:	f000 80a7 	beq.w	80122c0 <_vfiprintf_r+0x1ec>
 8012172:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8012174:	445a      	add	r2, fp
 8012176:	9209      	str	r2, [sp, #36]	@ 0x24
 8012178:	f89a 3000 	ldrb.w	r3, [sl]
 801217c:	2b00      	cmp	r3, #0
 801217e:	f000 809f 	beq.w	80122c0 <_vfiprintf_r+0x1ec>
 8012182:	2300      	movs	r3, #0
 8012184:	f04f 32ff 	mov.w	r2, #4294967295
 8012188:	e9cd 2305 	strd	r2, r3, [sp, #20]
 801218c:	f10a 0a01 	add.w	sl, sl, #1
 8012190:	9304      	str	r3, [sp, #16]
 8012192:	9307      	str	r3, [sp, #28]
 8012194:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8012198:	931a      	str	r3, [sp, #104]	@ 0x68
 801219a:	4654      	mov	r4, sl
 801219c:	2205      	movs	r2, #5
 801219e:	f814 1b01 	ldrb.w	r1, [r4], #1
 80121a2:	4853      	ldr	r0, [pc, #332]	@ (80122f0 <_vfiprintf_r+0x21c>)
 80121a4:	f7ee f814 	bl	80001d0 <memchr>
 80121a8:	9a04      	ldr	r2, [sp, #16]
 80121aa:	b9d8      	cbnz	r0, 80121e4 <_vfiprintf_r+0x110>
 80121ac:	06d1      	lsls	r1, r2, #27
 80121ae:	bf44      	itt	mi
 80121b0:	2320      	movmi	r3, #32
 80121b2:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80121b6:	0713      	lsls	r3, r2, #28
 80121b8:	bf44      	itt	mi
 80121ba:	232b      	movmi	r3, #43	@ 0x2b
 80121bc:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80121c0:	f89a 3000 	ldrb.w	r3, [sl]
 80121c4:	2b2a      	cmp	r3, #42	@ 0x2a
 80121c6:	d015      	beq.n	80121f4 <_vfiprintf_r+0x120>
 80121c8:	9a07      	ldr	r2, [sp, #28]
 80121ca:	4654      	mov	r4, sl
 80121cc:	2000      	movs	r0, #0
 80121ce:	f04f 0c0a 	mov.w	ip, #10
 80121d2:	4621      	mov	r1, r4
 80121d4:	f811 3b01 	ldrb.w	r3, [r1], #1
 80121d8:	3b30      	subs	r3, #48	@ 0x30
 80121da:	2b09      	cmp	r3, #9
 80121dc:	d94b      	bls.n	8012276 <_vfiprintf_r+0x1a2>
 80121de:	b1b0      	cbz	r0, 801220e <_vfiprintf_r+0x13a>
 80121e0:	9207      	str	r2, [sp, #28]
 80121e2:	e014      	b.n	801220e <_vfiprintf_r+0x13a>
 80121e4:	eba0 0308 	sub.w	r3, r0, r8
 80121e8:	fa09 f303 	lsl.w	r3, r9, r3
 80121ec:	4313      	orrs	r3, r2
 80121ee:	9304      	str	r3, [sp, #16]
 80121f0:	46a2      	mov	sl, r4
 80121f2:	e7d2      	b.n	801219a <_vfiprintf_r+0xc6>
 80121f4:	9b03      	ldr	r3, [sp, #12]
 80121f6:	1d19      	adds	r1, r3, #4
 80121f8:	681b      	ldr	r3, [r3, #0]
 80121fa:	9103      	str	r1, [sp, #12]
 80121fc:	2b00      	cmp	r3, #0
 80121fe:	bfbb      	ittet	lt
 8012200:	425b      	neglt	r3, r3
 8012202:	f042 0202 	orrlt.w	r2, r2, #2
 8012206:	9307      	strge	r3, [sp, #28]
 8012208:	9307      	strlt	r3, [sp, #28]
 801220a:	bfb8      	it	lt
 801220c:	9204      	strlt	r2, [sp, #16]
 801220e:	7823      	ldrb	r3, [r4, #0]
 8012210:	2b2e      	cmp	r3, #46	@ 0x2e
 8012212:	d10a      	bne.n	801222a <_vfiprintf_r+0x156>
 8012214:	7863      	ldrb	r3, [r4, #1]
 8012216:	2b2a      	cmp	r3, #42	@ 0x2a
 8012218:	d132      	bne.n	8012280 <_vfiprintf_r+0x1ac>
 801221a:	9b03      	ldr	r3, [sp, #12]
 801221c:	1d1a      	adds	r2, r3, #4
 801221e:	681b      	ldr	r3, [r3, #0]
 8012220:	9203      	str	r2, [sp, #12]
 8012222:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8012226:	3402      	adds	r4, #2
 8012228:	9305      	str	r3, [sp, #20]
 801222a:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 8012300 <_vfiprintf_r+0x22c>
 801222e:	7821      	ldrb	r1, [r4, #0]
 8012230:	2203      	movs	r2, #3
 8012232:	4650      	mov	r0, sl
 8012234:	f7ed ffcc 	bl	80001d0 <memchr>
 8012238:	b138      	cbz	r0, 801224a <_vfiprintf_r+0x176>
 801223a:	9b04      	ldr	r3, [sp, #16]
 801223c:	eba0 000a 	sub.w	r0, r0, sl
 8012240:	2240      	movs	r2, #64	@ 0x40
 8012242:	4082      	lsls	r2, r0
 8012244:	4313      	orrs	r3, r2
 8012246:	3401      	adds	r4, #1
 8012248:	9304      	str	r3, [sp, #16]
 801224a:	f814 1b01 	ldrb.w	r1, [r4], #1
 801224e:	4829      	ldr	r0, [pc, #164]	@ (80122f4 <_vfiprintf_r+0x220>)
 8012250:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8012254:	2206      	movs	r2, #6
 8012256:	f7ed ffbb 	bl	80001d0 <memchr>
 801225a:	2800      	cmp	r0, #0
 801225c:	d03f      	beq.n	80122de <_vfiprintf_r+0x20a>
 801225e:	4b26      	ldr	r3, [pc, #152]	@ (80122f8 <_vfiprintf_r+0x224>)
 8012260:	bb1b      	cbnz	r3, 80122aa <_vfiprintf_r+0x1d6>
 8012262:	9b03      	ldr	r3, [sp, #12]
 8012264:	3307      	adds	r3, #7
 8012266:	f023 0307 	bic.w	r3, r3, #7
 801226a:	3308      	adds	r3, #8
 801226c:	9303      	str	r3, [sp, #12]
 801226e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8012270:	443b      	add	r3, r7
 8012272:	9309      	str	r3, [sp, #36]	@ 0x24
 8012274:	e76a      	b.n	801214c <_vfiprintf_r+0x78>
 8012276:	fb0c 3202 	mla	r2, ip, r2, r3
 801227a:	460c      	mov	r4, r1
 801227c:	2001      	movs	r0, #1
 801227e:	e7a8      	b.n	80121d2 <_vfiprintf_r+0xfe>
 8012280:	2300      	movs	r3, #0
 8012282:	3401      	adds	r4, #1
 8012284:	9305      	str	r3, [sp, #20]
 8012286:	4619      	mov	r1, r3
 8012288:	f04f 0c0a 	mov.w	ip, #10
 801228c:	4620      	mov	r0, r4
 801228e:	f810 2b01 	ldrb.w	r2, [r0], #1
 8012292:	3a30      	subs	r2, #48	@ 0x30
 8012294:	2a09      	cmp	r2, #9
 8012296:	d903      	bls.n	80122a0 <_vfiprintf_r+0x1cc>
 8012298:	2b00      	cmp	r3, #0
 801229a:	d0c6      	beq.n	801222a <_vfiprintf_r+0x156>
 801229c:	9105      	str	r1, [sp, #20]
 801229e:	e7c4      	b.n	801222a <_vfiprintf_r+0x156>
 80122a0:	fb0c 2101 	mla	r1, ip, r1, r2
 80122a4:	4604      	mov	r4, r0
 80122a6:	2301      	movs	r3, #1
 80122a8:	e7f0      	b.n	801228c <_vfiprintf_r+0x1b8>
 80122aa:	ab03      	add	r3, sp, #12
 80122ac:	9300      	str	r3, [sp, #0]
 80122ae:	462a      	mov	r2, r5
 80122b0:	4b12      	ldr	r3, [pc, #72]	@ (80122fc <_vfiprintf_r+0x228>)
 80122b2:	a904      	add	r1, sp, #16
 80122b4:	4630      	mov	r0, r6
 80122b6:	f3af 8000 	nop.w
 80122ba:	4607      	mov	r7, r0
 80122bc:	1c78      	adds	r0, r7, #1
 80122be:	d1d6      	bne.n	801226e <_vfiprintf_r+0x19a>
 80122c0:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 80122c2:	07d9      	lsls	r1, r3, #31
 80122c4:	d405      	bmi.n	80122d2 <_vfiprintf_r+0x1fe>
 80122c6:	89ab      	ldrh	r3, [r5, #12]
 80122c8:	059a      	lsls	r2, r3, #22
 80122ca:	d402      	bmi.n	80122d2 <_vfiprintf_r+0x1fe>
 80122cc:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 80122ce:	f7ff f9a9 	bl	8011624 <__retarget_lock_release_recursive>
 80122d2:	89ab      	ldrh	r3, [r5, #12]
 80122d4:	065b      	lsls	r3, r3, #25
 80122d6:	f53f af1f 	bmi.w	8012118 <_vfiprintf_r+0x44>
 80122da:	9809      	ldr	r0, [sp, #36]	@ 0x24
 80122dc:	e71e      	b.n	801211c <_vfiprintf_r+0x48>
 80122de:	ab03      	add	r3, sp, #12
 80122e0:	9300      	str	r3, [sp, #0]
 80122e2:	462a      	mov	r2, r5
 80122e4:	4b05      	ldr	r3, [pc, #20]	@ (80122fc <_vfiprintf_r+0x228>)
 80122e6:	a904      	add	r1, sp, #16
 80122e8:	4630      	mov	r0, r6
 80122ea:	f7ff fc8f 	bl	8011c0c <_printf_i>
 80122ee:	e7e4      	b.n	80122ba <_vfiprintf_r+0x1e6>
 80122f0:	080132d3 	.word	0x080132d3
 80122f4:	080132dd 	.word	0x080132dd
 80122f8:	00000000 	.word	0x00000000
 80122fc:	080120b1 	.word	0x080120b1
 8012300:	080132d9 	.word	0x080132d9

08012304 <__swbuf_r>:
 8012304:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8012306:	460e      	mov	r6, r1
 8012308:	4614      	mov	r4, r2
 801230a:	4605      	mov	r5, r0
 801230c:	b118      	cbz	r0, 8012316 <__swbuf_r+0x12>
 801230e:	6a03      	ldr	r3, [r0, #32]
 8012310:	b90b      	cbnz	r3, 8012316 <__swbuf_r+0x12>
 8012312:	f7ff f871 	bl	80113f8 <__sinit>
 8012316:	69a3      	ldr	r3, [r4, #24]
 8012318:	60a3      	str	r3, [r4, #8]
 801231a:	89a3      	ldrh	r3, [r4, #12]
 801231c:	071a      	lsls	r2, r3, #28
 801231e:	d501      	bpl.n	8012324 <__swbuf_r+0x20>
 8012320:	6923      	ldr	r3, [r4, #16]
 8012322:	b943      	cbnz	r3, 8012336 <__swbuf_r+0x32>
 8012324:	4621      	mov	r1, r4
 8012326:	4628      	mov	r0, r5
 8012328:	f000 f82a 	bl	8012380 <__swsetup_r>
 801232c:	b118      	cbz	r0, 8012336 <__swbuf_r+0x32>
 801232e:	f04f 37ff 	mov.w	r7, #4294967295
 8012332:	4638      	mov	r0, r7
 8012334:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8012336:	6823      	ldr	r3, [r4, #0]
 8012338:	6922      	ldr	r2, [r4, #16]
 801233a:	1a98      	subs	r0, r3, r2
 801233c:	6963      	ldr	r3, [r4, #20]
 801233e:	b2f6      	uxtb	r6, r6
 8012340:	4283      	cmp	r3, r0
 8012342:	4637      	mov	r7, r6
 8012344:	dc05      	bgt.n	8012352 <__swbuf_r+0x4e>
 8012346:	4621      	mov	r1, r4
 8012348:	4628      	mov	r0, r5
 801234a:	f7ff fe01 	bl	8011f50 <_fflush_r>
 801234e:	2800      	cmp	r0, #0
 8012350:	d1ed      	bne.n	801232e <__swbuf_r+0x2a>
 8012352:	68a3      	ldr	r3, [r4, #8]
 8012354:	3b01      	subs	r3, #1
 8012356:	60a3      	str	r3, [r4, #8]
 8012358:	6823      	ldr	r3, [r4, #0]
 801235a:	1c5a      	adds	r2, r3, #1
 801235c:	6022      	str	r2, [r4, #0]
 801235e:	701e      	strb	r6, [r3, #0]
 8012360:	6962      	ldr	r2, [r4, #20]
 8012362:	1c43      	adds	r3, r0, #1
 8012364:	429a      	cmp	r2, r3
 8012366:	d004      	beq.n	8012372 <__swbuf_r+0x6e>
 8012368:	89a3      	ldrh	r3, [r4, #12]
 801236a:	07db      	lsls	r3, r3, #31
 801236c:	d5e1      	bpl.n	8012332 <__swbuf_r+0x2e>
 801236e:	2e0a      	cmp	r6, #10
 8012370:	d1df      	bne.n	8012332 <__swbuf_r+0x2e>
 8012372:	4621      	mov	r1, r4
 8012374:	4628      	mov	r0, r5
 8012376:	f7ff fdeb 	bl	8011f50 <_fflush_r>
 801237a:	2800      	cmp	r0, #0
 801237c:	d0d9      	beq.n	8012332 <__swbuf_r+0x2e>
 801237e:	e7d6      	b.n	801232e <__swbuf_r+0x2a>

08012380 <__swsetup_r>:
 8012380:	b538      	push	{r3, r4, r5, lr}
 8012382:	4b29      	ldr	r3, [pc, #164]	@ (8012428 <__swsetup_r+0xa8>)
 8012384:	4605      	mov	r5, r0
 8012386:	6818      	ldr	r0, [r3, #0]
 8012388:	460c      	mov	r4, r1
 801238a:	b118      	cbz	r0, 8012394 <__swsetup_r+0x14>
 801238c:	6a03      	ldr	r3, [r0, #32]
 801238e:	b90b      	cbnz	r3, 8012394 <__swsetup_r+0x14>
 8012390:	f7ff f832 	bl	80113f8 <__sinit>
 8012394:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8012398:	0719      	lsls	r1, r3, #28
 801239a:	d422      	bmi.n	80123e2 <__swsetup_r+0x62>
 801239c:	06da      	lsls	r2, r3, #27
 801239e:	d407      	bmi.n	80123b0 <__swsetup_r+0x30>
 80123a0:	2209      	movs	r2, #9
 80123a2:	602a      	str	r2, [r5, #0]
 80123a4:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80123a8:	81a3      	strh	r3, [r4, #12]
 80123aa:	f04f 30ff 	mov.w	r0, #4294967295
 80123ae:	e033      	b.n	8012418 <__swsetup_r+0x98>
 80123b0:	0758      	lsls	r0, r3, #29
 80123b2:	d512      	bpl.n	80123da <__swsetup_r+0x5a>
 80123b4:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 80123b6:	b141      	cbz	r1, 80123ca <__swsetup_r+0x4a>
 80123b8:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 80123bc:	4299      	cmp	r1, r3
 80123be:	d002      	beq.n	80123c6 <__swsetup_r+0x46>
 80123c0:	4628      	mov	r0, r5
 80123c2:	f7ff f95d 	bl	8011680 <_free_r>
 80123c6:	2300      	movs	r3, #0
 80123c8:	6363      	str	r3, [r4, #52]	@ 0x34
 80123ca:	89a3      	ldrh	r3, [r4, #12]
 80123cc:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 80123d0:	81a3      	strh	r3, [r4, #12]
 80123d2:	2300      	movs	r3, #0
 80123d4:	6063      	str	r3, [r4, #4]
 80123d6:	6923      	ldr	r3, [r4, #16]
 80123d8:	6023      	str	r3, [r4, #0]
 80123da:	89a3      	ldrh	r3, [r4, #12]
 80123dc:	f043 0308 	orr.w	r3, r3, #8
 80123e0:	81a3      	strh	r3, [r4, #12]
 80123e2:	6923      	ldr	r3, [r4, #16]
 80123e4:	b94b      	cbnz	r3, 80123fa <__swsetup_r+0x7a>
 80123e6:	89a3      	ldrh	r3, [r4, #12]
 80123e8:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 80123ec:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80123f0:	d003      	beq.n	80123fa <__swsetup_r+0x7a>
 80123f2:	4621      	mov	r1, r4
 80123f4:	4628      	mov	r0, r5
 80123f6:	f000 f88b 	bl	8012510 <__smakebuf_r>
 80123fa:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80123fe:	f013 0201 	ands.w	r2, r3, #1
 8012402:	d00a      	beq.n	801241a <__swsetup_r+0x9a>
 8012404:	2200      	movs	r2, #0
 8012406:	60a2      	str	r2, [r4, #8]
 8012408:	6962      	ldr	r2, [r4, #20]
 801240a:	4252      	negs	r2, r2
 801240c:	61a2      	str	r2, [r4, #24]
 801240e:	6922      	ldr	r2, [r4, #16]
 8012410:	b942      	cbnz	r2, 8012424 <__swsetup_r+0xa4>
 8012412:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 8012416:	d1c5      	bne.n	80123a4 <__swsetup_r+0x24>
 8012418:	bd38      	pop	{r3, r4, r5, pc}
 801241a:	0799      	lsls	r1, r3, #30
 801241c:	bf58      	it	pl
 801241e:	6962      	ldrpl	r2, [r4, #20]
 8012420:	60a2      	str	r2, [r4, #8]
 8012422:	e7f4      	b.n	801240e <__swsetup_r+0x8e>
 8012424:	2000      	movs	r0, #0
 8012426:	e7f7      	b.n	8012418 <__swsetup_r+0x98>
 8012428:	200000ac 	.word	0x200000ac

0801242c <_raise_r>:
 801242c:	291f      	cmp	r1, #31
 801242e:	b538      	push	{r3, r4, r5, lr}
 8012430:	4605      	mov	r5, r0
 8012432:	460c      	mov	r4, r1
 8012434:	d904      	bls.n	8012440 <_raise_r+0x14>
 8012436:	2316      	movs	r3, #22
 8012438:	6003      	str	r3, [r0, #0]
 801243a:	f04f 30ff 	mov.w	r0, #4294967295
 801243e:	bd38      	pop	{r3, r4, r5, pc}
 8012440:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 8012442:	b112      	cbz	r2, 801244a <_raise_r+0x1e>
 8012444:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8012448:	b94b      	cbnz	r3, 801245e <_raise_r+0x32>
 801244a:	4628      	mov	r0, r5
 801244c:	f000 f830 	bl	80124b0 <_getpid_r>
 8012450:	4622      	mov	r2, r4
 8012452:	4601      	mov	r1, r0
 8012454:	4628      	mov	r0, r5
 8012456:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 801245a:	f000 b817 	b.w	801248c <_kill_r>
 801245e:	2b01      	cmp	r3, #1
 8012460:	d00a      	beq.n	8012478 <_raise_r+0x4c>
 8012462:	1c59      	adds	r1, r3, #1
 8012464:	d103      	bne.n	801246e <_raise_r+0x42>
 8012466:	2316      	movs	r3, #22
 8012468:	6003      	str	r3, [r0, #0]
 801246a:	2001      	movs	r0, #1
 801246c:	e7e7      	b.n	801243e <_raise_r+0x12>
 801246e:	2100      	movs	r1, #0
 8012470:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 8012474:	4620      	mov	r0, r4
 8012476:	4798      	blx	r3
 8012478:	2000      	movs	r0, #0
 801247a:	e7e0      	b.n	801243e <_raise_r+0x12>

0801247c <raise>:
 801247c:	4b02      	ldr	r3, [pc, #8]	@ (8012488 <raise+0xc>)
 801247e:	4601      	mov	r1, r0
 8012480:	6818      	ldr	r0, [r3, #0]
 8012482:	f7ff bfd3 	b.w	801242c <_raise_r>
 8012486:	bf00      	nop
 8012488:	200000ac 	.word	0x200000ac

0801248c <_kill_r>:
 801248c:	b538      	push	{r3, r4, r5, lr}
 801248e:	4d07      	ldr	r5, [pc, #28]	@ (80124ac <_kill_r+0x20>)
 8012490:	2300      	movs	r3, #0
 8012492:	4604      	mov	r4, r0
 8012494:	4608      	mov	r0, r1
 8012496:	4611      	mov	r1, r2
 8012498:	602b      	str	r3, [r5, #0]
 801249a:	f7f1 f87b 	bl	8003594 <_kill>
 801249e:	1c43      	adds	r3, r0, #1
 80124a0:	d102      	bne.n	80124a8 <_kill_r+0x1c>
 80124a2:	682b      	ldr	r3, [r5, #0]
 80124a4:	b103      	cbz	r3, 80124a8 <_kill_r+0x1c>
 80124a6:	6023      	str	r3, [r4, #0]
 80124a8:	bd38      	pop	{r3, r4, r5, pc}
 80124aa:	bf00      	nop
 80124ac:	20004788 	.word	0x20004788

080124b0 <_getpid_r>:
 80124b0:	f7f1 b868 	b.w	8003584 <_getpid>

080124b4 <_malloc_usable_size_r>:
 80124b4:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80124b8:	1f18      	subs	r0, r3, #4
 80124ba:	2b00      	cmp	r3, #0
 80124bc:	bfbc      	itt	lt
 80124be:	580b      	ldrlt	r3, [r1, r0]
 80124c0:	18c0      	addlt	r0, r0, r3
 80124c2:	4770      	bx	lr

080124c4 <__swhatbuf_r>:
 80124c4:	b570      	push	{r4, r5, r6, lr}
 80124c6:	460c      	mov	r4, r1
 80124c8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80124cc:	2900      	cmp	r1, #0
 80124ce:	b096      	sub	sp, #88	@ 0x58
 80124d0:	4615      	mov	r5, r2
 80124d2:	461e      	mov	r6, r3
 80124d4:	da0d      	bge.n	80124f2 <__swhatbuf_r+0x2e>
 80124d6:	89a3      	ldrh	r3, [r4, #12]
 80124d8:	f013 0f80 	tst.w	r3, #128	@ 0x80
 80124dc:	f04f 0100 	mov.w	r1, #0
 80124e0:	bf14      	ite	ne
 80124e2:	2340      	movne	r3, #64	@ 0x40
 80124e4:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 80124e8:	2000      	movs	r0, #0
 80124ea:	6031      	str	r1, [r6, #0]
 80124ec:	602b      	str	r3, [r5, #0]
 80124ee:	b016      	add	sp, #88	@ 0x58
 80124f0:	bd70      	pop	{r4, r5, r6, pc}
 80124f2:	466a      	mov	r2, sp
 80124f4:	f000 f848 	bl	8012588 <_fstat_r>
 80124f8:	2800      	cmp	r0, #0
 80124fa:	dbec      	blt.n	80124d6 <__swhatbuf_r+0x12>
 80124fc:	9901      	ldr	r1, [sp, #4]
 80124fe:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 8012502:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 8012506:	4259      	negs	r1, r3
 8012508:	4159      	adcs	r1, r3
 801250a:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 801250e:	e7eb      	b.n	80124e8 <__swhatbuf_r+0x24>

08012510 <__smakebuf_r>:
 8012510:	898b      	ldrh	r3, [r1, #12]
 8012512:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8012514:	079d      	lsls	r5, r3, #30
 8012516:	4606      	mov	r6, r0
 8012518:	460c      	mov	r4, r1
 801251a:	d507      	bpl.n	801252c <__smakebuf_r+0x1c>
 801251c:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 8012520:	6023      	str	r3, [r4, #0]
 8012522:	6123      	str	r3, [r4, #16]
 8012524:	2301      	movs	r3, #1
 8012526:	6163      	str	r3, [r4, #20]
 8012528:	b003      	add	sp, #12
 801252a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 801252c:	ab01      	add	r3, sp, #4
 801252e:	466a      	mov	r2, sp
 8012530:	f7ff ffc8 	bl	80124c4 <__swhatbuf_r>
 8012534:	9f00      	ldr	r7, [sp, #0]
 8012536:	4605      	mov	r5, r0
 8012538:	4639      	mov	r1, r7
 801253a:	4630      	mov	r0, r6
 801253c:	f7ff f914 	bl	8011768 <_malloc_r>
 8012540:	b948      	cbnz	r0, 8012556 <__smakebuf_r+0x46>
 8012542:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8012546:	059a      	lsls	r2, r3, #22
 8012548:	d4ee      	bmi.n	8012528 <__smakebuf_r+0x18>
 801254a:	f023 0303 	bic.w	r3, r3, #3
 801254e:	f043 0302 	orr.w	r3, r3, #2
 8012552:	81a3      	strh	r3, [r4, #12]
 8012554:	e7e2      	b.n	801251c <__smakebuf_r+0xc>
 8012556:	89a3      	ldrh	r3, [r4, #12]
 8012558:	6020      	str	r0, [r4, #0]
 801255a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 801255e:	81a3      	strh	r3, [r4, #12]
 8012560:	9b01      	ldr	r3, [sp, #4]
 8012562:	e9c4 0704 	strd	r0, r7, [r4, #16]
 8012566:	b15b      	cbz	r3, 8012580 <__smakebuf_r+0x70>
 8012568:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 801256c:	4630      	mov	r0, r6
 801256e:	f000 f81d 	bl	80125ac <_isatty_r>
 8012572:	b128      	cbz	r0, 8012580 <__smakebuf_r+0x70>
 8012574:	89a3      	ldrh	r3, [r4, #12]
 8012576:	f023 0303 	bic.w	r3, r3, #3
 801257a:	f043 0301 	orr.w	r3, r3, #1
 801257e:	81a3      	strh	r3, [r4, #12]
 8012580:	89a3      	ldrh	r3, [r4, #12]
 8012582:	431d      	orrs	r5, r3
 8012584:	81a5      	strh	r5, [r4, #12]
 8012586:	e7cf      	b.n	8012528 <__smakebuf_r+0x18>

08012588 <_fstat_r>:
 8012588:	b538      	push	{r3, r4, r5, lr}
 801258a:	4d07      	ldr	r5, [pc, #28]	@ (80125a8 <_fstat_r+0x20>)
 801258c:	2300      	movs	r3, #0
 801258e:	4604      	mov	r4, r0
 8012590:	4608      	mov	r0, r1
 8012592:	4611      	mov	r1, r2
 8012594:	602b      	str	r3, [r5, #0]
 8012596:	f7f1 f85d 	bl	8003654 <_fstat>
 801259a:	1c43      	adds	r3, r0, #1
 801259c:	d102      	bne.n	80125a4 <_fstat_r+0x1c>
 801259e:	682b      	ldr	r3, [r5, #0]
 80125a0:	b103      	cbz	r3, 80125a4 <_fstat_r+0x1c>
 80125a2:	6023      	str	r3, [r4, #0]
 80125a4:	bd38      	pop	{r3, r4, r5, pc}
 80125a6:	bf00      	nop
 80125a8:	20004788 	.word	0x20004788

080125ac <_isatty_r>:
 80125ac:	b538      	push	{r3, r4, r5, lr}
 80125ae:	4d06      	ldr	r5, [pc, #24]	@ (80125c8 <_isatty_r+0x1c>)
 80125b0:	2300      	movs	r3, #0
 80125b2:	4604      	mov	r4, r0
 80125b4:	4608      	mov	r0, r1
 80125b6:	602b      	str	r3, [r5, #0]
 80125b8:	f7f1 f85c 	bl	8003674 <_isatty>
 80125bc:	1c43      	adds	r3, r0, #1
 80125be:	d102      	bne.n	80125c6 <_isatty_r+0x1a>
 80125c0:	682b      	ldr	r3, [r5, #0]
 80125c2:	b103      	cbz	r3, 80125c6 <_isatty_r+0x1a>
 80125c4:	6023      	str	r3, [r4, #0]
 80125c6:	bd38      	pop	{r3, r4, r5, pc}
 80125c8:	20004788 	.word	0x20004788

080125cc <_init>:
 80125cc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80125ce:	bf00      	nop
 80125d0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80125d2:	bc08      	pop	{r3}
 80125d4:	469e      	mov	lr, r3
 80125d6:	4770      	bx	lr

080125d8 <_fini>:
 80125d8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80125da:	bf00      	nop
 80125dc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80125de:	bc08      	pop	{r3}
 80125e0:	469e      	mov	lr, r3
 80125e2:	4770      	bx	lr
