{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1743079565088 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition " "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1743079565088 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Mar 27 20:46:04 2025 " "Processing started: Thu Mar 27 20:46:04 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1743079565088 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743079565088 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off projectML -c projectML " "Command: quartus_map --read_settings_files=on --write_settings_files=off projectML -c projectML" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743079565089 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1743079565335 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1743079565335 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "layer.sv 1 1 " "Found 1 design units, including 1 entities, in source file layer.sv" { { "Info" "ISGN_ENTITY_NAME" "1 layer " "Found entity 1: layer" {  } { { "layer.sv" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/layer.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743079574894 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743079574894 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sigmoid.sv 1 1 " "Found 1 design units, including 1 entities, in source file sigmoid.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sigmoid " "Found entity 1: sigmoid" {  } { { "sigmoid.sv" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/sigmoid.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743079574896 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743079574896 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ff_network.sv 1 1 " "Found 1 design units, including 1 entities, in source file ff_network.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ff_network " "Found entity 1: ff_network" {  } { { "ff_network.sv" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/ff_network.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743079574898 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743079574898 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "manager.sv 1 1 " "Found 1 design units, including 1 entities, in source file manager.sv" { { "Info" "ISGN_ENTITY_NAME" "1 manager " "Found entity 1: manager" {  } { { "manager.sv" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/manager.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743079574901 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743079574901 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "ff_network " "Elaborating entity \"ff_network\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1743079574943 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "manager manager:manager_inst " "Elaborating entity \"manager\" for hierarchy \"manager:manager_inst\"" {  } { { "ff_network.sv" "manager_inst" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/ff_network.sv" 73 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743079574946 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "1280 360 manager.sv(286) " "Verilog HDL assignment warning at manager.sv(286): truncated value with size 1280 to match size of target (360)" {  } { { "manager.sv" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/manager.sv" 286 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743079574991 "|ff_network|manager:manager_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 32 manager.sv(317) " "Verilog HDL assignment warning at manager.sv(317): truncated value with size 64 to match size of target (32)" {  } { { "manager.sv" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/manager.sv" 317 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743079574994 "|ff_network|manager:manager_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "layer layer:layer_inst_in " "Elaborating entity \"layer\" for hierarchy \"layer:layer_inst_in\"" {  } { { "ff_network.sv" "layer_inst_in" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/ff_network.sv" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743079575373 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "zero layer.sv(28) " "Verilog HDL or VHDL warning at layer.sv(28): object \"zero\" assigned a value but never read" {  } { { "layer.sv" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/layer.sv" 28 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1743079575377 "|ff_network|layer:layer_inst_in"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w\[0\]\[0\] layer.sv(34) " "Inferred latch for \"w\[0\]\[0\]\" at layer.sv(34)" {  } { { "layer.sv" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/layer.sv" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1743079575377 "|ff_network|layer:layer_inst_in"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w\[0\]\[1\] layer.sv(34) " "Inferred latch for \"w\[0\]\[1\]\" at layer.sv(34)" {  } { { "layer.sv" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/layer.sv" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1743079575377 "|ff_network|layer:layer_inst_in"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w\[0\]\[2\] layer.sv(34) " "Inferred latch for \"w\[0\]\[2\]\" at layer.sv(34)" {  } { { "layer.sv" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/layer.sv" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1743079575377 "|ff_network|layer:layer_inst_in"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w\[0\]\[3\] layer.sv(34) " "Inferred latch for \"w\[0\]\[3\]\" at layer.sv(34)" {  } { { "layer.sv" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/layer.sv" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1743079575377 "|ff_network|layer:layer_inst_in"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w\[0\]\[4\] layer.sv(34) " "Inferred latch for \"w\[0\]\[4\]\" at layer.sv(34)" {  } { { "layer.sv" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/layer.sv" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1743079575377 "|ff_network|layer:layer_inst_in"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w\[0\]\[5\] layer.sv(34) " "Inferred latch for \"w\[0\]\[5\]\" at layer.sv(34)" {  } { { "layer.sv" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/layer.sv" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1743079575377 "|ff_network|layer:layer_inst_in"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w\[0\]\[6\] layer.sv(34) " "Inferred latch for \"w\[0\]\[6\]\" at layer.sv(34)" {  } { { "layer.sv" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/layer.sv" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1743079575377 "|ff_network|layer:layer_inst_in"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w\[0\]\[7\] layer.sv(34) " "Inferred latch for \"w\[0\]\[7\]\" at layer.sv(34)" {  } { { "layer.sv" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/layer.sv" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1743079575378 "|ff_network|layer:layer_inst_in"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w\[0\]\[8\] layer.sv(34) " "Inferred latch for \"w\[0\]\[8\]\" at layer.sv(34)" {  } { { "layer.sv" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/layer.sv" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1743079575378 "|ff_network|layer:layer_inst_in"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w\[1\]\[0\] layer.sv(34) " "Inferred latch for \"w\[1\]\[0\]\" at layer.sv(34)" {  } { { "layer.sv" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/layer.sv" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1743079575378 "|ff_network|layer:layer_inst_in"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w\[1\]\[1\] layer.sv(34) " "Inferred latch for \"w\[1\]\[1\]\" at layer.sv(34)" {  } { { "layer.sv" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/layer.sv" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1743079575378 "|ff_network|layer:layer_inst_in"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w\[1\]\[2\] layer.sv(34) " "Inferred latch for \"w\[1\]\[2\]\" at layer.sv(34)" {  } { { "layer.sv" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/layer.sv" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1743079575378 "|ff_network|layer:layer_inst_in"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w\[1\]\[3\] layer.sv(34) " "Inferred latch for \"w\[1\]\[3\]\" at layer.sv(34)" {  } { { "layer.sv" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/layer.sv" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1743079575378 "|ff_network|layer:layer_inst_in"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w\[1\]\[4\] layer.sv(34) " "Inferred latch for \"w\[1\]\[4\]\" at layer.sv(34)" {  } { { "layer.sv" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/layer.sv" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1743079575378 "|ff_network|layer:layer_inst_in"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w\[1\]\[5\] layer.sv(34) " "Inferred latch for \"w\[1\]\[5\]\" at layer.sv(34)" {  } { { "layer.sv" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/layer.sv" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1743079575378 "|ff_network|layer:layer_inst_in"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w\[1\]\[6\] layer.sv(34) " "Inferred latch for \"w\[1\]\[6\]\" at layer.sv(34)" {  } { { "layer.sv" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/layer.sv" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1743079575378 "|ff_network|layer:layer_inst_in"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w\[1\]\[7\] layer.sv(34) " "Inferred latch for \"w\[1\]\[7\]\" at layer.sv(34)" {  } { { "layer.sv" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/layer.sv" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1743079575378 "|ff_network|layer:layer_inst_in"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w\[1\]\[8\] layer.sv(34) " "Inferred latch for \"w\[1\]\[8\]\" at layer.sv(34)" {  } { { "layer.sv" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/layer.sv" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1743079575378 "|ff_network|layer:layer_inst_in"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w\[2\]\[0\] layer.sv(34) " "Inferred latch for \"w\[2\]\[0\]\" at layer.sv(34)" {  } { { "layer.sv" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/layer.sv" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1743079575378 "|ff_network|layer:layer_inst_in"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w\[2\]\[1\] layer.sv(34) " "Inferred latch for \"w\[2\]\[1\]\" at layer.sv(34)" {  } { { "layer.sv" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/layer.sv" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1743079575378 "|ff_network|layer:layer_inst_in"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w\[2\]\[2\] layer.sv(34) " "Inferred latch for \"w\[2\]\[2\]\" at layer.sv(34)" {  } { { "layer.sv" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/layer.sv" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1743079575378 "|ff_network|layer:layer_inst_in"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w\[2\]\[3\] layer.sv(34) " "Inferred latch for \"w\[2\]\[3\]\" at layer.sv(34)" {  } { { "layer.sv" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/layer.sv" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1743079575378 "|ff_network|layer:layer_inst_in"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w\[2\]\[4\] layer.sv(34) " "Inferred latch for \"w\[2\]\[4\]\" at layer.sv(34)" {  } { { "layer.sv" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/layer.sv" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1743079575378 "|ff_network|layer:layer_inst_in"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w\[2\]\[5\] layer.sv(34) " "Inferred latch for \"w\[2\]\[5\]\" at layer.sv(34)" {  } { { "layer.sv" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/layer.sv" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1743079575378 "|ff_network|layer:layer_inst_in"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w\[2\]\[6\] layer.sv(34) " "Inferred latch for \"w\[2\]\[6\]\" at layer.sv(34)" {  } { { "layer.sv" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/layer.sv" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1743079575378 "|ff_network|layer:layer_inst_in"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w\[2\]\[7\] layer.sv(34) " "Inferred latch for \"w\[2\]\[7\]\" at layer.sv(34)" {  } { { "layer.sv" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/layer.sv" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1743079575378 "|ff_network|layer:layer_inst_in"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w\[2\]\[8\] layer.sv(34) " "Inferred latch for \"w\[2\]\[8\]\" at layer.sv(34)" {  } { { "layer.sv" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/layer.sv" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1743079575378 "|ff_network|layer:layer_inst_in"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w\[3\]\[0\] layer.sv(34) " "Inferred latch for \"w\[3\]\[0\]\" at layer.sv(34)" {  } { { "layer.sv" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/layer.sv" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1743079575378 "|ff_network|layer:layer_inst_in"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w\[3\]\[1\] layer.sv(34) " "Inferred latch for \"w\[3\]\[1\]\" at layer.sv(34)" {  } { { "layer.sv" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/layer.sv" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1743079575378 "|ff_network|layer:layer_inst_in"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w\[3\]\[2\] layer.sv(34) " "Inferred latch for \"w\[3\]\[2\]\" at layer.sv(34)" {  } { { "layer.sv" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/layer.sv" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1743079575378 "|ff_network|layer:layer_inst_in"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w\[3\]\[3\] layer.sv(34) " "Inferred latch for \"w\[3\]\[3\]\" at layer.sv(34)" {  } { { "layer.sv" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/layer.sv" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1743079575378 "|ff_network|layer:layer_inst_in"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w\[3\]\[4\] layer.sv(34) " "Inferred latch for \"w\[3\]\[4\]\" at layer.sv(34)" {  } { { "layer.sv" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/layer.sv" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1743079575379 "|ff_network|layer:layer_inst_in"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w\[3\]\[5\] layer.sv(34) " "Inferred latch for \"w\[3\]\[5\]\" at layer.sv(34)" {  } { { "layer.sv" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/layer.sv" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1743079575379 "|ff_network|layer:layer_inst_in"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w\[3\]\[6\] layer.sv(34) " "Inferred latch for \"w\[3\]\[6\]\" at layer.sv(34)" {  } { { "layer.sv" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/layer.sv" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1743079575379 "|ff_network|layer:layer_inst_in"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w\[3\]\[7\] layer.sv(34) " "Inferred latch for \"w\[3\]\[7\]\" at layer.sv(34)" {  } { { "layer.sv" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/layer.sv" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1743079575379 "|ff_network|layer:layer_inst_in"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w\[3\]\[8\] layer.sv(34) " "Inferred latch for \"w\[3\]\[8\]\" at layer.sv(34)" {  } { { "layer.sv" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/layer.sv" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1743079575379 "|ff_network|layer:layer_inst_in"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w\[4\]\[0\] layer.sv(34) " "Inferred latch for \"w\[4\]\[0\]\" at layer.sv(34)" {  } { { "layer.sv" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/layer.sv" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1743079575379 "|ff_network|layer:layer_inst_in"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w\[4\]\[1\] layer.sv(34) " "Inferred latch for \"w\[4\]\[1\]\" at layer.sv(34)" {  } { { "layer.sv" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/layer.sv" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1743079575379 "|ff_network|layer:layer_inst_in"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w\[4\]\[2\] layer.sv(34) " "Inferred latch for \"w\[4\]\[2\]\" at layer.sv(34)" {  } { { "layer.sv" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/layer.sv" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1743079575379 "|ff_network|layer:layer_inst_in"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w\[4\]\[3\] layer.sv(34) " "Inferred latch for \"w\[4\]\[3\]\" at layer.sv(34)" {  } { { "layer.sv" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/layer.sv" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1743079575379 "|ff_network|layer:layer_inst_in"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w\[4\]\[4\] layer.sv(34) " "Inferred latch for \"w\[4\]\[4\]\" at layer.sv(34)" {  } { { "layer.sv" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/layer.sv" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1743079575379 "|ff_network|layer:layer_inst_in"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w\[4\]\[5\] layer.sv(34) " "Inferred latch for \"w\[4\]\[5\]\" at layer.sv(34)" {  } { { "layer.sv" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/layer.sv" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1743079575379 "|ff_network|layer:layer_inst_in"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w\[4\]\[6\] layer.sv(34) " "Inferred latch for \"w\[4\]\[6\]\" at layer.sv(34)" {  } { { "layer.sv" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/layer.sv" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1743079575379 "|ff_network|layer:layer_inst_in"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w\[4\]\[7\] layer.sv(34) " "Inferred latch for \"w\[4\]\[7\]\" at layer.sv(34)" {  } { { "layer.sv" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/layer.sv" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1743079575379 "|ff_network|layer:layer_inst_in"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w\[4\]\[8\] layer.sv(34) " "Inferred latch for \"w\[4\]\[8\]\" at layer.sv(34)" {  } { { "layer.sv" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/layer.sv" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1743079575379 "|ff_network|layer:layer_inst_in"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w\[5\]\[0\] layer.sv(34) " "Inferred latch for \"w\[5\]\[0\]\" at layer.sv(34)" {  } { { "layer.sv" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/layer.sv" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1743079575379 "|ff_network|layer:layer_inst_in"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w\[5\]\[1\] layer.sv(34) " "Inferred latch for \"w\[5\]\[1\]\" at layer.sv(34)" {  } { { "layer.sv" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/layer.sv" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1743079575379 "|ff_network|layer:layer_inst_in"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w\[5\]\[2\] layer.sv(34) " "Inferred latch for \"w\[5\]\[2\]\" at layer.sv(34)" {  } { { "layer.sv" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/layer.sv" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1743079575379 "|ff_network|layer:layer_inst_in"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w\[5\]\[3\] layer.sv(34) " "Inferred latch for \"w\[5\]\[3\]\" at layer.sv(34)" {  } { { "layer.sv" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/layer.sv" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1743079575379 "|ff_network|layer:layer_inst_in"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w\[5\]\[4\] layer.sv(34) " "Inferred latch for \"w\[5\]\[4\]\" at layer.sv(34)" {  } { { "layer.sv" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/layer.sv" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1743079575379 "|ff_network|layer:layer_inst_in"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w\[5\]\[5\] layer.sv(34) " "Inferred latch for \"w\[5\]\[5\]\" at layer.sv(34)" {  } { { "layer.sv" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/layer.sv" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1743079575379 "|ff_network|layer:layer_inst_in"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w\[5\]\[6\] layer.sv(34) " "Inferred latch for \"w\[5\]\[6\]\" at layer.sv(34)" {  } { { "layer.sv" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/layer.sv" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1743079575379 "|ff_network|layer:layer_inst_in"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w\[5\]\[7\] layer.sv(34) " "Inferred latch for \"w\[5\]\[7\]\" at layer.sv(34)" {  } { { "layer.sv" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/layer.sv" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1743079575379 "|ff_network|layer:layer_inst_in"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w\[5\]\[8\] layer.sv(34) " "Inferred latch for \"w\[5\]\[8\]\" at layer.sv(34)" {  } { { "layer.sv" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/layer.sv" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1743079575380 "|ff_network|layer:layer_inst_in"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w\[6\]\[0\] layer.sv(34) " "Inferred latch for \"w\[6\]\[0\]\" at layer.sv(34)" {  } { { "layer.sv" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/layer.sv" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1743079575380 "|ff_network|layer:layer_inst_in"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w\[6\]\[1\] layer.sv(34) " "Inferred latch for \"w\[6\]\[1\]\" at layer.sv(34)" {  } { { "layer.sv" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/layer.sv" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1743079575380 "|ff_network|layer:layer_inst_in"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w\[6\]\[2\] layer.sv(34) " "Inferred latch for \"w\[6\]\[2\]\" at layer.sv(34)" {  } { { "layer.sv" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/layer.sv" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1743079575380 "|ff_network|layer:layer_inst_in"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w\[6\]\[3\] layer.sv(34) " "Inferred latch for \"w\[6\]\[3\]\" at layer.sv(34)" {  } { { "layer.sv" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/layer.sv" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1743079575380 "|ff_network|layer:layer_inst_in"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w\[6\]\[4\] layer.sv(34) " "Inferred latch for \"w\[6\]\[4\]\" at layer.sv(34)" {  } { { "layer.sv" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/layer.sv" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1743079575380 "|ff_network|layer:layer_inst_in"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w\[6\]\[5\] layer.sv(34) " "Inferred latch for \"w\[6\]\[5\]\" at layer.sv(34)" {  } { { "layer.sv" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/layer.sv" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1743079575380 "|ff_network|layer:layer_inst_in"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w\[6\]\[6\] layer.sv(34) " "Inferred latch for \"w\[6\]\[6\]\" at layer.sv(34)" {  } { { "layer.sv" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/layer.sv" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1743079575380 "|ff_network|layer:layer_inst_in"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w\[6\]\[7\] layer.sv(34) " "Inferred latch for \"w\[6\]\[7\]\" at layer.sv(34)" {  } { { "layer.sv" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/layer.sv" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1743079575380 "|ff_network|layer:layer_inst_in"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w\[6\]\[8\] layer.sv(34) " "Inferred latch for \"w\[6\]\[8\]\" at layer.sv(34)" {  } { { "layer.sv" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/layer.sv" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1743079575380 "|ff_network|layer:layer_inst_in"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w\[7\]\[0\] layer.sv(34) " "Inferred latch for \"w\[7\]\[0\]\" at layer.sv(34)" {  } { { "layer.sv" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/layer.sv" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1743079575380 "|ff_network|layer:layer_inst_in"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w\[7\]\[1\] layer.sv(34) " "Inferred latch for \"w\[7\]\[1\]\" at layer.sv(34)" {  } { { "layer.sv" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/layer.sv" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1743079575380 "|ff_network|layer:layer_inst_in"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w\[7\]\[2\] layer.sv(34) " "Inferred latch for \"w\[7\]\[2\]\" at layer.sv(34)" {  } { { "layer.sv" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/layer.sv" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1743079575380 "|ff_network|layer:layer_inst_in"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w\[7\]\[3\] layer.sv(34) " "Inferred latch for \"w\[7\]\[3\]\" at layer.sv(34)" {  } { { "layer.sv" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/layer.sv" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1743079575380 "|ff_network|layer:layer_inst_in"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w\[7\]\[4\] layer.sv(34) " "Inferred latch for \"w\[7\]\[4\]\" at layer.sv(34)" {  } { { "layer.sv" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/layer.sv" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1743079575380 "|ff_network|layer:layer_inst_in"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w\[7\]\[5\] layer.sv(34) " "Inferred latch for \"w\[7\]\[5\]\" at layer.sv(34)" {  } { { "layer.sv" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/layer.sv" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1743079575380 "|ff_network|layer:layer_inst_in"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w\[7\]\[6\] layer.sv(34) " "Inferred latch for \"w\[7\]\[6\]\" at layer.sv(34)" {  } { { "layer.sv" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/layer.sv" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1743079575380 "|ff_network|layer:layer_inst_in"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w\[7\]\[7\] layer.sv(34) " "Inferred latch for \"w\[7\]\[7\]\" at layer.sv(34)" {  } { { "layer.sv" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/layer.sv" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1743079575380 "|ff_network|layer:layer_inst_in"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w\[7\]\[8\] layer.sv(34) " "Inferred latch for \"w\[7\]\[8\]\" at layer.sv(34)" {  } { { "layer.sv" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/layer.sv" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1743079575380 "|ff_network|layer:layer_inst_in"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w\[8\]\[0\] layer.sv(34) " "Inferred latch for \"w\[8\]\[0\]\" at layer.sv(34)" {  } { { "layer.sv" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/layer.sv" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1743079575380 "|ff_network|layer:layer_inst_in"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w\[8\]\[1\] layer.sv(34) " "Inferred latch for \"w\[8\]\[1\]\" at layer.sv(34)" {  } { { "layer.sv" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/layer.sv" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1743079575380 "|ff_network|layer:layer_inst_in"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w\[8\]\[2\] layer.sv(34) " "Inferred latch for \"w\[8\]\[2\]\" at layer.sv(34)" {  } { { "layer.sv" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/layer.sv" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1743079575380 "|ff_network|layer:layer_inst_in"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w\[8\]\[3\] layer.sv(34) " "Inferred latch for \"w\[8\]\[3\]\" at layer.sv(34)" {  } { { "layer.sv" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/layer.sv" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1743079575380 "|ff_network|layer:layer_inst_in"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w\[8\]\[4\] layer.sv(34) " "Inferred latch for \"w\[8\]\[4\]\" at layer.sv(34)" {  } { { "layer.sv" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/layer.sv" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1743079575380 "|ff_network|layer:layer_inst_in"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w\[8\]\[5\] layer.sv(34) " "Inferred latch for \"w\[8\]\[5\]\" at layer.sv(34)" {  } { { "layer.sv" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/layer.sv" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1743079575380 "|ff_network|layer:layer_inst_in"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w\[8\]\[6\] layer.sv(34) " "Inferred latch for \"w\[8\]\[6\]\" at layer.sv(34)" {  } { { "layer.sv" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/layer.sv" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1743079575380 "|ff_network|layer:layer_inst_in"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w\[8\]\[7\] layer.sv(34) " "Inferred latch for \"w\[8\]\[7\]\" at layer.sv(34)" {  } { { "layer.sv" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/layer.sv" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1743079575380 "|ff_network|layer:layer_inst_in"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w\[8\]\[8\] layer.sv(34) " "Inferred latch for \"w\[8\]\[8\]\" at layer.sv(34)" {  } { { "layer.sv" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/layer.sv" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1743079575380 "|ff_network|layer:layer_inst_in"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w\[9\]\[0\] layer.sv(34) " "Inferred latch for \"w\[9\]\[0\]\" at layer.sv(34)" {  } { { "layer.sv" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/layer.sv" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1743079575380 "|ff_network|layer:layer_inst_in"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w\[9\]\[1\] layer.sv(34) " "Inferred latch for \"w\[9\]\[1\]\" at layer.sv(34)" {  } { { "layer.sv" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/layer.sv" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1743079575380 "|ff_network|layer:layer_inst_in"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w\[9\]\[2\] layer.sv(34) " "Inferred latch for \"w\[9\]\[2\]\" at layer.sv(34)" {  } { { "layer.sv" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/layer.sv" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1743079575380 "|ff_network|layer:layer_inst_in"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w\[9\]\[3\] layer.sv(34) " "Inferred latch for \"w\[9\]\[3\]\" at layer.sv(34)" {  } { { "layer.sv" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/layer.sv" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1743079575381 "|ff_network|layer:layer_inst_in"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w\[9\]\[4\] layer.sv(34) " "Inferred latch for \"w\[9\]\[4\]\" at layer.sv(34)" {  } { { "layer.sv" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/layer.sv" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1743079575381 "|ff_network|layer:layer_inst_in"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w\[9\]\[5\] layer.sv(34) " "Inferred latch for \"w\[9\]\[5\]\" at layer.sv(34)" {  } { { "layer.sv" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/layer.sv" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1743079575381 "|ff_network|layer:layer_inst_in"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w\[9\]\[6\] layer.sv(34) " "Inferred latch for \"w\[9\]\[6\]\" at layer.sv(34)" {  } { { "layer.sv" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/layer.sv" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1743079575381 "|ff_network|layer:layer_inst_in"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w\[9\]\[7\] layer.sv(34) " "Inferred latch for \"w\[9\]\[7\]\" at layer.sv(34)" {  } { { "layer.sv" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/layer.sv" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1743079575381 "|ff_network|layer:layer_inst_in"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w\[9\]\[8\] layer.sv(34) " "Inferred latch for \"w\[9\]\[8\]\" at layer.sv(34)" {  } { { "layer.sv" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/layer.sv" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1743079575381 "|ff_network|layer:layer_inst_in"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w\[10\]\[0\] layer.sv(34) " "Inferred latch for \"w\[10\]\[0\]\" at layer.sv(34)" {  } { { "layer.sv" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/layer.sv" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1743079575381 "|ff_network|layer:layer_inst_in"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w\[10\]\[1\] layer.sv(34) " "Inferred latch for \"w\[10\]\[1\]\" at layer.sv(34)" {  } { { "layer.sv" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/layer.sv" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1743079575381 "|ff_network|layer:layer_inst_in"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w\[10\]\[2\] layer.sv(34) " "Inferred latch for \"w\[10\]\[2\]\" at layer.sv(34)" {  } { { "layer.sv" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/layer.sv" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1743079575381 "|ff_network|layer:layer_inst_in"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w\[10\]\[3\] layer.sv(34) " "Inferred latch for \"w\[10\]\[3\]\" at layer.sv(34)" {  } { { "layer.sv" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/layer.sv" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1743079575381 "|ff_network|layer:layer_inst_in"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w\[10\]\[4\] layer.sv(34) " "Inferred latch for \"w\[10\]\[4\]\" at layer.sv(34)" {  } { { "layer.sv" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/layer.sv" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1743079575381 "|ff_network|layer:layer_inst_in"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w\[10\]\[5\] layer.sv(34) " "Inferred latch for \"w\[10\]\[5\]\" at layer.sv(34)" {  } { { "layer.sv" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/layer.sv" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1743079575381 "|ff_network|layer:layer_inst_in"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w\[10\]\[6\] layer.sv(34) " "Inferred latch for \"w\[10\]\[6\]\" at layer.sv(34)" {  } { { "layer.sv" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/layer.sv" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1743079575381 "|ff_network|layer:layer_inst_in"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w\[10\]\[7\] layer.sv(34) " "Inferred latch for \"w\[10\]\[7\]\" at layer.sv(34)" {  } { { "layer.sv" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/layer.sv" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1743079575381 "|ff_network|layer:layer_inst_in"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w\[10\]\[8\] layer.sv(34) " "Inferred latch for \"w\[10\]\[8\]\" at layer.sv(34)" {  } { { "layer.sv" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/layer.sv" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1743079575381 "|ff_network|layer:layer_inst_in"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w\[11\]\[0\] layer.sv(34) " "Inferred latch for \"w\[11\]\[0\]\" at layer.sv(34)" {  } { { "layer.sv" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/layer.sv" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1743079575381 "|ff_network|layer:layer_inst_in"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w\[11\]\[1\] layer.sv(34) " "Inferred latch for \"w\[11\]\[1\]\" at layer.sv(34)" {  } { { "layer.sv" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/layer.sv" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1743079575381 "|ff_network|layer:layer_inst_in"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w\[11\]\[2\] layer.sv(34) " "Inferred latch for \"w\[11\]\[2\]\" at layer.sv(34)" {  } { { "layer.sv" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/layer.sv" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1743079575381 "|ff_network|layer:layer_inst_in"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w\[11\]\[3\] layer.sv(34) " "Inferred latch for \"w\[11\]\[3\]\" at layer.sv(34)" {  } { { "layer.sv" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/layer.sv" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1743079575381 "|ff_network|layer:layer_inst_in"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w\[11\]\[4\] layer.sv(34) " "Inferred latch for \"w\[11\]\[4\]\" at layer.sv(34)" {  } { { "layer.sv" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/layer.sv" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1743079575381 "|ff_network|layer:layer_inst_in"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w\[11\]\[5\] layer.sv(34) " "Inferred latch for \"w\[11\]\[5\]\" at layer.sv(34)" {  } { { "layer.sv" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/layer.sv" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1743079575381 "|ff_network|layer:layer_inst_in"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w\[11\]\[6\] layer.sv(34) " "Inferred latch for \"w\[11\]\[6\]\" at layer.sv(34)" {  } { { "layer.sv" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/layer.sv" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1743079575381 "|ff_network|layer:layer_inst_in"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w\[11\]\[7\] layer.sv(34) " "Inferred latch for \"w\[11\]\[7\]\" at layer.sv(34)" {  } { { "layer.sv" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/layer.sv" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1743079575381 "|ff_network|layer:layer_inst_in"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w\[11\]\[8\] layer.sv(34) " "Inferred latch for \"w\[11\]\[8\]\" at layer.sv(34)" {  } { { "layer.sv" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/layer.sv" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1743079575381 "|ff_network|layer:layer_inst_in"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w\[12\]\[0\] layer.sv(34) " "Inferred latch for \"w\[12\]\[0\]\" at layer.sv(34)" {  } { { "layer.sv" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/layer.sv" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1743079575381 "|ff_network|layer:layer_inst_in"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w\[12\]\[1\] layer.sv(34) " "Inferred latch for \"w\[12\]\[1\]\" at layer.sv(34)" {  } { { "layer.sv" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/layer.sv" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1743079575381 "|ff_network|layer:layer_inst_in"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w\[12\]\[2\] layer.sv(34) " "Inferred latch for \"w\[12\]\[2\]\" at layer.sv(34)" {  } { { "layer.sv" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/layer.sv" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1743079575381 "|ff_network|layer:layer_inst_in"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w\[12\]\[3\] layer.sv(34) " "Inferred latch for \"w\[12\]\[3\]\" at layer.sv(34)" {  } { { "layer.sv" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/layer.sv" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1743079575381 "|ff_network|layer:layer_inst_in"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w\[12\]\[4\] layer.sv(34) " "Inferred latch for \"w\[12\]\[4\]\" at layer.sv(34)" {  } { { "layer.sv" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/layer.sv" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1743079575381 "|ff_network|layer:layer_inst_in"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w\[12\]\[5\] layer.sv(34) " "Inferred latch for \"w\[12\]\[5\]\" at layer.sv(34)" {  } { { "layer.sv" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/layer.sv" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1743079575381 "|ff_network|layer:layer_inst_in"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w\[12\]\[6\] layer.sv(34) " "Inferred latch for \"w\[12\]\[6\]\" at layer.sv(34)" {  } { { "layer.sv" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/layer.sv" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1743079575381 "|ff_network|layer:layer_inst_in"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w\[12\]\[7\] layer.sv(34) " "Inferred latch for \"w\[12\]\[7\]\" at layer.sv(34)" {  } { { "layer.sv" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/layer.sv" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1743079575381 "|ff_network|layer:layer_inst_in"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w\[12\]\[8\] layer.sv(34) " "Inferred latch for \"w\[12\]\[8\]\" at layer.sv(34)" {  } { { "layer.sv" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/layer.sv" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1743079575381 "|ff_network|layer:layer_inst_in"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w\[13\]\[0\] layer.sv(34) " "Inferred latch for \"w\[13\]\[0\]\" at layer.sv(34)" {  } { { "layer.sv" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/layer.sv" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1743079575381 "|ff_network|layer:layer_inst_in"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w\[13\]\[1\] layer.sv(34) " "Inferred latch for \"w\[13\]\[1\]\" at layer.sv(34)" {  } { { "layer.sv" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/layer.sv" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1743079575382 "|ff_network|layer:layer_inst_in"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w\[13\]\[2\] layer.sv(34) " "Inferred latch for \"w\[13\]\[2\]\" at layer.sv(34)" {  } { { "layer.sv" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/layer.sv" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1743079575382 "|ff_network|layer:layer_inst_in"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w\[13\]\[3\] layer.sv(34) " "Inferred latch for \"w\[13\]\[3\]\" at layer.sv(34)" {  } { { "layer.sv" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/layer.sv" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1743079575382 "|ff_network|layer:layer_inst_in"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w\[13\]\[4\] layer.sv(34) " "Inferred latch for \"w\[13\]\[4\]\" at layer.sv(34)" {  } { { "layer.sv" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/layer.sv" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1743079575382 "|ff_network|layer:layer_inst_in"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w\[13\]\[5\] layer.sv(34) " "Inferred latch for \"w\[13\]\[5\]\" at layer.sv(34)" {  } { { "layer.sv" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/layer.sv" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1743079575382 "|ff_network|layer:layer_inst_in"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w\[13\]\[6\] layer.sv(34) " "Inferred latch for \"w\[13\]\[6\]\" at layer.sv(34)" {  } { { "layer.sv" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/layer.sv" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1743079575382 "|ff_network|layer:layer_inst_in"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w\[13\]\[7\] layer.sv(34) " "Inferred latch for \"w\[13\]\[7\]\" at layer.sv(34)" {  } { { "layer.sv" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/layer.sv" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1743079575382 "|ff_network|layer:layer_inst_in"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w\[13\]\[8\] layer.sv(34) " "Inferred latch for \"w\[13\]\[8\]\" at layer.sv(34)" {  } { { "layer.sv" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/layer.sv" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1743079575382 "|ff_network|layer:layer_inst_in"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w\[14\]\[0\] layer.sv(34) " "Inferred latch for \"w\[14\]\[0\]\" at layer.sv(34)" {  } { { "layer.sv" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/layer.sv" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1743079575382 "|ff_network|layer:layer_inst_in"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w\[14\]\[1\] layer.sv(34) " "Inferred latch for \"w\[14\]\[1\]\" at layer.sv(34)" {  } { { "layer.sv" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/layer.sv" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1743079575382 "|ff_network|layer:layer_inst_in"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w\[14\]\[2\] layer.sv(34) " "Inferred latch for \"w\[14\]\[2\]\" at layer.sv(34)" {  } { { "layer.sv" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/layer.sv" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1743079575382 "|ff_network|layer:layer_inst_in"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w\[14\]\[3\] layer.sv(34) " "Inferred latch for \"w\[14\]\[3\]\" at layer.sv(34)" {  } { { "layer.sv" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/layer.sv" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1743079575382 "|ff_network|layer:layer_inst_in"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w\[14\]\[4\] layer.sv(34) " "Inferred latch for \"w\[14\]\[4\]\" at layer.sv(34)" {  } { { "layer.sv" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/layer.sv" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1743079575382 "|ff_network|layer:layer_inst_in"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w\[14\]\[5\] layer.sv(34) " "Inferred latch for \"w\[14\]\[5\]\" at layer.sv(34)" {  } { { "layer.sv" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/layer.sv" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1743079575382 "|ff_network|layer:layer_inst_in"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w\[14\]\[6\] layer.sv(34) " "Inferred latch for \"w\[14\]\[6\]\" at layer.sv(34)" {  } { { "layer.sv" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/layer.sv" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1743079575382 "|ff_network|layer:layer_inst_in"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w\[14\]\[7\] layer.sv(34) " "Inferred latch for \"w\[14\]\[7\]\" at layer.sv(34)" {  } { { "layer.sv" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/layer.sv" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1743079575382 "|ff_network|layer:layer_inst_in"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w\[14\]\[8\] layer.sv(34) " "Inferred latch for \"w\[14\]\[8\]\" at layer.sv(34)" {  } { { "layer.sv" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/layer.sv" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1743079575382 "|ff_network|layer:layer_inst_in"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w\[15\]\[0\] layer.sv(34) " "Inferred latch for \"w\[15\]\[0\]\" at layer.sv(34)" {  } { { "layer.sv" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/layer.sv" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1743079575382 "|ff_network|layer:layer_inst_in"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w\[15\]\[1\] layer.sv(34) " "Inferred latch for \"w\[15\]\[1\]\" at layer.sv(34)" {  } { { "layer.sv" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/layer.sv" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1743079575382 "|ff_network|layer:layer_inst_in"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w\[15\]\[2\] layer.sv(34) " "Inferred latch for \"w\[15\]\[2\]\" at layer.sv(34)" {  } { { "layer.sv" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/layer.sv" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1743079575382 "|ff_network|layer:layer_inst_in"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w\[15\]\[3\] layer.sv(34) " "Inferred latch for \"w\[15\]\[3\]\" at layer.sv(34)" {  } { { "layer.sv" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/layer.sv" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1743079575382 "|ff_network|layer:layer_inst_in"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w\[15\]\[4\] layer.sv(34) " "Inferred latch for \"w\[15\]\[4\]\" at layer.sv(34)" {  } { { "layer.sv" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/layer.sv" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1743079575382 "|ff_network|layer:layer_inst_in"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w\[15\]\[5\] layer.sv(34) " "Inferred latch for \"w\[15\]\[5\]\" at layer.sv(34)" {  } { { "layer.sv" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/layer.sv" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1743079575382 "|ff_network|layer:layer_inst_in"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w\[15\]\[6\] layer.sv(34) " "Inferred latch for \"w\[15\]\[6\]\" at layer.sv(34)" {  } { { "layer.sv" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/layer.sv" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1743079575382 "|ff_network|layer:layer_inst_in"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w\[15\]\[7\] layer.sv(34) " "Inferred latch for \"w\[15\]\[7\]\" at layer.sv(34)" {  } { { "layer.sv" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/layer.sv" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1743079575382 "|ff_network|layer:layer_inst_in"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w\[15\]\[8\] layer.sv(34) " "Inferred latch for \"w\[15\]\[8\]\" at layer.sv(34)" {  } { { "layer.sv" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/layer.sv" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1743079575382 "|ff_network|layer:layer_inst_in"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w\[16\]\[0\] layer.sv(34) " "Inferred latch for \"w\[16\]\[0\]\" at layer.sv(34)" {  } { { "layer.sv" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/layer.sv" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1743079575382 "|ff_network|layer:layer_inst_in"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w\[16\]\[1\] layer.sv(34) " "Inferred latch for \"w\[16\]\[1\]\" at layer.sv(34)" {  } { { "layer.sv" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/layer.sv" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1743079575382 "|ff_network|layer:layer_inst_in"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w\[16\]\[2\] layer.sv(34) " "Inferred latch for \"w\[16\]\[2\]\" at layer.sv(34)" {  } { { "layer.sv" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/layer.sv" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1743079575382 "|ff_network|layer:layer_inst_in"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w\[16\]\[3\] layer.sv(34) " "Inferred latch for \"w\[16\]\[3\]\" at layer.sv(34)" {  } { { "layer.sv" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/layer.sv" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1743079575382 "|ff_network|layer:layer_inst_in"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w\[16\]\[4\] layer.sv(34) " "Inferred latch for \"w\[16\]\[4\]\" at layer.sv(34)" {  } { { "layer.sv" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/layer.sv" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1743079575382 "|ff_network|layer:layer_inst_in"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w\[16\]\[5\] layer.sv(34) " "Inferred latch for \"w\[16\]\[5\]\" at layer.sv(34)" {  } { { "layer.sv" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/layer.sv" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1743079575382 "|ff_network|layer:layer_inst_in"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w\[16\]\[6\] layer.sv(34) " "Inferred latch for \"w\[16\]\[6\]\" at layer.sv(34)" {  } { { "layer.sv" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/layer.sv" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1743079575382 "|ff_network|layer:layer_inst_in"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w\[16\]\[7\] layer.sv(34) " "Inferred latch for \"w\[16\]\[7\]\" at layer.sv(34)" {  } { { "layer.sv" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/layer.sv" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1743079575383 "|ff_network|layer:layer_inst_in"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w\[16\]\[8\] layer.sv(34) " "Inferred latch for \"w\[16\]\[8\]\" at layer.sv(34)" {  } { { "layer.sv" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/layer.sv" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1743079575383 "|ff_network|layer:layer_inst_in"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w\[17\]\[0\] layer.sv(34) " "Inferred latch for \"w\[17\]\[0\]\" at layer.sv(34)" {  } { { "layer.sv" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/layer.sv" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1743079575383 "|ff_network|layer:layer_inst_in"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w\[17\]\[1\] layer.sv(34) " "Inferred latch for \"w\[17\]\[1\]\" at layer.sv(34)" {  } { { "layer.sv" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/layer.sv" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1743079575383 "|ff_network|layer:layer_inst_in"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w\[17\]\[2\] layer.sv(34) " "Inferred latch for \"w\[17\]\[2\]\" at layer.sv(34)" {  } { { "layer.sv" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/layer.sv" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1743079575383 "|ff_network|layer:layer_inst_in"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w\[17\]\[3\] layer.sv(34) " "Inferred latch for \"w\[17\]\[3\]\" at layer.sv(34)" {  } { { "layer.sv" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/layer.sv" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1743079575383 "|ff_network|layer:layer_inst_in"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w\[17\]\[4\] layer.sv(34) " "Inferred latch for \"w\[17\]\[4\]\" at layer.sv(34)" {  } { { "layer.sv" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/layer.sv" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1743079575383 "|ff_network|layer:layer_inst_in"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w\[17\]\[5\] layer.sv(34) " "Inferred latch for \"w\[17\]\[5\]\" at layer.sv(34)" {  } { { "layer.sv" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/layer.sv" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1743079575383 "|ff_network|layer:layer_inst_in"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w\[17\]\[6\] layer.sv(34) " "Inferred latch for \"w\[17\]\[6\]\" at layer.sv(34)" {  } { { "layer.sv" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/layer.sv" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1743079575383 "|ff_network|layer:layer_inst_in"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w\[17\]\[7\] layer.sv(34) " "Inferred latch for \"w\[17\]\[7\]\" at layer.sv(34)" {  } { { "layer.sv" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/layer.sv" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1743079575383 "|ff_network|layer:layer_inst_in"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w\[17\]\[8\] layer.sv(34) " "Inferred latch for \"w\[17\]\[8\]\" at layer.sv(34)" {  } { { "layer.sv" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/layer.sv" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1743079575383 "|ff_network|layer:layer_inst_in"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w\[18\]\[0\] layer.sv(34) " "Inferred latch for \"w\[18\]\[0\]\" at layer.sv(34)" {  } { { "layer.sv" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/layer.sv" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1743079575383 "|ff_network|layer:layer_inst_in"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w\[18\]\[1\] layer.sv(34) " "Inferred latch for \"w\[18\]\[1\]\" at layer.sv(34)" {  } { { "layer.sv" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/layer.sv" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1743079575383 "|ff_network|layer:layer_inst_in"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w\[18\]\[2\] layer.sv(34) " "Inferred latch for \"w\[18\]\[2\]\" at layer.sv(34)" {  } { { "layer.sv" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/layer.sv" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1743079575383 "|ff_network|layer:layer_inst_in"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w\[18\]\[3\] layer.sv(34) " "Inferred latch for \"w\[18\]\[3\]\" at layer.sv(34)" {  } { { "layer.sv" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/layer.sv" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1743079575383 "|ff_network|layer:layer_inst_in"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w\[18\]\[4\] layer.sv(34) " "Inferred latch for \"w\[18\]\[4\]\" at layer.sv(34)" {  } { { "layer.sv" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/layer.sv" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1743079575383 "|ff_network|layer:layer_inst_in"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w\[18\]\[5\] layer.sv(34) " "Inferred latch for \"w\[18\]\[5\]\" at layer.sv(34)" {  } { { "layer.sv" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/layer.sv" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1743079575383 "|ff_network|layer:layer_inst_in"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w\[18\]\[6\] layer.sv(34) " "Inferred latch for \"w\[18\]\[6\]\" at layer.sv(34)" {  } { { "layer.sv" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/layer.sv" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1743079575383 "|ff_network|layer:layer_inst_in"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w\[18\]\[7\] layer.sv(34) " "Inferred latch for \"w\[18\]\[7\]\" at layer.sv(34)" {  } { { "layer.sv" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/layer.sv" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1743079575383 "|ff_network|layer:layer_inst_in"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w\[18\]\[8\] layer.sv(34) " "Inferred latch for \"w\[18\]\[8\]\" at layer.sv(34)" {  } { { "layer.sv" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/layer.sv" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1743079575383 "|ff_network|layer:layer_inst_in"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w\[19\]\[0\] layer.sv(34) " "Inferred latch for \"w\[19\]\[0\]\" at layer.sv(34)" {  } { { "layer.sv" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/layer.sv" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1743079575383 "|ff_network|layer:layer_inst_in"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w\[19\]\[1\] layer.sv(34) " "Inferred latch for \"w\[19\]\[1\]\" at layer.sv(34)" {  } { { "layer.sv" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/layer.sv" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1743079575383 "|ff_network|layer:layer_inst_in"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w\[19\]\[2\] layer.sv(34) " "Inferred latch for \"w\[19\]\[2\]\" at layer.sv(34)" {  } { { "layer.sv" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/layer.sv" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1743079575383 "|ff_network|layer:layer_inst_in"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w\[19\]\[3\] layer.sv(34) " "Inferred latch for \"w\[19\]\[3\]\" at layer.sv(34)" {  } { { "layer.sv" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/layer.sv" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1743079575383 "|ff_network|layer:layer_inst_in"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w\[19\]\[4\] layer.sv(34) " "Inferred latch for \"w\[19\]\[4\]\" at layer.sv(34)" {  } { { "layer.sv" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/layer.sv" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1743079575383 "|ff_network|layer:layer_inst_in"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w\[19\]\[5\] layer.sv(34) " "Inferred latch for \"w\[19\]\[5\]\" at layer.sv(34)" {  } { { "layer.sv" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/layer.sv" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1743079575383 "|ff_network|layer:layer_inst_in"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w\[19\]\[6\] layer.sv(34) " "Inferred latch for \"w\[19\]\[6\]\" at layer.sv(34)" {  } { { "layer.sv" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/layer.sv" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1743079575383 "|ff_network|layer:layer_inst_in"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w\[19\]\[7\] layer.sv(34) " "Inferred latch for \"w\[19\]\[7\]\" at layer.sv(34)" {  } { { "layer.sv" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/layer.sv" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1743079575384 "|ff_network|layer:layer_inst_in"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w\[19\]\[8\] layer.sv(34) " "Inferred latch for \"w\[19\]\[8\]\" at layer.sv(34)" {  } { { "layer.sv" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/layer.sv" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1743079575384 "|ff_network|layer:layer_inst_in"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w\[20\]\[0\] layer.sv(34) " "Inferred latch for \"w\[20\]\[0\]\" at layer.sv(34)" {  } { { "layer.sv" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/layer.sv" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1743079575384 "|ff_network|layer:layer_inst_in"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w\[20\]\[1\] layer.sv(34) " "Inferred latch for \"w\[20\]\[1\]\" at layer.sv(34)" {  } { { "layer.sv" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/layer.sv" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1743079575384 "|ff_network|layer:layer_inst_in"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w\[20\]\[2\] layer.sv(34) " "Inferred latch for \"w\[20\]\[2\]\" at layer.sv(34)" {  } { { "layer.sv" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/layer.sv" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1743079575384 "|ff_network|layer:layer_inst_in"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w\[20\]\[3\] layer.sv(34) " "Inferred latch for \"w\[20\]\[3\]\" at layer.sv(34)" {  } { { "layer.sv" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/layer.sv" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1743079575384 "|ff_network|layer:layer_inst_in"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w\[20\]\[4\] layer.sv(34) " "Inferred latch for \"w\[20\]\[4\]\" at layer.sv(34)" {  } { { "layer.sv" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/layer.sv" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1743079575384 "|ff_network|layer:layer_inst_in"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w\[20\]\[5\] layer.sv(34) " "Inferred latch for \"w\[20\]\[5\]\" at layer.sv(34)" {  } { { "layer.sv" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/layer.sv" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1743079575384 "|ff_network|layer:layer_inst_in"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w\[20\]\[6\] layer.sv(34) " "Inferred latch for \"w\[20\]\[6\]\" at layer.sv(34)" {  } { { "layer.sv" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/layer.sv" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1743079575384 "|ff_network|layer:layer_inst_in"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w\[20\]\[7\] layer.sv(34) " "Inferred latch for \"w\[20\]\[7\]\" at layer.sv(34)" {  } { { "layer.sv" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/layer.sv" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1743079575384 "|ff_network|layer:layer_inst_in"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w\[20\]\[8\] layer.sv(34) " "Inferred latch for \"w\[20\]\[8\]\" at layer.sv(34)" {  } { { "layer.sv" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/layer.sv" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1743079575384 "|ff_network|layer:layer_inst_in"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w\[21\]\[0\] layer.sv(34) " "Inferred latch for \"w\[21\]\[0\]\" at layer.sv(34)" {  } { { "layer.sv" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/layer.sv" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1743079575384 "|ff_network|layer:layer_inst_in"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w\[21\]\[1\] layer.sv(34) " "Inferred latch for \"w\[21\]\[1\]\" at layer.sv(34)" {  } { { "layer.sv" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/layer.sv" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1743079575384 "|ff_network|layer:layer_inst_in"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w\[21\]\[2\] layer.sv(34) " "Inferred latch for \"w\[21\]\[2\]\" at layer.sv(34)" {  } { { "layer.sv" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/layer.sv" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1743079575384 "|ff_network|layer:layer_inst_in"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w\[21\]\[3\] layer.sv(34) " "Inferred latch for \"w\[21\]\[3\]\" at layer.sv(34)" {  } { { "layer.sv" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/layer.sv" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1743079575384 "|ff_network|layer:layer_inst_in"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w\[21\]\[4\] layer.sv(34) " "Inferred latch for \"w\[21\]\[4\]\" at layer.sv(34)" {  } { { "layer.sv" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/layer.sv" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1743079575384 "|ff_network|layer:layer_inst_in"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w\[21\]\[5\] layer.sv(34) " "Inferred latch for \"w\[21\]\[5\]\" at layer.sv(34)" {  } { { "layer.sv" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/layer.sv" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1743079575384 "|ff_network|layer:layer_inst_in"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w\[21\]\[6\] layer.sv(34) " "Inferred latch for \"w\[21\]\[6\]\" at layer.sv(34)" {  } { { "layer.sv" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/layer.sv" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1743079575384 "|ff_network|layer:layer_inst_in"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w\[21\]\[7\] layer.sv(34) " "Inferred latch for \"w\[21\]\[7\]\" at layer.sv(34)" {  } { { "layer.sv" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/layer.sv" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1743079575384 "|ff_network|layer:layer_inst_in"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w\[21\]\[8\] layer.sv(34) " "Inferred latch for \"w\[21\]\[8\]\" at layer.sv(34)" {  } { { "layer.sv" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/layer.sv" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1743079575384 "|ff_network|layer:layer_inst_in"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w\[22\]\[0\] layer.sv(34) " "Inferred latch for \"w\[22\]\[0\]\" at layer.sv(34)" {  } { { "layer.sv" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/layer.sv" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1743079575384 "|ff_network|layer:layer_inst_in"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w\[22\]\[1\] layer.sv(34) " "Inferred latch for \"w\[22\]\[1\]\" at layer.sv(34)" {  } { { "layer.sv" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/layer.sv" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1743079575384 "|ff_network|layer:layer_inst_in"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w\[22\]\[2\] layer.sv(34) " "Inferred latch for \"w\[22\]\[2\]\" at layer.sv(34)" {  } { { "layer.sv" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/layer.sv" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1743079575384 "|ff_network|layer:layer_inst_in"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w\[22\]\[3\] layer.sv(34) " "Inferred latch for \"w\[22\]\[3\]\" at layer.sv(34)" {  } { { "layer.sv" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/layer.sv" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1743079575384 "|ff_network|layer:layer_inst_in"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w\[22\]\[4\] layer.sv(34) " "Inferred latch for \"w\[22\]\[4\]\" at layer.sv(34)" {  } { { "layer.sv" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/layer.sv" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1743079575384 "|ff_network|layer:layer_inst_in"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w\[22\]\[5\] layer.sv(34) " "Inferred latch for \"w\[22\]\[5\]\" at layer.sv(34)" {  } { { "layer.sv" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/layer.sv" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1743079575384 "|ff_network|layer:layer_inst_in"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w\[22\]\[6\] layer.sv(34) " "Inferred latch for \"w\[22\]\[6\]\" at layer.sv(34)" {  } { { "layer.sv" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/layer.sv" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1743079575384 "|ff_network|layer:layer_inst_in"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w\[22\]\[7\] layer.sv(34) " "Inferred latch for \"w\[22\]\[7\]\" at layer.sv(34)" {  } { { "layer.sv" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/layer.sv" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1743079575384 "|ff_network|layer:layer_inst_in"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w\[22\]\[8\] layer.sv(34) " "Inferred latch for \"w\[22\]\[8\]\" at layer.sv(34)" {  } { { "layer.sv" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/layer.sv" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1743079575385 "|ff_network|layer:layer_inst_in"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w\[23\]\[0\] layer.sv(34) " "Inferred latch for \"w\[23\]\[0\]\" at layer.sv(34)" {  } { { "layer.sv" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/layer.sv" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1743079575385 "|ff_network|layer:layer_inst_in"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w\[23\]\[1\] layer.sv(34) " "Inferred latch for \"w\[23\]\[1\]\" at layer.sv(34)" {  } { { "layer.sv" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/layer.sv" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1743079575385 "|ff_network|layer:layer_inst_in"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w\[23\]\[2\] layer.sv(34) " "Inferred latch for \"w\[23\]\[2\]\" at layer.sv(34)" {  } { { "layer.sv" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/layer.sv" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1743079575385 "|ff_network|layer:layer_inst_in"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w\[23\]\[3\] layer.sv(34) " "Inferred latch for \"w\[23\]\[3\]\" at layer.sv(34)" {  } { { "layer.sv" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/layer.sv" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1743079575385 "|ff_network|layer:layer_inst_in"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w\[23\]\[4\] layer.sv(34) " "Inferred latch for \"w\[23\]\[4\]\" at layer.sv(34)" {  } { { "layer.sv" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/layer.sv" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1743079575385 "|ff_network|layer:layer_inst_in"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w\[23\]\[5\] layer.sv(34) " "Inferred latch for \"w\[23\]\[5\]\" at layer.sv(34)" {  } { { "layer.sv" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/layer.sv" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1743079575385 "|ff_network|layer:layer_inst_in"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w\[23\]\[6\] layer.sv(34) " "Inferred latch for \"w\[23\]\[6\]\" at layer.sv(34)" {  } { { "layer.sv" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/layer.sv" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1743079575385 "|ff_network|layer:layer_inst_in"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w\[23\]\[7\] layer.sv(34) " "Inferred latch for \"w\[23\]\[7\]\" at layer.sv(34)" {  } { { "layer.sv" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/layer.sv" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1743079575385 "|ff_network|layer:layer_inst_in"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w\[23\]\[8\] layer.sv(34) " "Inferred latch for \"w\[23\]\[8\]\" at layer.sv(34)" {  } { { "layer.sv" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/layer.sv" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1743079575385 "|ff_network|layer:layer_inst_in"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w\[24\]\[0\] layer.sv(34) " "Inferred latch for \"w\[24\]\[0\]\" at layer.sv(34)" {  } { { "layer.sv" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/layer.sv" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1743079575385 "|ff_network|layer:layer_inst_in"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w\[24\]\[1\] layer.sv(34) " "Inferred latch for \"w\[24\]\[1\]\" at layer.sv(34)" {  } { { "layer.sv" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/layer.sv" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1743079575385 "|ff_network|layer:layer_inst_in"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w\[24\]\[2\] layer.sv(34) " "Inferred latch for \"w\[24\]\[2\]\" at layer.sv(34)" {  } { { "layer.sv" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/layer.sv" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1743079575385 "|ff_network|layer:layer_inst_in"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w\[24\]\[3\] layer.sv(34) " "Inferred latch for \"w\[24\]\[3\]\" at layer.sv(34)" {  } { { "layer.sv" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/layer.sv" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1743079575385 "|ff_network|layer:layer_inst_in"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w\[24\]\[4\] layer.sv(34) " "Inferred latch for \"w\[24\]\[4\]\" at layer.sv(34)" {  } { { "layer.sv" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/layer.sv" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1743079575385 "|ff_network|layer:layer_inst_in"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w\[24\]\[5\] layer.sv(34) " "Inferred latch for \"w\[24\]\[5\]\" at layer.sv(34)" {  } { { "layer.sv" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/layer.sv" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1743079575385 "|ff_network|layer:layer_inst_in"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w\[24\]\[6\] layer.sv(34) " "Inferred latch for \"w\[24\]\[6\]\" at layer.sv(34)" {  } { { "layer.sv" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/layer.sv" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1743079575385 "|ff_network|layer:layer_inst_in"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w\[24\]\[7\] layer.sv(34) " "Inferred latch for \"w\[24\]\[7\]\" at layer.sv(34)" {  } { { "layer.sv" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/layer.sv" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1743079575385 "|ff_network|layer:layer_inst_in"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w\[24\]\[8\] layer.sv(34) " "Inferred latch for \"w\[24\]\[8\]\" at layer.sv(34)" {  } { { "layer.sv" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/layer.sv" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1743079575385 "|ff_network|layer:layer_inst_in"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w\[25\]\[0\] layer.sv(34) " "Inferred latch for \"w\[25\]\[0\]\" at layer.sv(34)" {  } { { "layer.sv" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/layer.sv" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1743079575385 "|ff_network|layer:layer_inst_in"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w\[25\]\[1\] layer.sv(34) " "Inferred latch for \"w\[25\]\[1\]\" at layer.sv(34)" {  } { { "layer.sv" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/layer.sv" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1743079575385 "|ff_network|layer:layer_inst_in"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w\[25\]\[2\] layer.sv(34) " "Inferred latch for \"w\[25\]\[2\]\" at layer.sv(34)" {  } { { "layer.sv" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/layer.sv" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1743079575385 "|ff_network|layer:layer_inst_in"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w\[25\]\[3\] layer.sv(34) " "Inferred latch for \"w\[25\]\[3\]\" at layer.sv(34)" {  } { { "layer.sv" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/layer.sv" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1743079575385 "|ff_network|layer:layer_inst_in"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w\[25\]\[4\] layer.sv(34) " "Inferred latch for \"w\[25\]\[4\]\" at layer.sv(34)" {  } { { "layer.sv" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/layer.sv" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1743079575385 "|ff_network|layer:layer_inst_in"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w\[25\]\[5\] layer.sv(34) " "Inferred latch for \"w\[25\]\[5\]\" at layer.sv(34)" {  } { { "layer.sv" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/layer.sv" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1743079575385 "|ff_network|layer:layer_inst_in"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w\[25\]\[6\] layer.sv(34) " "Inferred latch for \"w\[25\]\[6\]\" at layer.sv(34)" {  } { { "layer.sv" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/layer.sv" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1743079575385 "|ff_network|layer:layer_inst_in"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w\[25\]\[7\] layer.sv(34) " "Inferred latch for \"w\[25\]\[7\]\" at layer.sv(34)" {  } { { "layer.sv" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/layer.sv" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1743079575385 "|ff_network|layer:layer_inst_in"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w\[25\]\[8\] layer.sv(34) " "Inferred latch for \"w\[25\]\[8\]\" at layer.sv(34)" {  } { { "layer.sv" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/layer.sv" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1743079575385 "|ff_network|layer:layer_inst_in"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w\[26\]\[0\] layer.sv(34) " "Inferred latch for \"w\[26\]\[0\]\" at layer.sv(34)" {  } { { "layer.sv" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/layer.sv" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1743079575385 "|ff_network|layer:layer_inst_in"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w\[26\]\[1\] layer.sv(34) " "Inferred latch for \"w\[26\]\[1\]\" at layer.sv(34)" {  } { { "layer.sv" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/layer.sv" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1743079575385 "|ff_network|layer:layer_inst_in"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w\[26\]\[2\] layer.sv(34) " "Inferred latch for \"w\[26\]\[2\]\" at layer.sv(34)" {  } { { "layer.sv" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/layer.sv" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1743079575385 "|ff_network|layer:layer_inst_in"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w\[26\]\[3\] layer.sv(34) " "Inferred latch for \"w\[26\]\[3\]\" at layer.sv(34)" {  } { { "layer.sv" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/layer.sv" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1743079575385 "|ff_network|layer:layer_inst_in"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w\[26\]\[4\] layer.sv(34) " "Inferred latch for \"w\[26\]\[4\]\" at layer.sv(34)" {  } { { "layer.sv" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/layer.sv" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1743079575385 "|ff_network|layer:layer_inst_in"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w\[26\]\[5\] layer.sv(34) " "Inferred latch for \"w\[26\]\[5\]\" at layer.sv(34)" {  } { { "layer.sv" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/layer.sv" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1743079575385 "|ff_network|layer:layer_inst_in"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w\[26\]\[6\] layer.sv(34) " "Inferred latch for \"w\[26\]\[6\]\" at layer.sv(34)" {  } { { "layer.sv" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/layer.sv" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1743079575386 "|ff_network|layer:layer_inst_in"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w\[26\]\[7\] layer.sv(34) " "Inferred latch for \"w\[26\]\[7\]\" at layer.sv(34)" {  } { { "layer.sv" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/layer.sv" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1743079575386 "|ff_network|layer:layer_inst_in"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w\[26\]\[8\] layer.sv(34) " "Inferred latch for \"w\[26\]\[8\]\" at layer.sv(34)" {  } { { "layer.sv" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/layer.sv" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1743079575386 "|ff_network|layer:layer_inst_in"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w\[27\]\[0\] layer.sv(34) " "Inferred latch for \"w\[27\]\[0\]\" at layer.sv(34)" {  } { { "layer.sv" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/layer.sv" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1743079575386 "|ff_network|layer:layer_inst_in"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w\[27\]\[1\] layer.sv(34) " "Inferred latch for \"w\[27\]\[1\]\" at layer.sv(34)" {  } { { "layer.sv" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/layer.sv" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1743079575386 "|ff_network|layer:layer_inst_in"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w\[27\]\[2\] layer.sv(34) " "Inferred latch for \"w\[27\]\[2\]\" at layer.sv(34)" {  } { { "layer.sv" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/layer.sv" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1743079575386 "|ff_network|layer:layer_inst_in"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w\[27\]\[3\] layer.sv(34) " "Inferred latch for \"w\[27\]\[3\]\" at layer.sv(34)" {  } { { "layer.sv" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/layer.sv" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1743079575386 "|ff_network|layer:layer_inst_in"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w\[27\]\[4\] layer.sv(34) " "Inferred latch for \"w\[27\]\[4\]\" at layer.sv(34)" {  } { { "layer.sv" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/layer.sv" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1743079575386 "|ff_network|layer:layer_inst_in"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w\[27\]\[5\] layer.sv(34) " "Inferred latch for \"w\[27\]\[5\]\" at layer.sv(34)" {  } { { "layer.sv" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/layer.sv" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1743079575386 "|ff_network|layer:layer_inst_in"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w\[27\]\[6\] layer.sv(34) " "Inferred latch for \"w\[27\]\[6\]\" at layer.sv(34)" {  } { { "layer.sv" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/layer.sv" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1743079575386 "|ff_network|layer:layer_inst_in"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w\[27\]\[7\] layer.sv(34) " "Inferred latch for \"w\[27\]\[7\]\" at layer.sv(34)" {  } { { "layer.sv" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/layer.sv" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1743079575386 "|ff_network|layer:layer_inst_in"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w\[27\]\[8\] layer.sv(34) " "Inferred latch for \"w\[27\]\[8\]\" at layer.sv(34)" {  } { { "layer.sv" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/layer.sv" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1743079575386 "|ff_network|layer:layer_inst_in"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w\[28\]\[0\] layer.sv(34) " "Inferred latch for \"w\[28\]\[0\]\" at layer.sv(34)" {  } { { "layer.sv" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/layer.sv" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1743079575386 "|ff_network|layer:layer_inst_in"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w\[28\]\[1\] layer.sv(34) " "Inferred latch for \"w\[28\]\[1\]\" at layer.sv(34)" {  } { { "layer.sv" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/layer.sv" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1743079575386 "|ff_network|layer:layer_inst_in"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w\[28\]\[2\] layer.sv(34) " "Inferred latch for \"w\[28\]\[2\]\" at layer.sv(34)" {  } { { "layer.sv" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/layer.sv" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1743079575386 "|ff_network|layer:layer_inst_in"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w\[28\]\[3\] layer.sv(34) " "Inferred latch for \"w\[28\]\[3\]\" at layer.sv(34)" {  } { { "layer.sv" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/layer.sv" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1743079575386 "|ff_network|layer:layer_inst_in"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w\[28\]\[4\] layer.sv(34) " "Inferred latch for \"w\[28\]\[4\]\" at layer.sv(34)" {  } { { "layer.sv" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/layer.sv" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1743079575386 "|ff_network|layer:layer_inst_in"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w\[28\]\[5\] layer.sv(34) " "Inferred latch for \"w\[28\]\[5\]\" at layer.sv(34)" {  } { { "layer.sv" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/layer.sv" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1743079575386 "|ff_network|layer:layer_inst_in"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w\[28\]\[6\] layer.sv(34) " "Inferred latch for \"w\[28\]\[6\]\" at layer.sv(34)" {  } { { "layer.sv" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/layer.sv" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1743079575386 "|ff_network|layer:layer_inst_in"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w\[28\]\[7\] layer.sv(34) " "Inferred latch for \"w\[28\]\[7\]\" at layer.sv(34)" {  } { { "layer.sv" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/layer.sv" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1743079575386 "|ff_network|layer:layer_inst_in"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w\[28\]\[8\] layer.sv(34) " "Inferred latch for \"w\[28\]\[8\]\" at layer.sv(34)" {  } { { "layer.sv" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/layer.sv" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1743079575386 "|ff_network|layer:layer_inst_in"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w\[29\]\[0\] layer.sv(34) " "Inferred latch for \"w\[29\]\[0\]\" at layer.sv(34)" {  } { { "layer.sv" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/layer.sv" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1743079575386 "|ff_network|layer:layer_inst_in"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w\[29\]\[1\] layer.sv(34) " "Inferred latch for \"w\[29\]\[1\]\" at layer.sv(34)" {  } { { "layer.sv" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/layer.sv" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1743079575386 "|ff_network|layer:layer_inst_in"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w\[29\]\[2\] layer.sv(34) " "Inferred latch for \"w\[29\]\[2\]\" at layer.sv(34)" {  } { { "layer.sv" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/layer.sv" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1743079575386 "|ff_network|layer:layer_inst_in"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w\[29\]\[3\] layer.sv(34) " "Inferred latch for \"w\[29\]\[3\]\" at layer.sv(34)" {  } { { "layer.sv" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/layer.sv" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1743079575386 "|ff_network|layer:layer_inst_in"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w\[29\]\[4\] layer.sv(34) " "Inferred latch for \"w\[29\]\[4\]\" at layer.sv(34)" {  } { { "layer.sv" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/layer.sv" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1743079575386 "|ff_network|layer:layer_inst_in"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w\[29\]\[5\] layer.sv(34) " "Inferred latch for \"w\[29\]\[5\]\" at layer.sv(34)" {  } { { "layer.sv" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/layer.sv" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1743079575386 "|ff_network|layer:layer_inst_in"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w\[29\]\[6\] layer.sv(34) " "Inferred latch for \"w\[29\]\[6\]\" at layer.sv(34)" {  } { { "layer.sv" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/layer.sv" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1743079575386 "|ff_network|layer:layer_inst_in"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w\[29\]\[7\] layer.sv(34) " "Inferred latch for \"w\[29\]\[7\]\" at layer.sv(34)" {  } { { "layer.sv" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/layer.sv" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1743079575386 "|ff_network|layer:layer_inst_in"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w\[29\]\[8\] layer.sv(34) " "Inferred latch for \"w\[29\]\[8\]\" at layer.sv(34)" {  } { { "layer.sv" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/layer.sv" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1743079575386 "|ff_network|layer:layer_inst_in"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w\[30\]\[0\] layer.sv(34) " "Inferred latch for \"w\[30\]\[0\]\" at layer.sv(34)" {  } { { "layer.sv" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/layer.sv" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1743079575386 "|ff_network|layer:layer_inst_in"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w\[30\]\[1\] layer.sv(34) " "Inferred latch for \"w\[30\]\[1\]\" at layer.sv(34)" {  } { { "layer.sv" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/layer.sv" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1743079575386 "|ff_network|layer:layer_inst_in"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w\[30\]\[2\] layer.sv(34) " "Inferred latch for \"w\[30\]\[2\]\" at layer.sv(34)" {  } { { "layer.sv" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/layer.sv" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1743079575386 "|ff_network|layer:layer_inst_in"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w\[30\]\[3\] layer.sv(34) " "Inferred latch for \"w\[30\]\[3\]\" at layer.sv(34)" {  } { { "layer.sv" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/layer.sv" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1743079575386 "|ff_network|layer:layer_inst_in"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w\[30\]\[4\] layer.sv(34) " "Inferred latch for \"w\[30\]\[4\]\" at layer.sv(34)" {  } { { "layer.sv" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/layer.sv" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1743079575386 "|ff_network|layer:layer_inst_in"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w\[30\]\[5\] layer.sv(34) " "Inferred latch for \"w\[30\]\[5\]\" at layer.sv(34)" {  } { { "layer.sv" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/layer.sv" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1743079575387 "|ff_network|layer:layer_inst_in"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w\[30\]\[6\] layer.sv(34) " "Inferred latch for \"w\[30\]\[6\]\" at layer.sv(34)" {  } { { "layer.sv" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/layer.sv" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1743079575387 "|ff_network|layer:layer_inst_in"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w\[30\]\[7\] layer.sv(34) " "Inferred latch for \"w\[30\]\[7\]\" at layer.sv(34)" {  } { { "layer.sv" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/layer.sv" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1743079575387 "|ff_network|layer:layer_inst_in"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w\[30\]\[8\] layer.sv(34) " "Inferred latch for \"w\[30\]\[8\]\" at layer.sv(34)" {  } { { "layer.sv" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/layer.sv" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1743079575387 "|ff_network|layer:layer_inst_in"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w\[31\]\[0\] layer.sv(34) " "Inferred latch for \"w\[31\]\[0\]\" at layer.sv(34)" {  } { { "layer.sv" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/layer.sv" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1743079575387 "|ff_network|layer:layer_inst_in"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w\[31\]\[1\] layer.sv(34) " "Inferred latch for \"w\[31\]\[1\]\" at layer.sv(34)" {  } { { "layer.sv" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/layer.sv" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1743079575387 "|ff_network|layer:layer_inst_in"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w\[31\]\[2\] layer.sv(34) " "Inferred latch for \"w\[31\]\[2\]\" at layer.sv(34)" {  } { { "layer.sv" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/layer.sv" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1743079575387 "|ff_network|layer:layer_inst_in"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w\[31\]\[3\] layer.sv(34) " "Inferred latch for \"w\[31\]\[3\]\" at layer.sv(34)" {  } { { "layer.sv" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/layer.sv" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1743079575387 "|ff_network|layer:layer_inst_in"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w\[31\]\[4\] layer.sv(34) " "Inferred latch for \"w\[31\]\[4\]\" at layer.sv(34)" {  } { { "layer.sv" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/layer.sv" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1743079575387 "|ff_network|layer:layer_inst_in"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w\[31\]\[5\] layer.sv(34) " "Inferred latch for \"w\[31\]\[5\]\" at layer.sv(34)" {  } { { "layer.sv" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/layer.sv" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1743079575387 "|ff_network|layer:layer_inst_in"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w\[31\]\[6\] layer.sv(34) " "Inferred latch for \"w\[31\]\[6\]\" at layer.sv(34)" {  } { { "layer.sv" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/layer.sv" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1743079575387 "|ff_network|layer:layer_inst_in"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w\[31\]\[7\] layer.sv(34) " "Inferred latch for \"w\[31\]\[7\]\" at layer.sv(34)" {  } { { "layer.sv" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/layer.sv" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1743079575387 "|ff_network|layer:layer_inst_in"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w\[31\]\[8\] layer.sv(34) " "Inferred latch for \"w\[31\]\[8\]\" at layer.sv(34)" {  } { { "layer.sv" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/layer.sv" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1743079575387 "|ff_network|layer:layer_inst_in"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sigmoid layer:layer_inst_in\|sigmoid:loop_l\[0\].sigm_inst_o " "Elaborating entity \"sigmoid\" for hierarchy \"layer:layer_inst_in\|sigmoid:loop_l\[0\].sigm_inst_o\"" {  } { { "layer.sv" "loop_l\[0\].sigm_inst_o" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/layer.sv" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743079575388 ""}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "1001 0 999 sigmoid.sv(15) " "Verilog HDL warning at sigmoid.sv(15): number of words (1001) in memory file does not match the number of elements in the address range \[0:999\]" {  } { { "sigmoid.sv" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/sigmoid.sv" 15 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "Analysis & Synthesis" 0 -1 1743079575391 "|ff_network|layer:layer_inst_in|sigmoid:loop_l[0].sigm_inst_o"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 10 snum.txt(1) " "Verilog HDL assignment warning at snum.txt(1): truncated value with size 12 to match size of target (10)" {  } { { "snum.txt" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/snum.txt" 1 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743079575391 "|ff_network|layer:layer_inst_in|sigmoid:loop_l[0].sigm_inst_o"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 10 snum.txt(2) " "Verilog HDL assignment warning at snum.txt(2): truncated value with size 12 to match size of target (10)" {  } { { "snum.txt" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/snum.txt" 2 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743079575392 "|ff_network|layer:layer_inst_in|sigmoid:loop_l[0].sigm_inst_o"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 10 snum.txt(3) " "Verilog HDL assignment warning at snum.txt(3): truncated value with size 12 to match size of target (10)" {  } { { "snum.txt" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/snum.txt" 3 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743079575392 "|ff_network|layer:layer_inst_in|sigmoid:loop_l[0].sigm_inst_o"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 10 snum.txt(4) " "Verilog HDL assignment warning at snum.txt(4): truncated value with size 12 to match size of target (10)" {  } { { "snum.txt" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/snum.txt" 4 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743079575392 "|ff_network|layer:layer_inst_in|sigmoid:loop_l[0].sigm_inst_o"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 10 snum.txt(5) " "Verilog HDL assignment warning at snum.txt(5): truncated value with size 12 to match size of target (10)" {  } { { "snum.txt" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/snum.txt" 5 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743079575392 "|ff_network|layer:layer_inst_in|sigmoid:loop_l[0].sigm_inst_o"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 10 snum.txt(6) " "Verilog HDL assignment warning at snum.txt(6): truncated value with size 12 to match size of target (10)" {  } { { "snum.txt" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/snum.txt" 6 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743079575392 "|ff_network|layer:layer_inst_in|sigmoid:loop_l[0].sigm_inst_o"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 10 snum.txt(7) " "Verilog HDL assignment warning at snum.txt(7): truncated value with size 12 to match size of target (10)" {  } { { "snum.txt" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/snum.txt" 7 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743079575392 "|ff_network|layer:layer_inst_in|sigmoid:loop_l[0].sigm_inst_o"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 10 snum.txt(8) " "Verilog HDL assignment warning at snum.txt(8): truncated value with size 12 to match size of target (10)" {  } { { "snum.txt" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/snum.txt" 8 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743079575392 "|ff_network|layer:layer_inst_in|sigmoid:loop_l[0].sigm_inst_o"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 10 snum.txt(9) " "Verilog HDL assignment warning at snum.txt(9): truncated value with size 12 to match size of target (10)" {  } { { "snum.txt" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/snum.txt" 9 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743079575392 "|ff_network|layer:layer_inst_in|sigmoid:loop_l[0].sigm_inst_o"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 10 snum.txt(10) " "Verilog HDL assignment warning at snum.txt(10): truncated value with size 12 to match size of target (10)" {  } { { "snum.txt" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/snum.txt" 10 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743079575392 "|ff_network|layer:layer_inst_in|sigmoid:loop_l[0].sigm_inst_o"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 10 snum.txt(11) " "Verilog HDL assignment warning at snum.txt(11): truncated value with size 12 to match size of target (10)" {  } { { "snum.txt" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/snum.txt" 11 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743079575392 "|ff_network|layer:layer_inst_in|sigmoid:loop_l[0].sigm_inst_o"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 10 snum.txt(12) " "Verilog HDL assignment warning at snum.txt(12): truncated value with size 12 to match size of target (10)" {  } { { "snum.txt" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/snum.txt" 12 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743079575392 "|ff_network|layer:layer_inst_in|sigmoid:loop_l[0].sigm_inst_o"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 10 snum.txt(13) " "Verilog HDL assignment warning at snum.txt(13): truncated value with size 12 to match size of target (10)" {  } { { "snum.txt" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/snum.txt" 13 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743079575392 "|ff_network|layer:layer_inst_in|sigmoid:loop_l[0].sigm_inst_o"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 10 snum.txt(14) " "Verilog HDL assignment warning at snum.txt(14): truncated value with size 12 to match size of target (10)" {  } { { "snum.txt" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/snum.txt" 14 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743079575392 "|ff_network|layer:layer_inst_in|sigmoid:loop_l[0].sigm_inst_o"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 10 snum.txt(15) " "Verilog HDL assignment warning at snum.txt(15): truncated value with size 12 to match size of target (10)" {  } { { "snum.txt" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/snum.txt" 15 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743079575392 "|ff_network|layer:layer_inst_in|sigmoid:loop_l[0].sigm_inst_o"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 10 snum.txt(16) " "Verilog HDL assignment warning at snum.txt(16): truncated value with size 12 to match size of target (10)" {  } { { "snum.txt" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/snum.txt" 16 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743079575392 "|ff_network|layer:layer_inst_in|sigmoid:loop_l[0].sigm_inst_o"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 10 snum.txt(17) " "Verilog HDL assignment warning at snum.txt(17): truncated value with size 12 to match size of target (10)" {  } { { "snum.txt" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/snum.txt" 17 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743079575393 "|ff_network|layer:layer_inst_in|sigmoid:loop_l[0].sigm_inst_o"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 10 snum.txt(18) " "Verilog HDL assignment warning at snum.txt(18): truncated value with size 12 to match size of target (10)" {  } { { "snum.txt" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/snum.txt" 18 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743079575393 "|ff_network|layer:layer_inst_in|sigmoid:loop_l[0].sigm_inst_o"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 10 snum.txt(19) " "Verilog HDL assignment warning at snum.txt(19): truncated value with size 12 to match size of target (10)" {  } { { "snum.txt" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/snum.txt" 19 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743079575393 "|ff_network|layer:layer_inst_in|sigmoid:loop_l[0].sigm_inst_o"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 10 snum.txt(20) " "Verilog HDL assignment warning at snum.txt(20): truncated value with size 12 to match size of target (10)" {  } { { "snum.txt" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/snum.txt" 20 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743079575393 "|ff_network|layer:layer_inst_in|sigmoid:loop_l[0].sigm_inst_o"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 10 snum.txt(21) " "Verilog HDL assignment warning at snum.txt(21): truncated value with size 12 to match size of target (10)" {  } { { "snum.txt" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/snum.txt" 21 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743079575393 "|ff_network|layer:layer_inst_in|sigmoid:loop_l[0].sigm_inst_o"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 10 snum.txt(22) " "Verilog HDL assignment warning at snum.txt(22): truncated value with size 12 to match size of target (10)" {  } { { "snum.txt" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/snum.txt" 22 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743079575393 "|ff_network|layer:layer_inst_in|sigmoid:loop_l[0].sigm_inst_o"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 10 snum.txt(23) " "Verilog HDL assignment warning at snum.txt(23): truncated value with size 12 to match size of target (10)" {  } { { "snum.txt" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/snum.txt" 23 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743079575393 "|ff_network|layer:layer_inst_in|sigmoid:loop_l[0].sigm_inst_o"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 10 snum.txt(24) " "Verilog HDL assignment warning at snum.txt(24): truncated value with size 12 to match size of target (10)" {  } { { "snum.txt" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/snum.txt" 24 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743079575393 "|ff_network|layer:layer_inst_in|sigmoid:loop_l[0].sigm_inst_o"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 10 snum.txt(25) " "Verilog HDL assignment warning at snum.txt(25): truncated value with size 12 to match size of target (10)" {  } { { "snum.txt" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/snum.txt" 25 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743079575393 "|ff_network|layer:layer_inst_in|sigmoid:loop_l[0].sigm_inst_o"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 10 snum.txt(26) " "Verilog HDL assignment warning at snum.txt(26): truncated value with size 12 to match size of target (10)" {  } { { "snum.txt" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/snum.txt" 26 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743079575393 "|ff_network|layer:layer_inst_in|sigmoid:loop_l[0].sigm_inst_o"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 10 snum.txt(27) " "Verilog HDL assignment warning at snum.txt(27): truncated value with size 12 to match size of target (10)" {  } { { "snum.txt" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/snum.txt" 27 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743079575393 "|ff_network|layer:layer_inst_in|sigmoid:loop_l[0].sigm_inst_o"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 10 snum.txt(28) " "Verilog HDL assignment warning at snum.txt(28): truncated value with size 12 to match size of target (10)" {  } { { "snum.txt" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/snum.txt" 28 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743079575393 "|ff_network|layer:layer_inst_in|sigmoid:loop_l[0].sigm_inst_o"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 10 snum.txt(29) " "Verilog HDL assignment warning at snum.txt(29): truncated value with size 12 to match size of target (10)" {  } { { "snum.txt" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/snum.txt" 29 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743079575393 "|ff_network|layer:layer_inst_in|sigmoid:loop_l[0].sigm_inst_o"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 10 snum.txt(30) " "Verilog HDL assignment warning at snum.txt(30): truncated value with size 12 to match size of target (10)" {  } { { "snum.txt" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/snum.txt" 30 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743079575393 "|ff_network|layer:layer_inst_in|sigmoid:loop_l[0].sigm_inst_o"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 10 snum.txt(31) " "Verilog HDL assignment warning at snum.txt(31): truncated value with size 12 to match size of target (10)" {  } { { "snum.txt" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/snum.txt" 31 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743079575393 "|ff_network|layer:layer_inst_in|sigmoid:loop_l[0].sigm_inst_o"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 10 snum.txt(32) " "Verilog HDL assignment warning at snum.txt(32): truncated value with size 12 to match size of target (10)" {  } { { "snum.txt" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/snum.txt" 32 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743079575393 "|ff_network|layer:layer_inst_in|sigmoid:loop_l[0].sigm_inst_o"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 10 snum.txt(33) " "Verilog HDL assignment warning at snum.txt(33): truncated value with size 12 to match size of target (10)" {  } { { "snum.txt" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/snum.txt" 33 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743079575393 "|ff_network|layer:layer_inst_in|sigmoid:loop_l[0].sigm_inst_o"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 10 snum.txt(34) " "Verilog HDL assignment warning at snum.txt(34): truncated value with size 12 to match size of target (10)" {  } { { "snum.txt" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/snum.txt" 34 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743079575393 "|ff_network|layer:layer_inst_in|sigmoid:loop_l[0].sigm_inst_o"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 10 snum.txt(35) " "Verilog HDL assignment warning at snum.txt(35): truncated value with size 12 to match size of target (10)" {  } { { "snum.txt" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/snum.txt" 35 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743079575394 "|ff_network|layer:layer_inst_in|sigmoid:loop_l[0].sigm_inst_o"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 10 snum.txt(36) " "Verilog HDL assignment warning at snum.txt(36): truncated value with size 12 to match size of target (10)" {  } { { "snum.txt" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/snum.txt" 36 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743079575394 "|ff_network|layer:layer_inst_in|sigmoid:loop_l[0].sigm_inst_o"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 10 snum.txt(37) " "Verilog HDL assignment warning at snum.txt(37): truncated value with size 12 to match size of target (10)" {  } { { "snum.txt" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/snum.txt" 37 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743079575394 "|ff_network|layer:layer_inst_in|sigmoid:loop_l[0].sigm_inst_o"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 10 snum.txt(38) " "Verilog HDL assignment warning at snum.txt(38): truncated value with size 12 to match size of target (10)" {  } { { "snum.txt" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/snum.txt" 38 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743079575394 "|ff_network|layer:layer_inst_in|sigmoid:loop_l[0].sigm_inst_o"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 10 snum.txt(39) " "Verilog HDL assignment warning at snum.txt(39): truncated value with size 12 to match size of target (10)" {  } { { "snum.txt" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/snum.txt" 39 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743079575394 "|ff_network|layer:layer_inst_in|sigmoid:loop_l[0].sigm_inst_o"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 10 snum.txt(40) " "Verilog HDL assignment warning at snum.txt(40): truncated value with size 12 to match size of target (10)" {  } { { "snum.txt" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/snum.txt" 40 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743079575394 "|ff_network|layer:layer_inst_in|sigmoid:loop_l[0].sigm_inst_o"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 10 snum.txt(41) " "Verilog HDL assignment warning at snum.txt(41): truncated value with size 12 to match size of target (10)" {  } { { "snum.txt" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/snum.txt" 41 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743079575394 "|ff_network|layer:layer_inst_in|sigmoid:loop_l[0].sigm_inst_o"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 10 snum.txt(42) " "Verilog HDL assignment warning at snum.txt(42): truncated value with size 12 to match size of target (10)" {  } { { "snum.txt" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/snum.txt" 42 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743079575394 "|ff_network|layer:layer_inst_in|sigmoid:loop_l[0].sigm_inst_o"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 10 snum.txt(43) " "Verilog HDL assignment warning at snum.txt(43): truncated value with size 12 to match size of target (10)" {  } { { "snum.txt" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/snum.txt" 43 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743079575394 "|ff_network|layer:layer_inst_in|sigmoid:loop_l[0].sigm_inst_o"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 10 snum.txt(44) " "Verilog HDL assignment warning at snum.txt(44): truncated value with size 12 to match size of target (10)" {  } { { "snum.txt" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/snum.txt" 44 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743079575394 "|ff_network|layer:layer_inst_in|sigmoid:loop_l[0].sigm_inst_o"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 10 snum.txt(45) " "Verilog HDL assignment warning at snum.txt(45): truncated value with size 12 to match size of target (10)" {  } { { "snum.txt" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/snum.txt" 45 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743079575394 "|ff_network|layer:layer_inst_in|sigmoid:loop_l[0].sigm_inst_o"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 10 snum.txt(46) " "Verilog HDL assignment warning at snum.txt(46): truncated value with size 12 to match size of target (10)" {  } { { "snum.txt" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/snum.txt" 46 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743079575394 "|ff_network|layer:layer_inst_in|sigmoid:loop_l[0].sigm_inst_o"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 10 snum.txt(47) " "Verilog HDL assignment warning at snum.txt(47): truncated value with size 12 to match size of target (10)" {  } { { "snum.txt" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/snum.txt" 47 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743079575394 "|ff_network|layer:layer_inst_in|sigmoid:loop_l[0].sigm_inst_o"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 10 snum.txt(48) " "Verilog HDL assignment warning at snum.txt(48): truncated value with size 12 to match size of target (10)" {  } { { "snum.txt" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/snum.txt" 48 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743079575394 "|ff_network|layer:layer_inst_in|sigmoid:loop_l[0].sigm_inst_o"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 10 snum.txt(49) " "Verilog HDL assignment warning at snum.txt(49): truncated value with size 12 to match size of target (10)" {  } { { "snum.txt" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/snum.txt" 49 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743079575394 "|ff_network|layer:layer_inst_in|sigmoid:loop_l[0].sigm_inst_o"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 10 snum.txt(50) " "Verilog HDL assignment warning at snum.txt(50): truncated value with size 12 to match size of target (10)" {  } { { "snum.txt" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/snum.txt" 50 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743079575394 "|ff_network|layer:layer_inst_in|sigmoid:loop_l[0].sigm_inst_o"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 10 snum.txt(51) " "Verilog HDL assignment warning at snum.txt(51): truncated value with size 12 to match size of target (10)" {  } { { "snum.txt" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/snum.txt" 51 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743079575394 "|ff_network|layer:layer_inst_in|sigmoid:loop_l[0].sigm_inst_o"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 10 snum.txt(52) " "Verilog HDL assignment warning at snum.txt(52): truncated value with size 12 to match size of target (10)" {  } { { "snum.txt" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/snum.txt" 52 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743079575394 "|ff_network|layer:layer_inst_in|sigmoid:loop_l[0].sigm_inst_o"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 10 snum.txt(53) " "Verilog HDL assignment warning at snum.txt(53): truncated value with size 12 to match size of target (10)" {  } { { "snum.txt" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/snum.txt" 53 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743079575395 "|ff_network|layer:layer_inst_in|sigmoid:loop_l[0].sigm_inst_o"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 10 snum.txt(54) " "Verilog HDL assignment warning at snum.txt(54): truncated value with size 12 to match size of target (10)" {  } { { "snum.txt" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/snum.txt" 54 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743079575395 "|ff_network|layer:layer_inst_in|sigmoid:loop_l[0].sigm_inst_o"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 10 snum.txt(55) " "Verilog HDL assignment warning at snum.txt(55): truncated value with size 12 to match size of target (10)" {  } { { "snum.txt" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/snum.txt" 55 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743079575395 "|ff_network|layer:layer_inst_in|sigmoid:loop_l[0].sigm_inst_o"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 10 snum.txt(56) " "Verilog HDL assignment warning at snum.txt(56): truncated value with size 12 to match size of target (10)" {  } { { "snum.txt" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/snum.txt" 56 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743079575395 "|ff_network|layer:layer_inst_in|sigmoid:loop_l[0].sigm_inst_o"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 10 snum.txt(57) " "Verilog HDL assignment warning at snum.txt(57): truncated value with size 12 to match size of target (10)" {  } { { "snum.txt" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/snum.txt" 57 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743079575395 "|ff_network|layer:layer_inst_in|sigmoid:loop_l[0].sigm_inst_o"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 10 snum.txt(58) " "Verilog HDL assignment warning at snum.txt(58): truncated value with size 12 to match size of target (10)" {  } { { "snum.txt" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/snum.txt" 58 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743079575395 "|ff_network|layer:layer_inst_in|sigmoid:loop_l[0].sigm_inst_o"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 10 snum.txt(59) " "Verilog HDL assignment warning at snum.txt(59): truncated value with size 12 to match size of target (10)" {  } { { "snum.txt" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/snum.txt" 59 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743079575395 "|ff_network|layer:layer_inst_in|sigmoid:loop_l[0].sigm_inst_o"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 10 snum.txt(60) " "Verilog HDL assignment warning at snum.txt(60): truncated value with size 12 to match size of target (10)" {  } { { "snum.txt" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/snum.txt" 60 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743079575395 "|ff_network|layer:layer_inst_in|sigmoid:loop_l[0].sigm_inst_o"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 10 snum.txt(61) " "Verilog HDL assignment warning at snum.txt(61): truncated value with size 12 to match size of target (10)" {  } { { "snum.txt" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/snum.txt" 61 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743079575395 "|ff_network|layer:layer_inst_in|sigmoid:loop_l[0].sigm_inst_o"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 10 snum.txt(62) " "Verilog HDL assignment warning at snum.txt(62): truncated value with size 12 to match size of target (10)" {  } { { "snum.txt" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/snum.txt" 62 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743079575395 "|ff_network|layer:layer_inst_in|sigmoid:loop_l[0].sigm_inst_o"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 10 snum.txt(63) " "Verilog HDL assignment warning at snum.txt(63): truncated value with size 12 to match size of target (10)" {  } { { "snum.txt" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/snum.txt" 63 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743079575395 "|ff_network|layer:layer_inst_in|sigmoid:loop_l[0].sigm_inst_o"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 10 snum.txt(64) " "Verilog HDL assignment warning at snum.txt(64): truncated value with size 12 to match size of target (10)" {  } { { "snum.txt" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/snum.txt" 64 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743079575395 "|ff_network|layer:layer_inst_in|sigmoid:loop_l[0].sigm_inst_o"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 10 snum.txt(65) " "Verilog HDL assignment warning at snum.txt(65): truncated value with size 12 to match size of target (10)" {  } { { "snum.txt" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/snum.txt" 65 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743079575395 "|ff_network|layer:layer_inst_in|sigmoid:loop_l[0].sigm_inst_o"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 10 snum.txt(66) " "Verilog HDL assignment warning at snum.txt(66): truncated value with size 12 to match size of target (10)" {  } { { "snum.txt" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/snum.txt" 66 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743079575395 "|ff_network|layer:layer_inst_in|sigmoid:loop_l[0].sigm_inst_o"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 10 snum.txt(67) " "Verilog HDL assignment warning at snum.txt(67): truncated value with size 12 to match size of target (10)" {  } { { "snum.txt" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/snum.txt" 67 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743079575395 "|ff_network|layer:layer_inst_in|sigmoid:loop_l[0].sigm_inst_o"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 10 snum.txt(68) " "Verilog HDL assignment warning at snum.txt(68): truncated value with size 12 to match size of target (10)" {  } { { "snum.txt" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/snum.txt" 68 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743079575395 "|ff_network|layer:layer_inst_in|sigmoid:loop_l[0].sigm_inst_o"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 10 snum.txt(69) " "Verilog HDL assignment warning at snum.txt(69): truncated value with size 12 to match size of target (10)" {  } { { "snum.txt" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/snum.txt" 69 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743079575396 "|ff_network|layer:layer_inst_in|sigmoid:loop_l[0].sigm_inst_o"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 10 snum.txt(70) " "Verilog HDL assignment warning at snum.txt(70): truncated value with size 12 to match size of target (10)" {  } { { "snum.txt" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/snum.txt" 70 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743079575396 "|ff_network|layer:layer_inst_in|sigmoid:loop_l[0].sigm_inst_o"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 10 snum.txt(71) " "Verilog HDL assignment warning at snum.txt(71): truncated value with size 12 to match size of target (10)" {  } { { "snum.txt" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/snum.txt" 71 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743079575396 "|ff_network|layer:layer_inst_in|sigmoid:loop_l[0].sigm_inst_o"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 10 snum.txt(72) " "Verilog HDL assignment warning at snum.txt(72): truncated value with size 12 to match size of target (10)" {  } { { "snum.txt" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/snum.txt" 72 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743079575396 "|ff_network|layer:layer_inst_in|sigmoid:loop_l[0].sigm_inst_o"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 10 snum.txt(73) " "Verilog HDL assignment warning at snum.txt(73): truncated value with size 12 to match size of target (10)" {  } { { "snum.txt" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/snum.txt" 73 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743079575396 "|ff_network|layer:layer_inst_in|sigmoid:loop_l[0].sigm_inst_o"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 10 snum.txt(74) " "Verilog HDL assignment warning at snum.txt(74): truncated value with size 12 to match size of target (10)" {  } { { "snum.txt" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/snum.txt" 74 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743079575396 "|ff_network|layer:layer_inst_in|sigmoid:loop_l[0].sigm_inst_o"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 10 snum.txt(75) " "Verilog HDL assignment warning at snum.txt(75): truncated value with size 12 to match size of target (10)" {  } { { "snum.txt" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/snum.txt" 75 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743079575396 "|ff_network|layer:layer_inst_in|sigmoid:loop_l[0].sigm_inst_o"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 10 snum.txt(76) " "Verilog HDL assignment warning at snum.txt(76): truncated value with size 12 to match size of target (10)" {  } { { "snum.txt" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/snum.txt" 76 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743079575396 "|ff_network|layer:layer_inst_in|sigmoid:loop_l[0].sigm_inst_o"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 10 snum.txt(77) " "Verilog HDL assignment warning at snum.txt(77): truncated value with size 12 to match size of target (10)" {  } { { "snum.txt" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/snum.txt" 77 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743079575396 "|ff_network|layer:layer_inst_in|sigmoid:loop_l[0].sigm_inst_o"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 10 snum.txt(78) " "Verilog HDL assignment warning at snum.txt(78): truncated value with size 12 to match size of target (10)" {  } { { "snum.txt" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/snum.txt" 78 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743079575396 "|ff_network|layer:layer_inst_in|sigmoid:loop_l[0].sigm_inst_o"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 10 snum.txt(79) " "Verilog HDL assignment warning at snum.txt(79): truncated value with size 12 to match size of target (10)" {  } { { "snum.txt" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/snum.txt" 79 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743079575396 "|ff_network|layer:layer_inst_in|sigmoid:loop_l[0].sigm_inst_o"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 10 snum.txt(80) " "Verilog HDL assignment warning at snum.txt(80): truncated value with size 12 to match size of target (10)" {  } { { "snum.txt" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/snum.txt" 80 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743079575396 "|ff_network|layer:layer_inst_in|sigmoid:loop_l[0].sigm_inst_o"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 10 snum.txt(81) " "Verilog HDL assignment warning at snum.txt(81): truncated value with size 12 to match size of target (10)" {  } { { "snum.txt" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/snum.txt" 81 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743079575396 "|ff_network|layer:layer_inst_in|sigmoid:loop_l[0].sigm_inst_o"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 10 snum.txt(82) " "Verilog HDL assignment warning at snum.txt(82): truncated value with size 12 to match size of target (10)" {  } { { "snum.txt" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/snum.txt" 82 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743079575396 "|ff_network|layer:layer_inst_in|sigmoid:loop_l[0].sigm_inst_o"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 10 snum.txt(83) " "Verilog HDL assignment warning at snum.txt(83): truncated value with size 12 to match size of target (10)" {  } { { "snum.txt" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/snum.txt" 83 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743079575396 "|ff_network|layer:layer_inst_in|sigmoid:loop_l[0].sigm_inst_o"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 10 snum.txt(84) " "Verilog HDL assignment warning at snum.txt(84): truncated value with size 12 to match size of target (10)" {  } { { "snum.txt" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/snum.txt" 84 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743079575396 "|ff_network|layer:layer_inst_in|sigmoid:loop_l[0].sigm_inst_o"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 10 snum.txt(85) " "Verilog HDL assignment warning at snum.txt(85): truncated value with size 12 to match size of target (10)" {  } { { "snum.txt" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/snum.txt" 85 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743079575396 "|ff_network|layer:layer_inst_in|sigmoid:loop_l[0].sigm_inst_o"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 10 snum.txt(86) " "Verilog HDL assignment warning at snum.txt(86): truncated value with size 12 to match size of target (10)" {  } { { "snum.txt" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/snum.txt" 86 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743079575396 "|ff_network|layer:layer_inst_in|sigmoid:loop_l[0].sigm_inst_o"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 10 snum.txt(87) " "Verilog HDL assignment warning at snum.txt(87): truncated value with size 12 to match size of target (10)" {  } { { "snum.txt" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/snum.txt" 87 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743079575396 "|ff_network|layer:layer_inst_in|sigmoid:loop_l[0].sigm_inst_o"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 10 snum.txt(88) " "Verilog HDL assignment warning at snum.txt(88): truncated value with size 12 to match size of target (10)" {  } { { "snum.txt" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/snum.txt" 88 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743079575396 "|ff_network|layer:layer_inst_in|sigmoid:loop_l[0].sigm_inst_o"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 10 snum.txt(89) " "Verilog HDL assignment warning at snum.txt(89): truncated value with size 12 to match size of target (10)" {  } { { "snum.txt" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/snum.txt" 89 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743079575397 "|ff_network|layer:layer_inst_in|sigmoid:loop_l[0].sigm_inst_o"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 10 snum.txt(90) " "Verilog HDL assignment warning at snum.txt(90): truncated value with size 12 to match size of target (10)" {  } { { "snum.txt" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/snum.txt" 90 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743079575397 "|ff_network|layer:layer_inst_in|sigmoid:loop_l[0].sigm_inst_o"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 10 snum.txt(91) " "Verilog HDL assignment warning at snum.txt(91): truncated value with size 12 to match size of target (10)" {  } { { "snum.txt" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/snum.txt" 91 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743079575397 "|ff_network|layer:layer_inst_in|sigmoid:loop_l[0].sigm_inst_o"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 10 snum.txt(92) " "Verilog HDL assignment warning at snum.txt(92): truncated value with size 12 to match size of target (10)" {  } { { "snum.txt" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/snum.txt" 92 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743079575397 "|ff_network|layer:layer_inst_in|sigmoid:loop_l[0].sigm_inst_o"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 10 snum.txt(93) " "Verilog HDL assignment warning at snum.txt(93): truncated value with size 12 to match size of target (10)" {  } { { "snum.txt" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/snum.txt" 93 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743079575397 "|ff_network|layer:layer_inst_in|sigmoid:loop_l[0].sigm_inst_o"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 10 snum.txt(94) " "Verilog HDL assignment warning at snum.txt(94): truncated value with size 12 to match size of target (10)" {  } { { "snum.txt" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/snum.txt" 94 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743079575397 "|ff_network|layer:layer_inst_in|sigmoid:loop_l[0].sigm_inst_o"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 10 snum.txt(95) " "Verilog HDL assignment warning at snum.txt(95): truncated value with size 12 to match size of target (10)" {  } { { "snum.txt" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/snum.txt" 95 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743079575397 "|ff_network|layer:layer_inst_in|sigmoid:loop_l[0].sigm_inst_o"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 10 snum.txt(96) " "Verilog HDL assignment warning at snum.txt(96): truncated value with size 12 to match size of target (10)" {  } { { "snum.txt" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/snum.txt" 96 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743079575397 "|ff_network|layer:layer_inst_in|sigmoid:loop_l[0].sigm_inst_o"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 10 snum.txt(97) " "Verilog HDL assignment warning at snum.txt(97): truncated value with size 12 to match size of target (10)" {  } { { "snum.txt" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/snum.txt" 97 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743079575397 "|ff_network|layer:layer_inst_in|sigmoid:loop_l[0].sigm_inst_o"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 10 snum.txt(98) " "Verilog HDL assignment warning at snum.txt(98): truncated value with size 12 to match size of target (10)" {  } { { "snum.txt" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/snum.txt" 98 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743079575397 "|ff_network|layer:layer_inst_in|sigmoid:loop_l[0].sigm_inst_o"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 10 snum.txt(99) " "Verilog HDL assignment warning at snum.txt(99): truncated value with size 12 to match size of target (10)" {  } { { "snum.txt" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/snum.txt" 99 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743079575397 "|ff_network|layer:layer_inst_in|sigmoid:loop_l[0].sigm_inst_o"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 10 snum.txt(100) " "Verilog HDL assignment warning at snum.txt(100): truncated value with size 12 to match size of target (10)" {  } { { "snum.txt" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/snum.txt" 100 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743079575397 "|ff_network|layer:layer_inst_in|sigmoid:loop_l[0].sigm_inst_o"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 10 snum.txt(101) " "Verilog HDL assignment warning at snum.txt(101): truncated value with size 12 to match size of target (10)" {  } { { "snum.txt" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/snum.txt" 101 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743079575397 "|ff_network|layer:layer_inst_in|sigmoid:loop_l[0].sigm_inst_o"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 10 snum.txt(102) " "Verilog HDL assignment warning at snum.txt(102): truncated value with size 12 to match size of target (10)" {  } { { "snum.txt" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/snum.txt" 102 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743079575397 "|ff_network|layer:layer_inst_in|sigmoid:loop_l[0].sigm_inst_o"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 10 snum.txt(103) " "Verilog HDL assignment warning at snum.txt(103): truncated value with size 12 to match size of target (10)" {  } { { "snum.txt" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/snum.txt" 103 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743079575397 "|ff_network|layer:layer_inst_in|sigmoid:loop_l[0].sigm_inst_o"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 10 snum.txt(104) " "Verilog HDL assignment warning at snum.txt(104): truncated value with size 12 to match size of target (10)" {  } { { "snum.txt" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/snum.txt" 104 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743079575397 "|ff_network|layer:layer_inst_in|sigmoid:loop_l[0].sigm_inst_o"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 10 snum.txt(105) " "Verilog HDL assignment warning at snum.txt(105): truncated value with size 12 to match size of target (10)" {  } { { "snum.txt" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/snum.txt" 105 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743079575397 "|ff_network|layer:layer_inst_in|sigmoid:loop_l[0].sigm_inst_o"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 10 snum.txt(106) " "Verilog HDL assignment warning at snum.txt(106): truncated value with size 12 to match size of target (10)" {  } { { "snum.txt" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/snum.txt" 106 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743079575398 "|ff_network|layer:layer_inst_in|sigmoid:loop_l[0].sigm_inst_o"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 10 snum.txt(107) " "Verilog HDL assignment warning at snum.txt(107): truncated value with size 12 to match size of target (10)" {  } { { "snum.txt" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/snum.txt" 107 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743079575398 "|ff_network|layer:layer_inst_in|sigmoid:loop_l[0].sigm_inst_o"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 10 snum.txt(108) " "Verilog HDL assignment warning at snum.txt(108): truncated value with size 12 to match size of target (10)" {  } { { "snum.txt" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/snum.txt" 108 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743079575398 "|ff_network|layer:layer_inst_in|sigmoid:loop_l[0].sigm_inst_o"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 10 snum.txt(109) " "Verilog HDL assignment warning at snum.txt(109): truncated value with size 12 to match size of target (10)" {  } { { "snum.txt" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/snum.txt" 109 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743079575398 "|ff_network|layer:layer_inst_in|sigmoid:loop_l[0].sigm_inst_o"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 10 snum.txt(110) " "Verilog HDL assignment warning at snum.txt(110): truncated value with size 12 to match size of target (10)" {  } { { "snum.txt" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/snum.txt" 110 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743079575398 "|ff_network|layer:layer_inst_in|sigmoid:loop_l[0].sigm_inst_o"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 10 snum.txt(111) " "Verilog HDL assignment warning at snum.txt(111): truncated value with size 12 to match size of target (10)" {  } { { "snum.txt" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/snum.txt" 111 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743079575398 "|ff_network|layer:layer_inst_in|sigmoid:loop_l[0].sigm_inst_o"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 10 snum.txt(112) " "Verilog HDL assignment warning at snum.txt(112): truncated value with size 12 to match size of target (10)" {  } { { "snum.txt" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/snum.txt" 112 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743079575398 "|ff_network|layer:layer_inst_in|sigmoid:loop_l[0].sigm_inst_o"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 10 snum.txt(113) " "Verilog HDL assignment warning at snum.txt(113): truncated value with size 12 to match size of target (10)" {  } { { "snum.txt" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/snum.txt" 113 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743079575398 "|ff_network|layer:layer_inst_in|sigmoid:loop_l[0].sigm_inst_o"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 10 snum.txt(114) " "Verilog HDL assignment warning at snum.txt(114): truncated value with size 12 to match size of target (10)" {  } { { "snum.txt" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/snum.txt" 114 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743079575398 "|ff_network|layer:layer_inst_in|sigmoid:loop_l[0].sigm_inst_o"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 10 snum.txt(115) " "Verilog HDL assignment warning at snum.txt(115): truncated value with size 12 to match size of target (10)" {  } { { "snum.txt" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/snum.txt" 115 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743079575398 "|ff_network|layer:layer_inst_in|sigmoid:loop_l[0].sigm_inst_o"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 10 snum.txt(116) " "Verilog HDL assignment warning at snum.txt(116): truncated value with size 12 to match size of target (10)" {  } { { "snum.txt" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/snum.txt" 116 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743079575398 "|ff_network|layer:layer_inst_in|sigmoid:loop_l[0].sigm_inst_o"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 10 snum.txt(117) " "Verilog HDL assignment warning at snum.txt(117): truncated value with size 12 to match size of target (10)" {  } { { "snum.txt" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/snum.txt" 117 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743079575398 "|ff_network|layer:layer_inst_in|sigmoid:loop_l[0].sigm_inst_o"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 10 snum.txt(118) " "Verilog HDL assignment warning at snum.txt(118): truncated value with size 12 to match size of target (10)" {  } { { "snum.txt" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/snum.txt" 118 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743079575398 "|ff_network|layer:layer_inst_in|sigmoid:loop_l[0].sigm_inst_o"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 10 snum.txt(119) " "Verilog HDL assignment warning at snum.txt(119): truncated value with size 12 to match size of target (10)" {  } { { "snum.txt" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/snum.txt" 119 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743079575398 "|ff_network|layer:layer_inst_in|sigmoid:loop_l[0].sigm_inst_o"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 10 snum.txt(120) " "Verilog HDL assignment warning at snum.txt(120): truncated value with size 12 to match size of target (10)" {  } { { "snum.txt" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/snum.txt" 120 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743079575398 "|ff_network|layer:layer_inst_in|sigmoid:loop_l[0].sigm_inst_o"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 10 snum.txt(121) " "Verilog HDL assignment warning at snum.txt(121): truncated value with size 12 to match size of target (10)" {  } { { "snum.txt" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/snum.txt" 121 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743079575399 "|ff_network|layer:layer_inst_in|sigmoid:loop_l[0].sigm_inst_o"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 10 snum.txt(122) " "Verilog HDL assignment warning at snum.txt(122): truncated value with size 12 to match size of target (10)" {  } { { "snum.txt" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/snum.txt" 122 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743079575399 "|ff_network|layer:layer_inst_in|sigmoid:loop_l[0].sigm_inst_o"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 10 snum.txt(123) " "Verilog HDL assignment warning at snum.txt(123): truncated value with size 12 to match size of target (10)" {  } { { "snum.txt" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/snum.txt" 123 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743079575399 "|ff_network|layer:layer_inst_in|sigmoid:loop_l[0].sigm_inst_o"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 10 snum.txt(124) " "Verilog HDL assignment warning at snum.txt(124): truncated value with size 12 to match size of target (10)" {  } { { "snum.txt" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/snum.txt" 124 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743079575399 "|ff_network|layer:layer_inst_in|sigmoid:loop_l[0].sigm_inst_o"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 10 snum.txt(125) " "Verilog HDL assignment warning at snum.txt(125): truncated value with size 12 to match size of target (10)" {  } { { "snum.txt" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/snum.txt" 125 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743079575399 "|ff_network|layer:layer_inst_in|sigmoid:loop_l[0].sigm_inst_o"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 10 snum.txt(126) " "Verilog HDL assignment warning at snum.txt(126): truncated value with size 12 to match size of target (10)" {  } { { "snum.txt" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/snum.txt" 126 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743079575399 "|ff_network|layer:layer_inst_in|sigmoid:loop_l[0].sigm_inst_o"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 10 snum.txt(127) " "Verilog HDL assignment warning at snum.txt(127): truncated value with size 12 to match size of target (10)" {  } { { "snum.txt" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/snum.txt" 127 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743079575399 "|ff_network|layer:layer_inst_in|sigmoid:loop_l[0].sigm_inst_o"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 10 snum.txt(128) " "Verilog HDL assignment warning at snum.txt(128): truncated value with size 12 to match size of target (10)" {  } { { "snum.txt" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/snum.txt" 128 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743079575399 "|ff_network|layer:layer_inst_in|sigmoid:loop_l[0].sigm_inst_o"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 10 snum.txt(129) " "Verilog HDL assignment warning at snum.txt(129): truncated value with size 12 to match size of target (10)" {  } { { "snum.txt" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/snum.txt" 129 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743079575399 "|ff_network|layer:layer_inst_in|sigmoid:loop_l[0].sigm_inst_o"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 10 snum.txt(130) " "Verilog HDL assignment warning at snum.txt(130): truncated value with size 12 to match size of target (10)" {  } { { "snum.txt" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/snum.txt" 130 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743079575399 "|ff_network|layer:layer_inst_in|sigmoid:loop_l[0].sigm_inst_o"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 10 snum.txt(131) " "Verilog HDL assignment warning at snum.txt(131): truncated value with size 12 to match size of target (10)" {  } { { "snum.txt" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/snum.txt" 131 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743079575399 "|ff_network|layer:layer_inst_in|sigmoid:loop_l[0].sigm_inst_o"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 10 snum.txt(132) " "Verilog HDL assignment warning at snum.txt(132): truncated value with size 12 to match size of target (10)" {  } { { "snum.txt" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/snum.txt" 132 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743079575399 "|ff_network|layer:layer_inst_in|sigmoid:loop_l[0].sigm_inst_o"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 10 snum.txt(133) " "Verilog HDL assignment warning at snum.txt(133): truncated value with size 12 to match size of target (10)" {  } { { "snum.txt" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/snum.txt" 133 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743079575399 "|ff_network|layer:layer_inst_in|sigmoid:loop_l[0].sigm_inst_o"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 10 snum.txt(134) " "Verilog HDL assignment warning at snum.txt(134): truncated value with size 12 to match size of target (10)" {  } { { "snum.txt" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/snum.txt" 134 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743079575399 "|ff_network|layer:layer_inst_in|sigmoid:loop_l[0].sigm_inst_o"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 10 snum.txt(135) " "Verilog HDL assignment warning at snum.txt(135): truncated value with size 12 to match size of target (10)" {  } { { "snum.txt" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/snum.txt" 135 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743079575399 "|ff_network|layer:layer_inst_in|sigmoid:loop_l[0].sigm_inst_o"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 10 snum.txt(136) " "Verilog HDL assignment warning at snum.txt(136): truncated value with size 12 to match size of target (10)" {  } { { "snum.txt" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/snum.txt" 136 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743079575399 "|ff_network|layer:layer_inst_in|sigmoid:loop_l[0].sigm_inst_o"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 10 snum.txt(137) " "Verilog HDL assignment warning at snum.txt(137): truncated value with size 12 to match size of target (10)" {  } { { "snum.txt" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/snum.txt" 137 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743079575399 "|ff_network|layer:layer_inst_in|sigmoid:loop_l[0].sigm_inst_o"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 10 snum.txt(138) " "Verilog HDL assignment warning at snum.txt(138): truncated value with size 12 to match size of target (10)" {  } { { "snum.txt" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/snum.txt" 138 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743079575399 "|ff_network|layer:layer_inst_in|sigmoid:loop_l[0].sigm_inst_o"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 10 snum.txt(139) " "Verilog HDL assignment warning at snum.txt(139): truncated value with size 12 to match size of target (10)" {  } { { "snum.txt" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/snum.txt" 139 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743079575399 "|ff_network|layer:layer_inst_in|sigmoid:loop_l[0].sigm_inst_o"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 10 snum.txt(140) " "Verilog HDL assignment warning at snum.txt(140): truncated value with size 12 to match size of target (10)" {  } { { "snum.txt" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/snum.txt" 140 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743079575399 "|ff_network|layer:layer_inst_in|sigmoid:loop_l[0].sigm_inst_o"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 10 snum.txt(141) " "Verilog HDL assignment warning at snum.txt(141): truncated value with size 12 to match size of target (10)" {  } { { "snum.txt" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/snum.txt" 141 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743079575399 "|ff_network|layer:layer_inst_in|sigmoid:loop_l[0].sigm_inst_o"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 10 snum.txt(142) " "Verilog HDL assignment warning at snum.txt(142): truncated value with size 12 to match size of target (10)" {  } { { "snum.txt" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/snum.txt" 142 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743079575399 "|ff_network|layer:layer_inst_in|sigmoid:loop_l[0].sigm_inst_o"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 10 snum.txt(143) " "Verilog HDL assignment warning at snum.txt(143): truncated value with size 12 to match size of target (10)" {  } { { "snum.txt" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/snum.txt" 143 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743079575399 "|ff_network|layer:layer_inst_in|sigmoid:loop_l[0].sigm_inst_o"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 10 snum.txt(144) " "Verilog HDL assignment warning at snum.txt(144): truncated value with size 12 to match size of target (10)" {  } { { "snum.txt" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/snum.txt" 144 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743079575400 "|ff_network|layer:layer_inst_in|sigmoid:loop_l[0].sigm_inst_o"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 10 snum.txt(145) " "Verilog HDL assignment warning at snum.txt(145): truncated value with size 12 to match size of target (10)" {  } { { "snum.txt" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/snum.txt" 145 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743079575400 "|ff_network|layer:layer_inst_in|sigmoid:loop_l[0].sigm_inst_o"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 10 snum.txt(146) " "Verilog HDL assignment warning at snum.txt(146): truncated value with size 12 to match size of target (10)" {  } { { "snum.txt" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/snum.txt" 146 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743079575400 "|ff_network|layer:layer_inst_in|sigmoid:loop_l[0].sigm_inst_o"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 10 snum.txt(147) " "Verilog HDL assignment warning at snum.txt(147): truncated value with size 12 to match size of target (10)" {  } { { "snum.txt" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/snum.txt" 147 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743079575400 "|ff_network|layer:layer_inst_in|sigmoid:loop_l[0].sigm_inst_o"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 10 snum.txt(148) " "Verilog HDL assignment warning at snum.txt(148): truncated value with size 12 to match size of target (10)" {  } { { "snum.txt" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/snum.txt" 148 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743079575400 "|ff_network|layer:layer_inst_in|sigmoid:loop_l[0].sigm_inst_o"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 10 snum.txt(149) " "Verilog HDL assignment warning at snum.txt(149): truncated value with size 12 to match size of target (10)" {  } { { "snum.txt" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/snum.txt" 149 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743079575400 "|ff_network|layer:layer_inst_in|sigmoid:loop_l[0].sigm_inst_o"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 10 snum.txt(150) " "Verilog HDL assignment warning at snum.txt(150): truncated value with size 12 to match size of target (10)" {  } { { "snum.txt" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/snum.txt" 150 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743079575400 "|ff_network|layer:layer_inst_in|sigmoid:loop_l[0].sigm_inst_o"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 10 snum.txt(151) " "Verilog HDL assignment warning at snum.txt(151): truncated value with size 12 to match size of target (10)" {  } { { "snum.txt" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/snum.txt" 151 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743079575400 "|ff_network|layer:layer_inst_in|sigmoid:loop_l[0].sigm_inst_o"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 10 snum.txt(152) " "Verilog HDL assignment warning at snum.txt(152): truncated value with size 12 to match size of target (10)" {  } { { "snum.txt" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/snum.txt" 152 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743079575400 "|ff_network|layer:layer_inst_in|sigmoid:loop_l[0].sigm_inst_o"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 10 snum.txt(153) " "Verilog HDL assignment warning at snum.txt(153): truncated value with size 12 to match size of target (10)" {  } { { "snum.txt" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/snum.txt" 153 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743079575400 "|ff_network|layer:layer_inst_in|sigmoid:loop_l[0].sigm_inst_o"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 10 snum.txt(154) " "Verilog HDL assignment warning at snum.txt(154): truncated value with size 12 to match size of target (10)" {  } { { "snum.txt" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/snum.txt" 154 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743079575400 "|ff_network|layer:layer_inst_in|sigmoid:loop_l[0].sigm_inst_o"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 10 snum.txt(155) " "Verilog HDL assignment warning at snum.txt(155): truncated value with size 12 to match size of target (10)" {  } { { "snum.txt" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/snum.txt" 155 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743079575400 "|ff_network|layer:layer_inst_in|sigmoid:loop_l[0].sigm_inst_o"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 10 snum.txt(156) " "Verilog HDL assignment warning at snum.txt(156): truncated value with size 12 to match size of target (10)" {  } { { "snum.txt" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/snum.txt" 156 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743079575400 "|ff_network|layer:layer_inst_in|sigmoid:loop_l[0].sigm_inst_o"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 10 snum.txt(157) " "Verilog HDL assignment warning at snum.txt(157): truncated value with size 12 to match size of target (10)" {  } { { "snum.txt" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/snum.txt" 157 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743079575400 "|ff_network|layer:layer_inst_in|sigmoid:loop_l[0].sigm_inst_o"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 10 snum.txt(158) " "Verilog HDL assignment warning at snum.txt(158): truncated value with size 12 to match size of target (10)" {  } { { "snum.txt" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/snum.txt" 158 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743079575400 "|ff_network|layer:layer_inst_in|sigmoid:loop_l[0].sigm_inst_o"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 10 snum.txt(159) " "Verilog HDL assignment warning at snum.txt(159): truncated value with size 12 to match size of target (10)" {  } { { "snum.txt" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/snum.txt" 159 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743079575400 "|ff_network|layer:layer_inst_in|sigmoid:loop_l[0].sigm_inst_o"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 10 snum.txt(160) " "Verilog HDL assignment warning at snum.txt(160): truncated value with size 12 to match size of target (10)" {  } { { "snum.txt" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/snum.txt" 160 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743079575400 "|ff_network|layer:layer_inst_in|sigmoid:loop_l[0].sigm_inst_o"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 10 snum.txt(161) " "Verilog HDL assignment warning at snum.txt(161): truncated value with size 12 to match size of target (10)" {  } { { "snum.txt" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/snum.txt" 161 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743079575400 "|ff_network|layer:layer_inst_in|sigmoid:loop_l[0].sigm_inst_o"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 10 snum.txt(162) " "Verilog HDL assignment warning at snum.txt(162): truncated value with size 12 to match size of target (10)" {  } { { "snum.txt" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/snum.txt" 162 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743079575400 "|ff_network|layer:layer_inst_in|sigmoid:loop_l[0].sigm_inst_o"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 10 snum.txt(163) " "Verilog HDL assignment warning at snum.txt(163): truncated value with size 12 to match size of target (10)" {  } { { "snum.txt" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/snum.txt" 163 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743079575400 "|ff_network|layer:layer_inst_in|sigmoid:loop_l[0].sigm_inst_o"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 10 snum.txt(164) " "Verilog HDL assignment warning at snum.txt(164): truncated value with size 12 to match size of target (10)" {  } { { "snum.txt" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/snum.txt" 164 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743079575400 "|ff_network|layer:layer_inst_in|sigmoid:loop_l[0].sigm_inst_o"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 10 snum.txt(165) " "Verilog HDL assignment warning at snum.txt(165): truncated value with size 12 to match size of target (10)" {  } { { "snum.txt" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/snum.txt" 165 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743079575400 "|ff_network|layer:layer_inst_in|sigmoid:loop_l[0].sigm_inst_o"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 10 snum.txt(166) " "Verilog HDL assignment warning at snum.txt(166): truncated value with size 12 to match size of target (10)" {  } { { "snum.txt" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/snum.txt" 166 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743079575400 "|ff_network|layer:layer_inst_in|sigmoid:loop_l[0].sigm_inst_o"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 10 snum.txt(167) " "Verilog HDL assignment warning at snum.txt(167): truncated value with size 12 to match size of target (10)" {  } { { "snum.txt" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/snum.txt" 167 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743079575400 "|ff_network|layer:layer_inst_in|sigmoid:loop_l[0].sigm_inst_o"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 10 snum.txt(168) " "Verilog HDL assignment warning at snum.txt(168): truncated value with size 12 to match size of target (10)" {  } { { "snum.txt" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/snum.txt" 168 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743079575401 "|ff_network|layer:layer_inst_in|sigmoid:loop_l[0].sigm_inst_o"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 10 snum.txt(169) " "Verilog HDL assignment warning at snum.txt(169): truncated value with size 12 to match size of target (10)" {  } { { "snum.txt" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/snum.txt" 169 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743079575401 "|ff_network|layer:layer_inst_in|sigmoid:loop_l[0].sigm_inst_o"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 10 snum.txt(170) " "Verilog HDL assignment warning at snum.txt(170): truncated value with size 12 to match size of target (10)" {  } { { "snum.txt" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/snum.txt" 170 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743079575401 "|ff_network|layer:layer_inst_in|sigmoid:loop_l[0].sigm_inst_o"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 10 snum.txt(171) " "Verilog HDL assignment warning at snum.txt(171): truncated value with size 12 to match size of target (10)" {  } { { "snum.txt" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/snum.txt" 171 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743079575401 "|ff_network|layer:layer_inst_in|sigmoid:loop_l[0].sigm_inst_o"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 10 snum.txt(172) " "Verilog HDL assignment warning at snum.txt(172): truncated value with size 12 to match size of target (10)" {  } { { "snum.txt" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/snum.txt" 172 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743079575401 "|ff_network|layer:layer_inst_in|sigmoid:loop_l[0].sigm_inst_o"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 10 snum.txt(173) " "Verilog HDL assignment warning at snum.txt(173): truncated value with size 12 to match size of target (10)" {  } { { "snum.txt" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/snum.txt" 173 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743079575401 "|ff_network|layer:layer_inst_in|sigmoid:loop_l[0].sigm_inst_o"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 10 snum.txt(174) " "Verilog HDL assignment warning at snum.txt(174): truncated value with size 12 to match size of target (10)" {  } { { "snum.txt" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/snum.txt" 174 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743079575401 "|ff_network|layer:layer_inst_in|sigmoid:loop_l[0].sigm_inst_o"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 10 snum.txt(175) " "Verilog HDL assignment warning at snum.txt(175): truncated value with size 12 to match size of target (10)" {  } { { "snum.txt" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/snum.txt" 175 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743079575401 "|ff_network|layer:layer_inst_in|sigmoid:loop_l[0].sigm_inst_o"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 10 snum.txt(176) " "Verilog HDL assignment warning at snum.txt(176): truncated value with size 12 to match size of target (10)" {  } { { "snum.txt" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/snum.txt" 176 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743079575401 "|ff_network|layer:layer_inst_in|sigmoid:loop_l[0].sigm_inst_o"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 10 snum.txt(177) " "Verilog HDL assignment warning at snum.txt(177): truncated value with size 12 to match size of target (10)" {  } { { "snum.txt" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/snum.txt" 177 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743079575401 "|ff_network|layer:layer_inst_in|sigmoid:loop_l[0].sigm_inst_o"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 10 snum.txt(178) " "Verilog HDL assignment warning at snum.txt(178): truncated value with size 12 to match size of target (10)" {  } { { "snum.txt" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/snum.txt" 178 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743079575401 "|ff_network|layer:layer_inst_in|sigmoid:loop_l[0].sigm_inst_o"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 10 snum.txt(179) " "Verilog HDL assignment warning at snum.txt(179): truncated value with size 12 to match size of target (10)" {  } { { "snum.txt" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/snum.txt" 179 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743079575401 "|ff_network|layer:layer_inst_in|sigmoid:loop_l[0].sigm_inst_o"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 10 snum.txt(180) " "Verilog HDL assignment warning at snum.txt(180): truncated value with size 12 to match size of target (10)" {  } { { "snum.txt" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/snum.txt" 180 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743079575401 "|ff_network|layer:layer_inst_in|sigmoid:loop_l[0].sigm_inst_o"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 10 snum.txt(181) " "Verilog HDL assignment warning at snum.txt(181): truncated value with size 12 to match size of target (10)" {  } { { "snum.txt" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/snum.txt" 181 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743079575401 "|ff_network|layer:layer_inst_in|sigmoid:loop_l[0].sigm_inst_o"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 10 snum.txt(182) " "Verilog HDL assignment warning at snum.txt(182): truncated value with size 12 to match size of target (10)" {  } { { "snum.txt" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/snum.txt" 182 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743079575401 "|ff_network|layer:layer_inst_in|sigmoid:loop_l[0].sigm_inst_o"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 10 snum.txt(183) " "Verilog HDL assignment warning at snum.txt(183): truncated value with size 12 to match size of target (10)" {  } { { "snum.txt" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/snum.txt" 183 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743079575401 "|ff_network|layer:layer_inst_in|sigmoid:loop_l[0].sigm_inst_o"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 10 snum.txt(184) " "Verilog HDL assignment warning at snum.txt(184): truncated value with size 12 to match size of target (10)" {  } { { "snum.txt" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/snum.txt" 184 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743079575401 "|ff_network|layer:layer_inst_in|sigmoid:loop_l[0].sigm_inst_o"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 10 snum.txt(185) " "Verilog HDL assignment warning at snum.txt(185): truncated value with size 12 to match size of target (10)" {  } { { "snum.txt" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/snum.txt" 185 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743079575401 "|ff_network|layer:layer_inst_in|sigmoid:loop_l[0].sigm_inst_o"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 10 snum.txt(186) " "Verilog HDL assignment warning at snum.txt(186): truncated value with size 12 to match size of target (10)" {  } { { "snum.txt" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/snum.txt" 186 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743079575401 "|ff_network|layer:layer_inst_in|sigmoid:loop_l[0].sigm_inst_o"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 10 snum.txt(187) " "Verilog HDL assignment warning at snum.txt(187): truncated value with size 12 to match size of target (10)" {  } { { "snum.txt" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/snum.txt" 187 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743079575401 "|ff_network|layer:layer_inst_in|sigmoid:loop_l[0].sigm_inst_o"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 10 snum.txt(188) " "Verilog HDL assignment warning at snum.txt(188): truncated value with size 12 to match size of target (10)" {  } { { "snum.txt" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/snum.txt" 188 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743079575401 "|ff_network|layer:layer_inst_in|sigmoid:loop_l[0].sigm_inst_o"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 10 snum.txt(189) " "Verilog HDL assignment warning at snum.txt(189): truncated value with size 12 to match size of target (10)" {  } { { "snum.txt" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/snum.txt" 189 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743079575401 "|ff_network|layer:layer_inst_in|sigmoid:loop_l[0].sigm_inst_o"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 10 snum.txt(190) " "Verilog HDL assignment warning at snum.txt(190): truncated value with size 12 to match size of target (10)" {  } { { "snum.txt" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/snum.txt" 190 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743079575401 "|ff_network|layer:layer_inst_in|sigmoid:loop_l[0].sigm_inst_o"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 10 snum.txt(191) " "Verilog HDL assignment warning at snum.txt(191): truncated value with size 12 to match size of target (10)" {  } { { "snum.txt" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/snum.txt" 191 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743079575401 "|ff_network|layer:layer_inst_in|sigmoid:loop_l[0].sigm_inst_o"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 10 snum.txt(192) " "Verilog HDL assignment warning at snum.txt(192): truncated value with size 12 to match size of target (10)" {  } { { "snum.txt" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/snum.txt" 192 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743079575401 "|ff_network|layer:layer_inst_in|sigmoid:loop_l[0].sigm_inst_o"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 10 snum.txt(193) " "Verilog HDL assignment warning at snum.txt(193): truncated value with size 12 to match size of target (10)" {  } { { "snum.txt" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/snum.txt" 193 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743079575402 "|ff_network|layer:layer_inst_in|sigmoid:loop_l[0].sigm_inst_o"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 10 snum.txt(194) " "Verilog HDL assignment warning at snum.txt(194): truncated value with size 12 to match size of target (10)" {  } { { "snum.txt" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/snum.txt" 194 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743079575402 "|ff_network|layer:layer_inst_in|sigmoid:loop_l[0].sigm_inst_o"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 10 snum.txt(195) " "Verilog HDL assignment warning at snum.txt(195): truncated value with size 12 to match size of target (10)" {  } { { "snum.txt" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/snum.txt" 195 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743079575402 "|ff_network|layer:layer_inst_in|sigmoid:loop_l[0].sigm_inst_o"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 10 snum.txt(196) " "Verilog HDL assignment warning at snum.txt(196): truncated value with size 12 to match size of target (10)" {  } { { "snum.txt" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/snum.txt" 196 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743079575402 "|ff_network|layer:layer_inst_in|sigmoid:loop_l[0].sigm_inst_o"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 10 snum.txt(197) " "Verilog HDL assignment warning at snum.txt(197): truncated value with size 12 to match size of target (10)" {  } { { "snum.txt" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/snum.txt" 197 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743079575402 "|ff_network|layer:layer_inst_in|sigmoid:loop_l[0].sigm_inst_o"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 10 snum.txt(198) " "Verilog HDL assignment warning at snum.txt(198): truncated value with size 12 to match size of target (10)" {  } { { "snum.txt" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/snum.txt" 198 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743079575402 "|ff_network|layer:layer_inst_in|sigmoid:loop_l[0].sigm_inst_o"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 10 snum.txt(199) " "Verilog HDL assignment warning at snum.txt(199): truncated value with size 12 to match size of target (10)" {  } { { "snum.txt" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/snum.txt" 199 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743079575402 "|ff_network|layer:layer_inst_in|sigmoid:loop_l[0].sigm_inst_o"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 10 snum.txt(200) " "Verilog HDL assignment warning at snum.txt(200): truncated value with size 12 to match size of target (10)" {  } { { "snum.txt" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/snum.txt" 200 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743079575402 "|ff_network|layer:layer_inst_in|sigmoid:loop_l[0].sigm_inst_o"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 10 snum.txt(201) " "Verilog HDL assignment warning at snum.txt(201): truncated value with size 12 to match size of target (10)" {  } { { "snum.txt" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/snum.txt" 201 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743079575402 "|ff_network|layer:layer_inst_in|sigmoid:loop_l[0].sigm_inst_o"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 10 snum.txt(202) " "Verilog HDL assignment warning at snum.txt(202): truncated value with size 12 to match size of target (10)" {  } { { "snum.txt" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/snum.txt" 202 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743079575402 "|ff_network|layer:layer_inst_in|sigmoid:loop_l[0].sigm_inst_o"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 10 snum.txt(203) " "Verilog HDL assignment warning at snum.txt(203): truncated value with size 12 to match size of target (10)" {  } { { "snum.txt" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/snum.txt" 203 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743079575402 "|ff_network|layer:layer_inst_in|sigmoid:loop_l[0].sigm_inst_o"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 10 snum.txt(204) " "Verilog HDL assignment warning at snum.txt(204): truncated value with size 12 to match size of target (10)" {  } { { "snum.txt" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/snum.txt" 204 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743079575402 "|ff_network|layer:layer_inst_in|sigmoid:loop_l[0].sigm_inst_o"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 10 snum.txt(205) " "Verilog HDL assignment warning at snum.txt(205): truncated value with size 12 to match size of target (10)" {  } { { "snum.txt" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/snum.txt" 205 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743079575402 "|ff_network|layer:layer_inst_in|sigmoid:loop_l[0].sigm_inst_o"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 10 snum.txt(206) " "Verilog HDL assignment warning at snum.txt(206): truncated value with size 12 to match size of target (10)" {  } { { "snum.txt" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/snum.txt" 206 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743079575402 "|ff_network|layer:layer_inst_in|sigmoid:loop_l[0].sigm_inst_o"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 10 snum.txt(207) " "Verilog HDL assignment warning at snum.txt(207): truncated value with size 12 to match size of target (10)" {  } { { "snum.txt" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/snum.txt" 207 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743079575402 "|ff_network|layer:layer_inst_in|sigmoid:loop_l[0].sigm_inst_o"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 10 snum.txt(208) " "Verilog HDL assignment warning at snum.txt(208): truncated value with size 12 to match size of target (10)" {  } { { "snum.txt" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/snum.txt" 208 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743079575402 "|ff_network|layer:layer_inst_in|sigmoid:loop_l[0].sigm_inst_o"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 10 snum.txt(209) " "Verilog HDL assignment warning at snum.txt(209): truncated value with size 12 to match size of target (10)" {  } { { "snum.txt" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/snum.txt" 209 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743079575402 "|ff_network|layer:layer_inst_in|sigmoid:loop_l[0].sigm_inst_o"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 10 snum.txt(210) " "Verilog HDL assignment warning at snum.txt(210): truncated value with size 12 to match size of target (10)" {  } { { "snum.txt" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/snum.txt" 210 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743079575402 "|ff_network|layer:layer_inst_in|sigmoid:loop_l[0].sigm_inst_o"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 10 snum.txt(211) " "Verilog HDL assignment warning at snum.txt(211): truncated value with size 12 to match size of target (10)" {  } { { "snum.txt" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/snum.txt" 211 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743079575402 "|ff_network|layer:layer_inst_in|sigmoid:loop_l[0].sigm_inst_o"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 10 snum.txt(212) " "Verilog HDL assignment warning at snum.txt(212): truncated value with size 12 to match size of target (10)" {  } { { "snum.txt" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/snum.txt" 212 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743079575402 "|ff_network|layer:layer_inst_in|sigmoid:loop_l[0].sigm_inst_o"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 10 snum.txt(213) " "Verilog HDL assignment warning at snum.txt(213): truncated value with size 12 to match size of target (10)" {  } { { "snum.txt" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/snum.txt" 213 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743079575402 "|ff_network|layer:layer_inst_in|sigmoid:loop_l[0].sigm_inst_o"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 10 snum.txt(214) " "Verilog HDL assignment warning at snum.txt(214): truncated value with size 12 to match size of target (10)" {  } { { "snum.txt" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/snum.txt" 214 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743079575402 "|ff_network|layer:layer_inst_in|sigmoid:loop_l[0].sigm_inst_o"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 10 snum.txt(215) " "Verilog HDL assignment warning at snum.txt(215): truncated value with size 12 to match size of target (10)" {  } { { "snum.txt" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/snum.txt" 215 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743079575402 "|ff_network|layer:layer_inst_in|sigmoid:loop_l[0].sigm_inst_o"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 10 snum.txt(216) " "Verilog HDL assignment warning at snum.txt(216): truncated value with size 12 to match size of target (10)" {  } { { "snum.txt" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/snum.txt" 216 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743079575402 "|ff_network|layer:layer_inst_in|sigmoid:loop_l[0].sigm_inst_o"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 10 snum.txt(217) " "Verilog HDL assignment warning at snum.txt(217): truncated value with size 12 to match size of target (10)" {  } { { "snum.txt" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/snum.txt" 217 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743079575402 "|ff_network|layer:layer_inst_in|sigmoid:loop_l[0].sigm_inst_o"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 10 snum.txt(218) " "Verilog HDL assignment warning at snum.txt(218): truncated value with size 12 to match size of target (10)" {  } { { "snum.txt" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/snum.txt" 218 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743079575402 "|ff_network|layer:layer_inst_in|sigmoid:loop_l[0].sigm_inst_o"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 10 snum.txt(219) " "Verilog HDL assignment warning at snum.txt(219): truncated value with size 12 to match size of target (10)" {  } { { "snum.txt" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/snum.txt" 219 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743079575402 "|ff_network|layer:layer_inst_in|sigmoid:loop_l[0].sigm_inst_o"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 10 snum.txt(220) " "Verilog HDL assignment warning at snum.txt(220): truncated value with size 12 to match size of target (10)" {  } { { "snum.txt" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/snum.txt" 220 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743079575403 "|ff_network|layer:layer_inst_in|sigmoid:loop_l[0].sigm_inst_o"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 10 snum.txt(221) " "Verilog HDL assignment warning at snum.txt(221): truncated value with size 12 to match size of target (10)" {  } { { "snum.txt" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/snum.txt" 221 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743079575403 "|ff_network|layer:layer_inst_in|sigmoid:loop_l[0].sigm_inst_o"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 10 snum.txt(222) " "Verilog HDL assignment warning at snum.txt(222): truncated value with size 12 to match size of target (10)" {  } { { "snum.txt" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/snum.txt" 222 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743079575403 "|ff_network|layer:layer_inst_in|sigmoid:loop_l[0].sigm_inst_o"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 10 snum.txt(223) " "Verilog HDL assignment warning at snum.txt(223): truncated value with size 12 to match size of target (10)" {  } { { "snum.txt" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/snum.txt" 223 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743079575403 "|ff_network|layer:layer_inst_in|sigmoid:loop_l[0].sigm_inst_o"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 10 snum.txt(224) " "Verilog HDL assignment warning at snum.txt(224): truncated value with size 12 to match size of target (10)" {  } { { "snum.txt" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/snum.txt" 224 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743079575403 "|ff_network|layer:layer_inst_in|sigmoid:loop_l[0].sigm_inst_o"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 10 snum.txt(225) " "Verilog HDL assignment warning at snum.txt(225): truncated value with size 12 to match size of target (10)" {  } { { "snum.txt" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/snum.txt" 225 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743079575403 "|ff_network|layer:layer_inst_in|sigmoid:loop_l[0].sigm_inst_o"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 10 snum.txt(226) " "Verilog HDL assignment warning at snum.txt(226): truncated value with size 12 to match size of target (10)" {  } { { "snum.txt" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/snum.txt" 226 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743079575403 "|ff_network|layer:layer_inst_in|sigmoid:loop_l[0].sigm_inst_o"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 10 snum.txt(227) " "Verilog HDL assignment warning at snum.txt(227): truncated value with size 12 to match size of target (10)" {  } { { "snum.txt" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/snum.txt" 227 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743079575403 "|ff_network|layer:layer_inst_in|sigmoid:loop_l[0].sigm_inst_o"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 10 snum.txt(228) " "Verilog HDL assignment warning at snum.txt(228): truncated value with size 12 to match size of target (10)" {  } { { "snum.txt" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/snum.txt" 228 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743079575403 "|ff_network|layer:layer_inst_in|sigmoid:loop_l[0].sigm_inst_o"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 10 snum.txt(229) " "Verilog HDL assignment warning at snum.txt(229): truncated value with size 12 to match size of target (10)" {  } { { "snum.txt" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/snum.txt" 229 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743079575403 "|ff_network|layer:layer_inst_in|sigmoid:loop_l[0].sigm_inst_o"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 10 snum.txt(230) " "Verilog HDL assignment warning at snum.txt(230): truncated value with size 12 to match size of target (10)" {  } { { "snum.txt" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/snum.txt" 230 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743079575403 "|ff_network|layer:layer_inst_in|sigmoid:loop_l[0].sigm_inst_o"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 10 snum.txt(231) " "Verilog HDL assignment warning at snum.txt(231): truncated value with size 12 to match size of target (10)" {  } { { "snum.txt" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/snum.txt" 231 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743079575403 "|ff_network|layer:layer_inst_in|sigmoid:loop_l[0].sigm_inst_o"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 10 snum.txt(232) " "Verilog HDL assignment warning at snum.txt(232): truncated value with size 12 to match size of target (10)" {  } { { "snum.txt" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/snum.txt" 232 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743079575403 "|ff_network|layer:layer_inst_in|sigmoid:loop_l[0].sigm_inst_o"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 10 snum.txt(233) " "Verilog HDL assignment warning at snum.txt(233): truncated value with size 12 to match size of target (10)" {  } { { "snum.txt" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/snum.txt" 233 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743079575403 "|ff_network|layer:layer_inst_in|sigmoid:loop_l[0].sigm_inst_o"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 10 snum.txt(234) " "Verilog HDL assignment warning at snum.txt(234): truncated value with size 12 to match size of target (10)" {  } { { "snum.txt" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/snum.txt" 234 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743079575403 "|ff_network|layer:layer_inst_in|sigmoid:loop_l[0].sigm_inst_o"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 10 snum.txt(235) " "Verilog HDL assignment warning at snum.txt(235): truncated value with size 12 to match size of target (10)" {  } { { "snum.txt" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/snum.txt" 235 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743079575403 "|ff_network|layer:layer_inst_in|sigmoid:loop_l[0].sigm_inst_o"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 10 snum.txt(236) " "Verilog HDL assignment warning at snum.txt(236): truncated value with size 12 to match size of target (10)" {  } { { "snum.txt" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/snum.txt" 236 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743079575403 "|ff_network|layer:layer_inst_in|sigmoid:loop_l[0].sigm_inst_o"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 10 snum.txt(237) " "Verilog HDL assignment warning at snum.txt(237): truncated value with size 12 to match size of target (10)" {  } { { "snum.txt" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/snum.txt" 237 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743079575403 "|ff_network|layer:layer_inst_in|sigmoid:loop_l[0].sigm_inst_o"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 10 snum.txt(238) " "Verilog HDL assignment warning at snum.txt(238): truncated value with size 12 to match size of target (10)" {  } { { "snum.txt" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/snum.txt" 238 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743079575403 "|ff_network|layer:layer_inst_in|sigmoid:loop_l[0].sigm_inst_o"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 10 snum.txt(239) " "Verilog HDL assignment warning at snum.txt(239): truncated value with size 12 to match size of target (10)" {  } { { "snum.txt" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/snum.txt" 239 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743079575403 "|ff_network|layer:layer_inst_in|sigmoid:loop_l[0].sigm_inst_o"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 10 snum.txt(240) " "Verilog HDL assignment warning at snum.txt(240): truncated value with size 12 to match size of target (10)" {  } { { "snum.txt" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/snum.txt" 240 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743079575403 "|ff_network|layer:layer_inst_in|sigmoid:loop_l[0].sigm_inst_o"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 10 snum.txt(241) " "Verilog HDL assignment warning at snum.txt(241): truncated value with size 12 to match size of target (10)" {  } { { "snum.txt" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/snum.txt" 241 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743079575403 "|ff_network|layer:layer_inst_in|sigmoid:loop_l[0].sigm_inst_o"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 10 snum.txt(242) " "Verilog HDL assignment warning at snum.txt(242): truncated value with size 12 to match size of target (10)" {  } { { "snum.txt" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/snum.txt" 242 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743079575403 "|ff_network|layer:layer_inst_in|sigmoid:loop_l[0].sigm_inst_o"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 10 snum.txt(243) " "Verilog HDL assignment warning at snum.txt(243): truncated value with size 12 to match size of target (10)" {  } { { "snum.txt" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/snum.txt" 243 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743079575403 "|ff_network|layer:layer_inst_in|sigmoid:loop_l[0].sigm_inst_o"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 10 snum.txt(244) " "Verilog HDL assignment warning at snum.txt(244): truncated value with size 12 to match size of target (10)" {  } { { "snum.txt" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/snum.txt" 244 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743079575403 "|ff_network|layer:layer_inst_in|sigmoid:loop_l[0].sigm_inst_o"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 10 snum.txt(245) " "Verilog HDL assignment warning at snum.txt(245): truncated value with size 12 to match size of target (10)" {  } { { "snum.txt" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/snum.txt" 245 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743079575403 "|ff_network|layer:layer_inst_in|sigmoid:loop_l[0].sigm_inst_o"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 10 snum.txt(246) " "Verilog HDL assignment warning at snum.txt(246): truncated value with size 12 to match size of target (10)" {  } { { "snum.txt" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/snum.txt" 246 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743079575404 "|ff_network|layer:layer_inst_in|sigmoid:loop_l[0].sigm_inst_o"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 10 snum.txt(247) " "Verilog HDL assignment warning at snum.txt(247): truncated value with size 12 to match size of target (10)" {  } { { "snum.txt" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/snum.txt" 247 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743079575404 "|ff_network|layer:layer_inst_in|sigmoid:loop_l[0].sigm_inst_o"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 10 snum.txt(248) " "Verilog HDL assignment warning at snum.txt(248): truncated value with size 12 to match size of target (10)" {  } { { "snum.txt" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/snum.txt" 248 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743079575404 "|ff_network|layer:layer_inst_in|sigmoid:loop_l[0].sigm_inst_o"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 10 snum.txt(249) " "Verilog HDL assignment warning at snum.txt(249): truncated value with size 12 to match size of target (10)" {  } { { "snum.txt" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/snum.txt" 249 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743079575404 "|ff_network|layer:layer_inst_in|sigmoid:loop_l[0].sigm_inst_o"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 10 snum.txt(250) " "Verilog HDL assignment warning at snum.txt(250): truncated value with size 12 to match size of target (10)" {  } { { "snum.txt" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/snum.txt" 250 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743079575404 "|ff_network|layer:layer_inst_in|sigmoid:loop_l[0].sigm_inst_o"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 10 snum.txt(251) " "Verilog HDL assignment warning at snum.txt(251): truncated value with size 12 to match size of target (10)" {  } { { "snum.txt" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/snum.txt" 251 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743079575404 "|ff_network|layer:layer_inst_in|sigmoid:loop_l[0].sigm_inst_o"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 10 snum.txt(252) " "Verilog HDL assignment warning at snum.txt(252): truncated value with size 12 to match size of target (10)" {  } { { "snum.txt" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/snum.txt" 252 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743079575404 "|ff_network|layer:layer_inst_in|sigmoid:loop_l[0].sigm_inst_o"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 10 snum.txt(253) " "Verilog HDL assignment warning at snum.txt(253): truncated value with size 12 to match size of target (10)" {  } { { "snum.txt" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/snum.txt" 253 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743079575404 "|ff_network|layer:layer_inst_in|sigmoid:loop_l[0].sigm_inst_o"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 10 snum.txt(254) " "Verilog HDL assignment warning at snum.txt(254): truncated value with size 12 to match size of target (10)" {  } { { "snum.txt" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/snum.txt" 254 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743079575404 "|ff_network|layer:layer_inst_in|sigmoid:loop_l[0].sigm_inst_o"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 10 snum.txt(255) " "Verilog HDL assignment warning at snum.txt(255): truncated value with size 12 to match size of target (10)" {  } { { "snum.txt" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/snum.txt" 255 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743079575404 "|ff_network|layer:layer_inst_in|sigmoid:loop_l[0].sigm_inst_o"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 10 snum.txt(256) " "Verilog HDL assignment warning at snum.txt(256): truncated value with size 12 to match size of target (10)" {  } { { "snum.txt" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/snum.txt" 256 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743079575404 "|ff_network|layer:layer_inst_in|sigmoid:loop_l[0].sigm_inst_o"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 10 snum.txt(257) " "Verilog HDL assignment warning at snum.txt(257): truncated value with size 12 to match size of target (10)" {  } { { "snum.txt" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/snum.txt" 257 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743079575404 "|ff_network|layer:layer_inst_in|sigmoid:loop_l[0].sigm_inst_o"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 10 snum.txt(258) " "Verilog HDL assignment warning at snum.txt(258): truncated value with size 12 to match size of target (10)" {  } { { "snum.txt" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/snum.txt" 258 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743079575404 "|ff_network|layer:layer_inst_in|sigmoid:loop_l[0].sigm_inst_o"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 10 snum.txt(259) " "Verilog HDL assignment warning at snum.txt(259): truncated value with size 12 to match size of target (10)" {  } { { "snum.txt" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/snum.txt" 259 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743079575404 "|ff_network|layer:layer_inst_in|sigmoid:loop_l[0].sigm_inst_o"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 10 snum.txt(260) " "Verilog HDL assignment warning at snum.txt(260): truncated value with size 12 to match size of target (10)" {  } { { "snum.txt" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/snum.txt" 260 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743079575404 "|ff_network|layer:layer_inst_in|sigmoid:loop_l[0].sigm_inst_o"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 10 snum.txt(261) " "Verilog HDL assignment warning at snum.txt(261): truncated value with size 12 to match size of target (10)" {  } { { "snum.txt" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/snum.txt" 261 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743079575404 "|ff_network|layer:layer_inst_in|sigmoid:loop_l[0].sigm_inst_o"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 10 snum.txt(262) " "Verilog HDL assignment warning at snum.txt(262): truncated value with size 12 to match size of target (10)" {  } { { "snum.txt" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/snum.txt" 262 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743079575404 "|ff_network|layer:layer_inst_in|sigmoid:loop_l[0].sigm_inst_o"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 10 snum.txt(263) " "Verilog HDL assignment warning at snum.txt(263): truncated value with size 12 to match size of target (10)" {  } { { "snum.txt" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/snum.txt" 263 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743079575404 "|ff_network|layer:layer_inst_in|sigmoid:loop_l[0].sigm_inst_o"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 10 snum.txt(264) " "Verilog HDL assignment warning at snum.txt(264): truncated value with size 12 to match size of target (10)" {  } { { "snum.txt" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/snum.txt" 264 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743079575404 "|ff_network|layer:layer_inst_in|sigmoid:loop_l[0].sigm_inst_o"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 10 snum.txt(265) " "Verilog HDL assignment warning at snum.txt(265): truncated value with size 12 to match size of target (10)" {  } { { "snum.txt" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/snum.txt" 265 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743079575404 "|ff_network|layer:layer_inst_in|sigmoid:loop_l[0].sigm_inst_o"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 10 snum.txt(266) " "Verilog HDL assignment warning at snum.txt(266): truncated value with size 12 to match size of target (10)" {  } { { "snum.txt" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/snum.txt" 266 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743079575404 "|ff_network|layer:layer_inst_in|sigmoid:loop_l[0].sigm_inst_o"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 10 snum.txt(267) " "Verilog HDL assignment warning at snum.txt(267): truncated value with size 12 to match size of target (10)" {  } { { "snum.txt" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/snum.txt" 267 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743079575404 "|ff_network|layer:layer_inst_in|sigmoid:loop_l[0].sigm_inst_o"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 10 snum.txt(268) " "Verilog HDL assignment warning at snum.txt(268): truncated value with size 12 to match size of target (10)" {  } { { "snum.txt" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/snum.txt" 268 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743079575404 "|ff_network|layer:layer_inst_in|sigmoid:loop_l[0].sigm_inst_o"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 10 snum.txt(269) " "Verilog HDL assignment warning at snum.txt(269): truncated value with size 12 to match size of target (10)" {  } { { "snum.txt" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/snum.txt" 269 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743079575404 "|ff_network|layer:layer_inst_in|sigmoid:loop_l[0].sigm_inst_o"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 10 snum.txt(270) " "Verilog HDL assignment warning at snum.txt(270): truncated value with size 12 to match size of target (10)" {  } { { "snum.txt" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/snum.txt" 270 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743079575404 "|ff_network|layer:layer_inst_in|sigmoid:loop_l[0].sigm_inst_o"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 10 snum.txt(271) " "Verilog HDL assignment warning at snum.txt(271): truncated value with size 12 to match size of target (10)" {  } { { "snum.txt" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/snum.txt" 271 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743079575404 "|ff_network|layer:layer_inst_in|sigmoid:loop_l[0].sigm_inst_o"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 10 snum.txt(272) " "Verilog HDL assignment warning at snum.txt(272): truncated value with size 12 to match size of target (10)" {  } { { "snum.txt" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/snum.txt" 272 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743079575404 "|ff_network|layer:layer_inst_in|sigmoid:loop_l[0].sigm_inst_o"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 10 snum.txt(273) " "Verilog HDL assignment warning at snum.txt(273): truncated value with size 12 to match size of target (10)" {  } { { "snum.txt" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/snum.txt" 273 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743079575405 "|ff_network|layer:layer_inst_in|sigmoid:loop_l[0].sigm_inst_o"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 10 snum.txt(274) " "Verilog HDL assignment warning at snum.txt(274): truncated value with size 12 to match size of target (10)" {  } { { "snum.txt" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/snum.txt" 274 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743079575405 "|ff_network|layer:layer_inst_in|sigmoid:loop_l[0].sigm_inst_o"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 10 snum.txt(275) " "Verilog HDL assignment warning at snum.txt(275): truncated value with size 12 to match size of target (10)" {  } { { "snum.txt" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/snum.txt" 275 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743079575405 "|ff_network|layer:layer_inst_in|sigmoid:loop_l[0].sigm_inst_o"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 10 snum.txt(276) " "Verilog HDL assignment warning at snum.txt(276): truncated value with size 12 to match size of target (10)" {  } { { "snum.txt" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/snum.txt" 276 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743079575405 "|ff_network|layer:layer_inst_in|sigmoid:loop_l[0].sigm_inst_o"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 10 snum.txt(277) " "Verilog HDL assignment warning at snum.txt(277): truncated value with size 12 to match size of target (10)" {  } { { "snum.txt" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/snum.txt" 277 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743079575405 "|ff_network|layer:layer_inst_in|sigmoid:loop_l[0].sigm_inst_o"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 10 snum.txt(278) " "Verilog HDL assignment warning at snum.txt(278): truncated value with size 12 to match size of target (10)" {  } { { "snum.txt" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/snum.txt" 278 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743079575405 "|ff_network|layer:layer_inst_in|sigmoid:loop_l[0].sigm_inst_o"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 10 snum.txt(279) " "Verilog HDL assignment warning at snum.txt(279): truncated value with size 12 to match size of target (10)" {  } { { "snum.txt" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/snum.txt" 279 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743079575405 "|ff_network|layer:layer_inst_in|sigmoid:loop_l[0].sigm_inst_o"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 10 snum.txt(280) " "Verilog HDL assignment warning at snum.txt(280): truncated value with size 12 to match size of target (10)" {  } { { "snum.txt" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/snum.txt" 280 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743079575405 "|ff_network|layer:layer_inst_in|sigmoid:loop_l[0].sigm_inst_o"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 10 snum.txt(281) " "Verilog HDL assignment warning at snum.txt(281): truncated value with size 12 to match size of target (10)" {  } { { "snum.txt" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/snum.txt" 281 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743079575405 "|ff_network|layer:layer_inst_in|sigmoid:loop_l[0].sigm_inst_o"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 10 snum.txt(282) " "Verilog HDL assignment warning at snum.txt(282): truncated value with size 12 to match size of target (10)" {  } { { "snum.txt" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/snum.txt" 282 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743079575405 "|ff_network|layer:layer_inst_in|sigmoid:loop_l[0].sigm_inst_o"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 10 snum.txt(283) " "Verilog HDL assignment warning at snum.txt(283): truncated value with size 12 to match size of target (10)" {  } { { "snum.txt" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/snum.txt" 283 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743079575405 "|ff_network|layer:layer_inst_in|sigmoid:loop_l[0].sigm_inst_o"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 10 snum.txt(284) " "Verilog HDL assignment warning at snum.txt(284): truncated value with size 12 to match size of target (10)" {  } { { "snum.txt" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/snum.txt" 284 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743079575405 "|ff_network|layer:layer_inst_in|sigmoid:loop_l[0].sigm_inst_o"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 10 snum.txt(285) " "Verilog HDL assignment warning at snum.txt(285): truncated value with size 12 to match size of target (10)" {  } { { "snum.txt" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/snum.txt" 285 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743079575405 "|ff_network|layer:layer_inst_in|sigmoid:loop_l[0].sigm_inst_o"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 10 snum.txt(286) " "Verilog HDL assignment warning at snum.txt(286): truncated value with size 12 to match size of target (10)" {  } { { "snum.txt" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/snum.txt" 286 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743079575405 "|ff_network|layer:layer_inst_in|sigmoid:loop_l[0].sigm_inst_o"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 10 snum.txt(287) " "Verilog HDL assignment warning at snum.txt(287): truncated value with size 12 to match size of target (10)" {  } { { "snum.txt" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/snum.txt" 287 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743079575405 "|ff_network|layer:layer_inst_in|sigmoid:loop_l[0].sigm_inst_o"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 10 snum.txt(288) " "Verilog HDL assignment warning at snum.txt(288): truncated value with size 12 to match size of target (10)" {  } { { "snum.txt" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/snum.txt" 288 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743079575405 "|ff_network|layer:layer_inst_in|sigmoid:loop_l[0].sigm_inst_o"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 10 snum.txt(289) " "Verilog HDL assignment warning at snum.txt(289): truncated value with size 12 to match size of target (10)" {  } { { "snum.txt" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/snum.txt" 289 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743079575405 "|ff_network|layer:layer_inst_in|sigmoid:loop_l[0].sigm_inst_o"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 10 snum.txt(290) " "Verilog HDL assignment warning at snum.txt(290): truncated value with size 12 to match size of target (10)" {  } { { "snum.txt" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/snum.txt" 290 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743079575405 "|ff_network|layer:layer_inst_in|sigmoid:loop_l[0].sigm_inst_o"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 10 snum.txt(291) " "Verilog HDL assignment warning at snum.txt(291): truncated value with size 12 to match size of target (10)" {  } { { "snum.txt" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/snum.txt" 291 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743079575405 "|ff_network|layer:layer_inst_in|sigmoid:loop_l[0].sigm_inst_o"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 10 snum.txt(292) " "Verilog HDL assignment warning at snum.txt(292): truncated value with size 12 to match size of target (10)" {  } { { "snum.txt" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/snum.txt" 292 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743079575405 "|ff_network|layer:layer_inst_in|sigmoid:loop_l[0].sigm_inst_o"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 10 snum.txt(293) " "Verilog HDL assignment warning at snum.txt(293): truncated value with size 12 to match size of target (10)" {  } { { "snum.txt" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/snum.txt" 293 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743079575405 "|ff_network|layer:layer_inst_in|sigmoid:loop_l[0].sigm_inst_o"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 10 snum.txt(294) " "Verilog HDL assignment warning at snum.txt(294): truncated value with size 12 to match size of target (10)" {  } { { "snum.txt" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/snum.txt" 294 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743079575405 "|ff_network|layer:layer_inst_in|sigmoid:loop_l[0].sigm_inst_o"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 10 snum.txt(295) " "Verilog HDL assignment warning at snum.txt(295): truncated value with size 12 to match size of target (10)" {  } { { "snum.txt" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/snum.txt" 295 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743079575405 "|ff_network|layer:layer_inst_in|sigmoid:loop_l[0].sigm_inst_o"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 10 snum.txt(296) " "Verilog HDL assignment warning at snum.txt(296): truncated value with size 12 to match size of target (10)" {  } { { "snum.txt" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/snum.txt" 296 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743079575405 "|ff_network|layer:layer_inst_in|sigmoid:loop_l[0].sigm_inst_o"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 10 snum.txt(297) " "Verilog HDL assignment warning at snum.txt(297): truncated value with size 12 to match size of target (10)" {  } { { "snum.txt" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/snum.txt" 297 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743079575405 "|ff_network|layer:layer_inst_in|sigmoid:loop_l[0].sigm_inst_o"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 10 snum.txt(298) " "Verilog HDL assignment warning at snum.txt(298): truncated value with size 12 to match size of target (10)" {  } { { "snum.txt" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/snum.txt" 298 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743079575406 "|ff_network|layer:layer_inst_in|sigmoid:loop_l[0].sigm_inst_o"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 10 snum.txt(299) " "Verilog HDL assignment warning at snum.txt(299): truncated value with size 12 to match size of target (10)" {  } { { "snum.txt" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/snum.txt" 299 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743079575406 "|ff_network|layer:layer_inst_in|sigmoid:loop_l[0].sigm_inst_o"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 10 snum.txt(300) " "Verilog HDL assignment warning at snum.txt(300): truncated value with size 12 to match size of target (10)" {  } { { "snum.txt" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/snum.txt" 300 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743079575406 "|ff_network|layer:layer_inst_in|sigmoid:loop_l[0].sigm_inst_o"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 10 snum.txt(301) " "Verilog HDL assignment warning at snum.txt(301): truncated value with size 12 to match size of target (10)" {  } { { "snum.txt" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/snum.txt" 301 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743079575406 "|ff_network|layer:layer_inst_in|sigmoid:loop_l[0].sigm_inst_o"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 10 snum.txt(302) " "Verilog HDL assignment warning at snum.txt(302): truncated value with size 12 to match size of target (10)" {  } { { "snum.txt" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/snum.txt" 302 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743079575406 "|ff_network|layer:layer_inst_in|sigmoid:loop_l[0].sigm_inst_o"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 10 snum.txt(303) " "Verilog HDL assignment warning at snum.txt(303): truncated value with size 12 to match size of target (10)" {  } { { "snum.txt" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/snum.txt" 303 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743079575406 "|ff_network|layer:layer_inst_in|sigmoid:loop_l[0].sigm_inst_o"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 10 snum.txt(304) " "Verilog HDL assignment warning at snum.txt(304): truncated value with size 12 to match size of target (10)" {  } { { "snum.txt" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/snum.txt" 304 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743079575406 "|ff_network|layer:layer_inst_in|sigmoid:loop_l[0].sigm_inst_o"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 10 snum.txt(305) " "Verilog HDL assignment warning at snum.txt(305): truncated value with size 12 to match size of target (10)" {  } { { "snum.txt" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/snum.txt" 305 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743079575406 "|ff_network|layer:layer_inst_in|sigmoid:loop_l[0].sigm_inst_o"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 10 snum.txt(306) " "Verilog HDL assignment warning at snum.txt(306): truncated value with size 12 to match size of target (10)" {  } { { "snum.txt" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/snum.txt" 306 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743079575406 "|ff_network|layer:layer_inst_in|sigmoid:loop_l[0].sigm_inst_o"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 10 snum.txt(307) " "Verilog HDL assignment warning at snum.txt(307): truncated value with size 12 to match size of target (10)" {  } { { "snum.txt" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/snum.txt" 307 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743079575406 "|ff_network|layer:layer_inst_in|sigmoid:loop_l[0].sigm_inst_o"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 10 snum.txt(308) " "Verilog HDL assignment warning at snum.txt(308): truncated value with size 12 to match size of target (10)" {  } { { "snum.txt" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/snum.txt" 308 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743079575406 "|ff_network|layer:layer_inst_in|sigmoid:loop_l[0].sigm_inst_o"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 10 snum.txt(309) " "Verilog HDL assignment warning at snum.txt(309): truncated value with size 12 to match size of target (10)" {  } { { "snum.txt" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/snum.txt" 309 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743079575406 "|ff_network|layer:layer_inst_in|sigmoid:loop_l[0].sigm_inst_o"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 10 snum.txt(310) " "Verilog HDL assignment warning at snum.txt(310): truncated value with size 12 to match size of target (10)" {  } { { "snum.txt" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/snum.txt" 310 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743079575406 "|ff_network|layer:layer_inst_in|sigmoid:loop_l[0].sigm_inst_o"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 10 snum.txt(311) " "Verilog HDL assignment warning at snum.txt(311): truncated value with size 12 to match size of target (10)" {  } { { "snum.txt" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/snum.txt" 311 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743079575406 "|ff_network|layer:layer_inst_in|sigmoid:loop_l[0].sigm_inst_o"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 10 snum.txt(312) " "Verilog HDL assignment warning at snum.txt(312): truncated value with size 12 to match size of target (10)" {  } { { "snum.txt" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/snum.txt" 312 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743079575406 "|ff_network|layer:layer_inst_in|sigmoid:loop_l[0].sigm_inst_o"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 10 snum.txt(313) " "Verilog HDL assignment warning at snum.txt(313): truncated value with size 12 to match size of target (10)" {  } { { "snum.txt" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/snum.txt" 313 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743079575406 "|ff_network|layer:layer_inst_in|sigmoid:loop_l[0].sigm_inst_o"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 10 snum.txt(314) " "Verilog HDL assignment warning at snum.txt(314): truncated value with size 12 to match size of target (10)" {  } { { "snum.txt" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/snum.txt" 314 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743079575406 "|ff_network|layer:layer_inst_in|sigmoid:loop_l[0].sigm_inst_o"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 10 snum.txt(315) " "Verilog HDL assignment warning at snum.txt(315): truncated value with size 12 to match size of target (10)" {  } { { "snum.txt" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/snum.txt" 315 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743079575406 "|ff_network|layer:layer_inst_in|sigmoid:loop_l[0].sigm_inst_o"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 10 snum.txt(316) " "Verilog HDL assignment warning at snum.txt(316): truncated value with size 12 to match size of target (10)" {  } { { "snum.txt" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/snum.txt" 316 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743079575406 "|ff_network|layer:layer_inst_in|sigmoid:loop_l[0].sigm_inst_o"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 10 snum.txt(317) " "Verilog HDL assignment warning at snum.txt(317): truncated value with size 12 to match size of target (10)" {  } { { "snum.txt" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/snum.txt" 317 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743079575406 "|ff_network|layer:layer_inst_in|sigmoid:loop_l[0].sigm_inst_o"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 10 snum.txt(318) " "Verilog HDL assignment warning at snum.txt(318): truncated value with size 12 to match size of target (10)" {  } { { "snum.txt" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/snum.txt" 318 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743079575406 "|ff_network|layer:layer_inst_in|sigmoid:loop_l[0].sigm_inst_o"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 10 snum.txt(319) " "Verilog HDL assignment warning at snum.txt(319): truncated value with size 12 to match size of target (10)" {  } { { "snum.txt" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/snum.txt" 319 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743079575406 "|ff_network|layer:layer_inst_in|sigmoid:loop_l[0].sigm_inst_o"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 10 snum.txt(320) " "Verilog HDL assignment warning at snum.txt(320): truncated value with size 12 to match size of target (10)" {  } { { "snum.txt" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/snum.txt" 320 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743079575406 "|ff_network|layer:layer_inst_in|sigmoid:loop_l[0].sigm_inst_o"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 10 snum.txt(321) " "Verilog HDL assignment warning at snum.txt(321): truncated value with size 12 to match size of target (10)" {  } { { "snum.txt" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/snum.txt" 321 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743079575407 "|ff_network|layer:layer_inst_in|sigmoid:loop_l[0].sigm_inst_o"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 10 snum.txt(322) " "Verilog HDL assignment warning at snum.txt(322): truncated value with size 12 to match size of target (10)" {  } { { "snum.txt" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/snum.txt" 322 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743079575407 "|ff_network|layer:layer_inst_in|sigmoid:loop_l[0].sigm_inst_o"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 10 snum.txt(323) " "Verilog HDL assignment warning at snum.txt(323): truncated value with size 12 to match size of target (10)" {  } { { "snum.txt" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/snum.txt" 323 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743079575407 "|ff_network|layer:layer_inst_in|sigmoid:loop_l[0].sigm_inst_o"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 10 snum.txt(324) " "Verilog HDL assignment warning at snum.txt(324): truncated value with size 12 to match size of target (10)" {  } { { "snum.txt" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/snum.txt" 324 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743079575407 "|ff_network|layer:layer_inst_in|sigmoid:loop_l[0].sigm_inst_o"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 10 snum.txt(325) " "Verilog HDL assignment warning at snum.txt(325): truncated value with size 12 to match size of target (10)" {  } { { "snum.txt" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/snum.txt" 325 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743079575407 "|ff_network|layer:layer_inst_in|sigmoid:loop_l[0].sigm_inst_o"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 10 snum.txt(326) " "Verilog HDL assignment warning at snum.txt(326): truncated value with size 12 to match size of target (10)" {  } { { "snum.txt" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/snum.txt" 326 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743079575407 "|ff_network|layer:layer_inst_in|sigmoid:loop_l[0].sigm_inst_o"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 10 snum.txt(327) " "Verilog HDL assignment warning at snum.txt(327): truncated value with size 12 to match size of target (10)" {  } { { "snum.txt" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/snum.txt" 327 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743079575407 "|ff_network|layer:layer_inst_in|sigmoid:loop_l[0].sigm_inst_o"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 10 snum.txt(328) " "Verilog HDL assignment warning at snum.txt(328): truncated value with size 12 to match size of target (10)" {  } { { "snum.txt" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/snum.txt" 328 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743079575407 "|ff_network|layer:layer_inst_in|sigmoid:loop_l[0].sigm_inst_o"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 10 snum.txt(329) " "Verilog HDL assignment warning at snum.txt(329): truncated value with size 12 to match size of target (10)" {  } { { "snum.txt" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/snum.txt" 329 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743079575407 "|ff_network|layer:layer_inst_in|sigmoid:loop_l[0].sigm_inst_o"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 10 snum.txt(330) " "Verilog HDL assignment warning at snum.txt(330): truncated value with size 12 to match size of target (10)" {  } { { "snum.txt" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/snum.txt" 330 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743079575407 "|ff_network|layer:layer_inst_in|sigmoid:loop_l[0].sigm_inst_o"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 10 snum.txt(331) " "Verilog HDL assignment warning at snum.txt(331): truncated value with size 12 to match size of target (10)" {  } { { "snum.txt" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/snum.txt" 331 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743079575407 "|ff_network|layer:layer_inst_in|sigmoid:loop_l[0].sigm_inst_o"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 10 snum.txt(332) " "Verilog HDL assignment warning at snum.txt(332): truncated value with size 12 to match size of target (10)" {  } { { "snum.txt" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/snum.txt" 332 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743079575407 "|ff_network|layer:layer_inst_in|sigmoid:loop_l[0].sigm_inst_o"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 10 snum.txt(333) " "Verilog HDL assignment warning at snum.txt(333): truncated value with size 12 to match size of target (10)" {  } { { "snum.txt" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/snum.txt" 333 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743079575407 "|ff_network|layer:layer_inst_in|sigmoid:loop_l[0].sigm_inst_o"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 10 snum.txt(334) " "Verilog HDL assignment warning at snum.txt(334): truncated value with size 12 to match size of target (10)" {  } { { "snum.txt" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/snum.txt" 334 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743079575407 "|ff_network|layer:layer_inst_in|sigmoid:loop_l[0].sigm_inst_o"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 10 snum.txt(335) " "Verilog HDL assignment warning at snum.txt(335): truncated value with size 12 to match size of target (10)" {  } { { "snum.txt" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/snum.txt" 335 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743079575407 "|ff_network|layer:layer_inst_in|sigmoid:loop_l[0].sigm_inst_o"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 10 snum.txt(336) " "Verilog HDL assignment warning at snum.txt(336): truncated value with size 12 to match size of target (10)" {  } { { "snum.txt" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/snum.txt" 336 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743079575407 "|ff_network|layer:layer_inst_in|sigmoid:loop_l[0].sigm_inst_o"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 10 snum.txt(337) " "Verilog HDL assignment warning at snum.txt(337): truncated value with size 12 to match size of target (10)" {  } { { "snum.txt" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/snum.txt" 337 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743079575407 "|ff_network|layer:layer_inst_in|sigmoid:loop_l[0].sigm_inst_o"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 10 snum.txt(338) " "Verilog HDL assignment warning at snum.txt(338): truncated value with size 12 to match size of target (10)" {  } { { "snum.txt" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/snum.txt" 338 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743079575407 "|ff_network|layer:layer_inst_in|sigmoid:loop_l[0].sigm_inst_o"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 10 snum.txt(339) " "Verilog HDL assignment warning at snum.txt(339): truncated value with size 12 to match size of target (10)" {  } { { "snum.txt" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/snum.txt" 339 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743079575407 "|ff_network|layer:layer_inst_in|sigmoid:loop_l[0].sigm_inst_o"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 10 snum.txt(340) " "Verilog HDL assignment warning at snum.txt(340): truncated value with size 12 to match size of target (10)" {  } { { "snum.txt" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/snum.txt" 340 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743079575407 "|ff_network|layer:layer_inst_in|sigmoid:loop_l[0].sigm_inst_o"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 10 snum.txt(341) " "Verilog HDL assignment warning at snum.txt(341): truncated value with size 12 to match size of target (10)" {  } { { "snum.txt" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/snum.txt" 341 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743079575407 "|ff_network|layer:layer_inst_in|sigmoid:loop_l[0].sigm_inst_o"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 10 snum.txt(342) " "Verilog HDL assignment warning at snum.txt(342): truncated value with size 12 to match size of target (10)" {  } { { "snum.txt" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/snum.txt" 342 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743079575407 "|ff_network|layer:layer_inst_in|sigmoid:loop_l[0].sigm_inst_o"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 10 snum.txt(343) " "Verilog HDL assignment warning at snum.txt(343): truncated value with size 12 to match size of target (10)" {  } { { "snum.txt" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/snum.txt" 343 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743079575407 "|ff_network|layer:layer_inst_in|sigmoid:loop_l[0].sigm_inst_o"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 10 snum.txt(344) " "Verilog HDL assignment warning at snum.txt(344): truncated value with size 12 to match size of target (10)" {  } { { "snum.txt" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/snum.txt" 344 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743079575408 "|ff_network|layer:layer_inst_in|sigmoid:loop_l[0].sigm_inst_o"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 10 snum.txt(345) " "Verilog HDL assignment warning at snum.txt(345): truncated value with size 12 to match size of target (10)" {  } { { "snum.txt" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/snum.txt" 345 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743079575408 "|ff_network|layer:layer_inst_in|sigmoid:loop_l[0].sigm_inst_o"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 10 snum.txt(346) " "Verilog HDL assignment warning at snum.txt(346): truncated value with size 12 to match size of target (10)" {  } { { "snum.txt" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/snum.txt" 346 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743079575408 "|ff_network|layer:layer_inst_in|sigmoid:loop_l[0].sigm_inst_o"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 10 snum.txt(347) " "Verilog HDL assignment warning at snum.txt(347): truncated value with size 12 to match size of target (10)" {  } { { "snum.txt" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/snum.txt" 347 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743079575408 "|ff_network|layer:layer_inst_in|sigmoid:loop_l[0].sigm_inst_o"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 10 snum.txt(348) " "Verilog HDL assignment warning at snum.txt(348): truncated value with size 12 to match size of target (10)" {  } { { "snum.txt" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/snum.txt" 348 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743079575408 "|ff_network|layer:layer_inst_in|sigmoid:loop_l[0].sigm_inst_o"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 10 snum.txt(349) " "Verilog HDL assignment warning at snum.txt(349): truncated value with size 12 to match size of target (10)" {  } { { "snum.txt" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/snum.txt" 349 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743079575408 "|ff_network|layer:layer_inst_in|sigmoid:loop_l[0].sigm_inst_o"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 10 snum.txt(350) " "Verilog HDL assignment warning at snum.txt(350): truncated value with size 12 to match size of target (10)" {  } { { "snum.txt" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/snum.txt" 350 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743079575408 "|ff_network|layer:layer_inst_in|sigmoid:loop_l[0].sigm_inst_o"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 10 snum.txt(351) " "Verilog HDL assignment warning at snum.txt(351): truncated value with size 12 to match size of target (10)" {  } { { "snum.txt" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/snum.txt" 351 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743079575408 "|ff_network|layer:layer_inst_in|sigmoid:loop_l[0].sigm_inst_o"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 10 snum.txt(352) " "Verilog HDL assignment warning at snum.txt(352): truncated value with size 12 to match size of target (10)" {  } { { "snum.txt" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/snum.txt" 352 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743079575408 "|ff_network|layer:layer_inst_in|sigmoid:loop_l[0].sigm_inst_o"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 10 snum.txt(353) " "Verilog HDL assignment warning at snum.txt(353): truncated value with size 12 to match size of target (10)" {  } { { "snum.txt" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/snum.txt" 353 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743079575408 "|ff_network|layer:layer_inst_in|sigmoid:loop_l[0].sigm_inst_o"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 10 snum.txt(354) " "Verilog HDL assignment warning at snum.txt(354): truncated value with size 12 to match size of target (10)" {  } { { "snum.txt" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/snum.txt" 354 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743079575408 "|ff_network|layer:layer_inst_in|sigmoid:loop_l[0].sigm_inst_o"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 10 snum.txt(355) " "Verilog HDL assignment warning at snum.txt(355): truncated value with size 12 to match size of target (10)" {  } { { "snum.txt" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/snum.txt" 355 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743079575408 "|ff_network|layer:layer_inst_in|sigmoid:loop_l[0].sigm_inst_o"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 10 snum.txt(356) " "Verilog HDL assignment warning at snum.txt(356): truncated value with size 12 to match size of target (10)" {  } { { "snum.txt" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/snum.txt" 356 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743079575408 "|ff_network|layer:layer_inst_in|sigmoid:loop_l[0].sigm_inst_o"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 10 snum.txt(357) " "Verilog HDL assignment warning at snum.txt(357): truncated value with size 12 to match size of target (10)" {  } { { "snum.txt" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/snum.txt" 357 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743079575408 "|ff_network|layer:layer_inst_in|sigmoid:loop_l[0].sigm_inst_o"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 10 snum.txt(358) " "Verilog HDL assignment warning at snum.txt(358): truncated value with size 12 to match size of target (10)" {  } { { "snum.txt" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/snum.txt" 358 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743079575408 "|ff_network|layer:layer_inst_in|sigmoid:loop_l[0].sigm_inst_o"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 10 snum.txt(359) " "Verilog HDL assignment warning at snum.txt(359): truncated value with size 12 to match size of target (10)" {  } { { "snum.txt" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/snum.txt" 359 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743079575408 "|ff_network|layer:layer_inst_in|sigmoid:loop_l[0].sigm_inst_o"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 10 snum.txt(360) " "Verilog HDL assignment warning at snum.txt(360): truncated value with size 12 to match size of target (10)" {  } { { "snum.txt" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/snum.txt" 360 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743079575408 "|ff_network|layer:layer_inst_in|sigmoid:loop_l[0].sigm_inst_o"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 10 snum.txt(361) " "Verilog HDL assignment warning at snum.txt(361): truncated value with size 12 to match size of target (10)" {  } { { "snum.txt" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/snum.txt" 361 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743079575408 "|ff_network|layer:layer_inst_in|sigmoid:loop_l[0].sigm_inst_o"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 10 snum.txt(362) " "Verilog HDL assignment warning at snum.txt(362): truncated value with size 12 to match size of target (10)" {  } { { "snum.txt" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/snum.txt" 362 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743079575408 "|ff_network|layer:layer_inst_in|sigmoid:loop_l[0].sigm_inst_o"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 10 snum.txt(363) " "Verilog HDL assignment warning at snum.txt(363): truncated value with size 12 to match size of target (10)" {  } { { "snum.txt" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/snum.txt" 363 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743079575408 "|ff_network|layer:layer_inst_in|sigmoid:loop_l[0].sigm_inst_o"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 10 snum.txt(364) " "Verilog HDL assignment warning at snum.txt(364): truncated value with size 12 to match size of target (10)" {  } { { "snum.txt" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/snum.txt" 364 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743079575408 "|ff_network|layer:layer_inst_in|sigmoid:loop_l[0].sigm_inst_o"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 10 snum.txt(365) " "Verilog HDL assignment warning at snum.txt(365): truncated value with size 12 to match size of target (10)" {  } { { "snum.txt" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/snum.txt" 365 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743079575408 "|ff_network|layer:layer_inst_in|sigmoid:loop_l[0].sigm_inst_o"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 10 snum.txt(366) " "Verilog HDL assignment warning at snum.txt(366): truncated value with size 12 to match size of target (10)" {  } { { "snum.txt" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/snum.txt" 366 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743079575408 "|ff_network|layer:layer_inst_in|sigmoid:loop_l[0].sigm_inst_o"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 10 snum.txt(367) " "Verilog HDL assignment warning at snum.txt(367): truncated value with size 12 to match size of target (10)" {  } { { "snum.txt" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/snum.txt" 367 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743079575409 "|ff_network|layer:layer_inst_in|sigmoid:loop_l[0].sigm_inst_o"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 10 snum.txt(368) " "Verilog HDL assignment warning at snum.txt(368): truncated value with size 12 to match size of target (10)" {  } { { "snum.txt" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/snum.txt" 368 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743079575409 "|ff_network|layer:layer_inst_in|sigmoid:loop_l[0].sigm_inst_o"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 10 snum.txt(369) " "Verilog HDL assignment warning at snum.txt(369): truncated value with size 12 to match size of target (10)" {  } { { "snum.txt" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/snum.txt" 369 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743079575409 "|ff_network|layer:layer_inst_in|sigmoid:loop_l[0].sigm_inst_o"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 10 snum.txt(370) " "Verilog HDL assignment warning at snum.txt(370): truncated value with size 12 to match size of target (10)" {  } { { "snum.txt" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/snum.txt" 370 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743079575409 "|ff_network|layer:layer_inst_in|sigmoid:loop_l[0].sigm_inst_o"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 10 snum.txt(371) " "Verilog HDL assignment warning at snum.txt(371): truncated value with size 12 to match size of target (10)" {  } { { "snum.txt" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/snum.txt" 371 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743079575409 "|ff_network|layer:layer_inst_in|sigmoid:loop_l[0].sigm_inst_o"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 10 snum.txt(372) " "Verilog HDL assignment warning at snum.txt(372): truncated value with size 12 to match size of target (10)" {  } { { "snum.txt" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/snum.txt" 372 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743079575409 "|ff_network|layer:layer_inst_in|sigmoid:loop_l[0].sigm_inst_o"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 10 snum.txt(373) " "Verilog HDL assignment warning at snum.txt(373): truncated value with size 12 to match size of target (10)" {  } { { "snum.txt" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/snum.txt" 373 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743079575409 "|ff_network|layer:layer_inst_in|sigmoid:loop_l[0].sigm_inst_o"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 10 snum.txt(374) " "Verilog HDL assignment warning at snum.txt(374): truncated value with size 12 to match size of target (10)" {  } { { "snum.txt" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/snum.txt" 374 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743079575409 "|ff_network|layer:layer_inst_in|sigmoid:loop_l[0].sigm_inst_o"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 10 snum.txt(375) " "Verilog HDL assignment warning at snum.txt(375): truncated value with size 12 to match size of target (10)" {  } { { "snum.txt" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/snum.txt" 375 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743079575409 "|ff_network|layer:layer_inst_in|sigmoid:loop_l[0].sigm_inst_o"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 10 snum.txt(376) " "Verilog HDL assignment warning at snum.txt(376): truncated value with size 12 to match size of target (10)" {  } { { "snum.txt" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/snum.txt" 376 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743079575409 "|ff_network|layer:layer_inst_in|sigmoid:loop_l[0].sigm_inst_o"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 10 snum.txt(377) " "Verilog HDL assignment warning at snum.txt(377): truncated value with size 12 to match size of target (10)" {  } { { "snum.txt" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/snum.txt" 377 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743079575409 "|ff_network|layer:layer_inst_in|sigmoid:loop_l[0].sigm_inst_o"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 10 snum.txt(378) " "Verilog HDL assignment warning at snum.txt(378): truncated value with size 12 to match size of target (10)" {  } { { "snum.txt" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/snum.txt" 378 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743079575409 "|ff_network|layer:layer_inst_in|sigmoid:loop_l[0].sigm_inst_o"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 10 snum.txt(379) " "Verilog HDL assignment warning at snum.txt(379): truncated value with size 12 to match size of target (10)" {  } { { "snum.txt" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/snum.txt" 379 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743079575409 "|ff_network|layer:layer_inst_in|sigmoid:loop_l[0].sigm_inst_o"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 10 snum.txt(380) " "Verilog HDL assignment warning at snum.txt(380): truncated value with size 12 to match size of target (10)" {  } { { "snum.txt" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/snum.txt" 380 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743079575409 "|ff_network|layer:layer_inst_in|sigmoid:loop_l[0].sigm_inst_o"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 10 snum.txt(381) " "Verilog HDL assignment warning at snum.txt(381): truncated value with size 12 to match size of target (10)" {  } { { "snum.txt" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/snum.txt" 381 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743079575409 "|ff_network|layer:layer_inst_in|sigmoid:loop_l[0].sigm_inst_o"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 10 snum.txt(382) " "Verilog HDL assignment warning at snum.txt(382): truncated value with size 12 to match size of target (10)" {  } { { "snum.txt" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/snum.txt" 382 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743079575409 "|ff_network|layer:layer_inst_in|sigmoid:loop_l[0].sigm_inst_o"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 10 snum.txt(383) " "Verilog HDL assignment warning at snum.txt(383): truncated value with size 12 to match size of target (10)" {  } { { "snum.txt" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/snum.txt" 383 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743079575409 "|ff_network|layer:layer_inst_in|sigmoid:loop_l[0].sigm_inst_o"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 10 snum.txt(384) " "Verilog HDL assignment warning at snum.txt(384): truncated value with size 12 to match size of target (10)" {  } { { "snum.txt" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/snum.txt" 384 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743079575409 "|ff_network|layer:layer_inst_in|sigmoid:loop_l[0].sigm_inst_o"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 10 snum.txt(385) " "Verilog HDL assignment warning at snum.txt(385): truncated value with size 12 to match size of target (10)" {  } { { "snum.txt" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/snum.txt" 385 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743079575409 "|ff_network|layer:layer_inst_in|sigmoid:loop_l[0].sigm_inst_o"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 10 snum.txt(386) " "Verilog HDL assignment warning at snum.txt(386): truncated value with size 12 to match size of target (10)" {  } { { "snum.txt" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/snum.txt" 386 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743079575409 "|ff_network|layer:layer_inst_in|sigmoid:loop_l[0].sigm_inst_o"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 10 snum.txt(387) " "Verilog HDL assignment warning at snum.txt(387): truncated value with size 12 to match size of target (10)" {  } { { "snum.txt" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/snum.txt" 387 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743079575409 "|ff_network|layer:layer_inst_in|sigmoid:loop_l[0].sigm_inst_o"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 10 snum.txt(388) " "Verilog HDL assignment warning at snum.txt(388): truncated value with size 12 to match size of target (10)" {  } { { "snum.txt" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/snum.txt" 388 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743079575409 "|ff_network|layer:layer_inst_in|sigmoid:loop_l[0].sigm_inst_o"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 10 snum.txt(389) " "Verilog HDL assignment warning at snum.txt(389): truncated value with size 12 to match size of target (10)" {  } { { "snum.txt" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/snum.txt" 389 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743079575409 "|ff_network|layer:layer_inst_in|sigmoid:loop_l[0].sigm_inst_o"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 10 snum.txt(390) " "Verilog HDL assignment warning at snum.txt(390): truncated value with size 12 to match size of target (10)" {  } { { "snum.txt" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/snum.txt" 390 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743079575409 "|ff_network|layer:layer_inst_in|sigmoid:loop_l[0].sigm_inst_o"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 10 snum.txt(391) " "Verilog HDL assignment warning at snum.txt(391): truncated value with size 12 to match size of target (10)" {  } { { "snum.txt" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/snum.txt" 391 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743079575409 "|ff_network|layer:layer_inst_in|sigmoid:loop_l[0].sigm_inst_o"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 10 snum.txt(392) " "Verilog HDL assignment warning at snum.txt(392): truncated value with size 12 to match size of target (10)" {  } { { "snum.txt" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/snum.txt" 392 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743079575409 "|ff_network|layer:layer_inst_in|sigmoid:loop_l[0].sigm_inst_o"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 10 snum.txt(393) " "Verilog HDL assignment warning at snum.txt(393): truncated value with size 12 to match size of target (10)" {  } { { "snum.txt" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/snum.txt" 393 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743079575410 "|ff_network|layer:layer_inst_in|sigmoid:loop_l[0].sigm_inst_o"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 10 snum.txt(394) " "Verilog HDL assignment warning at snum.txt(394): truncated value with size 12 to match size of target (10)" {  } { { "snum.txt" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/snum.txt" 394 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743079575410 "|ff_network|layer:layer_inst_in|sigmoid:loop_l[0].sigm_inst_o"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 10 snum.txt(395) " "Verilog HDL assignment warning at snum.txt(395): truncated value with size 12 to match size of target (10)" {  } { { "snum.txt" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/snum.txt" 395 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743079575410 "|ff_network|layer:layer_inst_in|sigmoid:loop_l[0].sigm_inst_o"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 10 snum.txt(396) " "Verilog HDL assignment warning at snum.txt(396): truncated value with size 12 to match size of target (10)" {  } { { "snum.txt" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/snum.txt" 396 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743079575410 "|ff_network|layer:layer_inst_in|sigmoid:loop_l[0].sigm_inst_o"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 10 snum.txt(397) " "Verilog HDL assignment warning at snum.txt(397): truncated value with size 12 to match size of target (10)" {  } { { "snum.txt" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/snum.txt" 397 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743079575410 "|ff_network|layer:layer_inst_in|sigmoid:loop_l[0].sigm_inst_o"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 10 snum.txt(398) " "Verilog HDL assignment warning at snum.txt(398): truncated value with size 12 to match size of target (10)" {  } { { "snum.txt" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/snum.txt" 398 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743079575410 "|ff_network|layer:layer_inst_in|sigmoid:loop_l[0].sigm_inst_o"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 10 snum.txt(399) " "Verilog HDL assignment warning at snum.txt(399): truncated value with size 12 to match size of target (10)" {  } { { "snum.txt" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/snum.txt" 399 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743079575410 "|ff_network|layer:layer_inst_in|sigmoid:loop_l[0].sigm_inst_o"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 10 snum.txt(400) " "Verilog HDL assignment warning at snum.txt(400): truncated value with size 12 to match size of target (10)" {  } { { "snum.txt" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/snum.txt" 400 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743079575410 "|ff_network|layer:layer_inst_in|sigmoid:loop_l[0].sigm_inst_o"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 10 snum.txt(401) " "Verilog HDL assignment warning at snum.txt(401): truncated value with size 12 to match size of target (10)" {  } { { "snum.txt" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/snum.txt" 401 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743079575410 "|ff_network|layer:layer_inst_in|sigmoid:loop_l[0].sigm_inst_o"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 10 snum.txt(402) " "Verilog HDL assignment warning at snum.txt(402): truncated value with size 12 to match size of target (10)" {  } { { "snum.txt" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/snum.txt" 402 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743079575410 "|ff_network|layer:layer_inst_in|sigmoid:loop_l[0].sigm_inst_o"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 10 snum.txt(403) " "Verilog HDL assignment warning at snum.txt(403): truncated value with size 12 to match size of target (10)" {  } { { "snum.txt" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/snum.txt" 403 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743079575410 "|ff_network|layer:layer_inst_in|sigmoid:loop_l[0].sigm_inst_o"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 10 snum.txt(404) " "Verilog HDL assignment warning at snum.txt(404): truncated value with size 12 to match size of target (10)" {  } { { "snum.txt" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/snum.txt" 404 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743079575410 "|ff_network|layer:layer_inst_in|sigmoid:loop_l[0].sigm_inst_o"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 10 snum.txt(405) " "Verilog HDL assignment warning at snum.txt(405): truncated value with size 12 to match size of target (10)" {  } { { "snum.txt" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/snum.txt" 405 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743079575410 "|ff_network|layer:layer_inst_in|sigmoid:loop_l[0].sigm_inst_o"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 10 snum.txt(406) " "Verilog HDL assignment warning at snum.txt(406): truncated value with size 12 to match size of target (10)" {  } { { "snum.txt" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/snum.txt" 406 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743079575410 "|ff_network|layer:layer_inst_in|sigmoid:loop_l[0].sigm_inst_o"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 10 snum.txt(407) " "Verilog HDL assignment warning at snum.txt(407): truncated value with size 12 to match size of target (10)" {  } { { "snum.txt" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/snum.txt" 407 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743079575410 "|ff_network|layer:layer_inst_in|sigmoid:loop_l[0].sigm_inst_o"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 10 snum.txt(408) " "Verilog HDL assignment warning at snum.txt(408): truncated value with size 12 to match size of target (10)" {  } { { "snum.txt" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/snum.txt" 408 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743079575410 "|ff_network|layer:layer_inst_in|sigmoid:loop_l[0].sigm_inst_o"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 10 snum.txt(409) " "Verilog HDL assignment warning at snum.txt(409): truncated value with size 12 to match size of target (10)" {  } { { "snum.txt" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/snum.txt" 409 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743079575410 "|ff_network|layer:layer_inst_in|sigmoid:loop_l[0].sigm_inst_o"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 10 snum.txt(410) " "Verilog HDL assignment warning at snum.txt(410): truncated value with size 12 to match size of target (10)" {  } { { "snum.txt" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/snum.txt" 410 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743079575410 "|ff_network|layer:layer_inst_in|sigmoid:loop_l[0].sigm_inst_o"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 10 snum.txt(411) " "Verilog HDL assignment warning at snum.txt(411): truncated value with size 12 to match size of target (10)" {  } { { "snum.txt" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/snum.txt" 411 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743079575410 "|ff_network|layer:layer_inst_in|sigmoid:loop_l[0].sigm_inst_o"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 10 snum.txt(412) " "Verilog HDL assignment warning at snum.txt(412): truncated value with size 12 to match size of target (10)" {  } { { "snum.txt" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/snum.txt" 412 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743079575410 "|ff_network|layer:layer_inst_in|sigmoid:loop_l[0].sigm_inst_o"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 10 snum.txt(413) " "Verilog HDL assignment warning at snum.txt(413): truncated value with size 12 to match size of target (10)" {  } { { "snum.txt" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/snum.txt" 413 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743079575410 "|ff_network|layer:layer_inst_in|sigmoid:loop_l[0].sigm_inst_o"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 10 snum.txt(414) " "Verilog HDL assignment warning at snum.txt(414): truncated value with size 12 to match size of target (10)" {  } { { "snum.txt" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/snum.txt" 414 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743079575410 "|ff_network|layer:layer_inst_in|sigmoid:loop_l[0].sigm_inst_o"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 10 snum.txt(415) " "Verilog HDL assignment warning at snum.txt(415): truncated value with size 12 to match size of target (10)" {  } { { "snum.txt" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/snum.txt" 415 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743079575410 "|ff_network|layer:layer_inst_in|sigmoid:loop_l[0].sigm_inst_o"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 10 snum.txt(416) " "Verilog HDL assignment warning at snum.txt(416): truncated value with size 12 to match size of target (10)" {  } { { "snum.txt" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/snum.txt" 416 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743079575410 "|ff_network|layer:layer_inst_in|sigmoid:loop_l[0].sigm_inst_o"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 10 snum.txt(417) " "Verilog HDL assignment warning at snum.txt(417): truncated value with size 12 to match size of target (10)" {  } { { "snum.txt" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/snum.txt" 417 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743079575410 "|ff_network|layer:layer_inst_in|sigmoid:loop_l[0].sigm_inst_o"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 10 snum.txt(418) " "Verilog HDL assignment warning at snum.txt(418): truncated value with size 12 to match size of target (10)" {  } { { "snum.txt" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/snum.txt" 418 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743079575410 "|ff_network|layer:layer_inst_in|sigmoid:loop_l[0].sigm_inst_o"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 10 snum.txt(419) " "Verilog HDL assignment warning at snum.txt(419): truncated value with size 12 to match size of target (10)" {  } { { "snum.txt" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/snum.txt" 419 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743079575410 "|ff_network|layer:layer_inst_in|sigmoid:loop_l[0].sigm_inst_o"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 10 snum.txt(420) " "Verilog HDL assignment warning at snum.txt(420): truncated value with size 12 to match size of target (10)" {  } { { "snum.txt" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/snum.txt" 420 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743079575410 "|ff_network|layer:layer_inst_in|sigmoid:loop_l[0].sigm_inst_o"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 10 snum.txt(421) " "Verilog HDL assignment warning at snum.txt(421): truncated value with size 12 to match size of target (10)" {  } { { "snum.txt" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/snum.txt" 421 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743079575411 "|ff_network|layer:layer_inst_in|sigmoid:loop_l[0].sigm_inst_o"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 10 snum.txt(422) " "Verilog HDL assignment warning at snum.txt(422): truncated value with size 12 to match size of target (10)" {  } { { "snum.txt" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/snum.txt" 422 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743079575411 "|ff_network|layer:layer_inst_in|sigmoid:loop_l[0].sigm_inst_o"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 10 snum.txt(423) " "Verilog HDL assignment warning at snum.txt(423): truncated value with size 12 to match size of target (10)" {  } { { "snum.txt" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/snum.txt" 423 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743079575411 "|ff_network|layer:layer_inst_in|sigmoid:loop_l[0].sigm_inst_o"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 10 snum.txt(424) " "Verilog HDL assignment warning at snum.txt(424): truncated value with size 12 to match size of target (10)" {  } { { "snum.txt" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/snum.txt" 424 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743079575411 "|ff_network|layer:layer_inst_in|sigmoid:loop_l[0].sigm_inst_o"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 10 snum.txt(425) " "Verilog HDL assignment warning at snum.txt(425): truncated value with size 12 to match size of target (10)" {  } { { "snum.txt" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/snum.txt" 425 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743079575411 "|ff_network|layer:layer_inst_in|sigmoid:loop_l[0].sigm_inst_o"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 10 snum.txt(426) " "Verilog HDL assignment warning at snum.txt(426): truncated value with size 12 to match size of target (10)" {  } { { "snum.txt" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/snum.txt" 426 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743079575411 "|ff_network|layer:layer_inst_in|sigmoid:loop_l[0].sigm_inst_o"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 10 snum.txt(427) " "Verilog HDL assignment warning at snum.txt(427): truncated value with size 12 to match size of target (10)" {  } { { "snum.txt" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/snum.txt" 427 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743079575411 "|ff_network|layer:layer_inst_in|sigmoid:loop_l[0].sigm_inst_o"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 10 snum.txt(428) " "Verilog HDL assignment warning at snum.txt(428): truncated value with size 12 to match size of target (10)" {  } { { "snum.txt" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/snum.txt" 428 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743079575411 "|ff_network|layer:layer_inst_in|sigmoid:loop_l[0].sigm_inst_o"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 10 snum.txt(429) " "Verilog HDL assignment warning at snum.txt(429): truncated value with size 12 to match size of target (10)" {  } { { "snum.txt" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/snum.txt" 429 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743079575411 "|ff_network|layer:layer_inst_in|sigmoid:loop_l[0].sigm_inst_o"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 10 snum.txt(430) " "Verilog HDL assignment warning at snum.txt(430): truncated value with size 12 to match size of target (10)" {  } { { "snum.txt" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/snum.txt" 430 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743079575411 "|ff_network|layer:layer_inst_in|sigmoid:loop_l[0].sigm_inst_o"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 10 snum.txt(431) " "Verilog HDL assignment warning at snum.txt(431): truncated value with size 12 to match size of target (10)" {  } { { "snum.txt" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/snum.txt" 431 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743079575411 "|ff_network|layer:layer_inst_in|sigmoid:loop_l[0].sigm_inst_o"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 10 snum.txt(432) " "Verilog HDL assignment warning at snum.txt(432): truncated value with size 12 to match size of target (10)" {  } { { "snum.txt" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/snum.txt" 432 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743079575411 "|ff_network|layer:layer_inst_in|sigmoid:loop_l[0].sigm_inst_o"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 10 snum.txt(433) " "Verilog HDL assignment warning at snum.txt(433): truncated value with size 12 to match size of target (10)" {  } { { "snum.txt" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/snum.txt" 433 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743079575411 "|ff_network|layer:layer_inst_in|sigmoid:loop_l[0].sigm_inst_o"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 10 snum.txt(434) " "Verilog HDL assignment warning at snum.txt(434): truncated value with size 12 to match size of target (10)" {  } { { "snum.txt" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/snum.txt" 434 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743079575411 "|ff_network|layer:layer_inst_in|sigmoid:loop_l[0].sigm_inst_o"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 10 snum.txt(435) " "Verilog HDL assignment warning at snum.txt(435): truncated value with size 12 to match size of target (10)" {  } { { "snum.txt" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/snum.txt" 435 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743079575411 "|ff_network|layer:layer_inst_in|sigmoid:loop_l[0].sigm_inst_o"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 10 snum.txt(436) " "Verilog HDL assignment warning at snum.txt(436): truncated value with size 12 to match size of target (10)" {  } { { "snum.txt" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/snum.txt" 436 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743079575411 "|ff_network|layer:layer_inst_in|sigmoid:loop_l[0].sigm_inst_o"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 10 snum.txt(437) " "Verilog HDL assignment warning at snum.txt(437): truncated value with size 12 to match size of target (10)" {  } { { "snum.txt" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/snum.txt" 437 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743079575411 "|ff_network|layer:layer_inst_in|sigmoid:loop_l[0].sigm_inst_o"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 10 snum.txt(438) " "Verilog HDL assignment warning at snum.txt(438): truncated value with size 12 to match size of target (10)" {  } { { "snum.txt" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/snum.txt" 438 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743079575411 "|ff_network|layer:layer_inst_in|sigmoid:loop_l[0].sigm_inst_o"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 10 snum.txt(439) " "Verilog HDL assignment warning at snum.txt(439): truncated value with size 12 to match size of target (10)" {  } { { "snum.txt" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/snum.txt" 439 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743079575411 "|ff_network|layer:layer_inst_in|sigmoid:loop_l[0].sigm_inst_o"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 10 snum.txt(440) " "Verilog HDL assignment warning at snum.txt(440): truncated value with size 12 to match size of target (10)" {  } { { "snum.txt" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/snum.txt" 440 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743079575411 "|ff_network|layer:layer_inst_in|sigmoid:loop_l[0].sigm_inst_o"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 10 snum.txt(441) " "Verilog HDL assignment warning at snum.txt(441): truncated value with size 12 to match size of target (10)" {  } { { "snum.txt" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/snum.txt" 441 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743079575411 "|ff_network|layer:layer_inst_in|sigmoid:loop_l[0].sigm_inst_o"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 10 snum.txt(442) " "Verilog HDL assignment warning at snum.txt(442): truncated value with size 12 to match size of target (10)" {  } { { "snum.txt" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/snum.txt" 442 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743079575411 "|ff_network|layer:layer_inst_in|sigmoid:loop_l[0].sigm_inst_o"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 10 snum.txt(443) " "Verilog HDL assignment warning at snum.txt(443): truncated value with size 12 to match size of target (10)" {  } { { "snum.txt" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/snum.txt" 443 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743079575411 "|ff_network|layer:layer_inst_in|sigmoid:loop_l[0].sigm_inst_o"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 10 snum.txt(444) " "Verilog HDL assignment warning at snum.txt(444): truncated value with size 12 to match size of target (10)" {  } { { "snum.txt" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/snum.txt" 444 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743079575411 "|ff_network|layer:layer_inst_in|sigmoid:loop_l[0].sigm_inst_o"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 10 snum.txt(445) " "Verilog HDL assignment warning at snum.txt(445): truncated value with size 12 to match size of target (10)" {  } { { "snum.txt" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/snum.txt" 445 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743079575411 "|ff_network|layer:layer_inst_in|sigmoid:loop_l[0].sigm_inst_o"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 10 snum.txt(446) " "Verilog HDL assignment warning at snum.txt(446): truncated value with size 12 to match size of target (10)" {  } { { "snum.txt" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/snum.txt" 446 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743079575411 "|ff_network|layer:layer_inst_in|sigmoid:loop_l[0].sigm_inst_o"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 10 snum.txt(447) " "Verilog HDL assignment warning at snum.txt(447): truncated value with size 12 to match size of target (10)" {  } { { "snum.txt" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/snum.txt" 447 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743079575411 "|ff_network|layer:layer_inst_in|sigmoid:loop_l[0].sigm_inst_o"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 10 snum.txt(448) " "Verilog HDL assignment warning at snum.txt(448): truncated value with size 12 to match size of target (10)" {  } { { "snum.txt" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/snum.txt" 448 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743079575411 "|ff_network|layer:layer_inst_in|sigmoid:loop_l[0].sigm_inst_o"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 10 snum.txt(449) " "Verilog HDL assignment warning at snum.txt(449): truncated value with size 12 to match size of target (10)" {  } { { "snum.txt" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/snum.txt" 449 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743079575412 "|ff_network|layer:layer_inst_in|sigmoid:loop_l[0].sigm_inst_o"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 10 snum.txt(450) " "Verilog HDL assignment warning at snum.txt(450): truncated value with size 12 to match size of target (10)" {  } { { "snum.txt" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/snum.txt" 450 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743079575412 "|ff_network|layer:layer_inst_in|sigmoid:loop_l[0].sigm_inst_o"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 10 snum.txt(451) " "Verilog HDL assignment warning at snum.txt(451): truncated value with size 12 to match size of target (10)" {  } { { "snum.txt" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/snum.txt" 451 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743079575412 "|ff_network|layer:layer_inst_in|sigmoid:loop_l[0].sigm_inst_o"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 10 snum.txt(452) " "Verilog HDL assignment warning at snum.txt(452): truncated value with size 12 to match size of target (10)" {  } { { "snum.txt" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/snum.txt" 452 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743079575412 "|ff_network|layer:layer_inst_in|sigmoid:loop_l[0].sigm_inst_o"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 10 snum.txt(453) " "Verilog HDL assignment warning at snum.txt(453): truncated value with size 12 to match size of target (10)" {  } { { "snum.txt" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/snum.txt" 453 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743079575412 "|ff_network|layer:layer_inst_in|sigmoid:loop_l[0].sigm_inst_o"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 10 snum.txt(454) " "Verilog HDL assignment warning at snum.txt(454): truncated value with size 12 to match size of target (10)" {  } { { "snum.txt" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/snum.txt" 454 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743079575412 "|ff_network|layer:layer_inst_in|sigmoid:loop_l[0].sigm_inst_o"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 10 snum.txt(455) " "Verilog HDL assignment warning at snum.txt(455): truncated value with size 12 to match size of target (10)" {  } { { "snum.txt" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/snum.txt" 455 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743079575412 "|ff_network|layer:layer_inst_in|sigmoid:loop_l[0].sigm_inst_o"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 10 snum.txt(456) " "Verilog HDL assignment warning at snum.txt(456): truncated value with size 12 to match size of target (10)" {  } { { "snum.txt" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/snum.txt" 456 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743079575412 "|ff_network|layer:layer_inst_in|sigmoid:loop_l[0].sigm_inst_o"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 10 snum.txt(457) " "Verilog HDL assignment warning at snum.txt(457): truncated value with size 12 to match size of target (10)" {  } { { "snum.txt" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/snum.txt" 457 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743079575412 "|ff_network|layer:layer_inst_in|sigmoid:loop_l[0].sigm_inst_o"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 10 snum.txt(458) " "Verilog HDL assignment warning at snum.txt(458): truncated value with size 12 to match size of target (10)" {  } { { "snum.txt" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/snum.txt" 458 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743079575412 "|ff_network|layer:layer_inst_in|sigmoid:loop_l[0].sigm_inst_o"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 10 snum.txt(459) " "Verilog HDL assignment warning at snum.txt(459): truncated value with size 12 to match size of target (10)" {  } { { "snum.txt" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/snum.txt" 459 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743079575412 "|ff_network|layer:layer_inst_in|sigmoid:loop_l[0].sigm_inst_o"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 10 snum.txt(460) " "Verilog HDL assignment warning at snum.txt(460): truncated value with size 12 to match size of target (10)" {  } { { "snum.txt" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/snum.txt" 460 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743079575412 "|ff_network|layer:layer_inst_in|sigmoid:loop_l[0].sigm_inst_o"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 10 snum.txt(461) " "Verilog HDL assignment warning at snum.txt(461): truncated value with size 12 to match size of target (10)" {  } { { "snum.txt" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/snum.txt" 461 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743079575412 "|ff_network|layer:layer_inst_in|sigmoid:loop_l[0].sigm_inst_o"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 10 snum.txt(462) " "Verilog HDL assignment warning at snum.txt(462): truncated value with size 12 to match size of target (10)" {  } { { "snum.txt" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/snum.txt" 462 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743079575412 "|ff_network|layer:layer_inst_in|sigmoid:loop_l[0].sigm_inst_o"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 10 snum.txt(463) " "Verilog HDL assignment warning at snum.txt(463): truncated value with size 12 to match size of target (10)" {  } { { "snum.txt" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/snum.txt" 463 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743079575412 "|ff_network|layer:layer_inst_in|sigmoid:loop_l[0].sigm_inst_o"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 10 snum.txt(464) " "Verilog HDL assignment warning at snum.txt(464): truncated value with size 12 to match size of target (10)" {  } { { "snum.txt" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/snum.txt" 464 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743079575412 "|ff_network|layer:layer_inst_in|sigmoid:loop_l[0].sigm_inst_o"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 10 snum.txt(465) " "Verilog HDL assignment warning at snum.txt(465): truncated value with size 12 to match size of target (10)" {  } { { "snum.txt" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/snum.txt" 465 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743079575412 "|ff_network|layer:layer_inst_in|sigmoid:loop_l[0].sigm_inst_o"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 10 snum.txt(466) " "Verilog HDL assignment warning at snum.txt(466): truncated value with size 12 to match size of target (10)" {  } { { "snum.txt" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/snum.txt" 466 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743079575412 "|ff_network|layer:layer_inst_in|sigmoid:loop_l[0].sigm_inst_o"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 10 snum.txt(467) " "Verilog HDL assignment warning at snum.txt(467): truncated value with size 12 to match size of target (10)" {  } { { "snum.txt" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/snum.txt" 467 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743079575412 "|ff_network|layer:layer_inst_in|sigmoid:loop_l[0].sigm_inst_o"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 10 snum.txt(468) " "Verilog HDL assignment warning at snum.txt(468): truncated value with size 12 to match size of target (10)" {  } { { "snum.txt" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/snum.txt" 468 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743079575412 "|ff_network|layer:layer_inst_in|sigmoid:loop_l[0].sigm_inst_o"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 10 snum.txt(469) " "Verilog HDL assignment warning at snum.txt(469): truncated value with size 12 to match size of target (10)" {  } { { "snum.txt" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/snum.txt" 469 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743079575412 "|ff_network|layer:layer_inst_in|sigmoid:loop_l[0].sigm_inst_o"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 10 snum.txt(470) " "Verilog HDL assignment warning at snum.txt(470): truncated value with size 12 to match size of target (10)" {  } { { "snum.txt" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/snum.txt" 470 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743079575412 "|ff_network|layer:layer_inst_in|sigmoid:loop_l[0].sigm_inst_o"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 10 snum.txt(471) " "Verilog HDL assignment warning at snum.txt(471): truncated value with size 12 to match size of target (10)" {  } { { "snum.txt" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/snum.txt" 471 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743079575412 "|ff_network|layer:layer_inst_in|sigmoid:loop_l[0].sigm_inst_o"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 10 snum.txt(472) " "Verilog HDL assignment warning at snum.txt(472): truncated value with size 12 to match size of target (10)" {  } { { "snum.txt" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/snum.txt" 472 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743079575412 "|ff_network|layer:layer_inst_in|sigmoid:loop_l[0].sigm_inst_o"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 10 snum.txt(473) " "Verilog HDL assignment warning at snum.txt(473): truncated value with size 12 to match size of target (10)" {  } { { "snum.txt" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/snum.txt" 473 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743079575412 "|ff_network|layer:layer_inst_in|sigmoid:loop_l[0].sigm_inst_o"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 10 snum.txt(474) " "Verilog HDL assignment warning at snum.txt(474): truncated value with size 12 to match size of target (10)" {  } { { "snum.txt" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/snum.txt" 474 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743079575412 "|ff_network|layer:layer_inst_in|sigmoid:loop_l[0].sigm_inst_o"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 10 snum.txt(475) " "Verilog HDL assignment warning at snum.txt(475): truncated value with size 12 to match size of target (10)" {  } { { "snum.txt" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/snum.txt" 475 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743079575412 "|ff_network|layer:layer_inst_in|sigmoid:loop_l[0].sigm_inst_o"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 10 snum.txt(476) " "Verilog HDL assignment warning at snum.txt(476): truncated value with size 12 to match size of target (10)" {  } { { "snum.txt" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/snum.txt" 476 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743079575412 "|ff_network|layer:layer_inst_in|sigmoid:loop_l[0].sigm_inst_o"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 10 snum.txt(477) " "Verilog HDL assignment warning at snum.txt(477): truncated value with size 12 to match size of target (10)" {  } { { "snum.txt" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/snum.txt" 477 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743079575412 "|ff_network|layer:layer_inst_in|sigmoid:loop_l[0].sigm_inst_o"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 10 snum.txt(478) " "Verilog HDL assignment warning at snum.txt(478): truncated value with size 12 to match size of target (10)" {  } { { "snum.txt" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/snum.txt" 478 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743079575413 "|ff_network|layer:layer_inst_in|sigmoid:loop_l[0].sigm_inst_o"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 10 snum.txt(479) " "Verilog HDL assignment warning at snum.txt(479): truncated value with size 12 to match size of target (10)" {  } { { "snum.txt" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/snum.txt" 479 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743079575413 "|ff_network|layer:layer_inst_in|sigmoid:loop_l[0].sigm_inst_o"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 10 snum.txt(480) " "Verilog HDL assignment warning at snum.txt(480): truncated value with size 12 to match size of target (10)" {  } { { "snum.txt" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/snum.txt" 480 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743079575413 "|ff_network|layer:layer_inst_in|sigmoid:loop_l[0].sigm_inst_o"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 10 snum.txt(481) " "Verilog HDL assignment warning at snum.txt(481): truncated value with size 12 to match size of target (10)" {  } { { "snum.txt" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/snum.txt" 481 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743079575413 "|ff_network|layer:layer_inst_in|sigmoid:loop_l[0].sigm_inst_o"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 10 snum.txt(482) " "Verilog HDL assignment warning at snum.txt(482): truncated value with size 12 to match size of target (10)" {  } { { "snum.txt" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/snum.txt" 482 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743079575413 "|ff_network|layer:layer_inst_in|sigmoid:loop_l[0].sigm_inst_o"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 10 snum.txt(483) " "Verilog HDL assignment warning at snum.txt(483): truncated value with size 12 to match size of target (10)" {  } { { "snum.txt" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/snum.txt" 483 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743079575413 "|ff_network|layer:layer_inst_in|sigmoid:loop_l[0].sigm_inst_o"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 10 snum.txt(484) " "Verilog HDL assignment warning at snum.txt(484): truncated value with size 12 to match size of target (10)" {  } { { "snum.txt" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/snum.txt" 484 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743079575413 "|ff_network|layer:layer_inst_in|sigmoid:loop_l[0].sigm_inst_o"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 10 snum.txt(485) " "Verilog HDL assignment warning at snum.txt(485): truncated value with size 12 to match size of target (10)" {  } { { "snum.txt" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/snum.txt" 485 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743079575413 "|ff_network|layer:layer_inst_in|sigmoid:loop_l[0].sigm_inst_o"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 10 snum.txt(486) " "Verilog HDL assignment warning at snum.txt(486): truncated value with size 12 to match size of target (10)" {  } { { "snum.txt" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/snum.txt" 486 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743079575413 "|ff_network|layer:layer_inst_in|sigmoid:loop_l[0].sigm_inst_o"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 10 snum.txt(487) " "Verilog HDL assignment warning at snum.txt(487): truncated value with size 12 to match size of target (10)" {  } { { "snum.txt" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/snum.txt" 487 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743079575413 "|ff_network|layer:layer_inst_in|sigmoid:loop_l[0].sigm_inst_o"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 10 snum.txt(488) " "Verilog HDL assignment warning at snum.txt(488): truncated value with size 12 to match size of target (10)" {  } { { "snum.txt" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/snum.txt" 488 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743079575413 "|ff_network|layer:layer_inst_in|sigmoid:loop_l[0].sigm_inst_o"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 10 snum.txt(489) " "Verilog HDL assignment warning at snum.txt(489): truncated value with size 12 to match size of target (10)" {  } { { "snum.txt" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/snum.txt" 489 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743079575413 "|ff_network|layer:layer_inst_in|sigmoid:loop_l[0].sigm_inst_o"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 10 snum.txt(490) " "Verilog HDL assignment warning at snum.txt(490): truncated value with size 12 to match size of target (10)" {  } { { "snum.txt" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/snum.txt" 490 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743079575413 "|ff_network|layer:layer_inst_in|sigmoid:loop_l[0].sigm_inst_o"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 10 snum.txt(491) " "Verilog HDL assignment warning at snum.txt(491): truncated value with size 12 to match size of target (10)" {  } { { "snum.txt" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/snum.txt" 491 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743079575413 "|ff_network|layer:layer_inst_in|sigmoid:loop_l[0].sigm_inst_o"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 10 snum.txt(492) " "Verilog HDL assignment warning at snum.txt(492): truncated value with size 12 to match size of target (10)" {  } { { "snum.txt" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/snum.txt" 492 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743079575413 "|ff_network|layer:layer_inst_in|sigmoid:loop_l[0].sigm_inst_o"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 10 snum.txt(493) " "Verilog HDL assignment warning at snum.txt(493): truncated value with size 12 to match size of target (10)" {  } { { "snum.txt" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/snum.txt" 493 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743079575413 "|ff_network|layer:layer_inst_in|sigmoid:loop_l[0].sigm_inst_o"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 10 snum.txt(494) " "Verilog HDL assignment warning at snum.txt(494): truncated value with size 12 to match size of target (10)" {  } { { "snum.txt" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/snum.txt" 494 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743079575413 "|ff_network|layer:layer_inst_in|sigmoid:loop_l[0].sigm_inst_o"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 10 snum.txt(495) " "Verilog HDL assignment warning at snum.txt(495): truncated value with size 12 to match size of target (10)" {  } { { "snum.txt" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/snum.txt" 495 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743079575413 "|ff_network|layer:layer_inst_in|sigmoid:loop_l[0].sigm_inst_o"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 10 snum.txt(496) " "Verilog HDL assignment warning at snum.txt(496): truncated value with size 12 to match size of target (10)" {  } { { "snum.txt" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/snum.txt" 496 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743079575413 "|ff_network|layer:layer_inst_in|sigmoid:loop_l[0].sigm_inst_o"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 10 snum.txt(497) " "Verilog HDL assignment warning at snum.txt(497): truncated value with size 12 to match size of target (10)" {  } { { "snum.txt" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/snum.txt" 497 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743079575413 "|ff_network|layer:layer_inst_in|sigmoid:loop_l[0].sigm_inst_o"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 10 snum.txt(498) " "Verilog HDL assignment warning at snum.txt(498): truncated value with size 12 to match size of target (10)" {  } { { "snum.txt" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/snum.txt" 498 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743079575413 "|ff_network|layer:layer_inst_in|sigmoid:loop_l[0].sigm_inst_o"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 10 snum.txt(499) " "Verilog HDL assignment warning at snum.txt(499): truncated value with size 12 to match size of target (10)" {  } { { "snum.txt" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/snum.txt" 499 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743079575413 "|ff_network|layer:layer_inst_in|sigmoid:loop_l[0].sigm_inst_o"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 10 snum.txt(500) " "Verilog HDL assignment warning at snum.txt(500): truncated value with size 12 to match size of target (10)" {  } { { "snum.txt" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/snum.txt" 500 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743079575413 "|ff_network|layer:layer_inst_in|sigmoid:loop_l[0].sigm_inst_o"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 10 snum.txt(501) " "Verilog HDL assignment warning at snum.txt(501): truncated value with size 12 to match size of target (10)" {  } { { "snum.txt" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/snum.txt" 501 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743079575413 "|ff_network|layer:layer_inst_in|sigmoid:loop_l[0].sigm_inst_o"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 10 snum.txt(502) " "Verilog HDL assignment warning at snum.txt(502): truncated value with size 12 to match size of target (10)" {  } { { "snum.txt" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/snum.txt" 502 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743079575413 "|ff_network|layer:layer_inst_in|sigmoid:loop_l[0].sigm_inst_o"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 10 snum.txt(503) " "Verilog HDL assignment warning at snum.txt(503): truncated value with size 12 to match size of target (10)" {  } { { "snum.txt" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/snum.txt" 503 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743079575413 "|ff_network|layer:layer_inst_in|sigmoid:loop_l[0].sigm_inst_o"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 10 snum.txt(504) " "Verilog HDL assignment warning at snum.txt(504): truncated value with size 12 to match size of target (10)" {  } { { "snum.txt" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/snum.txt" 504 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743079575413 "|ff_network|layer:layer_inst_in|sigmoid:loop_l[0].sigm_inst_o"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 10 snum.txt(505) " "Verilog HDL assignment warning at snum.txt(505): truncated value with size 12 to match size of target (10)" {  } { { "snum.txt" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/snum.txt" 505 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743079575413 "|ff_network|layer:layer_inst_in|sigmoid:loop_l[0].sigm_inst_o"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 10 snum.txt(506) " "Verilog HDL assignment warning at snum.txt(506): truncated value with size 12 to match size of target (10)" {  } { { "snum.txt" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/snum.txt" 506 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743079575414 "|ff_network|layer:layer_inst_in|sigmoid:loop_l[0].sigm_inst_o"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 10 snum.txt(507) " "Verilog HDL assignment warning at snum.txt(507): truncated value with size 12 to match size of target (10)" {  } { { "snum.txt" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/snum.txt" 507 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743079575414 "|ff_network|layer:layer_inst_in|sigmoid:loop_l[0].sigm_inst_o"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 10 snum.txt(508) " "Verilog HDL assignment warning at snum.txt(508): truncated value with size 12 to match size of target (10)" {  } { { "snum.txt" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/snum.txt" 508 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743079575414 "|ff_network|layer:layer_inst_in|sigmoid:loop_l[0].sigm_inst_o"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 10 snum.txt(509) " "Verilog HDL assignment warning at snum.txt(509): truncated value with size 12 to match size of target (10)" {  } { { "snum.txt" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/snum.txt" 509 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743079575414 "|ff_network|layer:layer_inst_in|sigmoid:loop_l[0].sigm_inst_o"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 10 snum.txt(510) " "Verilog HDL assignment warning at snum.txt(510): truncated value with size 12 to match size of target (10)" {  } { { "snum.txt" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/snum.txt" 510 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743079575414 "|ff_network|layer:layer_inst_in|sigmoid:loop_l[0].sigm_inst_o"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 10 snum.txt(511) " "Verilog HDL assignment warning at snum.txt(511): truncated value with size 12 to match size of target (10)" {  } { { "snum.txt" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/snum.txt" 511 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743079575414 "|ff_network|layer:layer_inst_in|sigmoid:loop_l[0].sigm_inst_o"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 10 snum.txt(512) " "Verilog HDL assignment warning at snum.txt(512): truncated value with size 12 to match size of target (10)" {  } { { "snum.txt" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/snum.txt" 512 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743079575414 "|ff_network|layer:layer_inst_in|sigmoid:loop_l[0].sigm_inst_o"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 10 snum.txt(513) " "Verilog HDL assignment warning at snum.txt(513): truncated value with size 12 to match size of target (10)" {  } { { "snum.txt" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/snum.txt" 513 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743079575414 "|ff_network|layer:layer_inst_in|sigmoid:loop_l[0].sigm_inst_o"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 10 snum.txt(514) " "Verilog HDL assignment warning at snum.txt(514): truncated value with size 12 to match size of target (10)" {  } { { "snum.txt" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/snum.txt" 514 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743079575414 "|ff_network|layer:layer_inst_in|sigmoid:loop_l[0].sigm_inst_o"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 10 snum.txt(515) " "Verilog HDL assignment warning at snum.txt(515): truncated value with size 12 to match size of target (10)" {  } { { "snum.txt" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/snum.txt" 515 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743079575414 "|ff_network|layer:layer_inst_in|sigmoid:loop_l[0].sigm_inst_o"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 10 snum.txt(516) " "Verilog HDL assignment warning at snum.txt(516): truncated value with size 12 to match size of target (10)" {  } { { "snum.txt" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/snum.txt" 516 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743079575414 "|ff_network|layer:layer_inst_in|sigmoid:loop_l[0].sigm_inst_o"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 10 snum.txt(517) " "Verilog HDL assignment warning at snum.txt(517): truncated value with size 12 to match size of target (10)" {  } { { "snum.txt" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/snum.txt" 517 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743079575414 "|ff_network|layer:layer_inst_in|sigmoid:loop_l[0].sigm_inst_o"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 10 snum.txt(518) " "Verilog HDL assignment warning at snum.txt(518): truncated value with size 12 to match size of target (10)" {  } { { "snum.txt" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/snum.txt" 518 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743079575414 "|ff_network|layer:layer_inst_in|sigmoid:loop_l[0].sigm_inst_o"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 10 snum.txt(519) " "Verilog HDL assignment warning at snum.txt(519): truncated value with size 12 to match size of target (10)" {  } { { "snum.txt" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/snum.txt" 519 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743079575414 "|ff_network|layer:layer_inst_in|sigmoid:loop_l[0].sigm_inst_o"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 10 snum.txt(520) " "Verilog HDL assignment warning at snum.txt(520): truncated value with size 12 to match size of target (10)" {  } { { "snum.txt" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/snum.txt" 520 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743079575414 "|ff_network|layer:layer_inst_in|sigmoid:loop_l[0].sigm_inst_o"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 10 snum.txt(521) " "Verilog HDL assignment warning at snum.txt(521): truncated value with size 12 to match size of target (10)" {  } { { "snum.txt" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/snum.txt" 521 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743079575414 "|ff_network|layer:layer_inst_in|sigmoid:loop_l[0].sigm_inst_o"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 10 snum.txt(522) " "Verilog HDL assignment warning at snum.txt(522): truncated value with size 12 to match size of target (10)" {  } { { "snum.txt" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/snum.txt" 522 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743079575414 "|ff_network|layer:layer_inst_in|sigmoid:loop_l[0].sigm_inst_o"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 10 snum.txt(523) " "Verilog HDL assignment warning at snum.txt(523): truncated value with size 12 to match size of target (10)" {  } { { "snum.txt" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/snum.txt" 523 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743079575414 "|ff_network|layer:layer_inst_in|sigmoid:loop_l[0].sigm_inst_o"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 10 snum.txt(524) " "Verilog HDL assignment warning at snum.txt(524): truncated value with size 12 to match size of target (10)" {  } { { "snum.txt" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/snum.txt" 524 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743079575414 "|ff_network|layer:layer_inst_in|sigmoid:loop_l[0].sigm_inst_o"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 10 snum.txt(525) " "Verilog HDL assignment warning at snum.txt(525): truncated value with size 12 to match size of target (10)" {  } { { "snum.txt" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/snum.txt" 525 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743079575414 "|ff_network|layer:layer_inst_in|sigmoid:loop_l[0].sigm_inst_o"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 10 snum.txt(526) " "Verilog HDL assignment warning at snum.txt(526): truncated value with size 12 to match size of target (10)" {  } { { "snum.txt" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/snum.txt" 526 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743079575414 "|ff_network|layer:layer_inst_in|sigmoid:loop_l[0].sigm_inst_o"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 10 snum.txt(527) " "Verilog HDL assignment warning at snum.txt(527): truncated value with size 12 to match size of target (10)" {  } { { "snum.txt" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/snum.txt" 527 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743079575414 "|ff_network|layer:layer_inst_in|sigmoid:loop_l[0].sigm_inst_o"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 10 snum.txt(528) " "Verilog HDL assignment warning at snum.txt(528): truncated value with size 12 to match size of target (10)" {  } { { "snum.txt" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/snum.txt" 528 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743079575414 "|ff_network|layer:layer_inst_in|sigmoid:loop_l[0].sigm_inst_o"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 10 snum.txt(529) " "Verilog HDL assignment warning at snum.txt(529): truncated value with size 12 to match size of target (10)" {  } { { "snum.txt" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/snum.txt" 529 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743079575414 "|ff_network|layer:layer_inst_in|sigmoid:loop_l[0].sigm_inst_o"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 10 snum.txt(530) " "Verilog HDL assignment warning at snum.txt(530): truncated value with size 12 to match size of target (10)" {  } { { "snum.txt" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/snum.txt" 530 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743079575415 "|ff_network|layer:layer_inst_in|sigmoid:loop_l[0].sigm_inst_o"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 10 snum.txt(531) " "Verilog HDL assignment warning at snum.txt(531): truncated value with size 12 to match size of target (10)" {  } { { "snum.txt" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/snum.txt" 531 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743079575415 "|ff_network|layer:layer_inst_in|sigmoid:loop_l[0].sigm_inst_o"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 10 snum.txt(532) " "Verilog HDL assignment warning at snum.txt(532): truncated value with size 12 to match size of target (10)" {  } { { "snum.txt" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/snum.txt" 532 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743079575415 "|ff_network|layer:layer_inst_in|sigmoid:loop_l[0].sigm_inst_o"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 10 snum.txt(533) " "Verilog HDL assignment warning at snum.txt(533): truncated value with size 12 to match size of target (10)" {  } { { "snum.txt" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/snum.txt" 533 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743079575415 "|ff_network|layer:layer_inst_in|sigmoid:loop_l[0].sigm_inst_o"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 10 snum.txt(534) " "Verilog HDL assignment warning at snum.txt(534): truncated value with size 12 to match size of target (10)" {  } { { "snum.txt" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/snum.txt" 534 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743079575415 "|ff_network|layer:layer_inst_in|sigmoid:loop_l[0].sigm_inst_o"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 10 snum.txt(535) " "Verilog HDL assignment warning at snum.txt(535): truncated value with size 12 to match size of target (10)" {  } { { "snum.txt" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/snum.txt" 535 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743079575415 "|ff_network|layer:layer_inst_in|sigmoid:loop_l[0].sigm_inst_o"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 10 snum.txt(536) " "Verilog HDL assignment warning at snum.txt(536): truncated value with size 12 to match size of target (10)" {  } { { "snum.txt" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/snum.txt" 536 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743079575415 "|ff_network|layer:layer_inst_in|sigmoid:loop_l[0].sigm_inst_o"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 10 snum.txt(537) " "Verilog HDL assignment warning at snum.txt(537): truncated value with size 12 to match size of target (10)" {  } { { "snum.txt" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/snum.txt" 537 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743079575415 "|ff_network|layer:layer_inst_in|sigmoid:loop_l[0].sigm_inst_o"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 10 snum.txt(538) " "Verilog HDL assignment warning at snum.txt(538): truncated value with size 12 to match size of target (10)" {  } { { "snum.txt" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/snum.txt" 538 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743079575415 "|ff_network|layer:layer_inst_in|sigmoid:loop_l[0].sigm_inst_o"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 10 snum.txt(539) " "Verilog HDL assignment warning at snum.txt(539): truncated value with size 12 to match size of target (10)" {  } { { "snum.txt" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/snum.txt" 539 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743079575415 "|ff_network|layer:layer_inst_in|sigmoid:loop_l[0].sigm_inst_o"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 10 snum.txt(540) " "Verilog HDL assignment warning at snum.txt(540): truncated value with size 12 to match size of target (10)" {  } { { "snum.txt" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/snum.txt" 540 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743079575415 "|ff_network|layer:layer_inst_in|sigmoid:loop_l[0].sigm_inst_o"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 10 snum.txt(541) " "Verilog HDL assignment warning at snum.txt(541): truncated value with size 12 to match size of target (10)" {  } { { "snum.txt" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/snum.txt" 541 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743079575415 "|ff_network|layer:layer_inst_in|sigmoid:loop_l[0].sigm_inst_o"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 10 snum.txt(542) " "Verilog HDL assignment warning at snum.txt(542): truncated value with size 12 to match size of target (10)" {  } { { "snum.txt" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/snum.txt" 542 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743079575415 "|ff_network|layer:layer_inst_in|sigmoid:loop_l[0].sigm_inst_o"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 10 snum.txt(543) " "Verilog HDL assignment warning at snum.txt(543): truncated value with size 12 to match size of target (10)" {  } { { "snum.txt" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/snum.txt" 543 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743079575415 "|ff_network|layer:layer_inst_in|sigmoid:loop_l[0].sigm_inst_o"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 10 snum.txt(544) " "Verilog HDL assignment warning at snum.txt(544): truncated value with size 12 to match size of target (10)" {  } { { "snum.txt" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/snum.txt" 544 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743079575415 "|ff_network|layer:layer_inst_in|sigmoid:loop_l[0].sigm_inst_o"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 10 snum.txt(545) " "Verilog HDL assignment warning at snum.txt(545): truncated value with size 12 to match size of target (10)" {  } { { "snum.txt" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/snum.txt" 545 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743079575415 "|ff_network|layer:layer_inst_in|sigmoid:loop_l[0].sigm_inst_o"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 10 snum.txt(546) " "Verilog HDL assignment warning at snum.txt(546): truncated value with size 12 to match size of target (10)" {  } { { "snum.txt" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/snum.txt" 546 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743079575415 "|ff_network|layer:layer_inst_in|sigmoid:loop_l[0].sigm_inst_o"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 10 snum.txt(547) " "Verilog HDL assignment warning at snum.txt(547): truncated value with size 12 to match size of target (10)" {  } { { "snum.txt" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/snum.txt" 547 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743079575415 "|ff_network|layer:layer_inst_in|sigmoid:loop_l[0].sigm_inst_o"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 10 snum.txt(548) " "Verilog HDL assignment warning at snum.txt(548): truncated value with size 12 to match size of target (10)" {  } { { "snum.txt" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/snum.txt" 548 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743079575415 "|ff_network|layer:layer_inst_in|sigmoid:loop_l[0].sigm_inst_o"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 10 snum.txt(549) " "Verilog HDL assignment warning at snum.txt(549): truncated value with size 12 to match size of target (10)" {  } { { "snum.txt" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/snum.txt" 549 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743079575415 "|ff_network|layer:layer_inst_in|sigmoid:loop_l[0].sigm_inst_o"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 10 snum.txt(550) " "Verilog HDL assignment warning at snum.txt(550): truncated value with size 12 to match size of target (10)" {  } { { "snum.txt" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/snum.txt" 550 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743079575415 "|ff_network|layer:layer_inst_in|sigmoid:loop_l[0].sigm_inst_o"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 10 snum.txt(551) " "Verilog HDL assignment warning at snum.txt(551): truncated value with size 12 to match size of target (10)" {  } { { "snum.txt" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/snum.txt" 551 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743079575415 "|ff_network|layer:layer_inst_in|sigmoid:loop_l[0].sigm_inst_o"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 10 snum.txt(552) " "Verilog HDL assignment warning at snum.txt(552): truncated value with size 12 to match size of target (10)" {  } { { "snum.txt" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/snum.txt" 552 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743079575415 "|ff_network|layer:layer_inst_in|sigmoid:loop_l[0].sigm_inst_o"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 10 snum.txt(553) " "Verilog HDL assignment warning at snum.txt(553): truncated value with size 12 to match size of target (10)" {  } { { "snum.txt" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/snum.txt" 553 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743079575415 "|ff_network|layer:layer_inst_in|sigmoid:loop_l[0].sigm_inst_o"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 10 snum.txt(554) " "Verilog HDL assignment warning at snum.txt(554): truncated value with size 12 to match size of target (10)" {  } { { "snum.txt" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/snum.txt" 554 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743079575415 "|ff_network|layer:layer_inst_in|sigmoid:loop_l[0].sigm_inst_o"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 10 snum.txt(555) " "Verilog HDL assignment warning at snum.txt(555): truncated value with size 12 to match size of target (10)" {  } { { "snum.txt" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/snum.txt" 555 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743079575415 "|ff_network|layer:layer_inst_in|sigmoid:loop_l[0].sigm_inst_o"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 10 snum.txt(556) " "Verilog HDL assignment warning at snum.txt(556): truncated value with size 12 to match size of target (10)" {  } { { "snum.txt" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/snum.txt" 556 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743079575415 "|ff_network|layer:layer_inst_in|sigmoid:loop_l[0].sigm_inst_o"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 10 snum.txt(557) " "Verilog HDL assignment warning at snum.txt(557): truncated value with size 12 to match size of target (10)" {  } { { "snum.txt" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/snum.txt" 557 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743079575415 "|ff_network|layer:layer_inst_in|sigmoid:loop_l[0].sigm_inst_o"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 10 snum.txt(558) " "Verilog HDL assignment warning at snum.txt(558): truncated value with size 12 to match size of target (10)" {  } { { "snum.txt" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/snum.txt" 558 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743079575415 "|ff_network|layer:layer_inst_in|sigmoid:loop_l[0].sigm_inst_o"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 10 snum.txt(559) " "Verilog HDL assignment warning at snum.txt(559): truncated value with size 12 to match size of target (10)" {  } { { "snum.txt" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/snum.txt" 559 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743079575415 "|ff_network|layer:layer_inst_in|sigmoid:loop_l[0].sigm_inst_o"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 10 snum.txt(560) " "Verilog HDL assignment warning at snum.txt(560): truncated value with size 12 to match size of target (10)" {  } { { "snum.txt" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/snum.txt" 560 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743079575416 "|ff_network|layer:layer_inst_in|sigmoid:loop_l[0].sigm_inst_o"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 10 snum.txt(561) " "Verilog HDL assignment warning at snum.txt(561): truncated value with size 12 to match size of target (10)" {  } { { "snum.txt" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/snum.txt" 561 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743079575416 "|ff_network|layer:layer_inst_in|sigmoid:loop_l[0].sigm_inst_o"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 10 snum.txt(562) " "Verilog HDL assignment warning at snum.txt(562): truncated value with size 12 to match size of target (10)" {  } { { "snum.txt" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/snum.txt" 562 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743079575416 "|ff_network|layer:layer_inst_in|sigmoid:loop_l[0].sigm_inst_o"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 10 snum.txt(563) " "Verilog HDL assignment warning at snum.txt(563): truncated value with size 12 to match size of target (10)" {  } { { "snum.txt" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/snum.txt" 563 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743079575416 "|ff_network|layer:layer_inst_in|sigmoid:loop_l[0].sigm_inst_o"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 10 snum.txt(564) " "Verilog HDL assignment warning at snum.txt(564): truncated value with size 12 to match size of target (10)" {  } { { "snum.txt" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/snum.txt" 564 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743079575416 "|ff_network|layer:layer_inst_in|sigmoid:loop_l[0].sigm_inst_o"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 10 snum.txt(565) " "Verilog HDL assignment warning at snum.txt(565): truncated value with size 12 to match size of target (10)" {  } { { "snum.txt" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/snum.txt" 565 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743079575416 "|ff_network|layer:layer_inst_in|sigmoid:loop_l[0].sigm_inst_o"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 10 snum.txt(566) " "Verilog HDL assignment warning at snum.txt(566): truncated value with size 12 to match size of target (10)" {  } { { "snum.txt" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/snum.txt" 566 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743079575416 "|ff_network|layer:layer_inst_in|sigmoid:loop_l[0].sigm_inst_o"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 10 snum.txt(567) " "Verilog HDL assignment warning at snum.txt(567): truncated value with size 12 to match size of target (10)" {  } { { "snum.txt" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/snum.txt" 567 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743079575416 "|ff_network|layer:layer_inst_in|sigmoid:loop_l[0].sigm_inst_o"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 10 snum.txt(568) " "Verilog HDL assignment warning at snum.txt(568): truncated value with size 12 to match size of target (10)" {  } { { "snum.txt" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/snum.txt" 568 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743079575416 "|ff_network|layer:layer_inst_in|sigmoid:loop_l[0].sigm_inst_o"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 10 snum.txt(569) " "Verilog HDL assignment warning at snum.txt(569): truncated value with size 12 to match size of target (10)" {  } { { "snum.txt" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/snum.txt" 569 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743079575416 "|ff_network|layer:layer_inst_in|sigmoid:loop_l[0].sigm_inst_o"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 10 snum.txt(570) " "Verilog HDL assignment warning at snum.txt(570): truncated value with size 12 to match size of target (10)" {  } { { "snum.txt" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/snum.txt" 570 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743079575416 "|ff_network|layer:layer_inst_in|sigmoid:loop_l[0].sigm_inst_o"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 10 snum.txt(571) " "Verilog HDL assignment warning at snum.txt(571): truncated value with size 12 to match size of target (10)" {  } { { "snum.txt" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/snum.txt" 571 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743079575416 "|ff_network|layer:layer_inst_in|sigmoid:loop_l[0].sigm_inst_o"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 10 snum.txt(572) " "Verilog HDL assignment warning at snum.txt(572): truncated value with size 12 to match size of target (10)" {  } { { "snum.txt" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/snum.txt" 572 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743079575416 "|ff_network|layer:layer_inst_in|sigmoid:loop_l[0].sigm_inst_o"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 10 snum.txt(573) " "Verilog HDL assignment warning at snum.txt(573): truncated value with size 12 to match size of target (10)" {  } { { "snum.txt" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/snum.txt" 573 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743079575416 "|ff_network|layer:layer_inst_in|sigmoid:loop_l[0].sigm_inst_o"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 10 snum.txt(574) " "Verilog HDL assignment warning at snum.txt(574): truncated value with size 12 to match size of target (10)" {  } { { "snum.txt" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/snum.txt" 574 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743079575416 "|ff_network|layer:layer_inst_in|sigmoid:loop_l[0].sigm_inst_o"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 10 snum.txt(575) " "Verilog HDL assignment warning at snum.txt(575): truncated value with size 12 to match size of target (10)" {  } { { "snum.txt" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/snum.txt" 575 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743079575416 "|ff_network|layer:layer_inst_in|sigmoid:loop_l[0].sigm_inst_o"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 10 snum.txt(576) " "Verilog HDL assignment warning at snum.txt(576): truncated value with size 12 to match size of target (10)" {  } { { "snum.txt" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/snum.txt" 576 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743079575416 "|ff_network|layer:layer_inst_in|sigmoid:loop_l[0].sigm_inst_o"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 10 snum.txt(577) " "Verilog HDL assignment warning at snum.txt(577): truncated value with size 12 to match size of target (10)" {  } { { "snum.txt" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/snum.txt" 577 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743079575416 "|ff_network|layer:layer_inst_in|sigmoid:loop_l[0].sigm_inst_o"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 10 snum.txt(578) " "Verilog HDL assignment warning at snum.txt(578): truncated value with size 12 to match size of target (10)" {  } { { "snum.txt" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/snum.txt" 578 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743079575416 "|ff_network|layer:layer_inst_in|sigmoid:loop_l[0].sigm_inst_o"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 10 snum.txt(579) " "Verilog HDL assignment warning at snum.txt(579): truncated value with size 12 to match size of target (10)" {  } { { "snum.txt" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/snum.txt" 579 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743079575416 "|ff_network|layer:layer_inst_in|sigmoid:loop_l[0].sigm_inst_o"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 10 snum.txt(580) " "Verilog HDL assignment warning at snum.txt(580): truncated value with size 12 to match size of target (10)" {  } { { "snum.txt" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/snum.txt" 580 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743079575416 "|ff_network|layer:layer_inst_in|sigmoid:loop_l[0].sigm_inst_o"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 10 snum.txt(581) " "Verilog HDL assignment warning at snum.txt(581): truncated value with size 12 to match size of target (10)" {  } { { "snum.txt" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/snum.txt" 581 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743079575416 "|ff_network|layer:layer_inst_in|sigmoid:loop_l[0].sigm_inst_o"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 10 snum.txt(582) " "Verilog HDL assignment warning at snum.txt(582): truncated value with size 12 to match size of target (10)" {  } { { "snum.txt" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/snum.txt" 582 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743079575416 "|ff_network|layer:layer_inst_in|sigmoid:loop_l[0].sigm_inst_o"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 10 snum.txt(583) " "Verilog HDL assignment warning at snum.txt(583): truncated value with size 12 to match size of target (10)" {  } { { "snum.txt" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/snum.txt" 583 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743079575416 "|ff_network|layer:layer_inst_in|sigmoid:loop_l[0].sigm_inst_o"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 10 snum.txt(584) " "Verilog HDL assignment warning at snum.txt(584): truncated value with size 12 to match size of target (10)" {  } { { "snum.txt" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/snum.txt" 584 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743079575416 "|ff_network|layer:layer_inst_in|sigmoid:loop_l[0].sigm_inst_o"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 10 snum.txt(585) " "Verilog HDL assignment warning at snum.txt(585): truncated value with size 12 to match size of target (10)" {  } { { "snum.txt" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/snum.txt" 585 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743079575416 "|ff_network|layer:layer_inst_in|sigmoid:loop_l[0].sigm_inst_o"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 10 snum.txt(586) " "Verilog HDL assignment warning at snum.txt(586): truncated value with size 12 to match size of target (10)" {  } { { "snum.txt" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/snum.txt" 586 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743079575416 "|ff_network|layer:layer_inst_in|sigmoid:loop_l[0].sigm_inst_o"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 10 snum.txt(587) " "Verilog HDL assignment warning at snum.txt(587): truncated value with size 12 to match size of target (10)" {  } { { "snum.txt" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/snum.txt" 587 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743079575416 "|ff_network|layer:layer_inst_in|sigmoid:loop_l[0].sigm_inst_o"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 10 snum.txt(588) " "Verilog HDL assignment warning at snum.txt(588): truncated value with size 12 to match size of target (10)" {  } { { "snum.txt" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/snum.txt" 588 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743079575416 "|ff_network|layer:layer_inst_in|sigmoid:loop_l[0].sigm_inst_o"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 10 snum.txt(589) " "Verilog HDL assignment warning at snum.txt(589): truncated value with size 12 to match size of target (10)" {  } { { "snum.txt" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/snum.txt" 589 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743079575416 "|ff_network|layer:layer_inst_in|sigmoid:loop_l[0].sigm_inst_o"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 10 snum.txt(590) " "Verilog HDL assignment warning at snum.txt(590): truncated value with size 12 to match size of target (10)" {  } { { "snum.txt" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/snum.txt" 590 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743079575416 "|ff_network|layer:layer_inst_in|sigmoid:loop_l[0].sigm_inst_o"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 10 snum.txt(591) " "Verilog HDL assignment warning at snum.txt(591): truncated value with size 12 to match size of target (10)" {  } { { "snum.txt" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/snum.txt" 591 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743079575417 "|ff_network|layer:layer_inst_in|sigmoid:loop_l[0].sigm_inst_o"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 10 snum.txt(592) " "Verilog HDL assignment warning at snum.txt(592): truncated value with size 12 to match size of target (10)" {  } { { "snum.txt" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/snum.txt" 592 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743079575417 "|ff_network|layer:layer_inst_in|sigmoid:loop_l[0].sigm_inst_o"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 10 snum.txt(593) " "Verilog HDL assignment warning at snum.txt(593): truncated value with size 12 to match size of target (10)" {  } { { "snum.txt" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/snum.txt" 593 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743079575417 "|ff_network|layer:layer_inst_in|sigmoid:loop_l[0].sigm_inst_o"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 10 snum.txt(594) " "Verilog HDL assignment warning at snum.txt(594): truncated value with size 12 to match size of target (10)" {  } { { "snum.txt" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/snum.txt" 594 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743079575417 "|ff_network|layer:layer_inst_in|sigmoid:loop_l[0].sigm_inst_o"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 10 snum.txt(595) " "Verilog HDL assignment warning at snum.txt(595): truncated value with size 12 to match size of target (10)" {  } { { "snum.txt" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/snum.txt" 595 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743079575417 "|ff_network|layer:layer_inst_in|sigmoid:loop_l[0].sigm_inst_o"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 10 snum.txt(596) " "Verilog HDL assignment warning at snum.txt(596): truncated value with size 12 to match size of target (10)" {  } { { "snum.txt" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/snum.txt" 596 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743079575417 "|ff_network|layer:layer_inst_in|sigmoid:loop_l[0].sigm_inst_o"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 10 snum.txt(597) " "Verilog HDL assignment warning at snum.txt(597): truncated value with size 12 to match size of target (10)" {  } { { "snum.txt" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/snum.txt" 597 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743079575417 "|ff_network|layer:layer_inst_in|sigmoid:loop_l[0].sigm_inst_o"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 10 snum.txt(598) " "Verilog HDL assignment warning at snum.txt(598): truncated value with size 12 to match size of target (10)" {  } { { "snum.txt" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/snum.txt" 598 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743079575417 "|ff_network|layer:layer_inst_in|sigmoid:loop_l[0].sigm_inst_o"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 10 snum.txt(599) " "Verilog HDL assignment warning at snum.txt(599): truncated value with size 12 to match size of target (10)" {  } { { "snum.txt" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/snum.txt" 599 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743079575417 "|ff_network|layer:layer_inst_in|sigmoid:loop_l[0].sigm_inst_o"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 10 snum.txt(600) " "Verilog HDL assignment warning at snum.txt(600): truncated value with size 12 to match size of target (10)" {  } { { "snum.txt" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/snum.txt" 600 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743079575417 "|ff_network|layer:layer_inst_in|sigmoid:loop_l[0].sigm_inst_o"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 10 snum.txt(601) " "Verilog HDL assignment warning at snum.txt(601): truncated value with size 12 to match size of target (10)" {  } { { "snum.txt" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/snum.txt" 601 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743079575417 "|ff_network|layer:layer_inst_in|sigmoid:loop_l[0].sigm_inst_o"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 10 snum.txt(602) " "Verilog HDL assignment warning at snum.txt(602): truncated value with size 12 to match size of target (10)" {  } { { "snum.txt" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/snum.txt" 602 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743079575417 "|ff_network|layer:layer_inst_in|sigmoid:loop_l[0].sigm_inst_o"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 10 snum.txt(603) " "Verilog HDL assignment warning at snum.txt(603): truncated value with size 12 to match size of target (10)" {  } { { "snum.txt" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/snum.txt" 603 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743079575417 "|ff_network|layer:layer_inst_in|sigmoid:loop_l[0].sigm_inst_o"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 10 snum.txt(604) " "Verilog HDL assignment warning at snum.txt(604): truncated value with size 12 to match size of target (10)" {  } { { "snum.txt" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/snum.txt" 604 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743079575417 "|ff_network|layer:layer_inst_in|sigmoid:loop_l[0].sigm_inst_o"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 10 snum.txt(605) " "Verilog HDL assignment warning at snum.txt(605): truncated value with size 12 to match size of target (10)" {  } { { "snum.txt" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/snum.txt" 605 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743079575417 "|ff_network|layer:layer_inst_in|sigmoid:loop_l[0].sigm_inst_o"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 10 snum.txt(606) " "Verilog HDL assignment warning at snum.txt(606): truncated value with size 12 to match size of target (10)" {  } { { "snum.txt" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/snum.txt" 606 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743079575417 "|ff_network|layer:layer_inst_in|sigmoid:loop_l[0].sigm_inst_o"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 10 snum.txt(607) " "Verilog HDL assignment warning at snum.txt(607): truncated value with size 12 to match size of target (10)" {  } { { "snum.txt" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/snum.txt" 607 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743079575417 "|ff_network|layer:layer_inst_in|sigmoid:loop_l[0].sigm_inst_o"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 10 snum.txt(608) " "Verilog HDL assignment warning at snum.txt(608): truncated value with size 12 to match size of target (10)" {  } { { "snum.txt" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/snum.txt" 608 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743079575417 "|ff_network|layer:layer_inst_in|sigmoid:loop_l[0].sigm_inst_o"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 10 snum.txt(609) " "Verilog HDL assignment warning at snum.txt(609): truncated value with size 12 to match size of target (10)" {  } { { "snum.txt" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/snum.txt" 609 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743079575417 "|ff_network|layer:layer_inst_in|sigmoid:loop_l[0].sigm_inst_o"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 10 snum.txt(610) " "Verilog HDL assignment warning at snum.txt(610): truncated value with size 12 to match size of target (10)" {  } { { "snum.txt" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/snum.txt" 610 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743079575417 "|ff_network|layer:layer_inst_in|sigmoid:loop_l[0].sigm_inst_o"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 10 snum.txt(611) " "Verilog HDL assignment warning at snum.txt(611): truncated value with size 12 to match size of target (10)" {  } { { "snum.txt" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/snum.txt" 611 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743079575417 "|ff_network|layer:layer_inst_in|sigmoid:loop_l[0].sigm_inst_o"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 10 snum.txt(612) " "Verilog HDL assignment warning at snum.txt(612): truncated value with size 12 to match size of target (10)" {  } { { "snum.txt" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/snum.txt" 612 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743079575417 "|ff_network|layer:layer_inst_in|sigmoid:loop_l[0].sigm_inst_o"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 10 snum.txt(613) " "Verilog HDL assignment warning at snum.txt(613): truncated value with size 12 to match size of target (10)" {  } { { "snum.txt" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/snum.txt" 613 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743079575417 "|ff_network|layer:layer_inst_in|sigmoid:loop_l[0].sigm_inst_o"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 10 snum.txt(614) " "Verilog HDL assignment warning at snum.txt(614): truncated value with size 12 to match size of target (10)" {  } { { "snum.txt" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/snum.txt" 614 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743079575417 "|ff_network|layer:layer_inst_in|sigmoid:loop_l[0].sigm_inst_o"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 10 snum.txt(615) " "Verilog HDL assignment warning at snum.txt(615): truncated value with size 12 to match size of target (10)" {  } { { "snum.txt" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/snum.txt" 615 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743079575417 "|ff_network|layer:layer_inst_in|sigmoid:loop_l[0].sigm_inst_o"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 10 snum.txt(616) " "Verilog HDL assignment warning at snum.txt(616): truncated value with size 12 to match size of target (10)" {  } { { "snum.txt" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/snum.txt" 616 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743079575417 "|ff_network|layer:layer_inst_in|sigmoid:loop_l[0].sigm_inst_o"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 10 snum.txt(617) " "Verilog HDL assignment warning at snum.txt(617): truncated value with size 12 to match size of target (10)" {  } { { "snum.txt" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/snum.txt" 617 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743079575418 "|ff_network|layer:layer_inst_in|sigmoid:loop_l[0].sigm_inst_o"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 10 snum.txt(618) " "Verilog HDL assignment warning at snum.txt(618): truncated value with size 12 to match size of target (10)" {  } { { "snum.txt" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/snum.txt" 618 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743079575418 "|ff_network|layer:layer_inst_in|sigmoid:loop_l[0].sigm_inst_o"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 10 snum.txt(619) " "Verilog HDL assignment warning at snum.txt(619): truncated value with size 12 to match size of target (10)" {  } { { "snum.txt" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/snum.txt" 619 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743079575418 "|ff_network|layer:layer_inst_in|sigmoid:loop_l[0].sigm_inst_o"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 10 snum.txt(620) " "Verilog HDL assignment warning at snum.txt(620): truncated value with size 12 to match size of target (10)" {  } { { "snum.txt" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/snum.txt" 620 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743079575418 "|ff_network|layer:layer_inst_in|sigmoid:loop_l[0].sigm_inst_o"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 10 snum.txt(621) " "Verilog HDL assignment warning at snum.txt(621): truncated value with size 12 to match size of target (10)" {  } { { "snum.txt" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/snum.txt" 621 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743079575418 "|ff_network|layer:layer_inst_in|sigmoid:loop_l[0].sigm_inst_o"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 10 snum.txt(622) " "Verilog HDL assignment warning at snum.txt(622): truncated value with size 12 to match size of target (10)" {  } { { "snum.txt" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/snum.txt" 622 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743079575418 "|ff_network|layer:layer_inst_in|sigmoid:loop_l[0].sigm_inst_o"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 10 snum.txt(623) " "Verilog HDL assignment warning at snum.txt(623): truncated value with size 12 to match size of target (10)" {  } { { "snum.txt" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/snum.txt" 623 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743079575418 "|ff_network|layer:layer_inst_in|sigmoid:loop_l[0].sigm_inst_o"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 10 snum.txt(624) " "Verilog HDL assignment warning at snum.txt(624): truncated value with size 12 to match size of target (10)" {  } { { "snum.txt" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/snum.txt" 624 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743079575418 "|ff_network|layer:layer_inst_in|sigmoid:loop_l[0].sigm_inst_o"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 10 snum.txt(625) " "Verilog HDL assignment warning at snum.txt(625): truncated value with size 12 to match size of target (10)" {  } { { "snum.txt" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/snum.txt" 625 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743079575418 "|ff_network|layer:layer_inst_in|sigmoid:loop_l[0].sigm_inst_o"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 10 snum.txt(626) " "Verilog HDL assignment warning at snum.txt(626): truncated value with size 12 to match size of target (10)" {  } { { "snum.txt" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/snum.txt" 626 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743079575418 "|ff_network|layer:layer_inst_in|sigmoid:loop_l[0].sigm_inst_o"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 10 snum.txt(627) " "Verilog HDL assignment warning at snum.txt(627): truncated value with size 12 to match size of target (10)" {  } { { "snum.txt" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/snum.txt" 627 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743079575418 "|ff_network|layer:layer_inst_in|sigmoid:loop_l[0].sigm_inst_o"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 10 snum.txt(628) " "Verilog HDL assignment warning at snum.txt(628): truncated value with size 12 to match size of target (10)" {  } { { "snum.txt" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/snum.txt" 628 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743079575418 "|ff_network|layer:layer_inst_in|sigmoid:loop_l[0].sigm_inst_o"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 10 snum.txt(629) " "Verilog HDL assignment warning at snum.txt(629): truncated value with size 12 to match size of target (10)" {  } { { "snum.txt" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/snum.txt" 629 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743079575418 "|ff_network|layer:layer_inst_in|sigmoid:loop_l[0].sigm_inst_o"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 10 snum.txt(630) " "Verilog HDL assignment warning at snum.txt(630): truncated value with size 12 to match size of target (10)" {  } { { "snum.txt" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/snum.txt" 630 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743079575418 "|ff_network|layer:layer_inst_in|sigmoid:loop_l[0].sigm_inst_o"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 10 snum.txt(631) " "Verilog HDL assignment warning at snum.txt(631): truncated value with size 12 to match size of target (10)" {  } { { "snum.txt" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/snum.txt" 631 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743079575418 "|ff_network|layer:layer_inst_in|sigmoid:loop_l[0].sigm_inst_o"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 10 snum.txt(632) " "Verilog HDL assignment warning at snum.txt(632): truncated value with size 12 to match size of target (10)" {  } { { "snum.txt" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/snum.txt" 632 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743079575418 "|ff_network|layer:layer_inst_in|sigmoid:loop_l[0].sigm_inst_o"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 10 snum.txt(633) " "Verilog HDL assignment warning at snum.txt(633): truncated value with size 12 to match size of target (10)" {  } { { "snum.txt" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/snum.txt" 633 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743079575418 "|ff_network|layer:layer_inst_in|sigmoid:loop_l[0].sigm_inst_o"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 10 snum.txt(634) " "Verilog HDL assignment warning at snum.txt(634): truncated value with size 12 to match size of target (10)" {  } { { "snum.txt" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/snum.txt" 634 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743079575418 "|ff_network|layer:layer_inst_in|sigmoid:loop_l[0].sigm_inst_o"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 10 snum.txt(635) " "Verilog HDL assignment warning at snum.txt(635): truncated value with size 12 to match size of target (10)" {  } { { "snum.txt" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/snum.txt" 635 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743079575418 "|ff_network|layer:layer_inst_in|sigmoid:loop_l[0].sigm_inst_o"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 10 snum.txt(636) " "Verilog HDL assignment warning at snum.txt(636): truncated value with size 12 to match size of target (10)" {  } { { "snum.txt" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/snum.txt" 636 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743079575418 "|ff_network|layer:layer_inst_in|sigmoid:loop_l[0].sigm_inst_o"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 10 snum.txt(637) " "Verilog HDL assignment warning at snum.txt(637): truncated value with size 12 to match size of target (10)" {  } { { "snum.txt" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/snum.txt" 637 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743079575418 "|ff_network|layer:layer_inst_in|sigmoid:loop_l[0].sigm_inst_o"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 10 snum.txt(638) " "Verilog HDL assignment warning at snum.txt(638): truncated value with size 12 to match size of target (10)" {  } { { "snum.txt" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/snum.txt" 638 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743079575418 "|ff_network|layer:layer_inst_in|sigmoid:loop_l[0].sigm_inst_o"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 10 snum.txt(639) " "Verilog HDL assignment warning at snum.txt(639): truncated value with size 12 to match size of target (10)" {  } { { "snum.txt" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/snum.txt" 639 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743079575419 "|ff_network|layer:layer_inst_in|sigmoid:loop_l[0].sigm_inst_o"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 10 snum.txt(640) " "Verilog HDL assignment warning at snum.txt(640): truncated value with size 12 to match size of target (10)" {  } { { "snum.txt" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/snum.txt" 640 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743079575419 "|ff_network|layer:layer_inst_in|sigmoid:loop_l[0].sigm_inst_o"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 10 snum.txt(641) " "Verilog HDL assignment warning at snum.txt(641): truncated value with size 12 to match size of target (10)" {  } { { "snum.txt" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/snum.txt" 641 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743079575419 "|ff_network|layer:layer_inst_in|sigmoid:loop_l[0].sigm_inst_o"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 10 snum.txt(642) " "Verilog HDL assignment warning at snum.txt(642): truncated value with size 12 to match size of target (10)" {  } { { "snum.txt" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/snum.txt" 642 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743079575419 "|ff_network|layer:layer_inst_in|sigmoid:loop_l[0].sigm_inst_o"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 10 snum.txt(643) " "Verilog HDL assignment warning at snum.txt(643): truncated value with size 12 to match size of target (10)" {  } { { "snum.txt" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/snum.txt" 643 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743079575419 "|ff_network|layer:layer_inst_in|sigmoid:loop_l[0].sigm_inst_o"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 10 snum.txt(644) " "Verilog HDL assignment warning at snum.txt(644): truncated value with size 12 to match size of target (10)" {  } { { "snum.txt" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/snum.txt" 644 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743079575419 "|ff_network|layer:layer_inst_in|sigmoid:loop_l[0].sigm_inst_o"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 10 snum.txt(645) " "Verilog HDL assignment warning at snum.txt(645): truncated value with size 12 to match size of target (10)" {  } { { "snum.txt" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/snum.txt" 645 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743079575419 "|ff_network|layer:layer_inst_in|sigmoid:loop_l[0].sigm_inst_o"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 10 snum.txt(646) " "Verilog HDL assignment warning at snum.txt(646): truncated value with size 12 to match size of target (10)" {  } { { "snum.txt" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/snum.txt" 646 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743079575419 "|ff_network|layer:layer_inst_in|sigmoid:loop_l[0].sigm_inst_o"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 10 snum.txt(647) " "Verilog HDL assignment warning at snum.txt(647): truncated value with size 12 to match size of target (10)" {  } { { "snum.txt" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/snum.txt" 647 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743079575419 "|ff_network|layer:layer_inst_in|sigmoid:loop_l[0].sigm_inst_o"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 10 snum.txt(648) " "Verilog HDL assignment warning at snum.txt(648): truncated value with size 12 to match size of target (10)" {  } { { "snum.txt" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/snum.txt" 648 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743079575419 "|ff_network|layer:layer_inst_in|sigmoid:loop_l[0].sigm_inst_o"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 10 snum.txt(649) " "Verilog HDL assignment warning at snum.txt(649): truncated value with size 12 to match size of target (10)" {  } { { "snum.txt" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/snum.txt" 649 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743079575419 "|ff_network|layer:layer_inst_in|sigmoid:loop_l[0].sigm_inst_o"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 10 snum.txt(650) " "Verilog HDL assignment warning at snum.txt(650): truncated value with size 12 to match size of target (10)" {  } { { "snum.txt" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/snum.txt" 650 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743079575419 "|ff_network|layer:layer_inst_in|sigmoid:loop_l[0].sigm_inst_o"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 10 snum.txt(651) " "Verilog HDL assignment warning at snum.txt(651): truncated value with size 12 to match size of target (10)" {  } { { "snum.txt" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/snum.txt" 651 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743079575419 "|ff_network|layer:layer_inst_in|sigmoid:loop_l[0].sigm_inst_o"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 10 snum.txt(652) " "Verilog HDL assignment warning at snum.txt(652): truncated value with size 12 to match size of target (10)" {  } { { "snum.txt" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/snum.txt" 652 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743079575419 "|ff_network|layer:layer_inst_in|sigmoid:loop_l[0].sigm_inst_o"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 10 snum.txt(653) " "Verilog HDL assignment warning at snum.txt(653): truncated value with size 12 to match size of target (10)" {  } { { "snum.txt" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/snum.txt" 653 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743079575419 "|ff_network|layer:layer_inst_in|sigmoid:loop_l[0].sigm_inst_o"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 10 snum.txt(654) " "Verilog HDL assignment warning at snum.txt(654): truncated value with size 12 to match size of target (10)" {  } { { "snum.txt" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/snum.txt" 654 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743079575419 "|ff_network|layer:layer_inst_in|sigmoid:loop_l[0].sigm_inst_o"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 10 snum.txt(655) " "Verilog HDL assignment warning at snum.txt(655): truncated value with size 12 to match size of target (10)" {  } { { "snum.txt" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/snum.txt" 655 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743079575419 "|ff_network|layer:layer_inst_in|sigmoid:loop_l[0].sigm_inst_o"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 10 snum.txt(656) " "Verilog HDL assignment warning at snum.txt(656): truncated value with size 12 to match size of target (10)" {  } { { "snum.txt" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/snum.txt" 656 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743079575419 "|ff_network|layer:layer_inst_in|sigmoid:loop_l[0].sigm_inst_o"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 10 snum.txt(657) " "Verilog HDL assignment warning at snum.txt(657): truncated value with size 12 to match size of target (10)" {  } { { "snum.txt" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/snum.txt" 657 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743079575419 "|ff_network|layer:layer_inst_in|sigmoid:loop_l[0].sigm_inst_o"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 10 snum.txt(658) " "Verilog HDL assignment warning at snum.txt(658): truncated value with size 12 to match size of target (10)" {  } { { "snum.txt" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/snum.txt" 658 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743079575419 "|ff_network|layer:layer_inst_in|sigmoid:loop_l[0].sigm_inst_o"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 10 snum.txt(659) " "Verilog HDL assignment warning at snum.txt(659): truncated value with size 12 to match size of target (10)" {  } { { "snum.txt" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/snum.txt" 659 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743079575419 "|ff_network|layer:layer_inst_in|sigmoid:loop_l[0].sigm_inst_o"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 10 snum.txt(660) " "Verilog HDL assignment warning at snum.txt(660): truncated value with size 12 to match size of target (10)" {  } { { "snum.txt" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/snum.txt" 660 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743079575419 "|ff_network|layer:layer_inst_in|sigmoid:loop_l[0].sigm_inst_o"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 10 snum.txt(661) " "Verilog HDL assignment warning at snum.txt(661): truncated value with size 12 to match size of target (10)" {  } { { "snum.txt" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/snum.txt" 661 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743079575419 "|ff_network|layer:layer_inst_in|sigmoid:loop_l[0].sigm_inst_o"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 10 snum.txt(662) " "Verilog HDL assignment warning at snum.txt(662): truncated value with size 12 to match size of target (10)" {  } { { "snum.txt" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/snum.txt" 662 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743079575420 "|ff_network|layer:layer_inst_in|sigmoid:loop_l[0].sigm_inst_o"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 10 snum.txt(663) " "Verilog HDL assignment warning at snum.txt(663): truncated value with size 12 to match size of target (10)" {  } { { "snum.txt" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/snum.txt" 663 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743079575420 "|ff_network|layer:layer_inst_in|sigmoid:loop_l[0].sigm_inst_o"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 10 snum.txt(664) " "Verilog HDL assignment warning at snum.txt(664): truncated value with size 12 to match size of target (10)" {  } { { "snum.txt" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/snum.txt" 664 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743079575420 "|ff_network|layer:layer_inst_in|sigmoid:loop_l[0].sigm_inst_o"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 10 snum.txt(665) " "Verilog HDL assignment warning at snum.txt(665): truncated value with size 12 to match size of target (10)" {  } { { "snum.txt" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/snum.txt" 665 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743079575420 "|ff_network|layer:layer_inst_in|sigmoid:loop_l[0].sigm_inst_o"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 10 snum.txt(666) " "Verilog HDL assignment warning at snum.txt(666): truncated value with size 12 to match size of target (10)" {  } { { "snum.txt" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/snum.txt" 666 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743079575420 "|ff_network|layer:layer_inst_in|sigmoid:loop_l[0].sigm_inst_o"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 10 snum.txt(667) " "Verilog HDL assignment warning at snum.txt(667): truncated value with size 12 to match size of target (10)" {  } { { "snum.txt" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/snum.txt" 667 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743079575420 "|ff_network|layer:layer_inst_in|sigmoid:loop_l[0].sigm_inst_o"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 10 snum.txt(668) " "Verilog HDL assignment warning at snum.txt(668): truncated value with size 12 to match size of target (10)" {  } { { "snum.txt" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/snum.txt" 668 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743079575420 "|ff_network|layer:layer_inst_in|sigmoid:loop_l[0].sigm_inst_o"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 10 snum.txt(669) " "Verilog HDL assignment warning at snum.txt(669): truncated value with size 12 to match size of target (10)" {  } { { "snum.txt" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/snum.txt" 669 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743079575420 "|ff_network|layer:layer_inst_in|sigmoid:loop_l[0].sigm_inst_o"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 10 snum.txt(670) " "Verilog HDL assignment warning at snum.txt(670): truncated value with size 12 to match size of target (10)" {  } { { "snum.txt" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/snum.txt" 670 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743079575420 "|ff_network|layer:layer_inst_in|sigmoid:loop_l[0].sigm_inst_o"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 10 snum.txt(671) " "Verilog HDL assignment warning at snum.txt(671): truncated value with size 12 to match size of target (10)" {  } { { "snum.txt" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/snum.txt" 671 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743079575420 "|ff_network|layer:layer_inst_in|sigmoid:loop_l[0].sigm_inst_o"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 10 snum.txt(672) " "Verilog HDL assignment warning at snum.txt(672): truncated value with size 12 to match size of target (10)" {  } { { "snum.txt" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/snum.txt" 672 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743079575420 "|ff_network|layer:layer_inst_in|sigmoid:loop_l[0].sigm_inst_o"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 10 snum.txt(673) " "Verilog HDL assignment warning at snum.txt(673): truncated value with size 12 to match size of target (10)" {  } { { "snum.txt" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/snum.txt" 673 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743079575420 "|ff_network|layer:layer_inst_in|sigmoid:loop_l[0].sigm_inst_o"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 10 snum.txt(674) " "Verilog HDL assignment warning at snum.txt(674): truncated value with size 12 to match size of target (10)" {  } { { "snum.txt" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/snum.txt" 674 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743079575420 "|ff_network|layer:layer_inst_in|sigmoid:loop_l[0].sigm_inst_o"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 10 snum.txt(675) " "Verilog HDL assignment warning at snum.txt(675): truncated value with size 12 to match size of target (10)" {  } { { "snum.txt" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/snum.txt" 675 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743079575420 "|ff_network|layer:layer_inst_in|sigmoid:loop_l[0].sigm_inst_o"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 10 snum.txt(676) " "Verilog HDL assignment warning at snum.txt(676): truncated value with size 12 to match size of target (10)" {  } { { "snum.txt" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/snum.txt" 676 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743079575420 "|ff_network|layer:layer_inst_in|sigmoid:loop_l[0].sigm_inst_o"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 10 snum.txt(677) " "Verilog HDL assignment warning at snum.txt(677): truncated value with size 12 to match size of target (10)" {  } { { "snum.txt" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/snum.txt" 677 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743079575420 "|ff_network|layer:layer_inst_in|sigmoid:loop_l[0].sigm_inst_o"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 10 snum.txt(678) " "Verilog HDL assignment warning at snum.txt(678): truncated value with size 12 to match size of target (10)" {  } { { "snum.txt" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/snum.txt" 678 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743079575420 "|ff_network|layer:layer_inst_in|sigmoid:loop_l[0].sigm_inst_o"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 10 snum.txt(679) " "Verilog HDL assignment warning at snum.txt(679): truncated value with size 12 to match size of target (10)" {  } { { "snum.txt" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/snum.txt" 679 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743079575420 "|ff_network|layer:layer_inst_in|sigmoid:loop_l[0].sigm_inst_o"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 10 snum.txt(680) " "Verilog HDL assignment warning at snum.txt(680): truncated value with size 12 to match size of target (10)" {  } { { "snum.txt" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/snum.txt" 680 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743079575420 "|ff_network|layer:layer_inst_in|sigmoid:loop_l[0].sigm_inst_o"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 10 snum.txt(681) " "Verilog HDL assignment warning at snum.txt(681): truncated value with size 12 to match size of target (10)" {  } { { "snum.txt" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/snum.txt" 681 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743079575420 "|ff_network|layer:layer_inst_in|sigmoid:loop_l[0].sigm_inst_o"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 10 snum.txt(682) " "Verilog HDL assignment warning at snum.txt(682): truncated value with size 12 to match size of target (10)" {  } { { "snum.txt" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/snum.txt" 682 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743079575420 "|ff_network|layer:layer_inst_in|sigmoid:loop_l[0].sigm_inst_o"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 10 snum.txt(683) " "Verilog HDL assignment warning at snum.txt(683): truncated value with size 12 to match size of target (10)" {  } { { "snum.txt" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/snum.txt" 683 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743079575420 "|ff_network|layer:layer_inst_in|sigmoid:loop_l[0].sigm_inst_o"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 10 snum.txt(684) " "Verilog HDL assignment warning at snum.txt(684): truncated value with size 12 to match size of target (10)" {  } { { "snum.txt" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/snum.txt" 684 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743079575420 "|ff_network|layer:layer_inst_in|sigmoid:loop_l[0].sigm_inst_o"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 10 snum.txt(685) " "Verilog HDL assignment warning at snum.txt(685): truncated value with size 12 to match size of target (10)" {  } { { "snum.txt" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/snum.txt" 685 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743079575420 "|ff_network|layer:layer_inst_in|sigmoid:loop_l[0].sigm_inst_o"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 10 snum.txt(686) " "Verilog HDL assignment warning at snum.txt(686): truncated value with size 12 to match size of target (10)" {  } { { "snum.txt" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/snum.txt" 686 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743079575420 "|ff_network|layer:layer_inst_in|sigmoid:loop_l[0].sigm_inst_o"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 10 snum.txt(687) " "Verilog HDL assignment warning at snum.txt(687): truncated value with size 12 to match size of target (10)" {  } { { "snum.txt" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/snum.txt" 687 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743079575421 "|ff_network|layer:layer_inst_in|sigmoid:loop_l[0].sigm_inst_o"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 10 snum.txt(688) " "Verilog HDL assignment warning at snum.txt(688): truncated value with size 12 to match size of target (10)" {  } { { "snum.txt" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/snum.txt" 688 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743079575421 "|ff_network|layer:layer_inst_in|sigmoid:loop_l[0].sigm_inst_o"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 10 snum.txt(689) " "Verilog HDL assignment warning at snum.txt(689): truncated value with size 12 to match size of target (10)" {  } { { "snum.txt" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/snum.txt" 689 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743079575421 "|ff_network|layer:layer_inst_in|sigmoid:loop_l[0].sigm_inst_o"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 10 snum.txt(690) " "Verilog HDL assignment warning at snum.txt(690): truncated value with size 12 to match size of target (10)" {  } { { "snum.txt" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/snum.txt" 690 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743079575421 "|ff_network|layer:layer_inst_in|sigmoid:loop_l[0].sigm_inst_o"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 10 snum.txt(691) " "Verilog HDL assignment warning at snum.txt(691): truncated value with size 12 to match size of target (10)" {  } { { "snum.txt" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/snum.txt" 691 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743079575421 "|ff_network|layer:layer_inst_in|sigmoid:loop_l[0].sigm_inst_o"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 10 snum.txt(692) " "Verilog HDL assignment warning at snum.txt(692): truncated value with size 12 to match size of target (10)" {  } { { "snum.txt" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/snum.txt" 692 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743079575421 "|ff_network|layer:layer_inst_in|sigmoid:loop_l[0].sigm_inst_o"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 10 snum.txt(693) " "Verilog HDL assignment warning at snum.txt(693): truncated value with size 12 to match size of target (10)" {  } { { "snum.txt" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/snum.txt" 693 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743079575421 "|ff_network|layer:layer_inst_in|sigmoid:loop_l[0].sigm_inst_o"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 10 snum.txt(694) " "Verilog HDL assignment warning at snum.txt(694): truncated value with size 12 to match size of target (10)" {  } { { "snum.txt" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/snum.txt" 694 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743079575421 "|ff_network|layer:layer_inst_in|sigmoid:loop_l[0].sigm_inst_o"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 10 snum.txt(695) " "Verilog HDL assignment warning at snum.txt(695): truncated value with size 12 to match size of target (10)" {  } { { "snum.txt" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/snum.txt" 695 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743079575421 "|ff_network|layer:layer_inst_in|sigmoid:loop_l[0].sigm_inst_o"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 10 snum.txt(696) " "Verilog HDL assignment warning at snum.txt(696): truncated value with size 12 to match size of target (10)" {  } { { "snum.txt" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/snum.txt" 696 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743079575421 "|ff_network|layer:layer_inst_in|sigmoid:loop_l[0].sigm_inst_o"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 10 snum.txt(697) " "Verilog HDL assignment warning at snum.txt(697): truncated value with size 12 to match size of target (10)" {  } { { "snum.txt" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/snum.txt" 697 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743079575421 "|ff_network|layer:layer_inst_in|sigmoid:loop_l[0].sigm_inst_o"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 10 snum.txt(698) " "Verilog HDL assignment warning at snum.txt(698): truncated value with size 12 to match size of target (10)" {  } { { "snum.txt" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/snum.txt" 698 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743079575421 "|ff_network|layer:layer_inst_in|sigmoid:loop_l[0].sigm_inst_o"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 10 snum.txt(699) " "Verilog HDL assignment warning at snum.txt(699): truncated value with size 12 to match size of target (10)" {  } { { "snum.txt" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/snum.txt" 699 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743079575421 "|ff_network|layer:layer_inst_in|sigmoid:loop_l[0].sigm_inst_o"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 10 snum.txt(700) " "Verilog HDL assignment warning at snum.txt(700): truncated value with size 12 to match size of target (10)" {  } { { "snum.txt" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/snum.txt" 700 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743079575421 "|ff_network|layer:layer_inst_in|sigmoid:loop_l[0].sigm_inst_o"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 10 snum.txt(701) " "Verilog HDL assignment warning at snum.txt(701): truncated value with size 12 to match size of target (10)" {  } { { "snum.txt" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/snum.txt" 701 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743079575421 "|ff_network|layer:layer_inst_in|sigmoid:loop_l[0].sigm_inst_o"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 10 snum.txt(702) " "Verilog HDL assignment warning at snum.txt(702): truncated value with size 12 to match size of target (10)" {  } { { "snum.txt" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/snum.txt" 702 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743079575421 "|ff_network|layer:layer_inst_in|sigmoid:loop_l[0].sigm_inst_o"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 10 snum.txt(703) " "Verilog HDL assignment warning at snum.txt(703): truncated value with size 12 to match size of target (10)" {  } { { "snum.txt" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/snum.txt" 703 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743079575421 "|ff_network|layer:layer_inst_in|sigmoid:loop_l[0].sigm_inst_o"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 10 snum.txt(704) " "Verilog HDL assignment warning at snum.txt(704): truncated value with size 12 to match size of target (10)" {  } { { "snum.txt" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/snum.txt" 704 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743079575421 "|ff_network|layer:layer_inst_in|sigmoid:loop_l[0].sigm_inst_o"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 10 snum.txt(705) " "Verilog HDL assignment warning at snum.txt(705): truncated value with size 12 to match size of target (10)" {  } { { "snum.txt" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/snum.txt" 705 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743079575421 "|ff_network|layer:layer_inst_in|sigmoid:loop_l[0].sigm_inst_o"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 10 snum.txt(706) " "Verilog HDL assignment warning at snum.txt(706): truncated value with size 12 to match size of target (10)" {  } { { "snum.txt" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/snum.txt" 706 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743079575421 "|ff_network|layer:layer_inst_in|sigmoid:loop_l[0].sigm_inst_o"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 10 snum.txt(707) " "Verilog HDL assignment warning at snum.txt(707): truncated value with size 12 to match size of target (10)" {  } { { "snum.txt" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/snum.txt" 707 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743079575421 "|ff_network|layer:layer_inst_in|sigmoid:loop_l[0].sigm_inst_o"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 10 snum.txt(708) " "Verilog HDL assignment warning at snum.txt(708): truncated value with size 12 to match size of target (10)" {  } { { "snum.txt" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/snum.txt" 708 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743079575421 "|ff_network|layer:layer_inst_in|sigmoid:loop_l[0].sigm_inst_o"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 10 snum.txt(709) " "Verilog HDL assignment warning at snum.txt(709): truncated value with size 12 to match size of target (10)" {  } { { "snum.txt" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/snum.txt" 709 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743079575421 "|ff_network|layer:layer_inst_in|sigmoid:loop_l[0].sigm_inst_o"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 10 snum.txt(710) " "Verilog HDL assignment warning at snum.txt(710): truncated value with size 12 to match size of target (10)" {  } { { "snum.txt" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/snum.txt" 710 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743079575421 "|ff_network|layer:layer_inst_in|sigmoid:loop_l[0].sigm_inst_o"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 10 snum.txt(711) " "Verilog HDL assignment warning at snum.txt(711): truncated value with size 12 to match size of target (10)" {  } { { "snum.txt" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/snum.txt" 711 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743079575422 "|ff_network|layer:layer_inst_in|sigmoid:loop_l[0].sigm_inst_o"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 10 snum.txt(712) " "Verilog HDL assignment warning at snum.txt(712): truncated value with size 12 to match size of target (10)" {  } { { "snum.txt" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/snum.txt" 712 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743079575422 "|ff_network|layer:layer_inst_in|sigmoid:loop_l[0].sigm_inst_o"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 10 snum.txt(713) " "Verilog HDL assignment warning at snum.txt(713): truncated value with size 12 to match size of target (10)" {  } { { "snum.txt" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/snum.txt" 713 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743079575422 "|ff_network|layer:layer_inst_in|sigmoid:loop_l[0].sigm_inst_o"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 10 snum.txt(714) " "Verilog HDL assignment warning at snum.txt(714): truncated value with size 12 to match size of target (10)" {  } { { "snum.txt" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/snum.txt" 714 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743079575422 "|ff_network|layer:layer_inst_in|sigmoid:loop_l[0].sigm_inst_o"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 10 snum.txt(715) " "Verilog HDL assignment warning at snum.txt(715): truncated value with size 12 to match size of target (10)" {  } { { "snum.txt" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/snum.txt" 715 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743079575422 "|ff_network|layer:layer_inst_in|sigmoid:loop_l[0].sigm_inst_o"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 10 snum.txt(716) " "Verilog HDL assignment warning at snum.txt(716): truncated value with size 12 to match size of target (10)" {  } { { "snum.txt" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/snum.txt" 716 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743079575422 "|ff_network|layer:layer_inst_in|sigmoid:loop_l[0].sigm_inst_o"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 10 snum.txt(717) " "Verilog HDL assignment warning at snum.txt(717): truncated value with size 12 to match size of target (10)" {  } { { "snum.txt" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/snum.txt" 717 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743079575422 "|ff_network|layer:layer_inst_in|sigmoid:loop_l[0].sigm_inst_o"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 10 snum.txt(718) " "Verilog HDL assignment warning at snum.txt(718): truncated value with size 12 to match size of target (10)" {  } { { "snum.txt" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/snum.txt" 718 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743079575422 "|ff_network|layer:layer_inst_in|sigmoid:loop_l[0].sigm_inst_o"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 10 snum.txt(719) " "Verilog HDL assignment warning at snum.txt(719): truncated value with size 12 to match size of target (10)" {  } { { "snum.txt" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/snum.txt" 719 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743079575422 "|ff_network|layer:layer_inst_in|sigmoid:loop_l[0].sigm_inst_o"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 10 snum.txt(720) " "Verilog HDL assignment warning at snum.txt(720): truncated value with size 12 to match size of target (10)" {  } { { "snum.txt" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/snum.txt" 720 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743079575422 "|ff_network|layer:layer_inst_in|sigmoid:loop_l[0].sigm_inst_o"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 10 snum.txt(721) " "Verilog HDL assignment warning at snum.txt(721): truncated value with size 12 to match size of target (10)" {  } { { "snum.txt" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/snum.txt" 721 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743079575422 "|ff_network|layer:layer_inst_in|sigmoid:loop_l[0].sigm_inst_o"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 10 snum.txt(722) " "Verilog HDL assignment warning at snum.txt(722): truncated value with size 12 to match size of target (10)" {  } { { "snum.txt" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/snum.txt" 722 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743079575422 "|ff_network|layer:layer_inst_in|sigmoid:loop_l[0].sigm_inst_o"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 10 snum.txt(723) " "Verilog HDL assignment warning at snum.txt(723): truncated value with size 12 to match size of target (10)" {  } { { "snum.txt" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/snum.txt" 723 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743079575422 "|ff_network|layer:layer_inst_in|sigmoid:loop_l[0].sigm_inst_o"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 10 snum.txt(724) " "Verilog HDL assignment warning at snum.txt(724): truncated value with size 12 to match size of target (10)" {  } { { "snum.txt" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/snum.txt" 724 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743079575422 "|ff_network|layer:layer_inst_in|sigmoid:loop_l[0].sigm_inst_o"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 10 snum.txt(725) " "Verilog HDL assignment warning at snum.txt(725): truncated value with size 12 to match size of target (10)" {  } { { "snum.txt" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/snum.txt" 725 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743079575422 "|ff_network|layer:layer_inst_in|sigmoid:loop_l[0].sigm_inst_o"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 10 snum.txt(726) " "Verilog HDL assignment warning at snum.txt(726): truncated value with size 12 to match size of target (10)" {  } { { "snum.txt" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/snum.txt" 726 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743079575422 "|ff_network|layer:layer_inst_in|sigmoid:loop_l[0].sigm_inst_o"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 10 snum.txt(727) " "Verilog HDL assignment warning at snum.txt(727): truncated value with size 12 to match size of target (10)" {  } { { "snum.txt" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/snum.txt" 727 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743079575422 "|ff_network|layer:layer_inst_in|sigmoid:loop_l[0].sigm_inst_o"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 10 snum.txt(728) " "Verilog HDL assignment warning at snum.txt(728): truncated value with size 12 to match size of target (10)" {  } { { "snum.txt" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/snum.txt" 728 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743079575422 "|ff_network|layer:layer_inst_in|sigmoid:loop_l[0].sigm_inst_o"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 10 snum.txt(729) " "Verilog HDL assignment warning at snum.txt(729): truncated value with size 12 to match size of target (10)" {  } { { "snum.txt" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/snum.txt" 729 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743079575422 "|ff_network|layer:layer_inst_in|sigmoid:loop_l[0].sigm_inst_o"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 10 snum.txt(730) " "Verilog HDL assignment warning at snum.txt(730): truncated value with size 12 to match size of target (10)" {  } { { "snum.txt" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/snum.txt" 730 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743079575422 "|ff_network|layer:layer_inst_in|sigmoid:loop_l[0].sigm_inst_o"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 10 snum.txt(731) " "Verilog HDL assignment warning at snum.txt(731): truncated value with size 12 to match size of target (10)" {  } { { "snum.txt" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/snum.txt" 731 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743079575422 "|ff_network|layer:layer_inst_in|sigmoid:loop_l[0].sigm_inst_o"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 10 snum.txt(732) " "Verilog HDL assignment warning at snum.txt(732): truncated value with size 12 to match size of target (10)" {  } { { "snum.txt" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/snum.txt" 732 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743079575422 "|ff_network|layer:layer_inst_in|sigmoid:loop_l[0].sigm_inst_o"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 10 snum.txt(733) " "Verilog HDL assignment warning at snum.txt(733): truncated value with size 12 to match size of target (10)" {  } { { "snum.txt" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/snum.txt" 733 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743079575422 "|ff_network|layer:layer_inst_in|sigmoid:loop_l[0].sigm_inst_o"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 10 snum.txt(734) " "Verilog HDL assignment warning at snum.txt(734): truncated value with size 12 to match size of target (10)" {  } { { "snum.txt" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/snum.txt" 734 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743079575422 "|ff_network|layer:layer_inst_in|sigmoid:loop_l[0].sigm_inst_o"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 10 snum.txt(735) " "Verilog HDL assignment warning at snum.txt(735): truncated value with size 12 to match size of target (10)" {  } { { "snum.txt" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/snum.txt" 735 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743079575422 "|ff_network|layer:layer_inst_in|sigmoid:loop_l[0].sigm_inst_o"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 10 snum.txt(736) " "Verilog HDL assignment warning at snum.txt(736): truncated value with size 12 to match size of target (10)" {  } { { "snum.txt" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/snum.txt" 736 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743079575422 "|ff_network|layer:layer_inst_in|sigmoid:loop_l[0].sigm_inst_o"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 10 snum.txt(737) " "Verilog HDL assignment warning at snum.txt(737): truncated value with size 12 to match size of target (10)" {  } { { "snum.txt" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/snum.txt" 737 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743079575422 "|ff_network|layer:layer_inst_in|sigmoid:loop_l[0].sigm_inst_o"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 10 snum.txt(738) " "Verilog HDL assignment warning at snum.txt(738): truncated value with size 12 to match size of target (10)" {  } { { "snum.txt" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/snum.txt" 738 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743079575422 "|ff_network|layer:layer_inst_in|sigmoid:loop_l[0].sigm_inst_o"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 10 snum.txt(739) " "Verilog HDL assignment warning at snum.txt(739): truncated value with size 12 to match size of target (10)" {  } { { "snum.txt" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/snum.txt" 739 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743079575423 "|ff_network|layer:layer_inst_in|sigmoid:loop_l[0].sigm_inst_o"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 10 snum.txt(740) " "Verilog HDL assignment warning at snum.txt(740): truncated value with size 12 to match size of target (10)" {  } { { "snum.txt" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/snum.txt" 740 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743079575423 "|ff_network|layer:layer_inst_in|sigmoid:loop_l[0].sigm_inst_o"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 10 snum.txt(741) " "Verilog HDL assignment warning at snum.txt(741): truncated value with size 12 to match size of target (10)" {  } { { "snum.txt" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/snum.txt" 741 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743079575423 "|ff_network|layer:layer_inst_in|sigmoid:loop_l[0].sigm_inst_o"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 10 snum.txt(742) " "Verilog HDL assignment warning at snum.txt(742): truncated value with size 12 to match size of target (10)" {  } { { "snum.txt" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/snum.txt" 742 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743079575423 "|ff_network|layer:layer_inst_in|sigmoid:loop_l[0].sigm_inst_o"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 10 snum.txt(743) " "Verilog HDL assignment warning at snum.txt(743): truncated value with size 12 to match size of target (10)" {  } { { "snum.txt" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/snum.txt" 743 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743079575423 "|ff_network|layer:layer_inst_in|sigmoid:loop_l[0].sigm_inst_o"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 10 snum.txt(744) " "Verilog HDL assignment warning at snum.txt(744): truncated value with size 12 to match size of target (10)" {  } { { "snum.txt" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/snum.txt" 744 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743079575423 "|ff_network|layer:layer_inst_in|sigmoid:loop_l[0].sigm_inst_o"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 10 snum.txt(745) " "Verilog HDL assignment warning at snum.txt(745): truncated value with size 12 to match size of target (10)" {  } { { "snum.txt" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/snum.txt" 745 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743079575423 "|ff_network|layer:layer_inst_in|sigmoid:loop_l[0].sigm_inst_o"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 10 snum.txt(746) " "Verilog HDL assignment warning at snum.txt(746): truncated value with size 12 to match size of target (10)" {  } { { "snum.txt" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/snum.txt" 746 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743079575423 "|ff_network|layer:layer_inst_in|sigmoid:loop_l[0].sigm_inst_o"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 10 snum.txt(747) " "Verilog HDL assignment warning at snum.txt(747): truncated value with size 12 to match size of target (10)" {  } { { "snum.txt" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/snum.txt" 747 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743079575423 "|ff_network|layer:layer_inst_in|sigmoid:loop_l[0].sigm_inst_o"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 10 snum.txt(748) " "Verilog HDL assignment warning at snum.txt(748): truncated value with size 12 to match size of target (10)" {  } { { "snum.txt" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/snum.txt" 748 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743079575423 "|ff_network|layer:layer_inst_in|sigmoid:loop_l[0].sigm_inst_o"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 10 snum.txt(749) " "Verilog HDL assignment warning at snum.txt(749): truncated value with size 12 to match size of target (10)" {  } { { "snum.txt" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/snum.txt" 749 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743079575423 "|ff_network|layer:layer_inst_in|sigmoid:loop_l[0].sigm_inst_o"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 10 snum.txt(750) " "Verilog HDL assignment warning at snum.txt(750): truncated value with size 12 to match size of target (10)" {  } { { "snum.txt" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/snum.txt" 750 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743079575423 "|ff_network|layer:layer_inst_in|sigmoid:loop_l[0].sigm_inst_o"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 10 snum.txt(751) " "Verilog HDL assignment warning at snum.txt(751): truncated value with size 12 to match size of target (10)" {  } { { "snum.txt" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/snum.txt" 751 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743079575423 "|ff_network|layer:layer_inst_in|sigmoid:loop_l[0].sigm_inst_o"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 10 snum.txt(752) " "Verilog HDL assignment warning at snum.txt(752): truncated value with size 12 to match size of target (10)" {  } { { "snum.txt" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/snum.txt" 752 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743079575423 "|ff_network|layer:layer_inst_in|sigmoid:loop_l[0].sigm_inst_o"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 10 snum.txt(753) " "Verilog HDL assignment warning at snum.txt(753): truncated value with size 12 to match size of target (10)" {  } { { "snum.txt" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/snum.txt" 753 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743079575423 "|ff_network|layer:layer_inst_in|sigmoid:loop_l[0].sigm_inst_o"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 10 snum.txt(754) " "Verilog HDL assignment warning at snum.txt(754): truncated value with size 12 to match size of target (10)" {  } { { "snum.txt" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/snum.txt" 754 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743079575423 "|ff_network|layer:layer_inst_in|sigmoid:loop_l[0].sigm_inst_o"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 10 snum.txt(755) " "Verilog HDL assignment warning at snum.txt(755): truncated value with size 12 to match size of target (10)" {  } { { "snum.txt" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/snum.txt" 755 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743079575423 "|ff_network|layer:layer_inst_in|sigmoid:loop_l[0].sigm_inst_o"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 10 snum.txt(756) " "Verilog HDL assignment warning at snum.txt(756): truncated value with size 12 to match size of target (10)" {  } { { "snum.txt" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/snum.txt" 756 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743079575423 "|ff_network|layer:layer_inst_in|sigmoid:loop_l[0].sigm_inst_o"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 10 snum.txt(757) " "Verilog HDL assignment warning at snum.txt(757): truncated value with size 12 to match size of target (10)" {  } { { "snum.txt" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/snum.txt" 757 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743079575423 "|ff_network|layer:layer_inst_in|sigmoid:loop_l[0].sigm_inst_o"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 10 snum.txt(758) " "Verilog HDL assignment warning at snum.txt(758): truncated value with size 12 to match size of target (10)" {  } { { "snum.txt" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/snum.txt" 758 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743079575423 "|ff_network|layer:layer_inst_in|sigmoid:loop_l[0].sigm_inst_o"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 10 snum.txt(759) " "Verilog HDL assignment warning at snum.txt(759): truncated value with size 12 to match size of target (10)" {  } { { "snum.txt" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/snum.txt" 759 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743079575423 "|ff_network|layer:layer_inst_in|sigmoid:loop_l[0].sigm_inst_o"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 10 snum.txt(760) " "Verilog HDL assignment warning at snum.txt(760): truncated value with size 12 to match size of target (10)" {  } { { "snum.txt" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/snum.txt" 760 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743079575423 "|ff_network|layer:layer_inst_in|sigmoid:loop_l[0].sigm_inst_o"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 10 snum.txt(761) " "Verilog HDL assignment warning at snum.txt(761): truncated value with size 12 to match size of target (10)" {  } { { "snum.txt" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/snum.txt" 761 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743079575423 "|ff_network|layer:layer_inst_in|sigmoid:loop_l[0].sigm_inst_o"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 10 snum.txt(762) " "Verilog HDL assignment warning at snum.txt(762): truncated value with size 12 to match size of target (10)" {  } { { "snum.txt" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/snum.txt" 762 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743079575423 "|ff_network|layer:layer_inst_in|sigmoid:loop_l[0].sigm_inst_o"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 10 snum.txt(763) " "Verilog HDL assignment warning at snum.txt(763): truncated value with size 12 to match size of target (10)" {  } { { "snum.txt" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/snum.txt" 763 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743079575423 "|ff_network|layer:layer_inst_in|sigmoid:loop_l[0].sigm_inst_o"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 10 snum.txt(764) " "Verilog HDL assignment warning at snum.txt(764): truncated value with size 12 to match size of target (10)" {  } { { "snum.txt" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/snum.txt" 764 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743079575423 "|ff_network|layer:layer_inst_in|sigmoid:loop_l[0].sigm_inst_o"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 10 snum.txt(765) " "Verilog HDL assignment warning at snum.txt(765): truncated value with size 12 to match size of target (10)" {  } { { "snum.txt" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/snum.txt" 765 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743079575423 "|ff_network|layer:layer_inst_in|sigmoid:loop_l[0].sigm_inst_o"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 10 snum.txt(766) " "Verilog HDL assignment warning at snum.txt(766): truncated value with size 12 to match size of target (10)" {  } { { "snum.txt" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/snum.txt" 766 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743079575424 "|ff_network|layer:layer_inst_in|sigmoid:loop_l[0].sigm_inst_o"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 10 snum.txt(767) " "Verilog HDL assignment warning at snum.txt(767): truncated value with size 12 to match size of target (10)" {  } { { "snum.txt" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/snum.txt" 767 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743079575424 "|ff_network|layer:layer_inst_in|sigmoid:loop_l[0].sigm_inst_o"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 10 snum.txt(768) " "Verilog HDL assignment warning at snum.txt(768): truncated value with size 12 to match size of target (10)" {  } { { "snum.txt" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/snum.txt" 768 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743079575424 "|ff_network|layer:layer_inst_in|sigmoid:loop_l[0].sigm_inst_o"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 10 snum.txt(769) " "Verilog HDL assignment warning at snum.txt(769): truncated value with size 12 to match size of target (10)" {  } { { "snum.txt" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/snum.txt" 769 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743079575424 "|ff_network|layer:layer_inst_in|sigmoid:loop_l[0].sigm_inst_o"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 10 snum.txt(770) " "Verilog HDL assignment warning at snum.txt(770): truncated value with size 12 to match size of target (10)" {  } { { "snum.txt" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/snum.txt" 770 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743079575424 "|ff_network|layer:layer_inst_in|sigmoid:loop_l[0].sigm_inst_o"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 10 snum.txt(771) " "Verilog HDL assignment warning at snum.txt(771): truncated value with size 12 to match size of target (10)" {  } { { "snum.txt" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/snum.txt" 771 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743079575424 "|ff_network|layer:layer_inst_in|sigmoid:loop_l[0].sigm_inst_o"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 10 snum.txt(772) " "Verilog HDL assignment warning at snum.txt(772): truncated value with size 12 to match size of target (10)" {  } { { "snum.txt" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/snum.txt" 772 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743079575424 "|ff_network|layer:layer_inst_in|sigmoid:loop_l[0].sigm_inst_o"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 10 snum.txt(773) " "Verilog HDL assignment warning at snum.txt(773): truncated value with size 12 to match size of target (10)" {  } { { "snum.txt" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/snum.txt" 773 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743079575424 "|ff_network|layer:layer_inst_in|sigmoid:loop_l[0].sigm_inst_o"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 10 snum.txt(774) " "Verilog HDL assignment warning at snum.txt(774): truncated value with size 12 to match size of target (10)" {  } { { "snum.txt" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/snum.txt" 774 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743079575424 "|ff_network|layer:layer_inst_in|sigmoid:loop_l[0].sigm_inst_o"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 10 snum.txt(775) " "Verilog HDL assignment warning at snum.txt(775): truncated value with size 12 to match size of target (10)" {  } { { "snum.txt" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/snum.txt" 775 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743079575424 "|ff_network|layer:layer_inst_in|sigmoid:loop_l[0].sigm_inst_o"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 10 snum.txt(776) " "Verilog HDL assignment warning at snum.txt(776): truncated value with size 12 to match size of target (10)" {  } { { "snum.txt" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/snum.txt" 776 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743079575424 "|ff_network|layer:layer_inst_in|sigmoid:loop_l[0].sigm_inst_o"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 10 snum.txt(777) " "Verilog HDL assignment warning at snum.txt(777): truncated value with size 12 to match size of target (10)" {  } { { "snum.txt" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/snum.txt" 777 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743079575424 "|ff_network|layer:layer_inst_in|sigmoid:loop_l[0].sigm_inst_o"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 10 snum.txt(778) " "Verilog HDL assignment warning at snum.txt(778): truncated value with size 12 to match size of target (10)" {  } { { "snum.txt" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/snum.txt" 778 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743079575424 "|ff_network|layer:layer_inst_in|sigmoid:loop_l[0].sigm_inst_o"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 10 snum.txt(779) " "Verilog HDL assignment warning at snum.txt(779): truncated value with size 12 to match size of target (10)" {  } { { "snum.txt" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/snum.txt" 779 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743079575424 "|ff_network|layer:layer_inst_in|sigmoid:loop_l[0].sigm_inst_o"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 10 snum.txt(780) " "Verilog HDL assignment warning at snum.txt(780): truncated value with size 12 to match size of target (10)" {  } { { "snum.txt" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/snum.txt" 780 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743079575424 "|ff_network|layer:layer_inst_in|sigmoid:loop_l[0].sigm_inst_o"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 10 snum.txt(781) " "Verilog HDL assignment warning at snum.txt(781): truncated value with size 12 to match size of target (10)" {  } { { "snum.txt" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/snum.txt" 781 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743079575424 "|ff_network|layer:layer_inst_in|sigmoid:loop_l[0].sigm_inst_o"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 10 snum.txt(782) " "Verilog HDL assignment warning at snum.txt(782): truncated value with size 12 to match size of target (10)" {  } { { "snum.txt" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/snum.txt" 782 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743079575424 "|ff_network|layer:layer_inst_in|sigmoid:loop_l[0].sigm_inst_o"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 10 snum.txt(783) " "Verilog HDL assignment warning at snum.txt(783): truncated value with size 12 to match size of target (10)" {  } { { "snum.txt" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/snum.txt" 783 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743079575424 "|ff_network|layer:layer_inst_in|sigmoid:loop_l[0].sigm_inst_o"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 10 snum.txt(784) " "Verilog HDL assignment warning at snum.txt(784): truncated value with size 12 to match size of target (10)" {  } { { "snum.txt" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/snum.txt" 784 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743079575424 "|ff_network|layer:layer_inst_in|sigmoid:loop_l[0].sigm_inst_o"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 10 snum.txt(785) " "Verilog HDL assignment warning at snum.txt(785): truncated value with size 12 to match size of target (10)" {  } { { "snum.txt" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/snum.txt" 785 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743079575424 "|ff_network|layer:layer_inst_in|sigmoid:loop_l[0].sigm_inst_o"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 10 snum.txt(786) " "Verilog HDL assignment warning at snum.txt(786): truncated value with size 12 to match size of target (10)" {  } { { "snum.txt" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/snum.txt" 786 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743079575424 "|ff_network|layer:layer_inst_in|sigmoid:loop_l[0].sigm_inst_o"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 10 snum.txt(787) " "Verilog HDL assignment warning at snum.txt(787): truncated value with size 12 to match size of target (10)" {  } { { "snum.txt" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/snum.txt" 787 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743079575424 "|ff_network|layer:layer_inst_in|sigmoid:loop_l[0].sigm_inst_o"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 10 snum.txt(788) " "Verilog HDL assignment warning at snum.txt(788): truncated value with size 12 to match size of target (10)" {  } { { "snum.txt" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/snum.txt" 788 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743079575424 "|ff_network|layer:layer_inst_in|sigmoid:loop_l[0].sigm_inst_o"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 10 snum.txt(789) " "Verilog HDL assignment warning at snum.txt(789): truncated value with size 12 to match size of target (10)" {  } { { "snum.txt" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/snum.txt" 789 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743079575424 "|ff_network|layer:layer_inst_in|sigmoid:loop_l[0].sigm_inst_o"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 10 snum.txt(790) " "Verilog HDL assignment warning at snum.txt(790): truncated value with size 12 to match size of target (10)" {  } { { "snum.txt" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/snum.txt" 790 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743079575424 "|ff_network|layer:layer_inst_in|sigmoid:loop_l[0].sigm_inst_o"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 10 snum.txt(791) " "Verilog HDL assignment warning at snum.txt(791): truncated value with size 12 to match size of target (10)" {  } { { "snum.txt" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/snum.txt" 791 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743079575424 "|ff_network|layer:layer_inst_in|sigmoid:loop_l[0].sigm_inst_o"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 10 snum.txt(792) " "Verilog HDL assignment warning at snum.txt(792): truncated value with size 12 to match size of target (10)" {  } { { "snum.txt" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/snum.txt" 792 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743079575424 "|ff_network|layer:layer_inst_in|sigmoid:loop_l[0].sigm_inst_o"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 10 snum.txt(793) " "Verilog HDL assignment warning at snum.txt(793): truncated value with size 12 to match size of target (10)" {  } { { "snum.txt" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/snum.txt" 793 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743079575424 "|ff_network|layer:layer_inst_in|sigmoid:loop_l[0].sigm_inst_o"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 10 snum.txt(794) " "Verilog HDL assignment warning at snum.txt(794): truncated value with size 12 to match size of target (10)" {  } { { "snum.txt" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/snum.txt" 794 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743079575425 "|ff_network|layer:layer_inst_in|sigmoid:loop_l[0].sigm_inst_o"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 10 snum.txt(795) " "Verilog HDL assignment warning at snum.txt(795): truncated value with size 12 to match size of target (10)" {  } { { "snum.txt" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/snum.txt" 795 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743079575425 "|ff_network|layer:layer_inst_in|sigmoid:loop_l[0].sigm_inst_o"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 10 snum.txt(796) " "Verilog HDL assignment warning at snum.txt(796): truncated value with size 12 to match size of target (10)" {  } { { "snum.txt" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/snum.txt" 796 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743079575425 "|ff_network|layer:layer_inst_in|sigmoid:loop_l[0].sigm_inst_o"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 10 snum.txt(797) " "Verilog HDL assignment warning at snum.txt(797): truncated value with size 12 to match size of target (10)" {  } { { "snum.txt" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/snum.txt" 797 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743079575425 "|ff_network|layer:layer_inst_in|sigmoid:loop_l[0].sigm_inst_o"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 10 snum.txt(798) " "Verilog HDL assignment warning at snum.txt(798): truncated value with size 12 to match size of target (10)" {  } { { "snum.txt" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/snum.txt" 798 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743079575425 "|ff_network|layer:layer_inst_in|sigmoid:loop_l[0].sigm_inst_o"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 10 snum.txt(799) " "Verilog HDL assignment warning at snum.txt(799): truncated value with size 12 to match size of target (10)" {  } { { "snum.txt" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/snum.txt" 799 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743079575425 "|ff_network|layer:layer_inst_in|sigmoid:loop_l[0].sigm_inst_o"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 10 snum.txt(800) " "Verilog HDL assignment warning at snum.txt(800): truncated value with size 12 to match size of target (10)" {  } { { "snum.txt" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/snum.txt" 800 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743079575425 "|ff_network|layer:layer_inst_in|sigmoid:loop_l[0].sigm_inst_o"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 10 snum.txt(801) " "Verilog HDL assignment warning at snum.txt(801): truncated value with size 12 to match size of target (10)" {  } { { "snum.txt" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/snum.txt" 801 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743079575425 "|ff_network|layer:layer_inst_in|sigmoid:loop_l[0].sigm_inst_o"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 10 snum.txt(802) " "Verilog HDL assignment warning at snum.txt(802): truncated value with size 12 to match size of target (10)" {  } { { "snum.txt" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/snum.txt" 802 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743079575425 "|ff_network|layer:layer_inst_in|sigmoid:loop_l[0].sigm_inst_o"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 10 snum.txt(803) " "Verilog HDL assignment warning at snum.txt(803): truncated value with size 12 to match size of target (10)" {  } { { "snum.txt" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/snum.txt" 803 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743079575425 "|ff_network|layer:layer_inst_in|sigmoid:loop_l[0].sigm_inst_o"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 10 snum.txt(804) " "Verilog HDL assignment warning at snum.txt(804): truncated value with size 12 to match size of target (10)" {  } { { "snum.txt" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/snum.txt" 804 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743079575425 "|ff_network|layer:layer_inst_in|sigmoid:loop_l[0].sigm_inst_o"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 10 snum.txt(805) " "Verilog HDL assignment warning at snum.txt(805): truncated value with size 12 to match size of target (10)" {  } { { "snum.txt" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/snum.txt" 805 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743079575425 "|ff_network|layer:layer_inst_in|sigmoid:loop_l[0].sigm_inst_o"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 10 snum.txt(806) " "Verilog HDL assignment warning at snum.txt(806): truncated value with size 12 to match size of target (10)" {  } { { "snum.txt" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/snum.txt" 806 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743079575425 "|ff_network|layer:layer_inst_in|sigmoid:loop_l[0].sigm_inst_o"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 10 snum.txt(807) " "Verilog HDL assignment warning at snum.txt(807): truncated value with size 12 to match size of target (10)" {  } { { "snum.txt" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/snum.txt" 807 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743079575425 "|ff_network|layer:layer_inst_in|sigmoid:loop_l[0].sigm_inst_o"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 10 snum.txt(808) " "Verilog HDL assignment warning at snum.txt(808): truncated value with size 12 to match size of target (10)" {  } { { "snum.txt" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/snum.txt" 808 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743079575425 "|ff_network|layer:layer_inst_in|sigmoid:loop_l[0].sigm_inst_o"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 10 snum.txt(809) " "Verilog HDL assignment warning at snum.txt(809): truncated value with size 12 to match size of target (10)" {  } { { "snum.txt" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/snum.txt" 809 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743079575425 "|ff_network|layer:layer_inst_in|sigmoid:loop_l[0].sigm_inst_o"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 10 snum.txt(810) " "Verilog HDL assignment warning at snum.txt(810): truncated value with size 12 to match size of target (10)" {  } { { "snum.txt" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/snum.txt" 810 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743079575425 "|ff_network|layer:layer_inst_in|sigmoid:loop_l[0].sigm_inst_o"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 10 snum.txt(811) " "Verilog HDL assignment warning at snum.txt(811): truncated value with size 12 to match size of target (10)" {  } { { "snum.txt" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/snum.txt" 811 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743079575425 "|ff_network|layer:layer_inst_in|sigmoid:loop_l[0].sigm_inst_o"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 10 snum.txt(812) " "Verilog HDL assignment warning at snum.txt(812): truncated value with size 12 to match size of target (10)" {  } { { "snum.txt" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/snum.txt" 812 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743079575425 "|ff_network|layer:layer_inst_in|sigmoid:loop_l[0].sigm_inst_o"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 10 snum.txt(813) " "Verilog HDL assignment warning at snum.txt(813): truncated value with size 12 to match size of target (10)" {  } { { "snum.txt" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/snum.txt" 813 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743079575425 "|ff_network|layer:layer_inst_in|sigmoid:loop_l[0].sigm_inst_o"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 10 snum.txt(814) " "Verilog HDL assignment warning at snum.txt(814): truncated value with size 12 to match size of target (10)" {  } { { "snum.txt" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/snum.txt" 814 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743079575425 "|ff_network|layer:layer_inst_in|sigmoid:loop_l[0].sigm_inst_o"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 10 snum.txt(815) " "Verilog HDL assignment warning at snum.txt(815): truncated value with size 12 to match size of target (10)" {  } { { "snum.txt" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/snum.txt" 815 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743079575425 "|ff_network|layer:layer_inst_in|sigmoid:loop_l[0].sigm_inst_o"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 10 snum.txt(816) " "Verilog HDL assignment warning at snum.txt(816): truncated value with size 12 to match size of target (10)" {  } { { "snum.txt" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/snum.txt" 816 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743079575425 "|ff_network|layer:layer_inst_in|sigmoid:loop_l[0].sigm_inst_o"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 10 snum.txt(817) " "Verilog HDL assignment warning at snum.txt(817): truncated value with size 12 to match size of target (10)" {  } { { "snum.txt" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/snum.txt" 817 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743079575425 "|ff_network|layer:layer_inst_in|sigmoid:loop_l[0].sigm_inst_o"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 10 snum.txt(818) " "Verilog HDL assignment warning at snum.txt(818): truncated value with size 12 to match size of target (10)" {  } { { "snum.txt" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/snum.txt" 818 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743079575425 "|ff_network|layer:layer_inst_in|sigmoid:loop_l[0].sigm_inst_o"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 10 snum.txt(819) " "Verilog HDL assignment warning at snum.txt(819): truncated value with size 12 to match size of target (10)" {  } { { "snum.txt" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/snum.txt" 819 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743079575425 "|ff_network|layer:layer_inst_in|sigmoid:loop_l[0].sigm_inst_o"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 10 snum.txt(820) " "Verilog HDL assignment warning at snum.txt(820): truncated value with size 12 to match size of target (10)" {  } { { "snum.txt" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/snum.txt" 820 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743079575425 "|ff_network|layer:layer_inst_in|sigmoid:loop_l[0].sigm_inst_o"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 10 snum.txt(821) " "Verilog HDL assignment warning at snum.txt(821): truncated value with size 12 to match size of target (10)" {  } { { "snum.txt" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/snum.txt" 821 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743079575426 "|ff_network|layer:layer_inst_in|sigmoid:loop_l[0].sigm_inst_o"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 10 snum.txt(822) " "Verilog HDL assignment warning at snum.txt(822): truncated value with size 12 to match size of target (10)" {  } { { "snum.txt" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/snum.txt" 822 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743079575426 "|ff_network|layer:layer_inst_in|sigmoid:loop_l[0].sigm_inst_o"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 10 snum.txt(823) " "Verilog HDL assignment warning at snum.txt(823): truncated value with size 12 to match size of target (10)" {  } { { "snum.txt" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/snum.txt" 823 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743079575426 "|ff_network|layer:layer_inst_in|sigmoid:loop_l[0].sigm_inst_o"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 10 snum.txt(824) " "Verilog HDL assignment warning at snum.txt(824): truncated value with size 12 to match size of target (10)" {  } { { "snum.txt" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/snum.txt" 824 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743079575426 "|ff_network|layer:layer_inst_in|sigmoid:loop_l[0].sigm_inst_o"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 10 snum.txt(825) " "Verilog HDL assignment warning at snum.txt(825): truncated value with size 12 to match size of target (10)" {  } { { "snum.txt" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/snum.txt" 825 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743079575426 "|ff_network|layer:layer_inst_in|sigmoid:loop_l[0].sigm_inst_o"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 10 snum.txt(826) " "Verilog HDL assignment warning at snum.txt(826): truncated value with size 12 to match size of target (10)" {  } { { "snum.txt" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/snum.txt" 826 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743079575426 "|ff_network|layer:layer_inst_in|sigmoid:loop_l[0].sigm_inst_o"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 10 snum.txt(827) " "Verilog HDL assignment warning at snum.txt(827): truncated value with size 12 to match size of target (10)" {  } { { "snum.txt" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/snum.txt" 827 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743079575426 "|ff_network|layer:layer_inst_in|sigmoid:loop_l[0].sigm_inst_o"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 10 snum.txt(828) " "Verilog HDL assignment warning at snum.txt(828): truncated value with size 12 to match size of target (10)" {  } { { "snum.txt" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/snum.txt" 828 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743079575426 "|ff_network|layer:layer_inst_in|sigmoid:loop_l[0].sigm_inst_o"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 10 snum.txt(829) " "Verilog HDL assignment warning at snum.txt(829): truncated value with size 12 to match size of target (10)" {  } { { "snum.txt" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/snum.txt" 829 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743079575426 "|ff_network|layer:layer_inst_in|sigmoid:loop_l[0].sigm_inst_o"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 10 snum.txt(830) " "Verilog HDL assignment warning at snum.txt(830): truncated value with size 12 to match size of target (10)" {  } { { "snum.txt" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/snum.txt" 830 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743079575426 "|ff_network|layer:layer_inst_in|sigmoid:loop_l[0].sigm_inst_o"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 10 snum.txt(831) " "Verilog HDL assignment warning at snum.txt(831): truncated value with size 12 to match size of target (10)" {  } { { "snum.txt" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/snum.txt" 831 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743079575426 "|ff_network|layer:layer_inst_in|sigmoid:loop_l[0].sigm_inst_o"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 10 snum.txt(832) " "Verilog HDL assignment warning at snum.txt(832): truncated value with size 12 to match size of target (10)" {  } { { "snum.txt" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/snum.txt" 832 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743079575426 "|ff_network|layer:layer_inst_in|sigmoid:loop_l[0].sigm_inst_o"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 10 snum.txt(833) " "Verilog HDL assignment warning at snum.txt(833): truncated value with size 12 to match size of target (10)" {  } { { "snum.txt" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/snum.txt" 833 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743079575426 "|ff_network|layer:layer_inst_in|sigmoid:loop_l[0].sigm_inst_o"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 10 snum.txt(834) " "Verilog HDL assignment warning at snum.txt(834): truncated value with size 12 to match size of target (10)" {  } { { "snum.txt" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/snum.txt" 834 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743079575426 "|ff_network|layer:layer_inst_in|sigmoid:loop_l[0].sigm_inst_o"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 10 snum.txt(835) " "Verilog HDL assignment warning at snum.txt(835): truncated value with size 12 to match size of target (10)" {  } { { "snum.txt" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/snum.txt" 835 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743079575426 "|ff_network|layer:layer_inst_in|sigmoid:loop_l[0].sigm_inst_o"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 10 snum.txt(836) " "Verilog HDL assignment warning at snum.txt(836): truncated value with size 12 to match size of target (10)" {  } { { "snum.txt" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/snum.txt" 836 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743079575426 "|ff_network|layer:layer_inst_in|sigmoid:loop_l[0].sigm_inst_o"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 10 snum.txt(837) " "Verilog HDL assignment warning at snum.txt(837): truncated value with size 12 to match size of target (10)" {  } { { "snum.txt" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/snum.txt" 837 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743079575426 "|ff_network|layer:layer_inst_in|sigmoid:loop_l[0].sigm_inst_o"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 10 snum.txt(838) " "Verilog HDL assignment warning at snum.txt(838): truncated value with size 12 to match size of target (10)" {  } { { "snum.txt" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/snum.txt" 838 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743079575426 "|ff_network|layer:layer_inst_in|sigmoid:loop_l[0].sigm_inst_o"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 10 snum.txt(839) " "Verilog HDL assignment warning at snum.txt(839): truncated value with size 12 to match size of target (10)" {  } { { "snum.txt" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/snum.txt" 839 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743079575426 "|ff_network|layer:layer_inst_in|sigmoid:loop_l[0].sigm_inst_o"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 10 snum.txt(840) " "Verilog HDL assignment warning at snum.txt(840): truncated value with size 12 to match size of target (10)" {  } { { "snum.txt" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/snum.txt" 840 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743079575426 "|ff_network|layer:layer_inst_in|sigmoid:loop_l[0].sigm_inst_o"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 10 snum.txt(841) " "Verilog HDL assignment warning at snum.txt(841): truncated value with size 12 to match size of target (10)" {  } { { "snum.txt" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/snum.txt" 841 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743079575426 "|ff_network|layer:layer_inst_in|sigmoid:loop_l[0].sigm_inst_o"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 10 snum.txt(842) " "Verilog HDL assignment warning at snum.txt(842): truncated value with size 12 to match size of target (10)" {  } { { "snum.txt" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/snum.txt" 842 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743079575426 "|ff_network|layer:layer_inst_in|sigmoid:loop_l[0].sigm_inst_o"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 10 snum.txt(843) " "Verilog HDL assignment warning at snum.txt(843): truncated value with size 12 to match size of target (10)" {  } { { "snum.txt" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/snum.txt" 843 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743079575426 "|ff_network|layer:layer_inst_in|sigmoid:loop_l[0].sigm_inst_o"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 10 snum.txt(844) " "Verilog HDL assignment warning at snum.txt(844): truncated value with size 12 to match size of target (10)" {  } { { "snum.txt" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/snum.txt" 844 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743079575426 "|ff_network|layer:layer_inst_in|sigmoid:loop_l[0].sigm_inst_o"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 10 snum.txt(845) " "Verilog HDL assignment warning at snum.txt(845): truncated value with size 12 to match size of target (10)" {  } { { "snum.txt" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/snum.txt" 845 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743079575426 "|ff_network|layer:layer_inst_in|sigmoid:loop_l[0].sigm_inst_o"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 10 snum.txt(846) " "Verilog HDL assignment warning at snum.txt(846): truncated value with size 12 to match size of target (10)" {  } { { "snum.txt" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/snum.txt" 846 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743079575426 "|ff_network|layer:layer_inst_in|sigmoid:loop_l[0].sigm_inst_o"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 10 snum.txt(847) " "Verilog HDL assignment warning at snum.txt(847): truncated value with size 12 to match size of target (10)" {  } { { "snum.txt" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/snum.txt" 847 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743079575426 "|ff_network|layer:layer_inst_in|sigmoid:loop_l[0].sigm_inst_o"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 10 snum.txt(848) " "Verilog HDL assignment warning at snum.txt(848): truncated value with size 12 to match size of target (10)" {  } { { "snum.txt" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/snum.txt" 848 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743079575426 "|ff_network|layer:layer_inst_in|sigmoid:loop_l[0].sigm_inst_o"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 10 snum.txt(849) " "Verilog HDL assignment warning at snum.txt(849): truncated value with size 12 to match size of target (10)" {  } { { "snum.txt" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/snum.txt" 849 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743079575426 "|ff_network|layer:layer_inst_in|sigmoid:loop_l[0].sigm_inst_o"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 10 snum.txt(850) " "Verilog HDL assignment warning at snum.txt(850): truncated value with size 12 to match size of target (10)" {  } { { "snum.txt" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/snum.txt" 850 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743079575427 "|ff_network|layer:layer_inst_in|sigmoid:loop_l[0].sigm_inst_o"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 10 snum.txt(851) " "Verilog HDL assignment warning at snum.txt(851): truncated value with size 12 to match size of target (10)" {  } { { "snum.txt" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/snum.txt" 851 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743079575427 "|ff_network|layer:layer_inst_in|sigmoid:loop_l[0].sigm_inst_o"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 10 snum.txt(852) " "Verilog HDL assignment warning at snum.txt(852): truncated value with size 12 to match size of target (10)" {  } { { "snum.txt" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/snum.txt" 852 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743079575427 "|ff_network|layer:layer_inst_in|sigmoid:loop_l[0].sigm_inst_o"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 10 snum.txt(853) " "Verilog HDL assignment warning at snum.txt(853): truncated value with size 12 to match size of target (10)" {  } { { "snum.txt" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/snum.txt" 853 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743079575427 "|ff_network|layer:layer_inst_in|sigmoid:loop_l[0].sigm_inst_o"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 10 snum.txt(854) " "Verilog HDL assignment warning at snum.txt(854): truncated value with size 12 to match size of target (10)" {  } { { "snum.txt" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/snum.txt" 854 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743079575427 "|ff_network|layer:layer_inst_in|sigmoid:loop_l[0].sigm_inst_o"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 10 snum.txt(855) " "Verilog HDL assignment warning at snum.txt(855): truncated value with size 12 to match size of target (10)" {  } { { "snum.txt" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/snum.txt" 855 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743079575427 "|ff_network|layer:layer_inst_in|sigmoid:loop_l[0].sigm_inst_o"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 10 snum.txt(856) " "Verilog HDL assignment warning at snum.txt(856): truncated value with size 12 to match size of target (10)" {  } { { "snum.txt" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/snum.txt" 856 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743079575427 "|ff_network|layer:layer_inst_in|sigmoid:loop_l[0].sigm_inst_o"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 10 snum.txt(857) " "Verilog HDL assignment warning at snum.txt(857): truncated value with size 12 to match size of target (10)" {  } { { "snum.txt" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/snum.txt" 857 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743079575427 "|ff_network|layer:layer_inst_in|sigmoid:loop_l[0].sigm_inst_o"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 10 snum.txt(858) " "Verilog HDL assignment warning at snum.txt(858): truncated value with size 12 to match size of target (10)" {  } { { "snum.txt" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/snum.txt" 858 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743079575427 "|ff_network|layer:layer_inst_in|sigmoid:loop_l[0].sigm_inst_o"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 10 snum.txt(859) " "Verilog HDL assignment warning at snum.txt(859): truncated value with size 12 to match size of target (10)" {  } { { "snum.txt" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/snum.txt" 859 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743079575427 "|ff_network|layer:layer_inst_in|sigmoid:loop_l[0].sigm_inst_o"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 10 snum.txt(860) " "Verilog HDL assignment warning at snum.txt(860): truncated value with size 12 to match size of target (10)" {  } { { "snum.txt" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/snum.txt" 860 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743079575427 "|ff_network|layer:layer_inst_in|sigmoid:loop_l[0].sigm_inst_o"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 10 snum.txt(861) " "Verilog HDL assignment warning at snum.txt(861): truncated value with size 12 to match size of target (10)" {  } { { "snum.txt" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/snum.txt" 861 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743079575427 "|ff_network|layer:layer_inst_in|sigmoid:loop_l[0].sigm_inst_o"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 10 snum.txt(862) " "Verilog HDL assignment warning at snum.txt(862): truncated value with size 12 to match size of target (10)" {  } { { "snum.txt" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/snum.txt" 862 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743079575427 "|ff_network|layer:layer_inst_in|sigmoid:loop_l[0].sigm_inst_o"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 10 snum.txt(863) " "Verilog HDL assignment warning at snum.txt(863): truncated value with size 12 to match size of target (10)" {  } { { "snum.txt" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/snum.txt" 863 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743079575427 "|ff_network|layer:layer_inst_in|sigmoid:loop_l[0].sigm_inst_o"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 10 snum.txt(864) " "Verilog HDL assignment warning at snum.txt(864): truncated value with size 12 to match size of target (10)" {  } { { "snum.txt" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/snum.txt" 864 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743079575427 "|ff_network|layer:layer_inst_in|sigmoid:loop_l[0].sigm_inst_o"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 10 snum.txt(865) " "Verilog HDL assignment warning at snum.txt(865): truncated value with size 12 to match size of target (10)" {  } { { "snum.txt" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/snum.txt" 865 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743079575427 "|ff_network|layer:layer_inst_in|sigmoid:loop_l[0].sigm_inst_o"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 10 snum.txt(866) " "Verilog HDL assignment warning at snum.txt(866): truncated value with size 12 to match size of target (10)" {  } { { "snum.txt" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/snum.txt" 866 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743079575427 "|ff_network|layer:layer_inst_in|sigmoid:loop_l[0].sigm_inst_o"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 10 snum.txt(867) " "Verilog HDL assignment warning at snum.txt(867): truncated value with size 12 to match size of target (10)" {  } { { "snum.txt" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/snum.txt" 867 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743079575427 "|ff_network|layer:layer_inst_in|sigmoid:loop_l[0].sigm_inst_o"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 10 snum.txt(868) " "Verilog HDL assignment warning at snum.txt(868): truncated value with size 12 to match size of target (10)" {  } { { "snum.txt" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/snum.txt" 868 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743079575427 "|ff_network|layer:layer_inst_in|sigmoid:loop_l[0].sigm_inst_o"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 10 snum.txt(869) " "Verilog HDL assignment warning at snum.txt(869): truncated value with size 12 to match size of target (10)" {  } { { "snum.txt" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/snum.txt" 869 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743079575427 "|ff_network|layer:layer_inst_in|sigmoid:loop_l[0].sigm_inst_o"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 10 snum.txt(870) " "Verilog HDL assignment warning at snum.txt(870): truncated value with size 12 to match size of target (10)" {  } { { "snum.txt" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/snum.txt" 870 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743079575427 "|ff_network|layer:layer_inst_in|sigmoid:loop_l[0].sigm_inst_o"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 10 snum.txt(871) " "Verilog HDL assignment warning at snum.txt(871): truncated value with size 12 to match size of target (10)" {  } { { "snum.txt" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/snum.txt" 871 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743079575427 "|ff_network|layer:layer_inst_in|sigmoid:loop_l[0].sigm_inst_o"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 10 snum.txt(872) " "Verilog HDL assignment warning at snum.txt(872): truncated value with size 12 to match size of target (10)" {  } { { "snum.txt" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/snum.txt" 872 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743079575427 "|ff_network|layer:layer_inst_in|sigmoid:loop_l[0].sigm_inst_o"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 10 snum.txt(873) " "Verilog HDL assignment warning at snum.txt(873): truncated value with size 12 to match size of target (10)" {  } { { "snum.txt" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/snum.txt" 873 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743079575427 "|ff_network|layer:layer_inst_in|sigmoid:loop_l[0].sigm_inst_o"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 10 snum.txt(874) " "Verilog HDL assignment warning at snum.txt(874): truncated value with size 12 to match size of target (10)" {  } { { "snum.txt" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/snum.txt" 874 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743079575427 "|ff_network|layer:layer_inst_in|sigmoid:loop_l[0].sigm_inst_o"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 10 snum.txt(875) " "Verilog HDL assignment warning at snum.txt(875): truncated value with size 12 to match size of target (10)" {  } { { "snum.txt" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/snum.txt" 875 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743079575427 "|ff_network|layer:layer_inst_in|sigmoid:loop_l[0].sigm_inst_o"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 10 snum.txt(876) " "Verilog HDL assignment warning at snum.txt(876): truncated value with size 12 to match size of target (10)" {  } { { "snum.txt" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/snum.txt" 876 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743079575427 "|ff_network|layer:layer_inst_in|sigmoid:loop_l[0].sigm_inst_o"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 10 snum.txt(877) " "Verilog HDL assignment warning at snum.txt(877): truncated value with size 12 to match size of target (10)" {  } { { "snum.txt" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/snum.txt" 877 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743079575427 "|ff_network|layer:layer_inst_in|sigmoid:loop_l[0].sigm_inst_o"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 10 snum.txt(878) " "Verilog HDL assignment warning at snum.txt(878): truncated value with size 12 to match size of target (10)" {  } { { "snum.txt" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/snum.txt" 878 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743079575428 "|ff_network|layer:layer_inst_in|sigmoid:loop_l[0].sigm_inst_o"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 10 snum.txt(879) " "Verilog HDL assignment warning at snum.txt(879): truncated value with size 12 to match size of target (10)" {  } { { "snum.txt" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/snum.txt" 879 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743079575428 "|ff_network|layer:layer_inst_in|sigmoid:loop_l[0].sigm_inst_o"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 10 snum.txt(880) " "Verilog HDL assignment warning at snum.txt(880): truncated value with size 12 to match size of target (10)" {  } { { "snum.txt" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/snum.txt" 880 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743079575428 "|ff_network|layer:layer_inst_in|sigmoid:loop_l[0].sigm_inst_o"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 10 snum.txt(881) " "Verilog HDL assignment warning at snum.txt(881): truncated value with size 12 to match size of target (10)" {  } { { "snum.txt" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/snum.txt" 881 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743079575428 "|ff_network|layer:layer_inst_in|sigmoid:loop_l[0].sigm_inst_o"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 10 snum.txt(882) " "Verilog HDL assignment warning at snum.txt(882): truncated value with size 12 to match size of target (10)" {  } { { "snum.txt" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/snum.txt" 882 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743079575428 "|ff_network|layer:layer_inst_in|sigmoid:loop_l[0].sigm_inst_o"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 10 snum.txt(883) " "Verilog HDL assignment warning at snum.txt(883): truncated value with size 12 to match size of target (10)" {  } { { "snum.txt" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/snum.txt" 883 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743079575428 "|ff_network|layer:layer_inst_in|sigmoid:loop_l[0].sigm_inst_o"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 10 snum.txt(884) " "Verilog HDL assignment warning at snum.txt(884): truncated value with size 12 to match size of target (10)" {  } { { "snum.txt" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/snum.txt" 884 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743079575428 "|ff_network|layer:layer_inst_in|sigmoid:loop_l[0].sigm_inst_o"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 10 snum.txt(885) " "Verilog HDL assignment warning at snum.txt(885): truncated value with size 12 to match size of target (10)" {  } { { "snum.txt" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/snum.txt" 885 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743079575428 "|ff_network|layer:layer_inst_in|sigmoid:loop_l[0].sigm_inst_o"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 10 snum.txt(886) " "Verilog HDL assignment warning at snum.txt(886): truncated value with size 12 to match size of target (10)" {  } { { "snum.txt" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/snum.txt" 886 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743079575428 "|ff_network|layer:layer_inst_in|sigmoid:loop_l[0].sigm_inst_o"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 10 snum.txt(887) " "Verilog HDL assignment warning at snum.txt(887): truncated value with size 12 to match size of target (10)" {  } { { "snum.txt" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/snum.txt" 887 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743079575428 "|ff_network|layer:layer_inst_in|sigmoid:loop_l[0].sigm_inst_o"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 10 snum.txt(888) " "Verilog HDL assignment warning at snum.txt(888): truncated value with size 12 to match size of target (10)" {  } { { "snum.txt" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/snum.txt" 888 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743079575428 "|ff_network|layer:layer_inst_in|sigmoid:loop_l[0].sigm_inst_o"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 10 snum.txt(889) " "Verilog HDL assignment warning at snum.txt(889): truncated value with size 12 to match size of target (10)" {  } { { "snum.txt" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/snum.txt" 889 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743079575428 "|ff_network|layer:layer_inst_in|sigmoid:loop_l[0].sigm_inst_o"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 10 snum.txt(890) " "Verilog HDL assignment warning at snum.txt(890): truncated value with size 12 to match size of target (10)" {  } { { "snum.txt" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/snum.txt" 890 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743079575428 "|ff_network|layer:layer_inst_in|sigmoid:loop_l[0].sigm_inst_o"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 10 snum.txt(891) " "Verilog HDL assignment warning at snum.txt(891): truncated value with size 12 to match size of target (10)" {  } { { "snum.txt" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/snum.txt" 891 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743079575428 "|ff_network|layer:layer_inst_in|sigmoid:loop_l[0].sigm_inst_o"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 10 snum.txt(892) " "Verilog HDL assignment warning at snum.txt(892): truncated value with size 12 to match size of target (10)" {  } { { "snum.txt" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/snum.txt" 892 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743079575428 "|ff_network|layer:layer_inst_in|sigmoid:loop_l[0].sigm_inst_o"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 10 snum.txt(893) " "Verilog HDL assignment warning at snum.txt(893): truncated value with size 12 to match size of target (10)" {  } { { "snum.txt" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/snum.txt" 893 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743079575428 "|ff_network|layer:layer_inst_in|sigmoid:loop_l[0].sigm_inst_o"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 10 snum.txt(894) " "Verilog HDL assignment warning at snum.txt(894): truncated value with size 12 to match size of target (10)" {  } { { "snum.txt" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/snum.txt" 894 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743079575428 "|ff_network|layer:layer_inst_in|sigmoid:loop_l[0].sigm_inst_o"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 10 snum.txt(895) " "Verilog HDL assignment warning at snum.txt(895): truncated value with size 12 to match size of target (10)" {  } { { "snum.txt" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/snum.txt" 895 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743079575428 "|ff_network|layer:layer_inst_in|sigmoid:loop_l[0].sigm_inst_o"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 10 snum.txt(896) " "Verilog HDL assignment warning at snum.txt(896): truncated value with size 12 to match size of target (10)" {  } { { "snum.txt" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/snum.txt" 896 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743079575428 "|ff_network|layer:layer_inst_in|sigmoid:loop_l[0].sigm_inst_o"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 10 snum.txt(897) " "Verilog HDL assignment warning at snum.txt(897): truncated value with size 12 to match size of target (10)" {  } { { "snum.txt" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/snum.txt" 897 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743079575428 "|ff_network|layer:layer_inst_in|sigmoid:loop_l[0].sigm_inst_o"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 10 snum.txt(898) " "Verilog HDL assignment warning at snum.txt(898): truncated value with size 12 to match size of target (10)" {  } { { "snum.txt" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/snum.txt" 898 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743079575428 "|ff_network|layer:layer_inst_in|sigmoid:loop_l[0].sigm_inst_o"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 10 snum.txt(899) " "Verilog HDL assignment warning at snum.txt(899): truncated value with size 12 to match size of target (10)" {  } { { "snum.txt" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/snum.txt" 899 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743079575428 "|ff_network|layer:layer_inst_in|sigmoid:loop_l[0].sigm_inst_o"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 10 snum.txt(900) " "Verilog HDL assignment warning at snum.txt(900): truncated value with size 12 to match size of target (10)" {  } { { "snum.txt" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/snum.txt" 900 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743079575428 "|ff_network|layer:layer_inst_in|sigmoid:loop_l[0].sigm_inst_o"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 10 snum.txt(901) " "Verilog HDL assignment warning at snum.txt(901): truncated value with size 12 to match size of target (10)" {  } { { "snum.txt" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/snum.txt" 901 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743079575428 "|ff_network|layer:layer_inst_in|sigmoid:loop_l[0].sigm_inst_o"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 10 snum.txt(902) " "Verilog HDL assignment warning at snum.txt(902): truncated value with size 12 to match size of target (10)" {  } { { "snum.txt" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/snum.txt" 902 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743079575428 "|ff_network|layer:layer_inst_in|sigmoid:loop_l[0].sigm_inst_o"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 10 snum.txt(903) " "Verilog HDL assignment warning at snum.txt(903): truncated value with size 12 to match size of target (10)" {  } { { "snum.txt" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/snum.txt" 903 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743079575428 "|ff_network|layer:layer_inst_in|sigmoid:loop_l[0].sigm_inst_o"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 10 snum.txt(904) " "Verilog HDL assignment warning at snum.txt(904): truncated value with size 12 to match size of target (10)" {  } { { "snum.txt" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/snum.txt" 904 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743079575428 "|ff_network|layer:layer_inst_in|sigmoid:loop_l[0].sigm_inst_o"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 10 snum.txt(905) " "Verilog HDL assignment warning at snum.txt(905): truncated value with size 12 to match size of target (10)" {  } { { "snum.txt" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/snum.txt" 905 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743079575428 "|ff_network|layer:layer_inst_in|sigmoid:loop_l[0].sigm_inst_o"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 10 snum.txt(906) " "Verilog HDL assignment warning at snum.txt(906): truncated value with size 12 to match size of target (10)" {  } { { "snum.txt" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/snum.txt" 906 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743079575428 "|ff_network|layer:layer_inst_in|sigmoid:loop_l[0].sigm_inst_o"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 10 snum.txt(907) " "Verilog HDL assignment warning at snum.txt(907): truncated value with size 12 to match size of target (10)" {  } { { "snum.txt" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/snum.txt" 907 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743079575429 "|ff_network|layer:layer_inst_in|sigmoid:loop_l[0].sigm_inst_o"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 10 snum.txt(908) " "Verilog HDL assignment warning at snum.txt(908): truncated value with size 12 to match size of target (10)" {  } { { "snum.txt" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/snum.txt" 908 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743079575429 "|ff_network|layer:layer_inst_in|sigmoid:loop_l[0].sigm_inst_o"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 10 snum.txt(909) " "Verilog HDL assignment warning at snum.txt(909): truncated value with size 12 to match size of target (10)" {  } { { "snum.txt" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/snum.txt" 909 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743079575429 "|ff_network|layer:layer_inst_in|sigmoid:loop_l[0].sigm_inst_o"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 10 snum.txt(910) " "Verilog HDL assignment warning at snum.txt(910): truncated value with size 12 to match size of target (10)" {  } { { "snum.txt" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/snum.txt" 910 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743079575429 "|ff_network|layer:layer_inst_in|sigmoid:loop_l[0].sigm_inst_o"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 10 snum.txt(911) " "Verilog HDL assignment warning at snum.txt(911): truncated value with size 12 to match size of target (10)" {  } { { "snum.txt" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/snum.txt" 911 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743079575429 "|ff_network|layer:layer_inst_in|sigmoid:loop_l[0].sigm_inst_o"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 10 snum.txt(912) " "Verilog HDL assignment warning at snum.txt(912): truncated value with size 12 to match size of target (10)" {  } { { "snum.txt" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/snum.txt" 912 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743079575429 "|ff_network|layer:layer_inst_in|sigmoid:loop_l[0].sigm_inst_o"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 10 snum.txt(913) " "Verilog HDL assignment warning at snum.txt(913): truncated value with size 12 to match size of target (10)" {  } { { "snum.txt" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/snum.txt" 913 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743079575429 "|ff_network|layer:layer_inst_in|sigmoid:loop_l[0].sigm_inst_o"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 10 snum.txt(914) " "Verilog HDL assignment warning at snum.txt(914): truncated value with size 12 to match size of target (10)" {  } { { "snum.txt" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/snum.txt" 914 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743079575429 "|ff_network|layer:layer_inst_in|sigmoid:loop_l[0].sigm_inst_o"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 10 snum.txt(915) " "Verilog HDL assignment warning at snum.txt(915): truncated value with size 12 to match size of target (10)" {  } { { "snum.txt" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/snum.txt" 915 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743079575429 "|ff_network|layer:layer_inst_in|sigmoid:loop_l[0].sigm_inst_o"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 10 snum.txt(916) " "Verilog HDL assignment warning at snum.txt(916): truncated value with size 12 to match size of target (10)" {  } { { "snum.txt" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/snum.txt" 916 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743079575429 "|ff_network|layer:layer_inst_in|sigmoid:loop_l[0].sigm_inst_o"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 10 snum.txt(917) " "Verilog HDL assignment warning at snum.txt(917): truncated value with size 12 to match size of target (10)" {  } { { "snum.txt" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/snum.txt" 917 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743079575429 "|ff_network|layer:layer_inst_in|sigmoid:loop_l[0].sigm_inst_o"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 10 snum.txt(918) " "Verilog HDL assignment warning at snum.txt(918): truncated value with size 12 to match size of target (10)" {  } { { "snum.txt" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/snum.txt" 918 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743079575429 "|ff_network|layer:layer_inst_in|sigmoid:loop_l[0].sigm_inst_o"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 10 snum.txt(919) " "Verilog HDL assignment warning at snum.txt(919): truncated value with size 12 to match size of target (10)" {  } { { "snum.txt" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/snum.txt" 919 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743079575429 "|ff_network|layer:layer_inst_in|sigmoid:loop_l[0].sigm_inst_o"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 10 snum.txt(920) " "Verilog HDL assignment warning at snum.txt(920): truncated value with size 12 to match size of target (10)" {  } { { "snum.txt" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/snum.txt" 920 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743079575429 "|ff_network|layer:layer_inst_in|sigmoid:loop_l[0].sigm_inst_o"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 10 snum.txt(921) " "Verilog HDL assignment warning at snum.txt(921): truncated value with size 12 to match size of target (10)" {  } { { "snum.txt" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/snum.txt" 921 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743079575429 "|ff_network|layer:layer_inst_in|sigmoid:loop_l[0].sigm_inst_o"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 10 snum.txt(922) " "Verilog HDL assignment warning at snum.txt(922): truncated value with size 12 to match size of target (10)" {  } { { "snum.txt" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/snum.txt" 922 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743079575429 "|ff_network|layer:layer_inst_in|sigmoid:loop_l[0].sigm_inst_o"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 10 snum.txt(923) " "Verilog HDL assignment warning at snum.txt(923): truncated value with size 12 to match size of target (10)" {  } { { "snum.txt" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/snum.txt" 923 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743079575429 "|ff_network|layer:layer_inst_in|sigmoid:loop_l[0].sigm_inst_o"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 10 snum.txt(924) " "Verilog HDL assignment warning at snum.txt(924): truncated value with size 12 to match size of target (10)" {  } { { "snum.txt" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/snum.txt" 924 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743079575429 "|ff_network|layer:layer_inst_in|sigmoid:loop_l[0].sigm_inst_o"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 10 snum.txt(925) " "Verilog HDL assignment warning at snum.txt(925): truncated value with size 12 to match size of target (10)" {  } { { "snum.txt" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/snum.txt" 925 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743079575429 "|ff_network|layer:layer_inst_in|sigmoid:loop_l[0].sigm_inst_o"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 10 snum.txt(926) " "Verilog HDL assignment warning at snum.txt(926): truncated value with size 12 to match size of target (10)" {  } { { "snum.txt" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/snum.txt" 926 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743079575429 "|ff_network|layer:layer_inst_in|sigmoid:loop_l[0].sigm_inst_o"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 10 snum.txt(927) " "Verilog HDL assignment warning at snum.txt(927): truncated value with size 12 to match size of target (10)" {  } { { "snum.txt" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/snum.txt" 927 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743079575429 "|ff_network|layer:layer_inst_in|sigmoid:loop_l[0].sigm_inst_o"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 10 snum.txt(928) " "Verilog HDL assignment warning at snum.txt(928): truncated value with size 12 to match size of target (10)" {  } { { "snum.txt" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/snum.txt" 928 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743079575429 "|ff_network|layer:layer_inst_in|sigmoid:loop_l[0].sigm_inst_o"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 10 snum.txt(929) " "Verilog HDL assignment warning at snum.txt(929): truncated value with size 12 to match size of target (10)" {  } { { "snum.txt" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/snum.txt" 929 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743079575429 "|ff_network|layer:layer_inst_in|sigmoid:loop_l[0].sigm_inst_o"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 10 snum.txt(930) " "Verilog HDL assignment warning at snum.txt(930): truncated value with size 12 to match size of target (10)" {  } { { "snum.txt" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/snum.txt" 930 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743079575429 "|ff_network|layer:layer_inst_in|sigmoid:loop_l[0].sigm_inst_o"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 10 snum.txt(931) " "Verilog HDL assignment warning at snum.txt(931): truncated value with size 12 to match size of target (10)" {  } { { "snum.txt" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/snum.txt" 931 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743079575429 "|ff_network|layer:layer_inst_in|sigmoid:loop_l[0].sigm_inst_o"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 10 snum.txt(932) " "Verilog HDL assignment warning at snum.txt(932): truncated value with size 12 to match size of target (10)" {  } { { "snum.txt" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/snum.txt" 932 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743079575429 "|ff_network|layer:layer_inst_in|sigmoid:loop_l[0].sigm_inst_o"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 10 snum.txt(933) " "Verilog HDL assignment warning at snum.txt(933): truncated value with size 12 to match size of target (10)" {  } { { "snum.txt" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/snum.txt" 933 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743079575429 "|ff_network|layer:layer_inst_in|sigmoid:loop_l[0].sigm_inst_o"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 10 snum.txt(934) " "Verilog HDL assignment warning at snum.txt(934): truncated value with size 12 to match size of target (10)" {  } { { "snum.txt" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/snum.txt" 934 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743079575430 "|ff_network|layer:layer_inst_in|sigmoid:loop_l[0].sigm_inst_o"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 10 snum.txt(935) " "Verilog HDL assignment warning at snum.txt(935): truncated value with size 12 to match size of target (10)" {  } { { "snum.txt" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/snum.txt" 935 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743079575430 "|ff_network|layer:layer_inst_in|sigmoid:loop_l[0].sigm_inst_o"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 10 snum.txt(936) " "Verilog HDL assignment warning at snum.txt(936): truncated value with size 12 to match size of target (10)" {  } { { "snum.txt" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/snum.txt" 936 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743079575430 "|ff_network|layer:layer_inst_in|sigmoid:loop_l[0].sigm_inst_o"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 10 snum.txt(937) " "Verilog HDL assignment warning at snum.txt(937): truncated value with size 12 to match size of target (10)" {  } { { "snum.txt" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/snum.txt" 937 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743079575430 "|ff_network|layer:layer_inst_in|sigmoid:loop_l[0].sigm_inst_o"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 10 snum.txt(938) " "Verilog HDL assignment warning at snum.txt(938): truncated value with size 12 to match size of target (10)" {  } { { "snum.txt" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/snum.txt" 938 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743079575430 "|ff_network|layer:layer_inst_in|sigmoid:loop_l[0].sigm_inst_o"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 10 snum.txt(939) " "Verilog HDL assignment warning at snum.txt(939): truncated value with size 12 to match size of target (10)" {  } { { "snum.txt" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/snum.txt" 939 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743079575430 "|ff_network|layer:layer_inst_in|sigmoid:loop_l[0].sigm_inst_o"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 10 snum.txt(940) " "Verilog HDL assignment warning at snum.txt(940): truncated value with size 12 to match size of target (10)" {  } { { "snum.txt" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/snum.txt" 940 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743079575430 "|ff_network|layer:layer_inst_in|sigmoid:loop_l[0].sigm_inst_o"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 10 snum.txt(941) " "Verilog HDL assignment warning at snum.txt(941): truncated value with size 12 to match size of target (10)" {  } { { "snum.txt" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/snum.txt" 941 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743079575430 "|ff_network|layer:layer_inst_in|sigmoid:loop_l[0].sigm_inst_o"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 10 snum.txt(942) " "Verilog HDL assignment warning at snum.txt(942): truncated value with size 12 to match size of target (10)" {  } { { "snum.txt" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/snum.txt" 942 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743079575430 "|ff_network|layer:layer_inst_in|sigmoid:loop_l[0].sigm_inst_o"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 10 snum.txt(943) " "Verilog HDL assignment warning at snum.txt(943): truncated value with size 12 to match size of target (10)" {  } { { "snum.txt" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/snum.txt" 943 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743079575430 "|ff_network|layer:layer_inst_in|sigmoid:loop_l[0].sigm_inst_o"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 10 snum.txt(944) " "Verilog HDL assignment warning at snum.txt(944): truncated value with size 12 to match size of target (10)" {  } { { "snum.txt" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/snum.txt" 944 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743079575430 "|ff_network|layer:layer_inst_in|sigmoid:loop_l[0].sigm_inst_o"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 10 snum.txt(945) " "Verilog HDL assignment warning at snum.txt(945): truncated value with size 12 to match size of target (10)" {  } { { "snum.txt" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/snum.txt" 945 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743079575430 "|ff_network|layer:layer_inst_in|sigmoid:loop_l[0].sigm_inst_o"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 10 snum.txt(946) " "Verilog HDL assignment warning at snum.txt(946): truncated value with size 12 to match size of target (10)" {  } { { "snum.txt" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/snum.txt" 946 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743079575430 "|ff_network|layer:layer_inst_in|sigmoid:loop_l[0].sigm_inst_o"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 10 snum.txt(947) " "Verilog HDL assignment warning at snum.txt(947): truncated value with size 12 to match size of target (10)" {  } { { "snum.txt" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/snum.txt" 947 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743079575430 "|ff_network|layer:layer_inst_in|sigmoid:loop_l[0].sigm_inst_o"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 10 snum.txt(948) " "Verilog HDL assignment warning at snum.txt(948): truncated value with size 12 to match size of target (10)" {  } { { "snum.txt" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/snum.txt" 948 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743079575430 "|ff_network|layer:layer_inst_in|sigmoid:loop_l[0].sigm_inst_o"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 10 snum.txt(949) " "Verilog HDL assignment warning at snum.txt(949): truncated value with size 12 to match size of target (10)" {  } { { "snum.txt" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/snum.txt" 949 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743079575430 "|ff_network|layer:layer_inst_in|sigmoid:loop_l[0].sigm_inst_o"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 10 snum.txt(950) " "Verilog HDL assignment warning at snum.txt(950): truncated value with size 12 to match size of target (10)" {  } { { "snum.txt" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/snum.txt" 950 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743079575430 "|ff_network|layer:layer_inst_in|sigmoid:loop_l[0].sigm_inst_o"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 10 snum.txt(951) " "Verilog HDL assignment warning at snum.txt(951): truncated value with size 12 to match size of target (10)" {  } { { "snum.txt" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/snum.txt" 951 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743079575430 "|ff_network|layer:layer_inst_in|sigmoid:loop_l[0].sigm_inst_o"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 10 snum.txt(952) " "Verilog HDL assignment warning at snum.txt(952): truncated value with size 12 to match size of target (10)" {  } { { "snum.txt" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/snum.txt" 952 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743079575430 "|ff_network|layer:layer_inst_in|sigmoid:loop_l[0].sigm_inst_o"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 10 snum.txt(953) " "Verilog HDL assignment warning at snum.txt(953): truncated value with size 12 to match size of target (10)" {  } { { "snum.txt" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/snum.txt" 953 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743079575430 "|ff_network|layer:layer_inst_in|sigmoid:loop_l[0].sigm_inst_o"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 10 snum.txt(954) " "Verilog HDL assignment warning at snum.txt(954): truncated value with size 12 to match size of target (10)" {  } { { "snum.txt" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/snum.txt" 954 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743079575430 "|ff_network|layer:layer_inst_in|sigmoid:loop_l[0].sigm_inst_o"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 10 snum.txt(955) " "Verilog HDL assignment warning at snum.txt(955): truncated value with size 12 to match size of target (10)" {  } { { "snum.txt" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/snum.txt" 955 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743079575430 "|ff_network|layer:layer_inst_in|sigmoid:loop_l[0].sigm_inst_o"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 10 snum.txt(956) " "Verilog HDL assignment warning at snum.txt(956): truncated value with size 12 to match size of target (10)" {  } { { "snum.txt" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/snum.txt" 956 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743079575430 "|ff_network|layer:layer_inst_in|sigmoid:loop_l[0].sigm_inst_o"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 10 snum.txt(957) " "Verilog HDL assignment warning at snum.txt(957): truncated value with size 12 to match size of target (10)" {  } { { "snum.txt" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/snum.txt" 957 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743079575430 "|ff_network|layer:layer_inst_in|sigmoid:loop_l[0].sigm_inst_o"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 10 snum.txt(958) " "Verilog HDL assignment warning at snum.txt(958): truncated value with size 12 to match size of target (10)" {  } { { "snum.txt" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/snum.txt" 958 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743079575430 "|ff_network|layer:layer_inst_in|sigmoid:loop_l[0].sigm_inst_o"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 10 snum.txt(959) " "Verilog HDL assignment warning at snum.txt(959): truncated value with size 12 to match size of target (10)" {  } { { "snum.txt" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/snum.txt" 959 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743079575430 "|ff_network|layer:layer_inst_in|sigmoid:loop_l[0].sigm_inst_o"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 10 snum.txt(960) " "Verilog HDL assignment warning at snum.txt(960): truncated value with size 12 to match size of target (10)" {  } { { "snum.txt" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/snum.txt" 960 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743079575430 "|ff_network|layer:layer_inst_in|sigmoid:loop_l[0].sigm_inst_o"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 10 snum.txt(961) " "Verilog HDL assignment warning at snum.txt(961): truncated value with size 12 to match size of target (10)" {  } { { "snum.txt" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/snum.txt" 961 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743079575431 "|ff_network|layer:layer_inst_in|sigmoid:loop_l[0].sigm_inst_o"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 10 snum.txt(962) " "Verilog HDL assignment warning at snum.txt(962): truncated value with size 12 to match size of target (10)" {  } { { "snum.txt" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/snum.txt" 962 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743079575431 "|ff_network|layer:layer_inst_in|sigmoid:loop_l[0].sigm_inst_o"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 10 snum.txt(963) " "Verilog HDL assignment warning at snum.txt(963): truncated value with size 12 to match size of target (10)" {  } { { "snum.txt" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/snum.txt" 963 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743079575431 "|ff_network|layer:layer_inst_in|sigmoid:loop_l[0].sigm_inst_o"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 10 snum.txt(964) " "Verilog HDL assignment warning at snum.txt(964): truncated value with size 12 to match size of target (10)" {  } { { "snum.txt" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/snum.txt" 964 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743079575431 "|ff_network|layer:layer_inst_in|sigmoid:loop_l[0].sigm_inst_o"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 10 snum.txt(965) " "Verilog HDL assignment warning at snum.txt(965): truncated value with size 12 to match size of target (10)" {  } { { "snum.txt" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/snum.txt" 965 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743079575431 "|ff_network|layer:layer_inst_in|sigmoid:loop_l[0].sigm_inst_o"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 10 snum.txt(966) " "Verilog HDL assignment warning at snum.txt(966): truncated value with size 12 to match size of target (10)" {  } { { "snum.txt" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/snum.txt" 966 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743079575431 "|ff_network|layer:layer_inst_in|sigmoid:loop_l[0].sigm_inst_o"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 10 snum.txt(967) " "Verilog HDL assignment warning at snum.txt(967): truncated value with size 12 to match size of target (10)" {  } { { "snum.txt" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/snum.txt" 967 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743079575431 "|ff_network|layer:layer_inst_in|sigmoid:loop_l[0].sigm_inst_o"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 10 snum.txt(968) " "Verilog HDL assignment warning at snum.txt(968): truncated value with size 12 to match size of target (10)" {  } { { "snum.txt" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/snum.txt" 968 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743079575431 "|ff_network|layer:layer_inst_in|sigmoid:loop_l[0].sigm_inst_o"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 10 snum.txt(969) " "Verilog HDL assignment warning at snum.txt(969): truncated value with size 12 to match size of target (10)" {  } { { "snum.txt" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/snum.txt" 969 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743079575431 "|ff_network|layer:layer_inst_in|sigmoid:loop_l[0].sigm_inst_o"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 10 snum.txt(970) " "Verilog HDL assignment warning at snum.txt(970): truncated value with size 12 to match size of target (10)" {  } { { "snum.txt" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/snum.txt" 970 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743079575431 "|ff_network|layer:layer_inst_in|sigmoid:loop_l[0].sigm_inst_o"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 10 snum.txt(971) " "Verilog HDL assignment warning at snum.txt(971): truncated value with size 12 to match size of target (10)" {  } { { "snum.txt" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/snum.txt" 971 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743079575431 "|ff_network|layer:layer_inst_in|sigmoid:loop_l[0].sigm_inst_o"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 10 snum.txt(972) " "Verilog HDL assignment warning at snum.txt(972): truncated value with size 12 to match size of target (10)" {  } { { "snum.txt" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/snum.txt" 972 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743079575431 "|ff_network|layer:layer_inst_in|sigmoid:loop_l[0].sigm_inst_o"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 10 snum.txt(973) " "Verilog HDL assignment warning at snum.txt(973): truncated value with size 12 to match size of target (10)" {  } { { "snum.txt" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/snum.txt" 973 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743079575431 "|ff_network|layer:layer_inst_in|sigmoid:loop_l[0].sigm_inst_o"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 10 snum.txt(974) " "Verilog HDL assignment warning at snum.txt(974): truncated value with size 12 to match size of target (10)" {  } { { "snum.txt" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/snum.txt" 974 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743079575431 "|ff_network|layer:layer_inst_in|sigmoid:loop_l[0].sigm_inst_o"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 10 snum.txt(975) " "Verilog HDL assignment warning at snum.txt(975): truncated value with size 12 to match size of target (10)" {  } { { "snum.txt" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/snum.txt" 975 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743079575431 "|ff_network|layer:layer_inst_in|sigmoid:loop_l[0].sigm_inst_o"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 10 snum.txt(976) " "Verilog HDL assignment warning at snum.txt(976): truncated value with size 12 to match size of target (10)" {  } { { "snum.txt" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/snum.txt" 976 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743079575431 "|ff_network|layer:layer_inst_in|sigmoid:loop_l[0].sigm_inst_o"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 10 snum.txt(977) " "Verilog HDL assignment warning at snum.txt(977): truncated value with size 12 to match size of target (10)" {  } { { "snum.txt" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/snum.txt" 977 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743079575431 "|ff_network|layer:layer_inst_in|sigmoid:loop_l[0].sigm_inst_o"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 10 snum.txt(978) " "Verilog HDL assignment warning at snum.txt(978): truncated value with size 12 to match size of target (10)" {  } { { "snum.txt" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/snum.txt" 978 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743079575431 "|ff_network|layer:layer_inst_in|sigmoid:loop_l[0].sigm_inst_o"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 10 snum.txt(979) " "Verilog HDL assignment warning at snum.txt(979): truncated value with size 12 to match size of target (10)" {  } { { "snum.txt" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/snum.txt" 979 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743079575431 "|ff_network|layer:layer_inst_in|sigmoid:loop_l[0].sigm_inst_o"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 10 snum.txt(980) " "Verilog HDL assignment warning at snum.txt(980): truncated value with size 12 to match size of target (10)" {  } { { "snum.txt" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/snum.txt" 980 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743079575431 "|ff_network|layer:layer_inst_in|sigmoid:loop_l[0].sigm_inst_o"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 10 snum.txt(981) " "Verilog HDL assignment warning at snum.txt(981): truncated value with size 12 to match size of target (10)" {  } { { "snum.txt" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/snum.txt" 981 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743079575431 "|ff_network|layer:layer_inst_in|sigmoid:loop_l[0].sigm_inst_o"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 10 snum.txt(982) " "Verilog HDL assignment warning at snum.txt(982): truncated value with size 12 to match size of target (10)" {  } { { "snum.txt" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/snum.txt" 982 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743079575431 "|ff_network|layer:layer_inst_in|sigmoid:loop_l[0].sigm_inst_o"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 10 snum.txt(983) " "Verilog HDL assignment warning at snum.txt(983): truncated value with size 12 to match size of target (10)" {  } { { "snum.txt" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/snum.txt" 983 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743079575431 "|ff_network|layer:layer_inst_in|sigmoid:loop_l[0].sigm_inst_o"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 10 snum.txt(984) " "Verilog HDL assignment warning at snum.txt(984): truncated value with size 12 to match size of target (10)" {  } { { "snum.txt" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/snum.txt" 984 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743079575431 "|ff_network|layer:layer_inst_in|sigmoid:loop_l[0].sigm_inst_o"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 10 snum.txt(985) " "Verilog HDL assignment warning at snum.txt(985): truncated value with size 12 to match size of target (10)" {  } { { "snum.txt" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/snum.txt" 985 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743079575431 "|ff_network|layer:layer_inst_in|sigmoid:loop_l[0].sigm_inst_o"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 10 snum.txt(986) " "Verilog HDL assignment warning at snum.txt(986): truncated value with size 12 to match size of target (10)" {  } { { "snum.txt" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/snum.txt" 986 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743079575431 "|ff_network|layer:layer_inst_in|sigmoid:loop_l[0].sigm_inst_o"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 10 snum.txt(987) " "Verilog HDL assignment warning at snum.txt(987): truncated value with size 12 to match size of target (10)" {  } { { "snum.txt" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/snum.txt" 987 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743079575431 "|ff_network|layer:layer_inst_in|sigmoid:loop_l[0].sigm_inst_o"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 10 snum.txt(988) " "Verilog HDL assignment warning at snum.txt(988): truncated value with size 12 to match size of target (10)" {  } { { "snum.txt" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/snum.txt" 988 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743079575431 "|ff_network|layer:layer_inst_in|sigmoid:loop_l[0].sigm_inst_o"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 10 snum.txt(989) " "Verilog HDL assignment warning at snum.txt(989): truncated value with size 12 to match size of target (10)" {  } { { "snum.txt" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/snum.txt" 989 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743079575431 "|ff_network|layer:layer_inst_in|sigmoid:loop_l[0].sigm_inst_o"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 10 snum.txt(990) " "Verilog HDL assignment warning at snum.txt(990): truncated value with size 12 to match size of target (10)" {  } { { "snum.txt" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/snum.txt" 990 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743079575432 "|ff_network|layer:layer_inst_in|sigmoid:loop_l[0].sigm_inst_o"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 10 snum.txt(991) " "Verilog HDL assignment warning at snum.txt(991): truncated value with size 12 to match size of target (10)" {  } { { "snum.txt" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/snum.txt" 991 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743079575432 "|ff_network|layer:layer_inst_in|sigmoid:loop_l[0].sigm_inst_o"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 10 snum.txt(992) " "Verilog HDL assignment warning at snum.txt(992): truncated value with size 12 to match size of target (10)" {  } { { "snum.txt" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/snum.txt" 992 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743079575432 "|ff_network|layer:layer_inst_in|sigmoid:loop_l[0].sigm_inst_o"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 10 snum.txt(993) " "Verilog HDL assignment warning at snum.txt(993): truncated value with size 12 to match size of target (10)" {  } { { "snum.txt" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/snum.txt" 993 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743079575432 "|ff_network|layer:layer_inst_in|sigmoid:loop_l[0].sigm_inst_o"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 10 snum.txt(994) " "Verilog HDL assignment warning at snum.txt(994): truncated value with size 12 to match size of target (10)" {  } { { "snum.txt" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/snum.txt" 994 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743079575432 "|ff_network|layer:layer_inst_in|sigmoid:loop_l[0].sigm_inst_o"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 10 snum.txt(995) " "Verilog HDL assignment warning at snum.txt(995): truncated value with size 12 to match size of target (10)" {  } { { "snum.txt" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/snum.txt" 995 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743079575432 "|ff_network|layer:layer_inst_in|sigmoid:loop_l[0].sigm_inst_o"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 10 snum.txt(996) " "Verilog HDL assignment warning at snum.txt(996): truncated value with size 12 to match size of target (10)" {  } { { "snum.txt" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/snum.txt" 996 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743079575432 "|ff_network|layer:layer_inst_in|sigmoid:loop_l[0].sigm_inst_o"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 10 snum.txt(997) " "Verilog HDL assignment warning at snum.txt(997): truncated value with size 12 to match size of target (10)" {  } { { "snum.txt" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/snum.txt" 997 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743079575432 "|ff_network|layer:layer_inst_in|sigmoid:loop_l[0].sigm_inst_o"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 10 snum.txt(998) " "Verilog HDL assignment warning at snum.txt(998): truncated value with size 12 to match size of target (10)" {  } { { "snum.txt" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/snum.txt" 998 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743079575432 "|ff_network|layer:layer_inst_in|sigmoid:loop_l[0].sigm_inst_o"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 10 snum.txt(999) " "Verilog HDL assignment warning at snum.txt(999): truncated value with size 12 to match size of target (10)" {  } { { "snum.txt" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/snum.txt" 999 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743079575432 "|ff_network|layer:layer_inst_in|sigmoid:loop_l[0].sigm_inst_o"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 10 snum.txt(1000) " "Verilog HDL assignment warning at snum.txt(1000): truncated value with size 12 to match size of target (10)" {  } { { "snum.txt" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/snum.txt" 1000 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743079575432 "|ff_network|layer:layer_inst_in|sigmoid:loop_l[0].sigm_inst_o"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "sigm.data_a 0 sigmoid.sv(11) " "Net \"sigm.data_a\" at sigmoid.sv(11) has no driver or initial value, using a default initial value '0'" {  } { { "sigmoid.sv" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/sigmoid.sv" 11 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1743079575432 "|ff_network|layer:layer_inst_in|sigmoid:loop_l[0].sigm_inst_o"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "sigm.waddr_a 0 sigmoid.sv(11) " "Net \"sigm.waddr_a\" at sigmoid.sv(11) has no driver or initial value, using a default initial value '0'" {  } { { "sigmoid.sv" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/sigmoid.sv" 11 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1743079575432 "|ff_network|layer:layer_inst_in|sigmoid:loop_l[0].sigm_inst_o"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "sigm.we_a 0 sigmoid.sv(11) " "Net \"sigm.we_a\" at sigmoid.sv(11) has no driver or initial value, using a default initial value '0'" {  } { { "sigmoid.sv" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/sigmoid.sv" 11 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1743079575432 "|ff_network|layer:layer_inst_in|sigmoid:loop_l[0].sigm_inst_o"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "layer layer:layer_inst_out " "Elaborating entity \"layer\" for hierarchy \"layer:layer_inst_out\"" {  } { { "ff_network.sv" "layer_inst_out" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/ff_network.sv" 104 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743079575435 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "zero layer.sv(28) " "Verilog HDL or VHDL warning at layer.sv(28): object \"zero\" assigned a value but never read" {  } { { "layer.sv" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/layer.sv" 28 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1743079575436 "|ff_network|layer:layer_inst_out"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w\[0\]\[0\] layer.sv(34) " "Inferred latch for \"w\[0\]\[0\]\" at layer.sv(34)" {  } { { "layer.sv" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/layer.sv" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1743079575436 "|ff_network|layer:layer_inst_out"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w\[0\]\[1\] layer.sv(34) " "Inferred latch for \"w\[0\]\[1\]\" at layer.sv(34)" {  } { { "layer.sv" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/layer.sv" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1743079575436 "|ff_network|layer:layer_inst_out"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w\[0\]\[2\] layer.sv(34) " "Inferred latch for \"w\[0\]\[2\]\" at layer.sv(34)" {  } { { "layer.sv" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/layer.sv" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1743079575436 "|ff_network|layer:layer_inst_out"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w\[0\]\[3\] layer.sv(34) " "Inferred latch for \"w\[0\]\[3\]\" at layer.sv(34)" {  } { { "layer.sv" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/layer.sv" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1743079575437 "|ff_network|layer:layer_inst_out"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w\[0\]\[4\] layer.sv(34) " "Inferred latch for \"w\[0\]\[4\]\" at layer.sv(34)" {  } { { "layer.sv" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/layer.sv" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1743079575437 "|ff_network|layer:layer_inst_out"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w\[0\]\[5\] layer.sv(34) " "Inferred latch for \"w\[0\]\[5\]\" at layer.sv(34)" {  } { { "layer.sv" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/layer.sv" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1743079575437 "|ff_network|layer:layer_inst_out"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w\[0\]\[6\] layer.sv(34) " "Inferred latch for \"w\[0\]\[6\]\" at layer.sv(34)" {  } { { "layer.sv" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/layer.sv" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1743079575437 "|ff_network|layer:layer_inst_out"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w\[0\]\[7\] layer.sv(34) " "Inferred latch for \"w\[0\]\[7\]\" at layer.sv(34)" {  } { { "layer.sv" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/layer.sv" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1743079575437 "|ff_network|layer:layer_inst_out"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w\[0\]\[8\] layer.sv(34) " "Inferred latch for \"w\[0\]\[8\]\" at layer.sv(34)" {  } { { "layer.sv" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/layer.sv" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1743079575437 "|ff_network|layer:layer_inst_out"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w\[1\]\[0\] layer.sv(34) " "Inferred latch for \"w\[1\]\[0\]\" at layer.sv(34)" {  } { { "layer.sv" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/layer.sv" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1743079575437 "|ff_network|layer:layer_inst_out"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w\[1\]\[1\] layer.sv(34) " "Inferred latch for \"w\[1\]\[1\]\" at layer.sv(34)" {  } { { "layer.sv" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/layer.sv" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1743079575437 "|ff_network|layer:layer_inst_out"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w\[1\]\[2\] layer.sv(34) " "Inferred latch for \"w\[1\]\[2\]\" at layer.sv(34)" {  } { { "layer.sv" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/layer.sv" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1743079575437 "|ff_network|layer:layer_inst_out"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w\[1\]\[3\] layer.sv(34) " "Inferred latch for \"w\[1\]\[3\]\" at layer.sv(34)" {  } { { "layer.sv" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/layer.sv" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1743079575437 "|ff_network|layer:layer_inst_out"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w\[1\]\[4\] layer.sv(34) " "Inferred latch for \"w\[1\]\[4\]\" at layer.sv(34)" {  } { { "layer.sv" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/layer.sv" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1743079575437 "|ff_network|layer:layer_inst_out"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w\[1\]\[5\] layer.sv(34) " "Inferred latch for \"w\[1\]\[5\]\" at layer.sv(34)" {  } { { "layer.sv" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/layer.sv" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1743079575437 "|ff_network|layer:layer_inst_out"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w\[1\]\[6\] layer.sv(34) " "Inferred latch for \"w\[1\]\[6\]\" at layer.sv(34)" {  } { { "layer.sv" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/layer.sv" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1743079575437 "|ff_network|layer:layer_inst_out"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w\[1\]\[7\] layer.sv(34) " "Inferred latch for \"w\[1\]\[7\]\" at layer.sv(34)" {  } { { "layer.sv" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/layer.sv" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1743079575437 "|ff_network|layer:layer_inst_out"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w\[1\]\[8\] layer.sv(34) " "Inferred latch for \"w\[1\]\[8\]\" at layer.sv(34)" {  } { { "layer.sv" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/layer.sv" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1743079575437 "|ff_network|layer:layer_inst_out"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w\[2\]\[0\] layer.sv(34) " "Inferred latch for \"w\[2\]\[0\]\" at layer.sv(34)" {  } { { "layer.sv" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/layer.sv" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1743079575437 "|ff_network|layer:layer_inst_out"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w\[2\]\[1\] layer.sv(34) " "Inferred latch for \"w\[2\]\[1\]\" at layer.sv(34)" {  } { { "layer.sv" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/layer.sv" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1743079575437 "|ff_network|layer:layer_inst_out"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w\[2\]\[2\] layer.sv(34) " "Inferred latch for \"w\[2\]\[2\]\" at layer.sv(34)" {  } { { "layer.sv" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/layer.sv" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1743079575437 "|ff_network|layer:layer_inst_out"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w\[2\]\[3\] layer.sv(34) " "Inferred latch for \"w\[2\]\[3\]\" at layer.sv(34)" {  } { { "layer.sv" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/layer.sv" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1743079575437 "|ff_network|layer:layer_inst_out"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w\[2\]\[4\] layer.sv(34) " "Inferred latch for \"w\[2\]\[4\]\" at layer.sv(34)" {  } { { "layer.sv" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/layer.sv" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1743079575437 "|ff_network|layer:layer_inst_out"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w\[2\]\[5\] layer.sv(34) " "Inferred latch for \"w\[2\]\[5\]\" at layer.sv(34)" {  } { { "layer.sv" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/layer.sv" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1743079575437 "|ff_network|layer:layer_inst_out"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w\[2\]\[6\] layer.sv(34) " "Inferred latch for \"w\[2\]\[6\]\" at layer.sv(34)" {  } { { "layer.sv" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/layer.sv" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1743079575437 "|ff_network|layer:layer_inst_out"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w\[2\]\[7\] layer.sv(34) " "Inferred latch for \"w\[2\]\[7\]\" at layer.sv(34)" {  } { { "layer.sv" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/layer.sv" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1743079575437 "|ff_network|layer:layer_inst_out"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w\[2\]\[8\] layer.sv(34) " "Inferred latch for \"w\[2\]\[8\]\" at layer.sv(34)" {  } { { "layer.sv" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/layer.sv" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1743079575437 "|ff_network|layer:layer_inst_out"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w\[3\]\[0\] layer.sv(34) " "Inferred latch for \"w\[3\]\[0\]\" at layer.sv(34)" {  } { { "layer.sv" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/layer.sv" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1743079575437 "|ff_network|layer:layer_inst_out"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w\[3\]\[1\] layer.sv(34) " "Inferred latch for \"w\[3\]\[1\]\" at layer.sv(34)" {  } { { "layer.sv" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/layer.sv" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1743079575437 "|ff_network|layer:layer_inst_out"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w\[3\]\[2\] layer.sv(34) " "Inferred latch for \"w\[3\]\[2\]\" at layer.sv(34)" {  } { { "layer.sv" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/layer.sv" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1743079575437 "|ff_network|layer:layer_inst_out"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w\[3\]\[3\] layer.sv(34) " "Inferred latch for \"w\[3\]\[3\]\" at layer.sv(34)" {  } { { "layer.sv" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/layer.sv" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1743079575437 "|ff_network|layer:layer_inst_out"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w\[3\]\[4\] layer.sv(34) " "Inferred latch for \"w\[3\]\[4\]\" at layer.sv(34)" {  } { { "layer.sv" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/layer.sv" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1743079575437 "|ff_network|layer:layer_inst_out"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w\[3\]\[5\] layer.sv(34) " "Inferred latch for \"w\[3\]\[5\]\" at layer.sv(34)" {  } { { "layer.sv" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/layer.sv" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1743079575437 "|ff_network|layer:layer_inst_out"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w\[3\]\[6\] layer.sv(34) " "Inferred latch for \"w\[3\]\[6\]\" at layer.sv(34)" {  } { { "layer.sv" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/layer.sv" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1743079575437 "|ff_network|layer:layer_inst_out"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w\[3\]\[7\] layer.sv(34) " "Inferred latch for \"w\[3\]\[7\]\" at layer.sv(34)" {  } { { "layer.sv" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/layer.sv" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1743079575437 "|ff_network|layer:layer_inst_out"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w\[3\]\[8\] layer.sv(34) " "Inferred latch for \"w\[3\]\[8\]\" at layer.sv(34)" {  } { { "layer.sv" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/layer.sv" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1743079575437 "|ff_network|layer:layer_inst_out"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w\[4\]\[0\] layer.sv(34) " "Inferred latch for \"w\[4\]\[0\]\" at layer.sv(34)" {  } { { "layer.sv" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/layer.sv" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1743079575438 "|ff_network|layer:layer_inst_out"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w\[4\]\[1\] layer.sv(34) " "Inferred latch for \"w\[4\]\[1\]\" at layer.sv(34)" {  } { { "layer.sv" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/layer.sv" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1743079575438 "|ff_network|layer:layer_inst_out"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w\[4\]\[2\] layer.sv(34) " "Inferred latch for \"w\[4\]\[2\]\" at layer.sv(34)" {  } { { "layer.sv" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/layer.sv" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1743079575438 "|ff_network|layer:layer_inst_out"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w\[4\]\[3\] layer.sv(34) " "Inferred latch for \"w\[4\]\[3\]\" at layer.sv(34)" {  } { { "layer.sv" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/layer.sv" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1743079575438 "|ff_network|layer:layer_inst_out"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w\[4\]\[4\] layer.sv(34) " "Inferred latch for \"w\[4\]\[4\]\" at layer.sv(34)" {  } { { "layer.sv" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/layer.sv" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1743079575438 "|ff_network|layer:layer_inst_out"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w\[4\]\[5\] layer.sv(34) " "Inferred latch for \"w\[4\]\[5\]\" at layer.sv(34)" {  } { { "layer.sv" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/layer.sv" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1743079575438 "|ff_network|layer:layer_inst_out"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w\[4\]\[6\] layer.sv(34) " "Inferred latch for \"w\[4\]\[6\]\" at layer.sv(34)" {  } { { "layer.sv" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/layer.sv" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1743079575438 "|ff_network|layer:layer_inst_out"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w\[4\]\[7\] layer.sv(34) " "Inferred latch for \"w\[4\]\[7\]\" at layer.sv(34)" {  } { { "layer.sv" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/layer.sv" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1743079575438 "|ff_network|layer:layer_inst_out"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w\[4\]\[8\] layer.sv(34) " "Inferred latch for \"w\[4\]\[8\]\" at layer.sv(34)" {  } { { "layer.sv" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/layer.sv" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1743079575438 "|ff_network|layer:layer_inst_out"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w\[5\]\[0\] layer.sv(34) " "Inferred latch for \"w\[5\]\[0\]\" at layer.sv(34)" {  } { { "layer.sv" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/layer.sv" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1743079575438 "|ff_network|layer:layer_inst_out"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w\[5\]\[1\] layer.sv(34) " "Inferred latch for \"w\[5\]\[1\]\" at layer.sv(34)" {  } { { "layer.sv" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/layer.sv" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1743079575438 "|ff_network|layer:layer_inst_out"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w\[5\]\[2\] layer.sv(34) " "Inferred latch for \"w\[5\]\[2\]\" at layer.sv(34)" {  } { { "layer.sv" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/layer.sv" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1743079575438 "|ff_network|layer:layer_inst_out"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w\[5\]\[3\] layer.sv(34) " "Inferred latch for \"w\[5\]\[3\]\" at layer.sv(34)" {  } { { "layer.sv" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/layer.sv" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1743079575438 "|ff_network|layer:layer_inst_out"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w\[5\]\[4\] layer.sv(34) " "Inferred latch for \"w\[5\]\[4\]\" at layer.sv(34)" {  } { { "layer.sv" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/layer.sv" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1743079575438 "|ff_network|layer:layer_inst_out"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w\[5\]\[5\] layer.sv(34) " "Inferred latch for \"w\[5\]\[5\]\" at layer.sv(34)" {  } { { "layer.sv" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/layer.sv" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1743079575438 "|ff_network|layer:layer_inst_out"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w\[5\]\[6\] layer.sv(34) " "Inferred latch for \"w\[5\]\[6\]\" at layer.sv(34)" {  } { { "layer.sv" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/layer.sv" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1743079575438 "|ff_network|layer:layer_inst_out"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w\[5\]\[7\] layer.sv(34) " "Inferred latch for \"w\[5\]\[7\]\" at layer.sv(34)" {  } { { "layer.sv" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/layer.sv" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1743079575438 "|ff_network|layer:layer_inst_out"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w\[5\]\[8\] layer.sv(34) " "Inferred latch for \"w\[5\]\[8\]\" at layer.sv(34)" {  } { { "layer.sv" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/layer.sv" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1743079575438 "|ff_network|layer:layer_inst_out"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w\[6\]\[0\] layer.sv(34) " "Inferred latch for \"w\[6\]\[0\]\" at layer.sv(34)" {  } { { "layer.sv" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/layer.sv" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1743079575438 "|ff_network|layer:layer_inst_out"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w\[6\]\[1\] layer.sv(34) " "Inferred latch for \"w\[6\]\[1\]\" at layer.sv(34)" {  } { { "layer.sv" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/layer.sv" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1743079575438 "|ff_network|layer:layer_inst_out"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w\[6\]\[2\] layer.sv(34) " "Inferred latch for \"w\[6\]\[2\]\" at layer.sv(34)" {  } { { "layer.sv" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/layer.sv" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1743079575438 "|ff_network|layer:layer_inst_out"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w\[6\]\[3\] layer.sv(34) " "Inferred latch for \"w\[6\]\[3\]\" at layer.sv(34)" {  } { { "layer.sv" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/layer.sv" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1743079575438 "|ff_network|layer:layer_inst_out"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w\[6\]\[4\] layer.sv(34) " "Inferred latch for \"w\[6\]\[4\]\" at layer.sv(34)" {  } { { "layer.sv" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/layer.sv" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1743079575438 "|ff_network|layer:layer_inst_out"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w\[6\]\[5\] layer.sv(34) " "Inferred latch for \"w\[6\]\[5\]\" at layer.sv(34)" {  } { { "layer.sv" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/layer.sv" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1743079575438 "|ff_network|layer:layer_inst_out"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w\[6\]\[6\] layer.sv(34) " "Inferred latch for \"w\[6\]\[6\]\" at layer.sv(34)" {  } { { "layer.sv" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/layer.sv" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1743079575438 "|ff_network|layer:layer_inst_out"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w\[6\]\[7\] layer.sv(34) " "Inferred latch for \"w\[6\]\[7\]\" at layer.sv(34)" {  } { { "layer.sv" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/layer.sv" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1743079575438 "|ff_network|layer:layer_inst_out"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w\[6\]\[8\] layer.sv(34) " "Inferred latch for \"w\[6\]\[8\]\" at layer.sv(34)" {  } { { "layer.sv" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/layer.sv" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1743079575438 "|ff_network|layer:layer_inst_out"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w\[7\]\[0\] layer.sv(34) " "Inferred latch for \"w\[7\]\[0\]\" at layer.sv(34)" {  } { { "layer.sv" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/layer.sv" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1743079575438 "|ff_network|layer:layer_inst_out"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w\[7\]\[1\] layer.sv(34) " "Inferred latch for \"w\[7\]\[1\]\" at layer.sv(34)" {  } { { "layer.sv" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/layer.sv" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1743079575438 "|ff_network|layer:layer_inst_out"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w\[7\]\[2\] layer.sv(34) " "Inferred latch for \"w\[7\]\[2\]\" at layer.sv(34)" {  } { { "layer.sv" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/layer.sv" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1743079575438 "|ff_network|layer:layer_inst_out"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w\[7\]\[3\] layer.sv(34) " "Inferred latch for \"w\[7\]\[3\]\" at layer.sv(34)" {  } { { "layer.sv" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/layer.sv" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1743079575438 "|ff_network|layer:layer_inst_out"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w\[7\]\[4\] layer.sv(34) " "Inferred latch for \"w\[7\]\[4\]\" at layer.sv(34)" {  } { { "layer.sv" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/layer.sv" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1743079575438 "|ff_network|layer:layer_inst_out"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w\[7\]\[5\] layer.sv(34) " "Inferred latch for \"w\[7\]\[5\]\" at layer.sv(34)" {  } { { "layer.sv" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/layer.sv" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1743079575438 "|ff_network|layer:layer_inst_out"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w\[7\]\[6\] layer.sv(34) " "Inferred latch for \"w\[7\]\[6\]\" at layer.sv(34)" {  } { { "layer.sv" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/layer.sv" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1743079575438 "|ff_network|layer:layer_inst_out"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w\[7\]\[7\] layer.sv(34) " "Inferred latch for \"w\[7\]\[7\]\" at layer.sv(34)" {  } { { "layer.sv" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/layer.sv" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1743079575439 "|ff_network|layer:layer_inst_out"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w\[7\]\[8\] layer.sv(34) " "Inferred latch for \"w\[7\]\[8\]\" at layer.sv(34)" {  } { { "layer.sv" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/layer.sv" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1743079575439 "|ff_network|layer:layer_inst_out"}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "6 " "Found 6 instances of uninferred RAM logic" { { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "layer:layer_inst_out\|sigmoid:loop_l\[1\].sigm_inst_o\|sigm " "RAM logic \"layer:layer_inst_out\|sigmoid:loop_l\[1\].sigm_inst_o\|sigm\" is uninferred due to asynchronous read logic" {  } { { "sigmoid.sv" "sigm" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/sigmoid.sv" 11 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1743079576115 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "layer:layer_inst_out\|sigmoid:loop_l\[0\].sigm_inst_o\|sigm " "RAM logic \"layer:layer_inst_out\|sigmoid:loop_l\[0\].sigm_inst_o\|sigm\" is uninferred due to asynchronous read logic" {  } { { "sigmoid.sv" "sigm" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/sigmoid.sv" 11 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1743079576115 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "layer:layer_inst_in\|sigmoid:loop_l\[1\].sigm_inst_o\|sigm " "RAM logic \"layer:layer_inst_in\|sigmoid:loop_l\[1\].sigm_inst_o\|sigm\" is uninferred due to asynchronous read logic" {  } { { "sigmoid.sv" "sigm" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/sigmoid.sv" 11 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1743079576115 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "layer:layer_inst_in\|sigmoid:loop_l\[0\].sigm_inst_o\|sigm " "RAM logic \"layer:layer_inst_in\|sigmoid:loop_l\[0\].sigm_inst_o\|sigm\" is uninferred due to asynchronous read logic" {  } { { "sigmoid.sv" "sigm" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/sigmoid.sv" 11 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1743079576115 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "layer:layer_inst_in\|sigmoid:loop_l\[3\].sigm_inst_o\|sigm " "RAM logic \"layer:layer_inst_in\|sigmoid:loop_l\[3\].sigm_inst_o\|sigm\" is uninferred due to asynchronous read logic" {  } { { "sigmoid.sv" "sigm" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/sigmoid.sv" 11 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1743079576115 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "layer:layer_inst_in\|sigmoid:loop_l\[2\].sigm_inst_o\|sigm " "RAM logic \"layer:layer_inst_in\|sigmoid:loop_l\[2\].sigm_inst_o\|sigm\" is uninferred due to asynchronous read logic" {  } { { "sigmoid.sv" "sigm" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/sigmoid.sv" 11 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1743079576115 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1743079576115 ""}
{ "Critical Warning" "WCDB_CDB_LESS_INI_CONTENT" "1024 1000 D:/IntelFPGA/project/projectML/projectML/projectML/db/projectML.ram0_sigmoid_7e05fd6d.hdl.mif " "Memory depth (1024) in the design file differs from memory depth (1000) in the Memory Initialization File \"D:/IntelFPGA/project/projectML/projectML/projectML/db/projectML.ram0_sigmoid_7e05fd6d.hdl.mif\" -- setting initial value for remaining addresses to 0" {  } {  } 1 127005 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- setting initial value for remaining addresses to 0" 0 0 "Analysis & Synthesis" 0 -1 1743079576118 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "8 " "Inferred 8 megafunctions from design logic" { { "Info" "ILPMS_LPM_MULT_INFERRED" "layer:layer_inst_out\|Mult2 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"layer:layer_inst_out\|Mult2\"" {  } { { "layer.sv" "Mult2" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/layer.sv" 53 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1743079576679 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "layer:layer_inst_out\|Mult3 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"layer:layer_inst_out\|Mult3\"" {  } { { "layer.sv" "Mult3" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/layer.sv" 51 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1743079576679 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "layer:layer_inst_out\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"layer:layer_inst_out\|Mult0\"" {  } { { "layer.sv" "Mult0" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/layer.sv" 49 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1743079576679 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "layer:layer_inst_out\|Mult1 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"layer:layer_inst_out\|Mult1\"" {  } { { "layer.sv" "Mult1" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/layer.sv" 53 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1743079576679 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "layer:layer_inst_out\|Mult6 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"layer:layer_inst_out\|Mult6\"" {  } { { "layer.sv" "Mult6" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/layer.sv" 53 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1743079576679 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "layer:layer_inst_out\|Mult7 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"layer:layer_inst_out\|Mult7\"" {  } { { "layer.sv" "Mult7" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/layer.sv" 51 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1743079576679 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "layer:layer_inst_out\|Mult4 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"layer:layer_inst_out\|Mult4\"" {  } { { "layer.sv" "Mult4" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/layer.sv" 49 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1743079576679 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "layer:layer_inst_out\|Mult5 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"layer:layer_inst_out\|Mult5\"" {  } { { "layer.sv" "Mult5" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/layer.sv" 53 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1743079576679 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1743079576679 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "layer:layer_inst_out\|lpm_mult:Mult2 " "Elaborated megafunction instantiation \"layer:layer_inst_out\|lpm_mult:Mult2\"" {  } { { "layer.sv" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/layer.sv" 53 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743079576711 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "layer:layer_inst_out\|lpm_mult:Mult2 " "Instantiated megafunction \"layer:layer_inst_out\|lpm_mult:Mult2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 9 " "Parameter \"LPM_WIDTHA\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1743079576712 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 9 " "Parameter \"LPM_WIDTHB\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1743079576712 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 18 " "Parameter \"LPM_WIDTHP\" = \"18\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1743079576712 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 18 " "Parameter \"LPM_WIDTHR\" = \"18\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1743079576712 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1743079576712 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1743079576712 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1743079576712 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1743079576712 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1743079576712 ""}  } { { "layer.sv" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/layer.sv" 53 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1743079576712 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_eat.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_eat.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_eat " "Found entity 1: mult_eat" {  } { { "db/mult_eat.tdf" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/db/mult_eat.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743079576755 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743079576755 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "7 " "7 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1743079577056 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1743079577753 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "551 " "551 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1743079588223 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1743079588592 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743079588592 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "2019 " "Implemented 2019 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "42 " "Implemented 42 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1743079588810 ""} { "Info" "ICUT_CUT_TM_OPINS" "34 " "Implemented 34 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1743079588810 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1935 " "Implemented 1935 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1743079588810 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "8 " "Implemented 8 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1743079588810 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1743079588810 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 1011 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 1011 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4786 " "Peak virtual memory: 4786 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1743079588906 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Mar 27 20:46:28 2025 " "Processing ended: Thu Mar 27 20:46:28 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1743079588906 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:24 " "Elapsed time: 00:00:24" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1743079588906 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:33 " "Total CPU time (on all processors): 00:00:33" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1743079588906 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1743079588906 ""}
