

================================================================
== Vivado HLS Report for 'pooling2d_large_cl_nopad_pad_me_1'
================================================================
* Date:           Wed Jul 27 22:58:22 2022

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        myproject_prj
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 5.00 ns | 4.061 ns |   0.62 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     2793|     2793| 13.965 us | 13.965 us |  2793|  2793|   none  |
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------+---------+---------+----------+-----------+-----------+------+----------+
        |                 |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |    Loop Name    |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop 1         |     2792|     2792|       349|          -|          -|     8|    no    |
        | + Loop 1.1      |      129|      129|         3|          1|          1|   128|    yes   |
        | + Loop 1.2      |      216|      216|        27|          -|          -|     8|    no    |
        |  ++ Loop 1.2.1  |        9|        9|         3|          1|          1|     8|    yes   |
        |  ++ Loop 1.2.2  |       13|       13|         7|          1|          1|     8|    yes   |
        +-----------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      -|       0|    380|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|      -|       -|      -|    -|
|Memory           |        2|      -|      64|      4|    0|
|Multiplexer      |        -|      -|       -|    272|    -|
|Register         |        0|      -|     408|     32|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        2|      0|     472|    688|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |    ~0   |      0|   ~0   |      1|    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    N/A

    * Memory: 
    +---------------+--------------------------------------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |     Memory    |                            Module                            | BRAM_18K| FF | LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +---------------+--------------------------------------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |memory1_0_V_U  |pooling2d_large_cl_nopad_pad_me_1_memory1_0_V                 |        1|   0|   0|    0|    64|   32|     1|         2048|
    |memory1_1_V_U  |pooling2d_large_cl_nopad_pad_me_1_memory1_0_V                 |        1|   0|   0|    0|    64|   32|     1|         2048|
    |memory2_V_U    |pooling2d_large_cl_nopad_pad_me_ap_fixed_ap_fixed_config6jbC  |        0|  64|   4|    0|     8|   32|     1|          256|
    +---------------+--------------------------------------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |Total          |                                                              |        2|  64|   4|    0|   136|   96|     3|         4352|
    +---------------+--------------------------------------------------------------+---------+----+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------------------+----------+-------+---+----+------------+------------+
    |           Variable Name           | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------------------+----------+-------+---+----+------------+------------+
    |add_ln203_4_fu_395_p2              |     +    |      0|  0|  15|           8|           8|
    |add_ln203_fu_327_p2                |     +    |      0|  0|  15|           8|           8|
    |add_ln479_fu_259_p2                |     +    |      0|  0|  15|           8|           1|
    |i_fu_247_p2                        |     +    |      0|  0|  13|           4|           1|
    |j_26_fu_344_p2                     |     +    |      0|  0|  13|           4|           1|
    |j_fu_265_p2                        |     +    |      0|  0|  15|           1|           5|
    |k_7_fu_356_p2                      |     +    |      0|  0|  13|           4|           1|
    |k_8_fu_385_p2                      |     +    |      0|  0|  13|           4|           1|
    |k_fu_307_p2                        |     +    |      0|  0|  13|           4|           1|
    |ap_block_pp0_stage0_11001          |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp1_stage0_11001          |    and   |      0|  0|   2|           1|           1|
    |ap_block_state16_pp2_stage0_iter4  |    and   |      0|  0|   2|           1|           1|
    |ap_block_state18_pp2_stage0_iter6  |    and   |      0|  0|   2|           1|           1|
    |ap_block_state4_pp0_stage0_iter1   |    and   |      0|  0|   2|           1|           1|
    |ap_block_state9_pp1_stage0_iter1   |    and   |      0|  0|   2|           1|           1|
    |icmp_ln1494_1_fu_420_p2            |   icmp   |      0|  0|  18|          32|          32|
    |icmp_ln1494_2_fu_430_p2            |   icmp   |      0|  0|  18|          32|          32|
    |icmp_ln1494_fu_410_p2              |   icmp   |      0|  0|  18|          32|          32|
    |icmp_ln477_fu_241_p2               |   icmp   |      0|  0|  11|           4|           5|
    |icmp_ln479_fu_253_p2               |   icmp   |      0|  0|  13|           8|           9|
    |icmp_ln480_fu_271_p2               |   icmp   |      0|  0|  11|           4|           5|
    |icmp_ln494_fu_338_p2               |   icmp   |      0|  0|  11|           4|           5|
    |icmp_ln495_fu_350_p2               |   icmp   |      0|  0|  11|           4|           5|
    |icmp_ln500_fu_379_p2               |   icmp   |      0|  0|  11|           4|           5|
    |ap_block_pp2_stage0_01001          |    or    |      0|  0|   2|           1|           1|
    |ap_block_state1                    |    or    |      0|  0|   2|           1|           1|
    |select_ln203_4_fu_285_p3           |  select  |      0|  0|   5|           1|           5|
    |select_ln203_fu_277_p3             |  select  |      0|  0|   4|           1|           1|
    |select_ln510_5_fu_424_p3           |  select  |      0|  0|  32|           1|          32|
    |select_ln510_fu_414_p3             |  select  |      0|  0|  32|           1|          32|
    |tmp_V_fu_435_p3                    |  select  |      0|  0|  32|           1|          32|
    |ap_enable_pp0                      |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_pp1                      |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_pp2                      |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1            |    xor   |      0|  0|   2|           2|           1|
    |ap_enable_reg_pp1_iter1            |    xor   |      0|  0|   2|           2|           1|
    |ap_enable_reg_pp2_iter1            |    xor   |      0|  0|   2|           2|           1|
    +-----------------------------------+----------+-------+---+----+------------+------------+
    |Total                              |          |      0|  0| 380|         191|         276|
    +-----------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +--------------------------------+----+-----------+-----+-----------+
    |              Name              | LUT| Input Size| Bits| Total Bits|
    +--------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                       |  47|         10|    1|         10|
    |ap_done                         |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1         |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter2         |   9|          2|    1|          2|
    |ap_enable_reg_pp1_iter1         |   9|          2|    1|          2|
    |ap_enable_reg_pp1_iter2         |   9|          2|    1|          2|
    |ap_enable_reg_pp2_iter1         |   9|          2|    1|          2|
    |ap_enable_reg_pp2_iter6         |   9|          2|    1|          2|
    |ap_phi_mux_j_0_phi_fu_180_p4    |   9|          2|    5|         10|
    |ap_phi_mux_k10_0_phi_fu_226_p4  |   9|          2|    4|          8|
    |ap_phi_mux_k9_0_phi_fu_214_p4   |   9|          2|    4|          8|
    |data_V_V_blk_n                  |   9|          2|    1|          2|
    |i_0_reg_154                     |   9|          2|    4|          8|
    |indvar_flatten_reg_165          |   9|          2|    8|         16|
    |j8_0_reg_198                    |   9|          2|    4|          8|
    |j_0_reg_176                     |   9|          2|    5|         10|
    |k10_0_reg_222                   |   9|          2|    4|          8|
    |k9_0_reg_210                    |   9|          2|    4|          8|
    |k_0_reg_187                     |   9|          2|    4|          8|
    |memory1_0_V_address0            |  15|          3|    6|         18|
    |memory1_1_V_address0            |  15|          3|    6|         18|
    |memory2_V_address0              |  15|          3|    3|          9|
    |real_start                      |   9|          2|    1|          2|
    |res_V_V_blk_n                   |   9|          2|    1|          2|
    +--------------------------------+----+-----------+-----+-----------+
    |Total                           | 272|         59|   72|        167|
    +--------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------+----+----+-----+-----------+
    |                Name               | FF | LUT| Bits| Const Bits|
    +-----------------------------------+----+----+-----+-----------+
    |add_ln203_4_reg_521                |   8|   0|    8|          0|
    |add_ln203_reg_484                  |   8|   0|    8|          0|
    |ap_CS_fsm                          |   9|   0|    9|          0|
    |ap_done_reg                        |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2            |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter0            |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter1            |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter2            |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter0            |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter1            |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter2            |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter3            |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter4            |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter5            |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter6            |   1|   0|    1|          0|
    |i_0_reg_154                        |   4|   0|    4|          0|
    |i_reg_446                          |   4|   0|    4|          0|
    |icmp_ln479_reg_451                 |   1|   0|    1|          0|
    |icmp_ln495_reg_498                 |   1|   0|    1|          0|
    |icmp_ln495_reg_498_pp1_iter1_reg   |   1|   0|    1|          0|
    |icmp_ln500_reg_512                 |   1|   0|    1|          0|
    |indvar_flatten_reg_165             |   8|   0|    8|          0|
    |j8_0_reg_198                       |   4|   0|    4|          0|
    |j_0_reg_176                        |   5|   0|    5|          0|
    |j_26_reg_493                       |   4|   0|    4|          0|
    |k10_0_reg_222                      |   4|   0|    4|          0|
    |k10_0_reg_222_pp2_iter1_reg        |   4|   0|    4|          0|
    |k9_0_reg_210                       |   4|   0|    4|          0|
    |k9_0_reg_210_pp1_iter1_reg         |   4|   0|    4|          0|
    |k_0_reg_187                        |   4|   0|    4|          0|
    |k_7_reg_502                        |   4|   0|    4|          0|
    |k_8_reg_516                        |   4|   0|    4|          0|
    |max_V_reg_536                      |  32|   0|   32|          0|
    |pool_1_V_reg_542                   |  32|   0|   32|          0|
    |pool_2_V_reg_553                   |  32|   0|   32|          0|
    |reg_234                            |  32|   0|   32|          0|
    |select_ln203_4_reg_465             |   5|   0|    5|          0|
    |select_ln203_reg_460               |   4|   0|    4|          0|
    |select_ln510_5_reg_565             |  32|   0|   32|          0|
    |select_ln510_reg_559               |  32|   0|   32|          0|
    |start_once_reg                     |   1|   0|    1|          0|
    |tmp_V_reg_571                      |  32|   0|   32|          0|
    |trunc_ln203_reg_470                |   1|   0|    1|          0|
    |trunc_ln203_reg_470_pp0_iter1_reg  |   1|   0|    1|          0|
    |zext_ln203_mid2_v_reg_474          |   4|   0|    4|          0|
    |zext_ln500_reg_507                 |   4|   0|    8|          4|
    |icmp_ln500_reg_512                 |  64|  32|    1|          0|
    +-----------------------------------+----+----+-----+-----------+
    |Total                              | 408|  32|  349|          4|
    +-----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------+-----+-----+------------+-----------------------------------+--------------+
|     RTL Ports    | Dir | Bits|  Protocol  |           Source Object           |    C Type    |
+------------------+-----+-----+------------+-----------------------------------+--------------+
|ap_clk            |  in |    1| ap_ctrl_hs | pooling2d_large_cl_nopad_pad_me.1 | return value |
|ap_rst            |  in |    1| ap_ctrl_hs | pooling2d_large_cl_nopad_pad_me.1 | return value |
|ap_start          |  in |    1| ap_ctrl_hs | pooling2d_large_cl_nopad_pad_me.1 | return value |
|start_full_n      |  in |    1| ap_ctrl_hs | pooling2d_large_cl_nopad_pad_me.1 | return value |
|ap_done           | out |    1| ap_ctrl_hs | pooling2d_large_cl_nopad_pad_me.1 | return value |
|ap_continue       |  in |    1| ap_ctrl_hs | pooling2d_large_cl_nopad_pad_me.1 | return value |
|ap_idle           | out |    1| ap_ctrl_hs | pooling2d_large_cl_nopad_pad_me.1 | return value |
|ap_ready          | out |    1| ap_ctrl_hs | pooling2d_large_cl_nopad_pad_me.1 | return value |
|start_out         | out |    1| ap_ctrl_hs | pooling2d_large_cl_nopad_pad_me.1 | return value |
|start_write       | out |    1| ap_ctrl_hs | pooling2d_large_cl_nopad_pad_me.1 | return value |
|data_V_V_dout     |  in |   32|   ap_fifo  |              data_V_V             |    pointer   |
|data_V_V_empty_n  |  in |    1|   ap_fifo  |              data_V_V             |    pointer   |
|data_V_V_read     | out |    1|   ap_fifo  |              data_V_V             |    pointer   |
|res_V_V_din       | out |   32|   ap_fifo  |              res_V_V              |    pointer   |
|res_V_V_full_n    |  in |    1|   ap_fifo  |              res_V_V              |    pointer   |
|res_V_V_write     | out |    1|   ap_fifo  |              res_V_V              |    pointer   |
+------------------+-----+-----+------------+-----------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3
  * Pipeline-1: initiation interval (II) = 1, depth = 3
  * Pipeline-2: initiation interval (II) = 1, depth = 7


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 19
* Pipeline : 3
  Pipeline-0 : II = 1, D = 3, States = { 3 4 5 }
  Pipeline-1 : II = 1, D = 3, States = { 8 9 10 }
  Pipeline-2 : II = 1, D = 7, States = { 12 13 14 15 16 17 18 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 6 4 
4 --> 5 
5 --> 3 
6 --> 7 
7 --> 8 2 
8 --> 11 9 
9 --> 10 
10 --> 8 
11 --> 12 
12 --> 19 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 12 
19 --> 7 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.25>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %res_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 20 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %data_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 21 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (3.25ns)   --->   "%memory1_0_V = alloca [64 x i32], align 4" [firmware/nnet_utils/nnet_pooling_stream.h:468]   --->   Operation 22 'alloca' 'memory1_0_V' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_1 : Operation 23 [1/1] (3.25ns)   --->   "%memory1_1_V = alloca [64 x i32], align 4" [firmware/nnet_utils/nnet_pooling_stream.h:468]   --->   Operation 23 'alloca' 'memory1_1_V' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_1 : Operation 24 [1/1] (2.32ns)   --->   "%memory2_V = alloca [8 x i32], align 4" [firmware/nnet_utils/nnet_pooling_stream.h:470]   --->   Operation 24 'alloca' 'memory2_V' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_1 : Operation 25 [1/1] (1.76ns)   --->   "br label %.preheader106.preheader" [firmware/nnet_utils/nnet_pooling_stream.h:477]   --->   Operation 25 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 2.28>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%i_0 = phi i4 [ 0, %arrayctor.loop5.preheader ], [ %i, %.preheader106.preheader.loopexit ]"   --->   Operation 26 'phi' 'i_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (1.30ns)   --->   "%icmp_ln477 = icmp eq i4 %i_0, -8" [firmware/nnet_utils/nnet_pooling_stream.h:477]   --->   Operation 27 'icmp' 'icmp_ln477' <Predicate = true> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 8, i64 8)"   --->   Operation 28 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (1.73ns)   --->   "%i = add i4 %i_0, 1" [firmware/nnet_utils/nnet_pooling_stream.h:477]   --->   Operation 29 'add' 'i' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "br i1 %icmp_ln477, label %.preheader105.preheader, label %.preheader111.preheader" [firmware/nnet_utils/nnet_pooling_stream.h:477]   --->   Operation 30 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (1.76ns)   --->   "br label %.preheader111" [firmware/nnet_utils/nnet_pooling_stream.h:479]   --->   Operation 31 'br' <Predicate = (!icmp_ln477)> <Delay = 1.76>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "ret void" [firmware/nnet_utils/nnet_pooling_stream.h:529]   --->   Operation 32 'ret' <Predicate = (icmp_ln477)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 4.06>
ST_3 : Operation 33 [1/1] (0.00ns)   --->   "%indvar_flatten = phi i8 [ %add_ln479, %hls_label_90_end ], [ 0, %.preheader111.preheader ]" [firmware/nnet_utils/nnet_pooling_stream.h:479]   --->   Operation 33 'phi' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 34 [1/1] (0.00ns)   --->   "%j_0 = phi i5 [ %select_ln203_4, %hls_label_90_end ], [ 0, %.preheader111.preheader ]" [firmware/nnet_utils/nnet_pooling_stream.h:483]   --->   Operation 34 'phi' 'j_0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 35 [1/1] (0.00ns)   --->   "%k_0 = phi i4 [ %k, %hls_label_90_end ], [ 0, %.preheader111.preheader ]"   --->   Operation 35 'phi' 'k_0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 36 [1/1] (1.55ns)   --->   "%icmp_ln479 = icmp eq i8 %indvar_flatten, -128" [firmware/nnet_utils/nnet_pooling_stream.h:479]   --->   Operation 36 'icmp' 'icmp_ln479' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 37 [1/1] (1.91ns)   --->   "%add_ln479 = add i8 %indvar_flatten, 1" [firmware/nnet_utils/nnet_pooling_stream.h:479]   --->   Operation 37 'add' 'add_ln479' <Predicate = true> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 38 [1/1] (0.00ns)   --->   "br i1 %icmp_ln479, label %.preheader109.preheader, label %hls_label_90_begin" [firmware/nnet_utils/nnet_pooling_stream.h:479]   --->   Operation 38 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 39 [1/1] (1.78ns)   --->   "%j = add i5 1, %j_0" [firmware/nnet_utils/nnet_pooling_stream.h:479]   --->   Operation 39 'add' 'j' <Predicate = (!icmp_ln479)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 40 [1/1] (1.30ns)   --->   "%icmp_ln480 = icmp eq i4 %k_0, -8" [firmware/nnet_utils/nnet_pooling_stream.h:480]   --->   Operation 40 'icmp' 'icmp_ln480' <Predicate = (!icmp_ln479)> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 41 [1/1] (1.02ns)   --->   "%select_ln203 = select i1 %icmp_ln480, i4 0, i4 %k_0" [firmware/nnet_utils/nnet_pooling_stream.h:483]   --->   Operation 41 'select' 'select_ln203' <Predicate = (!icmp_ln479)> <Delay = 1.02> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 42 [1/1] (1.21ns)   --->   "%select_ln203_4 = select i1 %icmp_ln480, i5 %j, i5 %j_0" [firmware/nnet_utils/nnet_pooling_stream.h:483]   --->   Operation 42 'select' 'select_ln203_4' <Predicate = (!icmp_ln479)> <Delay = 1.21> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 43 [1/1] (0.00ns)   --->   "%trunc_ln203 = trunc i5 %select_ln203_4 to i1" [firmware/nnet_utils/nnet_pooling_stream.h:483]   --->   Operation 43 'trunc' 'trunc_ln203' <Predicate = (!icmp_ln479)> <Delay = 0.00>
ST_3 : Operation 44 [1/1] (0.00ns)   --->   "%zext_ln203_mid2_v = call i4 @_ssdm_op_PartSelect.i4.i5.i32.i32(i5 %select_ln203_4, i32 1, i32 4)" [firmware/nnet_utils/nnet_pooling_stream.h:483]   --->   Operation 44 'partselect' 'zext_ln203_mid2_v' <Predicate = (!icmp_ln479)> <Delay = 0.00>
ST_3 : Operation 45 [1/1] (0.00ns)   --->   "br i1 %trunc_ln203, label %branch1, label %branch0" [firmware/nnet_utils/nnet_pooling_stream.h:483]   --->   Operation 45 'br' <Predicate = (!icmp_ln479)> <Delay = 0.00>
ST_3 : Operation 46 [1/1] (1.73ns)   --->   "%k = add i4 %select_ln203, 1" [firmware/nnet_utils/nnet_pooling_stream.h:480]   --->   Operation 46 'add' 'k' <Predicate = (!icmp_ln479)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 2.18>
ST_4 : Operation 47 [1/1] (0.00ns)   --->   "%tmp_7 = call i7 @_ssdm_op_BitConcatenate.i7.i4.i3(i4 %zext_ln203_mid2_v, i3 0)" [firmware/nnet_utils/nnet_pooling_stream.h:483]   --->   Operation 47 'bitconcatenate' 'tmp_7' <Predicate = (!icmp_ln479)> <Delay = 0.00>
ST_4 : Operation 48 [1/1] (0.00ns)   --->   "%zext_ln480 = zext i7 %tmp_7 to i8" [firmware/nnet_utils/nnet_pooling_stream.h:480]   --->   Operation 48 'zext' 'zext_ln480' <Predicate = (!icmp_ln479)> <Delay = 0.00>
ST_4 : Operation 49 [1/1] (2.18ns)   --->   "%tmp_V_89 = call i32 @_ssdm_op_Read.ap_fifo.volatile.i32P(i32* %data_V_V)" [firmware/nnet_utils/nnet_pooling_stream.h:482]   --->   Operation 49 'read' 'tmp_V_89' <Predicate = (!icmp_ln479)> <Delay = 2.18> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 3> <FIFO>
ST_4 : Operation 50 [1/1] (0.00ns)   --->   "%zext_ln203 = zext i4 %select_ln203 to i8" [firmware/nnet_utils/nnet_pooling_stream.h:483]   --->   Operation 50 'zext' 'zext_ln203' <Predicate = (!icmp_ln479)> <Delay = 0.00>
ST_4 : Operation 51 [1/1] (1.87ns)   --->   "%add_ln203 = add i8 %zext_ln480, %zext_ln203" [firmware/nnet_utils/nnet_pooling_stream.h:483]   --->   Operation 51 'add' 'add_ln203' <Predicate = (!icmp_ln479)> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 3.25>
ST_5 : Operation 52 [1/1] (0.00ns)   --->   "%empty_132 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 128, i64 128, i64 128)"   --->   Operation 52 'speclooptripcount' 'empty_132' <Predicate = (!icmp_ln479)> <Delay = 0.00>
ST_5 : Operation 53 [1/1] (0.00ns)   --->   "%tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str197)" [firmware/nnet_utils/nnet_pooling_stream.h:480]   --->   Operation 53 'specregionbegin' 'tmp' <Predicate = (!icmp_ln479)> <Delay = 0.00>
ST_5 : Operation 54 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str35) nounwind" [firmware/nnet_utils/nnet_pooling_stream.h:481]   --->   Operation 54 'specpipeline' <Predicate = (!icmp_ln479)> <Delay = 0.00>
ST_5 : Operation 55 [1/1] (0.00ns)   --->   "%zext_ln203_10 = zext i8 %add_ln203 to i64" [firmware/nnet_utils/nnet_pooling_stream.h:483]   --->   Operation 55 'zext' 'zext_ln203_10' <Predicate = (!icmp_ln479)> <Delay = 0.00>
ST_5 : Operation 56 [1/1] (0.00ns)   --->   "%memory1_0_V_addr = getelementptr [64 x i32]* %memory1_0_V, i64 0, i64 %zext_ln203_10" [firmware/nnet_utils/nnet_pooling_stream.h:483]   --->   Operation 56 'getelementptr' 'memory1_0_V_addr' <Predicate = (!icmp_ln479)> <Delay = 0.00>
ST_5 : Operation 57 [1/1] (0.00ns)   --->   "%memory1_1_V_addr = getelementptr [64 x i32]* %memory1_1_V, i64 0, i64 %zext_ln203_10" [firmware/nnet_utils/nnet_pooling_stream.h:483]   --->   Operation 57 'getelementptr' 'memory1_1_V_addr' <Predicate = (!icmp_ln479)> <Delay = 0.00>
ST_5 : Operation 58 [1/1] (3.25ns)   --->   "store i32 %tmp_V_89, i32* %memory1_0_V_addr, align 4" [firmware/nnet_utils/nnet_pooling_stream.h:483]   --->   Operation 58 'store' <Predicate = (!trunc_ln203)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_5 : Operation 59 [1/1] (0.00ns)   --->   "br label %hls_label_90_end" [firmware/nnet_utils/nnet_pooling_stream.h:483]   --->   Operation 59 'br' <Predicate = (!trunc_ln203)> <Delay = 0.00>
ST_5 : Operation 60 [1/1] (3.25ns)   --->   "store i32 %tmp_V_89, i32* %memory1_1_V_addr, align 4" [firmware/nnet_utils/nnet_pooling_stream.h:483]   --->   Operation 60 'store' <Predicate = (trunc_ln203)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_5 : Operation 61 [1/1] (0.00ns)   --->   "br label %hls_label_90_end" [firmware/nnet_utils/nnet_pooling_stream.h:483]   --->   Operation 61 'br' <Predicate = (trunc_ln203)> <Delay = 0.00>
ST_5 : Operation 62 [1/1] (0.00ns)   --->   "%empty_131 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str197, i32 %tmp)" [firmware/nnet_utils/nnet_pooling_stream.h:484]   --->   Operation 62 'specregionend' 'empty_131' <Predicate = (!icmp_ln479)> <Delay = 0.00>
ST_5 : Operation 63 [1/1] (0.00ns)   --->   "br label %.preheader111" [firmware/nnet_utils/nnet_pooling_stream.h:480]   --->   Operation 63 'br' <Predicate = (!icmp_ln479)> <Delay = 0.00>

State 6 <SV = 3> <Delay = 1.76>
ST_6 : Operation 64 [1/1] (1.76ns)   --->   "br label %.preheader109" [firmware/nnet_utils/nnet_pooling_stream.h:494]   --->   Operation 64 'br' <Predicate = true> <Delay = 1.76>

State 7 <SV = 4> <Delay = 2.28>
ST_7 : Operation 65 [1/1] (0.00ns)   --->   "%j8_0 = phi i4 [ %j_26, %.preheader109.loopexit ], [ 0, %.preheader109.preheader ]"   --->   Operation 65 'phi' 'j8_0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 66 [1/1] (1.30ns)   --->   "%icmp_ln494 = icmp eq i4 %j8_0, -8" [firmware/nnet_utils/nnet_pooling_stream.h:494]   --->   Operation 66 'icmp' 'icmp_ln494' <Predicate = true> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 67 [1/1] (0.00ns)   --->   "%empty_133 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 8, i64 8)"   --->   Operation 67 'speclooptripcount' 'empty_133' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 68 [1/1] (1.73ns)   --->   "%j_26 = add i4 %j8_0, 1" [firmware/nnet_utils/nnet_pooling_stream.h:494]   --->   Operation 68 'add' 'j_26' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 69 [1/1] (0.00ns)   --->   "br i1 %icmp_ln494, label %.preheader106.preheader.loopexit, label %.preheader108.preheader" [firmware/nnet_utils/nnet_pooling_stream.h:494]   --->   Operation 69 'br' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 70 [1/1] (1.76ns)   --->   "br label %.preheader108" [firmware/nnet_utils/nnet_pooling_stream.h:495]   --->   Operation 70 'br' <Predicate = (!icmp_ln494)> <Delay = 1.76>
ST_7 : Operation 71 [1/1] (0.00ns)   --->   "br label %.preheader106.preheader"   --->   Operation 71 'br' <Predicate = (icmp_ln494)> <Delay = 0.00>

State 8 <SV = 5> <Delay = 1.73>
ST_8 : Operation 72 [1/1] (0.00ns)   --->   "%k9_0 = phi i4 [ %k_7, %hls_label_92 ], [ 0, %.preheader108.preheader ]"   --->   Operation 72 'phi' 'k9_0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 73 [1/1] (1.30ns)   --->   "%icmp_ln495 = icmp eq i4 %k9_0, -8" [firmware/nnet_utils/nnet_pooling_stream.h:495]   --->   Operation 73 'icmp' 'icmp_ln495' <Predicate = true> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 74 [1/1] (0.00ns)   --->   "%empty_134 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 8, i64 8)"   --->   Operation 74 'speclooptripcount' 'empty_134' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 75 [1/1] (1.73ns)   --->   "%k_7 = add i4 %k9_0, 1" [firmware/nnet_utils/nnet_pooling_stream.h:495]   --->   Operation 75 'add' 'k_7' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 76 [1/1] (0.00ns)   --->   "br i1 %icmp_ln495, label %.preheader107.preheader, label %hls_label_92" [firmware/nnet_utils/nnet_pooling_stream.h:495]   --->   Operation 76 'br' <Predicate = true> <Delay = 0.00>

State 9 <SV = 6> <Delay = 2.18>
ST_9 : Operation 77 [1/1] (2.18ns)   --->   "%tmp_V_90 = call i32 @_ssdm_op_Read.ap_fifo.volatile.i32P(i32* %data_V_V)" [firmware/nnet_utils/nnet_pooling_stream.h:497]   --->   Operation 77 'read' 'tmp_V_90' <Predicate = (!icmp_ln495)> <Delay = 2.18> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 3> <FIFO>

State 10 <SV = 7> <Delay = 2.32>
ST_10 : Operation 78 [1/1] (0.00ns)   --->   "%tmp_s = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str199)" [firmware/nnet_utils/nnet_pooling_stream.h:495]   --->   Operation 78 'specregionbegin' 'tmp_s' <Predicate = (!icmp_ln495)> <Delay = 0.00>
ST_10 : Operation 79 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str35) nounwind" [firmware/nnet_utils/nnet_pooling_stream.h:496]   --->   Operation 79 'specpipeline' <Predicate = (!icmp_ln495)> <Delay = 0.00>
ST_10 : Operation 80 [1/1] (0.00ns)   --->   "%zext_ln498 = zext i4 %k9_0 to i64" [firmware/nnet_utils/nnet_pooling_stream.h:498]   --->   Operation 80 'zext' 'zext_ln498' <Predicate = (!icmp_ln495)> <Delay = 0.00>
ST_10 : Operation 81 [1/1] (0.00ns)   --->   "%memory2_V_addr = getelementptr [8 x i32]* %memory2_V, i64 0, i64 %zext_ln498" [firmware/nnet_utils/nnet_pooling_stream.h:498]   --->   Operation 81 'getelementptr' 'memory2_V_addr' <Predicate = (!icmp_ln495)> <Delay = 0.00>
ST_10 : Operation 82 [1/1] (2.32ns)   --->   "store i32 %tmp_V_90, i32* %memory2_V_addr, align 4" [firmware/nnet_utils/nnet_pooling_stream.h:498]   --->   Operation 82 'store' <Predicate = (!icmp_ln495)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_10 : Operation 83 [1/1] (0.00ns)   --->   "%empty_135 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str199, i32 %tmp_s)" [firmware/nnet_utils/nnet_pooling_stream.h:499]   --->   Operation 83 'specregionend' 'empty_135' <Predicate = (!icmp_ln495)> <Delay = 0.00>
ST_10 : Operation 84 [1/1] (0.00ns)   --->   "br label %.preheader108" [firmware/nnet_utils/nnet_pooling_stream.h:495]   --->   Operation 84 'br' <Predicate = (!icmp_ln495)> <Delay = 0.00>

State 11 <SV = 6> <Delay = 1.76>
ST_11 : Operation 85 [1/1] (0.00ns)   --->   "%tmp_8 = call i7 @_ssdm_op_BitConcatenate.i7.i4.i3(i4 %j8_0, i3 0)" [firmware/nnet_utils/nnet_pooling_stream.h:502]   --->   Operation 85 'bitconcatenate' 'tmp_8' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 86 [1/1] (0.00ns)   --->   "%zext_ln500 = zext i7 %tmp_8 to i8" [firmware/nnet_utils/nnet_pooling_stream.h:500]   --->   Operation 86 'zext' 'zext_ln500' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 87 [1/1] (1.76ns)   --->   "br label %.preheader107" [firmware/nnet_utils/nnet_pooling_stream.h:500]   --->   Operation 87 'br' <Predicate = true> <Delay = 1.76>

State 12 <SV = 7> <Delay = 2.28>
ST_12 : Operation 88 [1/1] (0.00ns)   --->   "%k10_0 = phi i4 [ %k_8, %hls_label_93 ], [ 0, %.preheader107.preheader ]"   --->   Operation 88 'phi' 'k10_0' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 89 [1/1] (1.30ns)   --->   "%icmp_ln500 = icmp eq i4 %k10_0, -8" [firmware/nnet_utils/nnet_pooling_stream.h:500]   --->   Operation 89 'icmp' 'icmp_ln500' <Predicate = true> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 90 [1/1] (0.00ns)   --->   "%empty_136 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 8, i64 8)"   --->   Operation 90 'speclooptripcount' 'empty_136' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 91 [1/1] (1.73ns)   --->   "%k_8 = add i4 %k10_0, 1" [firmware/nnet_utils/nnet_pooling_stream.h:500]   --->   Operation 91 'add' 'k_8' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 92 [1/1] (0.00ns)   --->   "br i1 %icmp_ln500, label %.preheader109.loopexit, label %hls_label_93" [firmware/nnet_utils/nnet_pooling_stream.h:500]   --->   Operation 92 'br' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 93 [1/1] (0.00ns)   --->   "%zext_ln203_11 = zext i4 %k10_0 to i8" [firmware/nnet_utils/nnet_pooling_stream.h:502]   --->   Operation 93 'zext' 'zext_ln203_11' <Predicate = (!icmp_ln500)> <Delay = 0.00>
ST_12 : Operation 94 [1/1] (1.87ns)   --->   "%add_ln203_4 = add i8 %zext_ln500, %zext_ln203_11" [firmware/nnet_utils/nnet_pooling_stream.h:502]   --->   Operation 94 'add' 'add_ln203_4' <Predicate = (!icmp_ln500)> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 8> <Delay = 3.25>
ST_13 : Operation 95 [1/1] (0.00ns)   --->   "%zext_ln203_12 = zext i8 %add_ln203_4 to i64" [firmware/nnet_utils/nnet_pooling_stream.h:502]   --->   Operation 95 'zext' 'zext_ln203_12' <Predicate = (!icmp_ln500)> <Delay = 0.00>
ST_13 : Operation 96 [1/1] (0.00ns)   --->   "%memory1_0_V_addr_3 = getelementptr [64 x i32]* %memory1_0_V, i64 0, i64 %zext_ln203_12" [firmware/nnet_utils/nnet_pooling_stream.h:502]   --->   Operation 96 'getelementptr' 'memory1_0_V_addr_3' <Predicate = (!icmp_ln500)> <Delay = 0.00>
ST_13 : Operation 97 [1/1] (0.00ns)   --->   "%memory1_1_V_addr_3 = getelementptr [64 x i32]* %memory1_1_V, i64 0, i64 %zext_ln203_12" [firmware/nnet_utils/nnet_pooling_stream.h:503]   --->   Operation 97 'getelementptr' 'memory1_1_V_addr_3' <Predicate = (!icmp_ln500)> <Delay = 0.00>
ST_13 : Operation 98 [2/2] (3.25ns)   --->   "%max_V = load i32* %memory1_0_V_addr_3, align 4" [firmware/nnet_utils/nnet_pooling_stream.h:502]   --->   Operation 98 'load' 'max_V' <Predicate = (!icmp_ln500)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_13 : Operation 99 [2/2] (3.25ns)   --->   "%pool_1_V = load i32* %memory1_1_V_addr_3, align 4" [firmware/nnet_utils/nnet_pooling_stream.h:503]   --->   Operation 99 'load' 'pool_1_V' <Predicate = (!icmp_ln500)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>

State 14 <SV = 9> <Delay = 3.25>
ST_14 : Operation 100 [1/1] (0.00ns)   --->   "%zext_ln502 = zext i4 %k10_0 to i64" [firmware/nnet_utils/nnet_pooling_stream.h:502]   --->   Operation 100 'zext' 'zext_ln502' <Predicate = (!icmp_ln500)> <Delay = 0.00>
ST_14 : Operation 101 [1/2] (3.25ns)   --->   "%max_V = load i32* %memory1_0_V_addr_3, align 4" [firmware/nnet_utils/nnet_pooling_stream.h:502]   --->   Operation 101 'load' 'max_V' <Predicate = (!icmp_ln500)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_14 : Operation 102 [1/2] (3.25ns)   --->   "%pool_1_V = load i32* %memory1_1_V_addr_3, align 4" [firmware/nnet_utils/nnet_pooling_stream.h:503]   --->   Operation 102 'load' 'pool_1_V' <Predicate = (!icmp_ln500)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_14 : Operation 103 [1/1] (0.00ns)   --->   "%memory2_V_addr_3 = getelementptr [8 x i32]* %memory2_V, i64 0, i64 %zext_ln502" [firmware/nnet_utils/nnet_pooling_stream.h:504]   --->   Operation 103 'getelementptr' 'memory2_V_addr_3' <Predicate = (!icmp_ln500)> <Delay = 0.00>
ST_14 : Operation 104 [2/2] (2.32ns)   --->   "%pool_2_V = load i32* %memory2_V_addr_3, align 4" [firmware/nnet_utils/nnet_pooling_stream.h:504]   --->   Operation 104 'load' 'pool_2_V' <Predicate = (!icmp_ln500)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>

State 15 <SV = 10> <Delay = 3.17>
ST_15 : Operation 105 [1/2] (2.32ns)   --->   "%pool_2_V = load i32* %memory2_V_addr_3, align 4" [firmware/nnet_utils/nnet_pooling_stream.h:504]   --->   Operation 105 'load' 'pool_2_V' <Predicate = (!icmp_ln500)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_15 : Operation 106 [1/1] (2.47ns)   --->   "%icmp_ln1494 = icmp sgt i32 %pool_1_V, %max_V" [firmware/nnet_utils/nnet_pooling_stream.h:510]   --->   Operation 106 'icmp' 'icmp_ln1494' <Predicate = (!icmp_ln500)> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 107 [1/1] (0.69ns)   --->   "%select_ln510 = select i1 %icmp_ln1494, i32 %pool_1_V, i32 %max_V" [firmware/nnet_utils/nnet_pooling_stream.h:510]   --->   Operation 107 'select' 'select_ln510' <Predicate = (!icmp_ln500)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 16 <SV = 11> <Delay = 3.17>
ST_16 : Operation 108 [1/1] (2.18ns)   --->   "%tmp_V_91 = call i32 @_ssdm_op_Read.ap_fifo.volatile.i32P(i32* %data_V_V)" [firmware/nnet_utils/nnet_pooling_stream.h:505]   --->   Operation 108 'read' 'tmp_V_91' <Predicate = (!icmp_ln500)> <Delay = 2.18> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 3> <FIFO>
ST_16 : Operation 109 [1/1] (2.47ns)   --->   "%icmp_ln1494_1 = icmp sgt i32 %pool_2_V, %select_ln510" [firmware/nnet_utils/nnet_pooling_stream.h:510]   --->   Operation 109 'icmp' 'icmp_ln1494_1' <Predicate = (!icmp_ln500)> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 110 [1/1] (0.69ns)   --->   "%select_ln510_5 = select i1 %icmp_ln1494_1, i32 %pool_2_V, i32 %select_ln510" [firmware/nnet_utils/nnet_pooling_stream.h:510]   --->   Operation 110 'select' 'select_ln510_5' <Predicate = (!icmp_ln500)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 17 <SV = 12> <Delay = 3.17>
ST_17 : Operation 111 [1/1] (2.47ns)   --->   "%icmp_ln1494_2 = icmp sgt i32 %tmp_V_91, %select_ln510_5" [firmware/nnet_utils/nnet_pooling_stream.h:510]   --->   Operation 111 'icmp' 'icmp_ln1494_2' <Predicate = (!icmp_ln500)> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 112 [1/1] (0.69ns)   --->   "%tmp_V = select i1 %icmp_ln1494_2, i32 %tmp_V_91, i32 %select_ln510_5" [firmware/nnet_utils/nnet_pooling_stream.h:510]   --->   Operation 112 'select' 'tmp_V' <Predicate = (!icmp_ln500)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 18 <SV = 13> <Delay = 2.18>
ST_18 : Operation 113 [1/1] (0.00ns)   --->   "%tmp_9 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str200)" [firmware/nnet_utils/nnet_pooling_stream.h:500]   --->   Operation 113 'specregionbegin' 'tmp_9' <Predicate = (!icmp_ln500)> <Delay = 0.00>
ST_18 : Operation 114 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str35) nounwind" [firmware/nnet_utils/nnet_pooling_stream.h:501]   --->   Operation 114 'specpipeline' <Predicate = (!icmp_ln500)> <Delay = 0.00>
ST_18 : Operation 115 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i32P(i32* %res_V_V, i32 %tmp_V)" [firmware/nnet_utils/nnet_pooling_stream.h:512]   --->   Operation 115 'write' <Predicate = (!icmp_ln500)> <Delay = 2.18> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 3> <FIFO>
ST_18 : Operation 116 [1/1] (0.00ns)   --->   "%empty_137 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str200, i32 %tmp_9)" [firmware/nnet_utils/nnet_pooling_stream.h:513]   --->   Operation 116 'specregionend' 'empty_137' <Predicate = (!icmp_ln500)> <Delay = 0.00>
ST_18 : Operation 117 [1/1] (0.00ns)   --->   "br label %.preheader107" [firmware/nnet_utils/nnet_pooling_stream.h:500]   --->   Operation 117 'br' <Predicate = (!icmp_ln500)> <Delay = 0.00>

State 19 <SV = 8> <Delay = 0.00>
ST_19 : Operation 118 [1/1] (0.00ns)   --->   "br label %.preheader109"   --->   Operation 118 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ data_V_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ res_V_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
specinterface_ln0  (specinterface    ) [ 00000000000000000000]
specinterface_ln0  (specinterface    ) [ 00000000000000000000]
memory1_0_V        (alloca           ) [ 00111111111111111111]
memory1_1_V        (alloca           ) [ 00111111111111111111]
memory2_V          (alloca           ) [ 00111111111111111111]
br_ln477           (br               ) [ 01111111111111111111]
i_0                (phi              ) [ 00100000000000000000]
icmp_ln477         (icmp             ) [ 00111111111111111111]
empty              (speclooptripcount) [ 00000000000000000000]
i                  (add              ) [ 01111111111111111111]
br_ln477           (br               ) [ 00000000000000000000]
br_ln479           (br               ) [ 00111111111111111111]
ret_ln529          (ret              ) [ 00000000000000000000]
indvar_flatten     (phi              ) [ 00010000000000000000]
j_0                (phi              ) [ 00010000000000000000]
k_0                (phi              ) [ 00010000000000000000]
icmp_ln479         (icmp             ) [ 00111111111111111111]
add_ln479          (add              ) [ 00111111111111111111]
br_ln479           (br               ) [ 00000000000000000000]
j                  (add              ) [ 00000000000000000000]
icmp_ln480         (icmp             ) [ 00000000000000000000]
select_ln203       (select           ) [ 00011000000000000000]
select_ln203_4     (select           ) [ 00111111111111111111]
trunc_ln203        (trunc            ) [ 00011100000000000000]
zext_ln203_mid2_v  (partselect       ) [ 00011000000000000000]
br_ln483           (br               ) [ 00000000000000000000]
k                  (add              ) [ 00111111111111111111]
tmp_7              (bitconcatenate   ) [ 00000000000000000000]
zext_ln480         (zext             ) [ 00000000000000000000]
tmp_V_89           (read             ) [ 00010100000000000000]
zext_ln203         (zext             ) [ 00000000000000000000]
add_ln203          (add              ) [ 00010100000000000000]
empty_132          (speclooptripcount) [ 00000000000000000000]
tmp                (specregionbegin  ) [ 00000000000000000000]
specpipeline_ln481 (specpipeline     ) [ 00000000000000000000]
zext_ln203_10      (zext             ) [ 00000000000000000000]
memory1_0_V_addr   (getelementptr    ) [ 00000000000000000000]
memory1_1_V_addr   (getelementptr    ) [ 00000000000000000000]
store_ln483        (store            ) [ 00000000000000000000]
br_ln483           (br               ) [ 00000000000000000000]
store_ln483        (store            ) [ 00000000000000000000]
br_ln483           (br               ) [ 00000000000000000000]
empty_131          (specregionend    ) [ 00000000000000000000]
br_ln480           (br               ) [ 00111111111111111111]
br_ln494           (br               ) [ 00111111111111111111]
j8_0               (phi              ) [ 00000001111100000000]
icmp_ln494         (icmp             ) [ 00111111111111111111]
empty_133          (speclooptripcount) [ 00000000000000000000]
j_26               (add              ) [ 00111111111111111111]
br_ln494           (br               ) [ 00000000000000000000]
br_ln495           (br               ) [ 00111111111111111111]
br_ln0             (br               ) [ 01111111111111111111]
k9_0               (phi              ) [ 00000000111000000000]
icmp_ln495         (icmp             ) [ 00111111111111111111]
empty_134          (speclooptripcount) [ 00000000000000000000]
k_7                (add              ) [ 00111111111111111111]
br_ln495           (br               ) [ 00000000000000000000]
tmp_V_90           (read             ) [ 00000000101000000000]
tmp_s              (specregionbegin  ) [ 00000000000000000000]
specpipeline_ln496 (specpipeline     ) [ 00000000000000000000]
zext_ln498         (zext             ) [ 00000000000000000000]
memory2_V_addr     (getelementptr    ) [ 00000000000000000000]
store_ln498        (store            ) [ 00000000000000000000]
empty_135          (specregionend    ) [ 00000000000000000000]
br_ln495           (br               ) [ 00111111111111111111]
tmp_8              (bitconcatenate   ) [ 00000000000000000000]
zext_ln500         (zext             ) [ 00000000000011111110]
br_ln500           (br               ) [ 00111111111111111111]
k10_0              (phi              ) [ 00000000000011100000]
icmp_ln500         (icmp             ) [ 00111111111111111111]
empty_136          (speclooptripcount) [ 00000000000000000000]
k_8                (add              ) [ 00111111111111111111]
br_ln500           (br               ) [ 00000000000000000000]
zext_ln203_11      (zext             ) [ 00000000000000000000]
add_ln203_4        (add              ) [ 00000000000011000000]
zext_ln203_12      (zext             ) [ 00000000000000000000]
memory1_0_V_addr_3 (getelementptr    ) [ 00000000000010100000]
memory1_1_V_addr_3 (getelementptr    ) [ 00000000000010100000]
zext_ln502         (zext             ) [ 00000000000000000000]
max_V              (load             ) [ 00000000000010010000]
pool_1_V           (load             ) [ 00000000000010010000]
memory2_V_addr_3   (getelementptr    ) [ 00000000000010010000]
pool_2_V           (load             ) [ 00000000000010001000]
icmp_ln1494        (icmp             ) [ 00000000000000000000]
select_ln510       (select           ) [ 00000000000010001000]
tmp_V_91           (read             ) [ 00000000000010000100]
icmp_ln1494_1      (icmp             ) [ 00000000000000000000]
select_ln510_5     (select           ) [ 00000000000010000100]
icmp_ln1494_2      (icmp             ) [ 00000000000000000000]
tmp_V              (select           ) [ 00000000000010000010]
tmp_9              (specregionbegin  ) [ 00000000000000000000]
specpipeline_ln501 (specpipeline     ) [ 00000000000000000000]
write_ln512        (write            ) [ 00000000000000000000]
empty_137          (specregionend    ) [ 00000000000000000000]
br_ln500           (br               ) [ 00111111111111111111]
br_ln0             (br               ) [ 00111111111111111111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="data_V_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_V_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="res_V_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="res_V_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i4.i5.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i7.i4.i3"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i32P"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str197"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str35"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str199"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str200"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i32P"/></StgValue>
</bind>
</comp>

<comp id="72" class="1004" name="memory1_0_V_alloca_fu_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="1" slack="0"/>
<pin id="74" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="memory1_0_V/1 "/>
</bind>
</comp>

<comp id="76" class="1004" name="memory1_1_V_alloca_fu_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="1" slack="0"/>
<pin id="78" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="memory1_1_V/1 "/>
</bind>
</comp>

<comp id="80" class="1004" name="memory2_V_alloca_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="1" slack="0"/>
<pin id="82" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="memory2_V/1 "/>
</bind>
</comp>

<comp id="84" class="1004" name="grp_read_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="32" slack="0"/>
<pin id="86" dir="0" index="1" bw="32" slack="0"/>
<pin id="87" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_V_89/4 tmp_V_90/9 tmp_V_91/16 "/>
</bind>
</comp>

<comp id="90" class="1004" name="write_ln512_write_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="0" slack="0"/>
<pin id="92" dir="0" index="1" bw="32" slack="0"/>
<pin id="93" dir="0" index="2" bw="32" slack="1"/>
<pin id="94" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln512/18 "/>
</bind>
</comp>

<comp id="97" class="1004" name="memory1_0_V_addr_gep_fu_97">
<pin_list>
<pin id="98" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="99" dir="0" index="1" bw="1" slack="0"/>
<pin id="100" dir="0" index="2" bw="8" slack="0"/>
<pin id="101" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="memory1_0_V_addr/5 "/>
</bind>
</comp>

<comp id="103" class="1004" name="memory1_1_V_addr_gep_fu_103">
<pin_list>
<pin id="104" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="105" dir="0" index="1" bw="1" slack="0"/>
<pin id="106" dir="0" index="2" bw="8" slack="0"/>
<pin id="107" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="memory1_1_V_addr/5 "/>
</bind>
</comp>

<comp id="109" class="1004" name="grp_access_fu_109">
<pin_list>
<pin id="110" dir="0" index="0" bw="6" slack="0"/>
<pin id="111" dir="0" index="1" bw="32" slack="1"/>
<pin id="112" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="113" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="store_ln483/5 max_V/13 "/>
</bind>
</comp>

<comp id="115" class="1004" name="grp_access_fu_115">
<pin_list>
<pin id="116" dir="0" index="0" bw="6" slack="0"/>
<pin id="117" dir="0" index="1" bw="32" slack="1"/>
<pin id="118" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="119" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="store_ln483/5 pool_1_V/13 "/>
</bind>
</comp>

<comp id="121" class="1004" name="memory2_V_addr_gep_fu_121">
<pin_list>
<pin id="122" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="123" dir="0" index="1" bw="1" slack="0"/>
<pin id="124" dir="0" index="2" bw="4" slack="0"/>
<pin id="125" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="memory2_V_addr/10 "/>
</bind>
</comp>

<comp id="127" class="1004" name="grp_access_fu_127">
<pin_list>
<pin id="128" dir="0" index="0" bw="3" slack="0"/>
<pin id="129" dir="0" index="1" bw="32" slack="1"/>
<pin id="130" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="131" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="store_ln498/10 pool_2_V/14 "/>
</bind>
</comp>

<comp id="133" class="1004" name="memory1_0_V_addr_3_gep_fu_133">
<pin_list>
<pin id="134" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="135" dir="0" index="1" bw="1" slack="0"/>
<pin id="136" dir="0" index="2" bw="8" slack="0"/>
<pin id="137" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="memory1_0_V_addr_3/13 "/>
</bind>
</comp>

<comp id="139" class="1004" name="memory1_1_V_addr_3_gep_fu_139">
<pin_list>
<pin id="140" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="141" dir="0" index="1" bw="1" slack="0"/>
<pin id="142" dir="0" index="2" bw="8" slack="0"/>
<pin id="143" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="memory1_1_V_addr_3/13 "/>
</bind>
</comp>

<comp id="147" class="1004" name="memory2_V_addr_3_gep_fu_147">
<pin_list>
<pin id="148" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="149" dir="0" index="1" bw="1" slack="0"/>
<pin id="150" dir="0" index="2" bw="4" slack="0"/>
<pin id="151" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="memory2_V_addr_3/14 "/>
</bind>
</comp>

<comp id="154" class="1005" name="i_0_reg_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="4" slack="1"/>
<pin id="156" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="i_0 (phireg) "/>
</bind>
</comp>

<comp id="158" class="1004" name="i_0_phi_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="1" slack="1"/>
<pin id="160" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="161" dir="0" index="2" bw="4" slack="0"/>
<pin id="162" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="163" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_0/2 "/>
</bind>
</comp>

<comp id="165" class="1005" name="indvar_flatten_reg_165">
<pin_list>
<pin id="166" dir="0" index="0" bw="8" slack="1"/>
<pin id="167" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten (phireg) "/>
</bind>
</comp>

<comp id="169" class="1004" name="indvar_flatten_phi_fu_169">
<pin_list>
<pin id="170" dir="0" index="0" bw="8" slack="0"/>
<pin id="171" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="172" dir="0" index="2" bw="1" slack="1"/>
<pin id="173" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="174" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten/3 "/>
</bind>
</comp>

<comp id="176" class="1005" name="j_0_reg_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="5" slack="1"/>
<pin id="178" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="j_0 (phireg) "/>
</bind>
</comp>

<comp id="180" class="1004" name="j_0_phi_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="5" slack="0"/>
<pin id="182" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="183" dir="0" index="2" bw="1" slack="1"/>
<pin id="184" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="185" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j_0/3 "/>
</bind>
</comp>

<comp id="187" class="1005" name="k_0_reg_187">
<pin_list>
<pin id="188" dir="0" index="0" bw="4" slack="1"/>
<pin id="189" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="k_0 (phireg) "/>
</bind>
</comp>

<comp id="191" class="1004" name="k_0_phi_fu_191">
<pin_list>
<pin id="192" dir="0" index="0" bw="4" slack="0"/>
<pin id="193" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="194" dir="0" index="2" bw="1" slack="1"/>
<pin id="195" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="196" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="k_0/3 "/>
</bind>
</comp>

<comp id="198" class="1005" name="j8_0_reg_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="4" slack="1"/>
<pin id="200" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="j8_0 (phireg) "/>
</bind>
</comp>

<comp id="202" class="1004" name="j8_0_phi_fu_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="4" slack="0"/>
<pin id="204" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="205" dir="0" index="2" bw="1" slack="1"/>
<pin id="206" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="207" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j8_0/7 "/>
</bind>
</comp>

<comp id="210" class="1005" name="k9_0_reg_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="4" slack="1"/>
<pin id="212" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="k9_0 (phireg) "/>
</bind>
</comp>

<comp id="214" class="1004" name="k9_0_phi_fu_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="4" slack="0"/>
<pin id="216" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="217" dir="0" index="2" bw="1" slack="1"/>
<pin id="218" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="219" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="k9_0/8 "/>
</bind>
</comp>

<comp id="222" class="1005" name="k10_0_reg_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="4" slack="1"/>
<pin id="224" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="k10_0 (phireg) "/>
</bind>
</comp>

<comp id="226" class="1004" name="k10_0_phi_fu_226">
<pin_list>
<pin id="227" dir="0" index="0" bw="4" slack="0"/>
<pin id="228" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="229" dir="0" index="2" bw="1" slack="1"/>
<pin id="230" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="231" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="k10_0/12 "/>
</bind>
</comp>

<comp id="234" class="1005" name="reg_234">
<pin_list>
<pin id="235" dir="0" index="0" bw="32" slack="1"/>
<pin id="236" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_V_89 tmp_V_90 tmp_V_91 "/>
</bind>
</comp>

<comp id="241" class="1004" name="icmp_ln477_fu_241">
<pin_list>
<pin id="242" dir="0" index="0" bw="4" slack="0"/>
<pin id="243" dir="0" index="1" bw="4" slack="0"/>
<pin id="244" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln477/2 "/>
</bind>
</comp>

<comp id="247" class="1004" name="i_fu_247">
<pin_list>
<pin id="248" dir="0" index="0" bw="4" slack="0"/>
<pin id="249" dir="0" index="1" bw="1" slack="0"/>
<pin id="250" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i/2 "/>
</bind>
</comp>

<comp id="253" class="1004" name="icmp_ln479_fu_253">
<pin_list>
<pin id="254" dir="0" index="0" bw="8" slack="0"/>
<pin id="255" dir="0" index="1" bw="8" slack="0"/>
<pin id="256" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln479/3 "/>
</bind>
</comp>

<comp id="259" class="1004" name="add_ln479_fu_259">
<pin_list>
<pin id="260" dir="0" index="0" bw="8" slack="0"/>
<pin id="261" dir="0" index="1" bw="1" slack="0"/>
<pin id="262" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln479/3 "/>
</bind>
</comp>

<comp id="265" class="1004" name="j_fu_265">
<pin_list>
<pin id="266" dir="0" index="0" bw="1" slack="0"/>
<pin id="267" dir="0" index="1" bw="5" slack="0"/>
<pin id="268" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j/3 "/>
</bind>
</comp>

<comp id="271" class="1004" name="icmp_ln480_fu_271">
<pin_list>
<pin id="272" dir="0" index="0" bw="4" slack="0"/>
<pin id="273" dir="0" index="1" bw="4" slack="0"/>
<pin id="274" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln480/3 "/>
</bind>
</comp>

<comp id="277" class="1004" name="select_ln203_fu_277">
<pin_list>
<pin id="278" dir="0" index="0" bw="1" slack="0"/>
<pin id="279" dir="0" index="1" bw="4" slack="0"/>
<pin id="280" dir="0" index="2" bw="4" slack="0"/>
<pin id="281" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln203/3 "/>
</bind>
</comp>

<comp id="285" class="1004" name="select_ln203_4_fu_285">
<pin_list>
<pin id="286" dir="0" index="0" bw="1" slack="0"/>
<pin id="287" dir="0" index="1" bw="5" slack="0"/>
<pin id="288" dir="0" index="2" bw="5" slack="0"/>
<pin id="289" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln203_4/3 "/>
</bind>
</comp>

<comp id="293" class="1004" name="trunc_ln203_fu_293">
<pin_list>
<pin id="294" dir="0" index="0" bw="5" slack="0"/>
<pin id="295" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln203/3 "/>
</bind>
</comp>

<comp id="297" class="1004" name="zext_ln203_mid2_v_fu_297">
<pin_list>
<pin id="298" dir="0" index="0" bw="4" slack="0"/>
<pin id="299" dir="0" index="1" bw="5" slack="0"/>
<pin id="300" dir="0" index="2" bw="1" slack="0"/>
<pin id="301" dir="0" index="3" bw="4" slack="0"/>
<pin id="302" dir="1" index="4" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="zext_ln203_mid2_v/3 "/>
</bind>
</comp>

<comp id="307" class="1004" name="k_fu_307">
<pin_list>
<pin id="308" dir="0" index="0" bw="4" slack="0"/>
<pin id="309" dir="0" index="1" bw="1" slack="0"/>
<pin id="310" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="k/3 "/>
</bind>
</comp>

<comp id="313" class="1004" name="tmp_7_fu_313">
<pin_list>
<pin id="314" dir="0" index="0" bw="7" slack="0"/>
<pin id="315" dir="0" index="1" bw="4" slack="1"/>
<pin id="316" dir="0" index="2" bw="1" slack="0"/>
<pin id="317" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_7/4 "/>
</bind>
</comp>

<comp id="320" class="1004" name="zext_ln480_fu_320">
<pin_list>
<pin id="321" dir="0" index="0" bw="7" slack="0"/>
<pin id="322" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln480/4 "/>
</bind>
</comp>

<comp id="324" class="1004" name="zext_ln203_fu_324">
<pin_list>
<pin id="325" dir="0" index="0" bw="4" slack="1"/>
<pin id="326" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln203/4 "/>
</bind>
</comp>

<comp id="327" class="1004" name="add_ln203_fu_327">
<pin_list>
<pin id="328" dir="0" index="0" bw="7" slack="0"/>
<pin id="329" dir="0" index="1" bw="4" slack="0"/>
<pin id="330" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln203/4 "/>
</bind>
</comp>

<comp id="333" class="1004" name="zext_ln203_10_fu_333">
<pin_list>
<pin id="334" dir="0" index="0" bw="8" slack="1"/>
<pin id="335" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln203_10/5 "/>
</bind>
</comp>

<comp id="338" class="1004" name="icmp_ln494_fu_338">
<pin_list>
<pin id="339" dir="0" index="0" bw="4" slack="0"/>
<pin id="340" dir="0" index="1" bw="4" slack="0"/>
<pin id="341" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln494/7 "/>
</bind>
</comp>

<comp id="344" class="1004" name="j_26_fu_344">
<pin_list>
<pin id="345" dir="0" index="0" bw="4" slack="0"/>
<pin id="346" dir="0" index="1" bw="1" slack="0"/>
<pin id="347" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j_26/7 "/>
</bind>
</comp>

<comp id="350" class="1004" name="icmp_ln495_fu_350">
<pin_list>
<pin id="351" dir="0" index="0" bw="4" slack="0"/>
<pin id="352" dir="0" index="1" bw="4" slack="0"/>
<pin id="353" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln495/8 "/>
</bind>
</comp>

<comp id="356" class="1004" name="k_7_fu_356">
<pin_list>
<pin id="357" dir="0" index="0" bw="4" slack="0"/>
<pin id="358" dir="0" index="1" bw="1" slack="0"/>
<pin id="359" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="k_7/8 "/>
</bind>
</comp>

<comp id="362" class="1004" name="zext_ln498_fu_362">
<pin_list>
<pin id="363" dir="0" index="0" bw="4" slack="2"/>
<pin id="364" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln498/10 "/>
</bind>
</comp>

<comp id="367" class="1004" name="tmp_8_fu_367">
<pin_list>
<pin id="368" dir="0" index="0" bw="7" slack="0"/>
<pin id="369" dir="0" index="1" bw="4" slack="2"/>
<pin id="370" dir="0" index="2" bw="1" slack="0"/>
<pin id="371" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_8/11 "/>
</bind>
</comp>

<comp id="375" class="1004" name="zext_ln500_fu_375">
<pin_list>
<pin id="376" dir="0" index="0" bw="7" slack="0"/>
<pin id="377" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln500/11 "/>
</bind>
</comp>

<comp id="379" class="1004" name="icmp_ln500_fu_379">
<pin_list>
<pin id="380" dir="0" index="0" bw="4" slack="0"/>
<pin id="381" dir="0" index="1" bw="4" slack="0"/>
<pin id="382" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln500/12 "/>
</bind>
</comp>

<comp id="385" class="1004" name="k_8_fu_385">
<pin_list>
<pin id="386" dir="0" index="0" bw="4" slack="0"/>
<pin id="387" dir="0" index="1" bw="1" slack="0"/>
<pin id="388" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="k_8/12 "/>
</bind>
</comp>

<comp id="391" class="1004" name="zext_ln203_11_fu_391">
<pin_list>
<pin id="392" dir="0" index="0" bw="4" slack="0"/>
<pin id="393" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln203_11/12 "/>
</bind>
</comp>

<comp id="395" class="1004" name="add_ln203_4_fu_395">
<pin_list>
<pin id="396" dir="0" index="0" bw="7" slack="1"/>
<pin id="397" dir="0" index="1" bw="4" slack="0"/>
<pin id="398" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln203_4/12 "/>
</bind>
</comp>

<comp id="400" class="1004" name="zext_ln203_12_fu_400">
<pin_list>
<pin id="401" dir="0" index="0" bw="8" slack="1"/>
<pin id="402" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln203_12/13 "/>
</bind>
</comp>

<comp id="405" class="1004" name="zext_ln502_fu_405">
<pin_list>
<pin id="406" dir="0" index="0" bw="4" slack="2"/>
<pin id="407" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln502/14 "/>
</bind>
</comp>

<comp id="410" class="1004" name="icmp_ln1494_fu_410">
<pin_list>
<pin id="411" dir="0" index="0" bw="32" slack="1"/>
<pin id="412" dir="0" index="1" bw="32" slack="1"/>
<pin id="413" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1494/15 "/>
</bind>
</comp>

<comp id="414" class="1004" name="select_ln510_fu_414">
<pin_list>
<pin id="415" dir="0" index="0" bw="1" slack="0"/>
<pin id="416" dir="0" index="1" bw="32" slack="1"/>
<pin id="417" dir="0" index="2" bw="32" slack="1"/>
<pin id="418" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln510/15 "/>
</bind>
</comp>

<comp id="420" class="1004" name="icmp_ln1494_1_fu_420">
<pin_list>
<pin id="421" dir="0" index="0" bw="32" slack="1"/>
<pin id="422" dir="0" index="1" bw="32" slack="1"/>
<pin id="423" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1494_1/16 "/>
</bind>
</comp>

<comp id="424" class="1004" name="select_ln510_5_fu_424">
<pin_list>
<pin id="425" dir="0" index="0" bw="1" slack="0"/>
<pin id="426" dir="0" index="1" bw="32" slack="1"/>
<pin id="427" dir="0" index="2" bw="32" slack="1"/>
<pin id="428" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln510_5/16 "/>
</bind>
</comp>

<comp id="430" class="1004" name="icmp_ln1494_2_fu_430">
<pin_list>
<pin id="431" dir="0" index="0" bw="32" slack="1"/>
<pin id="432" dir="0" index="1" bw="32" slack="1"/>
<pin id="433" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1494_2/17 "/>
</bind>
</comp>

<comp id="435" class="1004" name="tmp_V_fu_435">
<pin_list>
<pin id="436" dir="0" index="0" bw="1" slack="0"/>
<pin id="437" dir="0" index="1" bw="32" slack="1"/>
<pin id="438" dir="0" index="2" bw="32" slack="1"/>
<pin id="439" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_V/17 "/>
</bind>
</comp>

<comp id="442" class="1005" name="icmp_ln477_reg_442">
<pin_list>
<pin id="443" dir="0" index="0" bw="1" slack="1"/>
<pin id="444" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln477 "/>
</bind>
</comp>

<comp id="446" class="1005" name="i_reg_446">
<pin_list>
<pin id="447" dir="0" index="0" bw="4" slack="0"/>
<pin id="448" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="451" class="1005" name="icmp_ln479_reg_451">
<pin_list>
<pin id="452" dir="0" index="0" bw="1" slack="1"/>
<pin id="453" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln479 "/>
</bind>
</comp>

<comp id="455" class="1005" name="add_ln479_reg_455">
<pin_list>
<pin id="456" dir="0" index="0" bw="8" slack="0"/>
<pin id="457" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="add_ln479 "/>
</bind>
</comp>

<comp id="460" class="1005" name="select_ln203_reg_460">
<pin_list>
<pin id="461" dir="0" index="0" bw="4" slack="1"/>
<pin id="462" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="select_ln203 "/>
</bind>
</comp>

<comp id="465" class="1005" name="select_ln203_4_reg_465">
<pin_list>
<pin id="466" dir="0" index="0" bw="5" slack="0"/>
<pin id="467" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="select_ln203_4 "/>
</bind>
</comp>

<comp id="470" class="1005" name="trunc_ln203_reg_470">
<pin_list>
<pin id="471" dir="0" index="0" bw="1" slack="2"/>
<pin id="472" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="trunc_ln203 "/>
</bind>
</comp>

<comp id="474" class="1005" name="zext_ln203_mid2_v_reg_474">
<pin_list>
<pin id="475" dir="0" index="0" bw="4" slack="1"/>
<pin id="476" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln203_mid2_v "/>
</bind>
</comp>

<comp id="479" class="1005" name="k_reg_479">
<pin_list>
<pin id="480" dir="0" index="0" bw="4" slack="0"/>
<pin id="481" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="k "/>
</bind>
</comp>

<comp id="484" class="1005" name="add_ln203_reg_484">
<pin_list>
<pin id="485" dir="0" index="0" bw="8" slack="1"/>
<pin id="486" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="add_ln203 "/>
</bind>
</comp>

<comp id="489" class="1005" name="icmp_ln494_reg_489">
<pin_list>
<pin id="490" dir="0" index="0" bw="1" slack="1"/>
<pin id="491" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln494 "/>
</bind>
</comp>

<comp id="493" class="1005" name="j_26_reg_493">
<pin_list>
<pin id="494" dir="0" index="0" bw="4" slack="0"/>
<pin id="495" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="j_26 "/>
</bind>
</comp>

<comp id="498" class="1005" name="icmp_ln495_reg_498">
<pin_list>
<pin id="499" dir="0" index="0" bw="1" slack="1"/>
<pin id="500" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln495 "/>
</bind>
</comp>

<comp id="502" class="1005" name="k_7_reg_502">
<pin_list>
<pin id="503" dir="0" index="0" bw="4" slack="0"/>
<pin id="504" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="k_7 "/>
</bind>
</comp>

<comp id="507" class="1005" name="zext_ln500_reg_507">
<pin_list>
<pin id="508" dir="0" index="0" bw="8" slack="1"/>
<pin id="509" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln500 "/>
</bind>
</comp>

<comp id="512" class="1005" name="icmp_ln500_reg_512">
<pin_list>
<pin id="513" dir="0" index="0" bw="1" slack="1"/>
<pin id="514" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln500 "/>
</bind>
</comp>

<comp id="516" class="1005" name="k_8_reg_516">
<pin_list>
<pin id="517" dir="0" index="0" bw="4" slack="0"/>
<pin id="518" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="k_8 "/>
</bind>
</comp>

<comp id="521" class="1005" name="add_ln203_4_reg_521">
<pin_list>
<pin id="522" dir="0" index="0" bw="8" slack="1"/>
<pin id="523" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="add_ln203_4 "/>
</bind>
</comp>

<comp id="526" class="1005" name="memory1_0_V_addr_3_reg_526">
<pin_list>
<pin id="527" dir="0" index="0" bw="6" slack="1"/>
<pin id="528" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="memory1_0_V_addr_3 "/>
</bind>
</comp>

<comp id="531" class="1005" name="memory1_1_V_addr_3_reg_531">
<pin_list>
<pin id="532" dir="0" index="0" bw="6" slack="1"/>
<pin id="533" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="memory1_1_V_addr_3 "/>
</bind>
</comp>

<comp id="536" class="1005" name="max_V_reg_536">
<pin_list>
<pin id="537" dir="0" index="0" bw="32" slack="1"/>
<pin id="538" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="max_V "/>
</bind>
</comp>

<comp id="542" class="1005" name="pool_1_V_reg_542">
<pin_list>
<pin id="543" dir="0" index="0" bw="32" slack="1"/>
<pin id="544" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="pool_1_V "/>
</bind>
</comp>

<comp id="548" class="1005" name="memory2_V_addr_3_reg_548">
<pin_list>
<pin id="549" dir="0" index="0" bw="3" slack="1"/>
<pin id="550" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="memory2_V_addr_3 "/>
</bind>
</comp>

<comp id="553" class="1005" name="pool_2_V_reg_553">
<pin_list>
<pin id="554" dir="0" index="0" bw="32" slack="1"/>
<pin id="555" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="pool_2_V "/>
</bind>
</comp>

<comp id="559" class="1005" name="select_ln510_reg_559">
<pin_list>
<pin id="560" dir="0" index="0" bw="32" slack="1"/>
<pin id="561" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="select_ln510 "/>
</bind>
</comp>

<comp id="565" class="1005" name="select_ln510_5_reg_565">
<pin_list>
<pin id="566" dir="0" index="0" bw="32" slack="1"/>
<pin id="567" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="select_ln510_5 "/>
</bind>
</comp>

<comp id="571" class="1005" name="tmp_V_reg_571">
<pin_list>
<pin id="572" dir="0" index="0" bw="32" slack="1"/>
<pin id="573" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_V "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="75"><net_src comp="16" pin="0"/><net_sink comp="72" pin=0"/></net>

<net id="79"><net_src comp="16" pin="0"/><net_sink comp="76" pin=0"/></net>

<net id="83"><net_src comp="16" pin="0"/><net_sink comp="80" pin=0"/></net>

<net id="88"><net_src comp="48" pin="0"/><net_sink comp="84" pin=0"/></net>

<net id="89"><net_src comp="0" pin="0"/><net_sink comp="84" pin=1"/></net>

<net id="95"><net_src comp="70" pin="0"/><net_sink comp="90" pin=0"/></net>

<net id="96"><net_src comp="2" pin="0"/><net_sink comp="90" pin=1"/></net>

<net id="102"><net_src comp="62" pin="0"/><net_sink comp="97" pin=1"/></net>

<net id="108"><net_src comp="62" pin="0"/><net_sink comp="103" pin=1"/></net>

<net id="114"><net_src comp="97" pin="3"/><net_sink comp="109" pin=0"/></net>

<net id="120"><net_src comp="103" pin="3"/><net_sink comp="115" pin=0"/></net>

<net id="126"><net_src comp="62" pin="0"/><net_sink comp="121" pin=1"/></net>

<net id="132"><net_src comp="121" pin="3"/><net_sink comp="127" pin=0"/></net>

<net id="138"><net_src comp="62" pin="0"/><net_sink comp="133" pin=1"/></net>

<net id="144"><net_src comp="62" pin="0"/><net_sink comp="139" pin=1"/></net>

<net id="145"><net_src comp="133" pin="3"/><net_sink comp="109" pin=0"/></net>

<net id="146"><net_src comp="139" pin="3"/><net_sink comp="115" pin=0"/></net>

<net id="152"><net_src comp="62" pin="0"/><net_sink comp="147" pin=1"/></net>

<net id="153"><net_src comp="147" pin="3"/><net_sink comp="127" pin=0"/></net>

<net id="157"><net_src comp="18" pin="0"/><net_sink comp="154" pin=0"/></net>

<net id="164"><net_src comp="154" pin="1"/><net_sink comp="158" pin=0"/></net>

<net id="168"><net_src comp="28" pin="0"/><net_sink comp="165" pin=0"/></net>

<net id="175"><net_src comp="165" pin="1"/><net_sink comp="169" pin=2"/></net>

<net id="179"><net_src comp="30" pin="0"/><net_sink comp="176" pin=0"/></net>

<net id="186"><net_src comp="176" pin="1"/><net_sink comp="180" pin=2"/></net>

<net id="190"><net_src comp="18" pin="0"/><net_sink comp="187" pin=0"/></net>

<net id="197"><net_src comp="187" pin="1"/><net_sink comp="191" pin=2"/></net>

<net id="201"><net_src comp="18" pin="0"/><net_sink comp="198" pin=0"/></net>

<net id="208"><net_src comp="198" pin="1"/><net_sink comp="202" pin=2"/></net>

<net id="209"><net_src comp="202" pin="4"/><net_sink comp="198" pin=0"/></net>

<net id="213"><net_src comp="18" pin="0"/><net_sink comp="210" pin=0"/></net>

<net id="220"><net_src comp="210" pin="1"/><net_sink comp="214" pin=2"/></net>

<net id="221"><net_src comp="214" pin="4"/><net_sink comp="210" pin=0"/></net>

<net id="225"><net_src comp="18" pin="0"/><net_sink comp="222" pin=0"/></net>

<net id="232"><net_src comp="222" pin="1"/><net_sink comp="226" pin=2"/></net>

<net id="233"><net_src comp="226" pin="4"/><net_sink comp="222" pin=0"/></net>

<net id="237"><net_src comp="84" pin="2"/><net_sink comp="234" pin=0"/></net>

<net id="238"><net_src comp="234" pin="1"/><net_sink comp="109" pin=1"/></net>

<net id="239"><net_src comp="234" pin="1"/><net_sink comp="115" pin=1"/></net>

<net id="240"><net_src comp="234" pin="1"/><net_sink comp="127" pin=1"/></net>

<net id="245"><net_src comp="158" pin="4"/><net_sink comp="241" pin=0"/></net>

<net id="246"><net_src comp="20" pin="0"/><net_sink comp="241" pin=1"/></net>

<net id="251"><net_src comp="158" pin="4"/><net_sink comp="247" pin=0"/></net>

<net id="252"><net_src comp="26" pin="0"/><net_sink comp="247" pin=1"/></net>

<net id="257"><net_src comp="169" pin="4"/><net_sink comp="253" pin=0"/></net>

<net id="258"><net_src comp="32" pin="0"/><net_sink comp="253" pin=1"/></net>

<net id="263"><net_src comp="169" pin="4"/><net_sink comp="259" pin=0"/></net>

<net id="264"><net_src comp="34" pin="0"/><net_sink comp="259" pin=1"/></net>

<net id="269"><net_src comp="36" pin="0"/><net_sink comp="265" pin=0"/></net>

<net id="270"><net_src comp="180" pin="4"/><net_sink comp="265" pin=1"/></net>

<net id="275"><net_src comp="191" pin="4"/><net_sink comp="271" pin=0"/></net>

<net id="276"><net_src comp="20" pin="0"/><net_sink comp="271" pin=1"/></net>

<net id="282"><net_src comp="271" pin="2"/><net_sink comp="277" pin=0"/></net>

<net id="283"><net_src comp="18" pin="0"/><net_sink comp="277" pin=1"/></net>

<net id="284"><net_src comp="191" pin="4"/><net_sink comp="277" pin=2"/></net>

<net id="290"><net_src comp="271" pin="2"/><net_sink comp="285" pin=0"/></net>

<net id="291"><net_src comp="265" pin="2"/><net_sink comp="285" pin=1"/></net>

<net id="292"><net_src comp="180" pin="4"/><net_sink comp="285" pin=2"/></net>

<net id="296"><net_src comp="285" pin="3"/><net_sink comp="293" pin=0"/></net>

<net id="303"><net_src comp="38" pin="0"/><net_sink comp="297" pin=0"/></net>

<net id="304"><net_src comp="285" pin="3"/><net_sink comp="297" pin=1"/></net>

<net id="305"><net_src comp="40" pin="0"/><net_sink comp="297" pin=2"/></net>

<net id="306"><net_src comp="42" pin="0"/><net_sink comp="297" pin=3"/></net>

<net id="311"><net_src comp="277" pin="3"/><net_sink comp="307" pin=0"/></net>

<net id="312"><net_src comp="26" pin="0"/><net_sink comp="307" pin=1"/></net>

<net id="318"><net_src comp="44" pin="0"/><net_sink comp="313" pin=0"/></net>

<net id="319"><net_src comp="46" pin="0"/><net_sink comp="313" pin=2"/></net>

<net id="323"><net_src comp="313" pin="3"/><net_sink comp="320" pin=0"/></net>

<net id="331"><net_src comp="320" pin="1"/><net_sink comp="327" pin=0"/></net>

<net id="332"><net_src comp="324" pin="1"/><net_sink comp="327" pin=1"/></net>

<net id="336"><net_src comp="333" pin="1"/><net_sink comp="97" pin=2"/></net>

<net id="337"><net_src comp="333" pin="1"/><net_sink comp="103" pin=2"/></net>

<net id="342"><net_src comp="202" pin="4"/><net_sink comp="338" pin=0"/></net>

<net id="343"><net_src comp="20" pin="0"/><net_sink comp="338" pin=1"/></net>

<net id="348"><net_src comp="202" pin="4"/><net_sink comp="344" pin=0"/></net>

<net id="349"><net_src comp="26" pin="0"/><net_sink comp="344" pin=1"/></net>

<net id="354"><net_src comp="214" pin="4"/><net_sink comp="350" pin=0"/></net>

<net id="355"><net_src comp="20" pin="0"/><net_sink comp="350" pin=1"/></net>

<net id="360"><net_src comp="214" pin="4"/><net_sink comp="356" pin=0"/></net>

<net id="361"><net_src comp="26" pin="0"/><net_sink comp="356" pin=1"/></net>

<net id="365"><net_src comp="210" pin="1"/><net_sink comp="362" pin=0"/></net>

<net id="366"><net_src comp="362" pin="1"/><net_sink comp="121" pin=2"/></net>

<net id="372"><net_src comp="44" pin="0"/><net_sink comp="367" pin=0"/></net>

<net id="373"><net_src comp="198" pin="1"/><net_sink comp="367" pin=1"/></net>

<net id="374"><net_src comp="46" pin="0"/><net_sink comp="367" pin=2"/></net>

<net id="378"><net_src comp="367" pin="3"/><net_sink comp="375" pin=0"/></net>

<net id="383"><net_src comp="226" pin="4"/><net_sink comp="379" pin=0"/></net>

<net id="384"><net_src comp="20" pin="0"/><net_sink comp="379" pin=1"/></net>

<net id="389"><net_src comp="226" pin="4"/><net_sink comp="385" pin=0"/></net>

<net id="390"><net_src comp="26" pin="0"/><net_sink comp="385" pin=1"/></net>

<net id="394"><net_src comp="226" pin="4"/><net_sink comp="391" pin=0"/></net>

<net id="399"><net_src comp="391" pin="1"/><net_sink comp="395" pin=1"/></net>

<net id="403"><net_src comp="400" pin="1"/><net_sink comp="133" pin=2"/></net>

<net id="404"><net_src comp="400" pin="1"/><net_sink comp="139" pin=2"/></net>

<net id="408"><net_src comp="222" pin="1"/><net_sink comp="405" pin=0"/></net>

<net id="409"><net_src comp="405" pin="1"/><net_sink comp="147" pin=2"/></net>

<net id="419"><net_src comp="410" pin="2"/><net_sink comp="414" pin=0"/></net>

<net id="429"><net_src comp="420" pin="2"/><net_sink comp="424" pin=0"/></net>

<net id="434"><net_src comp="234" pin="1"/><net_sink comp="430" pin=0"/></net>

<net id="440"><net_src comp="430" pin="2"/><net_sink comp="435" pin=0"/></net>

<net id="441"><net_src comp="234" pin="1"/><net_sink comp="435" pin=1"/></net>

<net id="445"><net_src comp="241" pin="2"/><net_sink comp="442" pin=0"/></net>

<net id="449"><net_src comp="247" pin="2"/><net_sink comp="446" pin=0"/></net>

<net id="450"><net_src comp="446" pin="1"/><net_sink comp="158" pin=2"/></net>

<net id="454"><net_src comp="253" pin="2"/><net_sink comp="451" pin=0"/></net>

<net id="458"><net_src comp="259" pin="2"/><net_sink comp="455" pin=0"/></net>

<net id="459"><net_src comp="455" pin="1"/><net_sink comp="169" pin=0"/></net>

<net id="463"><net_src comp="277" pin="3"/><net_sink comp="460" pin=0"/></net>

<net id="464"><net_src comp="460" pin="1"/><net_sink comp="324" pin=0"/></net>

<net id="468"><net_src comp="285" pin="3"/><net_sink comp="465" pin=0"/></net>

<net id="469"><net_src comp="465" pin="1"/><net_sink comp="180" pin=0"/></net>

<net id="473"><net_src comp="293" pin="1"/><net_sink comp="470" pin=0"/></net>

<net id="477"><net_src comp="297" pin="4"/><net_sink comp="474" pin=0"/></net>

<net id="478"><net_src comp="474" pin="1"/><net_sink comp="313" pin=1"/></net>

<net id="482"><net_src comp="307" pin="2"/><net_sink comp="479" pin=0"/></net>

<net id="483"><net_src comp="479" pin="1"/><net_sink comp="191" pin=0"/></net>

<net id="487"><net_src comp="327" pin="2"/><net_sink comp="484" pin=0"/></net>

<net id="488"><net_src comp="484" pin="1"/><net_sink comp="333" pin=0"/></net>

<net id="492"><net_src comp="338" pin="2"/><net_sink comp="489" pin=0"/></net>

<net id="496"><net_src comp="344" pin="2"/><net_sink comp="493" pin=0"/></net>

<net id="497"><net_src comp="493" pin="1"/><net_sink comp="202" pin=0"/></net>

<net id="501"><net_src comp="350" pin="2"/><net_sink comp="498" pin=0"/></net>

<net id="505"><net_src comp="356" pin="2"/><net_sink comp="502" pin=0"/></net>

<net id="506"><net_src comp="502" pin="1"/><net_sink comp="214" pin=0"/></net>

<net id="510"><net_src comp="375" pin="1"/><net_sink comp="507" pin=0"/></net>

<net id="511"><net_src comp="507" pin="1"/><net_sink comp="395" pin=0"/></net>

<net id="515"><net_src comp="379" pin="2"/><net_sink comp="512" pin=0"/></net>

<net id="519"><net_src comp="385" pin="2"/><net_sink comp="516" pin=0"/></net>

<net id="520"><net_src comp="516" pin="1"/><net_sink comp="226" pin=0"/></net>

<net id="524"><net_src comp="395" pin="2"/><net_sink comp="521" pin=0"/></net>

<net id="525"><net_src comp="521" pin="1"/><net_sink comp="400" pin=0"/></net>

<net id="529"><net_src comp="133" pin="3"/><net_sink comp="526" pin=0"/></net>

<net id="530"><net_src comp="526" pin="1"/><net_sink comp="109" pin=0"/></net>

<net id="534"><net_src comp="139" pin="3"/><net_sink comp="531" pin=0"/></net>

<net id="535"><net_src comp="531" pin="1"/><net_sink comp="115" pin=0"/></net>

<net id="539"><net_src comp="109" pin="3"/><net_sink comp="536" pin=0"/></net>

<net id="540"><net_src comp="536" pin="1"/><net_sink comp="410" pin=1"/></net>

<net id="541"><net_src comp="536" pin="1"/><net_sink comp="414" pin=2"/></net>

<net id="545"><net_src comp="115" pin="3"/><net_sink comp="542" pin=0"/></net>

<net id="546"><net_src comp="542" pin="1"/><net_sink comp="410" pin=0"/></net>

<net id="547"><net_src comp="542" pin="1"/><net_sink comp="414" pin=1"/></net>

<net id="551"><net_src comp="147" pin="3"/><net_sink comp="548" pin=0"/></net>

<net id="552"><net_src comp="548" pin="1"/><net_sink comp="127" pin=0"/></net>

<net id="556"><net_src comp="127" pin="3"/><net_sink comp="553" pin=0"/></net>

<net id="557"><net_src comp="553" pin="1"/><net_sink comp="420" pin=0"/></net>

<net id="558"><net_src comp="553" pin="1"/><net_sink comp="424" pin=1"/></net>

<net id="562"><net_src comp="414" pin="3"/><net_sink comp="559" pin=0"/></net>

<net id="563"><net_src comp="559" pin="1"/><net_sink comp="420" pin=1"/></net>

<net id="564"><net_src comp="559" pin="1"/><net_sink comp="424" pin=2"/></net>

<net id="568"><net_src comp="424" pin="3"/><net_sink comp="565" pin=0"/></net>

<net id="569"><net_src comp="565" pin="1"/><net_sink comp="430" pin=1"/></net>

<net id="570"><net_src comp="565" pin="1"/><net_sink comp="435" pin=2"/></net>

<net id="574"><net_src comp="435" pin="3"/><net_sink comp="571" pin=0"/></net>

<net id="575"><net_src comp="571" pin="1"/><net_sink comp="90" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: res_V_V | {18 }
 - Input state : 
	Port: pooling2d_large_cl_nopad_pad_me.1 : data_V_V | {4 9 16 }
  - Chain level:
	State 1
	State 2
		icmp_ln477 : 1
		i : 1
		br_ln477 : 2
	State 3
		icmp_ln479 : 1
		add_ln479 : 1
		br_ln479 : 2
		j : 1
		icmp_ln480 : 1
		select_ln203 : 2
		select_ln203_4 : 2
		trunc_ln203 : 3
		zext_ln203_mid2_v : 3
		br_ln483 : 4
		k : 3
	State 4
		zext_ln480 : 1
		add_ln203 : 2
	State 5
		memory1_0_V_addr : 1
		memory1_1_V_addr : 1
		store_ln483 : 2
		store_ln483 : 2
		empty_131 : 1
	State 6
	State 7
		icmp_ln494 : 1
		j_26 : 1
		br_ln494 : 2
	State 8
		icmp_ln495 : 1
		k_7 : 1
		br_ln495 : 2
	State 9
	State 10
		memory2_V_addr : 1
		store_ln498 : 2
		empty_135 : 1
	State 11
		zext_ln500 : 1
	State 12
		icmp_ln500 : 1
		k_8 : 1
		br_ln500 : 2
		zext_ln203_11 : 1
		add_ln203_4 : 2
	State 13
		memory1_0_V_addr_3 : 1
		memory1_1_V_addr_3 : 1
		max_V : 2
		pool_1_V : 2
	State 14
		memory2_V_addr_3 : 1
		pool_2_V : 2
	State 15
		select_ln510 : 1
	State 16
		select_ln510_5 : 1
	State 17
		tmp_V : 1
	State 18
		empty_137 : 1
	State 19


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------------|---------|---------|
| Operation|      Functional Unit     |    FF   |   LUT   |
|----------|--------------------------|---------|---------|
|          |         i_fu_247         |    0    |    13   |
|          |     add_ln479_fu_259     |    0    |    15   |
|          |         j_fu_265         |    0    |    15   |
|          |         k_fu_307         |    0    |    13   |
|    add   |     add_ln203_fu_327     |    0    |    15   |
|          |        j_26_fu_344       |    0    |    13   |
|          |        k_7_fu_356        |    0    |    13   |
|          |        k_8_fu_385        |    0    |    13   |
|          |    add_ln203_4_fu_395    |    0    |    15   |
|----------|--------------------------|---------|---------|
|          |     icmp_ln477_fu_241    |    0    |    9    |
|          |     icmp_ln479_fu_253    |    0    |    11   |
|          |     icmp_ln480_fu_271    |    0    |    9    |
|          |     icmp_ln494_fu_338    |    0    |    9    |
|   icmp   |     icmp_ln495_fu_350    |    0    |    9    |
|          |     icmp_ln500_fu_379    |    0    |    9    |
|          |    icmp_ln1494_fu_410    |    0    |    18   |
|          |   icmp_ln1494_1_fu_420   |    0    |    18   |
|          |   icmp_ln1494_2_fu_430   |    0    |    18   |
|----------|--------------------------|---------|---------|
|          |    select_ln203_fu_277   |    0    |    4    |
|          |   select_ln203_4_fu_285  |    0    |    5    |
|  select  |    select_ln510_fu_414   |    0    |    32   |
|          |   select_ln510_5_fu_424  |    0    |    32   |
|          |       tmp_V_fu_435       |    0    |    32   |
|----------|--------------------------|---------|---------|
|   read   |      grp_read_fu_84      |    0    |    0    |
|----------|--------------------------|---------|---------|
|   write  |  write_ln512_write_fu_90 |    0    |    0    |
|----------|--------------------------|---------|---------|
|   trunc  |    trunc_ln203_fu_293    |    0    |    0    |
|----------|--------------------------|---------|---------|
|partselect| zext_ln203_mid2_v_fu_297 |    0    |    0    |
|----------|--------------------------|---------|---------|
|bitconcatenate|       tmp_7_fu_313       |    0    |    0    |
|          |       tmp_8_fu_367       |    0    |    0    |
|----------|--------------------------|---------|---------|
|          |     zext_ln480_fu_320    |    0    |    0    |
|          |     zext_ln203_fu_324    |    0    |    0    |
|          |   zext_ln203_10_fu_333   |    0    |    0    |
|   zext   |     zext_ln498_fu_362    |    0    |    0    |
|          |     zext_ln500_fu_375    |    0    |    0    |
|          |   zext_ln203_11_fu_391   |    0    |    0    |
|          |   zext_ln203_12_fu_400   |    0    |    0    |
|          |     zext_ln502_fu_405    |    0    |    0    |
|----------|--------------------------|---------|---------|
|   Total  |                          |    0    |   340   |
|----------|--------------------------|---------|---------|

Memories:
+-----------+--------+--------+--------+--------+
|           |  BRAM  |   FF   |   LUT  |  URAM  |
+-----------+--------+--------+--------+--------+
|memory1_0_V|    1   |    0   |    0   |    0   |
|memory1_1_V|    1   |    0   |    0   |    0   |
| memory2_V |    0   |   64   |    4   |    0   |
+-----------+--------+--------+--------+--------+
|   Total   |    2   |   64   |    4   |    0   |
+-----------+--------+--------+--------+--------+

* Register list:
+--------------------------+--------+
|                          |   FF   |
+--------------------------+--------+
|    add_ln203_4_reg_521   |    8   |
|     add_ln203_reg_484    |    8   |
|     add_ln479_reg_455    |    8   |
|        i_0_reg_154       |    4   |
|         i_reg_446        |    4   |
|    icmp_ln477_reg_442    |    1   |
|    icmp_ln479_reg_451    |    1   |
|    icmp_ln494_reg_489    |    1   |
|    icmp_ln495_reg_498    |    1   |
|    icmp_ln500_reg_512    |    1   |
|  indvar_flatten_reg_165  |    8   |
|       j8_0_reg_198       |    4   |
|        j_0_reg_176       |    5   |
|       j_26_reg_493       |    4   |
|       k10_0_reg_222      |    4   |
|       k9_0_reg_210       |    4   |
|        k_0_reg_187       |    4   |
|        k_7_reg_502       |    4   |
|        k_8_reg_516       |    4   |
|         k_reg_479        |    4   |
|       max_V_reg_536      |   32   |
|memory1_0_V_addr_3_reg_526|    6   |
|memory1_1_V_addr_3_reg_531|    6   |
| memory2_V_addr_3_reg_548 |    3   |
|     pool_1_V_reg_542     |   32   |
|     pool_2_V_reg_553     |   32   |
|          reg_234         |   32   |
|  select_ln203_4_reg_465  |    5   |
|   select_ln203_reg_460   |    4   |
|  select_ln510_5_reg_565  |   32   |
|   select_ln510_reg_559   |   32   |
|       tmp_V_reg_571      |   32   |
|    trunc_ln203_reg_470   |    1   |
| zext_ln203_mid2_v_reg_474|    4   |
|    zext_ln500_reg_507    |    8   |
+--------------------------+--------+
|           Total          |   343  |
+--------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_109 |  p0  |   3  |   6  |   18   ||    15   |
| grp_access_fu_115 |  p0  |   3  |   6  |   18   ||    15   |
| grp_access_fu_127 |  p0  |   3  |   3  |    9   ||    15   |
|    j8_0_reg_198   |  p0  |   2  |   4  |    8   ||    9    |
|    k9_0_reg_210   |  p0  |   2  |   4  |    8   ||    9    |
|   k10_0_reg_222   |  p0  |   2  |   4  |    8   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   69   || 10.7512 ||    72   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+
|           |  BRAM  |  Delay |   FF   |   LUT  |  URAM  |
+-----------+--------+--------+--------+--------+--------+
|  Function |    -   |    -   |    0   |   340  |    -   |
|   Memory  |    2   |    -   |   64   |    4   |    0   |
|Multiplexer|    -   |   10   |    -   |   72   |    -   |
|  Register |    -   |    -   |   343  |    -   |    -   |
+-----------+--------+--------+--------+--------+--------+
|   Total   |    2   |   10   |   407  |   416  |    0   |
+-----------+--------+--------+--------+--------+--------+
