

================================================================
== Vitis HLS Report for 'decision_function_110'
================================================================
* Date:           Tue Mar 11 16:22:17 2025

* Version:        2024.2 (Build 5238294 on Nov  8 2024)
* Project:        conifer_jettag
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  3.645 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        7|        7|  35.000 ns|  35.000 ns|    1|    1|      yes|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 8


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 8
* Pipeline : 1
  Pipeline-0 : II = 1, D = 8, States = { 1 2 3 4 5 6 7 8 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.11>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%p_read99 = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %p_read9" [firmware/BDT.h:86]   --->   Operation 9 'read' 'p_read99' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%p_read88 = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %p_read8" [firmware/BDT.h:86]   --->   Operation 10 'read' 'p_read88' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%p_read77 = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %p_read7" [firmware/BDT.h:86]   --->   Operation 11 'read' 'p_read77' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%p_read66 = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %p_read6" [firmware/BDT.h:86]   --->   Operation 12 'read' 'p_read66' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%p_read55 = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %p_read5" [firmware/BDT.h:86]   --->   Operation 13 'read' 'p_read55' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%p_read44 = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %p_read4" [firmware/BDT.h:86]   --->   Operation 14 'read' 'p_read44' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%p_read33 = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %p_read3" [firmware/BDT.h:86]   --->   Operation 15 'read' 'p_read33' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%p_read22 = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %p_read2" [firmware/BDT.h:86]   --->   Operation 16 'read' 'p_read22' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%p_read11 = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %p_read1" [firmware/BDT.h:86]   --->   Operation 17 'read' 'p_read11' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (2.13ns)   --->   "%icmp_ln86 = icmp_slt  i18 %p_read22, i18 261888" [firmware/BDT.h:86]   --->   Operation 18 'icmp' 'icmp_ln86' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 19 [1/1] (2.13ns)   --->   "%icmp_ln86_1870 = icmp_slt  i18 %p_read88, i18 262048" [firmware/BDT.h:86]   --->   Operation 19 'icmp' 'icmp_ln86_1870' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 20 [1/1] (2.13ns)   --->   "%icmp_ln86_1871 = icmp_slt  i18 %p_read88, i18 262132" [firmware/BDT.h:86]   --->   Operation 20 'icmp' 'icmp_ln86_1871' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 21 [1/1] (2.13ns)   --->   "%icmp_ln86_1872 = icmp_slt  i18 %p_read22, i18 261614" [firmware/BDT.h:86]   --->   Operation 21 'icmp' 'icmp_ln86_1872' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 22 [1/1] (2.13ns)   --->   "%icmp_ln86_1873 = icmp_slt  i18 %p_read22, i18 261772" [firmware/BDT.h:86]   --->   Operation 22 'icmp' 'icmp_ln86_1873' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 23 [1/1] (2.13ns)   --->   "%icmp_ln86_1874 = icmp_slt  i18 %p_read99, i18 454" [firmware/BDT.h:86]   --->   Operation 23 'icmp' 'icmp_ln86_1874' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 24 [1/1] (2.13ns)   --->   "%icmp_ln86_1875 = icmp_slt  i18 %p_read88, i18 290" [firmware/BDT.h:86]   --->   Operation 24 'icmp' 'icmp_ln86_1875' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 25 [1/1] (2.13ns)   --->   "%icmp_ln86_1876 = icmp_slt  i18 %p_read88, i18 261774" [firmware/BDT.h:86]   --->   Operation 25 'icmp' 'icmp_ln86_1876' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 26 [1/1] (2.13ns)   --->   "%icmp_ln86_1877 = icmp_slt  i18 %p_read88, i18 261726" [firmware/BDT.h:86]   --->   Operation 26 'icmp' 'icmp_ln86_1877' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 27 [1/1] (2.13ns)   --->   "%icmp_ln86_1878 = icmp_slt  i18 %p_read88, i18 49" [firmware/BDT.h:86]   --->   Operation 27 'icmp' 'icmp_ln86_1878' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 28 [1/1] (2.13ns)   --->   "%icmp_ln86_1879 = icmp_slt  i18 %p_read88, i18 62" [firmware/BDT.h:86]   --->   Operation 28 'icmp' 'icmp_ln86_1879' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 29 [1/1] (2.13ns)   --->   "%icmp_ln86_1880 = icmp_slt  i18 %p_read88, i18 261965" [firmware/BDT.h:86]   --->   Operation 29 'icmp' 'icmp_ln86_1880' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 30 [1/1] (2.13ns)   --->   "%icmp_ln86_1881 = icmp_slt  i18 %p_read22, i18 261909" [firmware/BDT.h:86]   --->   Operation 30 'icmp' 'icmp_ln86_1881' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 31 [1/1] (2.13ns)   --->   "%icmp_ln86_1882 = icmp_slt  i18 %p_read22, i18 53" [firmware/BDT.h:86]   --->   Operation 31 'icmp' 'icmp_ln86_1882' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 32 [1/1] (2.13ns)   --->   "%icmp_ln86_1883 = icmp_slt  i18 %p_read22, i18 262096" [firmware/BDT.h:86]   --->   Operation 32 'icmp' 'icmp_ln86_1883' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 33 [1/1] (2.13ns)   --->   "%icmp_ln86_1884 = icmp_slt  i18 %p_read22, i18 261497" [firmware/BDT.h:86]   --->   Operation 33 'icmp' 'icmp_ln86_1884' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 34 [1/1] (2.13ns)   --->   "%icmp_ln86_1885 = icmp_slt  i18 %p_read99, i18 548" [firmware/BDT.h:86]   --->   Operation 34 'icmp' 'icmp_ln86_1885' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 35 [1/1] (2.13ns)   --->   "%icmp_ln86_1886 = icmp_slt  i18 %p_read99, i18 1020" [firmware/BDT.h:86]   --->   Operation 35 'icmp' 'icmp_ln86_1886' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 36 [1/1] (2.13ns)   --->   "%icmp_ln86_1887 = icmp_slt  i18 %p_read22, i18 261835" [firmware/BDT.h:86]   --->   Operation 36 'icmp' 'icmp_ln86_1887' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 37 [1/1] (2.13ns)   --->   "%icmp_ln86_1888 = icmp_slt  i18 %p_read22, i18 261593" [firmware/BDT.h:86]   --->   Operation 37 'icmp' 'icmp_ln86_1888' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 38 [1/1] (2.13ns)   --->   "%icmp_ln86_1889 = icmp_slt  i18 %p_read55, i18 260937" [firmware/BDT.h:86]   --->   Operation 38 'icmp' 'icmp_ln86_1889' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 39 [1/1] (2.13ns)   --->   "%icmp_ln86_1890 = icmp_slt  i18 %p_read77, i18 1179" [firmware/BDT.h:86]   --->   Operation 39 'icmp' 'icmp_ln86_1890' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 40 [1/1] (2.13ns)   --->   "%icmp_ln86_1891 = icmp_slt  i18 %p_read44, i18 260922" [firmware/BDT.h:86]   --->   Operation 40 'icmp' 'icmp_ln86_1891' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 41 [1/1] (2.13ns)   --->   "%icmp_ln86_1892 = icmp_slt  i18 %p_read22, i18 243" [firmware/BDT.h:86]   --->   Operation 41 'icmp' 'icmp_ln86_1892' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 42 [1/1] (2.13ns)   --->   "%icmp_ln86_1893 = icmp_slt  i18 %p_read22, i18 262081" [firmware/BDT.h:86]   --->   Operation 42 'icmp' 'icmp_ln86_1893' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 43 [1/1] (2.13ns)   --->   "%icmp_ln86_1894 = icmp_slt  i18 %p_read66, i18 1510" [firmware/BDT.h:86]   --->   Operation 43 'icmp' 'icmp_ln86_1894' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 44 [1/1] (2.13ns)   --->   "%icmp_ln86_1895 = icmp_slt  i18 %p_read33, i18 2185" [firmware/BDT.h:86]   --->   Operation 44 'icmp' 'icmp_ln86_1895' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 45 [1/1] (2.13ns)   --->   "%icmp_ln86_1896 = icmp_slt  i18 %p_read22, i18 262070" [firmware/BDT.h:86]   --->   Operation 45 'icmp' 'icmp_ln86_1896' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 46 [1/1] (2.13ns)   --->   "%icmp_ln86_1897 = icmp_slt  i18 %p_read99, i18 832" [firmware/BDT.h:86]   --->   Operation 46 'icmp' 'icmp_ln86_1897' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 47 [1/1] (2.13ns)   --->   "%icmp_ln86_1898 = icmp_slt  i18 %p_read11, i18 43" [firmware/BDT.h:86]   --->   Operation 47 'icmp' 'icmp_ln86_1898' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 48 [1/1] (2.13ns)   --->   "%icmp_ln86_1899 = icmp_slt  i18 %p_read88, i18 492" [firmware/BDT.h:86]   --->   Operation 48 'icmp' 'icmp_ln86_1899' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 49 [1/1] (0.97ns)   --->   "%and_ln102 = and i1 %icmp_ln86_1870, i1 %icmp_ln86" [firmware/BDT.h:102]   --->   Operation 49 'and' 'and_ln102' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 2 <SV = 1> <Delay = 2.93>
ST_2 : Operation 50 [1/1] (0.00ns) (grouped into LUT with out node and_ln104)   --->   "%xor_ln104_887 = xor i1 %icmp_ln86_1870, i1 1" [firmware/BDT.h:104]   --->   Operation 50 'xor' 'xor_ln104_887' <Predicate = (icmp_ln86)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 51 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln104 = and i1 %icmp_ln86, i1 %xor_ln104_887" [firmware/BDT.h:104]   --->   Operation 51 'and' 'and_ln104' <Predicate = (icmp_ln86)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 52 [1/1] (0.97ns)   --->   "%and_ln102_2093 = and i1 %icmp_ln86_1872, i1 %and_ln102" [firmware/BDT.h:102]   --->   Operation 52 'and' 'and_ln102_2093' <Predicate = (and_ln102 & icmp_ln86)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 53 [1/1] (0.00ns) (grouped into LUT with out node and_ln104_342)   --->   "%xor_ln104_889 = xor i1 %icmp_ln86_1872, i1 1" [firmware/BDT.h:104]   --->   Operation 53 'xor' 'xor_ln104_889' <Predicate = (and_ln102 & icmp_ln86)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 54 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln104_342 = and i1 %and_ln102, i1 %xor_ln104_889" [firmware/BDT.h:104]   --->   Operation 54 'and' 'and_ln104_342' <Predicate = (and_ln102 & icmp_ln86)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 55 [1/1] (0.97ns)   --->   "%and_ln102_2097 = and i1 %icmp_ln86_1876, i1 %and_ln102_2093" [firmware/BDT.h:102]   --->   Operation 55 'and' 'and_ln102_2097' <Predicate = (and_ln102 & icmp_ln86)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 56 [1/1] (0.00ns) (grouped into LUT with out node or_ln117)   --->   "%xor_ln104_893 = xor i1 %icmp_ln86_1876, i1 1" [firmware/BDT.h:104]   --->   Operation 56 'xor' 'xor_ln104_893' <Predicate = (and_ln102 & icmp_ln86)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 57 [1/1] (0.97ns)   --->   "%and_ln102_2098 = and i1 %icmp_ln86_1877, i1 %and_ln104_342" [firmware/BDT.h:102]   --->   Operation 57 'and' 'and_ln102_2098' <Predicate = (and_ln102 & icmp_ln86)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 58 [1/1] (0.00ns) (grouped into LUT with out node or_ln117)   --->   "%and_ln102_2106 = and i1 %icmp_ln86_1885, i1 %xor_ln104_893" [firmware/BDT.h:102]   --->   Operation 58 'and' 'and_ln102_2106' <Predicate = (and_ln102 & icmp_ln86)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 59 [1/1] (0.00ns) (grouped into LUT with out node or_ln117)   --->   "%and_ln102_2107 = and i1 %and_ln102_2106, i1 %and_ln102_2093" [firmware/BDT.h:102]   --->   Operation 59 'and' 'and_ln102_2107' <Predicate = (and_ln102 & icmp_ln86)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 60 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln117 = or i1 %and_ln102_2097, i1 %and_ln102_2107" [firmware/BDT.h:117]   --->   Operation 60 'or' 'or_ln117' <Predicate = (and_ln102 & icmp_ln86)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 2.99>
ST_3 : Operation 61 [1/1] (0.97ns)   --->   "%xor_ln104 = xor i1 %icmp_ln86, i1 1" [firmware/BDT.h:104]   --->   Operation 61 'xor' 'xor_ln104' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 62 [1/1] (0.97ns)   --->   "%and_ln102_2094 = and i1 %icmp_ln86_1873, i1 %and_ln104" [firmware/BDT.h:102]   --->   Operation 62 'and' 'and_ln102_2094' <Predicate = (icmp_ln86)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 63 [1/1] (0.00ns) (grouped into LUT with out node and_ln104_343)   --->   "%xor_ln104_890 = xor i1 %icmp_ln86_1873, i1 1" [firmware/BDT.h:104]   --->   Operation 63 'xor' 'xor_ln104_890' <Predicate = (icmp_ln86)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 64 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln104_343 = and i1 %and_ln104, i1 %xor_ln104_890" [firmware/BDT.h:104]   --->   Operation 64 'and' 'and_ln104_343' <Predicate = (icmp_ln86)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 65 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1822)   --->   "%xor_ln104_894 = xor i1 %icmp_ln86_1877, i1 1" [firmware/BDT.h:104]   --->   Operation 65 'xor' 'xor_ln104_894' <Predicate = (and_ln102 & icmp_ln86)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 66 [1/1] (0.97ns)   --->   "%and_ln102_2099 = and i1 %icmp_ln86_1878, i1 %and_ln102_2094" [firmware/BDT.h:102]   --->   Operation 66 'and' 'and_ln102_2099' <Predicate = (icmp_ln86)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 67 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1818)   --->   "%and_ln102_2105 = and i1 %icmp_ln86_1884, i1 %and_ln102_2097" [firmware/BDT.h:102]   --->   Operation 67 'and' 'and_ln102_2105' <Predicate = (and_ln102_2097 & and_ln102_2093 & and_ln102 & icmp_ln86 & or_ln117)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 68 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1820)   --->   "%and_ln102_2108 = and i1 %icmp_ln86_1886, i1 %and_ln102_2098" [firmware/BDT.h:102]   --->   Operation 68 'and' 'and_ln102_2108' <Predicate = (and_ln102 & icmp_ln86)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 69 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1822)   --->   "%and_ln102_2109 = and i1 %icmp_ln86_1887, i1 %xor_ln104_894" [firmware/BDT.h:102]   --->   Operation 69 'and' 'and_ln102_2109' <Predicate = (and_ln102 & icmp_ln86)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 70 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1822)   --->   "%and_ln102_2110 = and i1 %and_ln102_2109, i1 %and_ln104_342" [firmware/BDT.h:102]   --->   Operation 70 'and' 'and_ln102_2110' <Predicate = (and_ln102 & icmp_ln86)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 71 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1818)   --->   "%xor_ln117 = xor i1 %and_ln102_2105, i1 1" [firmware/BDT.h:117]   --->   Operation 71 'xor' 'xor_ln117' <Predicate = (and_ln102_2097 & and_ln102_2093 & and_ln102 & icmp_ln86 & or_ln117)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 72 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1818)   --->   "%zext_ln117 = zext i1 %xor_ln117" [firmware/BDT.h:117]   --->   Operation 72 'zext' 'zext_ln117' <Predicate = (and_ln102_2097 & and_ln102_2093 & and_ln102 & icmp_ln86 & or_ln117)> <Delay = 0.00>
ST_3 : Operation 73 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1818)   --->   "%select_ln117 = select i1 %and_ln102_2097, i2 %zext_ln117, i2 2" [firmware/BDT.h:117]   --->   Operation 73 'select' 'select_ln117' <Predicate = (and_ln102_2093 & and_ln102 & icmp_ln86 & or_ln117)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 74 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1818)   --->   "%select_ln117_1817 = select i1 %or_ln117, i2 %select_ln117, i2 3" [firmware/BDT.h:117]   --->   Operation 74 'select' 'select_ln117_1817' <Predicate = (and_ln102_2093 & and_ln102 & icmp_ln86)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 75 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1818)   --->   "%zext_ln117_193 = zext i2 %select_ln117_1817" [firmware/BDT.h:117]   --->   Operation 75 'zext' 'zext_ln117_193' <Predicate = (and_ln102_2093 & and_ln102 & icmp_ln86)> <Delay = 0.00>
ST_3 : Operation 76 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1820)   --->   "%or_ln117_1651 = or i1 %and_ln102_2093, i1 %and_ln102_2108" [firmware/BDT.h:117]   --->   Operation 76 'or' 'or_ln117_1651' <Predicate = (and_ln102 & icmp_ln86)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 77 [1/1] (0.99ns) (out node of the LUT)   --->   "%select_ln117_1818 = select i1 %and_ln102_2093, i3 %zext_ln117_193, i3 4" [firmware/BDT.h:117]   --->   Operation 77 'select' 'select_ln117_1818' <Predicate = (and_ln102 & icmp_ln86)> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 78 [1/1] (0.97ns)   --->   "%or_ln117_1652 = or i1 %and_ln102_2093, i1 %and_ln102_2098" [firmware/BDT.h:117]   --->   Operation 78 'or' 'or_ln117_1652' <Predicate = (and_ln102 & icmp_ln86)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 79 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1820)   --->   "%select_ln117_1819 = select i1 %or_ln117_1651, i3 %select_ln117_1818, i3 5" [firmware/BDT.h:117]   --->   Operation 79 'select' 'select_ln117_1819' <Predicate = (and_ln102 & icmp_ln86)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 80 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1822)   --->   "%or_ln117_1653 = or i1 %or_ln117_1652, i1 %and_ln102_2110" [firmware/BDT.h:117]   --->   Operation 80 'or' 'or_ln117_1653' <Predicate = (and_ln102 & icmp_ln86)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 81 [1/1] (0.98ns) (out node of the LUT)   --->   "%select_ln117_1820 = select i1 %or_ln117_1652, i3 %select_ln117_1819, i3 6" [firmware/BDT.h:117]   --->   Operation 81 'select' 'select_ln117_1820' <Predicate = (and_ln102 & icmp_ln86)> <Delay = 0.98> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 82 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1822)   --->   "%select_ln117_1821 = select i1 %or_ln117_1653, i3 %select_ln117_1820, i3 7" [firmware/BDT.h:117]   --->   Operation 82 'select' 'select_ln117_1821' <Predicate = (and_ln102 & icmp_ln86)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 83 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1822)   --->   "%zext_ln117_194 = zext i3 %select_ln117_1821" [firmware/BDT.h:117]   --->   Operation 83 'zext' 'zext_ln117_194' <Predicate = (and_ln102 & icmp_ln86)> <Delay = 0.00>
ST_3 : Operation 84 [1/1] (1.02ns) (out node of the LUT)   --->   "%select_ln117_1822 = select i1 %and_ln102, i4 %zext_ln117_194, i4 8" [firmware/BDT.h:117]   --->   Operation 84 'select' 'select_ln117_1822' <Predicate = (icmp_ln86)> <Delay = 1.02> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 85 [1/1] (0.97ns)   --->   "%or_ln117_1655 = or i1 %and_ln102, i1 %and_ln102_2099" [firmware/BDT.h:117]   --->   Operation 85 'or' 'or_ln117_1655' <Predicate = (icmp_ln86)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 3.07>
ST_4 : Operation 86 [1/1] (0.97ns)   --->   "%and_ln102_2092 = and i1 %icmp_ln86_1871, i1 %xor_ln104" [firmware/BDT.h:102]   --->   Operation 86 'and' 'and_ln102_2092' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 87 [1/1] (0.00ns) (grouped into LUT with out node and_ln104_341)   --->   "%xor_ln104_888 = xor i1 %icmp_ln86_1871, i1 1" [firmware/BDT.h:104]   --->   Operation 87 'xor' 'xor_ln104_888' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 88 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln104_341 = and i1 %xor_ln104_888, i1 %xor_ln104" [firmware/BDT.h:104]   --->   Operation 88 'and' 'and_ln104_341' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 89 [1/1] (0.97ns)   --->   "%and_ln102_2095 = and i1 %icmp_ln86_1874, i1 %and_ln102_2092" [firmware/BDT.h:102]   --->   Operation 89 'and' 'and_ln102_2095' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 90 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1826)   --->   "%xor_ln104_895 = xor i1 %icmp_ln86_1878, i1 1" [firmware/BDT.h:104]   --->   Operation 90 'xor' 'xor_ln104_895' <Predicate = (icmp_ln86)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 91 [1/1] (0.97ns)   --->   "%and_ln102_2100 = and i1 %icmp_ln86_1879, i1 %and_ln104_343" [firmware/BDT.h:102]   --->   Operation 91 'and' 'and_ln102_2100' <Predicate = (icmp_ln86)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 92 [1/1] (0.97ns)   --->   "%and_ln102_2101 = and i1 %icmp_ln86_1880, i1 %and_ln102_2095" [firmware/BDT.h:102]   --->   Operation 92 'and' 'and_ln102_2101' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 93 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1824)   --->   "%and_ln102_2111 = and i1 %icmp_ln86_1888, i1 %and_ln102_2099" [firmware/BDT.h:102]   --->   Operation 93 'and' 'and_ln102_2111' <Predicate = (icmp_ln86 & or_ln117_1655)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 94 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1826)   --->   "%and_ln102_2112 = and i1 %icmp_ln86_1889, i1 %xor_ln104_895" [firmware/BDT.h:102]   --->   Operation 94 'and' 'and_ln102_2112' <Predicate = (icmp_ln86)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 95 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1826)   --->   "%and_ln102_2113 = and i1 %and_ln102_2112, i1 %and_ln102_2094" [firmware/BDT.h:102]   --->   Operation 95 'and' 'and_ln102_2113' <Predicate = (icmp_ln86)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 96 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1828)   --->   "%and_ln102_2114 = and i1 %icmp_ln86_1890, i1 %and_ln102_2100" [firmware/BDT.h:102]   --->   Operation 96 'and' 'and_ln102_2114' <Predicate = (icmp_ln86)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 97 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1824)   --->   "%or_ln117_1654 = or i1 %and_ln102, i1 %and_ln102_2111" [firmware/BDT.h:117]   --->   Operation 97 'or' 'or_ln117_1654' <Predicate = (icmp_ln86 & or_ln117_1655)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 98 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1824)   --->   "%select_ln117_1823 = select i1 %or_ln117_1654, i4 %select_ln117_1822, i4 9" [firmware/BDT.h:117]   --->   Operation 98 'select' 'select_ln117_1823' <Predicate = (icmp_ln86 & or_ln117_1655)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 99 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1826)   --->   "%or_ln117_1656 = or i1 %or_ln117_1655, i1 %and_ln102_2113" [firmware/BDT.h:117]   --->   Operation 99 'or' 'or_ln117_1656' <Predicate = (icmp_ln86)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 100 [1/1] (1.02ns) (out node of the LUT)   --->   "%select_ln117_1824 = select i1 %or_ln117_1655, i4 %select_ln117_1823, i4 10" [firmware/BDT.h:117]   --->   Operation 100 'select' 'select_ln117_1824' <Predicate = (icmp_ln86)> <Delay = 1.02> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 101 [1/1] (0.97ns)   --->   "%or_ln117_1657 = or i1 %and_ln102, i1 %and_ln102_2094" [firmware/BDT.h:117]   --->   Operation 101 'or' 'or_ln117_1657' <Predicate = (icmp_ln86)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 102 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1826)   --->   "%select_ln117_1825 = select i1 %or_ln117_1656, i4 %select_ln117_1824, i4 11" [firmware/BDT.h:117]   --->   Operation 102 'select' 'select_ln117_1825' <Predicate = (icmp_ln86)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 103 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1828)   --->   "%or_ln117_1658 = or i1 %or_ln117_1657, i1 %and_ln102_2114" [firmware/BDT.h:117]   --->   Operation 103 'or' 'or_ln117_1658' <Predicate = (icmp_ln86)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 104 [1/1] (1.02ns) (out node of the LUT)   --->   "%select_ln117_1826 = select i1 %or_ln117_1657, i4 %select_ln117_1825, i4 12" [firmware/BDT.h:117]   --->   Operation 104 'select' 'select_ln117_1826' <Predicate = (icmp_ln86)> <Delay = 1.02> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 105 [1/1] (0.97ns)   --->   "%or_ln117_1659 = or i1 %or_ln117_1657, i1 %and_ln102_2100" [firmware/BDT.h:117]   --->   Operation 105 'or' 'or_ln117_1659' <Predicate = (icmp_ln86)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 106 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1828)   --->   "%select_ln117_1827 = select i1 %or_ln117_1658, i4 %select_ln117_1826, i4 13" [firmware/BDT.h:117]   --->   Operation 106 'select' 'select_ln117_1827' <Predicate = (icmp_ln86)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 107 [1/1] (1.02ns) (out node of the LUT)   --->   "%select_ln117_1828 = select i1 %or_ln117_1659, i4 %select_ln117_1827, i4 14" [firmware/BDT.h:117]   --->   Operation 107 'select' 'select_ln117_1828' <Predicate = (icmp_ln86)> <Delay = 1.02> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 5 <SV = 4> <Delay = 3.64>
ST_5 : Operation 108 [1/1] (0.00ns) (grouped into LUT with out node and_ln104_344)   --->   "%xor_ln104_891 = xor i1 %icmp_ln86_1874, i1 1" [firmware/BDT.h:104]   --->   Operation 108 'xor' 'xor_ln104_891' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 109 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln104_344 = and i1 %and_ln102_2092, i1 %xor_ln104_891" [firmware/BDT.h:104]   --->   Operation 109 'and' 'and_ln104_344' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 110 [1/1] (0.97ns)   --->   "%and_ln102_2096 = and i1 %icmp_ln86_1875, i1 %and_ln104_341" [firmware/BDT.h:102]   --->   Operation 110 'and' 'and_ln102_2096' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 111 [1/1] (0.00ns) (grouped into LUT with out node and_ln104_345)   --->   "%xor_ln104_892 = xor i1 %icmp_ln86_1875, i1 1" [firmware/BDT.h:104]   --->   Operation 111 'xor' 'xor_ln104_892' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 112 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln104_345 = and i1 %and_ln104_341, i1 %xor_ln104_892" [firmware/BDT.h:104]   --->   Operation 112 'and' 'and_ln104_345' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 113 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1830)   --->   "%xor_ln104_896 = xor i1 %icmp_ln86_1879, i1 1" [firmware/BDT.h:104]   --->   Operation 113 'xor' 'xor_ln104_896' <Predicate = (icmp_ln86)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 114 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1834)   --->   "%xor_ln104_897 = xor i1 %icmp_ln86_1880, i1 1" [firmware/BDT.h:104]   --->   Operation 114 'xor' 'xor_ln104_897' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 115 [1/1] (0.97ns)   --->   "%and_ln102_2102 = and i1 %icmp_ln86_1881, i1 %and_ln104_344" [firmware/BDT.h:102]   --->   Operation 115 'and' 'and_ln102_2102' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 116 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1830)   --->   "%and_ln102_2115 = and i1 %icmp_ln86_1891, i1 %xor_ln104_896" [firmware/BDT.h:102]   --->   Operation 116 'and' 'and_ln102_2115' <Predicate = (icmp_ln86)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 117 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1830)   --->   "%and_ln102_2116 = and i1 %and_ln102_2115, i1 %and_ln104_343" [firmware/BDT.h:102]   --->   Operation 117 'and' 'and_ln102_2116' <Predicate = (icmp_ln86)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 118 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1832)   --->   "%and_ln102_2117 = and i1 %icmp_ln86_1892, i1 %and_ln102_2101" [firmware/BDT.h:102]   --->   Operation 118 'and' 'and_ln102_2117' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 119 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1834)   --->   "%and_ln102_2118 = and i1 %icmp_ln86_1893, i1 %xor_ln104_897" [firmware/BDT.h:102]   --->   Operation 119 'and' 'and_ln102_2118' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 120 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1834)   --->   "%and_ln102_2119 = and i1 %and_ln102_2118, i1 %and_ln102_2095" [firmware/BDT.h:102]   --->   Operation 120 'and' 'and_ln102_2119' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 121 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1830)   --->   "%or_ln117_1660 = or i1 %or_ln117_1659, i1 %and_ln102_2116" [firmware/BDT.h:117]   --->   Operation 121 'or' 'or_ln117_1660' <Predicate = (icmp_ln86)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 122 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1830)   --->   "%select_ln117_1829 = select i1 %or_ln117_1660, i4 %select_ln117_1828, i4 15" [firmware/BDT.h:117]   --->   Operation 122 'select' 'select_ln117_1829' <Predicate = (icmp_ln86)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 123 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1830)   --->   "%zext_ln117_195 = zext i4 %select_ln117_1829" [firmware/BDT.h:117]   --->   Operation 123 'zext' 'zext_ln117_195' <Predicate = (icmp_ln86)> <Delay = 0.00>
ST_5 : Operation 124 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1832)   --->   "%or_ln117_1661 = or i1 %icmp_ln86, i1 %and_ln102_2117" [firmware/BDT.h:117]   --->   Operation 124 'or' 'or_ln117_1661' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 125 [1/1] (1.21ns) (out node of the LUT)   --->   "%select_ln117_1830 = select i1 %icmp_ln86, i5 %zext_ln117_195, i5 16" [firmware/BDT.h:117]   --->   Operation 125 'select' 'select_ln117_1830' <Predicate = true> <Delay = 1.21> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 126 [1/1] (0.97ns)   --->   "%or_ln117_1662 = or i1 %icmp_ln86, i1 %and_ln102_2101" [firmware/BDT.h:117]   --->   Operation 126 'or' 'or_ln117_1662' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 127 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1832)   --->   "%select_ln117_1831 = select i1 %or_ln117_1661, i5 %select_ln117_1830, i5 17" [firmware/BDT.h:117]   --->   Operation 127 'select' 'select_ln117_1831' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 128 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1834)   --->   "%or_ln117_1663 = or i1 %or_ln117_1662, i1 %and_ln102_2119" [firmware/BDT.h:117]   --->   Operation 128 'or' 'or_ln117_1663' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 129 [1/1] (1.21ns) (out node of the LUT)   --->   "%select_ln117_1832 = select i1 %or_ln117_1662, i5 %select_ln117_1831, i5 18" [firmware/BDT.h:117]   --->   Operation 129 'select' 'select_ln117_1832' <Predicate = true> <Delay = 1.21> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 130 [1/1] (0.97ns)   --->   "%or_ln117_1664 = or i1 %icmp_ln86, i1 %and_ln102_2095" [firmware/BDT.h:117]   --->   Operation 130 'or' 'or_ln117_1664' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 131 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1834)   --->   "%select_ln117_1833 = select i1 %or_ln117_1663, i5 %select_ln117_1832, i5 19" [firmware/BDT.h:117]   --->   Operation 131 'select' 'select_ln117_1833' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 132 [1/1] (1.21ns) (out node of the LUT)   --->   "%select_ln117_1834 = select i1 %or_ln117_1664, i5 %select_ln117_1833, i5 20" [firmware/BDT.h:117]   --->   Operation 132 'select' 'select_ln117_1834' <Predicate = true> <Delay = 1.21> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 133 [1/1] (0.97ns)   --->   "%or_ln117_1666 = or i1 %or_ln117_1664, i1 %and_ln102_2102" [firmware/BDT.h:117]   --->   Operation 133 'or' 'or_ln117_1666' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 134 [1/1] (0.97ns)   --->   "%or_ln117_1668 = or i1 %icmp_ln86, i1 %and_ln102_2092" [firmware/BDT.h:117]   --->   Operation 134 'or' 'or_ln117_1668' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 3.64>
ST_6 : Operation 135 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1838)   --->   "%xor_ln104_898 = xor i1 %icmp_ln86_1881, i1 1" [firmware/BDT.h:104]   --->   Operation 135 'xor' 'xor_ln104_898' <Predicate = (or_ln117_1668)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 136 [1/1] (0.97ns)   --->   "%and_ln102_2103 = and i1 %icmp_ln86_1882, i1 %and_ln102_2096" [firmware/BDT.h:102]   --->   Operation 136 'and' 'and_ln102_2103' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 137 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1836)   --->   "%and_ln102_2120 = and i1 %icmp_ln86_1894, i1 %and_ln102_2102" [firmware/BDT.h:102]   --->   Operation 137 'and' 'and_ln102_2120' <Predicate = (or_ln117_1666 & or_ln117_1668)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 138 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1838)   --->   "%and_ln102_2121 = and i1 %icmp_ln86_1895, i1 %xor_ln104_898" [firmware/BDT.h:102]   --->   Operation 138 'and' 'and_ln102_2121' <Predicate = (or_ln117_1668)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 139 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1838)   --->   "%and_ln102_2122 = and i1 %and_ln102_2121, i1 %and_ln104_344" [firmware/BDT.h:102]   --->   Operation 139 'and' 'and_ln102_2122' <Predicate = (or_ln117_1668)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 140 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1840)   --->   "%and_ln102_2123 = and i1 %icmp_ln86_1896, i1 %and_ln102_2103" [firmware/BDT.h:102]   --->   Operation 140 'and' 'and_ln102_2123' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 141 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1836)   --->   "%or_ln117_1665 = or i1 %or_ln117_1664, i1 %and_ln102_2120" [firmware/BDT.h:117]   --->   Operation 141 'or' 'or_ln117_1665' <Predicate = (or_ln117_1666 & or_ln117_1668)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 142 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1836)   --->   "%select_ln117_1835 = select i1 %or_ln117_1665, i5 %select_ln117_1834, i5 21" [firmware/BDT.h:117]   --->   Operation 142 'select' 'select_ln117_1835' <Predicate = (or_ln117_1666 & or_ln117_1668)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 143 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1838)   --->   "%or_ln117_1667 = or i1 %or_ln117_1666, i1 %and_ln102_2122" [firmware/BDT.h:117]   --->   Operation 143 'or' 'or_ln117_1667' <Predicate = (or_ln117_1668)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 144 [1/1] (1.21ns) (out node of the LUT)   --->   "%select_ln117_1836 = select i1 %or_ln117_1666, i5 %select_ln117_1835, i5 22" [firmware/BDT.h:117]   --->   Operation 144 'select' 'select_ln117_1836' <Predicate = (or_ln117_1668)> <Delay = 1.21> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 145 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1838)   --->   "%select_ln117_1837 = select i1 %or_ln117_1667, i5 %select_ln117_1836, i5 23" [firmware/BDT.h:117]   --->   Operation 145 'select' 'select_ln117_1837' <Predicate = (or_ln117_1668)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 146 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1840)   --->   "%or_ln117_1669 = or i1 %or_ln117_1668, i1 %and_ln102_2123" [firmware/BDT.h:117]   --->   Operation 146 'or' 'or_ln117_1669' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 147 [1/1] (1.21ns) (out node of the LUT)   --->   "%select_ln117_1838 = select i1 %or_ln117_1668, i5 %select_ln117_1837, i5 24" [firmware/BDT.h:117]   --->   Operation 147 'select' 'select_ln117_1838' <Predicate = true> <Delay = 1.21> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 148 [1/1] (0.97ns)   --->   "%or_ln117_1670 = or i1 %or_ln117_1668, i1 %and_ln102_2103" [firmware/BDT.h:117]   --->   Operation 148 'or' 'or_ln117_1670' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 149 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1840)   --->   "%select_ln117_1839 = select i1 %or_ln117_1669, i5 %select_ln117_1838, i5 25" [firmware/BDT.h:117]   --->   Operation 149 'select' 'select_ln117_1839' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 150 [1/1] (1.21ns) (out node of the LUT)   --->   "%select_ln117_1840 = select i1 %or_ln117_1670, i5 %select_ln117_1839, i5 26" [firmware/BDT.h:117]   --->   Operation 150 'select' 'select_ln117_1840' <Predicate = true> <Delay = 1.21> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 7 <SV = 6> <Delay = 3.40>
ST_7 : Operation 151 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1842)   --->   "%xor_ln104_899 = xor i1 %icmp_ln86_1882, i1 1" [firmware/BDT.h:104]   --->   Operation 151 'xor' 'xor_ln104_899' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 152 [1/1] (0.97ns)   --->   "%and_ln102_2104 = and i1 %icmp_ln86_1883, i1 %and_ln104_345" [firmware/BDT.h:102]   --->   Operation 152 'and' 'and_ln102_2104' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 153 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1842)   --->   "%and_ln102_2124 = and i1 %icmp_ln86_1897, i1 %xor_ln104_899" [firmware/BDT.h:102]   --->   Operation 153 'and' 'and_ln102_2124' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 154 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1842)   --->   "%and_ln102_2125 = and i1 %and_ln102_2124, i1 %and_ln102_2096" [firmware/BDT.h:102]   --->   Operation 154 'and' 'and_ln102_2125' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 155 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1844)   --->   "%and_ln102_2126 = and i1 %icmp_ln86_1898, i1 %and_ln102_2104" [firmware/BDT.h:102]   --->   Operation 155 'and' 'and_ln102_2126' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 156 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1842)   --->   "%or_ln117_1671 = or i1 %or_ln117_1670, i1 %and_ln102_2125" [firmware/BDT.h:117]   --->   Operation 156 'or' 'or_ln117_1671' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 157 [1/1] (0.97ns)   --->   "%or_ln117_1672 = or i1 %or_ln117_1668, i1 %and_ln102_2096" [firmware/BDT.h:117]   --->   Operation 157 'or' 'or_ln117_1672' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 158 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1842)   --->   "%select_ln117_1841 = select i1 %or_ln117_1671, i5 %select_ln117_1840, i5 27" [firmware/BDT.h:117]   --->   Operation 158 'select' 'select_ln117_1841' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 159 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1844)   --->   "%or_ln117_1673 = or i1 %or_ln117_1672, i1 %and_ln102_2126" [firmware/BDT.h:117]   --->   Operation 159 'or' 'or_ln117_1673' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 160 [1/1] (1.21ns) (out node of the LUT)   --->   "%select_ln117_1842 = select i1 %or_ln117_1672, i5 %select_ln117_1841, i5 28" [firmware/BDT.h:117]   --->   Operation 160 'select' 'select_ln117_1842' <Predicate = true> <Delay = 1.21> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 161 [1/1] (0.97ns)   --->   "%or_ln117_1674 = or i1 %or_ln117_1672, i1 %and_ln102_2104" [firmware/BDT.h:117]   --->   Operation 161 'or' 'or_ln117_1674' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 162 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1844)   --->   "%select_ln117_1843 = select i1 %or_ln117_1673, i5 %select_ln117_1842, i5 29" [firmware/BDT.h:117]   --->   Operation 162 'select' 'select_ln117_1843' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 163 [1/1] (1.21ns) (out node of the LUT)   --->   "%select_ln117_1844 = select i1 %or_ln117_1674, i5 %select_ln117_1843, i5 30" [firmware/BDT.h:117]   --->   Operation 163 'select' 'select_ln117_1844' <Predicate = true> <Delay = 1.21> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 8 <SV = 7> <Delay = 3.20>
ST_8 : Operation 164 [1/1] (0.00ns)   --->   "%specpipeline_ln53 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_13" [firmware/BDT.h:53]   --->   Operation 164 'specpipeline' 'specpipeline_ln53' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 165 [1/1] (0.00ns) (grouped into LUT with out node agg_result)   --->   "%xor_ln104_900 = xor i1 %icmp_ln86_1883, i1 1" [firmware/BDT.h:104]   --->   Operation 165 'xor' 'xor_ln104_900' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 166 [1/1] (0.00ns) (grouped into LUT with out node agg_result)   --->   "%and_ln102_2127 = and i1 %icmp_ln86_1899, i1 %xor_ln104_900" [firmware/BDT.h:102]   --->   Operation 166 'and' 'and_ln102_2127' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 167 [1/1] (0.00ns) (grouped into LUT with out node agg_result)   --->   "%and_ln102_2128 = and i1 %and_ln102_2127, i1 %and_ln104_345" [firmware/BDT.h:102]   --->   Operation 167 'and' 'and_ln102_2128' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 168 [1/1] (0.00ns) (grouped into LUT with out node agg_result)   --->   "%or_ln117_1675 = or i1 %or_ln117_1674, i1 %and_ln102_2128" [firmware/BDT.h:117]   --->   Operation 168 'or' 'or_ln117_1675' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 169 [1/1] (0.00ns) (grouped into LUT with out node agg_result)   --->   "%select_ln117_1845 = select i1 %or_ln117_1675, i5 %select_ln117_1844, i5 31" [firmware/BDT.h:117]   --->   Operation 169 'select' 'select_ln117_1845' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 170 [1/1] (3.20ns) (out node of the LUT)   --->   "%agg_result = sparsemux i12 @_ssdm_op_SparseMux.ap_auto.32i12.i12.i5, i5 0, i12 4, i5 1, i12 3999, i5 2, i12 83, i5 3, i12 262, i5 4, i12 458, i5 5, i12 3970, i5 6, i12 4000, i5 7, i12 202, i5 8, i12 4036, i5 9, i12 362, i5 10, i12 377, i5 11, i12 4054, i5 12, i12 4063, i5 13, i12 3860, i5 14, i12 3790, i5 15, i12 216, i5 16, i12 218, i5 17, i12 3484, i5 18, i12 576, i5 19, i12 1705, i5 20, i12 3931, i5 21, i12 3225, i5 22, i12 220, i5 23, i12 2646, i5 24, i12 3985, i5 25, i12 3873, i5 26, i12 502, i5 27, i12 5, i5 28, i12 29, i5 29, i12 257, i5 30, i12 3997, i5 31, i12 1, i12 0, i5 %select_ln117_1845" [firmware/BDT.h:118]   --->   Operation 170 'sparsemux' 'agg_result' <Predicate = true> <Delay = 3.20> <CoreInst = "BinarySparseMux_DontCare">   --->   Core 137 'BinarySparseMux_DontCare' <Latency = 0> <II = 1> <Delay = 3.20> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 171 [1/1] (0.00ns)   --->   "%ret_ln122 = ret i12 %agg_result" [firmware/BDT.h:122]   --->   Operation 171 'ret' 'ret_ln122' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 5.000ns, clock uncertainty: 1.350ns.

 <State 1>: 3.114ns
The critical path consists of the following:
	wire read operation ('p_read88', firmware/BDT.h:86) on port 'p_read8' (firmware/BDT.h:86) [12]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln86_1870', firmware/BDT.h:86) [21]  (2.136 ns)
	'and' operation 1 bit ('and_ln102', firmware/BDT.h:102) [52]  (0.978 ns)

 <State 2>: 2.934ns
The critical path consists of the following:
	'and' operation 1 bit ('and_ln102_2093', firmware/BDT.h:102) [58]  (0.978 ns)
	'and' operation 1 bit ('and_ln102_2097', firmware/BDT.h:102) [70]  (0.978 ns)
	'or' operation 1 bit ('or_ln117', firmware/BDT.h:117) [112]  (0.978 ns)

 <State 3>: 2.997ns
The critical path consists of the following:
	'and' operation 1 bit ('and_ln102_2105', firmware/BDT.h:102) [86]  (0.000 ns)
	'xor' operation 1 bit ('xor_ln117', firmware/BDT.h:117) [110]  (0.000 ns)
	'select' operation 2 bit ('select_ln117', firmware/BDT.h:117) [113]  (0.000 ns)
	'select' operation 2 bit ('select_ln117_1817', firmware/BDT.h:117) [114]  (0.000 ns)
	'select' operation 3 bit ('select_ln117_1818', firmware/BDT.h:117) [117]  (0.993 ns)
	'select' operation 3 bit ('select_ln117_1819', firmware/BDT.h:117) [119]  (0.000 ns)
	'select' operation 3 bit ('select_ln117_1820', firmware/BDT.h:117) [121]  (0.980 ns)
	'select' operation 3 bit ('select_ln117_1821', firmware/BDT.h:117) [122]  (0.000 ns)
	'select' operation 4 bit ('select_ln117_1822', firmware/BDT.h:117) [125]  (1.024 ns)

 <State 4>: 3.072ns
The critical path consists of the following:
	'and' operation 1 bit ('and_ln102_2111', firmware/BDT.h:102) [92]  (0.000 ns)
	'or' operation 1 bit ('or_ln117_1654', firmware/BDT.h:117) [124]  (0.000 ns)
	'select' operation 4 bit ('select_ln117_1823', firmware/BDT.h:117) [127]  (0.000 ns)
	'select' operation 4 bit ('select_ln117_1824', firmware/BDT.h:117) [129]  (1.024 ns)
	'select' operation 4 bit ('select_ln117_1825', firmware/BDT.h:117) [131]  (0.000 ns)
	'select' operation 4 bit ('select_ln117_1826', firmware/BDT.h:117) [133]  (1.024 ns)
	'select' operation 4 bit ('select_ln117_1827', firmware/BDT.h:117) [135]  (0.000 ns)
	'select' operation 4 bit ('select_ln117_1828', firmware/BDT.h:117) [137]  (1.024 ns)

 <State 5>: 3.645ns
The critical path consists of the following:
	'xor' operation 1 bit ('xor_ln104_896', firmware/BDT.h:104) [77]  (0.000 ns)
	'and' operation 1 bit ('and_ln102_2115', firmware/BDT.h:102) [96]  (0.000 ns)
	'and' operation 1 bit ('and_ln102_2116', firmware/BDT.h:102) [97]  (0.000 ns)
	'or' operation 1 bit ('or_ln117_1660', firmware/BDT.h:117) [136]  (0.000 ns)
	'select' operation 4 bit ('select_ln117_1829', firmware/BDT.h:117) [138]  (0.000 ns)
	'select' operation 5 bit ('select_ln117_1830', firmware/BDT.h:117) [141]  (1.215 ns)
	'select' operation 5 bit ('select_ln117_1831', firmware/BDT.h:117) [143]  (0.000 ns)
	'select' operation 5 bit ('select_ln117_1832', firmware/BDT.h:117) [145]  (1.215 ns)
	'select' operation 5 bit ('select_ln117_1833', firmware/BDT.h:117) [147]  (0.000 ns)
	'select' operation 5 bit ('select_ln117_1834', firmware/BDT.h:117) [149]  (1.215 ns)

 <State 6>: 3.645ns
The critical path consists of the following:
	'and' operation 1 bit ('and_ln102_2120', firmware/BDT.h:102) [101]  (0.000 ns)
	'or' operation 1 bit ('or_ln117_1665', firmware/BDT.h:117) [148]  (0.000 ns)
	'select' operation 5 bit ('select_ln117_1835', firmware/BDT.h:117) [151]  (0.000 ns)
	'select' operation 5 bit ('select_ln117_1836', firmware/BDT.h:117) [153]  (1.215 ns)
	'select' operation 5 bit ('select_ln117_1837', firmware/BDT.h:117) [155]  (0.000 ns)
	'select' operation 5 bit ('select_ln117_1838', firmware/BDT.h:117) [157]  (1.215 ns)
	'select' operation 5 bit ('select_ln117_1839', firmware/BDT.h:117) [159]  (0.000 ns)
	'select' operation 5 bit ('select_ln117_1840', firmware/BDT.h:117) [161]  (1.215 ns)

 <State 7>: 3.408ns
The critical path consists of the following:
	'or' operation 1 bit ('or_ln117_1672', firmware/BDT.h:117) [162]  (0.978 ns)
	'select' operation 5 bit ('select_ln117_1842', firmware/BDT.h:117) [165]  (1.215 ns)
	'select' operation 5 bit ('select_ln117_1843', firmware/BDT.h:117) [167]  (0.000 ns)
	'select' operation 5 bit ('select_ln117_1844', firmware/BDT.h:117) [169]  (1.215 ns)

 <State 8>: 3.205ns
The critical path consists of the following:
	'xor' operation 1 bit ('xor_ln104_900', firmware/BDT.h:104) [85]  (0.000 ns)
	'and' operation 1 bit ('and_ln102_2127', firmware/BDT.h:102) [108]  (0.000 ns)
	'and' operation 1 bit ('and_ln102_2128', firmware/BDT.h:102) [109]  (0.000 ns)
	'or' operation 1 bit ('or_ln117_1675', firmware/BDT.h:117) [168]  (0.000 ns)
	'select' operation 5 bit ('select_ln117_1845', firmware/BDT.h:117) [170]  (0.000 ns)
	'sparsemux' operation 12 bit ('agg_result', firmware/BDT.h:118) [171]  (3.205 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
