statistics from finished app 2
-------------------------------------------------
gpu_ipc_1 =       7.3338
gpu_ipc_2 =     119.7922
gpu_tot_sim_cycle_stream_1 = 253700
gpu_tot_sim_cycle_stream_2 = 253699
gpu_sim_insn_1 = 1860576
gpu_sim_insn_2 = 30391168
gpu_sim_cycle = 253701
gpu_sim_insn = 32251744
gpu_ipc =     127.1250
gpu_tot_sim_cycle = 253701
gpu_tot_sim_insn = 32251744
gpu_tot_ipc =     127.1250
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 671791
gpu_stall_icnt2sh    = 329238
gpu_total_sim_rate=71511

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 534519
	L1I_total_cache_misses = 4128
	L1I_total_cache_miss_rate = 0.0077
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 549
	L1D_cache_core[1]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 747
	L1D_cache_core[2]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 687
	L1D_cache_core[3]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 394
	L1D_cache_core[4]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 638
	L1D_cache_core[5]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 678
	L1D_cache_core[6]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 719
	L1D_cache_core[7]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 787
	L1D_cache_core[8]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 730
	L1D_cache_core[9]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 799
	L1D_cache_core[10]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 887
	L1D_cache_core[11]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 732
	L1D_cache_core[12]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 762
	L1D_cache_core[13]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 855
	L1D_cache_core[14]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 882
	L1D_cache_core[15]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 711
	L1D_cache_core[16]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 912
	L1D_cache_core[17]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 798
	L1D_cache_core[18]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 818
	L1D_cache_core[19]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1000
	L1D_cache_core[20]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 869
	L1D_cache_core[21]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 912
	L1D_cache_core[22]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 910
	L1D_cache_core[23]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 945
	L1D_cache_core[24]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 905
	L1D_cache_core[25]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1027
	L1D_cache_core[26]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 856
	L1D_cache_core[27]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 918
	L1D_cache_core[28]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 935
	L1D_cache_core[29]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 913
	L1D_cache_core[30]: Access = 2278, Miss = 2278, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5766
	L1D_cache_core[31]: Access = 1987, Miss = 1987, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 4755
	L1D_cache_core[32]: Access = 2685, Miss = 2685, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 583
	L1D_cache_core[33]: Access = 1542, Miss = 1542, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 9166
	L1D_cache_core[34]: Access = 2387, Miss = 2387, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5155
	L1D_cache_core[35]: Access = 2163, Miss = 2163, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5299
	L1D_cache_core[36]: Access = 2684, Miss = 2684, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2307
	L1D_cache_core[37]: Access = 2076, Miss = 2076, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 6596
	L1D_cache_core[38]: Access = 2476, Miss = 2476, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3054
	L1D_cache_core[39]: Access = 2231, Miss = 2231, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 7987
	L1D_cache_core[40]: Access = 2663, Miss = 2663, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1130
	L1D_cache_core[41]: Access = 2522, Miss = 2522, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 4152
	L1D_cache_core[42]: Access = 2296, Miss = 2296, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3129
	L1D_cache_core[43]: Access = 2319, Miss = 2319, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3696
	L1D_cache_core[44]: Access = 2859, Miss = 2859, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1047
	L1D_cache_core[45]: Access = 2079, Miss = 2079, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5438
	L1D_cache_core[46]: Access = 2356, Miss = 2356, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 6550
	L1D_cache_core[47]: Access = 2259, Miss = 2259, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 4200
	L1D_cache_core[48]: Access = 2456, Miss = 2456, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 6707
	L1D_cache_core[49]: Access = 2603, Miss = 2603, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 4080
	L1D_cache_core[50]: Access = 2432, Miss = 2432, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5185
	L1D_cache_core[51]: Access = 1734, Miss = 1734, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 9338
	L1D_cache_core[52]: Access = 2664, Miss = 2664, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 33
	L1D_cache_core[53]: Access = 2482, Miss = 2482, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5927
	L1D_cache_core[54]: Access = 2516, Miss = 2516, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3817
	L1D_cache_core[55]: Access = 2237, Miss = 2237, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 8009
	L1D_cache_core[56]: Access = 2709, Miss = 2709, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 403
	L1D_cache_core[57]: Access = 2444, Miss = 2444, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 8487
	L1D_cache_core[58]: Access = 2406, Miss = 2406, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5859
	L1D_cache_core[59]: Access = 2344, Miss = 2344, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3839
	L1D_total_cache_accesses = 72809
	L1D_total_cache_misses = 72809
	L1D_total_cache_miss_rate = 1.0000
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 165969
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.004
L1C_cache:
	L1C_total_cache_accesses = 46690
	L1C_total_cache_misses = 2980
	L1C_total_cache_miss_rate = 0.0638
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 43600
L1T_cache:
	L1T_total_cache_accesses = 215910
	L1T_total_cache_misses = 79761
	L1T_total_cache_miss_rate = 0.3694
	L1T_total_cache_pending_hits = 136149
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 68371
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 157126
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 43710
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 2980
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 43600
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 136149
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 79761
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 4438
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 8843
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 530391
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 4128
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
171, 37, 204, 37, 204, 32, 151, 32, 171, 32, 94, 32, 190, 32, 133, 32, 32, 32, 32, 32, 32, 32, 11, 19, 19, 32, 11, 11, 11, 19, 11, 11, 
shader 0 total_cycles, active_cycles, idle cycles = 253701, 965, 252735 
shader 1 total_cycles, active_cycles, idle cycles = 253701, 963, 252737 
shader 2 total_cycles, active_cycles, idle cycles = 253701, 949, 252751 
shader 3 total_cycles, active_cycles, idle cycles = 253701, 965, 252736 
shader 4 total_cycles, active_cycles, idle cycles = 253701, 913, 252788 
shader 5 total_cycles, active_cycles, idle cycles = 253701, 1148, 252553 
shader 6 total_cycles, active_cycles, idle cycles = 253701, 968, 252733 
shader 7 total_cycles, active_cycles, idle cycles = 253701, 1102, 252599 
shader 8 total_cycles, active_cycles, idle cycles = 253701, 1038, 252663 
shader 9 total_cycles, active_cycles, idle cycles = 253701, 1219, 252482 
shader 10 total_cycles, active_cycles, idle cycles = 253701, 1085, 252616 
shader 11 total_cycles, active_cycles, idle cycles = 253701, 1060, 252640 
shader 12 total_cycles, active_cycles, idle cycles = 253701, 1002, 252699 
shader 13 total_cycles, active_cycles, idle cycles = 253701, 1211, 252490 
shader 14 total_cycles, active_cycles, idle cycles = 253701, 1158, 252542 
shader 15 total_cycles, active_cycles, idle cycles = 253701, 1315, 252385 
shader 16 total_cycles, active_cycles, idle cycles = 253701, 1146, 252554 
shader 17 total_cycles, active_cycles, idle cycles = 253701, 1076, 252624 
shader 18 total_cycles, active_cycles, idle cycles = 253701, 1212, 252489 
shader 19 total_cycles, active_cycles, idle cycles = 253701, 1121, 252580 
shader 20 total_cycles, active_cycles, idle cycles = 253701, 1130, 252570 
shader 21 total_cycles, active_cycles, idle cycles = 253701, 1253, 252447 
shader 22 total_cycles, active_cycles, idle cycles = 253701, 1030, 252671 
shader 23 total_cycles, active_cycles, idle cycles = 253701, 1205, 252496 
shader 24 total_cycles, active_cycles, idle cycles = 253701, 1071, 252630 
shader 25 total_cycles, active_cycles, idle cycles = 253701, 1043, 252657 
shader 26 total_cycles, active_cycles, idle cycles = 253701, 1196, 252504 
shader 27 total_cycles, active_cycles, idle cycles = 253701, 1364, 252336 
shader 28 total_cycles, active_cycles, idle cycles = 253701, 1055, 252645 
shader 29 total_cycles, active_cycles, idle cycles = 253701, 984, 252717 
shader 30 total_cycles, active_cycles, idle cycles = 253701, 15339, 238362 
shader 31 total_cycles, active_cycles, idle cycles = 253701, 13448, 240253 
shader 32 total_cycles, active_cycles, idle cycles = 253701, 18142, 235559 
shader 33 total_cycles, active_cycles, idle cycles = 253701, 10488, 243213 
shader 34 total_cycles, active_cycles, idle cycles = 253701, 16068, 237632 
shader 35 total_cycles, active_cycles, idle cycles = 253701, 14624, 239077 
shader 36 total_cycles, active_cycles, idle cycles = 253701, 18027, 235674 
shader 37 total_cycles, active_cycles, idle cycles = 253701, 13880, 239820 
shader 38 total_cycles, active_cycles, idle cycles = 253701, 16650, 237051 
shader 39 total_cycles, active_cycles, idle cycles = 253701, 14933, 238767 
shader 40 total_cycles, active_cycles, idle cycles = 253701, 18000, 235701 
shader 41 total_cycles, active_cycles, idle cycles = 253701, 17008, 236693 
shader 42 total_cycles, active_cycles, idle cycles = 253701, 15535, 238166 
shader 43 total_cycles, active_cycles, idle cycles = 253701, 15514, 238186 
shader 44 total_cycles, active_cycles, idle cycles = 253701, 19318, 234383 
shader 45 total_cycles, active_cycles, idle cycles = 253701, 13954, 239747 
shader 46 total_cycles, active_cycles, idle cycles = 253701, 15649, 238052 
shader 47 total_cycles, active_cycles, idle cycles = 253701, 15278, 238423 
shader 48 total_cycles, active_cycles, idle cycles = 253701, 16454, 237247 
shader 49 total_cycles, active_cycles, idle cycles = 253701, 17630, 236071 
shader 50 total_cycles, active_cycles, idle cycles = 253701, 16278, 237422 
shader 51 total_cycles, active_cycles, idle cycles = 253701, 11535, 242165 
shader 52 total_cycles, active_cycles, idle cycles = 253701, 18000, 235701 
shader 53 total_cycles, active_cycles, idle cycles = 253701, 16481, 237220 
shader 54 total_cycles, active_cycles, idle cycles = 253701, 17021, 236679 
shader 55 total_cycles, active_cycles, idle cycles = 253701, 14974, 238727 
shader 56 total_cycles, active_cycles, idle cycles = 253701, 18203, 235498 
shader 57 total_cycles, active_cycles, idle cycles = 253701, 16386, 237315 
shader 58 total_cycles, active_cycles, idle cycles = 253701, 16014, 237686 
shader 59 total_cycles, active_cycles, idle cycles = 253701, 15663, 238038 
warps_exctd_sm 0 = 0 
warps_exctd_sm 1 = 0 
warps_exctd_sm 2 = 0 
warps_exctd_sm 3 = 0 
warps_exctd_sm 4 = 0 
warps_exctd_sm 5 = 0 
warps_exctd_sm 6 = 0 
warps_exctd_sm 7 = 0 
warps_exctd_sm 8 = 0 
warps_exctd_sm 9 = 0 
warps_exctd_sm 10 = 0 
warps_exctd_sm 11 = 0 
warps_exctd_sm 12 = 0 
warps_exctd_sm 13 = 0 
warps_exctd_sm 14 = 0 
warps_exctd_sm 15 = 0 
warps_exctd_sm 16 = 0 
warps_exctd_sm 17 = 0 
warps_exctd_sm 18 = 0 
warps_exctd_sm 19 = 0 
warps_exctd_sm 20 = 0 
warps_exctd_sm 21 = 0 
warps_exctd_sm 22 = 0 
warps_exctd_sm 23 = 0 
warps_exctd_sm 24 = 0 
warps_exctd_sm 25 = 0 
warps_exctd_sm 26 = 0 
warps_exctd_sm 27 = 0 
warps_exctd_sm 28 = 0 
warps_exctd_sm 29 = 0 
warps_exctd_sm 30 = 2112 
warps_exctd_sm 31 = 1984 
warps_exctd_sm 32 = 2336 
warps_exctd_sm 33 = 1536 
warps_exctd_sm 34 = 2176 
warps_exctd_sm 35 = 2176 
warps_exctd_sm 36 = 2304 
warps_exctd_sm 37 = 2048 
warps_exctd_sm 38 = 2304 
warps_exctd_sm 39 = 2048 
warps_exctd_sm 40 = 2304 
warps_exctd_sm 41 = 2336 
warps_exctd_sm 42 = 2144 
warps_exctd_sm 43 = 2112 
warps_exctd_sm 44 = 2528 
warps_exctd_sm 45 = 1952 
warps_exctd_sm 46 = 2048 
warps_exctd_sm 47 = 2080 
warps_exctd_sm 48 = 2272 
warps_exctd_sm 49 = 2464 
warps_exctd_sm 50 = 2272 
warps_exctd_sm 51 = 1696 
warps_exctd_sm 52 = 2304 
warps_exctd_sm 53 = 2272 
warps_exctd_sm 54 = 2336 
warps_exctd_sm 55 = 2048 
warps_exctd_sm 56 = 2368 
warps_exctd_sm 57 = 2208 
warps_exctd_sm 58 = 2176 
warps_exctd_sm 59 = 2112 
gpgpu_n_tot_thrd_icount = 32599392
gpgpu_n_tot_w_icount = 1018731
gpgpu_n_stall_shd_mem = 9109658
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 211210
gpgpu_n_mem_write_global = 4438
gpgpu_n_mem_texture = 79761
gpgpu_n_mem_const = 1421
gpgpu_n_load_insn  = 2301056
gpgpu_n_store_insn = 65056
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 1030688
gpgpu_n_const_mem_insn = 1095744
gpgpu_n_param_mem_insn = 398336
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 43600
gpgpu_stall_shd_mem[c_mem][bk_conf] = 43600
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 7716204
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:16422033	W0_Idle:439928	W0_Scoreboard:12563255	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:1018904
Warp Occupancy Distribution:
Stall:15096495	W0_Idle:37470	W0_Scoreboard:22187	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:65908
Warp Occupancy Distribution:
Stall:1325538	W0_Idle:402458	W0_Scoreboard:12541068	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:952996
warp_utilization0: 0.033468
warp_utilization1: 0.004330
warp_utilization2: 0.062606
traffic_breakdown_coretomem[CONST_ACC_R] = 11368 {8:1421,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 546968 {8:68371,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 411920 {40:1567,72:644,136:2227,}
traffic_breakdown_coretomem[GLOBAL_ATOMIC] = 5749400 {40:142329,72:205,136:305,}
traffic_breakdown_coretomem[INST_ACC_R] = 3120 {8:390,}
traffic_breakdown_coretomem[TEXTURE_ACC_R] = 638088 {8:79761,}
traffic_breakdown_memtocore[CONST_ACC_R] = 102312 {72:1421,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 9298456 {136:68371,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 35504 {8:4438,}
traffic_breakdown_memtocore[GLOBAL_ATOMIC] = 5724416 {40:141720,72:202,136:302,}
traffic_breakdown_memtocore[INST_ACC_R] = 53040 {136:390,}
traffic_breakdown_memtocore[TEXTURE_ACC_R] = 10847496 {136:79761,}
maxmrqlatency = 904 
maxdqlatency = 0 
maxmflatency = 7506 
averagemflatency = 817 
averagemflatency_1 = 868 
averagemflatency_2= 768 
averagemrqlatency_1 = 62 
averagemrqlatency_2 = 66 
max_icnt2mem_latency = 6931 
max_icnt2sh_latency = 253700 
mrq_lat_table:95111 	3468 	5878 	11325 	26642 	42749 	55478 	42558 	10845 	320 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	3464 	3395 	3761 	17727 	67198 	118560 	72957 	8924 	227 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	29999 	15443 	30353 	21532 	30461 	59003 	71462 	35180 	3409 	123 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	159565 	114721 	16749 	727 	13 	0 	0 	0 	0 	0 	0 	0 	180 	768 	3490 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1 	4 	500 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        32        32        32        32        32        32        32        32        32        32         5         7        10        10         9         8 
dram[1]:        24        32        32        32        32        32        32        30        32        24         7         8        12        12         6         8 
dram[2]:        32        24        32        32        32        32        32        30        32        19         4         6         5         8         6        11 
dram[3]:        32        20        28        30        32        30        32        28        30        22         6         8         9        11         8         6 
dram[4]:        32        32        32        32        32        32        32        28        28        28         6         5         6        12         8         6 
dram[5]:        32        24        32        32        32        32        32        26        28        22         7        10         8         8         6         7 
maximum service time to same row:
dram[0]:      1247      1245      1221      1326      1201      1237      1227      1489      1602      1458      2180      2291      2175      2301      2487      2177 
dram[1]:       921      1363      1481      1198      1448      1292      1409      1184      1292      1296      2449      2343      2589      2115      2439      2044 
dram[2]:      1409       937      1281      1694      1156      1503      1330      1414      1651      1457      2269      2594      2391      2454      2235      2451 
dram[3]:      1576      1087       987      1251      1381      1192      1369      1237      1374      1280      2372      2604      2338      2306      2371      2412 
dram[4]:      1327      1121      1477      1294      1349      1163      1303      1292      1156      1505      2269      2122      2269      2216      2276      2213 
dram[5]:      1348       772      1068      1334      1118      1314      1421      1265      1140      1310      2029      2287      2082      2281      2285      2282 
average row accesses per activate:
dram[0]:  1.199151  1.189368  1.175631  1.169754  1.195863  1.183640  1.197205  1.170342  1.163534  1.154639  1.161020  1.157378  1.216950  1.169983  1.169838  1.146646 
dram[1]:  1.174442  1.186275  1.168040  1.183326  1.172557  1.151356  1.170084  1.169466  1.172349  1.177484  1.168506  1.154675  1.172513  1.168497  1.129576  1.163652 
dram[2]:  1.167936  1.179912  1.160369  1.211134  1.177726  1.202572  1.177711  1.217471  1.159626  1.159908  1.149217  1.172460  1.156484  1.180151  1.135489  1.216138 
dram[3]:  1.174659  1.164831  1.170222  1.180651  1.170842  1.170684  1.160910  1.168755  1.145223  1.153178  1.159509  1.152887  1.159836  1.158697  1.140710  1.146864 
dram[4]:  1.182597  1.175225  1.202579  1.181550  1.192469  1.191358  1.192493  1.160622  1.173674  1.162360  1.149022  1.164179  1.183089  1.157981  1.179039  1.162042 
dram[5]:  1.165134  1.171895  1.178385  1.178919  1.174017  1.170624  1.163450  1.161879  1.169804  1.167517  1.166533  1.161032  1.174199  1.162562  1.149048  1.135492 
average row locality = 294374/251315 = 1.171335
average row locality_1 = 207357/180810 = 1.146823
average row locality_2 = 87017/70505 = 1.234196
average row locality_3 = 0/0 = -nan
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      2315      1995      2073      1829      2305      1943      2426      2062      2394      2087      2063      1871      2219      1770      2021      1836 
dram[1]:      1921      1781      1882      1734      1904      1920      2062      2057      2079      1976      1768      1735      1778      1751      1735      1717 
dram[2]:      2000      2216      1854      2272      2019      2391      2082      2544      2065      2293      1790      2149      1831      2175      1747      2279 
dram[3]:      1796      1844      1856      1852      1920      2006      1943      2120      1999      1975      1816      1781      1779      1731      1723      1839 
dram[4]:      2200      1970      2248      1874      2229      2050      2394      2095      2338      2020      2104      1918      2141      1771      2126      1934 
dram[5]:      1925      1868      1937      1795      1976      1956      1997      2019      2140      2005      1854      1706      1885      1782      1784      1787 
total reads: 190524
bank skew: 2544/1706 = 1.49
chip skew: 33707/29800 = 1.13
number of total write accesses:
dram[0]:      1358      1070      1140       886      1279       951      1352      1016      1320      1049      1262      1078      1504      1052      1302      1104 
dram[1]:       974       881       954       835       916       927      1020      1011      1052       966       985       946      1063      1017      1011       985 
dram[2]:      1067      1273       910      1297      1016      1349      1046      1443      1037      1256       998      1360      1103      1432      1030      1523 
dram[3]:       874       905       942       906       931      1007       914      1055       974       948      1020       995      1051      1009      1009      1105 
dram[4]:      1256      1028      1296       931      1191      1038      1329      1041      1291       994      1304      1124      1414      1051      1389      1207 
dram[5]:       991       935       998       867       980       958       959       974      1091       971      1061       906      1155      1050      1053      1054 
total reads: 103938
bank skew: 1523/835 = 1.82
chip skew: 19140/15543 = 1.23
average mf latency per bank:
dram[0]:        827       777       975       913      1008       967       934       852       761       649       698       601       725       600       728       633
dram[1]:        763       762       918       958      1049       962       862       864       699       698       596       589       604       593       611       626
dram[2]:        822      1283       998      1292      1064      2089       962      1344       730      1106       666      1011       705      1036       701      1131
dram[3]:        690       715       840       829       904       921       786       758       608       648       540       560       525       535       546       584
dram[4]:        935       834      1026       986      1120      1120       987       881       809       697       738       648       752       663       832       722
dram[5]:        684       680       854       888       840       907       791       780       619       632       564       536       577       551       603       595
maximum mf latency per bank:
dram[0]:       3770      3697      3750      3696      4769      7104      4824      3876      5022      5757      5700      3918      4514      6953      4335      4143
dram[1]:       3350      4591      6059      4785      4546      3796      5226      4550      4372      6664      4145      5623      4643      6188      4155      4059
dram[2]:       7506      4848      4701      6126      4303      5377      4382      6986      3999      6814      5319      5977      4897      5484      5379      5603
dram[3]:       3013      3406      3444      4350      4252      4943      4371      3949      5066      4773      4042      4632      4493      5573      3992      5533
dram[4]:       5168      4101      3635      3761      7356      5028      4406      3879      3377      4335      3515      5422      5852      7293      5507      4985
dram[5]:       3510      4988      4636      4524      6963      4467      6095      4574      3891      4103      4476      4785      6975      5423      4253      4872
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=334884 n_nop=143092 n_act=44104 n_pre=44088 n_req=33682 n_req_1=19081 n_req_2=14601 n_req_3=0 n_rd=66402 n_write=37198 bw_util=0.4009 bw_util_1=0.2278 bw_util_2=0.1731 bw_util_3=0 blp=10.067320 blp_1= 3.695694 blp_2= 2.840417 blp_3= -nan
 n_activity=333414 dram_eff=0.4027 dram_eff_1=0.2288 dram_eff_2=0.1739 dram_eff_3=0
bk0: 4630a 114930i bk1: 3990a 146568i bk2: 4146a 134191i bk3: 3658a 165389i bk4: 4610a 102268i bk5: 3886a 147574i bk6: 4846a 89723i bk7: 4124a 124923i bk8: 4788a 111481i bk9: 4174a 142678i bk10: 4122a 119540i bk11: 3742a 141344i bk12: 4436a 89818i bk13: 3540a 140691i bk14: 4038a 104509i bk15: 3672a 128831i 
bw_dist = 0.228	0.173	0.000	0.595	0.004
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=14.3726
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=334884 n_nop=166843 n_act=38822 n_pre=38808 n_req=30258 n_req_1=15877 n_req_2=14381 n_req_3=0 n_rd=59574 n_write=30837 bw_util=0.3599 bw_util_1=0.1895 bw_util_2=0.1704 bw_util_3=0 blp=8.686104 blp_1= 3.443480 blp_2= 2.786286 blp_3= -nan
 n_activity=325231 dram_eff=0.3706 dram_eff_1=0.1951 dram_eff_2=0.1755 dram_eff_3=0
bk0: 3840a 171512i bk1: 3562a 180798i bk2: 3764a 166635i bk3: 3466a 179548i bk4: 3808a 161791i bk5: 3836a 158690i bk6: 4124a 143859i bk7: 4112a 140654i bk8: 4154a 155405i bk9: 3948a 161361i bk10: 3536a 167405i bk11: 3468a 167799i bk12: 3556a 154378i bk13: 3498a 156239i bk14: 3470a 154708i bk15: 3432a 158165i 
bw_dist = 0.189	0.170	0.000	0.611	0.029
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=10.1481
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=334884 n_nop=139823 n_act=44829 n_pre=44816 n_req=34186 n_req_1=19510 n_req_2=14676 n_req_3=0 n_rd=67376 n_write=38040 bw_util=0.4068 bw_util_1=0.2328 bw_util_2=0.174 bw_util_3=0 blp=10.345871 blp_1= 3.712060 blp_2= 2.887424 blp_3= -nan
 n_activity=333357 dram_eff=0.4086 dram_eff_1=0.2339 dram_eff_2=0.1748 dram_eff_3=0
bk0: 3998a 149358i bk1: 4432a 121485i bk2: 3708a 160479i bk3: 4540a 110150i bk4: 4038a 140155i bk5: 4780a 89821i bk6: 4164a 122886i bk7: 5086a 65231i bk8: 4128a 147168i bk9: 4582a 114631i bk10: 3578a 150591i bk11: 4296a 104471i bk12: 3662a 135962i bk13: 4344a 90321i bk14: 3488a 138738i bk15: 4552a 70808i 
bw_dist = 0.233	0.174	0.000	0.589	0.005
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=15.1432
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=334884 n_nop=165350 n_act=39281 n_pre=39272 n_req=30435 n_req_1=15977 n_req_2=14458 n_req_3=0 n_rd=59926 n_write=31055 bw_util=0.362 bw_util_1=0.1906 bw_util_2=0.1714 bw_util_3=0 blp=8.714405 blp_1= 3.476160 blp_2= 2.785705 blp_3= -nan
 n_activity=327113 dram_eff=0.3706 dram_eff_1=0.1952 dram_eff_2=0.1754 dram_eff_3=0
bk0: 3592a 181333i bk1: 3688a 175193i bk2: 3710a 169492i bk3: 3702a 169028i bk4: 3838a 160656i bk5: 4010a 147586i bk6: 3884a 154609i bk7: 4236a 133394i bk8: 3996a 162244i bk9: 3946a 163620i bk10: 3628a 159097i bk11: 3560a 162529i bk12: 3556a 155505i bk13: 3458a 158378i bk14: 3446a 156491i bk15: 3676a 142689i 
bw_dist = 0.191	0.171	0.000	0.615	0.023
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=10.021
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=334884 n_nop=141665 n_act=44454 n_pre=44439 n_req=33889 n_req_1=19254 n_req_2=14635 n_req_3=0 n_rd=66806 n_write=37520 bw_util=0.4033 bw_util_1=0.2299 bw_util_2=0.1735 bw_util_3=0 blp=10.306242 blp_1= 3.751698 blp_2= 2.906117 blp_3= -nan
 n_activity=333090 dram_eff=0.4055 dram_eff_1=0.2311 dram_eff_2=0.1744 dram_eff_3=0
bk0: 4396a 128304i bk1: 3940a 148843i bk2: 4496a 112723i bk3: 3748a 155202i bk4: 4458a 111139i bk5: 4100a 127338i bk6: 4780a 87231i bk7: 4190a 116100i bk8: 4676a 116261i bk9: 4040a 146087i bk10: 4208a 111076i bk11: 3836a 133024i bk12: 4280a 95835i bk13: 3542a 139559i bk14: 4248a 92045i bk15: 3868a 110469i 
bw_dist = 0.230	0.173	0.000	0.591	0.005
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=14.7139
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=334884 n_nop=162716 n_act=39805 n_pre=39792 n_req=30865 n_req_1=16396 n_req_2=14469 n_req_3=0 n_rd=60804 n_write=31767 bw_util=0.3672 bw_util_1=0.1957 bw_util_2=0.1715 bw_util_3=0 blp=8.852962 blp_1= 3.504584 blp_2= 2.768045 blp_3= -nan
 n_activity=327839 dram_eff=0.3751 dram_eff_1=0.1999 dram_eff_2=0.1752 dram_eff_3=0
bk0: 3844a 166309i bk1: 3736a 170256i bk2: 3870a 161166i bk3: 3590a 175210i bk4: 3950a 155596i bk5: 3904a 155096i bk6: 3994a 148837i bk7: 4038a 145044i bk8: 4280a 146455i bk9: 4010a 161555i bk10: 3706a 152632i bk11: 3408a 170848i bk12: 3770a 139694i bk13: 3564a 150001i bk14: 3566a 150547i bk15: 3574a 145372i 
bw_dist = 0.196	0.172	0.000	0.612	0.021
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=10.4182

========= L2 cache stats =========
L2_cache_bank[0]: Access = 27114, Miss = 17830, Miss_rate = 0.658, Pending_hits = 377, Reservation_fails = 21568
L2_cache_bank[1]: Access = 23869, Miss = 15402, Miss_rate = 0.645, Pending_hits = 282, Reservation_fails = 6413
L2_cache_bank[2]: Access = 23947, Miss = 15131, Miss_rate = 0.632, Pending_hits = 254, Reservation_fails = 3671
L2_cache_bank[3]: Access = 23001, Miss = 14673, Miss_rate = 0.638, Pending_hits = 223, Reservation_fails = 3984
L2_cache_bank[4]: Access = 23765, Miss = 15403, Miss_rate = 0.648, Pending_hits = 317, Reservation_fails = 5165
L2_cache_bank[5]: Access = 29309, Miss = 18331, Miss_rate = 0.625, Pending_hits = 405, Reservation_fails = 26775
L2_cache_bank[6]: Access = 23302, Miss = 14840, Miss_rate = 0.637, Pending_hits = 232, Reservation_fails = 2858
L2_cache_bank[7]: Access = 23840, Miss = 15153, Miss_rate = 0.636, Pending_hits = 273, Reservation_fails = 4714
L2_cache_bank[8]: Access = 26977, Miss = 17799, Miss_rate = 0.660, Pending_hits = 407, Reservation_fails = 24491
L2_cache_bank[9]: Access = 23931, Miss = 15641, Miss_rate = 0.654, Pending_hits = 325, Reservation_fails = 11582
L2_cache_bank[10]: Access = 24097, Miss = 15502, Miss_rate = 0.643, Pending_hits = 266, Reservation_fails = 3485
L2_cache_bank[11]: Access = 23653, Miss = 14923, Miss_rate = 0.631, Pending_hits = 248, Reservation_fails = 3197
Cache L2_bank_000:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 27114, Miss = 17830 (0.658), PendingHit = 377 (0.0139)
Cache L2_bank_001:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 23869, Miss = 15402 (0.645), PendingHit = 282 (0.0118)
Cache L2_bank_002:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 23947, Miss = 15131 (0.632), PendingHit = 254 (0.0106)
Cache L2_bank_003:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 23001, Miss = 14673 (0.638), PendingHit = 223 (0.0097)
Cache L2_bank_004:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 23765, Miss = 15403 (0.648), PendingHit = 317 (0.0133)
Cache L2_bank_005:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 29309, Miss = 18331 (0.625), PendingHit = 405 (0.0138)
Cache L2_bank_006:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 23302, Miss = 14840 (0.637), PendingHit = 232 (0.00996)
Cache L2_bank_007:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 23840, Miss = 15153 (0.636), PendingHit = 273 (0.0115)
Cache L2_bank_008:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 26977, Miss = 17799 (0.66), PendingHit = 407 (0.0151)
Cache L2_bank_009:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 23931, Miss = 15641 (0.654), PendingHit = 325 (0.0136)
Cache L2_bank_010:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 24097, Miss = 15502 (0.643), PendingHit = 266 (0.011)
Cache L2_bank_011:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 23653, Miss = 14923 (0.631), PendingHit = 248 (0.0105)
L2 Cache Total Miss Rate = 0.642
Stream 1: L2 Cache Miss Rate = 0.735
Stream 2: L2 Cache Miss Rate = 0.554
Stream 1: Accesses  = 144494
Stream 1: Misses  = 106199
Stream 2: Accesses  = 152311
Stream 2: Misses  = 84429
Stream 1+2: Accesses  = 296805
Stream 1+2: Misses  = 190628
Total Accesses  = 296805
MPKI-CORES
CORE_L2MPKI_0	34.064
CORE_L2MPKI_1	39.734
CORE_L2MPKI_2	33.087
CORE_L2MPKI_3	46.414
CORE_L2MPKI_4	37.858
CORE_L2MPKI_5	54.315
CORE_L2MPKI_6	42.515
CORE_L2MPKI_7	53.023
CORE_L2MPKI_8	44.918
CORE_L2MPKI_9	56.019
CORE_L2MPKI_10	50.035
CORE_L2MPKI_11	53.608
CORE_L2MPKI_12	49.028
CORE_L2MPKI_13	57.094
CORE_L2MPKI_14	53.786
CORE_L2MPKI_15	58.944
CORE_L2MPKI_16	50.133
CORE_L2MPKI_17	51.711
CORE_L2MPKI_18	51.352
CORE_L2MPKI_19	56.617
CORE_L2MPKI_20	54.859
CORE_L2MPKI_21	57.353
CORE_L2MPKI_22	48.274
CORE_L2MPKI_23	59.057
CORE_L2MPKI_24	50.538
CORE_L2MPKI_25	56.135
CORE_L2MPKI_26	56.393
CORE_L2MPKI_27	56.607
CORE_L2MPKI_28	51.679
CORE_L2MPKI_29	48.405
CORE_L2MPKI_30	2.880
CORE_L2MPKI_31	2.955
CORE_L2MPKI_32	2.748
CORE_L2MPKI_33	3.873
CORE_L2MPKI_34	2.678
CORE_L2MPKI_35	2.840
CORE_L2MPKI_36	2.668
CORE_L2MPKI_37	2.923
CORE_L2MPKI_38	2.735
CORE_L2MPKI_39	2.897
CORE_L2MPKI_40	2.741
CORE_L2MPKI_41	2.858
CORE_L2MPKI_42	2.823
CORE_L2MPKI_43	2.647
CORE_L2MPKI_44	2.653
CORE_L2MPKI_45	2.932
CORE_L2MPKI_46	2.995
CORE_L2MPKI_47	2.728
CORE_L2MPKI_48	2.777
CORE_L2MPKI_49	2.626
CORE_L2MPKI_50	2.895
CORE_L2MPKI_51	3.327
CORE_L2MPKI_52	2.639
CORE_L2MPKI_53	2.716
CORE_L2MPKI_54	2.621
CORE_L2MPKI_55	2.878
CORE_L2MPKI_56	2.643
CORE_L2MPKI_57	2.731
CORE_L2MPKI_58	2.669
CORE_L2MPKI_59	2.576
Avg_MPKI_Stream1= 50.452
Avg_MPKI_Stream2= 2.822
MISSES-CORES
CORE_MISSES_0	2070
CORE_MISSES_1	2412
CORE_MISSES_2	1981
CORE_MISSES_3	2822
CORE_MISSES_4	2177
CORE_MISSES_5	3935
CORE_MISSES_6	2589
CORE_MISSES_7	3687
CORE_MISSES_8	2938
CORE_MISSES_9	4313
CORE_MISSES_10	3428
CORE_MISSES_11	3587
CORE_MISSES_12	3097
CORE_MISSES_13	4372
CORE_MISSES_14	3938
CORE_MISSES_15	4906
CORE_MISSES_16	3632
CORE_MISSES_17	3518
CORE_MISSES_18	3934
CORE_MISSES_19	4013
CORE_MISSES_20	3920
CORE_MISSES_21	4546
CORE_MISSES_22	3139
CORE_MISSES_23	4511
CORE_MISSES_24	3422
CORE_MISSES_25	3704
CORE_MISSES_26	4266
CORE_MISSES_27	4889
CORE_MISSES_28	3448
CORE_MISSES_29	3005
CORE_MISSES_30	2797
CORE_MISSES_31	2514
CORE_MISSES_32	3158
CORE_MISSES_33	2570
CORE_MISSES_34	2725
CORE_MISSES_35	2627
CORE_MISSES_36	3047
CORE_MISSES_37	2567
CORE_MISSES_38	2883
CORE_MISSES_39	2739
CORE_MISSES_40	3126
CORE_MISSES_41	3078
CORE_MISSES_42	2776
CORE_MISSES_43	2600
CORE_MISSES_44	3247
CORE_MISSES_45	2590
CORE_MISSES_46	2969
CORE_MISSES_47	2639
CORE_MISSES_48	2893
CORE_MISSES_49	2931
CORE_MISSES_50	2983
CORE_MISSES_51	2428
CORE_MISSES_52	3010
CORE_MISSES_53	2834
CORE_MISSES_54	2825
CORE_MISSES_55	2729
CORE_MISSES_56	3048
CORE_MISSES_57	2834
CORE_MISSES_58	2707
CORE_MISSES_59	2555
L2_MISSES = 190628
L2_total_cache_accesses = 296805
L2_total_cache_misses = 190628
L2_total_cache_miss_rate = 0.6423
L2_total_cache_pending_hits = 3609
L2_total_cache_reservation_fails = 117903
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 36746
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 1404
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 172645
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 106523
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 1272
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 81
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 68
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 1483
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 62558
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 1893
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 15310
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 7689
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1647
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 206
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 2585
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 1508
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 345
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 25
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 20
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 700
L2_cache_data_port_util = 0.228
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=1036867
icnt_total_pkts_simt_to_mem=452942
statistics from finished app 2
-------------------------------------------------
gpu_ipc_1 =       7.3338
gpu_ipc_2 =     119.7922
gpu_tot_sim_cycle_stream_1 = 253700
gpu_tot_sim_cycle_stream_2 = 253699
gpu_sim_insn_1 = 1860576
gpu_sim_insn_2 = 30391168
gpu_sim_cycle = 253701
gpu_sim_insn = 32251744
gpu_ipc =     127.1250
gpu_tot_sim_cycle = 253701
gpu_tot_sim_insn = 32251744
gpu_tot_ipc =     127.1250
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 671791
gpu_stall_icnt2sh    = 329238
gpu_total_sim_rate=71511

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 534519
	L1I_total_cache_misses = 4128
	L1I_total_cache_miss_rate = 0.0077
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 549
	L1D_cache_core[1]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 747
	L1D_cache_core[2]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 687
	L1D_cache_core[3]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 394
	L1D_cache_core[4]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 638
	L1D_cache_core[5]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 678
	L1D_cache_core[6]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 719
	L1D_cache_core[7]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 787
	L1D_cache_core[8]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 730
	L1D_cache_core[9]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 799
	L1D_cache_core[10]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 887
	L1D_cache_core[11]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 732
	L1D_cache_core[12]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 762
	L1D_cache_core[13]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 855
	L1D_cache_core[14]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 882
	L1D_cache_core[15]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 711
	L1D_cache_core[16]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 912
	L1D_cache_core[17]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 798
	L1D_cache_core[18]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 818
	L1D_cache_core[19]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1000
	L1D_cache_core[20]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 869
	L1D_cache_core[21]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 912
	L1D_cache_core[22]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 910
	L1D_cache_core[23]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 945
	L1D_cache_core[24]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 905
	L1D_cache_core[25]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1027
	L1D_cache_core[26]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 856
	L1D_cache_core[27]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 918
	L1D_cache_core[28]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 935
	L1D_cache_core[29]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 913
	L1D_cache_core[30]: Access = 2278, Miss = 2278, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5766
	L1D_cache_core[31]: Access = 1987, Miss = 1987, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 4755
	L1D_cache_core[32]: Access = 2685, Miss = 2685, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 583
	L1D_cache_core[33]: Access = 1542, Miss = 1542, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 9166
	L1D_cache_core[34]: Access = 2387, Miss = 2387, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5155
	L1D_cache_core[35]: Access = 2163, Miss = 2163, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5299
	L1D_cache_core[36]: Access = 2684, Miss = 2684, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2307
	L1D_cache_core[37]: Access = 2076, Miss = 2076, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 6596
	L1D_cache_core[38]: Access = 2476, Miss = 2476, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3054
	L1D_cache_core[39]: Access = 2231, Miss = 2231, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 7987
	L1D_cache_core[40]: Access = 2663, Miss = 2663, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1130
	L1D_cache_core[41]: Access = 2522, Miss = 2522, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 4152
	L1D_cache_core[42]: Access = 2296, Miss = 2296, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3129
	L1D_cache_core[43]: Access = 2319, Miss = 2319, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3696
	L1D_cache_core[44]: Access = 2859, Miss = 2859, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1047
	L1D_cache_core[45]: Access = 2079, Miss = 2079, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5438
	L1D_cache_core[46]: Access = 2356, Miss = 2356, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 6550
	L1D_cache_core[47]: Access = 2259, Miss = 2259, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 4200
	L1D_cache_core[48]: Access = 2456, Miss = 2456, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 6707
	L1D_cache_core[49]: Access = 2603, Miss = 2603, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 4080
	L1D_cache_core[50]: Access = 2432, Miss = 2432, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5185
	L1D_cache_core[51]: Access = 1734, Miss = 1734, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 9338
	L1D_cache_core[52]: Access = 2664, Miss = 2664, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 33
	L1D_cache_core[53]: Access = 2482, Miss = 2482, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5927
	L1D_cache_core[54]: Access = 2516, Miss = 2516, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3817
	L1D_cache_core[55]: Access = 2237, Miss = 2237, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 8009
	L1D_cache_core[56]: Access = 2709, Miss = 2709, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 403
	L1D_cache_core[57]: Access = 2444, Miss = 2444, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 8487
	L1D_cache_core[58]: Access = 2406, Miss = 2406, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5859
	L1D_cache_core[59]: Access = 2344, Miss = 2344, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3839
	L1D_total_cache_accesses = 72809
	L1D_total_cache_misses = 72809
	L1D_total_cache_miss_rate = 1.0000
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 165969
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.004
L1C_cache:
	L1C_total_cache_accesses = 46690
	L1C_total_cache_misses = 2980
	L1C_total_cache_miss_rate = 0.0638
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 43600
L1T_cache:
	L1T_total_cache_accesses = 215910
	L1T_total_cache_misses = 79761
	L1T_total_cache_miss_rate = 0.3694
	L1T_total_cache_pending_hits = 136149
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 68371
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 157126
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 43710
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 2980
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 43600
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 136149
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 79761
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 4438
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 8843
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 530391
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 4128
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
171, 37, 204, 37, 204, 32, 151, 32, 171, 32, 94, 32, 190, 32, 133, 32, 32, 32, 32, 32, 32, 32, 11, 19, 19, 32, 11, 11, 11, 19, 11, 11, 
shader 0 total_cycles, active_cycles, idle cycles = 253701, 965, 252735 
shader 1 total_cycles, active_cycles, idle cycles = 253701, 963, 252737 
shader 2 total_cycles, active_cycles, idle cycles = 253701, 949, 252751 
shader 3 total_cycles, active_cycles, idle cycles = 253701, 965, 252736 
shader 4 total_cycles, active_cycles, idle cycles = 253701, 913, 252788 
shader 5 total_cycles, active_cycles, idle cycles = 253701, 1148, 252553 
shader 6 total_cycles, active_cycles, idle cycles = 253701, 968, 252733 
shader 7 total_cycles, active_cycles, idle cycles = 253701, 1102, 252599 
shader 8 total_cycles, active_cycles, idle cycles = 253701, 1038, 252663 
shader 9 total_cycles, active_cycles, idle cycles = 253701, 1219, 252482 
shader 10 total_cycles, active_cycles, idle cycles = 253701, 1085, 252616 
shader 11 total_cycles, active_cycles, idle cycles = 253701, 1060, 252640 
shader 12 total_cycles, active_cycles, idle cycles = 253701, 1002, 252699 
shader 13 total_cycles, active_cycles, idle cycles = 253701, 1211, 252490 
shader 14 total_cycles, active_cycles, idle cycles = 253701, 1158, 252542 
shader 15 total_cycles, active_cycles, idle cycles = 253701, 1315, 252385 
shader 16 total_cycles, active_cycles, idle cycles = 253701, 1146, 252554 
shader 17 total_cycles, active_cycles, idle cycles = 253701, 1076, 252624 
shader 18 total_cycles, active_cycles, idle cycles = 253701, 1212, 252489 
shader 19 total_cycles, active_cycles, idle cycles = 253701, 1121, 252580 
shader 20 total_cycles, active_cycles, idle cycles = 253701, 1130, 252570 
shader 21 total_cycles, active_cycles, idle cycles = 253701, 1253, 252447 
shader 22 total_cycles, active_cycles, idle cycles = 253701, 1030, 252671 
shader 23 total_cycles, active_cycles, idle cycles = 253701, 1205, 252496 
shader 24 total_cycles, active_cycles, idle cycles = 253701, 1071, 252630 
shader 25 total_cycles, active_cycles, idle cycles = 253701, 1043, 252657 
shader 26 total_cycles, active_cycles, idle cycles = 253701, 1196, 252504 
shader 27 total_cycles, active_cycles, idle cycles = 253701, 1364, 252336 
shader 28 total_cycles, active_cycles, idle cycles = 253701, 1055, 252645 
shader 29 total_cycles, active_cycles, idle cycles = 253701, 984, 252717 
shader 30 total_cycles, active_cycles, idle cycles = 253701, 15339, 238362 
shader 31 total_cycles, active_cycles, idle cycles = 253701, 13448, 240253 
shader 32 total_cycles, active_cycles, idle cycles = 253701, 18142, 235559 
shader 33 total_cycles, active_cycles, idle cycles = 253701, 10488, 243213 
shader 34 total_cycles, active_cycles, idle cycles = 253701, 16068, 237632 
shader 35 total_cycles, active_cycles, idle cycles = 253701, 14624, 239077 
shader 36 total_cycles, active_cycles, idle cycles = 253701, 18027, 235674 
shader 37 total_cycles, active_cycles, idle cycles = 253701, 13880, 239820 
shader 38 total_cycles, active_cycles, idle cycles = 253701, 16650, 237051 
shader 39 total_cycles, active_cycles, idle cycles = 253701, 14933, 238767 
shader 40 total_cycles, active_cycles, idle cycles = 253701, 18000, 235701 
shader 41 total_cycles, active_cycles, idle cycles = 253701, 17008, 236693 
shader 42 total_cycles, active_cycles, idle cycles = 253701, 15535, 238166 
shader 43 total_cycles, active_cycles, idle cycles = 253701, 15514, 238186 
shader 44 total_cycles, active_cycles, idle cycles = 253701, 19318, 234383 
shader 45 total_cycles, active_cycles, idle cycles = 253701, 13954, 239747 
shader 46 total_cycles, active_cycles, idle cycles = 253701, 15649, 238052 
shader 47 total_cycles, active_cycles, idle cycles = 253701, 15278, 238423 
shader 48 total_cycles, active_cycles, idle cycles = 253701, 16454, 237247 
shader 49 total_cycles, active_cycles, idle cycles = 253701, 17630, 236071 
shader 50 total_cycles, active_cycles, idle cycles = 253701, 16278, 237422 
shader 51 total_cycles, active_cycles, idle cycles = 253701, 11535, 242165 
shader 52 total_cycles, active_cycles, idle cycles = 253701, 18000, 235701 
shader 53 total_cycles, active_cycles, idle cycles = 253701, 16481, 237220 
shader 54 total_cycles, active_cycles, idle cycles = 253701, 17021, 236679 
shader 55 total_cycles, active_cycles, idle cycles = 253701, 14974, 238727 
shader 56 total_cycles, active_cycles, idle cycles = 253701, 18203, 235498 
shader 57 total_cycles, active_cycles, idle cycles = 253701, 16386, 237315 
shader 58 total_cycles, active_cycles, idle cycles = 253701, 16014, 237686 
shader 59 total_cycles, active_cycles, idle cycles = 253701, 15663, 238038 
warps_exctd_sm 0 = 0 
warps_exctd_sm 1 = 0 
warps_exctd_sm 2 = 0 
warps_exctd_sm 3 = 0 
warps_exctd_sm 4 = 0 
warps_exctd_sm 5 = 0 
warps_exctd_sm 6 = 0 
warps_exctd_sm 7 = 0 
warps_exctd_sm 8 = 0 
warps_exctd_sm 9 = 0 
warps_exctd_sm 10 = 0 
warps_exctd_sm 11 = 0 
warps_exctd_sm 12 = 0 
warps_exctd_sm 13 = 0 
warps_exctd_sm 14 = 0 
warps_exctd_sm 15 = 0 
warps_exctd_sm 16 = 0 
warps_exctd_sm 17 = 0 
warps_exctd_sm 18 = 0 
warps_exctd_sm 19 = 0 
warps_exctd_sm 20 = 0 
warps_exctd_sm 21 = 0 
warps_exctd_sm 22 = 0 
warps_exctd_sm 23 = 0 
warps_exctd_sm 24 = 0 
warps_exctd_sm 25 = 0 
warps_exctd_sm 26 = 0 
warps_exctd_sm 27 = 0 
warps_exctd_sm 28 = 0 
warps_exctd_sm 29 = 0 
warps_exctd_sm 30 = 2112 
warps_exctd_sm 31 = 1984 
warps_exctd_sm 32 = 2336 
warps_exctd_sm 33 = 1536 
warps_exctd_sm 34 = 2176 
warps_exctd_sm 35 = 2176 
warps_exctd_sm 36 = 2304 
warps_exctd_sm 37 = 2048 
warps_exctd_sm 38 = 2304 
warps_exctd_sm 39 = 2048 
warps_exctd_sm 40 = 2304 
warps_exctd_sm 41 = 2336 
warps_exctd_sm 42 = 2144 
warps_exctd_sm 43 = 2112 
warps_exctd_sm 44 = 2528 
warps_exctd_sm 45 = 1952 
warps_exctd_sm 46 = 2048 
warps_exctd_sm 47 = 2080 
warps_exctd_sm 48 = 2272 
warps_exctd_sm 49 = 2464 
warps_exctd_sm 50 = 2272 
warps_exctd_sm 51 = 1696 
warps_exctd_sm 52 = 2304 
warps_exctd_sm 53 = 2272 
warps_exctd_sm 54 = 2336 
warps_exctd_sm 55 = 2048 
warps_exctd_sm 56 = 2368 
warps_exctd_sm 57 = 2208 
warps_exctd_sm 58 = 2176 
warps_exctd_sm 59 = 2112 
gpgpu_n_tot_thrd_icount = 32599392
gpgpu_n_tot_w_icount = 1018731
gpgpu_n_stall_shd_mem = 9109658
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 211210
gpgpu_n_mem_write_global = 4438
gpgpu_n_mem_texture = 79761
gpgpu_n_mem_const = 1421
gpgpu_n_load_insn  = 2301056
gpgpu_n_store_insn = 65056
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 1030688
gpgpu_n_const_mem_insn = 1095744
gpgpu_n_param_mem_insn = 398336
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 43600
gpgpu_stall_shd_mem[c_mem][bk_conf] = 43600
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 7716204
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:16422033	W0_Idle:439928	W0_Scoreboard:12563255	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:1018904
Warp Occupancy Distribution:
Stall:15096495	W0_Idle:37470	W0_Scoreboard:22187	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:65908
Warp Occupancy Distribution:
Stall:1325538	W0_Idle:402458	W0_Scoreboard:12541068	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:952996
warp_utilization0: 0.033468
warp_utilization1: 0.004330
warp_utilization2: 0.062606
traffic_breakdown_coretomem[CONST_ACC_R] = 11368 {8:1421,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 546968 {8:68371,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 411920 {40:1567,72:644,136:2227,}
traffic_breakdown_coretomem[GLOBAL_ATOMIC] = 5749400 {40:142329,72:205,136:305,}
traffic_breakdown_coretomem[INST_ACC_R] = 3120 {8:390,}
traffic_breakdown_coretomem[TEXTURE_ACC_R] = 638088 {8:79761,}
traffic_breakdown_memtocore[CONST_ACC_R] = 102312 {72:1421,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 9298456 {136:68371,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 35504 {8:4438,}
traffic_breakdown_memtocore[GLOBAL_ATOMIC] = 5724416 {40:141720,72:202,136:302,}
traffic_breakdown_memtocore[INST_ACC_R] = 53040 {136:390,}
traffic_breakdown_memtocore[TEXTURE_ACC_R] = 10847496 {136:79761,}
maxmrqlatency = 904 
maxdqlatency = 0 
maxmflatency = 7506 
averagemflatency = 817 
averagemflatency_1 = 868 
averagemflatency_2= 768 
averagemrqlatency_1 = 62 
averagemrqlatency_2 = 66 
max_icnt2mem_latency = 6931 
max_icnt2sh_latency = 253700 
mrq_lat_table:95111 	3468 	5878 	11325 	26642 	42749 	55478 	42558 	10845 	320 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	3464 	3395 	3761 	17727 	67198 	118560 	72957 	8924 	227 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	29999 	15443 	30353 	21532 	30461 	59003 	71462 	35180 	3409 	123 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	159565 	114721 	16749 	727 	13 	0 	0 	0 	0 	0 	0 	0 	180 	768 	3490 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1 	4 	500 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        32        32        32        32        32        32        32        32        32        32         5         7        10        10         9         8 
dram[1]:        24        32        32        32        32        32        32        30        32        24         7         8        12        12         6         8 
dram[2]:        32        24        32        32        32        32        32        30        32        19         4         6         5         8         6        11 
dram[3]:        32        20        28        30        32        30        32        28        30        22         6         8         9        11         8         6 
dram[4]:        32        32        32        32        32        32        32        28        28        28         6         5         6        12         8         6 
dram[5]:        32        24        32        32        32        32        32        26        28        22         7        10         8         8         6         7 
maximum service time to same row:
dram[0]:      1247      1245      1221      1326      1201      1237      1227      1489      1602      1458      2180      2291      2175      2301      2487      2177 
dram[1]:       921      1363      1481      1198      1448      1292      1409      1184      1292      1296      2449      2343      2589      2115      2439      2044 
dram[2]:      1409       937      1281      1694      1156      1503      1330      1414      1651      1457      2269      2594      2391      2454      2235      2451 
dram[3]:      1576      1087       987      1251      1381      1192      1369      1237      1374      1280      2372      2604      2338      2306      2371      2412 
dram[4]:      1327      1121      1477      1294      1349      1163      1303      1292      1156      1505      2269      2122      2269      2216      2276      2213 
dram[5]:      1348       772      1068      1334      1118      1314      1421      1265      1140      1310      2029      2287      2082      2281      2285      2282 
average row accesses per activate:
dram[0]:  1.199151  1.189368  1.175631  1.169754  1.195863  1.183640  1.197205  1.170342  1.163534  1.154639  1.161020  1.157378  1.216950  1.169983  1.169838  1.146646 
dram[1]:  1.174442  1.186275  1.168040  1.183326  1.172557  1.151356  1.170084  1.169466  1.172349  1.177484  1.168506  1.154675  1.172513  1.168497  1.129576  1.163652 
dram[2]:  1.167936  1.179912  1.160369  1.211134  1.177726  1.202572  1.177711  1.217471  1.159626  1.159908  1.149217  1.172460  1.156484  1.180151  1.135489  1.216138 
dram[3]:  1.174659  1.164831  1.170222  1.180651  1.170842  1.170684  1.160910  1.168755  1.145223  1.153178  1.159509  1.152887  1.159836  1.158697  1.140710  1.146864 
dram[4]:  1.182597  1.175225  1.202579  1.181550  1.192469  1.191358  1.192493  1.160622  1.173674  1.162360  1.149022  1.164179  1.183089  1.157981  1.179039  1.162042 
dram[5]:  1.165134  1.171895  1.178385  1.178919  1.174017  1.170624  1.163450  1.161879  1.169804  1.167517  1.166533  1.161032  1.174199  1.162562  1.149048  1.135492 
average row locality = 294374/251315 = 1.171335
average row locality_1 = 207357/180810 = 1.146823
average row locality_2 = 87017/70505 = 1.234196
average row locality_3 = 0/0 = -nan
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      2315      1995      2073      1829      2305      1943      2426      2062      2394      2087      2063      1871      2219      1770      2021      1836 
dram[1]:      1921      1781      1882      1734      1904      1920      2062      2057      2079      1976      1768      1735      1778      1751      1735      1717 
dram[2]:      2000      2216      1854      2272      2019      2391      2082      2544      2065      2293      1790      2149      1831      2175      1747      2279 
dram[3]:      1796      1844      1856      1852      1920      2006      1943      2120      1999      1975      1816      1781      1779      1731      1723      1839 
dram[4]:      2200      1970      2248      1874      2229      2050      2394      2095      2338      2020      2104      1918      2141      1771      2126      1934 
dram[5]:      1925      1868      1937      1795      1976      1956      1997      2019      2140      2005      1854      1706      1885      1782      1784      1787 
total reads: 190524
bank skew: 2544/1706 = 1.49
chip skew: 33707/29800 = 1.13
number of total write accesses:
dram[0]:      1358      1070      1140       886      1279       951      1352      1016      1320      1049      1262      1078      1504      1052      1302      1104 
dram[1]:       974       881       954       835       916       927      1020      1011      1052       966       985       946      1063      1017      1011       985 
dram[2]:      1067      1273       910      1297      1016      1349      1046      1443      1037      1256       998      1360      1103      1432      1030      1523 
dram[3]:       874       905       942       906       931      1007       914      1055       974       948      1020       995      1051      1009      1009      1105 
dram[4]:      1256      1028      1296       931      1191      1038      1329      1041      1291       994      1304      1124      1414      1051      1389      1207 
dram[5]:       991       935       998       867       980       958       959       974      1091       971      1061       906      1155      1050      1053      1054 
total reads: 103938
bank skew: 1523/835 = 1.82
chip skew: 19140/15543 = 1.23
average mf latency per bank:
dram[0]:        827       777       975       913      1008       967       934       852       761       649       698       601       725       600       728       633
dram[1]:        763       762       918       958      1049       962       862       864       699       698       596       589       604       593       611       626
dram[2]:        822      1283       998      1292      1064      2089       962      1344       730      1106       666      1011       705      1036       701      1131
dram[3]:        690       715       840       829       904       921       786       758       608       648       540       560       525       535       546       584
dram[4]:        935       834      1026       986      1120      1120       987       881       809       697       738       648       752       663       832       722
dram[5]:        684       680       854       888       840       907       791       780       619       632       564       536       577       551       603       595
maximum mf latency per bank:
dram[0]:       3770      3697      3750      3696      4769      7104      4824      3876      5022      5757      5700      3918      4514      6953      4335      4143
dram[1]:       3350      4591      6059      4785      4546      3796      5226      4550      4372      6664      4145      5623      4643      6188      4155      4059
dram[2]:       7506      4848      4701      6126      4303      5377      4382      6986      3999      6814      5319      5977      4897      5484      5379      5603
dram[3]:       3013      3406      3444      4350      4252      4943      4371      3949      5066      4773      4042      4632      4493      5573      3992      5533
dram[4]:       5168      4101      3635      3761      7356      5028      4406      3879      3377      4335      3515      5422      5852      7293      5507      4985
dram[5]:       3510      4988      4636      4524      6963      4467      6095      4574      3891      4103      4476      4785      6975      5423      4253      4872
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=334884 n_nop=143092 n_act=44104 n_pre=44088 n_req=33682 n_req_1=19081 n_req_2=14601 n_req_3=0 n_rd=66402 n_write=37198 bw_util=0.4009 bw_util_1=0.2278 bw_util_2=0.1731 bw_util_3=0 blp=10.067320 blp_1= 3.695694 blp_2= 2.840417 blp_3= -nan
 n_activity=333414 dram_eff=0.4027 dram_eff_1=0.2288 dram_eff_2=0.1739 dram_eff_3=0
bk0: 4630a 114930i bk1: 3990a 146568i bk2: 4146a 134191i bk3: 3658a 165389i bk4: 4610a 102268i bk5: 3886a 147574i bk6: 4846a 89723i bk7: 4124a 124923i bk8: 4788a 111481i bk9: 4174a 142678i bk10: 4122a 119540i bk11: 3742a 141344i bk12: 4436a 89818i bk13: 3540a 140691i bk14: 4038a 104509i bk15: 3672a 128831i 
bw_dist = 0.228	0.173	0.000	0.595	0.004
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=14.3726
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=334884 n_nop=166843 n_act=38822 n_pre=38808 n_req=30258 n_req_1=15877 n_req_2=14381 n_req_3=0 n_rd=59574 n_write=30837 bw_util=0.3599 bw_util_1=0.1895 bw_util_2=0.1704 bw_util_3=0 blp=8.686104 blp_1= 3.443480 blp_2= 2.786286 blp_3= -nan
 n_activity=325231 dram_eff=0.3706 dram_eff_1=0.1951 dram_eff_2=0.1755 dram_eff_3=0
bk0: 3840a 171512i bk1: 3562a 180798i bk2: 3764a 166635i bk3: 3466a 179548i bk4: 3808a 161791i bk5: 3836a 158690i bk6: 4124a 143859i bk7: 4112a 140654i bk8: 4154a 155405i bk9: 3948a 161361i bk10: 3536a 167405i bk11: 3468a 167799i bk12: 3556a 154378i bk13: 3498a 156239i bk14: 3470a 154708i bk15: 3432a 158165i 
bw_dist = 0.189	0.170	0.000	0.611	0.029
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=10.1481
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=334884 n_nop=139823 n_act=44829 n_pre=44816 n_req=34186 n_req_1=19510 n_req_2=14676 n_req_3=0 n_rd=67376 n_write=38040 bw_util=0.4068 bw_util_1=0.2328 bw_util_2=0.174 bw_util_3=0 blp=10.345871 blp_1= 3.712060 blp_2= 2.887424 blp_3= -nan
 n_activity=333357 dram_eff=0.4086 dram_eff_1=0.2339 dram_eff_2=0.1748 dram_eff_3=0
bk0: 3998a 149358i bk1: 4432a 121485i bk2: 3708a 160479i bk3: 4540a 110150i bk4: 4038a 140155i bk5: 4780a 89821i bk6: 4164a 122886i bk7: 5086a 65231i bk8: 4128a 147168i bk9: 4582a 114631i bk10: 3578a 150591i bk11: 4296a 104471i bk12: 3662a 135962i bk13: 4344a 90321i bk14: 3488a 138738i bk15: 4552a 70808i 
bw_dist = 0.233	0.174	0.000	0.589	0.005
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=15.1432
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=334884 n_nop=165350 n_act=39281 n_pre=39272 n_req=30435 n_req_1=15977 n_req_2=14458 n_req_3=0 n_rd=59926 n_write=31055 bw_util=0.362 bw_util_1=0.1906 bw_util_2=0.1714 bw_util_3=0 blp=8.714405 blp_1= 3.476160 blp_2= 2.785705 blp_3= -nan
 n_activity=327113 dram_eff=0.3706 dram_eff_1=0.1952 dram_eff_2=0.1754 dram_eff_3=0
bk0: 3592a 181333i bk1: 3688a 175193i bk2: 3710a 169492i bk3: 3702a 169028i bk4: 3838a 160656i bk5: 4010a 147586i bk6: 3884a 154609i bk7: 4236a 133394i bk8: 3996a 162244i bk9: 3946a 163620i bk10: 3628a 159097i bk11: 3560a 162529i bk12: 3556a 155505i bk13: 3458a 158378i bk14: 3446a 156491i bk15: 3676a 142689i 
bw_dist = 0.191	0.171	0.000	0.615	0.023
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=10.021
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=334884 n_nop=141665 n_act=44454 n_pre=44439 n_req=33889 n_req_1=19254 n_req_2=14635 n_req_3=0 n_rd=66806 n_write=37520 bw_util=0.4033 bw_util_1=0.2299 bw_util_2=0.1735 bw_util_3=0 blp=10.306242 blp_1= 3.751698 blp_2= 2.906117 blp_3= -nan
 n_activity=333090 dram_eff=0.4055 dram_eff_1=0.2311 dram_eff_2=0.1744 dram_eff_3=0
bk0: 4396a 128304i bk1: 3940a 148843i bk2: 4496a 112723i bk3: 3748a 155202i bk4: 4458a 111139i bk5: 4100a 127338i bk6: 4780a 87231i bk7: 4190a 116100i bk8: 4676a 116261i bk9: 4040a 146087i bk10: 4208a 111076i bk11: 3836a 133024i bk12: 4280a 95835i bk13: 3542a 139559i bk14: 4248a 92045i bk15: 3868a 110469i 
bw_dist = 0.230	0.173	0.000	0.591	0.005
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=14.7139
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=334884 n_nop=162716 n_act=39805 n_pre=39792 n_req=30865 n_req_1=16396 n_req_2=14469 n_req_3=0 n_rd=60804 n_write=31767 bw_util=0.3672 bw_util_1=0.1957 bw_util_2=0.1715 bw_util_3=0 blp=8.852962 blp_1= 3.504584 blp_2= 2.768045 blp_3= -nan
 n_activity=327839 dram_eff=0.3751 dram_eff_1=0.1999 dram_eff_2=0.1752 dram_eff_3=0
bk0: 3844a 166309i bk1: 3736a 170256i bk2: 3870a 161166i bk3: 3590a 175210i bk4: 3950a 155596i bk5: 3904a 155096i bk6: 3994a 148837i bk7: 4038a 145044i bk8: 4280a 146455i bk9: 4010a 161555i bk10: 3706a 152632i bk11: 3408a 170848i bk12: 3770a 139694i bk13: 3564a 150001i bk14: 3566a 150547i bk15: 3574a 145372i 
bw_dist = 0.196	0.172	0.000	0.612	0.021
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=10.4182

========= L2 cache stats =========
L2_cache_bank[0]: Access = 27114, Miss = 17830, Miss_rate = 0.658, Pending_hits = 377, Reservation_fails = 21568
L2_cache_bank[1]: Access = 23869, Miss = 15402, Miss_rate = 0.645, Pending_hits = 282, Reservation_fails = 6413
L2_cache_bank[2]: Access = 23947, Miss = 15131, Miss_rate = 0.632, Pending_hits = 254, Reservation_fails = 3671
L2_cache_bank[3]: Access = 23001, Miss = 14673, Miss_rate = 0.638, Pending_hits = 223, Reservation_fails = 3984
L2_cache_bank[4]: Access = 23765, Miss = 15403, Miss_rate = 0.648, Pending_hits = 317, Reservation_fails = 5165
L2_cache_bank[5]: Access = 29309, Miss = 18331, Miss_rate = 0.625, Pending_hits = 405, Reservation_fails = 26775
L2_cache_bank[6]: Access = 23302, Miss = 14840, Miss_rate = 0.637, Pending_hits = 232, Reservation_fails = 2858
L2_cache_bank[7]: Access = 23840, Miss = 15153, Miss_rate = 0.636, Pending_hits = 273, Reservation_fails = 4714
L2_cache_bank[8]: Access = 26977, Miss = 17799, Miss_rate = 0.660, Pending_hits = 407, Reservation_fails = 24491
L2_cache_bank[9]: Access = 23931, Miss = 15641, Miss_rate = 0.654, Pending_hits = 325, Reservation_fails = 11582
L2_cache_bank[10]: Access = 24097, Miss = 15502, Miss_rate = 0.643, Pending_hits = 266, Reservation_fails = 3485
L2_cache_bank[11]: Access = 23653, Miss = 14923, Miss_rate = 0.631, Pending_hits = 248, Reservation_fails = 3197
Cache L2_bank_000:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 27114, Miss = 17830 (0.658), PendingHit = 377 (0.0139)
Cache L2_bank_001:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 23869, Miss = 15402 (0.645), PendingHit = 282 (0.0118)
Cache L2_bank_002:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 23947, Miss = 15131 (0.632), PendingHit = 254 (0.0106)
Cache L2_bank_003:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 23001, Miss = 14673 (0.638), PendingHit = 223 (0.0097)
Cache L2_bank_004:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 23765, Miss = 15403 (0.648), PendingHit = 317 (0.0133)
Cache L2_bank_005:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 29309, Miss = 18331 (0.625), PendingHit = 405 (0.0138)
Cache L2_bank_006:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 23302, Miss = 14840 (0.637), PendingHit = 232 (0.00996)
Cache L2_bank_007:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 23840, Miss = 15153 (0.636), PendingHit = 273 (0.0115)
Cache L2_bank_008:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 26977, Miss = 17799 (0.66), PendingHit = 407 (0.0151)
Cache L2_bank_009:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 23931, Miss = 15641 (0.654), PendingHit = 325 (0.0136)
Cache L2_bank_010:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 24097, Miss = 15502 (0.643), PendingHit = 266 (0.011)
Cache L2_bank_011:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 23653, Miss = 14923 (0.631), PendingHit = 248 (0.0105)
L2 Cache Total Miss Rate = 0.642
Stream 1: L2 Cache Miss Rate = 0.735
Stream 2: L2 Cache Miss Rate = 0.554
Stream 1: Accesses  = 144494
Stream 1: Misses  = 106199
Stream 2: Accesses  = 152311
Stream 2: Misses  = 84429
Stream 1+2: Accesses  = 296805
Stream 1+2: Misses  = 190628
Total Accesses  = 296805
MPKI-CORES
CORE_L2MPKI_0	34.064
CORE_L2MPKI_1	39.734
CORE_L2MPKI_2	33.087
CORE_L2MPKI_3	46.414
CORE_L2MPKI_4	37.858
CORE_L2MPKI_5	54.315
CORE_L2MPKI_6	42.515
CORE_L2MPKI_7	53.023
CORE_L2MPKI_8	44.918
CORE_L2MPKI_9	56.019
CORE_L2MPKI_10	50.035
CORE_L2MPKI_11	53.608
CORE_L2MPKI_12	49.028
CORE_L2MPKI_13	57.094
CORE_L2MPKI_14	53.786
CORE_L2MPKI_15	58.944
CORE_L2MPKI_16	50.133
CORE_L2MPKI_17	51.711
CORE_L2MPKI_18	51.352
CORE_L2MPKI_19	56.617
CORE_L2MPKI_20	54.859
CORE_L2MPKI_21	57.353
CORE_L2MPKI_22	48.274
CORE_L2MPKI_23	59.057
CORE_L2MPKI_24	50.538
CORE_L2MPKI_25	56.135
CORE_L2MPKI_26	56.393
CORE_L2MPKI_27	56.607
CORE_L2MPKI_28	51.679
CORE_L2MPKI_29	48.405
CORE_L2MPKI_30	2.880
CORE_L2MPKI_31	2.955
CORE_L2MPKI_32	2.748
CORE_L2MPKI_33	3.873
CORE_L2MPKI_34	2.678
CORE_L2MPKI_35	2.840
CORE_L2MPKI_36	2.668
CORE_L2MPKI_37	2.923
CORE_L2MPKI_38	2.735
CORE_L2MPKI_39	2.897
CORE_L2MPKI_40	2.741
CORE_L2MPKI_41	2.858
CORE_L2MPKI_42	2.823
CORE_L2MPKI_43	2.647
CORE_L2MPKI_44	2.653
CORE_L2MPKI_45	2.932
CORE_L2MPKI_46	2.995
CORE_L2MPKI_47	2.728
CORE_L2MPKI_48	2.777
CORE_L2MPKI_49	2.626
CORE_L2MPKI_50	2.895
CORE_L2MPKI_51	3.327
CORE_L2MPKI_52	2.639
CORE_L2MPKI_53	2.716
CORE_L2MPKI_54	2.621
CORE_L2MPKI_55	2.878
CORE_L2MPKI_56	2.643
CORE_L2MPKI_57	2.731
CORE_L2MPKI_58	2.669
CORE_L2MPKI_59	2.576
Avg_MPKI_Stream1= 50.452
Avg_MPKI_Stream2= 2.822
MISSES-CORES
CORE_MISSES_0	2070
CORE_MISSES_1	2412
CORE_MISSES_2	1981
CORE_MISSES_3	2822
CORE_MISSES_4	2177
CORE_MISSES_5	3935
CORE_MISSES_6	2589
CORE_MISSES_7	3687
CORE_MISSES_8	2938
CORE_MISSES_9	4313
CORE_MISSES_10	3428
CORE_MISSES_11	3587
CORE_MISSES_12	3097
CORE_MISSES_13	4372
CORE_MISSES_14	3938
CORE_MISSES_15	4906
CORE_MISSES_16	3632
CORE_MISSES_17	3518
CORE_MISSES_18	3934
CORE_MISSES_19	4013
CORE_MISSES_20	3920
CORE_MISSES_21	4546
CORE_MISSES_22	3139
CORE_MISSES_23	4511
CORE_MISSES_24	3422
CORE_MISSES_25	3704
CORE_MISSES_26	4266
CORE_MISSES_27	4889
CORE_MISSES_28	3448
CORE_MISSES_29	3005
CORE_MISSES_30	2797
CORE_MISSES_31	2514
CORE_MISSES_32	3158
CORE_MISSES_33	2570
CORE_MISSES_34	2725
CORE_MISSES_35	2627
CORE_MISSES_36	3047
CORE_MISSES_37	2567
CORE_MISSES_38	2883
CORE_MISSES_39	2739
CORE_MISSES_40	3126
CORE_MISSES_41	3078
CORE_MISSES_42	2776
CORE_MISSES_43	2600
CORE_MISSES_44	3247
CORE_MISSES_45	2590
CORE_MISSES_46	2969
CORE_MISSES_47	2639
CORE_MISSES_48	2893
CORE_MISSES_49	2931
CORE_MISSES_50	2983
CORE_MISSES_51	2428
CORE_MISSES_52	3010
CORE_MISSES_53	2834
CORE_MISSES_54	2825
CORE_MISSES_55	2729
CORE_MISSES_56	3048
CORE_MISSES_57	2834
CORE_MISSES_58	2707
CORE_MISSES_59	2555
L2_MISSES = 190628
L2_total_cache_accesses = 296805
L2_total_cache_misses = 190628
L2_total_cache_miss_rate = 0.6423
L2_total_cache_pending_hits = 3609
L2_total_cache_reservation_fails = 117903
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 36746
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 1404
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 172645
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 106523
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 1272
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 81
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 68
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 1483
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 62558
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 1893
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 15310
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 7689
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1647
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 206
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 2585
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 1508
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 345
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 25
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 20
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 700
L2_cache_data_port_util = 0.228
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=1036867
icnt_total_pkts_simt_to_mem=452942
statistics from finished app 2
-------------------------------------------------
gpu_ipc_1 =       5.8727
gpu_ipc_2 =     119.7905
gpu_tot_sim_cycle_stream_1 = 507660
gpu_tot_sim_cycle_stream_2 = 507657
gpu_sim_insn_1 = 2981344
gpu_sim_insn_2 = 60812480
gpu_sim_cycle = 507661
gpu_sim_insn = 63793824
gpu_ipc =     125.6623
gpu_tot_sim_cycle = 507661
gpu_tot_sim_insn = 63793824
gpu_tot_ipc =     125.6623
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 1289443
gpu_stall_icnt2sh    = 670873
gpu_total_sim_rate=78757

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 1054473
	L1I_total_cache_misses = 5879
	L1I_total_cache_miss_rate = 0.0056
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 549
	L1D_cache_core[1]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 747
	L1D_cache_core[2]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 687
	L1D_cache_core[3]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 394
	L1D_cache_core[4]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 638
	L1D_cache_core[5]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 678
	L1D_cache_core[6]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 719
	L1D_cache_core[7]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 787
	L1D_cache_core[8]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 730
	L1D_cache_core[9]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 799
	L1D_cache_core[10]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 887
	L1D_cache_core[11]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 732
	L1D_cache_core[12]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 762
	L1D_cache_core[13]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 855
	L1D_cache_core[14]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 882
	L1D_cache_core[15]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 711
	L1D_cache_core[16]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 912
	L1D_cache_core[17]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 798
	L1D_cache_core[18]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 818
	L1D_cache_core[19]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1000
	L1D_cache_core[20]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 869
	L1D_cache_core[21]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 912
	L1D_cache_core[22]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 910
	L1D_cache_core[23]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 945
	L1D_cache_core[24]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 905
	L1D_cache_core[25]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1027
	L1D_cache_core[26]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 856
	L1D_cache_core[27]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 918
	L1D_cache_core[28]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 935
	L1D_cache_core[29]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 913
	L1D_cache_core[30]: Access = 4310, Miss = 4310, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 14019
	L1D_cache_core[31]: Access = 4481, Miss = 4481, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 9751
	L1D_cache_core[32]: Access = 4953, Miss = 4953, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5172
	L1D_cache_core[33]: Access = 4296, Miss = 4296, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 11385
	L1D_cache_core[34]: Access = 4888, Miss = 4888, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 9471
	L1D_cache_core[35]: Access = 4418, Miss = 4418, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 9468
	L1D_cache_core[36]: Access = 5206, Miss = 5206, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5520
	L1D_cache_core[37]: Access = 4770, Miss = 4770, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 11819
	L1D_cache_core[38]: Access = 5081, Miss = 5081, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3985
	L1D_cache_core[39]: Access = 4577, Miss = 4577, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 10163
	L1D_cache_core[40]: Access = 5176, Miss = 5176, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 8836
	L1D_cache_core[41]: Access = 5402, Miss = 5402, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 4693
	L1D_cache_core[42]: Access = 4846, Miss = 4846, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5549
	L1D_cache_core[43]: Access = 4799, Miss = 4799, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 8583
	L1D_cache_core[44]: Access = 5122, Miss = 5122, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3832
	L1D_cache_core[45]: Access = 4596, Miss = 4596, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 9946
	L1D_cache_core[46]: Access = 4922, Miss = 4922, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 8805
	L1D_cache_core[47]: Access = 4365, Miss = 4365, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 7228
	L1D_cache_core[48]: Access = 4411, Miss = 4411, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 15193
	L1D_cache_core[49]: Access = 5543, Miss = 5543, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 4721
	L1D_cache_core[50]: Access = 4932, Miss = 4932, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 9580
	L1D_cache_core[51]: Access = 3682, Miss = 3682, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 14759
	L1D_cache_core[52]: Access = 4202, Miss = 4202, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 12061
	L1D_cache_core[53]: Access = 4768, Miss = 4768, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 12722
	L1D_cache_core[54]: Access = 3917, Miss = 3917, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 14543
	L1D_cache_core[55]: Access = 4943, Miss = 4943, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 9676
	L1D_cache_core[56]: Access = 5165, Miss = 5165, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3115
	L1D_cache_core[57]: Access = 4932, Miss = 4932, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 11719
	L1D_cache_core[58]: Access = 3950, Miss = 3950, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 14406
	L1D_cache_core[59]: Access = 5125, Miss = 5125, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 4024
	L1D_total_cache_accesses = 143698
	L1D_total_cache_misses = 143698
	L1D_total_cache_miss_rate = 1.0000
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 299019
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.004
L1C_cache:
	L1C_total_cache_accesses = 91099
	L1C_total_cache_misses = 4101
	L1C_total_cache_miss_rate = 0.0450
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 57642
L1T_cache:
	L1T_total_cache_accesses = 431820
	L1T_total_cache_misses = 160530
	L1T_total_cache_miss_rate = 0.3718
	L1T_total_cache_pending_hits = 271290
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 134822
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 284489
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 86998
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 4101
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 57642
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 271290
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 160530
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 8876
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 14530
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 1048594
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 5879
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
318, 37, 317, 51, 323, 32, 285, 32, 323, 32, 152, 32, 265, 32, 265, 32, 32, 32, 32, 32, 32, 32, 11, 19, 19, 32, 11, 11, 11, 19, 11, 11, 
shader 0 total_cycles, active_cycles, idle cycles = 507661, 1437, 506223 
shader 1 total_cycles, active_cycles, idle cycles = 507661, 1505, 506155 
shader 2 total_cycles, active_cycles, idle cycles = 507661, 1315, 506345 
shader 3 total_cycles, active_cycles, idle cycles = 507661, 1643, 506018 
shader 4 total_cycles, active_cycles, idle cycles = 507661, 1363, 506297 
shader 5 total_cycles, active_cycles, idle cycles = 507661, 1865, 505795 
shader 6 total_cycles, active_cycles, idle cycles = 507661, 1538, 506123 
shader 7 total_cycles, active_cycles, idle cycles = 507661, 1869, 505792 
shader 8 total_cycles, active_cycles, idle cycles = 507661, 1637, 506024 
shader 9 total_cycles, active_cycles, idle cycles = 507661, 1981, 505679 
shader 10 total_cycles, active_cycles, idle cycles = 507661, 1778, 505882 
shader 11 total_cycles, active_cycles, idle cycles = 507661, 1874, 505786 
shader 12 total_cycles, active_cycles, idle cycles = 507661, 1729, 505931 
shader 13 total_cycles, active_cycles, idle cycles = 507661, 2033, 505627 
shader 14 total_cycles, active_cycles, idle cycles = 507661, 1954, 505707 
shader 15 total_cycles, active_cycles, idle cycles = 507661, 2240, 505421 
shader 16 total_cycles, active_cycles, idle cycles = 507661, 1793, 505868 
shader 17 total_cycles, active_cycles, idle cycles = 507661, 1840, 505820 
shader 18 total_cycles, active_cycles, idle cycles = 507661, 1879, 505782 
shader 19 total_cycles, active_cycles, idle cycles = 507661, 2000, 505661 
shader 20 total_cycles, active_cycles, idle cycles = 507661, 1866, 505794 
shader 21 total_cycles, active_cycles, idle cycles = 507661, 2110, 505551 
shader 22 total_cycles, active_cycles, idle cycles = 507661, 1659, 506002 
shader 23 total_cycles, active_cycles, idle cycles = 507661, 2127, 505533 
shader 24 total_cycles, active_cycles, idle cycles = 507661, 1783, 505877 
shader 25 total_cycles, active_cycles, idle cycles = 507661, 1800, 505861 
shader 26 total_cycles, active_cycles, idle cycles = 507661, 2035, 505626 
shader 27 total_cycles, active_cycles, idle cycles = 507661, 2260, 505401 
shader 28 total_cycles, active_cycles, idle cycles = 507661, 1913, 505747 
shader 29 total_cycles, active_cycles, idle cycles = 507661, 1554, 506107 
shader 30 total_cycles, active_cycles, idle cycles = 507661, 28936, 478725 
shader 31 total_cycles, active_cycles, idle cycles = 507661, 30165, 477495 
shader 32 total_cycles, active_cycles, idle cycles = 507661, 33386, 474274 
shader 33 total_cycles, active_cycles, idle cycles = 507661, 28940, 478720 
shader 34 total_cycles, active_cycles, idle cycles = 507661, 32948, 474713 
shader 35 total_cycles, active_cycles, idle cycles = 507661, 29814, 477847 
shader 36 total_cycles, active_cycles, idle cycles = 507661, 35089, 472572 
shader 37 total_cycles, active_cycles, idle cycles = 507661, 32063, 475597 
shader 38 total_cycles, active_cycles, idle cycles = 507661, 34280, 473381 
shader 39 total_cycles, active_cycles, idle cycles = 507661, 30637, 477023 
shader 40 total_cycles, active_cycles, idle cycles = 507661, 34690, 472970 
shader 41 total_cycles, active_cycles, idle cycles = 507661, 36373, 471288 
shader 42 total_cycles, active_cycles, idle cycles = 507661, 32658, 475003 
shader 43 total_cycles, active_cycles, idle cycles = 507661, 32272, 475388 
shader 44 total_cycles, active_cycles, idle cycles = 507661, 34535, 473126 
shader 45 total_cycles, active_cycles, idle cycles = 507661, 30616, 477045 
shader 46 total_cycles, active_cycles, idle cycles = 507661, 32995, 474666 
shader 47 total_cycles, active_cycles, idle cycles = 507661, 29414, 478246 
shader 48 total_cycles, active_cycles, idle cycles = 507661, 29381, 478280 
shader 49 total_cycles, active_cycles, idle cycles = 507661, 37475, 470186 
shader 50 total_cycles, active_cycles, idle cycles = 507661, 33198, 474462 
shader 51 total_cycles, active_cycles, idle cycles = 507661, 24745, 482915 
shader 52 total_cycles, active_cycles, idle cycles = 507661, 28096, 479564 
shader 53 total_cycles, active_cycles, idle cycles = 507661, 31853, 475807 
shader 54 total_cycles, active_cycles, idle cycles = 507661, 26496, 481164 
shader 55 total_cycles, active_cycles, idle cycles = 507661, 33258, 474403 
shader 56 total_cycles, active_cycles, idle cycles = 507661, 34711, 472950 
shader 57 total_cycles, active_cycles, idle cycles = 507661, 33157, 474503 
shader 58 total_cycles, active_cycles, idle cycles = 507661, 26502, 481158 
shader 59 total_cycles, active_cycles, idle cycles = 507661, 34305, 473355 
warps_exctd_sm 0 = 0 
warps_exctd_sm 1 = 0 
warps_exctd_sm 2 = 0 
warps_exctd_sm 3 = 0 
warps_exctd_sm 4 = 0 
warps_exctd_sm 5 = 0 
warps_exctd_sm 6 = 0 
warps_exctd_sm 7 = 0 
warps_exctd_sm 8 = 0 
warps_exctd_sm 9 = 0 
warps_exctd_sm 10 = 0 
warps_exctd_sm 11 = 0 
warps_exctd_sm 12 = 0 
warps_exctd_sm 13 = 0 
warps_exctd_sm 14 = 0 
warps_exctd_sm 15 = 0 
warps_exctd_sm 16 = 0 
warps_exctd_sm 17 = 0 
warps_exctd_sm 18 = 0 
warps_exctd_sm 19 = 0 
warps_exctd_sm 20 = 0 
warps_exctd_sm 21 = 0 
warps_exctd_sm 22 = 0 
warps_exctd_sm 23 = 0 
warps_exctd_sm 24 = 0 
warps_exctd_sm 25 = 0 
warps_exctd_sm 26 = 0 
warps_exctd_sm 27 = 0 
warps_exctd_sm 28 = 0 
warps_exctd_sm 29 = 0 
warps_exctd_sm 30 = 4160 
warps_exctd_sm 31 = 4288 
warps_exctd_sm 32 = 4448 
warps_exctd_sm 33 = 3872 
warps_exctd_sm 34 = 4480 
warps_exctd_sm 35 = 4224 
warps_exctd_sm 36 = 4640 
warps_exctd_sm 37 = 4448 
warps_exctd_sm 38 = 4768 
warps_exctd_sm 39 = 4224 
warps_exctd_sm 40 = 4608 
warps_exctd_sm 41 = 4832 
warps_exctd_sm 42 = 4512 
warps_exctd_sm 43 = 4416 
warps_exctd_sm 44 = 4576 
warps_exctd_sm 45 = 4064 
warps_exctd_sm 46 = 4448 
warps_exctd_sm 47 = 4064 
warps_exctd_sm 48 = 4096 
warps_exctd_sm 49 = 5056 
warps_exctd_sm 50 = 4576 
warps_exctd_sm 51 = 3456 
warps_exctd_sm 52 = 3840 
warps_exctd_sm 53 = 4352 
warps_exctd_sm 54 = 3808 
warps_exctd_sm 55 = 4416 
warps_exctd_sm 56 = 4640 
warps_exctd_sm 57 = 4512 
warps_exctd_sm 58 = 3712 
warps_exctd_sm 59 = 4576 
gpgpu_n_tot_thrd_icount = 64466752
gpgpu_n_tot_w_icount = 2014586
gpgpu_n_stall_shd_mem = 18326583
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 420524
gpgpu_n_mem_write_global = 8876
gpgpu_n_mem_texture = 160530
gpgpu_n_mem_const = 2311
gpgpu_n_load_insn  = 4572000
gpgpu_n_store_insn = 130112
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 2061376
gpgpu_n_const_mem_insn = 2191488
gpgpu_n_param_mem_insn = 723680
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 57642
gpgpu_stall_shd_mem[c_mem][bk_conf] = 57642
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 15465941
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:33075933	W0_Idle:863454	W0_Scoreboard:24965166	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:2014767
Warp Occupancy Distribution:
Stall:30291228	W0_Idle:37470	W0_Scoreboard:22187	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:108775
Warp Occupancy Distribution:
Stall:2784705	W0_Idle:825984	W0_Scoreboard:24942979	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:1905992
warp_utilization0: 0.033073
warp_utilization1: 0.003571
warp_utilization2: 0.062574
traffic_breakdown_coretomem[CONST_ACC_R] = 18488 {8:2311,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 1078576 {8:134822,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 823840 {40:3134,72:1288,136:4454,}
traffic_breakdown_coretomem[GLOBAL_ATOMIC] = 11562192 {40:283711,72:891,136:1100,}
traffic_breakdown_coretomem[INST_ACC_R] = 5280 {8:660,}
traffic_breakdown_coretomem[TEXTURE_ACC_R] = 1284240 {8:160530,}
traffic_breakdown_memtocore[CONST_ACC_R] = 166392 {72:2311,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 18335792 {136:134822,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 71008 {8:8876,}
traffic_breakdown_memtocore[GLOBAL_ATOMIC] = 11530864 {40:282950,72:890,136:1094,}
traffic_breakdown_memtocore[INST_ACC_R] = 89760 {136:660,}
traffic_breakdown_memtocore[TEXTURE_ACC_R] = 21832080 {136:160530,}
maxmrqlatency = 904 
maxdqlatency = 0 
maxmflatency = 10057 
averagemflatency = 815 
averagemflatency_1 = 864 
averagemflatency_2= 768 
averagemrqlatency_1 = 63 
averagemrqlatency_2 = 66 
max_icnt2mem_latency = 9434 
max_icnt2sh_latency = 507660 
mrq_lat_table:191713 	6911 	11586 	22442 	53531 	85503 	109224 	82959 	22660 	963 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	6645 	6718 	7635 	37928 	132885 	235319 	146360 	17566 	413 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	58293 	32652 	64398 	41467 	57904 	116449 	144097 	70349 	6828 	214 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	321466 	223291 	35782 	2008 	49 	0 	0 	0 	0 	0 	0 	0 	180 	768 	3490 	4438 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1 	5 	999 	9 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        32        32        32        32        32        32        32        32        32        32         6         8        10        10         9         8 
dram[1]:        24        32        32        32        32        32        32        30        32        24         7         8        12        12         6         9 
dram[2]:        32        24        32        32        32        32        32        30        32        19         5         6         8         8         6        11 
dram[3]:        32        20        28        30        32        30        32        28        30        22         6         8         9        11         8         6 
dram[4]:        32        32        32        32        32        32        32        28        28        28         7         6         8        12         8         8 
dram[5]:        32        24        32        32        32        32        32        26        28        22         7        10         8        12         9         7 
maximum service time to same row:
dram[0]:      1247      1245      1295      1326      1201      1237      1227      1489      1602      1458      2180      2291      2175      2301      2487      2177 
dram[1]:       977      1363      1481      1198      1448      1292      1409      1184      1292      1296      2449      2343      2589      2115      2439      2044 
dram[2]:      1409       937      1281      1694      1156      1503      1330      1414      1651      1457      2269      2594      2391      2454      2235      2451 
dram[3]:      1576      1457       987      1251      1381      1192      1369      1237      1374      1280      2372      2604      2338      2306      2371      2412 
dram[4]:      1327      1121      1477      1294      1349      1163      1303      1303      1156      1505      2269      2122      2269      2216      2276      2213 
dram[5]:      1348      1450      1194      1334      1118      1314      1421      1265      1140      1310      2029      2287      2082      2281      2285      2282 
average row accesses per activate:
dram[0]:  1.249182  1.175624  1.177748  1.167411  1.196423  1.170425  1.177281  1.166062  1.180832  1.145051  1.158733  1.154935  1.194045  1.162430  1.157028  1.149153 
dram[1]:  1.167707  1.164139  1.173808  1.178686  1.166975  1.158396  1.154783  1.162341  1.165411  1.158539  1.161449  1.150634  1.166907  1.172003  1.142208  1.154173 
dram[2]:  1.158927  1.175535  1.157573  1.182468  1.157280  1.315099  1.159030  1.201138  1.145088  1.144584  1.143667  1.160593  1.161297  1.193745  1.134834  1.192781 
dram[3]:  1.167562  1.157427  1.167918  1.174005  1.165426  1.168848  1.159564  1.164748  1.138283  1.144468  1.157405  1.160762  1.152809  1.151864  1.138025  1.152643 
dram[4]:  1.170064  1.165002  1.197029  1.170711  1.173199  1.178185  1.183235  1.165759  1.154043  1.140679  1.303469  1.159100  1.168805  1.146004  1.171006  1.157102 
dram[5]:  1.159801  1.166876  1.182932  1.173829  1.163795  1.173436  1.156991  1.163458  1.147361  1.160694  1.157632  1.153896  1.168116  1.163071  1.151807  1.147205 
average row locality = 587492/502464 = 1.169222
average row locality_1 = 413516/361993 = 1.142331
average row locality_2 = 173976/140471 = 1.238519
average row locality_3 = 0/0 = -nan
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      5130      3952      3961      3519      4606      3844      4528      4062      4939      3928      3962      3679      4309      3517      3951      3607 
dram[1]:      3907      3498      3811      3442      3800      3882      3979      4061      4171      4020      3462      3368      3526      3499      3491      3451 
dram[2]:      4038      4429      3543      4142      3990      5509      4009      4834      4002      4509      3571      4073      3647      4525      3418      4318 
dram[3]:      3513      3694      3682      3675      3854      4090      3823      4258      3887      3924      3607      3576      3571      3407      3418      3643 
dram[4]:      4272      3816      4578      3648      4313      4196      4753      4008      4397      3942      5079      3788      3895      3432      4208      3759 
dram[5]:      3804      3698      3748      3639      3832      4020      3926      4023      4085      4011      3646      3423      3792      3512      3353      3624 
total reads: 377261
bank skew: 5509/3353 = 1.64
chip skew: 66557/59368 = 1.12
number of total write accesses:
dram[0]:      3276      2173      2168      1711      2618      1918      2479      2040      2898      1961      2440      2195      2913      2108      2516      2157 
dram[1]:      2081      1722      2024      1690      1882      1954      1997      2076      2170      2038      1955      1895      2130      2102      2043      1985 
dram[2]:      2227      2596      1761      2306      2052      3507      2011      2771      2013      2497      2083      2583      2229      3111      1980      2854 
dram[3]:      1706      1901      1917      1871      1937      2162      1809      2218      1908      1962      2121      2092      2155      2001      1999      2179 
dram[4]:      2444      2018      2755      1852      2332      2232      2693      1984      2383      1970      3566      2288      2482      2032      2763      2310 
dram[5]:      2024      1877      1950      1851      1909      2080      1936      2022      2066      2013      2163      1938      2385      2095      1906      2145 
total reads: 210298
bank skew: 3566/1690 = 2.11
chip skew: 38581/31744 = 1.22
average mf latency per bank:
dram[0]:        959       769      1018       966      1008       969       914       820       774       635       701       600       708       596       763       668
dram[1]:        729       753       892       997       959       927       801       825       652       668       562       574       573       574       599       636
dram[2]:        781      1206      1031      1350      1014      2021       889      1251       706      1032       624       962       656      1000       694      1098
dram[3]:        720       702       913       860       901       908       795       739       627       622       548       540       536       542       583       613
dram[4]:        996       807      1094       976      1145      1025      1005       844       860       690      1017       628       769       635       849       721
dram[5]:        678       696       869       900       851       893       766       755       616       610       551       530       552       535       591       608
maximum mf latency per bank:
dram[0]:       4417      5873      4712      3777      4769      7104      9111      3876      5022      5757      5700      5963      6219      6953      7463      6175
dram[1]:       3450      4591      6059      6042      4550      3992      6645      6679      5532      6664      4145      5623      5359      6903      8250      5473
dram[2]:       7506      6093      5607      6621      5562      7700     10057      6986      4224      6814      5319      7018      5969      5484      5379      5637
dram[3]:       5338      4068      3846      4478      4252      5650      5926      6585      5066      5084      4425      4632      5610      5573      6191      5533
dram[4]:       5168      4101      3635      4287      7356      5028      4406      3879      3749      4335      5485      7706      5852      7293      5507      6452
dram[5]:       3510      4988      4638      5203      6963      5457      6095      6802      3891      4103      4476      4785      6975      5423      5144      4872
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=670112 n_nop=289218 n_act=87636 n_pre=87623 n_req=66439 n_req_1=37267 n_req_2=29172 n_req_3=0 n_rd=130958 n_write=74677 bw_util=0.3952 bw_util_1=0.2224 bw_util_2=0.1728 bw_util_3=0 blp=9.913209 blp_1= 3.647917 blp_2= 2.834494 blp_3= -nan
 n_activity=667337 dram_eff=0.3968 dram_eff_1=0.2233 dram_eff_2=0.1735 dram_eff_3=0
bk0: 10256a 177174i bk1: 7902a 288994i bk2: 7922a 289912i bk3: 7038a 339382i bk4: 9210a 211679i bk5: 7688a 293302i bk6: 9054a 212281i bk7: 8124a 256083i bk8: 9877a 207302i bk9: 7856a 309833i bk10: 7922a 263190i bk11: 7356a 287883i bk12: 8612a 198407i bk13: 7033a 288080i bk14: 7896a 225039i bk15: 7212a 270598i 
bw_dist = 0.222	0.173	0.000	0.601	0.004
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=14.1332
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=670112 n_nop=331584 n_act=78384 n_pre=78370 n_req=60285 n_req_1=31447 n_req_2=28838 n_req_3=0 n_rd=118730 n_write=63044 bw_util=0.3585 bw_util_1=0.1877 bw_util_2=0.1708 bw_util_3=0 blp=8.706094 blp_1= 3.386703 blp_2= 2.801601 blp_3= -nan
 n_activity=652971 dram_eff=0.3679 dram_eff_1=0.1926 dram_eff_2=0.1753 dram_eff_3=0
bk0: 7814a 325916i bk1: 6996a 362978i bk2: 7622a 320691i bk3: 6884a 360091i bk4: 7600a 323304i bk5: 7764a 311120i bk6: 7958a 296554i bk7: 8122a 277954i bk8: 8342a 305481i bk9: 8040a 312627i bk10: 6924a 338659i bk11: 6736a 339654i bk12: 7052a 310247i bk13: 6998a 309360i bk14: 6980a 311335i bk15: 6898a 313876i 
bw_dist = 0.188	0.171	0.000	0.616	0.026
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=10.1098
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=670112 n_nop=281793 n_act=89279 n_pre=89267 n_req=67490 n_req_1=38282 n_req_2=29208 n_req_3=0 n_rd=133072 n_write=76701 bw_util=0.4014 bw_util_1=0.2284 bw_util_2=0.173 bw_util_3=0 blp=10.119446 blp_1= 3.625496 blp_2= 2.862147 blp_3= -nan
 n_activity=668482 dram_eff=0.4024 dram_eff_1=0.2289 dram_eff_2=0.1734 dram_eff_3=0
bk0: 8072a 293896i bk1: 8856a 242235i bk2: 7086a 338195i bk3: 8284a 265386i bk4: 7980a 286072i bk5: 11014a 113103i bk6: 8016a 262354i bk7: 9662a 156424i bk8: 8002a 309021i bk9: 9018a 241388i bk10: 7138a 302452i bk11: 8144a 237134i bk12: 7290a 279387i bk13: 9046a 166049i bk14: 6830a 292463i bk15: 8634a 174925i 
bw_dist = 0.228	0.173	0.000	0.596	0.002
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=15.2816
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=670112 n_nop=329281 n_act=79092 n_pre=79079 n_req=60540 n_req_1=31640 n_req_2=28900 n_req_3=0 n_rd=119234 n_write=63426 bw_util=0.36 bw_util_1=0.1888 bw_util_2=0.1712 bw_util_3=0 blp=8.723495 blp_1= 3.379328 blp_2= 2.800820 blp_3= -nan
 n_activity=655356 dram_eff=0.3681 dram_eff_1=0.1931 dram_eff_2=0.175 dram_eff_3=0
bk0: 7026a 370692i bk1: 7388a 343036i bk2: 7364a 339589i bk3: 7350a 338813i bk4: 7708a 317344i bk5: 8176a 283968i bk6: 7646a 315054i bk7: 8516a 256072i bk8: 7774a 332209i bk9: 7848a 321600i bk10: 7214a 313197i bk11: 7150a 319080i bk12: 7140a 305468i bk13: 6814a 322746i bk14: 6836a 314037i bk15: 7284a 290979i 
bw_dist = 0.189	0.171	0.000	0.618	0.022
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=10.129
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=670112 n_nop=285310 n_act=88462 n_pre=88448 n_req=67031 n_req_1=37811 n_req_2=29220 n_req_3=0 n_rd=132135 n_write=75757 bw_util=0.3987 bw_util_1=0.2256 bw_util_2=0.1731 bw_util_3=0 blp=10.086740 blp_1= 3.654329 blp_2= 2.861974 blp_3= -nan
 n_activity=668066 dram_eff=0.3999 dram_eff_1=0.2263 dram_eff_2=0.1736 dram_eff_3=0
bk0: 8541a 268751i bk1: 7630a 309047i bk2: 9156a 216317i bk3: 7296a 317788i bk4: 8626a 242516i bk5: 8388a 241175i bk6: 9492a 177862i bk7: 8016a 257811i bk8: 8794a 265231i bk9: 7882a 306300i bk10: 10154a 141938i bk11: 7576a 266373i bk12: 7790a 247454i bk13: 6862a 294839i bk14: 8416a 192789i bk15: 7516a 245214i 
bw_dist = 0.226	0.173	0.000	0.598	0.003
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=14.8977
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=670112 n_nop=326452 n_act=79591 n_pre=79579 n_req=61045 n_req_1=32068 n_req_2=28977 n_req_3=0 n_rd=120243 n_write=64247 bw_util=0.363 bw_util_1=0.1913 bw_util_2=0.1716 bw_util_3=0 blp=8.806558 blp_1= 3.407861 blp_2= 2.798042 blp_3= -nan
 n_activity=656390 dram_eff=0.3706 dram_eff_1=0.1953 dram_eff_2=0.1752 dram_eff_3=0
bk0: 7606a 331948i bk1: 7392a 344232i bk2: 7494a 330458i bk3: 7278a 337937i bk4: 7664a 319862i bk5: 8036a 293892i bk6: 7846a 298219i bk7: 8042a 287169i bk8: 8170a 312735i bk9: 8022a 317283i bk10: 7292a 308961i bk11: 6846a 332800i bk12: 7584a 276244i bk13: 7020a 306360i bk14: 6706a 325946i bk15: 7245a 289864i 
bw_dist = 0.191	0.172	0.000	0.617	0.020
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=10.2685

========= L2 cache stats =========
L2_cache_bank[0]: Access = 54236, Miss = 35392, Miss_rate = 0.653, Pending_hits = 1187, Reservation_fails = 44254
L2_cache_bank[1]: Access = 47083, Miss = 30116, Miss_rate = 0.640, Pending_hits = 602, Reservation_fails = 12847
L2_cache_bank[2]: Access = 47669, Miss = 30154, Miss_rate = 0.633, Pending_hits = 530, Reservation_fails = 6976
L2_cache_bank[3]: Access = 46216, Miss = 29229, Miss_rate = 0.632, Pending_hits = 458, Reservation_fails = 6938
L2_cache_bank[4]: Access = 46990, Miss = 30228, Miss_rate = 0.643, Pending_hits = 619, Reservation_fails = 7714
L2_cache_bank[5]: Access = 58869, Miss = 36354, Miss_rate = 0.618, Pending_hits = 1219, Reservation_fails = 64365
L2_cache_bank[6]: Access = 46512, Miss = 29359, Miss_rate = 0.631, Pending_hits = 521, Reservation_fails = 6681
L2_cache_bank[7]: Access = 47861, Miss = 30272, Miss_rate = 0.632, Pending_hits = 564, Reservation_fails = 8585
L2_cache_bank[8]: Access = 54462, Miss = 35511, Miss_rate = 0.652, Pending_hits = 1206, Reservation_fails = 48653
L2_cache_bank[9]: Access = 47529, Miss = 30604, Miss_rate = 0.644, Pending_hits = 686, Reservation_fails = 16106
L2_cache_bank[10]: Access = 47190, Miss = 30196, Miss_rate = 0.640, Pending_hits = 533, Reservation_fails = 6210
L2_cache_bank[11]: Access = 47723, Miss = 29958, Miss_rate = 0.628, Pending_hits = 563, Reservation_fails = 8539
Cache L2_bank_000:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 54236, Miss = 35392 (0.653), PendingHit = 1187 (0.0219)
Cache L2_bank_001:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 47083, Miss = 30116 (0.64), PendingHit = 602 (0.0128)
Cache L2_bank_002:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 47669, Miss = 30154 (0.633), PendingHit = 530 (0.0111)
Cache L2_bank_003:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 46216, Miss = 29229 (0.632), PendingHit = 458 (0.00991)
Cache L2_bank_004:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 46990, Miss = 30228 (0.643), PendingHit = 619 (0.0132)
Cache L2_bank_005:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 58869, Miss = 36354 (0.618), PendingHit = 1219 (0.0207)
Cache L2_bank_006:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 46512, Miss = 29359 (0.631), PendingHit = 521 (0.0112)
Cache L2_bank_007:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 47861, Miss = 30272 (0.632), PendingHit = 564 (0.0118)
Cache L2_bank_008:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 54462, Miss = 35511 (0.652), PendingHit = 1206 (0.0221)
Cache L2_bank_009:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 47529, Miss = 30604 (0.644), PendingHit = 686 (0.0144)
Cache L2_bank_010:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 47190, Miss = 30196 (0.64), PendingHit = 533 (0.0113)
Cache L2_bank_011:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 47723, Miss = 29958 (0.628), PendingHit = 563 (0.0118)
L2 Cache Total Miss Rate = 0.637
Stream 1: L2 Cache Miss Rate = 0.726
Stream 2: L2 Cache Miss Rate = 0.553
Stream 1: Accesses  = 287211
Stream 1: Misses  = 208627
Stream 2: Accesses  = 305129
Stream 2: Misses  = 168746
Stream 1+2: Accesses  = 592340
Stream 1+2: Misses  = 377373
Total Accesses  = 592340
MPKI-CORES
CORE_L2MPKI_0	47.293
CORE_L2MPKI_1	52.887
CORE_L2MPKI_2	44.869
CORE_L2MPKI_3	56.588
CORE_L2MPKI_4	51.825
CORE_L2MPKI_5	63.125
CORE_L2MPKI_6	56.215
CORE_L2MPKI_7	60.165
CORE_L2MPKI_8	56.069
CORE_L2MPKI_9	65.251
CORE_L2MPKI_10	59.798
CORE_L2MPKI_11	63.138
CORE_L2MPKI_12	60.558
CORE_L2MPKI_13	65.364
CORE_L2MPKI_14	60.993
CORE_L2MPKI_15	66.195
CORE_L2MPKI_16	58.835
CORE_L2MPKI_17	61.705
CORE_L2MPKI_18	59.507
CORE_L2MPKI_19	65.190
CORE_L2MPKI_20	60.552
CORE_L2MPKI_21	63.515
CORE_L2MPKI_22	59.908
CORE_L2MPKI_23	67.538
CORE_L2MPKI_24	59.278
CORE_L2MPKI_25	63.672
CORE_L2MPKI_26	62.902
CORE_L2MPKI_27	64.588
CORE_L2MPKI_28	57.837
CORE_L2MPKI_29	59.153
CORE_L2MPKI_30	2.921
CORE_L2MPKI_31	2.853
CORE_L2MPKI_32	2.758
CORE_L2MPKI_33	3.068
CORE_L2MPKI_34	2.664
CORE_L2MPKI_35	2.708
CORE_L2MPKI_36	2.665
CORE_L2MPKI_37	2.841
CORE_L2MPKI_38	2.702
CORE_L2MPKI_39	2.782
CORE_L2MPKI_40	2.711
CORE_L2MPKI_41	2.756
CORE_L2MPKI_42	2.706
CORE_L2MPKI_43	2.645
CORE_L2MPKI_44	2.648
CORE_L2MPKI_45	2.837
CORE_L2MPKI_46	2.787
CORE_L2MPKI_47	2.768
CORE_L2MPKI_48	2.828
CORE_L2MPKI_49	2.645
CORE_L2MPKI_50	2.758
CORE_L2MPKI_51	3.349
CORE_L2MPKI_52	3.127
CORE_L2MPKI_53	2.676
CORE_L2MPKI_54	3.220
CORE_L2MPKI_55	2.748
CORE_L2MPKI_56	2.642
CORE_L2MPKI_57	2.723
CORE_L2MPKI_58	3.145
CORE_L2MPKI_59	2.659
Avg_MPKI_Stream1= 59.817
Avg_MPKI_Stream2= 2.811
MISSES-CORES
CORE_MISSES_0	4304
CORE_MISSES_1	5045
CORE_MISSES_2	3736
CORE_MISSES_3	5896
CORE_MISSES_4	4476
CORE_MISSES_5	7472
CORE_MISSES_6	5474
CORE_MISSES_7	7137
CORE_MISSES_8	5815
CORE_MISSES_9	8208
CORE_MISSES_10	6751
CORE_MISSES_11	7516
CORE_MISSES_12	6643
CORE_MISSES_13	8444
CORE_MISSES_14	7571
CORE_MISSES_15	9424
CORE_MISSES_16	6695
CORE_MISSES_17	7215
CORE_MISSES_18	7099
CORE_MISSES_19	8288
CORE_MISSES_20	7179
CORE_MISSES_21	8514
CORE_MISSES_22	6309
CORE_MISSES_23	9142
CORE_MISSES_24	6715
CORE_MISSES_25	7282
CORE_MISSES_26	8134
CORE_MISSES_27	9278
CORE_MISSES_28	7033
CORE_MISSES_29	5832
CORE_MISSES_30	5348
CORE_MISSES_31	5447
CORE_MISSES_32	5831
CORE_MISSES_33	5623
CORE_MISSES_34	5557
CORE_MISSES_35	5110
CORE_MISSES_36	5922
CORE_MISSES_37	5766
CORE_MISSES_38	5864
CORE_MISSES_39	5396
CORE_MISSES_40	5957
CORE_MISSES_41	6348
CORE_MISSES_42	5595
CORE_MISSES_43	5405
CORE_MISSES_44	5792
CORE_MISSES_45	5501
CORE_MISSES_46	5824
CORE_MISSES_47	5154
CORE_MISSES_48	5260
CORE_MISSES_49	6276
CORE_MISSES_50	5796
CORE_MISSES_51	5246
CORE_MISSES_52	5563
CORE_MISSES_53	5398
CORE_MISSES_54	5399
CORE_MISSES_55	5789
CORE_MISSES_56	5808
CORE_MISSES_57	5718
CORE_MISSES_58	5276
CORE_MISSES_59	5777
L2_MISSES = 377373
L2_total_cache_accesses = 592340
L2_total_cache_misses = 377373
L2_total_cache_miss_rate = 0.6371
L2_total_cache_pending_hits = 8688
L2_total_cache_reservation_fails = 237868
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 74192
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 4247
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 341524
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 213184
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 2023
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 152
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 136
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 2146
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 126178
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 3818
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 30534
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 18064
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 3307
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 425
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 5144
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 2875
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 579
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 46
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 35
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 1599
L2_cache_data_port_util = 0.231
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=2069909
icnt_total_pkts_simt_to_mem=906320
statistics from finished app 2
-------------------------------------------------
gpu_ipc_1 =       5.8727
gpu_ipc_2 =     119.7905
gpu_tot_sim_cycle_stream_1 = 507660
gpu_tot_sim_cycle_stream_2 = 507657
gpu_sim_insn_1 = 2981344
gpu_sim_insn_2 = 60812480
gpu_sim_cycle = 507661
gpu_sim_insn = 63793824
gpu_ipc =     125.6623
gpu_tot_sim_cycle = 507661
gpu_tot_sim_insn = 63793824
gpu_tot_ipc =     125.6623
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 1289443
gpu_stall_icnt2sh    = 670873
gpu_total_sim_rate=78757

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 1054473
	L1I_total_cache_misses = 5879
	L1I_total_cache_miss_rate = 0.0056
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 549
	L1D_cache_core[1]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 747
	L1D_cache_core[2]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 687
	L1D_cache_core[3]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 394
	L1D_cache_core[4]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 638
	L1D_cache_core[5]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 678
	L1D_cache_core[6]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 719
	L1D_cache_core[7]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 787
	L1D_cache_core[8]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 730
	L1D_cache_core[9]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 799
	L1D_cache_core[10]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 887
	L1D_cache_core[11]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 732
	L1D_cache_core[12]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 762
	L1D_cache_core[13]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 855
	L1D_cache_core[14]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 882
	L1D_cache_core[15]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 711
	L1D_cache_core[16]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 912
	L1D_cache_core[17]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 798
	L1D_cache_core[18]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 818
	L1D_cache_core[19]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1000
	L1D_cache_core[20]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 869
	L1D_cache_core[21]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 912
	L1D_cache_core[22]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 910
	L1D_cache_core[23]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 945
	L1D_cache_core[24]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 905
	L1D_cache_core[25]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1027
	L1D_cache_core[26]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 856
	L1D_cache_core[27]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 918
	L1D_cache_core[28]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 935
	L1D_cache_core[29]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 913
	L1D_cache_core[30]: Access = 4310, Miss = 4310, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 14019
	L1D_cache_core[31]: Access = 4481, Miss = 4481, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 9751
	L1D_cache_core[32]: Access = 4953, Miss = 4953, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5172
	L1D_cache_core[33]: Access = 4296, Miss = 4296, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 11385
	L1D_cache_core[34]: Access = 4888, Miss = 4888, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 9471
	L1D_cache_core[35]: Access = 4418, Miss = 4418, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 9468
	L1D_cache_core[36]: Access = 5206, Miss = 5206, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5520
	L1D_cache_core[37]: Access = 4770, Miss = 4770, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 11819
	L1D_cache_core[38]: Access = 5081, Miss = 5081, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3985
	L1D_cache_core[39]: Access = 4577, Miss = 4577, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 10163
	L1D_cache_core[40]: Access = 5176, Miss = 5176, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 8836
	L1D_cache_core[41]: Access = 5402, Miss = 5402, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 4693
	L1D_cache_core[42]: Access = 4846, Miss = 4846, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5549
	L1D_cache_core[43]: Access = 4799, Miss = 4799, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 8583
	L1D_cache_core[44]: Access = 5122, Miss = 5122, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3832
	L1D_cache_core[45]: Access = 4596, Miss = 4596, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 9946
	L1D_cache_core[46]: Access = 4922, Miss = 4922, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 8805
	L1D_cache_core[47]: Access = 4365, Miss = 4365, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 7228
	L1D_cache_core[48]: Access = 4411, Miss = 4411, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 15193
	L1D_cache_core[49]: Access = 5543, Miss = 5543, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 4721
	L1D_cache_core[50]: Access = 4932, Miss = 4932, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 9580
	L1D_cache_core[51]: Access = 3682, Miss = 3682, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 14759
	L1D_cache_core[52]: Access = 4202, Miss = 4202, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 12061
	L1D_cache_core[53]: Access = 4768, Miss = 4768, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 12722
	L1D_cache_core[54]: Access = 3917, Miss = 3917, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 14543
	L1D_cache_core[55]: Access = 4943, Miss = 4943, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 9676
	L1D_cache_core[56]: Access = 5165, Miss = 5165, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3115
	L1D_cache_core[57]: Access = 4932, Miss = 4932, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 11719
	L1D_cache_core[58]: Access = 3950, Miss = 3950, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 14406
	L1D_cache_core[59]: Access = 5125, Miss = 5125, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 4024
	L1D_total_cache_accesses = 143698
	L1D_total_cache_misses = 143698
	L1D_total_cache_miss_rate = 1.0000
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 299019
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.004
L1C_cache:
	L1C_total_cache_accesses = 91099
	L1C_total_cache_misses = 4101
	L1C_total_cache_miss_rate = 0.0450
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 57642
L1T_cache:
	L1T_total_cache_accesses = 431820
	L1T_total_cache_misses = 160530
	L1T_total_cache_miss_rate = 0.3718
	L1T_total_cache_pending_hits = 271290
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 134822
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 284489
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 86998
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 4101
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 57642
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 271290
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 160530
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 8876
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 14530
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 1048594
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 5879
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
318, 37, 317, 51, 323, 32, 285, 32, 323, 32, 152, 32, 265, 32, 265, 32, 32, 32, 32, 32, 32, 32, 11, 19, 19, 32, 11, 11, 11, 19, 11, 11, 
shader 0 total_cycles, active_cycles, idle cycles = 507661, 1437, 506223 
shader 1 total_cycles, active_cycles, idle cycles = 507661, 1505, 506155 
shader 2 total_cycles, active_cycles, idle cycles = 507661, 1315, 506345 
shader 3 total_cycles, active_cycles, idle cycles = 507661, 1643, 506018 
shader 4 total_cycles, active_cycles, idle cycles = 507661, 1363, 506297 
shader 5 total_cycles, active_cycles, idle cycles = 507661, 1865, 505795 
shader 6 total_cycles, active_cycles, idle cycles = 507661, 1538, 506123 
shader 7 total_cycles, active_cycles, idle cycles = 507661, 1869, 505792 
shader 8 total_cycles, active_cycles, idle cycles = 507661, 1637, 506024 
shader 9 total_cycles, active_cycles, idle cycles = 507661, 1981, 505679 
shader 10 total_cycles, active_cycles, idle cycles = 507661, 1778, 505882 
shader 11 total_cycles, active_cycles, idle cycles = 507661, 1874, 505786 
shader 12 total_cycles, active_cycles, idle cycles = 507661, 1729, 505931 
shader 13 total_cycles, active_cycles, idle cycles = 507661, 2033, 505627 
shader 14 total_cycles, active_cycles, idle cycles = 507661, 1954, 505707 
shader 15 total_cycles, active_cycles, idle cycles = 507661, 2240, 505421 
shader 16 total_cycles, active_cycles, idle cycles = 507661, 1793, 505868 
shader 17 total_cycles, active_cycles, idle cycles = 507661, 1840, 505820 
shader 18 total_cycles, active_cycles, idle cycles = 507661, 1879, 505782 
shader 19 total_cycles, active_cycles, idle cycles = 507661, 2000, 505661 
shader 20 total_cycles, active_cycles, idle cycles = 507661, 1866, 505794 
shader 21 total_cycles, active_cycles, idle cycles = 507661, 2110, 505551 
shader 22 total_cycles, active_cycles, idle cycles = 507661, 1659, 506002 
shader 23 total_cycles, active_cycles, idle cycles = 507661, 2127, 505533 
shader 24 total_cycles, active_cycles, idle cycles = 507661, 1783, 505877 
shader 25 total_cycles, active_cycles, idle cycles = 507661, 1800, 505861 
shader 26 total_cycles, active_cycles, idle cycles = 507661, 2035, 505626 
shader 27 total_cycles, active_cycles, idle cycles = 507661, 2260, 505401 
shader 28 total_cycles, active_cycles, idle cycles = 507661, 1913, 505747 
shader 29 total_cycles, active_cycles, idle cycles = 507661, 1554, 506107 
shader 30 total_cycles, active_cycles, idle cycles = 507661, 28936, 478725 
shader 31 total_cycles, active_cycles, idle cycles = 507661, 30165, 477495 
shader 32 total_cycles, active_cycles, idle cycles = 507661, 33386, 474274 
shader 33 total_cycles, active_cycles, idle cycles = 507661, 28940, 478720 
shader 34 total_cycles, active_cycles, idle cycles = 507661, 32948, 474713 
shader 35 total_cycles, active_cycles, idle cycles = 507661, 29814, 477847 
shader 36 total_cycles, active_cycles, idle cycles = 507661, 35089, 472572 
shader 37 total_cycles, active_cycles, idle cycles = 507661, 32063, 475597 
shader 38 total_cycles, active_cycles, idle cycles = 507661, 34280, 473381 
shader 39 total_cycles, active_cycles, idle cycles = 507661, 30637, 477023 
shader 40 total_cycles, active_cycles, idle cycles = 507661, 34690, 472970 
shader 41 total_cycles, active_cycles, idle cycles = 507661, 36373, 471288 
shader 42 total_cycles, active_cycles, idle cycles = 507661, 32658, 475003 
shader 43 total_cycles, active_cycles, idle cycles = 507661, 32272, 475388 
shader 44 total_cycles, active_cycles, idle cycles = 507661, 34535, 473126 
shader 45 total_cycles, active_cycles, idle cycles = 507661, 30616, 477045 
shader 46 total_cycles, active_cycles, idle cycles = 507661, 32995, 474666 
shader 47 total_cycles, active_cycles, idle cycles = 507661, 29414, 478246 
shader 48 total_cycles, active_cycles, idle cycles = 507661, 29381, 478280 
shader 49 total_cycles, active_cycles, idle cycles = 507661, 37475, 470186 
shader 50 total_cycles, active_cycles, idle cycles = 507661, 33198, 474462 
shader 51 total_cycles, active_cycles, idle cycles = 507661, 24745, 482915 
shader 52 total_cycles, active_cycles, idle cycles = 507661, 28096, 479564 
shader 53 total_cycles, active_cycles, idle cycles = 507661, 31853, 475807 
shader 54 total_cycles, active_cycles, idle cycles = 507661, 26496, 481164 
shader 55 total_cycles, active_cycles, idle cycles = 507661, 33258, 474403 
shader 56 total_cycles, active_cycles, idle cycles = 507661, 34711, 472950 
shader 57 total_cycles, active_cycles, idle cycles = 507661, 33157, 474503 
shader 58 total_cycles, active_cycles, idle cycles = 507661, 26502, 481158 
shader 59 total_cycles, active_cycles, idle cycles = 507661, 34305, 473355 
warps_exctd_sm 0 = 0 
warps_exctd_sm 1 = 0 
warps_exctd_sm 2 = 0 
warps_exctd_sm 3 = 0 
warps_exctd_sm 4 = 0 
warps_exctd_sm 5 = 0 
warps_exctd_sm 6 = 0 
warps_exctd_sm 7 = 0 
warps_exctd_sm 8 = 0 
warps_exctd_sm 9 = 0 
warps_exctd_sm 10 = 0 
warps_exctd_sm 11 = 0 
warps_exctd_sm 12 = 0 
warps_exctd_sm 13 = 0 
warps_exctd_sm 14 = 0 
warps_exctd_sm 15 = 0 
warps_exctd_sm 16 = 0 
warps_exctd_sm 17 = 0 
warps_exctd_sm 18 = 0 
warps_exctd_sm 19 = 0 
warps_exctd_sm 20 = 0 
warps_exctd_sm 21 = 0 
warps_exctd_sm 22 = 0 
warps_exctd_sm 23 = 0 
warps_exctd_sm 24 = 0 
warps_exctd_sm 25 = 0 
warps_exctd_sm 26 = 0 
warps_exctd_sm 27 = 0 
warps_exctd_sm 28 = 0 
warps_exctd_sm 29 = 0 
warps_exctd_sm 30 = 4160 
warps_exctd_sm 31 = 4288 
warps_exctd_sm 32 = 4448 
warps_exctd_sm 33 = 3872 
warps_exctd_sm 34 = 4480 
warps_exctd_sm 35 = 4224 
warps_exctd_sm 36 = 4640 
warps_exctd_sm 37 = 4448 
warps_exctd_sm 38 = 4768 
warps_exctd_sm 39 = 4224 
warps_exctd_sm 40 = 4608 
warps_exctd_sm 41 = 4832 
warps_exctd_sm 42 = 4512 
warps_exctd_sm 43 = 4416 
warps_exctd_sm 44 = 4576 
warps_exctd_sm 45 = 4064 
warps_exctd_sm 46 = 4448 
warps_exctd_sm 47 = 4064 
warps_exctd_sm 48 = 4096 
warps_exctd_sm 49 = 5056 
warps_exctd_sm 50 = 4576 
warps_exctd_sm 51 = 3456 
warps_exctd_sm 52 = 3840 
warps_exctd_sm 53 = 4352 
warps_exctd_sm 54 = 3808 
warps_exctd_sm 55 = 4416 
warps_exctd_sm 56 = 4640 
warps_exctd_sm 57 = 4512 
warps_exctd_sm 58 = 3712 
warps_exctd_sm 59 = 4576 
gpgpu_n_tot_thrd_icount = 64466752
gpgpu_n_tot_w_icount = 2014586
gpgpu_n_stall_shd_mem = 18326583
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 420524
gpgpu_n_mem_write_global = 8876
gpgpu_n_mem_texture = 160530
gpgpu_n_mem_const = 2311
gpgpu_n_load_insn  = 4572000
gpgpu_n_store_insn = 130112
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 2061376
gpgpu_n_const_mem_insn = 2191488
gpgpu_n_param_mem_insn = 723680
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 57642
gpgpu_stall_shd_mem[c_mem][bk_conf] = 57642
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 15465941
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:33075933	W0_Idle:863454	W0_Scoreboard:24965166	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:2014767
Warp Occupancy Distribution:
Stall:30291228	W0_Idle:37470	W0_Scoreboard:22187	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:108775
Warp Occupancy Distribution:
Stall:2784705	W0_Idle:825984	W0_Scoreboard:24942979	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:1905992
warp_utilization0: 0.033073
warp_utilization1: 0.003571
warp_utilization2: 0.062574
traffic_breakdown_coretomem[CONST_ACC_R] = 18488 {8:2311,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 1078576 {8:134822,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 823840 {40:3134,72:1288,136:4454,}
traffic_breakdown_coretomem[GLOBAL_ATOMIC] = 11562192 {40:283711,72:891,136:1100,}
traffic_breakdown_coretomem[INST_ACC_R] = 5280 {8:660,}
traffic_breakdown_coretomem[TEXTURE_ACC_R] = 1284240 {8:160530,}
traffic_breakdown_memtocore[CONST_ACC_R] = 166392 {72:2311,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 18335792 {136:134822,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 71008 {8:8876,}
traffic_breakdown_memtocore[GLOBAL_ATOMIC] = 11530864 {40:282950,72:890,136:1094,}
traffic_breakdown_memtocore[INST_ACC_R] = 89760 {136:660,}
traffic_breakdown_memtocore[TEXTURE_ACC_R] = 21832080 {136:160530,}
maxmrqlatency = 904 
maxdqlatency = 0 
maxmflatency = 10057 
averagemflatency = 815 
averagemflatency_1 = 864 
averagemflatency_2= 768 
averagemrqlatency_1 = 63 
averagemrqlatency_2 = 66 
max_icnt2mem_latency = 9434 
max_icnt2sh_latency = 507660 
mrq_lat_table:191713 	6911 	11586 	22442 	53531 	85503 	109224 	82959 	22660 	963 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	6645 	6718 	7635 	37928 	132885 	235319 	146360 	17566 	413 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	58293 	32652 	64398 	41467 	57904 	116449 	144097 	70349 	6828 	214 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	321466 	223291 	35782 	2008 	49 	0 	0 	0 	0 	0 	0 	0 	180 	768 	3490 	4438 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1 	5 	999 	9 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        32        32        32        32        32        32        32        32        32        32         6         8        10        10         9         8 
dram[1]:        24        32        32        32        32        32        32        30        32        24         7         8        12        12         6         9 
dram[2]:        32        24        32        32        32        32        32        30        32        19         5         6         8         8         6        11 
dram[3]:        32        20        28        30        32        30        32        28        30        22         6         8         9        11         8         6 
dram[4]:        32        32        32        32        32        32        32        28        28        28         7         6         8        12         8         8 
dram[5]:        32        24        32        32        32        32        32        26        28        22         7        10         8        12         9         7 
maximum service time to same row:
dram[0]:      1247      1245      1295      1326      1201      1237      1227      1489      1602      1458      2180      2291      2175      2301      2487      2177 
dram[1]:       977      1363      1481      1198      1448      1292      1409      1184      1292      1296      2449      2343      2589      2115      2439      2044 
dram[2]:      1409       937      1281      1694      1156      1503      1330      1414      1651      1457      2269      2594      2391      2454      2235      2451 
dram[3]:      1576      1457       987      1251      1381      1192      1369      1237      1374      1280      2372      2604      2338      2306      2371      2412 
dram[4]:      1327      1121      1477      1294      1349      1163      1303      1303      1156      1505      2269      2122      2269      2216      2276      2213 
dram[5]:      1348      1450      1194      1334      1118      1314      1421      1265      1140      1310      2029      2287      2082      2281      2285      2282 
average row accesses per activate:
dram[0]:  1.249182  1.175624  1.177748  1.167411  1.196423  1.170425  1.177281  1.166062  1.180832  1.145051  1.158733  1.154935  1.194045  1.162430  1.157028  1.149153 
dram[1]:  1.167707  1.164139  1.173808  1.178686  1.166975  1.158396  1.154783  1.162341  1.165411  1.158539  1.161449  1.150634  1.166907  1.172003  1.142208  1.154173 
dram[2]:  1.158927  1.175535  1.157573  1.182468  1.157280  1.315099  1.159030  1.201138  1.145088  1.144584  1.143667  1.160593  1.161297  1.193745  1.134834  1.192781 
dram[3]:  1.167562  1.157427  1.167918  1.174005  1.165426  1.168848  1.159564  1.164748  1.138283  1.144468  1.157405  1.160762  1.152809  1.151864  1.138025  1.152643 
dram[4]:  1.170064  1.165002  1.197029  1.170711  1.173199  1.178185  1.183235  1.165759  1.154043  1.140679  1.303469  1.159100  1.168805  1.146004  1.171006  1.157102 
dram[5]:  1.159801  1.166876  1.182932  1.173829  1.163795  1.173436  1.156991  1.163458  1.147361  1.160694  1.157632  1.153896  1.168116  1.163071  1.151807  1.147205 
average row locality = 587492/502464 = 1.169222
average row locality_1 = 413516/361993 = 1.142331
average row locality_2 = 173976/140471 = 1.238519
average row locality_3 = 0/0 = -nan
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      5130      3952      3961      3519      4606      3844      4528      4062      4939      3928      3962      3679      4309      3517      3951      3607 
dram[1]:      3907      3498      3811      3442      3800      3882      3979      4061      4171      4020      3462      3368      3526      3499      3491      3451 
dram[2]:      4038      4429      3543      4142      3990      5509      4009      4834      4002      4509      3571      4073      3647      4525      3418      4318 
dram[3]:      3513      3694      3682      3675      3854      4090      3823      4258      3887      3924      3607      3576      3571      3407      3418      3643 
dram[4]:      4272      3816      4578      3648      4313      4196      4753      4008      4397      3942      5079      3788      3895      3432      4208      3759 
dram[5]:      3804      3698      3748      3639      3832      4020      3926      4023      4085      4011      3646      3423      3792      3512      3353      3624 
total reads: 377261
bank skew: 5509/3353 = 1.64
chip skew: 66557/59368 = 1.12
number of total write accesses:
dram[0]:      3276      2173      2168      1711      2618      1918      2479      2040      2898      1961      2440      2195      2913      2108      2516      2157 
dram[1]:      2081      1722      2024      1690      1882      1954      1997      2076      2170      2038      1955      1895      2130      2102      2043      1985 
dram[2]:      2227      2596      1761      2306      2052      3507      2011      2771      2013      2497      2083      2583      2229      3111      1980      2854 
dram[3]:      1706      1901      1917      1871      1937      2162      1809      2218      1908      1962      2121      2092      2155      2001      1999      2179 
dram[4]:      2444      2018      2755      1852      2332      2232      2693      1984      2383      1970      3566      2288      2482      2032      2763      2310 
dram[5]:      2024      1877      1950      1851      1909      2080      1936      2022      2066      2013      2163      1938      2385      2095      1906      2145 
total reads: 210298
bank skew: 3566/1690 = 2.11
chip skew: 38581/31744 = 1.22
average mf latency per bank:
dram[0]:        959       769      1018       966      1008       969       914       820       774       635       701       600       708       596       763       668
dram[1]:        729       753       892       997       959       927       801       825       652       668       562       574       573       574       599       636
dram[2]:        781      1206      1031      1350      1014      2021       889      1251       706      1032       624       962       656      1000       694      1098
dram[3]:        720       702       913       860       901       908       795       739       627       622       548       540       536       542       583       613
dram[4]:        996       807      1094       976      1145      1025      1005       844       860       690      1017       628       769       635       849       721
dram[5]:        678       696       869       900       851       893       766       755       616       610       551       530       552       535       591       608
maximum mf latency per bank:
dram[0]:       4417      5873      4712      3777      4769      7104      9111      3876      5022      5757      5700      5963      6219      6953      7463      6175
dram[1]:       3450      4591      6059      6042      4550      3992      6645      6679      5532      6664      4145      5623      5359      6903      8250      5473
dram[2]:       7506      6093      5607      6621      5562      7700     10057      6986      4224      6814      5319      7018      5969      5484      5379      5637
dram[3]:       5338      4068      3846      4478      4252      5650      5926      6585      5066      5084      4425      4632      5610      5573      6191      5533
dram[4]:       5168      4101      3635      4287      7356      5028      4406      3879      3749      4335      5485      7706      5852      7293      5507      6452
dram[5]:       3510      4988      4638      5203      6963      5457      6095      6802      3891      4103      4476      4785      6975      5423      5144      4872
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=670112 n_nop=289218 n_act=87636 n_pre=87623 n_req=66439 n_req_1=37267 n_req_2=29172 n_req_3=0 n_rd=130958 n_write=74677 bw_util=0.3952 bw_util_1=0.2224 bw_util_2=0.1728 bw_util_3=0 blp=9.913209 blp_1= 3.647917 blp_2= 2.834494 blp_3= -nan
 n_activity=667337 dram_eff=0.3968 dram_eff_1=0.2233 dram_eff_2=0.1735 dram_eff_3=0
bk0: 10256a 177174i bk1: 7902a 288994i bk2: 7922a 289912i bk3: 7038a 339382i bk4: 9210a 211679i bk5: 7688a 293302i bk6: 9054a 212281i bk7: 8124a 256083i bk8: 9877a 207302i bk9: 7856a 309833i bk10: 7922a 263190i bk11: 7356a 287883i bk12: 8612a 198407i bk13: 7033a 288080i bk14: 7896a 225039i bk15: 7212a 270598i 
bw_dist = 0.222	0.173	0.000	0.601	0.004
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=14.1332
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=670112 n_nop=331584 n_act=78384 n_pre=78370 n_req=60285 n_req_1=31447 n_req_2=28838 n_req_3=0 n_rd=118730 n_write=63044 bw_util=0.3585 bw_util_1=0.1877 bw_util_2=0.1708 bw_util_3=0 blp=8.706094 blp_1= 3.386703 blp_2= 2.801601 blp_3= -nan
 n_activity=652971 dram_eff=0.3679 dram_eff_1=0.1926 dram_eff_2=0.1753 dram_eff_3=0
bk0: 7814a 325916i bk1: 6996a 362978i bk2: 7622a 320691i bk3: 6884a 360091i bk4: 7600a 323304i bk5: 7764a 311120i bk6: 7958a 296554i bk7: 8122a 277954i bk8: 8342a 305481i bk9: 8040a 312627i bk10: 6924a 338659i bk11: 6736a 339654i bk12: 7052a 310247i bk13: 6998a 309360i bk14: 6980a 311335i bk15: 6898a 313876i 
bw_dist = 0.188	0.171	0.000	0.616	0.026
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=10.1098
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=670112 n_nop=281793 n_act=89279 n_pre=89267 n_req=67490 n_req_1=38282 n_req_2=29208 n_req_3=0 n_rd=133072 n_write=76701 bw_util=0.4014 bw_util_1=0.2284 bw_util_2=0.173 bw_util_3=0 blp=10.119446 blp_1= 3.625496 blp_2= 2.862147 blp_3= -nan
 n_activity=668482 dram_eff=0.4024 dram_eff_1=0.2289 dram_eff_2=0.1734 dram_eff_3=0
bk0: 8072a 293896i bk1: 8856a 242235i bk2: 7086a 338195i bk3: 8284a 265386i bk4: 7980a 286072i bk5: 11014a 113103i bk6: 8016a 262354i bk7: 9662a 156424i bk8: 8002a 309021i bk9: 9018a 241388i bk10: 7138a 302452i bk11: 8144a 237134i bk12: 7290a 279387i bk13: 9046a 166049i bk14: 6830a 292463i bk15: 8634a 174925i 
bw_dist = 0.228	0.173	0.000	0.596	0.002
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=15.2816
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=670112 n_nop=329281 n_act=79092 n_pre=79079 n_req=60540 n_req_1=31640 n_req_2=28900 n_req_3=0 n_rd=119234 n_write=63426 bw_util=0.36 bw_util_1=0.1888 bw_util_2=0.1712 bw_util_3=0 blp=8.723495 blp_1= 3.379328 blp_2= 2.800820 blp_3= -nan
 n_activity=655356 dram_eff=0.3681 dram_eff_1=0.1931 dram_eff_2=0.175 dram_eff_3=0
bk0: 7026a 370692i bk1: 7388a 343036i bk2: 7364a 339589i bk3: 7350a 338813i bk4: 7708a 317344i bk5: 8176a 283968i bk6: 7646a 315054i bk7: 8516a 256072i bk8: 7774a 332209i bk9: 7848a 321600i bk10: 7214a 313197i bk11: 7150a 319080i bk12: 7140a 305468i bk13: 6814a 322746i bk14: 6836a 314037i bk15: 7284a 290979i 
bw_dist = 0.189	0.171	0.000	0.618	0.022
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=10.129
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=670112 n_nop=285310 n_act=88462 n_pre=88448 n_req=67031 n_req_1=37811 n_req_2=29220 n_req_3=0 n_rd=132135 n_write=75757 bw_util=0.3987 bw_util_1=0.2256 bw_util_2=0.1731 bw_util_3=0 blp=10.086740 blp_1= 3.654329 blp_2= 2.861974 blp_3= -nan
 n_activity=668066 dram_eff=0.3999 dram_eff_1=0.2263 dram_eff_2=0.1736 dram_eff_3=0
bk0: 8541a 268751i bk1: 7630a 309047i bk2: 9156a 216317i bk3: 7296a 317788i bk4: 8626a 242516i bk5: 8388a 241175i bk6: 9492a 177862i bk7: 8016a 257811i bk8: 8794a 265231i bk9: 7882a 306300i bk10: 10154a 141938i bk11: 7576a 266373i bk12: 7790a 247454i bk13: 6862a 294839i bk14: 8416a 192789i bk15: 7516a 245214i 
bw_dist = 0.226	0.173	0.000	0.598	0.003
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=14.8977
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=670112 n_nop=326452 n_act=79591 n_pre=79579 n_req=61045 n_req_1=32068 n_req_2=28977 n_req_3=0 n_rd=120243 n_write=64247 bw_util=0.363 bw_util_1=0.1913 bw_util_2=0.1716 bw_util_3=0 blp=8.806558 blp_1= 3.407861 blp_2= 2.798042 blp_3= -nan
 n_activity=656390 dram_eff=0.3706 dram_eff_1=0.1953 dram_eff_2=0.1752 dram_eff_3=0
bk0: 7606a 331948i bk1: 7392a 344232i bk2: 7494a 330458i bk3: 7278a 337937i bk4: 7664a 319862i bk5: 8036a 293892i bk6: 7846a 298219i bk7: 8042a 287169i bk8: 8170a 312735i bk9: 8022a 317283i bk10: 7292a 308961i bk11: 6846a 332800i bk12: 7584a 276244i bk13: 7020a 306360i bk14: 6706a 325946i bk15: 7245a 289864i 
bw_dist = 0.191	0.172	0.000	0.617	0.020
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=10.2685

========= L2 cache stats =========
L2_cache_bank[0]: Access = 54236, Miss = 35392, Miss_rate = 0.653, Pending_hits = 1187, Reservation_fails = 44254
L2_cache_bank[1]: Access = 47083, Miss = 30116, Miss_rate = 0.640, Pending_hits = 602, Reservation_fails = 12847
L2_cache_bank[2]: Access = 47669, Miss = 30154, Miss_rate = 0.633, Pending_hits = 530, Reservation_fails = 6976
L2_cache_bank[3]: Access = 46216, Miss = 29229, Miss_rate = 0.632, Pending_hits = 458, Reservation_fails = 6938
L2_cache_bank[4]: Access = 46990, Miss = 30228, Miss_rate = 0.643, Pending_hits = 619, Reservation_fails = 7714
L2_cache_bank[5]: Access = 58869, Miss = 36354, Miss_rate = 0.618, Pending_hits = 1219, Reservation_fails = 64365
L2_cache_bank[6]: Access = 46512, Miss = 29359, Miss_rate = 0.631, Pending_hits = 521, Reservation_fails = 6681
L2_cache_bank[7]: Access = 47861, Miss = 30272, Miss_rate = 0.632, Pending_hits = 564, Reservation_fails = 8585
L2_cache_bank[8]: Access = 54462, Miss = 35511, Miss_rate = 0.652, Pending_hits = 1206, Reservation_fails = 48653
L2_cache_bank[9]: Access = 47529, Miss = 30604, Miss_rate = 0.644, Pending_hits = 686, Reservation_fails = 16106
L2_cache_bank[10]: Access = 47190, Miss = 30196, Miss_rate = 0.640, Pending_hits = 533, Reservation_fails = 6210
L2_cache_bank[11]: Access = 47723, Miss = 29958, Miss_rate = 0.628, Pending_hits = 563, Reservation_fails = 8539
Cache L2_bank_000:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 54236, Miss = 35392 (0.653), PendingHit = 1187 (0.0219)
Cache L2_bank_001:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 47083, Miss = 30116 (0.64), PendingHit = 602 (0.0128)
Cache L2_bank_002:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 47669, Miss = 30154 (0.633), PendingHit = 530 (0.0111)
Cache L2_bank_003:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 46216, Miss = 29229 (0.632), PendingHit = 458 (0.00991)
Cache L2_bank_004:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 46990, Miss = 30228 (0.643), PendingHit = 619 (0.0132)
Cache L2_bank_005:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 58869, Miss = 36354 (0.618), PendingHit = 1219 (0.0207)
Cache L2_bank_006:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 46512, Miss = 29359 (0.631), PendingHit = 521 (0.0112)
Cache L2_bank_007:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 47861, Miss = 30272 (0.632), PendingHit = 564 (0.0118)
Cache L2_bank_008:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 54462, Miss = 35511 (0.652), PendingHit = 1206 (0.0221)
Cache L2_bank_009:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 47529, Miss = 30604 (0.644), PendingHit = 686 (0.0144)
Cache L2_bank_010:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 47190, Miss = 30196 (0.64), PendingHit = 533 (0.0113)
Cache L2_bank_011:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 47723, Miss = 29958 (0.628), PendingHit = 563 (0.0118)
L2 Cache Total Miss Rate = 0.637
Stream 1: L2 Cache Miss Rate = 0.726
Stream 2: L2 Cache Miss Rate = 0.553
Stream 1: Accesses  = 287211
Stream 1: Misses  = 208627
Stream 2: Accesses  = 305129
Stream 2: Misses  = 168746
Stream 1+2: Accesses  = 592340
Stream 1+2: Misses  = 377373
Total Accesses  = 592340
MPKI-CORES
CORE_L2MPKI_0	47.293
CORE_L2MPKI_1	52.887
CORE_L2MPKI_2	44.869
CORE_L2MPKI_3	56.588
CORE_L2MPKI_4	51.825
CORE_L2MPKI_5	63.125
CORE_L2MPKI_6	56.215
CORE_L2MPKI_7	60.165
CORE_L2MPKI_8	56.069
CORE_L2MPKI_9	65.251
CORE_L2MPKI_10	59.798
CORE_L2MPKI_11	63.138
CORE_L2MPKI_12	60.558
CORE_L2MPKI_13	65.364
CORE_L2MPKI_14	60.993
CORE_L2MPKI_15	66.195
CORE_L2MPKI_16	58.835
CORE_L2MPKI_17	61.705
CORE_L2MPKI_18	59.507
CORE_L2MPKI_19	65.190
CORE_L2MPKI_20	60.552
CORE_L2MPKI_21	63.515
CORE_L2MPKI_22	59.908
CORE_L2MPKI_23	67.538
CORE_L2MPKI_24	59.278
CORE_L2MPKI_25	63.672
CORE_L2MPKI_26	62.902
CORE_L2MPKI_27	64.588
CORE_L2MPKI_28	57.837
CORE_L2MPKI_29	59.153
CORE_L2MPKI_30	2.921
CORE_L2MPKI_31	2.853
CORE_L2MPKI_32	2.758
CORE_L2MPKI_33	3.068
CORE_L2MPKI_34	2.664
CORE_L2MPKI_35	2.708
CORE_L2MPKI_36	2.665
CORE_L2MPKI_37	2.841
CORE_L2MPKI_38	2.702
CORE_L2MPKI_39	2.782
CORE_L2MPKI_40	2.711
CORE_L2MPKI_41	2.756
CORE_L2MPKI_42	2.706
CORE_L2MPKI_43	2.645
CORE_L2MPKI_44	2.648
CORE_L2MPKI_45	2.837
CORE_L2MPKI_46	2.787
CORE_L2MPKI_47	2.768
CORE_L2MPKI_48	2.828
CORE_L2MPKI_49	2.645
CORE_L2MPKI_50	2.758
CORE_L2MPKI_51	3.349
CORE_L2MPKI_52	3.127
CORE_L2MPKI_53	2.676
CORE_L2MPKI_54	3.220
CORE_L2MPKI_55	2.748
CORE_L2MPKI_56	2.642
CORE_L2MPKI_57	2.723
CORE_L2MPKI_58	3.145
CORE_L2MPKI_59	2.659
Avg_MPKI_Stream1= 59.817
Avg_MPKI_Stream2= 2.811
MISSES-CORES
CORE_MISSES_0	4304
CORE_MISSES_1	5045
CORE_MISSES_2	3736
CORE_MISSES_3	5896
CORE_MISSES_4	4476
CORE_MISSES_5	7472
CORE_MISSES_6	5474
CORE_MISSES_7	7137
CORE_MISSES_8	5815
CORE_MISSES_9	8208
CORE_MISSES_10	6751
CORE_MISSES_11	7516
CORE_MISSES_12	6643
CORE_MISSES_13	8444
CORE_MISSES_14	7571
CORE_MISSES_15	9424
CORE_MISSES_16	6695
CORE_MISSES_17	7215
CORE_MISSES_18	7099
CORE_MISSES_19	8288
CORE_MISSES_20	7179
CORE_MISSES_21	8514
CORE_MISSES_22	6309
CORE_MISSES_23	9142
CORE_MISSES_24	6715
CORE_MISSES_25	7282
CORE_MISSES_26	8134
CORE_MISSES_27	9278
CORE_MISSES_28	7033
CORE_MISSES_29	5832
CORE_MISSES_30	5348
CORE_MISSES_31	5447
CORE_MISSES_32	5831
CORE_MISSES_33	5623
CORE_MISSES_34	5557
CORE_MISSES_35	5110
CORE_MISSES_36	5922
CORE_MISSES_37	5766
CORE_MISSES_38	5864
CORE_MISSES_39	5396
CORE_MISSES_40	5957
CORE_MISSES_41	6348
CORE_MISSES_42	5595
CORE_MISSES_43	5405
CORE_MISSES_44	5792
CORE_MISSES_45	5501
CORE_MISSES_46	5824
CORE_MISSES_47	5154
CORE_MISSES_48	5260
CORE_MISSES_49	6276
CORE_MISSES_50	5796
CORE_MISSES_51	5246
CORE_MISSES_52	5563
CORE_MISSES_53	5398
CORE_MISSES_54	5399
CORE_MISSES_55	5789
CORE_MISSES_56	5808
CORE_MISSES_57	5718
CORE_MISSES_58	5276
CORE_MISSES_59	5777
L2_MISSES = 377373
L2_total_cache_accesses = 592340
L2_total_cache_misses = 377373
L2_total_cache_miss_rate = 0.6371
L2_total_cache_pending_hits = 8688
L2_total_cache_reservation_fails = 237868
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 74192
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 4247
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 341524
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 213184
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 2023
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 152
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 136
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 2146
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 126178
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 3818
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 30534
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 18064
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 3307
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 425
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 5144
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 2875
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 579
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 46
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 35
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 1599
L2_cache_data_port_util = 0.231
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=2069909
icnt_total_pkts_simt_to_mem=906320
statistics from finished app 2
-------------------------------------------------
gpu_ipc_1 =       5.4158
gpu_ipc_2 =     121.6947
gpu_tot_sim_cycle_stream_1 = 749885
gpu_tot_sim_cycle_stream_2 = 749880
gpu_sim_insn_1 = 4061248
gpu_sim_insn_2 = 91256448
gpu_sim_cycle = 749886
gpu_sim_insn = 95317696
gpu_ipc =     127.1096
gpu_tot_sim_cycle = 749886
gpu_tot_sim_insn = 95317696
gpu_tot_ipc =     127.1096
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 1956238
gpu_stall_icnt2sh    = 1044695
gpu_total_sim_rate=86573

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 1573915
	L1I_total_cache_misses = 7446
	L1I_total_cache_miss_rate = 0.0047
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 549
	L1D_cache_core[1]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 747
	L1D_cache_core[2]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 687
	L1D_cache_core[3]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 394
	L1D_cache_core[4]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 638
	L1D_cache_core[5]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 678
	L1D_cache_core[6]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 719
	L1D_cache_core[7]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 787
	L1D_cache_core[8]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 730
	L1D_cache_core[9]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 799
	L1D_cache_core[10]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 887
	L1D_cache_core[11]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 732
	L1D_cache_core[12]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 762
	L1D_cache_core[13]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 855
	L1D_cache_core[14]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 882
	L1D_cache_core[15]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 711
	L1D_cache_core[16]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 912
	L1D_cache_core[17]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 798
	L1D_cache_core[18]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 818
	L1D_cache_core[19]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1000
	L1D_cache_core[20]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 869
	L1D_cache_core[21]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 912
	L1D_cache_core[22]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 910
	L1D_cache_core[23]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 945
	L1D_cache_core[24]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 905
	L1D_cache_core[25]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1027
	L1D_cache_core[26]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 856
	L1D_cache_core[27]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 918
	L1D_cache_core[28]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 935
	L1D_cache_core[29]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 913
	L1D_cache_core[30]: Access = 6782, Miss = 6782, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 15279
	L1D_cache_core[31]: Access = 6861, Miss = 6861, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 15080
	L1D_cache_core[32]: Access = 7473, Miss = 7473, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 8495
	L1D_cache_core[33]: Access = 7147, Miss = 7147, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 12551
	L1D_cache_core[34]: Access = 6602, Miss = 6602, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 18576
	L1D_cache_core[35]: Access = 6885, Miss = 6885, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 13296
	L1D_cache_core[36]: Access = 7504, Miss = 7504, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 9508
	L1D_cache_core[37]: Access = 7499, Miss = 7499, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 13578
	L1D_cache_core[38]: Access = 7463, Miss = 7463, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 7987
	L1D_cache_core[39]: Access = 6814, Miss = 6814, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 14868
	L1D_cache_core[40]: Access = 6720, Miss = 6720, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 16360
	L1D_cache_core[41]: Access = 8236, Miss = 8236, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 6603
	L1D_cache_core[42]: Access = 7296, Miss = 7296, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 8246
	L1D_cache_core[43]: Access = 6924, Miss = 6924, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 13261
	L1D_cache_core[44]: Access = 7415, Miss = 7415, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 8500
	L1D_cache_core[45]: Access = 6918, Miss = 6918, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 14743
	L1D_cache_core[46]: Access = 6733, Miss = 6733, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 17886
	L1D_cache_core[47]: Access = 7188, Miss = 7188, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 8329
	L1D_cache_core[48]: Access = 6699, Miss = 6699, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 17660
	L1D_cache_core[49]: Access = 8050, Miss = 8050, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 8397
	L1D_cache_core[50]: Access = 7006, Miss = 7006, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 19263
	L1D_cache_core[51]: Access = 6331, Miss = 6331, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 16557
	L1D_cache_core[52]: Access = 6228, Miss = 6228, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 19920
	L1D_cache_core[53]: Access = 7255, Miss = 7255, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 14968
	L1D_cache_core[54]: Access = 6400, Miss = 6400, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 18794
	L1D_cache_core[55]: Access = 7732, Miss = 7732, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 10780
	L1D_cache_core[56]: Access = 7681, Miss = 7681, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5674
	L1D_cache_core[57]: Access = 7233, Miss = 7233, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 17048
	L1D_cache_core[58]: Access = 6469, Miss = 6469, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 17326
	L1D_cache_core[59]: Access = 7123, Miss = 7123, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 10095
	L1D_total_cache_accesses = 214587
	L1D_total_cache_misses = 214587
	L1D_total_cache_miss_rate = 1.0000
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 423903
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.004
L1C_cache:
	L1C_total_cache_accesses = 135576
	L1C_total_cache_misses = 4849
	L1C_total_cache_miss_rate = 0.0358
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 67249
L1T_cache:
	L1T_total_cache_accesses = 647730
	L1T_total_cache_misses = 241122
	L1T_total_cache_miss_rate = 0.3723
	L1T_total_cache_pending_hits = 406608
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 201273
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 404651
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 130727
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 4849
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 67249
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 406608
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 241122
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 13314
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 19252
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 1566469
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 7446
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
432, 37, 432, 51, 450, 32, 418, 32, 418, 32, 228, 32, 380, 32, 284, 32, 32, 32, 32, 32, 32, 32, 11, 19, 19, 32, 11, 11, 11, 19, 11, 11, 
shader 0 total_cycles, active_cycles, idle cycles = 749886, 1834, 748051 
shader 1 total_cycles, active_cycles, idle cycles = 749886, 1947, 747938 
shader 2 total_cycles, active_cycles, idle cycles = 749886, 1657, 748229 
shader 3 total_cycles, active_cycles, idle cycles = 749886, 2299, 747586 
shader 4 total_cycles, active_cycles, idle cycles = 749886, 1753, 748132 
shader 5 total_cycles, active_cycles, idle cycles = 749886, 2534, 747352 
shader 6 total_cycles, active_cycles, idle cycles = 749886, 2022, 747864 
shader 7 total_cycles, active_cycles, idle cycles = 749886, 2553, 747332 
shader 8 total_cycles, active_cycles, idle cycles = 749886, 2143, 747743 
shader 9 total_cycles, active_cycles, idle cycles = 749886, 2886, 746999 
shader 10 total_cycles, active_cycles, idle cycles = 749886, 2410, 747475 
shader 11 total_cycles, active_cycles, idle cycles = 749886, 2727, 747159 
shader 12 total_cycles, active_cycles, idle cycles = 749886, 2342, 747543 
shader 13 total_cycles, active_cycles, idle cycles = 749886, 2953, 746933 
shader 14 total_cycles, active_cycles, idle cycles = 749886, 2760, 747126 
shader 15 total_cycles, active_cycles, idle cycles = 749886, 3148, 746738 
shader 16 total_cycles, active_cycles, idle cycles = 749886, 2403, 747483 
shader 17 total_cycles, active_cycles, idle cycles = 749886, 2465, 747421 
shader 18 total_cycles, active_cycles, idle cycles = 749886, 2607, 747279 
shader 19 total_cycles, active_cycles, idle cycles = 749886, 2711, 747174 
shader 20 total_cycles, active_cycles, idle cycles = 749886, 2761, 747125 
shader 21 total_cycles, active_cycles, idle cycles = 749886, 2957, 746928 
shader 22 total_cycles, active_cycles, idle cycles = 749886, 2239, 747647 
shader 23 total_cycles, active_cycles, idle cycles = 749886, 3037, 746848 
shader 24 total_cycles, active_cycles, idle cycles = 749886, 2591, 747294 
shader 25 total_cycles, active_cycles, idle cycles = 749886, 2595, 747291 
shader 26 total_cycles, active_cycles, idle cycles = 749886, 3041, 746844 
shader 27 total_cycles, active_cycles, idle cycles = 749886, 3214, 746671 
shader 28 total_cycles, active_cycles, idle cycles = 749886, 2895, 746990 
shader 29 total_cycles, active_cycles, idle cycles = 749886, 2105, 747781 
shader 30 total_cycles, active_cycles, idle cycles = 749886, 45653, 704232 
shader 31 total_cycles, active_cycles, idle cycles = 749886, 46274, 703611 
shader 32 total_cycles, active_cycles, idle cycles = 749886, 50448, 699437 
shader 33 total_cycles, active_cycles, idle cycles = 749886, 48022, 701864 
shader 34 total_cycles, active_cycles, idle cycles = 749886, 44320, 705565 
shader 35 total_cycles, active_cycles, idle cycles = 749886, 46470, 703415 
shader 36 total_cycles, active_cycles, idle cycles = 749886, 50441, 699445 
shader 37 total_cycles, active_cycles, idle cycles = 749886, 50435, 699450 
shader 38 total_cycles, active_cycles, idle cycles = 749886, 50342, 699543 
shader 39 total_cycles, active_cycles, idle cycles = 749886, 45665, 704220 
shader 40 total_cycles, active_cycles, idle cycles = 749886, 45178, 704707 
shader 41 total_cycles, active_cycles, idle cycles = 749886, 55265, 694620 
shader 42 total_cycles, active_cycles, idle cycles = 749886, 48909, 700976 
shader 43 total_cycles, active_cycles, idle cycles = 749886, 46401, 703484 
shader 44 total_cycles, active_cycles, idle cycles = 749886, 49989, 699897 
shader 45 total_cycles, active_cycles, idle cycles = 749886, 46279, 703606 
shader 46 total_cycles, active_cycles, idle cycles = 749886, 45226, 704659 
shader 47 total_cycles, active_cycles, idle cycles = 749886, 48368, 701518 
shader 48 total_cycles, active_cycles, idle cycles = 749886, 44814, 705071 
shader 49 total_cycles, active_cycles, idle cycles = 749886, 54354, 695531 
shader 50 total_cycles, active_cycles, idle cycles = 749886, 47038, 702847 
shader 51 total_cycles, active_cycles, idle cycles = 749886, 42603, 707282 
shader 52 total_cycles, active_cycles, idle cycles = 749886, 41747, 708139 
shader 53 total_cycles, active_cycles, idle cycles = 749886, 48550, 701335 
shader 54 total_cycles, active_cycles, idle cycles = 749886, 43153, 706733 
shader 55 total_cycles, active_cycles, idle cycles = 749886, 51948, 697938 
shader 56 total_cycles, active_cycles, idle cycles = 749886, 51705, 698180 
shader 57 total_cycles, active_cycles, idle cycles = 749886, 48706, 701180 
shader 58 total_cycles, active_cycles, idle cycles = 749886, 43524, 706362 
shader 59 total_cycles, active_cycles, idle cycles = 749886, 47657, 702229 
warps_exctd_sm 0 = 0 
warps_exctd_sm 1 = 0 
warps_exctd_sm 2 = 0 
warps_exctd_sm 3 = 0 
warps_exctd_sm 4 = 0 
warps_exctd_sm 5 = 128 
warps_exctd_sm 6 = 0 
warps_exctd_sm 7 = 96 
warps_exctd_sm 8 = 0 
warps_exctd_sm 9 = 224 
warps_exctd_sm 10 = 0 
warps_exctd_sm 11 = 192 
warps_exctd_sm 12 = 0 
warps_exctd_sm 13 = 224 
warps_exctd_sm 14 = 192 
warps_exctd_sm 15 = 192 
warps_exctd_sm 16 = 0 
warps_exctd_sm 17 = 0 
warps_exctd_sm 18 = 128 
warps_exctd_sm 19 = 160 
warps_exctd_sm 20 = 192 
warps_exctd_sm 21 = 192 
warps_exctd_sm 22 = 0 
warps_exctd_sm 23 = 224 
warps_exctd_sm 24 = 128 
warps_exctd_sm 25 = 96 
warps_exctd_sm 26 = 192 
warps_exctd_sm 27 = 224 
warps_exctd_sm 28 = 224 
warps_exctd_sm 29 = 0 
warps_exctd_sm 30 = 6464 
warps_exctd_sm 31 = 6464 
warps_exctd_sm 32 = 6784 
warps_exctd_sm 33 = 6368 
warps_exctd_sm 34 = 6048 
warps_exctd_sm 35 = 6496 
warps_exctd_sm 36 = 6688 
warps_exctd_sm 37 = 6848 
warps_exctd_sm 38 = 7040 
warps_exctd_sm 39 = 6272 
warps_exctd_sm 40 = 6144 
warps_exctd_sm 41 = 7328 
warps_exctd_sm 42 = 6784 
warps_exctd_sm 43 = 6304 
warps_exctd_sm 44 = 6720 
warps_exctd_sm 45 = 6240 
warps_exctd_sm 46 = 6240 
warps_exctd_sm 47 = 6592 
warps_exctd_sm 48 = 6208 
warps_exctd_sm 49 = 7360 
warps_exctd_sm 50 = 6624 
warps_exctd_sm 51 = 5728 
warps_exctd_sm 52 = 5824 
warps_exctd_sm 53 = 6624 
warps_exctd_sm 54 = 6080 
warps_exctd_sm 55 = 6912 
warps_exctd_sm 56 = 6976 
warps_exctd_sm 57 = 6656 
warps_exctd_sm 58 = 6048 
warps_exctd_sm 59 = 6304 
gpgpu_n_tot_thrd_icount = 96319904
gpgpu_n_tot_w_icount = 3009997
gpgpu_n_stall_shd_mem = 26991444
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 628281
gpgpu_n_mem_write_global = 13314
gpgpu_n_mem_texture = 241122
gpgpu_n_mem_const = 2914
gpgpu_n_load_insn  = 6841440
gpgpu_n_store_insn = 195168
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 3092064
gpgpu_n_const_mem_insn = 3287232
gpgpu_n_param_mem_insn = 1051200
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 67249
gpgpu_stall_shd_mem[c_mem][bk_conf] = 67249
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 22855441
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:48748281	W0_Idle:1180386	W0_Scoreboard:37047472	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:3010181
Warp Occupancy Distribution:
Stall:44782310	W0_Idle:37470	W0_Scoreboard:22187	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:151193
Warp Occupancy Distribution:
Stall:3965971	W0_Idle:1142916	W0_Scoreboard:37025285	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:2858988
warp_utilization0: 0.033452
warp_utilization1: 0.003360
warp_utilization2: 0.063543
traffic_breakdown_coretomem[CONST_ACC_R] = 23312 {8:2914,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 1610184 {8:201273,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 1235760 {40:4701,72:1932,136:6681,}
traffic_breakdown_coretomem[GLOBAL_ATOMIC] = 17304480 {40:423661,72:1518,136:1829,}
traffic_breakdown_coretomem[INST_ACC_R] = 7440 {8:930,}
traffic_breakdown_coretomem[TEXTURE_ACC_R] = 1928976 {8:241122,}
traffic_breakdown_memtocore[CONST_ACC_R] = 209808 {72:2914,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 27373128 {136:201273,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 106512 {8:13314,}
traffic_breakdown_memtocore[GLOBAL_ATOMIC] = 17281816 {40:423112,72:1512,136:1827,}
traffic_breakdown_memtocore[INST_ACC_R] = 126480 {136:930,}
traffic_breakdown_memtocore[TEXTURE_ACC_R] = 32792592 {136:241122,}
maxmrqlatency = 904 
maxdqlatency = 0 
maxmflatency = 10057 
averagemflatency = 807 
averagemflatency_1 = 859 
averagemflatency_2= 757 
averagemrqlatency_1 = 63 
averagemrqlatency_2 = 67 
max_icnt2mem_latency = 9434 
max_icnt2sh_latency = 749885 
mrq_lat_table:282336 	10131 	17227 	33349 	79345 	129010 	166073 	127628 	33797 	1245 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	9809 	10207 	11728 	57319 	197399 	359794 	213355 	24841 	619 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	88646 	50006 	99602 	61558 	87422 	178039 	211526 	98891 	10315 	305 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	475814 	338059 	54839 	2995 	53 	0 	0 	0 	0 	0 	0 	0 	180 	768 	3490 	4438 	4438 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1 	10 	1478 	9 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        32        32        32        32        32        32        32        32        32        32         6         8        10        10        10         8 
dram[1]:        24        32        32        32        32        32        32        30        32        24         7         8        12        12         8         9 
dram[2]:        32        24        32        32        32        32        32        30        32        19         6         6         8         8        13        11 
dram[3]:        32        20        28        30        32        30        32        28        30        22         8         8         9        11         8         7 
dram[4]:        32        32        32        32        32        32        32        28        28        28         7         6         8        12         8         8 
dram[5]:        32        24        32        32        32        32        32        26        28        22         7        10         8        12         9         9 
maximum service time to same row:
dram[0]:      1247      1245      1295      1326      1201      1581      1270      1489      1602      1458      2180      2291      2175      2301      2487      2177 
dram[1]:       977      1363      1481      1400      1448      1292      1409      1184      1292      1296      2449      2343      2589      2115      2439      2044 
dram[2]:      1409       937      1281      1694      1156      1503      1330      1414      1651      1457      2269      2594      2391      2454      2235      2451 
dram[3]:      1576      1457      1232      1251      1381      1192      1369      1237      1374      1280      2372      2604      2338      2306      2371      2412 
dram[4]:      1327      1121      1477      1294      1349      1163      1303      1303      1156      1505      2269      2122      2269      2216      2276      2213 
dram[5]:      1348      1450      1194      1334      1118      1314      1421      1265      1140      1310      2029      2287      2082      2281      2285      2282 
average row accesses per activate:
dram[0]:  1.229253  1.169614  1.175088  1.171304  1.186793  1.165564  1.184219  1.168699  1.165553  1.140422  1.158301  1.156623  1.190661  1.161045  1.158603  1.149369 
dram[1]:  1.160361  1.158393  1.173827  1.172378  1.165637  1.164782  1.159694  1.162304  1.157556  1.157436  1.155238  1.148756  1.164692  1.168381  1.153571  1.161113 
dram[2]:  1.154805  1.166364  1.156968  1.177568  1.159265  1.287765  1.157474  1.198784  1.140160  1.146008  1.148114  1.161558  1.168425  1.189491  1.142838  1.188915 
dram[3]:  1.160029  1.155161  1.171938  1.168591  1.158278  1.168857  1.161061  1.175763  1.140744  1.144880  1.158848  1.156493  1.153214  1.148903  1.151465  1.154366 
dram[4]:  1.166097  1.160961  1.184764  1.171296  1.166706  1.169421  1.182919  1.167136  1.145089  1.143809  1.267464  1.161058  1.163278  1.152707  1.170825  1.154635 
dram[5]:  1.153938  1.160986  1.178997  1.171951  1.155789  1.173592  1.157075  1.165045  1.151192  1.157409  1.154838  1.155489  1.162486  1.162632  1.158304  1.155445 
average row locality = 880141/754398 = 1.166680
average row locality_1 = 619282/543407 = 1.139628
average row locality_2 = 260859/210991 = 1.236351
average row locality_3 = 0/0 = -nan
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      7325      5910      5860      5382      6673      5749      6697      6174      6976      5820      5839      5587      6269      5309      5864      5462 
dram[1]:      5772      5294      5756      5252      5777      5905      6016      6092      6229      6020      5212      5147      5357      5299      5456      5308 
dram[2]:      5929      6488      5300      6097      6049      7993      6017      7125      6016      6579      5424      6054      5631      6535      5254      6388 
dram[3]:      5289      5555      5514      5539      5796      6143      5807      6485      5802      5976      5374      5322      5397      5071      5273      5541 
dram[4]:      6289      5710      6513      5505      6347      6217      6883      6052      6423      5907      7188      5607      5760      5247      6145      5600 
dram[5]:      5664      5529      5583      5438      5827      6044      5851      6075      6227      6017      5433      5118      5646      5286      5193      5508 
total reads: 563383
bank skew: 7993/5071 = 1.58
chip skew: 98879/89884 = 1.10
number of total write accesses:
dram[0]:      4585      3284      3187      2704      3716      2883      3704      3220      4014      2943      3626      3416      4186      3227      3692      3287 
dram[1]:      3092      2663      3101      2651      2903      3059      3076      3189      3302      3135      3026      2979      3292      3222      3267      3124 
dram[2]:      3239      3778      2653      3373      3166      5016      3112      4116      3103      3657      3252      3875      3561      4448      3064      4168 
dram[3]:      2637      2895      2897      2865      2949      3285      2862      3492      2912      3081      3198      3147      3305      2992      3097      3343 
dram[4]:      3610      3039      3798      2844      3423      3336      3867      3075      3478      3017      5005      3433      3680      3168      3948      3405 
dram[5]:      3009      2851      2927      2770      2957      3167      2915      3148      3283      3130      3256      2949      3576      3214      3002      3281 
total reads: 316854
bank skew: 5016/2637 = 1.90
chip skew: 57581/48957 = 1.18
average mf latency per bank:
dram[0]:        924       766       991       962       986       957       880       798       758       633       681       597       692       595       759       667
dram[1]:        740       766       873       994       934       905       783       805       651       666       563       573       572       575       631       654
dram[2]:        798      1230      1025      1372       995      2448       858      1237       693      1028       629       964       658       991       720      1127
dram[3]:        713       704       908       874       873       894       765       721       611       613       533       532       533       545       606       628
dram[4]:        915       784      1044       943      1066       990       933       801       789       657       919       605       711       612       798       708
dram[5]:        686       701       887       901       844       879       758       738       618       594       549       528       552       533       601       626
maximum mf latency per bank:
dram[0]:       4417      5873      5025      5709      4769      7104      9111      5389      5022      5757      5700      5963      6219      6953      7463      6175
dram[1]:       5249      4591      6059      6042      4550      5507      6645      6679      5532      6664      4145      5623      5359      6903      8250      5473
dram[2]:       7506      6093      5607      6621      5562      7700     10057      7705      4224      6814      5319      7018      5969      5484      5379      5637
dram[3]:       5338      5085      5079      4855      4252      5650      5926      6585      5066      5343      5705      4632      5610      5709      6191      5563
dram[4]:       5168      4101      4529      4287      7356      5662      4675      3879      4099      4335      5485      7706      5852      7293      5507      6452
dram[5]:       3832      4988      4780      5203      6963      5457      6095      6802      4172      4103      4476      4785      6975      5423      5144      5000
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=989849 n_nop=425084 n_act=130178 n_pre=130163 n_req=98324 n_req_1=54577 n_req_2=43747 n_req_3=0 n_rd=193752 n_write=110672 bw_util=0.3959 bw_util_1=0.2205 bw_util_2=0.1754 bw_util_3=0 blp=10.015203 blp_1= 3.640597 blp_2= 2.871066 blp_3= -nan
 n_activity=986510 dram_eff=0.3973 dram_eff_1=0.2212 dram_eff_2=0.176 dram_eff_3=0
bk0: 14646a 283863i bk1: 11818a 415117i bk2: 11720a 423606i bk3: 10758a 474129i bk4: 13344a 324834i bk5: 11494a 422152i bk6: 13392a 307013i bk7: 12346a 348444i bk8: 13952a 334641i bk9: 11640a 446656i bk10: 11672a 382536i bk11: 11172a 398224i bk12: 12534a 300233i bk13: 10616a 405773i bk14: 11724a 331540i bk15: 10924a 377474i 
bw_dist = 0.220	0.175	0.000	0.601	0.003
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=14.1152
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=989849 n_nop=473367 n_act=119635 n_pre=119623 n_req=91274 n_req_1=47988 n_req_2=43286 n_req_3=0 n_rd=179744 n_write=97480 bw_util=0.3674 bw_util_1=0.1938 bw_util_2=0.1736 bw_util_3=0 blp=9.040222 blp_1= 3.431375 blp_2= 2.835338 blp_3= -nan
 n_activity=971561 dram_eff=0.3743 dram_eff_1=0.1975 dram_eff_2=0.1768 dram_eff_3=0
bk0: 11542a 474628i bk1: 10586a 514435i bk2: 11506a 454843i bk3: 10502a 504436i bk4: 11552a 450925i bk5: 11806a 429642i bk6: 12032a 410036i bk7: 12184a 386064i bk8: 12452a 432144i bk9: 12034a 442301i bk10: 10422a 475320i bk11: 10290a 473578i bk12: 10712a 431749i bk13: 10598a 431029i bk14: 10910a 416123i bk15: 10616a 427152i 
bw_dist = 0.194	0.174	0.000	0.614	0.018
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=10.9301
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=989849 n_nop=411174 n_act=133247 n_pre=133232 n_req=100282 n_req_1=56498 n_req_2=43784 n_req_3=0 n_rd=197722 n_write=114474 bw_util=0.4038 bw_util_1=0.2282 bw_util_2=0.1756 bw_util_3=0 blp=10.339156 blp_1= 3.664806 blp_2= 2.907784 blp_3= -nan
 n_activity=988219 dram_eff=0.4045 dram_eff_1=0.2286 dram_eff_2=0.1759 dram_eff_3=0
bk0: 11858a 434196i bk1: 12974a 352291i bk2: 10600a 485755i bk3: 12194a 385698i bk4: 12096a 393171i bk5: 15984a 169595i bk6: 12032a 363549i bk7: 14250a 222430i bk8: 12032a 435488i bk9: 13154a 353652i bk10: 10842a 418191i bk11: 12108a 333011i bk12: 11262a 370113i bk13: 13064a 252119i bk14: 10500a 402422i bk15: 12772a 251985i 
bw_dist = 0.228	0.176	0.000	0.595	0.002
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=15.4164
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=989849 n_nop=473171 n_act=119867 n_pre=119853 n_req=91255 n_req_1=47899 n_req_2=43356 n_req_3=0 n_rd=179740 n_write=97218 bw_util=0.3673 bw_util_1=0.1935 bw_util_2=0.1738 bw_util_3=0 blp=8.989223 blp_1= 3.413307 blp_2= 2.831643 blp_3= -nan
 n_activity=973179 dram_eff=0.3736 dram_eff_1=0.1968 dram_eff_2=0.1768 dram_eff_3=0
bk0: 10574a 526547i bk1: 11110a 488061i bk2: 11028a 487789i bk3: 11074a 480709i bk4: 11592a 451644i bk5: 12286a 401012i bk6: 11608a 437281i bk7: 12964a 347874i bk8: 11602a 476347i bk9: 11948a 447375i bk10: 10748a 449942i bk11: 10644a 456457i bk12: 10794a 430240i bk13: 10142a 461665i bk14: 10544a 437684i bk15: 11082a 403211i 
bw_dist = 0.194	0.174	0.000	0.616	0.017
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=10.7897
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=989849 n_nop=421577 n_act=130976 n_pre=130964 n_req=98807 n_req_1=55045 n_req_2=43762 n_req_3=0 n_rd=194746 n_write=111586 bw_util=0.3979 bw_util_1=0.2224 bw_util_2=0.1755 bw_util_3=0 blp=10.108138 blp_1= 3.644447 blp_2= 2.897608 blp_3= -nan
 n_activity=986887 dram_eff=0.3991 dram_eff_1=0.223 dram_eff_2=0.1761 dram_eff_3=0
bk0: 12576a 393931i bk1: 11420a 444758i bk2: 13024a 352516i bk3: 11010a 456137i bk4: 12694a 358816i bk5: 12432a 352192i bk6: 13764a 275409i bk7: 12104a 363100i bk8: 12838a 396434i bk9: 11812a 440274i bk10: 14374a 233624i bk11: 11214a 386709i bk12: 11518a 358170i bk13: 10484a 412557i bk14: 12282a 293715i bk15: 11200a 360431i 
bw_dist = 0.222	0.176	0.000	0.599	0.003
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=14.5315
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=989849 n_nop=469881 n_act=120477 n_pre=120462 n_req=91811 n_req_1=48381 n_req_2=43430 n_req_3=0 n_rd=180852 n_write=98177 bw_util=0.3696 bw_util_1=0.1955 bw_util_2=0.1741 bw_util_3=0 blp=9.076151 blp_1= 3.437525 blp_2= 2.826588 blp_3= -nan
 n_activity=974687 dram_eff=0.3754 dram_eff_1=0.1985 dram_eff_2=0.1769 dram_eff_3=0
bk0: 11328a 480439i bk1: 11058a 493122i bk2: 11166a 476835i bk3: 10874a 485885i bk4: 11654a 450755i bk5: 12082a 411904i bk6: 11701a 427978i bk7: 12146a 395841i bk8: 12454a 427056i bk9: 12034a 439540i bk10: 10866a 438471i bk11: 10230a 475494i bk12: 11292a 393661i bk13: 10572a 431129i bk14: 10384a 450669i bk15: 11011a 401908i 
bw_dist = 0.195	0.174	0.000	0.615	0.015
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=10.9206

========= L2 cache stats =========
L2_cache_bank[0]: Access = 79148, Miss = 51514, Miss_rate = 0.651, Pending_hits = 1581, Reservation_fails = 58938
L2_cache_bank[1]: Access = 70416, Miss = 45398, Miss_rate = 0.645, Pending_hits = 920, Reservation_fails = 24442
L2_cache_bank[2]: Access = 71824, Miss = 45584, Miss_rate = 0.635, Pending_hits = 822, Reservation_fails = 14404
L2_cache_bank[3]: Access = 69528, Miss = 44327, Miss_rate = 0.638, Pending_hits = 708, Reservation_fails = 12652
L2_cache_bank[4]: Access = 70557, Miss = 45634, Miss_rate = 0.647, Pending_hits = 936, Reservation_fails = 11246
L2_cache_bank[5]: Access = 88701, Miss = 53272, Miss_rate = 0.601, Pending_hits = 1567, Reservation_fails = 78135
L2_cache_bank[6]: Access = 69915, Miss = 44269, Miss_rate = 0.633, Pending_hits = 783, Reservation_fails = 10425
L2_cache_bank[7]: Access = 72555, Miss = 45642, Miss_rate = 0.629, Pending_hits = 864, Reservation_fails = 14018
L2_cache_bank[8]: Access = 79320, Miss = 51561, Miss_rate = 0.650, Pending_hits = 1604, Reservation_fails = 63004
L2_cache_bank[9]: Access = 71515, Miss = 45852, Miss_rate = 0.641, Pending_hits = 991, Reservation_fails = 22787
L2_cache_bank[10]: Access = 71041, Miss = 45425, Miss_rate = 0.639, Pending_hits = 811, Reservation_fails = 11271
L2_cache_bank[11]: Access = 71712, Miss = 45017, Miss_rate = 0.628, Pending_hits = 861, Reservation_fails = 13948
Cache L2_bank_000:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 79148, Miss = 51514 (0.651), PendingHit = 1581 (0.02)
Cache L2_bank_001:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 70416, Miss = 45398 (0.645), PendingHit = 920 (0.0131)
Cache L2_bank_002:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 71824, Miss = 45584 (0.635), PendingHit = 822 (0.0114)
Cache L2_bank_003:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 69528, Miss = 44327 (0.638), PendingHit = 708 (0.0102)
Cache L2_bank_004:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 70557, Miss = 45634 (0.647), PendingHit = 936 (0.0133)
Cache L2_bank_005:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 88701, Miss = 53272 (0.601), PendingHit = 1567 (0.0177)
Cache L2_bank_006:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 69915, Miss = 44269 (0.633), PendingHit = 783 (0.0112)
Cache L2_bank_007:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 72555, Miss = 45642 (0.629), PendingHit = 864 (0.0119)
Cache L2_bank_008:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 79320, Miss = 51561 (0.65), PendingHit = 1604 (0.0202)
Cache L2_bank_009:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 71515, Miss = 45852 (0.641), PendingHit = 991 (0.0139)
Cache L2_bank_010:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 71041, Miss = 45425 (0.639), PendingHit = 811 (0.0114)
Cache L2_bank_011:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 71712, Miss = 45017 (0.628), PendingHit = 861 (0.012)
L2 Cache Total Miss Rate = 0.636
Stream 1: L2 Cache Miss Rate = 0.724
Stream 2: L2 Cache Miss Rate = 0.553
Stream 1: Accesses  = 428749
Stream 1: Misses  = 310500
Stream 2: Accesses  = 457483
Stream 2: Misses  = 252995
Stream 1+2: Accesses  = 886232
Stream 1+2: Misses  = 563495
Total Accesses  = 886232
MPKI-CORES
CORE_L2MPKI_0	47.661
CORE_L2MPKI_1	55.027
CORE_L2MPKI_2	45.914
CORE_L2MPKI_3	60.318
CORE_L2MPKI_4	54.566
CORE_L2MPKI_5	67.656
CORE_L2MPKI_6	58.543
CORE_L2MPKI_7	63.997
CORE_L2MPKI_8	59.010
CORE_L2MPKI_9	69.713
CORE_L2MPKI_10	64.437
CORE_L2MPKI_11	68.005
CORE_L2MPKI_12	65.146
CORE_L2MPKI_13	69.137
CORE_L2MPKI_14	65.771
CORE_L2MPKI_15	69.382
CORE_L2MPKI_16	62.127
CORE_L2MPKI_17	68.069
CORE_L2MPKI_18	64.823
CORE_L2MPKI_19	69.941
CORE_L2MPKI_20	65.462
CORE_L2MPKI_21	68.726
CORE_L2MPKI_22	62.626
CORE_L2MPKI_23	71.554
CORE_L2MPKI_24	64.405
CORE_L2MPKI_25	69.334
CORE_L2MPKI_26	67.296
CORE_L2MPKI_27	68.439
CORE_L2MPKI_28	62.256
CORE_L2MPKI_29	62.410
CORE_L2MPKI_30	2.871
CORE_L2MPKI_31	2.774
CORE_L2MPKI_32	2.705
CORE_L2MPKI_33	2.912
CORE_L2MPKI_34	2.785
CORE_L2MPKI_35	2.696
CORE_L2MPKI_36	2.670
CORE_L2MPKI_37	2.799
CORE_L2MPKI_38	2.725
CORE_L2MPKI_39	2.734
CORE_L2MPKI_40	3.023
CORE_L2MPKI_41	2.804
CORE_L2MPKI_42	2.704
CORE_L2MPKI_43	2.809
CORE_L2MPKI_44	2.674
CORE_L2MPKI_45	2.780
CORE_L2MPKI_46	2.909
CORE_L2MPKI_47	2.741
CORE_L2MPKI_48	2.755
CORE_L2MPKI_49	2.653
CORE_L2MPKI_50	2.836
CORE_L2MPKI_51	3.068
CORE_L2MPKI_52	3.076
CORE_L2MPKI_53	2.693
CORE_L2MPKI_54	2.995
CORE_L2MPKI_55	2.738
CORE_L2MPKI_56	2.655
CORE_L2MPKI_57	2.702
CORE_L2MPKI_58	2.933
CORE_L2MPKI_59	2.808
Avg_MPKI_Stream1= 63.725
Avg_MPKI_Stream2= 2.801
MISSES-CORES
CORE_MISSES_0	5547
CORE_MISSES_1	6804
CORE_MISSES_2	4828
CORE_MISSES_3	8819
CORE_MISSES_4	6073
CORE_MISSES_5	10892
CORE_MISSES_6	7516
CORE_MISSES_7	10389
CORE_MISSES_8	8031
CORE_MISSES_9	12787
CORE_MISSES_10	9881
CORE_MISSES_11	11786
CORE_MISSES_12	9702
CORE_MISSES_13	12980
CORE_MISSES_14	11542
CORE_MISSES_15	13892
CORE_MISSES_16	9497
CORE_MISSES_17	10682
CORE_MISSES_18	10743
CORE_MISSES_19	12059
CORE_MISSES_20	11492
CORE_MISSES_21	12927
CORE_MISSES_22	8918
CORE_MISSES_23	13830
CORE_MISSES_24	10614
CORE_MISSES_25	11444
CORE_MISSES_26	13022
CORE_MISSES_27	13990
CORE_MISSES_28	11461
CORE_MISSES_29	8352
CORE_MISSES_30	8297
CORE_MISSES_31	8127
CORE_MISSES_32	8641
CORE_MISSES_33	8858
CORE_MISSES_34	7815
CORE_MISSES_35	7932
CORE_MISSES_36	8529
CORE_MISSES_37	8938
CORE_MISSES_38	8683
CORE_MISSES_39	7904
CORE_MISSES_40	8649
CORE_MISSES_41	9814
CORE_MISSES_42	8373
CORE_MISSES_43	8253
CORE_MISSES_44	8465
CORE_MISSES_45	8147
CORE_MISSES_46	8328
CORE_MISSES_47	8396
CORE_MISSES_48	7817
CORE_MISSES_49	9132
CORE_MISSES_50	8443
CORE_MISSES_51	8277
CORE_MISSES_52	8128
CORE_MISSES_53	8279
CORE_MISSES_54	8181
CORE_MISSES_55	9007
CORE_MISSES_56	8693
CORE_MISSES_57	8333
CORE_MISSES_58	8080
CORE_MISSES_59	8476
L2_MISSES = 563495
L2_total_cache_accesses = 886232
L2_total_cache_misses = 563495
L2_total_cache_miss_rate = 0.6358
L2_total_cache_pending_hits = 12448
L2_total_cache_reservation_fails = 335270
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 112383
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 5721
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 509848
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 301106
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 2495
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 216
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 203
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 2726
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 189650
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 5791
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 45681
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 24951
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 4944
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 659
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 7711
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 4090
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 817
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 61
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 52
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 2397
L2_cache_data_port_util = 0.235
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=3098576
icnt_total_pkts_simt_to_mem=1355863
statistics from finished app 2
-------------------------------------------------
gpu_ipc_1 =       5.4158
gpu_ipc_2 =     121.6947
gpu_tot_sim_cycle_stream_1 = 749885
gpu_tot_sim_cycle_stream_2 = 749880
gpu_sim_insn_1 = 4061248
gpu_sim_insn_2 = 91256448
gpu_sim_cycle = 749886
gpu_sim_insn = 95317696
gpu_ipc =     127.1096
gpu_tot_sim_cycle = 749886
gpu_tot_sim_insn = 95317696
gpu_tot_ipc =     127.1096
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 1956238
gpu_stall_icnt2sh    = 1044695
gpu_total_sim_rate=86573

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 1573915
	L1I_total_cache_misses = 7446
	L1I_total_cache_miss_rate = 0.0047
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 549
	L1D_cache_core[1]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 747
	L1D_cache_core[2]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 687
	L1D_cache_core[3]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 394
	L1D_cache_core[4]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 638
	L1D_cache_core[5]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 678
	L1D_cache_core[6]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 719
	L1D_cache_core[7]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 787
	L1D_cache_core[8]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 730
	L1D_cache_core[9]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 799
	L1D_cache_core[10]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 887
	L1D_cache_core[11]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 732
	L1D_cache_core[12]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 762
	L1D_cache_core[13]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 855
	L1D_cache_core[14]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 882
	L1D_cache_core[15]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 711
	L1D_cache_core[16]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 912
	L1D_cache_core[17]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 798
	L1D_cache_core[18]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 818
	L1D_cache_core[19]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1000
	L1D_cache_core[20]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 869
	L1D_cache_core[21]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 912
	L1D_cache_core[22]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 910
	L1D_cache_core[23]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 945
	L1D_cache_core[24]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 905
	L1D_cache_core[25]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1027
	L1D_cache_core[26]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 856
	L1D_cache_core[27]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 918
	L1D_cache_core[28]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 935
	L1D_cache_core[29]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 913
	L1D_cache_core[30]: Access = 6782, Miss = 6782, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 15279
	L1D_cache_core[31]: Access = 6861, Miss = 6861, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 15080
	L1D_cache_core[32]: Access = 7473, Miss = 7473, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 8495
	L1D_cache_core[33]: Access = 7147, Miss = 7147, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 12551
	L1D_cache_core[34]: Access = 6602, Miss = 6602, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 18576
	L1D_cache_core[35]: Access = 6885, Miss = 6885, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 13296
	L1D_cache_core[36]: Access = 7504, Miss = 7504, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 9508
	L1D_cache_core[37]: Access = 7499, Miss = 7499, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 13578
	L1D_cache_core[38]: Access = 7463, Miss = 7463, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 7987
	L1D_cache_core[39]: Access = 6814, Miss = 6814, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 14868
	L1D_cache_core[40]: Access = 6720, Miss = 6720, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 16360
	L1D_cache_core[41]: Access = 8236, Miss = 8236, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 6603
	L1D_cache_core[42]: Access = 7296, Miss = 7296, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 8246
	L1D_cache_core[43]: Access = 6924, Miss = 6924, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 13261
	L1D_cache_core[44]: Access = 7415, Miss = 7415, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 8500
	L1D_cache_core[45]: Access = 6918, Miss = 6918, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 14743
	L1D_cache_core[46]: Access = 6733, Miss = 6733, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 17886
	L1D_cache_core[47]: Access = 7188, Miss = 7188, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 8329
	L1D_cache_core[48]: Access = 6699, Miss = 6699, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 17660
	L1D_cache_core[49]: Access = 8050, Miss = 8050, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 8397
	L1D_cache_core[50]: Access = 7006, Miss = 7006, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 19263
	L1D_cache_core[51]: Access = 6331, Miss = 6331, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 16557
	L1D_cache_core[52]: Access = 6228, Miss = 6228, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 19920
	L1D_cache_core[53]: Access = 7255, Miss = 7255, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 14968
	L1D_cache_core[54]: Access = 6400, Miss = 6400, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 18794
	L1D_cache_core[55]: Access = 7732, Miss = 7732, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 10780
	L1D_cache_core[56]: Access = 7681, Miss = 7681, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5674
	L1D_cache_core[57]: Access = 7233, Miss = 7233, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 17048
	L1D_cache_core[58]: Access = 6469, Miss = 6469, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 17326
	L1D_cache_core[59]: Access = 7123, Miss = 7123, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 10095
	L1D_total_cache_accesses = 214587
	L1D_total_cache_misses = 214587
	L1D_total_cache_miss_rate = 1.0000
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 423903
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.004
L1C_cache:
	L1C_total_cache_accesses = 135576
	L1C_total_cache_misses = 4849
	L1C_total_cache_miss_rate = 0.0358
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 67249
L1T_cache:
	L1T_total_cache_accesses = 647730
	L1T_total_cache_misses = 241122
	L1T_total_cache_miss_rate = 0.3723
	L1T_total_cache_pending_hits = 406608
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 201273
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 404651
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 130727
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 4849
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 67249
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 406608
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 241122
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 13314
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 19252
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 1566469
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 7446
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
432, 37, 432, 51, 450, 32, 418, 32, 418, 32, 228, 32, 380, 32, 284, 32, 32, 32, 32, 32, 32, 32, 11, 19, 19, 32, 11, 11, 11, 19, 11, 11, 
shader 0 total_cycles, active_cycles, idle cycles = 749886, 1834, 748051 
shader 1 total_cycles, active_cycles, idle cycles = 749886, 1947, 747938 
shader 2 total_cycles, active_cycles, idle cycles = 749886, 1657, 748229 
shader 3 total_cycles, active_cycles, idle cycles = 749886, 2299, 747586 
shader 4 total_cycles, active_cycles, idle cycles = 749886, 1753, 748132 
shader 5 total_cycles, active_cycles, idle cycles = 749886, 2534, 747352 
shader 6 total_cycles, active_cycles, idle cycles = 749886, 2022, 747864 
shader 7 total_cycles, active_cycles, idle cycles = 749886, 2553, 747332 
shader 8 total_cycles, active_cycles, idle cycles = 749886, 2143, 747743 
shader 9 total_cycles, active_cycles, idle cycles = 749886, 2886, 746999 
shader 10 total_cycles, active_cycles, idle cycles = 749886, 2410, 747475 
shader 11 total_cycles, active_cycles, idle cycles = 749886, 2727, 747159 
shader 12 total_cycles, active_cycles, idle cycles = 749886, 2342, 747543 
shader 13 total_cycles, active_cycles, idle cycles = 749886, 2953, 746933 
shader 14 total_cycles, active_cycles, idle cycles = 749886, 2760, 747126 
shader 15 total_cycles, active_cycles, idle cycles = 749886, 3148, 746738 
shader 16 total_cycles, active_cycles, idle cycles = 749886, 2403, 747483 
shader 17 total_cycles, active_cycles, idle cycles = 749886, 2465, 747421 
shader 18 total_cycles, active_cycles, idle cycles = 749886, 2607, 747279 
shader 19 total_cycles, active_cycles, idle cycles = 749886, 2711, 747174 
shader 20 total_cycles, active_cycles, idle cycles = 749886, 2761, 747125 
shader 21 total_cycles, active_cycles, idle cycles = 749886, 2957, 746928 
shader 22 total_cycles, active_cycles, idle cycles = 749886, 2239, 747647 
shader 23 total_cycles, active_cycles, idle cycles = 749886, 3037, 746848 
shader 24 total_cycles, active_cycles, idle cycles = 749886, 2591, 747294 
shader 25 total_cycles, active_cycles, idle cycles = 749886, 2595, 747291 
shader 26 total_cycles, active_cycles, idle cycles = 749886, 3041, 746844 
shader 27 total_cycles, active_cycles, idle cycles = 749886, 3214, 746671 
shader 28 total_cycles, active_cycles, idle cycles = 749886, 2895, 746990 
shader 29 total_cycles, active_cycles, idle cycles = 749886, 2105, 747781 
shader 30 total_cycles, active_cycles, idle cycles = 749886, 45653, 704232 
shader 31 total_cycles, active_cycles, idle cycles = 749886, 46274, 703611 
shader 32 total_cycles, active_cycles, idle cycles = 749886, 50448, 699437 
shader 33 total_cycles, active_cycles, idle cycles = 749886, 48022, 701864 
shader 34 total_cycles, active_cycles, idle cycles = 749886, 44320, 705565 
shader 35 total_cycles, active_cycles, idle cycles = 749886, 46470, 703415 
shader 36 total_cycles, active_cycles, idle cycles = 749886, 50441, 699445 
shader 37 total_cycles, active_cycles, idle cycles = 749886, 50435, 699450 
shader 38 total_cycles, active_cycles, idle cycles = 749886, 50342, 699543 
shader 39 total_cycles, active_cycles, idle cycles = 749886, 45665, 704220 
shader 40 total_cycles, active_cycles, idle cycles = 749886, 45178, 704707 
shader 41 total_cycles, active_cycles, idle cycles = 749886, 55265, 694620 
shader 42 total_cycles, active_cycles, idle cycles = 749886, 48909, 700976 
shader 43 total_cycles, active_cycles, idle cycles = 749886, 46401, 703484 
shader 44 total_cycles, active_cycles, idle cycles = 749886, 49989, 699897 
shader 45 total_cycles, active_cycles, idle cycles = 749886, 46279, 703606 
shader 46 total_cycles, active_cycles, idle cycles = 749886, 45226, 704659 
shader 47 total_cycles, active_cycles, idle cycles = 749886, 48368, 701518 
shader 48 total_cycles, active_cycles, idle cycles = 749886, 44814, 705071 
shader 49 total_cycles, active_cycles, idle cycles = 749886, 54354, 695531 
shader 50 total_cycles, active_cycles, idle cycles = 749886, 47038, 702847 
shader 51 total_cycles, active_cycles, idle cycles = 749886, 42603, 707282 
shader 52 total_cycles, active_cycles, idle cycles = 749886, 41747, 708139 
shader 53 total_cycles, active_cycles, idle cycles = 749886, 48550, 701335 
shader 54 total_cycles, active_cycles, idle cycles = 749886, 43153, 706733 
shader 55 total_cycles, active_cycles, idle cycles = 749886, 51948, 697938 
shader 56 total_cycles, active_cycles, idle cycles = 749886, 51705, 698180 
shader 57 total_cycles, active_cycles, idle cycles = 749886, 48706, 701180 
shader 58 total_cycles, active_cycles, idle cycles = 749886, 43524, 706362 
shader 59 total_cycles, active_cycles, idle cycles = 749886, 47657, 702229 
warps_exctd_sm 0 = 0 
warps_exctd_sm 1 = 0 
warps_exctd_sm 2 = 0 
warps_exctd_sm 3 = 0 
warps_exctd_sm 4 = 0 
warps_exctd_sm 5 = 128 
warps_exctd_sm 6 = 0 
warps_exctd_sm 7 = 96 
warps_exctd_sm 8 = 0 
warps_exctd_sm 9 = 224 
warps_exctd_sm 10 = 0 
warps_exctd_sm 11 = 192 
warps_exctd_sm 12 = 0 
warps_exctd_sm 13 = 224 
warps_exctd_sm 14 = 192 
warps_exctd_sm 15 = 192 
warps_exctd_sm 16 = 0 
warps_exctd_sm 17 = 0 
warps_exctd_sm 18 = 128 
warps_exctd_sm 19 = 160 
warps_exctd_sm 20 = 192 
warps_exctd_sm 21 = 192 
warps_exctd_sm 22 = 0 
warps_exctd_sm 23 = 224 
warps_exctd_sm 24 = 128 
warps_exctd_sm 25 = 96 
warps_exctd_sm 26 = 192 
warps_exctd_sm 27 = 224 
warps_exctd_sm 28 = 224 
warps_exctd_sm 29 = 0 
warps_exctd_sm 30 = 6464 
warps_exctd_sm 31 = 6464 
warps_exctd_sm 32 = 6784 
warps_exctd_sm 33 = 6368 
warps_exctd_sm 34 = 6048 
warps_exctd_sm 35 = 6496 
warps_exctd_sm 36 = 6688 
warps_exctd_sm 37 = 6848 
warps_exctd_sm 38 = 7040 
warps_exctd_sm 39 = 6272 
warps_exctd_sm 40 = 6144 
warps_exctd_sm 41 = 7328 
warps_exctd_sm 42 = 6784 
warps_exctd_sm 43 = 6304 
warps_exctd_sm 44 = 6720 
warps_exctd_sm 45 = 6240 
warps_exctd_sm 46 = 6240 
warps_exctd_sm 47 = 6592 
warps_exctd_sm 48 = 6208 
warps_exctd_sm 49 = 7360 
warps_exctd_sm 50 = 6624 
warps_exctd_sm 51 = 5728 
warps_exctd_sm 52 = 5824 
warps_exctd_sm 53 = 6624 
warps_exctd_sm 54 = 6080 
warps_exctd_sm 55 = 6912 
warps_exctd_sm 56 = 6976 
warps_exctd_sm 57 = 6656 
warps_exctd_sm 58 = 6048 
warps_exctd_sm 59 = 6304 
gpgpu_n_tot_thrd_icount = 96319904
gpgpu_n_tot_w_icount = 3009997
gpgpu_n_stall_shd_mem = 26991444
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 628281
gpgpu_n_mem_write_global = 13314
gpgpu_n_mem_texture = 241122
gpgpu_n_mem_const = 2914
gpgpu_n_load_insn  = 6841440
gpgpu_n_store_insn = 195168
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 3092064
gpgpu_n_const_mem_insn = 3287232
gpgpu_n_param_mem_insn = 1051200
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 67249
gpgpu_stall_shd_mem[c_mem][bk_conf] = 67249
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 22855441
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:48748281	W0_Idle:1180386	W0_Scoreboard:37047472	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:3010181
Warp Occupancy Distribution:
Stall:44782310	W0_Idle:37470	W0_Scoreboard:22187	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:151193
Warp Occupancy Distribution:
Stall:3965971	W0_Idle:1142916	W0_Scoreboard:37025285	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:2858988
warp_utilization0: 0.033452
warp_utilization1: 0.003360
warp_utilization2: 0.063543
traffic_breakdown_coretomem[CONST_ACC_R] = 23312 {8:2914,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 1610184 {8:201273,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 1235760 {40:4701,72:1932,136:6681,}
traffic_breakdown_coretomem[GLOBAL_ATOMIC] = 17304480 {40:423661,72:1518,136:1829,}
traffic_breakdown_coretomem[INST_ACC_R] = 7440 {8:930,}
traffic_breakdown_coretomem[TEXTURE_ACC_R] = 1928976 {8:241122,}
traffic_breakdown_memtocore[CONST_ACC_R] = 209808 {72:2914,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 27373128 {136:201273,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 106512 {8:13314,}
traffic_breakdown_memtocore[GLOBAL_ATOMIC] = 17281816 {40:423112,72:1512,136:1827,}
traffic_breakdown_memtocore[INST_ACC_R] = 126480 {136:930,}
traffic_breakdown_memtocore[TEXTURE_ACC_R] = 32792592 {136:241122,}
maxmrqlatency = 904 
maxdqlatency = 0 
maxmflatency = 10057 
averagemflatency = 807 
averagemflatency_1 = 859 
averagemflatency_2= 757 
averagemrqlatency_1 = 63 
averagemrqlatency_2 = 67 
max_icnt2mem_latency = 9434 
max_icnt2sh_latency = 749885 
mrq_lat_table:282336 	10131 	17227 	33349 	79345 	129010 	166073 	127628 	33797 	1245 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	9809 	10207 	11728 	57319 	197399 	359794 	213355 	24841 	619 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	88646 	50006 	99602 	61558 	87422 	178039 	211526 	98891 	10315 	305 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	475814 	338059 	54839 	2995 	53 	0 	0 	0 	0 	0 	0 	0 	180 	768 	3490 	4438 	4438 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1 	10 	1478 	9 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        32        32        32        32        32        32        32        32        32        32         6         8        10        10        10         8 
dram[1]:        24        32        32        32        32        32        32        30        32        24         7         8        12        12         8         9 
dram[2]:        32        24        32        32        32        32        32        30        32        19         6         6         8         8        13        11 
dram[3]:        32        20        28        30        32        30        32        28        30        22         8         8         9        11         8         7 
dram[4]:        32        32        32        32        32        32        32        28        28        28         7         6         8        12         8         8 
dram[5]:        32        24        32        32        32        32        32        26        28        22         7        10         8        12         9         9 
maximum service time to same row:
dram[0]:      1247      1245      1295      1326      1201      1581      1270      1489      1602      1458      2180      2291      2175      2301      2487      2177 
dram[1]:       977      1363      1481      1400      1448      1292      1409      1184      1292      1296      2449      2343      2589      2115      2439      2044 
dram[2]:      1409       937      1281      1694      1156      1503      1330      1414      1651      1457      2269      2594      2391      2454      2235      2451 
dram[3]:      1576      1457      1232      1251      1381      1192      1369      1237      1374      1280      2372      2604      2338      2306      2371      2412 
dram[4]:      1327      1121      1477      1294      1349      1163      1303      1303      1156      1505      2269      2122      2269      2216      2276      2213 
dram[5]:      1348      1450      1194      1334      1118      1314      1421      1265      1140      1310      2029      2287      2082      2281      2285      2282 
average row accesses per activate:
dram[0]:  1.229253  1.169614  1.175088  1.171304  1.186793  1.165564  1.184219  1.168699  1.165553  1.140422  1.158301  1.156623  1.190661  1.161045  1.158603  1.149369 
dram[1]:  1.160361  1.158393  1.173827  1.172378  1.165637  1.164782  1.159694  1.162304  1.157556  1.157436  1.155238  1.148756  1.164692  1.168381  1.153571  1.161113 
dram[2]:  1.154805  1.166364  1.156968  1.177568  1.159265  1.287765  1.157474  1.198784  1.140160  1.146008  1.148114  1.161558  1.168425  1.189491  1.142838  1.188915 
dram[3]:  1.160029  1.155161  1.171938  1.168591  1.158278  1.168857  1.161061  1.175763  1.140744  1.144880  1.158848  1.156493  1.153214  1.148903  1.151465  1.154366 
dram[4]:  1.166097  1.160961  1.184764  1.171296  1.166706  1.169421  1.182919  1.167136  1.145089  1.143809  1.267464  1.161058  1.163278  1.152707  1.170825  1.154635 
dram[5]:  1.153938  1.160986  1.178997  1.171951  1.155789  1.173592  1.157075  1.165045  1.151192  1.157409  1.154838  1.155489  1.162486  1.162632  1.158304  1.155445 
average row locality = 880141/754398 = 1.166680
average row locality_1 = 619282/543407 = 1.139628
average row locality_2 = 260859/210991 = 1.236351
average row locality_3 = 0/0 = -nan
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      7325      5910      5860      5382      6673      5749      6697      6174      6976      5820      5839      5587      6269      5309      5864      5462 
dram[1]:      5772      5294      5756      5252      5777      5905      6016      6092      6229      6020      5212      5147      5357      5299      5456      5308 
dram[2]:      5929      6488      5300      6097      6049      7993      6017      7125      6016      6579      5424      6054      5631      6535      5254      6388 
dram[3]:      5289      5555      5514      5539      5796      6143      5807      6485      5802      5976      5374      5322      5397      5071      5273      5541 
dram[4]:      6289      5710      6513      5505      6347      6217      6883      6052      6423      5907      7188      5607      5760      5247      6145      5600 
dram[5]:      5664      5529      5583      5438      5827      6044      5851      6075      6227      6017      5433      5118      5646      5286      5193      5508 
total reads: 563383
bank skew: 7993/5071 = 1.58
chip skew: 98879/89884 = 1.10
number of total write accesses:
dram[0]:      4585      3284      3187      2704      3716      2883      3704      3220      4014      2943      3626      3416      4186      3227      3692      3287 
dram[1]:      3092      2663      3101      2651      2903      3059      3076      3189      3302      3135      3026      2979      3292      3222      3267      3124 
dram[2]:      3239      3778      2653      3373      3166      5016      3112      4116      3103      3657      3252      3875      3561      4448      3064      4168 
dram[3]:      2637      2895      2897      2865      2949      3285      2862      3492      2912      3081      3198      3147      3305      2992      3097      3343 
dram[4]:      3610      3039      3798      2844      3423      3336      3867      3075      3478      3017      5005      3433      3680      3168      3948      3405 
dram[5]:      3009      2851      2927      2770      2957      3167      2915      3148      3283      3130      3256      2949      3576      3214      3002      3281 
total reads: 316854
bank skew: 5016/2637 = 1.90
chip skew: 57581/48957 = 1.18
average mf latency per bank:
dram[0]:        924       766       991       962       986       957       880       798       758       633       681       597       692       595       759       667
dram[1]:        740       766       873       994       934       905       783       805       651       666       563       573       572       575       631       654
dram[2]:        798      1230      1025      1372       995      2448       858      1237       693      1028       629       964       658       991       720      1127
dram[3]:        713       704       908       874       873       894       765       721       611       613       533       532       533       545       606       628
dram[4]:        915       784      1044       943      1066       990       933       801       789       657       919       605       711       612       798       708
dram[5]:        686       701       887       901       844       879       758       738       618       594       549       528       552       533       601       626
maximum mf latency per bank:
dram[0]:       4417      5873      5025      5709      4769      7104      9111      5389      5022      5757      5700      5963      6219      6953      7463      6175
dram[1]:       5249      4591      6059      6042      4550      5507      6645      6679      5532      6664      4145      5623      5359      6903      8250      5473
dram[2]:       7506      6093      5607      6621      5562      7700     10057      7705      4224      6814      5319      7018      5969      5484      5379      5637
dram[3]:       5338      5085      5079      4855      4252      5650      5926      6585      5066      5343      5705      4632      5610      5709      6191      5563
dram[4]:       5168      4101      4529      4287      7356      5662      4675      3879      4099      4335      5485      7706      5852      7293      5507      6452
dram[5]:       3832      4988      4780      5203      6963      5457      6095      6802      4172      4103      4476      4785      6975      5423      5144      5000
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=989849 n_nop=425084 n_act=130178 n_pre=130163 n_req=98324 n_req_1=54577 n_req_2=43747 n_req_3=0 n_rd=193752 n_write=110672 bw_util=0.3959 bw_util_1=0.2205 bw_util_2=0.1754 bw_util_3=0 blp=10.015203 blp_1= 3.640597 blp_2= 2.871066 blp_3= -nan
 n_activity=986510 dram_eff=0.3973 dram_eff_1=0.2212 dram_eff_2=0.176 dram_eff_3=0
bk0: 14646a 283863i bk1: 11818a 415117i bk2: 11720a 423606i bk3: 10758a 474129i bk4: 13344a 324834i bk5: 11494a 422152i bk6: 13392a 307013i bk7: 12346a 348444i bk8: 13952a 334641i bk9: 11640a 446656i bk10: 11672a 382536i bk11: 11172a 398224i bk12: 12534a 300233i bk13: 10616a 405773i bk14: 11724a 331540i bk15: 10924a 377474i 
bw_dist = 0.220	0.175	0.000	0.601	0.003
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=14.1152
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=989849 n_nop=473367 n_act=119635 n_pre=119623 n_req=91274 n_req_1=47988 n_req_2=43286 n_req_3=0 n_rd=179744 n_write=97480 bw_util=0.3674 bw_util_1=0.1938 bw_util_2=0.1736 bw_util_3=0 blp=9.040222 blp_1= 3.431375 blp_2= 2.835338 blp_3= -nan
 n_activity=971561 dram_eff=0.3743 dram_eff_1=0.1975 dram_eff_2=0.1768 dram_eff_3=0
bk0: 11542a 474628i bk1: 10586a 514435i bk2: 11506a 454843i bk3: 10502a 504436i bk4: 11552a 450925i bk5: 11806a 429642i bk6: 12032a 410036i bk7: 12184a 386064i bk8: 12452a 432144i bk9: 12034a 442301i bk10: 10422a 475320i bk11: 10290a 473578i bk12: 10712a 431749i bk13: 10598a 431029i bk14: 10910a 416123i bk15: 10616a 427152i 
bw_dist = 0.194	0.174	0.000	0.614	0.018
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=10.9301
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=989849 n_nop=411174 n_act=133247 n_pre=133232 n_req=100282 n_req_1=56498 n_req_2=43784 n_req_3=0 n_rd=197722 n_write=114474 bw_util=0.4038 bw_util_1=0.2282 bw_util_2=0.1756 bw_util_3=0 blp=10.339156 blp_1= 3.664806 blp_2= 2.907784 blp_3= -nan
 n_activity=988219 dram_eff=0.4045 dram_eff_1=0.2286 dram_eff_2=0.1759 dram_eff_3=0
bk0: 11858a 434196i bk1: 12974a 352291i bk2: 10600a 485755i bk3: 12194a 385698i bk4: 12096a 393171i bk5: 15984a 169595i bk6: 12032a 363549i bk7: 14250a 222430i bk8: 12032a 435488i bk9: 13154a 353652i bk10: 10842a 418191i bk11: 12108a 333011i bk12: 11262a 370113i bk13: 13064a 252119i bk14: 10500a 402422i bk15: 12772a 251985i 
bw_dist = 0.228	0.176	0.000	0.595	0.002
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=15.4164
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=989849 n_nop=473171 n_act=119867 n_pre=119853 n_req=91255 n_req_1=47899 n_req_2=43356 n_req_3=0 n_rd=179740 n_write=97218 bw_util=0.3673 bw_util_1=0.1935 bw_util_2=0.1738 bw_util_3=0 blp=8.989223 blp_1= 3.413307 blp_2= 2.831643 blp_3= -nan
 n_activity=973179 dram_eff=0.3736 dram_eff_1=0.1968 dram_eff_2=0.1768 dram_eff_3=0
bk0: 10574a 526547i bk1: 11110a 488061i bk2: 11028a 487789i bk3: 11074a 480709i bk4: 11592a 451644i bk5: 12286a 401012i bk6: 11608a 437281i bk7: 12964a 347874i bk8: 11602a 476347i bk9: 11948a 447375i bk10: 10748a 449942i bk11: 10644a 456457i bk12: 10794a 430240i bk13: 10142a 461665i bk14: 10544a 437684i bk15: 11082a 403211i 
bw_dist = 0.194	0.174	0.000	0.616	0.017
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=10.7897
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=989849 n_nop=421577 n_act=130976 n_pre=130964 n_req=98807 n_req_1=55045 n_req_2=43762 n_req_3=0 n_rd=194746 n_write=111586 bw_util=0.3979 bw_util_1=0.2224 bw_util_2=0.1755 bw_util_3=0 blp=10.108138 blp_1= 3.644447 blp_2= 2.897608 blp_3= -nan
 n_activity=986887 dram_eff=0.3991 dram_eff_1=0.223 dram_eff_2=0.1761 dram_eff_3=0
bk0: 12576a 393931i bk1: 11420a 444758i bk2: 13024a 352516i bk3: 11010a 456137i bk4: 12694a 358816i bk5: 12432a 352192i bk6: 13764a 275409i bk7: 12104a 363100i bk8: 12838a 396434i bk9: 11812a 440274i bk10: 14374a 233624i bk11: 11214a 386709i bk12: 11518a 358170i bk13: 10484a 412557i bk14: 12282a 293715i bk15: 11200a 360431i 
bw_dist = 0.222	0.176	0.000	0.599	0.003
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=14.5315
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=989849 n_nop=469881 n_act=120477 n_pre=120462 n_req=91811 n_req_1=48381 n_req_2=43430 n_req_3=0 n_rd=180852 n_write=98177 bw_util=0.3696 bw_util_1=0.1955 bw_util_2=0.1741 bw_util_3=0 blp=9.076151 blp_1= 3.437525 blp_2= 2.826588 blp_3= -nan
 n_activity=974687 dram_eff=0.3754 dram_eff_1=0.1985 dram_eff_2=0.1769 dram_eff_3=0
bk0: 11328a 480439i bk1: 11058a 493122i bk2: 11166a 476835i bk3: 10874a 485885i bk4: 11654a 450755i bk5: 12082a 411904i bk6: 11701a 427978i bk7: 12146a 395841i bk8: 12454a 427056i bk9: 12034a 439540i bk10: 10866a 438471i bk11: 10230a 475494i bk12: 11292a 393661i bk13: 10572a 431129i bk14: 10384a 450669i bk15: 11011a 401908i 
bw_dist = 0.195	0.174	0.000	0.615	0.015
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=10.9206

========= L2 cache stats =========
L2_cache_bank[0]: Access = 79148, Miss = 51514, Miss_rate = 0.651, Pending_hits = 1581, Reservation_fails = 58938
L2_cache_bank[1]: Access = 70416, Miss = 45398, Miss_rate = 0.645, Pending_hits = 920, Reservation_fails = 24442
L2_cache_bank[2]: Access = 71824, Miss = 45584, Miss_rate = 0.635, Pending_hits = 822, Reservation_fails = 14404
L2_cache_bank[3]: Access = 69528, Miss = 44327, Miss_rate = 0.638, Pending_hits = 708, Reservation_fails = 12652
L2_cache_bank[4]: Access = 70557, Miss = 45634, Miss_rate = 0.647, Pending_hits = 936, Reservation_fails = 11246
L2_cache_bank[5]: Access = 88701, Miss = 53272, Miss_rate = 0.601, Pending_hits = 1567, Reservation_fails = 78135
L2_cache_bank[6]: Access = 69915, Miss = 44269, Miss_rate = 0.633, Pending_hits = 783, Reservation_fails = 10425
L2_cache_bank[7]: Access = 72555, Miss = 45642, Miss_rate = 0.629, Pending_hits = 864, Reservation_fails = 14018
L2_cache_bank[8]: Access = 79320, Miss = 51561, Miss_rate = 0.650, Pending_hits = 1604, Reservation_fails = 63004
L2_cache_bank[9]: Access = 71515, Miss = 45852, Miss_rate = 0.641, Pending_hits = 991, Reservation_fails = 22787
L2_cache_bank[10]: Access = 71041, Miss = 45425, Miss_rate = 0.639, Pending_hits = 811, Reservation_fails = 11271
L2_cache_bank[11]: Access = 71712, Miss = 45017, Miss_rate = 0.628, Pending_hits = 861, Reservation_fails = 13948
Cache L2_bank_000:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 79148, Miss = 51514 (0.651), PendingHit = 1581 (0.02)
Cache L2_bank_001:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 70416, Miss = 45398 (0.645), PendingHit = 920 (0.0131)
Cache L2_bank_002:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 71824, Miss = 45584 (0.635), PendingHit = 822 (0.0114)
Cache L2_bank_003:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 69528, Miss = 44327 (0.638), PendingHit = 708 (0.0102)
Cache L2_bank_004:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 70557, Miss = 45634 (0.647), PendingHit = 936 (0.0133)
Cache L2_bank_005:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 88701, Miss = 53272 (0.601), PendingHit = 1567 (0.0177)
Cache L2_bank_006:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 69915, Miss = 44269 (0.633), PendingHit = 783 (0.0112)
Cache L2_bank_007:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 72555, Miss = 45642 (0.629), PendingHit = 864 (0.0119)
Cache L2_bank_008:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 79320, Miss = 51561 (0.65), PendingHit = 1604 (0.0202)
Cache L2_bank_009:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 71515, Miss = 45852 (0.641), PendingHit = 991 (0.0139)
Cache L2_bank_010:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 71041, Miss = 45425 (0.639), PendingHit = 811 (0.0114)
Cache L2_bank_011:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 71712, Miss = 45017 (0.628), PendingHit = 861 (0.012)
L2 Cache Total Miss Rate = 0.636
Stream 1: L2 Cache Miss Rate = 0.724
Stream 2: L2 Cache Miss Rate = 0.553
Stream 1: Accesses  = 428749
Stream 1: Misses  = 310500
Stream 2: Accesses  = 457483
Stream 2: Misses  = 252995
Stream 1+2: Accesses  = 886232
Stream 1+2: Misses  = 563495
Total Accesses  = 886232
MPKI-CORES
CORE_L2MPKI_0	47.661
CORE_L2MPKI_1	55.027
CORE_L2MPKI_2	45.914
CORE_L2MPKI_3	60.318
CORE_L2MPKI_4	54.566
CORE_L2MPKI_5	67.656
CORE_L2MPKI_6	58.543
CORE_L2MPKI_7	63.997
CORE_L2MPKI_8	59.010
CORE_L2MPKI_9	69.713
CORE_L2MPKI_10	64.437
CORE_L2MPKI_11	68.005
CORE_L2MPKI_12	65.146
CORE_L2MPKI_13	69.137
CORE_L2MPKI_14	65.771
CORE_L2MPKI_15	69.382
CORE_L2MPKI_16	62.127
CORE_L2MPKI_17	68.069
CORE_L2MPKI_18	64.823
CORE_L2MPKI_19	69.941
CORE_L2MPKI_20	65.462
CORE_L2MPKI_21	68.726
CORE_L2MPKI_22	62.626
CORE_L2MPKI_23	71.554
CORE_L2MPKI_24	64.405
CORE_L2MPKI_25	69.334
CORE_L2MPKI_26	67.296
CORE_L2MPKI_27	68.439
CORE_L2MPKI_28	62.256
CORE_L2MPKI_29	62.410
CORE_L2MPKI_30	2.871
CORE_L2MPKI_31	2.774
CORE_L2MPKI_32	2.705
CORE_L2MPKI_33	2.912
CORE_L2MPKI_34	2.785
CORE_L2MPKI_35	2.696
CORE_L2MPKI_36	2.670
CORE_L2MPKI_37	2.799
CORE_L2MPKI_38	2.725
CORE_L2MPKI_39	2.734
CORE_L2MPKI_40	3.023
CORE_L2MPKI_41	2.804
CORE_L2MPKI_42	2.704
CORE_L2MPKI_43	2.809
CORE_L2MPKI_44	2.674
CORE_L2MPKI_45	2.780
CORE_L2MPKI_46	2.909
CORE_L2MPKI_47	2.741
CORE_L2MPKI_48	2.755
CORE_L2MPKI_49	2.653
CORE_L2MPKI_50	2.836
CORE_L2MPKI_51	3.068
CORE_L2MPKI_52	3.076
CORE_L2MPKI_53	2.693
CORE_L2MPKI_54	2.995
CORE_L2MPKI_55	2.738
CORE_L2MPKI_56	2.655
CORE_L2MPKI_57	2.702
CORE_L2MPKI_58	2.933
CORE_L2MPKI_59	2.808
Avg_MPKI_Stream1= 63.725
Avg_MPKI_Stream2= 2.801
MISSES-CORES
CORE_MISSES_0	5547
CORE_MISSES_1	6804
CORE_MISSES_2	4828
CORE_MISSES_3	8819
CORE_MISSES_4	6073
CORE_MISSES_5	10892
CORE_MISSES_6	7516
CORE_MISSES_7	10389
CORE_MISSES_8	8031
CORE_MISSES_9	12787
CORE_MISSES_10	9881
CORE_MISSES_11	11786
CORE_MISSES_12	9702
CORE_MISSES_13	12980
CORE_MISSES_14	11542
CORE_MISSES_15	13892
CORE_MISSES_16	9497
CORE_MISSES_17	10682
CORE_MISSES_18	10743
CORE_MISSES_19	12059
CORE_MISSES_20	11492
CORE_MISSES_21	12927
CORE_MISSES_22	8918
CORE_MISSES_23	13830
CORE_MISSES_24	10614
CORE_MISSES_25	11444
CORE_MISSES_26	13022
CORE_MISSES_27	13990
CORE_MISSES_28	11461
CORE_MISSES_29	8352
CORE_MISSES_30	8297
CORE_MISSES_31	8127
CORE_MISSES_32	8641
CORE_MISSES_33	8858
CORE_MISSES_34	7815
CORE_MISSES_35	7932
CORE_MISSES_36	8529
CORE_MISSES_37	8938
CORE_MISSES_38	8683
CORE_MISSES_39	7904
CORE_MISSES_40	8649
CORE_MISSES_41	9814
CORE_MISSES_42	8373
CORE_MISSES_43	8253
CORE_MISSES_44	8465
CORE_MISSES_45	8147
CORE_MISSES_46	8328
CORE_MISSES_47	8396
CORE_MISSES_48	7817
CORE_MISSES_49	9132
CORE_MISSES_50	8443
CORE_MISSES_51	8277
CORE_MISSES_52	8128
CORE_MISSES_53	8279
CORE_MISSES_54	8181
CORE_MISSES_55	9007
CORE_MISSES_56	8693
CORE_MISSES_57	8333
CORE_MISSES_58	8080
CORE_MISSES_59	8476
L2_MISSES = 563495
L2_total_cache_accesses = 886232
L2_total_cache_misses = 563495
L2_total_cache_miss_rate = 0.6358
L2_total_cache_pending_hits = 12448
L2_total_cache_reservation_fails = 335270
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 112383
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 5721
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 509848
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 301106
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 2495
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 216
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 203
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 2726
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 189650
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 5791
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 45681
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 24951
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 4944
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 659
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 7711
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 4090
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 817
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 61
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 52
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 2397
L2_cache_data_port_util = 0.235
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=3098576
icnt_total_pkts_simt_to_mem=1355863
statistics from finished app 2
-------------------------------------------------
gpu_ipc_1 =       5.1856
gpu_ipc_2 =     118.4154
gpu_tot_sim_cycle_stream_1 = 1027820
gpu_tot_sim_cycle_stream_2 = 1027813
gpu_sim_insn_1 = 5329824
gpu_sim_insn_2 = 121708864
gpu_sim_cycle = 1027821
gpu_sim_insn = 127038688
gpu_ipc =     123.6000
gpu_tot_sim_cycle = 1027821
gpu_tot_sim_insn = 127038688
gpu_tot_ipc =     123.6000
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 2938614
gpu_stall_icnt2sh    = 1324176
gpu_total_sim_rate=89843

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 2096595
	L1I_total_cache_misses = 9018
	L1I_total_cache_miss_rate = 0.0043
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 549
	L1D_cache_core[1]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 747
	L1D_cache_core[2]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 687
	L1D_cache_core[3]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 394
	L1D_cache_core[4]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 638
	L1D_cache_core[5]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 678
	L1D_cache_core[6]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 719
	L1D_cache_core[7]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 787
	L1D_cache_core[8]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 730
	L1D_cache_core[9]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 799
	L1D_cache_core[10]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 887
	L1D_cache_core[11]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 732
	L1D_cache_core[12]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 762
	L1D_cache_core[13]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 855
	L1D_cache_core[14]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 882
	L1D_cache_core[15]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 711
	L1D_cache_core[16]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 912
	L1D_cache_core[17]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 798
	L1D_cache_core[18]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 818
	L1D_cache_core[19]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1000
	L1D_cache_core[20]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 869
	L1D_cache_core[21]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 912
	L1D_cache_core[22]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 910
	L1D_cache_core[23]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 945
	L1D_cache_core[24]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 905
	L1D_cache_core[25]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1027
	L1D_cache_core[26]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 856
	L1D_cache_core[27]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 918
	L1D_cache_core[28]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 935
	L1D_cache_core[29]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 913
	L1D_cache_core[30]: Access = 9122, Miss = 9122, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 21356
	L1D_cache_core[31]: Access = 8994, Miss = 8994, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 23530
	L1D_cache_core[32]: Access = 10374, Miss = 10374, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 9674
	L1D_cache_core[33]: Access = 9552, Miss = 9552, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 19198
	L1D_cache_core[34]: Access = 9077, Miss = 9077, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 21944
	L1D_cache_core[35]: Access = 9297, Miss = 9297, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 18430
	L1D_cache_core[36]: Access = 9570, Miss = 9570, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 18351
	L1D_cache_core[37]: Access = 10090, Miss = 10090, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 17653
	L1D_cache_core[38]: Access = 9955, Miss = 9955, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 10322
	L1D_cache_core[39]: Access = 9099, Miss = 9099, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 17957
	L1D_cache_core[40]: Access = 9535, Miss = 9535, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 17540
	L1D_cache_core[41]: Access = 10681, Miss = 10681, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 9996
	L1D_cache_core[42]: Access = 9945, Miss = 9945, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 10362
	L1D_cache_core[43]: Access = 8305, Miss = 8305, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 29032
	L1D_cache_core[44]: Access = 9893, Miss = 9893, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 12245
	L1D_cache_core[45]: Access = 9061, Miss = 9061, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 19558
	L1D_cache_core[46]: Access = 9589, Miss = 9589, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 17894
	L1D_cache_core[47]: Access = 9589, Miss = 9589, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 10946
	L1D_cache_core[48]: Access = 8628, Miss = 8628, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 23143
	L1D_cache_core[49]: Access = 9594, Miss = 9594, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 15953
	L1D_cache_core[50]: Access = 9499, Miss = 9499, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 26973
	L1D_cache_core[51]: Access = 8385, Miss = 8385, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 21863
	L1D_cache_core[52]: Access = 8688, Miss = 8688, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 22426
	L1D_cache_core[53]: Access = 9390, Miss = 9390, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 21895
	L1D_cache_core[54]: Access = 9319, Miss = 9319, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 19848
	L1D_cache_core[55]: Access = 10069, Miss = 10069, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 12749
	L1D_cache_core[56]: Access = 10177, Miss = 10177, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 8793
	L1D_cache_core[57]: Access = 9574, Miss = 9574, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 21705
	L1D_cache_core[58]: Access = 8999, Miss = 8999, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 23010
	L1D_cache_core[59]: Access = 9506, Miss = 9506, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 14493
	L1D_total_cache_accesses = 285476
	L1D_total_cache_misses = 285476
	L1D_total_cache_miss_rate = 1.0000
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 563114
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.004
L1C_cache:
	L1C_total_cache_accesses = 180104
	L1C_total_cache_misses = 5326
	L1C_total_cache_miss_rate = 0.0296
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 68609
L1T_cache:
	L1T_total_cache_accesses = 863640
	L1T_total_cache_misses = 321726
	L1T_total_cache_miss_rate = 0.3725
	L1T_total_cache_pending_hits = 541914
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 267724
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 534809
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 174778
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 5326
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 68609
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 541914
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 321726
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 17752
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 28305
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 2087577
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 9018
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
589, 37, 622, 51, 608, 32, 564, 32, 608, 32, 394, 32, 570, 32, 284, 32, 32, 32, 32, 32, 32, 32, 11, 19, 19, 32, 11, 11, 11, 19, 11, 11, 
shader 0 total_cycles, active_cycles, idle cycles = 1027821, 2433, 1025388 
shader 1 total_cycles, active_cycles, idle cycles = 1027821, 2768, 1025053 
shader 2 total_cycles, active_cycles, idle cycles = 1027821, 2244, 1025577 
shader 3 total_cycles, active_cycles, idle cycles = 1027821, 3228, 1024593 
shader 4 total_cycles, active_cycles, idle cycles = 1027821, 2328, 1025492 
shader 5 total_cycles, active_cycles, idle cycles = 1027821, 3305, 1024515 
shader 6 total_cycles, active_cycles, idle cycles = 1027821, 2817, 1025003 
shader 7 total_cycles, active_cycles, idle cycles = 1027821, 3432, 1024389 
shader 8 total_cycles, active_cycles, idle cycles = 1027821, 2963, 1024858 
shader 9 total_cycles, active_cycles, idle cycles = 1027821, 3657, 1024164 
shader 10 total_cycles, active_cycles, idle cycles = 1027821, 3171, 1024650 
shader 11 total_cycles, active_cycles, idle cycles = 1027821, 3517, 1024304 
shader 12 total_cycles, active_cycles, idle cycles = 1027821, 3193, 1024627 
shader 13 total_cycles, active_cycles, idle cycles = 1027821, 3836, 1023985 
shader 14 total_cycles, active_cycles, idle cycles = 1027821, 3593, 1024228 
shader 15 total_cycles, active_cycles, idle cycles = 1027821, 3983, 1023838 
shader 16 total_cycles, active_cycles, idle cycles = 1027821, 3118, 1024702 
shader 17 total_cycles, active_cycles, idle cycles = 1027821, 3363, 1024457 
shader 18 total_cycles, active_cycles, idle cycles = 1027821, 3515, 1024305 
shader 19 total_cycles, active_cycles, idle cycles = 1027821, 3519, 1024302 
shader 20 total_cycles, active_cycles, idle cycles = 1027821, 3471, 1024350 
shader 21 total_cycles, active_cycles, idle cycles = 1027821, 3714, 1024107 
shader 22 total_cycles, active_cycles, idle cycles = 1027821, 3092, 1024728 
shader 23 total_cycles, active_cycles, idle cycles = 1027821, 3898, 1023922 
shader 24 total_cycles, active_cycles, idle cycles = 1027821, 3471, 1024350 
shader 25 total_cycles, active_cycles, idle cycles = 1027821, 3481, 1024340 
shader 26 total_cycles, active_cycles, idle cycles = 1027821, 3933, 1023887 
shader 27 total_cycles, active_cycles, idle cycles = 1027821, 4051, 1023770 
shader 28 total_cycles, active_cycles, idle cycles = 1027821, 3768, 1024052 
shader 29 total_cycles, active_cycles, idle cycles = 1027821, 3031, 1024790 
shader 30 total_cycles, active_cycles, idle cycles = 1027821, 61459, 966362 
shader 31 total_cycles, active_cycles, idle cycles = 1027821, 60661, 967160 
shader 32 total_cycles, active_cycles, idle cycles = 1027821, 69895, 957926 
shader 33 total_cycles, active_cycles, idle cycles = 1027821, 64098, 963723 
shader 34 total_cycles, active_cycles, idle cycles = 1027821, 60950, 966871 
shader 35 total_cycles, active_cycles, idle cycles = 1027821, 62762, 965059 
shader 36 total_cycles, active_cycles, idle cycles = 1027821, 64009, 963812 
shader 37 total_cycles, active_cycles, idle cycles = 1027821, 67869, 959951 
shader 38 total_cycles, active_cycles, idle cycles = 1027821, 67141, 960680 
shader 39 total_cycles, active_cycles, idle cycles = 1027821, 60984, 966836 
shader 40 total_cycles, active_cycles, idle cycles = 1027821, 64064, 963757 
shader 41 total_cycles, active_cycles, idle cycles = 1027821, 71753, 956068 
shader 42 total_cycles, active_cycles, idle cycles = 1027821, 66788, 961033 
shader 43 total_cycles, active_cycles, idle cycles = 1027821, 55531, 972290 
shader 44 total_cycles, active_cycles, idle cycles = 1027821, 66726, 961094 
shader 45 total_cycles, active_cycles, idle cycles = 1027821, 60761, 967059 
shader 46 total_cycles, active_cycles, idle cycles = 1027821, 64524, 963296 
shader 47 total_cycles, active_cycles, idle cycles = 1027821, 64558, 963262 
shader 48 total_cycles, active_cycles, idle cycles = 1027821, 57842, 969979 
shader 49 total_cycles, active_cycles, idle cycles = 1027821, 64842, 962978 
shader 50 total_cycles, active_cycles, idle cycles = 1027821, 63580, 964241 
shader 51 total_cycles, active_cycles, idle cycles = 1027821, 56497, 971323 
shader 52 total_cycles, active_cycles, idle cycles = 1027821, 58342, 969478 
shader 53 total_cycles, active_cycles, idle cycles = 1027821, 62849, 964972 
shader 54 total_cycles, active_cycles, idle cycles = 1027821, 62775, 965046 
shader 55 total_cycles, active_cycles, idle cycles = 1027821, 67794, 960027 
shader 56 total_cycles, active_cycles, idle cycles = 1027821, 68463, 959357 
shader 57 total_cycles, active_cycles, idle cycles = 1027821, 64490, 963330 
shader 58 total_cycles, active_cycles, idle cycles = 1027821, 60348, 967472 
shader 59 total_cycles, active_cycles, idle cycles = 1027821, 63631, 964190 
warps_exctd_sm 0 = 0 
warps_exctd_sm 1 = 160 
warps_exctd_sm 2 = 0 
warps_exctd_sm 3 = 224 
warps_exctd_sm 4 = 0 
warps_exctd_sm 5 = 224 
warps_exctd_sm 6 = 192 
warps_exctd_sm 7 = 224 
warps_exctd_sm 8 = 224 
warps_exctd_sm 9 = 224 
warps_exctd_sm 10 = 224 
warps_exctd_sm 11 = 224 
warps_exctd_sm 12 = 224 
warps_exctd_sm 13 = 224 
warps_exctd_sm 14 = 224 
warps_exctd_sm 15 = 256 
warps_exctd_sm 16 = 192 
warps_exctd_sm 17 = 224 
warps_exctd_sm 18 = 224 
warps_exctd_sm 19 = 224 
warps_exctd_sm 20 = 224 
warps_exctd_sm 21 = 256 
warps_exctd_sm 22 = 224 
warps_exctd_sm 23 = 256 
warps_exctd_sm 24 = 256 
warps_exctd_sm 25 = 224 
warps_exctd_sm 26 = 256 
warps_exctd_sm 27 = 256 
warps_exctd_sm 28 = 224 
warps_exctd_sm 29 = 224 
warps_exctd_sm 30 = 8672 
warps_exctd_sm 31 = 8480 
warps_exctd_sm 32 = 9344 
warps_exctd_sm 33 = 8640 
warps_exctd_sm 34 = 8320 
warps_exctd_sm 35 = 8704 
warps_exctd_sm 36 = 8480 
warps_exctd_sm 37 = 9280 
warps_exctd_sm 38 = 9344 
warps_exctd_sm 39 = 8416 
warps_exctd_sm 40 = 8608 
warps_exctd_sm 41 = 9568 
warps_exctd_sm 42 = 9088 
warps_exctd_sm 43 = 7616 
warps_exctd_sm 44 = 8992 
warps_exctd_sm 45 = 8384 
warps_exctd_sm 46 = 8800 
warps_exctd_sm 47 = 8832 
warps_exctd_sm 48 = 7936 
warps_exctd_sm 49 = 8896 
warps_exctd_sm 50 = 8864 
warps_exctd_sm 51 = 7776 
warps_exctd_sm 52 = 8064 
warps_exctd_sm 53 = 8608 
warps_exctd_sm 54 = 8640 
warps_exctd_sm 55 = 9120 
warps_exctd_sm 56 = 9280 
warps_exctd_sm 57 = 8768 
warps_exctd_sm 58 = 8224 
warps_exctd_sm 59 = 8480 
gpgpu_n_tot_thrd_icount = 128370880
gpgpu_n_tot_w_icount = 4011590
gpgpu_n_stall_shd_mem = 37001676
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 856227
gpgpu_n_mem_write_global = 17752
gpgpu_n_mem_texture = 321726
gpgpu_n_mem_const = 3271
gpgpu_n_load_insn  = 9130016
gpgpu_n_store_insn = 260224
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 4122752
gpgpu_n_const_mem_insn = 4382976
gpgpu_n_param_mem_insn = 1380352
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 68609
gpgpu_stall_shd_mem[c_mem][bk_conf] = 68609
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 31329919
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:66811875	W0_Idle:1591645	W0_Scoreboard:50923219	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:4011781
Warp Occupancy Distribution:
Stall:61408299	W0_Idle:37483	W0_Scoreboard:23681	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:199797
Warp Occupancy Distribution:
Stall:5403576	W0_Idle:1554162	W0_Scoreboard:50899538	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:3811984
warp_utilization0: 0.032527
warp_utilization1: 0.003240
warp_utilization2: 0.061813
traffic_breakdown_coretomem[CONST_ACC_R] = 26168 {8:3271,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 2141792 {8:267724,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 1647680 {40:6268,72:2576,136:8908,}
traffic_breakdown_coretomem[GLOBAL_ATOMIC] = 23809432 {40:584475,72:1834,136:2194,}
traffic_breakdown_coretomem[INST_ACC_R] = 9600 {8:1200,}
traffic_breakdown_coretomem[TEXTURE_ACC_R] = 2573808 {8:321726,}
traffic_breakdown_memtocore[CONST_ACC_R] = 235512 {72:3271,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 36410464 {136:267724,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 142016 {8:17752,}
traffic_breakdown_memtocore[GLOBAL_ATOMIC] = 23775920 {40:583651,72:1832,136:2191,}
traffic_breakdown_memtocore[INST_ACC_R] = 163200 {136:1200,}
traffic_breakdown_memtocore[TEXTURE_ACC_R] = 43754736 {136:321726,}
maxmrqlatency = 904 
maxdqlatency = 0 
maxmflatency = 10057 
averagemflatency = 826 
averagemflatency_1 = 872 
averagemflatency_2= 781 
averagemrqlatency_1 = 64 
averagemrqlatency_2 = 68 
max_icnt2mem_latency = 9434 
max_icnt2sh_latency = 1027820 
mrq_lat_table:384030 	13886 	23816 	45781 	108971 	179840 	233663 	181054 	47850 	1508 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	12313 	12793 	15034 	72920 	252140 	492339 	304989 	34710 	900 	7 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	112150 	65273 	132787 	84224 	119501 	240225 	293224 	138251 	13823 	456 	6 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	665825 	442392 	68479 	3641 	56 	0 	0 	0 	0 	0 	0 	0 	180 	768 	3490 	4438 	8876 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1 	10 	2017 	26 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        32        32        32        32        32        32        32        32        32        32         8         8        10        10        12         8 
dram[1]:        24        32        32        32        32        32        32        30        32        24         8         8        12        12         8         9 
dram[2]:        32        24        32        32        32        32        32        30        32        19         6         6         8         8        13        11 
dram[3]:        32        20        28        30        32        30        32        28        30        22         8         8         9        11         8         8 
dram[4]:        32        32        32        32        32        32        32        28        28        28        10         6         8        12        10        11 
dram[5]:        32        24        32        32        32        32        32        26        28        22         7        10         8        12         9         9 
maximum service time to same row:
dram[0]:      1247      1245      1295      1326      1201      1581      1270      1489      1602      1458      2180      2291      2175      2301      2487      2177 
dram[1]:       977      1363      1481      1400      1448      1292      1409      1184      1341      1296      2449      2343      2589      2115      2439      2044 
dram[2]:      1409       937      1281      1694      1156      1503      1330      1414      1651      1457      2269      2594      2391      2454      2235      2451 
dram[3]:      1576      1457      1232      1251      1381      1192      1369      1237      1374      1280      2372      2604      2338      2306      2371      2412 
dram[4]:      1327      1121      1477      1294      1349      1163      1303      1303      1156      1505      2269      2122      2269      2216      2276      2213 
dram[5]:      1348      1450      1194      1334      1118      1314      1421      1265      1140      1310      2029      2287      2082      2281      2285      2282 
average row accesses per activate:
dram[0]:  1.215830  1.163508  1.175542  1.174429  1.183412  1.162507  1.181476  1.168461  1.165467  1.138608  1.158730  1.157394  1.183713  1.156764  1.165536  1.149655 
dram[1]:  1.156265  1.158684  1.171579  1.168040  1.159492  1.168651  1.162745  1.164510  1.152565  1.155738  1.153776  1.152161  1.166345  1.166634  1.157559  1.165591 
dram[2]:  1.150747  1.169181  1.150119  1.176945  1.160243  1.264717  1.158723  1.203951  1.138568  1.146740  1.151211  1.159739  1.164457  1.185371  1.146923  1.189120 
dram[3]:  1.156638  1.155691  1.173497  1.168256  1.157345  1.175187  1.156310  1.176486  1.137908  1.145021  1.159023  1.157612  1.150792  1.148886  1.153231  1.167083 
dram[4]:  1.168643  1.158611  1.181880  1.167628  1.162139  1.169883  1.183645  1.167168  1.142158  1.139281  1.249008  1.162848  1.159282  1.152144  1.176426  1.157522 
dram[5]:  1.153374  1.156818  1.175295  1.165961  1.154485  1.168701  1.154247  1.172543  1.149514  1.154786  1.151588  1.155329  1.166864  1.165397  1.160209  1.162951 
average row locality = 1220399/1047085 = 1.165520
average row locality_1 = 870693/763888 = 1.139818
average row locality_2 = 349706/283197 = 1.234851
average row locality_3 = 0/0 = -nan
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      9693      8083      8087      7533      9104      7955      9074      8486      9380      7973      8021      7640      8419      7325      8008      7486 
dram[1]:      7945      7399      7910      7357      8006      8164      8236      8387      8439      8277      7170      7222      7426      7384      7561      7447 
dram[2]:      8108      8826      7355      8254      8435     10688      8360      9729      8217      8944      7448      8199      7754      8825      7303      8696 
dram[3]:      7317      7648      7651      7738      7999      8527      7965      8894      7973      8161      7464      7362      7415      6995      7404      7815 
dram[4]:      8535      7869      8821      7664      8703      8592      9336      8375      8696      8049      9628      7760      7865      7206      8513      7783 
dram[5]:      7783      7609      7750      7567      8063      8360      8053      8533      8486      8220      7438      7091      7773      7343      7372      7751 
total reads: 774653
bank skew: 10688/6995 = 1.53
chip skew: 135141/124328 = 1.09
number of total write accesses:
dram[0]:      6052      4562      4497      3945      5137      4063      5081      4540      5510      4201      5120      4780      5666      4570      5053      4521 
dram[1]:      4375      3875      4333      3843      4142      4302      4317      4482      4638      4502      4287      4348      4669      4630      4598      4470 
dram[2]:      4518      5205      3800      4590      4540      6697      4452      5692      4412      5147      4581      5335      4988      6068      4345      5710 
dram[3]:      3774      4110      4119      4149      4189      4669      4056      4926      4181      4385      4591      4490      4643      4248      4430      4819 
dram[4]:      4964      4308      5164      4080      4772      4685      5333      4416      4843      4286      6747      4879      5112      4456      5535      4790 
dram[5]:      4249      4039      4191      4005      4178      4470      4122      4604      4638      4448      4565      4237      5024      4595      4396      4717 
total reads: 445816
bank skew: 6747/3774 = 1.79
chip skew: 80080/69779 = 1.15
average mf latency per bank:
dram[0]:        903       769      1003       960       966       935       857       790       743       639       678       602       686       602       766       682
dram[1]:        736       769       882       979       910       905       769       794       637       654       563       576       574       572       648       676
dram[2]:        817      1218      1037      1359       984      2343       847      1195       695      1004       638       949       666       974       756      1123
dram[3]:        733       711       904       882       870       873       756       715       608       605       536       537       547       547       635       636
dram[4]:        949       813      1076       980      1083       992       941       808       801       669       900       627       743       631       838       751
dram[5]:        706       732       896       926       841       874       745       734       620       600       559       548       564       548       627       655
maximum mf latency per bank:
dram[0]:       6708      5873      6368      6919      9657      7104      9111      5389      5334      5757      5700      5963      6219      9588      7463      6175
dram[1]:       5249      5441      6059      6042      6931      6050      6645      6679      6191      6664      4145      6709      9590      6903      8250      5473
dram[2]:       7506      6528      5607      7403      5713      7700     10057      7705      4274      6814      5319      7018      5969      7989      5431      5637
dram[3]:       5338      5085      5079      4967      6092      6215      6191      6585      5066      5343      5705      4632      5610      5709      6191      5563
dram[4]:       5168      5246      6940      4781      7356      5662      4932      4624      4099      4699      5646      7706      6662      7404      7257      8139
dram[5]:       3832      4988      6244      6831      9480      7413      6095      6802      4388      4724      6596      6359      6975      7197      5144      5000
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1356723 n_nop=580230 n_act=179154 n_pre=179138 n_req=134173 n_req_1=75572 n_req_2=58601 n_req_3=0 n_rd=264504 n_write=153697 bw_util=0.3942 bw_util_1=0.2228 bw_util_2=0.1715 bw_util_3=0 blp=10.119891 blp_1= 3.691837 blp_2= 2.848689 blp_3= -nan
 n_activity=1352472 dram_eff=0.3955 dram_eff_1=0.2235 dram_eff_2=0.172 dram_eff_3=0
bk0: 19386a 418532i bk1: 16166a 564367i bk2: 16174a 562090i bk3: 15058a 616644i bk4: 18206a 436536i bk5: 15910a 559679i bk6: 18138a 418062i bk7: 16972a 460674i bk8: 18760a 460211i bk9: 15946a 593342i bk10: 16040a 504363i bk11: 15280a 529736i bk12: 16836a 417074i bk13: 14648a 535207i bk14: 16014a 456544i bk15: 14970a 513717i 
bw_dist = 0.223	0.171	0.000	0.603	0.003
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=14.1502
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1356723 n_nop=635003 n_act=167182 n_pre=167167 n_req=126193 n_req_1=68105 n_req_2=58088 n_req_3=0 n_rd=248655 n_write=138716 bw_util=0.3707 bw_util_1=0.2008 bw_util_2=0.1699 bw_util_3=0 blp=9.281522 blp_1= 3.509654 blp_2= 2.812234 blp_3= -nan
 n_activity=1335677 dram_eff=0.3766 dram_eff_1=0.2039 dram_eff_2=0.1726 dram_eff_3=0
bk0: 15890a 630585i bk1: 14798a 676272i bk2: 15820a 613063i bk3: 14712a 662811i bk4: 16012a 591564i bk5: 16328a 563932i bk6: 16472a 542854i bk7: 16773a 509541i bk8: 16876a 579071i bk9: 16554a 581030i bk10: 14340a 632921i bk11: 14444a 611138i bk12: 14852a 568366i bk13: 14768a 559174i bk14: 15122a 548917i bk15: 14894a 556876i 
bw_dist = 0.201	0.170	0.000	0.614	0.016
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=11.4488
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1356723 n_nop=559978 n_act=183638 n_pre=183625 n_req=137025 n_req_1=78338 n_req_2=58687 n_req_3=0 n_rd=270247 n_write=159235 bw_util=0.4026 bw_util_1=0.2309 bw_util_2=0.1717 bw_util_3=0 blp=10.456067 blp_1= 3.729231 blp_2= 2.871669 blp_3= -nan
 n_activity=1354990 dram_eff=0.4031 dram_eff_1=0.2312 dram_eff_2=0.1719 dram_eff_3=0
bk0: 16214a 585465i bk1: 17648a 481306i bk2: 14710a 642814i bk3: 16508a 529116i bk4: 16870a 508265i bk5: 21370a 241876i bk6: 16720a 472504i bk7: 19454a 297084i bk8: 16434a 580842i bk9: 17886a 475486i bk10: 14894a 563587i bk11: 16396a 454056i bk12: 15503a 490401i bk13: 17648a 342650i bk14: 14602a 533126i bk15: 17390a 345609i 
bw_dist = 0.231	0.172	0.000	0.596	0.001
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=15.4613
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1356723 n_nop=634506 n_act=167482 n_pre=167468 n_req=126159 n_req_1=68078 n_req_2=58081 n_req_3=0 n_rd=248638 n_write=138629 bw_util=0.3706 bw_util_1=0.2007 bw_util_2=0.1699 bw_util_3=0 blp=9.237430 blp_1= 3.498145 blp_2= 2.797618 blp_3= -nan
 n_activity=1337963 dram_eff=0.3758 dram_eff_1=0.2035 dram_eff_2=0.1723 dram_eff_3=0
bk0: 14634a 701362i bk1: 15296a 651622i bk2: 15300a 646097i bk3: 15476a 624748i bk4: 15998a 593803i bk5: 17054a 520850i bk6: 15930a 576741i bk7: 17788a 457346i bk8: 15946a 632074i bk9: 16322a 594342i bk10: 14928a 590862i bk11: 14716a 599917i bk12: 14830a 574873i bk13: 13990a 608846i bk14: 14804a 569419i bk15: 15626a 517469i 
bw_dist = 0.201	0.170	0.000	0.616	0.014
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=11.4177
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1356723 n_nop=572120 n_act=181007 n_pre=180996 n_req=135304 n_req_1=76644 n_req_2=58660 n_req_3=0 n_rd=266760 n_write=155840 bw_util=0.3976 bw_util_1=0.2259 bw_util_2=0.1716 bw_util_3=0 blp=10.275443 blp_1= 3.720226 blp_2= 2.872984 blp_3= -nan
 n_activity=1353187 dram_eff=0.3986 dram_eff_1=0.2265 dram_eff_2=0.1721 dram_eff_3=0
bk0: 17068a 535986i bk1: 15738a 592406i bk2: 17640a 482818i bk3: 15328a 601460i bk4: 17406a 476445i bk5: 17184a 463957i bk6: 18662a 372535i bk7: 16750a 467614i bk8: 17390a 534437i bk9: 16098a 586958i bk10: 19250a 321837i bk11: 15520a 504148i bk12: 15730a 478434i bk13: 14412a 548087i bk14: 17018a 384248i bk15: 15566a 471537i 
bw_dist = 0.226	0.172	0.000	0.600	0.003
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=14.7365
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1356723 n_nop=629113 n_act=168603 n_pre=168588 n_req=127034 n_req_1=68775 n_req_2=58259 n_req_3=0 n_rd=250371 n_write=140048 bw_util=0.3732 bw_util_1=0.2027 bw_util_2=0.1704 bw_util_3=0 blp=9.346723 blp_1= 3.538116 blp_2= 2.793131 blp_3= -nan
 n_activity=1340131 dram_eff=0.3778 dram_eff_1=0.2053 dram_eff_2=0.1725 dram_eff_3=0
bk0: 15566a 643780i bk1: 15218a 653220i bk2: 15500a 624283i bk3: 15130a 634454i bk4: 16126a 593645i bk5: 16718a 540370i bk6: 16106a 565408i bk7: 17065a 498444i bk8: 16972a 574149i bk9: 16438a 586927i bk10: 14876a 584080i bk11: 14182a 621735i bk12: 15546a 521747i bk13: 14682a 560616i bk14: 14744a 570848i bk15: 15502a 513600i 
bw_dist = 0.203	0.170	0.000	0.615	0.012
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=11.5866

========= L2 cache stats =========
L2_cache_bank[0]: Access = 105813, Miss = 69804, Miss_rate = 0.660, Pending_hits = 1890, Reservation_fails = 75038
L2_cache_bank[1]: Access = 95464, Miss = 62493, Miss_rate = 0.655, Pending_hits = 1147, Reservation_fails = 30790
L2_cache_bank[2]: Access = 97421, Miss = 62699, Miss_rate = 0.644, Pending_hits = 1077, Reservation_fails = 23882
L2_cache_bank[3]: Access = 95007, Miss = 61647, Miss_rate = 0.649, Pending_hits = 934, Reservation_fails = 22794
L2_cache_bank[4]: Access = 96053, Miss = 62992, Miss_rate = 0.656, Pending_hits = 1185, Reservation_fails = 14282
L2_cache_bank[5]: Access = 118623, Miss = 72179, Miss_rate = 0.608, Pending_hits = 1900, Reservation_fails = 92263
L2_cache_bank[6]: Access = 95344, Miss = 61198, Miss_rate = 0.642, Pending_hits = 1029, Reservation_fails = 15574
L2_cache_bank[7]: Access = 98387, Miss = 63160, Miss_rate = 0.642, Pending_hits = 1115, Reservation_fails = 22315
L2_cache_bank[8]: Access = 105925, Miss = 70107, Miss_rate = 0.662, Pending_hits = 1918, Reservation_fails = 74805
L2_cache_bank[9]: Access = 97400, Miss = 63307, Miss_rate = 0.650, Pending_hits = 1296, Reservation_fails = 27756
L2_cache_bank[10]: Access = 96429, Miss = 62723, Miss_rate = 0.650, Pending_hits = 1048, Reservation_fails = 18146
L2_cache_bank[11]: Access = 97699, Miss = 62483, Miss_rate = 0.640, Pending_hits = 1130, Reservation_fails = 22536
Cache L2_bank_000:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 105813, Miss = 69804 (0.66), PendingHit = 1890 (0.0179)
Cache L2_bank_001:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 95464, Miss = 62493 (0.655), PendingHit = 1147 (0.012)
Cache L2_bank_002:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 97421, Miss = 62699 (0.644), PendingHit = 1077 (0.0111)
Cache L2_bank_003:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 95007, Miss = 61647 (0.649), PendingHit = 934 (0.00983)
Cache L2_bank_004:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 96053, Miss = 62992 (0.656), PendingHit = 1185 (0.0123)
Cache L2_bank_005:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 118623, Miss = 72179 (0.608), PendingHit = 1900 (0.016)
Cache L2_bank_006:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 95344, Miss = 61198 (0.642), PendingHit = 1029 (0.0108)
Cache L2_bank_007:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 98387, Miss = 63160 (0.642), PendingHit = 1115 (0.0113)
Cache L2_bank_008:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 105925, Miss = 70107 (0.662), PendingHit = 1918 (0.0181)
Cache L2_bank_009:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 97400, Miss = 63307 (0.65), PendingHit = 1296 (0.0133)
Cache L2_bank_010:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 96429, Miss = 62723 (0.65), PendingHit = 1048 (0.0109)
Cache L2_bank_011:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 97699, Miss = 62483 (0.64), PendingHit = 1130 (0.0116)
L2 Cache Total Miss Rate = 0.646
Stream 1: L2 Cache Miss Rate = 0.738
Stream 2: L2 Cache Miss Rate = 0.556
Stream 1: Accesses  = 589962
Stream 1: Misses  = 435651
Stream 2: Accesses  = 609603
Stream 2: Misses  = 339141
Stream 1+2: Accesses  = 1199565
Stream 1+2: Misses  = 774792
Total Accesses  = 1199565
MPKI-CORES
CORE_L2MPKI_0	49.590
CORE_L2MPKI_1	61.852
CORE_L2MPKI_2	49.254
CORE_L2MPKI_3	65.627
CORE_L2MPKI_4	58.104
CORE_L2MPKI_5	70.270
CORE_L2MPKI_6	64.209
CORE_L2MPKI_7	68.257
CORE_L2MPKI_8	64.752
CORE_L2MPKI_9	72.672
CORE_L2MPKI_10	69.274
CORE_L2MPKI_11	71.144
CORE_L2MPKI_12	69.498
CORE_L2MPKI_13	72.828
CORE_L2MPKI_14	69.583
CORE_L2MPKI_15	72.443
CORE_L2MPKI_16	67.641
CORE_L2MPKI_17	71.820
CORE_L2MPKI_18	69.044
CORE_L2MPKI_19	73.240
CORE_L2MPKI_20	69.611
CORE_L2MPKI_21	71.958
CORE_L2MPKI_22	67.439
CORE_L2MPKI_23	74.662
CORE_L2MPKI_24	68.830
CORE_L2MPKI_25	72.613
CORE_L2MPKI_26	70.985
CORE_L2MPKI_27	71.924
CORE_L2MPKI_28	67.379
CORE_L2MPKI_29	67.533
CORE_L2MPKI_30	2.841
CORE_L2MPKI_31	2.908
CORE_L2MPKI_32	2.692
CORE_L2MPKI_33	2.876
CORE_L2MPKI_34	2.765
CORE_L2MPKI_35	2.711
CORE_L2MPKI_36	2.847
CORE_L2MPKI_37	2.776
CORE_L2MPKI_38	2.730
CORE_L2MPKI_39	2.736
CORE_L2MPKI_40	2.906
CORE_L2MPKI_41	2.776
CORE_L2MPKI_42	2.724
CORE_L2MPKI_43	3.062
CORE_L2MPKI_44	2.688
CORE_L2MPKI_45	2.820
CORE_L2MPKI_46	2.827
CORE_L2MPKI_47	2.745
CORE_L2MPKI_48	2.955
CORE_L2MPKI_49	2.827
CORE_L2MPKI_50	2.868
CORE_L2MPKI_51	3.047
CORE_L2MPKI_52	2.962
CORE_L2MPKI_53	2.730
CORE_L2MPKI_54	2.898
CORE_L2MPKI_55	2.714
CORE_L2MPKI_56	2.643
CORE_L2MPKI_57	2.694
CORE_L2MPKI_58	2.893
CORE_L2MPKI_59	2.785
Avg_MPKI_Stream1= 67.801
Avg_MPKI_Stream2= 2.815
MISSES-CORES
CORE_MISSES_0	7671
CORE_MISSES_1	10884
CORE_MISSES_2	7028
CORE_MISSES_3	13474
CORE_MISSES_4	8605
CORE_MISSES_5	14769
CORE_MISSES_6	11496
CORE_MISSES_7	14903
CORE_MISSES_8	12190
CORE_MISSES_9	16911
CORE_MISSES_10	13970
CORE_MISSES_11	15918
CORE_MISSES_12	14113
CORE_MISSES_13	17791
CORE_MISSES_14	15914
CORE_MISSES_15	18367
CORE_MISSES_16	13420
CORE_MISSES_17	15373
CORE_MISSES_18	15446
CORE_MISSES_19	16408
CORE_MISSES_20	15379
CORE_MISSES_21	17012
CORE_MISSES_22	13259
CORE_MISSES_23	18540
CORE_MISSES_24	15202
CORE_MISSES_25	16091
CORE_MISSES_26	17777
CORE_MISSES_27	18553
CORE_MISSES_28	16171
CORE_MISSES_29	13016
CORE_MISSES_30	11051
CORE_MISSES_31	11166
CORE_MISSES_32	11915
CORE_MISSES_33	11673
CORE_MISSES_34	10669
CORE_MISSES_35	10771
CORE_MISSES_36	11543
CORE_MISSES_37	11929
CORE_MISSES_38	11604
CORE_MISSES_39	10562
CORE_MISSES_40	11788
CORE_MISSES_41	12617
CORE_MISSES_42	11520
CORE_MISSES_43	10767
CORE_MISSES_44	11359
CORE_MISSES_45	10849
CORE_MISSES_46	11549
CORE_MISSES_47	11220
CORE_MISSES_48	10823
CORE_MISSES_49	11606
CORE_MISSES_50	11545
CORE_MISSES_51	10900
CORE_MISSES_52	10942
CORE_MISSES_53	10862
CORE_MISSES_54	11518
CORE_MISSES_55	11653
CORE_MISSES_56	11460
CORE_MISSES_57	11002
CORE_MISSES_58	11055
CORE_MISSES_59	11223
L2_MISSES = 774792
L2_total_cache_accesses = 1199565
L2_total_cache_misses = 774792
L2_total_cache_miss_rate = 0.6459
L2_total_cache_pending_hits = 15669
L2_total_cache_reservation_fails = 440181
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 147373
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 6793
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 701450
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 394500
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 2748
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 251
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 272
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 3223
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 251419
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 7673
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 62634
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 33700
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 6517
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 870
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 10365
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 5214
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 1047
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 82
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 71
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 3544
L2_cache_data_port_util = 0.235
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=4164568
icnt_total_pkts_simt_to_mem=1844147
statistics from finished app 2
-------------------------------------------------
gpu_ipc_1 =       5.1856
gpu_ipc_2 =     118.4154
gpu_tot_sim_cycle_stream_1 = 1027820
gpu_tot_sim_cycle_stream_2 = 1027813
gpu_sim_insn_1 = 5329824
gpu_sim_insn_2 = 121708864
gpu_sim_cycle = 1027821
gpu_sim_insn = 127038688
gpu_ipc =     123.6000
gpu_tot_sim_cycle = 1027821
gpu_tot_sim_insn = 127038688
gpu_tot_ipc =     123.6000
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 2938614
gpu_stall_icnt2sh    = 1324176
gpu_total_sim_rate=89843

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 2096595
	L1I_total_cache_misses = 9018
	L1I_total_cache_miss_rate = 0.0043
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 549
	L1D_cache_core[1]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 747
	L1D_cache_core[2]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 687
	L1D_cache_core[3]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 394
	L1D_cache_core[4]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 638
	L1D_cache_core[5]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 678
	L1D_cache_core[6]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 719
	L1D_cache_core[7]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 787
	L1D_cache_core[8]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 730
	L1D_cache_core[9]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 799
	L1D_cache_core[10]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 887
	L1D_cache_core[11]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 732
	L1D_cache_core[12]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 762
	L1D_cache_core[13]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 855
	L1D_cache_core[14]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 882
	L1D_cache_core[15]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 711
	L1D_cache_core[16]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 912
	L1D_cache_core[17]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 798
	L1D_cache_core[18]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 818
	L1D_cache_core[19]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1000
	L1D_cache_core[20]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 869
	L1D_cache_core[21]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 912
	L1D_cache_core[22]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 910
	L1D_cache_core[23]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 945
	L1D_cache_core[24]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 905
	L1D_cache_core[25]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1027
	L1D_cache_core[26]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 856
	L1D_cache_core[27]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 918
	L1D_cache_core[28]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 935
	L1D_cache_core[29]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 913
	L1D_cache_core[30]: Access = 9122, Miss = 9122, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 21356
	L1D_cache_core[31]: Access = 8994, Miss = 8994, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 23530
	L1D_cache_core[32]: Access = 10374, Miss = 10374, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 9674
	L1D_cache_core[33]: Access = 9552, Miss = 9552, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 19198
	L1D_cache_core[34]: Access = 9077, Miss = 9077, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 21944
	L1D_cache_core[35]: Access = 9297, Miss = 9297, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 18430
	L1D_cache_core[36]: Access = 9570, Miss = 9570, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 18351
	L1D_cache_core[37]: Access = 10090, Miss = 10090, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 17653
	L1D_cache_core[38]: Access = 9955, Miss = 9955, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 10322
	L1D_cache_core[39]: Access = 9099, Miss = 9099, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 17957
	L1D_cache_core[40]: Access = 9535, Miss = 9535, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 17540
	L1D_cache_core[41]: Access = 10681, Miss = 10681, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 9996
	L1D_cache_core[42]: Access = 9945, Miss = 9945, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 10362
	L1D_cache_core[43]: Access = 8305, Miss = 8305, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 29032
	L1D_cache_core[44]: Access = 9893, Miss = 9893, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 12245
	L1D_cache_core[45]: Access = 9061, Miss = 9061, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 19558
	L1D_cache_core[46]: Access = 9589, Miss = 9589, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 17894
	L1D_cache_core[47]: Access = 9589, Miss = 9589, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 10946
	L1D_cache_core[48]: Access = 8628, Miss = 8628, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 23143
	L1D_cache_core[49]: Access = 9594, Miss = 9594, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 15953
	L1D_cache_core[50]: Access = 9499, Miss = 9499, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 26973
	L1D_cache_core[51]: Access = 8385, Miss = 8385, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 21863
	L1D_cache_core[52]: Access = 8688, Miss = 8688, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 22426
	L1D_cache_core[53]: Access = 9390, Miss = 9390, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 21895
	L1D_cache_core[54]: Access = 9319, Miss = 9319, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 19848
	L1D_cache_core[55]: Access = 10069, Miss = 10069, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 12749
	L1D_cache_core[56]: Access = 10177, Miss = 10177, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 8793
	L1D_cache_core[57]: Access = 9574, Miss = 9574, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 21705
	L1D_cache_core[58]: Access = 8999, Miss = 8999, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 23010
	L1D_cache_core[59]: Access = 9506, Miss = 9506, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 14493
	L1D_total_cache_accesses = 285476
	L1D_total_cache_misses = 285476
	L1D_total_cache_miss_rate = 1.0000
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 563114
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.004
L1C_cache:
	L1C_total_cache_accesses = 180104
	L1C_total_cache_misses = 5326
	L1C_total_cache_miss_rate = 0.0296
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 68609
L1T_cache:
	L1T_total_cache_accesses = 863640
	L1T_total_cache_misses = 321726
	L1T_total_cache_miss_rate = 0.3725
	L1T_total_cache_pending_hits = 541914
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 267724
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 534809
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 174778
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 5326
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 68609
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 541914
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 321726
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 17752
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 28305
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 2087577
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 9018
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
589, 37, 622, 51, 608, 32, 564, 32, 608, 32, 394, 32, 570, 32, 284, 32, 32, 32, 32, 32, 32, 32, 11, 19, 19, 32, 11, 11, 11, 19, 11, 11, 
shader 0 total_cycles, active_cycles, idle cycles = 1027821, 2433, 1025388 
shader 1 total_cycles, active_cycles, idle cycles = 1027821, 2768, 1025053 
shader 2 total_cycles, active_cycles, idle cycles = 1027821, 2244, 1025577 
shader 3 total_cycles, active_cycles, idle cycles = 1027821, 3228, 1024593 
shader 4 total_cycles, active_cycles, idle cycles = 1027821, 2328, 1025492 
shader 5 total_cycles, active_cycles, idle cycles = 1027821, 3305, 1024515 
shader 6 total_cycles, active_cycles, idle cycles = 1027821, 2817, 1025003 
shader 7 total_cycles, active_cycles, idle cycles = 1027821, 3432, 1024389 
shader 8 total_cycles, active_cycles, idle cycles = 1027821, 2963, 1024858 
shader 9 total_cycles, active_cycles, idle cycles = 1027821, 3657, 1024164 
shader 10 total_cycles, active_cycles, idle cycles = 1027821, 3171, 1024650 
shader 11 total_cycles, active_cycles, idle cycles = 1027821, 3517, 1024304 
shader 12 total_cycles, active_cycles, idle cycles = 1027821, 3193, 1024627 
shader 13 total_cycles, active_cycles, idle cycles = 1027821, 3836, 1023985 
shader 14 total_cycles, active_cycles, idle cycles = 1027821, 3593, 1024228 
shader 15 total_cycles, active_cycles, idle cycles = 1027821, 3983, 1023838 
shader 16 total_cycles, active_cycles, idle cycles = 1027821, 3118, 1024702 
shader 17 total_cycles, active_cycles, idle cycles = 1027821, 3363, 1024457 
shader 18 total_cycles, active_cycles, idle cycles = 1027821, 3515, 1024305 
shader 19 total_cycles, active_cycles, idle cycles = 1027821, 3519, 1024302 
shader 20 total_cycles, active_cycles, idle cycles = 1027821, 3471, 1024350 
shader 21 total_cycles, active_cycles, idle cycles = 1027821, 3714, 1024107 
shader 22 total_cycles, active_cycles, idle cycles = 1027821, 3092, 1024728 
shader 23 total_cycles, active_cycles, idle cycles = 1027821, 3898, 1023922 
shader 24 total_cycles, active_cycles, idle cycles = 1027821, 3471, 1024350 
shader 25 total_cycles, active_cycles, idle cycles = 1027821, 3481, 1024340 
shader 26 total_cycles, active_cycles, idle cycles = 1027821, 3933, 1023887 
shader 27 total_cycles, active_cycles, idle cycles = 1027821, 4051, 1023770 
shader 28 total_cycles, active_cycles, idle cycles = 1027821, 3768, 1024052 
shader 29 total_cycles, active_cycles, idle cycles = 1027821, 3031, 1024790 
shader 30 total_cycles, active_cycles, idle cycles = 1027821, 61459, 966362 
shader 31 total_cycles, active_cycles, idle cycles = 1027821, 60661, 967160 
shader 32 total_cycles, active_cycles, idle cycles = 1027821, 69895, 957926 
shader 33 total_cycles, active_cycles, idle cycles = 1027821, 64098, 963723 
shader 34 total_cycles, active_cycles, idle cycles = 1027821, 60950, 966871 
shader 35 total_cycles, active_cycles, idle cycles = 1027821, 62762, 965059 
shader 36 total_cycles, active_cycles, idle cycles = 1027821, 64009, 963812 
shader 37 total_cycles, active_cycles, idle cycles = 1027821, 67869, 959951 
shader 38 total_cycles, active_cycles, idle cycles = 1027821, 67141, 960680 
shader 39 total_cycles, active_cycles, idle cycles = 1027821, 60984, 966836 
shader 40 total_cycles, active_cycles, idle cycles = 1027821, 64064, 963757 
shader 41 total_cycles, active_cycles, idle cycles = 1027821, 71753, 956068 
shader 42 total_cycles, active_cycles, idle cycles = 1027821, 66788, 961033 
shader 43 total_cycles, active_cycles, idle cycles = 1027821, 55531, 972290 
shader 44 total_cycles, active_cycles, idle cycles = 1027821, 66726, 961094 
shader 45 total_cycles, active_cycles, idle cycles = 1027821, 60761, 967059 
shader 46 total_cycles, active_cycles, idle cycles = 1027821, 64524, 963296 
shader 47 total_cycles, active_cycles, idle cycles = 1027821, 64558, 963262 
shader 48 total_cycles, active_cycles, idle cycles = 1027821, 57842, 969979 
shader 49 total_cycles, active_cycles, idle cycles = 1027821, 64842, 962978 
shader 50 total_cycles, active_cycles, idle cycles = 1027821, 63580, 964241 
shader 51 total_cycles, active_cycles, idle cycles = 1027821, 56497, 971323 
shader 52 total_cycles, active_cycles, idle cycles = 1027821, 58342, 969478 
shader 53 total_cycles, active_cycles, idle cycles = 1027821, 62849, 964972 
shader 54 total_cycles, active_cycles, idle cycles = 1027821, 62775, 965046 
shader 55 total_cycles, active_cycles, idle cycles = 1027821, 67794, 960027 
shader 56 total_cycles, active_cycles, idle cycles = 1027821, 68463, 959357 
shader 57 total_cycles, active_cycles, idle cycles = 1027821, 64490, 963330 
shader 58 total_cycles, active_cycles, idle cycles = 1027821, 60348, 967472 
shader 59 total_cycles, active_cycles, idle cycles = 1027821, 63631, 964190 
warps_exctd_sm 0 = 0 
warps_exctd_sm 1 = 160 
warps_exctd_sm 2 = 0 
warps_exctd_sm 3 = 224 
warps_exctd_sm 4 = 0 
warps_exctd_sm 5 = 224 
warps_exctd_sm 6 = 192 
warps_exctd_sm 7 = 224 
warps_exctd_sm 8 = 224 
warps_exctd_sm 9 = 224 
warps_exctd_sm 10 = 224 
warps_exctd_sm 11 = 224 
warps_exctd_sm 12 = 224 
warps_exctd_sm 13 = 224 
warps_exctd_sm 14 = 224 
warps_exctd_sm 15 = 256 
warps_exctd_sm 16 = 192 
warps_exctd_sm 17 = 224 
warps_exctd_sm 18 = 224 
warps_exctd_sm 19 = 224 
warps_exctd_sm 20 = 224 
warps_exctd_sm 21 = 256 
warps_exctd_sm 22 = 224 
warps_exctd_sm 23 = 256 
warps_exctd_sm 24 = 256 
warps_exctd_sm 25 = 224 
warps_exctd_sm 26 = 256 
warps_exctd_sm 27 = 256 
warps_exctd_sm 28 = 224 
warps_exctd_sm 29 = 224 
warps_exctd_sm 30 = 8672 
warps_exctd_sm 31 = 8480 
warps_exctd_sm 32 = 9344 
warps_exctd_sm 33 = 8640 
warps_exctd_sm 34 = 8320 
warps_exctd_sm 35 = 8704 
warps_exctd_sm 36 = 8480 
warps_exctd_sm 37 = 9280 
warps_exctd_sm 38 = 9344 
warps_exctd_sm 39 = 8416 
warps_exctd_sm 40 = 8608 
warps_exctd_sm 41 = 9568 
warps_exctd_sm 42 = 9088 
warps_exctd_sm 43 = 7616 
warps_exctd_sm 44 = 8992 
warps_exctd_sm 45 = 8384 
warps_exctd_sm 46 = 8800 
warps_exctd_sm 47 = 8832 
warps_exctd_sm 48 = 7936 
warps_exctd_sm 49 = 8896 
warps_exctd_sm 50 = 8864 
warps_exctd_sm 51 = 7776 
warps_exctd_sm 52 = 8064 
warps_exctd_sm 53 = 8608 
warps_exctd_sm 54 = 8640 
warps_exctd_sm 55 = 9120 
warps_exctd_sm 56 = 9280 
warps_exctd_sm 57 = 8768 
warps_exctd_sm 58 = 8224 
warps_exctd_sm 59 = 8480 
gpgpu_n_tot_thrd_icount = 128370880
gpgpu_n_tot_w_icount = 4011590
gpgpu_n_stall_shd_mem = 37001676
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 856227
gpgpu_n_mem_write_global = 17752
gpgpu_n_mem_texture = 321726
gpgpu_n_mem_const = 3271
gpgpu_n_load_insn  = 9130016
gpgpu_n_store_insn = 260224
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 4122752
gpgpu_n_const_mem_insn = 4382976
gpgpu_n_param_mem_insn = 1380352
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 68609
gpgpu_stall_shd_mem[c_mem][bk_conf] = 68609
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 31329919
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:66811875	W0_Idle:1591645	W0_Scoreboard:50923219	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:4011781
Warp Occupancy Distribution:
Stall:61408299	W0_Idle:37483	W0_Scoreboard:23681	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:199797
Warp Occupancy Distribution:
Stall:5403576	W0_Idle:1554162	W0_Scoreboard:50899538	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:3811984
warp_utilization0: 0.032527
warp_utilization1: 0.003240
warp_utilization2: 0.061813
traffic_breakdown_coretomem[CONST_ACC_R] = 26168 {8:3271,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 2141792 {8:267724,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 1647680 {40:6268,72:2576,136:8908,}
traffic_breakdown_coretomem[GLOBAL_ATOMIC] = 23809432 {40:584475,72:1834,136:2194,}
traffic_breakdown_coretomem[INST_ACC_R] = 9600 {8:1200,}
traffic_breakdown_coretomem[TEXTURE_ACC_R] = 2573808 {8:321726,}
traffic_breakdown_memtocore[CONST_ACC_R] = 235512 {72:3271,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 36410464 {136:267724,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 142016 {8:17752,}
traffic_breakdown_memtocore[GLOBAL_ATOMIC] = 23775920 {40:583651,72:1832,136:2191,}
traffic_breakdown_memtocore[INST_ACC_R] = 163200 {136:1200,}
traffic_breakdown_memtocore[TEXTURE_ACC_R] = 43754736 {136:321726,}
maxmrqlatency = 904 
maxdqlatency = 0 
maxmflatency = 10057 
averagemflatency = 826 
averagemflatency_1 = 872 
averagemflatency_2= 781 
averagemrqlatency_1 = 64 
averagemrqlatency_2 = 68 
max_icnt2mem_latency = 9434 
max_icnt2sh_latency = 1027820 
mrq_lat_table:384030 	13886 	23816 	45781 	108971 	179840 	233663 	181054 	47850 	1508 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	12313 	12793 	15034 	72920 	252140 	492339 	304989 	34710 	900 	7 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	112150 	65273 	132787 	84224 	119501 	240225 	293224 	138251 	13823 	456 	6 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	665825 	442392 	68479 	3641 	56 	0 	0 	0 	0 	0 	0 	0 	180 	768 	3490 	4438 	8876 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1 	10 	2017 	26 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        32        32        32        32        32        32        32        32        32        32         8         8        10        10        12         8 
dram[1]:        24        32        32        32        32        32        32        30        32        24         8         8        12        12         8         9 
dram[2]:        32        24        32        32        32        32        32        30        32        19         6         6         8         8        13        11 
dram[3]:        32        20        28        30        32        30        32        28        30        22         8         8         9        11         8         8 
dram[4]:        32        32        32        32        32        32        32        28        28        28        10         6         8        12        10        11 
dram[5]:        32        24        32        32        32        32        32        26        28        22         7        10         8        12         9         9 
maximum service time to same row:
dram[0]:      1247      1245      1295      1326      1201      1581      1270      1489      1602      1458      2180      2291      2175      2301      2487      2177 
dram[1]:       977      1363      1481      1400      1448      1292      1409      1184      1341      1296      2449      2343      2589      2115      2439      2044 
dram[2]:      1409       937      1281      1694      1156      1503      1330      1414      1651      1457      2269      2594      2391      2454      2235      2451 
dram[3]:      1576      1457      1232      1251      1381      1192      1369      1237      1374      1280      2372      2604      2338      2306      2371      2412 
dram[4]:      1327      1121      1477      1294      1349      1163      1303      1303      1156      1505      2269      2122      2269      2216      2276      2213 
dram[5]:      1348      1450      1194      1334      1118      1314      1421      1265      1140      1310      2029      2287      2082      2281      2285      2282 
average row accesses per activate:
dram[0]:  1.215830  1.163508  1.175542  1.174429  1.183412  1.162507  1.181476  1.168461  1.165467  1.138608  1.158730  1.157394  1.183713  1.156764  1.165536  1.149655 
dram[1]:  1.156265  1.158684  1.171579  1.168040  1.159492  1.168651  1.162745  1.164510  1.152565  1.155738  1.153776  1.152161  1.166345  1.166634  1.157559  1.165591 
dram[2]:  1.150747  1.169181  1.150119  1.176945  1.160243  1.264717  1.158723  1.203951  1.138568  1.146740  1.151211  1.159739  1.164457  1.185371  1.146923  1.189120 
dram[3]:  1.156638  1.155691  1.173497  1.168256  1.157345  1.175187  1.156310  1.176486  1.137908  1.145021  1.159023  1.157612  1.150792  1.148886  1.153231  1.167083 
dram[4]:  1.168643  1.158611  1.181880  1.167628  1.162139  1.169883  1.183645  1.167168  1.142158  1.139281  1.249008  1.162848  1.159282  1.152144  1.176426  1.157522 
dram[5]:  1.153374  1.156818  1.175295  1.165961  1.154485  1.168701  1.154247  1.172543  1.149514  1.154786  1.151588  1.155329  1.166864  1.165397  1.160209  1.162951 
average row locality = 1220399/1047085 = 1.165520
average row locality_1 = 870693/763888 = 1.139818
average row locality_2 = 349706/283197 = 1.234851
average row locality_3 = 0/0 = -nan
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      9693      8083      8087      7533      9104      7955      9074      8486      9380      7973      8021      7640      8419      7325      8008      7486 
dram[1]:      7945      7399      7910      7357      8006      8164      8236      8387      8439      8277      7170      7222      7426      7384      7561      7447 
dram[2]:      8108      8826      7355      8254      8435     10688      8360      9729      8217      8944      7448      8199      7754      8825      7303      8696 
dram[3]:      7317      7648      7651      7738      7999      8527      7965      8894      7973      8161      7464      7362      7415      6995      7404      7815 
dram[4]:      8535      7869      8821      7664      8703      8592      9336      8375      8696      8049      9628      7760      7865      7206      8513      7783 
dram[5]:      7783      7609      7750      7567      8063      8360      8053      8533      8486      8220      7438      7091      7773      7343      7372      7751 
total reads: 774653
bank skew: 10688/6995 = 1.53
chip skew: 135141/124328 = 1.09
number of total write accesses:
dram[0]:      6052      4562      4497      3945      5137      4063      5081      4540      5510      4201      5120      4780      5666      4570      5053      4521 
dram[1]:      4375      3875      4333      3843      4142      4302      4317      4482      4638      4502      4287      4348      4669      4630      4598      4470 
dram[2]:      4518      5205      3800      4590      4540      6697      4452      5692      4412      5147      4581      5335      4988      6068      4345      5710 
dram[3]:      3774      4110      4119      4149      4189      4669      4056      4926      4181      4385      4591      4490      4643      4248      4430      4819 
dram[4]:      4964      4308      5164      4080      4772      4685      5333      4416      4843      4286      6747      4879      5112      4456      5535      4790 
dram[5]:      4249      4039      4191      4005      4178      4470      4122      4604      4638      4448      4565      4237      5024      4595      4396      4717 
total reads: 445816
bank skew: 6747/3774 = 1.79
chip skew: 80080/69779 = 1.15
average mf latency per bank:
dram[0]:        903       769      1003       960       966       935       857       790       743       639       678       602       686       602       766       682
dram[1]:        736       769       882       979       910       905       769       794       637       654       563       576       574       572       648       676
dram[2]:        817      1218      1037      1359       984      2343       847      1195       695      1004       638       949       666       974       756      1123
dram[3]:        733       711       904       882       870       873       756       715       608       605       536       537       547       547       635       636
dram[4]:        949       813      1076       980      1083       992       941       808       801       669       900       627       743       631       838       751
dram[5]:        706       732       896       926       841       874       745       734       620       600       559       548       564       548       627       655
maximum mf latency per bank:
dram[0]:       6708      5873      6368      6919      9657      7104      9111      5389      5334      5757      5700      5963      6219      9588      7463      6175
dram[1]:       5249      5441      6059      6042      6931      6050      6645      6679      6191      6664      4145      6709      9590      6903      8250      5473
dram[2]:       7506      6528      5607      7403      5713      7700     10057      7705      4274      6814      5319      7018      5969      7989      5431      5637
dram[3]:       5338      5085      5079      4967      6092      6215      6191      6585      5066      5343      5705      4632      5610      5709      6191      5563
dram[4]:       5168      5246      6940      4781      7356      5662      4932      4624      4099      4699      5646      7706      6662      7404      7257      8139
dram[5]:       3832      4988      6244      6831      9480      7413      6095      6802      4388      4724      6596      6359      6975      7197      5144      5000
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1356723 n_nop=580230 n_act=179154 n_pre=179138 n_req=134173 n_req_1=75572 n_req_2=58601 n_req_3=0 n_rd=264504 n_write=153697 bw_util=0.3942 bw_util_1=0.2228 bw_util_2=0.1715 bw_util_3=0 blp=10.119891 blp_1= 3.691837 blp_2= 2.848689 blp_3= -nan
 n_activity=1352472 dram_eff=0.3955 dram_eff_1=0.2235 dram_eff_2=0.172 dram_eff_3=0
bk0: 19386a 418532i bk1: 16166a 564367i bk2: 16174a 562090i bk3: 15058a 616644i bk4: 18206a 436536i bk5: 15910a 559679i bk6: 18138a 418062i bk7: 16972a 460674i bk8: 18760a 460211i bk9: 15946a 593342i bk10: 16040a 504363i bk11: 15280a 529736i bk12: 16836a 417074i bk13: 14648a 535207i bk14: 16014a 456544i bk15: 14970a 513717i 
bw_dist = 0.223	0.171	0.000	0.603	0.003
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=14.1502
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1356723 n_nop=635003 n_act=167182 n_pre=167167 n_req=126193 n_req_1=68105 n_req_2=58088 n_req_3=0 n_rd=248655 n_write=138716 bw_util=0.3707 bw_util_1=0.2008 bw_util_2=0.1699 bw_util_3=0 blp=9.281522 blp_1= 3.509654 blp_2= 2.812234 blp_3= -nan
 n_activity=1335677 dram_eff=0.3766 dram_eff_1=0.2039 dram_eff_2=0.1726 dram_eff_3=0
bk0: 15890a 630585i bk1: 14798a 676272i bk2: 15820a 613063i bk3: 14712a 662811i bk4: 16012a 591564i bk5: 16328a 563932i bk6: 16472a 542854i bk7: 16773a 509541i bk8: 16876a 579071i bk9: 16554a 581030i bk10: 14340a 632921i bk11: 14444a 611138i bk12: 14852a 568366i bk13: 14768a 559174i bk14: 15122a 548917i bk15: 14894a 556876i 
bw_dist = 0.201	0.170	0.000	0.614	0.016
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=11.4488
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1356723 n_nop=559978 n_act=183638 n_pre=183625 n_req=137025 n_req_1=78338 n_req_2=58687 n_req_3=0 n_rd=270247 n_write=159235 bw_util=0.4026 bw_util_1=0.2309 bw_util_2=0.1717 bw_util_3=0 blp=10.456067 blp_1= 3.729231 blp_2= 2.871669 blp_3= -nan
 n_activity=1354990 dram_eff=0.4031 dram_eff_1=0.2312 dram_eff_2=0.1719 dram_eff_3=0
bk0: 16214a 585465i bk1: 17648a 481306i bk2: 14710a 642814i bk3: 16508a 529116i bk4: 16870a 508265i bk5: 21370a 241876i bk6: 16720a 472504i bk7: 19454a 297084i bk8: 16434a 580842i bk9: 17886a 475486i bk10: 14894a 563587i bk11: 16396a 454056i bk12: 15503a 490401i bk13: 17648a 342650i bk14: 14602a 533126i bk15: 17390a 345609i 
bw_dist = 0.231	0.172	0.000	0.596	0.001
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=15.4613
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1356723 n_nop=634506 n_act=167482 n_pre=167468 n_req=126159 n_req_1=68078 n_req_2=58081 n_req_3=0 n_rd=248638 n_write=138629 bw_util=0.3706 bw_util_1=0.2007 bw_util_2=0.1699 bw_util_3=0 blp=9.237430 blp_1= 3.498145 blp_2= 2.797618 blp_3= -nan
 n_activity=1337963 dram_eff=0.3758 dram_eff_1=0.2035 dram_eff_2=0.1723 dram_eff_3=0
bk0: 14634a 701362i bk1: 15296a 651622i bk2: 15300a 646097i bk3: 15476a 624748i bk4: 15998a 593803i bk5: 17054a 520850i bk6: 15930a 576741i bk7: 17788a 457346i bk8: 15946a 632074i bk9: 16322a 594342i bk10: 14928a 590862i bk11: 14716a 599917i bk12: 14830a 574873i bk13: 13990a 608846i bk14: 14804a 569419i bk15: 15626a 517469i 
bw_dist = 0.201	0.170	0.000	0.616	0.014
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=11.4177
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1356723 n_nop=572120 n_act=181007 n_pre=180996 n_req=135304 n_req_1=76644 n_req_2=58660 n_req_3=0 n_rd=266760 n_write=155840 bw_util=0.3976 bw_util_1=0.2259 bw_util_2=0.1716 bw_util_3=0 blp=10.275443 blp_1= 3.720226 blp_2= 2.872984 blp_3= -nan
 n_activity=1353187 dram_eff=0.3986 dram_eff_1=0.2265 dram_eff_2=0.1721 dram_eff_3=0
bk0: 17068a 535986i bk1: 15738a 592406i bk2: 17640a 482818i bk3: 15328a 601460i bk4: 17406a 476445i bk5: 17184a 463957i bk6: 18662a 372535i bk7: 16750a 467614i bk8: 17390a 534437i bk9: 16098a 586958i bk10: 19250a 321837i bk11: 15520a 504148i bk12: 15730a 478434i bk13: 14412a 548087i bk14: 17018a 384248i bk15: 15566a 471537i 
bw_dist = 0.226	0.172	0.000	0.600	0.003
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=14.7365
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1356723 n_nop=629113 n_act=168603 n_pre=168588 n_req=127034 n_req_1=68775 n_req_2=58259 n_req_3=0 n_rd=250371 n_write=140048 bw_util=0.3732 bw_util_1=0.2027 bw_util_2=0.1704 bw_util_3=0 blp=9.346723 blp_1= 3.538116 blp_2= 2.793131 blp_3= -nan
 n_activity=1340131 dram_eff=0.3778 dram_eff_1=0.2053 dram_eff_2=0.1725 dram_eff_3=0
bk0: 15566a 643780i bk1: 15218a 653220i bk2: 15500a 624283i bk3: 15130a 634454i bk4: 16126a 593645i bk5: 16718a 540370i bk6: 16106a 565408i bk7: 17065a 498444i bk8: 16972a 574149i bk9: 16438a 586927i bk10: 14876a 584080i bk11: 14182a 621735i bk12: 15546a 521747i bk13: 14682a 560616i bk14: 14744a 570848i bk15: 15502a 513600i 
bw_dist = 0.203	0.170	0.000	0.615	0.012
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=11.5866

========= L2 cache stats =========
L2_cache_bank[0]: Access = 105813, Miss = 69804, Miss_rate = 0.660, Pending_hits = 1890, Reservation_fails = 75038
L2_cache_bank[1]: Access = 95464, Miss = 62493, Miss_rate = 0.655, Pending_hits = 1147, Reservation_fails = 30790
L2_cache_bank[2]: Access = 97421, Miss = 62699, Miss_rate = 0.644, Pending_hits = 1077, Reservation_fails = 23882
L2_cache_bank[3]: Access = 95007, Miss = 61647, Miss_rate = 0.649, Pending_hits = 934, Reservation_fails = 22794
L2_cache_bank[4]: Access = 96053, Miss = 62992, Miss_rate = 0.656, Pending_hits = 1185, Reservation_fails = 14282
L2_cache_bank[5]: Access = 118623, Miss = 72179, Miss_rate = 0.608, Pending_hits = 1900, Reservation_fails = 92263
L2_cache_bank[6]: Access = 95344, Miss = 61198, Miss_rate = 0.642, Pending_hits = 1029, Reservation_fails = 15574
L2_cache_bank[7]: Access = 98387, Miss = 63160, Miss_rate = 0.642, Pending_hits = 1115, Reservation_fails = 22315
L2_cache_bank[8]: Access = 105925, Miss = 70107, Miss_rate = 0.662, Pending_hits = 1918, Reservation_fails = 74805
L2_cache_bank[9]: Access = 97400, Miss = 63307, Miss_rate = 0.650, Pending_hits = 1296, Reservation_fails = 27756
L2_cache_bank[10]: Access = 96429, Miss = 62723, Miss_rate = 0.650, Pending_hits = 1048, Reservation_fails = 18146
L2_cache_bank[11]: Access = 97699, Miss = 62483, Miss_rate = 0.640, Pending_hits = 1130, Reservation_fails = 22536
Cache L2_bank_000:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 105813, Miss = 69804 (0.66), PendingHit = 1890 (0.0179)
Cache L2_bank_001:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 95464, Miss = 62493 (0.655), PendingHit = 1147 (0.012)
Cache L2_bank_002:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 97421, Miss = 62699 (0.644), PendingHit = 1077 (0.0111)
Cache L2_bank_003:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 95007, Miss = 61647 (0.649), PendingHit = 934 (0.00983)
Cache L2_bank_004:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 96053, Miss = 62992 (0.656), PendingHit = 1185 (0.0123)
Cache L2_bank_005:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 118623, Miss = 72179 (0.608), PendingHit = 1900 (0.016)
Cache L2_bank_006:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 95344, Miss = 61198 (0.642), PendingHit = 1029 (0.0108)
Cache L2_bank_007:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 98387, Miss = 63160 (0.642), PendingHit = 1115 (0.0113)
Cache L2_bank_008:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 105925, Miss = 70107 (0.662), PendingHit = 1918 (0.0181)
Cache L2_bank_009:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 97400, Miss = 63307 (0.65), PendingHit = 1296 (0.0133)
Cache L2_bank_010:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 96429, Miss = 62723 (0.65), PendingHit = 1048 (0.0109)
Cache L2_bank_011:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 97699, Miss = 62483 (0.64), PendingHit = 1130 (0.0116)
L2 Cache Total Miss Rate = 0.646
Stream 1: L2 Cache Miss Rate = 0.738
Stream 2: L2 Cache Miss Rate = 0.556
Stream 1: Accesses  = 589962
Stream 1: Misses  = 435651
Stream 2: Accesses  = 609603
Stream 2: Misses  = 339141
Stream 1+2: Accesses  = 1199565
Stream 1+2: Misses  = 774792
Total Accesses  = 1199565
MPKI-CORES
CORE_L2MPKI_0	49.590
CORE_L2MPKI_1	61.852
CORE_L2MPKI_2	49.254
CORE_L2MPKI_3	65.627
CORE_L2MPKI_4	58.104
CORE_L2MPKI_5	70.270
CORE_L2MPKI_6	64.209
CORE_L2MPKI_7	68.257
CORE_L2MPKI_8	64.752
CORE_L2MPKI_9	72.672
CORE_L2MPKI_10	69.274
CORE_L2MPKI_11	71.144
CORE_L2MPKI_12	69.498
CORE_L2MPKI_13	72.828
CORE_L2MPKI_14	69.583
CORE_L2MPKI_15	72.443
CORE_L2MPKI_16	67.641
CORE_L2MPKI_17	71.820
CORE_L2MPKI_18	69.044
CORE_L2MPKI_19	73.240
CORE_L2MPKI_20	69.611
CORE_L2MPKI_21	71.958
CORE_L2MPKI_22	67.439
CORE_L2MPKI_23	74.662
CORE_L2MPKI_24	68.830
CORE_L2MPKI_25	72.613
CORE_L2MPKI_26	70.985
CORE_L2MPKI_27	71.924
CORE_L2MPKI_28	67.379
CORE_L2MPKI_29	67.533
CORE_L2MPKI_30	2.841
CORE_L2MPKI_31	2.908
CORE_L2MPKI_32	2.692
CORE_L2MPKI_33	2.876
CORE_L2MPKI_34	2.765
CORE_L2MPKI_35	2.711
CORE_L2MPKI_36	2.847
CORE_L2MPKI_37	2.776
CORE_L2MPKI_38	2.730
CORE_L2MPKI_39	2.736
CORE_L2MPKI_40	2.906
CORE_L2MPKI_41	2.776
CORE_L2MPKI_42	2.724
CORE_L2MPKI_43	3.062
CORE_L2MPKI_44	2.688
CORE_L2MPKI_45	2.820
CORE_L2MPKI_46	2.827
CORE_L2MPKI_47	2.745
CORE_L2MPKI_48	2.955
CORE_L2MPKI_49	2.827
CORE_L2MPKI_50	2.868
CORE_L2MPKI_51	3.047
CORE_L2MPKI_52	2.962
CORE_L2MPKI_53	2.730
CORE_L2MPKI_54	2.898
CORE_L2MPKI_55	2.714
CORE_L2MPKI_56	2.643
CORE_L2MPKI_57	2.694
CORE_L2MPKI_58	2.893
CORE_L2MPKI_59	2.785
Avg_MPKI_Stream1= 67.801
Avg_MPKI_Stream2= 2.815
MISSES-CORES
CORE_MISSES_0	7671
CORE_MISSES_1	10884
CORE_MISSES_2	7028
CORE_MISSES_3	13474
CORE_MISSES_4	8605
CORE_MISSES_5	14769
CORE_MISSES_6	11496
CORE_MISSES_7	14903
CORE_MISSES_8	12190
CORE_MISSES_9	16911
CORE_MISSES_10	13970
CORE_MISSES_11	15918
CORE_MISSES_12	14113
CORE_MISSES_13	17791
CORE_MISSES_14	15914
CORE_MISSES_15	18367
CORE_MISSES_16	13420
CORE_MISSES_17	15373
CORE_MISSES_18	15446
CORE_MISSES_19	16408
CORE_MISSES_20	15379
CORE_MISSES_21	17012
CORE_MISSES_22	13259
CORE_MISSES_23	18540
CORE_MISSES_24	15202
CORE_MISSES_25	16091
CORE_MISSES_26	17777
CORE_MISSES_27	18553
CORE_MISSES_28	16171
CORE_MISSES_29	13016
CORE_MISSES_30	11051
CORE_MISSES_31	11166
CORE_MISSES_32	11915
CORE_MISSES_33	11673
CORE_MISSES_34	10669
CORE_MISSES_35	10771
CORE_MISSES_36	11543
CORE_MISSES_37	11929
CORE_MISSES_38	11604
CORE_MISSES_39	10562
CORE_MISSES_40	11788
CORE_MISSES_41	12617
CORE_MISSES_42	11520
CORE_MISSES_43	10767
CORE_MISSES_44	11359
CORE_MISSES_45	10849
CORE_MISSES_46	11549
CORE_MISSES_47	11220
CORE_MISSES_48	10823
CORE_MISSES_49	11606
CORE_MISSES_50	11545
CORE_MISSES_51	10900
CORE_MISSES_52	10942
CORE_MISSES_53	10862
CORE_MISSES_54	11518
CORE_MISSES_55	11653
CORE_MISSES_56	11460
CORE_MISSES_57	11002
CORE_MISSES_58	11055
CORE_MISSES_59	11223
L2_MISSES = 774792
L2_total_cache_accesses = 1199565
L2_total_cache_misses = 774792
L2_total_cache_miss_rate = 0.6459
L2_total_cache_pending_hits = 15669
L2_total_cache_reservation_fails = 440181
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 147373
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 6793
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 701450
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 394500
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 2748
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 251
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 272
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 3223
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 251419
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 7673
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 62634
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 33700
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 6517
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 870
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 10365
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 5214
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 1047
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 82
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 71
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 3544
L2_cache_data_port_util = 0.235
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=4164568
icnt_total_pkts_simt_to_mem=1844147
statistics from finished app 2
-------------------------------------------------
gpu_ipc_1 =       5.0911
gpu_ipc_2 =     115.7520
gpu_tot_sim_cycle_stream_1 = 1314567
gpu_tot_sim_cycle_stream_2 = 1314558
gpu_sim_insn_1 = 6692640
gpu_sim_insn_2 = 152162752
gpu_sim_cycle = 1314568
gpu_sim_insn = 158855392
gpu_ipc =     120.8423
gpu_tot_sim_cycle = 1314568
gpu_tot_sim_insn = 158855392
gpu_tot_ipc =     120.8423
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 4152316
gpu_stall_icnt2sh    = 1598292
gpu_total_sim_rate=91823

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 2620810
	L1I_total_cache_misses = 10534
	L1I_total_cache_miss_rate = 0.0040
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 549
	L1D_cache_core[1]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 747
	L1D_cache_core[2]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 687
	L1D_cache_core[3]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 394
	L1D_cache_core[4]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 638
	L1D_cache_core[5]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 678
	L1D_cache_core[6]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 719
	L1D_cache_core[7]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 787
	L1D_cache_core[8]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 730
	L1D_cache_core[9]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 799
	L1D_cache_core[10]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 887
	L1D_cache_core[11]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 732
	L1D_cache_core[12]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 762
	L1D_cache_core[13]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 855
	L1D_cache_core[14]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 882
	L1D_cache_core[15]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 711
	L1D_cache_core[16]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 912
	L1D_cache_core[17]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 798
	L1D_cache_core[18]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 818
	L1D_cache_core[19]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1000
	L1D_cache_core[20]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 869
	L1D_cache_core[21]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 912
	L1D_cache_core[22]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 910
	L1D_cache_core[23]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 945
	L1D_cache_core[24]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 905
	L1D_cache_core[25]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1027
	L1D_cache_core[26]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 856
	L1D_cache_core[27]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 918
	L1D_cache_core[28]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 935
	L1D_cache_core[29]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 913
	L1D_cache_core[30]: Access = 11204, Miss = 11204, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 29812
	L1D_cache_core[31]: Access = 11921, Miss = 11921, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 24398
	L1D_cache_core[32]: Access = 12634, Miss = 12634, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 13700
	L1D_cache_core[33]: Access = 11776, Miss = 11776, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 22797
	L1D_cache_core[34]: Access = 11115, Miss = 11115, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 26697
	L1D_cache_core[35]: Access = 12025, Miss = 12025, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 19408
	L1D_cache_core[36]: Access = 11811, Miss = 11811, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 25609
	L1D_cache_core[37]: Access = 12368, Miss = 12368, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 20479
	L1D_cache_core[38]: Access = 12177, Miss = 12177, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 16489
	L1D_cache_core[39]: Access = 11939, Miss = 11939, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 18505
	L1D_cache_core[40]: Access = 12077, Miss = 12077, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 20160
	L1D_cache_core[41]: Access = 13225, Miss = 13225, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 14025
	L1D_cache_core[42]: Access = 12153, Miss = 12153, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 17482
	L1D_cache_core[43]: Access = 10556, Miss = 10556, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 35153
	L1D_cache_core[44]: Access = 11541, Miss = 11541, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 18027
	L1D_cache_core[45]: Access = 11558, Miss = 11558, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 25085
	L1D_cache_core[46]: Access = 12076, Miss = 12076, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 21046
	L1D_cache_core[47]: Access = 12508, Miss = 12508, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 12256
	L1D_cache_core[48]: Access = 11044, Miss = 11044, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 28622
	L1D_cache_core[49]: Access = 12202, Miss = 12202, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 18953
	L1D_cache_core[50]: Access = 11733, Miss = 11733, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 33132
	L1D_cache_core[51]: Access = 10758, Miss = 10758, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 23748
	L1D_cache_core[52]: Access = 10924, Miss = 10924, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 26854
	L1D_cache_core[53]: Access = 11668, Miss = 11668, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 27015
	L1D_cache_core[54]: Access = 10725, Miss = 10725, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 33060
	L1D_cache_core[55]: Access = 13023, Miss = 13023, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 13406
	L1D_cache_core[56]: Access = 12631, Miss = 12631, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 15750
	L1D_cache_core[57]: Access = 11698, Miss = 11698, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 28132
	L1D_cache_core[58]: Access = 11237, Miss = 11237, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 27811
	L1D_cache_core[59]: Access = 12138, Miss = 12138, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 17269
	L1D_total_cache_accesses = 356365
	L1D_total_cache_misses = 356365
	L1D_total_cache_miss_rate = 1.0000
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 699155
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.004
L1C_cache:
	L1C_total_cache_accesses = 224561
	L1C_total_cache_misses = 5732
	L1C_total_cache_miss_rate = 0.0255
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 71059
L1T_cache:
	L1T_total_cache_accesses = 1079550
	L1T_total_cache_misses = 403030
	L1T_total_cache_miss_rate = 0.3733
	L1T_total_cache_pending_hits = 676520
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 334175
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 662990
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 218829
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 5732
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 71059
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 676520
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 403030
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 22190
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 36165
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 2610276
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 10534
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
631, 37, 631, 51, 631, 32, 631, 32, 631, 32, 589, 32, 631, 32, 456, 32, 204, 32, 203, 32, 204, 32, 147, 19, 127, 32, 33, 11, 11, 19, 11, 11, 
shader 0 total_cycles, active_cycles, idle cycles = 1314568, 3119, 1311448 
shader 1 total_cycles, active_cycles, idle cycles = 1314568, 3664, 1310903 
shader 2 total_cycles, active_cycles, idle cycles = 1314568, 2938, 1311629 
shader 3 total_cycles, active_cycles, idle cycles = 1314568, 4202, 1310366 
shader 4 total_cycles, active_cycles, idle cycles = 1314568, 3056, 1311511 
shader 5 total_cycles, active_cycles, idle cycles = 1314568, 4041, 1310527 
shader 6 total_cycles, active_cycles, idle cycles = 1314568, 3587, 1310980 
shader 7 total_cycles, active_cycles, idle cycles = 1314568, 4326, 1310241 
shader 8 total_cycles, active_cycles, idle cycles = 1314568, 3705, 1310862 
shader 9 total_cycles, active_cycles, idle cycles = 1314568, 4487, 1310080 
shader 10 total_cycles, active_cycles, idle cycles = 1314568, 4091, 1310477 
shader 11 total_cycles, active_cycles, idle cycles = 1314568, 4404, 1310163 
shader 12 total_cycles, active_cycles, idle cycles = 1314568, 4005, 1310562 
shader 13 total_cycles, active_cycles, idle cycles = 1314568, 4699, 1309869 
shader 14 total_cycles, active_cycles, idle cycles = 1314568, 4506, 1310061 
shader 15 total_cycles, active_cycles, idle cycles = 1314568, 4945, 1309622 
shader 16 total_cycles, active_cycles, idle cycles = 1314568, 4013, 1310554 
shader 17 total_cycles, active_cycles, idle cycles = 1314568, 4250, 1310317 
shader 18 total_cycles, active_cycles, idle cycles = 1314568, 4487, 1310081 
shader 19 total_cycles, active_cycles, idle cycles = 1314568, 4435, 1310132 
shader 20 total_cycles, active_cycles, idle cycles = 1314568, 4255, 1310313 
shader 21 total_cycles, active_cycles, idle cycles = 1314568, 4551, 1310016 
shader 22 total_cycles, active_cycles, idle cycles = 1314568, 3966, 1310602 
shader 23 total_cycles, active_cycles, idle cycles = 1314568, 4833, 1309735 
shader 24 total_cycles, active_cycles, idle cycles = 1314568, 4383, 1310184 
shader 25 total_cycles, active_cycles, idle cycles = 1314568, 4336, 1310232 
shader 26 total_cycles, active_cycles, idle cycles = 1314568, 4832, 1309735 
shader 27 total_cycles, active_cycles, idle cycles = 1314568, 4944, 1309624 
shader 28 total_cycles, active_cycles, idle cycles = 1314568, 4704, 1309864 
shader 29 total_cycles, active_cycles, idle cycles = 1314568, 3880, 1310687 
shader 30 total_cycles, active_cycles, idle cycles = 1314568, 75474, 1239093 
shader 31 total_cycles, active_cycles, idle cycles = 1314568, 80445, 1234123 
shader 32 total_cycles, active_cycles, idle cycles = 1314568, 85173, 1229395 
shader 33 total_cycles, active_cycles, idle cycles = 1314568, 79045, 1235523 
shader 34 total_cycles, active_cycles, idle cycles = 1314568, 74614, 1239954 
shader 35 total_cycles, active_cycles, idle cycles = 1314568, 81188, 1233380 
shader 36 total_cycles, active_cycles, idle cycles = 1314568, 79126, 1235441 
shader 37 total_cycles, active_cycles, idle cycles = 1314568, 83289, 1231278 
shader 38 total_cycles, active_cycles, idle cycles = 1314568, 82067, 1232500 
shader 39 total_cycles, active_cycles, idle cycles = 1314568, 80120, 1234448 
shader 40 total_cycles, active_cycles, idle cycles = 1314568, 81268, 1233300 
shader 41 total_cycles, active_cycles, idle cycles = 1314568, 88957, 1225611 
shader 42 total_cycles, active_cycles, idle cycles = 1314568, 81566, 1233002 
shader 43 total_cycles, active_cycles, idle cycles = 1314568, 70599, 1243968 
shader 44 total_cycles, active_cycles, idle cycles = 1314568, 77870, 1236697 
shader 45 total_cycles, active_cycles, idle cycles = 1314568, 77411, 1237156 
shader 46 total_cycles, active_cycles, idle cycles = 1314568, 81255, 1233312 
shader 47 total_cycles, active_cycles, idle cycles = 1314568, 84180, 1230387 
shader 48 total_cycles, active_cycles, idle cycles = 1314568, 73856, 1240711 
shader 49 total_cycles, active_cycles, idle cycles = 1314568, 82391, 1232176 
shader 50 total_cycles, active_cycles, idle cycles = 1314568, 78716, 1235852 
shader 51 total_cycles, active_cycles, idle cycles = 1314568, 72335, 1242232 
shader 52 total_cycles, active_cycles, idle cycles = 1314568, 73478, 1241089 
shader 53 total_cycles, active_cycles, idle cycles = 1314568, 78188, 1236380 
shader 54 total_cycles, active_cycles, idle cycles = 1314568, 72128, 1242440 
shader 55 total_cycles, active_cycles, idle cycles = 1314568, 87639, 1226929 
shader 56 total_cycles, active_cycles, idle cycles = 1314568, 84789, 1229779 
shader 57 total_cycles, active_cycles, idle cycles = 1314568, 78592, 1235975 
shader 58 total_cycles, active_cycles, idle cycles = 1314568, 75484, 1239083 
shader 59 total_cycles, active_cycles, idle cycles = 1314568, 81239, 1233328 
warps_exctd_sm 0 = 192 
warps_exctd_sm 1 = 224 
warps_exctd_sm 2 = 224 
warps_exctd_sm 3 = 224 
warps_exctd_sm 4 = 224 
warps_exctd_sm 5 = 256 
warps_exctd_sm 6 = 224 
warps_exctd_sm 7 = 256 
warps_exctd_sm 8 = 224 
warps_exctd_sm 9 = 224 
warps_exctd_sm 10 = 224 
warps_exctd_sm 11 = 224 
warps_exctd_sm 12 = 224 
warps_exctd_sm 13 = 320 
warps_exctd_sm 14 = 288 
warps_exctd_sm 15 = 384 
warps_exctd_sm 16 = 256 
warps_exctd_sm 17 = 256 
warps_exctd_sm 18 = 256 
warps_exctd_sm 19 = 256 
warps_exctd_sm 20 = 256 
warps_exctd_sm 21 = 288 
warps_exctd_sm 22 = 224 
warps_exctd_sm 23 = 384 
warps_exctd_sm 24 = 256 
warps_exctd_sm 25 = 256 
warps_exctd_sm 26 = 352 
warps_exctd_sm 27 = 384 
warps_exctd_sm 28 = 352 
warps_exctd_sm 29 = 224 
warps_exctd_sm 30 = 10720 
warps_exctd_sm 31 = 11040 
warps_exctd_sm 32 = 11424 
warps_exctd_sm 33 = 10688 
warps_exctd_sm 34 = 10304 
warps_exctd_sm 35 = 11104 
warps_exctd_sm 36 = 10752 
warps_exctd_sm 37 = 11392 
warps_exctd_sm 38 = 11360 
warps_exctd_sm 39 = 10912 
warps_exctd_sm 40 = 10976 
warps_exctd_sm 41 = 11936 
warps_exctd_sm 42 = 11104 
warps_exctd_sm 43 = 9664 
warps_exctd_sm 44 = 10688 
warps_exctd_sm 45 = 10688 
warps_exctd_sm 46 = 11104 
warps_exctd_sm 47 = 11392 
warps_exctd_sm 48 = 10112 
warps_exctd_sm 49 = 11360 
warps_exctd_sm 50 = 10912 
warps_exctd_sm 51 = 9824 
warps_exctd_sm 52 = 10112 
warps_exctd_sm 53 = 10720 
warps_exctd_sm 54 = 10048 
warps_exctd_sm 55 = 11712 
warps_exctd_sm 56 = 11520 
warps_exctd_sm 57 = 10656 
warps_exctd_sm 58 = 10272 
warps_exctd_sm 59 = 10784 
gpgpu_n_tot_thrd_icount = 160515328
gpgpu_n_tot_w_icount = 5016104
gpgpu_n_stall_shd_mem = 47292198
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 1094713
gpgpu_n_mem_write_global = 22190
gpgpu_n_mem_texture = 403030
gpgpu_n_mem_const = 3557
gpgpu_n_load_insn  = 11429792
gpgpu_n_store_insn = 325280
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 5153440
gpgpu_n_const_mem_insn = 5478720
gpgpu_n_param_mem_insn = 1707232
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 71059
gpgpu_stall_shd_mem[c_mem][bk_conf] = 71059
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 40065308
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:85330412	W0_Idle:2174554	W0_Scoreboard:65226907	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:5016287
Warp Occupancy Distribution:
Stall:78436938	W0_Idle:152612	W0_Scoreboard:33223	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:251307
Warp Occupancy Distribution:
Stall:6893474	W0_Idle:2021942	W0_Scoreboard:65193684	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:4764980
warp_utilization0: 0.031799
warp_utilization1: 0.003186
warp_utilization2: 0.060412
traffic_breakdown_coretomem[CONST_ACC_R] = 28456 {8:3557,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 2673400 {8:334175,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 2059600 {40:7835,72:3220,136:11135,}
traffic_breakdown_coretomem[GLOBAL_ATOMIC] = 30750448 {40:755619,72:2239,136:2680,}
traffic_breakdown_coretomem[INST_ACC_R] = 11760 {8:1470,}
traffic_breakdown_coretomem[TEXTURE_ACC_R] = 3224240 {8:403030,}
traffic_breakdown_memtocore[CONST_ACC_R] = 256104 {72:3557,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 45447800 {136:334175,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 177520 {8:22190,}
traffic_breakdown_memtocore[GLOBAL_ATOMIC] = 30723152 {40:754940,72:2239,136:2679,}
traffic_breakdown_memtocore[INST_ACC_R] = 199920 {136:1470,}
traffic_breakdown_memtocore[TEXTURE_ACC_R] = 54812080 {136:403030,}
maxmrqlatency = 904 
maxdqlatency = 0 
maxmflatency = 10057 
averagemflatency = 841 
averagemflatency_1 = 883 
averagemflatency_2= 800 
averagemrqlatency_1 = 65 
averagemrqlatency_2 = 69 
max_icnt2mem_latency = 9434 
max_icnt2sh_latency = 1314567 
mrq_lat_table:488025 	17688 	30740 	58863 	139633 	233534 	305203 	238238 	63390 	1949 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	14269 	15030 	18438 	87934 	302695 	632955 	406554 	43823 	1094 	17 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	132665 	80035 	165395 	108808 	153899 	309621 	379998 	176769 	16966 	542 	12 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	868389 	546578 	81358 	4224 	70 	0 	0 	0 	0 	0 	0 	0 	180 	768 	3490 	4438 	8876 	4438 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1 	10 	2568 	49 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        32        32        32        32        32        32        32        32        32        32         8         8        12        10        12        10 
dram[1]:        24        32        32        32        32        32        32        30        32        24        10         8        12        12         9        11 
dram[2]:        32        24        32        32        32        32        32        30        32        19         6         6         8         9        13        11 
dram[3]:        32        20        28        30        32        30        32        28        30        22         8         8         9        11         9         8 
dram[4]:        32        32        32        32        32        32        32        28        28        28        10         6         8        12        10        11 
dram[5]:        32        24        32        32        32        32        32        26        28        22         7        10         8        12         9         9 
maximum service time to same row:
dram[0]:      1247      1245      1295      1326      1201      1581      1270      1489      1602      1458      2180      2291      2175      2301      2487      2177 
dram[1]:       977      1363      1481      1400      1448      1292      1409      1184      1341      1296      2449      2343      2589      2115      2439      2044 
dram[2]:      1409       937      1281      1694      1156      1503      1330      1414      1651      1457      2269      2594      2391      2454      2235      2451 
dram[3]:      1576      1457      1232      1251      1381      1192      1369      1237      1374      1280      2372      2604      2338      2306      2371      2412 
dram[4]:      1327      1121      1477      1294      1349      1163      1303      1303      1156      1505      2269      2122      2269      2216      2276      2213 
dram[5]:      1348      1450      1194      1334      1118      1314      1421      1265      1140      1310      2029      2287      2082      2281      2285      2282 
average row accesses per activate:
dram[0]:  1.207627  1.163246  1.169985  1.171298  1.179186  1.159078  1.180649  1.166283  1.161061  1.139086  1.161719  1.157937  1.180211  1.158672  1.165375  1.154940 
dram[1]:  1.155520  1.157011  1.169122  1.167108  1.158442  1.167270  1.161729  1.168093  1.152261  1.154175  1.154316  1.152946  1.162911  1.162976  1.160610  1.173688 
dram[2]:  1.153782  1.166265  1.149813  1.173375  1.159888  1.248573  1.159643  1.199474  1.137208  1.144940  1.152378  1.157568  1.162544  1.177302  1.152497  1.194185 
dram[3]:  1.152470  1.154016  1.169416  1.168400  1.155374  1.167608  1.160260  1.179440  1.137818  1.146293  1.160532  1.160950  1.149993  1.152477  1.159717  1.177210 
dram[4]:  1.166542  1.164675  1.180691  1.165039  1.161542  1.169628  1.182835  1.167263  1.144908  1.139714  1.235906  1.157868  1.158834  1.149446  1.179499  1.165691 
dram[5]:  1.151654  1.157022  1.167420  1.167943  1.150486  1.162030  1.155088  1.176334  1.145691  1.151359  1.151702  1.155058  1.167837  1.161195  1.164453  1.170845 
average row locality = 1577263/1354243 = 1.164682
average row locality_1 = 1139045/998831 = 1.140378
average row locality_2 = 438218/355412 = 1.232986
average row locality_3 = 0/0 = -nan
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:     12203     10373     10302      9657     11544     10325     11533     10811     11763     10247     10320      9764     10727      9513     10310      9775 
dram[1]:     10217      9472     10146      9486     10385     10485     10686     10772     10792     10544      9349      9469      9457      9515      9882      9849 
dram[2]:     10472     11211      9464     10548     10921     13334     10744     12311     10495     11194      9624     10367      9942     11044      9582     11170 
dram[3]:      9380      9789      9881     10012     10259     10902     10390     11465     10151     10350      9724      9539      9479      9199      9682     10247 
dram[4]:     10835     10170     11244      9826     11106     10935     11824     10785     10958     10291     12067      9839     10063      9284     10917     10170 
dram[5]:     10003      9722      9975      9789     10365     10623     10363     11067     10751     10370      9550      9145     10035      9398      9622     10264 
total reads: 993901
bank skew: 13334/9145 = 1.46
chip skew: 172423/160449 = 1.07
number of total write accesses:
dram[0]:      7683      5952      5797      5181      6543      5457      6551      5905      7052      5633      6741      6197      7296      6092      6532      5983 
dram[1]:      5765      5068      5650      5055      5532      5651      5788      5878      6152      5922      5777      5910      6026      6084      6091      6032 
dram[2]:      6004      6690      5011      5953      6020      8325      5876      7280      5842      6557      6076      6810      6514      7610      5790      7355 
dram[3]:      4989      5354      5429      5488      5446      6041      5489      6480      5527      5760      6166      5998      6039      5759      5893      6427 
dram[4]:      6382      5715      6660      5323      6158      6048      6795      5852      6266      5714      8496      6282      6630      5868      7114      6356 
dram[5]:      5595      5273      5519      5316      5491      5750      5449      6171      6054      5764      5983      5597      6602      5989      5807      6410 
total reads: 583403
bank skew: 8496/4989 = 1.70
chip skew: 103713/92285 = 1.12
average mf latency per bank:
dram[0]:        902       792       999       967       949       923       836       787       727       646       673       608       678       609       790       715
dram[1]:        756       792       890       986       890       908       763       786       638       657       573       586       579       585       675       700
dram[2]:        842      1222      1047      1352       986      2240       840      1172       703       994       653       942       681       969       786      1125
dram[3]:        760       738       906       882       871       875       744       717       609       608       550       550       560       564       665       668
dram[4]:        970       822      1074       967      1068       968       930       799       796       665       881       626       742       630       864       757
dram[5]:        738       757       904       917       844       869       749       734       630       606       568       555       577       559       664       679
maximum mf latency per bank:
dram[0]:       6708      5933      6941      6919      9657      7104      9111      5389      5367      5757      5700      5963      6219      9588      7463      6175
dram[1]:       5249      6736      6059      6042      6931      7684      6645      6978      6191      6734      6870      6709      9590      6903      8657      5473
dram[2]:       7506      9295      5607      7403      5713      7700     10057      7705      4813      6814      8006      7018      6146      7989      6687      5637
dram[3]:       5338      5085      5079      4967      8890      8869      6191      6832      5066      5343      5705      5213      5610      5709      6191      5563
dram[4]:       5168      5246      8275      4781      9430      5662      4932      4624      4099      4699      5646      8347      8075      7404      7257      8139
dram[5]:       4240      7930      6244      6831      9480      7413      6095      7037      4602      4724      6596      6359      8874      8582      5144      6743
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1735229 n_nop=734902 n_act=230979 n_pre=230965 n_req=171563 n_req_1=98182 n_req_2=73381 n_req_3=0 n_rd=338324 n_write=200059 bw_util=0.3942 bw_util_1=0.2263 bw_util_2=0.1679 bw_util_3=0 blp=10.256014 blp_1= 3.760026 blp_2= 2.822225 blp_3= -nan
 n_activity=1730817 dram_eff=0.3952 dram_eff_1=0.2269 dram_eff_2=0.1683 dram_eff_3=0
bk0: 24406a 542762i bk1: 20746a 708107i bk2: 20604a 714169i bk3: 19314a 772982i bk4: 23084a 556229i bk5: 20650a 679634i bk6: 23066a 524115i bk7: 21618a 576251i bk8: 23526a 588953i bk9: 20494a 728621i bk10: 20640a 619249i bk11: 19528a 664579i bk12: 21454a 523893i bk13: 19026a 650744i bk14: 20618a 570042i bk15: 19550a 621250i 
bw_dist = 0.226	0.168	0.000	0.603	0.003
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=14.3279
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1735229 n_nop=795082 n_act=217784 n_pre=217770 n_req=162850 n_req_1=89984 n_req_2=72866 n_req_3=0 n_rd=320984 n_write=183609 bw_util=0.3741 bw_util_1=0.2074 bw_util_2=0.1667 bw_util_3=0 blp=9.515712 blp_1= 3.587756 blp_2= 2.792312 blp_3= -nan
 n_activity=1713116 dram_eff=0.3789 dram_eff_1=0.2101 dram_eff_2=0.1688 dram_eff_3=0
bk0: 20434a 782851i bk1: 18942a 846716i bk2: 20290a 768317i bk3: 18972a 825022i bk4: 20770a 722810i bk5: 20964a 696729i bk6: 21368a 653186i bk7: 21542a 626675i bk8: 21584a 717861i bk9: 21086a 725217i bk10: 18698a 769719i bk11: 18938a 734876i bk12: 18914a 710606i bk13: 19030a 687399i bk14: 19758a 664237i bk15: 19694a 659158i 
bw_dist = 0.207	0.167	0.000	0.613	0.013
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=12.0401
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1735229 n_nop=712045 n_act=236063 n_pre=236050 n_req=174794 n_req_1=101283 n_req_2=73511 n_req_3=0 n_rd=344816 n_write=206255 bw_util=0.4016 bw_util_1=0.2334 bw_util_2=0.1681 bw_util_3=0 blp=10.568436 blp_1= 3.797472 blp_2= 2.849620 blp_3= -nan
 n_activity=1733425 dram_eff=0.402 dram_eff_1=0.2337 dram_eff_2=0.1683 dram_eff_3=0
bk0: 20944a 720009i bk1: 22420a 611336i bk2: 18928a 801160i bk3: 21094a 663282i bk4: 21838a 616363i bk5: 26668a 326304i bk6: 21486a 577865i bk7: 24622a 376311i bk8: 20986a 724510i bk9: 22386a 617295i bk10: 19248a 697678i bk11: 20730a 581599i bk12: 19878a 610043i bk13: 22086a 447703i bk14: 19164a 649676i bk15: 22338a 428170i 
bw_dist = 0.233	0.168	0.000	0.597	0.001
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=15.516
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1735229 n_nop=795086 n_act=217920 n_pre=217906 n_req=162766 n_req_1=89914 n_req_2=72852 n_req_3=0 n_rd=320882 n_write=183435 bw_util=0.3739 bw_util_1=0.2073 bw_util_2=0.1666 bw_util_3=0 blp=9.478924 blp_1= 3.572994 blp_2= 2.775565 blp_3= -nan
 n_activity=1715295 dram_eff=0.3782 dram_eff_1=0.2097 dram_eff_2=0.1686 dram_eff_3=0
bk0: 18760a 877361i bk1: 19578a 815686i bk2: 19760a 798181i bk3: 20024a 769736i bk4: 20518a 738572i bk5: 21802a 646489i bk6: 20776a 692478i bk7: 22928a 551084i bk8: 20302a 794146i bk9: 20698a 748516i bk10: 19448a 716909i bk11: 19076a 731708i bk12: 18958a 713160i bk13: 18396a 726683i bk14: 19364a 687851i bk15: 20494a 620582i 
bw_dist = 0.207	0.167	0.000	0.615	0.011
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=12.0072
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1735229 n_nop=727127 n_act=232641 n_pre=232625 n_req=172714 n_req_1=99245 n_req_2=73469 n_req_3=0 n_rd=340628 n_write=202208 bw_util=0.3969 bw_util_1=0.2288 bw_util_2=0.1681 bw_util_3=0 blp=10.380293 blp_1= 3.773839 blp_2= 2.840484 blp_3= -nan
 n_activity=1731598 dram_eff=0.3977 dram_eff_1=0.2293 dram_eff_2=0.1684 dram_eff_3=0
bk0: 21670a 682485i bk1: 20340a 733874i bk2: 22488a 608464i bk3: 19652a 751550i bk4: 22212a 599592i bk5: 21870a 589544i bk6: 23648a 475228i bk7: 21570a 572625i bk8: 21916a 678309i bk9: 20582a 724056i bk10: 24134a 423478i bk11: 19678a 641613i bk12: 20126a 598779i bk13: 18568a 679612i bk14: 21834a 485621i bk15: 20340a 566854i 
bw_dist = 0.229	0.168	0.000	0.601	0.002
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=14.8419
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1735229 n_nop=791059 n_act=218842 n_pre=218827 n_req=163351 n_req_1=90398 n_req_2=72953 n_req_3=0 n_rd=322081 n_write=184420 bw_util=0.3753 bw_util_1=0.2084 bw_util_2=0.1669 bw_util_3=0 blp=9.529780 blp_1= 3.595781 blp_2= 2.772558 blp_3= -nan
 n_activity=1717617 dram_eff=0.3791 dram_eff_1=0.2105 dram_eff_2=0.1686 dram_eff_3=0
bk0: 20006a 805335i bk1: 19444a 818507i bk2: 19950a 774934i bk3: 19578a 786642i bk4: 20730a 733015i bk5: 21246a 682220i bk6: 20726a 696808i bk7: 22134a 593411i bk8: 21501a 727330i bk9: 20740a 743099i bk10: 19100a 731897i bk11: 18290a 770476i bk12: 20068a 644645i bk13: 18796a 700850i bk14: 19244a 699583i bk15: 20528a 601491i 
bw_dist = 0.208	0.167	0.000	0.615	0.010
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=12.1045

========= L2 cache stats =========
L2_cache_bank[0]: Access = 133649, Miss = 88702, Miss_rate = 0.664, Pending_hits = 2235, Reservation_fails = 85009
L2_cache_bank[1]: Access = 121581, Miss = 80465, Miss_rate = 0.662, Pending_hits = 1462, Reservation_fails = 35816
L2_cache_bank[2]: Access = 124591, Miss = 80914, Miss_rate = 0.649, Pending_hits = 1382, Reservation_fails = 33506
L2_cache_bank[3]: Access = 121468, Miss = 79601, Miss_rate = 0.655, Pending_hits = 1224, Reservation_fails = 31288
L2_cache_bank[4]: Access = 122795, Miss = 81246, Miss_rate = 0.662, Pending_hits = 1476, Reservation_fails = 20290
L2_cache_bank[5]: Access = 147665, Miss = 91198, Miss_rate = 0.618, Pending_hits = 2302, Reservation_fails = 105695
L2_cache_bank[6]: Access = 121629, Miss = 78946, Miss_rate = 0.649, Pending_hits = 1324, Reservation_fails = 22542
L2_cache_bank[7]: Access = 125807, Miss = 81503, Miss_rate = 0.648, Pending_hits = 1409, Reservation_fails = 32360
L2_cache_bank[8]: Access = 133616, Miss = 89014, Miss_rate = 0.666, Pending_hits = 2327, Reservation_fails = 84712
L2_cache_bank[9]: Access = 123983, Miss = 81300, Miss_rate = 0.656, Pending_hits = 1590, Reservation_fails = 32614
L2_cache_bank[10]: Access = 123101, Miss = 80664, Miss_rate = 0.655, Pending_hits = 1356, Reservation_fails = 25278
L2_cache_bank[11]: Access = 124476, Miss = 80378, Miss_rate = 0.646, Pending_hits = 1471, Reservation_fails = 31968
Cache L2_bank_000:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 133649, Miss = 88702 (0.664), PendingHit = 2235 (0.0167)
Cache L2_bank_001:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 121581, Miss = 80465 (0.662), PendingHit = 1462 (0.012)
Cache L2_bank_002:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 124591, Miss = 80914 (0.649), PendingHit = 1382 (0.0111)
Cache L2_bank_003:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 121468, Miss = 79601 (0.655), PendingHit = 1224 (0.0101)
Cache L2_bank_004:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 122795, Miss = 81246 (0.662), PendingHit = 1476 (0.012)
Cache L2_bank_005:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 147665, Miss = 91198 (0.618), PendingHit = 2302 (0.0156)
Cache L2_bank_006:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 121629, Miss = 78946 (0.649), PendingHit = 1324 (0.0109)
Cache L2_bank_007:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 125807, Miss = 81503 (0.648), PendingHit = 1409 (0.0112)
Cache L2_bank_008:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 133616, Miss = 89014 (0.666), PendingHit = 2327 (0.0174)
Cache L2_bank_009:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 123983, Miss = 81300 (0.656), PendingHit = 1590 (0.0128)
Cache L2_bank_010:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 123101, Miss = 80664 (0.655), PendingHit = 1356 (0.011)
Cache L2_bank_011:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 124476, Miss = 80378 (0.646), PendingHit = 1471 (0.0118)
L2 Cache Total Miss Rate = 0.652
Stream 1: L2 Cache Miss Rate = 0.747
Stream 2: L2 Cache Miss Rate = 0.557
Stream 1: Accesses  = 762009
Stream 1: Misses  = 569036
Stream 2: Accesses  = 762352
Stream 2: Misses  = 424895
Stream 1+2: Accesses  = 1524361
Stream 1+2: Misses  = 993931
Total Accesses  = 1524361
MPKI-CORES
CORE_L2MPKI_0	56.647
CORE_L2MPKI_1	67.344
CORE_L2MPKI_2	55.237
CORE_L2MPKI_3	69.854
CORE_L2MPKI_4	63.364
CORE_L2MPKI_5	70.451
CORE_L2MPKI_6	67.762
CORE_L2MPKI_7	70.420
CORE_L2MPKI_8	68.348
CORE_L2MPKI_9	71.831
CORE_L2MPKI_10	70.943
CORE_L2MPKI_11	71.859
CORE_L2MPKI_12	72.193
CORE_L2MPKI_13	73.929
CORE_L2MPKI_14	71.067
CORE_L2MPKI_15	74.908
CORE_L2MPKI_16	70.999
CORE_L2MPKI_17	73.882
CORE_L2MPKI_18	71.382
CORE_L2MPKI_19	75.204
CORE_L2MPKI_20	72.475
CORE_L2MPKI_21	73.901
CORE_L2MPKI_22	71.487
CORE_L2MPKI_23	75.513
CORE_L2MPKI_24	71.563
CORE_L2MPKI_25	75.751
CORE_L2MPKI_26	73.259
CORE_L2MPKI_27	74.140
CORE_L2MPKI_28	70.701
CORE_L2MPKI_29	71.701
CORE_L2MPKI_30	2.829
CORE_L2MPKI_31	2.861
CORE_L2MPKI_32	2.710
CORE_L2MPKI_33	2.850
CORE_L2MPKI_34	2.796
CORE_L2MPKI_35	2.717
CORE_L2MPKI_36	2.862
CORE_L2MPKI_37	2.759
CORE_L2MPKI_38	2.734
CORE_L2MPKI_39	2.725
CORE_L2MPKI_40	2.860
CORE_L2MPKI_41	2.739
CORE_L2MPKI_42	2.825
CORE_L2MPKI_43	3.042
CORE_L2MPKI_44	2.848
CORE_L2MPKI_45	2.801
CORE_L2MPKI_46	2.794
CORE_L2MPKI_47	2.720
CORE_L2MPKI_48	2.910
CORE_L2MPKI_49	2.799
CORE_L2MPKI_50	2.845
CORE_L2MPKI_51	3.022
CORE_L2MPKI_52	2.913
CORE_L2MPKI_53	2.822
CORE_L2MPKI_54	3.067
CORE_L2MPKI_55	2.717
CORE_L2MPKI_56	2.652
CORE_L2MPKI_57	2.782
CORE_L2MPKI_58	2.858
CORE_L2MPKI_59	2.773
Avg_MPKI_Stream1= 70.604
Avg_MPKI_Stream2= 2.821
MISSES-CORES
CORE_MISSES_0	11237
CORE_MISSES_1	15710
CORE_MISSES_2	10321
CORE_MISSES_3	18694
CORE_MISSES_4	12314
CORE_MISSES_5	18121
CORE_MISSES_6	15465
CORE_MISSES_7	19409
CORE_MISSES_8	16117
CORE_MISSES_9	20531
CORE_MISSES_10	18486
CORE_MISSES_11	20162
CORE_MISSES_12	18412
CORE_MISSES_13	22129
CORE_MISSES_14	20399
CORE_MISSES_15	23599
CORE_MISSES_16	18144
CORE_MISSES_17	20006
CORE_MISSES_18	20405
CORE_MISSES_19	21252
CORE_MISSES_20	19646
CORE_MISSES_21	21430
CORE_MISSES_22	18056
CORE_MISSES_23	23258
CORE_MISSES_24	19985
CORE_MISSES_25	20929
CORE_MISSES_26	22559
CORE_MISSES_27	23350
CORE_MISSES_28	21190
CORE_MISSES_29	17720
CORE_MISSES_30	13512
CORE_MISSES_31	14570
CORE_MISSES_32	14617
CORE_MISSES_33	14268
CORE_MISSES_34	13208
CORE_MISSES_35	13969
CORE_MISSES_36	14341
CORE_MISSES_37	14552
CORE_MISSES_38	14205
CORE_MISSES_39	13822
CORE_MISSES_40	14716
CORE_MISSES_41	15433
CORE_MISSES_42	14591
CORE_MISSES_43	13599
CORE_MISSES_44	14040
CORE_MISSES_45	13728
CORE_MISSES_46	14376
CORE_MISSES_47	14500
CORE_MISSES_48	13608
CORE_MISSES_49	14599
CORE_MISSES_50	14176
CORE_MISSES_51	13843
CORE_MISSES_52	13550
CORE_MISSES_53	13971
CORE_MISSES_54	14006
CORE_MISSES_55	15081
CORE_MISSES_56	14237
CORE_MISSES_57	13847
CORE_MISSES_58	13661
CORE_MISSES_59	14269
L2_MISSES = 993931
L2_total_cache_accesses = 1524361
L2_total_cache_misses = 993931
L2_total_cache_miss_rate = 0.6520
L2_total_cache_pending_hits = 19558
L2_total_cache_reservation_fails = 541078
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 184534
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 8294
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 901286
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 484422
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 2934
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 284
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 339
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 3702
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 314064
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 9731
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 79235
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 42170
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 8053
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 1154
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 12983
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 6444
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 1287
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 95
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 88
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 4340
L2_cache_data_port_util = 0.236
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=5256228
icnt_total_pkts_simt_to_mem=2354592
statistics from finished app 2
-------------------------------------------------
gpu_ipc_1 =       5.0911
gpu_ipc_2 =     115.7520
gpu_tot_sim_cycle_stream_1 = 1314567
gpu_tot_sim_cycle_stream_2 = 1314558
gpu_sim_insn_1 = 6692640
gpu_sim_insn_2 = 152162752
gpu_sim_cycle = 1314568
gpu_sim_insn = 158855392
gpu_ipc =     120.8423
gpu_tot_sim_cycle = 1314568
gpu_tot_sim_insn = 158855392
gpu_tot_ipc =     120.8423
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 4152316
gpu_stall_icnt2sh    = 1598292
gpu_total_sim_rate=91823

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 2620810
	L1I_total_cache_misses = 10534
	L1I_total_cache_miss_rate = 0.0040
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 549
	L1D_cache_core[1]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 747
	L1D_cache_core[2]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 687
	L1D_cache_core[3]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 394
	L1D_cache_core[4]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 638
	L1D_cache_core[5]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 678
	L1D_cache_core[6]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 719
	L1D_cache_core[7]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 787
	L1D_cache_core[8]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 730
	L1D_cache_core[9]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 799
	L1D_cache_core[10]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 887
	L1D_cache_core[11]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 732
	L1D_cache_core[12]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 762
	L1D_cache_core[13]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 855
	L1D_cache_core[14]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 882
	L1D_cache_core[15]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 711
	L1D_cache_core[16]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 912
	L1D_cache_core[17]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 798
	L1D_cache_core[18]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 818
	L1D_cache_core[19]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1000
	L1D_cache_core[20]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 869
	L1D_cache_core[21]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 912
	L1D_cache_core[22]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 910
	L1D_cache_core[23]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 945
	L1D_cache_core[24]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 905
	L1D_cache_core[25]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1027
	L1D_cache_core[26]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 856
	L1D_cache_core[27]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 918
	L1D_cache_core[28]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 935
	L1D_cache_core[29]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 913
	L1D_cache_core[30]: Access = 11204, Miss = 11204, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 29812
	L1D_cache_core[31]: Access = 11921, Miss = 11921, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 24398
	L1D_cache_core[32]: Access = 12634, Miss = 12634, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 13700
	L1D_cache_core[33]: Access = 11776, Miss = 11776, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 22797
	L1D_cache_core[34]: Access = 11115, Miss = 11115, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 26697
	L1D_cache_core[35]: Access = 12025, Miss = 12025, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 19408
	L1D_cache_core[36]: Access = 11811, Miss = 11811, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 25609
	L1D_cache_core[37]: Access = 12368, Miss = 12368, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 20479
	L1D_cache_core[38]: Access = 12177, Miss = 12177, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 16489
	L1D_cache_core[39]: Access = 11939, Miss = 11939, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 18505
	L1D_cache_core[40]: Access = 12077, Miss = 12077, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 20160
	L1D_cache_core[41]: Access = 13225, Miss = 13225, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 14025
	L1D_cache_core[42]: Access = 12153, Miss = 12153, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 17482
	L1D_cache_core[43]: Access = 10556, Miss = 10556, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 35153
	L1D_cache_core[44]: Access = 11541, Miss = 11541, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 18027
	L1D_cache_core[45]: Access = 11558, Miss = 11558, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 25085
	L1D_cache_core[46]: Access = 12076, Miss = 12076, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 21046
	L1D_cache_core[47]: Access = 12508, Miss = 12508, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 12256
	L1D_cache_core[48]: Access = 11044, Miss = 11044, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 28622
	L1D_cache_core[49]: Access = 12202, Miss = 12202, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 18953
	L1D_cache_core[50]: Access = 11733, Miss = 11733, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 33132
	L1D_cache_core[51]: Access = 10758, Miss = 10758, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 23748
	L1D_cache_core[52]: Access = 10924, Miss = 10924, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 26854
	L1D_cache_core[53]: Access = 11668, Miss = 11668, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 27015
	L1D_cache_core[54]: Access = 10725, Miss = 10725, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 33060
	L1D_cache_core[55]: Access = 13023, Miss = 13023, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 13406
	L1D_cache_core[56]: Access = 12631, Miss = 12631, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 15750
	L1D_cache_core[57]: Access = 11698, Miss = 11698, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 28132
	L1D_cache_core[58]: Access = 11237, Miss = 11237, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 27811
	L1D_cache_core[59]: Access = 12138, Miss = 12138, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 17269
	L1D_total_cache_accesses = 356365
	L1D_total_cache_misses = 356365
	L1D_total_cache_miss_rate = 1.0000
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 699155
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.004
L1C_cache:
	L1C_total_cache_accesses = 224561
	L1C_total_cache_misses = 5732
	L1C_total_cache_miss_rate = 0.0255
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 71059
L1T_cache:
	L1T_total_cache_accesses = 1079550
	L1T_total_cache_misses = 403030
	L1T_total_cache_miss_rate = 0.3733
	L1T_total_cache_pending_hits = 676520
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 334175
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 662990
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 218829
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 5732
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 71059
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 676520
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 403030
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 22190
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 36165
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 2610276
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 10534
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
631, 37, 631, 51, 631, 32, 631, 32, 631, 32, 589, 32, 631, 32, 456, 32, 204, 32, 203, 32, 204, 32, 147, 19, 127, 32, 33, 11, 11, 19, 11, 11, 
shader 0 total_cycles, active_cycles, idle cycles = 1314568, 3119, 1311448 
shader 1 total_cycles, active_cycles, idle cycles = 1314568, 3664, 1310903 
shader 2 total_cycles, active_cycles, idle cycles = 1314568, 2938, 1311629 
shader 3 total_cycles, active_cycles, idle cycles = 1314568, 4202, 1310366 
shader 4 total_cycles, active_cycles, idle cycles = 1314568, 3056, 1311511 
shader 5 total_cycles, active_cycles, idle cycles = 1314568, 4041, 1310527 
shader 6 total_cycles, active_cycles, idle cycles = 1314568, 3587, 1310980 
shader 7 total_cycles, active_cycles, idle cycles = 1314568, 4326, 1310241 
shader 8 total_cycles, active_cycles, idle cycles = 1314568, 3705, 1310862 
shader 9 total_cycles, active_cycles, idle cycles = 1314568, 4487, 1310080 
shader 10 total_cycles, active_cycles, idle cycles = 1314568, 4091, 1310477 
shader 11 total_cycles, active_cycles, idle cycles = 1314568, 4404, 1310163 
shader 12 total_cycles, active_cycles, idle cycles = 1314568, 4005, 1310562 
shader 13 total_cycles, active_cycles, idle cycles = 1314568, 4699, 1309869 
shader 14 total_cycles, active_cycles, idle cycles = 1314568, 4506, 1310061 
shader 15 total_cycles, active_cycles, idle cycles = 1314568, 4945, 1309622 
shader 16 total_cycles, active_cycles, idle cycles = 1314568, 4013, 1310554 
shader 17 total_cycles, active_cycles, idle cycles = 1314568, 4250, 1310317 
shader 18 total_cycles, active_cycles, idle cycles = 1314568, 4487, 1310081 
shader 19 total_cycles, active_cycles, idle cycles = 1314568, 4435, 1310132 
shader 20 total_cycles, active_cycles, idle cycles = 1314568, 4255, 1310313 
shader 21 total_cycles, active_cycles, idle cycles = 1314568, 4551, 1310016 
shader 22 total_cycles, active_cycles, idle cycles = 1314568, 3966, 1310602 
shader 23 total_cycles, active_cycles, idle cycles = 1314568, 4833, 1309735 
shader 24 total_cycles, active_cycles, idle cycles = 1314568, 4383, 1310184 
shader 25 total_cycles, active_cycles, idle cycles = 1314568, 4336, 1310232 
shader 26 total_cycles, active_cycles, idle cycles = 1314568, 4832, 1309735 
shader 27 total_cycles, active_cycles, idle cycles = 1314568, 4944, 1309624 
shader 28 total_cycles, active_cycles, idle cycles = 1314568, 4704, 1309864 
shader 29 total_cycles, active_cycles, idle cycles = 1314568, 3880, 1310687 
shader 30 total_cycles, active_cycles, idle cycles = 1314568, 75474, 1239093 
shader 31 total_cycles, active_cycles, idle cycles = 1314568, 80445, 1234123 
shader 32 total_cycles, active_cycles, idle cycles = 1314568, 85173, 1229395 
shader 33 total_cycles, active_cycles, idle cycles = 1314568, 79045, 1235523 
shader 34 total_cycles, active_cycles, idle cycles = 1314568, 74614, 1239954 
shader 35 total_cycles, active_cycles, idle cycles = 1314568, 81188, 1233380 
shader 36 total_cycles, active_cycles, idle cycles = 1314568, 79126, 1235441 
shader 37 total_cycles, active_cycles, idle cycles = 1314568, 83289, 1231278 
shader 38 total_cycles, active_cycles, idle cycles = 1314568, 82067, 1232500 
shader 39 total_cycles, active_cycles, idle cycles = 1314568, 80120, 1234448 
shader 40 total_cycles, active_cycles, idle cycles = 1314568, 81268, 1233300 
shader 41 total_cycles, active_cycles, idle cycles = 1314568, 88957, 1225611 
shader 42 total_cycles, active_cycles, idle cycles = 1314568, 81566, 1233002 
shader 43 total_cycles, active_cycles, idle cycles = 1314568, 70599, 1243968 
shader 44 total_cycles, active_cycles, idle cycles = 1314568, 77870, 1236697 
shader 45 total_cycles, active_cycles, idle cycles = 1314568, 77411, 1237156 
shader 46 total_cycles, active_cycles, idle cycles = 1314568, 81255, 1233312 
shader 47 total_cycles, active_cycles, idle cycles = 1314568, 84180, 1230387 
shader 48 total_cycles, active_cycles, idle cycles = 1314568, 73856, 1240711 
shader 49 total_cycles, active_cycles, idle cycles = 1314568, 82391, 1232176 
shader 50 total_cycles, active_cycles, idle cycles = 1314568, 78716, 1235852 
shader 51 total_cycles, active_cycles, idle cycles = 1314568, 72335, 1242232 
shader 52 total_cycles, active_cycles, idle cycles = 1314568, 73478, 1241089 
shader 53 total_cycles, active_cycles, idle cycles = 1314568, 78188, 1236380 
shader 54 total_cycles, active_cycles, idle cycles = 1314568, 72128, 1242440 
shader 55 total_cycles, active_cycles, idle cycles = 1314568, 87639, 1226929 
shader 56 total_cycles, active_cycles, idle cycles = 1314568, 84789, 1229779 
shader 57 total_cycles, active_cycles, idle cycles = 1314568, 78592, 1235975 
shader 58 total_cycles, active_cycles, idle cycles = 1314568, 75484, 1239083 
shader 59 total_cycles, active_cycles, idle cycles = 1314568, 81239, 1233328 
warps_exctd_sm 0 = 192 
warps_exctd_sm 1 = 224 
warps_exctd_sm 2 = 224 
warps_exctd_sm 3 = 224 
warps_exctd_sm 4 = 224 
warps_exctd_sm 5 = 256 
warps_exctd_sm 6 = 224 
warps_exctd_sm 7 = 256 
warps_exctd_sm 8 = 224 
warps_exctd_sm 9 = 224 
warps_exctd_sm 10 = 224 
warps_exctd_sm 11 = 224 
warps_exctd_sm 12 = 224 
warps_exctd_sm 13 = 320 
warps_exctd_sm 14 = 288 
warps_exctd_sm 15 = 384 
warps_exctd_sm 16 = 256 
warps_exctd_sm 17 = 256 
warps_exctd_sm 18 = 256 
warps_exctd_sm 19 = 256 
warps_exctd_sm 20 = 256 
warps_exctd_sm 21 = 288 
warps_exctd_sm 22 = 224 
warps_exctd_sm 23 = 384 
warps_exctd_sm 24 = 256 
warps_exctd_sm 25 = 256 
warps_exctd_sm 26 = 352 
warps_exctd_sm 27 = 384 
warps_exctd_sm 28 = 352 
warps_exctd_sm 29 = 224 
warps_exctd_sm 30 = 10720 
warps_exctd_sm 31 = 11040 
warps_exctd_sm 32 = 11424 
warps_exctd_sm 33 = 10688 
warps_exctd_sm 34 = 10304 
warps_exctd_sm 35 = 11104 
warps_exctd_sm 36 = 10752 
warps_exctd_sm 37 = 11392 
warps_exctd_sm 38 = 11360 
warps_exctd_sm 39 = 10912 
warps_exctd_sm 40 = 10976 
warps_exctd_sm 41 = 11936 
warps_exctd_sm 42 = 11104 
warps_exctd_sm 43 = 9664 
warps_exctd_sm 44 = 10688 
warps_exctd_sm 45 = 10688 
warps_exctd_sm 46 = 11104 
warps_exctd_sm 47 = 11392 
warps_exctd_sm 48 = 10112 
warps_exctd_sm 49 = 11360 
warps_exctd_sm 50 = 10912 
warps_exctd_sm 51 = 9824 
warps_exctd_sm 52 = 10112 
warps_exctd_sm 53 = 10720 
warps_exctd_sm 54 = 10048 
warps_exctd_sm 55 = 11712 
warps_exctd_sm 56 = 11520 
warps_exctd_sm 57 = 10656 
warps_exctd_sm 58 = 10272 
warps_exctd_sm 59 = 10784 
gpgpu_n_tot_thrd_icount = 160515328
gpgpu_n_tot_w_icount = 5016104
gpgpu_n_stall_shd_mem = 47292198
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 1094713
gpgpu_n_mem_write_global = 22190
gpgpu_n_mem_texture = 403030
gpgpu_n_mem_const = 3557
gpgpu_n_load_insn  = 11429792
gpgpu_n_store_insn = 325280
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 5153440
gpgpu_n_const_mem_insn = 5478720
gpgpu_n_param_mem_insn = 1707232
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 71059
gpgpu_stall_shd_mem[c_mem][bk_conf] = 71059
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 40065308
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:85330412	W0_Idle:2174554	W0_Scoreboard:65226907	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:5016287
Warp Occupancy Distribution:
Stall:78436938	W0_Idle:152612	W0_Scoreboard:33223	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:251307
Warp Occupancy Distribution:
Stall:6893474	W0_Idle:2021942	W0_Scoreboard:65193684	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:4764980
warp_utilization0: 0.031799
warp_utilization1: 0.003186
warp_utilization2: 0.060412
traffic_breakdown_coretomem[CONST_ACC_R] = 28456 {8:3557,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 2673400 {8:334175,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 2059600 {40:7835,72:3220,136:11135,}
traffic_breakdown_coretomem[GLOBAL_ATOMIC] = 30750448 {40:755619,72:2239,136:2680,}
traffic_breakdown_coretomem[INST_ACC_R] = 11760 {8:1470,}
traffic_breakdown_coretomem[TEXTURE_ACC_R] = 3224240 {8:403030,}
traffic_breakdown_memtocore[CONST_ACC_R] = 256104 {72:3557,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 45447800 {136:334175,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 177520 {8:22190,}
traffic_breakdown_memtocore[GLOBAL_ATOMIC] = 30723152 {40:754940,72:2239,136:2679,}
traffic_breakdown_memtocore[INST_ACC_R] = 199920 {136:1470,}
traffic_breakdown_memtocore[TEXTURE_ACC_R] = 54812080 {136:403030,}
maxmrqlatency = 904 
maxdqlatency = 0 
maxmflatency = 10057 
averagemflatency = 841 
averagemflatency_1 = 883 
averagemflatency_2= 800 
averagemrqlatency_1 = 65 
averagemrqlatency_2 = 69 
max_icnt2mem_latency = 9434 
max_icnt2sh_latency = 1314567 
mrq_lat_table:488025 	17688 	30740 	58863 	139633 	233534 	305203 	238238 	63390 	1949 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	14269 	15030 	18438 	87934 	302695 	632955 	406554 	43823 	1094 	17 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	132665 	80035 	165395 	108808 	153899 	309621 	379998 	176769 	16966 	542 	12 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	868389 	546578 	81358 	4224 	70 	0 	0 	0 	0 	0 	0 	0 	180 	768 	3490 	4438 	8876 	4438 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1 	10 	2568 	49 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        32        32        32        32        32        32        32        32        32        32         8         8        12        10        12        10 
dram[1]:        24        32        32        32        32        32        32        30        32        24        10         8        12        12         9        11 
dram[2]:        32        24        32        32        32        32        32        30        32        19         6         6         8         9        13        11 
dram[3]:        32        20        28        30        32        30        32        28        30        22         8         8         9        11         9         8 
dram[4]:        32        32        32        32        32        32        32        28        28        28        10         6         8        12        10        11 
dram[5]:        32        24        32        32        32        32        32        26        28        22         7        10         8        12         9         9 
maximum service time to same row:
dram[0]:      1247      1245      1295      1326      1201      1581      1270      1489      1602      1458      2180      2291      2175      2301      2487      2177 
dram[1]:       977      1363      1481      1400      1448      1292      1409      1184      1341      1296      2449      2343      2589      2115      2439      2044 
dram[2]:      1409       937      1281      1694      1156      1503      1330      1414      1651      1457      2269      2594      2391      2454      2235      2451 
dram[3]:      1576      1457      1232      1251      1381      1192      1369      1237      1374      1280      2372      2604      2338      2306      2371      2412 
dram[4]:      1327      1121      1477      1294      1349      1163      1303      1303      1156      1505      2269      2122      2269      2216      2276      2213 
dram[5]:      1348      1450      1194      1334      1118      1314      1421      1265      1140      1310      2029      2287      2082      2281      2285      2282 
average row accesses per activate:
dram[0]:  1.207627  1.163246  1.169985  1.171298  1.179186  1.159078  1.180649  1.166283  1.161061  1.139086  1.161719  1.157937  1.180211  1.158672  1.165375  1.154940 
dram[1]:  1.155520  1.157011  1.169122  1.167108  1.158442  1.167270  1.161729  1.168093  1.152261  1.154175  1.154316  1.152946  1.162911  1.162976  1.160610  1.173688 
dram[2]:  1.153782  1.166265  1.149813  1.173375  1.159888  1.248573  1.159643  1.199474  1.137208  1.144940  1.152378  1.157568  1.162544  1.177302  1.152497  1.194185 
dram[3]:  1.152470  1.154016  1.169416  1.168400  1.155374  1.167608  1.160260  1.179440  1.137818  1.146293  1.160532  1.160950  1.149993  1.152477  1.159717  1.177210 
dram[4]:  1.166542  1.164675  1.180691  1.165039  1.161542  1.169628  1.182835  1.167263  1.144908  1.139714  1.235906  1.157868  1.158834  1.149446  1.179499  1.165691 
dram[5]:  1.151654  1.157022  1.167420  1.167943  1.150486  1.162030  1.155088  1.176334  1.145691  1.151359  1.151702  1.155058  1.167837  1.161195  1.164453  1.170845 
average row locality = 1577263/1354243 = 1.164682
average row locality_1 = 1139045/998831 = 1.140378
average row locality_2 = 438218/355412 = 1.232986
average row locality_3 = 0/0 = -nan
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:     12203     10373     10302      9657     11544     10325     11533     10811     11763     10247     10320      9764     10727      9513     10310      9775 
dram[1]:     10217      9472     10146      9486     10385     10485     10686     10772     10792     10544      9349      9469      9457      9515      9882      9849 
dram[2]:     10472     11211      9464     10548     10921     13334     10744     12311     10495     11194      9624     10367      9942     11044      9582     11170 
dram[3]:      9380      9789      9881     10012     10259     10902     10390     11465     10151     10350      9724      9539      9479      9199      9682     10247 
dram[4]:     10835     10170     11244      9826     11106     10935     11824     10785     10958     10291     12067      9839     10063      9284     10917     10170 
dram[5]:     10003      9722      9975      9789     10365     10623     10363     11067     10751     10370      9550      9145     10035      9398      9622     10264 
total reads: 993901
bank skew: 13334/9145 = 1.46
chip skew: 172423/160449 = 1.07
number of total write accesses:
dram[0]:      7683      5952      5797      5181      6543      5457      6551      5905      7052      5633      6741      6197      7296      6092      6532      5983 
dram[1]:      5765      5068      5650      5055      5532      5651      5788      5878      6152      5922      5777      5910      6026      6084      6091      6032 
dram[2]:      6004      6690      5011      5953      6020      8325      5876      7280      5842      6557      6076      6810      6514      7610      5790      7355 
dram[3]:      4989      5354      5429      5488      5446      6041      5489      6480      5527      5760      6166      5998      6039      5759      5893      6427 
dram[4]:      6382      5715      6660      5323      6158      6048      6795      5852      6266      5714      8496      6282      6630      5868      7114      6356 
dram[5]:      5595      5273      5519      5316      5491      5750      5449      6171      6054      5764      5983      5597      6602      5989      5807      6410 
total reads: 583403
bank skew: 8496/4989 = 1.70
chip skew: 103713/92285 = 1.12
average mf latency per bank:
dram[0]:        902       792       999       967       949       923       836       787       727       646       673       608       678       609       790       715
dram[1]:        756       792       890       986       890       908       763       786       638       657       573       586       579       585       675       700
dram[2]:        842      1222      1047      1352       986      2240       840      1172       703       994       653       942       681       969       786      1125
dram[3]:        760       738       906       882       871       875       744       717       609       608       550       550       560       564       665       668
dram[4]:        970       822      1074       967      1068       968       930       799       796       665       881       626       742       630       864       757
dram[5]:        738       757       904       917       844       869       749       734       630       606       568       555       577       559       664       679
maximum mf latency per bank:
dram[0]:       6708      5933      6941      6919      9657      7104      9111      5389      5367      5757      5700      5963      6219      9588      7463      6175
dram[1]:       5249      6736      6059      6042      6931      7684      6645      6978      6191      6734      6870      6709      9590      6903      8657      5473
dram[2]:       7506      9295      5607      7403      5713      7700     10057      7705      4813      6814      8006      7018      6146      7989      6687      5637
dram[3]:       5338      5085      5079      4967      8890      8869      6191      6832      5066      5343      5705      5213      5610      5709      6191      5563
dram[4]:       5168      5246      8275      4781      9430      5662      4932      4624      4099      4699      5646      8347      8075      7404      7257      8139
dram[5]:       4240      7930      6244      6831      9480      7413      6095      7037      4602      4724      6596      6359      8874      8582      5144      6743
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1735229 n_nop=734902 n_act=230979 n_pre=230965 n_req=171563 n_req_1=98182 n_req_2=73381 n_req_3=0 n_rd=338324 n_write=200059 bw_util=0.3942 bw_util_1=0.2263 bw_util_2=0.1679 bw_util_3=0 blp=10.256014 blp_1= 3.760026 blp_2= 2.822225 blp_3= -nan
 n_activity=1730817 dram_eff=0.3952 dram_eff_1=0.2269 dram_eff_2=0.1683 dram_eff_3=0
bk0: 24406a 542762i bk1: 20746a 708107i bk2: 20604a 714169i bk3: 19314a 772982i bk4: 23084a 556229i bk5: 20650a 679634i bk6: 23066a 524115i bk7: 21618a 576251i bk8: 23526a 588953i bk9: 20494a 728621i bk10: 20640a 619249i bk11: 19528a 664579i bk12: 21454a 523893i bk13: 19026a 650744i bk14: 20618a 570042i bk15: 19550a 621250i 
bw_dist = 0.226	0.168	0.000	0.603	0.003
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=14.3279
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1735229 n_nop=795082 n_act=217784 n_pre=217770 n_req=162850 n_req_1=89984 n_req_2=72866 n_req_3=0 n_rd=320984 n_write=183609 bw_util=0.3741 bw_util_1=0.2074 bw_util_2=0.1667 bw_util_3=0 blp=9.515712 blp_1= 3.587756 blp_2= 2.792312 blp_3= -nan
 n_activity=1713116 dram_eff=0.3789 dram_eff_1=0.2101 dram_eff_2=0.1688 dram_eff_3=0
bk0: 20434a 782851i bk1: 18942a 846716i bk2: 20290a 768317i bk3: 18972a 825022i bk4: 20770a 722810i bk5: 20964a 696729i bk6: 21368a 653186i bk7: 21542a 626675i bk8: 21584a 717861i bk9: 21086a 725217i bk10: 18698a 769719i bk11: 18938a 734876i bk12: 18914a 710606i bk13: 19030a 687399i bk14: 19758a 664237i bk15: 19694a 659158i 
bw_dist = 0.207	0.167	0.000	0.613	0.013
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=12.0401
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1735229 n_nop=712045 n_act=236063 n_pre=236050 n_req=174794 n_req_1=101283 n_req_2=73511 n_req_3=0 n_rd=344816 n_write=206255 bw_util=0.4016 bw_util_1=0.2334 bw_util_2=0.1681 bw_util_3=0 blp=10.568436 blp_1= 3.797472 blp_2= 2.849620 blp_3= -nan
 n_activity=1733425 dram_eff=0.402 dram_eff_1=0.2337 dram_eff_2=0.1683 dram_eff_3=0
bk0: 20944a 720009i bk1: 22420a 611336i bk2: 18928a 801160i bk3: 21094a 663282i bk4: 21838a 616363i bk5: 26668a 326304i bk6: 21486a 577865i bk7: 24622a 376311i bk8: 20986a 724510i bk9: 22386a 617295i bk10: 19248a 697678i bk11: 20730a 581599i bk12: 19878a 610043i bk13: 22086a 447703i bk14: 19164a 649676i bk15: 22338a 428170i 
bw_dist = 0.233	0.168	0.000	0.597	0.001
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=15.516
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1735229 n_nop=795086 n_act=217920 n_pre=217906 n_req=162766 n_req_1=89914 n_req_2=72852 n_req_3=0 n_rd=320882 n_write=183435 bw_util=0.3739 bw_util_1=0.2073 bw_util_2=0.1666 bw_util_3=0 blp=9.478924 blp_1= 3.572994 blp_2= 2.775565 blp_3= -nan
 n_activity=1715295 dram_eff=0.3782 dram_eff_1=0.2097 dram_eff_2=0.1686 dram_eff_3=0
bk0: 18760a 877361i bk1: 19578a 815686i bk2: 19760a 798181i bk3: 20024a 769736i bk4: 20518a 738572i bk5: 21802a 646489i bk6: 20776a 692478i bk7: 22928a 551084i bk8: 20302a 794146i bk9: 20698a 748516i bk10: 19448a 716909i bk11: 19076a 731708i bk12: 18958a 713160i bk13: 18396a 726683i bk14: 19364a 687851i bk15: 20494a 620582i 
bw_dist = 0.207	0.167	0.000	0.615	0.011
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=12.0072
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1735229 n_nop=727127 n_act=232641 n_pre=232625 n_req=172714 n_req_1=99245 n_req_2=73469 n_req_3=0 n_rd=340628 n_write=202208 bw_util=0.3969 bw_util_1=0.2288 bw_util_2=0.1681 bw_util_3=0 blp=10.380293 blp_1= 3.773839 blp_2= 2.840484 blp_3= -nan
 n_activity=1731598 dram_eff=0.3977 dram_eff_1=0.2293 dram_eff_2=0.1684 dram_eff_3=0
bk0: 21670a 682485i bk1: 20340a 733874i bk2: 22488a 608464i bk3: 19652a 751550i bk4: 22212a 599592i bk5: 21870a 589544i bk6: 23648a 475228i bk7: 21570a 572625i bk8: 21916a 678309i bk9: 20582a 724056i bk10: 24134a 423478i bk11: 19678a 641613i bk12: 20126a 598779i bk13: 18568a 679612i bk14: 21834a 485621i bk15: 20340a 566854i 
bw_dist = 0.229	0.168	0.000	0.601	0.002
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=14.8419
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1735229 n_nop=791059 n_act=218842 n_pre=218827 n_req=163351 n_req_1=90398 n_req_2=72953 n_req_3=0 n_rd=322081 n_write=184420 bw_util=0.3753 bw_util_1=0.2084 bw_util_2=0.1669 bw_util_3=0 blp=9.529780 blp_1= 3.595781 blp_2= 2.772558 blp_3= -nan
 n_activity=1717617 dram_eff=0.3791 dram_eff_1=0.2105 dram_eff_2=0.1686 dram_eff_3=0
bk0: 20006a 805335i bk1: 19444a 818507i bk2: 19950a 774934i bk3: 19578a 786642i bk4: 20730a 733015i bk5: 21246a 682220i bk6: 20726a 696808i bk7: 22134a 593411i bk8: 21501a 727330i bk9: 20740a 743099i bk10: 19100a 731897i bk11: 18290a 770476i bk12: 20068a 644645i bk13: 18796a 700850i bk14: 19244a 699583i bk15: 20528a 601491i 
bw_dist = 0.208	0.167	0.000	0.615	0.010
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=12.1045

========= L2 cache stats =========
L2_cache_bank[0]: Access = 133649, Miss = 88702, Miss_rate = 0.664, Pending_hits = 2235, Reservation_fails = 85009
L2_cache_bank[1]: Access = 121581, Miss = 80465, Miss_rate = 0.662, Pending_hits = 1462, Reservation_fails = 35816
L2_cache_bank[2]: Access = 124591, Miss = 80914, Miss_rate = 0.649, Pending_hits = 1382, Reservation_fails = 33506
L2_cache_bank[3]: Access = 121468, Miss = 79601, Miss_rate = 0.655, Pending_hits = 1224, Reservation_fails = 31288
L2_cache_bank[4]: Access = 122795, Miss = 81246, Miss_rate = 0.662, Pending_hits = 1476, Reservation_fails = 20290
L2_cache_bank[5]: Access = 147665, Miss = 91198, Miss_rate = 0.618, Pending_hits = 2302, Reservation_fails = 105695
L2_cache_bank[6]: Access = 121629, Miss = 78946, Miss_rate = 0.649, Pending_hits = 1324, Reservation_fails = 22542
L2_cache_bank[7]: Access = 125807, Miss = 81503, Miss_rate = 0.648, Pending_hits = 1409, Reservation_fails = 32360
L2_cache_bank[8]: Access = 133616, Miss = 89014, Miss_rate = 0.666, Pending_hits = 2327, Reservation_fails = 84712
L2_cache_bank[9]: Access = 123983, Miss = 81300, Miss_rate = 0.656, Pending_hits = 1590, Reservation_fails = 32614
L2_cache_bank[10]: Access = 123101, Miss = 80664, Miss_rate = 0.655, Pending_hits = 1356, Reservation_fails = 25278
L2_cache_bank[11]: Access = 124476, Miss = 80378, Miss_rate = 0.646, Pending_hits = 1471, Reservation_fails = 31968
Cache L2_bank_000:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 133649, Miss = 88702 (0.664), PendingHit = 2235 (0.0167)
Cache L2_bank_001:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 121581, Miss = 80465 (0.662), PendingHit = 1462 (0.012)
Cache L2_bank_002:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 124591, Miss = 80914 (0.649), PendingHit = 1382 (0.0111)
Cache L2_bank_003:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 121468, Miss = 79601 (0.655), PendingHit = 1224 (0.0101)
Cache L2_bank_004:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 122795, Miss = 81246 (0.662), PendingHit = 1476 (0.012)
Cache L2_bank_005:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 147665, Miss = 91198 (0.618), PendingHit = 2302 (0.0156)
Cache L2_bank_006:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 121629, Miss = 78946 (0.649), PendingHit = 1324 (0.0109)
Cache L2_bank_007:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 125807, Miss = 81503 (0.648), PendingHit = 1409 (0.0112)
Cache L2_bank_008:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 133616, Miss = 89014 (0.666), PendingHit = 2327 (0.0174)
Cache L2_bank_009:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 123983, Miss = 81300 (0.656), PendingHit = 1590 (0.0128)
Cache L2_bank_010:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 123101, Miss = 80664 (0.655), PendingHit = 1356 (0.011)
Cache L2_bank_011:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 124476, Miss = 80378 (0.646), PendingHit = 1471 (0.0118)
L2 Cache Total Miss Rate = 0.652
Stream 1: L2 Cache Miss Rate = 0.747
Stream 2: L2 Cache Miss Rate = 0.557
Stream 1: Accesses  = 762009
Stream 1: Misses  = 569036
Stream 2: Accesses  = 762352
Stream 2: Misses  = 424895
Stream 1+2: Accesses  = 1524361
Stream 1+2: Misses  = 993931
Total Accesses  = 1524361
MPKI-CORES
CORE_L2MPKI_0	56.647
CORE_L2MPKI_1	67.344
CORE_L2MPKI_2	55.237
CORE_L2MPKI_3	69.854
CORE_L2MPKI_4	63.364
CORE_L2MPKI_5	70.451
CORE_L2MPKI_6	67.762
CORE_L2MPKI_7	70.420
CORE_L2MPKI_8	68.348
CORE_L2MPKI_9	71.831
CORE_L2MPKI_10	70.943
CORE_L2MPKI_11	71.859
CORE_L2MPKI_12	72.193
CORE_L2MPKI_13	73.929
CORE_L2MPKI_14	71.067
CORE_L2MPKI_15	74.908
CORE_L2MPKI_16	70.999
CORE_L2MPKI_17	73.882
CORE_L2MPKI_18	71.382
CORE_L2MPKI_19	75.204
CORE_L2MPKI_20	72.475
CORE_L2MPKI_21	73.901
CORE_L2MPKI_22	71.487
CORE_L2MPKI_23	75.513
CORE_L2MPKI_24	71.563
CORE_L2MPKI_25	75.751
CORE_L2MPKI_26	73.259
CORE_L2MPKI_27	74.140
CORE_L2MPKI_28	70.701
CORE_L2MPKI_29	71.701
CORE_L2MPKI_30	2.829
CORE_L2MPKI_31	2.861
CORE_L2MPKI_32	2.710
CORE_L2MPKI_33	2.850
CORE_L2MPKI_34	2.796
CORE_L2MPKI_35	2.717
CORE_L2MPKI_36	2.862
CORE_L2MPKI_37	2.759
CORE_L2MPKI_38	2.734
CORE_L2MPKI_39	2.725
CORE_L2MPKI_40	2.860
CORE_L2MPKI_41	2.739
CORE_L2MPKI_42	2.825
CORE_L2MPKI_43	3.042
CORE_L2MPKI_44	2.848
CORE_L2MPKI_45	2.801
CORE_L2MPKI_46	2.794
CORE_L2MPKI_47	2.720
CORE_L2MPKI_48	2.910
CORE_L2MPKI_49	2.799
CORE_L2MPKI_50	2.845
CORE_L2MPKI_51	3.022
CORE_L2MPKI_52	2.913
CORE_L2MPKI_53	2.822
CORE_L2MPKI_54	3.067
CORE_L2MPKI_55	2.717
CORE_L2MPKI_56	2.652
CORE_L2MPKI_57	2.782
CORE_L2MPKI_58	2.858
CORE_L2MPKI_59	2.773
Avg_MPKI_Stream1= 70.604
Avg_MPKI_Stream2= 2.821
MISSES-CORES
CORE_MISSES_0	11237
CORE_MISSES_1	15710
CORE_MISSES_2	10321
CORE_MISSES_3	18694
CORE_MISSES_4	12314
CORE_MISSES_5	18121
CORE_MISSES_6	15465
CORE_MISSES_7	19409
CORE_MISSES_8	16117
CORE_MISSES_9	20531
CORE_MISSES_10	18486
CORE_MISSES_11	20162
CORE_MISSES_12	18412
CORE_MISSES_13	22129
CORE_MISSES_14	20399
CORE_MISSES_15	23599
CORE_MISSES_16	18144
CORE_MISSES_17	20006
CORE_MISSES_18	20405
CORE_MISSES_19	21252
CORE_MISSES_20	19646
CORE_MISSES_21	21430
CORE_MISSES_22	18056
CORE_MISSES_23	23258
CORE_MISSES_24	19985
CORE_MISSES_25	20929
CORE_MISSES_26	22559
CORE_MISSES_27	23350
CORE_MISSES_28	21190
CORE_MISSES_29	17720
CORE_MISSES_30	13512
CORE_MISSES_31	14570
CORE_MISSES_32	14617
CORE_MISSES_33	14268
CORE_MISSES_34	13208
CORE_MISSES_35	13969
CORE_MISSES_36	14341
CORE_MISSES_37	14552
CORE_MISSES_38	14205
CORE_MISSES_39	13822
CORE_MISSES_40	14716
CORE_MISSES_41	15433
CORE_MISSES_42	14591
CORE_MISSES_43	13599
CORE_MISSES_44	14040
CORE_MISSES_45	13728
CORE_MISSES_46	14376
CORE_MISSES_47	14500
CORE_MISSES_48	13608
CORE_MISSES_49	14599
CORE_MISSES_50	14176
CORE_MISSES_51	13843
CORE_MISSES_52	13550
CORE_MISSES_53	13971
CORE_MISSES_54	14006
CORE_MISSES_55	15081
CORE_MISSES_56	14237
CORE_MISSES_57	13847
CORE_MISSES_58	13661
CORE_MISSES_59	14269
L2_MISSES = 993931
L2_total_cache_accesses = 1524361
L2_total_cache_misses = 993931
L2_total_cache_miss_rate = 0.6520
L2_total_cache_pending_hits = 19558
L2_total_cache_reservation_fails = 541078
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 184534
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 8294
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 901286
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 484422
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 2934
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 284
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 339
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 3702
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 314064
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 9731
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 79235
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 42170
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 8053
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 1154
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 12983
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 6444
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 1287
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 95
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 88
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 4340
L2_cache_data_port_util = 0.236
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=5256228
icnt_total_pkts_simt_to_mem=2354592
statistics from finished app 2
-------------------------------------------------
gpu_ipc_1 =       5.0092
gpu_ipc_2 =     113.8168
gpu_tot_sim_cycle_stream_1 = 1604310
gpu_tot_sim_cycle_stream_2 = 1604299
gpu_sim_insn_1 = 8036320
gpu_sim_insn_2 = 182596256
gpu_sim_cycle = 1604311
gpu_sim_insn = 190632576
gpu_ipc =     118.8252
gpu_tot_sim_cycle = 1604311
gpu_tot_sim_insn = 190632576
gpu_tot_ipc =     118.8252
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 5260742
gpu_stall_icnt2sh    = 1849476
gpu_total_sim_rate=93264

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 3144423
	L1I_total_cache_misses = 12137
	L1I_total_cache_miss_rate = 0.0039
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 549
	L1D_cache_core[1]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 747
	L1D_cache_core[2]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 687
	L1D_cache_core[3]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 394
	L1D_cache_core[4]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 638
	L1D_cache_core[5]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 678
	L1D_cache_core[6]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 719
	L1D_cache_core[7]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 787
	L1D_cache_core[8]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 730
	L1D_cache_core[9]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 799
	L1D_cache_core[10]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 887
	L1D_cache_core[11]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 732
	L1D_cache_core[12]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 762
	L1D_cache_core[13]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 855
	L1D_cache_core[14]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 882
	L1D_cache_core[15]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 711
	L1D_cache_core[16]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 912
	L1D_cache_core[17]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 798
	L1D_cache_core[18]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 818
	L1D_cache_core[19]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1000
	L1D_cache_core[20]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 869
	L1D_cache_core[21]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 912
	L1D_cache_core[22]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 910
	L1D_cache_core[23]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 945
	L1D_cache_core[24]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 905
	L1D_cache_core[25]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1027
	L1D_cache_core[26]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 856
	L1D_cache_core[27]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 918
	L1D_cache_core[28]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 935
	L1D_cache_core[29]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 913
	L1D_cache_core[30]: Access = 14018, Miss = 14018, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 31429
	L1D_cache_core[31]: Access = 13860, Miss = 13860, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 33352
	L1D_cache_core[32]: Access = 15138, Miss = 15138, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 19260
	L1D_cache_core[33]: Access = 13843, Miss = 13843, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 33228
	L1D_cache_core[34]: Access = 14043, Miss = 14043, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 28057
	L1D_cache_core[35]: Access = 14438, Miss = 14438, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 23871
	L1D_cache_core[36]: Access = 14240, Miss = 14240, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 37887
	L1D_cache_core[37]: Access = 14767, Miss = 14767, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 23820
	L1D_cache_core[38]: Access = 14799, Miss = 14799, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 20953
	L1D_cache_core[39]: Access = 14260, Miss = 14260, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 22603
	L1D_cache_core[40]: Access = 14598, Miss = 14598, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 26431
	L1D_cache_core[41]: Access = 15633, Miss = 15633, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 19964
	L1D_cache_core[42]: Access = 14855, Miss = 14855, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 18489
	L1D_cache_core[43]: Access = 12954, Miss = 12954, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 38871
	L1D_cache_core[44]: Access = 14064, Miss = 14064, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 22783
	L1D_cache_core[45]: Access = 13738, Miss = 13738, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 28447
	L1D_cache_core[46]: Access = 14083, Miss = 14083, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 25753
	L1D_cache_core[47]: Access = 14991, Miss = 14991, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 17051
	L1D_cache_core[48]: Access = 13105, Miss = 13105, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 38868
	L1D_cache_core[49]: Access = 14440, Miss = 14440, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 25759
	L1D_cache_core[50]: Access = 14662, Miss = 14662, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 34260
	L1D_cache_core[51]: Access = 13000, Miss = 13000, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 30342
	L1D_cache_core[52]: Access = 13346, Miss = 13346, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 31566
	L1D_cache_core[53]: Access = 14014, Miss = 14014, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 33289
	L1D_cache_core[54]: Access = 13227, Miss = 13227, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 38039
	L1D_cache_core[55]: Access = 14588, Miss = 14588, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 25219
	L1D_cache_core[56]: Access = 15337, Miss = 15337, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 16665
	L1D_cache_core[57]: Access = 13722, Miss = 13722, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 34355
	L1D_cache_core[58]: Access = 13743, Miss = 13743, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 34176
	L1D_cache_core[59]: Access = 13828, Miss = 13828, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 27790
	L1D_total_cache_accesses = 427254
	L1D_total_cache_misses = 427254
	L1D_total_cache_miss_rate = 1.0000
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 866852
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.004
L1C_cache:
	L1C_total_cache_accesses = 269030
	L1C_total_cache_misses = 5974
	L1C_total_cache_miss_rate = 0.0222
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 71059
L1T_cache:
	L1T_total_cache_accesses = 1295460
	L1T_total_cache_misses = 483268
	L1T_total_cache_miss_rate = 0.3730
	L1T_total_cache_pending_hits = 812192
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 400626
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 820384
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 263056
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 5974
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 71059
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 812192
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 483268
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 26628
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 46468
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 3132286
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 12137
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
631, 37, 631, 56, 631, 32, 631, 32, 631, 32, 631, 32, 631, 32, 631, 32, 470, 32, 451, 32, 451, 32, 413, 19, 361, 32, 279, 11, 109, 19, 19, 11, 
shader 0 total_cycles, active_cycles, idle cycles = 1604311, 4037, 1600274 
shader 1 total_cycles, active_cycles, idle cycles = 1604311, 4490, 1599821 
shader 2 total_cycles, active_cycles, idle cycles = 1604311, 3785, 1600526 
shader 3 total_cycles, active_cycles, idle cycles = 1604311, 5031, 1599280 
shader 4 total_cycles, active_cycles, idle cycles = 1604311, 3757, 1600554 
shader 5 total_cycles, active_cycles, idle cycles = 1604311, 4877, 1599434 
shader 6 total_cycles, active_cycles, idle cycles = 1604311, 4376, 1599934 
shader 7 total_cycles, active_cycles, idle cycles = 1604311, 5210, 1599101 
shader 8 total_cycles, active_cycles, idle cycles = 1604311, 4479, 1599832 
shader 9 total_cycles, active_cycles, idle cycles = 1604311, 5311, 1599000 
shader 10 total_cycles, active_cycles, idle cycles = 1604311, 4858, 1599453 
shader 11 total_cycles, active_cycles, idle cycles = 1604311, 5145, 1599165 
shader 12 total_cycles, active_cycles, idle cycles = 1604311, 4756, 1599555 
shader 13 total_cycles, active_cycles, idle cycles = 1604311, 5619, 1598692 
shader 14 total_cycles, active_cycles, idle cycles = 1604311, 5451, 1598859 
shader 15 total_cycles, active_cycles, idle cycles = 1604311, 5872, 1598439 
shader 16 total_cycles, active_cycles, idle cycles = 1604311, 4836, 1599475 
shader 17 total_cycles, active_cycles, idle cycles = 1604311, 5181, 1599129 
shader 18 total_cycles, active_cycles, idle cycles = 1604311, 5274, 1599036 
shader 19 total_cycles, active_cycles, idle cycles = 1604311, 5308, 1599003 
shader 20 total_cycles, active_cycles, idle cycles = 1604311, 5122, 1599188 
shader 21 total_cycles, active_cycles, idle cycles = 1604311, 5446, 1598865 
shader 22 total_cycles, active_cycles, idle cycles = 1604311, 4852, 1599458 
shader 23 total_cycles, active_cycles, idle cycles = 1604311, 5738, 1598573 
shader 24 total_cycles, active_cycles, idle cycles = 1604311, 5193, 1599118 
shader 25 total_cycles, active_cycles, idle cycles = 1604311, 5087, 1599223 
shader 26 total_cycles, active_cycles, idle cycles = 1604311, 5640, 1598670 
shader 27 total_cycles, active_cycles, idle cycles = 1604311, 5797, 1598514 
shader 28 total_cycles, active_cycles, idle cycles = 1604311, 5541, 1598770 
shader 29 total_cycles, active_cycles, idle cycles = 1604311, 4752, 1599559 
shader 30 total_cycles, active_cycles, idle cycles = 1604311, 94360, 1509951 
shader 31 total_cycles, active_cycles, idle cycles = 1604311, 93528, 1510782 
shader 32 total_cycles, active_cycles, idle cycles = 1604311, 102052, 1502258 
shader 33 total_cycles, active_cycles, idle cycles = 1604311, 92898, 1511412 
shader 34 total_cycles, active_cycles, idle cycles = 1604311, 94398, 1509913 
shader 35 total_cycles, active_cycles, idle cycles = 1604311, 97473, 1506838 
shader 36 total_cycles, active_cycles, idle cycles = 1604311, 95107, 1509203 
shader 37 total_cycles, active_cycles, idle cycles = 1604311, 99487, 1504824 
shader 38 total_cycles, active_cycles, idle cycles = 1604311, 99588, 1504723 
shader 39 total_cycles, active_cycles, idle cycles = 1604311, 95783, 1508527 
shader 40 total_cycles, active_cycles, idle cycles = 1604311, 98330, 1505981 
shader 41 total_cycles, active_cycles, idle cycles = 1604311, 105093, 1499217 
shader 42 total_cycles, active_cycles, idle cycles = 1604311, 99850, 1504461 
shader 43 total_cycles, active_cycles, idle cycles = 1604311, 86695, 1517615 
shader 44 total_cycles, active_cycles, idle cycles = 1604311, 94932, 1509378 
shader 45 total_cycles, active_cycles, idle cycles = 1604311, 92061, 1512250 
shader 46 total_cycles, active_cycles, idle cycles = 1604311, 94749, 1509562 
shader 47 total_cycles, active_cycles, idle cycles = 1604311, 100850, 1503460 
shader 48 total_cycles, active_cycles, idle cycles = 1604311, 87621, 1516690 
shader 49 total_cycles, active_cycles, idle cycles = 1604311, 97527, 1506783 
shader 50 total_cycles, active_cycles, idle cycles = 1604311, 98500, 1505811 
shader 51 total_cycles, active_cycles, idle cycles = 1604311, 87282, 1517028 
shader 52 total_cycles, active_cycles, idle cycles = 1604311, 89783, 1514528 
shader 53 total_cycles, active_cycles, idle cycles = 1604311, 93993, 1510317 
shader 54 total_cycles, active_cycles, idle cycles = 1604311, 88926, 1515384 
shader 55 total_cycles, active_cycles, idle cycles = 1604311, 98194, 1506116 
shader 56 total_cycles, active_cycles, idle cycles = 1604311, 102992, 1501319 
shader 57 total_cycles, active_cycles, idle cycles = 1604311, 92216, 1512095 
shader 58 total_cycles, active_cycles, idle cycles = 1604311, 92337, 1511974 
shader 59 total_cycles, active_cycles, idle cycles = 1604311, 92376, 1511935 
warps_exctd_sm 0 = 256 
warps_exctd_sm 1 = 288 
warps_exctd_sm 2 = 224 
warps_exctd_sm 3 = 384 
warps_exctd_sm 4 = 224 
warps_exctd_sm 5 = 352 
warps_exctd_sm 6 = 224 
warps_exctd_sm 7 = 416 
warps_exctd_sm 8 = 224 
warps_exctd_sm 9 = 448 
warps_exctd_sm 10 = 416 
warps_exctd_sm 11 = 416 
warps_exctd_sm 12 = 352 
warps_exctd_sm 13 = 448 
warps_exctd_sm 14 = 448 
warps_exctd_sm 15 = 480 
warps_exctd_sm 16 = 384 
warps_exctd_sm 17 = 416 
warps_exctd_sm 18 = 448 
warps_exctd_sm 19 = 448 
warps_exctd_sm 20 = 416 
warps_exctd_sm 21 = 448 
warps_exctd_sm 22 = 384 
warps_exctd_sm 23 = 448 
warps_exctd_sm 24 = 416 
warps_exctd_sm 25 = 416 
warps_exctd_sm 26 = 480 
warps_exctd_sm 27 = 480 
warps_exctd_sm 28 = 448 
warps_exctd_sm 29 = 352 
warps_exctd_sm 30 = 13184 
warps_exctd_sm 31 = 13024 
warps_exctd_sm 32 = 13728 
warps_exctd_sm 33 = 12736 
warps_exctd_sm 34 = 12864 
warps_exctd_sm 35 = 13344 
warps_exctd_sm 36 = 12960 
warps_exctd_sm 37 = 13664 
warps_exctd_sm 38 = 13632 
warps_exctd_sm 39 = 13088 
warps_exctd_sm 40 = 13312 
warps_exctd_sm 41 = 14176 
warps_exctd_sm 42 = 13472 
warps_exctd_sm 43 = 11904 
warps_exctd_sm 44 = 13024 
warps_exctd_sm 45 = 12672 
warps_exctd_sm 46 = 12864 
warps_exctd_sm 47 = 13664 
warps_exctd_sm 48 = 12000 
warps_exctd_sm 49 = 13408 
warps_exctd_sm 50 = 13472 
warps_exctd_sm 51 = 11872 
warps_exctd_sm 52 = 12256 
warps_exctd_sm 53 = 12928 
warps_exctd_sm 54 = 12352 
warps_exctd_sm 55 = 13248 
warps_exctd_sm 56 = 13888 
warps_exctd_sm 57 = 12640 
warps_exctd_sm 58 = 12576 
warps_exctd_sm 59 = 12384 
gpgpu_n_tot_thrd_icount = 192622208
gpgpu_n_tot_w_icount = 6019444
gpgpu_n_stall_shd_mem = 57714150
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 1330428
gpgpu_n_mem_write_global = 26628
gpgpu_n_mem_texture = 483268
gpgpu_n_mem_const = 3744
gpgpu_n_load_insn  = 13726432
gpgpu_n_store_insn = 390336
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 6184128
gpgpu_n_const_mem_insn = 6574464
gpgpu_n_param_mem_insn = 2034496
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 71059
gpgpu_stall_shd_mem[c_mem][bk_conf] = 71059
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 48922319
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:101151935	W0_Idle:5588091	W0_Scoreboard:79757667	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:6019627
Warp Occupancy Distribution:
Stall:92749059	W0_Idle:3112931	W0_Scoreboard:95019	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:301651
Warp Occupancy Distribution:
Stall:8402876	W0_Idle:2475160	W0_Scoreboard:79662648	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:5717976
warp_utilization0: 0.031268
warp_utilization1: 0.003134
warp_utilization2: 0.059402
traffic_breakdown_coretomem[CONST_ACC_R] = 29952 {8:3744,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 3205008 {8:400626,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 2471520 {40:9402,72:3864,136:13362,}
traffic_breakdown_coretomem[GLOBAL_ATOMIC] = 37558064 {40:924335,72:2482,136:2985,}
traffic_breakdown_coretomem[INST_ACC_R] = 13920 {8:1740,}
traffic_breakdown_coretomem[TEXTURE_ACC_R] = 3866144 {8:483268,}
traffic_breakdown_memtocore[CONST_ACC_R] = 269568 {72:3744,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 54485136 {136:400626,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 213024 {8:26628,}
traffic_breakdown_memtocore[GLOBAL_ATOMIC] = 37533112 {40:923713,72:2481,136:2985,}
traffic_breakdown_memtocore[INST_ACC_R] = 236640 {136:1740,}
traffic_breakdown_memtocore[TEXTURE_ACC_R] = 65724448 {136:483268,}
maxmrqlatency = 904 
maxdqlatency = 0 
maxmflatency = 10057 
averagemflatency = 854 
averagemflatency_1 = 891 
averagemflatency_2= 815 
averagemrqlatency_1 = 65 
averagemrqlatency_2 = 70 
max_icnt2mem_latency = 9434 
max_icnt2sh_latency = 1604310 
mrq_lat_table:593455 	21495 	37667 	72002 	170343 	287295 	377200 	295032 	78368 	2295 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	16677 	17514 	21596 	103065 	353340 	767694 	507336 	54866 	1329 	24 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	155561 	95342 	200536 	131518 	184473 	370625 	467043 	219013 	20774 	659 	15 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	1071579 	647228 	93206 	4728 	72 	0 	0 	0 	0 	0 	0 	0 	180 	768 	3490 	4438 	8876 	8876 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1 	10 	3101 	95 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        32        32        32        32        32        32        32        32        32        32         8         8        12        10        12        10 
dram[1]:        24        32        32        32        32        32        32        30        32        24        10         8        12        12         9        11 
dram[2]:        32        24        32        32        32        32        32        30        32        19         6         6         8         9        15        11 
dram[3]:        32        20        28        30        32        30        32        28        30        22         8         8         9        11         9         8 
dram[4]:        32        32        32        32        32        32        32        28        28        28        10         7         8        12        10        11 
dram[5]:        32        24        32        32        32        32        32        26        28        22         7        10         8        12         9        11 
maximum service time to same row:
dram[0]:      1247      1245      1295      1326      1201      1581      1270      1489      1602      1458      2180      2291      2175      2301      2487      2177 
dram[1]:      1009      1363      1481      1400      1448      1292      1409      1184      1341      1296      2449      2343      2589      2115      2439      2044 
dram[2]:      1409       937      1281      1694      1156      1503      1330      1414      1651      1457      2269      2594      2391      2454      2235      2451 
dram[3]:      1576      1457      1232      1251      1381      1192      1369      1237      1374      1280      2372      2604      2338      2306      2371      2412 
dram[4]:      1327      1121      1477      1294      1349      1163      1303      1303      1156      1505      2269      2122      2269      2216      2276      2213 
dram[5]:      1348      1450      1194      1334      1118      1314      1421      1265      1140      1310      2029      2287      2082      2281      2285      2282 
average row accesses per activate:
dram[0]:  1.200405  1.160675  1.166518  1.172272  1.175605  1.156164  1.181279  1.170264  1.159415  1.141072  1.161476  1.158649  1.178448  1.157704  1.169960  1.159033 
dram[1]:  1.155293  1.159735  1.165423  1.163483  1.157720  1.166041  1.163135  1.168543  1.152450  1.151234  1.151762  1.156420  1.160409  1.163084  1.163979  1.176257 
dram[2]:  1.154663  1.165367  1.153455  1.172902  1.159935  1.239327  1.160635  1.197450  1.139814  1.147213  1.151969  1.158696  1.159528  1.176284  1.157255  1.193788 
dram[3]:  1.150540  1.154236  1.165292  1.166860  1.152696  1.164037  1.162208  1.181852  1.137331  1.146174  1.159027  1.160885  1.151967  1.153021  1.162579  1.179967 
dram[4]:  1.165796  1.162363  1.176573  1.166323  1.159841  1.164632  1.180914  1.165573  1.144213  1.138630  1.225856  1.157690  1.160229  1.153917  1.184932  1.173617 
dram[5]:  1.153837  1.160854  1.165837  1.166656  1.149965  1.160794  1.158700  1.174636  1.144179  1.150102  1.150820  1.154436  1.163620  1.158067  1.169285  1.182250 
average row locality = 1935152/1661928 = 1.164402
average row locality_1 = 1408648/1234397 = 1.141163
average row locality_2 = 526504/427531 = 1.231499
average row locality_3 = 0/0 = -nan
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:     14552     12626     12508     11854     13979     12592     14037     13241     14090     12471     12542     11946     12999     11615     12729     12127 
dram[1]:     12438     11663     12372     11639     12679     12854     13065     13151     13059     12699     11372     11608     11633     11652     12175     12220 
dram[2]:     12795     13608     11640     12922     13380     15980     13081     14924     12746     13507     11843     12695     12079     13337     11842     13681 
dram[3]:     11469     12002     12009     12317     12558     13268     12821     13936     12323     12532     11956     11674     11629     11345     12015     12694 
dram[4]:     13157     12366     13568     12055     13493     13317     14325     13159     13223     12502     14471     11933     12255     11475     13428     12599 
dram[5]:     12157     11943     12303     12024     12672     13047     12827     13536     12941     12562     11779     11151     12167     11400     12019     12802 
total reads: 1213451
bank skew: 15980/11151 = 1.43
chip skew: 210060/196279 = 1.07
number of total write accesses:
dram[0]:      9169      7326      7073      6446      7987      6746      8073      7365      8590      7073      8267      7707      8907      7523      8120      7485 
dram[1]:      7098      6380      6988      6267      6839      7027      7193      7297      7640      7306      7123      7373      7530      7559      7530      7529 
dram[2]:      7437      8203      6257      7361      7471      9950      7251      8934      7317      8089      7609      8459      7982      9232      7198      8995 
dram[3]:      6201      6692      6639      6834      6790      7390      6952      7998      6910      7165      7715      7433      7521      7244      7371      7992 
dram[4]:      7825      7036      8048      6619      7550      7389      8347      7263      7755      7163     10230      7693      8172      7398      8753      7918 
dram[5]:      6894      6597      6910      6604      6792      7181      6952      7665      7462      7191      7532      6909      8073      7323      7338      8087 
total reads: 721797
bank skew: 10230/6201 = 1.65
chip skew: 127745/114679 = 1.11
average mf latency per bank:
dram[0]:        907       811      1000       969       941       917       824       776       718       642       671       611       677       615       802       735
dram[1]:        773       820       885       989       879       904       745       782       629       653       573       592       577       593       688       720
dram[2]:        868      1244      1055      1356       979      2128       830      1157       706       991       661       953       684       973       818      1146
dram[3]:        784       767       919       896       860       877       734       723       606       612       559       568       564       573       689       701
dram[4]:        986       839      1079       965      1052       948       903       792       787       656       858       630       738       630       876       770
dram[5]:        763       772       903       913       837       857       734       727       622       601       569       561       576       564       684       700
maximum mf latency per bank:
dram[0]:       6708      5933      8333      6919      9657      7104      9111      5389      5367      5757      5700      6918      6219      9588      7463      6175
dram[1]:       6441      6736      6606      6042      6931      7684      6645      6978      6191      6734      6870      6709      9590      8143      8657      6335
dram[2]:       7506      9295      5607      7403      6736      7978     10057      7705      6391      6814      8006      7018      6146      7989      6687      5637
dram[3]:       5338      5085      6286      6025      8890      8869      6191      6832      5674      5427      5705      5213      5610      5709      6191      5563
dram[4]:       5570      5876      8275      5380      9430      5662      4932      4624      5990      6080      5846      8463      8075      7404      8658      8139
dram[5]:       6083      7930      8894      6831      9480      7413      8553      7037      5112      4724      8399      8386      8874      8582      5144      6743
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2117690 n_nop=894582 n_act=282498 n_pre=282483 n_req=208787 n_req_1=120696 n_req_2=88091 n_req_3=0 n_rd=411794 n_write=246333 bw_util=0.3931 bw_util_1=0.228 bw_util_2=0.1651 bw_util_3=0 blp=10.306676 blp_1= 3.789844 blp_2= 2.798444 blp_3= -nan
 n_activity=2112674 dram_eff=0.394 dram_eff_1=0.2285 dram_eff_2=0.1655 dram_eff_3=0
bk0: 29100a 686606i bk1: 25252a 855845i bk2: 25014a 874106i bk3: 23706a 929952i bk4: 27956a 679427i bk5: 25184a 819561i bk6: 28074a 629865i bk7: 26482a 687989i bk8: 28178a 727918i bk9: 24940a 875306i bk10: 25084a 750486i bk11: 23892a 797293i bk12: 25996a 637460i bk13: 23230a 783388i bk14: 25452a 672965i bk15: 24254a 736342i 
bw_dist = 0.228	0.165	0.000	0.605	0.002
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=14.3851
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2117690 n_nop=961514 n_act=267836 n_pre=267823 n_req=199081 n_req_1=111546 n_req_2=87535 n_req_3=0 n_rd=392517 n_write=228000 bw_util=0.3747 bw_util_1=0.2107 bw_util_2=0.1641 bw_util_3=0 blp=9.619264 blp_1= 3.630499 blp_2= 2.768373 blp_3= -nan
 n_activity=2093617 dram_eff=0.379 dram_eff_1=0.2131 dram_eff_2=0.166 dram_eff_3=0
bk0: 24874a 946002i bk1: 23322a 1011878i bk2: 24744a 925702i bk3: 23276a 991322i bk4: 25358a 870618i bk5: 25708a 827195i bk6: 26125a 783779i bk7: 26300a 744645i bk8: 26114a 867753i bk9: 25398a 880843i bk10: 22744a 932625i bk11: 23208a 881887i bk12: 23264a 841800i bk13: 23298a 819064i bk14: 24350a 789342i bk15: 24434a 773918i 
bw_dist = 0.211	0.164	0.000	0.614	0.011
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=12.2769
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2117690 n_nop=865774 n_act=288875 n_pre=288862 n_req=212917 n_req_1=124580 n_req_2=88337 n_req_3=0 n_rd=420094 n_write=254085 bw_util=0.4008 bw_util_1=0.2353 bw_util_2=0.1656 bw_util_3=0 blp=10.641660 blp_1= 3.846866 blp_2= 2.829868 blp_3= -nan
 n_activity=2115823 dram_eff=0.4012 dram_eff_1=0.2355 dram_eff_2=0.1657 dram_eff_3=0
bk0: 25590a 868587i bk1: 27216a 740578i bk2: 23280a 955429i bk3: 25844a 799492i bk4: 26760a 732237i bk5: 31954a 414662i bk6: 26160a 698428i bk7: 29848a 456379i bk8: 25492a 867054i bk9: 27008a 750582i bk10: 23686a 824793i bk11: 25388a 689562i bk12: 24156a 741335i bk13: 26670a 547222i bk14: 23680a 773357i bk15: 27362a 513349i 
bw_dist = 0.235	0.166	0.000	0.598	0.001
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=15.5423
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2117690 n_nop=959251 n_act=268532 n_pre=268521 n_req=199330 n_req_1=111732 n_req_2=87598 n_req_3=0 n_rd=393072 n_write=228314 bw_util=0.3752 bw_util_1=0.211 bw_util_2=0.1642 bw_util_3=0 blp=9.604246 blp_1= 3.627175 blp_2= 2.749833 blp_3= -nan
 n_activity=2096238 dram_eff=0.379 dram_eff_1=0.2132 dram_eff_2=0.1659 dram_eff_3=0
bk0: 22938a 1057943i bk1: 24004a 979786i bk2: 24016a 970540i bk3: 24628a 914757i bk4: 25116a 876961i bk5: 26534a 779952i bk6: 25638a 811781i bk7: 27872a 660174i bk8: 24642a 955579i bk9: 25062a 901929i bk10: 23912a 852598i bk11: 23348a 878255i bk12: 23254a 849646i bk13: 22690a 861025i bk14: 24030a 808965i bk15: 25388a 728282i 
bw_dist = 0.211	0.164	0.000	0.615	0.010
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=12.3169
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2117690 n_nop=884984 n_act=284569 n_pre=284555 n_req=210201 n_req_1=121973 n_req_2=88228 n_req_3=0 n_rd=414619 n_write=248963 bw_util=0.3957 bw_util_1=0.2304 bw_util_2=0.1654 bw_util_3=0 blp=10.425328 blp_1= 3.806383 blp_2= 2.815529 blp_3= -nan
 n_activity=2113577 dram_eff=0.3965 dram_eff_1=0.2308 dram_eff_2=0.1657 dram_eff_3=0
bk0: 26314a 829212i bk1: 24730a 894267i bk2: 27136a 748888i bk3: 24110a 904219i bk4: 26985a 725941i bk5: 26634a 717414i bk6: 28646a 581633i bk7: 26318a 687745i bk8: 26446a 825068i bk9: 25000a 868192i bk10: 28942a 529925i bk11: 23860a 788158i bk12: 24510a 722882i bk13: 22943a 802630i bk14: 26848a 583396i bk15: 25197a 665343i 
bw_dist = 0.230	0.165	0.000	0.602	0.002
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=14.8668
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2117690 n_nop=954220 n_act=269600 n_pre=269586 n_req=200100 n_req_1=112414 n_req_2=87686 n_req_3=0 n_rd=394636 n_write=229648 bw_util=0.3767 bw_util_1=0.2123 bw_util_2=0.1644 bw_util_3=0 blp=9.659682 blp_1= 3.645303 blp_2= 2.757032 blp_3= -nan
 n_activity=2098840 dram_eff=0.3801 dram_eff_1=0.2142 dram_eff_2=0.1658 dram_eff_3=0
bk0: 24314a 978387i bk1: 23886a 982037i bk2: 24606a 923777i bk3: 24048a 941729i bk4: 25342a 876568i bk5: 26092a 807650i bk6: 25654a 808222i bk7: 27070a 703145i bk8: 25882a 882955i bk9: 25122a 891353i bk10: 23550a 866789i bk11: 22302a 931300i bk12: 24334a 779261i bk13: 22800a 850323i bk14: 24032a 816306i bk15: 25602a 694638i 
bw_dist = 0.212	0.164	0.000	0.614	0.009
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=12.4202

========= L2 cache stats =========
L2_cache_bank[0]: Access = 160632, Miss = 107448, Miss_rate = 0.669, Pending_hits = 2585, Reservation_fails = 96477
L2_cache_bank[1]: Access = 147666, Miss = 98485, Miss_rate = 0.667, Pending_hits = 1754, Reservation_fails = 42957
L2_cache_bank[2]: Access = 150755, Miss = 98805, Miss_rate = 0.655, Pending_hits = 1618, Reservation_fails = 41300
L2_cache_bank[3]: Access = 147869, Miss = 97502, Miss_rate = 0.659, Pending_hits = 1475, Reservation_fails = 37906
L2_cache_bank[4]: Access = 149431, Miss = 99428, Miss_rate = 0.665, Pending_hits = 1821, Reservation_fails = 32928
L2_cache_bank[5]: Access = 175964, Miss = 110676, Miss_rate = 0.629, Pending_hits = 2651, Reservation_fails = 130794
L2_cache_bank[6]: Access = 148104, Miss = 96791, Miss_rate = 0.654, Pending_hits = 1595, Reservation_fails = 29578
L2_cache_bank[7]: Access = 152612, Miss = 99777, Miss_rate = 0.654, Pending_hits = 1671, Reservation_fails = 40092
L2_cache_bank[8]: Access = 160910, Miss = 107938, Miss_rate = 0.671, Pending_hits = 2661, Reservation_fails = 102151
L2_cache_bank[9]: Access = 150557, Miss = 99425, Miss_rate = 0.660, Pending_hits = 1903, Reservation_fails = 46217
L2_cache_bank[10]: Access = 149738, Miss = 98880, Miss_rate = 0.660, Pending_hits = 1645, Reservation_fails = 32993
L2_cache_bank[11]: Access = 151236, Miss = 98480, Miss_rate = 0.651, Pending_hits = 1728, Reservation_fails = 42136
Cache L2_bank_000:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 160632, Miss = 107448 (0.669), PendingHit = 2585 (0.0161)
Cache L2_bank_001:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 147666, Miss = 98485 (0.667), PendingHit = 1754 (0.0119)
Cache L2_bank_002:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 150755, Miss = 98805 (0.655), PendingHit = 1618 (0.0107)
Cache L2_bank_003:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 147869, Miss = 97502 (0.659), PendingHit = 1475 (0.00998)
Cache L2_bank_004:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 149431, Miss = 99428 (0.665), PendingHit = 1821 (0.0122)
Cache L2_bank_005:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 175964, Miss = 110676 (0.629), PendingHit = 2651 (0.0151)
Cache L2_bank_006:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 148104, Miss = 96791 (0.654), PendingHit = 1595 (0.0108)
Cache L2_bank_007:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 152612, Miss = 99777 (0.654), PendingHit = 1671 (0.0109)
Cache L2_bank_008:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 160910, Miss = 107938 (0.671), PendingHit = 2661 (0.0165)
Cache L2_bank_009:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 150557, Miss = 99425 (0.66), PendingHit = 1903 (0.0126)
Cache L2_bank_010:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 149738, Miss = 98880 (0.66), PendingHit = 1645 (0.011)
Cache L2_bank_011:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 151236, Miss = 98480 (0.651), PendingHit = 1728 (0.0114)
L2 Cache Total Miss Rate = 0.658
Stream 1: L2 Cache Miss Rate = 0.755
Stream 2: L2 Cache Miss Rate = 0.559
Stream 1: Accesses  = 931538
Stream 1: Misses  = 703125
Stream 2: Accesses  = 913936
Stream 2: Misses  = 510510
Stream 1+2: Accesses  = 1845474
Stream 1+2: Misses  = 1213635
Total Accesses  = 1845474
MPKI-CORES
CORE_L2MPKI_0	62.356
CORE_L2MPKI_1	70.427
CORE_L2MPKI_2	61.566
CORE_L2MPKI_3	72.502
CORE_L2MPKI_4	66.719
CORE_L2MPKI_5	72.467
CORE_L2MPKI_6	67.768
CORE_L2MPKI_7	72.951
CORE_L2MPKI_8	68.777
CORE_L2MPKI_9	73.947
CORE_L2MPKI_10	72.321
CORE_L2MPKI_11	74.369
CORE_L2MPKI_12	73.678
CORE_L2MPKI_13	75.814
CORE_L2MPKI_14	73.159
CORE_L2MPKI_15	76.507
CORE_L2MPKI_16	72.628
CORE_L2MPKI_17	75.507
CORE_L2MPKI_18	73.679
CORE_L2MPKI_19	76.635
CORE_L2MPKI_20	74.231
CORE_L2MPKI_21	76.048
CORE_L2MPKI_22	74.044
CORE_L2MPKI_23	77.056
CORE_L2MPKI_24	73.849
CORE_L2MPKI_25	77.502
CORE_L2MPKI_26	75.186
CORE_L2MPKI_27	75.742
CORE_L2MPKI_28	72.835
CORE_L2MPKI_29	74.131
CORE_L2MPKI_30	2.813
CORE_L2MPKI_31	2.911
CORE_L2MPKI_32	2.723
CORE_L2MPKI_33	2.865
CORE_L2MPKI_34	2.768
CORE_L2MPKI_35	2.732
CORE_L2MPKI_36	2.855
CORE_L2MPKI_37	2.754
CORE_L2MPKI_38	2.746
CORE_L2MPKI_39	2.728
CORE_L2MPKI_40	2.825
CORE_L2MPKI_41	2.762
CORE_L2MPKI_42	2.788
CORE_L2MPKI_43	2.969
CORE_L2MPKI_44	2.806
CORE_L2MPKI_45	2.789
CORE_L2MPKI_46	2.865
CORE_L2MPKI_47	2.720
CORE_L2MPKI_48	2.961
CORE_L2MPKI_49	2.787
CORE_L2MPKI_50	2.815
CORE_L2MPKI_51	2.986
CORE_L2MPKI_52	2.907
CORE_L2MPKI_53	2.807
CORE_L2MPKI_54	2.988
CORE_L2MPKI_55	2.862
CORE_L2MPKI_56	2.658
CORE_L2MPKI_57	2.814
CORE_L2MPKI_58	2.837
CORE_L2MPKI_59	2.863
Avg_MPKI_Stream1= 72.813
Avg_MPKI_Stream2= 2.823
MISSES-CORES
CORE_MISSES_0	16023
CORE_MISSES_1	20141
CORE_MISSES_2	14835
CORE_MISSES_3	23240
CORE_MISSES_4	15957
CORE_MISSES_5	22503
CORE_MISSES_6	18886
CORE_MISSES_7	24215
CORE_MISSES_8	19625
CORE_MISSES_9	25019
CORE_MISSES_10	22379
CORE_MISSES_11	24381
CORE_MISSES_12	22318
CORE_MISSES_13	27145
CORE_MISSES_14	25415
CORE_MISSES_15	28632
CORE_MISSES_16	22374
CORE_MISSES_17	24933
CORE_MISSES_18	24756
CORE_MISSES_19	25921
CORE_MISSES_20	24229
CORE_MISSES_21	26394
CORE_MISSES_22	22891
CORE_MISSES_23	28184
CORE_MISSES_24	24435
CORE_MISSES_25	25123
CORE_MISSES_26	27026
CORE_MISSES_27	27982
CORE_MISSES_28	25722
CORE_MISSES_29	22441
CORE_MISSES_30	16805
CORE_MISSES_31	17236
CORE_MISSES_32	17597
CORE_MISSES_33	16853
CORE_MISSES_34	16546
CORE_MISSES_35	16858
CORE_MISSES_36	17196
CORE_MISSES_37	17344
CORE_MISSES_38	17315
CORE_MISSES_39	16542
CORE_MISSES_40	17592
CORE_MISSES_41	18383
CORE_MISSES_42	17626
CORE_MISSES_43	16295
CORE_MISSES_44	16863
CORE_MISSES_45	16257
CORE_MISSES_46	17186
CORE_MISSES_47	17370
CORE_MISSES_48	16425
CORE_MISSES_49	17209
CORE_MISSES_50	17557
CORE_MISSES_51	16504
CORE_MISSES_52	16525
CORE_MISSES_53	16707
CORE_MISSES_54	16819
CORE_MISSES_55	17799
CORE_MISSES_56	17338
CORE_MISSES_57	16429
CORE_MISSES_58	16587
CORE_MISSES_59	16747
L2_MISSES = 1213635
L2_total_cache_accesses = 1845474
L2_total_cache_misses = 1213635
L2_total_cache_miss_rate = 0.6576
L2_total_cache_pending_hits = 23107
L2_total_cache_reservation_fails = 675529
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 218686
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 9582
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1101826
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 606642
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 3045
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 300
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 399
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 3956
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 375817
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 11742
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 95709
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 51976
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 9663
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 1372
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 15593
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 7745
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 1521
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 111
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 108
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 5210
L2_cache_data_port_util = 0.236
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=6335824
icnt_total_pkts_simt_to_mem=2857625
statistics from finished app 2
-------------------------------------------------
gpu_ipc_1 =       5.0092
gpu_ipc_2 =     113.8168
gpu_tot_sim_cycle_stream_1 = 1604310
gpu_tot_sim_cycle_stream_2 = 1604299
gpu_sim_insn_1 = 8036320
gpu_sim_insn_2 = 182596256
gpu_sim_cycle = 1604311
gpu_sim_insn = 190632576
gpu_ipc =     118.8252
gpu_tot_sim_cycle = 1604311
gpu_tot_sim_insn = 190632576
gpu_tot_ipc =     118.8252
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 5260742
gpu_stall_icnt2sh    = 1849476
gpu_total_sim_rate=93264

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 3144423
	L1I_total_cache_misses = 12137
	L1I_total_cache_miss_rate = 0.0039
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 549
	L1D_cache_core[1]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 747
	L1D_cache_core[2]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 687
	L1D_cache_core[3]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 394
	L1D_cache_core[4]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 638
	L1D_cache_core[5]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 678
	L1D_cache_core[6]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 719
	L1D_cache_core[7]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 787
	L1D_cache_core[8]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 730
	L1D_cache_core[9]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 799
	L1D_cache_core[10]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 887
	L1D_cache_core[11]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 732
	L1D_cache_core[12]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 762
	L1D_cache_core[13]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 855
	L1D_cache_core[14]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 882
	L1D_cache_core[15]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 711
	L1D_cache_core[16]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 912
	L1D_cache_core[17]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 798
	L1D_cache_core[18]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 818
	L1D_cache_core[19]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1000
	L1D_cache_core[20]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 869
	L1D_cache_core[21]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 912
	L1D_cache_core[22]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 910
	L1D_cache_core[23]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 945
	L1D_cache_core[24]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 905
	L1D_cache_core[25]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1027
	L1D_cache_core[26]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 856
	L1D_cache_core[27]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 918
	L1D_cache_core[28]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 935
	L1D_cache_core[29]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 913
	L1D_cache_core[30]: Access = 14018, Miss = 14018, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 31429
	L1D_cache_core[31]: Access = 13860, Miss = 13860, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 33352
	L1D_cache_core[32]: Access = 15138, Miss = 15138, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 19260
	L1D_cache_core[33]: Access = 13843, Miss = 13843, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 33228
	L1D_cache_core[34]: Access = 14043, Miss = 14043, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 28057
	L1D_cache_core[35]: Access = 14438, Miss = 14438, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 23871
	L1D_cache_core[36]: Access = 14240, Miss = 14240, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 37887
	L1D_cache_core[37]: Access = 14767, Miss = 14767, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 23820
	L1D_cache_core[38]: Access = 14799, Miss = 14799, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 20953
	L1D_cache_core[39]: Access = 14260, Miss = 14260, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 22603
	L1D_cache_core[40]: Access = 14598, Miss = 14598, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 26431
	L1D_cache_core[41]: Access = 15633, Miss = 15633, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 19964
	L1D_cache_core[42]: Access = 14855, Miss = 14855, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 18489
	L1D_cache_core[43]: Access = 12954, Miss = 12954, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 38871
	L1D_cache_core[44]: Access = 14064, Miss = 14064, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 22783
	L1D_cache_core[45]: Access = 13738, Miss = 13738, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 28447
	L1D_cache_core[46]: Access = 14083, Miss = 14083, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 25753
	L1D_cache_core[47]: Access = 14991, Miss = 14991, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 17051
	L1D_cache_core[48]: Access = 13105, Miss = 13105, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 38868
	L1D_cache_core[49]: Access = 14440, Miss = 14440, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 25759
	L1D_cache_core[50]: Access = 14662, Miss = 14662, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 34260
	L1D_cache_core[51]: Access = 13000, Miss = 13000, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 30342
	L1D_cache_core[52]: Access = 13346, Miss = 13346, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 31566
	L1D_cache_core[53]: Access = 14014, Miss = 14014, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 33289
	L1D_cache_core[54]: Access = 13227, Miss = 13227, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 38039
	L1D_cache_core[55]: Access = 14588, Miss = 14588, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 25219
	L1D_cache_core[56]: Access = 15337, Miss = 15337, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 16665
	L1D_cache_core[57]: Access = 13722, Miss = 13722, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 34355
	L1D_cache_core[58]: Access = 13743, Miss = 13743, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 34176
	L1D_cache_core[59]: Access = 13828, Miss = 13828, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 27790
	L1D_total_cache_accesses = 427254
	L1D_total_cache_misses = 427254
	L1D_total_cache_miss_rate = 1.0000
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 866852
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.004
L1C_cache:
	L1C_total_cache_accesses = 269030
	L1C_total_cache_misses = 5974
	L1C_total_cache_miss_rate = 0.0222
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 71059
L1T_cache:
	L1T_total_cache_accesses = 1295460
	L1T_total_cache_misses = 483268
	L1T_total_cache_miss_rate = 0.3730
	L1T_total_cache_pending_hits = 812192
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 400626
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 820384
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 263056
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 5974
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 71059
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 812192
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 483268
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 26628
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 46468
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 3132286
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 12137
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
631, 37, 631, 56, 631, 32, 631, 32, 631, 32, 631, 32, 631, 32, 631, 32, 470, 32, 451, 32, 451, 32, 413, 19, 361, 32, 279, 11, 109, 19, 19, 11, 
shader 0 total_cycles, active_cycles, idle cycles = 1604311, 4037, 1600274 
shader 1 total_cycles, active_cycles, idle cycles = 1604311, 4490, 1599821 
shader 2 total_cycles, active_cycles, idle cycles = 1604311, 3785, 1600526 
shader 3 total_cycles, active_cycles, idle cycles = 1604311, 5031, 1599280 
shader 4 total_cycles, active_cycles, idle cycles = 1604311, 3757, 1600554 
shader 5 total_cycles, active_cycles, idle cycles = 1604311, 4877, 1599434 
shader 6 total_cycles, active_cycles, idle cycles = 1604311, 4376, 1599934 
shader 7 total_cycles, active_cycles, idle cycles = 1604311, 5210, 1599101 
shader 8 total_cycles, active_cycles, idle cycles = 1604311, 4479, 1599832 
shader 9 total_cycles, active_cycles, idle cycles = 1604311, 5311, 1599000 
shader 10 total_cycles, active_cycles, idle cycles = 1604311, 4858, 1599453 
shader 11 total_cycles, active_cycles, idle cycles = 1604311, 5145, 1599165 
shader 12 total_cycles, active_cycles, idle cycles = 1604311, 4756, 1599555 
shader 13 total_cycles, active_cycles, idle cycles = 1604311, 5619, 1598692 
shader 14 total_cycles, active_cycles, idle cycles = 1604311, 5451, 1598859 
shader 15 total_cycles, active_cycles, idle cycles = 1604311, 5872, 1598439 
shader 16 total_cycles, active_cycles, idle cycles = 1604311, 4836, 1599475 
shader 17 total_cycles, active_cycles, idle cycles = 1604311, 5181, 1599129 
shader 18 total_cycles, active_cycles, idle cycles = 1604311, 5274, 1599036 
shader 19 total_cycles, active_cycles, idle cycles = 1604311, 5308, 1599003 
shader 20 total_cycles, active_cycles, idle cycles = 1604311, 5122, 1599188 
shader 21 total_cycles, active_cycles, idle cycles = 1604311, 5446, 1598865 
shader 22 total_cycles, active_cycles, idle cycles = 1604311, 4852, 1599458 
shader 23 total_cycles, active_cycles, idle cycles = 1604311, 5738, 1598573 
shader 24 total_cycles, active_cycles, idle cycles = 1604311, 5193, 1599118 
shader 25 total_cycles, active_cycles, idle cycles = 1604311, 5087, 1599223 
shader 26 total_cycles, active_cycles, idle cycles = 1604311, 5640, 1598670 
shader 27 total_cycles, active_cycles, idle cycles = 1604311, 5797, 1598514 
shader 28 total_cycles, active_cycles, idle cycles = 1604311, 5541, 1598770 
shader 29 total_cycles, active_cycles, idle cycles = 1604311, 4752, 1599559 
shader 30 total_cycles, active_cycles, idle cycles = 1604311, 94360, 1509951 
shader 31 total_cycles, active_cycles, idle cycles = 1604311, 93528, 1510782 
shader 32 total_cycles, active_cycles, idle cycles = 1604311, 102052, 1502258 
shader 33 total_cycles, active_cycles, idle cycles = 1604311, 92898, 1511412 
shader 34 total_cycles, active_cycles, idle cycles = 1604311, 94398, 1509913 
shader 35 total_cycles, active_cycles, idle cycles = 1604311, 97473, 1506838 
shader 36 total_cycles, active_cycles, idle cycles = 1604311, 95107, 1509203 
shader 37 total_cycles, active_cycles, idle cycles = 1604311, 99487, 1504824 
shader 38 total_cycles, active_cycles, idle cycles = 1604311, 99588, 1504723 
shader 39 total_cycles, active_cycles, idle cycles = 1604311, 95783, 1508527 
shader 40 total_cycles, active_cycles, idle cycles = 1604311, 98330, 1505981 
shader 41 total_cycles, active_cycles, idle cycles = 1604311, 105093, 1499217 
shader 42 total_cycles, active_cycles, idle cycles = 1604311, 99850, 1504461 
shader 43 total_cycles, active_cycles, idle cycles = 1604311, 86695, 1517615 
shader 44 total_cycles, active_cycles, idle cycles = 1604311, 94932, 1509378 
shader 45 total_cycles, active_cycles, idle cycles = 1604311, 92061, 1512250 
shader 46 total_cycles, active_cycles, idle cycles = 1604311, 94749, 1509562 
shader 47 total_cycles, active_cycles, idle cycles = 1604311, 100850, 1503460 
shader 48 total_cycles, active_cycles, idle cycles = 1604311, 87621, 1516690 
shader 49 total_cycles, active_cycles, idle cycles = 1604311, 97527, 1506783 
shader 50 total_cycles, active_cycles, idle cycles = 1604311, 98500, 1505811 
shader 51 total_cycles, active_cycles, idle cycles = 1604311, 87282, 1517028 
shader 52 total_cycles, active_cycles, idle cycles = 1604311, 89783, 1514528 
shader 53 total_cycles, active_cycles, idle cycles = 1604311, 93993, 1510317 
shader 54 total_cycles, active_cycles, idle cycles = 1604311, 88926, 1515384 
shader 55 total_cycles, active_cycles, idle cycles = 1604311, 98194, 1506116 
shader 56 total_cycles, active_cycles, idle cycles = 1604311, 102992, 1501319 
shader 57 total_cycles, active_cycles, idle cycles = 1604311, 92216, 1512095 
shader 58 total_cycles, active_cycles, idle cycles = 1604311, 92337, 1511974 
shader 59 total_cycles, active_cycles, idle cycles = 1604311, 92376, 1511935 
warps_exctd_sm 0 = 256 
warps_exctd_sm 1 = 288 
warps_exctd_sm 2 = 224 
warps_exctd_sm 3 = 384 
warps_exctd_sm 4 = 224 
warps_exctd_sm 5 = 352 
warps_exctd_sm 6 = 224 
warps_exctd_sm 7 = 416 
warps_exctd_sm 8 = 224 
warps_exctd_sm 9 = 448 
warps_exctd_sm 10 = 416 
warps_exctd_sm 11 = 416 
warps_exctd_sm 12 = 352 
warps_exctd_sm 13 = 448 
warps_exctd_sm 14 = 448 
warps_exctd_sm 15 = 480 
warps_exctd_sm 16 = 384 
warps_exctd_sm 17 = 416 
warps_exctd_sm 18 = 448 
warps_exctd_sm 19 = 448 
warps_exctd_sm 20 = 416 
warps_exctd_sm 21 = 448 
warps_exctd_sm 22 = 384 
warps_exctd_sm 23 = 448 
warps_exctd_sm 24 = 416 
warps_exctd_sm 25 = 416 
warps_exctd_sm 26 = 480 
warps_exctd_sm 27 = 480 
warps_exctd_sm 28 = 448 
warps_exctd_sm 29 = 352 
warps_exctd_sm 30 = 13184 
warps_exctd_sm 31 = 13024 
warps_exctd_sm 32 = 13728 
warps_exctd_sm 33 = 12736 
warps_exctd_sm 34 = 12864 
warps_exctd_sm 35 = 13344 
warps_exctd_sm 36 = 12960 
warps_exctd_sm 37 = 13664 
warps_exctd_sm 38 = 13632 
warps_exctd_sm 39 = 13088 
warps_exctd_sm 40 = 13312 
warps_exctd_sm 41 = 14176 
warps_exctd_sm 42 = 13472 
warps_exctd_sm 43 = 11904 
warps_exctd_sm 44 = 13024 
warps_exctd_sm 45 = 12672 
warps_exctd_sm 46 = 12864 
warps_exctd_sm 47 = 13664 
warps_exctd_sm 48 = 12000 
warps_exctd_sm 49 = 13408 
warps_exctd_sm 50 = 13472 
warps_exctd_sm 51 = 11872 
warps_exctd_sm 52 = 12256 
warps_exctd_sm 53 = 12928 
warps_exctd_sm 54 = 12352 
warps_exctd_sm 55 = 13248 
warps_exctd_sm 56 = 13888 
warps_exctd_sm 57 = 12640 
warps_exctd_sm 58 = 12576 
warps_exctd_sm 59 = 12384 
gpgpu_n_tot_thrd_icount = 192622208
gpgpu_n_tot_w_icount = 6019444
gpgpu_n_stall_shd_mem = 57714150
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 1330428
gpgpu_n_mem_write_global = 26628
gpgpu_n_mem_texture = 483268
gpgpu_n_mem_const = 3744
gpgpu_n_load_insn  = 13726432
gpgpu_n_store_insn = 390336
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 6184128
gpgpu_n_const_mem_insn = 6574464
gpgpu_n_param_mem_insn = 2034496
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 71059
gpgpu_stall_shd_mem[c_mem][bk_conf] = 71059
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 48922319
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:101151935	W0_Idle:5588091	W0_Scoreboard:79757667	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:6019627
Warp Occupancy Distribution:
Stall:92749059	W0_Idle:3112931	W0_Scoreboard:95019	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:301651
Warp Occupancy Distribution:
Stall:8402876	W0_Idle:2475160	W0_Scoreboard:79662648	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:5717976
warp_utilization0: 0.031268
warp_utilization1: 0.003134
warp_utilization2: 0.059402
traffic_breakdown_coretomem[CONST_ACC_R] = 29952 {8:3744,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 3205008 {8:400626,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 2471520 {40:9402,72:3864,136:13362,}
traffic_breakdown_coretomem[GLOBAL_ATOMIC] = 37558064 {40:924335,72:2482,136:2985,}
traffic_breakdown_coretomem[INST_ACC_R] = 13920 {8:1740,}
traffic_breakdown_coretomem[TEXTURE_ACC_R] = 3866144 {8:483268,}
traffic_breakdown_memtocore[CONST_ACC_R] = 269568 {72:3744,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 54485136 {136:400626,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 213024 {8:26628,}
traffic_breakdown_memtocore[GLOBAL_ATOMIC] = 37533112 {40:923713,72:2481,136:2985,}
traffic_breakdown_memtocore[INST_ACC_R] = 236640 {136:1740,}
traffic_breakdown_memtocore[TEXTURE_ACC_R] = 65724448 {136:483268,}
maxmrqlatency = 904 
maxdqlatency = 0 
maxmflatency = 10057 
averagemflatency = 854 
averagemflatency_1 = 891 
averagemflatency_2= 815 
averagemrqlatency_1 = 65 
averagemrqlatency_2 = 70 
max_icnt2mem_latency = 9434 
max_icnt2sh_latency = 1604310 
mrq_lat_table:593455 	21495 	37667 	72002 	170343 	287295 	377200 	295032 	78368 	2295 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	16677 	17514 	21596 	103065 	353340 	767694 	507336 	54866 	1329 	24 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	155561 	95342 	200536 	131518 	184473 	370625 	467043 	219013 	20774 	659 	15 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	1071579 	647228 	93206 	4728 	72 	0 	0 	0 	0 	0 	0 	0 	180 	768 	3490 	4438 	8876 	8876 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1 	10 	3101 	95 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        32        32        32        32        32        32        32        32        32        32         8         8        12        10        12        10 
dram[1]:        24        32        32        32        32        32        32        30        32        24        10         8        12        12         9        11 
dram[2]:        32        24        32        32        32        32        32        30        32        19         6         6         8         9        15        11 
dram[3]:        32        20        28        30        32        30        32        28        30        22         8         8         9        11         9         8 
dram[4]:        32        32        32        32        32        32        32        28        28        28        10         7         8        12        10        11 
dram[5]:        32        24        32        32        32        32        32        26        28        22         7        10         8        12         9        11 
maximum service time to same row:
dram[0]:      1247      1245      1295      1326      1201      1581      1270      1489      1602      1458      2180      2291      2175      2301      2487      2177 
dram[1]:      1009      1363      1481      1400      1448      1292      1409      1184      1341      1296      2449      2343      2589      2115      2439      2044 
dram[2]:      1409       937      1281      1694      1156      1503      1330      1414      1651      1457      2269      2594      2391      2454      2235      2451 
dram[3]:      1576      1457      1232      1251      1381      1192      1369      1237      1374      1280      2372      2604      2338      2306      2371      2412 
dram[4]:      1327      1121      1477      1294      1349      1163      1303      1303      1156      1505      2269      2122      2269      2216      2276      2213 
dram[5]:      1348      1450      1194      1334      1118      1314      1421      1265      1140      1310      2029      2287      2082      2281      2285      2282 
average row accesses per activate:
dram[0]:  1.200405  1.160675  1.166518  1.172272  1.175605  1.156164  1.181279  1.170264  1.159415  1.141072  1.161476  1.158649  1.178448  1.157704  1.169960  1.159033 
dram[1]:  1.155293  1.159735  1.165423  1.163483  1.157720  1.166041  1.163135  1.168543  1.152450  1.151234  1.151762  1.156420  1.160409  1.163084  1.163979  1.176257 
dram[2]:  1.154663  1.165367  1.153455  1.172902  1.159935  1.239327  1.160635  1.197450  1.139814  1.147213  1.151969  1.158696  1.159528  1.176284  1.157255  1.193788 
dram[3]:  1.150540  1.154236  1.165292  1.166860  1.152696  1.164037  1.162208  1.181852  1.137331  1.146174  1.159027  1.160885  1.151967  1.153021  1.162579  1.179967 
dram[4]:  1.165796  1.162363  1.176573  1.166323  1.159841  1.164632  1.180914  1.165573  1.144213  1.138630  1.225856  1.157690  1.160229  1.153917  1.184932  1.173617 
dram[5]:  1.153837  1.160854  1.165837  1.166656  1.149965  1.160794  1.158700  1.174636  1.144179  1.150102  1.150820  1.154436  1.163620  1.158067  1.169285  1.182250 
average row locality = 1935152/1661928 = 1.164402
average row locality_1 = 1408648/1234397 = 1.141163
average row locality_2 = 526504/427531 = 1.231499
average row locality_3 = 0/0 = -nan
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:     14552     12626     12508     11854     13979     12592     14037     13241     14090     12471     12542     11946     12999     11615     12729     12127 
dram[1]:     12438     11663     12372     11639     12679     12854     13065     13151     13059     12699     11372     11608     11633     11652     12175     12220 
dram[2]:     12795     13608     11640     12922     13380     15980     13081     14924     12746     13507     11843     12695     12079     13337     11842     13681 
dram[3]:     11469     12002     12009     12317     12558     13268     12821     13936     12323     12532     11956     11674     11629     11345     12015     12694 
dram[4]:     13157     12366     13568     12055     13493     13317     14325     13159     13223     12502     14471     11933     12255     11475     13428     12599 
dram[5]:     12157     11943     12303     12024     12672     13047     12827     13536     12941     12562     11779     11151     12167     11400     12019     12802 
total reads: 1213451
bank skew: 15980/11151 = 1.43
chip skew: 210060/196279 = 1.07
number of total write accesses:
dram[0]:      9169      7326      7073      6446      7987      6746      8073      7365      8590      7073      8267      7707      8907      7523      8120      7485 
dram[1]:      7098      6380      6988      6267      6839      7027      7193      7297      7640      7306      7123      7373      7530      7559      7530      7529 
dram[2]:      7437      8203      6257      7361      7471      9950      7251      8934      7317      8089      7609      8459      7982      9232      7198      8995 
dram[3]:      6201      6692      6639      6834      6790      7390      6952      7998      6910      7165      7715      7433      7521      7244      7371      7992 
dram[4]:      7825      7036      8048      6619      7550      7389      8347      7263      7755      7163     10230      7693      8172      7398      8753      7918 
dram[5]:      6894      6597      6910      6604      6792      7181      6952      7665      7462      7191      7532      6909      8073      7323      7338      8087 
total reads: 721797
bank skew: 10230/6201 = 1.65
chip skew: 127745/114679 = 1.11
average mf latency per bank:
dram[0]:        907       811      1000       969       941       917       824       776       718       642       671       611       677       615       802       735
dram[1]:        773       820       885       989       879       904       745       782       629       653       573       592       577       593       688       720
dram[2]:        868      1244      1055      1356       979      2128       830      1157       706       991       661       953       684       973       818      1146
dram[3]:        784       767       919       896       860       877       734       723       606       612       559       568       564       573       689       701
dram[4]:        986       839      1079       965      1052       948       903       792       787       656       858       630       738       630       876       770
dram[5]:        763       772       903       913       837       857       734       727       622       601       569       561       576       564       684       700
maximum mf latency per bank:
dram[0]:       6708      5933      8333      6919      9657      7104      9111      5389      5367      5757      5700      6918      6219      9588      7463      6175
dram[1]:       6441      6736      6606      6042      6931      7684      6645      6978      6191      6734      6870      6709      9590      8143      8657      6335
dram[2]:       7506      9295      5607      7403      6736      7978     10057      7705      6391      6814      8006      7018      6146      7989      6687      5637
dram[3]:       5338      5085      6286      6025      8890      8869      6191      6832      5674      5427      5705      5213      5610      5709      6191      5563
dram[4]:       5570      5876      8275      5380      9430      5662      4932      4624      5990      6080      5846      8463      8075      7404      8658      8139
dram[5]:       6083      7930      8894      6831      9480      7413      8553      7037      5112      4724      8399      8386      8874      8582      5144      6743
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2117690 n_nop=894582 n_act=282498 n_pre=282483 n_req=208787 n_req_1=120696 n_req_2=88091 n_req_3=0 n_rd=411794 n_write=246333 bw_util=0.3931 bw_util_1=0.228 bw_util_2=0.1651 bw_util_3=0 blp=10.306676 blp_1= 3.789844 blp_2= 2.798444 blp_3= -nan
 n_activity=2112674 dram_eff=0.394 dram_eff_1=0.2285 dram_eff_2=0.1655 dram_eff_3=0
bk0: 29100a 686606i bk1: 25252a 855845i bk2: 25014a 874106i bk3: 23706a 929952i bk4: 27956a 679427i bk5: 25184a 819561i bk6: 28074a 629865i bk7: 26482a 687989i bk8: 28178a 727918i bk9: 24940a 875306i bk10: 25084a 750486i bk11: 23892a 797293i bk12: 25996a 637460i bk13: 23230a 783388i bk14: 25452a 672965i bk15: 24254a 736342i 
bw_dist = 0.228	0.165	0.000	0.605	0.002
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=14.3851
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2117690 n_nop=961514 n_act=267836 n_pre=267823 n_req=199081 n_req_1=111546 n_req_2=87535 n_req_3=0 n_rd=392517 n_write=228000 bw_util=0.3747 bw_util_1=0.2107 bw_util_2=0.1641 bw_util_3=0 blp=9.619264 blp_1= 3.630499 blp_2= 2.768373 blp_3= -nan
 n_activity=2093617 dram_eff=0.379 dram_eff_1=0.2131 dram_eff_2=0.166 dram_eff_3=0
bk0: 24874a 946002i bk1: 23322a 1011878i bk2: 24744a 925702i bk3: 23276a 991322i bk4: 25358a 870618i bk5: 25708a 827195i bk6: 26125a 783779i bk7: 26300a 744645i bk8: 26114a 867753i bk9: 25398a 880843i bk10: 22744a 932625i bk11: 23208a 881887i bk12: 23264a 841800i bk13: 23298a 819064i bk14: 24350a 789342i bk15: 24434a 773918i 
bw_dist = 0.211	0.164	0.000	0.614	0.011
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=12.2769
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2117690 n_nop=865774 n_act=288875 n_pre=288862 n_req=212917 n_req_1=124580 n_req_2=88337 n_req_3=0 n_rd=420094 n_write=254085 bw_util=0.4008 bw_util_1=0.2353 bw_util_2=0.1656 bw_util_3=0 blp=10.641660 blp_1= 3.846866 blp_2= 2.829868 blp_3= -nan
 n_activity=2115823 dram_eff=0.4012 dram_eff_1=0.2355 dram_eff_2=0.1657 dram_eff_3=0
bk0: 25590a 868587i bk1: 27216a 740578i bk2: 23280a 955429i bk3: 25844a 799492i bk4: 26760a 732237i bk5: 31954a 414662i bk6: 26160a 698428i bk7: 29848a 456379i bk8: 25492a 867054i bk9: 27008a 750582i bk10: 23686a 824793i bk11: 25388a 689562i bk12: 24156a 741335i bk13: 26670a 547222i bk14: 23680a 773357i bk15: 27362a 513349i 
bw_dist = 0.235	0.166	0.000	0.598	0.001
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=15.5423
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2117690 n_nop=959251 n_act=268532 n_pre=268521 n_req=199330 n_req_1=111732 n_req_2=87598 n_req_3=0 n_rd=393072 n_write=228314 bw_util=0.3752 bw_util_1=0.211 bw_util_2=0.1642 bw_util_3=0 blp=9.604246 blp_1= 3.627175 blp_2= 2.749833 blp_3= -nan
 n_activity=2096238 dram_eff=0.379 dram_eff_1=0.2132 dram_eff_2=0.1659 dram_eff_3=0
bk0: 22938a 1057943i bk1: 24004a 979786i bk2: 24016a 970540i bk3: 24628a 914757i bk4: 25116a 876961i bk5: 26534a 779952i bk6: 25638a 811781i bk7: 27872a 660174i bk8: 24642a 955579i bk9: 25062a 901929i bk10: 23912a 852598i bk11: 23348a 878255i bk12: 23254a 849646i bk13: 22690a 861025i bk14: 24030a 808965i bk15: 25388a 728282i 
bw_dist = 0.211	0.164	0.000	0.615	0.010
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=12.3169
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2117690 n_nop=884984 n_act=284569 n_pre=284555 n_req=210201 n_req_1=121973 n_req_2=88228 n_req_3=0 n_rd=414619 n_write=248963 bw_util=0.3957 bw_util_1=0.2304 bw_util_2=0.1654 bw_util_3=0 blp=10.425328 blp_1= 3.806383 blp_2= 2.815529 blp_3= -nan
 n_activity=2113577 dram_eff=0.3965 dram_eff_1=0.2308 dram_eff_2=0.1657 dram_eff_3=0
bk0: 26314a 829212i bk1: 24730a 894267i bk2: 27136a 748888i bk3: 24110a 904219i bk4: 26985a 725941i bk5: 26634a 717414i bk6: 28646a 581633i bk7: 26318a 687745i bk8: 26446a 825068i bk9: 25000a 868192i bk10: 28942a 529925i bk11: 23860a 788158i bk12: 24510a 722882i bk13: 22943a 802630i bk14: 26848a 583396i bk15: 25197a 665343i 
bw_dist = 0.230	0.165	0.000	0.602	0.002
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=14.8668
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2117690 n_nop=954220 n_act=269600 n_pre=269586 n_req=200100 n_req_1=112414 n_req_2=87686 n_req_3=0 n_rd=394636 n_write=229648 bw_util=0.3767 bw_util_1=0.2123 bw_util_2=0.1644 bw_util_3=0 blp=9.659682 blp_1= 3.645303 blp_2= 2.757032 blp_3= -nan
 n_activity=2098840 dram_eff=0.3801 dram_eff_1=0.2142 dram_eff_2=0.1658 dram_eff_3=0
bk0: 24314a 978387i bk1: 23886a 982037i bk2: 24606a 923777i bk3: 24048a 941729i bk4: 25342a 876568i bk5: 26092a 807650i bk6: 25654a 808222i bk7: 27070a 703145i bk8: 25882a 882955i bk9: 25122a 891353i bk10: 23550a 866789i bk11: 22302a 931300i bk12: 24334a 779261i bk13: 22800a 850323i bk14: 24032a 816306i bk15: 25602a 694638i 
bw_dist = 0.212	0.164	0.000	0.614	0.009
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=12.4202

========= L2 cache stats =========
L2_cache_bank[0]: Access = 160632, Miss = 107448, Miss_rate = 0.669, Pending_hits = 2585, Reservation_fails = 96477
L2_cache_bank[1]: Access = 147666, Miss = 98485, Miss_rate = 0.667, Pending_hits = 1754, Reservation_fails = 42957
L2_cache_bank[2]: Access = 150755, Miss = 98805, Miss_rate = 0.655, Pending_hits = 1618, Reservation_fails = 41300
L2_cache_bank[3]: Access = 147869, Miss = 97502, Miss_rate = 0.659, Pending_hits = 1475, Reservation_fails = 37906
L2_cache_bank[4]: Access = 149431, Miss = 99428, Miss_rate = 0.665, Pending_hits = 1821, Reservation_fails = 32928
L2_cache_bank[5]: Access = 175964, Miss = 110676, Miss_rate = 0.629, Pending_hits = 2651, Reservation_fails = 130794
L2_cache_bank[6]: Access = 148104, Miss = 96791, Miss_rate = 0.654, Pending_hits = 1595, Reservation_fails = 29578
L2_cache_bank[7]: Access = 152612, Miss = 99777, Miss_rate = 0.654, Pending_hits = 1671, Reservation_fails = 40092
L2_cache_bank[8]: Access = 160910, Miss = 107938, Miss_rate = 0.671, Pending_hits = 2661, Reservation_fails = 102151
L2_cache_bank[9]: Access = 150557, Miss = 99425, Miss_rate = 0.660, Pending_hits = 1903, Reservation_fails = 46217
L2_cache_bank[10]: Access = 149738, Miss = 98880, Miss_rate = 0.660, Pending_hits = 1645, Reservation_fails = 32993
L2_cache_bank[11]: Access = 151236, Miss = 98480, Miss_rate = 0.651, Pending_hits = 1728, Reservation_fails = 42136
Cache L2_bank_000:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 160632, Miss = 107448 (0.669), PendingHit = 2585 (0.0161)
Cache L2_bank_001:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 147666, Miss = 98485 (0.667), PendingHit = 1754 (0.0119)
Cache L2_bank_002:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 150755, Miss = 98805 (0.655), PendingHit = 1618 (0.0107)
Cache L2_bank_003:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 147869, Miss = 97502 (0.659), PendingHit = 1475 (0.00998)
Cache L2_bank_004:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 149431, Miss = 99428 (0.665), PendingHit = 1821 (0.0122)
Cache L2_bank_005:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 175964, Miss = 110676 (0.629), PendingHit = 2651 (0.0151)
Cache L2_bank_006:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 148104, Miss = 96791 (0.654), PendingHit = 1595 (0.0108)
Cache L2_bank_007:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 152612, Miss = 99777 (0.654), PendingHit = 1671 (0.0109)
Cache L2_bank_008:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 160910, Miss = 107938 (0.671), PendingHit = 2661 (0.0165)
Cache L2_bank_009:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 150557, Miss = 99425 (0.66), PendingHit = 1903 (0.0126)
Cache L2_bank_010:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 149738, Miss = 98880 (0.66), PendingHit = 1645 (0.011)
Cache L2_bank_011:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 151236, Miss = 98480 (0.651), PendingHit = 1728 (0.0114)
L2 Cache Total Miss Rate = 0.658
Stream 1: L2 Cache Miss Rate = 0.755
Stream 2: L2 Cache Miss Rate = 0.559
Stream 1: Accesses  = 931538
Stream 1: Misses  = 703125
Stream 2: Accesses  = 913936
Stream 2: Misses  = 510510
Stream 1+2: Accesses  = 1845474
Stream 1+2: Misses  = 1213635
Total Accesses  = 1845474
MPKI-CORES
CORE_L2MPKI_0	62.356
CORE_L2MPKI_1	70.427
CORE_L2MPKI_2	61.566
CORE_L2MPKI_3	72.502
CORE_L2MPKI_4	66.719
CORE_L2MPKI_5	72.467
CORE_L2MPKI_6	67.768
CORE_L2MPKI_7	72.951
CORE_L2MPKI_8	68.777
CORE_L2MPKI_9	73.947
CORE_L2MPKI_10	72.321
CORE_L2MPKI_11	74.369
CORE_L2MPKI_12	73.678
CORE_L2MPKI_13	75.814
CORE_L2MPKI_14	73.159
CORE_L2MPKI_15	76.507
CORE_L2MPKI_16	72.628
CORE_L2MPKI_17	75.507
CORE_L2MPKI_18	73.679
CORE_L2MPKI_19	76.635
CORE_L2MPKI_20	74.231
CORE_L2MPKI_21	76.048
CORE_L2MPKI_22	74.044
CORE_L2MPKI_23	77.056
CORE_L2MPKI_24	73.849
CORE_L2MPKI_25	77.502
CORE_L2MPKI_26	75.186
CORE_L2MPKI_27	75.742
CORE_L2MPKI_28	72.835
CORE_L2MPKI_29	74.131
CORE_L2MPKI_30	2.813
CORE_L2MPKI_31	2.911
CORE_L2MPKI_32	2.723
CORE_L2MPKI_33	2.865
CORE_L2MPKI_34	2.768
CORE_L2MPKI_35	2.732
CORE_L2MPKI_36	2.855
CORE_L2MPKI_37	2.754
CORE_L2MPKI_38	2.746
CORE_L2MPKI_39	2.728
CORE_L2MPKI_40	2.825
CORE_L2MPKI_41	2.762
CORE_L2MPKI_42	2.788
CORE_L2MPKI_43	2.969
CORE_L2MPKI_44	2.806
CORE_L2MPKI_45	2.789
CORE_L2MPKI_46	2.865
CORE_L2MPKI_47	2.720
CORE_L2MPKI_48	2.961
CORE_L2MPKI_49	2.787
CORE_L2MPKI_50	2.815
CORE_L2MPKI_51	2.986
CORE_L2MPKI_52	2.907
CORE_L2MPKI_53	2.807
CORE_L2MPKI_54	2.988
CORE_L2MPKI_55	2.862
CORE_L2MPKI_56	2.658
CORE_L2MPKI_57	2.814
CORE_L2MPKI_58	2.837
CORE_L2MPKI_59	2.863
Avg_MPKI_Stream1= 72.813
Avg_MPKI_Stream2= 2.823
MISSES-CORES
CORE_MISSES_0	16023
CORE_MISSES_1	20141
CORE_MISSES_2	14835
CORE_MISSES_3	23240
CORE_MISSES_4	15957
CORE_MISSES_5	22503
CORE_MISSES_6	18886
CORE_MISSES_7	24215
CORE_MISSES_8	19625
CORE_MISSES_9	25019
CORE_MISSES_10	22379
CORE_MISSES_11	24381
CORE_MISSES_12	22318
CORE_MISSES_13	27145
CORE_MISSES_14	25415
CORE_MISSES_15	28632
CORE_MISSES_16	22374
CORE_MISSES_17	24933
CORE_MISSES_18	24756
CORE_MISSES_19	25921
CORE_MISSES_20	24229
CORE_MISSES_21	26394
CORE_MISSES_22	22891
CORE_MISSES_23	28184
CORE_MISSES_24	24435
CORE_MISSES_25	25123
CORE_MISSES_26	27026
CORE_MISSES_27	27982
CORE_MISSES_28	25722
CORE_MISSES_29	22441
CORE_MISSES_30	16805
CORE_MISSES_31	17236
CORE_MISSES_32	17597
CORE_MISSES_33	16853
CORE_MISSES_34	16546
CORE_MISSES_35	16858
CORE_MISSES_36	17196
CORE_MISSES_37	17344
CORE_MISSES_38	17315
CORE_MISSES_39	16542
CORE_MISSES_40	17592
CORE_MISSES_41	18383
CORE_MISSES_42	17626
CORE_MISSES_43	16295
CORE_MISSES_44	16863
CORE_MISSES_45	16257
CORE_MISSES_46	17186
CORE_MISSES_47	17370
CORE_MISSES_48	16425
CORE_MISSES_49	17209
CORE_MISSES_50	17557
CORE_MISSES_51	16504
CORE_MISSES_52	16525
CORE_MISSES_53	16707
CORE_MISSES_54	16819
CORE_MISSES_55	17799
CORE_MISSES_56	17338
CORE_MISSES_57	16429
CORE_MISSES_58	16587
CORE_MISSES_59	16747
L2_MISSES = 1213635
L2_total_cache_accesses = 1845474
L2_total_cache_misses = 1213635
L2_total_cache_miss_rate = 0.6576
L2_total_cache_pending_hits = 23107
L2_total_cache_reservation_fails = 675529
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 218686
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 9582
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1101826
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 606642
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 3045
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 300
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 399
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 3956
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 375817
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 11742
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 95709
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 51976
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 9663
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 1372
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 15593
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 7745
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 1521
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 111
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 108
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 5210
L2_cache_data_port_util = 0.236
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=6335824
icnt_total_pkts_simt_to_mem=2857625
statistics from finished app 2
-------------------------------------------------
gpu_ipc_1 =       4.9501
gpu_ipc_2 =     112.6533
gpu_tot_sim_cycle_stream_1 = 1891125
gpu_tot_sim_cycle_stream_2 = 1891112
gpu_sim_insn_1 = 9361216
gpu_sim_insn_2 = 213040000
gpu_sim_cycle = 1891126
gpu_sim_insn = 222401216
gpu_ipc =     117.6025
gpu_tot_sim_cycle = 1891126
gpu_tot_sim_insn = 222401216
gpu_tot_ipc =     117.6025
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 6379086
gpu_stall_icnt2sh    = 2089183
gpu_total_sim_rate=94437

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 3667950
	L1I_total_cache_misses = 13767
	L1I_total_cache_miss_rate = 0.0038
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 549
	L1D_cache_core[1]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 747
	L1D_cache_core[2]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 687
	L1D_cache_core[3]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 394
	L1D_cache_core[4]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 638
	L1D_cache_core[5]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 678
	L1D_cache_core[6]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 719
	L1D_cache_core[7]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 787
	L1D_cache_core[8]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 730
	L1D_cache_core[9]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 799
	L1D_cache_core[10]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 887
	L1D_cache_core[11]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 732
	L1D_cache_core[12]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 762
	L1D_cache_core[13]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 855
	L1D_cache_core[14]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 882
	L1D_cache_core[15]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 711
	L1D_cache_core[16]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 912
	L1D_cache_core[17]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 798
	L1D_cache_core[18]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 818
	L1D_cache_core[19]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1000
	L1D_cache_core[20]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 869
	L1D_cache_core[21]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 912
	L1D_cache_core[22]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 910
	L1D_cache_core[23]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 945
	L1D_cache_core[24]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 905
	L1D_cache_core[25]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1027
	L1D_cache_core[26]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 856
	L1D_cache_core[27]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 918
	L1D_cache_core[28]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 935
	L1D_cache_core[29]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 913
	L1D_cache_core[30]: Access = 16520, Miss = 16520, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 32883
	L1D_cache_core[31]: Access = 16096, Miss = 16096, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 42870
	L1D_cache_core[32]: Access = 17476, Miss = 17476, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 26282
	L1D_cache_core[33]: Access = 16506, Miss = 16506, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 33814
	L1D_cache_core[34]: Access = 16346, Miss = 16346, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 37455
	L1D_cache_core[35]: Access = 16365, Miss = 16365, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 29901
	L1D_cache_core[36]: Access = 16473, Miss = 16473, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 43582
	L1D_cache_core[37]: Access = 17599, Miss = 17599, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 24669
	L1D_cache_core[38]: Access = 17260, Miss = 17260, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 27682
	L1D_cache_core[39]: Access = 16616, Miss = 16616, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 31971
	L1D_cache_core[40]: Access = 16139, Miss = 16139, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 38419
	L1D_cache_core[41]: Access = 18308, Miss = 18308, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 29074
	L1D_cache_core[42]: Access = 17198, Miss = 17198, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 21462
	L1D_cache_core[43]: Access = 15024, Miss = 15024, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 52066
	L1D_cache_core[44]: Access = 16441, Miss = 16441, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 26919
	L1D_cache_core[45]: Access = 16239, Miss = 16239, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 35224
	L1D_cache_core[46]: Access = 16268, Miss = 16268, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 31575
	L1D_cache_core[47]: Access = 17865, Miss = 17865, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 21015
	L1D_cache_core[48]: Access = 15466, Miss = 15466, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 43289
	L1D_cache_core[49]: Access = 16818, Miss = 16818, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 32599
	L1D_cache_core[50]: Access = 16658, Miss = 16658, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 41778
	L1D_cache_core[51]: Access = 15915, Miss = 15915, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 31416
	L1D_cache_core[52]: Access = 15423, Miss = 15423, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 38428
	L1D_cache_core[53]: Access = 16515, Miss = 16515, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 36130
	L1D_cache_core[54]: Access = 15589, Miss = 15589, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 41311
	L1D_cache_core[55]: Access = 17187, Miss = 17187, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 28059
	L1D_cache_core[56]: Access = 17836, Miss = 17836, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 20350
	L1D_cache_core[57]: Access = 15958, Miss = 15958, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 39201
	L1D_cache_core[58]: Access = 16168, Miss = 16168, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 37442
	L1D_cache_core[59]: Access = 15951, Miss = 15951, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 37141
	L1D_total_cache_accesses = 498143
	L1D_total_cache_misses = 498143
	L1D_total_cache_miss_rate = 1.0000
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 1038282
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.004
L1C_cache:
	L1C_total_cache_accesses = 313453
	L1C_total_cache_misses = 6177
	L1C_total_cache_miss_rate = 0.0197
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 71059
L1T_cache:
	L1T_total_cache_accesses = 1511370
	L1T_total_cache_misses = 562485
	L1T_total_cache_miss_rate = 0.3722
	L1T_total_cache_pending_hits = 948885
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 467077
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 974641
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 307276
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 6177
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 71059
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 948885
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 562485
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 31066
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 63641
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 3654183
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 13767
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
631, 109, 631, 133, 631, 38, 631, 51, 631, 32, 631, 32, 631, 32, 631, 32, 631, 32, 631, 32, 631, 32, 631, 19, 622, 32, 546, 11, 375, 19, 146, 11, 
shader 0 total_cycles, active_cycles, idle cycles = 1891126, 4954, 1886172 
shader 1 total_cycles, active_cycles, idle cycles = 1891126, 5272, 1885853 
shader 2 total_cycles, active_cycles, idle cycles = 1891126, 4697, 1886429 
shader 3 total_cycles, active_cycles, idle cycles = 1891126, 5892, 1885233 
shader 4 total_cycles, active_cycles, idle cycles = 1891126, 4449, 1886676 
shader 5 total_cycles, active_cycles, idle cycles = 1891126, 5817, 1885309 
shader 6 total_cycles, active_cycles, idle cycles = 1891126, 5206, 1885920 
shader 7 total_cycles, active_cycles, idle cycles = 1891126, 6011, 1885115 
shader 8 total_cycles, active_cycles, idle cycles = 1891126, 5166, 1885959 
shader 9 total_cycles, active_cycles, idle cycles = 1891126, 6202, 1884923 
shader 10 total_cycles, active_cycles, idle cycles = 1891126, 5718, 1885407 
shader 11 total_cycles, active_cycles, idle cycles = 1891126, 5925, 1885200 
shader 12 total_cycles, active_cycles, idle cycles = 1891126, 5503, 1885623 
shader 13 total_cycles, active_cycles, idle cycles = 1891126, 6476, 1884649 
shader 14 total_cycles, active_cycles, idle cycles = 1891126, 6295, 1884831 
shader 15 total_cycles, active_cycles, idle cycles = 1891126, 6727, 1884398 
shader 16 total_cycles, active_cycles, idle cycles = 1891126, 5563, 1885562 
shader 17 total_cycles, active_cycles, idle cycles = 1891126, 6016, 1885110 
shader 18 total_cycles, active_cycles, idle cycles = 1891126, 6053, 1885072 
shader 19 total_cycles, active_cycles, idle cycles = 1891126, 6203, 1884923 
shader 20 total_cycles, active_cycles, idle cycles = 1891126, 5914, 1885212 
shader 21 total_cycles, active_cycles, idle cycles = 1891126, 6323, 1884802 
shader 22 total_cycles, active_cycles, idle cycles = 1891126, 5659, 1885466 
shader 23 total_cycles, active_cycles, idle cycles = 1891126, 6630, 1884496 
shader 24 total_cycles, active_cycles, idle cycles = 1891126, 6064, 1885061 
shader 25 total_cycles, active_cycles, idle cycles = 1891126, 5935, 1885191 
shader 26 total_cycles, active_cycles, idle cycles = 1891126, 6513, 1884612 
shader 27 total_cycles, active_cycles, idle cycles = 1891126, 6688, 1884437 
shader 28 total_cycles, active_cycles, idle cycles = 1891126, 6393, 1884733 
shader 29 total_cycles, active_cycles, idle cycles = 1891126, 5560, 1885566 
shader 30 total_cycles, active_cycles, idle cycles = 1891126, 111280, 1779846 
shader 31 total_cycles, active_cycles, idle cycles = 1891126, 108664, 1782461 
shader 32 total_cycles, active_cycles, idle cycles = 1891126, 117621, 1773505 
shader 33 total_cycles, active_cycles, idle cycles = 1891126, 110898, 1780227 
shader 34 total_cycles, active_cycles, idle cycles = 1891126, 109906, 1781220 
shader 35 total_cycles, active_cycles, idle cycles = 1891126, 110433, 1780693 
shader 36 total_cycles, active_cycles, idle cycles = 1891126, 110176, 1780950 
shader 37 total_cycles, active_cycles, idle cycles = 1891126, 118623, 1772503 
shader 38 total_cycles, active_cycles, idle cycles = 1891126, 115907, 1775219 
shader 39 total_cycles, active_cycles, idle cycles = 1891126, 111602, 1779523 
shader 40 total_cycles, active_cycles, idle cycles = 1891126, 108818, 1782308 
shader 41 total_cycles, active_cycles, idle cycles = 1891126, 122735, 1768390 
shader 42 total_cycles, active_cycles, idle cycles = 1891126, 115615, 1775511 
shader 43 total_cycles, active_cycles, idle cycles = 1891126, 100398, 1790727 
shader 44 total_cycles, active_cycles, idle cycles = 1891126, 110961, 1780165 
shader 45 total_cycles, active_cycles, idle cycles = 1891126, 108805, 1782320 
shader 46 total_cycles, active_cycles, idle cycles = 1891126, 109434, 1781692 
shader 47 total_cycles, active_cycles, idle cycles = 1891126, 120040, 1771086 
shader 48 total_cycles, active_cycles, idle cycles = 1891126, 103568, 1787557 
shader 49 total_cycles, active_cycles, idle cycles = 1891126, 113481, 1777644 
shader 50 total_cycles, active_cycles, idle cycles = 1891126, 111947, 1779178 
shader 51 total_cycles, active_cycles, idle cycles = 1891126, 106945, 1784181 
shader 52 total_cycles, active_cycles, idle cycles = 1891126, 103798, 1787327 
shader 53 total_cycles, active_cycles, idle cycles = 1891126, 110805, 1780320 
shader 54 total_cycles, active_cycles, idle cycles = 1891126, 104914, 1786211 
shader 55 total_cycles, active_cycles, idle cycles = 1891126, 115600, 1775525 
shader 56 total_cycles, active_cycles, idle cycles = 1891126, 119912, 1771214 
shader 57 total_cycles, active_cycles, idle cycles = 1891126, 107352, 1783774 
shader 58 total_cycles, active_cycles, idle cycles = 1891126, 108709, 1782416 
shader 59 total_cycles, active_cycles, idle cycles = 1891126, 106532, 1784594 
warps_exctd_sm 0 = 384 
warps_exctd_sm 1 = 416 
warps_exctd_sm 2 = 320 
warps_exctd_sm 3 = 448 
warps_exctd_sm 4 = 288 
warps_exctd_sm 5 = 480 
warps_exctd_sm 6 = 448 
warps_exctd_sm 7 = 448 
warps_exctd_sm 8 = 416 
warps_exctd_sm 9 = 480 
warps_exctd_sm 10 = 448 
warps_exctd_sm 11 = 448 
warps_exctd_sm 12 = 448 
warps_exctd_sm 13 = 480 
warps_exctd_sm 14 = 480 
warps_exctd_sm 15 = 544 
warps_exctd_sm 16 = 448 
warps_exctd_sm 17 = 480 
warps_exctd_sm 18 = 480 
warps_exctd_sm 19 = 512 
warps_exctd_sm 20 = 448 
warps_exctd_sm 21 = 480 
warps_exctd_sm 22 = 448 
warps_exctd_sm 23 = 512 
warps_exctd_sm 24 = 512 
warps_exctd_sm 25 = 448 
warps_exctd_sm 26 = 512 
warps_exctd_sm 27 = 544 
warps_exctd_sm 28 = 480 
warps_exctd_sm 29 = 448 
warps_exctd_sm 30 = 15488 
warps_exctd_sm 31 = 15072 
warps_exctd_sm 32 = 15840 
warps_exctd_sm 33 = 15040 
warps_exctd_sm 34 = 15008 
warps_exctd_sm 35 = 15072 
warps_exctd_sm 36 = 15008 
warps_exctd_sm 37 = 16224 
warps_exctd_sm 38 = 15904 
warps_exctd_sm 39 = 15296 
warps_exctd_sm 40 = 14848 
warps_exctd_sm 41 = 16448 
warps_exctd_sm 42 = 15680 
warps_exctd_sm 43 = 13696 
warps_exctd_sm 44 = 15264 
warps_exctd_sm 45 = 14976 
warps_exctd_sm 46 = 15072 
warps_exctd_sm 47 = 16160 
warps_exctd_sm 48 = 14240 
warps_exctd_sm 49 = 15616 
warps_exctd_sm 50 = 15392 
warps_exctd_sm 51 = 14432 
warps_exctd_sm 52 = 14304 
warps_exctd_sm 53 = 15232 
warps_exctd_sm 54 = 14592 
warps_exctd_sm 55 = 15552 
warps_exctd_sm 56 = 16192 
warps_exctd_sm 57 = 14688 
warps_exctd_sm 58 = 14784 
warps_exctd_sm 59 = 14272 
gpgpu_n_tot_thrd_icount = 224718464
gpgpu_n_tot_w_icount = 7022452
gpgpu_n_stall_shd_mem = 68058699
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 1565940
gpgpu_n_mem_write_global = 31066
gpgpu_n_mem_texture = 562485
gpgpu_n_mem_const = 3898
gpgpu_n_load_insn  = 16022848
gpgpu_n_store_insn = 455392
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 7214816
gpgpu_n_const_mem_insn = 7670208
gpgpu_n_param_mem_insn = 2360288
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 71059
gpgpu_stall_shd_mem[c_mem][bk_conf] = 71059
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 57695276
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:113699518	W0_Idle:12145234	W0_Scoreboard:94067732	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:7022636
Warp Occupancy Distribution:
Stall:103787394	W0_Idle:9179507	W0_Scoreboard:148995	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:351664
Warp Occupancy Distribution:
Stall:9912124	W0_Idle:2965727	W0_Scoreboard:93918737	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:6670972
warp_utilization0: 0.030946
warp_utilization1: 0.003099
warp_utilization2: 0.058792
traffic_breakdown_coretomem[CONST_ACC_R] = 31184 {8:3898,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 3736616 {8:467077,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 2883440 {40:10969,72:4508,136:15589,}
traffic_breakdown_coretomem[GLOBAL_ATOMIC] = 44362616 {40:1092770,72:2763,136:3330,}
traffic_breakdown_coretomem[INST_ACC_R] = 16080 {8:2010,}
traffic_breakdown_coretomem[TEXTURE_ACC_R] = 4499880 {8:562485,}
traffic_breakdown_memtocore[CONST_ACC_R] = 280656 {72:3898,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 63522472 {136:467077,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 248528 {8:31066,}
traffic_breakdown_memtocore[GLOBAL_ATOMIC] = 44331336 {40:1091988,72:2763,136:3330,}
traffic_breakdown_memtocore[INST_ACC_R] = 273360 {136:2010,}
traffic_breakdown_memtocore[TEXTURE_ACC_R] = 76497960 {136:562485,}
maxmrqlatency = 904 
maxdqlatency = 0 
maxmflatency = 10057 
averagemflatency = 861 
averagemflatency_1 = 895 
averagemflatency_2= 826 
averagemrqlatency_1 = 65 
averagemrqlatency_2 = 70 
max_icnt2mem_latency = 9434 
max_icnt2sh_latency = 1891125 
mrq_lat_table:697952 	25250 	44557 	84992 	201017 	340955 	448131 	350742 	93280 	2723 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	19074 	20073 	24549 	117732 	404597 	902101 	608190 	64696 	1568 	27 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	178543 	110006 	234110 	153748 	216574 	434024 	552666 	260463 	24224 	769 	16 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	1275669 	745356 	105287 	5156 	73 	0 	0 	0 	0 	0 	0 	0 	180 	768 	3490 	4438 	8876 	13314 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1 	10 	3632 	138 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        32        32        32        32        32        32        32        32        32        32         9         8        12        10        12        10 
dram[1]:        24        32        32        32        32        32        32        30        32        24        10         8        12        12         9        11 
dram[2]:        32        24        32        32        32        32        32        30        32        19         6         8         8         9        15        11 
dram[3]:        32        20        28        30        32        30        32        28        30        22         8         8         9        11        11         8 
dram[4]:        32        32        32        32        32        32        32        28        28        28        10         8         8        12        10        11 
dram[5]:        32        24        32        32        32        32        32        26        28        22         7        10         8        12         9        11 
maximum service time to same row:
dram[0]:      1247      1245      1295      1326      1201      1581      1270      1489      1602      1458      2180      2291      2175      2301      2487      2177 
dram[1]:      1009      1363      1481      1400      1448      1292      1409      1184      1341      1296      2449      2343      2589      2115      2439      2044 
dram[2]:      1409       937      1281      1694      1156      1503      1330      1414      1651      1457      2269      2594      2391      2454      2235      2451 
dram[3]:      1576      1457      1232      1251      1381      1192      1369      1237      1374      1280      2372      2604      2338      2306      2371      2412 
dram[4]:      1327      1121      1477      1294      1349      1163      1303      1303      1156      1505      2269      2122      2269      2216      2276      2213 
dram[5]:      1348      1450      1194      1334      1118      1314      1421      1265      1140      1310      2029      2287      2082      2281      2285      2282 
average row accesses per activate:
dram[0]:  1.196944  1.160870  1.163781  1.170915  1.173531  1.157522  1.178199  1.173464  1.158895  1.140125  1.161295  1.160776  1.176374  1.154630  1.173965  1.160155 
dram[1]:  1.154707  1.159821  1.163709  1.160805  1.156553  1.163206  1.163789  1.169207  1.153271  1.150873  1.152364  1.157283  1.159645  1.163516  1.164534  1.175693 
dram[2]:  1.156498  1.169712  1.153821  1.175761  1.161196  1.232089  1.157989  1.196510  1.140298  1.148288  1.151597  1.158838  1.158628  1.176192  1.158251  1.195283 
dram[3]:  1.149294  1.153419  1.163328  1.165471  1.152011  1.161917  1.162022  1.180732  1.138107  1.144271  1.159195  1.161287  1.150335  1.151945  1.166012  1.181259 
dram[4]:  1.165390  1.163046  1.173128  1.166334  1.157241  1.165401  1.178143  1.168186  1.143627  1.139356  1.220708  1.155405  1.156578  1.154946  1.185229  1.176586 
dram[5]:  1.154949  1.160178  1.166963  1.166066  1.149232  1.157375  1.158761  1.175953  1.142721  1.150005  1.148495  1.155486  1.161308  1.157895  1.170805  1.184152 
average row locality = 2289599/1967001 = 1.164005
average row locality_1 = 1674351/1467217 = 1.141175
average row locality_2 = 615248/499784 = 1.231028
average row locality_3 = 0/0 = -nan
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:     17055     14933     14725     14020     16405     14947     16508     15695     16356     14545     14761     14104     15238     13676     15161     14397 
dram[1]:     14731     13837     14551     13821     15001     15129     15458     15494     15262     14801     13512     13762     13767     13748     14450     14560 
dram[2]:     15085     16066     13884     15312     15752     18607     15421     17373     14917     15675     13944     14871     14279     15679     14056     16166 
dram[3]:     13577     14220     14371     14523     14750     15664     15222     16415     14445     14731     14151     13858     13723     13518     14322     15092 
dram[4]:     15524     14651     15953     14286     15809     15728     16844     15616     15411     14585     17027     14000     14466     13664     15835     15055 
dram[5]:     14259     14083     14658     14371     14913     15319     15222     16057     15101     14671     13913     13270     14239     13450     14255     15257 
total reads: 1431571
bank skew: 18607/13270 = 1.40
chip skew: 247087/231884 = 1.07
number of total write accesses:
dram[0]:     10756      8765      8337      7663      9381      8112      9563      8848     10112      8408      9818      9180     10454      8882      9670      8886 
dram[1]:      8489      7651      8204      7469      8174      8341      8601      8672      9103      8663      8571      8849      8969      8965      8937      8996 
dram[2]:      8799      9734      7554      8777      8870     11558      8624     10400      8759      9515      9020      9952      9503     10890      8562     10596 
dram[3]:      7420      7996      8044      8065      7994      8799      8383      9469      8316      8629      9225      8952      8934      8719      8821      9503 
dram[4]:      9284      8425      9464      7893      8871      8823      9884      8736      9218      8520     12093      9085      9667      8869     10291      9498 
dram[5]:      8132      7849      8304      7958      8059      8473      8356      9206      8889      8570      8988      8366      9454      8660      8708      9655 
total reads: 858119
bank skew: 12093/7420 = 1.63
chip skew: 151113/136654 = 1.11
average mf latency per bank:
dram[0]:        925       827      1011       969       940       904       819       764       716       642       679       614       690       630       815       742
dram[1]:        786       829       887       972       869       884       735       767       621       644       574       591       579       601       695       723
dram[2]:        882      1232      1042      1328       965      2042       818      1137       696       971       661       935       682       970       818      1138
dram[3]:        807       790       924       904       866       874       733       723       609       611       570       577       580       591       706       720
dram[4]:       1018       861      1098       971      1055       940       903       787       786       658       869       636       763       646       892       781
dram[5]:        781       793       892       905       830       847       723       724       614       600       569       565       588       576       692       706
maximum mf latency per bank:
dram[0]:       6708      6167      8333      6919      9657      7104      9111      5389      5367      5757      7849      6918      6219      9588      7463      6175
dram[1]:       6441      6736      7870      6042      6931      7684      6645      6978      6191      6753      6870      6709      9590      8143      8657      6335
dram[2]:       9026      9295      5607      7403      8259      7978     10057      7705      6391      6814      8006      7018      6146      7989      6687      5637
dram[3]:       8510      5085      7401      6025      8890      8869      6191      6832      5674      5427      6235      5660      5610      5709      6191      5563
dram[4]:       5570      5876      8275      5898      9430      5662      4932      5305      5990      6080      7111      8463      8075      7404      8658      8139
dram[5]:       6083      7930      8894      6831      9480      7413      8553      7037      5112      4724      8399      8386      8874      8582      5144      6743
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2496286 n_nop=1051808 n_act=333699 n_pre=333683 n_req=245890 n_req_1=142981 n_req_2=102909 n_req_3=0 n_rd=485024 n_write=292072 bw_util=0.3927 bw_util_1=0.2291 bw_util_2=0.1636 bw_util_3=0 blp=10.353692 blp_1= 3.812575 blp_2= 2.789498 blp_3= -nan
 n_activity=2490505 dram_eff=0.3936 dram_eff_1=0.2296 dram_eff_2=0.164 dram_eff_3=0
bk0: 34108a 816728i bk1: 29864a 993581i bk2: 29440a 1022824i bk3: 28038a 1081424i bk4: 32810a 802631i bk5: 29894a 943547i bk6: 33016a 734779i bk7: 31390a 792581i bk8: 32712a 865056i bk9: 29090a 1034637i bk10: 29516a 879873i bk11: 28208a 930053i bk12: 30476a 751954i bk13: 27352a 918619i bk14: 30316a 774603i bk15: 28794a 853581i 
bw_dist = 0.229	0.164	0.000	0.605	0.002
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=14.4405
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2496286 n_nop=1125781 n_act=317531 n_pre=317520 n_req=235154 n_req_1=132829 n_req_2=102325 n_req_3=0 n_rd=463736 n_write=271718 bw_util=0.3755 bw_util_1=0.2128 bw_util_2=0.1627 bw_util_3=0 blp=9.684279 blp_1= 3.656291 blp_2= 2.756783 blp_3= -nan
 n_activity=2469965 dram_eff=0.3795 dram_eff_1=0.2151 dram_eff_2=0.1644 dram_eff_3=0
bk0: 29461a 1102033i bk1: 27674a 1177187i bk2: 29102a 1089735i bk3: 27641a 1149401i bk4: 30000a 1010353i bk5: 30258a 966826i bk6: 30914a 905138i bk7: 30984a 869330i bk8: 30522a 1019799i bk9: 29602a 1038376i bk10: 27013a 1077919i bk11: 27522a 1020366i bk12: 27532a 979107i bk13: 27496a 959846i bk14: 28899a 922373i bk15: 29116a 892726i 
bw_dist = 0.213	0.163	0.000	0.614	0.011
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=12.434
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2496286 n_nop=1020530 n_act=340516 n_pre=340502 n_req=250427 n_req_1=147234 n_req_2=103193 n_req_3=0 n_rd=494144 n_write=300594 bw_util=0.4 bw_util_1=0.2359 bw_util_2=0.1641 bw_util_3=0 blp=10.654884 blp_1= 3.863875 blp_2= 2.813440 blp_3= -nan
 n_activity=2494158 dram_eff=0.4003 dram_eff_1=0.2361 dram_eff_2=0.1642 dram_eff_3=0
bk0: 30168a 1016244i bk1: 32128a 864117i bk2: 27768a 1104059i bk3: 30624a 927745i bk4: 31504a 858324i bk5: 37212a 502668i bk6: 30834a 814180i bk7: 34744a 558051i bk8: 29834a 1018054i bk9: 31348a 896726i bk10: 27888a 972231i bk11: 29738a 824642i bk12: 28558a 860644i bk13: 31358a 648024i bk14: 28110a 901689i bk15: 32328a 605375i 
bw_dist = 0.236	0.164	0.000	0.599	0.001
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=15.503
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2496286 n_nop=1120037 n_act=319090 n_pre=319075 n_req=235833 n_req_1=133441 n_req_2=102392 n_req_3=0 n_rd=465146 n_write=272938 bw_util=0.3766 bw_util_1=0.2138 bw_util_2=0.1628 bw_util_3=0 blp=9.721704 blp_1= 3.662832 blp_2= 2.746955 blp_3= -nan
 n_activity=2472987 dram_eff=0.3802 dram_eff_1=0.2158 dram_eff_2=0.1643 dram_eff_3=0
bk0: 27150a 1233521i bk1: 28440a 1136938i bk2: 28742a 1109768i bk3: 29046a 1069773i bk4: 29498a 1031051i bk5: 31328a 901498i bk6: 30442a 930410i bk7: 32830a 767527i bk8: 28888a 1107986i bk9: 29460a 1046768i bk10: 28300a 983874i bk11: 27716a 1007421i bk12: 27446a 985726i bk13: 27032a 980011i bk14: 28644a 925107i bk15: 30184a 830633i 
bw_dist = 0.214	0.163	0.000	0.614	0.009
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=12.5549
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2496286 n_nop=1038454 n_act=336656 n_pre=336642 n_req=247805 n_req_1=144752 n_req_2=103053 n_req_3=0 n_rd=488879 n_write=295655 bw_util=0.3958 bw_util_1=0.2319 bw_util_2=0.1639 bw_util_3=0 blp=10.493520 blp_1= 3.837180 blp_2= 2.805794 blp_3= -nan
 n_activity=2491924 dram_eff=0.3965 dram_eff_1=0.2323 dram_eff_2=0.1642 dram_eff_3=0
bk0: 31044a 970622i bk1: 29302a 1036377i bk2: 31906a 879800i bk3: 28572a 1046204i bk4: 31610a 857298i bk5: 31452a 830480i bk6: 33683a 675833i bk7: 31232a 787065i bk8: 30820a 968709i bk9: 29170a 1022330i bk10: 34052a 613326i bk11: 28000a 926029i bk12: 28928a 841661i bk13: 27328a 922911i bk14: 31670a 684689i bk15: 30110a 757161i 
bw_dist = 0.232	0.164	0.000	0.602	0.002
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=14.9573
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2496286 n_nop=1117613 n_act=319487 n_pre=319477 n_req=236266 n_req_1=133806 n_req_2=102460 n_req_3=0 n_rd=466042 n_write=273667 bw_util=0.3773 bw_util_1=0.2144 bw_util_2=0.1629 bw_util_3=0 blp=9.728894 blp_1= 3.664901 blp_2= 2.750080 blp_3= -nan
 n_activity=2475795 dram_eff=0.3804 dram_eff_1=0.2162 dram_eff_2=0.1643 dram_eff_3=0
bk0: 28518a 1153894i bk1: 28166a 1151149i bk2: 29312a 1065968i bk3: 28740a 1083762i bk4: 29826a 1021935i bk5: 30634a 947528i bk6: 30438a 929704i bk7: 32114a 803405i bk8: 30198a 1037718i bk9: 29334a 1050050i bk10: 27824a 1009413i bk11: 26538a 1072364i bk12: 28478a 922056i bk13: 26900a 997068i bk14: 28510a 950654i bk15: 30512a 796059i 
bw_dist = 0.214	0.163	0.000	0.614	0.008
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=12.5831

========= L2 cache stats =========
L2_cache_bank[0]: Access = 187736, Miss = 126223, Miss_rate = 0.672, Pending_hits = 2974, Reservation_fails = 107147
L2_cache_bank[1]: Access = 173561, Miss = 116330, Miss_rate = 0.670, Pending_hits = 2033, Reservation_fails = 52677
L2_cache_bank[2]: Access = 177196, Miss = 116748, Miss_rate = 0.659, Pending_hits = 1890, Reservation_fails = 48883
L2_cache_bank[3]: Access = 173691, Miss = 115166, Miss_rate = 0.663, Pending_hits = 1705, Reservation_fails = 46062
L2_cache_bank[4]: Access = 175284, Miss = 117354, Miss_rate = 0.670, Pending_hits = 2097, Reservation_fails = 36985
L2_cache_bank[5]: Access = 204605, Miss = 129766, Miss_rate = 0.634, Pending_hits = 3025, Reservation_fails = 145936
L2_cache_bank[6]: Access = 173976, Miss = 114571, Miss_rate = 0.659, Pending_hits = 1864, Reservation_fails = 36124
L2_cache_bank[7]: Access = 179653, Miss = 118035, Miss_rate = 0.657, Pending_hits = 1973, Reservation_fails = 48434
L2_cache_bank[8]: Access = 188526, Miss = 126881, Miss_rate = 0.673, Pending_hits = 3040, Reservation_fails = 116315
L2_cache_bank[9]: Access = 176920, Miss = 117599, Miss_rate = 0.665, Pending_hits = 2240, Reservation_fails = 56323
L2_cache_bank[10]: Access = 175908, Miss = 116575, Miss_rate = 0.663, Pending_hits = 1885, Reservation_fails = 39729
L2_cache_bank[11]: Access = 177830, Miss = 116493, Miss_rate = 0.655, Pending_hits = 2062, Reservation_fails = 51016
Cache L2_bank_000:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 187736, Miss = 126223 (0.672), PendingHit = 2974 (0.0158)
Cache L2_bank_001:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 173561, Miss = 116330 (0.67), PendingHit = 2033 (0.0117)
Cache L2_bank_002:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 177196, Miss = 116748 (0.659), PendingHit = 1890 (0.0107)
Cache L2_bank_003:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 173691, Miss = 115166 (0.663), PendingHit = 1705 (0.00982)
Cache L2_bank_004:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 175284, Miss = 117354 (0.67), PendingHit = 2097 (0.012)
Cache L2_bank_005:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 204605, Miss = 129766 (0.634), PendingHit = 3025 (0.0148)
Cache L2_bank_006:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 173976, Miss = 114571 (0.659), PendingHit = 1864 (0.0107)
Cache L2_bank_007:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 179653, Miss = 118035 (0.657), PendingHit = 1973 (0.011)
Cache L2_bank_008:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 188526, Miss = 126881 (0.673), PendingHit = 3040 (0.0161)
Cache L2_bank_009:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 176920, Miss = 117599 (0.665), PendingHit = 2240 (0.0127)
Cache L2_bank_010:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 175908, Miss = 116575 (0.663), PendingHit = 1885 (0.0107)
Cache L2_bank_011:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 177830, Miss = 116493 (0.655), PendingHit = 2062 (0.0116)
L2 Cache Total Miss Rate = 0.661
Stream 1: L2 Cache Miss Rate = 0.759
Stream 2: L2 Cache Miss Rate = 0.560
Stream 1: Accesses  = 1100420
Stream 1: Misses  = 835213
Stream 2: Accesses  = 1064466
Stream 2: Misses  = 596528
Stream 1+2: Accesses  = 2164886
Stream 1+2: Misses  = 1431741
Total Accesses  = 2164886
MPKI-CORES
CORE_L2MPKI_0	65.955
CORE_L2MPKI_1	72.675
CORE_L2MPKI_2	64.351
CORE_L2MPKI_3	73.921
CORE_L2MPKI_4	67.518
CORE_L2MPKI_5	74.399
CORE_L2MPKI_6	69.370
CORE_L2MPKI_7	74.479
CORE_L2MPKI_8	69.355
CORE_L2MPKI_9	75.234
CORE_L2MPKI_10	73.667
CORE_L2MPKI_11	75.971
CORE_L2MPKI_12	75.501
CORE_L2MPKI_13	76.735
CORE_L2MPKI_14	74.405
CORE_L2MPKI_15	77.724
CORE_L2MPKI_16	73.941
CORE_L2MPKI_17	76.807
CORE_L2MPKI_18	74.741
CORE_L2MPKI_19	77.719
CORE_L2MPKI_20	75.534
CORE_L2MPKI_21	76.951
CORE_L2MPKI_22	75.446
CORE_L2MPKI_23	78.457
CORE_L2MPKI_24	74.904
CORE_L2MPKI_25	78.040
CORE_L2MPKI_26	76.321
CORE_L2MPKI_27	77.147
CORE_L2MPKI_28	74.146
CORE_L2MPKI_29	75.707
CORE_L2MPKI_30	2.791
CORE_L2MPKI_31	2.879
CORE_L2MPKI_32	2.725
CORE_L2MPKI_33	2.841
CORE_L2MPKI_34	2.763
CORE_L2MPKI_35	2.842
CORE_L2MPKI_36	2.839
CORE_L2MPKI_37	2.749
CORE_L2MPKI_38	2.744
CORE_L2MPKI_39	2.732
CORE_L2MPKI_40	2.954
CORE_L2MPKI_41	2.801
CORE_L2MPKI_42	2.792
CORE_L2MPKI_43	3.024
CORE_L2MPKI_44	2.798
CORE_L2MPKI_45	2.776
CORE_L2MPKI_46	2.872
CORE_L2MPKI_47	2.718
CORE_L2MPKI_48	2.932
CORE_L2MPKI_49	2.776
CORE_L2MPKI_50	2.818
CORE_L2MPKI_51	2.939
CORE_L2MPKI_52	2.906
CORE_L2MPKI_53	2.796
CORE_L2MPKI_54	2.946
CORE_L2MPKI_55	2.857
CORE_L2MPKI_56	2.684
CORE_L2MPKI_57	2.778
CORE_L2MPKI_58	2.810
CORE_L2MPKI_59	2.941
Avg_MPKI_Stream1= 74.237
Avg_MPKI_Stream2= 2.827
MISSES-CORES
CORE_MISSES_0	20810
CORE_MISSES_1	24414
CORE_MISSES_2	19258
CORE_MISSES_3	27761
CORE_MISSES_4	19134
CORE_MISSES_5	27574
CORE_MISSES_6	23002
CORE_MISSES_7	28538
CORE_MISSES_8	22826
CORE_MISSES_9	29742
CORE_MISSES_10	26850
CORE_MISSES_11	28694
CORE_MISSES_12	26470
CORE_MISSES_13	31686
CORE_MISSES_14	29862
CORE_MISSES_15	33338
CORE_MISSES_16	26214
CORE_MISSES_17	29457
CORE_MISSES_18	28837
CORE_MISSES_19	30732
CORE_MISSES_20	28478
CORE_MISSES_21	31024
CORE_MISSES_22	27216
CORE_MISSES_23	33168
CORE_MISSES_24	28955
CORE_MISSES_25	29528
CORE_MISSES_26	31696
CORE_MISSES_27	32898
CORE_MISSES_28	30223
CORE_MISSES_29	26828
CORE_MISSES_30	19664
CORE_MISSES_31	19806
CORE_MISSES_32	20296
CORE_MISSES_33	19953
CORE_MISSES_34	19229
CORE_MISSES_35	19875
CORE_MISSES_36	19806
CORE_MISSES_37	20647
CORE_MISSES_38	20135
CORE_MISSES_39	19302
CORE_MISSES_40	20351
CORE_MISSES_41	21772
CORE_MISSES_42	20440
CORE_MISSES_43	19224
CORE_MISSES_44	19657
CORE_MISSES_45	19126
CORE_MISSES_46	19899
CORE_MISSES_47	20661
CORE_MISSES_48	19228
CORE_MISSES_49	19942
CORE_MISSES_50	19973
CORE_MISSES_51	19906
CORE_MISSES_52	19095
CORE_MISSES_53	19613
CORE_MISSES_54	19567
CORE_MISSES_55	20914
CORE_MISSES_56	20380
CORE_MISSES_57	18882
CORE_MISSES_58	19340
CORE_MISSES_59	19845
L2_MISSES = 1431741
L2_total_cache_accesses = 2164886
L2_total_cache_misses = 1431741
L2_total_cache_miss_rate = 0.6613
L2_total_cache_pending_hits = 26788
L2_total_cache_reservation_fails = 785631
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 254047
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 11015
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1300365
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 705804
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 3127
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 318
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 453
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4509
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 436166
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 13728
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 112591
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 59839
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 11262
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 1595
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 18209
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 9317
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 1755
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 132
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 123
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 6162
L2_cache_data_port_util = 0.236
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=7409535
icnt_total_pkts_simt_to_mem=3359356
statistics from finished app 2
-------------------------------------------------
gpu_ipc_1 =       4.9501
gpu_ipc_2 =     112.6533
gpu_tot_sim_cycle_stream_1 = 1891125
gpu_tot_sim_cycle_stream_2 = 1891112
gpu_sim_insn_1 = 9361216
gpu_sim_insn_2 = 213040000
gpu_sim_cycle = 1891126
gpu_sim_insn = 222401216
gpu_ipc =     117.6025
gpu_tot_sim_cycle = 1891126
gpu_tot_sim_insn = 222401216
gpu_tot_ipc =     117.6025
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 6379086
gpu_stall_icnt2sh    = 2089183
gpu_total_sim_rate=94437

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 3667950
	L1I_total_cache_misses = 13767
	L1I_total_cache_miss_rate = 0.0038
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 549
	L1D_cache_core[1]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 747
	L1D_cache_core[2]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 687
	L1D_cache_core[3]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 394
	L1D_cache_core[4]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 638
	L1D_cache_core[5]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 678
	L1D_cache_core[6]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 719
	L1D_cache_core[7]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 787
	L1D_cache_core[8]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 730
	L1D_cache_core[9]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 799
	L1D_cache_core[10]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 887
	L1D_cache_core[11]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 732
	L1D_cache_core[12]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 762
	L1D_cache_core[13]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 855
	L1D_cache_core[14]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 882
	L1D_cache_core[15]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 711
	L1D_cache_core[16]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 912
	L1D_cache_core[17]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 798
	L1D_cache_core[18]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 818
	L1D_cache_core[19]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1000
	L1D_cache_core[20]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 869
	L1D_cache_core[21]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 912
	L1D_cache_core[22]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 910
	L1D_cache_core[23]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 945
	L1D_cache_core[24]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 905
	L1D_cache_core[25]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1027
	L1D_cache_core[26]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 856
	L1D_cache_core[27]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 918
	L1D_cache_core[28]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 935
	L1D_cache_core[29]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 913
	L1D_cache_core[30]: Access = 16520, Miss = 16520, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 32883
	L1D_cache_core[31]: Access = 16096, Miss = 16096, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 42870
	L1D_cache_core[32]: Access = 17476, Miss = 17476, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 26282
	L1D_cache_core[33]: Access = 16506, Miss = 16506, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 33814
	L1D_cache_core[34]: Access = 16346, Miss = 16346, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 37455
	L1D_cache_core[35]: Access = 16365, Miss = 16365, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 29901
	L1D_cache_core[36]: Access = 16473, Miss = 16473, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 43582
	L1D_cache_core[37]: Access = 17599, Miss = 17599, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 24669
	L1D_cache_core[38]: Access = 17260, Miss = 17260, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 27682
	L1D_cache_core[39]: Access = 16616, Miss = 16616, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 31971
	L1D_cache_core[40]: Access = 16139, Miss = 16139, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 38419
	L1D_cache_core[41]: Access = 18308, Miss = 18308, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 29074
	L1D_cache_core[42]: Access = 17198, Miss = 17198, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 21462
	L1D_cache_core[43]: Access = 15024, Miss = 15024, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 52066
	L1D_cache_core[44]: Access = 16441, Miss = 16441, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 26919
	L1D_cache_core[45]: Access = 16239, Miss = 16239, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 35224
	L1D_cache_core[46]: Access = 16268, Miss = 16268, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 31575
	L1D_cache_core[47]: Access = 17865, Miss = 17865, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 21015
	L1D_cache_core[48]: Access = 15466, Miss = 15466, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 43289
	L1D_cache_core[49]: Access = 16818, Miss = 16818, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 32599
	L1D_cache_core[50]: Access = 16658, Miss = 16658, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 41778
	L1D_cache_core[51]: Access = 15915, Miss = 15915, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 31416
	L1D_cache_core[52]: Access = 15423, Miss = 15423, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 38428
	L1D_cache_core[53]: Access = 16515, Miss = 16515, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 36130
	L1D_cache_core[54]: Access = 15589, Miss = 15589, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 41311
	L1D_cache_core[55]: Access = 17187, Miss = 17187, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 28059
	L1D_cache_core[56]: Access = 17836, Miss = 17836, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 20350
	L1D_cache_core[57]: Access = 15958, Miss = 15958, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 39201
	L1D_cache_core[58]: Access = 16168, Miss = 16168, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 37442
	L1D_cache_core[59]: Access = 15951, Miss = 15951, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 37141
	L1D_total_cache_accesses = 498143
	L1D_total_cache_misses = 498143
	L1D_total_cache_miss_rate = 1.0000
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 1038282
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.004
L1C_cache:
	L1C_total_cache_accesses = 313453
	L1C_total_cache_misses = 6177
	L1C_total_cache_miss_rate = 0.0197
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 71059
L1T_cache:
	L1T_total_cache_accesses = 1511370
	L1T_total_cache_misses = 562485
	L1T_total_cache_miss_rate = 0.3722
	L1T_total_cache_pending_hits = 948885
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 467077
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 974641
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 307276
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 6177
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 71059
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 948885
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 562485
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 31066
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 63641
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 3654183
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 13767
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
631, 109, 631, 133, 631, 38, 631, 51, 631, 32, 631, 32, 631, 32, 631, 32, 631, 32, 631, 32, 631, 32, 631, 19, 622, 32, 546, 11, 375, 19, 146, 11, 
shader 0 total_cycles, active_cycles, idle cycles = 1891126, 4954, 1886172 
shader 1 total_cycles, active_cycles, idle cycles = 1891126, 5272, 1885853 
shader 2 total_cycles, active_cycles, idle cycles = 1891126, 4697, 1886429 
shader 3 total_cycles, active_cycles, idle cycles = 1891126, 5892, 1885233 
shader 4 total_cycles, active_cycles, idle cycles = 1891126, 4449, 1886676 
shader 5 total_cycles, active_cycles, idle cycles = 1891126, 5817, 1885309 
shader 6 total_cycles, active_cycles, idle cycles = 1891126, 5206, 1885920 
shader 7 total_cycles, active_cycles, idle cycles = 1891126, 6011, 1885115 
shader 8 total_cycles, active_cycles, idle cycles = 1891126, 5166, 1885959 
shader 9 total_cycles, active_cycles, idle cycles = 1891126, 6202, 1884923 
shader 10 total_cycles, active_cycles, idle cycles = 1891126, 5718, 1885407 
shader 11 total_cycles, active_cycles, idle cycles = 1891126, 5925, 1885200 
shader 12 total_cycles, active_cycles, idle cycles = 1891126, 5503, 1885623 
shader 13 total_cycles, active_cycles, idle cycles = 1891126, 6476, 1884649 
shader 14 total_cycles, active_cycles, idle cycles = 1891126, 6295, 1884831 
shader 15 total_cycles, active_cycles, idle cycles = 1891126, 6727, 1884398 
shader 16 total_cycles, active_cycles, idle cycles = 1891126, 5563, 1885562 
shader 17 total_cycles, active_cycles, idle cycles = 1891126, 6016, 1885110 
shader 18 total_cycles, active_cycles, idle cycles = 1891126, 6053, 1885072 
shader 19 total_cycles, active_cycles, idle cycles = 1891126, 6203, 1884923 
shader 20 total_cycles, active_cycles, idle cycles = 1891126, 5914, 1885212 
shader 21 total_cycles, active_cycles, idle cycles = 1891126, 6323, 1884802 
shader 22 total_cycles, active_cycles, idle cycles = 1891126, 5659, 1885466 
shader 23 total_cycles, active_cycles, idle cycles = 1891126, 6630, 1884496 
shader 24 total_cycles, active_cycles, idle cycles = 1891126, 6064, 1885061 
shader 25 total_cycles, active_cycles, idle cycles = 1891126, 5935, 1885191 
shader 26 total_cycles, active_cycles, idle cycles = 1891126, 6513, 1884612 
shader 27 total_cycles, active_cycles, idle cycles = 1891126, 6688, 1884437 
shader 28 total_cycles, active_cycles, idle cycles = 1891126, 6393, 1884733 
shader 29 total_cycles, active_cycles, idle cycles = 1891126, 5560, 1885566 
shader 30 total_cycles, active_cycles, idle cycles = 1891126, 111280, 1779846 
shader 31 total_cycles, active_cycles, idle cycles = 1891126, 108664, 1782461 
shader 32 total_cycles, active_cycles, idle cycles = 1891126, 117621, 1773505 
shader 33 total_cycles, active_cycles, idle cycles = 1891126, 110898, 1780227 
shader 34 total_cycles, active_cycles, idle cycles = 1891126, 109906, 1781220 
shader 35 total_cycles, active_cycles, idle cycles = 1891126, 110433, 1780693 
shader 36 total_cycles, active_cycles, idle cycles = 1891126, 110176, 1780950 
shader 37 total_cycles, active_cycles, idle cycles = 1891126, 118623, 1772503 
shader 38 total_cycles, active_cycles, idle cycles = 1891126, 115907, 1775219 
shader 39 total_cycles, active_cycles, idle cycles = 1891126, 111602, 1779523 
shader 40 total_cycles, active_cycles, idle cycles = 1891126, 108818, 1782308 
shader 41 total_cycles, active_cycles, idle cycles = 1891126, 122735, 1768390 
shader 42 total_cycles, active_cycles, idle cycles = 1891126, 115615, 1775511 
shader 43 total_cycles, active_cycles, idle cycles = 1891126, 100398, 1790727 
shader 44 total_cycles, active_cycles, idle cycles = 1891126, 110961, 1780165 
shader 45 total_cycles, active_cycles, idle cycles = 1891126, 108805, 1782320 
shader 46 total_cycles, active_cycles, idle cycles = 1891126, 109434, 1781692 
shader 47 total_cycles, active_cycles, idle cycles = 1891126, 120040, 1771086 
shader 48 total_cycles, active_cycles, idle cycles = 1891126, 103568, 1787557 
shader 49 total_cycles, active_cycles, idle cycles = 1891126, 113481, 1777644 
shader 50 total_cycles, active_cycles, idle cycles = 1891126, 111947, 1779178 
shader 51 total_cycles, active_cycles, idle cycles = 1891126, 106945, 1784181 
shader 52 total_cycles, active_cycles, idle cycles = 1891126, 103798, 1787327 
shader 53 total_cycles, active_cycles, idle cycles = 1891126, 110805, 1780320 
shader 54 total_cycles, active_cycles, idle cycles = 1891126, 104914, 1786211 
shader 55 total_cycles, active_cycles, idle cycles = 1891126, 115600, 1775525 
shader 56 total_cycles, active_cycles, idle cycles = 1891126, 119912, 1771214 
shader 57 total_cycles, active_cycles, idle cycles = 1891126, 107352, 1783774 
shader 58 total_cycles, active_cycles, idle cycles = 1891126, 108709, 1782416 
shader 59 total_cycles, active_cycles, idle cycles = 1891126, 106532, 1784594 
warps_exctd_sm 0 = 384 
warps_exctd_sm 1 = 416 
warps_exctd_sm 2 = 320 
warps_exctd_sm 3 = 448 
warps_exctd_sm 4 = 288 
warps_exctd_sm 5 = 480 
warps_exctd_sm 6 = 448 
warps_exctd_sm 7 = 448 
warps_exctd_sm 8 = 416 
warps_exctd_sm 9 = 480 
warps_exctd_sm 10 = 448 
warps_exctd_sm 11 = 448 
warps_exctd_sm 12 = 448 
warps_exctd_sm 13 = 480 
warps_exctd_sm 14 = 480 
warps_exctd_sm 15 = 544 
warps_exctd_sm 16 = 448 
warps_exctd_sm 17 = 480 
warps_exctd_sm 18 = 480 
warps_exctd_sm 19 = 512 
warps_exctd_sm 20 = 448 
warps_exctd_sm 21 = 480 
warps_exctd_sm 22 = 448 
warps_exctd_sm 23 = 512 
warps_exctd_sm 24 = 512 
warps_exctd_sm 25 = 448 
warps_exctd_sm 26 = 512 
warps_exctd_sm 27 = 544 
warps_exctd_sm 28 = 480 
warps_exctd_sm 29 = 448 
warps_exctd_sm 30 = 15488 
warps_exctd_sm 31 = 15072 
warps_exctd_sm 32 = 15840 
warps_exctd_sm 33 = 15040 
warps_exctd_sm 34 = 15008 
warps_exctd_sm 35 = 15072 
warps_exctd_sm 36 = 15008 
warps_exctd_sm 37 = 16224 
warps_exctd_sm 38 = 15904 
warps_exctd_sm 39 = 15296 
warps_exctd_sm 40 = 14848 
warps_exctd_sm 41 = 16448 
warps_exctd_sm 42 = 15680 
warps_exctd_sm 43 = 13696 
warps_exctd_sm 44 = 15264 
warps_exctd_sm 45 = 14976 
warps_exctd_sm 46 = 15072 
warps_exctd_sm 47 = 16160 
warps_exctd_sm 48 = 14240 
warps_exctd_sm 49 = 15616 
warps_exctd_sm 50 = 15392 
warps_exctd_sm 51 = 14432 
warps_exctd_sm 52 = 14304 
warps_exctd_sm 53 = 15232 
warps_exctd_sm 54 = 14592 
warps_exctd_sm 55 = 15552 
warps_exctd_sm 56 = 16192 
warps_exctd_sm 57 = 14688 
warps_exctd_sm 58 = 14784 
warps_exctd_sm 59 = 14272 
gpgpu_n_tot_thrd_icount = 224718464
gpgpu_n_tot_w_icount = 7022452
gpgpu_n_stall_shd_mem = 68058699
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 1565940
gpgpu_n_mem_write_global = 31066
gpgpu_n_mem_texture = 562485
gpgpu_n_mem_const = 3898
gpgpu_n_load_insn  = 16022848
gpgpu_n_store_insn = 455392
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 7214816
gpgpu_n_const_mem_insn = 7670208
gpgpu_n_param_mem_insn = 2360288
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 71059
gpgpu_stall_shd_mem[c_mem][bk_conf] = 71059
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 57695276
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:113699518	W0_Idle:12145234	W0_Scoreboard:94067732	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:7022636
Warp Occupancy Distribution:
Stall:103787394	W0_Idle:9179507	W0_Scoreboard:148995	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:351664
Warp Occupancy Distribution:
Stall:9912124	W0_Idle:2965727	W0_Scoreboard:93918737	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:6670972
warp_utilization0: 0.030946
warp_utilization1: 0.003099
warp_utilization2: 0.058792
traffic_breakdown_coretomem[CONST_ACC_R] = 31184 {8:3898,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 3736616 {8:467077,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 2883440 {40:10969,72:4508,136:15589,}
traffic_breakdown_coretomem[GLOBAL_ATOMIC] = 44362616 {40:1092770,72:2763,136:3330,}
traffic_breakdown_coretomem[INST_ACC_R] = 16080 {8:2010,}
traffic_breakdown_coretomem[TEXTURE_ACC_R] = 4499880 {8:562485,}
traffic_breakdown_memtocore[CONST_ACC_R] = 280656 {72:3898,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 63522472 {136:467077,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 248528 {8:31066,}
traffic_breakdown_memtocore[GLOBAL_ATOMIC] = 44331336 {40:1091988,72:2763,136:3330,}
traffic_breakdown_memtocore[INST_ACC_R] = 273360 {136:2010,}
traffic_breakdown_memtocore[TEXTURE_ACC_R] = 76497960 {136:562485,}
maxmrqlatency = 904 
maxdqlatency = 0 
maxmflatency = 10057 
averagemflatency = 861 
averagemflatency_1 = 895 
averagemflatency_2= 826 
averagemrqlatency_1 = 65 
averagemrqlatency_2 = 70 
max_icnt2mem_latency = 9434 
max_icnt2sh_latency = 1891125 
mrq_lat_table:697952 	25250 	44557 	84992 	201017 	340955 	448131 	350742 	93280 	2723 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	19074 	20073 	24549 	117732 	404597 	902101 	608190 	64696 	1568 	27 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	178543 	110006 	234110 	153748 	216574 	434024 	552666 	260463 	24224 	769 	16 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	1275669 	745356 	105287 	5156 	73 	0 	0 	0 	0 	0 	0 	0 	180 	768 	3490 	4438 	8876 	13314 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1 	10 	3632 	138 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        32        32        32        32        32        32        32        32        32        32         9         8        12        10        12        10 
dram[1]:        24        32        32        32        32        32        32        30        32        24        10         8        12        12         9        11 
dram[2]:        32        24        32        32        32        32        32        30        32        19         6         8         8         9        15        11 
dram[3]:        32        20        28        30        32        30        32        28        30        22         8         8         9        11        11         8 
dram[4]:        32        32        32        32        32        32        32        28        28        28        10         8         8        12        10        11 
dram[5]:        32        24        32        32        32        32        32        26        28        22         7        10         8        12         9        11 
maximum service time to same row:
dram[0]:      1247      1245      1295      1326      1201      1581      1270      1489      1602      1458      2180      2291      2175      2301      2487      2177 
dram[1]:      1009      1363      1481      1400      1448      1292      1409      1184      1341      1296      2449      2343      2589      2115      2439      2044 
dram[2]:      1409       937      1281      1694      1156      1503      1330      1414      1651      1457      2269      2594      2391      2454      2235      2451 
dram[3]:      1576      1457      1232      1251      1381      1192      1369      1237      1374      1280      2372      2604      2338      2306      2371      2412 
dram[4]:      1327      1121      1477      1294      1349      1163      1303      1303      1156      1505      2269      2122      2269      2216      2276      2213 
dram[5]:      1348      1450      1194      1334      1118      1314      1421      1265      1140      1310      2029      2287      2082      2281      2285      2282 
average row accesses per activate:
dram[0]:  1.196944  1.160870  1.163781  1.170915  1.173531  1.157522  1.178199  1.173464  1.158895  1.140125  1.161295  1.160776  1.176374  1.154630  1.173965  1.160155 
dram[1]:  1.154707  1.159821  1.163709  1.160805  1.156553  1.163206  1.163789  1.169207  1.153271  1.150873  1.152364  1.157283  1.159645  1.163516  1.164534  1.175693 
dram[2]:  1.156498  1.169712  1.153821  1.175761  1.161196  1.232089  1.157989  1.196510  1.140298  1.148288  1.151597  1.158838  1.158628  1.176192  1.158251  1.195283 
dram[3]:  1.149294  1.153419  1.163328  1.165471  1.152011  1.161917  1.162022  1.180732  1.138107  1.144271  1.159195  1.161287  1.150335  1.151945  1.166012  1.181259 
dram[4]:  1.165390  1.163046  1.173128  1.166334  1.157241  1.165401  1.178143  1.168186  1.143627  1.139356  1.220708  1.155405  1.156578  1.154946  1.185229  1.176586 
dram[5]:  1.154949  1.160178  1.166963  1.166066  1.149232  1.157375  1.158761  1.175953  1.142721  1.150005  1.148495  1.155486  1.161308  1.157895  1.170805  1.184152 
average row locality = 2289599/1967001 = 1.164005
average row locality_1 = 1674351/1467217 = 1.141175
average row locality_2 = 615248/499784 = 1.231028
average row locality_3 = 0/0 = -nan
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:     17055     14933     14725     14020     16405     14947     16508     15695     16356     14545     14761     14104     15238     13676     15161     14397 
dram[1]:     14731     13837     14551     13821     15001     15129     15458     15494     15262     14801     13512     13762     13767     13748     14450     14560 
dram[2]:     15085     16066     13884     15312     15752     18607     15421     17373     14917     15675     13944     14871     14279     15679     14056     16166 
dram[3]:     13577     14220     14371     14523     14750     15664     15222     16415     14445     14731     14151     13858     13723     13518     14322     15092 
dram[4]:     15524     14651     15953     14286     15809     15728     16844     15616     15411     14585     17027     14000     14466     13664     15835     15055 
dram[5]:     14259     14083     14658     14371     14913     15319     15222     16057     15101     14671     13913     13270     14239     13450     14255     15257 
total reads: 1431571
bank skew: 18607/13270 = 1.40
chip skew: 247087/231884 = 1.07
number of total write accesses:
dram[0]:     10756      8765      8337      7663      9381      8112      9563      8848     10112      8408      9818      9180     10454      8882      9670      8886 
dram[1]:      8489      7651      8204      7469      8174      8341      8601      8672      9103      8663      8571      8849      8969      8965      8937      8996 
dram[2]:      8799      9734      7554      8777      8870     11558      8624     10400      8759      9515      9020      9952      9503     10890      8562     10596 
dram[3]:      7420      7996      8044      8065      7994      8799      8383      9469      8316      8629      9225      8952      8934      8719      8821      9503 
dram[4]:      9284      8425      9464      7893      8871      8823      9884      8736      9218      8520     12093      9085      9667      8869     10291      9498 
dram[5]:      8132      7849      8304      7958      8059      8473      8356      9206      8889      8570      8988      8366      9454      8660      8708      9655 
total reads: 858119
bank skew: 12093/7420 = 1.63
chip skew: 151113/136654 = 1.11
average mf latency per bank:
dram[0]:        925       827      1011       969       940       904       819       764       716       642       679       614       690       630       815       742
dram[1]:        786       829       887       972       869       884       735       767       621       644       574       591       579       601       695       723
dram[2]:        882      1232      1042      1328       965      2042       818      1137       696       971       661       935       682       970       818      1138
dram[3]:        807       790       924       904       866       874       733       723       609       611       570       577       580       591       706       720
dram[4]:       1018       861      1098       971      1055       940       903       787       786       658       869       636       763       646       892       781
dram[5]:        781       793       892       905       830       847       723       724       614       600       569       565       588       576       692       706
maximum mf latency per bank:
dram[0]:       6708      6167      8333      6919      9657      7104      9111      5389      5367      5757      7849      6918      6219      9588      7463      6175
dram[1]:       6441      6736      7870      6042      6931      7684      6645      6978      6191      6753      6870      6709      9590      8143      8657      6335
dram[2]:       9026      9295      5607      7403      8259      7978     10057      7705      6391      6814      8006      7018      6146      7989      6687      5637
dram[3]:       8510      5085      7401      6025      8890      8869      6191      6832      5674      5427      6235      5660      5610      5709      6191      5563
dram[4]:       5570      5876      8275      5898      9430      5662      4932      5305      5990      6080      7111      8463      8075      7404      8658      8139
dram[5]:       6083      7930      8894      6831      9480      7413      8553      7037      5112      4724      8399      8386      8874      8582      5144      6743
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2496286 n_nop=1051808 n_act=333699 n_pre=333683 n_req=245890 n_req_1=142981 n_req_2=102909 n_req_3=0 n_rd=485024 n_write=292072 bw_util=0.3927 bw_util_1=0.2291 bw_util_2=0.1636 bw_util_3=0 blp=10.353692 blp_1= 3.812575 blp_2= 2.789498 blp_3= -nan
 n_activity=2490505 dram_eff=0.3936 dram_eff_1=0.2296 dram_eff_2=0.164 dram_eff_3=0
bk0: 34108a 816728i bk1: 29864a 993581i bk2: 29440a 1022824i bk3: 28038a 1081424i bk4: 32810a 802631i bk5: 29894a 943547i bk6: 33016a 734779i bk7: 31390a 792581i bk8: 32712a 865056i bk9: 29090a 1034637i bk10: 29516a 879873i bk11: 28208a 930053i bk12: 30476a 751954i bk13: 27352a 918619i bk14: 30316a 774603i bk15: 28794a 853581i 
bw_dist = 0.229	0.164	0.000	0.605	0.002
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=14.4405
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2496286 n_nop=1125781 n_act=317531 n_pre=317520 n_req=235154 n_req_1=132829 n_req_2=102325 n_req_3=0 n_rd=463736 n_write=271718 bw_util=0.3755 bw_util_1=0.2128 bw_util_2=0.1627 bw_util_3=0 blp=9.684279 blp_1= 3.656291 blp_2= 2.756783 blp_3= -nan
 n_activity=2469965 dram_eff=0.3795 dram_eff_1=0.2151 dram_eff_2=0.1644 dram_eff_3=0
bk0: 29461a 1102033i bk1: 27674a 1177187i bk2: 29102a 1089735i bk3: 27641a 1149401i bk4: 30000a 1010353i bk5: 30258a 966826i bk6: 30914a 905138i bk7: 30984a 869330i bk8: 30522a 1019799i bk9: 29602a 1038376i bk10: 27013a 1077919i bk11: 27522a 1020366i bk12: 27532a 979107i bk13: 27496a 959846i bk14: 28899a 922373i bk15: 29116a 892726i 
bw_dist = 0.213	0.163	0.000	0.614	0.011
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=12.434
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2496286 n_nop=1020530 n_act=340516 n_pre=340502 n_req=250427 n_req_1=147234 n_req_2=103193 n_req_3=0 n_rd=494144 n_write=300594 bw_util=0.4 bw_util_1=0.2359 bw_util_2=0.1641 bw_util_3=0 blp=10.654884 blp_1= 3.863875 blp_2= 2.813440 blp_3= -nan
 n_activity=2494158 dram_eff=0.4003 dram_eff_1=0.2361 dram_eff_2=0.1642 dram_eff_3=0
bk0: 30168a 1016244i bk1: 32128a 864117i bk2: 27768a 1104059i bk3: 30624a 927745i bk4: 31504a 858324i bk5: 37212a 502668i bk6: 30834a 814180i bk7: 34744a 558051i bk8: 29834a 1018054i bk9: 31348a 896726i bk10: 27888a 972231i bk11: 29738a 824642i bk12: 28558a 860644i bk13: 31358a 648024i bk14: 28110a 901689i bk15: 32328a 605375i 
bw_dist = 0.236	0.164	0.000	0.599	0.001
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=15.503
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2496286 n_nop=1120037 n_act=319090 n_pre=319075 n_req=235833 n_req_1=133441 n_req_2=102392 n_req_3=0 n_rd=465146 n_write=272938 bw_util=0.3766 bw_util_1=0.2138 bw_util_2=0.1628 bw_util_3=0 blp=9.721704 blp_1= 3.662832 blp_2= 2.746955 blp_3= -nan
 n_activity=2472987 dram_eff=0.3802 dram_eff_1=0.2158 dram_eff_2=0.1643 dram_eff_3=0
bk0: 27150a 1233521i bk1: 28440a 1136938i bk2: 28742a 1109768i bk3: 29046a 1069773i bk4: 29498a 1031051i bk5: 31328a 901498i bk6: 30442a 930410i bk7: 32830a 767527i bk8: 28888a 1107986i bk9: 29460a 1046768i bk10: 28300a 983874i bk11: 27716a 1007421i bk12: 27446a 985726i bk13: 27032a 980011i bk14: 28644a 925107i bk15: 30184a 830633i 
bw_dist = 0.214	0.163	0.000	0.614	0.009
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=12.5549
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2496286 n_nop=1038454 n_act=336656 n_pre=336642 n_req=247805 n_req_1=144752 n_req_2=103053 n_req_3=0 n_rd=488879 n_write=295655 bw_util=0.3958 bw_util_1=0.2319 bw_util_2=0.1639 bw_util_3=0 blp=10.493520 blp_1= 3.837180 blp_2= 2.805794 blp_3= -nan
 n_activity=2491924 dram_eff=0.3965 dram_eff_1=0.2323 dram_eff_2=0.1642 dram_eff_3=0
bk0: 31044a 970622i bk1: 29302a 1036377i bk2: 31906a 879800i bk3: 28572a 1046204i bk4: 31610a 857298i bk5: 31452a 830480i bk6: 33683a 675833i bk7: 31232a 787065i bk8: 30820a 968709i bk9: 29170a 1022330i bk10: 34052a 613326i bk11: 28000a 926029i bk12: 28928a 841661i bk13: 27328a 922911i bk14: 31670a 684689i bk15: 30110a 757161i 
bw_dist = 0.232	0.164	0.000	0.602	0.002
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=14.9573
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2496286 n_nop=1117613 n_act=319487 n_pre=319477 n_req=236266 n_req_1=133806 n_req_2=102460 n_req_3=0 n_rd=466042 n_write=273667 bw_util=0.3773 bw_util_1=0.2144 bw_util_2=0.1629 bw_util_3=0 blp=9.728894 blp_1= 3.664901 blp_2= 2.750080 blp_3= -nan
 n_activity=2475795 dram_eff=0.3804 dram_eff_1=0.2162 dram_eff_2=0.1643 dram_eff_3=0
bk0: 28518a 1153894i bk1: 28166a 1151149i bk2: 29312a 1065968i bk3: 28740a 1083762i bk4: 29826a 1021935i bk5: 30634a 947528i bk6: 30438a 929704i bk7: 32114a 803405i bk8: 30198a 1037718i bk9: 29334a 1050050i bk10: 27824a 1009413i bk11: 26538a 1072364i bk12: 28478a 922056i bk13: 26900a 997068i bk14: 28510a 950654i bk15: 30512a 796059i 
bw_dist = 0.214	0.163	0.000	0.614	0.008
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=12.5831

========= L2 cache stats =========
L2_cache_bank[0]: Access = 187736, Miss = 126223, Miss_rate = 0.672, Pending_hits = 2974, Reservation_fails = 107147
L2_cache_bank[1]: Access = 173561, Miss = 116330, Miss_rate = 0.670, Pending_hits = 2033, Reservation_fails = 52677
L2_cache_bank[2]: Access = 177196, Miss = 116748, Miss_rate = 0.659, Pending_hits = 1890, Reservation_fails = 48883
L2_cache_bank[3]: Access = 173691, Miss = 115166, Miss_rate = 0.663, Pending_hits = 1705, Reservation_fails = 46062
L2_cache_bank[4]: Access = 175284, Miss = 117354, Miss_rate = 0.670, Pending_hits = 2097, Reservation_fails = 36985
L2_cache_bank[5]: Access = 204605, Miss = 129766, Miss_rate = 0.634, Pending_hits = 3025, Reservation_fails = 145936
L2_cache_bank[6]: Access = 173976, Miss = 114571, Miss_rate = 0.659, Pending_hits = 1864, Reservation_fails = 36124
L2_cache_bank[7]: Access = 179653, Miss = 118035, Miss_rate = 0.657, Pending_hits = 1973, Reservation_fails = 48434
L2_cache_bank[8]: Access = 188526, Miss = 126881, Miss_rate = 0.673, Pending_hits = 3040, Reservation_fails = 116315
L2_cache_bank[9]: Access = 176920, Miss = 117599, Miss_rate = 0.665, Pending_hits = 2240, Reservation_fails = 56323
L2_cache_bank[10]: Access = 175908, Miss = 116575, Miss_rate = 0.663, Pending_hits = 1885, Reservation_fails = 39729
L2_cache_bank[11]: Access = 177830, Miss = 116493, Miss_rate = 0.655, Pending_hits = 2062, Reservation_fails = 51016
Cache L2_bank_000:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 187736, Miss = 126223 (0.672), PendingHit = 2974 (0.0158)
Cache L2_bank_001:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 173561, Miss = 116330 (0.67), PendingHit = 2033 (0.0117)
Cache L2_bank_002:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 177196, Miss = 116748 (0.659), PendingHit = 1890 (0.0107)
Cache L2_bank_003:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 173691, Miss = 115166 (0.663), PendingHit = 1705 (0.00982)
Cache L2_bank_004:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 175284, Miss = 117354 (0.67), PendingHit = 2097 (0.012)
Cache L2_bank_005:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 204605, Miss = 129766 (0.634), PendingHit = 3025 (0.0148)
Cache L2_bank_006:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 173976, Miss = 114571 (0.659), PendingHit = 1864 (0.0107)
Cache L2_bank_007:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 179653, Miss = 118035 (0.657), PendingHit = 1973 (0.011)
Cache L2_bank_008:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 188526, Miss = 126881 (0.673), PendingHit = 3040 (0.0161)
Cache L2_bank_009:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 176920, Miss = 117599 (0.665), PendingHit = 2240 (0.0127)
Cache L2_bank_010:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 175908, Miss = 116575 (0.663), PendingHit = 1885 (0.0107)
Cache L2_bank_011:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 177830, Miss = 116493 (0.655), PendingHit = 2062 (0.0116)
L2 Cache Total Miss Rate = 0.661
Stream 1: L2 Cache Miss Rate = 0.759
Stream 2: L2 Cache Miss Rate = 0.560
Stream 1: Accesses  = 1100420
Stream 1: Misses  = 835213
Stream 2: Accesses  = 1064466
Stream 2: Misses  = 596528
Stream 1+2: Accesses  = 2164886
Stream 1+2: Misses  = 1431741
Total Accesses  = 2164886
MPKI-CORES
CORE_L2MPKI_0	65.955
CORE_L2MPKI_1	72.675
CORE_L2MPKI_2	64.351
CORE_L2MPKI_3	73.921
CORE_L2MPKI_4	67.518
CORE_L2MPKI_5	74.399
CORE_L2MPKI_6	69.370
CORE_L2MPKI_7	74.479
CORE_L2MPKI_8	69.355
CORE_L2MPKI_9	75.234
CORE_L2MPKI_10	73.667
CORE_L2MPKI_11	75.971
CORE_L2MPKI_12	75.501
CORE_L2MPKI_13	76.735
CORE_L2MPKI_14	74.405
CORE_L2MPKI_15	77.724
CORE_L2MPKI_16	73.941
CORE_L2MPKI_17	76.807
CORE_L2MPKI_18	74.741
CORE_L2MPKI_19	77.719
CORE_L2MPKI_20	75.534
CORE_L2MPKI_21	76.951
CORE_L2MPKI_22	75.446
CORE_L2MPKI_23	78.457
CORE_L2MPKI_24	74.904
CORE_L2MPKI_25	78.040
CORE_L2MPKI_26	76.321
CORE_L2MPKI_27	77.147
CORE_L2MPKI_28	74.146
CORE_L2MPKI_29	75.707
CORE_L2MPKI_30	2.791
CORE_L2MPKI_31	2.879
CORE_L2MPKI_32	2.725
CORE_L2MPKI_33	2.841
CORE_L2MPKI_34	2.763
CORE_L2MPKI_35	2.842
CORE_L2MPKI_36	2.839
CORE_L2MPKI_37	2.749
CORE_L2MPKI_38	2.744
CORE_L2MPKI_39	2.732
CORE_L2MPKI_40	2.954
CORE_L2MPKI_41	2.801
CORE_L2MPKI_42	2.792
CORE_L2MPKI_43	3.024
CORE_L2MPKI_44	2.798
CORE_L2MPKI_45	2.776
CORE_L2MPKI_46	2.872
CORE_L2MPKI_47	2.718
CORE_L2MPKI_48	2.932
CORE_L2MPKI_49	2.776
CORE_L2MPKI_50	2.818
CORE_L2MPKI_51	2.939
CORE_L2MPKI_52	2.906
CORE_L2MPKI_53	2.796
CORE_L2MPKI_54	2.946
CORE_L2MPKI_55	2.857
CORE_L2MPKI_56	2.684
CORE_L2MPKI_57	2.778
CORE_L2MPKI_58	2.810
CORE_L2MPKI_59	2.941
Avg_MPKI_Stream1= 74.237
Avg_MPKI_Stream2= 2.827
MISSES-CORES
CORE_MISSES_0	20810
CORE_MISSES_1	24414
CORE_MISSES_2	19258
CORE_MISSES_3	27761
CORE_MISSES_4	19134
CORE_MISSES_5	27574
CORE_MISSES_6	23002
CORE_MISSES_7	28538
CORE_MISSES_8	22826
CORE_MISSES_9	29742
CORE_MISSES_10	26850
CORE_MISSES_11	28694
CORE_MISSES_12	26470
CORE_MISSES_13	31686
CORE_MISSES_14	29862
CORE_MISSES_15	33338
CORE_MISSES_16	26214
CORE_MISSES_17	29457
CORE_MISSES_18	28837
CORE_MISSES_19	30732
CORE_MISSES_20	28478
CORE_MISSES_21	31024
CORE_MISSES_22	27216
CORE_MISSES_23	33168
CORE_MISSES_24	28955
CORE_MISSES_25	29528
CORE_MISSES_26	31696
CORE_MISSES_27	32898
CORE_MISSES_28	30223
CORE_MISSES_29	26828
CORE_MISSES_30	19664
CORE_MISSES_31	19806
CORE_MISSES_32	20296
CORE_MISSES_33	19953
CORE_MISSES_34	19229
CORE_MISSES_35	19875
CORE_MISSES_36	19806
CORE_MISSES_37	20647
CORE_MISSES_38	20135
CORE_MISSES_39	19302
CORE_MISSES_40	20351
CORE_MISSES_41	21772
CORE_MISSES_42	20440
CORE_MISSES_43	19224
CORE_MISSES_44	19657
CORE_MISSES_45	19126
CORE_MISSES_46	19899
CORE_MISSES_47	20661
CORE_MISSES_48	19228
CORE_MISSES_49	19942
CORE_MISSES_50	19973
CORE_MISSES_51	19906
CORE_MISSES_52	19095
CORE_MISSES_53	19613
CORE_MISSES_54	19567
CORE_MISSES_55	20914
CORE_MISSES_56	20380
CORE_MISSES_57	18882
CORE_MISSES_58	19340
CORE_MISSES_59	19845
L2_MISSES = 1431741
L2_total_cache_accesses = 2164886
L2_total_cache_misses = 1431741
L2_total_cache_miss_rate = 0.6613
L2_total_cache_pending_hits = 26788
L2_total_cache_reservation_fails = 785631
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 254047
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 11015
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1300365
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 705804
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 3127
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 318
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 453
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4509
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 436166
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 13728
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 112591
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 59839
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 11262
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 1595
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 18209
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 9317
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 1755
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 132
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 123
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 6162
L2_cache_data_port_util = 0.236
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=7409535
icnt_total_pkts_simt_to_mem=3359356
statistics from finished app 2
-------------------------------------------------
gpu_ipc_1 =       4.9101
gpu_ipc_2 =     111.9644
gpu_tot_sim_cycle_stream_1 = 2174703
gpu_tot_sim_cycle_stream_2 = 2174688
gpu_sim_insn_1 = 10677984
gpu_sim_insn_2 = 243487552
gpu_sim_cycle = 2174704
gpu_sim_insn = 254165536
gpu_ipc =     116.8736
gpu_tot_sim_cycle = 2174704
gpu_tot_sim_insn = 254165536
gpu_tot_ipc =     116.8736
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 7439933
gpu_stall_icnt2sh    = 2375153
gpu_total_sim_rate=95586

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 4191425
	L1I_total_cache_misses = 15384
	L1I_total_cache_miss_rate = 0.0037
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 549
	L1D_cache_core[1]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 747
	L1D_cache_core[2]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 687
	L1D_cache_core[3]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 394
	L1D_cache_core[4]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 638
	L1D_cache_core[5]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 678
	L1D_cache_core[6]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 719
	L1D_cache_core[7]: Access = 68, Miss = 68, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 787
	L1D_cache_core[8]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 730
	L1D_cache_core[9]: Access = 68, Miss = 68, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 799
	L1D_cache_core[10]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 887
	L1D_cache_core[11]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 732
	L1D_cache_core[12]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 762
	L1D_cache_core[13]: Access = 72, Miss = 72, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 855
	L1D_cache_core[14]: Access = 68, Miss = 68, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 882
	L1D_cache_core[15]: Access = 72, Miss = 72, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 711
	L1D_cache_core[16]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 912
	L1D_cache_core[17]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 798
	L1D_cache_core[18]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 818
	L1D_cache_core[19]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1000
	L1D_cache_core[20]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 869
	L1D_cache_core[21]: Access = 68, Miss = 68, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 912
	L1D_cache_core[22]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 910
	L1D_cache_core[23]: Access = 72, Miss = 72, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 945
	L1D_cache_core[24]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 905
	L1D_cache_core[25]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1027
	L1D_cache_core[26]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 856
	L1D_cache_core[27]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 918
	L1D_cache_core[28]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 935
	L1D_cache_core[29]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 913
	L1D_cache_core[30]: Access = 18642, Miss = 18642, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 37358
	L1D_cache_core[31]: Access = 18473, Miss = 18473, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 51650
	L1D_cache_core[32]: Access = 19976, Miss = 19976, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 30252
	L1D_cache_core[33]: Access = 19413, Miss = 19413, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 33814
	L1D_cache_core[34]: Access = 18766, Miss = 18766, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 42900
	L1D_cache_core[35]: Access = 18845, Miss = 18845, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 36682
	L1D_cache_core[36]: Access = 18855, Miss = 18855, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 48734
	L1D_cache_core[37]: Access = 19756, Miss = 19756, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 33868
	L1D_cache_core[38]: Access = 19845, Miss = 19845, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 30424
	L1D_cache_core[39]: Access = 18905, Miss = 18905, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 38242
	L1D_cache_core[40]: Access = 17798, Miss = 17798, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 50369
	L1D_cache_core[41]: Access = 20968, Miss = 20968, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 30121
	L1D_cache_core[42]: Access = 19698, Miss = 19698, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 24242
	L1D_cache_core[43]: Access = 17524, Miss = 17524, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 57573
	L1D_cache_core[44]: Access = 18187, Miss = 18187, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 39891
	L1D_cache_core[45]: Access = 18380, Miss = 18380, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 40915
	L1D_cache_core[46]: Access = 18347, Miss = 18347, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 34948
	L1D_cache_core[47]: Access = 20773, Miss = 20773, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 21391
	L1D_cache_core[48]: Access = 17152, Miss = 17152, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 52097
	L1D_cache_core[49]: Access = 19311, Miss = 19311, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 36537
	L1D_cache_core[50]: Access = 18775, Miss = 18775, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 49974
	L1D_cache_core[51]: Access = 18762, Miss = 18762, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 31863
	L1D_cache_core[52]: Access = 17151, Miss = 17151, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 52325
	L1D_cache_core[53]: Access = 19005, Miss = 19005, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 38363
	L1D_cache_core[54]: Access = 18058, Miss = 18058, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 44676
	L1D_cache_core[55]: Access = 19979, Miss = 19979, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 29327
	L1D_cache_core[56]: Access = 20329, Miss = 20329, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 27695
	L1D_cache_core[57]: Access = 18616, Miss = 18616, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 43298
	L1D_cache_core[58]: Access = 18425, Miss = 18425, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 40954
	L1D_cache_core[59]: Access = 18398, Miss = 18398, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 38312
	L1D_total_cache_accesses = 569072
	L1D_total_cache_misses = 569072
	L1D_total_cache_miss_rate = 1.0000
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 1193070
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.004
L1C_cache:
	L1C_total_cache_accesses = 357944
	L1C_total_cache_misses = 6347
	L1C_total_cache_miss_rate = 0.0177
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 71059
L1T_cache:
	L1T_total_cache_accesses = 1727280
	L1T_total_cache_misses = 643599
	L1T_total_cache_miss_rate = 0.3726
	L1T_total_cache_pending_hits = 1083681
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 533568
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 1122434
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 351597
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 6347
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 71059
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 1083681
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 643599
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 35504
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 70636
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 4176041
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 15384
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
631, 323, 631, 375, 631, 242, 631, 242, 631, 184, 631, 37, 631, 32, 631, 32, 631, 32, 631, 32, 631, 32, 631, 19, 631, 32, 631, 11, 622, 19, 375, 11, 
shader 0 total_cycles, active_cycles, idle cycles = 2174704, 5743, 2168961 
shader 1 total_cycles, active_cycles, idle cycles = 2174704, 6033, 2168671 
shader 2 total_cycles, active_cycles, idle cycles = 2174704, 5566, 2169137 
shader 3 total_cycles, active_cycles, idle cycles = 2174704, 6731, 2167973 
shader 4 total_cycles, active_cycles, idle cycles = 2174704, 5220, 2169483 
shader 5 total_cycles, active_cycles, idle cycles = 2174704, 6707, 2167996 
shader 6 total_cycles, active_cycles, idle cycles = 2174704, 6068, 2168636 
shader 7 total_cycles, active_cycles, idle cycles = 2174704, 6902, 2167802 
shader 8 total_cycles, active_cycles, idle cycles = 2174704, 5894, 2168810 
shader 9 total_cycles, active_cycles, idle cycles = 2174704, 7074, 2167630 
shader 10 total_cycles, active_cycles, idle cycles = 2174704, 6519, 2168185 
shader 11 total_cycles, active_cycles, idle cycles = 2174704, 6783, 2167920 
shader 12 total_cycles, active_cycles, idle cycles = 2174704, 6262, 2168441 
shader 13 total_cycles, active_cycles, idle cycles = 2174704, 7418, 2167285 
shader 14 total_cycles, active_cycles, idle cycles = 2174704, 7152, 2167552 
shader 15 total_cycles, active_cycles, idle cycles = 2174704, 7716, 2166987 
shader 16 total_cycles, active_cycles, idle cycles = 2174704, 6262, 2168442 
shader 17 total_cycles, active_cycles, idle cycles = 2174704, 6823, 2167881 
shader 18 total_cycles, active_cycles, idle cycles = 2174704, 6835, 2167869 
shader 19 total_cycles, active_cycles, idle cycles = 2174704, 6989, 2167715 
shader 20 total_cycles, active_cycles, idle cycles = 2174704, 6709, 2167995 
shader 21 total_cycles, active_cycles, idle cycles = 2174704, 7195, 2167508 
shader 22 total_cycles, active_cycles, idle cycles = 2174704, 6426, 2168277 
shader 23 total_cycles, active_cycles, idle cycles = 2174704, 7540, 2167163 
shader 24 total_cycles, active_cycles, idle cycles = 2174704, 6793, 2167910 
shader 25 total_cycles, active_cycles, idle cycles = 2174704, 6785, 2167919 
shader 26 total_cycles, active_cycles, idle cycles = 2174704, 7432, 2167272 
shader 27 total_cycles, active_cycles, idle cycles = 2174704, 7577, 2167126 
shader 28 total_cycles, active_cycles, idle cycles = 2174704, 7241, 2167462 
shader 29 total_cycles, active_cycles, idle cycles = 2174704, 6394, 2168310 
shader 30 total_cycles, active_cycles, idle cycles = 2174704, 125599, 2049105 
shader 31 total_cycles, active_cycles, idle cycles = 2174704, 124516, 2050187 
shader 32 total_cycles, active_cycles, idle cycles = 2174704, 134541, 2040163 
shader 33 total_cycles, active_cycles, idle cycles = 2174704, 130520, 2044183 
shader 34 total_cycles, active_cycles, idle cycles = 2174704, 126150, 2048553 
shader 35 total_cycles, active_cycles, idle cycles = 2174704, 127170, 2047533 
shader 36 total_cycles, active_cycles, idle cycles = 2174704, 126116, 2048587 
shader 37 total_cycles, active_cycles, idle cycles = 2174704, 132967, 2041736 
shader 38 total_cycles, active_cycles, idle cycles = 2174704, 133354, 2041349 
shader 39 total_cycles, active_cycles, idle cycles = 2174704, 127097, 2047607 
shader 40 total_cycles, active_cycles, idle cycles = 2174704, 119724, 2054979 
shader 41 total_cycles, active_cycles, idle cycles = 2174704, 140735, 2033968 
shader 42 total_cycles, active_cycles, idle cycles = 2174704, 132535, 2042169 
shader 43 total_cycles, active_cycles, idle cycles = 2174704, 117318, 2057385 
shader 44 total_cycles, active_cycles, idle cycles = 2174704, 122557, 2052146 
shader 45 total_cycles, active_cycles, idle cycles = 2174704, 123165, 2051539 
shader 46 total_cycles, active_cycles, idle cycles = 2174704, 123449, 2051254 
shader 47 total_cycles, active_cycles, idle cycles = 2174704, 139662, 2035042 
shader 48 total_cycles, active_cycles, idle cycles = 2174704, 114745, 2059958 
shader 49 total_cycles, active_cycles, idle cycles = 2174704, 130239, 2044464 
shader 50 total_cycles, active_cycles, idle cycles = 2174704, 126213, 2048491 
shader 51 total_cycles, active_cycles, idle cycles = 2174704, 126053, 2048650 
shader 52 total_cycles, active_cycles, idle cycles = 2174704, 115232, 2059471 
shader 53 total_cycles, active_cycles, idle cycles = 2174704, 127523, 2047181 
shader 54 total_cycles, active_cycles, idle cycles = 2174704, 121510, 2053193 
shader 55 total_cycles, active_cycles, idle cycles = 2174704, 134371, 2040332 
shader 56 total_cycles, active_cycles, idle cycles = 2174704, 136629, 2038074 
shader 57 total_cycles, active_cycles, idle cycles = 2174704, 125284, 2049419 
shader 58 total_cycles, active_cycles, idle cycles = 2174704, 123987, 2050716 
shader 59 total_cycles, active_cycles, idle cycles = 2174704, 123012, 2051691 
warps_exctd_sm 0 = 448 
warps_exctd_sm 1 = 480 
warps_exctd_sm 2 = 448 
warps_exctd_sm 3 = 512 
warps_exctd_sm 4 = 448 
warps_exctd_sm 5 = 512 
warps_exctd_sm 6 = 448 
warps_exctd_sm 7 = 576 
warps_exctd_sm 8 = 480 
warps_exctd_sm 9 = 608 
warps_exctd_sm 10 = 512 
warps_exctd_sm 11 = 576 
warps_exctd_sm 12 = 480 
warps_exctd_sm 13 = 672 
warps_exctd_sm 14 = 608 
warps_exctd_sm 15 = 640 
warps_exctd_sm 16 = 480 
warps_exctd_sm 17 = 576 
warps_exctd_sm 18 = 544 
warps_exctd_sm 19 = 576 
warps_exctd_sm 20 = 576 
warps_exctd_sm 21 = 608 
warps_exctd_sm 22 = 512 
warps_exctd_sm 23 = 672 
warps_exctd_sm 24 = 544 
warps_exctd_sm 25 = 576 
warps_exctd_sm 26 = 640 
warps_exctd_sm 27 = 672 
warps_exctd_sm 28 = 640 
warps_exctd_sm 29 = 512 
warps_exctd_sm 30 = 17504 
warps_exctd_sm 31 = 17184 
warps_exctd_sm 32 = 18144 
warps_exctd_sm 33 = 17600 
warps_exctd_sm 34 = 17248 
warps_exctd_sm 35 = 17344 
warps_exctd_sm 36 = 17216 
warps_exctd_sm 37 = 18048 
warps_exctd_sm 38 = 18336 
warps_exctd_sm 39 = 17440 
warps_exctd_sm 40 = 16384 
warps_exctd_sm 41 = 18752 
warps_exctd_sm 42 = 17984 
warps_exctd_sm 43 = 16000 
warps_exctd_sm 44 = 16992 
warps_exctd_sm 45 = 16992 
warps_exctd_sm 46 = 17120 
warps_exctd_sm 47 = 18720 
warps_exctd_sm 48 = 15840 
warps_exctd_sm 49 = 17920 
warps_exctd_sm 50 = 17472 
warps_exctd_sm 51 = 16928 
warps_exctd_sm 52 = 15968 
warps_exctd_sm 53 = 17536 
warps_exctd_sm 54 = 16896 
warps_exctd_sm 55 = 18048 
warps_exctd_sm 56 = 18496 
warps_exctd_sm 57 = 16992 
warps_exctd_sm 58 = 16864 
warps_exctd_sm 59 = 16480 
gpgpu_n_tot_thrd_icount = 256811904
gpgpu_n_tot_w_icount = 8025372
gpgpu_n_stall_shd_mem = 78229678
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 1799417
gpgpu_n_mem_write_global = 35504
gpgpu_n_mem_texture = 643599
gpgpu_n_mem_const = 4014
gpgpu_n_load_insn  = 18317728
gpgpu_n_store_insn = 520448
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 8245504
gpgpu_n_const_mem_insn = 8765952
gpgpu_n_param_mem_insn = 2688256
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 71059
gpgpu_stall_shd_mem[c_mem][bk_conf] = 71059
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 66354461
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:124774082	W0_Idle:19746870	W0_Scoreboard:108417969	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:8025559
Warp Occupancy Distribution:
Stall:113380451	W0_Idle:16345271	W0_Scoreboard:354927	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:401591
Warp Occupancy Distribution:
Stall:11393631	W0_Idle:3401599	W0_Scoreboard:108063042	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:7623968
warp_utilization0: 0.030753
warp_utilization1: 0.003078
warp_utilization2: 0.058429
traffic_breakdown_coretomem[CONST_ACC_R] = 32112 {8:4014,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 4268544 {8:533568,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 3295360 {40:12536,72:5152,136:17816,}
traffic_breakdown_coretomem[GLOBAL_ATOMIC] = 51076456 {40:1259245,72:2992,136:3612,}
traffic_breakdown_coretomem[INST_ACC_R] = 18240 {8:2280,}
traffic_breakdown_coretomem[TEXTURE_ACC_R] = 5148792 {8:643599,}
traffic_breakdown_memtocore[CONST_ACC_R] = 289008 {72:4014,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 72565248 {136:533568,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 284032 {8:35504,}
traffic_breakdown_memtocore[GLOBAL_ATOMIC] = 51047624 {40:1258526,72:2991,136:3612,}
traffic_breakdown_memtocore[INST_ACC_R] = 310080 {136:2280,}
traffic_breakdown_memtocore[TEXTURE_ACC_R] = 87529464 {136:643599,}
maxmrqlatency = 904 
maxdqlatency = 0 
maxmflatency = 10057 
averagemflatency = 865 
averagemflatency_1 = 897 
averagemflatency_2= 831 
averagemrqlatency_1 = 65 
averagemrqlatency_2 = 70 
max_icnt2mem_latency = 9434 
max_icnt2sh_latency = 2174703 
mrq_lat_table:801870 	28956 	51376 	97846 	231476 	393058 	517356 	404635 	107890 	3144 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	21350 	22494 	27760 	133588 	457794 	1036465 	707252 	73337 	1746 	27 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	199707 	124165 	265138 	177772 	249599 	499788 	642032 	298269 	27211 	859 	16 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	1473642 	847267 	119366 	5946 	88 	0 	0 	0 	0 	0 	0 	0 	180 	768 	3490 	4438 	8876 	15490 	2262 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1 	10 	4190 	147 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        32        32        32        32        32        32        32        32        32        32         9         9        12        10        12        10 
dram[1]:        24        32        32        32        32        32        32        30        32        24        10        10        12        12         9        11 
dram[2]:        32        24        32        32        32        32        32        30        32        19         6         9         8         9        15        11 
dram[3]:        32        20        28        30        32        30        32        28        30        22         8         8         9        11        11         9 
dram[4]:        32        32        32        32        32        32        32        28        28        28        10         8         8        12        10        11 
dram[5]:        32        24        32        32        32        32        32        26        28        22         7        10         8        12         9        11 
maximum service time to same row:
dram[0]:      1247      1245      1295      1326      1201      1581      1270      1489      1602      1458      2180      2291      2175      2301      2487      2177 
dram[1]:      1071      1363      1481      1400      1448      1292      1409      1184      1341      1296      2449      2343      2589      2115      2439      2044 
dram[2]:      1409       937      1281      1694      1156      1503      1330      1414      1651      1457      2269      2594      2391      2454      2235      2451 
dram[3]:      1576      1457      1232      1251      1381      1192      1369      1237      1374      1280      2372      2604      2338      2306      2371      2412 
dram[4]:      1327      1121      1477      1294      1349      1163      1303      1303      1156      1505      2269      2122      2269      2216      2276      2213 
dram[5]:      1348      1450      1194      1334      1118      1314      1421      1265      1140      1310      2029      2287      2082      2281      2285      2282 
average row accesses per activate:
dram[0]:  1.193931  1.160009  1.162360  1.168685  1.172292  1.156683  1.179076  1.171196  1.159837  1.140788  1.161776  1.158905  1.174371  1.156766  1.177006  1.161711 
dram[1]:  1.155885  1.158525  1.161499  1.160727  1.155648  1.158421  1.163787  1.166977  1.154930  1.150351  1.153981  1.157210  1.157141  1.161824  1.165577  1.173680 
dram[2]:  1.154176  1.169556  1.152822  1.174349  1.157893  1.222841  1.157398  1.194827  1.138198  1.147130  1.149212  1.157606  1.158690  1.176290  1.158425  1.197728 
dram[3]:  1.149008  1.154807  1.162814  1.162873  1.152039  1.160428  1.160873  1.178404  1.138216  1.145243  1.160560  1.160218  1.149778  1.154060  1.168211  1.182202 
dram[4]:  1.166728  1.161083  1.170397  1.164206  1.155776  1.165606  1.180796  1.166016  1.142666  1.139971  1.217095  1.153960  1.155692  1.156571  1.185560  1.178839 
dram[5]:  1.155491  1.161337  1.167491  1.165892  1.147292  1.157429  1.160444  1.176053  1.143607  1.148330  1.148317  1.155159  1.159077  1.157768  1.170716  1.186876 
average row locality = 2637607/2267063 = 1.163447
average row locality_1 = 1934369/1695103 = 1.141151
average row locality_2 = 703238/571960 = 1.229523
average row locality_3 = 0/0 = -nan
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:     19433     17173     16985     16161     18826     17262     18996     17995     18645     16604     16948     16201     17456     15838     17516     16661 
dram[1]:     16955     15870     16786     15943     17259     17250     17799     17671     17444     16836     15593     15690     15846     15834     16731     16788 
dram[2]:     17310     18431     16062     17694     18080     21144     17796     19905     17009     17804     16070     17043     16398     18063     16272     18662 
dram[3]:     15667     16396     16604     16663     16878     17974     17539     18773     16450     16840     16310     15881     15810     15609     16687     17367 
dram[4]:     17892     16816     18243     16455     18165     18133     19396     17952     17526     16631     19485     16111     16627     15889     18267     17441 
dram[5]:     16510     16354     16993     16604     17147     17651     17620     18480     17189     16732     16005     15312     16369     15525     16569     17666 
total reads: 1645941
bank skew: 21144/15312 = 1.38
chip skew: 283743/266295 = 1.07
number of total write accesses:
dram[0]:     12242     10122      9647      8836     10799      9462     11061     10191     11723      9787     11318     10601     11962     10313     11173     10300 
dram[1]:      9828      8817      9472      8647      9433      9513      9955      9872     10600     10027      9985     10110     10332     10314     10357     10378 
dram[2]:     10149     11181      8779     10178     10205     13109     10051     11967     10178     10958     10463     11448     10888     12537      9920     12231 
dram[3]:      8646      9310      9300      9240      9165     10142      9745     10878      9614     10040     10709     10297     10321     10085     10294     10942 
dram[4]:     10753      9695     10778      9092     10260     10253     11470     10130     10643      9887     13878     10515     11120     10365     11865     11017 
dram[5]:      9529      9214      9676      9217      9313      9831      9792     10652     10269      9946     10404      9733     10867      9998     10176     11200 
total reads: 991685
bank skew: 13878/8646 = 1.61
chip skew: 174242/157640 = 1.11
average mf latency per bank:
dram[0]:        929       846      1001       960       922       885       804       754       706       637       674       612       693       639       809       744
dram[1]:        794       846       878       960       851       869       719       755       609       632       570       588       581       610       688       721
dram[2]:        904      1245      1035      1326       955      1998       808      1124       691       964       664       936       691       988       821      1143
dram[3]:        824       801       911       893       855       857       717       711       602       601       569       574       585       596       706       722
dram[4]:       1038       890      1096       977      1044       939       894       787       783       666       858       646       770       674       898       812
dram[5]:        802       824       889       915       829       855       720       746       612       612       577       580       600       609       701       731
maximum mf latency per bank:
dram[0]:       6708      6167      8333      6919      9657      7104      9111      5389      6515      7270      7849      6918      6867      9588      7463      6175
dram[1]:       6441      6736      7870      6042      6931      7684      6645      6978      6191      6753      6870      6709      9590      8143      8657      6335
dram[2]:       9026      9295      5607      7403      8259      7978     10057      7705      6391      6814      8006      7018      6146      7989      6687      6002
dram[3]:       8510      6557      7401      6025      8890      8869      6191      6832      5674      5427      6235      7435      5610      5709      6191      5563
dram[4]:       5601      5876      8275      5898      9430      5662      4932      5305      5990      7664      7111      8463      8075      7404      8658      8139
dram[5]:       7154      7930      8894      6831      9480      7413      8553      7037      6459      5239      8399      8386      8874      8582      5144      6743
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2870608 n_nop=1207361 n_act=384305 n_pre=384290 n_req=282549 n_req_1=164916 n_req_2=117633 n_req_3=0 n_rd=557398 n_write=337254 bw_util=0.3924 bw_util_1=0.2298 bw_util_2=0.1626 bw_util_3=0 blp=10.384151 blp_1= 3.824204 blp_2= 2.781284 blp_3= -nan
 n_activity=2864505 dram_eff=0.3933 dram_eff_1=0.2303 dram_eff_2=0.163 dram_eff_3=0
bk0: 38866a 954115i bk1: 34346a 1141382i bk2: 33970a 1168994i bk3: 32322a 1239841i bk4: 37652a 921930i bk5: 34524a 1068012i bk6: 37992a 837258i bk7: 35990a 906448i bk8: 37290a 988762i bk9: 33208a 1181412i bk10: 33896a 1008129i bk11: 32402a 1060625i bk12: 34912a 868905i bk13: 31676a 1041661i bk14: 35030a 878093i bk15: 33322a 964624i 
bw_dist = 0.230	0.163	0.000	0.605	0.002
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=14.4684
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2870608 n_nop=1293488 n_act=365531 n_pre=365515 n_req=270040 n_req_1=153037 n_req_2=117003 n_req_3=0 n_rd=532590 n_write=313484 bw_util=0.375 bw_util_1=0.2132 bw_util_2=0.1618 bw_util_3=0 blp=9.686789 blp_1= 3.656313 blp_2= 2.748070 blp_3= -nan
 n_activity=2841537 dram_eff=0.3789 dram_eff_1=0.2154 dram_eff_2=0.1634 dram_eff_3=0
bk0: 33910a 1261270i bk1: 31740a 1351834i bk2: 33572a 1242392i bk3: 31886a 1313606i bk4: 34518a 1157399i bk5: 34500a 1124321i bk6: 35598a 1032735i bk7: 35342a 1014918i bk8: 34888a 1174035i bk9: 33672a 1197146i bk10: 31186a 1227946i bk11: 31380a 1186210i bk12: 31692a 1124619i bk13: 31668a 1104005i bk14: 33462a 1051082i bk15: 33576a 1020039i 
bw_dist = 0.213	0.162	0.000	0.615	0.010
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=12.403
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2870608 n_nop=1172124 n_act=392191 n_pre=392175 n_req=287568 n_req_1=169613 n_req_2=117955 n_req_3=0 n_rd=567486 n_write=346632 bw_util=0.3994 bw_util_1=0.2363 bw_util_2=0.1631 bw_util_3=0 blp=10.683144 blp_1= 3.876283 blp_2= 2.810106 blp_3= -nan
 n_activity=2868391 dram_eff=0.3997 dram_eff_1=0.2365 dram_eff_2=0.1632 dram_eff_3=0
bk0: 34620a 1166585i bk1: 36862a 995593i bk2: 32124a 1255939i bk3: 35388a 1050387i bk4: 36160a 980871i bk5: 42288a 592147i bk6: 35592a 917430i bk7: 39810a 639742i bk8: 34018a 1165975i bk9: 35608a 1035720i bk10: 32140a 1106990i bk11: 34086a 948789i bk12: 32796a 994394i bk13: 36126a 734985i bk14: 32544a 1020616i bk15: 37324a 688134i 
bw_dist = 0.236	0.163	0.000	0.600	0.001
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=15.5141
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2870608 n_nop=1284640 n_act=367719 n_pre=367703 n_req=271166 n_req_1=154173 n_req_2=116993 n_req_3=0 n_rd=534896 n_write=315650 bw_util=0.3766 bw_util_1=0.2148 bw_util_2=0.1618 bw_util_3=0 blp=9.739036 blp_1= 3.669480 blp_2= 2.734134 blp_3= -nan
 n_activity=2845349 dram_eff=0.3799 dram_eff_1=0.2167 dram_eff_2=0.1632 dram_eff_3=0
bk0: 31334a 1407551i bk1: 32792a 1295570i bk2: 33208a 1266435i bk3: 33326a 1233544i bk4: 33756a 1191487i bk5: 35948a 1035771i bk6: 35078a 1059913i bk7: 37546a 888244i bk8: 32900a 1276097i bk9: 33680a 1197438i bk10: 32620a 1125157i bk11: 31762a 1162220i bk12: 31620a 1128439i bk13: 31218a 1121838i bk14: 33374a 1040825i bk15: 34734a 952347i 
bw_dist = 0.215	0.162	0.000	0.615	0.009
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=12.5944
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2870608 n_nop=1191080 n_act=387945 n_pre=387930 n_req=284861 n_req_1=167103 n_req_2=117758 n_req_3=0 n_rd=562016 n_write=341637 bw_util=0.3957 bw_util_1=0.2328 bw_util_2=0.1628 bw_util_3=0 blp=10.531495 blp_1= 3.854699 blp_2= 2.797833 blp_3= -nan
 n_activity=2866127 dram_eff=0.3963 dram_eff_1=0.2332 dram_eff_2=0.1631 dram_eff_3=0
bk0: 35776a 1106343i bk1: 33632a 1191603i bk2: 36482a 1023629i bk3: 32904a 1200370i bk4: 36328a 976122i bk5: 36266a 943393i bk6: 38792a 765593i bk7: 35898a 894564i bk8: 35050a 1116728i bk9: 33262a 1169573i bk10: 38968a 706669i bk11: 32220a 1057166i bk12: 33254a 961608i bk13: 31774a 1032520i bk14: 36530a 777940i bk15: 34880a 851402i 
bw_dist = 0.233	0.163	0.000	0.603	0.002
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=15.0214
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2870608 n_nop=1276579 n_act=369371 n_pre=369355 n_req=272419 n_req_1=155256 n_req_2=117163 n_req_3=0 n_rd=537452 n_write=317851 bw_util=0.3784 bw_util_1=0.2163 bw_util_2=0.162 bw_util_3=0 blp=9.809091 blp_1= 3.686011 blp_2= 2.747968 blp_3= -nan
 n_activity=2848934 dram_eff=0.3812 dram_eff_1=0.218 dram_eff_2=0.1632 dram_eff_3=0
bk0: 33020a 1303628i bk1: 32708a 1297240i bk2: 33986a 1203878i bk3: 33208a 1225314i bk4: 34294a 1162316i bk5: 35302a 1072204i bk6: 35240a 1038185i bk7: 36960a 910748i bk8: 34378a 1196220i bk9: 33464a 1200869i bk10: 32010a 1152078i bk11: 30624a 1217711i bk12: 32738a 1054008i bk13: 31050a 1136335i bk14: 33138a 1064276i bk15: 35332a 897560i 
bw_dist = 0.216	0.162	0.000	0.614	0.008
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=12.7755

========= L2 cache stats =========
L2_cache_bank[0]: Access = 214833, Miss = 144815, Miss_rate = 0.674, Pending_hits = 3308, Reservation_fails = 121829
L2_cache_bank[1]: Access = 199609, Miss = 133901, Miss_rate = 0.671, Pending_hits = 2294, Reservation_fails = 63206
L2_cache_bank[2]: Access = 203522, Miss = 134422, Miss_rate = 0.660, Pending_hits = 2141, Reservation_fails = 55031
L2_cache_bank[3]: Access = 199045, Miss = 131889, Miss_rate = 0.663, Pending_hits = 1911, Reservation_fails = 49361
L2_cache_bank[4]: Access = 201048, Miss = 135003, Miss_rate = 0.671, Pending_hits = 2428, Reservation_fails = 45040
L2_cache_bank[5]: Access = 233565, Miss = 148754, Miss_rate = 0.637, Pending_hits = 3393, Reservation_fails = 165203
L2_cache_bank[6]: Access = 199981, Miss = 131955, Miss_rate = 0.660, Pending_hits = 2083, Reservation_fails = 41280
L2_cache_bank[7]: Access = 206165, Miss = 135507, Miss_rate = 0.657, Pending_hits = 2236, Reservation_fails = 53933
L2_cache_bank[8]: Access = 215514, Miss = 145616, Miss_rate = 0.676, Pending_hits = 3374, Reservation_fails = 128619
L2_cache_bank[9]: Access = 203641, Miss = 135441, Miss_rate = 0.665, Pending_hits = 2566, Reservation_fails = 62925
L2_cache_bank[10]: Access = 202293, Miss = 134409, Miss_rate = 0.664, Pending_hits = 2161, Reservation_fails = 44245
L2_cache_bank[11]: Access = 205013, Miss = 134332, Miss_rate = 0.655, Pending_hits = 2362, Reservation_fails = 59249
Cache L2_bank_000:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 214833, Miss = 144815 (0.674), PendingHit = 3308 (0.0154)
Cache L2_bank_001:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 199609, Miss = 133901 (0.671), PendingHit = 2294 (0.0115)
Cache L2_bank_002:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 203522, Miss = 134422 (0.66), PendingHit = 2141 (0.0105)
Cache L2_bank_003:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 199045, Miss = 131889 (0.663), PendingHit = 1911 (0.0096)
Cache L2_bank_004:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 201048, Miss = 135003 (0.671), PendingHit = 2428 (0.0121)
Cache L2_bank_005:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 233565, Miss = 148754 (0.637), PendingHit = 3393 (0.0145)
Cache L2_bank_006:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 199981, Miss = 131955 (0.66), PendingHit = 2083 (0.0104)
Cache L2_bank_007:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 206165, Miss = 135507 (0.657), PendingHit = 2236 (0.0108)
Cache L2_bank_008:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 215514, Miss = 145616 (0.676), PendingHit = 3374 (0.0157)
Cache L2_bank_009:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 203641, Miss = 135441 (0.665), PendingHit = 2566 (0.0126)
Cache L2_bank_010:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 202293, Miss = 134409 (0.664), PendingHit = 2161 (0.0107)
Cache L2_bank_011:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 205013, Miss = 134332 (0.655), PendingHit = 2362 (0.0115)
L2 Cache Total Miss Rate = 0.663
Stream 1: L2 Cache Miss Rate = 0.761
Stream 2: L2 Cache Miss Rate = 0.560
Stream 1: Accesses  = 1267374
Stream 1: Misses  = 964201
Stream 2: Accesses  = 1216855
Stream 2: Misses  = 681843
Stream 1+2: Accesses  = 2484229
Stream 1+2: Misses  = 1646044
Total Accesses  = 2484229
MPKI-CORES
CORE_L2MPKI_0	67.476
CORE_L2MPKI_1	74.041
CORE_L2MPKI_2	66.362
CORE_L2MPKI_3	74.830
CORE_L2MPKI_4	69.248
CORE_L2MPKI_5	75.404
CORE_L2MPKI_6	70.572
CORE_L2MPKI_7	74.867
CORE_L2MPKI_8	70.724
CORE_L2MPKI_9	76.010
CORE_L2MPKI_10	73.925
CORE_L2MPKI_11	76.674
CORE_L2MPKI_12	75.934
CORE_L2MPKI_13	77.427
CORE_L2MPKI_14	74.998
CORE_L2MPKI_15	77.746
CORE_L2MPKI_16	74.546
CORE_L2MPKI_17	78.002
CORE_L2MPKI_18	75.678
CORE_L2MPKI_19	78.285
CORE_L2MPKI_20	76.387
CORE_L2MPKI_21	77.505
CORE_L2MPKI_22	76.122
CORE_L2MPKI_23	78.334
CORE_L2MPKI_24	75.770
CORE_L2MPKI_25	79.083
CORE_L2MPKI_26	77.313
CORE_L2MPKI_27	78.073
CORE_L2MPKI_28	74.881
CORE_L2MPKI_29	76.469
CORE_L2MPKI_30	2.856
CORE_L2MPKI_31	2.858
CORE_L2MPKI_32	2.715
CORE_L2MPKI_33	2.819
CORE_L2MPKI_34	2.756
CORE_L2MPKI_35	2.816
CORE_L2MPKI_36	2.830
CORE_L2MPKI_37	2.793
CORE_L2MPKI_38	2.739
CORE_L2MPKI_39	2.735
CORE_L2MPKI_40	2.994
CORE_L2MPKI_41	2.833
CORE_L2MPKI_42	2.775
CORE_L2MPKI_43	2.961
CORE_L2MPKI_44	2.869
CORE_L2MPKI_45	2.825
CORE_L2MPKI_46	2.874
CORE_L2MPKI_47	2.708
CORE_L2MPKI_48	2.979
CORE_L2MPKI_49	2.770
CORE_L2MPKI_50	2.820
CORE_L2MPKI_51	2.902
CORE_L2MPKI_52	2.946
CORE_L2MPKI_53	2.762
CORE_L2MPKI_54	2.908
CORE_L2MPKI_55	2.838
CORE_L2MPKI_56	2.672
CORE_L2MPKI_57	2.775
CORE_L2MPKI_58	2.785
CORE_L2MPKI_59	2.928
Avg_MPKI_Stream1= 75.090
Avg_MPKI_Stream2= 2.828
MISSES-CORES
CORE_MISSES_0	24693
CORE_MISSES_1	28472
CORE_MISSES_2	23540
CORE_MISSES_3	32116
CORE_MISSES_4	23028
CORE_MISSES_5	32244
CORE_MISSES_6	27294
CORE_MISSES_7	32939
CORE_MISSES_8	26565
CORE_MISSES_9	34274
CORE_MISSES_10	30722
CORE_MISSES_11	33160
CORE_MISSES_12	30313
CORE_MISSES_13	36615
CORE_MISSES_14	34199
CORE_MISSES_15	38251
CORE_MISSES_16	29761
CORE_MISSES_17	33934
CORE_MISSES_18	32981
CORE_MISSES_19	34889
CORE_MISSES_20	32674
CORE_MISSES_21	35553
CORE_MISSES_22	31187
CORE_MISSES_23	37658
CORE_MISSES_24	32820
CORE_MISSES_25	34212
CORE_MISSES_26	36635
CORE_MISSES_27	37720
CORE_MISSES_28	34577
CORE_MISSES_29	31175
CORE_MISSES_30	22707
CORE_MISSES_31	22530
CORE_MISSES_32	23129
CORE_MISSES_33	23302
CORE_MISSES_34	22011
CORE_MISSES_35	22674
CORE_MISSES_36	22599
CORE_MISSES_37	23519
CORE_MISSES_38	23128
CORE_MISSES_39	22009
CORE_MISSES_40	22695
CORE_MISSES_41	25253
CORE_MISSES_42	23290
CORE_MISSES_43	21999
CORE_MISSES_44	22262
CORE_MISSES_45	22025
CORE_MISSES_46	22462
CORE_MISSES_47	23950
CORE_MISSES_48	21640
CORE_MISSES_49	22841
CORE_MISSES_50	22531
CORE_MISSES_51	23166
CORE_MISSES_52	21492
CORE_MISSES_53	22303
CORE_MISSES_54	22371
CORE_MISSES_55	24152
CORE_MISSES_56	23117
CORE_MISSES_57	22013
CORE_MISSES_58	21863
CORE_MISSES_59	22810
L2_MISSES = 1646044
L2_total_cache_accesses = 2484229
L2_total_cache_misses = 1646044
L2_total_cache_miss_rate = 0.6626
L2_total_cache_pending_hits = 30257
L2_total_cache_reservation_fails = 889921
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 290813
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 12215
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1495804
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 799429
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 3187
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 331
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 496
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4586
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 499093
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 15714
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 128792
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 67858
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 12842
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 1851
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 20811
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 10865
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 1993
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 146
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 141
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 7183
L2_cache_data_port_util = 0.236
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=8488866
icnt_total_pkts_simt_to_mem=3858595
statistics from finished app 2
-------------------------------------------------
gpu_ipc_1 =       4.9101
gpu_ipc_2 =     111.9644
gpu_tot_sim_cycle_stream_1 = 2174703
gpu_tot_sim_cycle_stream_2 = 2174688
gpu_sim_insn_1 = 10677984
gpu_sim_insn_2 = 243487552
gpu_sim_cycle = 2174704
gpu_sim_insn = 254165536
gpu_ipc =     116.8736
gpu_tot_sim_cycle = 2174704
gpu_tot_sim_insn = 254165536
gpu_tot_ipc =     116.8736
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 7439933
gpu_stall_icnt2sh    = 2375153
gpu_total_sim_rate=95586

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 4191425
	L1I_total_cache_misses = 15384
	L1I_total_cache_miss_rate = 0.0037
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 549
	L1D_cache_core[1]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 747
	L1D_cache_core[2]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 687
	L1D_cache_core[3]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 394
	L1D_cache_core[4]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 638
	L1D_cache_core[5]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 678
	L1D_cache_core[6]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 719
	L1D_cache_core[7]: Access = 68, Miss = 68, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 787
	L1D_cache_core[8]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 730
	L1D_cache_core[9]: Access = 68, Miss = 68, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 799
	L1D_cache_core[10]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 887
	L1D_cache_core[11]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 732
	L1D_cache_core[12]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 762
	L1D_cache_core[13]: Access = 72, Miss = 72, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 855
	L1D_cache_core[14]: Access = 68, Miss = 68, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 882
	L1D_cache_core[15]: Access = 72, Miss = 72, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 711
	L1D_cache_core[16]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 912
	L1D_cache_core[17]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 798
	L1D_cache_core[18]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 818
	L1D_cache_core[19]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1000
	L1D_cache_core[20]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 869
	L1D_cache_core[21]: Access = 68, Miss = 68, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 912
	L1D_cache_core[22]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 910
	L1D_cache_core[23]: Access = 72, Miss = 72, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 945
	L1D_cache_core[24]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 905
	L1D_cache_core[25]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1027
	L1D_cache_core[26]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 856
	L1D_cache_core[27]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 918
	L1D_cache_core[28]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 935
	L1D_cache_core[29]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 913
	L1D_cache_core[30]: Access = 18642, Miss = 18642, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 37358
	L1D_cache_core[31]: Access = 18473, Miss = 18473, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 51650
	L1D_cache_core[32]: Access = 19976, Miss = 19976, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 30252
	L1D_cache_core[33]: Access = 19413, Miss = 19413, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 33814
	L1D_cache_core[34]: Access = 18766, Miss = 18766, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 42900
	L1D_cache_core[35]: Access = 18845, Miss = 18845, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 36682
	L1D_cache_core[36]: Access = 18855, Miss = 18855, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 48734
	L1D_cache_core[37]: Access = 19756, Miss = 19756, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 33868
	L1D_cache_core[38]: Access = 19845, Miss = 19845, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 30424
	L1D_cache_core[39]: Access = 18905, Miss = 18905, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 38242
	L1D_cache_core[40]: Access = 17798, Miss = 17798, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 50369
	L1D_cache_core[41]: Access = 20968, Miss = 20968, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 30121
	L1D_cache_core[42]: Access = 19698, Miss = 19698, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 24242
	L1D_cache_core[43]: Access = 17524, Miss = 17524, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 57573
	L1D_cache_core[44]: Access = 18187, Miss = 18187, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 39891
	L1D_cache_core[45]: Access = 18380, Miss = 18380, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 40915
	L1D_cache_core[46]: Access = 18347, Miss = 18347, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 34948
	L1D_cache_core[47]: Access = 20773, Miss = 20773, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 21391
	L1D_cache_core[48]: Access = 17152, Miss = 17152, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 52097
	L1D_cache_core[49]: Access = 19311, Miss = 19311, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 36537
	L1D_cache_core[50]: Access = 18775, Miss = 18775, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 49974
	L1D_cache_core[51]: Access = 18762, Miss = 18762, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 31863
	L1D_cache_core[52]: Access = 17151, Miss = 17151, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 52325
	L1D_cache_core[53]: Access = 19005, Miss = 19005, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 38363
	L1D_cache_core[54]: Access = 18058, Miss = 18058, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 44676
	L1D_cache_core[55]: Access = 19979, Miss = 19979, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 29327
	L1D_cache_core[56]: Access = 20329, Miss = 20329, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 27695
	L1D_cache_core[57]: Access = 18616, Miss = 18616, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 43298
	L1D_cache_core[58]: Access = 18425, Miss = 18425, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 40954
	L1D_cache_core[59]: Access = 18398, Miss = 18398, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 38312
	L1D_total_cache_accesses = 569072
	L1D_total_cache_misses = 569072
	L1D_total_cache_miss_rate = 1.0000
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 1193070
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.004
L1C_cache:
	L1C_total_cache_accesses = 357944
	L1C_total_cache_misses = 6347
	L1C_total_cache_miss_rate = 0.0177
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 71059
L1T_cache:
	L1T_total_cache_accesses = 1727280
	L1T_total_cache_misses = 643599
	L1T_total_cache_miss_rate = 0.3726
	L1T_total_cache_pending_hits = 1083681
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 533568
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 1122434
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 351597
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 6347
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 71059
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 1083681
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 643599
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 35504
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 70636
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 4176041
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 15384
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
631, 323, 631, 375, 631, 242, 631, 242, 631, 184, 631, 37, 631, 32, 631, 32, 631, 32, 631, 32, 631, 32, 631, 19, 631, 32, 631, 11, 622, 19, 375, 11, 
shader 0 total_cycles, active_cycles, idle cycles = 2174704, 5743, 2168961 
shader 1 total_cycles, active_cycles, idle cycles = 2174704, 6033, 2168671 
shader 2 total_cycles, active_cycles, idle cycles = 2174704, 5566, 2169137 
shader 3 total_cycles, active_cycles, idle cycles = 2174704, 6731, 2167973 
shader 4 total_cycles, active_cycles, idle cycles = 2174704, 5220, 2169483 
shader 5 total_cycles, active_cycles, idle cycles = 2174704, 6707, 2167996 
shader 6 total_cycles, active_cycles, idle cycles = 2174704, 6068, 2168636 
shader 7 total_cycles, active_cycles, idle cycles = 2174704, 6902, 2167802 
shader 8 total_cycles, active_cycles, idle cycles = 2174704, 5894, 2168810 
shader 9 total_cycles, active_cycles, idle cycles = 2174704, 7074, 2167630 
shader 10 total_cycles, active_cycles, idle cycles = 2174704, 6519, 2168185 
shader 11 total_cycles, active_cycles, idle cycles = 2174704, 6783, 2167920 
shader 12 total_cycles, active_cycles, idle cycles = 2174704, 6262, 2168441 
shader 13 total_cycles, active_cycles, idle cycles = 2174704, 7418, 2167285 
shader 14 total_cycles, active_cycles, idle cycles = 2174704, 7152, 2167552 
shader 15 total_cycles, active_cycles, idle cycles = 2174704, 7716, 2166987 
shader 16 total_cycles, active_cycles, idle cycles = 2174704, 6262, 2168442 
shader 17 total_cycles, active_cycles, idle cycles = 2174704, 6823, 2167881 
shader 18 total_cycles, active_cycles, idle cycles = 2174704, 6835, 2167869 
shader 19 total_cycles, active_cycles, idle cycles = 2174704, 6989, 2167715 
shader 20 total_cycles, active_cycles, idle cycles = 2174704, 6709, 2167995 
shader 21 total_cycles, active_cycles, idle cycles = 2174704, 7195, 2167508 
shader 22 total_cycles, active_cycles, idle cycles = 2174704, 6426, 2168277 
shader 23 total_cycles, active_cycles, idle cycles = 2174704, 7540, 2167163 
shader 24 total_cycles, active_cycles, idle cycles = 2174704, 6793, 2167910 
shader 25 total_cycles, active_cycles, idle cycles = 2174704, 6785, 2167919 
shader 26 total_cycles, active_cycles, idle cycles = 2174704, 7432, 2167272 
shader 27 total_cycles, active_cycles, idle cycles = 2174704, 7577, 2167126 
shader 28 total_cycles, active_cycles, idle cycles = 2174704, 7241, 2167462 
shader 29 total_cycles, active_cycles, idle cycles = 2174704, 6394, 2168310 
shader 30 total_cycles, active_cycles, idle cycles = 2174704, 125599, 2049105 
shader 31 total_cycles, active_cycles, idle cycles = 2174704, 124516, 2050187 
shader 32 total_cycles, active_cycles, idle cycles = 2174704, 134541, 2040163 
shader 33 total_cycles, active_cycles, idle cycles = 2174704, 130520, 2044183 
shader 34 total_cycles, active_cycles, idle cycles = 2174704, 126150, 2048553 
shader 35 total_cycles, active_cycles, idle cycles = 2174704, 127170, 2047533 
shader 36 total_cycles, active_cycles, idle cycles = 2174704, 126116, 2048587 
shader 37 total_cycles, active_cycles, idle cycles = 2174704, 132967, 2041736 
shader 38 total_cycles, active_cycles, idle cycles = 2174704, 133354, 2041349 
shader 39 total_cycles, active_cycles, idle cycles = 2174704, 127097, 2047607 
shader 40 total_cycles, active_cycles, idle cycles = 2174704, 119724, 2054979 
shader 41 total_cycles, active_cycles, idle cycles = 2174704, 140735, 2033968 
shader 42 total_cycles, active_cycles, idle cycles = 2174704, 132535, 2042169 
shader 43 total_cycles, active_cycles, idle cycles = 2174704, 117318, 2057385 
shader 44 total_cycles, active_cycles, idle cycles = 2174704, 122557, 2052146 
shader 45 total_cycles, active_cycles, idle cycles = 2174704, 123165, 2051539 
shader 46 total_cycles, active_cycles, idle cycles = 2174704, 123449, 2051254 
shader 47 total_cycles, active_cycles, idle cycles = 2174704, 139662, 2035042 
shader 48 total_cycles, active_cycles, idle cycles = 2174704, 114745, 2059958 
shader 49 total_cycles, active_cycles, idle cycles = 2174704, 130239, 2044464 
shader 50 total_cycles, active_cycles, idle cycles = 2174704, 126213, 2048491 
shader 51 total_cycles, active_cycles, idle cycles = 2174704, 126053, 2048650 
shader 52 total_cycles, active_cycles, idle cycles = 2174704, 115232, 2059471 
shader 53 total_cycles, active_cycles, idle cycles = 2174704, 127523, 2047181 
shader 54 total_cycles, active_cycles, idle cycles = 2174704, 121510, 2053193 
shader 55 total_cycles, active_cycles, idle cycles = 2174704, 134371, 2040332 
shader 56 total_cycles, active_cycles, idle cycles = 2174704, 136629, 2038074 
shader 57 total_cycles, active_cycles, idle cycles = 2174704, 125284, 2049419 
shader 58 total_cycles, active_cycles, idle cycles = 2174704, 123987, 2050716 
shader 59 total_cycles, active_cycles, idle cycles = 2174704, 123012, 2051691 
warps_exctd_sm 0 = 448 
warps_exctd_sm 1 = 480 
warps_exctd_sm 2 = 448 
warps_exctd_sm 3 = 512 
warps_exctd_sm 4 = 448 
warps_exctd_sm 5 = 512 
warps_exctd_sm 6 = 448 
warps_exctd_sm 7 = 576 
warps_exctd_sm 8 = 480 
warps_exctd_sm 9 = 608 
warps_exctd_sm 10 = 512 
warps_exctd_sm 11 = 576 
warps_exctd_sm 12 = 480 
warps_exctd_sm 13 = 672 
warps_exctd_sm 14 = 608 
warps_exctd_sm 15 = 640 
warps_exctd_sm 16 = 480 
warps_exctd_sm 17 = 576 
warps_exctd_sm 18 = 544 
warps_exctd_sm 19 = 576 
warps_exctd_sm 20 = 576 
warps_exctd_sm 21 = 608 
warps_exctd_sm 22 = 512 
warps_exctd_sm 23 = 672 
warps_exctd_sm 24 = 544 
warps_exctd_sm 25 = 576 
warps_exctd_sm 26 = 640 
warps_exctd_sm 27 = 672 
warps_exctd_sm 28 = 640 
warps_exctd_sm 29 = 512 
warps_exctd_sm 30 = 17504 
warps_exctd_sm 31 = 17184 
warps_exctd_sm 32 = 18144 
warps_exctd_sm 33 = 17600 
warps_exctd_sm 34 = 17248 
warps_exctd_sm 35 = 17344 
warps_exctd_sm 36 = 17216 
warps_exctd_sm 37 = 18048 
warps_exctd_sm 38 = 18336 
warps_exctd_sm 39 = 17440 
warps_exctd_sm 40 = 16384 
warps_exctd_sm 41 = 18752 
warps_exctd_sm 42 = 17984 
warps_exctd_sm 43 = 16000 
warps_exctd_sm 44 = 16992 
warps_exctd_sm 45 = 16992 
warps_exctd_sm 46 = 17120 
warps_exctd_sm 47 = 18720 
warps_exctd_sm 48 = 15840 
warps_exctd_sm 49 = 17920 
warps_exctd_sm 50 = 17472 
warps_exctd_sm 51 = 16928 
warps_exctd_sm 52 = 15968 
warps_exctd_sm 53 = 17536 
warps_exctd_sm 54 = 16896 
warps_exctd_sm 55 = 18048 
warps_exctd_sm 56 = 18496 
warps_exctd_sm 57 = 16992 
warps_exctd_sm 58 = 16864 
warps_exctd_sm 59 = 16480 
gpgpu_n_tot_thrd_icount = 256811904
gpgpu_n_tot_w_icount = 8025372
gpgpu_n_stall_shd_mem = 78229678
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 1799417
gpgpu_n_mem_write_global = 35504
gpgpu_n_mem_texture = 643599
gpgpu_n_mem_const = 4014
gpgpu_n_load_insn  = 18317728
gpgpu_n_store_insn = 520448
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 8245504
gpgpu_n_const_mem_insn = 8765952
gpgpu_n_param_mem_insn = 2688256
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 71059
gpgpu_stall_shd_mem[c_mem][bk_conf] = 71059
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 66354461
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:124774082	W0_Idle:19746870	W0_Scoreboard:108417969	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:8025559
Warp Occupancy Distribution:
Stall:113380451	W0_Idle:16345271	W0_Scoreboard:354927	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:401591
Warp Occupancy Distribution:
Stall:11393631	W0_Idle:3401599	W0_Scoreboard:108063042	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:7623968
warp_utilization0: 0.030753
warp_utilization1: 0.003078
warp_utilization2: 0.058429
traffic_breakdown_coretomem[CONST_ACC_R] = 32112 {8:4014,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 4268544 {8:533568,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 3295360 {40:12536,72:5152,136:17816,}
traffic_breakdown_coretomem[GLOBAL_ATOMIC] = 51076456 {40:1259245,72:2992,136:3612,}
traffic_breakdown_coretomem[INST_ACC_R] = 18240 {8:2280,}
traffic_breakdown_coretomem[TEXTURE_ACC_R] = 5148792 {8:643599,}
traffic_breakdown_memtocore[CONST_ACC_R] = 289008 {72:4014,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 72565248 {136:533568,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 284032 {8:35504,}
traffic_breakdown_memtocore[GLOBAL_ATOMIC] = 51047624 {40:1258526,72:2991,136:3612,}
traffic_breakdown_memtocore[INST_ACC_R] = 310080 {136:2280,}
traffic_breakdown_memtocore[TEXTURE_ACC_R] = 87529464 {136:643599,}
maxmrqlatency = 904 
maxdqlatency = 0 
maxmflatency = 10057 
averagemflatency = 865 
averagemflatency_1 = 897 
averagemflatency_2= 831 
averagemrqlatency_1 = 65 
averagemrqlatency_2 = 70 
max_icnt2mem_latency = 9434 
max_icnt2sh_latency = 2174703 
mrq_lat_table:801870 	28956 	51376 	97846 	231476 	393058 	517356 	404635 	107890 	3144 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	21350 	22494 	27760 	133588 	457794 	1036465 	707252 	73337 	1746 	27 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	199707 	124165 	265138 	177772 	249599 	499788 	642032 	298269 	27211 	859 	16 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	1473642 	847267 	119366 	5946 	88 	0 	0 	0 	0 	0 	0 	0 	180 	768 	3490 	4438 	8876 	15490 	2262 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1 	10 	4190 	147 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        32        32        32        32        32        32        32        32        32        32         9         9        12        10        12        10 
dram[1]:        24        32        32        32        32        32        32        30        32        24        10        10        12        12         9        11 
dram[2]:        32        24        32        32        32        32        32        30        32        19         6         9         8         9        15        11 
dram[3]:        32        20        28        30        32        30        32        28        30        22         8         8         9        11        11         9 
dram[4]:        32        32        32        32        32        32        32        28        28        28        10         8         8        12        10        11 
dram[5]:        32        24        32        32        32        32        32        26        28        22         7        10         8        12         9        11 
maximum service time to same row:
dram[0]:      1247      1245      1295      1326      1201      1581      1270      1489      1602      1458      2180      2291      2175      2301      2487      2177 
dram[1]:      1071      1363      1481      1400      1448      1292      1409      1184      1341      1296      2449      2343      2589      2115      2439      2044 
dram[2]:      1409       937      1281      1694      1156      1503      1330      1414      1651      1457      2269      2594      2391      2454      2235      2451 
dram[3]:      1576      1457      1232      1251      1381      1192      1369      1237      1374      1280      2372      2604      2338      2306      2371      2412 
dram[4]:      1327      1121      1477      1294      1349      1163      1303      1303      1156      1505      2269      2122      2269      2216      2276      2213 
dram[5]:      1348      1450      1194      1334      1118      1314      1421      1265      1140      1310      2029      2287      2082      2281      2285      2282 
average row accesses per activate:
dram[0]:  1.193931  1.160009  1.162360  1.168685  1.172292  1.156683  1.179076  1.171196  1.159837  1.140788  1.161776  1.158905  1.174371  1.156766  1.177006  1.161711 
dram[1]:  1.155885  1.158525  1.161499  1.160727  1.155648  1.158421  1.163787  1.166977  1.154930  1.150351  1.153981  1.157210  1.157141  1.161824  1.165577  1.173680 
dram[2]:  1.154176  1.169556  1.152822  1.174349  1.157893  1.222841  1.157398  1.194827  1.138198  1.147130  1.149212  1.157606  1.158690  1.176290  1.158425  1.197728 
dram[3]:  1.149008  1.154807  1.162814  1.162873  1.152039  1.160428  1.160873  1.178404  1.138216  1.145243  1.160560  1.160218  1.149778  1.154060  1.168211  1.182202 
dram[4]:  1.166728  1.161083  1.170397  1.164206  1.155776  1.165606  1.180796  1.166016  1.142666  1.139971  1.217095  1.153960  1.155692  1.156571  1.185560  1.178839 
dram[5]:  1.155491  1.161337  1.167491  1.165892  1.147292  1.157429  1.160444  1.176053  1.143607  1.148330  1.148317  1.155159  1.159077  1.157768  1.170716  1.186876 
average row locality = 2637607/2267063 = 1.163447
average row locality_1 = 1934369/1695103 = 1.141151
average row locality_2 = 703238/571960 = 1.229523
average row locality_3 = 0/0 = -nan
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:     19433     17173     16985     16161     18826     17262     18996     17995     18645     16604     16948     16201     17456     15838     17516     16661 
dram[1]:     16955     15870     16786     15943     17259     17250     17799     17671     17444     16836     15593     15690     15846     15834     16731     16788 
dram[2]:     17310     18431     16062     17694     18080     21144     17796     19905     17009     17804     16070     17043     16398     18063     16272     18662 
dram[3]:     15667     16396     16604     16663     16878     17974     17539     18773     16450     16840     16310     15881     15810     15609     16687     17367 
dram[4]:     17892     16816     18243     16455     18165     18133     19396     17952     17526     16631     19485     16111     16627     15889     18267     17441 
dram[5]:     16510     16354     16993     16604     17147     17651     17620     18480     17189     16732     16005     15312     16369     15525     16569     17666 
total reads: 1645941
bank skew: 21144/15312 = 1.38
chip skew: 283743/266295 = 1.07
number of total write accesses:
dram[0]:     12242     10122      9647      8836     10799      9462     11061     10191     11723      9787     11318     10601     11962     10313     11173     10300 
dram[1]:      9828      8817      9472      8647      9433      9513      9955      9872     10600     10027      9985     10110     10332     10314     10357     10378 
dram[2]:     10149     11181      8779     10178     10205     13109     10051     11967     10178     10958     10463     11448     10888     12537      9920     12231 
dram[3]:      8646      9310      9300      9240      9165     10142      9745     10878      9614     10040     10709     10297     10321     10085     10294     10942 
dram[4]:     10753      9695     10778      9092     10260     10253     11470     10130     10643      9887     13878     10515     11120     10365     11865     11017 
dram[5]:      9529      9214      9676      9217      9313      9831      9792     10652     10269      9946     10404      9733     10867      9998     10176     11200 
total reads: 991685
bank skew: 13878/8646 = 1.61
chip skew: 174242/157640 = 1.11
average mf latency per bank:
dram[0]:        929       846      1001       960       922       885       804       754       706       637       674       612       693       639       809       744
dram[1]:        794       846       878       960       851       869       719       755       609       632       570       588       581       610       688       721
dram[2]:        904      1245      1035      1326       955      1998       808      1124       691       964       664       936       691       988       821      1143
dram[3]:        824       801       911       893       855       857       717       711       602       601       569       574       585       596       706       722
dram[4]:       1038       890      1096       977      1044       939       894       787       783       666       858       646       770       674       898       812
dram[5]:        802       824       889       915       829       855       720       746       612       612       577       580       600       609       701       731
maximum mf latency per bank:
dram[0]:       6708      6167      8333      6919      9657      7104      9111      5389      6515      7270      7849      6918      6867      9588      7463      6175
dram[1]:       6441      6736      7870      6042      6931      7684      6645      6978      6191      6753      6870      6709      9590      8143      8657      6335
dram[2]:       9026      9295      5607      7403      8259      7978     10057      7705      6391      6814      8006      7018      6146      7989      6687      6002
dram[3]:       8510      6557      7401      6025      8890      8869      6191      6832      5674      5427      6235      7435      5610      5709      6191      5563
dram[4]:       5601      5876      8275      5898      9430      5662      4932      5305      5990      7664      7111      8463      8075      7404      8658      8139
dram[5]:       7154      7930      8894      6831      9480      7413      8553      7037      6459      5239      8399      8386      8874      8582      5144      6743
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2870608 n_nop=1207361 n_act=384305 n_pre=384290 n_req=282549 n_req_1=164916 n_req_2=117633 n_req_3=0 n_rd=557398 n_write=337254 bw_util=0.3924 bw_util_1=0.2298 bw_util_2=0.1626 bw_util_3=0 blp=10.384151 blp_1= 3.824204 blp_2= 2.781284 blp_3= -nan
 n_activity=2864505 dram_eff=0.3933 dram_eff_1=0.2303 dram_eff_2=0.163 dram_eff_3=0
bk0: 38866a 954115i bk1: 34346a 1141382i bk2: 33970a 1168994i bk3: 32322a 1239841i bk4: 37652a 921930i bk5: 34524a 1068012i bk6: 37992a 837258i bk7: 35990a 906448i bk8: 37290a 988762i bk9: 33208a 1181412i bk10: 33896a 1008129i bk11: 32402a 1060625i bk12: 34912a 868905i bk13: 31676a 1041661i bk14: 35030a 878093i bk15: 33322a 964624i 
bw_dist = 0.230	0.163	0.000	0.605	0.002
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=14.4684
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2870608 n_nop=1293488 n_act=365531 n_pre=365515 n_req=270040 n_req_1=153037 n_req_2=117003 n_req_3=0 n_rd=532590 n_write=313484 bw_util=0.375 bw_util_1=0.2132 bw_util_2=0.1618 bw_util_3=0 blp=9.686789 blp_1= 3.656313 blp_2= 2.748070 blp_3= -nan
 n_activity=2841537 dram_eff=0.3789 dram_eff_1=0.2154 dram_eff_2=0.1634 dram_eff_3=0
bk0: 33910a 1261270i bk1: 31740a 1351834i bk2: 33572a 1242392i bk3: 31886a 1313606i bk4: 34518a 1157399i bk5: 34500a 1124321i bk6: 35598a 1032735i bk7: 35342a 1014918i bk8: 34888a 1174035i bk9: 33672a 1197146i bk10: 31186a 1227946i bk11: 31380a 1186210i bk12: 31692a 1124619i bk13: 31668a 1104005i bk14: 33462a 1051082i bk15: 33576a 1020039i 
bw_dist = 0.213	0.162	0.000	0.615	0.010
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=12.403
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2870608 n_nop=1172124 n_act=392191 n_pre=392175 n_req=287568 n_req_1=169613 n_req_2=117955 n_req_3=0 n_rd=567486 n_write=346632 bw_util=0.3994 bw_util_1=0.2363 bw_util_2=0.1631 bw_util_3=0 blp=10.683144 blp_1= 3.876283 blp_2= 2.810106 blp_3= -nan
 n_activity=2868391 dram_eff=0.3997 dram_eff_1=0.2365 dram_eff_2=0.1632 dram_eff_3=0
bk0: 34620a 1166585i bk1: 36862a 995593i bk2: 32124a 1255939i bk3: 35388a 1050387i bk4: 36160a 980871i bk5: 42288a 592147i bk6: 35592a 917430i bk7: 39810a 639742i bk8: 34018a 1165975i bk9: 35608a 1035720i bk10: 32140a 1106990i bk11: 34086a 948789i bk12: 32796a 994394i bk13: 36126a 734985i bk14: 32544a 1020616i bk15: 37324a 688134i 
bw_dist = 0.236	0.163	0.000	0.600	0.001
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=15.5141
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2870608 n_nop=1284640 n_act=367719 n_pre=367703 n_req=271166 n_req_1=154173 n_req_2=116993 n_req_3=0 n_rd=534896 n_write=315650 bw_util=0.3766 bw_util_1=0.2148 bw_util_2=0.1618 bw_util_3=0 blp=9.739036 blp_1= 3.669480 blp_2= 2.734134 blp_3= -nan
 n_activity=2845349 dram_eff=0.3799 dram_eff_1=0.2167 dram_eff_2=0.1632 dram_eff_3=0
bk0: 31334a 1407551i bk1: 32792a 1295570i bk2: 33208a 1266435i bk3: 33326a 1233544i bk4: 33756a 1191487i bk5: 35948a 1035771i bk6: 35078a 1059913i bk7: 37546a 888244i bk8: 32900a 1276097i bk9: 33680a 1197438i bk10: 32620a 1125157i bk11: 31762a 1162220i bk12: 31620a 1128439i bk13: 31218a 1121838i bk14: 33374a 1040825i bk15: 34734a 952347i 
bw_dist = 0.215	0.162	0.000	0.615	0.009
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=12.5944
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2870608 n_nop=1191080 n_act=387945 n_pre=387930 n_req=284861 n_req_1=167103 n_req_2=117758 n_req_3=0 n_rd=562016 n_write=341637 bw_util=0.3957 bw_util_1=0.2328 bw_util_2=0.1628 bw_util_3=0 blp=10.531495 blp_1= 3.854699 blp_2= 2.797833 blp_3= -nan
 n_activity=2866127 dram_eff=0.3963 dram_eff_1=0.2332 dram_eff_2=0.1631 dram_eff_3=0
bk0: 35776a 1106343i bk1: 33632a 1191603i bk2: 36482a 1023629i bk3: 32904a 1200370i bk4: 36328a 976122i bk5: 36266a 943393i bk6: 38792a 765593i bk7: 35898a 894564i bk8: 35050a 1116728i bk9: 33262a 1169573i bk10: 38968a 706669i bk11: 32220a 1057166i bk12: 33254a 961608i bk13: 31774a 1032520i bk14: 36530a 777940i bk15: 34880a 851402i 
bw_dist = 0.233	0.163	0.000	0.603	0.002
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=15.0214
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2870608 n_nop=1276579 n_act=369371 n_pre=369355 n_req=272419 n_req_1=155256 n_req_2=117163 n_req_3=0 n_rd=537452 n_write=317851 bw_util=0.3784 bw_util_1=0.2163 bw_util_2=0.162 bw_util_3=0 blp=9.809091 blp_1= 3.686011 blp_2= 2.747968 blp_3= -nan
 n_activity=2848934 dram_eff=0.3812 dram_eff_1=0.218 dram_eff_2=0.1632 dram_eff_3=0
bk0: 33020a 1303628i bk1: 32708a 1297240i bk2: 33986a 1203878i bk3: 33208a 1225314i bk4: 34294a 1162316i bk5: 35302a 1072204i bk6: 35240a 1038185i bk7: 36960a 910748i bk8: 34378a 1196220i bk9: 33464a 1200869i bk10: 32010a 1152078i bk11: 30624a 1217711i bk12: 32738a 1054008i bk13: 31050a 1136335i bk14: 33138a 1064276i bk15: 35332a 897560i 
bw_dist = 0.216	0.162	0.000	0.614	0.008
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=12.7755

========= L2 cache stats =========
L2_cache_bank[0]: Access = 214833, Miss = 144815, Miss_rate = 0.674, Pending_hits = 3308, Reservation_fails = 121829
L2_cache_bank[1]: Access = 199609, Miss = 133901, Miss_rate = 0.671, Pending_hits = 2294, Reservation_fails = 63206
L2_cache_bank[2]: Access = 203522, Miss = 134422, Miss_rate = 0.660, Pending_hits = 2141, Reservation_fails = 55031
L2_cache_bank[3]: Access = 199045, Miss = 131889, Miss_rate = 0.663, Pending_hits = 1911, Reservation_fails = 49361
L2_cache_bank[4]: Access = 201048, Miss = 135003, Miss_rate = 0.671, Pending_hits = 2428, Reservation_fails = 45040
L2_cache_bank[5]: Access = 233565, Miss = 148754, Miss_rate = 0.637, Pending_hits = 3393, Reservation_fails = 165203
L2_cache_bank[6]: Access = 199981, Miss = 131955, Miss_rate = 0.660, Pending_hits = 2083, Reservation_fails = 41280
L2_cache_bank[7]: Access = 206165, Miss = 135507, Miss_rate = 0.657, Pending_hits = 2236, Reservation_fails = 53933
L2_cache_bank[8]: Access = 215514, Miss = 145616, Miss_rate = 0.676, Pending_hits = 3374, Reservation_fails = 128619
L2_cache_bank[9]: Access = 203641, Miss = 135441, Miss_rate = 0.665, Pending_hits = 2566, Reservation_fails = 62925
L2_cache_bank[10]: Access = 202293, Miss = 134409, Miss_rate = 0.664, Pending_hits = 2161, Reservation_fails = 44245
L2_cache_bank[11]: Access = 205013, Miss = 134332, Miss_rate = 0.655, Pending_hits = 2362, Reservation_fails = 59249
Cache L2_bank_000:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 214833, Miss = 144815 (0.674), PendingHit = 3308 (0.0154)
Cache L2_bank_001:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 199609, Miss = 133901 (0.671), PendingHit = 2294 (0.0115)
Cache L2_bank_002:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 203522, Miss = 134422 (0.66), PendingHit = 2141 (0.0105)
Cache L2_bank_003:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 199045, Miss = 131889 (0.663), PendingHit = 1911 (0.0096)
Cache L2_bank_004:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 201048, Miss = 135003 (0.671), PendingHit = 2428 (0.0121)
Cache L2_bank_005:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 233565, Miss = 148754 (0.637), PendingHit = 3393 (0.0145)
Cache L2_bank_006:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 199981, Miss = 131955 (0.66), PendingHit = 2083 (0.0104)
Cache L2_bank_007:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 206165, Miss = 135507 (0.657), PendingHit = 2236 (0.0108)
Cache L2_bank_008:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 215514, Miss = 145616 (0.676), PendingHit = 3374 (0.0157)
Cache L2_bank_009:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 203641, Miss = 135441 (0.665), PendingHit = 2566 (0.0126)
Cache L2_bank_010:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 202293, Miss = 134409 (0.664), PendingHit = 2161 (0.0107)
Cache L2_bank_011:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 205013, Miss = 134332 (0.655), PendingHit = 2362 (0.0115)
L2 Cache Total Miss Rate = 0.663
Stream 1: L2 Cache Miss Rate = 0.761
Stream 2: L2 Cache Miss Rate = 0.560
Stream 1: Accesses  = 1267374
Stream 1: Misses  = 964201
Stream 2: Accesses  = 1216855
Stream 2: Misses  = 681843
Stream 1+2: Accesses  = 2484229
Stream 1+2: Misses  = 1646044
Total Accesses  = 2484229
MPKI-CORES
CORE_L2MPKI_0	67.476
CORE_L2MPKI_1	74.041
CORE_L2MPKI_2	66.362
CORE_L2MPKI_3	74.830
CORE_L2MPKI_4	69.248
CORE_L2MPKI_5	75.404
CORE_L2MPKI_6	70.572
CORE_L2MPKI_7	74.867
CORE_L2MPKI_8	70.724
CORE_L2MPKI_9	76.010
CORE_L2MPKI_10	73.925
CORE_L2MPKI_11	76.674
CORE_L2MPKI_12	75.934
CORE_L2MPKI_13	77.427
CORE_L2MPKI_14	74.998
CORE_L2MPKI_15	77.746
CORE_L2MPKI_16	74.546
CORE_L2MPKI_17	78.002
CORE_L2MPKI_18	75.678
CORE_L2MPKI_19	78.285
CORE_L2MPKI_20	76.387
CORE_L2MPKI_21	77.505
CORE_L2MPKI_22	76.122
CORE_L2MPKI_23	78.334
CORE_L2MPKI_24	75.770
CORE_L2MPKI_25	79.083
CORE_L2MPKI_26	77.313
CORE_L2MPKI_27	78.073
CORE_L2MPKI_28	74.881
CORE_L2MPKI_29	76.469
CORE_L2MPKI_30	2.856
CORE_L2MPKI_31	2.858
CORE_L2MPKI_32	2.715
CORE_L2MPKI_33	2.819
CORE_L2MPKI_34	2.756
CORE_L2MPKI_35	2.816
CORE_L2MPKI_36	2.830
CORE_L2MPKI_37	2.793
CORE_L2MPKI_38	2.739
CORE_L2MPKI_39	2.735
CORE_L2MPKI_40	2.994
CORE_L2MPKI_41	2.833
CORE_L2MPKI_42	2.775
CORE_L2MPKI_43	2.961
CORE_L2MPKI_44	2.869
CORE_L2MPKI_45	2.825
CORE_L2MPKI_46	2.874
CORE_L2MPKI_47	2.708
CORE_L2MPKI_48	2.979
CORE_L2MPKI_49	2.770
CORE_L2MPKI_50	2.820
CORE_L2MPKI_51	2.902
CORE_L2MPKI_52	2.946
CORE_L2MPKI_53	2.762
CORE_L2MPKI_54	2.908
CORE_L2MPKI_55	2.838
CORE_L2MPKI_56	2.672
CORE_L2MPKI_57	2.775
CORE_L2MPKI_58	2.785
CORE_L2MPKI_59	2.928
Avg_MPKI_Stream1= 75.090
Avg_MPKI_Stream2= 2.828
MISSES-CORES
CORE_MISSES_0	24693
CORE_MISSES_1	28472
CORE_MISSES_2	23540
CORE_MISSES_3	32116
CORE_MISSES_4	23028
CORE_MISSES_5	32244
CORE_MISSES_6	27294
CORE_MISSES_7	32939
CORE_MISSES_8	26565
CORE_MISSES_9	34274
CORE_MISSES_10	30722
CORE_MISSES_11	33160
CORE_MISSES_12	30313
CORE_MISSES_13	36615
CORE_MISSES_14	34199
CORE_MISSES_15	38251
CORE_MISSES_16	29761
CORE_MISSES_17	33934
CORE_MISSES_18	32981
CORE_MISSES_19	34889
CORE_MISSES_20	32674
CORE_MISSES_21	35553
CORE_MISSES_22	31187
CORE_MISSES_23	37658
CORE_MISSES_24	32820
CORE_MISSES_25	34212
CORE_MISSES_26	36635
CORE_MISSES_27	37720
CORE_MISSES_28	34577
CORE_MISSES_29	31175
CORE_MISSES_30	22707
CORE_MISSES_31	22530
CORE_MISSES_32	23129
CORE_MISSES_33	23302
CORE_MISSES_34	22011
CORE_MISSES_35	22674
CORE_MISSES_36	22599
CORE_MISSES_37	23519
CORE_MISSES_38	23128
CORE_MISSES_39	22009
CORE_MISSES_40	22695
CORE_MISSES_41	25253
CORE_MISSES_42	23290
CORE_MISSES_43	21999
CORE_MISSES_44	22262
CORE_MISSES_45	22025
CORE_MISSES_46	22462
CORE_MISSES_47	23950
CORE_MISSES_48	21640
CORE_MISSES_49	22841
CORE_MISSES_50	22531
CORE_MISSES_51	23166
CORE_MISSES_52	21492
CORE_MISSES_53	22303
CORE_MISSES_54	22371
CORE_MISSES_55	24152
CORE_MISSES_56	23117
CORE_MISSES_57	22013
CORE_MISSES_58	21863
CORE_MISSES_59	22810
L2_MISSES = 1646044
L2_total_cache_accesses = 2484229
L2_total_cache_misses = 1646044
L2_total_cache_miss_rate = 0.6626
L2_total_cache_pending_hits = 30257
L2_total_cache_reservation_fails = 889921
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 290813
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 12215
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1495804
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 799429
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 3187
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 331
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 496
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4586
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 499093
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 15714
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 128792
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 67858
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 12842
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 1851
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 20811
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 10865
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 1993
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 146
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 141
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 7183
L2_cache_data_port_util = 0.236
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=8488866
icnt_total_pkts_simt_to_mem=3858595
statistics from finished app 2
-------------------------------------------------
gpu_ipc_1 =       4.8999
gpu_ipc_2 =     110.9277
gpu_tot_sim_cycle_stream_1 = 2469680
gpu_tot_sim_cycle_stream_2 = 2469663
gpu_sim_insn_1 = 12101248
gpu_sim_insn_2 = 273953952
gpu_sim_cycle = 2469681
gpu_sim_insn = 286055200
gpu_ipc =     115.8268
gpu_tot_sim_cycle = 2469681
gpu_tot_sim_insn = 286055200
gpu_tot_ipc =     115.8268
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 8561951
gpu_stall_icnt2sh    = 2643556
gpu_total_sim_rate=96282

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 4717050
	L1I_total_cache_misses = 17070
	L1I_total_cache_miss_rate = 0.0036
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 549
	L1D_cache_core[1]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 747
	L1D_cache_core[2]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 687
	L1D_cache_core[3]: Access = 72, Miss = 72, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 394
	L1D_cache_core[4]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 638
	L1D_cache_core[5]: Access = 72, Miss = 72, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 678
	L1D_cache_core[6]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 719
	L1D_cache_core[7]: Access = 72, Miss = 72, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 787
	L1D_cache_core[8]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 730
	L1D_cache_core[9]: Access = 72, Miss = 72, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 799
	L1D_cache_core[10]: Access = 72, Miss = 72, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 887
	L1D_cache_core[11]: Access = 72, Miss = 72, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 732
	L1D_cache_core[12]: Access = 68, Miss = 68, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 762
	L1D_cache_core[13]: Access = 76, Miss = 76, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 855
	L1D_cache_core[14]: Access = 72, Miss = 72, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 882
	L1D_cache_core[15]: Access = 76, Miss = 76, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 711
	L1D_cache_core[16]: Access = 68, Miss = 68, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 912
	L1D_cache_core[17]: Access = 72, Miss = 72, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 798
	L1D_cache_core[18]: Access = 72, Miss = 72, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 818
	L1D_cache_core[19]: Access = 72, Miss = 72, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1000
	L1D_cache_core[20]: Access = 72, Miss = 72, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 869
	L1D_cache_core[21]: Access = 72, Miss = 72, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 912
	L1D_cache_core[22]: Access = 68, Miss = 68, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 910
	L1D_cache_core[23]: Access = 76, Miss = 76, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 945
	L1D_cache_core[24]: Access = 72, Miss = 72, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 905
	L1D_cache_core[25]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1027
	L1D_cache_core[26]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 856
	L1D_cache_core[27]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 918
	L1D_cache_core[28]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 935
	L1D_cache_core[29]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 913
	L1D_cache_core[30]: Access = 20784, Miss = 20784, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 43720
	L1D_cache_core[31]: Access = 21376, Miss = 21376, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 52210
	L1D_cache_core[32]: Access = 22318, Miss = 22318, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 33878
	L1D_cache_core[33]: Access = 21674, Miss = 21674, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 38227
	L1D_cache_core[34]: Access = 20826, Miss = 20826, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 51793
	L1D_cache_core[35]: Access = 21750, Miss = 21750, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 38106
	L1D_cache_core[36]: Access = 20927, Miss = 20927, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 56159
	L1D_cache_core[37]: Access = 22310, Miss = 22310, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 36696
	L1D_cache_core[38]: Access = 22149, Miss = 22149, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 34076
	L1D_cache_core[39]: Access = 21783, Miss = 21783, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 40268
	L1D_cache_core[40]: Access = 20237, Miss = 20237, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 54861
	L1D_cache_core[41]: Access = 23492, Miss = 23492, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 33405
	L1D_cache_core[42]: Access = 22192, Miss = 22192, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 28783
	L1D_cache_core[43]: Access = 19499, Miss = 19499, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 66832
	L1D_cache_core[44]: Access = 20420, Miss = 20420, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 42816
	L1D_cache_core[45]: Access = 20861, Miss = 20861, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 49337
	L1D_cache_core[46]: Access = 20803, Miss = 20803, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 39588
	L1D_cache_core[47]: Access = 23656, Miss = 23656, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 22710
	L1D_cache_core[48]: Access = 19138, Miss = 19138, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 60394
	L1D_cache_core[49]: Access = 21544, Miss = 21544, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 43727
	L1D_cache_core[50]: Access = 21144, Miss = 21144, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 54345
	L1D_cache_core[51]: Access = 21421, Miss = 21421, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 34714
	L1D_cache_core[52]: Access = 19388, Miss = 19388, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 58877
	L1D_cache_core[53]: Access = 21509, Miss = 21509, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 43333
	L1D_cache_core[54]: Access = 20303, Miss = 20303, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 50144
	L1D_cache_core[55]: Access = 22910, Miss = 22910, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 29881
	L1D_cache_core[56]: Access = 22728, Miss = 22728, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 31486
	L1D_cache_core[57]: Access = 20695, Miss = 20695, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 47511
	L1D_cache_core[58]: Access = 19751, Miss = 19751, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 50031
	L1D_cache_core[59]: Access = 20413, Miss = 20413, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 44965
	L1D_total_cache_accesses = 640073
	L1D_total_cache_misses = 640073
	L1D_total_cache_miss_rate = 1.0000
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 1337148
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.004
L1C_cache:
	L1C_total_cache_accesses = 402546
	L1C_total_cache_misses = 6480
	L1C_total_cache_miss_rate = 0.0161
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 71059
L1T_cache:
	L1T_total_cache_accesses = 1943190
	L1T_total_cache_misses = 725315
	L1T_total_cache_miss_rate = 0.3733
	L1T_total_cache_pending_hits = 1217875
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 600131
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 1256331
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 396066
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 6480
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 71059
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 1217875
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 725315
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 39942
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 80817
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 4699980
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 17070
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
631, 565, 631, 631, 631, 489, 631, 494, 631, 399, 631, 228, 631, 94, 631, 38, 631, 32, 631, 32, 631, 32, 631, 19, 631, 32, 631, 11, 631, 19, 631, 11, 
shader 0 total_cycles, active_cycles, idle cycles = 2469681, 6611, 2463070 
shader 1 total_cycles, active_cycles, idle cycles = 2469681, 6810, 2462871 
shader 2 total_cycles, active_cycles, idle cycles = 2469681, 6481, 2463199 
shader 3 total_cycles, active_cycles, idle cycles = 2469681, 7672, 2462008 
shader 4 total_cycles, active_cycles, idle cycles = 2469681, 6035, 2463645 
shader 5 total_cycles, active_cycles, idle cycles = 2469681, 7652, 2462029 
shader 6 total_cycles, active_cycles, idle cycles = 2469681, 6923, 2462757 
shader 7 total_cycles, active_cycles, idle cycles = 2469681, 7828, 2461853 
shader 8 total_cycles, active_cycles, idle cycles = 2469681, 6821, 2462860 
shader 9 total_cycles, active_cycles, idle cycles = 2469681, 8008, 2461672 
shader 10 total_cycles, active_cycles, idle cycles = 2469681, 7376, 2462304 
shader 11 total_cycles, active_cycles, idle cycles = 2469681, 7782, 2461898 
shader 12 total_cycles, active_cycles, idle cycles = 2469681, 7022, 2462658 
shader 13 total_cycles, active_cycles, idle cycles = 2469681, 8372, 2461309 
shader 14 total_cycles, active_cycles, idle cycles = 2469681, 8079, 2461601 
shader 15 total_cycles, active_cycles, idle cycles = 2469681, 8578, 2461103 
shader 16 total_cycles, active_cycles, idle cycles = 2469681, 7108, 2462572 
shader 17 total_cycles, active_cycles, idle cycles = 2469681, 7709, 2461972 
shader 18 total_cycles, active_cycles, idle cycles = 2469681, 7784, 2461896 
shader 19 total_cycles, active_cycles, idle cycles = 2469681, 7909, 2461772 
shader 20 total_cycles, active_cycles, idle cycles = 2469681, 7641, 2462040 
shader 21 total_cycles, active_cycles, idle cycles = 2469681, 8020, 2461661 
shader 22 total_cycles, active_cycles, idle cycles = 2469681, 7285, 2462396 
shader 23 total_cycles, active_cycles, idle cycles = 2469681, 8462, 2461219 
shader 24 total_cycles, active_cycles, idle cycles = 2469681, 7694, 2461987 
shader 25 total_cycles, active_cycles, idle cycles = 2469681, 7747, 2461934 
shader 26 total_cycles, active_cycles, idle cycles = 2469681, 8293, 2461387 
shader 27 total_cycles, active_cycles, idle cycles = 2469681, 8529, 2461152 
shader 28 total_cycles, active_cycles, idle cycles = 2469681, 8159, 2461521 
shader 29 total_cycles, active_cycles, idle cycles = 2469681, 7336, 2462344 
shader 30 total_cycles, active_cycles, idle cycles = 2469681, 140000, 2329681 
shader 31 total_cycles, active_cycles, idle cycles = 2469681, 144158, 2325522 
shader 32 total_cycles, active_cycles, idle cycles = 2469681, 150387, 2319294 
shader 33 total_cycles, active_cycles, idle cycles = 2469681, 145798, 2323882 
shader 34 total_cycles, active_cycles, idle cycles = 2469681, 139835, 2329846 
shader 35 total_cycles, active_cycles, idle cycles = 2469681, 146684, 2322996 
shader 36 total_cycles, active_cycles, idle cycles = 2469681, 139875, 2329805 
shader 37 total_cycles, active_cycles, idle cycles = 2469681, 150246, 2319435 
shader 38 total_cycles, active_cycles, idle cycles = 2469681, 148903, 2320778 
shader 39 total_cycles, active_cycles, idle cycles = 2469681, 146442, 2323239 
shader 40 total_cycles, active_cycles, idle cycles = 2469681, 136070, 2333611 
shader 41 total_cycles, active_cycles, idle cycles = 2469681, 157757, 2311924 
shader 42 total_cycles, active_cycles, idle cycles = 2469681, 149455, 2320226 
shader 43 total_cycles, active_cycles, idle cycles = 2469681, 130326, 2339355 
shader 44 total_cycles, active_cycles, idle cycles = 2469681, 137693, 2331987 
shader 45 total_cycles, active_cycles, idle cycles = 2469681, 139740, 2329940 
shader 46 total_cycles, active_cycles, idle cycles = 2469681, 139910, 2329771 
shader 47 total_cycles, active_cycles, idle cycles = 2469681, 159020, 2310660 
shader 48 total_cycles, active_cycles, idle cycles = 2469681, 127942, 2341738 
shader 49 total_cycles, active_cycles, idle cycles = 2469681, 145200, 2324481 
shader 50 total_cycles, active_cycles, idle cycles = 2469681, 142099, 2327581 
shader 51 total_cycles, active_cycles, idle cycles = 2469681, 143986, 2325695 
shader 52 total_cycles, active_cycles, idle cycles = 2469681, 130368, 2339312 
shader 53 total_cycles, active_cycles, idle cycles = 2469681, 144402, 2325278 
shader 54 total_cycles, active_cycles, idle cycles = 2469681, 136586, 2333095 
shader 55 total_cycles, active_cycles, idle cycles = 2469681, 154115, 2315566 
shader 56 total_cycles, active_cycles, idle cycles = 2469681, 152820, 2316860 
shader 57 total_cycles, active_cycles, idle cycles = 2469681, 139265, 2330416 
shader 58 total_cycles, active_cycles, idle cycles = 2469681, 132826, 2336854 
shader 59 total_cycles, active_cycles, idle cycles = 2469681, 136567, 2333113 
warps_exctd_sm 0 = 544 
warps_exctd_sm 1 = 576 
warps_exctd_sm 2 = 512 
warps_exctd_sm 3 = 672 
warps_exctd_sm 4 = 480 
warps_exctd_sm 5 = 672 
warps_exctd_sm 6 = 544 
warps_exctd_sm 7 = 672 
warps_exctd_sm 8 = 544 
warps_exctd_sm 9 = 672 
warps_exctd_sm 10 = 640 
warps_exctd_sm 11 = 672 
warps_exctd_sm 12 = 608 
warps_exctd_sm 13 = 704 
warps_exctd_sm 14 = 672 
warps_exctd_sm 15 = 704 
warps_exctd_sm 16 = 608 
warps_exctd_sm 17 = 672 
warps_exctd_sm 18 = 672 
warps_exctd_sm 19 = 672 
warps_exctd_sm 20 = 672 
warps_exctd_sm 21 = 672 
warps_exctd_sm 22 = 608 
warps_exctd_sm 23 = 704 
warps_exctd_sm 24 = 640 
warps_exctd_sm 25 = 672 
warps_exctd_sm 26 = 736 
warps_exctd_sm 27 = 736 
warps_exctd_sm 28 = 704 
warps_exctd_sm 29 = 672 
warps_exctd_sm 30 = 19648 
warps_exctd_sm 31 = 19712 
warps_exctd_sm 32 = 20352 
warps_exctd_sm 33 = 19680 
warps_exctd_sm 34 = 19264 
warps_exctd_sm 35 = 19904 
warps_exctd_sm 36 = 19264 
warps_exctd_sm 37 = 20448 
warps_exctd_sm 38 = 20480 
warps_exctd_sm 39 = 19968 
warps_exctd_sm 40 = 18592 
warps_exctd_sm 41 = 21088 
warps_exctd_sm 42 = 20288 
warps_exctd_sm 43 = 17760 
warps_exctd_sm 44 = 19040 
warps_exctd_sm 45 = 19264 
warps_exctd_sm 46 = 19360 
warps_exctd_sm 47 = 21248 
warps_exctd_sm 48 = 17664 
warps_exctd_sm 49 = 19968 
warps_exctd_sm 50 = 19680 
warps_exctd_sm 51 = 19232 
warps_exctd_sm 52 = 18016 
warps_exctd_sm 53 = 19840 
warps_exctd_sm 54 = 18976 
warps_exctd_sm 55 = 20608 
warps_exctd_sm 56 = 20800 
warps_exctd_sm 57 = 18880 
warps_exctd_sm 58 = 18144 
warps_exctd_sm 59 = 18336 
gpgpu_n_tot_thrd_icount = 289031872
gpgpu_n_tot_w_icount = 9032246
gpgpu_n_stall_shd_mem = 88871666
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 2042904
gpgpu_n_mem_write_global = 39942
gpgpu_n_mem_texture = 725315
gpgpu_n_mem_const = 4116
gpgpu_n_load_insn  = 20623488
gpgpu_n_store_insn = 585504
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 9276192
gpgpu_n_const_mem_insn = 9861696
gpgpu_n_param_mem_insn = 3019776
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 71059
gpgpu_stall_shd_mem[c_mem][bk_conf] = 71059
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 75344455
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:137427753	W0_Idle:26461722	W0_Scoreboard:123439815	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:9032430
Warp Occupancy Distribution:
Stall:124409371	W0_Idle:22470362	W0_Scoreboard:845661	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:455466
Warp Occupancy Distribution:
Stall:13018382	W0_Idle:3991360	W0_Scoreboard:122594154	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:8576964
warp_utilization0: 0.030478
warp_utilization1: 0.003074
warp_utilization2: 0.057882
traffic_breakdown_coretomem[CONST_ACC_R] = 32928 {8:4116,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 4801048 {8:600131,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 3707280 {40:14103,72:5796,136:20043,}
traffic_breakdown_coretomem[GLOBAL_ATOMIC] = 58180744 {40:1435771,72:3162,136:3840,}
traffic_breakdown_coretomem[INST_ACC_R] = 20400 {8:2550,}
traffic_breakdown_coretomem[TEXTURE_ACC_R] = 5802520 {8:725315,}
traffic_breakdown_memtocore[CONST_ACC_R] = 296352 {72:4116,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 81617816 {136:600131,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 319536 {8:39942,}
traffic_breakdown_memtocore[GLOBAL_ATOMIC] = 58156632 {40:1435175,72:3162,136:3838,}
traffic_breakdown_memtocore[INST_ACC_R] = 346800 {136:2550,}
traffic_breakdown_memtocore[TEXTURE_ACC_R] = 98642840 {136:725315,}
maxmrqlatency = 904 
maxdqlatency = 0 
maxmflatency = 10057 
averagemflatency = 869 
averagemflatency_1 = 898 
averagemflatency_2= 838 
averagemrqlatency_1 = 65 
averagemrqlatency_2 = 71 
max_icnt2mem_latency = 9434 
max_icnt2sh_latency = 2469680 
mrq_lat_table:909048 	32810 	58415 	111079 	263081 	447620 	590749 	462563 	122864 	3534 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	23826 	24899 	30972 	150211 	510599 	1175051 	810019 	84123 	1951 	27 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	221812 	139900 	302578 	201271 	282200 	563332 	729817 	341944 	30754 	956 	16 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	1681402 	950726 	132927 	6584 	97 	0 	0 	0 	0 	0 	0 	0 	180 	768 	3490 	4438 	8876 	15490 	6700 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1 	10 	4748 	179 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        32        32        32        32        32        32        32        32        32        32         9         9        12        10        12        10 
dram[1]:        24        32        32        32        32        32        32        30        32        24        10        10        12        12         9        12 
dram[2]:        32        24        32        32        32        32        32        30        32        19         7         9         8         9        15        11 
dram[3]:        32        20        28        30        32        30        32        28        30        22         8         8         9        11        11         9 
dram[4]:        32        32        32        32        32        32        32        28        28        28        10         8        11        12        10        11 
dram[5]:        32        24        32        32        32        32        32        26        28        22         8        10         8        12         9        11 
maximum service time to same row:
dram[0]:      1247      1423      1295      1326      1201      1581      1270      1489      1602      1458      2180      2291      2175      2301      2487      2177 
dram[1]:      1071      1363      1481      1400      1448      1292      1409      1184      1341      1457      2449      2343      2589      2115      2439      2044 
dram[2]:      1409      1004      1281      1694      1156      1503      1330      1414      1651      1457      2269      2594      2391      2454      2235      2451 
dram[3]:      1576      1457      1232      1251      1381      1192      1369      1237      1374      1280      2372      2604      2338      2306      2371      2412 
dram[4]:      1327      1121      1477      1294      1349      1163      1303      1303      1156      1505      2269      2122      2269      2216      2276      2213 
dram[5]:      1348      1450      1194      1334      1118      1314      1421      1265      1140      1310      2029      2287      2082      2281      2285      2282 
average row accesses per activate:
dram[0]:  1.190926  1.161433  1.161990  1.164992  1.171061  1.156210  1.177038  1.170516  1.161437  1.143237  1.160631  1.159656  1.174740  1.156632  1.179380  1.163255 
dram[1]:  1.156340  1.157148  1.159654  1.159478  1.154361  1.158943  1.163239  1.165884  1.153349  1.149675  1.154061  1.155709  1.159518  1.161660  1.167625  1.174577 
dram[2]:  1.153715  1.170353  1.151607  1.173639  1.159370  1.217932  1.156913  1.192535  1.140838  1.147640  1.148628  1.158272  1.157975  1.175965  1.161518  1.194765 
dram[3]:  1.150141  1.155663  1.162342  1.161778  1.151029  1.161993  1.160241  1.175233  1.137821  1.146392  1.160818  1.159696  1.150220  1.155840  1.167952  1.182925 
dram[4]:  1.167107  1.161263  1.168404  1.161889  1.158377  1.165697  1.178319  1.164131  1.143881  1.140912  1.212829  1.153542  1.158663  1.158029  1.185247  1.181560 
dram[5]:  1.157429  1.163046  1.164634  1.164206  1.149446  1.159320  1.157675  1.175243  1.144407  1.149221  1.149149  1.154615  1.159499  1.158394  1.169512  1.187106 
average row locality = 3001763/2580431 = 1.163280
average row locality_1 = 2209492/1935892 = 1.141330
average row locality_2 = 792271/644539 = 1.229206
average row locality_3 = 0/0 = -nan
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:     21987     19504     19314     18409     21346     19658     21456     20391     21098     18827     19171     18397     19867     18103     20024     19054 
dram[1]:     19239     18105     19103     18076     19676     19608     20270     19999     19646     19041     17809     17718     18118     18087     19166     19098 
dram[2]:     19662     20869     18313     20071     20546     23763     20118     22365     19226     20086     18165     19319     18736     20401     18611     21097 
dram[3]:     17846     18651     18933     18887     19165     20466     19838     21179     18566     19076     18524     18024     18053     17876     19072     19785 
dram[4]:     20393     19168     20606     18733     20710     20567     21939     20289     19836     18765     22040     18298     19109     18163     20708     19894 
dram[5]:     18852     18651     19297     18930     19624     20082     19881     20878     19415     18937     18223     17393     18750     17674     18851     20043 
total reads: 1869353
bank skew: 23763/17393 = 1.37
chip skew: 321348/302759 = 1.06
number of total write accesses:
dram[0]:     13846     11526     11000     10111     12323     10859     12591     11687     13473     11311     12845     12098     13600     11826     12784     11810 
dram[1]:     11182     10120     10801      9799     10859     10878     11464     11298     12108     11534     11520     11444     11808     11807     11920     11811 
dram[2]:     11562     12678     10059     11552     11681     14726     11453     13516     11685     12546     11859     13013     12463     14083     11393     13777 
dram[3]:      9924     10653     10631     10463     10474     11655     11101     12343     11032     11590     12240     11757     11766     11554     11818     12484 
dram[4]:     12321     11134     12114     10372     11802     11697     13083     11544     12255     11314     15736     12024     12815     11870     13420     12593 
dram[5]:     10947     10581     10973     10557     10780     11295     11130     12125     11817     11453     11944     11141     12473     11361     11562     12699 
total reads: 1132506
bank skew: 15736/9799 = 1.61
chip skew: 198046/180353 = 1.10
average mf latency per bank:
dram[0]:        955       868      1017       960       932       879       812       752       717       639       690       620       726       654       840       758
dram[1]:        806       855       872       947       837       853       710       741       605       625       570       585       592       616       691       723
dram[2]:        912      1227      1021      1288       933      1888       795      1081       681       931       662       906       693       977       818      1112
dram[3]:        844       815       905       889       847       845       710       705       600       597       570       574       597       610       711       730
dram[4]:       1076       911      1112       983      1058       927       907       780       797       666       868       653       806       694       924       827
dram[5]:        818       846       888       914       822       849       713       744       610       616       580       586       614       628       712       742
maximum mf latency per bank:
dram[0]:       6708      6653      8333      6919      9657      7104      9111      5389      6515      7270      7856      6918      6867      9588      7463      6175
dram[1]:       6441      6736      7870      6042      6931      7684      6645      6978      6191      6753      6870      6709      9590      8143      8657      6335
dram[2]:       9026      9295      7236      7403      8259      7978     10057      7705      7023      6814      8006      7018      6146      7989      6687      6002
dram[3]:       8510      6557      7401      6393      8890      8869      6191      6832      5674      5427      7167      7435      5610      5709      6859      5563
dram[4]:       5601      5876      8275      5898      9430      5662      4932      5305      6918      7664      7111      8463      8075      7473      8658      8139
dram[5]:       7154      7930      8894      7237      9480      7413      8553      7037      6459      5590      8399      8386      8874      8582      5144      6743
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3259978 n_nop=1366371 n_act=437558 n_pre=437546 n_req=320943 n_req_1=188448 n_req_2=132495 n_req_3=0 n_rd=633191 n_write=385312 bw_util=0.3925 bw_util_1=0.2312 bw_util_2=0.1613 bw_util_3=0 blp=10.434023 blp_1= 3.845767 blp_2= 2.775539 blp_3= -nan
 n_activity=3253268 dram_eff=0.3933 dram_eff_1=0.2317 dram_eff_2=0.1617 dram_eff_3=0
bk0: 43970a 1086877i bk1: 39008a 1294274i bk2: 38628a 1319570i bk3: 36814a 1394335i bk4: 42692a 1037881i bk5: 39316a 1195050i bk6: 42910a 943575i bk7: 40780a 1013192i bk8: 42192a 1113562i bk9: 37654a 1322300i bk10: 38342a 1146545i bk11: 36794a 1196750i bk12: 39734a 980195i bk13: 36206a 1165978i bk14: 40048a 979216i bk15: 38103a 1073659i 
bw_dist = 0.231	0.161	0.000	0.605	0.002
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=14.5612
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3259978 n_nop=1462550 n_act=416645 n_pre=416633 n_req=306968 n_req_1=175136 n_req_2=131832 n_req_3=0 n_rd=605494 n_write=358656 bw_util=0.3754 bw_util_1=0.2149 bw_util_2=0.1605 bw_util_3=0 blp=9.738276 blp_1= 3.679048 blp_2= 2.739254 blp_3= -nan
 n_activity=3228129 dram_eff=0.3791 dram_eff_1=0.217 dram_eff_2=0.1621 dram_eff_3=0
bk0: 38478a 1430619i bk1: 36210a 1520043i bk2: 38206a 1403161i bk3: 36152a 1492116i bk4: 39348a 1294654i bk5: 39214a 1264278i bk6: 40536a 1151640i bk7: 39996a 1140967i bk8: 39292a 1331302i bk9: 38076a 1347892i bk10: 35616a 1371655i bk11: 35436a 1350153i bk12: 36236a 1262620i bk13: 36174a 1236117i bk14: 38328a 1169809i bk15: 38196a 1150480i 
bw_dist = 0.215	0.161	0.000	0.615	0.010
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=12.5106
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3259978 n_nop=1333474 n_act=444935 n_pre=444924 n_req=325663 n_req_1=192824 n_req_2=132839 n_req_3=0 n_rd=642658 n_write=393987 bw_util=0.3983 bw_util_1=0.2366 bw_util_2=0.1617 bw_util_3=0 blp=10.678708 blp_1= 3.884502 blp_2= 2.797884 blp_3= -nan
 n_activity=3256811 dram_eff=0.3987 dram_eff_1=0.2368 dram_eff_2=0.1619 dram_eff_3=0
bk0: 39320a 1320822i bk1: 41736a 1139631i bk2: 36624a 1415809i bk3: 40134a 1192502i bk4: 41092a 1105118i bk5: 47516a 691566i bk6: 40234a 1045905i bk7: 44730a 744443i bk8: 38450a 1320399i bk9: 40170a 1170050i bk10: 36330a 1262540i bk11: 38636a 1081049i bk12: 37470a 1118506i bk13: 40802a 853890i bk14: 37220a 1139987i bk15: 42194a 793433i 
bw_dist = 0.237	0.162	0.000	0.601	0.001
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=15.4229
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3259978 n_nop=1453581 n_act=418824 n_pre=418808 n_req=308115 n_req_1=176267 n_req_2=131848 n_req_3=0 n_rd=607850 n_write=360915 bw_util=0.3768 bw_util_1=0.2163 bw_util_2=0.1605 bw_util_3=0 blp=9.782481 blp_1= 3.687847 blp_2= 2.725677 blp_3= -nan
 n_activity=3232425 dram_eff=0.38 dram_eff_1=0.2181 dram_eff_2=0.1619 dram_eff_3=0
bk0: 35690a 1590045i bk1: 37300a 1460969i bk2: 37864a 1424824i bk3: 37772a 1402920i bk4: 38328a 1343215i bk5: 40926a 1156752i bk6: 39676a 1197609i bk7: 42356a 1010397i bk8: 37130a 1439619i bk9: 38152a 1345537i bk10: 37046a 1272407i bk11: 36046a 1312235i bk12: 36100a 1270412i bk13: 35750a 1257973i bk14: 38144a 1164862i bk15: 39570a 1066423i 
bw_dist = 0.216	0.161	0.000	0.615	0.008
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=12.6938
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3259978 n_nop=1348243 n_act=441598 n_pre=441583 n_req=323508 n_req_1=190842 n_req_2=132666 n_req_3=0 n_rd=638408 n_write=390146 bw_util=0.3957 bw_util_1=0.2341 bw_util_2=0.1615 bw_util_3=0 blp=10.582830 blp_1= 3.879770 blp_2= 2.791396 blp_3= -nan
 n_activity=3255277 dram_eff=0.3963 dram_eff_1=0.2345 dram_eff_2=0.1618 dram_eff_3=0
bk0: 40786a 1239681i bk1: 38336a 1339009i bk2: 41210a 1174261i bk3: 37462a 1350431i bk4: 41420a 1088295i bk5: 41132a 1062721i bk6: 43878a 858672i bk7: 40576a 1014057i bk8: 39668a 1254082i bk9: 37530a 1324012i bk10: 44080a 799004i bk11: 36596a 1189597i bk12: 38210a 1063969i bk13: 36320a 1153914i bk14: 41416a 877931i bk15: 39788a 951981i 
bw_dist = 0.234	0.162	0.000	0.603	0.001
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=15.0874
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3259978 n_nop=1443720 n_act=420843 n_pre=420831 n_req=309634 n_req_1=177624 n_req_2=132010 n_req_3=0 n_rd=610926 n_write=363658 bw_util=0.3787 bw_util_1=0.2179 bw_util_2=0.1607 bw_util_3=0 blp=9.867572 blp_1= 3.711907 blp_2= 2.738152 blp_3= -nan
 n_activity=3235830 dram_eff=0.3815 dram_eff_1=0.2195 dram_eff_2=0.1619 dram_eff_3=0
bk0: 37700a 1462267i bk1: 37300a 1454687i bk2: 38594a 1362164i bk3: 37858a 1373049i bk4: 39248a 1289635i bk5: 40164a 1195488i bk6: 39756a 1178536i bk7: 41754a 1029826i bk8: 38830a 1351202i bk9: 37874a 1348004i bk10: 36440a 1295639i bk11: 34786a 1372750i bk12: 37500a 1175348i bk13: 35344a 1282276i bk14: 37698a 1201241i bk15: 40080a 1019007i 
bw_dist = 0.218	0.161	0.000	0.614	0.007
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=12.8968

========= L2 cache stats =========
L2_cache_bank[0]: Access = 243068, Miss = 164274, Miss_rate = 0.676, Pending_hits = 3583, Reservation_fails = 131177
L2_cache_bank[1]: Access = 226452, Miss = 152363, Miss_rate = 0.673, Pending_hits = 2583, Reservation_fails = 67870
L2_cache_bank[2]: Access = 231086, Miss = 153029, Miss_rate = 0.662, Pending_hits = 2402, Reservation_fails = 65743
L2_cache_bank[3]: Access = 225324, Miss = 149743, Miss_rate = 0.665, Pending_hits = 2162, Reservation_fails = 58209
L2_cache_bank[4]: Access = 227843, Miss = 153385, Miss_rate = 0.673, Pending_hits = 2693, Reservation_fails = 54274
L2_cache_bank[5]: Access = 262732, Miss = 167980, Miss_rate = 0.639, Pending_hits = 3705, Reservation_fails = 181018
L2_cache_bank[6]: Access = 226500, Miss = 150006, Miss_rate = 0.662, Pending_hits = 2316, Reservation_fails = 48155
L2_cache_bank[7]: Access = 234243, Miss = 153953, Miss_rate = 0.657, Pending_hits = 2521, Reservation_fails = 64597
L2_cache_bank[8]: Access = 243697, Miss = 165358, Miss_rate = 0.679, Pending_hits = 3698, Reservation_fails = 142879
L2_cache_bank[9]: Access = 231272, Miss = 153894, Miss_rate = 0.665, Pending_hits = 2877, Reservation_fails = 69598
L2_cache_bank[10]: Access = 229444, Miss = 152902, Miss_rate = 0.666, Pending_hits = 2448, Reservation_fails = 52916
L2_cache_bank[11]: Access = 232791, Miss = 152590, Miss_rate = 0.655, Pending_hits = 2673, Reservation_fails = 69797
Cache L2_bank_000:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 243068, Miss = 164274 (0.676), PendingHit = 3583 (0.0147)
Cache L2_bank_001:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 226452, Miss = 152363 (0.673), PendingHit = 2583 (0.0114)
Cache L2_bank_002:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 231086, Miss = 153029 (0.662), PendingHit = 2402 (0.0104)
Cache L2_bank_003:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 225324, Miss = 149743 (0.665), PendingHit = 2162 (0.0096)
Cache L2_bank_004:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 227843, Miss = 153385 (0.673), PendingHit = 2693 (0.0118)
Cache L2_bank_005:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 262732, Miss = 167980 (0.639), PendingHit = 3705 (0.0141)
Cache L2_bank_006:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 226500, Miss = 150006 (0.662), PendingHit = 2316 (0.0102)
Cache L2_bank_007:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 234243, Miss = 153953 (0.657), PendingHit = 2521 (0.0108)
Cache L2_bank_008:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 243697, Miss = 165358 (0.679), PendingHit = 3698 (0.0152)
Cache L2_bank_009:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 231272, Miss = 153894 (0.665), PendingHit = 2877 (0.0124)
Cache L2_bank_010:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 229444, Miss = 152902 (0.666), PendingHit = 2448 (0.0107)
Cache L2_bank_011:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 232791, Miss = 152590 (0.655), PendingHit = 2673 (0.0115)
L2 Cache Total Miss Rate = 0.664
Stream 1: L2 Cache Miss Rate = 0.762
Stream 2: L2 Cache Miss Rate = 0.561
Stream 1: Accesses  = 1444620
Stream 1: Misses  = 1101265
Stream 2: Accesses  = 1369832
Stream 2: Misses  = 768212
Stream 1+2: Accesses  = 2814452
Stream 1+2: Misses  = 1869477
Total Accesses  = 2814452
MPKI-CORES
CORE_L2MPKI_0	68.276
CORE_L2MPKI_1	74.851
CORE_L2MPKI_2	67.885
CORE_L2MPKI_3	74.723
CORE_L2MPKI_4	70.785
CORE_L2MPKI_5	75.797
CORE_L2MPKI_6	72.044
CORE_L2MPKI_7	75.552
CORE_L2MPKI_8	72.215
CORE_L2MPKI_9	76.412
CORE_L2MPKI_10	74.234
CORE_L2MPKI_11	77.071
CORE_L2MPKI_12	76.547
CORE_L2MPKI_13	77.883
CORE_L2MPKI_14	75.866
CORE_L2MPKI_15	78.184
CORE_L2MPKI_16	75.317
CORE_L2MPKI_17	77.935
CORE_L2MPKI_18	75.920
CORE_L2MPKI_19	78.615
CORE_L2MPKI_20	76.354
CORE_L2MPKI_21	77.893
CORE_L2MPKI_22	75.815
CORE_L2MPKI_23	78.844
CORE_L2MPKI_24	75.735
CORE_L2MPKI_25	79.535
CORE_L2MPKI_26	77.971
CORE_L2MPKI_27	78.586
CORE_L2MPKI_28	75.624
CORE_L2MPKI_29	77.155
CORE_L2MPKI_30	2.857
CORE_L2MPKI_31	2.832
CORE_L2MPKI_32	2.727
CORE_L2MPKI_33	2.815
CORE_L2MPKI_34	2.803
CORE_L2MPKI_35	2.810
CORE_L2MPKI_36	2.856
CORE_L2MPKI_37	2.790
CORE_L2MPKI_38	2.742
CORE_L2MPKI_39	2.726
CORE_L2MPKI_40	2.950
CORE_L2MPKI_41	2.812
CORE_L2MPKI_42	2.764
CORE_L2MPKI_43	3.030
CORE_L2MPKI_44	2.842
CORE_L2MPKI_45	2.809
CORE_L2MPKI_46	2.847
CORE_L2MPKI_47	2.703
CORE_L2MPKI_48	2.972
CORE_L2MPKI_49	2.806
CORE_L2MPKI_50	2.811
CORE_L2MPKI_51	2.879
CORE_L2MPKI_52	2.920
CORE_L2MPKI_53	2.753
CORE_L2MPKI_54	2.904
CORE_L2MPKI_55	2.816
CORE_L2MPKI_56	2.690
CORE_L2MPKI_57	2.840
CORE_L2MPKI_58	2.894
CORE_L2MPKI_59	2.980
Avg_MPKI_Stream1= 75.654
Avg_MPKI_Stream2= 2.833
MISSES-CORES
CORE_MISSES_0	28772
CORE_MISSES_1	32501
CORE_MISSES_2	28051
CORE_MISSES_3	36551
CORE_MISSES_4	27229
CORE_MISSES_5	36972
CORE_MISSES_6	31801
CORE_MISSES_7	37706
CORE_MISSES_8	31405
CORE_MISSES_9	39018
CORE_MISSES_10	34908
CORE_MISSES_11	38242
CORE_MISSES_12	34266
CORE_MISSES_13	41576
CORE_MISSES_14	39091
CORE_MISSES_15	42767
CORE_MISSES_16	34130
CORE_MISSES_17	38304
CORE_MISSES_18	37676
CORE_MISSES_19	39647
CORE_MISSES_20	37195
CORE_MISSES_21	39839
CORE_MISSES_22	35217
CORE_MISSES_23	42543
CORE_MISSES_24	37150
CORE_MISSES_25	39289
CORE_MISSES_26	41236
CORE_MISSES_27	42743
CORE_MISSES_28	39351
CORE_MISSES_29	36089
CORE_MISSES_30	25321
CORE_MISSES_31	25852
CORE_MISSES_32	25970
CORE_MISSES_33	25994
CORE_MISSES_34	24815
CORE_MISSES_35	26099
CORE_MISSES_36	25291
CORE_MISSES_37	26541
CORE_MISSES_38	25847
CORE_MISSES_39	25275
CORE_MISSES_40	25416
CORE_MISSES_41	28098
CORE_MISSES_42	26154
CORE_MISSES_43	25007
CORE_MISSES_44	24777
CORE_MISSES_45	24855
CORE_MISSES_46	25216
CORE_MISSES_47	27221
CORE_MISSES_48	24074
CORE_MISSES_49	25796
CORE_MISSES_50	25289
CORE_MISSES_51	26251
CORE_MISSES_52	24098
CORE_MISSES_53	25174
CORE_MISSES_54	25113
CORE_MISSES_55	27487
CORE_MISSES_56	26033
CORE_MISSES_57	25042
CORE_MISSES_58	24337
CORE_MISSES_59	25769
L2_MISSES = 1869477
L2_total_cache_accesses = 2814452
L2_total_cache_misses = 1869477
L2_total_cache_miss_rate = 0.6642
L2_total_cache_pending_hits = 33661
L2_total_cache_reservation_fails = 1006233
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 329834
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 13376
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1699319
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 905691
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 3244
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 338
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 534
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4733
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 561546
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 17732
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 146037
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 75678
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 14464
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 2054
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 23424
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 12020
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 2226
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 161
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 163
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 8111
L2_cache_data_port_util = 0.237
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=9591296
icnt_total_pkts_simt_to_mem=4378149
statistics from finished app 2
-------------------------------------------------
gpu_ipc_1 =       4.8999
gpu_ipc_2 =     110.9277
gpu_tot_sim_cycle_stream_1 = 2469680
gpu_tot_sim_cycle_stream_2 = 2469663
gpu_sim_insn_1 = 12101248
gpu_sim_insn_2 = 273953952
gpu_sim_cycle = 2469681
gpu_sim_insn = 286055200
gpu_ipc =     115.8268
gpu_tot_sim_cycle = 2469681
gpu_tot_sim_insn = 286055200
gpu_tot_ipc =     115.8268
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 8561951
gpu_stall_icnt2sh    = 2643556
gpu_total_sim_rate=96282

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 4717050
	L1I_total_cache_misses = 17070
	L1I_total_cache_miss_rate = 0.0036
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 549
	L1D_cache_core[1]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 747
	L1D_cache_core[2]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 687
	L1D_cache_core[3]: Access = 72, Miss = 72, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 394
	L1D_cache_core[4]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 638
	L1D_cache_core[5]: Access = 72, Miss = 72, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 678
	L1D_cache_core[6]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 719
	L1D_cache_core[7]: Access = 72, Miss = 72, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 787
	L1D_cache_core[8]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 730
	L1D_cache_core[9]: Access = 72, Miss = 72, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 799
	L1D_cache_core[10]: Access = 72, Miss = 72, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 887
	L1D_cache_core[11]: Access = 72, Miss = 72, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 732
	L1D_cache_core[12]: Access = 68, Miss = 68, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 762
	L1D_cache_core[13]: Access = 76, Miss = 76, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 855
	L1D_cache_core[14]: Access = 72, Miss = 72, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 882
	L1D_cache_core[15]: Access = 76, Miss = 76, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 711
	L1D_cache_core[16]: Access = 68, Miss = 68, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 912
	L1D_cache_core[17]: Access = 72, Miss = 72, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 798
	L1D_cache_core[18]: Access = 72, Miss = 72, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 818
	L1D_cache_core[19]: Access = 72, Miss = 72, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1000
	L1D_cache_core[20]: Access = 72, Miss = 72, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 869
	L1D_cache_core[21]: Access = 72, Miss = 72, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 912
	L1D_cache_core[22]: Access = 68, Miss = 68, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 910
	L1D_cache_core[23]: Access = 76, Miss = 76, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 945
	L1D_cache_core[24]: Access = 72, Miss = 72, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 905
	L1D_cache_core[25]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1027
	L1D_cache_core[26]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 856
	L1D_cache_core[27]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 918
	L1D_cache_core[28]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 935
	L1D_cache_core[29]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 913
	L1D_cache_core[30]: Access = 20784, Miss = 20784, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 43720
	L1D_cache_core[31]: Access = 21376, Miss = 21376, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 52210
	L1D_cache_core[32]: Access = 22318, Miss = 22318, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 33878
	L1D_cache_core[33]: Access = 21674, Miss = 21674, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 38227
	L1D_cache_core[34]: Access = 20826, Miss = 20826, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 51793
	L1D_cache_core[35]: Access = 21750, Miss = 21750, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 38106
	L1D_cache_core[36]: Access = 20927, Miss = 20927, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 56159
	L1D_cache_core[37]: Access = 22310, Miss = 22310, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 36696
	L1D_cache_core[38]: Access = 22149, Miss = 22149, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 34076
	L1D_cache_core[39]: Access = 21783, Miss = 21783, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 40268
	L1D_cache_core[40]: Access = 20237, Miss = 20237, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 54861
	L1D_cache_core[41]: Access = 23492, Miss = 23492, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 33405
	L1D_cache_core[42]: Access = 22192, Miss = 22192, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 28783
	L1D_cache_core[43]: Access = 19499, Miss = 19499, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 66832
	L1D_cache_core[44]: Access = 20420, Miss = 20420, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 42816
	L1D_cache_core[45]: Access = 20861, Miss = 20861, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 49337
	L1D_cache_core[46]: Access = 20803, Miss = 20803, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 39588
	L1D_cache_core[47]: Access = 23656, Miss = 23656, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 22710
	L1D_cache_core[48]: Access = 19138, Miss = 19138, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 60394
	L1D_cache_core[49]: Access = 21544, Miss = 21544, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 43727
	L1D_cache_core[50]: Access = 21144, Miss = 21144, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 54345
	L1D_cache_core[51]: Access = 21421, Miss = 21421, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 34714
	L1D_cache_core[52]: Access = 19388, Miss = 19388, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 58877
	L1D_cache_core[53]: Access = 21509, Miss = 21509, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 43333
	L1D_cache_core[54]: Access = 20303, Miss = 20303, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 50144
	L1D_cache_core[55]: Access = 22910, Miss = 22910, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 29881
	L1D_cache_core[56]: Access = 22728, Miss = 22728, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 31486
	L1D_cache_core[57]: Access = 20695, Miss = 20695, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 47511
	L1D_cache_core[58]: Access = 19751, Miss = 19751, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 50031
	L1D_cache_core[59]: Access = 20413, Miss = 20413, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 44965
	L1D_total_cache_accesses = 640073
	L1D_total_cache_misses = 640073
	L1D_total_cache_miss_rate = 1.0000
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 1337148
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.004
L1C_cache:
	L1C_total_cache_accesses = 402546
	L1C_total_cache_misses = 6480
	L1C_total_cache_miss_rate = 0.0161
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 71059
L1T_cache:
	L1T_total_cache_accesses = 1943190
	L1T_total_cache_misses = 725315
	L1T_total_cache_miss_rate = 0.3733
	L1T_total_cache_pending_hits = 1217875
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 600131
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 1256331
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 396066
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 6480
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 71059
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 1217875
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 725315
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 39942
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 80817
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 4699980
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 17070
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
631, 565, 631, 631, 631, 489, 631, 494, 631, 399, 631, 228, 631, 94, 631, 38, 631, 32, 631, 32, 631, 32, 631, 19, 631, 32, 631, 11, 631, 19, 631, 11, 
shader 0 total_cycles, active_cycles, idle cycles = 2469681, 6611, 2463070 
shader 1 total_cycles, active_cycles, idle cycles = 2469681, 6810, 2462871 
shader 2 total_cycles, active_cycles, idle cycles = 2469681, 6481, 2463199 
shader 3 total_cycles, active_cycles, idle cycles = 2469681, 7672, 2462008 
shader 4 total_cycles, active_cycles, idle cycles = 2469681, 6035, 2463645 
shader 5 total_cycles, active_cycles, idle cycles = 2469681, 7652, 2462029 
shader 6 total_cycles, active_cycles, idle cycles = 2469681, 6923, 2462757 
shader 7 total_cycles, active_cycles, idle cycles = 2469681, 7828, 2461853 
shader 8 total_cycles, active_cycles, idle cycles = 2469681, 6821, 2462860 
shader 9 total_cycles, active_cycles, idle cycles = 2469681, 8008, 2461672 
shader 10 total_cycles, active_cycles, idle cycles = 2469681, 7376, 2462304 
shader 11 total_cycles, active_cycles, idle cycles = 2469681, 7782, 2461898 
shader 12 total_cycles, active_cycles, idle cycles = 2469681, 7022, 2462658 
shader 13 total_cycles, active_cycles, idle cycles = 2469681, 8372, 2461309 
shader 14 total_cycles, active_cycles, idle cycles = 2469681, 8079, 2461601 
shader 15 total_cycles, active_cycles, idle cycles = 2469681, 8578, 2461103 
shader 16 total_cycles, active_cycles, idle cycles = 2469681, 7108, 2462572 
shader 17 total_cycles, active_cycles, idle cycles = 2469681, 7709, 2461972 
shader 18 total_cycles, active_cycles, idle cycles = 2469681, 7784, 2461896 
shader 19 total_cycles, active_cycles, idle cycles = 2469681, 7909, 2461772 
shader 20 total_cycles, active_cycles, idle cycles = 2469681, 7641, 2462040 
shader 21 total_cycles, active_cycles, idle cycles = 2469681, 8020, 2461661 
shader 22 total_cycles, active_cycles, idle cycles = 2469681, 7285, 2462396 
shader 23 total_cycles, active_cycles, idle cycles = 2469681, 8462, 2461219 
shader 24 total_cycles, active_cycles, idle cycles = 2469681, 7694, 2461987 
shader 25 total_cycles, active_cycles, idle cycles = 2469681, 7747, 2461934 
shader 26 total_cycles, active_cycles, idle cycles = 2469681, 8293, 2461387 
shader 27 total_cycles, active_cycles, idle cycles = 2469681, 8529, 2461152 
shader 28 total_cycles, active_cycles, idle cycles = 2469681, 8159, 2461521 
shader 29 total_cycles, active_cycles, idle cycles = 2469681, 7336, 2462344 
shader 30 total_cycles, active_cycles, idle cycles = 2469681, 140000, 2329681 
shader 31 total_cycles, active_cycles, idle cycles = 2469681, 144158, 2325522 
shader 32 total_cycles, active_cycles, idle cycles = 2469681, 150387, 2319294 
shader 33 total_cycles, active_cycles, idle cycles = 2469681, 145798, 2323882 
shader 34 total_cycles, active_cycles, idle cycles = 2469681, 139835, 2329846 
shader 35 total_cycles, active_cycles, idle cycles = 2469681, 146684, 2322996 
shader 36 total_cycles, active_cycles, idle cycles = 2469681, 139875, 2329805 
shader 37 total_cycles, active_cycles, idle cycles = 2469681, 150246, 2319435 
shader 38 total_cycles, active_cycles, idle cycles = 2469681, 148903, 2320778 
shader 39 total_cycles, active_cycles, idle cycles = 2469681, 146442, 2323239 
shader 40 total_cycles, active_cycles, idle cycles = 2469681, 136070, 2333611 
shader 41 total_cycles, active_cycles, idle cycles = 2469681, 157757, 2311924 
shader 42 total_cycles, active_cycles, idle cycles = 2469681, 149455, 2320226 
shader 43 total_cycles, active_cycles, idle cycles = 2469681, 130326, 2339355 
shader 44 total_cycles, active_cycles, idle cycles = 2469681, 137693, 2331987 
shader 45 total_cycles, active_cycles, idle cycles = 2469681, 139740, 2329940 
shader 46 total_cycles, active_cycles, idle cycles = 2469681, 139910, 2329771 
shader 47 total_cycles, active_cycles, idle cycles = 2469681, 159020, 2310660 
shader 48 total_cycles, active_cycles, idle cycles = 2469681, 127942, 2341738 
shader 49 total_cycles, active_cycles, idle cycles = 2469681, 145200, 2324481 
shader 50 total_cycles, active_cycles, idle cycles = 2469681, 142099, 2327581 
shader 51 total_cycles, active_cycles, idle cycles = 2469681, 143986, 2325695 
shader 52 total_cycles, active_cycles, idle cycles = 2469681, 130368, 2339312 
shader 53 total_cycles, active_cycles, idle cycles = 2469681, 144402, 2325278 
shader 54 total_cycles, active_cycles, idle cycles = 2469681, 136586, 2333095 
shader 55 total_cycles, active_cycles, idle cycles = 2469681, 154115, 2315566 
shader 56 total_cycles, active_cycles, idle cycles = 2469681, 152820, 2316860 
shader 57 total_cycles, active_cycles, idle cycles = 2469681, 139265, 2330416 
shader 58 total_cycles, active_cycles, idle cycles = 2469681, 132826, 2336854 
shader 59 total_cycles, active_cycles, idle cycles = 2469681, 136567, 2333113 
warps_exctd_sm 0 = 544 
warps_exctd_sm 1 = 576 
warps_exctd_sm 2 = 512 
warps_exctd_sm 3 = 672 
warps_exctd_sm 4 = 480 
warps_exctd_sm 5 = 672 
warps_exctd_sm 6 = 544 
warps_exctd_sm 7 = 672 
warps_exctd_sm 8 = 544 
warps_exctd_sm 9 = 672 
warps_exctd_sm 10 = 640 
warps_exctd_sm 11 = 672 
warps_exctd_sm 12 = 608 
warps_exctd_sm 13 = 704 
warps_exctd_sm 14 = 672 
warps_exctd_sm 15 = 704 
warps_exctd_sm 16 = 608 
warps_exctd_sm 17 = 672 
warps_exctd_sm 18 = 672 
warps_exctd_sm 19 = 672 
warps_exctd_sm 20 = 672 
warps_exctd_sm 21 = 672 
warps_exctd_sm 22 = 608 
warps_exctd_sm 23 = 704 
warps_exctd_sm 24 = 640 
warps_exctd_sm 25 = 672 
warps_exctd_sm 26 = 736 
warps_exctd_sm 27 = 736 
warps_exctd_sm 28 = 704 
warps_exctd_sm 29 = 672 
warps_exctd_sm 30 = 19648 
warps_exctd_sm 31 = 19712 
warps_exctd_sm 32 = 20352 
warps_exctd_sm 33 = 19680 
warps_exctd_sm 34 = 19264 
warps_exctd_sm 35 = 19904 
warps_exctd_sm 36 = 19264 
warps_exctd_sm 37 = 20448 
warps_exctd_sm 38 = 20480 
warps_exctd_sm 39 = 19968 
warps_exctd_sm 40 = 18592 
warps_exctd_sm 41 = 21088 
warps_exctd_sm 42 = 20288 
warps_exctd_sm 43 = 17760 
warps_exctd_sm 44 = 19040 
warps_exctd_sm 45 = 19264 
warps_exctd_sm 46 = 19360 
warps_exctd_sm 47 = 21248 
warps_exctd_sm 48 = 17664 
warps_exctd_sm 49 = 19968 
warps_exctd_sm 50 = 19680 
warps_exctd_sm 51 = 19232 
warps_exctd_sm 52 = 18016 
warps_exctd_sm 53 = 19840 
warps_exctd_sm 54 = 18976 
warps_exctd_sm 55 = 20608 
warps_exctd_sm 56 = 20800 
warps_exctd_sm 57 = 18880 
warps_exctd_sm 58 = 18144 
warps_exctd_sm 59 = 18336 
gpgpu_n_tot_thrd_icount = 289031872
gpgpu_n_tot_w_icount = 9032246
gpgpu_n_stall_shd_mem = 88871666
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 2042904
gpgpu_n_mem_write_global = 39942
gpgpu_n_mem_texture = 725315
gpgpu_n_mem_const = 4116
gpgpu_n_load_insn  = 20623488
gpgpu_n_store_insn = 585504
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 9276192
gpgpu_n_const_mem_insn = 9861696
gpgpu_n_param_mem_insn = 3019776
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 71059
gpgpu_stall_shd_mem[c_mem][bk_conf] = 71059
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 75344455
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:137427753	W0_Idle:26461722	W0_Scoreboard:123439815	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:9032430
Warp Occupancy Distribution:
Stall:124409371	W0_Idle:22470362	W0_Scoreboard:845661	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:455466
Warp Occupancy Distribution:
Stall:13018382	W0_Idle:3991360	W0_Scoreboard:122594154	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:8576964
warp_utilization0: 0.030478
warp_utilization1: 0.003074
warp_utilization2: 0.057882
traffic_breakdown_coretomem[CONST_ACC_R] = 32928 {8:4116,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 4801048 {8:600131,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 3707280 {40:14103,72:5796,136:20043,}
traffic_breakdown_coretomem[GLOBAL_ATOMIC] = 58180744 {40:1435771,72:3162,136:3840,}
traffic_breakdown_coretomem[INST_ACC_R] = 20400 {8:2550,}
traffic_breakdown_coretomem[TEXTURE_ACC_R] = 5802520 {8:725315,}
traffic_breakdown_memtocore[CONST_ACC_R] = 296352 {72:4116,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 81617816 {136:600131,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 319536 {8:39942,}
traffic_breakdown_memtocore[GLOBAL_ATOMIC] = 58156632 {40:1435175,72:3162,136:3838,}
traffic_breakdown_memtocore[INST_ACC_R] = 346800 {136:2550,}
traffic_breakdown_memtocore[TEXTURE_ACC_R] = 98642840 {136:725315,}
maxmrqlatency = 904 
maxdqlatency = 0 
maxmflatency = 10057 
averagemflatency = 869 
averagemflatency_1 = 898 
averagemflatency_2= 838 
averagemrqlatency_1 = 65 
averagemrqlatency_2 = 71 
max_icnt2mem_latency = 9434 
max_icnt2sh_latency = 2469680 
mrq_lat_table:909048 	32810 	58415 	111079 	263081 	447620 	590749 	462563 	122864 	3534 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	23826 	24899 	30972 	150211 	510599 	1175051 	810019 	84123 	1951 	27 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	221812 	139900 	302578 	201271 	282200 	563332 	729817 	341944 	30754 	956 	16 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	1681402 	950726 	132927 	6584 	97 	0 	0 	0 	0 	0 	0 	0 	180 	768 	3490 	4438 	8876 	15490 	6700 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1 	10 	4748 	179 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        32        32        32        32        32        32        32        32        32        32         9         9        12        10        12        10 
dram[1]:        24        32        32        32        32        32        32        30        32        24        10        10        12        12         9        12 
dram[2]:        32        24        32        32        32        32        32        30        32        19         7         9         8         9        15        11 
dram[3]:        32        20        28        30        32        30        32        28        30        22         8         8         9        11        11         9 
dram[4]:        32        32        32        32        32        32        32        28        28        28        10         8        11        12        10        11 
dram[5]:        32        24        32        32        32        32        32        26        28        22         8        10         8        12         9        11 
maximum service time to same row:
dram[0]:      1247      1423      1295      1326      1201      1581      1270      1489      1602      1458      2180      2291      2175      2301      2487      2177 
dram[1]:      1071      1363      1481      1400      1448      1292      1409      1184      1341      1457      2449      2343      2589      2115      2439      2044 
dram[2]:      1409      1004      1281      1694      1156      1503      1330      1414      1651      1457      2269      2594      2391      2454      2235      2451 
dram[3]:      1576      1457      1232      1251      1381      1192      1369      1237      1374      1280      2372      2604      2338      2306      2371      2412 
dram[4]:      1327      1121      1477      1294      1349      1163      1303      1303      1156      1505      2269      2122      2269      2216      2276      2213 
dram[5]:      1348      1450      1194      1334      1118      1314      1421      1265      1140      1310      2029      2287      2082      2281      2285      2282 
average row accesses per activate:
dram[0]:  1.190926  1.161433  1.161990  1.164992  1.171061  1.156210  1.177038  1.170516  1.161437  1.143237  1.160631  1.159656  1.174740  1.156632  1.179380  1.163255 
dram[1]:  1.156340  1.157148  1.159654  1.159478  1.154361  1.158943  1.163239  1.165884  1.153349  1.149675  1.154061  1.155709  1.159518  1.161660  1.167625  1.174577 
dram[2]:  1.153715  1.170353  1.151607  1.173639  1.159370  1.217932  1.156913  1.192535  1.140838  1.147640  1.148628  1.158272  1.157975  1.175965  1.161518  1.194765 
dram[3]:  1.150141  1.155663  1.162342  1.161778  1.151029  1.161993  1.160241  1.175233  1.137821  1.146392  1.160818  1.159696  1.150220  1.155840  1.167952  1.182925 
dram[4]:  1.167107  1.161263  1.168404  1.161889  1.158377  1.165697  1.178319  1.164131  1.143881  1.140912  1.212829  1.153542  1.158663  1.158029  1.185247  1.181560 
dram[5]:  1.157429  1.163046  1.164634  1.164206  1.149446  1.159320  1.157675  1.175243  1.144407  1.149221  1.149149  1.154615  1.159499  1.158394  1.169512  1.187106 
average row locality = 3001763/2580431 = 1.163280
average row locality_1 = 2209492/1935892 = 1.141330
average row locality_2 = 792271/644539 = 1.229206
average row locality_3 = 0/0 = -nan
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:     21987     19504     19314     18409     21346     19658     21456     20391     21098     18827     19171     18397     19867     18103     20024     19054 
dram[1]:     19239     18105     19103     18076     19676     19608     20270     19999     19646     19041     17809     17718     18118     18087     19166     19098 
dram[2]:     19662     20869     18313     20071     20546     23763     20118     22365     19226     20086     18165     19319     18736     20401     18611     21097 
dram[3]:     17846     18651     18933     18887     19165     20466     19838     21179     18566     19076     18524     18024     18053     17876     19072     19785 
dram[4]:     20393     19168     20606     18733     20710     20567     21939     20289     19836     18765     22040     18298     19109     18163     20708     19894 
dram[5]:     18852     18651     19297     18930     19624     20082     19881     20878     19415     18937     18223     17393     18750     17674     18851     20043 
total reads: 1869353
bank skew: 23763/17393 = 1.37
chip skew: 321348/302759 = 1.06
number of total write accesses:
dram[0]:     13846     11526     11000     10111     12323     10859     12591     11687     13473     11311     12845     12098     13600     11826     12784     11810 
dram[1]:     11182     10120     10801      9799     10859     10878     11464     11298     12108     11534     11520     11444     11808     11807     11920     11811 
dram[2]:     11562     12678     10059     11552     11681     14726     11453     13516     11685     12546     11859     13013     12463     14083     11393     13777 
dram[3]:      9924     10653     10631     10463     10474     11655     11101     12343     11032     11590     12240     11757     11766     11554     11818     12484 
dram[4]:     12321     11134     12114     10372     11802     11697     13083     11544     12255     11314     15736     12024     12815     11870     13420     12593 
dram[5]:     10947     10581     10973     10557     10780     11295     11130     12125     11817     11453     11944     11141     12473     11361     11562     12699 
total reads: 1132506
bank skew: 15736/9799 = 1.61
chip skew: 198046/180353 = 1.10
average mf latency per bank:
dram[0]:        955       868      1017       960       932       879       812       752       717       639       690       620       726       654       840       758
dram[1]:        806       855       872       947       837       853       710       741       605       625       570       585       592       616       691       723
dram[2]:        912      1227      1021      1288       933      1888       795      1081       681       931       662       906       693       977       818      1112
dram[3]:        844       815       905       889       847       845       710       705       600       597       570       574       597       610       711       730
dram[4]:       1076       911      1112       983      1058       927       907       780       797       666       868       653       806       694       924       827
dram[5]:        818       846       888       914       822       849       713       744       610       616       580       586       614       628       712       742
maximum mf latency per bank:
dram[0]:       6708      6653      8333      6919      9657      7104      9111      5389      6515      7270      7856      6918      6867      9588      7463      6175
dram[1]:       6441      6736      7870      6042      6931      7684      6645      6978      6191      6753      6870      6709      9590      8143      8657      6335
dram[2]:       9026      9295      7236      7403      8259      7978     10057      7705      7023      6814      8006      7018      6146      7989      6687      6002
dram[3]:       8510      6557      7401      6393      8890      8869      6191      6832      5674      5427      7167      7435      5610      5709      6859      5563
dram[4]:       5601      5876      8275      5898      9430      5662      4932      5305      6918      7664      7111      8463      8075      7473      8658      8139
dram[5]:       7154      7930      8894      7237      9480      7413      8553      7037      6459      5590      8399      8386      8874      8582      5144      6743
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3259978 n_nop=1366371 n_act=437558 n_pre=437546 n_req=320943 n_req_1=188448 n_req_2=132495 n_req_3=0 n_rd=633191 n_write=385312 bw_util=0.3925 bw_util_1=0.2312 bw_util_2=0.1613 bw_util_3=0 blp=10.434023 blp_1= 3.845767 blp_2= 2.775539 blp_3= -nan
 n_activity=3253268 dram_eff=0.3933 dram_eff_1=0.2317 dram_eff_2=0.1617 dram_eff_3=0
bk0: 43970a 1086877i bk1: 39008a 1294274i bk2: 38628a 1319570i bk3: 36814a 1394335i bk4: 42692a 1037881i bk5: 39316a 1195050i bk6: 42910a 943575i bk7: 40780a 1013192i bk8: 42192a 1113562i bk9: 37654a 1322300i bk10: 38342a 1146545i bk11: 36794a 1196750i bk12: 39734a 980195i bk13: 36206a 1165978i bk14: 40048a 979216i bk15: 38103a 1073659i 
bw_dist = 0.231	0.161	0.000	0.605	0.002
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=14.5612
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3259978 n_nop=1462550 n_act=416645 n_pre=416633 n_req=306968 n_req_1=175136 n_req_2=131832 n_req_3=0 n_rd=605494 n_write=358656 bw_util=0.3754 bw_util_1=0.2149 bw_util_2=0.1605 bw_util_3=0 blp=9.738276 blp_1= 3.679048 blp_2= 2.739254 blp_3= -nan
 n_activity=3228129 dram_eff=0.3791 dram_eff_1=0.217 dram_eff_2=0.1621 dram_eff_3=0
bk0: 38478a 1430619i bk1: 36210a 1520043i bk2: 38206a 1403161i bk3: 36152a 1492116i bk4: 39348a 1294654i bk5: 39214a 1264278i bk6: 40536a 1151640i bk7: 39996a 1140967i bk8: 39292a 1331302i bk9: 38076a 1347892i bk10: 35616a 1371655i bk11: 35436a 1350153i bk12: 36236a 1262620i bk13: 36174a 1236117i bk14: 38328a 1169809i bk15: 38196a 1150480i 
bw_dist = 0.215	0.161	0.000	0.615	0.010
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=12.5106
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3259978 n_nop=1333474 n_act=444935 n_pre=444924 n_req=325663 n_req_1=192824 n_req_2=132839 n_req_3=0 n_rd=642658 n_write=393987 bw_util=0.3983 bw_util_1=0.2366 bw_util_2=0.1617 bw_util_3=0 blp=10.678708 blp_1= 3.884502 blp_2= 2.797884 blp_3= -nan
 n_activity=3256811 dram_eff=0.3987 dram_eff_1=0.2368 dram_eff_2=0.1619 dram_eff_3=0
bk0: 39320a 1320822i bk1: 41736a 1139631i bk2: 36624a 1415809i bk3: 40134a 1192502i bk4: 41092a 1105118i bk5: 47516a 691566i bk6: 40234a 1045905i bk7: 44730a 744443i bk8: 38450a 1320399i bk9: 40170a 1170050i bk10: 36330a 1262540i bk11: 38636a 1081049i bk12: 37470a 1118506i bk13: 40802a 853890i bk14: 37220a 1139987i bk15: 42194a 793433i 
bw_dist = 0.237	0.162	0.000	0.601	0.001
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=15.4229
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3259978 n_nop=1453581 n_act=418824 n_pre=418808 n_req=308115 n_req_1=176267 n_req_2=131848 n_req_3=0 n_rd=607850 n_write=360915 bw_util=0.3768 bw_util_1=0.2163 bw_util_2=0.1605 bw_util_3=0 blp=9.782481 blp_1= 3.687847 blp_2= 2.725677 blp_3= -nan
 n_activity=3232425 dram_eff=0.38 dram_eff_1=0.2181 dram_eff_2=0.1619 dram_eff_3=0
bk0: 35690a 1590045i bk1: 37300a 1460969i bk2: 37864a 1424824i bk3: 37772a 1402920i bk4: 38328a 1343215i bk5: 40926a 1156752i bk6: 39676a 1197609i bk7: 42356a 1010397i bk8: 37130a 1439619i bk9: 38152a 1345537i bk10: 37046a 1272407i bk11: 36046a 1312235i bk12: 36100a 1270412i bk13: 35750a 1257973i bk14: 38144a 1164862i bk15: 39570a 1066423i 
bw_dist = 0.216	0.161	0.000	0.615	0.008
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=12.6938
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3259978 n_nop=1348243 n_act=441598 n_pre=441583 n_req=323508 n_req_1=190842 n_req_2=132666 n_req_3=0 n_rd=638408 n_write=390146 bw_util=0.3957 bw_util_1=0.2341 bw_util_2=0.1615 bw_util_3=0 blp=10.582830 blp_1= 3.879770 blp_2= 2.791396 blp_3= -nan
 n_activity=3255277 dram_eff=0.3963 dram_eff_1=0.2345 dram_eff_2=0.1618 dram_eff_3=0
bk0: 40786a 1239681i bk1: 38336a 1339009i bk2: 41210a 1174261i bk3: 37462a 1350431i bk4: 41420a 1088295i bk5: 41132a 1062721i bk6: 43878a 858672i bk7: 40576a 1014057i bk8: 39668a 1254082i bk9: 37530a 1324012i bk10: 44080a 799004i bk11: 36596a 1189597i bk12: 38210a 1063969i bk13: 36320a 1153914i bk14: 41416a 877931i bk15: 39788a 951981i 
bw_dist = 0.234	0.162	0.000	0.603	0.001
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=15.0874
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3259978 n_nop=1443720 n_act=420843 n_pre=420831 n_req=309634 n_req_1=177624 n_req_2=132010 n_req_3=0 n_rd=610926 n_write=363658 bw_util=0.3787 bw_util_1=0.2179 bw_util_2=0.1607 bw_util_3=0 blp=9.867572 blp_1= 3.711907 blp_2= 2.738152 blp_3= -nan
 n_activity=3235830 dram_eff=0.3815 dram_eff_1=0.2195 dram_eff_2=0.1619 dram_eff_3=0
bk0: 37700a 1462267i bk1: 37300a 1454687i bk2: 38594a 1362164i bk3: 37858a 1373049i bk4: 39248a 1289635i bk5: 40164a 1195488i bk6: 39756a 1178536i bk7: 41754a 1029826i bk8: 38830a 1351202i bk9: 37874a 1348004i bk10: 36440a 1295639i bk11: 34786a 1372750i bk12: 37500a 1175348i bk13: 35344a 1282276i bk14: 37698a 1201241i bk15: 40080a 1019007i 
bw_dist = 0.218	0.161	0.000	0.614	0.007
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=12.8968

========= L2 cache stats =========
L2_cache_bank[0]: Access = 243068, Miss = 164274, Miss_rate = 0.676, Pending_hits = 3583, Reservation_fails = 131177
L2_cache_bank[1]: Access = 226452, Miss = 152363, Miss_rate = 0.673, Pending_hits = 2583, Reservation_fails = 67870
L2_cache_bank[2]: Access = 231086, Miss = 153029, Miss_rate = 0.662, Pending_hits = 2402, Reservation_fails = 65743
L2_cache_bank[3]: Access = 225324, Miss = 149743, Miss_rate = 0.665, Pending_hits = 2162, Reservation_fails = 58209
L2_cache_bank[4]: Access = 227843, Miss = 153385, Miss_rate = 0.673, Pending_hits = 2693, Reservation_fails = 54274
L2_cache_bank[5]: Access = 262732, Miss = 167980, Miss_rate = 0.639, Pending_hits = 3705, Reservation_fails = 181018
L2_cache_bank[6]: Access = 226500, Miss = 150006, Miss_rate = 0.662, Pending_hits = 2316, Reservation_fails = 48155
L2_cache_bank[7]: Access = 234243, Miss = 153953, Miss_rate = 0.657, Pending_hits = 2521, Reservation_fails = 64597
L2_cache_bank[8]: Access = 243697, Miss = 165358, Miss_rate = 0.679, Pending_hits = 3698, Reservation_fails = 142879
L2_cache_bank[9]: Access = 231272, Miss = 153894, Miss_rate = 0.665, Pending_hits = 2877, Reservation_fails = 69598
L2_cache_bank[10]: Access = 229444, Miss = 152902, Miss_rate = 0.666, Pending_hits = 2448, Reservation_fails = 52916
L2_cache_bank[11]: Access = 232791, Miss = 152590, Miss_rate = 0.655, Pending_hits = 2673, Reservation_fails = 69797
Cache L2_bank_000:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 243068, Miss = 164274 (0.676), PendingHit = 3583 (0.0147)
Cache L2_bank_001:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 226452, Miss = 152363 (0.673), PendingHit = 2583 (0.0114)
Cache L2_bank_002:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 231086, Miss = 153029 (0.662), PendingHit = 2402 (0.0104)
Cache L2_bank_003:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 225324, Miss = 149743 (0.665), PendingHit = 2162 (0.0096)
Cache L2_bank_004:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 227843, Miss = 153385 (0.673), PendingHit = 2693 (0.0118)
Cache L2_bank_005:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 262732, Miss = 167980 (0.639), PendingHit = 3705 (0.0141)
Cache L2_bank_006:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 226500, Miss = 150006 (0.662), PendingHit = 2316 (0.0102)
Cache L2_bank_007:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 234243, Miss = 153953 (0.657), PendingHit = 2521 (0.0108)
Cache L2_bank_008:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 243697, Miss = 165358 (0.679), PendingHit = 3698 (0.0152)
Cache L2_bank_009:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 231272, Miss = 153894 (0.665), PendingHit = 2877 (0.0124)
Cache L2_bank_010:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 229444, Miss = 152902 (0.666), PendingHit = 2448 (0.0107)
Cache L2_bank_011:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 232791, Miss = 152590 (0.655), PendingHit = 2673 (0.0115)
L2 Cache Total Miss Rate = 0.664
Stream 1: L2 Cache Miss Rate = 0.762
Stream 2: L2 Cache Miss Rate = 0.561
Stream 1: Accesses  = 1444620
Stream 1: Misses  = 1101265
Stream 2: Accesses  = 1369832
Stream 2: Misses  = 768212
Stream 1+2: Accesses  = 2814452
Stream 1+2: Misses  = 1869477
Total Accesses  = 2814452
MPKI-CORES
CORE_L2MPKI_0	68.276
CORE_L2MPKI_1	74.851
CORE_L2MPKI_2	67.885
CORE_L2MPKI_3	74.723
CORE_L2MPKI_4	70.785
CORE_L2MPKI_5	75.797
CORE_L2MPKI_6	72.044
CORE_L2MPKI_7	75.552
CORE_L2MPKI_8	72.215
CORE_L2MPKI_9	76.412
CORE_L2MPKI_10	74.234
CORE_L2MPKI_11	77.071
CORE_L2MPKI_12	76.547
CORE_L2MPKI_13	77.883
CORE_L2MPKI_14	75.866
CORE_L2MPKI_15	78.184
CORE_L2MPKI_16	75.317
CORE_L2MPKI_17	77.935
CORE_L2MPKI_18	75.920
CORE_L2MPKI_19	78.615
CORE_L2MPKI_20	76.354
CORE_L2MPKI_21	77.893
CORE_L2MPKI_22	75.815
CORE_L2MPKI_23	78.844
CORE_L2MPKI_24	75.735
CORE_L2MPKI_25	79.535
CORE_L2MPKI_26	77.971
CORE_L2MPKI_27	78.586
CORE_L2MPKI_28	75.624
CORE_L2MPKI_29	77.155
CORE_L2MPKI_30	2.857
CORE_L2MPKI_31	2.832
CORE_L2MPKI_32	2.727
CORE_L2MPKI_33	2.815
CORE_L2MPKI_34	2.803
CORE_L2MPKI_35	2.810
CORE_L2MPKI_36	2.856
CORE_L2MPKI_37	2.790
CORE_L2MPKI_38	2.742
CORE_L2MPKI_39	2.726
CORE_L2MPKI_40	2.950
CORE_L2MPKI_41	2.812
CORE_L2MPKI_42	2.764
CORE_L2MPKI_43	3.030
CORE_L2MPKI_44	2.842
CORE_L2MPKI_45	2.809
CORE_L2MPKI_46	2.847
CORE_L2MPKI_47	2.703
CORE_L2MPKI_48	2.972
CORE_L2MPKI_49	2.806
CORE_L2MPKI_50	2.811
CORE_L2MPKI_51	2.879
CORE_L2MPKI_52	2.920
CORE_L2MPKI_53	2.753
CORE_L2MPKI_54	2.904
CORE_L2MPKI_55	2.816
CORE_L2MPKI_56	2.690
CORE_L2MPKI_57	2.840
CORE_L2MPKI_58	2.894
CORE_L2MPKI_59	2.980
Avg_MPKI_Stream1= 75.654
Avg_MPKI_Stream2= 2.833
MISSES-CORES
CORE_MISSES_0	28772
CORE_MISSES_1	32501
CORE_MISSES_2	28051
CORE_MISSES_3	36551
CORE_MISSES_4	27229
CORE_MISSES_5	36972
CORE_MISSES_6	31801
CORE_MISSES_7	37706
CORE_MISSES_8	31405
CORE_MISSES_9	39018
CORE_MISSES_10	34908
CORE_MISSES_11	38242
CORE_MISSES_12	34266
CORE_MISSES_13	41576
CORE_MISSES_14	39091
CORE_MISSES_15	42767
CORE_MISSES_16	34130
CORE_MISSES_17	38304
CORE_MISSES_18	37676
CORE_MISSES_19	39647
CORE_MISSES_20	37195
CORE_MISSES_21	39839
CORE_MISSES_22	35217
CORE_MISSES_23	42543
CORE_MISSES_24	37150
CORE_MISSES_25	39289
CORE_MISSES_26	41236
CORE_MISSES_27	42743
CORE_MISSES_28	39351
CORE_MISSES_29	36089
CORE_MISSES_30	25321
CORE_MISSES_31	25852
CORE_MISSES_32	25970
CORE_MISSES_33	25994
CORE_MISSES_34	24815
CORE_MISSES_35	26099
CORE_MISSES_36	25291
CORE_MISSES_37	26541
CORE_MISSES_38	25847
CORE_MISSES_39	25275
CORE_MISSES_40	25416
CORE_MISSES_41	28098
CORE_MISSES_42	26154
CORE_MISSES_43	25007
CORE_MISSES_44	24777
CORE_MISSES_45	24855
CORE_MISSES_46	25216
CORE_MISSES_47	27221
CORE_MISSES_48	24074
CORE_MISSES_49	25796
CORE_MISSES_50	25289
CORE_MISSES_51	26251
CORE_MISSES_52	24098
CORE_MISSES_53	25174
CORE_MISSES_54	25113
CORE_MISSES_55	27487
CORE_MISSES_56	26033
CORE_MISSES_57	25042
CORE_MISSES_58	24337
CORE_MISSES_59	25769
L2_MISSES = 1869477
L2_total_cache_accesses = 2814452
L2_total_cache_misses = 1869477
L2_total_cache_miss_rate = 0.6642
L2_total_cache_pending_hits = 33661
L2_total_cache_reservation_fails = 1006233
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 329834
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 13376
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1699319
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 905691
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 3244
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 338
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 534
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4733
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 561546
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 17732
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 146037
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 75678
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 14464
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 2054
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 23424
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 12020
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 2226
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 161
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 163
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 8111
L2_cache_data_port_util = 0.237
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=9591296
icnt_total_pkts_simt_to_mem=4378149
statistics from finished app 2
-------------------------------------------------
gpu_ipc_1 =       4.9024
gpu_ipc_2 =     110.3107
gpu_tot_sim_cycle_stream_1 = 2759626
gpu_tot_sim_cycle_stream_2 = 2759607
gpu_sim_insn_1 = 13528672
gpu_sim_insn_2 = 304414048
gpu_sim_cycle = 2759627
gpu_sim_insn = 317942720
gpu_ipc =     115.2122
gpu_tot_sim_cycle = 2759627
gpu_tot_sim_insn = 317942720
gpu_tot_ipc =     115.2122
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 9784447
gpu_stall_icnt2sh    = 2902477
gpu_total_sim_rate=97052

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 5242563
	L1I_total_cache_misses = 18650
	L1I_total_cache_miss_rate = 0.0036
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 72, Miss = 72, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 549
	L1D_cache_core[1]: Access = 72, Miss = 72, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 747
	L1D_cache_core[2]: Access = 68, Miss = 68, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 687
	L1D_cache_core[3]: Access = 76, Miss = 76, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 394
	L1D_cache_core[4]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 638
	L1D_cache_core[5]: Access = 76, Miss = 76, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 678
	L1D_cache_core[6]: Access = 72, Miss = 72, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 719
	L1D_cache_core[7]: Access = 72, Miss = 72, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 787
	L1D_cache_core[8]: Access = 72, Miss = 72, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 730
	L1D_cache_core[9]: Access = 76, Miss = 76, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 799
	L1D_cache_core[10]: Access = 76, Miss = 76, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 887
	L1D_cache_core[11]: Access = 76, Miss = 76, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 732
	L1D_cache_core[12]: Access = 72, Miss = 72, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 762
	L1D_cache_core[13]: Access = 76, Miss = 76, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 855
	L1D_cache_core[14]: Access = 76, Miss = 76, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 882
	L1D_cache_core[15]: Access = 76, Miss = 76, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 711
	L1D_cache_core[16]: Access = 72, Miss = 72, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 912
	L1D_cache_core[17]: Access = 76, Miss = 76, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 798
	L1D_cache_core[18]: Access = 76, Miss = 76, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 818
	L1D_cache_core[19]: Access = 76, Miss = 76, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1000
	L1D_cache_core[20]: Access = 76, Miss = 76, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 869
	L1D_cache_core[21]: Access = 76, Miss = 76, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 912
	L1D_cache_core[22]: Access = 76, Miss = 76, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 910
	L1D_cache_core[23]: Access = 76, Miss = 76, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 945
	L1D_cache_core[24]: Access = 76, Miss = 76, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 905
	L1D_cache_core[25]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1027
	L1D_cache_core[26]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 856
	L1D_cache_core[27]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 918
	L1D_cache_core[28]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 935
	L1D_cache_core[29]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 913
	L1D_cache_core[30]: Access = 23267, Miss = 23267, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 54698
	L1D_cache_core[31]: Access = 23933, Miss = 23933, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 55403
	L1D_cache_core[32]: Access = 24451, Miss = 24451, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 41447
	L1D_cache_core[33]: Access = 24499, Miss = 24499, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 39378
	L1D_cache_core[34]: Access = 23198, Miss = 23198, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 55327
	L1D_cache_core[35]: Access = 24501, Miss = 24501, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 39384
	L1D_cache_core[36]: Access = 23293, Miss = 23293, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 60810
	L1D_cache_core[37]: Access = 24809, Miss = 24809, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 39420
	L1D_cache_core[38]: Access = 23642, Miss = 23642, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 45966
	L1D_cache_core[39]: Access = 24697, Miss = 24697, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 41962
	L1D_cache_core[40]: Access = 21623, Miss = 21623, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 68854
	L1D_cache_core[41]: Access = 25896, Miss = 25896, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 39226
	L1D_cache_core[42]: Access = 23777, Miss = 23777, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 35431
	L1D_cache_core[43]: Access = 22321, Miss = 22321, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 69134
	L1D_cache_core[44]: Access = 22296, Miss = 22296, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 49200
	L1D_cache_core[45]: Access = 23361, Miss = 23361, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 49943
	L1D_cache_core[46]: Access = 22882, Miss = 22882, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 47084
	L1D_cache_core[47]: Access = 26441, Miss = 26441, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 23585
	L1D_cache_core[48]: Access = 21637, Miss = 21637, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 62302
	L1D_cache_core[49]: Access = 24124, Miss = 24124, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 47354
	L1D_cache_core[50]: Access = 23643, Miss = 23643, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 59970
	L1D_cache_core[51]: Access = 24019, Miss = 24019, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 36741
	L1D_cache_core[52]: Access = 21688, Miss = 21688, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 62654
	L1D_cache_core[53]: Access = 23934, Miss = 23934, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 46459
	L1D_cache_core[54]: Access = 22266, Miss = 22266, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 58458
	L1D_cache_core[55]: Access = 25810, Miss = 25810, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 30884
	L1D_cache_core[56]: Access = 25154, Miss = 25154, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 39406
	L1D_cache_core[57]: Access = 23160, Miss = 23160, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 54690
	L1D_cache_core[58]: Access = 21826, Miss = 21826, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 59664
	L1D_cache_core[59]: Access = 22742, Miss = 22742, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 46787
	L1D_total_cache_accesses = 711062
	L1D_total_cache_misses = 711062
	L1D_total_cache_miss_rate = 1.0000
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 1485896
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.004
L1C_cache:
	L1C_total_cache_accesses = 447113
	L1C_total_cache_misses = 6593
	L1C_total_cache_miss_rate = 0.0147
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 71059
L1T_cache:
	L1T_total_cache_accesses = 2159100
	L1T_total_cache_misses = 805937
	L1T_total_cache_miss_rate = 0.3733
	L1T_total_cache_pending_hits = 1353163
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 666682
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 1394540
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 440520
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 6593
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 71059
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 1353163
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 805937
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 44380
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 91356
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 5223913
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 18650
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
835, 631, 821, 631, 740, 631, 726, 631, 631, 621, 631, 456, 631, 356, 631, 113, 631, 146, 631, 32, 631, 32, 631, 19, 631, 32, 631, 11, 631, 19, 631, 11, 
shader 0 total_cycles, active_cycles, idle cycles = 2759627, 7533, 2752094 
shader 1 total_cycles, active_cycles, idle cycles = 2759627, 7825, 2751802 
shader 2 total_cycles, active_cycles, idle cycles = 2759627, 7329, 2752298 
shader 3 total_cycles, active_cycles, idle cycles = 2759627, 8640, 2750986 
shader 4 total_cycles, active_cycles, idle cycles = 2759627, 6918, 2752708 
shader 5 total_cycles, active_cycles, idle cycles = 2759627, 8488, 2751138 
shader 6 total_cycles, active_cycles, idle cycles = 2759627, 7892, 2751734 
shader 7 total_cycles, active_cycles, idle cycles = 2759627, 8639, 2750987 
shader 8 total_cycles, active_cycles, idle cycles = 2759627, 7759, 2751867 
shader 9 total_cycles, active_cycles, idle cycles = 2759627, 8898, 2750728 
shader 10 total_cycles, active_cycles, idle cycles = 2759627, 8297, 2751330 
shader 11 total_cycles, active_cycles, idle cycles = 2759627, 8715, 2750911 
shader 12 total_cycles, active_cycles, idle cycles = 2759627, 7883, 2751743 
shader 13 total_cycles, active_cycles, idle cycles = 2759627, 9233, 2750394 
shader 14 total_cycles, active_cycles, idle cycles = 2759627, 9003, 2750623 
shader 15 total_cycles, active_cycles, idle cycles = 2759627, 9407, 2750220 
shader 16 total_cycles, active_cycles, idle cycles = 2759627, 8031, 2751596 
shader 17 total_cycles, active_cycles, idle cycles = 2759627, 8449, 2751178 
shader 18 total_cycles, active_cycles, idle cycles = 2759627, 8695, 2750932 
shader 19 total_cycles, active_cycles, idle cycles = 2759627, 8820, 2750807 
shader 20 total_cycles, active_cycles, idle cycles = 2759627, 8622, 2751004 
shader 21 total_cycles, active_cycles, idle cycles = 2759627, 8813, 2750813 
shader 22 total_cycles, active_cycles, idle cycles = 2759627, 8181, 2751446 
shader 23 total_cycles, active_cycles, idle cycles = 2759627, 9312, 2750314 
shader 24 total_cycles, active_cycles, idle cycles = 2759627, 8632, 2750994 
shader 25 total_cycles, active_cycles, idle cycles = 2759627, 8574, 2751052 
shader 26 total_cycles, active_cycles, idle cycles = 2759627, 9258, 2750368 
shader 27 total_cycles, active_cycles, idle cycles = 2759627, 9442, 2750184 
shader 28 total_cycles, active_cycles, idle cycles = 2759627, 9064, 2750562 
shader 29 total_cycles, active_cycles, idle cycles = 2759627, 8256, 2751371 
shader 30 total_cycles, active_cycles, idle cycles = 2759627, 156515, 2603112 
shader 31 total_cycles, active_cycles, idle cycles = 2759627, 161288, 2598339 
shader 32 total_cycles, active_cycles, idle cycles = 2759627, 164692, 2594935 
shader 33 total_cycles, active_cycles, idle cycles = 2759627, 164704, 2594922 
shader 34 total_cycles, active_cycles, idle cycles = 2759627, 155802, 2603824 
shader 35 total_cycles, active_cycles, idle cycles = 2759627, 165212, 2594415 
shader 36 total_cycles, active_cycles, idle cycles = 2759627, 155823, 2603804 
shader 37 total_cycles, active_cycles, idle cycles = 2759627, 167125, 2592501 
shader 38 total_cycles, active_cycles, idle cycles = 2759627, 158695, 2600931 
shader 39 total_cycles, active_cycles, idle cycles = 2759627, 166037, 2593590 
shader 40 total_cycles, active_cycles, idle cycles = 2759627, 145192, 2614434 
shader 41 total_cycles, active_cycles, idle cycles = 2759627, 173859, 2585767 
shader 42 total_cycles, active_cycles, idle cycles = 2759627, 160227, 2599400 
shader 43 total_cycles, active_cycles, idle cycles = 2759627, 149239, 2610388 
shader 44 total_cycles, active_cycles, idle cycles = 2759627, 150351, 2609276 
shader 45 total_cycles, active_cycles, idle cycles = 2759627, 156620, 2603007 
shader 46 total_cycles, active_cycles, idle cycles = 2759627, 153925, 2605701 
shader 47 total_cycles, active_cycles, idle cycles = 2759627, 177642, 2581984 
shader 48 total_cycles, active_cycles, idle cycles = 2759627, 144862, 2614764 
shader 49 total_cycles, active_cycles, idle cycles = 2759627, 162688, 2596939 
shader 50 total_cycles, active_cycles, idle cycles = 2759627, 159019, 2600607 
shader 51 total_cycles, active_cycles, idle cycles = 2759627, 161486, 2598141 
shader 52 total_cycles, active_cycles, idle cycles = 2759627, 145890, 2613737 
shader 53 total_cycles, active_cycles, idle cycles = 2759627, 160566, 2599061 
shader 54 total_cycles, active_cycles, idle cycles = 2759627, 149938, 2609689 
shader 55 total_cycles, active_cycles, idle cycles = 2759627, 173602, 2586025 
shader 56 total_cycles, active_cycles, idle cycles = 2759627, 169132, 2590494 
shader 57 total_cycles, active_cycles, idle cycles = 2759627, 155901, 2603726 
shader 58 total_cycles, active_cycles, idle cycles = 2759627, 146685, 2612942 
shader 59 total_cycles, active_cycles, idle cycles = 2759627, 152257, 2607369 
warps_exctd_sm 0 = 640 
warps_exctd_sm 1 = 640 
warps_exctd_sm 2 = 608 
warps_exctd_sm 3 = 704 
warps_exctd_sm 4 = 512 
warps_exctd_sm 5 = 704 
warps_exctd_sm 6 = 672 
warps_exctd_sm 7 = 704 
warps_exctd_sm 8 = 672 
warps_exctd_sm 9 = 736 
warps_exctd_sm 10 = 704 
warps_exctd_sm 11 = 704 
warps_exctd_sm 12 = 672 
warps_exctd_sm 13 = 800 
warps_exctd_sm 14 = 704 
warps_exctd_sm 15 = 864 
warps_exctd_sm 16 = 672 
warps_exctd_sm 17 = 704 
warps_exctd_sm 18 = 704 
warps_exctd_sm 19 = 704 
warps_exctd_sm 20 = 704 
warps_exctd_sm 21 = 704 
warps_exctd_sm 22 = 704 
warps_exctd_sm 23 = 768 
warps_exctd_sm 24 = 736 
warps_exctd_sm 25 = 736 
warps_exctd_sm 26 = 800 
warps_exctd_sm 27 = 832 
warps_exctd_sm 28 = 800 
warps_exctd_sm 29 = 672 
warps_exctd_sm 30 = 21952 
warps_exctd_sm 31 = 22048 
warps_exctd_sm 32 = 22304 
warps_exctd_sm 33 = 22176 
warps_exctd_sm 34 = 21472 
warps_exctd_sm 35 = 22336 
warps_exctd_sm 36 = 21504 
warps_exctd_sm 37 = 22752 
warps_exctd_sm 38 = 21984 
warps_exctd_sm 39 = 22528 
warps_exctd_sm 40 = 19872 
warps_exctd_sm 41 = 23296 
warps_exctd_sm 42 = 21888 
warps_exctd_sm 43 = 20288 
warps_exctd_sm 44 = 20928 
warps_exctd_sm 45 = 21568 
warps_exctd_sm 46 = 21408 
warps_exctd_sm 47 = 23680 
warps_exctd_sm 48 = 19968 
warps_exctd_sm 49 = 22400 
warps_exctd_sm 50 = 21984 
warps_exctd_sm 51 = 21472 
warps_exctd_sm 52 = 20160 
warps_exctd_sm 53 = 22080 
warps_exctd_sm 54 = 20768 
warps_exctd_sm 55 = 23168 
warps_exctd_sm 56 = 23040 
warps_exctd_sm 57 = 21120 
warps_exctd_sm 58 = 19968 
warps_exctd_sm 59 = 20448 
gpgpu_n_tot_thrd_icount = 321248320
gpgpu_n_tot_w_icount = 10039010
gpgpu_n_stall_shd_mem = 99327691
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 2285659
gpgpu_n_mem_write_global = 44380
gpgpu_n_mem_texture = 805937
gpgpu_n_mem_const = 4198
gpgpu_n_load_insn  = 22928768
gpgpu_n_store_insn = 650560
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 10306880
gpgpu_n_const_mem_insn = 10957440
gpgpu_n_param_mem_insn = 3350176
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 71059
gpgpu_stall_shd_mem[c_mem][bk_conf] = 71059
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 84188238
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:151212750	W0_Idle:31620275	W0_Scoreboard:138283021	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:10039194
Warp Occupancy Distribution:
Stall:136604712	W0_Idle:27256579	W0_Scoreboard:1207095	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:509234
Warp Occupancy Distribution:
Stall:14608038	W0_Idle:4363696	W0_Scoreboard:137075926	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:9529960
warp_utilization0: 0.030316
warp_utilization1: 0.003076
warp_utilization2: 0.057556
traffic_breakdown_coretomem[CONST_ACC_R] = 33584 {8:4198,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 5333456 {8:666682,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 4119200 {40:15670,72:6440,136:22270,}
traffic_breakdown_coretomem[GLOBAL_ATOMIC] = 65264968 {40:1611448,72:3389,136:4140,}
traffic_breakdown_coretomem[INST_ACC_R] = 22560 {8:2820,}
traffic_breakdown_coretomem[TEXTURE_ACC_R] = 6447496 {8:805937,}
traffic_breakdown_memtocore[CONST_ACC_R] = 302256 {72:4198,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 90668480 {136:666680,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 355040 {8:44380,}
traffic_breakdown_memtocore[GLOBAL_ATOMIC] = 65240400 {40:1610839,72:3388,136:4139,}
traffic_breakdown_memtocore[INST_ACC_R] = 383520 {136:2820,}
traffic_breakdown_memtocore[TEXTURE_ACC_R] = 109607432 {136:805937,}
maxmrqlatency = 939 
maxdqlatency = 0 
maxmflatency = 10057 
averagemflatency = 873 
averagemflatency_1 = 900 
averagemflatency_2= 844 
averagemrqlatency_1 = 66 
averagemrqlatency_2 = 71 
max_icnt2mem_latency = 9434 
max_icnt2sh_latency = 2759626 
mrq_lat_table:1014472 	36636 	65396 	124203 	294514 	501973 	663073 	519016 	138460 	4018 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	25799 	27084 	33885 	165743 	560482 	1315185 	916424 	92809 	2118 	30 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	241134 	153581 	333686 	226624 	317222 	634120 	820796 	381086 	33403 	1072 	18 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	1890557 	1052234 	145072 	7211 	105 	0 	0 	0 	0 	0 	0 	0 	180 	768 	3490 	4438 	8876 	15490 	11138 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1 	11 	5303 	203 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        32        32        32        32        32        32        32        32        32        32         9         9        12        10        12        10 
dram[1]:        24        32        32        32        32        32        32        30        32        24        10        10        12        12         9        12 
dram[2]:        32        24        32        32        32        32        32        30        32        19         8         9         8         9        15        11 
dram[3]:        32        20        28        30        32        30        32        28        30        22         8         8         9        11        11        11 
dram[4]:        32        32        32        32        32        32        32        28        28        28        10         8        11        12        10        11 
dram[5]:        32        24        32        32        32        32        32        26        28        22         9        10         8        12        10        11 
maximum service time to same row:
dram[0]:      1247      1423      1295      1326      1201      1581      1270      1489      1602      1458      2180      2291      2175      2301      2487      2177 
dram[1]:      1071      1363      1481      1400      1448      1292      1409      1184      1341      1457      2449      2343      2589      2115      2439      2044 
dram[2]:      1409      1004      1281      1694      1156      1503      1330      1414      1651      1457      2269      2594      2391      2454      2235      2451 
dram[3]:      1576      1457      1232      1251      1381      1192      1369      1237      1374      1280      2372      2604      2338      2306      2371      2412 
dram[4]:      1327      1121      1477      1294      1349      1163      1303      1303      1156      1505      2269      2122      2269      2216      2276      2213 
dram[5]:      1348      1450      1194      1334      1118      1314      1421      1265      1140      1310      2029      2287      2082      2281      2285      2282 
average row accesses per activate:
dram[0]:  1.190421  1.162243  1.161008  1.164781  1.170625  1.155167  1.177012  1.169513  1.160596  1.144252  1.158462  1.159459  1.172486  1.156254  1.179126  1.165092 
dram[1]:  1.157643  1.156648  1.159742  1.157928  1.153380  1.158390  1.162610  1.166512  1.152900  1.151337  1.152627  1.155745  1.159872  1.163611  1.168654  1.174446 
dram[2]:  1.154468  1.170784  1.151280  1.173020  1.159742  1.214632  1.155648  1.191247  1.140506  1.147413  1.148089  1.157224  1.161566  1.176474  1.164280  1.194747 
dram[3]:  1.151776  1.156495  1.161984  1.160078  1.151513  1.161475  1.159859  1.174773  1.137756  1.147147  1.161287  1.158374  1.153920  1.157229  1.170396  1.180963 
dram[4]:  1.167934  1.161013  1.167158  1.160866  1.157987  1.166710  1.177149  1.162992  1.143739  1.140545  1.209137  1.153752  1.159170  1.160314  1.183903  1.181854 
dram[5]:  1.158404  1.163140  1.164413  1.163457  1.149593  1.158830  1.158550  1.172501  1.145680  1.149789  1.149928  1.153846  1.163470  1.158594  1.167411  1.187332 
average row locality = 3361761/2890126 = 1.163188
average row locality_1 = 2480326/2173066 = 1.141395
average row locality_2 = 881435/717060 = 1.229235
average row locality_3 = 0/0 = -nan
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:     24584     21848     21577     20662     23815     21900     23868     22693     23314     20967     21294     20504     22172     20392     22499     21388 
dram[1]:     21576     20292     21488     20297     21919     21851     22568     22327     21823     21274     19911     19805     20348     20397     21510     21424 
dram[2]:     22077     23283     20567     22434     22901     26352     22307     24758     21398     22302     20306     21601     21157     22833     20910     23571 
dram[3]:     20136     20960     21215     21081     21567     22840     22064     23527     20725     21211     20796     20125     20429     20199     21483     22037 
dram[4]:     22787     21419     22969     21042     23199     23076     24352     22466     22105     20904     24582     20492     21438     20468     23141     22334 
dram[5]:     21173     20947     21734     21244     21941     22439     22167     23137     21654     21111     20359     19458     21193     19907     21083     22405 
total reads: 2090165
bank skew: 26352/19458 = 1.35
chip skew: 358757/338810 = 1.06
number of total write accesses:
dram[0]:     15507     12960     12278     11353     13789     12137     14133     13129     15017     12777     14309     13547     15100     13292     14377     13272 
dram[1]:     12593     11399     12178     11020     12139     12135     12923     12764     13604     13076     12970     12878     13250     13307     13386     13248 
dram[2]:     13050     14161     11320     12923     13052     16303     12775     15038     13181     14072     13333     14634     14065     15713     12825     15367 
dram[3]:     11281     12014     11914     11668     11881     13032     12436     13839     12510     13052     13851     13191     13367     13091     13349     13856 
dram[4]:     13776     12464     13479     11677     13312     13232     14634     12875     13837     12775     17606     13531     14338     13359     14959     14125 
dram[5]:     12335     11978     12367     11861     12118     12655     12542     13540     13366     12942     13419     12537     14116     12771     12919     14204 
total reads: 1271640
bank skew: 17606/11020 = 1.60
chip skew: 221812/202870 = 1.09
average mf latency per bank:
dram[0]:        966       878      1016       955       921       868       809       748       717       642       693       624       739       672       850       769
dram[1]:        817       867       868       936       825       842       701       730       601       623       571       585       608       630       701       732
dram[2]:        928      1225      1017      1263       924      1806       787      1055       681       914       666       894       715       977       828      1099
dram[3]:        867       824       908       888       844       838       716       699       605       595       580       575       625       622       734       737
dram[4]:       1101       932      1116       987      1048       916       909       777       803       668       870       659       829       718       945       840
dram[5]:        826       858       879       908       808       844       704       738       608       621       582       591       626       645       716       752
maximum mf latency per bank:
dram[0]:       6708      6885      8333      6919      9657      7104      9111      5389      6515      7270      7856      6918      6867      9588      7463      6175
dram[1]:       6441      6736      7870      7753      6931      7684      6645      6978      6191      6753      6870      7643      9590      8143      8657      6335
dram[2]:       9026      9295      7236      8161      8259      7978     10057      7705      7023      6814      8006      8313      6147      7989      6687      6002
dram[3]:       8510      7093      7558      6393      8890      8869      6191      6832      6383      5593      7167      7883      5610      5709      6859      5563
dram[4]:       7601      5876      8275      9716      9430      5662      4932      5305      6918      7664      7111      8463      8075      7473      8658      8139
dram[5]:       7154      7930      8894      7852      9480      7413      8553      7037      6459      5590      8399      9796      8874      8582      5144      6743
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3642707 n_nop=1525427 n_act=489334 n_pre=489319 n_req=358275 n_req_1=210934 n_req_2=147341 n_req_3=0 n_rd=706942 n_write=431685 bw_util=0.3922 bw_util_1=0.2316 bw_util_2=0.1606 bw_util_3=0 blp=10.451256 blp_1= 3.853173 blp_2= 2.768447 blp_3= -nan
 n_activity=3635019 dram_eff=0.393 dram_eff_1=0.2321 dram_eff_2=0.1609 dram_eff_3=0
bk0: 49168a 1207218i bk1: 43696a 1439371i bk2: 43154a 1474640i bk3: 41322a 1549990i bk4: 47628a 1157351i bk5: 43800a 1336977i bk6: 47735a 1049525i bk7: 45384a 1127217i bk8: 46628a 1256436i bk9: 41934a 1466425i bk10: 42588a 1291117i bk11: 41008a 1332932i bk12: 44343a 1104838i bk13: 40784a 1283891i bk14: 44998a 1079853i bk15: 42772a 1189323i 
bw_dist = 0.232	0.161	0.000	0.606	0.002
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=14.5542
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3642707 n_nop=1627384 n_act=467133 n_pre=467124 n_req=343493 n_req_1=196820 n_req_2=146673 n_req_3=0 n_rd=677599 n_write=403467 bw_util=0.3759 bw_util_1=0.2161 bw_util_2=0.1598 bw_util_3=0 blp=9.782023 blp_1= 3.687445 blp_2= 2.733636 blp_3= -nan
 n_activity=3608566 dram_eff=0.3795 dram_eff_1=0.2182 dram_eff_2=0.1613 dram_eff_3=0
bk0: 43152a 1588534i bk1: 40582a 1688719i bk2: 42973a 1548446i bk3: 40592a 1654292i bk4: 43836a 1446813i bk5: 43700a 1412297i bk6: 45136a 1276453i bk7: 44652a 1258825i bk8: 43644a 1485328i bk9: 42546a 1490573i bk10: 39822a 1520815i bk11: 39606a 1497074i bk12: 40696a 1398830i bk13: 40794a 1357958i bk14: 43020a 1292202i bk15: 42848a 1272713i 
bw_dist = 0.216	0.160	0.000	0.615	0.009
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=12.6236
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3642707 n_nop=1489101 n_act=497405 n_pre=497393 n_req=363551 n_req_1=215787 n_req_2=147764 n_req_3=0 n_rd=717499 n_write=441309 bw_util=0.3979 bw_util_1=0.2369 bw_util_2=0.161 bw_util_3=0 blp=10.697733 blp_1= 3.894667 blp_2= 2.791193 blp_3= -nan
 n_activity=3639241 dram_eff=0.3983 dram_eff_1=0.2372 dram_eff_2=0.1612 dram_eff_3=0
bk0: 44154a 1459269i bk1: 46564a 1271770i bk2: 41134a 1568424i bk3: 44865a 1329649i bk4: 45800a 1237698i bk5: 52702a 791393i bk6: 44614a 1175869i bk7: 49516a 846935i bk8: 42796a 1464505i bk9: 44602a 1303686i bk10: 40610a 1400946i bk11: 43202a 1193886i bk12: 42312a 1225993i bk13: 45666a 953797i bk14: 41820a 1258091i bk15: 47142a 886142i 
bw_dist = 0.237	0.161	0.000	0.601	0.001
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=15.427
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3642707 n_nop=1615770 n_act=469893 n_pre=469878 n_req=345044 n_req_1=198299 n_req_2=146745 n_req_3=0 n_rd=680779 n_write=406387 bw_util=0.3776 bw_util_1=0.2177 bw_util_2=0.1599 bw_util_3=0 blp=9.842381 blp_1= 3.702894 blp_2= 2.722875 blp_3= -nan
 n_activity=3613597 dram_eff=0.3807 dram_eff_1=0.2195 dram_eff_2=0.1612 dram_eff_3=0
bk0: 40270a 1750939i bk1: 41918a 1614403i bk2: 42427a 1582602i bk3: 42162a 1564319i bk4: 43134a 1475309i bk5: 45678a 1283857i bk6: 44128a 1332514i bk7: 47054a 1120546i bk8: 41450a 1591480i bk9: 42422a 1499736i bk10: 41592a 1397533i bk11: 40250a 1456185i bk12: 40858a 1386693i bk13: 40398a 1378509i bk14: 42964a 1278537i bk15: 44074a 1190242i 
bw_dist = 0.218	0.160	0.000	0.614	0.008
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=12.8483
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3642707 n_nop=1502668 n_act=494423 n_pre=494411 n_req=361537 n_req_1=213950 n_req_2=147587 n_req_3=0 n_rd=713522 n_write=437683 bw_util=0.3958 bw_util_1=0.2349 bw_util_2=0.1608 bw_util_3=0 blp=10.624405 blp_1= 3.894092 blp_2= 2.787071 blp_3= -nan
 n_activity=3637815 dram_eff=0.3963 dram_eff_1=0.2352 dram_eff_2=0.161 dram_eff_3=0
bk0: 45570a 1386460i bk1: 42838a 1491818i bk2: 45936a 1312754i bk3: 42084a 1493142i bk4: 46396a 1199328i bk5: 46152a 1162654i bk6: 48704a 955852i bk7: 44932a 1143488i bk8: 44210a 1386404i bk9: 41806a 1464731i bk10: 49164a 883024i bk11: 40984a 1312168i bk12: 42872a 1181075i bk13: 40926a 1270545i bk14: 46280a 978510i bk15: 44668a 1044951i 
bw_dist = 0.235	0.161	0.000	0.603	0.001
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=15.1401
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3642707 n_nop=1605895 n_act=471916 n_pre=471903 n_req=346581 n_req_1=199651 n_req_2=146930 n_req_3=0 n_rd=683886 n_write=409107 bw_util=0.3793 bw_util_1=0.2192 bw_util_2=0.1601 bw_util_3=0 blp=9.921834 blp_1= 3.726469 blp_2= 2.732343 blp_3= -nan
 n_activity=3617358 dram_eff=0.382 dram_eff_1=0.2208 dram_eff_2=0.1612 dram_eff_3=0
bk0: 42344a 1612749i bk1: 41894a 1606400i bk2: 43468a 1499040i bk3: 42486a 1519290i bk4: 43882a 1433429i bk5: 44878a 1325359i bk6: 44332a 1305420i bk7: 46272a 1153012i bk8: 43308a 1492672i bk9: 42218a 1492017i bk10: 40716a 1442429i bk11: 38916a 1519696i bk12: 42386a 1286050i bk13: 39810a 1415860i bk14: 42166a 1332735i bk15: 44810a 1128094i 
bw_dist = 0.219	0.160	0.000	0.614	0.007
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=13.0061

========= L2 cache stats =========
L2_cache_bank[0]: Access = 270712, Miss = 183135, Miss_rate = 0.676, Pending_hits = 3928, Reservation_fails = 146365
L2_cache_bank[1]: Access = 252774, Miss = 170368, Miss_rate = 0.674, Pending_hits = 2869, Reservation_fails = 77756
L2_cache_bank[2]: Access = 258048, Miss = 171155, Miss_rate = 0.663, Pending_hits = 2701, Reservation_fails = 74071
L2_cache_bank[3]: Access = 252098, Miss = 167674, Miss_rate = 0.665, Pending_hits = 2507, Reservation_fails = 68399
L2_cache_bank[4]: Access = 254677, Miss = 171634, Miss_rate = 0.674, Pending_hits = 3026, Reservation_fails = 63439
L2_cache_bank[5]: Access = 291532, Miss = 187141, Miss_rate = 0.642, Pending_hits = 4128, Reservation_fails = 196921
L2_cache_bank[6]: Access = 253754, Miss = 168430, Miss_rate = 0.664, Pending_hits = 2638, Reservation_fails = 57979
L2_cache_bank[7]: Access = 261699, Miss = 171989, Miss_rate = 0.657, Pending_hits = 2843, Reservation_fails = 71106
L2_cache_bank[8]: Access = 271445, Miss = 184592, Miss_rate = 0.680, Pending_hits = 4068, Reservation_fails = 156040
L2_cache_bank[9]: Access = 258978, Miss = 172215, Miss_rate = 0.665, Pending_hits = 3198, Reservation_fails = 79252
L2_cache_bank[10]: Access = 256414, Miss = 171317, Miss_rate = 0.668, Pending_hits = 2740, Reservation_fails = 57199
L2_cache_bank[11]: Access = 260478, Miss = 170660, Miss_rate = 0.655, Pending_hits = 2989, Reservation_fails = 75623
Cache L2_bank_000:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 270712, Miss = 183135 (0.676), PendingHit = 3928 (0.0145)
Cache L2_bank_001:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 252774, Miss = 170368 (0.674), PendingHit = 2869 (0.0114)
Cache L2_bank_002:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 258048, Miss = 171155 (0.663), PendingHit = 2701 (0.0105)
Cache L2_bank_003:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 252098, Miss = 167674 (0.665), PendingHit = 2507 (0.00994)
Cache L2_bank_004:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 254677, Miss = 171634 (0.674), PendingHit = 3026 (0.0119)
Cache L2_bank_005:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 291532, Miss = 187141 (0.642), PendingHit = 4128 (0.0142)
Cache L2_bank_006:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 253754, Miss = 168430 (0.664), PendingHit = 2638 (0.0104)
Cache L2_bank_007:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 261699, Miss = 171989 (0.657), PendingHit = 2843 (0.0109)
Cache L2_bank_008:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 271445, Miss = 184592 (0.68), PendingHit = 4068 (0.015)
Cache L2_bank_009:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 258978, Miss = 172215 (0.665), PendingHit = 3198 (0.0123)
Cache L2_bank_010:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 256414, Miss = 171317 (0.668), PendingHit = 2740 (0.0107)
Cache L2_bank_011:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 260478, Miss = 170660 (0.655), PendingHit = 2989 (0.0115)
L2 Cache Total Miss Rate = 0.665
Stream 1: L2 Cache Miss Rate = 0.762
Stream 2: L2 Cache Miss Rate = 0.562
Stream 1: Accesses  = 1620914
Stream 1: Misses  = 1235586
Stream 2: Accesses  = 1521695
Stream 2: Misses  = 854724
Stream 1+2: Accesses  = 3142609
Stream 1+2: Misses  = 2090310
Total Accesses  = 3142609
MPKI-CORES
CORE_L2MPKI_0	69.324
CORE_L2MPKI_1	74.465
CORE_L2MPKI_2	68.965
CORE_L2MPKI_3	74.504
CORE_L2MPKI_4	71.351
CORE_L2MPKI_5	76.133
CORE_L2MPKI_6	72.979
CORE_L2MPKI_7	76.338
CORE_L2MPKI_8	72.832
CORE_L2MPKI_9	76.743
CORE_L2MPKI_10	74.407
CORE_L2MPKI_11	76.641
CORE_L2MPKI_12	77.262
CORE_L2MPKI_13	78.401
CORE_L2MPKI_14	76.191
CORE_L2MPKI_15	78.751
CORE_L2MPKI_16	75.279
CORE_L2MPKI_17	77.383
CORE_L2MPKI_18	75.128
CORE_L2MPKI_19	78.412
CORE_L2MPKI_20	75.947
CORE_L2MPKI_21	78.028
CORE_L2MPKI_22	75.275
CORE_L2MPKI_23	79.283
CORE_L2MPKI_24	75.646
CORE_L2MPKI_25	80.378
CORE_L2MPKI_26	78.459
CORE_L2MPKI_27	79.082
CORE_L2MPKI_28	76.524
CORE_L2MPKI_29	78.025
CORE_L2MPKI_30	2.843
CORE_L2MPKI_31	2.815
CORE_L2MPKI_32	2.723
CORE_L2MPKI_33	2.800
CORE_L2MPKI_34	2.794
CORE_L2MPKI_35	2.807
CORE_L2MPKI_36	2.850
CORE_L2MPKI_37	2.795
CORE_L2MPKI_38	2.846
CORE_L2MPKI_39	2.721
CORE_L2MPKI_40	3.032
CORE_L2MPKI_41	2.803
CORE_L2MPKI_42	2.851
CORE_L2MPKI_43	2.999
CORE_L2MPKI_44	2.871
CORE_L2MPKI_45	2.794
CORE_L2MPKI_46	2.845
CORE_L2MPKI_47	2.704
CORE_L2MPKI_48	2.934
CORE_L2MPKI_49	2.788
CORE_L2MPKI_50	2.796
CORE_L2MPKI_51	2.859
CORE_L2MPKI_52	2.900
CORE_L2MPKI_53	2.748
CORE_L2MPKI_54	3.000
CORE_L2MPKI_55	2.802
CORE_L2MPKI_56	2.689
CORE_L2MPKI_57	2.817
CORE_L2MPKI_58	2.886
CORE_L2MPKI_59	2.983
Avg_MPKI_Stream1= 75.938
Avg_MPKI_Stream2= 2.837
MISSES-CORES
CORE_MISSES_0	33289
CORE_MISSES_1	37154
CORE_MISSES_2	32227
CORE_MISSES_3	41050
CORE_MISSES_4	31479
CORE_MISSES_5	41207
CORE_MISSES_6	36716
CORE_MISSES_7	42063
CORE_MISSES_8	36029
CORE_MISSES_9	43548
CORE_MISSES_10	39363
CORE_MISSES_11	42595
CORE_MISSES_12	38836
CORE_MISSES_13	46165
CORE_MISSES_14	43752
CORE_MISSES_15	47238
CORE_MISSES_16	38550
CORE_MISSES_17	41690
CORE_MISSES_18	41656
CORE_MISSES_19	44109
CORE_MISSES_20	41765
CORE_MISSES_21	43858
CORE_MISSES_22	39268
CORE_MISSES_23	47093
CORE_MISSES_24	41643
CORE_MISSES_25	43952
CORE_MISSES_26	46335
CORE_MISSES_27	47629
CORE_MISSES_28	44242
CORE_MISSES_29	41085
CORE_MISSES_30	28167
CORE_MISSES_31	28751
CORE_MISSES_32	28396
CORE_MISSES_33	29203
CORE_MISSES_34	27563
CORE_MISSES_35	29369
CORE_MISSES_36	28116
CORE_MISSES_37	29577
CORE_MISSES_38	28597
CORE_MISSES_39	28609
CORE_MISSES_40	27875
CORE_MISSES_41	30866
CORE_MISSES_42	28927
CORE_MISSES_43	28337
CORE_MISSES_44	27329
CORE_MISSES_45	27707
CORE_MISSES_46	27719
CORE_MISSES_47	30422
CORE_MISSES_48	26909
CORE_MISSES_49	28717
CORE_MISSES_50	28145
CORE_MISSES_51	29243
CORE_MISSES_52	26783
CORE_MISSES_53	27932
CORE_MISSES_54	28480
CORE_MISSES_55	30806
CORE_MISSES_56	28800
CORE_MISSES_57	27810
CORE_MISSES_58	26803
CORE_MISSES_59	28766
L2_MISSES = 2090310
L2_total_cache_accesses = 3142609
L2_total_cache_misses = 2090310
L2_total_cache_miss_rate = 0.6652
L2_total_cache_pending_hits = 37635
L2_total_cache_reservation_fails = 1124150
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 370121
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 15062
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1900091
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 1011597
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 3285
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 348
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 565
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4789
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 622734
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 19746
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 163457
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 85755
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 16064
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 2302
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 26014
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 13242
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 2460
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 177
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 183
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 8767
L2_cache_data_port_util = 0.237
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=10686696
icnt_total_pkts_simt_to_mem=4895410
statistics from finished app 2
-------------------------------------------------
gpu_ipc_1 =       4.9024
gpu_ipc_2 =     110.3107
gpu_tot_sim_cycle_stream_1 = 2759626
gpu_tot_sim_cycle_stream_2 = 2759607
gpu_sim_insn_1 = 13528672
gpu_sim_insn_2 = 304414048
gpu_sim_cycle = 2759627
gpu_sim_insn = 317942720
gpu_ipc =     115.2122
gpu_tot_sim_cycle = 2759627
gpu_tot_sim_insn = 317942720
gpu_tot_ipc =     115.2122
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 9784447
gpu_stall_icnt2sh    = 2902477
gpu_total_sim_rate=97052

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 5242563
	L1I_total_cache_misses = 18650
	L1I_total_cache_miss_rate = 0.0036
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 72, Miss = 72, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 549
	L1D_cache_core[1]: Access = 72, Miss = 72, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 747
	L1D_cache_core[2]: Access = 68, Miss = 68, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 687
	L1D_cache_core[3]: Access = 76, Miss = 76, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 394
	L1D_cache_core[4]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 638
	L1D_cache_core[5]: Access = 76, Miss = 76, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 678
	L1D_cache_core[6]: Access = 72, Miss = 72, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 719
	L1D_cache_core[7]: Access = 72, Miss = 72, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 787
	L1D_cache_core[8]: Access = 72, Miss = 72, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 730
	L1D_cache_core[9]: Access = 76, Miss = 76, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 799
	L1D_cache_core[10]: Access = 76, Miss = 76, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 887
	L1D_cache_core[11]: Access = 76, Miss = 76, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 732
	L1D_cache_core[12]: Access = 72, Miss = 72, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 762
	L1D_cache_core[13]: Access = 76, Miss = 76, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 855
	L1D_cache_core[14]: Access = 76, Miss = 76, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 882
	L1D_cache_core[15]: Access = 76, Miss = 76, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 711
	L1D_cache_core[16]: Access = 72, Miss = 72, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 912
	L1D_cache_core[17]: Access = 76, Miss = 76, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 798
	L1D_cache_core[18]: Access = 76, Miss = 76, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 818
	L1D_cache_core[19]: Access = 76, Miss = 76, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1000
	L1D_cache_core[20]: Access = 76, Miss = 76, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 869
	L1D_cache_core[21]: Access = 76, Miss = 76, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 912
	L1D_cache_core[22]: Access = 76, Miss = 76, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 910
	L1D_cache_core[23]: Access = 76, Miss = 76, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 945
	L1D_cache_core[24]: Access = 76, Miss = 76, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 905
	L1D_cache_core[25]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1027
	L1D_cache_core[26]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 856
	L1D_cache_core[27]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 918
	L1D_cache_core[28]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 935
	L1D_cache_core[29]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 913
	L1D_cache_core[30]: Access = 23267, Miss = 23267, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 54698
	L1D_cache_core[31]: Access = 23933, Miss = 23933, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 55403
	L1D_cache_core[32]: Access = 24451, Miss = 24451, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 41447
	L1D_cache_core[33]: Access = 24499, Miss = 24499, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 39378
	L1D_cache_core[34]: Access = 23198, Miss = 23198, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 55327
	L1D_cache_core[35]: Access = 24501, Miss = 24501, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 39384
	L1D_cache_core[36]: Access = 23293, Miss = 23293, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 60810
	L1D_cache_core[37]: Access = 24809, Miss = 24809, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 39420
	L1D_cache_core[38]: Access = 23642, Miss = 23642, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 45966
	L1D_cache_core[39]: Access = 24697, Miss = 24697, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 41962
	L1D_cache_core[40]: Access = 21623, Miss = 21623, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 68854
	L1D_cache_core[41]: Access = 25896, Miss = 25896, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 39226
	L1D_cache_core[42]: Access = 23777, Miss = 23777, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 35431
	L1D_cache_core[43]: Access = 22321, Miss = 22321, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 69134
	L1D_cache_core[44]: Access = 22296, Miss = 22296, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 49200
	L1D_cache_core[45]: Access = 23361, Miss = 23361, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 49943
	L1D_cache_core[46]: Access = 22882, Miss = 22882, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 47084
	L1D_cache_core[47]: Access = 26441, Miss = 26441, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 23585
	L1D_cache_core[48]: Access = 21637, Miss = 21637, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 62302
	L1D_cache_core[49]: Access = 24124, Miss = 24124, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 47354
	L1D_cache_core[50]: Access = 23643, Miss = 23643, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 59970
	L1D_cache_core[51]: Access = 24019, Miss = 24019, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 36741
	L1D_cache_core[52]: Access = 21688, Miss = 21688, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 62654
	L1D_cache_core[53]: Access = 23934, Miss = 23934, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 46459
	L1D_cache_core[54]: Access = 22266, Miss = 22266, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 58458
	L1D_cache_core[55]: Access = 25810, Miss = 25810, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 30884
	L1D_cache_core[56]: Access = 25154, Miss = 25154, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 39406
	L1D_cache_core[57]: Access = 23160, Miss = 23160, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 54690
	L1D_cache_core[58]: Access = 21826, Miss = 21826, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 59664
	L1D_cache_core[59]: Access = 22742, Miss = 22742, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 46787
	L1D_total_cache_accesses = 711062
	L1D_total_cache_misses = 711062
	L1D_total_cache_miss_rate = 1.0000
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 1485896
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.004
L1C_cache:
	L1C_total_cache_accesses = 447113
	L1C_total_cache_misses = 6593
	L1C_total_cache_miss_rate = 0.0147
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 71059
L1T_cache:
	L1T_total_cache_accesses = 2159100
	L1T_total_cache_misses = 805937
	L1T_total_cache_miss_rate = 0.3733
	L1T_total_cache_pending_hits = 1353163
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 666682
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 1394540
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 440520
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 6593
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 71059
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 1353163
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 805937
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 44380
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 91356
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 5223913
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 18650
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
835, 631, 821, 631, 740, 631, 726, 631, 631, 621, 631, 456, 631, 356, 631, 113, 631, 146, 631, 32, 631, 32, 631, 19, 631, 32, 631, 11, 631, 19, 631, 11, 
shader 0 total_cycles, active_cycles, idle cycles = 2759627, 7533, 2752094 
shader 1 total_cycles, active_cycles, idle cycles = 2759627, 7825, 2751802 
shader 2 total_cycles, active_cycles, idle cycles = 2759627, 7329, 2752298 
shader 3 total_cycles, active_cycles, idle cycles = 2759627, 8640, 2750986 
shader 4 total_cycles, active_cycles, idle cycles = 2759627, 6918, 2752708 
shader 5 total_cycles, active_cycles, idle cycles = 2759627, 8488, 2751138 
shader 6 total_cycles, active_cycles, idle cycles = 2759627, 7892, 2751734 
shader 7 total_cycles, active_cycles, idle cycles = 2759627, 8639, 2750987 
shader 8 total_cycles, active_cycles, idle cycles = 2759627, 7759, 2751867 
shader 9 total_cycles, active_cycles, idle cycles = 2759627, 8898, 2750728 
shader 10 total_cycles, active_cycles, idle cycles = 2759627, 8297, 2751330 
shader 11 total_cycles, active_cycles, idle cycles = 2759627, 8715, 2750911 
shader 12 total_cycles, active_cycles, idle cycles = 2759627, 7883, 2751743 
shader 13 total_cycles, active_cycles, idle cycles = 2759627, 9233, 2750394 
shader 14 total_cycles, active_cycles, idle cycles = 2759627, 9003, 2750623 
shader 15 total_cycles, active_cycles, idle cycles = 2759627, 9407, 2750220 
shader 16 total_cycles, active_cycles, idle cycles = 2759627, 8031, 2751596 
shader 17 total_cycles, active_cycles, idle cycles = 2759627, 8449, 2751178 
shader 18 total_cycles, active_cycles, idle cycles = 2759627, 8695, 2750932 
shader 19 total_cycles, active_cycles, idle cycles = 2759627, 8820, 2750807 
shader 20 total_cycles, active_cycles, idle cycles = 2759627, 8622, 2751004 
shader 21 total_cycles, active_cycles, idle cycles = 2759627, 8813, 2750813 
shader 22 total_cycles, active_cycles, idle cycles = 2759627, 8181, 2751446 
shader 23 total_cycles, active_cycles, idle cycles = 2759627, 9312, 2750314 
shader 24 total_cycles, active_cycles, idle cycles = 2759627, 8632, 2750994 
shader 25 total_cycles, active_cycles, idle cycles = 2759627, 8574, 2751052 
shader 26 total_cycles, active_cycles, idle cycles = 2759627, 9258, 2750368 
shader 27 total_cycles, active_cycles, idle cycles = 2759627, 9442, 2750184 
shader 28 total_cycles, active_cycles, idle cycles = 2759627, 9064, 2750562 
shader 29 total_cycles, active_cycles, idle cycles = 2759627, 8256, 2751371 
shader 30 total_cycles, active_cycles, idle cycles = 2759627, 156515, 2603112 
shader 31 total_cycles, active_cycles, idle cycles = 2759627, 161288, 2598339 
shader 32 total_cycles, active_cycles, idle cycles = 2759627, 164692, 2594935 
shader 33 total_cycles, active_cycles, idle cycles = 2759627, 164704, 2594922 
shader 34 total_cycles, active_cycles, idle cycles = 2759627, 155802, 2603824 
shader 35 total_cycles, active_cycles, idle cycles = 2759627, 165212, 2594415 
shader 36 total_cycles, active_cycles, idle cycles = 2759627, 155823, 2603804 
shader 37 total_cycles, active_cycles, idle cycles = 2759627, 167125, 2592501 
shader 38 total_cycles, active_cycles, idle cycles = 2759627, 158695, 2600931 
shader 39 total_cycles, active_cycles, idle cycles = 2759627, 166037, 2593590 
shader 40 total_cycles, active_cycles, idle cycles = 2759627, 145192, 2614434 
shader 41 total_cycles, active_cycles, idle cycles = 2759627, 173859, 2585767 
shader 42 total_cycles, active_cycles, idle cycles = 2759627, 160227, 2599400 
shader 43 total_cycles, active_cycles, idle cycles = 2759627, 149239, 2610388 
shader 44 total_cycles, active_cycles, idle cycles = 2759627, 150351, 2609276 
shader 45 total_cycles, active_cycles, idle cycles = 2759627, 156620, 2603007 
shader 46 total_cycles, active_cycles, idle cycles = 2759627, 153925, 2605701 
shader 47 total_cycles, active_cycles, idle cycles = 2759627, 177642, 2581984 
shader 48 total_cycles, active_cycles, idle cycles = 2759627, 144862, 2614764 
shader 49 total_cycles, active_cycles, idle cycles = 2759627, 162688, 2596939 
shader 50 total_cycles, active_cycles, idle cycles = 2759627, 159019, 2600607 
shader 51 total_cycles, active_cycles, idle cycles = 2759627, 161486, 2598141 
shader 52 total_cycles, active_cycles, idle cycles = 2759627, 145890, 2613737 
shader 53 total_cycles, active_cycles, idle cycles = 2759627, 160566, 2599061 
shader 54 total_cycles, active_cycles, idle cycles = 2759627, 149938, 2609689 
shader 55 total_cycles, active_cycles, idle cycles = 2759627, 173602, 2586025 
shader 56 total_cycles, active_cycles, idle cycles = 2759627, 169132, 2590494 
shader 57 total_cycles, active_cycles, idle cycles = 2759627, 155901, 2603726 
shader 58 total_cycles, active_cycles, idle cycles = 2759627, 146685, 2612942 
shader 59 total_cycles, active_cycles, idle cycles = 2759627, 152257, 2607369 
warps_exctd_sm 0 = 640 
warps_exctd_sm 1 = 640 
warps_exctd_sm 2 = 608 
warps_exctd_sm 3 = 704 
warps_exctd_sm 4 = 512 
warps_exctd_sm 5 = 704 
warps_exctd_sm 6 = 672 
warps_exctd_sm 7 = 704 
warps_exctd_sm 8 = 672 
warps_exctd_sm 9 = 736 
warps_exctd_sm 10 = 704 
warps_exctd_sm 11 = 704 
warps_exctd_sm 12 = 672 
warps_exctd_sm 13 = 800 
warps_exctd_sm 14 = 704 
warps_exctd_sm 15 = 864 
warps_exctd_sm 16 = 672 
warps_exctd_sm 17 = 704 
warps_exctd_sm 18 = 704 
warps_exctd_sm 19 = 704 
warps_exctd_sm 20 = 704 
warps_exctd_sm 21 = 704 
warps_exctd_sm 22 = 704 
warps_exctd_sm 23 = 768 
warps_exctd_sm 24 = 736 
warps_exctd_sm 25 = 736 
warps_exctd_sm 26 = 800 
warps_exctd_sm 27 = 832 
warps_exctd_sm 28 = 800 
warps_exctd_sm 29 = 672 
warps_exctd_sm 30 = 21952 
warps_exctd_sm 31 = 22048 
warps_exctd_sm 32 = 22304 
warps_exctd_sm 33 = 22176 
warps_exctd_sm 34 = 21472 
warps_exctd_sm 35 = 22336 
warps_exctd_sm 36 = 21504 
warps_exctd_sm 37 = 22752 
warps_exctd_sm 38 = 21984 
warps_exctd_sm 39 = 22528 
warps_exctd_sm 40 = 19872 
warps_exctd_sm 41 = 23296 
warps_exctd_sm 42 = 21888 
warps_exctd_sm 43 = 20288 
warps_exctd_sm 44 = 20928 
warps_exctd_sm 45 = 21568 
warps_exctd_sm 46 = 21408 
warps_exctd_sm 47 = 23680 
warps_exctd_sm 48 = 19968 
warps_exctd_sm 49 = 22400 
warps_exctd_sm 50 = 21984 
warps_exctd_sm 51 = 21472 
warps_exctd_sm 52 = 20160 
warps_exctd_sm 53 = 22080 
warps_exctd_sm 54 = 20768 
warps_exctd_sm 55 = 23168 
warps_exctd_sm 56 = 23040 
warps_exctd_sm 57 = 21120 
warps_exctd_sm 58 = 19968 
warps_exctd_sm 59 = 20448 
gpgpu_n_tot_thrd_icount = 321248320
gpgpu_n_tot_w_icount = 10039010
gpgpu_n_stall_shd_mem = 99327691
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 2285659
gpgpu_n_mem_write_global = 44380
gpgpu_n_mem_texture = 805937
gpgpu_n_mem_const = 4198
gpgpu_n_load_insn  = 22928768
gpgpu_n_store_insn = 650560
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 10306880
gpgpu_n_const_mem_insn = 10957440
gpgpu_n_param_mem_insn = 3350176
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 71059
gpgpu_stall_shd_mem[c_mem][bk_conf] = 71059
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 84188238
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:151212750	W0_Idle:31620275	W0_Scoreboard:138283021	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:10039194
Warp Occupancy Distribution:
Stall:136604712	W0_Idle:27256579	W0_Scoreboard:1207095	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:509234
Warp Occupancy Distribution:
Stall:14608038	W0_Idle:4363696	W0_Scoreboard:137075926	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:9529960
warp_utilization0: 0.030316
warp_utilization1: 0.003076
warp_utilization2: 0.057556
traffic_breakdown_coretomem[CONST_ACC_R] = 33584 {8:4198,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 5333456 {8:666682,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 4119200 {40:15670,72:6440,136:22270,}
traffic_breakdown_coretomem[GLOBAL_ATOMIC] = 65264968 {40:1611448,72:3389,136:4140,}
traffic_breakdown_coretomem[INST_ACC_R] = 22560 {8:2820,}
traffic_breakdown_coretomem[TEXTURE_ACC_R] = 6447496 {8:805937,}
traffic_breakdown_memtocore[CONST_ACC_R] = 302256 {72:4198,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 90668480 {136:666680,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 355040 {8:44380,}
traffic_breakdown_memtocore[GLOBAL_ATOMIC] = 65240400 {40:1610839,72:3388,136:4139,}
traffic_breakdown_memtocore[INST_ACC_R] = 383520 {136:2820,}
traffic_breakdown_memtocore[TEXTURE_ACC_R] = 109607432 {136:805937,}
maxmrqlatency = 939 
maxdqlatency = 0 
maxmflatency = 10057 
averagemflatency = 873 
averagemflatency_1 = 900 
averagemflatency_2= 844 
averagemrqlatency_1 = 66 
averagemrqlatency_2 = 71 
max_icnt2mem_latency = 9434 
max_icnt2sh_latency = 2759626 
mrq_lat_table:1014472 	36636 	65396 	124203 	294514 	501973 	663073 	519016 	138460 	4018 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	25799 	27084 	33885 	165743 	560482 	1315185 	916424 	92809 	2118 	30 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	241134 	153581 	333686 	226624 	317222 	634120 	820796 	381086 	33403 	1072 	18 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	1890557 	1052234 	145072 	7211 	105 	0 	0 	0 	0 	0 	0 	0 	180 	768 	3490 	4438 	8876 	15490 	11138 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1 	11 	5303 	203 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        32        32        32        32        32        32        32        32        32        32         9         9        12        10        12        10 
dram[1]:        24        32        32        32        32        32        32        30        32        24        10        10        12        12         9        12 
dram[2]:        32        24        32        32        32        32        32        30        32        19         8         9         8         9        15        11 
dram[3]:        32        20        28        30        32        30        32        28        30        22         8         8         9        11        11        11 
dram[4]:        32        32        32        32        32        32        32        28        28        28        10         8        11        12        10        11 
dram[5]:        32        24        32        32        32        32        32        26        28        22         9        10         8        12        10        11 
maximum service time to same row:
dram[0]:      1247      1423      1295      1326      1201      1581      1270      1489      1602      1458      2180      2291      2175      2301      2487      2177 
dram[1]:      1071      1363      1481      1400      1448      1292      1409      1184      1341      1457      2449      2343      2589      2115      2439      2044 
dram[2]:      1409      1004      1281      1694      1156      1503      1330      1414      1651      1457      2269      2594      2391      2454      2235      2451 
dram[3]:      1576      1457      1232      1251      1381      1192      1369      1237      1374      1280      2372      2604      2338      2306      2371      2412 
dram[4]:      1327      1121      1477      1294      1349      1163      1303      1303      1156      1505      2269      2122      2269      2216      2276      2213 
dram[5]:      1348      1450      1194      1334      1118      1314      1421      1265      1140      1310      2029      2287      2082      2281      2285      2282 
average row accesses per activate:
dram[0]:  1.190421  1.162243  1.161008  1.164781  1.170625  1.155167  1.177012  1.169513  1.160596  1.144252  1.158462  1.159459  1.172486  1.156254  1.179126  1.165092 
dram[1]:  1.157643  1.156648  1.159742  1.157928  1.153380  1.158390  1.162610  1.166512  1.152900  1.151337  1.152627  1.155745  1.159872  1.163611  1.168654  1.174446 
dram[2]:  1.154468  1.170784  1.151280  1.173020  1.159742  1.214632  1.155648  1.191247  1.140506  1.147413  1.148089  1.157224  1.161566  1.176474  1.164280  1.194747 
dram[3]:  1.151776  1.156495  1.161984  1.160078  1.151513  1.161475  1.159859  1.174773  1.137756  1.147147  1.161287  1.158374  1.153920  1.157229  1.170396  1.180963 
dram[4]:  1.167934  1.161013  1.167158  1.160866  1.157987  1.166710  1.177149  1.162992  1.143739  1.140545  1.209137  1.153752  1.159170  1.160314  1.183903  1.181854 
dram[5]:  1.158404  1.163140  1.164413  1.163457  1.149593  1.158830  1.158550  1.172501  1.145680  1.149789  1.149928  1.153846  1.163470  1.158594  1.167411  1.187332 
average row locality = 3361761/2890126 = 1.163188
average row locality_1 = 2480326/2173066 = 1.141395
average row locality_2 = 881435/717060 = 1.229235
average row locality_3 = 0/0 = -nan
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:     24584     21848     21577     20662     23815     21900     23868     22693     23314     20967     21294     20504     22172     20392     22499     21388 
dram[1]:     21576     20292     21488     20297     21919     21851     22568     22327     21823     21274     19911     19805     20348     20397     21510     21424 
dram[2]:     22077     23283     20567     22434     22901     26352     22307     24758     21398     22302     20306     21601     21157     22833     20910     23571 
dram[3]:     20136     20960     21215     21081     21567     22840     22064     23527     20725     21211     20796     20125     20429     20199     21483     22037 
dram[4]:     22787     21419     22969     21042     23199     23076     24352     22466     22105     20904     24582     20492     21438     20468     23141     22334 
dram[5]:     21173     20947     21734     21244     21941     22439     22167     23137     21654     21111     20359     19458     21193     19907     21083     22405 
total reads: 2090165
bank skew: 26352/19458 = 1.35
chip skew: 358757/338810 = 1.06
number of total write accesses:
dram[0]:     15507     12960     12278     11353     13789     12137     14133     13129     15017     12777     14309     13547     15100     13292     14377     13272 
dram[1]:     12593     11399     12178     11020     12139     12135     12923     12764     13604     13076     12970     12878     13250     13307     13386     13248 
dram[2]:     13050     14161     11320     12923     13052     16303     12775     15038     13181     14072     13333     14634     14065     15713     12825     15367 
dram[3]:     11281     12014     11914     11668     11881     13032     12436     13839     12510     13052     13851     13191     13367     13091     13349     13856 
dram[4]:     13776     12464     13479     11677     13312     13232     14634     12875     13837     12775     17606     13531     14338     13359     14959     14125 
dram[5]:     12335     11978     12367     11861     12118     12655     12542     13540     13366     12942     13419     12537     14116     12771     12919     14204 
total reads: 1271640
bank skew: 17606/11020 = 1.60
chip skew: 221812/202870 = 1.09
average mf latency per bank:
dram[0]:        966       878      1016       955       921       868       809       748       717       642       693       624       739       672       850       769
dram[1]:        817       867       868       936       825       842       701       730       601       623       571       585       608       630       701       732
dram[2]:        928      1225      1017      1263       924      1806       787      1055       681       914       666       894       715       977       828      1099
dram[3]:        867       824       908       888       844       838       716       699       605       595       580       575       625       622       734       737
dram[4]:       1101       932      1116       987      1048       916       909       777       803       668       870       659       829       718       945       840
dram[5]:        826       858       879       908       808       844       704       738       608       621       582       591       626       645       716       752
maximum mf latency per bank:
dram[0]:       6708      6885      8333      6919      9657      7104      9111      5389      6515      7270      7856      6918      6867      9588      7463      6175
dram[1]:       6441      6736      7870      7753      6931      7684      6645      6978      6191      6753      6870      7643      9590      8143      8657      6335
dram[2]:       9026      9295      7236      8161      8259      7978     10057      7705      7023      6814      8006      8313      6147      7989      6687      6002
dram[3]:       8510      7093      7558      6393      8890      8869      6191      6832      6383      5593      7167      7883      5610      5709      6859      5563
dram[4]:       7601      5876      8275      9716      9430      5662      4932      5305      6918      7664      7111      8463      8075      7473      8658      8139
dram[5]:       7154      7930      8894      7852      9480      7413      8553      7037      6459      5590      8399      9796      8874      8582      5144      6743
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3642707 n_nop=1525427 n_act=489334 n_pre=489319 n_req=358275 n_req_1=210934 n_req_2=147341 n_req_3=0 n_rd=706942 n_write=431685 bw_util=0.3922 bw_util_1=0.2316 bw_util_2=0.1606 bw_util_3=0 blp=10.451256 blp_1= 3.853173 blp_2= 2.768447 blp_3= -nan
 n_activity=3635019 dram_eff=0.393 dram_eff_1=0.2321 dram_eff_2=0.1609 dram_eff_3=0
bk0: 49168a 1207218i bk1: 43696a 1439371i bk2: 43154a 1474640i bk3: 41322a 1549990i bk4: 47628a 1157351i bk5: 43800a 1336977i bk6: 47735a 1049525i bk7: 45384a 1127217i bk8: 46628a 1256436i bk9: 41934a 1466425i bk10: 42588a 1291117i bk11: 41008a 1332932i bk12: 44343a 1104838i bk13: 40784a 1283891i bk14: 44998a 1079853i bk15: 42772a 1189323i 
bw_dist = 0.232	0.161	0.000	0.606	0.002
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=14.5542
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3642707 n_nop=1627384 n_act=467133 n_pre=467124 n_req=343493 n_req_1=196820 n_req_2=146673 n_req_3=0 n_rd=677599 n_write=403467 bw_util=0.3759 bw_util_1=0.2161 bw_util_2=0.1598 bw_util_3=0 blp=9.782023 blp_1= 3.687445 blp_2= 2.733636 blp_3= -nan
 n_activity=3608566 dram_eff=0.3795 dram_eff_1=0.2182 dram_eff_2=0.1613 dram_eff_3=0
bk0: 43152a 1588534i bk1: 40582a 1688719i bk2: 42973a 1548446i bk3: 40592a 1654292i bk4: 43836a 1446813i bk5: 43700a 1412297i bk6: 45136a 1276453i bk7: 44652a 1258825i bk8: 43644a 1485328i bk9: 42546a 1490573i bk10: 39822a 1520815i bk11: 39606a 1497074i bk12: 40696a 1398830i bk13: 40794a 1357958i bk14: 43020a 1292202i bk15: 42848a 1272713i 
bw_dist = 0.216	0.160	0.000	0.615	0.009
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=12.6236
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3642707 n_nop=1489101 n_act=497405 n_pre=497393 n_req=363551 n_req_1=215787 n_req_2=147764 n_req_3=0 n_rd=717499 n_write=441309 bw_util=0.3979 bw_util_1=0.2369 bw_util_2=0.161 bw_util_3=0 blp=10.697733 blp_1= 3.894667 blp_2= 2.791193 blp_3= -nan
 n_activity=3639241 dram_eff=0.3983 dram_eff_1=0.2372 dram_eff_2=0.1612 dram_eff_3=0
bk0: 44154a 1459269i bk1: 46564a 1271770i bk2: 41134a 1568424i bk3: 44865a 1329649i bk4: 45800a 1237698i bk5: 52702a 791393i bk6: 44614a 1175869i bk7: 49516a 846935i bk8: 42796a 1464505i bk9: 44602a 1303686i bk10: 40610a 1400946i bk11: 43202a 1193886i bk12: 42312a 1225993i bk13: 45666a 953797i bk14: 41820a 1258091i bk15: 47142a 886142i 
bw_dist = 0.237	0.161	0.000	0.601	0.001
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=15.427
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3642707 n_nop=1615770 n_act=469893 n_pre=469878 n_req=345044 n_req_1=198299 n_req_2=146745 n_req_3=0 n_rd=680779 n_write=406387 bw_util=0.3776 bw_util_1=0.2177 bw_util_2=0.1599 bw_util_3=0 blp=9.842381 blp_1= 3.702894 blp_2= 2.722875 blp_3= -nan
 n_activity=3613597 dram_eff=0.3807 dram_eff_1=0.2195 dram_eff_2=0.1612 dram_eff_3=0
bk0: 40270a 1750939i bk1: 41918a 1614403i bk2: 42427a 1582602i bk3: 42162a 1564319i bk4: 43134a 1475309i bk5: 45678a 1283857i bk6: 44128a 1332514i bk7: 47054a 1120546i bk8: 41450a 1591480i bk9: 42422a 1499736i bk10: 41592a 1397533i bk11: 40250a 1456185i bk12: 40858a 1386693i bk13: 40398a 1378509i bk14: 42964a 1278537i bk15: 44074a 1190242i 
bw_dist = 0.218	0.160	0.000	0.614	0.008
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=12.8483
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3642707 n_nop=1502668 n_act=494423 n_pre=494411 n_req=361537 n_req_1=213950 n_req_2=147587 n_req_3=0 n_rd=713522 n_write=437683 bw_util=0.3958 bw_util_1=0.2349 bw_util_2=0.1608 bw_util_3=0 blp=10.624405 blp_1= 3.894092 blp_2= 2.787071 blp_3= -nan
 n_activity=3637815 dram_eff=0.3963 dram_eff_1=0.2352 dram_eff_2=0.161 dram_eff_3=0
bk0: 45570a 1386460i bk1: 42838a 1491818i bk2: 45936a 1312754i bk3: 42084a 1493142i bk4: 46396a 1199328i bk5: 46152a 1162654i bk6: 48704a 955852i bk7: 44932a 1143488i bk8: 44210a 1386404i bk9: 41806a 1464731i bk10: 49164a 883024i bk11: 40984a 1312168i bk12: 42872a 1181075i bk13: 40926a 1270545i bk14: 46280a 978510i bk15: 44668a 1044951i 
bw_dist = 0.235	0.161	0.000	0.603	0.001
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=15.1401
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3642707 n_nop=1605895 n_act=471916 n_pre=471903 n_req=346581 n_req_1=199651 n_req_2=146930 n_req_3=0 n_rd=683886 n_write=409107 bw_util=0.3793 bw_util_1=0.2192 bw_util_2=0.1601 bw_util_3=0 blp=9.921834 blp_1= 3.726469 blp_2= 2.732343 blp_3= -nan
 n_activity=3617358 dram_eff=0.382 dram_eff_1=0.2208 dram_eff_2=0.1612 dram_eff_3=0
bk0: 42344a 1612749i bk1: 41894a 1606400i bk2: 43468a 1499040i bk3: 42486a 1519290i bk4: 43882a 1433429i bk5: 44878a 1325359i bk6: 44332a 1305420i bk7: 46272a 1153012i bk8: 43308a 1492672i bk9: 42218a 1492017i bk10: 40716a 1442429i bk11: 38916a 1519696i bk12: 42386a 1286050i bk13: 39810a 1415860i bk14: 42166a 1332735i bk15: 44810a 1128094i 
bw_dist = 0.219	0.160	0.000	0.614	0.007
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=13.0061

========= L2 cache stats =========
L2_cache_bank[0]: Access = 270712, Miss = 183135, Miss_rate = 0.676, Pending_hits = 3928, Reservation_fails = 146365
L2_cache_bank[1]: Access = 252774, Miss = 170368, Miss_rate = 0.674, Pending_hits = 2869, Reservation_fails = 77756
L2_cache_bank[2]: Access = 258048, Miss = 171155, Miss_rate = 0.663, Pending_hits = 2701, Reservation_fails = 74071
L2_cache_bank[3]: Access = 252098, Miss = 167674, Miss_rate = 0.665, Pending_hits = 2507, Reservation_fails = 68399
L2_cache_bank[4]: Access = 254677, Miss = 171634, Miss_rate = 0.674, Pending_hits = 3026, Reservation_fails = 63439
L2_cache_bank[5]: Access = 291532, Miss = 187141, Miss_rate = 0.642, Pending_hits = 4128, Reservation_fails = 196921
L2_cache_bank[6]: Access = 253754, Miss = 168430, Miss_rate = 0.664, Pending_hits = 2638, Reservation_fails = 57979
L2_cache_bank[7]: Access = 261699, Miss = 171989, Miss_rate = 0.657, Pending_hits = 2843, Reservation_fails = 71106
L2_cache_bank[8]: Access = 271445, Miss = 184592, Miss_rate = 0.680, Pending_hits = 4068, Reservation_fails = 156040
L2_cache_bank[9]: Access = 258978, Miss = 172215, Miss_rate = 0.665, Pending_hits = 3198, Reservation_fails = 79252
L2_cache_bank[10]: Access = 256414, Miss = 171317, Miss_rate = 0.668, Pending_hits = 2740, Reservation_fails = 57199
L2_cache_bank[11]: Access = 260478, Miss = 170660, Miss_rate = 0.655, Pending_hits = 2989, Reservation_fails = 75623
Cache L2_bank_000:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 270712, Miss = 183135 (0.676), PendingHit = 3928 (0.0145)
Cache L2_bank_001:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 252774, Miss = 170368 (0.674), PendingHit = 2869 (0.0114)
Cache L2_bank_002:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 258048, Miss = 171155 (0.663), PendingHit = 2701 (0.0105)
Cache L2_bank_003:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 252098, Miss = 167674 (0.665), PendingHit = 2507 (0.00994)
Cache L2_bank_004:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 254677, Miss = 171634 (0.674), PendingHit = 3026 (0.0119)
Cache L2_bank_005:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 291532, Miss = 187141 (0.642), PendingHit = 4128 (0.0142)
Cache L2_bank_006:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 253754, Miss = 168430 (0.664), PendingHit = 2638 (0.0104)
Cache L2_bank_007:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 261699, Miss = 171989 (0.657), PendingHit = 2843 (0.0109)
Cache L2_bank_008:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 271445, Miss = 184592 (0.68), PendingHit = 4068 (0.015)
Cache L2_bank_009:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 258978, Miss = 172215 (0.665), PendingHit = 3198 (0.0123)
Cache L2_bank_010:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 256414, Miss = 171317 (0.668), PendingHit = 2740 (0.0107)
Cache L2_bank_011:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 260478, Miss = 170660 (0.655), PendingHit = 2989 (0.0115)
L2 Cache Total Miss Rate = 0.665
Stream 1: L2 Cache Miss Rate = 0.762
Stream 2: L2 Cache Miss Rate = 0.562
Stream 1: Accesses  = 1620914
Stream 1: Misses  = 1235586
Stream 2: Accesses  = 1521695
Stream 2: Misses  = 854724
Stream 1+2: Accesses  = 3142609
Stream 1+2: Misses  = 2090310
Total Accesses  = 3142609
MPKI-CORES
CORE_L2MPKI_0	69.324
CORE_L2MPKI_1	74.465
CORE_L2MPKI_2	68.965
CORE_L2MPKI_3	74.504
CORE_L2MPKI_4	71.351
CORE_L2MPKI_5	76.133
CORE_L2MPKI_6	72.979
CORE_L2MPKI_7	76.338
CORE_L2MPKI_8	72.832
CORE_L2MPKI_9	76.743
CORE_L2MPKI_10	74.407
CORE_L2MPKI_11	76.641
CORE_L2MPKI_12	77.262
CORE_L2MPKI_13	78.401
CORE_L2MPKI_14	76.191
CORE_L2MPKI_15	78.751
CORE_L2MPKI_16	75.279
CORE_L2MPKI_17	77.383
CORE_L2MPKI_18	75.128
CORE_L2MPKI_19	78.412
CORE_L2MPKI_20	75.947
CORE_L2MPKI_21	78.028
CORE_L2MPKI_22	75.275
CORE_L2MPKI_23	79.283
CORE_L2MPKI_24	75.646
CORE_L2MPKI_25	80.378
CORE_L2MPKI_26	78.459
CORE_L2MPKI_27	79.082
CORE_L2MPKI_28	76.524
CORE_L2MPKI_29	78.025
CORE_L2MPKI_30	2.843
CORE_L2MPKI_31	2.815
CORE_L2MPKI_32	2.723
CORE_L2MPKI_33	2.800
CORE_L2MPKI_34	2.794
CORE_L2MPKI_35	2.807
CORE_L2MPKI_36	2.850
CORE_L2MPKI_37	2.795
CORE_L2MPKI_38	2.846
CORE_L2MPKI_39	2.721
CORE_L2MPKI_40	3.032
CORE_L2MPKI_41	2.803
CORE_L2MPKI_42	2.851
CORE_L2MPKI_43	2.999
CORE_L2MPKI_44	2.871
CORE_L2MPKI_45	2.794
CORE_L2MPKI_46	2.845
CORE_L2MPKI_47	2.704
CORE_L2MPKI_48	2.934
CORE_L2MPKI_49	2.788
CORE_L2MPKI_50	2.796
CORE_L2MPKI_51	2.859
CORE_L2MPKI_52	2.900
CORE_L2MPKI_53	2.748
CORE_L2MPKI_54	3.000
CORE_L2MPKI_55	2.802
CORE_L2MPKI_56	2.689
CORE_L2MPKI_57	2.817
CORE_L2MPKI_58	2.886
CORE_L2MPKI_59	2.983
Avg_MPKI_Stream1= 75.938
Avg_MPKI_Stream2= 2.837
MISSES-CORES
CORE_MISSES_0	33289
CORE_MISSES_1	37154
CORE_MISSES_2	32227
CORE_MISSES_3	41050
CORE_MISSES_4	31479
CORE_MISSES_5	41207
CORE_MISSES_6	36716
CORE_MISSES_7	42063
CORE_MISSES_8	36029
CORE_MISSES_9	43548
CORE_MISSES_10	39363
CORE_MISSES_11	42595
CORE_MISSES_12	38836
CORE_MISSES_13	46165
CORE_MISSES_14	43752
CORE_MISSES_15	47238
CORE_MISSES_16	38550
CORE_MISSES_17	41690
CORE_MISSES_18	41656
CORE_MISSES_19	44109
CORE_MISSES_20	41765
CORE_MISSES_21	43858
CORE_MISSES_22	39268
CORE_MISSES_23	47093
CORE_MISSES_24	41643
CORE_MISSES_25	43952
CORE_MISSES_26	46335
CORE_MISSES_27	47629
CORE_MISSES_28	44242
CORE_MISSES_29	41085
CORE_MISSES_30	28167
CORE_MISSES_31	28751
CORE_MISSES_32	28396
CORE_MISSES_33	29203
CORE_MISSES_34	27563
CORE_MISSES_35	29369
CORE_MISSES_36	28116
CORE_MISSES_37	29577
CORE_MISSES_38	28597
CORE_MISSES_39	28609
CORE_MISSES_40	27875
CORE_MISSES_41	30866
CORE_MISSES_42	28927
CORE_MISSES_43	28337
CORE_MISSES_44	27329
CORE_MISSES_45	27707
CORE_MISSES_46	27719
CORE_MISSES_47	30422
CORE_MISSES_48	26909
CORE_MISSES_49	28717
CORE_MISSES_50	28145
CORE_MISSES_51	29243
CORE_MISSES_52	26783
CORE_MISSES_53	27932
CORE_MISSES_54	28480
CORE_MISSES_55	30806
CORE_MISSES_56	28800
CORE_MISSES_57	27810
CORE_MISSES_58	26803
CORE_MISSES_59	28766
L2_MISSES = 2090310
L2_total_cache_accesses = 3142609
L2_total_cache_misses = 2090310
L2_total_cache_miss_rate = 0.6652
L2_total_cache_pending_hits = 37635
L2_total_cache_reservation_fails = 1124150
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 370121
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 15062
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1900091
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 1011597
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 3285
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 348
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 565
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4789
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 622734
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 19746
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 163457
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 85755
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 16064
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 2302
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 26014
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 13242
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 2460
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 177
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 183
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 8767
L2_cache_data_port_util = 0.237
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=10686696
icnt_total_pkts_simt_to_mem=4895410
statistics from finished app 2
-------------------------------------------------
gpu_ipc_1 =       4.9102
gpu_ipc_2 =     110.1231
gpu_tot_sim_cycle_stream_1 = 3040683
gpu_tot_sim_cycle_stream_2 = 3040662
gpu_sim_insn_1 = 14930336
gpu_sim_insn_2 = 334847136
gpu_sim_cycle = 3040684
gpu_sim_insn = 349777472
gpu_ipc =     115.0325
gpu_tot_sim_cycle = 3040684
gpu_tot_sim_insn = 349777472
gpu_tot_ipc =     115.0325
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 10947406
gpu_stall_icnt2sh    = 3152667
gpu_total_sim_rate=97949

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 5767127
	L1I_total_cache_misses = 20200
	L1I_total_cache_miss_rate = 0.0035
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 76, Miss = 76, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 549
	L1D_cache_core[1]: Access = 76, Miss = 76, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 747
	L1D_cache_core[2]: Access = 76, Miss = 76, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 687
	L1D_cache_core[3]: Access = 76, Miss = 76, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 394
	L1D_cache_core[4]: Access = 72, Miss = 72, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 638
	L1D_cache_core[5]: Access = 76, Miss = 76, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 678
	L1D_cache_core[6]: Access = 76, Miss = 76, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 719
	L1D_cache_core[7]: Access = 80, Miss = 80, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 787
	L1D_cache_core[8]: Access = 76, Miss = 76, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 730
	L1D_cache_core[9]: Access = 82, Miss = 82, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 799
	L1D_cache_core[10]: Access = 76, Miss = 76, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 887
	L1D_cache_core[11]: Access = 76, Miss = 76, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 732
	L1D_cache_core[12]: Access = 76, Miss = 76, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 762
	L1D_cache_core[13]: Access = 80, Miss = 80, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 855
	L1D_cache_core[14]: Access = 80, Miss = 80, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 882
	L1D_cache_core[15]: Access = 80, Miss = 80, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 711
	L1D_cache_core[16]: Access = 76, Miss = 76, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 912
	L1D_cache_core[17]: Access = 76, Miss = 76, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 798
	L1D_cache_core[18]: Access = 76, Miss = 76, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 818
	L1D_cache_core[19]: Access = 80, Miss = 80, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1000
	L1D_cache_core[20]: Access = 80, Miss = 80, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 869
	L1D_cache_core[21]: Access = 80, Miss = 80, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 912
	L1D_cache_core[22]: Access = 76, Miss = 76, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 910
	L1D_cache_core[23]: Access = 80, Miss = 80, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 945
	L1D_cache_core[24]: Access = 76, Miss = 76, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 905
	L1D_cache_core[25]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1027
	L1D_cache_core[26]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 856
	L1D_cache_core[27]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 918
	L1D_cache_core[28]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 935
	L1D_cache_core[29]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 913
	L1D_cache_core[30]: Access = 25487, Miss = 25487, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 59271
	L1D_cache_core[31]: Access = 26851, Miss = 26851, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 56822
	L1D_cache_core[32]: Access = 26684, Miss = 26684, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 46691
	L1D_cache_core[33]: Access = 26842, Miss = 26842, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 44760
	L1D_cache_core[34]: Access = 25275, Miss = 25275, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 60048
	L1D_cache_core[35]: Access = 27359, Miss = 27359, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 41047
	L1D_cache_core[36]: Access = 25414, Miss = 25414, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 67114
	L1D_cache_core[37]: Access = 27312, Miss = 27312, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 42025
	L1D_cache_core[38]: Access = 25516, Miss = 25516, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 53502
	L1D_cache_core[39]: Access = 27606, Miss = 27606, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 43164
	L1D_cache_core[40]: Access = 23740, Miss = 23740, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 74410
	L1D_cache_core[41]: Access = 28397, Miss = 28397, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 44591
	L1D_cache_core[42]: Access = 26283, Miss = 26283, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 37003
	L1D_cache_core[43]: Access = 24171, Miss = 24171, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 74376
	L1D_cache_core[44]: Access = 24472, Miss = 24472, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 57313
	L1D_cache_core[45]: Access = 25839, Miss = 25839, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 52552
	L1D_cache_core[46]: Access = 25294, Miss = 25294, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 51827
	L1D_cache_core[47]: Access = 29333, Miss = 29333, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 24008
	L1D_cache_core[48]: Access = 23995, Miss = 23995, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 65361
	L1D_cache_core[49]: Access = 26561, Miss = 26561, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 49636
	L1D_cache_core[50]: Access = 26085, Miss = 26085, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 63591
	L1D_cache_core[51]: Access = 26706, Miss = 26706, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 39357
	L1D_cache_core[52]: Access = 23743, Miss = 23743, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 72108
	L1D_cache_core[53]: Access = 25900, Miss = 25900, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 54522
	L1D_cache_core[54]: Access = 24505, Miss = 24505, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 61833
	L1D_cache_core[55]: Access = 28741, Miss = 28741, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 32041
	L1D_cache_core[56]: Access = 27390, Miss = 27390, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 44826
	L1D_cache_core[57]: Access = 25513, Miss = 25513, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 60248
	L1D_cache_core[58]: Access = 23984, Miss = 23984, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 66363
	L1D_cache_core[59]: Access = 24781, Miss = 24781, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 51626
	L1D_total_cache_accesses = 782033
	L1D_total_cache_misses = 782033
	L1D_total_cache_miss_rate = 1.0000
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 1616311
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.004
L1C_cache:
	L1C_total_cache_accesses = 491689
	L1C_total_cache_misses = 6667
	L1C_total_cache_miss_rate = 0.0136
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 71059
L1T_cache:
	L1T_total_cache_accesses = 2375010
	L1T_total_cache_misses = 886012
	L1T_total_cache_miss_rate = 0.3731
	L1T_total_cache_pending_hits = 1488998
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 733215
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 1520281
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 485022
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 6667
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 71059
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 1488998
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 886012
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 48818
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 96030
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 5746927
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 20200
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
1086, 631, 1087, 631, 973, 631, 1006, 631, 661, 631, 664, 631, 631, 546, 631, 284, 631, 208, 631, 51, 631, 32, 631, 19, 631, 32, 631, 11, 631, 19, 631, 11, 
shader 0 total_cycles, active_cycles, idle cycles = 3040684, 8393, 3032291 
shader 1 total_cycles, active_cycles, idle cycles = 3040684, 8679, 3032005 
shader 2 total_cycles, active_cycles, idle cycles = 3040684, 8201, 3032483 
shader 3 total_cycles, active_cycles, idle cycles = 3040684, 9505, 3031178 
shader 4 total_cycles, active_cycles, idle cycles = 3040684, 7708, 3032975 
shader 5 total_cycles, active_cycles, idle cycles = 3040684, 9301, 3031382 
shader 6 total_cycles, active_cycles, idle cycles = 3040684, 8866, 3031817 
shader 7 total_cycles, active_cycles, idle cycles = 3040684, 9507, 3031177 
shader 8 total_cycles, active_cycles, idle cycles = 3040684, 8637, 3032046 
shader 9 total_cycles, active_cycles, idle cycles = 3040684, 9816, 3030867 
shader 10 total_cycles, active_cycles, idle cycles = 3040684, 9131, 3031553 
shader 11 total_cycles, active_cycles, idle cycles = 3040684, 9573, 3031110 
shader 12 total_cycles, active_cycles, idle cycles = 3040684, 8774, 3031910 
shader 13 total_cycles, active_cycles, idle cycles = 3040684, 10088, 3030596 
shader 14 total_cycles, active_cycles, idle cycles = 3040684, 9887, 3030796 
shader 15 total_cycles, active_cycles, idle cycles = 3040684, 10391, 3030292 
shader 16 total_cycles, active_cycles, idle cycles = 3040684, 8927, 3031756 
shader 17 total_cycles, active_cycles, idle cycles = 3040684, 9296, 3031388 
shader 18 total_cycles, active_cycles, idle cycles = 3040684, 9514, 3031170 
shader 19 total_cycles, active_cycles, idle cycles = 3040684, 9768, 3030916 
shader 20 total_cycles, active_cycles, idle cycles = 3040684, 9515, 3031168 
shader 21 total_cycles, active_cycles, idle cycles = 3040684, 9603, 3031081 
shader 22 total_cycles, active_cycles, idle cycles = 3040684, 9079, 3031604 
shader 23 total_cycles, active_cycles, idle cycles = 3040684, 10329, 3030354 
shader 24 total_cycles, active_cycles, idle cycles = 3040684, 9504, 3031179 
shader 25 total_cycles, active_cycles, idle cycles = 3040684, 9452, 3031232 
shader 26 total_cycles, active_cycles, idle cycles = 3040684, 10072, 3030611 
shader 27 total_cycles, active_cycles, idle cycles = 3040684, 10096, 3030588 
shader 28 total_cycles, active_cycles, idle cycles = 3040684, 9926, 3030758 
shader 29 total_cycles, active_cycles, idle cycles = 3040684, 9157, 3031526 
shader 30 total_cycles, active_cycles, idle cycles = 3040684, 171354, 2869330 
shader 31 total_cycles, active_cycles, idle cycles = 3040684, 180950, 2859733 
shader 32 total_cycles, active_cycles, idle cycles = 3040684, 179760, 2860923 
shader 33 total_cycles, active_cycles, idle cycles = 3040684, 180510, 2860174 
shader 34 total_cycles, active_cycles, idle cycles = 3040684, 169858, 2870825 
shader 35 total_cycles, active_cycles, idle cycles = 3040684, 184300, 2856383 
shader 36 total_cycles, active_cycles, idle cycles = 3040684, 170082, 2870602 
shader 37 total_cycles, active_cycles, idle cycles = 3040684, 184045, 2856638 
shader 38 total_cycles, active_cycles, idle cycles = 3040684, 171312, 2869371 
shader 39 total_cycles, active_cycles, idle cycles = 3040684, 185638, 2855045 
shader 40 total_cycles, active_cycles, idle cycles = 3040684, 159349, 2881335 
shader 41 total_cycles, active_cycles, idle cycles = 3040684, 190671, 2850012 
shader 42 total_cycles, active_cycles, idle cycles = 3040684, 177147, 2863537 
shader 43 total_cycles, active_cycles, idle cycles = 3040684, 161801, 2878883 
shader 44 total_cycles, active_cycles, idle cycles = 3040684, 164980, 2875704 
shader 45 total_cycles, active_cycles, idle cycles = 3040684, 173398, 2867286 
shader 46 total_cycles, active_cycles, idle cycles = 3040684, 170062, 2870622 
shader 47 total_cycles, active_cycles, idle cycles = 3040684, 197021, 2843662 
shader 48 total_cycles, active_cycles, idle cycles = 3040684, 160559, 2880124 
shader 49 total_cycles, active_cycles, idle cycles = 3040684, 179047, 2861636 
shader 50 total_cycles, active_cycles, idle cycles = 3040684, 175345, 2865338 
shader 51 total_cycles, active_cycles, idle cycles = 3040684, 179587, 2861096 
shader 52 total_cycles, active_cycles, idle cycles = 3040684, 159526, 2881157 
shader 53 total_cycles, active_cycles, idle cycles = 3040684, 173918, 2866766 
shader 54 total_cycles, active_cycles, idle cycles = 3040684, 165074, 2875610 
shader 55 total_cycles, active_cycles, idle cycles = 3040684, 193345, 2847338 
shader 56 total_cycles, active_cycles, idle cycles = 3040684, 184228, 2856456 
shader 57 total_cycles, active_cycles, idle cycles = 3040684, 171509, 2869174 
shader 58 total_cycles, active_cycles, idle cycles = 3040684, 161268, 2879415 
shader 59 total_cycles, active_cycles, idle cycles = 3040684, 165825, 2874858 
warps_exctd_sm 0 = 704 
warps_exctd_sm 1 = 704 
warps_exctd_sm 2 = 704 
warps_exctd_sm 3 = 800 
warps_exctd_sm 4 = 672 
warps_exctd_sm 5 = 736 
warps_exctd_sm 6 = 704 
warps_exctd_sm 7 = 896 
warps_exctd_sm 8 = 704 
warps_exctd_sm 9 = 896 
warps_exctd_sm 10 = 768 
warps_exctd_sm 11 = 864 
warps_exctd_sm 12 = 704 
warps_exctd_sm 13 = 896 
warps_exctd_sm 14 = 896 
warps_exctd_sm 15 = 960 
warps_exctd_sm 16 = 800 
warps_exctd_sm 17 = 800 
warps_exctd_sm 18 = 864 
warps_exctd_sm 19 = 896 
warps_exctd_sm 20 = 896 
warps_exctd_sm 21 = 896 
warps_exctd_sm 22 = 800 
warps_exctd_sm 23 = 960 
warps_exctd_sm 24 = 864 
warps_exctd_sm 25 = 832 
warps_exctd_sm 26 = 992 
warps_exctd_sm 27 = 1024 
warps_exctd_sm 28 = 928 
warps_exctd_sm 29 = 800 
warps_exctd_sm 30 = 24000 
warps_exctd_sm 31 = 24608 
warps_exctd_sm 32 = 24352 
warps_exctd_sm 33 = 24384 
warps_exctd_sm 34 = 23520 
warps_exctd_sm 35 = 24864 
warps_exctd_sm 36 = 23616 
warps_exctd_sm 37 = 25056 
warps_exctd_sm 38 = 23872 
warps_exctd_sm 39 = 25056 
warps_exctd_sm 40 = 21824 
warps_exctd_sm 41 = 25600 
warps_exctd_sm 42 = 24192 
warps_exctd_sm 43 = 22048 
warps_exctd_sm 44 = 22880 
warps_exctd_sm 45 = 23840 
warps_exctd_sm 46 = 23648 
warps_exctd_sm 47 = 26240 
warps_exctd_sm 48 = 22112 
warps_exctd_sm 49 = 24672 
warps_exctd_sm 50 = 24288 
warps_exctd_sm 51 = 23808 
warps_exctd_sm 52 = 22080 
warps_exctd_sm 53 = 23872 
warps_exctd_sm 54 = 22816 
warps_exctd_sm 55 = 25728 
warps_exctd_sm 56 = 25088 
warps_exctd_sm 57 = 23168 
warps_exctd_sm 58 = 22144 
warps_exctd_sm 59 = 22240 
gpgpu_n_tot_thrd_icount = 353414080
gpgpu_n_tot_w_icount = 11044190
gpgpu_n_stall_shd_mem = 109344143
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 2523545
gpgpu_n_mem_write_global = 48818
gpgpu_n_mem_texture = 886012
gpgpu_n_mem_const = 4251
gpgpu_n_load_insn  = 25229056
gpgpu_n_store_insn = 715616
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 11337568
gpgpu_n_const_mem_insn = 12053184
gpgpu_n_param_mem_insn = 3680864
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 71059
gpgpu_stall_shd_mem[c_mem][bk_conf] = 71059
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 92655931
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:163866557	W0_Idle:37380429	W0_Scoreboard:152590732	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:11044362
Warp Occupancy Distribution:
Stall:147773147	W0_Idle:32591600	W0_Scoreboard:1514887	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:561406
Warp Occupancy Distribution:
Stall:16093410	W0_Idle:4788829	W0_Scoreboard:151075845	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:10482956
warp_utilization0: 0.030268
warp_utilization1: 0.003077
warp_utilization2: 0.057459
traffic_breakdown_coretomem[CONST_ACC_R] = 34008 {8:4251,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 5865720 {8:733215,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 4531120 {40:17237,72:7084,136:24497,}
traffic_breakdown_coretomem[GLOBAL_ATOMIC] = 72156848 {40:1782235,72:3648,136:4447,}
traffic_breakdown_coretomem[INST_ACC_R] = 24720 {8:3090,}
traffic_breakdown_coretomem[TEXTURE_ACC_R] = 7088096 {8:886012,}
traffic_breakdown_memtocore[CONST_ACC_R] = 306072 {72:4251,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 99717240 {136:733215,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 390544 {8:48818,}
traffic_breakdown_memtocore[GLOBAL_ATOMIC] = 72135408 {40:1781699,72:3648,136:4447,}
traffic_breakdown_memtocore[INST_ACC_R] = 420240 {136:3090,}
traffic_breakdown_memtocore[TEXTURE_ACC_R] = 120497632 {136:886012,}
maxmrqlatency = 939 
maxdqlatency = 0 
maxmflatency = 10057 
averagemflatency = 874 
averagemflatency_1 = 900 
averagemflatency_2= 846 
averagemrqlatency_1 = 66 
averagemrqlatency_2 = 71 
max_icnt2mem_latency = 9434 
max_icnt2sh_latency = 3040683 
mrq_lat_table:1116548 	40271 	72226 	136989 	324773 	554865 	732926 	575380 	153585 	4403 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	28092 	29744 	36951 	180956 	612051 	1455442 	1015719 	100881 	2221 	32 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	264013 	167678 	366760 	250369 	351403 	700937 	907496 	419939 	35735 	1125 	20 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	2092523 	1156361 	156626 	7655 	106 	0 	0 	0 	0 	0 	0 	0 	180 	768 	3490 	4438 	8876 	15490 	15576 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1 	12 	5843 	224 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        32        32        32        32        32        32        32        32        32        32         9         9        12        10        12        10 
dram[1]:        24        32        32        32        32        32        32        30        32        24        10        10        12        12         9        12 
dram[2]:        32        24        32        32        32        32        32        30        32        19         8         9         8        10        15        11 
dram[3]:        32        20        28        30        32        30        32        28        30        22         8         8         9        11        11        11 
dram[4]:        32        32        32        32        32        32        32        28        28        28        10         8        11        12        10        11 
dram[5]:        32        24        32        32        32        32        32        26        28        22         9        10         8        12        10        11 
maximum service time to same row:
dram[0]:      1247      1423      1295      1326      1201      1581      1270      1489      1602      1458      2180      2291      2175      2301      2487      2177 
dram[1]:      1071      1363      1481      1400      1448      1292      1409      1184      1341      1457      2449      2343      2589      2115      2439      2044 
dram[2]:      1409      1004      1281      1694      1156      1503      1330      1414      1651      1457      2269      2594      2391      2454      2235      2451 
dram[3]:      1576      1457      1232      1251      1381      1192      1369      1237      1374      1280      2372      2604      2338      2306      2371      2412 
dram[4]:      1327      1121      1477      1294      1349      1163      1303      1303      1156      1505      2269      2122      2269      2216      2276      2213 
dram[5]:      1348      1450      1194      1334      1118      1314      1421      1265      1140      1310      2029      2287      2082      2281      2285      2282 
average row accesses per activate:
dram[0]:  1.188319  1.161597  1.160368  1.162224  1.169492  1.155431  1.175676  1.168530  1.159640  1.144304  1.158497  1.159469  1.173613  1.158567  1.179661  1.166808 
dram[1]:  1.156569  1.157368  1.159885  1.157248  1.154324  1.158098  1.162756  1.166977  1.151763  1.151522  1.152428  1.154476  1.161071  1.164260  1.170969  1.175635 
dram[2]:  1.154456  1.171123  1.150790  1.172077  1.158990  1.212107  1.154932  1.188178  1.140270  1.147891  1.146132  1.156416  1.163736  1.176974  1.165343  1.192615 
dram[3]:  1.151857  1.157270  1.162081  1.158746  1.151941  1.163628  1.158539  1.174183  1.136913  1.148122  1.161887  1.157219  1.156642  1.159266  1.174313  1.182433 
dram[4]:  1.167028  1.162241  1.165920  1.159527  1.158585  1.165814  1.177348  1.162296  1.141990  1.142169  1.204753  1.153792  1.161449  1.162412  1.183613  1.181519 
dram[5]:  1.159446  1.164456  1.162190  1.161117  1.150072  1.159002  1.158382  1.170765  1.146802  1.149253  1.150674  1.151533  1.164200  1.161137  1.167439  1.188442 
average row locality = 3711966/3191416 = 1.163109
average row locality_1 = 2742088/2402368 = 1.141410
average row locality_2 = 969878/789048 = 1.229175
average row locality_3 = 0/0 = -nan
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:     26931     24063     23700     22878     26161     24178     26135     24836     25494     23023     23440     22649     24574     22663     24906     23758 
dram[1]:     23820     22533     23711     22508     24253     24077     24763     24604     23971     23478     21976     21923     22661     22683     23912     23710 
dram[2]:     24346     25756     22788     24818     25233     28934     24471     26989     23499     24545     22350     23801     23566     25296     23108     25894 
dram[3]:     22337     23215     23503     23343     23861     25277     24246     25771     22793     23364     22911     22195     22698     22533     23908     24270 
dram[4]:     25124     23780     25297     23280     25587     25465     26714     24563     24225     23148     26913     22590     23727     22806     25515     24626 
dram[5]:     23424     23252     23938     23451     24239     24777     24294     25245     23840     23240     22511     21388     23479     22131     23283     24758 
total reads: 2306201
bank skew: 28934/21388 = 1.35
chip skew: 395394/374583 = 1.06
number of total write accesses:
dram[0]:     16937     14244     13390     12572     15156     13447     15578     14457     16512     14144     15769     15021     16648     14721     15915     14749 
dram[1]:     13921     12732     13403     12221     13484     13362     14292     14205     15068     14590     14353     14322     14722     14734     14916     14678 
dram[2]:     14402     15686     12547     14287     14423     17884     14128     16471     14594     15623     14694     16153     15618     17317     14162     16804 
dram[3]:     12547     13342     13199     12913     13207     14483     13790     15262     13903     14516     15295     14594     14789     14568     14897     15215 
dram[4]:     15212     13865     14785     12910     14698     14635     16166     14174     15273     14324     19272     14961     15782     14855     16455     15535 
dram[5]:     13671     13351     13574     13094     13432     14009     13834     14842     14872     14390     14902     13804     15531     14158     14242     15675 
total reads: 1405859
bank skew: 19272/12221 = 1.58
chip skew: 244793/225003 = 1.09
average mf latency per bank:
dram[0]:        962       890      1006       950       903       854       797       742       708       642       687       624       747       684       852       779
dram[1]:        830       878       865       930       820       833       697       725       603       624       577       588       630       645       719       747
dram[2]:        941      1240      1009      1255       909      1746       782      1045       681       910       668       892       730       999       841      1110
dram[3]:        874       838       902       890       831       833       708       695       604       598       581       576       640       635       747       751
dram[4]:       1100       947      1107       991      1030       904       899       773       795       671       856       663       843       731       952       853
dram[5]:        830       856       873       898       794       834       696       728       604       622       582       589       637       652       725       755
maximum mf latency per bank:
dram[0]:       6708      6885      8333      6919      9657      7104      9111      5389      6515      7270      9704      6918      6867      9588      7463      6175
dram[1]:       6441      6736      9964      7753      6931      7684      6645      6978      6191      6753      6870      7643      9590      8143      8657      6335
dram[2]:       9026      9295      7236      8161      8259      7978     10057      7705      7023      6814      8006      8313      6147      7989      6687      6002
dram[3]:       8510      7093      7558      6393      8890      8869      6191      6832      6383      5593      7167      7883      5610      5709      6859      5563
dram[4]:       7601      5876      8275      9716      9430      5662      4932      5305      6918      7664      7111      8463      8075      7473      8658      8139
dram[5]:       7154      7930      8894      7852      9480      7413      8553      7037      6459      6062      8399      9796      8874      8582      5144      6743
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4013702 n_nop=1680204 n_act=539377 n_pre=539364 n_req=394663 n_req_1=232595 n_req_2=162068 n_req_3=0 n_rd=778754 n_write=476003 bw_util=0.3921 bw_util_1=0.2318 bw_util_2=0.1603 bw_util_3=0 blp=10.460180 blp_1= 3.858591 blp_2= 2.765787 blp_3= -nan
 n_activity=4005178 dram_eff=0.3929 dram_eff_1=0.2323 dram_eff_2=0.1606 dram_eff_3=0
bk0: 53862a 1346539i bk1: 48126a 1586122i bk2: 47400a 1638135i bk3: 45753a 1693544i bk4: 52322a 1279372i bk5: 48354a 1465252i bk6: 52269a 1162072i bk7: 49670a 1246742i bk8: 50982a 1395934i bk9: 46046a 1610945i bk10: 46878a 1423306i bk11: 45298a 1457000i bk12: 49148a 1208549i bk13: 45318a 1404417i bk14: 49812a 1178244i bk15: 47516a 1287528i 
bw_dist = 0.232	0.160	0.000	0.606	0.002
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=14.5555
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4013702 n_nop=1783124 n_act=516976 n_pre=516963 n_req=379732 n_req_1=218279 n_req_2=161453 n_req_3=0 n_rd=749140 n_write=447499 bw_util=0.3772 bw_util_1=0.2175 bw_util_2=0.1597 bw_util_3=0 blp=9.836510 blp_1= 3.701466 blp_2= 2.733690 blp_3= -nan
 n_activity=3978812 dram_eff=0.3805 dram_eff_1=0.2194 dram_eff_2=0.1611 dram_eff_3=0
bk0: 47638a 1742188i bk1: 45064a 1835748i bk2: 47422a 1704353i bk3: 45016a 1804599i bk4: 48504a 1575929i bk5: 48154a 1554297i bk6: 49518a 1399396i bk7: 49206a 1370481i bk8: 47942a 1627088i bk9: 46954a 1619618i bk10: 43950a 1663848i bk11: 43842a 1627459i bk12: 45322a 1517030i bk13: 45366a 1476505i bk14: 47822a 1394344i bk15: 47420a 1381428i 
bw_dist = 0.218	0.160	0.000	0.614	0.009
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=12.7781
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4013702 n_nop=1638386 n_act=548768 n_pre=548758 n_req=400663 n_req_1=238095 n_req_2=162568 n_req_3=0 n_rd=790748 n_write=487042 bw_util=0.398 bw_util_1=0.2373 bw_util_2=0.1608 bw_util_3=0 blp=10.727057 blp_1= 3.903339 blp_2= 2.795057 blp_3= -nan
 n_activity=4009816 dram_eff=0.3984 dram_eff_1=0.2375 dram_eff_2=0.1609 dram_eff_3=0
bk0: 48688a 1597511i bk1: 51506a 1389841i bk2: 45574a 1710202i bk3: 49632a 1453602i bk4: 50464a 1356022i bk5: 57862a 875744i bk6: 48942a 1289840i bk7: 53978a 951524i bk8: 46998a 1607648i bk9: 49088a 1422133i bk10: 44696a 1540302i bk11: 47600a 1309015i bk12: 47130a 1325267i bk13: 50588a 1039189i bk14: 46216a 1376110i bk15: 51786a 979521i 
bw_dist = 0.237	0.161	0.000	0.601	0.001
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=15.4355
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4013702 n_nop=1771483 n_act=519649 n_pre=519636 n_req=381355 n_req_1=219841 n_req_2=161514 n_req_3=0 n_rd=752418 n_write=450516 bw_util=0.3788 bw_util_1=0.2191 bw_util_2=0.1597 bw_util_3=0 blp=9.902150 blp_1= 3.720520 blp_2= 2.724949 blp_3= -nan
 n_activity=3983530 dram_eff=0.3817 dram_eff_1=0.2207 dram_eff_2=0.1609 dram_eff_3=0
bk0: 44674a 1909361i bk1: 46428a 1761131i bk2: 47004a 1726939i bk3: 46684a 1708506i bk4: 47716a 1603894i bk5: 50554a 1393009i bk6: 48490a 1454178i bk7: 51542a 1229020i bk8: 45584a 1740752i bk9: 46726a 1636882i bk10: 45818a 1535889i bk11: 44388a 1591308i bk12: 45390a 1511176i bk13: 45064a 1486197i bk14: 47816a 1374258i bk15: 48540a 1305549i 
bw_dist = 0.219	0.160	0.000	0.614	0.008
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=12.9949
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4013702 n_nop=1652560 n_act=545579 n_pre=545571 n_req=398602 n_req_1=236222 n_req_2=162380 n_req_3=0 n_rd=786682 n_write=483310 bw_util=0.396 bw_util_1=0.2354 bw_util_2=0.1606 bw_util_3=0 blp=10.652132 blp_1= 3.903949 blp_2= 2.786549 blp_3= -nan
 n_activity=4008691 dram_eff=0.3965 dram_eff_1=0.2357 dram_eff_2=0.1608 dram_eff_3=0
bk0: 50248a 1522425i bk1: 47560a 1621871i bk2: 50594a 1448688i bk3: 46560a 1632004i bk4: 51172a 1312742i bk5: 50924a 1270023i bk6: 53428a 1048221i bk7: 49126a 1264289i bk8: 48450a 1528681i bk9: 46292a 1586661i bk10: 53822a 984134i bk11: 45174a 1441053i bk12: 47452a 1294447i bk13: 45610a 1372443i bk14: 51020a 1076401i bk15: 49250a 1149396i 
bw_dist = 0.235	0.161	0.000	0.603	0.001
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=15.1719
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4013702 n_nop=1764900 n_act=521038 n_pre=521024 n_req=382358 n_req_1=220688 n_req_2=161670 n_req_3=0 n_rd=754471 n_write=452269 bw_util=0.3798 bw_util_1=0.2199 bw_util_2=0.1599 bw_util_3=0 blp=9.945761 blp_1= 3.734957 blp_2= 2.730058 blp_3= -nan
 n_activity=3986832 dram_eff=0.3824 dram_eff_1=0.2214 dram_eff_2=0.161 dram_eff_3=0
bk0: 46846a 1766429i bk1: 46500a 1749443i bk2: 47874a 1656168i bk3: 46902a 1663888i bk4: 48473a 1568149i bk5: 49554a 1448719i bk6: 48586a 1441343i bk7: 50488a 1284122i bk8: 47676a 1636050i bk9: 46480a 1631170i bk10: 45020a 1576076i bk11: 42774a 1676160i bk12: 46958a 1411457i bk13: 44262a 1543624i bk14: 46564a 1458148i bk15: 49514a 1237133i 
bw_dist = 0.220	0.160	0.000	0.613	0.007
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=13.0698

========= L2 cache stats =========
L2_cache_bank[0]: Access = 297761, Miss = 201351, Miss_rate = 0.676, Pending_hits = 4226, Reservation_fails = 153219
L2_cache_bank[1]: Access = 278569, Miss = 188066, Miss_rate = 0.675, Pending_hits = 3153, Reservation_fails = 83072
L2_cache_bank[2]: Access = 285003, Miss = 189081, Miss_rate = 0.663, Pending_hits = 2974, Reservation_fails = 82472
L2_cache_bank[3]: Access = 278617, Miss = 185528, Miss_rate = 0.666, Pending_hits = 2782, Reservation_fails = 76784
L2_cache_bank[4]: Access = 280939, Miss = 189367, Miss_rate = 0.674, Pending_hits = 3333, Reservation_fails = 69006
L2_cache_bank[5]: Access = 319804, Miss = 206046, Miss_rate = 0.644, Pending_hits = 4474, Reservation_fails = 208427
L2_cache_bank[6]: Access = 280217, Miss = 186257, Miss_rate = 0.665, Pending_hits = 2928, Reservation_fails = 66245
L2_cache_bank[7]: Access = 289222, Miss = 189968, Miss_rate = 0.657, Pending_hits = 3129, Reservation_fails = 81157
L2_cache_bank[8]: Access = 298586, Miss = 203116, Miss_rate = 0.680, Pending_hits = 4383, Reservation_fails = 166465
L2_cache_bank[9]: Access = 286150, Miss = 190267, Miss_rate = 0.665, Pending_hits = 3527, Reservation_fails = 85889
L2_cache_bank[10]: Access = 282882, Miss = 189021, Miss_rate = 0.668, Pending_hits = 3010, Reservation_fails = 64227
L2_cache_bank[11]: Access = 287674, Miss = 188256, Miss_rate = 0.654, Pending_hits = 3282, Reservation_fails = 81478
Cache L2_bank_000:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 297761, Miss = 201351 (0.676), PendingHit = 4226 (0.0142)
Cache L2_bank_001:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 278569, Miss = 188066 (0.675), PendingHit = 3153 (0.0113)
Cache L2_bank_002:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 285003, Miss = 189081 (0.663), PendingHit = 2974 (0.0104)
Cache L2_bank_003:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 278617, Miss = 185528 (0.666), PendingHit = 2782 (0.00999)
Cache L2_bank_004:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 280939, Miss = 189367 (0.674), PendingHit = 3333 (0.0119)
Cache L2_bank_005:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 319804, Miss = 206046 (0.644), PendingHit = 4474 (0.014)
Cache L2_bank_006:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 280217, Miss = 186257 (0.665), PendingHit = 2928 (0.0104)
Cache L2_bank_007:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 289222, Miss = 189968 (0.657), PendingHit = 3129 (0.0108)
Cache L2_bank_008:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 298586, Miss = 203116 (0.68), PendingHit = 4383 (0.0147)
Cache L2_bank_009:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 286150, Miss = 190267 (0.665), PendingHit = 3527 (0.0123)
Cache L2_bank_010:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 282882, Miss = 189021 (0.668), PendingHit = 3010 (0.0106)
Cache L2_bank_011:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 287674, Miss = 188256 (0.654), PendingHit = 3282 (0.0114)
L2 Cache Total Miss Rate = 0.666
Stream 1: L2 Cache Miss Rate = 0.762
Stream 2: L2 Cache Miss Rate = 0.562
Stream 1: Accesses  = 1792442
Stream 1: Misses  = 1365843
Stream 2: Accesses  = 1672982
Stream 2: Misses  = 940481
Stream 1+2: Accesses  = 3465424
Stream 1+2: Misses  = 2306324
Total Accesses  = 3465424
MPKI-CORES
CORE_L2MPKI_0	70.480
CORE_L2MPKI_1	74.828
CORE_L2MPKI_2	70.114
CORE_L2MPKI_3	74.909
CORE_L2MPKI_4	72.527
CORE_L2MPKI_5	76.852
CORE_L2MPKI_6	73.570
CORE_L2MPKI_7	76.858
CORE_L2MPKI_8	73.561
CORE_L2MPKI_9	76.856
CORE_L2MPKI_10	74.646
CORE_L2MPKI_11	76.974
CORE_L2MPKI_12	77.626
CORE_L2MPKI_13	78.231
CORE_L2MPKI_14	76.137
CORE_L2MPKI_15	78.692
CORE_L2MPKI_16	75.387
CORE_L2MPKI_17	77.175
CORE_L2MPKI_18	75.400
CORE_L2MPKI_19	78.550
CORE_L2MPKI_20	76.081
CORE_L2MPKI_21	78.354
CORE_L2MPKI_22	75.165
CORE_L2MPKI_23	78.697
CORE_L2MPKI_24	76.071
CORE_L2MPKI_25	80.865
CORE_L2MPKI_26	77.995
CORE_L2MPKI_27	78.009
CORE_L2MPKI_28	76.276
CORE_L2MPKI_29	78.517
CORE_L2MPKI_30	2.850
CORE_L2MPKI_31	2.806
CORE_L2MPKI_32	2.732
CORE_L2MPKI_33	2.794
CORE_L2MPKI_34	2.807
CORE_L2MPKI_35	2.799
CORE_L2MPKI_36	2.854
CORE_L2MPKI_37	2.787
CORE_L2MPKI_38	2.872
CORE_L2MPKI_39	2.719
CORE_L2MPKI_40	3.050
CORE_L2MPKI_41	2.792
CORE_L2MPKI_42	2.835
CORE_L2MPKI_43	3.053
CORE_L2MPKI_44	2.857
CORE_L2MPKI_45	2.775
CORE_L2MPKI_46	2.834
CORE_L2MPKI_47	2.700
CORE_L2MPKI_48	2.923
CORE_L2MPKI_49	2.767
CORE_L2MPKI_50	2.793
CORE_L2MPKI_51	2.848
CORE_L2MPKI_52	2.913
CORE_L2MPKI_53	2.808
CORE_L2MPKI_54	2.978
CORE_L2MPKI_55	2.782
CORE_L2MPKI_56	2.690
CORE_L2MPKI_57	2.824
CORE_L2MPKI_58	2.883
CORE_L2MPKI_59	3.013
Avg_MPKI_Stream1= 76.180
Avg_MPKI_Stream2= 2.838
MISSES-CORES
CORE_MISSES_0	37714
CORE_MISSES_1	41415
CORE_MISSES_2	36661
CORE_MISSES_3	45415
CORE_MISSES_4	35644
CORE_MISSES_5	45590
CORE_MISSES_6	41597
CORE_MISSES_7	46587
CORE_MISSES_8	40516
CORE_MISSES_9	48106
CORE_MISSES_10	43469
CORE_MISSES_11	46995
CORE_MISSES_12	43431
CORE_MISSES_13	50331
CORE_MISSES_14	48009
CORE_MISSES_15	52148
CORE_MISSES_16	42914
CORE_MISSES_17	45752
CORE_MISSES_18	45742
CORE_MISSES_19	48925
CORE_MISSES_20	46162
CORE_MISSES_21	47978
CORE_MISSES_22	43519
CORE_MISSES_23	51839
CORE_MISSES_24	46110
CORE_MISSES_25	48752
CORE_MISSES_26	50119
CORE_MISSES_27	50245
CORE_MISSES_28	48299
CORE_MISSES_29	45859
CORE_MISSES_30	30909
CORE_MISSES_31	32153
CORE_MISSES_32	31095
CORE_MISSES_33	31943
CORE_MISSES_34	30184
CORE_MISSES_35	32666
CORE_MISSES_36	30732
CORE_MISSES_37	32477
CORE_MISSES_38	31147
CORE_MISSES_39	31966
CORE_MISSES_40	30770
CORE_MISSES_41	33716
CORE_MISSES_42	31796
CORE_MISSES_43	31282
CORE_MISSES_44	29837
CORE_MISSES_45	30469
CORE_MISSES_46	30510
CORE_MISSES_47	33697
CORE_MISSES_48	29715
CORE_MISSES_49	31368
CORE_MISSES_50	31009
CORE_MISSES_51	32397
CORE_MISSES_52	29423
CORE_MISSES_53	30919
CORE_MISSES_54	31117
CORE_MISSES_55	34061
CORE_MISSES_56	31375
CORE_MISSES_57	30669
CORE_MISSES_58	29436
CORE_MISSES_59	31643
L2_MISSES = 2306324
L2_total_cache_accesses = 3465424
L2_total_cache_misses = 2306324
L2_total_cache_miss_rate = 0.6655
L2_total_cache_pending_hits = 41201
L2_total_cache_reservation_fails = 1218441
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 410097
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 16357
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 2096799
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 1097126
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 3316
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 352
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 583
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4875
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 684144
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 21749
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 180119
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 92780
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 17646
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 2548
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 28624
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 14192
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 2696
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 195
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 199
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 9468
L2_cache_data_port_util = 0.237
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=11769733
icnt_total_pkts_simt_to_mem=5402428
statistics from finished app 2
-------------------------------------------------
gpu_ipc_1 =       4.9102
gpu_ipc_2 =     110.1231
gpu_tot_sim_cycle_stream_1 = 3040683
gpu_tot_sim_cycle_stream_2 = 3040662
gpu_sim_insn_1 = 14930336
gpu_sim_insn_2 = 334847136
gpu_sim_cycle = 3040684
gpu_sim_insn = 349777472
gpu_ipc =     115.0325
gpu_tot_sim_cycle = 3040684
gpu_tot_sim_insn = 349777472
gpu_tot_ipc =     115.0325
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 10947406
gpu_stall_icnt2sh    = 3152667
gpu_total_sim_rate=97949

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 5767127
	L1I_total_cache_misses = 20200
	L1I_total_cache_miss_rate = 0.0035
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 76, Miss = 76, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 549
	L1D_cache_core[1]: Access = 76, Miss = 76, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 747
	L1D_cache_core[2]: Access = 76, Miss = 76, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 687
	L1D_cache_core[3]: Access = 76, Miss = 76, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 394
	L1D_cache_core[4]: Access = 72, Miss = 72, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 638
	L1D_cache_core[5]: Access = 76, Miss = 76, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 678
	L1D_cache_core[6]: Access = 76, Miss = 76, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 719
	L1D_cache_core[7]: Access = 80, Miss = 80, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 787
	L1D_cache_core[8]: Access = 76, Miss = 76, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 730
	L1D_cache_core[9]: Access = 82, Miss = 82, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 799
	L1D_cache_core[10]: Access = 76, Miss = 76, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 887
	L1D_cache_core[11]: Access = 76, Miss = 76, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 732
	L1D_cache_core[12]: Access = 76, Miss = 76, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 762
	L1D_cache_core[13]: Access = 80, Miss = 80, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 855
	L1D_cache_core[14]: Access = 80, Miss = 80, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 882
	L1D_cache_core[15]: Access = 80, Miss = 80, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 711
	L1D_cache_core[16]: Access = 76, Miss = 76, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 912
	L1D_cache_core[17]: Access = 76, Miss = 76, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 798
	L1D_cache_core[18]: Access = 76, Miss = 76, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 818
	L1D_cache_core[19]: Access = 80, Miss = 80, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1000
	L1D_cache_core[20]: Access = 80, Miss = 80, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 869
	L1D_cache_core[21]: Access = 80, Miss = 80, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 912
	L1D_cache_core[22]: Access = 76, Miss = 76, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 910
	L1D_cache_core[23]: Access = 80, Miss = 80, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 945
	L1D_cache_core[24]: Access = 76, Miss = 76, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 905
	L1D_cache_core[25]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1027
	L1D_cache_core[26]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 856
	L1D_cache_core[27]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 918
	L1D_cache_core[28]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 935
	L1D_cache_core[29]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 913
	L1D_cache_core[30]: Access = 25487, Miss = 25487, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 59271
	L1D_cache_core[31]: Access = 26851, Miss = 26851, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 56822
	L1D_cache_core[32]: Access = 26684, Miss = 26684, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 46691
	L1D_cache_core[33]: Access = 26842, Miss = 26842, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 44760
	L1D_cache_core[34]: Access = 25275, Miss = 25275, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 60048
	L1D_cache_core[35]: Access = 27359, Miss = 27359, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 41047
	L1D_cache_core[36]: Access = 25414, Miss = 25414, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 67114
	L1D_cache_core[37]: Access = 27312, Miss = 27312, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 42025
	L1D_cache_core[38]: Access = 25516, Miss = 25516, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 53502
	L1D_cache_core[39]: Access = 27606, Miss = 27606, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 43164
	L1D_cache_core[40]: Access = 23740, Miss = 23740, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 74410
	L1D_cache_core[41]: Access = 28397, Miss = 28397, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 44591
	L1D_cache_core[42]: Access = 26283, Miss = 26283, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 37003
	L1D_cache_core[43]: Access = 24171, Miss = 24171, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 74376
	L1D_cache_core[44]: Access = 24472, Miss = 24472, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 57313
	L1D_cache_core[45]: Access = 25839, Miss = 25839, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 52552
	L1D_cache_core[46]: Access = 25294, Miss = 25294, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 51827
	L1D_cache_core[47]: Access = 29333, Miss = 29333, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 24008
	L1D_cache_core[48]: Access = 23995, Miss = 23995, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 65361
	L1D_cache_core[49]: Access = 26561, Miss = 26561, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 49636
	L1D_cache_core[50]: Access = 26085, Miss = 26085, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 63591
	L1D_cache_core[51]: Access = 26706, Miss = 26706, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 39357
	L1D_cache_core[52]: Access = 23743, Miss = 23743, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 72108
	L1D_cache_core[53]: Access = 25900, Miss = 25900, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 54522
	L1D_cache_core[54]: Access = 24505, Miss = 24505, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 61833
	L1D_cache_core[55]: Access = 28741, Miss = 28741, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 32041
	L1D_cache_core[56]: Access = 27390, Miss = 27390, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 44826
	L1D_cache_core[57]: Access = 25513, Miss = 25513, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 60248
	L1D_cache_core[58]: Access = 23984, Miss = 23984, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 66363
	L1D_cache_core[59]: Access = 24781, Miss = 24781, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 51626
	L1D_total_cache_accesses = 782033
	L1D_total_cache_misses = 782033
	L1D_total_cache_miss_rate = 1.0000
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 1616311
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.004
L1C_cache:
	L1C_total_cache_accesses = 491689
	L1C_total_cache_misses = 6667
	L1C_total_cache_miss_rate = 0.0136
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 71059
L1T_cache:
	L1T_total_cache_accesses = 2375010
	L1T_total_cache_misses = 886012
	L1T_total_cache_miss_rate = 0.3731
	L1T_total_cache_pending_hits = 1488998
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 733215
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 1520281
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 485022
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 6667
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 71059
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 1488998
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 886012
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 48818
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 96030
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 5746927
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 20200
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
1086, 631, 1087, 631, 973, 631, 1006, 631, 661, 631, 664, 631, 631, 546, 631, 284, 631, 208, 631, 51, 631, 32, 631, 19, 631, 32, 631, 11, 631, 19, 631, 11, 
shader 0 total_cycles, active_cycles, idle cycles = 3040684, 8393, 3032291 
shader 1 total_cycles, active_cycles, idle cycles = 3040684, 8679, 3032005 
shader 2 total_cycles, active_cycles, idle cycles = 3040684, 8201, 3032483 
shader 3 total_cycles, active_cycles, idle cycles = 3040684, 9505, 3031178 
shader 4 total_cycles, active_cycles, idle cycles = 3040684, 7708, 3032975 
shader 5 total_cycles, active_cycles, idle cycles = 3040684, 9301, 3031382 
shader 6 total_cycles, active_cycles, idle cycles = 3040684, 8866, 3031817 
shader 7 total_cycles, active_cycles, idle cycles = 3040684, 9507, 3031177 
shader 8 total_cycles, active_cycles, idle cycles = 3040684, 8637, 3032046 
shader 9 total_cycles, active_cycles, idle cycles = 3040684, 9816, 3030867 
shader 10 total_cycles, active_cycles, idle cycles = 3040684, 9131, 3031553 
shader 11 total_cycles, active_cycles, idle cycles = 3040684, 9573, 3031110 
shader 12 total_cycles, active_cycles, idle cycles = 3040684, 8774, 3031910 
shader 13 total_cycles, active_cycles, idle cycles = 3040684, 10088, 3030596 
shader 14 total_cycles, active_cycles, idle cycles = 3040684, 9887, 3030796 
shader 15 total_cycles, active_cycles, idle cycles = 3040684, 10391, 3030292 
shader 16 total_cycles, active_cycles, idle cycles = 3040684, 8927, 3031756 
shader 17 total_cycles, active_cycles, idle cycles = 3040684, 9296, 3031388 
shader 18 total_cycles, active_cycles, idle cycles = 3040684, 9514, 3031170 
shader 19 total_cycles, active_cycles, idle cycles = 3040684, 9768, 3030916 
shader 20 total_cycles, active_cycles, idle cycles = 3040684, 9515, 3031168 
shader 21 total_cycles, active_cycles, idle cycles = 3040684, 9603, 3031081 
shader 22 total_cycles, active_cycles, idle cycles = 3040684, 9079, 3031604 
shader 23 total_cycles, active_cycles, idle cycles = 3040684, 10329, 3030354 
shader 24 total_cycles, active_cycles, idle cycles = 3040684, 9504, 3031179 
shader 25 total_cycles, active_cycles, idle cycles = 3040684, 9452, 3031232 
shader 26 total_cycles, active_cycles, idle cycles = 3040684, 10072, 3030611 
shader 27 total_cycles, active_cycles, idle cycles = 3040684, 10096, 3030588 
shader 28 total_cycles, active_cycles, idle cycles = 3040684, 9926, 3030758 
shader 29 total_cycles, active_cycles, idle cycles = 3040684, 9157, 3031526 
shader 30 total_cycles, active_cycles, idle cycles = 3040684, 171354, 2869330 
shader 31 total_cycles, active_cycles, idle cycles = 3040684, 180950, 2859733 
shader 32 total_cycles, active_cycles, idle cycles = 3040684, 179760, 2860923 
shader 33 total_cycles, active_cycles, idle cycles = 3040684, 180510, 2860174 
shader 34 total_cycles, active_cycles, idle cycles = 3040684, 169858, 2870825 
shader 35 total_cycles, active_cycles, idle cycles = 3040684, 184300, 2856383 
shader 36 total_cycles, active_cycles, idle cycles = 3040684, 170082, 2870602 
shader 37 total_cycles, active_cycles, idle cycles = 3040684, 184045, 2856638 
shader 38 total_cycles, active_cycles, idle cycles = 3040684, 171312, 2869371 
shader 39 total_cycles, active_cycles, idle cycles = 3040684, 185638, 2855045 
shader 40 total_cycles, active_cycles, idle cycles = 3040684, 159349, 2881335 
shader 41 total_cycles, active_cycles, idle cycles = 3040684, 190671, 2850012 
shader 42 total_cycles, active_cycles, idle cycles = 3040684, 177147, 2863537 
shader 43 total_cycles, active_cycles, idle cycles = 3040684, 161801, 2878883 
shader 44 total_cycles, active_cycles, idle cycles = 3040684, 164980, 2875704 
shader 45 total_cycles, active_cycles, idle cycles = 3040684, 173398, 2867286 
shader 46 total_cycles, active_cycles, idle cycles = 3040684, 170062, 2870622 
shader 47 total_cycles, active_cycles, idle cycles = 3040684, 197021, 2843662 
shader 48 total_cycles, active_cycles, idle cycles = 3040684, 160559, 2880124 
shader 49 total_cycles, active_cycles, idle cycles = 3040684, 179047, 2861636 
shader 50 total_cycles, active_cycles, idle cycles = 3040684, 175345, 2865338 
shader 51 total_cycles, active_cycles, idle cycles = 3040684, 179587, 2861096 
shader 52 total_cycles, active_cycles, idle cycles = 3040684, 159526, 2881157 
shader 53 total_cycles, active_cycles, idle cycles = 3040684, 173918, 2866766 
shader 54 total_cycles, active_cycles, idle cycles = 3040684, 165074, 2875610 
shader 55 total_cycles, active_cycles, idle cycles = 3040684, 193345, 2847338 
shader 56 total_cycles, active_cycles, idle cycles = 3040684, 184228, 2856456 
shader 57 total_cycles, active_cycles, idle cycles = 3040684, 171509, 2869174 
shader 58 total_cycles, active_cycles, idle cycles = 3040684, 161268, 2879415 
shader 59 total_cycles, active_cycles, idle cycles = 3040684, 165825, 2874858 
warps_exctd_sm 0 = 704 
warps_exctd_sm 1 = 704 
warps_exctd_sm 2 = 704 
warps_exctd_sm 3 = 800 
warps_exctd_sm 4 = 672 
warps_exctd_sm 5 = 736 
warps_exctd_sm 6 = 704 
warps_exctd_sm 7 = 896 
warps_exctd_sm 8 = 704 
warps_exctd_sm 9 = 896 
warps_exctd_sm 10 = 768 
warps_exctd_sm 11 = 864 
warps_exctd_sm 12 = 704 
warps_exctd_sm 13 = 896 
warps_exctd_sm 14 = 896 
warps_exctd_sm 15 = 960 
warps_exctd_sm 16 = 800 
warps_exctd_sm 17 = 800 
warps_exctd_sm 18 = 864 
warps_exctd_sm 19 = 896 
warps_exctd_sm 20 = 896 
warps_exctd_sm 21 = 896 
warps_exctd_sm 22 = 800 
warps_exctd_sm 23 = 960 
warps_exctd_sm 24 = 864 
warps_exctd_sm 25 = 832 
warps_exctd_sm 26 = 992 
warps_exctd_sm 27 = 1024 
warps_exctd_sm 28 = 928 
warps_exctd_sm 29 = 800 
warps_exctd_sm 30 = 24000 
warps_exctd_sm 31 = 24608 
warps_exctd_sm 32 = 24352 
warps_exctd_sm 33 = 24384 
warps_exctd_sm 34 = 23520 
warps_exctd_sm 35 = 24864 
warps_exctd_sm 36 = 23616 
warps_exctd_sm 37 = 25056 
warps_exctd_sm 38 = 23872 
warps_exctd_sm 39 = 25056 
warps_exctd_sm 40 = 21824 
warps_exctd_sm 41 = 25600 
warps_exctd_sm 42 = 24192 
warps_exctd_sm 43 = 22048 
warps_exctd_sm 44 = 22880 
warps_exctd_sm 45 = 23840 
warps_exctd_sm 46 = 23648 
warps_exctd_sm 47 = 26240 
warps_exctd_sm 48 = 22112 
warps_exctd_sm 49 = 24672 
warps_exctd_sm 50 = 24288 
warps_exctd_sm 51 = 23808 
warps_exctd_sm 52 = 22080 
warps_exctd_sm 53 = 23872 
warps_exctd_sm 54 = 22816 
warps_exctd_sm 55 = 25728 
warps_exctd_sm 56 = 25088 
warps_exctd_sm 57 = 23168 
warps_exctd_sm 58 = 22144 
warps_exctd_sm 59 = 22240 
gpgpu_n_tot_thrd_icount = 353414080
gpgpu_n_tot_w_icount = 11044190
gpgpu_n_stall_shd_mem = 109344143
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 2523545
gpgpu_n_mem_write_global = 48818
gpgpu_n_mem_texture = 886012
gpgpu_n_mem_const = 4251
gpgpu_n_load_insn  = 25229056
gpgpu_n_store_insn = 715616
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 11337568
gpgpu_n_const_mem_insn = 12053184
gpgpu_n_param_mem_insn = 3680864
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 71059
gpgpu_stall_shd_mem[c_mem][bk_conf] = 71059
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 92655931
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:163866557	W0_Idle:37380429	W0_Scoreboard:152590732	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:11044362
Warp Occupancy Distribution:
Stall:147773147	W0_Idle:32591600	W0_Scoreboard:1514887	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:561406
Warp Occupancy Distribution:
Stall:16093410	W0_Idle:4788829	W0_Scoreboard:151075845	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:10482956
warp_utilization0: 0.030268
warp_utilization1: 0.003077
warp_utilization2: 0.057459
traffic_breakdown_coretomem[CONST_ACC_R] = 34008 {8:4251,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 5865720 {8:733215,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 4531120 {40:17237,72:7084,136:24497,}
traffic_breakdown_coretomem[GLOBAL_ATOMIC] = 72156848 {40:1782235,72:3648,136:4447,}
traffic_breakdown_coretomem[INST_ACC_R] = 24720 {8:3090,}
traffic_breakdown_coretomem[TEXTURE_ACC_R] = 7088096 {8:886012,}
traffic_breakdown_memtocore[CONST_ACC_R] = 306072 {72:4251,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 99717240 {136:733215,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 390544 {8:48818,}
traffic_breakdown_memtocore[GLOBAL_ATOMIC] = 72135408 {40:1781699,72:3648,136:4447,}
traffic_breakdown_memtocore[INST_ACC_R] = 420240 {136:3090,}
traffic_breakdown_memtocore[TEXTURE_ACC_R] = 120497632 {136:886012,}
maxmrqlatency = 939 
maxdqlatency = 0 
maxmflatency = 10057 
averagemflatency = 874 
averagemflatency_1 = 900 
averagemflatency_2= 846 
averagemrqlatency_1 = 66 
averagemrqlatency_2 = 71 
max_icnt2mem_latency = 9434 
max_icnt2sh_latency = 3040683 
mrq_lat_table:1116548 	40271 	72226 	136989 	324773 	554865 	732926 	575380 	153585 	4403 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	28092 	29744 	36951 	180956 	612051 	1455442 	1015719 	100881 	2221 	32 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	264013 	167678 	366760 	250369 	351403 	700937 	907496 	419939 	35735 	1125 	20 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	2092523 	1156361 	156626 	7655 	106 	0 	0 	0 	0 	0 	0 	0 	180 	768 	3490 	4438 	8876 	15490 	15576 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1 	12 	5843 	224 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        32        32        32        32        32        32        32        32        32        32         9         9        12        10        12        10 
dram[1]:        24        32        32        32        32        32        32        30        32        24        10        10        12        12         9        12 
dram[2]:        32        24        32        32        32        32        32        30        32        19         8         9         8        10        15        11 
dram[3]:        32        20        28        30        32        30        32        28        30        22         8         8         9        11        11        11 
dram[4]:        32        32        32        32        32        32        32        28        28        28        10         8        11        12        10        11 
dram[5]:        32        24        32        32        32        32        32        26        28        22         9        10         8        12        10        11 
maximum service time to same row:
dram[0]:      1247      1423      1295      1326      1201      1581      1270      1489      1602      1458      2180      2291      2175      2301      2487      2177 
dram[1]:      1071      1363      1481      1400      1448      1292      1409      1184      1341      1457      2449      2343      2589      2115      2439      2044 
dram[2]:      1409      1004      1281      1694      1156      1503      1330      1414      1651      1457      2269      2594      2391      2454      2235      2451 
dram[3]:      1576      1457      1232      1251      1381      1192      1369      1237      1374      1280      2372      2604      2338      2306      2371      2412 
dram[4]:      1327      1121      1477      1294      1349      1163      1303      1303      1156      1505      2269      2122      2269      2216      2276      2213 
dram[5]:      1348      1450      1194      1334      1118      1314      1421      1265      1140      1310      2029      2287      2082      2281      2285      2282 
average row accesses per activate:
dram[0]:  1.188319  1.161597  1.160368  1.162224  1.169492  1.155431  1.175676  1.168530  1.159640  1.144304  1.158497  1.159469  1.173613  1.158567  1.179661  1.166808 
dram[1]:  1.156569  1.157368  1.159885  1.157248  1.154324  1.158098  1.162756  1.166977  1.151763  1.151522  1.152428  1.154476  1.161071  1.164260  1.170969  1.175635 
dram[2]:  1.154456  1.171123  1.150790  1.172077  1.158990  1.212107  1.154932  1.188178  1.140270  1.147891  1.146132  1.156416  1.163736  1.176974  1.165343  1.192615 
dram[3]:  1.151857  1.157270  1.162081  1.158746  1.151941  1.163628  1.158539  1.174183  1.136913  1.148122  1.161887  1.157219  1.156642  1.159266  1.174313  1.182433 
dram[4]:  1.167028  1.162241  1.165920  1.159527  1.158585  1.165814  1.177348  1.162296  1.141990  1.142169  1.204753  1.153792  1.161449  1.162412  1.183613  1.181519 
dram[5]:  1.159446  1.164456  1.162190  1.161117  1.150072  1.159002  1.158382  1.170765  1.146802  1.149253  1.150674  1.151533  1.164200  1.161137  1.167439  1.188442 
average row locality = 3711966/3191416 = 1.163109
average row locality_1 = 2742088/2402368 = 1.141410
average row locality_2 = 969878/789048 = 1.229175
average row locality_3 = 0/0 = -nan
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:     26931     24063     23700     22878     26161     24178     26135     24836     25494     23023     23440     22649     24574     22663     24906     23758 
dram[1]:     23820     22533     23711     22508     24253     24077     24763     24604     23971     23478     21976     21923     22661     22683     23912     23710 
dram[2]:     24346     25756     22788     24818     25233     28934     24471     26989     23499     24545     22350     23801     23566     25296     23108     25894 
dram[3]:     22337     23215     23503     23343     23861     25277     24246     25771     22793     23364     22911     22195     22698     22533     23908     24270 
dram[4]:     25124     23780     25297     23280     25587     25465     26714     24563     24225     23148     26913     22590     23727     22806     25515     24626 
dram[5]:     23424     23252     23938     23451     24239     24777     24294     25245     23840     23240     22511     21388     23479     22131     23283     24758 
total reads: 2306201
bank skew: 28934/21388 = 1.35
chip skew: 395394/374583 = 1.06
number of total write accesses:
dram[0]:     16937     14244     13390     12572     15156     13447     15578     14457     16512     14144     15769     15021     16648     14721     15915     14749 
dram[1]:     13921     12732     13403     12221     13484     13362     14292     14205     15068     14590     14353     14322     14722     14734     14916     14678 
dram[2]:     14402     15686     12547     14287     14423     17884     14128     16471     14594     15623     14694     16153     15618     17317     14162     16804 
dram[3]:     12547     13342     13199     12913     13207     14483     13790     15262     13903     14516     15295     14594     14789     14568     14897     15215 
dram[4]:     15212     13865     14785     12910     14698     14635     16166     14174     15273     14324     19272     14961     15782     14855     16455     15535 
dram[5]:     13671     13351     13574     13094     13432     14009     13834     14842     14872     14390     14902     13804     15531     14158     14242     15675 
total reads: 1405859
bank skew: 19272/12221 = 1.58
chip skew: 244793/225003 = 1.09
average mf latency per bank:
dram[0]:        962       890      1006       950       903       854       797       742       708       642       687       624       747       684       852       779
dram[1]:        830       878       865       930       820       833       697       725       603       624       577       588       630       645       719       747
dram[2]:        941      1240      1009      1255       909      1746       782      1045       681       910       668       892       730       999       841      1110
dram[3]:        874       838       902       890       831       833       708       695       604       598       581       576       640       635       747       751
dram[4]:       1100       947      1107       991      1030       904       899       773       795       671       856       663       843       731       952       853
dram[5]:        830       856       873       898       794       834       696       728       604       622       582       589       637       652       725       755
maximum mf latency per bank:
dram[0]:       6708      6885      8333      6919      9657      7104      9111      5389      6515      7270      9704      6918      6867      9588      7463      6175
dram[1]:       6441      6736      9964      7753      6931      7684      6645      6978      6191      6753      6870      7643      9590      8143      8657      6335
dram[2]:       9026      9295      7236      8161      8259      7978     10057      7705      7023      6814      8006      8313      6147      7989      6687      6002
dram[3]:       8510      7093      7558      6393      8890      8869      6191      6832      6383      5593      7167      7883      5610      5709      6859      5563
dram[4]:       7601      5876      8275      9716      9430      5662      4932      5305      6918      7664      7111      8463      8075      7473      8658      8139
dram[5]:       7154      7930      8894      7852      9480      7413      8553      7037      6459      6062      8399      9796      8874      8582      5144      6743
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4013702 n_nop=1680204 n_act=539377 n_pre=539364 n_req=394663 n_req_1=232595 n_req_2=162068 n_req_3=0 n_rd=778754 n_write=476003 bw_util=0.3921 bw_util_1=0.2318 bw_util_2=0.1603 bw_util_3=0 blp=10.460180 blp_1= 3.858591 blp_2= 2.765787 blp_3= -nan
 n_activity=4005178 dram_eff=0.3929 dram_eff_1=0.2323 dram_eff_2=0.1606 dram_eff_3=0
bk0: 53862a 1346539i bk1: 48126a 1586122i bk2: 47400a 1638135i bk3: 45753a 1693544i bk4: 52322a 1279372i bk5: 48354a 1465252i bk6: 52269a 1162072i bk7: 49670a 1246742i bk8: 50982a 1395934i bk9: 46046a 1610945i bk10: 46878a 1423306i bk11: 45298a 1457000i bk12: 49148a 1208549i bk13: 45318a 1404417i bk14: 49812a 1178244i bk15: 47516a 1287528i 
bw_dist = 0.232	0.160	0.000	0.606	0.002
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=14.5555
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4013702 n_nop=1783124 n_act=516976 n_pre=516963 n_req=379732 n_req_1=218279 n_req_2=161453 n_req_3=0 n_rd=749140 n_write=447499 bw_util=0.3772 bw_util_1=0.2175 bw_util_2=0.1597 bw_util_3=0 blp=9.836510 blp_1= 3.701466 blp_2= 2.733690 blp_3= -nan
 n_activity=3978812 dram_eff=0.3805 dram_eff_1=0.2194 dram_eff_2=0.1611 dram_eff_3=0
bk0: 47638a 1742188i bk1: 45064a 1835748i bk2: 47422a 1704353i bk3: 45016a 1804599i bk4: 48504a 1575929i bk5: 48154a 1554297i bk6: 49518a 1399396i bk7: 49206a 1370481i bk8: 47942a 1627088i bk9: 46954a 1619618i bk10: 43950a 1663848i bk11: 43842a 1627459i bk12: 45322a 1517030i bk13: 45366a 1476505i bk14: 47822a 1394344i bk15: 47420a 1381428i 
bw_dist = 0.218	0.160	0.000	0.614	0.009
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=12.7781
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4013702 n_nop=1638386 n_act=548768 n_pre=548758 n_req=400663 n_req_1=238095 n_req_2=162568 n_req_3=0 n_rd=790748 n_write=487042 bw_util=0.398 bw_util_1=0.2373 bw_util_2=0.1608 bw_util_3=0 blp=10.727057 blp_1= 3.903339 blp_2= 2.795057 blp_3= -nan
 n_activity=4009816 dram_eff=0.3984 dram_eff_1=0.2375 dram_eff_2=0.1609 dram_eff_3=0
bk0: 48688a 1597511i bk1: 51506a 1389841i bk2: 45574a 1710202i bk3: 49632a 1453602i bk4: 50464a 1356022i bk5: 57862a 875744i bk6: 48942a 1289840i bk7: 53978a 951524i bk8: 46998a 1607648i bk9: 49088a 1422133i bk10: 44696a 1540302i bk11: 47600a 1309015i bk12: 47130a 1325267i bk13: 50588a 1039189i bk14: 46216a 1376110i bk15: 51786a 979521i 
bw_dist = 0.237	0.161	0.000	0.601	0.001
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=15.4355
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4013702 n_nop=1771483 n_act=519649 n_pre=519636 n_req=381355 n_req_1=219841 n_req_2=161514 n_req_3=0 n_rd=752418 n_write=450516 bw_util=0.3788 bw_util_1=0.2191 bw_util_2=0.1597 bw_util_3=0 blp=9.902150 blp_1= 3.720520 blp_2= 2.724949 blp_3= -nan
 n_activity=3983530 dram_eff=0.3817 dram_eff_1=0.2207 dram_eff_2=0.1609 dram_eff_3=0
bk0: 44674a 1909361i bk1: 46428a 1761131i bk2: 47004a 1726939i bk3: 46684a 1708506i bk4: 47716a 1603894i bk5: 50554a 1393009i bk6: 48490a 1454178i bk7: 51542a 1229020i bk8: 45584a 1740752i bk9: 46726a 1636882i bk10: 45818a 1535889i bk11: 44388a 1591308i bk12: 45390a 1511176i bk13: 45064a 1486197i bk14: 47816a 1374258i bk15: 48540a 1305549i 
bw_dist = 0.219	0.160	0.000	0.614	0.008
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=12.9949
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4013702 n_nop=1652560 n_act=545579 n_pre=545571 n_req=398602 n_req_1=236222 n_req_2=162380 n_req_3=0 n_rd=786682 n_write=483310 bw_util=0.396 bw_util_1=0.2354 bw_util_2=0.1606 bw_util_3=0 blp=10.652132 blp_1= 3.903949 blp_2= 2.786549 blp_3= -nan
 n_activity=4008691 dram_eff=0.3965 dram_eff_1=0.2357 dram_eff_2=0.1608 dram_eff_3=0
bk0: 50248a 1522425i bk1: 47560a 1621871i bk2: 50594a 1448688i bk3: 46560a 1632004i bk4: 51172a 1312742i bk5: 50924a 1270023i bk6: 53428a 1048221i bk7: 49126a 1264289i bk8: 48450a 1528681i bk9: 46292a 1586661i bk10: 53822a 984134i bk11: 45174a 1441053i bk12: 47452a 1294447i bk13: 45610a 1372443i bk14: 51020a 1076401i bk15: 49250a 1149396i 
bw_dist = 0.235	0.161	0.000	0.603	0.001
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=15.1719
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4013702 n_nop=1764900 n_act=521038 n_pre=521024 n_req=382358 n_req_1=220688 n_req_2=161670 n_req_3=0 n_rd=754471 n_write=452269 bw_util=0.3798 bw_util_1=0.2199 bw_util_2=0.1599 bw_util_3=0 blp=9.945761 blp_1= 3.734957 blp_2= 2.730058 blp_3= -nan
 n_activity=3986832 dram_eff=0.3824 dram_eff_1=0.2214 dram_eff_2=0.161 dram_eff_3=0
bk0: 46846a 1766429i bk1: 46500a 1749443i bk2: 47874a 1656168i bk3: 46902a 1663888i bk4: 48473a 1568149i bk5: 49554a 1448719i bk6: 48586a 1441343i bk7: 50488a 1284122i bk8: 47676a 1636050i bk9: 46480a 1631170i bk10: 45020a 1576076i bk11: 42774a 1676160i bk12: 46958a 1411457i bk13: 44262a 1543624i bk14: 46564a 1458148i bk15: 49514a 1237133i 
bw_dist = 0.220	0.160	0.000	0.613	0.007
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=13.0698

========= L2 cache stats =========
L2_cache_bank[0]: Access = 297761, Miss = 201351, Miss_rate = 0.676, Pending_hits = 4226, Reservation_fails = 153219
L2_cache_bank[1]: Access = 278569, Miss = 188066, Miss_rate = 0.675, Pending_hits = 3153, Reservation_fails = 83072
L2_cache_bank[2]: Access = 285003, Miss = 189081, Miss_rate = 0.663, Pending_hits = 2974, Reservation_fails = 82472
L2_cache_bank[3]: Access = 278617, Miss = 185528, Miss_rate = 0.666, Pending_hits = 2782, Reservation_fails = 76784
L2_cache_bank[4]: Access = 280939, Miss = 189367, Miss_rate = 0.674, Pending_hits = 3333, Reservation_fails = 69006
L2_cache_bank[5]: Access = 319804, Miss = 206046, Miss_rate = 0.644, Pending_hits = 4474, Reservation_fails = 208427
L2_cache_bank[6]: Access = 280217, Miss = 186257, Miss_rate = 0.665, Pending_hits = 2928, Reservation_fails = 66245
L2_cache_bank[7]: Access = 289222, Miss = 189968, Miss_rate = 0.657, Pending_hits = 3129, Reservation_fails = 81157
L2_cache_bank[8]: Access = 298586, Miss = 203116, Miss_rate = 0.680, Pending_hits = 4383, Reservation_fails = 166465
L2_cache_bank[9]: Access = 286150, Miss = 190267, Miss_rate = 0.665, Pending_hits = 3527, Reservation_fails = 85889
L2_cache_bank[10]: Access = 282882, Miss = 189021, Miss_rate = 0.668, Pending_hits = 3010, Reservation_fails = 64227
L2_cache_bank[11]: Access = 287674, Miss = 188256, Miss_rate = 0.654, Pending_hits = 3282, Reservation_fails = 81478
Cache L2_bank_000:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 297761, Miss = 201351 (0.676), PendingHit = 4226 (0.0142)
Cache L2_bank_001:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 278569, Miss = 188066 (0.675), PendingHit = 3153 (0.0113)
Cache L2_bank_002:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 285003, Miss = 189081 (0.663), PendingHit = 2974 (0.0104)
Cache L2_bank_003:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 278617, Miss = 185528 (0.666), PendingHit = 2782 (0.00999)
Cache L2_bank_004:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 280939, Miss = 189367 (0.674), PendingHit = 3333 (0.0119)
Cache L2_bank_005:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 319804, Miss = 206046 (0.644), PendingHit = 4474 (0.014)
Cache L2_bank_006:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 280217, Miss = 186257 (0.665), PendingHit = 2928 (0.0104)
Cache L2_bank_007:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 289222, Miss = 189968 (0.657), PendingHit = 3129 (0.0108)
Cache L2_bank_008:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 298586, Miss = 203116 (0.68), PendingHit = 4383 (0.0147)
Cache L2_bank_009:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 286150, Miss = 190267 (0.665), PendingHit = 3527 (0.0123)
Cache L2_bank_010:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 282882, Miss = 189021 (0.668), PendingHit = 3010 (0.0106)
Cache L2_bank_011:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 287674, Miss = 188256 (0.654), PendingHit = 3282 (0.0114)
L2 Cache Total Miss Rate = 0.666
Stream 1: L2 Cache Miss Rate = 0.762
Stream 2: L2 Cache Miss Rate = 0.562
Stream 1: Accesses  = 1792442
Stream 1: Misses  = 1365843
Stream 2: Accesses  = 1672982
Stream 2: Misses  = 940481
Stream 1+2: Accesses  = 3465424
Stream 1+2: Misses  = 2306324
Total Accesses  = 3465424
MPKI-CORES
CORE_L2MPKI_0	70.480
CORE_L2MPKI_1	74.828
CORE_L2MPKI_2	70.114
CORE_L2MPKI_3	74.909
CORE_L2MPKI_4	72.527
CORE_L2MPKI_5	76.852
CORE_L2MPKI_6	73.570
CORE_L2MPKI_7	76.858
CORE_L2MPKI_8	73.561
CORE_L2MPKI_9	76.856
CORE_L2MPKI_10	74.646
CORE_L2MPKI_11	76.974
CORE_L2MPKI_12	77.626
CORE_L2MPKI_13	78.231
CORE_L2MPKI_14	76.137
CORE_L2MPKI_15	78.692
CORE_L2MPKI_16	75.387
CORE_L2MPKI_17	77.175
CORE_L2MPKI_18	75.400
CORE_L2MPKI_19	78.550
CORE_L2MPKI_20	76.081
CORE_L2MPKI_21	78.354
CORE_L2MPKI_22	75.165
CORE_L2MPKI_23	78.697
CORE_L2MPKI_24	76.071
CORE_L2MPKI_25	80.865
CORE_L2MPKI_26	77.995
CORE_L2MPKI_27	78.009
CORE_L2MPKI_28	76.276
CORE_L2MPKI_29	78.517
CORE_L2MPKI_30	2.850
CORE_L2MPKI_31	2.806
CORE_L2MPKI_32	2.732
CORE_L2MPKI_33	2.794
CORE_L2MPKI_34	2.807
CORE_L2MPKI_35	2.799
CORE_L2MPKI_36	2.854
CORE_L2MPKI_37	2.787
CORE_L2MPKI_38	2.872
CORE_L2MPKI_39	2.719
CORE_L2MPKI_40	3.050
CORE_L2MPKI_41	2.792
CORE_L2MPKI_42	2.835
CORE_L2MPKI_43	3.053
CORE_L2MPKI_44	2.857
CORE_L2MPKI_45	2.775
CORE_L2MPKI_46	2.834
CORE_L2MPKI_47	2.700
CORE_L2MPKI_48	2.923
CORE_L2MPKI_49	2.767
CORE_L2MPKI_50	2.793
CORE_L2MPKI_51	2.848
CORE_L2MPKI_52	2.913
CORE_L2MPKI_53	2.808
CORE_L2MPKI_54	2.978
CORE_L2MPKI_55	2.782
CORE_L2MPKI_56	2.690
CORE_L2MPKI_57	2.824
CORE_L2MPKI_58	2.883
CORE_L2MPKI_59	3.013
Avg_MPKI_Stream1= 76.180
Avg_MPKI_Stream2= 2.838
MISSES-CORES
CORE_MISSES_0	37714
CORE_MISSES_1	41415
CORE_MISSES_2	36661
CORE_MISSES_3	45415
CORE_MISSES_4	35644
CORE_MISSES_5	45590
CORE_MISSES_6	41597
CORE_MISSES_7	46587
CORE_MISSES_8	40516
CORE_MISSES_9	48106
CORE_MISSES_10	43469
CORE_MISSES_11	46995
CORE_MISSES_12	43431
CORE_MISSES_13	50331
CORE_MISSES_14	48009
CORE_MISSES_15	52148
CORE_MISSES_16	42914
CORE_MISSES_17	45752
CORE_MISSES_18	45742
CORE_MISSES_19	48925
CORE_MISSES_20	46162
CORE_MISSES_21	47978
CORE_MISSES_22	43519
CORE_MISSES_23	51839
CORE_MISSES_24	46110
CORE_MISSES_25	48752
CORE_MISSES_26	50119
CORE_MISSES_27	50245
CORE_MISSES_28	48299
CORE_MISSES_29	45859
CORE_MISSES_30	30909
CORE_MISSES_31	32153
CORE_MISSES_32	31095
CORE_MISSES_33	31943
CORE_MISSES_34	30184
CORE_MISSES_35	32666
CORE_MISSES_36	30732
CORE_MISSES_37	32477
CORE_MISSES_38	31147
CORE_MISSES_39	31966
CORE_MISSES_40	30770
CORE_MISSES_41	33716
CORE_MISSES_42	31796
CORE_MISSES_43	31282
CORE_MISSES_44	29837
CORE_MISSES_45	30469
CORE_MISSES_46	30510
CORE_MISSES_47	33697
CORE_MISSES_48	29715
CORE_MISSES_49	31368
CORE_MISSES_50	31009
CORE_MISSES_51	32397
CORE_MISSES_52	29423
CORE_MISSES_53	30919
CORE_MISSES_54	31117
CORE_MISSES_55	34061
CORE_MISSES_56	31375
CORE_MISSES_57	30669
CORE_MISSES_58	29436
CORE_MISSES_59	31643
L2_MISSES = 2306324
L2_total_cache_accesses = 3465424
L2_total_cache_misses = 2306324
L2_total_cache_miss_rate = 0.6655
L2_total_cache_pending_hits = 41201
L2_total_cache_reservation_fails = 1218441
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 410097
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 16357
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 2096799
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 1097126
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 3316
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 352
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 583
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4875
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 684144
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 21749
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 180119
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 92780
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 17646
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 2548
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 28624
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 14192
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 2696
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 195
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 199
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 9468
L2_cache_data_port_util = 0.237
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=11769733
icnt_total_pkts_simt_to_mem=5402428
statistics from finished app 2
-------------------------------------------------
gpu_ipc_1 =       4.9435
gpu_ipc_2 =     110.1267
gpu_tot_sim_cycle_stream_1 = 3315547
gpu_tot_sim_cycle_stream_2 = 3315524
gpu_sim_insn_1 = 16390368
gpu_sim_insn_2 = 365127744
gpu_sim_cycle = 3315548
gpu_sim_insn = 381518112
gpu_ipc =     115.0694
gpu_tot_sim_cycle = 3315548
gpu_tot_sim_insn = 381518112
gpu_tot_ipc =     115.0694
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 12088294
gpu_stall_icnt2sh    = 3408984
gpu_total_sim_rate=99121

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 6290155
	L1I_total_cache_misses = 21755
	L1I_total_cache_miss_rate = 0.0035
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 76, Miss = 76, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 549
	L1D_cache_core[1]: Access = 76, Miss = 76, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 747
	L1D_cache_core[2]: Access = 76, Miss = 76, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 687
	L1D_cache_core[3]: Access = 80, Miss = 80, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 394
	L1D_cache_core[4]: Access = 76, Miss = 76, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 638
	L1D_cache_core[5]: Access = 76, Miss = 76, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 678
	L1D_cache_core[6]: Access = 76, Miss = 76, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 719
	L1D_cache_core[7]: Access = 80, Miss = 80, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 787
	L1D_cache_core[8]: Access = 80, Miss = 80, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 730
	L1D_cache_core[9]: Access = 82, Miss = 82, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 799
	L1D_cache_core[10]: Access = 76, Miss = 76, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 887
	L1D_cache_core[11]: Access = 80, Miss = 80, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 732
	L1D_cache_core[12]: Access = 80, Miss = 80, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 762
	L1D_cache_core[13]: Access = 80, Miss = 80, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 855
	L1D_cache_core[14]: Access = 80, Miss = 80, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 882
	L1D_cache_core[15]: Access = 80, Miss = 80, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 711
	L1D_cache_core[16]: Access = 80, Miss = 80, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 912
	L1D_cache_core[17]: Access = 80, Miss = 80, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 798
	L1D_cache_core[18]: Access = 80, Miss = 80, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 818
	L1D_cache_core[19]: Access = 80, Miss = 80, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1000
	L1D_cache_core[20]: Access = 80, Miss = 80, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 869
	L1D_cache_core[21]: Access = 80, Miss = 80, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 912
	L1D_cache_core[22]: Access = 80, Miss = 80, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 910
	L1D_cache_core[23]: Access = 80, Miss = 80, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 945
	L1D_cache_core[24]: Access = 80, Miss = 80, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 905
	L1D_cache_core[25]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1027
	L1D_cache_core[26]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 856
	L1D_cache_core[27]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 918
	L1D_cache_core[28]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 935
	L1D_cache_core[29]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 913
	L1D_cache_core[30]: Access = 27893, Miss = 27893, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 63709
	L1D_cache_core[31]: Access = 29327, Miss = 29327, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 62519
	L1D_cache_core[32]: Access = 29183, Miss = 29183, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 49085
	L1D_cache_core[33]: Access = 29342, Miss = 29342, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 48753
	L1D_cache_core[34]: Access = 27749, Miss = 27749, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 62570
	L1D_cache_core[35]: Access = 30025, Miss = 30025, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 41613
	L1D_cache_core[36]: Access = 27877, Miss = 27877, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 70030
	L1D_cache_core[37]: Access = 29792, Miss = 29792, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 44468
	L1D_cache_core[38]: Access = 27746, Miss = 27746, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 58319
	L1D_cache_core[39]: Access = 30321, Miss = 30321, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 44819
	L1D_cache_core[40]: Access = 26137, Miss = 26137, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 78327
	L1D_cache_core[41]: Access = 30599, Miss = 30599, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 52670
	L1D_cache_core[42]: Access = 28631, Miss = 28631, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 43456
	L1D_cache_core[43]: Access = 27185, Miss = 27185, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 75034
	L1D_cache_core[44]: Access = 26799, Miss = 26799, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 61101
	L1D_cache_core[45]: Access = 28340, Miss = 28340, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 54098
	L1D_cache_core[46]: Access = 27105, Miss = 27105, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 60459
	L1D_cache_core[47]: Access = 32001, Miss = 32001, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 27696
	L1D_cache_core[48]: Access = 25469, Miss = 25469, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 77366
	L1D_cache_core[49]: Access = 29303, Miss = 29303, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 50486
	L1D_cache_core[50]: Access = 28323, Miss = 28323, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 68401
	L1D_cache_core[51]: Access = 29102, Miss = 29102, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 43681
	L1D_cache_core[52]: Access = 25132, Miss = 25132, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 84479
	L1D_cache_core[53]: Access = 28537, Miss = 28537, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 55612
	L1D_cache_core[54]: Access = 26522, Miss = 26522, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 69314
	L1D_cache_core[55]: Access = 31170, Miss = 31170, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 35642
	L1D_cache_core[56]: Access = 29281, Miss = 29281, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 52770
	L1D_cache_core[57]: Access = 28354, Miss = 28354, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 61494
	L1D_cache_core[58]: Access = 26433, Miss = 26433, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 69959
	L1D_cache_core[59]: Access = 26990, Miss = 26990, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 60689
	L1D_total_cache_accesses = 852962
	L1D_total_cache_misses = 852962
	L1D_total_cache_miss_rate = 1.0000
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 1752894
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.004
L1C_cache:
	L1C_total_cache_accesses = 536199
	L1C_total_cache_misses = 6789
	L1C_total_cache_miss_rate = 0.0127
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 71059
L1T_cache:
	L1T_total_cache_accesses = 2590920
	L1T_total_cache_misses = 966844
	L1T_total_cache_miss_rate = 0.3732
	L1T_total_cache_pending_hits = 1624076
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 799706
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 1648649
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 529410
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 6789
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 71059
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 1624076
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 966844
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 53256
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 104245
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 6268400
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 21755
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
1262, 631, 1262, 631, 1234, 631, 1258, 631, 911, 631, 930, 631, 631, 631, 631, 361, 631, 266, 631, 165, 631, 52, 631, 19, 631, 32, 631, 11, 631, 19, 631, 11, 
shader 0 total_cycles, active_cycles, idle cycles = 3315548, 9260, 3306288 
shader 1 total_cycles, active_cycles, idle cycles = 3315548, 9656, 3305892 
shader 2 total_cycles, active_cycles, idle cycles = 3315548, 9089, 3306459 
shader 3 total_cycles, active_cycles, idle cycles = 3315548, 10532, 3305016 
shader 4 total_cycles, active_cycles, idle cycles = 3315548, 8645, 3306902 
shader 5 total_cycles, active_cycles, idle cycles = 3315548, 10235, 3305313 
shader 6 total_cycles, active_cycles, idle cycles = 3315548, 9776, 3305772 
shader 7 total_cycles, active_cycles, idle cycles = 3315548, 10350, 3305197 
shader 8 total_cycles, active_cycles, idle cycles = 3315548, 9629, 3305918 
shader 9 total_cycles, active_cycles, idle cycles = 3315548, 10754, 3304793 
shader 10 total_cycles, active_cycles, idle cycles = 3315548, 10046, 3305501 
shader 11 total_cycles, active_cycles, idle cycles = 3315548, 10478, 3305070 
shader 12 total_cycles, active_cycles, idle cycles = 3315548, 9707, 3305841 
shader 13 total_cycles, active_cycles, idle cycles = 3315548, 10963, 3304585 
shader 14 total_cycles, active_cycles, idle cycles = 3315548, 10797, 3304751 
shader 15 total_cycles, active_cycles, idle cycles = 3315548, 11307, 3304240 
shader 16 total_cycles, active_cycles, idle cycles = 3315548, 9925, 3305622 
shader 17 total_cycles, active_cycles, idle cycles = 3315548, 10242, 3305305 
shader 18 total_cycles, active_cycles, idle cycles = 3315548, 10387, 3305161 
shader 19 total_cycles, active_cycles, idle cycles = 3315548, 10677, 3304870 
shader 20 total_cycles, active_cycles, idle cycles = 3315548, 10318, 3305229 
shader 21 total_cycles, active_cycles, idle cycles = 3315548, 10471, 3305077 
shader 22 total_cycles, active_cycles, idle cycles = 3315548, 10072, 3305476 
shader 23 total_cycles, active_cycles, idle cycles = 3315548, 11138, 3304409 
shader 24 total_cycles, active_cycles, idle cycles = 3315548, 10409, 3305139 
shader 25 total_cycles, active_cycles, idle cycles = 3315548, 10096, 3305452 
shader 26 total_cycles, active_cycles, idle cycles = 3315548, 10096, 3305452 
shader 27 total_cycles, active_cycles, idle cycles = 3315548, 10096, 3305452 
shader 28 total_cycles, active_cycles, idle cycles = 3315548, 10096, 3305452 
shader 29 total_cycles, active_cycles, idle cycles = 3315548, 10040, 3305508 
shader 30 total_cycles, active_cycles, idle cycles = 3315548, 187517, 3128030 
shader 31 total_cycles, active_cycles, idle cycles = 3315548, 197247, 3118300 
shader 32 total_cycles, active_cycles, idle cycles = 3315548, 196680, 3118867 
shader 33 total_cycles, active_cycles, idle cycles = 3315548, 197430, 3118118 
shader 34 total_cycles, active_cycles, idle cycles = 3315548, 186636, 3128911 
shader 35 total_cycles, active_cycles, idle cycles = 3315548, 202300, 3113247 
shader 36 total_cycles, active_cycles, idle cycles = 3315548, 186759, 3128789 
shader 37 total_cycles, active_cycles, idle cycles = 3315548, 200803, 3114744 
shader 38 total_cycles, active_cycles, idle cycles = 3315548, 186381, 3129167 
shader 39 total_cycles, active_cycles, idle cycles = 3315548, 203895, 3111652 
shader 40 total_cycles, active_cycles, idle cycles = 3315548, 175309, 3140238 
shader 41 total_cycles, active_cycles, idle cycles = 3315548, 205524, 3110024 
shader 42 total_cycles, active_cycles, idle cycles = 3315548, 192837, 3122710 
shader 43 total_cycles, active_cycles, idle cycles = 3315548, 181970, 3133577 
shader 44 total_cycles, active_cycles, idle cycles = 3315548, 180697, 3134850 
shader 45 total_cycles, active_cycles, idle cycles = 3315548, 190318, 3125230 
shader 46 total_cycles, active_cycles, idle cycles = 3315548, 182334, 3133214 
shader 47 total_cycles, active_cycles, idle cycles = 3315548, 215037, 3100511 
shader 48 total_cycles, active_cycles, idle cycles = 3315548, 170135, 3145412 
shader 49 total_cycles, active_cycles, idle cycles = 3315548, 197554, 3117993 
shader 50 total_cycles, active_cycles, idle cycles = 3315548, 190481, 3125066 
shader 51 total_cycles, active_cycles, idle cycles = 3315548, 195582, 3119966 
shader 52 total_cycles, active_cycles, idle cycles = 3315548, 168724, 3146824 
shader 53 total_cycles, active_cycles, idle cycles = 3315548, 191648, 3123900 
shader 54 total_cycles, active_cycles, idle cycles = 3315548, 178677, 3136870 
shader 55 total_cycles, active_cycles, idle cycles = 3315548, 209712, 3105836 
shader 56 total_cycles, active_cycles, idle cycles = 3315548, 196648, 3118899 
shader 57 total_cycles, active_cycles, idle cycles = 3315548, 190618, 3124930 
shader 58 total_cycles, active_cycles, idle cycles = 3315548, 177803, 3137744 
shader 59 total_cycles, active_cycles, idle cycles = 3315548, 180711, 3134836 
warps_exctd_sm 0 = 800 
warps_exctd_sm 1 = 864 
warps_exctd_sm 2 = 704 
warps_exctd_sm 3 = 960 
warps_exctd_sm 4 = 704 
warps_exctd_sm 5 = 960 
warps_exctd_sm 6 = 896 
warps_exctd_sm 7 = 896 
warps_exctd_sm 8 = 896 
warps_exctd_sm 9 = 960 
warps_exctd_sm 10 = 896 
warps_exctd_sm 11 = 896 
warps_exctd_sm 12 = 896 
warps_exctd_sm 13 = 960 
warps_exctd_sm 14 = 960 
warps_exctd_sm 15 = 992 
warps_exctd_sm 16 = 928 
warps_exctd_sm 17 = 896 
warps_exctd_sm 18 = 960 
warps_exctd_sm 19 = 960 
warps_exctd_sm 20 = 896 
warps_exctd_sm 21 = 960 
warps_exctd_sm 22 = 896 
warps_exctd_sm 23 = 992 
warps_exctd_sm 24 = 960 
warps_exctd_sm 25 = 1024 
warps_exctd_sm 26 = 1024 
warps_exctd_sm 27 = 1024 
warps_exctd_sm 28 = 1024 
warps_exctd_sm 29 = 960 
warps_exctd_sm 30 = 26240 
warps_exctd_sm 31 = 26656 
warps_exctd_sm 32 = 26656 
warps_exctd_sm 33 = 26688 
warps_exctd_sm 34 = 25792 
warps_exctd_sm 35 = 27168 
warps_exctd_sm 36 = 25920 
warps_exctd_sm 37 = 27360 
warps_exctd_sm 38 = 25920 
warps_exctd_sm 39 = 27424 
warps_exctd_sm 40 = 24000 
warps_exctd_sm 41 = 27648 
warps_exctd_sm 42 = 26368 
warps_exctd_sm 43 = 24704 
warps_exctd_sm 44 = 25056 
warps_exctd_sm 45 = 26144 
warps_exctd_sm 46 = 25440 
warps_exctd_sm 47 = 28800 
warps_exctd_sm 48 = 23552 
warps_exctd_sm 49 = 27072 
warps_exctd_sm 50 = 26336 
warps_exctd_sm 51 = 26016 
warps_exctd_sm 52 = 23456 
warps_exctd_sm 53 = 26176 
warps_exctd_sm 54 = 24832 
warps_exctd_sm 55 = 28032 
warps_exctd_sm 56 = 26880 
warps_exctd_sm 57 = 25664 
warps_exctd_sm 58 = 24416 
warps_exctd_sm 59 = 24256 
gpgpu_n_tot_thrd_icount = 385483968
gpgpu_n_tot_w_icount = 12046374
gpgpu_n_stall_shd_mem = 118306385
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 2754026
gpgpu_n_mem_write_global = 53256
gpgpu_n_mem_texture = 966844
gpgpu_n_mem_const = 4332
gpgpu_n_load_insn  = 27520416
gpgpu_n_store_insn = 780672
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 12368256
gpgpu_n_const_mem_insn = 13148928
gpgpu_n_param_mem_insn = 4009440
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 71059
gpgpu_stall_shd_mem[c_mem][bk_conf] = 71059
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 100163089
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:174812655	W0_Idle:44389781	W0_Scoreboard:166616787	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:12046537
Warp Occupancy Distribution:
Stall:157352647	W0_Idle:39253341	W0_Scoreboard:1716307	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:610585
Warp Occupancy Distribution:
Stall:17460008	W0_Idle:5136440	W0_Scoreboard:164900480	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:11435952
warp_utilization0: 0.030278
warp_utilization1: 0.003069
warp_utilization2: 0.057486
traffic_breakdown_coretomem[CONST_ACC_R] = 34656 {8:4332,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 6397648 {8:799706,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 4943040 {40:18804,72:7728,136:26724,}
traffic_breakdown_coretomem[GLOBAL_ATOMIC] = 78731456 {40:1946006,72:3742,136:4572,}
traffic_breakdown_coretomem[INST_ACC_R] = 26880 {8:3360,}
traffic_breakdown_coretomem[TEXTURE_ACC_R] = 7734752 {8:966844,}
traffic_breakdown_memtocore[CONST_ACC_R] = 311904 {72:4332,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 108760016 {136:799706,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 426048 {8:53256,}
traffic_breakdown_memtocore[GLOBAL_ATOMIC] = 78707264 {40:1945403,72:3741,136:4572,}
traffic_breakdown_memtocore[INST_ACC_R] = 456960 {136:3360,}
traffic_breakdown_memtocore[TEXTURE_ACC_R] = 131490784 {136:966844,}
maxmrqlatency = 939 
maxdqlatency = 0 
maxmflatency = 10057 
averagemflatency = 873 
averagemflatency_1 = 897 
averagemflatency_2= 846 
averagemrqlatency_1 = 66 
averagemrqlatency_2 = 71 
max_icnt2mem_latency = 9434 
max_icnt2sh_latency = 3315547 
mrq_lat_table:1216883 	43890 	78774 	149663 	354033 	606242 	801369 	630460 	168168 	4809 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	30471 	32227 	39971 	195981 	665222 	1596441 	1107392 	107793 	2322 	34 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	286995 	182145 	397861 	274748 	387504 	770459 	990432 	452503 	37733 	1181 	20 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	2287420 	1261366 	167641 	8056 	115 	0 	0 	0 	0 	0 	0 	0 	180 	768 	3490 	4438 	8876 	15490 	20014 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1 	12 	6388 	229 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        32        32        32        32        32        32        32        32        32        32         9         9        12        10        12        10 
dram[1]:        24        32        32        32        32        32        32        30        32        24        10        10        12        12         9        12 
dram[2]:        32        24        32        32        32        32        32        30        32        19        12         9         8        10        15        14 
dram[3]:        32        20        28        30        32        30        32        28        30        22         8        11         9        12        11        11 
dram[4]:        32        32        32        32        32        32        32        28        28        28        10         8        11        12        10        11 
dram[5]:        32        24        32        32        32        32        32        26        28        22         9        10         8        12        10        11 
maximum service time to same row:
dram[0]:      1247      1423      1295      1326      1201      1581      1270      1489      1602      1458      2180      2291      2175      2301      2487      2177 
dram[1]:      1071      1363      1481      1400      1448      1292      1409      1184      1341      1457      2449      2343      2589      2115      2439      2044 
dram[2]:      1409      1004      1281      1694      1156      1503      1330      1414      1651      1457      2269      2594      2391      2454      2235      2451 
dram[3]:      1576      1457      1232      1251      1381      1192      1369      1237      1374      1280      2372      2604      2338      2306      2371      2412 
dram[4]:      1327      1419      1477      1294      1349      1163      1303      1303      1156      1505      2269      2122      2269      2216      2276      2213 
dram[5]:      1348      1450      1194      1334      1118      1314      1421      1265      1140      1310      2029      2287      2082      2281      2285      2282 
average row accesses per activate:
dram[0]:  1.186804  1.161605  1.159391  1.161420  1.167473  1.154778  1.177004  1.167715  1.157808  1.144657  1.157501  1.158562  1.174097  1.161722  1.179978  1.168313 
dram[1]:  1.156057  1.158758  1.160262  1.156143  1.155182  1.157050  1.162263  1.168361  1.151486  1.152733  1.152610  1.154231  1.163246  1.164003  1.170411  1.176500 
dram[2]:  1.154707  1.170236  1.149528  1.170117  1.157657  1.209290  1.155790  1.187004  1.140328  1.148543  1.146256  1.156453  1.163465  1.178679  1.165973  1.192299 
dram[3]:  1.152852  1.157470  1.161125  1.158453  1.152379  1.162633  1.160745  1.174376  1.137939  1.148027  1.161107  1.155571  1.158564  1.160072  1.175633  1.183413 
dram[4]:  1.166230  1.162677  1.165418  1.158597  1.159198  1.163910  1.177679  1.162664  1.142318  1.142710  1.202639  1.153316  1.161930  1.163436  1.184651  1.182390 
dram[5]:  1.158213  1.164886  1.160187  1.159995  1.149929  1.157893  1.159564  1.172361  1.146340  1.150531  1.150017  1.150134  1.165027  1.161911  1.169788  1.191116 
average row locality = 4054291/3485737 = 1.163109
average row locality_1 = 2995862/2624818 = 1.141360
average row locality_2 = 1058429/860919 = 1.229418
average row locality_3 = 0/0 = -nan
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:     29227     26293     25966     25098     28422     26435     28390     26919     27569     25032     25519     24819     26870     24901     27265     26011 
dram[1]:     26026     24698     25989     24704     26499     26322     26888     26736     26065     25571     24041     23991     24940     24878     26112     25973 
dram[2]:     26596     28062     24980     27112     27441     31362     26549     29131     25595     26648     24388     25904     25877     27641     25368     28229 
dram[3]:     24532     25434     25751     25560     26168     27529     26419     27926     24913     25365     25044     24265     24981     24818     26217     26523 
dram[4]:     27446     25969     27609     25480     27879     27782     29022     26629     26306     25237     29227     24585     25951     25117     27966     26885 
dram[5]:     25658     25471     26177     25726     26436     27026     26427     27452     25939     25339     24589     23429     25710     24384     25508     27084 
total reads: 2517942
bank skew: 31362/23429 = 1.34
chip skew: 430883/409433 = 1.05
number of total write accesses:
dram[0]:     18296     15549     14644     13793     16441     14749     17061     15782     17912     15490     17187     16497     18086     16095     17396     16104 
dram[1]:     15199     13957     14684     13436     14742     14649     15646     15564     16488     16015     15755     15718     16151     16050     16244     16061 
dram[2]:     15709     17074     13720     15561     15648     19336     15442     17858     16011     17069     16076     17598     17063     18786     15512     18248 
dram[3]:     13817     14613     14446     14117     14549     15759     15203     16658     15346     15840     16757     15974     16202     15991     16328     16586 
dram[4]:     16599     15122     16086     14103     16043     15981     17717     15486     16684     15746     20911     16277     17146     16292     17992     16919 
dram[5]:     14987     14643     14824     14354     14659     15296     15209     16299     16292     15804     16307     15158     16923     15524     15589     17135 
total reads: 1536445
bank skew: 20911/13436 = 1.56
chip skew: 266711/246359 = 1.08
average mf latency per bank:
dram[0]:        971       894      1004       940       894       842       790       733       707       640       690       627       758       693       862       790
dram[1]:        833       879       859       919       806       821       687       716       600       619       576       589       641       655       727       756
dram[2]:        942      1226       997      1231       894      1679       772      1024       678       893       669       881       740       999       847      1102
dram[3]:        881       843       896       886       819       824       701       688       604       598       586       579       653       645       763       761
dram[4]:       1111       955      1103       988      1019       892       895       767       799       670       854       665       864       743       969       862
dram[5]:        831       861       867       894       784       827       688       719       603       625       583       592       645       661       735       767
maximum mf latency per bank:
dram[0]:       6828      7390      8333      6919      9657      7104      9111      5389      6515      7270      9704      6918      6867      9588      7463      6175
dram[1]:       6441      6736      9964      8577      6931      7684      6645      6978      6191      6753      6870      7643      9590      8143      8657      7401
dram[2]:       9026      9295      7236      8402      8259      7978     10057      7705      7023      6814      8006      8313      6147      7989      6687      6002
dram[3]:       8510      7093      7558      6393      8890      8869      6191      6832      6383      5593      7167      7883      5610      5709      6859      5563
dram[4]:       7601      5876      8275      9716      9430      5662      4932      5305      6918      7664      7111      8463      8075      7473      8658      8139
dram[5]:       7154      7930      8894      7852      9480      7413      8553      7037      7574      6062      8399      9796      8874      8582      5144      6743
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4376523 n_nop=1830569 n_act=588548 n_pre=588537 n_req=430491 n_req_1=253639 n_req_2=176852 n_req_3=0 n_rd=849433 n_write=519436 bw_util=0.3922 bw_util_1=0.2318 bw_util_2=0.1604 bw_util_3=0 blp=10.471045 blp_1= 3.861134 blp_2= 2.766946 blp_3= -nan
 n_activity=4367708 dram_eff=0.393 dram_eff_1=0.2323 dram_eff_2=0.1607 dram_eff_3=0
bk0: 58452a 1483699i bk1: 52583a 1726329i bk2: 51932a 1770323i bk3: 50192a 1828618i bk4: 56834a 1403259i bk5: 52870a 1583454i bk6: 56776a 1263566i bk7: 53836a 1363440i bk8: 55138a 1537950i bk9: 50062a 1758116i bk10: 51038a 1553523i bk11: 49632a 1571922i bk12: 53738a 1317310i bk13: 49802a 1521024i bk14: 54528a 1277517i bk15: 52020a 1393974i 
bw_dist = 0.232	0.160	0.000	0.606	0.002
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=14.5663
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4376523 n_nop=1937081 n_act=565320 n_pre=565305 n_req=415051 n_req_1=238853 n_req_2=176198 n_req_3=0 n_rd=818830 n_write=489987 bw_util=0.3781 bw_util_1=0.2183 bw_util_2=0.1598 bw_util_3=0 blp=9.872859 blp_1= 3.712752 blp_2= 2.734528 blp_3= -nan
 n_activity=4340829 dram_eff=0.3812 dram_eff_1=0.2201 dram_eff_2=0.1611 dram_eff_3=0
bk0: 52052a 1889767i bk1: 49394a 1987977i bk2: 51976a 1840497i bk3: 49408a 1946998i bk4: 52996a 1709675i bk5: 52642a 1678840i bk6: 53772a 1524175i bk7: 53464a 1487855i bk8: 52126a 1773865i bk9: 51142a 1755575i bk10: 48080a 1796451i bk11: 47982a 1759452i bk12: 49876a 1631834i bk13: 49750a 1598070i bk14: 52224a 1514028i bk15: 51946a 1493337i 
bw_dist = 0.218	0.160	0.000	0.614	0.008
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=12.8694
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4376523 n_nop=1787778 n_act=598191 n_pre=598179 n_req=436639 n_req_1=259261 n_req_2=177378 n_req_3=0 n_rd=861730 n_write=530645 bw_util=0.3978 bw_util_1=0.2369 bw_util_2=0.1609 bw_util_3=0 blp=10.723613 blp_1= 3.903328 blp_2= 2.793686 blp_3= -nan
 n_activity=4372235 dram_eff=0.3982 dram_eff_1=0.2372 dram_eff_2=0.161 dram_eff_3=0
bk0: 53192a 1743522i bk1: 56122a 1515633i bk2: 49958a 1853395i bk3: 54224a 1582555i bk4: 54878a 1489108i bk5: 62714a 973495i bk6: 53098a 1414889i bk7: 58256a 1058961i bk8: 51190a 1745989i bk9: 53296a 1551401i bk10: 48774a 1673131i bk11: 51802a 1425206i bk12: 51752a 1427781i bk13: 55282a 1141162i bk14: 50734a 1487636i bk15: 56458a 1076881i 
bw_dist = 0.237	0.161	0.000	0.601	0.001
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=15.3894
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4376523 n_nop=1923013 n_act=568534 n_pre=568523 n_req=417070 n_req_1=240703 n_req_2=176367 n_req_3=0 n_rd=822852 n_write=493601 bw_util=0.3799 bw_util_1=0.22 bw_util_2=0.1599 bw_util_3=0 blp=9.947277 blp_1= 3.731830 blp_2= 2.728840 blp_3= -nan
 n_activity=4345815 dram_eff=0.3826 dram_eff_1=0.2215 dram_eff_2=0.1611 dram_eff_3=0
bk0: 49056a 2061530i bk1: 50866a 1905103i bk2: 51502a 1868635i bk3: 51120a 1850807i bk4: 52336a 1726735i bk5: 55054a 1511159i bk6: 52836a 1568854i bk7: 55852a 1338634i bk8: 49822a 1879507i bk9: 50730a 1783872i bk10: 50088a 1659603i bk11: 48526a 1719711i bk12: 49956a 1627557i bk13: 49634a 1595620i bk14: 52432a 1480618i bk15: 53042a 1416530i 
bw_dist = 0.220	0.160	0.000	0.613	0.007
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=13.1146
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4376523 n_nop=1800321 n_act=595292 n_pre=595279 n_req=434812 n_req_1=257630 n_req_2=177182 n_req_3=0 n_rd=858147 n_write=527484 bw_util=0.3962 bw_util_1=0.2355 bw_util_2=0.1607 bw_util_3=0 blp=10.665970 blp_1= 3.906818 blp_2= 2.786628 blp_3= -nan
 n_activity=4371055 dram_eff=0.3966 dram_eff_1=0.2357 dram_eff_2=0.1609 dram_eff_3=0
bk0: 54892a 1651950i bk1: 51934a 1763359i bk2: 55218a 1576268i bk3: 50956a 1771062i bk4: 55756a 1431955i bk5: 55562a 1378710i bk6: 58038a 1136264i bk7: 53256a 1382257i bk8: 52610a 1670479i bk9: 50471a 1718658i bk10: 58454a 1083384i bk11: 49168a 1578307i bk12: 51900a 1410740i bk13: 50234a 1475152i bk14: 55928a 1160393i bk15: 53770a 1250932i 
bw_dist = 0.235	0.161	0.000	0.603	0.001
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=15.1936
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4376523 n_nop=1916942 n_act=569820 n_pre=569811 n_req=417954 n_req_1=241541 n_req_2=176413 n_req_3=0 n_rd=824680 n_write=495270 bw_util=0.3807 bw_util_1=0.2207 bw_util_2=0.16 bw_util_3=0 blp=9.988058 blp_1= 3.744901 blp_2= 2.733011 blp_3= -nan
 n_activity=4348976 dram_eff=0.3832 dram_eff_1=0.2221 dram_eff_2=0.161 dram_eff_3=0
bk0: 51314a 1907312i bk1: 50940a 1892628i bk2: 52352a 1788814i bk3: 51450a 1795638i bk4: 52870a 1701861i bk5: 54052a 1575411i bk6: 52850a 1557729i bk7: 54902a 1385113i bk8: 51876a 1776574i bk9: 50676a 1767890i bk10: 49170a 1707979i bk11: 46856a 1808249i bk12: 51420a 1531613i bk13: 48768a 1659835i bk14: 51016a 1576987i bk15: 54168a 1341067i 
bw_dist = 0.221	0.160	0.000	0.613	0.006
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=13.1795

========= L2 cache stats =========
L2_cache_bank[0]: Access = 323971, Miss = 219233, Miss_rate = 0.677, Pending_hits = 4478, Reservation_fails = 167821
L2_cache_bank[1]: Access = 304477, Miss = 205517, Miss_rate = 0.675, Pending_hits = 3465, Reservation_fails = 98394
L2_cache_bank[2]: Access = 311150, Miss = 206574, Miss_rate = 0.664, Pending_hits = 3230, Reservation_fails = 89050
L2_cache_bank[3]: Access = 304715, Miss = 202883, Miss_rate = 0.666, Pending_hits = 3034, Reservation_fails = 84972
L2_cache_bank[4]: Access = 306945, Miss = 206807, Miss_rate = 0.674, Pending_hits = 3597, Reservation_fails = 73003
L2_cache_bank[5]: Access = 346650, Miss = 224102, Miss_rate = 0.646, Pending_hits = 4787, Reservation_fails = 219043
L2_cache_bank[6]: Access = 306695, Miss = 204037, Miss_rate = 0.665, Pending_hits = 3179, Reservation_fails = 77199
L2_cache_bank[7]: Access = 315831, Miss = 207429, Miss_rate = 0.657, Pending_hits = 3420, Reservation_fails = 89629
L2_cache_bank[8]: Access = 325178, Miss = 221424, Miss_rate = 0.681, Pending_hits = 4711, Reservation_fails = 178528
L2_cache_bank[9]: Access = 312421, Miss = 207701, Miss_rate = 0.665, Pending_hits = 3816, Reservation_fails = 92088
L2_cache_bank[10]: Access = 308929, Miss = 206451, Miss_rate = 0.668, Pending_hits = 3318, Reservation_fails = 70639
L2_cache_bank[11]: Access = 314509, Miss = 205920, Miss_rate = 0.655, Pending_hits = 3554, Reservation_fails = 90239
Cache L2_bank_000:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 323971, Miss = 219233 (0.677), PendingHit = 4478 (0.0138)
Cache L2_bank_001:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 304477, Miss = 205517 (0.675), PendingHit = 3465 (0.0114)
Cache L2_bank_002:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 311150, Miss = 206574 (0.664), PendingHit = 3230 (0.0104)
Cache L2_bank_003:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 304715, Miss = 202883 (0.666), PendingHit = 3034 (0.00996)
Cache L2_bank_004:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 306945, Miss = 206807 (0.674), PendingHit = 3597 (0.0117)
Cache L2_bank_005:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 346650, Miss = 224102 (0.646), PendingHit = 4787 (0.0138)
Cache L2_bank_006:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 306695, Miss = 204037 (0.665), PendingHit = 3179 (0.0104)
Cache L2_bank_007:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 315831, Miss = 207429 (0.657), PendingHit = 3420 (0.0108)
Cache L2_bank_008:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 325178, Miss = 221424 (0.681), PendingHit = 4711 (0.0145)
Cache L2_bank_009:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 312421, Miss = 207701 (0.665), PendingHit = 3816 (0.0122)
Cache L2_bank_010:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 308929, Miss = 206451 (0.668), PendingHit = 3318 (0.0107)
Cache L2_bank_011:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 314509, Miss = 205920 (0.655), PendingHit = 3554 (0.0113)
L2 Cache Total Miss Rate = 0.666
Stream 1: L2 Cache Miss Rate = 0.762
Stream 2: L2 Cache Miss Rate = 0.562
Stream 1: Accesses  = 1956417
Stream 1: Misses  = 1491763
Stream 2: Accesses  = 1825054
Stream 2: Misses  = 1026315
Stream 1+2: Accesses  = 3781471
Stream 1+2: Misses  = 2518078
Total Accesses  = 3781471
MPKI-CORES
CORE_L2MPKI_0	71.750
CORE_L2MPKI_1	75.362
CORE_L2MPKI_2	71.528
CORE_L2MPKI_3	75.042
CORE_L2MPKI_4	73.515
CORE_L2MPKI_5	77.331
CORE_L2MPKI_6	74.795
CORE_L2MPKI_7	77.411
CORE_L2MPKI_8	73.967
CORE_L2MPKI_9	77.606
CORE_L2MPKI_10	75.052
CORE_L2MPKI_11	77.178
CORE_L2MPKI_12	78.081
CORE_L2MPKI_13	78.662
CORE_L2MPKI_14	76.965
CORE_L2MPKI_15	79.164
CORE_L2MPKI_16	75.158
CORE_L2MPKI_17	77.308
CORE_L2MPKI_18	75.517
CORE_L2MPKI_19	78.539
CORE_L2MPKI_20	76.716
CORE_L2MPKI_21	79.026
CORE_L2MPKI_22	75.492
CORE_L2MPKI_23	79.400
CORE_L2MPKI_24	76.562
CORE_L2MPKI_25	79.404
CORE_L2MPKI_26	77.905
CORE_L2MPKI_27	78.009
CORE_L2MPKI_28	75.815
CORE_L2MPKI_29	77.590
CORE_L2MPKI_30	2.842
CORE_L2MPKI_31	2.807
CORE_L2MPKI_32	2.731
CORE_L2MPKI_33	2.780
CORE_L2MPKI_34	2.788
CORE_L2MPKI_35	2.788
CORE_L2MPKI_36	2.840
CORE_L2MPKI_37	2.780
CORE_L2MPKI_38	2.860
CORE_L2MPKI_39	2.723
CORE_L2MPKI_40	3.021
CORE_L2MPKI_41	2.800
CORE_L2MPKI_42	2.829
CORE_L2MPKI_43	3.014
CORE_L2MPKI_44	2.838
CORE_L2MPKI_45	2.778
CORE_L2MPKI_46	2.880
CORE_L2MPKI_47	2.699
CORE_L2MPKI_48	3.009
CORE_L2MPKI_49	2.755
CORE_L2MPKI_50	2.789
CORE_L2MPKI_51	2.841
CORE_L2MPKI_52	3.002
CORE_L2MPKI_53	2.801
CORE_L2MPKI_54	2.984
CORE_L2MPKI_55	2.778
CORE_L2MPKI_56	2.721
CORE_L2MPKI_57	2.810
CORE_L2MPKI_58	2.859
CORE_L2MPKI_59	3.030
Avg_MPKI_Stream1= 76.528
Avg_MPKI_Stream2= 2.839
MISSES-CORES
CORE_MISSES_0	42366
CORE_MISSES_1	46406
CORE_MISSES_2	41468
CORE_MISSES_3	50404
CORE_MISSES_4	40531
CORE_MISSES_5	50472
CORE_MISSES_6	46629
CORE_MISSES_7	51099
CORE_MISSES_8	45417
CORE_MISSES_9	53229
CORE_MISSES_10	48081
CORE_MISSES_11	51577
CORE_MISSES_12	48328
CORE_MISSES_13	55003
CORE_MISSES_14	53001
CORE_MISSES_15	57094
CORE_MISSES_16	47567
CORE_MISSES_17	50501
CORE_MISSES_18	50025
CORE_MISSES_19	53487
CORE_MISSES_20	50488
CORE_MISSES_21	52774
CORE_MISSES_22	48489
CORE_MISSES_23	56408
CORE_MISSES_24	50825
CORE_MISSES_25	51144
CORE_MISSES_26	50178
CORE_MISSES_27	50245
CORE_MISSES_28	48832
CORE_MISSES_29	49695
CORE_MISSES_30	33730
CORE_MISSES_31	35066
CORE_MISSES_32	34018
CORE_MISSES_33	34759
CORE_MISSES_34	32947
CORE_MISSES_35	35718
CORE_MISSES_36	33577
CORE_MISSES_37	35352
CORE_MISSES_38	33742
CORE_MISSES_39	35161
CORE_MISSES_40	33536
CORE_MISSES_41	36449
CORE_MISSES_42	34540
CORE_MISSES_43	34731
CORE_MISSES_44	32462
CORE_MISSES_45	33468
CORE_MISSES_46	33242
CORE_MISSES_47	36751
CORE_MISSES_48	32414
CORE_MISSES_49	34461
CORE_MISSES_50	33637
CORE_MISSES_51	35189
CORE_MISSES_52	32065
CORE_MISSES_53	33989
CORE_MISSES_54	33750
CORE_MISSES_55	36899
CORE_MISSES_56	33885
CORE_MISSES_57	33916
CORE_MISSES_58	32186
CORE_MISSES_59	34675
L2_MISSES = 2518078
L2_total_cache_accesses = 3781471
L2_total_cache_misses = 2518078
L2_total_cache_miss_rate = 0.6659
L2_total_cache_pending_hits = 44589
L2_total_cache_reservation_fails = 1330605
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 447327
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 17182
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 2289170
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 1197134
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 3363
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 362
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 607
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 5383
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 746010
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 24008
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 196826
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 102064
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 19181
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 2819
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 31256
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 15685
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 2923
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 218
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 219
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 10339
L2_cache_data_port_util = 0.237
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=12840691
icnt_total_pkts_simt_to_mem=5894752
statistics from finished app 2
-------------------------------------------------
gpu_ipc_1 =       4.9435
gpu_ipc_2 =     110.1267
gpu_tot_sim_cycle_stream_1 = 3315547
gpu_tot_sim_cycle_stream_2 = 3315524
gpu_sim_insn_1 = 16390368
gpu_sim_insn_2 = 365127744
gpu_sim_cycle = 3315548
gpu_sim_insn = 381518112
gpu_ipc =     115.0694
gpu_tot_sim_cycle = 3315548
gpu_tot_sim_insn = 381518112
gpu_tot_ipc =     115.0694
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 12088294
gpu_stall_icnt2sh    = 3408984
gpu_total_sim_rate=99121

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 6290155
	L1I_total_cache_misses = 21755
	L1I_total_cache_miss_rate = 0.0035
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 76, Miss = 76, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 549
	L1D_cache_core[1]: Access = 76, Miss = 76, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 747
	L1D_cache_core[2]: Access = 76, Miss = 76, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 687
	L1D_cache_core[3]: Access = 80, Miss = 80, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 394
	L1D_cache_core[4]: Access = 76, Miss = 76, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 638
	L1D_cache_core[5]: Access = 76, Miss = 76, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 678
	L1D_cache_core[6]: Access = 76, Miss = 76, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 719
	L1D_cache_core[7]: Access = 80, Miss = 80, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 787
	L1D_cache_core[8]: Access = 80, Miss = 80, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 730
	L1D_cache_core[9]: Access = 82, Miss = 82, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 799
	L1D_cache_core[10]: Access = 76, Miss = 76, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 887
	L1D_cache_core[11]: Access = 80, Miss = 80, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 732
	L1D_cache_core[12]: Access = 80, Miss = 80, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 762
	L1D_cache_core[13]: Access = 80, Miss = 80, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 855
	L1D_cache_core[14]: Access = 80, Miss = 80, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 882
	L1D_cache_core[15]: Access = 80, Miss = 80, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 711
	L1D_cache_core[16]: Access = 80, Miss = 80, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 912
	L1D_cache_core[17]: Access = 80, Miss = 80, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 798
	L1D_cache_core[18]: Access = 80, Miss = 80, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 818
	L1D_cache_core[19]: Access = 80, Miss = 80, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1000
	L1D_cache_core[20]: Access = 80, Miss = 80, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 869
	L1D_cache_core[21]: Access = 80, Miss = 80, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 912
	L1D_cache_core[22]: Access = 80, Miss = 80, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 910
	L1D_cache_core[23]: Access = 80, Miss = 80, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 945
	L1D_cache_core[24]: Access = 80, Miss = 80, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 905
	L1D_cache_core[25]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1027
	L1D_cache_core[26]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 856
	L1D_cache_core[27]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 918
	L1D_cache_core[28]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 935
	L1D_cache_core[29]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 913
	L1D_cache_core[30]: Access = 27893, Miss = 27893, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 63709
	L1D_cache_core[31]: Access = 29327, Miss = 29327, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 62519
	L1D_cache_core[32]: Access = 29183, Miss = 29183, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 49085
	L1D_cache_core[33]: Access = 29342, Miss = 29342, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 48753
	L1D_cache_core[34]: Access = 27749, Miss = 27749, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 62570
	L1D_cache_core[35]: Access = 30025, Miss = 30025, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 41613
	L1D_cache_core[36]: Access = 27877, Miss = 27877, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 70030
	L1D_cache_core[37]: Access = 29792, Miss = 29792, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 44468
	L1D_cache_core[38]: Access = 27746, Miss = 27746, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 58319
	L1D_cache_core[39]: Access = 30321, Miss = 30321, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 44819
	L1D_cache_core[40]: Access = 26137, Miss = 26137, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 78327
	L1D_cache_core[41]: Access = 30599, Miss = 30599, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 52670
	L1D_cache_core[42]: Access = 28631, Miss = 28631, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 43456
	L1D_cache_core[43]: Access = 27185, Miss = 27185, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 75034
	L1D_cache_core[44]: Access = 26799, Miss = 26799, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 61101
	L1D_cache_core[45]: Access = 28340, Miss = 28340, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 54098
	L1D_cache_core[46]: Access = 27105, Miss = 27105, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 60459
	L1D_cache_core[47]: Access = 32001, Miss = 32001, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 27696
	L1D_cache_core[48]: Access = 25469, Miss = 25469, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 77366
	L1D_cache_core[49]: Access = 29303, Miss = 29303, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 50486
	L1D_cache_core[50]: Access = 28323, Miss = 28323, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 68401
	L1D_cache_core[51]: Access = 29102, Miss = 29102, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 43681
	L1D_cache_core[52]: Access = 25132, Miss = 25132, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 84479
	L1D_cache_core[53]: Access = 28537, Miss = 28537, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 55612
	L1D_cache_core[54]: Access = 26522, Miss = 26522, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 69314
	L1D_cache_core[55]: Access = 31170, Miss = 31170, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 35642
	L1D_cache_core[56]: Access = 29281, Miss = 29281, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 52770
	L1D_cache_core[57]: Access = 28354, Miss = 28354, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 61494
	L1D_cache_core[58]: Access = 26433, Miss = 26433, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 69959
	L1D_cache_core[59]: Access = 26990, Miss = 26990, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 60689
	L1D_total_cache_accesses = 852962
	L1D_total_cache_misses = 852962
	L1D_total_cache_miss_rate = 1.0000
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 1752894
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.004
L1C_cache:
	L1C_total_cache_accesses = 536199
	L1C_total_cache_misses = 6789
	L1C_total_cache_miss_rate = 0.0127
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 71059
L1T_cache:
	L1T_total_cache_accesses = 2590920
	L1T_total_cache_misses = 966844
	L1T_total_cache_miss_rate = 0.3732
	L1T_total_cache_pending_hits = 1624076
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 799706
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 1648649
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 529410
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 6789
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 71059
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 1624076
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 966844
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 53256
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 104245
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 6268400
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 21755
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
1262, 631, 1262, 631, 1234, 631, 1258, 631, 911, 631, 930, 631, 631, 631, 631, 361, 631, 266, 631, 165, 631, 52, 631, 19, 631, 32, 631, 11, 631, 19, 631, 11, 
shader 0 total_cycles, active_cycles, idle cycles = 3315548, 9260, 3306288 
shader 1 total_cycles, active_cycles, idle cycles = 3315548, 9656, 3305892 
shader 2 total_cycles, active_cycles, idle cycles = 3315548, 9089, 3306459 
shader 3 total_cycles, active_cycles, idle cycles = 3315548, 10532, 3305016 
shader 4 total_cycles, active_cycles, idle cycles = 3315548, 8645, 3306902 
shader 5 total_cycles, active_cycles, idle cycles = 3315548, 10235, 3305313 
shader 6 total_cycles, active_cycles, idle cycles = 3315548, 9776, 3305772 
shader 7 total_cycles, active_cycles, idle cycles = 3315548, 10350, 3305197 
shader 8 total_cycles, active_cycles, idle cycles = 3315548, 9629, 3305918 
shader 9 total_cycles, active_cycles, idle cycles = 3315548, 10754, 3304793 
shader 10 total_cycles, active_cycles, idle cycles = 3315548, 10046, 3305501 
shader 11 total_cycles, active_cycles, idle cycles = 3315548, 10478, 3305070 
shader 12 total_cycles, active_cycles, idle cycles = 3315548, 9707, 3305841 
shader 13 total_cycles, active_cycles, idle cycles = 3315548, 10963, 3304585 
shader 14 total_cycles, active_cycles, idle cycles = 3315548, 10797, 3304751 
shader 15 total_cycles, active_cycles, idle cycles = 3315548, 11307, 3304240 
shader 16 total_cycles, active_cycles, idle cycles = 3315548, 9925, 3305622 
shader 17 total_cycles, active_cycles, idle cycles = 3315548, 10242, 3305305 
shader 18 total_cycles, active_cycles, idle cycles = 3315548, 10387, 3305161 
shader 19 total_cycles, active_cycles, idle cycles = 3315548, 10677, 3304870 
shader 20 total_cycles, active_cycles, idle cycles = 3315548, 10318, 3305229 
shader 21 total_cycles, active_cycles, idle cycles = 3315548, 10471, 3305077 
shader 22 total_cycles, active_cycles, idle cycles = 3315548, 10072, 3305476 
shader 23 total_cycles, active_cycles, idle cycles = 3315548, 11138, 3304409 
shader 24 total_cycles, active_cycles, idle cycles = 3315548, 10409, 3305139 
shader 25 total_cycles, active_cycles, idle cycles = 3315548, 10096, 3305452 
shader 26 total_cycles, active_cycles, idle cycles = 3315548, 10096, 3305452 
shader 27 total_cycles, active_cycles, idle cycles = 3315548, 10096, 3305452 
shader 28 total_cycles, active_cycles, idle cycles = 3315548, 10096, 3305452 
shader 29 total_cycles, active_cycles, idle cycles = 3315548, 10040, 3305508 
shader 30 total_cycles, active_cycles, idle cycles = 3315548, 187517, 3128030 
shader 31 total_cycles, active_cycles, idle cycles = 3315548, 197247, 3118300 
shader 32 total_cycles, active_cycles, idle cycles = 3315548, 196680, 3118867 
shader 33 total_cycles, active_cycles, idle cycles = 3315548, 197430, 3118118 
shader 34 total_cycles, active_cycles, idle cycles = 3315548, 186636, 3128911 
shader 35 total_cycles, active_cycles, idle cycles = 3315548, 202300, 3113247 
shader 36 total_cycles, active_cycles, idle cycles = 3315548, 186759, 3128789 
shader 37 total_cycles, active_cycles, idle cycles = 3315548, 200803, 3114744 
shader 38 total_cycles, active_cycles, idle cycles = 3315548, 186381, 3129167 
shader 39 total_cycles, active_cycles, idle cycles = 3315548, 203895, 3111652 
shader 40 total_cycles, active_cycles, idle cycles = 3315548, 175309, 3140238 
shader 41 total_cycles, active_cycles, idle cycles = 3315548, 205524, 3110024 
shader 42 total_cycles, active_cycles, idle cycles = 3315548, 192837, 3122710 
shader 43 total_cycles, active_cycles, idle cycles = 3315548, 181970, 3133577 
shader 44 total_cycles, active_cycles, idle cycles = 3315548, 180697, 3134850 
shader 45 total_cycles, active_cycles, idle cycles = 3315548, 190318, 3125230 
shader 46 total_cycles, active_cycles, idle cycles = 3315548, 182334, 3133214 
shader 47 total_cycles, active_cycles, idle cycles = 3315548, 215037, 3100511 
shader 48 total_cycles, active_cycles, idle cycles = 3315548, 170135, 3145412 
shader 49 total_cycles, active_cycles, idle cycles = 3315548, 197554, 3117993 
shader 50 total_cycles, active_cycles, idle cycles = 3315548, 190481, 3125066 
shader 51 total_cycles, active_cycles, idle cycles = 3315548, 195582, 3119966 
shader 52 total_cycles, active_cycles, idle cycles = 3315548, 168724, 3146824 
shader 53 total_cycles, active_cycles, idle cycles = 3315548, 191648, 3123900 
shader 54 total_cycles, active_cycles, idle cycles = 3315548, 178677, 3136870 
shader 55 total_cycles, active_cycles, idle cycles = 3315548, 209712, 3105836 
shader 56 total_cycles, active_cycles, idle cycles = 3315548, 196648, 3118899 
shader 57 total_cycles, active_cycles, idle cycles = 3315548, 190618, 3124930 
shader 58 total_cycles, active_cycles, idle cycles = 3315548, 177803, 3137744 
shader 59 total_cycles, active_cycles, idle cycles = 3315548, 180711, 3134836 
warps_exctd_sm 0 = 800 
warps_exctd_sm 1 = 864 
warps_exctd_sm 2 = 704 
warps_exctd_sm 3 = 960 
warps_exctd_sm 4 = 704 
warps_exctd_sm 5 = 960 
warps_exctd_sm 6 = 896 
warps_exctd_sm 7 = 896 
warps_exctd_sm 8 = 896 
warps_exctd_sm 9 = 960 
warps_exctd_sm 10 = 896 
warps_exctd_sm 11 = 896 
warps_exctd_sm 12 = 896 
warps_exctd_sm 13 = 960 
warps_exctd_sm 14 = 960 
warps_exctd_sm 15 = 992 
warps_exctd_sm 16 = 928 
warps_exctd_sm 17 = 896 
warps_exctd_sm 18 = 960 
warps_exctd_sm 19 = 960 
warps_exctd_sm 20 = 896 
warps_exctd_sm 21 = 960 
warps_exctd_sm 22 = 896 
warps_exctd_sm 23 = 992 
warps_exctd_sm 24 = 960 
warps_exctd_sm 25 = 1024 
warps_exctd_sm 26 = 1024 
warps_exctd_sm 27 = 1024 
warps_exctd_sm 28 = 1024 
warps_exctd_sm 29 = 960 
warps_exctd_sm 30 = 26240 
warps_exctd_sm 31 = 26656 
warps_exctd_sm 32 = 26656 
warps_exctd_sm 33 = 26688 
warps_exctd_sm 34 = 25792 
warps_exctd_sm 35 = 27168 
warps_exctd_sm 36 = 25920 
warps_exctd_sm 37 = 27360 
warps_exctd_sm 38 = 25920 
warps_exctd_sm 39 = 27424 
warps_exctd_sm 40 = 24000 
warps_exctd_sm 41 = 27648 
warps_exctd_sm 42 = 26368 
warps_exctd_sm 43 = 24704 
warps_exctd_sm 44 = 25056 
warps_exctd_sm 45 = 26144 
warps_exctd_sm 46 = 25440 
warps_exctd_sm 47 = 28800 
warps_exctd_sm 48 = 23552 
warps_exctd_sm 49 = 27072 
warps_exctd_sm 50 = 26336 
warps_exctd_sm 51 = 26016 
warps_exctd_sm 52 = 23456 
warps_exctd_sm 53 = 26176 
warps_exctd_sm 54 = 24832 
warps_exctd_sm 55 = 28032 
warps_exctd_sm 56 = 26880 
warps_exctd_sm 57 = 25664 
warps_exctd_sm 58 = 24416 
warps_exctd_sm 59 = 24256 
gpgpu_n_tot_thrd_icount = 385483968
gpgpu_n_tot_w_icount = 12046374
gpgpu_n_stall_shd_mem = 118306385
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 2754026
gpgpu_n_mem_write_global = 53256
gpgpu_n_mem_texture = 966844
gpgpu_n_mem_const = 4332
gpgpu_n_load_insn  = 27520416
gpgpu_n_store_insn = 780672
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 12368256
gpgpu_n_const_mem_insn = 13148928
gpgpu_n_param_mem_insn = 4009440
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 71059
gpgpu_stall_shd_mem[c_mem][bk_conf] = 71059
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 100163089
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:174812655	W0_Idle:44389781	W0_Scoreboard:166616787	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:12046537
Warp Occupancy Distribution:
Stall:157352647	W0_Idle:39253341	W0_Scoreboard:1716307	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:610585
Warp Occupancy Distribution:
Stall:17460008	W0_Idle:5136440	W0_Scoreboard:164900480	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:11435952
warp_utilization0: 0.030278
warp_utilization1: 0.003069
warp_utilization2: 0.057486
traffic_breakdown_coretomem[CONST_ACC_R] = 34656 {8:4332,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 6397648 {8:799706,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 4943040 {40:18804,72:7728,136:26724,}
traffic_breakdown_coretomem[GLOBAL_ATOMIC] = 78731456 {40:1946006,72:3742,136:4572,}
traffic_breakdown_coretomem[INST_ACC_R] = 26880 {8:3360,}
traffic_breakdown_coretomem[TEXTURE_ACC_R] = 7734752 {8:966844,}
traffic_breakdown_memtocore[CONST_ACC_R] = 311904 {72:4332,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 108760016 {136:799706,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 426048 {8:53256,}
traffic_breakdown_memtocore[GLOBAL_ATOMIC] = 78707264 {40:1945403,72:3741,136:4572,}
traffic_breakdown_memtocore[INST_ACC_R] = 456960 {136:3360,}
traffic_breakdown_memtocore[TEXTURE_ACC_R] = 131490784 {136:966844,}
maxmrqlatency = 939 
maxdqlatency = 0 
maxmflatency = 10057 
averagemflatency = 873 
averagemflatency_1 = 897 
averagemflatency_2= 846 
averagemrqlatency_1 = 66 
averagemrqlatency_2 = 71 
max_icnt2mem_latency = 9434 
max_icnt2sh_latency = 3315547 
mrq_lat_table:1216883 	43890 	78774 	149663 	354033 	606242 	801369 	630460 	168168 	4809 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	30471 	32227 	39971 	195981 	665222 	1596441 	1107392 	107793 	2322 	34 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	286995 	182145 	397861 	274748 	387504 	770459 	990432 	452503 	37733 	1181 	20 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	2287420 	1261366 	167641 	8056 	115 	0 	0 	0 	0 	0 	0 	0 	180 	768 	3490 	4438 	8876 	15490 	20014 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1 	12 	6388 	229 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        32        32        32        32        32        32        32        32        32        32         9         9        12        10        12        10 
dram[1]:        24        32        32        32        32        32        32        30        32        24        10        10        12        12         9        12 
dram[2]:        32        24        32        32        32        32        32        30        32        19        12         9         8        10        15        14 
dram[3]:        32        20        28        30        32        30        32        28        30        22         8        11         9        12        11        11 
dram[4]:        32        32        32        32        32        32        32        28        28        28        10         8        11        12        10        11 
dram[5]:        32        24        32        32        32        32        32        26        28        22         9        10         8        12        10        11 
maximum service time to same row:
dram[0]:      1247      1423      1295      1326      1201      1581      1270      1489      1602      1458      2180      2291      2175      2301      2487      2177 
dram[1]:      1071      1363      1481      1400      1448      1292      1409      1184      1341      1457      2449      2343      2589      2115      2439      2044 
dram[2]:      1409      1004      1281      1694      1156      1503      1330      1414      1651      1457      2269      2594      2391      2454      2235      2451 
dram[3]:      1576      1457      1232      1251      1381      1192      1369      1237      1374      1280      2372      2604      2338      2306      2371      2412 
dram[4]:      1327      1419      1477      1294      1349      1163      1303      1303      1156      1505      2269      2122      2269      2216      2276      2213 
dram[5]:      1348      1450      1194      1334      1118      1314      1421      1265      1140      1310      2029      2287      2082      2281      2285      2282 
average row accesses per activate:
dram[0]:  1.186804  1.161605  1.159391  1.161420  1.167473  1.154778  1.177004  1.167715  1.157808  1.144657  1.157501  1.158562  1.174097  1.161722  1.179978  1.168313 
dram[1]:  1.156057  1.158758  1.160262  1.156143  1.155182  1.157050  1.162263  1.168361  1.151486  1.152733  1.152610  1.154231  1.163246  1.164003  1.170411  1.176500 
dram[2]:  1.154707  1.170236  1.149528  1.170117  1.157657  1.209290  1.155790  1.187004  1.140328  1.148543  1.146256  1.156453  1.163465  1.178679  1.165973  1.192299 
dram[3]:  1.152852  1.157470  1.161125  1.158453  1.152379  1.162633  1.160745  1.174376  1.137939  1.148027  1.161107  1.155571  1.158564  1.160072  1.175633  1.183413 
dram[4]:  1.166230  1.162677  1.165418  1.158597  1.159198  1.163910  1.177679  1.162664  1.142318  1.142710  1.202639  1.153316  1.161930  1.163436  1.184651  1.182390 
dram[5]:  1.158213  1.164886  1.160187  1.159995  1.149929  1.157893  1.159564  1.172361  1.146340  1.150531  1.150017  1.150134  1.165027  1.161911  1.169788  1.191116 
average row locality = 4054291/3485737 = 1.163109
average row locality_1 = 2995862/2624818 = 1.141360
average row locality_2 = 1058429/860919 = 1.229418
average row locality_3 = 0/0 = -nan
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:     29227     26293     25966     25098     28422     26435     28390     26919     27569     25032     25519     24819     26870     24901     27265     26011 
dram[1]:     26026     24698     25989     24704     26499     26322     26888     26736     26065     25571     24041     23991     24940     24878     26112     25973 
dram[2]:     26596     28062     24980     27112     27441     31362     26549     29131     25595     26648     24388     25904     25877     27641     25368     28229 
dram[3]:     24532     25434     25751     25560     26168     27529     26419     27926     24913     25365     25044     24265     24981     24818     26217     26523 
dram[4]:     27446     25969     27609     25480     27879     27782     29022     26629     26306     25237     29227     24585     25951     25117     27966     26885 
dram[5]:     25658     25471     26177     25726     26436     27026     26427     27452     25939     25339     24589     23429     25710     24384     25508     27084 
total reads: 2517942
bank skew: 31362/23429 = 1.34
chip skew: 430883/409433 = 1.05
number of total write accesses:
dram[0]:     18296     15549     14644     13793     16441     14749     17061     15782     17912     15490     17187     16497     18086     16095     17396     16104 
dram[1]:     15199     13957     14684     13436     14742     14649     15646     15564     16488     16015     15755     15718     16151     16050     16244     16061 
dram[2]:     15709     17074     13720     15561     15648     19336     15442     17858     16011     17069     16076     17598     17063     18786     15512     18248 
dram[3]:     13817     14613     14446     14117     14549     15759     15203     16658     15346     15840     16757     15974     16202     15991     16328     16586 
dram[4]:     16599     15122     16086     14103     16043     15981     17717     15486     16684     15746     20911     16277     17146     16292     17992     16919 
dram[5]:     14987     14643     14824     14354     14659     15296     15209     16299     16292     15804     16307     15158     16923     15524     15589     17135 
total reads: 1536445
bank skew: 20911/13436 = 1.56
chip skew: 266711/246359 = 1.08
average mf latency per bank:
dram[0]:        971       894      1004       940       894       842       790       733       707       640       690       627       758       693       862       790
dram[1]:        833       879       859       919       806       821       687       716       600       619       576       589       641       655       727       756
dram[2]:        942      1226       997      1231       894      1679       772      1024       678       893       669       881       740       999       847      1102
dram[3]:        881       843       896       886       819       824       701       688       604       598       586       579       653       645       763       761
dram[4]:       1111       955      1103       988      1019       892       895       767       799       670       854       665       864       743       969       862
dram[5]:        831       861       867       894       784       827       688       719       603       625       583       592       645       661       735       767
maximum mf latency per bank:
dram[0]:       6828      7390      8333      6919      9657      7104      9111      5389      6515      7270      9704      6918      6867      9588      7463      6175
dram[1]:       6441      6736      9964      8577      6931      7684      6645      6978      6191      6753      6870      7643      9590      8143      8657      7401
dram[2]:       9026      9295      7236      8402      8259      7978     10057      7705      7023      6814      8006      8313      6147      7989      6687      6002
dram[3]:       8510      7093      7558      6393      8890      8869      6191      6832      6383      5593      7167      7883      5610      5709      6859      5563
dram[4]:       7601      5876      8275      9716      9430      5662      4932      5305      6918      7664      7111      8463      8075      7473      8658      8139
dram[5]:       7154      7930      8894      7852      9480      7413      8553      7037      7574      6062      8399      9796      8874      8582      5144      6743
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4376523 n_nop=1830569 n_act=588548 n_pre=588537 n_req=430491 n_req_1=253639 n_req_2=176852 n_req_3=0 n_rd=849433 n_write=519436 bw_util=0.3922 bw_util_1=0.2318 bw_util_2=0.1604 bw_util_3=0 blp=10.471045 blp_1= 3.861134 blp_2= 2.766946 blp_3= -nan
 n_activity=4367708 dram_eff=0.393 dram_eff_1=0.2323 dram_eff_2=0.1607 dram_eff_3=0
bk0: 58452a 1483699i bk1: 52583a 1726329i bk2: 51932a 1770323i bk3: 50192a 1828618i bk4: 56834a 1403259i bk5: 52870a 1583454i bk6: 56776a 1263566i bk7: 53836a 1363440i bk8: 55138a 1537950i bk9: 50062a 1758116i bk10: 51038a 1553523i bk11: 49632a 1571922i bk12: 53738a 1317310i bk13: 49802a 1521024i bk14: 54528a 1277517i bk15: 52020a 1393974i 
bw_dist = 0.232	0.160	0.000	0.606	0.002
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=14.5663
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4376523 n_nop=1937081 n_act=565320 n_pre=565305 n_req=415051 n_req_1=238853 n_req_2=176198 n_req_3=0 n_rd=818830 n_write=489987 bw_util=0.3781 bw_util_1=0.2183 bw_util_2=0.1598 bw_util_3=0 blp=9.872859 blp_1= 3.712752 blp_2= 2.734528 blp_3= -nan
 n_activity=4340829 dram_eff=0.3812 dram_eff_1=0.2201 dram_eff_2=0.1611 dram_eff_3=0
bk0: 52052a 1889767i bk1: 49394a 1987977i bk2: 51976a 1840497i bk3: 49408a 1946998i bk4: 52996a 1709675i bk5: 52642a 1678840i bk6: 53772a 1524175i bk7: 53464a 1487855i bk8: 52126a 1773865i bk9: 51142a 1755575i bk10: 48080a 1796451i bk11: 47982a 1759452i bk12: 49876a 1631834i bk13: 49750a 1598070i bk14: 52224a 1514028i bk15: 51946a 1493337i 
bw_dist = 0.218	0.160	0.000	0.614	0.008
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=12.8694
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4376523 n_nop=1787778 n_act=598191 n_pre=598179 n_req=436639 n_req_1=259261 n_req_2=177378 n_req_3=0 n_rd=861730 n_write=530645 bw_util=0.3978 bw_util_1=0.2369 bw_util_2=0.1609 bw_util_3=0 blp=10.723613 blp_1= 3.903328 blp_2= 2.793686 blp_3= -nan
 n_activity=4372235 dram_eff=0.3982 dram_eff_1=0.2372 dram_eff_2=0.161 dram_eff_3=0
bk0: 53192a 1743522i bk1: 56122a 1515633i bk2: 49958a 1853395i bk3: 54224a 1582555i bk4: 54878a 1489108i bk5: 62714a 973495i bk6: 53098a 1414889i bk7: 58256a 1058961i bk8: 51190a 1745989i bk9: 53296a 1551401i bk10: 48774a 1673131i bk11: 51802a 1425206i bk12: 51752a 1427781i bk13: 55282a 1141162i bk14: 50734a 1487636i bk15: 56458a 1076881i 
bw_dist = 0.237	0.161	0.000	0.601	0.001
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=15.3894
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4376523 n_nop=1923013 n_act=568534 n_pre=568523 n_req=417070 n_req_1=240703 n_req_2=176367 n_req_3=0 n_rd=822852 n_write=493601 bw_util=0.3799 bw_util_1=0.22 bw_util_2=0.1599 bw_util_3=0 blp=9.947277 blp_1= 3.731830 blp_2= 2.728840 blp_3= -nan
 n_activity=4345815 dram_eff=0.3826 dram_eff_1=0.2215 dram_eff_2=0.1611 dram_eff_3=0
bk0: 49056a 2061530i bk1: 50866a 1905103i bk2: 51502a 1868635i bk3: 51120a 1850807i bk4: 52336a 1726735i bk5: 55054a 1511159i bk6: 52836a 1568854i bk7: 55852a 1338634i bk8: 49822a 1879507i bk9: 50730a 1783872i bk10: 50088a 1659603i bk11: 48526a 1719711i bk12: 49956a 1627557i bk13: 49634a 1595620i bk14: 52432a 1480618i bk15: 53042a 1416530i 
bw_dist = 0.220	0.160	0.000	0.613	0.007
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=13.1146
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4376523 n_nop=1800321 n_act=595292 n_pre=595279 n_req=434812 n_req_1=257630 n_req_2=177182 n_req_3=0 n_rd=858147 n_write=527484 bw_util=0.3962 bw_util_1=0.2355 bw_util_2=0.1607 bw_util_3=0 blp=10.665970 blp_1= 3.906818 blp_2= 2.786628 blp_3= -nan
 n_activity=4371055 dram_eff=0.3966 dram_eff_1=0.2357 dram_eff_2=0.1609 dram_eff_3=0
bk0: 54892a 1651950i bk1: 51934a 1763359i bk2: 55218a 1576268i bk3: 50956a 1771062i bk4: 55756a 1431955i bk5: 55562a 1378710i bk6: 58038a 1136264i bk7: 53256a 1382257i bk8: 52610a 1670479i bk9: 50471a 1718658i bk10: 58454a 1083384i bk11: 49168a 1578307i bk12: 51900a 1410740i bk13: 50234a 1475152i bk14: 55928a 1160393i bk15: 53770a 1250932i 
bw_dist = 0.235	0.161	0.000	0.603	0.001
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=15.1936
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4376523 n_nop=1916942 n_act=569820 n_pre=569811 n_req=417954 n_req_1=241541 n_req_2=176413 n_req_3=0 n_rd=824680 n_write=495270 bw_util=0.3807 bw_util_1=0.2207 bw_util_2=0.16 bw_util_3=0 blp=9.988058 blp_1= 3.744901 blp_2= 2.733011 blp_3= -nan
 n_activity=4348976 dram_eff=0.3832 dram_eff_1=0.2221 dram_eff_2=0.161 dram_eff_3=0
bk0: 51314a 1907312i bk1: 50940a 1892628i bk2: 52352a 1788814i bk3: 51450a 1795638i bk4: 52870a 1701861i bk5: 54052a 1575411i bk6: 52850a 1557729i bk7: 54902a 1385113i bk8: 51876a 1776574i bk9: 50676a 1767890i bk10: 49170a 1707979i bk11: 46856a 1808249i bk12: 51420a 1531613i bk13: 48768a 1659835i bk14: 51016a 1576987i bk15: 54168a 1341067i 
bw_dist = 0.221	0.160	0.000	0.613	0.006
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=13.1795

========= L2 cache stats =========
L2_cache_bank[0]: Access = 323971, Miss = 219233, Miss_rate = 0.677, Pending_hits = 4478, Reservation_fails = 167821
L2_cache_bank[1]: Access = 304477, Miss = 205517, Miss_rate = 0.675, Pending_hits = 3465, Reservation_fails = 98394
L2_cache_bank[2]: Access = 311150, Miss = 206574, Miss_rate = 0.664, Pending_hits = 3230, Reservation_fails = 89050
L2_cache_bank[3]: Access = 304715, Miss = 202883, Miss_rate = 0.666, Pending_hits = 3034, Reservation_fails = 84972
L2_cache_bank[4]: Access = 306945, Miss = 206807, Miss_rate = 0.674, Pending_hits = 3597, Reservation_fails = 73003
L2_cache_bank[5]: Access = 346650, Miss = 224102, Miss_rate = 0.646, Pending_hits = 4787, Reservation_fails = 219043
L2_cache_bank[6]: Access = 306695, Miss = 204037, Miss_rate = 0.665, Pending_hits = 3179, Reservation_fails = 77199
L2_cache_bank[7]: Access = 315831, Miss = 207429, Miss_rate = 0.657, Pending_hits = 3420, Reservation_fails = 89629
L2_cache_bank[8]: Access = 325178, Miss = 221424, Miss_rate = 0.681, Pending_hits = 4711, Reservation_fails = 178528
L2_cache_bank[9]: Access = 312421, Miss = 207701, Miss_rate = 0.665, Pending_hits = 3816, Reservation_fails = 92088
L2_cache_bank[10]: Access = 308929, Miss = 206451, Miss_rate = 0.668, Pending_hits = 3318, Reservation_fails = 70639
L2_cache_bank[11]: Access = 314509, Miss = 205920, Miss_rate = 0.655, Pending_hits = 3554, Reservation_fails = 90239
Cache L2_bank_000:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 323971, Miss = 219233 (0.677), PendingHit = 4478 (0.0138)
Cache L2_bank_001:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 304477, Miss = 205517 (0.675), PendingHit = 3465 (0.0114)
Cache L2_bank_002:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 311150, Miss = 206574 (0.664), PendingHit = 3230 (0.0104)
Cache L2_bank_003:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 304715, Miss = 202883 (0.666), PendingHit = 3034 (0.00996)
Cache L2_bank_004:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 306945, Miss = 206807 (0.674), PendingHit = 3597 (0.0117)
Cache L2_bank_005:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 346650, Miss = 224102 (0.646), PendingHit = 4787 (0.0138)
Cache L2_bank_006:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 306695, Miss = 204037 (0.665), PendingHit = 3179 (0.0104)
Cache L2_bank_007:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 315831, Miss = 207429 (0.657), PendingHit = 3420 (0.0108)
Cache L2_bank_008:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 325178, Miss = 221424 (0.681), PendingHit = 4711 (0.0145)
Cache L2_bank_009:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 312421, Miss = 207701 (0.665), PendingHit = 3816 (0.0122)
Cache L2_bank_010:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 308929, Miss = 206451 (0.668), PendingHit = 3318 (0.0107)
Cache L2_bank_011:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 314509, Miss = 205920 (0.655), PendingHit = 3554 (0.0113)
L2 Cache Total Miss Rate = 0.666
Stream 1: L2 Cache Miss Rate = 0.762
Stream 2: L2 Cache Miss Rate = 0.562
Stream 1: Accesses  = 1956417
Stream 1: Misses  = 1491763
Stream 2: Accesses  = 1825054
Stream 2: Misses  = 1026315
Stream 1+2: Accesses  = 3781471
Stream 1+2: Misses  = 2518078
Total Accesses  = 3781471
MPKI-CORES
CORE_L2MPKI_0	71.750
CORE_L2MPKI_1	75.362
CORE_L2MPKI_2	71.528
CORE_L2MPKI_3	75.042
CORE_L2MPKI_4	73.515
CORE_L2MPKI_5	77.331
CORE_L2MPKI_6	74.795
CORE_L2MPKI_7	77.411
CORE_L2MPKI_8	73.967
CORE_L2MPKI_9	77.606
CORE_L2MPKI_10	75.052
CORE_L2MPKI_11	77.178
CORE_L2MPKI_12	78.081
CORE_L2MPKI_13	78.662
CORE_L2MPKI_14	76.965
CORE_L2MPKI_15	79.164
CORE_L2MPKI_16	75.158
CORE_L2MPKI_17	77.308
CORE_L2MPKI_18	75.517
CORE_L2MPKI_19	78.539
CORE_L2MPKI_20	76.716
CORE_L2MPKI_21	79.026
CORE_L2MPKI_22	75.492
CORE_L2MPKI_23	79.400
CORE_L2MPKI_24	76.562
CORE_L2MPKI_25	79.404
CORE_L2MPKI_26	77.905
CORE_L2MPKI_27	78.009
CORE_L2MPKI_28	75.815
CORE_L2MPKI_29	77.590
CORE_L2MPKI_30	2.842
CORE_L2MPKI_31	2.807
CORE_L2MPKI_32	2.731
CORE_L2MPKI_33	2.780
CORE_L2MPKI_34	2.788
CORE_L2MPKI_35	2.788
CORE_L2MPKI_36	2.840
CORE_L2MPKI_37	2.780
CORE_L2MPKI_38	2.860
CORE_L2MPKI_39	2.723
CORE_L2MPKI_40	3.021
CORE_L2MPKI_41	2.800
CORE_L2MPKI_42	2.829
CORE_L2MPKI_43	3.014
CORE_L2MPKI_44	2.838
CORE_L2MPKI_45	2.778
CORE_L2MPKI_46	2.880
CORE_L2MPKI_47	2.699
CORE_L2MPKI_48	3.009
CORE_L2MPKI_49	2.755
CORE_L2MPKI_50	2.789
CORE_L2MPKI_51	2.841
CORE_L2MPKI_52	3.002
CORE_L2MPKI_53	2.801
CORE_L2MPKI_54	2.984
CORE_L2MPKI_55	2.778
CORE_L2MPKI_56	2.721
CORE_L2MPKI_57	2.810
CORE_L2MPKI_58	2.859
CORE_L2MPKI_59	3.030
Avg_MPKI_Stream1= 76.528
Avg_MPKI_Stream2= 2.839
MISSES-CORES
CORE_MISSES_0	42366
CORE_MISSES_1	46406
CORE_MISSES_2	41468
CORE_MISSES_3	50404
CORE_MISSES_4	40531
CORE_MISSES_5	50472
CORE_MISSES_6	46629
CORE_MISSES_7	51099
CORE_MISSES_8	45417
CORE_MISSES_9	53229
CORE_MISSES_10	48081
CORE_MISSES_11	51577
CORE_MISSES_12	48328
CORE_MISSES_13	55003
CORE_MISSES_14	53001
CORE_MISSES_15	57094
CORE_MISSES_16	47567
CORE_MISSES_17	50501
CORE_MISSES_18	50025
CORE_MISSES_19	53487
CORE_MISSES_20	50488
CORE_MISSES_21	52774
CORE_MISSES_22	48489
CORE_MISSES_23	56408
CORE_MISSES_24	50825
CORE_MISSES_25	51144
CORE_MISSES_26	50178
CORE_MISSES_27	50245
CORE_MISSES_28	48832
CORE_MISSES_29	49695
CORE_MISSES_30	33730
CORE_MISSES_31	35066
CORE_MISSES_32	34018
CORE_MISSES_33	34759
CORE_MISSES_34	32947
CORE_MISSES_35	35718
CORE_MISSES_36	33577
CORE_MISSES_37	35352
CORE_MISSES_38	33742
CORE_MISSES_39	35161
CORE_MISSES_40	33536
CORE_MISSES_41	36449
CORE_MISSES_42	34540
CORE_MISSES_43	34731
CORE_MISSES_44	32462
CORE_MISSES_45	33468
CORE_MISSES_46	33242
CORE_MISSES_47	36751
CORE_MISSES_48	32414
CORE_MISSES_49	34461
CORE_MISSES_50	33637
CORE_MISSES_51	35189
CORE_MISSES_52	32065
CORE_MISSES_53	33989
CORE_MISSES_54	33750
CORE_MISSES_55	36899
CORE_MISSES_56	33885
CORE_MISSES_57	33916
CORE_MISSES_58	32186
CORE_MISSES_59	34675
L2_MISSES = 2518078
L2_total_cache_accesses = 3781471
L2_total_cache_misses = 2518078
L2_total_cache_miss_rate = 0.6659
L2_total_cache_pending_hits = 44589
L2_total_cache_reservation_fails = 1330605
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 447327
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 17182
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 2289170
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 1197134
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 3363
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 362
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 607
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 5383
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 746010
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 24008
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 196826
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 102064
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 19181
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 2819
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 31256
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 15685
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 2923
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 218
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 219
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 10339
L2_cache_data_port_util = 0.237
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=12840691
icnt_total_pkts_simt_to_mem=5894752
statistics from finished app 2
-------------------------------------------------
gpu_ipc_1 =       4.9009
gpu_ipc_2 =     111.3517
gpu_tot_sim_cycle_stream_1 = 3551909
gpu_tot_sim_cycle_stream_2 = 3551884
gpu_sim_insn_1 = 17407520
gpu_sim_insn_2 = 395508320
gpu_sim_cycle = 3551910
gpu_sim_insn = 412915840
gpu_ipc =     116.2518
gpu_tot_sim_cycle = 3551910
gpu_tot_sim_insn = 412915840
gpu_tot_ipc =     116.2518
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 12974059
gpu_stall_icnt2sh    = 3742063
gpu_total_sim_rate=100834

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 6807927
	L1I_total_cache_misses = 23695
	L1I_total_cache_miss_rate = 0.0035
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 76, Miss = 76, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 549
	L1D_cache_core[1]: Access = 80, Miss = 80, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 747
	L1D_cache_core[2]: Access = 76, Miss = 76, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 687
	L1D_cache_core[3]: Access = 80, Miss = 80, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 394
	L1D_cache_core[4]: Access = 76, Miss = 76, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 638
	L1D_cache_core[5]: Access = 80, Miss = 80, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 678
	L1D_cache_core[6]: Access = 80, Miss = 80, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 719
	L1D_cache_core[7]: Access = 80, Miss = 80, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 787
	L1D_cache_core[8]: Access = 80, Miss = 80, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 730
	L1D_cache_core[9]: Access = 86, Miss = 86, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 799
	L1D_cache_core[10]: Access = 80, Miss = 80, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 887
	L1D_cache_core[11]: Access = 80, Miss = 80, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 732
	L1D_cache_core[12]: Access = 80, Miss = 80, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 762
	L1D_cache_core[13]: Access = 84, Miss = 84, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 855
	L1D_cache_core[14]: Access = 80, Miss = 80, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 882
	L1D_cache_core[15]: Access = 90, Miss = 90, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 711
	L1D_cache_core[16]: Access = 80, Miss = 80, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 912
	L1D_cache_core[17]: Access = 80, Miss = 80, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 798
	L1D_cache_core[18]: Access = 80, Miss = 80, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 818
	L1D_cache_core[19]: Access = 80, Miss = 80, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1000
	L1D_cache_core[20]: Access = 80, Miss = 80, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 869
	L1D_cache_core[21]: Access = 80, Miss = 80, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 912
	L1D_cache_core[22]: Access = 80, Miss = 80, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 910
	L1D_cache_core[23]: Access = 84, Miss = 84, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 945
	L1D_cache_core[24]: Access = 80, Miss = 80, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 905
	L1D_cache_core[25]: Access = 2337, Miss = 2337, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2238
	L1D_cache_core[26]: Access = 2370, Miss = 2370, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1891
	L1D_cache_core[27]: Access = 2254, Miss = 2254, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 918
	L1D_cache_core[28]: Access = 2398, Miss = 2398, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 935
	L1D_cache_core[29]: Access = 2549, Miss = 2549, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3061
	L1D_cache_core[30]: Access = 29647, Miss = 29647, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 70145
	L1D_cache_core[31]: Access = 31557, Miss = 31557, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 64559
	L1D_cache_core[32]: Access = 31197, Miss = 31197, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 52674
	L1D_cache_core[33]: Access = 30932, Miss = 30932, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 56570
	L1D_cache_core[34]: Access = 29609, Miss = 29609, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 68028
	L1D_cache_core[35]: Access = 32390, Miss = 32390, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 41878
	L1D_cache_core[36]: Access = 29689, Miss = 29689, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 73930
	L1D_cache_core[37]: Access = 31742, Miss = 31742, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 49199
	L1D_cache_core[38]: Access = 29497, Miss = 29497, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 63153
	L1D_cache_core[39]: Access = 32649, Miss = 32649, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 47697
	L1D_cache_core[40]: Access = 28372, Miss = 28372, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 80028
	L1D_cache_core[41]: Access = 32797, Miss = 32797, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 56751
	L1D_cache_core[42]: Access = 30281, Miss = 30281, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 49570
	L1D_cache_core[43]: Access = 29406, Miss = 29406, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 79109
	L1D_cache_core[44]: Access = 28417, Miss = 28417, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 65159
	L1D_cache_core[45]: Access = 30477, Miss = 30477, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 60462
	L1D_cache_core[46]: Access = 29442, Miss = 29442, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 63264
	L1D_cache_core[47]: Access = 34425, Miss = 34425, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 27938
	L1D_cache_core[48]: Access = 27372, Miss = 27372, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 86088
	L1D_cache_core[49]: Access = 31335, Miss = 31335, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 57063
	L1D_cache_core[50]: Access = 30247, Miss = 30247, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 72427
	L1D_cache_core[51]: Access = 31278, Miss = 31278, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 47495
	L1D_cache_core[52]: Access = 27294, Miss = 27294, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 88949
	L1D_cache_core[53]: Access = 29929, Miss = 29929, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 66376
	L1D_cache_core[54]: Access = 28253, Miss = 28253, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 74079
	L1D_cache_core[55]: Access = 33550, Miss = 33550, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 35830
	L1D_cache_core[56]: Access = 30884, Miss = 30884, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 60748
	L1D_cache_core[57]: Access = 30586, Miss = 30586, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 63683
	L1D_cache_core[58]: Access = 27573, Miss = 27573, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 82020
	L1D_cache_core[59]: Access = 29142, Miss = 29142, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 63950
	L1D_total_cache_accesses = 923889
	L1D_total_cache_misses = 923889
	L1D_total_cache_miss_rate = 1.0000
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 1897491
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.004
L1C_cache:
	L1C_total_cache_accesses = 580717
	L1C_total_cache_misses = 7177
	L1C_total_cache_miss_rate = 0.0124
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 72718
L1T_cache:
	L1T_total_cache_accesses = 2806830
	L1T_total_cache_misses = 1047767
	L1T_total_cache_miss_rate = 0.3733
	L1T_total_cache_pending_hits = 1759063
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 866195
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 1783232
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 573540
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 7177
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 72718
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 1759063
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 1047767
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 57694
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 114259
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 6784232
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 23695
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
1262, 631, 1262, 631, 1262, 631, 1262, 631, 1158, 631, 1162, 631, 631, 631, 631, 589, 631, 456, 631, 375, 631, 280, 631, 204, 631, 75, 631, 11, 631, 19, 631, 11, 
shader 0 total_cycles, active_cycles, idle cycles = 3551910, 10057, 3541852 
shader 1 total_cycles, active_cycles, idle cycles = 3551910, 10402, 3541507 
shader 2 total_cycles, active_cycles, idle cycles = 3551910, 9882, 3542028 
shader 3 total_cycles, active_cycles, idle cycles = 3551910, 11291, 3540618 
shader 4 total_cycles, active_cycles, idle cycles = 3551910, 9420, 3542489 
shader 5 total_cycles, active_cycles, idle cycles = 3551910, 11012, 3540898 
shader 6 total_cycles, active_cycles, idle cycles = 3551910, 10423, 3541487 
shader 7 total_cycles, active_cycles, idle cycles = 3551910, 11118, 3540791 
shader 8 total_cycles, active_cycles, idle cycles = 3551910, 10292, 3541617 
shader 9 total_cycles, active_cycles, idle cycles = 3551910, 11593, 3540316 
shader 10 total_cycles, active_cycles, idle cycles = 3551910, 10756, 3541153 
shader 11 total_cycles, active_cycles, idle cycles = 3551910, 11251, 3540658 
shader 12 total_cycles, active_cycles, idle cycles = 3551910, 10347, 3541562 
shader 13 total_cycles, active_cycles, idle cycles = 3551910, 11741, 3540168 
shader 14 total_cycles, active_cycles, idle cycles = 3551910, 11557, 3540353 
shader 15 total_cycles, active_cycles, idle cycles = 3551910, 12112, 3539797 
shader 16 total_cycles, active_cycles, idle cycles = 3551910, 10677, 3541233 
shader 17 total_cycles, active_cycles, idle cycles = 3551910, 11063, 3540847 
shader 18 total_cycles, active_cycles, idle cycles = 3551910, 11088, 3540821 
shader 19 total_cycles, active_cycles, idle cycles = 3551910, 11488, 3540422 
shader 20 total_cycles, active_cycles, idle cycles = 3551910, 11119, 3540790 
shader 21 total_cycles, active_cycles, idle cycles = 3551910, 11273, 3540636 
shader 22 total_cycles, active_cycles, idle cycles = 3551910, 10964, 3540946 
shader 23 total_cycles, active_cycles, idle cycles = 3551910, 11895, 3540015 
shader 24 total_cycles, active_cycles, idle cycles = 3551910, 11214, 3540696 
shader 25 total_cycles, active_cycles, idle cycles = 3551910, 25414, 3526495 
shader 26 total_cycles, active_cycles, idle cycles = 3551910, 25576, 3526333 
shader 27 total_cycles, active_cycles, idle cycles = 3551910, 24779, 3527131 
shader 28 total_cycles, active_cycles, idle cycles = 3551910, 25834, 3526076 
shader 29 total_cycles, active_cycles, idle cycles = 3551910, 26793, 3525117 
shader 30 total_cycles, active_cycles, idle cycles = 3551910, 199174, 3352735 
shader 31 total_cycles, active_cycles, idle cycles = 3551910, 212309, 3339601 
shader 32 total_cycles, active_cycles, idle cycles = 3551910, 210316, 3341593 
shader 33 total_cycles, active_cycles, idle cycles = 3551910, 208120, 3343789 
shader 34 total_cycles, active_cycles, idle cycles = 3551910, 199179, 3352731 
shader 35 total_cycles, active_cycles, idle cycles = 3551910, 218260, 3333650 
shader 36 total_cycles, active_cycles, idle cycles = 3551910, 199031, 3352879 
shader 37 total_cycles, active_cycles, idle cycles = 3551910, 213657, 3338253 
shader 38 total_cycles, active_cycles, idle cycles = 3551910, 198186, 3353723 
shader 39 total_cycles, active_cycles, idle cycles = 3551910, 219369, 3332541 
shader 40 total_cycles, active_cycles, idle cycles = 3551910, 190445, 3361464 
shader 41 total_cycles, active_cycles, idle cycles = 3551910, 220376, 3331534 
shader 42 total_cycles, active_cycles, idle cycles = 3551910, 203946, 3347963 
shader 43 total_cycles, active_cycles, idle cycles = 3551910, 196924, 3354986 
shader 44 total_cycles, active_cycles, idle cycles = 3551910, 191617, 3360292 
shader 45 total_cycles, active_cycles, idle cycles = 3551910, 204676, 3347233 
shader 46 total_cycles, active_cycles, idle cycles = 3551910, 198180, 3353730 
shader 47 total_cycles, active_cycles, idle cycles = 3551910, 231334, 3320576 
shader 48 total_cycles, active_cycles, idle cycles = 3551910, 182906, 3369003 
shader 49 total_cycles, active_cycles, idle cycles = 3551910, 211028, 3340882 
shader 50 total_cycles, active_cycles, idle cycles = 3551910, 203422, 3348488 
shader 51 total_cycles, active_cycles, idle cycles = 3551910, 210292, 3341618 
shader 52 total_cycles, active_cycles, idle cycles = 3551910, 183245, 3368665 
shader 53 total_cycles, active_cycles, idle cycles = 3551910, 200777, 3351132 
shader 54 total_cycles, active_cycles, idle cycles = 3551910, 190260, 3361650 
shader 55 total_cycles, active_cycles, idle cycles = 3551910, 225786, 3326124 
shader 56 total_cycles, active_cycles, idle cycles = 3551910, 207392, 3344517 
shader 57 total_cycles, active_cycles, idle cycles = 3551910, 205754, 3346156 
shader 58 total_cycles, active_cycles, idle cycles = 3551910, 185432, 3366477 
shader 59 total_cycles, active_cycles, idle cycles = 3551910, 195158, 3356752 
warps_exctd_sm 0 = 864 
warps_exctd_sm 1 = 960 
warps_exctd_sm 2 = 864 
warps_exctd_sm 3 = 992 
warps_exctd_sm 4 = 832 
warps_exctd_sm 5 = 992 
warps_exctd_sm 6 = 960 
warps_exctd_sm 7 = 992 
warps_exctd_sm 8 = 896 
warps_exctd_sm 9 = 1056 
warps_exctd_sm 10 = 992 
warps_exctd_sm 11 = 992 
warps_exctd_sm 12 = 896 
warps_exctd_sm 13 = 1056 
warps_exctd_sm 14 = 1056 
warps_exctd_sm 15 = 1152 
warps_exctd_sm 16 = 992 
warps_exctd_sm 17 = 992 
warps_exctd_sm 18 = 960 
warps_exctd_sm 19 = 992 
warps_exctd_sm 20 = 992 
warps_exctd_sm 21 = 992 
warps_exctd_sm 22 = 992 
warps_exctd_sm 23 = 1024 
warps_exctd_sm 24 = 992 
warps_exctd_sm 25 = 3104 
warps_exctd_sm 26 = 3104 
warps_exctd_sm 27 = 2976 
warps_exctd_sm 28 = 3232 
warps_exctd_sm 29 = 3296 
warps_exctd_sm 30 = 27936 
warps_exctd_sm 31 = 28672 
warps_exctd_sm 32 = 28512 
warps_exctd_sm 33 = 28224 
warps_exctd_sm 34 = 27648 
warps_exctd_sm 35 = 29216 
warps_exctd_sm 36 = 27712 
warps_exctd_sm 37 = 29280 
warps_exctd_sm 38 = 27616 
warps_exctd_sm 39 = 29472 
warps_exctd_sm 40 = 26048 
warps_exctd_sm 41 = 29632 
warps_exctd_sm 42 = 27904 
warps_exctd_sm 43 = 26720 
warps_exctd_sm 44 = 26592 
warps_exctd_sm 45 = 28032 
warps_exctd_sm 46 = 27648 
warps_exctd_sm 47 = 30848 
warps_exctd_sm 48 = 25280 
warps_exctd_sm 49 = 28864 
warps_exctd_sm 50 = 28160 
warps_exctd_sm 51 = 27968 
warps_exctd_sm 52 = 25408 
warps_exctd_sm 53 = 27488 
warps_exctd_sm 54 = 26496 
warps_exctd_sm 55 = 30048 
warps_exctd_sm 56 = 28352 
warps_exctd_sm 57 = 27712 
warps_exctd_sm 58 = 25472 
warps_exctd_sm 59 = 26176 
gpgpu_n_tot_thrd_icount = 417210368
gpgpu_n_tot_w_icount = 13037824
gpgpu_n_stall_shd_mem = 125811616
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 2947596
gpgpu_n_mem_write_global = 57694
gpgpu_n_mem_texture = 1047767
gpgpu_n_mem_const = 4611
gpgpu_n_load_insn  = 29774912
gpgpu_n_store_insn = 845728
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 13398944
gpgpu_n_const_mem_insn = 14244672
gpgpu_n_param_mem_insn = 4338272
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 72718
gpgpu_stall_shd_mem[c_mem][bk_conf] = 72718
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 106224491
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:183654870	W0_Idle:49149794	W0_Scoreboard:180386543	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:13037993
Warp Occupancy Distribution:
Stall:164902823	W0_Idle:43607704	W0_Scoreboard:3799194	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:804879
Warp Occupancy Distribution:
Stall:18752047	W0_Idle:5542090	W0_Scoreboard:176587349	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:12233114
warp_utilization0: 0.030589
warp_utilization1: 0.003777
warp_utilization2: 0.057402
traffic_breakdown_coretomem[CONST_ACC_R] = 36888 {8:4611,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 6929560 {8:866195,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 5354960 {40:20371,72:8372,136:28951,}
traffic_breakdown_coretomem[GLOBAL_ATOMIC] = 83823336 {40:2072965,72:3790,136:4646,}
traffic_breakdown_coretomem[INST_ACC_R] = 29400 {8:3675,}
traffic_breakdown_coretomem[TEXTURE_ACC_R] = 8382136 {8:1047767,}
traffic_breakdown_memtocore[CONST_ACC_R] = 331992 {72:4611,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 117802520 {136:866195,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 461552 {8:57694,}
traffic_breakdown_memtocore[GLOBAL_ATOMIC] = 83795304 {40:2072271,72:3790,136:4644,}
traffic_breakdown_memtocore[INST_ACC_R] = 499800 {136:3675,}
traffic_breakdown_memtocore[TEXTURE_ACC_R] = 142496312 {136:1047767,}
maxmrqlatency = 939 
maxdqlatency = 0 
maxmflatency = 10390 
averagemflatency = 871 
averagemflatency_1 = 895 
averagemflatency_2= 846 
averagemrqlatency_1 = 66 
averagemrqlatency_2 = 71 
max_icnt2mem_latency = 9574 
max_icnt2sh_latency = 3551909 
mrq_lat_table:1303586 	46993 	84394 	160468 	379519 	649449 	858751 	676077 	180377 	5175 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	33055 	35229 	43813 	210551 	715183 	1715322 	1186624 	114708 	2442 	41 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	312448 	195741 	427732 	294426 	416361 	826296 	1061440 	485317 	40084 	1244 	25 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	2438874 	1369273 	182180 	8825 	122 	0 	0 	0 	0 	0 	0 	0 	180 	768 	3490 	4438 	8876 	15490 	24452 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1 	15 	6855 	231 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        32        32        32        32        32        32        32        32        32        32         9         9        12        10        12        10 
dram[1]:        24        32        32        32        32        32        32        30        32        24        10        10        12        12         9        14 
dram[2]:        32        24        32        32        32        32        32        30        32        19        12         9        12        10        15        14 
dram[3]:        32        20        28        30        32        30        32        28        30        22         8        11         9        12        11        11 
dram[4]:        32        32        32        32        32        32        32        28        28        28        10         8        11        12        10        11 
dram[5]:        32        24        32        32        32        32        32        26        28        22         9        10        10        12        12        13 
maximum service time to same row:
dram[0]:      1247      1423      1295      1326      1201      1581      1270      1489      1602      1458      2180      2291      2175      2301      2487      2177 
dram[1]:      1071      1363      1481      1400      1448      1292      1409      1184      1341      1457      2449      2343      2589      2115      2439      2044 
dram[2]:      1409      1004      1281      1694      1156      1503      1330      1414      1651      1457      2269      2594      2391      2454      2235      2451 
dram[3]:      1576      1457      1232      1251      1381      1192      1369      1237      1374      1280      2372      2604      2338      2306      2371      2412 
dram[4]:      1327      1419      1477      1294      1349      1163      1303      1303      1156      1505      2269      2122      2269      2216      2276      2213 
dram[5]:      1348      1450      1194      1334      1118      1314      1421      1265      1140      1310      2029      2287      2082      2281      2285      2282 
average row accesses per activate:
dram[0]:  1.185557  1.161142  1.156729  1.161599  1.166821  1.155546  1.176106  1.167662  1.158604  1.144839  1.157403  1.157918  1.174269  1.162936  1.180279  1.168800 
dram[1]:  1.156486  1.158785  1.158861  1.155539  1.155347  1.157115  1.163822  1.167477  1.151498  1.153199  1.153772  1.154414  1.163964  1.164739  1.171095  1.176818 
dram[2]:  1.153789  1.169330  1.149103  1.169051  1.157559  1.207038  1.157195  1.186869  1.140609  1.148530  1.145373  1.155954  1.164257  1.179104  1.167229  1.192580 
dram[3]:  1.153170  1.158496  1.159100  1.158243  1.151139  1.162107  1.161604  1.173513  1.138580  1.148533  1.159973  1.155462  1.159459  1.160322  1.176230  1.185352 
dram[4]:  1.166015  1.162593  1.163690  1.157882  1.158673  1.163547  1.176724  1.163840  1.142988  1.143124  1.198448  1.152978  1.162811  1.164526  1.184747  1.184418 
dram[5]:  1.158268  1.164532  1.158333  1.158576  1.149435  1.158577  1.159847  1.173188  1.146220  1.150865  1.149910  1.150821  1.165143  1.163470  1.170783  1.192353 
average row locality = 4344789/3735594 = 1.163078
average row locality_1 = 3213662/2816188 = 1.141139
average row locality_2 = 1131127/919406 = 1.230280
average row locality_3 = 0/0 = -nan
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:     31184     28249     27900     27058     30459     28302     30198     28704     29418     26777     27385     26626     28843     26902     29257     27978 
dram[1]:     27971     26595     27933     26567     28413     28184     28829     28509     27840     27392     25956     25845     26887     26838     28010     27910 
dram[2]:     28483     30080     26858     29215     29439     33575     28428     31087     27424     28574     26159     27861     27930     29779     27305     30363 
dram[3]:     26420     27427     27637     27408     28055     29582     28275     29785     26712     27161     26895     26069     26882     26760     28197     28602 
dram[4]:     29442     27902     29543     27414     29937     29842     30879     28513     28201     27077     31223     26484     27954     27106     30020     29016 
dram[5]:     27613     27380     28122     27588     28431     29058     28320     29323     27778     27104     26441     25315     27639     26328     27473     29147 
total reads: 2702959
bank skew: 33575/25315 = 1.33
chip skew: 462560/439679 = 1.05
number of total write accesses:
dram[0]:     19318     16592     15615     14778     17525     15686     18167     16850     19080     16549     18345     17603     19222     17265     18565     17231 
dram[1]:     16201     14919     15669     14331     15698     15570     16866     16635     17582     17149     16978     16866     17254     17174     17302     17168 
dram[2]:     16674     18142     14666     16710     16701     20587     16598     19095     17159     18310     17160     18845     18298     20057     16620     19530 
dram[3]:     14778     15678     15385     15008     15473     16851     16350     17810     16455     16954     17904     17069     17278     17070     17456     17815 
dram[4]:     17673     16144     17043     15094     17149     17092     18849     16644     17899     16915     22200     17457     18291     17416     19184     18204 
dram[5]:     16012     15625     15803     15277     15705     16364     16391     17453     17453     16912     17444     16324     17988     16618     16716     18348 
total reads: 1641926
bank skew: 22200/14331 = 1.55
chip skew: 285152/263362 = 1.08
average mf latency per bank:
dram[0]:        964       896       993       929       880       830       779       723       699       634       686       628       757       695       864       801
dram[1]:        837       886       858       919       798       816       680       710       597       619       579       596       648       663       739       774
dram[2]:        945      1239       993      1236       884      1649       765      1021       676       896       673       899       746      1018       859      1125
dram[3]:        884       849       894       886       811       819       692       684       602       599       588       588       660       657       773       775
dram[4]:       1110       963      1094       984      1004       883       884       764       792       672       851       672       865       755       975       875
dram[5]:        836       864       863       888       778       818       682       712       602       623       590       598       651       667       752       777
maximum mf latency per bank:
dram[0]:       6828      7390      8333      6919      9657      7104      9111      5389      8176      7270      9704      6918      6867      9588      7463      6175
dram[1]:       8119      6736      9964      8577      6931      7684      6645      6978      6191      6753      6870      7643      9590      8143      8657      7401
dram[2]:       9026      9295      9822      8402      8259      7978     10057      7705      7023      6960      8006      8313      6147      7989      6687      6002
dram[3]:       8510      7093      9237      6393      8890      8869      6191      6832      9572      5593      7167      8139      5610      5709      6859      5563
dram[4]:       7601      6607      8275      9716      9430      5662      4932      5305      9143      7664      7111      8463      8075      7473      8658      8139
dram[5]:       7154      7930      8894     10390      9480      7413      8553      7037      7574      6320      8399      9796      8874      8582      5144      6743
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4688520 n_nop=1964924 n_act=629678 n_pre=629664 n_req=461467 n_req_1=270245 n_req_2=191222 n_req_3=0 n_rd=910442 n_write=553812 bw_util=0.3924 bw_util_1=0.2305 bw_util_2=0.1619 bw_util_3=0 blp=10.446315 blp_1= 3.844271 blp_2= 2.781974 blp_3= -nan
 n_activity=4678290 dram_eff=0.3933 dram_eff_1=0.231 dram_eff_2=0.1622 dram_eff_3=0
bk0: 62362a 1617323i bk1: 56498a 1853244i bk2: 55798a 1897541i bk3: 54112a 1951519i bk4: 60912a 1511091i bk5: 56602a 1713175i bk6: 60396a 1376220i bk7: 57408a 1477381i bk8: 58836a 1661818i bk9: 53546a 1890602i bk10: 54766a 1667692i bk11: 53252a 1690464i bk12: 57686a 1423017i bk13: 53804a 1618488i bk14: 58510a 1378347i bk15: 55954a 1491200i 
bw_dist = 0.231	0.162	0.000	0.605	0.002
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=14.5026
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4688520 n_nop=2073591 n_act=605931 n_pre=605918 n_req=445773 n_req_1=255166 n_req_2=190607 n_req_3=0 n_rd=879328 n_write=523752 bw_util=0.379 bw_util_1=0.2177 bw_util_2=0.1614 bw_util_3=0 blp=9.882593 blp_1= 3.706030 blp_2= 2.752349 blp_3= -nan
 n_activity=4650917 dram_eff=0.3821 dram_eff_1=0.2194 dram_eff_2=0.1627 dram_eff_3=0
bk0: 55942a 2024670i bk1: 53184a 2124419i bk2: 55864a 1970081i bk3: 53134a 2083209i bk4: 56824a 1834727i bk5: 56368a 1809977i bk6: 57644a 1622362i bk7: 57018a 1601270i bk8: 55680a 1906646i bk9: 54782a 1876078i bk10: 51910a 1902527i bk11: 51688a 1872172i bk12: 53774a 1741371i bk13: 53676a 1702125i bk14: 56020a 1622892i bk15: 55820a 1592474i 
bw_dist = 0.218	0.161	0.000	0.613	0.008
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=12.8925
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4688520 n_nop=1913608 n_act=641272 n_pre=641258 n_req=468805 n_req_1=276970 n_req_2=191835 n_req_3=0 n_rd=925088 n_write=567294 bw_util=0.3987 bw_util_1=0.2363 bw_util_2=0.1624 bw_util_3=0 blp=10.733891 blp_1= 3.892781 blp_2= 2.813180 blp_3= -nan
 n_activity=4684109 dram_eff=0.399 dram_eff_1=0.2365 dram_eff_2=0.1625 dram_eff_3=0
bk0: 56964a 1877143i bk1: 60160a 1629959i bk2: 53714a 1979849i bk3: 58430a 1681451i bk4: 58876a 1592700i bk5: 67150a 1046261i bk6: 56850a 1509910i bk7: 62174a 1142024i bk8: 54848a 1868644i bk9: 57144a 1656233i bk10: 52316a 1794647i bk11: 55718a 1520934i bk12: 55860a 1516534i bk13: 59558a 1215493i bk14: 54608a 1583311i bk15: 60718a 1145574i 
bw_dist = 0.236	0.162	0.000	0.600	0.001
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=15.4121
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4688520 n_nop=2058142 n_act=609508 n_pre=609494 n_req=447946 n_req_1=257152 n_req_2=190794 n_req_3=0 n_rd=883694 n_write=527682 bw_util=0.3809 bw_util_1=0.2194 bw_util_2=0.1615 bw_util_3=0 blp=9.956907 blp_1= 3.726023 blp_2= 2.746149 blp_3= -nan
 n_activity=4656546 dram_eff=0.3835 dram_eff_1=0.2209 dram_eff_2=0.1626 dram_eff_3=0
bk0: 52837a 2198610i bk1: 54852a 2030610i bk2: 55272a 2000866i bk3: 54816a 1988640i bk4: 56110a 1855474i bk5: 59161a 1616043i bk6: 56546a 1675407i bk7: 59564a 1436681i bk8: 53424a 2007667i bk9: 54318a 1906988i bk10: 53786a 1774943i bk11: 52136a 1840817i bk12: 53760a 1739155i bk13: 53518a 1702527i bk14: 56392a 1583705i bk15: 57202a 1501391i 
bw_dist = 0.219	0.162	0.000	0.612	0.007
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=13.1445
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4688520 n_nop=1927967 n_act=637958 n_pre=637948 n_req=466747 n_req_1=275096 n_req_2=191651 n_req_3=0 n_rd=921081 n_write=563566 bw_util=0.397 bw_util_1=0.2347 bw_util_2=0.1623 bw_util_3=0 blp=10.671871 blp_1= 3.896123 blp_2= 2.806631 blp_3= -nan
 n_activity=4682800 dram_eff=0.3974 dram_eff_1=0.235 dram_eff_2=0.1625 dram_eff_3=0
bk0: 58882a 1774410i bk1: 55804a 1889176i bk2: 59086a 1703129i bk3: 54826a 1889962i bk4: 59872a 1532893i bk5: 59684a 1473367i bk6: 61754a 1233521i bk7: 57026a 1475403i bk8: 56400a 1782237i bk9: 54154a 1831092i bk10: 62446a 1169963i bk11: 52966a 1681510i bk12: 55908a 1507760i bk13: 54210a 1572493i bk14: 60033a 1242552i bk15: 58030a 1322569i 
bw_dist = 0.235	0.162	0.000	0.602	0.001
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=15.1982
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4688520 n_nop=2050120 n_act=611215 n_pre=611204 n_req=449139 n_req_1=258225 n_req_2=190914 n_req_3=0 n_rd=886086 n_write=529895 bw_util=0.3819 bw_util_1=0.2203 bw_util_2=0.1616 bw_util_3=0 blp=10.001751 blp_1= 3.734723 blp_2= 2.750278 blp_3= -nan
 n_activity=4660085 dram_eff=0.3842 dram_eff_1=0.2216 dram_eff_2=0.1626 dram_eff_3=0
bk0: 55226a 2039853i bk1: 54760a 2025004i bk2: 56240a 1914871i bk3: 55174a 1929109i bk4: 56860a 1810712i bk5: 58116a 1682011i bk6: 56634a 1660421i bk7: 58646a 1486684i bk8: 55556a 1901304i bk9: 54206a 1896539i bk10: 52880a 1823416i bk11: 50628a 1914495i bk12: 55276a 1645235i bk13: 52654a 1768132i bk14: 54936a 1678716i bk15: 58294a 1427054i 
bw_dist = 0.220	0.162	0.000	0.612	0.006
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=13.2278

========= L2 cache stats =========
L2_cache_bank[0]: Access = 347187, Miss = 234665, Miss_rate = 0.676, Pending_hits = 4737, Reservation_fails = 179129
L2_cache_bank[1]: Access = 327157, Miss = 220616, Miss_rate = 0.674, Pending_hits = 3736, Reservation_fails = 107482
L2_cache_bank[2]: Access = 334467, Miss = 221859, Miss_rate = 0.663, Pending_hits = 3450, Reservation_fails = 97828
L2_cache_bank[3]: Access = 327485, Miss = 217856, Miss_rate = 0.665, Pending_hits = 3298, Reservation_fails = 93297
L2_cache_bank[4]: Access = 329861, Miss = 222042, Miss_rate = 0.673, Pending_hits = 3855, Reservation_fails = 77087
L2_cache_bank[5]: Access = 371087, Miss = 240551, Miss_rate = 0.648, Pending_hits = 5094, Reservation_fails = 231031
L2_cache_bank[6]: Access = 329368, Miss = 219091, Miss_rate = 0.665, Pending_hits = 3383, Reservation_fails = 81809
L2_cache_bank[7]: Access = 339379, Miss = 222814, Miss_rate = 0.657, Pending_hits = 3685, Reservation_fails = 98688
L2_cache_bank[8]: Access = 348780, Miss = 237218, Miss_rate = 0.680, Pending_hits = 4998, Reservation_fails = 188448
L2_cache_bank[9]: Access = 335786, Miss = 223380, Miss_rate = 0.665, Pending_hits = 4108, Reservation_fails = 103026
L2_cache_bank[10]: Access = 332435, Miss = 221834, Miss_rate = 0.667, Pending_hits = 3570, Reservation_fails = 81761
L2_cache_bank[11]: Access = 338000, Miss = 221261, Miss_rate = 0.655, Pending_hits = 3851, Reservation_fails = 102712
Cache L2_bank_000:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 347187, Miss = 234665 (0.676), PendingHit = 4737 (0.0136)
Cache L2_bank_001:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 327157, Miss = 220616 (0.674), PendingHit = 3736 (0.0114)
Cache L2_bank_002:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 334467, Miss = 221859 (0.663), PendingHit = 3450 (0.0103)
Cache L2_bank_003:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 327485, Miss = 217856 (0.665), PendingHit = 3298 (0.0101)
Cache L2_bank_004:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 329861, Miss = 222042 (0.673), PendingHit = 3855 (0.0117)
Cache L2_bank_005:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 371087, Miss = 240551 (0.648), PendingHit = 5094 (0.0137)
Cache L2_bank_006:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 329368, Miss = 219091 (0.665), PendingHit = 3383 (0.0103)
Cache L2_bank_007:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 339379, Miss = 222814 (0.657), PendingHit = 3685 (0.0109)
Cache L2_bank_008:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 348780, Miss = 237218 (0.68), PendingHit = 4998 (0.0143)
Cache L2_bank_009:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 335786, Miss = 223380 (0.665), PendingHit = 4108 (0.0122)
Cache L2_bank_010:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 332435, Miss = 221834 (0.667), PendingHit = 3570 (0.0107)
Cache L2_bank_011:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 338000, Miss = 221261 (0.655), PendingHit = 3851 (0.0114)
L2 Cache Total Miss Rate = 0.666
Stream 1: L2 Cache Miss Rate = 0.764
Stream 2: L2 Cache Miss Rate = 0.560
Stream 1: Accesses  = 2102451
Stream 1: Misses  = 1605858
Stream 2: Accesses  = 1958541
Stream 2: Misses  = 1097329
Stream 1+2: Accesses  = 4060992
Stream 1+2: Misses  = 2703187
Total Accesses  = 4060992
MPKI-CORES
CORE_L2MPKI_0	72.759
CORE_L2MPKI_1	75.926
CORE_L2MPKI_2	72.621
CORE_L2MPKI_3	75.541
CORE_L2MPKI_4	74.584
CORE_L2MPKI_5	77.762
CORE_L2MPKI_6	75.521
CORE_L2MPKI_7	77.675
CORE_L2MPKI_8	74.897
CORE_L2MPKI_9	77.834
CORE_L2MPKI_10	75.475
CORE_L2MPKI_11	77.634
CORE_L2MPKI_12	78.667
CORE_L2MPKI_13	78.827
CORE_L2MPKI_14	77.316
CORE_L2MPKI_15	79.093
CORE_L2MPKI_16	75.936
CORE_L2MPKI_17	77.453
CORE_L2MPKI_18	75.730
CORE_L2MPKI_19	78.886
CORE_L2MPKI_20	77.184
CORE_L2MPKI_21	79.359
CORE_L2MPKI_22	75.822
CORE_L2MPKI_23	79.404
CORE_L2MPKI_24	76.766
CORE_L2MPKI_25	33.235
CORE_L2MPKI_26	32.470
CORE_L2MPKI_27	33.425
CORE_L2MPKI_28	31.334
CORE_L2MPKI_29	30.940
CORE_L2MPKI_30	2.844
CORE_L2MPKI_31	2.799
CORE_L2MPKI_32	2.742
CORE_L2MPKI_33	2.800
CORE_L2MPKI_34	2.786
CORE_L2MPKI_35	2.789
CORE_L2MPKI_36	2.845
CORE_L2MPKI_37	2.777
CORE_L2MPKI_38	2.851
CORE_L2MPKI_39	2.732
CORE_L2MPKI_40	2.993
CORE_L2MPKI_41	2.788
CORE_L2MPKI_42	2.836
CORE_L2MPKI_43	2.985
CORE_L2MPKI_44	2.859
CORE_L2MPKI_45	2.769
CORE_L2MPKI_46	2.862
CORE_L2MPKI_47	2.701
CORE_L2MPKI_48	2.993
CORE_L2MPKI_49	2.753
CORE_L2MPKI_50	2.779
CORE_L2MPKI_51	2.824
CORE_L2MPKI_52	2.974
CORE_L2MPKI_53	2.830
CORE_L2MPKI_54	2.963
CORE_L2MPKI_55	2.769
CORE_L2MPKI_56	2.749
CORE_L2MPKI_57	2.794
CORE_L2MPKI_58	2.934
CORE_L2MPKI_59	3.009
Avg_MPKI_Stream1= 69.336
Avg_MPKI_Stream2= 2.838
MISSES-CORES
CORE_MISSES_0	46673
CORE_MISSES_1	50366
CORE_MISSES_2	45771
CORE_MISSES_3	54409
CORE_MISSES_4	44810
CORE_MISSES_5	54610
CORE_MISSES_6	50197
CORE_MISSES_7	55076
CORE_MISSES_8	49166
CORE_MISSES_9	57545
CORE_MISSES_10	51772
CORE_MISSES_11	55708
CORE_MISSES_12	51918
CORE_MISSES_13	59031
CORE_MISSES_14	56989
CORE_MISSES_15	61095
CORE_MISSES_16	51697
CORE_MISSES_17	54651
CORE_MISSES_18	53559
CORE_MISSES_19	57805
CORE_MISSES_20	54740
CORE_MISSES_21	57060
CORE_MISSES_22	53015
CORE_MISSES_23	60248
CORE_MISSES_24	54908
CORE_MISSES_25	53644
CORE_MISSES_26	52746
CORE_MISSES_27	52613
CORE_MISSES_28	51396
CORE_MISSES_29	52640
CORE_MISSES_30	35852
CORE_MISSES_31	37635
CORE_MISSES_32	36517
CORE_MISSES_33	36898
CORE_MISSES_34	35134
CORE_MISSES_35	38558
CORE_MISSES_36	35843
CORE_MISSES_37	37566
CORE_MISSES_38	35773
CORE_MISSES_39	37952
CORE_MISSES_40	36091
CORE_MISSES_41	38904
CORE_MISSES_42	36624
CORE_MISSES_43	37220
CORE_MISSES_44	34683
CORE_MISSES_45	35884
CORE_MISSES_46	35902
CORE_MISSES_47	39566
CORE_MISSES_48	34660
CORE_MISSES_49	36778
CORE_MISSES_50	35783
CORE_MISSES_51	37611
CORE_MISSES_52	34501
CORE_MISSES_53	35980
CORE_MISSES_54	35681
CORE_MISSES_55	39595
CORE_MISSES_56	36094
CORE_MISSES_57	36405
CORE_MISSES_58	34450
CORE_MISSES_59	37189
L2_MISSES = 2703187
L2_total_cache_accesses = 4060992
L2_total_cache_misses = 2703187
L2_total_cache_miss_rate = 0.6656
L2_total_cache_pending_hits = 47765
L2_total_cache_reservation_fails = 1442298
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 472236
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 18069
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 2456940
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 1292819
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 3553
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 388
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 670
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 6071
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 810290
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 26024
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 211453
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 113613
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 20776
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 3035
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 33883
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 16819
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 3185
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 249
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 241
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 12976
L2_cache_data_port_util = 0.238
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=13838844
icnt_total_pkts_simt_to_mem=6313391
statistics from finished app 2
-------------------------------------------------
gpu_ipc_1 =       4.9009
gpu_ipc_2 =     111.3517
gpu_tot_sim_cycle_stream_1 = 3551909
gpu_tot_sim_cycle_stream_2 = 3551884
gpu_sim_insn_1 = 17407520
gpu_sim_insn_2 = 395508320
gpu_sim_cycle = 3551910
gpu_sim_insn = 412915840
gpu_ipc =     116.2518
gpu_tot_sim_cycle = 3551910
gpu_tot_sim_insn = 412915840
gpu_tot_ipc =     116.2518
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 12974059
gpu_stall_icnt2sh    = 3742063
gpu_total_sim_rate=100834

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 6807927
	L1I_total_cache_misses = 23695
	L1I_total_cache_miss_rate = 0.0035
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 76, Miss = 76, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 549
	L1D_cache_core[1]: Access = 80, Miss = 80, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 747
	L1D_cache_core[2]: Access = 76, Miss = 76, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 687
	L1D_cache_core[3]: Access = 80, Miss = 80, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 394
	L1D_cache_core[4]: Access = 76, Miss = 76, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 638
	L1D_cache_core[5]: Access = 80, Miss = 80, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 678
	L1D_cache_core[6]: Access = 80, Miss = 80, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 719
	L1D_cache_core[7]: Access = 80, Miss = 80, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 787
	L1D_cache_core[8]: Access = 80, Miss = 80, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 730
	L1D_cache_core[9]: Access = 86, Miss = 86, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 799
	L1D_cache_core[10]: Access = 80, Miss = 80, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 887
	L1D_cache_core[11]: Access = 80, Miss = 80, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 732
	L1D_cache_core[12]: Access = 80, Miss = 80, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 762
	L1D_cache_core[13]: Access = 84, Miss = 84, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 855
	L1D_cache_core[14]: Access = 80, Miss = 80, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 882
	L1D_cache_core[15]: Access = 90, Miss = 90, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 711
	L1D_cache_core[16]: Access = 80, Miss = 80, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 912
	L1D_cache_core[17]: Access = 80, Miss = 80, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 798
	L1D_cache_core[18]: Access = 80, Miss = 80, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 818
	L1D_cache_core[19]: Access = 80, Miss = 80, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1000
	L1D_cache_core[20]: Access = 80, Miss = 80, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 869
	L1D_cache_core[21]: Access = 80, Miss = 80, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 912
	L1D_cache_core[22]: Access = 80, Miss = 80, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 910
	L1D_cache_core[23]: Access = 84, Miss = 84, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 945
	L1D_cache_core[24]: Access = 80, Miss = 80, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 905
	L1D_cache_core[25]: Access = 2337, Miss = 2337, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2238
	L1D_cache_core[26]: Access = 2370, Miss = 2370, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1891
	L1D_cache_core[27]: Access = 2254, Miss = 2254, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 918
	L1D_cache_core[28]: Access = 2398, Miss = 2398, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 935
	L1D_cache_core[29]: Access = 2549, Miss = 2549, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3061
	L1D_cache_core[30]: Access = 29647, Miss = 29647, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 70145
	L1D_cache_core[31]: Access = 31557, Miss = 31557, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 64559
	L1D_cache_core[32]: Access = 31197, Miss = 31197, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 52674
	L1D_cache_core[33]: Access = 30932, Miss = 30932, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 56570
	L1D_cache_core[34]: Access = 29609, Miss = 29609, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 68028
	L1D_cache_core[35]: Access = 32390, Miss = 32390, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 41878
	L1D_cache_core[36]: Access = 29689, Miss = 29689, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 73930
	L1D_cache_core[37]: Access = 31742, Miss = 31742, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 49199
	L1D_cache_core[38]: Access = 29497, Miss = 29497, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 63153
	L1D_cache_core[39]: Access = 32649, Miss = 32649, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 47697
	L1D_cache_core[40]: Access = 28372, Miss = 28372, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 80028
	L1D_cache_core[41]: Access = 32797, Miss = 32797, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 56751
	L1D_cache_core[42]: Access = 30281, Miss = 30281, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 49570
	L1D_cache_core[43]: Access = 29406, Miss = 29406, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 79109
	L1D_cache_core[44]: Access = 28417, Miss = 28417, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 65159
	L1D_cache_core[45]: Access = 30477, Miss = 30477, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 60462
	L1D_cache_core[46]: Access = 29442, Miss = 29442, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 63264
	L1D_cache_core[47]: Access = 34425, Miss = 34425, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 27938
	L1D_cache_core[48]: Access = 27372, Miss = 27372, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 86088
	L1D_cache_core[49]: Access = 31335, Miss = 31335, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 57063
	L1D_cache_core[50]: Access = 30247, Miss = 30247, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 72427
	L1D_cache_core[51]: Access = 31278, Miss = 31278, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 47495
	L1D_cache_core[52]: Access = 27294, Miss = 27294, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 88949
	L1D_cache_core[53]: Access = 29929, Miss = 29929, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 66376
	L1D_cache_core[54]: Access = 28253, Miss = 28253, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 74079
	L1D_cache_core[55]: Access = 33550, Miss = 33550, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 35830
	L1D_cache_core[56]: Access = 30884, Miss = 30884, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 60748
	L1D_cache_core[57]: Access = 30586, Miss = 30586, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 63683
	L1D_cache_core[58]: Access = 27573, Miss = 27573, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 82020
	L1D_cache_core[59]: Access = 29142, Miss = 29142, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 63950
	L1D_total_cache_accesses = 923889
	L1D_total_cache_misses = 923889
	L1D_total_cache_miss_rate = 1.0000
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 1897491
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.004
L1C_cache:
	L1C_total_cache_accesses = 580717
	L1C_total_cache_misses = 7177
	L1C_total_cache_miss_rate = 0.0124
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 72718
L1T_cache:
	L1T_total_cache_accesses = 2806830
	L1T_total_cache_misses = 1047767
	L1T_total_cache_miss_rate = 0.3733
	L1T_total_cache_pending_hits = 1759063
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 866195
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 1783232
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 573540
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 7177
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 72718
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 1759063
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 1047767
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 57694
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 114259
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 6784232
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 23695
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
1262, 631, 1262, 631, 1262, 631, 1262, 631, 1158, 631, 1162, 631, 631, 631, 631, 589, 631, 456, 631, 375, 631, 280, 631, 204, 631, 75, 631, 11, 631, 19, 631, 11, 
shader 0 total_cycles, active_cycles, idle cycles = 3551910, 10057, 3541852 
shader 1 total_cycles, active_cycles, idle cycles = 3551910, 10402, 3541507 
shader 2 total_cycles, active_cycles, idle cycles = 3551910, 9882, 3542028 
shader 3 total_cycles, active_cycles, idle cycles = 3551910, 11291, 3540618 
shader 4 total_cycles, active_cycles, idle cycles = 3551910, 9420, 3542489 
shader 5 total_cycles, active_cycles, idle cycles = 3551910, 11012, 3540898 
shader 6 total_cycles, active_cycles, idle cycles = 3551910, 10423, 3541487 
shader 7 total_cycles, active_cycles, idle cycles = 3551910, 11118, 3540791 
shader 8 total_cycles, active_cycles, idle cycles = 3551910, 10292, 3541617 
shader 9 total_cycles, active_cycles, idle cycles = 3551910, 11593, 3540316 
shader 10 total_cycles, active_cycles, idle cycles = 3551910, 10756, 3541153 
shader 11 total_cycles, active_cycles, idle cycles = 3551910, 11251, 3540658 
shader 12 total_cycles, active_cycles, idle cycles = 3551910, 10347, 3541562 
shader 13 total_cycles, active_cycles, idle cycles = 3551910, 11741, 3540168 
shader 14 total_cycles, active_cycles, idle cycles = 3551910, 11557, 3540353 
shader 15 total_cycles, active_cycles, idle cycles = 3551910, 12112, 3539797 
shader 16 total_cycles, active_cycles, idle cycles = 3551910, 10677, 3541233 
shader 17 total_cycles, active_cycles, idle cycles = 3551910, 11063, 3540847 
shader 18 total_cycles, active_cycles, idle cycles = 3551910, 11088, 3540821 
shader 19 total_cycles, active_cycles, idle cycles = 3551910, 11488, 3540422 
shader 20 total_cycles, active_cycles, idle cycles = 3551910, 11119, 3540790 
shader 21 total_cycles, active_cycles, idle cycles = 3551910, 11273, 3540636 
shader 22 total_cycles, active_cycles, idle cycles = 3551910, 10964, 3540946 
shader 23 total_cycles, active_cycles, idle cycles = 3551910, 11895, 3540015 
shader 24 total_cycles, active_cycles, idle cycles = 3551910, 11214, 3540696 
shader 25 total_cycles, active_cycles, idle cycles = 3551910, 25414, 3526495 
shader 26 total_cycles, active_cycles, idle cycles = 3551910, 25576, 3526333 
shader 27 total_cycles, active_cycles, idle cycles = 3551910, 24779, 3527131 
shader 28 total_cycles, active_cycles, idle cycles = 3551910, 25834, 3526076 
shader 29 total_cycles, active_cycles, idle cycles = 3551910, 26793, 3525117 
shader 30 total_cycles, active_cycles, idle cycles = 3551910, 199174, 3352735 
shader 31 total_cycles, active_cycles, idle cycles = 3551910, 212309, 3339601 
shader 32 total_cycles, active_cycles, idle cycles = 3551910, 210316, 3341593 
shader 33 total_cycles, active_cycles, idle cycles = 3551910, 208120, 3343789 
shader 34 total_cycles, active_cycles, idle cycles = 3551910, 199179, 3352731 
shader 35 total_cycles, active_cycles, idle cycles = 3551910, 218260, 3333650 
shader 36 total_cycles, active_cycles, idle cycles = 3551910, 199031, 3352879 
shader 37 total_cycles, active_cycles, idle cycles = 3551910, 213657, 3338253 
shader 38 total_cycles, active_cycles, idle cycles = 3551910, 198186, 3353723 
shader 39 total_cycles, active_cycles, idle cycles = 3551910, 219369, 3332541 
shader 40 total_cycles, active_cycles, idle cycles = 3551910, 190445, 3361464 
shader 41 total_cycles, active_cycles, idle cycles = 3551910, 220376, 3331534 
shader 42 total_cycles, active_cycles, idle cycles = 3551910, 203946, 3347963 
shader 43 total_cycles, active_cycles, idle cycles = 3551910, 196924, 3354986 
shader 44 total_cycles, active_cycles, idle cycles = 3551910, 191617, 3360292 
shader 45 total_cycles, active_cycles, idle cycles = 3551910, 204676, 3347233 
shader 46 total_cycles, active_cycles, idle cycles = 3551910, 198180, 3353730 
shader 47 total_cycles, active_cycles, idle cycles = 3551910, 231334, 3320576 
shader 48 total_cycles, active_cycles, idle cycles = 3551910, 182906, 3369003 
shader 49 total_cycles, active_cycles, idle cycles = 3551910, 211028, 3340882 
shader 50 total_cycles, active_cycles, idle cycles = 3551910, 203422, 3348488 
shader 51 total_cycles, active_cycles, idle cycles = 3551910, 210292, 3341618 
shader 52 total_cycles, active_cycles, idle cycles = 3551910, 183245, 3368665 
shader 53 total_cycles, active_cycles, idle cycles = 3551910, 200777, 3351132 
shader 54 total_cycles, active_cycles, idle cycles = 3551910, 190260, 3361650 
shader 55 total_cycles, active_cycles, idle cycles = 3551910, 225786, 3326124 
shader 56 total_cycles, active_cycles, idle cycles = 3551910, 207392, 3344517 
shader 57 total_cycles, active_cycles, idle cycles = 3551910, 205754, 3346156 
shader 58 total_cycles, active_cycles, idle cycles = 3551910, 185432, 3366477 
shader 59 total_cycles, active_cycles, idle cycles = 3551910, 195158, 3356752 
warps_exctd_sm 0 = 864 
warps_exctd_sm 1 = 960 
warps_exctd_sm 2 = 864 
warps_exctd_sm 3 = 992 
warps_exctd_sm 4 = 832 
warps_exctd_sm 5 = 992 
warps_exctd_sm 6 = 960 
warps_exctd_sm 7 = 992 
warps_exctd_sm 8 = 896 
warps_exctd_sm 9 = 1056 
warps_exctd_sm 10 = 992 
warps_exctd_sm 11 = 992 
warps_exctd_sm 12 = 896 
warps_exctd_sm 13 = 1056 
warps_exctd_sm 14 = 1056 
warps_exctd_sm 15 = 1152 
warps_exctd_sm 16 = 992 
warps_exctd_sm 17 = 992 
warps_exctd_sm 18 = 960 
warps_exctd_sm 19 = 992 
warps_exctd_sm 20 = 992 
warps_exctd_sm 21 = 992 
warps_exctd_sm 22 = 992 
warps_exctd_sm 23 = 1024 
warps_exctd_sm 24 = 992 
warps_exctd_sm 25 = 3104 
warps_exctd_sm 26 = 3104 
warps_exctd_sm 27 = 2976 
warps_exctd_sm 28 = 3232 
warps_exctd_sm 29 = 3296 
warps_exctd_sm 30 = 27936 
warps_exctd_sm 31 = 28672 
warps_exctd_sm 32 = 28512 
warps_exctd_sm 33 = 28224 
warps_exctd_sm 34 = 27648 
warps_exctd_sm 35 = 29216 
warps_exctd_sm 36 = 27712 
warps_exctd_sm 37 = 29280 
warps_exctd_sm 38 = 27616 
warps_exctd_sm 39 = 29472 
warps_exctd_sm 40 = 26048 
warps_exctd_sm 41 = 29632 
warps_exctd_sm 42 = 27904 
warps_exctd_sm 43 = 26720 
warps_exctd_sm 44 = 26592 
warps_exctd_sm 45 = 28032 
warps_exctd_sm 46 = 27648 
warps_exctd_sm 47 = 30848 
warps_exctd_sm 48 = 25280 
warps_exctd_sm 49 = 28864 
warps_exctd_sm 50 = 28160 
warps_exctd_sm 51 = 27968 
warps_exctd_sm 52 = 25408 
warps_exctd_sm 53 = 27488 
warps_exctd_sm 54 = 26496 
warps_exctd_sm 55 = 30048 
warps_exctd_sm 56 = 28352 
warps_exctd_sm 57 = 27712 
warps_exctd_sm 58 = 25472 
warps_exctd_sm 59 = 26176 
gpgpu_n_tot_thrd_icount = 417210368
gpgpu_n_tot_w_icount = 13037824
gpgpu_n_stall_shd_mem = 125811616
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 2947596
gpgpu_n_mem_write_global = 57694
gpgpu_n_mem_texture = 1047767
gpgpu_n_mem_const = 4611
gpgpu_n_load_insn  = 29774912
gpgpu_n_store_insn = 845728
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 13398944
gpgpu_n_const_mem_insn = 14244672
gpgpu_n_param_mem_insn = 4338272
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 72718
gpgpu_stall_shd_mem[c_mem][bk_conf] = 72718
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 106224491
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:183654870	W0_Idle:49149794	W0_Scoreboard:180386543	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:13037993
Warp Occupancy Distribution:
Stall:164902823	W0_Idle:43607704	W0_Scoreboard:3799194	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:804879
Warp Occupancy Distribution:
Stall:18752047	W0_Idle:5542090	W0_Scoreboard:176587349	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:12233114
warp_utilization0: 0.030589
warp_utilization1: 0.003777
warp_utilization2: 0.057402
traffic_breakdown_coretomem[CONST_ACC_R] = 36888 {8:4611,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 6929560 {8:866195,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 5354960 {40:20371,72:8372,136:28951,}
traffic_breakdown_coretomem[GLOBAL_ATOMIC] = 83823336 {40:2072965,72:3790,136:4646,}
traffic_breakdown_coretomem[INST_ACC_R] = 29400 {8:3675,}
traffic_breakdown_coretomem[TEXTURE_ACC_R] = 8382136 {8:1047767,}
traffic_breakdown_memtocore[CONST_ACC_R] = 331992 {72:4611,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 117802520 {136:866195,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 461552 {8:57694,}
traffic_breakdown_memtocore[GLOBAL_ATOMIC] = 83795304 {40:2072271,72:3790,136:4644,}
traffic_breakdown_memtocore[INST_ACC_R] = 499800 {136:3675,}
traffic_breakdown_memtocore[TEXTURE_ACC_R] = 142496312 {136:1047767,}
maxmrqlatency = 939 
maxdqlatency = 0 
maxmflatency = 10390 
averagemflatency = 871 
averagemflatency_1 = 895 
averagemflatency_2= 846 
averagemrqlatency_1 = 66 
averagemrqlatency_2 = 71 
max_icnt2mem_latency = 9574 
max_icnt2sh_latency = 3551909 
mrq_lat_table:1303586 	46993 	84394 	160468 	379519 	649449 	858751 	676077 	180377 	5175 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	33055 	35229 	43813 	210551 	715183 	1715322 	1186624 	114708 	2442 	41 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	312448 	195741 	427732 	294426 	416361 	826296 	1061440 	485317 	40084 	1244 	25 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	2438874 	1369273 	182180 	8825 	122 	0 	0 	0 	0 	0 	0 	0 	180 	768 	3490 	4438 	8876 	15490 	24452 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1 	15 	6855 	231 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        32        32        32        32        32        32        32        32        32        32         9         9        12        10        12        10 
dram[1]:        24        32        32        32        32        32        32        30        32        24        10        10        12        12         9        14 
dram[2]:        32        24        32        32        32        32        32        30        32        19        12         9        12        10        15        14 
dram[3]:        32        20        28        30        32        30        32        28        30        22         8        11         9        12        11        11 
dram[4]:        32        32        32        32        32        32        32        28        28        28        10         8        11        12        10        11 
dram[5]:        32        24        32        32        32        32        32        26        28        22         9        10        10        12        12        13 
maximum service time to same row:
dram[0]:      1247      1423      1295      1326      1201      1581      1270      1489      1602      1458      2180      2291      2175      2301      2487      2177 
dram[1]:      1071      1363      1481      1400      1448      1292      1409      1184      1341      1457      2449      2343      2589      2115      2439      2044 
dram[2]:      1409      1004      1281      1694      1156      1503      1330      1414      1651      1457      2269      2594      2391      2454      2235      2451 
dram[3]:      1576      1457      1232      1251      1381      1192      1369      1237      1374      1280      2372      2604      2338      2306      2371      2412 
dram[4]:      1327      1419      1477      1294      1349      1163      1303      1303      1156      1505      2269      2122      2269      2216      2276      2213 
dram[5]:      1348      1450      1194      1334      1118      1314      1421      1265      1140      1310      2029      2287      2082      2281      2285      2282 
average row accesses per activate:
dram[0]:  1.185557  1.161142  1.156729  1.161599  1.166821  1.155546  1.176106  1.167662  1.158604  1.144839  1.157403  1.157918  1.174269  1.162936  1.180279  1.168800 
dram[1]:  1.156486  1.158785  1.158861  1.155539  1.155347  1.157115  1.163822  1.167477  1.151498  1.153199  1.153772  1.154414  1.163964  1.164739  1.171095  1.176818 
dram[2]:  1.153789  1.169330  1.149103  1.169051  1.157559  1.207038  1.157195  1.186869  1.140609  1.148530  1.145373  1.155954  1.164257  1.179104  1.167229  1.192580 
dram[3]:  1.153170  1.158496  1.159100  1.158243  1.151139  1.162107  1.161604  1.173513  1.138580  1.148533  1.159973  1.155462  1.159459  1.160322  1.176230  1.185352 
dram[4]:  1.166015  1.162593  1.163690  1.157882  1.158673  1.163547  1.176724  1.163840  1.142988  1.143124  1.198448  1.152978  1.162811  1.164526  1.184747  1.184418 
dram[5]:  1.158268  1.164532  1.158333  1.158576  1.149435  1.158577  1.159847  1.173188  1.146220  1.150865  1.149910  1.150821  1.165143  1.163470  1.170783  1.192353 
average row locality = 4344789/3735594 = 1.163078
average row locality_1 = 3213662/2816188 = 1.141139
average row locality_2 = 1131127/919406 = 1.230280
average row locality_3 = 0/0 = -nan
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:     31184     28249     27900     27058     30459     28302     30198     28704     29418     26777     27385     26626     28843     26902     29257     27978 
dram[1]:     27971     26595     27933     26567     28413     28184     28829     28509     27840     27392     25956     25845     26887     26838     28010     27910 
dram[2]:     28483     30080     26858     29215     29439     33575     28428     31087     27424     28574     26159     27861     27930     29779     27305     30363 
dram[3]:     26420     27427     27637     27408     28055     29582     28275     29785     26712     27161     26895     26069     26882     26760     28197     28602 
dram[4]:     29442     27902     29543     27414     29937     29842     30879     28513     28201     27077     31223     26484     27954     27106     30020     29016 
dram[5]:     27613     27380     28122     27588     28431     29058     28320     29323     27778     27104     26441     25315     27639     26328     27473     29147 
total reads: 2702959
bank skew: 33575/25315 = 1.33
chip skew: 462560/439679 = 1.05
number of total write accesses:
dram[0]:     19318     16592     15615     14778     17525     15686     18167     16850     19080     16549     18345     17603     19222     17265     18565     17231 
dram[1]:     16201     14919     15669     14331     15698     15570     16866     16635     17582     17149     16978     16866     17254     17174     17302     17168 
dram[2]:     16674     18142     14666     16710     16701     20587     16598     19095     17159     18310     17160     18845     18298     20057     16620     19530 
dram[3]:     14778     15678     15385     15008     15473     16851     16350     17810     16455     16954     17904     17069     17278     17070     17456     17815 
dram[4]:     17673     16144     17043     15094     17149     17092     18849     16644     17899     16915     22200     17457     18291     17416     19184     18204 
dram[5]:     16012     15625     15803     15277     15705     16364     16391     17453     17453     16912     17444     16324     17988     16618     16716     18348 
total reads: 1641926
bank skew: 22200/14331 = 1.55
chip skew: 285152/263362 = 1.08
average mf latency per bank:
dram[0]:        964       896       993       929       880       830       779       723       699       634       686       628       757       695       864       801
dram[1]:        837       886       858       919       798       816       680       710       597       619       579       596       648       663       739       774
dram[2]:        945      1239       993      1236       884      1649       765      1021       676       896       673       899       746      1018       859      1125
dram[3]:        884       849       894       886       811       819       692       684       602       599       588       588       660       657       773       775
dram[4]:       1110       963      1094       984      1004       883       884       764       792       672       851       672       865       755       975       875
dram[5]:        836       864       863       888       778       818       682       712       602       623       590       598       651       667       752       777
maximum mf latency per bank:
dram[0]:       6828      7390      8333      6919      9657      7104      9111      5389      8176      7270      9704      6918      6867      9588      7463      6175
dram[1]:       8119      6736      9964      8577      6931      7684      6645      6978      6191      6753      6870      7643      9590      8143      8657      7401
dram[2]:       9026      9295      9822      8402      8259      7978     10057      7705      7023      6960      8006      8313      6147      7989      6687      6002
dram[3]:       8510      7093      9237      6393      8890      8869      6191      6832      9572      5593      7167      8139      5610      5709      6859      5563
dram[4]:       7601      6607      8275      9716      9430      5662      4932      5305      9143      7664      7111      8463      8075      7473      8658      8139
dram[5]:       7154      7930      8894     10390      9480      7413      8553      7037      7574      6320      8399      9796      8874      8582      5144      6743
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4688520 n_nop=1964924 n_act=629678 n_pre=629664 n_req=461467 n_req_1=270245 n_req_2=191222 n_req_3=0 n_rd=910442 n_write=553812 bw_util=0.3924 bw_util_1=0.2305 bw_util_2=0.1619 bw_util_3=0 blp=10.446315 blp_1= 3.844271 blp_2= 2.781974 blp_3= -nan
 n_activity=4678290 dram_eff=0.3933 dram_eff_1=0.231 dram_eff_2=0.1622 dram_eff_3=0
bk0: 62362a 1617323i bk1: 56498a 1853244i bk2: 55798a 1897541i bk3: 54112a 1951519i bk4: 60912a 1511091i bk5: 56602a 1713175i bk6: 60396a 1376220i bk7: 57408a 1477381i bk8: 58836a 1661818i bk9: 53546a 1890602i bk10: 54766a 1667692i bk11: 53252a 1690464i bk12: 57686a 1423017i bk13: 53804a 1618488i bk14: 58510a 1378347i bk15: 55954a 1491200i 
bw_dist = 0.231	0.162	0.000	0.605	0.002
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=14.5026
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4688520 n_nop=2073591 n_act=605931 n_pre=605918 n_req=445773 n_req_1=255166 n_req_2=190607 n_req_3=0 n_rd=879328 n_write=523752 bw_util=0.379 bw_util_1=0.2177 bw_util_2=0.1614 bw_util_3=0 blp=9.882593 blp_1= 3.706030 blp_2= 2.752349 blp_3= -nan
 n_activity=4650917 dram_eff=0.3821 dram_eff_1=0.2194 dram_eff_2=0.1627 dram_eff_3=0
bk0: 55942a 2024670i bk1: 53184a 2124419i bk2: 55864a 1970081i bk3: 53134a 2083209i bk4: 56824a 1834727i bk5: 56368a 1809977i bk6: 57644a 1622362i bk7: 57018a 1601270i bk8: 55680a 1906646i bk9: 54782a 1876078i bk10: 51910a 1902527i bk11: 51688a 1872172i bk12: 53774a 1741371i bk13: 53676a 1702125i bk14: 56020a 1622892i bk15: 55820a 1592474i 
bw_dist = 0.218	0.161	0.000	0.613	0.008
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=12.8925
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4688520 n_nop=1913608 n_act=641272 n_pre=641258 n_req=468805 n_req_1=276970 n_req_2=191835 n_req_3=0 n_rd=925088 n_write=567294 bw_util=0.3987 bw_util_1=0.2363 bw_util_2=0.1624 bw_util_3=0 blp=10.733891 blp_1= 3.892781 blp_2= 2.813180 blp_3= -nan
 n_activity=4684109 dram_eff=0.399 dram_eff_1=0.2365 dram_eff_2=0.1625 dram_eff_3=0
bk0: 56964a 1877143i bk1: 60160a 1629959i bk2: 53714a 1979849i bk3: 58430a 1681451i bk4: 58876a 1592700i bk5: 67150a 1046261i bk6: 56850a 1509910i bk7: 62174a 1142024i bk8: 54848a 1868644i bk9: 57144a 1656233i bk10: 52316a 1794647i bk11: 55718a 1520934i bk12: 55860a 1516534i bk13: 59558a 1215493i bk14: 54608a 1583311i bk15: 60718a 1145574i 
bw_dist = 0.236	0.162	0.000	0.600	0.001
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=15.4121
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4688520 n_nop=2058142 n_act=609508 n_pre=609494 n_req=447946 n_req_1=257152 n_req_2=190794 n_req_3=0 n_rd=883694 n_write=527682 bw_util=0.3809 bw_util_1=0.2194 bw_util_2=0.1615 bw_util_3=0 blp=9.956907 blp_1= 3.726023 blp_2= 2.746149 blp_3= -nan
 n_activity=4656546 dram_eff=0.3835 dram_eff_1=0.2209 dram_eff_2=0.1626 dram_eff_3=0
bk0: 52837a 2198610i bk1: 54852a 2030610i bk2: 55272a 2000866i bk3: 54816a 1988640i bk4: 56110a 1855474i bk5: 59161a 1616043i bk6: 56546a 1675407i bk7: 59564a 1436681i bk8: 53424a 2007667i bk9: 54318a 1906988i bk10: 53786a 1774943i bk11: 52136a 1840817i bk12: 53760a 1739155i bk13: 53518a 1702527i bk14: 56392a 1583705i bk15: 57202a 1501391i 
bw_dist = 0.219	0.162	0.000	0.612	0.007
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=13.1445
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4688520 n_nop=1927967 n_act=637958 n_pre=637948 n_req=466747 n_req_1=275096 n_req_2=191651 n_req_3=0 n_rd=921081 n_write=563566 bw_util=0.397 bw_util_1=0.2347 bw_util_2=0.1623 bw_util_3=0 blp=10.671871 blp_1= 3.896123 blp_2= 2.806631 blp_3= -nan
 n_activity=4682800 dram_eff=0.3974 dram_eff_1=0.235 dram_eff_2=0.1625 dram_eff_3=0
bk0: 58882a 1774410i bk1: 55804a 1889176i bk2: 59086a 1703129i bk3: 54826a 1889962i bk4: 59872a 1532893i bk5: 59684a 1473367i bk6: 61754a 1233521i bk7: 57026a 1475403i bk8: 56400a 1782237i bk9: 54154a 1831092i bk10: 62446a 1169963i bk11: 52966a 1681510i bk12: 55908a 1507760i bk13: 54210a 1572493i bk14: 60033a 1242552i bk15: 58030a 1322569i 
bw_dist = 0.235	0.162	0.000	0.602	0.001
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=15.1982
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4688520 n_nop=2050120 n_act=611215 n_pre=611204 n_req=449139 n_req_1=258225 n_req_2=190914 n_req_3=0 n_rd=886086 n_write=529895 bw_util=0.3819 bw_util_1=0.2203 bw_util_2=0.1616 bw_util_3=0 blp=10.001751 blp_1= 3.734723 blp_2= 2.750278 blp_3= -nan
 n_activity=4660085 dram_eff=0.3842 dram_eff_1=0.2216 dram_eff_2=0.1626 dram_eff_3=0
bk0: 55226a 2039853i bk1: 54760a 2025004i bk2: 56240a 1914871i bk3: 55174a 1929109i bk4: 56860a 1810712i bk5: 58116a 1682011i bk6: 56634a 1660421i bk7: 58646a 1486684i bk8: 55556a 1901304i bk9: 54206a 1896539i bk10: 52880a 1823416i bk11: 50628a 1914495i bk12: 55276a 1645235i bk13: 52654a 1768132i bk14: 54936a 1678716i bk15: 58294a 1427054i 
bw_dist = 0.220	0.162	0.000	0.612	0.006
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=13.2278

========= L2 cache stats =========
L2_cache_bank[0]: Access = 347187, Miss = 234665, Miss_rate = 0.676, Pending_hits = 4737, Reservation_fails = 179129
L2_cache_bank[1]: Access = 327157, Miss = 220616, Miss_rate = 0.674, Pending_hits = 3736, Reservation_fails = 107482
L2_cache_bank[2]: Access = 334467, Miss = 221859, Miss_rate = 0.663, Pending_hits = 3450, Reservation_fails = 97828
L2_cache_bank[3]: Access = 327485, Miss = 217856, Miss_rate = 0.665, Pending_hits = 3298, Reservation_fails = 93297
L2_cache_bank[4]: Access = 329861, Miss = 222042, Miss_rate = 0.673, Pending_hits = 3855, Reservation_fails = 77087
L2_cache_bank[5]: Access = 371087, Miss = 240551, Miss_rate = 0.648, Pending_hits = 5094, Reservation_fails = 231031
L2_cache_bank[6]: Access = 329368, Miss = 219091, Miss_rate = 0.665, Pending_hits = 3383, Reservation_fails = 81809
L2_cache_bank[7]: Access = 339379, Miss = 222814, Miss_rate = 0.657, Pending_hits = 3685, Reservation_fails = 98688
L2_cache_bank[8]: Access = 348780, Miss = 237218, Miss_rate = 0.680, Pending_hits = 4998, Reservation_fails = 188448
L2_cache_bank[9]: Access = 335786, Miss = 223380, Miss_rate = 0.665, Pending_hits = 4108, Reservation_fails = 103026
L2_cache_bank[10]: Access = 332435, Miss = 221834, Miss_rate = 0.667, Pending_hits = 3570, Reservation_fails = 81761
L2_cache_bank[11]: Access = 338000, Miss = 221261, Miss_rate = 0.655, Pending_hits = 3851, Reservation_fails = 102712
Cache L2_bank_000:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 347187, Miss = 234665 (0.676), PendingHit = 4737 (0.0136)
Cache L2_bank_001:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 327157, Miss = 220616 (0.674), PendingHit = 3736 (0.0114)
Cache L2_bank_002:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 334467, Miss = 221859 (0.663), PendingHit = 3450 (0.0103)
Cache L2_bank_003:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 327485, Miss = 217856 (0.665), PendingHit = 3298 (0.0101)
Cache L2_bank_004:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 329861, Miss = 222042 (0.673), PendingHit = 3855 (0.0117)
Cache L2_bank_005:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 371087, Miss = 240551 (0.648), PendingHit = 5094 (0.0137)
Cache L2_bank_006:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 329368, Miss = 219091 (0.665), PendingHit = 3383 (0.0103)
Cache L2_bank_007:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 339379, Miss = 222814 (0.657), PendingHit = 3685 (0.0109)
Cache L2_bank_008:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 348780, Miss = 237218 (0.68), PendingHit = 4998 (0.0143)
Cache L2_bank_009:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 335786, Miss = 223380 (0.665), PendingHit = 4108 (0.0122)
Cache L2_bank_010:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 332435, Miss = 221834 (0.667), PendingHit = 3570 (0.0107)
Cache L2_bank_011:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 338000, Miss = 221261 (0.655), PendingHit = 3851 (0.0114)
L2 Cache Total Miss Rate = 0.666
Stream 1: L2 Cache Miss Rate = 0.764
Stream 2: L2 Cache Miss Rate = 0.560
Stream 1: Accesses  = 2102451
Stream 1: Misses  = 1605858
Stream 2: Accesses  = 1958541
Stream 2: Misses  = 1097329
Stream 1+2: Accesses  = 4060992
Stream 1+2: Misses  = 2703187
Total Accesses  = 4060992
MPKI-CORES
CORE_L2MPKI_0	72.759
CORE_L2MPKI_1	75.926
CORE_L2MPKI_2	72.621
CORE_L2MPKI_3	75.541
CORE_L2MPKI_4	74.584
CORE_L2MPKI_5	77.762
CORE_L2MPKI_6	75.521
CORE_L2MPKI_7	77.675
CORE_L2MPKI_8	74.897
CORE_L2MPKI_9	77.834
CORE_L2MPKI_10	75.475
CORE_L2MPKI_11	77.634
CORE_L2MPKI_12	78.667
CORE_L2MPKI_13	78.827
CORE_L2MPKI_14	77.316
CORE_L2MPKI_15	79.093
CORE_L2MPKI_16	75.936
CORE_L2MPKI_17	77.453
CORE_L2MPKI_18	75.730
CORE_L2MPKI_19	78.886
CORE_L2MPKI_20	77.184
CORE_L2MPKI_21	79.359
CORE_L2MPKI_22	75.822
CORE_L2MPKI_23	79.404
CORE_L2MPKI_24	76.766
CORE_L2MPKI_25	33.235
CORE_L2MPKI_26	32.470
CORE_L2MPKI_27	33.425
CORE_L2MPKI_28	31.334
CORE_L2MPKI_29	30.940
CORE_L2MPKI_30	2.844
CORE_L2MPKI_31	2.799
CORE_L2MPKI_32	2.742
CORE_L2MPKI_33	2.800
CORE_L2MPKI_34	2.786
CORE_L2MPKI_35	2.789
CORE_L2MPKI_36	2.845
CORE_L2MPKI_37	2.777
CORE_L2MPKI_38	2.851
CORE_L2MPKI_39	2.732
CORE_L2MPKI_40	2.993
CORE_L2MPKI_41	2.788
CORE_L2MPKI_42	2.836
CORE_L2MPKI_43	2.985
CORE_L2MPKI_44	2.859
CORE_L2MPKI_45	2.769
CORE_L2MPKI_46	2.862
CORE_L2MPKI_47	2.701
CORE_L2MPKI_48	2.993
CORE_L2MPKI_49	2.753
CORE_L2MPKI_50	2.779
CORE_L2MPKI_51	2.824
CORE_L2MPKI_52	2.974
CORE_L2MPKI_53	2.830
CORE_L2MPKI_54	2.963
CORE_L2MPKI_55	2.769
CORE_L2MPKI_56	2.749
CORE_L2MPKI_57	2.794
CORE_L2MPKI_58	2.934
CORE_L2MPKI_59	3.009
Avg_MPKI_Stream1= 69.336
Avg_MPKI_Stream2= 2.838
MISSES-CORES
CORE_MISSES_0	46673
CORE_MISSES_1	50366
CORE_MISSES_2	45771
CORE_MISSES_3	54409
CORE_MISSES_4	44810
CORE_MISSES_5	54610
CORE_MISSES_6	50197
CORE_MISSES_7	55076
CORE_MISSES_8	49166
CORE_MISSES_9	57545
CORE_MISSES_10	51772
CORE_MISSES_11	55708
CORE_MISSES_12	51918
CORE_MISSES_13	59031
CORE_MISSES_14	56989
CORE_MISSES_15	61095
CORE_MISSES_16	51697
CORE_MISSES_17	54651
CORE_MISSES_18	53559
CORE_MISSES_19	57805
CORE_MISSES_20	54740
CORE_MISSES_21	57060
CORE_MISSES_22	53015
CORE_MISSES_23	60248
CORE_MISSES_24	54908
CORE_MISSES_25	53644
CORE_MISSES_26	52746
CORE_MISSES_27	52613
CORE_MISSES_28	51396
CORE_MISSES_29	52640
CORE_MISSES_30	35852
CORE_MISSES_31	37635
CORE_MISSES_32	36517
CORE_MISSES_33	36898
CORE_MISSES_34	35134
CORE_MISSES_35	38558
CORE_MISSES_36	35843
CORE_MISSES_37	37566
CORE_MISSES_38	35773
CORE_MISSES_39	37952
CORE_MISSES_40	36091
CORE_MISSES_41	38904
CORE_MISSES_42	36624
CORE_MISSES_43	37220
CORE_MISSES_44	34683
CORE_MISSES_45	35884
CORE_MISSES_46	35902
CORE_MISSES_47	39566
CORE_MISSES_48	34660
CORE_MISSES_49	36778
CORE_MISSES_50	35783
CORE_MISSES_51	37611
CORE_MISSES_52	34501
CORE_MISSES_53	35980
CORE_MISSES_54	35681
CORE_MISSES_55	39595
CORE_MISSES_56	36094
CORE_MISSES_57	36405
CORE_MISSES_58	34450
CORE_MISSES_59	37189
L2_MISSES = 2703187
L2_total_cache_accesses = 4060992
L2_total_cache_misses = 2703187
L2_total_cache_miss_rate = 0.6656
L2_total_cache_pending_hits = 47765
L2_total_cache_reservation_fails = 1442298
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 472236
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 18069
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 2456940
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 1292819
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 3553
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 388
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 670
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 6071
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 810290
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 26024
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 211453
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 113613
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 20776
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 3035
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 33883
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 16819
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 3185
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 249
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 241
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 12976
L2_cache_data_port_util = 0.238
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=13838844
icnt_total_pkts_simt_to_mem=6313391
statistics from finished app 2
-------------------------------------------------
gpu_ipc_1 =       4.8688
gpu_ipc_2 =     112.4002
gpu_tot_sim_cycle_stream_1 = 3790450
gpu_tot_sim_cycle_stream_2 = 3789564
gpu_sim_insn_1 = 18454880
gpu_sim_insn_2 = 425947776
gpu_sim_cycle = 3790451
gpu_sim_insn = 444402656
gpu_ipc =     117.2427
gpu_tot_sim_cycle = 3790451
gpu_tot_sim_insn = 444402656
gpu_tot_ipc =     117.2427
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 14054229
gpu_stall_icnt2sh    = 4037893
gpu_total_sim_rate=102326

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 7326770
	L1I_total_cache_misses = 25253
	L1I_total_cache_miss_rate = 0.0034
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 80, Miss = 80, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 549
	L1D_cache_core[1]: Access = 84, Miss = 84, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 747
	L1D_cache_core[2]: Access = 80, Miss = 80, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 687
	L1D_cache_core[3]: Access = 86, Miss = 86, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 394
	L1D_cache_core[4]: Access = 80, Miss = 80, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 638
	L1D_cache_core[5]: Access = 84, Miss = 84, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 678
	L1D_cache_core[6]: Access = 80, Miss = 80, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 719
	L1D_cache_core[7]: Access = 86, Miss = 86, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 787
	L1D_cache_core[8]: Access = 80, Miss = 80, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 730
	L1D_cache_core[9]: Access = 86, Miss = 86, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 799
	L1D_cache_core[10]: Access = 84, Miss = 84, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 887
	L1D_cache_core[11]: Access = 86, Miss = 86, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 732
	L1D_cache_core[12]: Access = 80, Miss = 80, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 762
	L1D_cache_core[13]: Access = 88, Miss = 88, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 855
	L1D_cache_core[14]: Access = 90, Miss = 90, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 882
	L1D_cache_core[15]: Access = 90, Miss = 90, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 711
	L1D_cache_core[16]: Access = 80, Miss = 80, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 912
	L1D_cache_core[17]: Access = 86, Miss = 86, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 798
	L1D_cache_core[18]: Access = 86, Miss = 86, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 818
	L1D_cache_core[19]: Access = 92, Miss = 92, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1000
	L1D_cache_core[20]: Access = 86, Miss = 86, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 869
	L1D_cache_core[21]: Access = 86, Miss = 86, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 912
	L1D_cache_core[22]: Access = 84, Miss = 84, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 910
	L1D_cache_core[23]: Access = 90, Miss = 90, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 945
	L1D_cache_core[24]: Access = 88, Miss = 88, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 905
	L1D_cache_core[25]: Access = 4156, Miss = 4156, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 7194
	L1D_cache_core[26]: Access = 4564, Miss = 4564, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5282
	L1D_cache_core[27]: Access = 4715, Miss = 4715, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1413
	L1D_cache_core[28]: Access = 4350, Miss = 4350, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 4395
	L1D_cache_core[29]: Access = 4224, Miss = 4224, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5853
	L1D_cache_core[30]: Access = 31659, Miss = 31659, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 72208
	L1D_cache_core[31]: Access = 33403, Miss = 33403, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 67435
	L1D_cache_core[32]: Access = 33391, Miss = 33391, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 54991
	L1D_cache_core[33]: Access = 32745, Miss = 32745, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 61628
	L1D_cache_core[34]: Access = 32009, Miss = 32009, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 68378
	L1D_cache_core[35]: Access = 34206, Miss = 34206, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 45473
	L1D_cache_core[36]: Access = 31911, Miss = 31911, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 75219
	L1D_cache_core[37]: Access = 33599, Miss = 33599, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 55437
	L1D_cache_core[38]: Access = 31729, Miss = 31729, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 64248
	L1D_cache_core[39]: Access = 34535, Miss = 34535, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 55039
	L1D_cache_core[40]: Access = 30398, Miss = 30398, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 83829
	L1D_cache_core[41]: Access = 34606, Miss = 34606, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 59910
	L1D_cache_core[42]: Access = 32606, Miss = 32606, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 50931
	L1D_cache_core[43]: Access = 31366, Miss = 31366, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 85445
	L1D_cache_core[44]: Access = 30402, Miss = 30402, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 67025
	L1D_cache_core[45]: Access = 32377, Miss = 32377, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 67443
	L1D_cache_core[46]: Access = 31725, Miss = 31725, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 67547
	L1D_cache_core[47]: Access = 36078, Miss = 36078, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 33082
	L1D_cache_core[48]: Access = 29362, Miss = 29362, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 88188
	L1D_cache_core[49]: Access = 33414, Miss = 33414, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 59654
	L1D_cache_core[50]: Access = 32420, Miss = 32420, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 76818
	L1D_cache_core[51]: Access = 33021, Miss = 33021, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 50330
	L1D_cache_core[52]: Access = 29485, Miss = 29485, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 91238
	L1D_cache_core[53]: Access = 31804, Miss = 31804, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 72268
	L1D_cache_core[54]: Access = 30486, Miss = 30486, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 75897
	L1D_cache_core[55]: Access = 35648, Miss = 35648, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 38842
	L1D_cache_core[56]: Access = 33011, Miss = 33011, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 63403
	L1D_cache_core[57]: Access = 32397, Miss = 32397, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 68075
	L1D_cache_core[58]: Access = 30006, Miss = 30006, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 82533
	L1D_cache_core[59]: Access = 30958, Miss = 30958, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 67678
	L1D_total_cache_accesses = 994888
	L1D_total_cache_misses = 994888
	L1D_total_cache_miss_rate = 1.0000
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 2013955
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.004
L1C_cache:
	L1C_total_cache_accesses = 625337
	L1C_total_cache_misses = 7446
	L1C_total_cache_miss_rate = 0.0119
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 77538
L1T_cache:
	L1T_total_cache_accesses = 3022740
	L1T_total_cache_misses = 1127962
	L1T_total_cache_miss_rate = 0.3732
	L1T_total_cache_pending_hits = 1894778
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 932756
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 1892569
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 617891
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 7446
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 77538
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 1894778
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 1127962
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 62132
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 121386
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 7301517
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 25253
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
1262, 631, 1262, 631, 1262, 631, 1262, 631, 1262, 631, 1262, 631, 854, 631, 854, 631, 631, 631, 631, 588, 631, 493, 631, 394, 631, 209, 631, 90, 631, 33, 631, 11, 
shader 0 total_cycles, active_cycles, idle cycles = 3790451, 10912, 3779538 
shader 1 total_cycles, active_cycles, idle cycles = 3790451, 11212, 3779238 
shader 2 total_cycles, active_cycles, idle cycles = 3790451, 10660, 3779791 
shader 3 total_cycles, active_cycles, idle cycles = 3790451, 12064, 3778387 
shader 4 total_cycles, active_cycles, idle cycles = 3790451, 10221, 3780229 
shader 5 total_cycles, active_cycles, idle cycles = 3790451, 11837, 3778613 
shader 6 total_cycles, active_cycles, idle cycles = 3790451, 11228, 3779222 
shader 7 total_cycles, active_cycles, idle cycles = 3790451, 12017, 3778434 
shader 8 total_cycles, active_cycles, idle cycles = 3790451, 11070, 3779381 
shader 9 total_cycles, active_cycles, idle cycles = 3790451, 12438, 3778013 
shader 10 total_cycles, active_cycles, idle cycles = 3790451, 11626, 3778825 
shader 11 total_cycles, active_cycles, idle cycles = 3790451, 12066, 3778385 
shader 12 total_cycles, active_cycles, idle cycles = 3790451, 11185, 3779265 
shader 13 total_cycles, active_cycles, idle cycles = 3790451, 12527, 3777924 
shader 14 total_cycles, active_cycles, idle cycles = 3790451, 12424, 3778027 
shader 15 total_cycles, active_cycles, idle cycles = 3790451, 12867, 3777583 
shader 16 total_cycles, active_cycles, idle cycles = 3790451, 11431, 3779019 
shader 17 total_cycles, active_cycles, idle cycles = 3790451, 11891, 3778559 
shader 18 total_cycles, active_cycles, idle cycles = 3790451, 11982, 3778468 
shader 19 total_cycles, active_cycles, idle cycles = 3790451, 12330, 3778121 
shader 20 total_cycles, active_cycles, idle cycles = 3790451, 11943, 3778507 
shader 21 total_cycles, active_cycles, idle cycles = 3790451, 12108, 3778342 
shader 22 total_cycles, active_cycles, idle cycles = 3790451, 11850, 3778600 
shader 23 total_cycles, active_cycles, idle cycles = 3790451, 12671, 3777779 
shader 24 total_cycles, active_cycles, idle cycles = 3790451, 12110, 3778340 
shader 25 total_cycles, active_cycles, idle cycles = 3790451, 37577, 3752873 
shader 26 total_cycles, active_cycles, idle cycles = 3790451, 40111, 3750340 
shader 27 total_cycles, active_cycles, idle cycles = 3790451, 41415, 3749036 
shader 28 total_cycles, active_cycles, idle cycles = 3790451, 39044, 3751407 
shader 29 total_cycles, active_cycles, idle cycles = 3790451, 38051, 3752400 
shader 30 total_cycles, active_cycles, idle cycles = 3790451, 212688, 3577762 
shader 31 total_cycles, active_cycles, idle cycles = 3790451, 224736, 3565714 
shader 32 total_cycles, active_cycles, idle cycles = 3790451, 225168, 3565282 
shader 33 total_cycles, active_cycles, idle cycles = 3790451, 220392, 3570058 
shader 34 total_cycles, active_cycles, idle cycles = 3790451, 215395, 3575056 
shader 35 total_cycles, active_cycles, idle cycles = 3790451, 230532, 3559919 
shader 36 total_cycles, active_cycles, idle cycles = 3790451, 213984, 3576466 
shader 37 total_cycles, active_cycles, idle cycles = 3790451, 226023, 3564427 
shader 38 total_cycles, active_cycles, idle cycles = 3790451, 213322, 3577128 
shader 39 total_cycles, active_cycles, idle cycles = 3790451, 231938, 3558513 
shader 40 total_cycles, active_cycles, idle cycles = 3790451, 203899, 3586552 
shader 41 total_cycles, active_cycles, idle cycles = 3790451, 232648, 3557803 
shader 42 total_cycles, active_cycles, idle cycles = 3790451, 219622, 3570828 
shader 43 total_cycles, active_cycles, idle cycles = 3790451, 210141, 3580310 
shader 44 total_cycles, active_cycles, idle cycles = 3790451, 204983, 3585468 
shader 45 total_cycles, active_cycles, idle cycles = 3790451, 217286, 3573164 
shader 46 total_cycles, active_cycles, idle cycles = 3790451, 213485, 3576966 
shader 47 total_cycles, active_cycles, idle cycles = 3790451, 242457, 3547994 
shader 48 total_cycles, active_cycles, idle cycles = 3790451, 196326, 3594125 
shader 49 total_cycles, active_cycles, idle cycles = 3790451, 224880, 3565571 
shader 50 total_cycles, active_cycles, idle cycles = 3790451, 217916, 3572535 
shader 51 total_cycles, active_cycles, idle cycles = 3790451, 221988, 3568462 
shader 52 total_cycles, active_cycles, idle cycles = 3790451, 198097, 3592354 
shader 53 total_cycles, active_cycles, idle cycles = 3790451, 213089, 3577362 
shader 54 total_cycles, active_cycles, idle cycles = 3790451, 205396, 3585055 
shader 55 total_cycles, active_cycles, idle cycles = 3790451, 239840, 3550610 
shader 56 total_cycles, active_cycles, idle cycles = 3790451, 221737, 3568714 
shader 57 total_cycles, active_cycles, idle cycles = 3790451, 218026, 3572425 
shader 58 total_cycles, active_cycles, idle cycles = 3790451, 201824, 3588627 
shader 59 total_cycles, active_cycles, idle cycles = 3790451, 207430, 3583021 
warps_exctd_sm 0 = 992 
warps_exctd_sm 1 = 1024 
warps_exctd_sm 2 = 992 
warps_exctd_sm 3 = 1152 
warps_exctd_sm 4 = 896 
warps_exctd_sm 5 = 1088 
warps_exctd_sm 6 = 992 
warps_exctd_sm 7 = 1120 
warps_exctd_sm 8 = 992 
warps_exctd_sm 9 = 1120 
warps_exctd_sm 10 = 1024 
warps_exctd_sm 11 = 1120 
warps_exctd_sm 12 = 992 
warps_exctd_sm 13 = 1152 
warps_exctd_sm 14 = 1152 
warps_exctd_sm 15 = 1184 
warps_exctd_sm 16 = 992 
warps_exctd_sm 17 = 1120 
warps_exctd_sm 18 = 1120 
warps_exctd_sm 19 = 1152 
warps_exctd_sm 20 = 1120 
warps_exctd_sm 21 = 1120 
warps_exctd_sm 22 = 1088 
warps_exctd_sm 23 = 1184 
warps_exctd_sm 24 = 1152 
warps_exctd_sm 25 = 4768 
warps_exctd_sm 26 = 5056 
warps_exctd_sm 27 = 5216 
warps_exctd_sm 28 = 4992 
warps_exctd_sm 29 = 4896 
warps_exctd_sm 30 = 29728 
warps_exctd_sm 31 = 30496 
warps_exctd_sm 32 = 30496 
warps_exctd_sm 33 = 30016 
warps_exctd_sm 34 = 29696 
warps_exctd_sm 35 = 31008 
warps_exctd_sm 36 = 29728 
warps_exctd_sm 37 = 31072 
warps_exctd_sm 38 = 29664 
warps_exctd_sm 39 = 31264 
warps_exctd_sm 40 = 27872 
warps_exctd_sm 41 = 31424 
warps_exctd_sm 42 = 29952 
warps_exctd_sm 43 = 28512 
warps_exctd_sm 44 = 28384 
warps_exctd_sm 45 = 29888 
warps_exctd_sm 46 = 29728 
warps_exctd_sm 47 = 32448 
warps_exctd_sm 48 = 27072 
warps_exctd_sm 49 = 30720 
warps_exctd_sm 50 = 30112 
warps_exctd_sm 51 = 29536 
warps_exctd_sm 52 = 27392 
warps_exctd_sm 53 = 29152 
warps_exctd_sm 54 = 28544 
warps_exctd_sm 55 = 31904 
warps_exctd_sm 56 = 30176 
warps_exctd_sm 57 = 29504 
warps_exctd_sm 58 = 27520 
warps_exctd_sm 59 = 27968 
gpgpu_n_tot_thrd_icount = 449027360
gpgpu_n_tot_w_icount = 14032105
gpgpu_n_stall_shd_mem = 133258955
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 3147181
gpgpu_n_mem_write_global = 62132
gpgpu_n_mem_texture = 1127962
gpgpu_n_mem_const = 4820
gpgpu_n_load_insn  = 32036480
gpgpu_n_store_insn = 910784
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 14429632
gpgpu_n_const_mem_insn = 15340416
gpgpu_n_param_mem_insn = 4670368
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 77538
gpgpu_stall_shd_mem[c_mem][bk_conf] = 77538
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 112302448
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:192215571	W0_Idle:53976402	W0_Scoreboard:194629888	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:14032259
Warp Occupancy Distribution:
Stall:172473061	W0_Idle:47942916	W0_Scoreboard:6029331	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:981752
Warp Occupancy Distribution:
Stall:19742510	W0_Idle:6033486	W0_Scoreboard:188600557	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:13050507
warp_utilization0: 0.030850
warp_utilization1: 0.004317
warp_utilization2: 0.057383
traffic_breakdown_coretomem[CONST_ACC_R] = 38560 {8:4820,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 7462048 {8:932756,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 5766880 {40:21938,72:9016,136:31178,}
traffic_breakdown_coretomem[GLOBAL_ATOMIC] = 89160104 {40:2205759,72:3888,136:4778,}
traffic_breakdown_coretomem[INST_ACC_R] = 31560 {8:3945,}
traffic_breakdown_coretomem[TEXTURE_ACC_R] = 9023696 {8:1127962,}
traffic_breakdown_memtocore[CONST_ACC_R] = 347040 {72:4820,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 126854816 {136:932756,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 497056 {8:62132,}
traffic_breakdown_memtocore[GLOBAL_ATOMIC] = 89133632 {40:2205099,72:3887,136:4778,}
traffic_breakdown_memtocore[INST_ACC_R] = 536520 {136:3945,}
traffic_breakdown_memtocore[TEXTURE_ACC_R] = 153402832 {136:1127962,}
maxmrqlatency = 939 
maxdqlatency = 0 
maxmflatency = 10390 
averagemflatency = 871 
averagemflatency_1 = 894 
averagemflatency_2= 846 
averagemrqlatency_1 = 66 
averagemrqlatency_2 = 71 
max_icnt2mem_latency = 9574 
max_icnt2sh_latency = 3790450 
mrq_lat_table:1391486 	50072 	90070 	171657 	405331 	694063 	916968 	723095 	193826 	5649 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	34835 	37439 	47057 	223530 	760941 	1842779 	1272356 	119929 	2525 	42 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	331803 	206718 	452999 	316497 	449451 	892440 	1139115 	513965 	41508 	1282 	25 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	2600272 	1477173 	192628 	9106 	122 	0 	0 	0 	0 	0 	0 	0 	180 	768 	3490 	4438 	8876 	15490 	28890 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1 	17 	7326 	235 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        32        32        32        32        32        32        32        32        32        32         9         9        12        10        12        14 
dram[1]:        24        32        32        32        32        32        32        30        32        24        10        10        12        12         9        14 
dram[2]:        32        24        32        32        32        32        32        30        32        19        12         9        12        10        15        14 
dram[3]:        32        20        28        30        32        30        32        28        30        22         8        11         9        12        11        11 
dram[4]:        32        32        32        32        32        32        32        28        28        28        10         8        11        12        12        12 
dram[5]:        32        24        32        32        32        32        32        26        28        22         9        10        10        12        12        13 
maximum service time to same row:
dram[0]:      1247      1423      1295      1326      1201      1581      1270      1489      1602      1458      2180      2291      2175      2301      2487      2177 
dram[1]:      1071      1363      1481      1400      1448      1292      1409      1229      1341      1457      2449      2343      2589      2115      2439      2044 
dram[2]:      1409      1004      1281      1694      1156      1503      1330      1414      1651      1457      2269      2594      2391      2454      2235      2451 
dram[3]:      1576      1457      1232      1251      1381      1192      1369      1237      1374      1280      2372      2604      2338      2306      2371      2412 
dram[4]:      1327      1419      1477      1294      1349      1163      1303      1303      1156      1505      2269      2122      2269      2216      2276      2213 
dram[5]:      1348      1450      1194      1334      1118      1314      1421      1265      1140      1310      2029      2287      2082      2281      2285      2282 
average row accesses per activate:
dram[0]:  1.183101  1.160712  1.155681  1.159423  1.165440  1.154422  1.174854  1.167625  1.157909  1.145367  1.157241  1.158852  1.173562  1.163064  1.179411  1.171540 
dram[1]:  1.156001  1.158450  1.157236  1.153765  1.155652  1.156789  1.164596  1.169172  1.151737  1.152972  1.153705  1.154421  1.163689  1.164133  1.171918  1.178281 
dram[2]:  1.153664  1.168877  1.148093  1.166738  1.156290  1.204548  1.157422  1.186672  1.141370  1.149657  1.145936  1.155547  1.164955  1.180781  1.168196  1.193385 
dram[3]:  1.152426  1.157436  1.157490  1.157509  1.151469  1.162156  1.162070  1.176055  1.139634  1.149563  1.160015  1.154943  1.160287  1.161056  1.177786  1.185863 
dram[4]:  1.165976  1.161652  1.161611  1.156192  1.157917  1.162726  1.176044  1.165222  1.143476  1.143511  1.195547  1.153639  1.163962  1.165505  1.184686  1.185046 
dram[5]:  1.157598  1.164064  1.157825  1.156959  1.149133  1.157455  1.160046  1.174621  1.146616  1.150448  1.149903  1.150584  1.165223  1.164499  1.170870  1.193774 
average row locality = 4642217/3991736 = 1.162957
average row locality_1 = 3438308/3013028 = 1.141147
average row locality_2 = 1203909/978708 = 1.230100
average row locality_3 = 0/0 = -nan
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:     33268     30269     29826     28946     32429     30269     32032     30539     31280     28608     29260     28518     30834     28914     31253     30006 
dram[1]:     29908     28519     29861     28561     30417     30246     30699     30390     29747     29201     27842     27735     28950     28887     30025     29871 
dram[2]:     30497     32085     28741     31137     31406     35711     30283     33008     29324     30449     28135     29806     29978     31923     29310     32468 
dram[3]:     28378     29330     29548     29419     30079     31580     30176     31782     28553     29099     28847     28002     28872     28715     30304     30681 
dram[4]:     31538     29863     31460     29297     31894     31845     32771     30401     30029     28916     33203     28458     30028     29183     32085     31104 
dram[5]:     29563     29418     30109     29534     30395     31047     30201     31291     29623     29025     28347     27276     29583     28331     29488     31346 
total reads: 2891388
bank skew: 35711/27276 = 1.31
chip skew: 494261/470859 = 1.05
number of total write accesses:
dram[0]:     20476     17680     16637     15737     18576     16732     19297     17984     20264     17682     19505     18762     20367     18432     19708     18396 
dram[1]:     17221     15919     16646     15394     16747     16679     18044     17829     18801     18283     18132     17987     18468     18370     18481     18303 
dram[2]:     17711     19217     15620     17693     17734     21760     17773     20308     18385     19499     18390     20059     19480     21359     17787     20788 
dram[3]:     15806     16648     16365     16087     16550     17937     17563     19100     17618     18217     19108     18250     18413     18187     18719     19052 
dram[4]:     18838     17165     18024     16050     18172     18165     20053     17845     19025     18065     23448     18697     19537     18640     20386     19425 
dram[5]:     17028     16722     16835     16270     16740     17411     17574     18724     18622     18136     18630     17524     19109     17777     17871     19695 
total reads: 1750925
bank skew: 23448/15394 = 1.52
chip skew: 303563/281304 = 1.08
average mf latency per bank:
dram[0]:        957       894       978       917       867       818       768       715       691       631       686       634       755       700       866       808
dram[1]:        844       889       856       908       793       808       676       705       596       617       588       604       657       671       752       786
dram[2]:        953      1233       989      1218       881      1603       763      1006       677       886       683       896       760      1020       873      1124
dram[3]:        902       864       899       890       812       818       694       686       611       606       602       602       681       675       799       795
dram[4]:       1104       968      1083       980       989       876       872       758       786       671       846       679       865       761       979       885
dram[5]:        847       875       863       891       774       821       678       712       603       630       595       613       662       682       767       798
maximum mf latency per bank:
dram[0]:       6828      7390      8333      8687      9657      7104      9111      5389      8176      7270      9704      6918      6867      9588      7463      6175
dram[1]:       8119      6736      9964      8577      6931      7684      6645      6978      6213      6753      6870      7643      9590      8143      8657      7401
dram[2]:       9026      9295      9822      8402      8259      7978     10057      7705      7023      6960      8006      8313      6147      7989      6687      6002
dram[3]:       8510      7093      9237      6393      8890      8869      6191      6832      9572      5593      7167      8139      5610      5709      6859      5563
dram[4]:       7601      6607      8275      9716      9430      5662      4932      5305      9143      7664      7111      8463      8075      7473      8658      8139
dram[5]:       7154      7930      8894     10390      9480      7413      8553      7037      7574      6320      8399      9796      8874      8582      5144      6743
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5003395 n_nop=2097840 n_act=671915 n_pre=671903 n_req=492962 n_req_1=287390 n_req_2=205572 n_req_3=0 n_rd=972474 n_write=589263 bw_util=0.3928 bw_util_1=0.2297 bw_util_2=0.1631 bw_util_3=0 blp=10.433254 blp_1= 3.830078 blp_2= 2.795226 blp_3= -nan
 n_activity=4992585 dram_eff=0.3937 dram_eff_1=0.2302 dram_eff_2=0.1634 dram_eff_3=0
bk0: 66530a 1737200i bk1: 60538a 1973250i bk2: 59652a 2025185i bk3: 57892a 2083356i bk4: 64854a 1629825i bk5: 60536a 1826131i bk6: 64060a 1485871i bk7: 61078a 1584137i bk8: 62556a 1783823i bk9: 57216a 2013693i bk10: 58520a 1784543i bk11: 57036a 1803213i bk12: 61664a 1529123i bk13: 57828a 1719629i bk14: 62504a 1475370i bk15: 60010a 1588716i 
bw_dist = 0.230	0.163	0.000	0.605	0.002
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=14.47
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5003395 n_nop=2205770 n_act=648276 n_pre=648263 n_req=477433 n_req_1=272437 n_req_2=204996 n_req_3=0 n_rd=941690 n_write=559396 bw_util=0.3804 bw_util_1=0.2178 bw_util_2=0.1626 bw_util_3=0 blp=9.914583 blp_1= 3.703453 blp_2= 2.767581 blp_3= -nan
 n_activity=4964632 dram_eff=0.3834 dram_eff_1=0.2195 dram_eff_2=0.1639 dram_eff_3=0
bk0: 59816a 2160859i bk1: 57036a 2257935i bk2: 59722a 2099390i bk3: 57122a 2199152i bk4: 60830a 1947032i bk5: 60488a 1912705i bk6: 61396a 1724316i bk7: 60778a 1700831i bk8: 59494a 2021987i bk9: 58402a 1999120i bk10: 55684a 2021240i bk11: 55470a 1984993i bk12: 57898a 1834531i bk13: 57768a 1800883i bk14: 60044a 1718426i bk15: 59742a 1689040i 
bw_dist = 0.218	0.163	0.000	0.612	0.008
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=12.9775
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5003395 n_nop=2042395 n_act=684329 n_pre=684316 n_req=500998 n_req_1=294748 n_req_2=206250 n_req_3=0 n_rd=988491 n_write=603864 bw_util=0.3992 bw_util_1=0.2356 bw_util_2=0.1636 bw_util_3=0 blp=10.729976 blp_1= 3.881175 blp_2= 2.827091 blp_3= -nan
 n_activity=4998709 dram_eff=0.3996 dram_eff_1=0.2358 dram_eff_2=0.1637 dram_eff_3=0
bk0: 60991a 2004156i bk1: 64170a 1753182i bk2: 57478a 2112122i bk3: 62268a 1805560i bk4: 62812a 1707225i bk5: 71418a 1137224i bk6: 60564a 1610118i bk7: 66014a 1233929i bk8: 58644a 1985772i bk9: 60896a 1769535i bk10: 56270a 1895163i bk11: 59612a 1621524i bk12: 59954a 1612994i bk13: 63844a 1291821i bk14: 58620a 1676117i bk15: 64936a 1226984i 
bw_dist = 0.236	0.164	0.000	0.600	0.001
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=15.3962
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5003395 n_nop=2188189 n_act=652248 n_pre=652234 n_req=479926 n_req_1=274769 n_req_2=205157 n_req_3=0 n_rd=946698 n_write=564026 bw_util=0.3824 bw_util_1=0.2197 bw_util_2=0.1627 bw_util_3=0 blp=10.001441 blp_1= 3.724161 blp_2= 2.763328 blp_3= -nan
 n_activity=4970762 dram_eff=0.3849 dram_eff_1=0.2211 dram_eff_2=0.1638 dram_eff_3=0
bk0: 56756a 2329467i bk1: 58660a 2166124i bk2: 59096a 2131891i bk3: 58834a 2097768i bk4: 60146a 1961976i bk5: 63156a 1720063i bk6: 60350a 1768877i bk7: 63562a 1516720i bk8: 57106a 2128959i bk9: 58198a 2011807i bk10: 57694a 1878491i bk11: 56004a 1945903i bk12: 57742a 1839370i bk13: 57430a 1805440i bk14: 60608a 1663400i bk15: 61356a 1584841i 
bw_dist = 0.220	0.163	0.000	0.611	0.007
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=13.2669
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5003395 n_nop=2057685 n_act=680850 n_pre=680838 n_req=498769 n_req_1=292694 n_req_2=206075 n_req_3=0 n_rd=984118 n_write=599904 bw_util=0.3975 bw_util_1=0.234 bw_util_2=0.1635 bw_util_3=0 blp=10.667535 blp_1= 3.885304 blp_2= 2.819533 blp_3= -nan
 n_activity=4997345 dram_eff=0.398 dram_eff_1=0.2343 dram_eff_2=0.1637 dram_eff_3=0
bk0: 63074a 1887982i bk1: 59723a 2013675i bk2: 62914a 1834217i bk3: 58592a 2015445i bk4: 63786a 1646719i bk5: 63690a 1580297i bk6: 65536a 1331349i bk7: 60802a 1570658i bk8: 60058a 1910650i bk9: 57832a 1954027i bk10: 66404a 1272419i bk11: 56914a 1778325i bk12: 60056a 1596291i bk13: 58366a 1658927i bk14: 64164a 1332285i bk15: 62207a 1404892i 
bw_dist = 0.234	0.163	0.000	0.601	0.001
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=15.1782
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5003395 n_nop=2179960 n_act=654093 n_pre=654083 n_req=481133 n_req_1=275796 n_req_2=205337 n_req_3=0 n_rd=949122 n_write=566137 bw_util=0.3834 bw_util_1=0.2205 bw_util_2=0.1629 bw_util_3=0 blp=10.041560 blp_1= 3.732794 blp_2= 2.768658 blp_3= -nan
 n_activity=4974791 dram_eff=0.3856 dram_eff_1=0.2217 dram_eff_2=0.1638 dram_eff_3=0
bk0: 59126a 2172603i bk1: 58836a 2138743i bk2: 60218a 2034916i bk3: 59068a 2050607i bk4: 60786a 1922629i bk5: 62092a 1786410i bk6: 60400a 1757618i bk7: 62576a 1570763i bk8: 59244a 2025396i bk9: 58048a 2007070i bk10: 56694a 1930036i bk11: 54549a 2014010i bk12: 59164a 1754749i bk13: 56658a 1865551i bk14: 58973a 1773256i bk15: 62690a 1494210i 
bw_dist = 0.220	0.163	0.000	0.611	0.006
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=13.34

========= L2 cache stats =========
L2_cache_bank[0]: Access = 370643, Miss = 250200, Miss_rate = 0.675, Pending_hits = 4996, Reservation_fails = 190379
L2_cache_bank[1]: Access = 350694, Miss = 236081, Miss_rate = 0.673, Pending_hits = 3995, Reservation_fails = 121321
L2_cache_bank[2]: Access = 357921, Miss = 237463, Miss_rate = 0.663, Pending_hits = 3678, Reservation_fails = 103854
L2_cache_bank[3]: Access = 350962, Miss = 233424, Miss_rate = 0.665, Pending_hits = 3533, Reservation_fails = 101151
L2_cache_bank[4]: Access = 353199, Miss = 237687, Miss_rate = 0.673, Pending_hits = 4112, Reservation_fails = 82579
L2_cache_bank[5]: Access = 395591, Miss = 256600, Miss_rate = 0.649, Pending_hits = 5399, Reservation_fails = 239830
L2_cache_bank[6]: Access = 353017, Miss = 234770, Miss_rate = 0.665, Pending_hits = 3636, Reservation_fails = 91584
L2_cache_bank[7]: Access = 363588, Miss = 238624, Miss_rate = 0.656, Pending_hits = 3971, Reservation_fails = 109751
L2_cache_bank[8]: Access = 372244, Miss = 253020, Miss_rate = 0.680, Pending_hits = 5262, Reservation_fails = 201490
L2_cache_bank[9]: Access = 359771, Miss = 239082, Miss_rate = 0.665, Pending_hits = 4412, Reservation_fails = 116865
L2_cache_bank[10]: Access = 355732, Miss = 237324, Miss_rate = 0.667, Pending_hits = 3809, Reservation_fails = 89932
L2_cache_bank[11]: Access = 362318, Miss = 237283, Miss_rate = 0.655, Pending_hits = 4146, Reservation_fails = 112178
Cache L2_bank_000:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 370643, Miss = 250200 (0.675), PendingHit = 4996 (0.0135)
Cache L2_bank_001:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 350694, Miss = 236081 (0.673), PendingHit = 3995 (0.0114)
Cache L2_bank_002:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 357921, Miss = 237463 (0.663), PendingHit = 3678 (0.0103)
Cache L2_bank_003:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 350962, Miss = 233424 (0.665), PendingHit = 3533 (0.0101)
Cache L2_bank_004:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 353199, Miss = 237687 (0.673), PendingHit = 4112 (0.0116)
Cache L2_bank_005:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 395591, Miss = 256600 (0.649), PendingHit = 5399 (0.0136)
Cache L2_bank_006:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 353017, Miss = 234770 (0.665), PendingHit = 3636 (0.0103)
Cache L2_bank_007:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 363588, Miss = 238624 (0.656), PendingHit = 3971 (0.0109)
Cache L2_bank_008:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 372244, Miss = 253020 (0.68), PendingHit = 5262 (0.0141)
Cache L2_bank_009:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 359771, Miss = 239082 (0.665), PendingHit = 4412 (0.0123)
Cache L2_bank_010:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 355732, Miss = 237324 (0.667), PendingHit = 3809 (0.0107)
Cache L2_bank_011:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 362318, Miss = 237283 (0.655), PendingHit = 4146 (0.0114)
L2 Cache Total Miss Rate = 0.665
Stream 1: L2 Cache Miss Rate = 0.763
Stream 2: L2 Cache Miss Rate = 0.559
Stream 1: Accesses  = 2257336
Stream 1: Misses  = 1723258
Stream 2: Accesses  = 2088344
Stream 2: Misses  = 1168300
Stream 1+2: Accesses  = 4345680
Stream 1+2: Misses  = 2891558
Total Accesses  = 4345680
MPKI-CORES
CORE_L2MPKI_0	73.447
CORE_L2MPKI_1	76.548
CORE_L2MPKI_2	73.456
CORE_L2MPKI_3	75.725
CORE_L2MPKI_4	74.845
CORE_L2MPKI_5	77.959
CORE_L2MPKI_6	75.987
CORE_L2MPKI_7	77.769
CORE_L2MPKI_8	75.638
CORE_L2MPKI_9	78.250
CORE_L2MPKI_10	75.822
CORE_L2MPKI_11	77.851
CORE_L2MPKI_12	78.220
CORE_L2MPKI_13	79.069
CORE_L2MPKI_14	77.313
CORE_L2MPKI_15	79.433
CORE_L2MPKI_16	76.331
CORE_L2MPKI_17	77.456
CORE_L2MPKI_18	75.696
CORE_L2MPKI_19	78.781
CORE_L2MPKI_20	77.305
CORE_L2MPKI_21	79.447
CORE_L2MPKI_22	75.663
CORE_L2MPKI_23	79.496
CORE_L2MPKI_24	76.540
CORE_L2MPKI_25	23.660
CORE_L2MPKI_26	21.769
CORE_L2MPKI_27	21.061
CORE_L2MPKI_28	21.664
CORE_L2MPKI_29	22.665
CORE_L2MPKI_30	2.833
CORE_L2MPKI_31	2.793
CORE_L2MPKI_32	2.741
CORE_L2MPKI_33	2.798
CORE_L2MPKI_34	2.786
CORE_L2MPKI_35	2.788
CORE_L2MPKI_36	2.837
CORE_L2MPKI_37	2.772
CORE_L2MPKI_38	2.843
CORE_L2MPKI_39	2.730
CORE_L2MPKI_40	2.982
CORE_L2MPKI_41	2.789
CORE_L2MPKI_42	2.829
CORE_L2MPKI_43	2.970
CORE_L2MPKI_44	2.850
CORE_L2MPKI_45	2.764
CORE_L2MPKI_46	2.844
CORE_L2MPKI_47	2.718
CORE_L2MPKI_48	2.999
CORE_L2MPKI_49	2.749
CORE_L2MPKI_50	2.779
CORE_L2MPKI_51	2.827
CORE_L2MPKI_52	2.941
CORE_L2MPKI_53	2.831
CORE_L2MPKI_54	2.935
CORE_L2MPKI_55	2.762
CORE_L2MPKI_56	2.761
CORE_L2MPKI_57	2.783
CORE_L2MPKI_58	2.911
CORE_L2MPKI_59	2.992
Avg_MPKI_Stream1= 67.829
Avg_MPKI_Stream2= 2.831
MISSES-CORES
CORE_MISSES_0	51117
CORE_MISSES_1	54735
CORE_MISSES_2	49936
CORE_MISSES_3	58261
CORE_MISSES_4	48792
CORE_MISSES_5	58857
CORE_MISSES_6	54419
CORE_MISSES_7	59602
CORE_MISSES_8	53404
CORE_MISSES_9	62079
CORE_MISSES_10	56227
CORE_MISSES_11	59907
CORE_MISSES_12	55805
CORE_MISSES_13	63174
CORE_MISSES_14	61259
CORE_MISSES_15	65191
CORE_MISSES_16	55657
CORE_MISSES_17	58738
CORE_MISSES_18	57846
CORE_MISSES_19	61948
CORE_MISSES_20	58883
CORE_MISSES_21	61356
CORE_MISSES_22	57187
CORE_MISSES_23	64248
CORE_MISSES_24	59113
CORE_MISSES_25	56409
CORE_MISSES_26	55401
CORE_MISSES_27	55339
CORE_MISSES_28	53659
CORE_MISSES_29	54709
CORE_MISSES_30	38138
CORE_MISSES_31	39748
CORE_MISSES_32	39086
CORE_MISSES_33	39042
CORE_MISSES_34	37994
CORE_MISSES_35	40709
CORE_MISSES_36	38432
CORE_MISSES_37	39674
CORE_MISSES_38	38387
CORE_MISSES_39	40097
CORE_MISSES_40	38504
CORE_MISSES_41	41093
CORE_MISSES_42	39343
CORE_MISSES_43	39516
CORE_MISSES_44	36979
CORE_MISSES_45	38027
CORE_MISSES_46	38441
CORE_MISSES_47	41729
CORE_MISSES_48	37271
CORE_MISSES_49	39137
CORE_MISSES_50	38335
CORE_MISSES_51	39742
CORE_MISSES_52	36883
CORE_MISSES_53	38189
CORE_MISSES_54	38159
CORE_MISSES_55	41952
CORE_MISSES_56	38764
CORE_MISSES_57	38424
CORE_MISSES_58	37206
CORE_MISSES_59	39299
L2_MISSES = 2891558
L2_total_cache_accesses = 4345680
L2_total_cache_misses = 2891558
L2_total_cache_miss_rate = 0.6654
L2_total_cache_pending_hits = 50949
L2_total_cache_reservation_fails = 1560914
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 499755
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 18753
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 2628313
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 1398647
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 3684
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 412
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 724
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 6300
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 874008
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 28210
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 225744
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 123396
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 22299
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 3306
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 36527
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 18351
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 3427
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 268
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 250
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 14220
L2_cache_data_port_util = 0.238
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=14845656
icnt_total_pkts_simt_to_mem=6743369
statistics from finished app 2
-------------------------------------------------
gpu_ipc_1 =       4.8688
gpu_ipc_2 =     112.4002
gpu_tot_sim_cycle_stream_1 = 3790450
gpu_tot_sim_cycle_stream_2 = 3789564
gpu_sim_insn_1 = 18454880
gpu_sim_insn_2 = 425947776
gpu_sim_cycle = 3790451
gpu_sim_insn = 444402656
gpu_ipc =     117.2427
gpu_tot_sim_cycle = 3790451
gpu_tot_sim_insn = 444402656
gpu_tot_ipc =     117.2427
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 14054229
gpu_stall_icnt2sh    = 4037893
gpu_total_sim_rate=102326

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 7326770
	L1I_total_cache_misses = 25253
	L1I_total_cache_miss_rate = 0.0034
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 80, Miss = 80, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 549
	L1D_cache_core[1]: Access = 84, Miss = 84, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 747
	L1D_cache_core[2]: Access = 80, Miss = 80, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 687
	L1D_cache_core[3]: Access = 86, Miss = 86, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 394
	L1D_cache_core[4]: Access = 80, Miss = 80, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 638
	L1D_cache_core[5]: Access = 84, Miss = 84, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 678
	L1D_cache_core[6]: Access = 80, Miss = 80, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 719
	L1D_cache_core[7]: Access = 86, Miss = 86, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 787
	L1D_cache_core[8]: Access = 80, Miss = 80, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 730
	L1D_cache_core[9]: Access = 86, Miss = 86, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 799
	L1D_cache_core[10]: Access = 84, Miss = 84, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 887
	L1D_cache_core[11]: Access = 86, Miss = 86, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 732
	L1D_cache_core[12]: Access = 80, Miss = 80, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 762
	L1D_cache_core[13]: Access = 88, Miss = 88, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 855
	L1D_cache_core[14]: Access = 90, Miss = 90, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 882
	L1D_cache_core[15]: Access = 90, Miss = 90, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 711
	L1D_cache_core[16]: Access = 80, Miss = 80, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 912
	L1D_cache_core[17]: Access = 86, Miss = 86, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 798
	L1D_cache_core[18]: Access = 86, Miss = 86, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 818
	L1D_cache_core[19]: Access = 92, Miss = 92, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1000
	L1D_cache_core[20]: Access = 86, Miss = 86, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 869
	L1D_cache_core[21]: Access = 86, Miss = 86, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 912
	L1D_cache_core[22]: Access = 84, Miss = 84, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 910
	L1D_cache_core[23]: Access = 90, Miss = 90, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 945
	L1D_cache_core[24]: Access = 88, Miss = 88, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 905
	L1D_cache_core[25]: Access = 4156, Miss = 4156, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 7194
	L1D_cache_core[26]: Access = 4564, Miss = 4564, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5282
	L1D_cache_core[27]: Access = 4715, Miss = 4715, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1413
	L1D_cache_core[28]: Access = 4350, Miss = 4350, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 4395
	L1D_cache_core[29]: Access = 4224, Miss = 4224, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5853
	L1D_cache_core[30]: Access = 31659, Miss = 31659, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 72208
	L1D_cache_core[31]: Access = 33403, Miss = 33403, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 67435
	L1D_cache_core[32]: Access = 33391, Miss = 33391, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 54991
	L1D_cache_core[33]: Access = 32745, Miss = 32745, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 61628
	L1D_cache_core[34]: Access = 32009, Miss = 32009, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 68378
	L1D_cache_core[35]: Access = 34206, Miss = 34206, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 45473
	L1D_cache_core[36]: Access = 31911, Miss = 31911, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 75219
	L1D_cache_core[37]: Access = 33599, Miss = 33599, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 55437
	L1D_cache_core[38]: Access = 31729, Miss = 31729, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 64248
	L1D_cache_core[39]: Access = 34535, Miss = 34535, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 55039
	L1D_cache_core[40]: Access = 30398, Miss = 30398, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 83829
	L1D_cache_core[41]: Access = 34606, Miss = 34606, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 59910
	L1D_cache_core[42]: Access = 32606, Miss = 32606, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 50931
	L1D_cache_core[43]: Access = 31366, Miss = 31366, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 85445
	L1D_cache_core[44]: Access = 30402, Miss = 30402, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 67025
	L1D_cache_core[45]: Access = 32377, Miss = 32377, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 67443
	L1D_cache_core[46]: Access = 31725, Miss = 31725, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 67547
	L1D_cache_core[47]: Access = 36078, Miss = 36078, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 33082
	L1D_cache_core[48]: Access = 29362, Miss = 29362, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 88188
	L1D_cache_core[49]: Access = 33414, Miss = 33414, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 59654
	L1D_cache_core[50]: Access = 32420, Miss = 32420, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 76818
	L1D_cache_core[51]: Access = 33021, Miss = 33021, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 50330
	L1D_cache_core[52]: Access = 29485, Miss = 29485, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 91238
	L1D_cache_core[53]: Access = 31804, Miss = 31804, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 72268
	L1D_cache_core[54]: Access = 30486, Miss = 30486, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 75897
	L1D_cache_core[55]: Access = 35648, Miss = 35648, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 38842
	L1D_cache_core[56]: Access = 33011, Miss = 33011, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 63403
	L1D_cache_core[57]: Access = 32397, Miss = 32397, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 68075
	L1D_cache_core[58]: Access = 30006, Miss = 30006, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 82533
	L1D_cache_core[59]: Access = 30958, Miss = 30958, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 67678
	L1D_total_cache_accesses = 994888
	L1D_total_cache_misses = 994888
	L1D_total_cache_miss_rate = 1.0000
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 2013955
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.004
L1C_cache:
	L1C_total_cache_accesses = 625337
	L1C_total_cache_misses = 7446
	L1C_total_cache_miss_rate = 0.0119
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 77538
L1T_cache:
	L1T_total_cache_accesses = 3022740
	L1T_total_cache_misses = 1127962
	L1T_total_cache_miss_rate = 0.3732
	L1T_total_cache_pending_hits = 1894778
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 932756
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 1892569
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 617891
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 7446
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 77538
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 1894778
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 1127962
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 62132
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 121386
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 7301517
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 25253
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
1262, 631, 1262, 631, 1262, 631, 1262, 631, 1262, 631, 1262, 631, 854, 631, 854, 631, 631, 631, 631, 588, 631, 493, 631, 394, 631, 209, 631, 90, 631, 33, 631, 11, 
shader 0 total_cycles, active_cycles, idle cycles = 3790451, 10912, 3779538 
shader 1 total_cycles, active_cycles, idle cycles = 3790451, 11212, 3779238 
shader 2 total_cycles, active_cycles, idle cycles = 3790451, 10660, 3779791 
shader 3 total_cycles, active_cycles, idle cycles = 3790451, 12064, 3778387 
shader 4 total_cycles, active_cycles, idle cycles = 3790451, 10221, 3780229 
shader 5 total_cycles, active_cycles, idle cycles = 3790451, 11837, 3778613 
shader 6 total_cycles, active_cycles, idle cycles = 3790451, 11228, 3779222 
shader 7 total_cycles, active_cycles, idle cycles = 3790451, 12017, 3778434 
shader 8 total_cycles, active_cycles, idle cycles = 3790451, 11070, 3779381 
shader 9 total_cycles, active_cycles, idle cycles = 3790451, 12438, 3778013 
shader 10 total_cycles, active_cycles, idle cycles = 3790451, 11626, 3778825 
shader 11 total_cycles, active_cycles, idle cycles = 3790451, 12066, 3778385 
shader 12 total_cycles, active_cycles, idle cycles = 3790451, 11185, 3779265 
shader 13 total_cycles, active_cycles, idle cycles = 3790451, 12527, 3777924 
shader 14 total_cycles, active_cycles, idle cycles = 3790451, 12424, 3778027 
shader 15 total_cycles, active_cycles, idle cycles = 3790451, 12867, 3777583 
shader 16 total_cycles, active_cycles, idle cycles = 3790451, 11431, 3779019 
shader 17 total_cycles, active_cycles, idle cycles = 3790451, 11891, 3778559 
shader 18 total_cycles, active_cycles, idle cycles = 3790451, 11982, 3778468 
shader 19 total_cycles, active_cycles, idle cycles = 3790451, 12330, 3778121 
shader 20 total_cycles, active_cycles, idle cycles = 3790451, 11943, 3778507 
shader 21 total_cycles, active_cycles, idle cycles = 3790451, 12108, 3778342 
shader 22 total_cycles, active_cycles, idle cycles = 3790451, 11850, 3778600 
shader 23 total_cycles, active_cycles, idle cycles = 3790451, 12671, 3777779 
shader 24 total_cycles, active_cycles, idle cycles = 3790451, 12110, 3778340 
shader 25 total_cycles, active_cycles, idle cycles = 3790451, 37577, 3752873 
shader 26 total_cycles, active_cycles, idle cycles = 3790451, 40111, 3750340 
shader 27 total_cycles, active_cycles, idle cycles = 3790451, 41415, 3749036 
shader 28 total_cycles, active_cycles, idle cycles = 3790451, 39044, 3751407 
shader 29 total_cycles, active_cycles, idle cycles = 3790451, 38051, 3752400 
shader 30 total_cycles, active_cycles, idle cycles = 3790451, 212688, 3577762 
shader 31 total_cycles, active_cycles, idle cycles = 3790451, 224736, 3565714 
shader 32 total_cycles, active_cycles, idle cycles = 3790451, 225168, 3565282 
shader 33 total_cycles, active_cycles, idle cycles = 3790451, 220392, 3570058 
shader 34 total_cycles, active_cycles, idle cycles = 3790451, 215395, 3575056 
shader 35 total_cycles, active_cycles, idle cycles = 3790451, 230532, 3559919 
shader 36 total_cycles, active_cycles, idle cycles = 3790451, 213984, 3576466 
shader 37 total_cycles, active_cycles, idle cycles = 3790451, 226023, 3564427 
shader 38 total_cycles, active_cycles, idle cycles = 3790451, 213322, 3577128 
shader 39 total_cycles, active_cycles, idle cycles = 3790451, 231938, 3558513 
shader 40 total_cycles, active_cycles, idle cycles = 3790451, 203899, 3586552 
shader 41 total_cycles, active_cycles, idle cycles = 3790451, 232648, 3557803 
shader 42 total_cycles, active_cycles, idle cycles = 3790451, 219622, 3570828 
shader 43 total_cycles, active_cycles, idle cycles = 3790451, 210141, 3580310 
shader 44 total_cycles, active_cycles, idle cycles = 3790451, 204983, 3585468 
shader 45 total_cycles, active_cycles, idle cycles = 3790451, 217286, 3573164 
shader 46 total_cycles, active_cycles, idle cycles = 3790451, 213485, 3576966 
shader 47 total_cycles, active_cycles, idle cycles = 3790451, 242457, 3547994 
shader 48 total_cycles, active_cycles, idle cycles = 3790451, 196326, 3594125 
shader 49 total_cycles, active_cycles, idle cycles = 3790451, 224880, 3565571 
shader 50 total_cycles, active_cycles, idle cycles = 3790451, 217916, 3572535 
shader 51 total_cycles, active_cycles, idle cycles = 3790451, 221988, 3568462 
shader 52 total_cycles, active_cycles, idle cycles = 3790451, 198097, 3592354 
shader 53 total_cycles, active_cycles, idle cycles = 3790451, 213089, 3577362 
shader 54 total_cycles, active_cycles, idle cycles = 3790451, 205396, 3585055 
shader 55 total_cycles, active_cycles, idle cycles = 3790451, 239840, 3550610 
shader 56 total_cycles, active_cycles, idle cycles = 3790451, 221737, 3568714 
shader 57 total_cycles, active_cycles, idle cycles = 3790451, 218026, 3572425 
shader 58 total_cycles, active_cycles, idle cycles = 3790451, 201824, 3588627 
shader 59 total_cycles, active_cycles, idle cycles = 3790451, 207430, 3583021 
warps_exctd_sm 0 = 992 
warps_exctd_sm 1 = 1024 
warps_exctd_sm 2 = 992 
warps_exctd_sm 3 = 1152 
warps_exctd_sm 4 = 896 
warps_exctd_sm 5 = 1088 
warps_exctd_sm 6 = 992 
warps_exctd_sm 7 = 1120 
warps_exctd_sm 8 = 992 
warps_exctd_sm 9 = 1120 
warps_exctd_sm 10 = 1024 
warps_exctd_sm 11 = 1120 
warps_exctd_sm 12 = 992 
warps_exctd_sm 13 = 1152 
warps_exctd_sm 14 = 1152 
warps_exctd_sm 15 = 1184 
warps_exctd_sm 16 = 992 
warps_exctd_sm 17 = 1120 
warps_exctd_sm 18 = 1120 
warps_exctd_sm 19 = 1152 
warps_exctd_sm 20 = 1120 
warps_exctd_sm 21 = 1120 
warps_exctd_sm 22 = 1088 
warps_exctd_sm 23 = 1184 
warps_exctd_sm 24 = 1152 
warps_exctd_sm 25 = 4768 
warps_exctd_sm 26 = 5056 
warps_exctd_sm 27 = 5216 
warps_exctd_sm 28 = 4992 
warps_exctd_sm 29 = 4896 
warps_exctd_sm 30 = 29728 
warps_exctd_sm 31 = 30496 
warps_exctd_sm 32 = 30496 
warps_exctd_sm 33 = 30016 
warps_exctd_sm 34 = 29696 
warps_exctd_sm 35 = 31008 
warps_exctd_sm 36 = 29728 
warps_exctd_sm 37 = 31072 
warps_exctd_sm 38 = 29664 
warps_exctd_sm 39 = 31264 
warps_exctd_sm 40 = 27872 
warps_exctd_sm 41 = 31424 
warps_exctd_sm 42 = 29952 
warps_exctd_sm 43 = 28512 
warps_exctd_sm 44 = 28384 
warps_exctd_sm 45 = 29888 
warps_exctd_sm 46 = 29728 
warps_exctd_sm 47 = 32448 
warps_exctd_sm 48 = 27072 
warps_exctd_sm 49 = 30720 
warps_exctd_sm 50 = 30112 
warps_exctd_sm 51 = 29536 
warps_exctd_sm 52 = 27392 
warps_exctd_sm 53 = 29152 
warps_exctd_sm 54 = 28544 
warps_exctd_sm 55 = 31904 
warps_exctd_sm 56 = 30176 
warps_exctd_sm 57 = 29504 
warps_exctd_sm 58 = 27520 
warps_exctd_sm 59 = 27968 
gpgpu_n_tot_thrd_icount = 449027360
gpgpu_n_tot_w_icount = 14032105
gpgpu_n_stall_shd_mem = 133258955
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 3147181
gpgpu_n_mem_write_global = 62132
gpgpu_n_mem_texture = 1127962
gpgpu_n_mem_const = 4820
gpgpu_n_load_insn  = 32036480
gpgpu_n_store_insn = 910784
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 14429632
gpgpu_n_const_mem_insn = 15340416
gpgpu_n_param_mem_insn = 4670368
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 77538
gpgpu_stall_shd_mem[c_mem][bk_conf] = 77538
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 112302448
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:192215571	W0_Idle:53976402	W0_Scoreboard:194629888	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:14032259
Warp Occupancy Distribution:
Stall:172473061	W0_Idle:47942916	W0_Scoreboard:6029331	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:981752
Warp Occupancy Distribution:
Stall:19742510	W0_Idle:6033486	W0_Scoreboard:188600557	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:13050507
warp_utilization0: 0.030850
warp_utilization1: 0.004317
warp_utilization2: 0.057383
traffic_breakdown_coretomem[CONST_ACC_R] = 38560 {8:4820,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 7462048 {8:932756,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 5766880 {40:21938,72:9016,136:31178,}
traffic_breakdown_coretomem[GLOBAL_ATOMIC] = 89160104 {40:2205759,72:3888,136:4778,}
traffic_breakdown_coretomem[INST_ACC_R] = 31560 {8:3945,}
traffic_breakdown_coretomem[TEXTURE_ACC_R] = 9023696 {8:1127962,}
traffic_breakdown_memtocore[CONST_ACC_R] = 347040 {72:4820,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 126854816 {136:932756,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 497056 {8:62132,}
traffic_breakdown_memtocore[GLOBAL_ATOMIC] = 89133632 {40:2205099,72:3887,136:4778,}
traffic_breakdown_memtocore[INST_ACC_R] = 536520 {136:3945,}
traffic_breakdown_memtocore[TEXTURE_ACC_R] = 153402832 {136:1127962,}
maxmrqlatency = 939 
maxdqlatency = 0 
maxmflatency = 10390 
averagemflatency = 871 
averagemflatency_1 = 894 
averagemflatency_2= 846 
averagemrqlatency_1 = 66 
averagemrqlatency_2 = 71 
max_icnt2mem_latency = 9574 
max_icnt2sh_latency = 3790450 
mrq_lat_table:1391486 	50072 	90070 	171657 	405331 	694063 	916968 	723095 	193826 	5649 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	34835 	37439 	47057 	223530 	760941 	1842779 	1272356 	119929 	2525 	42 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	331803 	206718 	452999 	316497 	449451 	892440 	1139115 	513965 	41508 	1282 	25 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	2600272 	1477173 	192628 	9106 	122 	0 	0 	0 	0 	0 	0 	0 	180 	768 	3490 	4438 	8876 	15490 	28890 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1 	17 	7326 	235 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        32        32        32        32        32        32        32        32        32        32         9         9        12        10        12        14 
dram[1]:        24        32        32        32        32        32        32        30        32        24        10        10        12        12         9        14 
dram[2]:        32        24        32        32        32        32        32        30        32        19        12         9        12        10        15        14 
dram[3]:        32        20        28        30        32        30        32        28        30        22         8        11         9        12        11        11 
dram[4]:        32        32        32        32        32        32        32        28        28        28        10         8        11        12        12        12 
dram[5]:        32        24        32        32        32        32        32        26        28        22         9        10        10        12        12        13 
maximum service time to same row:
dram[0]:      1247      1423      1295      1326      1201      1581      1270      1489      1602      1458      2180      2291      2175      2301      2487      2177 
dram[1]:      1071      1363      1481      1400      1448      1292      1409      1229      1341      1457      2449      2343      2589      2115      2439      2044 
dram[2]:      1409      1004      1281      1694      1156      1503      1330      1414      1651      1457      2269      2594      2391      2454      2235      2451 
dram[3]:      1576      1457      1232      1251      1381      1192      1369      1237      1374      1280      2372      2604      2338      2306      2371      2412 
dram[4]:      1327      1419      1477      1294      1349      1163      1303      1303      1156      1505      2269      2122      2269      2216      2276      2213 
dram[5]:      1348      1450      1194      1334      1118      1314      1421      1265      1140      1310      2029      2287      2082      2281      2285      2282 
average row accesses per activate:
dram[0]:  1.183101  1.160712  1.155681  1.159423  1.165440  1.154422  1.174854  1.167625  1.157909  1.145367  1.157241  1.158852  1.173562  1.163064  1.179411  1.171540 
dram[1]:  1.156001  1.158450  1.157236  1.153765  1.155652  1.156789  1.164596  1.169172  1.151737  1.152972  1.153705  1.154421  1.163689  1.164133  1.171918  1.178281 
dram[2]:  1.153664  1.168877  1.148093  1.166738  1.156290  1.204548  1.157422  1.186672  1.141370  1.149657  1.145936  1.155547  1.164955  1.180781  1.168196  1.193385 
dram[3]:  1.152426  1.157436  1.157490  1.157509  1.151469  1.162156  1.162070  1.176055  1.139634  1.149563  1.160015  1.154943  1.160287  1.161056  1.177786  1.185863 
dram[4]:  1.165976  1.161652  1.161611  1.156192  1.157917  1.162726  1.176044  1.165222  1.143476  1.143511  1.195547  1.153639  1.163962  1.165505  1.184686  1.185046 
dram[5]:  1.157598  1.164064  1.157825  1.156959  1.149133  1.157455  1.160046  1.174621  1.146616  1.150448  1.149903  1.150584  1.165223  1.164499  1.170870  1.193774 
average row locality = 4642217/3991736 = 1.162957
average row locality_1 = 3438308/3013028 = 1.141147
average row locality_2 = 1203909/978708 = 1.230100
average row locality_3 = 0/0 = -nan
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:     33268     30269     29826     28946     32429     30269     32032     30539     31280     28608     29260     28518     30834     28914     31253     30006 
dram[1]:     29908     28519     29861     28561     30417     30246     30699     30390     29747     29201     27842     27735     28950     28887     30025     29871 
dram[2]:     30497     32085     28741     31137     31406     35711     30283     33008     29324     30449     28135     29806     29978     31923     29310     32468 
dram[3]:     28378     29330     29548     29419     30079     31580     30176     31782     28553     29099     28847     28002     28872     28715     30304     30681 
dram[4]:     31538     29863     31460     29297     31894     31845     32771     30401     30029     28916     33203     28458     30028     29183     32085     31104 
dram[5]:     29563     29418     30109     29534     30395     31047     30201     31291     29623     29025     28347     27276     29583     28331     29488     31346 
total reads: 2891388
bank skew: 35711/27276 = 1.31
chip skew: 494261/470859 = 1.05
number of total write accesses:
dram[0]:     20476     17680     16637     15737     18576     16732     19297     17984     20264     17682     19505     18762     20367     18432     19708     18396 
dram[1]:     17221     15919     16646     15394     16747     16679     18044     17829     18801     18283     18132     17987     18468     18370     18481     18303 
dram[2]:     17711     19217     15620     17693     17734     21760     17773     20308     18385     19499     18390     20059     19480     21359     17787     20788 
dram[3]:     15806     16648     16365     16087     16550     17937     17563     19100     17618     18217     19108     18250     18413     18187     18719     19052 
dram[4]:     18838     17165     18024     16050     18172     18165     20053     17845     19025     18065     23448     18697     19537     18640     20386     19425 
dram[5]:     17028     16722     16835     16270     16740     17411     17574     18724     18622     18136     18630     17524     19109     17777     17871     19695 
total reads: 1750925
bank skew: 23448/15394 = 1.52
chip skew: 303563/281304 = 1.08
average mf latency per bank:
dram[0]:        957       894       978       917       867       818       768       715       691       631       686       634       755       700       866       808
dram[1]:        844       889       856       908       793       808       676       705       596       617       588       604       657       671       752       786
dram[2]:        953      1233       989      1218       881      1603       763      1006       677       886       683       896       760      1020       873      1124
dram[3]:        902       864       899       890       812       818       694       686       611       606       602       602       681       675       799       795
dram[4]:       1104       968      1083       980       989       876       872       758       786       671       846       679       865       761       979       885
dram[5]:        847       875       863       891       774       821       678       712       603       630       595       613       662       682       767       798
maximum mf latency per bank:
dram[0]:       6828      7390      8333      8687      9657      7104      9111      5389      8176      7270      9704      6918      6867      9588      7463      6175
dram[1]:       8119      6736      9964      8577      6931      7684      6645      6978      6213      6753      6870      7643      9590      8143      8657      7401
dram[2]:       9026      9295      9822      8402      8259      7978     10057      7705      7023      6960      8006      8313      6147      7989      6687      6002
dram[3]:       8510      7093      9237      6393      8890      8869      6191      6832      9572      5593      7167      8139      5610      5709      6859      5563
dram[4]:       7601      6607      8275      9716      9430      5662      4932      5305      9143      7664      7111      8463      8075      7473      8658      8139
dram[5]:       7154      7930      8894     10390      9480      7413      8553      7037      7574      6320      8399      9796      8874      8582      5144      6743
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5003395 n_nop=2097840 n_act=671915 n_pre=671903 n_req=492962 n_req_1=287390 n_req_2=205572 n_req_3=0 n_rd=972474 n_write=589263 bw_util=0.3928 bw_util_1=0.2297 bw_util_2=0.1631 bw_util_3=0 blp=10.433254 blp_1= 3.830078 blp_2= 2.795226 blp_3= -nan
 n_activity=4992585 dram_eff=0.3937 dram_eff_1=0.2302 dram_eff_2=0.1634 dram_eff_3=0
bk0: 66530a 1737200i bk1: 60538a 1973250i bk2: 59652a 2025185i bk3: 57892a 2083356i bk4: 64854a 1629825i bk5: 60536a 1826131i bk6: 64060a 1485871i bk7: 61078a 1584137i bk8: 62556a 1783823i bk9: 57216a 2013693i bk10: 58520a 1784543i bk11: 57036a 1803213i bk12: 61664a 1529123i bk13: 57828a 1719629i bk14: 62504a 1475370i bk15: 60010a 1588716i 
bw_dist = 0.230	0.163	0.000	0.605	0.002
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=14.47
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5003395 n_nop=2205770 n_act=648276 n_pre=648263 n_req=477433 n_req_1=272437 n_req_2=204996 n_req_3=0 n_rd=941690 n_write=559396 bw_util=0.3804 bw_util_1=0.2178 bw_util_2=0.1626 bw_util_3=0 blp=9.914583 blp_1= 3.703453 blp_2= 2.767581 blp_3= -nan
 n_activity=4964632 dram_eff=0.3834 dram_eff_1=0.2195 dram_eff_2=0.1639 dram_eff_3=0
bk0: 59816a 2160859i bk1: 57036a 2257935i bk2: 59722a 2099390i bk3: 57122a 2199152i bk4: 60830a 1947032i bk5: 60488a 1912705i bk6: 61396a 1724316i bk7: 60778a 1700831i bk8: 59494a 2021987i bk9: 58402a 1999120i bk10: 55684a 2021240i bk11: 55470a 1984993i bk12: 57898a 1834531i bk13: 57768a 1800883i bk14: 60044a 1718426i bk15: 59742a 1689040i 
bw_dist = 0.218	0.163	0.000	0.612	0.008
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=12.9775
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5003395 n_nop=2042395 n_act=684329 n_pre=684316 n_req=500998 n_req_1=294748 n_req_2=206250 n_req_3=0 n_rd=988491 n_write=603864 bw_util=0.3992 bw_util_1=0.2356 bw_util_2=0.1636 bw_util_3=0 blp=10.729976 blp_1= 3.881175 blp_2= 2.827091 blp_3= -nan
 n_activity=4998709 dram_eff=0.3996 dram_eff_1=0.2358 dram_eff_2=0.1637 dram_eff_3=0
bk0: 60991a 2004156i bk1: 64170a 1753182i bk2: 57478a 2112122i bk3: 62268a 1805560i bk4: 62812a 1707225i bk5: 71418a 1137224i bk6: 60564a 1610118i bk7: 66014a 1233929i bk8: 58644a 1985772i bk9: 60896a 1769535i bk10: 56270a 1895163i bk11: 59612a 1621524i bk12: 59954a 1612994i bk13: 63844a 1291821i bk14: 58620a 1676117i bk15: 64936a 1226984i 
bw_dist = 0.236	0.164	0.000	0.600	0.001
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=15.3962
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5003395 n_nop=2188189 n_act=652248 n_pre=652234 n_req=479926 n_req_1=274769 n_req_2=205157 n_req_3=0 n_rd=946698 n_write=564026 bw_util=0.3824 bw_util_1=0.2197 bw_util_2=0.1627 bw_util_3=0 blp=10.001441 blp_1= 3.724161 blp_2= 2.763328 blp_3= -nan
 n_activity=4970762 dram_eff=0.3849 dram_eff_1=0.2211 dram_eff_2=0.1638 dram_eff_3=0
bk0: 56756a 2329467i bk1: 58660a 2166124i bk2: 59096a 2131891i bk3: 58834a 2097768i bk4: 60146a 1961976i bk5: 63156a 1720063i bk6: 60350a 1768877i bk7: 63562a 1516720i bk8: 57106a 2128959i bk9: 58198a 2011807i bk10: 57694a 1878491i bk11: 56004a 1945903i bk12: 57742a 1839370i bk13: 57430a 1805440i bk14: 60608a 1663400i bk15: 61356a 1584841i 
bw_dist = 0.220	0.163	0.000	0.611	0.007
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=13.2669
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5003395 n_nop=2057685 n_act=680850 n_pre=680838 n_req=498769 n_req_1=292694 n_req_2=206075 n_req_3=0 n_rd=984118 n_write=599904 bw_util=0.3975 bw_util_1=0.234 bw_util_2=0.1635 bw_util_3=0 blp=10.667535 blp_1= 3.885304 blp_2= 2.819533 blp_3= -nan
 n_activity=4997345 dram_eff=0.398 dram_eff_1=0.2343 dram_eff_2=0.1637 dram_eff_3=0
bk0: 63074a 1887982i bk1: 59723a 2013675i bk2: 62914a 1834217i bk3: 58592a 2015445i bk4: 63786a 1646719i bk5: 63690a 1580297i bk6: 65536a 1331349i bk7: 60802a 1570658i bk8: 60058a 1910650i bk9: 57832a 1954027i bk10: 66404a 1272419i bk11: 56914a 1778325i bk12: 60056a 1596291i bk13: 58366a 1658927i bk14: 64164a 1332285i bk15: 62207a 1404892i 
bw_dist = 0.234	0.163	0.000	0.601	0.001
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=15.1782
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5003395 n_nop=2179960 n_act=654093 n_pre=654083 n_req=481133 n_req_1=275796 n_req_2=205337 n_req_3=0 n_rd=949122 n_write=566137 bw_util=0.3834 bw_util_1=0.2205 bw_util_2=0.1629 bw_util_3=0 blp=10.041560 blp_1= 3.732794 blp_2= 2.768658 blp_3= -nan
 n_activity=4974791 dram_eff=0.3856 dram_eff_1=0.2217 dram_eff_2=0.1638 dram_eff_3=0
bk0: 59126a 2172603i bk1: 58836a 2138743i bk2: 60218a 2034916i bk3: 59068a 2050607i bk4: 60786a 1922629i bk5: 62092a 1786410i bk6: 60400a 1757618i bk7: 62576a 1570763i bk8: 59244a 2025396i bk9: 58048a 2007070i bk10: 56694a 1930036i bk11: 54549a 2014010i bk12: 59164a 1754749i bk13: 56658a 1865551i bk14: 58973a 1773256i bk15: 62690a 1494210i 
bw_dist = 0.220	0.163	0.000	0.611	0.006
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=13.34

========= L2 cache stats =========
L2_cache_bank[0]: Access = 370643, Miss = 250200, Miss_rate = 0.675, Pending_hits = 4996, Reservation_fails = 190379
L2_cache_bank[1]: Access = 350694, Miss = 236081, Miss_rate = 0.673, Pending_hits = 3995, Reservation_fails = 121321
L2_cache_bank[2]: Access = 357921, Miss = 237463, Miss_rate = 0.663, Pending_hits = 3678, Reservation_fails = 103854
L2_cache_bank[3]: Access = 350962, Miss = 233424, Miss_rate = 0.665, Pending_hits = 3533, Reservation_fails = 101151
L2_cache_bank[4]: Access = 353199, Miss = 237687, Miss_rate = 0.673, Pending_hits = 4112, Reservation_fails = 82579
L2_cache_bank[5]: Access = 395591, Miss = 256600, Miss_rate = 0.649, Pending_hits = 5399, Reservation_fails = 239830
L2_cache_bank[6]: Access = 353017, Miss = 234770, Miss_rate = 0.665, Pending_hits = 3636, Reservation_fails = 91584
L2_cache_bank[7]: Access = 363588, Miss = 238624, Miss_rate = 0.656, Pending_hits = 3971, Reservation_fails = 109751
L2_cache_bank[8]: Access = 372244, Miss = 253020, Miss_rate = 0.680, Pending_hits = 5262, Reservation_fails = 201490
L2_cache_bank[9]: Access = 359771, Miss = 239082, Miss_rate = 0.665, Pending_hits = 4412, Reservation_fails = 116865
L2_cache_bank[10]: Access = 355732, Miss = 237324, Miss_rate = 0.667, Pending_hits = 3809, Reservation_fails = 89932
L2_cache_bank[11]: Access = 362318, Miss = 237283, Miss_rate = 0.655, Pending_hits = 4146, Reservation_fails = 112178
Cache L2_bank_000:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 370643, Miss = 250200 (0.675), PendingHit = 4996 (0.0135)
Cache L2_bank_001:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 350694, Miss = 236081 (0.673), PendingHit = 3995 (0.0114)
Cache L2_bank_002:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 357921, Miss = 237463 (0.663), PendingHit = 3678 (0.0103)
Cache L2_bank_003:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 350962, Miss = 233424 (0.665), PendingHit = 3533 (0.0101)
Cache L2_bank_004:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 353199, Miss = 237687 (0.673), PendingHit = 4112 (0.0116)
Cache L2_bank_005:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 395591, Miss = 256600 (0.649), PendingHit = 5399 (0.0136)
Cache L2_bank_006:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 353017, Miss = 234770 (0.665), PendingHit = 3636 (0.0103)
Cache L2_bank_007:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 363588, Miss = 238624 (0.656), PendingHit = 3971 (0.0109)
Cache L2_bank_008:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 372244, Miss = 253020 (0.68), PendingHit = 5262 (0.0141)
Cache L2_bank_009:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 359771, Miss = 239082 (0.665), PendingHit = 4412 (0.0123)
Cache L2_bank_010:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 355732, Miss = 237324 (0.667), PendingHit = 3809 (0.0107)
Cache L2_bank_011:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 362318, Miss = 237283 (0.655), PendingHit = 4146 (0.0114)
L2 Cache Total Miss Rate = 0.665
Stream 1: L2 Cache Miss Rate = 0.763
Stream 2: L2 Cache Miss Rate = 0.559
Stream 1: Accesses  = 2257336
Stream 1: Misses  = 1723258
Stream 2: Accesses  = 2088344
Stream 2: Misses  = 1168300
Stream 1+2: Accesses  = 4345680
Stream 1+2: Misses  = 2891558
Total Accesses  = 4345680
MPKI-CORES
CORE_L2MPKI_0	73.447
CORE_L2MPKI_1	76.548
CORE_L2MPKI_2	73.456
CORE_L2MPKI_3	75.725
CORE_L2MPKI_4	74.845
CORE_L2MPKI_5	77.959
CORE_L2MPKI_6	75.987
CORE_L2MPKI_7	77.769
CORE_L2MPKI_8	75.638
CORE_L2MPKI_9	78.250
CORE_L2MPKI_10	75.822
CORE_L2MPKI_11	77.851
CORE_L2MPKI_12	78.220
CORE_L2MPKI_13	79.069
CORE_L2MPKI_14	77.313
CORE_L2MPKI_15	79.433
CORE_L2MPKI_16	76.331
CORE_L2MPKI_17	77.456
CORE_L2MPKI_18	75.696
CORE_L2MPKI_19	78.781
CORE_L2MPKI_20	77.305
CORE_L2MPKI_21	79.447
CORE_L2MPKI_22	75.663
CORE_L2MPKI_23	79.496
CORE_L2MPKI_24	76.540
CORE_L2MPKI_25	23.660
CORE_L2MPKI_26	21.769
CORE_L2MPKI_27	21.061
CORE_L2MPKI_28	21.664
CORE_L2MPKI_29	22.665
CORE_L2MPKI_30	2.833
CORE_L2MPKI_31	2.793
CORE_L2MPKI_32	2.741
CORE_L2MPKI_33	2.798
CORE_L2MPKI_34	2.786
CORE_L2MPKI_35	2.788
CORE_L2MPKI_36	2.837
CORE_L2MPKI_37	2.772
CORE_L2MPKI_38	2.843
CORE_L2MPKI_39	2.730
CORE_L2MPKI_40	2.982
CORE_L2MPKI_41	2.789
CORE_L2MPKI_42	2.829
CORE_L2MPKI_43	2.970
CORE_L2MPKI_44	2.850
CORE_L2MPKI_45	2.764
CORE_L2MPKI_46	2.844
CORE_L2MPKI_47	2.718
CORE_L2MPKI_48	2.999
CORE_L2MPKI_49	2.749
CORE_L2MPKI_50	2.779
CORE_L2MPKI_51	2.827
CORE_L2MPKI_52	2.941
CORE_L2MPKI_53	2.831
CORE_L2MPKI_54	2.935
CORE_L2MPKI_55	2.762
CORE_L2MPKI_56	2.761
CORE_L2MPKI_57	2.783
CORE_L2MPKI_58	2.911
CORE_L2MPKI_59	2.992
Avg_MPKI_Stream1= 67.829
Avg_MPKI_Stream2= 2.831
MISSES-CORES
CORE_MISSES_0	51117
CORE_MISSES_1	54735
CORE_MISSES_2	49936
CORE_MISSES_3	58261
CORE_MISSES_4	48792
CORE_MISSES_5	58857
CORE_MISSES_6	54419
CORE_MISSES_7	59602
CORE_MISSES_8	53404
CORE_MISSES_9	62079
CORE_MISSES_10	56227
CORE_MISSES_11	59907
CORE_MISSES_12	55805
CORE_MISSES_13	63174
CORE_MISSES_14	61259
CORE_MISSES_15	65191
CORE_MISSES_16	55657
CORE_MISSES_17	58738
CORE_MISSES_18	57846
CORE_MISSES_19	61948
CORE_MISSES_20	58883
CORE_MISSES_21	61356
CORE_MISSES_22	57187
CORE_MISSES_23	64248
CORE_MISSES_24	59113
CORE_MISSES_25	56409
CORE_MISSES_26	55401
CORE_MISSES_27	55339
CORE_MISSES_28	53659
CORE_MISSES_29	54709
CORE_MISSES_30	38138
CORE_MISSES_31	39748
CORE_MISSES_32	39086
CORE_MISSES_33	39042
CORE_MISSES_34	37994
CORE_MISSES_35	40709
CORE_MISSES_36	38432
CORE_MISSES_37	39674
CORE_MISSES_38	38387
CORE_MISSES_39	40097
CORE_MISSES_40	38504
CORE_MISSES_41	41093
CORE_MISSES_42	39343
CORE_MISSES_43	39516
CORE_MISSES_44	36979
CORE_MISSES_45	38027
CORE_MISSES_46	38441
CORE_MISSES_47	41729
CORE_MISSES_48	37271
CORE_MISSES_49	39137
CORE_MISSES_50	38335
CORE_MISSES_51	39742
CORE_MISSES_52	36883
CORE_MISSES_53	38189
CORE_MISSES_54	38159
CORE_MISSES_55	41952
CORE_MISSES_56	38764
CORE_MISSES_57	38424
CORE_MISSES_58	37206
CORE_MISSES_59	39299
L2_MISSES = 2891558
L2_total_cache_accesses = 4345680
L2_total_cache_misses = 2891558
L2_total_cache_miss_rate = 0.6654
L2_total_cache_pending_hits = 50949
L2_total_cache_reservation_fails = 1560914
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 499755
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 18753
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 2628313
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 1398647
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 3684
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 412
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 724
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 6300
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 874008
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 28210
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 225744
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 123396
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 22299
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 3306
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 36527
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 18351
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 3427
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 268
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 250
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 14220
L2_cache_data_port_util = 0.238
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=14845656
icnt_total_pkts_simt_to_mem=6743369
statistics from finished app 2
-------------------------------------------------
gpu_ipc_1 =       4.8331
gpu_ipc_2 =     113.2497
gpu_tot_sim_cycle_stream_1 = 4030640
gpu_tot_sim_cycle_stream_2 = 4029749
gpu_sim_insn_1 = 19480352
gpu_sim_insn_2 = 456367808
gpu_sim_cycle = 4030641
gpu_sim_insn = 475848160
gpu_ipc =     118.0577
gpu_tot_sim_cycle = 4030641
gpu_tot_sim_insn = 475848160
gpu_tot_ipc =     118.0577
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 15090122
gpu_stall_icnt2sh    = 4334994
gpu_total_sim_rate=103602

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 7845064
	L1I_total_cache_misses = 26927
	L1I_total_cache_miss_rate = 0.0034
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 84, Miss = 84, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 549
	L1D_cache_core[1]: Access = 84, Miss = 84, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 747
	L1D_cache_core[2]: Access = 80, Miss = 80, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 687
	L1D_cache_core[3]: Access = 92, Miss = 92, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 394
	L1D_cache_core[4]: Access = 80, Miss = 80, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 638
	L1D_cache_core[5]: Access = 90, Miss = 90, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 678
	L1D_cache_core[6]: Access = 84, Miss = 84, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 719
	L1D_cache_core[7]: Access = 90, Miss = 90, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 787
	L1D_cache_core[8]: Access = 86, Miss = 86, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 730
	L1D_cache_core[9]: Access = 92, Miss = 92, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 799
	L1D_cache_core[10]: Access = 88, Miss = 88, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 887
	L1D_cache_core[11]: Access = 90, Miss = 90, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 732
	L1D_cache_core[12]: Access = 84, Miss = 84, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 762
	L1D_cache_core[13]: Access = 92, Miss = 92, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 855
	L1D_cache_core[14]: Access = 90, Miss = 90, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 882
	L1D_cache_core[15]: Access = 96, Miss = 96, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 711
	L1D_cache_core[16]: Access = 86, Miss = 86, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 912
	L1D_cache_core[17]: Access = 90, Miss = 90, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 798
	L1D_cache_core[18]: Access = 92, Miss = 92, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 818
	L1D_cache_core[19]: Access = 92, Miss = 92, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1000
	L1D_cache_core[20]: Access = 88, Miss = 88, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 869
	L1D_cache_core[21]: Access = 90, Miss = 90, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 912
	L1D_cache_core[22]: Access = 90, Miss = 90, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 910
	L1D_cache_core[23]: Access = 92, Miss = 92, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 945
	L1D_cache_core[24]: Access = 88, Miss = 88, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 905
	L1D_cache_core[25]: Access = 5684, Miss = 5684, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 15507
	L1D_cache_core[26]: Access = 6949, Miss = 6949, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 7159
	L1D_cache_core[27]: Access = 6510, Miss = 6510, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 6217
	L1D_cache_core[28]: Access = 6589, Miss = 6589, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 6925
	L1D_cache_core[29]: Access = 5977, Miss = 5977, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 10550
	L1D_cache_core[30]: Access = 34036, Miss = 34036, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 72831
	L1D_cache_core[31]: Access = 35298, Miss = 35298, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 74547
	L1D_cache_core[32]: Access = 35564, Miss = 35564, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 60968
	L1D_cache_core[33]: Access = 34565, Miss = 34565, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 67581
	L1D_cache_core[34]: Access = 34286, Miss = 34286, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 69340
	L1D_cache_core[35]: Access = 36223, Miss = 36223, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 48510
	L1D_cache_core[36]: Access = 33977, Miss = 33977, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 79776
	L1D_cache_core[37]: Access = 35413, Miss = 35413, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 60435
	L1D_cache_core[38]: Access = 33979, Miss = 33979, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 64353
	L1D_cache_core[39]: Access = 36529, Miss = 36529, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 56310
	L1D_cache_core[40]: Access = 32634, Miss = 32634, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 84155
	L1D_cache_core[41]: Access = 36421, Miss = 36421, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 65502
	L1D_cache_core[42]: Access = 34824, Miss = 34824, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 52932
	L1D_cache_core[43]: Access = 33179, Miss = 33179, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 92009
	L1D_cache_core[44]: Access = 32528, Miss = 32528, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 70612
	L1D_cache_core[45]: Access = 34349, Miss = 34349, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 70814
	L1D_cache_core[46]: Access = 33568, Miss = 33568, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 71428
	L1D_cache_core[47]: Access = 38147, Miss = 38147, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 36659
	L1D_cache_core[48]: Access = 31725, Miss = 31725, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 90757
	L1D_cache_core[49]: Access = 35223, Miss = 35223, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 61755
	L1D_cache_core[50]: Access = 34390, Miss = 34390, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 81336
	L1D_cache_core[51]: Access = 34580, Miss = 34580, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 57853
	L1D_cache_core[52]: Access = 31773, Miss = 31773, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 91993
	L1D_cache_core[53]: Access = 33740, Miss = 33740, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 78039
	L1D_cache_core[54]: Access = 32846, Miss = 32846, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 76122
	L1D_cache_core[55]: Access = 37642, Miss = 37642, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 40895
	L1D_cache_core[56]: Access = 34748, Miss = 34748, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 66923
	L1D_cache_core[57]: Access = 34411, Miss = 34411, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 72677
	L1D_cache_core[58]: Access = 32212, Miss = 32212, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 84195
	L1D_cache_core[59]: Access = 33136, Miss = 33136, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 70527
	L1D_total_cache_accesses = 1065865
	L1D_total_cache_misses = 1065865
	L1D_total_cache_miss_rate = 1.0000
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 2137818
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.004
L1C_cache:
	L1C_total_cache_accesses = 669890
	L1C_total_cache_misses = 7622
	L1C_total_cache_miss_rate = 0.0114
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 80512
L1T_cache:
	L1T_total_cache_accesses = 3238650
	L1T_total_cache_misses = 1208155
	L1T_total_cache_miss_rate = 0.3730
	L1T_total_cache_pending_hits = 2030495
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 999295
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 2011070
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 662268
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 7622
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 80512
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 2030495
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 1208155
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 66570
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 126748
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 7818137
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 26927
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
1262, 631, 1262, 631, 1262, 631, 1262, 631, 1262, 631, 1262, 631, 1106, 631, 1106, 631, 816, 631, 802, 631, 631, 631, 631, 589, 631, 451, 631, 204, 631, 75, 631, 11, 
shader 0 total_cycles, active_cycles, idle cycles = 4030641, 11729, 4018911 
shader 1 total_cycles, active_cycles, idle cycles = 4030641, 11969, 4018672 
shader 2 total_cycles, active_cycles, idle cycles = 4030641, 11454, 4019187 
shader 3 total_cycles, active_cycles, idle cycles = 4030641, 12866, 4017774 
shader 4 total_cycles, active_cycles, idle cycles = 4030641, 10901, 4019739 
shader 5 total_cycles, active_cycles, idle cycles = 4030641, 12669, 4017971 
shader 6 total_cycles, active_cycles, idle cycles = 4030641, 12054, 4018586 
shader 7 total_cycles, active_cycles, idle cycles = 4030641, 12781, 4017860 
shader 8 total_cycles, active_cycles, idle cycles = 4030641, 11959, 4018681 
shader 9 total_cycles, active_cycles, idle cycles = 4030641, 13277, 4017363 
shader 10 total_cycles, active_cycles, idle cycles = 4030641, 12422, 4018218 
shader 11 total_cycles, active_cycles, idle cycles = 4030641, 12855, 4017786 
shader 12 total_cycles, active_cycles, idle cycles = 4030641, 11934, 4018706 
shader 13 total_cycles, active_cycles, idle cycles = 4030641, 13315, 4017325 
shader 14 total_cycles, active_cycles, idle cycles = 4030641, 13241, 4017400 
shader 15 total_cycles, active_cycles, idle cycles = 4030641, 13678, 4016962 
shader 16 total_cycles, active_cycles, idle cycles = 4030641, 12260, 4018381 
shader 17 total_cycles, active_cycles, idle cycles = 4030641, 12712, 4017929 
shader 18 total_cycles, active_cycles, idle cycles = 4030641, 12770, 4017871 
shader 19 total_cycles, active_cycles, idle cycles = 4030641, 13208, 4017432 
shader 20 total_cycles, active_cycles, idle cycles = 4030641, 12774, 4017867 
shader 21 total_cycles, active_cycles, idle cycles = 4030641, 12865, 4017775 
shader 22 total_cycles, active_cycles, idle cycles = 4030641, 12651, 4017990 
shader 23 total_cycles, active_cycles, idle cycles = 4030641, 13421, 4017220 
shader 24 total_cycles, active_cycles, idle cycles = 4030641, 12879, 4017762 
shader 25 total_cycles, active_cycles, idle cycles = 4030641, 47923, 3982717 
shader 26 total_cycles, active_cycles, idle cycles = 4030641, 56118, 3974522 
shader 27 total_cycles, active_cycles, idle cycles = 4030641, 53464, 3977177 
shader 28 total_cycles, active_cycles, idle cycles = 4030641, 54180, 3976461 
shader 29 total_cycles, active_cycles, idle cycles = 4030641, 49856, 3980784 
shader 30 total_cycles, active_cycles, idle cycles = 4030641, 228762, 3801878 
shader 31 total_cycles, active_cycles, idle cycles = 4030641, 237360, 3793281 
shader 32 total_cycles, active_cycles, idle cycles = 4030641, 239669, 3790971 
shader 33 total_cycles, active_cycles, idle cycles = 4030641, 232610, 3798030 
shader 34 total_cycles, active_cycles, idle cycles = 4030641, 230774, 3799866 
shader 35 total_cycles, active_cycles, idle cycles = 4030641, 244081, 3786560 
shader 36 total_cycles, active_cycles, idle cycles = 4030641, 227701, 3802940 
shader 37 total_cycles, active_cycles, idle cycles = 4030641, 238295, 3792345 
shader 38 total_cycles, active_cycles, idle cycles = 4030641, 228533, 3802108 
shader 39 total_cycles, active_cycles, idle cycles = 4030641, 245432, 3785209 
shader 40 total_cycles, active_cycles, idle cycles = 4030641, 219035, 3811606 
shader 41 total_cycles, active_cycles, idle cycles = 4030641, 244920, 3785721 
shader 42 total_cycles, active_cycles, idle cycles = 4030641, 234616, 3796024 
shader 43 total_cycles, active_cycles, idle cycles = 4030641, 222413, 3808228 
shader 44 total_cycles, active_cycles, idle cycles = 4030641, 219098, 3811543 
shader 45 total_cycles, active_cycles, idle cycles = 4030641, 230645, 3799995 
shader 46 total_cycles, active_cycles, idle cycles = 4030641, 225782, 3804859 
shader 47 total_cycles, active_cycles, idle cycles = 4030641, 256133, 3774508 
shader 48 total_cycles, active_cycles, idle cycles = 4030641, 212084, 3818557 
shader 49 total_cycles, active_cycles, idle cycles = 4030641, 237152, 3793489 
shader 50 total_cycles, active_cycles, idle cycles = 4030641, 231227, 3799413 
shader 51 total_cycles, active_cycles, idle cycles = 4030641, 232347, 3798293 
shader 52 total_cycles, active_cycles, idle cycles = 4030641, 213449, 3817191 
shader 53 total_cycles, active_cycles, idle cycles = 4030641, 226096, 3804544 
shader 54 total_cycles, active_cycles, idle cycles = 4030641, 221349, 3809292 
shader 55 total_cycles, active_cycles, idle cycles = 4030641, 253334, 3777306 
shader 56 total_cycles, active_cycles, idle cycles = 4030641, 233372, 3797268 
shader 57 total_cycles, active_cycles, idle cycles = 4030641, 231445, 3799195 
shader 58 total_cycles, active_cycles, idle cycles = 4030641, 216587, 3814054 
shader 59 total_cycles, active_cycles, idle cycles = 4030641, 222099, 3808541 
warps_exctd_sm 0 = 1056 
warps_exctd_sm 1 = 1024 
warps_exctd_sm 2 = 992 
warps_exctd_sm 3 = 1184 
warps_exctd_sm 4 = 960 
warps_exctd_sm 5 = 1184 
warps_exctd_sm 6 = 1120 
warps_exctd_sm 7 = 1184 
warps_exctd_sm 8 = 1120 
warps_exctd_sm 9 = 1216 
warps_exctd_sm 10 = 1184 
warps_exctd_sm 11 = 1184 
warps_exctd_sm 12 = 1120 
warps_exctd_sm 13 = 1216 
warps_exctd_sm 14 = 1184 
warps_exctd_sm 15 = 1280 
warps_exctd_sm 16 = 1120 
warps_exctd_sm 17 = 1184 
warps_exctd_sm 18 = 1184 
warps_exctd_sm 19 = 1184 
warps_exctd_sm 20 = 1184 
warps_exctd_sm 21 = 1184 
warps_exctd_sm 22 = 1152 
warps_exctd_sm 23 = 1280 
warps_exctd_sm 24 = 1184 
warps_exctd_sm 25 = 6272 
warps_exctd_sm 26 = 7200 
warps_exctd_sm 27 = 6976 
warps_exctd_sm 28 = 7040 
warps_exctd_sm 29 = 6592 
warps_exctd_sm 30 = 31744 
warps_exctd_sm 31 = 32352 
warps_exctd_sm 32 = 32480 
warps_exctd_sm 33 = 31808 
warps_exctd_sm 34 = 31808 
warps_exctd_sm 35 = 32960 
warps_exctd_sm 36 = 31520 
warps_exctd_sm 37 = 32864 
warps_exctd_sm 38 = 31744 
warps_exctd_sm 39 = 33088 
warps_exctd_sm 40 = 29920 
warps_exctd_sm 41 = 33216 
warps_exctd_sm 42 = 31968 
warps_exctd_sm 43 = 30304 
warps_exctd_sm 44 = 30208 
warps_exctd_sm 45 = 31712 
warps_exctd_sm 46 = 31264 
warps_exctd_sm 47 = 34240 
warps_exctd_sm 48 = 29248 
warps_exctd_sm 49 = 32512 
warps_exctd_sm 50 = 31904 
warps_exctd_sm 51 = 30976 
warps_exctd_sm 52 = 29504 
warps_exctd_sm 53 = 30912 
warps_exctd_sm 54 = 30624 
warps_exctd_sm 55 = 33728 
warps_exctd_sm 56 = 31712 
warps_exctd_sm 57 = 31296 
warps_exctd_sm 58 = 29344 
warps_exctd_sm 59 = 29920 
gpgpu_n_tot_thrd_icount = 480801504
gpgpu_n_tot_w_icount = 15025047
gpgpu_n_stall_shd_mem = 140810718
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 3344771
gpgpu_n_mem_write_global = 66570
gpgpu_n_mem_texture = 1208155
gpgpu_n_mem_const = 4960
gpgpu_n_load_insn  = 34295488
gpgpu_n_store_insn = 975840
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 15460320
gpgpu_n_const_mem_insn = 16436160
gpgpu_n_param_mem_insn = 5000320
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 80512
gpgpu_stall_shd_mem[c_mem][bk_conf] = 80512
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 118429177
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:201266390	W0_Idle:58521228	W0_Scoreboard:208864101	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:15025201
Warp Occupancy Distribution:
Stall:180525644	W0_Idle:51997781	W0_Scoreboard:8162649	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:1152386
Warp Occupancy Distribution:
Stall:20740746	W0_Idle:6523447	W0_Scoreboard:200701452	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:13872815
warp_utilization0: 0.031065
warp_utilization1: 0.004765
warp_utilization2: 0.057364
traffic_breakdown_coretomem[CONST_ACC_R] = 39680 {8:4960,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 7994360 {8:999295,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 6178800 {40:23505,72:9660,136:33405,}
traffic_breakdown_coretomem[GLOBAL_ATOMIC] = 94410464 {40:2336694,72:3932,136:4850,}
traffic_breakdown_coretomem[INST_ACC_R] = 33720 {8:4215,}
traffic_breakdown_coretomem[TEXTURE_ACC_R] = 9665240 {8:1208155,}
traffic_breakdown_memtocore[CONST_ACC_R] = 357120 {72:4960,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 135904120 {136:999295,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 532560 {8:66570,}
traffic_breakdown_memtocore[GLOBAL_ATOMIC] = 94390664 {40:2336199,72:3932,136:4850,}
traffic_breakdown_memtocore[INST_ACC_R] = 573240 {136:4215,}
traffic_breakdown_memtocore[TEXTURE_ACC_R] = 164309080 {136:1208155,}
maxmrqlatency = 939 
maxdqlatency = 0 
maxmflatency = 10390 
averagemflatency = 871 
averagemflatency_1 = 894 
averagemflatency_2= 846 
averagemrqlatency_1 = 66 
averagemrqlatency_2 = 71 
max_icnt2mem_latency = 9574 
max_icnt2sh_latency = 4030640 
mrq_lat_table:1479472 	53257 	95954 	182543 	431527 	738896 	975930 	770499 	207005 	6166 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	36940 	39932 	50405 	236165 	807426 	1966293 	1357824 	126280 	2651 	43 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	352591 	218334 	478016 	337750 	482147 	956628 	1213462 	544622 	43540 	1335 	25 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	2761175 	1582366 	204179 	9544 	125 	0 	0 	0 	0 	0 	0 	0 	180 	768 	3490 	4438 	8876 	15490 	33328 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1 	17 	7803 	239 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        32        32        32        32        32        32        32        32        32        32         9         9        12        10        12        14 
dram[1]:        24        32        32        32        32        32        32        30        32        24        10        10        12        12        11        14 
dram[2]:        32        24        32        32        32        32        32        30        32        19        12         9        12        10        15        15 
dram[3]:        32        20        28        30        32        30        32        28        30        22         8        11        10        12        13        11 
dram[4]:        32        32        32        32        32        32        32        28        28        28        10         9        11        12        12        12 
dram[5]:        32        24        32        32        32        32        32        26        28        22         9        10        10        12        12        14 
maximum service time to same row:
dram[0]:      1247      1423      1295      1326      1201      1581      1270      1489      1602      1458      2180      2291      2175      2301      2487      2177 
dram[1]:      1071      1363      1481      1400      1448      1292      1409      1229      1341      1457      2449      2343      2589      2115      2439      2044 
dram[2]:      1409      1004      1281      1694      1156      1503      1330      1414      1651      1457      2269      2594      2391      2454      2235      2451 
dram[3]:      1576      1457      1232      1251      1381      1192      1369      1237      1374      1280      2372      2604      2338      2306      2371      2412 
dram[4]:      1327      1419      1477      1294      1349      1163      1303      1303      1156      1505      2269      2122      2269      2216      2276      2213 
dram[5]:      1348      1450      1194      1334      1118      1314      1421      1265      1140      1310      2029      2287      2082      2281      2285      2282 
average row accesses per activate:
dram[0]:  1.181622  1.160330  1.155211  1.158662  1.164430  1.153922  1.173849  1.168053  1.158054  1.145988  1.155957  1.158849  1.175583  1.163899  1.180202  1.173564 
dram[1]:  1.155005  1.158317  1.156645  1.153179  1.154693  1.155855  1.163687  1.168513  1.151716  1.152775  1.154194  1.154677  1.164378  1.165593  1.172654  1.179531 
dram[2]:  1.153663  1.167995  1.149040  1.166087  1.155869  1.201226  1.157596  1.186228  1.141130  1.149963  1.145500  1.155363  1.165637  1.181471  1.170117  1.193812 
dram[3]:  1.151749  1.156402  1.157337  1.157431  1.151591  1.161577  1.162227  1.177129  1.139256  1.148783  1.159469  1.155721  1.161237  1.162276  1.179407  1.185351 
dram[4]:  1.164578  1.161024  1.160124  1.155295  1.157429  1.161516  1.175927  1.165904  1.143323  1.144132  1.193309  1.154506  1.163760  1.165676  1.184725  1.186114 
dram[5]:  1.157686  1.162802  1.156781  1.156912  1.149013  1.157464  1.161594  1.173904  1.146129  1.150748  1.149572  1.151327  1.166188  1.164515  1.171412  1.193992 
average row locality = 4941249/4249187 = 1.162869
average row locality_1 = 3663418/3210703 = 1.141002
average row locality_2 = 1277831/1038484 = 1.230477
average row locality_3 = 0/0 = -nan
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:     35321     32255     31812     30842     34533     32261     33971     32464     33314     30393     31275     30472     32993     30966     33356     32003 
dram[1]:     31985     30469     31808     30452     32371     32115     32480     32208     31613     31082     29758     29632     31027     30911     32041     31938 
dram[2]:     32552     34159     30745     33182     33344     37798     32104     34902     31191     32291     30060     31771     32087     34045     31321     34503 
dram[3]:     30280     31369     31546     31454     31956     33567     32029     33762     30347     30866     30816     29972     30886     30674     32378     32691 
dram[4]:     33545     31871     33488     31251     33919     33814     34652     32235     31971     30821     35199     30501     32063     31183     34130     33185 
dram[5]:     31557     31344     32075     31529     32383     33011     32122     33094     31540     30926     30286     29208     31644     30362     31517     33494 
total reads: 3080689
bank skew: 37798/29208 = 1.29
chip skew: 526055/501890 = 1.05
number of total write accesses:
dram[0]:     21606     18711     17656     16684     19785     17855     20532     19213     21616     18819     20750     19954     21682     19631     20941     19523 
dram[1]:     18364     16927     17650     16347     17792     17670     19133     18955     20000     19481     19256     19145     19672     19554     19632     19502 
dram[2]:     18818     20342     16669     18789     18773     22960     18902     21515     19579     20674     19539     21246     20759     22642     18930     21946 
dram[3]:     16793     17733     17392     17172     17529     19037     18717     20394     18739     19317     20306     19446     19586     19313     19924     20198 
dram[4]:     19895     18234     19090     17038     19310     19258     21245     18982     20312     19292     24686     19960     20727     19795     21558     20664 
dram[5]:     18073     17696     17855     17317     17830     18517     18794     19835     19861     19365     19784     18678     20298     18976     19048     20966 
total reads: 1860656
bank skew: 24686/16347 = 1.51
chip skew: 322083/299080 = 1.08
average mf latency per bank:
dram[0]:        969       902       983       916       869       814       774       715       701       635       707       646       777       713       890       825
dram[1]:        842       888       848       897       783       798       671       697       594       613       595       607       662       676       761       796
dram[2]:        954      1224       976      1196       870      1557       758       991       676       875       690       897       769      1017       884      1127
dram[3]:        902       868       889       884       805       812       689       684       609       607       609       613       687       687       807       808
dram[4]:       1098       971      1069       975       974       870       862       755       777       671       843       690       866       773       983       899
dram[5]:        853       877       861       884       771       813       677       709       605       630       607       623       673       691       783       809
maximum mf latency per bank:
dram[0]:       6828      7390      8333      8687      9657      7104      9111      5389      8176      7270      9704      6918      6968      9588      7463      6175
dram[1]:       8119      8128      9964      8577      6931      7684      6645      6978      6213      6753      6870      7643      9590      8143      8657      7401
dram[2]:       9026      9295      9822      8402      8259      7978     10057      7705      7023      7973      8006      8313      6147      7989      6687      6002
dram[3]:       8510      7093      9237      6824      8890      8869      6191      6832      9572      5593      7167      8139      5610      5709      6859      6797
dram[4]:       7601      6607      8275      9716      9430      5662      6504      5305      9143      7664      7111      8463      8075      7473      8658      8139
dram[5]:       7154      7930      8894     10390      9480      7413      8553      7037      7574      6320      8399      9796      8874      8582      5144      6743
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5320445 n_nop=2226617 n_act=715461 n_pre=715452 n_req=525429 n_req_1=305404 n_req_2=220025 n_req_3=0 n_rd=1036429 n_write=626486 bw_util=0.3937 bw_util_1=0.2296 bw_util_2=0.1641 bw_util_3=0 blp=10.454841 blp_1= 3.824679 blp_2= 2.809763 blp_3= -nan
 n_activity=5309587 dram_eff=0.3945 dram_eff_1=0.2301 dram_eff_2=0.1645 dram_eff_3=0
bk0: 70642a 1855507i bk1: 64506a 2098536i bk2: 63618a 2149276i bk3: 61682a 2215149i bk4: 69064a 1720808i bk5: 64520a 1929418i bk6: 67940a 1574638i bk7: 64926a 1671682i bk8: 66627a 1883630i bk9: 60786a 2137814i bk10: 62550a 1882308i bk11: 60944a 1903486i bk12: 65982a 1612812i bk13: 61930a 1813335i bk14: 66710a 1559018i bk15: 64002a 1687205i 
bw_dist = 0.230	0.164	0.000	0.604	0.002
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=14.5281
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5320445 n_nop=2341213 n_act=690387 n_pre=690372 n_req=508939 n_req_1=289518 n_req_2=219421 n_req_3=0 n_rd=1003742 n_write=594731 bw_util=0.3813 bw_util_1=0.2177 bw_util_2=0.1637 bw_util_3=0 blp=9.927477 blp_1= 3.696993 blp_2= 2.778213 blp_3= -nan
 n_activity=5280997 dram_eff=0.3842 dram_eff_1=0.2193 dram_eff_2=0.1649 dram_eff_3=0
bk0: 63970a 2283300i bk1: 60938a 2388567i bk2: 63614a 2227432i bk3: 60902a 2334544i bk4: 64736a 2067584i bk5: 64230a 2038358i bk6: 64960a 1843921i bk7: 64412a 1814023i bk8: 63224a 2144732i bk9: 62164a 2120097i bk10: 59514a 2142114i bk11: 59262a 2100234i bk12: 62050a 1937259i bk13: 61814a 1903269i bk14: 64082a 1821899i bk15: 63870a 1781028i 
bw_dist = 0.218	0.164	0.000	0.611	0.007
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=13.0126
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5320445 n_nop=2172549 n_act=727575 n_pre=727564 n_req=533260 n_req_1=312553 n_req_2=220707 n_req_3=0 n_rd=1052070 n_write=640687 bw_util=0.3996 bw_util_1=0.235 bw_util_2=0.1646 bw_util_3=0 blp=10.729262 blp_1= 3.873587 blp_2= 2.837822 blp_3= -nan
 n_activity=5315193 dram_eff=0.4 dram_eff_1=0.2352 dram_eff_2=0.1648 dram_eff_3=0
bk0: 65100a 2126082i bk1: 68318a 1869527i bk2: 61490a 2232152i bk3: 66360a 1918860i bk4: 66688a 1821616i bk5: 75594a 1226154i bk6: 64206a 1716196i bk7: 69804a 1329076i bk8: 62380a 2104462i bk9: 64580a 1888532i bk10: 60118a 2006835i bk11: 63536a 1724968i bk12: 64168a 1698867i bk13: 68090a 1372262i bk14: 62634a 1774031i bk15: 69004a 1317135i 
bw_dist = 0.235	0.165	0.000	0.599	0.001
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=15.3741
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5320445 n_nop=2322388 n_act=694594 n_pre=694582 n_req=511643 n_req_1=292019 n_req_2=219624 n_req_3=0 n_rd=1009158 n_write=599723 bw_util=0.3834 bw_util_1=0.2195 bw_util_2=0.1638 bw_util_3=0 blp=10.022449 blp_1= 3.719913 blp_2= 2.778042 blp_3= -nan
 n_activity=5286622 dram_eff=0.3858 dram_eff_1=0.2209 dram_eff_2=0.1649 dram_eff_3=0
bk0: 60559a 2470175i bk1: 62738a 2287283i bk2: 63092a 2258298i bk3: 62906a 2211810i bk4: 63912a 2088174i bk5: 67130a 1828397i bk6: 64056a 1873688i bk7: 67520a 1600506i bk8: 60692a 2261257i bk9: 61728a 2141163i bk10: 61630a 1991140i bk11: 59942a 2051616i bk12: 61772a 1941351i bk13: 61346a 1912643i bk14: 64755a 1759224i bk15: 65380a 1684648i 
bw_dist = 0.220	0.164	0.000	0.610	0.006
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=13.3227
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5320445 n_nop=2187709 n_act=724212 n_pre=724197 n_req=531011 n_req_1=310515 n_req_2=220496 n_req_3=0 n_rd=1047640 n_write=636687 bw_util=0.3979 bw_util_1=0.2334 bw_util_2=0.1645 bw_util_3=0 blp=10.667990 blp_1= 3.875750 blp_2= 2.832357 blp_3= -nan
 n_activity=5314294 dram_eff=0.3984 dram_eff_1=0.2337 dram_eff_2=0.1647 dram_eff_3=0
bk0: 67088a 2017494i bk1: 63738a 2136498i bk2: 66976a 1951489i bk3: 62502a 2140423i bk4: 67838a 1752592i bk5: 67628a 1685045i bk6: 69298a 1429091i bk7: 64470a 1673076i bk8: 63942a 2022478i bk9: 61642a 2066096i bk10: 70398a 1375760i bk11: 61000a 1873537i bk12: 64126a 1688746i bk13: 62366a 1756551i bk14: 68260a 1424351i bk15: 66368a 1486174i 
bw_dist = 0.233	0.165	0.000	0.601	0.001
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=15.1768
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5320445 n_nop=2312085 n_act=696931 n_pre=696921 n_req=513126 n_req_1=293345 n_req_2=219781 n_req_3=0 n_rd=1012148 n_write=602360 bw_util=0.3845 bw_util_1=0.2205 bw_util_2=0.164 bw_util_3=0 blp=10.065208 blp_1= 3.729507 blp_2= 2.781164 blp_3= -nan
 n_activity=5291384 dram_eff=0.3866 dram_eff_1=0.2217 dram_eff_2=0.1649 dram_eff_3=0
bk0: 63114a 2308823i bk1: 62688a 2274858i bk2: 64148a 2160905i bk3: 63056a 2169915i bk4: 64764a 2035408i bk5: 66022a 1896025i bk6: 64242a 1858189i bk7: 66188a 1680377i bk8: 63074a 2141489i bk9: 61849a 2119613i bk10: 60564a 2041603i bk11: 58416a 2124691i bk12: 63286a 1855510i bk13: 60722a 1960087i bk14: 63032a 1871417i bk15: 66983a 1572640i 
bw_dist = 0.221	0.164	0.000	0.610	0.005
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=13.417

========= L2 cache stats =========
L2_cache_bank[0]: Access = 394816, Miss = 266590, Miss_rate = 0.675, Pending_hits = 5246, Reservation_fails = 200711
L2_cache_bank[1]: Access = 373777, Miss = 251672, Miss_rate = 0.673, Pending_hits = 4251, Reservation_fails = 125462
L2_cache_bank[2]: Access = 381448, Miss = 253089, Miss_rate = 0.663, Pending_hits = 3907, Reservation_fails = 108732
L2_cache_bank[3]: Access = 374095, Miss = 248813, Miss_rate = 0.665, Pending_hits = 3743, Reservation_fails = 106249
L2_cache_bank[4]: Access = 376575, Miss = 253417, Miss_rate = 0.673, Pending_hits = 4370, Reservation_fails = 90417
L2_cache_bank[5]: Access = 419717, Miss = 272662, Miss_rate = 0.650, Pending_hits = 5662, Reservation_fails = 249673
L2_cache_bank[6]: Access = 376094, Miss = 250241, Miss_rate = 0.665, Pending_hits = 3876, Reservation_fails = 98648
L2_cache_bank[7]: Access = 387362, Miss = 254360, Miss_rate = 0.657, Pending_hits = 4230, Reservation_fails = 117063
L2_cache_bank[8]: Access = 395855, Miss = 268982, Miss_rate = 0.679, Pending_hits = 5565, Reservation_fails = 210361
L2_cache_bank[9]: Access = 383412, Miss = 254867, Miss_rate = 0.665, Pending_hits = 4692, Reservation_fails = 128111
L2_cache_bank[10]: Access = 379319, Miss = 253131, Miss_rate = 0.667, Pending_hits = 4105, Reservation_fails = 102877
L2_cache_bank[11]: Access = 385930, Miss = 252973, Miss_rate = 0.655, Pending_hits = 4428, Reservation_fails = 122433
Cache L2_bank_000:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 394816, Miss = 266590 (0.675), PendingHit = 5246 (0.0133)
Cache L2_bank_001:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 373777, Miss = 251672 (0.673), PendingHit = 4251 (0.0114)
Cache L2_bank_002:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 381448, Miss = 253089 (0.663), PendingHit = 3907 (0.0102)
Cache L2_bank_003:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 374095, Miss = 248813 (0.665), PendingHit = 3743 (0.01)
Cache L2_bank_004:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 376575, Miss = 253417 (0.673), PendingHit = 4370 (0.0116)
Cache L2_bank_005:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 419717, Miss = 272662 (0.65), PendingHit = 5662 (0.0135)
Cache L2_bank_006:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 376094, Miss = 250241 (0.665), PendingHit = 3876 (0.0103)
Cache L2_bank_007:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 387362, Miss = 254360 (0.657), PendingHit = 4230 (0.0109)
Cache L2_bank_008:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 395855, Miss = 268982 (0.679), PendingHit = 5565 (0.0141)
Cache L2_bank_009:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 383412, Miss = 254867 (0.665), PendingHit = 4692 (0.0122)
Cache L2_bank_010:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 379319, Miss = 253131 (0.667), PendingHit = 4105 (0.0108)
Cache L2_bank_011:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 385930, Miss = 252973 (0.655), PendingHit = 4428 (0.0115)
L2 Cache Total Miss Rate = 0.666
Stream 1: L2 Cache Miss Rate = 0.764
Stream 2: L2 Cache Miss Rate = 0.559
Stream 1: Accesses  = 2410579
Stream 1: Misses  = 1840544
Stream 2: Accesses  = 2217821
Stream 2: Misses  = 1240253
Stream 1+2: Accesses  = 4628400
Stream 1+2: Misses  = 3080797
Total Accesses  = 4628400
MPKI-CORES
CORE_L2MPKI_0	74.235
CORE_L2MPKI_1	77.056
CORE_L2MPKI_2	74.086
CORE_L2MPKI_3	76.128
CORE_L2MPKI_4	75.662
CORE_L2MPKI_5	78.212
CORE_L2MPKI_6	76.341
CORE_L2MPKI_7	78.161
CORE_L2MPKI_8	75.555
CORE_L2MPKI_9	78.382
CORE_L2MPKI_10	76.338
CORE_L2MPKI_11	78.196
CORE_L2MPKI_12	78.477
CORE_L2MPKI_13	79.138
CORE_L2MPKI_14	77.993
CORE_L2MPKI_15	79.469
CORE_L2MPKI_16	76.588
CORE_L2MPKI_17	77.781
CORE_L2MPKI_18	76.283
CORE_L2MPKI_19	79.006
CORE_L2MPKI_20	77.633
CORE_L2MPKI_21	79.618
CORE_L2MPKI_22	75.856
CORE_L2MPKI_23	79.911
CORE_L2MPKI_24	77.215
CORE_L2MPKI_25	19.267
CORE_L2MPKI_26	16.364
CORE_L2MPKI_27	16.964
CORE_L2MPKI_28	16.385
CORE_L2MPKI_29	17.959
CORE_L2MPKI_30	2.822
CORE_L2MPKI_31	2.797
CORE_L2MPKI_32	2.741
CORE_L2MPKI_33	2.795
CORE_L2MPKI_34	2.778
CORE_L2MPKI_35	2.780
CORE_L2MPKI_36	2.831
CORE_L2MPKI_37	2.765
CORE_L2MPKI_38	2.824
CORE_L2MPKI_39	2.736
CORE_L2MPKI_40	2.963
CORE_L2MPKI_41	2.787
CORE_L2MPKI_42	2.814
CORE_L2MPKI_43	2.948
CORE_L2MPKI_44	2.856
CORE_L2MPKI_45	2.762
CORE_L2MPKI_46	2.862
CORE_L2MPKI_47	2.721
CORE_L2MPKI_48	2.978
CORE_L2MPKI_49	2.745
CORE_L2MPKI_50	2.792
CORE_L2MPKI_51	2.843
CORE_L2MPKI_52	2.920
CORE_L2MPKI_53	2.823
CORE_L2MPKI_54	2.918
CORE_L2MPKI_55	2.761
CORE_L2MPKI_56	2.797
CORE_L2MPKI_57	2.779
CORE_L2MPKI_58	2.899
CORE_L2MPKI_59	2.963
Avg_MPKI_Stream1= 67.342
Avg_MPKI_Stream2= 2.827
MISSES-CORES
CORE_MISSES_0	55535
CORE_MISSES_1	58829
CORE_MISSES_2	54129
CORE_MISSES_3	62471
CORE_MISSES_4	52612
CORE_MISSES_5	63198
CORE_MISSES_6	58691
CORE_MISSES_7	63712
CORE_MISSES_8	57627
CORE_MISSES_9	66380
CORE_MISSES_10	60479
CORE_MISSES_11	64111
CORE_MISSES_12	59733
CORE_MISSES_13	67210
CORE_MISSES_14	65876
CORE_MISSES_15	69335
CORE_MISSES_16	59888
CORE_MISSES_17	63061
CORE_MISSES_18	62125
CORE_MISSES_19	66567
CORE_MISSES_20	63252
CORE_MISSES_21	65335
CORE_MISSES_22	61207
CORE_MISSES_23	68406
CORE_MISSES_24	63430
CORE_MISSES_25	58549
CORE_MISSES_26	58233
CORE_MISSES_27	57505
CORE_MISSES_28	56290
CORE_MISSES_29	56768
CORE_MISSES_30	40873
CORE_MISSES_31	42036
CORE_MISSES_32	41598
CORE_MISSES_33	41169
CORE_MISSES_34	40595
CORE_MISSES_35	42971
CORE_MISSES_36	40807
CORE_MISSES_37	41708
CORE_MISSES_38	40859
CORE_MISSES_39	42528
CORE_MISSES_40	41095
CORE_MISSES_41	43225
CORE_MISSES_42	41810
CORE_MISSES_43	41516
CORE_MISSES_44	39612
CORE_MISSES_45	40339
CORE_MISSES_46	40912
CORE_MISSES_47	44144
CORE_MISSES_48	39985
CORE_MISSES_49	41211
CORE_MISSES_50	40871
CORE_MISSES_51	41839
CORE_MISSES_52	39463
CORE_MISSES_53	40413
CORE_MISSES_54	40891
CORE_MISSES_55	44293
CORE_MISSES_56	41328
CORE_MISSES_57	40726
CORE_MISSES_58	39757
CORE_MISSES_59	41679
L2_MISSES = 3080797
L2_total_cache_accesses = 4628400
L2_total_cache_misses = 3080797
L2_total_cache_miss_rate = 0.6656
L2_total_cache_pending_hits = 54075
L2_total_cache_reservation_fails = 1660737
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 524771
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 19507
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 2800222
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 1488696
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 3760
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 423
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 777
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 6301
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 937485
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 30316
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 240354
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 130153
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 23851
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 3542
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 39177
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 19997
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 3661
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 287
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 267
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 15590
L2_cache_data_port_util = 0.239
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=15848219
icnt_total_pkts_simt_to_mem=7169074
statistics from finished app 2
-------------------------------------------------
gpu_ipc_1 =       4.8331
gpu_ipc_2 =     113.2497
gpu_tot_sim_cycle_stream_1 = 4030640
gpu_tot_sim_cycle_stream_2 = 4029749
gpu_sim_insn_1 = 19480352
gpu_sim_insn_2 = 456367808
gpu_sim_cycle = 4030641
gpu_sim_insn = 475848160
gpu_ipc =     118.0577
gpu_tot_sim_cycle = 4030641
gpu_tot_sim_insn = 475848160
gpu_tot_ipc =     118.0577
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 15090122
gpu_stall_icnt2sh    = 4334994
gpu_total_sim_rate=103602

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 7845064
	L1I_total_cache_misses = 26927
	L1I_total_cache_miss_rate = 0.0034
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 84, Miss = 84, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 549
	L1D_cache_core[1]: Access = 84, Miss = 84, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 747
	L1D_cache_core[2]: Access = 80, Miss = 80, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 687
	L1D_cache_core[3]: Access = 92, Miss = 92, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 394
	L1D_cache_core[4]: Access = 80, Miss = 80, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 638
	L1D_cache_core[5]: Access = 90, Miss = 90, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 678
	L1D_cache_core[6]: Access = 84, Miss = 84, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 719
	L1D_cache_core[7]: Access = 90, Miss = 90, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 787
	L1D_cache_core[8]: Access = 86, Miss = 86, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 730
	L1D_cache_core[9]: Access = 92, Miss = 92, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 799
	L1D_cache_core[10]: Access = 88, Miss = 88, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 887
	L1D_cache_core[11]: Access = 90, Miss = 90, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 732
	L1D_cache_core[12]: Access = 84, Miss = 84, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 762
	L1D_cache_core[13]: Access = 92, Miss = 92, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 855
	L1D_cache_core[14]: Access = 90, Miss = 90, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 882
	L1D_cache_core[15]: Access = 96, Miss = 96, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 711
	L1D_cache_core[16]: Access = 86, Miss = 86, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 912
	L1D_cache_core[17]: Access = 90, Miss = 90, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 798
	L1D_cache_core[18]: Access = 92, Miss = 92, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 818
	L1D_cache_core[19]: Access = 92, Miss = 92, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1000
	L1D_cache_core[20]: Access = 88, Miss = 88, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 869
	L1D_cache_core[21]: Access = 90, Miss = 90, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 912
	L1D_cache_core[22]: Access = 90, Miss = 90, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 910
	L1D_cache_core[23]: Access = 92, Miss = 92, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 945
	L1D_cache_core[24]: Access = 88, Miss = 88, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 905
	L1D_cache_core[25]: Access = 5684, Miss = 5684, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 15507
	L1D_cache_core[26]: Access = 6949, Miss = 6949, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 7159
	L1D_cache_core[27]: Access = 6510, Miss = 6510, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 6217
	L1D_cache_core[28]: Access = 6589, Miss = 6589, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 6925
	L1D_cache_core[29]: Access = 5977, Miss = 5977, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 10550
	L1D_cache_core[30]: Access = 34036, Miss = 34036, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 72831
	L1D_cache_core[31]: Access = 35298, Miss = 35298, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 74547
	L1D_cache_core[32]: Access = 35564, Miss = 35564, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 60968
	L1D_cache_core[33]: Access = 34565, Miss = 34565, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 67581
	L1D_cache_core[34]: Access = 34286, Miss = 34286, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 69340
	L1D_cache_core[35]: Access = 36223, Miss = 36223, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 48510
	L1D_cache_core[36]: Access = 33977, Miss = 33977, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 79776
	L1D_cache_core[37]: Access = 35413, Miss = 35413, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 60435
	L1D_cache_core[38]: Access = 33979, Miss = 33979, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 64353
	L1D_cache_core[39]: Access = 36529, Miss = 36529, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 56310
	L1D_cache_core[40]: Access = 32634, Miss = 32634, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 84155
	L1D_cache_core[41]: Access = 36421, Miss = 36421, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 65502
	L1D_cache_core[42]: Access = 34824, Miss = 34824, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 52932
	L1D_cache_core[43]: Access = 33179, Miss = 33179, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 92009
	L1D_cache_core[44]: Access = 32528, Miss = 32528, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 70612
	L1D_cache_core[45]: Access = 34349, Miss = 34349, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 70814
	L1D_cache_core[46]: Access = 33568, Miss = 33568, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 71428
	L1D_cache_core[47]: Access = 38147, Miss = 38147, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 36659
	L1D_cache_core[48]: Access = 31725, Miss = 31725, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 90757
	L1D_cache_core[49]: Access = 35223, Miss = 35223, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 61755
	L1D_cache_core[50]: Access = 34390, Miss = 34390, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 81336
	L1D_cache_core[51]: Access = 34580, Miss = 34580, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 57853
	L1D_cache_core[52]: Access = 31773, Miss = 31773, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 91993
	L1D_cache_core[53]: Access = 33740, Miss = 33740, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 78039
	L1D_cache_core[54]: Access = 32846, Miss = 32846, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 76122
	L1D_cache_core[55]: Access = 37642, Miss = 37642, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 40895
	L1D_cache_core[56]: Access = 34748, Miss = 34748, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 66923
	L1D_cache_core[57]: Access = 34411, Miss = 34411, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 72677
	L1D_cache_core[58]: Access = 32212, Miss = 32212, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 84195
	L1D_cache_core[59]: Access = 33136, Miss = 33136, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 70527
	L1D_total_cache_accesses = 1065865
	L1D_total_cache_misses = 1065865
	L1D_total_cache_miss_rate = 1.0000
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 2137818
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.004
L1C_cache:
	L1C_total_cache_accesses = 669890
	L1C_total_cache_misses = 7622
	L1C_total_cache_miss_rate = 0.0114
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 80512
L1T_cache:
	L1T_total_cache_accesses = 3238650
	L1T_total_cache_misses = 1208155
	L1T_total_cache_miss_rate = 0.3730
	L1T_total_cache_pending_hits = 2030495
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 999295
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 2011070
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 662268
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 7622
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 80512
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 2030495
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 1208155
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 66570
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 126748
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 7818137
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 26927
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
1262, 631, 1262, 631, 1262, 631, 1262, 631, 1262, 631, 1262, 631, 1106, 631, 1106, 631, 816, 631, 802, 631, 631, 631, 631, 589, 631, 451, 631, 204, 631, 75, 631, 11, 
shader 0 total_cycles, active_cycles, idle cycles = 4030641, 11729, 4018911 
shader 1 total_cycles, active_cycles, idle cycles = 4030641, 11969, 4018672 
shader 2 total_cycles, active_cycles, idle cycles = 4030641, 11454, 4019187 
shader 3 total_cycles, active_cycles, idle cycles = 4030641, 12866, 4017774 
shader 4 total_cycles, active_cycles, idle cycles = 4030641, 10901, 4019739 
shader 5 total_cycles, active_cycles, idle cycles = 4030641, 12669, 4017971 
shader 6 total_cycles, active_cycles, idle cycles = 4030641, 12054, 4018586 
shader 7 total_cycles, active_cycles, idle cycles = 4030641, 12781, 4017860 
shader 8 total_cycles, active_cycles, idle cycles = 4030641, 11959, 4018681 
shader 9 total_cycles, active_cycles, idle cycles = 4030641, 13277, 4017363 
shader 10 total_cycles, active_cycles, idle cycles = 4030641, 12422, 4018218 
shader 11 total_cycles, active_cycles, idle cycles = 4030641, 12855, 4017786 
shader 12 total_cycles, active_cycles, idle cycles = 4030641, 11934, 4018706 
shader 13 total_cycles, active_cycles, idle cycles = 4030641, 13315, 4017325 
shader 14 total_cycles, active_cycles, idle cycles = 4030641, 13241, 4017400 
shader 15 total_cycles, active_cycles, idle cycles = 4030641, 13678, 4016962 
shader 16 total_cycles, active_cycles, idle cycles = 4030641, 12260, 4018381 
shader 17 total_cycles, active_cycles, idle cycles = 4030641, 12712, 4017929 
shader 18 total_cycles, active_cycles, idle cycles = 4030641, 12770, 4017871 
shader 19 total_cycles, active_cycles, idle cycles = 4030641, 13208, 4017432 
shader 20 total_cycles, active_cycles, idle cycles = 4030641, 12774, 4017867 
shader 21 total_cycles, active_cycles, idle cycles = 4030641, 12865, 4017775 
shader 22 total_cycles, active_cycles, idle cycles = 4030641, 12651, 4017990 
shader 23 total_cycles, active_cycles, idle cycles = 4030641, 13421, 4017220 
shader 24 total_cycles, active_cycles, idle cycles = 4030641, 12879, 4017762 
shader 25 total_cycles, active_cycles, idle cycles = 4030641, 47923, 3982717 
shader 26 total_cycles, active_cycles, idle cycles = 4030641, 56118, 3974522 
shader 27 total_cycles, active_cycles, idle cycles = 4030641, 53464, 3977177 
shader 28 total_cycles, active_cycles, idle cycles = 4030641, 54180, 3976461 
shader 29 total_cycles, active_cycles, idle cycles = 4030641, 49856, 3980784 
shader 30 total_cycles, active_cycles, idle cycles = 4030641, 228762, 3801878 
shader 31 total_cycles, active_cycles, idle cycles = 4030641, 237360, 3793281 
shader 32 total_cycles, active_cycles, idle cycles = 4030641, 239669, 3790971 
shader 33 total_cycles, active_cycles, idle cycles = 4030641, 232610, 3798030 
shader 34 total_cycles, active_cycles, idle cycles = 4030641, 230774, 3799866 
shader 35 total_cycles, active_cycles, idle cycles = 4030641, 244081, 3786560 
shader 36 total_cycles, active_cycles, idle cycles = 4030641, 227701, 3802940 
shader 37 total_cycles, active_cycles, idle cycles = 4030641, 238295, 3792345 
shader 38 total_cycles, active_cycles, idle cycles = 4030641, 228533, 3802108 
shader 39 total_cycles, active_cycles, idle cycles = 4030641, 245432, 3785209 
shader 40 total_cycles, active_cycles, idle cycles = 4030641, 219035, 3811606 
shader 41 total_cycles, active_cycles, idle cycles = 4030641, 244920, 3785721 
shader 42 total_cycles, active_cycles, idle cycles = 4030641, 234616, 3796024 
shader 43 total_cycles, active_cycles, idle cycles = 4030641, 222413, 3808228 
shader 44 total_cycles, active_cycles, idle cycles = 4030641, 219098, 3811543 
shader 45 total_cycles, active_cycles, idle cycles = 4030641, 230645, 3799995 
shader 46 total_cycles, active_cycles, idle cycles = 4030641, 225782, 3804859 
shader 47 total_cycles, active_cycles, idle cycles = 4030641, 256133, 3774508 
shader 48 total_cycles, active_cycles, idle cycles = 4030641, 212084, 3818557 
shader 49 total_cycles, active_cycles, idle cycles = 4030641, 237152, 3793489 
shader 50 total_cycles, active_cycles, idle cycles = 4030641, 231227, 3799413 
shader 51 total_cycles, active_cycles, idle cycles = 4030641, 232347, 3798293 
shader 52 total_cycles, active_cycles, idle cycles = 4030641, 213449, 3817191 
shader 53 total_cycles, active_cycles, idle cycles = 4030641, 226096, 3804544 
shader 54 total_cycles, active_cycles, idle cycles = 4030641, 221349, 3809292 
shader 55 total_cycles, active_cycles, idle cycles = 4030641, 253334, 3777306 
shader 56 total_cycles, active_cycles, idle cycles = 4030641, 233372, 3797268 
shader 57 total_cycles, active_cycles, idle cycles = 4030641, 231445, 3799195 
shader 58 total_cycles, active_cycles, idle cycles = 4030641, 216587, 3814054 
shader 59 total_cycles, active_cycles, idle cycles = 4030641, 222099, 3808541 
warps_exctd_sm 0 = 1056 
warps_exctd_sm 1 = 1024 
warps_exctd_sm 2 = 992 
warps_exctd_sm 3 = 1184 
warps_exctd_sm 4 = 960 
warps_exctd_sm 5 = 1184 
warps_exctd_sm 6 = 1120 
warps_exctd_sm 7 = 1184 
warps_exctd_sm 8 = 1120 
warps_exctd_sm 9 = 1216 
warps_exctd_sm 10 = 1184 
warps_exctd_sm 11 = 1184 
warps_exctd_sm 12 = 1120 
warps_exctd_sm 13 = 1216 
warps_exctd_sm 14 = 1184 
warps_exctd_sm 15 = 1280 
warps_exctd_sm 16 = 1120 
warps_exctd_sm 17 = 1184 
warps_exctd_sm 18 = 1184 
warps_exctd_sm 19 = 1184 
warps_exctd_sm 20 = 1184 
warps_exctd_sm 21 = 1184 
warps_exctd_sm 22 = 1152 
warps_exctd_sm 23 = 1280 
warps_exctd_sm 24 = 1184 
warps_exctd_sm 25 = 6272 
warps_exctd_sm 26 = 7200 
warps_exctd_sm 27 = 6976 
warps_exctd_sm 28 = 7040 
warps_exctd_sm 29 = 6592 
warps_exctd_sm 30 = 31744 
warps_exctd_sm 31 = 32352 
warps_exctd_sm 32 = 32480 
warps_exctd_sm 33 = 31808 
warps_exctd_sm 34 = 31808 
warps_exctd_sm 35 = 32960 
warps_exctd_sm 36 = 31520 
warps_exctd_sm 37 = 32864 
warps_exctd_sm 38 = 31744 
warps_exctd_sm 39 = 33088 
warps_exctd_sm 40 = 29920 
warps_exctd_sm 41 = 33216 
warps_exctd_sm 42 = 31968 
warps_exctd_sm 43 = 30304 
warps_exctd_sm 44 = 30208 
warps_exctd_sm 45 = 31712 
warps_exctd_sm 46 = 31264 
warps_exctd_sm 47 = 34240 
warps_exctd_sm 48 = 29248 
warps_exctd_sm 49 = 32512 
warps_exctd_sm 50 = 31904 
warps_exctd_sm 51 = 30976 
warps_exctd_sm 52 = 29504 
warps_exctd_sm 53 = 30912 
warps_exctd_sm 54 = 30624 
warps_exctd_sm 55 = 33728 
warps_exctd_sm 56 = 31712 
warps_exctd_sm 57 = 31296 
warps_exctd_sm 58 = 29344 
warps_exctd_sm 59 = 29920 
gpgpu_n_tot_thrd_icount = 480801504
gpgpu_n_tot_w_icount = 15025047
gpgpu_n_stall_shd_mem = 140810718
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 3344771
gpgpu_n_mem_write_global = 66570
gpgpu_n_mem_texture = 1208155
gpgpu_n_mem_const = 4960
gpgpu_n_load_insn  = 34295488
gpgpu_n_store_insn = 975840
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 15460320
gpgpu_n_const_mem_insn = 16436160
gpgpu_n_param_mem_insn = 5000320
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 80512
gpgpu_stall_shd_mem[c_mem][bk_conf] = 80512
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 118429177
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:201266390	W0_Idle:58521228	W0_Scoreboard:208864101	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:15025201
Warp Occupancy Distribution:
Stall:180525644	W0_Idle:51997781	W0_Scoreboard:8162649	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:1152386
Warp Occupancy Distribution:
Stall:20740746	W0_Idle:6523447	W0_Scoreboard:200701452	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:13872815
warp_utilization0: 0.031065
warp_utilization1: 0.004765
warp_utilization2: 0.057364
traffic_breakdown_coretomem[CONST_ACC_R] = 39680 {8:4960,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 7994360 {8:999295,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 6178800 {40:23505,72:9660,136:33405,}
traffic_breakdown_coretomem[GLOBAL_ATOMIC] = 94410464 {40:2336694,72:3932,136:4850,}
traffic_breakdown_coretomem[INST_ACC_R] = 33720 {8:4215,}
traffic_breakdown_coretomem[TEXTURE_ACC_R] = 9665240 {8:1208155,}
traffic_breakdown_memtocore[CONST_ACC_R] = 357120 {72:4960,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 135904120 {136:999295,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 532560 {8:66570,}
traffic_breakdown_memtocore[GLOBAL_ATOMIC] = 94390664 {40:2336199,72:3932,136:4850,}
traffic_breakdown_memtocore[INST_ACC_R] = 573240 {136:4215,}
traffic_breakdown_memtocore[TEXTURE_ACC_R] = 164309080 {136:1208155,}
maxmrqlatency = 939 
maxdqlatency = 0 
maxmflatency = 10390 
averagemflatency = 871 
averagemflatency_1 = 894 
averagemflatency_2= 846 
averagemrqlatency_1 = 66 
averagemrqlatency_2 = 71 
max_icnt2mem_latency = 9574 
max_icnt2sh_latency = 4030640 
mrq_lat_table:1479472 	53257 	95954 	182543 	431527 	738896 	975930 	770499 	207005 	6166 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	36940 	39932 	50405 	236165 	807426 	1966293 	1357824 	126280 	2651 	43 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	352591 	218334 	478016 	337750 	482147 	956628 	1213462 	544622 	43540 	1335 	25 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	2761175 	1582366 	204179 	9544 	125 	0 	0 	0 	0 	0 	0 	0 	180 	768 	3490 	4438 	8876 	15490 	33328 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1 	17 	7803 	239 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        32        32        32        32        32        32        32        32        32        32         9         9        12        10        12        14 
dram[1]:        24        32        32        32        32        32        32        30        32        24        10        10        12        12        11        14 
dram[2]:        32        24        32        32        32        32        32        30        32        19        12         9        12        10        15        15 
dram[3]:        32        20        28        30        32        30        32        28        30        22         8        11        10        12        13        11 
dram[4]:        32        32        32        32        32        32        32        28        28        28        10         9        11        12        12        12 
dram[5]:        32        24        32        32        32        32        32        26        28        22         9        10        10        12        12        14 
maximum service time to same row:
dram[0]:      1247      1423      1295      1326      1201      1581      1270      1489      1602      1458      2180      2291      2175      2301      2487      2177 
dram[1]:      1071      1363      1481      1400      1448      1292      1409      1229      1341      1457      2449      2343      2589      2115      2439      2044 
dram[2]:      1409      1004      1281      1694      1156      1503      1330      1414      1651      1457      2269      2594      2391      2454      2235      2451 
dram[3]:      1576      1457      1232      1251      1381      1192      1369      1237      1374      1280      2372      2604      2338      2306      2371      2412 
dram[4]:      1327      1419      1477      1294      1349      1163      1303      1303      1156      1505      2269      2122      2269      2216      2276      2213 
dram[5]:      1348      1450      1194      1334      1118      1314      1421      1265      1140      1310      2029      2287      2082      2281      2285      2282 
average row accesses per activate:
dram[0]:  1.181622  1.160330  1.155211  1.158662  1.164430  1.153922  1.173849  1.168053  1.158054  1.145988  1.155957  1.158849  1.175583  1.163899  1.180202  1.173564 
dram[1]:  1.155005  1.158317  1.156645  1.153179  1.154693  1.155855  1.163687  1.168513  1.151716  1.152775  1.154194  1.154677  1.164378  1.165593  1.172654  1.179531 
dram[2]:  1.153663  1.167995  1.149040  1.166087  1.155869  1.201226  1.157596  1.186228  1.141130  1.149963  1.145500  1.155363  1.165637  1.181471  1.170117  1.193812 
dram[3]:  1.151749  1.156402  1.157337  1.157431  1.151591  1.161577  1.162227  1.177129  1.139256  1.148783  1.159469  1.155721  1.161237  1.162276  1.179407  1.185351 
dram[4]:  1.164578  1.161024  1.160124  1.155295  1.157429  1.161516  1.175927  1.165904  1.143323  1.144132  1.193309  1.154506  1.163760  1.165676  1.184725  1.186114 
dram[5]:  1.157686  1.162802  1.156781  1.156912  1.149013  1.157464  1.161594  1.173904  1.146129  1.150748  1.149572  1.151327  1.166188  1.164515  1.171412  1.193992 
average row locality = 4941249/4249187 = 1.162869
average row locality_1 = 3663418/3210703 = 1.141002
average row locality_2 = 1277831/1038484 = 1.230477
average row locality_3 = 0/0 = -nan
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:     35321     32255     31812     30842     34533     32261     33971     32464     33314     30393     31275     30472     32993     30966     33356     32003 
dram[1]:     31985     30469     31808     30452     32371     32115     32480     32208     31613     31082     29758     29632     31027     30911     32041     31938 
dram[2]:     32552     34159     30745     33182     33344     37798     32104     34902     31191     32291     30060     31771     32087     34045     31321     34503 
dram[3]:     30280     31369     31546     31454     31956     33567     32029     33762     30347     30866     30816     29972     30886     30674     32378     32691 
dram[4]:     33545     31871     33488     31251     33919     33814     34652     32235     31971     30821     35199     30501     32063     31183     34130     33185 
dram[5]:     31557     31344     32075     31529     32383     33011     32122     33094     31540     30926     30286     29208     31644     30362     31517     33494 
total reads: 3080689
bank skew: 37798/29208 = 1.29
chip skew: 526055/501890 = 1.05
number of total write accesses:
dram[0]:     21606     18711     17656     16684     19785     17855     20532     19213     21616     18819     20750     19954     21682     19631     20941     19523 
dram[1]:     18364     16927     17650     16347     17792     17670     19133     18955     20000     19481     19256     19145     19672     19554     19632     19502 
dram[2]:     18818     20342     16669     18789     18773     22960     18902     21515     19579     20674     19539     21246     20759     22642     18930     21946 
dram[3]:     16793     17733     17392     17172     17529     19037     18717     20394     18739     19317     20306     19446     19586     19313     19924     20198 
dram[4]:     19895     18234     19090     17038     19310     19258     21245     18982     20312     19292     24686     19960     20727     19795     21558     20664 
dram[5]:     18073     17696     17855     17317     17830     18517     18794     19835     19861     19365     19784     18678     20298     18976     19048     20966 
total reads: 1860656
bank skew: 24686/16347 = 1.51
chip skew: 322083/299080 = 1.08
average mf latency per bank:
dram[0]:        969       902       983       916       869       814       774       715       701       635       707       646       777       713       890       825
dram[1]:        842       888       848       897       783       798       671       697       594       613       595       607       662       676       761       796
dram[2]:        954      1224       976      1196       870      1557       758       991       676       875       690       897       769      1017       884      1127
dram[3]:        902       868       889       884       805       812       689       684       609       607       609       613       687       687       807       808
dram[4]:       1098       971      1069       975       974       870       862       755       777       671       843       690       866       773       983       899
dram[5]:        853       877       861       884       771       813       677       709       605       630       607       623       673       691       783       809
maximum mf latency per bank:
dram[0]:       6828      7390      8333      8687      9657      7104      9111      5389      8176      7270      9704      6918      6968      9588      7463      6175
dram[1]:       8119      8128      9964      8577      6931      7684      6645      6978      6213      6753      6870      7643      9590      8143      8657      7401
dram[2]:       9026      9295      9822      8402      8259      7978     10057      7705      7023      7973      8006      8313      6147      7989      6687      6002
dram[3]:       8510      7093      9237      6824      8890      8869      6191      6832      9572      5593      7167      8139      5610      5709      6859      6797
dram[4]:       7601      6607      8275      9716      9430      5662      6504      5305      9143      7664      7111      8463      8075      7473      8658      8139
dram[5]:       7154      7930      8894     10390      9480      7413      8553      7037      7574      6320      8399      9796      8874      8582      5144      6743
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5320445 n_nop=2226617 n_act=715461 n_pre=715452 n_req=525429 n_req_1=305404 n_req_2=220025 n_req_3=0 n_rd=1036429 n_write=626486 bw_util=0.3937 bw_util_1=0.2296 bw_util_2=0.1641 bw_util_3=0 blp=10.454841 blp_1= 3.824679 blp_2= 2.809763 blp_3= -nan
 n_activity=5309587 dram_eff=0.3945 dram_eff_1=0.2301 dram_eff_2=0.1645 dram_eff_3=0
bk0: 70642a 1855507i bk1: 64506a 2098536i bk2: 63618a 2149276i bk3: 61682a 2215149i bk4: 69064a 1720808i bk5: 64520a 1929418i bk6: 67940a 1574638i bk7: 64926a 1671682i bk8: 66627a 1883630i bk9: 60786a 2137814i bk10: 62550a 1882308i bk11: 60944a 1903486i bk12: 65982a 1612812i bk13: 61930a 1813335i bk14: 66710a 1559018i bk15: 64002a 1687205i 
bw_dist = 0.230	0.164	0.000	0.604	0.002
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=14.5281
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5320445 n_nop=2341213 n_act=690387 n_pre=690372 n_req=508939 n_req_1=289518 n_req_2=219421 n_req_3=0 n_rd=1003742 n_write=594731 bw_util=0.3813 bw_util_1=0.2177 bw_util_2=0.1637 bw_util_3=0 blp=9.927477 blp_1= 3.696993 blp_2= 2.778213 blp_3= -nan
 n_activity=5280997 dram_eff=0.3842 dram_eff_1=0.2193 dram_eff_2=0.1649 dram_eff_3=0
bk0: 63970a 2283300i bk1: 60938a 2388567i bk2: 63614a 2227432i bk3: 60902a 2334544i bk4: 64736a 2067584i bk5: 64230a 2038358i bk6: 64960a 1843921i bk7: 64412a 1814023i bk8: 63224a 2144732i bk9: 62164a 2120097i bk10: 59514a 2142114i bk11: 59262a 2100234i bk12: 62050a 1937259i bk13: 61814a 1903269i bk14: 64082a 1821899i bk15: 63870a 1781028i 
bw_dist = 0.218	0.164	0.000	0.611	0.007
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=13.0126
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5320445 n_nop=2172549 n_act=727575 n_pre=727564 n_req=533260 n_req_1=312553 n_req_2=220707 n_req_3=0 n_rd=1052070 n_write=640687 bw_util=0.3996 bw_util_1=0.235 bw_util_2=0.1646 bw_util_3=0 blp=10.729262 blp_1= 3.873587 blp_2= 2.837822 blp_3= -nan
 n_activity=5315193 dram_eff=0.4 dram_eff_1=0.2352 dram_eff_2=0.1648 dram_eff_3=0
bk0: 65100a 2126082i bk1: 68318a 1869527i bk2: 61490a 2232152i bk3: 66360a 1918860i bk4: 66688a 1821616i bk5: 75594a 1226154i bk6: 64206a 1716196i bk7: 69804a 1329076i bk8: 62380a 2104462i bk9: 64580a 1888532i bk10: 60118a 2006835i bk11: 63536a 1724968i bk12: 64168a 1698867i bk13: 68090a 1372262i bk14: 62634a 1774031i bk15: 69004a 1317135i 
bw_dist = 0.235	0.165	0.000	0.599	0.001
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=15.3741
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5320445 n_nop=2322388 n_act=694594 n_pre=694582 n_req=511643 n_req_1=292019 n_req_2=219624 n_req_3=0 n_rd=1009158 n_write=599723 bw_util=0.3834 bw_util_1=0.2195 bw_util_2=0.1638 bw_util_3=0 blp=10.022449 blp_1= 3.719913 blp_2= 2.778042 blp_3= -nan
 n_activity=5286622 dram_eff=0.3858 dram_eff_1=0.2209 dram_eff_2=0.1649 dram_eff_3=0
bk0: 60559a 2470175i bk1: 62738a 2287283i bk2: 63092a 2258298i bk3: 62906a 2211810i bk4: 63912a 2088174i bk5: 67130a 1828397i bk6: 64056a 1873688i bk7: 67520a 1600506i bk8: 60692a 2261257i bk9: 61728a 2141163i bk10: 61630a 1991140i bk11: 59942a 2051616i bk12: 61772a 1941351i bk13: 61346a 1912643i bk14: 64755a 1759224i bk15: 65380a 1684648i 
bw_dist = 0.220	0.164	0.000	0.610	0.006
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=13.3227
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5320445 n_nop=2187709 n_act=724212 n_pre=724197 n_req=531011 n_req_1=310515 n_req_2=220496 n_req_3=0 n_rd=1047640 n_write=636687 bw_util=0.3979 bw_util_1=0.2334 bw_util_2=0.1645 bw_util_3=0 blp=10.667990 blp_1= 3.875750 blp_2= 2.832357 blp_3= -nan
 n_activity=5314294 dram_eff=0.3984 dram_eff_1=0.2337 dram_eff_2=0.1647 dram_eff_3=0
bk0: 67088a 2017494i bk1: 63738a 2136498i bk2: 66976a 1951489i bk3: 62502a 2140423i bk4: 67838a 1752592i bk5: 67628a 1685045i bk6: 69298a 1429091i bk7: 64470a 1673076i bk8: 63942a 2022478i bk9: 61642a 2066096i bk10: 70398a 1375760i bk11: 61000a 1873537i bk12: 64126a 1688746i bk13: 62366a 1756551i bk14: 68260a 1424351i bk15: 66368a 1486174i 
bw_dist = 0.233	0.165	0.000	0.601	0.001
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=15.1768
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5320445 n_nop=2312085 n_act=696931 n_pre=696921 n_req=513126 n_req_1=293345 n_req_2=219781 n_req_3=0 n_rd=1012148 n_write=602360 bw_util=0.3845 bw_util_1=0.2205 bw_util_2=0.164 bw_util_3=0 blp=10.065208 blp_1= 3.729507 blp_2= 2.781164 blp_3= -nan
 n_activity=5291384 dram_eff=0.3866 dram_eff_1=0.2217 dram_eff_2=0.1649 dram_eff_3=0
bk0: 63114a 2308823i bk1: 62688a 2274858i bk2: 64148a 2160905i bk3: 63056a 2169915i bk4: 64764a 2035408i bk5: 66022a 1896025i bk6: 64242a 1858189i bk7: 66188a 1680377i bk8: 63074a 2141489i bk9: 61849a 2119613i bk10: 60564a 2041603i bk11: 58416a 2124691i bk12: 63286a 1855510i bk13: 60722a 1960087i bk14: 63032a 1871417i bk15: 66983a 1572640i 
bw_dist = 0.221	0.164	0.000	0.610	0.005
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=13.417

========= L2 cache stats =========
L2_cache_bank[0]: Access = 394816, Miss = 266590, Miss_rate = 0.675, Pending_hits = 5246, Reservation_fails = 200711
L2_cache_bank[1]: Access = 373777, Miss = 251672, Miss_rate = 0.673, Pending_hits = 4251, Reservation_fails = 125462
L2_cache_bank[2]: Access = 381448, Miss = 253089, Miss_rate = 0.663, Pending_hits = 3907, Reservation_fails = 108732
L2_cache_bank[3]: Access = 374095, Miss = 248813, Miss_rate = 0.665, Pending_hits = 3743, Reservation_fails = 106249
L2_cache_bank[4]: Access = 376575, Miss = 253417, Miss_rate = 0.673, Pending_hits = 4370, Reservation_fails = 90417
L2_cache_bank[5]: Access = 419717, Miss = 272662, Miss_rate = 0.650, Pending_hits = 5662, Reservation_fails = 249673
L2_cache_bank[6]: Access = 376094, Miss = 250241, Miss_rate = 0.665, Pending_hits = 3876, Reservation_fails = 98648
L2_cache_bank[7]: Access = 387362, Miss = 254360, Miss_rate = 0.657, Pending_hits = 4230, Reservation_fails = 117063
L2_cache_bank[8]: Access = 395855, Miss = 268982, Miss_rate = 0.679, Pending_hits = 5565, Reservation_fails = 210361
L2_cache_bank[9]: Access = 383412, Miss = 254867, Miss_rate = 0.665, Pending_hits = 4692, Reservation_fails = 128111
L2_cache_bank[10]: Access = 379319, Miss = 253131, Miss_rate = 0.667, Pending_hits = 4105, Reservation_fails = 102877
L2_cache_bank[11]: Access = 385930, Miss = 252973, Miss_rate = 0.655, Pending_hits = 4428, Reservation_fails = 122433
Cache L2_bank_000:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 394816, Miss = 266590 (0.675), PendingHit = 5246 (0.0133)
Cache L2_bank_001:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 373777, Miss = 251672 (0.673), PendingHit = 4251 (0.0114)
Cache L2_bank_002:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 381448, Miss = 253089 (0.663), PendingHit = 3907 (0.0102)
Cache L2_bank_003:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 374095, Miss = 248813 (0.665), PendingHit = 3743 (0.01)
Cache L2_bank_004:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 376575, Miss = 253417 (0.673), PendingHit = 4370 (0.0116)
Cache L2_bank_005:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 419717, Miss = 272662 (0.65), PendingHit = 5662 (0.0135)
Cache L2_bank_006:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 376094, Miss = 250241 (0.665), PendingHit = 3876 (0.0103)
Cache L2_bank_007:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 387362, Miss = 254360 (0.657), PendingHit = 4230 (0.0109)
Cache L2_bank_008:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 395855, Miss = 268982 (0.679), PendingHit = 5565 (0.0141)
Cache L2_bank_009:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 383412, Miss = 254867 (0.665), PendingHit = 4692 (0.0122)
Cache L2_bank_010:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 379319, Miss = 253131 (0.667), PendingHit = 4105 (0.0108)
Cache L2_bank_011:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 385930, Miss = 252973 (0.655), PendingHit = 4428 (0.0115)
L2 Cache Total Miss Rate = 0.666
Stream 1: L2 Cache Miss Rate = 0.764
Stream 2: L2 Cache Miss Rate = 0.559
Stream 1: Accesses  = 2410579
Stream 1: Misses  = 1840544
Stream 2: Accesses  = 2217821
Stream 2: Misses  = 1240253
Stream 1+2: Accesses  = 4628400
Stream 1+2: Misses  = 3080797
Total Accesses  = 4628400
MPKI-CORES
CORE_L2MPKI_0	74.235
CORE_L2MPKI_1	77.056
CORE_L2MPKI_2	74.086
CORE_L2MPKI_3	76.128
CORE_L2MPKI_4	75.662
CORE_L2MPKI_5	78.212
CORE_L2MPKI_6	76.341
CORE_L2MPKI_7	78.161
CORE_L2MPKI_8	75.555
CORE_L2MPKI_9	78.382
CORE_L2MPKI_10	76.338
CORE_L2MPKI_11	78.196
CORE_L2MPKI_12	78.477
CORE_L2MPKI_13	79.138
CORE_L2MPKI_14	77.993
CORE_L2MPKI_15	79.469
CORE_L2MPKI_16	76.588
CORE_L2MPKI_17	77.781
CORE_L2MPKI_18	76.283
CORE_L2MPKI_19	79.006
CORE_L2MPKI_20	77.633
CORE_L2MPKI_21	79.618
CORE_L2MPKI_22	75.856
CORE_L2MPKI_23	79.911
CORE_L2MPKI_24	77.215
CORE_L2MPKI_25	19.267
CORE_L2MPKI_26	16.364
CORE_L2MPKI_27	16.964
CORE_L2MPKI_28	16.385
CORE_L2MPKI_29	17.959
CORE_L2MPKI_30	2.822
CORE_L2MPKI_31	2.797
CORE_L2MPKI_32	2.741
CORE_L2MPKI_33	2.795
CORE_L2MPKI_34	2.778
CORE_L2MPKI_35	2.780
CORE_L2MPKI_36	2.831
CORE_L2MPKI_37	2.765
CORE_L2MPKI_38	2.824
CORE_L2MPKI_39	2.736
CORE_L2MPKI_40	2.963
CORE_L2MPKI_41	2.787
CORE_L2MPKI_42	2.814
CORE_L2MPKI_43	2.948
CORE_L2MPKI_44	2.856
CORE_L2MPKI_45	2.762
CORE_L2MPKI_46	2.862
CORE_L2MPKI_47	2.721
CORE_L2MPKI_48	2.978
CORE_L2MPKI_49	2.745
CORE_L2MPKI_50	2.792
CORE_L2MPKI_51	2.843
CORE_L2MPKI_52	2.920
CORE_L2MPKI_53	2.823
CORE_L2MPKI_54	2.918
CORE_L2MPKI_55	2.761
CORE_L2MPKI_56	2.797
CORE_L2MPKI_57	2.779
CORE_L2MPKI_58	2.899
CORE_L2MPKI_59	2.963
Avg_MPKI_Stream1= 67.342
Avg_MPKI_Stream2= 2.827
MISSES-CORES
CORE_MISSES_0	55535
CORE_MISSES_1	58829
CORE_MISSES_2	54129
CORE_MISSES_3	62471
CORE_MISSES_4	52612
CORE_MISSES_5	63198
CORE_MISSES_6	58691
CORE_MISSES_7	63712
CORE_MISSES_8	57627
CORE_MISSES_9	66380
CORE_MISSES_10	60479
CORE_MISSES_11	64111
CORE_MISSES_12	59733
CORE_MISSES_13	67210
CORE_MISSES_14	65876
CORE_MISSES_15	69335
CORE_MISSES_16	59888
CORE_MISSES_17	63061
CORE_MISSES_18	62125
CORE_MISSES_19	66567
CORE_MISSES_20	63252
CORE_MISSES_21	65335
CORE_MISSES_22	61207
CORE_MISSES_23	68406
CORE_MISSES_24	63430
CORE_MISSES_25	58549
CORE_MISSES_26	58233
CORE_MISSES_27	57505
CORE_MISSES_28	56290
CORE_MISSES_29	56768
CORE_MISSES_30	40873
CORE_MISSES_31	42036
CORE_MISSES_32	41598
CORE_MISSES_33	41169
CORE_MISSES_34	40595
CORE_MISSES_35	42971
CORE_MISSES_36	40807
CORE_MISSES_37	41708
CORE_MISSES_38	40859
CORE_MISSES_39	42528
CORE_MISSES_40	41095
CORE_MISSES_41	43225
CORE_MISSES_42	41810
CORE_MISSES_43	41516
CORE_MISSES_44	39612
CORE_MISSES_45	40339
CORE_MISSES_46	40912
CORE_MISSES_47	44144
CORE_MISSES_48	39985
CORE_MISSES_49	41211
CORE_MISSES_50	40871
CORE_MISSES_51	41839
CORE_MISSES_52	39463
CORE_MISSES_53	40413
CORE_MISSES_54	40891
CORE_MISSES_55	44293
CORE_MISSES_56	41328
CORE_MISSES_57	40726
CORE_MISSES_58	39757
CORE_MISSES_59	41679
L2_MISSES = 3080797
L2_total_cache_accesses = 4628400
L2_total_cache_misses = 3080797
L2_total_cache_miss_rate = 0.6656
L2_total_cache_pending_hits = 54075
L2_total_cache_reservation_fails = 1660737
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 524771
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 19507
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 2800222
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 1488696
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 3760
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 423
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 777
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 6301
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 937485
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 30316
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 240354
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 130153
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 23851
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 3542
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 39177
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 19997
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 3661
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 287
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 267
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 15590
L2_cache_data_port_util = 0.239
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=15848219
icnt_total_pkts_simt_to_mem=7169074
statistics from finished app 2
-------------------------------------------------
gpu_ipc_1 =       4.8074
gpu_ipc_2 =     113.8807
gpu_tot_sim_cycle_stream_1 = 4275564
gpu_tot_sim_cycle_stream_2 = 4274671
gpu_sim_insn_1 = 20554432
gpu_sim_insn_2 = 486802656
gpu_sim_cycle = 4275565
gpu_sim_insn = 507357088
gpu_ipc =     118.6643
gpu_tot_sim_cycle = 4275565
gpu_tot_sim_insn = 507357088
gpu_tot_ipc =     118.6643
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 16151133
gpu_stall_icnt2sh    = 4628526
gpu_total_sim_rate=104696

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 8364404
	L1I_total_cache_misses = 28595
	L1I_total_cache_miss_rate = 0.0034
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 90, Miss = 90, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 549
	L1D_cache_core[1]: Access = 92, Miss = 92, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 747
	L1D_cache_core[2]: Access = 88, Miss = 88, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 687
	L1D_cache_core[3]: Access = 96, Miss = 96, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 394
	L1D_cache_core[4]: Access = 84, Miss = 84, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 638
	L1D_cache_core[5]: Access = 90, Miss = 90, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 678
	L1D_cache_core[6]: Access = 90, Miss = 90, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 719
	L1D_cache_core[7]: Access = 98, Miss = 98, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 787
	L1D_cache_core[8]: Access = 90, Miss = 90, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 730
	L1D_cache_core[9]: Access = 98, Miss = 98, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 799
	L1D_cache_core[10]: Access = 94, Miss = 94, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 887
	L1D_cache_core[11]: Access = 94, Miss = 94, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 732
	L1D_cache_core[12]: Access = 90, Miss = 90, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 762
	L1D_cache_core[13]: Access = 96, Miss = 96, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 855
	L1D_cache_core[14]: Access = 96, Miss = 96, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 882
	L1D_cache_core[15]: Access = 102, Miss = 102, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 711
	L1D_cache_core[16]: Access = 92, Miss = 92, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 912
	L1D_cache_core[17]: Access = 94, Miss = 94, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 798
	L1D_cache_core[18]: Access = 92, Miss = 92, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 818
	L1D_cache_core[19]: Access = 98, Miss = 98, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1000
	L1D_cache_core[20]: Access = 90, Miss = 90, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 869
	L1D_cache_core[21]: Access = 96, Miss = 96, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 912
	L1D_cache_core[22]: Access = 92, Miss = 92, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 910
	L1D_cache_core[23]: Access = 98, Miss = 98, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 945
	L1D_cache_core[24]: Access = 94, Miss = 94, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 905
	L1D_cache_core[25]: Access = 7415, Miss = 7415, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 20488
	L1D_cache_core[26]: Access = 9146, Miss = 9146, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 11254
	L1D_cache_core[27]: Access = 8430, Miss = 8430, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 12792
	L1D_cache_core[28]: Access = 8881, Miss = 8881, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 10850
	L1D_cache_core[29]: Access = 7791, Miss = 7791, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 15521
	L1D_cache_core[30]: Access = 36496, Miss = 36496, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 74972
	L1D_cache_core[31]: Access = 36936, Miss = 36936, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 81482
	L1D_cache_core[32]: Access = 37554, Miss = 37554, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 65276
	L1D_cache_core[33]: Access = 36379, Miss = 36379, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 73652
	L1D_cache_core[34]: Access = 36585, Miss = 36585, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 70700
	L1D_cache_core[35]: Access = 38047, Miss = 38047, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 51893
	L1D_cache_core[36]: Access = 35939, Miss = 35939, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 88684
	L1D_cache_core[37]: Access = 37245, Miss = 37245, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 68895
	L1D_cache_core[38]: Access = 36045, Miss = 36045, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 69095
	L1D_cache_core[39]: Access = 38589, Miss = 38589, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 60063
	L1D_cache_core[40]: Access = 34907, Miss = 34907, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 86976
	L1D_cache_core[41]: Access = 38244, Miss = 38244, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 72406
	L1D_cache_core[42]: Access = 37043, Miss = 37043, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 53868
	L1D_cache_core[43]: Access = 34519, Miss = 34519, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 104725
	L1D_cache_core[44]: Access = 34499, Miss = 34499, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 71487
	L1D_cache_core[45]: Access = 36332, Miss = 36332, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 73901
	L1D_cache_core[46]: Access = 35410, Miss = 35410, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 75690
	L1D_cache_core[47]: Access = 40323, Miss = 40323, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 40035
	L1D_cache_core[48]: Access = 33972, Miss = 33972, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 92052
	L1D_cache_core[49]: Access = 37037, Miss = 37037, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 68311
	L1D_cache_core[50]: Access = 36796, Miss = 36796, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 82465
	L1D_cache_core[51]: Access = 36650, Miss = 36650, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 62324
	L1D_cache_core[52]: Access = 34012, Miss = 34012, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 93540
	L1D_cache_core[53]: Access = 35745, Miss = 35745, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 80094
	L1D_cache_core[54]: Access = 35159, Miss = 35159, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 78654
	L1D_cache_core[55]: Access = 39435, Miss = 39435, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 44639
	L1D_cache_core[56]: Access = 36855, Miss = 36855, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 71413
	L1D_cache_core[57]: Access = 36487, Miss = 36487, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 76115
	L1D_cache_core[58]: Access = 34450, Miss = 34450, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 85827
	L1D_cache_core[59]: Access = 35191, Miss = 35191, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 71504
	L1D_total_cache_accesses = 1136878
	L1D_total_cache_misses = 1136878
	L1D_total_cache_miss_rate = 1.0000
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 2281269
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.004
L1C_cache:
	L1C_total_cache_accesses = 714485
	L1C_total_cache_misses = 7744
	L1C_total_cache_miss_rate = 0.0108
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 80512
L1T_cache:
	L1T_total_cache_accesses = 3454560
	L1T_total_cache_misses = 1288870
	L1T_total_cache_miss_rate = 0.3731
	L1T_total_cache_pending_hits = 2165690
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1065870
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 2143101
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 706741
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 7744
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 80512
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 2165690
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 1288870
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 71008
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 138168
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 8335809
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 28595
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
1262, 643, 1262, 631, 1262, 631, 1262, 631, 1262, 631, 1262, 631, 1262, 631, 1262, 631, 1087, 631, 1068, 631, 835, 631, 821, 631, 631, 631, 631, 355, 631, 204, 631, 37, 
shader 0 total_cycles, active_cycles, idle cycles = 4275565, 12621, 4262944 
shader 1 total_cycles, active_cycles, idle cycles = 4275565, 12823, 4262742 
shader 2 total_cycles, active_cycles, idle cycles = 4275565, 12349, 4263215 
shader 3 total_cycles, active_cycles, idle cycles = 4275565, 13749, 4261816 
shader 4 total_cycles, active_cycles, idle cycles = 4275565, 11739, 4263825 
shader 5 total_cycles, active_cycles, idle cycles = 4275565, 13522, 4262043 
shader 6 total_cycles, active_cycles, idle cycles = 4275565, 12912, 4262653 
shader 7 total_cycles, active_cycles, idle cycles = 4275565, 13694, 4261871 
shader 8 total_cycles, active_cycles, idle cycles = 4275565, 12755, 4262810 
shader 9 total_cycles, active_cycles, idle cycles = 4275565, 14161, 4261403 
shader 10 total_cycles, active_cycles, idle cycles = 4275565, 13231, 4262333 
shader 11 total_cycles, active_cycles, idle cycles = 4275565, 13686, 4261878 
shader 12 total_cycles, active_cycles, idle cycles = 4275565, 12817, 4262747 
shader 13 total_cycles, active_cycles, idle cycles = 4275565, 14123, 4261442 
shader 14 total_cycles, active_cycles, idle cycles = 4275565, 14056, 4261509 
shader 15 total_cycles, active_cycles, idle cycles = 4275565, 14493, 4261072 
shader 16 total_cycles, active_cycles, idle cycles = 4275565, 13044, 4262521 
shader 17 total_cycles, active_cycles, idle cycles = 4275565, 13521, 4262044 
shader 18 total_cycles, active_cycles, idle cycles = 4275565, 13573, 4261992 
shader 19 total_cycles, active_cycles, idle cycles = 4275565, 14023, 4261541 
shader 20 total_cycles, active_cycles, idle cycles = 4275565, 13570, 4261995 
shader 21 total_cycles, active_cycles, idle cycles = 4275565, 13765, 4261799 
shader 22 total_cycles, active_cycles, idle cycles = 4275565, 13483, 4262081 
shader 23 total_cycles, active_cycles, idle cycles = 4275565, 14249, 4261316 
shader 24 total_cycles, active_cycles, idle cycles = 4275565, 13662, 4261902 
shader 25 total_cycles, active_cycles, idle cycles = 4275565, 59627, 4215937 
shader 26 total_cycles, active_cycles, idle cycles = 4275565, 70970, 4204594 
shader 27 total_cycles, active_cycles, idle cycles = 4275565, 66324, 4209240 
shader 28 total_cycles, active_cycles, idle cycles = 4275565, 69600, 4205965 
shader 29 total_cycles, active_cycles, idle cycles = 4275565, 62128, 4213436 
shader 30 total_cycles, active_cycles, idle cycles = 4275565, 245208, 4030357 
shader 31 total_cycles, active_cycles, idle cycles = 4275565, 248334, 4027231 
shader 32 total_cycles, active_cycles, idle cycles = 4275565, 253035, 4022530 
shader 33 total_cycles, active_cycles, idle cycles = 4275565, 244882, 4030682 
shader 34 total_cycles, active_cycles, idle cycles = 4275565, 246255, 4029309 
shader 35 total_cycles, active_cycles, idle cycles = 4275565, 256393, 4019171 
shader 36 total_cycles, active_cycles, idle cycles = 4275565, 240850, 4034714 
shader 37 total_cycles, active_cycles, idle cycles = 4275565, 250669, 4024896 
shader 38 total_cycles, active_cycles, idle cycles = 4275565, 242222, 4033342 
shader 39 total_cycles, active_cycles, idle cycles = 4275565, 259236, 4016328 
shader 40 total_cycles, active_cycles, idle cycles = 4275565, 234333, 4041232 
shader 41 total_cycles, active_cycles, idle cycles = 4275565, 257205, 4018359 
shader 42 total_cycles, active_cycles, idle cycles = 4275565, 249570, 4025995 
shader 43 total_cycles, active_cycles, idle cycles = 4275565, 231279, 4044286 
shader 44 total_cycles, active_cycles, idle cycles = 4275565, 232450, 4043115 
shader 45 total_cycles, active_cycles, idle cycles = 4275565, 244072, 4031493 
shader 46 total_cycles, active_cycles, idle cycles = 4275565, 238032, 4037533 
shader 47 total_cycles, active_cycles, idle cycles = 4275565, 270802, 4004762 
shader 48 total_cycles, active_cycles, idle cycles = 4275565, 227321, 4048243 
shader 49 total_cycles, active_cycles, idle cycles = 4275565, 249424, 4026141 
shader 50 total_cycles, active_cycles, idle cycles = 4275565, 247416, 4028148 
shader 51 total_cycles, active_cycles, idle cycles = 4275565, 246347, 4029217 
shader 52 total_cycles, active_cycles, idle cycles = 4275565, 228545, 4047020 
shader 53 total_cycles, active_cycles, idle cycles = 4275565, 239529, 4036035 
shader 54 total_cycles, active_cycles, idle cycles = 4275565, 236700, 4038864 
shader 55 total_cycles, active_cycles, idle cycles = 4275565, 265464, 4010100 
shader 56 total_cycles, active_cycles, idle cycles = 4275565, 247447, 4028117 
shader 57 total_cycles, active_cycles, idle cycles = 4275565, 245338, 4030227 
shader 58 total_cycles, active_cycles, idle cycles = 4275565, 231493, 4044071 
shader 59 total_cycles, active_cycles, idle cycles = 4275565, 235938, 4039627 
warps_exctd_sm 0 = 1184 
warps_exctd_sm 1 = 1184 
warps_exctd_sm 2 = 1152 
warps_exctd_sm 3 = 1280 
warps_exctd_sm 4 = 1120 
warps_exctd_sm 5 = 1216 
warps_exctd_sm 6 = 1184 
warps_exctd_sm 7 = 1280 
warps_exctd_sm 8 = 1184 
warps_exctd_sm 9 = 1312 
warps_exctd_sm 10 = 1216 
warps_exctd_sm 11 = 1280 
warps_exctd_sm 12 = 1184 
warps_exctd_sm 13 = 1312 
warps_exctd_sm 14 = 1280 
warps_exctd_sm 15 = 1376 
warps_exctd_sm 16 = 1184 
warps_exctd_sm 17 = 1216 
warps_exctd_sm 18 = 1216 
warps_exctd_sm 19 = 1312 
warps_exctd_sm 20 = 1216 
warps_exctd_sm 21 = 1312 
warps_exctd_sm 22 = 1248 
warps_exctd_sm 23 = 1312 
warps_exctd_sm 24 = 1248 
warps_exctd_sm 25 = 7936 
warps_exctd_sm 26 = 9184 
warps_exctd_sm 27 = 8928 
warps_exctd_sm 28 = 9152 
warps_exctd_sm 29 = 8384 
warps_exctd_sm 30 = 33792 
warps_exctd_sm 31 = 33888 
warps_exctd_sm 32 = 34272 
warps_exctd_sm 33 = 33600 
warps_exctd_sm 34 = 33952 
warps_exctd_sm 35 = 34752 
warps_exctd_sm 36 = 33312 
warps_exctd_sm 37 = 34688 
warps_exctd_sm 38 = 33536 
warps_exctd_sm 39 = 34912 
warps_exctd_sm 40 = 31968 
warps_exctd_sm 41 = 35008 
warps_exctd_sm 42 = 33984 
warps_exctd_sm 43 = 31584 
warps_exctd_sm 44 = 32000 
warps_exctd_sm 45 = 33536 
warps_exctd_sm 46 = 32832 
warps_exctd_sm 47 = 36192 
warps_exctd_sm 48 = 31328 
warps_exctd_sm 49 = 34304 
warps_exctd_sm 50 = 33952 
warps_exctd_sm 51 = 32768 
warps_exctd_sm 52 = 31552 
warps_exctd_sm 53 = 32704 
warps_exctd_sm 54 = 32608 
warps_exctd_sm 55 = 35488 
warps_exctd_sm 56 = 33600 
warps_exctd_sm 57 = 33152 
warps_exctd_sm 58 = 31392 
warps_exctd_sm 59 = 31776 
gpgpu_n_tot_thrd_icount = 512639872
gpgpu_n_tot_w_icount = 16019996
gpgpu_n_stall_shd_mem = 148531328
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 3547631
gpgpu_n_mem_write_global = 71008
gpgpu_n_mem_texture = 1288870
gpgpu_n_mem_const = 5059
gpgpu_n_load_insn  = 36560480
gpgpu_n_store_insn = 1040896
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 16491008
gpgpu_n_const_mem_insn = 17531904
gpgpu_n_param_mem_insn = 5331616
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 80512
gpgpu_stall_shd_mem[c_mem][bk_conf] = 80512
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 124693615
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:210826808	W0_Idle:62949807	W0_Scoreboard:223271037	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:16020148
Warp Occupancy Distribution:
Stall:189037809	W0_Idle:55797717	W0_Scoreboard:10369820	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:1328554
Warp Occupancy Distribution:
Stall:21788999	W0_Idle:7152090	W0_Scoreboard:212901217	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:14691594
warp_utilization0: 0.031224
warp_utilization1: 0.005179
warp_utilization2: 0.057270
traffic_breakdown_coretomem[CONST_ACC_R] = 40472 {8:5059,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 8526960 {8:1065870,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 6590720 {40:25072,72:10304,136:35632,}
traffic_breakdown_coretomem[GLOBAL_ATOMIC] = 99871880 {40:2472836,72:3990,136:4935,}
traffic_breakdown_coretomem[INST_ACC_R] = 35880 {8:4485,}
traffic_breakdown_coretomem[TEXTURE_ACC_R] = 10310960 {8:1288870,}
traffic_breakdown_memtocore[CONST_ACC_R] = 364248 {72:5059,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 144958320 {136:1065870,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 568064 {8:71008,}
traffic_breakdown_memtocore[GLOBAL_ATOMIC] = 99846800 {40:2472209,72:3990,136:4935,}
traffic_breakdown_memtocore[INST_ACC_R] = 609960 {136:4485,}
traffic_breakdown_memtocore[TEXTURE_ACC_R] = 175286320 {136:1288870,}
maxmrqlatency = 939 
maxdqlatency = 0 
maxmflatency = 10390 
averagemflatency = 871 
averagemflatency_1 = 893 
averagemflatency_2= 847 
averagemrqlatency_1 = 66 
averagemrqlatency_2 = 72 
max_icnt2mem_latency = 9574 
max_icnt2sh_latency = 4275564 
mrq_lat_table:1569534 	56393 	101846 	193726 	457795 	784546 	1036310 	818407 	220610 	6638 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	38893 	42230 	53414 	249570 	854166 	2093058 	1445269 	132527 	2770 	44 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	372550 	230116 	503743 	360427 	514880 	1021296 	1290576 	576420 	45390 	1410 	25 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	2927002 	1688608 	215259 	9938 	126 	0 	0 	0 	0 	0 	0 	0 	180 	768 	3490 	4438 	8876 	15490 	35171 	2595 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1 	19 	8286 	244 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        32        32        32        32        32        32        32        32        32        32        10         9        12        10        12        14 
dram[1]:        24        32        32        32        32        32        32        30        32        24        10        10        12        12        11        14 
dram[2]:        32        24        32        32        32        32        32        30        32        19        12         9        12        10        15        16 
dram[3]:        32        20        28        30        32        30        32        28        30        22        11        11        10        12        13        11 
dram[4]:        32        32        32        32        32        32        32        28        28        28        10        11        11        15        12        12 
dram[5]:        32        24        32        32        32        32        32        26        28        22         9        14        11        12        12        14 
maximum service time to same row:
dram[0]:      1247      1423      1295      1326      1601      1581      1270      1489      1602      1458      2180      2291      2175      2301      2487      2177 
dram[1]:      1071      1363      1481      1400      1448      1292      1409      1229      1341      1457      2449      2343      2589      2115      2439      2044 
dram[2]:      1409      1004      1281      1694      1156      1503      1330      1414      1651      1457      2269      2594      2391      2454      2235      2451 
dram[3]:      1576      1457      1232      1251      1381      1192      1369      1237      1374      1280      2372      2604      2338      2306      2371      2412 
dram[4]:      1327      1419      1477      1294      1349      1163      1303      1303      1156      1505      2269      2122      2269      2216      2276      2213 
dram[5]:      1348      1450      1194      1334      1118      1314      1421      1265      1140      1310      2029      2287      2082      2281      2285      2282 
average row accesses per activate:
dram[0]:  1.180052  1.159759  1.154653  1.157264  1.164549  1.154337  1.173676  1.168007  1.157397  1.145328  1.157249  1.158772  1.175088  1.164611  1.181500  1.174168 
dram[1]:  1.154837  1.156823  1.156394  1.153074  1.155233  1.156180  1.163838  1.169109  1.150438  1.151824  1.155267  1.156201  1.164822  1.166826  1.172854  1.180943 
dram[2]:  1.153464  1.167051  1.148668  1.165841  1.155419  1.199861  1.157642  1.185857  1.141588  1.149592  1.147074  1.157024  1.166784  1.182469  1.170131  1.192731 
dram[3]:  1.151787  1.155458  1.157164  1.157456  1.151261  1.162137  1.162560  1.177307  1.139920  1.149567  1.159786  1.157006  1.162553  1.162809  1.179221  1.185752 
dram[4]:  1.163954  1.160125  1.159298  1.154722  1.156931  1.161341  1.176393  1.167350  1.143836  1.144596  1.192535  1.156451  1.163926  1.167341  1.185416  1.187081 
dram[5]:  1.156804  1.162246  1.157881  1.156078  1.149235  1.157854  1.162164  1.174181  1.146320  1.149936  1.151577  1.152678  1.166156  1.164901  1.172192  1.192930 
average row locality = 5245805/4510584 = 1.162999
average row locality_1 = 3894326/3412823 = 1.141086
average row locality_2 = 1351479/1097761 = 1.231123
average row locality_3 = 0/0 = -nan
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:     37455     34261     33802     32789     36579     34220     35927     34346     35224     32214     33363     32478     35033     33004     35539     34043 
dram[1]:     34011     32421     33762     32449     34304     34050     34424     34108     33460     32969     31817     31577     33093     32933     34049     34056 
dram[2]:     34631     36224     32718     35185     35351     39863     33988     36899     33205     34170     32088     33794     34278     36218     33344     36610 
dram[3]:     32205     33400     33542     33461     33811     35609     33925     35711     32201     32779     32856     31961     32963     32692     34452     34737 
dram[4]:     35616     33935     35453     33171     35854     35762     36608     34159     33877     32748     37307     32526     34125     33234     36262     35310 
dram[5]:     33584     33425     34132     33550     34349     35053     34048     35066     33527     32797     32362     31303     33673     32339     33586     35585 
total reads: 3272957
bank skew: 39863/31303 = 1.27
chip skew: 558566/533483 = 1.05
number of total write accesses:
dram[0]:     22743     19742     18692     17692     20966     18959     21812     20411     22854     19960     22038     21146     22900     20815     22237     20696 
dram[1]:     19421     17921     18679     17373     18876     18778     20368     20155     21172     20691     20491     20274     20907     20728     20797     20752 
dram[2]:     19914     21440     17689     19852     19918     24200     20082     22820     20912     21891     20769     22479     22102     23946     20080     23156 
dram[3]:     17748     18814     18454     18232     18502     20234     19906     21640     19923     20554     21531     20618     20829     20472     21107     21389 
dram[4]:     21022     19331     20133     18034     20396     20357     22515     20211     21535     20557     25982     21191     21925     21004     22803     21883 
dram[5]:     19120     18806     18959     18366     18933     19710     20031     21110     21180     20575     21047     19956     21480     20121     20227     22195 
total reads: 1972944
bank skew: 25982/17373 = 1.50
chip skew: 341250/317383 = 1.08
average mf latency per bank:
dram[0]:        968       901       968       905       858       803       767       709       696       632       711       651       783       719       901       833
dram[1]:        842       888       839       888       774       789       664       690       593       612       604       616       670       685       772       807
dram[2]:        957      1224       971      1183       865      1523       757       981       678       871       707       905       783      1023       898      1132
dram[3]:        899       870       879       876       796       804       683       681       607       606       616       621       695       697       812       819
dram[4]:       1090       972      1054       966       962       862       853       750       771       669       843       702       871       787       987       912
dram[5]:        861       885       862       884       770       811       680       710       610       634       624       641       690       710       801       827
maximum mf latency per bank:
dram[0]:       6828      7390      8333      8687      9657      7104      9111      5389      8176      7270      9704      6918      6968      9588      7463      6175
dram[1]:       8119      8128      9964      8577      6931      7684      6645      6978      6213      6753      6870      7643      9590      8143      8657      7401
dram[2]:       9026      9295      9822      8402      8259      7978     10057      7705      7023      7973      8006      8313      6147      7989      6687      6002
dram[3]:       8510      7093      9237      7380      8890      8869      6191      6832      9572      5593      7167      8139      5610      5709      6859      6797
dram[4]:       7601      6808      8275      9716      9430      5662      6504      5305      9143      7664      7111      8463      8075      7473      8658      8139
dram[5]:       7154      7930      8894     10390      9480      7413      8553      7037      7574      6787      8399      9796      8874      8582      5144      6743
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5643745 n_nop=2361329 n_act=759118 n_pre=759103 n_req=557953 n_req_1=323486 n_req_2=234467 n_req_3=0 n_rd=1100526 n_write=663669 bw_util=0.3942 bw_util_1=0.2293 bw_util_2=0.1649 bw_util_3=0 blp=10.456738 blp_1= 3.819045 blp_2= 2.817516 blp_3= -nan
 n_activity=5632107 dram_eff=0.395 dram_eff_1=0.2297 dram_eff_2=0.1652 dram_eff_3=0
bk0: 74910a 1980942i bk1: 68520a 2228538i bk2: 67604a 2281471i bk3: 65578a 2344026i bk4: 73156a 1827537i bk5: 68440a 2044138i bk6: 71854a 1671570i bk7: 68692a 1775119i bk8: 70444a 2006735i bk9: 64424a 2266054i bk10: 66726a 1985025i bk11: 64952a 2016173i bk12: 70066a 1713261i bk13: 66008a 1916903i bk14: 71074a 1646510i bk15: 68078a 1785934i 
bw_dist = 0.229	0.165	0.000	0.604	0.002
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=14.5387
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5643745 n_nop=2479197 n_act=733263 n_pre=733250 n_req=541005 n_req_1=307182 n_req_2=233823 n_req_3=0 n_rd=1066936 n_write=631099 bw_util=0.3821 bw_util_1=0.2177 bw_util_2=0.1644 bw_util_3=0 blp=9.942320 blp_1= 3.692791 blp_2= 2.785143 blp_3= -nan
 n_activity=5603115 dram_eff=0.3849 dram_eff_1=0.2193 dram_eff_2=0.1656 dram_eff_3=0
bk0: 68022a 2422070i bk1: 64838a 2530033i bk2: 67520a 2362740i bk3: 64898a 2464216i bk4: 68608a 2195735i bk5: 68098a 2158255i bk6: 68844a 1947597i bk7: 68216a 1922427i bk8: 66920a 2276083i bk9: 65936a 2243248i bk10: 63630a 2253257i bk11: 63154a 2222480i bk12: 66184a 2037210i bk13: 65862a 2010732i bk14: 68098a 1930148i bk15: 68108a 1871505i 
bw_dist = 0.218	0.164	0.000	0.611	0.007
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=13.0714
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5643745 n_nop=2304026 n_act=771921 n_pre=771905 n_req=566268 n_req_1=331064 n_req_2=235204 n_req_3=0 n_rd=1117114 n_write=678779 bw_util=0.4 bw_util_1=0.2346 bw_util_2=0.1654 bw_util_3=0 blp=10.736800 blp_1= 3.871097 blp_2= 2.847462 blp_3= -nan
 n_activity=5638252 dram_eff=0.4004 dram_eff_1=0.2349 dram_eff_2=0.1656 dram_eff_3=0
bk0: 69262a 2251324i bk1: 72448a 1988600i bk2: 65436a 2360921i bk3: 70370a 2038106i bk4: 70700a 1927011i bk5: 79726a 1317492i bk6: 67976a 1819099i bk7: 73794a 1416354i bk8: 66410a 2212858i bk9: 68340a 2004132i bk10: 64174a 2115087i bk11: 67588a 1827855i bk12: 68552a 1777787i bk13: 72436a 1454989i bk14: 66686a 1876740i bk15: 73216a 1404230i 
bw_dist = 0.235	0.165	0.000	0.599	0.001
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=15.37
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5643745 n_nop=2459873 n_act=737542 n_pre=737528 n_req=543817 n_req_1=309750 n_req_2=234067 n_req_3=0 n_rd=1072582 n_write=636220 bw_util=0.3841 bw_util_1=0.2195 bw_util_2=0.1646 bw_util_3=0 blp=10.030749 blp_1= 3.716163 blp_2= 2.785496 blp_3= -nan
 n_activity=5609009 dram_eff=0.3865 dram_eff_1=0.2209 dram_eff_2=0.1656 dram_eff_3=0
bk0: 64410a 2619389i bk1: 66798a 2417603i bk2: 67084a 2387929i bk3: 66920a 2339695i bk4: 67622a 2224784i bk5: 71218a 1934048i bk6: 67848a 1983535i bk7: 71420a 1701740i bk8: 64402a 2396285i bk9: 65558a 2261828i bk10: 65710a 2108463i bk11: 63920a 2169188i bk12: 65920a 2044257i bk13: 65378a 2025390i bk14: 68904a 1863087i bk15: 69470a 1786809i 
bw_dist = 0.220	0.165	0.000	0.610	0.006
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=13.3466
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5643745 n_nop=2322191 n_act=767786 n_pre=767773 n_req=563625 n_req_1=328692 n_req_2=234933 n_req_3=0 n_rd=1111868 n_write=674127 bw_util=0.3982 bw_util_1=0.233 bw_util_2=0.1652 bw_util_3=0 blp=10.657436 blp_1= 3.866122 blp_2= 2.838158 blp_3= -nan
 n_activity=5636729 dram_eff=0.3987 dram_eff_1=0.2332 dram_eff_2=0.1654 dram_eff_3=0
bk0: 71232a 2145820i bk1: 67870a 2261072i bk2: 70906a 2084691i bk3: 66342a 2274019i bk4: 71708a 1871034i bk5: 71518a 1802933i bk6: 73212a 1527516i bk7: 68314a 1772677i bk8: 67754a 2147836i bk9: 65496a 2181170i bk10: 74614a 1479266i bk11: 65050a 1980851i bk12: 68248a 1793680i bk13: 66464a 1855866i bk14: 72522a 1516253i bk15: 70618a 1581541i 
bw_dist = 0.233	0.165	0.000	0.601	0.001
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=15.1633
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5643745 n_nop=2445207 n_act=740932 n_pre=740919 n_req=545913 n_req_1=311597 n_req_2=234316 n_req_3=0 n_rd=1076730 n_write=639957 bw_util=0.3856 bw_util_1=0.2208 bw_util_2=0.1648 bw_util_3=0 blp=10.100103 blp_1= 3.730335 blp_2= 2.793193 blp_3= -nan
 n_activity=5614398 dram_eff=0.3876 dram_eff_1=0.222 dram_eff_2=0.1656 dram_eff_3=0
bk0: 67168a 2441095i bk1: 66846a 2395734i bk2: 68264a 2282378i bk3: 67100a 2289094i bk4: 68696a 2149930i bk5: 70106a 1997268i bk6: 68096a 1952356i bk7: 70130a 1768317i bk8: 67052a 2255790i bk9: 65594a 2239996i bk10: 64722a 2146473i bk11: 62602a 2224528i bk12: 67342a 1956158i bk13: 64674a 2066980i bk14: 67172a 1972359i bk15: 71166a 1662079i 
bw_dist = 0.221	0.165	0.000	0.609	0.005
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=13.513

========= L2 cache stats =========
L2_cache_bank[0]: Access = 419118, Miss = 282945, Miss_rate = 0.675, Pending_hits = 5483, Reservation_fails = 207312
L2_cache_bank[1]: Access = 397267, Miss = 267369, Miss_rate = 0.673, Pending_hits = 4485, Reservation_fails = 130795
L2_cache_bank[2]: Access = 405320, Miss = 268930, Miss_rate = 0.664, Pending_hits = 4150, Reservation_fails = 114874
L2_cache_bank[3]: Access = 398015, Miss = 264579, Miss_rate = 0.665, Pending_hits = 3945, Reservation_fails = 115702
L2_cache_bank[4]: Access = 400734, Miss = 269608, Miss_rate = 0.673, Pending_hits = 4634, Reservation_fails = 94286
L2_cache_bank[5]: Access = 444009, Miss = 288970, Miss_rate = 0.651, Pending_hits = 5919, Reservation_fails = 256280
L2_cache_bank[6]: Access = 399784, Miss = 265968, Miss_rate = 0.665, Pending_hits = 4067, Reservation_fails = 103176
L2_cache_bank[7]: Access = 411523, Miss = 270360, Miss_rate = 0.657, Pending_hits = 4472, Reservation_fails = 124041
L2_cache_bank[8]: Access = 419625, Miss = 285118, Miss_rate = 0.679, Pending_hits = 5816, Reservation_fails = 218573
L2_cache_bank[9]: Access = 407764, Miss = 270862, Miss_rate = 0.664, Pending_hits = 4951, Reservation_fails = 137795
L2_cache_bank[10]: Access = 403125, Miss = 269273, Miss_rate = 0.668, Pending_hits = 4354, Reservation_fails = 111281
L2_cache_bank[11]: Access = 410381, Miss = 269132, Miss_rate = 0.656, Pending_hits = 4683, Reservation_fails = 133498
Cache L2_bank_000:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 419118, Miss = 282945 (0.675), PendingHit = 5483 (0.0131)
Cache L2_bank_001:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 397267, Miss = 267369 (0.673), PendingHit = 4485 (0.0113)
Cache L2_bank_002:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 405320, Miss = 268930 (0.664), PendingHit = 4150 (0.0102)
Cache L2_bank_003:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 398015, Miss = 264579 (0.665), PendingHit = 3945 (0.00991)
Cache L2_bank_004:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 400734, Miss = 269608 (0.673), PendingHit = 4634 (0.0116)
Cache L2_bank_005:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 444009, Miss = 288970 (0.651), PendingHit = 5919 (0.0133)
Cache L2_bank_006:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 399784, Miss = 265968 (0.665), PendingHit = 4067 (0.0102)
Cache L2_bank_007:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 411523, Miss = 270360 (0.657), PendingHit = 4472 (0.0109)
Cache L2_bank_008:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 419625, Miss = 285118 (0.679), PendingHit = 5816 (0.0139)
Cache L2_bank_009:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 407764, Miss = 270862 (0.664), PendingHit = 4951 (0.0121)
Cache L2_bank_010:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 403125, Miss = 269273 (0.668), PendingHit = 4354 (0.0108)
Cache L2_bank_011:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 410381, Miss = 269132 (0.656), PendingHit = 4683 (0.0114)
L2 Cache Total Miss Rate = 0.666
Stream 1: L2 Cache Miss Rate = 0.763
Stream 2: L2 Cache Miss Rate = 0.559
Stream 1: Accesses  = 2569347
Stream 1: Misses  = 1960970
Stream 2: Accesses  = 2347318
Stream 2: Misses  = 1312144
Stream 1+2: Accesses  = 4916665
Stream 1+2: Misses  = 3273114
Total Accesses  = 4916665
MPKI-CORES
CORE_L2MPKI_0	74.629
CORE_L2MPKI_1	77.098
CORE_L2MPKI_2	74.306
CORE_L2MPKI_3	76.405
CORE_L2MPKI_4	75.929
CORE_L2MPKI_5	78.498
CORE_L2MPKI_6	76.799
CORE_L2MPKI_7	78.285
CORE_L2MPKI_8	76.046
CORE_L2MPKI_9	78.425
CORE_L2MPKI_10	76.817
CORE_L2MPKI_11	78.478
CORE_L2MPKI_12	78.510
CORE_L2MPKI_13	79.444
CORE_L2MPKI_14	78.281
CORE_L2MPKI_15	79.510
CORE_L2MPKI_16	76.855
CORE_L2MPKI_17	78.073
CORE_L2MPKI_18	76.840
CORE_L2MPKI_19	79.125
CORE_L2MPKI_20	78.148
CORE_L2MPKI_21	79.364
CORE_L2MPKI_22	75.962
CORE_L2MPKI_23	79.957
CORE_L2MPKI_24	77.412
CORE_L2MPKI_25	16.054
CORE_L2MPKI_26	13.517
CORE_L2MPKI_27	14.251
CORE_L2MPKI_28	13.373
CORE_L2MPKI_29	14.963
CORE_L2MPKI_30	2.813
CORE_L2MPKI_31	2.801
CORE_L2MPKI_32	2.737
CORE_L2MPKI_33	2.791
CORE_L2MPKI_34	2.770
CORE_L2MPKI_35	2.775
CORE_L2MPKI_36	2.834
CORE_L2MPKI_37	2.767
CORE_L2MPKI_38	2.828
CORE_L2MPKI_39	2.738
CORE_L2MPKI_40	2.942
CORE_L2MPKI_41	2.784
CORE_L2MPKI_42	2.801
CORE_L2MPKI_43	2.983
CORE_L2MPKI_44	2.874
CORE_L2MPKI_45	2.759
CORE_L2MPKI_46	2.886
CORE_L2MPKI_47	2.714
CORE_L2MPKI_48	2.963
CORE_L2MPKI_49	2.739
CORE_L2MPKI_50	2.785
CORE_L2MPKI_51	2.831
CORE_L2MPKI_52	2.893
CORE_L2MPKI_53	2.819
CORE_L2MPKI_54	2.907
CORE_L2MPKI_55	2.756
CORE_L2MPKI_56	2.804
CORE_L2MPKI_57	2.774
CORE_L2MPKI_58	2.896
CORE_L2MPKI_59	2.949
Avg_MPKI_Stream1= 67.045
Avg_MPKI_Stream2= 2.824
MISSES-CORES
CORE_MISSES_0	60073
CORE_MISSES_1	63055
CORE_MISSES_2	58522
CORE_MISSES_3	67004
CORE_MISSES_4	56846
CORE_MISSES_5	67709
CORE_MISSES_6	63248
CORE_MISSES_7	68372
CORE_MISSES_8	61861
CORE_MISSES_9	70841
CORE_MISSES_10	64831
CORE_MISSES_11	68508
CORE_MISSES_12	64182
CORE_MISSES_13	71566
CORE_MISSES_14	70187
CORE_MISSES_15	73495
CORE_MISSES_16	63943
CORE_MISSES_17	67333
CORE_MISSES_18	66525
CORE_MISSES_19	70772
CORE_MISSES_20	67645
CORE_MISSES_21	69678
CORE_MISSES_22	65332
CORE_MISSES_23	72673
CORE_MISSES_24	67464
CORE_MISSES_25	60676
CORE_MISSES_26	60816
CORE_MISSES_27	59899
CORE_MISSES_28	58999
CORE_MISSES_29	58915
CORE_MISSES_30	43667
CORE_MISSES_31	44044
CORE_MISSES_32	43847
CORE_MISSES_33	43267
CORE_MISSES_34	43186
CORE_MISSES_35	45054
CORE_MISSES_36	43205
CORE_MISSES_37	43903
CORE_MISSES_38	43363
CORE_MISSES_39	44951
CORE_MISSES_40	43650
CORE_MISSES_41	45340
CORE_MISSES_42	44257
CORE_MISSES_43	43687
CORE_MISSES_44	42302
CORE_MISSES_45	42634
CORE_MISSES_46	43486
CORE_MISSES_47	46542
CORE_MISSES_48	42648
CORE_MISSES_49	43246
CORE_MISSES_50	43632
CORE_MISSES_51	44166
CORE_MISSES_52	41859
CORE_MISSES_53	42751
CORE_MISSES_54	43560
CORE_MISSES_55	46341
CORE_MISSES_56	43932
CORE_MISSES_57	43104
CORE_MISSES_58	42453
CORE_MISSES_59	44067
L2_MISSES = 3273114
L2_total_cache_accesses = 4916665
L2_total_cache_misses = 3273114
L2_total_cache_miss_rate = 0.6657
L2_total_cache_pending_hits = 56959
L2_total_cache_reservation_fails = 1747613
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 551956
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 20148
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 2975139
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 1566063
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 3805
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 438
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 816
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 6531
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 1001548
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 32287
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 255035
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 137429
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 25384
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 3785
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 41839
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 21216
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 3899
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 301
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 285
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 16374
L2_cache_data_port_util = 0.239
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=16863373
icnt_total_pkts_simt_to_mem=7605817
statistics from finished app 2
-------------------------------------------------
gpu_ipc_1 =       4.8074
gpu_ipc_2 =     113.8807
gpu_tot_sim_cycle_stream_1 = 4275564
gpu_tot_sim_cycle_stream_2 = 4274671
gpu_sim_insn_1 = 20554432
gpu_sim_insn_2 = 486802656
gpu_sim_cycle = 4275565
gpu_sim_insn = 507357088
gpu_ipc =     118.6643
gpu_tot_sim_cycle = 4275565
gpu_tot_sim_insn = 507357088
gpu_tot_ipc =     118.6643
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 16151133
gpu_stall_icnt2sh    = 4628526
gpu_total_sim_rate=104696

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 8364404
	L1I_total_cache_misses = 28595
	L1I_total_cache_miss_rate = 0.0034
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 90, Miss = 90, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 549
	L1D_cache_core[1]: Access = 92, Miss = 92, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 747
	L1D_cache_core[2]: Access = 88, Miss = 88, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 687
	L1D_cache_core[3]: Access = 96, Miss = 96, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 394
	L1D_cache_core[4]: Access = 84, Miss = 84, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 638
	L1D_cache_core[5]: Access = 90, Miss = 90, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 678
	L1D_cache_core[6]: Access = 90, Miss = 90, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 719
	L1D_cache_core[7]: Access = 98, Miss = 98, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 787
	L1D_cache_core[8]: Access = 90, Miss = 90, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 730
	L1D_cache_core[9]: Access = 98, Miss = 98, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 799
	L1D_cache_core[10]: Access = 94, Miss = 94, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 887
	L1D_cache_core[11]: Access = 94, Miss = 94, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 732
	L1D_cache_core[12]: Access = 90, Miss = 90, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 762
	L1D_cache_core[13]: Access = 96, Miss = 96, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 855
	L1D_cache_core[14]: Access = 96, Miss = 96, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 882
	L1D_cache_core[15]: Access = 102, Miss = 102, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 711
	L1D_cache_core[16]: Access = 92, Miss = 92, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 912
	L1D_cache_core[17]: Access = 94, Miss = 94, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 798
	L1D_cache_core[18]: Access = 92, Miss = 92, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 818
	L1D_cache_core[19]: Access = 98, Miss = 98, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1000
	L1D_cache_core[20]: Access = 90, Miss = 90, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 869
	L1D_cache_core[21]: Access = 96, Miss = 96, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 912
	L1D_cache_core[22]: Access = 92, Miss = 92, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 910
	L1D_cache_core[23]: Access = 98, Miss = 98, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 945
	L1D_cache_core[24]: Access = 94, Miss = 94, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 905
	L1D_cache_core[25]: Access = 7415, Miss = 7415, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 20488
	L1D_cache_core[26]: Access = 9146, Miss = 9146, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 11254
	L1D_cache_core[27]: Access = 8430, Miss = 8430, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 12792
	L1D_cache_core[28]: Access = 8881, Miss = 8881, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 10850
	L1D_cache_core[29]: Access = 7791, Miss = 7791, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 15521
	L1D_cache_core[30]: Access = 36496, Miss = 36496, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 74972
	L1D_cache_core[31]: Access = 36936, Miss = 36936, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 81482
	L1D_cache_core[32]: Access = 37554, Miss = 37554, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 65276
	L1D_cache_core[33]: Access = 36379, Miss = 36379, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 73652
	L1D_cache_core[34]: Access = 36585, Miss = 36585, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 70700
	L1D_cache_core[35]: Access = 38047, Miss = 38047, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 51893
	L1D_cache_core[36]: Access = 35939, Miss = 35939, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 88684
	L1D_cache_core[37]: Access = 37245, Miss = 37245, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 68895
	L1D_cache_core[38]: Access = 36045, Miss = 36045, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 69095
	L1D_cache_core[39]: Access = 38589, Miss = 38589, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 60063
	L1D_cache_core[40]: Access = 34907, Miss = 34907, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 86976
	L1D_cache_core[41]: Access = 38244, Miss = 38244, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 72406
	L1D_cache_core[42]: Access = 37043, Miss = 37043, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 53868
	L1D_cache_core[43]: Access = 34519, Miss = 34519, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 104725
	L1D_cache_core[44]: Access = 34499, Miss = 34499, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 71487
	L1D_cache_core[45]: Access = 36332, Miss = 36332, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 73901
	L1D_cache_core[46]: Access = 35410, Miss = 35410, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 75690
	L1D_cache_core[47]: Access = 40323, Miss = 40323, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 40035
	L1D_cache_core[48]: Access = 33972, Miss = 33972, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 92052
	L1D_cache_core[49]: Access = 37037, Miss = 37037, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 68311
	L1D_cache_core[50]: Access = 36796, Miss = 36796, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 82465
	L1D_cache_core[51]: Access = 36650, Miss = 36650, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 62324
	L1D_cache_core[52]: Access = 34012, Miss = 34012, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 93540
	L1D_cache_core[53]: Access = 35745, Miss = 35745, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 80094
	L1D_cache_core[54]: Access = 35159, Miss = 35159, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 78654
	L1D_cache_core[55]: Access = 39435, Miss = 39435, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 44639
	L1D_cache_core[56]: Access = 36855, Miss = 36855, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 71413
	L1D_cache_core[57]: Access = 36487, Miss = 36487, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 76115
	L1D_cache_core[58]: Access = 34450, Miss = 34450, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 85827
	L1D_cache_core[59]: Access = 35191, Miss = 35191, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 71504
	L1D_total_cache_accesses = 1136878
	L1D_total_cache_misses = 1136878
	L1D_total_cache_miss_rate = 1.0000
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 2281269
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.004
L1C_cache:
	L1C_total_cache_accesses = 714485
	L1C_total_cache_misses = 7744
	L1C_total_cache_miss_rate = 0.0108
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 80512
L1T_cache:
	L1T_total_cache_accesses = 3454560
	L1T_total_cache_misses = 1288870
	L1T_total_cache_miss_rate = 0.3731
	L1T_total_cache_pending_hits = 2165690
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1065870
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 2143101
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 706741
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 7744
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 80512
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 2165690
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 1288870
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 71008
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 138168
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 8335809
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 28595
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
1262, 643, 1262, 631, 1262, 631, 1262, 631, 1262, 631, 1262, 631, 1262, 631, 1262, 631, 1087, 631, 1068, 631, 835, 631, 821, 631, 631, 631, 631, 355, 631, 204, 631, 37, 
shader 0 total_cycles, active_cycles, idle cycles = 4275565, 12621, 4262944 
shader 1 total_cycles, active_cycles, idle cycles = 4275565, 12823, 4262742 
shader 2 total_cycles, active_cycles, idle cycles = 4275565, 12349, 4263215 
shader 3 total_cycles, active_cycles, idle cycles = 4275565, 13749, 4261816 
shader 4 total_cycles, active_cycles, idle cycles = 4275565, 11739, 4263825 
shader 5 total_cycles, active_cycles, idle cycles = 4275565, 13522, 4262043 
shader 6 total_cycles, active_cycles, idle cycles = 4275565, 12912, 4262653 
shader 7 total_cycles, active_cycles, idle cycles = 4275565, 13694, 4261871 
shader 8 total_cycles, active_cycles, idle cycles = 4275565, 12755, 4262810 
shader 9 total_cycles, active_cycles, idle cycles = 4275565, 14161, 4261403 
shader 10 total_cycles, active_cycles, idle cycles = 4275565, 13231, 4262333 
shader 11 total_cycles, active_cycles, idle cycles = 4275565, 13686, 4261878 
shader 12 total_cycles, active_cycles, idle cycles = 4275565, 12817, 4262747 
shader 13 total_cycles, active_cycles, idle cycles = 4275565, 14123, 4261442 
shader 14 total_cycles, active_cycles, idle cycles = 4275565, 14056, 4261509 
shader 15 total_cycles, active_cycles, idle cycles = 4275565, 14493, 4261072 
shader 16 total_cycles, active_cycles, idle cycles = 4275565, 13044, 4262521 
shader 17 total_cycles, active_cycles, idle cycles = 4275565, 13521, 4262044 
shader 18 total_cycles, active_cycles, idle cycles = 4275565, 13573, 4261992 
shader 19 total_cycles, active_cycles, idle cycles = 4275565, 14023, 4261541 
shader 20 total_cycles, active_cycles, idle cycles = 4275565, 13570, 4261995 
shader 21 total_cycles, active_cycles, idle cycles = 4275565, 13765, 4261799 
shader 22 total_cycles, active_cycles, idle cycles = 4275565, 13483, 4262081 
shader 23 total_cycles, active_cycles, idle cycles = 4275565, 14249, 4261316 
shader 24 total_cycles, active_cycles, idle cycles = 4275565, 13662, 4261902 
shader 25 total_cycles, active_cycles, idle cycles = 4275565, 59627, 4215937 
shader 26 total_cycles, active_cycles, idle cycles = 4275565, 70970, 4204594 
shader 27 total_cycles, active_cycles, idle cycles = 4275565, 66324, 4209240 
shader 28 total_cycles, active_cycles, idle cycles = 4275565, 69600, 4205965 
shader 29 total_cycles, active_cycles, idle cycles = 4275565, 62128, 4213436 
shader 30 total_cycles, active_cycles, idle cycles = 4275565, 245208, 4030357 
shader 31 total_cycles, active_cycles, idle cycles = 4275565, 248334, 4027231 
shader 32 total_cycles, active_cycles, idle cycles = 4275565, 253035, 4022530 
shader 33 total_cycles, active_cycles, idle cycles = 4275565, 244882, 4030682 
shader 34 total_cycles, active_cycles, idle cycles = 4275565, 246255, 4029309 
shader 35 total_cycles, active_cycles, idle cycles = 4275565, 256393, 4019171 
shader 36 total_cycles, active_cycles, idle cycles = 4275565, 240850, 4034714 
shader 37 total_cycles, active_cycles, idle cycles = 4275565, 250669, 4024896 
shader 38 total_cycles, active_cycles, idle cycles = 4275565, 242222, 4033342 
shader 39 total_cycles, active_cycles, idle cycles = 4275565, 259236, 4016328 
shader 40 total_cycles, active_cycles, idle cycles = 4275565, 234333, 4041232 
shader 41 total_cycles, active_cycles, idle cycles = 4275565, 257205, 4018359 
shader 42 total_cycles, active_cycles, idle cycles = 4275565, 249570, 4025995 
shader 43 total_cycles, active_cycles, idle cycles = 4275565, 231279, 4044286 
shader 44 total_cycles, active_cycles, idle cycles = 4275565, 232450, 4043115 
shader 45 total_cycles, active_cycles, idle cycles = 4275565, 244072, 4031493 
shader 46 total_cycles, active_cycles, idle cycles = 4275565, 238032, 4037533 
shader 47 total_cycles, active_cycles, idle cycles = 4275565, 270802, 4004762 
shader 48 total_cycles, active_cycles, idle cycles = 4275565, 227321, 4048243 
shader 49 total_cycles, active_cycles, idle cycles = 4275565, 249424, 4026141 
shader 50 total_cycles, active_cycles, idle cycles = 4275565, 247416, 4028148 
shader 51 total_cycles, active_cycles, idle cycles = 4275565, 246347, 4029217 
shader 52 total_cycles, active_cycles, idle cycles = 4275565, 228545, 4047020 
shader 53 total_cycles, active_cycles, idle cycles = 4275565, 239529, 4036035 
shader 54 total_cycles, active_cycles, idle cycles = 4275565, 236700, 4038864 
shader 55 total_cycles, active_cycles, idle cycles = 4275565, 265464, 4010100 
shader 56 total_cycles, active_cycles, idle cycles = 4275565, 247447, 4028117 
shader 57 total_cycles, active_cycles, idle cycles = 4275565, 245338, 4030227 
shader 58 total_cycles, active_cycles, idle cycles = 4275565, 231493, 4044071 
shader 59 total_cycles, active_cycles, idle cycles = 4275565, 235938, 4039627 
warps_exctd_sm 0 = 1184 
warps_exctd_sm 1 = 1184 
warps_exctd_sm 2 = 1152 
warps_exctd_sm 3 = 1280 
warps_exctd_sm 4 = 1120 
warps_exctd_sm 5 = 1216 
warps_exctd_sm 6 = 1184 
warps_exctd_sm 7 = 1280 
warps_exctd_sm 8 = 1184 
warps_exctd_sm 9 = 1312 
warps_exctd_sm 10 = 1216 
warps_exctd_sm 11 = 1280 
warps_exctd_sm 12 = 1184 
warps_exctd_sm 13 = 1312 
warps_exctd_sm 14 = 1280 
warps_exctd_sm 15 = 1376 
warps_exctd_sm 16 = 1184 
warps_exctd_sm 17 = 1216 
warps_exctd_sm 18 = 1216 
warps_exctd_sm 19 = 1312 
warps_exctd_sm 20 = 1216 
warps_exctd_sm 21 = 1312 
warps_exctd_sm 22 = 1248 
warps_exctd_sm 23 = 1312 
warps_exctd_sm 24 = 1248 
warps_exctd_sm 25 = 7936 
warps_exctd_sm 26 = 9184 
warps_exctd_sm 27 = 8928 
warps_exctd_sm 28 = 9152 
warps_exctd_sm 29 = 8384 
warps_exctd_sm 30 = 33792 
warps_exctd_sm 31 = 33888 
warps_exctd_sm 32 = 34272 
warps_exctd_sm 33 = 33600 
warps_exctd_sm 34 = 33952 
warps_exctd_sm 35 = 34752 
warps_exctd_sm 36 = 33312 
warps_exctd_sm 37 = 34688 
warps_exctd_sm 38 = 33536 
warps_exctd_sm 39 = 34912 
warps_exctd_sm 40 = 31968 
warps_exctd_sm 41 = 35008 
warps_exctd_sm 42 = 33984 
warps_exctd_sm 43 = 31584 
warps_exctd_sm 44 = 32000 
warps_exctd_sm 45 = 33536 
warps_exctd_sm 46 = 32832 
warps_exctd_sm 47 = 36192 
warps_exctd_sm 48 = 31328 
warps_exctd_sm 49 = 34304 
warps_exctd_sm 50 = 33952 
warps_exctd_sm 51 = 32768 
warps_exctd_sm 52 = 31552 
warps_exctd_sm 53 = 32704 
warps_exctd_sm 54 = 32608 
warps_exctd_sm 55 = 35488 
warps_exctd_sm 56 = 33600 
warps_exctd_sm 57 = 33152 
warps_exctd_sm 58 = 31392 
warps_exctd_sm 59 = 31776 
gpgpu_n_tot_thrd_icount = 512639872
gpgpu_n_tot_w_icount = 16019996
gpgpu_n_stall_shd_mem = 148531328
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 3547631
gpgpu_n_mem_write_global = 71008
gpgpu_n_mem_texture = 1288870
gpgpu_n_mem_const = 5059
gpgpu_n_load_insn  = 36560480
gpgpu_n_store_insn = 1040896
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 16491008
gpgpu_n_const_mem_insn = 17531904
gpgpu_n_param_mem_insn = 5331616
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 80512
gpgpu_stall_shd_mem[c_mem][bk_conf] = 80512
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 124693615
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:210826808	W0_Idle:62949807	W0_Scoreboard:223271037	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:16020148
Warp Occupancy Distribution:
Stall:189037809	W0_Idle:55797717	W0_Scoreboard:10369820	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:1328554
Warp Occupancy Distribution:
Stall:21788999	W0_Idle:7152090	W0_Scoreboard:212901217	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:14691594
warp_utilization0: 0.031224
warp_utilization1: 0.005179
warp_utilization2: 0.057270
traffic_breakdown_coretomem[CONST_ACC_R] = 40472 {8:5059,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 8526960 {8:1065870,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 6590720 {40:25072,72:10304,136:35632,}
traffic_breakdown_coretomem[GLOBAL_ATOMIC] = 99871880 {40:2472836,72:3990,136:4935,}
traffic_breakdown_coretomem[INST_ACC_R] = 35880 {8:4485,}
traffic_breakdown_coretomem[TEXTURE_ACC_R] = 10310960 {8:1288870,}
traffic_breakdown_memtocore[CONST_ACC_R] = 364248 {72:5059,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 144958320 {136:1065870,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 568064 {8:71008,}
traffic_breakdown_memtocore[GLOBAL_ATOMIC] = 99846800 {40:2472209,72:3990,136:4935,}
traffic_breakdown_memtocore[INST_ACC_R] = 609960 {136:4485,}
traffic_breakdown_memtocore[TEXTURE_ACC_R] = 175286320 {136:1288870,}
maxmrqlatency = 939 
maxdqlatency = 0 
maxmflatency = 10390 
averagemflatency = 871 
averagemflatency_1 = 893 
averagemflatency_2= 847 
averagemrqlatency_1 = 66 
averagemrqlatency_2 = 72 
max_icnt2mem_latency = 9574 
max_icnt2sh_latency = 4275564 
mrq_lat_table:1569534 	56393 	101846 	193726 	457795 	784546 	1036310 	818407 	220610 	6638 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	38893 	42230 	53414 	249570 	854166 	2093058 	1445269 	132527 	2770 	44 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	372550 	230116 	503743 	360427 	514880 	1021296 	1290576 	576420 	45390 	1410 	25 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	2927002 	1688608 	215259 	9938 	126 	0 	0 	0 	0 	0 	0 	0 	180 	768 	3490 	4438 	8876 	15490 	35171 	2595 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1 	19 	8286 	244 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        32        32        32        32        32        32        32        32        32        32        10         9        12        10        12        14 
dram[1]:        24        32        32        32        32        32        32        30        32        24        10        10        12        12        11        14 
dram[2]:        32        24        32        32        32        32        32        30        32        19        12         9        12        10        15        16 
dram[3]:        32        20        28        30        32        30        32        28        30        22        11        11        10        12        13        11 
dram[4]:        32        32        32        32        32        32        32        28        28        28        10        11        11        15        12        12 
dram[5]:        32        24        32        32        32        32        32        26        28        22         9        14        11        12        12        14 
maximum service time to same row:
dram[0]:      1247      1423      1295      1326      1601      1581      1270      1489      1602      1458      2180      2291      2175      2301      2487      2177 
dram[1]:      1071      1363      1481      1400      1448      1292      1409      1229      1341      1457      2449      2343      2589      2115      2439      2044 
dram[2]:      1409      1004      1281      1694      1156      1503      1330      1414      1651      1457      2269      2594      2391      2454      2235      2451 
dram[3]:      1576      1457      1232      1251      1381      1192      1369      1237      1374      1280      2372      2604      2338      2306      2371      2412 
dram[4]:      1327      1419      1477      1294      1349      1163      1303      1303      1156      1505      2269      2122      2269      2216      2276      2213 
dram[5]:      1348      1450      1194      1334      1118      1314      1421      1265      1140      1310      2029      2287      2082      2281      2285      2282 
average row accesses per activate:
dram[0]:  1.180052  1.159759  1.154653  1.157264  1.164549  1.154337  1.173676  1.168007  1.157397  1.145328  1.157249  1.158772  1.175088  1.164611  1.181500  1.174168 
dram[1]:  1.154837  1.156823  1.156394  1.153074  1.155233  1.156180  1.163838  1.169109  1.150438  1.151824  1.155267  1.156201  1.164822  1.166826  1.172854  1.180943 
dram[2]:  1.153464  1.167051  1.148668  1.165841  1.155419  1.199861  1.157642  1.185857  1.141588  1.149592  1.147074  1.157024  1.166784  1.182469  1.170131  1.192731 
dram[3]:  1.151787  1.155458  1.157164  1.157456  1.151261  1.162137  1.162560  1.177307  1.139920  1.149567  1.159786  1.157006  1.162553  1.162809  1.179221  1.185752 
dram[4]:  1.163954  1.160125  1.159298  1.154722  1.156931  1.161341  1.176393  1.167350  1.143836  1.144596  1.192535  1.156451  1.163926  1.167341  1.185416  1.187081 
dram[5]:  1.156804  1.162246  1.157881  1.156078  1.149235  1.157854  1.162164  1.174181  1.146320  1.149936  1.151577  1.152678  1.166156  1.164901  1.172192  1.192930 
average row locality = 5245805/4510584 = 1.162999
average row locality_1 = 3894326/3412823 = 1.141086
average row locality_2 = 1351479/1097761 = 1.231123
average row locality_3 = 0/0 = -nan
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:     37455     34261     33802     32789     36579     34220     35927     34346     35224     32214     33363     32478     35033     33004     35539     34043 
dram[1]:     34011     32421     33762     32449     34304     34050     34424     34108     33460     32969     31817     31577     33093     32933     34049     34056 
dram[2]:     34631     36224     32718     35185     35351     39863     33988     36899     33205     34170     32088     33794     34278     36218     33344     36610 
dram[3]:     32205     33400     33542     33461     33811     35609     33925     35711     32201     32779     32856     31961     32963     32692     34452     34737 
dram[4]:     35616     33935     35453     33171     35854     35762     36608     34159     33877     32748     37307     32526     34125     33234     36262     35310 
dram[5]:     33584     33425     34132     33550     34349     35053     34048     35066     33527     32797     32362     31303     33673     32339     33586     35585 
total reads: 3272957
bank skew: 39863/31303 = 1.27
chip skew: 558566/533483 = 1.05
number of total write accesses:
dram[0]:     22743     19742     18692     17692     20966     18959     21812     20411     22854     19960     22038     21146     22900     20815     22237     20696 
dram[1]:     19421     17921     18679     17373     18876     18778     20368     20155     21172     20691     20491     20274     20907     20728     20797     20752 
dram[2]:     19914     21440     17689     19852     19918     24200     20082     22820     20912     21891     20769     22479     22102     23946     20080     23156 
dram[3]:     17748     18814     18454     18232     18502     20234     19906     21640     19923     20554     21531     20618     20829     20472     21107     21389 
dram[4]:     21022     19331     20133     18034     20396     20357     22515     20211     21535     20557     25982     21191     21925     21004     22803     21883 
dram[5]:     19120     18806     18959     18366     18933     19710     20031     21110     21180     20575     21047     19956     21480     20121     20227     22195 
total reads: 1972944
bank skew: 25982/17373 = 1.50
chip skew: 341250/317383 = 1.08
average mf latency per bank:
dram[0]:        968       901       968       905       858       803       767       709       696       632       711       651       783       719       901       833
dram[1]:        842       888       839       888       774       789       664       690       593       612       604       616       670       685       772       807
dram[2]:        957      1224       971      1183       865      1523       757       981       678       871       707       905       783      1023       898      1132
dram[3]:        899       870       879       876       796       804       683       681       607       606       616       621       695       697       812       819
dram[4]:       1090       972      1054       966       962       862       853       750       771       669       843       702       871       787       987       912
dram[5]:        861       885       862       884       770       811       680       710       610       634       624       641       690       710       801       827
maximum mf latency per bank:
dram[0]:       6828      7390      8333      8687      9657      7104      9111      5389      8176      7270      9704      6918      6968      9588      7463      6175
dram[1]:       8119      8128      9964      8577      6931      7684      6645      6978      6213      6753      6870      7643      9590      8143      8657      7401
dram[2]:       9026      9295      9822      8402      8259      7978     10057      7705      7023      7973      8006      8313      6147      7989      6687      6002
dram[3]:       8510      7093      9237      7380      8890      8869      6191      6832      9572      5593      7167      8139      5610      5709      6859      6797
dram[4]:       7601      6808      8275      9716      9430      5662      6504      5305      9143      7664      7111      8463      8075      7473      8658      8139
dram[5]:       7154      7930      8894     10390      9480      7413      8553      7037      7574      6787      8399      9796      8874      8582      5144      6743
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5643745 n_nop=2361329 n_act=759118 n_pre=759103 n_req=557953 n_req_1=323486 n_req_2=234467 n_req_3=0 n_rd=1100526 n_write=663669 bw_util=0.3942 bw_util_1=0.2293 bw_util_2=0.1649 bw_util_3=0 blp=10.456738 blp_1= 3.819045 blp_2= 2.817516 blp_3= -nan
 n_activity=5632107 dram_eff=0.395 dram_eff_1=0.2297 dram_eff_2=0.1652 dram_eff_3=0
bk0: 74910a 1980942i bk1: 68520a 2228538i bk2: 67604a 2281471i bk3: 65578a 2344026i bk4: 73156a 1827537i bk5: 68440a 2044138i bk6: 71854a 1671570i bk7: 68692a 1775119i bk8: 70444a 2006735i bk9: 64424a 2266054i bk10: 66726a 1985025i bk11: 64952a 2016173i bk12: 70066a 1713261i bk13: 66008a 1916903i bk14: 71074a 1646510i bk15: 68078a 1785934i 
bw_dist = 0.229	0.165	0.000	0.604	0.002
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=14.5387
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5643745 n_nop=2479197 n_act=733263 n_pre=733250 n_req=541005 n_req_1=307182 n_req_2=233823 n_req_3=0 n_rd=1066936 n_write=631099 bw_util=0.3821 bw_util_1=0.2177 bw_util_2=0.1644 bw_util_3=0 blp=9.942320 blp_1= 3.692791 blp_2= 2.785143 blp_3= -nan
 n_activity=5603115 dram_eff=0.3849 dram_eff_1=0.2193 dram_eff_2=0.1656 dram_eff_3=0
bk0: 68022a 2422070i bk1: 64838a 2530033i bk2: 67520a 2362740i bk3: 64898a 2464216i bk4: 68608a 2195735i bk5: 68098a 2158255i bk6: 68844a 1947597i bk7: 68216a 1922427i bk8: 66920a 2276083i bk9: 65936a 2243248i bk10: 63630a 2253257i bk11: 63154a 2222480i bk12: 66184a 2037210i bk13: 65862a 2010732i bk14: 68098a 1930148i bk15: 68108a 1871505i 
bw_dist = 0.218	0.164	0.000	0.611	0.007
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=13.0714
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5643745 n_nop=2304026 n_act=771921 n_pre=771905 n_req=566268 n_req_1=331064 n_req_2=235204 n_req_3=0 n_rd=1117114 n_write=678779 bw_util=0.4 bw_util_1=0.2346 bw_util_2=0.1654 bw_util_3=0 blp=10.736800 blp_1= 3.871097 blp_2= 2.847462 blp_3= -nan
 n_activity=5638252 dram_eff=0.4004 dram_eff_1=0.2349 dram_eff_2=0.1656 dram_eff_3=0
bk0: 69262a 2251324i bk1: 72448a 1988600i bk2: 65436a 2360921i bk3: 70370a 2038106i bk4: 70700a 1927011i bk5: 79726a 1317492i bk6: 67976a 1819099i bk7: 73794a 1416354i bk8: 66410a 2212858i bk9: 68340a 2004132i bk10: 64174a 2115087i bk11: 67588a 1827855i bk12: 68552a 1777787i bk13: 72436a 1454989i bk14: 66686a 1876740i bk15: 73216a 1404230i 
bw_dist = 0.235	0.165	0.000	0.599	0.001
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=15.37
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5643745 n_nop=2459873 n_act=737542 n_pre=737528 n_req=543817 n_req_1=309750 n_req_2=234067 n_req_3=0 n_rd=1072582 n_write=636220 bw_util=0.3841 bw_util_1=0.2195 bw_util_2=0.1646 bw_util_3=0 blp=10.030749 blp_1= 3.716163 blp_2= 2.785496 blp_3= -nan
 n_activity=5609009 dram_eff=0.3865 dram_eff_1=0.2209 dram_eff_2=0.1656 dram_eff_3=0
bk0: 64410a 2619389i bk1: 66798a 2417603i bk2: 67084a 2387929i bk3: 66920a 2339695i bk4: 67622a 2224784i bk5: 71218a 1934048i bk6: 67848a 1983535i bk7: 71420a 1701740i bk8: 64402a 2396285i bk9: 65558a 2261828i bk10: 65710a 2108463i bk11: 63920a 2169188i bk12: 65920a 2044257i bk13: 65378a 2025390i bk14: 68904a 1863087i bk15: 69470a 1786809i 
bw_dist = 0.220	0.165	0.000	0.610	0.006
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=13.3466
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5643745 n_nop=2322191 n_act=767786 n_pre=767773 n_req=563625 n_req_1=328692 n_req_2=234933 n_req_3=0 n_rd=1111868 n_write=674127 bw_util=0.3982 bw_util_1=0.233 bw_util_2=0.1652 bw_util_3=0 blp=10.657436 blp_1= 3.866122 blp_2= 2.838158 blp_3= -nan
 n_activity=5636729 dram_eff=0.3987 dram_eff_1=0.2332 dram_eff_2=0.1654 dram_eff_3=0
bk0: 71232a 2145820i bk1: 67870a 2261072i bk2: 70906a 2084691i bk3: 66342a 2274019i bk4: 71708a 1871034i bk5: 71518a 1802933i bk6: 73212a 1527516i bk7: 68314a 1772677i bk8: 67754a 2147836i bk9: 65496a 2181170i bk10: 74614a 1479266i bk11: 65050a 1980851i bk12: 68248a 1793680i bk13: 66464a 1855866i bk14: 72522a 1516253i bk15: 70618a 1581541i 
bw_dist = 0.233	0.165	0.000	0.601	0.001
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=15.1633
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5643745 n_nop=2445207 n_act=740932 n_pre=740919 n_req=545913 n_req_1=311597 n_req_2=234316 n_req_3=0 n_rd=1076730 n_write=639957 bw_util=0.3856 bw_util_1=0.2208 bw_util_2=0.1648 bw_util_3=0 blp=10.100103 blp_1= 3.730335 blp_2= 2.793193 blp_3= -nan
 n_activity=5614398 dram_eff=0.3876 dram_eff_1=0.222 dram_eff_2=0.1656 dram_eff_3=0
bk0: 67168a 2441095i bk1: 66846a 2395734i bk2: 68264a 2282378i bk3: 67100a 2289094i bk4: 68696a 2149930i bk5: 70106a 1997268i bk6: 68096a 1952356i bk7: 70130a 1768317i bk8: 67052a 2255790i bk9: 65594a 2239996i bk10: 64722a 2146473i bk11: 62602a 2224528i bk12: 67342a 1956158i bk13: 64674a 2066980i bk14: 67172a 1972359i bk15: 71166a 1662079i 
bw_dist = 0.221	0.165	0.000	0.609	0.005
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=13.513

========= L2 cache stats =========
L2_cache_bank[0]: Access = 419118, Miss = 282945, Miss_rate = 0.675, Pending_hits = 5483, Reservation_fails = 207312
L2_cache_bank[1]: Access = 397267, Miss = 267369, Miss_rate = 0.673, Pending_hits = 4485, Reservation_fails = 130795
L2_cache_bank[2]: Access = 405320, Miss = 268930, Miss_rate = 0.664, Pending_hits = 4150, Reservation_fails = 114874
L2_cache_bank[3]: Access = 398015, Miss = 264579, Miss_rate = 0.665, Pending_hits = 3945, Reservation_fails = 115702
L2_cache_bank[4]: Access = 400734, Miss = 269608, Miss_rate = 0.673, Pending_hits = 4634, Reservation_fails = 94286
L2_cache_bank[5]: Access = 444009, Miss = 288970, Miss_rate = 0.651, Pending_hits = 5919, Reservation_fails = 256280
L2_cache_bank[6]: Access = 399784, Miss = 265968, Miss_rate = 0.665, Pending_hits = 4067, Reservation_fails = 103176
L2_cache_bank[7]: Access = 411523, Miss = 270360, Miss_rate = 0.657, Pending_hits = 4472, Reservation_fails = 124041
L2_cache_bank[8]: Access = 419625, Miss = 285118, Miss_rate = 0.679, Pending_hits = 5816, Reservation_fails = 218573
L2_cache_bank[9]: Access = 407764, Miss = 270862, Miss_rate = 0.664, Pending_hits = 4951, Reservation_fails = 137795
L2_cache_bank[10]: Access = 403125, Miss = 269273, Miss_rate = 0.668, Pending_hits = 4354, Reservation_fails = 111281
L2_cache_bank[11]: Access = 410381, Miss = 269132, Miss_rate = 0.656, Pending_hits = 4683, Reservation_fails = 133498
Cache L2_bank_000:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 419118, Miss = 282945 (0.675), PendingHit = 5483 (0.0131)
Cache L2_bank_001:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 397267, Miss = 267369 (0.673), PendingHit = 4485 (0.0113)
Cache L2_bank_002:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 405320, Miss = 268930 (0.664), PendingHit = 4150 (0.0102)
Cache L2_bank_003:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 398015, Miss = 264579 (0.665), PendingHit = 3945 (0.00991)
Cache L2_bank_004:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 400734, Miss = 269608 (0.673), PendingHit = 4634 (0.0116)
Cache L2_bank_005:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 444009, Miss = 288970 (0.651), PendingHit = 5919 (0.0133)
Cache L2_bank_006:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 399784, Miss = 265968 (0.665), PendingHit = 4067 (0.0102)
Cache L2_bank_007:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 411523, Miss = 270360 (0.657), PendingHit = 4472 (0.0109)
Cache L2_bank_008:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 419625, Miss = 285118 (0.679), PendingHit = 5816 (0.0139)
Cache L2_bank_009:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 407764, Miss = 270862 (0.664), PendingHit = 4951 (0.0121)
Cache L2_bank_010:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 403125, Miss = 269273 (0.668), PendingHit = 4354 (0.0108)
Cache L2_bank_011:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 410381, Miss = 269132 (0.656), PendingHit = 4683 (0.0114)
L2 Cache Total Miss Rate = 0.666
Stream 1: L2 Cache Miss Rate = 0.763
Stream 2: L2 Cache Miss Rate = 0.559
Stream 1: Accesses  = 2569347
Stream 1: Misses  = 1960970
Stream 2: Accesses  = 2347318
Stream 2: Misses  = 1312144
Stream 1+2: Accesses  = 4916665
Stream 1+2: Misses  = 3273114
Total Accesses  = 4916665
MPKI-CORES
CORE_L2MPKI_0	74.629
CORE_L2MPKI_1	77.098
CORE_L2MPKI_2	74.306
CORE_L2MPKI_3	76.405
CORE_L2MPKI_4	75.929
CORE_L2MPKI_5	78.498
CORE_L2MPKI_6	76.799
CORE_L2MPKI_7	78.285
CORE_L2MPKI_8	76.046
CORE_L2MPKI_9	78.425
CORE_L2MPKI_10	76.817
CORE_L2MPKI_11	78.478
CORE_L2MPKI_12	78.510
CORE_L2MPKI_13	79.444
CORE_L2MPKI_14	78.281
CORE_L2MPKI_15	79.510
CORE_L2MPKI_16	76.855
CORE_L2MPKI_17	78.073
CORE_L2MPKI_18	76.840
CORE_L2MPKI_19	79.125
CORE_L2MPKI_20	78.148
CORE_L2MPKI_21	79.364
CORE_L2MPKI_22	75.962
CORE_L2MPKI_23	79.957
CORE_L2MPKI_24	77.412
CORE_L2MPKI_25	16.054
CORE_L2MPKI_26	13.517
CORE_L2MPKI_27	14.251
CORE_L2MPKI_28	13.373
CORE_L2MPKI_29	14.963
CORE_L2MPKI_30	2.813
CORE_L2MPKI_31	2.801
CORE_L2MPKI_32	2.737
CORE_L2MPKI_33	2.791
CORE_L2MPKI_34	2.770
CORE_L2MPKI_35	2.775
CORE_L2MPKI_36	2.834
CORE_L2MPKI_37	2.767
CORE_L2MPKI_38	2.828
CORE_L2MPKI_39	2.738
CORE_L2MPKI_40	2.942
CORE_L2MPKI_41	2.784
CORE_L2MPKI_42	2.801
CORE_L2MPKI_43	2.983
CORE_L2MPKI_44	2.874
CORE_L2MPKI_45	2.759
CORE_L2MPKI_46	2.886
CORE_L2MPKI_47	2.714
CORE_L2MPKI_48	2.963
CORE_L2MPKI_49	2.739
CORE_L2MPKI_50	2.785
CORE_L2MPKI_51	2.831
CORE_L2MPKI_52	2.893
CORE_L2MPKI_53	2.819
CORE_L2MPKI_54	2.907
CORE_L2MPKI_55	2.756
CORE_L2MPKI_56	2.804
CORE_L2MPKI_57	2.774
CORE_L2MPKI_58	2.896
CORE_L2MPKI_59	2.949
Avg_MPKI_Stream1= 67.045
Avg_MPKI_Stream2= 2.824
MISSES-CORES
CORE_MISSES_0	60073
CORE_MISSES_1	63055
CORE_MISSES_2	58522
CORE_MISSES_3	67004
CORE_MISSES_4	56846
CORE_MISSES_5	67709
CORE_MISSES_6	63248
CORE_MISSES_7	68372
CORE_MISSES_8	61861
CORE_MISSES_9	70841
CORE_MISSES_10	64831
CORE_MISSES_11	68508
CORE_MISSES_12	64182
CORE_MISSES_13	71566
CORE_MISSES_14	70187
CORE_MISSES_15	73495
CORE_MISSES_16	63943
CORE_MISSES_17	67333
CORE_MISSES_18	66525
CORE_MISSES_19	70772
CORE_MISSES_20	67645
CORE_MISSES_21	69678
CORE_MISSES_22	65332
CORE_MISSES_23	72673
CORE_MISSES_24	67464
CORE_MISSES_25	60676
CORE_MISSES_26	60816
CORE_MISSES_27	59899
CORE_MISSES_28	58999
CORE_MISSES_29	58915
CORE_MISSES_30	43667
CORE_MISSES_31	44044
CORE_MISSES_32	43847
CORE_MISSES_33	43267
CORE_MISSES_34	43186
CORE_MISSES_35	45054
CORE_MISSES_36	43205
CORE_MISSES_37	43903
CORE_MISSES_38	43363
CORE_MISSES_39	44951
CORE_MISSES_40	43650
CORE_MISSES_41	45340
CORE_MISSES_42	44257
CORE_MISSES_43	43687
CORE_MISSES_44	42302
CORE_MISSES_45	42634
CORE_MISSES_46	43486
CORE_MISSES_47	46542
CORE_MISSES_48	42648
CORE_MISSES_49	43246
CORE_MISSES_50	43632
CORE_MISSES_51	44166
CORE_MISSES_52	41859
CORE_MISSES_53	42751
CORE_MISSES_54	43560
CORE_MISSES_55	46341
CORE_MISSES_56	43932
CORE_MISSES_57	43104
CORE_MISSES_58	42453
CORE_MISSES_59	44067
L2_MISSES = 3273114
L2_total_cache_accesses = 4916665
L2_total_cache_misses = 3273114
L2_total_cache_miss_rate = 0.6657
L2_total_cache_pending_hits = 56959
L2_total_cache_reservation_fails = 1747613
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 551956
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 20148
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 2975139
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 1566063
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 3805
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 438
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 816
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 6531
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 1001548
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 32287
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 255035
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 137429
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 25384
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 3785
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 41839
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 21216
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 3899
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 301
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 285
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 16374
L2_cache_data_port_util = 0.239
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=16863373
icnt_total_pkts_simt_to_mem=7605817
statistics from finished app 2
-------------------------------------------------
gpu_ipc_1 =       4.7835
gpu_ipc_2 =     114.4538
gpu_tot_sim_cycle_stream_1 = 4520048
gpu_tot_sim_cycle_stream_2 = 4519153
gpu_sim_insn_1 = 21621600
gpu_sim_insn_2 = 517234208
gpu_sim_cycle = 4520049
gpu_sim_insn = 538855808
gpu_ipc =     119.2146
gpu_tot_sim_cycle = 4520049
gpu_tot_sim_insn = 538855808
gpu_tot_ipc =     119.2146
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 17190999
gpu_stall_icnt2sh    = 4934184
gpu_total_sim_rate=105678

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 8883630
	L1I_total_cache_misses = 30348
	L1I_total_cache_miss_rate = 0.0034
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 94, Miss = 94, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 549
	L1D_cache_core[1]: Access = 94, Miss = 94, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 747
	L1D_cache_core[2]: Access = 90, Miss = 90, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 687
	L1D_cache_core[3]: Access = 104, Miss = 104, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 394
	L1D_cache_core[4]: Access = 90, Miss = 90, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 638
	L1D_cache_core[5]: Access = 102, Miss = 102, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 678
	L1D_cache_core[6]: Access = 98, Miss = 98, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 719
	L1D_cache_core[7]: Access = 102, Miss = 102, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 787
	L1D_cache_core[8]: Access = 94, Miss = 94, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 730
	L1D_cache_core[9]: Access = 104, Miss = 104, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 799
	L1D_cache_core[10]: Access = 96, Miss = 96, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 887
	L1D_cache_core[11]: Access = 104, Miss = 104, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 732
	L1D_cache_core[12]: Access = 94, Miss = 94, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 762
	L1D_cache_core[13]: Access = 102, Miss = 102, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 855
	L1D_cache_core[14]: Access = 106, Miss = 106, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 882
	L1D_cache_core[15]: Access = 108, Miss = 108, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 711
	L1D_cache_core[16]: Access = 96, Miss = 96, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 912
	L1D_cache_core[17]: Access = 94, Miss = 94, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 798
	L1D_cache_core[18]: Access = 98, Miss = 98, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 818
	L1D_cache_core[19]: Access = 106, Miss = 106, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1000
	L1D_cache_core[20]: Access = 96, Miss = 96, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 869
	L1D_cache_core[21]: Access = 96, Miss = 96, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 912
	L1D_cache_core[22]: Access = 96, Miss = 96, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 910
	L1D_cache_core[23]: Access = 104, Miss = 104, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 945
	L1D_cache_core[24]: Access = 96, Miss = 96, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 905
	L1D_cache_core[25]: Access = 8963, Miss = 8963, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 31361
	L1D_cache_core[26]: Access = 11439, Miss = 11439, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 13512
	L1D_cache_core[27]: Access = 10097, Miss = 10097, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 23007
	L1D_cache_core[28]: Access = 10893, Miss = 10893, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 16073
	L1D_cache_core[29]: Access = 9604, Miss = 9604, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 24419
	L1D_cache_core[30]: Access = 38579, Miss = 38579, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 78738
	L1D_cache_core[31]: Access = 38750, Miss = 38750, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 88348
	L1D_cache_core[32]: Access = 39595, Miss = 39595, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 69788
	L1D_cache_core[33]: Access = 38192, Miss = 38192, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 77254
	L1D_cache_core[34]: Access = 38840, Miss = 38840, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 72357
	L1D_cache_core[35]: Access = 39993, Miss = 39993, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 58792
	L1D_cache_core[36]: Access = 37218, Miss = 37218, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 97992
	L1D_cache_core[37]: Access = 39022, Miss = 39022, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 76430
	L1D_cache_core[38]: Access = 38279, Miss = 38279, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 69877
	L1D_cache_core[39]: Access = 40804, Miss = 40804, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 62035
	L1D_cache_core[40]: Access = 37209, Miss = 37209, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 88890
	L1D_cache_core[41]: Access = 40139, Miss = 40139, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 79269
	L1D_cache_core[42]: Access = 39329, Miss = 39329, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 56827
	L1D_cache_core[43]: Access = 36351, Miss = 36351, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 114376
	L1D_cache_core[44]: Access = 36878, Miss = 36878, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 71488
	L1D_cache_core[45]: Access = 38507, Miss = 38507, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 75876
	L1D_cache_core[46]: Access = 37670, Miss = 37670, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 77269
	L1D_cache_core[47]: Access = 42435, Miss = 42435, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 44015
	L1D_cache_core[48]: Access = 36207, Miss = 36207, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 93496
	L1D_cache_core[49]: Access = 38830, Miss = 38830, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 72388
	L1D_cache_core[50]: Access = 38529, Miss = 38529, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 90919
	L1D_cache_core[51]: Access = 38547, Miss = 38547, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 67077
	L1D_cache_core[52]: Access = 35885, Miss = 35885, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 100476
	L1D_cache_core[53]: Access = 37725, Miss = 37725, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 83473
	L1D_cache_core[54]: Access = 37411, Miss = 37411, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 78824
	L1D_cache_core[55]: Access = 41513, Miss = 41513, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 47020
	L1D_cache_core[56]: Access = 39206, Miss = 39206, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 71677
	L1D_cache_core[57]: Access = 38687, Miss = 38687, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 81133
	L1D_cache_core[58]: Access = 36875, Miss = 36875, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 85827
	L1D_cache_core[59]: Access = 37232, Miss = 37232, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 75909
	L1D_total_cache_accesses = 1207897
	L1D_total_cache_misses = 1207897
	L1D_total_cache_miss_rate = 1.0000
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 2435838
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.004
L1C_cache:
	L1C_total_cache_accesses = 759090
	L1C_total_cache_misses = 7829
	L1C_total_cache_miss_rate = 0.0103
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 80512
L1T_cache:
	L1T_total_cache_accesses = 3670470
	L1T_total_cache_misses = 1369977
	L1T_total_cache_miss_rate = 0.3732
	L1T_total_cache_pending_hits = 2300493
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1132451
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 2291316
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 751261
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 7829
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 80512
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 2300493
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 1369977
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 75446
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 144522
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 8853282
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 30348
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
1262, 763, 1262, 664, 1262, 661, 1262, 639, 1262, 631, 1262, 631, 1262, 631, 1262, 631, 1262, 631, 1262, 631, 1101, 631, 1106, 631, 631, 631, 631, 589, 631, 412, 631, 279, 
shader 0 total_cycles, active_cycles, idle cycles = 4520049, 13518, 4506530 
shader 1 total_cycles, active_cycles, idle cycles = 4520049, 13674, 4506374 
shader 2 total_cycles, active_cycles, idle cycles = 4520049, 13164, 4506885 
shader 3 total_cycles, active_cycles, idle cycles = 4520049, 14613, 4505435 
shader 4 total_cycles, active_cycles, idle cycles = 4520049, 12622, 4507427 
shader 5 total_cycles, active_cycles, idle cycles = 4520049, 14393, 4505655 
shader 6 total_cycles, active_cycles, idle cycles = 4520049, 13733, 4506315 
shader 7 total_cycles, active_cycles, idle cycles = 4520049, 14501, 4505548 
shader 8 total_cycles, active_cycles, idle cycles = 4520049, 13625, 4506423 
shader 9 total_cycles, active_cycles, idle cycles = 4520049, 14920, 4505128 
shader 10 total_cycles, active_cycles, idle cycles = 4520049, 14056, 4505993 
shader 11 total_cycles, active_cycles, idle cycles = 4520049, 14485, 4505563 
shader 12 total_cycles, active_cycles, idle cycles = 4520049, 13645, 4506403 
shader 13 total_cycles, active_cycles, idle cycles = 4520049, 14987, 4505061 
shader 14 total_cycles, active_cycles, idle cycles = 4520049, 14984, 4505064 
shader 15 total_cycles, active_cycles, idle cycles = 4520049, 15360, 4504688 
shader 16 total_cycles, active_cycles, idle cycles = 4520049, 13899, 4506149 
shader 17 total_cycles, active_cycles, idle cycles = 4520049, 14173, 4505875 
shader 18 total_cycles, active_cycles, idle cycles = 4520049, 14385, 4505663 
shader 19 total_cycles, active_cycles, idle cycles = 4520049, 14887, 4505162 
shader 20 total_cycles, active_cycles, idle cycles = 4520049, 14388, 4505661 
shader 21 total_cycles, active_cycles, idle cycles = 4520049, 14507, 4505542 
shader 22 total_cycles, active_cycles, idle cycles = 4520049, 14322, 4505727 
shader 23 total_cycles, active_cycles, idle cycles = 4520049, 15115, 4504933 
shader 24 total_cycles, active_cycles, idle cycles = 4520049, 14489, 4505559 
shader 25 total_cycles, active_cycles, idle cycles = 4520049, 70115, 4449933 
shader 26 total_cycles, active_cycles, idle cycles = 4520049, 86451, 4433597 
shader 27 total_cycles, active_cycles, idle cycles = 4520049, 77535, 4442514 
shader 28 total_cycles, active_cycles, idle cycles = 4520049, 83154, 4436894 
shader 29 total_cycles, active_cycles, idle cycles = 4520049, 74400, 4445648 
shader 30 total_cycles, active_cycles, idle cycles = 4520049, 259046, 4261003 
shader 31 total_cycles, active_cycles, idle cycles = 4520049, 260606, 4259443 
shader 32 total_cycles, active_cycles, idle cycles = 4520049, 266651, 4253398 
shader 33 total_cycles, active_cycles, idle cycles = 4520049, 257154, 4262894 
shader 34 total_cycles, active_cycles, idle cycles = 4520049, 261418, 4258630 
shader 35 total_cycles, active_cycles, idle cycles = 4520049, 269220, 4250829 
shader 36 total_cycles, active_cycles, idle cycles = 4520049, 249554, 4270494 
shader 37 total_cycles, active_cycles, idle cycles = 4520049, 262569, 4257479 
shader 38 total_cycles, active_cycles, idle cycles = 4520049, 257358, 4262690 
shader 39 total_cycles, active_cycles, idle cycles = 4520049, 274230, 4245818 
shader 40 total_cycles, active_cycles, idle cycles = 4520049, 249793, 4270256 
shader 41 total_cycles, active_cycles, idle cycles = 4520049, 269774, 4250274 
shader 42 total_cycles, active_cycles, idle cycles = 4520049, 264787, 4255262 
shader 43 total_cycles, active_cycles, idle cycles = 4520049, 243693, 4276356 
shader 44 total_cycles, active_cycles, idle cycles = 4520049, 248531, 4271518 
shader 45 total_cycles, active_cycles, idle cycles = 4520049, 258782, 4261267 
shader 46 total_cycles, active_cycles, idle cycles = 4520049, 253086, 4266963 
shader 47 total_cycles, active_cycles, idle cycles = 4520049, 284985, 4235063 
shader 48 total_cycles, active_cycles, idle cycles = 4520049, 242457, 4277591 
shader 49 total_cycles, active_cycles, idle cycles = 4520049, 261554, 4258495 
shader 50 total_cycles, active_cycles, idle cycles = 4520049, 259052, 4260997 
shader 51 total_cycles, active_cycles, idle cycles = 4520049, 259147, 4260902 
shader 52 total_cycles, active_cycles, idle cycles = 4520049, 240849, 4279200 
shader 53 total_cycles, active_cycles, idle cycles = 4520049, 252895, 4267154 
shader 54 total_cycles, active_cycles, idle cycles = 4520049, 251877, 4268172 
shader 55 total_cycles, active_cycles, idle cycles = 4520049, 279235, 4240814 
shader 56 total_cycles, active_cycles, idle cycles = 4520049, 263312, 4256737 
shader 57 total_cycles, active_cycles, idle cycles = 4520049, 260102, 4259946 
shader 58 total_cycles, active_cycles, idle cycles = 4520049, 247871, 4272177 
shader 59 total_cycles, active_cycles, idle cycles = 4520049, 249695, 4270353 
warps_exctd_sm 0 = 1248 
warps_exctd_sm 1 = 1248 
warps_exctd_sm 2 = 1184 
warps_exctd_sm 3 = 1408 
warps_exctd_sm 4 = 1152 
warps_exctd_sm 5 = 1376 
warps_exctd_sm 6 = 1280 
warps_exctd_sm 7 = 1344 
warps_exctd_sm 8 = 1216 
warps_exctd_sm 9 = 1408 
warps_exctd_sm 10 = 1280 
warps_exctd_sm 11 = 1376 
warps_exctd_sm 12 = 1280 
warps_exctd_sm 13 = 1376 
warps_exctd_sm 14 = 1376 
warps_exctd_sm 15 = 1408 
warps_exctd_sm 16 = 1280 
warps_exctd_sm 17 = 1312 
warps_exctd_sm 18 = 1312 
warps_exctd_sm 19 = 1408 
warps_exctd_sm 20 = 1376 
warps_exctd_sm 21 = 1376 
warps_exctd_sm 22 = 1344 
warps_exctd_sm 23 = 1440 
warps_exctd_sm 24 = 1408 
warps_exctd_sm 25 = 9472 
warps_exctd_sm 26 = 11328 
warps_exctd_sm 27 = 10496 
warps_exctd_sm 28 = 10944 
warps_exctd_sm 29 = 10176 
warps_exctd_sm 30 = 35584 
warps_exctd_sm 31 = 35680 
warps_exctd_sm 32 = 36160 
warps_exctd_sm 33 = 35392 
warps_exctd_sm 34 = 36000 
warps_exctd_sm 35 = 36672 
warps_exctd_sm 36 = 34592 
warps_exctd_sm 37 = 36448 
warps_exctd_sm 38 = 35584 
warps_exctd_sm 39 = 36928 
warps_exctd_sm 40 = 34016 
warps_exctd_sm 41 = 36800 
warps_exctd_sm 42 = 36032 
warps_exctd_sm 43 = 33408 
warps_exctd_sm 44 = 34048 
warps_exctd_sm 45 = 35488 
warps_exctd_sm 46 = 34752 
warps_exctd_sm 47 = 38080 
warps_exctd_sm 48 = 33376 
warps_exctd_sm 49 = 36064 
warps_exctd_sm 50 = 35488 
warps_exctd_sm 51 = 34688 
warps_exctd_sm 52 = 33120 
warps_exctd_sm 53 = 34496 
warps_exctd_sm 54 = 34656 
warps_exctd_sm 55 = 37280 
warps_exctd_sm 56 = 35584 
warps_exctd_sm 57 = 35168 
warps_exctd_sm 58 = 33440 
warps_exctd_sm 59 = 33632 
gpgpu_n_tot_thrd_icount = 544468224
gpgpu_n_tot_w_icount = 17014632
gpgpu_n_stall_shd_mem = 156257716
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 3749423
gpgpu_n_mem_write_global = 75446
gpgpu_n_mem_texture = 1369977
gpgpu_n_mem_const = 5134
gpgpu_n_load_insn  = 38824512
gpgpu_n_store_insn = 1105952
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 17521696
gpgpu_n_const_mem_insn = 18627648
gpgpu_n_param_mem_insn = 5663232
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 80512
gpgpu_stall_shd_mem[c_mem][bk_conf] = 80512
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 130958191
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:219932393	W0_Idle:67791869	W0_Scoreboard:237666819	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:17014799
Warp Occupancy Distribution:
Stall:197119833	W0_Idle:60055276	W0_Scoreboard:12531610	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:1496221
Warp Occupancy Distribution:
Stall:22812560	W0_Idle:7736593	W0_Scoreboard:225135209	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:15518578
warp_utilization0: 0.031369
warp_utilization1: 0.005517
warp_utilization2: 0.057221
traffic_breakdown_coretomem[CONST_ACC_R] = 41072 {8:5134,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 9059608 {8:1132451,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 7002640 {40:26639,72:10948,136:37859,}
traffic_breakdown_coretomem[GLOBAL_ATOMIC] = 105288000 {40:2607939,72:4032,136:5001,}
traffic_breakdown_coretomem[INST_ACC_R] = 38040 {8:4755,}
traffic_breakdown_coretomem[TEXTURE_ACC_R] = 10959816 {8:1369977,}
traffic_breakdown_memtocore[CONST_ACC_R] = 369648 {72:5134,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 154013064 {136:1132449,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 603568 {8:75446,}
traffic_breakdown_memtocore[GLOBAL_ATOMIC] = 105253808 {40:2607091,72:4032,136:4999,}
traffic_breakdown_memtocore[INST_ACC_R] = 646680 {136:4755,}
traffic_breakdown_memtocore[TEXTURE_ACC_R] = 186316872 {136:1369977,}
maxmrqlatency = 939 
maxdqlatency = 0 
maxmflatency = 10390 
averagemflatency = 871 
averagemflatency_1 = 893 
averagemflatency_2= 847 
averagemrqlatency_1 = 66 
averagemrqlatency_2 = 72 
max_icnt2mem_latency = 9574 
max_icnt2sh_latency = 4520048 
mrq_lat_table:1659729 	59581 	107789 	204696 	484414 	829861 	1096020 	866154 	234103 	7070 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	40895 	44573 	56737 	263135 	901139 	2217999 	1532796 	138872 	2936 	45 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	392210 	242249 	529390 	383085 	547816 	1085338 	1367689 	607813 	47382 	1507 	25 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	3090490 	1794341 	228206 	10511 	133 	0 	0 	0 	0 	0 	0 	0 	180 	768 	3490 	4438 	8876 	15490 	35171 	7033 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1 	19 	8768 	251 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        32        32        32        32        32        32        32        32        32        32        10         9        12        10        12        14 
dram[1]:        24        32        32        32        32        32        32        30        32        24        10        10        12        12        11        14 
dram[2]:        32        24        32        32        32        32        32        30        32        19        12        10        12        10        15        16 
dram[3]:        32        20        28        30        32        30        32        28        30        22        11        11        10        12        13        11 
dram[4]:        32        32        32        32        32        32        32        28        28        28        10        11        11        15        12        12 
dram[5]:        32        24        32        32        32        32        32        26        28        22        14        14        11        12        12        14 
maximum service time to same row:
dram[0]:      1247      1423      1295      1326      1601      1581      1270      1489      1602      1458      2180      2291      2175      2301      2487      2177 
dram[1]:      1071      1363      1481      1400      1448      1292      1409      1229      1341      1457      2449      2343      2589      2115      2439      2044 
dram[2]:      1409      1004      1281      1694      1156      1503      1330      1414      1651      1457      2269      2594      2391      2454      2235      2451 
dram[3]:      1576      1457      1232      1251      1381      1192      1369      1237      1374      1280      2372      2604      2338      2306      2371      2412 
dram[4]:      1327      1419      1477      1294      1349      1163      1303      1303      1156      1505      2269      2122      2269      2216      2276      2213 
dram[5]:      1348      1450      1194      1334      1118      1314      1421      1265      1140      1310      2029      2287      2082      2281      2285      2282 
average row accesses per activate:
dram[0]:  1.178103  1.158554  1.155047  1.157538  1.164814  1.153911  1.174165  1.168600  1.156705  1.145474  1.156760  1.160929  1.175417  1.165612  1.181532  1.175293 
dram[1]:  1.154341  1.155773  1.156093  1.153367  1.156018  1.156499  1.164986  1.169047  1.150100  1.151949  1.156239  1.157597  1.164766  1.166896  1.173002  1.180275 
dram[2]:  1.152662  1.165564  1.149107  1.165071  1.155776  1.198310  1.157428  1.185665  1.141054  1.149575  1.146827  1.157137  1.167728  1.182811  1.170702  1.192884 
dram[3]:  1.151451  1.154130  1.157249  1.157464  1.151647  1.161962  1.162579  1.176554  1.139666  1.148876  1.160932  1.157828  1.163682  1.163588  1.179253  1.184864 
dram[4]:  1.163974  1.159105  1.159575  1.155123  1.156613  1.161235  1.176101  1.167056  1.143911  1.143953  1.191949  1.159148  1.164710  1.167828  1.184552  1.187643 
dram[5]:  1.156049  1.161138  1.157434  1.156051  1.149368  1.158510  1.161930  1.173438  1.146896  1.148344  1.152288  1.154395  1.166663  1.166282  1.172318  1.192735 
average row locality = 5549417/4771561 = 1.163019
average row locality_1 = 4123219/3613618 = 1.141022
average row locality_2 = 1426198/1157943 = 1.231665
average row locality_3 = 0/0 = -nan
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:     39551     36260     35884     34777     38590     36089     37975     36269     37151     34100     35383     34596     37124     35077     37679     36145 
dram[1]:     36061     34398     35807     34395     36204     35999     36423     35996     35409     34845     33858     33586     35051     34910     36104     36065 
dram[2]:     36630     38286     34681     37229     37247     41919     35795     38916     35090     36045     34037     35938     36298     38388     35377     38741 
dram[3]:     34189     35462     35664     35487     35707     37546     35812     37579     34120     34672     34927     33958     35041     34733     36548     36720 
dram[4]:     37685     35957     37469     35225     37747     37679     38584     36061     35749     34542     39466     34682     36221     35286     38405     37452 
dram[5]:     35614     35424     36074     35488     36249     36983     35930     36908     35433     34578     34387     33374     35725     34334     35656     37689 
total reads: 3464599
bank skew: 41919/33374 = 1.26
chip skew: 590617/565111 = 1.05
number of total write accesses:
dram[0]:     23871     20771     19817     18736     22171     20043     23178     21662     24122     21184     23216     22431     24107     22041     23473     21898 
dram[1]:     20489     18934     19756     18375     19975     19927     21690     21375     22456     21915     21712     21423     22033     21835     21969     21870 
dram[2]:     20927     22511     18718     20929     21018     25462     21206     24159     22143     23088     21888     23783     23283     25278     21251     24390 
dram[3]:     18757     19897     19634     19268     19602     21405     21116     22832     21188     21778     22769     21781     22069     21644     22305     22477 
dram[4]:     22113     20379     21180     19145     21483     21508     23809     21432     22738     21673     27301     22495     23193     22219     24061     23120 
dram[5]:     20170     19845     19962     19362     20039     20873     21223     22272     22413     21692     22218     21200     22677     21279     21389     23385 
total reads: 2084859
bank skew: 27301/18375 = 1.49
chip skew: 360034/335734 = 1.07
average mf latency per bank:
dram[0]:        975       904       963       899       856       797       769       707       699       634       729       666       804       734       921       846
dram[1]:        843       886       832       877       767       779       660       685       594       610       620       627       682       694       782       814
dram[2]:        955      1215       958      1166       855      1485       751       965       675       864       717       907       789      1022       907      1130
dram[3]:        899       870       871       869       788       797       681       678       606       606       627       633       708       710       823       830
dram[4]:       1089       978      1044       955       955       856       849       749       770       669       851       713       884       802       994       922
dram[5]:        859       885       853       873       761       801       674       705       608       631       633       648       698       721       806       833
maximum mf latency per bank:
dram[0]:       6828      7390      8333      8687      9657      7104      9111      5389      8176      7270      9704      6918      6968      9588      7463      6175
dram[1]:       8119      8128      9964      8577      6931      7684      6645      6978      7672      7854      6870      7643      9590      8143      8657      7401
dram[2]:       9026      9295      9822      8402      8259      7978     10057      7705      7023      7973      8006      8313      6147      7989      6687      6002
dram[3]:       8510      7093      9237      7380      8890      8869      6191      6832      9572      6362      7167      8139      5610      5709      6859      6797
dram[4]:       7601      6808      8275      9716      9430      5662      6504      6142      9143      7664      7111      8463      8075      7473      8658      8139
dram[5]:       7154      7930      8894     10390      9480      7413      8553      7037      7574      6787      8399      9796      8874      8582      5144      6743
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5966464 n_nop=2493220 n_act=803218 n_pre=803202 n_req=590818 n_req_1=341783 n_req_2=249035 n_req_3=0 n_rd=1165277 n_write=701547 bw_util=0.3948 bw_util_1=0.2291 bw_util_2=0.1657 bw_util_3=0 blp=10.470459 blp_1= 3.815058 blp_2= 2.828518 blp_3= -nan
 n_activity=5954657 dram_eff=0.3956 dram_eff_1=0.2296 dram_eff_2=0.166 dram_eff_3=0
bk0: 79102a 2104511i bk1: 72520a 2360008i bk2: 71768a 2394849i bk3: 69554a 2467674i bk4: 77178a 1933805i bk5: 72178a 2159394i bk6: 75945a 1753014i bk7: 72536a 1869265i bk8: 74302a 2128360i bk9: 68200a 2383040i bk10: 70764a 2099705i bk11: 69190a 2113111i bk12: 74248a 1809537i bk13: 70149a 2012410i bk14: 75353a 1737264i bk15: 72290a 1874189i 
bw_dist = 0.229	0.166	0.000	0.603	0.002
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=14.5852
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5966464 n_nop=2616153 n_act=776257 n_pre=776243 n_req=573112 n_req_1=324756 n_req_2=248356 n_req_3=0 n_rd=1130218 n_write=667593 bw_util=0.3829 bw_util_1=0.2177 bw_util_2=0.1652 bw_util_3=0 blp=9.959874 blp_1= 3.688288 blp_2= 2.795275 blp_3= -nan
 n_activity=5925054 dram_eff=0.3856 dram_eff_1=0.2192 dram_eff_2=0.1664 dram_eff_3=0
bk0: 72122a 2553164i bk1: 68796a 2666038i bk2: 71614a 2490532i bk3: 68790a 2598374i bk4: 72406a 2320337i bk5: 71998a 2271585i bk6: 72846a 2040883i bk7: 71992a 2024647i bk8: 70818a 2393936i bk9: 69688a 2364213i bk10: 67716a 2364489i bk11: 67172a 2337144i bk12: 70102a 2150371i bk13: 69820a 2124988i bk14: 72208a 2032808i bk15: 72130a 1979875i 
bw_dist = 0.218	0.165	0.000	0.610	0.007
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=13.1145
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5966464 n_nop=2437768 n_act=815679 n_pre=815664 n_req=598806 n_req_1=349104 n_req_2=249702 n_req_3=0 n_rd=1181222 n_write=716131 bw_util=0.4001 bw_util_1=0.234 bw_util_2=0.1661 bw_util_3=0 blp=10.723493 blp_1= 3.861353 blp_2= 2.853900 blp_3= -nan
 n_activity=5960655 dram_eff=0.4005 dram_eff_1=0.2343 dram_eff_2=0.1662 dram_eff_3=0
bk0: 73260a 2389674i bk1: 76570a 2116891i bk2: 69362a 2494554i bk3: 74458a 2155567i bk4: 74494a 2049136i bk5: 83838a 1414767i bk6: 71590a 1935542i bk7: 77832a 1501938i bk8: 70180a 2334657i bk9: 72090a 2126698i bk10: 68074a 2236961i bk11: 71876a 1918898i bk12: 72586a 1884781i bk13: 76776a 1541952i bk14: 70754a 1980483i bk15: 77482a 1494198i 
bw_dist = 0.234	0.166	0.000	0.599	0.001
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=15.3411
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5966464 n_nop=2594994 n_act=781007 n_pre=780992 n_req=576147 n_req_1=327561 n_req_2=248586 n_req_3=0 n_rd=1136321 n_write=673150 bw_util=0.3849 bw_util_1=0.2196 bw_util_2=0.1654 bw_util_3=0 blp=10.050448 blp_1= 3.713992 blp_2= 2.795578 blp_3= -nan
 n_activity=5931294 dram_eff=0.3872 dram_eff_1=0.2209 dram_eff_2=0.1663 dram_eff_3=0
bk0: 68376a 2758774i bk1: 70924a 2543645i bk2: 71328a 2500629i bk3: 70974a 2461273i bk4: 71414a 2346387i bk5: 75092a 2043513i bk6: 71624a 2090112i bk7: 75154a 1810513i bk8: 68240a 2517156i bk9: 69344a 2380014i bk10: 69854a 2216838i bk11: 67915a 2282374i bk12: 70082a 2144801i bk13: 69466a 2128195i bk14: 73094a 1964005i bk15: 73440a 1894031i 
bw_dist = 0.220	0.165	0.000	0.609	0.006
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=13.4089
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5966464 n_nop=2454851 n_act=811697 n_pre=811684 n_req=596379 n_req_1=346888 n_req_2=249491 n_req_3=0 n_rd=1176386 n_write=711846 bw_util=0.3985 bw_util_1=0.2325 bw_util_2=0.166 bw_util_3=0 blp=10.655921 blp_1= 3.857294 blp_2= 2.845027 blp_3= -nan
 n_activity=5959368 dram_eff=0.399 dram_eff_1=0.2328 dram_eff_2=0.1662 dram_eff_3=0
bk0: 75370a 2273254i bk1: 71914a 2388223i bk2: 74938a 2211401i bk3: 70448a 2390994i bk4: 75490a 1994086i bk5: 75356a 1910466i bk6: 77162a 1618749i bk7: 72116a 1868191i bk8: 71498a 2276321i bk9: 69082a 2312633i bk10: 78932a 1577191i bk11: 69360a 2073835i bk12: 72440a 1889314i bk13: 70572a 1953669i bk14: 76808a 1602884i bk15: 74900a 1670649i 
bw_dist = 0.233	0.166	0.000	0.600	0.001
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=15.1619
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5966464 n_nop=2583284 n_act=783689 n_pre=783676 n_req=577849 n_req_1=329024 n_req_2=248825 n_req_3=0 n_rd=1139688 n_write=676127 bw_util=0.3861 bw_util_1=0.2206 bw_util_2=0.1655 bw_util_3=0 blp=10.100552 blp_1= 3.722729 blp_2= 2.800446 blp_3= -nan
 n_activity=5936265 dram_eff=0.3881 dram_eff_1=0.2217 dram_eff_2=0.1664 dram_eff_3=0
bk0: 71228a 2577806i bk1: 70848a 2530029i bk2: 72146a 2424205i bk3: 70974a 2422122i bk4: 72498a 2269321i bk5: 73966a 2111770i bk6: 71860a 2065483i bk7: 73816a 1877022i bk8: 70866a 2385333i bk9: 69156a 2375789i bk10: 68774a 2265272i bk11: 66748a 2331589i bk12: 71450a 2065920i bk13: 68668a 2176457i bk14: 71312a 2077946i bk15: 75378a 1761647i 
bw_dist = 0.221	0.166	0.000	0.609	0.005
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=13.5202

========= L2 cache stats =========
L2_cache_bank[0]: Access = 443621, Miss = 299348, Miss_rate = 0.675, Pending_hits = 5748, Reservation_fails = 219280
L2_cache_bank[1]: Access = 420872, Miss = 283325, Miss_rate = 0.673, Pending_hits = 4738, Reservation_fails = 141112
L2_cache_bank[2]: Access = 429458, Miss = 284929, Miss_rate = 0.663, Pending_hits = 4379, Reservation_fails = 123389
L2_cache_bank[3]: Access = 421426, Miss = 280210, Miss_rate = 0.665, Pending_hits = 4156, Reservation_fails = 122693
L2_cache_bank[4]: Access = 424207, Miss = 285167, Miss_rate = 0.672, Pending_hits = 4883, Reservation_fails = 100009
L2_cache_bank[5]: Access = 468441, Miss = 305474, Miss_rate = 0.652, Pending_hits = 6224, Reservation_fails = 265261
L2_cache_bank[6]: Access = 423777, Miss = 282018, Miss_rate = 0.665, Pending_hits = 4311, Reservation_fails = 112729
L2_cache_bank[7]: Access = 435531, Miss = 286168, Miss_rate = 0.657, Pending_hits = 4730, Reservation_fails = 135299
L2_cache_bank[8]: Access = 443719, Miss = 301351, Miss_rate = 0.679, Pending_hits = 6079, Reservation_fails = 227940
L2_cache_bank[9]: Access = 431721, Miss = 286898, Miss_rate = 0.665, Pending_hits = 5207, Reservation_fails = 146239
L2_cache_bank[10]: Access = 427022, Miss = 285077, Miss_rate = 0.668, Pending_hits = 4587, Reservation_fails = 116313
L2_cache_bank[11]: Access = 434311, Miss = 284793, Miss_rate = 0.656, Pending_hits = 4908, Reservation_fails = 141045
Cache L2_bank_000:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 443621, Miss = 299348 (0.675), PendingHit = 5748 (0.013)
Cache L2_bank_001:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 420872, Miss = 283325 (0.673), PendingHit = 4738 (0.0113)
Cache L2_bank_002:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 429458, Miss = 284929 (0.663), PendingHit = 4379 (0.0102)
Cache L2_bank_003:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 421426, Miss = 280210 (0.665), PendingHit = 4156 (0.00986)
Cache L2_bank_004:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 424207, Miss = 285167 (0.672), PendingHit = 4883 (0.0115)
Cache L2_bank_005:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 468441, Miss = 305474 (0.652), PendingHit = 6224 (0.0133)
Cache L2_bank_006:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 423777, Miss = 282018 (0.665), PendingHit = 4311 (0.0102)
Cache L2_bank_007:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 435531, Miss = 286168 (0.657), PendingHit = 4730 (0.0109)
Cache L2_bank_008:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 443719, Miss = 301351 (0.679), PendingHit = 6079 (0.0137)
Cache L2_bank_009:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 431721, Miss = 286898 (0.665), PendingHit = 5207 (0.0121)
Cache L2_bank_010:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 427022, Miss = 285077 (0.668), PendingHit = 4587 (0.0107)
Cache L2_bank_011:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 434311, Miss = 284793 (0.656), PendingHit = 4908 (0.0113)
L2 Cache Total Miss Rate = 0.666
Stream 1: L2 Cache Miss Rate = 0.763
Stream 2: L2 Cache Miss Rate = 0.559
Stream 1: Accesses  = 2726165
Stream 1: Misses  = 2079910
Stream 2: Accesses  = 2477941
Stream 2: Misses  = 1384848
Stream 1+2: Accesses  = 5204106
Stream 1+2: Misses  = 3464758
Total Accesses  = 5204106
MPKI-CORES
CORE_L2MPKI_0	75.071
CORE_L2MPKI_1	77.541
CORE_L2MPKI_2	74.989
CORE_L2MPKI_3	76.611
CORE_L2MPKI_4	76.090
CORE_L2MPKI_5	78.299
CORE_L2MPKI_6	76.987
CORE_L2MPKI_7	78.382
CORE_L2MPKI_8	76.397
CORE_L2MPKI_9	78.750
CORE_L2MPKI_10	77.143
CORE_L2MPKI_11	78.557
CORE_L2MPKI_12	78.725
CORE_L2MPKI_13	79.522
CORE_L2MPKI_14	78.236
CORE_L2MPKI_15	79.579
CORE_L2MPKI_16	77.215
CORE_L2MPKI_17	78.493
CORE_L2MPKI_18	76.934
CORE_L2MPKI_19	79.094
CORE_L2MPKI_20	78.273
CORE_L2MPKI_21	79.546
CORE_L2MPKI_22	76.324
CORE_L2MPKI_23	79.783
CORE_L2MPKI_24	77.569
CORE_L2MPKI_25	14.121
CORE_L2MPKI_26	11.602
CORE_L2MPKI_27	12.618
CORE_L2MPKI_28	11.672
CORE_L2MPKI_29	12.958
CORE_L2MPKI_30	2.818
CORE_L2MPKI_31	2.794
CORE_L2MPKI_32	2.741
CORE_L2MPKI_33	2.784
CORE_L2MPKI_34	2.761
CORE_L2MPKI_35	2.775
CORE_L2MPKI_36	2.888
CORE_L2MPKI_37	2.780
CORE_L2MPKI_38	2.812
CORE_L2MPKI_39	2.731
CORE_L2MPKI_40	2.923
CORE_L2MPKI_41	2.778
CORE_L2MPKI_42	2.794
CORE_L2MPKI_43	2.984
CORE_L2MPKI_44	2.866
CORE_L2MPKI_45	2.754
CORE_L2MPKI_46	2.877
CORE_L2MPKI_47	2.711
CORE_L2MPKI_48	2.945
CORE_L2MPKI_49	2.733
CORE_L2MPKI_50	2.827
CORE_L2MPKI_51	2.822
CORE_L2MPKI_52	2.914
CORE_L2MPKI_53	2.811
CORE_L2MPKI_54	2.887
CORE_L2MPKI_55	2.753
CORE_L2MPKI_56	2.793
CORE_L2MPKI_57	2.765
CORE_L2MPKI_58	2.882
CORE_L2MPKI_59	2.932
Avg_MPKI_Stream1= 66.903
Avg_MPKI_Stream2= 2.821
MISSES-CORES
CORE_MISSES_0	64729
CORE_MISSES_1	67631
CORE_MISSES_2	62964
CORE_MISSES_3	71401
CORE_MISSES_4	61252
CORE_MISSES_5	71870
CORE_MISSES_6	67436
CORE_MISSES_7	72493
CORE_MISSES_8	66396
CORE_MISSES_9	74940
CORE_MISSES_10	69162
CORE_MISSES_11	72574
CORE_MISSES_12	68515
CORE_MISSES_13	76023
CORE_MISSES_14	74776
CORE_MISSES_15	77967
CORE_MISSES_16	68453
CORE_MISSES_17	70965
CORE_MISSES_18	70592
CORE_MISSES_19	75095
CORE_MISSES_20	71836
CORE_MISSES_21	73610
CORE_MISSES_22	69725
CORE_MISSES_23	76913
CORE_MISSES_24	71694
CORE_MISSES_25	62743
CORE_MISSES_26	63571
CORE_MISSES_27	61988
CORE_MISSES_28	61512
CORE_MISSES_29	61084
CORE_MISSES_30	46217
CORE_MISSES_31	46105
CORE_MISSES_32	46277
CORE_MISSES_33	45328
CORE_MISSES_34	45694
CORE_MISSES_35	47299
CORE_MISSES_36	45629
CORE_MISSES_37	46206
CORE_MISSES_38	45814
CORE_MISSES_39	47435
CORE_MISSES_40	46227
CORE_MISSES_41	47453
CORE_MISSES_42	46846
CORE_MISSES_43	46044
CORE_MISSES_44	45091
CORE_MISSES_45	45131
CORE_MISSES_46	46098
CORE_MISSES_47	48930
CORE_MISSES_48	45202
CORE_MISSES_49	45260
CORE_MISSES_50	46373
CORE_MISSES_51	46308
CORE_MISSES_52	44435
CORE_MISSES_53	45018
CORE_MISSES_54	46034
CORE_MISSES_55	48693
CORE_MISSES_56	46566
CORE_MISSES_57	45543
CORE_MISSES_58	45231
CORE_MISSES_59	46361
L2_MISSES = 3464758
L2_total_cache_accesses = 5204106
L2_total_cache_misses = 3464758
L2_total_cache_miss_rate = 0.6658
L2_total_cache_pending_hits = 59950
L2_total_cache_reservation_fails = 1851309
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 579055
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 20802
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 3148937
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 1655843
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 3844
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 440
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 850
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 6569
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 1065428
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 34368
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 270181
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 148743
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 26934
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 4021
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 44491
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 22583
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 4137
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 319
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 299
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 17571
L2_cache_data_port_util = 0.239
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=17878026
icnt_total_pkts_simt_to_mem=8040713
statistics from finished app 2
-------------------------------------------------
gpu_ipc_1 =       4.7835
gpu_ipc_2 =     114.4538
gpu_tot_sim_cycle_stream_1 = 4520048
gpu_tot_sim_cycle_stream_2 = 4519153
gpu_sim_insn_1 = 21621600
gpu_sim_insn_2 = 517234208
gpu_sim_cycle = 4520049
gpu_sim_insn = 538855808
gpu_ipc =     119.2146
gpu_tot_sim_cycle = 4520049
gpu_tot_sim_insn = 538855808
gpu_tot_ipc =     119.2146
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 17190999
gpu_stall_icnt2sh    = 4934184
gpu_total_sim_rate=105678

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 8883630
	L1I_total_cache_misses = 30348
	L1I_total_cache_miss_rate = 0.0034
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 94, Miss = 94, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 549
	L1D_cache_core[1]: Access = 94, Miss = 94, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 747
	L1D_cache_core[2]: Access = 90, Miss = 90, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 687
	L1D_cache_core[3]: Access = 104, Miss = 104, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 394
	L1D_cache_core[4]: Access = 90, Miss = 90, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 638
	L1D_cache_core[5]: Access = 102, Miss = 102, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 678
	L1D_cache_core[6]: Access = 98, Miss = 98, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 719
	L1D_cache_core[7]: Access = 102, Miss = 102, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 787
	L1D_cache_core[8]: Access = 94, Miss = 94, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 730
	L1D_cache_core[9]: Access = 104, Miss = 104, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 799
	L1D_cache_core[10]: Access = 96, Miss = 96, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 887
	L1D_cache_core[11]: Access = 104, Miss = 104, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 732
	L1D_cache_core[12]: Access = 94, Miss = 94, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 762
	L1D_cache_core[13]: Access = 102, Miss = 102, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 855
	L1D_cache_core[14]: Access = 106, Miss = 106, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 882
	L1D_cache_core[15]: Access = 108, Miss = 108, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 711
	L1D_cache_core[16]: Access = 96, Miss = 96, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 912
	L1D_cache_core[17]: Access = 94, Miss = 94, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 798
	L1D_cache_core[18]: Access = 98, Miss = 98, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 818
	L1D_cache_core[19]: Access = 106, Miss = 106, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1000
	L1D_cache_core[20]: Access = 96, Miss = 96, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 869
	L1D_cache_core[21]: Access = 96, Miss = 96, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 912
	L1D_cache_core[22]: Access = 96, Miss = 96, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 910
	L1D_cache_core[23]: Access = 104, Miss = 104, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 945
	L1D_cache_core[24]: Access = 96, Miss = 96, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 905
	L1D_cache_core[25]: Access = 8963, Miss = 8963, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 31361
	L1D_cache_core[26]: Access = 11439, Miss = 11439, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 13512
	L1D_cache_core[27]: Access = 10097, Miss = 10097, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 23007
	L1D_cache_core[28]: Access = 10893, Miss = 10893, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 16073
	L1D_cache_core[29]: Access = 9604, Miss = 9604, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 24419
	L1D_cache_core[30]: Access = 38579, Miss = 38579, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 78738
	L1D_cache_core[31]: Access = 38750, Miss = 38750, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 88348
	L1D_cache_core[32]: Access = 39595, Miss = 39595, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 69788
	L1D_cache_core[33]: Access = 38192, Miss = 38192, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 77254
	L1D_cache_core[34]: Access = 38840, Miss = 38840, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 72357
	L1D_cache_core[35]: Access = 39993, Miss = 39993, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 58792
	L1D_cache_core[36]: Access = 37218, Miss = 37218, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 97992
	L1D_cache_core[37]: Access = 39022, Miss = 39022, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 76430
	L1D_cache_core[38]: Access = 38279, Miss = 38279, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 69877
	L1D_cache_core[39]: Access = 40804, Miss = 40804, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 62035
	L1D_cache_core[40]: Access = 37209, Miss = 37209, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 88890
	L1D_cache_core[41]: Access = 40139, Miss = 40139, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 79269
	L1D_cache_core[42]: Access = 39329, Miss = 39329, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 56827
	L1D_cache_core[43]: Access = 36351, Miss = 36351, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 114376
	L1D_cache_core[44]: Access = 36878, Miss = 36878, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 71488
	L1D_cache_core[45]: Access = 38507, Miss = 38507, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 75876
	L1D_cache_core[46]: Access = 37670, Miss = 37670, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 77269
	L1D_cache_core[47]: Access = 42435, Miss = 42435, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 44015
	L1D_cache_core[48]: Access = 36207, Miss = 36207, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 93496
	L1D_cache_core[49]: Access = 38830, Miss = 38830, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 72388
	L1D_cache_core[50]: Access = 38529, Miss = 38529, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 90919
	L1D_cache_core[51]: Access = 38547, Miss = 38547, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 67077
	L1D_cache_core[52]: Access = 35885, Miss = 35885, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 100476
	L1D_cache_core[53]: Access = 37725, Miss = 37725, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 83473
	L1D_cache_core[54]: Access = 37411, Miss = 37411, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 78824
	L1D_cache_core[55]: Access = 41513, Miss = 41513, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 47020
	L1D_cache_core[56]: Access = 39206, Miss = 39206, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 71677
	L1D_cache_core[57]: Access = 38687, Miss = 38687, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 81133
	L1D_cache_core[58]: Access = 36875, Miss = 36875, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 85827
	L1D_cache_core[59]: Access = 37232, Miss = 37232, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 75909
	L1D_total_cache_accesses = 1207897
	L1D_total_cache_misses = 1207897
	L1D_total_cache_miss_rate = 1.0000
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 2435838
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.004
L1C_cache:
	L1C_total_cache_accesses = 759090
	L1C_total_cache_misses = 7829
	L1C_total_cache_miss_rate = 0.0103
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 80512
L1T_cache:
	L1T_total_cache_accesses = 3670470
	L1T_total_cache_misses = 1369977
	L1T_total_cache_miss_rate = 0.3732
	L1T_total_cache_pending_hits = 2300493
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1132451
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 2291316
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 751261
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 7829
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 80512
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 2300493
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 1369977
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 75446
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 144522
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 8853282
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 30348
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
1262, 763, 1262, 664, 1262, 661, 1262, 639, 1262, 631, 1262, 631, 1262, 631, 1262, 631, 1262, 631, 1262, 631, 1101, 631, 1106, 631, 631, 631, 631, 589, 631, 412, 631, 279, 
shader 0 total_cycles, active_cycles, idle cycles = 4520049, 13518, 4506530 
shader 1 total_cycles, active_cycles, idle cycles = 4520049, 13674, 4506374 
shader 2 total_cycles, active_cycles, idle cycles = 4520049, 13164, 4506885 
shader 3 total_cycles, active_cycles, idle cycles = 4520049, 14613, 4505435 
shader 4 total_cycles, active_cycles, idle cycles = 4520049, 12622, 4507427 
shader 5 total_cycles, active_cycles, idle cycles = 4520049, 14393, 4505655 
shader 6 total_cycles, active_cycles, idle cycles = 4520049, 13733, 4506315 
shader 7 total_cycles, active_cycles, idle cycles = 4520049, 14501, 4505548 
shader 8 total_cycles, active_cycles, idle cycles = 4520049, 13625, 4506423 
shader 9 total_cycles, active_cycles, idle cycles = 4520049, 14920, 4505128 
shader 10 total_cycles, active_cycles, idle cycles = 4520049, 14056, 4505993 
shader 11 total_cycles, active_cycles, idle cycles = 4520049, 14485, 4505563 
shader 12 total_cycles, active_cycles, idle cycles = 4520049, 13645, 4506403 
shader 13 total_cycles, active_cycles, idle cycles = 4520049, 14987, 4505061 
shader 14 total_cycles, active_cycles, idle cycles = 4520049, 14984, 4505064 
shader 15 total_cycles, active_cycles, idle cycles = 4520049, 15360, 4504688 
shader 16 total_cycles, active_cycles, idle cycles = 4520049, 13899, 4506149 
shader 17 total_cycles, active_cycles, idle cycles = 4520049, 14173, 4505875 
shader 18 total_cycles, active_cycles, idle cycles = 4520049, 14385, 4505663 
shader 19 total_cycles, active_cycles, idle cycles = 4520049, 14887, 4505162 
shader 20 total_cycles, active_cycles, idle cycles = 4520049, 14388, 4505661 
shader 21 total_cycles, active_cycles, idle cycles = 4520049, 14507, 4505542 
shader 22 total_cycles, active_cycles, idle cycles = 4520049, 14322, 4505727 
shader 23 total_cycles, active_cycles, idle cycles = 4520049, 15115, 4504933 
shader 24 total_cycles, active_cycles, idle cycles = 4520049, 14489, 4505559 
shader 25 total_cycles, active_cycles, idle cycles = 4520049, 70115, 4449933 
shader 26 total_cycles, active_cycles, idle cycles = 4520049, 86451, 4433597 
shader 27 total_cycles, active_cycles, idle cycles = 4520049, 77535, 4442514 
shader 28 total_cycles, active_cycles, idle cycles = 4520049, 83154, 4436894 
shader 29 total_cycles, active_cycles, idle cycles = 4520049, 74400, 4445648 
shader 30 total_cycles, active_cycles, idle cycles = 4520049, 259046, 4261003 
shader 31 total_cycles, active_cycles, idle cycles = 4520049, 260606, 4259443 
shader 32 total_cycles, active_cycles, idle cycles = 4520049, 266651, 4253398 
shader 33 total_cycles, active_cycles, idle cycles = 4520049, 257154, 4262894 
shader 34 total_cycles, active_cycles, idle cycles = 4520049, 261418, 4258630 
shader 35 total_cycles, active_cycles, idle cycles = 4520049, 269220, 4250829 
shader 36 total_cycles, active_cycles, idle cycles = 4520049, 249554, 4270494 
shader 37 total_cycles, active_cycles, idle cycles = 4520049, 262569, 4257479 
shader 38 total_cycles, active_cycles, idle cycles = 4520049, 257358, 4262690 
shader 39 total_cycles, active_cycles, idle cycles = 4520049, 274230, 4245818 
shader 40 total_cycles, active_cycles, idle cycles = 4520049, 249793, 4270256 
shader 41 total_cycles, active_cycles, idle cycles = 4520049, 269774, 4250274 
shader 42 total_cycles, active_cycles, idle cycles = 4520049, 264787, 4255262 
shader 43 total_cycles, active_cycles, idle cycles = 4520049, 243693, 4276356 
shader 44 total_cycles, active_cycles, idle cycles = 4520049, 248531, 4271518 
shader 45 total_cycles, active_cycles, idle cycles = 4520049, 258782, 4261267 
shader 46 total_cycles, active_cycles, idle cycles = 4520049, 253086, 4266963 
shader 47 total_cycles, active_cycles, idle cycles = 4520049, 284985, 4235063 
shader 48 total_cycles, active_cycles, idle cycles = 4520049, 242457, 4277591 
shader 49 total_cycles, active_cycles, idle cycles = 4520049, 261554, 4258495 
shader 50 total_cycles, active_cycles, idle cycles = 4520049, 259052, 4260997 
shader 51 total_cycles, active_cycles, idle cycles = 4520049, 259147, 4260902 
shader 52 total_cycles, active_cycles, idle cycles = 4520049, 240849, 4279200 
shader 53 total_cycles, active_cycles, idle cycles = 4520049, 252895, 4267154 
shader 54 total_cycles, active_cycles, idle cycles = 4520049, 251877, 4268172 
shader 55 total_cycles, active_cycles, idle cycles = 4520049, 279235, 4240814 
shader 56 total_cycles, active_cycles, idle cycles = 4520049, 263312, 4256737 
shader 57 total_cycles, active_cycles, idle cycles = 4520049, 260102, 4259946 
shader 58 total_cycles, active_cycles, idle cycles = 4520049, 247871, 4272177 
shader 59 total_cycles, active_cycles, idle cycles = 4520049, 249695, 4270353 
warps_exctd_sm 0 = 1248 
warps_exctd_sm 1 = 1248 
warps_exctd_sm 2 = 1184 
warps_exctd_sm 3 = 1408 
warps_exctd_sm 4 = 1152 
warps_exctd_sm 5 = 1376 
warps_exctd_sm 6 = 1280 
warps_exctd_sm 7 = 1344 
warps_exctd_sm 8 = 1216 
warps_exctd_sm 9 = 1408 
warps_exctd_sm 10 = 1280 
warps_exctd_sm 11 = 1376 
warps_exctd_sm 12 = 1280 
warps_exctd_sm 13 = 1376 
warps_exctd_sm 14 = 1376 
warps_exctd_sm 15 = 1408 
warps_exctd_sm 16 = 1280 
warps_exctd_sm 17 = 1312 
warps_exctd_sm 18 = 1312 
warps_exctd_sm 19 = 1408 
warps_exctd_sm 20 = 1376 
warps_exctd_sm 21 = 1376 
warps_exctd_sm 22 = 1344 
warps_exctd_sm 23 = 1440 
warps_exctd_sm 24 = 1408 
warps_exctd_sm 25 = 9472 
warps_exctd_sm 26 = 11328 
warps_exctd_sm 27 = 10496 
warps_exctd_sm 28 = 10944 
warps_exctd_sm 29 = 10176 
warps_exctd_sm 30 = 35584 
warps_exctd_sm 31 = 35680 
warps_exctd_sm 32 = 36160 
warps_exctd_sm 33 = 35392 
warps_exctd_sm 34 = 36000 
warps_exctd_sm 35 = 36672 
warps_exctd_sm 36 = 34592 
warps_exctd_sm 37 = 36448 
warps_exctd_sm 38 = 35584 
warps_exctd_sm 39 = 36928 
warps_exctd_sm 40 = 34016 
warps_exctd_sm 41 = 36800 
warps_exctd_sm 42 = 36032 
warps_exctd_sm 43 = 33408 
warps_exctd_sm 44 = 34048 
warps_exctd_sm 45 = 35488 
warps_exctd_sm 46 = 34752 
warps_exctd_sm 47 = 38080 
warps_exctd_sm 48 = 33376 
warps_exctd_sm 49 = 36064 
warps_exctd_sm 50 = 35488 
warps_exctd_sm 51 = 34688 
warps_exctd_sm 52 = 33120 
warps_exctd_sm 53 = 34496 
warps_exctd_sm 54 = 34656 
warps_exctd_sm 55 = 37280 
warps_exctd_sm 56 = 35584 
warps_exctd_sm 57 = 35168 
warps_exctd_sm 58 = 33440 
warps_exctd_sm 59 = 33632 
gpgpu_n_tot_thrd_icount = 544468224
gpgpu_n_tot_w_icount = 17014632
gpgpu_n_stall_shd_mem = 156257716
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 3749423
gpgpu_n_mem_write_global = 75446
gpgpu_n_mem_texture = 1369977
gpgpu_n_mem_const = 5134
gpgpu_n_load_insn  = 38824512
gpgpu_n_store_insn = 1105952
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 17521696
gpgpu_n_const_mem_insn = 18627648
gpgpu_n_param_mem_insn = 5663232
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 80512
gpgpu_stall_shd_mem[c_mem][bk_conf] = 80512
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 130958191
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:219932393	W0_Idle:67791869	W0_Scoreboard:237666819	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:17014799
Warp Occupancy Distribution:
Stall:197119833	W0_Idle:60055276	W0_Scoreboard:12531610	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:1496221
Warp Occupancy Distribution:
Stall:22812560	W0_Idle:7736593	W0_Scoreboard:225135209	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:15518578
warp_utilization0: 0.031369
warp_utilization1: 0.005517
warp_utilization2: 0.057221
traffic_breakdown_coretomem[CONST_ACC_R] = 41072 {8:5134,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 9059608 {8:1132451,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 7002640 {40:26639,72:10948,136:37859,}
traffic_breakdown_coretomem[GLOBAL_ATOMIC] = 105288000 {40:2607939,72:4032,136:5001,}
traffic_breakdown_coretomem[INST_ACC_R] = 38040 {8:4755,}
traffic_breakdown_coretomem[TEXTURE_ACC_R] = 10959816 {8:1369977,}
traffic_breakdown_memtocore[CONST_ACC_R] = 369648 {72:5134,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 154013064 {136:1132449,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 603568 {8:75446,}
traffic_breakdown_memtocore[GLOBAL_ATOMIC] = 105253808 {40:2607091,72:4032,136:4999,}
traffic_breakdown_memtocore[INST_ACC_R] = 646680 {136:4755,}
traffic_breakdown_memtocore[TEXTURE_ACC_R] = 186316872 {136:1369977,}
maxmrqlatency = 939 
maxdqlatency = 0 
maxmflatency = 10390 
averagemflatency = 871 
averagemflatency_1 = 893 
averagemflatency_2= 847 
averagemrqlatency_1 = 66 
averagemrqlatency_2 = 72 
max_icnt2mem_latency = 9574 
max_icnt2sh_latency = 4520048 
mrq_lat_table:1659729 	59581 	107789 	204696 	484414 	829861 	1096020 	866154 	234103 	7070 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	40895 	44573 	56737 	263135 	901139 	2217999 	1532796 	138872 	2936 	45 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	392210 	242249 	529390 	383085 	547816 	1085338 	1367689 	607813 	47382 	1507 	25 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	3090490 	1794341 	228206 	10511 	133 	0 	0 	0 	0 	0 	0 	0 	180 	768 	3490 	4438 	8876 	15490 	35171 	7033 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1 	19 	8768 	251 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        32        32        32        32        32        32        32        32        32        32        10         9        12        10        12        14 
dram[1]:        24        32        32        32        32        32        32        30        32        24        10        10        12        12        11        14 
dram[2]:        32        24        32        32        32        32        32        30        32        19        12        10        12        10        15        16 
dram[3]:        32        20        28        30        32        30        32        28        30        22        11        11        10        12        13        11 
dram[4]:        32        32        32        32        32        32        32        28        28        28        10        11        11        15        12        12 
dram[5]:        32        24        32        32        32        32        32        26        28        22        14        14        11        12        12        14 
maximum service time to same row:
dram[0]:      1247      1423      1295      1326      1601      1581      1270      1489      1602      1458      2180      2291      2175      2301      2487      2177 
dram[1]:      1071      1363      1481      1400      1448      1292      1409      1229      1341      1457      2449      2343      2589      2115      2439      2044 
dram[2]:      1409      1004      1281      1694      1156      1503      1330      1414      1651      1457      2269      2594      2391      2454      2235      2451 
dram[3]:      1576      1457      1232      1251      1381      1192      1369      1237      1374      1280      2372      2604      2338      2306      2371      2412 
dram[4]:      1327      1419      1477      1294      1349      1163      1303      1303      1156      1505      2269      2122      2269      2216      2276      2213 
dram[5]:      1348      1450      1194      1334      1118      1314      1421      1265      1140      1310      2029      2287      2082      2281      2285      2282 
average row accesses per activate:
dram[0]:  1.178103  1.158554  1.155047  1.157538  1.164814  1.153911  1.174165  1.168600  1.156705  1.145474  1.156760  1.160929  1.175417  1.165612  1.181532  1.175293 
dram[1]:  1.154341  1.155773  1.156093  1.153367  1.156018  1.156499  1.164986  1.169047  1.150100  1.151949  1.156239  1.157597  1.164766  1.166896  1.173002  1.180275 
dram[2]:  1.152662  1.165564  1.149107  1.165071  1.155776  1.198310  1.157428  1.185665  1.141054  1.149575  1.146827  1.157137  1.167728  1.182811  1.170702  1.192884 
dram[3]:  1.151451  1.154130  1.157249  1.157464  1.151647  1.161962  1.162579  1.176554  1.139666  1.148876  1.160932  1.157828  1.163682  1.163588  1.179253  1.184864 
dram[4]:  1.163974  1.159105  1.159575  1.155123  1.156613  1.161235  1.176101  1.167056  1.143911  1.143953  1.191949  1.159148  1.164710  1.167828  1.184552  1.187643 
dram[5]:  1.156049  1.161138  1.157434  1.156051  1.149368  1.158510  1.161930  1.173438  1.146896  1.148344  1.152288  1.154395  1.166663  1.166282  1.172318  1.192735 
average row locality = 5549417/4771561 = 1.163019
average row locality_1 = 4123219/3613618 = 1.141022
average row locality_2 = 1426198/1157943 = 1.231665
average row locality_3 = 0/0 = -nan
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:     39551     36260     35884     34777     38590     36089     37975     36269     37151     34100     35383     34596     37124     35077     37679     36145 
dram[1]:     36061     34398     35807     34395     36204     35999     36423     35996     35409     34845     33858     33586     35051     34910     36104     36065 
dram[2]:     36630     38286     34681     37229     37247     41919     35795     38916     35090     36045     34037     35938     36298     38388     35377     38741 
dram[3]:     34189     35462     35664     35487     35707     37546     35812     37579     34120     34672     34927     33958     35041     34733     36548     36720 
dram[4]:     37685     35957     37469     35225     37747     37679     38584     36061     35749     34542     39466     34682     36221     35286     38405     37452 
dram[5]:     35614     35424     36074     35488     36249     36983     35930     36908     35433     34578     34387     33374     35725     34334     35656     37689 
total reads: 3464599
bank skew: 41919/33374 = 1.26
chip skew: 590617/565111 = 1.05
number of total write accesses:
dram[0]:     23871     20771     19817     18736     22171     20043     23178     21662     24122     21184     23216     22431     24107     22041     23473     21898 
dram[1]:     20489     18934     19756     18375     19975     19927     21690     21375     22456     21915     21712     21423     22033     21835     21969     21870 
dram[2]:     20927     22511     18718     20929     21018     25462     21206     24159     22143     23088     21888     23783     23283     25278     21251     24390 
dram[3]:     18757     19897     19634     19268     19602     21405     21116     22832     21188     21778     22769     21781     22069     21644     22305     22477 
dram[4]:     22113     20379     21180     19145     21483     21508     23809     21432     22738     21673     27301     22495     23193     22219     24061     23120 
dram[5]:     20170     19845     19962     19362     20039     20873     21223     22272     22413     21692     22218     21200     22677     21279     21389     23385 
total reads: 2084859
bank skew: 27301/18375 = 1.49
chip skew: 360034/335734 = 1.07
average mf latency per bank:
dram[0]:        975       904       963       899       856       797       769       707       699       634       729       666       804       734       921       846
dram[1]:        843       886       832       877       767       779       660       685       594       610       620       627       682       694       782       814
dram[2]:        955      1215       958      1166       855      1485       751       965       675       864       717       907       789      1022       907      1130
dram[3]:        899       870       871       869       788       797       681       678       606       606       627       633       708       710       823       830
dram[4]:       1089       978      1044       955       955       856       849       749       770       669       851       713       884       802       994       922
dram[5]:        859       885       853       873       761       801       674       705       608       631       633       648       698       721       806       833
maximum mf latency per bank:
dram[0]:       6828      7390      8333      8687      9657      7104      9111      5389      8176      7270      9704      6918      6968      9588      7463      6175
dram[1]:       8119      8128      9964      8577      6931      7684      6645      6978      7672      7854      6870      7643      9590      8143      8657      7401
dram[2]:       9026      9295      9822      8402      8259      7978     10057      7705      7023      7973      8006      8313      6147      7989      6687      6002
dram[3]:       8510      7093      9237      7380      8890      8869      6191      6832      9572      6362      7167      8139      5610      5709      6859      6797
dram[4]:       7601      6808      8275      9716      9430      5662      6504      6142      9143      7664      7111      8463      8075      7473      8658      8139
dram[5]:       7154      7930      8894     10390      9480      7413      8553      7037      7574      6787      8399      9796      8874      8582      5144      6743
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5966464 n_nop=2493220 n_act=803218 n_pre=803202 n_req=590818 n_req_1=341783 n_req_2=249035 n_req_3=0 n_rd=1165277 n_write=701547 bw_util=0.3948 bw_util_1=0.2291 bw_util_2=0.1657 bw_util_3=0 blp=10.470459 blp_1= 3.815058 blp_2= 2.828518 blp_3= -nan
 n_activity=5954657 dram_eff=0.3956 dram_eff_1=0.2296 dram_eff_2=0.166 dram_eff_3=0
bk0: 79102a 2104511i bk1: 72520a 2360008i bk2: 71768a 2394849i bk3: 69554a 2467674i bk4: 77178a 1933805i bk5: 72178a 2159394i bk6: 75945a 1753014i bk7: 72536a 1869265i bk8: 74302a 2128360i bk9: 68200a 2383040i bk10: 70764a 2099705i bk11: 69190a 2113111i bk12: 74248a 1809537i bk13: 70149a 2012410i bk14: 75353a 1737264i bk15: 72290a 1874189i 
bw_dist = 0.229	0.166	0.000	0.603	0.002
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=14.5852
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5966464 n_nop=2616153 n_act=776257 n_pre=776243 n_req=573112 n_req_1=324756 n_req_2=248356 n_req_3=0 n_rd=1130218 n_write=667593 bw_util=0.3829 bw_util_1=0.2177 bw_util_2=0.1652 bw_util_3=0 blp=9.959874 blp_1= 3.688288 blp_2= 2.795275 blp_3= -nan
 n_activity=5925054 dram_eff=0.3856 dram_eff_1=0.2192 dram_eff_2=0.1664 dram_eff_3=0
bk0: 72122a 2553164i bk1: 68796a 2666038i bk2: 71614a 2490532i bk3: 68790a 2598374i bk4: 72406a 2320337i bk5: 71998a 2271585i bk6: 72846a 2040883i bk7: 71992a 2024647i bk8: 70818a 2393936i bk9: 69688a 2364213i bk10: 67716a 2364489i bk11: 67172a 2337144i bk12: 70102a 2150371i bk13: 69820a 2124988i bk14: 72208a 2032808i bk15: 72130a 1979875i 
bw_dist = 0.218	0.165	0.000	0.610	0.007
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=13.1145
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5966464 n_nop=2437768 n_act=815679 n_pre=815664 n_req=598806 n_req_1=349104 n_req_2=249702 n_req_3=0 n_rd=1181222 n_write=716131 bw_util=0.4001 bw_util_1=0.234 bw_util_2=0.1661 bw_util_3=0 blp=10.723493 blp_1= 3.861353 blp_2= 2.853900 blp_3= -nan
 n_activity=5960655 dram_eff=0.4005 dram_eff_1=0.2343 dram_eff_2=0.1662 dram_eff_3=0
bk0: 73260a 2389674i bk1: 76570a 2116891i bk2: 69362a 2494554i bk3: 74458a 2155567i bk4: 74494a 2049136i bk5: 83838a 1414767i bk6: 71590a 1935542i bk7: 77832a 1501938i bk8: 70180a 2334657i bk9: 72090a 2126698i bk10: 68074a 2236961i bk11: 71876a 1918898i bk12: 72586a 1884781i bk13: 76776a 1541952i bk14: 70754a 1980483i bk15: 77482a 1494198i 
bw_dist = 0.234	0.166	0.000	0.599	0.001
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=15.3411
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5966464 n_nop=2594994 n_act=781007 n_pre=780992 n_req=576147 n_req_1=327561 n_req_2=248586 n_req_3=0 n_rd=1136321 n_write=673150 bw_util=0.3849 bw_util_1=0.2196 bw_util_2=0.1654 bw_util_3=0 blp=10.050448 blp_1= 3.713992 blp_2= 2.795578 blp_3= -nan
 n_activity=5931294 dram_eff=0.3872 dram_eff_1=0.2209 dram_eff_2=0.1663 dram_eff_3=0
bk0: 68376a 2758774i bk1: 70924a 2543645i bk2: 71328a 2500629i bk3: 70974a 2461273i bk4: 71414a 2346387i bk5: 75092a 2043513i bk6: 71624a 2090112i bk7: 75154a 1810513i bk8: 68240a 2517156i bk9: 69344a 2380014i bk10: 69854a 2216838i bk11: 67915a 2282374i bk12: 70082a 2144801i bk13: 69466a 2128195i bk14: 73094a 1964005i bk15: 73440a 1894031i 
bw_dist = 0.220	0.165	0.000	0.609	0.006
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=13.4089
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5966464 n_nop=2454851 n_act=811697 n_pre=811684 n_req=596379 n_req_1=346888 n_req_2=249491 n_req_3=0 n_rd=1176386 n_write=711846 bw_util=0.3985 bw_util_1=0.2325 bw_util_2=0.166 bw_util_3=0 blp=10.655921 blp_1= 3.857294 blp_2= 2.845027 blp_3= -nan
 n_activity=5959368 dram_eff=0.399 dram_eff_1=0.2328 dram_eff_2=0.1662 dram_eff_3=0
bk0: 75370a 2273254i bk1: 71914a 2388223i bk2: 74938a 2211401i bk3: 70448a 2390994i bk4: 75490a 1994086i bk5: 75356a 1910466i bk6: 77162a 1618749i bk7: 72116a 1868191i bk8: 71498a 2276321i bk9: 69082a 2312633i bk10: 78932a 1577191i bk11: 69360a 2073835i bk12: 72440a 1889314i bk13: 70572a 1953669i bk14: 76808a 1602884i bk15: 74900a 1670649i 
bw_dist = 0.233	0.166	0.000	0.600	0.001
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=15.1619
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5966464 n_nop=2583284 n_act=783689 n_pre=783676 n_req=577849 n_req_1=329024 n_req_2=248825 n_req_3=0 n_rd=1139688 n_write=676127 bw_util=0.3861 bw_util_1=0.2206 bw_util_2=0.1655 bw_util_3=0 blp=10.100552 blp_1= 3.722729 blp_2= 2.800446 blp_3= -nan
 n_activity=5936265 dram_eff=0.3881 dram_eff_1=0.2217 dram_eff_2=0.1664 dram_eff_3=0
bk0: 71228a 2577806i bk1: 70848a 2530029i bk2: 72146a 2424205i bk3: 70974a 2422122i bk4: 72498a 2269321i bk5: 73966a 2111770i bk6: 71860a 2065483i bk7: 73816a 1877022i bk8: 70866a 2385333i bk9: 69156a 2375789i bk10: 68774a 2265272i bk11: 66748a 2331589i bk12: 71450a 2065920i bk13: 68668a 2176457i bk14: 71312a 2077946i bk15: 75378a 1761647i 
bw_dist = 0.221	0.166	0.000	0.609	0.005
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=13.5202

========= L2 cache stats =========
L2_cache_bank[0]: Access = 443621, Miss = 299348, Miss_rate = 0.675, Pending_hits = 5748, Reservation_fails = 219280
L2_cache_bank[1]: Access = 420872, Miss = 283325, Miss_rate = 0.673, Pending_hits = 4738, Reservation_fails = 141112
L2_cache_bank[2]: Access = 429458, Miss = 284929, Miss_rate = 0.663, Pending_hits = 4379, Reservation_fails = 123389
L2_cache_bank[3]: Access = 421426, Miss = 280210, Miss_rate = 0.665, Pending_hits = 4156, Reservation_fails = 122693
L2_cache_bank[4]: Access = 424207, Miss = 285167, Miss_rate = 0.672, Pending_hits = 4883, Reservation_fails = 100009
L2_cache_bank[5]: Access = 468441, Miss = 305474, Miss_rate = 0.652, Pending_hits = 6224, Reservation_fails = 265261
L2_cache_bank[6]: Access = 423777, Miss = 282018, Miss_rate = 0.665, Pending_hits = 4311, Reservation_fails = 112729
L2_cache_bank[7]: Access = 435531, Miss = 286168, Miss_rate = 0.657, Pending_hits = 4730, Reservation_fails = 135299
L2_cache_bank[8]: Access = 443719, Miss = 301351, Miss_rate = 0.679, Pending_hits = 6079, Reservation_fails = 227940
L2_cache_bank[9]: Access = 431721, Miss = 286898, Miss_rate = 0.665, Pending_hits = 5207, Reservation_fails = 146239
L2_cache_bank[10]: Access = 427022, Miss = 285077, Miss_rate = 0.668, Pending_hits = 4587, Reservation_fails = 116313
L2_cache_bank[11]: Access = 434311, Miss = 284793, Miss_rate = 0.656, Pending_hits = 4908, Reservation_fails = 141045
Cache L2_bank_000:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 443621, Miss = 299348 (0.675), PendingHit = 5748 (0.013)
Cache L2_bank_001:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 420872, Miss = 283325 (0.673), PendingHit = 4738 (0.0113)
Cache L2_bank_002:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 429458, Miss = 284929 (0.663), PendingHit = 4379 (0.0102)
Cache L2_bank_003:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 421426, Miss = 280210 (0.665), PendingHit = 4156 (0.00986)
Cache L2_bank_004:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 424207, Miss = 285167 (0.672), PendingHit = 4883 (0.0115)
Cache L2_bank_005:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 468441, Miss = 305474 (0.652), PendingHit = 6224 (0.0133)
Cache L2_bank_006:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 423777, Miss = 282018 (0.665), PendingHit = 4311 (0.0102)
Cache L2_bank_007:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 435531, Miss = 286168 (0.657), PendingHit = 4730 (0.0109)
Cache L2_bank_008:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 443719, Miss = 301351 (0.679), PendingHit = 6079 (0.0137)
Cache L2_bank_009:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 431721, Miss = 286898 (0.665), PendingHit = 5207 (0.0121)
Cache L2_bank_010:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 427022, Miss = 285077 (0.668), PendingHit = 4587 (0.0107)
Cache L2_bank_011:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 434311, Miss = 284793 (0.656), PendingHit = 4908 (0.0113)
L2 Cache Total Miss Rate = 0.666
Stream 1: L2 Cache Miss Rate = 0.763
Stream 2: L2 Cache Miss Rate = 0.559
Stream 1: Accesses  = 2726165
Stream 1: Misses  = 2079910
Stream 2: Accesses  = 2477941
Stream 2: Misses  = 1384848
Stream 1+2: Accesses  = 5204106
Stream 1+2: Misses  = 3464758
Total Accesses  = 5204106
MPKI-CORES
CORE_L2MPKI_0	75.071
CORE_L2MPKI_1	77.541
CORE_L2MPKI_2	74.989
CORE_L2MPKI_3	76.611
CORE_L2MPKI_4	76.090
CORE_L2MPKI_5	78.299
CORE_L2MPKI_6	76.987
CORE_L2MPKI_7	78.382
CORE_L2MPKI_8	76.397
CORE_L2MPKI_9	78.750
CORE_L2MPKI_10	77.143
CORE_L2MPKI_11	78.557
CORE_L2MPKI_12	78.725
CORE_L2MPKI_13	79.522
CORE_L2MPKI_14	78.236
CORE_L2MPKI_15	79.579
CORE_L2MPKI_16	77.215
CORE_L2MPKI_17	78.493
CORE_L2MPKI_18	76.934
CORE_L2MPKI_19	79.094
CORE_L2MPKI_20	78.273
CORE_L2MPKI_21	79.546
CORE_L2MPKI_22	76.324
CORE_L2MPKI_23	79.783
CORE_L2MPKI_24	77.569
CORE_L2MPKI_25	14.121
CORE_L2MPKI_26	11.602
CORE_L2MPKI_27	12.618
CORE_L2MPKI_28	11.672
CORE_L2MPKI_29	12.958
CORE_L2MPKI_30	2.818
CORE_L2MPKI_31	2.794
CORE_L2MPKI_32	2.741
CORE_L2MPKI_33	2.784
CORE_L2MPKI_34	2.761
CORE_L2MPKI_35	2.775
CORE_L2MPKI_36	2.888
CORE_L2MPKI_37	2.780
CORE_L2MPKI_38	2.812
CORE_L2MPKI_39	2.731
CORE_L2MPKI_40	2.923
CORE_L2MPKI_41	2.778
CORE_L2MPKI_42	2.794
CORE_L2MPKI_43	2.984
CORE_L2MPKI_44	2.866
CORE_L2MPKI_45	2.754
CORE_L2MPKI_46	2.877
CORE_L2MPKI_47	2.711
CORE_L2MPKI_48	2.945
CORE_L2MPKI_49	2.733
CORE_L2MPKI_50	2.827
CORE_L2MPKI_51	2.822
CORE_L2MPKI_52	2.914
CORE_L2MPKI_53	2.811
CORE_L2MPKI_54	2.887
CORE_L2MPKI_55	2.753
CORE_L2MPKI_56	2.793
CORE_L2MPKI_57	2.765
CORE_L2MPKI_58	2.882
CORE_L2MPKI_59	2.932
Avg_MPKI_Stream1= 66.903
Avg_MPKI_Stream2= 2.821
MISSES-CORES
CORE_MISSES_0	64729
CORE_MISSES_1	67631
CORE_MISSES_2	62964
CORE_MISSES_3	71401
CORE_MISSES_4	61252
CORE_MISSES_5	71870
CORE_MISSES_6	67436
CORE_MISSES_7	72493
CORE_MISSES_8	66396
CORE_MISSES_9	74940
CORE_MISSES_10	69162
CORE_MISSES_11	72574
CORE_MISSES_12	68515
CORE_MISSES_13	76023
CORE_MISSES_14	74776
CORE_MISSES_15	77967
CORE_MISSES_16	68453
CORE_MISSES_17	70965
CORE_MISSES_18	70592
CORE_MISSES_19	75095
CORE_MISSES_20	71836
CORE_MISSES_21	73610
CORE_MISSES_22	69725
CORE_MISSES_23	76913
CORE_MISSES_24	71694
CORE_MISSES_25	62743
CORE_MISSES_26	63571
CORE_MISSES_27	61988
CORE_MISSES_28	61512
CORE_MISSES_29	61084
CORE_MISSES_30	46217
CORE_MISSES_31	46105
CORE_MISSES_32	46277
CORE_MISSES_33	45328
CORE_MISSES_34	45694
CORE_MISSES_35	47299
CORE_MISSES_36	45629
CORE_MISSES_37	46206
CORE_MISSES_38	45814
CORE_MISSES_39	47435
CORE_MISSES_40	46227
CORE_MISSES_41	47453
CORE_MISSES_42	46846
CORE_MISSES_43	46044
CORE_MISSES_44	45091
CORE_MISSES_45	45131
CORE_MISSES_46	46098
CORE_MISSES_47	48930
CORE_MISSES_48	45202
CORE_MISSES_49	45260
CORE_MISSES_50	46373
CORE_MISSES_51	46308
CORE_MISSES_52	44435
CORE_MISSES_53	45018
CORE_MISSES_54	46034
CORE_MISSES_55	48693
CORE_MISSES_56	46566
CORE_MISSES_57	45543
CORE_MISSES_58	45231
CORE_MISSES_59	46361
L2_MISSES = 3464758
L2_total_cache_accesses = 5204106
L2_total_cache_misses = 3464758
L2_total_cache_miss_rate = 0.6658
L2_total_cache_pending_hits = 59950
L2_total_cache_reservation_fails = 1851309
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 579055
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 20802
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 3148937
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 1655843
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 3844
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 440
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 850
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 6569
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 1065428
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 34368
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 270181
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 148743
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 26934
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 4021
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 44491
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 22583
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 4137
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 319
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 299
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 17571
L2_cache_data_port_util = 0.239
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=17878026
icnt_total_pkts_simt_to_mem=8040713
statistics from finished app 2
-------------------------------------------------
gpu_ipc_1 =       4.7678
gpu_ipc_2 =     115.2922
gpu_tot_sim_cycle_stream_1 = 4750835
gpu_tot_sim_cycle_stream_2 = 4749938
gpu_sim_insn_1 = 22650816
gpu_sim_insn_2 = 547630624
gpu_sim_cycle = 4750836
gpu_sim_insn = 570281440
gpu_ipc =     120.0381
gpu_tot_sim_cycle = 4750836
gpu_tot_sim_insn = 570281440
gpu_tot_ipc =     120.0381
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 18058329
gpu_stall_icnt2sh    = 5261084
gpu_total_sim_rate=106814

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 9401559
	L1I_total_cache_misses = 32011
	L1I_total_cache_miss_rate = 0.0034
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 100, Miss = 100, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 549
	L1D_cache_core[1]: Access = 98, Miss = 98, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 747
	L1D_cache_core[2]: Access = 94, Miss = 94, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 687
	L1D_cache_core[3]: Access = 108, Miss = 108, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 394
	L1D_cache_core[4]: Access = 94, Miss = 94, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 638
	L1D_cache_core[5]: Access = 106, Miss = 106, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 678
	L1D_cache_core[6]: Access = 108, Miss = 108, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 719
	L1D_cache_core[7]: Access = 104, Miss = 104, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 787
	L1D_cache_core[8]: Access = 96, Miss = 96, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 730
	L1D_cache_core[9]: Access = 108, Miss = 108, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 799
	L1D_cache_core[10]: Access = 108, Miss = 108, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 887
	L1D_cache_core[11]: Access = 108, Miss = 108, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 732
	L1D_cache_core[12]: Access = 96, Miss = 96, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 762
	L1D_cache_core[13]: Access = 110, Miss = 110, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 855
	L1D_cache_core[14]: Access = 112, Miss = 112, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 882
	L1D_cache_core[15]: Access = 110, Miss = 110, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 711
	L1D_cache_core[16]: Access = 106, Miss = 106, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 912
	L1D_cache_core[17]: Access = 108, Miss = 108, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 798
	L1D_cache_core[18]: Access = 104, Miss = 104, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 818
	L1D_cache_core[19]: Access = 106, Miss = 106, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1000
	L1D_cache_core[20]: Access = 96, Miss = 96, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 869
	L1D_cache_core[21]: Access = 96, Miss = 96, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 912
	L1D_cache_core[22]: Access = 96, Miss = 96, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 910
	L1D_cache_core[23]: Access = 104, Miss = 104, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 945
	L1D_cache_core[24]: Access = 96, Miss = 96, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 905
	L1D_cache_core[25]: Access = 10795, Miss = 10795, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 35766
	L1D_cache_core[26]: Access = 13732, Miss = 13732, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 16144
	L1D_cache_core[27]: Access = 11890, Miss = 11890, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 28237
	L1D_cache_core[28]: Access = 12876, Miss = 12876, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 25281
	L1D_cache_core[29]: Access = 11350, Miss = 11350, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 33285
	L1D_cache_core[30]: Access = 40707, Miss = 40707, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 82386
	L1D_cache_core[31]: Access = 40320, Miss = 40320, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 92010
	L1D_cache_core[32]: Access = 41588, Miss = 41588, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 75976
	L1D_cache_core[33]: Access = 39929, Miss = 39929, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 85714
	L1D_cache_core[34]: Access = 41175, Miss = 41175, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 73542
	L1D_cache_core[35]: Access = 41937, Miss = 41937, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 61941
	L1D_cache_core[36]: Access = 38593, Miss = 38593, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 109435
	L1D_cache_core[37]: Access = 40437, Miss = 40437, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 80903
	L1D_cache_core[38]: Access = 40559, Miss = 40559, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 71965
	L1D_cache_core[39]: Access = 42681, Miss = 42681, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 67897
	L1D_cache_core[40]: Access = 39545, Miss = 39545, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 89876
	L1D_cache_core[41]: Access = 42059, Miss = 42059, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 81395
	L1D_cache_core[42]: Access = 41628, Miss = 41628, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 58795
	L1D_cache_core[43]: Access = 38447, Miss = 38447, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 116005
	L1D_cache_core[44]: Access = 38858, Miss = 38858, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 74909
	L1D_cache_core[45]: Access = 40622, Miss = 40622, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 78475
	L1D_cache_core[46]: Access = 39751, Miss = 39751, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 78803
	L1D_cache_core[47]: Access = 44386, Miss = 44386, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 47430
	L1D_cache_core[48]: Access = 38529, Miss = 38529, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 95322
	L1D_cache_core[49]: Access = 40897, Miss = 40897, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 74160
	L1D_cache_core[50]: Access = 40873, Miss = 40873, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 92887
	L1D_cache_core[51]: Access = 40433, Miss = 40433, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 77363
	L1D_cache_core[52]: Access = 38283, Miss = 38283, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 100735
	L1D_cache_core[53]: Access = 39698, Miss = 39698, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 88129
	L1D_cache_core[54]: Access = 39483, Miss = 39483, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 80252
	L1D_cache_core[55]: Access = 43480, Miss = 43480, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 50482
	L1D_cache_core[56]: Access = 41543, Miss = 41543, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 72484
	L1D_cache_core[57]: Access = 40774, Miss = 40774, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 83495
	L1D_cache_core[58]: Access = 39167, Miss = 39167, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 87441
	L1D_cache_core[59]: Access = 39297, Miss = 39297, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 78846
	L1D_total_cache_accesses = 1278894
	L1D_total_cache_misses = 1278894
	L1D_total_cache_miss_rate = 1.0000
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 2567392
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.004
L1C_cache:
	L1C_total_cache_accesses = 803648
	L1C_total_cache_misses = 7908
	L1C_total_cache_miss_rate = 0.0098
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 80512
L1T_cache:
	L1T_total_cache_accesses = 3886380
	L1T_total_cache_misses = 1450959
	L1T_total_cache_miss_rate = 0.3733
	L1T_total_cache_pending_hits = 2435421
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1199010
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 2417430
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 795740
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 7908
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 80512
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 2435421
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 1450959
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 79884
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 149962
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 9369548
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 32011
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
1262, 935, 1262, 834, 1262, 764, 1262, 661, 1262, 639, 1262, 631, 1262, 631, 1262, 631, 1262, 631, 1262, 631, 1262, 631, 1262, 631, 816, 631, 834, 631, 631, 621, 631, 508, 
shader 0 total_cycles, active_cycles, idle cycles = 4750836, 14348, 4736487 
shader 1 total_cycles, active_cycles, idle cycles = 4750836, 14448, 4736388 
shader 2 total_cycles, active_cycles, idle cycles = 4750836, 13873, 4736963 
shader 3 total_cycles, active_cycles, idle cycles = 4750836, 15467, 4735368 
shader 4 total_cycles, active_cycles, idle cycles = 4750836, 13423, 4737413 
shader 5 total_cycles, active_cycles, idle cycles = 4750836, 15191, 4735644 
shader 6 total_cycles, active_cycles, idle cycles = 4750836, 14498, 4736337 
shader 7 total_cycles, active_cycles, idle cycles = 4750836, 15286, 4735549 
shader 8 total_cycles, active_cycles, idle cycles = 4750836, 14430, 4736405 
shader 9 total_cycles, active_cycles, idle cycles = 4750836, 15698, 4735138 
shader 10 total_cycles, active_cycles, idle cycles = 4750836, 14976, 4735859 
shader 11 total_cycles, active_cycles, idle cycles = 4750836, 15277, 4735558 
shader 12 total_cycles, active_cycles, idle cycles = 4750836, 14399, 4736436 
shader 13 total_cycles, active_cycles, idle cycles = 4750836, 15812, 4735023 
shader 14 total_cycles, active_cycles, idle cycles = 4750836, 15824, 4735012 
shader 15 total_cycles, active_cycles, idle cycles = 4750836, 16092, 4734743 
shader 16 total_cycles, active_cycles, idle cycles = 4750836, 14824, 4736012 
shader 17 total_cycles, active_cycles, idle cycles = 4750836, 15022, 4735814 
shader 18 total_cycles, active_cycles, idle cycles = 4750836, 15246, 4735590 
shader 19 total_cycles, active_cycles, idle cycles = 4750836, 15620, 4735215 
shader 20 total_cycles, active_cycles, idle cycles = 4750836, 15144, 4735692 
shader 21 total_cycles, active_cycles, idle cycles = 4750836, 15144, 4735692 
shader 22 total_cycles, active_cycles, idle cycles = 4750836, 15106, 4735729 
shader 23 total_cycles, active_cycles, idle cycles = 4750836, 15811, 4735024 
shader 24 total_cycles, active_cycles, idle cycles = 4750836, 15144, 4735692 
shader 25 total_cycles, active_cycles, idle cycles = 4750836, 82489, 4668347 
shader 26 total_cycles, active_cycles, idle cycles = 4750836, 101871, 4648964 
shader 27 total_cycles, active_cycles, idle cycles = 4750836, 89665, 4661171 
shader 28 total_cycles, active_cycles, idle cycles = 4750836, 96439, 4654397 
shader 29 total_cycles, active_cycles, idle cycles = 4750836, 86206, 4664629 
shader 30 total_cycles, active_cycles, idle cycles = 4750836, 273343, 4477493 
shader 31 total_cycles, active_cycles, idle cycles = 4750836, 271236, 4479600 
shader 32 total_cycles, active_cycles, idle cycles = 4750836, 280145, 4470691 
shader 33 total_cycles, active_cycles, idle cycles = 4750836, 268798, 4482038 
shader 34 total_cycles, active_cycles, idle cycles = 4750836, 277075, 4473761 
shader 35 total_cycles, active_cycles, idle cycles = 4750836, 282364, 4468472 
shader 36 total_cycles, active_cycles, idle cycles = 4750836, 258704, 4492132 
shader 37 total_cycles, active_cycles, idle cycles = 4750836, 271996, 4478839 
shader 38 total_cycles, active_cycles, idle cycles = 4750836, 272696, 4478139 
shader 39 total_cycles, active_cycles, idle cycles = 4750836, 286888, 4463948 
shader 40 total_cycles, active_cycles, idle cycles = 4750836, 265510, 4485326 
shader 41 total_cycles, active_cycles, idle cycles = 4750836, 282660, 4468175 
shader 42 total_cycles, active_cycles, idle cycles = 4750836, 280227, 4470609 
shader 43 total_cycles, active_cycles, idle cycles = 4750836, 257693, 4493142 
shader 44 total_cycles, active_cycles, idle cycles = 4750836, 261889, 4488946 
shader 45 total_cycles, active_cycles, idle cycles = 4750836, 272999, 4477837 
shader 46 total_cycles, active_cycles, idle cycles = 4750836, 267045, 4483790 
shader 47 total_cycles, active_cycles, idle cycles = 4750836, 298202, 4452633 
shader 48 total_cycles, active_cycles, idle cycles = 4750836, 258121, 4492715 
shader 49 total_cycles, active_cycles, idle cycles = 4750836, 275460, 4475376 
shader 50 total_cycles, active_cycles, idle cycles = 4750836, 274573, 4476263 
shader 51 total_cycles, active_cycles, idle cycles = 4750836, 271675, 4479160 
shader 52 total_cycles, active_cycles, idle cycles = 4750836, 257018, 4493817 
shader 53 total_cycles, active_cycles, idle cycles = 4750836, 266247, 4484589 
shader 54 total_cycles, active_cycles, idle cycles = 4750836, 265755, 4485080 
shader 55 total_cycles, active_cycles, idle cycles = 4750836, 292519, 4458316 
shader 56 total_cycles, active_cycles, idle cycles = 4750836, 278947, 4471888 
shader 57 total_cycles, active_cycles, idle cycles = 4750836, 274204, 4476631 
shader 58 total_cycles, active_cycles, idle cycles = 4750836, 263210, 4487626 
shader 59 total_cycles, active_cycles, idle cycles = 4750836, 263567, 4487268 
warps_exctd_sm 0 = 1344 
warps_exctd_sm 1 = 1376 
warps_exctd_sm 2 = 1280 
warps_exctd_sm 3 = 1440 
warps_exctd_sm 4 = 1248 
warps_exctd_sm 5 = 1408 
warps_exctd_sm 6 = 1408 
warps_exctd_sm 7 = 1408 
warps_exctd_sm 8 = 1312 
warps_exctd_sm 9 = 1472 
warps_exctd_sm 10 = 1408 
warps_exctd_sm 11 = 1472 
warps_exctd_sm 12 = 1312 
warps_exctd_sm 13 = 1472 
warps_exctd_sm 14 = 1504 
warps_exctd_sm 15 = 1536 
warps_exctd_sm 16 = 1408 
warps_exctd_sm 17 = 1408 
warps_exctd_sm 18 = 1440 
warps_exctd_sm 19 = 1440 
warps_exctd_sm 20 = 1536 
warps_exctd_sm 21 = 1536 
warps_exctd_sm 22 = 1472 
warps_exctd_sm 23 = 1472 
warps_exctd_sm 24 = 1536 
warps_exctd_sm 25 = 11296 
warps_exctd_sm 26 = 13440 
warps_exctd_sm 27 = 12256 
warps_exctd_sm 28 = 12736 
warps_exctd_sm 29 = 11936 
warps_exctd_sm 30 = 37376 
warps_exctd_sm 31 = 37248 
warps_exctd_sm 32 = 37984 
warps_exctd_sm 33 = 37088 
warps_exctd_sm 34 = 38144 
warps_exctd_sm 35 = 38624 
warps_exctd_sm 36 = 35872 
warps_exctd_sm 37 = 37824 
warps_exctd_sm 38 = 37568 
warps_exctd_sm 39 = 38816 
warps_exctd_sm 40 = 36128 
warps_exctd_sm 41 = 38560 
warps_exctd_sm 42 = 38112 
warps_exctd_sm 43 = 35264 
warps_exctd_sm 44 = 35808 
warps_exctd_sm 45 = 37408 
warps_exctd_sm 46 = 36544 
warps_exctd_sm 47 = 39872 
warps_exctd_sm 48 = 35552 
warps_exctd_sm 49 = 37920 
warps_exctd_sm 50 = 37568 
warps_exctd_sm 51 = 36480 
warps_exctd_sm 52 = 35264 
warps_exctd_sm 53 = 36288 
warps_exctd_sm 54 = 36448 
warps_exctd_sm 55 = 39072 
warps_exctd_sm 56 = 37632 
warps_exctd_sm 57 = 37056 
warps_exctd_sm 58 = 35488 
warps_exctd_sm 59 = 35456 
gpgpu_n_tot_thrd_icount = 576223168
gpgpu_n_tot_w_icount = 18006974
gpgpu_n_stall_shd_mem = 163479804
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 3944331
gpgpu_n_mem_write_global = 79884
gpgpu_n_mem_texture = 1450959
gpgpu_n_mem_const = 5192
gpgpu_n_load_insn  = 41081184
gpgpu_n_store_insn = 1171008
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 18552384
gpgpu_n_const_mem_insn = 19723392
gpgpu_n_param_mem_insn = 5993344
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 80512
gpgpu_stall_shd_mem[c_mem][bk_conf] = 80512
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 136805116
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:227779640	W0_Idle:72885877	W0_Scoreboard:251427695	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:18007108
Warp Occupancy Distribution:
Stall:204000180	W0_Idle:64774871	W0_Scoreboard:14609547	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:1665562
Warp Occupancy Distribution:
Stall:23779460	W0_Idle:8111006	W0_Scoreboard:236818148	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:16341546
warp_utilization0: 0.031586
warp_utilization1: 0.005843
warp_utilization2: 0.057329
traffic_breakdown_coretomem[CONST_ACC_R] = 41536 {8:5192,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 9592080 {8:1199010,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 7414560 {40:28206,72:11592,136:40086,}
traffic_breakdown_coretomem[GLOBAL_ATOMIC] = 110434888 {40:2736106,72:4103,136:5112,}
traffic_breakdown_coretomem[INST_ACC_R] = 40200 {8:5025,}
traffic_breakdown_coretomem[TEXTURE_ACC_R] = 11607672 {8:1450959,}
traffic_breakdown_memtocore[CONST_ACC_R] = 373824 {72:5192,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 163064816 {136:1199006,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 639072 {8:79884,}
traffic_breakdown_memtocore[GLOBAL_ATOMIC] = 110412800 {40:2735559,72:4102,136:5111,}
traffic_breakdown_memtocore[INST_ACC_R] = 683400 {136:5025,}
traffic_breakdown_memtocore[TEXTURE_ACC_R] = 197330424 {136:1450959,}
maxmrqlatency = 1003 
maxdqlatency = 0 
maxmflatency = 10390 
averagemflatency = 869 
averagemflatency_1 = 891 
averagemflatency_2= 846 
averagemrqlatency_1 = 66 
averagemrqlatency_2 = 72 
max_icnt2mem_latency = 9574 
max_icnt2sh_latency = 4750835 
mrq_lat_table:1745794 	62634 	113403 	215354 	509625 	871836 	1151544 	910392 	246292 	7506 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	43329 	47599 	60407 	279226 	952378 	2339918 	1608837 	145023 	3050 	45 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	415947 	255681 	557767 	404708 	579002 	1144611 	1439631 	636824 	49454 	1559 	25 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	3242036 	1905548 	241047 	11155 	142 	0 	0 	0 	0 	0 	0 	0 	180 	768 	3490 	4438 	8876 	15490 	35171 	11471 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1 	22 	9226 	251 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        32        32        32        32        32        32        32        32        32        32        10         9        13        17        12        14 
dram[1]:        24        32        32        32        32        32        32        30        32        24        10        10        12        12        11        14 
dram[2]:        32        24        32        32        32        32        32        30        32        19        12        10        12        10        15        16 
dram[3]:        32        20        28        30        32        30        32        28        30        22        11        11        14        12        13        11 
dram[4]:        32        32        32        32        32        32        32        28        28        28        10        11        11        15        12        12 
dram[5]:        32        24        32        32        32        32        32        26        28        22        15        14        11        12        12        14 
maximum service time to same row:
dram[0]:      1247      1423      1295      1326      1601      1581      1270      1489      1602      1458      2180      2291      2175      2301      2487      2177 
dram[1]:      1071      1363      1481      1400      1448      1292      1409      1229      1341      1457      2449      2343      2589      2115      2439      2044 
dram[2]:      1409      1004      1281      1694      1156      1503      1330      1414      1651      1457      2269      2594      2391      2454      2235      2451 
dram[3]:      1576      1457      1232      1251      1381      1192      1369      1237      1374      1280      2372      2604      2338      2306      2371      2412 
dram[4]:      1327      1419      1477      1294      1349      1163      1303      1303      1156      1505      2269      2122      2269      2216      2276      2213 
dram[5]:      1348      1450      1194      1334      1118      1314      1421      1265      1353      1310      2029      2287      2082      2281      2285      2282 
average row accesses per activate:
dram[0]:  1.176575  1.157691  1.154702  1.157157  1.164537  1.154613  1.174021  1.168933  1.157185  1.145823  1.157697  1.162307  1.175543  1.166718  1.182078  1.175844 
dram[1]:  1.153810  1.154653  1.156607  1.152555  1.156344  1.156978  1.165371  1.169352  1.150015  1.151035  1.157088  1.158792  1.165526  1.168104  1.172614  1.180417 
dram[2]:  1.152089  1.165205  1.149784  1.164592  1.156340  1.197994  1.157862  1.185177  1.141125  1.149206  1.147629  1.157692  1.169283  1.182736  1.169751  1.192859 
dram[3]:  1.150521  1.153278  1.157363  1.157508  1.152559  1.162062  1.162770  1.176811  1.139829  1.147958  1.161515  1.158648  1.164430  1.164327  1.179744  1.184093 
dram[4]:  1.162947  1.158395  1.158986  1.155204  1.158189  1.161302  1.176292  1.167179  1.143451  1.144021  1.191861  1.159825  1.165451  1.167505  1.183415  1.187477 
dram[5]:  1.155565  1.160568  1.157814  1.156276  1.149967  1.158745  1.161595  1.173274  1.147310  1.148304  1.153548  1.155139  1.168544  1.166191  1.171911  1.192662 
average row locality = 5834380/5016128 = 1.163124
average row locality_1 = 4334417/3798961 = 1.140948
average row locality_2 = 1499963/1217167 = 1.232340
average row locality_3 = 0/0 = -nan
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:     41569     38173     37768     36654     40529     37888     39764     38036     39099     36024     37364     36593     39135     37096     39794     38121 
dram[1]:     38035     36290     37677     36227     37922     37778     38204     37769     37248     36620     35762     35524     37004     36816     38091     38037 
dram[2]:     38546     40331     36598     39167     39016     43888     37582     40828     36886     37841     35977     37907     38329     40430     37286     40761 
dram[3]:     36042     37330     37552     37410     37484     39421     37596     39439     35873     36381     36867     35948     36923     36624     38610     38707 
dram[4]:     39673     37871     39370     37088     39656     39455     40474     37848     37504     36333     41572     36678     38163     37120     40319     39439 
dram[5]:     37627     37347     38007     37449     37959     38756     37650     38688     37245     36317     36398     35210     37813     36168     37581     39644 
total reads: 3646613
bank skew: 43888/35210 = 1.25
chip skew: 621373/595004 = 1.04
number of total write accesses:
dram[0]:     24911     21721     20751     19666     23368     21100     24308     22746     25399     22414     24360     23611     25253     23203     24687     22970 
dram[1]:     21514     19856     20690     19243     20945     20956     22795     22469     23623     22999     22769     22531     23123     22901     23062     22943 
dram[2]:     21888     23578     19694     21917     22048     26706     22324     25378     23249     24193     23010     24938     24466     26463     22260     25519 
dram[3]:     19657     20801     20565     20243     20643     22541     22239     24018     22248     22810     23864     22909     23115     22688     23490     23569 
dram[4]:     23122     21326     22143     20038     22645     22563     25009     22543     23841     22782     28579     23670     24290     23227     25086     24224 
dram[5]:     21220     20819     20957     20345     21010     21904     22286     23372     23529     22746     23395     22190     23927     22265     22424     24460 
total reads: 2187855
bank skew: 28579/19243 = 1.49
chip skew: 377631/352419 = 1.07
average mf latency per bank:
dram[0]:        986       911       966       898       858       797       775       710       709       643       751       683       826       754       941       862
dram[1]:        840       883       824       869       758       769       656       680       592       610       626       632       689       704       786       818
dram[2]:        953      1206       945      1149       846      1453       746       956       676       860       722       907       797      1025       912      1132
dram[3]:        896       868       861       861       779       790       677       675       607       608       634       641       718       720       828       834
dram[4]:       1083       975      1029       944       941       847       842       744       767       669       851       717       890       809       996       924
dram[5]:        856       883       843       865       753       793       670       701       608       633       639       655       707       732       811       839
maximum mf latency per bank:
dram[0]:       6828      7390      8333      8687      9657      7104      9111      5389      8176      7270      9704      6918      6968      9588      7463      6175
dram[1]:       8119      8128      9964      8577      6931      7684      6645      6978      7672      7854      6870      7643      9590      8143      8657      7401
dram[2]:       9026      9295      9822      8402      8259      7978     10057      7705      7023      7973      8006      8313      6147      7989      6687      6420
dram[3]:       8510      7093      9237      7380      8890      8869      6191      6832      9572      7980      7167      8139      5610      5709      6859      6797
dram[4]:       7601      6808      8275      9716      9430      5662      6504      6142      9143      7664      7111      8463      8075      7473      8658      8139
dram[5]:       7154      7930      8894     10390      9480      7413      8553      7037      7574      6787      8399      9796      8874      8582      5144      6743
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6271103 n_nop=2617298 n_act=844914 n_pre=844900 n_req=622275 n_req_1=358725 n_req_2=263550 n_req_3=0 n_rd=1227179 n_write=736812 bw_util=0.3956 bw_util_1=0.2288 bw_util_2=0.1668 bw_util_3=0 blp=10.485548 blp_1= 3.807622 blp_2= 2.841565 blp_3= -nan
 n_activity=6259284 dram_eff=0.3963 dram_eff_1=0.2292 dram_eff_2=0.1671 dram_eff_3=0
bk0: 83138a 2219277i bk1: 76342a 2483159i bk2: 75532a 2521031i bk3: 73308a 2591874i bk4: 81058a 2021713i bk5: 75776a 2265957i bk6: 79526a 1850049i bk7: 76068a 1966034i bk8: 78198a 2225478i bk9: 72046a 2478932i bk10: 74720a 2197637i bk11: 73186a 2201956i bk12: 78270a 1897975i bk13: 74184a 2096344i bk14: 79585a 1808795i bk15: 76242a 1964538i 
bw_dist = 0.229	0.167	0.000	0.603	0.002
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=14.6327
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6271103 n_nop=2747886 n_act=816272 n_pre=816260 n_req=603477 n_req_1=340674 n_req_2=262803 n_req_3=0 n_rd=1189964 n_write=700721 bw_util=0.3836 bw_util_1=0.2173 bw_util_2=0.1663 bw_util_3=0 blp=9.954865 blp_1= 3.678168 blp_2= 2.804842 blp_3= -nan
 n_activity=6229003 dram_eff=0.3862 dram_eff_1=0.2188 dram_eff_2=0.1674 dram_eff_3=0
bk0: 76066a 2681062i bk1: 72576a 2798983i bk2: 75352a 2624835i bk3: 72450a 2730779i bk4: 75840a 2449630i bk5: 75554a 2391094i bk6: 76408a 2150824i bk7: 75536a 2132650i bk8: 74490a 2512821i bk9: 73240a 2487619i bk10: 71520a 2484022i bk11: 71042a 2446418i bk12: 74006a 2257175i bk13: 73632a 2232876i bk14: 76182a 2132211i bk15: 76070a 2084095i 
bw_dist = 0.217	0.166	0.000	0.610	0.007
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=13.1191
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6271103 n_nop=2563079 n_act=857122 n_pre=857108 n_req=630054 n_req_1=365885 n_req_2=264169 n_req_3=0 n_rd=1242706 n_write=751088 bw_util=0.4005 bw_util_1=0.2334 bw_util_2=0.1672 bw_util_3=0 blp=10.718540 blp_1= 3.852264 blp_2= 2.864815 blp_3= -nan
 n_activity=6265085 dram_eff=0.4009 dram_eff_1=0.2336 dram_eff_2=0.1673 dram_eff_3=0
bk0: 77092a 2518861i bk1: 80658a 2225643i bk2: 73192a 2615085i bk3: 78334a 2270304i bk4: 78032a 2164954i bk5: 87774a 1500316i bk6: 75156a 2038698i bk7: 81654a 1582379i bk8: 73770a 2452016i bk9: 75678a 2238058i bk10: 71954a 2342318i bk11: 75810a 2014474i bk12: 76654a 1970898i bk13: 80858a 1624543i bk14: 74568a 2081068i bk15: 81522a 1579264i 
bw_dist = 0.233	0.167	0.000	0.599	0.001
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=15.3283
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6271103 n_nop=2725405 n_act=821330 n_pre=821322 n_req=606673 n_req_1=343648 n_req_2=263025 n_req_3=0 n_rd=1196386 n_write=706660 bw_util=0.3856 bw_util_1=0.2192 bw_util_2=0.1665 bw_util_3=0 blp=10.051974 blp_1= 3.705402 blp_2= 2.806992 blp_3= -nan
 n_activity=6235125 dram_eff=0.3879 dram_eff_1=0.2205 dram_eff_2=0.1674 dram_eff_3=0
bk0: 72082a 2897035i bk1: 74658a 2675613i bk2: 75102a 2632823i bk3: 74816a 2584937i bk4: 74968a 2465532i bk5: 78839a 2142581i bk6: 75192a 2194844i bk7: 78876a 1903440i bk8: 71744a 2648563i bk9: 72762a 2510019i bk10: 73732a 2331357i bk11: 71895a 2382417i bk12: 73846a 2255529i bk13: 73248a 2234853i bk14: 77214a 2052572i bk15: 77412a 1987838i 
bw_dist = 0.219	0.166	0.000	0.609	0.006
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=13.4307
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6271103 n_nop=2582784 n_act=852580 n_pre=852569 n_req=627219 n_req_1=363326 n_req_2=263893 n_req_3=0 n_rd=1237096 n_write=746074 bw_util=0.3988 bw_util_1=0.2317 bw_util_2=0.167 bw_util_3=0 blp=10.638257 blp_1= 3.845257 blp_2= 2.853484 blp_3= -nan
 n_activity=6263647 dram_eff=0.3992 dram_eff_1=0.232 dram_eff_2=0.1672 dram_eff_3=0
bk0: 79342a 2397265i bk1: 75738a 2514743i bk2: 78736a 2338544i bk3: 74176a 2519924i bk4: 79308a 2096430i bk5: 78908a 2020012i bk6: 80948a 1709313i bk7: 75694a 1967892i bk8: 75008a 2402292i bk9: 72664a 2429791i bk10: 83136a 1665372i bk11: 73356a 2171589i bk12: 76326a 1989851i bk13: 74240a 2066056i bk14: 80638a 1709992i bk15: 78878a 1759678i 
bw_dist = 0.232	0.167	0.000	0.600	0.001
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=15.1223
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6271103 n_nop=2714095 n_act=823881 n_pre=823867 n_req=608351 n_req_1=345122 n_req_2=263229 n_req_3=0 n_rd=1199689 n_write=709571 bw_util=0.3867 bw_util_1=0.2201 bw_util_2=0.1666 bw_util_3=0 blp=10.098374 blp_1= 3.714869 blp_2= 2.808829 blp_3= -nan
 n_activity=6239899 dram_eff=0.3887 dram_eff_1=0.2212 dram_eff_2=0.1674 dram_eff_3=0
bk0: 75252a 2695314i bk1: 74690a 2656651i bk2: 76014a 2545403i bk3: 74895a 2541513i bk4: 75916a 2392136i bk5: 77510a 2226467i bk6: 75300a 2175351i bk7: 77376a 1982947i bk8: 74488a 2509732i bk9: 72634a 2502295i bk10: 72794a 2367172i bk11: 70420a 2454937i bk12: 75626a 2151690i bk13: 72332a 2295375i bk14: 75158a 2185535i bk15: 79284a 1863912i 
bw_dist = 0.220	0.167	0.000	0.608	0.005
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=13.5237

========= L2 cache stats =========
L2_cache_bank[0]: Access = 467350, Miss = 315035, Miss_rate = 0.674, Pending_hits = 6045, Reservation_fails = 232059
L2_cache_bank[1]: Access = 444283, Miss = 298602, Miss_rate = 0.672, Pending_hits = 5066, Reservation_fails = 151319
L2_cache_bank[2]: Access = 452699, Miss = 299954, Miss_rate = 0.663, Pending_hits = 4626, Reservation_fails = 134397
L2_cache_bank[3]: Access = 444530, Miss = 295074, Miss_rate = 0.664, Pending_hits = 4387, Reservation_fails = 131363
L2_cache_bank[4]: Access = 447630, Miss = 300241, Miss_rate = 0.671, Pending_hits = 5155, Reservation_fails = 109746
L2_cache_bank[5]: Access = 492181, Miss = 321174, Miss_rate = 0.653, Pending_hits = 6489, Reservation_fails = 280616
L2_cache_bank[6]: Access = 447039, Miss = 296955, Miss_rate = 0.664, Pending_hits = 4548, Reservation_fails = 122359
L2_cache_bank[7]: Access = 458921, Miss = 301270, Miss_rate = 0.656, Pending_hits = 4998, Reservation_fails = 147182
L2_cache_bank[8]: Access = 467319, Miss = 316749, Miss_rate = 0.678, Pending_hits = 6335, Reservation_fails = 238781
L2_cache_bank[9]: Access = 454921, Miss = 301848, Miss_rate = 0.664, Pending_hits = 5472, Reservation_fails = 155780
L2_cache_bank[10]: Access = 450578, Miss = 300290, Miss_rate = 0.666, Pending_hits = 4860, Reservation_fails = 124766
L2_cache_bank[11]: Access = 457685, Miss = 299590, Miss_rate = 0.655, Pending_hits = 5162, Reservation_fails = 147148
Cache L2_bank_000:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 467350, Miss = 315035 (0.674), PendingHit = 6045 (0.0129)
Cache L2_bank_001:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 444283, Miss = 298602 (0.672), PendingHit = 5066 (0.0114)
Cache L2_bank_002:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 452699, Miss = 299954 (0.663), PendingHit = 4626 (0.0102)
Cache L2_bank_003:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 444530, Miss = 295074 (0.664), PendingHit = 4387 (0.00987)
Cache L2_bank_004:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 447630, Miss = 300241 (0.671), PendingHit = 5155 (0.0115)
Cache L2_bank_005:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 492181, Miss = 321174 (0.653), PendingHit = 6489 (0.0132)
Cache L2_bank_006:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 447039, Miss = 296955 (0.664), PendingHit = 4548 (0.0102)
Cache L2_bank_007:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 458921, Miss = 301270 (0.656), PendingHit = 4998 (0.0109)
Cache L2_bank_008:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 467319, Miss = 316749 (0.678), PendingHit = 6335 (0.0136)
Cache L2_bank_009:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 454921, Miss = 301848 (0.664), PendingHit = 5472 (0.012)
Cache L2_bank_010:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 450578, Miss = 300290 (0.666), PendingHit = 4860 (0.0108)
Cache L2_bank_011:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 457685, Miss = 299590 (0.655), PendingHit = 5162 (0.0113)
L2 Cache Total Miss Rate = 0.665
Stream 1: L2 Cache Miss Rate = 0.761
Stream 2: L2 Cache Miss Rate = 0.559
Stream 1: Accesses  = 2877142
Stream 1: Misses  = 2189847
Stream 2: Accesses  = 2607994
Stream 2: Misses  = 1456935
Stream 1+2: Accesses  = 5485136
Stream 1+2: Misses  = 3646782
Total Accesses  = 5485136
MPKI-CORES
CORE_L2MPKI_0	75.368
CORE_L2MPKI_1	77.885
CORE_L2MPKI_2	75.436
CORE_L2MPKI_3	76.792
CORE_L2MPKI_4	76.475
CORE_L2MPKI_5	78.507
CORE_L2MPKI_6	77.394
CORE_L2MPKI_7	78.363
CORE_L2MPKI_8	76.814
CORE_L2MPKI_9	78.814
CORE_L2MPKI_10	76.900
CORE_L2MPKI_11	78.640
CORE_L2MPKI_12	78.969
CORE_L2MPKI_13	79.583
CORE_L2MPKI_14	78.246
CORE_L2MPKI_15	79.983
CORE_L2MPKI_16	76.895
CORE_L2MPKI_17	78.117
CORE_L2MPKI_18	76.629
CORE_L2MPKI_19	79.391
CORE_L2MPKI_20	77.715
CORE_L2MPKI_21	79.129
CORE_L2MPKI_22	75.894
CORE_L2MPKI_23	80.063
CORE_L2MPKI_24	76.949
CORE_L2MPKI_25	12.427
CORE_L2MPKI_26	10.265
CORE_L2MPKI_27	11.291
CORE_L2MPKI_28	10.461
CORE_L2MPKI_29	11.589
CORE_L2MPKI_30	2.825
CORE_L2MPKI_31	2.797
CORE_L2MPKI_32	2.736
CORE_L2MPKI_33	2.787
CORE_L2MPKI_34	2.756
CORE_L2MPKI_35	2.767
CORE_L2MPKI_36	2.919
CORE_L2MPKI_37	2.810
CORE_L2MPKI_38	2.815
CORE_L2MPKI_39	2.734
CORE_L2MPKI_40	2.906
CORE_L2MPKI_41	2.782
CORE_L2MPKI_42	2.783
CORE_L2MPKI_43	2.969
CORE_L2MPKI_44	2.872
CORE_L2MPKI_45	2.748
CORE_L2MPKI_46	2.877
CORE_L2MPKI_47	2.708
CORE_L2MPKI_48	2.929
CORE_L2MPKI_49	2.734
CORE_L2MPKI_50	2.823
CORE_L2MPKI_51	2.818
CORE_L2MPKI_52	2.893
CORE_L2MPKI_53	2.802
CORE_L2MPKI_54	2.884
CORE_L2MPKI_55	2.748
CORE_L2MPKI_56	2.780
CORE_L2MPKI_57	2.760
CORE_L2MPKI_58	2.869
CORE_L2MPKI_59	2.915
Avg_MPKI_Stream1= 66.699
Avg_MPKI_Stream2= 2.818
MISSES-CORES
CORE_MISSES_0	68974
CORE_MISSES_1	71774
CORE_MISSES_2	66753
CORE_MISSES_3	75765
CORE_MISSES_4	65477
CORE_MISSES_5	76070
CORE_MISSES_6	71557
CORE_MISSES_7	76410
CORE_MISSES_8	70708
CORE_MISSES_9	78915
CORE_MISSES_10	73450
CORE_MISSES_11	76624
CORE_MISSES_12	72535
CORE_MISSES_13	80266
CORE_MISSES_14	78970
CORE_MISSES_15	82097
CORE_MISSES_16	72702
CORE_MISSES_17	74845
CORE_MISSES_18	74518
CORE_MISSES_19	79104
CORE_MISSES_20	75084
CORE_MISSES_21	76450
CORE_MISSES_22	73142
CORE_MISSES_23	80752
CORE_MISSES_24	74344
CORE_MISSES_25	64944
CORE_MISSES_26	66268
CORE_MISSES_27	64135
CORE_MISSES_28	63930
CORE_MISSES_29	63284
CORE_MISSES_30	48891
CORE_MISSES_31	48025
CORE_MISSES_32	48530
CORE_MISSES_33	47420
CORE_MISSES_34	48341
CORE_MISSES_35	49463
CORE_MISSES_36	47807
CORE_MISSES_37	48391
CORE_MISSES_38	48608
CORE_MISSES_39	49670
CORE_MISSES_40	48862
CORE_MISSES_41	49794
CORE_MISSES_42	49388
CORE_MISSES_43	48444
CORE_MISSES_44	47620
CORE_MISSES_45	47506
CORE_MISSES_46	48649
CORE_MISSES_47	51148
CORE_MISSES_48	47858
CORE_MISSES_49	47684
CORE_MISSES_50	49085
CORE_MISSES_51	48482
CORE_MISSES_52	47080
CORE_MISSES_53	47241
CORE_MISSES_54	48524
CORE_MISSES_55	50913
CORE_MISSES_56	49116
CORE_MISSES_57	47918
CORE_MISSES_58	47820
CORE_MISSES_59	48657
L2_MISSES = 3646782
L2_total_cache_accesses = 5485136
L2_total_cache_misses = 3646782
L2_total_cache_miss_rate = 0.6648
L2_total_cache_pending_hits = 63143
L2_total_cache_reservation_fails = 1975516
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 608734
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 21680
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 3313662
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 1766137
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 3875
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 445
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 872
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 6737
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 1129779
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 36388
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 284792
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 160041
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 28448
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 4293
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 47143
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 23866
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 4375
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 337
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 313
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 18735
L2_cache_data_port_util = 0.240
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=18879389
icnt_total_pkts_simt_to_mem=8461885
statistics from finished app 2
-------------------------------------------------
gpu_ipc_1 =       4.7678
gpu_ipc_2 =     115.2922
gpu_tot_sim_cycle_stream_1 = 4750835
gpu_tot_sim_cycle_stream_2 = 4749938
gpu_sim_insn_1 = 22650816
gpu_sim_insn_2 = 547630624
gpu_sim_cycle = 4750836
gpu_sim_insn = 570281440
gpu_ipc =     120.0381
gpu_tot_sim_cycle = 4750836
gpu_tot_sim_insn = 570281440
gpu_tot_ipc =     120.0381
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 18058329
gpu_stall_icnt2sh    = 5261084
gpu_total_sim_rate=106814

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 9401559
	L1I_total_cache_misses = 32011
	L1I_total_cache_miss_rate = 0.0034
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 100, Miss = 100, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 549
	L1D_cache_core[1]: Access = 98, Miss = 98, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 747
	L1D_cache_core[2]: Access = 94, Miss = 94, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 687
	L1D_cache_core[3]: Access = 108, Miss = 108, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 394
	L1D_cache_core[4]: Access = 94, Miss = 94, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 638
	L1D_cache_core[5]: Access = 106, Miss = 106, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 678
	L1D_cache_core[6]: Access = 108, Miss = 108, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 719
	L1D_cache_core[7]: Access = 104, Miss = 104, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 787
	L1D_cache_core[8]: Access = 96, Miss = 96, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 730
	L1D_cache_core[9]: Access = 108, Miss = 108, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 799
	L1D_cache_core[10]: Access = 108, Miss = 108, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 887
	L1D_cache_core[11]: Access = 108, Miss = 108, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 732
	L1D_cache_core[12]: Access = 96, Miss = 96, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 762
	L1D_cache_core[13]: Access = 110, Miss = 110, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 855
	L1D_cache_core[14]: Access = 112, Miss = 112, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 882
	L1D_cache_core[15]: Access = 110, Miss = 110, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 711
	L1D_cache_core[16]: Access = 106, Miss = 106, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 912
	L1D_cache_core[17]: Access = 108, Miss = 108, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 798
	L1D_cache_core[18]: Access = 104, Miss = 104, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 818
	L1D_cache_core[19]: Access = 106, Miss = 106, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1000
	L1D_cache_core[20]: Access = 96, Miss = 96, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 869
	L1D_cache_core[21]: Access = 96, Miss = 96, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 912
	L1D_cache_core[22]: Access = 96, Miss = 96, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 910
	L1D_cache_core[23]: Access = 104, Miss = 104, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 945
	L1D_cache_core[24]: Access = 96, Miss = 96, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 905
	L1D_cache_core[25]: Access = 10795, Miss = 10795, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 35766
	L1D_cache_core[26]: Access = 13732, Miss = 13732, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 16144
	L1D_cache_core[27]: Access = 11890, Miss = 11890, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 28237
	L1D_cache_core[28]: Access = 12876, Miss = 12876, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 25281
	L1D_cache_core[29]: Access = 11350, Miss = 11350, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 33285
	L1D_cache_core[30]: Access = 40707, Miss = 40707, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 82386
	L1D_cache_core[31]: Access = 40320, Miss = 40320, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 92010
	L1D_cache_core[32]: Access = 41588, Miss = 41588, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 75976
	L1D_cache_core[33]: Access = 39929, Miss = 39929, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 85714
	L1D_cache_core[34]: Access = 41175, Miss = 41175, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 73542
	L1D_cache_core[35]: Access = 41937, Miss = 41937, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 61941
	L1D_cache_core[36]: Access = 38593, Miss = 38593, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 109435
	L1D_cache_core[37]: Access = 40437, Miss = 40437, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 80903
	L1D_cache_core[38]: Access = 40559, Miss = 40559, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 71965
	L1D_cache_core[39]: Access = 42681, Miss = 42681, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 67897
	L1D_cache_core[40]: Access = 39545, Miss = 39545, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 89876
	L1D_cache_core[41]: Access = 42059, Miss = 42059, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 81395
	L1D_cache_core[42]: Access = 41628, Miss = 41628, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 58795
	L1D_cache_core[43]: Access = 38447, Miss = 38447, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 116005
	L1D_cache_core[44]: Access = 38858, Miss = 38858, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 74909
	L1D_cache_core[45]: Access = 40622, Miss = 40622, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 78475
	L1D_cache_core[46]: Access = 39751, Miss = 39751, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 78803
	L1D_cache_core[47]: Access = 44386, Miss = 44386, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 47430
	L1D_cache_core[48]: Access = 38529, Miss = 38529, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 95322
	L1D_cache_core[49]: Access = 40897, Miss = 40897, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 74160
	L1D_cache_core[50]: Access = 40873, Miss = 40873, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 92887
	L1D_cache_core[51]: Access = 40433, Miss = 40433, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 77363
	L1D_cache_core[52]: Access = 38283, Miss = 38283, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 100735
	L1D_cache_core[53]: Access = 39698, Miss = 39698, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 88129
	L1D_cache_core[54]: Access = 39483, Miss = 39483, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 80252
	L1D_cache_core[55]: Access = 43480, Miss = 43480, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 50482
	L1D_cache_core[56]: Access = 41543, Miss = 41543, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 72484
	L1D_cache_core[57]: Access = 40774, Miss = 40774, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 83495
	L1D_cache_core[58]: Access = 39167, Miss = 39167, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 87441
	L1D_cache_core[59]: Access = 39297, Miss = 39297, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 78846
	L1D_total_cache_accesses = 1278894
	L1D_total_cache_misses = 1278894
	L1D_total_cache_miss_rate = 1.0000
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 2567392
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.004
L1C_cache:
	L1C_total_cache_accesses = 803648
	L1C_total_cache_misses = 7908
	L1C_total_cache_miss_rate = 0.0098
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 80512
L1T_cache:
	L1T_total_cache_accesses = 3886380
	L1T_total_cache_misses = 1450959
	L1T_total_cache_miss_rate = 0.3733
	L1T_total_cache_pending_hits = 2435421
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1199010
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 2417430
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 795740
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 7908
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 80512
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 2435421
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 1450959
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 79884
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 149962
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 9369548
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 32011
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
1262, 935, 1262, 834, 1262, 764, 1262, 661, 1262, 639, 1262, 631, 1262, 631, 1262, 631, 1262, 631, 1262, 631, 1262, 631, 1262, 631, 816, 631, 834, 631, 631, 621, 631, 508, 
shader 0 total_cycles, active_cycles, idle cycles = 4750836, 14348, 4736487 
shader 1 total_cycles, active_cycles, idle cycles = 4750836, 14448, 4736388 
shader 2 total_cycles, active_cycles, idle cycles = 4750836, 13873, 4736963 
shader 3 total_cycles, active_cycles, idle cycles = 4750836, 15467, 4735368 
shader 4 total_cycles, active_cycles, idle cycles = 4750836, 13423, 4737413 
shader 5 total_cycles, active_cycles, idle cycles = 4750836, 15191, 4735644 
shader 6 total_cycles, active_cycles, idle cycles = 4750836, 14498, 4736337 
shader 7 total_cycles, active_cycles, idle cycles = 4750836, 15286, 4735549 
shader 8 total_cycles, active_cycles, idle cycles = 4750836, 14430, 4736405 
shader 9 total_cycles, active_cycles, idle cycles = 4750836, 15698, 4735138 
shader 10 total_cycles, active_cycles, idle cycles = 4750836, 14976, 4735859 
shader 11 total_cycles, active_cycles, idle cycles = 4750836, 15277, 4735558 
shader 12 total_cycles, active_cycles, idle cycles = 4750836, 14399, 4736436 
shader 13 total_cycles, active_cycles, idle cycles = 4750836, 15812, 4735023 
shader 14 total_cycles, active_cycles, idle cycles = 4750836, 15824, 4735012 
shader 15 total_cycles, active_cycles, idle cycles = 4750836, 16092, 4734743 
shader 16 total_cycles, active_cycles, idle cycles = 4750836, 14824, 4736012 
shader 17 total_cycles, active_cycles, idle cycles = 4750836, 15022, 4735814 
shader 18 total_cycles, active_cycles, idle cycles = 4750836, 15246, 4735590 
shader 19 total_cycles, active_cycles, idle cycles = 4750836, 15620, 4735215 
shader 20 total_cycles, active_cycles, idle cycles = 4750836, 15144, 4735692 
shader 21 total_cycles, active_cycles, idle cycles = 4750836, 15144, 4735692 
shader 22 total_cycles, active_cycles, idle cycles = 4750836, 15106, 4735729 
shader 23 total_cycles, active_cycles, idle cycles = 4750836, 15811, 4735024 
shader 24 total_cycles, active_cycles, idle cycles = 4750836, 15144, 4735692 
shader 25 total_cycles, active_cycles, idle cycles = 4750836, 82489, 4668347 
shader 26 total_cycles, active_cycles, idle cycles = 4750836, 101871, 4648964 
shader 27 total_cycles, active_cycles, idle cycles = 4750836, 89665, 4661171 
shader 28 total_cycles, active_cycles, idle cycles = 4750836, 96439, 4654397 
shader 29 total_cycles, active_cycles, idle cycles = 4750836, 86206, 4664629 
shader 30 total_cycles, active_cycles, idle cycles = 4750836, 273343, 4477493 
shader 31 total_cycles, active_cycles, idle cycles = 4750836, 271236, 4479600 
shader 32 total_cycles, active_cycles, idle cycles = 4750836, 280145, 4470691 
shader 33 total_cycles, active_cycles, idle cycles = 4750836, 268798, 4482038 
shader 34 total_cycles, active_cycles, idle cycles = 4750836, 277075, 4473761 
shader 35 total_cycles, active_cycles, idle cycles = 4750836, 282364, 4468472 
shader 36 total_cycles, active_cycles, idle cycles = 4750836, 258704, 4492132 
shader 37 total_cycles, active_cycles, idle cycles = 4750836, 271996, 4478839 
shader 38 total_cycles, active_cycles, idle cycles = 4750836, 272696, 4478139 
shader 39 total_cycles, active_cycles, idle cycles = 4750836, 286888, 4463948 
shader 40 total_cycles, active_cycles, idle cycles = 4750836, 265510, 4485326 
shader 41 total_cycles, active_cycles, idle cycles = 4750836, 282660, 4468175 
shader 42 total_cycles, active_cycles, idle cycles = 4750836, 280227, 4470609 
shader 43 total_cycles, active_cycles, idle cycles = 4750836, 257693, 4493142 
shader 44 total_cycles, active_cycles, idle cycles = 4750836, 261889, 4488946 
shader 45 total_cycles, active_cycles, idle cycles = 4750836, 272999, 4477837 
shader 46 total_cycles, active_cycles, idle cycles = 4750836, 267045, 4483790 
shader 47 total_cycles, active_cycles, idle cycles = 4750836, 298202, 4452633 
shader 48 total_cycles, active_cycles, idle cycles = 4750836, 258121, 4492715 
shader 49 total_cycles, active_cycles, idle cycles = 4750836, 275460, 4475376 
shader 50 total_cycles, active_cycles, idle cycles = 4750836, 274573, 4476263 
shader 51 total_cycles, active_cycles, idle cycles = 4750836, 271675, 4479160 
shader 52 total_cycles, active_cycles, idle cycles = 4750836, 257018, 4493817 
shader 53 total_cycles, active_cycles, idle cycles = 4750836, 266247, 4484589 
shader 54 total_cycles, active_cycles, idle cycles = 4750836, 265755, 4485080 
shader 55 total_cycles, active_cycles, idle cycles = 4750836, 292519, 4458316 
shader 56 total_cycles, active_cycles, idle cycles = 4750836, 278947, 4471888 
shader 57 total_cycles, active_cycles, idle cycles = 4750836, 274204, 4476631 
shader 58 total_cycles, active_cycles, idle cycles = 4750836, 263210, 4487626 
shader 59 total_cycles, active_cycles, idle cycles = 4750836, 263567, 4487268 
warps_exctd_sm 0 = 1344 
warps_exctd_sm 1 = 1376 
warps_exctd_sm 2 = 1280 
warps_exctd_sm 3 = 1440 
warps_exctd_sm 4 = 1248 
warps_exctd_sm 5 = 1408 
warps_exctd_sm 6 = 1408 
warps_exctd_sm 7 = 1408 
warps_exctd_sm 8 = 1312 
warps_exctd_sm 9 = 1472 
warps_exctd_sm 10 = 1408 
warps_exctd_sm 11 = 1472 
warps_exctd_sm 12 = 1312 
warps_exctd_sm 13 = 1472 
warps_exctd_sm 14 = 1504 
warps_exctd_sm 15 = 1536 
warps_exctd_sm 16 = 1408 
warps_exctd_sm 17 = 1408 
warps_exctd_sm 18 = 1440 
warps_exctd_sm 19 = 1440 
warps_exctd_sm 20 = 1536 
warps_exctd_sm 21 = 1536 
warps_exctd_sm 22 = 1472 
warps_exctd_sm 23 = 1472 
warps_exctd_sm 24 = 1536 
warps_exctd_sm 25 = 11296 
warps_exctd_sm 26 = 13440 
warps_exctd_sm 27 = 12256 
warps_exctd_sm 28 = 12736 
warps_exctd_sm 29 = 11936 
warps_exctd_sm 30 = 37376 
warps_exctd_sm 31 = 37248 
warps_exctd_sm 32 = 37984 
warps_exctd_sm 33 = 37088 
warps_exctd_sm 34 = 38144 
warps_exctd_sm 35 = 38624 
warps_exctd_sm 36 = 35872 
warps_exctd_sm 37 = 37824 
warps_exctd_sm 38 = 37568 
warps_exctd_sm 39 = 38816 
warps_exctd_sm 40 = 36128 
warps_exctd_sm 41 = 38560 
warps_exctd_sm 42 = 38112 
warps_exctd_sm 43 = 35264 
warps_exctd_sm 44 = 35808 
warps_exctd_sm 45 = 37408 
warps_exctd_sm 46 = 36544 
warps_exctd_sm 47 = 39872 
warps_exctd_sm 48 = 35552 
warps_exctd_sm 49 = 37920 
warps_exctd_sm 50 = 37568 
warps_exctd_sm 51 = 36480 
warps_exctd_sm 52 = 35264 
warps_exctd_sm 53 = 36288 
warps_exctd_sm 54 = 36448 
warps_exctd_sm 55 = 39072 
warps_exctd_sm 56 = 37632 
warps_exctd_sm 57 = 37056 
warps_exctd_sm 58 = 35488 
warps_exctd_sm 59 = 35456 
gpgpu_n_tot_thrd_icount = 576223168
gpgpu_n_tot_w_icount = 18006974
gpgpu_n_stall_shd_mem = 163479804
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 3944331
gpgpu_n_mem_write_global = 79884
gpgpu_n_mem_texture = 1450959
gpgpu_n_mem_const = 5192
gpgpu_n_load_insn  = 41081184
gpgpu_n_store_insn = 1171008
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 18552384
gpgpu_n_const_mem_insn = 19723392
gpgpu_n_param_mem_insn = 5993344
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 80512
gpgpu_stall_shd_mem[c_mem][bk_conf] = 80512
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 136805116
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:227779640	W0_Idle:72885877	W0_Scoreboard:251427695	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:18007108
Warp Occupancy Distribution:
Stall:204000180	W0_Idle:64774871	W0_Scoreboard:14609547	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:1665562
Warp Occupancy Distribution:
Stall:23779460	W0_Idle:8111006	W0_Scoreboard:236818148	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:16341546
warp_utilization0: 0.031586
warp_utilization1: 0.005843
warp_utilization2: 0.057329
traffic_breakdown_coretomem[CONST_ACC_R] = 41536 {8:5192,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 9592080 {8:1199010,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 7414560 {40:28206,72:11592,136:40086,}
traffic_breakdown_coretomem[GLOBAL_ATOMIC] = 110434888 {40:2736106,72:4103,136:5112,}
traffic_breakdown_coretomem[INST_ACC_R] = 40200 {8:5025,}
traffic_breakdown_coretomem[TEXTURE_ACC_R] = 11607672 {8:1450959,}
traffic_breakdown_memtocore[CONST_ACC_R] = 373824 {72:5192,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 163064816 {136:1199006,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 639072 {8:79884,}
traffic_breakdown_memtocore[GLOBAL_ATOMIC] = 110412800 {40:2735559,72:4102,136:5111,}
traffic_breakdown_memtocore[INST_ACC_R] = 683400 {136:5025,}
traffic_breakdown_memtocore[TEXTURE_ACC_R] = 197330424 {136:1450959,}
maxmrqlatency = 1003 
maxdqlatency = 0 
maxmflatency = 10390 
averagemflatency = 869 
averagemflatency_1 = 891 
averagemflatency_2= 846 
averagemrqlatency_1 = 66 
averagemrqlatency_2 = 72 
max_icnt2mem_latency = 9574 
max_icnt2sh_latency = 4750835 
mrq_lat_table:1745794 	62634 	113403 	215354 	509625 	871836 	1151544 	910392 	246292 	7506 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	43329 	47599 	60407 	279226 	952378 	2339918 	1608837 	145023 	3050 	45 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	415947 	255681 	557767 	404708 	579002 	1144611 	1439631 	636824 	49454 	1559 	25 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	3242036 	1905548 	241047 	11155 	142 	0 	0 	0 	0 	0 	0 	0 	180 	768 	3490 	4438 	8876 	15490 	35171 	11471 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1 	22 	9226 	251 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        32        32        32        32        32        32        32        32        32        32        10         9        13        17        12        14 
dram[1]:        24        32        32        32        32        32        32        30        32        24        10        10        12        12        11        14 
dram[2]:        32        24        32        32        32        32        32        30        32        19        12        10        12        10        15        16 
dram[3]:        32        20        28        30        32        30        32        28        30        22        11        11        14        12        13        11 
dram[4]:        32        32        32        32        32        32        32        28        28        28        10        11        11        15        12        12 
dram[5]:        32        24        32        32        32        32        32        26        28        22        15        14        11        12        12        14 
maximum service time to same row:
dram[0]:      1247      1423      1295      1326      1601      1581      1270      1489      1602      1458      2180      2291      2175      2301      2487      2177 
dram[1]:      1071      1363      1481      1400      1448      1292      1409      1229      1341      1457      2449      2343      2589      2115      2439      2044 
dram[2]:      1409      1004      1281      1694      1156      1503      1330      1414      1651      1457      2269      2594      2391      2454      2235      2451 
dram[3]:      1576      1457      1232      1251      1381      1192      1369      1237      1374      1280      2372      2604      2338      2306      2371      2412 
dram[4]:      1327      1419      1477      1294      1349      1163      1303      1303      1156      1505      2269      2122      2269      2216      2276      2213 
dram[5]:      1348      1450      1194      1334      1118      1314      1421      1265      1353      1310      2029      2287      2082      2281      2285      2282 
average row accesses per activate:
dram[0]:  1.176575  1.157691  1.154702  1.157157  1.164537  1.154613  1.174021  1.168933  1.157185  1.145823  1.157697  1.162307  1.175543  1.166718  1.182078  1.175844 
dram[1]:  1.153810  1.154653  1.156607  1.152555  1.156344  1.156978  1.165371  1.169352  1.150015  1.151035  1.157088  1.158792  1.165526  1.168104  1.172614  1.180417 
dram[2]:  1.152089  1.165205  1.149784  1.164592  1.156340  1.197994  1.157862  1.185177  1.141125  1.149206  1.147629  1.157692  1.169283  1.182736  1.169751  1.192859 
dram[3]:  1.150521  1.153278  1.157363  1.157508  1.152559  1.162062  1.162770  1.176811  1.139829  1.147958  1.161515  1.158648  1.164430  1.164327  1.179744  1.184093 
dram[4]:  1.162947  1.158395  1.158986  1.155204  1.158189  1.161302  1.176292  1.167179  1.143451  1.144021  1.191861  1.159825  1.165451  1.167505  1.183415  1.187477 
dram[5]:  1.155565  1.160568  1.157814  1.156276  1.149967  1.158745  1.161595  1.173274  1.147310  1.148304  1.153548  1.155139  1.168544  1.166191  1.171911  1.192662 
average row locality = 5834380/5016128 = 1.163124
average row locality_1 = 4334417/3798961 = 1.140948
average row locality_2 = 1499963/1217167 = 1.232340
average row locality_3 = 0/0 = -nan
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:     41569     38173     37768     36654     40529     37888     39764     38036     39099     36024     37364     36593     39135     37096     39794     38121 
dram[1]:     38035     36290     37677     36227     37922     37778     38204     37769     37248     36620     35762     35524     37004     36816     38091     38037 
dram[2]:     38546     40331     36598     39167     39016     43888     37582     40828     36886     37841     35977     37907     38329     40430     37286     40761 
dram[3]:     36042     37330     37552     37410     37484     39421     37596     39439     35873     36381     36867     35948     36923     36624     38610     38707 
dram[4]:     39673     37871     39370     37088     39656     39455     40474     37848     37504     36333     41572     36678     38163     37120     40319     39439 
dram[5]:     37627     37347     38007     37449     37959     38756     37650     38688     37245     36317     36398     35210     37813     36168     37581     39644 
total reads: 3646613
bank skew: 43888/35210 = 1.25
chip skew: 621373/595004 = 1.04
number of total write accesses:
dram[0]:     24911     21721     20751     19666     23368     21100     24308     22746     25399     22414     24360     23611     25253     23203     24687     22970 
dram[1]:     21514     19856     20690     19243     20945     20956     22795     22469     23623     22999     22769     22531     23123     22901     23062     22943 
dram[2]:     21888     23578     19694     21917     22048     26706     22324     25378     23249     24193     23010     24938     24466     26463     22260     25519 
dram[3]:     19657     20801     20565     20243     20643     22541     22239     24018     22248     22810     23864     22909     23115     22688     23490     23569 
dram[4]:     23122     21326     22143     20038     22645     22563     25009     22543     23841     22782     28579     23670     24290     23227     25086     24224 
dram[5]:     21220     20819     20957     20345     21010     21904     22286     23372     23529     22746     23395     22190     23927     22265     22424     24460 
total reads: 2187855
bank skew: 28579/19243 = 1.49
chip skew: 377631/352419 = 1.07
average mf latency per bank:
dram[0]:        986       911       966       898       858       797       775       710       709       643       751       683       826       754       941       862
dram[1]:        840       883       824       869       758       769       656       680       592       610       626       632       689       704       786       818
dram[2]:        953      1206       945      1149       846      1453       746       956       676       860       722       907       797      1025       912      1132
dram[3]:        896       868       861       861       779       790       677       675       607       608       634       641       718       720       828       834
dram[4]:       1083       975      1029       944       941       847       842       744       767       669       851       717       890       809       996       924
dram[5]:        856       883       843       865       753       793       670       701       608       633       639       655       707       732       811       839
maximum mf latency per bank:
dram[0]:       6828      7390      8333      8687      9657      7104      9111      5389      8176      7270      9704      6918      6968      9588      7463      6175
dram[1]:       8119      8128      9964      8577      6931      7684      6645      6978      7672      7854      6870      7643      9590      8143      8657      7401
dram[2]:       9026      9295      9822      8402      8259      7978     10057      7705      7023      7973      8006      8313      6147      7989      6687      6420
dram[3]:       8510      7093      9237      7380      8890      8869      6191      6832      9572      7980      7167      8139      5610      5709      6859      6797
dram[4]:       7601      6808      8275      9716      9430      5662      6504      6142      9143      7664      7111      8463      8075      7473      8658      8139
dram[5]:       7154      7930      8894     10390      9480      7413      8553      7037      7574      6787      8399      9796      8874      8582      5144      6743
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6271103 n_nop=2617298 n_act=844914 n_pre=844900 n_req=622275 n_req_1=358725 n_req_2=263550 n_req_3=0 n_rd=1227179 n_write=736812 bw_util=0.3956 bw_util_1=0.2288 bw_util_2=0.1668 bw_util_3=0 blp=10.485548 blp_1= 3.807622 blp_2= 2.841565 blp_3= -nan
 n_activity=6259284 dram_eff=0.3963 dram_eff_1=0.2292 dram_eff_2=0.1671 dram_eff_3=0
bk0: 83138a 2219277i bk1: 76342a 2483159i bk2: 75532a 2521031i bk3: 73308a 2591874i bk4: 81058a 2021713i bk5: 75776a 2265957i bk6: 79526a 1850049i bk7: 76068a 1966034i bk8: 78198a 2225478i bk9: 72046a 2478932i bk10: 74720a 2197637i bk11: 73186a 2201956i bk12: 78270a 1897975i bk13: 74184a 2096344i bk14: 79585a 1808795i bk15: 76242a 1964538i 
bw_dist = 0.229	0.167	0.000	0.603	0.002
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=14.6327
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6271103 n_nop=2747886 n_act=816272 n_pre=816260 n_req=603477 n_req_1=340674 n_req_2=262803 n_req_3=0 n_rd=1189964 n_write=700721 bw_util=0.3836 bw_util_1=0.2173 bw_util_2=0.1663 bw_util_3=0 blp=9.954865 blp_1= 3.678168 blp_2= 2.804842 blp_3= -nan
 n_activity=6229003 dram_eff=0.3862 dram_eff_1=0.2188 dram_eff_2=0.1674 dram_eff_3=0
bk0: 76066a 2681062i bk1: 72576a 2798983i bk2: 75352a 2624835i bk3: 72450a 2730779i bk4: 75840a 2449630i bk5: 75554a 2391094i bk6: 76408a 2150824i bk7: 75536a 2132650i bk8: 74490a 2512821i bk9: 73240a 2487619i bk10: 71520a 2484022i bk11: 71042a 2446418i bk12: 74006a 2257175i bk13: 73632a 2232876i bk14: 76182a 2132211i bk15: 76070a 2084095i 
bw_dist = 0.217	0.166	0.000	0.610	0.007
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=13.1191
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6271103 n_nop=2563079 n_act=857122 n_pre=857108 n_req=630054 n_req_1=365885 n_req_2=264169 n_req_3=0 n_rd=1242706 n_write=751088 bw_util=0.4005 bw_util_1=0.2334 bw_util_2=0.1672 bw_util_3=0 blp=10.718540 blp_1= 3.852264 blp_2= 2.864815 blp_3= -nan
 n_activity=6265085 dram_eff=0.4009 dram_eff_1=0.2336 dram_eff_2=0.1673 dram_eff_3=0
bk0: 77092a 2518861i bk1: 80658a 2225643i bk2: 73192a 2615085i bk3: 78334a 2270304i bk4: 78032a 2164954i bk5: 87774a 1500316i bk6: 75156a 2038698i bk7: 81654a 1582379i bk8: 73770a 2452016i bk9: 75678a 2238058i bk10: 71954a 2342318i bk11: 75810a 2014474i bk12: 76654a 1970898i bk13: 80858a 1624543i bk14: 74568a 2081068i bk15: 81522a 1579264i 
bw_dist = 0.233	0.167	0.000	0.599	0.001
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=15.3283
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6271103 n_nop=2725405 n_act=821330 n_pre=821322 n_req=606673 n_req_1=343648 n_req_2=263025 n_req_3=0 n_rd=1196386 n_write=706660 bw_util=0.3856 bw_util_1=0.2192 bw_util_2=0.1665 bw_util_3=0 blp=10.051974 blp_1= 3.705402 blp_2= 2.806992 blp_3= -nan
 n_activity=6235125 dram_eff=0.3879 dram_eff_1=0.2205 dram_eff_2=0.1674 dram_eff_3=0
bk0: 72082a 2897035i bk1: 74658a 2675613i bk2: 75102a 2632823i bk3: 74816a 2584937i bk4: 74968a 2465532i bk5: 78839a 2142581i bk6: 75192a 2194844i bk7: 78876a 1903440i bk8: 71744a 2648563i bk9: 72762a 2510019i bk10: 73732a 2331357i bk11: 71895a 2382417i bk12: 73846a 2255529i bk13: 73248a 2234853i bk14: 77214a 2052572i bk15: 77412a 1987838i 
bw_dist = 0.219	0.166	0.000	0.609	0.006
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=13.4307
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6271103 n_nop=2582784 n_act=852580 n_pre=852569 n_req=627219 n_req_1=363326 n_req_2=263893 n_req_3=0 n_rd=1237096 n_write=746074 bw_util=0.3988 bw_util_1=0.2317 bw_util_2=0.167 bw_util_3=0 blp=10.638257 blp_1= 3.845257 blp_2= 2.853484 blp_3= -nan
 n_activity=6263647 dram_eff=0.3992 dram_eff_1=0.232 dram_eff_2=0.1672 dram_eff_3=0
bk0: 79342a 2397265i bk1: 75738a 2514743i bk2: 78736a 2338544i bk3: 74176a 2519924i bk4: 79308a 2096430i bk5: 78908a 2020012i bk6: 80948a 1709313i bk7: 75694a 1967892i bk8: 75008a 2402292i bk9: 72664a 2429791i bk10: 83136a 1665372i bk11: 73356a 2171589i bk12: 76326a 1989851i bk13: 74240a 2066056i bk14: 80638a 1709992i bk15: 78878a 1759678i 
bw_dist = 0.232	0.167	0.000	0.600	0.001
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=15.1223
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6271103 n_nop=2714095 n_act=823881 n_pre=823867 n_req=608351 n_req_1=345122 n_req_2=263229 n_req_3=0 n_rd=1199689 n_write=709571 bw_util=0.3867 bw_util_1=0.2201 bw_util_2=0.1666 bw_util_3=0 blp=10.098374 blp_1= 3.714869 blp_2= 2.808829 blp_3= -nan
 n_activity=6239899 dram_eff=0.3887 dram_eff_1=0.2212 dram_eff_2=0.1674 dram_eff_3=0
bk0: 75252a 2695314i bk1: 74690a 2656651i bk2: 76014a 2545403i bk3: 74895a 2541513i bk4: 75916a 2392136i bk5: 77510a 2226467i bk6: 75300a 2175351i bk7: 77376a 1982947i bk8: 74488a 2509732i bk9: 72634a 2502295i bk10: 72794a 2367172i bk11: 70420a 2454937i bk12: 75626a 2151690i bk13: 72332a 2295375i bk14: 75158a 2185535i bk15: 79284a 1863912i 
bw_dist = 0.220	0.167	0.000	0.608	0.005
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=13.5237

========= L2 cache stats =========
L2_cache_bank[0]: Access = 467350, Miss = 315035, Miss_rate = 0.674, Pending_hits = 6045, Reservation_fails = 232059
L2_cache_bank[1]: Access = 444283, Miss = 298602, Miss_rate = 0.672, Pending_hits = 5066, Reservation_fails = 151319
L2_cache_bank[2]: Access = 452699, Miss = 299954, Miss_rate = 0.663, Pending_hits = 4626, Reservation_fails = 134397
L2_cache_bank[3]: Access = 444530, Miss = 295074, Miss_rate = 0.664, Pending_hits = 4387, Reservation_fails = 131363
L2_cache_bank[4]: Access = 447630, Miss = 300241, Miss_rate = 0.671, Pending_hits = 5155, Reservation_fails = 109746
L2_cache_bank[5]: Access = 492181, Miss = 321174, Miss_rate = 0.653, Pending_hits = 6489, Reservation_fails = 280616
L2_cache_bank[6]: Access = 447039, Miss = 296955, Miss_rate = 0.664, Pending_hits = 4548, Reservation_fails = 122359
L2_cache_bank[7]: Access = 458921, Miss = 301270, Miss_rate = 0.656, Pending_hits = 4998, Reservation_fails = 147182
L2_cache_bank[8]: Access = 467319, Miss = 316749, Miss_rate = 0.678, Pending_hits = 6335, Reservation_fails = 238781
L2_cache_bank[9]: Access = 454921, Miss = 301848, Miss_rate = 0.664, Pending_hits = 5472, Reservation_fails = 155780
L2_cache_bank[10]: Access = 450578, Miss = 300290, Miss_rate = 0.666, Pending_hits = 4860, Reservation_fails = 124766
L2_cache_bank[11]: Access = 457685, Miss = 299590, Miss_rate = 0.655, Pending_hits = 5162, Reservation_fails = 147148
Cache L2_bank_000:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 467350, Miss = 315035 (0.674), PendingHit = 6045 (0.0129)
Cache L2_bank_001:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 444283, Miss = 298602 (0.672), PendingHit = 5066 (0.0114)
Cache L2_bank_002:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 452699, Miss = 299954 (0.663), PendingHit = 4626 (0.0102)
Cache L2_bank_003:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 444530, Miss = 295074 (0.664), PendingHit = 4387 (0.00987)
Cache L2_bank_004:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 447630, Miss = 300241 (0.671), PendingHit = 5155 (0.0115)
Cache L2_bank_005:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 492181, Miss = 321174 (0.653), PendingHit = 6489 (0.0132)
Cache L2_bank_006:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 447039, Miss = 296955 (0.664), PendingHit = 4548 (0.0102)
Cache L2_bank_007:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 458921, Miss = 301270 (0.656), PendingHit = 4998 (0.0109)
Cache L2_bank_008:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 467319, Miss = 316749 (0.678), PendingHit = 6335 (0.0136)
Cache L2_bank_009:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 454921, Miss = 301848 (0.664), PendingHit = 5472 (0.012)
Cache L2_bank_010:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 450578, Miss = 300290 (0.666), PendingHit = 4860 (0.0108)
Cache L2_bank_011:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 457685, Miss = 299590 (0.655), PendingHit = 5162 (0.0113)
L2 Cache Total Miss Rate = 0.665
Stream 1: L2 Cache Miss Rate = 0.761
Stream 2: L2 Cache Miss Rate = 0.559
Stream 1: Accesses  = 2877142
Stream 1: Misses  = 2189847
Stream 2: Accesses  = 2607994
Stream 2: Misses  = 1456935
Stream 1+2: Accesses  = 5485136
Stream 1+2: Misses  = 3646782
Total Accesses  = 5485136
MPKI-CORES
CORE_L2MPKI_0	75.368
CORE_L2MPKI_1	77.885
CORE_L2MPKI_2	75.436
CORE_L2MPKI_3	76.792
CORE_L2MPKI_4	76.475
CORE_L2MPKI_5	78.507
CORE_L2MPKI_6	77.394
CORE_L2MPKI_7	78.363
CORE_L2MPKI_8	76.814
CORE_L2MPKI_9	78.814
CORE_L2MPKI_10	76.900
CORE_L2MPKI_11	78.640
CORE_L2MPKI_12	78.969
CORE_L2MPKI_13	79.583
CORE_L2MPKI_14	78.246
CORE_L2MPKI_15	79.983
CORE_L2MPKI_16	76.895
CORE_L2MPKI_17	78.117
CORE_L2MPKI_18	76.629
CORE_L2MPKI_19	79.391
CORE_L2MPKI_20	77.715
CORE_L2MPKI_21	79.129
CORE_L2MPKI_22	75.894
CORE_L2MPKI_23	80.063
CORE_L2MPKI_24	76.949
CORE_L2MPKI_25	12.427
CORE_L2MPKI_26	10.265
CORE_L2MPKI_27	11.291
CORE_L2MPKI_28	10.461
CORE_L2MPKI_29	11.589
CORE_L2MPKI_30	2.825
CORE_L2MPKI_31	2.797
CORE_L2MPKI_32	2.736
CORE_L2MPKI_33	2.787
CORE_L2MPKI_34	2.756
CORE_L2MPKI_35	2.767
CORE_L2MPKI_36	2.919
CORE_L2MPKI_37	2.810
CORE_L2MPKI_38	2.815
CORE_L2MPKI_39	2.734
CORE_L2MPKI_40	2.906
CORE_L2MPKI_41	2.782
CORE_L2MPKI_42	2.783
CORE_L2MPKI_43	2.969
CORE_L2MPKI_44	2.872
CORE_L2MPKI_45	2.748
CORE_L2MPKI_46	2.877
CORE_L2MPKI_47	2.708
CORE_L2MPKI_48	2.929
CORE_L2MPKI_49	2.734
CORE_L2MPKI_50	2.823
CORE_L2MPKI_51	2.818
CORE_L2MPKI_52	2.893
CORE_L2MPKI_53	2.802
CORE_L2MPKI_54	2.884
CORE_L2MPKI_55	2.748
CORE_L2MPKI_56	2.780
CORE_L2MPKI_57	2.760
CORE_L2MPKI_58	2.869
CORE_L2MPKI_59	2.915
Avg_MPKI_Stream1= 66.699
Avg_MPKI_Stream2= 2.818
MISSES-CORES
CORE_MISSES_0	68974
CORE_MISSES_1	71774
CORE_MISSES_2	66753
CORE_MISSES_3	75765
CORE_MISSES_4	65477
CORE_MISSES_5	76070
CORE_MISSES_6	71557
CORE_MISSES_7	76410
CORE_MISSES_8	70708
CORE_MISSES_9	78915
CORE_MISSES_10	73450
CORE_MISSES_11	76624
CORE_MISSES_12	72535
CORE_MISSES_13	80266
CORE_MISSES_14	78970
CORE_MISSES_15	82097
CORE_MISSES_16	72702
CORE_MISSES_17	74845
CORE_MISSES_18	74518
CORE_MISSES_19	79104
CORE_MISSES_20	75084
CORE_MISSES_21	76450
CORE_MISSES_22	73142
CORE_MISSES_23	80752
CORE_MISSES_24	74344
CORE_MISSES_25	64944
CORE_MISSES_26	66268
CORE_MISSES_27	64135
CORE_MISSES_28	63930
CORE_MISSES_29	63284
CORE_MISSES_30	48891
CORE_MISSES_31	48025
CORE_MISSES_32	48530
CORE_MISSES_33	47420
CORE_MISSES_34	48341
CORE_MISSES_35	49463
CORE_MISSES_36	47807
CORE_MISSES_37	48391
CORE_MISSES_38	48608
CORE_MISSES_39	49670
CORE_MISSES_40	48862
CORE_MISSES_41	49794
CORE_MISSES_42	49388
CORE_MISSES_43	48444
CORE_MISSES_44	47620
CORE_MISSES_45	47506
CORE_MISSES_46	48649
CORE_MISSES_47	51148
CORE_MISSES_48	47858
CORE_MISSES_49	47684
CORE_MISSES_50	49085
CORE_MISSES_51	48482
CORE_MISSES_52	47080
CORE_MISSES_53	47241
CORE_MISSES_54	48524
CORE_MISSES_55	50913
CORE_MISSES_56	49116
CORE_MISSES_57	47918
CORE_MISSES_58	47820
CORE_MISSES_59	48657
L2_MISSES = 3646782
L2_total_cache_accesses = 5485136
L2_total_cache_misses = 3646782
L2_total_cache_miss_rate = 0.6648
L2_total_cache_pending_hits = 63143
L2_total_cache_reservation_fails = 1975516
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 608734
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 21680
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 3313662
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 1766137
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 3875
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 445
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 872
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 6737
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 1129779
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 36388
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 284792
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 160041
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 28448
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 4293
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 47143
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 23866
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 4375
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 337
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 313
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 18735
L2_cache_data_port_util = 0.240
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=18879389
icnt_total_pkts_simt_to_mem=8461885
statistics from finished app 2
-------------------------------------------------
gpu_ipc_1 =       4.7944
gpu_ipc_2 =     116.5687
gpu_tot_sim_cycle_stream_1 = 4958581
gpu_tot_sim_cycle_stream_2 = 4957092
gpu_sim_insn_1 = 23773312
gpu_sim_insn_2 = 577841664
gpu_sim_cycle = 4958582
gpu_sim_insn = 601614976
gpu_ipc =     121.3280
gpu_tot_sim_cycle = 4958582
gpu_tot_sim_insn = 601614976
gpu_tot_ipc =     121.3280
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 19004994
gpu_stall_icnt2sh    = 5623465
gpu_total_sim_rate=108223

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 9918364
	L1I_total_cache_misses = 34049
	L1I_total_cache_miss_rate = 0.0034
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 106, Miss = 106, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 549
	L1D_cache_core[1]: Access = 106, Miss = 106, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 747
	L1D_cache_core[2]: Access = 108, Miss = 108, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 687
	L1D_cache_core[3]: Access = 114, Miss = 114, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 394
	L1D_cache_core[4]: Access = 100, Miss = 100, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 638
	L1D_cache_core[5]: Access = 112, Miss = 112, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 678
	L1D_cache_core[6]: Access = 108, Miss = 108, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 719
	L1D_cache_core[7]: Access = 110, Miss = 110, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 787
	L1D_cache_core[8]: Access = 106, Miss = 106, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 730
	L1D_cache_core[9]: Access = 116, Miss = 116, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 799
	L1D_cache_core[10]: Access = 108, Miss = 108, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 887
	L1D_cache_core[11]: Access = 108, Miss = 108, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 732
	L1D_cache_core[12]: Access = 104, Miss = 104, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 762
	L1D_cache_core[13]: Access = 114, Miss = 114, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 855
	L1D_cache_core[14]: Access = 116, Miss = 116, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 882
	L1D_cache_core[15]: Access = 114, Miss = 114, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 711
	L1D_cache_core[16]: Access = 110, Miss = 110, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 912
	L1D_cache_core[17]: Access = 110, Miss = 110, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 798
	L1D_cache_core[18]: Access = 110, Miss = 110, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 818
	L1D_cache_core[19]: Access = 114, Miss = 114, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1000
	L1D_cache_core[20]: Access = 610, Miss = 610, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 869
	L1D_cache_core[21]: Access = 700, Miss = 700, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1323
	L1D_cache_core[22]: Access = 528, Miss = 528, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 910
	L1D_cache_core[23]: Access = 606, Miss = 606, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1354
	L1D_cache_core[24]: Access = 658, Miss = 658, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 977
	L1D_cache_core[25]: Access = 12483, Miss = 12483, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 41961
	L1D_cache_core[26]: Access = 15862, Miss = 15862, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 16762
	L1D_cache_core[27]: Access = 13704, Miss = 13704, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 33087
	L1D_cache_core[28]: Access = 15009, Miss = 15009, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 28128
	L1D_cache_core[29]: Access = 13091, Miss = 13091, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 37363
	L1D_cache_core[30]: Access = 42965, Miss = 42965, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 82386
	L1D_cache_core[31]: Access = 42132, Miss = 42132, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 96600
	L1D_cache_core[32]: Access = 43663, Miss = 43663, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 78127
	L1D_cache_core[33]: Access = 41743, Miss = 41743, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 89078
	L1D_cache_core[34]: Access = 43392, Miss = 43392, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 73560
	L1D_cache_core[35]: Access = 43323, Miss = 43323, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 71039
	L1D_cache_core[36]: Access = 40562, Miss = 40562, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 111997
	L1D_cache_core[37]: Access = 42412, Miss = 42412, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 84136
	L1D_cache_core[38]: Access = 42531, Miss = 42531, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 72862
	L1D_cache_core[39]: Access = 44507, Miss = 44507, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 70754
	L1D_cache_core[40]: Access = 41518, Miss = 41518, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 91271
	L1D_cache_core[41]: Access = 43875, Miss = 43875, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 84194
	L1D_cache_core[42]: Access = 43695, Miss = 43695, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 62431
	L1D_cache_core[43]: Access = 40422, Miss = 40422, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 121034
	L1D_cache_core[44]: Access = 40775, Miss = 40775, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 75904
	L1D_cache_core[45]: Access = 42642, Miss = 42642, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 80378
	L1D_cache_core[46]: Access = 41844, Miss = 41844, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 81646
	L1D_cache_core[47]: Access = 45722, Miss = 45722, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 52669
	L1D_cache_core[48]: Access = 40598, Miss = 40598, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 96260
	L1D_cache_core[49]: Access = 42553, Miss = 42553, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 77410
	L1D_cache_core[50]: Access = 43015, Miss = 43015, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 93814
	L1D_cache_core[51]: Access = 42405, Miss = 42405, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 78969
	L1D_cache_core[52]: Access = 40520, Miss = 40520, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 101003
	L1D_cache_core[53]: Access = 41333, Miss = 41333, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 96468
	L1D_cache_core[54]: Access = 41773, Miss = 41773, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 80252
	L1D_cache_core[55]: Access = 45432, Miss = 45432, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 53291
	L1D_cache_core[56]: Access = 43780, Miss = 43780, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 73045
	L1D_cache_core[57]: Access = 42816, Miss = 42816, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 89093
	L1D_cache_core[58]: Access = 41321, Miss = 41321, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 88146
	L1D_cache_core[59]: Access = 41179, Miss = 41179, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 83338
	L1D_total_cache_accesses = 1349893
	L1D_total_cache_misses = 1349893
	L1D_total_cache_miss_rate = 1.0000
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 2668974
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.004
L1C_cache:
	L1C_total_cache_accesses = 848240
	L1C_total_cache_misses = 8090
	L1C_total_cache_miss_rate = 0.0095
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 83315
L1T_cache:
	L1T_total_cache_accesses = 4102290
	L1T_total_cache_misses = 1530988
	L1T_total_cache_miss_rate = 0.3732
	L1T_total_cache_pending_hits = 2571302
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1265571
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 2513547
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 840150
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 8090
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 83315
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 2571302
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 1530988
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 84322
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 155427
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 9884315
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 34049
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
1262, 1176, 1262, 1063, 1262, 987, 1262, 802, 1262, 682, 1262, 631, 1262, 631, 1262, 631, 1262, 631, 1262, 631, 1262, 631, 1262, 631, 1086, 631, 1101, 631, 759, 631, 764, 631, 
shader 0 total_cycles, active_cycles, idle cycles = 4958582, 15252, 4943329 
shader 1 total_cycles, active_cycles, idle cycles = 4958582, 15305, 4943277 
shader 2 total_cycles, active_cycles, idle cycles = 4958582, 14797, 4943785 
shader 3 total_cycles, active_cycles, idle cycles = 4958582, 16368, 4942213 
shader 4 total_cycles, active_cycles, idle cycles = 4958582, 14289, 4944293 
shader 5 total_cycles, active_cycles, idle cycles = 4958582, 16103, 4942479 
shader 6 total_cycles, active_cycles, idle cycles = 4958582, 15423, 4943158 
shader 7 total_cycles, active_cycles, idle cycles = 4958582, 16173, 4942409 
shader 8 total_cycles, active_cycles, idle cycles = 4958582, 15324, 4943257 
shader 9 total_cycles, active_cycles, idle cycles = 4958582, 16582, 4941999 
shader 10 total_cycles, active_cycles, idle cycles = 4958582, 15853, 4942728 
shader 11 total_cycles, active_cycles, idle cycles = 4958582, 16067, 4942514 
shader 12 total_cycles, active_cycles, idle cycles = 4958582, 15266, 4943315 
shader 13 total_cycles, active_cycles, idle cycles = 4958582, 16657, 4941925 
shader 14 total_cycles, active_cycles, idle cycles = 4958582, 16693, 4941889 
shader 15 total_cycles, active_cycles, idle cycles = 4958582, 16938, 4941644 
shader 16 total_cycles, active_cycles, idle cycles = 4958582, 15713, 4942868 
shader 17 total_cycles, active_cycles, idle cycles = 4958582, 15903, 4942679 
shader 18 total_cycles, active_cycles, idle cycles = 4958582, 16172, 4942410 
shader 19 total_cycles, active_cycles, idle cycles = 4958582, 16481, 4942101 
shader 20 total_cycles, active_cycles, idle cycles = 4958582, 18551, 4940031 
shader 21 total_cycles, active_cycles, idle cycles = 4958582, 19186, 4939395 
shader 22 total_cycles, active_cycles, idle cycles = 4958582, 18064, 4940518 
shader 23 total_cycles, active_cycles, idle cycles = 4958582, 19711, 4938870 
shader 24 total_cycles, active_cycles, idle cycles = 4958582, 18875, 4939706 
shader 25 total_cycles, active_cycles, idle cycles = 4958582, 93868, 4864713 
shader 26 total_cycles, active_cycles, idle cycles = 4958582, 116297, 4842284 
shader 27 total_cycles, active_cycles, idle cycles = 4958582, 101937, 4856645 
shader 28 total_cycles, active_cycles, idle cycles = 4958582, 110865, 4847717 
shader 29 total_cycles, active_cycles, idle cycles = 4958582, 97978, 4860604 
shader 30 total_cycles, active_cycles, idle cycles = 4958582, 288457, 4670125 
shader 31 total_cycles, active_cycles, idle cycles = 4958582, 283508, 4675074 
shader 32 total_cycles, active_cycles, idle cycles = 4958582, 294064, 4664518 
shader 33 total_cycles, active_cycles, idle cycles = 4958582, 281070, 4677512 
shader 34 total_cycles, active_cycles, idle cycles = 4958582, 292069, 4666513 
shader 35 total_cycles, active_cycles, idle cycles = 4958582, 291662, 4666920 
shader 36 total_cycles, active_cycles, idle cycles = 4958582, 272015, 4686566 
shader 37 total_cycles, active_cycles, idle cycles = 4958582, 285348, 4673233 
shader 38 total_cycles, active_cycles, idle cycles = 4958582, 286048, 4672533 
shader 39 total_cycles, active_cycles, idle cycles = 4958582, 299227, 4659354 
shader 40 total_cycles, active_cycles, idle cycles = 4958582, 278862, 4679720 
shader 41 total_cycles, active_cycles, idle cycles = 4958582, 294892, 4663690 
shader 42 total_cycles, active_cycles, idle cycles = 4958582, 294065, 4664517 
shader 43 total_cycles, active_cycles, idle cycles = 4958582, 271045, 4687536 
shader 44 total_cycles, active_cycles, idle cycles = 4958582, 274653, 4683929 
shader 45 total_cycles, active_cycles, idle cycles = 4958582, 286432, 4672150 
shader 46 total_cycles, active_cycles, idle cycles = 4958582, 280897, 4677685 
shader 47 total_cycles, active_cycles, idle cycles = 4958582, 307048, 4651533 
shader 48 total_cycles, active_cycles, idle cycles = 4958582, 272013, 4686569 
shader 49 total_cycles, active_cycles, idle cycles = 4958582, 286548, 4672033 
shader 50 total_cycles, active_cycles, idle cycles = 4958582, 289073, 4669508 
shader 51 total_cycles, active_cycles, idle cycles = 4958582, 285027, 4673554 
shader 52 total_cycles, active_cycles, idle cycles = 4958582, 272073, 4686508 
shader 53 total_cycles, active_cycles, idle cycles = 4958582, 276849, 4681732 
shader 54 total_cycles, active_cycles, idle cycles = 4958582, 281153, 4677428 
shader 55 total_cycles, active_cycles, idle cycles = 4958582, 305648, 4652933 
shader 56 total_cycles, active_cycles, idle cycles = 4958582, 294083, 4664498 
shader 57 total_cycles, active_cycles, idle cycles = 4958582, 287772, 4670809 
shader 58 total_cycles, active_cycles, idle cycles = 4958582, 277778, 4680804 
shader 59 total_cycles, active_cycles, idle cycles = 4958582, 276203, 4682379 
warps_exctd_sm 0 = 1408 
warps_exctd_sm 1 = 1408 
warps_exctd_sm 2 = 1408 
warps_exctd_sm 3 = 1536 
warps_exctd_sm 4 = 1312 
warps_exctd_sm 5 = 1536 
warps_exctd_sm 6 = 1408 
warps_exctd_sm 7 = 1568 
warps_exctd_sm 8 = 1472 
warps_exctd_sm 9 = 1600 
warps_exctd_sm 10 = 1504 
warps_exctd_sm 11 = 1504 
warps_exctd_sm 12 = 1440 
warps_exctd_sm 13 = 1536 
warps_exctd_sm 14 = 1568 
warps_exctd_sm 15 = 1568 
warps_exctd_sm 16 = 1504 
warps_exctd_sm 17 = 1504 
warps_exctd_sm 18 = 1504 
warps_exctd_sm 19 = 1536 
warps_exctd_sm 20 = 2176 
warps_exctd_sm 21 = 2304 
warps_exctd_sm 22 = 2048 
warps_exctd_sm 23 = 2272 
warps_exctd_sm 24 = 2240 
warps_exctd_sm 25 = 12896 
warps_exctd_sm 26 = 15328 
warps_exctd_sm 27 = 14048 
warps_exctd_sm 28 = 14624 
warps_exctd_sm 29 = 13600 
warps_exctd_sm 30 = 39200 
warps_exctd_sm 31 = 39040 
warps_exctd_sm 32 = 39776 
warps_exctd_sm 33 = 38880 
warps_exctd_sm 34 = 40160 
warps_exctd_sm 35 = 39904 
warps_exctd_sm 36 = 37664 
warps_exctd_sm 37 = 39616 
warps_exctd_sm 38 = 39360 
warps_exctd_sm 39 = 40608 
warps_exctd_sm 40 = 37920 
warps_exctd_sm 41 = 40352 
warps_exctd_sm 42 = 39904 
warps_exctd_sm 43 = 37056 
warps_exctd_sm 44 = 37440 
warps_exctd_sm 45 = 39200 
warps_exctd_sm 46 = 38336 
warps_exctd_sm 47 = 41184 
warps_exctd_sm 48 = 37344 
warps_exctd_sm 49 = 39424 
warps_exctd_sm 50 = 39488 
warps_exctd_sm 51 = 38272 
warps_exctd_sm 52 = 37312 
warps_exctd_sm 53 = 37792 
warps_exctd_sm 54 = 38336 
warps_exctd_sm 55 = 40832 
warps_exctd_sm 56 = 39680 
warps_exctd_sm 57 = 38848 
warps_exctd_sm 58 = 37408 
warps_exctd_sm 59 = 37120 
gpgpu_n_tot_thrd_icount = 607886016
gpgpu_n_tot_w_icount = 18996438
gpgpu_n_stall_shd_mem = 169038890
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 4128966
gpgpu_n_mem_write_global = 84322
gpgpu_n_mem_texture = 1530988
gpgpu_n_mem_const = 5301
gpgpu_n_load_insn  = 43328000
gpgpu_n_store_insn = 1236064
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 19583072
gpgpu_n_const_mem_insn = 20819136
gpgpu_n_param_mem_insn = 6324544
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 83315
gpgpu_stall_shd_mem[c_mem][bk_conf] = 83315
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 141213025
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:234259481	W0_Idle:77588261	W0_Scoreboard:264185523	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:18996575
Warp Occupancy Distribution:
Stall:209713174	W0_Idle:69004327	W0_Scoreboard:16932023	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:1865396
Warp Occupancy Distribution:
Stall:24546307	W0_Idle:8583934	W0_Scoreboard:247253500	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:17131179
warp_utilization0: 0.031925
warp_utilization1: 0.006270
warp_utilization2: 0.057581
traffic_breakdown_coretomem[CONST_ACC_R] = 42408 {8:5301,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 10124568 {8:1265571,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 7826480 {40:29773,72:12236,136:42313,}
traffic_breakdown_coretomem[GLOBAL_ATOMIC] = 115172440 {40:2853960,72:4205,136:5230,}
traffic_breakdown_coretomem[INST_ACC_R] = 42720 {8:5340,}
traffic_breakdown_coretomem[TEXTURE_ACC_R] = 12247904 {8:1530988,}
traffic_breakdown_memtocore[CONST_ACC_R] = 381672 {72:5301,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 172117656 {136:1265571,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 674576 {8:84322,}
traffic_breakdown_memtocore[GLOBAL_ATOMIC] = 115144400 {40:2853259,72:4205,136:5230,}
traffic_breakdown_memtocore[INST_ACC_R] = 726240 {136:5340,}
traffic_breakdown_memtocore[TEXTURE_ACC_R] = 208214368 {136:1530988,}
maxmrqlatency = 1020 
maxdqlatency = 0 
maxmflatency = 10390 
averagemflatency = 865 
averagemflatency_1 = 885 
averagemflatency_2= 842 
averagemrqlatency_1 = 66 
averagemrqlatency_2 = 72 
max_icnt2mem_latency = 9574 
max_icnt2sh_latency = 4958581 
mrq_lat_table:1822919 	65479 	118502 	225151 	532494 	910904 	1201941 	951403 	258067 	7979 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	45138 	50081 	64279 	294711 	1005390 	2468180 	1670576 	147381 	3095 	45 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	437138 	267022 	582727 	429478 	617568 	1213397 	1502290 	653408 	50089 	1583 	25 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	3374830 	2024616 	253390 	11574 	144 	0 	0 	0 	0 	0 	0 	0 	180 	768 	3490 	4438 	8876 	15490 	35171 	15909 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1 	29 	9635 	251 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        32        32        32        32        32        32        32        32        32        32        10         9        16        17        12        14 
dram[1]:        24        32        32        32        32        32        32        30        32        24        10        11        15        18        11        14 
dram[2]:        32        24        32        32        32        32        32        30        32        19        12        10        12        11        15        18 
dram[3]:        32        20        28        30        32        30        32        28        30        22        11        11        14        12        13        11 
dram[4]:        32        32        32        32        32        32        32        28        28        28        10        11        11        15        12        12 
dram[5]:        32        24        32        32        32        32        32        26        28        22        15        14        11        12        21        14 
maximum service time to same row:
dram[0]:      1247      1423      1295      1326      1601      1581      1270      1489      1602      1458      2180      2291      2175      2301      2487      2177 
dram[1]:      1071      1363      1481      1400      1448      1292      1409      1229      1341      1457      2449      2343      2589      2115      2439      2044 
dram[2]:      1409      1004      1281      1694      1156      1503      1330      1414      1651      1457      2269      2594      2391      2454      2235      2451 
dram[3]:      1576      1457      1232      1251      1381      1192      1369      1237      1374      1280      2372      2604      2338      2306      2371      2412 
dram[4]:      1327      1419      1477      1294      1349      1163      1303      1303      1156      1505      2269      2122      2269      2216      2276      2213 
dram[5]:      1348      1450      1194      1334      1118      1314      1431      1265      1353      1310      2029      2287      2082      2281      2285      2282 
average row accesses per activate:
dram[0]:  1.175556  1.157500  1.154778  1.157772  1.165464  1.155768  1.174936  1.169631  1.156363  1.146596  1.159032  1.163020  1.176088  1.168229  1.182307  1.176036 
dram[1]:  1.153151  1.153851  1.157035  1.152985  1.157180  1.157694  1.166383  1.169994  1.149668  1.151729  1.157723  1.159675  1.167130  1.169904  1.173028  1.181337 
dram[2]:  1.151963  1.164886  1.149678  1.164096  1.156745  1.197376  1.158824  1.185475  1.140715  1.149744  1.148542  1.158136  1.170557  1.183556  1.170045  1.193382 
dram[3]:  1.150834  1.153249  1.156574  1.157189  1.153451  1.163146  1.163148  1.177292  1.140414  1.148243  1.161588  1.159984  1.166735  1.166031  1.180112  1.184343 
dram[4]:  1.162215  1.157950  1.157890  1.155069  1.159381  1.161902  1.176427  1.168085  1.143620  1.144729  1.191161  1.160651  1.166187  1.168942  1.183820  1.187785 
dram[5]:  1.155806  1.160562  1.157963  1.156289  1.151283  1.159260  1.162353  1.173332  1.148154  1.148851  1.154254  1.156023  1.170098  1.167739  1.172086  1.193174 
average row locality = 6094839/5238037 = 1.163573
average row locality_1 = 4524939/3965305 = 1.141133
average row locality_2 = 1569900/1272732 = 1.233488
average row locality_3 = 0/0 = -nan
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:     43383     39990     39578     38486     42202     39509     41502     39709     40770     37720     39175     38462     40920     38906     41697     39982 
dram[1]:     39851     38009     39505     37985     39543     39323     39934     39488     38942     38368     37617     37333     38864     38633     39852     39905 
dram[2]:     40351     42150     38372     40992     40653     45626     39252     42524     38586     39559     37777     39690     40194     42286     39066     42634 
dram[3]:     37833     39087     39340     39205     39097     41106     39209     41164     37601     38126     38637     37830     38815     38421     40483     40576 
dram[4]:     41519     39689     41149     38861     41313     41050     42235     39557     39224     38052     43480     38528     39971     38954     42154     41326 
dram[5]:     39356     39069     39872     39234     39593     40330     39266     40360     38985     38003     38166     37000     39641     37946     39397     41521 
total reads: 3816186
bank skew: 45626/37000 = 1.23
chip skew: 649712/623152 = 1.04
number of total write accesses:
dram[0]:     25755     22596     21617     20544     24346     22016     25346     23740     26360     23397     25347     24634     26217     24172     25661     23957 
dram[1]:     22388     20647     21539     20077     21872     21816     23852     23508     24622     24020     23784     23514     24156     23882     23922     23899 
dram[2]:     22742     24450     20526     22790     22983     27736     23321     26409     24248     25213     23956     25879     25494     27501     23150     26470 
dram[3]:     20535     21635     21416     21088     21548     23537     23159     25061     23280     23824     24795     23962     24142     23637     24468     24511 
dram[4]:     24009     22215     22968     20863     23610     23453     26090     23565     24829     23800     29644     24689     25243     24228     26023     25186 
dram[5]:     22015     21611     21881     21196     21936     22794     23208     24361     24563     23711     24323     23134     24918     23212     23328     25428 
total reads: 2278703
bank skew: 29644/20077 = 1.48
chip skew: 392868/367498 = 1.07
average mf latency per bank:
dram[0]:        981       906       956       889       850       790       769       707       709       646       754       686       833       765       942       866
dram[1]:        842       882       821       863       753       765       655       679       595       616       634       641       705       720       797       825
dram[2]:        951      1194       936      1134       838      1425       742       944       677       856       726       906       806      1027       916      1126
dram[3]:        896       869       856       858       774       786       676       674       611       615       641       651       731       732       834       839
dram[4]:       1077       970      1018       935       931       839       836       741       770       672       851       720       898       816       997       924
dram[5]:        851       876       833       854       745       785       666       694       609       633       642       657       716       739       813       840
maximum mf latency per bank:
dram[0]:       6828      7390      8333      8687      9657      7104      9111      5994      8176      7270      9704      6918      6968      9588      7463      6175
dram[1]:       8119      8128      9964      8577      6931      7684      6645      6978      7672      7854      6870      7643      9590      8143      8657      7401
dram[2]:       9026      9295      9822      8402      8259      7978     10057      7705      7023      7973      8006      8313      6147      7989      6687      6420
dram[3]:       8510      7093      9237      7380      8890      8869      6191      6832      9572      7980      7167      8139      5610      5709      6859      6797
dram[4]:       7601      6808      8275      9716      9430      5662      6504      6142      9143      7664      7111      8463      8075      7473      8658      8139
dram[5]:       7154      7930      8894     10390      9480      7413      8553      7037      7574      6787      8399      9796      8874      8582      5144      6743
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6545327 n_nop=2730312 n_act=882014 n_pre=882002 n_req=651134 n_req_1=373309 n_req_2=277825 n_req_3=0 n_rd=1283956 n_write=767043 bw_util=0.3966 bw_util_1=0.2281 bw_util_2=0.1685 bw_util_3=0 blp=10.486150 blp_1= 3.794916 blp_2= 2.857330 blp_3= -nan
 n_activity=6533346 dram_eff=0.3973 dram_eff_1=0.2285 dram_eff_2=0.1688 dram_eff_3=0
bk0: 86766a 2333205i bk1: 79978a 2588853i bk2: 79152a 2624367i bk3: 76970a 2691055i bk4: 84402a 2115857i bk5: 79018a 2366193i bk6: 83004a 1933118i bk7: 79418a 2053422i bk8: 81538a 2332257i bk9: 75438a 2580663i bk10: 78350a 2292594i bk11: 76922a 2287710i bk12: 81840a 1990554i bk13: 77808a 2181290i bk14: 83390a 1891052i bk15: 79962a 2040538i 
bw_dist = 0.228	0.168	0.000	0.602	0.002
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=14.6467
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6545327 n_nop=2862183 n_act=853107 n_pre=853093 n_req=632102 n_req_1=355095 n_req_2=277007 n_req_3=0 n_rd=1246297 n_write=730647 bw_util=0.385 bw_util_1=0.217 bw_util_2=0.168 bw_util_3=0 blp=9.971723 blp_1= 3.669299 blp_2= 2.821534 blp_3= -nan
 n_activity=6502996 dram_eff=0.3875 dram_eff_1=0.2184 dram_eff_2=0.1691 dram_eff_3=0
bk0: 79702a 2790809i bk1: 76018a 2917955i bk2: 79010a 2730475i bk3: 75970a 2838802i bk4: 79086a 2553368i bk5: 78646a 2501386i bk6: 79867a 2234455i bk7: 78976a 2212052i bk8: 77884a 2617416i bk9: 76734a 2583838i bk10: 75234a 2573894i bk11: 74666a 2538162i bk12: 77724a 2342105i bk13: 77266a 2319020i bk14: 79704a 2230487i bk15: 79810a 2166019i 
bw_dist = 0.217	0.168	0.000	0.609	0.006
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=13.1915
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6545327 n_nop=2675913 n_act=894332 n_pre=894318 n_req=658887 n_req_1=380458 n_req_2=278429 n_req_3=0 n_rd=1299418 n_write=781346 bw_util=0.4013 bw_util_1=0.2325 bw_util_2=0.1688 bw_util_3=0 blp=10.713683 blp_1= 3.839047 blp_2= 2.881003 blp_3= -nan
 n_activity=6539205 dram_eff=0.4017 dram_eff_1=0.2327 dram_eff_2=0.169 dram_eff_3=0
bk0: 80702a 2631264i bk1: 84300a 2330322i bk2: 76744a 2721936i bk3: 81984a 2367029i bk4: 81306a 2260898i bk5: 91252a 1581190i bk6: 78504a 2124808i bk7: 85048a 1662185i bk8: 77172a 2553369i bk9: 79118a 2335303i bk10: 75554a 2439864i bk11: 79380a 2107437i bk12: 80384a 2049795i bk13: 84570a 1703043i bk14: 78132a 2173613i bk15: 85268a 1659653i 
bw_dist = 0.233	0.169	0.000	0.598	0.001
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=15.3143
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6545327 n_nop=2838664 n_act=858410 n_pre=858396 n_req=635483 n_req_1=358199 n_req_2=277284 n_req_3=0 n_rd=1253046 n_write=736811 bw_util=0.387 bw_util_1=0.2189 bw_util_2=0.1681 bw_util_3=0 blp=10.071010 blp_1= 3.696020 blp_2= 2.824883 blp_3= -nan
 n_activity=6509180 dram_eff=0.3892 dram_eff_1=0.2201 dram_eff_2=0.1691 dram_eff_3=0
bk0: 75666a 3011982i bk1: 78172a 2790565i bk2: 78680a 2739340i bk3: 78410a 2690189i bk4: 78194a 2568661i bk5: 82212a 2232011i bk6: 78418a 2292856i bk7: 82328a 1984694i bk8: 75202a 2748246i bk9: 76252a 2600434i bk10: 77274a 2431012i bk11: 75660a 2463170i bk12: 77630a 2332773i bk13: 76838a 2325633i bk14: 80966a 2130218i bk15: 81144a 2069153i 
bw_dist = 0.219	0.168	0.000	0.607	0.006
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=13.4885
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6545327 n_nop=2694751 n_act=889993 n_pre=889978 n_req=656197 n_req_1=377992 n_req_2=278205 n_req_3=0 n_rd=1294098 n_write=776507 bw_util=0.3997 bw_util_1=0.231 bw_util_2=0.1687 bw_util_3=0 blp=10.640961 blp_1= 3.832193 blp_2= 2.871156 blp_3= -nan
 n_activity=6537810 dram_eff=0.4002 dram_eff_1=0.2313 dram_eff_2=0.1689 dram_eff_3=0
bk0: 83038a 2504284i bk1: 79376a 2616438i bk2: 82298a 2446167i bk3: 77722a 2625792i bk4: 82626a 2190810i bk5: 82100a 2122372i bk6: 84468a 1784814i bk7: 79112a 2046813i bk8: 78448a 2503943i bk9: 76104a 2524260i bk10: 86956a 1744066i bk11: 77056a 2251436i bk12: 79938a 2077395i bk13: 77902a 2145734i bk14: 84306a 1793676i bk15: 82648a 1835495i 
bw_dist = 0.231	0.169	0.000	0.599	0.001
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=15.1242
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6545327 n_nop=2830650 n_act=860165 n_pre=860152 n_req=636702 n_req_1=359220 n_req_2=277482 n_req_3=0 n_rd=1255462 n_write=738898 bw_util=0.3878 bw_util_1=0.2195 bw_util_2=0.1683 bw_util_3=0 blp=10.099602 blp_1= 3.703010 blp_2= 2.824226 blp_3= -nan
 n_activity=6513651 dram_eff=0.3897 dram_eff_1=0.2206 dram_eff_2=0.1691 dram_eff_3=0
bk0: 78712a 2818224i bk1: 78136a 2776436i bk2: 79744a 2644497i bk3: 78468a 2651487i bk4: 79182a 2498897i bk5: 80660a 2332482i bk6: 78530a 2279595i bk7: 80718a 2069013i bk8: 77970a 2609722i bk9: 76006a 2608248i bk10: 76330a 2470226i bk11: 74000a 2554061i bk12: 79282a 2243061i bk13: 75892a 2383828i bk14: 78792a 2280683i bk15: 83040a 1945400i 
bw_dist = 0.220	0.168	0.000	0.607	0.005
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=13.5347

========= L2 cache stats =========
L2_cache_bank[0]: Access = 489678, Miss = 329242, Miss_rate = 0.672, Pending_hits = 6333, Reservation_fails = 245993
L2_cache_bank[1]: Access = 466611, Miss = 312777, Miss_rate = 0.670, Pending_hits = 5353, Reservation_fails = 166333
L2_cache_bank[2]: Access = 475282, Miss = 314120, Miss_rate = 0.661, Pending_hits = 4909, Reservation_fails = 145286
L2_cache_bank[3]: Access = 466736, Miss = 309057, Miss_rate = 0.662, Pending_hits = 4688, Reservation_fails = 143578
L2_cache_bank[4]: Access = 469652, Miss = 314260, Miss_rate = 0.669, Pending_hits = 5449, Reservation_fails = 114879
L2_cache_bank[5]: Access = 514991, Miss = 335469, Miss_rate = 0.651, Pending_hits = 6794, Reservation_fails = 288799
L2_cache_bank[6]: Access = 469296, Miss = 311028, Miss_rate = 0.663, Pending_hits = 4814, Reservation_fails = 131965
L2_cache_bank[7]: Access = 481739, Miss = 315528, Miss_rate = 0.655, Pending_hits = 5282, Reservation_fails = 160247
L2_cache_bank[8]: Access = 490047, Miss = 331057, Miss_rate = 0.676, Pending_hits = 6626, Reservation_fails = 245987
L2_cache_bank[9]: Access = 477460, Miss = 316029, Miss_rate = 0.662, Pending_hits = 5737, Reservation_fails = 163030
L2_cache_bank[10]: Access = 473029, Miss = 314286, Miss_rate = 0.664, Pending_hits = 5120, Reservation_fails = 132104
L2_cache_bank[11]: Access = 479928, Miss = 313481, Miss_rate = 0.653, Pending_hits = 5429, Reservation_fails = 155783
Cache L2_bank_000:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 489678, Miss = 329242 (0.672), PendingHit = 6333 (0.0129)
Cache L2_bank_001:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 466611, Miss = 312777 (0.67), PendingHit = 5353 (0.0115)
Cache L2_bank_002:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 475282, Miss = 314120 (0.661), PendingHit = 4909 (0.0103)
Cache L2_bank_003:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 466736, Miss = 309057 (0.662), PendingHit = 4688 (0.01)
Cache L2_bank_004:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 469652, Miss = 314260 (0.669), PendingHit = 5449 (0.0116)
Cache L2_bank_005:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 514991, Miss = 335469 (0.651), PendingHit = 6794 (0.0132)
Cache L2_bank_006:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 469296, Miss = 311028 (0.663), PendingHit = 4814 (0.0103)
Cache L2_bank_007:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 481739, Miss = 315528 (0.655), PendingHit = 5282 (0.011)
Cache L2_bank_008:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 490047, Miss = 331057 (0.676), PendingHit = 6626 (0.0135)
Cache L2_bank_009:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 477460, Miss = 316029 (0.662), PendingHit = 5737 (0.012)
Cache L2_bank_010:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 473029, Miss = 314286 (0.664), PendingHit = 5120 (0.0108)
Cache L2_bank_011:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 479928, Miss = 313481 (0.653), PendingHit = 5429 (0.0113)
L2 Cache Total Miss Rate = 0.663
Stream 1: L2 Cache Miss Rate = 0.758
Stream 2: L2 Cache Miss Rate = 0.558
Stream 1: Accesses  = 3021122
Stream 1: Misses  = 2291060
Stream 2: Accesses  = 2733327
Stream 2: Misses  = 1525274
Stream 1+2: Accesses  = 5754449
Stream 1+2: Misses  = 3816334
Total Accesses  = 5754449
MPKI-CORES
CORE_L2MPKI_0	75.395
CORE_L2MPKI_1	77.900
CORE_L2MPKI_2	75.242
CORE_L2MPKI_3	76.804
CORE_L2MPKI_4	76.526
CORE_L2MPKI_5	78.332
CORE_L2MPKI_6	77.310
CORE_L2MPKI_7	78.141
CORE_L2MPKI_8	76.724
CORE_L2MPKI_9	78.482
CORE_L2MPKI_10	76.842
CORE_L2MPKI_11	78.902
CORE_L2MPKI_12	78.793
CORE_L2MPKI_13	79.504
CORE_L2MPKI_14	78.318
CORE_L2MPKI_15	79.801
CORE_L2MPKI_16	76.582
CORE_L2MPKI_17	78.053
CORE_L2MPKI_18	75.797
CORE_L2MPKI_19	79.060
CORE_L2MPKI_20	64.077
CORE_L2MPKI_21	63.191
CORE_L2MPKI_22	64.049
CORE_L2MPKI_23	66.614
CORE_L2MPKI_24	62.424
CORE_L2MPKI_25	11.278
CORE_L2MPKI_26	9.322
CORE_L2MPKI_27	10.282
CORE_L2MPKI_28	9.454
CORE_L2MPKI_29	10.533
CORE_L2MPKI_30	2.818
CORE_L2MPKI_31	2.787
CORE_L2MPKI_32	2.732
CORE_L2MPKI_33	2.780
CORE_L2MPKI_34	2.752
CORE_L2MPKI_35	2.783
CORE_L2MPKI_36	2.906
CORE_L2MPKI_37	2.801
CORE_L2MPKI_38	2.825
CORE_L2MPKI_39	2.733
CORE_L2MPKI_40	2.891
CORE_L2MPKI_41	2.775
CORE_L2MPKI_42	2.778
CORE_L2MPKI_43	2.954
CORE_L2MPKI_44	2.889
CORE_L2MPKI_45	2.744
CORE_L2MPKI_46	2.877
CORE_L2MPKI_47	2.740
CORE_L2MPKI_48	2.913
CORE_L2MPKI_49	2.737
CORE_L2MPKI_50	2.810
CORE_L2MPKI_51	2.809
CORE_L2MPKI_52	2.876
CORE_L2MPKI_53	2.807
CORE_L2MPKI_54	2.871
CORE_L2MPKI_55	2.745
CORE_L2MPKI_56	2.772
CORE_L2MPKI_57	2.760
CORE_L2MPKI_58	2.851
CORE_L2MPKI_59	2.906
Avg_MPKI_Stream1= 64.124
Avg_MPKI_Stream2= 2.814
MISSES-CORES
CORE_MISSES_0	73349
CORE_MISSES_1	76045
CORE_MISSES_2	71002
CORE_MISSES_3	80183
CORE_MISSES_4	69745
CORE_MISSES_5	80453
CORE_MISSES_6	76056
CORE_MISSES_7	80604
CORE_MISSES_8	74988
CORE_MISSES_9	83000
CORE_MISSES_10	77700
CORE_MISSES_11	80864
CORE_MISSES_12	76723
CORE_MISSES_13	84470
CORE_MISSES_14	83388
CORE_MISSES_15	86218
CORE_MISSES_16	76749
CORE_MISSES_17	79169
CORE_MISSES_18	78186
CORE_MISSES_19	83110
CORE_MISSES_20	75675
CORE_MISSES_21	77158
CORE_MISSES_22	73686
CORE_MISSES_23	83612
CORE_MISSES_24	74999
CORE_MISSES_25	67058
CORE_MISSES_26	68700
CORE_MISSES_27	66387
CORE_MISSES_28	66419
CORE_MISSES_29	65364
CORE_MISSES_30	51477
CORE_MISSES_31	50021
CORE_MISSES_32	50866
CORE_MISSES_33	49464
CORE_MISSES_34	50895
CORE_MISSES_35	51396
CORE_MISSES_36	50037
CORE_MISSES_37	50594
CORE_MISSES_38	51161
CORE_MISSES_39	51775
CORE_MISSES_40	51043
CORE_MISSES_41	51816
CORE_MISSES_42	51732
CORE_MISSES_43	50699
CORE_MISSES_44	50233
CORE_MISSES_45	49765
CORE_MISSES_46	51166
CORE_MISSES_47	53272
CORE_MISSES_48	50166
CORE_MISSES_49	49651
CORE_MISSES_50	51429
CORE_MISSES_51	50704
CORE_MISSES_52	49539
CORE_MISSES_53	49211
CORE_MISSES_54	51118
CORE_MISSES_55	53136
CORE_MISSES_56	51617
CORE_MISSES_57	50303
CORE_MISSES_58	50156
CORE_MISSES_59	50832
L2_MISSES = 3816334
L2_total_cache_accesses = 5754449
L2_total_cache_misses = 3816334
L2_total_cache_miss_rate = 0.6632
L2_total_cache_pending_hits = 66534
L2_total_cache_reservation_fails = 2093984
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 639130
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 22383
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 3466985
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 1869974
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 3928
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 470
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 903
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 7620
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 1193887
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 38714
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 298387
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 170136
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 30003
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 4594
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 49725
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 25588
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 4633
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 373
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 334
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 20666
L2_cache_data_port_util = 0.241
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=19855003
icnt_total_pkts_simt_to_mem=8861704
statistics from finished app 2
-------------------------------------------------
gpu_ipc_1 =       4.7944
gpu_ipc_2 =     116.5687
gpu_tot_sim_cycle_stream_1 = 4958581
gpu_tot_sim_cycle_stream_2 = 4957092
gpu_sim_insn_1 = 23773312
gpu_sim_insn_2 = 577841664
gpu_sim_cycle = 4958582
gpu_sim_insn = 601614976
gpu_ipc =     121.3280
gpu_tot_sim_cycle = 4958582
gpu_tot_sim_insn = 601614976
gpu_tot_ipc =     121.3280
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 19004994
gpu_stall_icnt2sh    = 5623465
gpu_total_sim_rate=108223

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 9918364
	L1I_total_cache_misses = 34049
	L1I_total_cache_miss_rate = 0.0034
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 106, Miss = 106, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 549
	L1D_cache_core[1]: Access = 106, Miss = 106, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 747
	L1D_cache_core[2]: Access = 108, Miss = 108, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 687
	L1D_cache_core[3]: Access = 114, Miss = 114, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 394
	L1D_cache_core[4]: Access = 100, Miss = 100, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 638
	L1D_cache_core[5]: Access = 112, Miss = 112, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 678
	L1D_cache_core[6]: Access = 108, Miss = 108, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 719
	L1D_cache_core[7]: Access = 110, Miss = 110, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 787
	L1D_cache_core[8]: Access = 106, Miss = 106, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 730
	L1D_cache_core[9]: Access = 116, Miss = 116, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 799
	L1D_cache_core[10]: Access = 108, Miss = 108, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 887
	L1D_cache_core[11]: Access = 108, Miss = 108, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 732
	L1D_cache_core[12]: Access = 104, Miss = 104, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 762
	L1D_cache_core[13]: Access = 114, Miss = 114, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 855
	L1D_cache_core[14]: Access = 116, Miss = 116, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 882
	L1D_cache_core[15]: Access = 114, Miss = 114, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 711
	L1D_cache_core[16]: Access = 110, Miss = 110, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 912
	L1D_cache_core[17]: Access = 110, Miss = 110, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 798
	L1D_cache_core[18]: Access = 110, Miss = 110, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 818
	L1D_cache_core[19]: Access = 114, Miss = 114, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1000
	L1D_cache_core[20]: Access = 610, Miss = 610, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 869
	L1D_cache_core[21]: Access = 700, Miss = 700, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1323
	L1D_cache_core[22]: Access = 528, Miss = 528, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 910
	L1D_cache_core[23]: Access = 606, Miss = 606, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1354
	L1D_cache_core[24]: Access = 658, Miss = 658, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 977
	L1D_cache_core[25]: Access = 12483, Miss = 12483, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 41961
	L1D_cache_core[26]: Access = 15862, Miss = 15862, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 16762
	L1D_cache_core[27]: Access = 13704, Miss = 13704, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 33087
	L1D_cache_core[28]: Access = 15009, Miss = 15009, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 28128
	L1D_cache_core[29]: Access = 13091, Miss = 13091, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 37363
	L1D_cache_core[30]: Access = 42965, Miss = 42965, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 82386
	L1D_cache_core[31]: Access = 42132, Miss = 42132, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 96600
	L1D_cache_core[32]: Access = 43663, Miss = 43663, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 78127
	L1D_cache_core[33]: Access = 41743, Miss = 41743, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 89078
	L1D_cache_core[34]: Access = 43392, Miss = 43392, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 73560
	L1D_cache_core[35]: Access = 43323, Miss = 43323, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 71039
	L1D_cache_core[36]: Access = 40562, Miss = 40562, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 111997
	L1D_cache_core[37]: Access = 42412, Miss = 42412, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 84136
	L1D_cache_core[38]: Access = 42531, Miss = 42531, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 72862
	L1D_cache_core[39]: Access = 44507, Miss = 44507, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 70754
	L1D_cache_core[40]: Access = 41518, Miss = 41518, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 91271
	L1D_cache_core[41]: Access = 43875, Miss = 43875, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 84194
	L1D_cache_core[42]: Access = 43695, Miss = 43695, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 62431
	L1D_cache_core[43]: Access = 40422, Miss = 40422, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 121034
	L1D_cache_core[44]: Access = 40775, Miss = 40775, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 75904
	L1D_cache_core[45]: Access = 42642, Miss = 42642, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 80378
	L1D_cache_core[46]: Access = 41844, Miss = 41844, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 81646
	L1D_cache_core[47]: Access = 45722, Miss = 45722, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 52669
	L1D_cache_core[48]: Access = 40598, Miss = 40598, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 96260
	L1D_cache_core[49]: Access = 42553, Miss = 42553, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 77410
	L1D_cache_core[50]: Access = 43015, Miss = 43015, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 93814
	L1D_cache_core[51]: Access = 42405, Miss = 42405, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 78969
	L1D_cache_core[52]: Access = 40520, Miss = 40520, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 101003
	L1D_cache_core[53]: Access = 41333, Miss = 41333, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 96468
	L1D_cache_core[54]: Access = 41773, Miss = 41773, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 80252
	L1D_cache_core[55]: Access = 45432, Miss = 45432, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 53291
	L1D_cache_core[56]: Access = 43780, Miss = 43780, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 73045
	L1D_cache_core[57]: Access = 42816, Miss = 42816, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 89093
	L1D_cache_core[58]: Access = 41321, Miss = 41321, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 88146
	L1D_cache_core[59]: Access = 41179, Miss = 41179, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 83338
	L1D_total_cache_accesses = 1349893
	L1D_total_cache_misses = 1349893
	L1D_total_cache_miss_rate = 1.0000
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 2668974
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.004
L1C_cache:
	L1C_total_cache_accesses = 848240
	L1C_total_cache_misses = 8090
	L1C_total_cache_miss_rate = 0.0095
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 83315
L1T_cache:
	L1T_total_cache_accesses = 4102290
	L1T_total_cache_misses = 1530988
	L1T_total_cache_miss_rate = 0.3732
	L1T_total_cache_pending_hits = 2571302
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1265571
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 2513547
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 840150
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 8090
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 83315
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 2571302
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 1530988
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 84322
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 155427
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 9884315
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 34049
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
1262, 1176, 1262, 1063, 1262, 987, 1262, 802, 1262, 682, 1262, 631, 1262, 631, 1262, 631, 1262, 631, 1262, 631, 1262, 631, 1262, 631, 1086, 631, 1101, 631, 759, 631, 764, 631, 
shader 0 total_cycles, active_cycles, idle cycles = 4958582, 15252, 4943329 
shader 1 total_cycles, active_cycles, idle cycles = 4958582, 15305, 4943277 
shader 2 total_cycles, active_cycles, idle cycles = 4958582, 14797, 4943785 
shader 3 total_cycles, active_cycles, idle cycles = 4958582, 16368, 4942213 
shader 4 total_cycles, active_cycles, idle cycles = 4958582, 14289, 4944293 
shader 5 total_cycles, active_cycles, idle cycles = 4958582, 16103, 4942479 
shader 6 total_cycles, active_cycles, idle cycles = 4958582, 15423, 4943158 
shader 7 total_cycles, active_cycles, idle cycles = 4958582, 16173, 4942409 
shader 8 total_cycles, active_cycles, idle cycles = 4958582, 15324, 4943257 
shader 9 total_cycles, active_cycles, idle cycles = 4958582, 16582, 4941999 
shader 10 total_cycles, active_cycles, idle cycles = 4958582, 15853, 4942728 
shader 11 total_cycles, active_cycles, idle cycles = 4958582, 16067, 4942514 
shader 12 total_cycles, active_cycles, idle cycles = 4958582, 15266, 4943315 
shader 13 total_cycles, active_cycles, idle cycles = 4958582, 16657, 4941925 
shader 14 total_cycles, active_cycles, idle cycles = 4958582, 16693, 4941889 
shader 15 total_cycles, active_cycles, idle cycles = 4958582, 16938, 4941644 
shader 16 total_cycles, active_cycles, idle cycles = 4958582, 15713, 4942868 
shader 17 total_cycles, active_cycles, idle cycles = 4958582, 15903, 4942679 
shader 18 total_cycles, active_cycles, idle cycles = 4958582, 16172, 4942410 
shader 19 total_cycles, active_cycles, idle cycles = 4958582, 16481, 4942101 
shader 20 total_cycles, active_cycles, idle cycles = 4958582, 18551, 4940031 
shader 21 total_cycles, active_cycles, idle cycles = 4958582, 19186, 4939395 
shader 22 total_cycles, active_cycles, idle cycles = 4958582, 18064, 4940518 
shader 23 total_cycles, active_cycles, idle cycles = 4958582, 19711, 4938870 
shader 24 total_cycles, active_cycles, idle cycles = 4958582, 18875, 4939706 
shader 25 total_cycles, active_cycles, idle cycles = 4958582, 93868, 4864713 
shader 26 total_cycles, active_cycles, idle cycles = 4958582, 116297, 4842284 
shader 27 total_cycles, active_cycles, idle cycles = 4958582, 101937, 4856645 
shader 28 total_cycles, active_cycles, idle cycles = 4958582, 110865, 4847717 
shader 29 total_cycles, active_cycles, idle cycles = 4958582, 97978, 4860604 
shader 30 total_cycles, active_cycles, idle cycles = 4958582, 288457, 4670125 
shader 31 total_cycles, active_cycles, idle cycles = 4958582, 283508, 4675074 
shader 32 total_cycles, active_cycles, idle cycles = 4958582, 294064, 4664518 
shader 33 total_cycles, active_cycles, idle cycles = 4958582, 281070, 4677512 
shader 34 total_cycles, active_cycles, idle cycles = 4958582, 292069, 4666513 
shader 35 total_cycles, active_cycles, idle cycles = 4958582, 291662, 4666920 
shader 36 total_cycles, active_cycles, idle cycles = 4958582, 272015, 4686566 
shader 37 total_cycles, active_cycles, idle cycles = 4958582, 285348, 4673233 
shader 38 total_cycles, active_cycles, idle cycles = 4958582, 286048, 4672533 
shader 39 total_cycles, active_cycles, idle cycles = 4958582, 299227, 4659354 
shader 40 total_cycles, active_cycles, idle cycles = 4958582, 278862, 4679720 
shader 41 total_cycles, active_cycles, idle cycles = 4958582, 294892, 4663690 
shader 42 total_cycles, active_cycles, idle cycles = 4958582, 294065, 4664517 
shader 43 total_cycles, active_cycles, idle cycles = 4958582, 271045, 4687536 
shader 44 total_cycles, active_cycles, idle cycles = 4958582, 274653, 4683929 
shader 45 total_cycles, active_cycles, idle cycles = 4958582, 286432, 4672150 
shader 46 total_cycles, active_cycles, idle cycles = 4958582, 280897, 4677685 
shader 47 total_cycles, active_cycles, idle cycles = 4958582, 307048, 4651533 
shader 48 total_cycles, active_cycles, idle cycles = 4958582, 272013, 4686569 
shader 49 total_cycles, active_cycles, idle cycles = 4958582, 286548, 4672033 
shader 50 total_cycles, active_cycles, idle cycles = 4958582, 289073, 4669508 
shader 51 total_cycles, active_cycles, idle cycles = 4958582, 285027, 4673554 
shader 52 total_cycles, active_cycles, idle cycles = 4958582, 272073, 4686508 
shader 53 total_cycles, active_cycles, idle cycles = 4958582, 276849, 4681732 
shader 54 total_cycles, active_cycles, idle cycles = 4958582, 281153, 4677428 
shader 55 total_cycles, active_cycles, idle cycles = 4958582, 305648, 4652933 
shader 56 total_cycles, active_cycles, idle cycles = 4958582, 294083, 4664498 
shader 57 total_cycles, active_cycles, idle cycles = 4958582, 287772, 4670809 
shader 58 total_cycles, active_cycles, idle cycles = 4958582, 277778, 4680804 
shader 59 total_cycles, active_cycles, idle cycles = 4958582, 276203, 4682379 
warps_exctd_sm 0 = 1408 
warps_exctd_sm 1 = 1408 
warps_exctd_sm 2 = 1408 
warps_exctd_sm 3 = 1536 
warps_exctd_sm 4 = 1312 
warps_exctd_sm 5 = 1536 
warps_exctd_sm 6 = 1408 
warps_exctd_sm 7 = 1568 
warps_exctd_sm 8 = 1472 
warps_exctd_sm 9 = 1600 
warps_exctd_sm 10 = 1504 
warps_exctd_sm 11 = 1504 
warps_exctd_sm 12 = 1440 
warps_exctd_sm 13 = 1536 
warps_exctd_sm 14 = 1568 
warps_exctd_sm 15 = 1568 
warps_exctd_sm 16 = 1504 
warps_exctd_sm 17 = 1504 
warps_exctd_sm 18 = 1504 
warps_exctd_sm 19 = 1536 
warps_exctd_sm 20 = 2176 
warps_exctd_sm 21 = 2304 
warps_exctd_sm 22 = 2048 
warps_exctd_sm 23 = 2272 
warps_exctd_sm 24 = 2240 
warps_exctd_sm 25 = 12896 
warps_exctd_sm 26 = 15328 
warps_exctd_sm 27 = 14048 
warps_exctd_sm 28 = 14624 
warps_exctd_sm 29 = 13600 
warps_exctd_sm 30 = 39200 
warps_exctd_sm 31 = 39040 
warps_exctd_sm 32 = 39776 
warps_exctd_sm 33 = 38880 
warps_exctd_sm 34 = 40160 
warps_exctd_sm 35 = 39904 
warps_exctd_sm 36 = 37664 
warps_exctd_sm 37 = 39616 
warps_exctd_sm 38 = 39360 
warps_exctd_sm 39 = 40608 
warps_exctd_sm 40 = 37920 
warps_exctd_sm 41 = 40352 
warps_exctd_sm 42 = 39904 
warps_exctd_sm 43 = 37056 
warps_exctd_sm 44 = 37440 
warps_exctd_sm 45 = 39200 
warps_exctd_sm 46 = 38336 
warps_exctd_sm 47 = 41184 
warps_exctd_sm 48 = 37344 
warps_exctd_sm 49 = 39424 
warps_exctd_sm 50 = 39488 
warps_exctd_sm 51 = 38272 
warps_exctd_sm 52 = 37312 
warps_exctd_sm 53 = 37792 
warps_exctd_sm 54 = 38336 
warps_exctd_sm 55 = 40832 
warps_exctd_sm 56 = 39680 
warps_exctd_sm 57 = 38848 
warps_exctd_sm 58 = 37408 
warps_exctd_sm 59 = 37120 
gpgpu_n_tot_thrd_icount = 607886016
gpgpu_n_tot_w_icount = 18996438
gpgpu_n_stall_shd_mem = 169038890
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 4128966
gpgpu_n_mem_write_global = 84322
gpgpu_n_mem_texture = 1530988
gpgpu_n_mem_const = 5301
gpgpu_n_load_insn  = 43328000
gpgpu_n_store_insn = 1236064
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 19583072
gpgpu_n_const_mem_insn = 20819136
gpgpu_n_param_mem_insn = 6324544
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 83315
gpgpu_stall_shd_mem[c_mem][bk_conf] = 83315
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 141213025
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:234259481	W0_Idle:77588261	W0_Scoreboard:264185523	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:18996575
Warp Occupancy Distribution:
Stall:209713174	W0_Idle:69004327	W0_Scoreboard:16932023	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:1865396
Warp Occupancy Distribution:
Stall:24546307	W0_Idle:8583934	W0_Scoreboard:247253500	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:17131179
warp_utilization0: 0.031925
warp_utilization1: 0.006270
warp_utilization2: 0.057581
traffic_breakdown_coretomem[CONST_ACC_R] = 42408 {8:5301,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 10124568 {8:1265571,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 7826480 {40:29773,72:12236,136:42313,}
traffic_breakdown_coretomem[GLOBAL_ATOMIC] = 115172440 {40:2853960,72:4205,136:5230,}
traffic_breakdown_coretomem[INST_ACC_R] = 42720 {8:5340,}
traffic_breakdown_coretomem[TEXTURE_ACC_R] = 12247904 {8:1530988,}
traffic_breakdown_memtocore[CONST_ACC_R] = 381672 {72:5301,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 172117656 {136:1265571,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 674576 {8:84322,}
traffic_breakdown_memtocore[GLOBAL_ATOMIC] = 115144400 {40:2853259,72:4205,136:5230,}
traffic_breakdown_memtocore[INST_ACC_R] = 726240 {136:5340,}
traffic_breakdown_memtocore[TEXTURE_ACC_R] = 208214368 {136:1530988,}
maxmrqlatency = 1020 
maxdqlatency = 0 
maxmflatency = 10390 
averagemflatency = 865 
averagemflatency_1 = 885 
averagemflatency_2= 842 
averagemrqlatency_1 = 66 
averagemrqlatency_2 = 72 
max_icnt2mem_latency = 9574 
max_icnt2sh_latency = 4958581 
mrq_lat_table:1822919 	65479 	118502 	225151 	532494 	910904 	1201941 	951403 	258067 	7979 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	45138 	50081 	64279 	294711 	1005390 	2468180 	1670576 	147381 	3095 	45 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	437138 	267022 	582727 	429478 	617568 	1213397 	1502290 	653408 	50089 	1583 	25 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	3374830 	2024616 	253390 	11574 	144 	0 	0 	0 	0 	0 	0 	0 	180 	768 	3490 	4438 	8876 	15490 	35171 	15909 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1 	29 	9635 	251 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        32        32        32        32        32        32        32        32        32        32        10         9        16        17        12        14 
dram[1]:        24        32        32        32        32        32        32        30        32        24        10        11        15        18        11        14 
dram[2]:        32        24        32        32        32        32        32        30        32        19        12        10        12        11        15        18 
dram[3]:        32        20        28        30        32        30        32        28        30        22        11        11        14        12        13        11 
dram[4]:        32        32        32        32        32        32        32        28        28        28        10        11        11        15        12        12 
dram[5]:        32        24        32        32        32        32        32        26        28        22        15        14        11        12        21        14 
maximum service time to same row:
dram[0]:      1247      1423      1295      1326      1601      1581      1270      1489      1602      1458      2180      2291      2175      2301      2487      2177 
dram[1]:      1071      1363      1481      1400      1448      1292      1409      1229      1341      1457      2449      2343      2589      2115      2439      2044 
dram[2]:      1409      1004      1281      1694      1156      1503      1330      1414      1651      1457      2269      2594      2391      2454      2235      2451 
dram[3]:      1576      1457      1232      1251      1381      1192      1369      1237      1374      1280      2372      2604      2338      2306      2371      2412 
dram[4]:      1327      1419      1477      1294      1349      1163      1303      1303      1156      1505      2269      2122      2269      2216      2276      2213 
dram[5]:      1348      1450      1194      1334      1118      1314      1431      1265      1353      1310      2029      2287      2082      2281      2285      2282 
average row accesses per activate:
dram[0]:  1.175556  1.157500  1.154778  1.157772  1.165464  1.155768  1.174936  1.169631  1.156363  1.146596  1.159032  1.163020  1.176088  1.168229  1.182307  1.176036 
dram[1]:  1.153151  1.153851  1.157035  1.152985  1.157180  1.157694  1.166383  1.169994  1.149668  1.151729  1.157723  1.159675  1.167130  1.169904  1.173028  1.181337 
dram[2]:  1.151963  1.164886  1.149678  1.164096  1.156745  1.197376  1.158824  1.185475  1.140715  1.149744  1.148542  1.158136  1.170557  1.183556  1.170045  1.193382 
dram[3]:  1.150834  1.153249  1.156574  1.157189  1.153451  1.163146  1.163148  1.177292  1.140414  1.148243  1.161588  1.159984  1.166735  1.166031  1.180112  1.184343 
dram[4]:  1.162215  1.157950  1.157890  1.155069  1.159381  1.161902  1.176427  1.168085  1.143620  1.144729  1.191161  1.160651  1.166187  1.168942  1.183820  1.187785 
dram[5]:  1.155806  1.160562  1.157963  1.156289  1.151283  1.159260  1.162353  1.173332  1.148154  1.148851  1.154254  1.156023  1.170098  1.167739  1.172086  1.193174 
average row locality = 6094839/5238037 = 1.163573
average row locality_1 = 4524939/3965305 = 1.141133
average row locality_2 = 1569900/1272732 = 1.233488
average row locality_3 = 0/0 = -nan
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:     43383     39990     39578     38486     42202     39509     41502     39709     40770     37720     39175     38462     40920     38906     41697     39982 
dram[1]:     39851     38009     39505     37985     39543     39323     39934     39488     38942     38368     37617     37333     38864     38633     39852     39905 
dram[2]:     40351     42150     38372     40992     40653     45626     39252     42524     38586     39559     37777     39690     40194     42286     39066     42634 
dram[3]:     37833     39087     39340     39205     39097     41106     39209     41164     37601     38126     38637     37830     38815     38421     40483     40576 
dram[4]:     41519     39689     41149     38861     41313     41050     42235     39557     39224     38052     43480     38528     39971     38954     42154     41326 
dram[5]:     39356     39069     39872     39234     39593     40330     39266     40360     38985     38003     38166     37000     39641     37946     39397     41521 
total reads: 3816186
bank skew: 45626/37000 = 1.23
chip skew: 649712/623152 = 1.04
number of total write accesses:
dram[0]:     25755     22596     21617     20544     24346     22016     25346     23740     26360     23397     25347     24634     26217     24172     25661     23957 
dram[1]:     22388     20647     21539     20077     21872     21816     23852     23508     24622     24020     23784     23514     24156     23882     23922     23899 
dram[2]:     22742     24450     20526     22790     22983     27736     23321     26409     24248     25213     23956     25879     25494     27501     23150     26470 
dram[3]:     20535     21635     21416     21088     21548     23537     23159     25061     23280     23824     24795     23962     24142     23637     24468     24511 
dram[4]:     24009     22215     22968     20863     23610     23453     26090     23565     24829     23800     29644     24689     25243     24228     26023     25186 
dram[5]:     22015     21611     21881     21196     21936     22794     23208     24361     24563     23711     24323     23134     24918     23212     23328     25428 
total reads: 2278703
bank skew: 29644/20077 = 1.48
chip skew: 392868/367498 = 1.07
average mf latency per bank:
dram[0]:        981       906       956       889       850       790       769       707       709       646       754       686       833       765       942       866
dram[1]:        842       882       821       863       753       765       655       679       595       616       634       641       705       720       797       825
dram[2]:        951      1194       936      1134       838      1425       742       944       677       856       726       906       806      1027       916      1126
dram[3]:        896       869       856       858       774       786       676       674       611       615       641       651       731       732       834       839
dram[4]:       1077       970      1018       935       931       839       836       741       770       672       851       720       898       816       997       924
dram[5]:        851       876       833       854       745       785       666       694       609       633       642       657       716       739       813       840
maximum mf latency per bank:
dram[0]:       6828      7390      8333      8687      9657      7104      9111      5994      8176      7270      9704      6918      6968      9588      7463      6175
dram[1]:       8119      8128      9964      8577      6931      7684      6645      6978      7672      7854      6870      7643      9590      8143      8657      7401
dram[2]:       9026      9295      9822      8402      8259      7978     10057      7705      7023      7973      8006      8313      6147      7989      6687      6420
dram[3]:       8510      7093      9237      7380      8890      8869      6191      6832      9572      7980      7167      8139      5610      5709      6859      6797
dram[4]:       7601      6808      8275      9716      9430      5662      6504      6142      9143      7664      7111      8463      8075      7473      8658      8139
dram[5]:       7154      7930      8894     10390      9480      7413      8553      7037      7574      6787      8399      9796      8874      8582      5144      6743
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6545327 n_nop=2730312 n_act=882014 n_pre=882002 n_req=651134 n_req_1=373309 n_req_2=277825 n_req_3=0 n_rd=1283956 n_write=767043 bw_util=0.3966 bw_util_1=0.2281 bw_util_2=0.1685 bw_util_3=0 blp=10.486150 blp_1= 3.794916 blp_2= 2.857330 blp_3= -nan
 n_activity=6533346 dram_eff=0.3973 dram_eff_1=0.2285 dram_eff_2=0.1688 dram_eff_3=0
bk0: 86766a 2333205i bk1: 79978a 2588853i bk2: 79152a 2624367i bk3: 76970a 2691055i bk4: 84402a 2115857i bk5: 79018a 2366193i bk6: 83004a 1933118i bk7: 79418a 2053422i bk8: 81538a 2332257i bk9: 75438a 2580663i bk10: 78350a 2292594i bk11: 76922a 2287710i bk12: 81840a 1990554i bk13: 77808a 2181290i bk14: 83390a 1891052i bk15: 79962a 2040538i 
bw_dist = 0.228	0.168	0.000	0.602	0.002
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=14.6467
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6545327 n_nop=2862183 n_act=853107 n_pre=853093 n_req=632102 n_req_1=355095 n_req_2=277007 n_req_3=0 n_rd=1246297 n_write=730647 bw_util=0.385 bw_util_1=0.217 bw_util_2=0.168 bw_util_3=0 blp=9.971723 blp_1= 3.669299 blp_2= 2.821534 blp_3= -nan
 n_activity=6502996 dram_eff=0.3875 dram_eff_1=0.2184 dram_eff_2=0.1691 dram_eff_3=0
bk0: 79702a 2790809i bk1: 76018a 2917955i bk2: 79010a 2730475i bk3: 75970a 2838802i bk4: 79086a 2553368i bk5: 78646a 2501386i bk6: 79867a 2234455i bk7: 78976a 2212052i bk8: 77884a 2617416i bk9: 76734a 2583838i bk10: 75234a 2573894i bk11: 74666a 2538162i bk12: 77724a 2342105i bk13: 77266a 2319020i bk14: 79704a 2230487i bk15: 79810a 2166019i 
bw_dist = 0.217	0.168	0.000	0.609	0.006
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=13.1915
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6545327 n_nop=2675913 n_act=894332 n_pre=894318 n_req=658887 n_req_1=380458 n_req_2=278429 n_req_3=0 n_rd=1299418 n_write=781346 bw_util=0.4013 bw_util_1=0.2325 bw_util_2=0.1688 bw_util_3=0 blp=10.713683 blp_1= 3.839047 blp_2= 2.881003 blp_3= -nan
 n_activity=6539205 dram_eff=0.4017 dram_eff_1=0.2327 dram_eff_2=0.169 dram_eff_3=0
bk0: 80702a 2631264i bk1: 84300a 2330322i bk2: 76744a 2721936i bk3: 81984a 2367029i bk4: 81306a 2260898i bk5: 91252a 1581190i bk6: 78504a 2124808i bk7: 85048a 1662185i bk8: 77172a 2553369i bk9: 79118a 2335303i bk10: 75554a 2439864i bk11: 79380a 2107437i bk12: 80384a 2049795i bk13: 84570a 1703043i bk14: 78132a 2173613i bk15: 85268a 1659653i 
bw_dist = 0.233	0.169	0.000	0.598	0.001
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=15.3143
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6545327 n_nop=2838664 n_act=858410 n_pre=858396 n_req=635483 n_req_1=358199 n_req_2=277284 n_req_3=0 n_rd=1253046 n_write=736811 bw_util=0.387 bw_util_1=0.2189 bw_util_2=0.1681 bw_util_3=0 blp=10.071010 blp_1= 3.696020 blp_2= 2.824883 blp_3= -nan
 n_activity=6509180 dram_eff=0.3892 dram_eff_1=0.2201 dram_eff_2=0.1691 dram_eff_3=0
bk0: 75666a 3011982i bk1: 78172a 2790565i bk2: 78680a 2739340i bk3: 78410a 2690189i bk4: 78194a 2568661i bk5: 82212a 2232011i bk6: 78418a 2292856i bk7: 82328a 1984694i bk8: 75202a 2748246i bk9: 76252a 2600434i bk10: 77274a 2431012i bk11: 75660a 2463170i bk12: 77630a 2332773i bk13: 76838a 2325633i bk14: 80966a 2130218i bk15: 81144a 2069153i 
bw_dist = 0.219	0.168	0.000	0.607	0.006
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=13.4885
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6545327 n_nop=2694751 n_act=889993 n_pre=889978 n_req=656197 n_req_1=377992 n_req_2=278205 n_req_3=0 n_rd=1294098 n_write=776507 bw_util=0.3997 bw_util_1=0.231 bw_util_2=0.1687 bw_util_3=0 blp=10.640961 blp_1= 3.832193 blp_2= 2.871156 blp_3= -nan
 n_activity=6537810 dram_eff=0.4002 dram_eff_1=0.2313 dram_eff_2=0.1689 dram_eff_3=0
bk0: 83038a 2504284i bk1: 79376a 2616438i bk2: 82298a 2446167i bk3: 77722a 2625792i bk4: 82626a 2190810i bk5: 82100a 2122372i bk6: 84468a 1784814i bk7: 79112a 2046813i bk8: 78448a 2503943i bk9: 76104a 2524260i bk10: 86956a 1744066i bk11: 77056a 2251436i bk12: 79938a 2077395i bk13: 77902a 2145734i bk14: 84306a 1793676i bk15: 82648a 1835495i 
bw_dist = 0.231	0.169	0.000	0.599	0.001
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=15.1242
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6545327 n_nop=2830650 n_act=860165 n_pre=860152 n_req=636702 n_req_1=359220 n_req_2=277482 n_req_3=0 n_rd=1255462 n_write=738898 bw_util=0.3878 bw_util_1=0.2195 bw_util_2=0.1683 bw_util_3=0 blp=10.099602 blp_1= 3.703010 blp_2= 2.824226 blp_3= -nan
 n_activity=6513651 dram_eff=0.3897 dram_eff_1=0.2206 dram_eff_2=0.1691 dram_eff_3=0
bk0: 78712a 2818224i bk1: 78136a 2776436i bk2: 79744a 2644497i bk3: 78468a 2651487i bk4: 79182a 2498897i bk5: 80660a 2332482i bk6: 78530a 2279595i bk7: 80718a 2069013i bk8: 77970a 2609722i bk9: 76006a 2608248i bk10: 76330a 2470226i bk11: 74000a 2554061i bk12: 79282a 2243061i bk13: 75892a 2383828i bk14: 78792a 2280683i bk15: 83040a 1945400i 
bw_dist = 0.220	0.168	0.000	0.607	0.005
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=13.5347

========= L2 cache stats =========
L2_cache_bank[0]: Access = 489678, Miss = 329242, Miss_rate = 0.672, Pending_hits = 6333, Reservation_fails = 245993
L2_cache_bank[1]: Access = 466611, Miss = 312777, Miss_rate = 0.670, Pending_hits = 5353, Reservation_fails = 166333
L2_cache_bank[2]: Access = 475282, Miss = 314120, Miss_rate = 0.661, Pending_hits = 4909, Reservation_fails = 145286
L2_cache_bank[3]: Access = 466736, Miss = 309057, Miss_rate = 0.662, Pending_hits = 4688, Reservation_fails = 143578
L2_cache_bank[4]: Access = 469652, Miss = 314260, Miss_rate = 0.669, Pending_hits = 5449, Reservation_fails = 114879
L2_cache_bank[5]: Access = 514991, Miss = 335469, Miss_rate = 0.651, Pending_hits = 6794, Reservation_fails = 288799
L2_cache_bank[6]: Access = 469296, Miss = 311028, Miss_rate = 0.663, Pending_hits = 4814, Reservation_fails = 131965
L2_cache_bank[7]: Access = 481739, Miss = 315528, Miss_rate = 0.655, Pending_hits = 5282, Reservation_fails = 160247
L2_cache_bank[8]: Access = 490047, Miss = 331057, Miss_rate = 0.676, Pending_hits = 6626, Reservation_fails = 245987
L2_cache_bank[9]: Access = 477460, Miss = 316029, Miss_rate = 0.662, Pending_hits = 5737, Reservation_fails = 163030
L2_cache_bank[10]: Access = 473029, Miss = 314286, Miss_rate = 0.664, Pending_hits = 5120, Reservation_fails = 132104
L2_cache_bank[11]: Access = 479928, Miss = 313481, Miss_rate = 0.653, Pending_hits = 5429, Reservation_fails = 155783
Cache L2_bank_000:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 489678, Miss = 329242 (0.672), PendingHit = 6333 (0.0129)
Cache L2_bank_001:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 466611, Miss = 312777 (0.67), PendingHit = 5353 (0.0115)
Cache L2_bank_002:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 475282, Miss = 314120 (0.661), PendingHit = 4909 (0.0103)
Cache L2_bank_003:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 466736, Miss = 309057 (0.662), PendingHit = 4688 (0.01)
Cache L2_bank_004:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 469652, Miss = 314260 (0.669), PendingHit = 5449 (0.0116)
Cache L2_bank_005:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 514991, Miss = 335469 (0.651), PendingHit = 6794 (0.0132)
Cache L2_bank_006:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 469296, Miss = 311028 (0.663), PendingHit = 4814 (0.0103)
Cache L2_bank_007:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 481739, Miss = 315528 (0.655), PendingHit = 5282 (0.011)
Cache L2_bank_008:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 490047, Miss = 331057 (0.676), PendingHit = 6626 (0.0135)
Cache L2_bank_009:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 477460, Miss = 316029 (0.662), PendingHit = 5737 (0.012)
Cache L2_bank_010:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 473029, Miss = 314286 (0.664), PendingHit = 5120 (0.0108)
Cache L2_bank_011:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 479928, Miss = 313481 (0.653), PendingHit = 5429 (0.0113)
L2 Cache Total Miss Rate = 0.663
Stream 1: L2 Cache Miss Rate = 0.758
Stream 2: L2 Cache Miss Rate = 0.558
Stream 1: Accesses  = 3021122
Stream 1: Misses  = 2291060
Stream 2: Accesses  = 2733327
Stream 2: Misses  = 1525274
Stream 1+2: Accesses  = 5754449
Stream 1+2: Misses  = 3816334
Total Accesses  = 5754449
MPKI-CORES
CORE_L2MPKI_0	75.395
CORE_L2MPKI_1	77.900
CORE_L2MPKI_2	75.242
CORE_L2MPKI_3	76.804
CORE_L2MPKI_4	76.526
CORE_L2MPKI_5	78.332
CORE_L2MPKI_6	77.310
CORE_L2MPKI_7	78.141
CORE_L2MPKI_8	76.724
CORE_L2MPKI_9	78.482
CORE_L2MPKI_10	76.842
CORE_L2MPKI_11	78.902
CORE_L2MPKI_12	78.793
CORE_L2MPKI_13	79.504
CORE_L2MPKI_14	78.318
CORE_L2MPKI_15	79.801
CORE_L2MPKI_16	76.582
CORE_L2MPKI_17	78.053
CORE_L2MPKI_18	75.797
CORE_L2MPKI_19	79.060
CORE_L2MPKI_20	64.077
CORE_L2MPKI_21	63.191
CORE_L2MPKI_22	64.049
CORE_L2MPKI_23	66.614
CORE_L2MPKI_24	62.424
CORE_L2MPKI_25	11.278
CORE_L2MPKI_26	9.322
CORE_L2MPKI_27	10.282
CORE_L2MPKI_28	9.454
CORE_L2MPKI_29	10.533
CORE_L2MPKI_30	2.818
CORE_L2MPKI_31	2.787
CORE_L2MPKI_32	2.732
CORE_L2MPKI_33	2.780
CORE_L2MPKI_34	2.752
CORE_L2MPKI_35	2.783
CORE_L2MPKI_36	2.906
CORE_L2MPKI_37	2.801
CORE_L2MPKI_38	2.825
CORE_L2MPKI_39	2.733
CORE_L2MPKI_40	2.891
CORE_L2MPKI_41	2.775
CORE_L2MPKI_42	2.778
CORE_L2MPKI_43	2.954
CORE_L2MPKI_44	2.889
CORE_L2MPKI_45	2.744
CORE_L2MPKI_46	2.877
CORE_L2MPKI_47	2.740
CORE_L2MPKI_48	2.913
CORE_L2MPKI_49	2.737
CORE_L2MPKI_50	2.810
CORE_L2MPKI_51	2.809
CORE_L2MPKI_52	2.876
CORE_L2MPKI_53	2.807
CORE_L2MPKI_54	2.871
CORE_L2MPKI_55	2.745
CORE_L2MPKI_56	2.772
CORE_L2MPKI_57	2.760
CORE_L2MPKI_58	2.851
CORE_L2MPKI_59	2.906
Avg_MPKI_Stream1= 64.124
Avg_MPKI_Stream2= 2.814
MISSES-CORES
CORE_MISSES_0	73349
CORE_MISSES_1	76045
CORE_MISSES_2	71002
CORE_MISSES_3	80183
CORE_MISSES_4	69745
CORE_MISSES_5	80453
CORE_MISSES_6	76056
CORE_MISSES_7	80604
CORE_MISSES_8	74988
CORE_MISSES_9	83000
CORE_MISSES_10	77700
CORE_MISSES_11	80864
CORE_MISSES_12	76723
CORE_MISSES_13	84470
CORE_MISSES_14	83388
CORE_MISSES_15	86218
CORE_MISSES_16	76749
CORE_MISSES_17	79169
CORE_MISSES_18	78186
CORE_MISSES_19	83110
CORE_MISSES_20	75675
CORE_MISSES_21	77158
CORE_MISSES_22	73686
CORE_MISSES_23	83612
CORE_MISSES_24	74999
CORE_MISSES_25	67058
CORE_MISSES_26	68700
CORE_MISSES_27	66387
CORE_MISSES_28	66419
CORE_MISSES_29	65364
CORE_MISSES_30	51477
CORE_MISSES_31	50021
CORE_MISSES_32	50866
CORE_MISSES_33	49464
CORE_MISSES_34	50895
CORE_MISSES_35	51396
CORE_MISSES_36	50037
CORE_MISSES_37	50594
CORE_MISSES_38	51161
CORE_MISSES_39	51775
CORE_MISSES_40	51043
CORE_MISSES_41	51816
CORE_MISSES_42	51732
CORE_MISSES_43	50699
CORE_MISSES_44	50233
CORE_MISSES_45	49765
CORE_MISSES_46	51166
CORE_MISSES_47	53272
CORE_MISSES_48	50166
CORE_MISSES_49	49651
CORE_MISSES_50	51429
CORE_MISSES_51	50704
CORE_MISSES_52	49539
CORE_MISSES_53	49211
CORE_MISSES_54	51118
CORE_MISSES_55	53136
CORE_MISSES_56	51617
CORE_MISSES_57	50303
CORE_MISSES_58	50156
CORE_MISSES_59	50832
L2_MISSES = 3816334
L2_total_cache_accesses = 5754449
L2_total_cache_misses = 3816334
L2_total_cache_miss_rate = 0.6632
L2_total_cache_pending_hits = 66534
L2_total_cache_reservation_fails = 2093984
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 639130
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 22383
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 3466985
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 1869974
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 3928
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 470
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 903
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 7620
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 1193887
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 38714
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 298387
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 170136
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 30003
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 4594
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 49725
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 25588
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 4633
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 373
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 334
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 20666
L2_cache_data_port_util = 0.241
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=19855003
icnt_total_pkts_simt_to_mem=8861704
statistics from finished app 2
-------------------------------------------------
gpu_ipc_1 =       4.7976
gpu_ipc_2 =     117.9711
gpu_tot_sim_cycle_stream_1 = 5155400
gpu_tot_sim_cycle_stream_2 = 5153909
gpu_sim_insn_1 = 24733600
gpu_sim_insn_2 = 608012256
gpu_sim_cycle = 5155401
gpu_sim_insn = 632745856
gpu_ipc =     122.7346
gpu_tot_sim_cycle = 5155401
gpu_tot_sim_insn = 632745856
gpu_tot_ipc =     122.7346
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 19803821
gpu_stall_icnt2sh    = 6020653
gpu_total_sim_rate=109642

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 10431548
	L1I_total_cache_misses = 35781
	L1I_total_cache_miss_rate = 0.0034
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 108, Miss = 108, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 549
	L1D_cache_core[1]: Access = 114, Miss = 114, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 747
	L1D_cache_core[2]: Access = 108, Miss = 108, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 687
	L1D_cache_core[3]: Access = 116, Miss = 116, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 394
	L1D_cache_core[4]: Access = 104, Miss = 104, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 638
	L1D_cache_core[5]: Access = 118, Miss = 118, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 678
	L1D_cache_core[6]: Access = 108, Miss = 108, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 719
	L1D_cache_core[7]: Access = 118, Miss = 118, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 787
	L1D_cache_core[8]: Access = 112, Miss = 112, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 730
	L1D_cache_core[9]: Access = 118, Miss = 118, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 799
	L1D_cache_core[10]: Access = 116, Miss = 116, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 887
	L1D_cache_core[11]: Access = 114, Miss = 114, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 732
	L1D_cache_core[12]: Access = 110, Miss = 110, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 762
	L1D_cache_core[13]: Access = 120, Miss = 120, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 855
	L1D_cache_core[14]: Access = 120, Miss = 120, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 882
	L1D_cache_core[15]: Access = 122, Miss = 122, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 711
	L1D_cache_core[16]: Access = 112, Miss = 112, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 912
	L1D_cache_core[17]: Access = 114, Miss = 114, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 798
	L1D_cache_core[18]: Access = 120, Miss = 120, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 818
	L1D_cache_core[19]: Access = 116, Miss = 116, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1000
	L1D_cache_core[20]: Access = 2136, Miss = 2136, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 4483
	L1D_cache_core[21]: Access = 2652, Miss = 2652, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2537
	L1D_cache_core[22]: Access = 2075, Miss = 2075, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 4156
	L1D_cache_core[23]: Access = 2515, Miss = 2515, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 4270
	L1D_cache_core[24]: Access = 2141, Miss = 2141, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5920
	L1D_cache_core[25]: Access = 14684, Miss = 14684, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 43354
	L1D_cache_core[26]: Access = 17511, Miss = 17511, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 19590
	L1D_cache_core[27]: Access = 15749, Miss = 15749, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 34177
	L1D_cache_core[28]: Access = 16583, Miss = 16583, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 35976
	L1D_cache_core[29]: Access = 15046, Miss = 15046, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 39019
	L1D_cache_core[30]: Access = 44640, Miss = 44640, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 86975
	L1D_cache_core[31]: Access = 44106, Miss = 44106, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 97924
	L1D_cache_core[32]: Access = 45214, Miss = 45214, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 82757
	L1D_cache_core[33]: Access = 43718, Miss = 43718, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 89489
	L1D_cache_core[34]: Access = 44562, Miss = 44562, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 81959
	L1D_cache_core[35]: Access = 45458, Miss = 45458, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 72607
	L1D_cache_core[36]: Access = 41850, Miss = 41850, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 121890
	L1D_cache_core[37]: Access = 44474, Miss = 44474, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 86228
	L1D_cache_core[38]: Access = 43811, Miss = 43811, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 79320
	L1D_cache_core[39]: Access = 46467, Miss = 46467, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 72721
	L1D_cache_core[40]: Access = 43080, Miss = 43080, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 97180
	L1D_cache_core[41]: Access = 45952, Miss = 45952, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 86089
	L1D_cache_core[42]: Access = 45564, Miss = 45564, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 64965
	L1D_cache_core[43]: Access = 42494, Miss = 42494, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 125880
	L1D_cache_core[44]: Access = 42514, Miss = 42514, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 79555
	L1D_cache_core[45]: Access = 44736, Miss = 44736, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 80378
	L1D_cache_core[46]: Access = 43411, Miss = 43411, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 85160
	L1D_cache_core[47]: Access = 47592, Miss = 47592, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 54593
	L1D_cache_core[48]: Access = 42290, Miss = 42290, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 100959
	L1D_cache_core[49]: Access = 44752, Miss = 44752, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 77657
	L1D_cache_core[50]: Access = 44273, Miss = 44273, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 99000
	L1D_cache_core[51]: Access = 44338, Miss = 44338, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 80063
	L1D_cache_core[52]: Access = 42070, Miss = 42070, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 104515
	L1D_cache_core[53]: Access = 43436, Miss = 43436, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 96468
	L1D_cache_core[54]: Access = 43323, Miss = 43323, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 87003
	L1D_cache_core[55]: Access = 47457, Miss = 47457, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 54445
	L1D_cache_core[56]: Access = 45449, Miss = 45449, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 75519
	L1D_cache_core[57]: Access = 44896, Miss = 44896, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 91455
	L1D_cache_core[58]: Access = 43010, Miss = 43010, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 91205
	L1D_cache_core[59]: Access = 42559, Miss = 42559, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 91274
	L1D_total_cache_accesses = 1420876
	L1D_total_cache_misses = 1420876
	L1D_total_cache_miss_rate = 1.0000
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 2803800
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.004
L1C_cache:
	L1C_total_cache_accesses = 892778
	L1C_total_cache_misses = 8398
	L1C_total_cache_miss_rate = 0.0094
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 88929
L1T_cache:
	L1T_total_cache_accesses = 4318200
	L1T_total_cache_misses = 1612748
	L1T_total_cache_miss_rate = 0.3735
	L1T_total_cache_pending_hits = 2705452
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1332116
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 2639314
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 884380
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 8398
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 88929
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 2705452
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 1612748
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 88760
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 164486
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 10395767
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 35781
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
1262, 1262, 1262, 1258, 1262, 1120, 1262, 916, 1262, 707, 1262, 650, 1262, 641, 1262, 640, 1262, 631, 1262, 631, 1262, 631, 1262, 631, 1262, 631, 1262, 631, 987, 631, 973, 631, 
shader 0 total_cycles, active_cycles, idle cycles = 5155401, 15935, 5139466 
shader 1 total_cycles, active_cycles, idle cycles = 5155401, 16041, 5139359 
shader 2 total_cycles, active_cycles, idle cycles = 5155401, 15614, 5139787 
shader 3 total_cycles, active_cycles, idle cycles = 5155401, 17061, 5138340 
shader 4 total_cycles, active_cycles, idle cycles = 5155401, 15037, 5140363 
shader 5 total_cycles, active_cycles, idle cycles = 5155401, 16876, 5138525 
shader 6 total_cycles, active_cycles, idle cycles = 5155401, 16133, 5139267 
shader 7 total_cycles, active_cycles, idle cycles = 5155401, 16930, 5138471 
shader 8 total_cycles, active_cycles, idle cycles = 5155401, 16115, 5139286 
shader 9 total_cycles, active_cycles, idle cycles = 5155401, 17376, 5138025 
shader 10 total_cycles, active_cycles, idle cycles = 5155401, 16632, 5138768 
shader 11 total_cycles, active_cycles, idle cycles = 5155401, 16824, 5138576 
shader 12 total_cycles, active_cycles, idle cycles = 5155401, 16020, 5139381 
shader 13 total_cycles, active_cycles, idle cycles = 5155401, 17385, 5138015 
shader 14 total_cycles, active_cycles, idle cycles = 5155401, 17457, 5137944 
shader 15 total_cycles, active_cycles, idle cycles = 5155401, 17657, 5137744 
shader 16 total_cycles, active_cycles, idle cycles = 5155401, 16488, 5138913 
shader 17 total_cycles, active_cycles, idle cycles = 5155401, 16663, 5138737 
shader 18 total_cycles, active_cycles, idle cycles = 5155401, 16934, 5138466 
shader 19 total_cycles, active_cycles, idle cycles = 5155401, 17236, 5138165 
shader 20 total_cycles, active_cycles, idle cycles = 5155401, 28897, 5126504 
shader 21 total_cycles, active_cycles, idle cycles = 5155401, 32396, 5123004 
shader 22 total_cycles, active_cycles, idle cycles = 5155401, 28552, 5126849 
shader 23 total_cycles, active_cycles, idle cycles = 5155401, 32637, 5122763 
shader 24 total_cycles, active_cycles, idle cycles = 5155401, 28856, 5126544 
shader 25 total_cycles, active_cycles, idle cycles = 5155401, 108558, 5046842 
shader 26 total_cycles, active_cycles, idle cycles = 5155401, 127332, 5028069 
shader 27 total_cycles, active_cycles, idle cycles = 5155401, 115667, 5039734 
shader 28 total_cycles, active_cycles, idle cycles = 5155401, 121407, 5033994 
shader 29 total_cycles, active_cycles, idle cycles = 5155401, 111188, 5044213 
shader 30 total_cycles, active_cycles, idle cycles = 5155401, 299573, 4855828 
shader 31 total_cycles, active_cycles, idle cycles = 5155401, 296860, 4858541 
shader 32 total_cycles, active_cycles, idle cycles = 5155401, 304552, 4850849 
shader 33 total_cycles, active_cycles, idle cycles = 5155401, 294422, 4860979 
shader 34 total_cycles, active_cycles, idle cycles = 5155401, 299880, 4855520 
shader 35 total_cycles, active_cycles, idle cycles = 5155401, 306007, 4849394 
shader 36 total_cycles, active_cycles, idle cycles = 5155401, 280503, 4874898 
shader 37 total_cycles, active_cycles, idle cycles = 5155401, 299132, 4856268 
shader 38 total_cycles, active_cycles, idle cycles = 5155401, 294752, 4860648 
shader 39 total_cycles, active_cycles, idle cycles = 5155401, 312397, 4843004 
shader 40 total_cycles, active_cycles, idle cycles = 5155401, 289363, 4866037 
shader 41 total_cycles, active_cycles, idle cycles = 5155401, 308851, 4846549 
shader 42 total_cycles, active_cycles, idle cycles = 5155401, 306626, 4848775 
shader 43 total_cycles, active_cycles, idle cycles = 5155401, 284802, 4870598 
shader 44 total_cycles, active_cycles, idle cycles = 5155401, 286153, 4869247 
shader 45 total_cycles, active_cycles, idle cycles = 5155401, 300574, 4854827 
shader 46 total_cycles, active_cycles, idle cycles = 5155401, 291412, 4863989 
shader 47 total_cycles, active_cycles, idle cycles = 5155401, 319690, 4835710 
shader 48 total_cycles, active_cycles, idle cycles = 5155401, 283352, 4872049 
shader 49 total_cycles, active_cycles, idle cycles = 5155401, 301346, 4854054 
shader 50 total_cycles, active_cycles, idle cycles = 5155401, 297635, 4857765 
shader 51 total_cycles, active_cycles, idle cycles = 5155401, 298095, 4857305 
shader 52 total_cycles, active_cycles, idle cycles = 5155401, 282561, 4872839 
shader 53 total_cycles, active_cycles, idle cycles = 5155401, 291025, 4864375 
shader 54 total_cycles, active_cycles, idle cycles = 5155401, 291641, 4863759 
shader 55 total_cycles, active_cycles, idle cycles = 5155401, 319183, 4836218 
shader 56 total_cycles, active_cycles, idle cycles = 5155401, 305361, 4850039 
shader 57 total_cycles, active_cycles, idle cycles = 5155401, 301691, 4853709 
shader 58 total_cycles, active_cycles, idle cycles = 5155401, 289157, 4866243 
shader 59 total_cycles, active_cycles, idle cycles = 5155401, 285325, 4870075 
warps_exctd_sm 0 = 1504 
warps_exctd_sm 1 = 1536 
warps_exctd_sm 2 = 1472 
warps_exctd_sm 3 = 1632 
warps_exctd_sm 4 = 1408 
warps_exctd_sm 5 = 1600 
warps_exctd_sm 6 = 1504 
warps_exctd_sm 7 = 1600 
warps_exctd_sm 8 = 1504 
warps_exctd_sm 9 = 1632 
warps_exctd_sm 10 = 1536 
warps_exctd_sm 11 = 1536 
warps_exctd_sm 12 = 1504 
warps_exctd_sm 13 = 1696 
warps_exctd_sm 14 = 1664 
warps_exctd_sm 15 = 1664 
warps_exctd_sm 16 = 1536 
warps_exctd_sm 17 = 1536 
warps_exctd_sm 18 = 1632 
warps_exctd_sm 19 = 1632 
warps_exctd_sm 20 = 3680 
warps_exctd_sm 21 = 4064 
warps_exctd_sm 22 = 3584 
warps_exctd_sm 23 = 3968 
warps_exctd_sm 24 = 3680 
warps_exctd_sm 25 = 14880 
warps_exctd_sm 26 = 16832 
warps_exctd_sm 27 = 15840 
warps_exctd_sm 28 = 16160 
warps_exctd_sm 29 = 15360 
warps_exctd_sm 30 = 40768 
warps_exctd_sm 31 = 40832 
warps_exctd_sm 32 = 41312 
warps_exctd_sm 33 = 40672 
warps_exctd_sm 34 = 41248 
warps_exctd_sm 35 = 41792 
warps_exctd_sm 36 = 38880 
warps_exctd_sm 37 = 41408 
warps_exctd_sm 38 = 40640 
warps_exctd_sm 39 = 42368 
warps_exctd_sm 40 = 39456 
warps_exctd_sm 41 = 42144 
warps_exctd_sm 42 = 41536 
warps_exctd_sm 43 = 38848 
warps_exctd_sm 44 = 38976 
warps_exctd_sm 45 = 41024 
warps_exctd_sm 46 = 39872 
warps_exctd_sm 47 = 42816 
warps_exctd_sm 48 = 38944 
warps_exctd_sm 49 = 41408 
warps_exctd_sm 50 = 40736 
warps_exctd_sm 51 = 40000 
warps_exctd_sm 52 = 38848 
warps_exctd_sm 53 = 39648 
warps_exctd_sm 54 = 39872 
warps_exctd_sm 55 = 42656 
warps_exctd_sm 56 = 41248 
warps_exctd_sm 57 = 40640 
warps_exctd_sm 58 = 39008 
warps_exctd_sm 59 = 38400 
gpgpu_n_tot_thrd_icount = 639345056
gpgpu_n_tot_w_icount = 19979533
gpgpu_n_stall_shd_mem = 174411511
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 4293461
gpgpu_n_mem_write_global = 88760
gpgpu_n_mem_texture = 1612748
gpgpu_n_mem_const = 5539
gpgpu_n_load_insn  = 45554080
gpgpu_n_store_insn = 1301120
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 20613760
gpgpu_n_const_mem_insn = 21914880
gpgpu_n_param_mem_insn = 6654016
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 88929
gpgpu_stall_shd_mem[c_mem][bk_conf] = 88929
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 145283391
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:240517973	W0_Idle:80703838	W0_Scoreboard:277446629	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:19979680
Warp Occupancy Distribution:
Stall:215156143	W0_Idle:71623106	W0_Scoreboard:20408991	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:2135820
Warp Occupancy Distribution:
Stall:25361830	W0_Idle:9080732	W0_Scoreboard:257037638	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:17843860
warp_utilization0: 0.032296
warp_utilization1: 0.006905
warp_utilization2: 0.057687
traffic_breakdown_coretomem[CONST_ACC_R] = 44312 {8:5539,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 10656928 {8:1332116,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 8238400 {40:31340,72:12880,136:44540,}
traffic_breakdown_coretomem[GLOBAL_ATOMIC] = 119095784 {40:2951831,72:4240,136:5274,}
traffic_breakdown_coretomem[INST_ACC_R] = 44880 {8:5610,}
traffic_breakdown_coretomem[TEXTURE_ACC_R] = 12901984 {8:1612748,}
traffic_breakdown_memtocore[CONST_ACC_R] = 398808 {72:5539,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 181166960 {136:1332110,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 710080 {8:88760,}
traffic_breakdown_memtocore[GLOBAL_ATOMIC] = 119064624 {40:2951052,72:4240,136:5274,}
traffic_breakdown_memtocore[INST_ACC_R] = 762960 {136:5610,}
traffic_breakdown_memtocore[TEXTURE_ACC_R] = 219333728 {136:1612748,}
maxmrqlatency = 1020 
maxdqlatency = 0 
maxmflatency = 10390 
averagemflatency = 862 
averagemflatency_1 = 882 
averagemflatency_2= 840 
averagemrqlatency_1 = 66 
averagemrqlatency_2 = 72 
max_icnt2mem_latency = 9574 
max_icnt2sh_latency = 5155400 
mrq_lat_table:1897303 	68139 	123422 	234273 	554072 	946931 	1248227 	988133 	268485 	8349 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	47134 	52691 	68118 	308578 	1054887 	2579770 	1734252 	151087 	3157 	45 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	458541 	278063 	603489 	449764 	650177 	1272507 	1565006 	675465 	51279 	1617 	25 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	3492051 	2139882 	266760 	12116 	150 	0 	0 	0 	0 	0 	0 	0 	180 	768 	3490 	4438 	8876 	15490 	35171 	20347 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1 	35 	10022 	251 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        32        32        32        32        32        32        32        32        32        32        10        13        16        17        12        14 
dram[1]:        24        32        32        32        32        32        32        30        32        24        10        11        15        18        11        14 
dram[2]:        32        24        32        32        32        32        32        30        32        19        12        10        12        11        15        18 
dram[3]:        32        20        28        30        32        30        32        28        30        22        11        12        14        12        13        11 
dram[4]:        32        32        32        32        32        32        32        28        28        28        17        11        11        15        12        12 
dram[5]:        32        24        32        32        32        32        32        26        28        22        15        14        11        14        21        14 
maximum service time to same row:
dram[0]:      1247      1423      1295      1326      1601      1581      1270      1489      1602      1458      2180      2291      2175      2301      2487      2177 
dram[1]:      1071      1363      1481      1400      1448      1292      1409      1229      1341      1457      2449      2343      2589      2115      2439      2044 
dram[2]:      1409      1004      1281      1694      1156      1503      1330      1414      1651      1457      2269      2594      2391      2454      2235      2451 
dram[3]:      1576      1457      1232      1251      1381      1192      1369      1237      1374      1280      2372      2604      2338      2306      2371      2412 
dram[4]:      1327      1419      1477      1294      1349      1163      1303      1303      1156      1505      2269      2122      2269      2216      2276      2213 
dram[5]:      1348      1450      1194      1334      1118      1314      1431      1265      1353      1310      2029      2287      2082      2281      2285      2282 
average row accesses per activate:
dram[0]:  1.174183  1.157364  1.154075  1.157040  1.165780  1.156660  1.174970  1.169646  1.156783  1.146638  1.158950  1.164353  1.176744  1.168706  1.181663  1.175769 
dram[1]:  1.152815  1.153444  1.156960  1.153162  1.158001  1.158478  1.166614  1.170228  1.149786  1.151530  1.158465  1.160665  1.167767  1.170531  1.173651  1.181104 
dram[2]:  1.151778  1.164519  1.149136  1.163425  1.157026  1.196083  1.159447  1.185626  1.141359  1.149670  1.149651  1.158784  1.172139  1.184297  1.170019  1.192423 
dram[3]:  1.150550  1.153060  1.156120  1.158041  1.154630  1.163558  1.163993  1.177151  1.140789  1.148396  1.161687  1.160557  1.167924  1.167257  1.179711  1.184426 
dram[4]:  1.161673  1.157934  1.157306  1.154912  1.159747  1.162823  1.176504  1.168782  1.143874  1.145113  1.190658  1.160820  1.167071  1.170219  1.183023  1.188587 
dram[5]:  1.155324  1.160018  1.157374  1.155720  1.152560  1.159596  1.162663  1.173837  1.148303  1.149236  1.154948  1.156875  1.171039  1.169087  1.172199  1.192843 
average row locality = 6337334/5445540 = 1.163766
average row locality_1 = 4704455/4122859 = 1.141066
average row locality_2 = 1632879/1322681 = 1.234522
average row locality_3 = 0/0 = -nan
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:     45140     41686     41255     40139     43804     41075     43082     41299     42526     39333     40929     40206     42705     40551     43419     41713 
dram[1]:     41570     39672     41114     39622     41149     40878     41484     41079     40613     39948     39302     38987     40568     40352     41496     41597 
dram[2]:     42084     43879     39989     42646     42167     47251     40826     44120     40237     41255     39466     41409     41949     44072     40790     44332 
dram[3]:     39556     40772     41059     40889     40615     42639     40795     42734     39250     39779     40371     39560     40587     40133     42199     42307 
dram[4]:     43279     41409     42812     40539     42866     42655     43825     41111     40822     39704     45243     40243     41712     40667     43910     43174 
dram[5]:     41098     40781     41541     40949     41162     41866     40811     41971     40638     39634     39918     38750     41382     39721     41100     43281 
total reads: 3976584
bank skew: 47251/38750 = 1.22
chip skew: 676472/649431 = 1.04
number of total write accesses:
dram[0]:     26585     23359     22383     21316     25245     22901     26262     24658     27374     24271     26253     25552     27165     24983     26502     24765 
dram[1]:     23164     21389     22242     20809     22769     22671     24719     24429     25548     24868     24638     24319     25029     24767     24686     24697 
dram[2]:     23504     25241     21246     23568     23803     28662     24219     27329     25166     26149     24820     26754     26409     28465     23960     27273 
dram[3]:     21315     22404     22249     21878     22367     24358     24065     25961     24187     24733     25686     24867     25072     24505     25284     25332 
dram[4]:     24840     22993     23726     21653     24455     24355     27018     24457     25692     24704     30568     25543     26152     25111     26875     26109 
dram[5]:     22848     22375     22662     22016     22812     23628     24093     25312     25489     24583     25243     24045     25806     24132     24120     26282 
total reads: 2360846
bank skew: 30568/20809 = 1.47
chip skew: 406568/380744 = 1.07
average mf latency per bank:
dram[0]:        979       907       952       884       846       786       769       707       715       655       765       698       844       778       949       874
dram[1]:        839       878       816       856       745       758       652       675       599       620       639       647       714       729       804       830
dram[2]:        945      1181       926      1118       830      1398       737       934       677       851       727       903       815      1029       923      1125
dram[3]:        891       865       850       851       767       779       672       671       615       618       646       656       739       741       839       843
dram[4]:       1067       965      1006       927       920       830       829       737       769       675       850       725       903       825       998       927
dram[5]:        855       883       832       858       743       784       667       698       617       647       652       673       730       756       824       854
maximum mf latency per bank:
dram[0]:       6828      7390      8333      8687      9657      7104      9111      5994      8176      7270      9704      6918      6968      9588      7463      6175
dram[1]:       8119      8128      9964      8577      6931      7684      6645      6978      7672      7854      6870      7643      9590      8143      8657      7401
dram[2]:       9026      9295      9822      8402      8259      7978     10057      7705      7023      7973      8006      8313      6147      7989      6687      6420
dram[3]:       8510      7093      9237      7380      8890      8869      6191      6832      9572      7980      7167      8139      5610      5709      6859      6797
dram[4]:       7601      6808      8275      9716      9430      5662      6504      6142      9143      7664      7111      8463      8075      7473      8658      8139
dram[5]:       7154      7930      8894     10390      9480      7413      8553      7037      7574      6787      8399      9796      8874      8582      5144      6743
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6805129 n_nop=2838945 n_act=916976 n_pre=916961 n_req=678492 n_req_1=386452 n_req_2=292040 n_req_3=0 n_rd=1337694 n_write=794553 bw_util=0.3975 bw_util_1=0.2271 bw_util_2=0.1703 bw_util_3=0 blp=10.481257 blp_1= 3.779833 blp_2= 2.877440 blp_3= -nan
 n_activity=6792829 dram_eff=0.3982 dram_eff_1=0.2276 dram_eff_2=0.1706 dram_eff_3=0
bk0: 90280a 2435008i bk1: 83372a 2700064i bk2: 82510a 2727463i bk3: 80278a 2797229i bk4: 87606a 2208244i bk5: 82148a 2459022i bk6: 86160a 2018199i bk7: 82594a 2134702i bk8: 85042a 2416535i bk9: 78666a 2678317i bk10: 81858a 2377332i bk11: 80412a 2373073i bk12: 85406a 2068678i bk13: 81102a 2274484i bk14: 86836a 1978068i bk15: 83424a 2127933i 
bw_dist = 0.227	0.170	0.000	0.601	0.002
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=14.6394
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6805129 n_nop=2975613 n_act=886905 n_pre=886894 n_req=658865 n_req_1=367625 n_req_2=291240 n_req_3=0 n_rd=1298826 n_write=756891 bw_util=0.3859 bw_util_1=0.2161 bw_util_2=0.1698 bw_util_3=0 blp=9.964239 blp_1= 3.652786 blp_2= 2.839422 blp_3= -nan
 n_activity=6761819 dram_eff=0.3884 dram_eff_1=0.2175 dram_eff_2=0.1709 dram_eff_3=0
bk0: 83140a 2898036i bk1: 79344a 3036679i bk2: 82224a 2846181i bk3: 79238a 2951896i bk4: 82294a 2649242i bk5: 81754a 2601270i bk6: 82966a 2330680i bk7: 82158a 2299410i bk8: 81226a 2715945i bk9: 79892a 2691867i bk10: 78598a 2674713i bk11: 77972a 2643453i bk12: 81136a 2437083i bk13: 80704a 2410216i bk14: 82990a 2335771i bk15: 83190a 2263274i 
bw_dist = 0.216	0.170	0.000	0.608	0.006
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=13.1811
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6805129 n_nop=2785808 n_act=928962 n_pre=928950 n_req=686131 n_req_1=393475 n_req_2=292656 n_req_3=0 n_rd=1352912 n_write=808497 bw_util=0.4019 bw_util_1=0.2313 bw_util_2=0.1707 bw_util_3=0 blp=10.694353 blp_1= 3.822020 blp_2= 2.898653 blp_3= -nan
 n_activity=6798589 dram_eff=0.4023 dram_eff_1=0.2315 dram_eff_2=0.1708 dram_eff_3=0
bk0: 84168a 2736750i bk1: 87758a 2437110i bk2: 79976a 2836628i bk3: 85292a 2469231i bk4: 84330a 2362068i bk5: 94502a 1669877i bk6: 81652a 2215114i bk7: 88238a 1746700i bk8: 80468a 2652589i bk9: 82510a 2427750i bk10: 78920a 2536762i bk11: 82814a 2198203i bk12: 83898a 2137158i bk13: 88142a 1779888i bk14: 81580a 2261692i bk15: 88664a 1749129i 
bw_dist = 0.231	0.171	0.000	0.597	0.001
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=15.267
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6805129 n_nop=2948959 n_act=892910 n_pre=892895 n_req=662690 n_req_1=371162 n_req_2=291528 n_req_3=0 n_rd=1306456 n_write=763909 bw_util=0.3882 bw_util_1=0.2182 bw_util_2=0.17 bw_util_3=0 blp=10.075665 blp_1= 3.681586 blp_2= 2.846046 blp_3= -nan
 n_activity=6768544 dram_eff=0.3903 dram_eff_1=0.2193 dram_eff_2=0.1709 dram_eff_3=0
bk0: 79110a 3124425i bk1: 81542a 2900463i bk2: 82118a 2836791i bk3: 81778a 2791363i bk4: 81222a 2671277i bk5: 85270a 2333527i bk6: 81590a 2382973i bk7: 85468a 2069946i bk8: 78500a 2849763i bk9: 79554a 2693409i bk10: 80740a 2520564i bk11: 79116a 2549034i bk12: 81172a 2417603i bk13: 80264a 2413613i bk14: 84398a 2219167i bk15: 84614a 2154794i 
bw_dist = 0.218	0.170	0.000	0.606	0.005
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=13.5072
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6805129 n_nop=2803713 n_act=924790 n_pre=924780 n_req=683621 n_req_1=391116 n_req_2=292505 n_req_3=0 n_rd=1347905 n_write=803941 bw_util=0.4005 bw_util_1=0.2299 bw_util_2=0.1706 bw_util_3=0 blp=10.625625 blp_1= 3.814241 blp_2= 2.889055 blp_3= -nan
 n_activity=6797332 dram_eff=0.4009 dram_eff_1=0.2301 dram_eff_2=0.1708 dram_eff_3=0
bk0: 86556a 2609127i bk1: 82818a 2723144i bk2: 85622a 2551361i bk3: 81076a 2727457i bk4: 85732a 2288907i bk5: 85308a 2211794i bk6: 87646a 1871451i bk7: 82214a 2137229i bk8: 81642a 2612627i bk9: 79408a 2621764i bk10: 90480a 1831113i bk11: 80486a 2343049i bk12: 83423a 2165151i bk13: 81332a 2231974i bk14: 87818a 1879217i bk15: 86344a 1910191i 
bw_dist = 0.230	0.171	0.000	0.598	0.001
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=15.0983
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6805129 n_nop=2939711 n_act=894974 n_pre=894958 n_req=664047 n_req_1=372336 n_req_2=291711 n_req_3=0 n_rd=1309186 n_write=766300 bw_util=0.389 bw_util_1=0.2189 bw_util_2=0.1701 bw_util_3=0 blp=10.105902 blp_1= 3.688875 blp_2= 2.845955 blp_3= -nan
 n_activity=6773193 dram_eff=0.3908 dram_eff_1=0.2199 dram_eff_2=0.1709 dram_eff_3=0
bk0: 82196a 2925023i bk1: 81562a 2885895i bk2: 83082a 2749415i bk3: 81888a 2747729i bk4: 82324a 2595710i bk5: 83732a 2429108i bk6: 81622a 2368843i bk7: 83940a 2149337i bk8: 81274a 2706691i bk9: 79268a 2707527i bk10: 79836a 2558073i bk11: 77498a 2641070i bk12: 82762a 2331133i bk13: 79440a 2463791i bk14: 82200a 2373547i bk15: 86562a 2029057i 
bw_dist = 0.219	0.170	0.000	0.606	0.005
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=13.5711

========= L2 cache stats =========
L2_cache_bank[0]: Access = 510553, Miss = 342872, Miss_rate = 0.672, Pending_hits = 6587, Reservation_fails = 254686
L2_cache_bank[1]: Access = 487472, Miss = 326016, Miss_rate = 0.669, Pending_hits = 5622, Reservation_fails = 172743
L2_cache_bank[2]: Access = 496090, Miss = 327316, Miss_rate = 0.660, Pending_hits = 5120, Reservation_fails = 150908
L2_cache_bank[3]: Access = 487521, Miss = 322146, Miss_rate = 0.661, Pending_hits = 4905, Reservation_fails = 148901
L2_cache_bank[4]: Access = 490323, Miss = 327526, Miss_rate = 0.668, Pending_hits = 5650, Reservation_fails = 120068
L2_cache_bank[5]: Access = 536077, Miss = 348977, Miss_rate = 0.651, Pending_hits = 7028, Reservation_fails = 296598
L2_cache_bank[6]: Access = 490374, Miss = 324445, Miss_rate = 0.662, Pending_hits = 4997, Reservation_fails = 138653
L2_cache_bank[7]: Access = 502772, Miss = 328825, Miss_rate = 0.654, Pending_hits = 5505, Reservation_fails = 167197
L2_cache_bank[8]: Access = 510793, Miss = 344486, Miss_rate = 0.674, Pending_hits = 6858, Reservation_fails = 253524
L2_cache_bank[9]: Access = 498562, Miss = 329518, Miss_rate = 0.661, Pending_hits = 5968, Reservation_fails = 175024
L2_cache_bank[10]: Access = 493910, Miss = 327664, Miss_rate = 0.663, Pending_hits = 5357, Reservation_fails = 139684
L2_cache_bank[11]: Access = 501185, Miss = 326965, Miss_rate = 0.652, Pending_hits = 5685, Reservation_fails = 164984
Cache L2_bank_000:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 510553, Miss = 342872 (0.672), PendingHit = 6587 (0.0129)
Cache L2_bank_001:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 487472, Miss = 326016 (0.669), PendingHit = 5622 (0.0115)
Cache L2_bank_002:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 496090, Miss = 327316 (0.66), PendingHit = 5120 (0.0103)
Cache L2_bank_003:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 487521, Miss = 322146 (0.661), PendingHit = 4905 (0.0101)
Cache L2_bank_004:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 490323, Miss = 327526 (0.668), PendingHit = 5650 (0.0115)
Cache L2_bank_005:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 536077, Miss = 348977 (0.651), PendingHit = 7028 (0.0131)
Cache L2_bank_006:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 490374, Miss = 324445 (0.662), PendingHit = 4997 (0.0102)
Cache L2_bank_007:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 502772, Miss = 328825 (0.654), PendingHit = 5505 (0.0109)
Cache L2_bank_008:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 510793, Miss = 344486 (0.674), PendingHit = 6858 (0.0134)
Cache L2_bank_009:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 498562, Miss = 329518 (0.661), PendingHit = 5968 (0.012)
Cache L2_bank_010:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 493910, Miss = 327664 (0.663), PendingHit = 5357 (0.0108)
Cache L2_bank_011:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 501185, Miss = 326965 (0.652), PendingHit = 5685 (0.0113)
L2 Cache Total Miss Rate = 0.662
Stream 1: L2 Cache Miss Rate = 0.757
Stream 2: L2 Cache Miss Rate = 0.557
Stream 1: Accesses  = 3158991
Stream 1: Misses  = 2389798
Stream 2: Accesses  = 2846641
Stream 2: Misses  = 1586958
Stream 1+2: Accesses  = 6005632
Stream 1+2: Misses  = 3976756
Total Accesses  = 6005632
MPKI-CORES
CORE_L2MPKI_0	75.821
CORE_L2MPKI_1	78.094
CORE_L2MPKI_2	75.571
CORE_L2MPKI_3	77.127
CORE_L2MPKI_4	76.814
CORE_L2MPKI_5	78.422
CORE_L2MPKI_6	77.747
CORE_L2MPKI_7	78.222
CORE_L2MPKI_8	76.888
CORE_L2MPKI_9	78.637
CORE_L2MPKI_10	76.991
CORE_L2MPKI_11	78.877
CORE_L2MPKI_12	78.896
CORE_L2MPKI_13	79.555
CORE_L2MPKI_14	78.369
CORE_L2MPKI_15	79.824
CORE_L2MPKI_16	76.865
CORE_L2MPKI_17	78.190
CORE_L2MPKI_18	75.748
CORE_L2MPKI_19	79.104
CORE_L2MPKI_20	42.196
CORE_L2MPKI_21	38.586
CORE_L2MPKI_22	41.584
CORE_L2MPKI_23	41.373
CORE_L2MPKI_24	42.018
CORE_L2MPKI_25	10.122
CORE_L2MPKI_26	8.765
CORE_L2MPKI_27	9.373
CORE_L2MPKI_28	8.866
CORE_L2MPKI_29	9.595
CORE_L2MPKI_30	2.811
CORE_L2MPKI_31	2.785
CORE_L2MPKI_32	2.730
CORE_L2MPKI_33	2.779
CORE_L2MPKI_34	2.785
CORE_L2MPKI_35	2.775
CORE_L2MPKI_36	2.926
CORE_L2MPKI_37	2.790
CORE_L2MPKI_38	2.849
CORE_L2MPKI_39	2.727
CORE_L2MPKI_40	2.880
CORE_L2MPKI_41	2.763
CORE_L2MPKI_42	2.770
CORE_L2MPKI_43	2.934
CORE_L2MPKI_44	2.883
CORE_L2MPKI_45	2.734
CORE_L2MPKI_46	2.867
CORE_L2MPKI_47	2.735
CORE_L2MPKI_48	2.900
CORE_L2MPKI_49	2.728
CORE_L2MPKI_50	2.836
CORE_L2MPKI_51	2.801
CORE_L2MPKI_52	2.867
CORE_L2MPKI_53	2.797
CORE_L2MPKI_54	2.865
CORE_L2MPKI_55	2.738
CORE_L2MPKI_56	2.763
CORE_L2MPKI_57	2.752
CORE_L2MPKI_58	2.840
CORE_L2MPKI_59	2.922
Avg_MPKI_Stream1= 60.275
Avg_MPKI_Stream2= 2.811
MISSES-CORES
CORE_MISSES_0	77063
CORE_MISSES_1	79896
CORE_MISSES_2	75259
CORE_MISSES_3	83929
CORE_MISSES_4	73673
CORE_MISSES_5	84412
CORE_MISSES_6	80009
CORE_MISSES_7	84460
CORE_MISSES_8	79029
CORE_MISSES_9	87158
CORE_MISSES_10	81675
CORE_MISSES_11	84647
CORE_MISSES_12	80618
CORE_MISSES_13	88213
CORE_MISSES_14	87257
CORE_MISSES_15	89901
CORE_MISSES_16	80837
CORE_MISSES_17	83107
CORE_MISSES_18	81810
CORE_MISSES_19	86966
CORE_MISSES_20	77456
CORE_MISSES_21	79396
CORE_MISSES_22	75434
CORE_MISSES_23	85805
CORE_MISSES_24	77020
CORE_MISSES_25	69605
CORE_MISSES_26	70715
CORE_MISSES_27	68673
CORE_MISSES_28	68201
CORE_MISSES_29	67574
CORE_MISSES_30	53323
CORE_MISSES_31	52338
CORE_MISSES_32	52655
CORE_MISSES_33	51793
CORE_MISSES_34	52873
CORE_MISSES_35	53770
CORE_MISSES_36	51963
CORE_MISSES_37	52833
CORE_MISSES_38	53163
CORE_MISSES_39	53935
CORE_MISSES_40	52761
CORE_MISSES_41	54039
CORE_MISSES_42	53775
CORE_MISSES_43	52914
CORE_MISSES_44	52233
CORE_MISSES_45	52032
CORE_MISSES_46	52895
CORE_MISSES_47	55366
CORE_MISSES_48	52031
CORE_MISSES_49	52052
CORE_MISSES_50	53451
CORE_MISSES_51	52872
CORE_MISSES_52	51294
CORE_MISSES_53	51540
CORE_MISSES_54	52898
CORE_MISSES_55	55352
CORE_MISSES_56	53426
CORE_MISSES_57	52584
CORE_MISSES_58	51998
CORE_MISSES_59	52799
L2_MISSES = 3976756
L2_total_cache_accesses = 6005632
L2_total_cache_misses = 3976756
L2_total_cache_miss_rate = 0.6622
L2_total_cache_pending_hits = 69282
L2_total_cache_reservation_fails = 2182970
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 658876
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 22746
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 3611353
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 1946938
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 4089
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 494
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 956
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 7824
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 1260259
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 40759
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 311730
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 179426
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 31498
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 4889
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 52373
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 27126
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 4872
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 394
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 344
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 21656
L2_cache_data_port_util = 0.241
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=20798911
icnt_total_pkts_simt_to_mem=9222785
statistics from finished app 2
-------------------------------------------------
gpu_ipc_1 =       4.7976
gpu_ipc_2 =     117.9711
gpu_tot_sim_cycle_stream_1 = 5155400
gpu_tot_sim_cycle_stream_2 = 5153909
gpu_sim_insn_1 = 24733600
gpu_sim_insn_2 = 608012256
gpu_sim_cycle = 5155401
gpu_sim_insn = 632745856
gpu_ipc =     122.7346
gpu_tot_sim_cycle = 5155401
gpu_tot_sim_insn = 632745856
gpu_tot_ipc =     122.7346
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 19803821
gpu_stall_icnt2sh    = 6020653
gpu_total_sim_rate=109642

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 10431548
	L1I_total_cache_misses = 35781
	L1I_total_cache_miss_rate = 0.0034
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 108, Miss = 108, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 549
	L1D_cache_core[1]: Access = 114, Miss = 114, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 747
	L1D_cache_core[2]: Access = 108, Miss = 108, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 687
	L1D_cache_core[3]: Access = 116, Miss = 116, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 394
	L1D_cache_core[4]: Access = 104, Miss = 104, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 638
	L1D_cache_core[5]: Access = 118, Miss = 118, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 678
	L1D_cache_core[6]: Access = 108, Miss = 108, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 719
	L1D_cache_core[7]: Access = 118, Miss = 118, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 787
	L1D_cache_core[8]: Access = 112, Miss = 112, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 730
	L1D_cache_core[9]: Access = 118, Miss = 118, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 799
	L1D_cache_core[10]: Access = 116, Miss = 116, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 887
	L1D_cache_core[11]: Access = 114, Miss = 114, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 732
	L1D_cache_core[12]: Access = 110, Miss = 110, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 762
	L1D_cache_core[13]: Access = 120, Miss = 120, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 855
	L1D_cache_core[14]: Access = 120, Miss = 120, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 882
	L1D_cache_core[15]: Access = 122, Miss = 122, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 711
	L1D_cache_core[16]: Access = 112, Miss = 112, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 912
	L1D_cache_core[17]: Access = 114, Miss = 114, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 798
	L1D_cache_core[18]: Access = 120, Miss = 120, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 818
	L1D_cache_core[19]: Access = 116, Miss = 116, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1000
	L1D_cache_core[20]: Access = 2136, Miss = 2136, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 4483
	L1D_cache_core[21]: Access = 2652, Miss = 2652, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2537
	L1D_cache_core[22]: Access = 2075, Miss = 2075, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 4156
	L1D_cache_core[23]: Access = 2515, Miss = 2515, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 4270
	L1D_cache_core[24]: Access = 2141, Miss = 2141, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5920
	L1D_cache_core[25]: Access = 14684, Miss = 14684, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 43354
	L1D_cache_core[26]: Access = 17511, Miss = 17511, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 19590
	L1D_cache_core[27]: Access = 15749, Miss = 15749, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 34177
	L1D_cache_core[28]: Access = 16583, Miss = 16583, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 35976
	L1D_cache_core[29]: Access = 15046, Miss = 15046, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 39019
	L1D_cache_core[30]: Access = 44640, Miss = 44640, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 86975
	L1D_cache_core[31]: Access = 44106, Miss = 44106, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 97924
	L1D_cache_core[32]: Access = 45214, Miss = 45214, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 82757
	L1D_cache_core[33]: Access = 43718, Miss = 43718, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 89489
	L1D_cache_core[34]: Access = 44562, Miss = 44562, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 81959
	L1D_cache_core[35]: Access = 45458, Miss = 45458, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 72607
	L1D_cache_core[36]: Access = 41850, Miss = 41850, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 121890
	L1D_cache_core[37]: Access = 44474, Miss = 44474, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 86228
	L1D_cache_core[38]: Access = 43811, Miss = 43811, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 79320
	L1D_cache_core[39]: Access = 46467, Miss = 46467, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 72721
	L1D_cache_core[40]: Access = 43080, Miss = 43080, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 97180
	L1D_cache_core[41]: Access = 45952, Miss = 45952, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 86089
	L1D_cache_core[42]: Access = 45564, Miss = 45564, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 64965
	L1D_cache_core[43]: Access = 42494, Miss = 42494, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 125880
	L1D_cache_core[44]: Access = 42514, Miss = 42514, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 79555
	L1D_cache_core[45]: Access = 44736, Miss = 44736, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 80378
	L1D_cache_core[46]: Access = 43411, Miss = 43411, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 85160
	L1D_cache_core[47]: Access = 47592, Miss = 47592, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 54593
	L1D_cache_core[48]: Access = 42290, Miss = 42290, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 100959
	L1D_cache_core[49]: Access = 44752, Miss = 44752, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 77657
	L1D_cache_core[50]: Access = 44273, Miss = 44273, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 99000
	L1D_cache_core[51]: Access = 44338, Miss = 44338, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 80063
	L1D_cache_core[52]: Access = 42070, Miss = 42070, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 104515
	L1D_cache_core[53]: Access = 43436, Miss = 43436, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 96468
	L1D_cache_core[54]: Access = 43323, Miss = 43323, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 87003
	L1D_cache_core[55]: Access = 47457, Miss = 47457, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 54445
	L1D_cache_core[56]: Access = 45449, Miss = 45449, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 75519
	L1D_cache_core[57]: Access = 44896, Miss = 44896, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 91455
	L1D_cache_core[58]: Access = 43010, Miss = 43010, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 91205
	L1D_cache_core[59]: Access = 42559, Miss = 42559, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 91274
	L1D_total_cache_accesses = 1420876
	L1D_total_cache_misses = 1420876
	L1D_total_cache_miss_rate = 1.0000
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 2803800
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.004
L1C_cache:
	L1C_total_cache_accesses = 892778
	L1C_total_cache_misses = 8398
	L1C_total_cache_miss_rate = 0.0094
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 88929
L1T_cache:
	L1T_total_cache_accesses = 4318200
	L1T_total_cache_misses = 1612748
	L1T_total_cache_miss_rate = 0.3735
	L1T_total_cache_pending_hits = 2705452
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1332116
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 2639314
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 884380
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 8398
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 88929
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 2705452
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 1612748
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 88760
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 164486
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 10395767
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 35781
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
1262, 1262, 1262, 1258, 1262, 1120, 1262, 916, 1262, 707, 1262, 650, 1262, 641, 1262, 640, 1262, 631, 1262, 631, 1262, 631, 1262, 631, 1262, 631, 1262, 631, 987, 631, 973, 631, 
shader 0 total_cycles, active_cycles, idle cycles = 5155401, 15935, 5139466 
shader 1 total_cycles, active_cycles, idle cycles = 5155401, 16041, 5139359 
shader 2 total_cycles, active_cycles, idle cycles = 5155401, 15614, 5139787 
shader 3 total_cycles, active_cycles, idle cycles = 5155401, 17061, 5138340 
shader 4 total_cycles, active_cycles, idle cycles = 5155401, 15037, 5140363 
shader 5 total_cycles, active_cycles, idle cycles = 5155401, 16876, 5138525 
shader 6 total_cycles, active_cycles, idle cycles = 5155401, 16133, 5139267 
shader 7 total_cycles, active_cycles, idle cycles = 5155401, 16930, 5138471 
shader 8 total_cycles, active_cycles, idle cycles = 5155401, 16115, 5139286 
shader 9 total_cycles, active_cycles, idle cycles = 5155401, 17376, 5138025 
shader 10 total_cycles, active_cycles, idle cycles = 5155401, 16632, 5138768 
shader 11 total_cycles, active_cycles, idle cycles = 5155401, 16824, 5138576 
shader 12 total_cycles, active_cycles, idle cycles = 5155401, 16020, 5139381 
shader 13 total_cycles, active_cycles, idle cycles = 5155401, 17385, 5138015 
shader 14 total_cycles, active_cycles, idle cycles = 5155401, 17457, 5137944 
shader 15 total_cycles, active_cycles, idle cycles = 5155401, 17657, 5137744 
shader 16 total_cycles, active_cycles, idle cycles = 5155401, 16488, 5138913 
shader 17 total_cycles, active_cycles, idle cycles = 5155401, 16663, 5138737 
shader 18 total_cycles, active_cycles, idle cycles = 5155401, 16934, 5138466 
shader 19 total_cycles, active_cycles, idle cycles = 5155401, 17236, 5138165 
shader 20 total_cycles, active_cycles, idle cycles = 5155401, 28897, 5126504 
shader 21 total_cycles, active_cycles, idle cycles = 5155401, 32396, 5123004 
shader 22 total_cycles, active_cycles, idle cycles = 5155401, 28552, 5126849 
shader 23 total_cycles, active_cycles, idle cycles = 5155401, 32637, 5122763 
shader 24 total_cycles, active_cycles, idle cycles = 5155401, 28856, 5126544 
shader 25 total_cycles, active_cycles, idle cycles = 5155401, 108558, 5046842 
shader 26 total_cycles, active_cycles, idle cycles = 5155401, 127332, 5028069 
shader 27 total_cycles, active_cycles, idle cycles = 5155401, 115667, 5039734 
shader 28 total_cycles, active_cycles, idle cycles = 5155401, 121407, 5033994 
shader 29 total_cycles, active_cycles, idle cycles = 5155401, 111188, 5044213 
shader 30 total_cycles, active_cycles, idle cycles = 5155401, 299573, 4855828 
shader 31 total_cycles, active_cycles, idle cycles = 5155401, 296860, 4858541 
shader 32 total_cycles, active_cycles, idle cycles = 5155401, 304552, 4850849 
shader 33 total_cycles, active_cycles, idle cycles = 5155401, 294422, 4860979 
shader 34 total_cycles, active_cycles, idle cycles = 5155401, 299880, 4855520 
shader 35 total_cycles, active_cycles, idle cycles = 5155401, 306007, 4849394 
shader 36 total_cycles, active_cycles, idle cycles = 5155401, 280503, 4874898 
shader 37 total_cycles, active_cycles, idle cycles = 5155401, 299132, 4856268 
shader 38 total_cycles, active_cycles, idle cycles = 5155401, 294752, 4860648 
shader 39 total_cycles, active_cycles, idle cycles = 5155401, 312397, 4843004 
shader 40 total_cycles, active_cycles, idle cycles = 5155401, 289363, 4866037 
shader 41 total_cycles, active_cycles, idle cycles = 5155401, 308851, 4846549 
shader 42 total_cycles, active_cycles, idle cycles = 5155401, 306626, 4848775 
shader 43 total_cycles, active_cycles, idle cycles = 5155401, 284802, 4870598 
shader 44 total_cycles, active_cycles, idle cycles = 5155401, 286153, 4869247 
shader 45 total_cycles, active_cycles, idle cycles = 5155401, 300574, 4854827 
shader 46 total_cycles, active_cycles, idle cycles = 5155401, 291412, 4863989 
shader 47 total_cycles, active_cycles, idle cycles = 5155401, 319690, 4835710 
shader 48 total_cycles, active_cycles, idle cycles = 5155401, 283352, 4872049 
shader 49 total_cycles, active_cycles, idle cycles = 5155401, 301346, 4854054 
shader 50 total_cycles, active_cycles, idle cycles = 5155401, 297635, 4857765 
shader 51 total_cycles, active_cycles, idle cycles = 5155401, 298095, 4857305 
shader 52 total_cycles, active_cycles, idle cycles = 5155401, 282561, 4872839 
shader 53 total_cycles, active_cycles, idle cycles = 5155401, 291025, 4864375 
shader 54 total_cycles, active_cycles, idle cycles = 5155401, 291641, 4863759 
shader 55 total_cycles, active_cycles, idle cycles = 5155401, 319183, 4836218 
shader 56 total_cycles, active_cycles, idle cycles = 5155401, 305361, 4850039 
shader 57 total_cycles, active_cycles, idle cycles = 5155401, 301691, 4853709 
shader 58 total_cycles, active_cycles, idle cycles = 5155401, 289157, 4866243 
shader 59 total_cycles, active_cycles, idle cycles = 5155401, 285325, 4870075 
warps_exctd_sm 0 = 1504 
warps_exctd_sm 1 = 1536 
warps_exctd_sm 2 = 1472 
warps_exctd_sm 3 = 1632 
warps_exctd_sm 4 = 1408 
warps_exctd_sm 5 = 1600 
warps_exctd_sm 6 = 1504 
warps_exctd_sm 7 = 1600 
warps_exctd_sm 8 = 1504 
warps_exctd_sm 9 = 1632 
warps_exctd_sm 10 = 1536 
warps_exctd_sm 11 = 1536 
warps_exctd_sm 12 = 1504 
warps_exctd_sm 13 = 1696 
warps_exctd_sm 14 = 1664 
warps_exctd_sm 15 = 1664 
warps_exctd_sm 16 = 1536 
warps_exctd_sm 17 = 1536 
warps_exctd_sm 18 = 1632 
warps_exctd_sm 19 = 1632 
warps_exctd_sm 20 = 3680 
warps_exctd_sm 21 = 4064 
warps_exctd_sm 22 = 3584 
warps_exctd_sm 23 = 3968 
warps_exctd_sm 24 = 3680 
warps_exctd_sm 25 = 14880 
warps_exctd_sm 26 = 16832 
warps_exctd_sm 27 = 15840 
warps_exctd_sm 28 = 16160 
warps_exctd_sm 29 = 15360 
warps_exctd_sm 30 = 40768 
warps_exctd_sm 31 = 40832 
warps_exctd_sm 32 = 41312 
warps_exctd_sm 33 = 40672 
warps_exctd_sm 34 = 41248 
warps_exctd_sm 35 = 41792 
warps_exctd_sm 36 = 38880 
warps_exctd_sm 37 = 41408 
warps_exctd_sm 38 = 40640 
warps_exctd_sm 39 = 42368 
warps_exctd_sm 40 = 39456 
warps_exctd_sm 41 = 42144 
warps_exctd_sm 42 = 41536 
warps_exctd_sm 43 = 38848 
warps_exctd_sm 44 = 38976 
warps_exctd_sm 45 = 41024 
warps_exctd_sm 46 = 39872 
warps_exctd_sm 47 = 42816 
warps_exctd_sm 48 = 38944 
warps_exctd_sm 49 = 41408 
warps_exctd_sm 50 = 40736 
warps_exctd_sm 51 = 40000 
warps_exctd_sm 52 = 38848 
warps_exctd_sm 53 = 39648 
warps_exctd_sm 54 = 39872 
warps_exctd_sm 55 = 42656 
warps_exctd_sm 56 = 41248 
warps_exctd_sm 57 = 40640 
warps_exctd_sm 58 = 39008 
warps_exctd_sm 59 = 38400 
gpgpu_n_tot_thrd_icount = 639345056
gpgpu_n_tot_w_icount = 19979533
gpgpu_n_stall_shd_mem = 174411511
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 4293461
gpgpu_n_mem_write_global = 88760
gpgpu_n_mem_texture = 1612748
gpgpu_n_mem_const = 5539
gpgpu_n_load_insn  = 45554080
gpgpu_n_store_insn = 1301120
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 20613760
gpgpu_n_const_mem_insn = 21914880
gpgpu_n_param_mem_insn = 6654016
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 88929
gpgpu_stall_shd_mem[c_mem][bk_conf] = 88929
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 145283391
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:240517973	W0_Idle:80703838	W0_Scoreboard:277446629	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:19979680
Warp Occupancy Distribution:
Stall:215156143	W0_Idle:71623106	W0_Scoreboard:20408991	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:2135820
Warp Occupancy Distribution:
Stall:25361830	W0_Idle:9080732	W0_Scoreboard:257037638	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:17843860
warp_utilization0: 0.032296
warp_utilization1: 0.006905
warp_utilization2: 0.057687
traffic_breakdown_coretomem[CONST_ACC_R] = 44312 {8:5539,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 10656928 {8:1332116,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 8238400 {40:31340,72:12880,136:44540,}
traffic_breakdown_coretomem[GLOBAL_ATOMIC] = 119095784 {40:2951831,72:4240,136:5274,}
traffic_breakdown_coretomem[INST_ACC_R] = 44880 {8:5610,}
traffic_breakdown_coretomem[TEXTURE_ACC_R] = 12901984 {8:1612748,}
traffic_breakdown_memtocore[CONST_ACC_R] = 398808 {72:5539,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 181166960 {136:1332110,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 710080 {8:88760,}
traffic_breakdown_memtocore[GLOBAL_ATOMIC] = 119064624 {40:2951052,72:4240,136:5274,}
traffic_breakdown_memtocore[INST_ACC_R] = 762960 {136:5610,}
traffic_breakdown_memtocore[TEXTURE_ACC_R] = 219333728 {136:1612748,}
maxmrqlatency = 1020 
maxdqlatency = 0 
maxmflatency = 10390 
averagemflatency = 862 
averagemflatency_1 = 882 
averagemflatency_2= 840 
averagemrqlatency_1 = 66 
averagemrqlatency_2 = 72 
max_icnt2mem_latency = 9574 
max_icnt2sh_latency = 5155400 
mrq_lat_table:1897303 	68139 	123422 	234273 	554072 	946931 	1248227 	988133 	268485 	8349 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	47134 	52691 	68118 	308578 	1054887 	2579770 	1734252 	151087 	3157 	45 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	458541 	278063 	603489 	449764 	650177 	1272507 	1565006 	675465 	51279 	1617 	25 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	3492051 	2139882 	266760 	12116 	150 	0 	0 	0 	0 	0 	0 	0 	180 	768 	3490 	4438 	8876 	15490 	35171 	20347 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1 	35 	10022 	251 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        32        32        32        32        32        32        32        32        32        32        10        13        16        17        12        14 
dram[1]:        24        32        32        32        32        32        32        30        32        24        10        11        15        18        11        14 
dram[2]:        32        24        32        32        32        32        32        30        32        19        12        10        12        11        15        18 
dram[3]:        32        20        28        30        32        30        32        28        30        22        11        12        14        12        13        11 
dram[4]:        32        32        32        32        32        32        32        28        28        28        17        11        11        15        12        12 
dram[5]:        32        24        32        32        32        32        32        26        28        22        15        14        11        14        21        14 
maximum service time to same row:
dram[0]:      1247      1423      1295      1326      1601      1581      1270      1489      1602      1458      2180      2291      2175      2301      2487      2177 
dram[1]:      1071      1363      1481      1400      1448      1292      1409      1229      1341      1457      2449      2343      2589      2115      2439      2044 
dram[2]:      1409      1004      1281      1694      1156      1503      1330      1414      1651      1457      2269      2594      2391      2454      2235      2451 
dram[3]:      1576      1457      1232      1251      1381      1192      1369      1237      1374      1280      2372      2604      2338      2306      2371      2412 
dram[4]:      1327      1419      1477      1294      1349      1163      1303      1303      1156      1505      2269      2122      2269      2216      2276      2213 
dram[5]:      1348      1450      1194      1334      1118      1314      1431      1265      1353      1310      2029      2287      2082      2281      2285      2282 
average row accesses per activate:
dram[0]:  1.174183  1.157364  1.154075  1.157040  1.165780  1.156660  1.174970  1.169646  1.156783  1.146638  1.158950  1.164353  1.176744  1.168706  1.181663  1.175769 
dram[1]:  1.152815  1.153444  1.156960  1.153162  1.158001  1.158478  1.166614  1.170228  1.149786  1.151530  1.158465  1.160665  1.167767  1.170531  1.173651  1.181104 
dram[2]:  1.151778  1.164519  1.149136  1.163425  1.157026  1.196083  1.159447  1.185626  1.141359  1.149670  1.149651  1.158784  1.172139  1.184297  1.170019  1.192423 
dram[3]:  1.150550  1.153060  1.156120  1.158041  1.154630  1.163558  1.163993  1.177151  1.140789  1.148396  1.161687  1.160557  1.167924  1.167257  1.179711  1.184426 
dram[4]:  1.161673  1.157934  1.157306  1.154912  1.159747  1.162823  1.176504  1.168782  1.143874  1.145113  1.190658  1.160820  1.167071  1.170219  1.183023  1.188587 
dram[5]:  1.155324  1.160018  1.157374  1.155720  1.152560  1.159596  1.162663  1.173837  1.148303  1.149236  1.154948  1.156875  1.171039  1.169087  1.172199  1.192843 
average row locality = 6337334/5445540 = 1.163766
average row locality_1 = 4704455/4122859 = 1.141066
average row locality_2 = 1632879/1322681 = 1.234522
average row locality_3 = 0/0 = -nan
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:     45140     41686     41255     40139     43804     41075     43082     41299     42526     39333     40929     40206     42705     40551     43419     41713 
dram[1]:     41570     39672     41114     39622     41149     40878     41484     41079     40613     39948     39302     38987     40568     40352     41496     41597 
dram[2]:     42084     43879     39989     42646     42167     47251     40826     44120     40237     41255     39466     41409     41949     44072     40790     44332 
dram[3]:     39556     40772     41059     40889     40615     42639     40795     42734     39250     39779     40371     39560     40587     40133     42199     42307 
dram[4]:     43279     41409     42812     40539     42866     42655     43825     41111     40822     39704     45243     40243     41712     40667     43910     43174 
dram[5]:     41098     40781     41541     40949     41162     41866     40811     41971     40638     39634     39918     38750     41382     39721     41100     43281 
total reads: 3976584
bank skew: 47251/38750 = 1.22
chip skew: 676472/649431 = 1.04
number of total write accesses:
dram[0]:     26585     23359     22383     21316     25245     22901     26262     24658     27374     24271     26253     25552     27165     24983     26502     24765 
dram[1]:     23164     21389     22242     20809     22769     22671     24719     24429     25548     24868     24638     24319     25029     24767     24686     24697 
dram[2]:     23504     25241     21246     23568     23803     28662     24219     27329     25166     26149     24820     26754     26409     28465     23960     27273 
dram[3]:     21315     22404     22249     21878     22367     24358     24065     25961     24187     24733     25686     24867     25072     24505     25284     25332 
dram[4]:     24840     22993     23726     21653     24455     24355     27018     24457     25692     24704     30568     25543     26152     25111     26875     26109 
dram[5]:     22848     22375     22662     22016     22812     23628     24093     25312     25489     24583     25243     24045     25806     24132     24120     26282 
total reads: 2360846
bank skew: 30568/20809 = 1.47
chip skew: 406568/380744 = 1.07
average mf latency per bank:
dram[0]:        979       907       952       884       846       786       769       707       715       655       765       698       844       778       949       874
dram[1]:        839       878       816       856       745       758       652       675       599       620       639       647       714       729       804       830
dram[2]:        945      1181       926      1118       830      1398       737       934       677       851       727       903       815      1029       923      1125
dram[3]:        891       865       850       851       767       779       672       671       615       618       646       656       739       741       839       843
dram[4]:       1067       965      1006       927       920       830       829       737       769       675       850       725       903       825       998       927
dram[5]:        855       883       832       858       743       784       667       698       617       647       652       673       730       756       824       854
maximum mf latency per bank:
dram[0]:       6828      7390      8333      8687      9657      7104      9111      5994      8176      7270      9704      6918      6968      9588      7463      6175
dram[1]:       8119      8128      9964      8577      6931      7684      6645      6978      7672      7854      6870      7643      9590      8143      8657      7401
dram[2]:       9026      9295      9822      8402      8259      7978     10057      7705      7023      7973      8006      8313      6147      7989      6687      6420
dram[3]:       8510      7093      9237      7380      8890      8869      6191      6832      9572      7980      7167      8139      5610      5709      6859      6797
dram[4]:       7601      6808      8275      9716      9430      5662      6504      6142      9143      7664      7111      8463      8075      7473      8658      8139
dram[5]:       7154      7930      8894     10390      9480      7413      8553      7037      7574      6787      8399      9796      8874      8582      5144      6743
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6805129 n_nop=2838945 n_act=916976 n_pre=916961 n_req=678492 n_req_1=386452 n_req_2=292040 n_req_3=0 n_rd=1337694 n_write=794553 bw_util=0.3975 bw_util_1=0.2271 bw_util_2=0.1703 bw_util_3=0 blp=10.481257 blp_1= 3.779833 blp_2= 2.877440 blp_3= -nan
 n_activity=6792829 dram_eff=0.3982 dram_eff_1=0.2276 dram_eff_2=0.1706 dram_eff_3=0
bk0: 90280a 2435008i bk1: 83372a 2700064i bk2: 82510a 2727463i bk3: 80278a 2797229i bk4: 87606a 2208244i bk5: 82148a 2459022i bk6: 86160a 2018199i bk7: 82594a 2134702i bk8: 85042a 2416535i bk9: 78666a 2678317i bk10: 81858a 2377332i bk11: 80412a 2373073i bk12: 85406a 2068678i bk13: 81102a 2274484i bk14: 86836a 1978068i bk15: 83424a 2127933i 
bw_dist = 0.227	0.170	0.000	0.601	0.002
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=14.6394
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6805129 n_nop=2975613 n_act=886905 n_pre=886894 n_req=658865 n_req_1=367625 n_req_2=291240 n_req_3=0 n_rd=1298826 n_write=756891 bw_util=0.3859 bw_util_1=0.2161 bw_util_2=0.1698 bw_util_3=0 blp=9.964239 blp_1= 3.652786 blp_2= 2.839422 blp_3= -nan
 n_activity=6761819 dram_eff=0.3884 dram_eff_1=0.2175 dram_eff_2=0.1709 dram_eff_3=0
bk0: 83140a 2898036i bk1: 79344a 3036679i bk2: 82224a 2846181i bk3: 79238a 2951896i bk4: 82294a 2649242i bk5: 81754a 2601270i bk6: 82966a 2330680i bk7: 82158a 2299410i bk8: 81226a 2715945i bk9: 79892a 2691867i bk10: 78598a 2674713i bk11: 77972a 2643453i bk12: 81136a 2437083i bk13: 80704a 2410216i bk14: 82990a 2335771i bk15: 83190a 2263274i 
bw_dist = 0.216	0.170	0.000	0.608	0.006
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=13.1811
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6805129 n_nop=2785808 n_act=928962 n_pre=928950 n_req=686131 n_req_1=393475 n_req_2=292656 n_req_3=0 n_rd=1352912 n_write=808497 bw_util=0.4019 bw_util_1=0.2313 bw_util_2=0.1707 bw_util_3=0 blp=10.694353 blp_1= 3.822020 blp_2= 2.898653 blp_3= -nan
 n_activity=6798589 dram_eff=0.4023 dram_eff_1=0.2315 dram_eff_2=0.1708 dram_eff_3=0
bk0: 84168a 2736750i bk1: 87758a 2437110i bk2: 79976a 2836628i bk3: 85292a 2469231i bk4: 84330a 2362068i bk5: 94502a 1669877i bk6: 81652a 2215114i bk7: 88238a 1746700i bk8: 80468a 2652589i bk9: 82510a 2427750i bk10: 78920a 2536762i bk11: 82814a 2198203i bk12: 83898a 2137158i bk13: 88142a 1779888i bk14: 81580a 2261692i bk15: 88664a 1749129i 
bw_dist = 0.231	0.171	0.000	0.597	0.001
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=15.267
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6805129 n_nop=2948959 n_act=892910 n_pre=892895 n_req=662690 n_req_1=371162 n_req_2=291528 n_req_3=0 n_rd=1306456 n_write=763909 bw_util=0.3882 bw_util_1=0.2182 bw_util_2=0.17 bw_util_3=0 blp=10.075665 blp_1= 3.681586 blp_2= 2.846046 blp_3= -nan
 n_activity=6768544 dram_eff=0.3903 dram_eff_1=0.2193 dram_eff_2=0.1709 dram_eff_3=0
bk0: 79110a 3124425i bk1: 81542a 2900463i bk2: 82118a 2836791i bk3: 81778a 2791363i bk4: 81222a 2671277i bk5: 85270a 2333527i bk6: 81590a 2382973i bk7: 85468a 2069946i bk8: 78500a 2849763i bk9: 79554a 2693409i bk10: 80740a 2520564i bk11: 79116a 2549034i bk12: 81172a 2417603i bk13: 80264a 2413613i bk14: 84398a 2219167i bk15: 84614a 2154794i 
bw_dist = 0.218	0.170	0.000	0.606	0.005
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=13.5072
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6805129 n_nop=2803713 n_act=924790 n_pre=924780 n_req=683621 n_req_1=391116 n_req_2=292505 n_req_3=0 n_rd=1347905 n_write=803941 bw_util=0.4005 bw_util_1=0.2299 bw_util_2=0.1706 bw_util_3=0 blp=10.625625 blp_1= 3.814241 blp_2= 2.889055 blp_3= -nan
 n_activity=6797332 dram_eff=0.4009 dram_eff_1=0.2301 dram_eff_2=0.1708 dram_eff_3=0
bk0: 86556a 2609127i bk1: 82818a 2723144i bk2: 85622a 2551361i bk3: 81076a 2727457i bk4: 85732a 2288907i bk5: 85308a 2211794i bk6: 87646a 1871451i bk7: 82214a 2137229i bk8: 81642a 2612627i bk9: 79408a 2621764i bk10: 90480a 1831113i bk11: 80486a 2343049i bk12: 83423a 2165151i bk13: 81332a 2231974i bk14: 87818a 1879217i bk15: 86344a 1910191i 
bw_dist = 0.230	0.171	0.000	0.598	0.001
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=15.0983
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6805129 n_nop=2939711 n_act=894974 n_pre=894958 n_req=664047 n_req_1=372336 n_req_2=291711 n_req_3=0 n_rd=1309186 n_write=766300 bw_util=0.389 bw_util_1=0.2189 bw_util_2=0.1701 bw_util_3=0 blp=10.105902 blp_1= 3.688875 blp_2= 2.845955 blp_3= -nan
 n_activity=6773193 dram_eff=0.3908 dram_eff_1=0.2199 dram_eff_2=0.1709 dram_eff_3=0
bk0: 82196a 2925023i bk1: 81562a 2885895i bk2: 83082a 2749415i bk3: 81888a 2747729i bk4: 82324a 2595710i bk5: 83732a 2429108i bk6: 81622a 2368843i bk7: 83940a 2149337i bk8: 81274a 2706691i bk9: 79268a 2707527i bk10: 79836a 2558073i bk11: 77498a 2641070i bk12: 82762a 2331133i bk13: 79440a 2463791i bk14: 82200a 2373547i bk15: 86562a 2029057i 
bw_dist = 0.219	0.170	0.000	0.606	0.005
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=13.5711

========= L2 cache stats =========
L2_cache_bank[0]: Access = 510553, Miss = 342872, Miss_rate = 0.672, Pending_hits = 6587, Reservation_fails = 254686
L2_cache_bank[1]: Access = 487472, Miss = 326016, Miss_rate = 0.669, Pending_hits = 5622, Reservation_fails = 172743
L2_cache_bank[2]: Access = 496090, Miss = 327316, Miss_rate = 0.660, Pending_hits = 5120, Reservation_fails = 150908
L2_cache_bank[3]: Access = 487521, Miss = 322146, Miss_rate = 0.661, Pending_hits = 4905, Reservation_fails = 148901
L2_cache_bank[4]: Access = 490323, Miss = 327526, Miss_rate = 0.668, Pending_hits = 5650, Reservation_fails = 120068
L2_cache_bank[5]: Access = 536077, Miss = 348977, Miss_rate = 0.651, Pending_hits = 7028, Reservation_fails = 296598
L2_cache_bank[6]: Access = 490374, Miss = 324445, Miss_rate = 0.662, Pending_hits = 4997, Reservation_fails = 138653
L2_cache_bank[7]: Access = 502772, Miss = 328825, Miss_rate = 0.654, Pending_hits = 5505, Reservation_fails = 167197
L2_cache_bank[8]: Access = 510793, Miss = 344486, Miss_rate = 0.674, Pending_hits = 6858, Reservation_fails = 253524
L2_cache_bank[9]: Access = 498562, Miss = 329518, Miss_rate = 0.661, Pending_hits = 5968, Reservation_fails = 175024
L2_cache_bank[10]: Access = 493910, Miss = 327664, Miss_rate = 0.663, Pending_hits = 5357, Reservation_fails = 139684
L2_cache_bank[11]: Access = 501185, Miss = 326965, Miss_rate = 0.652, Pending_hits = 5685, Reservation_fails = 164984
Cache L2_bank_000:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 510553, Miss = 342872 (0.672), PendingHit = 6587 (0.0129)
Cache L2_bank_001:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 487472, Miss = 326016 (0.669), PendingHit = 5622 (0.0115)
Cache L2_bank_002:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 496090, Miss = 327316 (0.66), PendingHit = 5120 (0.0103)
Cache L2_bank_003:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 487521, Miss = 322146 (0.661), PendingHit = 4905 (0.0101)
Cache L2_bank_004:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 490323, Miss = 327526 (0.668), PendingHit = 5650 (0.0115)
Cache L2_bank_005:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 536077, Miss = 348977 (0.651), PendingHit = 7028 (0.0131)
Cache L2_bank_006:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 490374, Miss = 324445 (0.662), PendingHit = 4997 (0.0102)
Cache L2_bank_007:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 502772, Miss = 328825 (0.654), PendingHit = 5505 (0.0109)
Cache L2_bank_008:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 510793, Miss = 344486 (0.674), PendingHit = 6858 (0.0134)
Cache L2_bank_009:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 498562, Miss = 329518 (0.661), PendingHit = 5968 (0.012)
Cache L2_bank_010:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 493910, Miss = 327664 (0.663), PendingHit = 5357 (0.0108)
Cache L2_bank_011:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 501185, Miss = 326965 (0.652), PendingHit = 5685 (0.0113)
L2 Cache Total Miss Rate = 0.662
Stream 1: L2 Cache Miss Rate = 0.757
Stream 2: L2 Cache Miss Rate = 0.557
Stream 1: Accesses  = 3158991
Stream 1: Misses  = 2389798
Stream 2: Accesses  = 2846641
Stream 2: Misses  = 1586958
Stream 1+2: Accesses  = 6005632
Stream 1+2: Misses  = 3976756
Total Accesses  = 6005632
MPKI-CORES
CORE_L2MPKI_0	75.821
CORE_L2MPKI_1	78.094
CORE_L2MPKI_2	75.571
CORE_L2MPKI_3	77.127
CORE_L2MPKI_4	76.814
CORE_L2MPKI_5	78.422
CORE_L2MPKI_6	77.747
CORE_L2MPKI_7	78.222
CORE_L2MPKI_8	76.888
CORE_L2MPKI_9	78.637
CORE_L2MPKI_10	76.991
CORE_L2MPKI_11	78.877
CORE_L2MPKI_12	78.896
CORE_L2MPKI_13	79.555
CORE_L2MPKI_14	78.369
CORE_L2MPKI_15	79.824
CORE_L2MPKI_16	76.865
CORE_L2MPKI_17	78.190
CORE_L2MPKI_18	75.748
CORE_L2MPKI_19	79.104
CORE_L2MPKI_20	42.196
CORE_L2MPKI_21	38.586
CORE_L2MPKI_22	41.584
CORE_L2MPKI_23	41.373
CORE_L2MPKI_24	42.018
CORE_L2MPKI_25	10.122
CORE_L2MPKI_26	8.765
CORE_L2MPKI_27	9.373
CORE_L2MPKI_28	8.866
CORE_L2MPKI_29	9.595
CORE_L2MPKI_30	2.811
CORE_L2MPKI_31	2.785
CORE_L2MPKI_32	2.730
CORE_L2MPKI_33	2.779
CORE_L2MPKI_34	2.785
CORE_L2MPKI_35	2.775
CORE_L2MPKI_36	2.926
CORE_L2MPKI_37	2.790
CORE_L2MPKI_38	2.849
CORE_L2MPKI_39	2.727
CORE_L2MPKI_40	2.880
CORE_L2MPKI_41	2.763
CORE_L2MPKI_42	2.770
CORE_L2MPKI_43	2.934
CORE_L2MPKI_44	2.883
CORE_L2MPKI_45	2.734
CORE_L2MPKI_46	2.867
CORE_L2MPKI_47	2.735
CORE_L2MPKI_48	2.900
CORE_L2MPKI_49	2.728
CORE_L2MPKI_50	2.836
CORE_L2MPKI_51	2.801
CORE_L2MPKI_52	2.867
CORE_L2MPKI_53	2.797
CORE_L2MPKI_54	2.865
CORE_L2MPKI_55	2.738
CORE_L2MPKI_56	2.763
CORE_L2MPKI_57	2.752
CORE_L2MPKI_58	2.840
CORE_L2MPKI_59	2.922
Avg_MPKI_Stream1= 60.275
Avg_MPKI_Stream2= 2.811
MISSES-CORES
CORE_MISSES_0	77063
CORE_MISSES_1	79896
CORE_MISSES_2	75259
CORE_MISSES_3	83929
CORE_MISSES_4	73673
CORE_MISSES_5	84412
CORE_MISSES_6	80009
CORE_MISSES_7	84460
CORE_MISSES_8	79029
CORE_MISSES_9	87158
CORE_MISSES_10	81675
CORE_MISSES_11	84647
CORE_MISSES_12	80618
CORE_MISSES_13	88213
CORE_MISSES_14	87257
CORE_MISSES_15	89901
CORE_MISSES_16	80837
CORE_MISSES_17	83107
CORE_MISSES_18	81810
CORE_MISSES_19	86966
CORE_MISSES_20	77456
CORE_MISSES_21	79396
CORE_MISSES_22	75434
CORE_MISSES_23	85805
CORE_MISSES_24	77020
CORE_MISSES_25	69605
CORE_MISSES_26	70715
CORE_MISSES_27	68673
CORE_MISSES_28	68201
CORE_MISSES_29	67574
CORE_MISSES_30	53323
CORE_MISSES_31	52338
CORE_MISSES_32	52655
CORE_MISSES_33	51793
CORE_MISSES_34	52873
CORE_MISSES_35	53770
CORE_MISSES_36	51963
CORE_MISSES_37	52833
CORE_MISSES_38	53163
CORE_MISSES_39	53935
CORE_MISSES_40	52761
CORE_MISSES_41	54039
CORE_MISSES_42	53775
CORE_MISSES_43	52914
CORE_MISSES_44	52233
CORE_MISSES_45	52032
CORE_MISSES_46	52895
CORE_MISSES_47	55366
CORE_MISSES_48	52031
CORE_MISSES_49	52052
CORE_MISSES_50	53451
CORE_MISSES_51	52872
CORE_MISSES_52	51294
CORE_MISSES_53	51540
CORE_MISSES_54	52898
CORE_MISSES_55	55352
CORE_MISSES_56	53426
CORE_MISSES_57	52584
CORE_MISSES_58	51998
CORE_MISSES_59	52799
L2_MISSES = 3976756
L2_total_cache_accesses = 6005632
L2_total_cache_misses = 3976756
L2_total_cache_miss_rate = 0.6622
L2_total_cache_pending_hits = 69282
L2_total_cache_reservation_fails = 2182970
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 658876
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 22746
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 3611353
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 1946938
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 4089
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 494
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 956
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 7824
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 1260259
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 40759
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 311730
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 179426
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 31498
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 4889
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 52373
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 27126
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 4872
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 394
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 344
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 21656
L2_cache_data_port_util = 0.241
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=20798911
icnt_total_pkts_simt_to_mem=9222785
statistics from finished app 2
-------------------------------------------------
gpu_ipc_1 =       4.8010
gpu_ipc_2 =     119.3009
gpu_tot_sim_cycle_stream_1 = 5350847
gpu_tot_sim_cycle_stream_2 = 5349354
gpu_sim_insn_1 = 25689504
gpu_sim_insn_2 = 638182848
gpu_sim_cycle = 5350848
gpu_sim_insn = 663872352
gpu_ipc =     124.0686
gpu_tot_sim_cycle = 5350848
gpu_tot_sim_insn = 663872352
gpu_tot_ipc =     124.0686
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 20599967
gpu_stall_icnt2sh    = 6406155
gpu_total_sim_rate=110959

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 10944659
	L1I_total_cache_misses = 37511
	L1I_total_cache_miss_rate = 0.0034
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 114, Miss = 114, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 549
	L1D_cache_core[1]: Access = 114, Miss = 114, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 747
	L1D_cache_core[2]: Access = 110, Miss = 110, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 687
	L1D_cache_core[3]: Access = 122, Miss = 122, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 394
	L1D_cache_core[4]: Access = 106, Miss = 106, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 638
	L1D_cache_core[5]: Access = 120, Miss = 120, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 678
	L1D_cache_core[6]: Access = 116, Miss = 116, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 719
	L1D_cache_core[7]: Access = 118, Miss = 118, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 787
	L1D_cache_core[8]: Access = 116, Miss = 116, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 730
	L1D_cache_core[9]: Access = 122, Miss = 122, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 799
	L1D_cache_core[10]: Access = 122, Miss = 122, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 887
	L1D_cache_core[11]: Access = 124, Miss = 124, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 732
	L1D_cache_core[12]: Access = 116, Miss = 116, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 762
	L1D_cache_core[13]: Access = 120, Miss = 120, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 855
	L1D_cache_core[14]: Access = 124, Miss = 124, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 882
	L1D_cache_core[15]: Access = 126, Miss = 126, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 711
	L1D_cache_core[16]: Access = 118, Miss = 118, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 912
	L1D_cache_core[17]: Access = 122, Miss = 122, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 798
	L1D_cache_core[18]: Access = 124, Miss = 124, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 818
	L1D_cache_core[19]: Access = 122, Miss = 122, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1000
	L1D_cache_core[20]: Access = 3444, Miss = 3444, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 11219
	L1D_cache_core[21]: Access = 4688, Miss = 4688, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2916
	L1D_cache_core[22]: Access = 3624, Miss = 3624, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 8836
	L1D_cache_core[23]: Access = 4468, Miss = 4468, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5744
	L1D_cache_core[24]: Access = 3431, Miss = 3431, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 11735
	L1D_cache_core[25]: Access = 16798, Miss = 16798, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 43893
	L1D_cache_core[26]: Access = 19282, Miss = 19282, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 23305
	L1D_cache_core[27]: Access = 17779, Miss = 17779, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 36755
	L1D_cache_core[28]: Access = 18168, Miss = 18168, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 42249
	L1D_cache_core[29]: Access = 17122, Miss = 17122, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 39019
	L1D_cache_core[30]: Access = 46293, Miss = 46293, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 90994
	L1D_cache_core[31]: Access = 46018, Miss = 46018, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 99247
	L1D_cache_core[32]: Access = 46882, Miss = 46882, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 86403
	L1D_cache_core[33]: Access = 45697, Miss = 45697, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 91281
	L1D_cache_core[34]: Access = 46347, Miss = 46347, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 84755
	L1D_cache_core[35]: Access = 47433, Miss = 47433, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 74411
	L1D_cache_core[36]: Access = 43196, Miss = 43196, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 127806
	L1D_cache_core[37]: Access = 46449, Miss = 46449, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 86468
	L1D_cache_core[38]: Access = 45461, Miss = 45461, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 81733
	L1D_cache_core[39]: Access = 48358, Miss = 48358, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 75599
	L1D_cache_core[40]: Access = 44630, Miss = 44630, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 98912
	L1D_cache_core[41]: Access = 47757, Miss = 47757, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 89636
	L1D_cache_core[42]: Access = 47373, Miss = 47373, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 67159
	L1D_cache_core[43]: Access = 44541, Miss = 44541, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 126787
	L1D_cache_core[44]: Access = 44254, Miss = 44254, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 82161
	L1D_cache_core[45]: Access = 46780, Miss = 46780, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 81311
	L1D_cache_core[46]: Access = 45050, Miss = 45050, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 90386
	L1D_cache_core[47]: Access = 49563, Miss = 49563, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 54667
	L1D_cache_core[48]: Access = 43347, Miss = 43347, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 106355
	L1D_cache_core[49]: Access = 46928, Miss = 46928, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 77856
	L1D_cache_core[50]: Access = 45483, Miss = 45483, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 105285
	L1D_cache_core[51]: Access = 46316, Miss = 46316, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 81597
	L1D_cache_core[52]: Access = 43619, Miss = 43619, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 109284
	L1D_cache_core[53]: Access = 45572, Miss = 45572, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 96622
	L1D_cache_core[54]: Access = 44922, Miss = 44922, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 89811
	L1D_cache_core[55]: Access = 49446, Miss = 49446, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 55226
	L1D_cache_core[56]: Access = 47131, Miss = 47131, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 80563
	L1D_cache_core[57]: Access = 46988, Miss = 46988, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 93604
	L1D_cache_core[58]: Access = 44646, Miss = 44646, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 96853
	L1D_cache_core[59]: Access = 44193, Miss = 44193, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 95231
	L1D_total_cache_accesses = 1491853
	L1D_total_cache_misses = 1491853
	L1D_total_cache_miss_rate = 1.0000
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 2918759
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.004
L1C_cache:
	L1C_total_cache_accesses = 937316
	L1C_total_cache_misses = 8549
	L1C_total_cache_miss_rate = 0.0091
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 88929
L1T_cache:
	L1T_total_cache_accesses = 4534110
	L1T_total_cache_misses = 1695213
	L1T_total_cache_miss_rate = 0.3739
	L1T_total_cache_pending_hits = 2838897
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1398655
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 2747686
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 928767
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 8549
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 88929
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 2838897
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 1695213
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 93198
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 171073
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 10907148
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 37511
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
1466, 1262, 1466, 1262, 1262, 1262, 1262, 1106, 1262, 892, 1262, 802, 1262, 663, 1262, 640, 1262, 631, 1262, 631, 1262, 631, 1262, 631, 1262, 631, 1262, 631, 1220, 631, 1201, 631, 
shader 0 total_cycles, active_cycles, idle cycles = 5350848, 16717, 5334131 
shader 1 total_cycles, active_cycles, idle cycles = 5350848, 16754, 5334093 
shader 2 total_cycles, active_cycles, idle cycles = 5350848, 16454, 5334394 
shader 3 total_cycles, active_cycles, idle cycles = 5350848, 17844, 5333004 
shader 4 total_cycles, active_cycles, idle cycles = 5350848, 15744, 5335104 
shader 5 total_cycles, active_cycles, idle cycles = 5350848, 17640, 5333207 
shader 6 total_cycles, active_cycles, idle cycles = 5350848, 16884, 5333963 
shader 7 total_cycles, active_cycles, idle cycles = 5350848, 17679, 5333168 
shader 8 total_cycles, active_cycles, idle cycles = 5350848, 16840, 5334007 
shader 9 total_cycles, active_cycles, idle cycles = 5350848, 18083, 5332765 
shader 10 total_cycles, active_cycles, idle cycles = 5350848, 17389, 5333459 
shader 11 total_cycles, active_cycles, idle cycles = 5350848, 17562, 5333285 
shader 12 total_cycles, active_cycles, idle cycles = 5350848, 16753, 5334094 
shader 13 total_cycles, active_cycles, idle cycles = 5350848, 18055, 5332792 
shader 14 total_cycles, active_cycles, idle cycles = 5350848, 18230, 5332618 
shader 15 total_cycles, active_cycles, idle cycles = 5350848, 18385, 5332462 
shader 16 total_cycles, active_cycles, idle cycles = 5350848, 17253, 5333594 
shader 17 total_cycles, active_cycles, idle cycles = 5350848, 17391, 5333456 
shader 18 total_cycles, active_cycles, idle cycles = 5350848, 17682, 5333165 
shader 19 total_cycles, active_cycles, idle cycles = 5350848, 18048, 5332800 
shader 20 total_cycles, active_cycles, idle cycles = 5350848, 37695, 5313152 
shader 21 total_cycles, active_cycles, idle cycles = 5350848, 46174, 5304673 
shader 22 total_cycles, active_cycles, idle cycles = 5350848, 39040, 5311808 
shader 23 total_cycles, active_cycles, idle cycles = 5350848, 45766, 5305081 
shader 24 total_cycles, active_cycles, idle cycles = 5350848, 37641, 5313206 
shader 25 total_cycles, active_cycles, idle cycles = 5350848, 122741, 5228106 
shader 26 total_cycles, active_cycles, idle cycles = 5350848, 139320, 5211528 
shader 27 total_cycles, active_cycles, idle cycles = 5350848, 129228, 5221619 
shader 28 total_cycles, active_cycles, idle cycles = 5350848, 132070, 5218777 
shader 29 total_cycles, active_cycles, idle cycles = 5350848, 125141, 5225706 
shader 30 total_cycles, active_cycles, idle cycles = 5350848, 310662, 5040186 
shader 31 total_cycles, active_cycles, idle cycles = 5350848, 309678, 5041170 
shader 32 total_cycles, active_cycles, idle cycles = 5350848, 315789, 5035058 
shader 33 total_cycles, active_cycles, idle cycles = 5350848, 307787, 5043060 
shader 34 total_cycles, active_cycles, idle cycles = 5350848, 311745, 5039102 
shader 35 total_cycles, active_cycles, idle cycles = 5350848, 319359, 5031489 
shader 36 total_cycles, active_cycles, idle cycles = 5350848, 289436, 5061411 
shader 37 total_cycles, active_cycles, idle cycles = 5350848, 312484, 5038363 
shader 38 total_cycles, active_cycles, idle cycles = 5350848, 305848, 5045000 
shader 39 total_cycles, active_cycles, idle cycles = 5350848, 325073, 5025775 
shader 40 total_cycles, active_cycles, idle cycles = 5350848, 299851, 5050996 
shader 41 total_cycles, active_cycles, idle cycles = 5350848, 320959, 5029888 
shader 42 total_cycles, active_cycles, idle cycles = 5350848, 318775, 5032073 
shader 43 total_cycles, active_cycles, idle cycles = 5350848, 298573, 5052275 
shader 44 total_cycles, active_cycles, idle cycles = 5350848, 297762, 5053086 
shader 45 total_cycles, active_cycles, idle cycles = 5350848, 314344, 5036503 
shader 46 total_cycles, active_cycles, idle cycles = 5350848, 302359, 5048489 
shader 47 total_cycles, active_cycles, idle cycles = 5350848, 333002, 5017846 
shader 48 total_cycles, active_cycles, idle cycles = 5350848, 290407, 5060441 
shader 49 total_cycles, active_cycles, idle cycles = 5350848, 315975, 5034872 
shader 50 total_cycles, active_cycles, idle cycles = 5350848, 305622, 5045225 
shader 51 total_cycles, active_cycles, idle cycles = 5350848, 311407, 5039441 
shader 52 total_cycles, active_cycles, idle cycles = 5350848, 293049, 5057798 
shader 53 total_cycles, active_cycles, idle cycles = 5350848, 305411, 5045437 
shader 54 total_cycles, active_cycles, idle cycles = 5350848, 302413, 5048435 
shader 55 total_cycles, active_cycles, idle cycles = 5350848, 332575, 5018272 
shader 56 total_cycles, active_cycles, idle cycles = 5350848, 316646, 5034201 
shader 57 total_cycles, active_cycles, idle cycles = 5350848, 315671, 5035176 
shader 58 total_cycles, active_cycles, idle cycles = 5350848, 300091, 5050757 
shader 59 total_cycles, active_cycles, idle cycles = 5350848, 296340, 5054508 
warps_exctd_sm 0 = 1568 
warps_exctd_sm 1 = 1600 
warps_exctd_sm 2 = 1536 
warps_exctd_sm 3 = 1696 
warps_exctd_sm 4 = 1440 
warps_exctd_sm 5 = 1664 
warps_exctd_sm 6 = 1600 
warps_exctd_sm 7 = 1664 
warps_exctd_sm 8 = 1600 
warps_exctd_sm 9 = 1696 
warps_exctd_sm 10 = 1664 
warps_exctd_sm 11 = 1664 
warps_exctd_sm 12 = 1600 
warps_exctd_sm 13 = 1696 
warps_exctd_sm 14 = 1728 
warps_exctd_sm 15 = 1760 
warps_exctd_sm 16 = 1632 
warps_exctd_sm 17 = 1664 
warps_exctd_sm 18 = 1664 
warps_exctd_sm 19 = 1696 
warps_exctd_sm 20 = 4960 
warps_exctd_sm 21 = 5952 
warps_exctd_sm 22 = 5120 
warps_exctd_sm 23 = 5728 
warps_exctd_sm 24 = 4960 
warps_exctd_sm 25 = 16768 
warps_exctd_sm 26 = 18560 
warps_exctd_sm 27 = 17664 
warps_exctd_sm 28 = 17696 
warps_exctd_sm 29 = 17248 
warps_exctd_sm 30 = 42336 
warps_exctd_sm 31 = 42528 
warps_exctd_sm 32 = 42880 
warps_exctd_sm 33 = 42464 
warps_exctd_sm 34 = 42784 
warps_exctd_sm 35 = 43584 
warps_exctd_sm 36 = 40160 
warps_exctd_sm 37 = 43200 
warps_exctd_sm 38 = 42176 
warps_exctd_sm 39 = 44032 
warps_exctd_sm 40 = 40992 
warps_exctd_sm 41 = 43680 
warps_exctd_sm 42 = 43136 
warps_exctd_sm 43 = 40640 
warps_exctd_sm 44 = 40512 
warps_exctd_sm 45 = 42816 
warps_exctd_sm 46 = 41408 
warps_exctd_sm 47 = 44608 
warps_exctd_sm 48 = 39968 
warps_exctd_sm 49 = 43360 
warps_exctd_sm 50 = 41824 
warps_exctd_sm 51 = 41792 
warps_exctd_sm 52 = 40384 
warps_exctd_sm 53 = 41536 
warps_exctd_sm 54 = 41408 
warps_exctd_sm 55 = 44448 
warps_exctd_sm 56 = 42848 
warps_exctd_sm 57 = 42464 
warps_exctd_sm 58 = 40544 
warps_exctd_sm 59 = 39936 
gpgpu_n_tot_thrd_icount = 670799552
gpgpu_n_tot_w_icount = 20962486
gpgpu_n_stall_shd_mem = 179762583
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 4457637
gpgpu_n_mem_write_global = 93198
gpgpu_n_mem_texture = 1695213
gpgpu_n_mem_const = 5651
gpgpu_n_load_insn  = 47779616
gpgpu_n_store_insn = 1366176
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 21644448
gpgpu_n_const_mem_insn = 23010624
gpgpu_n_param_mem_insn = 6983488
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 88929
gpgpu_stall_shd_mem[c_mem][bk_conf] = 88929
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 149306467
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:246886541	W0_Idle:83528210	W0_Scoreboard:290724383	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:20962626
Warp Occupancy Distribution:
Stall:220744423	W0_Idle:74031652	W0_Scoreboard:23870379	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:2404426
Warp Occupancy Distribution:
Stall:26142118	W0_Idle:9496558	W0_Scoreboard:266854004	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:18558200
warp_utilization0: 0.032647
warp_utilization1: 0.007489
warp_utilization2: 0.057805
traffic_breakdown_coretomem[CONST_ACC_R] = 45208 {8:5651,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 11189240 {8:1398655,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 8650320 {40:32907,72:13524,136:46767,}
traffic_breakdown_coretomem[GLOBAL_ATOMIC] = 123006928 {40:3049391,72:4267,136:5324,}
traffic_breakdown_coretomem[INST_ACC_R] = 47040 {8:5880,}
traffic_breakdown_coretomem[TEXTURE_ACC_R] = 13561704 {8:1695213,}
traffic_breakdown_memtocore[CONST_ACC_R] = 406872 {72:5651,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 190217080 {136:1398655,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 745584 {8:93198,}
traffic_breakdown_memtocore[GLOBAL_ATOMIC] = 122979408 {40:3048703,72:4267,136:5324,}
traffic_breakdown_memtocore[INST_ACC_R] = 799680 {136:5880,}
traffic_breakdown_memtocore[TEXTURE_ACC_R] = 230548968 {136:1695213,}
maxmrqlatency = 1020 
maxdqlatency = 0 
maxmflatency = 10390 
averagemflatency = 859 
averagemflatency_1 = 879 
averagemflatency_2= 838 
averagemrqlatency_1 = 66 
averagemrqlatency_2 = 72 
max_icnt2mem_latency = 9574 
max_icnt2sh_latency = 5350847 
mrq_lat_table:1970396 	70858 	128312 	243311 	575410 	982744 	1294768 	1025639 	279089 	8727 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	49148 	55326 	71744 	322147 	1103494 	2693888 	1797507 	154492 	3214 	45 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	480353 	288981 	624701 	469641 	681953 	1332274 	1628496 	697086 	52242 	1647 	25 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	3608329 	2257482 	279335 	12511 	150 	0 	0 	0 	0 	0 	0 	0 	180 	768 	3490 	4438 	8876 	15490 	35171 	24785 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1 	41 	10407 	251 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        32        32        32        32        32        32        32        32        32        32        10        13        16        17        15        14 
dram[1]:        24        32        32        32        32        32        32        30        32        24        13        11        17        18        11        14 
dram[2]:        32        24        32        32        32        32        32        30        32        19        18        11        15        13        15        18 
dram[3]:        32        20        28        30        32        30        32        28        30        22        11        15        14        15        13        11 
dram[4]:        32        32        32        32        32        32        32        28        28        28        17        11        11        15        12        12 
dram[5]:        32        24        32        32        32        32        32        26        28        22        15        14        15        14        21        14 
maximum service time to same row:
dram[0]:      1247      1423      1295      1326      1601      1581      1270      1489      1602      1458      2180      2291      2175      2301      2487      2177 
dram[1]:      1071      1363      1481      1400      1448      1292      1409      1229      1341      1457      2449      2343      2589      2115      2439      2044 
dram[2]:      1409      1004      1281      1694      1156      1503      1330      1414      1651      1457      2269      2594      2391      2454      2235      2451 
dram[3]:      1576      1457      1232      1251      1381      1192      1369      1237      1374      1280      2372      2604      2338      2306      2371      2412 
dram[4]:      1327      1419      1477      1294      1349      1163      1303      1303      1156      1505      2269      2122      2269      2216      2276      2213 
dram[5]:      1348      1450      1194      1334      1433      1314      1431      1265      1353      1310      2029      2287      2082      2281      2285      2282 
average row accesses per activate:
dram[0]:  1.173388  1.157965  1.153852  1.157067  1.165544  1.157404  1.175248  1.170546  1.157000  1.147837  1.159549  1.165350  1.177729  1.170194  1.181216  1.176762 
dram[1]:  1.153050  1.153538  1.157601  1.153480  1.158325  1.159546  1.166678  1.170290  1.150928  1.152325  1.159860  1.161610  1.168662  1.171394  1.173396  1.182001 
dram[2]:  1.152356  1.163955  1.149299  1.163307  1.157434  1.195197  1.159760  1.185695  1.142624  1.150063  1.150602  1.159948  1.173104  1.185057  1.170678  1.192661 
dram[3]:  1.150743  1.153093  1.156174  1.158226  1.155027  1.163799  1.164522  1.177068  1.141662  1.148973  1.162410  1.161177  1.169034  1.168082  1.179418  1.184191 
dram[4]:  1.160840  1.158341  1.157202  1.155125  1.160136  1.162713  1.177133  1.169524  1.144679  1.146119  1.190180  1.161490  1.167532  1.171595  1.182638  1.188249 
dram[5]:  1.154647  1.160108  1.157256  1.156147  1.153466  1.160386  1.163623  1.174034  1.149251  1.151326  1.155570  1.157492  1.171323  1.170855  1.172934  1.192247 
average row locality = 6579254/5651327 = 1.164196
average row locality_1 = 4883758/4279545 = 1.141186
average row locality_2 = 1695496/1371782 = 1.235981
average row locality_3 = 0/0 = -nan
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:     46794     43407     42879     41769     45342     42539     44755     42939     44233     40914     42688     41903     44445     42297     45196     43559 
dram[1]:     43284     41283     42773     41232     42731     42352     42971     42601     42339     41533     40998     40697     42309     41993     43228     43396 
dram[2]:     43798     45577     41619     44310     43708     48824     42397     45769     41956     42867     41216     43214     43686     45845     42564     46124 
dram[3]:     41221     42468     42716     42494     42123     44210     42367     44310     40941     41424     42070     41269     42290     41859     43933     44035 
dram[4]:     44934     43138     44416     42164     44423     44220     45389     42698     42505     41287     47027     41970     43409     42425     45605     44945 
dram[5]:     42737     42509     43167     42537     42685     43378     42453     43560     42354     41322     41651     40467     43116     41492     42903     45037 
total reads: 4136506
bank skew: 48824/40467 = 1.21
chip skew: 703474/675720 = 1.04
number of total write accesses:
dram[0]:     27290     24151     23120     22093     26102     23669     27263     25616     28321     25105     27180     26418     28089     25877     27346     25698 
dram[1]:     23925     22097     23032     21575     23670     23465     25555     25284     26498     25704     25513     25193     25914     25573     25479     25556 
dram[2]:     24297     26026     22020     24374     24657     29564     25112     28300     26109     26997     25741     27718     27299     29386     24806     28143 
dram[3]:     22071     23173     23046     22618     23188     25249     24968     26872     25103     25614     26561     25753     25936     25384     26102     26139 
dram[4]:     25558     23784     24478     22426     25329     25230     27904     25381     26607     25518     31532     26430     27006     26043     27663     26970 
dram[5]:     23564     23174     23447     22783     23652     24457     25036     26234     26439     25509     26144     24929     26696     25043     25004     27113 
total reads: 2442780
bank skew: 31532/21575 = 1.46
chip skew: 420549/394033 = 1.07
average mf latency per bank:
dram[0]:        973       902       944       875       840       781       765       704       718       659       769       705       852       791       952       881
dram[1]:        836       874       810       847       739       752       650       671       603       623       646       653       722       739       809       833
dram[2]:        942      1175       919      1108       825      1378       737       930       684       862       737       910       825      1037       929      1129
dram[3]:        885       861       842       844       760       773       669       669       620       625       653       665       747       750       844       847
dram[4]:       1056       957       994       918       909       824       821       733       769       680       851       732       908       833      1000       930
dram[5]:        856       879       830       853       741       780       667       696       627       654       663       683       743       767       834       861
maximum mf latency per bank:
dram[0]:       6828      7390      8333      8687      9657      7104      9111      5994      8176      7270      9704      6918      6968      9588      7463      6175
dram[1]:       8119      8128      9964      8577      6931      7684      6645      6978      7672      7854      6870      7643      9590      8143      8657      7401
dram[2]:       9026      9295      9822      8402      8259      7978     10057      7705      7023      7973      8006      8313      6147      7989      6687      6420
dram[3]:       8510      7093      9237      7380      8890      8869      6191      6832      9572      7980      7167      8139      5610      5709      6859      6797
dram[4]:       7601      6808      8275      9716      9430      5662      6504      6142      9143      7664      7111      8463      8075      7473      8658      8139
dram[5]:       7154      7930      8894     10390      9480      7413      8553      7037      7574      6787      8399      9796      8874      8582      5144      6743
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7063119 n_nop=2947154 n_act=951419 n_pre=951406 n_req=705777 n_req_1=399470 n_req_2=306307 n_req_3=0 n_rd=1391283 n_write=821857 bw_util=0.3983 bw_util_1=0.2262 bw_util_2=0.1721 bw_util_3=0 blp=10.474696 blp_1= 3.763867 blp_2= 2.893782 blp_3= -nan
 n_activity=7050315 dram_eff=0.3991 dram_eff_1=0.2266 dram_eff_2=0.1724 dram_eff_3=0
bk0: 93585a 2552447i bk1: 86812a 2802437i bk2: 85754a 2836009i bk3: 83538a 2900082i bk4: 90679a 2306657i bk5: 85074a 2565873i bk6: 89510a 2093385i bk7: 85875a 2210332i bk8: 88464a 2510938i bk9: 81828a 2782202i bk10: 85368a 2461101i bk11: 83804a 2464008i bk12: 88890a 2155340i bk13: 84592a 2355138i bk14: 90392a 2058952i bk15: 87118a 2198434i 
bw_dist = 0.226	0.172	0.000	0.600	0.002
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=14.6409
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7063119 n_nop=3087368 n_act=920529 n_pre=920513 n_req=685629 n_req_1=380166 n_req_2=305463 n_req_3=0 n_rd=1351440 n_write=783269 bw_util=0.3869 bw_util_1=0.2153 bw_util_2=0.1716 bw_util_3=0 blp=9.961454 blp_1= 3.639221 blp_2= 2.855096 blp_3= -nan
 n_activity=7018462 dram_eff=0.3894 dram_eff_1=0.2167 dram_eff_2=0.1727 dram_eff_3=0
bk0: 86568a 3008614i bk1: 82566a 3153712i bk2: 85546a 2954144i bk3: 82464a 3059815i bk4: 85462a 2744572i bk5: 84704a 2706883i bk6: 85942a 2432524i bk7: 85202a 2392920i bk8: 84678a 2811215i bk9: 83066a 2798878i bk10: 81996a 2772587i bk11: 81394a 2735888i bk12: 84618a 2527260i bk13: 83986a 2512119i bk14: 86456a 2426104i bk15: 86792a 2344562i 
bw_dist = 0.215	0.172	0.000	0.607	0.006
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=13.197
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7063119 n_nop=2892335 n_act=963815 n_pre=963800 n_req=713613 n_req_1=406684 n_req_2=306929 n_req_3=0 n_rd=1406932 n_write=836237 bw_util=0.4028 bw_util_1=0.2303 bw_util_2=0.1724 bw_util_3=0 blp=10.688436 blp_1= 3.806863 blp_2= 2.917626 blp_3= -nan
 n_activity=7056202 dram_eff=0.4032 dram_eff_1=0.2305 dram_eff_2=0.1726 dram_eff_3=0
bk0: 87596a 2843979i bk1: 91154a 2537462i bk2: 83238a 2940529i bk3: 88620a 2564661i bk4: 87416a 2458525i bk5: 97646a 1756970i bk6: 84788a 2298317i bk7: 91536a 1818205i bk8: 83912a 2745272i bk9: 85734a 2529216i bk10: 82432a 2619130i bk11: 86428a 2272574i bk12: 87368a 2222386i bk13: 91690a 1855773i bk14: 85126a 2346458i bk15: 92248a 1823567i 
bw_dist = 0.230	0.172	0.000	0.596	0.001
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=15.2601
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7063119 n_nop=3058815 n_act=927068 n_pre=927054 n_req=689656 n_req_1=383910 n_req_2=305746 n_req_3=0 n_rd=1359458 n_write=790724 bw_util=0.3892 bw_util_1=0.2174 bw_util_2=0.1718 bw_util_3=0 blp=10.076318 blp_1= 3.668406 blp_2= 2.862992 blp_3= -nan
 n_activity=7026303 dram_eff=0.3912 dram_eff_1=0.2186 dram_eff_2=0.1727 dram_eff_3=0
bk0: 82442a 3236444i bk1: 84936a 3010233i bk2: 85432a 2938432i bk3: 84988a 2900817i bk4: 84246a 2773825i bk5: 88418a 2425651i bk6: 84734a 2472068i bk7: 88620a 2152825i bk8: 81882a 2946079i bk9: 82848a 2791836i bk10: 84140a 2611198i bk11: 82538a 2636383i bk12: 84580a 2510523i bk13: 83718a 2497989i bk14: 87866a 2309830i bk15: 88070a 2244421i 
bw_dist = 0.217	0.172	0.000	0.606	0.005
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=13.5181
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7063119 n_nop=2912983 n_act=959061 n_pre=959046 n_req=710704 n_req_1=403976 n_req_2=306728 n_req_3=0 n_rd=1401100 n_write=830929 bw_util=0.4011 bw_util_1=0.2288 bw_util_2=0.1724 bw_util_3=0 blp=10.610445 blp_1= 3.798241 blp_2= 2.904181 blp_3= -nan
 n_activity=7054896 dram_eff=0.4016 dram_eff_1=0.229 dram_eff_2=0.1726 dram_eff_3=0
bk0: 89868a 2725934i bk1: 86276a 2824444i bk2: 88832a 2659237i bk3: 84328a 2830449i bk4: 88846a 2382275i bk5: 88440a 2301493i bk6: 90778a 1960925i bk7: 85392a 2219741i bk8: 85008a 2708308i bk9: 82574a 2731959i bk10: 94054a 1909985i bk11: 83940a 2430850i bk12: 86818a 2256048i bk13: 84850a 2313105i bk14: 91208a 1971900i bk15: 89888a 1993226i 
bw_dist = 0.229	0.172	0.000	0.598	0.001
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=15.0679
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7063119 n_nop=3047894 n_act=929426 n_pre=929410 n_req=691287 n_req_1=385359 n_req_2=305928 n_req_3=0 n_rd=1362736 n_write=793653 bw_util=0.3901 bw_util_1=0.2182 bw_util_2=0.1719 bw_util_3=0 blp=10.115720 blp_1= 3.677483 blp_2= 2.865373 blp_3= -nan
 n_activity=7030027 dram_eff=0.392 dram_eff_1=0.2193 dram_eff_2=0.1727 dram_eff_3=0
bk0: 85474a 3041138i bk1: 85018a 2989084i bk2: 86334a 2850922i bk3: 85074a 2854551i bk4: 85370a 2694578i bk5: 86756a 2528764i bk6: 84906a 2448550i bk7: 87120a 2230746i bk8: 84708a 2797293i bk9: 82644a 2801061i bk10: 83302a 2644478i bk11: 80934a 2728010i bk12: 86232a 2414497i bk13: 82984a 2544163i bk14: 85806a 2453830i bk15: 90074a 2107714i 
bw_dist = 0.218	0.172	0.000	0.605	0.005
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=13.6063

========= L2 cache stats =========
L2_cache_bank[0]: Access = 531706, Miss = 356352, Miss_rate = 0.670, Pending_hits = 6856, Reservation_fails = 265500
L2_cache_bank[1]: Access = 508177, Miss = 339342, Miss_rate = 0.668, Pending_hits = 5898, Reservation_fails = 183843
L2_cache_bank[2]: Access = 517223, Miss = 340639, Miss_rate = 0.659, Pending_hits = 5382, Reservation_fails = 161016
L2_cache_bank[3]: Access = 507963, Miss = 335092, Miss_rate = 0.660, Pending_hits = 5122, Reservation_fails = 155745
L2_cache_bank[4]: Access = 510890, Miss = 340954, Miss_rate = 0.667, Pending_hits = 5872, Reservation_fails = 123857
L2_cache_bank[5]: Access = 557288, Miss = 362539, Miss_rate = 0.651, Pending_hits = 7271, Reservation_fails = 303872
L2_cache_bank[6]: Access = 511227, Miss = 337666, Miss_rate = 0.661, Pending_hits = 5223, Reservation_fails = 144155
L2_cache_bank[7]: Access = 524017, Miss = 342079, Miss_rate = 0.653, Pending_hits = 5743, Reservation_fails = 172348
L2_cache_bank[8]: Access = 531538, Miss = 357712, Miss_rate = 0.673, Pending_hits = 7140, Reservation_fails = 261477
L2_cache_bank[9]: Access = 519704, Miss = 342854, Miss_rate = 0.660, Pending_hits = 6240, Reservation_fails = 187739
L2_cache_bank[10]: Access = 515089, Miss = 341072, Miss_rate = 0.662, Pending_hits = 5608, Reservation_fails = 151870
L2_cache_bank[11]: Access = 522247, Miss = 340310, Miss_rate = 0.652, Pending_hits = 5943, Reservation_fails = 177730
Cache L2_bank_000:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 531706, Miss = 356352 (0.67), PendingHit = 6856 (0.0129)
Cache L2_bank_001:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 508177, Miss = 339342 (0.668), PendingHit = 5898 (0.0116)
Cache L2_bank_002:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 517223, Miss = 340639 (0.659), PendingHit = 5382 (0.0104)
Cache L2_bank_003:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 507963, Miss = 335092 (0.66), PendingHit = 5122 (0.0101)
Cache L2_bank_004:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 510890, Miss = 340954 (0.667), PendingHit = 5872 (0.0115)
Cache L2_bank_005:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 557288, Miss = 362539 (0.651), PendingHit = 7271 (0.013)
Cache L2_bank_006:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 511227, Miss = 337666 (0.661), PendingHit = 5223 (0.0102)
Cache L2_bank_007:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 524017, Miss = 342079 (0.653), PendingHit = 5743 (0.011)
Cache L2_bank_008:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 531538, Miss = 357712 (0.673), PendingHit = 7140 (0.0134)
Cache L2_bank_009:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 519704, Miss = 342854 (0.66), PendingHit = 6240 (0.012)
Cache L2_bank_010:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 515089, Miss = 341072 (0.662), PendingHit = 5608 (0.0109)
Cache L2_bank_011:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 522247, Miss = 340310 (0.652), PendingHit = 5943 (0.0114)
L2 Cache Total Miss Rate = 0.661
Stream 1: L2 Cache Miss Rate = 0.755
Stream 2: L2 Cache Miss Rate = 0.557
Stream 1: Accesses  = 3296255
Stream 1: Misses  = 2488243
Stream 2: Accesses  = 2960814
Stream 2: Misses  = 1648368
Stream 1+2: Accesses  = 6257069
Stream 1+2: Misses  = 4136611
Total Accesses  = 6257069
MPKI-CORES
CORE_L2MPKI_0	75.982
CORE_L2MPKI_1	78.455
CORE_L2MPKI_2	75.543
CORE_L2MPKI_3	77.104
CORE_L2MPKI_4	77.298
CORE_L2MPKI_5	78.497
CORE_L2MPKI_6	77.844
CORE_L2MPKI_7	78.468
CORE_L2MPKI_8	77.142
CORE_L2MPKI_9	78.874
CORE_L2MPKI_10	77.095
CORE_L2MPKI_11	78.803
CORE_L2MPKI_12	78.967
CORE_L2MPKI_13	79.851
CORE_L2MPKI_14	78.471
CORE_L2MPKI_15	79.980
CORE_L2MPKI_16	76.955
CORE_L2MPKI_17	78.218
CORE_L2MPKI_18	75.891
CORE_L2MPKI_19	79.069
CORE_L2MPKI_20	33.093
CORE_L2MPKI_21	27.938
CORE_L2MPKI_22	31.181
CORE_L2MPKI_23	30.323
CORE_L2MPKI_24	33.016
CORE_L2MPKI_25	9.261
CORE_L2MPKI_26	8.247
CORE_L2MPKI_27	8.674
CORE_L2MPKI_28	8.368
CORE_L2MPKI_29	8.823
CORE_L2MPKI_30	2.801
CORE_L2MPKI_31	2.778
CORE_L2MPKI_32	2.724
CORE_L2MPKI_33	2.781
CORE_L2MPKI_34	2.786
CORE_L2MPKI_35	2.768
CORE_L2MPKI_36	2.945
CORE_L2MPKI_37	2.778
CORE_L2MPKI_38	2.841
CORE_L2MPKI_39	2.726
CORE_L2MPKI_40	2.868
CORE_L2MPKI_41	2.778
CORE_L2MPKI_42	2.766
CORE_L2MPKI_43	2.918
CORE_L2MPKI_44	2.875
CORE_L2MPKI_45	2.725
CORE_L2MPKI_46	2.855
CORE_L2MPKI_47	2.731
CORE_L2MPKI_48	2.935
CORE_L2MPKI_49	2.720
CORE_L2MPKI_50	2.862
CORE_L2MPKI_51	2.794
CORE_L2MPKI_52	2.863
CORE_L2MPKI_53	2.787
CORE_L2MPKI_54	2.855
CORE_L2MPKI_55	2.731
CORE_L2MPKI_56	2.757
CORE_L2MPKI_57	2.745
CORE_L2MPKI_58	2.828
CORE_L2MPKI_59	2.907
Avg_MPKI_Stream1= 58.581
Avg_MPKI_Stream2= 2.808
MISSES-CORES
CORE_MISSES_0	81017
CORE_MISSES_1	83838
CORE_MISSES_2	79288
CORE_MISSES_3	87755
CORE_MISSES_4	77629
CORE_MISSES_5	88321
CORE_MISSES_6	83835
CORE_MISSES_7	88492
CORE_MISSES_8	82859
CORE_MISSES_9	90979
CORE_MISSES_10	85505
CORE_MISSES_11	88274
CORE_MISSES_12	84385
CORE_MISSES_13	91965
CORE_MISSES_14	91250
CORE_MISSES_15	93796
CORE_MISSES_16	84685
CORE_MISSES_17	86761
CORE_MISSES_18	85593
CORE_MISSES_19	91024
CORE_MISSES_20	79170
CORE_MISSES_21	81859
CORE_MISSES_22	77252
CORE_MISSES_23	88101
CORE_MISSES_24	78871
CORE_MISSES_25	71998
CORE_MISSES_26	72793
CORE_MISSES_27	71002
CORE_MISSES_28	70012
CORE_MISSES_29	69934
CORE_MISSES_30	55104
CORE_MISSES_31	54468
CORE_MISSES_32	54465
CORE_MISSES_33	54197
CORE_MISSES_34	54987
CORE_MISSES_35	55973
CORE_MISSES_36	53961
CORE_MISSES_37	54967
CORE_MISSES_38	55004
CORE_MISSES_39	56120
CORE_MISSES_40	54456
CORE_MISSES_41	56461
CORE_MISSES_42	55829
CORE_MISSES_43	55162
CORE_MISSES_44	54209
CORE_MISSES_45	54236
CORE_MISSES_46	54654
CORE_MISSES_47	57584
CORE_MISSES_48	53961
CORE_MISSES_49	54421
CORE_MISSES_50	55386
CORE_MISSES_51	55103
CORE_MISSES_52	53111
CORE_MISSES_53	53898
CORE_MISSES_54	54673
CORE_MISSES_55	57526
CORE_MISSES_56	55278
CORE_MISSES_57	54884
CORE_MISSES_58	53738
CORE_MISSES_59	54552
L2_MISSES = 4136611
L2_total_cache_accesses = 6257069
L2_total_cache_misses = 4136611
L2_total_cache_miss_rate = 0.6611
L2_total_cache_pending_hits = 72298
L2_total_cache_reservation_fails = 2289152
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 678770
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 23221
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 3755136
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 2038687
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 4145
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 506
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1000
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 7896
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 1327090
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 42980
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 325143
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 191294
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 33038
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 5182
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 54978
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 28608
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 5117
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 409
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 354
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 22667
L2_cache_data_port_util = 0.242
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=21745718
icnt_total_pkts_simt_to_mem=9583823
statistics from finished app 2
-------------------------------------------------
gpu_ipc_1 =       4.8010
gpu_ipc_2 =     119.3009
gpu_tot_sim_cycle_stream_1 = 5350847
gpu_tot_sim_cycle_stream_2 = 5349354
gpu_sim_insn_1 = 25689504
gpu_sim_insn_2 = 638182848
gpu_sim_cycle = 5350848
gpu_sim_insn = 663872352
gpu_ipc =     124.0686
gpu_tot_sim_cycle = 5350848
gpu_tot_sim_insn = 663872352
gpu_tot_ipc =     124.0686
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 20599967
gpu_stall_icnt2sh    = 6406155
gpu_total_sim_rate=110959

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 10944659
	L1I_total_cache_misses = 37511
	L1I_total_cache_miss_rate = 0.0034
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 114, Miss = 114, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 549
	L1D_cache_core[1]: Access = 114, Miss = 114, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 747
	L1D_cache_core[2]: Access = 110, Miss = 110, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 687
	L1D_cache_core[3]: Access = 122, Miss = 122, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 394
	L1D_cache_core[4]: Access = 106, Miss = 106, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 638
	L1D_cache_core[5]: Access = 120, Miss = 120, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 678
	L1D_cache_core[6]: Access = 116, Miss = 116, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 719
	L1D_cache_core[7]: Access = 118, Miss = 118, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 787
	L1D_cache_core[8]: Access = 116, Miss = 116, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 730
	L1D_cache_core[9]: Access = 122, Miss = 122, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 799
	L1D_cache_core[10]: Access = 122, Miss = 122, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 887
	L1D_cache_core[11]: Access = 124, Miss = 124, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 732
	L1D_cache_core[12]: Access = 116, Miss = 116, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 762
	L1D_cache_core[13]: Access = 120, Miss = 120, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 855
	L1D_cache_core[14]: Access = 124, Miss = 124, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 882
	L1D_cache_core[15]: Access = 126, Miss = 126, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 711
	L1D_cache_core[16]: Access = 118, Miss = 118, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 912
	L1D_cache_core[17]: Access = 122, Miss = 122, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 798
	L1D_cache_core[18]: Access = 124, Miss = 124, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 818
	L1D_cache_core[19]: Access = 122, Miss = 122, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1000
	L1D_cache_core[20]: Access = 3444, Miss = 3444, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 11219
	L1D_cache_core[21]: Access = 4688, Miss = 4688, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2916
	L1D_cache_core[22]: Access = 3624, Miss = 3624, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 8836
	L1D_cache_core[23]: Access = 4468, Miss = 4468, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5744
	L1D_cache_core[24]: Access = 3431, Miss = 3431, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 11735
	L1D_cache_core[25]: Access = 16798, Miss = 16798, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 43893
	L1D_cache_core[26]: Access = 19282, Miss = 19282, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 23305
	L1D_cache_core[27]: Access = 17779, Miss = 17779, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 36755
	L1D_cache_core[28]: Access = 18168, Miss = 18168, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 42249
	L1D_cache_core[29]: Access = 17122, Miss = 17122, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 39019
	L1D_cache_core[30]: Access = 46293, Miss = 46293, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 90994
	L1D_cache_core[31]: Access = 46018, Miss = 46018, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 99247
	L1D_cache_core[32]: Access = 46882, Miss = 46882, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 86403
	L1D_cache_core[33]: Access = 45697, Miss = 45697, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 91281
	L1D_cache_core[34]: Access = 46347, Miss = 46347, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 84755
	L1D_cache_core[35]: Access = 47433, Miss = 47433, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 74411
	L1D_cache_core[36]: Access = 43196, Miss = 43196, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 127806
	L1D_cache_core[37]: Access = 46449, Miss = 46449, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 86468
	L1D_cache_core[38]: Access = 45461, Miss = 45461, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 81733
	L1D_cache_core[39]: Access = 48358, Miss = 48358, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 75599
	L1D_cache_core[40]: Access = 44630, Miss = 44630, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 98912
	L1D_cache_core[41]: Access = 47757, Miss = 47757, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 89636
	L1D_cache_core[42]: Access = 47373, Miss = 47373, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 67159
	L1D_cache_core[43]: Access = 44541, Miss = 44541, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 126787
	L1D_cache_core[44]: Access = 44254, Miss = 44254, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 82161
	L1D_cache_core[45]: Access = 46780, Miss = 46780, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 81311
	L1D_cache_core[46]: Access = 45050, Miss = 45050, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 90386
	L1D_cache_core[47]: Access = 49563, Miss = 49563, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 54667
	L1D_cache_core[48]: Access = 43347, Miss = 43347, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 106355
	L1D_cache_core[49]: Access = 46928, Miss = 46928, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 77856
	L1D_cache_core[50]: Access = 45483, Miss = 45483, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 105285
	L1D_cache_core[51]: Access = 46316, Miss = 46316, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 81597
	L1D_cache_core[52]: Access = 43619, Miss = 43619, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 109284
	L1D_cache_core[53]: Access = 45572, Miss = 45572, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 96622
	L1D_cache_core[54]: Access = 44922, Miss = 44922, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 89811
	L1D_cache_core[55]: Access = 49446, Miss = 49446, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 55226
	L1D_cache_core[56]: Access = 47131, Miss = 47131, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 80563
	L1D_cache_core[57]: Access = 46988, Miss = 46988, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 93604
	L1D_cache_core[58]: Access = 44646, Miss = 44646, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 96853
	L1D_cache_core[59]: Access = 44193, Miss = 44193, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 95231
	L1D_total_cache_accesses = 1491853
	L1D_total_cache_misses = 1491853
	L1D_total_cache_miss_rate = 1.0000
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 2918759
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.004
L1C_cache:
	L1C_total_cache_accesses = 937316
	L1C_total_cache_misses = 8549
	L1C_total_cache_miss_rate = 0.0091
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 88929
L1T_cache:
	L1T_total_cache_accesses = 4534110
	L1T_total_cache_misses = 1695213
	L1T_total_cache_miss_rate = 0.3739
	L1T_total_cache_pending_hits = 2838897
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1398655
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 2747686
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 928767
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 8549
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 88929
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 2838897
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 1695213
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 93198
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 171073
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 10907148
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 37511
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
1466, 1262, 1466, 1262, 1262, 1262, 1262, 1106, 1262, 892, 1262, 802, 1262, 663, 1262, 640, 1262, 631, 1262, 631, 1262, 631, 1262, 631, 1262, 631, 1262, 631, 1220, 631, 1201, 631, 
shader 0 total_cycles, active_cycles, idle cycles = 5350848, 16717, 5334131 
shader 1 total_cycles, active_cycles, idle cycles = 5350848, 16754, 5334093 
shader 2 total_cycles, active_cycles, idle cycles = 5350848, 16454, 5334394 
shader 3 total_cycles, active_cycles, idle cycles = 5350848, 17844, 5333004 
shader 4 total_cycles, active_cycles, idle cycles = 5350848, 15744, 5335104 
shader 5 total_cycles, active_cycles, idle cycles = 5350848, 17640, 5333207 
shader 6 total_cycles, active_cycles, idle cycles = 5350848, 16884, 5333963 
shader 7 total_cycles, active_cycles, idle cycles = 5350848, 17679, 5333168 
shader 8 total_cycles, active_cycles, idle cycles = 5350848, 16840, 5334007 
shader 9 total_cycles, active_cycles, idle cycles = 5350848, 18083, 5332765 
shader 10 total_cycles, active_cycles, idle cycles = 5350848, 17389, 5333459 
shader 11 total_cycles, active_cycles, idle cycles = 5350848, 17562, 5333285 
shader 12 total_cycles, active_cycles, idle cycles = 5350848, 16753, 5334094 
shader 13 total_cycles, active_cycles, idle cycles = 5350848, 18055, 5332792 
shader 14 total_cycles, active_cycles, idle cycles = 5350848, 18230, 5332618 
shader 15 total_cycles, active_cycles, idle cycles = 5350848, 18385, 5332462 
shader 16 total_cycles, active_cycles, idle cycles = 5350848, 17253, 5333594 
shader 17 total_cycles, active_cycles, idle cycles = 5350848, 17391, 5333456 
shader 18 total_cycles, active_cycles, idle cycles = 5350848, 17682, 5333165 
shader 19 total_cycles, active_cycles, idle cycles = 5350848, 18048, 5332800 
shader 20 total_cycles, active_cycles, idle cycles = 5350848, 37695, 5313152 
shader 21 total_cycles, active_cycles, idle cycles = 5350848, 46174, 5304673 
shader 22 total_cycles, active_cycles, idle cycles = 5350848, 39040, 5311808 
shader 23 total_cycles, active_cycles, idle cycles = 5350848, 45766, 5305081 
shader 24 total_cycles, active_cycles, idle cycles = 5350848, 37641, 5313206 
shader 25 total_cycles, active_cycles, idle cycles = 5350848, 122741, 5228106 
shader 26 total_cycles, active_cycles, idle cycles = 5350848, 139320, 5211528 
shader 27 total_cycles, active_cycles, idle cycles = 5350848, 129228, 5221619 
shader 28 total_cycles, active_cycles, idle cycles = 5350848, 132070, 5218777 
shader 29 total_cycles, active_cycles, idle cycles = 5350848, 125141, 5225706 
shader 30 total_cycles, active_cycles, idle cycles = 5350848, 310662, 5040186 
shader 31 total_cycles, active_cycles, idle cycles = 5350848, 309678, 5041170 
shader 32 total_cycles, active_cycles, idle cycles = 5350848, 315789, 5035058 
shader 33 total_cycles, active_cycles, idle cycles = 5350848, 307787, 5043060 
shader 34 total_cycles, active_cycles, idle cycles = 5350848, 311745, 5039102 
shader 35 total_cycles, active_cycles, idle cycles = 5350848, 319359, 5031489 
shader 36 total_cycles, active_cycles, idle cycles = 5350848, 289436, 5061411 
shader 37 total_cycles, active_cycles, idle cycles = 5350848, 312484, 5038363 
shader 38 total_cycles, active_cycles, idle cycles = 5350848, 305848, 5045000 
shader 39 total_cycles, active_cycles, idle cycles = 5350848, 325073, 5025775 
shader 40 total_cycles, active_cycles, idle cycles = 5350848, 299851, 5050996 
shader 41 total_cycles, active_cycles, idle cycles = 5350848, 320959, 5029888 
shader 42 total_cycles, active_cycles, idle cycles = 5350848, 318775, 5032073 
shader 43 total_cycles, active_cycles, idle cycles = 5350848, 298573, 5052275 
shader 44 total_cycles, active_cycles, idle cycles = 5350848, 297762, 5053086 
shader 45 total_cycles, active_cycles, idle cycles = 5350848, 314344, 5036503 
shader 46 total_cycles, active_cycles, idle cycles = 5350848, 302359, 5048489 
shader 47 total_cycles, active_cycles, idle cycles = 5350848, 333002, 5017846 
shader 48 total_cycles, active_cycles, idle cycles = 5350848, 290407, 5060441 
shader 49 total_cycles, active_cycles, idle cycles = 5350848, 315975, 5034872 
shader 50 total_cycles, active_cycles, idle cycles = 5350848, 305622, 5045225 
shader 51 total_cycles, active_cycles, idle cycles = 5350848, 311407, 5039441 
shader 52 total_cycles, active_cycles, idle cycles = 5350848, 293049, 5057798 
shader 53 total_cycles, active_cycles, idle cycles = 5350848, 305411, 5045437 
shader 54 total_cycles, active_cycles, idle cycles = 5350848, 302413, 5048435 
shader 55 total_cycles, active_cycles, idle cycles = 5350848, 332575, 5018272 
shader 56 total_cycles, active_cycles, idle cycles = 5350848, 316646, 5034201 
shader 57 total_cycles, active_cycles, idle cycles = 5350848, 315671, 5035176 
shader 58 total_cycles, active_cycles, idle cycles = 5350848, 300091, 5050757 
shader 59 total_cycles, active_cycles, idle cycles = 5350848, 296340, 5054508 
warps_exctd_sm 0 = 1568 
warps_exctd_sm 1 = 1600 
warps_exctd_sm 2 = 1536 
warps_exctd_sm 3 = 1696 
warps_exctd_sm 4 = 1440 
warps_exctd_sm 5 = 1664 
warps_exctd_sm 6 = 1600 
warps_exctd_sm 7 = 1664 
warps_exctd_sm 8 = 1600 
warps_exctd_sm 9 = 1696 
warps_exctd_sm 10 = 1664 
warps_exctd_sm 11 = 1664 
warps_exctd_sm 12 = 1600 
warps_exctd_sm 13 = 1696 
warps_exctd_sm 14 = 1728 
warps_exctd_sm 15 = 1760 
warps_exctd_sm 16 = 1632 
warps_exctd_sm 17 = 1664 
warps_exctd_sm 18 = 1664 
warps_exctd_sm 19 = 1696 
warps_exctd_sm 20 = 4960 
warps_exctd_sm 21 = 5952 
warps_exctd_sm 22 = 5120 
warps_exctd_sm 23 = 5728 
warps_exctd_sm 24 = 4960 
warps_exctd_sm 25 = 16768 
warps_exctd_sm 26 = 18560 
warps_exctd_sm 27 = 17664 
warps_exctd_sm 28 = 17696 
warps_exctd_sm 29 = 17248 
warps_exctd_sm 30 = 42336 
warps_exctd_sm 31 = 42528 
warps_exctd_sm 32 = 42880 
warps_exctd_sm 33 = 42464 
warps_exctd_sm 34 = 42784 
warps_exctd_sm 35 = 43584 
warps_exctd_sm 36 = 40160 
warps_exctd_sm 37 = 43200 
warps_exctd_sm 38 = 42176 
warps_exctd_sm 39 = 44032 
warps_exctd_sm 40 = 40992 
warps_exctd_sm 41 = 43680 
warps_exctd_sm 42 = 43136 
warps_exctd_sm 43 = 40640 
warps_exctd_sm 44 = 40512 
warps_exctd_sm 45 = 42816 
warps_exctd_sm 46 = 41408 
warps_exctd_sm 47 = 44608 
warps_exctd_sm 48 = 39968 
warps_exctd_sm 49 = 43360 
warps_exctd_sm 50 = 41824 
warps_exctd_sm 51 = 41792 
warps_exctd_sm 52 = 40384 
warps_exctd_sm 53 = 41536 
warps_exctd_sm 54 = 41408 
warps_exctd_sm 55 = 44448 
warps_exctd_sm 56 = 42848 
warps_exctd_sm 57 = 42464 
warps_exctd_sm 58 = 40544 
warps_exctd_sm 59 = 39936 
gpgpu_n_tot_thrd_icount = 670799552
gpgpu_n_tot_w_icount = 20962486
gpgpu_n_stall_shd_mem = 179762583
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 4457637
gpgpu_n_mem_write_global = 93198
gpgpu_n_mem_texture = 1695213
gpgpu_n_mem_const = 5651
gpgpu_n_load_insn  = 47779616
gpgpu_n_store_insn = 1366176
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 21644448
gpgpu_n_const_mem_insn = 23010624
gpgpu_n_param_mem_insn = 6983488
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 88929
gpgpu_stall_shd_mem[c_mem][bk_conf] = 88929
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 149306467
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:246886541	W0_Idle:83528210	W0_Scoreboard:290724383	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:20962626
Warp Occupancy Distribution:
Stall:220744423	W0_Idle:74031652	W0_Scoreboard:23870379	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:2404426
Warp Occupancy Distribution:
Stall:26142118	W0_Idle:9496558	W0_Scoreboard:266854004	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:18558200
warp_utilization0: 0.032647
warp_utilization1: 0.007489
warp_utilization2: 0.057805
traffic_breakdown_coretomem[CONST_ACC_R] = 45208 {8:5651,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 11189240 {8:1398655,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 8650320 {40:32907,72:13524,136:46767,}
traffic_breakdown_coretomem[GLOBAL_ATOMIC] = 123006928 {40:3049391,72:4267,136:5324,}
traffic_breakdown_coretomem[INST_ACC_R] = 47040 {8:5880,}
traffic_breakdown_coretomem[TEXTURE_ACC_R] = 13561704 {8:1695213,}
traffic_breakdown_memtocore[CONST_ACC_R] = 406872 {72:5651,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 190217080 {136:1398655,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 745584 {8:93198,}
traffic_breakdown_memtocore[GLOBAL_ATOMIC] = 122979408 {40:3048703,72:4267,136:5324,}
traffic_breakdown_memtocore[INST_ACC_R] = 799680 {136:5880,}
traffic_breakdown_memtocore[TEXTURE_ACC_R] = 230548968 {136:1695213,}
maxmrqlatency = 1020 
maxdqlatency = 0 
maxmflatency = 10390 
averagemflatency = 859 
averagemflatency_1 = 879 
averagemflatency_2= 838 
averagemrqlatency_1 = 66 
averagemrqlatency_2 = 72 
max_icnt2mem_latency = 9574 
max_icnt2sh_latency = 5350847 
mrq_lat_table:1970396 	70858 	128312 	243311 	575410 	982744 	1294768 	1025639 	279089 	8727 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	49148 	55326 	71744 	322147 	1103494 	2693888 	1797507 	154492 	3214 	45 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	480353 	288981 	624701 	469641 	681953 	1332274 	1628496 	697086 	52242 	1647 	25 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	3608329 	2257482 	279335 	12511 	150 	0 	0 	0 	0 	0 	0 	0 	180 	768 	3490 	4438 	8876 	15490 	35171 	24785 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1 	41 	10407 	251 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        32        32        32        32        32        32        32        32        32        32        10        13        16        17        15        14 
dram[1]:        24        32        32        32        32        32        32        30        32        24        13        11        17        18        11        14 
dram[2]:        32        24        32        32        32        32        32        30        32        19        18        11        15        13        15        18 
dram[3]:        32        20        28        30        32        30        32        28        30        22        11        15        14        15        13        11 
dram[4]:        32        32        32        32        32        32        32        28        28        28        17        11        11        15        12        12 
dram[5]:        32        24        32        32        32        32        32        26        28        22        15        14        15        14        21        14 
maximum service time to same row:
dram[0]:      1247      1423      1295      1326      1601      1581      1270      1489      1602      1458      2180      2291      2175      2301      2487      2177 
dram[1]:      1071      1363      1481      1400      1448      1292      1409      1229      1341      1457      2449      2343      2589      2115      2439      2044 
dram[2]:      1409      1004      1281      1694      1156      1503      1330      1414      1651      1457      2269      2594      2391      2454      2235      2451 
dram[3]:      1576      1457      1232      1251      1381      1192      1369      1237      1374      1280      2372      2604      2338      2306      2371      2412 
dram[4]:      1327      1419      1477      1294      1349      1163      1303      1303      1156      1505      2269      2122      2269      2216      2276      2213 
dram[5]:      1348      1450      1194      1334      1433      1314      1431      1265      1353      1310      2029      2287      2082      2281      2285      2282 
average row accesses per activate:
dram[0]:  1.173388  1.157965  1.153852  1.157067  1.165544  1.157404  1.175248  1.170546  1.157000  1.147837  1.159549  1.165350  1.177729  1.170194  1.181216  1.176762 
dram[1]:  1.153050  1.153538  1.157601  1.153480  1.158325  1.159546  1.166678  1.170290  1.150928  1.152325  1.159860  1.161610  1.168662  1.171394  1.173396  1.182001 
dram[2]:  1.152356  1.163955  1.149299  1.163307  1.157434  1.195197  1.159760  1.185695  1.142624  1.150063  1.150602  1.159948  1.173104  1.185057  1.170678  1.192661 
dram[3]:  1.150743  1.153093  1.156174  1.158226  1.155027  1.163799  1.164522  1.177068  1.141662  1.148973  1.162410  1.161177  1.169034  1.168082  1.179418  1.184191 
dram[4]:  1.160840  1.158341  1.157202  1.155125  1.160136  1.162713  1.177133  1.169524  1.144679  1.146119  1.190180  1.161490  1.167532  1.171595  1.182638  1.188249 
dram[5]:  1.154647  1.160108  1.157256  1.156147  1.153466  1.160386  1.163623  1.174034  1.149251  1.151326  1.155570  1.157492  1.171323  1.170855  1.172934  1.192247 
average row locality = 6579254/5651327 = 1.164196
average row locality_1 = 4883758/4279545 = 1.141186
average row locality_2 = 1695496/1371782 = 1.235981
average row locality_3 = 0/0 = -nan
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:     46794     43407     42879     41769     45342     42539     44755     42939     44233     40914     42688     41903     44445     42297     45196     43559 
dram[1]:     43284     41283     42773     41232     42731     42352     42971     42601     42339     41533     40998     40697     42309     41993     43228     43396 
dram[2]:     43798     45577     41619     44310     43708     48824     42397     45769     41956     42867     41216     43214     43686     45845     42564     46124 
dram[3]:     41221     42468     42716     42494     42123     44210     42367     44310     40941     41424     42070     41269     42290     41859     43933     44035 
dram[4]:     44934     43138     44416     42164     44423     44220     45389     42698     42505     41287     47027     41970     43409     42425     45605     44945 
dram[5]:     42737     42509     43167     42537     42685     43378     42453     43560     42354     41322     41651     40467     43116     41492     42903     45037 
total reads: 4136506
bank skew: 48824/40467 = 1.21
chip skew: 703474/675720 = 1.04
number of total write accesses:
dram[0]:     27290     24151     23120     22093     26102     23669     27263     25616     28321     25105     27180     26418     28089     25877     27346     25698 
dram[1]:     23925     22097     23032     21575     23670     23465     25555     25284     26498     25704     25513     25193     25914     25573     25479     25556 
dram[2]:     24297     26026     22020     24374     24657     29564     25112     28300     26109     26997     25741     27718     27299     29386     24806     28143 
dram[3]:     22071     23173     23046     22618     23188     25249     24968     26872     25103     25614     26561     25753     25936     25384     26102     26139 
dram[4]:     25558     23784     24478     22426     25329     25230     27904     25381     26607     25518     31532     26430     27006     26043     27663     26970 
dram[5]:     23564     23174     23447     22783     23652     24457     25036     26234     26439     25509     26144     24929     26696     25043     25004     27113 
total reads: 2442780
bank skew: 31532/21575 = 1.46
chip skew: 420549/394033 = 1.07
average mf latency per bank:
dram[0]:        973       902       944       875       840       781       765       704       718       659       769       705       852       791       952       881
dram[1]:        836       874       810       847       739       752       650       671       603       623       646       653       722       739       809       833
dram[2]:        942      1175       919      1108       825      1378       737       930       684       862       737       910       825      1037       929      1129
dram[3]:        885       861       842       844       760       773       669       669       620       625       653       665       747       750       844       847
dram[4]:       1056       957       994       918       909       824       821       733       769       680       851       732       908       833      1000       930
dram[5]:        856       879       830       853       741       780       667       696       627       654       663       683       743       767       834       861
maximum mf latency per bank:
dram[0]:       6828      7390      8333      8687      9657      7104      9111      5994      8176      7270      9704      6918      6968      9588      7463      6175
dram[1]:       8119      8128      9964      8577      6931      7684      6645      6978      7672      7854      6870      7643      9590      8143      8657      7401
dram[2]:       9026      9295      9822      8402      8259      7978     10057      7705      7023      7973      8006      8313      6147      7989      6687      6420
dram[3]:       8510      7093      9237      7380      8890      8869      6191      6832      9572      7980      7167      8139      5610      5709      6859      6797
dram[4]:       7601      6808      8275      9716      9430      5662      6504      6142      9143      7664      7111      8463      8075      7473      8658      8139
dram[5]:       7154      7930      8894     10390      9480      7413      8553      7037      7574      6787      8399      9796      8874      8582      5144      6743
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7063119 n_nop=2947154 n_act=951419 n_pre=951406 n_req=705777 n_req_1=399470 n_req_2=306307 n_req_3=0 n_rd=1391283 n_write=821857 bw_util=0.3983 bw_util_1=0.2262 bw_util_2=0.1721 bw_util_3=0 blp=10.474696 blp_1= 3.763867 blp_2= 2.893782 blp_3= -nan
 n_activity=7050315 dram_eff=0.3991 dram_eff_1=0.2266 dram_eff_2=0.1724 dram_eff_3=0
bk0: 93585a 2552447i bk1: 86812a 2802437i bk2: 85754a 2836009i bk3: 83538a 2900082i bk4: 90679a 2306657i bk5: 85074a 2565873i bk6: 89510a 2093385i bk7: 85875a 2210332i bk8: 88464a 2510938i bk9: 81828a 2782202i bk10: 85368a 2461101i bk11: 83804a 2464008i bk12: 88890a 2155340i bk13: 84592a 2355138i bk14: 90392a 2058952i bk15: 87118a 2198434i 
bw_dist = 0.226	0.172	0.000	0.600	0.002
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=14.6409
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7063119 n_nop=3087368 n_act=920529 n_pre=920513 n_req=685629 n_req_1=380166 n_req_2=305463 n_req_3=0 n_rd=1351440 n_write=783269 bw_util=0.3869 bw_util_1=0.2153 bw_util_2=0.1716 bw_util_3=0 blp=9.961454 blp_1= 3.639221 blp_2= 2.855096 blp_3= -nan
 n_activity=7018462 dram_eff=0.3894 dram_eff_1=0.2167 dram_eff_2=0.1727 dram_eff_3=0
bk0: 86568a 3008614i bk1: 82566a 3153712i bk2: 85546a 2954144i bk3: 82464a 3059815i bk4: 85462a 2744572i bk5: 84704a 2706883i bk6: 85942a 2432524i bk7: 85202a 2392920i bk8: 84678a 2811215i bk9: 83066a 2798878i bk10: 81996a 2772587i bk11: 81394a 2735888i bk12: 84618a 2527260i bk13: 83986a 2512119i bk14: 86456a 2426104i bk15: 86792a 2344562i 
bw_dist = 0.215	0.172	0.000	0.607	0.006
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=13.197
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7063119 n_nop=2892335 n_act=963815 n_pre=963800 n_req=713613 n_req_1=406684 n_req_2=306929 n_req_3=0 n_rd=1406932 n_write=836237 bw_util=0.4028 bw_util_1=0.2303 bw_util_2=0.1724 bw_util_3=0 blp=10.688436 blp_1= 3.806863 blp_2= 2.917626 blp_3= -nan
 n_activity=7056202 dram_eff=0.4032 dram_eff_1=0.2305 dram_eff_2=0.1726 dram_eff_3=0
bk0: 87596a 2843979i bk1: 91154a 2537462i bk2: 83238a 2940529i bk3: 88620a 2564661i bk4: 87416a 2458525i bk5: 97646a 1756970i bk6: 84788a 2298317i bk7: 91536a 1818205i bk8: 83912a 2745272i bk9: 85734a 2529216i bk10: 82432a 2619130i bk11: 86428a 2272574i bk12: 87368a 2222386i bk13: 91690a 1855773i bk14: 85126a 2346458i bk15: 92248a 1823567i 
bw_dist = 0.230	0.172	0.000	0.596	0.001
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=15.2601
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7063119 n_nop=3058815 n_act=927068 n_pre=927054 n_req=689656 n_req_1=383910 n_req_2=305746 n_req_3=0 n_rd=1359458 n_write=790724 bw_util=0.3892 bw_util_1=0.2174 bw_util_2=0.1718 bw_util_3=0 blp=10.076318 blp_1= 3.668406 blp_2= 2.862992 blp_3= -nan
 n_activity=7026303 dram_eff=0.3912 dram_eff_1=0.2186 dram_eff_2=0.1727 dram_eff_3=0
bk0: 82442a 3236444i bk1: 84936a 3010233i bk2: 85432a 2938432i bk3: 84988a 2900817i bk4: 84246a 2773825i bk5: 88418a 2425651i bk6: 84734a 2472068i bk7: 88620a 2152825i bk8: 81882a 2946079i bk9: 82848a 2791836i bk10: 84140a 2611198i bk11: 82538a 2636383i bk12: 84580a 2510523i bk13: 83718a 2497989i bk14: 87866a 2309830i bk15: 88070a 2244421i 
bw_dist = 0.217	0.172	0.000	0.606	0.005
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=13.5181
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7063119 n_nop=2912983 n_act=959061 n_pre=959046 n_req=710704 n_req_1=403976 n_req_2=306728 n_req_3=0 n_rd=1401100 n_write=830929 bw_util=0.4011 bw_util_1=0.2288 bw_util_2=0.1724 bw_util_3=0 blp=10.610445 blp_1= 3.798241 blp_2= 2.904181 blp_3= -nan
 n_activity=7054896 dram_eff=0.4016 dram_eff_1=0.229 dram_eff_2=0.1726 dram_eff_3=0
bk0: 89868a 2725934i bk1: 86276a 2824444i bk2: 88832a 2659237i bk3: 84328a 2830449i bk4: 88846a 2382275i bk5: 88440a 2301493i bk6: 90778a 1960925i bk7: 85392a 2219741i bk8: 85008a 2708308i bk9: 82574a 2731959i bk10: 94054a 1909985i bk11: 83940a 2430850i bk12: 86818a 2256048i bk13: 84850a 2313105i bk14: 91208a 1971900i bk15: 89888a 1993226i 
bw_dist = 0.229	0.172	0.000	0.598	0.001
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=15.0679
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7063119 n_nop=3047894 n_act=929426 n_pre=929410 n_req=691287 n_req_1=385359 n_req_2=305928 n_req_3=0 n_rd=1362736 n_write=793653 bw_util=0.3901 bw_util_1=0.2182 bw_util_2=0.1719 bw_util_3=0 blp=10.115720 blp_1= 3.677483 blp_2= 2.865373 blp_3= -nan
 n_activity=7030027 dram_eff=0.392 dram_eff_1=0.2193 dram_eff_2=0.1727 dram_eff_3=0
bk0: 85474a 3041138i bk1: 85018a 2989084i bk2: 86334a 2850922i bk3: 85074a 2854551i bk4: 85370a 2694578i bk5: 86756a 2528764i bk6: 84906a 2448550i bk7: 87120a 2230746i bk8: 84708a 2797293i bk9: 82644a 2801061i bk10: 83302a 2644478i bk11: 80934a 2728010i bk12: 86232a 2414497i bk13: 82984a 2544163i bk14: 85806a 2453830i bk15: 90074a 2107714i 
bw_dist = 0.218	0.172	0.000	0.605	0.005
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=13.6063

========= L2 cache stats =========
L2_cache_bank[0]: Access = 531706, Miss = 356352, Miss_rate = 0.670, Pending_hits = 6856, Reservation_fails = 265500
L2_cache_bank[1]: Access = 508177, Miss = 339342, Miss_rate = 0.668, Pending_hits = 5898, Reservation_fails = 183843
L2_cache_bank[2]: Access = 517223, Miss = 340639, Miss_rate = 0.659, Pending_hits = 5382, Reservation_fails = 161016
L2_cache_bank[3]: Access = 507963, Miss = 335092, Miss_rate = 0.660, Pending_hits = 5122, Reservation_fails = 155745
L2_cache_bank[4]: Access = 510890, Miss = 340954, Miss_rate = 0.667, Pending_hits = 5872, Reservation_fails = 123857
L2_cache_bank[5]: Access = 557288, Miss = 362539, Miss_rate = 0.651, Pending_hits = 7271, Reservation_fails = 303872
L2_cache_bank[6]: Access = 511227, Miss = 337666, Miss_rate = 0.661, Pending_hits = 5223, Reservation_fails = 144155
L2_cache_bank[7]: Access = 524017, Miss = 342079, Miss_rate = 0.653, Pending_hits = 5743, Reservation_fails = 172348
L2_cache_bank[8]: Access = 531538, Miss = 357712, Miss_rate = 0.673, Pending_hits = 7140, Reservation_fails = 261477
L2_cache_bank[9]: Access = 519704, Miss = 342854, Miss_rate = 0.660, Pending_hits = 6240, Reservation_fails = 187739
L2_cache_bank[10]: Access = 515089, Miss = 341072, Miss_rate = 0.662, Pending_hits = 5608, Reservation_fails = 151870
L2_cache_bank[11]: Access = 522247, Miss = 340310, Miss_rate = 0.652, Pending_hits = 5943, Reservation_fails = 177730
Cache L2_bank_000:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 531706, Miss = 356352 (0.67), PendingHit = 6856 (0.0129)
Cache L2_bank_001:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 508177, Miss = 339342 (0.668), PendingHit = 5898 (0.0116)
Cache L2_bank_002:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 517223, Miss = 340639 (0.659), PendingHit = 5382 (0.0104)
Cache L2_bank_003:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 507963, Miss = 335092 (0.66), PendingHit = 5122 (0.0101)
Cache L2_bank_004:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 510890, Miss = 340954 (0.667), PendingHit = 5872 (0.0115)
Cache L2_bank_005:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 557288, Miss = 362539 (0.651), PendingHit = 7271 (0.013)
Cache L2_bank_006:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 511227, Miss = 337666 (0.661), PendingHit = 5223 (0.0102)
Cache L2_bank_007:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 524017, Miss = 342079 (0.653), PendingHit = 5743 (0.011)
Cache L2_bank_008:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 531538, Miss = 357712 (0.673), PendingHit = 7140 (0.0134)
Cache L2_bank_009:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 519704, Miss = 342854 (0.66), PendingHit = 6240 (0.012)
Cache L2_bank_010:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 515089, Miss = 341072 (0.662), PendingHit = 5608 (0.0109)
Cache L2_bank_011:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 522247, Miss = 340310 (0.652), PendingHit = 5943 (0.0114)
L2 Cache Total Miss Rate = 0.661
Stream 1: L2 Cache Miss Rate = 0.755
Stream 2: L2 Cache Miss Rate = 0.557
Stream 1: Accesses  = 3296255
Stream 1: Misses  = 2488243
Stream 2: Accesses  = 2960814
Stream 2: Misses  = 1648368
Stream 1+2: Accesses  = 6257069
Stream 1+2: Misses  = 4136611
Total Accesses  = 6257069
MPKI-CORES
CORE_L2MPKI_0	75.982
CORE_L2MPKI_1	78.455
CORE_L2MPKI_2	75.543
CORE_L2MPKI_3	77.104
CORE_L2MPKI_4	77.298
CORE_L2MPKI_5	78.497
CORE_L2MPKI_6	77.844
CORE_L2MPKI_7	78.468
CORE_L2MPKI_8	77.142
CORE_L2MPKI_9	78.874
CORE_L2MPKI_10	77.095
CORE_L2MPKI_11	78.803
CORE_L2MPKI_12	78.967
CORE_L2MPKI_13	79.851
CORE_L2MPKI_14	78.471
CORE_L2MPKI_15	79.980
CORE_L2MPKI_16	76.955
CORE_L2MPKI_17	78.218
CORE_L2MPKI_18	75.891
CORE_L2MPKI_19	79.069
CORE_L2MPKI_20	33.093
CORE_L2MPKI_21	27.938
CORE_L2MPKI_22	31.181
CORE_L2MPKI_23	30.323
CORE_L2MPKI_24	33.016
CORE_L2MPKI_25	9.261
CORE_L2MPKI_26	8.247
CORE_L2MPKI_27	8.674
CORE_L2MPKI_28	8.368
CORE_L2MPKI_29	8.823
CORE_L2MPKI_30	2.801
CORE_L2MPKI_31	2.778
CORE_L2MPKI_32	2.724
CORE_L2MPKI_33	2.781
CORE_L2MPKI_34	2.786
CORE_L2MPKI_35	2.768
CORE_L2MPKI_36	2.945
CORE_L2MPKI_37	2.778
CORE_L2MPKI_38	2.841
CORE_L2MPKI_39	2.726
CORE_L2MPKI_40	2.868
CORE_L2MPKI_41	2.778
CORE_L2MPKI_42	2.766
CORE_L2MPKI_43	2.918
CORE_L2MPKI_44	2.875
CORE_L2MPKI_45	2.725
CORE_L2MPKI_46	2.855
CORE_L2MPKI_47	2.731
CORE_L2MPKI_48	2.935
CORE_L2MPKI_49	2.720
CORE_L2MPKI_50	2.862
CORE_L2MPKI_51	2.794
CORE_L2MPKI_52	2.863
CORE_L2MPKI_53	2.787
CORE_L2MPKI_54	2.855
CORE_L2MPKI_55	2.731
CORE_L2MPKI_56	2.757
CORE_L2MPKI_57	2.745
CORE_L2MPKI_58	2.828
CORE_L2MPKI_59	2.907
Avg_MPKI_Stream1= 58.581
Avg_MPKI_Stream2= 2.808
MISSES-CORES
CORE_MISSES_0	81017
CORE_MISSES_1	83838
CORE_MISSES_2	79288
CORE_MISSES_3	87755
CORE_MISSES_4	77629
CORE_MISSES_5	88321
CORE_MISSES_6	83835
CORE_MISSES_7	88492
CORE_MISSES_8	82859
CORE_MISSES_9	90979
CORE_MISSES_10	85505
CORE_MISSES_11	88274
CORE_MISSES_12	84385
CORE_MISSES_13	91965
CORE_MISSES_14	91250
CORE_MISSES_15	93796
CORE_MISSES_16	84685
CORE_MISSES_17	86761
CORE_MISSES_18	85593
CORE_MISSES_19	91024
CORE_MISSES_20	79170
CORE_MISSES_21	81859
CORE_MISSES_22	77252
CORE_MISSES_23	88101
CORE_MISSES_24	78871
CORE_MISSES_25	71998
CORE_MISSES_26	72793
CORE_MISSES_27	71002
CORE_MISSES_28	70012
CORE_MISSES_29	69934
CORE_MISSES_30	55104
CORE_MISSES_31	54468
CORE_MISSES_32	54465
CORE_MISSES_33	54197
CORE_MISSES_34	54987
CORE_MISSES_35	55973
CORE_MISSES_36	53961
CORE_MISSES_37	54967
CORE_MISSES_38	55004
CORE_MISSES_39	56120
CORE_MISSES_40	54456
CORE_MISSES_41	56461
CORE_MISSES_42	55829
CORE_MISSES_43	55162
CORE_MISSES_44	54209
CORE_MISSES_45	54236
CORE_MISSES_46	54654
CORE_MISSES_47	57584
CORE_MISSES_48	53961
CORE_MISSES_49	54421
CORE_MISSES_50	55386
CORE_MISSES_51	55103
CORE_MISSES_52	53111
CORE_MISSES_53	53898
CORE_MISSES_54	54673
CORE_MISSES_55	57526
CORE_MISSES_56	55278
CORE_MISSES_57	54884
CORE_MISSES_58	53738
CORE_MISSES_59	54552
L2_MISSES = 4136611
L2_total_cache_accesses = 6257069
L2_total_cache_misses = 4136611
L2_total_cache_miss_rate = 0.6611
L2_total_cache_pending_hits = 72298
L2_total_cache_reservation_fails = 2289152
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 678770
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 23221
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 3755136
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 2038687
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 4145
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 506
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1000
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 7896
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 1327090
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 42980
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 325143
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 191294
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 33038
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 5182
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 54978
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 28608
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 5117
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 409
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 354
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 22667
L2_cache_data_port_util = 0.242
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=21745718
icnt_total_pkts_simt_to_mem=9583823
statistics from finished app 2
-------------------------------------------------
gpu_ipc_1 =       4.8078
gpu_ipc_2 =     120.5800
gpu_tot_sim_cycle_stream_1 = 5544318
gpu_tot_sim_cycle_stream_2 = 5542823
gpu_sim_insn_1 = 26655808
gpu_sim_insn_2 = 668353440
gpu_sim_cycle = 5544319
gpu_sim_insn = 695009248
gpu_ipc =     125.3552
gpu_tot_sim_cycle = 5544319
gpu_tot_sim_insn = 695009248
gpu_tot_ipc =     125.3552
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 21457154
gpu_stall_icnt2sh    = 6784375
gpu_total_sim_rate=112243

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 11457862
	L1I_total_cache_misses = 39169
	L1I_total_cache_miss_rate = 0.0034
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 122, Miss = 122, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 549
	L1D_cache_core[1]: Access = 122, Miss = 122, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 747
	L1D_cache_core[2]: Access = 122, Miss = 122, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 687
	L1D_cache_core[3]: Access = 126, Miss = 126, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 394
	L1D_cache_core[4]: Access = 114, Miss = 114, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 638
	L1D_cache_core[5]: Access = 126, Miss = 126, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 678
	L1D_cache_core[6]: Access = 122, Miss = 122, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 719
	L1D_cache_core[7]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 787
	L1D_cache_core[8]: Access = 122, Miss = 122, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 730
	L1D_cache_core[9]: Access = 126, Miss = 126, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 799
	L1D_cache_core[10]: Access = 122, Miss = 122, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 887
	L1D_cache_core[11]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 732
	L1D_cache_core[12]: Access = 116, Miss = 116, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 762
	L1D_cache_core[13]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 855
	L1D_cache_core[14]: Access = 126, Miss = 126, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 882
	L1D_cache_core[15]: Access = 130, Miss = 130, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 711
	L1D_cache_core[16]: Access = 124, Miss = 124, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 912
	L1D_cache_core[17]: Access = 126, Miss = 126, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 798
	L1D_cache_core[18]: Access = 124, Miss = 124, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 818
	L1D_cache_core[19]: Access = 130, Miss = 130, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1000
	L1D_cache_core[20]: Access = 4952, Miss = 4952, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 15912
	L1D_cache_core[21]: Access = 6643, Miss = 6643, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 4963
	L1D_cache_core[22]: Access = 5172, Miss = 5172, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 11467
	L1D_cache_core[23]: Access = 6442, Miss = 6442, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 7733
	L1D_cache_core[24]: Access = 5030, Miss = 5030, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 15333
	L1D_cache_core[25]: Access = 18683, Miss = 18683, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 47671
	L1D_cache_core[26]: Access = 20927, Miss = 20927, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 26130
	L1D_cache_core[27]: Access = 19752, Miss = 19752, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 37832
	L1D_cache_core[28]: Access = 19786, Miss = 19786, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 45345
	L1D_cache_core[29]: Access = 19268, Miss = 19268, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 39450
	L1D_cache_core[30]: Access = 47964, Miss = 47964, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 95402
	L1D_cache_core[31]: Access = 47834, Miss = 47834, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 99784
	L1D_cache_core[32]: Access = 48407, Miss = 48407, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 90739
	L1D_cache_core[33]: Access = 47546, Miss = 47546, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 93518
	L1D_cache_core[34]: Access = 47824, Miss = 47824, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 91798
	L1D_cache_core[35]: Access = 49429, Miss = 49429, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 74559
	L1D_cache_core[36]: Access = 44812, Miss = 44812, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 129638
	L1D_cache_core[37]: Access = 48466, Miss = 48466, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 87471
	L1D_cache_core[38]: Access = 47126, Miss = 47126, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 85255
	L1D_cache_core[39]: Access = 50313, Miss = 50313, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 76072
	L1D_cache_core[40]: Access = 46258, Miss = 46258, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 104078
	L1D_cache_core[41]: Access = 49835, Miss = 49835, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 91935
	L1D_cache_core[42]: Access = 49212, Miss = 49212, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 68969
	L1D_cache_core[43]: Access = 46581, Miss = 46581, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 126971
	L1D_cache_core[44]: Access = 45920, Miss = 45920, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 89234
	L1D_cache_core[45]: Access = 48627, Miss = 48627, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 82604
	L1D_cache_core[46]: Access = 46827, Miss = 46827, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 94518
	L1D_cache_core[47]: Access = 51437, Miss = 51437, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 56007
	L1D_cache_core[48]: Access = 44404, Miss = 44404, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 112617
	L1D_cache_core[49]: Access = 48976, Miss = 48976, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 78011
	L1D_cache_core[50]: Access = 47192, Miss = 47192, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 110073
	L1D_cache_core[51]: Access = 48188, Miss = 48188, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 82889
	L1D_cache_core[52]: Access = 45218, Miss = 45218, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 114528
	L1D_cache_core[53]: Access = 47547, Miss = 47547, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 97505
	L1D_cache_core[54]: Access = 46510, Miss = 46510, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 92751
	L1D_cache_core[55]: Access = 51445, Miss = 51445, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 56215
	L1D_cache_core[56]: Access = 48661, Miss = 48661, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 85556
	L1D_cache_core[57]: Access = 49059, Miss = 49059, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 93698
	L1D_cache_core[58]: Access = 46255, Miss = 46255, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 99898
	L1D_cache_core[59]: Access = 45838, Miss = 45838, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 98746
	L1D_total_cache_accesses = 1562850
	L1D_total_cache_misses = 1562850
	L1D_total_cache_miss_rate = 1.0000
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 3027960
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.004
L1C_cache:
	L1C_total_cache_accesses = 981887
	L1C_total_cache_misses = 8662
	L1C_total_cache_miss_rate = 0.0088
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 88929
L1T_cache:
	L1T_total_cache_accesses = 4750020
	L1T_total_cache_misses = 1776755
	L1T_total_cache_miss_rate = 0.3741
	L1T_total_cache_pending_hits = 2973265
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1465214
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 2850282
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 973225
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 8662
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 88929
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 2973265
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 1776755
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 97636
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 177678
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 11418693
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 39169
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
1713, 1262, 1713, 1262, 1333, 1262, 1319, 1262, 1262, 1119, 1262, 1025, 1262, 835, 1262, 739, 1262, 701, 1262, 631, 1262, 631, 1262, 631, 1262, 631, 1262, 631, 1262, 631, 1262, 631, 
shader 0 total_cycles, active_cycles, idle cycles = 5544319, 17553, 5526766 
shader 1 total_cycles, active_cycles, idle cycles = 5544319, 17562, 5526757 
shader 2 total_cycles, active_cycles, idle cycles = 5544319, 17233, 5527085 
shader 3 total_cycles, active_cycles, idle cycles = 5544319, 18610, 5525709 
shader 4 total_cycles, active_cycles, idle cycles = 5544319, 16607, 5527711 
shader 5 total_cycles, active_cycles, idle cycles = 5544319, 18374, 5525945 
shader 6 total_cycles, active_cycles, idle cycles = 5544319, 17641, 5526677 
shader 7 total_cycles, active_cycles, idle cycles = 5544319, 18386, 5525932 
shader 8 total_cycles, active_cycles, idle cycles = 5544319, 17564, 5526754 
shader 9 total_cycles, active_cycles, idle cycles = 5544319, 18772, 5525547 
shader 10 total_cycles, active_cycles, idle cycles = 5544319, 18112, 5526206 
shader 11 total_cycles, active_cycles, idle cycles = 5544319, 18348, 5525970 
shader 12 total_cycles, active_cycles, idle cycles = 5544319, 17496, 5526822 
shader 13 total_cycles, active_cycles, idle cycles = 5544319, 18858, 5525461 
shader 14 total_cycles, active_cycles, idle cycles = 5544319, 18979, 5525339 
shader 15 total_cycles, active_cycles, idle cycles = 5544319, 19132, 5525187 
shader 16 total_cycles, active_cycles, idle cycles = 5544319, 17969, 5526350 
shader 17 total_cycles, active_cycles, idle cycles = 5544319, 18193, 5526125 
shader 18 total_cycles, active_cycles, idle cycles = 5544319, 18389, 5525929 
shader 19 total_cycles, active_cycles, idle cycles = 5544319, 18756, 5525563 
shader 20 total_cycles, active_cycles, idle cycles = 5544319, 47818, 5496500 
shader 21 total_cycles, active_cycles, idle cycles = 5544319, 59344, 5484975 
shader 22 total_cycles, active_cycles, idle cycles = 5544319, 49528, 5494791 
shader 23 total_cycles, active_cycles, idle cycles = 5544319, 59078, 5485241 
shader 24 total_cycles, active_cycles, idle cycles = 5544319, 48413, 5495906 
shader 25 total_cycles, active_cycles, idle cycles = 5544319, 135417, 5408901 
shader 26 total_cycles, active_cycles, idle cycles = 5544319, 150307, 5394011 
shader 27 total_cycles, active_cycles, idle cycles = 5544319, 142580, 5401738 
shader 28 total_cycles, active_cycles, idle cycles = 5544319, 142761, 5401558 
shader 29 total_cycles, active_cycles, idle cycles = 5544319, 139601, 5404717 
shader 30 total_cycles, active_cycles, idle cycles = 5544319, 321892, 5222426 
shader 31 total_cycles, active_cycles, idle cycles = 5544319, 321955, 5222364 
shader 32 total_cycles, active_cycles, idle cycles = 5544319, 326108, 5218210 
shader 33 total_cycles, active_cycles, idle cycles = 5544319, 320287, 5224031 
shader 34 total_cycles, active_cycles, idle cycles = 5544319, 321435, 5222884 
shader 35 total_cycles, active_cycles, idle cycles = 5544319, 332853, 5211466 
shader 36 total_cycles, active_cycles, idle cycles = 5544319, 300282, 5244036 
shader 37 total_cycles, active_cycles, idle cycles = 5544319, 325998, 5218320 
shader 38 total_cycles, active_cycles, idle cycles = 5544319, 317106, 5227213 
shader 39 total_cycles, active_cycles, idle cycles = 5544319, 338283, 5206036 
shader 40 total_cycles, active_cycles, idle cycles = 5544319, 310717, 5233601 
shader 41 total_cycles, active_cycles, idle cycles = 5544319, 334825, 5209494 
shader 42 total_cycles, active_cycles, idle cycles = 5544319, 331194, 5213125 
shader 43 total_cycles, active_cycles, idle cycles = 5544319, 312350, 5231968 
shader 44 total_cycles, active_cycles, idle cycles = 5544319, 308695, 5235624 
shader 45 total_cycles, active_cycles, idle cycles = 5544319, 326804, 5217515 
shader 46 total_cycles, active_cycles, idle cycles = 5544319, 314333, 5229985 
shader 47 total_cycles, active_cycles, idle cycles = 5544319, 345664, 5198654 
shader 48 total_cycles, active_cycles, idle cycles = 5544319, 297462, 5246857 
shader 49 total_cycles, active_cycles, idle cycles = 5544319, 329705, 5214613 
shader 50 total_cycles, active_cycles, idle cycles = 5544319, 316949, 5227370 
shader 51 total_cycles, active_cycles, idle cycles = 5544319, 323968, 5220351 
shader 52 total_cycles, active_cycles, idle cycles = 5544319, 303794, 5240525 
shader 53 total_cycles, active_cycles, idle cycles = 5544319, 318763, 5225556 
shader 54 total_cycles, active_cycles, idle cycles = 5544319, 313103, 5231215 
shader 55 total_cycles, active_cycles, idle cycles = 5544319, 346022, 5198297 
shader 56 total_cycles, active_cycles, idle cycles = 5544319, 326992, 5217326 
shader 57 total_cycles, active_cycles, idle cycles = 5544319, 329671, 5214647 
shader 58 total_cycles, active_cycles, idle cycles = 5544319, 310876, 5233443 
shader 59 total_cycles, active_cycles, idle cycles = 5544319, 307476, 5236843 
warps_exctd_sm 0 = 1664 
warps_exctd_sm 1 = 1664 
warps_exctd_sm 2 = 1664 
warps_exctd_sm 3 = 1792 
warps_exctd_sm 4 = 1536 
warps_exctd_sm 5 = 1760 
warps_exctd_sm 6 = 1664 
warps_exctd_sm 7 = 1728 
warps_exctd_sm 8 = 1696 
warps_exctd_sm 9 = 1760 
warps_exctd_sm 10 = 1696 
warps_exctd_sm 11 = 1728 
warps_exctd_sm 12 = 1632 
warps_exctd_sm 13 = 1792 
warps_exctd_sm 14 = 1792 
warps_exctd_sm 15 = 1792 
warps_exctd_sm 16 = 1696 
warps_exctd_sm 17 = 1728 
warps_exctd_sm 18 = 1728 
warps_exctd_sm 19 = 1792 
warps_exctd_sm 20 = 6432 
warps_exctd_sm 21 = 7712 
warps_exctd_sm 22 = 6656 
warps_exctd_sm 23 = 7520 
warps_exctd_sm 24 = 6496 
warps_exctd_sm 25 = 18432 
warps_exctd_sm 26 = 20096 
warps_exctd_sm 27 = 19456 
warps_exctd_sm 28 = 19232 
warps_exctd_sm 29 = 19168 
warps_exctd_sm 30 = 43872 
warps_exctd_sm 31 = 44096 
warps_exctd_sm 32 = 44384 
warps_exctd_sm 33 = 44064 
warps_exctd_sm 34 = 44064 
warps_exctd_sm 35 = 45408 
warps_exctd_sm 36 = 41728 
warps_exctd_sm 37 = 44992 
warps_exctd_sm 38 = 43776 
warps_exctd_sm 39 = 45792 
warps_exctd_sm 40 = 42528 
warps_exctd_sm 41 = 45536 
warps_exctd_sm 42 = 44736 
warps_exctd_sm 43 = 42464 
warps_exctd_sm 44 = 41984 
warps_exctd_sm 45 = 44416 
warps_exctd_sm 46 = 43136 
warps_exctd_sm 47 = 46272 
warps_exctd_sm 48 = 40992 
warps_exctd_sm 49 = 45152 
warps_exctd_sm 50 = 43552 
warps_exctd_sm 51 = 43424 
warps_exctd_sm 52 = 41920 
warps_exctd_sm 53 = 43328 
warps_exctd_sm 54 = 42944 
warps_exctd_sm 55 = 46240 
warps_exctd_sm 56 = 44352 
warps_exctd_sm 57 = 44256 
warps_exctd_sm 58 = 42080 
warps_exctd_sm 59 = 41472 
gpgpu_n_tot_thrd_icount = 702265056
gpgpu_n_tot_w_icount = 21945783
gpgpu_n_stall_shd_mem = 184971452
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 4621389
gpgpu_n_mem_write_global = 97636
gpgpu_n_mem_texture = 1776755
gpgpu_n_mem_const = 5728
gpgpu_n_load_insn  = 50004992
gpgpu_n_store_insn = 1431232
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 22675136
gpgpu_n_const_mem_insn = 24106368
gpgpu_n_param_mem_insn = 7314016
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 88929
gpgpu_stall_shd_mem[c_mem][bk_conf] = 88929
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 153284237
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:253228386	W0_Idle:86191650	W0_Scoreboard:303952329	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:21945915
Warp Occupancy Distribution:
Stall:226395440	W0_Idle:76271364	W0_Scoreboard:27317558	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:2674778
Warp Occupancy Distribution:
Stall:26832946	W0_Idle:9920286	W0_Scoreboard:276634771	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:19271137
warp_utilization0: 0.032986
warp_utilization1: 0.008041
warp_utilization2: 0.057931
traffic_breakdown_coretomem[CONST_ACC_R] = 45824 {8:5728,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 11721712 {8:1465214,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 9062240 {40:34474,72:14168,136:48994,}
traffic_breakdown_coretomem[GLOBAL_ATOMIC] = 126897944 {40:3146537,72:4286,136:5352,}
traffic_breakdown_coretomem[INST_ACC_R] = 49200 {8:6150,}
traffic_breakdown_coretomem[TEXTURE_ACC_R] = 14214040 {8:1776755,}
traffic_breakdown_memtocore[CONST_ACC_R] = 412416 {72:5728,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 199269104 {136:1465214,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 781088 {8:97636,}
traffic_breakdown_memtocore[GLOBAL_ATOMIC] = 126873584 {40:3145928,72:4286,136:5352,}
traffic_breakdown_memtocore[INST_ACC_R] = 836400 {136:6150,}
traffic_breakdown_memtocore[TEXTURE_ACC_R] = 241638680 {136:1776755,}
maxmrqlatency = 1020 
maxdqlatency = 0 
maxmflatency = 10390 
averagemflatency = 857 
averagemflatency_1 = 876 
averagemflatency_2= 835 
averagemrqlatency_1 = 66 
averagemrqlatency_2 = 72 
max_icnt2mem_latency = 9574 
max_icnt2sh_latency = 5544318 
mrq_lat_table:2043286 	73423 	133055 	252218 	596778 	1018665 	1340398 	1062775 	289930 	9100 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	50978 	57725 	75356 	335084 	1151320 	2809519 	1860372 	157222 	3277 	45 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	500448 	298282 	643168 	490702 	716179 	1395287 	1692050 	716630 	53031 	1688 	25 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	3726471 	2373107 	290771 	12763 	150 	0 	0 	0 	0 	0 	0 	0 	180 	768 	3490 	4438 	8876 	15490 	35171 	29223 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1 	49 	10786 	251 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        32        32        32        32        32        32        32        32        32        32        10        13        16        17        15        14 
dram[1]:        24        32        32        32        32        32        32        30        32        24        13        11        17        18        11        14 
dram[2]:        32        24        32        32        32        32        32        30        32        19        18        13        15        13        15        18 
dram[3]:        32        20        28        30        32        30        32        28        30        22        12        15        14        15        13        11 
dram[4]:        32        32        32        32        32        32        32        28        28        28        17        11        11        15        12        12 
dram[5]:        32        24        32        32        32        32        32        26        28        22        15        18        15        14        21        14 
maximum service time to same row:
dram[0]:      1247      1423      1295      1326      1601      1581      1270      1489      1602      1458      2180      2291      2175      2301      2487      2177 
dram[1]:      1071      1363      1481      1400      1448      1292      1409      1229      1341      1457      2449      2343      2589      2115      2439      2044 
dram[2]:      1409      1004      1281      1694      1156      1503      1330      1414      1651      1457      2269      2594      2391      2454      2235      2451 
dram[3]:      1576      1457      1232      1251      1381      1192      1369      1237      1374      1280      2372      2604      2338      2306      2371      2412 
dram[4]:      1327      1419      1477      1294      1349      1163      1303      1303      1156      1505      2269      2122      2269      2216      2276      2213 
dram[5]:      1348      1450      1194      1334      1433      1314      1431      1265      1353      1310      2029      2287      2082      2281      2285      2282 
average row accesses per activate:
dram[0]:  1.172836  1.158281  1.154093  1.157433  1.165449  1.158112  1.174957  1.170704  1.157539  1.149198  1.160442  1.165987  1.178296  1.170997  1.181050  1.176666 
dram[1]:  1.152572  1.154086  1.157147  1.153706  1.159460  1.159313  1.167223  1.170971  1.151512  1.153204  1.160154  1.162716  1.170147  1.171493  1.172665  1.181504 
dram[2]:  1.152028  1.163287  1.149790  1.162964  1.157948  1.194402  1.160968  1.185482  1.144014  1.150892  1.151747  1.160242  1.173711  1.185436  1.170375  1.191685 
dram[3]:  1.150548  1.152970  1.155773  1.157962  1.155487  1.164694  1.164829  1.176453  1.142612  1.149940  1.162795  1.161529  1.168852  1.170031  1.178609  1.183413 
dram[4]:  1.161156  1.158141  1.157126  1.155352  1.160885  1.162890  1.176956  1.169351  1.145472  1.147486  1.189426  1.161762  1.168343  1.171970  1.182331  1.186757 
dram[5]:  1.154101  1.159948  1.157098  1.156148  1.154238  1.160812  1.163745  1.173419  1.150317  1.151883  1.156302  1.158016  1.171414  1.171036  1.172947  1.191004 
average row locality = 6819628/5856805 = 1.164394
average row locality_1 = 5061716/4435423 = 1.141203
average row locality_2 = 1757912/1421382 = 1.236763
average row locality_3 = 0/0 = -nan
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:     48511     45172     44506     43464     46885     44099     46376     44512     45920     42625     44412     43635     46143     44011     46984     45279 
dram[1]:     44988     42970     44411     42788     44347     43862     44535     44204     44110     43292     42699     42427     44121     43662     44882     45109 
dram[2]:     45433     47277     43296     45920     45294     50384     43953     47323     43657     44583     42951     44925     45421     47587     44261     47818 
dram[3]:     42888     44279     44361     44140     43625     45792     43903     45801     42609     43139     43804     42933     43994     43663     45642     45725 
dram[4]:     46615     44838     45987     43759     46017     45765     46956     44213     44150     42995     48727     43628     45088     44163     47356     46628 
dram[5]:     44356     44167     44715     44135     44204     44887     44019     45089     44082     42999     43396     42113     44795     43238     44628     46747 
total reads: 4295777
bank skew: 50384/42113 = 1.20
chip skew: 730083/702407 = 1.04
number of total write accesses:
dram[0]:     28067     24977     23919     22953     26959     24540     28222     26527     29217     26012     28082     27313     28956     26745     28197     26480 
dram[1]:     24685     22853     23863     22326     24591     24273     26452     26210     27468     26653     26387     26101     26883     26412     26212     26346 
dram[2]:     25002     26779     22856     25166     25541     30440     25993     29208     27013     27918     26641     28606     28203     30276     25595     28917 
dram[3]:     22806     24061     23840     23463     23986     26136     25840     27695     25966     26514     27477     26586     26781     26347     26879     26920 
dram[4]:     26299     24582     25204     23189     26235     26085     28808     26217     27443     26421     32399     27279     27856     26924     28502     27752 
dram[5]:     24268     23887     24152     23569     24472     25270     25952     27090     27355     26372     27057     25756     27550     25955     25788     27924 
total reads: 2523944
bank skew: 32399/22326 = 1.45
chip skew: 434154/407715 = 1.06
average mf latency per bank:
dram[0]:        968       901       937       870       836       778       763       704       727       669       779       716       861       801       956       890
dram[1]:        839       877       810       847       739       751       653       674       616       636       660       669       737       752       821       844
dram[2]:        937      1160       909      1093       819      1355       733       920       689       858       743       911       830      1036       930      1125
dram[3]:        886       861       837       840       758       771       670       670       631       635       665       677       759       763       851       858
dram[4]:       1043       946       981       906       896       814       812       727       767       685       849       735       907       834       996       928
dram[5]:        850       874       822       845       735       773       662       691       630       660       668       689       749       772       838       862
maximum mf latency per bank:
dram[0]:       6828      7390      8333      8687      9657      7104      9111      5994      8176      7270      9704      6918      6968      9588      7463      6175
dram[1]:       8119      8128      9964      8577      6931      7684      7041      6978      7672      7854      6870      7643      9590      8143      8657      7401
dram[2]:       9026      9295      9822      8402      8259      7978     10057      7705      7023      7973      8006      8313      6147      7989      6687      6420
dram[3]:       8510      7093      9237      7380      8890      8869      6476      6832      9572      7980      7266      8139      5610      5709      6859      6797
dram[4]:       7601      6808      8275      9716      9430      5662      6504      7246      9143      7664      7111      8463      8075      7473      8658      8139
dram[5]:       7154      7930      8894     10390      9480      7413      8553      7037      7574      6787      8399      9796      8874      8582      5144      6743
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7318500 n_nop=3052071 n_act=986068 n_pre=986054 n_req=733140 n_req_1=412611 n_req_2=320529 n_req_3=0 n_rd=1445048 n_write=849259 bw_util=0.3993 bw_util_1=0.2255 bw_util_2=0.1738 bw_util_3=0 blp=10.477893 blp_1= 3.750623 blp_2= 2.911347 blp_3= -nan
 n_activity=7305573 dram_eff=0.4 dram_eff_1=0.2259 dram_eff_2=0.1741 dram_eff_3=0
bk0: 97022a 2659049i bk1: 90344a 2897907i bk2: 89012a 2933929i bk3: 86926a 2986691i bk4: 93768a 2396769i bk5: 88198a 2654941i bk6: 92752a 2167904i bk7: 89021a 2291217i bk8: 91840a 2601416i bk9: 85250a 2870612i bk10: 88824a 2546283i bk11: 87270a 2543919i bk12: 92281a 2240011i bk13: 88020a 2436078i bk14: 93962a 2134697i bk15: 90558a 2281683i 
bw_dist = 0.226	0.174	0.000	0.599	0.002
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=14.665
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7318500 n_nop=3193373 n_act=954985 n_pre=954973 n_req=712790 n_req_1=393167 n_req_2=319623 n_req_3=0 n_rd=1404780 n_write=810389 bw_util=0.3882 bw_util_1=0.2149 bw_util_2=0.1733 bw_util_3=0 blp=9.978370 blp_1= 3.628239 blp_2= 2.875027 blp_3= -nan
 n_activity=7273697 dram_eff=0.3906 dram_eff_1=0.2162 dram_eff_2=0.1744 dram_eff_3=0
bk0: 89976a 3115786i bk1: 85936a 3256998i bk2: 88822a 3049703i bk3: 85576a 3164058i bk4: 88692a 2829351i bk5: 87722a 2804304i bk6: 89070a 2513876i bk7: 88406a 2469613i bk8: 88218a 2895935i bk9: 86580a 2883513i bk10: 85398a 2857977i bk11: 84850a 2817409i bk12: 88238a 2600877i bk13: 87316a 2599827i bk14: 89762a 2519066i bk15: 90218a 2426712i 
bw_dist = 0.215	0.173	0.000	0.606	0.006
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=13.253
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7318500 n_nop=2998866 n_act=998147 n_pre=998134 n_req=740702 n_req_1=419586 n_req_2=321116 n_req_3=0 n_rd=1460140 n_write=863213 bw_util=0.4034 bw_util_1=0.2293 bw_util_2=0.1741 bw_util_3=0 blp=10.676529 blp_1= 3.790237 blp_2= 2.932245 blp_3= -nan
 n_activity=7311549 dram_eff=0.4038 dram_eff_1=0.2295 dram_eff_2=0.1743 dram_eff_3=0
bk0: 90866a 2957638i bk1: 94554a 2641614i bk2: 86592a 3037058i bk3: 91837a 2662853i bk4: 90584a 2546238i bk5: 100768a 1845479i bk6: 87904a 2384126i bk7: 94644a 1899462i bk8: 87312a 2841625i bk9: 89164a 2617675i bk10: 85902a 2703190i bk11: 89848a 2357524i bk12: 90838a 2304044i bk13: 95174a 1937502i bk14: 88519a 2433309i bk15: 95634a 1909017i 
bw_dist = 0.229	0.174	0.000	0.596	0.001
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=15.2372
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7318500 n_nop=3165588 n_act=961410 n_pre=961394 n_req=716690 n_req_1=396769 n_req_2=319921 n_req_3=0 n_rd=1412578 n_write=817530 bw_util=0.3903 bw_util_1=0.2169 bw_util_2=0.1735 bw_util_3=0 blp=10.086327 blp_1= 3.656746 blp_2= 2.881664 blp_3= -nan
 n_activity=7281423 dram_eff=0.3923 dram_eff_1=0.218 dram_eff_2=0.1744 dram_eff_3=0
bk0: 85776a 3344340i bk1: 88558a 3100379i bk2: 88722a 3037424i bk3: 88280a 2991320i bk4: 87250a 2872446i bk5: 91584a 2513329i bk6: 87806a 2557486i bk7: 91598a 2245070i bk8: 85218a 3046996i bk9: 86278a 2885353i bk10: 87606a 2693960i bk11: 85856a 2729640i bk12: 87986a 2595556i bk13: 87326a 2566084i bk14: 91284a 2396167i bk15: 91450a 2328806i 
bw_dist = 0.217	0.173	0.000	0.605	0.005
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=13.5511
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7318500 n_nop=3021469 n_act=992975 n_pre=992962 n_req=737518 n_req_1=416616 n_req_2=320902 n_req_3=0 n_rd=1453729 n_write=857365 bw_util=0.4017 bw_util_1=0.2277 bw_util_2=0.174 bw_util_3=0 blp=10.592604 blp_1= 3.780083 blp_2= 2.919596 blp_3= -nan
 n_activity=7309944 dram_eff=0.4022 dram_eff_1=0.228 dram_eff_2=0.1742 dram_eff_3=0
bk0: 93218a 2838293i bk1: 89672a 2925688i bk2: 91974a 2769677i bk3: 87516a 2936421i bk4: 92028a 2471216i bk5: 91527a 2391465i bk6: 93909a 2045742i bk7: 88424a 2310137i bk8: 88298a 2811007i bk9: 85988a 2823088i bk10: 97454a 2001627i bk11: 87256a 2526667i bk12: 90174a 2348671i bk13: 88326a 2396325i bk14: 94709a 2055382i bk15: 93256a 2082831i 
bw_dist = 0.228	0.174	0.000	0.597	0.001
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=15.0224
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7318500 n_nop=3157194 n_act=963202 n_pre=963191 n_req=717957 n_req_1=397876 n_req_2=320081 n_req_3=0 n_rd=1415110 n_write=819803 bw_util=0.391 bw_util_1=0.2175 bw_util_2=0.1736 bw_util_3=0 blp=10.110726 blp_1= 3.663692 blp_2= 2.881676 blp_3= -nan
 n_activity=7285051 dram_eff=0.3928 dram_eff_1=0.2185 dram_eff_2=0.1744 dram_eff_3=0
bk0: 88712a 3160195i bk1: 88332a 3100230i bk2: 89430a 2966087i bk3: 88270a 2958579i bk4: 88408a 2793355i bk5: 89772a 2630026i bk6: 88032a 2533961i bk7: 90176a 2320055i bk8: 88164a 2893416i bk9: 85998a 2898921i bk10: 86788a 2730618i bk11: 84224a 2824814i bk12: 89588a 2501743i bk13: 86476a 2627516i bk14: 89248a 2544504i bk15: 93492a 2190836i 
bw_dist = 0.217	0.174	0.000	0.604	0.005
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=13.6045

========= L2 cache stats =========
L2_cache_bank[0]: Access = 552719, Miss = 369740, Miss_rate = 0.669, Pending_hits = 7087, Reservation_fails = 270385
L2_cache_bank[1]: Access = 528888, Miss = 352800, Miss_rate = 0.667, Pending_hits = 6178, Reservation_fails = 191955
L2_cache_bank[2]: Access = 538293, Miss = 354096, Miss_rate = 0.658, Pending_hits = 5643, Reservation_fails = 172582
L2_cache_bank[3]: Access = 528960, Miss = 348315, Miss_rate = 0.658, Pending_hits = 5381, Reservation_fails = 170342
L2_cache_bank[4]: Access = 531781, Miss = 354279, Miss_rate = 0.666, Pending_hits = 6127, Reservation_fails = 130017
L2_cache_bank[5]: Access = 577863, Miss = 375829, Miss_rate = 0.650, Pending_hits = 7498, Reservation_fails = 310264
L2_cache_bank[6]: Access = 532111, Miss = 350826, Miss_rate = 0.659, Pending_hits = 5456, Reservation_fails = 147768
L2_cache_bank[7]: Access = 545100, Miss = 355472, Miss_rate = 0.652, Pending_hits = 5970, Reservation_fails = 178273
L2_cache_bank[8]: Access = 551888, Miss = 370907, Miss_rate = 0.672, Pending_hits = 7354, Reservation_fails = 267882
L2_cache_bank[9]: Access = 540559, Miss = 355996, Miss_rate = 0.659, Pending_hits = 6462, Reservation_fails = 193553
L2_cache_bank[10]: Access = 535798, Miss = 354198, Miss_rate = 0.661, Pending_hits = 5811, Reservation_fails = 157433
L2_cache_bank[11]: Access = 543264, Miss = 353377, Miss_rate = 0.650, Pending_hits = 6161, Reservation_fails = 184194
Cache L2_bank_000:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 552719, Miss = 369740 (0.669), PendingHit = 7087 (0.0128)
Cache L2_bank_001:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 528888, Miss = 352800 (0.667), PendingHit = 6178 (0.0117)
Cache L2_bank_002:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 538293, Miss = 354096 (0.658), PendingHit = 5643 (0.0105)
Cache L2_bank_003:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 528960, Miss = 348315 (0.658), PendingHit = 5381 (0.0102)
Cache L2_bank_004:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 531781, Miss = 354279 (0.666), PendingHit = 6127 (0.0115)
Cache L2_bank_005:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 577863, Miss = 375829 (0.65), PendingHit = 7498 (0.013)
Cache L2_bank_006:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 532111, Miss = 350826 (0.659), PendingHit = 5456 (0.0103)
Cache L2_bank_007:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 545100, Miss = 355472 (0.652), PendingHit = 5970 (0.011)
Cache L2_bank_008:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 551888, Miss = 370907 (0.672), PendingHit = 7354 (0.0133)
Cache L2_bank_009:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 540559, Miss = 355996 (0.659), PendingHit = 6462 (0.012)
Cache L2_bank_010:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 535798, Miss = 354198 (0.661), PendingHit = 5811 (0.0108)
Cache L2_bank_011:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 543264, Miss = 353377 (0.65), PendingHit = 6161 (0.0113)
L2 Cache Total Miss Rate = 0.660
Stream 1: L2 Cache Miss Rate = 0.753
Stream 2: L2 Cache Miss Rate = 0.556
Stream 1: Accesses  = 3432897
Stream 1: Misses  = 2586325
Stream 2: Accesses  = 3074327
Stream 2: Misses  = 1709510
Stream 1+2: Accesses  = 6507224
Stream 1+2: Misses  = 4295835
Total Accesses  = 6507224
MPKI-CORES
CORE_L2MPKI_0	75.940
CORE_L2MPKI_1	78.494
CORE_L2MPKI_2	75.512
CORE_L2MPKI_3	77.138
CORE_L2MPKI_4	77.079
CORE_L2MPKI_5	78.559
CORE_L2MPKI_6	77.906
CORE_L2MPKI_7	78.555
CORE_L2MPKI_8	77.279
CORE_L2MPKI_9	79.148
CORE_L2MPKI_10	77.436
CORE_L2MPKI_11	78.849
CORE_L2MPKI_12	79.137
CORE_L2MPKI_13	79.652
CORE_L2MPKI_14	78.495
CORE_L2MPKI_15	80.157
CORE_L2MPKI_16	77.077
CORE_L2MPKI_17	78.260
CORE_L2MPKI_18	76.220
CORE_L2MPKI_19	79.073
CORE_L2MPKI_20	26.737
CORE_L2MPKI_21	22.364
CORE_L2MPKI_22	25.176
CORE_L2MPKI_23	24.150
CORE_L2MPKI_24	26.275
CORE_L2MPKI_25	8.676
CORE_L2MPKI_26	7.832
CORE_L2MPKI_27	8.113
CORE_L2MPKI_28	7.944
CORE_L2MPKI_29	8.188
CORE_L2MPKI_30	2.804
CORE_L2MPKI_31	2.771
CORE_L2MPKI_32	2.726
CORE_L2MPKI_33	2.793
CORE_L2MPKI_34	2.791
CORE_L2MPKI_35	2.762
CORE_L2MPKI_36	2.941
CORE_L2MPKI_37	2.769
CORE_L2MPKI_38	2.833
CORE_L2MPKI_39	2.721
CORE_L2MPKI_40	2.857
CORE_L2MPKI_41	2.776
CORE_L2MPKI_42	2.763
CORE_L2MPKI_43	2.903
CORE_L2MPKI_44	2.876
CORE_L2MPKI_45	2.736
CORE_L2MPKI_46	2.845
CORE_L2MPKI_47	2.729
CORE_L2MPKI_48	2.971
CORE_L2MPKI_49	2.714
CORE_L2MPKI_50	2.856
CORE_L2MPKI_51	2.785
CORE_L2MPKI_52	2.851
CORE_L2MPKI_53	2.780
CORE_L2MPKI_54	2.849
CORE_L2MPKI_55	2.724
CORE_L2MPKI_56	2.753
CORE_L2MPKI_57	2.733
CORE_L2MPKI_58	2.818
CORE_L2MPKI_59	2.895
Avg_MPKI_Stream1= 57.514
Avg_MPKI_Stream2= 2.804
MISSES-CORES
CORE_MISSES_0	85021
CORE_MISSES_1	87926
CORE_MISSES_2	82996
CORE_MISSES_3	91563
CORE_MISSES_4	81650
CORE_MISSES_5	92071
CORE_MISSES_6	87664
CORE_MISSES_7	92132
CORE_MISSES_8	86572
CORE_MISSES_9	94775
CORE_MISSES_10	89464
CORE_MISSES_11	92275
CORE_MISSES_12	88322
CORE_MISSES_13	95812
CORE_MISSES_14	95033
CORE_MISSES_15	97820
CORE_MISSES_16	88344
CORE_MISSES_17	90817
CORE_MISSES_18	89410
CORE_MISSES_19	94597
CORE_MISSES_20	81089
CORE_MISSES_21	84178
CORE_MISSES_22	79081
CORE_MISSES_23	90522
CORE_MISSES_24	80680
CORE_MISSES_25	74423
CORE_MISSES_26	74578
CORE_MISSES_27	73272
CORE_MISSES_28	71845
CORE_MISSES_29	72393
CORE_MISSES_30	57147
CORE_MISSES_31	56493
CORE_MISSES_32	56292
CORE_MISSES_33	56634
CORE_MISSES_34	56798
CORE_MISSES_35	58207
CORE_MISSES_36	55909
CORE_MISSES_37	57156
CORE_MISSES_38	56875
CORE_MISSES_39	58295
CORE_MISSES_40	56209
CORE_MISSES_41	58845
CORE_MISSES_42	57953
CORE_MISSES_43	57415
CORE_MISSES_44	56209
CORE_MISSES_45	56623
CORE_MISSES_46	56616
CORE_MISSES_47	59737
CORE_MISSES_48	55961
CORE_MISSES_49	56657
CORE_MISSES_50	57309
CORE_MISSES_51	57133
CORE_MISSES_52	54828
CORE_MISSES_53	56111
CORE_MISSES_54	56481
CORE_MISSES_55	59699
CORE_MISSES_56	57011
CORE_MISSES_57	57066
CORE_MISSES_58	55473
CORE_MISSES_59	56368
L2_MISSES = 4295835
L2_total_cache_accesses = 6507224
L2_total_cache_misses = 4295835
L2_total_cache_miss_rate = 0.6602
L2_total_cache_pending_hits = 75128
L2_total_cache_reservation_fails = 2374648
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 698701
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 23654
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 3898600
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 2113295
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 4178
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 510
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1040
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 8005
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 1393409
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 45108
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 338238
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 199961
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 34616
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 5429
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 57591
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 29966
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 5357
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 427
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 366
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 23421
L2_cache_data_port_util = 0.242
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=22686889
icnt_total_pkts_simt_to_mem=9942961
statistics from finished app 2
-------------------------------------------------
gpu_ipc_1 =       4.8078
gpu_ipc_2 =     120.5800
gpu_tot_sim_cycle_stream_1 = 5544318
gpu_tot_sim_cycle_stream_2 = 5542823
gpu_sim_insn_1 = 26655808
gpu_sim_insn_2 = 668353440
gpu_sim_cycle = 5544319
gpu_sim_insn = 695009248
gpu_ipc =     125.3552
gpu_tot_sim_cycle = 5544319
gpu_tot_sim_insn = 695009248
gpu_tot_ipc =     125.3552
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 21457154
gpu_stall_icnt2sh    = 6784375
gpu_total_sim_rate=112243

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 11457862
	L1I_total_cache_misses = 39169
	L1I_total_cache_miss_rate = 0.0034
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 122, Miss = 122, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 549
	L1D_cache_core[1]: Access = 122, Miss = 122, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 747
	L1D_cache_core[2]: Access = 122, Miss = 122, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 687
	L1D_cache_core[3]: Access = 126, Miss = 126, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 394
	L1D_cache_core[4]: Access = 114, Miss = 114, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 638
	L1D_cache_core[5]: Access = 126, Miss = 126, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 678
	L1D_cache_core[6]: Access = 122, Miss = 122, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 719
	L1D_cache_core[7]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 787
	L1D_cache_core[8]: Access = 122, Miss = 122, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 730
	L1D_cache_core[9]: Access = 126, Miss = 126, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 799
	L1D_cache_core[10]: Access = 122, Miss = 122, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 887
	L1D_cache_core[11]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 732
	L1D_cache_core[12]: Access = 116, Miss = 116, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 762
	L1D_cache_core[13]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 855
	L1D_cache_core[14]: Access = 126, Miss = 126, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 882
	L1D_cache_core[15]: Access = 130, Miss = 130, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 711
	L1D_cache_core[16]: Access = 124, Miss = 124, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 912
	L1D_cache_core[17]: Access = 126, Miss = 126, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 798
	L1D_cache_core[18]: Access = 124, Miss = 124, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 818
	L1D_cache_core[19]: Access = 130, Miss = 130, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1000
	L1D_cache_core[20]: Access = 4952, Miss = 4952, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 15912
	L1D_cache_core[21]: Access = 6643, Miss = 6643, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 4963
	L1D_cache_core[22]: Access = 5172, Miss = 5172, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 11467
	L1D_cache_core[23]: Access = 6442, Miss = 6442, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 7733
	L1D_cache_core[24]: Access = 5030, Miss = 5030, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 15333
	L1D_cache_core[25]: Access = 18683, Miss = 18683, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 47671
	L1D_cache_core[26]: Access = 20927, Miss = 20927, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 26130
	L1D_cache_core[27]: Access = 19752, Miss = 19752, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 37832
	L1D_cache_core[28]: Access = 19786, Miss = 19786, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 45345
	L1D_cache_core[29]: Access = 19268, Miss = 19268, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 39450
	L1D_cache_core[30]: Access = 47964, Miss = 47964, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 95402
	L1D_cache_core[31]: Access = 47834, Miss = 47834, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 99784
	L1D_cache_core[32]: Access = 48407, Miss = 48407, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 90739
	L1D_cache_core[33]: Access = 47546, Miss = 47546, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 93518
	L1D_cache_core[34]: Access = 47824, Miss = 47824, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 91798
	L1D_cache_core[35]: Access = 49429, Miss = 49429, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 74559
	L1D_cache_core[36]: Access = 44812, Miss = 44812, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 129638
	L1D_cache_core[37]: Access = 48466, Miss = 48466, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 87471
	L1D_cache_core[38]: Access = 47126, Miss = 47126, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 85255
	L1D_cache_core[39]: Access = 50313, Miss = 50313, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 76072
	L1D_cache_core[40]: Access = 46258, Miss = 46258, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 104078
	L1D_cache_core[41]: Access = 49835, Miss = 49835, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 91935
	L1D_cache_core[42]: Access = 49212, Miss = 49212, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 68969
	L1D_cache_core[43]: Access = 46581, Miss = 46581, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 126971
	L1D_cache_core[44]: Access = 45920, Miss = 45920, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 89234
	L1D_cache_core[45]: Access = 48627, Miss = 48627, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 82604
	L1D_cache_core[46]: Access = 46827, Miss = 46827, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 94518
	L1D_cache_core[47]: Access = 51437, Miss = 51437, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 56007
	L1D_cache_core[48]: Access = 44404, Miss = 44404, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 112617
	L1D_cache_core[49]: Access = 48976, Miss = 48976, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 78011
	L1D_cache_core[50]: Access = 47192, Miss = 47192, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 110073
	L1D_cache_core[51]: Access = 48188, Miss = 48188, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 82889
	L1D_cache_core[52]: Access = 45218, Miss = 45218, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 114528
	L1D_cache_core[53]: Access = 47547, Miss = 47547, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 97505
	L1D_cache_core[54]: Access = 46510, Miss = 46510, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 92751
	L1D_cache_core[55]: Access = 51445, Miss = 51445, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 56215
	L1D_cache_core[56]: Access = 48661, Miss = 48661, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 85556
	L1D_cache_core[57]: Access = 49059, Miss = 49059, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 93698
	L1D_cache_core[58]: Access = 46255, Miss = 46255, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 99898
	L1D_cache_core[59]: Access = 45838, Miss = 45838, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 98746
	L1D_total_cache_accesses = 1562850
	L1D_total_cache_misses = 1562850
	L1D_total_cache_miss_rate = 1.0000
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 3027960
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.004
L1C_cache:
	L1C_total_cache_accesses = 981887
	L1C_total_cache_misses = 8662
	L1C_total_cache_miss_rate = 0.0088
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 88929
L1T_cache:
	L1T_total_cache_accesses = 4750020
	L1T_total_cache_misses = 1776755
	L1T_total_cache_miss_rate = 0.3741
	L1T_total_cache_pending_hits = 2973265
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1465214
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 2850282
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 973225
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 8662
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 88929
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 2973265
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 1776755
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 97636
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 177678
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 11418693
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 39169
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
1713, 1262, 1713, 1262, 1333, 1262, 1319, 1262, 1262, 1119, 1262, 1025, 1262, 835, 1262, 739, 1262, 701, 1262, 631, 1262, 631, 1262, 631, 1262, 631, 1262, 631, 1262, 631, 1262, 631, 
shader 0 total_cycles, active_cycles, idle cycles = 5544319, 17553, 5526766 
shader 1 total_cycles, active_cycles, idle cycles = 5544319, 17562, 5526757 
shader 2 total_cycles, active_cycles, idle cycles = 5544319, 17233, 5527085 
shader 3 total_cycles, active_cycles, idle cycles = 5544319, 18610, 5525709 
shader 4 total_cycles, active_cycles, idle cycles = 5544319, 16607, 5527711 
shader 5 total_cycles, active_cycles, idle cycles = 5544319, 18374, 5525945 
shader 6 total_cycles, active_cycles, idle cycles = 5544319, 17641, 5526677 
shader 7 total_cycles, active_cycles, idle cycles = 5544319, 18386, 5525932 
shader 8 total_cycles, active_cycles, idle cycles = 5544319, 17564, 5526754 
shader 9 total_cycles, active_cycles, idle cycles = 5544319, 18772, 5525547 
shader 10 total_cycles, active_cycles, idle cycles = 5544319, 18112, 5526206 
shader 11 total_cycles, active_cycles, idle cycles = 5544319, 18348, 5525970 
shader 12 total_cycles, active_cycles, idle cycles = 5544319, 17496, 5526822 
shader 13 total_cycles, active_cycles, idle cycles = 5544319, 18858, 5525461 
shader 14 total_cycles, active_cycles, idle cycles = 5544319, 18979, 5525339 
shader 15 total_cycles, active_cycles, idle cycles = 5544319, 19132, 5525187 
shader 16 total_cycles, active_cycles, idle cycles = 5544319, 17969, 5526350 
shader 17 total_cycles, active_cycles, idle cycles = 5544319, 18193, 5526125 
shader 18 total_cycles, active_cycles, idle cycles = 5544319, 18389, 5525929 
shader 19 total_cycles, active_cycles, idle cycles = 5544319, 18756, 5525563 
shader 20 total_cycles, active_cycles, idle cycles = 5544319, 47818, 5496500 
shader 21 total_cycles, active_cycles, idle cycles = 5544319, 59344, 5484975 
shader 22 total_cycles, active_cycles, idle cycles = 5544319, 49528, 5494791 
shader 23 total_cycles, active_cycles, idle cycles = 5544319, 59078, 5485241 
shader 24 total_cycles, active_cycles, idle cycles = 5544319, 48413, 5495906 
shader 25 total_cycles, active_cycles, idle cycles = 5544319, 135417, 5408901 
shader 26 total_cycles, active_cycles, idle cycles = 5544319, 150307, 5394011 
shader 27 total_cycles, active_cycles, idle cycles = 5544319, 142580, 5401738 
shader 28 total_cycles, active_cycles, idle cycles = 5544319, 142761, 5401558 
shader 29 total_cycles, active_cycles, idle cycles = 5544319, 139601, 5404717 
shader 30 total_cycles, active_cycles, idle cycles = 5544319, 321892, 5222426 
shader 31 total_cycles, active_cycles, idle cycles = 5544319, 321955, 5222364 
shader 32 total_cycles, active_cycles, idle cycles = 5544319, 326108, 5218210 
shader 33 total_cycles, active_cycles, idle cycles = 5544319, 320287, 5224031 
shader 34 total_cycles, active_cycles, idle cycles = 5544319, 321435, 5222884 
shader 35 total_cycles, active_cycles, idle cycles = 5544319, 332853, 5211466 
shader 36 total_cycles, active_cycles, idle cycles = 5544319, 300282, 5244036 
shader 37 total_cycles, active_cycles, idle cycles = 5544319, 325998, 5218320 
shader 38 total_cycles, active_cycles, idle cycles = 5544319, 317106, 5227213 
shader 39 total_cycles, active_cycles, idle cycles = 5544319, 338283, 5206036 
shader 40 total_cycles, active_cycles, idle cycles = 5544319, 310717, 5233601 
shader 41 total_cycles, active_cycles, idle cycles = 5544319, 334825, 5209494 
shader 42 total_cycles, active_cycles, idle cycles = 5544319, 331194, 5213125 
shader 43 total_cycles, active_cycles, idle cycles = 5544319, 312350, 5231968 
shader 44 total_cycles, active_cycles, idle cycles = 5544319, 308695, 5235624 
shader 45 total_cycles, active_cycles, idle cycles = 5544319, 326804, 5217515 
shader 46 total_cycles, active_cycles, idle cycles = 5544319, 314333, 5229985 
shader 47 total_cycles, active_cycles, idle cycles = 5544319, 345664, 5198654 
shader 48 total_cycles, active_cycles, idle cycles = 5544319, 297462, 5246857 
shader 49 total_cycles, active_cycles, idle cycles = 5544319, 329705, 5214613 
shader 50 total_cycles, active_cycles, idle cycles = 5544319, 316949, 5227370 
shader 51 total_cycles, active_cycles, idle cycles = 5544319, 323968, 5220351 
shader 52 total_cycles, active_cycles, idle cycles = 5544319, 303794, 5240525 
shader 53 total_cycles, active_cycles, idle cycles = 5544319, 318763, 5225556 
shader 54 total_cycles, active_cycles, idle cycles = 5544319, 313103, 5231215 
shader 55 total_cycles, active_cycles, idle cycles = 5544319, 346022, 5198297 
shader 56 total_cycles, active_cycles, idle cycles = 5544319, 326992, 5217326 
shader 57 total_cycles, active_cycles, idle cycles = 5544319, 329671, 5214647 
shader 58 total_cycles, active_cycles, idle cycles = 5544319, 310876, 5233443 
shader 59 total_cycles, active_cycles, idle cycles = 5544319, 307476, 5236843 
warps_exctd_sm 0 = 1664 
warps_exctd_sm 1 = 1664 
warps_exctd_sm 2 = 1664 
warps_exctd_sm 3 = 1792 
warps_exctd_sm 4 = 1536 
warps_exctd_sm 5 = 1760 
warps_exctd_sm 6 = 1664 
warps_exctd_sm 7 = 1728 
warps_exctd_sm 8 = 1696 
warps_exctd_sm 9 = 1760 
warps_exctd_sm 10 = 1696 
warps_exctd_sm 11 = 1728 
warps_exctd_sm 12 = 1632 
warps_exctd_sm 13 = 1792 
warps_exctd_sm 14 = 1792 
warps_exctd_sm 15 = 1792 
warps_exctd_sm 16 = 1696 
warps_exctd_sm 17 = 1728 
warps_exctd_sm 18 = 1728 
warps_exctd_sm 19 = 1792 
warps_exctd_sm 20 = 6432 
warps_exctd_sm 21 = 7712 
warps_exctd_sm 22 = 6656 
warps_exctd_sm 23 = 7520 
warps_exctd_sm 24 = 6496 
warps_exctd_sm 25 = 18432 
warps_exctd_sm 26 = 20096 
warps_exctd_sm 27 = 19456 
warps_exctd_sm 28 = 19232 
warps_exctd_sm 29 = 19168 
warps_exctd_sm 30 = 43872 
warps_exctd_sm 31 = 44096 
warps_exctd_sm 32 = 44384 
warps_exctd_sm 33 = 44064 
warps_exctd_sm 34 = 44064 
warps_exctd_sm 35 = 45408 
warps_exctd_sm 36 = 41728 
warps_exctd_sm 37 = 44992 
warps_exctd_sm 38 = 43776 
warps_exctd_sm 39 = 45792 
warps_exctd_sm 40 = 42528 
warps_exctd_sm 41 = 45536 
warps_exctd_sm 42 = 44736 
warps_exctd_sm 43 = 42464 
warps_exctd_sm 44 = 41984 
warps_exctd_sm 45 = 44416 
warps_exctd_sm 46 = 43136 
warps_exctd_sm 47 = 46272 
warps_exctd_sm 48 = 40992 
warps_exctd_sm 49 = 45152 
warps_exctd_sm 50 = 43552 
warps_exctd_sm 51 = 43424 
warps_exctd_sm 52 = 41920 
warps_exctd_sm 53 = 43328 
warps_exctd_sm 54 = 42944 
warps_exctd_sm 55 = 46240 
warps_exctd_sm 56 = 44352 
warps_exctd_sm 57 = 44256 
warps_exctd_sm 58 = 42080 
warps_exctd_sm 59 = 41472 
gpgpu_n_tot_thrd_icount = 702265056
gpgpu_n_tot_w_icount = 21945783
gpgpu_n_stall_shd_mem = 184971452
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 4621389
gpgpu_n_mem_write_global = 97636
gpgpu_n_mem_texture = 1776755
gpgpu_n_mem_const = 5728
gpgpu_n_load_insn  = 50004992
gpgpu_n_store_insn = 1431232
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 22675136
gpgpu_n_const_mem_insn = 24106368
gpgpu_n_param_mem_insn = 7314016
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 88929
gpgpu_stall_shd_mem[c_mem][bk_conf] = 88929
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 153284237
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:253228386	W0_Idle:86191650	W0_Scoreboard:303952329	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:21945915
Warp Occupancy Distribution:
Stall:226395440	W0_Idle:76271364	W0_Scoreboard:27317558	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:2674778
Warp Occupancy Distribution:
Stall:26832946	W0_Idle:9920286	W0_Scoreboard:276634771	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:19271137
warp_utilization0: 0.032986
warp_utilization1: 0.008041
warp_utilization2: 0.057931
traffic_breakdown_coretomem[CONST_ACC_R] = 45824 {8:5728,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 11721712 {8:1465214,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 9062240 {40:34474,72:14168,136:48994,}
traffic_breakdown_coretomem[GLOBAL_ATOMIC] = 126897944 {40:3146537,72:4286,136:5352,}
traffic_breakdown_coretomem[INST_ACC_R] = 49200 {8:6150,}
traffic_breakdown_coretomem[TEXTURE_ACC_R] = 14214040 {8:1776755,}
traffic_breakdown_memtocore[CONST_ACC_R] = 412416 {72:5728,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 199269104 {136:1465214,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 781088 {8:97636,}
traffic_breakdown_memtocore[GLOBAL_ATOMIC] = 126873584 {40:3145928,72:4286,136:5352,}
traffic_breakdown_memtocore[INST_ACC_R] = 836400 {136:6150,}
traffic_breakdown_memtocore[TEXTURE_ACC_R] = 241638680 {136:1776755,}
maxmrqlatency = 1020 
maxdqlatency = 0 
maxmflatency = 10390 
averagemflatency = 857 
averagemflatency_1 = 876 
averagemflatency_2= 835 
averagemrqlatency_1 = 66 
averagemrqlatency_2 = 72 
max_icnt2mem_latency = 9574 
max_icnt2sh_latency = 5544318 
mrq_lat_table:2043286 	73423 	133055 	252218 	596778 	1018665 	1340398 	1062775 	289930 	9100 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	50978 	57725 	75356 	335084 	1151320 	2809519 	1860372 	157222 	3277 	45 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	500448 	298282 	643168 	490702 	716179 	1395287 	1692050 	716630 	53031 	1688 	25 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	3726471 	2373107 	290771 	12763 	150 	0 	0 	0 	0 	0 	0 	0 	180 	768 	3490 	4438 	8876 	15490 	35171 	29223 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1 	49 	10786 	251 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        32        32        32        32        32        32        32        32        32        32        10        13        16        17        15        14 
dram[1]:        24        32        32        32        32        32        32        30        32        24        13        11        17        18        11        14 
dram[2]:        32        24        32        32        32        32        32        30        32        19        18        13        15        13        15        18 
dram[3]:        32        20        28        30        32        30        32        28        30        22        12        15        14        15        13        11 
dram[4]:        32        32        32        32        32        32        32        28        28        28        17        11        11        15        12        12 
dram[5]:        32        24        32        32        32        32        32        26        28        22        15        18        15        14        21        14 
maximum service time to same row:
dram[0]:      1247      1423      1295      1326      1601      1581      1270      1489      1602      1458      2180      2291      2175      2301      2487      2177 
dram[1]:      1071      1363      1481      1400      1448      1292      1409      1229      1341      1457      2449      2343      2589      2115      2439      2044 
dram[2]:      1409      1004      1281      1694      1156      1503      1330      1414      1651      1457      2269      2594      2391      2454      2235      2451 
dram[3]:      1576      1457      1232      1251      1381      1192      1369      1237      1374      1280      2372      2604      2338      2306      2371      2412 
dram[4]:      1327      1419      1477      1294      1349      1163      1303      1303      1156      1505      2269      2122      2269      2216      2276      2213 
dram[5]:      1348      1450      1194      1334      1433      1314      1431      1265      1353      1310      2029      2287      2082      2281      2285      2282 
average row accesses per activate:
dram[0]:  1.172836  1.158281  1.154093  1.157433  1.165449  1.158112  1.174957  1.170704  1.157539  1.149198  1.160442  1.165987  1.178296  1.170997  1.181050  1.176666 
dram[1]:  1.152572  1.154086  1.157147  1.153706  1.159460  1.159313  1.167223  1.170971  1.151512  1.153204  1.160154  1.162716  1.170147  1.171493  1.172665  1.181504 
dram[2]:  1.152028  1.163287  1.149790  1.162964  1.157948  1.194402  1.160968  1.185482  1.144014  1.150892  1.151747  1.160242  1.173711  1.185436  1.170375  1.191685 
dram[3]:  1.150548  1.152970  1.155773  1.157962  1.155487  1.164694  1.164829  1.176453  1.142612  1.149940  1.162795  1.161529  1.168852  1.170031  1.178609  1.183413 
dram[4]:  1.161156  1.158141  1.157126  1.155352  1.160885  1.162890  1.176956  1.169351  1.145472  1.147486  1.189426  1.161762  1.168343  1.171970  1.182331  1.186757 
dram[5]:  1.154101  1.159948  1.157098  1.156148  1.154238  1.160812  1.163745  1.173419  1.150317  1.151883  1.156302  1.158016  1.171414  1.171036  1.172947  1.191004 
average row locality = 6819628/5856805 = 1.164394
average row locality_1 = 5061716/4435423 = 1.141203
average row locality_2 = 1757912/1421382 = 1.236763
average row locality_3 = 0/0 = -nan
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:     48511     45172     44506     43464     46885     44099     46376     44512     45920     42625     44412     43635     46143     44011     46984     45279 
dram[1]:     44988     42970     44411     42788     44347     43862     44535     44204     44110     43292     42699     42427     44121     43662     44882     45109 
dram[2]:     45433     47277     43296     45920     45294     50384     43953     47323     43657     44583     42951     44925     45421     47587     44261     47818 
dram[3]:     42888     44279     44361     44140     43625     45792     43903     45801     42609     43139     43804     42933     43994     43663     45642     45725 
dram[4]:     46615     44838     45987     43759     46017     45765     46956     44213     44150     42995     48727     43628     45088     44163     47356     46628 
dram[5]:     44356     44167     44715     44135     44204     44887     44019     45089     44082     42999     43396     42113     44795     43238     44628     46747 
total reads: 4295777
bank skew: 50384/42113 = 1.20
chip skew: 730083/702407 = 1.04
number of total write accesses:
dram[0]:     28067     24977     23919     22953     26959     24540     28222     26527     29217     26012     28082     27313     28956     26745     28197     26480 
dram[1]:     24685     22853     23863     22326     24591     24273     26452     26210     27468     26653     26387     26101     26883     26412     26212     26346 
dram[2]:     25002     26779     22856     25166     25541     30440     25993     29208     27013     27918     26641     28606     28203     30276     25595     28917 
dram[3]:     22806     24061     23840     23463     23986     26136     25840     27695     25966     26514     27477     26586     26781     26347     26879     26920 
dram[4]:     26299     24582     25204     23189     26235     26085     28808     26217     27443     26421     32399     27279     27856     26924     28502     27752 
dram[5]:     24268     23887     24152     23569     24472     25270     25952     27090     27355     26372     27057     25756     27550     25955     25788     27924 
total reads: 2523944
bank skew: 32399/22326 = 1.45
chip skew: 434154/407715 = 1.06
average mf latency per bank:
dram[0]:        968       901       937       870       836       778       763       704       727       669       779       716       861       801       956       890
dram[1]:        839       877       810       847       739       751       653       674       616       636       660       669       737       752       821       844
dram[2]:        937      1160       909      1093       819      1355       733       920       689       858       743       911       830      1036       930      1125
dram[3]:        886       861       837       840       758       771       670       670       631       635       665       677       759       763       851       858
dram[4]:       1043       946       981       906       896       814       812       727       767       685       849       735       907       834       996       928
dram[5]:        850       874       822       845       735       773       662       691       630       660       668       689       749       772       838       862
maximum mf latency per bank:
dram[0]:       6828      7390      8333      8687      9657      7104      9111      5994      8176      7270      9704      6918      6968      9588      7463      6175
dram[1]:       8119      8128      9964      8577      6931      7684      7041      6978      7672      7854      6870      7643      9590      8143      8657      7401
dram[2]:       9026      9295      9822      8402      8259      7978     10057      7705      7023      7973      8006      8313      6147      7989      6687      6420
dram[3]:       8510      7093      9237      7380      8890      8869      6476      6832      9572      7980      7266      8139      5610      5709      6859      6797
dram[4]:       7601      6808      8275      9716      9430      5662      6504      7246      9143      7664      7111      8463      8075      7473      8658      8139
dram[5]:       7154      7930      8894     10390      9480      7413      8553      7037      7574      6787      8399      9796      8874      8582      5144      6743
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7318500 n_nop=3052071 n_act=986068 n_pre=986054 n_req=733140 n_req_1=412611 n_req_2=320529 n_req_3=0 n_rd=1445048 n_write=849259 bw_util=0.3993 bw_util_1=0.2255 bw_util_2=0.1738 bw_util_3=0 blp=10.477893 blp_1= 3.750623 blp_2= 2.911347 blp_3= -nan
 n_activity=7305573 dram_eff=0.4 dram_eff_1=0.2259 dram_eff_2=0.1741 dram_eff_3=0
bk0: 97022a 2659049i bk1: 90344a 2897907i bk2: 89012a 2933929i bk3: 86926a 2986691i bk4: 93768a 2396769i bk5: 88198a 2654941i bk6: 92752a 2167904i bk7: 89021a 2291217i bk8: 91840a 2601416i bk9: 85250a 2870612i bk10: 88824a 2546283i bk11: 87270a 2543919i bk12: 92281a 2240011i bk13: 88020a 2436078i bk14: 93962a 2134697i bk15: 90558a 2281683i 
bw_dist = 0.226	0.174	0.000	0.599	0.002
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=14.665
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7318500 n_nop=3193373 n_act=954985 n_pre=954973 n_req=712790 n_req_1=393167 n_req_2=319623 n_req_3=0 n_rd=1404780 n_write=810389 bw_util=0.3882 bw_util_1=0.2149 bw_util_2=0.1733 bw_util_3=0 blp=9.978370 blp_1= 3.628239 blp_2= 2.875027 blp_3= -nan
 n_activity=7273697 dram_eff=0.3906 dram_eff_1=0.2162 dram_eff_2=0.1744 dram_eff_3=0
bk0: 89976a 3115786i bk1: 85936a 3256998i bk2: 88822a 3049703i bk3: 85576a 3164058i bk4: 88692a 2829351i bk5: 87722a 2804304i bk6: 89070a 2513876i bk7: 88406a 2469613i bk8: 88218a 2895935i bk9: 86580a 2883513i bk10: 85398a 2857977i bk11: 84850a 2817409i bk12: 88238a 2600877i bk13: 87316a 2599827i bk14: 89762a 2519066i bk15: 90218a 2426712i 
bw_dist = 0.215	0.173	0.000	0.606	0.006
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=13.253
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7318500 n_nop=2998866 n_act=998147 n_pre=998134 n_req=740702 n_req_1=419586 n_req_2=321116 n_req_3=0 n_rd=1460140 n_write=863213 bw_util=0.4034 bw_util_1=0.2293 bw_util_2=0.1741 bw_util_3=0 blp=10.676529 blp_1= 3.790237 blp_2= 2.932245 blp_3= -nan
 n_activity=7311549 dram_eff=0.4038 dram_eff_1=0.2295 dram_eff_2=0.1743 dram_eff_3=0
bk0: 90866a 2957638i bk1: 94554a 2641614i bk2: 86592a 3037058i bk3: 91837a 2662853i bk4: 90584a 2546238i bk5: 100768a 1845479i bk6: 87904a 2384126i bk7: 94644a 1899462i bk8: 87312a 2841625i bk9: 89164a 2617675i bk10: 85902a 2703190i bk11: 89848a 2357524i bk12: 90838a 2304044i bk13: 95174a 1937502i bk14: 88519a 2433309i bk15: 95634a 1909017i 
bw_dist = 0.229	0.174	0.000	0.596	0.001
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=15.2372
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7318500 n_nop=3165588 n_act=961410 n_pre=961394 n_req=716690 n_req_1=396769 n_req_2=319921 n_req_3=0 n_rd=1412578 n_write=817530 bw_util=0.3903 bw_util_1=0.2169 bw_util_2=0.1735 bw_util_3=0 blp=10.086327 blp_1= 3.656746 blp_2= 2.881664 blp_3= -nan
 n_activity=7281423 dram_eff=0.3923 dram_eff_1=0.218 dram_eff_2=0.1744 dram_eff_3=0
bk0: 85776a 3344340i bk1: 88558a 3100379i bk2: 88722a 3037424i bk3: 88280a 2991320i bk4: 87250a 2872446i bk5: 91584a 2513329i bk6: 87806a 2557486i bk7: 91598a 2245070i bk8: 85218a 3046996i bk9: 86278a 2885353i bk10: 87606a 2693960i bk11: 85856a 2729640i bk12: 87986a 2595556i bk13: 87326a 2566084i bk14: 91284a 2396167i bk15: 91450a 2328806i 
bw_dist = 0.217	0.173	0.000	0.605	0.005
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=13.5511
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7318500 n_nop=3021469 n_act=992975 n_pre=992962 n_req=737518 n_req_1=416616 n_req_2=320902 n_req_3=0 n_rd=1453729 n_write=857365 bw_util=0.4017 bw_util_1=0.2277 bw_util_2=0.174 bw_util_3=0 blp=10.592604 blp_1= 3.780083 blp_2= 2.919596 blp_3= -nan
 n_activity=7309944 dram_eff=0.4022 dram_eff_1=0.228 dram_eff_2=0.1742 dram_eff_3=0
bk0: 93218a 2838293i bk1: 89672a 2925688i bk2: 91974a 2769677i bk3: 87516a 2936421i bk4: 92028a 2471216i bk5: 91527a 2391465i bk6: 93909a 2045742i bk7: 88424a 2310137i bk8: 88298a 2811007i bk9: 85988a 2823088i bk10: 97454a 2001627i bk11: 87256a 2526667i bk12: 90174a 2348671i bk13: 88326a 2396325i bk14: 94709a 2055382i bk15: 93256a 2082831i 
bw_dist = 0.228	0.174	0.000	0.597	0.001
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=15.0224
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7318500 n_nop=3157194 n_act=963202 n_pre=963191 n_req=717957 n_req_1=397876 n_req_2=320081 n_req_3=0 n_rd=1415110 n_write=819803 bw_util=0.391 bw_util_1=0.2175 bw_util_2=0.1736 bw_util_3=0 blp=10.110726 blp_1= 3.663692 blp_2= 2.881676 blp_3= -nan
 n_activity=7285051 dram_eff=0.3928 dram_eff_1=0.2185 dram_eff_2=0.1744 dram_eff_3=0
bk0: 88712a 3160195i bk1: 88332a 3100230i bk2: 89430a 2966087i bk3: 88270a 2958579i bk4: 88408a 2793355i bk5: 89772a 2630026i bk6: 88032a 2533961i bk7: 90176a 2320055i bk8: 88164a 2893416i bk9: 85998a 2898921i bk10: 86788a 2730618i bk11: 84224a 2824814i bk12: 89588a 2501743i bk13: 86476a 2627516i bk14: 89248a 2544504i bk15: 93492a 2190836i 
bw_dist = 0.217	0.174	0.000	0.604	0.005
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=13.6045

========= L2 cache stats =========
L2_cache_bank[0]: Access = 552719, Miss = 369740, Miss_rate = 0.669, Pending_hits = 7087, Reservation_fails = 270385
L2_cache_bank[1]: Access = 528888, Miss = 352800, Miss_rate = 0.667, Pending_hits = 6178, Reservation_fails = 191955
L2_cache_bank[2]: Access = 538293, Miss = 354096, Miss_rate = 0.658, Pending_hits = 5643, Reservation_fails = 172582
L2_cache_bank[3]: Access = 528960, Miss = 348315, Miss_rate = 0.658, Pending_hits = 5381, Reservation_fails = 170342
L2_cache_bank[4]: Access = 531781, Miss = 354279, Miss_rate = 0.666, Pending_hits = 6127, Reservation_fails = 130017
L2_cache_bank[5]: Access = 577863, Miss = 375829, Miss_rate = 0.650, Pending_hits = 7498, Reservation_fails = 310264
L2_cache_bank[6]: Access = 532111, Miss = 350826, Miss_rate = 0.659, Pending_hits = 5456, Reservation_fails = 147768
L2_cache_bank[7]: Access = 545100, Miss = 355472, Miss_rate = 0.652, Pending_hits = 5970, Reservation_fails = 178273
L2_cache_bank[8]: Access = 551888, Miss = 370907, Miss_rate = 0.672, Pending_hits = 7354, Reservation_fails = 267882
L2_cache_bank[9]: Access = 540559, Miss = 355996, Miss_rate = 0.659, Pending_hits = 6462, Reservation_fails = 193553
L2_cache_bank[10]: Access = 535798, Miss = 354198, Miss_rate = 0.661, Pending_hits = 5811, Reservation_fails = 157433
L2_cache_bank[11]: Access = 543264, Miss = 353377, Miss_rate = 0.650, Pending_hits = 6161, Reservation_fails = 184194
Cache L2_bank_000:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 552719, Miss = 369740 (0.669), PendingHit = 7087 (0.0128)
Cache L2_bank_001:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 528888, Miss = 352800 (0.667), PendingHit = 6178 (0.0117)
Cache L2_bank_002:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 538293, Miss = 354096 (0.658), PendingHit = 5643 (0.0105)
Cache L2_bank_003:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 528960, Miss = 348315 (0.658), PendingHit = 5381 (0.0102)
Cache L2_bank_004:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 531781, Miss = 354279 (0.666), PendingHit = 6127 (0.0115)
Cache L2_bank_005:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 577863, Miss = 375829 (0.65), PendingHit = 7498 (0.013)
Cache L2_bank_006:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 532111, Miss = 350826 (0.659), PendingHit = 5456 (0.0103)
Cache L2_bank_007:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 545100, Miss = 355472 (0.652), PendingHit = 5970 (0.011)
Cache L2_bank_008:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 551888, Miss = 370907 (0.672), PendingHit = 7354 (0.0133)
Cache L2_bank_009:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 540559, Miss = 355996 (0.659), PendingHit = 6462 (0.012)
Cache L2_bank_010:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 535798, Miss = 354198 (0.661), PendingHit = 5811 (0.0108)
Cache L2_bank_011:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 543264, Miss = 353377 (0.65), PendingHit = 6161 (0.0113)
L2 Cache Total Miss Rate = 0.660
Stream 1: L2 Cache Miss Rate = 0.753
Stream 2: L2 Cache Miss Rate = 0.556
Stream 1: Accesses  = 3432897
Stream 1: Misses  = 2586325
Stream 2: Accesses  = 3074327
Stream 2: Misses  = 1709510
Stream 1+2: Accesses  = 6507224
Stream 1+2: Misses  = 4295835
Total Accesses  = 6507224
MPKI-CORES
CORE_L2MPKI_0	75.940
CORE_L2MPKI_1	78.494
CORE_L2MPKI_2	75.512
CORE_L2MPKI_3	77.138
CORE_L2MPKI_4	77.079
CORE_L2MPKI_5	78.559
CORE_L2MPKI_6	77.906
CORE_L2MPKI_7	78.555
CORE_L2MPKI_8	77.279
CORE_L2MPKI_9	79.148
CORE_L2MPKI_10	77.436
CORE_L2MPKI_11	78.849
CORE_L2MPKI_12	79.137
CORE_L2MPKI_13	79.652
CORE_L2MPKI_14	78.495
CORE_L2MPKI_15	80.157
CORE_L2MPKI_16	77.077
CORE_L2MPKI_17	78.260
CORE_L2MPKI_18	76.220
CORE_L2MPKI_19	79.073
CORE_L2MPKI_20	26.737
CORE_L2MPKI_21	22.364
CORE_L2MPKI_22	25.176
CORE_L2MPKI_23	24.150
CORE_L2MPKI_24	26.275
CORE_L2MPKI_25	8.676
CORE_L2MPKI_26	7.832
CORE_L2MPKI_27	8.113
CORE_L2MPKI_28	7.944
CORE_L2MPKI_29	8.188
CORE_L2MPKI_30	2.804
CORE_L2MPKI_31	2.771
CORE_L2MPKI_32	2.726
CORE_L2MPKI_33	2.793
CORE_L2MPKI_34	2.791
CORE_L2MPKI_35	2.762
CORE_L2MPKI_36	2.941
CORE_L2MPKI_37	2.769
CORE_L2MPKI_38	2.833
CORE_L2MPKI_39	2.721
CORE_L2MPKI_40	2.857
CORE_L2MPKI_41	2.776
CORE_L2MPKI_42	2.763
CORE_L2MPKI_43	2.903
CORE_L2MPKI_44	2.876
CORE_L2MPKI_45	2.736
CORE_L2MPKI_46	2.845
CORE_L2MPKI_47	2.729
CORE_L2MPKI_48	2.971
CORE_L2MPKI_49	2.714
CORE_L2MPKI_50	2.856
CORE_L2MPKI_51	2.785
CORE_L2MPKI_52	2.851
CORE_L2MPKI_53	2.780
CORE_L2MPKI_54	2.849
CORE_L2MPKI_55	2.724
CORE_L2MPKI_56	2.753
CORE_L2MPKI_57	2.733
CORE_L2MPKI_58	2.818
CORE_L2MPKI_59	2.895
Avg_MPKI_Stream1= 57.514
Avg_MPKI_Stream2= 2.804
MISSES-CORES
CORE_MISSES_0	85021
CORE_MISSES_1	87926
CORE_MISSES_2	82996
CORE_MISSES_3	91563
CORE_MISSES_4	81650
CORE_MISSES_5	92071
CORE_MISSES_6	87664
CORE_MISSES_7	92132
CORE_MISSES_8	86572
CORE_MISSES_9	94775
CORE_MISSES_10	89464
CORE_MISSES_11	92275
CORE_MISSES_12	88322
CORE_MISSES_13	95812
CORE_MISSES_14	95033
CORE_MISSES_15	97820
CORE_MISSES_16	88344
CORE_MISSES_17	90817
CORE_MISSES_18	89410
CORE_MISSES_19	94597
CORE_MISSES_20	81089
CORE_MISSES_21	84178
CORE_MISSES_22	79081
CORE_MISSES_23	90522
CORE_MISSES_24	80680
CORE_MISSES_25	74423
CORE_MISSES_26	74578
CORE_MISSES_27	73272
CORE_MISSES_28	71845
CORE_MISSES_29	72393
CORE_MISSES_30	57147
CORE_MISSES_31	56493
CORE_MISSES_32	56292
CORE_MISSES_33	56634
CORE_MISSES_34	56798
CORE_MISSES_35	58207
CORE_MISSES_36	55909
CORE_MISSES_37	57156
CORE_MISSES_38	56875
CORE_MISSES_39	58295
CORE_MISSES_40	56209
CORE_MISSES_41	58845
CORE_MISSES_42	57953
CORE_MISSES_43	57415
CORE_MISSES_44	56209
CORE_MISSES_45	56623
CORE_MISSES_46	56616
CORE_MISSES_47	59737
CORE_MISSES_48	55961
CORE_MISSES_49	56657
CORE_MISSES_50	57309
CORE_MISSES_51	57133
CORE_MISSES_52	54828
CORE_MISSES_53	56111
CORE_MISSES_54	56481
CORE_MISSES_55	59699
CORE_MISSES_56	57011
CORE_MISSES_57	57066
CORE_MISSES_58	55473
CORE_MISSES_59	56368
L2_MISSES = 4295835
L2_total_cache_accesses = 6507224
L2_total_cache_misses = 4295835
L2_total_cache_miss_rate = 0.6602
L2_total_cache_pending_hits = 75128
L2_total_cache_reservation_fails = 2374648
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 698701
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 23654
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 3898600
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 2113295
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 4178
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 510
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1040
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 8005
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 1393409
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 45108
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 338238
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 199961
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 34616
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 5429
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 57591
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 29966
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 5357
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 427
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 366
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 23421
L2_cache_data_port_util = 0.242
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=22686889
icnt_total_pkts_simt_to_mem=9942961
statistics from finished app 2
-------------------------------------------------
gpu_ipc_1 =       4.8106
gpu_ipc_2 =     121.7290
gpu_tot_sim_cycle_stream_1 = 5739848
gpu_tot_sim_cycle_stream_2 = 5738351
gpu_sim_insn_1 = 27612128
gpu_sim_insn_2 = 698524032
gpu_sim_cycle = 5739849
gpu_sim_insn = 726136160
gpu_ipc =     126.5079
gpu_tot_sim_cycle = 5739849
gpu_tot_sim_insn = 726136160
gpu_tot_ipc =     126.5079
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 22318308
gpu_stall_icnt2sh    = 7160724
gpu_total_sim_rate=113423

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 11970947
	L1I_total_cache_misses = 40882
	L1I_total_cache_miss_rate = 0.0034
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 124, Miss = 124, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 549
	L1D_cache_core[1]: Access = 124, Miss = 124, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 747
	L1D_cache_core[2]: Access = 122, Miss = 122, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 687
	L1D_cache_core[3]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 394
	L1D_cache_core[4]: Access = 124, Miss = 124, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 638
	L1D_cache_core[5]: Access = 132, Miss = 132, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 678
	L1D_cache_core[6]: Access = 124, Miss = 124, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 719
	L1D_cache_core[7]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 787
	L1D_cache_core[8]: Access = 122, Miss = 122, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 730
	L1D_cache_core[9]: Access = 130, Miss = 130, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 799
	L1D_cache_core[10]: Access = 126, Miss = 126, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 887
	L1D_cache_core[11]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 732
	L1D_cache_core[12]: Access = 126, Miss = 126, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 762
	L1D_cache_core[13]: Access = 134, Miss = 134, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 855
	L1D_cache_core[14]: Access = 136, Miss = 136, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 882
	L1D_cache_core[15]: Access = 134, Miss = 134, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 711
	L1D_cache_core[16]: Access = 130, Miss = 130, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 912
	L1D_cache_core[17]: Access = 126, Miss = 126, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 798
	L1D_cache_core[18]: Access = 130, Miss = 130, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 818
	L1D_cache_core[19]: Access = 130, Miss = 130, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1000
	L1D_cache_core[20]: Access = 6334, Miss = 6334, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 20644
	L1D_cache_core[21]: Access = 8549, Miss = 8549, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 6566
	L1D_cache_core[22]: Access = 6721, Miss = 6721, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 15447
	L1D_cache_core[23]: Access = 8288, Miss = 8288, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 11168
	L1D_cache_core[24]: Access = 6823, Miss = 6823, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 16793
	L1D_cache_core[25]: Access = 20600, Miss = 20600, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 50357
	L1D_cache_core[26]: Access = 22740, Miss = 22740, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 31246
	L1D_cache_core[27]: Access = 21452, Miss = 21452, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 40442
	L1D_cache_core[28]: Access = 21416, Miss = 21416, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 50445
	L1D_cache_core[29]: Access = 21359, Miss = 21359, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 39645
	L1D_cache_core[30]: Access = 49757, Miss = 49757, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 97873
	L1D_cache_core[31]: Access = 49273, Miss = 49273, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 108708
	L1D_cache_core[32]: Access = 50220, Miss = 50220, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 93524
	L1D_cache_core[33]: Access = 49768, Miss = 49768, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 93518
	L1D_cache_core[34]: Access = 49298, Miss = 49298, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 101384
	L1D_cache_core[35]: Access = 51338, Miss = 51338, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 77289
	L1D_cache_core[36]: Access = 46533, Miss = 46533, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 131949
	L1D_cache_core[37]: Access = 50445, Miss = 50445, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 87781
	L1D_cache_core[38]: Access = 48768, Miss = 48768, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 89535
	L1D_cache_core[39]: Access = 52269, Miss = 52269, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 77489
	L1D_cache_core[40]: Access = 47701, Miss = 47701, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 111433
	L1D_cache_core[41]: Access = 51878, Miss = 51878, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 92613
	L1D_cache_core[42]: Access = 50484, Miss = 50484, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 77354
	L1D_cache_core[43]: Access = 48514, Miss = 48514, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 128479
	L1D_cache_core[44]: Access = 47891, Miss = 47891, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 89787
	L1D_cache_core[45]: Access = 50632, Miss = 50632, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 83895
	L1D_cache_core[46]: Access = 48417, Miss = 48417, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 99703
	L1D_cache_core[47]: Access = 53349, Miss = 53349, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 57456
	L1D_cache_core[48]: Access = 46026, Miss = 46026, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 118161
	L1D_cache_core[49]: Access = 51213, Miss = 51213, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 79329
	L1D_cache_core[50]: Access = 48900, Miss = 48900, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 112858
	L1D_cache_core[51]: Access = 50027, Miss = 50027, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 85431
	L1D_cache_core[52]: Access = 46725, Miss = 46725, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 116791
	L1D_cache_core[53]: Access = 49547, Miss = 49547, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 97578
	L1D_cache_core[54]: Access = 48241, Miss = 48241, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 96652
	L1D_cache_core[55]: Access = 53511, Miss = 53511, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 57137
	L1D_cache_core[56]: Access = 50211, Miss = 50211, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 88863
	L1D_cache_core[57]: Access = 51131, Miss = 51131, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 93991
	L1D_cache_core[58]: Access = 48056, Miss = 48056, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 102824
	L1D_cache_core[59]: Access = 46850, Miss = 46850, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 106372
	L1D_total_cache_accesses = 1633813
	L1D_total_cache_misses = 1633813
	L1D_total_cache_miss_rate = 1.0000
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 3153595
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.004
L1C_cache:
	L1C_total_cache_accesses = 1026404
	L1C_total_cache_misses = 8797
	L1C_total_cache_miss_rate = 0.0086
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 88929
L1T_cache:
	L1T_total_cache_accesses = 4965930
	L1T_total_cache_misses = 1857840
	L1T_total_cache_miss_rate = 0.3741
	L1T_total_cache_pending_hits = 3108090
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1531739
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 2966903
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 1017607
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 8797
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 88929
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 3108090
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 1857840
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 102074
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 186692
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 11930065
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 40882
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
1893, 1262, 1893, 1262, 1547, 1262, 1542, 1262, 1262, 1262, 1262, 1176, 1262, 1011, 1262, 816, 1262, 721, 1262, 642, 1262, 639, 1262, 631, 1262, 631, 1262, 631, 1262, 631, 1262, 631, 
shader 0 total_cycles, active_cycles, idle cycles = 5739849, 18244, 5721604 
shader 1 total_cycles, active_cycles, idle cycles = 5739849, 18271, 5721578 
shader 2 total_cycles, active_cycles, idle cycles = 5739849, 17927, 5721922 
shader 3 total_cycles, active_cycles, idle cycles = 5739849, 19388, 5720461 
shader 4 total_cycles, active_cycles, idle cycles = 5739849, 17426, 5722422 
shader 5 total_cycles, active_cycles, idle cycles = 5739849, 19146, 5720703 
shader 6 total_cycles, active_cycles, idle cycles = 5739849, 18367, 5721482 
shader 7 total_cycles, active_cycles, idle cycles = 5739849, 19118, 5720731 
shader 8 total_cycles, active_cycles, idle cycles = 5739849, 18266, 5721582 
shader 9 total_cycles, active_cycles, idle cycles = 5739849, 19530, 5720318 
shader 10 total_cycles, active_cycles, idle cycles = 5739849, 18837, 5721012 
shader 11 total_cycles, active_cycles, idle cycles = 5739849, 19022, 5720826 
shader 12 total_cycles, active_cycles, idle cycles = 5739849, 18341, 5721507 
shader 13 total_cycles, active_cycles, idle cycles = 5739849, 19577, 5720271 
shader 14 total_cycles, active_cycles, idle cycles = 5739849, 19754, 5720094 
shader 15 total_cycles, active_cycles, idle cycles = 5739849, 19917, 5719932 
shader 16 total_cycles, active_cycles, idle cycles = 5739849, 18720, 5721128 
shader 17 total_cycles, active_cycles, idle cycles = 5739849, 18963, 5720885 
shader 18 total_cycles, active_cycles, idle cycles = 5739849, 19173, 5720675 
shader 19 total_cycles, active_cycles, idle cycles = 5739849, 19530, 5720318 
shader 20 total_cycles, active_cycles, idle cycles = 5739849, 57170, 5682678 
shader 21 total_cycles, active_cycles, idle cycles = 5739849, 72162, 5667687 
shader 22 total_cycles, active_cycles, idle cycles = 5739849, 60016, 5679833 
shader 23 total_cycles, active_cycles, idle cycles = 5739849, 71578, 5668271 
shader 24 total_cycles, active_cycles, idle cycles = 5739849, 60543, 5679306 
shader 25 total_cycles, active_cycles, idle cycles = 5739849, 148336, 5591512 
shader 26 total_cycles, active_cycles, idle cycles = 5739849, 162321, 5577528 
shader 27 total_cycles, active_cycles, idle cycles = 5739849, 154094, 5585754 
shader 28 total_cycles, active_cycles, idle cycles = 5739849, 153573, 5586276 
shader 29 total_cycles, active_cycles, idle cycles = 5739849, 153703, 5586146 
shader 30 total_cycles, active_cycles, idle cycles = 5739849, 334022, 5405826 
shader 31 total_cycles, active_cycles, idle cycles = 5739849, 331320, 5408528 
shader 32 total_cycles, active_cycles, idle cycles = 5739849, 338340, 5401509 
shader 33 total_cycles, active_cycles, idle cycles = 5739849, 335281, 5404567 
shader 34 total_cycles, active_cycles, idle cycles = 5739849, 331003, 5408846 
shader 35 total_cycles, active_cycles, idle cycles = 5739849, 345779, 5394070 
shader 36 total_cycles, active_cycles, idle cycles = 5739849, 311891, 5427958 
shader 37 total_cycles, active_cycles, idle cycles = 5739849, 339350, 5400498 
shader 38 total_cycles, active_cycles, idle cycles = 5739849, 327972, 5411877 
shader 39 total_cycles, active_cycles, idle cycles = 5739849, 351493, 5388356 
shader 40 total_cycles, active_cycles, idle cycles = 5739849, 320455, 5419394 
shader 41 total_cycles, active_cycles, idle cycles = 5739849, 348501, 5391347 
shader 42 total_cycles, active_cycles, idle cycles = 5739849, 339546, 5400303 
shader 43 total_cycles, active_cycles, idle cycles = 5739849, 325418, 5414430 
shader 44 total_cycles, active_cycles, idle cycles = 5739849, 322006, 5417842 
shader 45 total_cycles, active_cycles, idle cycles = 5739849, 340291, 5399558 
shader 46 total_cycles, active_cycles, idle cycles = 5739849, 324916, 5414933 
shader 47 total_cycles, active_cycles, idle cycles = 5739849, 358590, 5381258 
shader 48 total_cycles, active_cycles, idle cycles = 5739849, 308260, 5431588 
shader 49 total_cycles, active_cycles, idle cycles = 5739849, 344760, 5395088 
shader 50 total_cycles, active_cycles, idle cycles = 5739849, 328511, 5411338 
shader 51 total_cycles, active_cycles, idle cycles = 5739849, 336306, 5403543 
shader 52 total_cycles, active_cycles, idle cycles = 5739849, 313998, 5425851 
shader 53 total_cycles, active_cycles, idle cycles = 5739849, 332257, 5407592 
shader 54 total_cycles, active_cycles, idle cycles = 5739849, 324686, 5415163 
shader 55 total_cycles, active_cycles, idle cycles = 5739849, 359873, 5379975 
shader 56 total_cycles, active_cycles, idle cycles = 5739849, 337480, 5402368 
shader 57 total_cycles, active_cycles, idle cycles = 5739849, 343631, 5396218 
shader 58 total_cycles, active_cycles, idle cycles = 5739849, 323080, 5416768 
shader 59 total_cycles, active_cycles, idle cycles = 5739849, 314396, 5425453 
warps_exctd_sm 0 = 1760 
warps_exctd_sm 1 = 1760 
warps_exctd_sm 2 = 1696 
warps_exctd_sm 3 = 1824 
warps_exctd_sm 4 = 1664 
warps_exctd_sm 5 = 1856 
warps_exctd_sm 6 = 1760 
warps_exctd_sm 7 = 1824 
warps_exctd_sm 8 = 1696 
warps_exctd_sm 9 = 1824 
warps_exctd_sm 10 = 1792 
warps_exctd_sm 11 = 1792 
warps_exctd_sm 12 = 1728 
warps_exctd_sm 13 = 1888 
warps_exctd_sm 14 = 1888 
warps_exctd_sm 15 = 1888 
warps_exctd_sm 16 = 1760 
warps_exctd_sm 17 = 1792 
warps_exctd_sm 18 = 1792 
warps_exctd_sm 19 = 1856 
warps_exctd_sm 20 = 7712 
warps_exctd_sm 21 = 9408 
warps_exctd_sm 22 = 8192 
warps_exctd_sm 23 = 9120 
warps_exctd_sm 24 = 8256 
warps_exctd_sm 25 = 20096 
warps_exctd_sm 26 = 21632 
warps_exctd_sm 27 = 20992 
warps_exctd_sm 28 = 20768 
warps_exctd_sm 29 = 20992 
warps_exctd_sm 30 = 45632 
warps_exctd_sm 31 = 45376 
warps_exctd_sm 32 = 46176 
warps_exctd_sm 33 = 46080 
warps_exctd_sm 34 = 45344 
warps_exctd_sm 35 = 47104 
warps_exctd_sm 36 = 43264 
warps_exctd_sm 37 = 46784 
warps_exctd_sm 38 = 45312 
warps_exctd_sm 39 = 47552 
warps_exctd_sm 40 = 43904 
warps_exctd_sm 41 = 47392 
warps_exctd_sm 42 = 45888 
warps_exctd_sm 43 = 44192 
warps_exctd_sm 44 = 43776 
warps_exctd_sm 45 = 46208 
warps_exctd_sm 46 = 44672 
warps_exctd_sm 47 = 47968 
warps_exctd_sm 48 = 42528 
warps_exctd_sm 49 = 47200 
warps_exctd_sm 50 = 45184 
warps_exctd_sm 51 = 45024 
warps_exctd_sm 52 = 43392 
warps_exctd_sm 53 = 45152 
warps_exctd_sm 54 = 44608 
warps_exctd_sm 55 = 48032 
warps_exctd_sm 56 = 45888 
warps_exctd_sm 57 = 46048 
warps_exctd_sm 58 = 43872 
warps_exctd_sm 59 = 42496 
gpgpu_n_tot_thrd_icount = 733719968
gpgpu_n_tot_w_icount = 22928749
gpgpu_n_stall_shd_mem = 190272489
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 4786053
gpgpu_n_mem_write_global = 102074
gpgpu_n_mem_texture = 1857840
gpgpu_n_mem_const = 5826
gpgpu_n_load_insn  = 52230912
gpgpu_n_store_insn = 1496288
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 23705824
gpgpu_n_const_mem_insn = 25202112
gpgpu_n_param_mem_insn = 7642816
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 88929
gpgpu_stall_shd_mem[c_mem][bk_conf] = 88929
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 157319658
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:259797764	W0_Idle:88827912	W0_Scoreboard:317227326	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:22928878
Warp Occupancy Distribution:
Stall:232235918	W0_Idle:78487162	W0_Scoreboard:30725819	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:2942041
Warp Occupancy Distribution:
Stall:27561846	W0_Idle:10340750	W0_Scoreboard:286501507	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:19986837
warp_utilization0: 0.033289
warp_utilization1: 0.008543
warp_utilization2: 0.058035
traffic_breakdown_coretomem[CONST_ACC_R] = 46608 {8:5826,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 12253912 {8:1531739,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 9474160 {40:36041,72:14812,136:51221,}
traffic_breakdown_coretomem[GLOBAL_ATOMIC] = 130829808 {40:3244587,72:4321,136:5406,}
traffic_breakdown_coretomem[INST_ACC_R] = 51360 {8:6420,}
traffic_breakdown_coretomem[TEXTURE_ACC_R] = 14862720 {8:1857840,}
traffic_breakdown_memtocore[CONST_ACC_R] = 419472 {72:5826,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 208316504 {136:1531739,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 816592 {8:102074,}
traffic_breakdown_memtocore[GLOBAL_ATOMIC] = 130813968 {40:3244191,72:4321,136:5406,}
traffic_breakdown_memtocore[INST_ACC_R] = 873120 {136:6420,}
traffic_breakdown_memtocore[TEXTURE_ACC_R] = 252666240 {136:1857840,}
maxmrqlatency = 1020 
maxdqlatency = 0 
maxmflatency = 10390 
averagemflatency = 855 
averagemflatency_1 = 874 
averagemflatency_2= 834 
averagemrqlatency_1 = 66 
averagemrqlatency_2 = 72 
max_icnt2mem_latency = 9574 
max_icnt2sh_latency = 5739848 
mrq_lat_table:2116402 	76063 	137902 	261227 	618069 	1055047 	1387320 	1100898 	300818 	9381 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	52898 	60154 	78970 	348113 	1198353 	2924356 	1924402 	160771 	3334 	45 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	521653 	308128 	663947 	511122 	749321 	1455160 	1754934 	737859 	54180 	1718 	25 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	3845312 	2488176 	302538 	13140 	156 	0 	0 	0 	0 	0 	0 	0 	180 	768 	3490 	4438 	8876 	15490 	35171 	33661 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1 	54 	11172 	251 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        32        32        32        32        32        32        32        32        32        32        10        13        16        17        15        14 
dram[1]:        24        32        32        32        32        32        32        30        32        24        15        11        17        18        11        14 
dram[2]:        32        24        32        32        32        32        32        30        32        19        18        13        15        18        15        18 
dram[3]:        32        20        28        30        32        30        32        28        30        22        12        15        14        15        13        11 
dram[4]:        32        32        32        32        32        32        32        28        28        28        17        11        11        15        12        12 
dram[5]:        32        24        32        32        32        32        32        26        28        22        15        18        15        14        21        14 
maximum service time to same row:
dram[0]:      1247      1423      1295      1326      1601      1581      1270      1489      1602      1458      2180      2291      2175      2301      2487      2177 
dram[1]:      1071      1363      1481      1400      1448      1292      1409      1229      1341      1457      2449      2343      2589      2115      2439      2044 
dram[2]:      1409      1004      1362      1694      1156      1503      1330      1414      1651      1457      2269      2594      2391      2454      2235      2451 
dram[3]:      1576      1457      1232      1251      1381      1192      1369      1237      1374      1280      2372      2604      2338      2306      2371      2412 
dram[4]:      1327      1419      1477      1294      1349      1163      1303      1303      1156      1505      2269      2122      2269      2216      2276      2213 
dram[5]:      1348      1450      1194      1334      1433      1314      1431      1265      1353      1310      2029      2287      2082      2281      2285      2282 
average row accesses per activate:
dram[0]:  1.172183  1.158494  1.154775  1.157561  1.164820  1.159495  1.174591  1.170451  1.157725  1.149885  1.161572  1.166024  1.178585  1.170718  1.181019  1.175921 
dram[1]:  1.152581  1.153810  1.157843  1.154008  1.159984  1.160457  1.167123  1.170834  1.152433  1.154032  1.161819  1.163329  1.170961  1.171554  1.172364  1.180718 
dram[2]:  1.151634  1.163285  1.149966  1.163070  1.158913  1.193180  1.162102  1.184612  1.145081  1.152248  1.153412  1.161438  1.174417  1.185792  1.169920  1.190360 
dram[3]:  1.150008  1.153125  1.156005  1.158346  1.156239  1.165129  1.164549  1.177067  1.143409  1.150456  1.162590  1.162096  1.169092  1.170549  1.178080  1.183078 
dram[4]:  1.161543  1.158424  1.157664  1.155552  1.160781  1.163247  1.177256  1.169512  1.146034  1.148795  1.189431  1.162347  1.169268  1.172130  1.181525  1.186270 
dram[5]:  1.154002  1.159898  1.157198  1.156224  1.154370  1.161145  1.163552  1.173529  1.151753  1.152730  1.156600  1.158413  1.171788  1.171272  1.172779  1.190727 
average row locality = 7063127/6064704 = 1.164629
average row locality_1 = 5242240/4593345 = 1.141268
average row locality_2 = 1820887/1471359 = 1.237555
average row locality_3 = 0/0 = -nan
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:     50245     46870     46072     45049     48430     45692     47903     46078     47643     44356     46151     45304     47993     45696     48764     47034 
dram[1]:     46714     44661     45945     44439     45966     45444     46008     45779     45938     45010     44419     44191     45886     45369     46629     46872 
dram[2]:     47127     49096     44822     47467     46912     52013     45554     48907     45362     46360     44717     46625     47171     49407     45863     49563 
dram[3]:     44586     46082     45935     45703     45134     47353     45474     47411     44244     44833     45560     44658     45714     45425     47396     47446 
dram[4]:     48469     46571     47551     45344     47584     47343     48528     45731     45897     44793     50521     45334     46889     45878     49051     48410 
dram[5]:     46033     45864     46244     45699     45721     46426     45536     46687     45814     44786     45086     43810     46560     44984     46415     48507 
total reads: 4456536
bank skew: 52013/43810 = 1.19
chip skew: 756966/729270 = 1.04
number of total write accesses:
dram[0]:     28875     25756     24703     23746     27805     25450     29075     27438     30126     26915     28978     28173     29915     27564     29065     27303 
dram[1]:     25486     23603     24607     23202     25525     25171     27267     27123     28471     27530     27288     27030     27779     27262     27041     27172 
dram[2]:     25753     27663     23601     25946     26475     31370     26924     30109     27899     28876     27582     29484     29098     31218     26293     29740 
dram[3]:     23587     24909     24653     24275     24815     27010     26750     28626     26788     27389     28405     27473     27622     27248     27696     27710 
dram[4]:     27209     25366     25978     24003     27132     26978     29717     27085     28366     27395     33366     28132     28786     27781     29291     28605 
dram[5]:     25013     24652     24904     24367     25312     26127     26816     28021     28249     27338     27951     26625     28419     26830     26655     28745 
total reads: 2606645
bank skew: 33366/23202 = 1.44
chip skew: 448031/421557 = 1.06
average mf latency per bank:
dram[0]:        961       898       929       865       830       775       761       704       735       680       787       727       868       813       958       895
dram[1]:        836       874       806       841       735       748       653       673       626       646       673       682       747       765       826       850
dram[2]:        928      1146       901      1080       812      1334       730       912       695       862       750       914       837      1039       932      1122
dram[3]:        877       856       828       833       752       766       666       668       636       641       671       687       766       772       852       863
dram[4]:       1034       939       973       897       890       809       809       724       775       691       855       743       915       841       998       929
dram[5]:        847       868       818       837       731       767       661       688       639       664       677       697       758       778       842       864
maximum mf latency per bank:
dram[0]:       6828      7390      8333      8687      9657      7104      9111      7325      8176      7270      9704      6918      6968      9588      7463      7336
dram[1]:       8119      8128      9964      8577      6931      7684      7041      6978      7672      7854      6870      7643      9590      8143      8657      7401
dram[2]:       9026      9295      9822      8402      8259      7978     10057      7705      7023      7973      8006      8313      6147      7989      6687      6902
dram[3]:       8510      7093      9237      7380      8890      8869      6476      6832      9572      7980      7266      8139      5610      5709      6859      6797
dram[4]:       7601      6808      8275      9716      9430      8120      6504      7246      9143      7664      7111      8463      8075      7473      8658      8139
dram[5]:       7154      7930      8894     10390      9480      7413      8553      7037      7574      6787      8399      9796      8874      8582      5144      6743
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7576600 n_nop=3160183 n_act=1020698 n_pre=1020683 n_req=760363 n_req_1=425595 n_req_2=334768 n_req_3=0 n_rd=1498544 n_write=876492 bw_util=0.4 bw_util_1=0.2247 bw_util_2=0.1753 bw_util_3=0 blp=10.472234 blp_1= 3.737052 blp_2= 2.926566 blp_3= -nan
 n_activity=7563343 dram_eff=0.4007 dram_eff_1=0.2251 dram_eff_2=0.1757 dram_eff_3=0
bk0: 100490a 2764040i bk1: 93740a 3004036i bk2: 92144a 3040738i bk3: 90098a 3091232i bk4: 96858a 2494532i bk5: 91384a 2743759i bk6: 95804a 2256869i bk7: 92156a 2375405i bk8: 95286a 2696817i bk9: 88712a 2962488i bk10: 92298a 2634422i bk11: 90606a 2637399i bk12: 95986a 2314051i bk13: 91392a 2526204i bk14: 97524a 2213209i bk15: 94066a 2362670i 
bw_dist = 0.225	0.175	0.000	0.598	0.002
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=14.6553
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7576600 n_nop=3300905 n_act=989686 n_pre=989672 n_req=740137 n_req_1=406303 n_req_2=333834 n_req_3=0 n_rd=1458502 n_write=837835 bw_util=0.3894 bw_util_1=0.2145 bw_util_2=0.1749 bw_util_3=0 blp=9.991034 blp_1= 3.621057 blp_2= 2.890745 blp_3= -nan
 n_activity=7531715 dram_eff=0.3917 dram_eff_1=0.2158 dram_eff_2=0.1759 dram_eff_3=0
bk0: 93426a 3222233i bk1: 89322a 3364899i bk2: 91888a 3162717i bk3: 88876a 3254106i bk4: 91932a 2914709i bk5: 90888a 2895255i bk6: 92014a 2610195i bk7: 91558a 2550878i bk8: 91872a 2980740i bk9: 90016a 2980707i bk10: 88832a 2946882i bk11: 88378a 2898275i bk12: 91770a 2685348i bk13: 90732a 2685038i bk14: 93254a 2601277i bk15: 93744a 2513225i 
bw_dist = 0.214	0.175	0.000	0.605	0.006
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=13.2973
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7576600 n_nop=3106214 n_act=1032874 n_pre=1032860 n_req=768074 n_req_1=432758 n_req_2=335316 n_req_3=0 n_rd=1513916 n_write=890736 bw_util=0.4041 bw_util_1=0.2285 bw_util_2=0.1756 bw_util_3=0 blp=10.666693 blp_1= 3.777242 blp_2= 2.946079 blp_3= -nan
 n_activity=7569527 dram_eff=0.4045 dram_eff_1=0.2287 dram_eff_2=0.1758 dram_eff_3=0
bk0: 94254a 3068301i bk1: 98190a 2733949i bk2: 89644a 3149000i bk3: 94932a 2768939i bk4: 93822a 2636693i bk5: 104026a 1926048i bk6: 91108a 2468714i bk7: 97812a 1980771i bk8: 90724a 2938481i bk9: 92720a 2702873i bk10: 89430a 2786263i bk11: 93250a 2447733i bk12: 94342a 2387216i bk13: 98810a 2010164i bk14: 91726a 2536128i bk15: 99126a 1989049i 
bw_dist = 0.228	0.176	0.000	0.595	0.001
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=15.2221
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7576600 n_nop=3274302 n_act=995909 n_pre=995897 n_req=743814 n_req_1=409735 n_req_2=334079 n_req_3=0 n_rd=1465868 n_write=844624 bw_util=0.3913 bw_util_1=0.2163 bw_util_2=0.175 bw_util_3=0 blp=10.093109 blp_1= 3.647045 blp_2= 2.898418 blp_3= -nan
 n_activity=7538914 dram_eff=0.3932 dram_eff_1=0.2174 dram_eff_2=0.1759 dram_eff_3=0
bk0: 89164a 3453062i bk1: 92162a 3194126i bk2: 91870a 3140241i bk3: 91404a 3094885i bk4: 90266a 2975808i bk5: 94704a 2606283i bk6: 90944a 2639875i bk7: 94818a 2323059i bk8: 88488a 3155632i bk9: 89662a 2982558i bk10: 91120a 2780795i bk11: 89310a 2817360i bk12: 91428a 2685381i bk13: 90846a 2647009i bk14: 94792a 2479436i bk15: 94890a 2414651i 
bw_dist = 0.216	0.175	0.000	0.604	0.005
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=13.5651
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7576600 n_nop=3127885 n_act=1027915 n_pre=1027900 n_req=765015 n_req_1=429874 n_req_2=335141 n_req_3=0 n_rd=1507774 n_write=885126 bw_util=0.4025 bw_util_1=0.2269 bw_util_2=0.1755 bw_util_3=0 blp=10.589680 blp_1= 3.766988 blp_2= 2.935795 blp_3= -nan
 n_activity=7567794 dram_eff=0.403 dram_eff_1=0.2272 dram_eff_2=0.1758 dram_eff_3=0
bk0: 96938a 2927880i bk1: 93142a 3024524i bk2: 95102a 2875772i bk3: 90688a 3039311i bk4: 95168a 2561137i bk5: 94686a 2480803i bk6: 97052a 2128825i bk7: 91462a 2399032i bk8: 91792a 2904041i bk9: 89586a 2905298i bk10: 101040a 2081120i bk11: 90664a 2614982i bk12: 93776a 2425454i bk13: 91756a 2481754i bk14: 98102a 2146734i bk15: 96820a 2160433i 
bw_dist = 0.227	0.176	0.000	0.596	0.001
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=15.019
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7576600 n_nop=3266279 n_act=997603 n_pre=997587 n_req=745034 n_req_1=410775 n_req_2=334259 n_req_3=0 n_rd=1468336 n_write=846795 bw_util=0.392 bw_util_1=0.2169 bw_util_2=0.1751 bw_util_3=0 blp=10.114496 blp_1= 3.652519 blp_2= 2.897848 blp_3= -nan
 n_activity=7542520 dram_eff=0.3937 dram_eff_1=0.2178 dram_eff_2=0.1759 dram_eff_3=0
bk0: 92064a 3275707i bk1: 91728a 3210114i bk2: 92488a 3076277i bk3: 91398a 3062361i bk4: 91442a 2890249i bk5: 92852a 2725250i bk6: 91072a 2627133i bk7: 93374a 2399175i bk8: 91624a 2988363i bk9: 89572a 2985115i bk10: 90172a 2822066i bk11: 87620a 2914859i bk12: 93118a 2589061i bk13: 89968a 2713172i bk14: 92830a 2626217i bk15: 97014a 2270770i 
bw_dist = 0.217	0.175	0.000	0.604	0.004
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=13.629

========= L2 cache stats =========
L2_cache_bank[0]: Access = 573820, Miss = 383201, Miss_rate = 0.668, Pending_hits = 7294, Reservation_fails = 275742
L2_cache_bank[1]: Access = 549303, Miss = 366081, Miss_rate = 0.666, Pending_hits = 6404, Reservation_fails = 198738
L2_cache_bank[2]: Access = 559540, Miss = 367519, Miss_rate = 0.657, Pending_hits = 5887, Reservation_fails = 180358
L2_cache_bank[3]: Access = 549920, Miss = 361771, Miss_rate = 0.658, Pending_hits = 5637, Reservation_fails = 177867
L2_cache_bank[4]: Access = 552578, Miss = 367529, Miss_rate = 0.665, Pending_hits = 6362, Reservation_fails = 136063
L2_cache_bank[5]: Access = 598755, Miss = 389441, Miss_rate = 0.650, Pending_hits = 7741, Reservation_fails = 321829
L2_cache_bank[6]: Access = 552912, Miss = 364047, Miss_rate = 0.658, Pending_hits = 5679, Reservation_fails = 151664
L2_cache_bank[7]: Access = 566292, Miss = 368915, Miss_rate = 0.651, Pending_hits = 6175, Reservation_fails = 186537
L2_cache_bank[8]: Access = 572874, Miss = 384490, Miss_rate = 0.671, Pending_hits = 7584, Reservation_fails = 276264
L2_cache_bank[9]: Access = 561176, Miss = 369404, Miss_rate = 0.658, Pending_hits = 6706, Reservation_fails = 203109
L2_cache_bank[10]: Access = 556643, Miss = 367409, Miss_rate = 0.660, Pending_hits = 6047, Reservation_fails = 168018
L2_cache_bank[11]: Access = 564109, Miss = 366764, Miss_rate = 0.650, Pending_hits = 6392, Reservation_fails = 198206
Cache L2_bank_000:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 573820, Miss = 383201 (0.668), PendingHit = 7294 (0.0127)
Cache L2_bank_001:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 549303, Miss = 366081 (0.666), PendingHit = 6404 (0.0117)
Cache L2_bank_002:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 559540, Miss = 367519 (0.657), PendingHit = 5887 (0.0105)
Cache L2_bank_003:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 549920, Miss = 361771 (0.658), PendingHit = 5637 (0.0103)
Cache L2_bank_004:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 552578, Miss = 367529 (0.665), PendingHit = 6362 (0.0115)
Cache L2_bank_005:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 598755, Miss = 389441 (0.65), PendingHit = 7741 (0.0129)
Cache L2_bank_006:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 552912, Miss = 364047 (0.658), PendingHit = 5679 (0.0103)
Cache L2_bank_007:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 566292, Miss = 368915 (0.651), PendingHit = 6175 (0.0109)
Cache L2_bank_008:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 572874, Miss = 384490 (0.671), PendingHit = 7584 (0.0132)
Cache L2_bank_009:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 561176, Miss = 369404 (0.658), PendingHit = 6706 (0.0119)
Cache L2_bank_010:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 556643, Miss = 367409 (0.66), PendingHit = 6047 (0.0109)
Cache L2_bank_011:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 564109, Miss = 366764 (0.65), PendingHit = 6392 (0.0113)
L2 Cache Total Miss Rate = 0.659
Stream 1: L2 Cache Miss Rate = 0.752
Stream 2: L2 Cache Miss Rate = 0.556
Stream 1: Accesses  = 3570487
Stream 1: Misses  = 2685393
Stream 2: Accesses  = 3187435
Stream 2: Misses  = 1771178
Stream 1+2: Accesses  = 6757922
Stream 1+2: Misses  = 4456571
Total Accesses  = 6757922
MPKI-CORES
CORE_L2MPKI_0	76.346
CORE_L2MPKI_1	78.717
CORE_L2MPKI_2	75.959
CORE_L2MPKI_3	77.279
CORE_L2MPKI_4	77.024
CORE_L2MPKI_5	78.744
CORE_L2MPKI_6	78.181
CORE_L2MPKI_7	78.720
CORE_L2MPKI_8	77.541
CORE_L2MPKI_9	79.178
CORE_L2MPKI_10	77.618
CORE_L2MPKI_11	79.075
CORE_L2MPKI_12	78.986
CORE_L2MPKI_13	79.810
CORE_L2MPKI_14	78.636
CORE_L2MPKI_15	80.084
CORE_L2MPKI_16	77.111
CORE_L2MPKI_17	78.537
CORE_L2MPKI_18	76.362
CORE_L2MPKI_19	79.223
CORE_L2MPKI_20	22.833
CORE_L2MPKI_21	18.880
CORE_L2MPKI_22	21.280
CORE_L2MPKI_23	20.419
CORE_L2MPKI_24	21.535
CORE_L2MPKI_25	8.181
CORE_L2MPKI_26	7.452
CORE_L2MPKI_27	7.710
CORE_L2MPKI_28	7.578
CORE_L2MPKI_29	7.680
CORE_L2MPKI_30	2.793
CORE_L2MPKI_31	2.780
CORE_L2MPKI_32	2.719
CORE_L2MPKI_33	2.784
CORE_L2MPKI_34	2.797
CORE_L2MPKI_35	2.759
CORE_L2MPKI_36	2.932
CORE_L2MPKI_37	2.761
CORE_L2MPKI_38	2.832
CORE_L2MPKI_39	2.717
CORE_L2MPKI_40	2.869
CORE_L2MPKI_41	2.770
CORE_L2MPKI_42	2.786
CORE_L2MPKI_43	2.891
CORE_L2MPKI_44	2.871
CORE_L2MPKI_45	2.728
CORE_L2MPKI_46	2.834
CORE_L2MPKI_47	2.726
CORE_L2MPKI_48	2.959
CORE_L2MPKI_49	2.709
CORE_L2MPKI_50	2.847
CORE_L2MPKI_51	2.781
CORE_L2MPKI_52	2.845
CORE_L2MPKI_53	2.771
CORE_L2MPKI_54	2.843
CORE_L2MPKI_55	2.717
CORE_L2MPKI_56	2.752
CORE_L2MPKI_57	2.728
CORE_L2MPKI_58	2.811
CORE_L2MPKI_59	2.932
Avg_MPKI_Stream1= 56.889
Avg_MPKI_Stream2= 2.801
MISSES-CORES
CORE_MISSES_0	88847
CORE_MISSES_1	91738
CORE_MISSES_2	86856
CORE_MISSES_3	95576
CORE_MISSES_4	85609
CORE_MISSES_5	96161
CORE_MISSES_6	91596
CORE_MISSES_7	95998
CORE_MISSES_8	90350
CORE_MISSES_9	98642
CORE_MISSES_10	93261
CORE_MISSES_11	95950
CORE_MISSES_12	92405
CORE_MISSES_13	99662
CORE_MISSES_14	99086
CORE_MISSES_15	101747
CORE_MISSES_16	92082
CORE_MISSES_17	95001
CORE_MISSES_18	93394
CORE_MISSES_19	98695
CORE_MISSES_20	82768
CORE_MISSES_21	86395
CORE_MISSES_22	80963
CORE_MISSES_23	92712
CORE_MISSES_24	82653
CORE_MISSES_25	76871
CORE_MISSES_26	76637
CORE_MISSES_27	75247
CORE_MISSES_28	73722
CORE_MISSES_29	74769
CORE_MISSES_30	59072
CORE_MISSES_31	58317
CORE_MISSES_32	58247
CORE_MISSES_33	59098
CORE_MISSES_34	58627
CORE_MISSES_35	60411
CORE_MISSES_36	57895
CORE_MISSES_37	59325
CORE_MISSES_38	58802
CORE_MISSES_39	60474
CORE_MISSES_40	58209
CORE_MISSES_41	61130
CORE_MISSES_42	59896
CORE_MISSES_43	59566
CORE_MISSES_44	58547
CORE_MISSES_45	58788
CORE_MISSES_46	58289
CORE_MISSES_47	61902
CORE_MISSES_48	57749
CORE_MISSES_49	59140
CORE_MISSES_50	59214
CORE_MISSES_51	59226
CORE_MISSES_52	56550
CORE_MISSES_53	58297
CORE_MISSES_54	58433
CORE_MISSES_55	61924
CORE_MISSES_56	58805
CORE_MISSES_57	59370
CORE_MISSES_58	57510
CORE_MISSES_59	58365
L2_MISSES = 4456571
L2_total_cache_accesses = 6757922
L2_total_cache_misses = 4456571
L2_total_cache_miss_rate = 0.6595
L2_total_cache_pending_hits = 77908
L2_total_cache_reservation_fails = 2474395
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 718218
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 24101
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 4043443
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 2199700
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 4226
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 519
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1081
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 8013
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 1459227
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 47149
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 351464
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 211035
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 36173
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 5696
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 60205
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 31288
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 5599
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 443
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 378
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 24359
L2_cache_data_port_util = 0.243
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=23627922
icnt_total_pkts_simt_to_mem=10303615
statistics from finished app 2
-------------------------------------------------
gpu_ipc_1 =       4.8106
gpu_ipc_2 =     121.7290
gpu_tot_sim_cycle_stream_1 = 5739848
gpu_tot_sim_cycle_stream_2 = 5738351
gpu_sim_insn_1 = 27612128
gpu_sim_insn_2 = 698524032
gpu_sim_cycle = 5739849
gpu_sim_insn = 726136160
gpu_ipc =     126.5079
gpu_tot_sim_cycle = 5739849
gpu_tot_sim_insn = 726136160
gpu_tot_ipc =     126.5079
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 22318308
gpu_stall_icnt2sh    = 7160724
gpu_total_sim_rate=113423

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 11970947
	L1I_total_cache_misses = 40882
	L1I_total_cache_miss_rate = 0.0034
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 124, Miss = 124, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 549
	L1D_cache_core[1]: Access = 124, Miss = 124, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 747
	L1D_cache_core[2]: Access = 122, Miss = 122, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 687
	L1D_cache_core[3]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 394
	L1D_cache_core[4]: Access = 124, Miss = 124, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 638
	L1D_cache_core[5]: Access = 132, Miss = 132, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 678
	L1D_cache_core[6]: Access = 124, Miss = 124, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 719
	L1D_cache_core[7]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 787
	L1D_cache_core[8]: Access = 122, Miss = 122, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 730
	L1D_cache_core[9]: Access = 130, Miss = 130, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 799
	L1D_cache_core[10]: Access = 126, Miss = 126, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 887
	L1D_cache_core[11]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 732
	L1D_cache_core[12]: Access = 126, Miss = 126, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 762
	L1D_cache_core[13]: Access = 134, Miss = 134, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 855
	L1D_cache_core[14]: Access = 136, Miss = 136, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 882
	L1D_cache_core[15]: Access = 134, Miss = 134, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 711
	L1D_cache_core[16]: Access = 130, Miss = 130, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 912
	L1D_cache_core[17]: Access = 126, Miss = 126, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 798
	L1D_cache_core[18]: Access = 130, Miss = 130, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 818
	L1D_cache_core[19]: Access = 130, Miss = 130, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1000
	L1D_cache_core[20]: Access = 6334, Miss = 6334, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 20644
	L1D_cache_core[21]: Access = 8549, Miss = 8549, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 6566
	L1D_cache_core[22]: Access = 6721, Miss = 6721, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 15447
	L1D_cache_core[23]: Access = 8288, Miss = 8288, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 11168
	L1D_cache_core[24]: Access = 6823, Miss = 6823, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 16793
	L1D_cache_core[25]: Access = 20600, Miss = 20600, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 50357
	L1D_cache_core[26]: Access = 22740, Miss = 22740, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 31246
	L1D_cache_core[27]: Access = 21452, Miss = 21452, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 40442
	L1D_cache_core[28]: Access = 21416, Miss = 21416, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 50445
	L1D_cache_core[29]: Access = 21359, Miss = 21359, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 39645
	L1D_cache_core[30]: Access = 49757, Miss = 49757, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 97873
	L1D_cache_core[31]: Access = 49273, Miss = 49273, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 108708
	L1D_cache_core[32]: Access = 50220, Miss = 50220, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 93524
	L1D_cache_core[33]: Access = 49768, Miss = 49768, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 93518
	L1D_cache_core[34]: Access = 49298, Miss = 49298, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 101384
	L1D_cache_core[35]: Access = 51338, Miss = 51338, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 77289
	L1D_cache_core[36]: Access = 46533, Miss = 46533, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 131949
	L1D_cache_core[37]: Access = 50445, Miss = 50445, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 87781
	L1D_cache_core[38]: Access = 48768, Miss = 48768, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 89535
	L1D_cache_core[39]: Access = 52269, Miss = 52269, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 77489
	L1D_cache_core[40]: Access = 47701, Miss = 47701, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 111433
	L1D_cache_core[41]: Access = 51878, Miss = 51878, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 92613
	L1D_cache_core[42]: Access = 50484, Miss = 50484, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 77354
	L1D_cache_core[43]: Access = 48514, Miss = 48514, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 128479
	L1D_cache_core[44]: Access = 47891, Miss = 47891, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 89787
	L1D_cache_core[45]: Access = 50632, Miss = 50632, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 83895
	L1D_cache_core[46]: Access = 48417, Miss = 48417, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 99703
	L1D_cache_core[47]: Access = 53349, Miss = 53349, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 57456
	L1D_cache_core[48]: Access = 46026, Miss = 46026, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 118161
	L1D_cache_core[49]: Access = 51213, Miss = 51213, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 79329
	L1D_cache_core[50]: Access = 48900, Miss = 48900, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 112858
	L1D_cache_core[51]: Access = 50027, Miss = 50027, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 85431
	L1D_cache_core[52]: Access = 46725, Miss = 46725, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 116791
	L1D_cache_core[53]: Access = 49547, Miss = 49547, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 97578
	L1D_cache_core[54]: Access = 48241, Miss = 48241, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 96652
	L1D_cache_core[55]: Access = 53511, Miss = 53511, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 57137
	L1D_cache_core[56]: Access = 50211, Miss = 50211, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 88863
	L1D_cache_core[57]: Access = 51131, Miss = 51131, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 93991
	L1D_cache_core[58]: Access = 48056, Miss = 48056, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 102824
	L1D_cache_core[59]: Access = 46850, Miss = 46850, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 106372
	L1D_total_cache_accesses = 1633813
	L1D_total_cache_misses = 1633813
	L1D_total_cache_miss_rate = 1.0000
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 3153595
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.004
L1C_cache:
	L1C_total_cache_accesses = 1026404
	L1C_total_cache_misses = 8797
	L1C_total_cache_miss_rate = 0.0086
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 88929
L1T_cache:
	L1T_total_cache_accesses = 4965930
	L1T_total_cache_misses = 1857840
	L1T_total_cache_miss_rate = 0.3741
	L1T_total_cache_pending_hits = 3108090
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1531739
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 2966903
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 1017607
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 8797
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 88929
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 3108090
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 1857840
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 102074
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 186692
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 11930065
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 40882
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
1893, 1262, 1893, 1262, 1547, 1262, 1542, 1262, 1262, 1262, 1262, 1176, 1262, 1011, 1262, 816, 1262, 721, 1262, 642, 1262, 639, 1262, 631, 1262, 631, 1262, 631, 1262, 631, 1262, 631, 
shader 0 total_cycles, active_cycles, idle cycles = 5739849, 18244, 5721604 
shader 1 total_cycles, active_cycles, idle cycles = 5739849, 18271, 5721578 
shader 2 total_cycles, active_cycles, idle cycles = 5739849, 17927, 5721922 
shader 3 total_cycles, active_cycles, idle cycles = 5739849, 19388, 5720461 
shader 4 total_cycles, active_cycles, idle cycles = 5739849, 17426, 5722422 
shader 5 total_cycles, active_cycles, idle cycles = 5739849, 19146, 5720703 
shader 6 total_cycles, active_cycles, idle cycles = 5739849, 18367, 5721482 
shader 7 total_cycles, active_cycles, idle cycles = 5739849, 19118, 5720731 
shader 8 total_cycles, active_cycles, idle cycles = 5739849, 18266, 5721582 
shader 9 total_cycles, active_cycles, idle cycles = 5739849, 19530, 5720318 
shader 10 total_cycles, active_cycles, idle cycles = 5739849, 18837, 5721012 
shader 11 total_cycles, active_cycles, idle cycles = 5739849, 19022, 5720826 
shader 12 total_cycles, active_cycles, idle cycles = 5739849, 18341, 5721507 
shader 13 total_cycles, active_cycles, idle cycles = 5739849, 19577, 5720271 
shader 14 total_cycles, active_cycles, idle cycles = 5739849, 19754, 5720094 
shader 15 total_cycles, active_cycles, idle cycles = 5739849, 19917, 5719932 
shader 16 total_cycles, active_cycles, idle cycles = 5739849, 18720, 5721128 
shader 17 total_cycles, active_cycles, idle cycles = 5739849, 18963, 5720885 
shader 18 total_cycles, active_cycles, idle cycles = 5739849, 19173, 5720675 
shader 19 total_cycles, active_cycles, idle cycles = 5739849, 19530, 5720318 
shader 20 total_cycles, active_cycles, idle cycles = 5739849, 57170, 5682678 
shader 21 total_cycles, active_cycles, idle cycles = 5739849, 72162, 5667687 
shader 22 total_cycles, active_cycles, idle cycles = 5739849, 60016, 5679833 
shader 23 total_cycles, active_cycles, idle cycles = 5739849, 71578, 5668271 
shader 24 total_cycles, active_cycles, idle cycles = 5739849, 60543, 5679306 
shader 25 total_cycles, active_cycles, idle cycles = 5739849, 148336, 5591512 
shader 26 total_cycles, active_cycles, idle cycles = 5739849, 162321, 5577528 
shader 27 total_cycles, active_cycles, idle cycles = 5739849, 154094, 5585754 
shader 28 total_cycles, active_cycles, idle cycles = 5739849, 153573, 5586276 
shader 29 total_cycles, active_cycles, idle cycles = 5739849, 153703, 5586146 
shader 30 total_cycles, active_cycles, idle cycles = 5739849, 334022, 5405826 
shader 31 total_cycles, active_cycles, idle cycles = 5739849, 331320, 5408528 
shader 32 total_cycles, active_cycles, idle cycles = 5739849, 338340, 5401509 
shader 33 total_cycles, active_cycles, idle cycles = 5739849, 335281, 5404567 
shader 34 total_cycles, active_cycles, idle cycles = 5739849, 331003, 5408846 
shader 35 total_cycles, active_cycles, idle cycles = 5739849, 345779, 5394070 
shader 36 total_cycles, active_cycles, idle cycles = 5739849, 311891, 5427958 
shader 37 total_cycles, active_cycles, idle cycles = 5739849, 339350, 5400498 
shader 38 total_cycles, active_cycles, idle cycles = 5739849, 327972, 5411877 
shader 39 total_cycles, active_cycles, idle cycles = 5739849, 351493, 5388356 
shader 40 total_cycles, active_cycles, idle cycles = 5739849, 320455, 5419394 
shader 41 total_cycles, active_cycles, idle cycles = 5739849, 348501, 5391347 
shader 42 total_cycles, active_cycles, idle cycles = 5739849, 339546, 5400303 
shader 43 total_cycles, active_cycles, idle cycles = 5739849, 325418, 5414430 
shader 44 total_cycles, active_cycles, idle cycles = 5739849, 322006, 5417842 
shader 45 total_cycles, active_cycles, idle cycles = 5739849, 340291, 5399558 
shader 46 total_cycles, active_cycles, idle cycles = 5739849, 324916, 5414933 
shader 47 total_cycles, active_cycles, idle cycles = 5739849, 358590, 5381258 
shader 48 total_cycles, active_cycles, idle cycles = 5739849, 308260, 5431588 
shader 49 total_cycles, active_cycles, idle cycles = 5739849, 344760, 5395088 
shader 50 total_cycles, active_cycles, idle cycles = 5739849, 328511, 5411338 
shader 51 total_cycles, active_cycles, idle cycles = 5739849, 336306, 5403543 
shader 52 total_cycles, active_cycles, idle cycles = 5739849, 313998, 5425851 
shader 53 total_cycles, active_cycles, idle cycles = 5739849, 332257, 5407592 
shader 54 total_cycles, active_cycles, idle cycles = 5739849, 324686, 5415163 
shader 55 total_cycles, active_cycles, idle cycles = 5739849, 359873, 5379975 
shader 56 total_cycles, active_cycles, idle cycles = 5739849, 337480, 5402368 
shader 57 total_cycles, active_cycles, idle cycles = 5739849, 343631, 5396218 
shader 58 total_cycles, active_cycles, idle cycles = 5739849, 323080, 5416768 
shader 59 total_cycles, active_cycles, idle cycles = 5739849, 314396, 5425453 
warps_exctd_sm 0 = 1760 
warps_exctd_sm 1 = 1760 
warps_exctd_sm 2 = 1696 
warps_exctd_sm 3 = 1824 
warps_exctd_sm 4 = 1664 
warps_exctd_sm 5 = 1856 
warps_exctd_sm 6 = 1760 
warps_exctd_sm 7 = 1824 
warps_exctd_sm 8 = 1696 
warps_exctd_sm 9 = 1824 
warps_exctd_sm 10 = 1792 
warps_exctd_sm 11 = 1792 
warps_exctd_sm 12 = 1728 
warps_exctd_sm 13 = 1888 
warps_exctd_sm 14 = 1888 
warps_exctd_sm 15 = 1888 
warps_exctd_sm 16 = 1760 
warps_exctd_sm 17 = 1792 
warps_exctd_sm 18 = 1792 
warps_exctd_sm 19 = 1856 
warps_exctd_sm 20 = 7712 
warps_exctd_sm 21 = 9408 
warps_exctd_sm 22 = 8192 
warps_exctd_sm 23 = 9120 
warps_exctd_sm 24 = 8256 
warps_exctd_sm 25 = 20096 
warps_exctd_sm 26 = 21632 
warps_exctd_sm 27 = 20992 
warps_exctd_sm 28 = 20768 
warps_exctd_sm 29 = 20992 
warps_exctd_sm 30 = 45632 
warps_exctd_sm 31 = 45376 
warps_exctd_sm 32 = 46176 
warps_exctd_sm 33 = 46080 
warps_exctd_sm 34 = 45344 
warps_exctd_sm 35 = 47104 
warps_exctd_sm 36 = 43264 
warps_exctd_sm 37 = 46784 
warps_exctd_sm 38 = 45312 
warps_exctd_sm 39 = 47552 
warps_exctd_sm 40 = 43904 
warps_exctd_sm 41 = 47392 
warps_exctd_sm 42 = 45888 
warps_exctd_sm 43 = 44192 
warps_exctd_sm 44 = 43776 
warps_exctd_sm 45 = 46208 
warps_exctd_sm 46 = 44672 
warps_exctd_sm 47 = 47968 
warps_exctd_sm 48 = 42528 
warps_exctd_sm 49 = 47200 
warps_exctd_sm 50 = 45184 
warps_exctd_sm 51 = 45024 
warps_exctd_sm 52 = 43392 
warps_exctd_sm 53 = 45152 
warps_exctd_sm 54 = 44608 
warps_exctd_sm 55 = 48032 
warps_exctd_sm 56 = 45888 
warps_exctd_sm 57 = 46048 
warps_exctd_sm 58 = 43872 
warps_exctd_sm 59 = 42496 
gpgpu_n_tot_thrd_icount = 733719968
gpgpu_n_tot_w_icount = 22928749
gpgpu_n_stall_shd_mem = 190272489
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 4786053
gpgpu_n_mem_write_global = 102074
gpgpu_n_mem_texture = 1857840
gpgpu_n_mem_const = 5826
gpgpu_n_load_insn  = 52230912
gpgpu_n_store_insn = 1496288
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 23705824
gpgpu_n_const_mem_insn = 25202112
gpgpu_n_param_mem_insn = 7642816
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 88929
gpgpu_stall_shd_mem[c_mem][bk_conf] = 88929
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 157319658
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:259797764	W0_Idle:88827912	W0_Scoreboard:317227326	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:22928878
Warp Occupancy Distribution:
Stall:232235918	W0_Idle:78487162	W0_Scoreboard:30725819	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:2942041
Warp Occupancy Distribution:
Stall:27561846	W0_Idle:10340750	W0_Scoreboard:286501507	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:19986837
warp_utilization0: 0.033289
warp_utilization1: 0.008543
warp_utilization2: 0.058035
traffic_breakdown_coretomem[CONST_ACC_R] = 46608 {8:5826,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 12253912 {8:1531739,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 9474160 {40:36041,72:14812,136:51221,}
traffic_breakdown_coretomem[GLOBAL_ATOMIC] = 130829808 {40:3244587,72:4321,136:5406,}
traffic_breakdown_coretomem[INST_ACC_R] = 51360 {8:6420,}
traffic_breakdown_coretomem[TEXTURE_ACC_R] = 14862720 {8:1857840,}
traffic_breakdown_memtocore[CONST_ACC_R] = 419472 {72:5826,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 208316504 {136:1531739,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 816592 {8:102074,}
traffic_breakdown_memtocore[GLOBAL_ATOMIC] = 130813968 {40:3244191,72:4321,136:5406,}
traffic_breakdown_memtocore[INST_ACC_R] = 873120 {136:6420,}
traffic_breakdown_memtocore[TEXTURE_ACC_R] = 252666240 {136:1857840,}
maxmrqlatency = 1020 
maxdqlatency = 0 
maxmflatency = 10390 
averagemflatency = 855 
averagemflatency_1 = 874 
averagemflatency_2= 834 
averagemrqlatency_1 = 66 
averagemrqlatency_2 = 72 
max_icnt2mem_latency = 9574 
max_icnt2sh_latency = 5739848 
mrq_lat_table:2116402 	76063 	137902 	261227 	618069 	1055047 	1387320 	1100898 	300818 	9381 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	52898 	60154 	78970 	348113 	1198353 	2924356 	1924402 	160771 	3334 	45 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	521653 	308128 	663947 	511122 	749321 	1455160 	1754934 	737859 	54180 	1718 	25 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	3845312 	2488176 	302538 	13140 	156 	0 	0 	0 	0 	0 	0 	0 	180 	768 	3490 	4438 	8876 	15490 	35171 	33661 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1 	54 	11172 	251 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        32        32        32        32        32        32        32        32        32        32        10        13        16        17        15        14 
dram[1]:        24        32        32        32        32        32        32        30        32        24        15        11        17        18        11        14 
dram[2]:        32        24        32        32        32        32        32        30        32        19        18        13        15        18        15        18 
dram[3]:        32        20        28        30        32        30        32        28        30        22        12        15        14        15        13        11 
dram[4]:        32        32        32        32        32        32        32        28        28        28        17        11        11        15        12        12 
dram[5]:        32        24        32        32        32        32        32        26        28        22        15        18        15        14        21        14 
maximum service time to same row:
dram[0]:      1247      1423      1295      1326      1601      1581      1270      1489      1602      1458      2180      2291      2175      2301      2487      2177 
dram[1]:      1071      1363      1481      1400      1448      1292      1409      1229      1341      1457      2449      2343      2589      2115      2439      2044 
dram[2]:      1409      1004      1362      1694      1156      1503      1330      1414      1651      1457      2269      2594      2391      2454      2235      2451 
dram[3]:      1576      1457      1232      1251      1381      1192      1369      1237      1374      1280      2372      2604      2338      2306      2371      2412 
dram[4]:      1327      1419      1477      1294      1349      1163      1303      1303      1156      1505      2269      2122      2269      2216      2276      2213 
dram[5]:      1348      1450      1194      1334      1433      1314      1431      1265      1353      1310      2029      2287      2082      2281      2285      2282 
average row accesses per activate:
dram[0]:  1.172183  1.158494  1.154775  1.157561  1.164820  1.159495  1.174591  1.170451  1.157725  1.149885  1.161572  1.166024  1.178585  1.170718  1.181019  1.175921 
dram[1]:  1.152581  1.153810  1.157843  1.154008  1.159984  1.160457  1.167123  1.170834  1.152433  1.154032  1.161819  1.163329  1.170961  1.171554  1.172364  1.180718 
dram[2]:  1.151634  1.163285  1.149966  1.163070  1.158913  1.193180  1.162102  1.184612  1.145081  1.152248  1.153412  1.161438  1.174417  1.185792  1.169920  1.190360 
dram[3]:  1.150008  1.153125  1.156005  1.158346  1.156239  1.165129  1.164549  1.177067  1.143409  1.150456  1.162590  1.162096  1.169092  1.170549  1.178080  1.183078 
dram[4]:  1.161543  1.158424  1.157664  1.155552  1.160781  1.163247  1.177256  1.169512  1.146034  1.148795  1.189431  1.162347  1.169268  1.172130  1.181525  1.186270 
dram[5]:  1.154002  1.159898  1.157198  1.156224  1.154370  1.161145  1.163552  1.173529  1.151753  1.152730  1.156600  1.158413  1.171788  1.171272  1.172779  1.190727 
average row locality = 7063127/6064704 = 1.164629
average row locality_1 = 5242240/4593345 = 1.141268
average row locality_2 = 1820887/1471359 = 1.237555
average row locality_3 = 0/0 = -nan
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:     50245     46870     46072     45049     48430     45692     47903     46078     47643     44356     46151     45304     47993     45696     48764     47034 
dram[1]:     46714     44661     45945     44439     45966     45444     46008     45779     45938     45010     44419     44191     45886     45369     46629     46872 
dram[2]:     47127     49096     44822     47467     46912     52013     45554     48907     45362     46360     44717     46625     47171     49407     45863     49563 
dram[3]:     44586     46082     45935     45703     45134     47353     45474     47411     44244     44833     45560     44658     45714     45425     47396     47446 
dram[4]:     48469     46571     47551     45344     47584     47343     48528     45731     45897     44793     50521     45334     46889     45878     49051     48410 
dram[5]:     46033     45864     46244     45699     45721     46426     45536     46687     45814     44786     45086     43810     46560     44984     46415     48507 
total reads: 4456536
bank skew: 52013/43810 = 1.19
chip skew: 756966/729270 = 1.04
number of total write accesses:
dram[0]:     28875     25756     24703     23746     27805     25450     29075     27438     30126     26915     28978     28173     29915     27564     29065     27303 
dram[1]:     25486     23603     24607     23202     25525     25171     27267     27123     28471     27530     27288     27030     27779     27262     27041     27172 
dram[2]:     25753     27663     23601     25946     26475     31370     26924     30109     27899     28876     27582     29484     29098     31218     26293     29740 
dram[3]:     23587     24909     24653     24275     24815     27010     26750     28626     26788     27389     28405     27473     27622     27248     27696     27710 
dram[4]:     27209     25366     25978     24003     27132     26978     29717     27085     28366     27395     33366     28132     28786     27781     29291     28605 
dram[5]:     25013     24652     24904     24367     25312     26127     26816     28021     28249     27338     27951     26625     28419     26830     26655     28745 
total reads: 2606645
bank skew: 33366/23202 = 1.44
chip skew: 448031/421557 = 1.06
average mf latency per bank:
dram[0]:        961       898       929       865       830       775       761       704       735       680       787       727       868       813       958       895
dram[1]:        836       874       806       841       735       748       653       673       626       646       673       682       747       765       826       850
dram[2]:        928      1146       901      1080       812      1334       730       912       695       862       750       914       837      1039       932      1122
dram[3]:        877       856       828       833       752       766       666       668       636       641       671       687       766       772       852       863
dram[4]:       1034       939       973       897       890       809       809       724       775       691       855       743       915       841       998       929
dram[5]:        847       868       818       837       731       767       661       688       639       664       677       697       758       778       842       864
maximum mf latency per bank:
dram[0]:       6828      7390      8333      8687      9657      7104      9111      7325      8176      7270      9704      6918      6968      9588      7463      7336
dram[1]:       8119      8128      9964      8577      6931      7684      7041      6978      7672      7854      6870      7643      9590      8143      8657      7401
dram[2]:       9026      9295      9822      8402      8259      7978     10057      7705      7023      7973      8006      8313      6147      7989      6687      6902
dram[3]:       8510      7093      9237      7380      8890      8869      6476      6832      9572      7980      7266      8139      5610      5709      6859      6797
dram[4]:       7601      6808      8275      9716      9430      8120      6504      7246      9143      7664      7111      8463      8075      7473      8658      8139
dram[5]:       7154      7930      8894     10390      9480      7413      8553      7037      7574      6787      8399      9796      8874      8582      5144      6743
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7576600 n_nop=3160183 n_act=1020698 n_pre=1020683 n_req=760363 n_req_1=425595 n_req_2=334768 n_req_3=0 n_rd=1498544 n_write=876492 bw_util=0.4 bw_util_1=0.2247 bw_util_2=0.1753 bw_util_3=0 blp=10.472234 blp_1= 3.737052 blp_2= 2.926566 blp_3= -nan
 n_activity=7563343 dram_eff=0.4007 dram_eff_1=0.2251 dram_eff_2=0.1757 dram_eff_3=0
bk0: 100490a 2764040i bk1: 93740a 3004036i bk2: 92144a 3040738i bk3: 90098a 3091232i bk4: 96858a 2494532i bk5: 91384a 2743759i bk6: 95804a 2256869i bk7: 92156a 2375405i bk8: 95286a 2696817i bk9: 88712a 2962488i bk10: 92298a 2634422i bk11: 90606a 2637399i bk12: 95986a 2314051i bk13: 91392a 2526204i bk14: 97524a 2213209i bk15: 94066a 2362670i 
bw_dist = 0.225	0.175	0.000	0.598	0.002
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=14.6553
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7576600 n_nop=3300905 n_act=989686 n_pre=989672 n_req=740137 n_req_1=406303 n_req_2=333834 n_req_3=0 n_rd=1458502 n_write=837835 bw_util=0.3894 bw_util_1=0.2145 bw_util_2=0.1749 bw_util_3=0 blp=9.991034 blp_1= 3.621057 blp_2= 2.890745 blp_3= -nan
 n_activity=7531715 dram_eff=0.3917 dram_eff_1=0.2158 dram_eff_2=0.1759 dram_eff_3=0
bk0: 93426a 3222233i bk1: 89322a 3364899i bk2: 91888a 3162717i bk3: 88876a 3254106i bk4: 91932a 2914709i bk5: 90888a 2895255i bk6: 92014a 2610195i bk7: 91558a 2550878i bk8: 91872a 2980740i bk9: 90016a 2980707i bk10: 88832a 2946882i bk11: 88378a 2898275i bk12: 91770a 2685348i bk13: 90732a 2685038i bk14: 93254a 2601277i bk15: 93744a 2513225i 
bw_dist = 0.214	0.175	0.000	0.605	0.006
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=13.2973
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7576600 n_nop=3106214 n_act=1032874 n_pre=1032860 n_req=768074 n_req_1=432758 n_req_2=335316 n_req_3=0 n_rd=1513916 n_write=890736 bw_util=0.4041 bw_util_1=0.2285 bw_util_2=0.1756 bw_util_3=0 blp=10.666693 blp_1= 3.777242 blp_2= 2.946079 blp_3= -nan
 n_activity=7569527 dram_eff=0.4045 dram_eff_1=0.2287 dram_eff_2=0.1758 dram_eff_3=0
bk0: 94254a 3068301i bk1: 98190a 2733949i bk2: 89644a 3149000i bk3: 94932a 2768939i bk4: 93822a 2636693i bk5: 104026a 1926048i bk6: 91108a 2468714i bk7: 97812a 1980771i bk8: 90724a 2938481i bk9: 92720a 2702873i bk10: 89430a 2786263i bk11: 93250a 2447733i bk12: 94342a 2387216i bk13: 98810a 2010164i bk14: 91726a 2536128i bk15: 99126a 1989049i 
bw_dist = 0.228	0.176	0.000	0.595	0.001
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=15.2221
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7576600 n_nop=3274302 n_act=995909 n_pre=995897 n_req=743814 n_req_1=409735 n_req_2=334079 n_req_3=0 n_rd=1465868 n_write=844624 bw_util=0.3913 bw_util_1=0.2163 bw_util_2=0.175 bw_util_3=0 blp=10.093109 blp_1= 3.647045 blp_2= 2.898418 blp_3= -nan
 n_activity=7538914 dram_eff=0.3932 dram_eff_1=0.2174 dram_eff_2=0.1759 dram_eff_3=0
bk0: 89164a 3453062i bk1: 92162a 3194126i bk2: 91870a 3140241i bk3: 91404a 3094885i bk4: 90266a 2975808i bk5: 94704a 2606283i bk6: 90944a 2639875i bk7: 94818a 2323059i bk8: 88488a 3155632i bk9: 89662a 2982558i bk10: 91120a 2780795i bk11: 89310a 2817360i bk12: 91428a 2685381i bk13: 90846a 2647009i bk14: 94792a 2479436i bk15: 94890a 2414651i 
bw_dist = 0.216	0.175	0.000	0.604	0.005
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=13.5651
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7576600 n_nop=3127885 n_act=1027915 n_pre=1027900 n_req=765015 n_req_1=429874 n_req_2=335141 n_req_3=0 n_rd=1507774 n_write=885126 bw_util=0.4025 bw_util_1=0.2269 bw_util_2=0.1755 bw_util_3=0 blp=10.589680 blp_1= 3.766988 blp_2= 2.935795 blp_3= -nan
 n_activity=7567794 dram_eff=0.403 dram_eff_1=0.2272 dram_eff_2=0.1758 dram_eff_3=0
bk0: 96938a 2927880i bk1: 93142a 3024524i bk2: 95102a 2875772i bk3: 90688a 3039311i bk4: 95168a 2561137i bk5: 94686a 2480803i bk6: 97052a 2128825i bk7: 91462a 2399032i bk8: 91792a 2904041i bk9: 89586a 2905298i bk10: 101040a 2081120i bk11: 90664a 2614982i bk12: 93776a 2425454i bk13: 91756a 2481754i bk14: 98102a 2146734i bk15: 96820a 2160433i 
bw_dist = 0.227	0.176	0.000	0.596	0.001
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=15.019
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7576600 n_nop=3266279 n_act=997603 n_pre=997587 n_req=745034 n_req_1=410775 n_req_2=334259 n_req_3=0 n_rd=1468336 n_write=846795 bw_util=0.392 bw_util_1=0.2169 bw_util_2=0.1751 bw_util_3=0 blp=10.114496 blp_1= 3.652519 blp_2= 2.897848 blp_3= -nan
 n_activity=7542520 dram_eff=0.3937 dram_eff_1=0.2178 dram_eff_2=0.1759 dram_eff_3=0
bk0: 92064a 3275707i bk1: 91728a 3210114i bk2: 92488a 3076277i bk3: 91398a 3062361i bk4: 91442a 2890249i bk5: 92852a 2725250i bk6: 91072a 2627133i bk7: 93374a 2399175i bk8: 91624a 2988363i bk9: 89572a 2985115i bk10: 90172a 2822066i bk11: 87620a 2914859i bk12: 93118a 2589061i bk13: 89968a 2713172i bk14: 92830a 2626217i bk15: 97014a 2270770i 
bw_dist = 0.217	0.175	0.000	0.604	0.004
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=13.629

========= L2 cache stats =========
L2_cache_bank[0]: Access = 573820, Miss = 383201, Miss_rate = 0.668, Pending_hits = 7294, Reservation_fails = 275742
L2_cache_bank[1]: Access = 549303, Miss = 366081, Miss_rate = 0.666, Pending_hits = 6404, Reservation_fails = 198738
L2_cache_bank[2]: Access = 559540, Miss = 367519, Miss_rate = 0.657, Pending_hits = 5887, Reservation_fails = 180358
L2_cache_bank[3]: Access = 549920, Miss = 361771, Miss_rate = 0.658, Pending_hits = 5637, Reservation_fails = 177867
L2_cache_bank[4]: Access = 552578, Miss = 367529, Miss_rate = 0.665, Pending_hits = 6362, Reservation_fails = 136063
L2_cache_bank[5]: Access = 598755, Miss = 389441, Miss_rate = 0.650, Pending_hits = 7741, Reservation_fails = 321829
L2_cache_bank[6]: Access = 552912, Miss = 364047, Miss_rate = 0.658, Pending_hits = 5679, Reservation_fails = 151664
L2_cache_bank[7]: Access = 566292, Miss = 368915, Miss_rate = 0.651, Pending_hits = 6175, Reservation_fails = 186537
L2_cache_bank[8]: Access = 572874, Miss = 384490, Miss_rate = 0.671, Pending_hits = 7584, Reservation_fails = 276264
L2_cache_bank[9]: Access = 561176, Miss = 369404, Miss_rate = 0.658, Pending_hits = 6706, Reservation_fails = 203109
L2_cache_bank[10]: Access = 556643, Miss = 367409, Miss_rate = 0.660, Pending_hits = 6047, Reservation_fails = 168018
L2_cache_bank[11]: Access = 564109, Miss = 366764, Miss_rate = 0.650, Pending_hits = 6392, Reservation_fails = 198206
Cache L2_bank_000:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 573820, Miss = 383201 (0.668), PendingHit = 7294 (0.0127)
Cache L2_bank_001:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 549303, Miss = 366081 (0.666), PendingHit = 6404 (0.0117)
Cache L2_bank_002:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 559540, Miss = 367519 (0.657), PendingHit = 5887 (0.0105)
Cache L2_bank_003:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 549920, Miss = 361771 (0.658), PendingHit = 5637 (0.0103)
Cache L2_bank_004:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 552578, Miss = 367529 (0.665), PendingHit = 6362 (0.0115)
Cache L2_bank_005:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 598755, Miss = 389441 (0.65), PendingHit = 7741 (0.0129)
Cache L2_bank_006:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 552912, Miss = 364047 (0.658), PendingHit = 5679 (0.0103)
Cache L2_bank_007:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 566292, Miss = 368915 (0.651), PendingHit = 6175 (0.0109)
Cache L2_bank_008:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 572874, Miss = 384490 (0.671), PendingHit = 7584 (0.0132)
Cache L2_bank_009:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 561176, Miss = 369404 (0.658), PendingHit = 6706 (0.0119)
Cache L2_bank_010:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 556643, Miss = 367409 (0.66), PendingHit = 6047 (0.0109)
Cache L2_bank_011:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 564109, Miss = 366764 (0.65), PendingHit = 6392 (0.0113)
L2 Cache Total Miss Rate = 0.659
Stream 1: L2 Cache Miss Rate = 0.752
Stream 2: L2 Cache Miss Rate = 0.556
Stream 1: Accesses  = 3570487
Stream 1: Misses  = 2685393
Stream 2: Accesses  = 3187435
Stream 2: Misses  = 1771178
Stream 1+2: Accesses  = 6757922
Stream 1+2: Misses  = 4456571
Total Accesses  = 6757922
MPKI-CORES
CORE_L2MPKI_0	76.346
CORE_L2MPKI_1	78.717
CORE_L2MPKI_2	75.959
CORE_L2MPKI_3	77.279
CORE_L2MPKI_4	77.024
CORE_L2MPKI_5	78.744
CORE_L2MPKI_6	78.181
CORE_L2MPKI_7	78.720
CORE_L2MPKI_8	77.541
CORE_L2MPKI_9	79.178
CORE_L2MPKI_10	77.618
CORE_L2MPKI_11	79.075
CORE_L2MPKI_12	78.986
CORE_L2MPKI_13	79.810
CORE_L2MPKI_14	78.636
CORE_L2MPKI_15	80.084
CORE_L2MPKI_16	77.111
CORE_L2MPKI_17	78.537
CORE_L2MPKI_18	76.362
CORE_L2MPKI_19	79.223
CORE_L2MPKI_20	22.833
CORE_L2MPKI_21	18.880
CORE_L2MPKI_22	21.280
CORE_L2MPKI_23	20.419
CORE_L2MPKI_24	21.535
CORE_L2MPKI_25	8.181
CORE_L2MPKI_26	7.452
CORE_L2MPKI_27	7.710
CORE_L2MPKI_28	7.578
CORE_L2MPKI_29	7.680
CORE_L2MPKI_30	2.793
CORE_L2MPKI_31	2.780
CORE_L2MPKI_32	2.719
CORE_L2MPKI_33	2.784
CORE_L2MPKI_34	2.797
CORE_L2MPKI_35	2.759
CORE_L2MPKI_36	2.932
CORE_L2MPKI_37	2.761
CORE_L2MPKI_38	2.832
CORE_L2MPKI_39	2.717
CORE_L2MPKI_40	2.869
CORE_L2MPKI_41	2.770
CORE_L2MPKI_42	2.786
CORE_L2MPKI_43	2.891
CORE_L2MPKI_44	2.871
CORE_L2MPKI_45	2.728
CORE_L2MPKI_46	2.834
CORE_L2MPKI_47	2.726
CORE_L2MPKI_48	2.959
CORE_L2MPKI_49	2.709
CORE_L2MPKI_50	2.847
CORE_L2MPKI_51	2.781
CORE_L2MPKI_52	2.845
CORE_L2MPKI_53	2.771
CORE_L2MPKI_54	2.843
CORE_L2MPKI_55	2.717
CORE_L2MPKI_56	2.752
CORE_L2MPKI_57	2.728
CORE_L2MPKI_58	2.811
CORE_L2MPKI_59	2.932
Avg_MPKI_Stream1= 56.889
Avg_MPKI_Stream2= 2.801
MISSES-CORES
CORE_MISSES_0	88847
CORE_MISSES_1	91738
CORE_MISSES_2	86856
CORE_MISSES_3	95576
CORE_MISSES_4	85609
CORE_MISSES_5	96161
CORE_MISSES_6	91596
CORE_MISSES_7	95998
CORE_MISSES_8	90350
CORE_MISSES_9	98642
CORE_MISSES_10	93261
CORE_MISSES_11	95950
CORE_MISSES_12	92405
CORE_MISSES_13	99662
CORE_MISSES_14	99086
CORE_MISSES_15	101747
CORE_MISSES_16	92082
CORE_MISSES_17	95001
CORE_MISSES_18	93394
CORE_MISSES_19	98695
CORE_MISSES_20	82768
CORE_MISSES_21	86395
CORE_MISSES_22	80963
CORE_MISSES_23	92712
CORE_MISSES_24	82653
CORE_MISSES_25	76871
CORE_MISSES_26	76637
CORE_MISSES_27	75247
CORE_MISSES_28	73722
CORE_MISSES_29	74769
CORE_MISSES_30	59072
CORE_MISSES_31	58317
CORE_MISSES_32	58247
CORE_MISSES_33	59098
CORE_MISSES_34	58627
CORE_MISSES_35	60411
CORE_MISSES_36	57895
CORE_MISSES_37	59325
CORE_MISSES_38	58802
CORE_MISSES_39	60474
CORE_MISSES_40	58209
CORE_MISSES_41	61130
CORE_MISSES_42	59896
CORE_MISSES_43	59566
CORE_MISSES_44	58547
CORE_MISSES_45	58788
CORE_MISSES_46	58289
CORE_MISSES_47	61902
CORE_MISSES_48	57749
CORE_MISSES_49	59140
CORE_MISSES_50	59214
CORE_MISSES_51	59226
CORE_MISSES_52	56550
CORE_MISSES_53	58297
CORE_MISSES_54	58433
CORE_MISSES_55	61924
CORE_MISSES_56	58805
CORE_MISSES_57	59370
CORE_MISSES_58	57510
CORE_MISSES_59	58365
L2_MISSES = 4456571
L2_total_cache_accesses = 6757922
L2_total_cache_misses = 4456571
L2_total_cache_miss_rate = 0.6595
L2_total_cache_pending_hits = 77908
L2_total_cache_reservation_fails = 2474395
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 718218
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 24101
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 4043443
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 2199700
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 4226
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 519
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1081
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 8013
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 1459227
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 47149
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 351464
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 211035
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 36173
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 5696
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 60205
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 31288
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 5599
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 443
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 378
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 24359
L2_cache_data_port_util = 0.243
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=23627922
icnt_total_pkts_simt_to_mem=10303615
statistics from finished app 2
-------------------------------------------------
gpu_ipc_1 =       4.8186
gpu_ipc_2 =     122.8173
gpu_tot_sim_cycle_stream_1 = 5935767
gpu_tot_sim_cycle_stream_2 = 5933158
gpu_sim_insn_1 = 28601920
gpu_sim_insn_2 = 728694624
gpu_sim_cycle = 5935768
gpu_sim_insn = 757296544
gpu_ipc =     127.5819
gpu_tot_sim_cycle = 5935768
gpu_tot_sim_insn = 757296544
gpu_tot_ipc =     127.5819
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 23183197
gpu_stall_icnt2sh    = 7530276
gpu_total_sim_rate=114516

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 12484596
	L1I_total_cache_misses = 42596
	L1I_total_cache_miss_rate = 0.0034
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 130, Miss = 130, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 549
	L1D_cache_core[1]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 747
	L1D_cache_core[2]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 687
	L1D_cache_core[3]: Access = 134, Miss = 134, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 394
	L1D_cache_core[4]: Access = 124, Miss = 124, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 638
	L1D_cache_core[5]: Access = 132, Miss = 132, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 678
	L1D_cache_core[6]: Access = 130, Miss = 130, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 719
	L1D_cache_core[7]: Access = 136, Miss = 136, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 787
	L1D_cache_core[8]: Access = 130, Miss = 130, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 730
	L1D_cache_core[9]: Access = 138, Miss = 138, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 799
	L1D_cache_core[10]: Access = 136, Miss = 136, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 887
	L1D_cache_core[11]: Access = 136, Miss = 136, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 732
	L1D_cache_core[12]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 762
	L1D_cache_core[13]: Access = 138, Miss = 138, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 855
	L1D_cache_core[14]: Access = 140, Miss = 140, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 882
	L1D_cache_core[15]: Access = 138, Miss = 138, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 711
	L1D_cache_core[16]: Access = 130, Miss = 130, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 912
	L1D_cache_core[17]: Access = 134, Miss = 134, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 798
	L1D_cache_core[18]: Access = 138, Miss = 138, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 818
	L1D_cache_core[19]: Access = 134, Miss = 134, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1000
	L1D_cache_core[20]: Access = 7758, Miss = 7758, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 25210
	L1D_cache_core[21]: Access = 10535, Miss = 10535, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 7169
	L1D_cache_core[22]: Access = 8209, Miss = 8209, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 22536
	L1D_cache_core[23]: Access = 9999, Miss = 9999, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 15404
	L1D_cache_core[24]: Access = 8600, Miss = 8600, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 19209
	L1D_cache_core[25]: Access = 22570, Miss = 22570, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 51126
	L1D_cache_core[26]: Access = 24255, Miss = 24255, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 35298
	L1D_cache_core[27]: Access = 23403, Miss = 23403, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 41238
	L1D_cache_core[28]: Access = 23052, Miss = 23052, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 53390
	L1D_cache_core[29]: Access = 23431, Miss = 23431, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 40486
	L1D_cache_core[30]: Access = 51057, Miss = 51057, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 103574
	L1D_cache_core[31]: Access = 51247, Miss = 51247, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 111098
	L1D_cache_core[32]: Access = 51971, Miss = 51971, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 96302
	L1D_cache_core[33]: Access = 51754, Miss = 51754, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 93518
	L1D_cache_core[34]: Access = 50905, Miss = 50905, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 106955
	L1D_cache_core[35]: Access = 53313, Miss = 53313, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 77644
	L1D_cache_core[36]: Access = 47854, Miss = 47854, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 135993
	L1D_cache_core[37]: Access = 52597, Miss = 52597, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 87833
	L1D_cache_core[38]: Access = 50533, Miss = 50533, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 93268
	L1D_cache_core[39]: Access = 54116, Miss = 54116, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 78135
	L1D_cache_core[40]: Access = 49416, Miss = 49416, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 114306
	L1D_cache_core[41]: Access = 53703, Miss = 53703, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 94560
	L1D_cache_core[42]: Access = 52263, Miss = 52263, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 80091
	L1D_cache_core[43]: Access = 50489, Miss = 50489, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 128728
	L1D_cache_core[44]: Access = 49810, Miss = 49810, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 91484
	L1D_cache_core[45]: Access = 52643, Miss = 52643, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 84413
	L1D_cache_core[46]: Access = 50087, Miss = 50087, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 106697
	L1D_cache_core[47]: Access = 55307, Miss = 55307, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 58302
	L1D_cache_core[48]: Access = 47625, Miss = 47625, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 121010
	L1D_cache_core[49]: Access = 53247, Miss = 53247, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 79485
	L1D_cache_core[50]: Access = 50615, Miss = 50615, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 120358
	L1D_cache_core[51]: Access = 51806, Miss = 51806, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 90722
	L1D_cache_core[52]: Access = 48107, Miss = 48107, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 121503
	L1D_cache_core[53]: Access = 51585, Miss = 51585, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 98835
	L1D_cache_core[54]: Access = 49895, Miss = 49895, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 100459
	L1D_cache_core[55]: Access = 55486, Miss = 55486, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 57640
	L1D_cache_core[56]: Access = 51826, Miss = 51826, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 94820
	L1D_cache_core[57]: Access = 53164, Miss = 53164, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 95075
	L1D_cache_core[58]: Access = 49783, Miss = 49783, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 107419
	L1D_cache_core[59]: Access = 48128, Miss = 48128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 110760
	L1D_total_cache_accesses = 1704806
	L1D_total_cache_misses = 1704806
	L1D_total_cache_miss_rate = 1.0000
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 3267138
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.004
L1C_cache:
	L1C_total_cache_accesses = 1070970
	L1C_total_cache_misses = 8913
	L1C_total_cache_miss_rate = 0.0083
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 88929
L1T_cache:
	L1T_total_cache_accesses = 5181840
	L1T_total_cache_misses = 1938639
	L1T_total_cache_miss_rate = 0.3741
	L1T_total_cache_pending_hits = 3243201
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1598294
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 3073597
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 1062057
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 8913
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 88929
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 3243201
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 1938639
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 106512
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 193541
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 12442000
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 42596
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
1893, 1262, 1893, 1262, 1794, 1262, 1770, 1262, 1390, 1262, 1390, 1262, 1262, 1220, 1262, 1025, 1262, 896, 1262, 796, 1262, 642, 1262, 631, 1262, 631, 1262, 631, 1262, 631, 1262, 631, 
shader 0 total_cycles, active_cycles, idle cycles = 5935768, 19028, 5916740 
shader 1 total_cycles, active_cycles, idle cycles = 5935768, 19077, 5916690 
shader 2 total_cycles, active_cycles, idle cycles = 5935768, 18754, 5917014 
shader 3 total_cycles, active_cycles, idle cycles = 5935768, 20159, 5915609 
shader 4 total_cycles, active_cycles, idle cycles = 5935768, 18199, 5917568 
shader 5 total_cycles, active_cycles, idle cycles = 5935768, 19848, 5915919 
shader 6 total_cycles, active_cycles, idle cycles = 5935768, 19161, 5916606 
shader 7 total_cycles, active_cycles, idle cycles = 5935768, 19896, 5915872 
shader 8 total_cycles, active_cycles, idle cycles = 5935768, 19082, 5916685 
shader 9 total_cycles, active_cycles, idle cycles = 5935768, 20315, 5915452 
shader 10 total_cycles, active_cycles, idle cycles = 5935768, 19677, 5916090 
shader 11 total_cycles, active_cycles, idle cycles = 5935768, 19758, 5916009 
shader 12 total_cycles, active_cycles, idle cycles = 5935768, 19059, 5916709 
shader 13 total_cycles, active_cycles, idle cycles = 5935768, 20334, 5915433 
shader 14 total_cycles, active_cycles, idle cycles = 5935768, 20517, 5915250 
shader 15 total_cycles, active_cycles, idle cycles = 5935768, 20669, 5915099 
shader 16 total_cycles, active_cycles, idle cycles = 5935768, 19460, 5916307 
shader 17 total_cycles, active_cycles, idle cycles = 5935768, 19777, 5915990 
shader 18 total_cycles, active_cycles, idle cycles = 5935768, 19977, 5915790 
shader 19 total_cycles, active_cycles, idle cycles = 5935768, 20292, 5915475 
shader 20 total_cycles, active_cycles, idle cycles = 5935768, 66766, 5869002 
shader 21 total_cycles, active_cycles, idle cycles = 5935768, 85595, 5850173 
shader 22 total_cycles, active_cycles, idle cycles = 5935768, 70037, 5865730 
shader 23 total_cycles, active_cycles, idle cycles = 5935768, 82984, 5852784 
shader 24 total_cycles, active_cycles, idle cycles = 5935768, 72477, 5863291 
shader 25 total_cycles, active_cycles, idle cycles = 5935768, 161688, 5774079 
shader 26 total_cycles, active_cycles, idle cycles = 5935768, 172497, 5763271 
shader 27 total_cycles, active_cycles, idle cycles = 5935768, 167304, 5768463 
shader 28 total_cycles, active_cycles, idle cycles = 5935768, 164567, 5771200 
shader 29 total_cycles, active_cycles, idle cycles = 5935768, 167662, 5768105 
shader 30 total_cycles, active_cycles, idle cycles = 5935768, 342828, 5592940 
shader 31 total_cycles, active_cycles, idle cycles = 5935768, 344672, 5591095 
shader 32 total_cycles, active_cycles, idle cycles = 5935768, 350186, 5585582 
shader 33 total_cycles, active_cycles, idle cycles = 5935768, 348647, 5587121 
shader 34 total_cycles, active_cycles, idle cycles = 5935768, 341720, 5594047 
shader 35 total_cycles, active_cycles, idle cycles = 5935768, 359131, 5576637 
shader 36 total_cycles, active_cycles, idle cycles = 5935768, 320506, 5615261 
shader 37 total_cycles, active_cycles, idle cycles = 5935768, 353878, 5581890 
shader 38 total_cycles, active_cycles, idle cycles = 5935768, 339852, 5595916 
shader 39 total_cycles, active_cycles, idle cycles = 5935768, 363973, 5571795 
shader 40 total_cycles, active_cycles, idle cycles = 5935768, 331976, 5603791 
shader 41 total_cycles, active_cycles, idle cycles = 5935768, 360778, 5574989 
shader 42 total_cycles, active_cycles, idle cycles = 5935768, 351431, 5584336 
shader 43 total_cycles, active_cycles, idle cycles = 5935768, 338770, 5596997 
shader 44 total_cycles, active_cycles, idle cycles = 5935768, 334811, 5600957 
shader 45 total_cycles, active_cycles, idle cycles = 5935768, 353818, 5581949 
shader 46 total_cycles, active_cycles, idle cycles = 5935768, 336073, 5599695 
shader 47 total_cycles, active_cycles, idle cycles = 5935768, 371760, 5564008 
shader 48 total_cycles, active_cycles, idle cycles = 5935768, 318964, 5616803 
shader 49 total_cycles, active_cycles, idle cycles = 5935768, 358517, 5577250 
shader 50 total_cycles, active_cycles, idle cycles = 5935768, 339816, 5595952 
shader 51 total_cycles, active_cycles, idle cycles = 5935768, 348157, 5587610 
shader 52 total_cycles, active_cycles, idle cycles = 5935768, 323309, 5612458 
shader 53 total_cycles, active_cycles, idle cycles = 5935768, 345865, 5589902 
shader 54 total_cycles, active_cycles, idle cycles = 5935768, 335883, 5599885 
shader 55 total_cycles, active_cycles, idle cycles = 5935768, 373225, 5562542 
shader 56 total_cycles, active_cycles, idle cycles = 5935768, 348225, 5587543 
shader 57 total_cycles, active_cycles, idle cycles = 5935768, 357212, 5578555 
shader 58 total_cycles, active_cycles, idle cycles = 5935768, 334744, 5601024 
shader 59 total_cycles, active_cycles, idle cycles = 5935768, 323100, 5612668 
warps_exctd_sm 0 = 1792 
warps_exctd_sm 1 = 1792 
warps_exctd_sm 2 = 1792 
warps_exctd_sm 3 = 1920 
warps_exctd_sm 4 = 1728 
warps_exctd_sm 5 = 1888 
warps_exctd_sm 6 = 1824 
warps_exctd_sm 7 = 1920 
warps_exctd_sm 8 = 1824 
warps_exctd_sm 9 = 1952 
warps_exctd_sm 10 = 1920 
warps_exctd_sm 11 = 1888 
warps_exctd_sm 12 = 1824 
warps_exctd_sm 13 = 1920 
warps_exctd_sm 14 = 1984 
warps_exctd_sm 15 = 1952 
warps_exctd_sm 16 = 1856 
warps_exctd_sm 17 = 1888 
warps_exctd_sm 18 = 1920 
warps_exctd_sm 19 = 1920 
warps_exctd_sm 20 = 9056 
warps_exctd_sm 21 = 11200 
warps_exctd_sm 22 = 9632 
warps_exctd_sm 23 = 10656 
warps_exctd_sm 24 = 9984 
warps_exctd_sm 25 = 21888 
warps_exctd_sm 26 = 22976 
warps_exctd_sm 27 = 22752 
warps_exctd_sm 28 = 22336 
warps_exctd_sm 29 = 22784 
warps_exctd_sm 30 = 46944 
warps_exctd_sm 31 = 47168 
warps_exctd_sm 32 = 47872 
warps_exctd_sm 33 = 47872 
warps_exctd_sm 34 = 46880 
warps_exctd_sm 35 = 48896 
warps_exctd_sm 36 = 44448 
warps_exctd_sm 37 = 48704 
warps_exctd_sm 38 = 47040 
warps_exctd_sm 39 = 49184 
warps_exctd_sm 40 = 45536 
warps_exctd_sm 41 = 48960 
warps_exctd_sm 42 = 47456 
warps_exctd_sm 43 = 45984 
warps_exctd_sm 44 = 45472 
warps_exctd_sm 45 = 48000 
warps_exctd_sm 46 = 46304 
warps_exctd_sm 47 = 49728 
warps_exctd_sm 48 = 44064 
warps_exctd_sm 49 = 48992 
warps_exctd_sm 50 = 46752 
warps_exctd_sm 51 = 46560 
warps_exctd_sm 52 = 44672 
warps_exctd_sm 53 = 46944 
warps_exctd_sm 54 = 46176 
warps_exctd_sm 55 = 49824 
warps_exctd_sm 56 = 47424 
warps_exctd_sm 57 = 47840 
warps_exctd_sm 58 = 45536 
warps_exctd_sm 59 = 43776 
gpgpu_n_tot_thrd_icount = 765208928
gpgpu_n_tot_w_icount = 23912779
gpgpu_n_stall_shd_mem = 195525837
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 4953043
gpgpu_n_mem_write_global = 106512
gpgpu_n_mem_texture = 1938639
gpgpu_n_mem_const = 5907
gpgpu_n_load_insn  = 54459648
gpgpu_n_store_insn = 1561344
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 24736512
gpgpu_n_const_mem_insn = 26297856
gpgpu_n_param_mem_insn = 7973184
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 88929
gpgpu_stall_shd_mem[c_mem][bk_conf] = 88929
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 161350630
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:266198775	W0_Idle:91719486	W0_Scoreboard:330460979	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:23912920
Warp Occupancy Distribution:
Stall:237920539	W0_Idle:80889798	W0_Scoreboard:34126492	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:3209251
Warp Occupancy Distribution:
Stall:28278236	W0_Idle:10829688	W0_Scoreboard:296334487	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:20703669
warp_utilization0: 0.033572
warp_utilization1: 0.009011
warp_utilization2: 0.058133
traffic_breakdown_coretomem[CONST_ACC_R] = 47256 {8:5907,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 12786352 {8:1598294,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 9886080 {40:37608,72:15456,136:53448,}
traffic_breakdown_coretomem[GLOBAL_ATOMIC] = 134851656 {40:3344955,72:4352,136:5442,}
traffic_breakdown_coretomem[INST_ACC_R] = 53520 {8:6690,}
traffic_breakdown_coretomem[TEXTURE_ACC_R] = 15509112 {8:1938639,}
traffic_breakdown_memtocore[CONST_ACC_R] = 425304 {72:5907,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 217367712 {136:1598292,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 852096 {8:106512,}
traffic_breakdown_memtocore[GLOBAL_ATOMIC] = 134824256 {40:3344270,72:4352,136:5442,}
traffic_breakdown_memtocore[INST_ACC_R] = 909840 {136:6690,}
traffic_breakdown_memtocore[TEXTURE_ACC_R] = 263654904 {136:1938639,}
maxmrqlatency = 1020 
maxdqlatency = 0 
maxmflatency = 10390 
averagemflatency = 853 
averagemflatency_1 = 872 
averagemflatency_2= 832 
averagemrqlatency_1 = 66 
averagemrqlatency_2 = 72 
max_icnt2mem_latency = 9574 
max_icnt2sh_latency = 5935767 
mrq_lat_table:2190131 	78650 	142720 	270394 	639511 	1091292 	1434079 	1138644 	311838 	9734 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	54680 	62506 	82573 	360957 	1246957 	3040720 	1987818 	163751 	3405 	45 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	541468 	318143 	684188 	531776 	783306 	1518533 	1819329 	756939 	55147 	1751 	25 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	3965693 	2604388 	313277 	13382 	160 	0 	0 	0 	0 	0 	0 	0 	180 	768 	3490 	4438 	8876 	15490 	35171 	38099 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1 	64 	11554 	251 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        32        32        32        32        32        32        32        32        32        32        10        13        16        17        15        14 
dram[1]:        24        32        32        32        32        32        32        30        32        24        15        11        17        18        11        14 
dram[2]:        32        24        32        32        32        32        32        30        32        19        18        13        15        18        15        18 
dram[3]:        32        20        28        30        32        30        32        28        30        22        12        15        14        15        13        11 
dram[4]:        32        32        32        32        32        32        32        28        28        28        17        11        11        15        12        12 
dram[5]:        32        24        32        32        32        32        32        26        28        22        15        18        15        14        21        14 
maximum service time to same row:
dram[0]:      1247      1423      1295      1326      1601      1581      1270      1489      1602      1458      2180      2291      2175      2301      2487      2177 
dram[1]:      1071      1363      1481      1400      1448      1292      1409      1229      1341      1457      2449      2343      2589      2115      2439      2044 
dram[2]:      1409      1004      1362      1694      1156      1503      1330      1414      1651      1457      2269      2594      2391      2454      2235      2451 
dram[3]:      1576      1457      1232      1251      1381      1192      1369      1237      1374      1280      2372      2604      2338      2306      2371      2412 
dram[4]:      1327      1419      1477      1294      1349      1163      1303      1303      1156      1505      2269      2122      2269      2216      2276      2213 
dram[5]:      1348      1450      1194      1334      1433      1314      1431      1265      1353      1310      2029      2287      2082      2281      2285      2282 
average row accesses per activate:
dram[0]:  1.171867  1.158404  1.155107  1.158408  1.164529  1.159292  1.174614  1.170456  1.158539  1.151304  1.161860  1.167168  1.178611  1.171776  1.180477  1.176125 
dram[1]:  1.152805  1.153788  1.158083  1.154374  1.160192  1.160559  1.167828  1.170719  1.153114  1.154661  1.162441  1.164416  1.171162  1.172032  1.171906  1.179896 
dram[2]:  1.151679  1.162877  1.151012  1.163420  1.159481  1.192972  1.162568  1.183639  1.145798  1.153558  1.154493  1.162460  1.174992  1.186454  1.169163  1.189648 
dram[3]:  1.150060  1.153567  1.156209  1.158933  1.156393  1.166469  1.164586  1.177178  1.144353  1.151405  1.163050  1.163171  1.169171  1.170623  1.177120  1.183380 
dram[4]:  1.161405  1.157894  1.158460  1.156222  1.161347  1.163097  1.177039  1.170191  1.147185  1.149680  1.189470  1.163766  1.169700  1.172391  1.181093  1.186038 
dram[5]:  1.153898  1.159947  1.158034  1.156877  1.154772  1.161982  1.163419  1.173351  1.152528  1.153621  1.157869  1.159031  1.172506  1.171448  1.172574  1.190340 
average row locality = 7306993/6272400 = 1.164944
average row locality_1 = 5423191/4751723 = 1.141310
average row locality_2 = 1883802/1520677 = 1.238792
average row locality_3 = 0/0 = -nan
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:     51950     48528     47614     46606     49979     47200     49547     47666     49418     46061     47887     47036     49739     47509     50484     48839 
dram[1]:     48450     46340     47529     45950     47502     46947     47680     47386     47625     46810     46114     45906     47635     47135     48383     48560 
dram[2]:     48867     50850     46362     49007     48508     53611     47223     50487     47110     48094     46403     48394     48925     51240     47598     51348 
dram[3]:     46176     47759     47430     47237     46660     48956     47034     49073     45971     46573     47237     46417     47407     47158     49136     49267 
dram[4]:     50151     48313     49147     46926     49187     48865     50191     47403     47611     46541     52295     47125     48623     47657     50800     50201 
dram[5]:     47764     47602     47762     47267     47287     48004     47179     48335     47563     46545     46789     45506     48364     46721     48123     50292 
total reads: 4617672
bank skew: 53611/45506 = 1.18
chip skew: 784027/755952 = 1.04
number of total write accesses:
dram[0]:     29626     26496     25495     24555     28657     26269     30019     28320     31068     27779     29868     29075     30812     28478     29864     28196 
dram[1]:     26280     24363     25465     23982     26386     25993     28225     28024     29350     28499     28152     27904     28651     28154     27891     27935 
dram[2]:     26539     28471     24393     26734     27387     32285     27895     31004     28816     29770     28437     30415     29971     32167     27094     30589 
dram[3]:     24256     25669     25410     25070     25662     27933     27610     29593     27678     28305     29251     28391     28443     28101     28529     28584 
dram[4]:     27957     26172     26841     24844     28024     27819     30661     28035     29255     28317     34321     29100     29658     28668     30099     29477 
dram[5]:     25812     25449     25684     25217     26190     27024     27744     28956     29155     28250     28821     27506     29345     27680     27433     29581 
total reads: 2689378
bank skew: 34321/23982 = 1.43
chip skew: 461967/435254 = 1.06
average mf latency per bank:
dram[0]:        952       892       918       856       822       770       756       703       734       685       790       735       870       820       955       895
dram[1]:        834       872       801       835       732       745       655       677       634       655       684       695       756       775       831       855
dram[2]:        923      1137       894      1070       808      1317       731       909       702       865       761       919       847      1041       934      1118
dram[3]:        872       850       821       825       746       761       666       667       641       645       680       694       771       778       852       861
dram[4]:       1026       935       965       891       884       806       808       725       780       697       863       755       922       850       998       931
dram[5]:        843       863       811       830       727       763       662       689       644       669       688       708       767       786       844       866
maximum mf latency per bank:
dram[0]:       6828      7390      8333      8687      9657      7104      9111      7325      8176      7270      9704      6918      6968      9588      7463      7336
dram[1]:       8119      8128      9964      8577      6931      7684      7041      6978      7672      7854      6870      7643      9590      8143      8657      7401
dram[2]:       9026      9295      9822      8402      8259      7978     10057      7705      7023      7973      8006      8313      6147      7989      6687      6902
dram[3]:       8510      7093      9237      7380      8890      8869      6476      6832      9572      7980      7266      8139      5610      5709      6859      6797
dram[4]:       7601      6808      8275      9716      9430      8120      6504      7246      9143      7664      7111      8463      8075      7473      8658      8139
dram[5]:       7154      7930      8894     10390      9480      7413      8553      7037      7574      6787      8399      9796      8874      8582      5411      6743
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7835213 n_nop=3269166 n_act=1055150 n_pre=1055135 n_req=787629 n_req_1=438676 n_req_2=348953 n_req_3=0 n_rd=1552121 n_write=903641 bw_util=0.4007 bw_util_1=0.2239 bw_util_2=0.1767 bw_util_3=0 blp=10.465516 blp_1= 3.724659 blp_2= 2.939762 blp_3= -nan
 n_activity=7821290 dram_eff=0.4014 dram_eff_1=0.2243 dram_eff_2=0.1771 dram_eff_3=0
bk0: 103900a 2876673i bk1: 97056a 3116253i bk2: 95228a 3147571i bk3: 93212a 3196428i bk4: 99958a 2589584i bk5: 94400a 2843504i bk6: 99094a 2336642i bk7: 95332a 2463188i bk8: 98836a 2789188i bk9: 92122a 3059704i bk10: 95772a 2725231i bk11: 94072a 2724478i bk12: 99478a 2396643i bk13: 95016a 2605488i bk14: 100967a 2302437i bk15: 97678a 2438156i 
bw_dist = 0.224	0.177	0.000	0.598	0.002
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=14.6442
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7835213 n_nop=3409986 n_act=1024188 n_pre=1024173 n_req=767313 n_req_1=419348 n_req_2=347965 n_req_3=0 n_rd=1511880 n_write=864986 bw_util=0.3903 bw_util_1=0.2141 bw_util_2=0.1762 bw_util_3=0 blp=9.999087 blp_1= 3.612186 blp_2= 2.905319 blp_3= -nan
 n_activity=7790041 dram_eff=0.3926 dram_eff_1=0.2153 dram_eff_2=0.1773 dram_eff_3=0
bk0: 96894a 3330469i bk1: 92680a 3474069i bk2: 95058a 3263192i bk3: 91900a 3364187i bk4: 95004a 3015571i bk5: 93894a 2994857i bk6: 95354a 2687903i bk7: 94768a 2634691i bk8: 95250a 3082088i bk9: 93614a 3063061i bk10: 92228a 3044206i bk11: 91812a 2987785i bk12: 95270a 2772330i bk13: 94270a 2766545i bk14: 96764a 2682148i bk15: 97120a 2601933i 
bw_dist = 0.214	0.176	0.000	0.604	0.006
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=13.3195
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7835213 n_nop=3213315 n_act=1067754 n_pre=1067743 n_req=795629 n_req_1=446058 n_req_2=349571 n_req_3=0 n_rd=1568030 n_write=918371 bw_util=0.4048 bw_util_1=0.2277 bw_util_2=0.177 bw_util_3=0 blp=10.659428 blp_1= 3.764182 blp_2= 2.959995 blp_3= -nan
 n_activity=7828020 dram_eff=0.4051 dram_eff_1=0.2279 dram_eff_2=0.1772 dram_eff_3=0
bk0: 97734a 3175631i bk1: 101700a 2834611i bk2: 92724a 3256151i bk3: 98014a 2872805i bk4: 97016a 2725087i bk5: 107218a 2011814i bk6: 94444a 2544333i bk7: 100972a 2062616i bk8: 94216a 3030792i bk9: 96188a 2798532i bk10: 92804a 2882126i bk11: 96788a 2528961i bk12: 97850a 2472124i bk13: 102472a 2083749i bk14: 95194a 2621502i bk15: 102696a 2068502i 
bw_dist = 0.228	0.177	0.000	0.594	0.001
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=15.2157
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7835213 n_nop=3384734 n_act=1030048 n_pre=1030033 n_req=770828 n_req_1=422616 n_req_2=348212 n_req_3=0 n_rd=1518960 n_write=871438 bw_util=0.3921 bw_util_1=0.2157 bw_util_2=0.1764 bw_util_3=0 blp=10.090352 blp_1= 3.634816 blp_2= 2.911596 blp_3= -nan
 n_activity=7797021 dram_eff=0.394 dram_eff_1=0.2168 dram_eff_2=0.1772 dram_eff_3=0
bk0: 92352a 3580929i bk1: 95518a 3303398i bk2: 94860a 3254787i bk3: 94474a 3204385i bk4: 93320a 3078427i bk5: 97912a 2699081i bk6: 94068a 2730791i bk7: 98138a 2400588i bk8: 91938a 3256588i bk9: 93144a 3074356i bk10: 94474a 2881955i bk11: 92832a 2901859i bk12: 94814a 2780376i bk13: 94314a 2736750i bk14: 98268a 2567427i bk15: 98534a 2495521i 
bw_dist = 0.216	0.176	0.000	0.603	0.005
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=13.5685
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7835213 n_nop=3234297 n_act=1062945 n_pre=1062931 n_req=792653 n_req_1=443348 n_req_2=349305 n_req_3=0 n_rd=1562058 n_write=912982 bw_util=0.4033 bw_util_1=0.2263 bw_util_2=0.1769 bw_util_3=0 blp=10.587550 blp_1= 3.756263 blp_2= 2.949291 blp_3= -nan
 n_activity=7826173 dram_eff=0.4037 dram_eff_1=0.2266 dram_eff_2=0.1771 dram_eff_3=0
bk0: 100300a 3041175i bk1: 96626a 3122766i bk2: 98294a 2972238i bk3: 93850a 3135806i bk4: 98374a 2652048i bk5: 97728a 2579142i bk6: 100382a 2204928i bk7: 94802a 2475572i bk8: 95222a 3001879i bk9: 93082a 2994628i bk10: 104590a 2162418i bk11: 94246a 2695333i bk12: 97246a 2511051i bk13: 95314a 2562445i bk14: 101600a 2232441i bk15: 100402a 2233483i 
bw_dist = 0.226	0.177	0.000	0.596	0.001
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=15.0212
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7835213 n_nop=3374205 n_act=1032304 n_pre=1032290 n_req=772452 n_req_1=423989 n_req_2=348463 n_req_3=0 n_rd=1522200 n_write=874214 bw_util=0.393 bw_util_1=0.2165 bw_util_2=0.1765 bw_util_3=0 blp=10.122429 blp_1= 3.643865 blp_2= 2.912728 blp_3= -nan
 n_activity=7800902 dram_eff=0.3947 dram_eff_1=0.2174 dram_eff_2=0.1773 dram_eff_3=0
bk0: 95528a 3379877i bk1: 95202a 3313163i bk2: 95524a 3187358i bk3: 94532a 3163594i bk4: 94574a 2983306i bk5: 96008a 2815931i bk6: 94356a 2709014i bk7: 96670a 2469429i bk8: 95126a 3084525i bk9: 93090a 3077439i bk10: 93578a 2917252i bk11: 91012a 3005643i bk12: 96728a 2667522i bk13: 93442a 2800253i bk14: 96246a 2715727i bk15: 100584a 2351127i 
bw_dist = 0.216	0.176	0.000	0.603	0.004
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=13.6647

========= L2 cache stats =========
L2_cache_bank[0]: Access = 594609, Miss = 396627, Miss_rate = 0.667, Pending_hits = 7505, Reservation_fails = 283972
L2_cache_bank[1]: Access = 570228, Miss = 379455, Miss_rate = 0.665, Pending_hits = 6643, Reservation_fails = 207708
L2_cache_bank[2]: Access = 580520, Miss = 380937, Miss_rate = 0.656, Pending_hits = 6136, Reservation_fails = 194113
L2_cache_bank[3]: Access = 570959, Miss = 375057, Miss_rate = 0.657, Pending_hits = 5857, Reservation_fails = 190184
L2_cache_bank[4]: Access = 573648, Miss = 381007, Miss_rate = 0.664, Pending_hits = 6616, Reservation_fails = 141417
L2_cache_bank[5]: Access = 619798, Miss = 403038, Miss_rate = 0.650, Pending_hits = 8015, Reservation_fails = 328408
L2_cache_bank[6]: Access = 573611, Miss = 377064, Miss_rate = 0.657, Pending_hits = 5887, Reservation_fails = 155577
L2_cache_bank[7]: Access = 587568, Miss = 382448, Miss_rate = 0.651, Pending_hits = 6403, Reservation_fails = 193530
L2_cache_bank[8]: Access = 593845, Miss = 398010, Miss_rate = 0.670, Pending_hits = 7806, Reservation_fails = 286576
L2_cache_bank[9]: Access = 582389, Miss = 383036, Miss_rate = 0.658, Pending_hits = 6985, Reservation_fails = 214940
L2_cache_bank[10]: Access = 577624, Miss = 380836, Miss_rate = 0.659, Pending_hits = 6308, Reservation_fails = 174487
L2_cache_bank[11]: Access = 585509, Miss = 380279, Miss_rate = 0.649, Pending_hits = 6643, Reservation_fails = 207524
Cache L2_bank_000:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 594609, Miss = 396627 (0.667), PendingHit = 7505 (0.0126)
Cache L2_bank_001:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 570228, Miss = 379455 (0.665), PendingHit = 6643 (0.0116)
Cache L2_bank_002:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 580520, Miss = 380937 (0.656), PendingHit = 6136 (0.0106)
Cache L2_bank_003:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 570959, Miss = 375057 (0.657), PendingHit = 5857 (0.0103)
Cache L2_bank_004:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 573648, Miss = 381007 (0.664), PendingHit = 6616 (0.0115)
Cache L2_bank_005:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 619798, Miss = 403038 (0.65), PendingHit = 8015 (0.0129)
Cache L2_bank_006:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 573611, Miss = 377064 (0.657), PendingHit = 5887 (0.0103)
Cache L2_bank_007:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 587568, Miss = 382448 (0.651), PendingHit = 6403 (0.0109)
Cache L2_bank_008:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 593845, Miss = 398010 (0.67), PendingHit = 7806 (0.0131)
Cache L2_bank_009:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 582389, Miss = 383036 (0.658), PendingHit = 6985 (0.012)
Cache L2_bank_010:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 577624, Miss = 380836 (0.659), PendingHit = 6308 (0.0109)
Cache L2_bank_011:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 585509, Miss = 380279 (0.649), PendingHit = 6643 (0.0113)
L2 Cache Total Miss Rate = 0.659
Stream 1: L2 Cache Miss Rate = 0.751
Stream 2: L2 Cache Miss Rate = 0.555
Stream 1: Accesses  = 3709827
Stream 1: Misses  = 2785085
Stream 2: Accesses  = 3300481
Stream 2: Misses  = 1832709
Stream 1+2: Accesses  = 7010308
Stream 1+2: Misses  = 4617794
Total Accesses  = 7010308
MPKI-CORES
CORE_L2MPKI_0	76.519
CORE_L2MPKI_1	78.676
CORE_L2MPKI_2	76.137
CORE_L2MPKI_3	77.265
CORE_L2MPKI_4	77.277
CORE_L2MPKI_5	79.020
CORE_L2MPKI_6	78.174
CORE_L2MPKI_7	78.593
CORE_L2MPKI_8	77.620
CORE_L2MPKI_9	79.200
CORE_L2MPKI_10	77.491
CORE_L2MPKI_11	79.136
CORE_L2MPKI_12	79.075
CORE_L2MPKI_13	79.869
CORE_L2MPKI_14	78.770
CORE_L2MPKI_15	80.129
CORE_L2MPKI_16	77.317
CORE_L2MPKI_17	78.568
CORE_L2MPKI_18	76.409
CORE_L2MPKI_19	79.307
CORE_L2MPKI_20	19.970
CORE_L2MPKI_21	16.332
CORE_L2MPKI_22	18.651
CORE_L2MPKI_23	18.012
CORE_L2MPKI_24	18.422
CORE_L2MPKI_25	7.732
CORE_L2MPKI_26	7.190
CORE_L2MPKI_27	7.322
CORE_L2MPKI_28	7.249
CORE_L2MPKI_29	7.259
CORE_L2MPKI_30	2.812
CORE_L2MPKI_31	2.776
CORE_L2MPKI_32	2.714
CORE_L2MPKI_33	2.778
CORE_L2MPKI_34	2.795
CORE_L2MPKI_35	2.754
CORE_L2MPKI_36	2.946
CORE_L2MPKI_37	2.753
CORE_L2MPKI_38	2.825
CORE_L2MPKI_39	2.714
CORE_L2MPKI_40	2.856
CORE_L2MPKI_41	2.778
CORE_L2MPKI_42	2.781
CORE_L2MPKI_43	2.881
CORE_L2MPKI_44	2.865
CORE_L2MPKI_45	2.723
CORE_L2MPKI_46	2.824
CORE_L2MPKI_47	2.724
CORE_L2MPKI_48	2.951
CORE_L2MPKI_49	2.703
CORE_L2MPKI_50	2.843
CORE_L2MPKI_51	2.779
CORE_L2MPKI_52	2.845
CORE_L2MPKI_53	2.762
CORE_L2MPKI_54	2.832
CORE_L2MPKI_55	2.712
CORE_L2MPKI_56	2.746
CORE_L2MPKI_57	2.729
CORE_L2MPKI_58	2.803
CORE_L2MPKI_59	2.951
Avg_MPKI_Stream1= 56.423
Avg_MPKI_Stream2= 2.799
MISSES-CORES
CORE_MISSES_0	92871
CORE_MISSES_1	95743
CORE_MISSES_2	91074
CORE_MISSES_3	99354
CORE_MISSES_4	89706
CORE_MISSES_5	100048
CORE_MISSES_6	95547
CORE_MISSES_7	99741
CORE_MISSES_8	94475
CORE_MISSES_9	102628
CORE_MISSES_10	97257
CORE_MISSES_11	99734
CORE_MISSES_12	96132
CORE_MISSES_13	103594
CORE_MISSES_14	103081
CORE_MISSES_15	105644
CORE_MISSES_16	95974
CORE_MISSES_17	99114
CORE_MISSES_18	97363
CORE_MISSES_19	102658
CORE_MISSES_20	84521
CORE_MISSES_21	88630
CORE_MISSES_22	82789
CORE_MISSES_23	94791
CORE_MISSES_24	84614
CORE_MISSES_25	79187
CORE_MISSES_26	78574
CORE_MISSES_27	77588
CORE_MISSES_28	75566
CORE_MISSES_29	77087
CORE_MISSES_30	61047
CORE_MISSES_31	60586
CORE_MISSES_32	60187
CORE_MISSES_33	61328
CORE_MISSES_34	60471
CORE_MISSES_35	62632
CORE_MISSES_36	59781
CORE_MISSES_37	61679
CORE_MISSES_38	60786
CORE_MISSES_39	62554
CORE_MISSES_40	60028
CORE_MISSES_41	63474
CORE_MISSES_42	61889
CORE_MISSES_43	61800
CORE_MISSES_44	60745
CORE_MISSES_45	60998
CORE_MISSES_46	60093
CORE_MISSES_47	64124
CORE_MISSES_48	59594
CORE_MISSES_49	61350
CORE_MISSES_50	61168
CORE_MISSES_51	61278
CORE_MISSES_52	58240
CORE_MISSES_53	60493
CORE_MISSES_54	60232
CORE_MISSES_55	64103
CORE_MISSES_56	60543
CORE_MISSES_57	61729
CORE_MISSES_58	59404
CORE_MISSES_59	60373
L2_MISSES = 4617794
L2_total_cache_accesses = 7010308
L2_total_cache_misses = 4617794
L2_total_cache_miss_rate = 0.6587
L2_total_cache_pending_hits = 80804
L2_total_cache_reservation_fails = 2578436
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 739123
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 24461
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 4188976
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 2290449
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 4264
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 531
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1112
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 8122
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 1524805
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 49366
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 364468
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 221503
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 37680
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 5985
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 62847
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 32817
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 5838
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 461
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 391
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 25545
L2_cache_data_port_util = 0.243
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=24571144
icnt_total_pkts_simt_to_mem=10668530
statistics from finished app 2
-------------------------------------------------
gpu_ipc_1 =       4.8186
gpu_ipc_2 =     122.8173
gpu_tot_sim_cycle_stream_1 = 5935767
gpu_tot_sim_cycle_stream_2 = 5933158
gpu_sim_insn_1 = 28601920
gpu_sim_insn_2 = 728694624
gpu_sim_cycle = 5935768
gpu_sim_insn = 757296544
gpu_ipc =     127.5819
gpu_tot_sim_cycle = 5935768
gpu_tot_sim_insn = 757296544
gpu_tot_ipc =     127.5819
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 23183197
gpu_stall_icnt2sh    = 7530276
gpu_total_sim_rate=114516

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 12484596
	L1I_total_cache_misses = 42596
	L1I_total_cache_miss_rate = 0.0034
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 130, Miss = 130, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 549
	L1D_cache_core[1]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 747
	L1D_cache_core[2]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 687
	L1D_cache_core[3]: Access = 134, Miss = 134, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 394
	L1D_cache_core[4]: Access = 124, Miss = 124, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 638
	L1D_cache_core[5]: Access = 132, Miss = 132, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 678
	L1D_cache_core[6]: Access = 130, Miss = 130, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 719
	L1D_cache_core[7]: Access = 136, Miss = 136, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 787
	L1D_cache_core[8]: Access = 130, Miss = 130, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 730
	L1D_cache_core[9]: Access = 138, Miss = 138, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 799
	L1D_cache_core[10]: Access = 136, Miss = 136, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 887
	L1D_cache_core[11]: Access = 136, Miss = 136, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 732
	L1D_cache_core[12]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 762
	L1D_cache_core[13]: Access = 138, Miss = 138, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 855
	L1D_cache_core[14]: Access = 140, Miss = 140, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 882
	L1D_cache_core[15]: Access = 138, Miss = 138, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 711
	L1D_cache_core[16]: Access = 130, Miss = 130, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 912
	L1D_cache_core[17]: Access = 134, Miss = 134, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 798
	L1D_cache_core[18]: Access = 138, Miss = 138, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 818
	L1D_cache_core[19]: Access = 134, Miss = 134, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1000
	L1D_cache_core[20]: Access = 7758, Miss = 7758, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 25210
	L1D_cache_core[21]: Access = 10535, Miss = 10535, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 7169
	L1D_cache_core[22]: Access = 8209, Miss = 8209, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 22536
	L1D_cache_core[23]: Access = 9999, Miss = 9999, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 15404
	L1D_cache_core[24]: Access = 8600, Miss = 8600, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 19209
	L1D_cache_core[25]: Access = 22570, Miss = 22570, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 51126
	L1D_cache_core[26]: Access = 24255, Miss = 24255, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 35298
	L1D_cache_core[27]: Access = 23403, Miss = 23403, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 41238
	L1D_cache_core[28]: Access = 23052, Miss = 23052, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 53390
	L1D_cache_core[29]: Access = 23431, Miss = 23431, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 40486
	L1D_cache_core[30]: Access = 51057, Miss = 51057, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 103574
	L1D_cache_core[31]: Access = 51247, Miss = 51247, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 111098
	L1D_cache_core[32]: Access = 51971, Miss = 51971, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 96302
	L1D_cache_core[33]: Access = 51754, Miss = 51754, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 93518
	L1D_cache_core[34]: Access = 50905, Miss = 50905, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 106955
	L1D_cache_core[35]: Access = 53313, Miss = 53313, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 77644
	L1D_cache_core[36]: Access = 47854, Miss = 47854, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 135993
	L1D_cache_core[37]: Access = 52597, Miss = 52597, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 87833
	L1D_cache_core[38]: Access = 50533, Miss = 50533, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 93268
	L1D_cache_core[39]: Access = 54116, Miss = 54116, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 78135
	L1D_cache_core[40]: Access = 49416, Miss = 49416, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 114306
	L1D_cache_core[41]: Access = 53703, Miss = 53703, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 94560
	L1D_cache_core[42]: Access = 52263, Miss = 52263, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 80091
	L1D_cache_core[43]: Access = 50489, Miss = 50489, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 128728
	L1D_cache_core[44]: Access = 49810, Miss = 49810, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 91484
	L1D_cache_core[45]: Access = 52643, Miss = 52643, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 84413
	L1D_cache_core[46]: Access = 50087, Miss = 50087, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 106697
	L1D_cache_core[47]: Access = 55307, Miss = 55307, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 58302
	L1D_cache_core[48]: Access = 47625, Miss = 47625, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 121010
	L1D_cache_core[49]: Access = 53247, Miss = 53247, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 79485
	L1D_cache_core[50]: Access = 50615, Miss = 50615, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 120358
	L1D_cache_core[51]: Access = 51806, Miss = 51806, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 90722
	L1D_cache_core[52]: Access = 48107, Miss = 48107, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 121503
	L1D_cache_core[53]: Access = 51585, Miss = 51585, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 98835
	L1D_cache_core[54]: Access = 49895, Miss = 49895, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 100459
	L1D_cache_core[55]: Access = 55486, Miss = 55486, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 57640
	L1D_cache_core[56]: Access = 51826, Miss = 51826, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 94820
	L1D_cache_core[57]: Access = 53164, Miss = 53164, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 95075
	L1D_cache_core[58]: Access = 49783, Miss = 49783, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 107419
	L1D_cache_core[59]: Access = 48128, Miss = 48128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 110760
	L1D_total_cache_accesses = 1704806
	L1D_total_cache_misses = 1704806
	L1D_total_cache_miss_rate = 1.0000
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 3267138
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.004
L1C_cache:
	L1C_total_cache_accesses = 1070970
	L1C_total_cache_misses = 8913
	L1C_total_cache_miss_rate = 0.0083
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 88929
L1T_cache:
	L1T_total_cache_accesses = 5181840
	L1T_total_cache_misses = 1938639
	L1T_total_cache_miss_rate = 0.3741
	L1T_total_cache_pending_hits = 3243201
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1598294
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 3073597
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 1062057
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 8913
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 88929
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 3243201
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 1938639
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 106512
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 193541
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 12442000
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 42596
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
1893, 1262, 1893, 1262, 1794, 1262, 1770, 1262, 1390, 1262, 1390, 1262, 1262, 1220, 1262, 1025, 1262, 896, 1262, 796, 1262, 642, 1262, 631, 1262, 631, 1262, 631, 1262, 631, 1262, 631, 
shader 0 total_cycles, active_cycles, idle cycles = 5935768, 19028, 5916740 
shader 1 total_cycles, active_cycles, idle cycles = 5935768, 19077, 5916690 
shader 2 total_cycles, active_cycles, idle cycles = 5935768, 18754, 5917014 
shader 3 total_cycles, active_cycles, idle cycles = 5935768, 20159, 5915609 
shader 4 total_cycles, active_cycles, idle cycles = 5935768, 18199, 5917568 
shader 5 total_cycles, active_cycles, idle cycles = 5935768, 19848, 5915919 
shader 6 total_cycles, active_cycles, idle cycles = 5935768, 19161, 5916606 
shader 7 total_cycles, active_cycles, idle cycles = 5935768, 19896, 5915872 
shader 8 total_cycles, active_cycles, idle cycles = 5935768, 19082, 5916685 
shader 9 total_cycles, active_cycles, idle cycles = 5935768, 20315, 5915452 
shader 10 total_cycles, active_cycles, idle cycles = 5935768, 19677, 5916090 
shader 11 total_cycles, active_cycles, idle cycles = 5935768, 19758, 5916009 
shader 12 total_cycles, active_cycles, idle cycles = 5935768, 19059, 5916709 
shader 13 total_cycles, active_cycles, idle cycles = 5935768, 20334, 5915433 
shader 14 total_cycles, active_cycles, idle cycles = 5935768, 20517, 5915250 
shader 15 total_cycles, active_cycles, idle cycles = 5935768, 20669, 5915099 
shader 16 total_cycles, active_cycles, idle cycles = 5935768, 19460, 5916307 
shader 17 total_cycles, active_cycles, idle cycles = 5935768, 19777, 5915990 
shader 18 total_cycles, active_cycles, idle cycles = 5935768, 19977, 5915790 
shader 19 total_cycles, active_cycles, idle cycles = 5935768, 20292, 5915475 
shader 20 total_cycles, active_cycles, idle cycles = 5935768, 66766, 5869002 
shader 21 total_cycles, active_cycles, idle cycles = 5935768, 85595, 5850173 
shader 22 total_cycles, active_cycles, idle cycles = 5935768, 70037, 5865730 
shader 23 total_cycles, active_cycles, idle cycles = 5935768, 82984, 5852784 
shader 24 total_cycles, active_cycles, idle cycles = 5935768, 72477, 5863291 
shader 25 total_cycles, active_cycles, idle cycles = 5935768, 161688, 5774079 
shader 26 total_cycles, active_cycles, idle cycles = 5935768, 172497, 5763271 
shader 27 total_cycles, active_cycles, idle cycles = 5935768, 167304, 5768463 
shader 28 total_cycles, active_cycles, idle cycles = 5935768, 164567, 5771200 
shader 29 total_cycles, active_cycles, idle cycles = 5935768, 167662, 5768105 
shader 30 total_cycles, active_cycles, idle cycles = 5935768, 342828, 5592940 
shader 31 total_cycles, active_cycles, idle cycles = 5935768, 344672, 5591095 
shader 32 total_cycles, active_cycles, idle cycles = 5935768, 350186, 5585582 
shader 33 total_cycles, active_cycles, idle cycles = 5935768, 348647, 5587121 
shader 34 total_cycles, active_cycles, idle cycles = 5935768, 341720, 5594047 
shader 35 total_cycles, active_cycles, idle cycles = 5935768, 359131, 5576637 
shader 36 total_cycles, active_cycles, idle cycles = 5935768, 320506, 5615261 
shader 37 total_cycles, active_cycles, idle cycles = 5935768, 353878, 5581890 
shader 38 total_cycles, active_cycles, idle cycles = 5935768, 339852, 5595916 
shader 39 total_cycles, active_cycles, idle cycles = 5935768, 363973, 5571795 
shader 40 total_cycles, active_cycles, idle cycles = 5935768, 331976, 5603791 
shader 41 total_cycles, active_cycles, idle cycles = 5935768, 360778, 5574989 
shader 42 total_cycles, active_cycles, idle cycles = 5935768, 351431, 5584336 
shader 43 total_cycles, active_cycles, idle cycles = 5935768, 338770, 5596997 
shader 44 total_cycles, active_cycles, idle cycles = 5935768, 334811, 5600957 
shader 45 total_cycles, active_cycles, idle cycles = 5935768, 353818, 5581949 
shader 46 total_cycles, active_cycles, idle cycles = 5935768, 336073, 5599695 
shader 47 total_cycles, active_cycles, idle cycles = 5935768, 371760, 5564008 
shader 48 total_cycles, active_cycles, idle cycles = 5935768, 318964, 5616803 
shader 49 total_cycles, active_cycles, idle cycles = 5935768, 358517, 5577250 
shader 50 total_cycles, active_cycles, idle cycles = 5935768, 339816, 5595952 
shader 51 total_cycles, active_cycles, idle cycles = 5935768, 348157, 5587610 
shader 52 total_cycles, active_cycles, idle cycles = 5935768, 323309, 5612458 
shader 53 total_cycles, active_cycles, idle cycles = 5935768, 345865, 5589902 
shader 54 total_cycles, active_cycles, idle cycles = 5935768, 335883, 5599885 
shader 55 total_cycles, active_cycles, idle cycles = 5935768, 373225, 5562542 
shader 56 total_cycles, active_cycles, idle cycles = 5935768, 348225, 5587543 
shader 57 total_cycles, active_cycles, idle cycles = 5935768, 357212, 5578555 
shader 58 total_cycles, active_cycles, idle cycles = 5935768, 334744, 5601024 
shader 59 total_cycles, active_cycles, idle cycles = 5935768, 323100, 5612668 
warps_exctd_sm 0 = 1792 
warps_exctd_sm 1 = 1792 
warps_exctd_sm 2 = 1792 
warps_exctd_sm 3 = 1920 
warps_exctd_sm 4 = 1728 
warps_exctd_sm 5 = 1888 
warps_exctd_sm 6 = 1824 
warps_exctd_sm 7 = 1920 
warps_exctd_sm 8 = 1824 
warps_exctd_sm 9 = 1952 
warps_exctd_sm 10 = 1920 
warps_exctd_sm 11 = 1888 
warps_exctd_sm 12 = 1824 
warps_exctd_sm 13 = 1920 
warps_exctd_sm 14 = 1984 
warps_exctd_sm 15 = 1952 
warps_exctd_sm 16 = 1856 
warps_exctd_sm 17 = 1888 
warps_exctd_sm 18 = 1920 
warps_exctd_sm 19 = 1920 
warps_exctd_sm 20 = 9056 
warps_exctd_sm 21 = 11200 
warps_exctd_sm 22 = 9632 
warps_exctd_sm 23 = 10656 
warps_exctd_sm 24 = 9984 
warps_exctd_sm 25 = 21888 
warps_exctd_sm 26 = 22976 
warps_exctd_sm 27 = 22752 
warps_exctd_sm 28 = 22336 
warps_exctd_sm 29 = 22784 
warps_exctd_sm 30 = 46944 
warps_exctd_sm 31 = 47168 
warps_exctd_sm 32 = 47872 
warps_exctd_sm 33 = 47872 
warps_exctd_sm 34 = 46880 
warps_exctd_sm 35 = 48896 
warps_exctd_sm 36 = 44448 
warps_exctd_sm 37 = 48704 
warps_exctd_sm 38 = 47040 
warps_exctd_sm 39 = 49184 
warps_exctd_sm 40 = 45536 
warps_exctd_sm 41 = 48960 
warps_exctd_sm 42 = 47456 
warps_exctd_sm 43 = 45984 
warps_exctd_sm 44 = 45472 
warps_exctd_sm 45 = 48000 
warps_exctd_sm 46 = 46304 
warps_exctd_sm 47 = 49728 
warps_exctd_sm 48 = 44064 
warps_exctd_sm 49 = 48992 
warps_exctd_sm 50 = 46752 
warps_exctd_sm 51 = 46560 
warps_exctd_sm 52 = 44672 
warps_exctd_sm 53 = 46944 
warps_exctd_sm 54 = 46176 
warps_exctd_sm 55 = 49824 
warps_exctd_sm 56 = 47424 
warps_exctd_sm 57 = 47840 
warps_exctd_sm 58 = 45536 
warps_exctd_sm 59 = 43776 
gpgpu_n_tot_thrd_icount = 765208928
gpgpu_n_tot_w_icount = 23912779
gpgpu_n_stall_shd_mem = 195525837
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 4953043
gpgpu_n_mem_write_global = 106512
gpgpu_n_mem_texture = 1938639
gpgpu_n_mem_const = 5907
gpgpu_n_load_insn  = 54459648
gpgpu_n_store_insn = 1561344
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 24736512
gpgpu_n_const_mem_insn = 26297856
gpgpu_n_param_mem_insn = 7973184
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 88929
gpgpu_stall_shd_mem[c_mem][bk_conf] = 88929
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 161350630
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:266198775	W0_Idle:91719486	W0_Scoreboard:330460979	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:23912920
Warp Occupancy Distribution:
Stall:237920539	W0_Idle:80889798	W0_Scoreboard:34126492	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:3209251
Warp Occupancy Distribution:
Stall:28278236	W0_Idle:10829688	W0_Scoreboard:296334487	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:20703669
warp_utilization0: 0.033572
warp_utilization1: 0.009011
warp_utilization2: 0.058133
traffic_breakdown_coretomem[CONST_ACC_R] = 47256 {8:5907,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 12786352 {8:1598294,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 9886080 {40:37608,72:15456,136:53448,}
traffic_breakdown_coretomem[GLOBAL_ATOMIC] = 134851656 {40:3344955,72:4352,136:5442,}
traffic_breakdown_coretomem[INST_ACC_R] = 53520 {8:6690,}
traffic_breakdown_coretomem[TEXTURE_ACC_R] = 15509112 {8:1938639,}
traffic_breakdown_memtocore[CONST_ACC_R] = 425304 {72:5907,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 217367712 {136:1598292,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 852096 {8:106512,}
traffic_breakdown_memtocore[GLOBAL_ATOMIC] = 134824256 {40:3344270,72:4352,136:5442,}
traffic_breakdown_memtocore[INST_ACC_R] = 909840 {136:6690,}
traffic_breakdown_memtocore[TEXTURE_ACC_R] = 263654904 {136:1938639,}
maxmrqlatency = 1020 
maxdqlatency = 0 
maxmflatency = 10390 
averagemflatency = 853 
averagemflatency_1 = 872 
averagemflatency_2= 832 
averagemrqlatency_1 = 66 
averagemrqlatency_2 = 72 
max_icnt2mem_latency = 9574 
max_icnt2sh_latency = 5935767 
mrq_lat_table:2190131 	78650 	142720 	270394 	639511 	1091292 	1434079 	1138644 	311838 	9734 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	54680 	62506 	82573 	360957 	1246957 	3040720 	1987818 	163751 	3405 	45 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	541468 	318143 	684188 	531776 	783306 	1518533 	1819329 	756939 	55147 	1751 	25 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	3965693 	2604388 	313277 	13382 	160 	0 	0 	0 	0 	0 	0 	0 	180 	768 	3490 	4438 	8876 	15490 	35171 	38099 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1 	64 	11554 	251 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        32        32        32        32        32        32        32        32        32        32        10        13        16        17        15        14 
dram[1]:        24        32        32        32        32        32        32        30        32        24        15        11        17        18        11        14 
dram[2]:        32        24        32        32        32        32        32        30        32        19        18        13        15        18        15        18 
dram[3]:        32        20        28        30        32        30        32        28        30        22        12        15        14        15        13        11 
dram[4]:        32        32        32        32        32        32        32        28        28        28        17        11        11        15        12        12 
dram[5]:        32        24        32        32        32        32        32        26        28        22        15        18        15        14        21        14 
maximum service time to same row:
dram[0]:      1247      1423      1295      1326      1601      1581      1270      1489      1602      1458      2180      2291      2175      2301      2487      2177 
dram[1]:      1071      1363      1481      1400      1448      1292      1409      1229      1341      1457      2449      2343      2589      2115      2439      2044 
dram[2]:      1409      1004      1362      1694      1156      1503      1330      1414      1651      1457      2269      2594      2391      2454      2235      2451 
dram[3]:      1576      1457      1232      1251      1381      1192      1369      1237      1374      1280      2372      2604      2338      2306      2371      2412 
dram[4]:      1327      1419      1477      1294      1349      1163      1303      1303      1156      1505      2269      2122      2269      2216      2276      2213 
dram[5]:      1348      1450      1194      1334      1433      1314      1431      1265      1353      1310      2029      2287      2082      2281      2285      2282 
average row accesses per activate:
dram[0]:  1.171867  1.158404  1.155107  1.158408  1.164529  1.159292  1.174614  1.170456  1.158539  1.151304  1.161860  1.167168  1.178611  1.171776  1.180477  1.176125 
dram[1]:  1.152805  1.153788  1.158083  1.154374  1.160192  1.160559  1.167828  1.170719  1.153114  1.154661  1.162441  1.164416  1.171162  1.172032  1.171906  1.179896 
dram[2]:  1.151679  1.162877  1.151012  1.163420  1.159481  1.192972  1.162568  1.183639  1.145798  1.153558  1.154493  1.162460  1.174992  1.186454  1.169163  1.189648 
dram[3]:  1.150060  1.153567  1.156209  1.158933  1.156393  1.166469  1.164586  1.177178  1.144353  1.151405  1.163050  1.163171  1.169171  1.170623  1.177120  1.183380 
dram[4]:  1.161405  1.157894  1.158460  1.156222  1.161347  1.163097  1.177039  1.170191  1.147185  1.149680  1.189470  1.163766  1.169700  1.172391  1.181093  1.186038 
dram[5]:  1.153898  1.159947  1.158034  1.156877  1.154772  1.161982  1.163419  1.173351  1.152528  1.153621  1.157869  1.159031  1.172506  1.171448  1.172574  1.190340 
average row locality = 7306993/6272400 = 1.164944
average row locality_1 = 5423191/4751723 = 1.141310
average row locality_2 = 1883802/1520677 = 1.238792
average row locality_3 = 0/0 = -nan
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:     51950     48528     47614     46606     49979     47200     49547     47666     49418     46061     47887     47036     49739     47509     50484     48839 
dram[1]:     48450     46340     47529     45950     47502     46947     47680     47386     47625     46810     46114     45906     47635     47135     48383     48560 
dram[2]:     48867     50850     46362     49007     48508     53611     47223     50487     47110     48094     46403     48394     48925     51240     47598     51348 
dram[3]:     46176     47759     47430     47237     46660     48956     47034     49073     45971     46573     47237     46417     47407     47158     49136     49267 
dram[4]:     50151     48313     49147     46926     49187     48865     50191     47403     47611     46541     52295     47125     48623     47657     50800     50201 
dram[5]:     47764     47602     47762     47267     47287     48004     47179     48335     47563     46545     46789     45506     48364     46721     48123     50292 
total reads: 4617672
bank skew: 53611/45506 = 1.18
chip skew: 784027/755952 = 1.04
number of total write accesses:
dram[0]:     29626     26496     25495     24555     28657     26269     30019     28320     31068     27779     29868     29075     30812     28478     29864     28196 
dram[1]:     26280     24363     25465     23982     26386     25993     28225     28024     29350     28499     28152     27904     28651     28154     27891     27935 
dram[2]:     26539     28471     24393     26734     27387     32285     27895     31004     28816     29770     28437     30415     29971     32167     27094     30589 
dram[3]:     24256     25669     25410     25070     25662     27933     27610     29593     27678     28305     29251     28391     28443     28101     28529     28584 
dram[4]:     27957     26172     26841     24844     28024     27819     30661     28035     29255     28317     34321     29100     29658     28668     30099     29477 
dram[5]:     25812     25449     25684     25217     26190     27024     27744     28956     29155     28250     28821     27506     29345     27680     27433     29581 
total reads: 2689378
bank skew: 34321/23982 = 1.43
chip skew: 461967/435254 = 1.06
average mf latency per bank:
dram[0]:        952       892       918       856       822       770       756       703       734       685       790       735       870       820       955       895
dram[1]:        834       872       801       835       732       745       655       677       634       655       684       695       756       775       831       855
dram[2]:        923      1137       894      1070       808      1317       731       909       702       865       761       919       847      1041       934      1118
dram[3]:        872       850       821       825       746       761       666       667       641       645       680       694       771       778       852       861
dram[4]:       1026       935       965       891       884       806       808       725       780       697       863       755       922       850       998       931
dram[5]:        843       863       811       830       727       763       662       689       644       669       688       708       767       786       844       866
maximum mf latency per bank:
dram[0]:       6828      7390      8333      8687      9657      7104      9111      7325      8176      7270      9704      6918      6968      9588      7463      7336
dram[1]:       8119      8128      9964      8577      6931      7684      7041      6978      7672      7854      6870      7643      9590      8143      8657      7401
dram[2]:       9026      9295      9822      8402      8259      7978     10057      7705      7023      7973      8006      8313      6147      7989      6687      6902
dram[3]:       8510      7093      9237      7380      8890      8869      6476      6832      9572      7980      7266      8139      5610      5709      6859      6797
dram[4]:       7601      6808      8275      9716      9430      8120      6504      7246      9143      7664      7111      8463      8075      7473      8658      8139
dram[5]:       7154      7930      8894     10390      9480      7413      8553      7037      7574      6787      8399      9796      8874      8582      5411      6743
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7835213 n_nop=3269166 n_act=1055150 n_pre=1055135 n_req=787629 n_req_1=438676 n_req_2=348953 n_req_3=0 n_rd=1552121 n_write=903641 bw_util=0.4007 bw_util_1=0.2239 bw_util_2=0.1767 bw_util_3=0 blp=10.465516 blp_1= 3.724659 blp_2= 2.939762 blp_3= -nan
 n_activity=7821290 dram_eff=0.4014 dram_eff_1=0.2243 dram_eff_2=0.1771 dram_eff_3=0
bk0: 103900a 2876673i bk1: 97056a 3116253i bk2: 95228a 3147571i bk3: 93212a 3196428i bk4: 99958a 2589584i bk5: 94400a 2843504i bk6: 99094a 2336642i bk7: 95332a 2463188i bk8: 98836a 2789188i bk9: 92122a 3059704i bk10: 95772a 2725231i bk11: 94072a 2724478i bk12: 99478a 2396643i bk13: 95016a 2605488i bk14: 100967a 2302437i bk15: 97678a 2438156i 
bw_dist = 0.224	0.177	0.000	0.598	0.002
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=14.6442
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7835213 n_nop=3409986 n_act=1024188 n_pre=1024173 n_req=767313 n_req_1=419348 n_req_2=347965 n_req_3=0 n_rd=1511880 n_write=864986 bw_util=0.3903 bw_util_1=0.2141 bw_util_2=0.1762 bw_util_3=0 blp=9.999087 blp_1= 3.612186 blp_2= 2.905319 blp_3= -nan
 n_activity=7790041 dram_eff=0.3926 dram_eff_1=0.2153 dram_eff_2=0.1773 dram_eff_3=0
bk0: 96894a 3330469i bk1: 92680a 3474069i bk2: 95058a 3263192i bk3: 91900a 3364187i bk4: 95004a 3015571i bk5: 93894a 2994857i bk6: 95354a 2687903i bk7: 94768a 2634691i bk8: 95250a 3082088i bk9: 93614a 3063061i bk10: 92228a 3044206i bk11: 91812a 2987785i bk12: 95270a 2772330i bk13: 94270a 2766545i bk14: 96764a 2682148i bk15: 97120a 2601933i 
bw_dist = 0.214	0.176	0.000	0.604	0.006
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=13.3195
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7835213 n_nop=3213315 n_act=1067754 n_pre=1067743 n_req=795629 n_req_1=446058 n_req_2=349571 n_req_3=0 n_rd=1568030 n_write=918371 bw_util=0.4048 bw_util_1=0.2277 bw_util_2=0.177 bw_util_3=0 blp=10.659428 blp_1= 3.764182 blp_2= 2.959995 blp_3= -nan
 n_activity=7828020 dram_eff=0.4051 dram_eff_1=0.2279 dram_eff_2=0.1772 dram_eff_3=0
bk0: 97734a 3175631i bk1: 101700a 2834611i bk2: 92724a 3256151i bk3: 98014a 2872805i bk4: 97016a 2725087i bk5: 107218a 2011814i bk6: 94444a 2544333i bk7: 100972a 2062616i bk8: 94216a 3030792i bk9: 96188a 2798532i bk10: 92804a 2882126i bk11: 96788a 2528961i bk12: 97850a 2472124i bk13: 102472a 2083749i bk14: 95194a 2621502i bk15: 102696a 2068502i 
bw_dist = 0.228	0.177	0.000	0.594	0.001
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=15.2157
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7835213 n_nop=3384734 n_act=1030048 n_pre=1030033 n_req=770828 n_req_1=422616 n_req_2=348212 n_req_3=0 n_rd=1518960 n_write=871438 bw_util=0.3921 bw_util_1=0.2157 bw_util_2=0.1764 bw_util_3=0 blp=10.090352 blp_1= 3.634816 blp_2= 2.911596 blp_3= -nan
 n_activity=7797021 dram_eff=0.394 dram_eff_1=0.2168 dram_eff_2=0.1772 dram_eff_3=0
bk0: 92352a 3580929i bk1: 95518a 3303398i bk2: 94860a 3254787i bk3: 94474a 3204385i bk4: 93320a 3078427i bk5: 97912a 2699081i bk6: 94068a 2730791i bk7: 98138a 2400588i bk8: 91938a 3256588i bk9: 93144a 3074356i bk10: 94474a 2881955i bk11: 92832a 2901859i bk12: 94814a 2780376i bk13: 94314a 2736750i bk14: 98268a 2567427i bk15: 98534a 2495521i 
bw_dist = 0.216	0.176	0.000	0.603	0.005
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=13.5685
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7835213 n_nop=3234297 n_act=1062945 n_pre=1062931 n_req=792653 n_req_1=443348 n_req_2=349305 n_req_3=0 n_rd=1562058 n_write=912982 bw_util=0.4033 bw_util_1=0.2263 bw_util_2=0.1769 bw_util_3=0 blp=10.587550 blp_1= 3.756263 blp_2= 2.949291 blp_3= -nan
 n_activity=7826173 dram_eff=0.4037 dram_eff_1=0.2266 dram_eff_2=0.1771 dram_eff_3=0
bk0: 100300a 3041175i bk1: 96626a 3122766i bk2: 98294a 2972238i bk3: 93850a 3135806i bk4: 98374a 2652048i bk5: 97728a 2579142i bk6: 100382a 2204928i bk7: 94802a 2475572i bk8: 95222a 3001879i bk9: 93082a 2994628i bk10: 104590a 2162418i bk11: 94246a 2695333i bk12: 97246a 2511051i bk13: 95314a 2562445i bk14: 101600a 2232441i bk15: 100402a 2233483i 
bw_dist = 0.226	0.177	0.000	0.596	0.001
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=15.0212
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7835213 n_nop=3374205 n_act=1032304 n_pre=1032290 n_req=772452 n_req_1=423989 n_req_2=348463 n_req_3=0 n_rd=1522200 n_write=874214 bw_util=0.393 bw_util_1=0.2165 bw_util_2=0.1765 bw_util_3=0 blp=10.122429 blp_1= 3.643865 blp_2= 2.912728 blp_3= -nan
 n_activity=7800902 dram_eff=0.3947 dram_eff_1=0.2174 dram_eff_2=0.1773 dram_eff_3=0
bk0: 95528a 3379877i bk1: 95202a 3313163i bk2: 95524a 3187358i bk3: 94532a 3163594i bk4: 94574a 2983306i bk5: 96008a 2815931i bk6: 94356a 2709014i bk7: 96670a 2469429i bk8: 95126a 3084525i bk9: 93090a 3077439i bk10: 93578a 2917252i bk11: 91012a 3005643i bk12: 96728a 2667522i bk13: 93442a 2800253i bk14: 96246a 2715727i bk15: 100584a 2351127i 
bw_dist = 0.216	0.176	0.000	0.603	0.004
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=13.6647

========= L2 cache stats =========
L2_cache_bank[0]: Access = 594609, Miss = 396627, Miss_rate = 0.667, Pending_hits = 7505, Reservation_fails = 283972
L2_cache_bank[1]: Access = 570228, Miss = 379455, Miss_rate = 0.665, Pending_hits = 6643, Reservation_fails = 207708
L2_cache_bank[2]: Access = 580520, Miss = 380937, Miss_rate = 0.656, Pending_hits = 6136, Reservation_fails = 194113
L2_cache_bank[3]: Access = 570959, Miss = 375057, Miss_rate = 0.657, Pending_hits = 5857, Reservation_fails = 190184
L2_cache_bank[4]: Access = 573648, Miss = 381007, Miss_rate = 0.664, Pending_hits = 6616, Reservation_fails = 141417
L2_cache_bank[5]: Access = 619798, Miss = 403038, Miss_rate = 0.650, Pending_hits = 8015, Reservation_fails = 328408
L2_cache_bank[6]: Access = 573611, Miss = 377064, Miss_rate = 0.657, Pending_hits = 5887, Reservation_fails = 155577
L2_cache_bank[7]: Access = 587568, Miss = 382448, Miss_rate = 0.651, Pending_hits = 6403, Reservation_fails = 193530
L2_cache_bank[8]: Access = 593845, Miss = 398010, Miss_rate = 0.670, Pending_hits = 7806, Reservation_fails = 286576
L2_cache_bank[9]: Access = 582389, Miss = 383036, Miss_rate = 0.658, Pending_hits = 6985, Reservation_fails = 214940
L2_cache_bank[10]: Access = 577624, Miss = 380836, Miss_rate = 0.659, Pending_hits = 6308, Reservation_fails = 174487
L2_cache_bank[11]: Access = 585509, Miss = 380279, Miss_rate = 0.649, Pending_hits = 6643, Reservation_fails = 207524
Cache L2_bank_000:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 594609, Miss = 396627 (0.667), PendingHit = 7505 (0.0126)
Cache L2_bank_001:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 570228, Miss = 379455 (0.665), PendingHit = 6643 (0.0116)
Cache L2_bank_002:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 580520, Miss = 380937 (0.656), PendingHit = 6136 (0.0106)
Cache L2_bank_003:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 570959, Miss = 375057 (0.657), PendingHit = 5857 (0.0103)
Cache L2_bank_004:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 573648, Miss = 381007 (0.664), PendingHit = 6616 (0.0115)
Cache L2_bank_005:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 619798, Miss = 403038 (0.65), PendingHit = 8015 (0.0129)
Cache L2_bank_006:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 573611, Miss = 377064 (0.657), PendingHit = 5887 (0.0103)
Cache L2_bank_007:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 587568, Miss = 382448 (0.651), PendingHit = 6403 (0.0109)
Cache L2_bank_008:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 593845, Miss = 398010 (0.67), PendingHit = 7806 (0.0131)
Cache L2_bank_009:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 582389, Miss = 383036 (0.658), PendingHit = 6985 (0.012)
Cache L2_bank_010:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 577624, Miss = 380836 (0.659), PendingHit = 6308 (0.0109)
Cache L2_bank_011:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 585509, Miss = 380279 (0.649), PendingHit = 6643 (0.0113)
L2 Cache Total Miss Rate = 0.659
Stream 1: L2 Cache Miss Rate = 0.751
Stream 2: L2 Cache Miss Rate = 0.555
Stream 1: Accesses  = 3709827
Stream 1: Misses  = 2785085
Stream 2: Accesses  = 3300481
Stream 2: Misses  = 1832709
Stream 1+2: Accesses  = 7010308
Stream 1+2: Misses  = 4617794
Total Accesses  = 7010308
MPKI-CORES
CORE_L2MPKI_0	76.519
CORE_L2MPKI_1	78.676
CORE_L2MPKI_2	76.137
CORE_L2MPKI_3	77.265
CORE_L2MPKI_4	77.277
CORE_L2MPKI_5	79.020
CORE_L2MPKI_6	78.174
CORE_L2MPKI_7	78.593
CORE_L2MPKI_8	77.620
CORE_L2MPKI_9	79.200
CORE_L2MPKI_10	77.491
CORE_L2MPKI_11	79.136
CORE_L2MPKI_12	79.075
CORE_L2MPKI_13	79.869
CORE_L2MPKI_14	78.770
CORE_L2MPKI_15	80.129
CORE_L2MPKI_16	77.317
CORE_L2MPKI_17	78.568
CORE_L2MPKI_18	76.409
CORE_L2MPKI_19	79.307
CORE_L2MPKI_20	19.970
CORE_L2MPKI_21	16.332
CORE_L2MPKI_22	18.651
CORE_L2MPKI_23	18.012
CORE_L2MPKI_24	18.422
CORE_L2MPKI_25	7.732
CORE_L2MPKI_26	7.190
CORE_L2MPKI_27	7.322
CORE_L2MPKI_28	7.249
CORE_L2MPKI_29	7.259
CORE_L2MPKI_30	2.812
CORE_L2MPKI_31	2.776
CORE_L2MPKI_32	2.714
CORE_L2MPKI_33	2.778
CORE_L2MPKI_34	2.795
CORE_L2MPKI_35	2.754
CORE_L2MPKI_36	2.946
CORE_L2MPKI_37	2.753
CORE_L2MPKI_38	2.825
CORE_L2MPKI_39	2.714
CORE_L2MPKI_40	2.856
CORE_L2MPKI_41	2.778
CORE_L2MPKI_42	2.781
CORE_L2MPKI_43	2.881
CORE_L2MPKI_44	2.865
CORE_L2MPKI_45	2.723
CORE_L2MPKI_46	2.824
CORE_L2MPKI_47	2.724
CORE_L2MPKI_48	2.951
CORE_L2MPKI_49	2.703
CORE_L2MPKI_50	2.843
CORE_L2MPKI_51	2.779
CORE_L2MPKI_52	2.845
CORE_L2MPKI_53	2.762
CORE_L2MPKI_54	2.832
CORE_L2MPKI_55	2.712
CORE_L2MPKI_56	2.746
CORE_L2MPKI_57	2.729
CORE_L2MPKI_58	2.803
CORE_L2MPKI_59	2.951
Avg_MPKI_Stream1= 56.423
Avg_MPKI_Stream2= 2.799
MISSES-CORES
CORE_MISSES_0	92871
CORE_MISSES_1	95743
CORE_MISSES_2	91074
CORE_MISSES_3	99354
CORE_MISSES_4	89706
CORE_MISSES_5	100048
CORE_MISSES_6	95547
CORE_MISSES_7	99741
CORE_MISSES_8	94475
CORE_MISSES_9	102628
CORE_MISSES_10	97257
CORE_MISSES_11	99734
CORE_MISSES_12	96132
CORE_MISSES_13	103594
CORE_MISSES_14	103081
CORE_MISSES_15	105644
CORE_MISSES_16	95974
CORE_MISSES_17	99114
CORE_MISSES_18	97363
CORE_MISSES_19	102658
CORE_MISSES_20	84521
CORE_MISSES_21	88630
CORE_MISSES_22	82789
CORE_MISSES_23	94791
CORE_MISSES_24	84614
CORE_MISSES_25	79187
CORE_MISSES_26	78574
CORE_MISSES_27	77588
CORE_MISSES_28	75566
CORE_MISSES_29	77087
CORE_MISSES_30	61047
CORE_MISSES_31	60586
CORE_MISSES_32	60187
CORE_MISSES_33	61328
CORE_MISSES_34	60471
CORE_MISSES_35	62632
CORE_MISSES_36	59781
CORE_MISSES_37	61679
CORE_MISSES_38	60786
CORE_MISSES_39	62554
CORE_MISSES_40	60028
CORE_MISSES_41	63474
CORE_MISSES_42	61889
CORE_MISSES_43	61800
CORE_MISSES_44	60745
CORE_MISSES_45	60998
CORE_MISSES_46	60093
CORE_MISSES_47	64124
CORE_MISSES_48	59594
CORE_MISSES_49	61350
CORE_MISSES_50	61168
CORE_MISSES_51	61278
CORE_MISSES_52	58240
CORE_MISSES_53	60493
CORE_MISSES_54	60232
CORE_MISSES_55	64103
CORE_MISSES_56	60543
CORE_MISSES_57	61729
CORE_MISSES_58	59404
CORE_MISSES_59	60373
L2_MISSES = 4617794
L2_total_cache_accesses = 7010308
L2_total_cache_misses = 4617794
L2_total_cache_miss_rate = 0.6587
L2_total_cache_pending_hits = 80804
L2_total_cache_reservation_fails = 2578436
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 739123
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 24461
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 4188976
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 2290449
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 4264
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 531
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1112
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 8122
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 1524805
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 49366
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 364468
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 221503
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 37680
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 5985
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 62847
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 32817
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 5838
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 461
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 391
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 25545
L2_cache_data_port_util = 0.243
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=24571144
icnt_total_pkts_simt_to_mem=10668530
statistics from finished app 2
-------------------------------------------------
gpu_ipc_1 =       4.8221
gpu_ipc_2 =     123.8256
gpu_tot_sim_cycle_stream_1 = 6131112
gpu_tot_sim_cycle_stream_2 = 6128501
gpu_sim_insn_1 = 29565056
gpu_sim_insn_2 = 758865216
gpu_sim_cycle = 6131113
gpu_sim_insn = 788430272
gpu_ipc =     128.5950
gpu_tot_sim_cycle = 6131113
gpu_tot_sim_insn = 788430272
gpu_tot_ipc =     128.5950
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 24038611
gpu_stall_icnt2sh    = 7913961
gpu_total_sim_rate=115537

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 12997687
	L1I_total_cache_misses = 44213
	L1I_total_cache_miss_rate = 0.0034
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 136, Miss = 136, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 549
	L1D_cache_core[1]: Access = 136, Miss = 136, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 747
	L1D_cache_core[2]: Access = 134, Miss = 134, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 687
	L1D_cache_core[3]: Access = 144, Miss = 144, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 394
	L1D_cache_core[4]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 638
	L1D_cache_core[5]: Access = 138, Miss = 138, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 678
	L1D_cache_core[6]: Access = 136, Miss = 136, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 719
	L1D_cache_core[7]: Access = 142, Miss = 142, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 787
	L1D_cache_core[8]: Access = 136, Miss = 136, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 730
	L1D_cache_core[9]: Access = 142, Miss = 142, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 799
	L1D_cache_core[10]: Access = 140, Miss = 140, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 887
	L1D_cache_core[11]: Access = 140, Miss = 140, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 732
	L1D_cache_core[12]: Access = 136, Miss = 136, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 762
	L1D_cache_core[13]: Access = 140, Miss = 140, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 855
	L1D_cache_core[14]: Access = 140, Miss = 140, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 882
	L1D_cache_core[15]: Access = 144, Miss = 144, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 711
	L1D_cache_core[16]: Access = 138, Miss = 138, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 912
	L1D_cache_core[17]: Access = 140, Miss = 140, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 798
	L1D_cache_core[18]: Access = 142, Miss = 142, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 818
	L1D_cache_core[19]: Access = 142, Miss = 142, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1000
	L1D_cache_core[20]: Access = 9305, Miss = 9305, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 30857
	L1D_cache_core[21]: Access = 12534, Miss = 12534, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 8732
	L1D_cache_core[22]: Access = 9757, Miss = 9757, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 25865
	L1D_cache_core[23]: Access = 11934, Miss = 11934, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 18182
	L1D_cache_core[24]: Access = 10222, Miss = 10222, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 22750
	L1D_cache_core[25]: Access = 24604, Miss = 24604, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 51877
	L1D_cache_core[26]: Access = 25815, Miss = 25815, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 40357
	L1D_cache_core[27]: Access = 25354, Miss = 25354, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 42381
	L1D_cache_core[28]: Access = 24624, Miss = 24624, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 56320
	L1D_cache_core[29]: Access = 25436, Miss = 25436, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 43220
	L1D_cache_core[30]: Access = 52367, Miss = 52367, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 107066
	L1D_cache_core[31]: Access = 53118, Miss = 53118, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 113760
	L1D_cache_core[32]: Access = 53522, Miss = 53522, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 98877
	L1D_cache_core[33]: Access = 53907, Miss = 53907, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 94043
	L1D_cache_core[34]: Access = 52156, Miss = 52156, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 113004
	L1D_cache_core[35]: Access = 55313, Miss = 55313, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 82267
	L1D_cache_core[36]: Access = 49681, Miss = 49681, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 138803
	L1D_cache_core[37]: Access = 54641, Miss = 54641, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 88056
	L1D_cache_core[38]: Access = 52242, Miss = 52242, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 96943
	L1D_cache_core[39]: Access = 56092, Miss = 56092, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 80208
	L1D_cache_core[40]: Access = 51039, Miss = 51039, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 118550
	L1D_cache_core[41]: Access = 55703, Miss = 55703, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 94792
	L1D_cache_core[42]: Access = 53645, Miss = 53645, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 85864
	L1D_cache_core[43]: Access = 52474, Miss = 52474, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 129475
	L1D_cache_core[44]: Access = 51609, Miss = 51609, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 92318
	L1D_cache_core[45]: Access = 54704, Miss = 54704, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 84608
	L1D_cache_core[46]: Access = 51346, Miss = 51346, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 111376
	L1D_cache_core[47]: Access = 57278, Miss = 57278, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 60376
	L1D_cache_core[48]: Access = 49399, Miss = 49399, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 124693
	L1D_cache_core[49]: Access = 55307, Miss = 55307, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 79636
	L1D_cache_core[50]: Access = 52261, Miss = 52261, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 124863
	L1D_cache_core[51]: Access = 53792, Miss = 53792, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 90746
	L1D_cache_core[52]: Access = 49658, Miss = 49658, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 125680
	L1D_cache_core[53]: Access = 53523, Miss = 53523, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 98835
	L1D_cache_core[54]: Access = 51532, Miss = 51532, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 106146
	L1D_cache_core[55]: Access = 57516, Miss = 57516, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 59468
	L1D_cache_core[56]: Access = 53420, Miss = 53420, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 97629
	L1D_cache_core[57]: Access = 55232, Miss = 55232, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 97009
	L1D_cache_core[58]: Access = 51597, Miss = 51597, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 109886
	L1D_cache_core[59]: Access = 49374, Miss = 49374, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 116173
	L1D_total_cache_accesses = 1775807
	L1D_total_cache_misses = 1775807
	L1D_total_cache_miss_rate = 1.0000
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 3376776
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.005
L1C_cache:
	L1C_total_cache_accesses = 1115536
	L1C_total_cache_misses = 9005
	L1C_total_cache_miss_rate = 0.0081
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 88929
L1T_cache:
	L1T_total_cache_accesses = 5397750
	L1T_total_cache_misses = 2021255
	L1T_total_cache_miss_rate = 0.3745
	L1T_total_cache_pending_hits = 3376495
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1664857
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 3175822
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 1106531
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 9005
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 88929
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 3376495
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 2021255
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 110950
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 200954
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 12953474
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 44213
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
1893, 1262, 1893, 1262, 1893, 1262, 1893, 1262, 1623, 1262, 1618, 1262, 1262, 1262, 1262, 1234, 1262, 1044, 1262, 992, 1262, 759, 1262, 702, 1262, 663, 1262, 641, 1262, 631, 1262, 631, 
shader 0 total_cycles, active_cycles, idle cycles = 6131113, 19782, 6111331 
shader 1 total_cycles, active_cycles, idle cycles = 6131113, 19896, 6111217 
shader 2 total_cycles, active_cycles, idle cycles = 6131113, 19531, 6111581 
shader 3 total_cycles, active_cycles, idle cycles = 6131113, 20851, 6110261 
shader 4 total_cycles, active_cycles, idle cycles = 6131113, 18921, 6112191 
shader 5 total_cycles, active_cycles, idle cycles = 6131113, 20588, 6110524 
shader 6 total_cycles, active_cycles, idle cycles = 6131113, 19946, 6111166 
shader 7 total_cycles, active_cycles, idle cycles = 6131113, 20627, 6110486 
shader 8 total_cycles, active_cycles, idle cycles = 6131113, 19887, 6111225 
shader 9 total_cycles, active_cycles, idle cycles = 6131113, 21038, 6110074 
shader 10 total_cycles, active_cycles, idle cycles = 6131113, 20372, 6110741 
shader 11 total_cycles, active_cycles, idle cycles = 6131113, 20528, 6110585 
shader 12 total_cycles, active_cycles, idle cycles = 6131113, 19816, 6111296 
shader 13 total_cycles, active_cycles, idle cycles = 6131113, 21052, 6110061 
shader 14 total_cycles, active_cycles, idle cycles = 6131113, 21257, 6109856 
shader 15 total_cycles, active_cycles, idle cycles = 6131113, 21392, 6109720 
shader 16 total_cycles, active_cycles, idle cycles = 6131113, 20271, 6110842 
shader 17 total_cycles, active_cycles, idle cycles = 6131113, 20547, 6110565 
shader 18 total_cycles, active_cycles, idle cycles = 6131113, 20729, 6110383 
shader 19 total_cycles, active_cycles, idle cycles = 6131113, 21108, 6110005 
shader 20 total_cycles, active_cycles, idle cycles = 6131113, 77254, 6053859 
shader 21 total_cycles, active_cycles, idle cycles = 6131113, 99001, 6032112 
shader 22 total_cycles, active_cycles, idle cycles = 6131113, 80525, 6050587 
shader 23 total_cycles, active_cycles, idle cycles = 6131113, 96038, 6035074 
shader 24 total_cycles, active_cycles, idle cycles = 6131113, 83370, 6047743 
shader 25 total_cycles, active_cycles, idle cycles = 6131113, 175405, 5955708 
shader 26 total_cycles, active_cycles, idle cycles = 6131113, 182801, 5948312 
shader 27 total_cycles, active_cycles, idle cycles = 6131113, 180514, 5950598 
shader 28 total_cycles, active_cycles, idle cycles = 6131113, 175150, 5955963 
shader 29 total_cycles, active_cycles, idle cycles = 6131113, 181082, 5950031 
shader 30 total_cycles, active_cycles, idle cycles = 6131113, 351640, 5779473 
shader 31 total_cycles, active_cycles, idle cycles = 6131113, 357166, 5773947 
shader 32 total_cycles, active_cycles, idle cycles = 6131113, 360674, 5770439 
shader 33 total_cycles, active_cycles, idle cycles = 6131113, 363134, 5767979 
shader 34 total_cycles, active_cycles, idle cycles = 6131113, 350052, 5781060 
shader 35 total_cycles, active_cycles, idle cycles = 6131113, 372395, 5758718 
shader 36 total_cycles, active_cycles, idle cycles = 6131113, 332790, 5798322 
shader 37 total_cycles, active_cycles, idle cycles = 6131113, 367575, 5763538 
shader 38 total_cycles, active_cycles, idle cycles = 6131113, 351333, 5779780 
shader 39 total_cycles, active_cycles, idle cycles = 6131113, 377325, 5753788 
shader 40 total_cycles, active_cycles, idle cycles = 6131113, 342842, 5788270 
shader 41 total_cycles, active_cycles, idle cycles = 6131113, 374292, 5756820 
shader 42 total_cycles, active_cycles, idle cycles = 6131113, 360554, 5770559 
shader 43 total_cycles, active_cycles, idle cycles = 6131113, 352136, 5778977 
shader 44 total_cycles, active_cycles, idle cycles = 6131113, 346851, 5784261 
shader 45 total_cycles, active_cycles, idle cycles = 6131113, 367697, 5763416 
shader 46 total_cycles, active_cycles, idle cycles = 6131113, 344574, 5786539 
shader 47 total_cycles, active_cycles, idle cycles = 6131113, 385112, 5746001 
shader 48 total_cycles, active_cycles, idle cycles = 6131113, 330952, 5800160 
shader 49 total_cycles, active_cycles, idle cycles = 6131113, 372436, 5758676 
shader 50 total_cycles, active_cycles, idle cycles = 6131113, 350952, 5780161 
shader 51 total_cycles, active_cycles, idle cycles = 6131113, 361523, 5769590 
shader 52 total_cycles, active_cycles, idle cycles = 6131113, 333797, 5797315 
shader 53 total_cycles, active_cycles, idle cycles = 6131113, 358852, 5772260 
shader 54 total_cycles, active_cycles, idle cycles = 6131113, 346816, 5784296 
shader 55 total_cycles, active_cycles, idle cycles = 6131113, 386915, 5744198 
shader 56 total_cycles, active_cycles, idle cycles = 6131113, 358875, 5772238 
shader 57 total_cycles, active_cycles, idle cycles = 6131113, 370983, 5760130 
shader 58 total_cycles, active_cycles, idle cycles = 6131113, 346975, 5784137 
shader 59 total_cycles, active_cycles, idle cycles = 6131113, 331547, 5799566 
warps_exctd_sm 0 = 1888 
warps_exctd_sm 1 = 1920 
warps_exctd_sm 2 = 1888 
warps_exctd_sm 3 = 2016 
warps_exctd_sm 4 = 1792 
warps_exctd_sm 5 = 1920 
warps_exctd_sm 6 = 1888 
warps_exctd_sm 7 = 2016 
warps_exctd_sm 8 = 1920 
warps_exctd_sm 9 = 2048 
warps_exctd_sm 10 = 1952 
warps_exctd_sm 11 = 1984 
warps_exctd_sm 12 = 1920 
warps_exctd_sm 13 = 1984 
warps_exctd_sm 14 = 2016 
warps_exctd_sm 15 = 2048 
warps_exctd_sm 16 = 1920 
warps_exctd_sm 17 = 1984 
warps_exctd_sm 18 = 2016 
warps_exctd_sm 19 = 2016 
warps_exctd_sm 20 = 10592 
warps_exctd_sm 21 = 12992 
warps_exctd_sm 22 = 11168 
warps_exctd_sm 23 = 12384 
warps_exctd_sm 24 = 11520 
warps_exctd_sm 25 = 23680 
warps_exctd_sm 26 = 24288 
warps_exctd_sm 27 = 24512 
warps_exctd_sm 28 = 23872 
warps_exctd_sm 29 = 24576 
warps_exctd_sm 30 = 48224 
warps_exctd_sm 31 = 48800 
warps_exctd_sm 32 = 49408 
warps_exctd_sm 33 = 49792 
warps_exctd_sm 34 = 48064 
warps_exctd_sm 35 = 50656 
warps_exctd_sm 36 = 46048 
warps_exctd_sm 37 = 50592 
warps_exctd_sm 38 = 48672 
warps_exctd_sm 39 = 50976 
warps_exctd_sm 40 = 47072 
warps_exctd_sm 41 = 50752 
warps_exctd_sm 42 = 48736 
warps_exctd_sm 43 = 47776 
warps_exctd_sm 44 = 47008 
warps_exctd_sm 45 = 49792 
warps_exctd_sm 46 = 47520 
warps_exctd_sm 47 = 51520 
warps_exctd_sm 48 = 45792 
warps_exctd_sm 49 = 50784 
warps_exctd_sm 50 = 48288 
warps_exctd_sm 51 = 48352 
warps_exctd_sm 52 = 46208 
warps_exctd_sm 53 = 48672 
warps_exctd_sm 54 = 47712 
warps_exctd_sm 55 = 51616 
warps_exctd_sm 56 = 48960 
warps_exctd_sm 57 = 49632 
warps_exctd_sm 58 = 47328 
warps_exctd_sm 59 = 44992 
gpgpu_n_tot_thrd_icount = 796671360
gpgpu_n_tot_w_icount = 24895980
gpgpu_n_stall_shd_mem = 200836464
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 5116985
gpgpu_n_mem_write_global = 110950
gpgpu_n_mem_texture = 2021255
gpgpu_n_mem_const = 5969
gpgpu_n_load_insn  = 56685216
gpgpu_n_store_insn = 1626400
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 25767200
gpgpu_n_const_mem_insn = 27393600
gpgpu_n_param_mem_insn = 8303552
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 88929
gpgpu_stall_shd_mem[c_mem][bk_conf] = 88929
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 165366316
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:272521651	W0_Idle:94634813	W0_Scoreboard:343680983	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:24896113
Warp Occupancy Distribution:
Stall:243433704	W0_Idle:83400465	W0_Scoreboard:37554039	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:3478572
Warp Occupancy Distribution:
Stall:29087947	W0_Idle:11234348	W0_Scoreboard:306126944	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:21417541
warp_utilization0: 0.033838
warp_utilization1: 0.009456
warp_utilization2: 0.058221
traffic_breakdown_coretomem[CONST_ACC_R] = 47752 {8:5969,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 13318856 {8:1664857,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 10298000 {40:39175,72:16100,136:55675,}
traffic_breakdown_coretomem[GLOBAL_ATOMIC] = 138747680 {40:3442323,72:4355,136:5450,}
traffic_breakdown_coretomem[INST_ACC_R] = 55680 {8:6960,}
traffic_breakdown_coretomem[TEXTURE_ACC_R] = 16170040 {8:2021255,}
traffic_breakdown_memtocore[CONST_ACC_R] = 429768 {72:5969,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 226420280 {136:1664855,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 887600 {8:110950,}
traffic_breakdown_memtocore[GLOBAL_ATOMIC] = 138724840 {40:3441752,72:4355,136:5450,}
traffic_breakdown_memtocore[INST_ACC_R] = 946560 {136:6960,}
traffic_breakdown_memtocore[TEXTURE_ACC_R] = 274890680 {136:2021255,}
maxmrqlatency = 1020 
maxdqlatency = 0 
maxmflatency = 10390 
averagemflatency = 851 
averagemflatency_1 = 870 
averagemflatency_2= 831 
averagemrqlatency_1 = 66 
averagemrqlatency_2 = 72 
max_icnt2mem_latency = 9574 
max_icnt2sh_latency = 6131112 
mrq_lat_table:2262930 	81289 	147601 	279436 	660978 	1127218 	1480794 	1176850 	322677 	10110 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	56612 	65070 	86405 	374091 	1293763 	3155848 	2052101 	167193 	3457 	45 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	563315 	328708 	705886 	551363 	815680 	1577582 	1882968 	778380 	56251 	1776 	25 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	4082343 	2722164 	325380 	13587 	161 	0 	0 	0 	0 	0 	0 	0 	180 	768 	3490 	4438 	8876 	15490 	35171 	42537 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1 	70 	11939 	251 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        32        32        32        32        32        32        32        32        32        32        11        13        16        17        15        14 
dram[1]:        24        32        32        32        32        32        32        30        32        24        15        13        17        18        11        14 
dram[2]:        32        24        32        32        32        32        32        30        32        19        18        13        15        18        15        18 
dram[3]:        32        20        28        30        32        30        32        28        30        22        12        15        14        15        13        11 
dram[4]:        32        32        32        32        32        32        32        28        28        28        17        11        11        15        12        12 
dram[5]:        32        24        32        32        32        32        32        26        28        22        15        18        15        14        21        14 
maximum service time to same row:
dram[0]:      1247      1423      1295      1326      1601      1581      1270      1489      1602      1458      2180      2291      2175      2301      2487      2177 
dram[1]:      1071      1363      1481      1400      1448      1292      1409      1229      1341      1457      2449      2343      2589      2115      2439      2044 
dram[2]:      1409      1004      1362      1694      1156      1503      1330      1414      1651      1457      2269      2594      2391      2454      2235      2451 
dram[3]:      1576      1457      1232      1251      1381      1192      1369      1237      1374      1280      2372      2604      2338      2306      2371      2412 
dram[4]:      1327      1419      1477      1294      1349      1163      1303      1303      1156      1505      2269      2122      2269      2216      2276      2213 
dram[5]:      1348      1450      1194      1334      1433      1314      1431      1265      1353      1310      2029      2287      2082      2281      2285      2282 
average row accesses per activate:
dram[0]:  1.171167  1.157837  1.155614  1.158895  1.164823  1.159308  1.174821  1.170544  1.159545  1.151770  1.162699  1.167968  1.178341  1.172630  1.180312  1.175679 
dram[1]:  1.152838  1.153204  1.158698  1.155070  1.160469  1.161134  1.168708  1.171464  1.153125  1.155833  1.163377  1.164999  1.171446  1.172439  1.170865  1.179267 
dram[2]:  1.151838  1.162571  1.151663  1.163113  1.159829  1.192713  1.162690  1.183195  1.146643  1.153930  1.155335  1.163365  1.175088  1.186388  1.168770  1.188926 
dram[3]:  1.149520  1.153681  1.156880  1.158884  1.156811  1.166949  1.164990  1.176820  1.145076  1.152440  1.163803  1.163863  1.169933  1.170752  1.176856  1.182952 
dram[4]:  1.160965  1.157446  1.158940  1.157246  1.162044  1.162950  1.177065  1.170142  1.147955  1.150033  1.189165  1.164174  1.169610  1.172209  1.180689  1.185706 
dram[5]:  1.154447  1.159064  1.158527  1.157602  1.155070  1.162325  1.163476  1.173677  1.152916  1.154045  1.158583  1.159694  1.173033  1.171958  1.172086  1.189399 
average row locality = 7549883/6479803 = 1.165141
average row locality_1 = 5603174/4909103 = 1.141384
average row locality_2 = 1946709/1570700 = 1.239389
average row locality_3 = 0/0 = -nan
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:     53644     50172     49138     48126     51483     48813     51139     49330     51197     47789     49595     48809     51514     49352     52240     50617 
dram[1]:     50230     48002     49047     47444     49061     48445     49342     49037     49413     48567     47864     47658     49439     48877     50109     50344 
dram[2]:     50611     52565     47858     50538     50029     55216     48879     52088     48867     49821     48145     50100     50666     52987     49323     53088 
dram[3]:     47801     49463     48998     48730     48147     50518     48642     50708     47709     48366     48967     48150     49165     48858     50890     51112 
dram[4]:     51866     50020     50621     48473     50762     50427     51789     48960     49377     48276     53969     48854     50326     49354     52530     51959 
dram[5]:     49566     49249     49303     48764     48756     49538     48762     49965     49316     48310     48450     47155     50151     48465     49834     52039 
total reads: 4778028
bank skew: 55216/47155 = 1.17
chip skew: 810781/782879 = 1.04
number of total write accesses:
dram[0]:     30413     27219     26334     25387     29492     27197     30914     29266     32005     28679     30744     30031     31673     29433     30673     29030 
dram[1]:     27145     25111     26274     24786     27270     26822     29194     28949     30278     29439     29067     28823     29568     29021     28682     28776 
dram[2]:     27350     29273     25192     27579     28228     33208     28847     31882     29749     30661     29356     31297     30828     33020     27900     31403 
dram[3]:     24960     26455     26286     25872     26468     28824     28499     30482     28585     29239     30162     29284     29341     28907     29341     29505 
dram[4]:     28770     26973     27604     25707     28926     28688     31559     28879     30174     29205     35172     29993     30466     29499     30902     30297 
dram[5]:     26692     26165     26533     26031     26990     27884     28606     29872     30083     29183     29665     28298     30244     28544     28241     30428 
total reads: 2771951
bank skew: 35172/24786 = 1.42
chip skew: 475773/449205 = 1.06
average mf latency per bank:
dram[0]:        946       892       909       853       818       770       757       712       737       696       799       752       877       833       954       900
dram[1]:        834       867       800       829       732       742       662       681       646       662       702       706       769       783       836       856
dram[2]:        916      1122       885      1055       803      1296       731       904       706       863       772       922       855      1039       933      1109
dram[3]:        867       846       813       819       741       757       667       669       646       650       690       704       778       786       853       860
dram[4]:       1015       928       955       883       875       800       807       727       780       702       867       763       924       855       994       928
dram[5]:        839       858       805       822       724       758       666       689       649       672       701       716       773       793       846       864
maximum mf latency per bank:
dram[0]:       6828      7390      8333      8687      9657      7104      9111      7325      8176      7270      9704      6918      6968      9588      7463      7336
dram[1]:       8119      8128      9964      8577      6931      7684      7041      6978      7672      7854      6870      7643      9590      8143      8657      7401
dram[2]:       9026      9295      9822      8402      8259      7978     10057      7705      7023      7973      8006      8313      6147      7989      6687      6902
dram[3]:       8510      7093      9237      7380      8890      8869      6476      6832      9572      7980      7266      8139      6781      5709      6859      6970
dram[4]:       7601      6808      8275      9716      9430      8120      6504      7246      9143      7664      7111      8463      8075      7473      8658      8139
dram[5]:       7154      7930      8894     10390      9480      7413      8553      7037      7574      6787      8399      9796      8874      8582      5832      6743
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=8093068 n_nop=3376119 n_act=1089929 n_pre=1089914 n_req=814996 n_req_1=451834 n_req_2=363162 n_req_3=0 n_rd=1605880 n_write=931226 bw_util=0.4014 bw_util_1=0.2233 bw_util_2=0.1781 bw_util_3=0 blp=10.465551 blp_1= 3.714870 blp_2= 2.953865 blp_3= -nan
 n_activity=8078900 dram_eff=0.4021 dram_eff_1=0.2237 dram_eff_2=0.1784 dram_eff_3=0
bk0: 107288a 2982829i bk1: 100344a 3227552i bk2: 98276a 3250231i bk3: 96246a 3297140i bk4: 102964a 2691161i bk5: 97626a 2926091i bk6: 102276a 2423840i bk7: 98658a 2535788i bk8: 102394a 2878398i bk9: 95572a 3151360i bk10: 99190a 2817493i bk11: 97616a 2802385i bk12: 103024a 2481556i bk13: 98698a 2675128i bk14: 104476a 2388260i bk15: 101232a 2514003i 
bw_dist = 0.223	0.178	0.000	0.597	0.002
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=14.6531
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=8093068 n_nop=3516602 n_act=1059047 n_pre=1059037 n_req=794722 n_req_1=432560 n_req_2=362162 n_req_3=0 n_rd=1565730 n_write=892652 bw_util=0.3914 bw_util_1=0.2138 bw_util_2=0.1776 bw_util_3=0 blp=10.014164 blp_1= 3.604976 blp_2= 2.921064 blp_3= -nan
 n_activity=8047785 dram_eff=0.3936 dram_eff_1=0.215 dram_eff_2=0.1786 dram_eff_3=0
bk0: 100460a 3427829i bk1: 96004a 3582880i bk2: 98092a 3366884i bk3: 94888a 3472844i bk4: 98122a 3108939i bk5: 96890a 3092147i bk6: 98682a 2763500i bk7: 98070a 2708406i bk8: 98824a 3172389i bk9: 97132a 3152036i bk10: 95720a 3130501i bk11: 95314a 3069587i bk12: 98878a 2851860i bk13: 97754a 2848602i bk14: 100216a 2768905i bk15: 100684a 2676969i 
bw_dist = 0.214	0.178	0.000	0.603	0.006
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=13.3713
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=8093068 n_nop=3320943 n_act=1102422 n_pre=1102407 n_req=822874 n_req_1=459102 n_req_2=363772 n_req_3=0 n_rd=1621527 n_write=945769 bw_util=0.4053 bw_util_1=0.2269 bw_util_2=0.1784 bw_util_3=0 blp=10.651729 blp_1= 3.752994 blp_2= 2.973399 blp_3= -nan
 n_activity=8085578 dram_eff=0.4056 dram_eff_1=0.2271 dram_eff_2=0.1785 dram_eff_3=0
bk0: 101222a 3279326i bk1: 105129a 2935197i bk2: 95716a 3363807i bk3: 101076a 2970089i bk4: 100056a 2824017i bk5: 110428a 2095068i bk6: 97746a 2620138i bk7: 104172a 2145892i bk8: 97732a 3121214i bk9: 99642a 2888682i bk10: 96288a 2969693i bk11: 100198a 2617730i bk12: 101326a 2562490i bk13: 105974a 2166958i bk14: 98646a 2705280i bk15: 106176a 2149286i 
bw_dist = 0.227	0.178	0.000	0.594	0.001
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=15.196
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=8093068 n_nop=3492864 n_act=1064570 n_pre=1064560 n_req=798039 n_req_1=435604 n_req_2=362435 n_req_3=0 n_rd=1572421 n_write=898653 bw_util=0.393 bw_util_1=0.2153 bw_util_2=0.1777 bw_util_3=0 blp=10.099022 blp_1= 3.627356 blp_2= 2.926257 blp_3= -nan
 n_activity=8054208 dram_eff=0.3949 dram_eff_1=0.2163 dram_eff_2=0.1786 dram_eff_3=0
bk0: 95599a 3697766i bk1: 98926a 3408896i bk2: 97996a 3354382i bk3: 97460a 3308708i bk4: 96290a 3182166i bk5: 101036a 2792389i bk6: 97284a 2814354i bk7: 101415a 2483100i bk8: 95414a 3350061i bk9: 96728a 3156309i bk10: 97932a 2969878i bk11: 96299a 2988575i bk12: 98330a 2863532i bk13: 97708a 2828787i bk14: 101780a 2650699i bk15: 102224a 2563257i 
bw_dist = 0.215	0.178	0.000	0.602	0.005
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=13.5994
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=8093068 n_nop=3343661 n_act=1097230 n_pre=1097220 n_req=819674 n_req_1=456130 n_req_2=363544 n_req_3=0 n_rd=1615096 n_write=939861 bw_util=0.4037 bw_util_1=0.2254 bw_util_2=0.1783 bw_util_3=0 blp=10.576158 blp_1= 3.743534 blp_2= 2.962892 blp_3= -nan
 n_activity=8082969 dram_eff=0.4042 dram_eff_1=0.2257 dram_eff_2=0.1785 dram_eff_3=0
bk0: 103730a 3143488i bk1: 100037a 3227257i bk2: 101242a 3083796i bk3: 96940a 3235013i bk4: 101522a 2745352i bk5: 100850a 2671635i bk6: 103576a 2293727i bk7: 97920a 2565006i bk8: 98754a 3093984i bk9: 96550a 3085628i bk10: 107938a 2259318i bk11: 97706a 2784092i bk12: 100651a 2605170i bk13: 98706a 2652627i bk14: 105058a 2320234i bk15: 103916a 2316120i 
bw_dist = 0.225	0.178	0.000	0.595	0.001
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=14.9907
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=8093068 n_nop=3483521 n_act=1066575 n_pre=1066564 n_req=799440 n_req_1=436855 n_req_2=362585 n_req_3=0 n_rd=1575216 n_write=901192 bw_util=0.3937 bw_util_1=0.2159 bw_util_2=0.1778 bw_util_3=0 blp=10.125179 blp_1= 3.634538 blp_2= 2.926650 blp_3= -nan
 n_activity=8058221 dram_eff=0.3954 dram_eff_1=0.2168 dram_eff_2=0.1786 dram_eff_3=0
bk0: 99130a 3476868i bk1: 98492a 3424169i bk2: 98606a 3287394i bk3: 97528a 3267273i bk4: 97512a 3086987i bk5: 99072a 2910003i bk6: 97518a 2799177i bk7: 99930a 2552311i bk8: 98632a 3177382i bk9: 96620a 3165833i bk10: 96898a 3015674i bk11: 94306a 3106381i bk12: 100300a 2751250i bk13: 96928a 2884141i bk14: 99666a 2803816i bk15: 104078a 2434744i 
bw_dist = 0.216	0.178	0.000	0.602	0.004
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=13.6789

========= L2 cache stats =========
L2_cache_bank[0]: Access = 615556, Miss = 409964, Miss_rate = 0.666, Pending_hits = 7748, Reservation_fails = 292535
L2_cache_bank[1]: Access = 591216, Miss = 393023, Miss_rate = 0.665, Pending_hits = 6862, Reservation_fails = 219771
L2_cache_bank[2]: Access = 601957, Miss = 394520, Miss_rate = 0.655, Pending_hits = 6389, Reservation_fails = 205727
L2_cache_bank[3]: Access = 591832, Miss = 388387, Miss_rate = 0.656, Pending_hits = 6124, Reservation_fails = 200465
L2_cache_bank[4]: Access = 594531, Miss = 394395, Miss_rate = 0.663, Pending_hits = 6870, Reservation_fails = 152721
L2_cache_bank[5]: Access = 640730, Miss = 416421, Miss_rate = 0.650, Pending_hits = 8262, Reservation_fails = 341244
L2_cache_bank[6]: Access = 594400, Miss = 390338, Miss_rate = 0.657, Pending_hits = 6126, Reservation_fails = 163108
L2_cache_bank[7]: Access = 608768, Miss = 395921, Miss_rate = 0.650, Pending_hits = 6640, Reservation_fails = 204733
L2_cache_bank[8]: Access = 614742, Miss = 411240, Miss_rate = 0.669, Pending_hits = 8023, Reservation_fails = 298307
L2_cache_bank[9]: Access = 603068, Miss = 396324, Miss_rate = 0.657, Pending_hits = 7223, Reservation_fails = 229665
L2_cache_bank[10]: Access = 598720, Miss = 394145, Miss_rate = 0.658, Pending_hits = 6509, Reservation_fails = 182005
L2_cache_bank[11]: Access = 606302, Miss = 393493, Miss_rate = 0.649, Pending_hits = 6844, Reservation_fails = 216199
Cache L2_bank_000:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 615556, Miss = 409964 (0.666), PendingHit = 7748 (0.0126)
Cache L2_bank_001:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 591216, Miss = 393023 (0.665), PendingHit = 6862 (0.0116)
Cache L2_bank_002:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 601957, Miss = 394520 (0.655), PendingHit = 6389 (0.0106)
Cache L2_bank_003:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 591832, Miss = 388387 (0.656), PendingHit = 6124 (0.0103)
Cache L2_bank_004:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 594531, Miss = 394395 (0.663), PendingHit = 6870 (0.0116)
Cache L2_bank_005:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 640730, Miss = 416421 (0.65), PendingHit = 8262 (0.0129)
Cache L2_bank_006:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 594400, Miss = 390338 (0.657), PendingHit = 6126 (0.0103)
Cache L2_bank_007:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 608768, Miss = 395921 (0.65), PendingHit = 6640 (0.0109)
Cache L2_bank_008:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 614742, Miss = 411240 (0.669), PendingHit = 8023 (0.0131)
Cache L2_bank_009:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 603068, Miss = 396324 (0.657), PendingHit = 7223 (0.012)
Cache L2_bank_010:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 598720, Miss = 394145 (0.658), PendingHit = 6509 (0.0109)
Cache L2_bank_011:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 606302, Miss = 393493 (0.649), PendingHit = 6844 (0.0113)
L2 Cache Total Miss Rate = 0.658
Stream 1: L2 Cache Miss Rate = 0.750
Stream 2: L2 Cache Miss Rate = 0.555
Stream 1: Accesses  = 3846775
Stream 1: Misses  = 2883724
Stream 2: Accesses  = 3415047
Stream 2: Misses  = 1894447
Stream 1+2: Accesses  = 7261822
Stream 1+2: Misses  = 4778171
Total Accesses  = 7261822
MPKI-CORES
CORE_L2MPKI_0	76.705
CORE_L2MPKI_1	78.653
CORE_L2MPKI_2	76.298
CORE_L2MPKI_3	77.429
CORE_L2MPKI_4	77.530
CORE_L2MPKI_5	79.051
CORE_L2MPKI_6	78.182
CORE_L2MPKI_7	78.735
CORE_L2MPKI_8	77.688
CORE_L2MPKI_9	79.344
CORE_L2MPKI_10	77.677
CORE_L2MPKI_11	79.207
CORE_L2MPKI_12	79.090
CORE_L2MPKI_13	80.003
CORE_L2MPKI_14	79.024
CORE_L2MPKI_15	80.287
CORE_L2MPKI_16	77.301
CORE_L2MPKI_17	78.626
CORE_L2MPKI_18	76.531
CORE_L2MPKI_19	79.286
CORE_L2MPKI_20	17.629
CORE_L2MPKI_21	14.483
CORE_L2MPKI_22	16.594
CORE_L2MPKI_23	15.935
CORE_L2MPKI_24	16.362
CORE_L2MPKI_25	7.335
CORE_L2MPKI_26	6.955
CORE_L2MPKI_27	6.983
CORE_L2MPKI_28	6.976
CORE_L2MPKI_29	6.915
CORE_L2MPKI_30	2.831
CORE_L2MPKI_31	2.772
CORE_L2MPKI_32	2.714
CORE_L2MPKI_33	2.772
CORE_L2MPKI_34	2.824
CORE_L2MPKI_35	2.749
CORE_L2MPKI_36	2.939
CORE_L2MPKI_37	2.748
CORE_L2MPKI_38	2.818
CORE_L2MPKI_39	2.707
CORE_L2MPKI_40	2.846
CORE_L2MPKI_41	2.768
CORE_L2MPKI_42	2.795
CORE_L2MPKI_43	2.868
CORE_L2MPKI_44	2.861
CORE_L2MPKI_45	2.717
CORE_L2MPKI_46	2.843
CORE_L2MPKI_47	2.720
CORE_L2MPKI_48	2.937
CORE_L2MPKI_49	2.697
CORE_L2MPKI_50	2.834
CORE_L2MPKI_51	2.772
CORE_L2MPKI_52	2.837
CORE_L2MPKI_53	2.756
CORE_L2MPKI_54	2.827
CORE_L2MPKI_55	2.708
CORE_L2MPKI_56	2.742
CORE_L2MPKI_57	2.722
CORE_L2MPKI_58	2.796
CORE_L2MPKI_59	2.978
Avg_MPKI_Stream1= 56.094
Avg_MPKI_Stream2= 2.797
MISSES-CORES
CORE_MISSES_0	96783
CORE_MISSES_1	99815
CORE_MISSES_2	95051
CORE_MISSES_3	102984
CORE_MISSES_4	93577
CORE_MISSES_5	103821
CORE_MISSES_6	99472
CORE_MISSES_7	103587
CORE_MISSES_8	98546
CORE_MISSES_9	106476
CORE_MISSES_10	100936
CORE_MISSES_11	103707
CORE_MISSES_12	99967
CORE_MISSES_13	107434
CORE_MISSES_14	107151
CORE_MISSES_15	109558
CORE_MISSES_16	99954
CORE_MISSES_17	103049
CORE_MISSES_18	101190
CORE_MISSES_19	106751
CORE_MISSES_20	86312
CORE_MISSES_21	90891
CORE_MISSES_22	84667
CORE_MISSES_23	97036
CORE_MISSES_24	86433
CORE_MISSES_25	81494
CORE_MISSES_26	80547
CORE_MISSES_27	79842
CORE_MISSES_28	77384
CORE_MISSES_29	79309
CORE_MISSES_30	63018
CORE_MISSES_31	62684
CORE_MISSES_32	61974
CORE_MISSES_33	63723
CORE_MISSES_34	62582
CORE_MISSES_35	64830
CORE_MISSES_36	61919
CORE_MISSES_37	63946
CORE_MISSES_38	62674
CORE_MISSES_39	64691
CORE_MISSES_40	61772
CORE_MISSES_41	65597
CORE_MISSES_42	63820
CORE_MISSES_43	63958
CORE_MISSES_44	62843
CORE_MISSES_45	63267
CORE_MISSES_46	62027
CORE_MISSES_47	66331
CORE_MISSES_48	61538
CORE_MISSES_49	63602
CORE_MISSES_50	62969
CORE_MISSES_51	63474
CORE_MISSES_52	59946
CORE_MISSES_53	62620
CORE_MISSES_54	62078
CORE_MISSES_55	66358
CORE_MISSES_56	62304
CORE_MISSES_57	63942
CORE_MISSES_58	61437
CORE_MISSES_59	62523
L2_MISSES = 4778171
L2_total_cache_accesses = 7261822
L2_total_cache_misses = 4778171
L2_total_cache_miss_rate = 0.6580
L2_total_cache_pending_hits = 83620
L2_total_cache_reservation_fails = 2706480
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 758345
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 24845
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 4333498
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 2403108
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 4292
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 540
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1137
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 8207
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 1592089
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 51541
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 377625
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 233862
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 39233
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 6213
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 65504
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 34854
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 6072
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 481
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 407
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 26449
L2_cache_data_port_util = 0.244
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=25518026
icnt_total_pkts_simt_to_mem=11029027
statistics from finished app 2
-------------------------------------------------
gpu_ipc_1 =       4.8221
gpu_ipc_2 =     123.8256
gpu_tot_sim_cycle_stream_1 = 6131112
gpu_tot_sim_cycle_stream_2 = 6128501
gpu_sim_insn_1 = 29565056
gpu_sim_insn_2 = 758865216
gpu_sim_cycle = 6131113
gpu_sim_insn = 788430272
gpu_ipc =     128.5950
gpu_tot_sim_cycle = 6131113
gpu_tot_sim_insn = 788430272
gpu_tot_ipc =     128.5950
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 24038611
gpu_stall_icnt2sh    = 7913961
gpu_total_sim_rate=115537

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 12997687
	L1I_total_cache_misses = 44213
	L1I_total_cache_miss_rate = 0.0034
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 136, Miss = 136, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 549
	L1D_cache_core[1]: Access = 136, Miss = 136, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 747
	L1D_cache_core[2]: Access = 134, Miss = 134, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 687
	L1D_cache_core[3]: Access = 144, Miss = 144, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 394
	L1D_cache_core[4]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 638
	L1D_cache_core[5]: Access = 138, Miss = 138, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 678
	L1D_cache_core[6]: Access = 136, Miss = 136, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 719
	L1D_cache_core[7]: Access = 142, Miss = 142, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 787
	L1D_cache_core[8]: Access = 136, Miss = 136, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 730
	L1D_cache_core[9]: Access = 142, Miss = 142, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 799
	L1D_cache_core[10]: Access = 140, Miss = 140, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 887
	L1D_cache_core[11]: Access = 140, Miss = 140, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 732
	L1D_cache_core[12]: Access = 136, Miss = 136, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 762
	L1D_cache_core[13]: Access = 140, Miss = 140, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 855
	L1D_cache_core[14]: Access = 140, Miss = 140, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 882
	L1D_cache_core[15]: Access = 144, Miss = 144, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 711
	L1D_cache_core[16]: Access = 138, Miss = 138, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 912
	L1D_cache_core[17]: Access = 140, Miss = 140, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 798
	L1D_cache_core[18]: Access = 142, Miss = 142, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 818
	L1D_cache_core[19]: Access = 142, Miss = 142, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1000
	L1D_cache_core[20]: Access = 9305, Miss = 9305, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 30857
	L1D_cache_core[21]: Access = 12534, Miss = 12534, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 8732
	L1D_cache_core[22]: Access = 9757, Miss = 9757, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 25865
	L1D_cache_core[23]: Access = 11934, Miss = 11934, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 18182
	L1D_cache_core[24]: Access = 10222, Miss = 10222, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 22750
	L1D_cache_core[25]: Access = 24604, Miss = 24604, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 51877
	L1D_cache_core[26]: Access = 25815, Miss = 25815, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 40357
	L1D_cache_core[27]: Access = 25354, Miss = 25354, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 42381
	L1D_cache_core[28]: Access = 24624, Miss = 24624, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 56320
	L1D_cache_core[29]: Access = 25436, Miss = 25436, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 43220
	L1D_cache_core[30]: Access = 52367, Miss = 52367, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 107066
	L1D_cache_core[31]: Access = 53118, Miss = 53118, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 113760
	L1D_cache_core[32]: Access = 53522, Miss = 53522, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 98877
	L1D_cache_core[33]: Access = 53907, Miss = 53907, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 94043
	L1D_cache_core[34]: Access = 52156, Miss = 52156, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 113004
	L1D_cache_core[35]: Access = 55313, Miss = 55313, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 82267
	L1D_cache_core[36]: Access = 49681, Miss = 49681, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 138803
	L1D_cache_core[37]: Access = 54641, Miss = 54641, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 88056
	L1D_cache_core[38]: Access = 52242, Miss = 52242, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 96943
	L1D_cache_core[39]: Access = 56092, Miss = 56092, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 80208
	L1D_cache_core[40]: Access = 51039, Miss = 51039, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 118550
	L1D_cache_core[41]: Access = 55703, Miss = 55703, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 94792
	L1D_cache_core[42]: Access = 53645, Miss = 53645, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 85864
	L1D_cache_core[43]: Access = 52474, Miss = 52474, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 129475
	L1D_cache_core[44]: Access = 51609, Miss = 51609, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 92318
	L1D_cache_core[45]: Access = 54704, Miss = 54704, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 84608
	L1D_cache_core[46]: Access = 51346, Miss = 51346, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 111376
	L1D_cache_core[47]: Access = 57278, Miss = 57278, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 60376
	L1D_cache_core[48]: Access = 49399, Miss = 49399, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 124693
	L1D_cache_core[49]: Access = 55307, Miss = 55307, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 79636
	L1D_cache_core[50]: Access = 52261, Miss = 52261, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 124863
	L1D_cache_core[51]: Access = 53792, Miss = 53792, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 90746
	L1D_cache_core[52]: Access = 49658, Miss = 49658, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 125680
	L1D_cache_core[53]: Access = 53523, Miss = 53523, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 98835
	L1D_cache_core[54]: Access = 51532, Miss = 51532, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 106146
	L1D_cache_core[55]: Access = 57516, Miss = 57516, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 59468
	L1D_cache_core[56]: Access = 53420, Miss = 53420, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 97629
	L1D_cache_core[57]: Access = 55232, Miss = 55232, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 97009
	L1D_cache_core[58]: Access = 51597, Miss = 51597, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 109886
	L1D_cache_core[59]: Access = 49374, Miss = 49374, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 116173
	L1D_total_cache_accesses = 1775807
	L1D_total_cache_misses = 1775807
	L1D_total_cache_miss_rate = 1.0000
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 3376776
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.005
L1C_cache:
	L1C_total_cache_accesses = 1115536
	L1C_total_cache_misses = 9005
	L1C_total_cache_miss_rate = 0.0081
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 88929
L1T_cache:
	L1T_total_cache_accesses = 5397750
	L1T_total_cache_misses = 2021255
	L1T_total_cache_miss_rate = 0.3745
	L1T_total_cache_pending_hits = 3376495
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1664857
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 3175822
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 1106531
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 9005
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 88929
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 3376495
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 2021255
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 110950
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 200954
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 12953474
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 44213
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
1893, 1262, 1893, 1262, 1893, 1262, 1893, 1262, 1623, 1262, 1618, 1262, 1262, 1262, 1262, 1234, 1262, 1044, 1262, 992, 1262, 759, 1262, 702, 1262, 663, 1262, 641, 1262, 631, 1262, 631, 
shader 0 total_cycles, active_cycles, idle cycles = 6131113, 19782, 6111331 
shader 1 total_cycles, active_cycles, idle cycles = 6131113, 19896, 6111217 
shader 2 total_cycles, active_cycles, idle cycles = 6131113, 19531, 6111581 
shader 3 total_cycles, active_cycles, idle cycles = 6131113, 20851, 6110261 
shader 4 total_cycles, active_cycles, idle cycles = 6131113, 18921, 6112191 
shader 5 total_cycles, active_cycles, idle cycles = 6131113, 20588, 6110524 
shader 6 total_cycles, active_cycles, idle cycles = 6131113, 19946, 6111166 
shader 7 total_cycles, active_cycles, idle cycles = 6131113, 20627, 6110486 
shader 8 total_cycles, active_cycles, idle cycles = 6131113, 19887, 6111225 
shader 9 total_cycles, active_cycles, idle cycles = 6131113, 21038, 6110074 
shader 10 total_cycles, active_cycles, idle cycles = 6131113, 20372, 6110741 
shader 11 total_cycles, active_cycles, idle cycles = 6131113, 20528, 6110585 
shader 12 total_cycles, active_cycles, idle cycles = 6131113, 19816, 6111296 
shader 13 total_cycles, active_cycles, idle cycles = 6131113, 21052, 6110061 
shader 14 total_cycles, active_cycles, idle cycles = 6131113, 21257, 6109856 
shader 15 total_cycles, active_cycles, idle cycles = 6131113, 21392, 6109720 
shader 16 total_cycles, active_cycles, idle cycles = 6131113, 20271, 6110842 
shader 17 total_cycles, active_cycles, idle cycles = 6131113, 20547, 6110565 
shader 18 total_cycles, active_cycles, idle cycles = 6131113, 20729, 6110383 
shader 19 total_cycles, active_cycles, idle cycles = 6131113, 21108, 6110005 
shader 20 total_cycles, active_cycles, idle cycles = 6131113, 77254, 6053859 
shader 21 total_cycles, active_cycles, idle cycles = 6131113, 99001, 6032112 
shader 22 total_cycles, active_cycles, idle cycles = 6131113, 80525, 6050587 
shader 23 total_cycles, active_cycles, idle cycles = 6131113, 96038, 6035074 
shader 24 total_cycles, active_cycles, idle cycles = 6131113, 83370, 6047743 
shader 25 total_cycles, active_cycles, idle cycles = 6131113, 175405, 5955708 
shader 26 total_cycles, active_cycles, idle cycles = 6131113, 182801, 5948312 
shader 27 total_cycles, active_cycles, idle cycles = 6131113, 180514, 5950598 
shader 28 total_cycles, active_cycles, idle cycles = 6131113, 175150, 5955963 
shader 29 total_cycles, active_cycles, idle cycles = 6131113, 181082, 5950031 
shader 30 total_cycles, active_cycles, idle cycles = 6131113, 351640, 5779473 
shader 31 total_cycles, active_cycles, idle cycles = 6131113, 357166, 5773947 
shader 32 total_cycles, active_cycles, idle cycles = 6131113, 360674, 5770439 
shader 33 total_cycles, active_cycles, idle cycles = 6131113, 363134, 5767979 
shader 34 total_cycles, active_cycles, idle cycles = 6131113, 350052, 5781060 
shader 35 total_cycles, active_cycles, idle cycles = 6131113, 372395, 5758718 
shader 36 total_cycles, active_cycles, idle cycles = 6131113, 332790, 5798322 
shader 37 total_cycles, active_cycles, idle cycles = 6131113, 367575, 5763538 
shader 38 total_cycles, active_cycles, idle cycles = 6131113, 351333, 5779780 
shader 39 total_cycles, active_cycles, idle cycles = 6131113, 377325, 5753788 
shader 40 total_cycles, active_cycles, idle cycles = 6131113, 342842, 5788270 
shader 41 total_cycles, active_cycles, idle cycles = 6131113, 374292, 5756820 
shader 42 total_cycles, active_cycles, idle cycles = 6131113, 360554, 5770559 
shader 43 total_cycles, active_cycles, idle cycles = 6131113, 352136, 5778977 
shader 44 total_cycles, active_cycles, idle cycles = 6131113, 346851, 5784261 
shader 45 total_cycles, active_cycles, idle cycles = 6131113, 367697, 5763416 
shader 46 total_cycles, active_cycles, idle cycles = 6131113, 344574, 5786539 
shader 47 total_cycles, active_cycles, idle cycles = 6131113, 385112, 5746001 
shader 48 total_cycles, active_cycles, idle cycles = 6131113, 330952, 5800160 
shader 49 total_cycles, active_cycles, idle cycles = 6131113, 372436, 5758676 
shader 50 total_cycles, active_cycles, idle cycles = 6131113, 350952, 5780161 
shader 51 total_cycles, active_cycles, idle cycles = 6131113, 361523, 5769590 
shader 52 total_cycles, active_cycles, idle cycles = 6131113, 333797, 5797315 
shader 53 total_cycles, active_cycles, idle cycles = 6131113, 358852, 5772260 
shader 54 total_cycles, active_cycles, idle cycles = 6131113, 346816, 5784296 
shader 55 total_cycles, active_cycles, idle cycles = 6131113, 386915, 5744198 
shader 56 total_cycles, active_cycles, idle cycles = 6131113, 358875, 5772238 
shader 57 total_cycles, active_cycles, idle cycles = 6131113, 370983, 5760130 
shader 58 total_cycles, active_cycles, idle cycles = 6131113, 346975, 5784137 
shader 59 total_cycles, active_cycles, idle cycles = 6131113, 331547, 5799566 
warps_exctd_sm 0 = 1888 
warps_exctd_sm 1 = 1920 
warps_exctd_sm 2 = 1888 
warps_exctd_sm 3 = 2016 
warps_exctd_sm 4 = 1792 
warps_exctd_sm 5 = 1920 
warps_exctd_sm 6 = 1888 
warps_exctd_sm 7 = 2016 
warps_exctd_sm 8 = 1920 
warps_exctd_sm 9 = 2048 
warps_exctd_sm 10 = 1952 
warps_exctd_sm 11 = 1984 
warps_exctd_sm 12 = 1920 
warps_exctd_sm 13 = 1984 
warps_exctd_sm 14 = 2016 
warps_exctd_sm 15 = 2048 
warps_exctd_sm 16 = 1920 
warps_exctd_sm 17 = 1984 
warps_exctd_sm 18 = 2016 
warps_exctd_sm 19 = 2016 
warps_exctd_sm 20 = 10592 
warps_exctd_sm 21 = 12992 
warps_exctd_sm 22 = 11168 
warps_exctd_sm 23 = 12384 
warps_exctd_sm 24 = 11520 
warps_exctd_sm 25 = 23680 
warps_exctd_sm 26 = 24288 
warps_exctd_sm 27 = 24512 
warps_exctd_sm 28 = 23872 
warps_exctd_sm 29 = 24576 
warps_exctd_sm 30 = 48224 
warps_exctd_sm 31 = 48800 
warps_exctd_sm 32 = 49408 
warps_exctd_sm 33 = 49792 
warps_exctd_sm 34 = 48064 
warps_exctd_sm 35 = 50656 
warps_exctd_sm 36 = 46048 
warps_exctd_sm 37 = 50592 
warps_exctd_sm 38 = 48672 
warps_exctd_sm 39 = 50976 
warps_exctd_sm 40 = 47072 
warps_exctd_sm 41 = 50752 
warps_exctd_sm 42 = 48736 
warps_exctd_sm 43 = 47776 
warps_exctd_sm 44 = 47008 
warps_exctd_sm 45 = 49792 
warps_exctd_sm 46 = 47520 
warps_exctd_sm 47 = 51520 
warps_exctd_sm 48 = 45792 
warps_exctd_sm 49 = 50784 
warps_exctd_sm 50 = 48288 
warps_exctd_sm 51 = 48352 
warps_exctd_sm 52 = 46208 
warps_exctd_sm 53 = 48672 
warps_exctd_sm 54 = 47712 
warps_exctd_sm 55 = 51616 
warps_exctd_sm 56 = 48960 
warps_exctd_sm 57 = 49632 
warps_exctd_sm 58 = 47328 
warps_exctd_sm 59 = 44992 
gpgpu_n_tot_thrd_icount = 796671360
gpgpu_n_tot_w_icount = 24895980
gpgpu_n_stall_shd_mem = 200836464
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 5116985
gpgpu_n_mem_write_global = 110950
gpgpu_n_mem_texture = 2021255
gpgpu_n_mem_const = 5969
gpgpu_n_load_insn  = 56685216
gpgpu_n_store_insn = 1626400
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 25767200
gpgpu_n_const_mem_insn = 27393600
gpgpu_n_param_mem_insn = 8303552
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 88929
gpgpu_stall_shd_mem[c_mem][bk_conf] = 88929
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 165366316
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:272521651	W0_Idle:94634813	W0_Scoreboard:343680983	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:24896113
Warp Occupancy Distribution:
Stall:243433704	W0_Idle:83400465	W0_Scoreboard:37554039	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:3478572
Warp Occupancy Distribution:
Stall:29087947	W0_Idle:11234348	W0_Scoreboard:306126944	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:21417541
warp_utilization0: 0.033838
warp_utilization1: 0.009456
warp_utilization2: 0.058221
traffic_breakdown_coretomem[CONST_ACC_R] = 47752 {8:5969,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 13318856 {8:1664857,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 10298000 {40:39175,72:16100,136:55675,}
traffic_breakdown_coretomem[GLOBAL_ATOMIC] = 138747680 {40:3442323,72:4355,136:5450,}
traffic_breakdown_coretomem[INST_ACC_R] = 55680 {8:6960,}
traffic_breakdown_coretomem[TEXTURE_ACC_R] = 16170040 {8:2021255,}
traffic_breakdown_memtocore[CONST_ACC_R] = 429768 {72:5969,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 226420280 {136:1664855,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 887600 {8:110950,}
traffic_breakdown_memtocore[GLOBAL_ATOMIC] = 138724840 {40:3441752,72:4355,136:5450,}
traffic_breakdown_memtocore[INST_ACC_R] = 946560 {136:6960,}
traffic_breakdown_memtocore[TEXTURE_ACC_R] = 274890680 {136:2021255,}
maxmrqlatency = 1020 
maxdqlatency = 0 
maxmflatency = 10390 
averagemflatency = 851 
averagemflatency_1 = 870 
averagemflatency_2= 831 
averagemrqlatency_1 = 66 
averagemrqlatency_2 = 72 
max_icnt2mem_latency = 9574 
max_icnt2sh_latency = 6131112 
mrq_lat_table:2262930 	81289 	147601 	279436 	660978 	1127218 	1480794 	1176850 	322677 	10110 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	56612 	65070 	86405 	374091 	1293763 	3155848 	2052101 	167193 	3457 	45 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	563315 	328708 	705886 	551363 	815680 	1577582 	1882968 	778380 	56251 	1776 	25 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	4082343 	2722164 	325380 	13587 	161 	0 	0 	0 	0 	0 	0 	0 	180 	768 	3490 	4438 	8876 	15490 	35171 	42537 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1 	70 	11939 	251 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        32        32        32        32        32        32        32        32        32        32        11        13        16        17        15        14 
dram[1]:        24        32        32        32        32        32        32        30        32        24        15        13        17        18        11        14 
dram[2]:        32        24        32        32        32        32        32        30        32        19        18        13        15        18        15        18 
dram[3]:        32        20        28        30        32        30        32        28        30        22        12        15        14        15        13        11 
dram[4]:        32        32        32        32        32        32        32        28        28        28        17        11        11        15        12        12 
dram[5]:        32        24        32        32        32        32        32        26        28        22        15        18        15        14        21        14 
maximum service time to same row:
dram[0]:      1247      1423      1295      1326      1601      1581      1270      1489      1602      1458      2180      2291      2175      2301      2487      2177 
dram[1]:      1071      1363      1481      1400      1448      1292      1409      1229      1341      1457      2449      2343      2589      2115      2439      2044 
dram[2]:      1409      1004      1362      1694      1156      1503      1330      1414      1651      1457      2269      2594      2391      2454      2235      2451 
dram[3]:      1576      1457      1232      1251      1381      1192      1369      1237      1374      1280      2372      2604      2338      2306      2371      2412 
dram[4]:      1327      1419      1477      1294      1349      1163      1303      1303      1156      1505      2269      2122      2269      2216      2276      2213 
dram[5]:      1348      1450      1194      1334      1433      1314      1431      1265      1353      1310      2029      2287      2082      2281      2285      2282 
average row accesses per activate:
dram[0]:  1.171167  1.157837  1.155614  1.158895  1.164823  1.159308  1.174821  1.170544  1.159545  1.151770  1.162699  1.167968  1.178341  1.172630  1.180312  1.175679 
dram[1]:  1.152838  1.153204  1.158698  1.155070  1.160469  1.161134  1.168708  1.171464  1.153125  1.155833  1.163377  1.164999  1.171446  1.172439  1.170865  1.179267 
dram[2]:  1.151838  1.162571  1.151663  1.163113  1.159829  1.192713  1.162690  1.183195  1.146643  1.153930  1.155335  1.163365  1.175088  1.186388  1.168770  1.188926 
dram[3]:  1.149520  1.153681  1.156880  1.158884  1.156811  1.166949  1.164990  1.176820  1.145076  1.152440  1.163803  1.163863  1.169933  1.170752  1.176856  1.182952 
dram[4]:  1.160965  1.157446  1.158940  1.157246  1.162044  1.162950  1.177065  1.170142  1.147955  1.150033  1.189165  1.164174  1.169610  1.172209  1.180689  1.185706 
dram[5]:  1.154447  1.159064  1.158527  1.157602  1.155070  1.162325  1.163476  1.173677  1.152916  1.154045  1.158583  1.159694  1.173033  1.171958  1.172086  1.189399 
average row locality = 7549883/6479803 = 1.165141
average row locality_1 = 5603174/4909103 = 1.141384
average row locality_2 = 1946709/1570700 = 1.239389
average row locality_3 = 0/0 = -nan
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:     53644     50172     49138     48126     51483     48813     51139     49330     51197     47789     49595     48809     51514     49352     52240     50617 
dram[1]:     50230     48002     49047     47444     49061     48445     49342     49037     49413     48567     47864     47658     49439     48877     50109     50344 
dram[2]:     50611     52565     47858     50538     50029     55216     48879     52088     48867     49821     48145     50100     50666     52987     49323     53088 
dram[3]:     47801     49463     48998     48730     48147     50518     48642     50708     47709     48366     48967     48150     49165     48858     50890     51112 
dram[4]:     51866     50020     50621     48473     50762     50427     51789     48960     49377     48276     53969     48854     50326     49354     52530     51959 
dram[5]:     49566     49249     49303     48764     48756     49538     48762     49965     49316     48310     48450     47155     50151     48465     49834     52039 
total reads: 4778028
bank skew: 55216/47155 = 1.17
chip skew: 810781/782879 = 1.04
number of total write accesses:
dram[0]:     30413     27219     26334     25387     29492     27197     30914     29266     32005     28679     30744     30031     31673     29433     30673     29030 
dram[1]:     27145     25111     26274     24786     27270     26822     29194     28949     30278     29439     29067     28823     29568     29021     28682     28776 
dram[2]:     27350     29273     25192     27579     28228     33208     28847     31882     29749     30661     29356     31297     30828     33020     27900     31403 
dram[3]:     24960     26455     26286     25872     26468     28824     28499     30482     28585     29239     30162     29284     29341     28907     29341     29505 
dram[4]:     28770     26973     27604     25707     28926     28688     31559     28879     30174     29205     35172     29993     30466     29499     30902     30297 
dram[5]:     26692     26165     26533     26031     26990     27884     28606     29872     30083     29183     29665     28298     30244     28544     28241     30428 
total reads: 2771951
bank skew: 35172/24786 = 1.42
chip skew: 475773/449205 = 1.06
average mf latency per bank:
dram[0]:        946       892       909       853       818       770       757       712       737       696       799       752       877       833       954       900
dram[1]:        834       867       800       829       732       742       662       681       646       662       702       706       769       783       836       856
dram[2]:        916      1122       885      1055       803      1296       731       904       706       863       772       922       855      1039       933      1109
dram[3]:        867       846       813       819       741       757       667       669       646       650       690       704       778       786       853       860
dram[4]:       1015       928       955       883       875       800       807       727       780       702       867       763       924       855       994       928
dram[5]:        839       858       805       822       724       758       666       689       649       672       701       716       773       793       846       864
maximum mf latency per bank:
dram[0]:       6828      7390      8333      8687      9657      7104      9111      7325      8176      7270      9704      6918      6968      9588      7463      7336
dram[1]:       8119      8128      9964      8577      6931      7684      7041      6978      7672      7854      6870      7643      9590      8143      8657      7401
dram[2]:       9026      9295      9822      8402      8259      7978     10057      7705      7023      7973      8006      8313      6147      7989      6687      6902
dram[3]:       8510      7093      9237      7380      8890      8869      6476      6832      9572      7980      7266      8139      6781      5709      6859      6970
dram[4]:       7601      6808      8275      9716      9430      8120      6504      7246      9143      7664      7111      8463      8075      7473      8658      8139
dram[5]:       7154      7930      8894     10390      9480      7413      8553      7037      7574      6787      8399      9796      8874      8582      5832      6743
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=8093068 n_nop=3376119 n_act=1089929 n_pre=1089914 n_req=814996 n_req_1=451834 n_req_2=363162 n_req_3=0 n_rd=1605880 n_write=931226 bw_util=0.4014 bw_util_1=0.2233 bw_util_2=0.1781 bw_util_3=0 blp=10.465551 blp_1= 3.714870 blp_2= 2.953865 blp_3= -nan
 n_activity=8078900 dram_eff=0.4021 dram_eff_1=0.2237 dram_eff_2=0.1784 dram_eff_3=0
bk0: 107288a 2982829i bk1: 100344a 3227552i bk2: 98276a 3250231i bk3: 96246a 3297140i bk4: 102964a 2691161i bk5: 97626a 2926091i bk6: 102276a 2423840i bk7: 98658a 2535788i bk8: 102394a 2878398i bk9: 95572a 3151360i bk10: 99190a 2817493i bk11: 97616a 2802385i bk12: 103024a 2481556i bk13: 98698a 2675128i bk14: 104476a 2388260i bk15: 101232a 2514003i 
bw_dist = 0.223	0.178	0.000	0.597	0.002
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=14.6531
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=8093068 n_nop=3516602 n_act=1059047 n_pre=1059037 n_req=794722 n_req_1=432560 n_req_2=362162 n_req_3=0 n_rd=1565730 n_write=892652 bw_util=0.3914 bw_util_1=0.2138 bw_util_2=0.1776 bw_util_3=0 blp=10.014164 blp_1= 3.604976 blp_2= 2.921064 blp_3= -nan
 n_activity=8047785 dram_eff=0.3936 dram_eff_1=0.215 dram_eff_2=0.1786 dram_eff_3=0
bk0: 100460a 3427829i bk1: 96004a 3582880i bk2: 98092a 3366884i bk3: 94888a 3472844i bk4: 98122a 3108939i bk5: 96890a 3092147i bk6: 98682a 2763500i bk7: 98070a 2708406i bk8: 98824a 3172389i bk9: 97132a 3152036i bk10: 95720a 3130501i bk11: 95314a 3069587i bk12: 98878a 2851860i bk13: 97754a 2848602i bk14: 100216a 2768905i bk15: 100684a 2676969i 
bw_dist = 0.214	0.178	0.000	0.603	0.006
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=13.3713
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=8093068 n_nop=3320943 n_act=1102422 n_pre=1102407 n_req=822874 n_req_1=459102 n_req_2=363772 n_req_3=0 n_rd=1621527 n_write=945769 bw_util=0.4053 bw_util_1=0.2269 bw_util_2=0.1784 bw_util_3=0 blp=10.651729 blp_1= 3.752994 blp_2= 2.973399 blp_3= -nan
 n_activity=8085578 dram_eff=0.4056 dram_eff_1=0.2271 dram_eff_2=0.1785 dram_eff_3=0
bk0: 101222a 3279326i bk1: 105129a 2935197i bk2: 95716a 3363807i bk3: 101076a 2970089i bk4: 100056a 2824017i bk5: 110428a 2095068i bk6: 97746a 2620138i bk7: 104172a 2145892i bk8: 97732a 3121214i bk9: 99642a 2888682i bk10: 96288a 2969693i bk11: 100198a 2617730i bk12: 101326a 2562490i bk13: 105974a 2166958i bk14: 98646a 2705280i bk15: 106176a 2149286i 
bw_dist = 0.227	0.178	0.000	0.594	0.001
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=15.196
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=8093068 n_nop=3492864 n_act=1064570 n_pre=1064560 n_req=798039 n_req_1=435604 n_req_2=362435 n_req_3=0 n_rd=1572421 n_write=898653 bw_util=0.393 bw_util_1=0.2153 bw_util_2=0.1777 bw_util_3=0 blp=10.099022 blp_1= 3.627356 blp_2= 2.926257 blp_3= -nan
 n_activity=8054208 dram_eff=0.3949 dram_eff_1=0.2163 dram_eff_2=0.1786 dram_eff_3=0
bk0: 95599a 3697766i bk1: 98926a 3408896i bk2: 97996a 3354382i bk3: 97460a 3308708i bk4: 96290a 3182166i bk5: 101036a 2792389i bk6: 97284a 2814354i bk7: 101415a 2483100i bk8: 95414a 3350061i bk9: 96728a 3156309i bk10: 97932a 2969878i bk11: 96299a 2988575i bk12: 98330a 2863532i bk13: 97708a 2828787i bk14: 101780a 2650699i bk15: 102224a 2563257i 
bw_dist = 0.215	0.178	0.000	0.602	0.005
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=13.5994
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=8093068 n_nop=3343661 n_act=1097230 n_pre=1097220 n_req=819674 n_req_1=456130 n_req_2=363544 n_req_3=0 n_rd=1615096 n_write=939861 bw_util=0.4037 bw_util_1=0.2254 bw_util_2=0.1783 bw_util_3=0 blp=10.576158 blp_1= 3.743534 blp_2= 2.962892 blp_3= -nan
 n_activity=8082969 dram_eff=0.4042 dram_eff_1=0.2257 dram_eff_2=0.1785 dram_eff_3=0
bk0: 103730a 3143488i bk1: 100037a 3227257i bk2: 101242a 3083796i bk3: 96940a 3235013i bk4: 101522a 2745352i bk5: 100850a 2671635i bk6: 103576a 2293727i bk7: 97920a 2565006i bk8: 98754a 3093984i bk9: 96550a 3085628i bk10: 107938a 2259318i bk11: 97706a 2784092i bk12: 100651a 2605170i bk13: 98706a 2652627i bk14: 105058a 2320234i bk15: 103916a 2316120i 
bw_dist = 0.225	0.178	0.000	0.595	0.001
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=14.9907
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=8093068 n_nop=3483521 n_act=1066575 n_pre=1066564 n_req=799440 n_req_1=436855 n_req_2=362585 n_req_3=0 n_rd=1575216 n_write=901192 bw_util=0.3937 bw_util_1=0.2159 bw_util_2=0.1778 bw_util_3=0 blp=10.125179 blp_1= 3.634538 blp_2= 2.926650 blp_3= -nan
 n_activity=8058221 dram_eff=0.3954 dram_eff_1=0.2168 dram_eff_2=0.1786 dram_eff_3=0
bk0: 99130a 3476868i bk1: 98492a 3424169i bk2: 98606a 3287394i bk3: 97528a 3267273i bk4: 97512a 3086987i bk5: 99072a 2910003i bk6: 97518a 2799177i bk7: 99930a 2552311i bk8: 98632a 3177382i bk9: 96620a 3165833i bk10: 96898a 3015674i bk11: 94306a 3106381i bk12: 100300a 2751250i bk13: 96928a 2884141i bk14: 99666a 2803816i bk15: 104078a 2434744i 
bw_dist = 0.216	0.178	0.000	0.602	0.004
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=13.6789

========= L2 cache stats =========
L2_cache_bank[0]: Access = 615556, Miss = 409964, Miss_rate = 0.666, Pending_hits = 7748, Reservation_fails = 292535
L2_cache_bank[1]: Access = 591216, Miss = 393023, Miss_rate = 0.665, Pending_hits = 6862, Reservation_fails = 219771
L2_cache_bank[2]: Access = 601957, Miss = 394520, Miss_rate = 0.655, Pending_hits = 6389, Reservation_fails = 205727
L2_cache_bank[3]: Access = 591832, Miss = 388387, Miss_rate = 0.656, Pending_hits = 6124, Reservation_fails = 200465
L2_cache_bank[4]: Access = 594531, Miss = 394395, Miss_rate = 0.663, Pending_hits = 6870, Reservation_fails = 152721
L2_cache_bank[5]: Access = 640730, Miss = 416421, Miss_rate = 0.650, Pending_hits = 8262, Reservation_fails = 341244
L2_cache_bank[6]: Access = 594400, Miss = 390338, Miss_rate = 0.657, Pending_hits = 6126, Reservation_fails = 163108
L2_cache_bank[7]: Access = 608768, Miss = 395921, Miss_rate = 0.650, Pending_hits = 6640, Reservation_fails = 204733
L2_cache_bank[8]: Access = 614742, Miss = 411240, Miss_rate = 0.669, Pending_hits = 8023, Reservation_fails = 298307
L2_cache_bank[9]: Access = 603068, Miss = 396324, Miss_rate = 0.657, Pending_hits = 7223, Reservation_fails = 229665
L2_cache_bank[10]: Access = 598720, Miss = 394145, Miss_rate = 0.658, Pending_hits = 6509, Reservation_fails = 182005
L2_cache_bank[11]: Access = 606302, Miss = 393493, Miss_rate = 0.649, Pending_hits = 6844, Reservation_fails = 216199
Cache L2_bank_000:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 615556, Miss = 409964 (0.666), PendingHit = 7748 (0.0126)
Cache L2_bank_001:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 591216, Miss = 393023 (0.665), PendingHit = 6862 (0.0116)
Cache L2_bank_002:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 601957, Miss = 394520 (0.655), PendingHit = 6389 (0.0106)
Cache L2_bank_003:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 591832, Miss = 388387 (0.656), PendingHit = 6124 (0.0103)
Cache L2_bank_004:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 594531, Miss = 394395 (0.663), PendingHit = 6870 (0.0116)
Cache L2_bank_005:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 640730, Miss = 416421 (0.65), PendingHit = 8262 (0.0129)
Cache L2_bank_006:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 594400, Miss = 390338 (0.657), PendingHit = 6126 (0.0103)
Cache L2_bank_007:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 608768, Miss = 395921 (0.65), PendingHit = 6640 (0.0109)
Cache L2_bank_008:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 614742, Miss = 411240 (0.669), PendingHit = 8023 (0.0131)
Cache L2_bank_009:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 603068, Miss = 396324 (0.657), PendingHit = 7223 (0.012)
Cache L2_bank_010:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 598720, Miss = 394145 (0.658), PendingHit = 6509 (0.0109)
Cache L2_bank_011:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 606302, Miss = 393493 (0.649), PendingHit = 6844 (0.0113)
L2 Cache Total Miss Rate = 0.658
Stream 1: L2 Cache Miss Rate = 0.750
Stream 2: L2 Cache Miss Rate = 0.555
Stream 1: Accesses  = 3846775
Stream 1: Misses  = 2883724
Stream 2: Accesses  = 3415047
Stream 2: Misses  = 1894447
Stream 1+2: Accesses  = 7261822
Stream 1+2: Misses  = 4778171
Total Accesses  = 7261822
MPKI-CORES
CORE_L2MPKI_0	76.705
CORE_L2MPKI_1	78.653
CORE_L2MPKI_2	76.298
CORE_L2MPKI_3	77.429
CORE_L2MPKI_4	77.530
CORE_L2MPKI_5	79.051
CORE_L2MPKI_6	78.182
CORE_L2MPKI_7	78.735
CORE_L2MPKI_8	77.688
CORE_L2MPKI_9	79.344
CORE_L2MPKI_10	77.677
CORE_L2MPKI_11	79.207
CORE_L2MPKI_12	79.090
CORE_L2MPKI_13	80.003
CORE_L2MPKI_14	79.024
CORE_L2MPKI_15	80.287
CORE_L2MPKI_16	77.301
CORE_L2MPKI_17	78.626
CORE_L2MPKI_18	76.531
CORE_L2MPKI_19	79.286
CORE_L2MPKI_20	17.629
CORE_L2MPKI_21	14.483
CORE_L2MPKI_22	16.594
CORE_L2MPKI_23	15.935
CORE_L2MPKI_24	16.362
CORE_L2MPKI_25	7.335
CORE_L2MPKI_26	6.955
CORE_L2MPKI_27	6.983
CORE_L2MPKI_28	6.976
CORE_L2MPKI_29	6.915
CORE_L2MPKI_30	2.831
CORE_L2MPKI_31	2.772
CORE_L2MPKI_32	2.714
CORE_L2MPKI_33	2.772
CORE_L2MPKI_34	2.824
CORE_L2MPKI_35	2.749
CORE_L2MPKI_36	2.939
CORE_L2MPKI_37	2.748
CORE_L2MPKI_38	2.818
CORE_L2MPKI_39	2.707
CORE_L2MPKI_40	2.846
CORE_L2MPKI_41	2.768
CORE_L2MPKI_42	2.795
CORE_L2MPKI_43	2.868
CORE_L2MPKI_44	2.861
CORE_L2MPKI_45	2.717
CORE_L2MPKI_46	2.843
CORE_L2MPKI_47	2.720
CORE_L2MPKI_48	2.937
CORE_L2MPKI_49	2.697
CORE_L2MPKI_50	2.834
CORE_L2MPKI_51	2.772
CORE_L2MPKI_52	2.837
CORE_L2MPKI_53	2.756
CORE_L2MPKI_54	2.827
CORE_L2MPKI_55	2.708
CORE_L2MPKI_56	2.742
CORE_L2MPKI_57	2.722
CORE_L2MPKI_58	2.796
CORE_L2MPKI_59	2.978
Avg_MPKI_Stream1= 56.094
Avg_MPKI_Stream2= 2.797
MISSES-CORES
CORE_MISSES_0	96783
CORE_MISSES_1	99815
CORE_MISSES_2	95051
CORE_MISSES_3	102984
CORE_MISSES_4	93577
CORE_MISSES_5	103821
CORE_MISSES_6	99472
CORE_MISSES_7	103587
CORE_MISSES_8	98546
CORE_MISSES_9	106476
CORE_MISSES_10	100936
CORE_MISSES_11	103707
CORE_MISSES_12	99967
CORE_MISSES_13	107434
CORE_MISSES_14	107151
CORE_MISSES_15	109558
CORE_MISSES_16	99954
CORE_MISSES_17	103049
CORE_MISSES_18	101190
CORE_MISSES_19	106751
CORE_MISSES_20	86312
CORE_MISSES_21	90891
CORE_MISSES_22	84667
CORE_MISSES_23	97036
CORE_MISSES_24	86433
CORE_MISSES_25	81494
CORE_MISSES_26	80547
CORE_MISSES_27	79842
CORE_MISSES_28	77384
CORE_MISSES_29	79309
CORE_MISSES_30	63018
CORE_MISSES_31	62684
CORE_MISSES_32	61974
CORE_MISSES_33	63723
CORE_MISSES_34	62582
CORE_MISSES_35	64830
CORE_MISSES_36	61919
CORE_MISSES_37	63946
CORE_MISSES_38	62674
CORE_MISSES_39	64691
CORE_MISSES_40	61772
CORE_MISSES_41	65597
CORE_MISSES_42	63820
CORE_MISSES_43	63958
CORE_MISSES_44	62843
CORE_MISSES_45	63267
CORE_MISSES_46	62027
CORE_MISSES_47	66331
CORE_MISSES_48	61538
CORE_MISSES_49	63602
CORE_MISSES_50	62969
CORE_MISSES_51	63474
CORE_MISSES_52	59946
CORE_MISSES_53	62620
CORE_MISSES_54	62078
CORE_MISSES_55	66358
CORE_MISSES_56	62304
CORE_MISSES_57	63942
CORE_MISSES_58	61437
CORE_MISSES_59	62523
L2_MISSES = 4778171
L2_total_cache_accesses = 7261822
L2_total_cache_misses = 4778171
L2_total_cache_miss_rate = 0.6580
L2_total_cache_pending_hits = 83620
L2_total_cache_reservation_fails = 2706480
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 758345
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 24845
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 4333498
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 2403108
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 4292
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 540
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1137
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 8207
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 1592089
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 51541
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 377625
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 233862
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 39233
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 6213
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 65504
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 34854
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 6072
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 481
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 407
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 26449
L2_cache_data_port_util = 0.244
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=25518026
icnt_total_pkts_simt_to_mem=11029027
statistics from finished app 2
-------------------------------------------------
gpu_ipc_1 =       4.8226
gpu_ipc_2 =     124.7808
gpu_tot_sim_cycle_stream_1 = 6325988
gpu_tot_sim_cycle_stream_2 = 6323375
gpu_sim_insn_1 = 30507808
gpu_sim_insn_2 = 789035808
gpu_sim_cycle = 6325989
gpu_sim_insn = 819543616
gpu_ipc =     129.5518
gpu_tot_sim_cycle = 6325989
gpu_tot_sim_insn = 819543616
gpu_tot_ipc =     129.5518
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 24880541
gpu_stall_icnt2sh    = 8304343
gpu_total_sim_rate=116495

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 13510514
	L1I_total_cache_misses = 45890
	L1I_total_cache_miss_rate = 0.0034
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 140, Miss = 140, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 549
	L1D_cache_core[1]: Access = 138, Miss = 138, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 747
	L1D_cache_core[2]: Access = 138, Miss = 138, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 687
	L1D_cache_core[3]: Access = 144, Miss = 144, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 394
	L1D_cache_core[4]: Access = 134, Miss = 134, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 638
	L1D_cache_core[5]: Access = 148, Miss = 148, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 678
	L1D_cache_core[6]: Access = 142, Miss = 142, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 719
	L1D_cache_core[7]: Access = 146, Miss = 146, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 787
	L1D_cache_core[8]: Access = 136, Miss = 136, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 730
	L1D_cache_core[9]: Access = 144, Miss = 144, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 799
	L1D_cache_core[10]: Access = 142, Miss = 142, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 887
	L1D_cache_core[11]: Access = 142, Miss = 142, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 732
	L1D_cache_core[12]: Access = 140, Miss = 140, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 762
	L1D_cache_core[13]: Access = 148, Miss = 148, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 855
	L1D_cache_core[14]: Access = 150, Miss = 150, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 882
	L1D_cache_core[15]: Access = 148, Miss = 148, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 711
	L1D_cache_core[16]: Access = 140, Miss = 140, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 912
	L1D_cache_core[17]: Access = 140, Miss = 140, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 798
	L1D_cache_core[18]: Access = 142, Miss = 142, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 818
	L1D_cache_core[19]: Access = 150, Miss = 150, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1000
	L1D_cache_core[20]: Access = 10811, Miss = 10811, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 36277
	L1D_cache_core[21]: Access = 14506, Miss = 14506, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 11423
	L1D_cache_core[22]: Access = 11306, Miss = 11306, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 30956
	L1D_cache_core[23]: Access = 13141, Miss = 13141, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 25979
	L1D_cache_core[24]: Access = 11976, Miss = 11976, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 25700
	L1D_cache_core[25]: Access = 26436, Miss = 26436, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 55131
	L1D_cache_core[26]: Access = 27627, Miss = 27627, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 44231
	L1D_cache_core[27]: Access = 27340, Miss = 27340, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 43630
	L1D_cache_core[28]: Access = 26280, Miss = 26280, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 61136
	L1D_cache_core[29]: Access = 27484, Miss = 27484, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 43327
	L1D_cache_core[30]: Access = 53691, Miss = 53691, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 110678
	L1D_cache_core[31]: Access = 54550, Miss = 54550, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 117549
	L1D_cache_core[32]: Access = 55072, Miss = 55072, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 101389
	L1D_cache_core[33]: Access = 56150, Miss = 56150, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 94757
	L1D_cache_core[34]: Access = 53701, Miss = 53701, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 117065
	L1D_cache_core[35]: Access = 57287, Miss = 57287, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 83530
	L1D_cache_core[36]: Access = 50946, Miss = 50946, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 145731
	L1D_cache_core[37]: Access = 56791, Miss = 56791, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 88110
	L1D_cache_core[38]: Access = 53954, Miss = 53954, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 100592
	L1D_cache_core[39]: Access = 58071, Miss = 58071, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 81417
	L1D_cache_core[40]: Access = 52717, Miss = 52717, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 120384
	L1D_cache_core[41]: Access = 57737, Miss = 57737, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 97777
	L1D_cache_core[42]: Access = 55573, Miss = 55573, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 86985
	L1D_cache_core[43]: Access = 54556, Miss = 54556, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 130096
	L1D_cache_core[44]: Access = 53410, Miss = 53410, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 93577
	L1D_cache_core[45]: Access = 56819, Miss = 56819, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 84809
	L1D_cache_core[46]: Access = 52782, Miss = 52782, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 117928
	L1D_cache_core[47]: Access = 59263, Miss = 59263, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 61219
	L1D_cache_core[48]: Access = 51064, Miss = 51064, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 129583
	L1D_cache_core[49]: Access = 57530, Miss = 57530, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 79730
	L1D_cache_core[50]: Access = 53847, Miss = 53847, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 128168
	L1D_cache_core[51]: Access = 55725, Miss = 55725, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 91260
	L1D_cache_core[52]: Access = 51347, Miss = 51347, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 128454
	L1D_cache_core[53]: Access = 55456, Miss = 55456, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 99691
	L1D_cache_core[54]: Access = 53221, Miss = 53221, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 109985
	L1D_cache_core[55]: Access = 59529, Miss = 59529, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 59485
	L1D_cache_core[56]: Access = 54909, Miss = 54909, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 101010
	L1D_cache_core[57]: Access = 57316, Miss = 57316, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 97874
	L1D_cache_core[58]: Access = 52974, Miss = 52974, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 118181
	L1D_cache_core[59]: Access = 51027, Miss = 51027, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 122229
	L1D_total_cache_accesses = 1846774
	L1D_total_cache_misses = 1846774
	L1D_total_cache_miss_rate = 1.0000
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 3492118
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.005
L1C_cache:
	L1C_total_cache_accesses = 1160062
	L1C_total_cache_misses = 9065
	L1C_total_cache_miss_rate = 0.0078
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 88929
L1T_cache:
	L1T_total_cache_accesses = 5613660
	L1T_total_cache_misses = 2104839
	L1T_total_cache_miss_rate = 0.3749
	L1T_total_cache_pending_hits = 3508821
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1731386
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 3285477
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 1150997
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 9065
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 88929
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 3508821
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 2104839
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 115388
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 206641
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 13464624
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 45890
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
1893, 1262, 1893, 1262, 1893, 1262, 1893, 1262, 1870, 1262, 1851, 1262, 1447, 1262, 1447, 1262, 1262, 1239, 1262, 1177, 1262, 935, 1262, 745, 1262, 758, 1262, 642, 1262, 631, 1262, 631, 
shader 0 total_cycles, active_cycles, idle cycles = 6325989, 20568, 6305420 
shader 1 total_cycles, active_cycles, idle cycles = 6325989, 20642, 6305346 
shader 2 total_cycles, active_cycles, idle cycles = 6325989, 20248, 6305741 
shader 3 total_cycles, active_cycles, idle cycles = 6325989, 21619, 6304370 
shader 4 total_cycles, active_cycles, idle cycles = 6325989, 19632, 6306356 
shader 5 total_cycles, active_cycles, idle cycles = 6325989, 21399, 6304589 
shader 6 total_cycles, active_cycles, idle cycles = 6325989, 20742, 6305246 
shader 7 total_cycles, active_cycles, idle cycles = 6325989, 21334, 6304654 
shader 8 total_cycles, active_cycles, idle cycles = 6325989, 20586, 6305403 
shader 9 total_cycles, active_cycles, idle cycles = 6325989, 21727, 6304262 
shader 10 total_cycles, active_cycles, idle cycles = 6325989, 21091, 6304898 
shader 11 total_cycles, active_cycles, idle cycles = 6325989, 21243, 6304746 
shader 12 total_cycles, active_cycles, idle cycles = 6325989, 20558, 6305430 
shader 13 total_cycles, active_cycles, idle cycles = 6325989, 21842, 6304147 
shader 14 total_cycles, active_cycles, idle cycles = 6325989, 21973, 6304015 
shader 15 total_cycles, active_cycles, idle cycles = 6325989, 22181, 6303807 
shader 16 total_cycles, active_cycles, idle cycles = 6325989, 21052, 6304937 
shader 17 total_cycles, active_cycles, idle cycles = 6325989, 21205, 6304783 
shader 18 total_cycles, active_cycles, idle cycles = 6325989, 21419, 6304570 
shader 19 total_cycles, active_cycles, idle cycles = 6325989, 21848, 6304141 
shader 20 total_cycles, active_cycles, idle cycles = 6325989, 87458, 6238531 
shader 21 total_cycles, active_cycles, idle cycles = 6325989, 112353, 6213636 
shader 22 total_cycles, active_cycles, idle cycles = 6325989, 90973, 6235016 
shader 23 total_cycles, active_cycles, idle cycles = 6325989, 104167, 6221821 
shader 24 total_cycles, active_cycles, idle cycles = 6325989, 95135, 6230854 
shader 25 total_cycles, active_cycles, idle cycles = 6325989, 187824, 6138165 
shader 26 total_cycles, active_cycles, idle cycles = 6325989, 195073, 6130916 
shader 27 total_cycles, active_cycles, idle cycles = 6325989, 193947, 6132041 
shader 28 total_cycles, active_cycles, idle cycles = 6325989, 186158, 6139831 
shader 29 total_cycles, active_cycles, idle cycles = 6325989, 194684, 6131305 
shader 30 total_cycles, active_cycles, idle cycles = 6325989, 360506, 5965483 
shader 31 total_cycles, active_cycles, idle cycles = 6325989, 366707, 5959282 
shader 32 total_cycles, active_cycles, idle cycles = 6325989, 371162, 5954827 
shader 33 total_cycles, active_cycles, idle cycles = 6325989, 378256, 5947732 
shader 34 total_cycles, active_cycles, idle cycles = 6325989, 360282, 5965706 
shader 35 total_cycles, active_cycles, idle cycles = 6325989, 385747, 5940242 
shader 36 total_cycles, active_cycles, idle cycles = 6325989, 341169, 5984819 
shader 37 total_cycles, active_cycles, idle cycles = 6325989, 382143, 5943846 
shader 38 total_cycles, active_cycles, idle cycles = 6325989, 362814, 5963175 
shader 39 total_cycles, active_cycles, idle cycles = 6325989, 390677, 5935312 
shader 40 total_cycles, active_cycles, idle cycles = 6325989, 354195, 5971794 
shader 41 total_cycles, active_cycles, idle cycles = 6325989, 387941, 5938047 
shader 42 total_cycles, active_cycles, idle cycles = 6325989, 373581, 5952407 
shader 43 total_cycles, active_cycles, idle cycles = 6325989, 366116, 5959873 
shader 44 total_cycles, active_cycles, idle cycles = 6325989, 358953, 5967035 
shader 45 total_cycles, active_cycles, idle cycles = 6325989, 381940, 5944048 
shader 46 total_cycles, active_cycles, idle cycles = 6325989, 354034, 5971955 
shader 47 total_cycles, active_cycles, idle cycles = 6325989, 398545, 5927444 
shader 48 total_cycles, active_cycles, idle cycles = 6325989, 342115, 5983873 
shader 49 total_cycles, active_cycles, idle cycles = 6325989, 387390, 5938599 
shader 50 total_cycles, active_cycles, idle cycles = 6325989, 361480, 5964508 
shader 51 total_cycles, active_cycles, idle cycles = 6325989, 374550, 5951438 
shader 52 total_cycles, active_cycles, idle cycles = 6325989, 345177, 5980812 
shader 53 total_cycles, active_cycles, idle cycles = 6325989, 371920, 5954068 
shader 54 total_cycles, active_cycles, idle cycles = 6325989, 358236, 5967752 
shader 55 total_cycles, active_cycles, idle cycles = 6325989, 400402, 5925587 
shader 56 total_cycles, active_cycles, idle cycles = 6325989, 368937, 5957052 
shader 57 total_cycles, active_cycles, idle cycles = 6325989, 384895, 5941093 
shader 58 total_cycles, active_cycles, idle cycles = 6325989, 356118, 5969871 
shader 59 total_cycles, active_cycles, idle cycles = 6325989, 342642, 5983346 
warps_exctd_sm 0 = 1920 
warps_exctd_sm 1 = 1952 
warps_exctd_sm 2 = 1920 
warps_exctd_sm 3 = 2080 
warps_exctd_sm 4 = 1888 
warps_exctd_sm 5 = 2080 
warps_exctd_sm 6 = 2016 
warps_exctd_sm 7 = 2048 
warps_exctd_sm 8 = 1952 
warps_exctd_sm 9 = 2048 
warps_exctd_sm 10 = 2016 
warps_exctd_sm 11 = 2016 
warps_exctd_sm 12 = 1984 
warps_exctd_sm 13 = 2144 
warps_exctd_sm 14 = 2112 
warps_exctd_sm 15 = 2176 
warps_exctd_sm 16 = 1984 
warps_exctd_sm 17 = 2016 
warps_exctd_sm 18 = 2016 
warps_exctd_sm 19 = 2144 
warps_exctd_sm 20 = 12064 
warps_exctd_sm 21 = 14784 
warps_exctd_sm 22 = 12704 
warps_exctd_sm 23 = 13504 
warps_exctd_sm 24 = 13216 
warps_exctd_sm 25 = 25280 
warps_exctd_sm 26 = 26080 
warps_exctd_sm 27 = 26304 
warps_exctd_sm 28 = 25440 
warps_exctd_sm 29 = 26400 
warps_exctd_sm 30 = 49504 
warps_exctd_sm 31 = 50080 
warps_exctd_sm 32 = 50944 
warps_exctd_sm 33 = 51840 
warps_exctd_sm 34 = 49408 
warps_exctd_sm 35 = 52448 
warps_exctd_sm 36 = 47200 
warps_exctd_sm 37 = 52512 
warps_exctd_sm 38 = 50304 
warps_exctd_sm 39 = 52768 
warps_exctd_sm 40 = 48672 
warps_exctd_sm 41 = 52544 
warps_exctd_sm 42 = 50464 
warps_exctd_sm 43 = 49600 
warps_exctd_sm 44 = 48640 
warps_exctd_sm 45 = 51648 
warps_exctd_sm 46 = 48800 
warps_exctd_sm 47 = 53312 
warps_exctd_sm 48 = 47328 
warps_exctd_sm 49 = 52800 
warps_exctd_sm 50 = 49824 
warps_exctd_sm 51 = 50080 
warps_exctd_sm 52 = 47808 
warps_exctd_sm 53 = 50400 
warps_exctd_sm 54 = 49312 
warps_exctd_sm 55 = 53408 
warps_exctd_sm 56 = 50400 
warps_exctd_sm 57 = 51456 
warps_exctd_sm 58 = 48576 
warps_exctd_sm 59 = 46528 
gpgpu_n_tot_thrd_icount = 828112544
gpgpu_n_tot_w_icount = 25878517
gpgpu_n_stall_shd_mem = 206149955
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 5280222
gpgpu_n_mem_write_global = 115388
gpgpu_n_mem_texture = 2104839
gpgpu_n_mem_const = 6004
gpgpu_n_load_insn  = 58909536
gpgpu_n_store_insn = 1691456
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 26797888
gpgpu_n_const_mem_insn = 28489344
gpgpu_n_param_mem_insn = 8632640
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 88929
gpgpu_stall_shd_mem[c_mem][bk_conf] = 88929
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 169378405
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:278744035	W0_Idle:97707058	W0_Scoreboard:356788939	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:25878648
Warp Occupancy Distribution:
Stall:248881915	W0_Idle:86033980	W0_Scoreboard:40902071	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:3741374
Warp Occupancy Distribution:
Stall:29862120	W0_Idle:11673078	W0_Scoreboard:315886868	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:22137274
warp_utilization0: 0.034090
warp_utilization1: 0.009857
warp_utilization2: 0.058324
traffic_breakdown_coretomem[CONST_ACC_R] = 48032 {8:6004,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 13851088 {8:1731386,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 10709920 {40:40742,72:16744,136:57902,}
traffic_breakdown_coretomem[GLOBAL_ATOMIC] = 142617600 {40:3539011,72:4360,136:5465,}
traffic_breakdown_coretomem[INST_ACC_R] = 57840 {8:7230,}
traffic_breakdown_coretomem[TEXTURE_ACC_R] = 16838712 {8:2104839,}
traffic_breakdown_memtocore[CONST_ACC_R] = 432288 {72:6004,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 235467952 {136:1731382,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 923104 {8:115388,}
traffic_breakdown_memtocore[GLOBAL_ATOMIC] = 142591560 {40:3538360,72:4360,136:5465,}
traffic_breakdown_memtocore[INST_ACC_R] = 983280 {136:7230,}
traffic_breakdown_memtocore[TEXTURE_ACC_R] = 286258104 {136:2104839,}
maxmrqlatency = 1020 
maxdqlatency = 0 
maxmflatency = 10390 
averagemflatency = 850 
averagemflatency_1 = 868 
averagemflatency_2= 829 
averagemrqlatency_1 = 66 
averagemrqlatency_2 = 72 
max_icnt2mem_latency = 9574 
max_icnt2sh_latency = 6325988 
mrq_lat_table:2336003 	83839 	152360 	288349 	682436 	1163013 	1527545 	1214454 	333405 	10525 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	58689 	67768 	90081 	386918 	1341262 	3271961 	2115111 	170421 	3539 	45 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	584577 	338820 	726413 	571671 	847542 	1638858 	1947258 	799345 	57192 	1813 	25 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	4197909 	2841312 	337099 	13921 	166 	0 	0 	0 	0 	0 	0 	0 	180 	768 	3490 	4438 	8876 	15490 	35171 	46975 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1 	76 	12322 	251 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        32        32        32        32        32        32        32        32        32        32        11        13        16        17        15        14 
dram[1]:        24        32        32        32        32        32        32        30        32        24        15        13        17        18        11        14 
dram[2]:        32        24        32        32        32        32        32        30        32        19        18        13        15        18        15        18 
dram[3]:        32        20        28        30        32        30        32        28        30        22        13        15        14        17        13        11 
dram[4]:        32        32        32        32        32        32        32        28        28        28        17        16        11        15        12        12 
dram[5]:        32        24        32        32        32        32        32        26        28        22        15        18        15        14        21        14 
maximum service time to same row:
dram[0]:      1247      1423      1295      1326      1601      1581      1270      1489      1602      1458      2180      2291      2175      2301      2487      2177 
dram[1]:      1071      1363      1481      1400      1448      1292      1409      1229      1341      1457      2449      2343      2589      2115      2439      2044 
dram[2]:      1409      1004      1362      1694      1156      1503      1330      1414      1651      1457      2269      2594      2391      2454      2235      2451 
dram[3]:      1576      1457      1232      1251      1381      1192      1369      1237      1374      1280      2372      2604      2338      2306      2371      2412 
dram[4]:      1327      1419      1477      1294      1349      1163      1303      1303      1156      1505      2269      2122      2269      2216      2276      2213 
dram[5]:      1348      1450      1194      1334      1433      1314      1431      1265      1353      1310      2029      2287      2082      2281      2285      2282 
average row accesses per activate:
dram[0]:  1.170308  1.157016  1.156249  1.159509  1.164171  1.159581  1.175115  1.170424  1.159723  1.151921  1.163816  1.168512  1.177787  1.172971  1.180136  1.175583 
dram[1]:  1.152305  1.152418  1.159558  1.155145  1.160808  1.161573  1.169166  1.171721  1.153569  1.156435  1.163562  1.165422  1.171842  1.172581  1.170709  1.179140 
dram[2]:  1.151841  1.161907  1.152109  1.163693  1.161106  1.191935  1.162975  1.183113  1.147271  1.154279  1.156185  1.165083  1.175541  1.186231  1.168441  1.188449 
dram[3]:  1.149096  1.153383  1.157276  1.159449  1.157485  1.166750  1.165183  1.177266  1.145836  1.152953  1.164110  1.164461  1.170168  1.170454  1.176522  1.182451 
dram[4]:  1.160494  1.157210  1.159548  1.158030  1.162531  1.163001  1.177368  1.170548  1.148857  1.150169  1.188938  1.164828  1.169335  1.171938  1.180044  1.185808 
dram[5]:  1.153548  1.158582  1.159166  1.157702  1.155269  1.162217  1.164291  1.174215  1.152643  1.154681  1.159959  1.160558  1.173224  1.172037  1.171390  1.189373 
average row locality = 7791929/6686634 = 1.165299
average row locality_1 = 5783101/5066386 = 1.141465
average row locality_2 = 2008828/1620248 = 1.239828
average row locality_3 = 0/0 = -nan
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:     55299     51851     50710     49628     53036     50290     52879     51010     52993     49424     51414     50485     53221     51142     54068     52340 
dram[1]:     51905     49684     50532     48982     50585     49960     51002     50661     51143     50314     49535     49400     51260     50604     51788     52104 
dram[2]:     52246     54254     49342     52133     51579     56738     50444     53741     50514     51547     49887     51859     52399     54713     51074     54868 
dram[3]:     49405     51097     50563     50311     49638     52038     50306     52355     49441     50104     50682     49845     50882     50551     52620     52850 
dram[4]:     53575     51657     52169     50032     52351     51966     53499     50629     51193     50010     55733     50551     52050     51063     54291     53777 
dram[5]:     51215     50987     50791     50225     50257     51058     50415     51654     50977     50036     50218     48853     51837     50203     51558     53778 
total reads: 4937883
bank skew: 56738/48853 = 1.16
chip skew: 837338/809459 = 1.03
number of total write accesses:
dram[0]:     31162     27998     27220     26186     30379     27991     31902     30194     32972     29501     31736     30887     32496     30323     31565     29845 
dram[1]:     27916     25910     27064     25630     28112     27648     30099     29824     31193     30352     29927     29738     30483     29855     29445     29621 
dram[2]:     28090     30083     25976     28483     29084     34066     29671     32787     30591     31555     30269     32234     31675     33870     28727     32259 
dram[3]:     25693     27205     27162     26739     27300     29673     29431     31391     29475     30145     31042     30136     30158     29707     30146     30326 
dram[4]:     29586     27716     28466     26575     29834     29565     32522     29799     31172     30121     36101     30868     31299     30314     31746     31166 
dram[5]:     27473     27018     27324     26791     27823     28729     29538     30790     30916     30100     30594     29172     31040     29376     29054     31212 
total reads: 2854123
bank skew: 36101/25630 = 1.41
chip skew: 489420/462817 = 1.06
average mf latency per bank:
dram[0]:        943       886       905       846       816       767       763       715       747       701       811       761       886       839       956       898
dram[1]:        829       862       794       822       728       739       665       684       651       669       711       716       774       789       836       854
dram[2]:        908      1110       877      1043       797      1280       732       902       711       867       778       927       858      1039       929      1101
dram[3]:        860       840       806       812       737       752       667       671       650       655       699       714       786       794       852       858
dram[4]:       1010       923       948       876       872       796       810       730       787       710       877       774       934       863       995       927
dram[5]:        832       852       798       816       719       753       666       691       653       677       708       725       778       801       843       864
maximum mf latency per bank:
dram[0]:       6828      7390      8333      8687      9657      7104      9111      7325      8176      7270      9704      6918      6968      9588      7463      7336
dram[1]:       8119      8128      9964      8577      6931      7684      7041      6978      7672      7854      6870      7643      9590      8143      8657      7401
dram[2]:       9026      9295      9822      8402      8259      7978     10057      7705      7023      7973      8006      8313      6147      7989      6687      6902
dram[3]:       8510      7093      9237      7380      8890      8869      6476      6832      9572      7980      7266      8139      6781      5709      6859      6970
dram[4]:       7601      6808      8275      9716      9430      8120      6504      7246      9143      7664      7111      8463      8075      7473      8658      8139
dram[5]:       7154      7930      8894     10390      9480      7413      8553      7037      7574      6787      8399      9796      8874      8582      5832      6743
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=8350305 n_nop=3482510 n_act=1124768 n_pre=1124758 n_req=842302 n_req_1=464995 n_req_2=377307 n_req_3=0 n_rd=1659551 n_write=958718 bw_util=0.402 bw_util_1=0.2227 bw_util_2=0.1793 bw_util_3=0 blp=10.465267 blp_1= 3.704706 blp_2= 2.967312 blp_3= -nan
 n_activity=8336048 dram_eff=0.4027 dram_eff_1=0.2231 dram_eff_2=0.1796 dram_eff_3=0
bk0: 110596a 3094749i bk1: 103700a 3330477i bk2: 101420a 3349773i bk3: 99250a 3398602i bk4: 106070a 2781785i bk5: 100580a 3026917i bk6: 105758a 2495416i bk7: 102020a 2606876i bk8: 105982a 2962690i bk9: 98848a 3253199i bk10: 102827a 2894199i bk11: 100964a 2896847i bk12: 106442a 2570184i bk13: 102280a 2752956i bk14: 108136a 2459892i bk15: 104678a 2596794i 
bw_dist = 0.223	0.179	0.000	0.596	0.002
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=14.662
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=8350305 n_nop=3624929 n_act=1093424 n_pre=1093409 n_req=821784 n_req_1=445497 n_req_2=376287 n_req_3=0 n_rd=1618896 n_write=919647 bw_util=0.3922 bw_util_1=0.2134 bw_util_2=0.1788 bw_util_3=0 blp=10.020858 blp_1= 3.597958 blp_2= 2.935182 blp_3= -nan
 n_activity=8304805 dram_eff=0.3944 dram_eff_1=0.2146 dram_eff_2=0.1798 dram_eff_3=0
bk0: 103808a 3538542i bk1: 99368a 3684987i bk2: 101060a 3476286i bk3: 97964a 3572666i bk4: 101170a 3206353i bk5: 99918a 3191104i bk6: 101997a 2848811i bk7: 101318a 2793692i bk8: 102286a 3266544i bk9: 100627a 3241672i bk10: 99068a 3224531i bk11: 98800a 3150886i bk12: 102520a 2930226i bk13: 101208a 2937296i bk14: 103576a 2863235i bk15: 104208a 2757222i 
bw_dist = 0.213	0.179	0.000	0.602	0.005
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=13.3935
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=8350305 n_nop=3429570 n_act=1136637 n_pre=1136624 n_req=849909 n_req_1=472031 n_req_2=377878 n_req_3=0 n_rd=1674638 n_write=972836 bw_util=0.4057 bw_util_1=0.2261 bw_util_2=0.1796 bw_util_3=0 blp=10.637890 blp_1= 3.740634 blp_2= 2.984316 blp_3= -nan
 n_activity=8342342 dram_eff=0.4061 dram_eff_1=0.2263 dram_eff_2=0.1798 dram_eff_3=0
bk0: 104488a 3396204i bk1: 108508a 3038337i bk2: 98682a 3474190i bk3: 104266a 3062788i bk4: 103154a 2924388i bk5: 113474a 2194137i bk6: 100886a 2716403i bk7: 107480a 2224642i bk8: 101026a 3228253i bk9: 103090a 2980897i bk10: 99774a 3057127i bk11: 103716a 2698693i bk12: 104794a 2647428i bk13: 109424a 2253435i bk14: 102146a 2789217i bk15: 109730a 2229197i 
bw_dist = 0.226	0.180	0.000	0.593	0.001
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=15.1681
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=8350305 n_nop=3601842 n_act=1098808 n_pre=1098793 n_req=824978 n_req_1=448417 n_req_2=376561 n_req_3=0 n_rd=1625373 n_write=925489 bw_util=0.3938 bw_util_1=0.2148 bw_util_2=0.179 bw_util_3=0 blp=10.100560 blp_1= 3.618324 blp_2= 2.939216 blp_3= -nan
 n_activity=8311133 dram_eff=0.3956 dram_eff_1=0.2158 dram_eff_2=0.1798 dram_eff_3=0
bk0: 98810a 3811947i bk1: 102194a 3521074i bk2: 101125a 3453008i bk3: 100622a 3404927i bk4: 99276a 3284004i bk5: 104076a 2888525i bk6: 100612a 2896831i bk7: 104710a 2565520i bk8: 98882a 3444623i bk9: 100206a 3246408i bk10: 101364a 3059931i bk11: 99690a 3084066i bk12: 101764a 2959088i bk13: 101102a 2920633i bk14: 105240a 2739005i bk15: 105700a 2645070i 
bw_dist = 0.215	0.179	0.000	0.602	0.005
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=13.612
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=8350305 n_nop=3449043 n_act=1132256 n_pre=1132243 n_req=847155 n_req_1=469464 n_req_2=377691 n_req_3=0 n_rd=1669066 n_write=967697 bw_util=0.4044 bw_util_1=0.2249 bw_util_2=0.1795 bw_util_3=0 blp=10.578074 blp_1= 3.734463 blp_2= 2.976131 blp_3= -nan
 n_activity=8340051 dram_eff=0.4049 dram_eff_1=0.2252 dram_eff_2=0.1797 dram_eff_3=0
bk0: 107150a 3246026i bk1: 103314a 3335013i bk2: 104336a 3181106i bk3: 100062a 3328069i bk4: 104700a 2834716i bk5: 103932a 2761083i bk6: 106990a 2363393i bk7: 101256a 2639130i bk8: 102384a 3174499i bk9: 100018a 3173735i bk10: 111464a 2342971i bk11: 101100a 2870681i bk12: 104100a 2690382i bk13: 102126a 2738883i bk14: 108580a 2397750i bk15: 107554a 2387532i 
bw_dist = 0.225	0.179	0.000	0.594	0.001
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=15.001
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=8350305 n_nop=3592832 n_act=1100721 n_pre=1100707 n_req=826354 n_req_1=449663 n_req_2=376691 n_req_3=0 n_rd=1628104 n_write=927941 bw_util=0.3944 bw_util_1=0.2154 bw_util_2=0.179 bw_util_3=0 blp=10.123757 blp_1= 3.625293 blp_2= 2.938092 blp_3= -nan
 n_activity=8315083 dram_eff=0.3961 dram_eff_1=0.2163 dram_eff_2=0.1798 dram_eff_3=0
bk0: 102430a 3587864i bk1: 101974a 3520871i bk2: 101582a 3397459i bk3: 100450a 3378520i bk4: 100514a 3187060i bk5: 102114a 3007672i bk6: 100828a 2880648i bk7: 103306a 2629693i bk8: 101954a 3283744i bk9: 100072a 3260082i bk10: 100434a 3102740i bk11: 97704a 3199077i bk12: 103668a 2853049i bk13: 100406a 2971188i bk14: 103112a 2890560i bk15: 107556a 2523241i 
bw_dist = 0.215	0.179	0.000	0.601	0.004
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=13.6919

========= L2 cache stats =========
L2_cache_bank[0]: Access = 636644, Miss = 423622, Miss_rate = 0.665, Pending_hits = 8010, Reservation_fails = 301900
L2_cache_bank[1]: Access = 612077, Miss = 406174, Miss_rate = 0.664, Pending_hits = 7072, Reservation_fails = 226046
L2_cache_bank[2]: Access = 622816, Miss = 407751, Miss_rate = 0.655, Pending_hits = 6638, Reservation_fails = 215034
L2_cache_bank[3]: Access = 612961, Miss = 401710, Miss_rate = 0.655, Pending_hits = 6352, Reservation_fails = 209609
L2_cache_bank[4]: Access = 615206, Miss = 407494, Miss_rate = 0.662, Pending_hits = 7114, Reservation_fails = 157373
L2_cache_bank[5]: Access = 661741, Miss = 429867, Miss_rate = 0.650, Pending_hits = 8492, Reservation_fails = 347804
L2_cache_bank[6]: Access = 615363, Miss = 403537, Miss_rate = 0.656, Pending_hits = 6325, Reservation_fails = 169867
L2_cache_bank[7]: Access = 629652, Miss = 409153, Miss_rate = 0.650, Pending_hits = 6886, Reservation_fails = 212042
L2_cache_bank[8]: Access = 635876, Miss = 424869, Miss_rate = 0.668, Pending_hits = 8270, Reservation_fails = 305115
L2_cache_bank[9]: Access = 624054, Miss = 409692, Miss_rate = 0.657, Pending_hits = 7508, Reservation_fails = 236017
L2_cache_bank[10]: Access = 619375, Miss = 407276, Miss_rate = 0.658, Pending_hits = 6731, Reservation_fails = 189076
L2_cache_bank[11]: Access = 627418, Miss = 406799, Miss_rate = 0.648, Pending_hits = 7076, Reservation_fails = 225479
Cache L2_bank_000:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 636644, Miss = 423622 (0.665), PendingHit = 8010 (0.0126)
Cache L2_bank_001:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 612077, Miss = 406174 (0.664), PendingHit = 7072 (0.0116)
Cache L2_bank_002:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 622816, Miss = 407751 (0.655), PendingHit = 6638 (0.0107)
Cache L2_bank_003:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 612961, Miss = 401710 (0.655), PendingHit = 6352 (0.0104)
Cache L2_bank_004:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 615206, Miss = 407494 (0.662), PendingHit = 7114 (0.0116)
Cache L2_bank_005:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 661741, Miss = 429867 (0.65), PendingHit = 8492 (0.0128)
Cache L2_bank_006:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 615363, Miss = 403537 (0.656), PendingHit = 6325 (0.0103)
Cache L2_bank_007:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 629652, Miss = 409153 (0.65), PendingHit = 6886 (0.0109)
Cache L2_bank_008:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 635876, Miss = 424869 (0.668), PendingHit = 8270 (0.013)
Cache L2_bank_009:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 624054, Miss = 409692 (0.657), PendingHit = 7508 (0.012)
Cache L2_bank_010:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 619375, Miss = 407276 (0.658), PendingHit = 6731 (0.0109)
Cache L2_bank_011:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 627418, Miss = 406799 (0.648), PendingHit = 7076 (0.0113)
L2 Cache Total Miss Rate = 0.657
Stream 1: L2 Cache Miss Rate = 0.749
Stream 2: L2 Cache Miss Rate = 0.554
Stream 1: Accesses  = 3983563
Stream 1: Misses  = 2982531
Stream 2: Accesses  = 3529620
Stream 2: Misses  = 1955413
Stream 1+2: Accesses  = 7513183
Stream 1+2: Misses  = 4937944
Total Accesses  = 7513183
MPKI-CORES
CORE_L2MPKI_0	76.909
CORE_L2MPKI_1	78.912
CORE_L2MPKI_2	76.496
CORE_L2MPKI_3	77.607
CORE_L2MPKI_4	77.673
CORE_L2MPKI_5	79.037
CORE_L2MPKI_6	78.298
CORE_L2MPKI_7	78.942
CORE_L2MPKI_8	77.926
CORE_L2MPKI_9	79.511
CORE_L2MPKI_10	77.901
CORE_L2MPKI_11	79.428
CORE_L2MPKI_12	79.221
CORE_L2MPKI_13	79.962
CORE_L2MPKI_14	79.003
CORE_L2MPKI_15	80.312
CORE_L2MPKI_16	77.479
CORE_L2MPKI_17	78.934
CORE_L2MPKI_18	76.823
CORE_L2MPKI_19	79.298
CORE_L2MPKI_20	15.914
CORE_L2MPKI_21	13.085
CORE_L2MPKI_22	14.997
CORE_L2MPKI_23	14.982
CORE_L2MPKI_24	14.660
CORE_L2MPKI_25	7.057
CORE_L2MPKI_26	6.681
CORE_L2MPKI_27	6.692
CORE_L2MPKI_28	6.724
CORE_L2MPKI_29	6.627
CORE_L2MPKI_30	2.838
CORE_L2MPKI_31	2.779
CORE_L2MPKI_32	2.712
CORE_L2MPKI_33	2.763
CORE_L2MPKI_34	2.832
CORE_L2MPKI_35	2.744
CORE_L2MPKI_36	2.952
CORE_L2MPKI_37	2.741
CORE_L2MPKI_38	2.809
CORE_L2MPKI_39	2.706
CORE_L2MPKI_40	2.835
CORE_L2MPKI_41	2.759
CORE_L2MPKI_42	2.793
CORE_L2MPKI_43	2.859
CORE_L2MPKI_44	2.860
CORE_L2MPKI_45	2.713
CORE_L2MPKI_46	2.844
CORE_L2MPKI_47	2.715
CORE_L2MPKI_48	2.930
CORE_L2MPKI_49	2.694
CORE_L2MPKI_50	2.824
CORE_L2MPKI_51	2.766
CORE_L2MPKI_52	2.826
CORE_L2MPKI_53	2.746
CORE_L2MPKI_54	2.818
CORE_L2MPKI_55	2.704
CORE_L2MPKI_56	2.738
CORE_L2MPKI_57	2.715
CORE_L2MPKI_58	2.808
CORE_L2MPKI_59	2.962
Avg_MPKI_Stream1= 55.903
Avg_MPKI_Stream2= 2.793
MISSES-CORES
CORE_MISSES_0	100904
CORE_MISSES_1	103906
CORE_MISSES_2	98794
CORE_MISSES_3	107021
CORE_MISSES_4	97267
CORE_MISSES_5	107882
CORE_MISSES_6	103592
CORE_MISSES_7	107432
CORE_MISSES_8	102331
CORE_MISSES_9	110201
CORE_MISSES_10	104803
CORE_MISSES_11	107633
CORE_MISSES_12	103887
CORE_MISSES_13	111404
CORE_MISSES_14	110728
CORE_MISSES_15	113632
CORE_MISSES_16	104045
CORE_MISSES_17	106774
CORE_MISSES_18	104966
CORE_MISSES_19	110507
CORE_MISSES_20	88187
CORE_MISSES_21	93184
CORE_MISSES_22	86433
CORE_MISSES_23	98946
CORE_MISSES_24	88360
CORE_MISSES_25	83955
CORE_MISSES_26	82563
CORE_MISSES_27	82204
CORE_MISSES_28	79277
CORE_MISSES_29	81713
CORE_MISSES_30	64770
CORE_MISSES_31	64517
CORE_MISSES_32	63734
CORE_MISSES_33	66173
CORE_MISSES_34	64595
CORE_MISSES_35	67026
CORE_MISSES_36	63770
CORE_MISSES_37	66324
CORE_MISSES_38	64524
CORE_MISSES_39	66947
CORE_MISSES_40	63571
CORE_MISSES_41	67771
CORE_MISSES_42	66082
CORE_MISSES_43	66272
CORE_MISSES_44	65012
CORE_MISSES_45	65608
CORE_MISSES_46	63744
CORE_MISSES_47	68538
CORE_MISSES_48	63450
CORE_MISSES_49	66088
CORE_MISSES_50	64633
CORE_MISSES_51	65617
CORE_MISSES_52	61753
CORE_MISSES_53	64672
CORE_MISSES_54	63922
CORE_MISSES_55	68575
CORE_MISSES_56	63966
CORE_MISSES_57	66173
CORE_MISSES_58	63311
CORE_MISSES_59	64275
L2_MISSES = 4937944
L2_total_cache_accesses = 7513183
L2_total_cache_misses = 4937944
L2_total_cache_miss_rate = 0.6572
L2_total_cache_pending_hits = 86474
L2_total_cache_reservation_fails = 2795362
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 776689
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 25184
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 4477849
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 2479048
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 4307
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 545
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1152
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 8239
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 1660666
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 53763
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 390410
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 244249
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 40789
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 6485
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 68114
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 36357
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 6314
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 497
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 419
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 27469
L2_cache_data_port_util = 0.244
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=26467780
icnt_total_pkts_simt_to_mem=11389112
statistics from finished app 2
-------------------------------------------------
gpu_ipc_1 =       4.8226
gpu_ipc_2 =     124.7808
gpu_tot_sim_cycle_stream_1 = 6325988
gpu_tot_sim_cycle_stream_2 = 6323375
gpu_sim_insn_1 = 30507808
gpu_sim_insn_2 = 789035808
gpu_sim_cycle = 6325989
gpu_sim_insn = 819543616
gpu_ipc =     129.5518
gpu_tot_sim_cycle = 6325989
gpu_tot_sim_insn = 819543616
gpu_tot_ipc =     129.5518
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 24880541
gpu_stall_icnt2sh    = 8304343
gpu_total_sim_rate=116495

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 13510514
	L1I_total_cache_misses = 45890
	L1I_total_cache_miss_rate = 0.0034
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 140, Miss = 140, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 549
	L1D_cache_core[1]: Access = 138, Miss = 138, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 747
	L1D_cache_core[2]: Access = 138, Miss = 138, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 687
	L1D_cache_core[3]: Access = 144, Miss = 144, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 394
	L1D_cache_core[4]: Access = 134, Miss = 134, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 638
	L1D_cache_core[5]: Access = 148, Miss = 148, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 678
	L1D_cache_core[6]: Access = 142, Miss = 142, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 719
	L1D_cache_core[7]: Access = 146, Miss = 146, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 787
	L1D_cache_core[8]: Access = 136, Miss = 136, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 730
	L1D_cache_core[9]: Access = 144, Miss = 144, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 799
	L1D_cache_core[10]: Access = 142, Miss = 142, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 887
	L1D_cache_core[11]: Access = 142, Miss = 142, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 732
	L1D_cache_core[12]: Access = 140, Miss = 140, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 762
	L1D_cache_core[13]: Access = 148, Miss = 148, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 855
	L1D_cache_core[14]: Access = 150, Miss = 150, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 882
	L1D_cache_core[15]: Access = 148, Miss = 148, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 711
	L1D_cache_core[16]: Access = 140, Miss = 140, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 912
	L1D_cache_core[17]: Access = 140, Miss = 140, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 798
	L1D_cache_core[18]: Access = 142, Miss = 142, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 818
	L1D_cache_core[19]: Access = 150, Miss = 150, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1000
	L1D_cache_core[20]: Access = 10811, Miss = 10811, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 36277
	L1D_cache_core[21]: Access = 14506, Miss = 14506, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 11423
	L1D_cache_core[22]: Access = 11306, Miss = 11306, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 30956
	L1D_cache_core[23]: Access = 13141, Miss = 13141, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 25979
	L1D_cache_core[24]: Access = 11976, Miss = 11976, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 25700
	L1D_cache_core[25]: Access = 26436, Miss = 26436, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 55131
	L1D_cache_core[26]: Access = 27627, Miss = 27627, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 44231
	L1D_cache_core[27]: Access = 27340, Miss = 27340, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 43630
	L1D_cache_core[28]: Access = 26280, Miss = 26280, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 61136
	L1D_cache_core[29]: Access = 27484, Miss = 27484, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 43327
	L1D_cache_core[30]: Access = 53691, Miss = 53691, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 110678
	L1D_cache_core[31]: Access = 54550, Miss = 54550, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 117549
	L1D_cache_core[32]: Access = 55072, Miss = 55072, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 101389
	L1D_cache_core[33]: Access = 56150, Miss = 56150, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 94757
	L1D_cache_core[34]: Access = 53701, Miss = 53701, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 117065
	L1D_cache_core[35]: Access = 57287, Miss = 57287, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 83530
	L1D_cache_core[36]: Access = 50946, Miss = 50946, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 145731
	L1D_cache_core[37]: Access = 56791, Miss = 56791, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 88110
	L1D_cache_core[38]: Access = 53954, Miss = 53954, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 100592
	L1D_cache_core[39]: Access = 58071, Miss = 58071, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 81417
	L1D_cache_core[40]: Access = 52717, Miss = 52717, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 120384
	L1D_cache_core[41]: Access = 57737, Miss = 57737, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 97777
	L1D_cache_core[42]: Access = 55573, Miss = 55573, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 86985
	L1D_cache_core[43]: Access = 54556, Miss = 54556, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 130096
	L1D_cache_core[44]: Access = 53410, Miss = 53410, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 93577
	L1D_cache_core[45]: Access = 56819, Miss = 56819, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 84809
	L1D_cache_core[46]: Access = 52782, Miss = 52782, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 117928
	L1D_cache_core[47]: Access = 59263, Miss = 59263, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 61219
	L1D_cache_core[48]: Access = 51064, Miss = 51064, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 129583
	L1D_cache_core[49]: Access = 57530, Miss = 57530, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 79730
	L1D_cache_core[50]: Access = 53847, Miss = 53847, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 128168
	L1D_cache_core[51]: Access = 55725, Miss = 55725, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 91260
	L1D_cache_core[52]: Access = 51347, Miss = 51347, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 128454
	L1D_cache_core[53]: Access = 55456, Miss = 55456, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 99691
	L1D_cache_core[54]: Access = 53221, Miss = 53221, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 109985
	L1D_cache_core[55]: Access = 59529, Miss = 59529, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 59485
	L1D_cache_core[56]: Access = 54909, Miss = 54909, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 101010
	L1D_cache_core[57]: Access = 57316, Miss = 57316, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 97874
	L1D_cache_core[58]: Access = 52974, Miss = 52974, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 118181
	L1D_cache_core[59]: Access = 51027, Miss = 51027, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 122229
	L1D_total_cache_accesses = 1846774
	L1D_total_cache_misses = 1846774
	L1D_total_cache_miss_rate = 1.0000
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 3492118
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.005
L1C_cache:
	L1C_total_cache_accesses = 1160062
	L1C_total_cache_misses = 9065
	L1C_total_cache_miss_rate = 0.0078
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 88929
L1T_cache:
	L1T_total_cache_accesses = 5613660
	L1T_total_cache_misses = 2104839
	L1T_total_cache_miss_rate = 0.3749
	L1T_total_cache_pending_hits = 3508821
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1731386
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 3285477
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 1150997
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 9065
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 88929
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 3508821
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 2104839
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 115388
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 206641
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 13464624
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 45890
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
1893, 1262, 1893, 1262, 1893, 1262, 1893, 1262, 1870, 1262, 1851, 1262, 1447, 1262, 1447, 1262, 1262, 1239, 1262, 1177, 1262, 935, 1262, 745, 1262, 758, 1262, 642, 1262, 631, 1262, 631, 
shader 0 total_cycles, active_cycles, idle cycles = 6325989, 20568, 6305420 
shader 1 total_cycles, active_cycles, idle cycles = 6325989, 20642, 6305346 
shader 2 total_cycles, active_cycles, idle cycles = 6325989, 20248, 6305741 
shader 3 total_cycles, active_cycles, idle cycles = 6325989, 21619, 6304370 
shader 4 total_cycles, active_cycles, idle cycles = 6325989, 19632, 6306356 
shader 5 total_cycles, active_cycles, idle cycles = 6325989, 21399, 6304589 
shader 6 total_cycles, active_cycles, idle cycles = 6325989, 20742, 6305246 
shader 7 total_cycles, active_cycles, idle cycles = 6325989, 21334, 6304654 
shader 8 total_cycles, active_cycles, idle cycles = 6325989, 20586, 6305403 
shader 9 total_cycles, active_cycles, idle cycles = 6325989, 21727, 6304262 
shader 10 total_cycles, active_cycles, idle cycles = 6325989, 21091, 6304898 
shader 11 total_cycles, active_cycles, idle cycles = 6325989, 21243, 6304746 
shader 12 total_cycles, active_cycles, idle cycles = 6325989, 20558, 6305430 
shader 13 total_cycles, active_cycles, idle cycles = 6325989, 21842, 6304147 
shader 14 total_cycles, active_cycles, idle cycles = 6325989, 21973, 6304015 
shader 15 total_cycles, active_cycles, idle cycles = 6325989, 22181, 6303807 
shader 16 total_cycles, active_cycles, idle cycles = 6325989, 21052, 6304937 
shader 17 total_cycles, active_cycles, idle cycles = 6325989, 21205, 6304783 
shader 18 total_cycles, active_cycles, idle cycles = 6325989, 21419, 6304570 
shader 19 total_cycles, active_cycles, idle cycles = 6325989, 21848, 6304141 
shader 20 total_cycles, active_cycles, idle cycles = 6325989, 87458, 6238531 
shader 21 total_cycles, active_cycles, idle cycles = 6325989, 112353, 6213636 
shader 22 total_cycles, active_cycles, idle cycles = 6325989, 90973, 6235016 
shader 23 total_cycles, active_cycles, idle cycles = 6325989, 104167, 6221821 
shader 24 total_cycles, active_cycles, idle cycles = 6325989, 95135, 6230854 
shader 25 total_cycles, active_cycles, idle cycles = 6325989, 187824, 6138165 
shader 26 total_cycles, active_cycles, idle cycles = 6325989, 195073, 6130916 
shader 27 total_cycles, active_cycles, idle cycles = 6325989, 193947, 6132041 
shader 28 total_cycles, active_cycles, idle cycles = 6325989, 186158, 6139831 
shader 29 total_cycles, active_cycles, idle cycles = 6325989, 194684, 6131305 
shader 30 total_cycles, active_cycles, idle cycles = 6325989, 360506, 5965483 
shader 31 total_cycles, active_cycles, idle cycles = 6325989, 366707, 5959282 
shader 32 total_cycles, active_cycles, idle cycles = 6325989, 371162, 5954827 
shader 33 total_cycles, active_cycles, idle cycles = 6325989, 378256, 5947732 
shader 34 total_cycles, active_cycles, idle cycles = 6325989, 360282, 5965706 
shader 35 total_cycles, active_cycles, idle cycles = 6325989, 385747, 5940242 
shader 36 total_cycles, active_cycles, idle cycles = 6325989, 341169, 5984819 
shader 37 total_cycles, active_cycles, idle cycles = 6325989, 382143, 5943846 
shader 38 total_cycles, active_cycles, idle cycles = 6325989, 362814, 5963175 
shader 39 total_cycles, active_cycles, idle cycles = 6325989, 390677, 5935312 
shader 40 total_cycles, active_cycles, idle cycles = 6325989, 354195, 5971794 
shader 41 total_cycles, active_cycles, idle cycles = 6325989, 387941, 5938047 
shader 42 total_cycles, active_cycles, idle cycles = 6325989, 373581, 5952407 
shader 43 total_cycles, active_cycles, idle cycles = 6325989, 366116, 5959873 
shader 44 total_cycles, active_cycles, idle cycles = 6325989, 358953, 5967035 
shader 45 total_cycles, active_cycles, idle cycles = 6325989, 381940, 5944048 
shader 46 total_cycles, active_cycles, idle cycles = 6325989, 354034, 5971955 
shader 47 total_cycles, active_cycles, idle cycles = 6325989, 398545, 5927444 
shader 48 total_cycles, active_cycles, idle cycles = 6325989, 342115, 5983873 
shader 49 total_cycles, active_cycles, idle cycles = 6325989, 387390, 5938599 
shader 50 total_cycles, active_cycles, idle cycles = 6325989, 361480, 5964508 
shader 51 total_cycles, active_cycles, idle cycles = 6325989, 374550, 5951438 
shader 52 total_cycles, active_cycles, idle cycles = 6325989, 345177, 5980812 
shader 53 total_cycles, active_cycles, idle cycles = 6325989, 371920, 5954068 
shader 54 total_cycles, active_cycles, idle cycles = 6325989, 358236, 5967752 
shader 55 total_cycles, active_cycles, idle cycles = 6325989, 400402, 5925587 
shader 56 total_cycles, active_cycles, idle cycles = 6325989, 368937, 5957052 
shader 57 total_cycles, active_cycles, idle cycles = 6325989, 384895, 5941093 
shader 58 total_cycles, active_cycles, idle cycles = 6325989, 356118, 5969871 
shader 59 total_cycles, active_cycles, idle cycles = 6325989, 342642, 5983346 
warps_exctd_sm 0 = 1920 
warps_exctd_sm 1 = 1952 
warps_exctd_sm 2 = 1920 
warps_exctd_sm 3 = 2080 
warps_exctd_sm 4 = 1888 
warps_exctd_sm 5 = 2080 
warps_exctd_sm 6 = 2016 
warps_exctd_sm 7 = 2048 
warps_exctd_sm 8 = 1952 
warps_exctd_sm 9 = 2048 
warps_exctd_sm 10 = 2016 
warps_exctd_sm 11 = 2016 
warps_exctd_sm 12 = 1984 
warps_exctd_sm 13 = 2144 
warps_exctd_sm 14 = 2112 
warps_exctd_sm 15 = 2176 
warps_exctd_sm 16 = 1984 
warps_exctd_sm 17 = 2016 
warps_exctd_sm 18 = 2016 
warps_exctd_sm 19 = 2144 
warps_exctd_sm 20 = 12064 
warps_exctd_sm 21 = 14784 
warps_exctd_sm 22 = 12704 
warps_exctd_sm 23 = 13504 
warps_exctd_sm 24 = 13216 
warps_exctd_sm 25 = 25280 
warps_exctd_sm 26 = 26080 
warps_exctd_sm 27 = 26304 
warps_exctd_sm 28 = 25440 
warps_exctd_sm 29 = 26400 
warps_exctd_sm 30 = 49504 
warps_exctd_sm 31 = 50080 
warps_exctd_sm 32 = 50944 
warps_exctd_sm 33 = 51840 
warps_exctd_sm 34 = 49408 
warps_exctd_sm 35 = 52448 
warps_exctd_sm 36 = 47200 
warps_exctd_sm 37 = 52512 
warps_exctd_sm 38 = 50304 
warps_exctd_sm 39 = 52768 
warps_exctd_sm 40 = 48672 
warps_exctd_sm 41 = 52544 
warps_exctd_sm 42 = 50464 
warps_exctd_sm 43 = 49600 
warps_exctd_sm 44 = 48640 
warps_exctd_sm 45 = 51648 
warps_exctd_sm 46 = 48800 
warps_exctd_sm 47 = 53312 
warps_exctd_sm 48 = 47328 
warps_exctd_sm 49 = 52800 
warps_exctd_sm 50 = 49824 
warps_exctd_sm 51 = 50080 
warps_exctd_sm 52 = 47808 
warps_exctd_sm 53 = 50400 
warps_exctd_sm 54 = 49312 
warps_exctd_sm 55 = 53408 
warps_exctd_sm 56 = 50400 
warps_exctd_sm 57 = 51456 
warps_exctd_sm 58 = 48576 
warps_exctd_sm 59 = 46528 
gpgpu_n_tot_thrd_icount = 828112544
gpgpu_n_tot_w_icount = 25878517
gpgpu_n_stall_shd_mem = 206149955
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 5280222
gpgpu_n_mem_write_global = 115388
gpgpu_n_mem_texture = 2104839
gpgpu_n_mem_const = 6004
gpgpu_n_load_insn  = 58909536
gpgpu_n_store_insn = 1691456
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 26797888
gpgpu_n_const_mem_insn = 28489344
gpgpu_n_param_mem_insn = 8632640
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 88929
gpgpu_stall_shd_mem[c_mem][bk_conf] = 88929
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 169378405
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:278744035	W0_Idle:97707058	W0_Scoreboard:356788939	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:25878648
Warp Occupancy Distribution:
Stall:248881915	W0_Idle:86033980	W0_Scoreboard:40902071	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:3741374
Warp Occupancy Distribution:
Stall:29862120	W0_Idle:11673078	W0_Scoreboard:315886868	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:22137274
warp_utilization0: 0.034090
warp_utilization1: 0.009857
warp_utilization2: 0.058324
traffic_breakdown_coretomem[CONST_ACC_R] = 48032 {8:6004,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 13851088 {8:1731386,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 10709920 {40:40742,72:16744,136:57902,}
traffic_breakdown_coretomem[GLOBAL_ATOMIC] = 142617600 {40:3539011,72:4360,136:5465,}
traffic_breakdown_coretomem[INST_ACC_R] = 57840 {8:7230,}
traffic_breakdown_coretomem[TEXTURE_ACC_R] = 16838712 {8:2104839,}
traffic_breakdown_memtocore[CONST_ACC_R] = 432288 {72:6004,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 235467952 {136:1731382,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 923104 {8:115388,}
traffic_breakdown_memtocore[GLOBAL_ATOMIC] = 142591560 {40:3538360,72:4360,136:5465,}
traffic_breakdown_memtocore[INST_ACC_R] = 983280 {136:7230,}
traffic_breakdown_memtocore[TEXTURE_ACC_R] = 286258104 {136:2104839,}
maxmrqlatency = 1020 
maxdqlatency = 0 
maxmflatency = 10390 
averagemflatency = 850 
averagemflatency_1 = 868 
averagemflatency_2= 829 
averagemrqlatency_1 = 66 
averagemrqlatency_2 = 72 
max_icnt2mem_latency = 9574 
max_icnt2sh_latency = 6325988 
mrq_lat_table:2336003 	83839 	152360 	288349 	682436 	1163013 	1527545 	1214454 	333405 	10525 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	58689 	67768 	90081 	386918 	1341262 	3271961 	2115111 	170421 	3539 	45 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	584577 	338820 	726413 	571671 	847542 	1638858 	1947258 	799345 	57192 	1813 	25 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	4197909 	2841312 	337099 	13921 	166 	0 	0 	0 	0 	0 	0 	0 	180 	768 	3490 	4438 	8876 	15490 	35171 	46975 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1 	76 	12322 	251 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        32        32        32        32        32        32        32        32        32        32        11        13        16        17        15        14 
dram[1]:        24        32        32        32        32        32        32        30        32        24        15        13        17        18        11        14 
dram[2]:        32        24        32        32        32        32        32        30        32        19        18        13        15        18        15        18 
dram[3]:        32        20        28        30        32        30        32        28        30        22        13        15        14        17        13        11 
dram[4]:        32        32        32        32        32        32        32        28        28        28        17        16        11        15        12        12 
dram[5]:        32        24        32        32        32        32        32        26        28        22        15        18        15        14        21        14 
maximum service time to same row:
dram[0]:      1247      1423      1295      1326      1601      1581      1270      1489      1602      1458      2180      2291      2175      2301      2487      2177 
dram[1]:      1071      1363      1481      1400      1448      1292      1409      1229      1341      1457      2449      2343      2589      2115      2439      2044 
dram[2]:      1409      1004      1362      1694      1156      1503      1330      1414      1651      1457      2269      2594      2391      2454      2235      2451 
dram[3]:      1576      1457      1232      1251      1381      1192      1369      1237      1374      1280      2372      2604      2338      2306      2371      2412 
dram[4]:      1327      1419      1477      1294      1349      1163      1303      1303      1156      1505      2269      2122      2269      2216      2276      2213 
dram[5]:      1348      1450      1194      1334      1433      1314      1431      1265      1353      1310      2029      2287      2082      2281      2285      2282 
average row accesses per activate:
dram[0]:  1.170308  1.157016  1.156249  1.159509  1.164171  1.159581  1.175115  1.170424  1.159723  1.151921  1.163816  1.168512  1.177787  1.172971  1.180136  1.175583 
dram[1]:  1.152305  1.152418  1.159558  1.155145  1.160808  1.161573  1.169166  1.171721  1.153569  1.156435  1.163562  1.165422  1.171842  1.172581  1.170709  1.179140 
dram[2]:  1.151841  1.161907  1.152109  1.163693  1.161106  1.191935  1.162975  1.183113  1.147271  1.154279  1.156185  1.165083  1.175541  1.186231  1.168441  1.188449 
dram[3]:  1.149096  1.153383  1.157276  1.159449  1.157485  1.166750  1.165183  1.177266  1.145836  1.152953  1.164110  1.164461  1.170168  1.170454  1.176522  1.182451 
dram[4]:  1.160494  1.157210  1.159548  1.158030  1.162531  1.163001  1.177368  1.170548  1.148857  1.150169  1.188938  1.164828  1.169335  1.171938  1.180044  1.185808 
dram[5]:  1.153548  1.158582  1.159166  1.157702  1.155269  1.162217  1.164291  1.174215  1.152643  1.154681  1.159959  1.160558  1.173224  1.172037  1.171390  1.189373 
average row locality = 7791929/6686634 = 1.165299
average row locality_1 = 5783101/5066386 = 1.141465
average row locality_2 = 2008828/1620248 = 1.239828
average row locality_3 = 0/0 = -nan
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:     55299     51851     50710     49628     53036     50290     52879     51010     52993     49424     51414     50485     53221     51142     54068     52340 
dram[1]:     51905     49684     50532     48982     50585     49960     51002     50661     51143     50314     49535     49400     51260     50604     51788     52104 
dram[2]:     52246     54254     49342     52133     51579     56738     50444     53741     50514     51547     49887     51859     52399     54713     51074     54868 
dram[3]:     49405     51097     50563     50311     49638     52038     50306     52355     49441     50104     50682     49845     50882     50551     52620     52850 
dram[4]:     53575     51657     52169     50032     52351     51966     53499     50629     51193     50010     55733     50551     52050     51063     54291     53777 
dram[5]:     51215     50987     50791     50225     50257     51058     50415     51654     50977     50036     50218     48853     51837     50203     51558     53778 
total reads: 4937883
bank skew: 56738/48853 = 1.16
chip skew: 837338/809459 = 1.03
number of total write accesses:
dram[0]:     31162     27998     27220     26186     30379     27991     31902     30194     32972     29501     31736     30887     32496     30323     31565     29845 
dram[1]:     27916     25910     27064     25630     28112     27648     30099     29824     31193     30352     29927     29738     30483     29855     29445     29621 
dram[2]:     28090     30083     25976     28483     29084     34066     29671     32787     30591     31555     30269     32234     31675     33870     28727     32259 
dram[3]:     25693     27205     27162     26739     27300     29673     29431     31391     29475     30145     31042     30136     30158     29707     30146     30326 
dram[4]:     29586     27716     28466     26575     29834     29565     32522     29799     31172     30121     36101     30868     31299     30314     31746     31166 
dram[5]:     27473     27018     27324     26791     27823     28729     29538     30790     30916     30100     30594     29172     31040     29376     29054     31212 
total reads: 2854123
bank skew: 36101/25630 = 1.41
chip skew: 489420/462817 = 1.06
average mf latency per bank:
dram[0]:        943       886       905       846       816       767       763       715       747       701       811       761       886       839       956       898
dram[1]:        829       862       794       822       728       739       665       684       651       669       711       716       774       789       836       854
dram[2]:        908      1110       877      1043       797      1280       732       902       711       867       778       927       858      1039       929      1101
dram[3]:        860       840       806       812       737       752       667       671       650       655       699       714       786       794       852       858
dram[4]:       1010       923       948       876       872       796       810       730       787       710       877       774       934       863       995       927
dram[5]:        832       852       798       816       719       753       666       691       653       677       708       725       778       801       843       864
maximum mf latency per bank:
dram[0]:       6828      7390      8333      8687      9657      7104      9111      7325      8176      7270      9704      6918      6968      9588      7463      7336
dram[1]:       8119      8128      9964      8577      6931      7684      7041      6978      7672      7854      6870      7643      9590      8143      8657      7401
dram[2]:       9026      9295      9822      8402      8259      7978     10057      7705      7023      7973      8006      8313      6147      7989      6687      6902
dram[3]:       8510      7093      9237      7380      8890      8869      6476      6832      9572      7980      7266      8139      6781      5709      6859      6970
dram[4]:       7601      6808      8275      9716      9430      8120      6504      7246      9143      7664      7111      8463      8075      7473      8658      8139
dram[5]:       7154      7930      8894     10390      9480      7413      8553      7037      7574      6787      8399      9796      8874      8582      5832      6743
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=8350305 n_nop=3482510 n_act=1124768 n_pre=1124758 n_req=842302 n_req_1=464995 n_req_2=377307 n_req_3=0 n_rd=1659551 n_write=958718 bw_util=0.402 bw_util_1=0.2227 bw_util_2=0.1793 bw_util_3=0 blp=10.465267 blp_1= 3.704706 blp_2= 2.967312 blp_3= -nan
 n_activity=8336048 dram_eff=0.4027 dram_eff_1=0.2231 dram_eff_2=0.1796 dram_eff_3=0
bk0: 110596a 3094749i bk1: 103700a 3330477i bk2: 101420a 3349773i bk3: 99250a 3398602i bk4: 106070a 2781785i bk5: 100580a 3026917i bk6: 105758a 2495416i bk7: 102020a 2606876i bk8: 105982a 2962690i bk9: 98848a 3253199i bk10: 102827a 2894199i bk11: 100964a 2896847i bk12: 106442a 2570184i bk13: 102280a 2752956i bk14: 108136a 2459892i bk15: 104678a 2596794i 
bw_dist = 0.223	0.179	0.000	0.596	0.002
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=14.662
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=8350305 n_nop=3624929 n_act=1093424 n_pre=1093409 n_req=821784 n_req_1=445497 n_req_2=376287 n_req_3=0 n_rd=1618896 n_write=919647 bw_util=0.3922 bw_util_1=0.2134 bw_util_2=0.1788 bw_util_3=0 blp=10.020858 blp_1= 3.597958 blp_2= 2.935182 blp_3= -nan
 n_activity=8304805 dram_eff=0.3944 dram_eff_1=0.2146 dram_eff_2=0.1798 dram_eff_3=0
bk0: 103808a 3538542i bk1: 99368a 3684987i bk2: 101060a 3476286i bk3: 97964a 3572666i bk4: 101170a 3206353i bk5: 99918a 3191104i bk6: 101997a 2848811i bk7: 101318a 2793692i bk8: 102286a 3266544i bk9: 100627a 3241672i bk10: 99068a 3224531i bk11: 98800a 3150886i bk12: 102520a 2930226i bk13: 101208a 2937296i bk14: 103576a 2863235i bk15: 104208a 2757222i 
bw_dist = 0.213	0.179	0.000	0.602	0.005
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=13.3935
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=8350305 n_nop=3429570 n_act=1136637 n_pre=1136624 n_req=849909 n_req_1=472031 n_req_2=377878 n_req_3=0 n_rd=1674638 n_write=972836 bw_util=0.4057 bw_util_1=0.2261 bw_util_2=0.1796 bw_util_3=0 blp=10.637890 blp_1= 3.740634 blp_2= 2.984316 blp_3= -nan
 n_activity=8342342 dram_eff=0.4061 dram_eff_1=0.2263 dram_eff_2=0.1798 dram_eff_3=0
bk0: 104488a 3396204i bk1: 108508a 3038337i bk2: 98682a 3474190i bk3: 104266a 3062788i bk4: 103154a 2924388i bk5: 113474a 2194137i bk6: 100886a 2716403i bk7: 107480a 2224642i bk8: 101026a 3228253i bk9: 103090a 2980897i bk10: 99774a 3057127i bk11: 103716a 2698693i bk12: 104794a 2647428i bk13: 109424a 2253435i bk14: 102146a 2789217i bk15: 109730a 2229197i 
bw_dist = 0.226	0.180	0.000	0.593	0.001
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=15.1681
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=8350305 n_nop=3601842 n_act=1098808 n_pre=1098793 n_req=824978 n_req_1=448417 n_req_2=376561 n_req_3=0 n_rd=1625373 n_write=925489 bw_util=0.3938 bw_util_1=0.2148 bw_util_2=0.179 bw_util_3=0 blp=10.100560 blp_1= 3.618324 blp_2= 2.939216 blp_3= -nan
 n_activity=8311133 dram_eff=0.3956 dram_eff_1=0.2158 dram_eff_2=0.1798 dram_eff_3=0
bk0: 98810a 3811947i bk1: 102194a 3521074i bk2: 101125a 3453008i bk3: 100622a 3404927i bk4: 99276a 3284004i bk5: 104076a 2888525i bk6: 100612a 2896831i bk7: 104710a 2565520i bk8: 98882a 3444623i bk9: 100206a 3246408i bk10: 101364a 3059931i bk11: 99690a 3084066i bk12: 101764a 2959088i bk13: 101102a 2920633i bk14: 105240a 2739005i bk15: 105700a 2645070i 
bw_dist = 0.215	0.179	0.000	0.602	0.005
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=13.612
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=8350305 n_nop=3449043 n_act=1132256 n_pre=1132243 n_req=847155 n_req_1=469464 n_req_2=377691 n_req_3=0 n_rd=1669066 n_write=967697 bw_util=0.4044 bw_util_1=0.2249 bw_util_2=0.1795 bw_util_3=0 blp=10.578074 blp_1= 3.734463 blp_2= 2.976131 blp_3= -nan
 n_activity=8340051 dram_eff=0.4049 dram_eff_1=0.2252 dram_eff_2=0.1797 dram_eff_3=0
bk0: 107150a 3246026i bk1: 103314a 3335013i bk2: 104336a 3181106i bk3: 100062a 3328069i bk4: 104700a 2834716i bk5: 103932a 2761083i bk6: 106990a 2363393i bk7: 101256a 2639130i bk8: 102384a 3174499i bk9: 100018a 3173735i bk10: 111464a 2342971i bk11: 101100a 2870681i bk12: 104100a 2690382i bk13: 102126a 2738883i bk14: 108580a 2397750i bk15: 107554a 2387532i 
bw_dist = 0.225	0.179	0.000	0.594	0.001
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=15.001
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=8350305 n_nop=3592832 n_act=1100721 n_pre=1100707 n_req=826354 n_req_1=449663 n_req_2=376691 n_req_3=0 n_rd=1628104 n_write=927941 bw_util=0.3944 bw_util_1=0.2154 bw_util_2=0.179 bw_util_3=0 blp=10.123757 blp_1= 3.625293 blp_2= 2.938092 blp_3= -nan
 n_activity=8315083 dram_eff=0.3961 dram_eff_1=0.2163 dram_eff_2=0.1798 dram_eff_3=0
bk0: 102430a 3587864i bk1: 101974a 3520871i bk2: 101582a 3397459i bk3: 100450a 3378520i bk4: 100514a 3187060i bk5: 102114a 3007672i bk6: 100828a 2880648i bk7: 103306a 2629693i bk8: 101954a 3283744i bk9: 100072a 3260082i bk10: 100434a 3102740i bk11: 97704a 3199077i bk12: 103668a 2853049i bk13: 100406a 2971188i bk14: 103112a 2890560i bk15: 107556a 2523241i 
bw_dist = 0.215	0.179	0.000	0.601	0.004
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=13.6919

========= L2 cache stats =========
L2_cache_bank[0]: Access = 636644, Miss = 423622, Miss_rate = 0.665, Pending_hits = 8010, Reservation_fails = 301900
L2_cache_bank[1]: Access = 612077, Miss = 406174, Miss_rate = 0.664, Pending_hits = 7072, Reservation_fails = 226046
L2_cache_bank[2]: Access = 622816, Miss = 407751, Miss_rate = 0.655, Pending_hits = 6638, Reservation_fails = 215034
L2_cache_bank[3]: Access = 612961, Miss = 401710, Miss_rate = 0.655, Pending_hits = 6352, Reservation_fails = 209609
L2_cache_bank[4]: Access = 615206, Miss = 407494, Miss_rate = 0.662, Pending_hits = 7114, Reservation_fails = 157373
L2_cache_bank[5]: Access = 661741, Miss = 429867, Miss_rate = 0.650, Pending_hits = 8492, Reservation_fails = 347804
L2_cache_bank[6]: Access = 615363, Miss = 403537, Miss_rate = 0.656, Pending_hits = 6325, Reservation_fails = 169867
L2_cache_bank[7]: Access = 629652, Miss = 409153, Miss_rate = 0.650, Pending_hits = 6886, Reservation_fails = 212042
L2_cache_bank[8]: Access = 635876, Miss = 424869, Miss_rate = 0.668, Pending_hits = 8270, Reservation_fails = 305115
L2_cache_bank[9]: Access = 624054, Miss = 409692, Miss_rate = 0.657, Pending_hits = 7508, Reservation_fails = 236017
L2_cache_bank[10]: Access = 619375, Miss = 407276, Miss_rate = 0.658, Pending_hits = 6731, Reservation_fails = 189076
L2_cache_bank[11]: Access = 627418, Miss = 406799, Miss_rate = 0.648, Pending_hits = 7076, Reservation_fails = 225479
Cache L2_bank_000:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 636644, Miss = 423622 (0.665), PendingHit = 8010 (0.0126)
Cache L2_bank_001:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 612077, Miss = 406174 (0.664), PendingHit = 7072 (0.0116)
Cache L2_bank_002:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 622816, Miss = 407751 (0.655), PendingHit = 6638 (0.0107)
Cache L2_bank_003:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 612961, Miss = 401710 (0.655), PendingHit = 6352 (0.0104)
Cache L2_bank_004:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 615206, Miss = 407494 (0.662), PendingHit = 7114 (0.0116)
Cache L2_bank_005:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 661741, Miss = 429867 (0.65), PendingHit = 8492 (0.0128)
Cache L2_bank_006:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 615363, Miss = 403537 (0.656), PendingHit = 6325 (0.0103)
Cache L2_bank_007:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 629652, Miss = 409153 (0.65), PendingHit = 6886 (0.0109)
Cache L2_bank_008:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 635876, Miss = 424869 (0.668), PendingHit = 8270 (0.013)
Cache L2_bank_009:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 624054, Miss = 409692 (0.657), PendingHit = 7508 (0.012)
Cache L2_bank_010:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 619375, Miss = 407276 (0.658), PendingHit = 6731 (0.0109)
Cache L2_bank_011:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 627418, Miss = 406799 (0.648), PendingHit = 7076 (0.0113)
L2 Cache Total Miss Rate = 0.657
Stream 1: L2 Cache Miss Rate = 0.749
Stream 2: L2 Cache Miss Rate = 0.554
Stream 1: Accesses  = 3983563
Stream 1: Misses  = 2982531
Stream 2: Accesses  = 3529620
Stream 2: Misses  = 1955413
Stream 1+2: Accesses  = 7513183
Stream 1+2: Misses  = 4937944
Total Accesses  = 7513183
MPKI-CORES
CORE_L2MPKI_0	76.909
CORE_L2MPKI_1	78.912
CORE_L2MPKI_2	76.496
CORE_L2MPKI_3	77.607
CORE_L2MPKI_4	77.673
CORE_L2MPKI_5	79.037
CORE_L2MPKI_6	78.298
CORE_L2MPKI_7	78.942
CORE_L2MPKI_8	77.926
CORE_L2MPKI_9	79.511
CORE_L2MPKI_10	77.901
CORE_L2MPKI_11	79.428
CORE_L2MPKI_12	79.221
CORE_L2MPKI_13	79.962
CORE_L2MPKI_14	79.003
CORE_L2MPKI_15	80.312
CORE_L2MPKI_16	77.479
CORE_L2MPKI_17	78.934
CORE_L2MPKI_18	76.823
CORE_L2MPKI_19	79.298
CORE_L2MPKI_20	15.914
CORE_L2MPKI_21	13.085
CORE_L2MPKI_22	14.997
CORE_L2MPKI_23	14.982
CORE_L2MPKI_24	14.660
CORE_L2MPKI_25	7.057
CORE_L2MPKI_26	6.681
CORE_L2MPKI_27	6.692
CORE_L2MPKI_28	6.724
CORE_L2MPKI_29	6.627
CORE_L2MPKI_30	2.838
CORE_L2MPKI_31	2.779
CORE_L2MPKI_32	2.712
CORE_L2MPKI_33	2.763
CORE_L2MPKI_34	2.832
CORE_L2MPKI_35	2.744
CORE_L2MPKI_36	2.952
CORE_L2MPKI_37	2.741
CORE_L2MPKI_38	2.809
CORE_L2MPKI_39	2.706
CORE_L2MPKI_40	2.835
CORE_L2MPKI_41	2.759
CORE_L2MPKI_42	2.793
CORE_L2MPKI_43	2.859
CORE_L2MPKI_44	2.860
CORE_L2MPKI_45	2.713
CORE_L2MPKI_46	2.844
CORE_L2MPKI_47	2.715
CORE_L2MPKI_48	2.930
CORE_L2MPKI_49	2.694
CORE_L2MPKI_50	2.824
CORE_L2MPKI_51	2.766
CORE_L2MPKI_52	2.826
CORE_L2MPKI_53	2.746
CORE_L2MPKI_54	2.818
CORE_L2MPKI_55	2.704
CORE_L2MPKI_56	2.738
CORE_L2MPKI_57	2.715
CORE_L2MPKI_58	2.808
CORE_L2MPKI_59	2.962
Avg_MPKI_Stream1= 55.903
Avg_MPKI_Stream2= 2.793
MISSES-CORES
CORE_MISSES_0	100904
CORE_MISSES_1	103906
CORE_MISSES_2	98794
CORE_MISSES_3	107021
CORE_MISSES_4	97267
CORE_MISSES_5	107882
CORE_MISSES_6	103592
CORE_MISSES_7	107432
CORE_MISSES_8	102331
CORE_MISSES_9	110201
CORE_MISSES_10	104803
CORE_MISSES_11	107633
CORE_MISSES_12	103887
CORE_MISSES_13	111404
CORE_MISSES_14	110728
CORE_MISSES_15	113632
CORE_MISSES_16	104045
CORE_MISSES_17	106774
CORE_MISSES_18	104966
CORE_MISSES_19	110507
CORE_MISSES_20	88187
CORE_MISSES_21	93184
CORE_MISSES_22	86433
CORE_MISSES_23	98946
CORE_MISSES_24	88360
CORE_MISSES_25	83955
CORE_MISSES_26	82563
CORE_MISSES_27	82204
CORE_MISSES_28	79277
CORE_MISSES_29	81713
CORE_MISSES_30	64770
CORE_MISSES_31	64517
CORE_MISSES_32	63734
CORE_MISSES_33	66173
CORE_MISSES_34	64595
CORE_MISSES_35	67026
CORE_MISSES_36	63770
CORE_MISSES_37	66324
CORE_MISSES_38	64524
CORE_MISSES_39	66947
CORE_MISSES_40	63571
CORE_MISSES_41	67771
CORE_MISSES_42	66082
CORE_MISSES_43	66272
CORE_MISSES_44	65012
CORE_MISSES_45	65608
CORE_MISSES_46	63744
CORE_MISSES_47	68538
CORE_MISSES_48	63450
CORE_MISSES_49	66088
CORE_MISSES_50	64633
CORE_MISSES_51	65617
CORE_MISSES_52	61753
CORE_MISSES_53	64672
CORE_MISSES_54	63922
CORE_MISSES_55	68575
CORE_MISSES_56	63966
CORE_MISSES_57	66173
CORE_MISSES_58	63311
CORE_MISSES_59	64275
L2_MISSES = 4937944
L2_total_cache_accesses = 7513183
L2_total_cache_misses = 4937944
L2_total_cache_miss_rate = 0.6572
L2_total_cache_pending_hits = 86474
L2_total_cache_reservation_fails = 2795362
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 776689
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 25184
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 4477849
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 2479048
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 4307
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 545
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1152
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 8239
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 1660666
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 53763
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 390410
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 244249
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 40789
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 6485
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 68114
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 36357
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 6314
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 497
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 419
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 27469
L2_cache_data_port_util = 0.244
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=26467780
icnt_total_pkts_simt_to_mem=11389112
statistics from finished app 2
-------------------------------------------------
gpu_ipc_1 =       4.8280
gpu_ipc_2 =     125.6391
gpu_tot_sim_cycle_stream_1 = 6522929
gpu_tot_sim_cycle_stream_2 = 6520314
gpu_sim_insn_1 = 31492768
gpu_sim_insn_2 = 819206400
gpu_sim_cycle = 6522930
gpu_sim_insn = 850699168
gpu_ipc =     130.4167
gpu_tot_sim_cycle = 6522930
gpu_tot_sim_insn = 850699168
gpu_tot_ipc =     130.4167
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 25668853
gpu_stall_icnt2sh    = 8691773
gpu_total_sim_rate=117418

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 14024015
	L1I_total_cache_misses = 47576
	L1I_total_cache_miss_rate = 0.0034
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 144, Miss = 144, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 549
	L1D_cache_core[1]: Access = 144, Miss = 144, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 747
	L1D_cache_core[2]: Access = 144, Miss = 144, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 687
	L1D_cache_core[3]: Access = 150, Miss = 150, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 394
	L1D_cache_core[4]: Access = 138, Miss = 138, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 638
	L1D_cache_core[5]: Access = 148, Miss = 148, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 678
	L1D_cache_core[6]: Access = 144, Miss = 144, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 719
	L1D_cache_core[7]: Access = 148, Miss = 148, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 787
	L1D_cache_core[8]: Access = 144, Miss = 144, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 730
	L1D_cache_core[9]: Access = 150, Miss = 150, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 799
	L1D_cache_core[10]: Access = 146, Miss = 146, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 887
	L1D_cache_core[11]: Access = 146, Miss = 146, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 732
	L1D_cache_core[12]: Access = 140, Miss = 140, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 762
	L1D_cache_core[13]: Access = 152, Miss = 152, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 855
	L1D_cache_core[14]: Access = 150, Miss = 150, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 882
	L1D_cache_core[15]: Access = 156, Miss = 156, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 711
	L1D_cache_core[16]: Access = 148, Miss = 148, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 912
	L1D_cache_core[17]: Access = 152, Miss = 152, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 798
	L1D_cache_core[18]: Access = 152, Miss = 152, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 818
	L1D_cache_core[19]: Access = 154, Miss = 154, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1000
	L1D_cache_core[20]: Access = 12338, Miss = 12338, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 37453
	L1D_cache_core[21]: Access = 16461, Miss = 16461, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 13963
	L1D_cache_core[22]: Access = 12708, Miss = 12708, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 35796
	L1D_cache_core[23]: Access = 14493, Miss = 14493, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 33698
	L1D_cache_core[24]: Access = 13646, Miss = 13646, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 29827
	L1D_cache_core[25]: Access = 28629, Miss = 28629, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 55232
	L1D_cache_core[26]: Access = 29145, Miss = 29145, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 49795
	L1D_cache_core[27]: Access = 29046, Miss = 29046, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 49224
	L1D_cache_core[28]: Access = 27658, Miss = 27658, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 65712
	L1D_cache_core[29]: Access = 29461, Miss = 29461, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 43813
	L1D_cache_core[30]: Access = 55503, Miss = 55503, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 112592
	L1D_cache_core[31]: Access = 56418, Miss = 56418, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 119769
	L1D_cache_core[32]: Access = 56865, Miss = 56865, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 104297
	L1D_cache_core[33]: Access = 58120, Miss = 58120, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 95391
	L1D_cache_core[34]: Access = 55483, Miss = 55483, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 119976
	L1D_cache_core[35]: Access = 59095, Miss = 59095, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 85255
	L1D_cache_core[36]: Access = 52107, Miss = 52107, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 149618
	L1D_cache_core[37]: Access = 58827, Miss = 58827, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 89305
	L1D_cache_core[38]: Access = 55526, Miss = 55526, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 103624
	L1D_cache_core[39]: Access = 60070, Miss = 60070, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 82759
	L1D_cache_core[40]: Access = 54387, Miss = 54387, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 122548
	L1D_cache_core[41]: Access = 59744, Miss = 59744, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 99975
	L1D_cache_core[42]: Access = 56834, Miss = 56834, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 98118
	L1D_cache_core[43]: Access = 56657, Miss = 56657, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 130198
	L1D_cache_core[44]: Access = 55123, Miss = 55123, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 95139
	L1D_cache_core[45]: Access = 58896, Miss = 58896, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 86045
	L1D_cache_core[46]: Access = 54733, Miss = 54733, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 119677
	L1D_cache_core[47]: Access = 61040, Miss = 61040, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 62955
	L1D_cache_core[48]: Access = 52866, Miss = 52866, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 132957
	L1D_cache_core[49]: Access = 59643, Miss = 59643, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 80185
	L1D_cache_core[50]: Access = 55501, Miss = 55501, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 132534
	L1D_cache_core[51]: Access = 57594, Miss = 57594, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 92099
	L1D_cache_core[52]: Access = 53059, Miss = 53059, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 130970
	L1D_cache_core[53]: Access = 57391, Miss = 57391, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 99691
	L1D_cache_core[54]: Access = 54861, Miss = 54861, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 115834
	L1D_cache_core[55]: Access = 61537, Miss = 61537, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 60904
	L1D_cache_core[56]: Access = 56504, Miss = 56504, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 104142
	L1D_cache_core[57]: Access = 59529, Miss = 59529, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 97893
	L1D_cache_core[58]: Access = 54535, Miss = 54535, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 121353
	L1D_cache_core[59]: Access = 52778, Miss = 52778, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 124385
	L1D_total_cache_accesses = 1917761
	L1D_total_cache_misses = 1917761
	L1D_total_cache_miss_rate = 1.0000
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 3599786
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.005
L1C_cache:
	L1C_total_cache_accesses = 1204617
	L1C_total_cache_misses = 9133
	L1C_total_cache_miss_rate = 0.0076
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 88929
L1T_cache:
	L1T_total_cache_accesses = 5829570
	L1T_total_cache_misses = 2186003
	L1T_total_cache_miss_rate = 0.3750
	L1T_total_cache_pending_hits = 3643567
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1797935
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 3386199
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 1195484
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 9133
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 88929
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 3643567
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 2186003
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 119826
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 213587
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 13976439
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 47576
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
1893, 1271, 1893, 1262, 1893, 1262, 1893, 1262, 1893, 1262, 1893, 1262, 1694, 1262, 1680, 1262, 1262, 1262, 1262, 1262, 1262, 1158, 1262, 967, 1262, 935, 1262, 778, 1262, 745, 1262, 707, 
shader 0 total_cycles, active_cycles, idle cycles = 6522930, 21373, 6501556 
shader 1 total_cycles, active_cycles, idle cycles = 6522930, 21471, 6501459 
shader 2 total_cycles, active_cycles, idle cycles = 6522930, 20996, 6501933 
shader 3 total_cycles, active_cycles, idle cycles = 6522930, 22414, 6500515 
shader 4 total_cycles, active_cycles, idle cycles = 6522930, 20371, 6502558 
shader 5 total_cycles, active_cycles, idle cycles = 6522930, 22143, 6500787 
shader 6 total_cycles, active_cycles, idle cycles = 6522930, 21509, 6501421 
shader 7 total_cycles, active_cycles, idle cycles = 6522930, 22111, 6500818 
shader 8 total_cycles, active_cycles, idle cycles = 6522930, 21358, 6501572 
shader 9 total_cycles, active_cycles, idle cycles = 6522930, 22508, 6500421 
shader 10 total_cycles, active_cycles, idle cycles = 6522930, 21814, 6501115 
shader 11 total_cycles, active_cycles, idle cycles = 6522930, 21962, 6500968 
shader 12 total_cycles, active_cycles, idle cycles = 6522930, 21278, 6501651 
shader 13 total_cycles, active_cycles, idle cycles = 6522930, 22556, 6500374 
shader 14 total_cycles, active_cycles, idle cycles = 6522930, 22738, 6500192 
shader 15 total_cycles, active_cycles, idle cycles = 6522930, 23016, 6499914 
shader 16 total_cycles, active_cycles, idle cycles = 6522930, 21835, 6501094 
shader 17 total_cycles, active_cycles, idle cycles = 6522930, 22087, 6500842 
shader 18 total_cycles, active_cycles, idle cycles = 6522930, 22199, 6500730 
shader 19 total_cycles, active_cycles, idle cycles = 6522930, 22611, 6500318 
shader 20 total_cycles, active_cycles, idle cycles = 6516207, 97804, 6418403 
shader 21 total_cycles, active_cycles, idle cycles = 6521051, 125522, 6395528 
shader 22 total_cycles, active_cycles, idle cycles = 6516718, 100426, 6416291 
shader 23 total_cycles, active_cycles, idle cycles = 6518434, 113222, 6405211 
shader 24 total_cycles, active_cycles, idle cycles = 6517447, 106372, 6411074 
shader 25 total_cycles, active_cycles, idle cycles = 6521514, 202676, 6318838 
shader 26 total_cycles, active_cycles, idle cycles = 6516500, 205296, 6311203 
shader 27 total_cycles, active_cycles, idle cycles = 6515748, 205421, 6310327 
shader 28 total_cycles, active_cycles, idle cycles = 6513617, 195294, 6318323 
shader 29 total_cycles, active_cycles, idle cycles = 6516673, 208036, 6308637 
shader 30 total_cycles, active_cycles, idle cycles = 6520504, 372778, 6147726 
shader 31 total_cycles, active_cycles, idle cycles = 6520471, 379329, 6141142 
shader 32 total_cycles, active_cycles, idle cycles = 6520929, 383211, 6137718 
shader 33 total_cycles, active_cycles, idle cycles = 6519353, 391608, 6127744 
shader 34 total_cycles, active_cycles, idle cycles = 6518585, 372228, 6146356 
shader 35 total_cycles, active_cycles, idle cycles = 6516544, 397922, 6118621 
shader 36 total_cycles, active_cycles, idle cycles = 6515985, 348825, 6167159 
shader 37 total_cycles, active_cycles, idle cycles = 6518230, 395731, 6122498 
shader 38 total_cycles, active_cycles, idle cycles = 6517825, 373444, 6144381 
shader 39 total_cycles, active_cycles, idle cycles = 6519606, 404171, 6115435 
shader 40 total_cycles, active_cycles, idle cycles = 6517902, 365432, 6152469 
shader 41 total_cycles, active_cycles, idle cycles = 6514852, 401361, 6113491 
shader 42 total_cycles, active_cycles, idle cycles = 6518860, 381987, 6136872 
shader 43 total_cycles, active_cycles, idle cycles = 6519146, 380265, 6138881 
shader 44 total_cycles, active_cycles, idle cycles = 6515880, 370332, 6145547 
shader 45 total_cycles, active_cycles, idle cycles = 6518315, 395785, 6122529 
shader 46 total_cycles, active_cycles, idle cycles = 6518259, 367244, 6151015 
shader 47 total_cycles, active_cycles, idle cycles = 6519456, 410410, 6109046 
shader 48 total_cycles, active_cycles, idle cycles = 6522930, 354225, 6168704 
shader 49 total_cycles, active_cycles, idle cycles = 6519027, 401566, 6117461 
shader 50 total_cycles, active_cycles, idle cycles = 6517024, 372535, 6144488 
shader 51 total_cycles, active_cycles, idle cycles = 6519293, 387111, 6132181 
shader 52 total_cycles, active_cycles, idle cycles = 6520054, 356739, 6163315 
shader 53 total_cycles, active_cycles, idle cycles = 6519104, 384988, 6134115 
shader 54 total_cycles, active_cycles, idle cycles = 6515029, 369251, 6145778 
shader 55 total_cycles, active_cycles, idle cycles = 6516892, 413929, 6102962 
shader 56 total_cycles, active_cycles, idle cycles = 6516945, 379479, 6137466 
shader 57 total_cycles, active_cycles, idle cycles = 6520730, 399849, 6120881 
shader 58 total_cycles, active_cycles, idle cycles = 6520549, 366646, 6153902 
shader 59 total_cycles, active_cycles, idle cycles = 6518660, 354448, 6164212 
warps_exctd_sm 0 = 2048 
warps_exctd_sm 1 = 2048 
warps_exctd_sm 2 = 2016 
warps_exctd_sm 3 = 2144 
warps_exctd_sm 4 = 1920 
warps_exctd_sm 5 = 2112 
warps_exctd_sm 6 = 2048 
warps_exctd_sm 7 = 2112 
warps_exctd_sm 8 = 2048 
warps_exctd_sm 9 = 2144 
warps_exctd_sm 10 = 2112 
warps_exctd_sm 11 = 2112 
warps_exctd_sm 12 = 2016 
warps_exctd_sm 13 = 2176 
warps_exctd_sm 14 = 2176 
warps_exctd_sm 15 = 2240 
warps_exctd_sm 16 = 2112 
warps_exctd_sm 17 = 2176 
warps_exctd_sm 18 = 2176 
warps_exctd_sm 19 = 2144 
warps_exctd_sm 20 = 13568 
warps_exctd_sm 21 = 16544 
warps_exctd_sm 22 = 14016 
warps_exctd_sm 23 = 14784 
warps_exctd_sm 24 = 14784 
warps_exctd_sm 25 = 27264 
warps_exctd_sm 26 = 27456 
warps_exctd_sm 27 = 27840 
warps_exctd_sm 28 = 26720 
warps_exctd_sm 29 = 28192 
warps_exctd_sm 30 = 51296 
warps_exctd_sm 31 = 51744 
warps_exctd_sm 32 = 52704 
warps_exctd_sm 33 = 53632 
warps_exctd_sm 34 = 50944 
warps_exctd_sm 35 = 53984 
warps_exctd_sm 36 = 48256 
warps_exctd_sm 37 = 54336 
warps_exctd_sm 38 = 51872 
warps_exctd_sm 39 = 54592 
warps_exctd_sm 40 = 50240 
warps_exctd_sm 41 = 54336 
warps_exctd_sm 42 = 51616 
warps_exctd_sm 43 = 51456 
warps_exctd_sm 44 = 50176 
warps_exctd_sm 45 = 53472 
warps_exctd_sm 46 = 50560 
warps_exctd_sm 47 = 54848 
warps_exctd_sm 48 = 49120 
warps_exctd_sm 49 = 54656 
warps_exctd_sm 50 = 51360 
warps_exctd_sm 51 = 51712 
warps_exctd_sm 52 = 49440 
warps_exctd_sm 53 = 52128 
warps_exctd_sm 54 = 50848 
warps_exctd_sm 55 = 55200 
warps_exctd_sm 56 = 51936 
warps_exctd_sm 57 = 53472 
warps_exctd_sm 58 = 50112 
warps_exctd_sm 59 = 48224 
gpgpu_n_tot_thrd_icount = 859596576
gpgpu_n_tot_w_icount = 26862393
gpgpu_n_stall_shd_mem = 211495860
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 5446780
gpgpu_n_mem_write_global = 119826
gpgpu_n_mem_texture = 2186003
gpgpu_n_mem_const = 6052
gpgpu_n_load_insn  = 61137728
gpgpu_n_store_insn = 1756512
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 27828576
gpgpu_n_const_mem_insn = 29585088
gpgpu_n_param_mem_insn = 8962656
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 88929
gpgpu_stall_shd_mem[c_mem][bk_conf] = 88929
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 173423970
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:284756409	W0_Idle:100837624	W0_Scoreboard:369922335	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:26862528
Warp Occupancy Distribution:
Stall:254205671	W0_Idle:88870326	W0_Scoreboard:44192166	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:3996855
Warp Occupancy Distribution:
Stall:30550738	W0_Idle:11967298	W0_Scoreboard:325730169	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:22865673
warp_utilization0: 0.034334
warp_utilization1: 0.010215
warp_utilization2: 0.058463
traffic_breakdown_coretomem[CONST_ACC_R] = 48416 {8:6052,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 14383480 {8:1797935,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 11121840 {40:42309,72:17388,136:60129,}
traffic_breakdown_coretomem[GLOBAL_ATOMIC] = 146619944 {40:3638994,72:4368,136:5483,}
traffic_breakdown_coretomem[INST_ACC_R] = 60000 {8:7500,}
traffic_breakdown_coretomem[TEXTURE_ACC_R] = 17488024 {8:2186003,}
traffic_breakdown_memtocore[CONST_ACC_R] = 435744 {72:6052,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 244518344 {136:1797929,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 958608 {8:119826,}
traffic_breakdown_memtocore[GLOBAL_ATOMIC] = 146595248 {40:3638380,72:4368,136:5482,}
traffic_breakdown_memtocore[INST_ACC_R] = 1020000 {136:7500,}
traffic_breakdown_memtocore[TEXTURE_ACC_R] = 297296408 {136:2186003,}
maxmrqlatency = 1020 
maxdqlatency = 0 
maxmflatency = 10390 
averagemflatency = 848 
averagemflatency_1 = 866 
averagemflatency_2= 827 
averagemrqlatency_1 = 66 
averagemrqlatency_2 = 72 
max_icnt2mem_latency = 9574 
max_icnt2sh_latency = 6522929 
mrq_lat_table:2409749 	86500 	157187 	297531 	704126 	1199192 	1574239 	1252354 	343770 	10799 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	60758 	70466 	93836 	401009 	1391518 	3384573 	2178074 	174150 	3606 	46 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	606966 	350485 	749327 	591938 	879211 	1696755 	2009451 	821702 	58270 	1848 	25 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	4315538 	2957322 	350820 	14362 	168 	0 	0 	0 	0 	0 	0 	0 	180 	768 	3490 	4438 	8876 	15490 	35171 	51413 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1 	83 	12709 	251 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        32        32        32        32        32        32        32        32        32        32        11        13        16        17        15        14 
dram[1]:        24        32        32        32        32        32        32        30        32        24        15        13        17        18        11        14 
dram[2]:        32        24        32        32        32        32        32        30        32        19        18        13        15        18        15        18 
dram[3]:        32        20        28        30        32        30        32        28        30        22        17        15        14        17        13        11 
dram[4]:        32        32        32        32        32        32        32        28        28        28        17        16        11        15        12        12 
dram[5]:        32        24        32        32        32        32        32        26        28        22        15        18        15        14        21        14 
maximum service time to same row:
dram[0]:      1247      1423      1295      1326      1601      1581      1270      1489      1602      1458      2180      2291      2175      2301      2487      2177 
dram[1]:      1071      1435      1481      1400      1448      1292      1409      1229      1341      1457      2449      2343      2589      2115      2439      2044 
dram[2]:      1409      1004      1362      1694      1156      1503      1330      1414      1651      1457      2269      2594      2391      2454      2235      2451 
dram[3]:      1576      1457      1232      1251      1381      1192      1369      1237      1374      1280      2372      2604      2338      2306      2371      2412 
dram[4]:      1327      1419      1477      1294      1349      1163      1303      1303      1156      1505      2269      2122      2269      2216      2276      2213 
dram[5]:      1348      1450      1194      1334      1433      1314      1431      1265      1353      1310      2029      2287      2082      2281      2285      2282 
average row accesses per activate:
dram[0]:  1.169872  1.156915  1.156481  1.159954  1.164463  1.159822  1.175861  1.171370  1.159956  1.152260  1.163784  1.169416  1.177804  1.172712  1.180015  1.175739 
dram[1]:  1.152356  1.152493  1.159939  1.155280  1.160673  1.161313  1.170069  1.172112  1.153930  1.157102  1.164133  1.166358  1.171481  1.171756  1.169981  1.178780 
dram[2]:  1.151858  1.161784  1.152945  1.163608  1.161511  1.191095  1.163880  1.183724  1.147878  1.154689  1.157083  1.166138  1.175200  1.185425  1.168415  1.187769 
dram[3]:  1.149375  1.153132  1.157050  1.159977  1.158111  1.166583  1.165769  1.177778  1.145927  1.153520  1.164516  1.164900  1.170494  1.170163  1.176195  1.182226 
dram[4]:  1.160076  1.157424  1.159914  1.158345  1.162559  1.163485  1.177342  1.171105  1.148719  1.151061  1.188491  1.165731  1.169342  1.172252  1.179672  1.185908 
dram[5]:  1.153197  1.158295  1.159004  1.157995  1.155903  1.162700  1.164368  1.175583  1.153457  1.155001  1.160951  1.162144  1.172995  1.171375  1.171408  1.189512 
average row locality = 8035447/6894470 = 1.165492
average row locality_1 = 5963460/5223994 = 1.141552
average row locality_2 = 2071987/1670476 = 1.240357
average row locality_3 = 0/0 = -nan
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:     57025     53510     52237     51193     54570     51827     54669     52652     54820     51041     53148     52256     55031     52797     55894     54117 
dram[1]:     53540     51297     52085     50471     52058     51437     52681     52312     52834     51989     51227     51139     52973     52299     53529     53812 
dram[2]:     53884     55869     50891     53639     53132     58277     52159     55474     52314     53241     51618     53623     54160     56517     52799     56663 
dram[3]:     51135     52767     52049     51810     51139     53582     51967     54064     51134     51857     52374     51538     52647     52280     54316     54664 
dram[4]:     55224     53276     53683     51568     53881     53563     55194     52379     52859     51761     57495     52336     53776     52863     56128     55589 
dram[5]:     52867     52546     52352     51772     51840     52582     52113     53451     52713     51722     52089     50659     53580     51941     53399     55621 
total reads: 5098875
bank skew: 58277/50471 = 1.15
chip skew: 864260/835683 = 1.03
number of total write accesses:
dram[0]:     32021     28808     28040     27061     31220     28856     32892     31068     33964     30293     32631     31811     33362     31067     32449     30662 
dram[1]:     28661     26653     27916     26421     28915     28459     30993     30697     32057     31224     30801     30653     31276     30635     30244     30413 
dram[2]:     28877     30857     26844     29289     29970     34925     30601     33735     31550     32430     31173     33161     32498     34724     29525     33149 
dram[3]:     26526     28005     27961     27544     28114     30552     30294     32296     30354     31089     31903     31004     30995     30511     30917     31207 
dram[4]:     30379     28496     29288     27430     30687     30474     33443     30744     32023     31044     37036     31803     32105     31158     32627     32052 
dram[5]:     28265     27725     28193     27656     28723     29580     30453     31789     31810     30971     31633     30118     31870     30197     29953     32140 
total reads: 2936668
bank skew: 37036/26421 = 1.40
chip skew: 503308/476018 = 1.06
average mf latency per bank:
dram[0]:        937       878       898       838       813       762       767       716       753       706       818       766       891       842       953       894
dram[1]:        825       854       788       813       723       733       669       685       657       672       718       721       779       793       833       850
dram[2]:        900      1096       867      1030       791      1262       733       900       716       866       783       928       861      1036       923      1091
dram[3]:        852       834       799       805       732       748       671       675       656       661       707       723       791       799       848       855
dram[4]:       1003       919       942       872       867       796       813       739       794       719       883       788       940       873       993       927
dram[5]:        831       849       796       812       719       752       674       698       665       688       723       738       790       810       845       864
maximum mf latency per bank:
dram[0]:       6828      7390      8333      8687      9657      7104      9111      7325      8176      7270      9704      6918      6968      9588      7463      7336
dram[1]:       8119      8128      9964      8577      6931      7684      7041      6978      7672      7854      6870      7643      9590      8143      8657      7401
dram[2]:       9026      9295      9822      8402      8259      7978     10057      7705      7023      7973      8006      8313      6147      7989      6687      6902
dram[3]:       8510      7093      9237      7380      8890      8869      6476      6832      9572      7980      7266      8139      6781      5709      6859      6970
dram[4]:       7601      6808      8275      9716      9430      8120      6504      7246      9143      7664      7111      8463      8075      7473      8658      8139
dram[5]:       7154      7930      8894     10390      9480      7413      8553      7037      7574      6787      8399      9796      8874      8582      5832      6743
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=8610267 n_nop=3591412 n_act=1159562 n_pre=1159550 n_req=869795 n_req_1=478184 n_req_2=391611 n_req_3=0 n_rd=1713542 n_write=986201 bw_util=0.4026 bw_util_1=0.2221 bw_util_2=0.1805 bw_util_3=0 blp=10.462008 blp_1= 3.696285 blp_2= 2.979469 blp_3= -nan
 n_activity=8595590 dram_eff=0.4033 dram_eff_1=0.2225 dram_eff_2=0.1808 dram_eff_3=0
bk0: 114050a 3194594i bk1: 107020a 3434606i bk2: 104472a 3456924i bk3: 102386a 3495118i bk4: 109136a 2881044i bk5: 103654a 3121456i bk6: 109330a 2567768i bk7: 105300a 2692531i bk8: 109638a 3047639i bk9: 102072a 3360769i bk10: 106296a 2987177i bk11: 104512a 2979116i bk12: 110062a 2655704i bk13: 105592a 2853706i bk14: 111788a 2537359i bk15: 108234a 2680166i 
bw_dist = 0.222	0.180	0.000	0.596	0.002
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=14.6602
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=8610267 n_nop=3738764 n_act=1127187 n_pre=1127176 n_req=848485 n_req_1=458059 n_req_2=390426 n_req_3=0 n_rd=1671330 n_write=945810 bw_util=0.3927 bw_util_1=0.2128 bw_util_2=0.1799 bw_util_3=0 blp=10.009139 blp_1= 3.586711 blp_2= 2.946235 blp_3= -nan
 n_activity=8564201 dram_eff=0.3948 dram_eff_1=0.2139 dram_eff_2=0.1809 dram_eff_3=0
bk0: 107080a 3658206i bk1: 102592a 3802054i bk2: 104170a 3584266i bk3: 100942a 3689407i bk4: 104116a 3317497i bk5: 102872a 3301740i bk6: 105360a 2940291i bk7: 104622a 2886241i bk8: 105664a 3372117i bk9: 103976a 3346734i bk10: 102450a 3326739i bk11: 102278a 3246683i bk12: 105936a 3033078i bk13: 104592a 3036402i bk14: 107056a 2955691i bk15: 107624a 2854469i 
bw_dist = 0.213	0.180	0.000	0.602	0.005
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=13.3768
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=8610267 n_nop=3538505 n_act=1171445 n_pre=1171430 n_req=877310 n_req_1=485245 n_req_2=392065 n_req_3=0 n_rd=1728496 n_write=1000391 bw_util=0.4061 bw_util_1=0.2254 bw_util_2=0.1807 bw_util_3=0 blp=10.627290 blp_1= 3.731288 blp_2= 2.994723 blp_3= -nan
 n_activity=8602052 dram_eff=0.4065 dram_eff_1=0.2256 dram_eff_2=0.1809 dram_eff_3=0
bk0: 107768a 3508179i bk1: 111738a 3149014i bk2: 101782a 3577613i bk3: 107278a 3170826i bk4: 106258a 3022217i bk5: 116554a 2289217i bk6: 104318a 2799045i bk7: 110948a 2301368i bk8: 104628a 3316393i bk9: 106482a 3077605i bk10: 103228a 3149835i bk11: 107246a 2786782i bk12: 108310a 2738242i bk13: 113034a 2334947i bk14: 105598a 2879844i bk15: 113326a 2304991i 
bw_dist = 0.225	0.181	0.000	0.593	0.001
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=15.14
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=8610267 n_nop=3713021 n_act=1133154 n_pre=1133139 n_req=852085 n_req_1=461310 n_req_2=390775 n_req_3=0 n_rd=1678620 n_write=952333 bw_util=0.3944 bw_util_1=0.2143 bw_util_2=0.1801 bw_util_3=0 blp=10.099942 blp_1= 3.610025 blp_2= 2.952029 blp_3= -nan
 n_activity=8570535 dram_eff=0.3962 dram_eff_1=0.2153 dram_eff_2=0.1809 dram_eff_3=0
bk0: 102268a 3919104i bk1: 105530a 3629006i bk2: 104098a 3564372i bk3: 103618a 3514234i bk4: 102278a 3390394i bk5: 107164a 2980190i bk6: 103932a 2989911i bk7: 108124a 2649871i bk8: 102268a 3545122i bk9: 103712a 3338095i bk10: 104746a 3156986i bk11: 103074a 3180592i bk12: 105290a 3046316i bk13: 104558a 3013999i bk14: 108632a 2834027i bk15: 109328a 2721519i 
bw_dist = 0.214	0.180	0.000	0.601	0.005
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=13.6129
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=8610267 n_nop=3557447 n_act=1167189 n_pre=1167181 n_req=874666 n_req_1=482748 n_req_2=391918 n_req_3=0 n_rd=1723111 n_write=995339 bw_util=0.4049 bw_util_1=0.2243 bw_util_2=0.1806 bw_util_3=0 blp=10.574355 blp_1= 3.725287 blp_2= 2.987933 blp_3= -nan
 n_activity=8599660 dram_eff=0.4054 dram_eff_1=0.2245 dram_eff_2=0.1808 dram_eff_3=0
bk0: 110446a 3354441i bk1: 106552a 3444534i bk2: 107366a 3286618i bk3: 103136a 3431168i bk4: 107760a 2934427i bk5: 107124a 2849302i bk6: 110382a 2443505i bk7: 104752a 2711111i bk8: 105714a 3276050i bk9: 103520a 3264245i bk10: 114988a 2427405i bk11: 104671a 2951882i bk12: 107548a 2781623i bk13: 105722a 2822170i bk14: 112254a 2472422i bk15: 111176a 2462772i 
bw_dist = 0.224	0.181	0.000	0.594	0.001
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=14.9939
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=8610267 n_nop=3700032 n_act=1135906 n_pre=1135890 n_req=854014 n_req_1=463135 n_req_2=390879 n_req_3=0 n_rd=1682474 n_write=955965 bw_util=0.3953 bw_util_1=0.2152 bw_util_2=0.1802 bw_util_3=0 blp=10.135478 blp_1= 3.619535 blp_2= 2.950998 blp_3= -nan
 n_activity=8574924 dram_eff=0.3969 dram_eff_1=0.216 dram_eff_2=0.1809 dram_eff_3=0
bk0: 105734a 3696382i bk1: 105092a 3637587i bk2: 104704a 3498302i bk3: 103544a 3476506i bk4: 103680a 3280039i bk5: 105162a 3104770i bk6: 104222a 2961025i bk7: 106900a 2696314i bk8: 105426a 3380490i bk9: 103442a 3356052i bk10: 104176a 3177840i bk11: 101316a 3279563i bk12: 107158a 2940917i bk13: 103882a 3060400i bk14: 106794a 2965147i bk15: 111242a 2592162i 
bw_dist = 0.215	0.180	0.000	0.601	0.004
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=13.7336

========= L2 cache stats =========
L2_cache_bank[0]: Access = 658070, Miss = 437411, Miss_rate = 0.665, Pending_hits = 8250, Reservation_fails = 315563
L2_cache_bank[1]: Access = 632722, Miss = 419405, Miss_rate = 0.663, Pending_hits = 7301, Reservation_fails = 235303
L2_cache_bank[2]: Access = 643838, Miss = 420936, Miss_rate = 0.654, Pending_hits = 6835, Reservation_fails = 220654
L2_cache_bank[3]: Access = 633712, Miss = 414765, Miss_rate = 0.655, Pending_hits = 6545, Reservation_fails = 215564
L2_cache_bank[4]: Access = 635986, Miss = 420972, Miss_rate = 0.662, Pending_hits = 7357, Reservation_fails = 165502
L2_cache_bank[5]: Access = 682919, Miss = 443322, Miss_rate = 0.649, Pending_hits = 8706, Reservation_fails = 356640
L2_cache_bank[6]: Access = 636132, Miss = 416775, Miss_rate = 0.655, Pending_hits = 6549, Reservation_fails = 176576
L2_cache_bank[7]: Access = 651062, Miss = 422579, Miss_rate = 0.649, Pending_hits = 7135, Reservation_fails = 221248
L2_cache_bank[8]: Access = 656673, Miss = 438252, Miss_rate = 0.667, Pending_hits = 8481, Reservation_fails = 310401
L2_cache_bank[9]: Access = 645217, Miss = 423347, Miss_rate = 0.656, Pending_hits = 7747, Reservation_fails = 244636
L2_cache_bank[10]: Access = 640832, Miss = 420970, Miss_rate = 0.657, Pending_hits = 7028, Reservation_fails = 195925
L2_cache_bank[11]: Access = 648659, Miss = 420314, Miss_rate = 0.648, Pending_hits = 7307, Reservation_fails = 235759
Cache L2_bank_000:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 658070, Miss = 437411 (0.665), PendingHit = 8250 (0.0125)
Cache L2_bank_001:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 632722, Miss = 419405 (0.663), PendingHit = 7301 (0.0115)
Cache L2_bank_002:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 643838, Miss = 420936 (0.654), PendingHit = 6835 (0.0106)
Cache L2_bank_003:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 633712, Miss = 414765 (0.655), PendingHit = 6545 (0.0103)
Cache L2_bank_004:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 635986, Miss = 420972 (0.662), PendingHit = 7357 (0.0116)
Cache L2_bank_005:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 682919, Miss = 443322 (0.649), PendingHit = 8706 (0.0127)
Cache L2_bank_006:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 636132, Miss = 416775 (0.655), PendingHit = 6549 (0.0103)
Cache L2_bank_007:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 651062, Miss = 422579 (0.649), PendingHit = 7135 (0.011)
Cache L2_bank_008:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 656673, Miss = 438252 (0.667), PendingHit = 8481 (0.0129)
Cache L2_bank_009:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 645217, Miss = 423347 (0.656), PendingHit = 7747 (0.012)
Cache L2_bank_010:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 640832, Miss = 420970 (0.657), PendingHit = 7028 (0.011)
Cache L2_bank_011:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 648659, Miss = 420314 (0.648), PendingHit = 7307 (0.0113)
L2 Cache Total Miss Rate = 0.657
Stream 1: L2 Cache Miss Rate = 0.747
Stream 2: L2 Cache Miss Rate = 0.554
Stream 1: Accesses  = 4123570
Stream 1: Misses  = 3081735
Stream 2: Accesses  = 3642252
Stream 2: Misses  = 2017313
Stream 1+2: Accesses  = 7765822
Stream 1+2: Misses  = 5099048
Total Accesses  = 7765822
MPKI-CORES
CORE_L2MPKI_0	76.944
CORE_L2MPKI_1	78.753
CORE_L2MPKI_2	76.652
CORE_L2MPKI_3	77.607
CORE_L2MPKI_4	77.858
CORE_L2MPKI_5	79.123
CORE_L2MPKI_6	78.434
CORE_L2MPKI_7	79.011
CORE_L2MPKI_8	78.014
CORE_L2MPKI_9	79.495
CORE_L2MPKI_10	78.035
CORE_L2MPKI_11	79.523
CORE_L2MPKI_12	79.362
CORE_L2MPKI_13	80.018
CORE_L2MPKI_14	79.165
CORE_L2MPKI_15	80.228
CORE_L2MPKI_16	77.492
CORE_L2MPKI_17	78.730
CORE_L2MPKI_18	76.818
CORE_L2MPKI_19	79.444
CORE_L2MPKI_20	14.527
CORE_L2MPKI_21	12.001
CORE_L2MPKI_22	13.864
CORE_L2MPKI_23	14.068
CORE_L2MPKI_24	13.397
CORE_L2MPKI_25	6.733
CORE_L2MPKI_26	6.501
CORE_L2MPKI_27	6.475
CORE_L2MPKI_28	6.569
CORE_L2MPKI_29	6.368
CORE_L2MPKI_30	2.830
CORE_L2MPKI_31	2.774
CORE_L2MPKI_32	2.709
CORE_L2MPKI_33	2.766
CORE_L2MPKI_34	2.825
CORE_L2MPKI_35	2.740
CORE_L2MPKI_36	2.976
CORE_L2MPKI_37	2.740
CORE_L2MPKI_38	2.805
CORE_L2MPKI_39	2.704
CORE_L2MPKI_40	2.826
CORE_L2MPKI_41	2.762
CORE_L2MPKI_42	2.808
CORE_L2MPKI_43	2.853
CORE_L2MPKI_44	2.857
CORE_L2MPKI_45	2.708
CORE_L2MPKI_46	2.834
CORE_L2MPKI_47	2.714
CORE_L2MPKI_48	2.918
CORE_L2MPKI_49	2.689
CORE_L2MPKI_50	2.815
CORE_L2MPKI_51	2.763
CORE_L2MPKI_52	2.818
CORE_L2MPKI_53	2.740
CORE_L2MPKI_54	2.811
CORE_L2MPKI_55	2.700
CORE_L2MPKI_56	2.736
CORE_L2MPKI_57	2.710
CORE_L2MPKI_58	2.800
CORE_L2MPKI_59	2.955
Avg_MPKI_Stream1= 55.707
Avg_MPKI_Stream2= 2.790
MISSES-CORES
CORE_MISSES_0	104900
CORE_MISSES_1	107855
CORE_MISSES_2	102655
CORE_MISSES_3	110962
CORE_MISSES_4	101175
CORE_MISSES_5	111757
CORE_MISSES_6	107617
CORE_MISSES_7	111440
CORE_MISSES_8	106286
CORE_MISSES_9	114139
CORE_MISSES_10	108585
CORE_MISSES_11	111406
CORE_MISSES_12	107727
CORE_MISSES_13	115129
CORE_MISSES_14	114823
CORE_MISSES_15	117777
CORE_MISSES_16	107931
CORE_MISSES_17	110913
CORE_MISSES_18	108770
CORE_MISSES_19	114588
CORE_MISSES_20	90013
CORE_MISSES_21	95474
CORE_MISSES_22	88200
CORE_MISSES_23	100970
CORE_MISSES_24	90273
CORE_MISSES_25	86432
CORE_MISSES_26	84545
CORE_MISSES_27	84245
CORE_MISSES_28	81247
CORE_MISSES_29	83901
CORE_MISSES_30	66794
CORE_MISSES_31	66626
CORE_MISSES_32	65717
CORE_MISSES_33	68583
CORE_MISSES_34	66580
CORE_MISSES_35	69041
CORE_MISSES_36	65720
CORE_MISSES_37	68642
CORE_MISSES_38	66314
CORE_MISSES_39	69196
CORE_MISSES_40	65382
CORE_MISSES_41	70188
CORE_MISSES_42	67919
CORE_MISSES_43	68690
CORE_MISSES_44	67003
CORE_MISSES_45	67872
CORE_MISSES_46	65898
CORE_MISSES_47	70548
CORE_MISSES_48	65429
CORE_MISSES_49	68382
CORE_MISSES_50	66396
CORE_MISSES_51	67733
CORE_MISSES_52	63652
CORE_MISSES_53	66790
CORE_MISSES_54	65724
CORE_MISSES_55	70794
CORE_MISSES_56	65743
CORE_MISSES_57	68623
CORE_MISSES_58	65013
CORE_MISSES_59	66321
L2_MISSES = 5099048
L2_total_cache_accesses = 7765822
L2_total_cache_misses = 5099048
L2_total_cache_miss_rate = 0.6566
L2_total_cache_pending_hits = 89241
L2_total_cache_reservation_fails = 2893771
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 797856
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 25559
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 4623026
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 2564285
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 4326
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 551
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1175
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 8298
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 1726449
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 55877
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 403677
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 254345
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 42346
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 6739
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 70741
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 38067
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 6556
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 515
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 429
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 28776
L2_cache_data_port_util = 0.245
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=27412416
icnt_total_pkts_simt_to_mem=11753424
statistics from finished app 2
-------------------------------------------------
gpu_ipc_1 =       4.8280
gpu_ipc_2 =     125.6391
gpu_tot_sim_cycle_stream_1 = 6522929
gpu_tot_sim_cycle_stream_2 = 6520314
gpu_sim_insn_1 = 31492768
gpu_sim_insn_2 = 819206400
gpu_sim_cycle = 6522930
gpu_sim_insn = 850699168
gpu_ipc =     130.4167
gpu_tot_sim_cycle = 6522930
gpu_tot_sim_insn = 850699168
gpu_tot_ipc =     130.4167
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 25668853
gpu_stall_icnt2sh    = 8691773
gpu_total_sim_rate=117418

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 14024015
	L1I_total_cache_misses = 47576
	L1I_total_cache_miss_rate = 0.0034
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 144, Miss = 144, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 549
	L1D_cache_core[1]: Access = 144, Miss = 144, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 747
	L1D_cache_core[2]: Access = 144, Miss = 144, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 687
	L1D_cache_core[3]: Access = 150, Miss = 150, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 394
	L1D_cache_core[4]: Access = 138, Miss = 138, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 638
	L1D_cache_core[5]: Access = 148, Miss = 148, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 678
	L1D_cache_core[6]: Access = 144, Miss = 144, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 719
	L1D_cache_core[7]: Access = 148, Miss = 148, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 787
	L1D_cache_core[8]: Access = 144, Miss = 144, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 730
	L1D_cache_core[9]: Access = 150, Miss = 150, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 799
	L1D_cache_core[10]: Access = 146, Miss = 146, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 887
	L1D_cache_core[11]: Access = 146, Miss = 146, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 732
	L1D_cache_core[12]: Access = 140, Miss = 140, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 762
	L1D_cache_core[13]: Access = 152, Miss = 152, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 855
	L1D_cache_core[14]: Access = 150, Miss = 150, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 882
	L1D_cache_core[15]: Access = 156, Miss = 156, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 711
	L1D_cache_core[16]: Access = 148, Miss = 148, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 912
	L1D_cache_core[17]: Access = 152, Miss = 152, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 798
	L1D_cache_core[18]: Access = 152, Miss = 152, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 818
	L1D_cache_core[19]: Access = 154, Miss = 154, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1000
	L1D_cache_core[20]: Access = 12338, Miss = 12338, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 37453
	L1D_cache_core[21]: Access = 16461, Miss = 16461, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 13963
	L1D_cache_core[22]: Access = 12708, Miss = 12708, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 35796
	L1D_cache_core[23]: Access = 14493, Miss = 14493, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 33698
	L1D_cache_core[24]: Access = 13646, Miss = 13646, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 29827
	L1D_cache_core[25]: Access = 28629, Miss = 28629, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 55232
	L1D_cache_core[26]: Access = 29145, Miss = 29145, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 49795
	L1D_cache_core[27]: Access = 29046, Miss = 29046, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 49224
	L1D_cache_core[28]: Access = 27658, Miss = 27658, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 65712
	L1D_cache_core[29]: Access = 29461, Miss = 29461, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 43813
	L1D_cache_core[30]: Access = 55503, Miss = 55503, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 112592
	L1D_cache_core[31]: Access = 56418, Miss = 56418, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 119769
	L1D_cache_core[32]: Access = 56865, Miss = 56865, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 104297
	L1D_cache_core[33]: Access = 58120, Miss = 58120, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 95391
	L1D_cache_core[34]: Access = 55483, Miss = 55483, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 119976
	L1D_cache_core[35]: Access = 59095, Miss = 59095, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 85255
	L1D_cache_core[36]: Access = 52107, Miss = 52107, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 149618
	L1D_cache_core[37]: Access = 58827, Miss = 58827, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 89305
	L1D_cache_core[38]: Access = 55526, Miss = 55526, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 103624
	L1D_cache_core[39]: Access = 60070, Miss = 60070, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 82759
	L1D_cache_core[40]: Access = 54387, Miss = 54387, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 122548
	L1D_cache_core[41]: Access = 59744, Miss = 59744, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 99975
	L1D_cache_core[42]: Access = 56834, Miss = 56834, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 98118
	L1D_cache_core[43]: Access = 56657, Miss = 56657, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 130198
	L1D_cache_core[44]: Access = 55123, Miss = 55123, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 95139
	L1D_cache_core[45]: Access = 58896, Miss = 58896, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 86045
	L1D_cache_core[46]: Access = 54733, Miss = 54733, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 119677
	L1D_cache_core[47]: Access = 61040, Miss = 61040, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 62955
	L1D_cache_core[48]: Access = 52866, Miss = 52866, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 132957
	L1D_cache_core[49]: Access = 59643, Miss = 59643, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 80185
	L1D_cache_core[50]: Access = 55501, Miss = 55501, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 132534
	L1D_cache_core[51]: Access = 57594, Miss = 57594, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 92099
	L1D_cache_core[52]: Access = 53059, Miss = 53059, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 130970
	L1D_cache_core[53]: Access = 57391, Miss = 57391, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 99691
	L1D_cache_core[54]: Access = 54861, Miss = 54861, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 115834
	L1D_cache_core[55]: Access = 61537, Miss = 61537, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 60904
	L1D_cache_core[56]: Access = 56504, Miss = 56504, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 104142
	L1D_cache_core[57]: Access = 59529, Miss = 59529, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 97893
	L1D_cache_core[58]: Access = 54535, Miss = 54535, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 121353
	L1D_cache_core[59]: Access = 52778, Miss = 52778, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 124385
	L1D_total_cache_accesses = 1917761
	L1D_total_cache_misses = 1917761
	L1D_total_cache_miss_rate = 1.0000
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 3599786
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.005
L1C_cache:
	L1C_total_cache_accesses = 1204617
	L1C_total_cache_misses = 9133
	L1C_total_cache_miss_rate = 0.0076
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 88929
L1T_cache:
	L1T_total_cache_accesses = 5829570
	L1T_total_cache_misses = 2186003
	L1T_total_cache_miss_rate = 0.3750
	L1T_total_cache_pending_hits = 3643567
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1797935
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 3386199
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 1195484
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 9133
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 88929
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 3643567
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 2186003
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 119826
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 213587
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 13976439
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 47576
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
1893, 1271, 1893, 1262, 1893, 1262, 1893, 1262, 1893, 1262, 1893, 1262, 1694, 1262, 1680, 1262, 1262, 1262, 1262, 1262, 1262, 1158, 1262, 967, 1262, 935, 1262, 778, 1262, 745, 1262, 707, 
shader 0 total_cycles, active_cycles, idle cycles = 6522930, 21373, 6501556 
shader 1 total_cycles, active_cycles, idle cycles = 6522930, 21471, 6501459 
shader 2 total_cycles, active_cycles, idle cycles = 6522930, 20996, 6501933 
shader 3 total_cycles, active_cycles, idle cycles = 6522930, 22414, 6500515 
shader 4 total_cycles, active_cycles, idle cycles = 6522930, 20371, 6502558 
shader 5 total_cycles, active_cycles, idle cycles = 6522930, 22143, 6500787 
shader 6 total_cycles, active_cycles, idle cycles = 6522930, 21509, 6501421 
shader 7 total_cycles, active_cycles, idle cycles = 6522930, 22111, 6500818 
shader 8 total_cycles, active_cycles, idle cycles = 6522930, 21358, 6501572 
shader 9 total_cycles, active_cycles, idle cycles = 6522930, 22508, 6500421 
shader 10 total_cycles, active_cycles, idle cycles = 6522930, 21814, 6501115 
shader 11 total_cycles, active_cycles, idle cycles = 6522930, 21962, 6500968 
shader 12 total_cycles, active_cycles, idle cycles = 6522930, 21278, 6501651 
shader 13 total_cycles, active_cycles, idle cycles = 6522930, 22556, 6500374 
shader 14 total_cycles, active_cycles, idle cycles = 6522930, 22738, 6500192 
shader 15 total_cycles, active_cycles, idle cycles = 6522930, 23016, 6499914 
shader 16 total_cycles, active_cycles, idle cycles = 6522930, 21835, 6501094 
shader 17 total_cycles, active_cycles, idle cycles = 6522930, 22087, 6500842 
shader 18 total_cycles, active_cycles, idle cycles = 6522930, 22199, 6500730 
shader 19 total_cycles, active_cycles, idle cycles = 6522930, 22611, 6500318 
shader 20 total_cycles, active_cycles, idle cycles = 6516207, 97804, 6418403 
shader 21 total_cycles, active_cycles, idle cycles = 6521051, 125522, 6395528 
shader 22 total_cycles, active_cycles, idle cycles = 6516718, 100426, 6416291 
shader 23 total_cycles, active_cycles, idle cycles = 6518434, 113222, 6405211 
shader 24 total_cycles, active_cycles, idle cycles = 6517447, 106372, 6411074 
shader 25 total_cycles, active_cycles, idle cycles = 6521514, 202676, 6318838 
shader 26 total_cycles, active_cycles, idle cycles = 6516500, 205296, 6311203 
shader 27 total_cycles, active_cycles, idle cycles = 6515748, 205421, 6310327 
shader 28 total_cycles, active_cycles, idle cycles = 6513617, 195294, 6318323 
shader 29 total_cycles, active_cycles, idle cycles = 6516673, 208036, 6308637 
shader 30 total_cycles, active_cycles, idle cycles = 6520504, 372778, 6147726 
shader 31 total_cycles, active_cycles, idle cycles = 6520471, 379329, 6141142 
shader 32 total_cycles, active_cycles, idle cycles = 6520929, 383211, 6137718 
shader 33 total_cycles, active_cycles, idle cycles = 6519353, 391608, 6127744 
shader 34 total_cycles, active_cycles, idle cycles = 6518585, 372228, 6146356 
shader 35 total_cycles, active_cycles, idle cycles = 6516544, 397922, 6118621 
shader 36 total_cycles, active_cycles, idle cycles = 6515985, 348825, 6167159 
shader 37 total_cycles, active_cycles, idle cycles = 6518230, 395731, 6122498 
shader 38 total_cycles, active_cycles, idle cycles = 6517825, 373444, 6144381 
shader 39 total_cycles, active_cycles, idle cycles = 6519606, 404171, 6115435 
shader 40 total_cycles, active_cycles, idle cycles = 6517902, 365432, 6152469 
shader 41 total_cycles, active_cycles, idle cycles = 6514852, 401361, 6113491 
shader 42 total_cycles, active_cycles, idle cycles = 6518860, 381987, 6136872 
shader 43 total_cycles, active_cycles, idle cycles = 6519146, 380265, 6138881 
shader 44 total_cycles, active_cycles, idle cycles = 6515880, 370332, 6145547 
shader 45 total_cycles, active_cycles, idle cycles = 6518315, 395785, 6122529 
shader 46 total_cycles, active_cycles, idle cycles = 6518259, 367244, 6151015 
shader 47 total_cycles, active_cycles, idle cycles = 6519456, 410410, 6109046 
shader 48 total_cycles, active_cycles, idle cycles = 6522930, 354225, 6168704 
shader 49 total_cycles, active_cycles, idle cycles = 6519027, 401566, 6117461 
shader 50 total_cycles, active_cycles, idle cycles = 6517024, 372535, 6144488 
shader 51 total_cycles, active_cycles, idle cycles = 6519293, 387111, 6132181 
shader 52 total_cycles, active_cycles, idle cycles = 6520054, 356739, 6163315 
shader 53 total_cycles, active_cycles, idle cycles = 6519104, 384988, 6134115 
shader 54 total_cycles, active_cycles, idle cycles = 6515029, 369251, 6145778 
shader 55 total_cycles, active_cycles, idle cycles = 6516892, 413929, 6102962 
shader 56 total_cycles, active_cycles, idle cycles = 6516945, 379479, 6137466 
shader 57 total_cycles, active_cycles, idle cycles = 6520730, 399849, 6120881 
shader 58 total_cycles, active_cycles, idle cycles = 6520549, 366646, 6153902 
shader 59 total_cycles, active_cycles, idle cycles = 6518660, 354448, 6164212 
warps_exctd_sm 0 = 2048 
warps_exctd_sm 1 = 2048 
warps_exctd_sm 2 = 2016 
warps_exctd_sm 3 = 2144 
warps_exctd_sm 4 = 1920 
warps_exctd_sm 5 = 2112 
warps_exctd_sm 6 = 2048 
warps_exctd_sm 7 = 2112 
warps_exctd_sm 8 = 2048 
warps_exctd_sm 9 = 2144 
warps_exctd_sm 10 = 2112 
warps_exctd_sm 11 = 2112 
warps_exctd_sm 12 = 2016 
warps_exctd_sm 13 = 2176 
warps_exctd_sm 14 = 2176 
warps_exctd_sm 15 = 2240 
warps_exctd_sm 16 = 2112 
warps_exctd_sm 17 = 2176 
warps_exctd_sm 18 = 2176 
warps_exctd_sm 19 = 2144 
warps_exctd_sm 20 = 13568 
warps_exctd_sm 21 = 16544 
warps_exctd_sm 22 = 14016 
warps_exctd_sm 23 = 14784 
warps_exctd_sm 24 = 14784 
warps_exctd_sm 25 = 27264 
warps_exctd_sm 26 = 27456 
warps_exctd_sm 27 = 27840 
warps_exctd_sm 28 = 26720 
warps_exctd_sm 29 = 28192 
warps_exctd_sm 30 = 51296 
warps_exctd_sm 31 = 51744 
warps_exctd_sm 32 = 52704 
warps_exctd_sm 33 = 53632 
warps_exctd_sm 34 = 50944 
warps_exctd_sm 35 = 53984 
warps_exctd_sm 36 = 48256 
warps_exctd_sm 37 = 54336 
warps_exctd_sm 38 = 51872 
warps_exctd_sm 39 = 54592 
warps_exctd_sm 40 = 50240 
warps_exctd_sm 41 = 54336 
warps_exctd_sm 42 = 51616 
warps_exctd_sm 43 = 51456 
warps_exctd_sm 44 = 50176 
warps_exctd_sm 45 = 53472 
warps_exctd_sm 46 = 50560 
warps_exctd_sm 47 = 54848 
warps_exctd_sm 48 = 49120 
warps_exctd_sm 49 = 54656 
warps_exctd_sm 50 = 51360 
warps_exctd_sm 51 = 51712 
warps_exctd_sm 52 = 49440 
warps_exctd_sm 53 = 52128 
warps_exctd_sm 54 = 50848 
warps_exctd_sm 55 = 55200 
warps_exctd_sm 56 = 51936 
warps_exctd_sm 57 = 53472 
warps_exctd_sm 58 = 50112 
warps_exctd_sm 59 = 48224 
gpgpu_n_tot_thrd_icount = 859596576
gpgpu_n_tot_w_icount = 26862393
gpgpu_n_stall_shd_mem = 211495860
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 5446780
gpgpu_n_mem_write_global = 119826
gpgpu_n_mem_texture = 2186003
gpgpu_n_mem_const = 6052
gpgpu_n_load_insn  = 61137728
gpgpu_n_store_insn = 1756512
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 27828576
gpgpu_n_const_mem_insn = 29585088
gpgpu_n_param_mem_insn = 8962656
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 88929
gpgpu_stall_shd_mem[c_mem][bk_conf] = 88929
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 173423970
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:284756409	W0_Idle:100837624	W0_Scoreboard:369922335	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:26862528
Warp Occupancy Distribution:
Stall:254205671	W0_Idle:88870326	W0_Scoreboard:44192166	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:3996855
Warp Occupancy Distribution:
Stall:30550738	W0_Idle:11967298	W0_Scoreboard:325730169	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:22865673
warp_utilization0: 0.034334
warp_utilization1: 0.010215
warp_utilization2: 0.058463
traffic_breakdown_coretomem[CONST_ACC_R] = 48416 {8:6052,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 14383480 {8:1797935,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 11121840 {40:42309,72:17388,136:60129,}
traffic_breakdown_coretomem[GLOBAL_ATOMIC] = 146619944 {40:3638994,72:4368,136:5483,}
traffic_breakdown_coretomem[INST_ACC_R] = 60000 {8:7500,}
traffic_breakdown_coretomem[TEXTURE_ACC_R] = 17488024 {8:2186003,}
traffic_breakdown_memtocore[CONST_ACC_R] = 435744 {72:6052,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 244518344 {136:1797929,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 958608 {8:119826,}
traffic_breakdown_memtocore[GLOBAL_ATOMIC] = 146595248 {40:3638380,72:4368,136:5482,}
traffic_breakdown_memtocore[INST_ACC_R] = 1020000 {136:7500,}
traffic_breakdown_memtocore[TEXTURE_ACC_R] = 297296408 {136:2186003,}
maxmrqlatency = 1020 
maxdqlatency = 0 
maxmflatency = 10390 
averagemflatency = 848 
averagemflatency_1 = 866 
averagemflatency_2= 827 
averagemrqlatency_1 = 66 
averagemrqlatency_2 = 72 
max_icnt2mem_latency = 9574 
max_icnt2sh_latency = 6522929 
mrq_lat_table:2409749 	86500 	157187 	297531 	704126 	1199192 	1574239 	1252354 	343770 	10799 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	60758 	70466 	93836 	401009 	1391518 	3384573 	2178074 	174150 	3606 	46 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	606966 	350485 	749327 	591938 	879211 	1696755 	2009451 	821702 	58270 	1848 	25 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	4315538 	2957322 	350820 	14362 	168 	0 	0 	0 	0 	0 	0 	0 	180 	768 	3490 	4438 	8876 	15490 	35171 	51413 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1 	83 	12709 	251 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        32        32        32        32        32        32        32        32        32        32        11        13        16        17        15        14 
dram[1]:        24        32        32        32        32        32        32        30        32        24        15        13        17        18        11        14 
dram[2]:        32        24        32        32        32        32        32        30        32        19        18        13        15        18        15        18 
dram[3]:        32        20        28        30        32        30        32        28        30        22        17        15        14        17        13        11 
dram[4]:        32        32        32        32        32        32        32        28        28        28        17        16        11        15        12        12 
dram[5]:        32        24        32        32        32        32        32        26        28        22        15        18        15        14        21        14 
maximum service time to same row:
dram[0]:      1247      1423      1295      1326      1601      1581      1270      1489      1602      1458      2180      2291      2175      2301      2487      2177 
dram[1]:      1071      1435      1481      1400      1448      1292      1409      1229      1341      1457      2449      2343      2589      2115      2439      2044 
dram[2]:      1409      1004      1362      1694      1156      1503      1330      1414      1651      1457      2269      2594      2391      2454      2235      2451 
dram[3]:      1576      1457      1232      1251      1381      1192      1369      1237      1374      1280      2372      2604      2338      2306      2371      2412 
dram[4]:      1327      1419      1477      1294      1349      1163      1303      1303      1156      1505      2269      2122      2269      2216      2276      2213 
dram[5]:      1348      1450      1194      1334      1433      1314      1431      1265      1353      1310      2029      2287      2082      2281      2285      2282 
average row accesses per activate:
dram[0]:  1.169872  1.156915  1.156481  1.159954  1.164463  1.159822  1.175861  1.171370  1.159956  1.152260  1.163784  1.169416  1.177804  1.172712  1.180015  1.175739 
dram[1]:  1.152356  1.152493  1.159939  1.155280  1.160673  1.161313  1.170069  1.172112  1.153930  1.157102  1.164133  1.166358  1.171481  1.171756  1.169981  1.178780 
dram[2]:  1.151858  1.161784  1.152945  1.163608  1.161511  1.191095  1.163880  1.183724  1.147878  1.154689  1.157083  1.166138  1.175200  1.185425  1.168415  1.187769 
dram[3]:  1.149375  1.153132  1.157050  1.159977  1.158111  1.166583  1.165769  1.177778  1.145927  1.153520  1.164516  1.164900  1.170494  1.170163  1.176195  1.182226 
dram[4]:  1.160076  1.157424  1.159914  1.158345  1.162559  1.163485  1.177342  1.171105  1.148719  1.151061  1.188491  1.165731  1.169342  1.172252  1.179672  1.185908 
dram[5]:  1.153197  1.158295  1.159004  1.157995  1.155903  1.162700  1.164368  1.175583  1.153457  1.155001  1.160951  1.162144  1.172995  1.171375  1.171408  1.189512 
average row locality = 8035447/6894470 = 1.165492
average row locality_1 = 5963460/5223994 = 1.141552
average row locality_2 = 2071987/1670476 = 1.240357
average row locality_3 = 0/0 = -nan
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:     57025     53510     52237     51193     54570     51827     54669     52652     54820     51041     53148     52256     55031     52797     55894     54117 
dram[1]:     53540     51297     52085     50471     52058     51437     52681     52312     52834     51989     51227     51139     52973     52299     53529     53812 
dram[2]:     53884     55869     50891     53639     53132     58277     52159     55474     52314     53241     51618     53623     54160     56517     52799     56663 
dram[3]:     51135     52767     52049     51810     51139     53582     51967     54064     51134     51857     52374     51538     52647     52280     54316     54664 
dram[4]:     55224     53276     53683     51568     53881     53563     55194     52379     52859     51761     57495     52336     53776     52863     56128     55589 
dram[5]:     52867     52546     52352     51772     51840     52582     52113     53451     52713     51722     52089     50659     53580     51941     53399     55621 
total reads: 5098875
bank skew: 58277/50471 = 1.15
chip skew: 864260/835683 = 1.03
number of total write accesses:
dram[0]:     32021     28808     28040     27061     31220     28856     32892     31068     33964     30293     32631     31811     33362     31067     32449     30662 
dram[1]:     28661     26653     27916     26421     28915     28459     30993     30697     32057     31224     30801     30653     31276     30635     30244     30413 
dram[2]:     28877     30857     26844     29289     29970     34925     30601     33735     31550     32430     31173     33161     32498     34724     29525     33149 
dram[3]:     26526     28005     27961     27544     28114     30552     30294     32296     30354     31089     31903     31004     30995     30511     30917     31207 
dram[4]:     30379     28496     29288     27430     30687     30474     33443     30744     32023     31044     37036     31803     32105     31158     32627     32052 
dram[5]:     28265     27725     28193     27656     28723     29580     30453     31789     31810     30971     31633     30118     31870     30197     29953     32140 
total reads: 2936668
bank skew: 37036/26421 = 1.40
chip skew: 503308/476018 = 1.06
average mf latency per bank:
dram[0]:        937       878       898       838       813       762       767       716       753       706       818       766       891       842       953       894
dram[1]:        825       854       788       813       723       733       669       685       657       672       718       721       779       793       833       850
dram[2]:        900      1096       867      1030       791      1262       733       900       716       866       783       928       861      1036       923      1091
dram[3]:        852       834       799       805       732       748       671       675       656       661       707       723       791       799       848       855
dram[4]:       1003       919       942       872       867       796       813       739       794       719       883       788       940       873       993       927
dram[5]:        831       849       796       812       719       752       674       698       665       688       723       738       790       810       845       864
maximum mf latency per bank:
dram[0]:       6828      7390      8333      8687      9657      7104      9111      7325      8176      7270      9704      6918      6968      9588      7463      7336
dram[1]:       8119      8128      9964      8577      6931      7684      7041      6978      7672      7854      6870      7643      9590      8143      8657      7401
dram[2]:       9026      9295      9822      8402      8259      7978     10057      7705      7023      7973      8006      8313      6147      7989      6687      6902
dram[3]:       8510      7093      9237      7380      8890      8869      6476      6832      9572      7980      7266      8139      6781      5709      6859      6970
dram[4]:       7601      6808      8275      9716      9430      8120      6504      7246      9143      7664      7111      8463      8075      7473      8658      8139
dram[5]:       7154      7930      8894     10390      9480      7413      8553      7037      7574      6787      8399      9796      8874      8582      5832      6743
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=8610267 n_nop=3591412 n_act=1159562 n_pre=1159550 n_req=869795 n_req_1=478184 n_req_2=391611 n_req_3=0 n_rd=1713542 n_write=986201 bw_util=0.4026 bw_util_1=0.2221 bw_util_2=0.1805 bw_util_3=0 blp=10.462008 blp_1= 3.696285 blp_2= 2.979469 blp_3= -nan
 n_activity=8595590 dram_eff=0.4033 dram_eff_1=0.2225 dram_eff_2=0.1808 dram_eff_3=0
bk0: 114050a 3194594i bk1: 107020a 3434606i bk2: 104472a 3456924i bk3: 102386a 3495118i bk4: 109136a 2881044i bk5: 103654a 3121456i bk6: 109330a 2567768i bk7: 105300a 2692531i bk8: 109638a 3047639i bk9: 102072a 3360769i bk10: 106296a 2987177i bk11: 104512a 2979116i bk12: 110062a 2655704i bk13: 105592a 2853706i bk14: 111788a 2537359i bk15: 108234a 2680166i 
bw_dist = 0.222	0.180	0.000	0.596	0.002
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=14.6602
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=8610267 n_nop=3738764 n_act=1127187 n_pre=1127176 n_req=848485 n_req_1=458059 n_req_2=390426 n_req_3=0 n_rd=1671330 n_write=945810 bw_util=0.3927 bw_util_1=0.2128 bw_util_2=0.1799 bw_util_3=0 blp=10.009139 blp_1= 3.586711 blp_2= 2.946235 blp_3= -nan
 n_activity=8564201 dram_eff=0.3948 dram_eff_1=0.2139 dram_eff_2=0.1809 dram_eff_3=0
bk0: 107080a 3658206i bk1: 102592a 3802054i bk2: 104170a 3584266i bk3: 100942a 3689407i bk4: 104116a 3317497i bk5: 102872a 3301740i bk6: 105360a 2940291i bk7: 104622a 2886241i bk8: 105664a 3372117i bk9: 103976a 3346734i bk10: 102450a 3326739i bk11: 102278a 3246683i bk12: 105936a 3033078i bk13: 104592a 3036402i bk14: 107056a 2955691i bk15: 107624a 2854469i 
bw_dist = 0.213	0.180	0.000	0.602	0.005
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=13.3768
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=8610267 n_nop=3538505 n_act=1171445 n_pre=1171430 n_req=877310 n_req_1=485245 n_req_2=392065 n_req_3=0 n_rd=1728496 n_write=1000391 bw_util=0.4061 bw_util_1=0.2254 bw_util_2=0.1807 bw_util_3=0 blp=10.627290 blp_1= 3.731288 blp_2= 2.994723 blp_3= -nan
 n_activity=8602052 dram_eff=0.4065 dram_eff_1=0.2256 dram_eff_2=0.1809 dram_eff_3=0
bk0: 107768a 3508179i bk1: 111738a 3149014i bk2: 101782a 3577613i bk3: 107278a 3170826i bk4: 106258a 3022217i bk5: 116554a 2289217i bk6: 104318a 2799045i bk7: 110948a 2301368i bk8: 104628a 3316393i bk9: 106482a 3077605i bk10: 103228a 3149835i bk11: 107246a 2786782i bk12: 108310a 2738242i bk13: 113034a 2334947i bk14: 105598a 2879844i bk15: 113326a 2304991i 
bw_dist = 0.225	0.181	0.000	0.593	0.001
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=15.14
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=8610267 n_nop=3713021 n_act=1133154 n_pre=1133139 n_req=852085 n_req_1=461310 n_req_2=390775 n_req_3=0 n_rd=1678620 n_write=952333 bw_util=0.3944 bw_util_1=0.2143 bw_util_2=0.1801 bw_util_3=0 blp=10.099942 blp_1= 3.610025 blp_2= 2.952029 blp_3= -nan
 n_activity=8570535 dram_eff=0.3962 dram_eff_1=0.2153 dram_eff_2=0.1809 dram_eff_3=0
bk0: 102268a 3919104i bk1: 105530a 3629006i bk2: 104098a 3564372i bk3: 103618a 3514234i bk4: 102278a 3390394i bk5: 107164a 2980190i bk6: 103932a 2989911i bk7: 108124a 2649871i bk8: 102268a 3545122i bk9: 103712a 3338095i bk10: 104746a 3156986i bk11: 103074a 3180592i bk12: 105290a 3046316i bk13: 104558a 3013999i bk14: 108632a 2834027i bk15: 109328a 2721519i 
bw_dist = 0.214	0.180	0.000	0.601	0.005
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=13.6129
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=8610267 n_nop=3557447 n_act=1167189 n_pre=1167181 n_req=874666 n_req_1=482748 n_req_2=391918 n_req_3=0 n_rd=1723111 n_write=995339 bw_util=0.4049 bw_util_1=0.2243 bw_util_2=0.1806 bw_util_3=0 blp=10.574355 blp_1= 3.725287 blp_2= 2.987933 blp_3= -nan
 n_activity=8599660 dram_eff=0.4054 dram_eff_1=0.2245 dram_eff_2=0.1808 dram_eff_3=0
bk0: 110446a 3354441i bk1: 106552a 3444534i bk2: 107366a 3286618i bk3: 103136a 3431168i bk4: 107760a 2934427i bk5: 107124a 2849302i bk6: 110382a 2443505i bk7: 104752a 2711111i bk8: 105714a 3276050i bk9: 103520a 3264245i bk10: 114988a 2427405i bk11: 104671a 2951882i bk12: 107548a 2781623i bk13: 105722a 2822170i bk14: 112254a 2472422i bk15: 111176a 2462772i 
bw_dist = 0.224	0.181	0.000	0.594	0.001
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=14.9939
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=8610267 n_nop=3700032 n_act=1135906 n_pre=1135890 n_req=854014 n_req_1=463135 n_req_2=390879 n_req_3=0 n_rd=1682474 n_write=955965 bw_util=0.3953 bw_util_1=0.2152 bw_util_2=0.1802 bw_util_3=0 blp=10.135478 blp_1= 3.619535 blp_2= 2.950998 blp_3= -nan
 n_activity=8574924 dram_eff=0.3969 dram_eff_1=0.216 dram_eff_2=0.1809 dram_eff_3=0
bk0: 105734a 3696382i bk1: 105092a 3637587i bk2: 104704a 3498302i bk3: 103544a 3476506i bk4: 103680a 3280039i bk5: 105162a 3104770i bk6: 104222a 2961025i bk7: 106900a 2696314i bk8: 105426a 3380490i bk9: 103442a 3356052i bk10: 104176a 3177840i bk11: 101316a 3279563i bk12: 107158a 2940917i bk13: 103882a 3060400i bk14: 106794a 2965147i bk15: 111242a 2592162i 
bw_dist = 0.215	0.180	0.000	0.601	0.004
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=13.7336

========= L2 cache stats =========
L2_cache_bank[0]: Access = 658070, Miss = 437411, Miss_rate = 0.665, Pending_hits = 8250, Reservation_fails = 315563
L2_cache_bank[1]: Access = 632722, Miss = 419405, Miss_rate = 0.663, Pending_hits = 7301, Reservation_fails = 235303
L2_cache_bank[2]: Access = 643838, Miss = 420936, Miss_rate = 0.654, Pending_hits = 6835, Reservation_fails = 220654
L2_cache_bank[3]: Access = 633712, Miss = 414765, Miss_rate = 0.655, Pending_hits = 6545, Reservation_fails = 215564
L2_cache_bank[4]: Access = 635986, Miss = 420972, Miss_rate = 0.662, Pending_hits = 7357, Reservation_fails = 165502
L2_cache_bank[5]: Access = 682919, Miss = 443322, Miss_rate = 0.649, Pending_hits = 8706, Reservation_fails = 356640
L2_cache_bank[6]: Access = 636132, Miss = 416775, Miss_rate = 0.655, Pending_hits = 6549, Reservation_fails = 176576
L2_cache_bank[7]: Access = 651062, Miss = 422579, Miss_rate = 0.649, Pending_hits = 7135, Reservation_fails = 221248
L2_cache_bank[8]: Access = 656673, Miss = 438252, Miss_rate = 0.667, Pending_hits = 8481, Reservation_fails = 310401
L2_cache_bank[9]: Access = 645217, Miss = 423347, Miss_rate = 0.656, Pending_hits = 7747, Reservation_fails = 244636
L2_cache_bank[10]: Access = 640832, Miss = 420970, Miss_rate = 0.657, Pending_hits = 7028, Reservation_fails = 195925
L2_cache_bank[11]: Access = 648659, Miss = 420314, Miss_rate = 0.648, Pending_hits = 7307, Reservation_fails = 235759
Cache L2_bank_000:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 658070, Miss = 437411 (0.665), PendingHit = 8250 (0.0125)
Cache L2_bank_001:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 632722, Miss = 419405 (0.663), PendingHit = 7301 (0.0115)
Cache L2_bank_002:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 643838, Miss = 420936 (0.654), PendingHit = 6835 (0.0106)
Cache L2_bank_003:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 633712, Miss = 414765 (0.655), PendingHit = 6545 (0.0103)
Cache L2_bank_004:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 635986, Miss = 420972 (0.662), PendingHit = 7357 (0.0116)
Cache L2_bank_005:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 682919, Miss = 443322 (0.649), PendingHit = 8706 (0.0127)
Cache L2_bank_006:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 636132, Miss = 416775 (0.655), PendingHit = 6549 (0.0103)
Cache L2_bank_007:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 651062, Miss = 422579 (0.649), PendingHit = 7135 (0.011)
Cache L2_bank_008:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 656673, Miss = 438252 (0.667), PendingHit = 8481 (0.0129)
Cache L2_bank_009:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 645217, Miss = 423347 (0.656), PendingHit = 7747 (0.012)
Cache L2_bank_010:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 640832, Miss = 420970 (0.657), PendingHit = 7028 (0.011)
Cache L2_bank_011:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 648659, Miss = 420314 (0.648), PendingHit = 7307 (0.0113)
L2 Cache Total Miss Rate = 0.657
Stream 1: L2 Cache Miss Rate = 0.747
Stream 2: L2 Cache Miss Rate = 0.554
Stream 1: Accesses  = 4123570
Stream 1: Misses  = 3081735
Stream 2: Accesses  = 3642252
Stream 2: Misses  = 2017313
Stream 1+2: Accesses  = 7765822
Stream 1+2: Misses  = 5099048
Total Accesses  = 7765822
MPKI-CORES
CORE_L2MPKI_0	76.944
CORE_L2MPKI_1	78.753
CORE_L2MPKI_2	76.652
CORE_L2MPKI_3	77.607
CORE_L2MPKI_4	77.858
CORE_L2MPKI_5	79.123
CORE_L2MPKI_6	78.434
CORE_L2MPKI_7	79.011
CORE_L2MPKI_8	78.014
CORE_L2MPKI_9	79.495
CORE_L2MPKI_10	78.035
CORE_L2MPKI_11	79.523
CORE_L2MPKI_12	79.362
CORE_L2MPKI_13	80.018
CORE_L2MPKI_14	79.165
CORE_L2MPKI_15	80.228
CORE_L2MPKI_16	77.492
CORE_L2MPKI_17	78.730
CORE_L2MPKI_18	76.818
CORE_L2MPKI_19	79.444
CORE_L2MPKI_20	14.527
CORE_L2MPKI_21	12.001
CORE_L2MPKI_22	13.864
CORE_L2MPKI_23	14.068
CORE_L2MPKI_24	13.397
CORE_L2MPKI_25	6.733
CORE_L2MPKI_26	6.501
CORE_L2MPKI_27	6.475
CORE_L2MPKI_28	6.569
CORE_L2MPKI_29	6.368
CORE_L2MPKI_30	2.830
CORE_L2MPKI_31	2.774
CORE_L2MPKI_32	2.709
CORE_L2MPKI_33	2.766
CORE_L2MPKI_34	2.825
CORE_L2MPKI_35	2.740
CORE_L2MPKI_36	2.976
CORE_L2MPKI_37	2.740
CORE_L2MPKI_38	2.805
CORE_L2MPKI_39	2.704
CORE_L2MPKI_40	2.826
CORE_L2MPKI_41	2.762
CORE_L2MPKI_42	2.808
CORE_L2MPKI_43	2.853
CORE_L2MPKI_44	2.857
CORE_L2MPKI_45	2.708
CORE_L2MPKI_46	2.834
CORE_L2MPKI_47	2.714
CORE_L2MPKI_48	2.918
CORE_L2MPKI_49	2.689
CORE_L2MPKI_50	2.815
CORE_L2MPKI_51	2.763
CORE_L2MPKI_52	2.818
CORE_L2MPKI_53	2.740
CORE_L2MPKI_54	2.811
CORE_L2MPKI_55	2.700
CORE_L2MPKI_56	2.736
CORE_L2MPKI_57	2.710
CORE_L2MPKI_58	2.800
CORE_L2MPKI_59	2.955
Avg_MPKI_Stream1= 55.707
Avg_MPKI_Stream2= 2.790
MISSES-CORES
CORE_MISSES_0	104900
CORE_MISSES_1	107855
CORE_MISSES_2	102655
CORE_MISSES_3	110962
CORE_MISSES_4	101175
CORE_MISSES_5	111757
CORE_MISSES_6	107617
CORE_MISSES_7	111440
CORE_MISSES_8	106286
CORE_MISSES_9	114139
CORE_MISSES_10	108585
CORE_MISSES_11	111406
CORE_MISSES_12	107727
CORE_MISSES_13	115129
CORE_MISSES_14	114823
CORE_MISSES_15	117777
CORE_MISSES_16	107931
CORE_MISSES_17	110913
CORE_MISSES_18	108770
CORE_MISSES_19	114588
CORE_MISSES_20	90013
CORE_MISSES_21	95474
CORE_MISSES_22	88200
CORE_MISSES_23	100970
CORE_MISSES_24	90273
CORE_MISSES_25	86432
CORE_MISSES_26	84545
CORE_MISSES_27	84245
CORE_MISSES_28	81247
CORE_MISSES_29	83901
CORE_MISSES_30	66794
CORE_MISSES_31	66626
CORE_MISSES_32	65717
CORE_MISSES_33	68583
CORE_MISSES_34	66580
CORE_MISSES_35	69041
CORE_MISSES_36	65720
CORE_MISSES_37	68642
CORE_MISSES_38	66314
CORE_MISSES_39	69196
CORE_MISSES_40	65382
CORE_MISSES_41	70188
CORE_MISSES_42	67919
CORE_MISSES_43	68690
CORE_MISSES_44	67003
CORE_MISSES_45	67872
CORE_MISSES_46	65898
CORE_MISSES_47	70548
CORE_MISSES_48	65429
CORE_MISSES_49	68382
CORE_MISSES_50	66396
CORE_MISSES_51	67733
CORE_MISSES_52	63652
CORE_MISSES_53	66790
CORE_MISSES_54	65724
CORE_MISSES_55	70794
CORE_MISSES_56	65743
CORE_MISSES_57	68623
CORE_MISSES_58	65013
CORE_MISSES_59	66321
L2_MISSES = 5099048
L2_total_cache_accesses = 7765822
L2_total_cache_misses = 5099048
L2_total_cache_miss_rate = 0.6566
L2_total_cache_pending_hits = 89241
L2_total_cache_reservation_fails = 2893771
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 797856
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 25559
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 4623026
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 2564285
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 4326
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 551
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1175
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 8298
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 1726449
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 55877
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 403677
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 254345
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 42346
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 6739
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 70741
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 38067
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 6556
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 515
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 429
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 28776
L2_cache_data_port_util = 0.245
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=27412416
icnt_total_pkts_simt_to_mem=11753424
statistics from finished app 2
-------------------------------------------------
gpu_ipc_1 =       4.8314
gpu_ipc_2 =     126.4885
gpu_tot_sim_cycle_stream_1 = 6717670
gpu_tot_sim_cycle_stream_2 = 6715053
gpu_sim_insn_1 = 32455648
gpu_sim_insn_2 = 849376992
gpu_sim_cycle = 6717671
gpu_sim_insn = 881832640
gpu_ipc =     131.2706
gpu_tot_sim_cycle = 6717671
gpu_tot_sim_insn = 881832640
gpu_tot_ipc =     131.2706
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 26557030
gpu_stall_icnt2sh    = 9071398
gpu_total_sim_rate=118350

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 14537190
	L1I_total_cache_misses = 49308
	L1I_total_cache_miss_rate = 0.0034
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 146, Miss = 146, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 549
	L1D_cache_core[1]: Access = 152, Miss = 152, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 747
	L1D_cache_core[2]: Access = 144, Miss = 144, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 687
	L1D_cache_core[3]: Access = 156, Miss = 156, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 394
	L1D_cache_core[4]: Access = 142, Miss = 142, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 638
	L1D_cache_core[5]: Access = 152, Miss = 152, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 678
	L1D_cache_core[6]: Access = 156, Miss = 156, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 719
	L1D_cache_core[7]: Access = 152, Miss = 152, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 787
	L1D_cache_core[8]: Access = 150, Miss = 150, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 730
	L1D_cache_core[9]: Access = 158, Miss = 158, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 799
	L1D_cache_core[10]: Access = 152, Miss = 152, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 887
	L1D_cache_core[11]: Access = 154, Miss = 154, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 732
	L1D_cache_core[12]: Access = 148, Miss = 148, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 762
	L1D_cache_core[13]: Access = 156, Miss = 156, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 855
	L1D_cache_core[14]: Access = 154, Miss = 154, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 882
	L1D_cache_core[15]: Access = 156, Miss = 156, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 711
	L1D_cache_core[16]: Access = 152, Miss = 152, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 912
	L1D_cache_core[17]: Access = 154, Miss = 154, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 798
	L1D_cache_core[18]: Access = 152, Miss = 152, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 818
	L1D_cache_core[19]: Access = 154, Miss = 154, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1000
	L1D_cache_core[20]: Access = 13586, Miss = 13586, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 46562
	L1D_cache_core[21]: Access = 18412, Miss = 18412, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 16488
	L1D_cache_core[22]: Access = 14619, Miss = 14619, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 36685
	L1D_cache_core[23]: Access = 16422, Miss = 16422, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 34753
	L1D_cache_core[24]: Access = 15423, Miss = 15423, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 32890
	L1D_cache_core[25]: Access = 30530, Miss = 30530, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 57598
	L1D_cache_core[26]: Access = 31097, Miss = 31097, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 51551
	L1D_cache_core[27]: Access = 31123, Miss = 31123, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 50633
	L1D_cache_core[28]: Access = 29715, Miss = 29715, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 68578
	L1D_cache_core[29]: Access = 31478, Miss = 31478, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 44929
	L1D_cache_core[30]: Access = 57399, Miss = 57399, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 114541
	L1D_cache_core[31]: Access = 58461, Miss = 58461, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 123365
	L1D_cache_core[32]: Access = 58797, Miss = 58797, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 104963
	L1D_cache_core[33]: Access = 59996, Miss = 59996, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 97946
	L1D_cache_core[34]: Access = 57584, Miss = 57584, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 121422
	L1D_cache_core[35]: Access = 61049, Miss = 61049, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 87596
	L1D_cache_core[36]: Access = 54041, Miss = 54041, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 150722
	L1D_cache_core[37]: Access = 60842, Miss = 60842, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 92099
	L1D_cache_core[38]: Access = 57479, Miss = 57479, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 104158
	L1D_cache_core[39]: Access = 61966, Miss = 61966, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 86307
	L1D_cache_core[40]: Access = 55528, Miss = 55528, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 129168
	L1D_cache_core[41]: Access = 61719, Miss = 61719, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 101187
	L1D_cache_core[42]: Access = 58767, Miss = 58767, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 100094
	L1D_cache_core[43]: Access = 58129, Miss = 58129, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 135994
	L1D_cache_core[44]: Access = 56682, Miss = 56682, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 98148
	L1D_cache_core[45]: Access = 60540, Miss = 60540, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 89562
	L1D_cache_core[46]: Access = 56257, Miss = 56257, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 122593
	L1D_cache_core[47]: Access = 62630, Miss = 62630, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 66393
	L1D_cache_core[48]: Access = 54372, Miss = 54372, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 135469
	L1D_cache_core[49]: Access = 61291, Miss = 61291, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 82536
	L1D_cache_core[50]: Access = 57292, Miss = 57292, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 135926
	L1D_cache_core[51]: Access = 59384, Miss = 59384, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 95308
	L1D_cache_core[52]: Access = 54788, Miss = 54788, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 133889
	L1D_cache_core[53]: Access = 58521, Miss = 58521, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 105791
	L1D_cache_core[54]: Access = 56592, Miss = 56592, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 118253
	L1D_cache_core[55]: Access = 63127, Miss = 63127, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 64022
	L1D_cache_core[56]: Access = 58173, Miss = 58173, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 109695
	L1D_cache_core[57]: Access = 60811, Miss = 60811, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 102307
	L1D_cache_core[58]: Access = 56326, Miss = 56326, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 123770
	L1D_cache_core[59]: Access = 54752, Miss = 54752, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 126425
	L1D_total_cache_accesses = 1988740
	L1D_total_cache_misses = 1988740
	L1D_total_cache_miss_rate = 1.0000
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 3715401
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.005
L1C_cache:
	L1C_total_cache_accesses = 1249164
	L1C_total_cache_misses = 9301
	L1C_total_cache_miss_rate = 0.0074
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 93890
L1T_cache:
	L1T_total_cache_accesses = 6045480
	L1T_total_cache_misses = 2268571
	L1T_total_cache_miss_rate = 0.3753
	L1T_total_cache_pending_hits = 3776909
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1864476
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 3492931
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 1239863
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 9301
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 93890
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 3776909
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 2268571
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 124264
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 222470
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 14487882
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 49308
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
1893, 1281, 1893, 1271, 1893, 1270, 1893, 1270, 1893, 1262, 1893, 1262, 1893, 1262, 1893, 1262, 1262, 1262, 1262, 1262, 1262, 1262, 1262, 1144, 1262, 1144, 1262, 954, 1262, 930, 1262, 821, 
shader 0 total_cycles, active_cycles, idle cycles = 6717671, 22079, 6695591 
shader 1 total_cycles, active_cycles, idle cycles = 6717671, 22276, 6695395 
shader 2 total_cycles, active_cycles, idle cycles = 6717671, 21709, 6695962 
shader 3 total_cycles, active_cycles, idle cycles = 6717671, 23201, 6694470 
shader 4 total_cycles, active_cycles, idle cycles = 6717671, 21149, 6696522 
shader 5 total_cycles, active_cycles, idle cycles = 6717671, 22849, 6694821 
shader 6 total_cycles, active_cycles, idle cycles = 6717671, 22334, 6695336 
shader 7 total_cycles, active_cycles, idle cycles = 6717671, 22915, 6694755 
shader 8 total_cycles, active_cycles, idle cycles = 6717671, 22114, 6695557 
shader 9 total_cycles, active_cycles, idle cycles = 6717671, 23263, 6694408 
shader 10 total_cycles, active_cycles, idle cycles = 6717671, 22578, 6695093 
shader 11 total_cycles, active_cycles, idle cycles = 6717671, 22744, 6694927 
shader 12 total_cycles, active_cycles, idle cycles = 6717671, 22078, 6695593 
shader 13 total_cycles, active_cycles, idle cycles = 6717671, 23236, 6694434 
shader 14 total_cycles, active_cycles, idle cycles = 6717671, 23458, 6694213 
shader 15 total_cycles, active_cycles, idle cycles = 6717671, 23737, 6693934 
shader 16 total_cycles, active_cycles, idle cycles = 6717671, 22582, 6695089 
shader 17 total_cycles, active_cycles, idle cycles = 6717671, 22805, 6694866 
shader 18 total_cycles, active_cycles, idle cycles = 6717671, 22923, 6694748 
shader 19 total_cycles, active_cycles, idle cycles = 6717671, 23420, 6694251 
shader 20 total_cycles, active_cycles, idle cycles = 6709875, 105987, 6603888 
shader 21 total_cycles, active_cycles, idle cycles = 6715631, 138665, 6576966 
shader 22 total_cycles, active_cycles, idle cycles = 6709237, 113352, 6595884 
shader 23 total_cycles, active_cycles, idle cycles = 6712109, 126250, 6585859 
shader 24 total_cycles, active_cycles, idle cycles = 6710081, 118279, 6591801 
shader 25 total_cycles, active_cycles, idle cycles = 6713412, 215494, 6497918 
shader 26 total_cycles, active_cycles, idle cycles = 6710646, 218506, 6492139 
shader 27 total_cycles, active_cycles, idle cycles = 6704534, 219340, 6485194 
shader 28 total_cycles, active_cycles, idle cycles = 6705305, 209051, 6496254 
shader 29 total_cycles, active_cycles, idle cycles = 6706275, 221496, 6484779 
shader 30 total_cycles, active_cycles, idle cycles = 6714058, 385400, 6328658 
shader 31 total_cycles, active_cycles, idle cycles = 6711406, 392762, 6318644 
shader 32 total_cycles, active_cycles, idle cycles = 6715482, 396279, 6319203 
shader 33 total_cycles, active_cycles, idle cycles = 6712614, 404169, 6308444 
shader 34 total_cycles, active_cycles, idle cycles = 6711445, 386289, 6325155 
shader 35 total_cycles, active_cycles, idle cycles = 6710620, 411132, 6299487 
shader 36 total_cycles, active_cycles, idle cycles = 6708626, 361893, 6346732 
shader 37 total_cycles, active_cycles, idle cycles = 6711304, 409191, 6302112 
shader 38 total_cycles, active_cycles, idle cycles = 6710809, 386613, 6324195 
shader 39 total_cycles, active_cycles, idle cycles = 6714253, 416914, 6297338 
shader 40 total_cycles, active_cycles, idle cycles = 6706581, 372960, 6333621 
shader 41 total_cycles, active_cycles, idle cycles = 6708477, 414713, 6293764 
shader 42 total_cycles, active_cycles, idle cycles = 6713522, 395055, 6318466 
shader 43 total_cycles, active_cycles, idle cycles = 6713887, 390144, 6323742 
shader 44 total_cycles, active_cycles, idle cycles = 6705642, 380834, 6324808 
shader 45 total_cycles, active_cycles, idle cycles = 6707332, 406921, 6300410 
shader 46 total_cycles, active_cycles, idle cycles = 6710972, 377590, 6333382 
shader 47 total_cycles, active_cycles, idle cycles = 6708849, 420992, 6287856 
shader 48 total_cycles, active_cycles, idle cycles = 6716453, 364429, 6352023 
shader 49 total_cycles, active_cycles, idle cycles = 6705161, 412702, 6292459 
shader 50 total_cycles, active_cycles, idle cycles = 6710408, 384665, 6325742 
shader 51 total_cycles, active_cycles, idle cycles = 6712712, 399241, 6313470 
shader 52 total_cycles, active_cycles, idle cycles = 6714456, 368443, 6346013 
shader 53 total_cycles, active_cycles, idle cycles = 6712351, 392698, 6319652 
shader 54 total_cycles, active_cycles, idle cycles = 6708007, 380955, 6327052 
shader 55 total_cycles, active_cycles, idle cycles = 6709148, 424498, 6284649 
shader 56 total_cycles, active_cycles, idle cycles = 6711600, 390486, 6321113 
shader 57 total_cycles, active_cycles, idle cycles = 6713896, 408512, 6305383 
shader 58 total_cycles, active_cycles, idle cycles = 6715076, 378695, 6336380 
shader 59 total_cycles, active_cycles, idle cycles = 6713239, 367800, 6345439 
warps_exctd_sm 0 = 2144 
warps_exctd_sm 1 = 2176 
warps_exctd_sm 2 = 2048 
warps_exctd_sm 3 = 2240 
warps_exctd_sm 4 = 2048 
warps_exctd_sm 5 = 2176 
warps_exctd_sm 6 = 2176 
warps_exctd_sm 7 = 2208 
warps_exctd_sm 8 = 2144 
warps_exctd_sm 9 = 2272 
warps_exctd_sm 10 = 2176 
warps_exctd_sm 11 = 2208 
warps_exctd_sm 12 = 2144 
warps_exctd_sm 13 = 2208 
warps_exctd_sm 14 = 2240 
warps_exctd_sm 15 = 2272 
warps_exctd_sm 16 = 2176 
warps_exctd_sm 17 = 2208 
warps_exctd_sm 18 = 2208 
warps_exctd_sm 19 = 2240 
warps_exctd_sm 20 = 14688 
warps_exctd_sm 21 = 18304 
warps_exctd_sm 22 = 15712 
warps_exctd_sm 23 = 16512 
warps_exctd_sm 24 = 16512 
warps_exctd_sm 25 = 28960 
warps_exctd_sm 26 = 29216 
warps_exctd_sm 27 = 29632 
warps_exctd_sm 28 = 28512 
warps_exctd_sm 29 = 29984 
warps_exctd_sm 30 = 52960 
warps_exctd_sm 31 = 53536 
warps_exctd_sm 32 = 54432 
warps_exctd_sm 33 = 55264 
warps_exctd_sm 34 = 52768 
warps_exctd_sm 35 = 55744 
warps_exctd_sm 36 = 49984 
warps_exctd_sm 37 = 56128 
warps_exctd_sm 38 = 53632 
warps_exctd_sm 39 = 56256 
warps_exctd_sm 40 = 51264 
warps_exctd_sm 41 = 56128 
warps_exctd_sm 42 = 53344 
warps_exctd_sm 43 = 52864 
warps_exctd_sm 44 = 51712 
warps_exctd_sm 45 = 55008 
warps_exctd_sm 46 = 52064 
warps_exctd_sm 47 = 56384 
warps_exctd_sm 48 = 50592 
warps_exctd_sm 49 = 56192 
warps_exctd_sm 50 = 53120 
warps_exctd_sm 51 = 53472 
warps_exctd_sm 52 = 51104 
warps_exctd_sm 53 = 53184 
warps_exctd_sm 54 = 52512 
warps_exctd_sm 55 = 56736 
warps_exctd_sm 56 = 53440 
warps_exctd_sm 57 = 54752 
warps_exctd_sm 58 = 51872 
warps_exctd_sm 59 = 50016 
gpgpu_n_tot_thrd_icount = 891058432
gpgpu_n_tot_w_icount = 27845576
gpgpu_n_stall_shd_mem = 216765531
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 5611801
gpgpu_n_mem_write_global = 124264
gpgpu_n_mem_texture = 2268571
gpgpu_n_mem_const = 6178
gpgpu_n_load_insn  = 63364128
gpgpu_n_store_insn = 1821568
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 28859264
gpgpu_n_const_mem_insn = 30680832
gpgpu_n_param_mem_insn = 9292416
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 93890
gpgpu_stall_shd_mem[c_mem][bk_conf] = 93890
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 177433546
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:290258534	W0_Idle:104377237	W0_Scoreboard:383096334	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:27845717
Warp Occupancy Distribution:
Stall:258882975	W0_Idle:92151557	W0_Scoreboard:47586770	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:4279748
Warp Occupancy Distribution:
Stall:31375559	W0_Idle:12225680	W0_Scoreboard:335509564	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:23565969
warp_utilization0: 0.034566
warp_utilization1: 0.010622
warp_utilization2: 0.058523
traffic_breakdown_coretomem[CONST_ACC_R] = 49424 {8:6178,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 14915808 {8:1864476,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 11533760 {40:43876,72:18032,136:62356,}
traffic_breakdown_coretomem[GLOBAL_ATOMIC] = 150565896 {40:3737377,72:4408,136:5540,}
traffic_breakdown_coretomem[INST_ACC_R] = 62160 {8:7770,}
traffic_breakdown_coretomem[TEXTURE_ACC_R] = 18148568 {8:2268571,}
traffic_breakdown_memtocore[CONST_ACC_R] = 444816 {72:6178,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 253568464 {136:1864474,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 994112 {8:124264,}
traffic_breakdown_memtocore[GLOBAL_ATOMIC] = 150534880 {40:3736605,72:4408,136:5539,}
traffic_breakdown_memtocore[INST_ACC_R] = 1056720 {136:7770,}
traffic_breakdown_memtocore[TEXTURE_ACC_R] = 308525656 {136:2268571,}
maxmrqlatency = 1020 
maxdqlatency = 0 
maxmflatency = 10390 
averagemflatency = 846 
averagemflatency_1 = 864 
averagemflatency_2= 826 
averagemrqlatency_1 = 66 
averagemrqlatency_2 = 72 
max_icnt2mem_latency = 9574 
max_icnt2sh_latency = 6717670 
mrq_lat_table:2482521 	89112 	162054 	306800 	725737 	1235719 	1621423 	1290430 	354211 	11143 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	62619 	72927 	97203 	413195 	1439015 	3502373 	2241732 	177267 	3654 	48 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	626707 	359513 	768061 	612614 	913614 	1760984 	2074818 	840955 	59222 	1883 	25 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	4432989 	3076488 	361573 	14551 	168 	0 	0 	0 	0 	0 	0 	0 	180 	768 	3490 	4438 	8876 	15490 	35171 	55851 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1 	89 	13093 	251 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        32        32        32        32        32        32        32        32        32        32        11        16        16        17        15        14 
dram[1]:        24        32        32        32        32        32        32        30        32        24        15        13        17        18        11        14 
dram[2]:        32        24        32        32        32        32        32        30        32        19        18        13        15        18        15        18 
dram[3]:        32        20        28        30        32        30        32        28        30        22        17        15        14        17        13        11 
dram[4]:        32        32        32        32        32        32        32        28        28        28        17        17        11        15        12        12 
dram[5]:        32        24        32        32        32        32        32        26        28        22        15        18        15        14        21        14 
maximum service time to same row:
dram[0]:      1247      1423      1295      1326      1601      1581      1270      1489      1602      1458      2180      2291      2175      2301      2487      2177 
dram[1]:      1071      1451      1481      1400      1448      1292      1409      1229      1341      1457      2449      2343      2589      2115      2439      2044 
dram[2]:      1409      1004      1362      1694      1156      1503      1330      1414      1651      1457      2269      2594      2391      2454      2235      2451 
dram[3]:      1576      1457      1232      1251      1381      1192      1369      1237      1374      1280      2372      2604      2338      2306      2371      2412 
dram[4]:      1327      1419      1477      1294      1349      1163      1303      1303      1156      1505      2269      2122      2269      2216      2276      2213 
dram[5]:      1348      1450      1194      1334      1433      1314      1431      1265      1353      1310      2029      2287      2082      2281      2285      2282 
average row accesses per activate:
dram[0]:  1.169124  1.156977  1.157538  1.160589  1.164319  1.159974  1.177555  1.172217  1.160428  1.153043  1.164948  1.170925  1.177065  1.172822  1.180241  1.176173 
dram[1]:  1.152294  1.152891  1.160082  1.156227  1.160251  1.161426  1.171616  1.173446  1.154860  1.158141  1.164215  1.167389  1.171489  1.171562  1.170310  1.179322 
dram[2]:  1.152330  1.161790  1.153393  1.163874  1.162127  1.190729  1.164727  1.184769  1.148518  1.155776  1.158179  1.166492  1.174988  1.184675  1.168674  1.188097 
dram[3]:  1.149514  1.153087  1.157532  1.160610  1.157881  1.167334  1.166983  1.178307  1.146838  1.154463  1.165350  1.165685  1.170868  1.170303  1.176361  1.182042 
dram[4]:  1.159791  1.157596  1.160449  1.158876  1.162696  1.164018  1.177800  1.172418  1.149679  1.151938  1.188815  1.166463  1.170214  1.172328  1.179651  1.185443 
dram[5]:  1.153549  1.157906  1.159817  1.158794  1.156744  1.162765  1.165517  1.176126  1.154152  1.155798  1.162085  1.163138  1.172963  1.171561  1.171757  1.189112 
average row locality = 8279150/7100846 = 1.165938
average row locality_1 = 6145549/5382811 = 1.141699
average row locality_2 = 2133601/1718035 = 1.241884
average row locality_3 = 0/0 = -nan
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:     58610     55095     53777     52722     56104     53326     56420     54384     56566     52767     54921     54057     56798     54551     57701     55907 
dram[1]:     55125     52888     53623     52005     53556     52929     54541     54058     54566     53807     52997     52812     54762     54057     55330     55559 
dram[2]:     55508     57431     52457     55133     54710     59757     53872     57195     54062     54987     53348     55329     55833     58238     54595     58429 
dram[3]:     52674     54365     53594     53372     52611     55152     53672     55747     52846     53641     54121     53245     54470     54042     56148     56323 
dram[4]:     56825     54972     55200     53113     55380     55084     56946     54083     54583     53522     59236     54048     55593     54635     57861     57347 
dram[5]:     54519     54163     53901     53331     53376     54096     53816     55130     54475     53453     53842     52329     55308     53678     55148     57350 
total reads: 5259571
bank skew: 59757/52005 = 1.15
chip skew: 890884/862615 = 1.03
number of total write accesses:
dram[0]:     32805     29607     28921     27925     32099     29698     33862     31999     34888     31180     33537     32746     34215     31893     33318     31525 
dram[1]:     29458     27457     28773     27274     29750     29293     32052     31624     32977     32185     31691     31470     32159     31460     31129     31245 
dram[2]:     29678     31629     27729     30108     30883     35744     31502     34653     32451     33327     32029     33983     33264     35548     30405     33980 
dram[3]:     27254     28807     28817     28415     28942     31449     31191     33187     31239     32049     32782     31843     31885     31349     31825     31985 
dram[4]:     31202     29389     30129     28277     31535     31356     34377     31639     32903     31961     37918     32668     32977     32000     33457     32884 
dram[5]:     29097     28552     29041     28511     29603     30437     31360     32669     32773     31869     32533     30947     32683     31013     30799     32951 
total reads: 3019657
bank skew: 37918/27254 = 1.39
chip skew: 516913/489997 = 1.05
average mf latency per bank:
dram[0]:        932       875       892       834       811       761       773       725       759       716       827       777       897       851       950       893
dram[1]:        821       848       783       807       721       730       676       690       666       679       728       731       787       799       831       847
dram[2]:        893      1085       860      1019       787      1247       737       898       721       867       790       930       866      1035       918      1081
dram[3]:        848       828       796       800       730       744       678       678       666       667       720       731       799       804       847       853
dram[4]:        993       910       933       865       861       791       814       744       796       724       886       794       941       876       985       921
dram[5]:        826       843       792       806       717       748       681       705       673       695       733       747       797       815       841       860
maximum mf latency per bank:
dram[0]:       6828      7390      8333      8687      9657      7104      9111      7325      8176      7270      9704      6918      6968      9588      7463      7336
dram[1]:       8119      8128      9964      8577      6931      7684      7041      6978      7672      7854      6870      7643      9590      8143      8657      7401
dram[2]:       9026      9295      9822      8402      8259      7978     10057      7705      7023      7973      8006      8313      6147      7989      6687      6902
dram[3]:       8510      7093      9237      7380      8890      8869      6476      6832      9572      7980      7266      8139      8207      5709      6859      6970
dram[4]:       7601      6808      8275      9716      9430      8120      6504      7246      9143      7664      7111      8463      8075      7473      8658      8139
dram[5]:       7154      7930      8894     10390      9480      7413      8553      7037      7574      6787      8399      9796      8874      8582      5832      6743
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=8867325 n_nop=3697580 n_act=1194180 n_pre=1194164 n_req=897195 n_req_1=491336 n_req_2=405859 n_req_3=0 n_rd=1767400 n_write=1014001 bw_util=0.4033 bw_util_1=0.2216 bw_util_2=0.1816 bw_util_3=0 blp=10.463577 blp_1= 3.687805 blp_2= 2.990182 blp_3= -nan
 n_activity=8852415 dram_eff=0.4039 dram_eff_1=0.222 dram_eff_2=0.1819 dram_eff_3=0
bk0: 117220a 3305779i bk1: 110186a 3539218i bk2: 107554a 3555541i bk3: 105444a 3593471i bk4: 112208a 2974283i bk5: 106652a 3216470i bk6: 112840a 2641179i bk7: 108768a 2763968i bk8: 113128a 3137421i bk9: 105530a 3452147i bk10: 109842a 3076328i bk11: 108114a 3061817i bk12: 113596a 2736206i bk13: 109102a 2937628i bk14: 115402a 2614279i bk15: 111814a 2753569i 
bw_dist = 0.222	0.182	0.000	0.595	0.002
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=14.6699
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=8867325 n_nop=3844833 n_act=1161866 n_pre=1161851 n_req=875880 n_req_1=471209 n_req_2=404671 n_req_3=0 n_rd=1725214 n_write=973561 bw_util=0.3937 bw_util_1=0.2126 bw_util_2=0.1811 bw_util_3=0 blp=10.022027 blp_1= 3.581325 blp_2= 2.957046 blp_3= -nan
 n_activity=8821070 dram_eff=0.3957 dram_eff_1=0.2137 dram_eff_2=0.182 dram_eff_3=0
bk0: 110250a 3766726i bk1: 105776a 3909151i bk2: 107246a 3686711i bk3: 104010a 3787534i bk4: 107112a 3415981i bk5: 105858a 3400970i bk6: 109082a 3000720i bk7: 108108a 2957165i bk8: 109132a 3467970i bk9: 107614a 3427702i bk10: 105986a 3416162i bk11: 105624a 3343745i bk12: 109524a 3112603i bk13: 108114a 3121025i bk14: 110660a 3031509i bk15: 111118a 2936890i 
bw_dist = 0.213	0.181	0.000	0.601	0.005
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=13.4116
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=8867325 n_nop=3647155 n_act=1205529 n_pre=1205515 n_req=904403 n_req_1=498033 n_req_2=406370 n_req_3=0 n_rd=1781740 n_write=1027386 bw_util=0.4065 bw_util_1=0.2247 bw_util_2=0.1819 bw_util_3=0 blp=10.613307 blp_1= 3.719862 blp_2= 3.002854 blp_3= -nan
 n_activity=8858516 dram_eff=0.4069 dram_eff_1=0.2249 dram_eff_2=0.182 dram_eff_3=0
bk0: 111016a 3618037i bk1: 114858a 3259515i bk2: 104914a 3680451i bk3: 110266a 3276650i bk4: 109420a 3111854i bk5: 119512a 2387935i bk6: 107740a 2883888i bk7: 114390a 2380654i bk8: 108120a 3411936i bk9: 109972a 3169866i bk10: 106690a 3246157i bk11: 110656a 2884027i bk12: 111666a 2837517i bk13: 116474a 2424406i bk14: 109188a 2958785i bk15: 116858a 2389299i 
bw_dist = 0.225	0.182	0.000	0.592	0.001
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=15.1099
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=8867325 n_nop=3820804 n_act=1167447 n_pre=1167433 n_req=879242 n_req_1=474282 n_req_2=404960 n_req_3=0 n_rd=1732022 n_write=979619 bw_util=0.3952 bw_util_1=0.2139 bw_util_2=0.1812 bw_util_3=0 blp=10.106643 blp_1= 3.604387 blp_2= 2.961697 blp_3= -nan
 n_activity=8826965 dram_eff=0.397 dram_eff_1=0.2149 dram_eff_2=0.1821 dram_eff_3=0
bk0: 105348a 4039336i bk1: 108728a 3733009i bk2: 107184a 3668858i bk3: 106744a 3612961i bk4: 105222a 3490971i bk5: 110304a 3068975i bk6: 107344a 3070734i bk7: 111486a 2732214i bk8: 105692a 3642504i bk9: 107282a 3422788i bk10: 108236a 3249033i bk11: 106488a 3272897i bk12: 108938a 3125954i bk13: 108084a 3097397i bk14: 112296a 2903536i bk15: 112646a 2810339i 
bw_dist = 0.214	0.181	0.000	0.600	0.005
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=13.6349
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=8867325 n_nop=3664295 n_act=1201669 n_pre=1201656 n_req=901989 n_req_1=495808 n_req_2=406181 n_req_3=0 n_rd=1776829 n_write=1022876 bw_util=0.4054 bw_util_1=0.2237 bw_util_2=0.1818 bw_util_3=0 blp=10.569485 blp_1= 3.716503 blp_2= 2.998215 blp_3= -nan
 n_activity=8856488 dram_eff=0.4059 dram_eff_1=0.2239 dram_eff_2=0.182 dram_eff_3=0
bk0: 113649a 3459489i bk1: 109944a 3540650i bk2: 110400a 3387611i bk3: 106224a 3533405i bk4: 110760a 3029581i bk5: 110168a 2937972i bk6: 113882a 2517376i bk7: 108162a 2790614i bk8: 109166a 3373393i bk9: 107044a 3353174i bk10: 118468a 2521830i bk11: 108096a 3041206i bk12: 111184a 2866038i bk13: 109270a 2903035i bk14: 115720a 2559050i bk15: 114692a 2543251i 
bw_dist = 0.224	0.182	0.000	0.593	0.001
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=14.9803
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=8867325 n_nop=3807986 n_act=1170142 n_pre=1170129 n_req=881148 n_req_1=476076 n_req_2=405072 n_req_3=0 n_rd=1735786 n_write=983282 bw_util=0.396 bw_util_1=0.2147 bw_util_2=0.1813 bw_util_3=0 blp=10.138610 blp_1= 3.612019 blp_2= 2.960491 blp_3= -nan
 n_activity=8831707 dram_eff=0.3976 dram_eff_1=0.2156 dram_eff_2=0.182 dram_eff_3=0
bk0: 109035a 3801098i bk1: 108324a 3742016i bk2: 107800a 3604107i bk3: 106658a 3576575i bk4: 106750a 3375076i bk5: 108192a 3199761i bk6: 107630a 3040426i bk7: 110260a 2781941i bk8: 108949a 3468528i bk9: 106904a 3447513i bk10: 107666a 3269319i bk11: 104658a 3376392i bk12: 110616a 3033071i bk13: 107354a 3151439i bk14: 110294a 3046877i bk15: 114696a 2675432i 
bw_dist = 0.215	0.181	0.000	0.600	0.004
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=13.75

========= L2 cache stats =========
L2_cache_bank[0]: Access = 679063, Miss = 450904, Miss_rate = 0.664, Pending_hits = 8529, Reservation_fails = 326816
L2_cache_bank[1]: Access = 653646, Miss = 432819, Miss_rate = 0.662, Pending_hits = 7563, Reservation_fails = 249239
L2_cache_bank[2]: Access = 665243, Miss = 434507, Miss_rate = 0.653, Pending_hits = 7105, Reservation_fails = 230266
L2_cache_bank[3]: Access = 654884, Miss = 428123, Miss_rate = 0.654, Pending_hits = 6776, Reservation_fails = 224149
L2_cache_bank[4]: Access = 657084, Miss = 434394, Miss_rate = 0.661, Pending_hits = 7628, Reservation_fails = 173619
L2_cache_bank[5]: Access = 703412, Miss = 456513, Miss_rate = 0.649, Pending_hits = 8964, Reservation_fails = 368526
L2_cache_bank[6]: Access = 657413, Miss = 430149, Miss_rate = 0.654, Pending_hits = 6800, Reservation_fails = 182090
L2_cache_bank[7]: Access = 671715, Miss = 435894, Miss_rate = 0.649, Pending_hits = 7353, Reservation_fails = 226434
L2_cache_bank[8]: Access = 677437, Miss = 451637, Miss_rate = 0.667, Pending_hits = 8759, Reservation_fails = 315918
L2_cache_bank[9]: Access = 666405, Miss = 436819, Miss_rate = 0.655, Pending_hits = 7998, Reservation_fails = 251419
L2_cache_bank[10]: Access = 662083, Miss = 434392, Miss_rate = 0.656, Pending_hits = 7288, Reservation_fails = 204044
L2_cache_bank[11]: Access = 669654, Miss = 433536, Miss_rate = 0.647, Pending_hits = 7548, Reservation_fails = 241802
Cache L2_bank_000:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 679063, Miss = 450904 (0.664), PendingHit = 8529 (0.0126)
Cache L2_bank_001:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 653646, Miss = 432819 (0.662), PendingHit = 7563 (0.0116)
Cache L2_bank_002:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 665243, Miss = 434507 (0.653), PendingHit = 7105 (0.0107)
Cache L2_bank_003:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 654884, Miss = 428123 (0.654), PendingHit = 6776 (0.0103)
Cache L2_bank_004:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 657084, Miss = 434394 (0.661), PendingHit = 7628 (0.0116)
Cache L2_bank_005:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 703412, Miss = 456513 (0.649), PendingHit = 8964 (0.0127)
Cache L2_bank_006:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 657413, Miss = 430149 (0.654), PendingHit = 6800 (0.0103)
Cache L2_bank_007:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 671715, Miss = 435894 (0.649), PendingHit = 7353 (0.0109)
Cache L2_bank_008:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 677437, Miss = 451637 (0.667), PendingHit = 8759 (0.0129)
Cache L2_bank_009:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 666405, Miss = 436819 (0.655), PendingHit = 7998 (0.012)
Cache L2_bank_010:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 662083, Miss = 434392 (0.656), PendingHit = 7288 (0.011)
Cache L2_bank_011:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 669654, Miss = 433536 (0.647), PendingHit = 7548 (0.0113)
L2 Cache Total Miss Rate = 0.656
Stream 1: L2 Cache Miss Rate = 0.747
Stream 2: L2 Cache Miss Rate = 0.553
Stream 1: Accesses  = 4260294
Stream 1: Misses  = 3181778
Stream 2: Accesses  = 3757745
Stream 2: Misses  = 2077909
Stream 1+2: Accesses  = 8018039
Stream 1+2: Misses  = 5259687
Total Accesses  = 8018039
MPKI-CORES
CORE_L2MPKI_0	77.222
CORE_L2MPKI_1	78.675
CORE_L2MPKI_2	76.958
CORE_L2MPKI_3	77.566
CORE_L2MPKI_4	77.969
CORE_L2MPKI_5	79.232
CORE_L2MPKI_6	78.288
CORE_L2MPKI_7	79.093
CORE_L2MPKI_8	78.109
CORE_L2MPKI_9	79.506
CORE_L2MPKI_10	78.140
CORE_L2MPKI_11	79.542
CORE_L2MPKI_12	79.303
CORE_L2MPKI_13	80.188
CORE_L2MPKI_14	79.305
CORE_L2MPKI_15	80.292
CORE_L2MPKI_16	77.631
CORE_L2MPKI_17	78.797
CORE_L2MPKI_18	76.990
CORE_L2MPKI_19	79.553
CORE_L2MPKI_20	13.701
CORE_L2MPKI_21	11.123
CORE_L2MPKI_22	12.592
CORE_L2MPKI_23	12.893
CORE_L2MPKI_24	12.313
CORE_L2MPKI_25	6.494
CORE_L2MPKI_26	6.270
CORE_L2MPKI_27	6.230
CORE_L2MPKI_28	6.313
CORE_L2MPKI_29	6.145
CORE_L2MPKI_30	2.821
CORE_L2MPKI_31	2.771
CORE_L2MPKI_32	2.703
CORE_L2MPKI_33	2.762
CORE_L2MPKI_34	2.816
CORE_L2MPKI_35	2.738
CORE_L2MPKI_36	2.961
CORE_L2MPKI_37	2.738
CORE_L2MPKI_38	2.798
CORE_L2MPKI_39	2.701
CORE_L2MPKI_40	2.845
CORE_L2MPKI_41	2.757
CORE_L2MPKI_42	2.800
CORE_L2MPKI_43	2.851
CORE_L2MPKI_44	2.852
CORE_L2MPKI_45	2.702
CORE_L2MPKI_46	2.841
CORE_L2MPKI_47	2.717
CORE_L2MPKI_48	2.909
CORE_L2MPKI_49	2.685
CORE_L2MPKI_50	2.808
CORE_L2MPKI_51	2.758
CORE_L2MPKI_52	2.809
CORE_L2MPKI_53	2.768
CORE_L2MPKI_54	2.807
CORE_L2MPKI_55	2.707
CORE_L2MPKI_56	2.742
CORE_L2MPKI_57	2.732
CORE_L2MPKI_58	2.792
CORE_L2MPKI_59	2.942
Avg_MPKI_Stream1= 55.548
Avg_MPKI_Stream2= 2.788
MISSES-CORES
CORE_MISSES_0	108758
CORE_MISSES_1	111787
CORE_MISSES_2	106569
CORE_MISSES_3	114792
CORE_MISSES_4	105177
CORE_MISSES_5	115484
CORE_MISSES_6	111525
CORE_MISSES_7	115613
CORE_MISSES_8	110175
CORE_MISSES_9	117971
CORE_MISSES_10	112537
CORE_MISSES_11	115398
CORE_MISSES_12	111679
CORE_MISSES_13	118856
CORE_MISSES_14	118674
CORE_MISSES_15	121576
CORE_MISSES_16	111821
CORE_MISSES_17	114622
CORE_MISSES_18	112578
CORE_MISSES_19	118849
CORE_MISSES_20	91991
CORE_MISSES_21	97748
CORE_MISSES_22	90421
CORE_MISSES_23	103175
CORE_MISSES_24	92249
CORE_MISSES_25	88638
CORE_MISSES_26	86784
CORE_MISSES_27	86551
CORE_MISSES_28	83577
CORE_MISSES_29	86203
CORE_MISSES_30	68826
CORE_MISSES_31	68900
CORE_MISSES_32	67827
CORE_MISSES_33	70674
CORE_MISSES_34	68871
CORE_MISSES_35	71273
CORE_MISSES_36	67839
CORE_MISSES_37	70931
CORE_MISSES_38	68491
CORE_MISSES_39	71321
CORE_MISSES_40	67182
CORE_MISSES_41	72395
CORE_MISSES_42	70058
CORE_MISSES_43	70434
CORE_MISSES_44	68773
CORE_MISSES_45	69619
CORE_MISSES_46	67915
CORE_MISSES_47	72430
CORE_MISSES_48	67121
CORE_MISSES_49	70159
CORE_MISSES_50	68381
CORE_MISSES_51	69731
CORE_MISSES_52	65513
CORE_MISSES_53	68819
CORE_MISSES_54	67704
CORE_MISSES_55	72768
CORE_MISSES_56	67799
CORE_MISSES_57	70688
CORE_MISSES_58	66941
CORE_MISSES_59	68526
L2_MISSES = 5259687
L2_total_cache_accesses = 8018039
L2_total_cache_misses = 5259687
L2_total_cache_miss_rate = 0.6560
L2_total_cache_pending_hits = 92311
L2_total_cache_reservation_fails = 2994322
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 817688
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 26085
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 4767483
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 2649329
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 4399
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 568
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1211
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 8642
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 1793180
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 58098
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 417293
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 267097
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 43978
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 7030
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 73256
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 39694
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 6796
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 530
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 444
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 29560
L2_cache_data_port_util = 0.245
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=28361002
icnt_total_pkts_simt_to_mem=12116301
statistics from finished app 2
-------------------------------------------------
gpu_ipc_1 =       4.8314
gpu_ipc_2 =     126.4885
gpu_tot_sim_cycle_stream_1 = 6717670
gpu_tot_sim_cycle_stream_2 = 6715053
gpu_sim_insn_1 = 32455648
gpu_sim_insn_2 = 849376992
gpu_sim_cycle = 6717671
gpu_sim_insn = 881832640
gpu_ipc =     131.2706
gpu_tot_sim_cycle = 6717671
gpu_tot_sim_insn = 881832640
gpu_tot_ipc =     131.2706
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 26557030
gpu_stall_icnt2sh    = 9071398
gpu_total_sim_rate=118350

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 14537190
	L1I_total_cache_misses = 49308
	L1I_total_cache_miss_rate = 0.0034
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 146, Miss = 146, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 549
	L1D_cache_core[1]: Access = 152, Miss = 152, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 747
	L1D_cache_core[2]: Access = 144, Miss = 144, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 687
	L1D_cache_core[3]: Access = 156, Miss = 156, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 394
	L1D_cache_core[4]: Access = 142, Miss = 142, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 638
	L1D_cache_core[5]: Access = 152, Miss = 152, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 678
	L1D_cache_core[6]: Access = 156, Miss = 156, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 719
	L1D_cache_core[7]: Access = 152, Miss = 152, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 787
	L1D_cache_core[8]: Access = 150, Miss = 150, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 730
	L1D_cache_core[9]: Access = 158, Miss = 158, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 799
	L1D_cache_core[10]: Access = 152, Miss = 152, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 887
	L1D_cache_core[11]: Access = 154, Miss = 154, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 732
	L1D_cache_core[12]: Access = 148, Miss = 148, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 762
	L1D_cache_core[13]: Access = 156, Miss = 156, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 855
	L1D_cache_core[14]: Access = 154, Miss = 154, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 882
	L1D_cache_core[15]: Access = 156, Miss = 156, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 711
	L1D_cache_core[16]: Access = 152, Miss = 152, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 912
	L1D_cache_core[17]: Access = 154, Miss = 154, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 798
	L1D_cache_core[18]: Access = 152, Miss = 152, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 818
	L1D_cache_core[19]: Access = 154, Miss = 154, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1000
	L1D_cache_core[20]: Access = 13586, Miss = 13586, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 46562
	L1D_cache_core[21]: Access = 18412, Miss = 18412, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 16488
	L1D_cache_core[22]: Access = 14619, Miss = 14619, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 36685
	L1D_cache_core[23]: Access = 16422, Miss = 16422, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 34753
	L1D_cache_core[24]: Access = 15423, Miss = 15423, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 32890
	L1D_cache_core[25]: Access = 30530, Miss = 30530, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 57598
	L1D_cache_core[26]: Access = 31097, Miss = 31097, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 51551
	L1D_cache_core[27]: Access = 31123, Miss = 31123, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 50633
	L1D_cache_core[28]: Access = 29715, Miss = 29715, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 68578
	L1D_cache_core[29]: Access = 31478, Miss = 31478, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 44929
	L1D_cache_core[30]: Access = 57399, Miss = 57399, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 114541
	L1D_cache_core[31]: Access = 58461, Miss = 58461, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 123365
	L1D_cache_core[32]: Access = 58797, Miss = 58797, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 104963
	L1D_cache_core[33]: Access = 59996, Miss = 59996, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 97946
	L1D_cache_core[34]: Access = 57584, Miss = 57584, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 121422
	L1D_cache_core[35]: Access = 61049, Miss = 61049, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 87596
	L1D_cache_core[36]: Access = 54041, Miss = 54041, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 150722
	L1D_cache_core[37]: Access = 60842, Miss = 60842, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 92099
	L1D_cache_core[38]: Access = 57479, Miss = 57479, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 104158
	L1D_cache_core[39]: Access = 61966, Miss = 61966, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 86307
	L1D_cache_core[40]: Access = 55528, Miss = 55528, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 129168
	L1D_cache_core[41]: Access = 61719, Miss = 61719, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 101187
	L1D_cache_core[42]: Access = 58767, Miss = 58767, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 100094
	L1D_cache_core[43]: Access = 58129, Miss = 58129, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 135994
	L1D_cache_core[44]: Access = 56682, Miss = 56682, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 98148
	L1D_cache_core[45]: Access = 60540, Miss = 60540, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 89562
	L1D_cache_core[46]: Access = 56257, Miss = 56257, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 122593
	L1D_cache_core[47]: Access = 62630, Miss = 62630, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 66393
	L1D_cache_core[48]: Access = 54372, Miss = 54372, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 135469
	L1D_cache_core[49]: Access = 61291, Miss = 61291, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 82536
	L1D_cache_core[50]: Access = 57292, Miss = 57292, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 135926
	L1D_cache_core[51]: Access = 59384, Miss = 59384, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 95308
	L1D_cache_core[52]: Access = 54788, Miss = 54788, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 133889
	L1D_cache_core[53]: Access = 58521, Miss = 58521, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 105791
	L1D_cache_core[54]: Access = 56592, Miss = 56592, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 118253
	L1D_cache_core[55]: Access = 63127, Miss = 63127, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 64022
	L1D_cache_core[56]: Access = 58173, Miss = 58173, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 109695
	L1D_cache_core[57]: Access = 60811, Miss = 60811, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 102307
	L1D_cache_core[58]: Access = 56326, Miss = 56326, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 123770
	L1D_cache_core[59]: Access = 54752, Miss = 54752, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 126425
	L1D_total_cache_accesses = 1988740
	L1D_total_cache_misses = 1988740
	L1D_total_cache_miss_rate = 1.0000
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 3715401
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.005
L1C_cache:
	L1C_total_cache_accesses = 1249164
	L1C_total_cache_misses = 9301
	L1C_total_cache_miss_rate = 0.0074
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 93890
L1T_cache:
	L1T_total_cache_accesses = 6045480
	L1T_total_cache_misses = 2268571
	L1T_total_cache_miss_rate = 0.3753
	L1T_total_cache_pending_hits = 3776909
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1864476
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 3492931
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 1239863
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 9301
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 93890
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 3776909
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 2268571
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 124264
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 222470
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 14487882
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 49308
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
1893, 1281, 1893, 1271, 1893, 1270, 1893, 1270, 1893, 1262, 1893, 1262, 1893, 1262, 1893, 1262, 1262, 1262, 1262, 1262, 1262, 1262, 1262, 1144, 1262, 1144, 1262, 954, 1262, 930, 1262, 821, 
shader 0 total_cycles, active_cycles, idle cycles = 6717671, 22079, 6695591 
shader 1 total_cycles, active_cycles, idle cycles = 6717671, 22276, 6695395 
shader 2 total_cycles, active_cycles, idle cycles = 6717671, 21709, 6695962 
shader 3 total_cycles, active_cycles, idle cycles = 6717671, 23201, 6694470 
shader 4 total_cycles, active_cycles, idle cycles = 6717671, 21149, 6696522 
shader 5 total_cycles, active_cycles, idle cycles = 6717671, 22849, 6694821 
shader 6 total_cycles, active_cycles, idle cycles = 6717671, 22334, 6695336 
shader 7 total_cycles, active_cycles, idle cycles = 6717671, 22915, 6694755 
shader 8 total_cycles, active_cycles, idle cycles = 6717671, 22114, 6695557 
shader 9 total_cycles, active_cycles, idle cycles = 6717671, 23263, 6694408 
shader 10 total_cycles, active_cycles, idle cycles = 6717671, 22578, 6695093 
shader 11 total_cycles, active_cycles, idle cycles = 6717671, 22744, 6694927 
shader 12 total_cycles, active_cycles, idle cycles = 6717671, 22078, 6695593 
shader 13 total_cycles, active_cycles, idle cycles = 6717671, 23236, 6694434 
shader 14 total_cycles, active_cycles, idle cycles = 6717671, 23458, 6694213 
shader 15 total_cycles, active_cycles, idle cycles = 6717671, 23737, 6693934 
shader 16 total_cycles, active_cycles, idle cycles = 6717671, 22582, 6695089 
shader 17 total_cycles, active_cycles, idle cycles = 6717671, 22805, 6694866 
shader 18 total_cycles, active_cycles, idle cycles = 6717671, 22923, 6694748 
shader 19 total_cycles, active_cycles, idle cycles = 6717671, 23420, 6694251 
shader 20 total_cycles, active_cycles, idle cycles = 6709875, 105987, 6603888 
shader 21 total_cycles, active_cycles, idle cycles = 6715631, 138665, 6576966 
shader 22 total_cycles, active_cycles, idle cycles = 6709237, 113352, 6595884 
shader 23 total_cycles, active_cycles, idle cycles = 6712109, 126250, 6585859 
shader 24 total_cycles, active_cycles, idle cycles = 6710081, 118279, 6591801 
shader 25 total_cycles, active_cycles, idle cycles = 6713412, 215494, 6497918 
shader 26 total_cycles, active_cycles, idle cycles = 6710646, 218506, 6492139 
shader 27 total_cycles, active_cycles, idle cycles = 6704534, 219340, 6485194 
shader 28 total_cycles, active_cycles, idle cycles = 6705305, 209051, 6496254 
shader 29 total_cycles, active_cycles, idle cycles = 6706275, 221496, 6484779 
shader 30 total_cycles, active_cycles, idle cycles = 6714058, 385400, 6328658 
shader 31 total_cycles, active_cycles, idle cycles = 6711406, 392762, 6318644 
shader 32 total_cycles, active_cycles, idle cycles = 6715482, 396279, 6319203 
shader 33 total_cycles, active_cycles, idle cycles = 6712614, 404169, 6308444 
shader 34 total_cycles, active_cycles, idle cycles = 6711445, 386289, 6325155 
shader 35 total_cycles, active_cycles, idle cycles = 6710620, 411132, 6299487 
shader 36 total_cycles, active_cycles, idle cycles = 6708626, 361893, 6346732 
shader 37 total_cycles, active_cycles, idle cycles = 6711304, 409191, 6302112 
shader 38 total_cycles, active_cycles, idle cycles = 6710809, 386613, 6324195 
shader 39 total_cycles, active_cycles, idle cycles = 6714253, 416914, 6297338 
shader 40 total_cycles, active_cycles, idle cycles = 6706581, 372960, 6333621 
shader 41 total_cycles, active_cycles, idle cycles = 6708477, 414713, 6293764 
shader 42 total_cycles, active_cycles, idle cycles = 6713522, 395055, 6318466 
shader 43 total_cycles, active_cycles, idle cycles = 6713887, 390144, 6323742 
shader 44 total_cycles, active_cycles, idle cycles = 6705642, 380834, 6324808 
shader 45 total_cycles, active_cycles, idle cycles = 6707332, 406921, 6300410 
shader 46 total_cycles, active_cycles, idle cycles = 6710972, 377590, 6333382 
shader 47 total_cycles, active_cycles, idle cycles = 6708849, 420992, 6287856 
shader 48 total_cycles, active_cycles, idle cycles = 6716453, 364429, 6352023 
shader 49 total_cycles, active_cycles, idle cycles = 6705161, 412702, 6292459 
shader 50 total_cycles, active_cycles, idle cycles = 6710408, 384665, 6325742 
shader 51 total_cycles, active_cycles, idle cycles = 6712712, 399241, 6313470 
shader 52 total_cycles, active_cycles, idle cycles = 6714456, 368443, 6346013 
shader 53 total_cycles, active_cycles, idle cycles = 6712351, 392698, 6319652 
shader 54 total_cycles, active_cycles, idle cycles = 6708007, 380955, 6327052 
shader 55 total_cycles, active_cycles, idle cycles = 6709148, 424498, 6284649 
shader 56 total_cycles, active_cycles, idle cycles = 6711600, 390486, 6321113 
shader 57 total_cycles, active_cycles, idle cycles = 6713896, 408512, 6305383 
shader 58 total_cycles, active_cycles, idle cycles = 6715076, 378695, 6336380 
shader 59 total_cycles, active_cycles, idle cycles = 6713239, 367800, 6345439 
warps_exctd_sm 0 = 2144 
warps_exctd_sm 1 = 2176 
warps_exctd_sm 2 = 2048 
warps_exctd_sm 3 = 2240 
warps_exctd_sm 4 = 2048 
warps_exctd_sm 5 = 2176 
warps_exctd_sm 6 = 2176 
warps_exctd_sm 7 = 2208 
warps_exctd_sm 8 = 2144 
warps_exctd_sm 9 = 2272 
warps_exctd_sm 10 = 2176 
warps_exctd_sm 11 = 2208 
warps_exctd_sm 12 = 2144 
warps_exctd_sm 13 = 2208 
warps_exctd_sm 14 = 2240 
warps_exctd_sm 15 = 2272 
warps_exctd_sm 16 = 2176 
warps_exctd_sm 17 = 2208 
warps_exctd_sm 18 = 2208 
warps_exctd_sm 19 = 2240 
warps_exctd_sm 20 = 14688 
warps_exctd_sm 21 = 18304 
warps_exctd_sm 22 = 15712 
warps_exctd_sm 23 = 16512 
warps_exctd_sm 24 = 16512 
warps_exctd_sm 25 = 28960 
warps_exctd_sm 26 = 29216 
warps_exctd_sm 27 = 29632 
warps_exctd_sm 28 = 28512 
warps_exctd_sm 29 = 29984 
warps_exctd_sm 30 = 52960 
warps_exctd_sm 31 = 53536 
warps_exctd_sm 32 = 54432 
warps_exctd_sm 33 = 55264 
warps_exctd_sm 34 = 52768 
warps_exctd_sm 35 = 55744 
warps_exctd_sm 36 = 49984 
warps_exctd_sm 37 = 56128 
warps_exctd_sm 38 = 53632 
warps_exctd_sm 39 = 56256 
warps_exctd_sm 40 = 51264 
warps_exctd_sm 41 = 56128 
warps_exctd_sm 42 = 53344 
warps_exctd_sm 43 = 52864 
warps_exctd_sm 44 = 51712 
warps_exctd_sm 45 = 55008 
warps_exctd_sm 46 = 52064 
warps_exctd_sm 47 = 56384 
warps_exctd_sm 48 = 50592 
warps_exctd_sm 49 = 56192 
warps_exctd_sm 50 = 53120 
warps_exctd_sm 51 = 53472 
warps_exctd_sm 52 = 51104 
warps_exctd_sm 53 = 53184 
warps_exctd_sm 54 = 52512 
warps_exctd_sm 55 = 56736 
warps_exctd_sm 56 = 53440 
warps_exctd_sm 57 = 54752 
warps_exctd_sm 58 = 51872 
warps_exctd_sm 59 = 50016 
gpgpu_n_tot_thrd_icount = 891058432
gpgpu_n_tot_w_icount = 27845576
gpgpu_n_stall_shd_mem = 216765531
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 5611801
gpgpu_n_mem_write_global = 124264
gpgpu_n_mem_texture = 2268571
gpgpu_n_mem_const = 6178
gpgpu_n_load_insn  = 63364128
gpgpu_n_store_insn = 1821568
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 28859264
gpgpu_n_const_mem_insn = 30680832
gpgpu_n_param_mem_insn = 9292416
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 93890
gpgpu_stall_shd_mem[c_mem][bk_conf] = 93890
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 177433546
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:290258534	W0_Idle:104377237	W0_Scoreboard:383096334	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:27845717
Warp Occupancy Distribution:
Stall:258882975	W0_Idle:92151557	W0_Scoreboard:47586770	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:4279748
Warp Occupancy Distribution:
Stall:31375559	W0_Idle:12225680	W0_Scoreboard:335509564	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:23565969
warp_utilization0: 0.034566
warp_utilization1: 0.010622
warp_utilization2: 0.058523
traffic_breakdown_coretomem[CONST_ACC_R] = 49424 {8:6178,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 14915808 {8:1864476,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 11533760 {40:43876,72:18032,136:62356,}
traffic_breakdown_coretomem[GLOBAL_ATOMIC] = 150565896 {40:3737377,72:4408,136:5540,}
traffic_breakdown_coretomem[INST_ACC_R] = 62160 {8:7770,}
traffic_breakdown_coretomem[TEXTURE_ACC_R] = 18148568 {8:2268571,}
traffic_breakdown_memtocore[CONST_ACC_R] = 444816 {72:6178,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 253568464 {136:1864474,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 994112 {8:124264,}
traffic_breakdown_memtocore[GLOBAL_ATOMIC] = 150534880 {40:3736605,72:4408,136:5539,}
traffic_breakdown_memtocore[INST_ACC_R] = 1056720 {136:7770,}
traffic_breakdown_memtocore[TEXTURE_ACC_R] = 308525656 {136:2268571,}
maxmrqlatency = 1020 
maxdqlatency = 0 
maxmflatency = 10390 
averagemflatency = 846 
averagemflatency_1 = 864 
averagemflatency_2= 826 
averagemrqlatency_1 = 66 
averagemrqlatency_2 = 72 
max_icnt2mem_latency = 9574 
max_icnt2sh_latency = 6717670 
mrq_lat_table:2482521 	89112 	162054 	306800 	725737 	1235719 	1621423 	1290430 	354211 	11143 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	62619 	72927 	97203 	413195 	1439015 	3502373 	2241732 	177267 	3654 	48 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	626707 	359513 	768061 	612614 	913614 	1760984 	2074818 	840955 	59222 	1883 	25 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	4432989 	3076488 	361573 	14551 	168 	0 	0 	0 	0 	0 	0 	0 	180 	768 	3490 	4438 	8876 	15490 	35171 	55851 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1 	89 	13093 	251 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        32        32        32        32        32        32        32        32        32        32        11        16        16        17        15        14 
dram[1]:        24        32        32        32        32        32        32        30        32        24        15        13        17        18        11        14 
dram[2]:        32        24        32        32        32        32        32        30        32        19        18        13        15        18        15        18 
dram[3]:        32        20        28        30        32        30        32        28        30        22        17        15        14        17        13        11 
dram[4]:        32        32        32        32        32        32        32        28        28        28        17        17        11        15        12        12 
dram[5]:        32        24        32        32        32        32        32        26        28        22        15        18        15        14        21        14 
maximum service time to same row:
dram[0]:      1247      1423      1295      1326      1601      1581      1270      1489      1602      1458      2180      2291      2175      2301      2487      2177 
dram[1]:      1071      1451      1481      1400      1448      1292      1409      1229      1341      1457      2449      2343      2589      2115      2439      2044 
dram[2]:      1409      1004      1362      1694      1156      1503      1330      1414      1651      1457      2269      2594      2391      2454      2235      2451 
dram[3]:      1576      1457      1232      1251      1381      1192      1369      1237      1374      1280      2372      2604      2338      2306      2371      2412 
dram[4]:      1327      1419      1477      1294      1349      1163      1303      1303      1156      1505      2269      2122      2269      2216      2276      2213 
dram[5]:      1348      1450      1194      1334      1433      1314      1431      1265      1353      1310      2029      2287      2082      2281      2285      2282 
average row accesses per activate:
dram[0]:  1.169124  1.156977  1.157538  1.160589  1.164319  1.159974  1.177555  1.172217  1.160428  1.153043  1.164948  1.170925  1.177065  1.172822  1.180241  1.176173 
dram[1]:  1.152294  1.152891  1.160082  1.156227  1.160251  1.161426  1.171616  1.173446  1.154860  1.158141  1.164215  1.167389  1.171489  1.171562  1.170310  1.179322 
dram[2]:  1.152330  1.161790  1.153393  1.163874  1.162127  1.190729  1.164727  1.184769  1.148518  1.155776  1.158179  1.166492  1.174988  1.184675  1.168674  1.188097 
dram[3]:  1.149514  1.153087  1.157532  1.160610  1.157881  1.167334  1.166983  1.178307  1.146838  1.154463  1.165350  1.165685  1.170868  1.170303  1.176361  1.182042 
dram[4]:  1.159791  1.157596  1.160449  1.158876  1.162696  1.164018  1.177800  1.172418  1.149679  1.151938  1.188815  1.166463  1.170214  1.172328  1.179651  1.185443 
dram[5]:  1.153549  1.157906  1.159817  1.158794  1.156744  1.162765  1.165517  1.176126  1.154152  1.155798  1.162085  1.163138  1.172963  1.171561  1.171757  1.189112 
average row locality = 8279150/7100846 = 1.165938
average row locality_1 = 6145549/5382811 = 1.141699
average row locality_2 = 2133601/1718035 = 1.241884
average row locality_3 = 0/0 = -nan
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:     58610     55095     53777     52722     56104     53326     56420     54384     56566     52767     54921     54057     56798     54551     57701     55907 
dram[1]:     55125     52888     53623     52005     53556     52929     54541     54058     54566     53807     52997     52812     54762     54057     55330     55559 
dram[2]:     55508     57431     52457     55133     54710     59757     53872     57195     54062     54987     53348     55329     55833     58238     54595     58429 
dram[3]:     52674     54365     53594     53372     52611     55152     53672     55747     52846     53641     54121     53245     54470     54042     56148     56323 
dram[4]:     56825     54972     55200     53113     55380     55084     56946     54083     54583     53522     59236     54048     55593     54635     57861     57347 
dram[5]:     54519     54163     53901     53331     53376     54096     53816     55130     54475     53453     53842     52329     55308     53678     55148     57350 
total reads: 5259571
bank skew: 59757/52005 = 1.15
chip skew: 890884/862615 = 1.03
number of total write accesses:
dram[0]:     32805     29607     28921     27925     32099     29698     33862     31999     34888     31180     33537     32746     34215     31893     33318     31525 
dram[1]:     29458     27457     28773     27274     29750     29293     32052     31624     32977     32185     31691     31470     32159     31460     31129     31245 
dram[2]:     29678     31629     27729     30108     30883     35744     31502     34653     32451     33327     32029     33983     33264     35548     30405     33980 
dram[3]:     27254     28807     28817     28415     28942     31449     31191     33187     31239     32049     32782     31843     31885     31349     31825     31985 
dram[4]:     31202     29389     30129     28277     31535     31356     34377     31639     32903     31961     37918     32668     32977     32000     33457     32884 
dram[5]:     29097     28552     29041     28511     29603     30437     31360     32669     32773     31869     32533     30947     32683     31013     30799     32951 
total reads: 3019657
bank skew: 37918/27254 = 1.39
chip skew: 516913/489997 = 1.05
average mf latency per bank:
dram[0]:        932       875       892       834       811       761       773       725       759       716       827       777       897       851       950       893
dram[1]:        821       848       783       807       721       730       676       690       666       679       728       731       787       799       831       847
dram[2]:        893      1085       860      1019       787      1247       737       898       721       867       790       930       866      1035       918      1081
dram[3]:        848       828       796       800       730       744       678       678       666       667       720       731       799       804       847       853
dram[4]:        993       910       933       865       861       791       814       744       796       724       886       794       941       876       985       921
dram[5]:        826       843       792       806       717       748       681       705       673       695       733       747       797       815       841       860
maximum mf latency per bank:
dram[0]:       6828      7390      8333      8687      9657      7104      9111      7325      8176      7270      9704      6918      6968      9588      7463      7336
dram[1]:       8119      8128      9964      8577      6931      7684      7041      6978      7672      7854      6870      7643      9590      8143      8657      7401
dram[2]:       9026      9295      9822      8402      8259      7978     10057      7705      7023      7973      8006      8313      6147      7989      6687      6902
dram[3]:       8510      7093      9237      7380      8890      8869      6476      6832      9572      7980      7266      8139      8207      5709      6859      6970
dram[4]:       7601      6808      8275      9716      9430      8120      6504      7246      9143      7664      7111      8463      8075      7473      8658      8139
dram[5]:       7154      7930      8894     10390      9480      7413      8553      7037      7574      6787      8399      9796      8874      8582      5832      6743
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=8867325 n_nop=3697580 n_act=1194180 n_pre=1194164 n_req=897195 n_req_1=491336 n_req_2=405859 n_req_3=0 n_rd=1767400 n_write=1014001 bw_util=0.4033 bw_util_1=0.2216 bw_util_2=0.1816 bw_util_3=0 blp=10.463577 blp_1= 3.687805 blp_2= 2.990182 blp_3= -nan
 n_activity=8852415 dram_eff=0.4039 dram_eff_1=0.222 dram_eff_2=0.1819 dram_eff_3=0
bk0: 117220a 3305779i bk1: 110186a 3539218i bk2: 107554a 3555541i bk3: 105444a 3593471i bk4: 112208a 2974283i bk5: 106652a 3216470i bk6: 112840a 2641179i bk7: 108768a 2763968i bk8: 113128a 3137421i bk9: 105530a 3452147i bk10: 109842a 3076328i bk11: 108114a 3061817i bk12: 113596a 2736206i bk13: 109102a 2937628i bk14: 115402a 2614279i bk15: 111814a 2753569i 
bw_dist = 0.222	0.182	0.000	0.595	0.002
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=14.6699
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=8867325 n_nop=3844833 n_act=1161866 n_pre=1161851 n_req=875880 n_req_1=471209 n_req_2=404671 n_req_3=0 n_rd=1725214 n_write=973561 bw_util=0.3937 bw_util_1=0.2126 bw_util_2=0.1811 bw_util_3=0 blp=10.022027 blp_1= 3.581325 blp_2= 2.957046 blp_3= -nan
 n_activity=8821070 dram_eff=0.3957 dram_eff_1=0.2137 dram_eff_2=0.182 dram_eff_3=0
bk0: 110250a 3766726i bk1: 105776a 3909151i bk2: 107246a 3686711i bk3: 104010a 3787534i bk4: 107112a 3415981i bk5: 105858a 3400970i bk6: 109082a 3000720i bk7: 108108a 2957165i bk8: 109132a 3467970i bk9: 107614a 3427702i bk10: 105986a 3416162i bk11: 105624a 3343745i bk12: 109524a 3112603i bk13: 108114a 3121025i bk14: 110660a 3031509i bk15: 111118a 2936890i 
bw_dist = 0.213	0.181	0.000	0.601	0.005
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=13.4116
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=8867325 n_nop=3647155 n_act=1205529 n_pre=1205515 n_req=904403 n_req_1=498033 n_req_2=406370 n_req_3=0 n_rd=1781740 n_write=1027386 bw_util=0.4065 bw_util_1=0.2247 bw_util_2=0.1819 bw_util_3=0 blp=10.613307 blp_1= 3.719862 blp_2= 3.002854 blp_3= -nan
 n_activity=8858516 dram_eff=0.4069 dram_eff_1=0.2249 dram_eff_2=0.182 dram_eff_3=0
bk0: 111016a 3618037i bk1: 114858a 3259515i bk2: 104914a 3680451i bk3: 110266a 3276650i bk4: 109420a 3111854i bk5: 119512a 2387935i bk6: 107740a 2883888i bk7: 114390a 2380654i bk8: 108120a 3411936i bk9: 109972a 3169866i bk10: 106690a 3246157i bk11: 110656a 2884027i bk12: 111666a 2837517i bk13: 116474a 2424406i bk14: 109188a 2958785i bk15: 116858a 2389299i 
bw_dist = 0.225	0.182	0.000	0.592	0.001
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=15.1099
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=8867325 n_nop=3820804 n_act=1167447 n_pre=1167433 n_req=879242 n_req_1=474282 n_req_2=404960 n_req_3=0 n_rd=1732022 n_write=979619 bw_util=0.3952 bw_util_1=0.2139 bw_util_2=0.1812 bw_util_3=0 blp=10.106643 blp_1= 3.604387 blp_2= 2.961697 blp_3= -nan
 n_activity=8826965 dram_eff=0.397 dram_eff_1=0.2149 dram_eff_2=0.1821 dram_eff_3=0
bk0: 105348a 4039336i bk1: 108728a 3733009i bk2: 107184a 3668858i bk3: 106744a 3612961i bk4: 105222a 3490971i bk5: 110304a 3068975i bk6: 107344a 3070734i bk7: 111486a 2732214i bk8: 105692a 3642504i bk9: 107282a 3422788i bk10: 108236a 3249033i bk11: 106488a 3272897i bk12: 108938a 3125954i bk13: 108084a 3097397i bk14: 112296a 2903536i bk15: 112646a 2810339i 
bw_dist = 0.214	0.181	0.000	0.600	0.005
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=13.6349
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=8867325 n_nop=3664295 n_act=1201669 n_pre=1201656 n_req=901989 n_req_1=495808 n_req_2=406181 n_req_3=0 n_rd=1776829 n_write=1022876 bw_util=0.4054 bw_util_1=0.2237 bw_util_2=0.1818 bw_util_3=0 blp=10.569485 blp_1= 3.716503 blp_2= 2.998215 blp_3= -nan
 n_activity=8856488 dram_eff=0.4059 dram_eff_1=0.2239 dram_eff_2=0.182 dram_eff_3=0
bk0: 113649a 3459489i bk1: 109944a 3540650i bk2: 110400a 3387611i bk3: 106224a 3533405i bk4: 110760a 3029581i bk5: 110168a 2937972i bk6: 113882a 2517376i bk7: 108162a 2790614i bk8: 109166a 3373393i bk9: 107044a 3353174i bk10: 118468a 2521830i bk11: 108096a 3041206i bk12: 111184a 2866038i bk13: 109270a 2903035i bk14: 115720a 2559050i bk15: 114692a 2543251i 
bw_dist = 0.224	0.182	0.000	0.593	0.001
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=14.9803
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=8867325 n_nop=3807986 n_act=1170142 n_pre=1170129 n_req=881148 n_req_1=476076 n_req_2=405072 n_req_3=0 n_rd=1735786 n_write=983282 bw_util=0.396 bw_util_1=0.2147 bw_util_2=0.1813 bw_util_3=0 blp=10.138610 blp_1= 3.612019 blp_2= 2.960491 blp_3= -nan
 n_activity=8831707 dram_eff=0.3976 dram_eff_1=0.2156 dram_eff_2=0.182 dram_eff_3=0
bk0: 109035a 3801098i bk1: 108324a 3742016i bk2: 107800a 3604107i bk3: 106658a 3576575i bk4: 106750a 3375076i bk5: 108192a 3199761i bk6: 107630a 3040426i bk7: 110260a 2781941i bk8: 108949a 3468528i bk9: 106904a 3447513i bk10: 107666a 3269319i bk11: 104658a 3376392i bk12: 110616a 3033071i bk13: 107354a 3151439i bk14: 110294a 3046877i bk15: 114696a 2675432i 
bw_dist = 0.215	0.181	0.000	0.600	0.004
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=13.75

========= L2 cache stats =========
L2_cache_bank[0]: Access = 679063, Miss = 450904, Miss_rate = 0.664, Pending_hits = 8529, Reservation_fails = 326816
L2_cache_bank[1]: Access = 653646, Miss = 432819, Miss_rate = 0.662, Pending_hits = 7563, Reservation_fails = 249239
L2_cache_bank[2]: Access = 665243, Miss = 434507, Miss_rate = 0.653, Pending_hits = 7105, Reservation_fails = 230266
L2_cache_bank[3]: Access = 654884, Miss = 428123, Miss_rate = 0.654, Pending_hits = 6776, Reservation_fails = 224149
L2_cache_bank[4]: Access = 657084, Miss = 434394, Miss_rate = 0.661, Pending_hits = 7628, Reservation_fails = 173619
L2_cache_bank[5]: Access = 703412, Miss = 456513, Miss_rate = 0.649, Pending_hits = 8964, Reservation_fails = 368526
L2_cache_bank[6]: Access = 657413, Miss = 430149, Miss_rate = 0.654, Pending_hits = 6800, Reservation_fails = 182090
L2_cache_bank[7]: Access = 671715, Miss = 435894, Miss_rate = 0.649, Pending_hits = 7353, Reservation_fails = 226434
L2_cache_bank[8]: Access = 677437, Miss = 451637, Miss_rate = 0.667, Pending_hits = 8759, Reservation_fails = 315918
L2_cache_bank[9]: Access = 666405, Miss = 436819, Miss_rate = 0.655, Pending_hits = 7998, Reservation_fails = 251419
L2_cache_bank[10]: Access = 662083, Miss = 434392, Miss_rate = 0.656, Pending_hits = 7288, Reservation_fails = 204044
L2_cache_bank[11]: Access = 669654, Miss = 433536, Miss_rate = 0.647, Pending_hits = 7548, Reservation_fails = 241802
Cache L2_bank_000:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 679063, Miss = 450904 (0.664), PendingHit = 8529 (0.0126)
Cache L2_bank_001:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 653646, Miss = 432819 (0.662), PendingHit = 7563 (0.0116)
Cache L2_bank_002:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 665243, Miss = 434507 (0.653), PendingHit = 7105 (0.0107)
Cache L2_bank_003:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 654884, Miss = 428123 (0.654), PendingHit = 6776 (0.0103)
Cache L2_bank_004:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 657084, Miss = 434394 (0.661), PendingHit = 7628 (0.0116)
Cache L2_bank_005:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 703412, Miss = 456513 (0.649), PendingHit = 8964 (0.0127)
Cache L2_bank_006:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 657413, Miss = 430149 (0.654), PendingHit = 6800 (0.0103)
Cache L2_bank_007:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 671715, Miss = 435894 (0.649), PendingHit = 7353 (0.0109)
Cache L2_bank_008:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 677437, Miss = 451637 (0.667), PendingHit = 8759 (0.0129)
Cache L2_bank_009:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 666405, Miss = 436819 (0.655), PendingHit = 7998 (0.012)
Cache L2_bank_010:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 662083, Miss = 434392 (0.656), PendingHit = 7288 (0.011)
Cache L2_bank_011:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 669654, Miss = 433536 (0.647), PendingHit = 7548 (0.0113)
L2 Cache Total Miss Rate = 0.656
Stream 1: L2 Cache Miss Rate = 0.747
Stream 2: L2 Cache Miss Rate = 0.553
Stream 1: Accesses  = 4260294
Stream 1: Misses  = 3181778
Stream 2: Accesses  = 3757745
Stream 2: Misses  = 2077909
Stream 1+2: Accesses  = 8018039
Stream 1+2: Misses  = 5259687
Total Accesses  = 8018039
MPKI-CORES
CORE_L2MPKI_0	77.222
CORE_L2MPKI_1	78.675
CORE_L2MPKI_2	76.958
CORE_L2MPKI_3	77.566
CORE_L2MPKI_4	77.969
CORE_L2MPKI_5	79.232
CORE_L2MPKI_6	78.288
CORE_L2MPKI_7	79.093
CORE_L2MPKI_8	78.109
CORE_L2MPKI_9	79.506
CORE_L2MPKI_10	78.140
CORE_L2MPKI_11	79.542
CORE_L2MPKI_12	79.303
CORE_L2MPKI_13	80.188
CORE_L2MPKI_14	79.305
CORE_L2MPKI_15	80.292
CORE_L2MPKI_16	77.631
CORE_L2MPKI_17	78.797
CORE_L2MPKI_18	76.990
CORE_L2MPKI_19	79.553
CORE_L2MPKI_20	13.701
CORE_L2MPKI_21	11.123
CORE_L2MPKI_22	12.592
CORE_L2MPKI_23	12.893
CORE_L2MPKI_24	12.313
CORE_L2MPKI_25	6.494
CORE_L2MPKI_26	6.270
CORE_L2MPKI_27	6.230
CORE_L2MPKI_28	6.313
CORE_L2MPKI_29	6.145
CORE_L2MPKI_30	2.821
CORE_L2MPKI_31	2.771
CORE_L2MPKI_32	2.703
CORE_L2MPKI_33	2.762
CORE_L2MPKI_34	2.816
CORE_L2MPKI_35	2.738
CORE_L2MPKI_36	2.961
CORE_L2MPKI_37	2.738
CORE_L2MPKI_38	2.798
CORE_L2MPKI_39	2.701
CORE_L2MPKI_40	2.845
CORE_L2MPKI_41	2.757
CORE_L2MPKI_42	2.800
CORE_L2MPKI_43	2.851
CORE_L2MPKI_44	2.852
CORE_L2MPKI_45	2.702
CORE_L2MPKI_46	2.841
CORE_L2MPKI_47	2.717
CORE_L2MPKI_48	2.909
CORE_L2MPKI_49	2.685
CORE_L2MPKI_50	2.808
CORE_L2MPKI_51	2.758
CORE_L2MPKI_52	2.809
CORE_L2MPKI_53	2.768
CORE_L2MPKI_54	2.807
CORE_L2MPKI_55	2.707
CORE_L2MPKI_56	2.742
CORE_L2MPKI_57	2.732
CORE_L2MPKI_58	2.792
CORE_L2MPKI_59	2.942
Avg_MPKI_Stream1= 55.548
Avg_MPKI_Stream2= 2.788
MISSES-CORES
CORE_MISSES_0	108758
CORE_MISSES_1	111787
CORE_MISSES_2	106569
CORE_MISSES_3	114792
CORE_MISSES_4	105177
CORE_MISSES_5	115484
CORE_MISSES_6	111525
CORE_MISSES_7	115613
CORE_MISSES_8	110175
CORE_MISSES_9	117971
CORE_MISSES_10	112537
CORE_MISSES_11	115398
CORE_MISSES_12	111679
CORE_MISSES_13	118856
CORE_MISSES_14	118674
CORE_MISSES_15	121576
CORE_MISSES_16	111821
CORE_MISSES_17	114622
CORE_MISSES_18	112578
CORE_MISSES_19	118849
CORE_MISSES_20	91991
CORE_MISSES_21	97748
CORE_MISSES_22	90421
CORE_MISSES_23	103175
CORE_MISSES_24	92249
CORE_MISSES_25	88638
CORE_MISSES_26	86784
CORE_MISSES_27	86551
CORE_MISSES_28	83577
CORE_MISSES_29	86203
CORE_MISSES_30	68826
CORE_MISSES_31	68900
CORE_MISSES_32	67827
CORE_MISSES_33	70674
CORE_MISSES_34	68871
CORE_MISSES_35	71273
CORE_MISSES_36	67839
CORE_MISSES_37	70931
CORE_MISSES_38	68491
CORE_MISSES_39	71321
CORE_MISSES_40	67182
CORE_MISSES_41	72395
CORE_MISSES_42	70058
CORE_MISSES_43	70434
CORE_MISSES_44	68773
CORE_MISSES_45	69619
CORE_MISSES_46	67915
CORE_MISSES_47	72430
CORE_MISSES_48	67121
CORE_MISSES_49	70159
CORE_MISSES_50	68381
CORE_MISSES_51	69731
CORE_MISSES_52	65513
CORE_MISSES_53	68819
CORE_MISSES_54	67704
CORE_MISSES_55	72768
CORE_MISSES_56	67799
CORE_MISSES_57	70688
CORE_MISSES_58	66941
CORE_MISSES_59	68526
L2_MISSES = 5259687
L2_total_cache_accesses = 8018039
L2_total_cache_misses = 5259687
L2_total_cache_miss_rate = 0.6560
L2_total_cache_pending_hits = 92311
L2_total_cache_reservation_fails = 2994322
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 817688
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 26085
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 4767483
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 2649329
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 4399
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 568
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1211
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 8642
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 1793180
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 58098
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 417293
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 267097
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 43978
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 7030
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 73256
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 39694
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 6796
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 530
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 444
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 29560
L2_cache_data_port_util = 0.245
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=28361002
icnt_total_pkts_simt_to_mem=12116301
statistics from finished app 2
-------------------------------------------------
gpu_ipc_1 =       4.8392
gpu_ipc_2 =     127.2697
gpu_tot_sim_cycle_stream_1 = 6913516
gpu_tot_sim_cycle_stream_2 = 6910897
gpu_sim_insn_1 = 33455808
gpu_sim_insn_2 = 879547584
gpu_sim_cycle = 6913517
gpu_sim_insn = 913003392
gpu_ipc =     132.0606
gpu_tot_sim_cycle = 6913517
gpu_tot_sim_insn = 913003392
gpu_tot_ipc =     132.0606
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 27513742
gpu_stall_icnt2sh    = 9445971
gpu_total_sim_rate=119253

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 15050912
	L1I_total_cache_misses = 50985
	L1I_total_cache_miss_rate = 0.0034
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 154, Miss = 154, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 549
	L1D_cache_core[1]: Access = 156, Miss = 156, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 747
	L1D_cache_core[2]: Access = 154, Miss = 154, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 687
	L1D_cache_core[3]: Access = 162, Miss = 162, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 394
	L1D_cache_core[4]: Access = 148, Miss = 148, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 638
	L1D_cache_core[5]: Access = 160, Miss = 160, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 678
	L1D_cache_core[6]: Access = 156, Miss = 156, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 719
	L1D_cache_core[7]: Access = 160, Miss = 160, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 787
	L1D_cache_core[8]: Access = 152, Miss = 152, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 730
	L1D_cache_core[9]: Access = 160, Miss = 160, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 799
	L1D_cache_core[10]: Access = 156, Miss = 156, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 887
	L1D_cache_core[11]: Access = 156, Miss = 156, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 732
	L1D_cache_core[12]: Access = 154, Miss = 154, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 762
	L1D_cache_core[13]: Access = 162, Miss = 162, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 855
	L1D_cache_core[14]: Access = 164, Miss = 164, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 882
	L1D_cache_core[15]: Access = 166, Miss = 166, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 711
	L1D_cache_core[16]: Access = 156, Miss = 156, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 912
	L1D_cache_core[17]: Access = 154, Miss = 154, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 798
	L1D_cache_core[18]: Access = 158, Miss = 158, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 818
	L1D_cache_core[19]: Access = 162, Miss = 162, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1000
	L1D_cache_core[20]: Access = 15558, Miss = 15558, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 47234
	L1D_cache_core[21]: Access = 20490, Miss = 20490, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 17100
	L1D_cache_core[22]: Access = 16593, Miss = 16593, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 39048
	L1D_cache_core[23]: Access = 18212, Miss = 18212, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 38865
	L1D_cache_core[24]: Access = 17376, Miss = 17376, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 33178
	L1D_cache_core[25]: Access = 32507, Miss = 32507, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 58571
	L1D_cache_core[26]: Access = 32733, Miss = 32733, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 55441
	L1D_cache_core[27]: Access = 32755, Miss = 32755, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 54940
	L1D_cache_core[28]: Access = 31466, Miss = 31466, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 70589
	L1D_cache_core[29]: Access = 33269, Miss = 33269, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 46272
	L1D_cache_core[30]: Access = 59103, Miss = 59103, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 117276
	L1D_cache_core[31]: Access = 60030, Miss = 60030, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 128123
	L1D_cache_core[32]: Access = 60530, Miss = 60530, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 108886
	L1D_cache_core[33]: Access = 61791, Miss = 61791, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 100950
	L1D_cache_core[34]: Access = 59252, Miss = 59252, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 123594
	L1D_cache_core[35]: Access = 62748, Miss = 62748, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 90811
	L1D_cache_core[36]: Access = 55155, Miss = 55155, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 159687
	L1D_cache_core[37]: Access = 62553, Miss = 62553, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 96528
	L1D_cache_core[38]: Access = 58593, Miss = 58593, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 111972
	L1D_cache_core[39]: Access = 63944, Miss = 63944, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 87616
	L1D_cache_core[40]: Access = 56963, Miss = 56963, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 136168
	L1D_cache_core[41]: Access = 63266, Miss = 63266, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 104632
	L1D_cache_core[42]: Access = 60554, Miss = 60554, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 101901
	L1D_cache_core[43]: Access = 60018, Miss = 60018, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 137714
	L1D_cache_core[44]: Access = 57770, Miss = 57770, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 104943
	L1D_cache_core[45]: Access = 62408, Miss = 62408, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 90847
	L1D_cache_core[46]: Access = 58105, Miss = 58105, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 124308
	L1D_cache_core[47]: Access = 64197, Miss = 64197, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 69248
	L1D_cache_core[48]: Access = 56222, Miss = 56222, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 136506
	L1D_cache_core[49]: Access = 63105, Miss = 63105, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 84631
	L1D_cache_core[50]: Access = 59270, Miss = 59270, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 137453
	L1D_cache_core[51]: Access = 61418, Miss = 61418, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 97448
	L1D_cache_core[52]: Access = 56763, Miss = 56763, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 135164
	L1D_cache_core[53]: Access = 60495, Miss = 60495, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 106314
	L1D_cache_core[54]: Access = 58525, Miss = 58525, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 120894
	L1D_cache_core[55]: Access = 65127, Miss = 65127, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 64705
	L1D_cache_core[56]: Access = 59977, Miss = 59977, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 113693
	L1D_cache_core[57]: Access = 62788, Miss = 62788, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 103039
	L1D_cache_core[58]: Access = 58237, Miss = 58237, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 124499
	L1D_cache_core[59]: Access = 56723, Miss = 56723, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 127044
	L1D_total_cache_accesses = 2059739
	L1D_total_cache_misses = 2059739
	L1D_total_cache_miss_rate = 1.0000
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 3822917
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.005
L1C_cache:
	L1C_total_cache_accesses = 1293737
	L1C_total_cache_misses = 9466
	L1C_total_cache_miss_rate = 0.0073
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 100227
L1T_cache:
	L1T_total_cache_accesses = 6261390
	L1T_total_cache_misses = 2350724
	L1T_total_cache_miss_rate = 0.3754
	L1T_total_cache_pending_hits = 3910666
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1931037
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 3593572
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 1284271
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 9466
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 100227
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 3910666
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 2350724
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 128702
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 229345
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 14999927
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 50985
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
1893, 1503, 1893, 1485, 1893, 1376, 1893, 1352, 1893, 1281, 1893, 1262, 1893, 1262, 1893, 1262, 1262, 1262, 1262, 1262, 1262, 1262, 1262, 1262, 1262, 1262, 1262, 1177, 1262, 1158, 1262, 1030, 
shader 0 total_cycles, active_cycles, idle cycles = 6913517, 22849, 6890668 
shader 1 total_cycles, active_cycles, idle cycles = 6913517, 23081, 6890435 
shader 2 total_cycles, active_cycles, idle cycles = 6913517, 22592, 6890924 
shader 3 total_cycles, active_cycles, idle cycles = 6913517, 23974, 6889542 
shader 4 total_cycles, active_cycles, idle cycles = 6913517, 21974, 6891543 
shader 5 total_cycles, active_cycles, idle cycles = 6913517, 23654, 6889863 
shader 6 total_cycles, active_cycles, idle cycles = 6913517, 23064, 6890453 
shader 7 total_cycles, active_cycles, idle cycles = 6913517, 23705, 6889811 
shader 8 total_cycles, active_cycles, idle cycles = 6913517, 22866, 6890651 
shader 9 total_cycles, active_cycles, idle cycles = 6913517, 24021, 6889496 
shader 10 total_cycles, active_cycles, idle cycles = 6913517, 23388, 6890128 
shader 11 total_cycles, active_cycles, idle cycles = 6913517, 23567, 6889950 
shader 12 total_cycles, active_cycles, idle cycles = 6913517, 22810, 6890707 
shader 13 total_cycles, active_cycles, idle cycles = 6913517, 24022, 6889494 
shader 14 total_cycles, active_cycles, idle cycles = 6913517, 24214, 6889303 
shader 15 total_cycles, active_cycles, idle cycles = 6913517, 24550, 6888967 
shader 16 total_cycles, active_cycles, idle cycles = 6913517, 23303, 6890214 
shader 17 total_cycles, active_cycles, idle cycles = 6913517, 23540, 6889977 
shader 18 total_cycles, active_cycles, idle cycles = 6913517, 23698, 6889818 
shader 19 total_cycles, active_cycles, idle cycles = 6913517, 24260, 6889257 
shader 20 total_cycles, active_cycles, idle cycles = 6897796, 119339, 6778457 
shader 21 total_cycles, active_cycles, idle cycles = 6903127, 152557, 6750570 
shader 22 total_cycles, active_cycles, idle cycles = 6903056, 126704, 6776351 
shader 23 total_cycles, active_cycles, idle cycles = 6902317, 138263, 6764053 
shader 24 total_cycles, active_cycles, idle cycles = 6903667, 131489, 6772177 
shader 25 total_cycles, active_cycles, idle cycles = 6906786, 228805, 6677980 
shader 26 total_cycles, active_cycles, idle cycles = 6899413, 229521, 6669892 
shader 27 total_cycles, active_cycles, idle cycles = 6893114, 230152, 6662962 
shader 28 total_cycles, active_cycles, idle cycles = 6898798, 220856, 6677941 
shader 29 total_cycles, active_cycles, idle cycles = 6900122, 233626, 6666496 
shader 30 total_cycles, active_cycles, idle cycles = 6909158, 396921, 6512236 
shader 31 total_cycles, active_cycles, idle cycles = 6904063, 403277, 6500786 
shader 32 total_cycles, active_cycles, idle cycles = 6911328, 407902, 6503426 
shader 33 total_cycles, active_cycles, idle cycles = 6907372, 416286, 6491086 
shader 34 total_cycles, active_cycles, idle cycles = 6904293, 397567, 6506725 
shader 35 total_cycles, active_cycles, idle cycles = 6903756, 422478, 6481277 
shader 36 total_cycles, active_cycles, idle cycles = 6900776, 369353, 6531422 
shader 37 total_cycles, active_cycles, idle cycles = 6904577, 420753, 6483823 
shader 38 total_cycles, active_cycles, idle cycles = 6901262, 393898, 6507364 
shader 39 total_cycles, active_cycles, idle cycles = 6908691, 430266, 6478424 
shader 40 total_cycles, active_cycles, idle cycles = 6900091, 382481, 6517609 
shader 41 total_cycles, active_cycles, idle cycles = 6901931, 425201, 6476730 
shader 42 total_cycles, active_cycles, idle cycles = 6899973, 407015, 6492958 
shader 43 total_cycles, active_cycles, idle cycles = 6907626, 402820, 6504805 
shader 44 total_cycles, active_cycles, idle cycles = 6896977, 387956, 6509020 
shader 45 total_cycles, active_cycles, idle cycles = 6901132, 419401, 6481730 
shader 46 total_cycles, active_cycles, idle cycles = 6903574, 389874, 6513700 
shader 47 total_cycles, active_cycles, idle cycles = 6898597, 431561, 6467035 
shader 48 total_cycles, active_cycles, idle cycles = 6911671, 376848, 6534822 
shader 49 total_cycles, active_cycles, idle cycles = 6897844, 424974, 6472870 
shader 50 total_cycles, active_cycles, idle cycles = 6905592, 397977, 6507615 
shader 51 total_cycles, active_cycles, idle cycles = 6906538, 412782, 6493755 
shader 52 total_cycles, active_cycles, idle cycles = 6906728, 381795, 6524933 
shader 53 total_cycles, active_cycles, idle cycles = 6906200, 406050, 6500149 
shader 54 total_cycles, active_cycles, idle cycles = 6902573, 394023, 6508550 
shader 55 total_cycles, active_cycles, idle cycles = 6896406, 437945, 6458461 
shader 56 total_cycles, active_cycles, idle cycles = 6902060, 402527, 6499533 
shader 57 total_cycles, active_cycles, idle cycles = 6907721, 421878, 6485843 
shader 58 total_cycles, active_cycles, idle cycles = 6908639, 391621, 6517017 
shader 59 total_cycles, active_cycles, idle cycles = 6906244, 381152, 6525092 
warps_exctd_sm 0 = 2208 
warps_exctd_sm 1 = 2240 
warps_exctd_sm 2 = 2176 
warps_exctd_sm 3 = 2336 
warps_exctd_sm 4 = 2144 
warps_exctd_sm 5 = 2304 
warps_exctd_sm 6 = 2240 
warps_exctd_sm 7 = 2304 
warps_exctd_sm 8 = 2176 
warps_exctd_sm 9 = 2304 
warps_exctd_sm 10 = 2240 
warps_exctd_sm 11 = 2240 
warps_exctd_sm 12 = 2208 
warps_exctd_sm 13 = 2336 
warps_exctd_sm 14 = 2368 
warps_exctd_sm 15 = 2400 
warps_exctd_sm 16 = 2240 
warps_exctd_sm 17 = 2240 
warps_exctd_sm 18 = 2304 
warps_exctd_sm 19 = 2368 
warps_exctd_sm 20 = 16480 
warps_exctd_sm 21 = 20096 
warps_exctd_sm 22 = 17504 
warps_exctd_sm 23 = 18048 
warps_exctd_sm 24 = 18272 
warps_exctd_sm 25 = 30752 
warps_exctd_sm 26 = 30752 
warps_exctd_sm 27 = 31168 
warps_exctd_sm 28 = 30208 
warps_exctd_sm 29 = 31744 
warps_exctd_sm 30 = 54592 
warps_exctd_sm 31 = 55072 
warps_exctd_sm 32 = 56096 
warps_exctd_sm 33 = 57024 
warps_exctd_sm 34 = 54336 
warps_exctd_sm 35 = 57376 
warps_exctd_sm 36 = 51008 
warps_exctd_sm 37 = 57760 
warps_exctd_sm 38 = 54656 
warps_exctd_sm 39 = 58048 
warps_exctd_sm 40 = 52640 
warps_exctd_sm 41 = 57664 
warps_exctd_sm 42 = 54880 
warps_exctd_sm 43 = 54528 
warps_exctd_sm 44 = 52736 
warps_exctd_sm 45 = 56640 
warps_exctd_sm 46 = 53664 
warps_exctd_sm 47 = 57920 
warps_exctd_sm 48 = 52192 
warps_exctd_sm 49 = 57984 
warps_exctd_sm 50 = 54912 
warps_exctd_sm 51 = 55264 
warps_exctd_sm 52 = 52896 
warps_exctd_sm 53 = 54976 
warps_exctd_sm 54 = 54240 
warps_exctd_sm 55 = 58528 
warps_exctd_sm 56 = 54976 
warps_exctd_sm 57 = 56544 
warps_exctd_sm 58 = 53568 
warps_exctd_sm 59 = 51808 
gpgpu_n_tot_thrd_icount = 922558048
gpgpu_n_tot_w_icount = 28829939
gpgpu_n_stall_shd_mem = 222041733
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 5779020
gpgpu_n_mem_write_global = 128702
gpgpu_n_mem_texture = 2350724
gpgpu_n_mem_const = 6306
gpgpu_n_load_insn  = 65593088
gpgpu_n_store_insn = 1886624
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 29889952
gpgpu_n_const_mem_insn = 31776576
gpgpu_n_param_mem_insn = 9623008
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 100227
gpgpu_stall_shd_mem[c_mem][bk_conf] = 100227
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 181457017
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:295337320	W0_Idle:108347995	W0_Scoreboard:396288464	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:28830079
Warp Occupancy Distribution:
Stall:263159223	W0_Idle:95901914	W0_Scoreboard:50935035	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:4560900
Warp Occupancy Distribution:
Stall:32178097	W0_Idle:12446081	W0_Scoreboard:345353429	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:24269179
warp_utilization0: 0.034785
warp_utilization1: 0.011002
warp_utilization2: 0.058586
traffic_breakdown_coretomem[CONST_ACC_R] = 50448 {8:6306,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 15448296 {8:1931037,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 11945680 {40:45443,72:18676,136:64583,}
traffic_breakdown_coretomem[GLOBAL_ATOMIC] = 154595480 {40:3837989,72:4426,136:5568,}
traffic_breakdown_coretomem[INST_ACC_R] = 64320 {8:8040,}
traffic_breakdown_coretomem[TEXTURE_ACC_R] = 18805792 {8:2350724,}
traffic_breakdown_memtocore[CONST_ACC_R] = 454032 {72:6306,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 262620488 {136:1931033,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 1029616 {8:128702,}
traffic_breakdown_memtocore[GLOBAL_ATOMIC] = 154567640 {40:3837293,72:4426,136:5568,}
traffic_breakdown_memtocore[INST_ACC_R] = 1093440 {136:8040,}
traffic_breakdown_memtocore[TEXTURE_ACC_R] = 319698464 {136:2350724,}
maxmrqlatency = 1020 
maxdqlatency = 0 
maxmflatency = 10390 
averagemflatency = 845 
averagemflatency_1 = 863 
averagemflatency_2= 825 
averagemrqlatency_1 = 66 
averagemrqlatency_2 = 72 
max_icnt2mem_latency = 9574 
max_icnt2sh_latency = 6913516 
mrq_lat_table:2555348 	91657 	166902 	316100 	747468 	1272281 	1669194 	1329427 	364687 	11538 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	64341 	75185 	100859 	425854 	1484899 	3623027 	2306027 	180105 	3704 	50 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	646627 	369038 	787876 	633676 	948969 	1824259 	2139737 	860532 	59959 	1910 	27 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	4553711 	3194786 	372005 	14679 	168 	0 	0 	0 	0 	0 	0 	0 	180 	768 	3490 	4438 	8876 	15490 	35171 	60289 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1 	98 	13476 	251 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        32        32        32        32        32        32        32        32        32        32        12        16        16        17        15        14 
dram[1]:        24        32        32        32        32        32        32        30        32        24        15        13        17        18        11        14 
dram[2]:        32        24        32        32        32        32        32        30        32        19        18        13        15        18        15        18 
dram[3]:        32        20        28        30        32        30        32        28        30        22        17        15        14        17        13        11 
dram[4]:        32        32        32        32        32        32        32        28        28        28        17        17        11        15        12        12 
dram[5]:        32        24        32        32        32        32        32        26        28        22        15        18        15        14        21        14 
maximum service time to same row:
dram[0]:      1247      1423      1295      1326      1601      1581      1270      1489      1602      1458      2180      2291      2175      2301      2487      2177 
dram[1]:      1071      1451      1481      1400      1448      1292      1409      1229      1341      1457      2449      2343      2589      2115      2439      2044 
dram[2]:      1409      1004      1362      1694      1156      1503      1330      1414      1651      1457      2269      2594      2391      2454      2235      2451 
dram[3]:      1576      1457      1232      1251      1381      1192      1369      1237      1374      1280      2372      2604      2338      2306      2371      2412 
dram[4]:      1327      1419      1477      1294      1349      1163      1303      1303      1156      1505      2269      2122      2269      2216      2276      2213 
dram[5]:      1348      1450      1194      1334      1433      1314      1431      1265      1353      1310      2029      2287      2082      2281      2285      2282 
average row accesses per activate:
dram[0]:  1.169203  1.157277  1.158054  1.161317  1.164396  1.160468  1.178277  1.173380  1.161209  1.154437  1.165724  1.171484  1.177651  1.172808  1.180556  1.176218 
dram[1]:  1.152751  1.152868  1.160941  1.157320  1.160064  1.161618  1.172424  1.174142  1.155900  1.158760  1.164978  1.167644  1.172159  1.171114  1.170886  1.179189 
dram[2]:  1.152853  1.161436  1.154355  1.164424  1.162281  1.190485  1.166088  1.185391  1.150089  1.156122  1.158917  1.167136  1.174810  1.184452  1.168832  1.187824 
dram[3]:  1.150138  1.153371  1.159179  1.161713  1.158147  1.167445  1.168041  1.179024  1.147700  1.155382  1.165881  1.166591  1.170090  1.170631  1.176071  1.182359 
dram[4]:  1.159563  1.158121  1.160759  1.159468  1.162566  1.163978  1.178769  1.173443  1.150244  1.153182  1.189064  1.167398  1.169902  1.171953  1.179384  1.185175 
dram[5]:  1.153686  1.157986  1.160235  1.159808  1.156694  1.162465  1.166678  1.177805  1.154844  1.156405  1.163199  1.164048  1.173088  1.171247  1.171580  1.188927 
average row locality = 8524602/7308624 = 1.166376
average row locality_1 = 6327873/5541817 = 1.141841
average row locality_2 = 2196729/1766807 = 1.243333
average row locality_3 = 0/0 = -nan
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:     60069     56657     55255     54235     57693     54882     58190     56145     58321     54559     56670     55781     58642     56328     59458     57713 
dram[1]:     56751     54427     55155     53565     54987     54481     56281     55797     56356     55539     54789     54502     56627     55797     57152     57285 
dram[2]:     57070     59039     53929     56678     56286     61385     55646     58963     55824     56752     55150     57082     57625     60084     56381     60177 
dram[3]:     54213     55938     55224     54980     54159     56696     55427     57455     54535     55429     55863     54982     56202     55853     57915     58064 
dram[4]:     58398     56624     56712     54620     57038     56657     58722     55864     56341     55315     61048     55826     57324     56379     59634     59122 
dram[5]:     56115     55769     55448     54900     54967     55653     55530     56911     56227     55236     55659     54109     57084     55459     56915     59097 
total reads: 5421798
bank skew: 61385/53565 = 1.15
chip skew: 918071/889491 = 1.03
number of total write accesses:
dram[0]:     33500     30398     29702     28755     32996     30578     34793     32912     35795     32115     34418     33597     35099     32728     34156     32410 
dram[1]:     30299     28229     29596     28136     30512     30158     32952     32529     33918     33077     32608     32300     33077     32279     32011     32035 
dram[2]:     30465     32488     28515     30967     31794     36688     32428     35571     33370     34251     32984     34858     34084     36424     31230     34800 
dram[3]:     28038     29641     29745     29322     29787     32331     32099     34064     32106     32982     33642     32696     32671     32203     32668     32779 
dram[4]:     32014     30293     30952     29111     32498     32229     35336     32596     33838     32909     38858     33558     33747     32809     34267     33729 
dram[5]:     29935     29402     29907     29397     30500     31305     32217     33610     33673     32793     33456     31837     33496     31864     31626     33776 
total reads: 3102897
bank skew: 38858/28038 = 1.39
chip skew: 530917/503716 = 1.05
average mf latency per bank:
dram[0]:        926       869       885       829       808       760       775       729       764       722       831       784       898       854       944       888
dram[1]:        815       840       779       801       720       727       679       693       673       685       734       739       790       801       827       843
dram[2]:        888      1075       855      1011       785      1234       741       901       728       873       797       937       871      1036       913      1075
dram[3]:        841       822       789       794       727       741       682       682       672       673       727       738       803       808       843       849
dram[4]:        986       904       928       860       857       789       819       750       802       732       893       802       944       881       981       917
dram[5]:        821       838       788       803       716       747       687       711       681       704       743       756       803       822       839       859
maximum mf latency per bank:
dram[0]:       6828      7390      8333      8687      9657      7104      9111      7325      8176      7270      9704      6918      6968      9588      7463      7336
dram[1]:       8119      8128      9964      8577      6931      7684      7041      6978      7672      7854      6870      7643      9590      8143      8657      7401
dram[2]:       9026      9295      9822      8402      8259      7978     10057      7705      7023      7973      8006      8313      6147      7989      6687      6902
dram[3]:       8510      7093      9237      7380      8890      8869      6476      6832      9572      7980      7266      8139      8207      5709      6859      6970
dram[4]:       7601      6808      8275      9716      9430      8955      6504      7246      9143      7664      7111      8463      8075      7473      8658      8139
dram[5]:       7154      7930      8894     10390      9480      7413      8553      7037      7574      6787      8399      9796      8874      9022      5832      6743
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9125842 n_nop=3806633 n_act=1228414 n_pre=1228401 n_req=924563 n_req_1=504422 n_req_2=420141 n_req_3=0 n_rd=1821161 n_write=1041233 bw_util=0.4038 bw_util_1=0.2211 bw_util_2=0.1827 bw_util_3=0 blp=10.457649 blp_1= 3.678401 blp_2= 2.999440 blp_3= -nan
 n_activity=9110460 dram_eff=0.4045 dram_eff_1=0.2215 dram_eff_2=0.183 dram_eff_3=0
bk0: 120136a 3432370i bk1: 113314a 3650079i bk2: 110508a 3671146i bk3: 108470a 3698525i bk4: 115386a 3062664i bk5: 109761a 3307811i bk6: 116372a 2717642i bk7: 112287a 2839808i bk8: 116642a 3229894i bk9: 109118a 3542687i bk10: 113336a 3171827i bk11: 111556a 3157372i bk12: 117284a 2815560i bk13: 112655a 3023697i bk14: 118910a 2701017i bk15: 115426a 2830560i 
bw_dist = 0.221	0.183	0.000	0.595	0.002
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=14.662
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9125842 n_nop=3953635 n_act=1196260 n_pre=1196245 n_req=903220 n_req_1=484329 n_req_2=418891 n_req_3=0 n_rd=1778962 n_write=1000740 bw_util=0.3944 bw_util_1=0.2123 bw_util_2=0.1821 bw_util_3=0 blp=10.028071 blp_1= 3.575275 blp_2= 2.966828 blp_3= -nan
 n_activity=9079163 dram_eff=0.3965 dram_eff_1=0.2134 dram_eff_2=0.1831 dram_eff_3=0
bk0: 113502a 3873119i bk1: 108854a 4024487i bk2: 110310a 3797263i bk3: 107130a 3888954i bk4: 109974a 3523686i bk5: 108962a 3493143i bk6: 112562a 3080258i bk7: 111592a 3037199i bk8: 112708a 3560800i bk9: 111076a 3521020i bk10: 109572a 3504949i bk11: 109000a 3439369i bk12: 113252a 3191222i bk13: 111594a 3209465i bk14: 114304a 3109169i bk15: 114570a 3026828i 
bw_dist = 0.212	0.182	0.000	0.600	0.005
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=13.4314
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9125842 n_nop=3753781 n_act=1240393 n_pre=1240381 n_req=932065 n_req_1=511408 n_req_2=420657 n_req_3=0 n_rd=1836108 n_write=1055179 bw_util=0.4071 bw_util_1=0.2242 bw_util_2=0.1829 bw_util_3=0 blp=10.610093 blp_1= 3.711657 blp_2= 3.011761 blp_3= -nan
 n_activity=9116953 dram_eff=0.4075 dram_eff_1=0.2244 dram_eff_2=0.1831 dram_eff_3=0
bk0: 114140a 3732874i bk1: 118076a 3360446i bk2: 107858a 3794829i bk3: 113354a 3377377i bk4: 112572a 3198267i bk5: 122766a 2469400i bk6: 111288a 2961477i bk7: 117916a 2454211i bk8: 111646a 3506320i bk9: 113504a 3257739i bk10: 110296a 3327222i bk11: 114164a 2971305i bk12: 115248a 2920937i bk13: 120166a 2502226i bk14: 112762a 3038441i bk15: 120352a 2472436i 
bw_dist = 0.224	0.183	0.000	0.592	0.001
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=15.1099
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9125842 n_nop=3929439 n_act=1201832 n_pre=1201820 n_req=906640 n_req_1=487422 n_req_2=419218 n_req_3=0 n_rd=1785845 n_write=1006906 bw_util=0.3959 bw_util_1=0.2136 bw_util_2=0.1823 bw_util_3=0 blp=10.110348 blp_1= 3.597360 blp_2= 2.971836 blp_3= -nan
 n_activity=9085207 dram_eff=0.3977 dram_eff_1=0.2146 dram_eff_2=0.1831 dram_eff_3=0
bk0: 108426a 4157239i bk1: 111875a 3839254i bk2: 110448a 3763307i bk3: 109960a 3706709i bk4: 108318a 3588363i bk5: 113392a 3161542i bk6: 110854a 3151496i bk7: 114905a 2814272i bk8: 109070a 3745802i bk9: 110858a 3511939i bk10: 111718a 3347246i bk11: 109957a 3366988i bk12: 112404a 3219908i bk13: 111704a 3180425i bk14: 115828a 2983539i bk15: 116128a 2899179i 
bw_dist = 0.214	0.182	0.000	0.600	0.004
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=13.6525
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9125842 n_nop=3770448 n_act=1236701 n_pre=1236688 n_req=929672 n_req_1=509213 n_req_2=420459 n_req_3=0 n_rd=1831226 n_write=1050779 bw_util=0.406 bw_util_1=0.2232 bw_util_2=0.1828 bw_util_3=0 blp=10.570624 blp_1= 3.708674 blp_2= 3.008320 blp_3= -nan
 n_activity=9114774 dram_eff=0.4065 dram_eff_1=0.2235 dram_eff_2=0.1831 dram_eff_3=0
bk0: 116794a 3568185i bk1: 113248a 3635970i bk2: 113424a 3490626i bk3: 109240a 3638389i bk4: 114072a 3106373i bk5: 113314a 3025367i bk6: 117440a 2588465i bk7: 111726a 2859428i bk8: 112682a 3462977i bk9: 110628a 3436060i bk10: 122092a 2602267i bk11: 111652a 3127166i bk12: 114648a 2959209i bk13: 112758a 2991350i bk14: 119266a 2642007i bk15: 118242a 2620912i 
bw_dist = 0.223	0.183	0.000	0.593	0.001
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=14.9851
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9125842 n_nop=3914766 n_act=1205002 n_pre=1204989 n_req=908775 n_req_1=489442 n_req_2=419333 n_req_3=0 n_rd=1790118 n_write=1010967 bw_util=0.3969 bw_util_1=0.2145 bw_util_2=0.1824 bw_util_3=0 blp=10.148810 blp_1= 3.607162 blp_2= 2.971001 blp_3= -nan
 n_activity=9090089 dram_eff=0.3984 dram_eff_1=0.2154 dram_eff_2=0.1831 dram_eff_3=0
bk0: 112228a 3908416i bk1: 111536a 3843681i bk2: 110896a 3705670i bk3: 109798a 3668387i bk4: 109922a 3462360i bk5: 111304a 3288609i bk6: 111060a 3124077i bk7: 113818a 2857247i bk8: 112454a 3563860i bk9: 110470a 3536229i bk10: 111316a 3355029i bk11: 108214a 3462222i bk12: 114166a 3122091i bk13: 110912a 3233655i bk14: 113830a 3129094i bk15: 118194a 2755092i 
bw_dist = 0.215	0.182	0.000	0.599	0.004
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=13.7813

========= L2 cache stats =========
L2_cache_bank[0]: Access = 700168, Miss = 464315, Miss_rate = 0.663, Pending_hits = 8770, Reservation_fails = 334674
L2_cache_bank[1]: Access = 674471, Miss = 446304, Miss_rate = 0.662, Pending_hits = 7795, Reservation_fails = 259415
L2_cache_bank[2]: Access = 686661, Miss = 448117, Miss_rate = 0.653, Pending_hits = 7356, Reservation_fails = 237695
L2_cache_bank[3]: Access = 675925, Miss = 441409, Miss_rate = 0.653, Pending_hits = 6980, Reservation_fails = 229670
L2_cache_bank[4]: Access = 678128, Miss = 447922, Miss_rate = 0.661, Pending_hits = 7879, Reservation_fails = 182738
L2_cache_bank[5]: Access = 724796, Miss = 470174, Miss_rate = 0.649, Pending_hits = 9238, Reservation_fails = 380743
L2_cache_bank[6]: Access = 678597, Miss = 443541, Miss_rate = 0.654, Pending_hits = 7058, Reservation_fails = 189957
L2_cache_bank[7]: Access = 693184, Miss = 449402, Miss_rate = 0.648, Pending_hits = 7607, Reservation_fails = 238514
L2_cache_bank[8]: Access = 698593, Miss = 465223, Miss_rate = 0.666, Pending_hits = 9038, Reservation_fails = 323513
L2_cache_bank[9]: Access = 687389, Miss = 450411, Miss_rate = 0.655, Pending_hits = 8287, Reservation_fails = 262719
L2_cache_bank[10]: Access = 683557, Miss = 447960, Miss_rate = 0.655, Pending_hits = 7547, Reservation_fails = 209572
L2_cache_bank[11]: Access = 690864, Miss = 447148, Miss_rate = 0.647, Pending_hits = 7799, Reservation_fails = 251303
Cache L2_bank_000:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 700168, Miss = 464315 (0.663), PendingHit = 8770 (0.0125)
Cache L2_bank_001:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 674471, Miss = 446304 (0.662), PendingHit = 7795 (0.0116)
Cache L2_bank_002:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 686661, Miss = 448117 (0.653), PendingHit = 7356 (0.0107)
Cache L2_bank_003:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 675925, Miss = 441409 (0.653), PendingHit = 6980 (0.0103)
Cache L2_bank_004:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 678128, Miss = 447922 (0.661), PendingHit = 7879 (0.0116)
Cache L2_bank_005:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 724796, Miss = 470174 (0.649), PendingHit = 9238 (0.0127)
Cache L2_bank_006:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 678597, Miss = 443541 (0.654), PendingHit = 7058 (0.0104)
Cache L2_bank_007:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 693184, Miss = 449402 (0.648), PendingHit = 7607 (0.011)
Cache L2_bank_008:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 698593, Miss = 465223 (0.666), PendingHit = 9038 (0.0129)
Cache L2_bank_009:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 687389, Miss = 450411 (0.655), PendingHit = 8287 (0.0121)
Cache L2_bank_010:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 683557, Miss = 447960 (0.655), PendingHit = 7547 (0.011)
Cache L2_bank_011:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 690864, Miss = 447148 (0.647), PendingHit = 7799 (0.0113)
L2 Cache Total Miss Rate = 0.655
Stream 1: L2 Cache Miss Rate = 0.746
Stream 2: L2 Cache Miss Rate = 0.552
Stream 1: Accesses  = 4398740
Stream 1: Misses  = 3282258
Stream 2: Accesses  = 3873593
Stream 2: Misses  = 2139668
Stream 1+2: Accesses  = 8272333
Stream 1+2: Misses  = 5421926
Total Accesses  = 8272333
MPKI-CORES
CORE_L2MPKI_0	77.224
CORE_L2MPKI_1	78.695
CORE_L2MPKI_2	76.865
CORE_L2MPKI_3	77.599
CORE_L2MPKI_4	77.973
CORE_L2MPKI_5	79.178
CORE_L2MPKI_6	78.495
CORE_L2MPKI_7	79.113
CORE_L2MPKI_8	78.334
CORE_L2MPKI_9	79.687
CORE_L2MPKI_10	78.191
CORE_L2MPKI_11	79.517
CORE_L2MPKI_12	79.376
CORE_L2MPKI_13	80.080
CORE_L2MPKI_14	79.322
CORE_L2MPKI_15	80.130
CORE_L2MPKI_16	77.794
CORE_L2MPKI_17	78.949
CORE_L2MPKI_18	77.003
CORE_L2MPKI_19	79.435
CORE_L2MPKI_20	12.459
CORE_L2MPKI_21	10.354
CORE_L2MPKI_22	11.537
CORE_L2MPKI_23	12.000
CORE_L2MPKI_24	11.347
CORE_L2MPKI_25	6.274
CORE_L2MPKI_26	6.098
CORE_L2MPKI_27	6.064
CORE_L2MPKI_28	6.117
CORE_L2MPKI_29	5.963
CORE_L2MPKI_30	2.818
CORE_L2MPKI_31	2.767
CORE_L2MPKI_32	2.701
CORE_L2MPKI_33	2.756
CORE_L2MPKI_34	2.808
CORE_L2MPKI_35	2.737
CORE_L2MPKI_36	2.988
CORE_L2MPKI_37	2.733
CORE_L2MPKI_38	2.830
CORE_L2MPKI_39	2.701
CORE_L2MPKI_40	2.861
CORE_L2MPKI_41	2.762
CORE_L2MPKI_42	2.797
CORE_L2MPKI_43	2.842
CORE_L2MPKI_44	2.880
CORE_L2MPKI_45	2.702
CORE_L2MPKI_46	2.837
CORE_L2MPKI_47	2.724
CORE_L2MPKI_48	2.898
CORE_L2MPKI_49	2.682
CORE_L2MPKI_50	2.804
CORE_L2MPKI_51	2.753
CORE_L2MPKI_52	2.800
CORE_L2MPKI_53	2.760
CORE_L2MPKI_54	2.802
CORE_L2MPKI_55	2.706
CORE_L2MPKI_56	2.737
CORE_L2MPKI_57	2.728
CORE_L2MPKI_58	2.785
CORE_L2MPKI_59	2.929
Avg_MPKI_Stream1= 55.372
Avg_MPKI_Stream2= 2.788
MISSES-CORES
CORE_MISSES_0	112552
CORE_MISSES_1	115856
CORE_MISSES_2	110765
CORE_MISSES_3	118665
CORE_MISSES_4	109285
CORE_MISSES_5	119459
CORE_MISSES_6	115479
CORE_MISSES_7	119624
CORE_MISSES_8	114258
CORE_MISSES_9	122101
CORE_MISSES_10	116654
CORE_MISSES_11	119543
CORE_MISSES_12	115490
CORE_MISSES_13	122706
CORE_MISSES_14	122511
CORE_MISSES_15	125480
CORE_MISSES_16	115636
CORE_MISSES_17	118553
CORE_MISSES_18	116404
CORE_MISSES_19	122924
CORE_MISSES_20	94188
CORE_MISSES_21	100099
CORE_MISSES_22	92595
CORE_MISSES_23	105165
CORE_MISSES_24	94505
CORE_MISSES_25	90922
CORE_MISSES_26	88661
CORE_MISSES_27	88395
CORE_MISSES_28	85551
CORE_MISSES_29	88232
CORE_MISSES_30	70828
CORE_MISSES_31	70658
CORE_MISSES_32	69744
CORE_MISSES_33	72639
CORE_MISSES_34	70681
CORE_MISSES_35	73208
CORE_MISSES_36	69864
CORE_MISSES_37	72794
CORE_MISSES_38	70570
CORE_MISSES_39	73588
CORE_MISSES_40	69285
CORE_MISSES_41	74378
CORE_MISSES_42	72080
CORE_MISSES_43	72501
CORE_MISSES_44	70737
CORE_MISSES_45	71752
CORE_MISSES_46	70034
CORE_MISSES_47	74448
CORE_MISSES_48	69127
CORE_MISSES_49	72168
CORE_MISSES_50	70641
CORE_MISSES_51	71972
CORE_MISSES_52	67678
CORE_MISSES_53	70962
CORE_MISSES_54	69894
CORE_MISSES_55	75053
CORE_MISSES_56	69749
CORE_MISSES_57	72882
CORE_MISSES_58	69060
CORE_MISSES_59	70693
L2_MISSES = 5421926
L2_total_cache_accesses = 8272333
L2_total_cache_misses = 5421926
L2_total_cache_miss_rate = 0.6554
L2_total_cache_pending_hits = 95354
L2_total_cache_reservation_fails = 3100513
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 838643
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 26480
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 4913438
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 2739865
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 4480
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 589
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1237
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 9737
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 1859330
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 60405
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 430989
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 279547
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 45565
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 7332
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 75805
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 40999
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 7035
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 548
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 457
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 30365
L2_cache_data_port_util = 0.245
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=29312309
icnt_total_pkts_simt_to_mem=12483032
statistics from finished app 2
-------------------------------------------------
gpu_ipc_1 =       4.8392
gpu_ipc_2 =     127.2697
gpu_tot_sim_cycle_stream_1 = 6913516
gpu_tot_sim_cycle_stream_2 = 6910897
gpu_sim_insn_1 = 33455808
gpu_sim_insn_2 = 879547584
gpu_sim_cycle = 6913517
gpu_sim_insn = 913003392
gpu_ipc =     132.0606
gpu_tot_sim_cycle = 6913517
gpu_tot_sim_insn = 913003392
gpu_tot_ipc =     132.0606
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 27513742
gpu_stall_icnt2sh    = 9445971
gpu_total_sim_rate=119253

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 15050912
	L1I_total_cache_misses = 50985
	L1I_total_cache_miss_rate = 0.0034
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 154, Miss = 154, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 549
	L1D_cache_core[1]: Access = 156, Miss = 156, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 747
	L1D_cache_core[2]: Access = 154, Miss = 154, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 687
	L1D_cache_core[3]: Access = 162, Miss = 162, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 394
	L1D_cache_core[4]: Access = 148, Miss = 148, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 638
	L1D_cache_core[5]: Access = 160, Miss = 160, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 678
	L1D_cache_core[6]: Access = 156, Miss = 156, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 719
	L1D_cache_core[7]: Access = 160, Miss = 160, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 787
	L1D_cache_core[8]: Access = 152, Miss = 152, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 730
	L1D_cache_core[9]: Access = 160, Miss = 160, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 799
	L1D_cache_core[10]: Access = 156, Miss = 156, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 887
	L1D_cache_core[11]: Access = 156, Miss = 156, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 732
	L1D_cache_core[12]: Access = 154, Miss = 154, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 762
	L1D_cache_core[13]: Access = 162, Miss = 162, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 855
	L1D_cache_core[14]: Access = 164, Miss = 164, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 882
	L1D_cache_core[15]: Access = 166, Miss = 166, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 711
	L1D_cache_core[16]: Access = 156, Miss = 156, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 912
	L1D_cache_core[17]: Access = 154, Miss = 154, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 798
	L1D_cache_core[18]: Access = 158, Miss = 158, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 818
	L1D_cache_core[19]: Access = 162, Miss = 162, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1000
	L1D_cache_core[20]: Access = 15558, Miss = 15558, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 47234
	L1D_cache_core[21]: Access = 20490, Miss = 20490, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 17100
	L1D_cache_core[22]: Access = 16593, Miss = 16593, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 39048
	L1D_cache_core[23]: Access = 18212, Miss = 18212, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 38865
	L1D_cache_core[24]: Access = 17376, Miss = 17376, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 33178
	L1D_cache_core[25]: Access = 32507, Miss = 32507, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 58571
	L1D_cache_core[26]: Access = 32733, Miss = 32733, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 55441
	L1D_cache_core[27]: Access = 32755, Miss = 32755, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 54940
	L1D_cache_core[28]: Access = 31466, Miss = 31466, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 70589
	L1D_cache_core[29]: Access = 33269, Miss = 33269, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 46272
	L1D_cache_core[30]: Access = 59103, Miss = 59103, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 117276
	L1D_cache_core[31]: Access = 60030, Miss = 60030, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 128123
	L1D_cache_core[32]: Access = 60530, Miss = 60530, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 108886
	L1D_cache_core[33]: Access = 61791, Miss = 61791, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 100950
	L1D_cache_core[34]: Access = 59252, Miss = 59252, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 123594
	L1D_cache_core[35]: Access = 62748, Miss = 62748, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 90811
	L1D_cache_core[36]: Access = 55155, Miss = 55155, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 159687
	L1D_cache_core[37]: Access = 62553, Miss = 62553, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 96528
	L1D_cache_core[38]: Access = 58593, Miss = 58593, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 111972
	L1D_cache_core[39]: Access = 63944, Miss = 63944, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 87616
	L1D_cache_core[40]: Access = 56963, Miss = 56963, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 136168
	L1D_cache_core[41]: Access = 63266, Miss = 63266, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 104632
	L1D_cache_core[42]: Access = 60554, Miss = 60554, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 101901
	L1D_cache_core[43]: Access = 60018, Miss = 60018, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 137714
	L1D_cache_core[44]: Access = 57770, Miss = 57770, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 104943
	L1D_cache_core[45]: Access = 62408, Miss = 62408, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 90847
	L1D_cache_core[46]: Access = 58105, Miss = 58105, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 124308
	L1D_cache_core[47]: Access = 64197, Miss = 64197, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 69248
	L1D_cache_core[48]: Access = 56222, Miss = 56222, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 136506
	L1D_cache_core[49]: Access = 63105, Miss = 63105, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 84631
	L1D_cache_core[50]: Access = 59270, Miss = 59270, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 137453
	L1D_cache_core[51]: Access = 61418, Miss = 61418, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 97448
	L1D_cache_core[52]: Access = 56763, Miss = 56763, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 135164
	L1D_cache_core[53]: Access = 60495, Miss = 60495, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 106314
	L1D_cache_core[54]: Access = 58525, Miss = 58525, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 120894
	L1D_cache_core[55]: Access = 65127, Miss = 65127, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 64705
	L1D_cache_core[56]: Access = 59977, Miss = 59977, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 113693
	L1D_cache_core[57]: Access = 62788, Miss = 62788, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 103039
	L1D_cache_core[58]: Access = 58237, Miss = 58237, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 124499
	L1D_cache_core[59]: Access = 56723, Miss = 56723, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 127044
	L1D_total_cache_accesses = 2059739
	L1D_total_cache_misses = 2059739
	L1D_total_cache_miss_rate = 1.0000
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 3822917
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.005
L1C_cache:
	L1C_total_cache_accesses = 1293737
	L1C_total_cache_misses = 9466
	L1C_total_cache_miss_rate = 0.0073
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 100227
L1T_cache:
	L1T_total_cache_accesses = 6261390
	L1T_total_cache_misses = 2350724
	L1T_total_cache_miss_rate = 0.3754
	L1T_total_cache_pending_hits = 3910666
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1931037
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 3593572
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 1284271
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 9466
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 100227
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 3910666
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 2350724
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 128702
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 229345
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 14999927
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 50985
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
1893, 1503, 1893, 1485, 1893, 1376, 1893, 1352, 1893, 1281, 1893, 1262, 1893, 1262, 1893, 1262, 1262, 1262, 1262, 1262, 1262, 1262, 1262, 1262, 1262, 1262, 1262, 1177, 1262, 1158, 1262, 1030, 
shader 0 total_cycles, active_cycles, idle cycles = 6913517, 22849, 6890668 
shader 1 total_cycles, active_cycles, idle cycles = 6913517, 23081, 6890435 
shader 2 total_cycles, active_cycles, idle cycles = 6913517, 22592, 6890924 
shader 3 total_cycles, active_cycles, idle cycles = 6913517, 23974, 6889542 
shader 4 total_cycles, active_cycles, idle cycles = 6913517, 21974, 6891543 
shader 5 total_cycles, active_cycles, idle cycles = 6913517, 23654, 6889863 
shader 6 total_cycles, active_cycles, idle cycles = 6913517, 23064, 6890453 
shader 7 total_cycles, active_cycles, idle cycles = 6913517, 23705, 6889811 
shader 8 total_cycles, active_cycles, idle cycles = 6913517, 22866, 6890651 
shader 9 total_cycles, active_cycles, idle cycles = 6913517, 24021, 6889496 
shader 10 total_cycles, active_cycles, idle cycles = 6913517, 23388, 6890128 
shader 11 total_cycles, active_cycles, idle cycles = 6913517, 23567, 6889950 
shader 12 total_cycles, active_cycles, idle cycles = 6913517, 22810, 6890707 
shader 13 total_cycles, active_cycles, idle cycles = 6913517, 24022, 6889494 
shader 14 total_cycles, active_cycles, idle cycles = 6913517, 24214, 6889303 
shader 15 total_cycles, active_cycles, idle cycles = 6913517, 24550, 6888967 
shader 16 total_cycles, active_cycles, idle cycles = 6913517, 23303, 6890214 
shader 17 total_cycles, active_cycles, idle cycles = 6913517, 23540, 6889977 
shader 18 total_cycles, active_cycles, idle cycles = 6913517, 23698, 6889818 
shader 19 total_cycles, active_cycles, idle cycles = 6913517, 24260, 6889257 
shader 20 total_cycles, active_cycles, idle cycles = 6897796, 119339, 6778457 
shader 21 total_cycles, active_cycles, idle cycles = 6903127, 152557, 6750570 
shader 22 total_cycles, active_cycles, idle cycles = 6903056, 126704, 6776351 
shader 23 total_cycles, active_cycles, idle cycles = 6902317, 138263, 6764053 
shader 24 total_cycles, active_cycles, idle cycles = 6903667, 131489, 6772177 
shader 25 total_cycles, active_cycles, idle cycles = 6906786, 228805, 6677980 
shader 26 total_cycles, active_cycles, idle cycles = 6899413, 229521, 6669892 
shader 27 total_cycles, active_cycles, idle cycles = 6893114, 230152, 6662962 
shader 28 total_cycles, active_cycles, idle cycles = 6898798, 220856, 6677941 
shader 29 total_cycles, active_cycles, idle cycles = 6900122, 233626, 6666496 
shader 30 total_cycles, active_cycles, idle cycles = 6909158, 396921, 6512236 
shader 31 total_cycles, active_cycles, idle cycles = 6904063, 403277, 6500786 
shader 32 total_cycles, active_cycles, idle cycles = 6911328, 407902, 6503426 
shader 33 total_cycles, active_cycles, idle cycles = 6907372, 416286, 6491086 
shader 34 total_cycles, active_cycles, idle cycles = 6904293, 397567, 6506725 
shader 35 total_cycles, active_cycles, idle cycles = 6903756, 422478, 6481277 
shader 36 total_cycles, active_cycles, idle cycles = 6900776, 369353, 6531422 
shader 37 total_cycles, active_cycles, idle cycles = 6904577, 420753, 6483823 
shader 38 total_cycles, active_cycles, idle cycles = 6901262, 393898, 6507364 
shader 39 total_cycles, active_cycles, idle cycles = 6908691, 430266, 6478424 
shader 40 total_cycles, active_cycles, idle cycles = 6900091, 382481, 6517609 
shader 41 total_cycles, active_cycles, idle cycles = 6901931, 425201, 6476730 
shader 42 total_cycles, active_cycles, idle cycles = 6899973, 407015, 6492958 
shader 43 total_cycles, active_cycles, idle cycles = 6907626, 402820, 6504805 
shader 44 total_cycles, active_cycles, idle cycles = 6896977, 387956, 6509020 
shader 45 total_cycles, active_cycles, idle cycles = 6901132, 419401, 6481730 
shader 46 total_cycles, active_cycles, idle cycles = 6903574, 389874, 6513700 
shader 47 total_cycles, active_cycles, idle cycles = 6898597, 431561, 6467035 
shader 48 total_cycles, active_cycles, idle cycles = 6911671, 376848, 6534822 
shader 49 total_cycles, active_cycles, idle cycles = 6897844, 424974, 6472870 
shader 50 total_cycles, active_cycles, idle cycles = 6905592, 397977, 6507615 
shader 51 total_cycles, active_cycles, idle cycles = 6906538, 412782, 6493755 
shader 52 total_cycles, active_cycles, idle cycles = 6906728, 381795, 6524933 
shader 53 total_cycles, active_cycles, idle cycles = 6906200, 406050, 6500149 
shader 54 total_cycles, active_cycles, idle cycles = 6902573, 394023, 6508550 
shader 55 total_cycles, active_cycles, idle cycles = 6896406, 437945, 6458461 
shader 56 total_cycles, active_cycles, idle cycles = 6902060, 402527, 6499533 
shader 57 total_cycles, active_cycles, idle cycles = 6907721, 421878, 6485843 
shader 58 total_cycles, active_cycles, idle cycles = 6908639, 391621, 6517017 
shader 59 total_cycles, active_cycles, idle cycles = 6906244, 381152, 6525092 
warps_exctd_sm 0 = 2208 
warps_exctd_sm 1 = 2240 
warps_exctd_sm 2 = 2176 
warps_exctd_sm 3 = 2336 
warps_exctd_sm 4 = 2144 
warps_exctd_sm 5 = 2304 
warps_exctd_sm 6 = 2240 
warps_exctd_sm 7 = 2304 
warps_exctd_sm 8 = 2176 
warps_exctd_sm 9 = 2304 
warps_exctd_sm 10 = 2240 
warps_exctd_sm 11 = 2240 
warps_exctd_sm 12 = 2208 
warps_exctd_sm 13 = 2336 
warps_exctd_sm 14 = 2368 
warps_exctd_sm 15 = 2400 
warps_exctd_sm 16 = 2240 
warps_exctd_sm 17 = 2240 
warps_exctd_sm 18 = 2304 
warps_exctd_sm 19 = 2368 
warps_exctd_sm 20 = 16480 
warps_exctd_sm 21 = 20096 
warps_exctd_sm 22 = 17504 
warps_exctd_sm 23 = 18048 
warps_exctd_sm 24 = 18272 
warps_exctd_sm 25 = 30752 
warps_exctd_sm 26 = 30752 
warps_exctd_sm 27 = 31168 
warps_exctd_sm 28 = 30208 
warps_exctd_sm 29 = 31744 
warps_exctd_sm 30 = 54592 
warps_exctd_sm 31 = 55072 
warps_exctd_sm 32 = 56096 
warps_exctd_sm 33 = 57024 
warps_exctd_sm 34 = 54336 
warps_exctd_sm 35 = 57376 
warps_exctd_sm 36 = 51008 
warps_exctd_sm 37 = 57760 
warps_exctd_sm 38 = 54656 
warps_exctd_sm 39 = 58048 
warps_exctd_sm 40 = 52640 
warps_exctd_sm 41 = 57664 
warps_exctd_sm 42 = 54880 
warps_exctd_sm 43 = 54528 
warps_exctd_sm 44 = 52736 
warps_exctd_sm 45 = 56640 
warps_exctd_sm 46 = 53664 
warps_exctd_sm 47 = 57920 
warps_exctd_sm 48 = 52192 
warps_exctd_sm 49 = 57984 
warps_exctd_sm 50 = 54912 
warps_exctd_sm 51 = 55264 
warps_exctd_sm 52 = 52896 
warps_exctd_sm 53 = 54976 
warps_exctd_sm 54 = 54240 
warps_exctd_sm 55 = 58528 
warps_exctd_sm 56 = 54976 
warps_exctd_sm 57 = 56544 
warps_exctd_sm 58 = 53568 
warps_exctd_sm 59 = 51808 
gpgpu_n_tot_thrd_icount = 922558048
gpgpu_n_tot_w_icount = 28829939
gpgpu_n_stall_shd_mem = 222041733
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 5779020
gpgpu_n_mem_write_global = 128702
gpgpu_n_mem_texture = 2350724
gpgpu_n_mem_const = 6306
gpgpu_n_load_insn  = 65593088
gpgpu_n_store_insn = 1886624
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 29889952
gpgpu_n_const_mem_insn = 31776576
gpgpu_n_param_mem_insn = 9623008
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 100227
gpgpu_stall_shd_mem[c_mem][bk_conf] = 100227
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 181457017
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:295337320	W0_Idle:108347995	W0_Scoreboard:396288464	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:28830079
Warp Occupancy Distribution:
Stall:263159223	W0_Idle:95901914	W0_Scoreboard:50935035	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:4560900
Warp Occupancy Distribution:
Stall:32178097	W0_Idle:12446081	W0_Scoreboard:345353429	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:24269179
warp_utilization0: 0.034785
warp_utilization1: 0.011002
warp_utilization2: 0.058586
traffic_breakdown_coretomem[CONST_ACC_R] = 50448 {8:6306,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 15448296 {8:1931037,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 11945680 {40:45443,72:18676,136:64583,}
traffic_breakdown_coretomem[GLOBAL_ATOMIC] = 154595480 {40:3837989,72:4426,136:5568,}
traffic_breakdown_coretomem[INST_ACC_R] = 64320 {8:8040,}
traffic_breakdown_coretomem[TEXTURE_ACC_R] = 18805792 {8:2350724,}
traffic_breakdown_memtocore[CONST_ACC_R] = 454032 {72:6306,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 262620488 {136:1931033,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 1029616 {8:128702,}
traffic_breakdown_memtocore[GLOBAL_ATOMIC] = 154567640 {40:3837293,72:4426,136:5568,}
traffic_breakdown_memtocore[INST_ACC_R] = 1093440 {136:8040,}
traffic_breakdown_memtocore[TEXTURE_ACC_R] = 319698464 {136:2350724,}
maxmrqlatency = 1020 
maxdqlatency = 0 
maxmflatency = 10390 
averagemflatency = 845 
averagemflatency_1 = 863 
averagemflatency_2= 825 
averagemrqlatency_1 = 66 
averagemrqlatency_2 = 72 
max_icnt2mem_latency = 9574 
max_icnt2sh_latency = 6913516 
mrq_lat_table:2555348 	91657 	166902 	316100 	747468 	1272281 	1669194 	1329427 	364687 	11538 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	64341 	75185 	100859 	425854 	1484899 	3623027 	2306027 	180105 	3704 	50 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	646627 	369038 	787876 	633676 	948969 	1824259 	2139737 	860532 	59959 	1910 	27 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	4553711 	3194786 	372005 	14679 	168 	0 	0 	0 	0 	0 	0 	0 	180 	768 	3490 	4438 	8876 	15490 	35171 	60289 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1 	98 	13476 	251 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        32        32        32        32        32        32        32        32        32        32        12        16        16        17        15        14 
dram[1]:        24        32        32        32        32        32        32        30        32        24        15        13        17        18        11        14 
dram[2]:        32        24        32        32        32        32        32        30        32        19        18        13        15        18        15        18 
dram[3]:        32        20        28        30        32        30        32        28        30        22        17        15        14        17        13        11 
dram[4]:        32        32        32        32        32        32        32        28        28        28        17        17        11        15        12        12 
dram[5]:        32        24        32        32        32        32        32        26        28        22        15        18        15        14        21        14 
maximum service time to same row:
dram[0]:      1247      1423      1295      1326      1601      1581      1270      1489      1602      1458      2180      2291      2175      2301      2487      2177 
dram[1]:      1071      1451      1481      1400      1448      1292      1409      1229      1341      1457      2449      2343      2589      2115      2439      2044 
dram[2]:      1409      1004      1362      1694      1156      1503      1330      1414      1651      1457      2269      2594      2391      2454      2235      2451 
dram[3]:      1576      1457      1232      1251      1381      1192      1369      1237      1374      1280      2372      2604      2338      2306      2371      2412 
dram[4]:      1327      1419      1477      1294      1349      1163      1303      1303      1156      1505      2269      2122      2269      2216      2276      2213 
dram[5]:      1348      1450      1194      1334      1433      1314      1431      1265      1353      1310      2029      2287      2082      2281      2285      2282 
average row accesses per activate:
dram[0]:  1.169203  1.157277  1.158054  1.161317  1.164396  1.160468  1.178277  1.173380  1.161209  1.154437  1.165724  1.171484  1.177651  1.172808  1.180556  1.176218 
dram[1]:  1.152751  1.152868  1.160941  1.157320  1.160064  1.161618  1.172424  1.174142  1.155900  1.158760  1.164978  1.167644  1.172159  1.171114  1.170886  1.179189 
dram[2]:  1.152853  1.161436  1.154355  1.164424  1.162281  1.190485  1.166088  1.185391  1.150089  1.156122  1.158917  1.167136  1.174810  1.184452  1.168832  1.187824 
dram[3]:  1.150138  1.153371  1.159179  1.161713  1.158147  1.167445  1.168041  1.179024  1.147700  1.155382  1.165881  1.166591  1.170090  1.170631  1.176071  1.182359 
dram[4]:  1.159563  1.158121  1.160759  1.159468  1.162566  1.163978  1.178769  1.173443  1.150244  1.153182  1.189064  1.167398  1.169902  1.171953  1.179384  1.185175 
dram[5]:  1.153686  1.157986  1.160235  1.159808  1.156694  1.162465  1.166678  1.177805  1.154844  1.156405  1.163199  1.164048  1.173088  1.171247  1.171580  1.188927 
average row locality = 8524602/7308624 = 1.166376
average row locality_1 = 6327873/5541817 = 1.141841
average row locality_2 = 2196729/1766807 = 1.243333
average row locality_3 = 0/0 = -nan
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:     60069     56657     55255     54235     57693     54882     58190     56145     58321     54559     56670     55781     58642     56328     59458     57713 
dram[1]:     56751     54427     55155     53565     54987     54481     56281     55797     56356     55539     54789     54502     56627     55797     57152     57285 
dram[2]:     57070     59039     53929     56678     56286     61385     55646     58963     55824     56752     55150     57082     57625     60084     56381     60177 
dram[3]:     54213     55938     55224     54980     54159     56696     55427     57455     54535     55429     55863     54982     56202     55853     57915     58064 
dram[4]:     58398     56624     56712     54620     57038     56657     58722     55864     56341     55315     61048     55826     57324     56379     59634     59122 
dram[5]:     56115     55769     55448     54900     54967     55653     55530     56911     56227     55236     55659     54109     57084     55459     56915     59097 
total reads: 5421798
bank skew: 61385/53565 = 1.15
chip skew: 918071/889491 = 1.03
number of total write accesses:
dram[0]:     33500     30398     29702     28755     32996     30578     34793     32912     35795     32115     34418     33597     35099     32728     34156     32410 
dram[1]:     30299     28229     29596     28136     30512     30158     32952     32529     33918     33077     32608     32300     33077     32279     32011     32035 
dram[2]:     30465     32488     28515     30967     31794     36688     32428     35571     33370     34251     32984     34858     34084     36424     31230     34800 
dram[3]:     28038     29641     29745     29322     29787     32331     32099     34064     32106     32982     33642     32696     32671     32203     32668     32779 
dram[4]:     32014     30293     30952     29111     32498     32229     35336     32596     33838     32909     38858     33558     33747     32809     34267     33729 
dram[5]:     29935     29402     29907     29397     30500     31305     32217     33610     33673     32793     33456     31837     33496     31864     31626     33776 
total reads: 3102897
bank skew: 38858/28038 = 1.39
chip skew: 530917/503716 = 1.05
average mf latency per bank:
dram[0]:        926       869       885       829       808       760       775       729       764       722       831       784       898       854       944       888
dram[1]:        815       840       779       801       720       727       679       693       673       685       734       739       790       801       827       843
dram[2]:        888      1075       855      1011       785      1234       741       901       728       873       797       937       871      1036       913      1075
dram[3]:        841       822       789       794       727       741       682       682       672       673       727       738       803       808       843       849
dram[4]:        986       904       928       860       857       789       819       750       802       732       893       802       944       881       981       917
dram[5]:        821       838       788       803       716       747       687       711       681       704       743       756       803       822       839       859
maximum mf latency per bank:
dram[0]:       6828      7390      8333      8687      9657      7104      9111      7325      8176      7270      9704      6918      6968      9588      7463      7336
dram[1]:       8119      8128      9964      8577      6931      7684      7041      6978      7672      7854      6870      7643      9590      8143      8657      7401
dram[2]:       9026      9295      9822      8402      8259      7978     10057      7705      7023      7973      8006      8313      6147      7989      6687      6902
dram[3]:       8510      7093      9237      7380      8890      8869      6476      6832      9572      7980      7266      8139      8207      5709      6859      6970
dram[4]:       7601      6808      8275      9716      9430      8955      6504      7246      9143      7664      7111      8463      8075      7473      8658      8139
dram[5]:       7154      7930      8894     10390      9480      7413      8553      7037      7574      6787      8399      9796      8874      9022      5832      6743
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9125842 n_nop=3806633 n_act=1228414 n_pre=1228401 n_req=924563 n_req_1=504422 n_req_2=420141 n_req_3=0 n_rd=1821161 n_write=1041233 bw_util=0.4038 bw_util_1=0.2211 bw_util_2=0.1827 bw_util_3=0 blp=10.457649 blp_1= 3.678401 blp_2= 2.999440 blp_3= -nan
 n_activity=9110460 dram_eff=0.4045 dram_eff_1=0.2215 dram_eff_2=0.183 dram_eff_3=0
bk0: 120136a 3432370i bk1: 113314a 3650079i bk2: 110508a 3671146i bk3: 108470a 3698525i bk4: 115386a 3062664i bk5: 109761a 3307811i bk6: 116372a 2717642i bk7: 112287a 2839808i bk8: 116642a 3229894i bk9: 109118a 3542687i bk10: 113336a 3171827i bk11: 111556a 3157372i bk12: 117284a 2815560i bk13: 112655a 3023697i bk14: 118910a 2701017i bk15: 115426a 2830560i 
bw_dist = 0.221	0.183	0.000	0.595	0.002
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=14.662
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9125842 n_nop=3953635 n_act=1196260 n_pre=1196245 n_req=903220 n_req_1=484329 n_req_2=418891 n_req_3=0 n_rd=1778962 n_write=1000740 bw_util=0.3944 bw_util_1=0.2123 bw_util_2=0.1821 bw_util_3=0 blp=10.028071 blp_1= 3.575275 blp_2= 2.966828 blp_3= -nan
 n_activity=9079163 dram_eff=0.3965 dram_eff_1=0.2134 dram_eff_2=0.1831 dram_eff_3=0
bk0: 113502a 3873119i bk1: 108854a 4024487i bk2: 110310a 3797263i bk3: 107130a 3888954i bk4: 109974a 3523686i bk5: 108962a 3493143i bk6: 112562a 3080258i bk7: 111592a 3037199i bk8: 112708a 3560800i bk9: 111076a 3521020i bk10: 109572a 3504949i bk11: 109000a 3439369i bk12: 113252a 3191222i bk13: 111594a 3209465i bk14: 114304a 3109169i bk15: 114570a 3026828i 
bw_dist = 0.212	0.182	0.000	0.600	0.005
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=13.4314
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9125842 n_nop=3753781 n_act=1240393 n_pre=1240381 n_req=932065 n_req_1=511408 n_req_2=420657 n_req_3=0 n_rd=1836108 n_write=1055179 bw_util=0.4071 bw_util_1=0.2242 bw_util_2=0.1829 bw_util_3=0 blp=10.610093 blp_1= 3.711657 blp_2= 3.011761 blp_3= -nan
 n_activity=9116953 dram_eff=0.4075 dram_eff_1=0.2244 dram_eff_2=0.1831 dram_eff_3=0
bk0: 114140a 3732874i bk1: 118076a 3360446i bk2: 107858a 3794829i bk3: 113354a 3377377i bk4: 112572a 3198267i bk5: 122766a 2469400i bk6: 111288a 2961477i bk7: 117916a 2454211i bk8: 111646a 3506320i bk9: 113504a 3257739i bk10: 110296a 3327222i bk11: 114164a 2971305i bk12: 115248a 2920937i bk13: 120166a 2502226i bk14: 112762a 3038441i bk15: 120352a 2472436i 
bw_dist = 0.224	0.183	0.000	0.592	0.001
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=15.1099
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9125842 n_nop=3929439 n_act=1201832 n_pre=1201820 n_req=906640 n_req_1=487422 n_req_2=419218 n_req_3=0 n_rd=1785845 n_write=1006906 bw_util=0.3959 bw_util_1=0.2136 bw_util_2=0.1823 bw_util_3=0 blp=10.110348 blp_1= 3.597360 blp_2= 2.971836 blp_3= -nan
 n_activity=9085207 dram_eff=0.3977 dram_eff_1=0.2146 dram_eff_2=0.1831 dram_eff_3=0
bk0: 108426a 4157239i bk1: 111875a 3839254i bk2: 110448a 3763307i bk3: 109960a 3706709i bk4: 108318a 3588363i bk5: 113392a 3161542i bk6: 110854a 3151496i bk7: 114905a 2814272i bk8: 109070a 3745802i bk9: 110858a 3511939i bk10: 111718a 3347246i bk11: 109957a 3366988i bk12: 112404a 3219908i bk13: 111704a 3180425i bk14: 115828a 2983539i bk15: 116128a 2899179i 
bw_dist = 0.214	0.182	0.000	0.600	0.004
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=13.6525
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9125842 n_nop=3770448 n_act=1236701 n_pre=1236688 n_req=929672 n_req_1=509213 n_req_2=420459 n_req_3=0 n_rd=1831226 n_write=1050779 bw_util=0.406 bw_util_1=0.2232 bw_util_2=0.1828 bw_util_3=0 blp=10.570624 blp_1= 3.708674 blp_2= 3.008320 blp_3= -nan
 n_activity=9114774 dram_eff=0.4065 dram_eff_1=0.2235 dram_eff_2=0.1831 dram_eff_3=0
bk0: 116794a 3568185i bk1: 113248a 3635970i bk2: 113424a 3490626i bk3: 109240a 3638389i bk4: 114072a 3106373i bk5: 113314a 3025367i bk6: 117440a 2588465i bk7: 111726a 2859428i bk8: 112682a 3462977i bk9: 110628a 3436060i bk10: 122092a 2602267i bk11: 111652a 3127166i bk12: 114648a 2959209i bk13: 112758a 2991350i bk14: 119266a 2642007i bk15: 118242a 2620912i 
bw_dist = 0.223	0.183	0.000	0.593	0.001
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=14.9851
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9125842 n_nop=3914766 n_act=1205002 n_pre=1204989 n_req=908775 n_req_1=489442 n_req_2=419333 n_req_3=0 n_rd=1790118 n_write=1010967 bw_util=0.3969 bw_util_1=0.2145 bw_util_2=0.1824 bw_util_3=0 blp=10.148810 blp_1= 3.607162 blp_2= 2.971001 blp_3= -nan
 n_activity=9090089 dram_eff=0.3984 dram_eff_1=0.2154 dram_eff_2=0.1831 dram_eff_3=0
bk0: 112228a 3908416i bk1: 111536a 3843681i bk2: 110896a 3705670i bk3: 109798a 3668387i bk4: 109922a 3462360i bk5: 111304a 3288609i bk6: 111060a 3124077i bk7: 113818a 2857247i bk8: 112454a 3563860i bk9: 110470a 3536229i bk10: 111316a 3355029i bk11: 108214a 3462222i bk12: 114166a 3122091i bk13: 110912a 3233655i bk14: 113830a 3129094i bk15: 118194a 2755092i 
bw_dist = 0.215	0.182	0.000	0.599	0.004
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=13.7813

========= L2 cache stats =========
L2_cache_bank[0]: Access = 700168, Miss = 464315, Miss_rate = 0.663, Pending_hits = 8770, Reservation_fails = 334674
L2_cache_bank[1]: Access = 674471, Miss = 446304, Miss_rate = 0.662, Pending_hits = 7795, Reservation_fails = 259415
L2_cache_bank[2]: Access = 686661, Miss = 448117, Miss_rate = 0.653, Pending_hits = 7356, Reservation_fails = 237695
L2_cache_bank[3]: Access = 675925, Miss = 441409, Miss_rate = 0.653, Pending_hits = 6980, Reservation_fails = 229670
L2_cache_bank[4]: Access = 678128, Miss = 447922, Miss_rate = 0.661, Pending_hits = 7879, Reservation_fails = 182738
L2_cache_bank[5]: Access = 724796, Miss = 470174, Miss_rate = 0.649, Pending_hits = 9238, Reservation_fails = 380743
L2_cache_bank[6]: Access = 678597, Miss = 443541, Miss_rate = 0.654, Pending_hits = 7058, Reservation_fails = 189957
L2_cache_bank[7]: Access = 693184, Miss = 449402, Miss_rate = 0.648, Pending_hits = 7607, Reservation_fails = 238514
L2_cache_bank[8]: Access = 698593, Miss = 465223, Miss_rate = 0.666, Pending_hits = 9038, Reservation_fails = 323513
L2_cache_bank[9]: Access = 687389, Miss = 450411, Miss_rate = 0.655, Pending_hits = 8287, Reservation_fails = 262719
L2_cache_bank[10]: Access = 683557, Miss = 447960, Miss_rate = 0.655, Pending_hits = 7547, Reservation_fails = 209572
L2_cache_bank[11]: Access = 690864, Miss = 447148, Miss_rate = 0.647, Pending_hits = 7799, Reservation_fails = 251303
Cache L2_bank_000:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 700168, Miss = 464315 (0.663), PendingHit = 8770 (0.0125)
Cache L2_bank_001:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 674471, Miss = 446304 (0.662), PendingHit = 7795 (0.0116)
Cache L2_bank_002:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 686661, Miss = 448117 (0.653), PendingHit = 7356 (0.0107)
Cache L2_bank_003:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 675925, Miss = 441409 (0.653), PendingHit = 6980 (0.0103)
Cache L2_bank_004:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 678128, Miss = 447922 (0.661), PendingHit = 7879 (0.0116)
Cache L2_bank_005:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 724796, Miss = 470174 (0.649), PendingHit = 9238 (0.0127)
Cache L2_bank_006:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 678597, Miss = 443541 (0.654), PendingHit = 7058 (0.0104)
Cache L2_bank_007:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 693184, Miss = 449402 (0.648), PendingHit = 7607 (0.011)
Cache L2_bank_008:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 698593, Miss = 465223 (0.666), PendingHit = 9038 (0.0129)
Cache L2_bank_009:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 687389, Miss = 450411 (0.655), PendingHit = 8287 (0.0121)
Cache L2_bank_010:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 683557, Miss = 447960 (0.655), PendingHit = 7547 (0.011)
Cache L2_bank_011:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 690864, Miss = 447148 (0.647), PendingHit = 7799 (0.0113)
L2 Cache Total Miss Rate = 0.655
Stream 1: L2 Cache Miss Rate = 0.746
Stream 2: L2 Cache Miss Rate = 0.552
Stream 1: Accesses  = 4398740
Stream 1: Misses  = 3282258
Stream 2: Accesses  = 3873593
Stream 2: Misses  = 2139668
Stream 1+2: Accesses  = 8272333
Stream 1+2: Misses  = 5421926
Total Accesses  = 8272333
MPKI-CORES
CORE_L2MPKI_0	77.224
CORE_L2MPKI_1	78.695
CORE_L2MPKI_2	76.865
CORE_L2MPKI_3	77.599
CORE_L2MPKI_4	77.973
CORE_L2MPKI_5	79.178
CORE_L2MPKI_6	78.495
CORE_L2MPKI_7	79.113
CORE_L2MPKI_8	78.334
CORE_L2MPKI_9	79.687
CORE_L2MPKI_10	78.191
CORE_L2MPKI_11	79.517
CORE_L2MPKI_12	79.376
CORE_L2MPKI_13	80.080
CORE_L2MPKI_14	79.322
CORE_L2MPKI_15	80.130
CORE_L2MPKI_16	77.794
CORE_L2MPKI_17	78.949
CORE_L2MPKI_18	77.003
CORE_L2MPKI_19	79.435
CORE_L2MPKI_20	12.459
CORE_L2MPKI_21	10.354
CORE_L2MPKI_22	11.537
CORE_L2MPKI_23	12.000
CORE_L2MPKI_24	11.347
CORE_L2MPKI_25	6.274
CORE_L2MPKI_26	6.098
CORE_L2MPKI_27	6.064
CORE_L2MPKI_28	6.117
CORE_L2MPKI_29	5.963
CORE_L2MPKI_30	2.818
CORE_L2MPKI_31	2.767
CORE_L2MPKI_32	2.701
CORE_L2MPKI_33	2.756
CORE_L2MPKI_34	2.808
CORE_L2MPKI_35	2.737
CORE_L2MPKI_36	2.988
CORE_L2MPKI_37	2.733
CORE_L2MPKI_38	2.830
CORE_L2MPKI_39	2.701
CORE_L2MPKI_40	2.861
CORE_L2MPKI_41	2.762
CORE_L2MPKI_42	2.797
CORE_L2MPKI_43	2.842
CORE_L2MPKI_44	2.880
CORE_L2MPKI_45	2.702
CORE_L2MPKI_46	2.837
CORE_L2MPKI_47	2.724
CORE_L2MPKI_48	2.898
CORE_L2MPKI_49	2.682
CORE_L2MPKI_50	2.804
CORE_L2MPKI_51	2.753
CORE_L2MPKI_52	2.800
CORE_L2MPKI_53	2.760
CORE_L2MPKI_54	2.802
CORE_L2MPKI_55	2.706
CORE_L2MPKI_56	2.737
CORE_L2MPKI_57	2.728
CORE_L2MPKI_58	2.785
CORE_L2MPKI_59	2.929
Avg_MPKI_Stream1= 55.372
Avg_MPKI_Stream2= 2.788
MISSES-CORES
CORE_MISSES_0	112552
CORE_MISSES_1	115856
CORE_MISSES_2	110765
CORE_MISSES_3	118665
CORE_MISSES_4	109285
CORE_MISSES_5	119459
CORE_MISSES_6	115479
CORE_MISSES_7	119624
CORE_MISSES_8	114258
CORE_MISSES_9	122101
CORE_MISSES_10	116654
CORE_MISSES_11	119543
CORE_MISSES_12	115490
CORE_MISSES_13	122706
CORE_MISSES_14	122511
CORE_MISSES_15	125480
CORE_MISSES_16	115636
CORE_MISSES_17	118553
CORE_MISSES_18	116404
CORE_MISSES_19	122924
CORE_MISSES_20	94188
CORE_MISSES_21	100099
CORE_MISSES_22	92595
CORE_MISSES_23	105165
CORE_MISSES_24	94505
CORE_MISSES_25	90922
CORE_MISSES_26	88661
CORE_MISSES_27	88395
CORE_MISSES_28	85551
CORE_MISSES_29	88232
CORE_MISSES_30	70828
CORE_MISSES_31	70658
CORE_MISSES_32	69744
CORE_MISSES_33	72639
CORE_MISSES_34	70681
CORE_MISSES_35	73208
CORE_MISSES_36	69864
CORE_MISSES_37	72794
CORE_MISSES_38	70570
CORE_MISSES_39	73588
CORE_MISSES_40	69285
CORE_MISSES_41	74378
CORE_MISSES_42	72080
CORE_MISSES_43	72501
CORE_MISSES_44	70737
CORE_MISSES_45	71752
CORE_MISSES_46	70034
CORE_MISSES_47	74448
CORE_MISSES_48	69127
CORE_MISSES_49	72168
CORE_MISSES_50	70641
CORE_MISSES_51	71972
CORE_MISSES_52	67678
CORE_MISSES_53	70962
CORE_MISSES_54	69894
CORE_MISSES_55	75053
CORE_MISSES_56	69749
CORE_MISSES_57	72882
CORE_MISSES_58	69060
CORE_MISSES_59	70693
L2_MISSES = 5421926
L2_total_cache_accesses = 8272333
L2_total_cache_misses = 5421926
L2_total_cache_miss_rate = 0.6554
L2_total_cache_pending_hits = 95354
L2_total_cache_reservation_fails = 3100513
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 838643
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 26480
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 4913438
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 2739865
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 4480
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 589
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1237
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 9737
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 1859330
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 60405
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 430989
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 279547
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 45565
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 7332
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 75805
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 40999
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 7035
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 548
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 457
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 30365
L2_cache_data_port_util = 0.245
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=29312309
icnt_total_pkts_simt_to_mem=12483032
statistics from finished app 2
-------------------------------------------------
gpu_ipc_1 =       4.8416
gpu_ipc_2 =     127.9925
gpu_tot_sim_cycle_stream_1 = 7110210
gpu_tot_sim_cycle_stream_2 = 7107589
gpu_sim_insn_1 = 34425088
gpu_sim_insn_2 = 909718176
gpu_sim_cycle = 7110211
gpu_sim_insn = 944143264
gpu_ipc =     132.7870
gpu_tot_sim_cycle = 7110211
gpu_tot_sim_insn = 944143264
gpu_tot_ipc =     132.7870
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 28422923
gpu_stall_icnt2sh    = 9816554
gpu_total_sim_rate=120135

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 15564116
	L1I_total_cache_misses = 52638
	L1I_total_cache_miss_rate = 0.0034
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 156, Miss = 156, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 549
	L1D_cache_core[1]: Access = 158, Miss = 158, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 747
	L1D_cache_core[2]: Access = 156, Miss = 156, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 687
	L1D_cache_core[3]: Access = 166, Miss = 166, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 394
	L1D_cache_core[4]: Access = 152, Miss = 152, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 638
	L1D_cache_core[5]: Access = 164, Miss = 164, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 678
	L1D_cache_core[6]: Access = 158, Miss = 158, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 719
	L1D_cache_core[7]: Access = 164, Miss = 164, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 787
	L1D_cache_core[8]: Access = 158, Miss = 158, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 730
	L1D_cache_core[9]: Access = 164, Miss = 164, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 799
	L1D_cache_core[10]: Access = 160, Miss = 160, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 887
	L1D_cache_core[11]: Access = 160, Miss = 160, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 732
	L1D_cache_core[12]: Access = 156, Miss = 156, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 762
	L1D_cache_core[13]: Access = 164, Miss = 164, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 855
	L1D_cache_core[14]: Access = 166, Miss = 166, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 882
	L1D_cache_core[15]: Access = 170, Miss = 170, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 711
	L1D_cache_core[16]: Access = 160, Miss = 160, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 912
	L1D_cache_core[17]: Access = 160, Miss = 160, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 798
	L1D_cache_core[18]: Access = 168, Miss = 168, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 818
	L1D_cache_core[19]: Access = 164, Miss = 164, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1000
	L1D_cache_core[20]: Access = 17533, Miss = 17533, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 47973
	L1D_cache_core[21]: Access = 22585, Miss = 22585, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 17334
	L1D_cache_core[22]: Access = 18648, Miss = 18648, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 39156
	L1D_cache_core[23]: Access = 20186, Miss = 20186, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 41031
	L1D_cache_core[24]: Access = 19458, Miss = 19458, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 34780
	L1D_cache_core[25]: Access = 34489, Miss = 34489, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 60816
	L1D_cache_core[26]: Access = 34727, Miss = 34727, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 58861
	L1D_cache_core[27]: Access = 34836, Miss = 34836, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 55398
	L1D_cache_core[28]: Access = 33517, Miss = 33517, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 70810
	L1D_cache_core[29]: Access = 35267, Miss = 35267, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 46965
	L1D_cache_core[30]: Access = 61057, Miss = 61057, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 117737
	L1D_cache_core[31]: Access = 62096, Miss = 62096, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 128475
	L1D_cache_core[32]: Access = 62287, Miss = 62287, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 111294
	L1D_cache_core[33]: Access = 63702, Miss = 63702, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 101788
	L1D_cache_core[34]: Access = 61249, Miss = 61249, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 125495
	L1D_cache_core[35]: Access = 64722, Miss = 64722, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 92257
	L1D_cache_core[36]: Access = 56629, Miss = 56629, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 164151
	L1D_cache_core[37]: Access = 64219, Miss = 64219, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 98043
	L1D_cache_core[38]: Access = 60237, Miss = 60237, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 115968
	L1D_cache_core[39]: Access = 65612, Miss = 65612, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 91735
	L1D_cache_core[40]: Access = 58490, Miss = 58490, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 141029
	L1D_cache_core[41]: Access = 64731, Miss = 64731, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 109262
	L1D_cache_core[42]: Access = 62114, Miss = 62114, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 105250
	L1D_cache_core[43]: Access = 61515, Miss = 61515, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 143392
	L1D_cache_core[44]: Access = 59444, Miss = 59444, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 110841
	L1D_cache_core[45]: Access = 64136, Miss = 64136, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 94842
	L1D_cache_core[46]: Access = 59779, Miss = 59779, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 127916
	L1D_cache_core[47]: Access = 65861, Miss = 65861, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 73030
	L1D_cache_core[48]: Access = 57682, Miss = 57682, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 141083
	L1D_cache_core[49]: Access = 65014, Miss = 65014, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 85603
	L1D_cache_core[50]: Access = 60314, Miss = 60314, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 147348
	L1D_cache_core[51]: Access = 63211, Miss = 63211, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 100082
	L1D_cache_core[52]: Access = 58698, Miss = 58698, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 136197
	L1D_cache_core[53]: Access = 62424, Miss = 62424, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 108689
	L1D_cache_core[54]: Access = 60076, Miss = 60076, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 123081
	L1D_cache_core[55]: Access = 67023, Miss = 67023, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 65076
	L1D_cache_core[56]: Access = 61704, Miss = 61704, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 115568
	L1D_cache_core[57]: Access = 64397, Miss = 64397, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 108876
	L1D_cache_core[58]: Access = 59619, Miss = 59619, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 131828
	L1D_cache_core[59]: Access = 58190, Miss = 58190, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 133245
	L1D_total_cache_accesses = 2130702
	L1D_total_cache_misses = 2130702
	L1D_total_cache_miss_rate = 1.0000
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 3937390
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.005
L1C_cache:
	L1C_total_cache_accesses = 1338251
	L1C_total_cache_misses = 9561
	L1C_total_cache_miss_rate = 0.0071
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 100227
L1T_cache:
	L1T_total_cache_accesses = 6477300
	L1T_total_cache_misses = 2432331
	L1T_total_cache_miss_rate = 0.3755
	L1T_total_cache_pending_hits = 4044969
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1997562
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 3702652
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 1328690
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 9561
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 100227
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 4044969
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 2432331
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 133140
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 234738
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 15511478
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 52638
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
1893, 1713, 1893, 1699, 1893, 1528, 1893, 1585, 1893, 1452, 1893, 1338, 1893, 1271, 1893, 1262, 1262, 1262, 1262, 1262, 1262, 1262, 1262, 1262, 1262, 1262, 1262, 1262, 1262, 1262, 1262, 1253, 
shader 0 total_cycles, active_cycles, idle cycles = 7110211, 23587, 7086623 
shader 1 total_cycles, active_cycles, idle cycles = 7110211, 23886, 7086325 
shader 2 total_cycles, active_cycles, idle cycles = 7110211, 23331, 7086879 
shader 3 total_cycles, active_cycles, idle cycles = 7110211, 24731, 7085480 
shader 4 total_cycles, active_cycles, idle cycles = 7110211, 22713, 7087497 
shader 5 total_cycles, active_cycles, idle cycles = 7110211, 24429, 7085781 
shader 6 total_cycles, active_cycles, idle cycles = 7110211, 23788, 7086422 
shader 7 total_cycles, active_cycles, idle cycles = 7110211, 24441, 7085769 
shader 8 total_cycles, active_cycles, idle cycles = 7110211, 23627, 7086583 
shader 9 total_cycles, active_cycles, idle cycles = 7110211, 24830, 7085380 
shader 10 total_cycles, active_cycles, idle cycles = 7110211, 24095, 7086115 
shader 11 total_cycles, active_cycles, idle cycles = 7110211, 24291, 7085919 
shader 12 total_cycles, active_cycles, idle cycles = 7110211, 23585, 7086625 
shader 13 total_cycles, active_cycles, idle cycles = 7110211, 24813, 7085397 
shader 14 total_cycles, active_cycles, idle cycles = 7110211, 24954, 7085257 
shader 15 total_cycles, active_cycles, idle cycles = 7110211, 25260, 7084951 
shader 16 total_cycles, active_cycles, idle cycles = 7110211, 24067, 7086143 
shader 17 total_cycles, active_cycles, idle cycles = 7110211, 24304, 7085907 
shader 18 total_cycles, active_cycles, idle cycles = 7110211, 24533, 7085678 
shader 19 total_cycles, active_cycles, idle cycles = 7110211, 25046, 7085164 
shader 20 total_cycles, active_cycles, idle cycles = 7088851, 132691, 6956160 
shader 21 total_cycles, active_cycles, idle cycles = 7096985, 166658, 6930326 
shader 22 total_cycles, active_cycles, idle cycles = 7097421, 140435, 6956986 
shader 23 total_cycles, active_cycles, idle cycles = 7093998, 151615, 6942382 
shader 24 total_cycles, active_cycles, idle cycles = 7097013, 145510, 6951503 
shader 25 total_cycles, active_cycles, idle cycles = 7095711, 242171, 6853540 
shader 26 total_cycles, active_cycles, idle cycles = 7094651, 243015, 6851636 
shader 27 total_cycles, active_cycles, idle cycles = 7085582, 244172, 6841409 
shader 28 total_cycles, active_cycles, idle cycles = 7091838, 234654, 6857183 
shader 29 total_cycles, active_cycles, idle cycles = 7090631, 247099, 6843531 
shader 30 total_cycles, active_cycles, idle cycles = 7103555, 410131, 6693423 
shader 31 total_cycles, active_cycles, idle cycles = 7096227, 417257, 6678970 
shader 32 total_cycles, active_cycles, idle cycles = 7104813, 419726, 6685086 
shader 33 total_cycles, active_cycles, idle cycles = 7102249, 429212, 6673037 
shader 34 total_cycles, active_cycles, idle cycles = 7097948, 411061, 6686886 
shader 35 total_cycles, active_cycles, idle cycles = 7092818, 435830, 6656987 
shader 36 total_cycles, active_cycles, idle cycles = 7096113, 379213, 6716900 
shader 37 total_cycles, active_cycles, idle cycles = 7098171, 432031, 6666139 
shader 38 total_cycles, active_cycles, idle cycles = 7096194, 404750, 6691443 
shader 39 total_cycles, active_cycles, idle cycles = 7104316, 441497, 6662818 
shader 40 total_cycles, active_cycles, idle cycles = 7096635, 392827, 6703807 
shader 41 total_cycles, active_cycles, idle cycles = 7097115, 435040, 6662075 
shader 42 total_cycles, active_cycles, idle cycles = 7091180, 417516, 6673663 
shader 43 total_cycles, active_cycles, idle cycles = 7102010, 412876, 6689134 
shader 44 total_cycles, active_cycles, idle cycles = 7089937, 399194, 6690743 
shader 45 total_cycles, active_cycles, idle cycles = 7095402, 431105, 6664296 
shader 46 total_cycles, active_cycles, idle cycles = 7096414, 401172, 6695241 
shader 47 total_cycles, active_cycles, idle cycles = 7091059, 442623, 6648435 
shader 48 total_cycles, active_cycles, idle cycles = 7100427, 386470, 6713956 
shader 49 total_cycles, active_cycles, idle cycles = 7094466, 437900, 6656566 
shader 50 total_cycles, active_cycles, idle cycles = 7099754, 404964, 6694789 
shader 51 total_cycles, active_cycles, idle cycles = 7100954, 424912, 6676041 
shader 52 total_cycles, active_cycles, idle cycles = 7102405, 394863, 6707542 
shader 53 total_cycles, active_cycles, idle cycles = 7100994, 419051, 6681943 
shader 54 total_cycles, active_cycles, idle cycles = 7097239, 404226, 6693013 
shader 55 total_cycles, active_cycles, idle cycles = 7093100, 450580, 6642519 
shader 56 total_cycles, active_cycles, idle cycles = 7090988, 413933, 6677055 
shader 57 total_cycles, active_cycles, idle cycles = 7097555, 432609, 6664946 
shader 58 total_cycles, active_cycles, idle cycles = 7101749, 400757, 6700991 
shader 59 total_cycles, active_cycles, idle cycles = 7100400, 391045, 6709355 
warps_exctd_sm 0 = 2272 
warps_exctd_sm 1 = 2304 
warps_exctd_sm 2 = 2240 
warps_exctd_sm 3 = 2400 
warps_exctd_sm 4 = 2176 
warps_exctd_sm 5 = 2368 
warps_exctd_sm 6 = 2272 
warps_exctd_sm 7 = 2368 
warps_exctd_sm 8 = 2304 
warps_exctd_sm 9 = 2400 
warps_exctd_sm 10 = 2368 
warps_exctd_sm 11 = 2336 
warps_exctd_sm 12 = 2272 
warps_exctd_sm 13 = 2400 
warps_exctd_sm 14 = 2400 
warps_exctd_sm 15 = 2464 
warps_exctd_sm 16 = 2336 
warps_exctd_sm 17 = 2368 
warps_exctd_sm 18 = 2400 
warps_exctd_sm 19 = 2400 
warps_exctd_sm 20 = 18272 
warps_exctd_sm 21 = 21920 
warps_exctd_sm 22 = 19360 
warps_exctd_sm 23 = 19840 
warps_exctd_sm 24 = 20096 
warps_exctd_sm 25 = 32544 
warps_exctd_sm 26 = 32576 
warps_exctd_sm 27 = 32992 
warps_exctd_sm 28 = 32064 
warps_exctd_sm 29 = 33536 
warps_exctd_sm 30 = 56352 
warps_exctd_sm 31 = 56896 
warps_exctd_sm 32 = 57632 
warps_exctd_sm 33 = 58720 
warps_exctd_sm 34 = 56160 
warps_exctd_sm 35 = 59168 
warps_exctd_sm 36 = 52448 
warps_exctd_sm 37 = 59328 
warps_exctd_sm 38 = 56192 
warps_exctd_sm 39 = 59648 
warps_exctd_sm 40 = 54144 
warps_exctd_sm 41 = 59072 
warps_exctd_sm 42 = 56416 
warps_exctd_sm 43 = 56000 
warps_exctd_sm 44 = 54304 
warps_exctd_sm 45 = 58304 
warps_exctd_sm 46 = 55264 
warps_exctd_sm 47 = 59488 
warps_exctd_sm 48 = 53472 
warps_exctd_sm 49 = 59680 
warps_exctd_sm 50 = 55936 
warps_exctd_sm 51 = 57024 
warps_exctd_sm 52 = 54624 
warps_exctd_sm 53 = 56704 
warps_exctd_sm 54 = 55584 
warps_exctd_sm 55 = 60192 
warps_exctd_sm 56 = 56512 
warps_exctd_sm 57 = 58080 
warps_exctd_sm 58 = 54848 
warps_exctd_sm 59 = 53216 
gpgpu_n_tot_thrd_icount = 954025760
gpgpu_n_tot_w_icount = 29813305
gpgpu_n_stall_shd_mem = 227279909
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 5945584
gpgpu_n_mem_write_global = 133140
gpgpu_n_mem_texture = 2432331
gpgpu_n_mem_const = 6381
gpgpu_n_load_insn  = 67820704
gpgpu_n_store_insn = 1951680
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 30920640
gpgpu_n_const_mem_insn = 32872320
gpgpu_n_param_mem_insn = 9951712
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 100227
gpgpu_stall_shd_mem[c_mem][bk_conf] = 100227
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 185504506
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:300076974	W0_Idle:112575101	W0_Scoreboard:409672661	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:29813440
Warp Occupancy Distribution:
Stall:267066700	W0_Idle:99897391	W0_Scoreboard:54445030	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:4864681
Warp Occupancy Distribution:
Stall:33010274	W0_Idle:12677710	W0_Scoreboard:355227631	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:24948759
warp_utilization0: 0.034987
warp_utilization1: 0.011412
warp_utilization2: 0.058584
traffic_breakdown_coretomem[CONST_ACC_R] = 51048 {8:6381,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 15980496 {8:1997562,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 12357600 {40:47010,72:19320,136:66810,}
traffic_breakdown_coretomem[GLOBAL_ATOMIC] = 158598384 {40:3938010,72:4432,136:5580,}
traffic_breakdown_coretomem[INST_ACC_R] = 66480 {8:8310,}
traffic_breakdown_coretomem[TEXTURE_ACC_R] = 19458648 {8:2432331,}
traffic_breakdown_memtocore[CONST_ACC_R] = 459432 {72:6381,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 271667616 {136:1997556,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 1065120 {8:133140,}
traffic_breakdown_memtocore[GLOBAL_ATOMIC] = 158570984 {40:3937325,72:4432,136:5580,}
traffic_breakdown_memtocore[INST_ACC_R] = 1130160 {136:8310,}
traffic_breakdown_memtocore[TEXTURE_ACC_R] = 330797016 {136:2432331,}
maxmrqlatency = 1060 
maxdqlatency = 0 
maxmflatency = 10390 
averagemflatency = 844 
averagemflatency_1 = 861 
averagemflatency_2= 825 
averagemrqlatency_1 = 66 
averagemrqlatency_2 = 72 
max_icnt2mem_latency = 9574 
max_icnt2sh_latency = 7110210 
mrq_lat_table:2628698 	94426 	171816 	325334 	769459 	1309117 	1716664 	1367666 	375646 	11991 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	66242 	77582 	104339 	438500 	1531413 	3740388 	2371039 	183431 	3760 	50 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	667760 	379022 	809640 	653853 	981767 	1886094 	2203287 	881301 	60867 	1948 	27 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	4673933 	3311901 	382783 	14819 	168 	0 	0 	0 	0 	0 	0 	0 	180 	768 	3490 	4438 	8876 	15490 	35171 	64727 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1 	101 	13865 	252 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        32        32        32        32        32        32        32        32        32        32        12        16        16        17        15        14 
dram[1]:        24        32        32        32        32        32        32        30        32        24        15        13        17        18        11        14 
dram[2]:        32        24        32        32        32        32        32        30        32        19        18        13        15        18        15        18 
dram[3]:        32        20        28        30        32        30        32        28        30        22        17        15        14        17        13        11 
dram[4]:        32        32        32        32        32        32        32        28        28        28        17        17        11        15        12        12 
dram[5]:        32        24        32        32        32        32        32        26        28        22        15        18        15        14        21        14 
maximum service time to same row:
dram[0]:      1247      1423      1295      1338      1601      1581      1270      1489      1602      1458      2180      2291      2175      2301      2487      2177 
dram[1]:      1071      1451      1481      1400      1448      1292      1409      1229      1341      1457      2449      2343      2589      2115      2439      2044 
dram[2]:      1409      1004      1362      1694      1156      1503      1330      1414      1651      1457      2269      2594      2391      2454      2235      2451 
dram[3]:      1576      1457      1232      1251      1381      1192      1369      1237      1374      1280      2372      2604      2338      2306      2371      2412 
dram[4]:      1327      1419      1477      1294      1349      1163      1303      1303      1156      1505      2269      2122      2269      2216      2276      2213 
dram[5]:      1348      1450      1194      1334      1433      1314      1431      1265      1353      1310      2029      2287      2082      2281      2285      2282 
average row accesses per activate:
dram[0]:  1.169207  1.157233  1.158363  1.161642  1.164428  1.160597  1.178993  1.174428  1.162164  1.156141  1.166410  1.171525  1.177178  1.172631  1.180182  1.176157 
dram[1]:  1.153372  1.153501  1.160977  1.158786  1.159873  1.161640  1.173411  1.175269  1.156691  1.159552  1.165234  1.167963  1.172018  1.170764  1.171488  1.178928 
dram[2]:  1.153154  1.161836  1.154996  1.165264  1.162233  1.190285  1.167667  1.185595  1.151113  1.157296  1.159839  1.167778  1.174737  1.183961  1.169014  1.187087 
dram[3]:  1.150823  1.153900  1.159626  1.161995  1.158381  1.167215  1.168698  1.179905  1.149315  1.156452  1.166616  1.167222  1.170056  1.170635  1.175418  1.182126 
dram[4]:  1.159954  1.158616  1.161084  1.159821  1.162489  1.164059  1.179280  1.174396  1.150932  1.153505  1.188802  1.167706  1.169685  1.171614  1.179341  1.185043 
dram[5]:  1.154164  1.158512  1.160240  1.160495  1.156808  1.162627  1.167637  1.179247  1.155478  1.156783  1.163577  1.164181  1.172407  1.170876  1.171296  1.188871 
average row locality = 8770819/7517563 = 1.166710
average row locality_1 = 6513770/5704049 = 1.141955
average row locality_2 = 2257049/1813514 = 1.244572
average row locality_3 = 0/0 = -nan
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:     61625     58179     56771     55725     59284     56466     59964     57944     60159     56324     58455     57570     60400     58123     61240     59491 
dram[1]:     58322     55979     56685     55122     56560     56015     58027     57565     58153     57245     56531     56304     58338     57558     58986     59035 
dram[2]:     58625     60650     55502     58252     57812     62991     57531     60706     57517     58561     56957     58843     59435     61881     58142     61912 
dram[3]:     55768     57466     56735     56481     55751     58296     57139     59203     56264     57220     57614     56783     57965     57617     59652     59842 
dram[4]:     59929     58074     58281     56137     58577     58277     60518     57594     58065     56966     62825     57566     59098     58192     61427     60942 
dram[5]:     57689     57313     56969     56445     56521     57253     57306     58692     58001     56976     57409     55902     58819     57248     58663     60917 
total reads: 5583849
bank skew: 62991/55122 = 1.14
chip skew: 945317/916425 = 1.03
number of total write accesses:
dram[0]:     34347     31223     30536     29579     33897     31462     35736     33883     36798     33048     35322     34473     35954     33599     34992     33249 
dram[1]:     31152     29080     30444     29009     31370     30993     33873     33470     34875     33948     33481     33202     33874     33106     32907     32840 
dram[2]:     31306     33389     29397     31866     32619     37596     33484     36476     34229     35217     33899     35737     34961     37318     32065     35606 
dram[3]:     28876     30461     30579     30162     30670     33197     32998     34977     33003     33957     34491     33595     33513     33044     33474     33637 
dram[4]:     32836     31056     31840     29962     33342     33148     36295     33498     34724     33742     39753     34408     34618     33686     35141     34627 
dram[5]:     30810     30252     30737     30245     31351     32203     33180     34544     34621     33695     34303     32708     34319     32736     32472     34668 
total reads: 3187041
bank skew: 39753/28876 = 1.38
chip skew: 545165/517624 = 1.05
average mf latency per bank:
dram[0]:        919       863       880       824       806       759       778       732       770       731       837       792       901       857       940       885
dram[1]:        809       835       774       797       718       729       684       699       679       695       740       750       793       807       823       842
dram[2]:        882      1062       851      1001       786      1222       746       899       737       875       804       939       873      1032       909      1066
dram[3]:        833       815       784       788       726       740       684       683       679       681       732       746       804       810       839       845
dram[4]:        976       896       918       853       853       786       817       751       806       739       894       806       942       881       973       912
dram[5]:        816       837       784       802       718       752       692       723       692       719       751       768       808       831       838       863
maximum mf latency per bank:
dram[0]:       6828      7390      8333      8687      9657      8108      9111      7325      8176      7270      9704      6918      6968      9588      7463      7336
dram[1]:       8119      8128      9964      8577      6931      7684      7041      6978      7672      7854      6870      7643      9590      8143      8657      7401
dram[2]:       9026      9295      9822      8402      8259      7978     10057      7705      7023      7973      8006      8313      6147      7989      6687      6902
dram[3]:       8510      7093      9237      7380      8890      8869      6476      6832      9572      7980      7767      8139      8207      5709      6859      6970
dram[4]:       7601      6808      8275      9716      9430      8955      6504      7246      9143      7664      7111      8463      8075      7473      8658      8139
dram[5]:       7154      7930      8894     10390      9480      7413      8553      7037      7574      7115      8399      9796      8874      9022      5832      6743
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9385478 n_nop=3913871 n_act=1263436 n_pre=1263423 n_req=952153 n_req_1=517826 n_req_2=434327 n_req_3=0 n_rd=1875428 n_write=1069320 bw_util=0.4043 bw_util_1=0.2207 bw_util_2=0.1836 bw_util_3=0 blp=10.460501 blp_1= 3.671855 blp_2= 3.008337 blp_3= -nan
 n_activity=9369962 dram_eff=0.405 dram_eff_1=0.2211 dram_eff_2=0.1839 dram_eff_3=0
bk0: 123250a 3537999i bk1: 116358a 3760275i bk2: 113540a 3778121i bk3: 111448a 3803724i bk4: 118568a 3152200i bk5: 112932a 3396806i bk6: 119928a 2793451i bk7: 115886a 2907084i bk8: 120318a 3314416i bk9: 112648a 3631601i bk10: 116910a 3261511i bk11: 115138a 3241593i bk12: 120796a 2897197i bk13: 116246a 3101931i bk14: 122480a 2781278i bk15: 118982a 2909108i 
bw_dist = 0.221	0.184	0.000	0.594	0.002
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=14.6762
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9385478 n_nop=4062566 n_act=1230882 n_pre=1230868 n_req=930624 n_req_1=497550 n_req_2=433074 n_req_3=0 n_rd=1832816 n_write=1028346 bw_util=0.3951 bw_util_1=0.212 bw_util_2=0.1831 bw_util_3=0 blp=10.034719 blp_1= 3.570551 blp_2= 2.975557 blp_3= -nan
 n_activity=9338621 dram_eff=0.3971 dram_eff_1=0.2131 dram_eff_2=0.184 dram_eff_3=0
bk0: 116642a 3982543i bk1: 111956a 4131864i bk2: 113368a 3903550i bk3: 110238a 3989968i bk4: 113120a 3618710i bk5: 112030a 3592641i bk6: 116050a 3159815i bk7: 115126a 3113393i bk8: 116306a 3652904i bk9: 114490a 3618254i bk10: 113060a 3598161i bk11: 112604a 3525848i bk12: 116676a 3287316i bk13: 115116a 3298267i bk14: 117966a 3186637i bk15: 118068a 3114470i 
bw_dist = 0.212	0.183	0.000	0.600	0.005
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=13.4632
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9385478 n_nop=3860453 n_act=1275496 n_pre=1275484 n_req=959786 n_req_1=524913 n_req_2=434873 n_req_3=0 n_rd=1890595 n_write=1083450 bw_util=0.4076 bw_util_1=0.2237 bw_util_2=0.1839 bw_util_3=0 blp=10.608472 blp_1= 3.704517 blp_2= 3.020987 blp_3= -nan
 n_activity=9376551 dram_eff=0.408 dram_eff_1=0.2239 dram_eff_2=0.1841 dram_eff_3=0
bk0: 117250a 3844693i bk1: 121300a 3461340i bk2: 111003a 3892894i bk3: 116504a 3471503i bk4: 115624a 3299187i bk5: 125978a 2554680i bk6: 115052a 3019584i bk7: 121412a 2531813i bk8: 115032a 3609618i bk9: 117120a 3343229i bk10: 113912a 3415900i bk11: 117678a 3056851i bk12: 118868a 3000705i bk13: 123756a 2580217i bk14: 116282a 3120361i bk15: 123824a 2558697i 
bw_dist = 0.224	0.184	0.000	0.591	0.001
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=15.1055
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9385478 n_nop=4038821 n_act=1236358 n_pre=1236345 n_req=933969 n_req_1=500551 n_req_2=433418 n_req_3=0 n_rd=1839570 n_write=1034384 bw_util=0.3966 bw_util_1=0.2133 bw_util_2=0.1833 bw_util_3=0 blp=10.112650 blp_1= 3.591048 blp_2= 2.979684 blp_3= -nan
 n_activity=9344711 dram_eff=0.3983 dram_eff_1=0.2143 dram_eff_2=0.1841 dram_eff_3=0
bk0: 111534a 4271707i bk1: 114932a 3950852i bk2: 113470a 3871523i bk3: 112962a 3815159i bk4: 111502a 3684131i bk5: 116586a 3254866i bk6: 114278a 3234877i bk7: 118406a 2895449i bk8: 112524a 3847691i bk9: 114440a 3599047i bk10: 115224a 3444694i bk11: 113566a 3453544i bk12: 115926a 3308186i bk13: 115234a 3267154i bk14: 119304a 3070860i bk15: 119682a 2979454i 
bw_dist = 0.213	0.183	0.000	0.599	0.004
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=13.6663
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9385478 n_nop=3879375 n_act=1271387 n_pre=1271377 n_req=956969 n_req_1=522405 n_req_2=434564 n_req_3=0 n_rd=1884911 n_write=1078428 bw_util=0.4064 bw_util_1=0.2226 bw_util_2=0.1837 bw_util_3=0 blp=10.560647 blp_1= 3.699807 blp_2= 3.015866 blp_3= -nan
 n_activity=9374225 dram_eff=0.4069 dram_eff_1=0.2229 dram_eff_2=0.184 dram_eff_3=0
bk0: 119858a 3680315i bk1: 116148a 3754009i bk2: 116562a 3592357i bk3: 112272a 3740640i bk4: 117153a 3207988i bk5: 116550a 3113209i bk6: 121036a 2665362i bk7: 115188a 2941997i bk8: 116124a 3561833i bk9: 113930a 3542793i bk10: 125648a 2696559i bk11: 115128a 3223875i bk12: 118192a 3047714i bk13: 116384a 3073179i bk14: 122854a 2725130i bk15: 121884a 2694865i 
bw_dist = 0.223	0.184	0.000	0.592	0.001
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=14.96
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9385478 n_nop=4022491 n_act=1239980 n_pre=1239965 n_req=936297 n_req_1=502791 n_req_2=433506 n_req_3=0 n_rd=1844222 n_write=1038820 bw_util=0.3976 bw_util_1=0.2143 bw_util_2=0.1833 bw_util_3=0 blp=10.156733 blp_1= 3.602055 blp_2= 2.981158 blp_3= -nan
 n_activity=9349353 dram_eff=0.3991 dram_eff_1=0.2151 dram_eff_2=0.184 dram_eff_3=0
bk0: 115378a 4012951i bk1: 114626a 3951770i bk2: 113936a 3815962i bk3: 112886a 3769432i bk4: 113040a 3559785i bk5: 114504a 3374393i bk6: 114612a 3198382i bk7: 117384a 2932929i bk8: 116002a 3656601i bk9: 113952a 3630373i bk10: 114818a 3450876i bk11: 111800a 3551103i bk12: 117632a 3211732i bk13: 114494a 3314056i bk14: 117326a 3210403i bk15: 121832a 2828158i 
bw_dist = 0.214	0.183	0.000	0.599	0.004
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=13.8087

========= L2 cache stats =========
L2_cache_bank[0]: Access = 721139, Miss = 477911, Miss_rate = 0.663, Pending_hits = 9007, Reservation_fails = 344601
L2_cache_bank[1]: Access = 695393, Miss = 459830, Miss_rate = 0.661, Pending_hits = 8055, Reservation_fails = 269719
L2_cache_bank[2]: Access = 707665, Miss = 461620, Miss_rate = 0.652, Pending_hits = 7597, Reservation_fails = 247454
L2_cache_bank[3]: Access = 697203, Miss = 454837, Miss_rate = 0.652, Pending_hits = 7250, Reservation_fails = 239652
L2_cache_bank[4]: Access = 699455, Miss = 461535, Miss_rate = 0.660, Pending_hits = 8119, Reservation_fails = 193339
L2_cache_bank[5]: Access = 745762, Miss = 483807, Miss_rate = 0.649, Pending_hits = 9519, Reservation_fails = 394940
L2_cache_bank[6]: Access = 699653, Miss = 456900, Miss_rate = 0.653, Pending_hits = 7298, Reservation_fails = 198392
L2_cache_bank[7]: Access = 714291, Miss = 462921, Miss_rate = 0.648, Pending_hits = 7825, Reservation_fails = 248950
L2_cache_bank[8]: Access = 719520, Miss = 478733, Miss_rate = 0.665, Pending_hits = 9257, Reservation_fails = 334932
L2_cache_bank[9]: Access = 708291, Miss = 463759, Miss_rate = 0.655, Pending_hits = 8530, Reservation_fails = 275033
L2_cache_bank[10]: Access = 704734, Miss = 461387, Miss_rate = 0.655, Pending_hits = 7799, Reservation_fails = 215600
L2_cache_bank[11]: Access = 712206, Miss = 460752, Miss_rate = 0.647, Pending_hits = 8071, Reservation_fails = 259587
Cache L2_bank_000:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 721139, Miss = 477911 (0.663), PendingHit = 9007 (0.0125)
Cache L2_bank_001:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 695393, Miss = 459830 (0.661), PendingHit = 8055 (0.0116)
Cache L2_bank_002:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 707665, Miss = 461620 (0.652), PendingHit = 7597 (0.0107)
Cache L2_bank_003:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 697203, Miss = 454837 (0.652), PendingHit = 7250 (0.0104)
Cache L2_bank_004:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 699455, Miss = 461535 (0.66), PendingHit = 8119 (0.0116)
Cache L2_bank_005:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 745762, Miss = 483807 (0.649), PendingHit = 9519 (0.0128)
Cache L2_bank_006:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 699653, Miss = 456900 (0.653), PendingHit = 7298 (0.0104)
Cache L2_bank_007:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 714291, Miss = 462921 (0.648), PendingHit = 7825 (0.011)
Cache L2_bank_008:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 719520, Miss = 478733 (0.665), PendingHit = 9257 (0.0129)
Cache L2_bank_009:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 708291, Miss = 463759 (0.655), PendingHit = 8530 (0.012)
Cache L2_bank_010:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 704734, Miss = 461387 (0.655), PendingHit = 7799 (0.0111)
Cache L2_bank_011:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 712206, Miss = 460752 (0.647), PendingHit = 8071 (0.0113)
L2 Cache Total Miss Rate = 0.655
Stream 1: L2 Cache Miss Rate = 0.746
Stream 2: L2 Cache Miss Rate = 0.551
Stream 1: Accesses  = 4536109
Stream 1: Misses  = 3385206
Stream 2: Accesses  = 3989203
Stream 2: Misses  = 2198786
Stream 1+2: Accesses  = 8525312
Stream 1+2: Misses  = 5583992
Total Accesses  = 8525312
MPKI-CORES
CORE_L2MPKI_0	77.473
CORE_L2MPKI_1	78.813
CORE_L2MPKI_2	77.170
CORE_L2MPKI_3	77.712
CORE_L2MPKI_4	78.096
CORE_L2MPKI_5	79.206
CORE_L2MPKI_6	78.744
CORE_L2MPKI_7	79.233
CORE_L2MPKI_8	78.397
CORE_L2MPKI_9	79.702
CORE_L2MPKI_10	78.332
CORE_L2MPKI_11	79.685
CORE_L2MPKI_12	79.437
CORE_L2MPKI_13	80.201
CORE_L2MPKI_14	79.398
CORE_L2MPKI_15	80.276
CORE_L2MPKI_16	77.910
CORE_L2MPKI_17	79.008
CORE_L2MPKI_18	77.011
CORE_L2MPKI_19	79.492
CORE_L2MPKI_20	11.479
CORE_L2MPKI_21	9.709
CORE_L2MPKI_22	10.671
CORE_L2MPKI_23	11.182
CORE_L2MPKI_24	10.506
CORE_L2MPKI_25	6.076
CORE_L2MPKI_26	5.911
CORE_L2MPKI_27	5.869
CORE_L2MPKI_28	5.911
CORE_L2MPKI_29	5.778
CORE_L2MPKI_30	2.810
CORE_L2MPKI_31	2.762
CORE_L2MPKI_32	2.697
CORE_L2MPKI_33	2.752
CORE_L2MPKI_34	2.802
CORE_L2MPKI_35	2.737
CORE_L2MPKI_36	2.985
CORE_L2MPKI_37	2.728
CORE_L2MPKI_38	2.831
CORE_L2MPKI_39	2.696
CORE_L2MPKI_40	2.856
CORE_L2MPKI_41	2.764
CORE_L2MPKI_42	2.790
CORE_L2MPKI_43	2.854
CORE_L2MPKI_44	2.872
CORE_L2MPKI_45	2.699
CORE_L2MPKI_46	2.830
CORE_L2MPKI_47	2.720
CORE_L2MPKI_48	2.903
CORE_L2MPKI_49	2.681
CORE_L2MPKI_50	2.838
CORE_L2MPKI_51	2.748
CORE_L2MPKI_52	2.793
CORE_L2MPKI_53	2.756
CORE_L2MPKI_54	2.804
CORE_L2MPKI_55	2.703
CORE_L2MPKI_56	2.737
CORE_L2MPKI_57	2.725
CORE_L2MPKI_58	2.792
CORE_L2MPKI_59	2.935
Avg_MPKI_Stream1= 55.280
Avg_MPKI_Stream2= 2.787
MISSES-CORES
CORE_MISSES_0	116567
CORE_MISSES_1	120084
CORE_MISSES_2	114851
CORE_MISSES_3	122588
CORE_MISSES_4	113151
CORE_MISSES_5	123425
CORE_MISSES_6	119492
CORE_MISSES_7	123533
CORE_MISSES_8	118155
CORE_MISSES_9	126241
CORE_MISSES_10	120396
CORE_MISSES_11	123478
CORE_MISSES_12	119511
CORE_MISSES_13	126943
CORE_MISSES_14	126382
CORE_MISSES_15	129351
CORE_MISSES_16	119607
CORE_MISSES_17	122489
CORE_MISSES_18	120509
CORE_MISSES_19	127007
CORE_MISSES_20	96485
CORE_MISSES_21	102534
CORE_MISSES_22	94922
CORE_MISSES_23	107447
CORE_MISSES_24	96831
CORE_MISSES_25	93206
CORE_MISSES_26	90989
CORE_MISSES_27	90768
CORE_MISSES_28	87843
CORE_MISSES_29	90421
CORE_MISSES_30	72954
CORE_MISSES_31	72979
CORE_MISSES_32	71679
CORE_MISSES_33	74790
CORE_MISSES_34	72918
CORE_MISSES_35	75525
CORE_MISSES_36	71652
CORE_MISSES_37	74608
CORE_MISSES_38	72547
CORE_MISSES_39	75384
CORE_MISSES_40	71036
CORE_MISSES_41	76139
CORE_MISSES_42	73754
CORE_MISSES_43	74623
CORE_MISSES_44	72595
CORE_MISSES_45	73667
CORE_MISSES_46	71881
CORE_MISSES_47	76256
CORE_MISSES_48	71020
CORE_MISSES_49	74337
CORE_MISSES_50	72769
CORE_MISSES_51	73951
CORE_MISSES_52	69818
CORE_MISSES_53	73143
CORE_MISSES_54	71755
CORE_MISSES_55	77125
CORE_MISSES_56	71729
CORE_MISSES_57	74646
CORE_MISSES_58	70844
CORE_MISSES_59	72662
L2_MISSES = 5583992
L2_total_cache_accesses = 8525312
L2_total_cache_misses = 5583992
L2_total_cache_miss_rate = 0.6550
L2_total_cache_pending_hits = 98327
L2_total_cache_reservation_fails = 3222199
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 858627
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 26819
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 5059704
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 2846066
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 4523
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 597
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1261
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 9744
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 1925376
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 62742
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 444213
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 292916
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 47191
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 7603
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 78346
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 42421
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 7276
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 566
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 468
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 31052
L2_cache_data_port_util = 0.246
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=30259114
icnt_total_pkts_simt_to_mem=12847830
statistics from finished app 2
-------------------------------------------------
gpu_ipc_1 =       4.8416
gpu_ipc_2 =     127.9925
gpu_tot_sim_cycle_stream_1 = 7110210
gpu_tot_sim_cycle_stream_2 = 7107589
gpu_sim_insn_1 = 34425088
gpu_sim_insn_2 = 909718176
gpu_sim_cycle = 7110211
gpu_sim_insn = 944143264
gpu_ipc =     132.7870
gpu_tot_sim_cycle = 7110211
gpu_tot_sim_insn = 944143264
gpu_tot_ipc =     132.7870
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 28422923
gpu_stall_icnt2sh    = 9816554
gpu_total_sim_rate=120135

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 15564116
	L1I_total_cache_misses = 52638
	L1I_total_cache_miss_rate = 0.0034
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 156, Miss = 156, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 549
	L1D_cache_core[1]: Access = 158, Miss = 158, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 747
	L1D_cache_core[2]: Access = 156, Miss = 156, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 687
	L1D_cache_core[3]: Access = 166, Miss = 166, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 394
	L1D_cache_core[4]: Access = 152, Miss = 152, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 638
	L1D_cache_core[5]: Access = 164, Miss = 164, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 678
	L1D_cache_core[6]: Access = 158, Miss = 158, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 719
	L1D_cache_core[7]: Access = 164, Miss = 164, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 787
	L1D_cache_core[8]: Access = 158, Miss = 158, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 730
	L1D_cache_core[9]: Access = 164, Miss = 164, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 799
	L1D_cache_core[10]: Access = 160, Miss = 160, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 887
	L1D_cache_core[11]: Access = 160, Miss = 160, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 732
	L1D_cache_core[12]: Access = 156, Miss = 156, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 762
	L1D_cache_core[13]: Access = 164, Miss = 164, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 855
	L1D_cache_core[14]: Access = 166, Miss = 166, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 882
	L1D_cache_core[15]: Access = 170, Miss = 170, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 711
	L1D_cache_core[16]: Access = 160, Miss = 160, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 912
	L1D_cache_core[17]: Access = 160, Miss = 160, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 798
	L1D_cache_core[18]: Access = 168, Miss = 168, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 818
	L1D_cache_core[19]: Access = 164, Miss = 164, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1000
	L1D_cache_core[20]: Access = 17533, Miss = 17533, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 47973
	L1D_cache_core[21]: Access = 22585, Miss = 22585, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 17334
	L1D_cache_core[22]: Access = 18648, Miss = 18648, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 39156
	L1D_cache_core[23]: Access = 20186, Miss = 20186, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 41031
	L1D_cache_core[24]: Access = 19458, Miss = 19458, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 34780
	L1D_cache_core[25]: Access = 34489, Miss = 34489, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 60816
	L1D_cache_core[26]: Access = 34727, Miss = 34727, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 58861
	L1D_cache_core[27]: Access = 34836, Miss = 34836, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 55398
	L1D_cache_core[28]: Access = 33517, Miss = 33517, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 70810
	L1D_cache_core[29]: Access = 35267, Miss = 35267, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 46965
	L1D_cache_core[30]: Access = 61057, Miss = 61057, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 117737
	L1D_cache_core[31]: Access = 62096, Miss = 62096, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 128475
	L1D_cache_core[32]: Access = 62287, Miss = 62287, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 111294
	L1D_cache_core[33]: Access = 63702, Miss = 63702, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 101788
	L1D_cache_core[34]: Access = 61249, Miss = 61249, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 125495
	L1D_cache_core[35]: Access = 64722, Miss = 64722, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 92257
	L1D_cache_core[36]: Access = 56629, Miss = 56629, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 164151
	L1D_cache_core[37]: Access = 64219, Miss = 64219, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 98043
	L1D_cache_core[38]: Access = 60237, Miss = 60237, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 115968
	L1D_cache_core[39]: Access = 65612, Miss = 65612, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 91735
	L1D_cache_core[40]: Access = 58490, Miss = 58490, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 141029
	L1D_cache_core[41]: Access = 64731, Miss = 64731, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 109262
	L1D_cache_core[42]: Access = 62114, Miss = 62114, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 105250
	L1D_cache_core[43]: Access = 61515, Miss = 61515, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 143392
	L1D_cache_core[44]: Access = 59444, Miss = 59444, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 110841
	L1D_cache_core[45]: Access = 64136, Miss = 64136, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 94842
	L1D_cache_core[46]: Access = 59779, Miss = 59779, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 127916
	L1D_cache_core[47]: Access = 65861, Miss = 65861, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 73030
	L1D_cache_core[48]: Access = 57682, Miss = 57682, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 141083
	L1D_cache_core[49]: Access = 65014, Miss = 65014, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 85603
	L1D_cache_core[50]: Access = 60314, Miss = 60314, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 147348
	L1D_cache_core[51]: Access = 63211, Miss = 63211, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 100082
	L1D_cache_core[52]: Access = 58698, Miss = 58698, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 136197
	L1D_cache_core[53]: Access = 62424, Miss = 62424, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 108689
	L1D_cache_core[54]: Access = 60076, Miss = 60076, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 123081
	L1D_cache_core[55]: Access = 67023, Miss = 67023, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 65076
	L1D_cache_core[56]: Access = 61704, Miss = 61704, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 115568
	L1D_cache_core[57]: Access = 64397, Miss = 64397, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 108876
	L1D_cache_core[58]: Access = 59619, Miss = 59619, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 131828
	L1D_cache_core[59]: Access = 58190, Miss = 58190, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 133245
	L1D_total_cache_accesses = 2130702
	L1D_total_cache_misses = 2130702
	L1D_total_cache_miss_rate = 1.0000
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 3937390
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.005
L1C_cache:
	L1C_total_cache_accesses = 1338251
	L1C_total_cache_misses = 9561
	L1C_total_cache_miss_rate = 0.0071
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 100227
L1T_cache:
	L1T_total_cache_accesses = 6477300
	L1T_total_cache_misses = 2432331
	L1T_total_cache_miss_rate = 0.3755
	L1T_total_cache_pending_hits = 4044969
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1997562
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 3702652
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 1328690
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 9561
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 100227
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 4044969
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 2432331
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 133140
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 234738
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 15511478
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 52638
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
1893, 1713, 1893, 1699, 1893, 1528, 1893, 1585, 1893, 1452, 1893, 1338, 1893, 1271, 1893, 1262, 1262, 1262, 1262, 1262, 1262, 1262, 1262, 1262, 1262, 1262, 1262, 1262, 1262, 1262, 1262, 1253, 
shader 0 total_cycles, active_cycles, idle cycles = 7110211, 23587, 7086623 
shader 1 total_cycles, active_cycles, idle cycles = 7110211, 23886, 7086325 
shader 2 total_cycles, active_cycles, idle cycles = 7110211, 23331, 7086879 
shader 3 total_cycles, active_cycles, idle cycles = 7110211, 24731, 7085480 
shader 4 total_cycles, active_cycles, idle cycles = 7110211, 22713, 7087497 
shader 5 total_cycles, active_cycles, idle cycles = 7110211, 24429, 7085781 
shader 6 total_cycles, active_cycles, idle cycles = 7110211, 23788, 7086422 
shader 7 total_cycles, active_cycles, idle cycles = 7110211, 24441, 7085769 
shader 8 total_cycles, active_cycles, idle cycles = 7110211, 23627, 7086583 
shader 9 total_cycles, active_cycles, idle cycles = 7110211, 24830, 7085380 
shader 10 total_cycles, active_cycles, idle cycles = 7110211, 24095, 7086115 
shader 11 total_cycles, active_cycles, idle cycles = 7110211, 24291, 7085919 
shader 12 total_cycles, active_cycles, idle cycles = 7110211, 23585, 7086625 
shader 13 total_cycles, active_cycles, idle cycles = 7110211, 24813, 7085397 
shader 14 total_cycles, active_cycles, idle cycles = 7110211, 24954, 7085257 
shader 15 total_cycles, active_cycles, idle cycles = 7110211, 25260, 7084951 
shader 16 total_cycles, active_cycles, idle cycles = 7110211, 24067, 7086143 
shader 17 total_cycles, active_cycles, idle cycles = 7110211, 24304, 7085907 
shader 18 total_cycles, active_cycles, idle cycles = 7110211, 24533, 7085678 
shader 19 total_cycles, active_cycles, idle cycles = 7110211, 25046, 7085164 
shader 20 total_cycles, active_cycles, idle cycles = 7088851, 132691, 6956160 
shader 21 total_cycles, active_cycles, idle cycles = 7096985, 166658, 6930326 
shader 22 total_cycles, active_cycles, idle cycles = 7097421, 140435, 6956986 
shader 23 total_cycles, active_cycles, idle cycles = 7093998, 151615, 6942382 
shader 24 total_cycles, active_cycles, idle cycles = 7097013, 145510, 6951503 
shader 25 total_cycles, active_cycles, idle cycles = 7095711, 242171, 6853540 
shader 26 total_cycles, active_cycles, idle cycles = 7094651, 243015, 6851636 
shader 27 total_cycles, active_cycles, idle cycles = 7085582, 244172, 6841409 
shader 28 total_cycles, active_cycles, idle cycles = 7091838, 234654, 6857183 
shader 29 total_cycles, active_cycles, idle cycles = 7090631, 247099, 6843531 
shader 30 total_cycles, active_cycles, idle cycles = 7103555, 410131, 6693423 
shader 31 total_cycles, active_cycles, idle cycles = 7096227, 417257, 6678970 
shader 32 total_cycles, active_cycles, idle cycles = 7104813, 419726, 6685086 
shader 33 total_cycles, active_cycles, idle cycles = 7102249, 429212, 6673037 
shader 34 total_cycles, active_cycles, idle cycles = 7097948, 411061, 6686886 
shader 35 total_cycles, active_cycles, idle cycles = 7092818, 435830, 6656987 
shader 36 total_cycles, active_cycles, idle cycles = 7096113, 379213, 6716900 
shader 37 total_cycles, active_cycles, idle cycles = 7098171, 432031, 6666139 
shader 38 total_cycles, active_cycles, idle cycles = 7096194, 404750, 6691443 
shader 39 total_cycles, active_cycles, idle cycles = 7104316, 441497, 6662818 
shader 40 total_cycles, active_cycles, idle cycles = 7096635, 392827, 6703807 
shader 41 total_cycles, active_cycles, idle cycles = 7097115, 435040, 6662075 
shader 42 total_cycles, active_cycles, idle cycles = 7091180, 417516, 6673663 
shader 43 total_cycles, active_cycles, idle cycles = 7102010, 412876, 6689134 
shader 44 total_cycles, active_cycles, idle cycles = 7089937, 399194, 6690743 
shader 45 total_cycles, active_cycles, idle cycles = 7095402, 431105, 6664296 
shader 46 total_cycles, active_cycles, idle cycles = 7096414, 401172, 6695241 
shader 47 total_cycles, active_cycles, idle cycles = 7091059, 442623, 6648435 
shader 48 total_cycles, active_cycles, idle cycles = 7100427, 386470, 6713956 
shader 49 total_cycles, active_cycles, idle cycles = 7094466, 437900, 6656566 
shader 50 total_cycles, active_cycles, idle cycles = 7099754, 404964, 6694789 
shader 51 total_cycles, active_cycles, idle cycles = 7100954, 424912, 6676041 
shader 52 total_cycles, active_cycles, idle cycles = 7102405, 394863, 6707542 
shader 53 total_cycles, active_cycles, idle cycles = 7100994, 419051, 6681943 
shader 54 total_cycles, active_cycles, idle cycles = 7097239, 404226, 6693013 
shader 55 total_cycles, active_cycles, idle cycles = 7093100, 450580, 6642519 
shader 56 total_cycles, active_cycles, idle cycles = 7090988, 413933, 6677055 
shader 57 total_cycles, active_cycles, idle cycles = 7097555, 432609, 6664946 
shader 58 total_cycles, active_cycles, idle cycles = 7101749, 400757, 6700991 
shader 59 total_cycles, active_cycles, idle cycles = 7100400, 391045, 6709355 
warps_exctd_sm 0 = 2272 
warps_exctd_sm 1 = 2304 
warps_exctd_sm 2 = 2240 
warps_exctd_sm 3 = 2400 
warps_exctd_sm 4 = 2176 
warps_exctd_sm 5 = 2368 
warps_exctd_sm 6 = 2272 
warps_exctd_sm 7 = 2368 
warps_exctd_sm 8 = 2304 
warps_exctd_sm 9 = 2400 
warps_exctd_sm 10 = 2368 
warps_exctd_sm 11 = 2336 
warps_exctd_sm 12 = 2272 
warps_exctd_sm 13 = 2400 
warps_exctd_sm 14 = 2400 
warps_exctd_sm 15 = 2464 
warps_exctd_sm 16 = 2336 
warps_exctd_sm 17 = 2368 
warps_exctd_sm 18 = 2400 
warps_exctd_sm 19 = 2400 
warps_exctd_sm 20 = 18272 
warps_exctd_sm 21 = 21920 
warps_exctd_sm 22 = 19360 
warps_exctd_sm 23 = 19840 
warps_exctd_sm 24 = 20096 
warps_exctd_sm 25 = 32544 
warps_exctd_sm 26 = 32576 
warps_exctd_sm 27 = 32992 
warps_exctd_sm 28 = 32064 
warps_exctd_sm 29 = 33536 
warps_exctd_sm 30 = 56352 
warps_exctd_sm 31 = 56896 
warps_exctd_sm 32 = 57632 
warps_exctd_sm 33 = 58720 
warps_exctd_sm 34 = 56160 
warps_exctd_sm 35 = 59168 
warps_exctd_sm 36 = 52448 
warps_exctd_sm 37 = 59328 
warps_exctd_sm 38 = 56192 
warps_exctd_sm 39 = 59648 
warps_exctd_sm 40 = 54144 
warps_exctd_sm 41 = 59072 
warps_exctd_sm 42 = 56416 
warps_exctd_sm 43 = 56000 
warps_exctd_sm 44 = 54304 
warps_exctd_sm 45 = 58304 
warps_exctd_sm 46 = 55264 
warps_exctd_sm 47 = 59488 
warps_exctd_sm 48 = 53472 
warps_exctd_sm 49 = 59680 
warps_exctd_sm 50 = 55936 
warps_exctd_sm 51 = 57024 
warps_exctd_sm 52 = 54624 
warps_exctd_sm 53 = 56704 
warps_exctd_sm 54 = 55584 
warps_exctd_sm 55 = 60192 
warps_exctd_sm 56 = 56512 
warps_exctd_sm 57 = 58080 
warps_exctd_sm 58 = 54848 
warps_exctd_sm 59 = 53216 
gpgpu_n_tot_thrd_icount = 954025760
gpgpu_n_tot_w_icount = 29813305
gpgpu_n_stall_shd_mem = 227279909
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 5945584
gpgpu_n_mem_write_global = 133140
gpgpu_n_mem_texture = 2432331
gpgpu_n_mem_const = 6381
gpgpu_n_load_insn  = 67820704
gpgpu_n_store_insn = 1951680
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 30920640
gpgpu_n_const_mem_insn = 32872320
gpgpu_n_param_mem_insn = 9951712
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 100227
gpgpu_stall_shd_mem[c_mem][bk_conf] = 100227
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 185504506
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:300076974	W0_Idle:112575101	W0_Scoreboard:409672661	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:29813440
Warp Occupancy Distribution:
Stall:267066700	W0_Idle:99897391	W0_Scoreboard:54445030	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:4864681
Warp Occupancy Distribution:
Stall:33010274	W0_Idle:12677710	W0_Scoreboard:355227631	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:24948759
warp_utilization0: 0.034987
warp_utilization1: 0.011412
warp_utilization2: 0.058584
traffic_breakdown_coretomem[CONST_ACC_R] = 51048 {8:6381,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 15980496 {8:1997562,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 12357600 {40:47010,72:19320,136:66810,}
traffic_breakdown_coretomem[GLOBAL_ATOMIC] = 158598384 {40:3938010,72:4432,136:5580,}
traffic_breakdown_coretomem[INST_ACC_R] = 66480 {8:8310,}
traffic_breakdown_coretomem[TEXTURE_ACC_R] = 19458648 {8:2432331,}
traffic_breakdown_memtocore[CONST_ACC_R] = 459432 {72:6381,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 271667616 {136:1997556,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 1065120 {8:133140,}
traffic_breakdown_memtocore[GLOBAL_ATOMIC] = 158570984 {40:3937325,72:4432,136:5580,}
traffic_breakdown_memtocore[INST_ACC_R] = 1130160 {136:8310,}
traffic_breakdown_memtocore[TEXTURE_ACC_R] = 330797016 {136:2432331,}
maxmrqlatency = 1060 
maxdqlatency = 0 
maxmflatency = 10390 
averagemflatency = 844 
averagemflatency_1 = 861 
averagemflatency_2= 825 
averagemrqlatency_1 = 66 
averagemrqlatency_2 = 72 
max_icnt2mem_latency = 9574 
max_icnt2sh_latency = 7110210 
mrq_lat_table:2628698 	94426 	171816 	325334 	769459 	1309117 	1716664 	1367666 	375646 	11991 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	66242 	77582 	104339 	438500 	1531413 	3740388 	2371039 	183431 	3760 	50 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	667760 	379022 	809640 	653853 	981767 	1886094 	2203287 	881301 	60867 	1948 	27 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	4673933 	3311901 	382783 	14819 	168 	0 	0 	0 	0 	0 	0 	0 	180 	768 	3490 	4438 	8876 	15490 	35171 	64727 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1 	101 	13865 	252 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        32        32        32        32        32        32        32        32        32        32        12        16        16        17        15        14 
dram[1]:        24        32        32        32        32        32        32        30        32        24        15        13        17        18        11        14 
dram[2]:        32        24        32        32        32        32        32        30        32        19        18        13        15        18        15        18 
dram[3]:        32        20        28        30        32        30        32        28        30        22        17        15        14        17        13        11 
dram[4]:        32        32        32        32        32        32        32        28        28        28        17        17        11        15        12        12 
dram[5]:        32        24        32        32        32        32        32        26        28        22        15        18        15        14        21        14 
maximum service time to same row:
dram[0]:      1247      1423      1295      1338      1601      1581      1270      1489      1602      1458      2180      2291      2175      2301      2487      2177 
dram[1]:      1071      1451      1481      1400      1448      1292      1409      1229      1341      1457      2449      2343      2589      2115      2439      2044 
dram[2]:      1409      1004      1362      1694      1156      1503      1330      1414      1651      1457      2269      2594      2391      2454      2235      2451 
dram[3]:      1576      1457      1232      1251      1381      1192      1369      1237      1374      1280      2372      2604      2338      2306      2371      2412 
dram[4]:      1327      1419      1477      1294      1349      1163      1303      1303      1156      1505      2269      2122      2269      2216      2276      2213 
dram[5]:      1348      1450      1194      1334      1433      1314      1431      1265      1353      1310      2029      2287      2082      2281      2285      2282 
average row accesses per activate:
dram[0]:  1.169207  1.157233  1.158363  1.161642  1.164428  1.160597  1.178993  1.174428  1.162164  1.156141  1.166410  1.171525  1.177178  1.172631  1.180182  1.176157 
dram[1]:  1.153372  1.153501  1.160977  1.158786  1.159873  1.161640  1.173411  1.175269  1.156691  1.159552  1.165234  1.167963  1.172018  1.170764  1.171488  1.178928 
dram[2]:  1.153154  1.161836  1.154996  1.165264  1.162233  1.190285  1.167667  1.185595  1.151113  1.157296  1.159839  1.167778  1.174737  1.183961  1.169014  1.187087 
dram[3]:  1.150823  1.153900  1.159626  1.161995  1.158381  1.167215  1.168698  1.179905  1.149315  1.156452  1.166616  1.167222  1.170056  1.170635  1.175418  1.182126 
dram[4]:  1.159954  1.158616  1.161084  1.159821  1.162489  1.164059  1.179280  1.174396  1.150932  1.153505  1.188802  1.167706  1.169685  1.171614  1.179341  1.185043 
dram[5]:  1.154164  1.158512  1.160240  1.160495  1.156808  1.162627  1.167637  1.179247  1.155478  1.156783  1.163577  1.164181  1.172407  1.170876  1.171296  1.188871 
average row locality = 8770819/7517563 = 1.166710
average row locality_1 = 6513770/5704049 = 1.141955
average row locality_2 = 2257049/1813514 = 1.244572
average row locality_3 = 0/0 = -nan
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:     61625     58179     56771     55725     59284     56466     59964     57944     60159     56324     58455     57570     60400     58123     61240     59491 
dram[1]:     58322     55979     56685     55122     56560     56015     58027     57565     58153     57245     56531     56304     58338     57558     58986     59035 
dram[2]:     58625     60650     55502     58252     57812     62991     57531     60706     57517     58561     56957     58843     59435     61881     58142     61912 
dram[3]:     55768     57466     56735     56481     55751     58296     57139     59203     56264     57220     57614     56783     57965     57617     59652     59842 
dram[4]:     59929     58074     58281     56137     58577     58277     60518     57594     58065     56966     62825     57566     59098     58192     61427     60942 
dram[5]:     57689     57313     56969     56445     56521     57253     57306     58692     58001     56976     57409     55902     58819     57248     58663     60917 
total reads: 5583849
bank skew: 62991/55122 = 1.14
chip skew: 945317/916425 = 1.03
number of total write accesses:
dram[0]:     34347     31223     30536     29579     33897     31462     35736     33883     36798     33048     35322     34473     35954     33599     34992     33249 
dram[1]:     31152     29080     30444     29009     31370     30993     33873     33470     34875     33948     33481     33202     33874     33106     32907     32840 
dram[2]:     31306     33389     29397     31866     32619     37596     33484     36476     34229     35217     33899     35737     34961     37318     32065     35606 
dram[3]:     28876     30461     30579     30162     30670     33197     32998     34977     33003     33957     34491     33595     33513     33044     33474     33637 
dram[4]:     32836     31056     31840     29962     33342     33148     36295     33498     34724     33742     39753     34408     34618     33686     35141     34627 
dram[5]:     30810     30252     30737     30245     31351     32203     33180     34544     34621     33695     34303     32708     34319     32736     32472     34668 
total reads: 3187041
bank skew: 39753/28876 = 1.38
chip skew: 545165/517624 = 1.05
average mf latency per bank:
dram[0]:        919       863       880       824       806       759       778       732       770       731       837       792       901       857       940       885
dram[1]:        809       835       774       797       718       729       684       699       679       695       740       750       793       807       823       842
dram[2]:        882      1062       851      1001       786      1222       746       899       737       875       804       939       873      1032       909      1066
dram[3]:        833       815       784       788       726       740       684       683       679       681       732       746       804       810       839       845
dram[4]:        976       896       918       853       853       786       817       751       806       739       894       806       942       881       973       912
dram[5]:        816       837       784       802       718       752       692       723       692       719       751       768       808       831       838       863
maximum mf latency per bank:
dram[0]:       6828      7390      8333      8687      9657      8108      9111      7325      8176      7270      9704      6918      6968      9588      7463      7336
dram[1]:       8119      8128      9964      8577      6931      7684      7041      6978      7672      7854      6870      7643      9590      8143      8657      7401
dram[2]:       9026      9295      9822      8402      8259      7978     10057      7705      7023      7973      8006      8313      6147      7989      6687      6902
dram[3]:       8510      7093      9237      7380      8890      8869      6476      6832      9572      7980      7767      8139      8207      5709      6859      6970
dram[4]:       7601      6808      8275      9716      9430      8955      6504      7246      9143      7664      7111      8463      8075      7473      8658      8139
dram[5]:       7154      7930      8894     10390      9480      7413      8553      7037      7574      7115      8399      9796      8874      9022      5832      6743
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9385478 n_nop=3913871 n_act=1263436 n_pre=1263423 n_req=952153 n_req_1=517826 n_req_2=434327 n_req_3=0 n_rd=1875428 n_write=1069320 bw_util=0.4043 bw_util_1=0.2207 bw_util_2=0.1836 bw_util_3=0 blp=10.460501 blp_1= 3.671855 blp_2= 3.008337 blp_3= -nan
 n_activity=9369962 dram_eff=0.405 dram_eff_1=0.2211 dram_eff_2=0.1839 dram_eff_3=0
bk0: 123250a 3537999i bk1: 116358a 3760275i bk2: 113540a 3778121i bk3: 111448a 3803724i bk4: 118568a 3152200i bk5: 112932a 3396806i bk6: 119928a 2793451i bk7: 115886a 2907084i bk8: 120318a 3314416i bk9: 112648a 3631601i bk10: 116910a 3261511i bk11: 115138a 3241593i bk12: 120796a 2897197i bk13: 116246a 3101931i bk14: 122480a 2781278i bk15: 118982a 2909108i 
bw_dist = 0.221	0.184	0.000	0.594	0.002
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=14.6762
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9385478 n_nop=4062566 n_act=1230882 n_pre=1230868 n_req=930624 n_req_1=497550 n_req_2=433074 n_req_3=0 n_rd=1832816 n_write=1028346 bw_util=0.3951 bw_util_1=0.212 bw_util_2=0.1831 bw_util_3=0 blp=10.034719 blp_1= 3.570551 blp_2= 2.975557 blp_3= -nan
 n_activity=9338621 dram_eff=0.3971 dram_eff_1=0.2131 dram_eff_2=0.184 dram_eff_3=0
bk0: 116642a 3982543i bk1: 111956a 4131864i bk2: 113368a 3903550i bk3: 110238a 3989968i bk4: 113120a 3618710i bk5: 112030a 3592641i bk6: 116050a 3159815i bk7: 115126a 3113393i bk8: 116306a 3652904i bk9: 114490a 3618254i bk10: 113060a 3598161i bk11: 112604a 3525848i bk12: 116676a 3287316i bk13: 115116a 3298267i bk14: 117966a 3186637i bk15: 118068a 3114470i 
bw_dist = 0.212	0.183	0.000	0.600	0.005
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=13.4632
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9385478 n_nop=3860453 n_act=1275496 n_pre=1275484 n_req=959786 n_req_1=524913 n_req_2=434873 n_req_3=0 n_rd=1890595 n_write=1083450 bw_util=0.4076 bw_util_1=0.2237 bw_util_2=0.1839 bw_util_3=0 blp=10.608472 blp_1= 3.704517 blp_2= 3.020987 blp_3= -nan
 n_activity=9376551 dram_eff=0.408 dram_eff_1=0.2239 dram_eff_2=0.1841 dram_eff_3=0
bk0: 117250a 3844693i bk1: 121300a 3461340i bk2: 111003a 3892894i bk3: 116504a 3471503i bk4: 115624a 3299187i bk5: 125978a 2554680i bk6: 115052a 3019584i bk7: 121412a 2531813i bk8: 115032a 3609618i bk9: 117120a 3343229i bk10: 113912a 3415900i bk11: 117678a 3056851i bk12: 118868a 3000705i bk13: 123756a 2580217i bk14: 116282a 3120361i bk15: 123824a 2558697i 
bw_dist = 0.224	0.184	0.000	0.591	0.001
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=15.1055
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9385478 n_nop=4038821 n_act=1236358 n_pre=1236345 n_req=933969 n_req_1=500551 n_req_2=433418 n_req_3=0 n_rd=1839570 n_write=1034384 bw_util=0.3966 bw_util_1=0.2133 bw_util_2=0.1833 bw_util_3=0 blp=10.112650 blp_1= 3.591048 blp_2= 2.979684 blp_3= -nan
 n_activity=9344711 dram_eff=0.3983 dram_eff_1=0.2143 dram_eff_2=0.1841 dram_eff_3=0
bk0: 111534a 4271707i bk1: 114932a 3950852i bk2: 113470a 3871523i bk3: 112962a 3815159i bk4: 111502a 3684131i bk5: 116586a 3254866i bk6: 114278a 3234877i bk7: 118406a 2895449i bk8: 112524a 3847691i bk9: 114440a 3599047i bk10: 115224a 3444694i bk11: 113566a 3453544i bk12: 115926a 3308186i bk13: 115234a 3267154i bk14: 119304a 3070860i bk15: 119682a 2979454i 
bw_dist = 0.213	0.183	0.000	0.599	0.004
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=13.6663
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9385478 n_nop=3879375 n_act=1271387 n_pre=1271377 n_req=956969 n_req_1=522405 n_req_2=434564 n_req_3=0 n_rd=1884911 n_write=1078428 bw_util=0.4064 bw_util_1=0.2226 bw_util_2=0.1837 bw_util_3=0 blp=10.560647 blp_1= 3.699807 blp_2= 3.015866 blp_3= -nan
 n_activity=9374225 dram_eff=0.4069 dram_eff_1=0.2229 dram_eff_2=0.184 dram_eff_3=0
bk0: 119858a 3680315i bk1: 116148a 3754009i bk2: 116562a 3592357i bk3: 112272a 3740640i bk4: 117153a 3207988i bk5: 116550a 3113209i bk6: 121036a 2665362i bk7: 115188a 2941997i bk8: 116124a 3561833i bk9: 113930a 3542793i bk10: 125648a 2696559i bk11: 115128a 3223875i bk12: 118192a 3047714i bk13: 116384a 3073179i bk14: 122854a 2725130i bk15: 121884a 2694865i 
bw_dist = 0.223	0.184	0.000	0.592	0.001
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=14.96
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9385478 n_nop=4022491 n_act=1239980 n_pre=1239965 n_req=936297 n_req_1=502791 n_req_2=433506 n_req_3=0 n_rd=1844222 n_write=1038820 bw_util=0.3976 bw_util_1=0.2143 bw_util_2=0.1833 bw_util_3=0 blp=10.156733 blp_1= 3.602055 blp_2= 2.981158 blp_3= -nan
 n_activity=9349353 dram_eff=0.3991 dram_eff_1=0.2151 dram_eff_2=0.184 dram_eff_3=0
bk0: 115378a 4012951i bk1: 114626a 3951770i bk2: 113936a 3815962i bk3: 112886a 3769432i bk4: 113040a 3559785i bk5: 114504a 3374393i bk6: 114612a 3198382i bk7: 117384a 2932929i bk8: 116002a 3656601i bk9: 113952a 3630373i bk10: 114818a 3450876i bk11: 111800a 3551103i bk12: 117632a 3211732i bk13: 114494a 3314056i bk14: 117326a 3210403i bk15: 121832a 2828158i 
bw_dist = 0.214	0.183	0.000	0.599	0.004
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=13.8087

========= L2 cache stats =========
L2_cache_bank[0]: Access = 721139, Miss = 477911, Miss_rate = 0.663, Pending_hits = 9007, Reservation_fails = 344601
L2_cache_bank[1]: Access = 695393, Miss = 459830, Miss_rate = 0.661, Pending_hits = 8055, Reservation_fails = 269719
L2_cache_bank[2]: Access = 707665, Miss = 461620, Miss_rate = 0.652, Pending_hits = 7597, Reservation_fails = 247454
L2_cache_bank[3]: Access = 697203, Miss = 454837, Miss_rate = 0.652, Pending_hits = 7250, Reservation_fails = 239652
L2_cache_bank[4]: Access = 699455, Miss = 461535, Miss_rate = 0.660, Pending_hits = 8119, Reservation_fails = 193339
L2_cache_bank[5]: Access = 745762, Miss = 483807, Miss_rate = 0.649, Pending_hits = 9519, Reservation_fails = 394940
L2_cache_bank[6]: Access = 699653, Miss = 456900, Miss_rate = 0.653, Pending_hits = 7298, Reservation_fails = 198392
L2_cache_bank[7]: Access = 714291, Miss = 462921, Miss_rate = 0.648, Pending_hits = 7825, Reservation_fails = 248950
L2_cache_bank[8]: Access = 719520, Miss = 478733, Miss_rate = 0.665, Pending_hits = 9257, Reservation_fails = 334932
L2_cache_bank[9]: Access = 708291, Miss = 463759, Miss_rate = 0.655, Pending_hits = 8530, Reservation_fails = 275033
L2_cache_bank[10]: Access = 704734, Miss = 461387, Miss_rate = 0.655, Pending_hits = 7799, Reservation_fails = 215600
L2_cache_bank[11]: Access = 712206, Miss = 460752, Miss_rate = 0.647, Pending_hits = 8071, Reservation_fails = 259587
Cache L2_bank_000:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 721139, Miss = 477911 (0.663), PendingHit = 9007 (0.0125)
Cache L2_bank_001:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 695393, Miss = 459830 (0.661), PendingHit = 8055 (0.0116)
Cache L2_bank_002:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 707665, Miss = 461620 (0.652), PendingHit = 7597 (0.0107)
Cache L2_bank_003:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 697203, Miss = 454837 (0.652), PendingHit = 7250 (0.0104)
Cache L2_bank_004:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 699455, Miss = 461535 (0.66), PendingHit = 8119 (0.0116)
Cache L2_bank_005:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 745762, Miss = 483807 (0.649), PendingHit = 9519 (0.0128)
Cache L2_bank_006:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 699653, Miss = 456900 (0.653), PendingHit = 7298 (0.0104)
Cache L2_bank_007:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 714291, Miss = 462921 (0.648), PendingHit = 7825 (0.011)
Cache L2_bank_008:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 719520, Miss = 478733 (0.665), PendingHit = 9257 (0.0129)
Cache L2_bank_009:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 708291, Miss = 463759 (0.655), PendingHit = 8530 (0.012)
Cache L2_bank_010:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 704734, Miss = 461387 (0.655), PendingHit = 7799 (0.0111)
Cache L2_bank_011:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 712206, Miss = 460752 (0.647), PendingHit = 8071 (0.0113)
L2 Cache Total Miss Rate = 0.655
Stream 1: L2 Cache Miss Rate = 0.746
Stream 2: L2 Cache Miss Rate = 0.551
Stream 1: Accesses  = 4536109
Stream 1: Misses  = 3385206
Stream 2: Accesses  = 3989203
Stream 2: Misses  = 2198786
Stream 1+2: Accesses  = 8525312
Stream 1+2: Misses  = 5583992
Total Accesses  = 8525312
MPKI-CORES
CORE_L2MPKI_0	77.473
CORE_L2MPKI_1	78.813
CORE_L2MPKI_2	77.170
CORE_L2MPKI_3	77.712
CORE_L2MPKI_4	78.096
CORE_L2MPKI_5	79.206
CORE_L2MPKI_6	78.744
CORE_L2MPKI_7	79.233
CORE_L2MPKI_8	78.397
CORE_L2MPKI_9	79.702
CORE_L2MPKI_10	78.332
CORE_L2MPKI_11	79.685
CORE_L2MPKI_12	79.437
CORE_L2MPKI_13	80.201
CORE_L2MPKI_14	79.398
CORE_L2MPKI_15	80.276
CORE_L2MPKI_16	77.910
CORE_L2MPKI_17	79.008
CORE_L2MPKI_18	77.011
CORE_L2MPKI_19	79.492
CORE_L2MPKI_20	11.479
CORE_L2MPKI_21	9.709
CORE_L2MPKI_22	10.671
CORE_L2MPKI_23	11.182
CORE_L2MPKI_24	10.506
CORE_L2MPKI_25	6.076
CORE_L2MPKI_26	5.911
CORE_L2MPKI_27	5.869
CORE_L2MPKI_28	5.911
CORE_L2MPKI_29	5.778
CORE_L2MPKI_30	2.810
CORE_L2MPKI_31	2.762
CORE_L2MPKI_32	2.697
CORE_L2MPKI_33	2.752
CORE_L2MPKI_34	2.802
CORE_L2MPKI_35	2.737
CORE_L2MPKI_36	2.985
CORE_L2MPKI_37	2.728
CORE_L2MPKI_38	2.831
CORE_L2MPKI_39	2.696
CORE_L2MPKI_40	2.856
CORE_L2MPKI_41	2.764
CORE_L2MPKI_42	2.790
CORE_L2MPKI_43	2.854
CORE_L2MPKI_44	2.872
CORE_L2MPKI_45	2.699
CORE_L2MPKI_46	2.830
CORE_L2MPKI_47	2.720
CORE_L2MPKI_48	2.903
CORE_L2MPKI_49	2.681
CORE_L2MPKI_50	2.838
CORE_L2MPKI_51	2.748
CORE_L2MPKI_52	2.793
CORE_L2MPKI_53	2.756
CORE_L2MPKI_54	2.804
CORE_L2MPKI_55	2.703
CORE_L2MPKI_56	2.737
CORE_L2MPKI_57	2.725
CORE_L2MPKI_58	2.792
CORE_L2MPKI_59	2.935
Avg_MPKI_Stream1= 55.280
Avg_MPKI_Stream2= 2.787
MISSES-CORES
CORE_MISSES_0	116567
CORE_MISSES_1	120084
CORE_MISSES_2	114851
CORE_MISSES_3	122588
CORE_MISSES_4	113151
CORE_MISSES_5	123425
CORE_MISSES_6	119492
CORE_MISSES_7	123533
CORE_MISSES_8	118155
CORE_MISSES_9	126241
CORE_MISSES_10	120396
CORE_MISSES_11	123478
CORE_MISSES_12	119511
CORE_MISSES_13	126943
CORE_MISSES_14	126382
CORE_MISSES_15	129351
CORE_MISSES_16	119607
CORE_MISSES_17	122489
CORE_MISSES_18	120509
CORE_MISSES_19	127007
CORE_MISSES_20	96485
CORE_MISSES_21	102534
CORE_MISSES_22	94922
CORE_MISSES_23	107447
CORE_MISSES_24	96831
CORE_MISSES_25	93206
CORE_MISSES_26	90989
CORE_MISSES_27	90768
CORE_MISSES_28	87843
CORE_MISSES_29	90421
CORE_MISSES_30	72954
CORE_MISSES_31	72979
CORE_MISSES_32	71679
CORE_MISSES_33	74790
CORE_MISSES_34	72918
CORE_MISSES_35	75525
CORE_MISSES_36	71652
CORE_MISSES_37	74608
CORE_MISSES_38	72547
CORE_MISSES_39	75384
CORE_MISSES_40	71036
CORE_MISSES_41	76139
CORE_MISSES_42	73754
CORE_MISSES_43	74623
CORE_MISSES_44	72595
CORE_MISSES_45	73667
CORE_MISSES_46	71881
CORE_MISSES_47	76256
CORE_MISSES_48	71020
CORE_MISSES_49	74337
CORE_MISSES_50	72769
CORE_MISSES_51	73951
CORE_MISSES_52	69818
CORE_MISSES_53	73143
CORE_MISSES_54	71755
CORE_MISSES_55	77125
CORE_MISSES_56	71729
CORE_MISSES_57	74646
CORE_MISSES_58	70844
CORE_MISSES_59	72662
L2_MISSES = 5583992
L2_total_cache_accesses = 8525312
L2_total_cache_misses = 5583992
L2_total_cache_miss_rate = 0.6550
L2_total_cache_pending_hits = 98327
L2_total_cache_reservation_fails = 3222199
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 858627
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 26819
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 5059704
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 2846066
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 4523
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 597
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1261
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 9744
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 1925376
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 62742
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 444213
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 292916
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 47191
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 7603
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 78346
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 42421
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 7276
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 566
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 468
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 31052
L2_cache_data_port_util = 0.246
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=30259114
icnt_total_pkts_simt_to_mem=12847830
statistics from finished app 2
-------------------------------------------------
gpu_ipc_1 =       4.8436
gpu_ipc_2 =     128.7476
gpu_tot_sim_cycle_stream_1 = 7302866
gpu_tot_sim_cycle_stream_2 = 7300243
gpu_sim_insn_1 = 35372128
gpu_sim_insn_2 = 939888768
gpu_sim_cycle = 7302867
gpu_sim_insn = 975260896
gpu_ipc =     133.5449
gpu_tot_sim_cycle = 7302867
gpu_tot_sim_insn = 975260896
gpu_tot_ipc =     133.5449
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 29254997
gpu_stall_icnt2sh    = 10189761
gpu_total_sim_rate=121045

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 16077051
	L1I_total_cache_misses = 54391
	L1I_total_cache_miss_rate = 0.0034
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 160, Miss = 160, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 549
	L1D_cache_core[1]: Access = 166, Miss = 166, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 747
	L1D_cache_core[2]: Access = 160, Miss = 160, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 687
	L1D_cache_core[3]: Access = 168, Miss = 168, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 394
	L1D_cache_core[4]: Access = 152, Miss = 152, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 638
	L1D_cache_core[5]: Access = 168, Miss = 168, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 678
	L1D_cache_core[6]: Access = 160, Miss = 160, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 719
	L1D_cache_core[7]: Access = 166, Miss = 166, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 787
	L1D_cache_core[8]: Access = 160, Miss = 160, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 730
	L1D_cache_core[9]: Access = 168, Miss = 168, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 799
	L1D_cache_core[10]: Access = 160, Miss = 160, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 887
	L1D_cache_core[11]: Access = 160, Miss = 160, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 732
	L1D_cache_core[12]: Access = 160, Miss = 160, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 762
	L1D_cache_core[13]: Access = 166, Miss = 166, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 855
	L1D_cache_core[14]: Access = 168, Miss = 168, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 882
	L1D_cache_core[15]: Access = 172, Miss = 172, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 711
	L1D_cache_core[16]: Access = 160, Miss = 160, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 912
	L1D_cache_core[17]: Access = 160, Miss = 160, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 798
	L1D_cache_core[18]: Access = 168, Miss = 168, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 818
	L1D_cache_core[19]: Access = 168, Miss = 168, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1000
	L1D_cache_core[20]: Access = 19504, Miss = 19504, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 49807
	L1D_cache_core[21]: Access = 24388, Miss = 24388, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 21103
	L1D_cache_core[22]: Access = 20621, Miss = 20621, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 40122
	L1D_cache_core[23]: Access = 21997, Miss = 21997, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 45272
	L1D_cache_core[24]: Access = 21488, Miss = 21488, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 37288
	L1D_cache_core[25]: Access = 36492, Miss = 36492, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 61163
	L1D_cache_core[26]: Access = 36805, Miss = 36805, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 60893
	L1D_cache_core[27]: Access = 36858, Miss = 36858, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 59524
	L1D_cache_core[28]: Access = 35327, Miss = 35327, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 75275
	L1D_cache_core[29]: Access = 37266, Miss = 37266, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 48478
	L1D_cache_core[30]: Access = 62894, Miss = 62894, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 119941
	L1D_cache_core[31]: Access = 64111, Miss = 64111, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 129675
	L1D_cache_core[32]: Access = 64267, Miss = 64267, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 112267
	L1D_cache_core[33]: Access = 65752, Miss = 65752, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 101788
	L1D_cache_core[34]: Access = 63199, Miss = 63199, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 125495
	L1D_cache_core[35]: Access = 66942, Miss = 66942, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 93306
	L1D_cache_core[36]: Access = 58624, Miss = 58624, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 165249
	L1D_cache_core[37]: Access = 65303, Miss = 65303, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 112096
	L1D_cache_core[38]: Access = 62194, Miss = 62194, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 115968
	L1D_cache_core[39]: Access = 67589, Miss = 67589, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 93506
	L1D_cache_core[40]: Access = 59965, Miss = 59965, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 147810
	L1D_cache_core[41]: Access = 66279, Miss = 66279, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 114458
	L1D_cache_core[42]: Access = 63862, Miss = 63862, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 106873
	L1D_cache_core[43]: Access = 63150, Miss = 63150, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 146856
	L1D_cache_core[44]: Access = 61054, Miss = 61054, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 113411
	L1D_cache_core[45]: Access = 65687, Miss = 65687, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 98000
	L1D_cache_core[46]: Access = 61403, Miss = 61403, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 133113
	L1D_cache_core[47]: Access = 67491, Miss = 67491, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 76430
	L1D_cache_core[48]: Access = 59304, Miss = 59304, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 143158
	L1D_cache_core[49]: Access = 66634, Miss = 66634, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 87785
	L1D_cache_core[50]: Access = 62105, Miss = 62105, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 149780
	L1D_cache_core[51]: Access = 64857, Miss = 64857, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 106130
	L1D_cache_core[52]: Access = 60320, Miss = 60320, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 138760
	L1D_cache_core[53]: Access = 63704, Miss = 63704, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 112093
	L1D_cache_core[54]: Access = 61469, Miss = 61469, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 128756
	L1D_cache_core[55]: Access = 68843, Miss = 68843, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 68533
	L1D_cache_core[56]: Access = 62842, Miss = 62842, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 124505
	L1D_cache_core[57]: Access = 66171, Miss = 66171, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 113763
	L1D_cache_core[58]: Access = 61512, Miss = 61512, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 134697
	L1D_cache_core[59]: Access = 60094, Miss = 60094, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 135724
	L1D_total_cache_accesses = 2201637
	L1D_total_cache_misses = 2201637
	L1D_total_cache_miss_rate = 1.0000
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 4063936
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.005
L1C_cache:
	L1C_total_cache_accesses = 1382734
	L1C_total_cache_misses = 9629
	L1C_total_cache_miss_rate = 0.0070
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 100227
L1T_cache:
	L1T_total_cache_accesses = 6693210
	L1T_total_cache_misses = 2513052
	L1T_total_cache_miss_rate = 0.3755
	L1T_total_cache_pending_hits = 4180158
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 2064059
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 3821006
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 1373105
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 9629
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 100227
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 4180158
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 2513052
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 137578
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 242930
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 16022660
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 54391
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
1893, 1893, 1893, 1893, 1893, 1756, 1893, 1808, 1893, 1694, 1893, 1561, 1893, 1490, 1893, 1295, 1262, 1262, 1262, 1262, 1262, 1262, 1262, 1262, 1262, 1262, 1262, 1262, 1262, 1262, 1262, 1262, 
shader 0 total_cycles, active_cycles, idle cycles = 7302867, 24363, 7278504 
shader 1 total_cycles, active_cycles, idle cycles = 7302867, 24625, 7278242 
shader 2 total_cycles, active_cycles, idle cycles = 7302867, 24087, 7278779 
shader 3 total_cycles, active_cycles, idle cycles = 7302867, 25447, 7277419 
shader 4 total_cycles, active_cycles, idle cycles = 7302867, 23450, 7279417 
shader 5 total_cycles, active_cycles, idle cycles = 7302867, 25232, 7277634 
shader 6 total_cycles, active_cycles, idle cycles = 7302867, 24532, 7278335 
shader 7 total_cycles, active_cycles, idle cycles = 7302867, 25155, 7277711 
shader 8 total_cycles, active_cycles, idle cycles = 7302867, 24422, 7278444 
shader 9 total_cycles, active_cycles, idle cycles = 7302867, 25574, 7277293 
shader 10 total_cycles, active_cycles, idle cycles = 7302867, 24830, 7278037 
shader 11 total_cycles, active_cycles, idle cycles = 7302867, 25001, 7277866 
shader 12 total_cycles, active_cycles, idle cycles = 7302867, 24351, 7278515 
shader 13 total_cycles, active_cycles, idle cycles = 7302867, 25513, 7277353 
shader 14 total_cycles, active_cycles, idle cycles = 7302867, 25626, 7277241 
shader 15 total_cycles, active_cycles, idle cycles = 7302867, 26048, 7276818 
shader 16 total_cycles, active_cycles, idle cycles = 7302867, 24823, 7278043 
shader 17 total_cycles, active_cycles, idle cycles = 7302867, 25046, 7277821 
shader 18 total_cycles, active_cycles, idle cycles = 7302867, 25257, 7277610 
shader 19 total_cycles, active_cycles, idle cycles = 7302867, 25757, 7277110 
shader 20 total_cycles, active_cycles, idle cycles = 7278624, 146043, 7132581 
shader 21 total_cycles, active_cycles, idle cycles = 7287624, 178503, 7109120 
shader 22 total_cycles, active_cycles, idle cycles = 7287546, 153787, 7133759 
shader 23 total_cycles, active_cycles, idle cycles = 7280016, 163831, 7116184 
shader 24 total_cycles, active_cycles, idle cycles = 7283304, 159199, 7124104 
shader 25 total_cycles, active_cycles, idle cycles = 7284771, 255644, 7029126 
shader 26 total_cycles, active_cycles, idle cycles = 7283267, 256968, 7026299 
shader 27 total_cycles, active_cycles, idle cycles = 7274170, 257646, 7016524 
shader 28 total_cycles, active_cycles, idle cycles = 7279585, 246789, 7032795 
shader 29 total_cycles, active_cycles, idle cycles = 7280611, 260505, 7020105 
shader 30 total_cycles, active_cycles, idle cycles = 7294202, 422550, 6871651 
shader 31 total_cycles, active_cycles, idle cycles = 7284295, 430744, 6853551 
shader 32 total_cycles, active_cycles, idle cycles = 7294395, 433092, 6861303 
shader 33 total_cycles, active_cycles, idle cycles = 7291839, 443104, 6848734 
shader 34 total_cycles, active_cycles, idle cycles = 7287779, 424231, 6863548 
shader 35 total_cycles, active_cycles, idle cycles = 7282975, 450784, 6832191 
shader 36 total_cycles, active_cycles, idle cycles = 7288123, 392707, 6895416 
shader 37 total_cycles, active_cycles, idle cycles = 7287227, 439154, 6848073 
shader 38 total_cycles, active_cycles, idle cycles = 7286867, 417960, 6868906 
shader 39 total_cycles, active_cycles, idle cycles = 7295986, 454849, 6841136 
shader 40 total_cycles, active_cycles, idle cycles = 7288603, 402727, 6885875 
shader 41 total_cycles, active_cycles, idle cycles = 7287435, 445528, 6841907 
shader 42 total_cycles, active_cycles, idle cycles = 7282020, 429322, 6852698 
shader 43 total_cycles, active_cycles, idle cycles = 7287910, 423890, 6864019 
shader 44 total_cycles, active_cycles, idle cycles = 7280691, 409912, 6870779 
shader 45 total_cycles, active_cycles, idle cycles = 7286199, 441593, 6844605 
shader 46 total_cycles, active_cycles, idle cycles = 7282567, 412106, 6870461 
shader 47 total_cycles, active_cycles, idle cycles = 7281566, 453618, 6827948 
shader 48 total_cycles, active_cycles, idle cycles = 7289671, 397444, 6892226 
shader 49 total_cycles, active_cycles, idle cycles = 7281286, 448874, 6832412 
shader 50 total_cycles, active_cycles, idle cycles = 7291096, 417094, 6874001 
shader 51 total_cycles, active_cycles, idle cycles = 7289326, 435832, 6853493 
shader 52 total_cycles, active_cycles, idle cycles = 7289855, 405837, 6884018 
shader 53 total_cycles, active_cycles, idle cycles = 7292306, 427714, 6864591 
shader 54 total_cycles, active_cycles, idle cycles = 7284542, 413497, 6871045 
shader 55 total_cycles, active_cycles, idle cycles = 7285756, 462771, 6822984 
shader 56 total_cycles, active_cycles, idle cycles = 7279934, 421406, 6858527 
shader 57 total_cycles, active_cycles, idle cycles = 7287705, 444393, 6843312 
shader 58 total_cycles, active_cycles, idle cycles = 7292942, 413339, 6879603 
shader 59 total_cycles, active_cycles, idle cycles = 7290613, 403903, 6886709 
warps_exctd_sm 0 = 2368 
warps_exctd_sm 1 = 2400 
warps_exctd_sm 2 = 2304 
warps_exctd_sm 3 = 2464 
warps_exctd_sm 4 = 2272 
warps_exctd_sm 5 = 2432 
warps_exctd_sm 6 = 2368 
warps_exctd_sm 7 = 2432 
warps_exctd_sm 8 = 2368 
warps_exctd_sm 9 = 2496 
warps_exctd_sm 10 = 2464 
warps_exctd_sm 11 = 2464 
warps_exctd_sm 12 = 2368 
warps_exctd_sm 13 = 2464 
warps_exctd_sm 14 = 2464 
warps_exctd_sm 15 = 2496 
warps_exctd_sm 16 = 2432 
warps_exctd_sm 17 = 2464 
warps_exctd_sm 18 = 2432 
warps_exctd_sm 19 = 2528 
warps_exctd_sm 20 = 20064 
warps_exctd_sm 21 = 23488 
warps_exctd_sm 22 = 21152 
warps_exctd_sm 23 = 21376 
warps_exctd_sm 24 = 21888 
warps_exctd_sm 25 = 34336 
warps_exctd_sm 26 = 34400 
warps_exctd_sm 27 = 34784 
warps_exctd_sm 28 = 33600 
warps_exctd_sm 29 = 35328 
warps_exctd_sm 30 = 57952 
warps_exctd_sm 31 = 58688 
warps_exctd_sm 32 = 59424 
warps_exctd_sm 33 = 60576 
warps_exctd_sm 34 = 57920 
warps_exctd_sm 35 = 61184 
warps_exctd_sm 36 = 54272 
warps_exctd_sm 37 = 60352 
warps_exctd_sm 38 = 57952 
warps_exctd_sm 39 = 61440 
warps_exctd_sm 40 = 55584 
warps_exctd_sm 41 = 60608 
warps_exctd_sm 42 = 58112 
warps_exctd_sm 43 = 57536 
warps_exctd_sm 44 = 55904 
warps_exctd_sm 45 = 59840 
warps_exctd_sm 46 = 56800 
warps_exctd_sm 47 = 61056 
warps_exctd_sm 48 = 55008 
warps_exctd_sm 49 = 61216 
warps_exctd_sm 50 = 57696 
warps_exctd_sm 51 = 58560 
warps_exctd_sm 52 = 56160 
warps_exctd_sm 53 = 57984 
warps_exctd_sm 54 = 56864 
warps_exctd_sm 55 = 61984 
warps_exctd_sm 56 = 57536 
warps_exctd_sm 57 = 59616 
warps_exctd_sm 58 = 56512 
warps_exctd_sm 59 = 54912 
gpgpu_n_tot_thrd_icount = 985471168
gpgpu_n_tot_w_icount = 30795974
gpgpu_n_stall_shd_mem = 232514515
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 6110547
gpgpu_n_mem_write_global = 137578
gpgpu_n_mem_texture = 2513052
gpgpu_n_mem_const = 6433
gpgpu_n_load_insn  = 70046432
gpgpu_n_store_insn = 2016736
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 31951328
gpgpu_n_const_mem_insn = 33968064
gpgpu_n_param_mem_insn = 10279424
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 100227
gpgpu_stall_shd_mem[c_mem][bk_conf] = 100227
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 189483269
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:303988090	W0_Idle:117557795	W0_Scoreboard:422663166	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:30796087
Warp Occupancy Distribution:
Stall:270084951	W0_Idle:104641605	W0_Scoreboard:57871037	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:5156123
Warp Occupancy Distribution:
Stall:33903139	W0_Idle:12916190	W0_Scoreboard:364792129	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:25639964
warp_utilization0: 0.035195
warp_utilization1: 0.011779
warp_utilization2: 0.058639
traffic_breakdown_coretomem[CONST_ACC_R] = 51464 {8:6433,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 16512472 {8:2064059,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 12769520 {40:48577,72:19964,136:69037,}
traffic_breakdown_coretomem[GLOBAL_ATOMIC] = 162537664 {40:4036468,72:4434,136:5586,}
traffic_breakdown_coretomem[INST_ACC_R] = 68640 {8:8580,}
traffic_breakdown_coretomem[TEXTURE_ACC_R] = 20104416 {8:2513052,}
traffic_breakdown_memtocore[CONST_ACC_R] = 463176 {72:6433,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 280712024 {136:2064059,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 1100624 {8:137578,}
traffic_breakdown_memtocore[GLOBAL_ATOMIC] = 162515504 {40:4035914,72:4434,136:5586,}
traffic_breakdown_memtocore[INST_ACC_R] = 1166880 {136:8580,}
traffic_breakdown_memtocore[TEXTURE_ACC_R] = 341775072 {136:2513052,}
maxmrqlatency = 1060 
maxdqlatency = 0 
maxmflatency = 10390 
averagemflatency = 843 
averagemflatency_1 = 859 
averagemflatency_2= 824 
averagemrqlatency_1 = 66 
averagemrqlatency_2 = 72 
max_icnt2mem_latency = 9574 
max_icnt2sh_latency = 7302866 
mrq_lat_table:2700877 	96935 	176538 	334437 	790915 	1344446 	1762909 	1404996 	386061 	12339 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	68251 	80187 	108025 	452606 	1580071 	3854385 	2432834 	186801 	3845 	51 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	689958 	389837 	832121 	673956 	1014060 	1944651 	2264876 	902548 	61978 	2001 	28 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	4791450 	3428478 	394299 	15083 	168 	0 	0 	0 	0 	0 	0 	0 	180 	768 	3490 	4438 	8876 	15490 	35171 	69165 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1 	109 	14242 	252 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        32        32        32        32        32        32        32        32        32        32        12        16        16        17        15        14 
dram[1]:        24        32        32        32        32        32        32        30        32        24        15        13        17        18        11        14 
dram[2]:        32        24        32        32        32        32        32        30        32        19        18        13        15        18        15        18 
dram[3]:        32        20        28        30        32        30        32        28        30        22        17        15        14        17        13        11 
dram[4]:        32        32        32        32        32        32        32        28        28        28        17        17        11        15        12        12 
dram[5]:        32        24        32        32        32        32        32        26        28        22        15        18        15        14        21        14 
maximum service time to same row:
dram[0]:      1247      1423      1295      1338      1601      1581      1270      1489      1602      1458      2180      2291      2175      2301      2487      2177 
dram[1]:      1071      1451      1481      1400      1448      1292      1409      1229      1341      1457      2449      2343      2589      2115      2439      2044 
dram[2]:      1409      1004      1362      1694      1156      1503      1330      1414      1651      1457      2269      2594      2391      2454      2235      2451 
dram[3]:      1576      1457      1232      1251      1381      1192      1369      1237      1374      1280      2372      2604      2338      2306      2371      2412 
dram[4]:      1327      1419      1477      1294      1349      1163      1303      1303      1156      1505      2269      2122      2269      2216      2276      2213 
dram[5]:      1348      1450      1194      1334      1433      1314      1431      1265      1353      1310      2029      2287      2082      2281      2285      2282 
average row accesses per activate:
dram[0]:  1.168862  1.157645  1.158871  1.161950  1.164462  1.160650  1.179640  1.175134  1.162948  1.157325  1.166374  1.171896  1.176737  1.171982  1.179023  1.176389 
dram[1]:  1.153569  1.154347  1.161263  1.159155  1.160024  1.161651  1.174000  1.176102  1.157612  1.160219  1.165622  1.168279  1.171587  1.170177  1.171181  1.178733 
dram[2]:  1.153202  1.162587  1.155443  1.165419  1.161951  1.189940  1.169410  1.185924  1.152309  1.157872  1.160117  1.168282  1.174960  1.183906  1.169164  1.186145 
dram[3]:  1.151829  1.153944  1.160100  1.162570  1.158355  1.167480  1.169176  1.180698  1.150286  1.157179  1.166847  1.167792  1.169600  1.170430  1.174995  1.181737 
dram[4]:  1.159744  1.159281  1.161472  1.160388  1.162496  1.163788  1.179902  1.174967  1.152475  1.154355  1.188508  1.168207  1.169237  1.171291  1.178727  1.184133 
dram[5]:  1.154939  1.158666  1.160716  1.160543  1.157015  1.162928  1.168176  1.179476  1.156964  1.158033  1.163821  1.164788  1.171841  1.170412  1.171108  1.188086 
average row locality = 9010455/7721398 = 1.166946
average row locality_1 = 6691668/5859557 = 1.142009
average row locality_2 = 2318787/1861841 = 1.245427
average row locality_3 = 0/0 = -nan
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:     63113     59664     58385     57220     60857     58072     61757     59680     61887     58009     60239     59309     62208     59848     62937     61228 
dram[1]:     59820     57444     58134     56616     58127     57624     59768     59238     59955     58987     58269     58017     60103     59297     60679     60712 
dram[2]:     60112     62153     56968     59769     59348     64538     59325     62394     59271     60344     58680     60636     61188     63656     59919     63587 
dram[3]:     57307     58971     58223     58005     57288     59911     58820     60980     58005     59016     59366     58481     59695     59356     61361     61585 
dram[4]:     61499     59614     59766     57665     60136     59822     62243     59357     59803     58645     64567     59356     60848     59953     63106     62652 
dram[5]:     59242     58751     58425     57909     58097     58808     59043     60364     59765     58720     59093     57665     60538     58947     60325     62555 
total reads: 5742740
bank skew: 64567/56616 = 1.14
chip skew: 971888/942790 = 1.03
number of total write accesses:
dram[0]:     35138     32018     31482     30391     34765     32331     36692     34782     37675     33895     36201     35333     36808     34379     35792     34083 
dram[1]:     31966     29850     31231     29828     32211     31851     34766     34315     35827     34826     34316     34020     34696     33918     33704     33635 
dram[2]:     32098     34215     30199     32714     33430     38419     34443     37328     35125     36140     34721     36620     35792     38142     32953     36392 
dram[3]:     29716     31279     31382     31013     31486     34063     33843     35927     33886     34882     35342     34412     34330     33840     34294     34476 
dram[4]:     33717     31902     32643     30805     34168     33963     37198     34425     35592     34586     40592     35296     35434     34522     35947     35438 
dram[5]:     31670     31012     31534     31036     32193     33012     34091     35387     35538     34572     35096     33576     35105     33499     33229     35392 
total reads: 3267797
bank skew: 40592/29716 = 1.37
chip skew: 558731/530960 = 1.05
average mf latency per bank:
dram[0]:        918       859       879       821       813       762       789       739       785       742       849       800       911       859       943       883
dram[1]:        804       829       770       792       718       730       687       703       687       703       746       756       795       808       819       838
dram[2]:        875      1052       846       992       785      1212       749       898       745       880       810       942       875      1030       902      1058
dram[3]:        826       810       780       784       725       740       687       688       685       690       736       753       806       812       835       842
dram[4]:        966       888       911       846       852       784       818       752       810       745       896       810       940       879       966       905
dram[5]:        809       830       779       797       718       752       695       725       697       727       755       774       808       832       835       859
maximum mf latency per bank:
dram[0]:       6828      7390      8333      8687      9657      8108      9111      7325      8176      7270      9704      6918      6968      9588      7463      7336
dram[1]:       8119      8128      9964      8577      6931      9161      7041      6978      7672      7854      6870      7643      9590      8143      8657      7401
dram[2]:       9026      9295      9822      8402      8259      7978     10057      7705      7023      7973      8006      8313      7557      7989      6687      6902
dram[3]:       8510      7093      9237      7380      8890      8869      6476      6832      9572      7980      7767      8139      8207      5709      6859      6970
dram[4]:       7601      6808      8275      9716      9430      8955      6504      7246      9143      7664      7111      8463      8075      7473      8658      8139
dram[5]:       7154      7930      8894     10390      9480      7413      8553      7037      7574      7115      8399      9796      8874      9022      5832      6743
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9639784 n_nop=4018992 n_act=1297798 n_pre=1297787 n_req=979309 n_req_1=530751 n_req_2=448558 n_req_3=0 n_rd=1928793 n_write=1096414 bw_util=0.4049 bw_util_1=0.2202 bw_util_2=0.1847 bw_util_3=0 blp=10.462291 blp_1= 3.663750 blp_2= 3.019998 blp_3= -nan
 n_activity=9624018 dram_eff=0.4055 dram_eff_1=0.2206 dram_eff_2=0.185 dram_eff_3=0
bk0: 126224a 3647499i bk1: 119328a 3867461i bk2: 116770a 3869548i bk3: 114440a 3903466i bk4: 121714a 3241881i bk5: 116144a 3483062i bk6: 123512a 2857711i bk7: 119360a 2977394i bk8: 123772a 3410043i bk9: 116012a 3727479i bk10: 120475a 3347685i bk11: 118612a 3327790i bk12: 124408a 2970783i bk13: 119692a 3185018i bk14: 125874a 2863040i bk15: 122456a 2985224i 
bw_dist = 0.220	0.185	0.000	0.593	0.002
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=14.6853
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9639784 n_nop=4170048 n_act=1264691 n_pre=1264677 n_req=957458 n_req_1=510129 n_req_2=447329 n_req_3=0 n_rd=1885560 n_write=1054808 bw_util=0.3958 bw_util_1=0.2117 bw_util_2=0.1841 bw_util_3=0 blp=10.038009 blp_1= 3.564314 blp_2= 2.986417 blp_3= -nan
 n_activity=9592647 dram_eff=0.3978 dram_eff_1=0.2127 dram_eff_2=0.185 dram_eff_3=0
bk0: 119638a 4093043i bk1: 114886a 4244020i bk2: 116268a 4014379i bk3: 113230a 4093962i bk4: 116252a 3715521i bk5: 115248a 3679792i bk6: 119534a 3238460i bk7: 118476a 3194223i bk8: 119910a 3740893i bk9: 117972a 3709319i bk10: 116538a 3691325i bk11: 116032a 3620220i bk12: 120206a 3373851i bk13: 118592a 3383392i bk14: 121354a 3272130i bk15: 121424a 3202147i 
bw_dist = 0.212	0.184	0.000	0.599	0.005
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=13.4775
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9639784 n_nop=3966646 n_act=1309527 n_pre=1309513 n_req=986833 n_req_1=537690 n_req_2=449143 n_req_3=0 n_rd=1943747 n_write=1110351 bw_util=0.408 bw_util_1=0.2231 bw_util_2=0.1849 bw_util_3=0 blp=10.601669 blp_1= 3.695941 blp_2= 3.029917 blp_3= -nan
 n_activity=9630422 dram_eff=0.4084 dram_eff_1=0.2233 dram_eff_2=0.1851 dram_eff_3=0
bk0: 120224a 3954816i bk1: 124306a 3569267i bk2: 113929a 4000220i bk3: 119538a 3569766i bk4: 118690a 3396619i bk5: 129076a 2647665i bk6: 118650a 3088698i bk7: 124788a 2614211i bk8: 118542a 3704111i bk9: 120682a 3428600i bk10: 117360a 3509488i bk11: 121270a 3138093i bk12: 122376a 3084986i bk13: 127310a 2661937i bk14: 119834a 3194628i bk15: 127172a 2641223i 
bw_dist = 0.223	0.185	0.000	0.591	0.001
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=15.0958
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9639784 n_nop=4144899 n_act=1270472 n_pre=1270457 n_req=961005 n_req_1=513355 n_req_2=447650 n_req_3=0 n_rd=1892712 n_write=1061244 bw_util=0.3973 bw_util_1=0.213 bw_util_2=0.1843 bw_util_3=0 blp=10.119110 blp_1= 3.584978 blp_2= 2.989688 blp_3= -nan
 n_activity=9598889 dram_eff=0.399 dram_eff_1=0.2139 dram_eff_2=0.1851 dram_eff_3=0
bk0: 114614a 4378099i bk1: 117942a 4055319i bk2: 116444a 3975052i bk3: 116010a 3909686i bk4: 114576a 3781084i bk5: 119822a 3343915i bk6: 117640a 3317635i bk7: 121958a 2964558i bk8: 116002a 3942587i bk9: 118032a 3685139i bk10: 118728a 3534509i bk11: 116960a 3544751i bk12: 119388a 3393041i bk13: 118706a 3353719i bk14: 122720a 3153404i bk15: 123170a 3054832i 
bw_dist = 0.213	0.184	0.000	0.598	0.004
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=13.691
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9639784 n_nop=3985361 n_act=1305550 n_pre=1305538 n_req=984004 n_req_1=535206 n_req_2=448798 n_req_3=0 n_rd=1938033 n_write=1105302 bw_util=0.4068 bw_util_1=0.2221 bw_util_2=0.1847 bw_util_3=0 blp=10.554926 blp_1= 3.690907 blp_2= 3.025793 blp_3= -nan
 n_activity=9628296 dram_eff=0.4073 dram_eff_1=0.2223 dram_eff_2=0.185 dram_eff_3=0
bk0: 122996a 3779825i bk1: 119228a 3857280i bk2: 119530a 3696214i bk3: 115325a 3838029i bk4: 120270a 3302042i bk5: 119642a 3207272i bk6: 124486a 2741202i bk7: 118714a 3011352i bk8: 119606a 3659530i bk9: 117288a 3640258i bk10: 129132a 2786674i bk11: 118705a 3308372i bk12: 121696a 3132633i bk13: 119904a 3155577i bk14: 126209a 2810961i bk15: 125302a 2777508i 
bw_dist = 0.222	0.185	0.000	0.592	0.001
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=14.9439
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9639784 n_nop=4131885 n_act=1273339 n_pre=1273328 n_req=962898 n_req_1=515158 n_req_2=447740 n_req_3=0 n_rd=1896454 n_write=1064778 bw_util=0.3981 bw_util_1=0.2138 bw_util_2=0.1843 bw_util_3=0 blp=10.151339 blp_1= 3.592607 blp_2= 2.989860 blp_3= -nan
 n_activity=9603141 dram_eff=0.3996 dram_eff_1=0.2146 dram_eff_2=0.185 dram_eff_3=0
bk0: 118482a 4123983i bk1: 117502a 4069346i bk2: 116850a 3925699i bk3: 115817a 3876525i bk4: 116194a 3654016i bk5: 117612a 3471393i bk6: 118084a 3276281i bk7: 120726a 3015889i bk8: 119519a 3752099i bk9: 117436a 3720838i bk10: 118182a 3551024i bk11: 115328a 3639105i bk12: 121074a 3304097i bk13: 117890a 3407578i bk14: 120650a 3304031i bk15: 125108a 2924139i 
bw_dist = 0.214	0.184	0.000	0.598	0.004
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=13.8081

========= L2 cache stats =========
L2_cache_bank[0]: Access = 742177, Miss = 491398, Miss_rate = 0.662, Pending_hits = 9273, Reservation_fails = 352775
L2_cache_bank[1]: Access = 716025, Miss = 473046, Miss_rate = 0.661, Pending_hits = 8302, Reservation_fails = 273284
L2_cache_bank[2]: Access = 728746, Miss = 474860, Miss_rate = 0.652, Pending_hits = 7804, Reservation_fails = 254557
L2_cache_bank[3]: Access = 718073, Miss = 467937, Miss_rate = 0.652, Pending_hits = 7510, Reservation_fails = 248842
L2_cache_bank[4]: Access = 720103, Miss = 474812, Miss_rate = 0.659, Pending_hits = 8364, Reservation_fails = 204562
L2_cache_bank[5]: Access = 766627, Miss = 497082, Miss_rate = 0.648, Pending_hits = 9752, Reservation_fails = 408029
L2_cache_bank[6]: Access = 720372, Miss = 470081, Miss_rate = 0.653, Pending_hits = 7517, Reservation_fails = 203208
L2_cache_bank[7]: Access = 735510, Miss = 476321, Miss_rate = 0.648, Pending_hits = 8084, Reservation_fails = 257658
L2_cache_bank[8]: Access = 740558, Miss = 491979, Miss_rate = 0.664, Pending_hits = 9527, Reservation_fails = 346129
L2_cache_bank[9]: Access = 728943, Miss = 477076, Miss_rate = 0.654, Pending_hits = 8757, Reservation_fails = 284106
L2_cache_bank[10]: Access = 725788, Miss = 474536, Miss_rate = 0.654, Pending_hits = 8013, Reservation_fails = 225625
L2_cache_bank[11]: Access = 732950, Miss = 473725, Miss_rate = 0.646, Pending_hits = 8308, Reservation_fails = 270293
Cache L2_bank_000:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 742177, Miss = 491398 (0.662), PendingHit = 9273 (0.0125)
Cache L2_bank_001:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 716025, Miss = 473046 (0.661), PendingHit = 8302 (0.0116)
Cache L2_bank_002:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 728746, Miss = 474860 (0.652), PendingHit = 7804 (0.0107)
Cache L2_bank_003:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 718073, Miss = 467937 (0.652), PendingHit = 7510 (0.0105)
Cache L2_bank_004:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 720103, Miss = 474812 (0.659), PendingHit = 8364 (0.0116)
Cache L2_bank_005:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 766627, Miss = 497082 (0.648), PendingHit = 9752 (0.0127)
Cache L2_bank_006:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 720372, Miss = 470081 (0.653), PendingHit = 7517 (0.0104)
Cache L2_bank_007:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 735510, Miss = 476321 (0.648), PendingHit = 8084 (0.011)
Cache L2_bank_008:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 740558, Miss = 491979 (0.664), PendingHit = 9527 (0.0129)
Cache L2_bank_009:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 728943, Miss = 477076 (0.654), PendingHit = 8757 (0.012)
Cache L2_bank_010:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 725788, Miss = 474536 (0.654), PendingHit = 8013 (0.011)
Cache L2_bank_011:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 732950, Miss = 473725 (0.646), PendingHit = 8308 (0.0113)
L2 Cache Total Miss Rate = 0.654
Stream 1: L2 Cache Miss Rate = 0.746
Stream 2: L2 Cache Miss Rate = 0.551
Stream 1: Accesses  = 4671901
Stream 1: Misses  = 3483558
Stream 2: Accesses  = 4103971
Stream 2: Misses  = 2259295
Stream 1+2: Accesses  = 8775872
Stream 1+2: Misses  = 5742853
Total Accesses  = 8775872
MPKI-CORES
CORE_L2MPKI_0	77.619
CORE_L2MPKI_1	78.902
CORE_L2MPKI_2	77.259
CORE_L2MPKI_3	77.935
CORE_L2MPKI_4	78.269
CORE_L2MPKI_5	79.264
CORE_L2MPKI_6	78.870
CORE_L2MPKI_7	79.426
CORE_L2MPKI_8	78.455
CORE_L2MPKI_9	79.784
CORE_L2MPKI_10	78.251
CORE_L2MPKI_11	79.442
CORE_L2MPKI_12	79.496
CORE_L2MPKI_13	80.373
CORE_L2MPKI_14	79.425
CORE_L2MPKI_15	80.260
CORE_L2MPKI_16	77.841
CORE_L2MPKI_17	78.628
CORE_L2MPKI_18	77.262
CORE_L2MPKI_19	79.571
CORE_L2MPKI_20	10.673
CORE_L2MPKI_21	9.252
CORE_L2MPKI_22	9.981
CORE_L2MPKI_23	10.547
CORE_L2MPKI_24	9.828
CORE_L2MPKI_25	5.896
CORE_L2MPKI_26	5.733
CORE_L2MPKI_27	5.698
CORE_L2MPKI_28	5.752
CORE_L2MPKI_29	5.617
CORE_L2MPKI_30	2.804
CORE_L2MPKI_31	2.757
CORE_L2MPKI_32	2.694
CORE_L2MPKI_33	2.747
CORE_L2MPKI_34	2.795
CORE_L2MPKI_35	2.736
CORE_L2MPKI_36	2.973
CORE_L2MPKI_37	2.754
CORE_L2MPKI_38	2.825
CORE_L2MPKI_39	2.694
CORE_L2MPKI_40	2.861
CORE_L2MPKI_41	2.763
CORE_L2MPKI_42	2.782
CORE_L2MPKI_43	2.847
CORE_L2MPKI_44	2.874
CORE_L2MPKI_45	2.703
CORE_L2MPKI_46	2.824
CORE_L2MPKI_47	2.720
CORE_L2MPKI_48	2.894
CORE_L2MPKI_49	2.683
CORE_L2MPKI_50	2.834
CORE_L2MPKI_51	2.746
CORE_L2MPKI_52	2.785
CORE_L2MPKI_53	2.776
CORE_L2MPKI_54	2.815
CORE_L2MPKI_55	2.698
CORE_L2MPKI_56	2.761
CORE_L2MPKI_57	2.724
CORE_L2MPKI_58	2.786
CORE_L2MPKI_59	2.925
Avg_MPKI_Stream1= 55.177
Avg_MPKI_Stream2= 2.786
MISSES-CORES
CORE_MISSES_0	120628
CORE_MISSES_1	123941
CORE_MISSES_2	118709
CORE_MISSES_3	126509
CORE_MISSES_4	117086
CORE_MISSES_5	127581
CORE_MISSES_6	123423
CORE_MISSES_7	127450
CORE_MISSES_8	122227
CORE_MISSES_9	130157
CORE_MISSES_10	123949
CORE_MISSES_11	126706
CORE_MISSES_12	123487
CORE_MISSES_13	130812
CORE_MISSES_14	129837
CORE_MISSES_15	133363
CORE_MISSES_16	123267
CORE_MISSES_17	125633
CORE_MISSES_18	124477
CORE_MISSES_19	130741
CORE_MISSES_20	98739
CORE_MISSES_21	104655
CORE_MISSES_22	97225
CORE_MISSES_23	109514
CORE_MISSES_24	99101
CORE_MISSES_25	95472
CORE_MISSES_26	93315
CORE_MISSES_27	92979
CORE_MISSES_28	89903
CORE_MISSES_29	92672
CORE_MISSES_30	75025
CORE_MISSES_31	75195
CORE_MISSES_32	73872
CORE_MISSES_33	77070
CORE_MISSES_34	75067
CORE_MISSES_35	78089
CORE_MISSES_36	73905
CORE_MISSES_37	76578
CORE_MISSES_38	74738
CORE_MISSES_39	77584
CORE_MISSES_40	72935
CORE_MISSES_41	77945
CORE_MISSES_42	75645
CORE_MISSES_43	76407
CORE_MISSES_44	74596
CORE_MISSES_45	75579
CORE_MISSES_46	73692
CORE_MISSES_47	78123
CORE_MISSES_48	72827
CORE_MISSES_49	76268
CORE_MISSES_50	74821
CORE_MISSES_51	75779
CORE_MISSES_52	71550
CORE_MISSES_53	75191
CORE_MISSES_54	73689
CORE_MISSES_55	79068
CORE_MISSES_56	73668
CORE_MISSES_57	76661
CORE_MISSES_58	72922
CORE_MISSES_59	74806
L2_MISSES = 5742853
L2_total_cache_accesses = 8775872
L2_total_cache_misses = 5742853
L2_total_cache_miss_rate = 0.6544
L2_total_cache_pending_hits = 101211
L2_total_cache_reservation_fails = 3329068
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 880713
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 27138
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 5202378
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 2938778
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 4557
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 603
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1273
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 9799
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 1990216
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 65017
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 457819
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 304178
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 48811
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 7867
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 80900
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 44277
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 7511
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 586
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 483
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 32036
L2_cache_data_port_util = 0.246
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=31198392
icnt_total_pkts_simt_to_mem=13208523
statistics from finished app 2
-------------------------------------------------
gpu_ipc_1 =       4.8436
gpu_ipc_2 =     128.7476
gpu_tot_sim_cycle_stream_1 = 7302866
gpu_tot_sim_cycle_stream_2 = 7300243
gpu_sim_insn_1 = 35372128
gpu_sim_insn_2 = 939888768
gpu_sim_cycle = 7302867
gpu_sim_insn = 975260896
gpu_ipc =     133.5449
gpu_tot_sim_cycle = 7302867
gpu_tot_sim_insn = 975260896
gpu_tot_ipc =     133.5449
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 29254997
gpu_stall_icnt2sh    = 10189761
gpu_total_sim_rate=121045

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 16077051
	L1I_total_cache_misses = 54391
	L1I_total_cache_miss_rate = 0.0034
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 160, Miss = 160, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 549
	L1D_cache_core[1]: Access = 166, Miss = 166, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 747
	L1D_cache_core[2]: Access = 160, Miss = 160, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 687
	L1D_cache_core[3]: Access = 168, Miss = 168, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 394
	L1D_cache_core[4]: Access = 152, Miss = 152, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 638
	L1D_cache_core[5]: Access = 168, Miss = 168, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 678
	L1D_cache_core[6]: Access = 160, Miss = 160, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 719
	L1D_cache_core[7]: Access = 166, Miss = 166, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 787
	L1D_cache_core[8]: Access = 160, Miss = 160, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 730
	L1D_cache_core[9]: Access = 168, Miss = 168, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 799
	L1D_cache_core[10]: Access = 160, Miss = 160, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 887
	L1D_cache_core[11]: Access = 160, Miss = 160, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 732
	L1D_cache_core[12]: Access = 160, Miss = 160, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 762
	L1D_cache_core[13]: Access = 166, Miss = 166, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 855
	L1D_cache_core[14]: Access = 168, Miss = 168, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 882
	L1D_cache_core[15]: Access = 172, Miss = 172, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 711
	L1D_cache_core[16]: Access = 160, Miss = 160, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 912
	L1D_cache_core[17]: Access = 160, Miss = 160, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 798
	L1D_cache_core[18]: Access = 168, Miss = 168, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 818
	L1D_cache_core[19]: Access = 168, Miss = 168, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1000
	L1D_cache_core[20]: Access = 19504, Miss = 19504, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 49807
	L1D_cache_core[21]: Access = 24388, Miss = 24388, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 21103
	L1D_cache_core[22]: Access = 20621, Miss = 20621, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 40122
	L1D_cache_core[23]: Access = 21997, Miss = 21997, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 45272
	L1D_cache_core[24]: Access = 21488, Miss = 21488, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 37288
	L1D_cache_core[25]: Access = 36492, Miss = 36492, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 61163
	L1D_cache_core[26]: Access = 36805, Miss = 36805, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 60893
	L1D_cache_core[27]: Access = 36858, Miss = 36858, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 59524
	L1D_cache_core[28]: Access = 35327, Miss = 35327, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 75275
	L1D_cache_core[29]: Access = 37266, Miss = 37266, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 48478
	L1D_cache_core[30]: Access = 62894, Miss = 62894, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 119941
	L1D_cache_core[31]: Access = 64111, Miss = 64111, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 129675
	L1D_cache_core[32]: Access = 64267, Miss = 64267, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 112267
	L1D_cache_core[33]: Access = 65752, Miss = 65752, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 101788
	L1D_cache_core[34]: Access = 63199, Miss = 63199, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 125495
	L1D_cache_core[35]: Access = 66942, Miss = 66942, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 93306
	L1D_cache_core[36]: Access = 58624, Miss = 58624, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 165249
	L1D_cache_core[37]: Access = 65303, Miss = 65303, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 112096
	L1D_cache_core[38]: Access = 62194, Miss = 62194, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 115968
	L1D_cache_core[39]: Access = 67589, Miss = 67589, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 93506
	L1D_cache_core[40]: Access = 59965, Miss = 59965, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 147810
	L1D_cache_core[41]: Access = 66279, Miss = 66279, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 114458
	L1D_cache_core[42]: Access = 63862, Miss = 63862, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 106873
	L1D_cache_core[43]: Access = 63150, Miss = 63150, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 146856
	L1D_cache_core[44]: Access = 61054, Miss = 61054, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 113411
	L1D_cache_core[45]: Access = 65687, Miss = 65687, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 98000
	L1D_cache_core[46]: Access = 61403, Miss = 61403, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 133113
	L1D_cache_core[47]: Access = 67491, Miss = 67491, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 76430
	L1D_cache_core[48]: Access = 59304, Miss = 59304, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 143158
	L1D_cache_core[49]: Access = 66634, Miss = 66634, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 87785
	L1D_cache_core[50]: Access = 62105, Miss = 62105, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 149780
	L1D_cache_core[51]: Access = 64857, Miss = 64857, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 106130
	L1D_cache_core[52]: Access = 60320, Miss = 60320, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 138760
	L1D_cache_core[53]: Access = 63704, Miss = 63704, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 112093
	L1D_cache_core[54]: Access = 61469, Miss = 61469, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 128756
	L1D_cache_core[55]: Access = 68843, Miss = 68843, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 68533
	L1D_cache_core[56]: Access = 62842, Miss = 62842, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 124505
	L1D_cache_core[57]: Access = 66171, Miss = 66171, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 113763
	L1D_cache_core[58]: Access = 61512, Miss = 61512, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 134697
	L1D_cache_core[59]: Access = 60094, Miss = 60094, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 135724
	L1D_total_cache_accesses = 2201637
	L1D_total_cache_misses = 2201637
	L1D_total_cache_miss_rate = 1.0000
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 4063936
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.005
L1C_cache:
	L1C_total_cache_accesses = 1382734
	L1C_total_cache_misses = 9629
	L1C_total_cache_miss_rate = 0.0070
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 100227
L1T_cache:
	L1T_total_cache_accesses = 6693210
	L1T_total_cache_misses = 2513052
	L1T_total_cache_miss_rate = 0.3755
	L1T_total_cache_pending_hits = 4180158
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 2064059
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 3821006
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 1373105
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 9629
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 100227
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 4180158
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 2513052
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 137578
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 242930
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 16022660
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 54391
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
1893, 1893, 1893, 1893, 1893, 1756, 1893, 1808, 1893, 1694, 1893, 1561, 1893, 1490, 1893, 1295, 1262, 1262, 1262, 1262, 1262, 1262, 1262, 1262, 1262, 1262, 1262, 1262, 1262, 1262, 1262, 1262, 
shader 0 total_cycles, active_cycles, idle cycles = 7302867, 24363, 7278504 
shader 1 total_cycles, active_cycles, idle cycles = 7302867, 24625, 7278242 
shader 2 total_cycles, active_cycles, idle cycles = 7302867, 24087, 7278779 
shader 3 total_cycles, active_cycles, idle cycles = 7302867, 25447, 7277419 
shader 4 total_cycles, active_cycles, idle cycles = 7302867, 23450, 7279417 
shader 5 total_cycles, active_cycles, idle cycles = 7302867, 25232, 7277634 
shader 6 total_cycles, active_cycles, idle cycles = 7302867, 24532, 7278335 
shader 7 total_cycles, active_cycles, idle cycles = 7302867, 25155, 7277711 
shader 8 total_cycles, active_cycles, idle cycles = 7302867, 24422, 7278444 
shader 9 total_cycles, active_cycles, idle cycles = 7302867, 25574, 7277293 
shader 10 total_cycles, active_cycles, idle cycles = 7302867, 24830, 7278037 
shader 11 total_cycles, active_cycles, idle cycles = 7302867, 25001, 7277866 
shader 12 total_cycles, active_cycles, idle cycles = 7302867, 24351, 7278515 
shader 13 total_cycles, active_cycles, idle cycles = 7302867, 25513, 7277353 
shader 14 total_cycles, active_cycles, idle cycles = 7302867, 25626, 7277241 
shader 15 total_cycles, active_cycles, idle cycles = 7302867, 26048, 7276818 
shader 16 total_cycles, active_cycles, idle cycles = 7302867, 24823, 7278043 
shader 17 total_cycles, active_cycles, idle cycles = 7302867, 25046, 7277821 
shader 18 total_cycles, active_cycles, idle cycles = 7302867, 25257, 7277610 
shader 19 total_cycles, active_cycles, idle cycles = 7302867, 25757, 7277110 
shader 20 total_cycles, active_cycles, idle cycles = 7278624, 146043, 7132581 
shader 21 total_cycles, active_cycles, idle cycles = 7287624, 178503, 7109120 
shader 22 total_cycles, active_cycles, idle cycles = 7287546, 153787, 7133759 
shader 23 total_cycles, active_cycles, idle cycles = 7280016, 163831, 7116184 
shader 24 total_cycles, active_cycles, idle cycles = 7283304, 159199, 7124104 
shader 25 total_cycles, active_cycles, idle cycles = 7284771, 255644, 7029126 
shader 26 total_cycles, active_cycles, idle cycles = 7283267, 256968, 7026299 
shader 27 total_cycles, active_cycles, idle cycles = 7274170, 257646, 7016524 
shader 28 total_cycles, active_cycles, idle cycles = 7279585, 246789, 7032795 
shader 29 total_cycles, active_cycles, idle cycles = 7280611, 260505, 7020105 
shader 30 total_cycles, active_cycles, idle cycles = 7294202, 422550, 6871651 
shader 31 total_cycles, active_cycles, idle cycles = 7284295, 430744, 6853551 
shader 32 total_cycles, active_cycles, idle cycles = 7294395, 433092, 6861303 
shader 33 total_cycles, active_cycles, idle cycles = 7291839, 443104, 6848734 
shader 34 total_cycles, active_cycles, idle cycles = 7287779, 424231, 6863548 
shader 35 total_cycles, active_cycles, idle cycles = 7282975, 450784, 6832191 
shader 36 total_cycles, active_cycles, idle cycles = 7288123, 392707, 6895416 
shader 37 total_cycles, active_cycles, idle cycles = 7287227, 439154, 6848073 
shader 38 total_cycles, active_cycles, idle cycles = 7286867, 417960, 6868906 
shader 39 total_cycles, active_cycles, idle cycles = 7295986, 454849, 6841136 
shader 40 total_cycles, active_cycles, idle cycles = 7288603, 402727, 6885875 
shader 41 total_cycles, active_cycles, idle cycles = 7287435, 445528, 6841907 
shader 42 total_cycles, active_cycles, idle cycles = 7282020, 429322, 6852698 
shader 43 total_cycles, active_cycles, idle cycles = 7287910, 423890, 6864019 
shader 44 total_cycles, active_cycles, idle cycles = 7280691, 409912, 6870779 
shader 45 total_cycles, active_cycles, idle cycles = 7286199, 441593, 6844605 
shader 46 total_cycles, active_cycles, idle cycles = 7282567, 412106, 6870461 
shader 47 total_cycles, active_cycles, idle cycles = 7281566, 453618, 6827948 
shader 48 total_cycles, active_cycles, idle cycles = 7289671, 397444, 6892226 
shader 49 total_cycles, active_cycles, idle cycles = 7281286, 448874, 6832412 
shader 50 total_cycles, active_cycles, idle cycles = 7291096, 417094, 6874001 
shader 51 total_cycles, active_cycles, idle cycles = 7289326, 435832, 6853493 
shader 52 total_cycles, active_cycles, idle cycles = 7289855, 405837, 6884018 
shader 53 total_cycles, active_cycles, idle cycles = 7292306, 427714, 6864591 
shader 54 total_cycles, active_cycles, idle cycles = 7284542, 413497, 6871045 
shader 55 total_cycles, active_cycles, idle cycles = 7285756, 462771, 6822984 
shader 56 total_cycles, active_cycles, idle cycles = 7279934, 421406, 6858527 
shader 57 total_cycles, active_cycles, idle cycles = 7287705, 444393, 6843312 
shader 58 total_cycles, active_cycles, idle cycles = 7292942, 413339, 6879603 
shader 59 total_cycles, active_cycles, idle cycles = 7290613, 403903, 6886709 
warps_exctd_sm 0 = 2368 
warps_exctd_sm 1 = 2400 
warps_exctd_sm 2 = 2304 
warps_exctd_sm 3 = 2464 
warps_exctd_sm 4 = 2272 
warps_exctd_sm 5 = 2432 
warps_exctd_sm 6 = 2368 
warps_exctd_sm 7 = 2432 
warps_exctd_sm 8 = 2368 
warps_exctd_sm 9 = 2496 
warps_exctd_sm 10 = 2464 
warps_exctd_sm 11 = 2464 
warps_exctd_sm 12 = 2368 
warps_exctd_sm 13 = 2464 
warps_exctd_sm 14 = 2464 
warps_exctd_sm 15 = 2496 
warps_exctd_sm 16 = 2432 
warps_exctd_sm 17 = 2464 
warps_exctd_sm 18 = 2432 
warps_exctd_sm 19 = 2528 
warps_exctd_sm 20 = 20064 
warps_exctd_sm 21 = 23488 
warps_exctd_sm 22 = 21152 
warps_exctd_sm 23 = 21376 
warps_exctd_sm 24 = 21888 
warps_exctd_sm 25 = 34336 
warps_exctd_sm 26 = 34400 
warps_exctd_sm 27 = 34784 
warps_exctd_sm 28 = 33600 
warps_exctd_sm 29 = 35328 
warps_exctd_sm 30 = 57952 
warps_exctd_sm 31 = 58688 
warps_exctd_sm 32 = 59424 
warps_exctd_sm 33 = 60576 
warps_exctd_sm 34 = 57920 
warps_exctd_sm 35 = 61184 
warps_exctd_sm 36 = 54272 
warps_exctd_sm 37 = 60352 
warps_exctd_sm 38 = 57952 
warps_exctd_sm 39 = 61440 
warps_exctd_sm 40 = 55584 
warps_exctd_sm 41 = 60608 
warps_exctd_sm 42 = 58112 
warps_exctd_sm 43 = 57536 
warps_exctd_sm 44 = 55904 
warps_exctd_sm 45 = 59840 
warps_exctd_sm 46 = 56800 
warps_exctd_sm 47 = 61056 
warps_exctd_sm 48 = 55008 
warps_exctd_sm 49 = 61216 
warps_exctd_sm 50 = 57696 
warps_exctd_sm 51 = 58560 
warps_exctd_sm 52 = 56160 
warps_exctd_sm 53 = 57984 
warps_exctd_sm 54 = 56864 
warps_exctd_sm 55 = 61984 
warps_exctd_sm 56 = 57536 
warps_exctd_sm 57 = 59616 
warps_exctd_sm 58 = 56512 
warps_exctd_sm 59 = 54912 
gpgpu_n_tot_thrd_icount = 985471168
gpgpu_n_tot_w_icount = 30795974
gpgpu_n_stall_shd_mem = 232514515
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 6110547
gpgpu_n_mem_write_global = 137578
gpgpu_n_mem_texture = 2513052
gpgpu_n_mem_const = 6433
gpgpu_n_load_insn  = 70046432
gpgpu_n_store_insn = 2016736
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 31951328
gpgpu_n_const_mem_insn = 33968064
gpgpu_n_param_mem_insn = 10279424
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 100227
gpgpu_stall_shd_mem[c_mem][bk_conf] = 100227
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 189483269
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:303988090	W0_Idle:117557795	W0_Scoreboard:422663166	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:30796087
Warp Occupancy Distribution:
Stall:270084951	W0_Idle:104641605	W0_Scoreboard:57871037	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:5156123
Warp Occupancy Distribution:
Stall:33903139	W0_Idle:12916190	W0_Scoreboard:364792129	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:25639964
warp_utilization0: 0.035195
warp_utilization1: 0.011779
warp_utilization2: 0.058639
traffic_breakdown_coretomem[CONST_ACC_R] = 51464 {8:6433,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 16512472 {8:2064059,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 12769520 {40:48577,72:19964,136:69037,}
traffic_breakdown_coretomem[GLOBAL_ATOMIC] = 162537664 {40:4036468,72:4434,136:5586,}
traffic_breakdown_coretomem[INST_ACC_R] = 68640 {8:8580,}
traffic_breakdown_coretomem[TEXTURE_ACC_R] = 20104416 {8:2513052,}
traffic_breakdown_memtocore[CONST_ACC_R] = 463176 {72:6433,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 280712024 {136:2064059,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 1100624 {8:137578,}
traffic_breakdown_memtocore[GLOBAL_ATOMIC] = 162515504 {40:4035914,72:4434,136:5586,}
traffic_breakdown_memtocore[INST_ACC_R] = 1166880 {136:8580,}
traffic_breakdown_memtocore[TEXTURE_ACC_R] = 341775072 {136:2513052,}
maxmrqlatency = 1060 
maxdqlatency = 0 
maxmflatency = 10390 
averagemflatency = 843 
averagemflatency_1 = 859 
averagemflatency_2= 824 
averagemrqlatency_1 = 66 
averagemrqlatency_2 = 72 
max_icnt2mem_latency = 9574 
max_icnt2sh_latency = 7302866 
mrq_lat_table:2700877 	96935 	176538 	334437 	790915 	1344446 	1762909 	1404996 	386061 	12339 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	68251 	80187 	108025 	452606 	1580071 	3854385 	2432834 	186801 	3845 	51 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	689958 	389837 	832121 	673956 	1014060 	1944651 	2264876 	902548 	61978 	2001 	28 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	4791450 	3428478 	394299 	15083 	168 	0 	0 	0 	0 	0 	0 	0 	180 	768 	3490 	4438 	8876 	15490 	35171 	69165 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1 	109 	14242 	252 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        32        32        32        32        32        32        32        32        32        32        12        16        16        17        15        14 
dram[1]:        24        32        32        32        32        32        32        30        32        24        15        13        17        18        11        14 
dram[2]:        32        24        32        32        32        32        32        30        32        19        18        13        15        18        15        18 
dram[3]:        32        20        28        30        32        30        32        28        30        22        17        15        14        17        13        11 
dram[4]:        32        32        32        32        32        32        32        28        28        28        17        17        11        15        12        12 
dram[5]:        32        24        32        32        32        32        32        26        28        22        15        18        15        14        21        14 
maximum service time to same row:
dram[0]:      1247      1423      1295      1338      1601      1581      1270      1489      1602      1458      2180      2291      2175      2301      2487      2177 
dram[1]:      1071      1451      1481      1400      1448      1292      1409      1229      1341      1457      2449      2343      2589      2115      2439      2044 
dram[2]:      1409      1004      1362      1694      1156      1503      1330      1414      1651      1457      2269      2594      2391      2454      2235      2451 
dram[3]:      1576      1457      1232      1251      1381      1192      1369      1237      1374      1280      2372      2604      2338      2306      2371      2412 
dram[4]:      1327      1419      1477      1294      1349      1163      1303      1303      1156      1505      2269      2122      2269      2216      2276      2213 
dram[5]:      1348      1450      1194      1334      1433      1314      1431      1265      1353      1310      2029      2287      2082      2281      2285      2282 
average row accesses per activate:
dram[0]:  1.168862  1.157645  1.158871  1.161950  1.164462  1.160650  1.179640  1.175134  1.162948  1.157325  1.166374  1.171896  1.176737  1.171982  1.179023  1.176389 
dram[1]:  1.153569  1.154347  1.161263  1.159155  1.160024  1.161651  1.174000  1.176102  1.157612  1.160219  1.165622  1.168279  1.171587  1.170177  1.171181  1.178733 
dram[2]:  1.153202  1.162587  1.155443  1.165419  1.161951  1.189940  1.169410  1.185924  1.152309  1.157872  1.160117  1.168282  1.174960  1.183906  1.169164  1.186145 
dram[3]:  1.151829  1.153944  1.160100  1.162570  1.158355  1.167480  1.169176  1.180698  1.150286  1.157179  1.166847  1.167792  1.169600  1.170430  1.174995  1.181737 
dram[4]:  1.159744  1.159281  1.161472  1.160388  1.162496  1.163788  1.179902  1.174967  1.152475  1.154355  1.188508  1.168207  1.169237  1.171291  1.178727  1.184133 
dram[5]:  1.154939  1.158666  1.160716  1.160543  1.157015  1.162928  1.168176  1.179476  1.156964  1.158033  1.163821  1.164788  1.171841  1.170412  1.171108  1.188086 
average row locality = 9010455/7721398 = 1.166946
average row locality_1 = 6691668/5859557 = 1.142009
average row locality_2 = 2318787/1861841 = 1.245427
average row locality_3 = 0/0 = -nan
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:     63113     59664     58385     57220     60857     58072     61757     59680     61887     58009     60239     59309     62208     59848     62937     61228 
dram[1]:     59820     57444     58134     56616     58127     57624     59768     59238     59955     58987     58269     58017     60103     59297     60679     60712 
dram[2]:     60112     62153     56968     59769     59348     64538     59325     62394     59271     60344     58680     60636     61188     63656     59919     63587 
dram[3]:     57307     58971     58223     58005     57288     59911     58820     60980     58005     59016     59366     58481     59695     59356     61361     61585 
dram[4]:     61499     59614     59766     57665     60136     59822     62243     59357     59803     58645     64567     59356     60848     59953     63106     62652 
dram[5]:     59242     58751     58425     57909     58097     58808     59043     60364     59765     58720     59093     57665     60538     58947     60325     62555 
total reads: 5742740
bank skew: 64567/56616 = 1.14
chip skew: 971888/942790 = 1.03
number of total write accesses:
dram[0]:     35138     32018     31482     30391     34765     32331     36692     34782     37675     33895     36201     35333     36808     34379     35792     34083 
dram[1]:     31966     29850     31231     29828     32211     31851     34766     34315     35827     34826     34316     34020     34696     33918     33704     33635 
dram[2]:     32098     34215     30199     32714     33430     38419     34443     37328     35125     36140     34721     36620     35792     38142     32953     36392 
dram[3]:     29716     31279     31382     31013     31486     34063     33843     35927     33886     34882     35342     34412     34330     33840     34294     34476 
dram[4]:     33717     31902     32643     30805     34168     33963     37198     34425     35592     34586     40592     35296     35434     34522     35947     35438 
dram[5]:     31670     31012     31534     31036     32193     33012     34091     35387     35538     34572     35096     33576     35105     33499     33229     35392 
total reads: 3267797
bank skew: 40592/29716 = 1.37
chip skew: 558731/530960 = 1.05
average mf latency per bank:
dram[0]:        918       859       879       821       813       762       789       739       785       742       849       800       911       859       943       883
dram[1]:        804       829       770       792       718       730       687       703       687       703       746       756       795       808       819       838
dram[2]:        875      1052       846       992       785      1212       749       898       745       880       810       942       875      1030       902      1058
dram[3]:        826       810       780       784       725       740       687       688       685       690       736       753       806       812       835       842
dram[4]:        966       888       911       846       852       784       818       752       810       745       896       810       940       879       966       905
dram[5]:        809       830       779       797       718       752       695       725       697       727       755       774       808       832       835       859
maximum mf latency per bank:
dram[0]:       6828      7390      8333      8687      9657      8108      9111      7325      8176      7270      9704      6918      6968      9588      7463      7336
dram[1]:       8119      8128      9964      8577      6931      9161      7041      6978      7672      7854      6870      7643      9590      8143      8657      7401
dram[2]:       9026      9295      9822      8402      8259      7978     10057      7705      7023      7973      8006      8313      7557      7989      6687      6902
dram[3]:       8510      7093      9237      7380      8890      8869      6476      6832      9572      7980      7767      8139      8207      5709      6859      6970
dram[4]:       7601      6808      8275      9716      9430      8955      6504      7246      9143      7664      7111      8463      8075      7473      8658      8139
dram[5]:       7154      7930      8894     10390      9480      7413      8553      7037      7574      7115      8399      9796      8874      9022      5832      6743
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9639784 n_nop=4018992 n_act=1297798 n_pre=1297787 n_req=979309 n_req_1=530751 n_req_2=448558 n_req_3=0 n_rd=1928793 n_write=1096414 bw_util=0.4049 bw_util_1=0.2202 bw_util_2=0.1847 bw_util_3=0 blp=10.462291 blp_1= 3.663750 blp_2= 3.019998 blp_3= -nan
 n_activity=9624018 dram_eff=0.4055 dram_eff_1=0.2206 dram_eff_2=0.185 dram_eff_3=0
bk0: 126224a 3647499i bk1: 119328a 3867461i bk2: 116770a 3869548i bk3: 114440a 3903466i bk4: 121714a 3241881i bk5: 116144a 3483062i bk6: 123512a 2857711i bk7: 119360a 2977394i bk8: 123772a 3410043i bk9: 116012a 3727479i bk10: 120475a 3347685i bk11: 118612a 3327790i bk12: 124408a 2970783i bk13: 119692a 3185018i bk14: 125874a 2863040i bk15: 122456a 2985224i 
bw_dist = 0.220	0.185	0.000	0.593	0.002
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=14.6853
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9639784 n_nop=4170048 n_act=1264691 n_pre=1264677 n_req=957458 n_req_1=510129 n_req_2=447329 n_req_3=0 n_rd=1885560 n_write=1054808 bw_util=0.3958 bw_util_1=0.2117 bw_util_2=0.1841 bw_util_3=0 blp=10.038009 blp_1= 3.564314 blp_2= 2.986417 blp_3= -nan
 n_activity=9592647 dram_eff=0.3978 dram_eff_1=0.2127 dram_eff_2=0.185 dram_eff_3=0
bk0: 119638a 4093043i bk1: 114886a 4244020i bk2: 116268a 4014379i bk3: 113230a 4093962i bk4: 116252a 3715521i bk5: 115248a 3679792i bk6: 119534a 3238460i bk7: 118476a 3194223i bk8: 119910a 3740893i bk9: 117972a 3709319i bk10: 116538a 3691325i bk11: 116032a 3620220i bk12: 120206a 3373851i bk13: 118592a 3383392i bk14: 121354a 3272130i bk15: 121424a 3202147i 
bw_dist = 0.212	0.184	0.000	0.599	0.005
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=13.4775
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9639784 n_nop=3966646 n_act=1309527 n_pre=1309513 n_req=986833 n_req_1=537690 n_req_2=449143 n_req_3=0 n_rd=1943747 n_write=1110351 bw_util=0.408 bw_util_1=0.2231 bw_util_2=0.1849 bw_util_3=0 blp=10.601669 blp_1= 3.695941 blp_2= 3.029917 blp_3= -nan
 n_activity=9630422 dram_eff=0.4084 dram_eff_1=0.2233 dram_eff_2=0.1851 dram_eff_3=0
bk0: 120224a 3954816i bk1: 124306a 3569267i bk2: 113929a 4000220i bk3: 119538a 3569766i bk4: 118690a 3396619i bk5: 129076a 2647665i bk6: 118650a 3088698i bk7: 124788a 2614211i bk8: 118542a 3704111i bk9: 120682a 3428600i bk10: 117360a 3509488i bk11: 121270a 3138093i bk12: 122376a 3084986i bk13: 127310a 2661937i bk14: 119834a 3194628i bk15: 127172a 2641223i 
bw_dist = 0.223	0.185	0.000	0.591	0.001
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=15.0958
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9639784 n_nop=4144899 n_act=1270472 n_pre=1270457 n_req=961005 n_req_1=513355 n_req_2=447650 n_req_3=0 n_rd=1892712 n_write=1061244 bw_util=0.3973 bw_util_1=0.213 bw_util_2=0.1843 bw_util_3=0 blp=10.119110 blp_1= 3.584978 blp_2= 2.989688 blp_3= -nan
 n_activity=9598889 dram_eff=0.399 dram_eff_1=0.2139 dram_eff_2=0.1851 dram_eff_3=0
bk0: 114614a 4378099i bk1: 117942a 4055319i bk2: 116444a 3975052i bk3: 116010a 3909686i bk4: 114576a 3781084i bk5: 119822a 3343915i bk6: 117640a 3317635i bk7: 121958a 2964558i bk8: 116002a 3942587i bk9: 118032a 3685139i bk10: 118728a 3534509i bk11: 116960a 3544751i bk12: 119388a 3393041i bk13: 118706a 3353719i bk14: 122720a 3153404i bk15: 123170a 3054832i 
bw_dist = 0.213	0.184	0.000	0.598	0.004
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=13.691
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9639784 n_nop=3985361 n_act=1305550 n_pre=1305538 n_req=984004 n_req_1=535206 n_req_2=448798 n_req_3=0 n_rd=1938033 n_write=1105302 bw_util=0.4068 bw_util_1=0.2221 bw_util_2=0.1847 bw_util_3=0 blp=10.554926 blp_1= 3.690907 blp_2= 3.025793 blp_3= -nan
 n_activity=9628296 dram_eff=0.4073 dram_eff_1=0.2223 dram_eff_2=0.185 dram_eff_3=0
bk0: 122996a 3779825i bk1: 119228a 3857280i bk2: 119530a 3696214i bk3: 115325a 3838029i bk4: 120270a 3302042i bk5: 119642a 3207272i bk6: 124486a 2741202i bk7: 118714a 3011352i bk8: 119606a 3659530i bk9: 117288a 3640258i bk10: 129132a 2786674i bk11: 118705a 3308372i bk12: 121696a 3132633i bk13: 119904a 3155577i bk14: 126209a 2810961i bk15: 125302a 2777508i 
bw_dist = 0.222	0.185	0.000	0.592	0.001
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=14.9439
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9639784 n_nop=4131885 n_act=1273339 n_pre=1273328 n_req=962898 n_req_1=515158 n_req_2=447740 n_req_3=0 n_rd=1896454 n_write=1064778 bw_util=0.3981 bw_util_1=0.2138 bw_util_2=0.1843 bw_util_3=0 blp=10.151339 blp_1= 3.592607 blp_2= 2.989860 blp_3= -nan
 n_activity=9603141 dram_eff=0.3996 dram_eff_1=0.2146 dram_eff_2=0.185 dram_eff_3=0
bk0: 118482a 4123983i bk1: 117502a 4069346i bk2: 116850a 3925699i bk3: 115817a 3876525i bk4: 116194a 3654016i bk5: 117612a 3471393i bk6: 118084a 3276281i bk7: 120726a 3015889i bk8: 119519a 3752099i bk9: 117436a 3720838i bk10: 118182a 3551024i bk11: 115328a 3639105i bk12: 121074a 3304097i bk13: 117890a 3407578i bk14: 120650a 3304031i bk15: 125108a 2924139i 
bw_dist = 0.214	0.184	0.000	0.598	0.004
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=13.8081

========= L2 cache stats =========
L2_cache_bank[0]: Access = 742177, Miss = 491398, Miss_rate = 0.662, Pending_hits = 9273, Reservation_fails = 352775
L2_cache_bank[1]: Access = 716025, Miss = 473046, Miss_rate = 0.661, Pending_hits = 8302, Reservation_fails = 273284
L2_cache_bank[2]: Access = 728746, Miss = 474860, Miss_rate = 0.652, Pending_hits = 7804, Reservation_fails = 254557
L2_cache_bank[3]: Access = 718073, Miss = 467937, Miss_rate = 0.652, Pending_hits = 7510, Reservation_fails = 248842
L2_cache_bank[4]: Access = 720103, Miss = 474812, Miss_rate = 0.659, Pending_hits = 8364, Reservation_fails = 204562
L2_cache_bank[5]: Access = 766627, Miss = 497082, Miss_rate = 0.648, Pending_hits = 9752, Reservation_fails = 408029
L2_cache_bank[6]: Access = 720372, Miss = 470081, Miss_rate = 0.653, Pending_hits = 7517, Reservation_fails = 203208
L2_cache_bank[7]: Access = 735510, Miss = 476321, Miss_rate = 0.648, Pending_hits = 8084, Reservation_fails = 257658
L2_cache_bank[8]: Access = 740558, Miss = 491979, Miss_rate = 0.664, Pending_hits = 9527, Reservation_fails = 346129
L2_cache_bank[9]: Access = 728943, Miss = 477076, Miss_rate = 0.654, Pending_hits = 8757, Reservation_fails = 284106
L2_cache_bank[10]: Access = 725788, Miss = 474536, Miss_rate = 0.654, Pending_hits = 8013, Reservation_fails = 225625
L2_cache_bank[11]: Access = 732950, Miss = 473725, Miss_rate = 0.646, Pending_hits = 8308, Reservation_fails = 270293
Cache L2_bank_000:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 742177, Miss = 491398 (0.662), PendingHit = 9273 (0.0125)
Cache L2_bank_001:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 716025, Miss = 473046 (0.661), PendingHit = 8302 (0.0116)
Cache L2_bank_002:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 728746, Miss = 474860 (0.652), PendingHit = 7804 (0.0107)
Cache L2_bank_003:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 718073, Miss = 467937 (0.652), PendingHit = 7510 (0.0105)
Cache L2_bank_004:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 720103, Miss = 474812 (0.659), PendingHit = 8364 (0.0116)
Cache L2_bank_005:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 766627, Miss = 497082 (0.648), PendingHit = 9752 (0.0127)
Cache L2_bank_006:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 720372, Miss = 470081 (0.653), PendingHit = 7517 (0.0104)
Cache L2_bank_007:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 735510, Miss = 476321 (0.648), PendingHit = 8084 (0.011)
Cache L2_bank_008:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 740558, Miss = 491979 (0.664), PendingHit = 9527 (0.0129)
Cache L2_bank_009:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 728943, Miss = 477076 (0.654), PendingHit = 8757 (0.012)
Cache L2_bank_010:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 725788, Miss = 474536 (0.654), PendingHit = 8013 (0.011)
Cache L2_bank_011:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 732950, Miss = 473725 (0.646), PendingHit = 8308 (0.0113)
L2 Cache Total Miss Rate = 0.654
Stream 1: L2 Cache Miss Rate = 0.746
Stream 2: L2 Cache Miss Rate = 0.551
Stream 1: Accesses  = 4671901
Stream 1: Misses  = 3483558
Stream 2: Accesses  = 4103971
Stream 2: Misses  = 2259295
Stream 1+2: Accesses  = 8775872
Stream 1+2: Misses  = 5742853
Total Accesses  = 8775872
MPKI-CORES
CORE_L2MPKI_0	77.619
CORE_L2MPKI_1	78.902
CORE_L2MPKI_2	77.259
CORE_L2MPKI_3	77.935
CORE_L2MPKI_4	78.269
CORE_L2MPKI_5	79.264
CORE_L2MPKI_6	78.870
CORE_L2MPKI_7	79.426
CORE_L2MPKI_8	78.455
CORE_L2MPKI_9	79.784
CORE_L2MPKI_10	78.251
CORE_L2MPKI_11	79.442
CORE_L2MPKI_12	79.496
CORE_L2MPKI_13	80.373
CORE_L2MPKI_14	79.425
CORE_L2MPKI_15	80.260
CORE_L2MPKI_16	77.841
CORE_L2MPKI_17	78.628
CORE_L2MPKI_18	77.262
CORE_L2MPKI_19	79.571
CORE_L2MPKI_20	10.673
CORE_L2MPKI_21	9.252
CORE_L2MPKI_22	9.981
CORE_L2MPKI_23	10.547
CORE_L2MPKI_24	9.828
CORE_L2MPKI_25	5.896
CORE_L2MPKI_26	5.733
CORE_L2MPKI_27	5.698
CORE_L2MPKI_28	5.752
CORE_L2MPKI_29	5.617
CORE_L2MPKI_30	2.804
CORE_L2MPKI_31	2.757
CORE_L2MPKI_32	2.694
CORE_L2MPKI_33	2.747
CORE_L2MPKI_34	2.795
CORE_L2MPKI_35	2.736
CORE_L2MPKI_36	2.973
CORE_L2MPKI_37	2.754
CORE_L2MPKI_38	2.825
CORE_L2MPKI_39	2.694
CORE_L2MPKI_40	2.861
CORE_L2MPKI_41	2.763
CORE_L2MPKI_42	2.782
CORE_L2MPKI_43	2.847
CORE_L2MPKI_44	2.874
CORE_L2MPKI_45	2.703
CORE_L2MPKI_46	2.824
CORE_L2MPKI_47	2.720
CORE_L2MPKI_48	2.894
CORE_L2MPKI_49	2.683
CORE_L2MPKI_50	2.834
CORE_L2MPKI_51	2.746
CORE_L2MPKI_52	2.785
CORE_L2MPKI_53	2.776
CORE_L2MPKI_54	2.815
CORE_L2MPKI_55	2.698
CORE_L2MPKI_56	2.761
CORE_L2MPKI_57	2.724
CORE_L2MPKI_58	2.786
CORE_L2MPKI_59	2.925
Avg_MPKI_Stream1= 55.177
Avg_MPKI_Stream2= 2.786
MISSES-CORES
CORE_MISSES_0	120628
CORE_MISSES_1	123941
CORE_MISSES_2	118709
CORE_MISSES_3	126509
CORE_MISSES_4	117086
CORE_MISSES_5	127581
CORE_MISSES_6	123423
CORE_MISSES_7	127450
CORE_MISSES_8	122227
CORE_MISSES_9	130157
CORE_MISSES_10	123949
CORE_MISSES_11	126706
CORE_MISSES_12	123487
CORE_MISSES_13	130812
CORE_MISSES_14	129837
CORE_MISSES_15	133363
CORE_MISSES_16	123267
CORE_MISSES_17	125633
CORE_MISSES_18	124477
CORE_MISSES_19	130741
CORE_MISSES_20	98739
CORE_MISSES_21	104655
CORE_MISSES_22	97225
CORE_MISSES_23	109514
CORE_MISSES_24	99101
CORE_MISSES_25	95472
CORE_MISSES_26	93315
CORE_MISSES_27	92979
CORE_MISSES_28	89903
CORE_MISSES_29	92672
CORE_MISSES_30	75025
CORE_MISSES_31	75195
CORE_MISSES_32	73872
CORE_MISSES_33	77070
CORE_MISSES_34	75067
CORE_MISSES_35	78089
CORE_MISSES_36	73905
CORE_MISSES_37	76578
CORE_MISSES_38	74738
CORE_MISSES_39	77584
CORE_MISSES_40	72935
CORE_MISSES_41	77945
CORE_MISSES_42	75645
CORE_MISSES_43	76407
CORE_MISSES_44	74596
CORE_MISSES_45	75579
CORE_MISSES_46	73692
CORE_MISSES_47	78123
CORE_MISSES_48	72827
CORE_MISSES_49	76268
CORE_MISSES_50	74821
CORE_MISSES_51	75779
CORE_MISSES_52	71550
CORE_MISSES_53	75191
CORE_MISSES_54	73689
CORE_MISSES_55	79068
CORE_MISSES_56	73668
CORE_MISSES_57	76661
CORE_MISSES_58	72922
CORE_MISSES_59	74806
L2_MISSES = 5742853
L2_total_cache_accesses = 8775872
L2_total_cache_misses = 5742853
L2_total_cache_miss_rate = 0.6544
L2_total_cache_pending_hits = 101211
L2_total_cache_reservation_fails = 3329068
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 880713
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 27138
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 5202378
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 2938778
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 4557
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 603
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1273
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 9799
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 1990216
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 65017
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 457819
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 304178
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 48811
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 7867
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 80900
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 44277
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 7511
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 586
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 483
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 32036
L2_cache_data_port_util = 0.246
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=31198392
icnt_total_pkts_simt_to_mem=13208523
statistics from finished app 2
-------------------------------------------------
gpu_ipc_1 =       4.8532
gpu_ipc_2 =     129.9083
gpu_tot_sim_cycle_stream_1 = 7469994
gpu_tot_sim_cycle_stream_2 = 7467261
gpu_sim_insn_1 = 36253312
gpu_sim_insn_2 = 970059360
gpu_sim_cycle = 7469995
gpu_sim_insn = 1006312672
gpu_ipc =     134.7140
gpu_tot_sim_cycle = 7469995
gpu_tot_sim_insn = 1006312672
gpu_tot_ipc =     134.7140
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 29937757
gpu_stall_icnt2sh    = 10644507
gpu_total_sim_rate=122288

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 16588859
	L1I_total_cache_misses = 56123
	L1I_total_cache_miss_rate = 0.0034
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 160, Miss = 160, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 549
	L1D_cache_core[1]: Access = 168, Miss = 168, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 747
	L1D_cache_core[2]: Access = 160, Miss = 160, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 687
	L1D_cache_core[3]: Access = 168, Miss = 168, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 394
	L1D_cache_core[4]: Access = 152, Miss = 152, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 638
	L1D_cache_core[5]: Access = 168, Miss = 168, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 678
	L1D_cache_core[6]: Access = 160, Miss = 160, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 719
	L1D_cache_core[7]: Access = 168, Miss = 168, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 787
	L1D_cache_core[8]: Access = 160, Miss = 160, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 730
	L1D_cache_core[9]: Access = 168, Miss = 168, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 799
	L1D_cache_core[10]: Access = 160, Miss = 160, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 887
	L1D_cache_core[11]: Access = 160, Miss = 160, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 732
	L1D_cache_core[12]: Access = 160, Miss = 160, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 762
	L1D_cache_core[13]: Access = 168, Miss = 168, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 855
	L1D_cache_core[14]: Access = 176, Miss = 176, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 882
	L1D_cache_core[15]: Access = 176, Miss = 176, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 711
	L1D_cache_core[16]: Access = 160, Miss = 160, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 912
	L1D_cache_core[17]: Access = 160, Miss = 160, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 798
	L1D_cache_core[18]: Access = 168, Miss = 168, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 818
	L1D_cache_core[19]: Access = 168, Miss = 168, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1000
	L1D_cache_core[20]: Access = 21640, Miss = 21640, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 50103
	L1D_cache_core[21]: Access = 26438, Miss = 26438, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 21182
	L1D_cache_core[22]: Access = 22596, Miss = 22596, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 40693
	L1D_cache_core[23]: Access = 23970, Miss = 23970, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 45308
	L1D_cache_core[24]: Access = 23440, Miss = 23440, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 39180
	L1D_cache_core[25]: Access = 38713, Miss = 38713, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 61681
	L1D_cache_core[26]: Access = 38789, Miss = 38789, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 62376
	L1D_cache_core[27]: Access = 38867, Miss = 38867, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 60996
	L1D_cache_core[28]: Access = 37365, Miss = 37365, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 76066
	L1D_cache_core[29]: Access = 39304, Miss = 39304, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 50763
	L1D_cache_core[30]: Access = 64806, Miss = 64806, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 121344
	L1D_cache_core[31]: Access = 65802, Miss = 65802, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 131363
	L1D_cache_core[32]: Access = 66241, Miss = 66241, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 113572
	L1D_cache_core[33]: Access = 67557, Miss = 67557, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 102783
	L1D_cache_core[34]: Access = 64749, Miss = 64749, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 130077
	L1D_cache_core[35]: Access = 68753, Miss = 68753, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 95286
	L1D_cache_core[36]: Access = 59916, Miss = 59916, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 171972
	L1D_cache_core[37]: Access = 66768, Miss = 66768, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 116566
	L1D_cache_core[38]: Access = 63771, Miss = 63771, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 119702
	L1D_cache_core[39]: Access = 69194, Miss = 69194, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 98466
	L1D_cache_core[40]: Access = 61621, Miss = 61621, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 153773
	L1D_cache_core[41]: Access = 67970, Miss = 67970, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 117378
	L1D_cache_core[42]: Access = 65532, Miss = 65532, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 112299
	L1D_cache_core[43]: Access = 64814, Miss = 64814, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 149018
	L1D_cache_core[44]: Access = 62826, Miss = 62826, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 115291
	L1D_cache_core[45]: Access = 67297, Miss = 67297, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 100847
	L1D_cache_core[46]: Access = 62513, Miss = 62513, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 136119
	L1D_cache_core[47]: Access = 69239, Miss = 69239, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 77250
	L1D_cache_core[48]: Access = 61057, Miss = 61057, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 145264
	L1D_cache_core[49]: Access = 68332, Miss = 68332, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 91324
	L1D_cache_core[50]: Access = 63934, Miss = 63934, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 150931
	L1D_cache_core[51]: Access = 66124, Miss = 66124, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 110646
	L1D_cache_core[52]: Access = 62080, Miss = 62080, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 139616
	L1D_cache_core[53]: Access = 65637, Miss = 65637, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 112191
	L1D_cache_core[54]: Access = 63356, Miss = 63356, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 131187
	L1D_cache_core[55]: Access = 70503, Miss = 70503, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 71540
	L1D_cache_core[56]: Access = 64610, Miss = 64610, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 125804
	L1D_cache_core[57]: Access = 67575, Miss = 67575, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 118831
	L1D_cache_core[58]: Access = 63488, Miss = 63488, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 134975
	L1D_cache_core[59]: Access = 62069, Miss = 62069, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 136049
	L1D_total_cache_accesses = 2272544
	L1D_total_cache_misses = 2272544
	L1D_total_cache_miss_rate = 1.0000
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 4154897
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.005
L1C_cache:
	L1C_total_cache_accesses = 1427168
	L1C_total_cache_misses = 9717
	L1C_total_cache_miss_rate = 0.0068
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 100227
L1T_cache:
	L1T_total_cache_accesses = 6909120
	L1T_total_cache_misses = 2594656
	L1T_total_cache_miss_rate = 0.3755
	L1T_total_cache_pending_hits = 4314464
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 2130528
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 3908186
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 1417451
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 9717
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 100227
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 4314464
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 2594656
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 142016
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 246711
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 16532736
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 56123
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
1893, 1893, 1893, 1893, 1893, 1893, 1893, 1893, 1893, 1893, 1893, 1893, 1893, 1893, 1893, 1713, 1262, 1262, 1262, 1262, 1262, 1262, 1262, 1262, 1262, 1262, 1262, 1262, 1262, 1262, 1262, 1262, 
shader 0 total_cycles, active_cycles, idle cycles = 7469995, 25150, 7444845 
shader 1 total_cycles, active_cycles, idle cycles = 7469995, 25509, 7444486 
shader 2 total_cycles, active_cycles, idle cycles = 7469995, 24934, 7445060 
shader 3 total_cycles, active_cycles, idle cycles = 7469995, 26196, 7443798 
shader 4 total_cycles, active_cycles, idle cycles = 7460457, 23978, 7436479 
shader 5 total_cycles, active_cycles, idle cycles = 7469995, 26046, 7443949 
shader 6 total_cycles, active_cycles, idle cycles = 7465113, 25240, 7439873 
shader 7 total_cycles, active_cycles, idle cycles = 7469995, 25990, 7444005 
shader 8 total_cycles, active_cycles, idle cycles = 7469995, 25183, 7444811 
shader 9 total_cycles, active_cycles, idle cycles = 7469995, 26377, 7443618 
shader 10 total_cycles, active_cycles, idle cycles = 7460457, 25240, 7435217 
shader 11 total_cycles, active_cycles, idle cycles = 7460457, 25240, 7435217 
shader 12 total_cycles, active_cycles, idle cycles = 7469995, 25131, 7444863 
shader 13 total_cycles, active_cycles, idle cycles = 7469995, 26258, 7443737 
shader 14 total_cycles, active_cycles, idle cycles = 7469995, 26486, 7443509 
shader 15 total_cycles, active_cycles, idle cycles = 7469995, 26927, 7443068 
shader 16 total_cycles, active_cycles, idle cycles = 7460457, 25240, 7435217 
shader 17 total_cycles, active_cycles, idle cycles = 7460457, 25240, 7435217 
shader 18 total_cycles, active_cycles, idle cycles = 7469995, 26059, 7443936 
shader 19 total_cycles, active_cycles, idle cycles = 7469995, 26500, 7443495 
shader 20 total_cycles, active_cycles, idle cycles = 7443858, 160469, 7283389 
shader 21 total_cycles, active_cycles, idle cycles = 7452102, 192402, 7259699 
shader 22 total_cycles, active_cycles, idle cycles = 7453574, 167139, 7286435 
shader 23 total_cycles, active_cycles, idle cycles = 7444328, 177143, 7267185 
shader 24 total_cycles, active_cycles, idle cycles = 7450432, 172409, 7278022 
shader 25 total_cycles, active_cycles, idle cycles = 7451529, 270638, 7180890 
shader 26 total_cycles, active_cycles, idle cycles = 7448271, 270333, 7177937 
shader 27 total_cycles, active_cycles, idle cycles = 7437665, 271133, 7166532 
shader 28 total_cycles, active_cycles, idle cycles = 7440954, 260465, 7180488 
shader 29 total_cycles, active_cycles, idle cycles = 7444961, 274087, 7170874 
shader 30 total_cycles, active_cycles, idle cycles = 7459815, 435436, 7024379 
shader 31 total_cycles, active_cycles, idle cycles = 7447149, 442082, 7005066 
shader 32 total_cycles, active_cycles, idle cycles = 7461239, 446444, 7014795 
shader 33 total_cycles, active_cycles, idle cycles = 7454211, 455320, 6998890 
shader 34 total_cycles, active_cycles, idle cycles = 7454799, 434719, 7020080 
shader 35 total_cycles, active_cycles, idle cycles = 7449111, 463015, 6986095 
shader 36 total_cycles, active_cycles, idle cycles = 7452120, 401478, 7050641 
shader 37 total_cycles, active_cycles, idle cycles = 7453690, 448925, 7004764 
shader 38 total_cycles, active_cycles, idle cycles = 7449003, 428502, 7020500 
shader 39 total_cycles, active_cycles, idle cycles = 7459018, 465459, 6993559 
shader 40 total_cycles, active_cycles, idle cycles = 7453832, 413702, 7040130 
shader 41 total_cycles, active_cycles, idle cycles = 7453456, 456826, 6996629 
shader 42 total_cycles, active_cycles, idle cycles = 7447255, 440492, 7006763 
shader 43 total_cycles, active_cycles, idle cycles = 7452991, 435128, 7017863 
shader 44 total_cycles, active_cycles, idle cycles = 7446527, 421859, 7024667 
shader 45 total_cycles, active_cycles, idle cycles = 7450836, 452426, 6998410 
shader 46 total_cycles, active_cycles, idle cycles = 7444779, 419633, 7025145 
shader 47 total_cycles, active_cycles, idle cycles = 7446836, 465294, 6981542 
shader 48 total_cycles, active_cycles, idle cycles = 7454892, 409290, 7045601 
shader 49 total_cycles, active_cycles, idle cycles = 7446820, 460172, 6986647 
shader 50 total_cycles, active_cycles, idle cycles = 7455627, 429452, 7026174 
shader 51 total_cycles, active_cycles, idle cycles = 7454801, 444320, 7010481 
shader 52 total_cycles, active_cycles, idle cycles = 7450928, 417688, 7033239 
shader 53 total_cycles, active_cycles, idle cycles = 7459308, 440661, 7018647 
shader 54 total_cycles, active_cycles, idle cycles = 7449695, 426105, 7023589 
shader 55 total_cycles, active_cycles, idle cycles = 7448697, 473941, 6974755 
shader 56 total_cycles, active_cycles, idle cycles = 7441230, 433312, 7007918 
shader 57 total_cycles, active_cycles, idle cycles = 7451822, 453583, 6998239 
shader 58 total_cycles, active_cycles, idle cycles = 7459670, 426650, 7033019 
shader 59 total_cycles, active_cycles, idle cycles = 7455447, 417255, 7038191 
warps_exctd_sm 0 = 2528 
warps_exctd_sm 1 = 2464 
warps_exctd_sm 2 = 2464 
warps_exctd_sm 3 = 2592 
warps_exctd_sm 4 = 2432 
warps_exctd_sm 5 = 2560 
warps_exctd_sm 6 = 2560 
warps_exctd_sm 7 = 2560 
warps_exctd_sm 8 = 2496 
warps_exctd_sm 9 = 2592 
warps_exctd_sm 10 = 2560 
warps_exctd_sm 11 = 2560 
warps_exctd_sm 12 = 2464 
warps_exctd_sm 13 = 2624 
warps_exctd_sm 14 = 2592 
warps_exctd_sm 15 = 2656 
warps_exctd_sm 16 = 2560 
warps_exctd_sm 17 = 2560 
warps_exctd_sm 18 = 2560 
warps_exctd_sm 19 = 2656 
warps_exctd_sm 20 = 21952 
warps_exctd_sm 21 = 25312 
warps_exctd_sm 22 = 22944 
warps_exctd_sm 23 = 23168 
warps_exctd_sm 24 = 23648 
warps_exctd_sm 25 = 36352 
warps_exctd_sm 26 = 36192 
warps_exctd_sm 27 = 36576 
warps_exctd_sm 28 = 35392 
warps_exctd_sm 29 = 37120 
warps_exctd_sm 30 = 59648 
warps_exctd_sm 31 = 60224 
warps_exctd_sm 32 = 61216 
warps_exctd_sm 33 = 62112 
warps_exctd_sm 34 = 59456 
warps_exctd_sm 35 = 62976 
warps_exctd_sm 36 = 55552 
warps_exctd_sm 37 = 61760 
warps_exctd_sm 38 = 59488 
warps_exctd_sm 39 = 62976 
warps_exctd_sm 40 = 57184 
warps_exctd_sm 41 = 62208 
warps_exctd_sm 42 = 59680 
warps_exctd_sm 43 = 59104 
warps_exctd_sm 44 = 57632 
warps_exctd_sm 45 = 61408 
warps_exctd_sm 46 = 57824 
warps_exctd_sm 47 = 62592 
warps_exctd_sm 48 = 56704 
warps_exctd_sm 49 = 62816 
warps_exctd_sm 50 = 59264 
warps_exctd_sm 51 = 59776 
warps_exctd_sm 52 = 57696 
warps_exctd_sm 53 = 59712 
warps_exctd_sm 54 = 58528 
warps_exctd_sm 55 = 63552 
warps_exctd_sm 56 = 59072 
warps_exctd_sm 57 = 60896 
warps_exctd_sm 58 = 58304 
warps_exctd_sm 59 = 56704 
gpgpu_n_tot_thrd_icount = 1016851136
gpgpu_n_tot_w_icount = 31776598
gpgpu_n_stall_shd_mem = 236551633
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 6270909
gpgpu_n_mem_write_global = 142016
gpgpu_n_mem_texture = 2594656
gpgpu_n_mem_const = 6492
gpgpu_n_load_insn  = 72266816
gpgpu_n_store_insn = 2081792
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 32982016
gpgpu_n_const_mem_insn = 35063808
gpgpu_n_param_mem_insn = 10605568
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 100227
gpgpu_stall_shd_mem[c_mem][bk_conf] = 100227
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 192448981
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:305700480	W0_Idle:123387885	W0_Scoreboard:433896199	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:31776648
Warp Occupancy Distribution:
Stall:271030904	W0_Idle:110227299	W0_Scoreboard:60913508	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:5458293
Warp Occupancy Distribution:
Stall:34669576	W0_Idle:13160586	W0_Scoreboard:372982691	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:26318355
warp_utilization0: 0.035514
warp_utilization1: 0.012194
warp_utilization2: 0.058860
traffic_breakdown_coretomem[CONST_ACC_R] = 51936 {8:6492,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 17044224 {8:2130528,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 13181440 {40:50144,72:20608,136:71264,}
traffic_breakdown_coretomem[GLOBAL_ATOMIC] = 166294568 {40:4130344,72:4441,136:5596,}
traffic_breakdown_coretomem[INST_ACC_R] = 70800 {8:8850,}
traffic_breakdown_coretomem[TEXTURE_ACC_R] = 20757248 {8:2594656,}
traffic_breakdown_memtocore[CONST_ACC_R] = 467424 {72:6492,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 289751808 {136:2130528,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 1136128 {8:142016,}
traffic_breakdown_memtocore[GLOBAL_ATOMIC] = 166270096 {40:4129734,72:4440,136:5596,}
traffic_breakdown_memtocore[INST_ACC_R] = 1203600 {136:8850,}
traffic_breakdown_memtocore[TEXTURE_ACC_R] = 352873216 {136:2594656,}
maxmrqlatency = 1068 
maxdqlatency = 0 
maxmflatency = 10390 
averagemflatency = 838 
averagemflatency_1 = 854 
averagemflatency_2= 820 
averagemrqlatency_1 = 66 
averagemrqlatency_2 = 72 
max_icnt2mem_latency = 9574 
max_icnt2sh_latency = 7469994 
mrq_lat_table:2764842 	99225 	180711 	342417 	809822 	1375286 	1801325 	1435780 	394919 	12696 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	70290 	83335 	112369 	472444 	1641125 	3971281 	2470883 	187809 	3870 	51 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	714916 	401301 	856794 	698036 	1052912 	2007793 	2314137 	912637 	62265 	2020 	28 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	4883539 	3564060 	408239 	15435 	168 	0 	0 	0 	0 	0 	0 	0 	180 	768 	3490 	4438 	8876 	15490 	35171 	73603 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1 	127 	14558 	252 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        32        32        32        32        32        32        32        32        32        32        12        16        16        17        15        14 
dram[1]:        24        32        32        32        32        32        32        30        32        24        15        13        17        18        11        14 
dram[2]:        32        24        32        32        32        32        32        30        32        19        18        13        15        18        15        18 
dram[3]:        32        20        28        30        32        30        32        28        30        22        17        15        14        17        13        11 
dram[4]:        32        32        32        32        32        32        32        28        28        28        17        17        11        15        12        12 
dram[5]:        32        24        32        32        32        32        32        26        28        22        15        18        15        14        21        14 
maximum service time to same row:
dram[0]:      1247      1423      1295      1338      1601      1581      1270      1489      1602      1458      2180      2291      2175      2301      2487      2177 
dram[1]:      1071      1451      1481      1400      1448      1292      1409      1229      1341      1457      2449      2343      2589      2115      2439      2044 
dram[2]:      1409      1004      1362      1694      1156      1503      1330      1414      1651      1457      2269      2594      2391      2454      2235      2451 
dram[3]:      1576      1457      1232      1251      1381      1192      1369      1237      1374      1280      2372      2604      2338      2306      2371      2412 
dram[4]:      1327      1419      1477      1294      1349      1163      1303      1303      1156      1505      2269      2122      2269      2216      2276      2213 
dram[5]:      1348      1450      1194      1334      1433      1314      1431      1265      1353      1310      2029      2287      2082      2281      2285      2282 
average row accesses per activate:
dram[0]:  1.168946  1.158158  1.159441  1.162780  1.165149  1.161194  1.180523  1.175337  1.164300  1.158382  1.166586  1.172097  1.176570  1.172074  1.178828  1.176106 
dram[1]:  1.154359  1.155284  1.162203  1.159727  1.160395  1.162722  1.174325  1.177251  1.158716  1.160972  1.165412  1.168628  1.171212  1.169995  1.171070  1.178524 
dram[2]:  1.153695  1.163267  1.156557  1.165826  1.162854  1.190107  1.169565  1.186420  1.153008  1.158893  1.160690  1.168799  1.174789  1.183677  1.168871  1.186660 
dram[3]:  1.152665  1.154913  1.160837  1.163189  1.158778  1.168680  1.170036  1.181290  1.151086  1.158392  1.167390  1.168153  1.169520  1.170487  1.174956  1.181660 
dram[4]:  1.160123  1.159971  1.162325  1.161179  1.163070  1.164593  1.180886  1.175615  1.153611  1.155739  1.188291  1.168595  1.169222  1.171831  1.178702  1.183474 
dram[5]:  1.155409  1.159078  1.160893  1.161325  1.157613  1.163265  1.168709  1.179911  1.157682  1.158925  1.164368  1.165221  1.172098  1.170312  1.171069  1.188051 
average row locality = 9217026/7895292 = 1.167408
average row locality_1 = 6837674/5987411 = 1.142008
average row locality_2 = 2379352/1907881 = 1.247118
average row locality_3 = 0/0 = -nan
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:     64502     60992     59713     58574     62317     59464     63314     61240     63394     59575     61774     60922     63745     61347     64373     62730 
dram[1]:     61203     58737     59533     57944     59543     59040     61269     60791     61485     60557     59788     59565     61638     60769     62208     62235 
dram[2]:     61483     63536     58341     61122     60812     66004     60882     63957     60830     61948     60178     62250     62721     65216     61410     65198 
dram[3]:     58574     60325     59563     59339     58707     61346     60398     62526     59497     60582     60885     60030     61189     60958     62854     63070 
dram[4]:     62832     60968     61121     59012     61535     61281     63837     60897     61312     60206     66113     60953     62385     61521     64627     64137 
dram[5]:     60562     60056     59758     59195     59492     60249     60575     61918     61298     60244     60663     59245     62104     60521     61856     64100 
total reads: 5884585
bank skew: 66113/57944 = 1.14
chip skew: 995888/966305 = 1.03
number of total write accesses:
dram[0]:     35852     32659     32147     31088     35460     32981     37408     35504     38353     34642     36838     36028     37463     34968     36372     34742 
dram[1]:     32666     30459     31949     30485     32873     32522     35459     35017     36528     35561     34939     34686     35333     34506     34370     34305 
dram[2]:     32782     34904     30907     33396     34144     39118     35174     38049     35858     36923     35305     37327     36404     38803     33583     37136 
dram[3]:     30323     31942     32042     31684     32147     34737     34575     36635     34565     35612     35950     35046     34914     34535     34927     35133 
dram[4]:     34377     32580     33333     31488     34823     34650     37954     35142     36265     35303     41242     35989     36074     35189     36610     36076 
dram[5]:     32305     31634     32194     31653     32846     33680     34815     36122     36246     35265     35742     34236     35767     34190     33900     36088 
total reads: 3332521
bank skew: 41242/30323 = 1.36
chip skew: 569813/541658 = 1.05
average mf latency per bank:
dram[0]:        912       854       874       816       813       764       791       742       790       748       853       803       910       859       938       879
dram[1]:        799       823       765       786       717       729       689       704       693       708       751       759       793       807       815       833
dram[2]:        870      1044       841       984       784      1204       750       898       751       884       815       943       874      1025       897      1050
dram[3]:        821       805       775       779       725       741       689       690       691       697       741       757       806       811       830       838
dram[4]:        959       883       904       842       850       787       819       756       813       753       897       815       938       879       959       902
dram[5]:        806       827       776       795       720       755       699       730       705       736       760       783       810       835       832       858
maximum mf latency per bank:
dram[0]:       6828      7390      8333      8687      9657      8108      9111      7325      8176      7270      9704      6918      6968      9588      7463      7336
dram[1]:       8119      8128      9964      8577      6931      9161      7041      6978      7672      7854      6870      7643      9590      8143      8657      7401
dram[2]:       9026      9295      9822      8402      8259      7978     10057      7705      7023      7973      8006      8313      7557      7989      6687      6902
dram[3]:       8510      7093      9237      7380      8890      8869      6476      6832      9572      7980      7767      8139      8207      5709      6859      6970
dram[4]:       7601      6808      8275      9716      9430      8955      6504      7246      9143      7664      7111      8463      8075      7473      8658      8139
dram[5]:       7154      7930      8894     10390      9480      7413      8553      7037      7574      7115      8399      9796      8874      9022      5832      6743
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9860393 n_nop=4113424 n_act=1326700 n_pre=1326688 n_req=1003349 n_req_1=540710 n_req_2=462639 n_req_3=0 n_rd=1975915 n_write=1117666 bw_util=0.4055 bw_util_1=0.2193 bw_util_2=0.1862 bw_util_3=0 blp=10.451279 blp_1= 3.650923 blp_2= 3.033937 blp_3= -nan
 n_activity=9844455 dram_eff=0.4062 dram_eff_1=0.2197 dram_eff_2=0.1865 dram_eff_3=0
bk0: 129004a 3737323i bk1: 121984a 3966747i bk2: 119422a 3963768i bk3: 117148a 3988614i bk4: 124634a 3322626i bk5: 118928a 3568715i bk6: 126624a 2927952i bk7: 122476a 3042866i bk8: 126788a 3502807i bk9: 119150a 3805894i bk10: 123539a 3436271i bk11: 121842a 3406178i bk12: 127484a 3049315i bk13: 122690a 3271453i bk14: 128746a 2951272i bk15: 125456a 3058250i 
bw_dist = 0.219	0.186	0.000	0.593	0.002
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=14.6643
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9860393 n_nop=4264780 n_act=1293540 n_pre=1293524 n_req=981454 n_req_1=520052 n_req_2=461402 n_req_3=0 n_rd=1932584 n_write=1075965 bw_util=0.3966 bw_util_1=0.211 bw_util_2=0.1857 bw_util_3=0 blp=10.031421 blp_1= 3.552124 blp_2= 2.999872 blp_3= -nan
 n_activity=9813178 dram_eff=0.3986 dram_eff_1=0.212 dram_eff_2=0.1866 dram_eff_3=0
bk0: 122406a 4186391i bk1: 117474a 4346944i bk2: 119058a 4105243i bk3: 115888a 4188565i bk4: 119082a 3802150i bk5: 118080a 3769353i bk6: 122538a 3318579i bk7: 121579a 3268965i bk8: 122967a 3832116i bk9: 121114a 3789757i bk10: 119576a 3782846i bk11: 119130a 3704423i bk12: 123274a 3456974i bk13: 121538a 3471693i bk14: 124412a 3350979i bk15: 124468a 3274791i 
bw_dist = 0.211	0.186	0.000	0.599	0.005
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=13.4811
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9860393 n_nop=4058314 n_act=1339041 n_pre=1339029 n_req=1011313 n_req_1=548003 n_req_2=463310 n_req_3=0 n_rd=1991743 n_write=1132266 bw_util=0.4088 bw_util_1=0.2223 bw_util_2=0.1865 bw_util_3=0 blp=10.594542 blp_1= 3.684333 blp_2= 3.045291 blp_3= -nan
 n_activity=9850872 dram_eff=0.4092 dram_eff_1=0.2225 dram_eff_2=0.1866 dram_eff_3=0
bk0: 122964a 4047108i bk1: 127066a 3658138i bk2: 116680a 4088462i bk3: 122240a 3655951i bk4: 121618a 3472528i bk5: 132006a 2722052i bk6: 121762a 3154220i bk7: 127914a 2681132i bk8: 121654a 3787265i bk9: 123896a 3503454i bk10: 120356a 3601019i bk11: 124500a 3214978i bk12: 125441a 3168149i bk13: 130430a 2736715i bk14: 122820a 3275032i bk15: 130396a 2702490i 
bw_dist = 0.222	0.186	0.000	0.590	0.001
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=15.0818
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9860393 n_nop=4240339 n_act=1299087 n_pre=1299076 n_req=984972 n_req_1=523172 n_req_2=461800 n_req_3=0 n_rd=1939669 n_write=1082222 bw_util=0.3981 bw_util_1=0.2122 bw_util_2=0.1859 bw_util_3=0 blp=10.110552 blp_1= 3.572138 blp_2= 3.004104 blp_3= -nan
 n_activity=9819049 dram_eff=0.3998 dram_eff_1=0.2131 dram_eff_2=0.1866 dram_eff_3=0
bk0: 117148a 4486617i bk1: 120646a 4153939i bk2: 119123a 4071195i bk3: 118678a 4001684i bk4: 117412a 3868379i bk5: 122690a 3429104i bk6: 120796a 3388990i bk7: 125052a 3035719i bk8: 118990a 4034621i bk9: 121162a 3767854i bk10: 121770a 3626917i bk11: 120060a 3632503i bk12: 122378a 3484022i bk13: 121916a 3429360i bk14: 125708a 3233518i bk15: 126140a 3133395i 
bw_dist = 0.212	0.186	0.000	0.598	0.004
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=13.684
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9860393 n_nop=4079025 n_act=1334561 n_pre=1334548 n_req=1008195 n_req_1=545266 n_req_2=462929 n_req_3=0 n_rd=1985445 n_write=1126814 bw_util=0.4075 bw_util_1=0.2212 bw_util_2=0.1863 bw_util_3=0 blp=10.541243 blp_1= 3.676744 blp_2= 3.038999 blp_3= -nan
 n_activity=9848701 dram_eff=0.408 dram_eff_1=0.2215 dram_eff_2=0.1865 dram_eff_3=0
bk0: 125664a 3881053i bk1: 121934a 3954164i bk2: 122242a 3788582i bk3: 118024a 3928047i bk4: 123070a 3388595i bk5: 122562a 3289601i bk6: 127674a 2808271i bk7: 121790a 3079992i bk8: 122622a 3752293i bk9: 120399a 3723334i bk10: 132226a 2874642i bk11: 121906a 3385122i bk12: 124770a 3215331i bk13: 123042a 3232986i bk14: 129246a 2888412i bk15: 128274a 2854541i 
bw_dist = 0.221	0.186	0.000	0.591	0.001
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=14.927
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9860393 n_nop=4226046 n_act=1302341 n_pre=1302329 n_req=986953 n_req_1=525126 n_req_2=461827 n_req_3=0 n_rd=1943650 n_write=1086027 bw_util=0.3989 bw_util_1=0.213 bw_util_2=0.1859 bw_util_3=0 blp=10.146726 blp_1= 3.579790 blp_2= 3.004469 blp_3= -nan
 n_activity=9823600 dram_eff=0.4004 dram_eff_1=0.2138 dram_eff_2=0.1866 dram_eff_3=0
bk0: 121122a 4227214i bk1: 120112a 4170862i bk2: 119516a 4019165i bk3: 118390a 3974595i bk4: 118984a 3741438i bk5: 120498a 3554829i bk6: 121150a 3347333i bk7: 123836a 3084991i bk8: 122586a 3838630i bk9: 120486a 3806784i bk10: 121326a 3634346i bk11: 118488a 3718507i bk12: 124204a 3383701i bk13: 121042a 3480223i bk14: 123712a 3378124i bk15: 128198a 2994927i 
bw_dist = 0.213	0.186	0.000	0.597	0.004
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=13.8192

========= L2 cache stats =========
L2_cache_bank[0]: Access = 762463, Miss = 503142, Miss_rate = 0.660, Pending_hits = 9595, Reservation_fails = 363664
L2_cache_bank[1]: Access = 736688, Miss = 484850, Miss_rate = 0.658, Pending_hits = 8594, Reservation_fails = 283110
L2_cache_bank[2]: Access = 749499, Miss = 486675, Miss_rate = 0.649, Pending_hits = 8105, Reservation_fails = 260412
L2_cache_bank[3]: Access = 738597, Miss = 479643, Miss_rate = 0.649, Pending_hits = 7800, Reservation_fails = 254799
L2_cache_bank[4]: Access = 740688, Miss = 486673, Miss_rate = 0.657, Pending_hits = 8644, Reservation_fails = 213246
L2_cache_bank[5]: Access = 787385, Miss = 509245, Miss_rate = 0.647, Pending_hits = 10050, Reservation_fails = 421227
L2_cache_bank[6]: Access = 740942, Miss = 481672, Miss_rate = 0.650, Pending_hits = 7765, Reservation_fails = 212710
L2_cache_bank[7]: Access = 756256, Miss = 488184, Miss_rate = 0.646, Pending_hits = 8431, Reservation_fails = 265420
L2_cache_bank[8]: Access = 760684, Miss = 503776, Miss_rate = 0.662, Pending_hits = 9816, Reservation_fails = 352661
L2_cache_bank[9]: Access = 749518, Miss = 488995, Miss_rate = 0.652, Pending_hits = 9042, Reservation_fails = 295341
L2_cache_bank[10]: Access = 746232, Miss = 486328, Miss_rate = 0.652, Pending_hits = 8288, Reservation_fails = 233667
L2_cache_bank[11]: Access = 753669, Miss = 485543, Miss_rate = 0.644, Pending_hits = 8565, Reservation_fails = 277992
Cache L2_bank_000:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 762463, Miss = 503142 (0.66), PendingHit = 9595 (0.0126)
Cache L2_bank_001:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 736688, Miss = 484850 (0.658), PendingHit = 8594 (0.0117)
Cache L2_bank_002:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 749499, Miss = 486675 (0.649), PendingHit = 8105 (0.0108)
Cache L2_bank_003:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 738597, Miss = 479643 (0.649), PendingHit = 7800 (0.0106)
Cache L2_bank_004:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 740688, Miss = 486673 (0.657), PendingHit = 8644 (0.0117)
Cache L2_bank_005:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 787385, Miss = 509245 (0.647), PendingHit = 10050 (0.0128)
Cache L2_bank_006:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 740942, Miss = 481672 (0.65), PendingHit = 7765 (0.0105)
Cache L2_bank_007:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 756256, Miss = 488184 (0.646), PendingHit = 8431 (0.0111)
Cache L2_bank_008:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 760684, Miss = 503776 (0.662), PendingHit = 9816 (0.0129)
Cache L2_bank_009:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 749518, Miss = 488995 (0.652), PendingHit = 9042 (0.0121)
Cache L2_bank_010:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 746232, Miss = 486328 (0.652), PendingHit = 8288 (0.0111)
Cache L2_bank_011:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 753669, Miss = 485543 (0.644), PendingHit = 8565 (0.0114)
L2 Cache Total Miss Rate = 0.652
Stream 1: L2 Cache Miss Rate = 0.743
Stream 2: L2 Cache Miss Rate = 0.549
Stream 1: Accesses  = 4802918
Stream 1: Misses  = 3566510
Stream 2: Accesses  = 4219703
Stream 2: Misses  = 2318216
Stream 1+2: Accesses  = 9022621
Stream 1+2: Misses  = 5884726
Total Accesses  = 9022621
MPKI-CORES
CORE_L2MPKI_0	77.218
CORE_L2MPKI_1	78.792
CORE_L2MPKI_2	77.006
CORE_L2MPKI_3	77.856
CORE_L2MPKI_4	77.800
CORE_L2MPKI_5	79.119
CORE_L2MPKI_6	78.282
CORE_L2MPKI_7	79.246
CORE_L2MPKI_8	78.204
CORE_L2MPKI_9	79.451
CORE_L2MPKI_10	77.818
CORE_L2MPKI_11	79.166
CORE_L2MPKI_12	79.040
CORE_L2MPKI_13	80.008
CORE_L2MPKI_14	79.363
CORE_L2MPKI_15	80.061
CORE_L2MPKI_16	77.436
CORE_L2MPKI_17	78.417
CORE_L2MPKI_18	77.254
CORE_L2MPKI_19	79.003
CORE_L2MPKI_20	9.958
CORE_L2MPKI_21	8.769
CORE_L2MPKI_22	9.394
CORE_L2MPKI_23	9.950
CORE_L2MPKI_24	9.281
CORE_L2MPKI_25	5.716
CORE_L2MPKI_26	5.580
CORE_L2MPKI_27	5.543
CORE_L2MPKI_28	5.586
CORE_L2MPKI_29	5.470
CORE_L2MPKI_30	2.797
CORE_L2MPKI_31	2.756
CORE_L2MPKI_32	2.694
CORE_L2MPKI_33	2.742
CORE_L2MPKI_34	2.795
CORE_L2MPKI_35	2.731
CORE_L2MPKI_36	2.986
CORE_L2MPKI_37	2.761
CORE_L2MPKI_38	2.822
CORE_L2MPKI_39	2.692
CORE_L2MPKI_40	2.855
CORE_L2MPKI_41	2.761
CORE_L2MPKI_42	2.778
CORE_L2MPKI_43	2.845
CORE_L2MPKI_44	2.865
CORE_L2MPKI_45	2.698
CORE_L2MPKI_46	2.847
CORE_L2MPKI_47	2.719
CORE_L2MPKI_48	2.887
CORE_L2MPKI_49	2.684
CORE_L2MPKI_50	2.829
CORE_L2MPKI_51	2.759
CORE_L2MPKI_52	2.781
CORE_L2MPKI_53	2.775
CORE_L2MPKI_54	2.812
CORE_L2MPKI_55	2.696
CORE_L2MPKI_56	2.758
CORE_L2MPKI_57	2.731
CORE_L2MPKI_58	2.778
CORE_L2MPKI_59	2.913
Avg_MPKI_Stream1= 54.860
Avg_MPKI_Stream2= 2.785
MISSES-CORES
CORE_MISSES_0	123895
CORE_MISSES_1	128211
CORE_MISSES_2	122493
CORE_MISSES_3	130113
CORE_MISSES_4	119013
CORE_MISSES_5	131461
CORE_MISSES_6	126052
CORE_MISSES_7	131386
CORE_MISSES_8	125644
CORE_MISSES_9	133697
CORE_MISSES_10	125306
CORE_MISSES_11	127477
CORE_MISSES_12	126725
CORE_MISSES_13	134025
CORE_MISSES_14	134081
CORE_MISSES_15	137520
CORE_MISSES_16	124690
CORE_MISSES_17	126270
CORE_MISSES_18	128427
CORE_MISSES_19	133565
CORE_MISSES_20	101224
CORE_MISSES_21	106904
CORE_MISSES_22	99449
CORE_MISSES_23	111706
CORE_MISSES_24	101350
CORE_MISSES_25	97990
CORE_MISSES_26	95554
CORE_MISSES_27	95182
CORE_MISSES_28	92146
CORE_MISSES_29	94954
CORE_MISSES_30	77112
CORE_MISSES_31	77149
CORE_MISSES_32	76137
CORE_MISSES_33	79053
CORE_MISSES_34	76921
CORE_MISSES_35	80079
CORE_MISSES_36	75892
CORE_MISSES_37	78485
CORE_MISSES_38	76553
CORE_MISSES_39	79348
CORE_MISSES_40	74788
CORE_MISSES_41	79866
CORE_MISSES_42	77476
CORE_MISSES_43	78385
CORE_MISSES_44	76531
CORE_MISSES_45	77296
CORE_MISSES_46	75631
CORE_MISSES_47	80107
CORE_MISSES_48	74812
CORE_MISSES_49	78195
CORE_MISSES_50	76929
CORE_MISSES_51	77630
CORE_MISSES_52	73532
CORE_MISSES_53	77419
CORE_MISSES_54	75849
CORE_MISSES_55	80917
CORE_MISSES_56	75670
CORE_MISSES_57	78459
CORE_MISSES_58	75041
CORE_MISSES_59	76954
L2_MISSES = 5884726
L2_total_cache_accesses = 9022621
L2_total_cache_misses = 5884726
L2_total_cache_miss_rate = 0.6522
L2_total_cache_pending_hits = 104695
L2_total_cache_reservation_fails = 3434249
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 914323
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 27387
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 5328897
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 3024701
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 4587
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 614
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1291
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 9803
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 2056171
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 67827
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 470658
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 321002
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 50365
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 8266
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 83385
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 46033
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 7754
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 601
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 495
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 32710
L2_cache_data_port_util = 0.247
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=32132430
icnt_total_pkts_simt_to_mem=13560949
statistics from finished app 2
-------------------------------------------------
gpu_ipc_1 =       4.8532
gpu_ipc_2 =     129.9083
gpu_tot_sim_cycle_stream_1 = 7469994
gpu_tot_sim_cycle_stream_2 = 7467261
gpu_sim_insn_1 = 36253312
gpu_sim_insn_2 = 970059360
gpu_sim_cycle = 7469995
gpu_sim_insn = 1006312672
gpu_ipc =     134.7140
gpu_tot_sim_cycle = 7469995
gpu_tot_sim_insn = 1006312672
gpu_tot_ipc =     134.7140
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 29937757
gpu_stall_icnt2sh    = 10644507
gpu_total_sim_rate=122288

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 16588859
	L1I_total_cache_misses = 56123
	L1I_total_cache_miss_rate = 0.0034
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 160, Miss = 160, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 549
	L1D_cache_core[1]: Access = 168, Miss = 168, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 747
	L1D_cache_core[2]: Access = 160, Miss = 160, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 687
	L1D_cache_core[3]: Access = 168, Miss = 168, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 394
	L1D_cache_core[4]: Access = 152, Miss = 152, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 638
	L1D_cache_core[5]: Access = 168, Miss = 168, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 678
	L1D_cache_core[6]: Access = 160, Miss = 160, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 719
	L1D_cache_core[7]: Access = 168, Miss = 168, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 787
	L1D_cache_core[8]: Access = 160, Miss = 160, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 730
	L1D_cache_core[9]: Access = 168, Miss = 168, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 799
	L1D_cache_core[10]: Access = 160, Miss = 160, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 887
	L1D_cache_core[11]: Access = 160, Miss = 160, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 732
	L1D_cache_core[12]: Access = 160, Miss = 160, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 762
	L1D_cache_core[13]: Access = 168, Miss = 168, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 855
	L1D_cache_core[14]: Access = 176, Miss = 176, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 882
	L1D_cache_core[15]: Access = 176, Miss = 176, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 711
	L1D_cache_core[16]: Access = 160, Miss = 160, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 912
	L1D_cache_core[17]: Access = 160, Miss = 160, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 798
	L1D_cache_core[18]: Access = 168, Miss = 168, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 818
	L1D_cache_core[19]: Access = 168, Miss = 168, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1000
	L1D_cache_core[20]: Access = 21640, Miss = 21640, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 50103
	L1D_cache_core[21]: Access = 26438, Miss = 26438, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 21182
	L1D_cache_core[22]: Access = 22596, Miss = 22596, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 40693
	L1D_cache_core[23]: Access = 23970, Miss = 23970, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 45308
	L1D_cache_core[24]: Access = 23440, Miss = 23440, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 39180
	L1D_cache_core[25]: Access = 38713, Miss = 38713, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 61681
	L1D_cache_core[26]: Access = 38789, Miss = 38789, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 62376
	L1D_cache_core[27]: Access = 38867, Miss = 38867, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 60996
	L1D_cache_core[28]: Access = 37365, Miss = 37365, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 76066
	L1D_cache_core[29]: Access = 39304, Miss = 39304, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 50763
	L1D_cache_core[30]: Access = 64806, Miss = 64806, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 121344
	L1D_cache_core[31]: Access = 65802, Miss = 65802, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 131363
	L1D_cache_core[32]: Access = 66241, Miss = 66241, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 113572
	L1D_cache_core[33]: Access = 67557, Miss = 67557, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 102783
	L1D_cache_core[34]: Access = 64749, Miss = 64749, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 130077
	L1D_cache_core[35]: Access = 68753, Miss = 68753, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 95286
	L1D_cache_core[36]: Access = 59916, Miss = 59916, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 171972
	L1D_cache_core[37]: Access = 66768, Miss = 66768, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 116566
	L1D_cache_core[38]: Access = 63771, Miss = 63771, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 119702
	L1D_cache_core[39]: Access = 69194, Miss = 69194, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 98466
	L1D_cache_core[40]: Access = 61621, Miss = 61621, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 153773
	L1D_cache_core[41]: Access = 67970, Miss = 67970, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 117378
	L1D_cache_core[42]: Access = 65532, Miss = 65532, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 112299
	L1D_cache_core[43]: Access = 64814, Miss = 64814, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 149018
	L1D_cache_core[44]: Access = 62826, Miss = 62826, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 115291
	L1D_cache_core[45]: Access = 67297, Miss = 67297, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 100847
	L1D_cache_core[46]: Access = 62513, Miss = 62513, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 136119
	L1D_cache_core[47]: Access = 69239, Miss = 69239, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 77250
	L1D_cache_core[48]: Access = 61057, Miss = 61057, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 145264
	L1D_cache_core[49]: Access = 68332, Miss = 68332, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 91324
	L1D_cache_core[50]: Access = 63934, Miss = 63934, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 150931
	L1D_cache_core[51]: Access = 66124, Miss = 66124, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 110646
	L1D_cache_core[52]: Access = 62080, Miss = 62080, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 139616
	L1D_cache_core[53]: Access = 65637, Miss = 65637, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 112191
	L1D_cache_core[54]: Access = 63356, Miss = 63356, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 131187
	L1D_cache_core[55]: Access = 70503, Miss = 70503, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 71540
	L1D_cache_core[56]: Access = 64610, Miss = 64610, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 125804
	L1D_cache_core[57]: Access = 67575, Miss = 67575, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 118831
	L1D_cache_core[58]: Access = 63488, Miss = 63488, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 134975
	L1D_cache_core[59]: Access = 62069, Miss = 62069, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 136049
	L1D_total_cache_accesses = 2272544
	L1D_total_cache_misses = 2272544
	L1D_total_cache_miss_rate = 1.0000
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 4154897
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.005
L1C_cache:
	L1C_total_cache_accesses = 1427168
	L1C_total_cache_misses = 9717
	L1C_total_cache_miss_rate = 0.0068
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 100227
L1T_cache:
	L1T_total_cache_accesses = 6909120
	L1T_total_cache_misses = 2594656
	L1T_total_cache_miss_rate = 0.3755
	L1T_total_cache_pending_hits = 4314464
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 2130528
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 3908186
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 1417451
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 9717
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 100227
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 4314464
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 2594656
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 142016
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 246711
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 16532736
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 56123
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
1893, 1893, 1893, 1893, 1893, 1893, 1893, 1893, 1893, 1893, 1893, 1893, 1893, 1893, 1893, 1713, 1262, 1262, 1262, 1262, 1262, 1262, 1262, 1262, 1262, 1262, 1262, 1262, 1262, 1262, 1262, 1262, 
shader 0 total_cycles, active_cycles, idle cycles = 7469995, 25150, 7444845 
shader 1 total_cycles, active_cycles, idle cycles = 7469995, 25509, 7444486 
shader 2 total_cycles, active_cycles, idle cycles = 7469995, 24934, 7445060 
shader 3 total_cycles, active_cycles, idle cycles = 7469995, 26196, 7443798 
shader 4 total_cycles, active_cycles, idle cycles = 7460457, 23978, 7436479 
shader 5 total_cycles, active_cycles, idle cycles = 7469995, 26046, 7443949 
shader 6 total_cycles, active_cycles, idle cycles = 7465113, 25240, 7439873 
shader 7 total_cycles, active_cycles, idle cycles = 7469995, 25990, 7444005 
shader 8 total_cycles, active_cycles, idle cycles = 7469995, 25183, 7444811 
shader 9 total_cycles, active_cycles, idle cycles = 7469995, 26377, 7443618 
shader 10 total_cycles, active_cycles, idle cycles = 7460457, 25240, 7435217 
shader 11 total_cycles, active_cycles, idle cycles = 7460457, 25240, 7435217 
shader 12 total_cycles, active_cycles, idle cycles = 7469995, 25131, 7444863 
shader 13 total_cycles, active_cycles, idle cycles = 7469995, 26258, 7443737 
shader 14 total_cycles, active_cycles, idle cycles = 7469995, 26486, 7443509 
shader 15 total_cycles, active_cycles, idle cycles = 7469995, 26927, 7443068 
shader 16 total_cycles, active_cycles, idle cycles = 7460457, 25240, 7435217 
shader 17 total_cycles, active_cycles, idle cycles = 7460457, 25240, 7435217 
shader 18 total_cycles, active_cycles, idle cycles = 7469995, 26059, 7443936 
shader 19 total_cycles, active_cycles, idle cycles = 7469995, 26500, 7443495 
shader 20 total_cycles, active_cycles, idle cycles = 7443858, 160469, 7283389 
shader 21 total_cycles, active_cycles, idle cycles = 7452102, 192402, 7259699 
shader 22 total_cycles, active_cycles, idle cycles = 7453574, 167139, 7286435 
shader 23 total_cycles, active_cycles, idle cycles = 7444328, 177143, 7267185 
shader 24 total_cycles, active_cycles, idle cycles = 7450432, 172409, 7278022 
shader 25 total_cycles, active_cycles, idle cycles = 7451529, 270638, 7180890 
shader 26 total_cycles, active_cycles, idle cycles = 7448271, 270333, 7177937 
shader 27 total_cycles, active_cycles, idle cycles = 7437665, 271133, 7166532 
shader 28 total_cycles, active_cycles, idle cycles = 7440954, 260465, 7180488 
shader 29 total_cycles, active_cycles, idle cycles = 7444961, 274087, 7170874 
shader 30 total_cycles, active_cycles, idle cycles = 7459815, 435436, 7024379 
shader 31 total_cycles, active_cycles, idle cycles = 7447149, 442082, 7005066 
shader 32 total_cycles, active_cycles, idle cycles = 7461239, 446444, 7014795 
shader 33 total_cycles, active_cycles, idle cycles = 7454211, 455320, 6998890 
shader 34 total_cycles, active_cycles, idle cycles = 7454799, 434719, 7020080 
shader 35 total_cycles, active_cycles, idle cycles = 7449111, 463015, 6986095 
shader 36 total_cycles, active_cycles, idle cycles = 7452120, 401478, 7050641 
shader 37 total_cycles, active_cycles, idle cycles = 7453690, 448925, 7004764 
shader 38 total_cycles, active_cycles, idle cycles = 7449003, 428502, 7020500 
shader 39 total_cycles, active_cycles, idle cycles = 7459018, 465459, 6993559 
shader 40 total_cycles, active_cycles, idle cycles = 7453832, 413702, 7040130 
shader 41 total_cycles, active_cycles, idle cycles = 7453456, 456826, 6996629 
shader 42 total_cycles, active_cycles, idle cycles = 7447255, 440492, 7006763 
shader 43 total_cycles, active_cycles, idle cycles = 7452991, 435128, 7017863 
shader 44 total_cycles, active_cycles, idle cycles = 7446527, 421859, 7024667 
shader 45 total_cycles, active_cycles, idle cycles = 7450836, 452426, 6998410 
shader 46 total_cycles, active_cycles, idle cycles = 7444779, 419633, 7025145 
shader 47 total_cycles, active_cycles, idle cycles = 7446836, 465294, 6981542 
shader 48 total_cycles, active_cycles, idle cycles = 7454892, 409290, 7045601 
shader 49 total_cycles, active_cycles, idle cycles = 7446820, 460172, 6986647 
shader 50 total_cycles, active_cycles, idle cycles = 7455627, 429452, 7026174 
shader 51 total_cycles, active_cycles, idle cycles = 7454801, 444320, 7010481 
shader 52 total_cycles, active_cycles, idle cycles = 7450928, 417688, 7033239 
shader 53 total_cycles, active_cycles, idle cycles = 7459308, 440661, 7018647 
shader 54 total_cycles, active_cycles, idle cycles = 7449695, 426105, 7023589 
shader 55 total_cycles, active_cycles, idle cycles = 7448697, 473941, 6974755 
shader 56 total_cycles, active_cycles, idle cycles = 7441230, 433312, 7007918 
shader 57 total_cycles, active_cycles, idle cycles = 7451822, 453583, 6998239 
shader 58 total_cycles, active_cycles, idle cycles = 7459670, 426650, 7033019 
shader 59 total_cycles, active_cycles, idle cycles = 7455447, 417255, 7038191 
warps_exctd_sm 0 = 2528 
warps_exctd_sm 1 = 2464 
warps_exctd_sm 2 = 2464 
warps_exctd_sm 3 = 2592 
warps_exctd_sm 4 = 2432 
warps_exctd_sm 5 = 2560 
warps_exctd_sm 6 = 2560 
warps_exctd_sm 7 = 2560 
warps_exctd_sm 8 = 2496 
warps_exctd_sm 9 = 2592 
warps_exctd_sm 10 = 2560 
warps_exctd_sm 11 = 2560 
warps_exctd_sm 12 = 2464 
warps_exctd_sm 13 = 2624 
warps_exctd_sm 14 = 2592 
warps_exctd_sm 15 = 2656 
warps_exctd_sm 16 = 2560 
warps_exctd_sm 17 = 2560 
warps_exctd_sm 18 = 2560 
warps_exctd_sm 19 = 2656 
warps_exctd_sm 20 = 21952 
warps_exctd_sm 21 = 25312 
warps_exctd_sm 22 = 22944 
warps_exctd_sm 23 = 23168 
warps_exctd_sm 24 = 23648 
warps_exctd_sm 25 = 36352 
warps_exctd_sm 26 = 36192 
warps_exctd_sm 27 = 36576 
warps_exctd_sm 28 = 35392 
warps_exctd_sm 29 = 37120 
warps_exctd_sm 30 = 59648 
warps_exctd_sm 31 = 60224 
warps_exctd_sm 32 = 61216 
warps_exctd_sm 33 = 62112 
warps_exctd_sm 34 = 59456 
warps_exctd_sm 35 = 62976 
warps_exctd_sm 36 = 55552 
warps_exctd_sm 37 = 61760 
warps_exctd_sm 38 = 59488 
warps_exctd_sm 39 = 62976 
warps_exctd_sm 40 = 57184 
warps_exctd_sm 41 = 62208 
warps_exctd_sm 42 = 59680 
warps_exctd_sm 43 = 59104 
warps_exctd_sm 44 = 57632 
warps_exctd_sm 45 = 61408 
warps_exctd_sm 46 = 57824 
warps_exctd_sm 47 = 62592 
warps_exctd_sm 48 = 56704 
warps_exctd_sm 49 = 62816 
warps_exctd_sm 50 = 59264 
warps_exctd_sm 51 = 59776 
warps_exctd_sm 52 = 57696 
warps_exctd_sm 53 = 59712 
warps_exctd_sm 54 = 58528 
warps_exctd_sm 55 = 63552 
warps_exctd_sm 56 = 59072 
warps_exctd_sm 57 = 60896 
warps_exctd_sm 58 = 58304 
warps_exctd_sm 59 = 56704 
gpgpu_n_tot_thrd_icount = 1016851136
gpgpu_n_tot_w_icount = 31776598
gpgpu_n_stall_shd_mem = 236551633
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 6270909
gpgpu_n_mem_write_global = 142016
gpgpu_n_mem_texture = 2594656
gpgpu_n_mem_const = 6492
gpgpu_n_load_insn  = 72266816
gpgpu_n_store_insn = 2081792
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 32982016
gpgpu_n_const_mem_insn = 35063808
gpgpu_n_param_mem_insn = 10605568
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 100227
gpgpu_stall_shd_mem[c_mem][bk_conf] = 100227
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 192448981
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:305700480	W0_Idle:123387885	W0_Scoreboard:433896199	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:31776648
Warp Occupancy Distribution:
Stall:271030904	W0_Idle:110227299	W0_Scoreboard:60913508	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:5458293
Warp Occupancy Distribution:
Stall:34669576	W0_Idle:13160586	W0_Scoreboard:372982691	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:26318355
warp_utilization0: 0.035514
warp_utilization1: 0.012194
warp_utilization2: 0.058860
traffic_breakdown_coretomem[CONST_ACC_R] = 51936 {8:6492,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 17044224 {8:2130528,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 13181440 {40:50144,72:20608,136:71264,}
traffic_breakdown_coretomem[GLOBAL_ATOMIC] = 166294568 {40:4130344,72:4441,136:5596,}
traffic_breakdown_coretomem[INST_ACC_R] = 70800 {8:8850,}
traffic_breakdown_coretomem[TEXTURE_ACC_R] = 20757248 {8:2594656,}
traffic_breakdown_memtocore[CONST_ACC_R] = 467424 {72:6492,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 289751808 {136:2130528,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 1136128 {8:142016,}
traffic_breakdown_memtocore[GLOBAL_ATOMIC] = 166270096 {40:4129734,72:4440,136:5596,}
traffic_breakdown_memtocore[INST_ACC_R] = 1203600 {136:8850,}
traffic_breakdown_memtocore[TEXTURE_ACC_R] = 352873216 {136:2594656,}
maxmrqlatency = 1068 
maxdqlatency = 0 
maxmflatency = 10390 
averagemflatency = 838 
averagemflatency_1 = 854 
averagemflatency_2= 820 
averagemrqlatency_1 = 66 
averagemrqlatency_2 = 72 
max_icnt2mem_latency = 9574 
max_icnt2sh_latency = 7469994 
mrq_lat_table:2764842 	99225 	180711 	342417 	809822 	1375286 	1801325 	1435780 	394919 	12696 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	70290 	83335 	112369 	472444 	1641125 	3971281 	2470883 	187809 	3870 	51 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	714916 	401301 	856794 	698036 	1052912 	2007793 	2314137 	912637 	62265 	2020 	28 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	4883539 	3564060 	408239 	15435 	168 	0 	0 	0 	0 	0 	0 	0 	180 	768 	3490 	4438 	8876 	15490 	35171 	73603 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1 	127 	14558 	252 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        32        32        32        32        32        32        32        32        32        32        12        16        16        17        15        14 
dram[1]:        24        32        32        32        32        32        32        30        32        24        15        13        17        18        11        14 
dram[2]:        32        24        32        32        32        32        32        30        32        19        18        13        15        18        15        18 
dram[3]:        32        20        28        30        32        30        32        28        30        22        17        15        14        17        13        11 
dram[4]:        32        32        32        32        32        32        32        28        28        28        17        17        11        15        12        12 
dram[5]:        32        24        32        32        32        32        32        26        28        22        15        18        15        14        21        14 
maximum service time to same row:
dram[0]:      1247      1423      1295      1338      1601      1581      1270      1489      1602      1458      2180      2291      2175      2301      2487      2177 
dram[1]:      1071      1451      1481      1400      1448      1292      1409      1229      1341      1457      2449      2343      2589      2115      2439      2044 
dram[2]:      1409      1004      1362      1694      1156      1503      1330      1414      1651      1457      2269      2594      2391      2454      2235      2451 
dram[3]:      1576      1457      1232      1251      1381      1192      1369      1237      1374      1280      2372      2604      2338      2306      2371      2412 
dram[4]:      1327      1419      1477      1294      1349      1163      1303      1303      1156      1505      2269      2122      2269      2216      2276      2213 
dram[5]:      1348      1450      1194      1334      1433      1314      1431      1265      1353      1310      2029      2287      2082      2281      2285      2282 
average row accesses per activate:
dram[0]:  1.168946  1.158158  1.159441  1.162780  1.165149  1.161194  1.180523  1.175337  1.164300  1.158382  1.166586  1.172097  1.176570  1.172074  1.178828  1.176106 
dram[1]:  1.154359  1.155284  1.162203  1.159727  1.160395  1.162722  1.174325  1.177251  1.158716  1.160972  1.165412  1.168628  1.171212  1.169995  1.171070  1.178524 
dram[2]:  1.153695  1.163267  1.156557  1.165826  1.162854  1.190107  1.169565  1.186420  1.153008  1.158893  1.160690  1.168799  1.174789  1.183677  1.168871  1.186660 
dram[3]:  1.152665  1.154913  1.160837  1.163189  1.158778  1.168680  1.170036  1.181290  1.151086  1.158392  1.167390  1.168153  1.169520  1.170487  1.174956  1.181660 
dram[4]:  1.160123  1.159971  1.162325  1.161179  1.163070  1.164593  1.180886  1.175615  1.153611  1.155739  1.188291  1.168595  1.169222  1.171831  1.178702  1.183474 
dram[5]:  1.155409  1.159078  1.160893  1.161325  1.157613  1.163265  1.168709  1.179911  1.157682  1.158925  1.164368  1.165221  1.172098  1.170312  1.171069  1.188051 
average row locality = 9217026/7895292 = 1.167408
average row locality_1 = 6837674/5987411 = 1.142008
average row locality_2 = 2379352/1907881 = 1.247118
average row locality_3 = 0/0 = -nan
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:     64502     60992     59713     58574     62317     59464     63314     61240     63394     59575     61774     60922     63745     61347     64373     62730 
dram[1]:     61203     58737     59533     57944     59543     59040     61269     60791     61485     60557     59788     59565     61638     60769     62208     62235 
dram[2]:     61483     63536     58341     61122     60812     66004     60882     63957     60830     61948     60178     62250     62721     65216     61410     65198 
dram[3]:     58574     60325     59563     59339     58707     61346     60398     62526     59497     60582     60885     60030     61189     60958     62854     63070 
dram[4]:     62832     60968     61121     59012     61535     61281     63837     60897     61312     60206     66113     60953     62385     61521     64627     64137 
dram[5]:     60562     60056     59758     59195     59492     60249     60575     61918     61298     60244     60663     59245     62104     60521     61856     64100 
total reads: 5884585
bank skew: 66113/57944 = 1.14
chip skew: 995888/966305 = 1.03
number of total write accesses:
dram[0]:     35852     32659     32147     31088     35460     32981     37408     35504     38353     34642     36838     36028     37463     34968     36372     34742 
dram[1]:     32666     30459     31949     30485     32873     32522     35459     35017     36528     35561     34939     34686     35333     34506     34370     34305 
dram[2]:     32782     34904     30907     33396     34144     39118     35174     38049     35858     36923     35305     37327     36404     38803     33583     37136 
dram[3]:     30323     31942     32042     31684     32147     34737     34575     36635     34565     35612     35950     35046     34914     34535     34927     35133 
dram[4]:     34377     32580     33333     31488     34823     34650     37954     35142     36265     35303     41242     35989     36074     35189     36610     36076 
dram[5]:     32305     31634     32194     31653     32846     33680     34815     36122     36246     35265     35742     34236     35767     34190     33900     36088 
total reads: 3332521
bank skew: 41242/30323 = 1.36
chip skew: 569813/541658 = 1.05
average mf latency per bank:
dram[0]:        912       854       874       816       813       764       791       742       790       748       853       803       910       859       938       879
dram[1]:        799       823       765       786       717       729       689       704       693       708       751       759       793       807       815       833
dram[2]:        870      1044       841       984       784      1204       750       898       751       884       815       943       874      1025       897      1050
dram[3]:        821       805       775       779       725       741       689       690       691       697       741       757       806       811       830       838
dram[4]:        959       883       904       842       850       787       819       756       813       753       897       815       938       879       959       902
dram[5]:        806       827       776       795       720       755       699       730       705       736       760       783       810       835       832       858
maximum mf latency per bank:
dram[0]:       6828      7390      8333      8687      9657      8108      9111      7325      8176      7270      9704      6918      6968      9588      7463      7336
dram[1]:       8119      8128      9964      8577      6931      9161      7041      6978      7672      7854      6870      7643      9590      8143      8657      7401
dram[2]:       9026      9295      9822      8402      8259      7978     10057      7705      7023      7973      8006      8313      7557      7989      6687      6902
dram[3]:       8510      7093      9237      7380      8890      8869      6476      6832      9572      7980      7767      8139      8207      5709      6859      6970
dram[4]:       7601      6808      8275      9716      9430      8955      6504      7246      9143      7664      7111      8463      8075      7473      8658      8139
dram[5]:       7154      7930      8894     10390      9480      7413      8553      7037      7574      7115      8399      9796      8874      9022      5832      6743
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9860393 n_nop=4113424 n_act=1326700 n_pre=1326688 n_req=1003349 n_req_1=540710 n_req_2=462639 n_req_3=0 n_rd=1975915 n_write=1117666 bw_util=0.4055 bw_util_1=0.2193 bw_util_2=0.1862 bw_util_3=0 blp=10.451279 blp_1= 3.650923 blp_2= 3.033937 blp_3= -nan
 n_activity=9844455 dram_eff=0.4062 dram_eff_1=0.2197 dram_eff_2=0.1865 dram_eff_3=0
bk0: 129004a 3737323i bk1: 121984a 3966747i bk2: 119422a 3963768i bk3: 117148a 3988614i bk4: 124634a 3322626i bk5: 118928a 3568715i bk6: 126624a 2927952i bk7: 122476a 3042866i bk8: 126788a 3502807i bk9: 119150a 3805894i bk10: 123539a 3436271i bk11: 121842a 3406178i bk12: 127484a 3049315i bk13: 122690a 3271453i bk14: 128746a 2951272i bk15: 125456a 3058250i 
bw_dist = 0.219	0.186	0.000	0.593	0.002
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=14.6643
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9860393 n_nop=4264780 n_act=1293540 n_pre=1293524 n_req=981454 n_req_1=520052 n_req_2=461402 n_req_3=0 n_rd=1932584 n_write=1075965 bw_util=0.3966 bw_util_1=0.211 bw_util_2=0.1857 bw_util_3=0 blp=10.031421 blp_1= 3.552124 blp_2= 2.999872 blp_3= -nan
 n_activity=9813178 dram_eff=0.3986 dram_eff_1=0.212 dram_eff_2=0.1866 dram_eff_3=0
bk0: 122406a 4186391i bk1: 117474a 4346944i bk2: 119058a 4105243i bk3: 115888a 4188565i bk4: 119082a 3802150i bk5: 118080a 3769353i bk6: 122538a 3318579i bk7: 121579a 3268965i bk8: 122967a 3832116i bk9: 121114a 3789757i bk10: 119576a 3782846i bk11: 119130a 3704423i bk12: 123274a 3456974i bk13: 121538a 3471693i bk14: 124412a 3350979i bk15: 124468a 3274791i 
bw_dist = 0.211	0.186	0.000	0.599	0.005
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=13.4811
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9860393 n_nop=4058314 n_act=1339041 n_pre=1339029 n_req=1011313 n_req_1=548003 n_req_2=463310 n_req_3=0 n_rd=1991743 n_write=1132266 bw_util=0.4088 bw_util_1=0.2223 bw_util_2=0.1865 bw_util_3=0 blp=10.594542 blp_1= 3.684333 blp_2= 3.045291 blp_3= -nan
 n_activity=9850872 dram_eff=0.4092 dram_eff_1=0.2225 dram_eff_2=0.1866 dram_eff_3=0
bk0: 122964a 4047108i bk1: 127066a 3658138i bk2: 116680a 4088462i bk3: 122240a 3655951i bk4: 121618a 3472528i bk5: 132006a 2722052i bk6: 121762a 3154220i bk7: 127914a 2681132i bk8: 121654a 3787265i bk9: 123896a 3503454i bk10: 120356a 3601019i bk11: 124500a 3214978i bk12: 125441a 3168149i bk13: 130430a 2736715i bk14: 122820a 3275032i bk15: 130396a 2702490i 
bw_dist = 0.222	0.186	0.000	0.590	0.001
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=15.0818
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9860393 n_nop=4240339 n_act=1299087 n_pre=1299076 n_req=984972 n_req_1=523172 n_req_2=461800 n_req_3=0 n_rd=1939669 n_write=1082222 bw_util=0.3981 bw_util_1=0.2122 bw_util_2=0.1859 bw_util_3=0 blp=10.110552 blp_1= 3.572138 blp_2= 3.004104 blp_3= -nan
 n_activity=9819049 dram_eff=0.3998 dram_eff_1=0.2131 dram_eff_2=0.1866 dram_eff_3=0
bk0: 117148a 4486617i bk1: 120646a 4153939i bk2: 119123a 4071195i bk3: 118678a 4001684i bk4: 117412a 3868379i bk5: 122690a 3429104i bk6: 120796a 3388990i bk7: 125052a 3035719i bk8: 118990a 4034621i bk9: 121162a 3767854i bk10: 121770a 3626917i bk11: 120060a 3632503i bk12: 122378a 3484022i bk13: 121916a 3429360i bk14: 125708a 3233518i bk15: 126140a 3133395i 
bw_dist = 0.212	0.186	0.000	0.598	0.004
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=13.684
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9860393 n_nop=4079025 n_act=1334561 n_pre=1334548 n_req=1008195 n_req_1=545266 n_req_2=462929 n_req_3=0 n_rd=1985445 n_write=1126814 bw_util=0.4075 bw_util_1=0.2212 bw_util_2=0.1863 bw_util_3=0 blp=10.541243 blp_1= 3.676744 blp_2= 3.038999 blp_3= -nan
 n_activity=9848701 dram_eff=0.408 dram_eff_1=0.2215 dram_eff_2=0.1865 dram_eff_3=0
bk0: 125664a 3881053i bk1: 121934a 3954164i bk2: 122242a 3788582i bk3: 118024a 3928047i bk4: 123070a 3388595i bk5: 122562a 3289601i bk6: 127674a 2808271i bk7: 121790a 3079992i bk8: 122622a 3752293i bk9: 120399a 3723334i bk10: 132226a 2874642i bk11: 121906a 3385122i bk12: 124770a 3215331i bk13: 123042a 3232986i bk14: 129246a 2888412i bk15: 128274a 2854541i 
bw_dist = 0.221	0.186	0.000	0.591	0.001
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=14.927
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9860393 n_nop=4226046 n_act=1302341 n_pre=1302329 n_req=986953 n_req_1=525126 n_req_2=461827 n_req_3=0 n_rd=1943650 n_write=1086027 bw_util=0.3989 bw_util_1=0.213 bw_util_2=0.1859 bw_util_3=0 blp=10.146726 blp_1= 3.579790 blp_2= 3.004469 blp_3= -nan
 n_activity=9823600 dram_eff=0.4004 dram_eff_1=0.2138 dram_eff_2=0.1866 dram_eff_3=0
bk0: 121122a 4227214i bk1: 120112a 4170862i bk2: 119516a 4019165i bk3: 118390a 3974595i bk4: 118984a 3741438i bk5: 120498a 3554829i bk6: 121150a 3347333i bk7: 123836a 3084991i bk8: 122586a 3838630i bk9: 120486a 3806784i bk10: 121326a 3634346i bk11: 118488a 3718507i bk12: 124204a 3383701i bk13: 121042a 3480223i bk14: 123712a 3378124i bk15: 128198a 2994927i 
bw_dist = 0.213	0.186	0.000	0.597	0.004
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=13.8192

========= L2 cache stats =========
L2_cache_bank[0]: Access = 762463, Miss = 503142, Miss_rate = 0.660, Pending_hits = 9595, Reservation_fails = 363664
L2_cache_bank[1]: Access = 736688, Miss = 484850, Miss_rate = 0.658, Pending_hits = 8594, Reservation_fails = 283110
L2_cache_bank[2]: Access = 749499, Miss = 486675, Miss_rate = 0.649, Pending_hits = 8105, Reservation_fails = 260412
L2_cache_bank[3]: Access = 738597, Miss = 479643, Miss_rate = 0.649, Pending_hits = 7800, Reservation_fails = 254799
L2_cache_bank[4]: Access = 740688, Miss = 486673, Miss_rate = 0.657, Pending_hits = 8644, Reservation_fails = 213246
L2_cache_bank[5]: Access = 787385, Miss = 509245, Miss_rate = 0.647, Pending_hits = 10050, Reservation_fails = 421227
L2_cache_bank[6]: Access = 740942, Miss = 481672, Miss_rate = 0.650, Pending_hits = 7765, Reservation_fails = 212710
L2_cache_bank[7]: Access = 756256, Miss = 488184, Miss_rate = 0.646, Pending_hits = 8431, Reservation_fails = 265420
L2_cache_bank[8]: Access = 760684, Miss = 503776, Miss_rate = 0.662, Pending_hits = 9816, Reservation_fails = 352661
L2_cache_bank[9]: Access = 749518, Miss = 488995, Miss_rate = 0.652, Pending_hits = 9042, Reservation_fails = 295341
L2_cache_bank[10]: Access = 746232, Miss = 486328, Miss_rate = 0.652, Pending_hits = 8288, Reservation_fails = 233667
L2_cache_bank[11]: Access = 753669, Miss = 485543, Miss_rate = 0.644, Pending_hits = 8565, Reservation_fails = 277992
Cache L2_bank_000:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 762463, Miss = 503142 (0.66), PendingHit = 9595 (0.0126)
Cache L2_bank_001:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 736688, Miss = 484850 (0.658), PendingHit = 8594 (0.0117)
Cache L2_bank_002:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 749499, Miss = 486675 (0.649), PendingHit = 8105 (0.0108)
Cache L2_bank_003:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 738597, Miss = 479643 (0.649), PendingHit = 7800 (0.0106)
Cache L2_bank_004:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 740688, Miss = 486673 (0.657), PendingHit = 8644 (0.0117)
Cache L2_bank_005:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 787385, Miss = 509245 (0.647), PendingHit = 10050 (0.0128)
Cache L2_bank_006:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 740942, Miss = 481672 (0.65), PendingHit = 7765 (0.0105)
Cache L2_bank_007:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 756256, Miss = 488184 (0.646), PendingHit = 8431 (0.0111)
Cache L2_bank_008:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 760684, Miss = 503776 (0.662), PendingHit = 9816 (0.0129)
Cache L2_bank_009:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 749518, Miss = 488995 (0.652), PendingHit = 9042 (0.0121)
Cache L2_bank_010:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 746232, Miss = 486328 (0.652), PendingHit = 8288 (0.0111)
Cache L2_bank_011:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 753669, Miss = 485543 (0.644), PendingHit = 8565 (0.0114)
L2 Cache Total Miss Rate = 0.652
Stream 1: L2 Cache Miss Rate = 0.743
Stream 2: L2 Cache Miss Rate = 0.549
Stream 1: Accesses  = 4802918
Stream 1: Misses  = 3566510
Stream 2: Accesses  = 4219703
Stream 2: Misses  = 2318216
Stream 1+2: Accesses  = 9022621
Stream 1+2: Misses  = 5884726
Total Accesses  = 9022621
MPKI-CORES
CORE_L2MPKI_0	77.218
CORE_L2MPKI_1	78.792
CORE_L2MPKI_2	77.006
CORE_L2MPKI_3	77.856
CORE_L2MPKI_4	77.800
CORE_L2MPKI_5	79.119
CORE_L2MPKI_6	78.282
CORE_L2MPKI_7	79.246
CORE_L2MPKI_8	78.204
CORE_L2MPKI_9	79.451
CORE_L2MPKI_10	77.818
CORE_L2MPKI_11	79.166
CORE_L2MPKI_12	79.040
CORE_L2MPKI_13	80.008
CORE_L2MPKI_14	79.363
CORE_L2MPKI_15	80.061
CORE_L2MPKI_16	77.436
CORE_L2MPKI_17	78.417
CORE_L2MPKI_18	77.254
CORE_L2MPKI_19	79.003
CORE_L2MPKI_20	9.958
CORE_L2MPKI_21	8.769
CORE_L2MPKI_22	9.394
CORE_L2MPKI_23	9.950
CORE_L2MPKI_24	9.281
CORE_L2MPKI_25	5.716
CORE_L2MPKI_26	5.580
CORE_L2MPKI_27	5.543
CORE_L2MPKI_28	5.586
CORE_L2MPKI_29	5.470
CORE_L2MPKI_30	2.797
CORE_L2MPKI_31	2.756
CORE_L2MPKI_32	2.694
CORE_L2MPKI_33	2.742
CORE_L2MPKI_34	2.795
CORE_L2MPKI_35	2.731
CORE_L2MPKI_36	2.986
CORE_L2MPKI_37	2.761
CORE_L2MPKI_38	2.822
CORE_L2MPKI_39	2.692
CORE_L2MPKI_40	2.855
CORE_L2MPKI_41	2.761
CORE_L2MPKI_42	2.778
CORE_L2MPKI_43	2.845
CORE_L2MPKI_44	2.865
CORE_L2MPKI_45	2.698
CORE_L2MPKI_46	2.847
CORE_L2MPKI_47	2.719
CORE_L2MPKI_48	2.887
CORE_L2MPKI_49	2.684
CORE_L2MPKI_50	2.829
CORE_L2MPKI_51	2.759
CORE_L2MPKI_52	2.781
CORE_L2MPKI_53	2.775
CORE_L2MPKI_54	2.812
CORE_L2MPKI_55	2.696
CORE_L2MPKI_56	2.758
CORE_L2MPKI_57	2.731
CORE_L2MPKI_58	2.778
CORE_L2MPKI_59	2.913
Avg_MPKI_Stream1= 54.860
Avg_MPKI_Stream2= 2.785
MISSES-CORES
CORE_MISSES_0	123895
CORE_MISSES_1	128211
CORE_MISSES_2	122493
CORE_MISSES_3	130113
CORE_MISSES_4	119013
CORE_MISSES_5	131461
CORE_MISSES_6	126052
CORE_MISSES_7	131386
CORE_MISSES_8	125644
CORE_MISSES_9	133697
CORE_MISSES_10	125306
CORE_MISSES_11	127477
CORE_MISSES_12	126725
CORE_MISSES_13	134025
CORE_MISSES_14	134081
CORE_MISSES_15	137520
CORE_MISSES_16	124690
CORE_MISSES_17	126270
CORE_MISSES_18	128427
CORE_MISSES_19	133565
CORE_MISSES_20	101224
CORE_MISSES_21	106904
CORE_MISSES_22	99449
CORE_MISSES_23	111706
CORE_MISSES_24	101350
CORE_MISSES_25	97990
CORE_MISSES_26	95554
CORE_MISSES_27	95182
CORE_MISSES_28	92146
CORE_MISSES_29	94954
CORE_MISSES_30	77112
CORE_MISSES_31	77149
CORE_MISSES_32	76137
CORE_MISSES_33	79053
CORE_MISSES_34	76921
CORE_MISSES_35	80079
CORE_MISSES_36	75892
CORE_MISSES_37	78485
CORE_MISSES_38	76553
CORE_MISSES_39	79348
CORE_MISSES_40	74788
CORE_MISSES_41	79866
CORE_MISSES_42	77476
CORE_MISSES_43	78385
CORE_MISSES_44	76531
CORE_MISSES_45	77296
CORE_MISSES_46	75631
CORE_MISSES_47	80107
CORE_MISSES_48	74812
CORE_MISSES_49	78195
CORE_MISSES_50	76929
CORE_MISSES_51	77630
CORE_MISSES_52	73532
CORE_MISSES_53	77419
CORE_MISSES_54	75849
CORE_MISSES_55	80917
CORE_MISSES_56	75670
CORE_MISSES_57	78459
CORE_MISSES_58	75041
CORE_MISSES_59	76954
L2_MISSES = 5884726
L2_total_cache_accesses = 9022621
L2_total_cache_misses = 5884726
L2_total_cache_miss_rate = 0.6522
L2_total_cache_pending_hits = 104695
L2_total_cache_reservation_fails = 3434249
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 914323
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 27387
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 5328897
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 3024701
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 4587
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 614
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1291
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 9803
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 2056171
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 67827
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 470658
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 321002
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 50365
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 8266
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 83385
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 46033
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 7754
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 601
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 495
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 32710
L2_cache_data_port_util = 0.247
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=32132430
icnt_total_pkts_simt_to_mem=13560949
