#-----------------------------------------------------------
# Vivado v2017.4 (64-bit)
# SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
# IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
# Start of session at: Sun Dec 12 03:09:30 2021
# Process ID: 52036
# Current directory: C:/Users/LVCS/Desktop/RISCVCPU
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent63464 C:\Users\LVCS\Desktop\RISCVCPU\RISCVCPU.xpr
# Log file: C:/Users/LVCS/Desktop/RISCVCPU/vivado.log
# Journal file: C:/Users/LVCS/Desktop/RISCVCPU\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/LVCS/Desktop/RISCVCPU/RISCVCPU.xpr
update_compile_order -fileset sources_1
launch_simulation
open_wave_config C:/Users/LVCS/Desktop/RISCVCPU/testbench_behav.wcfg
source testbench.tcl
run all
open_bd_design {C:/Users/LVCS/Desktop/RISCVCPU/RISCVCPU.srcs/sources_1/bd/TOP/TOP.bd}
update_module_reference TOP_CPU_0_0
update_module_reference TOP_mem_control_0_0
close_sim
generate_target Simulation [get_files C:/Users/LVCS/Desktop/RISCVCPU/RISCVCPU.srcs/sources_1/bd/TOP/TOP.bd]
export_ip_user_files -of_objects [get_files C:/Users/LVCS/Desktop/RISCVCPU/RISCVCPU.srcs/sources_1/bd/TOP/TOP.bd] -no_script -sync -force -quiet
export_simulation -of_objects [get_files C:/Users/LVCS/Desktop/RISCVCPU/RISCVCPU.srcs/sources_1/bd/TOP/TOP.bd] -directory C:/Users/LVCS/Desktop/RISCVCPU/RISCVCPU.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/LVCS/Desktop/RISCVCPU/RISCVCPU.ip_user_files -ipstatic_source_dir C:/Users/LVCS/Desktop/RISCVCPU/RISCVCPU.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/LVCS/Desktop/RISCVCPU/RISCVCPU.cache/compile_simlib/modelsim} {questa=C:/Users/LVCS/Desktop/RISCVCPU/RISCVCPU.cache/compile_simlib/questa} {riviera=C:/Users/LVCS/Desktop/RISCVCPU/RISCVCPU.cache/compile_simlib/riviera} {activehdl=C:/Users/LVCS/Desktop/RISCVCPU/RISCVCPU.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
launch_simulation
open_wave_config C:/Users/LVCS/Desktop/RISCVCPU/testbench_behav.wcfg
source testbench.tcl
restart
run all
open_bd_design {C:/Users/LVCS/Desktop/RISCVCPU/RISCVCPU.srcs/sources_1/bd/TOP/TOP.bd}
update_module_reference TOP_CPU_0_0
update_module_reference TOP_mem_control_0_0
close_sim
generate_target Simulation [get_files C:/Users/LVCS/Desktop/RISCVCPU/RISCVCPU.srcs/sources_1/bd/TOP/TOP.bd]
export_ip_user_files -of_objects [get_files C:/Users/LVCS/Desktop/RISCVCPU/RISCVCPU.srcs/sources_1/bd/TOP/TOP.bd] -no_script -sync -force -quiet
export_simulation -of_objects [get_files C:/Users/LVCS/Desktop/RISCVCPU/RISCVCPU.srcs/sources_1/bd/TOP/TOP.bd] -directory C:/Users/LVCS/Desktop/RISCVCPU/RISCVCPU.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/LVCS/Desktop/RISCVCPU/RISCVCPU.ip_user_files -ipstatic_source_dir C:/Users/LVCS/Desktop/RISCVCPU/RISCVCPU.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/LVCS/Desktop/RISCVCPU/RISCVCPU.cache/compile_simlib/modelsim} {questa=C:/Users/LVCS/Desktop/RISCVCPU/RISCVCPU.cache/compile_simlib/questa} {riviera=C:/Users/LVCS/Desktop/RISCVCPU/RISCVCPU.cache/compile_simlib/riviera} {activehdl=C:/Users/LVCS/Desktop/RISCVCPU/RISCVCPU.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
launch_simulation
open_wave_config C:/Users/LVCS/Desktop/RISCVCPU/testbench_behav.wcfg
source testbench.tcl
restart
run 100 ns
run all
restart
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run all
open_bd_design {C:/Users/LVCS/Desktop/RISCVCPU/RISCVCPU.srcs/sources_1/bd/TOP/TOP.bd}
open_bd_design {C:/Users/LVCS/Desktop/RISCVCPU/RISCVCPU.srcs/sources_1/bd/TOP/TOP.bd}
update_module_reference TOP_CPU_0_0
update_module_reference TOP_mem_control_0_0
save_wave_config {C:/Users/LVCS/Desktop/RISCVCPU/testbench_behav.wcfg}
close_sim
generate_target Simulation [get_files C:/Users/LVCS/Desktop/RISCVCPU/RISCVCPU.srcs/sources_1/bd/TOP/TOP.bd]
export_ip_user_files -of_objects [get_files C:/Users/LVCS/Desktop/RISCVCPU/RISCVCPU.srcs/sources_1/bd/TOP/TOP.bd] -no_script -sync -force -quiet
export_simulation -of_objects [get_files C:/Users/LVCS/Desktop/RISCVCPU/RISCVCPU.srcs/sources_1/bd/TOP/TOP.bd] -directory C:/Users/LVCS/Desktop/RISCVCPU/RISCVCPU.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/LVCS/Desktop/RISCVCPU/RISCVCPU.ip_user_files -ipstatic_source_dir C:/Users/LVCS/Desktop/RISCVCPU/RISCVCPU.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/LVCS/Desktop/RISCVCPU/RISCVCPU.cache/compile_simlib/modelsim} {questa=C:/Users/LVCS/Desktop/RISCVCPU/RISCVCPU.cache/compile_simlib/questa} {riviera=C:/Users/LVCS/Desktop/RISCVCPU/RISCVCPU.cache/compile_simlib/riviera} {activehdl=C:/Users/LVCS/Desktop/RISCVCPU/RISCVCPU.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
launch_simulation
open_wave_config C:/Users/LVCS/Desktop/RISCVCPU/testbench_behav.wcfg
source testbench.tcl
restart
run all
open_bd_design {C:/Users/LVCS/Desktop/RISCVCPU/RISCVCPU.srcs/sources_1/bd/TOP/TOP.bd}
open_bd_design {C:/Users/LVCS/Desktop/RISCVCPU/RISCVCPU.srcs/sources_1/bd/TOP/TOP.bd}
update_module_reference TOP_CPU_0_0
update_module_reference TOP_mem_control_0_0
update_module_reference TOP_CPU_0_0
update_module_reference TOP_mem_control_0_0
close_sim
generate_target Simulation [get_files C:/Users/LVCS/Desktop/RISCVCPU/RISCVCPU.srcs/sources_1/bd/TOP/TOP.bd]
export_ip_user_files -of_objects [get_files C:/Users/LVCS/Desktop/RISCVCPU/RISCVCPU.srcs/sources_1/bd/TOP/TOP.bd] -no_script -sync -force -quiet
export_simulation -of_objects [get_files C:/Users/LVCS/Desktop/RISCVCPU/RISCVCPU.srcs/sources_1/bd/TOP/TOP.bd] -directory C:/Users/LVCS/Desktop/RISCVCPU/RISCVCPU.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/LVCS/Desktop/RISCVCPU/RISCVCPU.ip_user_files -ipstatic_source_dir C:/Users/LVCS/Desktop/RISCVCPU/RISCVCPU.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/LVCS/Desktop/RISCVCPU/RISCVCPU.cache/compile_simlib/modelsim} {questa=C:/Users/LVCS/Desktop/RISCVCPU/RISCVCPU.cache/compile_simlib/questa} {riviera=C:/Users/LVCS/Desktop/RISCVCPU/RISCVCPU.cache/compile_simlib/riviera} {activehdl=C:/Users/LVCS/Desktop/RISCVCPU/RISCVCPU.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
launch_simulation
open_wave_config C:/Users/LVCS/Desktop/RISCVCPU/testbench_behav.wcfg
source testbench.tcl
restart
run all
save_wave_config {C:/Users/LVCS/Desktop/RISCVCPU/testbench_behav.wcfg}
close_sim
update_module_reference TOP_CPU_0_0
startgroup
set_property -dict [list CONFIG.Coe_File {C:/Users/LVCS/Desktop/a.o.coe}] [get_bd_cells ID_memory]
endgroup
save_bd_design
generate_target Simulation [get_files C:/Users/LVCS/Desktop/RISCVCPU/RISCVCPU.srcs/sources_1/bd/TOP/TOP.bd]
export_ip_user_files -of_objects [get_files C:/Users/LVCS/Desktop/RISCVCPU/RISCVCPU.srcs/sources_1/bd/TOP/TOP.bd] -no_script -sync -force -quiet
export_simulation -of_objects [get_files C:/Users/LVCS/Desktop/RISCVCPU/RISCVCPU.srcs/sources_1/bd/TOP/TOP.bd] -directory C:/Users/LVCS/Desktop/RISCVCPU/RISCVCPU.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/LVCS/Desktop/RISCVCPU/RISCVCPU.ip_user_files -ipstatic_source_dir C:/Users/LVCS/Desktop/RISCVCPU/RISCVCPU.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/LVCS/Desktop/RISCVCPU/RISCVCPU.cache/compile_simlib/modelsim} {questa=C:/Users/LVCS/Desktop/RISCVCPU/RISCVCPU.cache/compile_simlib/questa} {riviera=C:/Users/LVCS/Desktop/RISCVCPU/RISCVCPU.cache/compile_simlib/riviera} {activehdl=C:/Users/LVCS/Desktop/RISCVCPU/RISCVCPU.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
launch_simulation
open_wave_config C:/Users/LVCS/Desktop/RISCVCPU/testbench_behav.wcfg
source testbench.tcl
run 100 ns
run 100 ns
restart
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
save_wave_config {C:/Users/LVCS/Desktop/RISCVCPU/testbench_behav.wcfg}
close_sim
open_bd_design {C:/Users/LVCS/Desktop/RISCVCPU/RISCVCPU.srcs/sources_1/bd/TOP/TOP.bd}
startgroup
set_property -dict [list CONFIG.Coe_File {C:/Users/LVCS/Desktop/a.coe}] [get_bd_cells ID_memory]
endgroup
save_bd_design
update_module_reference TOP_CPU_0_0
generate_target Simulation [get_files C:/Users/LVCS/Desktop/RISCVCPU/RISCVCPU.srcs/sources_1/bd/TOP/TOP.bd]
export_ip_user_files -of_objects [get_files C:/Users/LVCS/Desktop/RISCVCPU/RISCVCPU.srcs/sources_1/bd/TOP/TOP.bd] -no_script -sync -force -quiet
export_simulation -of_objects [get_files C:/Users/LVCS/Desktop/RISCVCPU/RISCVCPU.srcs/sources_1/bd/TOP/TOP.bd] -directory C:/Users/LVCS/Desktop/RISCVCPU/RISCVCPU.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/LVCS/Desktop/RISCVCPU/RISCVCPU.ip_user_files -ipstatic_source_dir C:/Users/LVCS/Desktop/RISCVCPU/RISCVCPU.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/LVCS/Desktop/RISCVCPU/RISCVCPU.cache/compile_simlib/modelsim} {questa=C:/Users/LVCS/Desktop/RISCVCPU/RISCVCPU.cache/compile_simlib/questa} {riviera=C:/Users/LVCS/Desktop/RISCVCPU/RISCVCPU.cache/compile_simlib/riviera} {activehdl=C:/Users/LVCS/Desktop/RISCVCPU/RISCVCPU.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
launch_simulation
open_wave_config C:/Users/LVCS/Desktop/RISCVCPU/testbench_behav.wcfg
source testbench.tcl
run 100 ns
run 100 ns
run 100 ns
run 8000 ns
close_sim
open_bd_design {C:/Users/LVCS/Desktop/RISCVCPU/RISCVCPU.srcs/sources_1/bd/TOP/TOP.bd}
startgroup
set_property -dict [list CONFIG.Coe_File {C:/Users/LVCS/Desktop/a.o.coe}] [get_bd_cells ID_memory]
endgroup
save_bd_design
generate_target Simulation [get_files C:/Users/LVCS/Desktop/RISCVCPU/RISCVCPU.srcs/sources_1/bd/TOP/TOP.bd]
export_ip_user_files -of_objects [get_files C:/Users/LVCS/Desktop/RISCVCPU/RISCVCPU.srcs/sources_1/bd/TOP/TOP.bd] -no_script -sync -force -quiet
export_simulation -of_objects [get_files C:/Users/LVCS/Desktop/RISCVCPU/RISCVCPU.srcs/sources_1/bd/TOP/TOP.bd] -directory C:/Users/LVCS/Desktop/RISCVCPU/RISCVCPU.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/LVCS/Desktop/RISCVCPU/RISCVCPU.ip_user_files -ipstatic_source_dir C:/Users/LVCS/Desktop/RISCVCPU/RISCVCPU.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/LVCS/Desktop/RISCVCPU/RISCVCPU.cache/compile_simlib/modelsim} {questa=C:/Users/LVCS/Desktop/RISCVCPU/RISCVCPU.cache/compile_simlib/questa} {riviera=C:/Users/LVCS/Desktop/RISCVCPU/RISCVCPU.cache/compile_simlib/riviera} {activehdl=C:/Users/LVCS/Desktop/RISCVCPU/RISCVCPU.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
launch_simulation
open_wave_config C:/Users/LVCS/Desktop/RISCVCPU/testbench_behav.wcfg
source testbench.tcl
restart
run 1000 ns
close_sim
update_module_reference TOP_CPU_0_0
generate_target Simulation [get_files C:/Users/LVCS/Desktop/RISCVCPU/RISCVCPU.srcs/sources_1/bd/TOP/TOP.bd]
export_ip_user_files -of_objects [get_files C:/Users/LVCS/Desktop/RISCVCPU/RISCVCPU.srcs/sources_1/bd/TOP/TOP.bd] -no_script -sync -force -quiet
export_simulation -of_objects [get_files C:/Users/LVCS/Desktop/RISCVCPU/RISCVCPU.srcs/sources_1/bd/TOP/TOP.bd] -directory C:/Users/LVCS/Desktop/RISCVCPU/RISCVCPU.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/LVCS/Desktop/RISCVCPU/RISCVCPU.ip_user_files -ipstatic_source_dir C:/Users/LVCS/Desktop/RISCVCPU/RISCVCPU.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/LVCS/Desktop/RISCVCPU/RISCVCPU.cache/compile_simlib/modelsim} {questa=C:/Users/LVCS/Desktop/RISCVCPU/RISCVCPU.cache/compile_simlib/questa} {riviera=C:/Users/LVCS/Desktop/RISCVCPU/RISCVCPU.cache/compile_simlib/riviera} {activehdl=C:/Users/LVCS/Desktop/RISCVCPU/RISCVCPU.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
launch_simulation
open_wave_config C:/Users/LVCS/Desktop/RISCVCPU/testbench_behav.wcfg
source testbench.tcl
run 1000 ns
save_wave_config {C:/Users/LVCS/Desktop/RISCVCPU/testbench_behav.wcfg}
save_wave_config {C:/Users/LVCS/Desktop/RISCVCPU/testbench_behav.wcfg}
close_sim
