
===========================================================================
report_checks -path_delay min (Hold)
============================================================================
Startpoint: _35650_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _35723_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
                  1.00    0.00    0.00 ^ clock_core (in)
     1    0.05                           clock_core (net)
                  1.00    0.00    0.00 ^ input1/I (gf180mcu_fd_sc_mcu7t5v0__buf_20)
                  0.17    0.26    0.26 ^ input1/Z (gf180mcu_fd_sc_mcu7t5v0__buf_20)
     1    0.15                           net1 (net)
                  0.18    0.03    0.28 ^ wire1716/I (gf180mcu_fd_sc_mcu7t5v0__buf_20)
                  0.17    0.21    0.49 ^ wire1716/Z (gf180mcu_fd_sc_mcu7t5v0__buf_20)
     3    0.18                           net1716 (net)
                  0.20    0.04    0.54 ^ _21442_/A1 (gf180mcu_fd_sc_mcu7t5v0__oai211_4)
                  0.26    0.19    0.72 v _21442_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_4)
     2    0.03                           _09463_ (net)
                  0.26    0.00    0.72 v _21454_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
                  2.06    1.21    1.93 ^ _21454_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
     1    0.23                           clock_ctrl.core_clk (net)
                  2.07    0.07    2.00 ^ clkbuf_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_20)
                  0.15    0.43    2.42 ^ clkbuf_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_20)
     2    0.03                           clknet_0_clock_ctrl.core_clk (net)
                  0.15    0.00    2.42 ^ clkbuf_1_1_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.15    0.26    2.69 ^ clkbuf_1_1_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     1    0.04                           clknet_1_1_0_clock_ctrl.core_clk (net)
                  0.15    0.00    2.69 ^ clkbuf_1_1_1_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.14    0.25    2.94 ^ clkbuf_1_1_1_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     1    0.04                           clknet_1_1_1_clock_ctrl.core_clk (net)
                  0.14    0.00    2.95 ^ clkbuf_1_1_2_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.13    0.25    3.20 ^ clkbuf_1_1_2_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     1    0.04                           clknet_1_1_2_clock_ctrl.core_clk (net)
                  0.13    0.00    3.20 ^ clkbuf_1_1_3_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.11    0.23    3.43 ^ clkbuf_1_1_3_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     1    0.02                           clknet_1_1_3_clock_ctrl.core_clk (net)
                  0.11    0.00    3.43 ^ clkbuf_1_1_4_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.19    0.28    3.72 ^ clkbuf_1_1_4_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.07                           clknet_1_1_4_clock_ctrl.core_clk (net)
                  0.19    0.00    3.72 ^ clkbuf_2_2_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.13    0.26    3.98 ^ clkbuf_2_2_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     1    0.04                           clknet_2_2_0_clock_ctrl.core_clk (net)
                  0.13    0.00    3.98 ^ clkbuf_2_2_1_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.21    0.30    4.28 ^ clkbuf_2_2_1_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.08                           clknet_2_2_1_clock_ctrl.core_clk (net)
                  0.21    0.00    4.29 ^ clkbuf_3_5_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.12    0.26    4.55 ^ clkbuf_3_5_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     1    0.03                           clknet_3_5_0_clock_ctrl.core_clk (net)
                  0.12    0.00    4.55 ^ clkbuf_3_5_1_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.10    0.22    4.77 ^ clkbuf_3_5_1_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     1    0.02                           clknet_3_5_1_clock_ctrl.core_clk (net)
                  0.10    0.00    4.77 ^ clkbuf_3_5_2_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.18    0.28    5.05 ^ clkbuf_3_5_2_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.06                           clknet_3_5_2_clock_ctrl.core_clk (net)
                  0.18    0.00    5.05 ^ clkbuf_4_11_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.18    0.29    5.34 ^ clkbuf_4_11_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.06                           clknet_4_11_0_clock_ctrl.core_clk (net)
                  0.18    0.00    5.34 ^ clkbuf_5_22_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.15    0.27    5.61 ^ clkbuf_5_22_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.05                           clknet_5_22_0_clock_ctrl.core_clk (net)
                  0.15    0.00    5.61 ^ clkbuf_6_45_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.15    0.27    5.88 ^ clkbuf_6_45_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.05                           clknet_6_45_0_clock_ctrl.core_clk (net)
                  0.15    0.00    5.88 ^ clkbuf_7_90_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.65    0.55    6.44 ^ clkbuf_7_90_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     9    0.31                           clknet_7_90_0_clock_ctrl.core_clk (net)
                  0.65    0.01    6.45 ^ clkbuf_leaf_859_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_20)
                  0.10    0.30    6.75 ^ clkbuf_leaf_859_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_20)
     3    0.02                           clknet_leaf_859_clock_ctrl.core_clk (net)
                  0.10    0.00    6.75 ^ _35650_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_2)
                  0.32    0.83    7.58 v _35650_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_2)
     3    0.06                           soc.core.mgmtsoc_reload_storage[9] (net)
                  0.32    0.00    7.58 v _26408_/A2 (gf180mcu_fd_sc_mcu7t5v0__oai22_4)
                  0.34    0.27    7.85 ^ _26408_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai22_4)
     1    0.02                           _12095_ (net)
                  0.34    0.00    7.85 ^ _26410_/A1 (gf180mcu_fd_sc_mcu7t5v0__aoi211_4)
                  0.16    0.12    7.97 v _26410_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi211_4)
     1    0.01                           _03069_ (net)
                  0.16    0.00    7.97 v _35723_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  7.97   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
                  2.00    0.00    0.00 ^ clock_core (in)
     1    0.05                           clock_core (net)
                  2.00    0.00    0.00 ^ input1/I (gf180mcu_fd_sc_mcu7t5v0__buf_20)
                  0.19    0.27    0.27 ^ input1/Z (gf180mcu_fd_sc_mcu7t5v0__buf_20)
     1    0.15                           net1 (net)
                  0.19    0.03    0.30 ^ wire1716/I (gf180mcu_fd_sc_mcu7t5v0__buf_20)
                  0.17    0.23    0.53 ^ wire1716/Z (gf180mcu_fd_sc_mcu7t5v0__buf_20)
     3    0.18                           net1716 (net)
                  0.20    0.05    0.57 ^ _21442_/A1 (gf180mcu_fd_sc_mcu7t5v0__oai211_4)
                  0.43    0.20    0.78 v _21442_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_4)
     2    0.03                           _09463_ (net)
                  0.43    0.00    0.78 v _21454_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
                  2.09    1.35    2.12 ^ _21454_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
     1    0.23                           clock_ctrl.core_clk (net)
                  2.10    0.07    2.20 ^ clkbuf_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_20)
                  0.15    0.46    2.66 ^ clkbuf_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_20)
     2    0.03                           clknet_0_clock_ctrl.core_clk (net)
                  0.15    0.00    2.66 ^ clkbuf_1_1_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.15    0.28    2.94 ^ clkbuf_1_1_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     1    0.04                           clknet_1_1_0_clock_ctrl.core_clk (net)
                  0.15    0.00    2.94 ^ clkbuf_1_1_1_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.14    0.27    3.22 ^ clkbuf_1_1_1_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     1    0.04                           clknet_1_1_1_clock_ctrl.core_clk (net)
                  0.14    0.00    3.22 ^ clkbuf_1_1_2_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.13    0.27    3.49 ^ clkbuf_1_1_2_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     1    0.04                           clknet_1_1_2_clock_ctrl.core_clk (net)
                  0.13    0.00    3.49 ^ clkbuf_1_1_3_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.11    0.25    3.74 ^ clkbuf_1_1_3_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     1    0.02                           clknet_1_1_3_clock_ctrl.core_clk (net)
                  0.11    0.00    3.74 ^ clkbuf_1_1_4_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.19    0.31    4.05 ^ clkbuf_1_1_4_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.07                           clknet_1_1_4_clock_ctrl.core_clk (net)
                  0.19    0.00    4.05 ^ clkbuf_2_3_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.14    0.29    4.34 ^ clkbuf_2_3_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     1    0.04                           clknet_2_3_0_clock_ctrl.core_clk (net)
                  0.14    0.00    4.34 ^ clkbuf_2_3_1_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.20    0.32    4.67 ^ clkbuf_2_3_1_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.08                           clknet_2_3_1_clock_ctrl.core_clk (net)
                  0.20    0.00    4.67 ^ clkbuf_3_7_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.14    0.29    4.96 ^ clkbuf_3_7_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     1    0.04                           clknet_3_7_0_clock_ctrl.core_clk (net)
                  0.14    0.00    4.96 ^ clkbuf_3_7_1_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.10    0.24    5.20 ^ clkbuf_3_7_1_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     1    0.02                           clknet_3_7_1_clock_ctrl.core_clk (net)
                  0.10    0.00    5.20 ^ clkbuf_3_7_2_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.20    0.31    5.51 ^ clkbuf_3_7_2_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.07                           clknet_3_7_2_clock_ctrl.core_clk (net)
                  0.20    0.00    5.51 ^ clkbuf_4_14_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.20    0.33    5.85 ^ clkbuf_4_14_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.08                           clknet_4_14_0_clock_ctrl.core_clk (net)
                  0.20    0.00    5.85 ^ clkbuf_5_29_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.15    0.30    6.15 ^ clkbuf_5_29_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.05                           clknet_5_29_0_clock_ctrl.core_clk (net)
                  0.15    0.00    6.15 ^ clkbuf_6_58_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.15    0.29    6.44 ^ clkbuf_6_58_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.05                           clknet_6_58_0_clock_ctrl.core_clk (net)
                  0.15    0.00    6.44 ^ clkbuf_7_116_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  1.04    0.83    7.27 ^ clkbuf_7_116_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    15    0.50                           clknet_7_116_0_clock_ctrl.core_clk (net)
                  1.04    0.01    7.29 ^ clkbuf_leaf_865_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_20)
                  0.12    0.38    7.66 ^ clkbuf_leaf_865_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_20)
     3    0.02                           clknet_leaf_865_clock_ctrl.core_clk (net)
                  0.12    0.00    7.66 ^ _35723_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                          0.10    7.76   clock uncertainty
                         -0.33    7.43   clock reconvergence pessimism
                          0.07    7.50   library hold time
                                  7.50   data required time
-----------------------------------------------------------------------------
                                  7.50   data required time
                                 -7.97   data arrival time
-----------------------------------------------------------------------------
                                  0.47   slack (MET)


Startpoint: _37730_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _37767_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
                  1.00    0.00    0.00 ^ clock_core (in)
     1    0.05                           clock_core (net)
                  1.00    0.00    0.00 ^ input1/I (gf180mcu_fd_sc_mcu7t5v0__buf_20)
                  0.17    0.26    0.26 ^ input1/Z (gf180mcu_fd_sc_mcu7t5v0__buf_20)
     1    0.15                           net1 (net)
                  0.18    0.03    0.28 ^ wire1716/I (gf180mcu_fd_sc_mcu7t5v0__buf_20)
                  0.17    0.21    0.49 ^ wire1716/Z (gf180mcu_fd_sc_mcu7t5v0__buf_20)
     3    0.18                           net1716 (net)
                  0.20    0.04    0.54 ^ _21442_/A1 (gf180mcu_fd_sc_mcu7t5v0__oai211_4)
                  0.26    0.19    0.72 v _21442_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_4)
     2    0.03                           _09463_ (net)
                  0.26    0.00    0.72 v _21454_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
                  2.06    1.21    1.93 ^ _21454_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
     1    0.23                           clock_ctrl.core_clk (net)
                  2.07    0.07    2.00 ^ clkbuf_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_20)
                  0.15    0.43    2.42 ^ clkbuf_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_20)
     2    0.03                           clknet_0_clock_ctrl.core_clk (net)
                  0.15    0.00    2.42 ^ clkbuf_1_0_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.15    0.26    2.69 ^ clkbuf_1_0_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     1    0.04                           clknet_1_0_0_clock_ctrl.core_clk (net)
                  0.15    0.00    2.69 ^ clkbuf_1_0_1_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.14    0.26    2.95 ^ clkbuf_1_0_1_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     1    0.04                           clknet_1_0_1_clock_ctrl.core_clk (net)
                  0.14    0.00    2.95 ^ clkbuf_1_0_2_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.14    0.26    3.20 ^ clkbuf_1_0_2_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     1    0.04                           clknet_1_0_2_clock_ctrl.core_clk (net)
                  0.14    0.00    3.21 ^ clkbuf_1_0_3_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.11    0.23    3.44 ^ clkbuf_1_0_3_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     1    0.02                           clknet_1_0_3_clock_ctrl.core_clk (net)
                  0.11    0.00    3.44 ^ clkbuf_1_0_4_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.28    0.34    3.78 ^ clkbuf_1_0_4_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.12                           clknet_1_0_4_clock_ctrl.core_clk (net)
                  0.28    0.01    3.78 ^ clkbuf_2_0_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.14    0.29    4.07 ^ clkbuf_2_0_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     1    0.04                           clknet_2_0_0_clock_ctrl.core_clk (net)
                  0.14    0.00    4.07 ^ clkbuf_2_0_1_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.20    0.30    4.37 ^ clkbuf_2_0_1_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.08                           clknet_2_0_1_clock_ctrl.core_clk (net)
                  0.20    0.00    4.37 ^ clkbuf_3_1_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.14    0.27    4.64 ^ clkbuf_3_1_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     1    0.04                           clknet_3_1_0_clock_ctrl.core_clk (net)
                  0.14    0.00    4.64 ^ clkbuf_3_1_1_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.11    0.23    4.87 ^ clkbuf_3_1_1_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     1    0.02                           clknet_3_1_1_clock_ctrl.core_clk (net)
                  0.11    0.00    4.87 ^ clkbuf_3_1_2_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.20    0.29    5.16 ^ clkbuf_3_1_2_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.07                           clknet_3_1_2_clock_ctrl.core_clk (net)
                  0.20    0.00    5.16 ^ clkbuf_4_3_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.20    0.31    5.47 ^ clkbuf_4_3_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.08                           clknet_4_3_0_clock_ctrl.core_clk (net)
                  0.20    0.00    5.47 ^ clkbuf_5_7_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.16    0.28    5.75 ^ clkbuf_5_7_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.05                           clknet_5_7_0_clock_ctrl.core_clk (net)
                  0.16    0.00    5.76 ^ clkbuf_6_15_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.16    0.27    6.03 ^ clkbuf_6_15_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.05                           clknet_6_15_0_clock_ctrl.core_clk (net)
                  0.16    0.00    6.03 ^ clkbuf_7_31_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.57    0.51    6.54 ^ clkbuf_7_31_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     9    0.27                           clknet_7_31_0_clock_ctrl.core_clk (net)
                  0.57    0.00    6.55 ^ clkbuf_leaf_512_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_20)
                  0.10    0.30    6.85 ^ clkbuf_leaf_512_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_20)
     5    0.03                           clknet_leaf_512_clock_ctrl.core_clk (net)
                  0.10    0.00    6.85 ^ _37730_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                  0.17    0.67    7.52 v _37730_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     2    0.01                           soc.core.VexRiscv.execute_to_memory_MEMORY_ADDRESS_LOW[1] (net)
                  0.17    0.00    7.52 v _37767_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                                  7.52   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
                  2.00    0.00    0.00 ^ clock_core (in)
     1    0.05                           clock_core (net)
                  2.00    0.00    0.00 ^ input1/I (gf180mcu_fd_sc_mcu7t5v0__buf_20)
                  0.19    0.27    0.27 ^ input1/Z (gf180mcu_fd_sc_mcu7t5v0__buf_20)
     1    0.15                           net1 (net)
                  0.19    0.03    0.30 ^ wire1716/I (gf180mcu_fd_sc_mcu7t5v0__buf_20)
                  0.17    0.23    0.53 ^ wire1716/Z (gf180mcu_fd_sc_mcu7t5v0__buf_20)
     3    0.18                           net1716 (net)
                  0.20    0.05    0.57 ^ _21442_/A1 (gf180mcu_fd_sc_mcu7t5v0__oai211_4)
                  0.43    0.20    0.78 v _21442_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_4)
     2    0.03                           _09463_ (net)
                  0.43    0.00    0.78 v _21454_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
                  2.09    1.35    2.12 ^ _21454_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
     1    0.23                           clock_ctrl.core_clk (net)
                  2.10    0.07    2.20 ^ clkbuf_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_20)
                  0.15    0.46    2.66 ^ clkbuf_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_20)
     2    0.03                           clknet_0_clock_ctrl.core_clk (net)
                  0.15    0.00    2.66 ^ clkbuf_1_0_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.15    0.28    2.94 ^ clkbuf_1_0_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     1    0.04                           clknet_1_0_0_clock_ctrl.core_clk (net)
                  0.15    0.00    2.94 ^ clkbuf_1_0_1_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.14    0.28    3.22 ^ clkbuf_1_0_1_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     1    0.04                           clknet_1_0_1_clock_ctrl.core_clk (net)
                  0.14    0.00    3.22 ^ clkbuf_1_0_2_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.14    0.28    3.50 ^ clkbuf_1_0_2_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     1    0.04                           clknet_1_0_2_clock_ctrl.core_clk (net)
                  0.14    0.00    3.50 ^ clkbuf_1_0_3_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.11    0.25    3.75 ^ clkbuf_1_0_3_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     1    0.02                           clknet_1_0_3_clock_ctrl.core_clk (net)
                  0.11    0.00    3.75 ^ clkbuf_1_0_4_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.28    0.37    4.11 ^ clkbuf_1_0_4_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.12                           clknet_1_0_4_clock_ctrl.core_clk (net)
                  0.28    0.01    4.12 ^ clkbuf_2_0_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.14    0.31    4.43 ^ clkbuf_2_0_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     1    0.04                           clknet_2_0_0_clock_ctrl.core_clk (net)
                  0.14    0.00    4.43 ^ clkbuf_2_0_1_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.20    0.32    4.75 ^ clkbuf_2_0_1_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.08                           clknet_2_0_1_clock_ctrl.core_clk (net)
                  0.20    0.00    4.76 ^ clkbuf_3_1_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.14    0.29    5.04 ^ clkbuf_3_1_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     1    0.04                           clknet_3_1_0_clock_ctrl.core_clk (net)
                  0.14    0.00    5.05 ^ clkbuf_3_1_1_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.11    0.25    5.29 ^ clkbuf_3_1_1_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     1    0.02                           clknet_3_1_1_clock_ctrl.core_clk (net)
                  0.11    0.00    5.29 ^ clkbuf_3_1_2_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.20    0.31    5.60 ^ clkbuf_3_1_2_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.07                           clknet_3_1_2_clock_ctrl.core_clk (net)
                  0.20    0.00    5.61 ^ clkbuf_4_3_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.20    0.33    5.94 ^ clkbuf_4_3_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.08                           clknet_4_3_0_clock_ctrl.core_clk (net)
                  0.20    0.00    5.94 ^ clkbuf_5_7_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.16    0.30    6.25 ^ clkbuf_5_7_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.05                           clknet_5_7_0_clock_ctrl.core_clk (net)
                  0.16    0.00    6.25 ^ clkbuf_6_15_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.16    0.29    6.54 ^ clkbuf_6_15_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.05                           clknet_6_15_0_clock_ctrl.core_clk (net)
                  0.16    0.00    6.54 ^ clkbuf_7_31_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.57    0.55    7.10 ^ clkbuf_7_31_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     9    0.27                           clknet_7_31_0_clock_ctrl.core_clk (net)
                  0.57    0.00    7.10 ^ clkbuf_leaf_512_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_20)
                  0.10    0.32    7.42 ^ clkbuf_leaf_512_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_20)
     5    0.03                           clknet_leaf_512_clock_ctrl.core_clk (net)
                  0.10    0.00    7.42 ^ _37767_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                          0.10    7.52   clock uncertainty
                         -0.58    6.95   clock reconvergence pessimism
                          0.09    7.04   library hold time
                                  7.04   data required time
-----------------------------------------------------------------------------
                                  7.04   data required time
                                 -7.52   data arrival time
-----------------------------------------------------------------------------
                                  0.48   slack (MET)


Startpoint: _36438_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _36174_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
                  1.00    0.00    0.00 ^ clock_core (in)
     1    0.05                           clock_core (net)
                  1.00    0.00    0.00 ^ input1/I (gf180mcu_fd_sc_mcu7t5v0__buf_20)
                  0.17    0.26    0.26 ^ input1/Z (gf180mcu_fd_sc_mcu7t5v0__buf_20)
     1    0.15                           net1 (net)
                  0.18    0.03    0.28 ^ wire1716/I (gf180mcu_fd_sc_mcu7t5v0__buf_20)
                  0.17    0.21    0.49 ^ wire1716/Z (gf180mcu_fd_sc_mcu7t5v0__buf_20)
     3    0.18                           net1716 (net)
                  0.20    0.04    0.54 ^ _21442_/A1 (gf180mcu_fd_sc_mcu7t5v0__oai211_4)
                  0.26    0.19    0.72 v _21442_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_4)
     2    0.03                           _09463_ (net)
                  0.26    0.00    0.72 v _21454_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
                  2.06    1.21    1.93 ^ _21454_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
     1    0.23                           clock_ctrl.core_clk (net)
                  2.07    0.07    2.00 ^ clkbuf_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_20)
                  0.15    0.43    2.42 ^ clkbuf_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_20)
     2    0.03                           clknet_0_clock_ctrl.core_clk (net)
                  0.15    0.00    2.42 ^ clkbuf_1_1_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.15    0.26    2.69 ^ clkbuf_1_1_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     1    0.04                           clknet_1_1_0_clock_ctrl.core_clk (net)
                  0.15    0.00    2.69 ^ clkbuf_1_1_1_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.14    0.25    2.94 ^ clkbuf_1_1_1_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     1    0.04                           clknet_1_1_1_clock_ctrl.core_clk (net)
                  0.14    0.00    2.95 ^ clkbuf_1_1_2_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.13    0.25    3.20 ^ clkbuf_1_1_2_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     1    0.04                           clknet_1_1_2_clock_ctrl.core_clk (net)
                  0.13    0.00    3.20 ^ clkbuf_1_1_3_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.11    0.23    3.43 ^ clkbuf_1_1_3_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     1    0.02                           clknet_1_1_3_clock_ctrl.core_clk (net)
                  0.11    0.00    3.43 ^ clkbuf_1_1_4_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.19    0.28    3.72 ^ clkbuf_1_1_4_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.07                           clknet_1_1_4_clock_ctrl.core_clk (net)
                  0.19    0.00    3.72 ^ clkbuf_2_2_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.13    0.26    3.98 ^ clkbuf_2_2_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     1    0.04                           clknet_2_2_0_clock_ctrl.core_clk (net)
                  0.13    0.00    3.98 ^ clkbuf_2_2_1_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.21    0.30    4.28 ^ clkbuf_2_2_1_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.08                           clknet_2_2_1_clock_ctrl.core_clk (net)
                  0.21    0.00    4.29 ^ clkbuf_3_5_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.12    0.26    4.55 ^ clkbuf_3_5_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     1    0.03                           clknet_3_5_0_clock_ctrl.core_clk (net)
                  0.12    0.00    4.55 ^ clkbuf_3_5_1_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.10    0.22    4.77 ^ clkbuf_3_5_1_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     1    0.02                           clknet_3_5_1_clock_ctrl.core_clk (net)
                  0.10    0.00    4.77 ^ clkbuf_3_5_2_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.18    0.28    5.05 ^ clkbuf_3_5_2_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.06                           clknet_3_5_2_clock_ctrl.core_clk (net)
                  0.18    0.00    5.05 ^ clkbuf_4_11_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.18    0.29    5.34 ^ clkbuf_4_11_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.06                           clknet_4_11_0_clock_ctrl.core_clk (net)
                  0.18    0.00    5.34 ^ clkbuf_5_22_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.15    0.27    5.61 ^ clkbuf_5_22_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.05                           clknet_5_22_0_clock_ctrl.core_clk (net)
                  0.15    0.00    5.61 ^ clkbuf_6_44_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.14    0.26    5.87 ^ clkbuf_6_44_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.04                           clknet_6_44_0_clock_ctrl.core_clk (net)
                  0.14    0.00    5.87 ^ clkbuf_7_88_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.76    0.61    6.48 ^ clkbuf_7_88_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    11    0.36                           clknet_7_88_0_clock_ctrl.core_clk (net)
                  0.76    0.01    6.49 ^ clkbuf_leaf_1324_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_20)
                  0.11    0.32    6.81 ^ clkbuf_leaf_1324_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_20)
     6    0.03                           clknet_leaf_1324_clock_ctrl.core_clk (net)
                  0.11    0.00    6.81 ^ _36438_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                  0.65    1.04    7.86 ^ _36438_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
     9    0.15                           soc.core.uartwishbonebridge_rs232phyrx_state (net)
                  0.65    0.01    7.86 ^ _27682_/A2 (gf180mcu_fd_sc_mcu7t5v0__aoi21_4)
                  0.18    0.07    7.93 v _27682_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_4)
     1    0.00                           _03488_ (net)
                  0.18    0.00    7.93 v _36174_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  7.93   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
                  2.00    0.00    0.00 ^ clock_core (in)
     1    0.05                           clock_core (net)
                  2.00    0.00    0.00 ^ input1/I (gf180mcu_fd_sc_mcu7t5v0__buf_20)
                  0.19    0.27    0.27 ^ input1/Z (gf180mcu_fd_sc_mcu7t5v0__buf_20)
     1    0.15                           net1 (net)
                  0.19    0.03    0.30 ^ wire1716/I (gf180mcu_fd_sc_mcu7t5v0__buf_20)
                  0.17    0.23    0.53 ^ wire1716/Z (gf180mcu_fd_sc_mcu7t5v0__buf_20)
     3    0.18                           net1716 (net)
                  0.20    0.05    0.57 ^ _21442_/A1 (gf180mcu_fd_sc_mcu7t5v0__oai211_4)
                  0.43    0.20    0.78 v _21442_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_4)
     2    0.03                           _09463_ (net)
                  0.43    0.00    0.78 v _21454_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
                  2.09    1.35    2.12 ^ _21454_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
     1    0.23                           clock_ctrl.core_clk (net)
                  2.10    0.07    2.20 ^ clkbuf_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_20)
                  0.15    0.46    2.66 ^ clkbuf_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_20)
     2    0.03                           clknet_0_clock_ctrl.core_clk (net)
                  0.15    0.00    2.66 ^ clkbuf_1_1_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.15    0.28    2.94 ^ clkbuf_1_1_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     1    0.04                           clknet_1_1_0_clock_ctrl.core_clk (net)
                  0.15    0.00    2.94 ^ clkbuf_1_1_1_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.14    0.27    3.22 ^ clkbuf_1_1_1_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     1    0.04                           clknet_1_1_1_clock_ctrl.core_clk (net)
                  0.14    0.00    3.22 ^ clkbuf_1_1_2_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.13    0.27    3.49 ^ clkbuf_1_1_2_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     1    0.04                           clknet_1_1_2_clock_ctrl.core_clk (net)
                  0.13    0.00    3.49 ^ clkbuf_1_1_3_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.11    0.25    3.74 ^ clkbuf_1_1_3_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     1    0.02                           clknet_1_1_3_clock_ctrl.core_clk (net)
                  0.11    0.00    3.74 ^ clkbuf_1_1_4_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.19    0.31    4.05 ^ clkbuf_1_1_4_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.07                           clknet_1_1_4_clock_ctrl.core_clk (net)
                  0.19    0.00    4.05 ^ clkbuf_2_2_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.13    0.28    4.33 ^ clkbuf_2_2_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     1    0.04                           clknet_2_2_0_clock_ctrl.core_clk (net)
                  0.13    0.00    4.33 ^ clkbuf_2_2_1_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.21    0.33    4.66 ^ clkbuf_2_2_1_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.08                           clknet_2_2_1_clock_ctrl.core_clk (net)
                  0.21    0.00    4.66 ^ clkbuf_3_5_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.12    0.28    4.94 ^ clkbuf_3_5_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     1    0.03                           clknet_3_5_0_clock_ctrl.core_clk (net)
                  0.12    0.00    4.95 ^ clkbuf_3_5_1_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.10    0.24    5.19 ^ clkbuf_3_5_1_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     1    0.02                           clknet_3_5_1_clock_ctrl.core_clk (net)
                  0.10    0.00    5.19 ^ clkbuf_3_5_2_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.18    0.30    5.49 ^ clkbuf_3_5_2_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.06                           clknet_3_5_2_clock_ctrl.core_clk (net)
                  0.18    0.00    5.49 ^ clkbuf_4_10_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.18    0.32    5.81 ^ clkbuf_4_10_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.07                           clknet_4_10_0_clock_ctrl.core_clk (net)
                  0.18    0.00    5.81 ^ clkbuf_5_20_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.16    0.30    6.11 ^ clkbuf_5_20_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.05                           clknet_5_20_0_clock_ctrl.core_clk (net)
                  0.16    0.00    6.11 ^ clkbuf_6_41_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.15    0.29    6.40 ^ clkbuf_6_41_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.05                           clknet_6_41_0_clock_ctrl.core_clk (net)
                  0.15    0.00    6.40 ^ clkbuf_7_83_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  1.15    0.90    7.30 ^ clkbuf_7_83_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    18    0.56                           clknet_7_83_0_clock_ctrl.core_clk (net)
                  1.16    0.02    7.32 ^ clkbuf_leaf_1243_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_20)
                  0.12    0.39    7.71 ^ clkbuf_leaf_1243_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_20)
     4    0.03                           clknet_leaf_1243_clock_ctrl.core_clk (net)
                  0.12    0.00    7.71 ^ _36174_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                          0.10    7.81   clock uncertainty
                         -0.44    7.37   clock reconvergence pessimism
                          0.07    7.44   library hold time
                                  7.44   data required time
-----------------------------------------------------------------------------
                                  7.44   data required time
                                 -7.93   data arrival time
-----------------------------------------------------------------------------
                                  0.49   slack (MET)


Startpoint: _37563_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _37552_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
                  1.00    0.00    0.00 ^ clock_core (in)
     1    0.05                           clock_core (net)
                  1.00    0.00    0.00 ^ input1/I (gf180mcu_fd_sc_mcu7t5v0__buf_20)
                  0.17    0.26    0.26 ^ input1/Z (gf180mcu_fd_sc_mcu7t5v0__buf_20)
     1    0.15                           net1 (net)
                  0.18    0.03    0.28 ^ wire1716/I (gf180mcu_fd_sc_mcu7t5v0__buf_20)
                  0.17    0.21    0.49 ^ wire1716/Z (gf180mcu_fd_sc_mcu7t5v0__buf_20)
     3    0.18                           net1716 (net)
                  0.20    0.04    0.54 ^ _21442_/A1 (gf180mcu_fd_sc_mcu7t5v0__oai211_4)
                  0.26    0.19    0.72 v _21442_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_4)
     2    0.03                           _09463_ (net)
                  0.26    0.00    0.72 v _21454_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
                  2.06    1.21    1.93 ^ _21454_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
     1    0.23                           clock_ctrl.core_clk (net)
                  2.07    0.07    2.00 ^ clkbuf_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_20)
                  0.15    0.43    2.42 ^ clkbuf_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_20)
     2    0.03                           clknet_0_clock_ctrl.core_clk (net)
                  0.15    0.00    2.42 ^ clkbuf_1_0_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.15    0.26    2.69 ^ clkbuf_1_0_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     1    0.04                           clknet_1_0_0_clock_ctrl.core_clk (net)
                  0.15    0.00    2.69 ^ clkbuf_1_0_1_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.14    0.26    2.95 ^ clkbuf_1_0_1_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     1    0.04                           clknet_1_0_1_clock_ctrl.core_clk (net)
                  0.14    0.00    2.95 ^ clkbuf_1_0_2_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.14    0.26    3.20 ^ clkbuf_1_0_2_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     1    0.04                           clknet_1_0_2_clock_ctrl.core_clk (net)
                  0.14    0.00    3.21 ^ clkbuf_1_0_3_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.11    0.23    3.44 ^ clkbuf_1_0_3_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     1    0.02                           clknet_1_0_3_clock_ctrl.core_clk (net)
                  0.11    0.00    3.44 ^ clkbuf_1_0_4_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.28    0.34    3.78 ^ clkbuf_1_0_4_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.12                           clknet_1_0_4_clock_ctrl.core_clk (net)
                  0.28    0.00    3.78 ^ clkbuf_2_1_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.14    0.28    4.07 ^ clkbuf_2_1_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     1    0.04                           clknet_2_1_0_clock_ctrl.core_clk (net)
                  0.14    0.00    4.07 ^ clkbuf_2_1_1_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.20    0.30    4.36 ^ clkbuf_2_1_1_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.07                           clknet_2_1_1_clock_ctrl.core_clk (net)
                  0.20    0.00    4.37 ^ clkbuf_3_3_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.13    0.26    4.62 ^ clkbuf_3_3_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     1    0.03                           clknet_3_3_0_clock_ctrl.core_clk (net)
                  0.13    0.00    4.62 ^ clkbuf_3_3_1_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.11    0.23    4.85 ^ clkbuf_3_3_1_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     1    0.02                           clknet_3_3_1_clock_ctrl.core_clk (net)
                  0.11    0.00    4.85 ^ clkbuf_3_3_2_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.21    0.29    5.15 ^ clkbuf_3_3_2_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.08                           clknet_3_3_2_clock_ctrl.core_clk (net)
                  0.21    0.00    5.15 ^ clkbuf_4_6_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.20    0.31    5.46 ^ clkbuf_4_6_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.07                           clknet_4_6_0_clock_ctrl.core_clk (net)
                  0.20    0.00    5.46 ^ clkbuf_5_12_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.16    0.28    5.74 ^ clkbuf_5_12_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.05                           clknet_5_12_0_clock_ctrl.core_clk (net)
                  0.16    0.00    5.74 ^ clkbuf_6_25_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.15    0.27    6.01 ^ clkbuf_6_25_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.05                           clknet_6_25_0_clock_ctrl.core_clk (net)
                  0.15    0.00    6.01 ^ clkbuf_7_51_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.57    0.51    6.52 ^ clkbuf_7_51_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     9    0.27                           clknet_7_51_0_clock_ctrl.core_clk (net)
                  0.57    0.01    6.53 ^ clkbuf_leaf_422_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_20)
                  0.09    0.29    6.82 ^ clkbuf_leaf_422_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_20)
     2    0.02                           clknet_leaf_422_clock_ctrl.core_clk (net)
                  0.09    0.00    6.82 ^ _37563_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                  0.19    0.69    7.51 v _37563_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     2    0.01                           soc.core.VexRiscv.execute_to_memory_INSTRUCTION[28] (net)
                  0.19    0.00    7.51 v _37552_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  7.51   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
                  2.00    0.00    0.00 ^ clock_core (in)
     1    0.05                           clock_core (net)
                  2.00    0.00    0.00 ^ input1/I (gf180mcu_fd_sc_mcu7t5v0__buf_20)
                  0.19    0.27    0.27 ^ input1/Z (gf180mcu_fd_sc_mcu7t5v0__buf_20)
     1    0.15                           net1 (net)
                  0.19    0.03    0.30 ^ wire1716/I (gf180mcu_fd_sc_mcu7t5v0__buf_20)
                  0.17    0.23    0.53 ^ wire1716/Z (gf180mcu_fd_sc_mcu7t5v0__buf_20)
     3    0.18                           net1716 (net)
                  0.20    0.05    0.57 ^ _21442_/A1 (gf180mcu_fd_sc_mcu7t5v0__oai211_4)
                  0.43    0.20    0.78 v _21442_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_4)
     2    0.03                           _09463_ (net)
                  0.43    0.00    0.78 v _21454_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
                  2.09    1.35    2.12 ^ _21454_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
     1    0.23                           clock_ctrl.core_clk (net)
                  2.10    0.07    2.20 ^ clkbuf_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_20)
                  0.15    0.46    2.66 ^ clkbuf_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_20)
     2    0.03                           clknet_0_clock_ctrl.core_clk (net)
                  0.15    0.00    2.66 ^ clkbuf_1_0_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.15    0.28    2.94 ^ clkbuf_1_0_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     1    0.04                           clknet_1_0_0_clock_ctrl.core_clk (net)
                  0.15    0.00    2.94 ^ clkbuf_1_0_1_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.14    0.28    3.22 ^ clkbuf_1_0_1_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     1    0.04                           clknet_1_0_1_clock_ctrl.core_clk (net)
                  0.14    0.00    3.22 ^ clkbuf_1_0_2_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.14    0.28    3.50 ^ clkbuf_1_0_2_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     1    0.04                           clknet_1_0_2_clock_ctrl.core_clk (net)
                  0.14    0.00    3.50 ^ clkbuf_1_0_3_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.11    0.25    3.75 ^ clkbuf_1_0_3_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     1    0.02                           clknet_1_0_3_clock_ctrl.core_clk (net)
                  0.11    0.00    3.75 ^ clkbuf_1_0_4_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.28    0.37    4.11 ^ clkbuf_1_0_4_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.12                           clknet_1_0_4_clock_ctrl.core_clk (net)
                  0.28    0.01    4.12 ^ clkbuf_2_1_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.14    0.31    4.43 ^ clkbuf_2_1_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     1    0.04                           clknet_2_1_0_clock_ctrl.core_clk (net)
                  0.14    0.00    4.43 ^ clkbuf_2_1_1_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.20    0.32    4.75 ^ clkbuf_2_1_1_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.07                           clknet_2_1_1_clock_ctrl.core_clk (net)
                  0.20    0.00    4.75 ^ clkbuf_3_3_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.13    0.28    5.03 ^ clkbuf_3_3_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     1    0.03                           clknet_3_3_0_clock_ctrl.core_clk (net)
                  0.13    0.00    5.03 ^ clkbuf_3_3_1_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.11    0.25    5.27 ^ clkbuf_3_3_1_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     1    0.02                           clknet_3_3_1_clock_ctrl.core_clk (net)
                  0.11    0.00    5.28 ^ clkbuf_3_3_2_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.21    0.32    5.59 ^ clkbuf_3_3_2_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.08                           clknet_3_3_2_clock_ctrl.core_clk (net)
                  0.21    0.00    5.60 ^ clkbuf_4_6_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.20    0.33    5.93 ^ clkbuf_4_6_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.07                           clknet_4_6_0_clock_ctrl.core_clk (net)
                  0.20    0.00    5.93 ^ clkbuf_5_12_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.16    0.30    6.23 ^ clkbuf_5_12_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.05                           clknet_5_12_0_clock_ctrl.core_clk (net)
                  0.16    0.00    6.23 ^ clkbuf_6_25_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.15    0.29    6.52 ^ clkbuf_6_25_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.05                           clknet_6_25_0_clock_ctrl.core_clk (net)
                  0.15    0.00    6.52 ^ clkbuf_7_51_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.57    0.55    7.07 ^ clkbuf_7_51_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     9    0.27                           clknet_7_51_0_clock_ctrl.core_clk (net)
                  0.57    0.01    7.08 ^ clkbuf_leaf_473_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_20)
                  0.10    0.32    7.40 ^ clkbuf_leaf_473_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_20)
     4    0.02                           clknet_leaf_473_clock_ctrl.core_clk (net)
                  0.10    0.00    7.40 ^ _37552_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                          0.10    7.50   clock uncertainty
                         -0.55    6.95   clock reconvergence pessimism
                          0.06    7.01   library hold time
                                  7.01   data required time
-----------------------------------------------------------------------------
                                  7.01   data required time
                                 -7.51   data arrival time
-----------------------------------------------------------------------------
                                  0.50   slack (MET)


Startpoint: _37422_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _35590_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
                  1.00    0.00    0.00 ^ clock_core (in)
     1    0.05                           clock_core (net)
                  1.00    0.00    0.00 ^ input1/I (gf180mcu_fd_sc_mcu7t5v0__buf_20)
                  0.17    0.26    0.26 ^ input1/Z (gf180mcu_fd_sc_mcu7t5v0__buf_20)
     1    0.15                           net1 (net)
                  0.18    0.03    0.28 ^ wire1716/I (gf180mcu_fd_sc_mcu7t5v0__buf_20)
                  0.17    0.21    0.49 ^ wire1716/Z (gf180mcu_fd_sc_mcu7t5v0__buf_20)
     3    0.18                           net1716 (net)
                  0.20    0.04    0.54 ^ _21442_/A1 (gf180mcu_fd_sc_mcu7t5v0__oai211_4)
                  0.26    0.19    0.72 v _21442_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_4)
     2    0.03                           _09463_ (net)
                  0.26    0.00    0.72 v _21454_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
                  2.06    1.21    1.93 ^ _21454_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
     1    0.23                           clock_ctrl.core_clk (net)
                  2.07    0.07    2.00 ^ clkbuf_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_20)
                  0.15    0.43    2.42 ^ clkbuf_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_20)
     2    0.03                           clknet_0_clock_ctrl.core_clk (net)
                  0.15    0.00    2.42 ^ clkbuf_1_0_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.15    0.26    2.69 ^ clkbuf_1_0_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     1    0.04                           clknet_1_0_0_clock_ctrl.core_clk (net)
                  0.15    0.00    2.69 ^ clkbuf_1_0_1_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.14    0.26    2.95 ^ clkbuf_1_0_1_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     1    0.04                           clknet_1_0_1_clock_ctrl.core_clk (net)
                  0.14    0.00    2.95 ^ clkbuf_1_0_2_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.14    0.26    3.20 ^ clkbuf_1_0_2_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     1    0.04                           clknet_1_0_2_clock_ctrl.core_clk (net)
                  0.14    0.00    3.21 ^ clkbuf_1_0_3_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.11    0.23    3.44 ^ clkbuf_1_0_3_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     1    0.02                           clknet_1_0_3_clock_ctrl.core_clk (net)
                  0.11    0.00    3.44 ^ clkbuf_1_0_4_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.28    0.34    3.78 ^ clkbuf_1_0_4_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.12                           clknet_1_0_4_clock_ctrl.core_clk (net)
                  0.28    0.01    3.78 ^ clkbuf_2_0_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.14    0.29    4.07 ^ clkbuf_2_0_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     1    0.04                           clknet_2_0_0_clock_ctrl.core_clk (net)
                  0.14    0.00    4.07 ^ clkbuf_2_0_1_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.20    0.30    4.37 ^ clkbuf_2_0_1_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.08                           clknet_2_0_1_clock_ctrl.core_clk (net)
                  0.20    0.00    4.37 ^ clkbuf_3_1_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.14    0.27    4.64 ^ clkbuf_3_1_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     1    0.04                           clknet_3_1_0_clock_ctrl.core_clk (net)
                  0.14    0.00    4.64 ^ clkbuf_3_1_1_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.11    0.23    4.87 ^ clkbuf_3_1_1_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     1    0.02                           clknet_3_1_1_clock_ctrl.core_clk (net)
                  0.11    0.00    4.87 ^ clkbuf_3_1_2_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.20    0.29    5.16 ^ clkbuf_3_1_2_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.07                           clknet_3_1_2_clock_ctrl.core_clk (net)
                  0.20    0.00    5.16 ^ clkbuf_4_2_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.20    0.31    5.47 ^ clkbuf_4_2_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.08                           clknet_4_2_0_clock_ctrl.core_clk (net)
                  0.20    0.00    5.47 ^ clkbuf_5_5_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.16    0.28    5.76 ^ clkbuf_5_5_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.05                           clknet_5_5_0_clock_ctrl.core_clk (net)
                  0.16    0.00    5.76 ^ clkbuf_6_10_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.16    0.27    6.03 ^ clkbuf_6_10_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.05                           clknet_6_10_0_clock_ctrl.core_clk (net)
                  0.16    0.00    6.03 ^ clkbuf_7_21_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.70    0.58    6.61 ^ clkbuf_7_21_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.33                           clknet_7_21_0_clock_ctrl.core_clk (net)
                  0.70    0.01    6.62 ^ clkbuf_leaf_80_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_20)
                  0.11    0.31    6.93 ^ clkbuf_leaf_80_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_20)
     4    0.03                           clknet_leaf_80_clock_ctrl.core_clk (net)
                  0.11    0.00    6.94 ^ _37422_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                  0.18    0.68    7.62 v _37422_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     2    0.01                           soc.core.VexRiscv.DebugPlugin_busReadDataReg[14] (net)
                  0.18    0.00    7.62 v _35590_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  7.62   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
                  2.00    0.00    0.00 ^ clock_core (in)
     1    0.05                           clock_core (net)
                  2.00    0.00    0.00 ^ input1/I (gf180mcu_fd_sc_mcu7t5v0__buf_20)
                  0.19    0.27    0.27 ^ input1/Z (gf180mcu_fd_sc_mcu7t5v0__buf_20)
     1    0.15                           net1 (net)
                  0.19    0.03    0.30 ^ wire1716/I (gf180mcu_fd_sc_mcu7t5v0__buf_20)
                  0.17    0.23    0.53 ^ wire1716/Z (gf180mcu_fd_sc_mcu7t5v0__buf_20)
     3    0.18                           net1716 (net)
                  0.20    0.05    0.57 ^ _21442_/A1 (gf180mcu_fd_sc_mcu7t5v0__oai211_4)
                  0.43    0.20    0.78 v _21442_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_4)
     2    0.03                           _09463_ (net)
                  0.43    0.00    0.78 v _21454_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
                  2.09    1.35    2.12 ^ _21454_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
     1    0.23                           clock_ctrl.core_clk (net)
                  2.10    0.07    2.20 ^ clkbuf_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_20)
                  0.15    0.46    2.66 ^ clkbuf_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_20)
     2    0.03                           clknet_0_clock_ctrl.core_clk (net)
                  0.15    0.00    2.66 ^ clkbuf_1_0_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.15    0.28    2.94 ^ clkbuf_1_0_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     1    0.04                           clknet_1_0_0_clock_ctrl.core_clk (net)
                  0.15    0.00    2.94 ^ clkbuf_1_0_1_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.14    0.28    3.22 ^ clkbuf_1_0_1_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     1    0.04                           clknet_1_0_1_clock_ctrl.core_clk (net)
                  0.14    0.00    3.22 ^ clkbuf_1_0_2_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.14    0.28    3.50 ^ clkbuf_1_0_2_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     1    0.04                           clknet_1_0_2_clock_ctrl.core_clk (net)
                  0.14    0.00    3.50 ^ clkbuf_1_0_3_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.11    0.25    3.75 ^ clkbuf_1_0_3_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     1    0.02                           clknet_1_0_3_clock_ctrl.core_clk (net)
                  0.11    0.00    3.75 ^ clkbuf_1_0_4_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.28    0.37    4.11 ^ clkbuf_1_0_4_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.12                           clknet_1_0_4_clock_ctrl.core_clk (net)
                  0.28    0.01    4.12 ^ clkbuf_2_0_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.14    0.31    4.43 ^ clkbuf_2_0_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     1    0.04                           clknet_2_0_0_clock_ctrl.core_clk (net)
                  0.14    0.00    4.43 ^ clkbuf_2_0_1_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.20    0.32    4.75 ^ clkbuf_2_0_1_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.08                           clknet_2_0_1_clock_ctrl.core_clk (net)
                  0.20    0.00    4.76 ^ clkbuf_3_1_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.14    0.29    5.04 ^ clkbuf_3_1_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     1    0.04                           clknet_3_1_0_clock_ctrl.core_clk (net)
                  0.14    0.00    5.05 ^ clkbuf_3_1_1_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.11    0.25    5.29 ^ clkbuf_3_1_1_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     1    0.02                           clknet_3_1_1_clock_ctrl.core_clk (net)
                  0.11    0.00    5.29 ^ clkbuf_3_1_2_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.20    0.31    5.60 ^ clkbuf_3_1_2_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.07                           clknet_3_1_2_clock_ctrl.core_clk (net)
                  0.20    0.00    5.61 ^ clkbuf_4_2_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.20    0.33    5.94 ^ clkbuf_4_2_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.08                           clknet_4_2_0_clock_ctrl.core_clk (net)
                  0.20    0.00    5.94 ^ clkbuf_5_5_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.16    0.30    6.25 ^ clkbuf_5_5_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.05                           clknet_5_5_0_clock_ctrl.core_clk (net)
                  0.16    0.00    6.25 ^ clkbuf_6_10_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.16    0.29    6.54 ^ clkbuf_6_10_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.05                           clknet_6_10_0_clock_ctrl.core_clk (net)
                  0.16    0.00    6.54 ^ clkbuf_7_21_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.70    0.63    7.17 ^ clkbuf_7_21_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.33                           clknet_7_21_0_clock_ctrl.core_clk (net)
                  0.70    0.01    7.18 ^ clkbuf_leaf_80_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_20)
                  0.11    0.34    7.52 ^ clkbuf_leaf_80_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_20)
     4    0.03                           clknet_leaf_80_clock_ctrl.core_clk (net)
                  0.11    0.00    7.52 ^ _35590_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                          0.10    7.62   clock uncertainty
                         -0.58    7.04   clock reconvergence pessimism
                          0.07    7.10   library hold time
                                  7.10   data required time
-----------------------------------------------------------------------------
                                  7.10   data required time
                                 -7.62   data arrival time
-----------------------------------------------------------------------------
                                  0.52   slack (MET)


Startpoint: _37976_ (rising edge-triggered flip-flop clocked by hk_serial_clk)
Endpoint: _37977_ (rising edge-triggered flip-flop clocked by hk_serial_clk)
Path Group: hk_serial_clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock hk_serial_clk (rise edge)
                          0.00    0.00   clock source latency
                  0.66    0.00    0.00 ^ housekeeping/serial_clock (housekeeping)
     3    0.15                           gpio_control_bidir_1[0].serial_clock (net)
                  0.66    0.00    0.00 ^ gpio_control_bidir_1[0].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.23    0.40    0.40 ^ gpio_control_bidir_1[0].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.09                           gpio_control_bidir_1[0].serial_clock_out (net)
                  0.23    0.00    0.40 ^ gpio_control_bidir_1[1].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.25    0.34    0.75 ^ gpio_control_bidir_1[1].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.10                           gpio_control_bidir_1[1].serial_clock_out (net)
                  0.25    0.00    0.75 ^ _37976_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                  0.12    0.70    1.45 v _37976_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     2    0.01                           gpio_control_in_1a[0].shift_register[8] (net)
                  0.12    0.00    1.45 v hold131/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_4)
                  0.33    1.46    2.91 v hold131/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_4)
     1    0.00                           net1993 (net)
                  0.33    0.00    2.91 v _37977_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  2.91   data arrival time

                          0.00    0.00   clock hk_serial_clk (rise edge)
                          0.00    0.00   clock source latency
                  0.66    0.00    0.00 ^ housekeeping/serial_clock (housekeeping)
     3    0.15                           gpio_control_bidir_1[0].serial_clock (net)
                  0.66    0.00    0.00 ^ gpio_control_bidir_1[0].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.23    0.43    0.43 ^ gpio_control_bidir_1[0].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.09                           gpio_control_bidir_1[0].serial_clock_out (net)
                  0.23    0.00    0.44 ^ gpio_control_bidir_1[1].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.25    0.37    0.81 ^ gpio_control_bidir_1[1].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.10                           gpio_control_bidir_1[1].serial_clock_out (net)
                  0.25    0.00    0.81 ^ _37977_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                          0.10    0.91   clock uncertainty
                         -0.06    0.85   clock reconvergence pessimism
                          0.12    0.97   library hold time
                                  0.97   data required time
-----------------------------------------------------------------------------
                                  0.97   data required time
                                 -2.91   data arrival time
-----------------------------------------------------------------------------
                                  1.94   slack (MET)


Startpoint: _38391_ (rising edge-triggered flip-flop clocked by hk_serial_clk)
Endpoint: _38392_ (rising edge-triggered flip-flop clocked by hk_serial_clk)
Path Group: hk_serial_clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock hk_serial_clk (rise edge)
                          0.00    0.00   clock source latency
                  0.66    0.00    0.00 ^ housekeeping/serial_clock (housekeeping)
     3    0.15                           gpio_control_bidir_1[0].serial_clock (net)
                  0.66    0.00    0.00 ^ fanout1445/I (gf180mcu_fd_sc_mcu7t5v0__buf_12)
                  0.26    0.31    0.31 ^ fanout1445/Z (gf180mcu_fd_sc_mcu7t5v0__buf_12)
    11    0.17                           net1445 (net)
                  0.27    0.02    0.33 ^ wire1447/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)
                  0.65    0.44    0.77 ^ wire1447/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)
     1    0.34                           net1447 (net)
                  0.74    0.13    0.90 ^ wire1446/I (gf180mcu_fd_sc_mcu7t5v0__buf_12)
                  0.33    0.34    1.24 ^ wire1446/Z (gf180mcu_fd_sc_mcu7t5v0__buf_12)
    12    0.23                           net1446 (net)
                  0.35    0.04    1.29 ^ gpio_control_bidir_2[2].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                  0.39    0.36    1.65 ^ gpio_control_bidir_2[2].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
    12    0.09                           gpio_control_bidir_2[1].serial_clock (net)
                  0.39    0.01    1.66 ^ gpio_control_bidir_2[1].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                  0.41    0.38    2.03 ^ gpio_control_bidir_2[1].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
    12    0.09                           gpio_control_bidir_2[0].serial_clock (net)
                  0.41    0.01    2.04 ^ gpio_control_bidir_2[0].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.24    0.37    2.41 ^ gpio_control_bidir_2[0].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.09                           gpio_control_bidir_2[0].serial_clock_out (net)
                  0.24    0.01    2.41 ^ gpio_control_in_2[15].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                  0.40    0.36    2.77 ^ gpio_control_in_2[15].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
    12    0.09                           gpio_control_in_2[14].serial_clock (net)
                  0.40    0.01    2.78 ^ gpio_control_in_2[14].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                  0.70    0.53    3.30 ^ gpio_control_in_2[14].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
    12    0.17                           gpio_control_in_2[13].serial_clock (net)
                  0.71    0.03    3.33 ^ gpio_control_in_2[13].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                  0.40    0.38    3.72 ^ gpio_control_in_2[13].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
    12    0.09                           gpio_control_in_2[12].serial_clock (net)
                  0.40    0.01    3.73 ^ gpio_control_in_2[12].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                  0.40    0.37    4.10 ^ gpio_control_in_2[12].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
    12    0.09                           gpio_control_in_2[11].serial_clock (net)
                  0.40    0.01    4.10 ^ gpio_control_in_2[11].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                  0.42    0.38    4.48 ^ gpio_control_in_2[11].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
    12    0.10                           gpio_control_in_2[10].serial_clock (net)
                  0.42    0.01    4.49 ^ gpio_control_in_2[10].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.25    0.38    4.87 ^ gpio_control_in_2[10].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.10                           gpio_control_in_2[10].serial_clock_out (net)
                  0.25    0.01    4.87 ^ gpio_control_in_2[9].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                  0.34    0.32    5.20 ^ gpio_control_in_2[9].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
    12    0.08                           gpio_control_in_2[8].serial_clock (net)
                  0.34    0.01    5.20 ^ gpio_control_in_2[8].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                  0.37    0.35    5.55 ^ gpio_control_in_2[8].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
    12    0.08                           gpio_control_in_2[7].serial_clock (net)
                  0.37    0.01    5.56 ^ gpio_control_in_2[7].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                  0.37    0.35    5.91 ^ gpio_control_in_2[7].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
    12    0.08                           gpio_control_in_2[6].serial_clock (net)
                  0.37    0.01    5.91 ^ gpio_control_in_2[6].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.35    0.42    6.33 ^ gpio_control_in_2[6].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.16                           gpio_control_in_2[5].serial_clock (net)
                  0.36    0.03    6.37 ^ gpio_control_in_2[5].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                  0.40    0.37    6.73 ^ gpio_control_in_2[5].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
    12    0.09                           gpio_control_in_2[4].serial_clock (net)
                  0.40    0.01    6.74 ^ gpio_control_in_2[4].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                  0.43    0.38    7.12 ^ gpio_control_in_2[4].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
    12    0.10                           gpio_control_in_2[3].serial_clock (net)
                  0.43    0.01    7.13 ^ gpio_control_in_2[3].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                  0.48    0.41    7.55 ^ gpio_control_in_2[3].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
    12    0.11                           gpio_control_in_2[2].serial_clock (net)
                  0.48    0.01    7.56 ^ gpio_control_in_2[2].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                  0.38    0.36    7.92 ^ gpio_control_in_2[2].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
    12    0.09                           gpio_control_in_2[1].serial_clock (net)
                  0.38    0.01    7.93 ^ gpio_control_in_2[1].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                  0.34    0.34    8.26 ^ gpio_control_in_2[1].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
    11    0.08                           gpio_control_in_2[0].serial_clock (net)
                  0.34    0.00    8.27 ^ _38391_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                  0.13    0.72    8.99 v _38391_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     2    0.01                           gpio_control_in_2[0].shift_register[5] (net)
                  0.13    0.00    8.99 v hold168/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_4)
                  0.33    1.46   10.45 v hold168/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_4)
     1    0.00                           net2030 (net)
                  0.33    0.00   10.45 v _38392_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 10.45   data arrival time

                          0.00    0.00   clock hk_serial_clk (rise edge)
                          0.00    0.00   clock source latency
                  0.66    0.00    0.00 ^ housekeeping/serial_clock (housekeeping)
     3    0.15                           gpio_control_bidir_1[0].serial_clock (net)
                  0.66    0.00    0.00 ^ fanout1445/I (gf180mcu_fd_sc_mcu7t5v0__buf_12)
                  0.26    0.33    0.33 ^ fanout1445/Z (gf180mcu_fd_sc_mcu7t5v0__buf_12)
    11    0.17                           net1445 (net)
                  0.27    0.03    0.36 ^ wire1447/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)
                  0.65    0.48    0.84 ^ wire1447/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)
     1    0.34                           net1447 (net)
                  0.74    0.14    0.97 ^ wire1446/I (gf180mcu_fd_sc_mcu7t5v0__buf_12)
                  0.33    0.36    1.34 ^ wire1446/Z (gf180mcu_fd_sc_mcu7t5v0__buf_12)
    12    0.23                           net1446 (net)
                  0.35    0.05    1.39 ^ gpio_control_bidir_2[2].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                  0.39    0.39    1.78 ^ gpio_control_bidir_2[2].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
    12    0.09                           gpio_control_bidir_2[1].serial_clock (net)
                  0.39    0.01    1.78 ^ gpio_control_bidir_2[1].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                  0.41    0.40    2.19 ^ gpio_control_bidir_2[1].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
    12    0.09                           gpio_control_bidir_2[0].serial_clock (net)
                  0.41    0.01    2.20 ^ gpio_control_bidir_2[0].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.24    0.40    2.60 ^ gpio_control_bidir_2[0].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.09                           gpio_control_bidir_2[0].serial_clock_out (net)
                  0.24    0.01    2.60 ^ gpio_control_in_2[15].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                  0.40    0.38    2.99 ^ gpio_control_in_2[15].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
    12    0.09                           gpio_control_in_2[14].serial_clock (net)
                  0.40    0.01    2.99 ^ gpio_control_in_2[14].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                  0.70    0.57    3.56 ^ gpio_control_in_2[14].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
    12    0.17                           gpio_control_in_2[13].serial_clock (net)
                  0.71    0.03    3.59 ^ gpio_control_in_2[13].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                  0.40    0.41    4.01 ^ gpio_control_in_2[13].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
    12    0.09                           gpio_control_in_2[12].serial_clock (net)
                  0.40    0.01    4.02 ^ gpio_control_in_2[12].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                  0.40    0.40    4.41 ^ gpio_control_in_2[12].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
    12    0.09                           gpio_control_in_2[11].serial_clock (net)
                  0.40    0.01    4.42 ^ gpio_control_in_2[11].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                  0.42    0.41    4.83 ^ gpio_control_in_2[11].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
    12    0.10                           gpio_control_in_2[10].serial_clock (net)
                  0.42    0.01    4.84 ^ gpio_control_in_2[10].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.25    0.41    5.25 ^ gpio_control_in_2[10].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.10                           gpio_control_in_2[10].serial_clock_out (net)
                  0.25    0.01    5.25 ^ gpio_control_in_2[9].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                  0.34    0.35    5.60 ^ gpio_control_in_2[9].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
    12    0.08                           gpio_control_in_2[8].serial_clock (net)
                  0.34    0.01    5.61 ^ gpio_control_in_2[8].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                  0.37    0.38    5.98 ^ gpio_control_in_2[8].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
    12    0.08                           gpio_control_in_2[7].serial_clock (net)
                  0.37    0.01    5.99 ^ gpio_control_in_2[7].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                  0.37    0.38    6.37 ^ gpio_control_in_2[7].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
    12    0.08                           gpio_control_in_2[6].serial_clock (net)
                  0.37    0.01    6.37 ^ gpio_control_in_2[6].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.35    0.45    6.83 ^ gpio_control_in_2[6].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.16                           gpio_control_in_2[5].serial_clock (net)
                  0.36    0.04    6.86 ^ gpio_control_in_2[5].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                  0.40    0.40    7.26 ^ gpio_control_in_2[5].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
    12    0.09                           gpio_control_in_2[4].serial_clock (net)
                  0.40    0.01    7.27 ^ gpio_control_in_2[4].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                  0.43    0.41    7.68 ^ gpio_control_in_2[4].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
    12    0.10                           gpio_control_in_2[3].serial_clock (net)
                  0.43    0.01    7.69 ^ gpio_control_in_2[3].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                  0.48    0.45    8.13 ^ gpio_control_in_2[3].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
    12    0.11                           gpio_control_in_2[2].serial_clock (net)
                  0.48    0.01    8.15 ^ gpio_control_in_2[2].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                  0.38    0.39    8.54 ^ gpio_control_in_2[2].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
    12    0.09                           gpio_control_in_2[1].serial_clock (net)
                  0.38    0.01    8.55 ^ gpio_control_in_2[1].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                  0.34    0.36    8.91 ^ gpio_control_in_2[1].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
    11    0.08                           gpio_control_in_2[0].serial_clock (net)
                  0.34    0.00    8.91 ^ _38392_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                          0.10    9.01   clock uncertainty
                         -0.64    8.37   clock reconvergence pessimism
                          0.14    8.51   library hold time
                                  8.51   data required time
-----------------------------------------------------------------------------
                                  8.51   data required time
                                -10.45   data arrival time
-----------------------------------------------------------------------------
                                  1.94   slack (MET)


Startpoint: _38457_ (rising edge-triggered flip-flop clocked by hk_serial_clk)
Endpoint: _38458_ (rising edge-triggered flip-flop clocked by hk_serial_clk)
Path Group: hk_serial_clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock hk_serial_clk (rise edge)
                          0.00    0.00   clock source latency
                  0.66    0.00    0.00 ^ housekeeping/serial_clock (housekeeping)
     3    0.15                           gpio_control_bidir_1[0].serial_clock (net)
                  0.66    0.00    0.00 ^ fanout1445/I (gf180mcu_fd_sc_mcu7t5v0__buf_12)
                  0.26    0.31    0.31 ^ fanout1445/Z (gf180mcu_fd_sc_mcu7t5v0__buf_12)
    11    0.17                           net1445 (net)
                  0.27    0.02    0.33 ^ wire1447/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)
                  0.65    0.44    0.77 ^ wire1447/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)
     1    0.34                           net1447 (net)
                  0.74    0.13    0.90 ^ wire1446/I (gf180mcu_fd_sc_mcu7t5v0__buf_12)
                  0.33    0.34    1.24 ^ wire1446/Z (gf180mcu_fd_sc_mcu7t5v0__buf_12)
    12    0.23                           net1446 (net)
                  0.35    0.04    1.29 ^ gpio_control_bidir_2[2].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                  0.39    0.36    1.65 ^ gpio_control_bidir_2[2].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
    12    0.09                           gpio_control_bidir_2[1].serial_clock (net)
                  0.39    0.01    1.66 ^ gpio_control_bidir_2[1].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                  0.41    0.38    2.03 ^ gpio_control_bidir_2[1].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
    12    0.09                           gpio_control_bidir_2[0].serial_clock (net)
                  0.41    0.01    2.04 ^ gpio_control_bidir_2[0].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.24    0.37    2.41 ^ gpio_control_bidir_2[0].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.09                           gpio_control_bidir_2[0].serial_clock_out (net)
                  0.24    0.01    2.41 ^ gpio_control_in_2[15].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                  0.40    0.36    2.77 ^ gpio_control_in_2[15].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
    12    0.09                           gpio_control_in_2[14].serial_clock (net)
                  0.40    0.01    2.78 ^ gpio_control_in_2[14].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                  0.70    0.53    3.30 ^ gpio_control_in_2[14].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
    12    0.17                           gpio_control_in_2[13].serial_clock (net)
                  0.71    0.03    3.33 ^ gpio_control_in_2[13].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                  0.40    0.38    3.72 ^ gpio_control_in_2[13].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
    12    0.09                           gpio_control_in_2[12].serial_clock (net)
                  0.40    0.01    3.73 ^ gpio_control_in_2[12].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                  0.40    0.37    4.10 ^ gpio_control_in_2[12].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
    12    0.09                           gpio_control_in_2[11].serial_clock (net)
                  0.40    0.01    4.10 ^ gpio_control_in_2[11].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                  0.42    0.38    4.48 ^ gpio_control_in_2[11].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
    12    0.10                           gpio_control_in_2[10].serial_clock (net)
                  0.42    0.01    4.49 ^ gpio_control_in_2[10].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.25    0.38    4.87 ^ gpio_control_in_2[10].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.10                           gpio_control_in_2[10].serial_clock_out (net)
                  0.25    0.01    4.87 ^ gpio_control_in_2[9].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                  0.34    0.32    5.20 ^ gpio_control_in_2[9].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
    12    0.08                           gpio_control_in_2[8].serial_clock (net)
                  0.34    0.01    5.20 ^ gpio_control_in_2[8].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                  0.37    0.35    5.55 ^ gpio_control_in_2[8].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
    12    0.08                           gpio_control_in_2[7].serial_clock (net)
                  0.37    0.01    5.56 ^ gpio_control_in_2[7].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                  0.37    0.35    5.91 ^ gpio_control_in_2[7].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
    12    0.08                           gpio_control_in_2[6].serial_clock (net)
                  0.37    0.01    5.91 ^ gpio_control_in_2[6].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.35    0.42    6.33 ^ gpio_control_in_2[6].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.16                           gpio_control_in_2[5].serial_clock (net)
                  0.36    0.03    6.37 ^ gpio_control_in_2[5].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                  0.40    0.37    6.73 ^ gpio_control_in_2[5].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
    12    0.09                           gpio_control_in_2[4].serial_clock (net)
                  0.40    0.01    6.74 ^ gpio_control_in_2[4].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                  0.43    0.38    7.12 ^ gpio_control_in_2[4].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
    12    0.10                           gpio_control_in_2[3].serial_clock (net)
                  0.43    0.01    7.13 ^ _38457_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                  0.14    0.74    7.87 v _38457_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     2    0.01                           gpio_control_in_2[3].shift_register[8] (net)
                  0.14    0.00    7.87 v hold143/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_4)
                  0.33    1.46    9.33 v hold143/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_4)
     1    0.00                           net2005 (net)
                  0.33    0.00    9.33 v _38458_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  9.33   data arrival time

                          0.00    0.00   clock hk_serial_clk (rise edge)
                          0.00    0.00   clock source latency
                  0.66    0.00    0.00 ^ housekeeping/serial_clock (housekeeping)
     3    0.15                           gpio_control_bidir_1[0].serial_clock (net)
                  0.66    0.00    0.00 ^ fanout1445/I (gf180mcu_fd_sc_mcu7t5v0__buf_12)
                  0.26    0.33    0.33 ^ fanout1445/Z (gf180mcu_fd_sc_mcu7t5v0__buf_12)
    11    0.17                           net1445 (net)
                  0.27    0.03    0.36 ^ wire1447/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)
                  0.65    0.48    0.84 ^ wire1447/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)
     1    0.34                           net1447 (net)
                  0.74    0.14    0.97 ^ wire1446/I (gf180mcu_fd_sc_mcu7t5v0__buf_12)
                  0.33    0.36    1.34 ^ wire1446/Z (gf180mcu_fd_sc_mcu7t5v0__buf_12)
    12    0.23                           net1446 (net)
                  0.35    0.05    1.39 ^ gpio_control_bidir_2[2].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                  0.39    0.39    1.78 ^ gpio_control_bidir_2[2].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
    12    0.09                           gpio_control_bidir_2[1].serial_clock (net)
                  0.39    0.01    1.78 ^ gpio_control_bidir_2[1].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                  0.41    0.40    2.19 ^ gpio_control_bidir_2[1].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
    12    0.09                           gpio_control_bidir_2[0].serial_clock (net)
                  0.41    0.01    2.20 ^ gpio_control_bidir_2[0].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.24    0.40    2.60 ^ gpio_control_bidir_2[0].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.09                           gpio_control_bidir_2[0].serial_clock_out (net)
                  0.24    0.01    2.60 ^ gpio_control_in_2[15].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                  0.40    0.38    2.99 ^ gpio_control_in_2[15].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
    12    0.09                           gpio_control_in_2[14].serial_clock (net)
                  0.40    0.01    2.99 ^ gpio_control_in_2[14].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                  0.70    0.57    3.56 ^ gpio_control_in_2[14].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
    12    0.17                           gpio_control_in_2[13].serial_clock (net)
                  0.71    0.03    3.59 ^ gpio_control_in_2[13].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                  0.40    0.41    4.01 ^ gpio_control_in_2[13].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
    12    0.09                           gpio_control_in_2[12].serial_clock (net)
                  0.40    0.01    4.02 ^ gpio_control_in_2[12].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                  0.40    0.40    4.41 ^ gpio_control_in_2[12].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
    12    0.09                           gpio_control_in_2[11].serial_clock (net)
                  0.40    0.01    4.42 ^ gpio_control_in_2[11].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                  0.42    0.41    4.83 ^ gpio_control_in_2[11].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
    12    0.10                           gpio_control_in_2[10].serial_clock (net)
                  0.42    0.01    4.84 ^ gpio_control_in_2[10].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.25    0.41    5.25 ^ gpio_control_in_2[10].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.10                           gpio_control_in_2[10].serial_clock_out (net)
                  0.25    0.01    5.25 ^ gpio_control_in_2[9].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                  0.34    0.35    5.60 ^ gpio_control_in_2[9].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
    12    0.08                           gpio_control_in_2[8].serial_clock (net)
                  0.34    0.01    5.61 ^ gpio_control_in_2[8].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                  0.37    0.38    5.98 ^ gpio_control_in_2[8].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
    12    0.08                           gpio_control_in_2[7].serial_clock (net)
                  0.37    0.01    5.99 ^ gpio_control_in_2[7].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                  0.37    0.38    6.37 ^ gpio_control_in_2[7].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
    12    0.08                           gpio_control_in_2[6].serial_clock (net)
                  0.37    0.01    6.37 ^ gpio_control_in_2[6].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.35    0.45    6.83 ^ gpio_control_in_2[6].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.16                           gpio_control_in_2[5].serial_clock (net)
                  0.36    0.04    6.86 ^ gpio_control_in_2[5].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                  0.40    0.40    7.26 ^ gpio_control_in_2[5].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
    12    0.09                           gpio_control_in_2[4].serial_clock (net)
                  0.40    0.01    7.27 ^ gpio_control_in_2[4].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                  0.43    0.41    7.68 ^ gpio_control_in_2[4].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
    12    0.10                           gpio_control_in_2[3].serial_clock (net)
                  0.43    0.01    7.69 ^ _38458_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                          0.10    7.79   clock uncertainty
                         -0.56    7.23   clock reconvergence pessimism
                          0.15    7.38   library hold time
                                  7.38   data required time
-----------------------------------------------------------------------------
                                  7.38   data required time
                                 -9.33   data arrival time
-----------------------------------------------------------------------------
                                  1.95   slack (MET)


Startpoint: _38309_ (rising edge-triggered flip-flop clocked by hk_serial_clk)
Endpoint: _38310_ (rising edge-triggered flip-flop clocked by hk_serial_clk)
Path Group: hk_serial_clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock hk_serial_clk (rise edge)
                          0.00    0.00   clock source latency
                  0.66    0.00    0.00 ^ housekeeping/serial_clock (housekeeping)
     3    0.15                           gpio_control_bidir_1[0].serial_clock (net)
                  0.66    0.00    0.00 ^ gpio_control_bidir_1[0].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.23    0.40    0.40 ^ gpio_control_bidir_1[0].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.09                           gpio_control_bidir_1[0].serial_clock_out (net)
                  0.23    0.00    0.40 ^ gpio_control_bidir_1[1].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.25    0.34    0.75 ^ gpio_control_bidir_1[1].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.10                           gpio_control_bidir_1[1].serial_clock_out (net)
                  0.25    0.01    0.75 ^ gpio_control_in_1a[0].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.26    0.35    1.11 ^ gpio_control_in_1a[0].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.11                           gpio_control_in_1a[0].serial_clock_out (net)
                  0.26    0.01    1.11 ^ gpio_control_in_1a[1].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.24    0.34    1.46 ^ gpio_control_in_1a[1].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.10                           gpio_control_in_1a[1].serial_clock_out (net)
                  0.24    0.01    1.46 ^ gpio_control_in_1a[2].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.19    0.31    1.77 ^ gpio_control_in_1a[2].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.07                           gpio_control_in_1a[2].serial_clock_out (net)
                  0.19    0.00    1.78 ^ gpio_control_in_1a[3].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.49    0.46    2.24 ^ gpio_control_in_1a[3].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    16    0.24                           gpio_control_in_1a[3].serial_clock_out (net)
                  0.51    0.06    2.29 ^ gpio_control_in_1a[4].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.28    0.41    2.70 ^ gpio_control_in_1a[4].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.11                           gpio_control_in_1a[4].serial_clock_out (net)
                  0.28    0.01    2.71 ^ gpio_control_in_1a[5].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                  0.44    0.38    3.09 ^ gpio_control_in_1a[5].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
    12    0.10                           gpio_control_in_1[0].serial_clock (net)
                  0.44    0.00    3.09 ^ gpio_control_in_1[0].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.27    0.39    3.48 ^ gpio_control_in_1[0].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.11                           gpio_control_in_1[0].serial_clock_out (net)
                  0.27    0.00    3.49 ^ gpio_control_in_1[1].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.24    0.35    3.83 ^ gpio_control_in_1[1].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.10                           gpio_control_in_1[1].serial_clock_out (net)
                  0.24    0.01    3.84 ^ gpio_control_in_1[2].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.25    0.35    4.19 ^ gpio_control_in_1[2].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.10                           gpio_control_in_1[2].serial_clock_out (net)
                  0.25    0.01    4.19 ^ gpio_control_in_1[3].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.29    0.37    4.56 ^ gpio_control_in_1[3].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.12                           gpio_control_in_1[3].serial_clock_out (net)
                  0.29    0.01    4.57 ^ gpio_control_in_1[4].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.31    0.39    4.96 ^ gpio_control_in_1[4].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.13                           gpio_control_in_1[4].serial_clock_out (net)
                  0.31    0.01    4.97 ^ gpio_control_in_1[5].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.24    0.35    5.33 ^ gpio_control_in_1[5].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.09                           gpio_control_in_1[5].serial_clock_out (net)
                  0.24    0.00    5.33 ^ gpio_control_in_1[6].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.24    0.34    5.67 ^ gpio_control_in_1[6].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.10                           gpio_control_in_1[6].serial_clock_out (net)
                  0.24    0.01    5.68 ^ gpio_control_in_1[7].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.33    0.39    6.07 ^ gpio_control_in_1[7].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.15                           gpio_control_in_1[7].serial_clock_out (net)
                  0.34    0.02    6.09 ^ gpio_control_in_1[8].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.23    0.35    6.44 ^ gpio_control_in_1[8].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.09                           gpio_control_in_1[8].serial_clock_out (net)
                  0.23    0.01    6.45 ^ gpio_control_in_1[9].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                  0.38    0.34    6.80 ^ gpio_control_in_1[9].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
    11    0.09                           gpio_control_in_1[10].serial_clock (net)
                  0.38    0.00    6.80 ^ _38309_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                  0.14    0.74    7.54 v _38309_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     2    0.01                           gpio_control_in_1[10].shift_register[6] (net)
                  0.14    0.00    7.54 v hold219/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_4)
                  0.33    1.46    9.00 v hold219/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_4)
     1    0.00                           net2081 (net)
                  0.33    0.00    9.00 v _38310_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  9.00   data arrival time

                          0.00    0.00   clock hk_serial_clk (rise edge)
                          0.00    0.00   clock source latency
                  0.66    0.00    0.00 ^ housekeeping/serial_clock (housekeeping)
     3    0.15                           gpio_control_bidir_1[0].serial_clock (net)
                  0.66    0.00    0.00 ^ gpio_control_bidir_1[0].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.23    0.43    0.43 ^ gpio_control_bidir_1[0].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.09                           gpio_control_bidir_1[0].serial_clock_out (net)
                  0.23    0.00    0.44 ^ gpio_control_bidir_1[1].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.25    0.37    0.81 ^ gpio_control_bidir_1[1].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.10                           gpio_control_bidir_1[1].serial_clock_out (net)
                  0.25    0.01    0.81 ^ gpio_control_in_1a[0].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.26    0.38    1.19 ^ gpio_control_in_1a[0].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.11                           gpio_control_in_1a[0].serial_clock_out (net)
                  0.26    0.01    1.20 ^ gpio_control_in_1a[1].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.24    0.37    1.57 ^ gpio_control_in_1a[1].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.10                           gpio_control_in_1a[1].serial_clock_out (net)
                  0.24    0.01    1.58 ^ gpio_control_in_1a[2].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.19    0.34    1.91 ^ gpio_control_in_1a[2].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.07                           gpio_control_in_1a[2].serial_clock_out (net)
                  0.19    0.00    1.92 ^ gpio_control_in_1a[3].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.49    0.50    2.41 ^ gpio_control_in_1a[3].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    16    0.24                           gpio_control_in_1a[3].serial_clock_out (net)
                  0.51    0.06    2.47 ^ gpio_control_in_1a[4].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.28    0.44    2.91 ^ gpio_control_in_1a[4].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.11                           gpio_control_in_1a[4].serial_clock_out (net)
                  0.28    0.01    2.92 ^ gpio_control_in_1a[5].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                  0.44    0.41    3.33 ^ gpio_control_in_1a[5].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
    12    0.10                           gpio_control_in_1[0].serial_clock (net)
                  0.44    0.00    3.33 ^ gpio_control_in_1[0].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.27    0.42    3.76 ^ gpio_control_in_1[0].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.11                           gpio_control_in_1[0].serial_clock_out (net)
                  0.27    0.00    3.76 ^ gpio_control_in_1[1].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.24    0.37    4.13 ^ gpio_control_in_1[1].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.10                           gpio_control_in_1[1].serial_clock_out (net)
                  0.24    0.01    4.14 ^ gpio_control_in_1[2].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.25    0.37    4.51 ^ gpio_control_in_1[2].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.10                           gpio_control_in_1[2].serial_clock_out (net)
                  0.25    0.01    4.52 ^ gpio_control_in_1[3].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.29    0.40    4.92 ^ gpio_control_in_1[3].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.12                           gpio_control_in_1[3].serial_clock_out (net)
                  0.29    0.01    4.93 ^ gpio_control_in_1[4].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.31    0.42    5.35 ^ gpio_control_in_1[4].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.13                           gpio_control_in_1[4].serial_clock_out (net)
                  0.31    0.01    5.36 ^ gpio_control_in_1[5].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.24    0.38    5.74 ^ gpio_control_in_1[5].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.09                           gpio_control_in_1[5].serial_clock_out (net)
                  0.24    0.00    5.75 ^ gpio_control_in_1[6].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.24    0.37    6.11 ^ gpio_control_in_1[6].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.10                           gpio_control_in_1[6].serial_clock_out (net)
                  0.24    0.01    6.12 ^ gpio_control_in_1[7].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.33    0.42    6.54 ^ gpio_control_in_1[7].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.15                           gpio_control_in_1[7].serial_clock_out (net)
                  0.34    0.03    6.57 ^ gpio_control_in_1[8].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.23    0.38    6.95 ^ gpio_control_in_1[8].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.09                           gpio_control_in_1[8].serial_clock_out (net)
                  0.23    0.01    6.96 ^ gpio_control_in_1[9].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                  0.38    0.37    7.33 ^ gpio_control_in_1[9].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
    11    0.09                           gpio_control_in_1[10].serial_clock (net)
                  0.38    0.01    7.33 ^ _38310_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                          0.10    7.43   clock uncertainty
                         -0.53    6.90   clock reconvergence pessimism
                          0.14    7.05   library hold time
                                  7.05   data required time
-----------------------------------------------------------------------------
                                  7.05   data required time
                                 -9.00   data arrival time
-----------------------------------------------------------------------------
                                  1.95   slack (MET)


Startpoint: _38264_ (rising edge-triggered flip-flop clocked by hk_serial_clk)
Endpoint: _38265_ (rising edge-triggered flip-flop clocked by hk_serial_clk)
Path Group: hk_serial_clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock hk_serial_clk (rise edge)
                          0.00    0.00   clock source latency
                  0.66    0.00    0.00 ^ housekeeping/serial_clock (housekeeping)
     3    0.15                           gpio_control_bidir_1[0].serial_clock (net)
                  0.66    0.00    0.00 ^ gpio_control_bidir_1[0].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.23    0.40    0.40 ^ gpio_control_bidir_1[0].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.09                           gpio_control_bidir_1[0].serial_clock_out (net)
                  0.23    0.00    0.40 ^ gpio_control_bidir_1[1].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.25    0.34    0.75 ^ gpio_control_bidir_1[1].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.10                           gpio_control_bidir_1[1].serial_clock_out (net)
                  0.25    0.01    0.75 ^ gpio_control_in_1a[0].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.26    0.35    1.11 ^ gpio_control_in_1a[0].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.11                           gpio_control_in_1a[0].serial_clock_out (net)
                  0.26    0.01    1.11 ^ gpio_control_in_1a[1].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.24    0.34    1.46 ^ gpio_control_in_1a[1].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.10                           gpio_control_in_1a[1].serial_clock_out (net)
                  0.24    0.01    1.46 ^ gpio_control_in_1a[2].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.19    0.31    1.77 ^ gpio_control_in_1a[2].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.07                           gpio_control_in_1a[2].serial_clock_out (net)
                  0.19    0.00    1.78 ^ gpio_control_in_1a[3].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.49    0.46    2.24 ^ gpio_control_in_1a[3].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    16    0.24                           gpio_control_in_1a[3].serial_clock_out (net)
                  0.51    0.06    2.29 ^ gpio_control_in_1a[4].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.28    0.41    2.70 ^ gpio_control_in_1a[4].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.11                           gpio_control_in_1a[4].serial_clock_out (net)
                  0.28    0.01    2.71 ^ gpio_control_in_1a[5].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                  0.44    0.38    3.09 ^ gpio_control_in_1a[5].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
    12    0.10                           gpio_control_in_1[0].serial_clock (net)
                  0.44    0.00    3.09 ^ gpio_control_in_1[0].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.27    0.39    3.48 ^ gpio_control_in_1[0].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.11                           gpio_control_in_1[0].serial_clock_out (net)
                  0.27    0.00    3.49 ^ gpio_control_in_1[1].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.24    0.35    3.83 ^ gpio_control_in_1[1].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.10                           gpio_control_in_1[1].serial_clock_out (net)
                  0.24    0.01    3.84 ^ gpio_control_in_1[2].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.25    0.35    4.19 ^ gpio_control_in_1[2].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.10                           gpio_control_in_1[2].serial_clock_out (net)
                  0.25    0.01    4.19 ^ gpio_control_in_1[3].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.29    0.37    4.56 ^ gpio_control_in_1[3].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.12                           gpio_control_in_1[3].serial_clock_out (net)
                  0.29    0.01    4.57 ^ gpio_control_in_1[4].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.31    0.39    4.96 ^ gpio_control_in_1[4].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.13                           gpio_control_in_1[4].serial_clock_out (net)
                  0.31    0.01    4.97 ^ gpio_control_in_1[5].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.24    0.35    5.33 ^ gpio_control_in_1[5].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.09                           gpio_control_in_1[5].serial_clock_out (net)
                  0.24    0.00    5.33 ^ gpio_control_in_1[6].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.24    0.34    5.67 ^ gpio_control_in_1[6].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.10                           gpio_control_in_1[6].serial_clock_out (net)
                  0.24    0.01    5.68 ^ gpio_control_in_1[7].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.33    0.39    6.07 ^ gpio_control_in_1[7].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.15                           gpio_control_in_1[7].serial_clock_out (net)
                  0.34    0.02    6.09 ^ _38264_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                  0.13    0.72    6.81 v _38264_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     2    0.01                           gpio_control_in_1[8].shift_register[2] (net)
                  0.13    0.00    6.81 v hold177/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_4)
                  0.35    1.47    8.29 v hold177/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_4)
     1    0.01                           net2039 (net)
                  0.35    0.00    8.29 v _38265_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  8.29   data arrival time

                          0.00    0.00   clock hk_serial_clk (rise edge)
                          0.00    0.00   clock source latency
                  0.66    0.00    0.00 ^ housekeeping/serial_clock (housekeeping)
     3    0.15                           gpio_control_bidir_1[0].serial_clock (net)
                  0.66    0.00    0.00 ^ gpio_control_bidir_1[0].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.23    0.43    0.43 ^ gpio_control_bidir_1[0].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.09                           gpio_control_bidir_1[0].serial_clock_out (net)
                  0.23    0.00    0.44 ^ gpio_control_bidir_1[1].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.25    0.37    0.81 ^ gpio_control_bidir_1[1].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.10                           gpio_control_bidir_1[1].serial_clock_out (net)
                  0.25    0.01    0.81 ^ gpio_control_in_1a[0].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.26    0.38    1.19 ^ gpio_control_in_1a[0].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.11                           gpio_control_in_1a[0].serial_clock_out (net)
                  0.26    0.01    1.20 ^ gpio_control_in_1a[1].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.24    0.37    1.57 ^ gpio_control_in_1a[1].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.10                           gpio_control_in_1a[1].serial_clock_out (net)
                  0.24    0.01    1.58 ^ gpio_control_in_1a[2].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.19    0.34    1.91 ^ gpio_control_in_1a[2].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.07                           gpio_control_in_1a[2].serial_clock_out (net)
                  0.19    0.00    1.92 ^ gpio_control_in_1a[3].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.49    0.50    2.41 ^ gpio_control_in_1a[3].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    16    0.24                           gpio_control_in_1a[3].serial_clock_out (net)
                  0.51    0.06    2.47 ^ gpio_control_in_1a[4].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.28    0.44    2.91 ^ gpio_control_in_1a[4].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.11                           gpio_control_in_1a[4].serial_clock_out (net)
                  0.28    0.01    2.92 ^ gpio_control_in_1a[5].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                  0.44    0.41    3.33 ^ gpio_control_in_1a[5].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
    12    0.10                           gpio_control_in_1[0].serial_clock (net)
                  0.44    0.00    3.33 ^ gpio_control_in_1[0].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.27    0.42    3.76 ^ gpio_control_in_1[0].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.11                           gpio_control_in_1[0].serial_clock_out (net)
                  0.27    0.00    3.76 ^ gpio_control_in_1[1].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.24    0.37    4.13 ^ gpio_control_in_1[1].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.10                           gpio_control_in_1[1].serial_clock_out (net)
                  0.24    0.01    4.14 ^ gpio_control_in_1[2].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.25    0.37    4.51 ^ gpio_control_in_1[2].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.10                           gpio_control_in_1[2].serial_clock_out (net)
                  0.25    0.01    4.52 ^ gpio_control_in_1[3].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.29    0.40    4.92 ^ gpio_control_in_1[3].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.12                           gpio_control_in_1[3].serial_clock_out (net)
                  0.29    0.01    4.93 ^ gpio_control_in_1[4].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.31    0.42    5.35 ^ gpio_control_in_1[4].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.13                           gpio_control_in_1[4].serial_clock_out (net)
                  0.31    0.01    5.36 ^ gpio_control_in_1[5].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.24    0.38    5.74 ^ gpio_control_in_1[5].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.09                           gpio_control_in_1[5].serial_clock_out (net)
                  0.24    0.00    5.75 ^ gpio_control_in_1[6].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.24    0.37    6.11 ^ gpio_control_in_1[6].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.10                           gpio_control_in_1[6].serial_clock_out (net)
                  0.24    0.01    6.12 ^ gpio_control_in_1[7].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.33    0.42    6.54 ^ gpio_control_in_1[7].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.15                           gpio_control_in_1[7].serial_clock_out (net)
                  0.34    0.03    6.57 ^ _38265_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                          0.10    6.67   clock uncertainty
                         -0.47    6.20   clock reconvergence pessimism
                          0.14    6.33   library hold time
                                  6.33   data required time
-----------------------------------------------------------------------------
                                  6.33   data required time
                                 -8.29   data arrival time
-----------------------------------------------------------------------------
                                  1.95   slack (MET)


