   1              	 .syntax unified
   2              	 .cpu cortex-m4
   3              	 .eabi_attribute 27,3
   4              	 .fpu fpv4-sp-d16
   5              	 .eabi_attribute 20,1
   6              	 .eabi_attribute 21,1
   7              	 .eabi_attribute 23,3
   8              	 .eabi_attribute 24,1
   9              	 .eabi_attribute 25,1
  10              	 .eabi_attribute 26,1
  11              	 .eabi_attribute 30,6
  12              	 .eabi_attribute 34,1
  13              	 .eabi_attribute 18,4
  14              	 .thumb
  15              	 .file "xmc_i2s.c"
  16              	 .text
  17              	.Ltext0:
  18              	 .cfi_sections .debug_frame
  19              	 .section .text.XMC_USIC_CH_GetTransmitBufferStatus,"ax",%progbits
  20              	 .align 2
  21              	 .thumb
  22              	 .thumb_func
  24              	XMC_USIC_CH_GetTransmitBufferStatus:
  25              	.LFB194:
  26              	 .file 1 "D:/ghc/4700_motors/Libraries/XMCLib/inc/xmc_usic.h"
   1:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h **** /**
   2:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****  * @file xmc_usic.h
   3:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****  * @date 2017-09-08
   4:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****  *
   5:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****  * @cond
   6:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****  **************************************************************************************************
   7:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****  * XMClib v2.1.20 - XMC Peripheral Driver Library 
   8:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****  *
   9:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****  * Copyright (c) 2015-2018, Infineon Technologies AG
  10:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****  * All rights reserved.                        
  11:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****  *                                             
  12:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****  * Redistribution and use in source and binary forms, with or without modification,are permitted pr
  13:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****  * following conditions are met:   
  14:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****  *                                                                              
  15:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****  * Redistributions of source code must retain the above copyright notice, this list of conditions a
  16:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****  * disclaimer.                        
  17:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****  * 
  18:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****  * Redistributions in binary form must reproduce the above copyright notice, this list of condition
  19:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****  * disclaimer in the documentation and/or other materials provided with the distribution.          
  20:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****  * 
  21:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****  * Neither the name of the copyright holders nor the names of its contributors may be used to endor
  22:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****  * products derived from this software without specific prior written permission.                  
  23:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****  *                                                                              
  24:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****  * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" AND ANY EXPRESS OR I
  25:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****  * INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTI
  26:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****  * DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE LIABLE  FOR ANY DIRECT, IN
  27:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****  * SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBS
  28:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****  * SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THE
  29:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****  * WHETHER IN CONTRACT, STRICT LIABILITY,OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY
  30:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****  * OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.                            
  31:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****  *                                                                              
  32:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****  * To improve the quality of the software, users are encouraged to share modifications, enhancement
  33:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****  * Infineon Technologies AG dave@infineon.com).                                                    
  34:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****  **************************************************************************************************
  35:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****  *
  36:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****  * Change History
  37:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****  * --------------
  38:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****  *
  39:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****  * 2015-02-20:
  40:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****  *     - Initial draft<br>
  41:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****  *     - Documentation improved <br>
  42:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****  *
  43:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****  * 2015-05-08:
  44:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****  *     - Added XMC_USIC_CH_SetInputTriggerCombinationMode() and XMC_USIC_CH_SetTransmitBufferStatus
  45:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****  *      
  46:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****  * 2015-06-20:
  47:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****  *     - Removed version macros and declaration of GetDriverVersion API
  48:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****  * 
  49:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****  * 2015-08-17:
  50:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****  *     - Bug fixed in XMC_USIC_CH_SetTransmitBufferStatus API. OR operator removed.
  51:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****  *
  52:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****  * 2015-08-24:
  53:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****  *     - Added APIs for enabling/disabling delay compensation XMC_USIC_CH_DisableDelayCompensation(
  54:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****  *       XMC_USIC_CH_DisableDelayCompensation()
  55:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****  *
  56:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****  * 2015-08-25:
  57:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****  *     - Added APIs for defining if the data shift unit input is derived
  58:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****  *       from the input data path DXn or from the selected protocol pre-processors: XMC_USIC_CH_Con
  59:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****  *       and XMC_USIC_CH_ConnectInputDataShiftToDataInput()
  60:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****  *
  61:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****  * 2015-08-27:
  62:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****  *     - Fixed bug in XMC_USIC_CH_BRG_CLOCK_SOURCE_DX1T value.
  63:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****  *     - Added APIs for direct TBUF access: XMC_USIC_CH_WriteToTBUF() and XMC_USIC_CH_WriteToTBUFTC
  64:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****  *     - Added APIs for external input for BRG configuration:XMC_USIC_CH_ConfigExternalInputSignalT
  65:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****  *
  66:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****  * 2015-08-28:
  67:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****  *     - Added API for enabling the transfer trigger unit to set bit TCSR.TE if the trigger signal 
  68:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****  *       Clear to Send (CTS) signal: XMC_USIC_CH_EnableTBUFDataValidTrigger() and XMC_USIC_CH_Disab
  69:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****  *
  70:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****  * 2016-03-09:
  71:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****  *     - Optimization of write only registers
  72:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****  *
  73:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****  * 2016-04-10:
  74:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****  *     - Added an API to put the data into FIFO when hardware port control is enabled: XMC_USIC_CH_
  75:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****  *
  76:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****  * 2017-02-10:
  77:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****  *     - Added XMC_USIC_CH_SetShiftDirection() to allow selection of shift direction of the data wo
  78:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****  *     - Added XMC_USIC_CH_GetCaptureTimerValue() and XMC_USIC_CH_SetFractionalDivider()
  79:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****  *
  80:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****  * 2017-09-08:
  81:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****  *     - Fixed value of macro XMC_USIC_CH_SHIFT_DIRECTION_MSB_FIRST used in XMC_USIC_CH_SetShiftDir
  82:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****  *
  83:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****  * @endcond
  84:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****  *
  85:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****  */
  86:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h **** 
  87:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h **** #ifndef XMC_USIC_H
  88:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h **** #define XMC_USIC_H
  89:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h **** /*******************************************************************************
  90:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****  * HEADER FILES
  91:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****  *******************************************************************************/
  92:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h **** 
  93:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h **** #include "xmc_common.h"
  94:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h **** 
  95:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h **** /**
  96:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****  * @addtogroup XMClib XMC Peripheral Library
  97:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****  * @{
  98:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****  */
  99:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h **** 
 100:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h **** /**
 101:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****  * @addtogroup USIC
 102:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****  * @brief Universal Serial Interface Channel(USIC) driver for serial communication.
 103:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****  *
 104:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****  * The Universal Serial Interface Channel(USIC) module is a flexible interface module
 105:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****  * covering several serial communication protocols. A USIC module contains two
 106:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****  * independent communication channels named USICx_CH0 and USICx_CH1, with x
 107:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****  * being the number of the USIC module. The user can program, during run-time, which protocol will 
 108:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****  * by each communication channel and which pins are used.
 109:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****  * The driver provides APIs, configuration structures and enumerations to configure common features
 110:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****  * communication protocols.
 111:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****  * 
 112:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****  * USIC driver features:
 113:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****  * -# Allows configuration of FIFO for transmit and receive functions.
 114:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****  * -# Provides a structure type XMC_USIC_CH_t to represent the USIC channel registers in a programm
 115:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****  friendly format.
 116:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****  * -# Allows configuration of automatic update for frame length, word length, slave select or slave
 117:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****  * -# Allows transmission of data to FIFO using XMC_USIC_CH_TXFIFO_PutData() and XMC_USIC_CH_TXFIFO
 118:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****  * -# Allows reading of received data in FIFO using XMC_USIC_CH_RXFIFO_GetData()
 119:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****  * -# Allows configuration of baudrate using XMC_USIC_CH_SetBaudrate()
 120:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****  * -# Provides API to trigger interrupts using XMC_USIC_CH_TriggerServiceRequest()
 121:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****  * @{
 122:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****  */
 123:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h **** 
 124:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h **** /*******************************************************************************
 125:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****  * MACROS
 126:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****  *******************************************************************************/
 127:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h **** 
 128:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h **** #define XMC_USIC0 ((XMC_USIC_t *)USIC0_BASE)			/**< USIC0 module base address */
 129:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h **** #define XMC_USIC0_CH0 ((XMC_USIC_CH_t *)USIC0_CH0_BASE)	/**< USIC0 channel 0 base address */
 130:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h **** #define XMC_USIC0_CH1 ((XMC_USIC_CH_t *)USIC0_CH1_BASE)	/**< USIC0 channel 1 base address */
 131:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h **** 
 132:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h **** #if defined(USIC1)
 133:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h **** #define XMC_USIC1 ((XMC_USIC_t *)USIC1_BASE)			/**< USIC1 module base address */
 134:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h **** #define XMC_USIC1_CH0 ((XMC_USIC_CH_t *)USIC1_CH0_BASE)	/**< USIC1 channel 0 base address */
 135:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h **** #define XMC_USIC1_CH1 ((XMC_USIC_CH_t *)USIC1_CH1_BASE)	/**< USIC1 channel 1 base address */
 136:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h **** #endif
 137:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h **** 
 138:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h **** #if defined(USIC2)
 139:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h **** #define XMC_USIC2 ((XMC_USIC_t *)USIC2_BASE)			/**< USIC2 module base address */
 140:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h **** #define XMC_USIC2_CH0 ((XMC_USIC_CH_t *)USIC2_CH0_BASE)	/**< USIC2 channel 0 base address */
 141:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h **** #define XMC_USIC2_CH1 ((XMC_USIC_CH_t *)USIC2_CH1_BASE)	/**< USIC2 channel 1 base address */
 142:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h **** #endif
 143:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h **** 
 144:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h **** #define USIC_CH_DXCR_DSEL_Msk  USIC_CH_DX0CR_DSEL_Msk   /**< Common mask for DSEL bitfield mask in 
 145:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h **** #define USIC_CH_DXCR_DSEL_Pos  USIC_CH_DX0CR_DSEL_Pos   /**< Common mask for DSEL bitfield position
 146:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h **** #define USIC_CH_DXCR_SFSEL_Pos USIC_CH_DX0CR_SFSEL_Pos  /**< Common mask for SFSEL bitfield positio
 147:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h **** #define USIC_CH_DXCR_SFSEL_Msk USIC_CH_DX0CR_SFSEL_Msk  /**< Common mask for SFSEL bitfield mask in
 148:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h **** #define USIC_CH_DXCR_DPOL_Msk  USIC_CH_DX0CR_DPOL_Msk   /**< Common mask for DPOL bitfield mask in 
 149:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h **** #define USIC_CH_DXCR_DFEN_Msk  USIC_CH_DX0CR_DFEN_Msk   /**< Common mask for DFEN bitfield mask in 
 150:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h **** #define USIC_CH_DXCR_DSEN_Msk  USIC_CH_DX0CR_DSEN_Msk   /**< Common mask for DSEN bitfield mask in 
 151:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h **** #define USIC_CH_DXCR_CM_Pos    USIC_CH_DX0CR_CM_Pos     /**< Common mask for CM bitfield position i
 152:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h **** #define USIC_CH_DXCR_CM_Msk    USIC_CH_DX0CR_CM_Msk     /**< Common mask for CM bitfield mask in DX
 153:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h **** #define USIC_CH_DXCR_INSW_Msk  USIC_CH_DX0CR_INSW_Msk   /**< Common mask for INSW bitfield mask in 
 154:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h **** #define USIC_CH_DXCR_INSW_pos  USIC_CH_DX0CR_INSW_Pos   /**< Common mask for INSW bitfield position
 155:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h **** 
 156:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h **** #if UC_FAMILY == XMC1
 157:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****  #include "xmc1_usic_map.h"
 158:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h **** #endif
 159:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h **** 
 160:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h **** #if UC_FAMILY == XMC4
 161:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****  #include "xmc4_usic_map.h"
 162:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h **** #endif
 163:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h **** 
 164:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h **** /*******************************************************************************
 165:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****  * ENUMS
 166:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****  *******************************************************************************/
 167:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h **** 
 168:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h **** /**
 169:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****  * USIC channel driver status
 170:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****  */
 171:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h **** typedef enum XMC_USIC_CH_STATUS
 172:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h **** {
 173:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****   XMC_USIC_CH_STATUS_OK,    /**< USIC driver status : OK */
 174:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****   XMC_USIC_CH_STATUS_ERROR, /**< USIC driver status : ERROR */
 175:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****   XMC_USIC_CH_STATUS_BUSY   /**< USIC driver status : BUSY */
 176:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h **** } XMC_USIC_CH_STATUS_t;
 177:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h **** 
 178:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h **** /**
 179:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h **** * USIC channel kernel mode
 180:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h **** */
 181:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h **** typedef enum XMC_USIC_CH_KERNEL_MODE
 182:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h **** {
 183:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****   XMC_USIC_CH_KERNEL_MODE_RUN_0  = 0x0UL,  /**< Run mode 0 (transmission and reception possible)*/
 184:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****   XMC_USIC_CH_KERNEL_MODE_RUN_1  = 0x1UL << USIC_CH_KSCFG_NOMCFG_Pos,  /**< Run mode 1 (transmissio
 185:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****   XMC_USIC_CH_KERNEL_MODE_STOP_0 = 0x2UL << USIC_CH_KSCFG_NOMCFG_Pos,  /**< Stop mode 0 (no transmi
 186:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****   XMC_USIC_CH_KERNEL_MODE_STOP_1 = 0x3UL << USIC_CH_KSCFG_NOMCFG_Pos   /**< Stop mode 1 (both trans
 187:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h **** } XMC_USIC_CH_KERNEL_MODE_t;
 188:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h **** 
 189:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h **** /**
 190:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****  * USIC channel operating mode
 191:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****  */
 192:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h **** typedef enum XMC_USIC_CH_OPERATING_MODE
 193:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h **** {
 194:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****   XMC_USIC_CH_OPERATING_MODE_IDLE = 0x0UL, /**< USIC channel idle */
 195:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****   XMC_USIC_CH_OPERATING_MODE_SPI  = 0x1UL << USIC_CH_CCR_MODE_Pos, /**< SPI mode */
 196:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****   XMC_USIC_CH_OPERATING_MODE_UART = 0x2UL << USIC_CH_CCR_MODE_Pos, /**< UART mode */
 197:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****   XMC_USIC_CH_OPERATING_MODE_I2S  = 0x3UL << USIC_CH_CCR_MODE_Pos, /**< I2S mode */
 198:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****   XMC_USIC_CH_OPERATING_MODE_I2C  = 0x4UL << USIC_CH_CCR_MODE_Pos  /**< I2C mode */
 199:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h **** } XMC_USIC_CH_OPERATING_MODE_t;
 200:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h **** 
 201:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h **** /**
 202:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****  * USIC channel inputs
 203:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****  */
 204:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h **** typedef enum XMC_USIC_CH_INPUT
 205:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h **** {
 206:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****   XMC_USIC_CH_INPUT_DX0, /**< DX0 input */
 207:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****   XMC_USIC_CH_INPUT_DX1, /**< DX1 input */
 208:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****   XMC_USIC_CH_INPUT_DX2, /**< DX2 input */
 209:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****   XMC_USIC_CH_INPUT_DX3, /**< DX3 input */
 210:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****   XMC_USIC_CH_INPUT_DX4, /**< DX4 input */
 211:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****   XMC_USIC_CH_INPUT_DX5  /**< DX5 input */
 212:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h **** } XMC_USIC_CH_INPUT_t;
 213:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h **** 
 214:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h **** /**
 215:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****  * USIC channel input source sampling frequency
 216:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****  */
 217:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h **** typedef enum XMC_USIC_CH_INPUT_SAMPLING_FREQ
 218:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h **** {
 219:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****   XMC_USIC_CH_INPUT_SAMPLING_FREQ_FPERIPH            = 0x0UL, /**< Use fperiph frequency for input 
 220:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****   XMC_USIC_CH_INPUT_SAMPLING_FREQ_FRACTIONAL_DIVIDER = 0x1UL << USIC_CH_DXCR_SFSEL_Pos  /**< Use fF
 221:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h **** } XMC_USIC_CH_INPUT_SAMPLING_FREQ_t;
 222:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h **** 
 223:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h **** /**
 224:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****  * USIC channel input combination mode
 225:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****  */
 226:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h **** typedef enum XMC_USIC_CH_INPUT_COMBINATION_MODE
 227:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h **** {
 228:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****   XMC_USIC_CH_INPUT_COMBINATION_MODE_TRIGGER_DISABLED = 0x0UL, /**< The trigger activation is disab
 229:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****   XMC_USIC_CH_INPUT_COMBINATION_MODE_RISING_EDGE      = 0x1UL, /**< A rising edge activates DXnT*/
 230:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****   XMC_USIC_CH_INPUT_COMBINATION_MODE_FALLING_EDGE     = 0x2UL, /**< A falling edge activates DXnT*/
 231:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****   XMC_USIC_CH_INPUT_COMBINATION_MODE_BOTH_EDGES       = 0x3UL, /**< Both edges activate DXnT*/
 232:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h **** } XMC_USIC_CH_INPUT_COMBINATION_MODE_t;
 233:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h **** 
 234:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h **** /**
 235:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****  * USIC channel data transmission start modes.
 236:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****  * Data shifted out of the transmit pin depends on the value configured for the
 237:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****  * TDEN bitfield of the TCSR register. Following enum values are used for configuring
 238:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****  * the TCSR->TDEN bitfield.
 239:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****  */
 240:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h **** typedef enum XMC_USIC_CH_START_TRANSMISION_MODE
 241:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h **** {
 242:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****   XMC_USIC_CH_START_TRANSMISION_DISABLED      = 0x0U, /**< Passive data level is sent out on transm
 243:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****   XMC_USIC_CH_START_TRANSMISION_ON_TDV        = 0x1UL << USIC_CH_TCSR_TDEN_Pos, /**< Transmission o
 244:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****   XMC_USIC_CH_START_TRANSMISION_ON_TDV_DX2S_0 = 0x2UL << USIC_CH_TCSR_TDEN_Pos, /**< Transmission o
 245:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****   XMC_USIC_CH_START_TRANSMISION_ON_TDV_DX2S_1 = 0x3UL << USIC_CH_TCSR_TDEN_Pos  /**< Transmission o
 246:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h **** } XMC_USIC_CH_START_TRANSMISION_MODE_t;
 247:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h **** 
 248:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h **** /**
 249:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****  * USIC channel interrupt node pointers
 250:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****  */
 251:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h **** typedef enum XMC_USIC_CH_INTERRUPT_NODE_POINTER
 252:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h **** {
 253:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****   XMC_USIC_CH_INTERRUPT_NODE_POINTER_TRANSMIT_SHIFT      = USIC_CH_INPR_TSINP_Pos, /**< Node pointe
 254:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****   XMC_USIC_CH_INTERRUPT_NODE_POINTER_TRANSMIT_BUFFER     = USIC_CH_INPR_TBINP_Pos, /**< Node pointe
 255:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****   XMC_USIC_CH_INTERRUPT_NODE_POINTER_RECEIVE             = USIC_CH_INPR_RINP_Pos,  /**< Node pointe
 256:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****   XMC_USIC_CH_INTERRUPT_NODE_POINTER_ALTERNATE_RECEIVE   = USIC_CH_INPR_AINP_Pos,  /**< Node pointe
 257:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****   XMC_USIC_CH_INTERRUPT_NODE_POINTER_PROTOCOL            = USIC_CH_INPR_PINP_Pos   /**< Node pointe
 258:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h **** } XMC_USIC_CH_INTERRUPT_NODE_POINTER_t;
 259:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h **** 
 260:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h **** /**
 261:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****  * USIC channel events
 262:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****  */
 263:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h **** typedef enum XMC_USIC_CH_EVENT
 264:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h **** {
 265:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****   XMC_USIC_CH_EVENT_RECEIVE_START       = USIC_CH_CCR_RSIEN_Msk, /**< Receive start event */
 266:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****   XMC_USIC_CH_EVENT_DATA_LOST           = USIC_CH_CCR_DLIEN_Msk, /**< Data lost event */
 267:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****   XMC_USIC_CH_EVENT_TRANSMIT_SHIFT      = USIC_CH_CCR_TSIEN_Msk, /**< Transmit shift event */
 268:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****   XMC_USIC_CH_EVENT_TRANSMIT_BUFFER     = USIC_CH_CCR_TBIEN_Msk, /**< Transmit buffer event */
 269:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****   XMC_USIC_CH_EVENT_STANDARD_RECEIVE    = USIC_CH_CCR_RIEN_Msk,  /**< Receive event */
 270:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****   XMC_USIC_CH_EVENT_ALTERNATIVE_RECEIVE = USIC_CH_CCR_AIEN_Msk,  /**< Alternate receive event */
 271:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****   XMC_USIC_CH_EVENT_BAUD_RATE_GENERATOR = USIC_CH_CCR_BRGIEN_Msk /**< Baudrate generator event */
 272:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h **** } XMC_USIC_CH_EVENT_t;
 273:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h **** 
 274:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h **** /**
 275:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h **** * USIC channel parity mode
 276:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h **** */
 277:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h **** typedef enum XMC_USIC_CH_PARITY_MODE
 278:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h **** {
 279:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****   XMC_USIC_CH_PARITY_MODE_NONE     = 0x0UL,  /**< Disable parity mode */
 280:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****   XMC_USIC_CH_PARITY_MODE_EVEN     = 0x2UL << USIC_CH_CCR_PM_Pos,  /**< Enable even parity mode */
 281:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****   XMC_USIC_CH_PARITY_MODE_ODD      = 0x3UL << USIC_CH_CCR_PM_Pos   /**< Enable odd parity mode */
 282:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h **** } XMC_USIC_CH_PARITY_MODE_t;
 283:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h **** 
 284:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h **** /**
 285:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h **** * USIC channel data output mode
 286:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h **** */
 287:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h **** typedef enum XMC_USIC_CH_DATA_OUTPUT_MODE
 288:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h **** {
 289:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****   XMC_USIC_CH_DATA_OUTPUT_MODE_NORMAL   = 0x0UL,  /**< Data output normal mode */
 290:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****   XMC_USIC_CH_DATA_OUTPUT_MODE_INVERTED = 0x1UL << USIC_CH_SCTR_DOCFG_Pos   /**< Data output invert
 291:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h **** } XMC_USIC_CH_DATA_OUTPUT_MODE_t;
 292:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h **** 
 293:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h **** /**
 294:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h **** * USIC channel data transmit buffer status
 295:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h **** */
 296:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h **** typedef enum XMC_USIC_CH_TBUF_STATUS
 297:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h **** {
 298:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****   XMC_USIC_CH_TBUF_STATUS_IDLE = 0x0UL,                 /**< Transfer buffer is currently idle*/
 299:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****   XMC_USIC_CH_TBUF_STATUS_BUSY = USIC_CH_TCSR_TDV_Msk   /**< Transfer buffer is currently busy*/
 300:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h **** } XMC_USIC_CH_TBUF_STATUS_t;
 301:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h **** 
 302:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h **** 
 303:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h **** 
 304:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h **** /**
 305:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h **** * USIC channel data transmit buffer status modification
 306:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h **** */
 307:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h **** typedef enum XMC_USIC_CH_TBUF_STATUS_SET
 308:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h **** {
 309:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****   XMC_USIC_CH_TBUF_STATUS_SET_BUSY   = 0x1UL, /**< Set Transfer buffer status to busy*/
 310:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****   XMC_USIC_CH_TBUF_STATUS_SET_IDLE   = 0x2UL  /**< Set Transfer buffer status to idle*/
 311:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h **** } XMC_USIC_CH_TBUF_STATUS_SET_t;
 312:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h **** 
 313:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h **** /**
 314:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h **** * USIC channel receive buffer status
 315:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h **** */
 316:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h **** typedef enum XMC_USIC_CH_RBUF_STATUS
 317:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h **** {
 318:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****   XMC_USIC_CH_RBUF_STATUS_DATA_VALID0 = USIC_CH_RBUFSR_RDV0_Msk, /**< RBUF0 data has not yet been r
 319:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****   XMC_USIC_CH_RBUF_STATUS_DATA_VALID1 = USIC_CH_RBUFSR_RDV1_Msk  /**< RBUF1 data has not yet been r
 320:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h **** } XMC_USIC_CH_RBUF_STATUS_t;
 321:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h **** 
 322:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h **** /**
 323:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****  * USIC channel output signal passive data level
 324:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h **** */
 325:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h **** typedef enum XMC_USCI_CH_PASSIVE_DATA_LEVEL
 326:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h **** {
 327:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****   XMC_USIC_CH_PASSIVE_DATA_LEVEL0 = 0x0UL, /**< Passive level(idle mode signal level) 0 */
 328:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****   XMC_USIC_CH_PASSIVE_DATA_LEVEL1 = 0x1UL << USIC_CH_SCTR_PDL_Pos  /**< Passive level(idle mode sig
 329:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h **** } XMC_USIC_CH_PASSIVE_DATA_LEVEL_t;
 330:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h **** 
 331:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h **** /**
 332:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h **** * USIC channel receive FIFO size
 333:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h **** */
 334:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h **** typedef enum XMC_USIC_CH_FIFO_SIZE
 335:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h **** {
 336:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****   XMC_USIC_CH_FIFO_DISABLED     = 0x0U,  /**< FIFO Disabled */
 337:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****   XMC_USIC_CH_FIFO_SIZE_2WORDS  = 0x1U,  /**< FIFO size: 2 words */
 338:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****   XMC_USIC_CH_FIFO_SIZE_4WORDS  = 0x2U,  /**< FIFO size: 4 words */
 339:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****   XMC_USIC_CH_FIFO_SIZE_8WORDS  = 0x3U,  /**< FIFO size: 8 words */
 340:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****   XMC_USIC_CH_FIFO_SIZE_16WORDS = 0x4U,  /**< FIFO size: 16 words */
 341:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****   XMC_USIC_CH_FIFO_SIZE_32WORDS = 0x5U,  /**< FIFO size: 32 words */
 342:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****   XMC_USIC_CH_FIFO_SIZE_64WORDS = 0x6U   /**< FIFO size: 64 words */
 343:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h **** } XMC_USIC_CH_FIFO_SIZE_t;
 344:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h **** 
 345:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h **** /**
 346:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h **** * USIC channel transmit FIFO interrupt node pointers
 347:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h **** */
 348:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h **** typedef enum XMC_USIC_CH_TXFIFO_INTERRUPT_NODE_POINTER
 349:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h **** {
 350:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****   XMC_USIC_CH_TXFIFO_INTERRUPT_NODE_POINTER_STANDARD  = USIC_CH_TBCTR_STBINP_Pos,  /**< Node pointe
 351:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****   XMC_USIC_CH_TXFIFO_INTERRUPT_NODE_POINTER_ALTERNATE = USIC_CH_TBCTR_ATBINP_Pos   /**< Node pointe
 352:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h **** } XMC_USIC_CH_TXFIFO_INTERRUPT_NODE_POINTER_t;
 353:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h **** 
 354:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h **** /**
 355:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h **** * USIC channel transmit FIFO event configuration
 356:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h **** */
 357:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h **** typedef enum XMC_USIC_CH_TXFIFO_EVENT_CONF
 358:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h **** {
 359:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****   XMC_USIC_CH_TXFIFO_EVENT_CONF_STANDARD  = USIC_CH_TBCTR_STBIEN_Msk,   /**< Enable FIFO standard t
 360:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****   XMC_USIC_CH_TXFIFO_EVENT_CONF_ERROR     = (int32_t)USIC_CH_TBCTR_TBERIEN_Msk  /**< Enable transmi
 361:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h **** } XMC_USIC_CH_TXFIFO_EVENT_CONF_t;
 362:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h **** 
 363:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h **** /**
 364:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h **** * USIC channel transmit FIFO status
 365:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h **** */
 366:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h **** typedef enum XMC_USIC_CH_TXFIFO_EVENT
 367:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h **** {
 368:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****   XMC_USIC_CH_TXFIFO_EVENT_STANDARD = USIC_CH_TRBSR_STBI_Msk,    /**< Transmit FIFO status: Standar
 369:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****   XMC_USIC_CH_TXFIFO_EVENT_ERROR    = USIC_CH_TRBSR_TBERI_Msk    /**< Transmit FIFO status: Error e
 370:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h **** } XMC_USIC_CH_TXFIFO_EVENT_t;
 371:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h **** 
 372:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h **** /**
 373:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h **** * USIC channel receive FIFO interrupt node pointers
 374:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h **** */
 375:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h **** typedef enum XMC_USIC_CH_RXFIFO_INTERRUPT_NODE_POINTER
 376:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h **** {
 377:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****   XMC_USIC_CH_RXFIFO_INTERRUPT_NODE_POINTER_STANDARD  = USIC_CH_RBCTR_SRBINP_Pos, /**< Node pointer
 378:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****   XMC_USIC_CH_RXFIFO_INTERRUPT_NODE_POINTER_ALTERNATE = USIC_CH_RBCTR_ARBINP_Pos  /**< Node pointer
 379:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h **** } XMC_USIC_CH_RXFIFO_INTERRUPT_NODE_POINTER_t;
 380:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h **** 
 381:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h **** /**
 382:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h **** * USIC channel receive FIFO event configuration
 383:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h **** */
 384:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h **** typedef enum XMC_USIC_CH_RXFIFO_EVENT_CONF
 385:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h **** {
 386:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****   XMC_USIC_CH_RXFIFO_EVENT_CONF_STANDARD  = USIC_CH_RBCTR_SRBIEN_Msk,   /**< Enable FIFO standard r
 387:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****   XMC_USIC_CH_RXFIFO_EVENT_CONF_ERROR     = (int32_t)USIC_CH_RBCTR_RBERIEN_Msk,  /**< Enable receiv
 388:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****   XMC_USIC_CH_RXFIFO_EVENT_CONF_ALTERNATE = USIC_CH_RBCTR_ARBIEN_Msk   /**< Enable FIFO alternative
 389:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h **** } XMC_USIC_CH_RXFIFO_EVENT_CONF_t;
 390:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h **** 
 391:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h **** /**
 392:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h **** * USIC channel receive FIFO status
 393:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h **** */
 394:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h **** typedef enum XMC_USIC_CH_RXFIFO_EVENT
 395:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h **** {
 396:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****   XMC_USIC_CH_RXFIFO_EVENT_STANDARD  = USIC_CH_TRBSR_SRBI_Msk,   /**< Receive FIFO status: Standard
 397:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****   XMC_USIC_CH_RXFIFO_EVENT_ERROR     = USIC_CH_TRBSR_RBERI_Msk,  /**< Receive FIFO status: Error ev
 398:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****   XMC_USIC_CH_RXFIFO_EVENT_ALTERNATE = USIC_CH_TRBSR_ARBI_Msk    /**< Receive FIFO status: Alternat
 399:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h **** } XMC_USIC_CH_RXFIFO_EVENT_t;
 400:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h **** 
 401:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h **** /**
 402:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h **** * USIC channel baudrate generator clock source
 403:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h **** */
 404:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h **** typedef enum XMC_USIC_CH_BRG_CLOCK_SOURCE
 405:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h **** {
 406:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****   XMC_USIC_CH_BRG_CLOCK_SOURCE_DIVIDER = 0x0UL, /**< Baudrate generator clock source : Source divid
 407:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****   XMC_USIC_CH_BRG_CLOCK_SOURCE_DX1T    = 0x2UL << USIC_CH_BRG_CLKSEL_Pos  /**< Baudrate generator c
 408:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h **** } XMC_USIC_CH_BRG_CLOCK_SOURCE_t;
 409:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h **** 
 410:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h **** /**
 411:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h **** * USIC channel baudrate generator divider mode
 412:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h **** */
 413:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h **** typedef enum XMC_USIC_CH_BRG_CLOCK_DIVIDER_MODE
 414:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h **** {
 415:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****   XMC_USIC_CH_BRG_CLOCK_DIVIDER_MODE_DISABLED   = 0x0UL, /**< Baudrate generator clock divider: Dis
 416:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****   XMC_USIC_CH_BRG_CLOCK_DIVIDER_MODE_NORMAL     = 0x1UL << USIC_CH_FDR_DM_Pos, /**< Baudrate genera
 417:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****   XMC_USIC_CH_BRG_CLOCK_DIVIDER_MODE_FRACTIONAL = 0x2UL << USIC_CH_FDR_DM_Pos  /**< Baudrate genera
 418:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h **** } XMC_USIC_CH_BRG_CLOCK_DIVIDER_MODE_t;
 419:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h **** 
 420:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h **** /**
 421:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h **** * USIC channel baudrate generator master clock passive level
 422:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h **** */
 423:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h **** typedef enum XMC_USIC_CH_BRG_MASTER_CLOCK_PASSIVE_LEVEL
 424:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h **** {
 425:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****   XMC_USIC_CH_BRG_MASTER_CLOCK_PASSIVE_LEVEL_0 = 0x0UL, /**< Baudrate generator master clock passiv
 426:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****   XMC_USIC_CH_BRG_MASTER_CLOCK_PASSIVE_LEVEL_1 = 0x1UL << USIC_CH_BRG_MCLKCFG_Pos  /**< Baudrate ge
 427:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h **** } XMC_USIC_CH_BRG_MASTER_CLOCK_PASSIVE_LEVEL_t;
 428:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h **** 
 429:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h **** /**
 430:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h **** * USIC channel baudrate generator shift clock passive level
 431:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h **** */
 432:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h **** typedef enum XMC_USIC_CH_BRG_SHIFT_CLOCK_PASSIVE_LEVEL
 433:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h **** {
 434:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****   XMC_USIC_CH_BRG_SHIFT_CLOCK_PASSIVE_LEVEL_0_DELAY_DISABLED = 0x0UL, /**< Shift clock passive leve
 435:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****   XMC_USIC_CH_BRG_SHIFT_CLOCK_PASSIVE_LEVEL_1_DELAY_DISABLED = 0x1UL << USIC_CH_BRG_SCLKCFG_Pos, /*
 436:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****   XMC_USIC_CH_BRG_SHIFT_CLOCK_PASSIVE_LEVEL_0_DELAY_ENABLED  = (int32_t)(0x2UL << USIC_CH_BRG_SCLKC
 437:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****   XMC_USIC_CH_BRG_SHIFT_CLOCK_PASSIVE_LEVEL_1_DELAY_ENABLED  = (int32_t)(0x3UL << USIC_CH_BRG_SCLKC
 438:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h **** } XMC_USIC_CH_BRG_SHIFT_CLOCK_PASSIVE_LEVEL_t;
 439:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h **** 
 440:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h **** /**
 441:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h **** * USIC channel baudrate generator shift clock output
 442:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h **** */
 443:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h **** typedef enum XMC_USIC_CH_BRG_SHIFT_CLOCK_OUTPUT
 444:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h **** {
 445:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****   XMC_USIC_CH_BRG_SHIFT_CLOCK_OUTPUT_SCLK = 0x0UL, /**< Baudrate generator shift clock output: SCL.
 446:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****   XMC_USIC_CH_BRG_SHIFT_CLOCK_OUTPUT_DX1 = 0x1UL << USIC_CH_BRG_SCLKOSEL_Pos   /**< Baudrate genera
 447:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h **** } XMC_USIC_CH_BRG_SHIFT_CLOCK_OUTPUT_t;
 448:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h **** 
 449:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h **** /**
 450:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h **** * USIC channel shift direction.
 451:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h **** * Defines the shift direction of the data words for transmission and reception
 452:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h **** */
 453:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h **** typedef enum XMC_USIC_CH_SHIFT_DIRECTION
 454:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h **** {
 455:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****   XMC_USIC_CH_SHIFT_DIRECTION_LSB_FIRST = 0x0UL, /**< Shift LSB first. The first data bit of a data
 456:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****   XMC_USIC_CH_SHIFT_DIRECTION_MSB_FIRST = 0x1UL << USIC_CH_SCTR_SDIR_Pos /**< Shift MSB first. The 
 457:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h **** } XMC_USIC_CH_SHIFT_DIRECTION_t;
 458:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h **** 
 459:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h **** 
 460:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h **** /*******************************************************************************
 461:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****  * DATA STRUCTURES
 462:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****  *******************************************************************************/
 463:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h **** 
 464:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h **** /*Anonymous structure/union guard start*/
 465:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h **** #if defined(__CC_ARM)
 466:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****   #pragma push
 467:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****   #pragma anon_unions
 468:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h **** #elif defined(__TASKING__)
 469:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****   #pragma warning 586
 470:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h **** #endif
 471:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h **** 
 472:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h **** /**
 473:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****  * USIC module structure
 474:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****  */
 475:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h **** typedef USIC_GLOBAL_TypeDef XMC_USIC_t;
 476:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h **** 
 477:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h **** /**
 478:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****  * USIC channel structure.<br> The members of the structure are same as in the device header file, 
 479:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****  * except for some registers.
 480:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****  * DX0CR, DX1CR, DX2CR, DX3CR, DX4CR and DX5CR are replaced with the array DXCR[6].
 481:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****  * TBUF0 to TBUF31 are replaced with TBUF[32].
 482:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****  * IN0 to IN31 are replaced with IN[32].
 483:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****  */
 484:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h **** typedef struct XMC_USIC_CH
 485:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h **** {
 486:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****   __I  uint32_t  RESERVED0;
 487:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****   __I  uint32_t  CCFG;			/**< Channel configuration register*/
 488:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****   __I  uint32_t  RESERVED1;
 489:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****   __IO uint32_t  KSCFG;			/**< Kernel state configuration register*/
 490:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****   __IO uint32_t  FDR;			/**< Fractional divider configuration register*/
 491:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****   __IO uint32_t  BRG;			/**< Baud rate generator register*/
 492:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****   __IO uint32_t  INPR;			/**< Interrupt node pointer register*/
 493:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****   __IO uint32_t  DXCR[6];		/**< Input control registers DX0 to DX5.*/
 494:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****   __IO uint32_t  SCTR;			/**< Shift control register*/
 495:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****   __IO uint32_t  TCSR;
 496:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h **** 
 497:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****   union {
 498:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****     __IO uint32_t  PCR_IICMode;	/**< I2C protocol configuration register*/
 499:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****     __IO uint32_t  PCR_IISMode; /**< I2S protocol configuration register*/
 500:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****     __IO uint32_t  PCR_SSCMode;	/**< SPI protocol configuration register*/
 501:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****     __IO uint32_t  PCR;			/**< Protocol configuration register*/
 502:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****     __IO uint32_t  PCR_ASCMode;	/**< UART protocol configuration register*/
 503:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****   };
 504:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****   __IO uint32_t  CCR;			/**< Channel control register*/
 505:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****   __IO uint32_t  CMTR;			/**< Capture mode timer register*/
 506:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h **** 
 507:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****   union {
 508:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****     __IO uint32_t  PSR_IICMode;	/**< I2C protocol status register*/
 509:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****     __IO uint32_t  PSR_IISMode;	/**< I2S protocol status register*/
 510:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****     __IO uint32_t  PSR_SSCMode;	/**< SPI protocol status register*/
 511:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****     __IO uint32_t  PSR;			/**< Protocol status register*/
 512:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****     __IO uint32_t  PSR_ASCMode;	/**< UART protocol status register*/
 513:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****   };
 514:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****   __O  uint32_t  PSCR;			/**< Protocol status clear register*/
 515:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****   __I  uint32_t  RBUFSR;		/**< Receive buffer status register*/
 516:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****   __I  uint32_t  RBUF;			/**< Receive buffer register*/
 517:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****   __I  uint32_t  RBUFD;			/**< Debug mode receive buffer register*/
 518:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****   __I  uint32_t  RBUF0;			/**< Receive buffer 0*/
 519:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****   __I  uint32_t  RBUF1;			/**< Receive buffer 1*/
 520:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****   __I  uint32_t  RBUF01SR;		/**< Receive buffer status register*/
 521:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****   __O  uint32_t  FMR;			/**< Flag modification register*/
 522:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****   __I  uint32_t  RESERVED2[5];
 523:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****   __IO uint32_t  TBUF[32];		/**< Tranmsit buffer registers*/
 524:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****   __IO uint32_t  BYP;			/**< FIFO bypass register*/
 525:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****   __IO uint32_t  BYPCR;			/**< FIFO bypass control register*/
 526:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****   __IO uint32_t  TBCTR;			/**< Transmit FIFO control register*/
 527:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****   __IO uint32_t  RBCTR;			/**< Receive FIFO control register*/
 528:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****   __I  uint32_t  TRBPTR;		/**< Transmit/recive buffer pointer register*/
 529:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****   __IO uint32_t  TRBSR;			/**< Transmit/receive buffer status register*/
 530:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****   __O  uint32_t  TRBSCR;		/**< Transmit/receive buffer status clear register*/
 531:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****   __I  uint32_t  OUTR;			/**< Receive FIFO output register*/
 532:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****   __I  uint32_t  OUTDR;			/**< Receive FIFO debug output register*/
 533:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****   __I  uint32_t  RESERVED3[23];
 534:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****   __O  uint32_t  IN[32];		/**< Transmit FIFO input register*/
 535:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h **** } XMC_USIC_CH_t;
 536:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h **** 
 537:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h **** 
 538:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h **** /*Anonymous structure/union guard end*/
 539:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h **** #if defined(__CC_ARM)
 540:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****   #pragma pop
 541:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h **** #elif defined(__TASKING__)
 542:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****   #pragma warning restore
 543:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h **** #endif
 544:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h **** 
 545:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h **** /*******************************************************************************
 546:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****  * API PROTOTYPES
 547:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****  ******************************************************************************/
 548:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h **** 
 549:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h **** #ifdef __cplusplus
 550:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h **** extern "C" {
 551:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h **** #endif
 552:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h **** 
 553:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h **** __STATIC_INLINE bool XMC_USIC_IsModuleValid(const XMC_USIC_t *const module)
 554:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h **** {
 555:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****   bool tmp;
 556:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h **** 
 557:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****   tmp = (module == XMC_USIC0);
 558:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h **** #if defined(XMC_USIC1)  
 559:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****   tmp = tmp || (module == XMC_USIC1);
 560:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h **** #endif
 561:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h **** #if defined(XMC_USIC2)  
 562:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****   tmp = tmp || (module == XMC_USIC2);
 563:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h **** #endif
 564:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h **** 
 565:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****   return tmp;
 566:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h **** }
 567:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h **** 
 568:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h **** __STATIC_INLINE bool XMC_USIC_IsChannelValid(const XMC_USIC_CH_t *const channel)
 569:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h **** {
 570:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****   bool tmp;
 571:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h **** 
 572:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****   tmp = ((channel == XMC_USIC0_CH0) || (channel == XMC_USIC0_CH1));
 573:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h **** #if defined(XMC_USIC1)  
 574:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****   tmp = tmp || ((channel == XMC_USIC1_CH0) || (channel == XMC_USIC1_CH1));
 575:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h **** #endif
 576:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h **** #if defined(XMC_USIC2)  
 577:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****   tmp = tmp || ((channel == XMC_USIC2_CH0) || (channel == XMC_USIC2_CH1));
 578:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h **** #endif
 579:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h **** 
 580:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****   return tmp;
 581:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h **** }
 582:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h **** 
 583:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h **** /* Common APIs */
 584:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h **** 
 585:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h **** /**
 586:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****  * @param  usic Pointer to USIC module handler of type @ref XMC_USIC_t.\n
 587:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****  * 				\b Range: @ref XMC_USIC0 to @ref XMC_USIC2 based on device support.
 588:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****  * @return None
 589:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****  * 
 590:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Description</b><br>
 591:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****  * Enables the USIC module.\n\n
 592:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****  * Enables the clock for the USIC module by following the
 593:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****  * clock enabling sequence for the selected device.
 594:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****  *
 595:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Related APIs:</b><BR>
 596:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****  * XMC_USIC_CH_Enable(), XMC_USIC_Disable() \n\n\n
 597:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****  */
 598:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h **** void XMC_USIC_Enable(XMC_USIC_t *const usic);
 599:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h **** /**
 600:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****  * @param  usic Pointer to USIC module handler of type @ref XMC_USIC_t.\n
 601:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****  * 				\b Range: @ref XMC_USIC0 to @ref XMC_USIC2 based on device support.
 602:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****  * @return None
 603:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****  *
 604:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Description</b><br>
 605:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****  * Disables the USIC module.\n\n
 606:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****  * Disables the clock for the USIC module by following the clock
 607:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****  * disabling sequence for the selected device.
 608:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****  *
 609:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Related APIs:</b><BR>
 610:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****  * XMC_USIC_CH_Disable(), XMC_USIC_Enable() \n\n\n
 611:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****  */
 612:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h **** void XMC_USIC_Disable(XMC_USIC_t *const usic);
 613:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h **** /**
 614:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****  * @param  channel Pointer to USIC channel handler of type @ref XMC_USIC_CH_t \n
 615:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****  * 				   \b Range: @ref XMC_USIC0_CH0, @ref XMC_USIC0_CH1 to @ref XMC_USIC2_CH1 based on device su
 616:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****  * @return None
 617:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****  *
 618:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Description</b><br>
 619:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****  * Enables the USIC channel. \n\n
 620:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****  * USIC channel is enabled by setting the module enable bit in KSCFG register bitfield MODEN.
 621:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****  * On enabling, the channel is set to idle mode.
 622:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****  *
 623:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Related APIs:</b><BR>
 624:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****  * XMC_USIC_CH_Disable(), XMC_USIC_Enable() \n\n\n
 625:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****  */
 626:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h **** void XMC_USIC_CH_Enable(XMC_USIC_CH_t *const channel);
 627:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h **** /**
 628:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****  * @param  channel Pointer to USIC channel handler of type @ref XMC_USIC_CH_t \n
 629:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****  * 				   \b Range: @ref XMC_USIC0_CH0, @ref XMC_USIC0_CH1 to @ref XMC_USIC2_CH1 based on device su
 630:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****  * @return None
 631:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****  *
 632:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Description</b><br>
 633:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****  * Disables the USIC channel.\n\n
 634:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****  * USIC channel is disabled by setting the module enable bit(MDEN) to 0 in the register KSCFG.
 635:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****  *
 636:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Related APIs:</b><BR>
 637:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****  * XMC_USIC_CH_Enable(), XMC_USIC_Disable() \n\n\n
 638:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****  */
 639:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h **** void XMC_USIC_CH_Disable(XMC_USIC_CH_t *const channel);
 640:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h **** 
 641:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h **** /**
 642:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****  * @param  channel Pointer to USIC channel handler of type @ref XMC_USIC_CH_t \n
 643:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****  * 				   \b Range: @ref XMC_USIC0_CH0, @ref XMC_USIC0_CH1 to @ref XMC_USIC2_CH1 based on device su
 644:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****  * @param  rate Desired baudrate. \b Range: minimum value = 100, maximum value depends on the perip
 645:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****  * 				and \a oversampling. Maximum baudrate can be derived using the formula: (fperiph * 1023)/(10
 646:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****  * @param  oversampling Required oversampling. The value indicates the number of time quanta for on
 647:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****  * 						This can be related to the number of samples for each logic state of the data signal. \n
 648:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****  * 						\b Range: 1 to 32. Value should be chosen based on the protocol used.
 649:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****  * @return Status indicating the baudrate configuration.\n
 650:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****  * 			\b Range: @ref XMC_USIC_CH_STATUS_OK if baudrate is successfully configured,
 651:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****  * 					  @ref XMC_USIC_CH_STATUS_ERROR if desired baudrate or oversampling is invalid.
 652:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****  *
 653:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Description</b><br>
 654:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****  * Configures the baudrate of the USIC channel. \n\n
 655:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****  * Baudrate is configured by considering the peripheral frequency and the desired baudrate.
 656:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****  * Optimum values of FDR->STEP and BRG->PDIV are calulated and used for generating the desired
 657:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****  * baudrate.
 658:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****  *
 659:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Related APIs:</b><BR>
 660:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****  * XMC_USIC_CH_SetStartTransmisionMode(), XMC_USIC_CH_SetInputSource() \n\n\n
 661:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****  */
 662:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h **** XMC_USIC_CH_STATUS_t XMC_USIC_CH_SetBaudrate(XMC_USIC_CH_t *const channel, uint32_t rate, uint32_t 
 663:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h **** 
 664:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h **** /**
 665:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****  * @param  channel Pointer to USIC channel handler of type @ref XMC_USIC_CH_t \n
 666:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****  * 				   \b Range: @ref XMC_USIC0_CH0, @ref XMC_USIC0_CH1 to @ref XMC_USIC2_CH1 based on device su
 667:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****  * @param  pdiv Desired divider for the external frequency input. \b Range: minimum value = 1, maxi
 668:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****  * @param  oversampling Required oversampling. The value indicates the number of time quanta for on
 669:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****  * 						This can be related to the number of samples for each logic state of the data signal. \n
 670:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****  * 						\b Range: 1 to 32. Value should be chosen based on the protocol used.
 671:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****  * @param  combination_mode Selects which edge of the synchronized(and optionally filtered) signal 
 672:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****  *                          output DXnT of the input stage.
 673:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****  *
 674:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****  * @return None
 675:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****  *
 676:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Description</b><br>
 677:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****  * Enables the external frequency input for the Baudrate Generator and configures the divider, over
 678:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****  * the combination mode of the USIC channel. \n\n
 679:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****  *
 680:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Related APIs:</b><BR>
 681:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****  * XMC_USIC_CH_SetBRGInputClockSource(), XMC_USIC_CH_SetInputTriggerCombinationMode() \n\n\n
 682:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****  */
 683:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h **** void XMC_USIC_CH_ConfigExternalInputSignalToBRG(XMC_USIC_CH_t *const channel,
 684:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h **** 		                                         const uint16_t pdiv,
 685:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h **** 												 const uint32_t oversampling,
 686:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h **** 												 const XMC_USIC_CH_INPUT_COMBINATION_MODE_t combination_mode);
 687:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h **** 
 688:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h **** /**
 689:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****  * @param  channel Pointer to USIC channel handler of type @ref XMC_USIC_CH_t \n
 690:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****  * 				   \b Range: @ref XMC_USIC0_CH0, @ref XMC_USIC0_CH1 to @ref XMC_USIC2_CH1 based on device su
 691:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****  * @param  input USIC channel input stage of type @ref XMC_USIC_CH_INPUT_t. \n
 692:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****  * 				 \b Range: @ref XMC_USIC_CH_INPUT_DX0 to @ref XMC_USIC_CH_INPUT_DX5
 693:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****  * @param  source Input source select for the input stage. The table below maps the enum value with
 694:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****  * <table><tr><td>0</td><td>DXnA</td></tr><tr><td>1</td><td>DXnB</td></tr><tr><td>2</td><td>DXnC</t
 695:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****  * <tr><td>4</td><td>DXnE</td></tr><tr><td>5</td><td>DXnF</td></tr><tr><td>6</td><td>DXnG</td></tr>
 696:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****  * </tr></table>
 697:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****  * @return None
 698:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****  *
 699:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Description</b><br>
 700:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****  * Selects the data source for USIC input stage.\n\n
 701:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****  * Selects the input data signal source among DXnA, DXnB.. DXnG for the input stage. The API can be
 702:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****  * like DX0CR, DX1CR etc. 
 703:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****  *  
 704:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Related APIs:</b><BR>
 705:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****  * XMC_USIC_CH_EnableInputInversion(), XMC_USIC_CH_EnableInputDigitalFilter(), XMC_USIC_CH_EnableIn
 706:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****  * XMC_USIC_CH_SetInputSamplingFreq()\n\n\n
 707:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****  */
 708:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h **** __STATIC_INLINE void XMC_USIC_CH_SetInputSource(XMC_USIC_CH_t *const channel, const XMC_USIC_CH_INP
 709:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h **** {
 710:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****   channel->DXCR[input] = (uint32_t)((channel->DXCR[input] & (uint32_t)(~USIC_CH_DXCR_DSEL_Msk)) |
 711:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****                          ((uint32_t)source << USIC_CH_DXCR_DSEL_Pos));
 712:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h **** }
 713:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h **** /**
 714:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****  * @param  channel Pointer to USIC channel handler of type @ref XMC_USIC_CH_t \n
 715:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****  * 				   \b Range: @ref XMC_USIC0_CH0, @ref XMC_USIC0_CH1 to @ref XMC_USIC2_CH1 based on device su
 716:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****  * @param  input USIC channel input stage of type @ref XMC_USIC_CH_INPUT_t. \n
 717:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****  * 				 \b Range: @ref XMC_USIC_CH_INPUT_DX0 to @ref XMC_USIC_CH_INPUT_DX5
 718:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****  * @return None
 719:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****  *
 720:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Description</b><br>
 721:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****  * The input of the data shift unit is controlled by the
 722:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****  * protocol pre-processor. \n\n
 723:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****  *
 724:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Related APIs:</b><BR>
 725:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****  * XMC_USIC_CH_ConnectInputDataShiftToDataInput()\n\n\n
 726:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****  */
 727:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h **** __STATIC_INLINE void XMC_USIC_CH_ConnectInputDataShiftToPPP(XMC_USIC_CH_t *const channel, const XMC
 728:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h **** {
 729:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****   channel->DXCR[input] &=(uint32_t)~USIC_CH_DXCR_INSW_Msk;
 730:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h **** }
 731:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h **** 
 732:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h **** /**
 733:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****  * @param  channel Pointer to USIC channel handler of type @ref XMC_USIC_CH_t \n
 734:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****  * 				   \b Range: @ref XMC_USIC0_CH0, @ref XMC_USIC0_CH1 to @ref XMC_USIC2_CH1 based on device su
 735:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****  * @param  input USIC channel input stage of type @ref XMC_USIC_CH_INPUT_t. \n
 736:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****  * 				 \b Range: @ref XMC_USIC_CH_INPUT_DX0 to @ref XMC_USIC_CH_INPUT_DX5
 737:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****  * @return None
 738:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****  *
 739:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Description</b><br>
 740:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****  * The input of the data shift unit is connected to
 741:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****  * the selected data input line. \n\n
 742:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****  *
 743:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****  * This setting is used
 744:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****  * if the signals are directly derived from an input
 745:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****  * pin without treatment by the protocol preprocessor.
 746:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Related APIs:</b><BR>
 747:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****  * XMC_USIC_CH_ConnectInputDataShiftToPPP()\n\n\n
 748:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****  */
 749:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h **** __STATIC_INLINE void XMC_USIC_CH_ConnectInputDataShiftToDataInput(XMC_USIC_CH_t *const channel, con
 750:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h **** {
 751:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****   channel->DXCR[input] |= USIC_CH_DXCR_INSW_Msk;
 752:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h **** }
 753:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h **** 
 754:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h **** /**
 755:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****  * @param  channel Pointer to USIC channel handler of type @ref XMC_USIC_CH_t \n
 756:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****  * 				   \b Range: @ref XMC_USIC0_CH0, @ref XMC_USIC0_CH1 to @ref XMC_USIC2_CH1 based on device su
 757:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****  * @param  input USIC channel input stage of type @ref XMC_USIC_CH_INPUT_t. \n
 758:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****  * 				 \b Range: @ref XMC_USIC_CH_INPUT_DX0 to @ref XMC_USIC_CH_INPUT_DX5
 759:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****  * @return None
 760:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****  *
 761:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Description</b><br>
 762:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****  * Enables input inversion for USIC channel input data signal. \n\n
 763:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****  *
 764:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****  * Polarity of the input source can be changed to provide inverted data input.
 765:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Related APIs:</b><BR>
 766:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****  * XMC_USIC_CH_DisableInputInversion()\n\n\n
 767:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****  */
 768:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h **** __STATIC_INLINE void XMC_USIC_CH_EnableInputInversion(XMC_USIC_CH_t *const channel, const XMC_USIC_
 769:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h **** {
 770:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****   channel->DXCR[input] |= USIC_CH_DXCR_DPOL_Msk;
 771:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h **** }
 772:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h **** 
 773:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h **** /**
 774:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****  * @param  channel Pointer to USIC channel handler of type @ref XMC_USIC_CH_t \n
 775:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****  * 				   \b Range: @ref XMC_USIC0_CH0, @ref XMC_USIC0_CH1 to @ref XMC_USIC2_CH1 based on device su
 776:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****  * @param  input USIC channel input stage of type @ref XMC_USIC_CH_INPUT_t. \n
 777:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****  * 				 \b Range: @ref XMC_USIC_CH_INPUT_DX0 to @ref XMC_USIC_CH_INPUT_DX5
 778:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****  * @return None
 779:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****  *
 780:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Description</b><br>
 781:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****  * Disables input inversion for USIC channel. \n\n
 782:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****  *
 783:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****  * Resets the input data polarity for the USIC channel input data signal.
 784:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Related APIs:</b><BR>
 785:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****  * XMC_USIC_CH_EnableInputInversion()\n\n\n
 786:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****  */
 787:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h **** __STATIC_INLINE void XMC_USIC_CH_DisableInputInversion(XMC_USIC_CH_t *const channel, const XMC_USIC
 788:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h **** {
 789:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****   channel->DXCR[input] &=(uint32_t)~USIC_CH_DXCR_DPOL_Msk;
 790:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h **** }
 791:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h **** 
 792:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h **** /**
 793:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****  * @param  channel Pointer to USIC channel handler of type @ref XMC_USIC_CH_t \n
 794:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****  * 				   \b Range: @ref XMC_USIC0_CH0, @ref XMC_USIC0_CH1 to @ref XMC_USIC2_CH1 based on device su
 795:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****  * @return None
 796:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****  *
 797:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Description</b><br>
 798:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****  * Enables delay compensation. \n\n
 799:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****  *
 800:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****  * Delay compensation can be applied to the receive path.
 801:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Related APIs:</b><BR>
 802:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****  * XMC_USIC_CH_DisableDelayCompensation()\n\n\n
 803:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****  */
 804:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h **** __STATIC_INLINE void XMC_USIC_CH_EnableDelayCompensation(XMC_USIC_CH_t *const channel)
 805:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h **** {
 806:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****   channel->DXCR[1U] |= USIC_CH_DX1CR_DCEN_Msk;
 807:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h **** }
 808:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h **** 
 809:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h **** /**
 810:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****  * @param  channel Pointer to USIC channel handler of type @ref XMC_USIC_CH_t \n
 811:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****  * 				   \b Range: @ref XMC_USIC0_CH0, @ref XMC_USIC0_CH1 to @ref XMC_USIC2_CH1 based on device su
 812:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****  * @return None
 813:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****  *
 814:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Description</b><br>
 815:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****  * Disables delay compensation.. \n\n
 816:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****  *
 817:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Related APIs:</b><BR>
 818:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****  * XMC_USIC_CH_EnableDelayCompensation()\n\n\n
 819:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****  */
 820:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h **** __STATIC_INLINE void XMC_USIC_CH_DisableDelayCompensation(XMC_USIC_CH_t *const channel)
 821:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h **** {
 822:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****   channel->DXCR[1U] &=(uint32_t)~USIC_CH_DX1CR_DCEN_Msk;
 823:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h **** }
 824:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h **** 
 825:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h **** /**
 826:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****  * @param  channel Pointer to USIC channel handler of type @ref XMC_USIC_CH_t \n
 827:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****  * 				   \b Range: @ref XMC_USIC0_CH0, @ref XMC_USIC0_CH1 to @ref XMC_USIC2_CH1 based on device su
 828:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****  * @param  input USIC channel input stage of type @ref XMC_USIC_CH_INPUT_t. \n
 829:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****  * 				 \b Range: @ref XMC_USIC_CH_INPUT_DX0 to @ref XMC_USIC_CH_INPUT_DX5
 830:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****  * @return None
 831:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****  *
 832:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Description</b><br>
 833:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****  * Enables the input digital filter for USIC channel input data signal. \n\n
 834:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****  * Input data signal from the selected multiplexer will be digitally filtered.
 835:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****  *
 836:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Related APIs:</b><BR>
 837:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****  * XMC_USIC_CH_DisableInputDigitalFilter()\n\n\n
 838:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****  */
 839:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h **** __STATIC_INLINE void XMC_USIC_CH_EnableInputDigitalFilter(XMC_USIC_CH_t *const channel, const XMC_U
 840:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h **** {
 841:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****   channel->DXCR[input] |= (uint32_t)USIC_CH_DXCR_DFEN_Msk;
 842:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h **** }
 843:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h **** /**
 844:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****  * @param  channel Pointer to USIC channel handler of type @ref XMC_USIC_CH_t \n
 845:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****  * 				   \b Range: @ref XMC_USIC0_CH0, @ref XMC_USIC0_CH1 to @ref XMC_USIC2_CH1 based on device su
 846:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****  * @param  input USIC channel input stage of type @ref XMC_USIC_CH_INPUT_t. \n
 847:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****  * 				 \b Range: @ref XMC_USIC_CH_INPUT_DX0 to @ref XMC_USIC_CH_INPUT_DX5
 848:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****  * @return None
 849:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****  *
 850:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Description</b><br>
 851:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****  * Disables the input digital filter for USIC channel input data signal. \n\n
 852:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****  * Input data signal from the selected multiplexer will not be digitally filtered.
 853:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****  *
 854:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Related APIs:</b><BR>
 855:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****  * XMC_USIC_CH_EnableInputDigitalFilter()\n\n\n
 856:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****  */
 857:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h **** __STATIC_INLINE void XMC_USIC_CH_DisableInputDigitalFilter(XMC_USIC_CH_t *const channel, const XMC_
 858:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h **** {
 859:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****   channel->DXCR[input] &=(uint32_t)~USIC_CH_DXCR_DFEN_Msk;
 860:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h **** }
 861:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h **** /**
 862:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****  * @param  channel Pointer to USIC channel handler of type @ref XMC_USIC_CH_t \n
 863:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****  * 				   \b Range: @ref XMC_USIC0_CH0, @ref XMC_USIC0_CH1 to @ref XMC_USIC2_CH1 based on device su
 864:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****  * @param  input USIC channel input stage of type @ref XMC_USIC_CH_INPUT_t. \n
 865:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****  * 				 \b Range: @ref XMC_USIC_CH_INPUT_DX0 to @ref XMC_USIC_CH_INPUT_DX5
 866:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****  * @return None
 867:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****  *
 868:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Description</b><br>
 869:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****  * Enables input synchronization for the USIC channel input data signal. \n\n
 870:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****  * Input data signal from the selected multiplexer will be synchronized with fPERIPH.
 871:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****  * A noisy signal can be synchronized and filtered by enabling the digital filter.
 872:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****  *
 873:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Related APIs:</b><BR>
 874:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****  * XMC_USIC_CH_DisableInputSync(), XMC_USIC_CH_EnableInputDigitalFilter()\n\n\n
 875:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****  */
 876:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h **** __STATIC_INLINE void XMC_USIC_CH_EnableInputSync(XMC_USIC_CH_t *const channel, const XMC_USIC_CH_IN
 877:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h **** {
 878:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****   channel->DXCR[input] |=(uint32_t)USIC_CH_DXCR_DSEN_Msk;
 879:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h **** }
 880:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h **** /**
 881:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****  * @param  channel Pointer to USIC channel handler of type @ref XMC_USIC_CH_t \n
 882:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****  * 				   \b Range: @ref XMC_USIC0_CH0, @ref XMC_USIC0_CH1 to @ref XMC_USIC2_CH1 based on device su
 883:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****  * @param  input USIC channel input stage of type @ref XMC_USIC_CH_INPUT_t. \n
 884:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****  * 				 \b Range: @ref XMC_USIC_CH_INPUT_DX0 to @ref XMC_USIC_CH_INPUT_DX5
 885:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****  * @return None
 886:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****  *
 887:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Description</b><br>
 888:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****  * Disables input synchronization for the USIC channel input data signal. \n\n
 889:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****  * Input data signal from the selected multiplexer will not be synchronized.
 890:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****  *
 891:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Related APIs:</b><BR>
 892:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****  * XMC_USIC_CH_EnableInputSync(), XMC_USIC_CH_DisableInputDigitalFilter() \n\n\n
 893:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****  */
 894:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h **** __STATIC_INLINE void XMC_USIC_CH_DisableInputSync(XMC_USIC_CH_t *const channel, const XMC_USIC_CH_I
 895:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h **** {
 896:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****   channel->DXCR[input] &=(uint32_t)~USIC_CH_DXCR_DSEN_Msk;
 897:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h **** }
 898:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h **** /**
 899:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****  * @param  channel Pointer to USIC channel handler of type @ref XMC_USIC_CH_t \n
 900:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****  * 				   \b Range: @ref XMC_USIC0_CH0, @ref XMC_USIC0_CH1 to @ref XMC_USIC2_CH1 based on device su
 901:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****  * @param  input USIC channel input stage of type @ref XMC_USIC_CH_INPUT_t. \n
 902:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****  * 				 \b Range: @ref XMC_USIC_CH_INPUT_DX0 to @ref XMC_USIC_CH_INPUT_DX5
 903:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****  * @param  sampling_freq Sampling frequency value of type \a XMC_USIC_CH_INPUT_SAMPLING_FREQ_t.
 904:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****  * @return None
 905:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****  *
 906:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Description</b><br>
 907:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****  * Sets sampling frequency for USIC channel input data signal. \n\n
 908:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****  *
 909:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Related APIs:</b><BR>
 910:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****  * XMC_USIC_CH_SetInputSource(), XMC_USIC_CH_EnableInputSync(), XMC_USIC_CH_EnableInputDigitalFilte
 911:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****  */
 912:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h **** __STATIC_INLINE void XMC_USIC_CH_SetInputSamplingFreq(XMC_USIC_CH_t *const channel,
 913:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h **** 		                                              const XMC_USIC_CH_INPUT_t input,
 914:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h **** 		                                              const XMC_USIC_CH_INPUT_SAMPLING_FREQ_t sampling_fr
 915:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h **** {
 916:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****   channel->DXCR[input] = (uint32_t)(channel->DXCR[input] & (~USIC_CH_DXCR_SFSEL_Msk)) |
 917:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****                          ((uint32_t)sampling_freq);
 918:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h **** }
 919:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h **** 
 920:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h **** /**
 921:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****  * @param  channel Pointer to USIC channel handler of type @ref XMC_USIC_CH_t \n
 922:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****  * 				   \b Range: @ref XMC_USIC0_CH0, @ref XMC_USIC0_CH1 to @ref XMC_USIC2_CH1 based on device su
 923:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****  * @param  input USIC channel input stage of type @ref XMC_USIC_CH_INPUT_t. \n
 924:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****  * 				 \b Range: @ref XMC_USIC_CH_INPUT_DX0 to @ref XMC_USIC_CH_INPUT_DX5
 925:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****  * @param  combination_mode Combination mode value of type \a XMC_USIC_CH_INPUT_COMBINATION_MODE_t.
 926:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****  * @return None
 927:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****  *
 928:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Description</b><br>
 929:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****  * Selects which edge of the synchronized signal DXnS activates the trigger output DXnT of the inpu
 930:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****  *
 931:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Related APIs:</b><BR>
 932:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****  * XMC_USIC_CH_SetInputSource(), XMC_USIC_CH_EnableInputSync(), XMC_USIC_CH_EnableInputDigitalFilte
 933:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****  */
 934:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h **** __STATIC_INLINE void XMC_USIC_CH_SetInputTriggerCombinationMode(XMC_USIC_CH_t *const channel,
 935:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h **** 		                                                        const XMC_USIC_CH_INPUT_t input,
 936:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h **** 		                                                        const XMC_USIC_CH_INPUT_COMBINATION_MODE_
 937:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h **** {
 938:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****   channel->DXCR[input] = (uint32_t)(channel->DXCR[input] & (~USIC_CH_DXCR_CM_Msk)) |
 939:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****                          ((uint32_t)combination_mode << USIC_CH_DXCR_CM_Pos);
 940:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h **** }
 941:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h **** 
 942:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h **** /**
 943:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****  * @param  channel Pointer to USIC channel handler of type @ref XMC_USIC_CH_t \n
 944:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****  * 				   \b Range: @ref XMC_USIC0_CH0, @ref XMC_USIC0_CH1 to @ref XMC_USIC2_CH1 based on device su
 945:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****  * @param  clock_source clock source for the BRG.
 946:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****  * @return None
 947:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****  *
 948:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Description</b><br>
 949:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****  * Sets the clock source for the BRG. \n\n
 950:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****  *
 951:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Related APIs:</b><BR>
 952:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****  * XMC_USIC_CH_SetInputTriggerCombinationMode(), XMC_USIC_CH_SetExternalClockBRGDivider()\n\n\n
 953:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****  */
 954:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h **** __STATIC_INLINE void XMC_USIC_CH_SetBRGInputClockSource(XMC_USIC_CH_t *const channel, const XMC_USI
 955:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h **** {
 956:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****   channel->BRG = (uint32_t)(channel->BRG & (~USIC_CH_BRG_CLKSEL_Msk)) | (uint32_t)(clock_source);
 957:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h **** }
 958:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h **** 
 959:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h **** /**
 960:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****  * @param channel Pointer to USIC channel handler of type @ref XMC_USIC_CH_t \n
 961:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****  * 				   \b Range: @ref XMC_USIC0_CH0, @ref XMC_USIC0_CH1 to @ref XMC_USIC2_CH1 based on device su
 962:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****  * @param data Data to be transmitted. \n
 963:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****  *           \b Range: 16bit unsigned data. minimum= 0, maximum= 65535
 964:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****  * @return None
 965:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****  *
 966:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Description</b><br>
 967:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****  * Writes data into the transmit buffer. \n\n
 968:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****  * The data provided is placed in TBUF[0U].
 969:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****  *
 970:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****  *
 971:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Related APIs:</b><BR>
 972:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****  * XMC_USIC_CH_WriteToTBUFTCI() \n\n\n
 973:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****  */
 974:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h **** __STATIC_INLINE void XMC_USIC_CH_WriteToTBUF(XMC_USIC_CH_t *const channel, const uint16_t data)
 975:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h **** {
 976:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****   channel->TBUF[0U] = data;
 977:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h **** }
 978:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h **** 
 979:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h **** /**
 980:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****  * @param channel Pointer to USIC channel handler of type @ref XMC_USIC_CH_t \n
 981:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****  * 				   \b Range: @ref XMC_USIC0_CH0, @ref XMC_USIC0_CH1 to @ref XMC_USIC2_CH1 based on device su
 982:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****  * @param data Data to be transmitted.
 983:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****  * @param transmit_control_information transmit control information to be configured while transmit
 984:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****  * 			\b Range: minimum= 0, maximum= 31.
 985:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****  * @return None
 986:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****  *
 987:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Description</b><br>
 988:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****  * Writes data to the transmit buffer in a control mode. \n\n
 989:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****  * When the respective control mode is enabled , this API can be used.
 990:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****  *
 991:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****  *
 992:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Related APIs:</b><BR>
 993:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****  * XMC_USIC_CH_WriteToTBUF() \n\n\n
 994:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****  */
 995:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h **** __STATIC_INLINE void XMC_USIC_CH_WriteToTBUFTCI(XMC_USIC_CH_t *const channel,
 996:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****                                              const uint16_t data,
 997:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****                                              const uint32_t transmit_control_information)
 998:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h **** {
 999:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****   channel->TBUF[transmit_control_information] = data;
1000:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h **** }
1001:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h **** 
1002:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h **** /**
1003:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****  * @param  channel Pointer to USIC channel handler of type @ref XMC_USIC_CH_t \n
1004:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****  * 				   \b Range: @ref XMC_USIC0_CH0, @ref XMC_USIC0_CH1 to @ref XMC_USIC2_CH1 based on device su
1005:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****  * @param  word_length Number of bits to be configured for a data word. \n
1006:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****  * 					   \b Range: minimum= 1, maximum= 16. \n
1007:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****  * 					   e.g: For word length of 8, \a word_length should be provided as 8.
1008:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****  * @return None
1009:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****  *
1010:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Description</b><br>
1011:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****  * Sets the data word length in number of bits. \n\n
1012:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****  * Sets the number of bits to represent a data word. Frame length should be a multiple of word leng
1013:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****  *
1014:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Related APIs:</b><BR>
1015:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****  * XMC_USIC_CH_SetFrameLength()\n\n\n
1016:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****  */
1017:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h **** __STATIC_INLINE void XMC_USIC_CH_SetWordLength(XMC_USIC_CH_t *const channel, const uint8_t word_len
1018:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h **** {
1019:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****   channel->SCTR = (uint32_t)(channel->SCTR & (~USIC_CH_SCTR_WLE_Msk)) |
1020:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****                   (uint32_t)(((uint32_t)word_length - 1UL)  << USIC_CH_SCTR_WLE_Pos);
1021:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h **** }
1022:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h **** 
1023:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h **** /**
1024:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****  * @param  channel Pointer to USIC channel handler of type @ref XMC_USIC_CH_t \n
1025:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****  *           \b Range: @ref XMC_USIC0_CH0, @ref XMC_USIC0_CH1 to @ref XMC_USIC2_CH1 based on device
1026:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****  * @param  word_length Number of bits to be configured for a data word. \n
1027:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****  *             \b Range: minimum= 1, maximum= 16. \n
1028:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****  *             e.g: For word length of 8, \a word_length should be provided as 8.
1029:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****  * @return None
1030:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****  *
1031:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Description</b><br>
1032:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****  * Sets the data word length in number of bits. \n\n
1033:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****  * Sets the number of bits to represent a data word. Frame length should be a multiple of word leng
1034:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****  *
1035:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Related APIs:</b><BR>
1036:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****  * XMC_USIC_CH_SetFrameLength()\n\n\n
1037:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****  */
1038:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h **** __STATIC_INLINE void XMC_USIC_CH_SetShiftDirection(XMC_USIC_CH_t *const channel, const XMC_USIC_CH_
1039:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h **** {
1040:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****   channel->SCTR = (uint32_t)(channel->SCTR & (~USIC_CH_SCTR_SDIR_Msk)) | (uint32_t)shift_direction;
1041:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h **** }
1042:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h **** 
1043:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h **** 
1044:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h **** /**
1045:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****  * @param  channel Pointer to USIC channel handler of type @ref XMC_USIC_CH_t \n
1046:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****  *           \b Range: @ref XMC_USIC0_CH0, @ref XMC_USIC0_CH1 to @ref XMC_USIC2_CH1 based on device
1047:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****  * @return Captured counter value 
1048:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****  *
1049:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****  *
1050:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Description</b><br>
1051:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****  * The value of the counter is captured if one of the trigger signals DX0T or DX1T are activated by
1052:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****  */
1053:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h **** __STATIC_INLINE uint32_t XMC_USIC_CH_GetCaptureTimerValue(const XMC_USIC_CH_t *const channel)
1054:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h **** {
1055:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****   return channel->CMTR;
1056:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h **** }
1057:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h **** 
1058:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h **** /**
1059:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****  * @param  channel Pointer to USIC channel handler of type @ref XMC_USIC_CH_t \n
1060:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****  *           \b Range: @ref XMC_USIC0_CH0, @ref XMC_USIC0_CH1 to @ref XMC_USIC2_CH1 based on device
1061:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****  * @param  mode divider mode ::XMC_USIC_CH_BRG_CLOCK_DIVIDER_MODE_t \n
1062:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****  * @param  step divider \n
1063:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****  *             \b XMC_USIC_CH_BRG_CLOCK_DIVIDER_MODE_NORMAL resulting divider = 1023 - step \n
1064:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****  *             \b XMC_USIC_CH_BRG_CLOCK_DIVIDER_MODE_FRACTIONAL resulting divider = 1023 / step \n
1065:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****  * 
1066:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****  * @return None
1067:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****  * 
1068:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Description</b><br>
1069:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****  * The fractional divider generates its output frequency fFD by either dividing the input frequency
1070:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****  *
1071:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****  */
1072:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h **** __STATIC_INLINE void XMC_USIC_CH_SetFractionalDivider(XMC_USIC_CH_t *const channel, const XMC_USIC_
1073:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h **** {
1074:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****   channel->FDR = mode | step;
1075:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h **** }
1076:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h **** 
1077:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h **** /**
1078:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****  * @param  channel Pointer to USIC channel handler of type @ref XMC_USIC_CH_t \n
1079:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****  * 				   \b Range: @ref XMC_USIC0_CH0, @ref XMC_USIC0_CH1 to @ref XMC_USIC2_CH1 based on device su
1080:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****  * @param  frame_length Number of bits in a frame. \n
1081:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****  * 						\b Range: minimum= 1, maximum= 0x3f. The maximum value for fixed frame size is 0x3f. \n
1082:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****  * 						e.g: For a frame length of 16, \a frame_length should be provided as 16.
1083:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****  * @return None
1084:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****  *
1085:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Description</b><br>
1086:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****  * Define the data frame length.\n\n
1087:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****  * Set the number of bits to be serially transmitted in a frame.
1088:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****  * The frame length should be multiples of word length. If the value is set to 0x40, the frame leng
1089:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****  * has to be controlled explicitly. 
1090:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****  *
1091:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Related APIs:</b><BR>
1092:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****  * XMC_USIC_CH_SetWordLength(), XMC_USIC_CH_EnableFrameLengthControl() \n\n\n
1093:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****  */
1094:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h **** __STATIC_INLINE void XMC_USIC_CH_SetFrameLength(XMC_USIC_CH_t *const channel, const uint8_t frame_l
1095:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h **** {
1096:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****   channel->SCTR = (uint32_t)(channel->SCTR & (~USIC_CH_SCTR_FLE_Msk)) |
1097:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****                   (((uint32_t)frame_length - 0x1U)  << USIC_CH_SCTR_FLE_Pos);
1098:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h **** }
1099:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h **** 
1100:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h **** /**
1101:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****  * @param channel Pointer to USIC channel handler of type @ref XMC_USIC_CH_t \n
1102:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****  * 				   \b Range: @ref XMC_USIC0_CH0, @ref XMC_USIC0_CH1 to @ref XMC_USIC2_CH1 based on device su
1103:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****  * @param event Bit mask of the channel events to be enabled. Use @ref XMC_USIC_CH_EVENT_t for the 
1104:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****  * 				\b Range: @ref XMC_USIC_CH_EVENT_RECEIVE_START, @ref XMC_USIC_CH_EVENT_DATA_LOST etc. Multip
1105:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****  * 				can be combined using \a OR operation.
1106:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****  * @return None
1107:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****  *
1108:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Description</b><br>
1109:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****  * Enable the channel interrupt events.\n\n
1110:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****  * Common channel events related to serial communication can be configured using this API.
1111:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****  * Multiple events can be combined using the bitwise OR operation and configured in one function ca
1112:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****  * XMC_USIC_CH_EVENT_t enumerates multiple protocol event bitmasks. These enumerations can be used 
1113:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****  *
1114:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Related APIs:</b><BR>
1115:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****  * XMC_USIC_CH_DisableEvent(), XMC_USIC_CH_SetInterruptNodePointer() \n\n\n
1116:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****  */
1117:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h **** __STATIC_INLINE void XMC_USIC_CH_EnableEvent(XMC_USIC_CH_t *const channel, const uint32_t event)
1118:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h **** {
1119:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****   channel->CCR |= event;
1120:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h **** }
1121:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h **** 
1122:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h **** /**
1123:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****  * @param channel Pointer to USIC channel handler of type @ref XMC_USIC_CH_t \n
1124:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****  * 				  \b Range: @ref XMC_USIC0_CH0, @ref XMC_USIC0_CH1 to @ref XMC_USIC2_CH1 based on device sup
1125:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****  * @param event Bit mask of the channel events to be disabled. Use @ref XMC_USIC_CH_EVENT_t for the
1126:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****  * 				\b Range: @ref XMC_USIC_CH_EVENT_RECEIVE_START, @ref XMC_USIC_CH_EVENT_DATA_LOST etc. Multip
1127:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****  * 				can be combined using \a OR operation.
1128:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****  * @return None
1129:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****  *
1130:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Description</b><br>
1131:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****  * Disable the channel interrupt events. \n\n
1132:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****  * Multiple events can be combined using the bitwise OR operation and configured in one function ca
1133:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****  * XMC_USIC_CH_EVENT_t enumerates multiple protocol event bitmasks. These enumerations can be used 
1134:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****  *
1135:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Related APIs:</b><BR>
1136:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****  * XMC_USIC_CH_EnableEvent(), XMC_USIC_CH_SetInterruptNodePointer() \n\n\n
1137:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h **** */
1138:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h **** __STATIC_INLINE void XMC_USIC_CH_DisableEvent(XMC_USIC_CH_t *const channel, const uint32_t event)
1139:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h **** {
1140:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****   channel->CCR &= (uint32_t)~event;
1141:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h **** }
1142:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h **** 
1143:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h **** /**
1144:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****  * @param channel Pointer to USIC channel handler of type @ref XMC_USIC_CH_t \n
1145:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****  * 				  \b Range: @ref XMC_USIC0_CH0, @ref XMC_USIC0_CH1 to @ref XMC_USIC2_CH1 based on device sup
1146:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****  * @param  interrupt_node Interrupt node pointer to be configured. \n
1147:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****  * 						  \b Range: @ref XMC_USIC_CH_INTERRUPT_NODE_POINTER_TRANSMIT_SHIFT,
1148:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****  * 						  			@ref XMC_USIC_CH_INTERRUPT_NODE_POINTER_TRANSMIT_BUFFER etc.
1149:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****  * @param service_request Service request number.\n
1150:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****  * 						  \b Range: 0 to 5.
1151:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****  * @return None
1152:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****  *
1153:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Description</b><br>
1154:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****  * Sets the interrupt node for USIC channel events. \n\n
1155:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****  * For an event to generate interrupt, node pointer should be configured with service request(SR0, 
1156:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****  * The NVIC node gets linked to the interrupt event by doing so.<br>
1157:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****  * Note: NVIC node should be separately enabled to generate the interrupt.
1158:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****  *
1159:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Related APIs:</b><BR>
1160:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****  * XMC_USIC_CH_EnableEvent() \n\n\n
1161:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****  */
1162:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h **** void XMC_USIC_CH_SetInterruptNodePointer(XMC_USIC_CH_t *const channel,
1163:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****                                          const XMC_USIC_CH_INTERRUPT_NODE_POINTER_t interrupt_node,
1164:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****                                          const uint32_t service_request);
1165:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h **** 
1166:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h **** /**
1167:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****  * @param  channel Pointer to USIC channel handler of type @ref XMC_USIC_CH_t \n
1168:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****  * 				   \b Range: @ref XMC_USIC0_CH0, @ref XMC_USIC0_CH1 to @ref XMC_USIC2_CH1 based on device su
1169:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****  * @return Stataus @ref XMC_USIC_CH_TBUF_STATUS_IDLE if transmit buffer is free,
1170:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****  *                 @ref XMC_USIC_CH_TBUF_STATUS_BUSY if transmit buffer is busy.
1171:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****  *
1172:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Description</b><br>
1173:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****  * Gets transmit buffer status. \n\n
1174:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****  * Status indicates whether the transmit buffer is free, or busy transmitting data.
1175:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****  * The status depends on the value of TDV flag in TCSR register.
1176:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****  * This status can be used while transmitting data. Transmit data when the transmit buffer
1177:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****  * status is @ref XMC_USIC_CH_TBUF_STATUS_IDLE.
1178:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****  *
1179:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Related APIs:</b><BR>
1180:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****  * XMC_USIC_CH_SetDataOutputMode() \n\n\n
1181:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****  */
1182:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h **** __STATIC_INLINE XMC_USIC_CH_TBUF_STATUS_t XMC_USIC_CH_GetTransmitBufferStatus(XMC_USIC_CH_t *const 
1183:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h **** {
  27              	 .loc 1 1183 0
  28              	 .cfi_startproc
  29              	 
  30              	 
  31              	 
  32 0000 80B4     	 push {r7}
  33              	.LCFI0:
  34              	 .cfi_def_cfa_offset 4
  35              	 .cfi_offset 7,-4
  36 0002 83B0     	 sub sp,sp,#12
  37              	.LCFI1:
  38              	 .cfi_def_cfa_offset 16
  39 0004 00AF     	 add r7,sp,#0
  40              	.LCFI2:
  41              	 .cfi_def_cfa_register 7
  42 0006 7860     	 str r0,[r7,#4]
1184:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****   return (XMC_USIC_CH_TBUF_STATUS_t)(channel->TCSR & USIC_CH_TCSR_TDV_Msk);
  43              	 .loc 1 1184 0
  44 0008 7B68     	 ldr r3,[r7,#4]
  45 000a 9B6B     	 ldr r3,[r3,#56]
  46 000c DBB2     	 uxtb r3,r3
  47 000e 23F07F03 	 bic r3,r3,#127
  48 0012 DBB2     	 uxtb r3,r3
1185:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h **** }
  49              	 .loc 1 1185 0
  50 0014 1846     	 mov r0,r3
  51 0016 0C37     	 adds r7,r7,#12
  52              	.LCFI3:
  53              	 .cfi_def_cfa_offset 4
  54 0018 BD46     	 mov sp,r7
  55              	.LCFI4:
  56              	 .cfi_def_cfa_register 13
  57              	 
  58 001a 5DF8047B 	 ldr r7,[sp],#4
  59              	.LCFI5:
  60              	 .cfi_restore 7
  61              	 .cfi_def_cfa_offset 0
  62 001e 7047     	 bx lr
  63              	 .cfi_endproc
  64              	.LFE194:
  66              	 .section .text.XMC_USIC_CH_SetMode,"ax",%progbits
  67              	 .align 2
  68              	 .thumb
  69              	 .thumb_func
  71              	XMC_USIC_CH_SetMode:
  72              	.LFB229:
1186:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h **** 
1187:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h **** /**
1188:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****  * @brief API to get receive buffer status
1189:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****  * @param  channel Pointer to USIC channel handler of type @ref XMC_USIC_CH_t \n
1190:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****  * 				   \b Range: @ref XMC_USIC0_CH0, @ref XMC_USIC0_CH1 to @ref XMC_USIC2_CH1 based on device su
1191:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****  * @return Status of data validity check for RBUF0 and RBUF1. \n
1192:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****  * 		   Returned value should be masked with RDV0 and RDV1 bits to know the status. \n
1193:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****  * 		   \b Range: @ref XMC_USIC_CH_RBUF_STATUS_DATA_VALID0, @ref XMC_USIC_CH_RBUF_STATUS_DATA_VALID
1194:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****  *
1195:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Description</b><br>
1196:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****  * Checks if RBUF0 and RBUF1 have valid unread data. \n\n
1197:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****  * It checks the bits RDV0 and RDV1 of the RBUFSR register.
1198:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****  * Returns the value of RBUFSR masked with bitmasks of RDV0 and RDV1.
1199:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****  * It can be used to decide whether 2bytes has to be read from RBUF or 1 byte. 
1200:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****  * If both bitmasks XMC_USIC_CH_RBUF_STATUS_DATA_VALID0 and XMC_USIC_CH_RBUF_STATUS_DATA_VALID1
1201:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****  * are set, then 2 bytes can be read from RBUF. If only either of them is set, then only one byte
1202:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****  * can be read from RBUF.
1203:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Related APIs:</b><BR>
1204:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****  * XMC_USIC_CH_GetTransmitBufferStatus() \n\n\n
1205:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****  */
1206:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h **** __STATIC_INLINE uint32_t XMC_USIC_CH_GetReceiveBufferStatus(XMC_USIC_CH_t *const channel)
1207:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h **** {
1208:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****   return ((uint32_t) (channel->RBUFSR & (USIC_CH_RBUFSR_RDV0_Msk | USIC_CH_RBUFSR_RDV1_Msk)));
1209:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h **** }
1210:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h **** 
1211:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h **** 
1212:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h **** /**
1213:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****  * @param  channel Pointer to USIC channel handler of type @ref XMC_USIC_CH_t \n
1214:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****  * 				   \b Range: @ref XMC_USIC0_CH0, @ref XMC_USIC0_CH1 to @ref XMC_USIC2_CH1 based on device su
1215:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****  * @param  start_transmision_mode Transmission mode to be enabled. \n
1216:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****  * 								\b Range: @ref XMC_USIC_CH_START_TRANSMISION_DISABLED,
1217:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****  * 								@ref XMC_USIC_CH_START_TRANSMISION_ON_TDV, @ref XMC_USIC_CH_START_TRANSMISION_ON_TDV_DX2
1218:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****  * 								@ref XMC_USIC_CH_START_TRANSMISION_ON_TDV_DX2S_1
1219:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****  *                              
1220:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****  * @return None
1221:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****  *
1222:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Description</b><br>
1223:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****  * Configures data transmission. \n\n
1224:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****  * The configuration affects the data shifted on the DOUT0 pin.
1225:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****  * 
1226:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Related APIs:</b><BR>
1227:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****  * XMC_USIC_CH_GetTransmitBufferStatus(), XMC_USIC_CH_SetDataOutputMode() \n\n\n
1228:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****  */
1229:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h **** __STATIC_INLINE void XMC_USIC_CH_SetStartTransmisionMode(XMC_USIC_CH_t *const channel,
1230:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****                                                          const XMC_USIC_CH_START_TRANSMISION_MODE_t
1231:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h **** {
1232:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****   channel->TCSR = (uint32_t)(channel->TCSR & (~USIC_CH_TCSR_TDEN_Msk)) | (uint32_t)start_transmisio
1233:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h **** }
1234:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h **** 
1235:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h **** 
1236:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h **** /**
1237:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****  * @param  channel Pointer to USIC channel handler of type @ref XMC_USIC_CH_t \n
1238:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****  * 				   \b Range: @ref XMC_USIC0_CH0, @ref XMC_USIC0_CH1 to @ref XMC_USIC2_CH1 based on device su
1239:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****  * @param  data_output_mode  Data output mode. \n
1240:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****  * 			\b Range: @ref XMC_USIC_CH_DATA_OUTPUT_MODE_NORMAL, @ref XMC_USIC_CH_DATA_OUTPUT_MODE_INVERTE
1241:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****  * @return None
1242:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****  *
1243:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Description</b><br>
1244:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****  * Configures the mode for data output. \n\n
1245:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****  * USIC channel can be configured to shift inverted data or direct data based on the input to the A
1246:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****  * 
1247:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Related APIs:</b><BR>
1248:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****  * XMC_USIC_CH_SetStartTransmisionMode() \n\n\n
1249:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****  */
1250:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h **** __STATIC_INLINE void XMC_USIC_CH_SetDataOutputMode(XMC_USIC_CH_t *const channel,
1251:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****                                                    const XMC_USIC_CH_DATA_OUTPUT_MODE_t data_output
1252:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h **** {
1253:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****   channel->SCTR = (uint32_t)(channel->SCTR & (~USIC_CH_SCTR_DOCFG_Msk)) | (uint32_t)data_output_mod
1254:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h **** }
1255:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h **** 
1256:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h **** /**
1257:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****  * @param  channel Pointer to USIC channel handler of type @ref XMC_USIC_CH_t \n
1258:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****  * 				   \b Range: @ref XMC_USIC0_CH0, @ref XMC_USIC0_CH1 to @ref XMC_USIC2_CH1 based on device su
1259:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****  * @return None
1260:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****  *
1261:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Description</b><br>
1262:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****  * Enables automatic update of frame length. \n\n
1263:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****  * When the automatic update of frame length is enabled, frame length is configured based on the 
1264:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****  * index of the TBUF[]/IN[] register array. When the data is written to TBUF[x], frame length is co
1265:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****  * with the mask value of \a x at the last 5 bit positions. Same logic is applicable if data is wri
1266:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****  * IN[x] register.
1267:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****  *
1268:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Related APIs:</b><BR>
1269:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****  * XMC_USIC_CH_DisableFrameLengthControl(), XMC_USIC_CH_TXFIFO_PutDataFLEMode() \n\n\n
1270:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****  */
1271:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h **** __STATIC_INLINE void XMC_USIC_CH_EnableFrameLengthControl(XMC_USIC_CH_t *const channel)
1272:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h **** {
1273:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****   channel->TCSR = (uint32_t)(channel->TCSR & (~(USIC_CH_TCSR_WLEMD_Msk |
1274:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****                                          USIC_CH_TCSR_SELMD_Msk |
1275:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****                                          USIC_CH_TCSR_WAMD_Msk |
1276:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****                                          USIC_CH_TCSR_HPCMD_Msk))) |
1277:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****                                          (uint32_t)USIC_CH_TCSR_FLEMD_Msk;
1278:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h **** }
1279:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h **** 
1280:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h **** /**
1281:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****  * @param  channel Pointer to USIC channel handler of type @ref XMC_USIC_CH_t \n
1282:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****  * 				   \b Range: @ref XMC_USIC0_CH0, @ref XMC_USIC0_CH1 to @ref XMC_USIC2_CH1 based on device su
1283:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****  * @return None
1284:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****  *
1285:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Description</b><br>
1286:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****  * Disables automatic update of frame length. \n\n
1287:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****  * When automatic update of frame length is disabled, frame length has to configured explicitly.
1288:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****  * Frame length remains fixed until it is changed again.
1289:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****  *
1290:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Related APIs:</b><BR>
1291:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****  * XMC_USIC_CH_DisableFrameLengthControl(), XMC_USIC_CH_SetFrameLength() \n\n\n
1292:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****  */
1293:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h **** __STATIC_INLINE void XMC_USIC_CH_DisableFrameLengthControl(XMC_USIC_CH_t *const channel)
1294:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h **** {
1295:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****   channel->TCSR &= (uint32_t)~USIC_CH_TCSR_FLEMD_Msk;
1296:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h **** }
1297:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h **** 
1298:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h **** /**
1299:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****  * @param  channel Pointer to USIC channel handler of type @ref XMC_USIC_CH_t \n
1300:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****  * 				   \b Range: @ref XMC_USIC0_CH0, @ref XMC_USIC0_CH1 to @ref XMC_USIC2_CH1 based on device su
1301:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****  * @return None
1302:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****  *
1303:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Description</b><br>
1304:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****  * Bit TCSR.TE is set if DX2T becomes active while TDV = 1. \n\n
1305:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****  * Enables the transfer trigger unit to set bit TCSR.TE if the trigger signal DX2T becomes active
1306:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****  * for event driven transfer starts.
1307:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****  *
1308:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Related APIs:</b><BR>
1309:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****  * XMC_USIC_CH_DisableTBUFDataValidTrigger()\n\n\n
1310:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****  */
1311:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h **** __STATIC_INLINE void XMC_USIC_CH_EnableTBUFDataValidTrigger(XMC_USIC_CH_t *const channel)
1312:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h **** {
1313:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****   channel->TCSR |= (uint32_t)USIC_CH_TCSR_TDVTR_Msk;
1314:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h **** }
1315:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h **** 
1316:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h **** /**
1317:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****  * @param  channel Pointer to USIC channel handler of type @ref XMC_USIC_CH_t \n
1318:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****  * 				   \b Range: @ref XMC_USIC0_CH0, @ref XMC_USIC0_CH1 to @ref XMC_USIC2_CH1 based on device su
1319:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****  * @return None
1320:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****  *
1321:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Description</b><br>
1322:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****  * Disables the trigger of TDV depending on DX2T signal. \n\n
1323:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****  * Bit TCSR.TE is permanently set.
1324:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****  *
1325:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Related APIs:</b><BR>
1326:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****  * XMC_USIC_CH_EnableTBUFDataValidTrigger() \n\n\n
1327:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****  */
1328:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h **** __STATIC_INLINE void XMC_USIC_CH_DisableTBUFDataValidTrigger(XMC_USIC_CH_t *const channel)
1329:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h **** {
1330:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****   channel->TCSR &= (uint32_t)~USIC_CH_TCSR_TDVTR_Msk;
1331:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h **** }
1332:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h **** 
1333:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h **** /**
1334:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****  * @param  channel Pointer to USIC channel handler of type @ref XMC_USIC_CH_t \n
1335:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****  * 				   \b Range: @ref XMC_USIC0_CH0, @ref XMC_USIC0_CH1 to @ref XMC_USIC2_CH1 based on device su
1336:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****  * @param  service_request_line service request number of the event to be triggered. \n
1337:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****  * 			\b Range: 0 to 5.
1338:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****  * @return None
1339:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****  *
1340:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Description</b><br>
1341:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****  * Trigger a USIC interrupt service request.\n\n
1342:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****  * When the USIC service request is triggered, the NVIC interrupt associated with it will be 
1343:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****  * generated if enabled. 
1344:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****  *
1345:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Related APIs:</b><BR>
1346:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****  * XMC_USIC_CH_SetInterruptNodePointer() \n\n\n
1347:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****  */
1348:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h **** __STATIC_INLINE void XMC_USIC_CH_TriggerServiceRequest(XMC_USIC_CH_t *const channel, const uint32_t
1349:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h **** {
1350:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****   channel->FMR = (uint32_t)(USIC_CH_FMR_SIO0_Msk << service_request_line);
1351:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h **** }
1352:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h **** 
1353:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h **** /**
1354:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****  * @param  channel Pointer to USIC channel handler of type @ref XMC_USIC_CH_t \n
1355:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****  * 				   \b Range: @ref XMC_USIC0_CH0, @ref XMC_USIC0_CH1 to @ref XMC_USIC2_CH1 based on device su
1356:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****  * @param  transmit_buffer_status clearing or setting the TDV flag. \n
1357:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****  *
1358:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****  * @return None
1359:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****  *
1360:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Description</b><br>
1361:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****  * Modify TCSR.TDV and TCSR.TE to control the start of a data word transmission by software.
1362:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****  *
1363:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Related APIs:</b><BR>
1364:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****  * XMC_USIC_CH_GetTransmitBufferStatus() \n\n\n
1365:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****  */
1366:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h **** __STATIC_INLINE void XMC_USIC_CH_SetTransmitBufferStatus(XMC_USIC_CH_t *const channel,
1367:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h **** 		                                                 const XMC_USIC_CH_TBUF_STATUS_SET_t transmit_buf
1368:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h **** {
1369:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****   channel->FMR = (uint32_t)transmit_buffer_status;
1370:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h **** }
1371:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h **** 
1372:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h **** /**
1373:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****  * @param  channel Pointer to USIC channel handler of type @ref XMC_USIC_CH_t \n
1374:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****  * 				   \b Range: @ref XMC_USIC0_CH0, @ref XMC_USIC0_CH1 to @ref XMC_USIC2_CH1 based on device su
1375:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****  * @param  passive_level Value of passive level for the channel. \n
1376:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****  * 			\b Range: @ref XMC_USIC_CH_PASSIVE_DATA_LEVEL0, @ref XMC_USIC_CH_PASSIVE_DATA_LEVEL1
1377:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****  * @return None
1378:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****  *
1379:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Description</b><br>
1380:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****  * Set the passive data level of the output signal. \n\n
1381:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****  * When the USIC channel transmit stage is idle, the output signal level stays at the 
1382:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****  * configured passive level.
1383:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****  * 
1384:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Related APIs:</b><BR>
1385:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****  * XMC_USIC_CH_GetTransmitBufferStatus(), XMC_USIC_CH_SetStartTransmisionMode() \n\n\n
1386:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****  */
1387:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h **** __STATIC_INLINE void XMC_USIC_CH_SetPassiveDataLevel(XMC_USIC_CH_t *const channel,
1388:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****                                                      const XMC_USIC_CH_PASSIVE_DATA_LEVEL_t passive
1389:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h **** {
1390:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****   channel->SCTR &= (~USIC_CH_SCTR_PDL_Msk);
1391:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****   channel->SCTR |= (uint32_t)passive_level;
1392:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h **** }
1393:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h **** 
1394:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h **** /* TX FIFO APIs */
1395:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h **** /**
1396:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****  * @param channel Pointer to USIC channel handler of type @ref XMC_USIC_CH_t \n
1397:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****  * 				   \b Range: @ref XMC_USIC0_CH0, @ref XMC_USIC0_CH1 to @ref XMC_USIC2_CH1 based on device su
1398:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****  * @param data_pointer Start position inside the FIFO buffer. \n
1399:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****  * 		\b Range: 0 to 63.
1400:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****  * @param size Required size of the transmit FIFO. \n
1401:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****  * 		\b Range: @ref XMC_USIC_CH_FIFO_DISABLED, @ref XMC_USIC_CH_FIFO_SIZE_2WORDS.. @ref XMC_USIC_CH
1402:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****  * @param limit Threshold of transmit FIFO filling level to be considered for generating events. \n
1403:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****  * 		\b Range: 0 to \a size -1.
1404:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****  * @return None
1405:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****  *
1406:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Description</b><br>
1407:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****  * Initializes the transmit FIFO. \n\n
1408:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****  * Transmit FIFO is a subset of a common FIFO sized 64 words. This FIFO is shared between 2 channel
1409:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****  * Each channel can share the FIFO for transmission and reception. \a data_pointer represents the s
1410:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****  * from where transmit data can be put, for the selected USIC channel. \a size represents the size 
1411:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****  * 2. Since the FIFO is shared between 2 USIC channels, FIFO size should be carefully selected. A F
1412:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****  * event is generated when the FIFO filling level falls below the \a limit value.
1413:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****  *
1414:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Related APIs:</b><BR>
1415:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****  * XMC_USIC_CH_TXFIFO_EnableEvent(), XMC_USIC_CH_TXFIFO_SetInterruptNodePointer() \n\n\n
1416:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****  */
1417:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h **** void XMC_USIC_CH_TXFIFO_Configure(XMC_USIC_CH_t *const channel,
1418:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****                                   const uint32_t data_pointer,
1419:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****                                   const XMC_USIC_CH_FIFO_SIZE_t size,
1420:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****                                   const uint32_t limit);
1421:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h **** 
1422:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h **** /**
1423:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****  * @param channel Pointer to USIC channel handler of type @ref XMC_USIC_CH_t \n
1424:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****  * 				   \b Range: @ref XMC_USIC0_CH0, @ref XMC_USIC0_CH1 to @ref XMC_USIC2_CH1 based on device su
1425:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****  * @param size Required size of the transmit FIFO. \n
1426:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****  * 		\b Range: @ref XMC_USIC_CH_FIFO_DISABLED, @ref XMC_USIC_CH_FIFO_SIZE_2WORDS.. @ref XMC_USIC_CH
1427:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****  * @param limit Threshold for transmit FIFO filling level to be considered for generating events. \
1428:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****  * 		\b Range: 0 to \a size -1.
1429:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****  * @return None
1430:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****  *
1431:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Description</b><br>
1432:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****  * Sets the size and trigger limit for the transmit FIFO. \n\n
1433:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****  * The API is not to be called for initializing the transmit FIFO. The API shall be used for the 
1434:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****  * runtime change of transmit FIFO trigger limit. FIFO start position will not be affected on execu
1435:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****  *
1436:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Related APIs:</b><BR>
1437:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****  * XMC_USIC_CH_RXFIFO_SetSizeTriggerLimit() \n\n\n
1438:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****  */
1439:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h **** void XMC_USIC_CH_TXFIFO_SetSizeTriggerLimit(XMC_USIC_CH_t *const channel,
1440:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****                                             const XMC_USIC_CH_FIFO_SIZE_t size,
1441:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****                                             const uint32_t limit);
1442:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h **** 
1443:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h **** 
1444:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h **** /**
1445:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****  * @param channel Pointer to USIC channel handler of type @ref XMC_USIC_CH_t \n
1446:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****  * 				   \b Range: @ref XMC_USIC0_CH0, @ref XMC_USIC0_CH1 to @ref XMC_USIC2_CH1 based on device su
1447:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****  * @param event Events to be enabled. Multiple events can be bitwise OR combined. @ref XMC_USIC_CH_
1448:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****  * @return None
1449:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****  *
1450:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Description</b><br>
1451:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****  * Enables the interrupt events related to transmit FIFO. \n\n
1452:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****  * Event bitmasks can be constructed using the enumeration @ref XMC_USIC_CH_TXFIFO_EVENT_CONF_t.
1453:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****  * Multiple events can be enabled by providing multiple events in a single call. For providing 
1454:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****  * multiple events, combine the events using bitwise OR operation. Events are configured in the TBC
1455:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****  * 
1456:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****  * Note: API only enables the events. For interrupt generation, interrupt node must be configured a
1457:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****  * must be enabled.
1458:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****  *
1459:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Related APIs:</b><BR>
1460:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****  * XMC_USIC_CH_TXFIFO_SetInterruptNodePointer() \n\n\n
1461:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****  */
1462:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h **** __STATIC_INLINE void XMC_USIC_CH_TXFIFO_EnableEvent(XMC_USIC_CH_t *const channel, const uint32_t ev
1463:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h **** {
1464:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****   channel->TBCTR |= event;
1465:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h **** }
1466:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h **** 
1467:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h **** 
1468:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h **** /**
1469:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****  * @param channel Pointer to USIC channel handler of type @ref XMC_USIC_CH_t \n
1470:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****  * 				   \b Range: @ref XMC_USIC0_CH0, @ref XMC_USIC0_CH1 to @ref XMC_USIC2_CH1 based on device su
1471:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****  * @param event Events to be disabled. @ref XMC_USIC_CH_TXFIFO_EVENT_CONF_t \n
1472:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****  * @return None
1473:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****  *
1474:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Description</b><br>
1475:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****  * Disables the interrupt events related to transmit FIFO. \n\n
1476:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****  * By disabling the interrupt events, generation of interrupt is stopped. User can poll the event 
1477:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****  * flags from the status register using the API XMC_USIC_CH_TXFIFO_GetEvent(). 
1478:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****  * Event bitmasks can be constructed using the enumeration @ref XMC_USIC_CH_TXFIFO_EVENT_CONF_t. Fo
1479:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****  * multiple events, combine the events using bitwise OR operation.
1480:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****  *
1481:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Related APIs:</b><BR>
1482:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****  * XMC_USIC_CH_TXFIFO_GetEvent(), XMC_USIC_CH_TXFIFO_EnableEvent() \n\n\n
1483:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****  */
1484:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h **** __STATIC_INLINE void XMC_USIC_CH_TXFIFO_DisableEvent(XMC_USIC_CH_t *const channel, const uint32_t e
1485:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h **** {
1486:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****   channel->TBCTR &= (uint32_t)~event;
1487:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h **** }
1488:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h **** 
1489:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h **** /**
1490:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****  * @param channel Pointer to USIC channel handler of type @ref XMC_USIC_CH_t \n
1491:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****  * 				      \b Range: @ref XMC_USIC0_CH0, @ref XMC_USIC0_CH1 to @ref XMC_USIC2_CH1 based on device
1492:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****  * @param interrupt_node Node pointer representing the transmit FIFO events. \n
1493:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****  * 						  \b Range: @ref XMC_USIC_CH_TXFIFO_INTERRUPT_NODE_POINTER_STANDARD,
1494:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****  * 						  			@ref XMC_USIC_CH_TXFIFO_INTERRUPT_NODE_POINTER_ALTERNATE
1495:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****  * @param service_request The service request to be used for interrupt generation. \n
1496:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****  * 						  \b Range: 0 to 5.
1497:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****  * @return None
1498:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****  *
1499:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Description</b><br>
1500:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****  * Sets an interrupt node for the transmit FIFO events.\n\n
1501:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****  * A node pointer represents one or more interrupt events. Service request represents the interrupt
1502:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****  * among the 6 interrupt nodes available for USIC module.
1503:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****  * API configures the service request to be used for interrupt generation for the events selected.
1504:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****  * A transmit FIFO event can generate an interrupt only if the interrupt node is configured for the
1505:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****  * the interrupt generation is enabled for the event. For example, transmit FIFO standard transmit 
1506:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****  * interrupt is generated if the interrupt node for the same is set and interrupt is enabled.<br>
1507:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****  *
1508:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****  * Note: NVIC node should be explicitly enabled for the interrupt generation.
1509:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****  *
1510:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Related APIs:</b><BR>
1511:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****  * XMC_USIC_CH_TXFIFO_EnableEvent() \n\n\n
1512:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****  */
1513:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h **** void XMC_USIC_CH_TXFIFO_SetInterruptNodePointer(XMC_USIC_CH_t *const channel,
1514:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****                                                 const XMC_USIC_CH_TXFIFO_INTERRUPT_NODE_POINTER_t i
1515:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****                                                 const uint32_t service_request);
1516:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h **** 
1517:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h **** /**
1518:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****  * @param channel Pointer to USIC channel handler of type @ref XMC_USIC_CH_t \n
1519:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****  * 				   \b Range: @ref XMC_USIC0_CH0, @ref XMC_USIC0_CH1 to @ref XMC_USIC2_CH1 based on device su
1520:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****  * @param data Data to be transmitted. \n
1521:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****  *           \b Range: 16bit unsigned data. minimum= 0, maximum= 65535
1522:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****  * @return None
1523:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****  *
1524:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Description</b><br>
1525:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****  * Writes data into the transmit FIFO. \n\n
1526:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****  * The data provided is placed in the transmit FIFO.
1527:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****  * The transmit FIFO should be configured before calling this API.
1528:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****  *
1529:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Related APIs:</b><BR>
1530:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****  * XMC_USIC_CH_TXFIFO_EnableEvent() \n\n\n
1531:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****  */
1532:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h **** __STATIC_INLINE void XMC_USIC_CH_TXFIFO_PutData(XMC_USIC_CH_t *const channel, const uint16_t data)
1533:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h **** {
1534:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****   channel->IN[0] = data;
1535:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h **** }
1536:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h **** 
1537:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h **** /**
1538:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****  * @param channel Pointer to USIC channel handler of type @ref XMC_USIC_CH_t \n
1539:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****  * 				   \b Range: @ref XMC_USIC0_CH0, @ref XMC_USIC0_CH1 to @ref XMC_USIC2_CH1 based on device su
1540:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****  * @param data Data to be transmitted.
1541:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****  * @param frame_length Frame length to be configured while transmitting the data. \n
1542:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****  * 			\b Range: minimum= 0, maximum= 31. e.g: For a frame length of 16, set \a frame_length as 15.
1543:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****  * @return None
1544:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****  *
1545:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Description</b><br>
1546:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****  * Writes data to the transmit FIFO in frame length control mode. \n\n
1547:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****  * When frame length control is enabled for dynamic update of frame length, this API can be used.
1548:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****  * \a frame_length represents the frame length to be updated by the peripheral. 
1549:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****  * \a frame_length is used as index for the IN[] register array.
1550:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****  * 
1551:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Related APIs:</b><BR>
1552:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****  * XMC_USIC_CH_EnableFrameLengthControl() \n\n\n
1553:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****  */
1554:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h **** __STATIC_INLINE void XMC_USIC_CH_TXFIFO_PutDataFLEMode(XMC_USIC_CH_t *const channel,
1555:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****                                                        const uint16_t data,
1556:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****                                                        const uint32_t frame_length)
1557:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h **** {
1558:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****   channel->IN[frame_length] = data;
1559:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h **** }
1560:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h **** 
1561:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h **** /**
1562:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****  * @param channel Pointer to USIC channel handler of type @ref XMC_USIC_CH_t \n
1563:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****  * 				   \b Range: @ref XMC_USIC0_CH0, @ref XMC_USIC0_CH1 to @ref XMC_USIC2_CH1 based on device su
1564:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****  * @param data Data to be transmitted.
1565:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****  * @param frame_length Frame length to be configured while transmitting the data. \n
1566:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****  * 			\b Range: minimum= 0, maximum= 31. e.g: For a frame length of 16, set \a frame_length as 15.
1567:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****  * @return None
1568:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****  *
1569:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Description</b><br>
1570:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****  * Writes data to the transmit FIFO in hardware port control mode. \n\n
1571:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****  * When hardware port control is enabled for dynamic update of frame length, this API can be used.
1572:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****  * \a frame_length represents the frame length to be updated by the peripheral. 
1573:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****  * \a frame_length is used as index for the IN[] register array.
1574:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****  * 
1575:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Related APIs:</b><BR>
1576:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****  * XMC_USIC_CH_EnableFrameLengthControl() \n\n\n
1577:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****  */
1578:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h **** __STATIC_INLINE void XMC_USIC_CH_TXFIFO_PutDataHPCMode(XMC_USIC_CH_t *const channel,
1579:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****                                                        const uint16_t data,
1580:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****                                                        const uint32_t frame_length)
1581:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h **** {
1582:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****   channel->IN[frame_length] = data;
1583:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h **** }
1584:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h **** 
1585:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h **** /**
1586:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****  * @param channel Pointer to USIC channel handler of type @ref XMC_USIC_CH_t \n
1587:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****  * 				   \b Range: @ref XMC_USIC0_CH0, @ref XMC_USIC0_CH1 to @ref XMC_USIC2_CH1 based on device su
1588:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****  * @return None
1589:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****  *
1590:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Description</b><br>
1591:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****  * Clears the contents of transmit FIFO. \n\n
1592:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****  * Transmit FIFO contents will be cleared and the filling level will be reset to 0.
1593:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****  * 
1594:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Related APIs:</b><BR>
1595:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****  * XMC_USIC_CH_TXFIFO_GetLevel() \n\n\n
1596:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****  */
1597:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h **** __STATIC_INLINE void XMC_USIC_CH_TXFIFO_Flush(XMC_USIC_CH_t *const channel)
1598:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h **** {
1599:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****   channel->TRBSCR = (uint32_t)USIC_CH_TRBSCR_FLUSHTB_Msk;
1600:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h **** }
1601:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h **** 
1602:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h **** /**
1603:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****  * @param channel Pointer to USIC channel handler of type @ref XMC_USIC_CH_t \n
1604:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****  * 				   \b Range: @ref XMC_USIC0_CH0, @ref XMC_USIC0_CH1 to @ref XMC_USIC2_CH1 based on device su
1605:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****  * @return Status \a true if transmit FIFO is full
1606:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****  *              \a false if transmit FIFO is not full.
1607:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****  *
1608:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Description</b><br>
1609:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****  * Checks if transmit FIFO is full. \n\n
1610:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****  * When the transmit FIFO filling level reaches the configured size, FIFO full flag is set.
1611:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****  * User should not write to the FIFO when the transmit FIFO is full.
1612:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****  * 
1613:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Related APIs:</b><BR>
1614:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****  * XMC_USIC_CH_TXFIFO_IsEmpty(), XMC_USIC_CH_TXFIFO_Flush() \n\n\n
1615:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****  */
1616:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h **** __STATIC_INLINE bool XMC_USIC_CH_TXFIFO_IsFull(XMC_USIC_CH_t *const channel)
1617:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h **** {
1618:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****   return (bool)(channel->TRBSR & USIC_CH_TRBSR_TFULL_Msk);
1619:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h **** }
1620:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h **** 
1621:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h **** /**
1622:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****  * @param channel Pointer to USIC channel handler of type @ref XMC_USIC_CH_t \n
1623:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****  * 				   \b Range: @ref XMC_USIC0_CH0, @ref XMC_USIC0_CH1 to @ref XMC_USIC2_CH1 based on device su
1624:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****  * @return Status \a true if transmit FIFO is empty
1625:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****  *              \a false if transmit FIFO has some data.
1626:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****  *
1627:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Description</b><br>
1628:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****  * Checks if transmit FIFO is empty. \n\n
1629:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****  * When the transmit FIFO is empty, data can be written to FIFO.
1630:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****  * When the last written word to the transmit FIFO is transmitted out of the FIFO, 
1631:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****  * FIFO empty flag is set.
1632:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****  * 
1633:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Related APIs:</b><BR>
1634:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****  * XMC_USIC_CH_TXFIFO_Flush(), XMC_USIC_CH_TXFIFO_PutData() \n\n\n
1635:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****  */
1636:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h **** __STATIC_INLINE bool XMC_USIC_CH_TXFIFO_IsEmpty(XMC_USIC_CH_t *const channel)
1637:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h **** {
1638:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****   return (bool)(channel->TRBSR & USIC_CH_TRBSR_TEMPTY_Msk);
1639:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h **** }
1640:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h **** 
1641:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h **** /**
1642:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****  * @param channel Pointer to USIC channel handler of type @ref XMC_USIC_CH_t \n
1643:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****  * 				   \b Range: @ref XMC_USIC0_CH0, @ref XMC_USIC0_CH1 to @ref XMC_USIC2_CH1 based on device su
1644:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****  * @return Transmit FIFO filling level. \n 
1645:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****  *           \b Range: minimum= 0(FIFO empty), maximum= transmit FIFO size.
1646:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****  *
1647:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Description</b><br>
1648:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****  * Gets the transmit FIFO filling level. \n\n
1649:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****  * For every word written to the FIFO, filling level is updated. The API gives the value
1650:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****  * of this filling level.
1651:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****  * 
1652:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Related APIs:</b><BR>
1653:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****  * XMC_USIC_CH_TXFIFO_Flush(), XMC_USIC_CH_TXFIFO_PutData() \n\n\n
1654:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****  */
1655:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h **** __STATIC_INLINE uint32_t XMC_USIC_CH_TXFIFO_GetLevel(XMC_USIC_CH_t *const channel)
1656:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h **** {
1657:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****   return ((uint32_t)(channel->TRBSR & USIC_CH_TRBSR_TBFLVL_Msk) >> USIC_CH_TRBSR_TBFLVL_Pos);
1658:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h **** }
1659:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h **** 
1660:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h **** /**
1661:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****  * @param channel Pointer to USIC channel handler of type @ref XMC_USIC_CH_t \n
1662:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****  * 				   \b Range: @ref XMC_USIC0_CH0, @ref XMC_USIC0_CH1 to @ref XMC_USIC2_CH1 based on device su
1663:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****  * @return Status of standard transmit and transmit buffer error events. @ref XMC_USIC_CH_TXFIFO_EV
1664:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****  * 
1665:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Description</b><br>
1666:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****  * Gets the transmit FIFO event status. \n\n
1667:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****  * Gives the status of transmit FIFO standard transmit buffer event and transmit buffer error event
1668:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****  * The status bits are located at their bit positions in the TRBSR register in the returned value.
1669:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****  * User can make use of the @ref XMC_USIC_CH_TXFIFO_EVENT_t enumeration for checking the status of 
1670:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****  * The status can be found by using the bitwise AND operation on the returned value with the enumer
1671:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****  * 
1672:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****  * Note: Event status flags should be cleared by the user explicitly.
1673:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****  *
1674:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Related APIs:</b><BR>
1675:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****  * XMC_USIC_CH_TXFIFO_ClearEvent() \n\n\n
1676:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****  */
1677:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h **** __STATIC_INLINE uint32_t XMC_USIC_CH_TXFIFO_GetEvent(XMC_USIC_CH_t *const channel)
1678:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h **** {
1679:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****   return (uint32_t)((channel->TRBSR) & (USIC_CH_TRBSR_STBI_Msk |
1680:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****                               USIC_CH_TRBSR_TBERI_Msk));
1681:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h **** }
1682:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h **** 
1683:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h **** /**
1684:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****  * @param channel Pointer to USIC channel handler of type @ref XMC_USIC_CH_t \n
1685:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****  * 				   \b Range: @ref XMC_USIC0_CH0, @ref XMC_USIC0_CH1 to @ref XMC_USIC2_CH1 based on device su
1686:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****  * @param  event Transmit FIFO events to be cleared. \n
1687:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****  * 			     \b Range: @ref XMC_USIC_CH_TXFIFO_EVENT_STANDARD, @ref XMC_USIC_CH_TXFIFO_EVENT_ERROR.
1688:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****  * @return None
1689:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****  *
1690:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Description</b><br>
1691:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****  * Clears the transmit FIFO event flags in the status register. \n\n
1692:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****  * USIC channel peripheral does not clear the event flags after they are read.
1693:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****  * This API clears the events provided in the \a mask value. 
1694:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****  * XMC_USIC_CH_TXFIFO_EVENT enumeration can be used as input. Multiple events
1695:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****  * can be cleared by providing a mask value obtained by bitwise OR operation of 
1696:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****  * multiple event enumerations.
1697:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****  *
1698:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Related APIs:</b><BR>
1699:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****  * XMC_USIC_CH_TXFIFO_GetEvent() \n\n\n
1700:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****  */
1701:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h **** __STATIC_INLINE void XMC_USIC_CH_TXFIFO_ClearEvent(XMC_USIC_CH_t *const channel,
1702:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****                                                    const uint32_t event)
1703:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h **** {
1704:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****   channel->TRBSCR = event;
1705:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h **** }
1706:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h **** 
1707:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h **** /**
1708:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****  * @param channel Pointer to USIC channel handler of type @ref XMC_USIC_CH_t \n
1709:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****  * 				   \b Range: @ref XMC_USIC0_CH0, @ref XMC_USIC0_CH1 to @ref XMC_USIC2_CH1 based on device su
1710:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****  * @param data_pointer Start position inside the FIFO buffer. \n
1711:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****  * 		\b Range: 0 to 63.
1712:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****  * @param size Required size of the receive FIFO. \n
1713:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****  * 		\b Range: @ref XMC_USIC_CH_FIFO_DISABLED, @ref XMC_USIC_CH_FIFO_SIZE_2WORDS.. @ref XMC_USIC_CH
1714:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****  * @param limit Threshold of receive FIFO filling level to be considered for generating events. \n
1715:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****  * 		\b Range: 0 to \a size -1.
1716:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****  * @return None
1717:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****  *
1718:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Description</b><br>
1719:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****  * Configures the receive FIFO. \n\n
1720:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****  * Receive FIFO is the subset of a common FIFO sized 64 words. This FIFO is shared between 2 channe
1721:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****  * Each channel can share the FIFO for transmission and reception. \a data_pointer represents the s
1722:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****  * from where received data can be put. \a size represents the size of receive FIFO as a multiple o
1723:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****  * Since the FIFO is shared between 2 USIC channels, FIFO size should be carefully selected. A FIFO
1724:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****  * event or alternative receive buffer event is generated when the FIFO filling level exceeds the \
1725:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****  *
1726:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Related APIs:</b><BR>
1727:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****  * XMC_USIC_CH_RXFIFO_EnableEvent(), XMC_USIC_CH_RXFIFO_SetInterruptNodePointer() \n\n\n
1728:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h **** */
1729:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h **** void XMC_USIC_CH_RXFIFO_Configure(XMC_USIC_CH_t *const channel,
1730:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****                                   const uint32_t data_pointer,
1731:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****                                   const XMC_USIC_CH_FIFO_SIZE_t size,
1732:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****                                   const uint32_t limit);
1733:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h **** 
1734:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h **** /**
1735:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****  * @param channel Pointer to USIC channel handler of type @ref XMC_USIC_CH_t \n
1736:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****  * 				   \b Range: @ref XMC_USIC0_CH0, @ref XMC_USIC0_CH1 to @ref XMC_USIC2_CH1 based on device su
1737:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****  * @param size Required size of the receive FIFO. \n
1738:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****  * 		\b Range: @ref XMC_USIC_CH_FIFO_DISABLED, @ref XMC_USIC_CH_FIFO_SIZE_2WORDS.. @ref XMC_USIC_CH
1739:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****  * @param limit Threshold for receive FIFO filling level to be considered for generating events. \n
1740:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****  * 		\b Range: 0 to \a size -1.
1741:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****  * @return None
1742:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****  *
1743:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Description</b><br>
1744:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****  * Sets the size and trigger limit for the receive FIFO. \n\n
1745:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****  * The API is not to be called for initializing the receive FIFO. The API shall be used for the 
1746:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****  * runtime change of receive FIFO trigger limit. FIFO start position will not be affected on execut
1747:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****  *
1748:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Related APIs:</b><BR>
1749:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****  * XMC_USIC_CH_TXFIFO_SetSizeTriggerLimit()\ n\n\n
1750:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****  */
1751:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h **** void XMC_USIC_CH_RXFIFO_SetSizeTriggerLimit(XMC_USIC_CH_t *const channel,
1752:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****                                             const XMC_USIC_CH_FIFO_SIZE_t size,
1753:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****                                             const uint32_t limit);
1754:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h **** 
1755:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h **** /**
1756:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****  * @param channel Pointer to USIC channel handler of type @ref XMC_USIC_CH_t \n
1757:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****  * 				   \b Range: @ref XMC_USIC0_CH0, @ref XMC_USIC0_CH1 to @ref XMC_USIC2_CH1 based on device su
1758:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****  * @param event Events to be enabled. Multiple events can be bitwise OR combined. @ref XMC_USIC_CH_
1759:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****  * @return None
1760:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****  *
1761:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Description</b><br>
1762:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****  * Enables the interrupt events related to transmit FIFO. \n\n
1763:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****  * Event bitmasks can be constructed using the enumeration @ref XMC_USIC_CH_RXFIFO_EVENT_CONF_t.
1764:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****  * Multiple events can be enabled by providing multiple events in a single call. For providing 
1765:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****  * multiple events, combine the events using bitwise OR operation.<br>
1766:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****  * 
1767:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****  * Note: API only enables the events. For interrupt generation, interrupt node must be configured a
1768:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****  * must be enabled.
1769:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****  *
1770:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Related APIs:</b><BR>
1771:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****  * XMC_USIC_CH_RXFIFO_SetInterruptNodePointer() \n\n\n
1772:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****  */
1773:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h **** __STATIC_INLINE void XMC_USIC_CH_RXFIFO_EnableEvent(XMC_USIC_CH_t *const channel, const uint32_t ev
1774:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h **** {
1775:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****   channel->RBCTR |= event;
1776:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h **** }
1777:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h **** 
1778:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h **** 
1779:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h **** /**
1780:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****  * @param channel Pointer to USIC channel handler of type @ref XMC_USIC_CH_t \n
1781:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****  * 				   \b Range: @ref XMC_USIC0_CH0, @ref XMC_USIC0_CH1 to @ref XMC_USIC2_CH1 based on device su
1782:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****  * @param event Events to be disabled. \n
1783:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****  * 			\b Range: @ref XMC_USIC_CH_RXFIFO_EVENT_CONF_STANDARD, @ref XMC_USIC_CH_RXFIFO_EVENT_CONF_ERR
1784:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****  * 			@ref XMC_USIC_CH_RXFIFO_EVENT_CONF_ALTERNATE.
1785:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****  * @return None
1786:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****  *
1787:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Description</b><br>
1788:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****  * Disables the selected interrupt events related to receive FIFO. \n\n
1789:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****  * By disabling the interrupt events, generation of interrupt is stopped. User can poll the event 
1790:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****  * flags from the status register using the API XMC_USIC_CH_RXFIFO_GetEvent(). 
1791:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****  * Event bitmasks can be constructed using the enumeration \a XMC_USIC_CH_RXFIFO_EVENT_CONF. For pr
1792:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****  * multiple events, combine the events using bitwise OR operation.
1793:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****  *
1794:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Related APIs:</b><BR>
1795:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****  * XMC_USIC_CH_RXFIFO_GetEvent(), XMC_USIC_CH_RXFIFO_EnableEvent() \n\n\n
1796:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****  */
1797:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h **** __STATIC_INLINE void XMC_USIC_CH_RXFIFO_DisableEvent(XMC_USIC_CH_t *const channel, const uint32_t e
1798:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h **** {
1799:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****   channel->RBCTR &= (uint32_t)~event;
1800:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h **** }
1801:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h **** 
1802:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h **** /**
1803:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****  * @param channel Pointer to USIC channel handler of type @ref XMC_USIC_CH_t \n
1804:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****  * 				   \b Range: @ref XMC_USIC0_CH0, @ref XMC_USIC0_CH1 to @ref XMC_USIC2_CH1 based on device su
1805:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****  * @param interrupt_node Node pointer representing the receive FIFO events. \n
1806:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****  * 					\b Range: @ref XMC_USIC_CH_RXFIFO_INTERRUPT_NODE_POINTER_STANDARD,
1807:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****  * 					@ref XMC_USIC_CH_RXFIFO_INTERRUPT_NODE_POINTER_ALTERNATE
1808:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****  * @param service_request The service request to be used for interrupt generation.\n
1809:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****  * 					\b Range: 0 to 5.
1810:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****  * @return None
1811:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****  *
1812:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Description</b><br>
1813:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****  * Sets an interrupt node for the receive FIFO events. \n\n
1814:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****  * A node pointer represents one or more interrupt events. Service request represents the interrupt
1815:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****  * among the 6 interrupt nodes available for USIC module.
1816:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****  * API configures the service request to be used for interrupt generation for the events selected.
1817:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****  * A receive FIFO event can generate an interrupt only if the interrupt node is configured for the 
1818:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****  * the interrupt generation is enabled for the event. For example, transmit FIFO standard transmit 
1819:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****  * interrupt is generated if the interrupt node for the same is set and interrupt is enabled.<br>
1820:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****  *
1821:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****  * Note: NVIC node should be explicitly enabled for the interrupt generation.
1822:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****  *
1823:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Related APIs:</b><BR>
1824:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****  * XMC_USIC_CH_RXFIFO_EnableEvent() \n\n\n
1825:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****  */
1826:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h **** void XMC_USIC_CH_RXFIFO_SetInterruptNodePointer(XMC_USIC_CH_t *const channel,
1827:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****                                                 const XMC_USIC_CH_RXFIFO_INTERRUPT_NODE_POINTER_t i
1828:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****                                                 const uint32_t service_request);
1829:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h **** 
1830:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h **** /**
1831:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****  * @param channel Pointer to USIC channel handler of type @ref XMC_USIC_CH_t \n
1832:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****  * 				   \b Range: @ref XMC_USIC0_CH0, @ref XMC_USIC0_CH1 to @ref XMC_USIC2_CH1 based on device su
1833:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****  * @return Value read from the receive FIFO. \n
1834:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****  * 			\b Range: 16bit data. Length of data depends on the word length configuration.
1835:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****  *
1836:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Description</b><br>
1837:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****  * Gets data from the receive FIFO. \n\n
1838:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****  * Receive FIFO should be read only if data is availble in the FIFO. This can be checked using
1839:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****  * the API XMC_USIC_CH_RXFIFO_IsEmpty(). Receive FIFO error flag will be set if an attempt is made
1840:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****  * to read from an empty receive FIFO. To read all the received data, user should keep reading data
1841:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****  * until receive FIFO is empty.
1842:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****  *
1843:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Related APIs:</b><BR>
1844:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****  * XMC_USIC_CH_RXFIFO_ClearEvent() \n\n\n
1845:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****  */
1846:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h **** __STATIC_INLINE uint16_t XMC_USIC_CH_RXFIFO_GetData(XMC_USIC_CH_t *const channel)
1847:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h **** {
1848:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****   return (uint16_t)(channel->OUTR);
1849:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h **** }
1850:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h **** 
1851:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h **** /**
1852:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****  * @param channel Pointer to USIC channel handler of type @ref XMC_USIC_CH_t \n
1853:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****  * 				   \b Range: @ref XMC_USIC0_CH0, @ref XMC_USIC0_CH1 to @ref XMC_USIC2_CH1 based on device su
1854:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****  * @return None
1855:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****  *
1856:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Description</b><br>
1857:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****  * Clears the contents of receive FIFO. \n\n
1858:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****  * Receive FIFO contents will be cleared and the filling level will be reset to 0.
1859:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****  * 
1860:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Related APIs:</b><BR>
1861:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****  * XMC_USIC_CH_RXFIFO_GetLevel() \n\n\n
1862:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****  */
1863:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h **** __STATIC_INLINE void XMC_USIC_CH_RXFIFO_Flush(XMC_USIC_CH_t *const channel)
1864:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h **** {
1865:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****   channel->TRBSCR = (uint32_t)USIC_CH_TRBSCR_FLUSHRB_Msk;
1866:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h **** }
1867:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h **** 
1868:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h **** /**
1869:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****  * @param channel Pointer to USIC channel handler of type @ref XMC_USIC_CH_t \n
1870:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****  * 				   \b Range: @ref XMC_USIC0_CH0, @ref XMC_USIC0_CH1 to @ref XMC_USIC2_CH1 based on device su
1871:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****  * @return Status \a true if receive FIFO is full
1872:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****  *              \a false if receive FIFO is not full.
1873:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****  *
1874:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Description</b><br>
1875:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****  * Checks if receive FIFO is full. \n\n
1876:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****  * When the receive FIFO filling level reaches the configured size, FIFO full flag is set.
1877:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****  * Any data received when the receive FIFO is full, is lost.
1878:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****  * 
1879:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Related APIs:</b><BR>
1880:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****  * XMC_USIC_CH_RXFIFO_IsEmpty(), XMC_USIC_CH_RXFIFO_Flush() \n\n\n
1881:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****  */
1882:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h **** __STATIC_INLINE bool XMC_USIC_CH_RXFIFO_IsFull(XMC_USIC_CH_t *const channel)
1883:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h **** {
1884:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****   return (bool)(channel->TRBSR & USIC_CH_TRBSR_RFULL_Msk);
1885:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h **** }
1886:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h **** 
1887:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h **** /**
1888:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****  * @param channel Pointer to USIC channel handler of type @ref XMC_USIC_CH_t \n
1889:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****  * 				   \b Range: @ref XMC_USIC0_CH0, @ref XMC_USIC0_CH1 to @ref XMC_USIC2_CH1 based on device su
1890:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****  * @return Status \a true if receive FIFO is empty,
1891:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****  *              \a false if receive FIFO has some data.
1892:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****  *
1893:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Description</b><br>
1894:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****  * Checks if receive FIFO is empty. \n\n
1895:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****  * When the receive FIFO is empty, received data will be put in receive FIFO.
1896:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****  * When the last received word in the FIFO is read, FIFO empty flag is set. Any attempt
1897:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****  * to read from an empty receive FIFO will set the receive FIFO error flag.
1898:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****  * 
1899:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Related APIs:</b><BR>
1900:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****  * XMC_USIC_CH_RXFIFO_Flush(), XMC_USIC_CH_RXFIFO_PutData() \n\n\n
1901:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****  */
1902:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h **** __STATIC_INLINE bool XMC_USIC_CH_RXFIFO_IsEmpty(XMC_USIC_CH_t *const channel)
1903:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h **** {
1904:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****   return (bool)(channel->TRBSR & USIC_CH_TRBSR_REMPTY_Msk);
1905:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h **** }
1906:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h **** 
1907:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h **** /**
1908:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****  * @param channel Pointer to USIC channel handler of type @ref XMC_USIC_CH_t \n
1909:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****  * 				   \b Range: @ref XMC_USIC0_CH0, @ref XMC_USIC0_CH1 to @ref XMC_USIC2_CH1 based on device su
1910:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****  * @return uint32_t Receive FIFO filling level. \n
1911:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****  *           \b Range: minimum= 0(FIFO empty), maximum= receive FIFO size.
1912:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****  *
1913:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Description</b><br>
1914:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****  * Gets the receive FIFO filling level. \n\n
1915:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****  * For every word received, the filling level is incremented. The API gives the value
1916:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****  * of this filling level. The filling level is decremented when the data is read out of the 
1917:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****  * receive FIFO.
1918:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****  * 
1919:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Related APIs:</b><BR>
1920:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****  * XMC_USIC_CH_RXFIFO_Flush(), XMC_USIC_CH_RXFIFO_PutData() \n\n\n
1921:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****  */
1922:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h **** __STATIC_INLINE uint32_t XMC_USIC_CH_RXFIFO_GetLevel(XMC_USIC_CH_t *const channel)
1923:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h **** {
1924:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****   return ((uint32_t)(channel->TRBSR & USIC_CH_TRBSR_RBFLVL_Msk) >> USIC_CH_TRBSR_RBFLVL_Pos);
1925:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h **** }
1926:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h **** 
1927:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h **** /**
1928:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****  * @param channel Pointer to USIC channel handler of type @ref XMC_USIC_CH_t \n
1929:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****  * 				   \b Range: @ref XMC_USIC0_CH0, @ref XMC_USIC0_CH1 to @ref XMC_USIC2_CH1 based on device su
1930:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****  * @return Status of standard receive buffer, alternative receive buffer and receive buffer error e
1931:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****  * 			\b Range: @ref XMC_USIC_CH_RXFIFO_EVENT_STANDARD, @ref XMC_USIC_CH_RXFIFO_EVENT_ERROR,
1932:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****  * 					  @ref XMC_USIC_CH_RXFIFO_EVENT_ALTERNATE.
1933:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****  * 
1934:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Description</b><br>
1935:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****  * Gets the receive FIFO events' status. \n\n
1936:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****  * Gives the status of receive FIFO standard receive buffer event, alternative receive buffer event
1937:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****  * The status bits are located at their bitpositions in the TRBSR register in the returned value.
1938:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****  * User can make use of the XMC_USIC_CH_RXFIFO_EVENT enumeration for checking the status of return 
1939:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****  * The status can be found by using the bitwise AND operation on the returned value with the enumer
1940:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****  * 
1941:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****  * Note: Event status flags should be cleared by the user explicitly.
1942:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****  *
1943:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Related APIs:</b><BR>
1944:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****  * XMC_USIC_CH_RXFIFO_ClearEvent()\n\n\n
1945:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****  */
1946:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h **** __STATIC_INLINE uint32_t XMC_USIC_CH_RXFIFO_GetEvent(XMC_USIC_CH_t *const channel)
1947:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h **** {
1948:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****   return (uint32_t)((channel->TRBSR) & (USIC_CH_TRBSR_SRBI_Msk |
1949:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****                               USIC_CH_TRBSR_RBERI_Msk |
1950:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****                               USIC_CH_TRBSR_ARBI_Msk));
1951:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h **** }
1952:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h **** 
1953:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h **** /**
1954:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****  * @param channel Pointer to USIC channel handler of type @ref XMC_USIC_CH_t \n
1955:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****  * 				   \b Range: @ref XMC_USIC0_CH0, @ref XMC_USIC0_CH1 to @ref XMC_USIC2_CH1 based on device su
1956:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****  * @param  event Receive FIFO events to be cleared. \n
1957:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****  * 			\b Range: @ref XMC_USIC_CH_RXFIFO_EVENT_STANDARD, @ref XMC_USIC_CH_RXFIFO_EVENT_ERROR,
1958:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****  * 					  @ref XMC_USIC_CH_RXFIFO_EVENT_ALTERNATE.
1959:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****  * @return None
1960:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****  *
1961:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Description</b><br>
1962:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****  * Clears the receive FIFO event flags in the status register. \n\n
1963:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****  * USIC channel peripheral does not clear the event flags after they are read.
1964:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****  * This API clears the events provided in the \a mask value. 
1965:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****  * XMC_USIC_CH_RXFIFO_EVENT enumeration can be used as input. Multiple events
1966:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****  * can be cleared by providing a mask value obtained by bitwise OR operation of 
1967:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****  * multiple event enumerations.
1968:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****  *
1969:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Related APIs:</b><BR>
1970:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****  * XMC_USIC_CH_RXFIFO_GetEvent() \n\n\n
1971:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****  */
1972:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h **** __STATIC_INLINE void XMC_USIC_CH_RXFIFO_ClearEvent(XMC_USIC_CH_t *const channel,
1973:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****                                                    const uint32_t event)
1974:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h **** {
1975:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****   channel->TRBSCR = event;
1976:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h **** }
1977:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h **** 
1978:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h **** /**
1979:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****  * @param channel Pointer to USIC channel handler of type @ref XMC_USIC_CH_t \n
1980:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****  * 				   \b Range: @ref XMC_USIC0_CH0, @ref XMC_USIC0_CH1 to @ref XMC_USIC2_CH1 based on device su
1981:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****  * @return None
1982:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****  *
1983:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Description</b><br>
1984:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****  * Enables time measurement using the capture mode timer. \n\n
1985:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****  * Time measurement is enabled by setting the timer enable flag in BRG register.
1986:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****  *
1987:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Related APIs:</b><BR>
1988:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****  * XMC_USIC_CH_DisableTimeMeasurement() \n\n\n
1989:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****  */
1990:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h **** __STATIC_INLINE void XMC_USIC_CH_EnableTimeMeasurement(XMC_USIC_CH_t *const channel)
1991:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h **** {
1992:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****   channel->BRG |= (uint32_t)USIC_CH_BRG_TMEN_Msk;
1993:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h **** }
1994:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h **** 
1995:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h **** /**
1996:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****  * @param channel Pointer to USIC channel handler of type @ref XMC_USIC_CH_t \n
1997:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****  * 				   \b Range: @ref XMC_USIC0_CH0, @ref XMC_USIC0_CH1 to @ref XMC_USIC2_CH1 based on device su
1998:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****  * @return None
1999:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****  *
2000:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Description</b><br>
2001:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****  * Disables time measurement using the capture mode timer. \n\n
2002:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****  * Time measurement is disabled by clearing the timer enable flag in BRG register.
2003:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****  *
2004:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Related APIs:</b><BR>
2005:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****  * XMC_USIC_CH_EnableTimeMeasurement() \n\n\n
2006:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****  */
2007:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h **** __STATIC_INLINE void XMC_USIC_CH_DisableTimeMeasurement(XMC_USIC_CH_t *const channel)
2008:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h **** {
2009:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****   channel->BRG &= (uint32_t)~USIC_CH_BRG_TMEN_Msk;
2010:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h **** }
2011:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h **** 
2012:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h **** /**
2013:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****  * @param channel Pointer to USIC channel handler of type @ref XMC_USIC_CH_t \n
2014:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****  * 				   \b Range: @ref XMC_USIC0_CH0, @ref XMC_USIC0_CH1 to @ref XMC_USIC2_CH1 based on device su
2015:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****  * @param passive_level Passive level for the master clock output. \n
2016:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****  * 					\b Range: @ref XMC_USIC_CH_BRG_MASTER_CLOCK_PASSIVE_LEVEL_0, @ref XMC_USIC_CH_BRG_MASTER_CL
2017:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****  * @return None
2018:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****  *
2019:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Description</b><br>
2020:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****  * Sets the idle mode pin level for the master clock output. \n
2021:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****  */
2022:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h **** __STATIC_INLINE void XMC_USIC_CH_SetMclkOutputPassiveLevel(XMC_USIC_CH_t *const channel,
2023:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****                                                            const XMC_USIC_CH_BRG_MASTER_CLOCK_PASSI
2024:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h **** {
2025:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****   channel->BRG = (uint32_t)(channel->BRG & (~USIC_CH_BRG_MCLKCFG_Msk)) | (uint32_t)passive_level;
2026:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h **** }
2027:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h **** /**
2028:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****  * @param channel Pointer to USIC channel handler of type @ref XMC_USIC_CH_t \n
2029:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****  * 				   \b Range: @ref XMC_USIC0_CH0, @ref XMC_USIC0_CH1 to @ref XMC_USIC2_CH1 based on device su
2030:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****  * @param passive_level Passive level for the clock output. \n
2031:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****  * 					\b Range: @ref XMC_USIC_CH_BRG_SHIFT_CLOCK_PASSIVE_LEVEL_0_DELAY_DISABLED,
2032:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****  * 							  @ref XMC_USIC_CH_BRG_SHIFT_CLOCK_PASSIVE_LEVEL_0_DELAY_ENABLED,
2033:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****  * 							  @ref XMC_USIC_CH_BRG_SHIFT_CLOCK_PASSIVE_LEVEL_1_DELAY_DISABLED,
2034:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****  *							  @ref XMC_USIC_CH_BRG_SHIFT_CLOCK_PASSIVE_LEVEL_1_DELAY_ENABLED,
2035:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****  * @param clock_output Shift clock source selection. \n
2036:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****  * 					\b Range: Use @ref XMC_USIC_CH_BRG_SHIFT_CLOCK_OUTPUT_SCLK,
2037:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****  * 								  @ref XMC_USIC_CH_BRG_SHIFT_CLOCK_OUTPUT_DX1
2038:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****  * @return None
2039:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****  *
2040:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Description</b><br>
2041:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****  * Sets the idle mode shift clock output level and selects the shift clock source. \n\n
2042:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****  * Shift clock idle mode output level can be set to logic high or low. Shift clock output can be co
2043:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****  * delay of half shift clock period. Both the configurations are available as enumeration values de
2044:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****  * @ref XMC_USIC_CH_BRG_SHIFT_CLOCK_PASSIVE_LEVEL_t.
2045:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****  * This value should be configured based on the slave device requirement.
2046:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****  * Shift clock source can be selected between internal clock(master) and external input(slave).
2047:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****  * 
2048:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****  */
2049:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h **** __STATIC_INLINE void XMC_USIC_CH_ConfigureShiftClockOutput(XMC_USIC_CH_t *const channel,
2050:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****                                                            const XMC_USIC_CH_BRG_SHIFT_CLOCK_PASSIV
2051:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****                                                            const XMC_USIC_CH_BRG_SHIFT_CLOCK_OUTPUT
2052:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h **** {
2053:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****   channel->BRG = (uint32_t)(channel->BRG & (~(USIC_CH_BRG_SCLKCFG_Msk |
2054:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****                                              USIC_CH_BRG_SCLKOSEL_Msk))) |
2055:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****                  (uint32_t)passive_level |
2056:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****                  (uint32_t)clock_output;
2057:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h **** }
2058:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h **** 
2059:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h **** /**
2060:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****  * @param channel Pointer to USIC channel handler of type @ref XMC_USIC_CH_t \n
2061:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****  * 				   \b Range: @ref XMC_USIC0_CH0, @ref XMC_USIC0_CH1 to @ref XMC_USIC2_CH1 based on device su
2062:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****  * @param mode USIC channel operation mode. \n
2063:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****  * 				\b Range: @ref XMC_USIC_CH_OPERATING_MODE_IDLE, @ref XMC_USIC_CH_OPERATING_MODE_SPI,
2064:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****  * 						  @ref XMC_USIC_CH_OPERATING_MODE_UART, @ref XMC_USIC_CH_OPERATING_MODE_I2S,
2065:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****  * 						  @ref XMC_USIC_CH_OPERATING_MODE_I2C.
2066:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****  * @return None
2067:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****  *
2068:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Description</b><br>
2069:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****  * Sets the USIC channel operation mode.\n\n
2070:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****  * A USIC channel can support multiple serial communication protocols like UART, SPI, I2C and I2S.
2071:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****  * The API sets the input operation mode to the USIC channel.
2072:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****  *
2073:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Related APIs:</b><BR>
2074:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****  * XMC_USIC_Enable(), XMC_USIC_CH_Enable() \n\n\n
2075:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****  */
2076:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h **** __STATIC_INLINE void XMC_USIC_CH_SetMode(XMC_USIC_CH_t *const channel, const XMC_USIC_CH_OPERATING_
2077:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h **** {
  73              	 .loc 1 2077 0
  74              	 .cfi_startproc
  75              	 
  76              	 
  77              	 
  78 0000 80B4     	 push {r7}
  79              	.LCFI6:
  80              	 .cfi_def_cfa_offset 4
  81              	 .cfi_offset 7,-4
  82 0002 83B0     	 sub sp,sp,#12
  83              	.LCFI7:
  84              	 .cfi_def_cfa_offset 16
  85 0004 00AF     	 add r7,sp,#0
  86              	.LCFI8:
  87              	 .cfi_def_cfa_register 7
  88 0006 7860     	 str r0,[r7,#4]
  89 0008 0B46     	 mov r3,r1
  90 000a FB70     	 strb r3,[r7,#3]
2078:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h ****   channel->CCR = (uint32_t)(channel->CCR & (~(USIC_CH_CCR_MODE_Msk))) | (uint32_t)mode;
  91              	 .loc 1 2078 0
  92 000c 7B68     	 ldr r3,[r7,#4]
  93 000e 1B6C     	 ldr r3,[r3,#64]
  94 0010 23F00F02 	 bic r2,r3,#15
  95 0014 FB78     	 ldrb r3,[r7,#3]
  96 0016 1A43     	 orrs r2,r2,r3
  97 0018 7B68     	 ldr r3,[r7,#4]
  98 001a 1A64     	 str r2,[r3,#64]
2079:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_usic.h **** }
  99              	 .loc 1 2079 0
 100 001c 0C37     	 adds r7,r7,#12
 101              	.LCFI9:
 102              	 .cfi_def_cfa_offset 4
 103 001e BD46     	 mov sp,r7
 104              	.LCFI10:
 105              	 .cfi_def_cfa_register 13
 106              	 
 107 0020 5DF8047B 	 ldr r7,[sp],#4
 108              	.LCFI11:
 109              	 .cfi_restore 7
 110              	 .cfi_def_cfa_offset 0
 111 0024 7047     	 bx lr
 112              	 .cfi_endproc
 113              	.LFE229:
 115 0026 00BF     	 .section .text.XMC_I2S_CH_ClearStatusFlag,"ax",%progbits
 116              	 .align 2
 117              	 .thumb
 118              	 .thumb_func
 120              	XMC_I2S_CH_ClearStatusFlag:
 121              	.LFB235:
 122              	 .file 2 "D:/ghc/4700_motors/Libraries/XMCLib/inc/xmc_i2s.h"
   1:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_i2s.h **** /**
   2:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_i2s.h ****  * @file xmc_i2s.h
   3:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_i2s.h ****  * @date 2016-06-30
   4:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_i2s.h ****  *
   5:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_i2s.h ****  * @cond
   6:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_i2s.h ****  **************************************************************************************************
   7:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_i2s.h ****  * XMClib v2.1.20 - XMC Peripheral Driver Library 
   8:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_i2s.h ****  *
   9:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_i2s.h ****  * Copyright (c) 2015-2018, Infineon Technologies AG
  10:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_i2s.h ****  * All rights reserved.
  11:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_i2s.h ****  *
  12:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_i2s.h ****  * Redistribution and use in source and binary forms, with or without modification,are permitted pr
  13:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_i2s.h ****  * following conditions are met:
  14:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_i2s.h ****  *
  15:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_i2s.h ****  * Redistributions of source code must retain the above copyright notice, this list of conditions a
  16:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_i2s.h ****  * disclaimer.
  17:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_i2s.h ****  *
  18:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_i2s.h ****  * Redistributions in binary form must reproduce the above copyright notice, this list of condition
  19:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_i2s.h ****  * disclaimer in the documentation and/or other materials provided with the distribution.
  20:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_i2s.h ****  *
  21:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_i2s.h ****  * Neither the name of the copyright holders nor the names of its contributors may be used to endor
  22:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_i2s.h ****  * products derived from this software without specific prior written permission.
  23:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_i2s.h ****  *
  24:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_i2s.h ****  * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" AND ANY EXPRESS OR I
  25:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_i2s.h ****  * INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTI
  26:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_i2s.h ****  * DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE LIABLE  FOR ANY DIRECT, IN
  27:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_i2s.h ****  * SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBS
  28:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_i2s.h ****  * SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THE
  29:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_i2s.h ****  * WHETHER IN CONTRACT, STRICT LIABILITY,OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY
  30:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_i2s.h ****  * OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
  31:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_i2s.h ****  *
  32:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_i2s.h ****  * To improve the quality of the software, users are encouraged to share modifications, enhancement
  33:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_i2s.h ****  * Infineon Technologies AG dave@infineon.com).
  34:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_i2s.h ****  **************************************************************************************************
  35:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_i2s.h ****  *
  36:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_i2s.h ****  * Change History
  37:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_i2s.h ****  * --------------
  38:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_i2s.h ****  *
  39:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_i2s.h ****  * 2015-08-21:
  40:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_i2s.h ****  *     - Initial <br>
  41:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_i2s.h ****  *
  42:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_i2s.h ****  * 2015-08-24:
  43:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_i2s.h ****  *     - Added APIs for enabling/disabling delay compensation XMC_I2S_CH_DisableDelayCompensation()
  44:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_i2s.h ****  *       XMC_I2S_CH_EnableDelayCompensation() <br>
  45:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_i2s.h ****  *
  46:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_i2s.h ****  * 2015-09-01:
  47:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_i2s.h ****  *     - Modified XMC_I2S_CH_SetInputSource() for avoiding complete DXCR register overwriting. <br>
  48:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_i2s.h ****  *     - Modified XMC_I2S_CH_EVENT_t enum for supporting XMC_I2S_CH_EnableEvent() and XMC_I2S_CH_Di
  49:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_i2s.h ****  *       for supporting multiple events configuration <br>
  50:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_i2s.h ****  *
  51:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_i2s.h ****  * 2015-09-14:
  52:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_i2s.h ****  *     - Modified XMC_I2S_CH_SetSystemWordLength for supporting up to 63 system word length<br>
  53:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_i2s.h ****  *
  54:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_i2s.h ****  * 2016-05-20:
  55:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_i2s.h ****  *     - Added XMC_I2S_CH_EnableDataTransmission() and XMC_I2S_CH_DisableDataTransmission()
  56:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_i2s.h ****  *
  57:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_i2s.h ****  * 2016-06-30:
  58:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_i2s.h ****  *     - Documentation updates.
  59:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_i2s.h ****  *
  60:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_i2s.h ****  * @endcond
  61:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_i2s.h ****  *
  62:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_i2s.h ****  */
  63:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_i2s.h **** 
  64:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_i2s.h **** #ifndef XMC_I2S_H_
  65:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_i2s.h **** #define XMC_I2S_H_
  66:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_i2s.h **** 
  67:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_i2s.h **** /**************************************************************************************************
  68:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_i2s.h ****  * HEADER FILES
  69:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_i2s.h ****  **************************************************************************************************
  70:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_i2s.h **** #include "xmc_usic.h"
  71:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_i2s.h **** 
  72:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_i2s.h **** /**
  73:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_i2s.h ****  * @addtogroup XMClib XMC Peripheral Library
  74:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_i2s.h ****  * @{
  75:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_i2s.h ****  */
  76:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_i2s.h **** 
  77:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_i2s.h **** /**
  78:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_i2s.h ****  * @addtogroup I2S
  79:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_i2s.h ****  * @brief (IIS) driver for the XMC microcontroller family.
  80:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_i2s.h ****  *
  81:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_i2s.h ****  * USIC IIS Features: <br>
  82:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_i2s.h ****  * @{
  83:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_i2s.h ****  */
  84:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_i2s.h **** 
  85:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_i2s.h **** /*******************************************************************************
  86:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_i2s.h ****  * MACROS
  87:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_i2s.h ****  *******************************************************************************/
  88:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_i2s.h **** 
  89:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_i2s.h **** #if defined(USIC0)
  90:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_i2s.h **** #define XMC_I2S0_CH0 XMC_USIC0_CH0                   /**< USIC0 channel 0 base address */
  91:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_i2s.h **** #define XMC_I2S0_CH1 XMC_USIC0_CH1                   /**< USIC0 channel 1 base address */
  92:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_i2s.h **** #endif
  93:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_i2s.h **** 
  94:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_i2s.h **** #if defined(USIC1)
  95:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_i2s.h **** #define XMC_I2S1_CH0 XMC_USIC1_CH0                   /**< USIC1 channel 0 base address */
  96:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_i2s.h **** #define XMC_I2S1_CH1 XMC_USIC1_CH1                   /**< USIC1 channel 1 base address */
  97:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_i2s.h **** #endif
  98:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_i2s.h **** 
  99:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_i2s.h **** #if defined(USIC2)
 100:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_i2s.h **** #define XMC_I2S2_CH0 XMC_USIC2_CH0                   /**< USIC2 channel 0 base address */
 101:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_i2s.h **** #define XMC_I2S2_CH1 XMC_USIC2_CH1                   /**< USIC2 channel 1 base address */
 102:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_i2s.h **** #endif
 103:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_i2s.h **** /*******************************************************************************
 104:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_i2s.h ****  * ENUMS
 105:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_i2s.h ****  *******************************************************************************/
 106:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_i2s.h **** 
 107:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_i2s.h **** /**
 108:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_i2s.h ****  * @brief I2S Status
 109:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_i2s.h ****  */
 110:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_i2s.h **** typedef enum XMC_I2S_CH_STATUS
 111:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_i2s.h **** {
 112:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_i2s.h ****   XMC_I2S_CH_STATUS_OK,      /**< Status OK */
 113:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_i2s.h ****   XMC_I2S_CH_STATUS_ERROR,   /**< Status ERROR */
 114:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_i2s.h ****   XMC_I2S_CH_STATUS_BUSY     /**< Status BUSY */
 115:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_i2s.h **** } XMC_I2S_CH_STATUS_t;
 116:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_i2s.h **** 
 117:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_i2s.h **** /**
 118:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_i2s.h ****  * @brief I2S status flag
 119:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_i2s.h ****  */
 120:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_i2s.h **** typedef enum XMC_I2S_CH_STATUS_FLAG
 121:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_i2s.h **** {
 122:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_i2s.h ****   XMC_I2S_CH_STATUS_FLAG_WORD_ADDRESS = USIC_CH_PSR_IISMode_WA_Msk,                     /**< Word A
 123:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_i2s.h ****   XMC_I2S_CH_STATUS_FLAG_DX2S = USIC_CH_PSR_IISMode_DX2S_Msk,                           /**< Status
 124:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_i2s.h ****   XMC_I2S_CH_STATUS_FLAG_DX2T_EVENT_DETECTED = USIC_CH_PSR_IISMode_DX2TEV_Msk,          /**< Status
 125:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_i2s.h ****   XMC_I2S_CH_STATUS_FLAG_WA_FALLING_EDGE_EVENT = USIC_CH_PSR_IISMode_WAFE_Msk,          /**< Fallin
 126:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_i2s.h ****                                                                                              signal
 127:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_i2s.h ****   XMC_I2S_CH_STATUS_FLAG_WA_RISING_EDGE_EVENT = USIC_CH_PSR_IISMode_WARE_Msk,           /**< Rising
 128:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_i2s.h ****                                                                                              signal
 129:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_i2s.h ****   XMC_I2S_CH_STATUS_FLAG_WA_GENERATION_END = USIC_CH_PSR_IISMode_END_Msk,               /**< The WA
 130:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_i2s.h ****   XMC_I2S_CH_STATUS_FLAG_RECEIVER_START_INDICATION = USIC_CH_PSR_IISMode_RSIF_Msk,      /**< Receiv
 131:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_i2s.h ****   XMC_I2S_CH_STATUS_FLAG_DATA_LOST_INDICATION = USIC_CH_PSR_IISMode_DLIF_Msk,           /**< Data l
 132:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_i2s.h ****   XMC_I2S_CH_STATUS_FLAG_TRANSMIT_SHIFT_INDICATION = USIC_CH_PSR_IISMode_TSIF_Msk,      /**< Transm
 133:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_i2s.h ****   XMC_I2S_CH_STATUS_FLAG_TRANSMIT_BUFFER_INDICATION = USIC_CH_PSR_IISMode_TBIF_Msk,     /**< Transm
 134:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_i2s.h ****   XMC_I2S_CH_STATUS_FLAG_RECEIVE_INDICATION = USIC_CH_PSR_IISMode_RIF_Msk,              /**< Receiv
 135:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_i2s.h ****   XMC_I2S_CH_STATUS_FLAG_ALTERNATIVE_RECEIVE_INDICATION = USIC_CH_PSR_IISMode_AIF_Msk,  /**< Altern
 136:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_i2s.h ****   XMC_I2S_CH_STATUS_FLAG_BAUD_RATE_GENERATOR_INDICATION = USIC_CH_PSR_IISMode_BRGIF_Msk /**< Baud r
 137:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_i2s.h **** } XMC_I2S_CH_STATUS_FLAG_t;
 138:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_i2s.h **** 
 139:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_i2s.h **** /**
 140:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_i2s.h ****  *  @brief I2S Baudrate Generator shift clock output
 141:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_i2s.h **** */
 142:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_i2s.h **** typedef enum XMC_I2S_CH_BRG_SHIFT_CLOCK_OUTPUT
 143:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_i2s.h **** {
 144:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_i2s.h ****   XMC_I2S_CH_BRG_SHIFT_CLOCK_OUTPUT_SCLK = XMC_USIC_CH_BRG_SHIFT_CLOCK_OUTPUT_SCLK, /**< Baudrate G
 145:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_i2s.h ****   XMC_I2S_CH_BRG_SHIFT_CLOCK_OUTPUT_DX1  = XMC_USIC_CH_BRG_SHIFT_CLOCK_OUTPUT_DX1   /**< Clock obta
 146:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_i2s.h **** } XMC_I2S_CH_BRG_SHIFT_CLOCK_OUTPUT_t;
 147:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_i2s.h **** 
 148:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_i2s.h **** /**
 149:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_i2s.h ****  *  @brief I2S channel interrupt node pointers
 150:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_i2s.h ****  */
 151:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_i2s.h **** typedef enum XMC_I2S_CH_INTERRUPT_NODE_POINTER
 152:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_i2s.h **** {
 153:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_i2s.h ****   XMC_I2S_CH_INTERRUPT_NODE_POINTER_TRANSMIT_SHIFT    = XMC_USIC_CH_INTERRUPT_NODE_POINTER_TRANSMIT
 154:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_i2s.h ****   XMC_I2S_CH_INTERRUPT_NODE_POINTER_TRANSMIT_BUFFER   = XMC_USIC_CH_INTERRUPT_NODE_POINTER_TRANSMIT
 155:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_i2s.h ****   XMC_I2S_CH_INTERRUPT_NODE_POINTER_RECEIVE           = XMC_USIC_CH_INTERRUPT_NODE_POINTER_RECEIVE,
 156:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_i2s.h ****   XMC_I2S_CH_INTERRUPT_NODE_POINTER_ALTERNATE_RECEIVE = XMC_USIC_CH_INTERRUPT_NODE_POINTER_ALTERNAT
 157:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_i2s.h ****   XMC_I2S_CH_INTERRUPT_NODE_POINTER_PROTOCOL          = XMC_USIC_CH_INTERRUPT_NODE_POINTER_PROTOCOL
 158:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_i2s.h **** } XMC_I2S_CH_INTERRUPT_NODE_POINTER_t;
 159:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_i2s.h **** 
 160:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_i2s.h **** /**
 161:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_i2s.h ****  * @brief I2S events
 162:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_i2s.h ****  */
 163:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_i2s.h **** typedef enum XMC_I2S_CH_EVENT
 164:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_i2s.h **** {
 165:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_i2s.h ****   XMC_I2S_CH_EVENT_RECEIVE_START       = USIC_CH_CCR_RSIEN_Msk,  /**< Receive start event */
 166:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_i2s.h ****   XMC_I2S_CH_EVENT_DATA_LOST           = USIC_CH_CCR_DLIEN_Msk,  /**< Data lost event */
 167:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_i2s.h ****   XMC_I2S_CH_EVENT_TRANSMIT_SHIFT      = USIC_CH_CCR_TSIEN_Msk,  /**< Transmit shift event */
 168:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_i2s.h ****   XMC_I2S_CH_EVENT_TRANSMIT_BUFFER     = USIC_CH_CCR_TBIEN_Msk,  /**< Transmit buffer event */
 169:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_i2s.h ****   XMC_I2S_CH_EVENT_STANDARD_RECEIVE    = USIC_CH_CCR_RIEN_Msk,   /**< Receive event */
 170:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_i2s.h ****   XMC_I2S_CH_EVENT_ALTERNATIVE_RECEIVE = USIC_CH_CCR_AIEN_Msk,   /**< Alternate receive event */
 171:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_i2s.h ****   XMC_I2S_CH_EVENT_BAUD_RATE_GENERATOR = USIC_CH_CCR_BRGIEN_Msk, /**< Baudrate generator event */
 172:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_i2s.h **** 
 173:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_i2s.h ****   XMC_I2S_CH_EVENT_WA_FALLING_EDGE     = USIC_CH_PCR_IISMode_WAFEIEN_Msk << 2U,  /**< WA falling ed
 174:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_i2s.h ****   XMC_I2S_CH_EVENT_WA_RISING_EDGE      = USIC_CH_PCR_IISMode_WAREIEN_Msk << 2U,  /**< WA rising edg
 175:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_i2s.h ****   XMC_I2S_CH_EVENT_WA_GENERATION_END   = USIC_CH_PCR_IISMode_ENDIEN_Msk << 2U,   /**< END event */
 176:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_i2s.h ****   XMC_I2S_CH_EVENT_DX2TIEN_ACTIVATED   = USIC_CH_PCR_IISMode_DX2TIEN_Msk << 2U   /**< WA input sign
 177:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_i2s.h **** } XMC_I2S_CH_EVENT_t;
 178:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_i2s.h **** 
 179:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_i2s.h **** /**
 180:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_i2s.h ****  * @brief Defines the Polarity of the WA in the SELO output lines in relation to the internal WA si
 181:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_i2s.h ****  */
 182:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_i2s.h **** typedef enum XMC_I2S_CH_WA_POLARITY
 183:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_i2s.h **** {
 184:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_i2s.h ****   XMC_I2S_CH_WA_POLARITY_DIRECT = 0x0UL,                                    /**< The SELO outputs h
 185:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_i2s.h ****                                                                                   as the WA signal 
 186:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_i2s.h ****   XMC_I2S_CH_WA_POLARITY_INVERTED = 0x1UL << USIC_CH_PCR_IISMode_SELINV_Pos /**< The SELO outputs h
 187:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_i2s.h ****                                                                                  polarity to the WA
 188:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_i2s.h **** } XMC_I2S_CH_WA_POLARITY_t;
 189:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_i2s.h **** 
 190:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_i2s.h **** /**
 191:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_i2s.h ****  * @brief Defines the Polarity of the WA in the SELO output lines in relation to the internal WA si
 192:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_i2s.h ****  */
 193:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_i2s.h **** typedef enum XMC_I2S_CH_CHANNEL
 194:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_i2s.h **** {
 195:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_i2s.h ****   XMC_I2S_CH_CHANNEL_1_LEFT = 0U,  /**< Channel 1 (left) */
 196:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_i2s.h ****   XMC_I2S_CH_CHANNEL_2_RIGHT = 1U  /**< Channel 2 (right) */
 197:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_i2s.h **** } XMC_I2S_CH_CHANNEL_t;
 198:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_i2s.h **** 
 199:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_i2s.h **** /**
 200:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_i2s.h ****  * @brief I2S input stage selection
 201:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_i2s.h ****  */
 202:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_i2s.h **** typedef enum XMC_I2S_CH_INPUT
 203:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_i2s.h **** {
 204:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_i2s.h ****   XMC_I2S_CH_INPUT_DIN0 = 0UL,         /**< Data input stage 0 */
 205:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_i2s.h ****   XMC_I2S_CH_INPUT_SLAVE_SCLKIN = 1UL, /**< Clock input stage */
 206:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_i2s.h ****   XMC_I2S_CH_INPUT_SLAVE_WA = 2UL,     /**< WA input stage */
 207:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_i2s.h **** #if UC_FAMILY == XMC1
 208:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_i2s.h ****   XMC_I2S_CH_INPUT_DIN1 = 3UL,         /**< Data input stage 1 */
 209:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_i2s.h ****   XMC_I2S_CH_INPUT_DIN2 = 4UL,         /**< Data input stage 2 */
 210:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_i2s.h ****   XMC_I2S_CH_INPUT_DIN3 = 5UL          /**< Data input stage 3 */
 211:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_i2s.h **** #endif
 212:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_i2s.h **** } XMC_I2S_CH_INPUT_t;
 213:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_i2s.h **** 
 214:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_i2s.h **** /**
 215:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_i2s.h ****  * @brief Defines the I2S bus mode
 216:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_i2s.h ****  */
 217:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_i2s.h **** typedef enum XMC_I2S_CH_BUS_MODE
 218:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_i2s.h **** {
 219:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_i2s.h ****   XMC_I2S_CH_BUS_MODE_MASTER, /**< I2S Master */
 220:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_i2s.h ****   XMC_I2S_CH_BUS_MODE_SLAVE   /**< I2S Slave */
 221:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_i2s.h **** } XMC_I2S_CH_BUS_MODE_t;
 222:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_i2s.h **** 
 223:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_i2s.h **** /*******************************************************************************
 224:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_i2s.h ****  * DATA STRUCTURES
 225:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_i2s.h ****  *******************************************************************************/
 226:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_i2s.h **** /**
 227:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_i2s.h ****  * @brief I2S_CH configuration structure
 228:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_i2s.h ****  */
 229:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_i2s.h **** typedef struct XMC_I2S_CH_CONFIG
 230:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_i2s.h **** {
 231:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_i2s.h ****   uint32_t baudrate;					             /**< Module baud rate for communication */
 232:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_i2s.h ****   uint8_t data_bits;                       /**< Data word length. A data frame can consists of seve
 233:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_i2s.h ****                                                 Value configured as USIC channel word length. \n
 234:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_i2s.h ****                                                   \b Range: minimum= 1, maximum= 16*/
 235:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_i2s.h ****   uint8_t frame_length;                    /**< Number of data bits transferred after a change of s
 236:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_i2s.h ****                                                 Configured as USIC channel frame length. \n
 237:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_i2s.h ****                                                   \b Range: minimum= 1, maximum= 63*/
 238:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_i2s.h ****   uint8_t data_delayed_sclk_periods;       /**< Data delay defined in sclk periods */
 239:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_i2s.h ****   XMC_I2S_CH_WA_POLARITY_t wa_inversion;   /**< Enable inversion of Slave select signal relative to
 240:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_i2s.h ****   XMC_I2S_CH_BUS_MODE_t	bus_mode;          /**< Bus mode MASTER/SLAVE */
 241:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_i2s.h **** } XMC_I2S_CH_CONFIG_t;
 242:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_i2s.h **** 
 243:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_i2s.h **** /*******************************************************************************
 244:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_i2s.h ****  * API PROTOTYPES
 245:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_i2s.h ****  *******************************************************************************/
 246:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_i2s.h **** 
 247:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_i2s.h **** #ifdef __cplusplus
 248:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_i2s.h **** extern "C" {
 249:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_i2s.h **** #endif
 250:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_i2s.h **** 
 251:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_i2s.h **** /**
 252:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_i2s.h ****  * @param channel Constant pointer to USIC channel handle of type @ref XMC_USIC_CH_t \n
 253:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_i2s.h ****  *          \b Range: @ref XMC_I2S0_CH0, XMC_I2S0_CH1,XMC_I2S1_CH0, XMC_I2S1_CH1,XMC_I2S2_CH0, XMC_
 254:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_i2s.h ****  * @param config Constant pointer to I2S configuration structure of type @ref XMC_I2S_CH_CONFIG_t.
 255:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_i2s.h ****  * @return XMC_I2S_CH_STATUS_t Status of initializing the USIC channel for I2S protocol.\n
 256:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_i2s.h ****  *          \b Range: @ref XMC_I2S_CH_STATUS_OK if initialization is successful.\n
 257:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_i2s.h ****  *                    @ref XMC_I2S_CH_STATUS_ERROR if configuration of baudrate failed.
 258:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_i2s.h ****  *
 259:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_i2s.h ****  * \par<b>Description</b><br>
 260:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_i2s.h ****  * Initializes the USIC channel for I2S protocol.\n\n
 261:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_i2s.h ****  * During the initialization, USIC channel is enabled and baudrate is configured.
 262:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_i2s.h ****  * After each change of the WA signal, a complete data frame is intended to be transferred (frame l
 263:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_i2s.h ****  * The number of data bits transferred after a change of signal WA is defined by config->frame_leng
 264:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_i2s.h ****  * A data frame can consist of several data words with a data word length defined by config->data_b
 265:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_i2s.h ****  * The changes of signal WA define the system word length as the number of SCLK cycles between two 
 266:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_i2s.h ****  * The system word length is set by default to the frame length defined by config->frame_length.
 267:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_i2s.h ****  *
 268:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_i2s.h ****  * XMC_I2S_CH_Start() should be invoked after the initialization to enable the channel.
 269:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_i2s.h ****  *
 270:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_i2s.h ****  * \par<b>Related APIs:</b><BR>
 271:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_i2s.h ****  * XMC_I2S_CH_Start(), XMC_I2S_CH_Stop(), XMC_I2S_CH_Transmit(), XMC_I2S_CH_SetSystemWordLength()\n
 272:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_i2s.h ****  */
 273:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_i2s.h **** void XMC_I2S_CH_Init(XMC_USIC_CH_t *const channel, const XMC_I2S_CH_CONFIG_t *const config);
 274:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_i2s.h **** 
 275:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_i2s.h **** /**
 276:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_i2s.h ****  * @param channel A constant pointer to XMC_USIC_CH_t, pointing to the USIC channel base address.
 277:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_i2s.h ****  *
 278:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_i2s.h ****  * @return None
 279:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_i2s.h ****  *
 280:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_i2s.h ****  * \par<b>Description:</b><br>
 281:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_i2s.h ****  * Set the selected USIC channel to operate in I2S mode, by setting CCR.MODE bits.\n\n
 282:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_i2s.h ****  * It should be executed after XMC_I2S_CH_Init() during initialization. By invoking XMC_I2S_CH_Stop
 283:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_i2s.h ****  * to IDLE state. Call XMC_I2S_CH_Start() to set the I2S mode again, as needed later in the program
 284:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_i2s.h ****  *
 285:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_i2s.h ****  * \par<b>Related APIs:</b><BR>
 286:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_i2s.h ****  * XMC_I2S_CH_Init(), XMC_I2S_CH_Stop()
 287:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_i2s.h ****  */
 288:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_i2s.h **** __STATIC_INLINE void XMC_I2S_CH_Start(XMC_USIC_CH_t *const channel)
 289:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_i2s.h **** {
 290:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_i2s.h ****   /* USIC channel in I2S mode */
 291:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_i2s.h ****   XMC_USIC_CH_SetMode(channel, XMC_USIC_CH_OPERATING_MODE_I2S);
 292:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_i2s.h **** }
 293:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_i2s.h **** 
 294:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_i2s.h **** /**
 295:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_i2s.h ****  * @param channel A constant pointer to XMC_USIC_CH_t, pointing to the USIC channel base address.
 296:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_i2s.h ****  *
 297:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_i2s.h ****  * @return XMC_I2S_CH_STATUS_t Status of the I2S driver after the request for stopping is processed
 298:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_i2s.h ****  *        XMC_I2S_CH_STATUS_OK- If the USIC channel is successfully put to IDLE mode. \n
 299:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_i2s.h ****  *        XMC_I2S_CH_STATUS_BUSY- If the USIC channel is busy transmitting data.
 300:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_i2s.h ****  *
 301:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_i2s.h ****  * \par<b>Description:</b><br>
 302:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_i2s.h ****  * Set the selected I2S channel to IDLE mode, by clearing CCR.MODE bits.\n\n
 303:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_i2s.h ****  * After calling XMC_I2S_CH_Stop, channel is IDLE mode. So no communication is supported. XMC_I2S_C
 304:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_i2s.h ****  * invoked to start the communication again.
 305:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_i2s.h ****  *
 306:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_i2s.h ****  * \par<b>Related APIs:</b><BR>
 307:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_i2s.h ****  * XMC_I2S_CH_Start()
 308:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_i2s.h ****  */
 309:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_i2s.h **** XMC_I2S_CH_STATUS_t XMC_I2S_CH_Stop(XMC_USIC_CH_t *const channel);
 310:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_i2s.h **** 
 311:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_i2s.h **** /**
 312:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_i2s.h ****  * @param channel A constant pointer to XMC_USIC_CH_t, pointing to the USIC channel base address.
 313:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_i2s.h ****  * @param rate Bus speed in bits per second
 314:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_i2s.h ****  *
 315:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_i2s.h ****  * @return XMC_I2S_CH_STATUS_t Status of the I2S driver after the request for setting baudrate is p
 316:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_i2s.h ****  *        XMC_I2S_CH_STATUS_OK- If the baudrate is successfully changed. \n
 317:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_i2s.h ****  *        XMC_I2S_CH_STATUS_ERROR- If the new baudrate value is out of range.
 318:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_i2s.h ****  *
 319:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_i2s.h ****  * \par<b>Description:</b><br>
 320:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_i2s.h ****  * Sets the bus speed in bits per second
 321:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_i2s.h ****  *
 322:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_i2s.h ****  * \par<b>Related APIs:</b><BR>
 323:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_i2s.h ****  * XMC_I2S_CH_Init(), XMC_I2S_CH_Stop()
 324:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_i2s.h ****  */
 325:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_i2s.h **** XMC_I2S_CH_STATUS_t XMC_I2S_CH_SetBaudrate(XMC_USIC_CH_t *const channel, const uint32_t rate);
 326:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_i2s.h **** 
 327:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_i2s.h **** /**
 328:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_i2s.h ****  * @param channel A constant pointer to XMC_USIC_CH_t, pointing to the USIC channel base address.
 329:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_i2s.h ****  * @param sclk_cycles_system_word_length system word length in terms of sclk clock cycles.
 330:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_i2s.h ****  *
 331:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_i2s.h ****  * @return None
 332:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_i2s.h ****  *
 333:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_i2s.h ****  * \par<b>Description:</b><br>
 334:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_i2s.h ****  * Configures the system word length by setting BRG.DCTQ bit field.\n\n
 335:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_i2s.h ****  * This value has to be always higher than 1U and lower than the data with (SCTR.FLE)
 336:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_i2s.h ****  *
 337:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_i2s.h ****  */
 338:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_i2s.h **** void XMC_I2S_CH_SetSystemWordLength(XMC_USIC_CH_t *const channel,uint32_t sclk_cycles_system_word_l
 339:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_i2s.h **** 
 340:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_i2s.h **** /**
 341:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_i2s.h ****  * @param channel A constant pointer to XMC_USIC_CH_t, pointing to the USIC channel base address.
 342:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_i2s.h ****  * @param data Data to be transmitted
 343:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_i2s.h ****  * @param channel_number Communication output channel of the I2S, based on this channel selection T
 344:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_i2s.h ****  *             Refer @ref XMC_I2S_CH_CHANNEL_t for valid values.
 345:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_i2s.h ****  *
 346:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_i2s.h ****  * @return None
 347:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_i2s.h ****  *
 348:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_i2s.h ****  * \par<b>Description:</b><br>
 349:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_i2s.h ****  * Puts the data into FIFO, if FIFO mode is enabled or else into standard buffer, by setting the pr
 350:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_i2s.h ****  * TCI(Transmit Control Information) allows dynamic control of output channel during data transfers
 351:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_i2s.h ****  * update, TCSR.WAMD(Automatic WA mode) will be enabled during the initialization using XMC_I2S_CH_
 352:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_i2s.h ****  *
 353:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_i2s.h ****  *
 354:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_i2s.h ****  * \par<b>Related APIs:</b><BR>
 355:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_i2s.h ****  * XMC_I2S_CH_Receive()
 356:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_i2s.h ****  */
 357:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_i2s.h **** void XMC_I2S_CH_Transmit(XMC_USIC_CH_t *const channel, const uint16_t data, const XMC_I2S_CH_CHANNE
 358:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_i2s.h **** 
 359:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_i2s.h **** /**
 360:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_i2s.h ****  * @param channel A constant pointer to XMC_USIC_CH_t, pointing to the USIC channel base address.
 361:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_i2s.h ****  * @param channel_number Communication output channel of the I2S, based on this mode TCI(Transmit c
 362:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_i2s.h ****  *             Refer @ref XMC_I2S_CH_CHANNEL_t for valid values.
 363:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_i2s.h ****  *
 364:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_i2s.h ****  * @return None
 365:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_i2s.h ****  *
 366:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_i2s.h ****  * \par<b>Description:</b><br>
 367:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_i2s.h ****  * Transmits a dummy data(FFFFH) to provide clock for slave and receives the data from the slave.\n
 368:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_i2s.h ****  * XMC_I2S_CH_Receive() receives the data and places it into buffer based on the FIFO selection. Af
 369:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_i2s.h ****  * XMC_I2S_CH_GetReceivedData() can be invoked to read the data from the buffers.
 370:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_i2s.h ****  *
 371:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_i2s.h ****  * \par<b>Related APIs:</b><BR>
 372:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_i2s.h ****  * XMC_I2S_CH_GetReceivedData()
 373:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_i2s.h ****  */
 374:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_i2s.h **** __STATIC_INLINE void XMC_I2S_CH_Receive(XMC_USIC_CH_t *const channel, const XMC_I2S_CH_CHANNEL_t ch
 375:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_i2s.h **** {
 376:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_i2s.h ****   /* Transmit dummy data */
 377:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_i2s.h ****   XMC_I2S_CH_Transmit(channel, (uint16_t)0xffffU , channel_number);
 378:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_i2s.h **** }
 379:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_i2s.h **** 
 380:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_i2s.h **** /**
 381:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_i2s.h ****  * @param channel A constant pointer to XMC_USIC_CH_t, pointing to the USIC channel base address.
 382:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_i2s.h ****  *
 383:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_i2s.h ****  * @return uint16_t Data read from the receive buffer.
 384:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_i2s.h ****  *
 385:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_i2s.h ****  * \par<b>Description:</b><br>
 386:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_i2s.h ****  * Reads data from the receive buffer based on the FIFO selection.\n\n
 387:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_i2s.h ****  * Invocation of XMC_I2S_CH_Receive() receives the data and place it into receive buffer. After rec
 388:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_i2s.h ****  * XMC_I2S_CH_GetReceivedData() can be used to read the data from the buffer.
 389:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_i2s.h ****  *
 390:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_i2s.h ****  * \par<b>Related APIs:</b><BR>
 391:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_i2s.h ****  * XMC_I2S_CH_Receive()
 392:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_i2s.h ****  */
 393:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_i2s.h **** uint16_t XMC_I2S_CH_GetReceivedData(XMC_USIC_CH_t *const channel);
 394:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_i2s.h **** 
 395:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_i2s.h **** /**
 396:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_i2s.h ****  * @param channel A constant pointer to XMC_USIC_CH_t, pointing to the USIC channel base address.
 397:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_i2s.h ****  *
 398:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_i2s.h ****  * @return None
 399:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_i2s.h ****  *
 400:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_i2s.h ****  * \par<b>Description:</b><br>
 401:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_i2s.h ****  * Set the order of data transfer from LSB to MSB, by clearing SCTR.SDIR bit.\n\n
 402:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_i2s.h ****  * This is typically based on the slave settings. Invoke XMC_I2S_CH_SetBitOrderLsbFirst() to set di
 403:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_i2s.h ****  * the program.
 404:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_i2s.h ****  *
 405:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_i2s.h ****  * \par<b>Related APIs:</b><BR>
 406:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_i2s.h ****  * XMC_I2S_CH_SetBitOrderMsbFirst()
 407:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_i2s.h ****  */
 408:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_i2s.h **** __STATIC_INLINE void XMC_I2S_CH_SetBitOrderLsbFirst(XMC_USIC_CH_t *const channel)
 409:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_i2s.h **** {
 410:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_i2s.h ****   channel->SCTR &= (uint32_t)~USIC_CH_SCTR_SDIR_Msk;
 411:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_i2s.h **** }
 412:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_i2s.h **** 
 413:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_i2s.h **** /**
 414:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_i2s.h ****  * @param channel A constant pointer to XMC_USIC_CH_t, pointing to the USIC channel base address.
 415:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_i2s.h ****  *
 416:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_i2s.h ****  * @return None
 417:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_i2s.h ****  *
 418:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_i2s.h ****  * \par<b>Description:</b><br>
 419:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_i2s.h ****  * Set the order of data transfer from MSB to LSB, by setting SCTR.SDIR bit.\n\n
 420:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_i2s.h ****  * This is typically based on the slave settings. This is not set during XMC_I2S_CH_Init().
 421:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_i2s.h ****  * Invoke XMC_I2S_CH_SetBitOrderMsbFirst() to set direction as needed in the program.
 422:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_i2s.h ****  *
 423:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_i2s.h ****  * \par<b>Related APIs:</b><BR>
 424:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_i2s.h ****  * XMC_I2S_CH_SetBitOrderLsbFirst()
 425:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_i2s.h ****  */
 426:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_i2s.h **** __STATIC_INLINE void XMC_I2S_CH_SetBitOrderMsbFirst(XMC_USIC_CH_t *const channel)
 427:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_i2s.h **** {
 428:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_i2s.h ****   channel->SCTR |= (uint32_t)USIC_CH_SCTR_SDIR_Msk;
 429:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_i2s.h **** }
 430:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_i2s.h **** 
 431:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_i2s.h **** /**
 432:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_i2s.h ****  * @param channel A constant pointer to XMC_USIC_CH_t, pointing to the USIC channel base address.
 433:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_i2s.h ****  * @param event Protocol events which have to be enabled.
 434:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_i2s.h ****  *              Refer @ XMC_I2S_CH_EVENT_t for valid values. <b>OR</b> combinations of these enum i
 435:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_i2s.h ****  *              as input.
 436:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_i2s.h ****  *
 437:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_i2s.h ****  * @return None
 438:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_i2s.h ****  *
 439:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_i2s.h ****  * \par<b>Description:</b><br>
 440:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_i2s.h ****  * Enables the I2S protocol specific events, by configuring PCR register.\n\n
 441:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_i2s.h ****  * Events can be enabled as needed using XMC_I2S_CH_EnableEvent().
 442:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_i2s.h ****  * XMC_I2S_CH_DisableEvent() can be used to disable the events.
 443:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_i2s.h ****  *
 444:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_i2s.h ****  * \par<b>Related APIs:</b><BR>
 445:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_i2s.h ****  * XMC_I2S_CH_DisableEvent()
 446:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_i2s.h ****  */
 447:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_i2s.h **** void XMC_I2S_CH_EnableEvent(XMC_USIC_CH_t *const channel, const uint32_t event);
 448:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_i2s.h **** 
 449:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_i2s.h **** /**
 450:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_i2s.h ****  * @param channel A constant pointer to XMC_USIC_CH_t, pointing to the USIC channel base address.
 451:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_i2s.h ****  * @param event Protocol events which have to be disabled.
 452:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_i2s.h ****  *              Refer @ XMC_I2S_CH_EVENT_t for valid values. <b>OR</b> combinations of these enum i
 453:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_i2s.h ****  *              as input.
 454:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_i2s.h ****  *
 455:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_i2s.h ****  * @return None
 456:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_i2s.h ****  *
 457:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_i2s.h ****  * \par<b>Description:</b><br>
 458:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_i2s.h ****  * Disables the I2S protocol specific events, by configuring PCR register.\n\n
 459:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_i2s.h ****  * After disabling the events, XMC_I2S_CH_EnableEvent() has to be invoked to re-enable the events.
 460:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_i2s.h ****  *
 461:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_i2s.h ****  * \par<b>Related APIs:</b><BR>
 462:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_i2s.h ****  * XMC_I2S_CH_EnableEvent()
 463:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_i2s.h ****  */
 464:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_i2s.h **** void XMC_I2S_CH_DisableEvent(XMC_USIC_CH_t *const channel, const uint32_t event);
 465:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_i2s.h **** 
 466:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_i2s.h **** /**
 467:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_i2s.h ****  * @param channel A constant pointer to XMC_USIC_CH_t, pointing to the USIC channel base address.
 468:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_i2s.h ****  *
 469:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_i2s.h ****  * @return uint32_t Status of I2S protocol events.
 470:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_i2s.h ****  *
 471:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_i2s.h ****  * \par<b>Description:</b><br>
 472:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_i2s.h ****  * Returns the status of the events, by reading PSR register.\n\n
 473:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_i2s.h ****  * This indicates the status of the all the events, for I2S communication.
 474:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_i2s.h ****  *
 475:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_i2s.h ****  * \par<b>Related APIs:</b><BR>
 476:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_i2s.h ****  * XMC_I2S_CH_ClearStatusFlag()
 477:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_i2s.h ****  */
 478:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_i2s.h **** __STATIC_INLINE uint32_t XMC_I2S_CH_GetStatusFlag(XMC_USIC_CH_t *const channel)
 479:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_i2s.h **** {
 480:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_i2s.h ****   return channel->PSR_IISMode;
 481:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_i2s.h **** }
 482:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_i2s.h **** 
 483:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_i2s.h **** /**
 484:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_i2s.h ****  * @param channel A constant pointer to XMC_USIC_CH_t, pointing to the USIC channel base address.
 485:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_i2s.h ****  * @param flag Protocol event status to be cleared for detection of next occurence.
 486:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_i2s.h ****  *              Refer @ XMC_I2S_CH_STATUS_FLAG_t for valid values. <b>OR</b> combinations of these 
 487:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_i2s.h ****  *              as input.
 488:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_i2s.h ****  * @return None
 489:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_i2s.h ****  *
 490:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_i2s.h ****  * \par<b>Description:</b><br>
 491:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_i2s.h ****  * Clears the events specified, by setting PSCR register.\n\n
 492:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_i2s.h ****  * During communication the events occurred have to be cleared to detect their next occurence.\n
 493:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_i2s.h ****  * e.g: During transmission Transmit buffer event occurs to indicating data word transfer has start
 494:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_i2s.h ****  *       event has to be cleared after transmission of each data word. Otherwise next event cannot 
 495:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_i2s.h ****  *
 496:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_i2s.h ****  * \par<b>Related APIs:</b><BR>
 497:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_i2s.h ****  * XMC_I2S_CH_GetStatusFlag()
 498:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_i2s.h ****  */
 499:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_i2s.h **** __STATIC_INLINE void XMC_I2S_CH_ClearStatusFlag(XMC_USIC_CH_t *const channel, const uint32_t flag)
 500:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_i2s.h **** {
 123              	 .loc 2 500 0
 124              	 .cfi_startproc
 125              	 
 126              	 
 127              	 
 128 0000 80B4     	 push {r7}
 129              	.LCFI12:
 130              	 .cfi_def_cfa_offset 4
 131              	 .cfi_offset 7,-4
 132 0002 83B0     	 sub sp,sp,#12
 133              	.LCFI13:
 134              	 .cfi_def_cfa_offset 16
 135 0004 00AF     	 add r7,sp,#0
 136              	.LCFI14:
 137              	 .cfi_def_cfa_register 7
 138 0006 7860     	 str r0,[r7,#4]
 139 0008 3960     	 str r1,[r7]
 501:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_i2s.h ****   channel->PSCR |= flag;
 140              	 .loc 2 501 0
 141 000a 7B68     	 ldr r3,[r7,#4]
 142 000c DA6C     	 ldr r2,[r3,#76]
 143 000e 3B68     	 ldr r3,[r7]
 144 0010 1A43     	 orrs r2,r2,r3
 145 0012 7B68     	 ldr r3,[r7,#4]
 146 0014 DA64     	 str r2,[r3,#76]
 502:D:/ghc/4700_motors/Libraries/XMCLib/inc\xmc_i2s.h **** }
 147              	 .loc 2 502 0
 148 0016 0C37     	 adds r7,r7,#12
 149              	.LCFI15:
 150              	 .cfi_def_cfa_offset 4
 151 0018 BD46     	 mov sp,r7
 152              	.LCFI16:
 153              	 .cfi_def_cfa_register 13
 154              	 
 155 001a 5DF8047B 	 ldr r7,[sp],#4
 156              	.LCFI17:
 157              	 .cfi_restore 7
 158              	 .cfi_def_cfa_offset 0
 159 001e 7047     	 bx lr
 160              	 .cfi_endproc
 161              	.LFE235:
 163              	 .section .text.XMC_I2S_CH_Init,"ax",%progbits
 164              	 .align 2
 165              	 .global XMC_I2S_CH_Init
 166              	 .thumb
 167              	 .thumb_func
 169              	XMC_I2S_CH_Init:
 170              	.LFB252:
 171              	 .file 3 "../Libraries/XMCLib/src/xmc_i2s.c"
   1:../Libraries/XMCLib/src/xmc_i2s.c **** /**
   2:../Libraries/XMCLib/src/xmc_i2s.c ****  * @file xmc_i2s.c
   3:../Libraries/XMCLib/src/xmc_i2s.c ****  * @date 2015-06-30
   4:../Libraries/XMCLib/src/xmc_i2s.c ****  *
   5:../Libraries/XMCLib/src/xmc_i2s.c ****  * @cond
   6:../Libraries/XMCLib/src/xmc_i2s.c ****  **************************************************************************************************
   7:../Libraries/XMCLib/src/xmc_i2s.c ****  * XMClib v2.1.20 - XMC Peripheral Driver Library
   8:../Libraries/XMCLib/src/xmc_i2s.c ****  *
   9:../Libraries/XMCLib/src/xmc_i2s.c ****  * Copyright (c) 2015-2018, Infineon Technologies AG
  10:../Libraries/XMCLib/src/xmc_i2s.c ****  * All rights reserved.
  11:../Libraries/XMCLib/src/xmc_i2s.c ****  *
  12:../Libraries/XMCLib/src/xmc_i2s.c ****  * Redistribution and use in source and binary forms, with or without modification,are permitted pr
  13:../Libraries/XMCLib/src/xmc_i2s.c ****  * following conditions are met:
  14:../Libraries/XMCLib/src/xmc_i2s.c ****  *
  15:../Libraries/XMCLib/src/xmc_i2s.c ****  * Redistributions of source code must retain the above copyright notice, this list of conditions a
  16:../Libraries/XMCLib/src/xmc_i2s.c ****  * disclaimer.
  17:../Libraries/XMCLib/src/xmc_i2s.c ****  *
  18:../Libraries/XMCLib/src/xmc_i2s.c ****  * Redistributions in binary form must reproduce the above copyright notice, this list of condition
  19:../Libraries/XMCLib/src/xmc_i2s.c ****  * disclaimer in the documentation and/or other materials provided with the distribution.
  20:../Libraries/XMCLib/src/xmc_i2s.c ****  *
  21:../Libraries/XMCLib/src/xmc_i2s.c ****  * Neither the name of the copyright holders nor the names of its contributors may be used to endor
  22:../Libraries/XMCLib/src/xmc_i2s.c ****  * products derived from this software without specific prior written permission.
  23:../Libraries/XMCLib/src/xmc_i2s.c ****  *
  24:../Libraries/XMCLib/src/xmc_i2s.c ****  * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" AND ANY EXPRESS OR I
  25:../Libraries/XMCLib/src/xmc_i2s.c ****  * INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTI
  26:../Libraries/XMCLib/src/xmc_i2s.c ****  * DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE LIABLE  FOR ANY DIRECT, IN
  27:../Libraries/XMCLib/src/xmc_i2s.c ****  * SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBS
  28:../Libraries/XMCLib/src/xmc_i2s.c ****  * SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THE
  29:../Libraries/XMCLib/src/xmc_i2s.c ****  * WHETHER IN CONTRACT, STRICT LIABILITY,OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY
  30:../Libraries/XMCLib/src/xmc_i2s.c ****  * OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
  31:../Libraries/XMCLib/src/xmc_i2s.c ****  *
  32:../Libraries/XMCLib/src/xmc_i2s.c ****  * To improve the quality of the software, users are encouraged to share modifications, enhancement
  33:../Libraries/XMCLib/src/xmc_i2s.c ****  * Infineon Technologies AG dave@infineon.com).
  34:../Libraries/XMCLib/src/xmc_i2s.c ****  **************************************************************************************************
  35:../Libraries/XMCLib/src/xmc_i2s.c ****  *
  36:../Libraries/XMCLib/src/xmc_i2s.c ****  * Change History
  37:../Libraries/XMCLib/src/xmc_i2s.c ****  * --------------
  38:../Libraries/XMCLib/src/xmc_i2s.c ****  *
  39:../Libraries/XMCLib/src/xmc_i2s.c ****  * 2015-08-21:
  40:../Libraries/XMCLib/src/xmc_i2s.c ****  *     - Initial <br>
  41:../Libraries/XMCLib/src/xmc_i2s.c ****  *
  42:../Libraries/XMCLib/src/xmc_i2s.c ****  * 2015-09-01:
  43:../Libraries/XMCLib/src/xmc_i2s.c ****  *     - Modified XMC_I2S_CH_EnableEvent() and XMC_I2S_CH_DisableEvent() for supporting multiple ev
  44:../Libraries/XMCLib/src/xmc_i2s.c ****  *
  45:../Libraries/XMCLib/src/xmc_i2s.c ****  * 2015-09-14:
  46:../Libraries/XMCLib/src/xmc_i2s.c ****  *     - Modified XMC_I2S_CH_SetSystemWordLength for supporting up to 63 system word length.
  47:../Libraries/XMCLib/src/xmc_i2s.c ****  *     - Removed parity configuration<br>
  48:../Libraries/XMCLib/src/xmc_i2s.c ****  *
  49:../Libraries/XMCLib/src/xmc_i2s.c ****  * 2015-09-28:
  50:../Libraries/XMCLib/src/xmc_i2s.c ****  *     - Fixed bugs in the XMC_I2S_CH_Init() and in the ASSERTs <br>
  51:../Libraries/XMCLib/src/xmc_i2s.c ****  *
  52:../Libraries/XMCLib/src/xmc_i2s.c ****  * 2015-11-04: 
  53:../Libraries/XMCLib/src/xmc_i2s.c ****  *     - Modified the check of XMC_USIC_CH_GetTransmitBufferStatus() in the XMC_I2S_CH_Transmit() A
  54:../Libraries/XMCLib/src/xmc_i2s.c ****  *
  55:../Libraries/XMCLib/src/xmc_i2s.c ****  * 2016-06-30:
  56:../Libraries/XMCLib/src/xmc_i2s.c ****  *     - Modified XMC_I2S_CH_Init:
  57:../Libraries/XMCLib/src/xmc_i2s.c ****  *       + change default passive level to 0
  58:../Libraries/XMCLib/src/xmc_i2s.c ****  *       + Call XMC_I2S_CH_SetSystemWordLength() to set the system frame length equal to the frame 
  59:../Libraries/XMCLib/src/xmc_i2s.c ****  *     - Modified XMC_I2S_CH_SetBaudrate:
  60:../Libraries/XMCLib/src/xmc_i2s.c ****  *       + Optional Master clock output signal generated with a fixed phase relation to SCLK.
  61:../Libraries/XMCLib/src/xmc_i2s.c ****  *
  62:../Libraries/XMCLib/src/xmc_i2s.c ****  * @endcond
  63:../Libraries/XMCLib/src/xmc_i2s.c ****  *
  64:../Libraries/XMCLib/src/xmc_i2s.c ****  */
  65:../Libraries/XMCLib/src/xmc_i2s.c **** /**
  66:../Libraries/XMCLib/src/xmc_i2s.c ****  *
  67:../Libraries/XMCLib/src/xmc_i2s.c ****  * @brief I2S driver for XMC microcontroller family
  68:../Libraries/XMCLib/src/xmc_i2s.c ****  *
  69:../Libraries/XMCLib/src/xmc_i2s.c ****  */
  70:../Libraries/XMCLib/src/xmc_i2s.c **** /**************************************************************************************************
  71:../Libraries/XMCLib/src/xmc_i2s.c ****  * HEADER FILES
  72:../Libraries/XMCLib/src/xmc_i2s.c ****  **************************************************************************************************
  73:../Libraries/XMCLib/src/xmc_i2s.c **** 
  74:../Libraries/XMCLib/src/xmc_i2s.c **** #include <xmc_scu.h>
  75:../Libraries/XMCLib/src/xmc_i2s.c **** #include <xmc_i2s.h>
  76:../Libraries/XMCLib/src/xmc_i2s.c **** 
  77:../Libraries/XMCLib/src/xmc_i2s.c **** /**************************************************************************************************
  78:../Libraries/XMCLib/src/xmc_i2s.c ****  * MACROS
  79:../Libraries/XMCLib/src/xmc_i2s.c ****  **************************************************************************************************
  80:../Libraries/XMCLib/src/xmc_i2s.c **** /* To take into account the SCLK divider by 2 and the PPPEN divider (see Divider Mode Counter figur
  81:../Libraries/XMCLib/src/xmc_i2s.c **** #define XMC_I2S_CH_OVERSAMPLING (4UL)
  82:../Libraries/XMCLib/src/xmc_i2s.c **** 
  83:../Libraries/XMCLib/src/xmc_i2s.c **** /**************************************************************************************************
  84:../Libraries/XMCLib/src/xmc_i2s.c ****  * API IMPLEMENTATION
  85:../Libraries/XMCLib/src/xmc_i2s.c ****  **************************************************************************************************
  86:../Libraries/XMCLib/src/xmc_i2s.c **** 
  87:../Libraries/XMCLib/src/xmc_i2s.c **** /* Initializes the selected I2S channel with the config structure. */
  88:../Libraries/XMCLib/src/xmc_i2s.c **** void XMC_I2S_CH_Init(XMC_USIC_CH_t *const channel, const XMC_I2S_CH_CONFIG_t *const config)
  89:../Libraries/XMCLib/src/xmc_i2s.c **** {
 172              	 .loc 3 89 0
 173              	 .cfi_startproc
 174              	 
 175              	 
 176 0000 80B5     	 push {r7,lr}
 177              	.LCFI18:
 178              	 .cfi_def_cfa_offset 8
 179              	 .cfi_offset 7,-8
 180              	 .cfi_offset 14,-4
 181 0002 82B0     	 sub sp,sp,#8
 182              	.LCFI19:
 183              	 .cfi_def_cfa_offset 16
 184 0004 00AF     	 add r7,sp,#0
 185              	.LCFI20:
 186              	 .cfi_def_cfa_register 7
 187 0006 7860     	 str r0,[r7,#4]
 188 0008 3960     	 str r1,[r7]
  90:../Libraries/XMCLib/src/xmc_i2s.c ****   XMC_ASSERT("XMC_I2S_CH_Init: data_delayed_sclk_periods value not valid",(config->data_delayed_scl
  91:../Libraries/XMCLib/src/xmc_i2s.c **** 		                                                   (config->data_delayed_sclk_periods  < config->
  92:../Libraries/XMCLib/src/xmc_i2s.c ****   XMC_USIC_CH_Enable(channel);
 189              	 .loc 3 92 0
 190 000a 7868     	 ldr r0,[r7,#4]
 191 000c FFF7FEFF 	 bl XMC_USIC_CH_Enable
  93:../Libraries/XMCLib/src/xmc_i2s.c **** 
  94:../Libraries/XMCLib/src/xmc_i2s.c ****   if(config->bus_mode == XMC_I2S_CH_BUS_MODE_MASTER)
 192              	 .loc 3 94 0
 193 0010 3B68     	 ldr r3,[r7]
 194 0012 1B7A     	 ldrb r3,[r3,#8]
 195 0014 002B     	 cmp r3,#0
 196 0016 05D1     	 bne .L6
  95:../Libraries/XMCLib/src/xmc_i2s.c ****   {
  96:../Libraries/XMCLib/src/xmc_i2s.c ****     /* Configure baud rate */
  97:../Libraries/XMCLib/src/xmc_i2s.c ****     (void)XMC_I2S_CH_SetBaudrate(channel, config->baudrate);
 197              	 .loc 3 97 0
 198 0018 3B68     	 ldr r3,[r7]
 199 001a 1B68     	 ldr r3,[r3]
 200 001c 7868     	 ldr r0,[r7,#4]
 201 001e 1946     	 mov r1,r3
 202 0020 FFF7FEFF 	 bl XMC_I2S_CH_SetBaudrate
 203              	.L6:
  98:../Libraries/XMCLib/src/xmc_i2s.c ****   }
  99:../Libraries/XMCLib/src/xmc_i2s.c ****   /* Configuration of USIC Shift Control */
 100:../Libraries/XMCLib/src/xmc_i2s.c ****   /* Transmission Mode (TRM) = 1  */
 101:../Libraries/XMCLib/src/xmc_i2s.c ****   channel->SCTR = (uint32_t)(0x3UL << USIC_CH_SCTR_TRM_Pos) |
 102:../Libraries/XMCLib/src/xmc_i2s.c ****                   (uint32_t)((config->frame_length -1U) << USIC_CH_SCTR_FLE_Pos) |
 204              	 .loc 3 102 0
 205 0024 3B68     	 ldr r3,[r7]
 206 0026 5B79     	 ldrb r3,[r3,#5]
 207 0028 013B     	 subs r3,r3,#1
 208 002a 1A04     	 lsls r2,r3,#16
 103:../Libraries/XMCLib/src/xmc_i2s.c ****                   (uint32_t)((config->data_bits - 1U) << USIC_CH_SCTR_WLE_Pos) |
 209              	 .loc 3 103 0
 210 002c 3B68     	 ldr r3,[r7]
 211 002e 1B79     	 ldrb r3,[r3,#4]
 212 0030 013B     	 subs r3,r3,#1
 213 0032 1B06     	 lsls r3,r3,#24
 102:../Libraries/XMCLib/src/xmc_i2s.c ****                   (uint32_t)((config->data_bits - 1U) << USIC_CH_SCTR_WLE_Pos) |
 214              	 .loc 3 102 0
 215 0034 1343     	 orrs r3,r3,r2
 216              	 .loc 3 103 0
 217 0036 43F44073 	 orr r3,r3,#768
 218 003a 43F00103 	 orr r3,r3,#1
 101:../Libraries/XMCLib/src/xmc_i2s.c ****                   (uint32_t)((config->frame_length -1U) << USIC_CH_SCTR_FLE_Pos) |
 219              	 .loc 3 101 0
 220 003e 7A68     	 ldr r2,[r7,#4]
 221 0040 5363     	 str r3,[r2,#52]
 104:../Libraries/XMCLib/src/xmc_i2s.c ****                   USIC_CH_SCTR_SDIR_Msk;
 105:../Libraries/XMCLib/src/xmc_i2s.c **** 
 106:../Libraries/XMCLib/src/xmc_i2s.c ****   /* Configuration of USIC Transmit Control/Status Register */
 107:../Libraries/XMCLib/src/xmc_i2s.c ****   /* TBUF Data Enable (TDEN) = 1 */
 108:../Libraries/XMCLib/src/xmc_i2s.c ****   /* TBUF Data Single Shot Mode (TDSSM) = 1 */
 109:../Libraries/XMCLib/src/xmc_i2s.c ****   /* WA mode enabled(WAMD) = 1 */
 110:../Libraries/XMCLib/src/xmc_i2s.c ****   channel->TCSR = (uint32_t)((channel->TCSR & (~(USIC_CH_TCSR_WLEMD_Msk |
 222              	 .loc 3 110 0
 223 0042 7B68     	 ldr r3,[r7,#4]
 224 0044 9B6B     	 ldr r3,[r3,#56]
 225 0046 23F4A363 	 bic r3,r3,#1304
 226 004a 23F00703 	 bic r3,r3,#7
 227 004e 43F4A162 	 orr r2,r3,#1288
 228 0052 7B68     	 ldr r3,[r7,#4]
 229 0054 9A63     	 str r2,[r3,#56]
 111:../Libraries/XMCLib/src/xmc_i2s.c ****                                                  USIC_CH_TCSR_SELMD_Msk |
 112:../Libraries/XMCLib/src/xmc_i2s.c ****                                                  USIC_CH_TCSR_FLEMD_Msk |
 113:../Libraries/XMCLib/src/xmc_i2s.c ****                                                  USIC_CH_TCSR_HPCMD_Msk))) |
 114:../Libraries/XMCLib/src/xmc_i2s.c **** 				  USIC_CH_TCSR_WAMD_Msk |
 115:../Libraries/XMCLib/src/xmc_i2s.c ****                   (0x01UL  << USIC_CH_TCSR_TDEN_Pos) |
 116:../Libraries/XMCLib/src/xmc_i2s.c ****                   USIC_CH_TCSR_TDSSM_Msk);
 117:../Libraries/XMCLib/src/xmc_i2s.c **** 
 118:../Libraries/XMCLib/src/xmc_i2s.c ****   if(config->bus_mode == XMC_I2S_CH_BUS_MODE_MASTER)
 230              	 .loc 3 118 0
 231 0056 3B68     	 ldr r3,[r7]
 232 0058 1B7A     	 ldrb r3,[r3,#8]
 233 005a 002B     	 cmp r3,#0
 234 005c 02D1     	 bne .L7
 119:../Libraries/XMCLib/src/xmc_i2s.c ****   {
 120:../Libraries/XMCLib/src/xmc_i2s.c ****     /* Configuration of Protocol Control Register */
 121:../Libraries/XMCLib/src/xmc_i2s.c ****     channel->PCR_IISMode = (uint32_t)USIC_CH_PCR_IISMode_WAGEN_Msk;
 235              	 .loc 3 121 0
 236 005e 7B68     	 ldr r3,[r7,#4]
 237 0060 0122     	 movs r2,#1
 238 0062 DA63     	 str r2,[r3,#60]
 239              	.L7:
 122:../Libraries/XMCLib/src/xmc_i2s.c ****   }
 123:../Libraries/XMCLib/src/xmc_i2s.c **** 
 124:../Libraries/XMCLib/src/xmc_i2s.c ****   /* Configuration of Protocol Control Register */
 125:../Libraries/XMCLib/src/xmc_i2s.c ****   channel->PCR_IISMode |= (uint32_t)(USIC_CH_PCR_IISMode_DTEN_Msk |
 240              	 .loc 3 125 0
 241 0064 7B68     	 ldr r3,[r7,#4]
 242 0066 DA6B     	 ldr r2,[r3,#60]
 126:../Libraries/XMCLib/src/xmc_i2s.c ****                           (uint32_t)config->wa_inversion) |
 243              	 .loc 3 126 0
 244 0068 3B68     	 ldr r3,[r7]
 245 006a DB79     	 ldrb r3,[r3,#7]
 125:../Libraries/XMCLib/src/xmc_i2s.c ****                           (uint32_t)config->wa_inversion) |
 246              	 .loc 3 125 0
 247 006c 43F00203 	 orr r3,r3,#2
 248 0070 DBB2     	 uxtb r3,r3
 249 0072 1946     	 mov r1,r3
 127:../Libraries/XMCLib/src/xmc_i2s.c ****                           ((uint32_t)((uint32_t)config->data_delayed_sclk_periods - 1U) << USIC_CH_
 250              	 .loc 3 127 0
 251 0074 3B68     	 ldr r3,[r7]
 252 0076 9B79     	 ldrb r3,[r3,#6]
 253 0078 013B     	 subs r3,r3,#1
 254 007a 1B04     	 lsls r3,r3,#16
 126:../Libraries/XMCLib/src/xmc_i2s.c ****                           (uint32_t)config->wa_inversion) |
 255              	 .loc 3 126 0
 256 007c 0B43     	 orrs r3,r3,r1
 125:../Libraries/XMCLib/src/xmc_i2s.c ****                           (uint32_t)config->wa_inversion) |
 257              	 .loc 3 125 0
 258 007e 1A43     	 orrs r2,r2,r3
 259 0080 7B68     	 ldr r3,[r7,#4]
 260 0082 DA63     	 str r2,[r3,#60]
 128:../Libraries/XMCLib/src/xmc_i2s.c **** 
 129:../Libraries/XMCLib/src/xmc_i2s.c ****   XMC_I2S_CH_SetSystemWordLength(channel, config->frame_length);
 261              	 .loc 3 129 0
 262 0084 3B68     	 ldr r3,[r7]
 263 0086 5B79     	 ldrb r3,[r3,#5]
 264 0088 7868     	 ldr r0,[r7,#4]
 265 008a 1946     	 mov r1,r3
 266 008c FFF7FEFF 	 bl XMC_I2S_CH_SetSystemWordLength
 130:../Libraries/XMCLib/src/xmc_i2s.c **** 
 131:../Libraries/XMCLib/src/xmc_i2s.c ****   /* Clear protocol status */
 132:../Libraries/XMCLib/src/xmc_i2s.c ****   channel->PSCR = 0xFFFFFFFFUL;
 267              	 .loc 3 132 0
 268 0090 7B68     	 ldr r3,[r7,#4]
 269 0092 4FF0FF32 	 mov r2,#-1
 270 0096 DA64     	 str r2,[r3,#76]
 133:../Libraries/XMCLib/src/xmc_i2s.c **** }
 271              	 .loc 3 133 0
 272 0098 0837     	 adds r7,r7,#8
 273              	.LCFI21:
 274              	 .cfi_def_cfa_offset 8
 275 009a BD46     	 mov sp,r7
 276              	.LCFI22:
 277              	 .cfi_def_cfa_register 13
 278              	 
 279 009c 80BD     	 pop {r7,pc}
 280              	 .cfi_endproc
 281              	.LFE252:
 283 009e 00BF     	 .section .text.XMC_I2S_CH_SetBaudrate,"ax",%progbits
 284              	 .align 2
 285              	 .global XMC_I2S_CH_SetBaudrate
 286              	 .thumb
 287              	 .thumb_func
 289              	XMC_I2S_CH_SetBaudrate:
 290              	.LFB253:
 134:../Libraries/XMCLib/src/xmc_i2s.c **** 
 135:../Libraries/XMCLib/src/xmc_i2s.c **** 
 136:../Libraries/XMCLib/src/xmc_i2s.c **** XMC_I2S_CH_STATUS_t XMC_I2S_CH_SetBaudrate(XMC_USIC_CH_t *const channel, const uint32_t rate)
 137:../Libraries/XMCLib/src/xmc_i2s.c **** {
 291              	 .loc 3 137 0
 292              	 .cfi_startproc
 293              	 
 294              	 
 295 0000 80B5     	 push {r7,lr}
 296              	.LCFI23:
 297              	 .cfi_def_cfa_offset 8
 298              	 .cfi_offset 7,-8
 299              	 .cfi_offset 14,-4
 300 0002 84B0     	 sub sp,sp,#16
 301              	.LCFI24:
 302              	 .cfi_def_cfa_offset 24
 303 0004 00AF     	 add r7,sp,#0
 304              	.LCFI25:
 305              	 .cfi_def_cfa_register 7
 306 0006 7860     	 str r0,[r7,#4]
 307 0008 3960     	 str r1,[r7]
 138:../Libraries/XMCLib/src/xmc_i2s.c ****   XMC_I2S_CH_STATUS_t status;
 139:../Libraries/XMCLib/src/xmc_i2s.c **** 
 140:../Libraries/XMCLib/src/xmc_i2s.c ****   status = XMC_I2S_CH_STATUS_ERROR;
 308              	 .loc 3 140 0
 309 000a 0123     	 movs r3,#1
 310 000c FB73     	 strb r3,[r7,#15]
 141:../Libraries/XMCLib/src/xmc_i2s.c **** 
 142:../Libraries/XMCLib/src/xmc_i2s.c ****   if (rate <= (XMC_SCU_CLOCK_GetPeripheralClockFrequency() >> 1U))
 311              	 .loc 3 142 0
 312 000e FFF7FEFF 	 bl XMC_SCU_CLOCK_GetPeripheralClockFrequency
 313 0012 0346     	 mov r3,r0
 314 0014 5A08     	 lsrs r2,r3,#1
 315 0016 3B68     	 ldr r3,[r7]
 316 0018 9A42     	 cmp r2,r3
 317 001a 11D3     	 bcc .L9
 143:../Libraries/XMCLib/src/xmc_i2s.c ****   {
 144:../Libraries/XMCLib/src/xmc_i2s.c ****     if (XMC_USIC_CH_SetBaudrate(channel, rate, XMC_I2S_CH_OVERSAMPLING) == XMC_USIC_CH_STATUS_OK)
 318              	 .loc 3 144 0
 319 001c 7868     	 ldr r0,[r7,#4]
 320 001e 3968     	 ldr r1,[r7]
 321 0020 0422     	 movs r2,#4
 322 0022 FFF7FEFF 	 bl XMC_USIC_CH_SetBaudrate
 323 0026 0346     	 mov r3,r0
 324 0028 002B     	 cmp r3,#0
 325 002a 09D1     	 bne .L9
 145:../Libraries/XMCLib/src/xmc_i2s.c ****     {
 146:../Libraries/XMCLib/src/xmc_i2s.c ****       channel->BRG = (uint32_t)((channel->BRG & ~(USIC_CH_BRG_CTQSEL_Msk)) |
 326              	 .loc 3 146 0
 327 002c 7B68     	 ldr r3,[r7,#4]
 328 002e 5B69     	 ldr r3,[r3,#20]
 147:../Libraries/XMCLib/src/xmc_i2s.c ****                      (0x2UL << USIC_CH_BRG_CTQSEL_Pos)) |
 329              	 .loc 3 147 0
 330 0030 23F0D003 	 bic r3,r3,#208
 331 0034 43F09002 	 orr r2,r3,#144
 146:../Libraries/XMCLib/src/xmc_i2s.c ****                      (0x2UL << USIC_CH_BRG_CTQSEL_Pos)) |
 332              	 .loc 3 146 0
 333 0038 7B68     	 ldr r3,[r7,#4]
 334 003a 5A61     	 str r2,[r3,#20]
 148:../Libraries/XMCLib/src/xmc_i2s.c ****                      USIC_CH_BRG_PPPEN_Msk;
 149:../Libraries/XMCLib/src/xmc_i2s.c **** 
 150:../Libraries/XMCLib/src/xmc_i2s.c ****       status = XMC_I2S_CH_STATUS_OK;
 335              	 .loc 3 150 0
 336 003c 0023     	 movs r3,#0
 337 003e FB73     	 strb r3,[r7,#15]
 338              	.L9:
 151:../Libraries/XMCLib/src/xmc_i2s.c ****     }
 152:../Libraries/XMCLib/src/xmc_i2s.c **** 
 153:../Libraries/XMCLib/src/xmc_i2s.c ****   }
 154:../Libraries/XMCLib/src/xmc_i2s.c ****   return status;
 339              	 .loc 3 154 0
 340 0040 FB7B     	 ldrb r3,[r7,#15]
 155:../Libraries/XMCLib/src/xmc_i2s.c **** }
 341              	 .loc 3 155 0
 342 0042 1846     	 mov r0,r3
 343 0044 1037     	 adds r7,r7,#16
 344              	.LCFI26:
 345              	 .cfi_def_cfa_offset 8
 346 0046 BD46     	 mov sp,r7
 347              	.LCFI27:
 348              	 .cfi_def_cfa_register 13
 349              	 
 350 0048 80BD     	 pop {r7,pc}
 351              	 .cfi_endproc
 352              	.LFE253:
 354 004a 00BF     	 .section .text.XMC_I2S_CH_SetSystemWordLength,"ax",%progbits
 355              	 .align 2
 356              	 .global XMC_I2S_CH_SetSystemWordLength
 357              	 .thumb
 358              	 .thumb_func
 360              	XMC_I2S_CH_SetSystemWordLength:
 361              	.LFB254:
 156:../Libraries/XMCLib/src/xmc_i2s.c **** 
 157:../Libraries/XMCLib/src/xmc_i2s.c **** void XMC_I2S_CH_SetSystemWordLength(XMC_USIC_CH_t *const channel,uint32_t sclk_cycles_system_word_l
 158:../Libraries/XMCLib/src/xmc_i2s.c **** {
 362              	 .loc 3 158 0
 363              	 .cfi_startproc
 364              	 
 365              	 
 366              	 
 367 0000 80B4     	 push {r7}
 368              	.LCFI28:
 369              	 .cfi_def_cfa_offset 4
 370              	 .cfi_offset 7,-4
 371 0002 87B0     	 sub sp,sp,#28
 372              	.LCFI29:
 373              	 .cfi_def_cfa_offset 32
 374 0004 00AF     	 add r7,sp,#0
 375              	.LCFI30:
 376              	 .cfi_def_cfa_register 7
 377 0006 7860     	 str r0,[r7,#4]
 378 0008 3960     	 str r1,[r7]
 159:../Libraries/XMCLib/src/xmc_i2s.c ****   uint32_t sclk_cycles_system_word_length_temp;
 160:../Libraries/XMCLib/src/xmc_i2s.c ****   uint8_t dctq_temp;
 161:../Libraries/XMCLib/src/xmc_i2s.c ****   uint8_t pctq_temp;
 162:../Libraries/XMCLib/src/xmc_i2s.c ****   uint8_t dctq = 1U;
 379              	 .loc 3 162 0
 380 000a 0123     	 movs r3,#1
 381 000c 7B75     	 strb r3,[r7,#21]
 163:../Libraries/XMCLib/src/xmc_i2s.c ****   uint8_t pctq = 1U;
 382              	 .loc 3 163 0
 383 000e 0123     	 movs r3,#1
 384 0010 3B75     	 strb r3,[r7,#20]
 164:../Libraries/XMCLib/src/xmc_i2s.c ****   uint8_t best_error = 64U;
 385              	 .loc 3 164 0
 386 0012 4023     	 movs r3,#64
 387 0014 FB74     	 strb r3,[r7,#19]
 165:../Libraries/XMCLib/src/xmc_i2s.c ****   uint8_t error;
 166:../Libraries/XMCLib/src/xmc_i2s.c ****   XMC_ASSERT("XMC_I2S_CH_Init: data_delayed_sclk_periods value not valid",(sclk_cycles_system_word_
 167:../Libraries/XMCLib/src/xmc_i2s.c **** 
 168:../Libraries/XMCLib/src/xmc_i2s.c **** 
 169:../Libraries/XMCLib/src/xmc_i2s.c ****   for (dctq_temp =1U; dctq_temp < 33U ; dctq_temp++)
 388              	 .loc 3 169 0
 389 0016 0123     	 movs r3,#1
 390 0018 FB75     	 strb r3,[r7,#23]
 391 001a 34E0     	 b .L12
 392              	.L20:
 170:../Libraries/XMCLib/src/xmc_i2s.c ****   {
 171:../Libraries/XMCLib/src/xmc_i2s.c ****     for (pctq_temp =1U; pctq_temp < 5U ; pctq_temp++)
 393              	 .loc 3 171 0
 394 001c 0123     	 movs r3,#1
 395 001e BB75     	 strb r3,[r7,#22]
 396 0020 2BE0     	 b .L13
 397              	.L19:
 172:../Libraries/XMCLib/src/xmc_i2s.c ****     {
 173:../Libraries/XMCLib/src/xmc_i2s.c ****       sclk_cycles_system_word_length_temp = ((uint32_t)dctq_temp) * ((uint32_t)pctq_temp);
 398              	 .loc 3 173 0
 399 0022 FB7D     	 ldrb r3,[r7,#23]
 400 0024 BA7D     	 ldrb r2,[r7,#22]
 401 0026 02FB03F3 	 mul r3,r2,r3
 402 002a FB60     	 str r3,[r7,#12]
 174:../Libraries/XMCLib/src/xmc_i2s.c ****       if(sclk_cycles_system_word_length_temp == sclk_cycles_system_word_length)
 403              	 .loc 3 174 0
 404 002c FA68     	 ldr r2,[r7,#12]
 405 002e 3B68     	 ldr r3,[r7]
 406 0030 9A42     	 cmp r2,r3
 407 0032 04D1     	 bne .L14
 175:../Libraries/XMCLib/src/xmc_i2s.c ****       {
 176:../Libraries/XMCLib/src/xmc_i2s.c ****         dctq = dctq_temp;
 408              	 .loc 3 176 0
 409 0034 FB7D     	 ldrb r3,[r7,#23]
 410 0036 7B75     	 strb r3,[r7,#21]
 177:../Libraries/XMCLib/src/xmc_i2s.c ****         pctq = pctq_temp;
 411              	 .loc 3 177 0
 412 0038 BB7D     	 ldrb r3,[r7,#22]
 413 003a 3B75     	 strb r3,[r7,#20]
 178:../Libraries/XMCLib/src/xmc_i2s.c ****         break;
 414              	 .loc 3 178 0
 415 003c 20E0     	 b .L15
 416              	.L14:
 179:../Libraries/XMCLib/src/xmc_i2s.c ****       }
 180:../Libraries/XMCLib/src/xmc_i2s.c ****       if (sclk_cycles_system_word_length_temp > sclk_cycles_system_word_length)
 417              	 .loc 3 180 0
 418 003e FA68     	 ldr r2,[r7,#12]
 419 0040 3B68     	 ldr r3,[r7]
 420 0042 9A42     	 cmp r2,r3
 421 0044 06D9     	 bls .L16
 181:../Libraries/XMCLib/src/xmc_i2s.c ****       {
 182:../Libraries/XMCLib/src/xmc_i2s.c ****         error = (uint8_t)(sclk_cycles_system_word_length_temp  - sclk_cycles_system_word_length);
 422              	 .loc 3 182 0
 423 0046 FB68     	 ldr r3,[r7,#12]
 424 0048 DAB2     	 uxtb r2,r3
 425 004a 3B68     	 ldr r3,[r7]
 426 004c DBB2     	 uxtb r3,r3
 427 004e D31A     	 subs r3,r2,r3
 428 0050 BB74     	 strb r3,[r7,#18]
 429 0052 05E0     	 b .L17
 430              	.L16:
 183:../Libraries/XMCLib/src/xmc_i2s.c ****       }
 184:../Libraries/XMCLib/src/xmc_i2s.c ****       else
 185:../Libraries/XMCLib/src/xmc_i2s.c ****       {
 186:../Libraries/XMCLib/src/xmc_i2s.c ****         error = (uint8_t)(sclk_cycles_system_word_length - sclk_cycles_system_word_length_temp);
 431              	 .loc 3 186 0
 432 0054 3B68     	 ldr r3,[r7]
 433 0056 DAB2     	 uxtb r2,r3
 434 0058 FB68     	 ldr r3,[r7,#12]
 435 005a DBB2     	 uxtb r3,r3
 436 005c D31A     	 subs r3,r2,r3
 437 005e BB74     	 strb r3,[r7,#18]
 438              	.L17:
 187:../Libraries/XMCLib/src/xmc_i2s.c ****       }
 188:../Libraries/XMCLib/src/xmc_i2s.c **** 
 189:../Libraries/XMCLib/src/xmc_i2s.c ****       if(error < best_error)
 439              	 .loc 3 189 0
 440 0060 BA7C     	 ldrb r2,[r7,#18]
 441 0062 FB7C     	 ldrb r3,[r7,#19]
 442 0064 9A42     	 cmp r2,r3
 443 0066 05D2     	 bcs .L18
 190:../Libraries/XMCLib/src/xmc_i2s.c ****       {
 191:../Libraries/XMCLib/src/xmc_i2s.c ****          best_error = error;
 444              	 .loc 3 191 0
 445 0068 BB7C     	 ldrb r3,[r7,#18]
 446 006a FB74     	 strb r3,[r7,#19]
 192:../Libraries/XMCLib/src/xmc_i2s.c ****          dctq =  dctq_temp;
 447              	 .loc 3 192 0
 448 006c FB7D     	 ldrb r3,[r7,#23]
 449 006e 7B75     	 strb r3,[r7,#21]
 193:../Libraries/XMCLib/src/xmc_i2s.c ****          pctq = pctq_temp;
 450              	 .loc 3 193 0
 451 0070 BB7D     	 ldrb r3,[r7,#22]
 452 0072 3B75     	 strb r3,[r7,#20]
 453              	.L18:
 171:../Libraries/XMCLib/src/xmc_i2s.c ****     {
 454              	 .loc 3 171 0 discriminator 2
 455 0074 BB7D     	 ldrb r3,[r7,#22]
 456 0076 0133     	 adds r3,r3,#1
 457 0078 BB75     	 strb r3,[r7,#22]
 458              	.L13:
 171:../Libraries/XMCLib/src/xmc_i2s.c ****     {
 459              	 .loc 3 171 0 is_stmt 0 discriminator 1
 460 007a BB7D     	 ldrb r3,[r7,#22]
 461 007c 042B     	 cmp r3,#4
 462 007e D0D9     	 bls .L19
 463              	.L15:
 169:../Libraries/XMCLib/src/xmc_i2s.c ****   {
 464              	 .loc 3 169 0 is_stmt 1 discriminator 2
 465 0080 FB7D     	 ldrb r3,[r7,#23]
 466 0082 0133     	 adds r3,r3,#1
 467 0084 FB75     	 strb r3,[r7,#23]
 468              	.L12:
 169:../Libraries/XMCLib/src/xmc_i2s.c ****   {
 469              	 .loc 3 169 0 is_stmt 0 discriminator 1
 470 0086 FB7D     	 ldrb r3,[r7,#23]
 471 0088 202B     	 cmp r3,#32
 472 008a C7D9     	 bls .L20
 194:../Libraries/XMCLib/src/xmc_i2s.c ****       }
 195:../Libraries/XMCLib/src/xmc_i2s.c ****     }
 196:../Libraries/XMCLib/src/xmc_i2s.c ****   }
 197:../Libraries/XMCLib/src/xmc_i2s.c ****   channel->BRG = (uint32_t)((channel->BRG & ~((uint32_t)(USIC_CH_BRG_DCTQ_Msk | 
 473              	 .loc 3 197 0 is_stmt 1
 474 008c 7B68     	 ldr r3,[r7,#4]
 475 008e 5B69     	 ldr r3,[r3,#20]
 476 0090 23F4FE42 	 bic r2,r3,#32512
 198:../Libraries/XMCLib/src/xmc_i2s.c ****                                                          USIC_CH_BRG_PCTQ_Msk))) |
 199:../Libraries/XMCLib/src/xmc_i2s.c ****                  (uint32_t)((uint32_t)((uint32_t)((uint32_t)dctq- 1U) << USIC_CH_BRG_DCTQ_Pos) |
 477              	 .loc 3 199 0
 478 0094 7B7D     	 ldrb r3,[r7,#21]
 479 0096 013B     	 subs r3,r3,#1
 480 0098 9902     	 lsls r1,r3,#10
 200:../Libraries/XMCLib/src/xmc_i2s.c ****                             (uint32_t)((uint32_t)((uint32_t)pctq- 1U) << USIC_CH_BRG_PCTQ_Pos)));
 481              	 .loc 3 200 0
 482 009a 3B7D     	 ldrb r3,[r7,#20]
 483 009c 013B     	 subs r3,r3,#1
 484 009e 1B02     	 lsls r3,r3,#8
 199:../Libraries/XMCLib/src/xmc_i2s.c ****                             (uint32_t)((uint32_t)((uint32_t)pctq- 1U) << USIC_CH_BRG_PCTQ_Pos)));
 485              	 .loc 3 199 0
 486 00a0 0B43     	 orrs r3,r3,r1
 197:../Libraries/XMCLib/src/xmc_i2s.c ****                                                          USIC_CH_BRG_PCTQ_Msk))) |
 487              	 .loc 3 197 0
 488 00a2 1A43     	 orrs r2,r2,r3
 489 00a4 7B68     	 ldr r3,[r7,#4]
 490 00a6 5A61     	 str r2,[r3,#20]
 201:../Libraries/XMCLib/src/xmc_i2s.c **** }
 491              	 .loc 3 201 0
 492 00a8 1C37     	 adds r7,r7,#28
 493              	.LCFI31:
 494              	 .cfi_def_cfa_offset 4
 495 00aa BD46     	 mov sp,r7
 496              	.LCFI32:
 497              	 .cfi_def_cfa_register 13
 498              	 
 499 00ac 5DF8047B 	 ldr r7,[sp],#4
 500              	.LCFI33:
 501              	 .cfi_restore 7
 502              	 .cfi_def_cfa_offset 0
 503 00b0 7047     	 bx lr
 504              	 .cfi_endproc
 505              	.LFE254:
 507 00b2 00BF     	 .section .text.XMC_I2S_CH_Transmit,"ax",%progbits
 508              	 .align 2
 509              	 .global XMC_I2S_CH_Transmit
 510              	 .thumb
 511              	 .thumb_func
 513              	XMC_I2S_CH_Transmit:
 514              	.LFB255:
 202:../Libraries/XMCLib/src/xmc_i2s.c **** 
 203:../Libraries/XMCLib/src/xmc_i2s.c **** /* Puts the data into FIFO if FIFO mode is enabled or else into standard buffers, by setting the pr
 204:../Libraries/XMCLib/src/xmc_i2s.c **** void XMC_I2S_CH_Transmit(XMC_USIC_CH_t *const channel, const uint16_t data, const XMC_I2S_CH_CHANNE
 205:../Libraries/XMCLib/src/xmc_i2s.c **** {
 515              	 .loc 3 205 0
 516              	 .cfi_startproc
 517              	 
 518              	 
 519 0000 80B5     	 push {r7,lr}
 520              	.LCFI34:
 521              	 .cfi_def_cfa_offset 8
 522              	 .cfi_offset 7,-8
 523              	 .cfi_offset 14,-4
 524 0002 82B0     	 sub sp,sp,#8
 525              	.LCFI35:
 526              	 .cfi_def_cfa_offset 16
 527 0004 00AF     	 add r7,sp,#0
 528              	.LCFI36:
 529              	 .cfi_def_cfa_register 7
 530 0006 7860     	 str r0,[r7,#4]
 531 0008 0B46     	 mov r3,r1
 532 000a 7B80     	 strh r3,[r7,#2]
 533 000c 1346     	 mov r3,r2
 534 000e 7B70     	 strb r3,[r7,#1]
 206:../Libraries/XMCLib/src/xmc_i2s.c ****   /* Check FIFO size */
 207:../Libraries/XMCLib/src/xmc_i2s.c ****   if ((channel->TBCTR & USIC_CH_TBCTR_SIZE_Msk) == 0U)
 535              	 .loc 3 207 0
 536 0010 7B68     	 ldr r3,[r7,#4]
 537 0012 D3F80831 	 ldr r3,[r3,#264]
 538 0016 03F0E063 	 and r3,r3,#117440512
 539 001a 002B     	 cmp r3,#0
 540 001c 13D1     	 bne .L22
 208:../Libraries/XMCLib/src/xmc_i2s.c ****   {
 209:../Libraries/XMCLib/src/xmc_i2s.c ****     while((uint32_t)XMC_USIC_CH_GetTransmitBufferStatus(channel) == (uint32_t)XMC_USIC_CH_TBUF_STAT
 541              	 .loc 3 209 0
 542 001e 00BF     	 nop
 543              	.L23:
 544              	 .loc 3 209 0 is_stmt 0 discriminator 1
 545 0020 7868     	 ldr r0,[r7,#4]
 546 0022 FFF7FEFF 	 bl XMC_USIC_CH_GetTransmitBufferStatus
 547 0026 0346     	 mov r3,r0
 548 0028 802B     	 cmp r3,#128
 549 002a F9D0     	 beq .L23
 210:../Libraries/XMCLib/src/xmc_i2s.c ****     {
 211:../Libraries/XMCLib/src/xmc_i2s.c ****     }
 212:../Libraries/XMCLib/src/xmc_i2s.c **** 
 213:../Libraries/XMCLib/src/xmc_i2s.c ****     XMC_I2S_CH_ClearStatusFlag(channel, (uint32_t)XMC_I2S_CH_STATUS_FLAG_TRANSMIT_BUFFER_INDICATION
 550              	 .loc 3 213 0 is_stmt 1
 551 002c 7868     	 ldr r0,[r7,#4]
 552 002e 4FF40051 	 mov r1,#8192
 553 0032 FFF7FEFF 	 bl XMC_I2S_CH_ClearStatusFlag
 214:../Libraries/XMCLib/src/xmc_i2s.c **** 
 215:../Libraries/XMCLib/src/xmc_i2s.c ****     channel->TBUF[(uint32_t)channel_number << 4] = data;
 554              	 .loc 3 215 0
 555 0036 7B78     	 ldrb r3,[r7,#1]
 556 0038 1A01     	 lsls r2,r3,#4
 557 003a 7988     	 ldrh r1,[r7,#2]
 558 003c 7B68     	 ldr r3,[r7,#4]
 559 003e 2032     	 adds r2,r2,#32
 560 0040 43F82210 	 str r1,[r3,r2,lsl#2]
 561 0044 06E0     	 b .L21
 562              	.L22:
 216:../Libraries/XMCLib/src/xmc_i2s.c ****   }
 217:../Libraries/XMCLib/src/xmc_i2s.c ****   else
 218:../Libraries/XMCLib/src/xmc_i2s.c ****   {
 219:../Libraries/XMCLib/src/xmc_i2s.c ****     channel->IN[(uint32_t)channel_number << 4] = data;
 563              	 .loc 3 219 0
 564 0046 7B78     	 ldrb r3,[r7,#1]
 565 0048 1A01     	 lsls r2,r3,#4
 566 004a 7988     	 ldrh r1,[r7,#2]
 567 004c 7B68     	 ldr r3,[r7,#4]
 568 004e 6032     	 adds r2,r2,#96
 569 0050 43F82210 	 str r1,[r3,r2,lsl#2]
 570              	.L21:
 220:../Libraries/XMCLib/src/xmc_i2s.c ****   }
 221:../Libraries/XMCLib/src/xmc_i2s.c **** }
 571              	 .loc 3 221 0
 572 0054 0837     	 adds r7,r7,#8
 573              	.LCFI37:
 574              	 .cfi_def_cfa_offset 8
 575 0056 BD46     	 mov sp,r7
 576              	.LCFI38:
 577              	 .cfi_def_cfa_register 13
 578              	 
 579 0058 80BD     	 pop {r7,pc}
 580              	 .cfi_endproc
 581              	.LFE255:
 583 005a 00BF     	 .section .text.XMC_I2S_CH_GetReceivedData,"ax",%progbits
 584              	 .align 2
 585              	 .global XMC_I2S_CH_GetReceivedData
 586              	 .thumb
 587              	 .thumb_func
 589              	XMC_I2S_CH_GetReceivedData:
 590              	.LFB256:
 222:../Libraries/XMCLib/src/xmc_i2s.c **** 
 223:../Libraries/XMCLib/src/xmc_i2s.c **** /* Reads the data from the buffers based on the FIFO mode selection. */
 224:../Libraries/XMCLib/src/xmc_i2s.c **** uint16_t XMC_I2S_CH_GetReceivedData(XMC_USIC_CH_t *const channel)
 225:../Libraries/XMCLib/src/xmc_i2s.c **** {
 591              	 .loc 3 225 0
 592              	 .cfi_startproc
 593              	 
 594              	 
 595              	 
 596 0000 80B4     	 push {r7}
 597              	.LCFI39:
 598              	 .cfi_def_cfa_offset 4
 599              	 .cfi_offset 7,-4
 600 0002 85B0     	 sub sp,sp,#20
 601              	.LCFI40:
 602              	 .cfi_def_cfa_offset 24
 603 0004 00AF     	 add r7,sp,#0
 604              	.LCFI41:
 605              	 .cfi_def_cfa_register 7
 606 0006 7860     	 str r0,[r7,#4]
 226:../Libraries/XMCLib/src/xmc_i2s.c ****   uint16_t retval;
 227:../Libraries/XMCLib/src/xmc_i2s.c **** 
 228:../Libraries/XMCLib/src/xmc_i2s.c ****   /* Check FIFO size */
 229:../Libraries/XMCLib/src/xmc_i2s.c ****   if ((channel->RBCTR & USIC_CH_RBCTR_SIZE_Msk) == 0U)
 607              	 .loc 3 229 0
 608 0008 7B68     	 ldr r3,[r7,#4]
 609 000a D3F80C31 	 ldr r3,[r3,#268]
 610 000e 03F0E063 	 and r3,r3,#117440512
 611 0012 002B     	 cmp r3,#0
 612 0014 03D1     	 bne .L26
 230:../Libraries/XMCLib/src/xmc_i2s.c ****   {
 231:../Libraries/XMCLib/src/xmc_i2s.c ****     retval = (uint16_t)channel->RBUF;
 613              	 .loc 3 231 0
 614 0016 7B68     	 ldr r3,[r7,#4]
 615 0018 5B6D     	 ldr r3,[r3,#84]
 616 001a FB81     	 strh r3,[r7,#14]
 617 001c 03E0     	 b .L27
 618              	.L26:
 232:../Libraries/XMCLib/src/xmc_i2s.c ****   }
 233:../Libraries/XMCLib/src/xmc_i2s.c ****   else
 234:../Libraries/XMCLib/src/xmc_i2s.c ****   {
 235:../Libraries/XMCLib/src/xmc_i2s.c ****     retval = (uint16_t)channel->OUTR;
 619              	 .loc 3 235 0
 620 001e 7B68     	 ldr r3,[r7,#4]
 621 0020 D3F81C31 	 ldr r3,[r3,#284]
 622 0024 FB81     	 strh r3,[r7,#14]
 623              	.L27:
 236:../Libraries/XMCLib/src/xmc_i2s.c ****   }
 237:../Libraries/XMCLib/src/xmc_i2s.c **** 
 238:../Libraries/XMCLib/src/xmc_i2s.c ****   return retval;
 624              	 .loc 3 238 0
 625 0026 FB89     	 ldrh r3,[r7,#14]
 239:../Libraries/XMCLib/src/xmc_i2s.c **** }
 626              	 .loc 3 239 0
 627 0028 1846     	 mov r0,r3
 628 002a 1437     	 adds r7,r7,#20
 629              	.LCFI42:
 630              	 .cfi_def_cfa_offset 4
 631 002c BD46     	 mov sp,r7
 632              	.LCFI43:
 633              	 .cfi_def_cfa_register 13
 634              	 
 635 002e 5DF8047B 	 ldr r7,[sp],#4
 636              	.LCFI44:
 637              	 .cfi_restore 7
 638              	 .cfi_def_cfa_offset 0
 639 0032 7047     	 bx lr
 640              	 .cfi_endproc
 641              	.LFE256:
 643              	 .section .text.XMC_I2S_CH_Stop,"ax",%progbits
 644              	 .align 2
 645              	 .global XMC_I2S_CH_Stop
 646              	 .thumb
 647              	 .thumb_func
 649              	XMC_I2S_CH_Stop:
 650              	.LFB257:
 240:../Libraries/XMCLib/src/xmc_i2s.c **** 
 241:../Libraries/XMCLib/src/xmc_i2s.c **** XMC_I2S_CH_STATUS_t XMC_I2S_CH_Stop(XMC_USIC_CH_t *const channel)
 242:../Libraries/XMCLib/src/xmc_i2s.c **** {
 651              	 .loc 3 242 0
 652              	 .cfi_startproc
 653              	 
 654              	 
 655 0000 80B5     	 push {r7,lr}
 656              	.LCFI45:
 657              	 .cfi_def_cfa_offset 8
 658              	 .cfi_offset 7,-8
 659              	 .cfi_offset 14,-4
 660 0002 84B0     	 sub sp,sp,#16
 661              	.LCFI46:
 662              	 .cfi_def_cfa_offset 24
 663 0004 00AF     	 add r7,sp,#0
 664              	.LCFI47:
 665              	 .cfi_def_cfa_register 7
 666 0006 7860     	 str r0,[r7,#4]
 243:../Libraries/XMCLib/src/xmc_i2s.c ****   XMC_I2S_CH_STATUS_t status = XMC_I2S_CH_STATUS_OK;
 667              	 .loc 3 243 0
 668 0008 0023     	 movs r3,#0
 669 000a FB73     	 strb r3,[r7,#15]
 244:../Libraries/XMCLib/src/xmc_i2s.c **** 
 245:../Libraries/XMCLib/src/xmc_i2s.c ****   if (((uint32_t)XMC_USIC_CH_GetTransmitBufferStatus(channel) & (uint32_t)XMC_USIC_CH_TBUF_STATUS_B
 670              	 .loc 3 245 0
 671 000c 7868     	 ldr r0,[r7,#4]
 672 000e FFF7FEFF 	 bl XMC_USIC_CH_GetTransmitBufferStatus
 673 0012 0346     	 mov r3,r0
 674 0014 DBB2     	 uxtb r3,r3
 675 0016 5BB2     	 sxtb r3,r3
 676 0018 002B     	 cmp r3,#0
 677 001a 02DA     	 bge .L30
 246:../Libraries/XMCLib/src/xmc_i2s.c ****   {
 247:../Libraries/XMCLib/src/xmc_i2s.c ****     status = XMC_I2S_CH_STATUS_BUSY;
 678              	 .loc 3 247 0
 679 001c 0223     	 movs r3,#2
 680 001e FB73     	 strb r3,[r7,#15]
 681 0020 03E0     	 b .L31
 682              	.L30:
 248:../Libraries/XMCLib/src/xmc_i2s.c ****   }
 249:../Libraries/XMCLib/src/xmc_i2s.c ****   else
 250:../Libraries/XMCLib/src/xmc_i2s.c ****   {
 251:../Libraries/XMCLib/src/xmc_i2s.c ****     /* USIC channel in IDLE mode */
 252:../Libraries/XMCLib/src/xmc_i2s.c ****     XMC_USIC_CH_SetMode(channel, XMC_USIC_CH_OPERATING_MODE_IDLE);
 683              	 .loc 3 252 0
 684 0022 7868     	 ldr r0,[r7,#4]
 685 0024 0021     	 movs r1,#0
 686 0026 FFF7FEFF 	 bl XMC_USIC_CH_SetMode
 687              	.L31:
 253:../Libraries/XMCLib/src/xmc_i2s.c ****   }
 254:../Libraries/XMCLib/src/xmc_i2s.c **** 
 255:../Libraries/XMCLib/src/xmc_i2s.c ****   return status;
 688              	 .loc 3 255 0
 689 002a FB7B     	 ldrb r3,[r7,#15]
 256:../Libraries/XMCLib/src/xmc_i2s.c **** }
 690              	 .loc 3 256 0
 691 002c 1846     	 mov r0,r3
 692 002e 1037     	 adds r7,r7,#16
 693              	.LCFI48:
 694              	 .cfi_def_cfa_offset 8
 695 0030 BD46     	 mov sp,r7
 696              	.LCFI49:
 697              	 .cfi_def_cfa_register 13
 698              	 
 699 0032 80BD     	 pop {r7,pc}
 700              	 .cfi_endproc
 701              	.LFE257:
 703              	 .section .text.XMC_I2S_CH_EnableEvent,"ax",%progbits
 704              	 .align 2
 705              	 .global XMC_I2S_CH_EnableEvent
 706              	 .thumb
 707              	 .thumb_func
 709              	XMC_I2S_CH_EnableEvent:
 710              	.LFB258:
 257:../Libraries/XMCLib/src/xmc_i2s.c **** 
 258:../Libraries/XMCLib/src/xmc_i2s.c **** void XMC_I2S_CH_EnableEvent(XMC_USIC_CH_t *const channel, const uint32_t event)
 259:../Libraries/XMCLib/src/xmc_i2s.c **** {
 711              	 .loc 3 259 0
 712              	 .cfi_startproc
 713              	 
 714              	 
 715              	 
 716 0000 80B4     	 push {r7}
 717              	.LCFI50:
 718              	 .cfi_def_cfa_offset 4
 719              	 .cfi_offset 7,-4
 720 0002 83B0     	 sub sp,sp,#12
 721              	.LCFI51:
 722              	 .cfi_def_cfa_offset 16
 723 0004 00AF     	 add r7,sp,#0
 724              	.LCFI52:
 725              	 .cfi_def_cfa_register 7
 726 0006 7860     	 str r0,[r7,#4]
 727 0008 3960     	 str r1,[r7]
 260:../Libraries/XMCLib/src/xmc_i2s.c ****   channel->CCR |= (event&0x1fc00U);
 728              	 .loc 3 260 0
 729 000a 7B68     	 ldr r3,[r7,#4]
 730 000c 1A6C     	 ldr r2,[r3,#64]
 731 000e 3B68     	 ldr r3,[r7]
 732 0010 03F4FE33 	 and r3,r3,#130048
 733 0014 1A43     	 orrs r2,r2,r3
 734 0016 7B68     	 ldr r3,[r7,#4]
 735 0018 1A64     	 str r2,[r3,#64]
 261:../Libraries/XMCLib/src/xmc_i2s.c ****   channel->PCR_IISMode |= ((event >> 2U) & 0x8070U);
 736              	 .loc 3 261 0
 737 001a 7B68     	 ldr r3,[r7,#4]
 738 001c DA6B     	 ldr r2,[r3,#60]
 739 001e 3B68     	 ldr r3,[r7]
 740 0020 9908     	 lsrs r1,r3,#2
 741 0022 48F27003 	 movw r3,#32880
 742 0026 0B40     	 ands r3,r3,r1
 743 0028 1A43     	 orrs r2,r2,r3
 744 002a 7B68     	 ldr r3,[r7,#4]
 745 002c DA63     	 str r2,[r3,#60]
 262:../Libraries/XMCLib/src/xmc_i2s.c **** }
 746              	 .loc 3 262 0
 747 002e 0C37     	 adds r7,r7,#12
 748              	.LCFI53:
 749              	 .cfi_def_cfa_offset 4
 750 0030 BD46     	 mov sp,r7
 751              	.LCFI54:
 752              	 .cfi_def_cfa_register 13
 753              	 
 754 0032 5DF8047B 	 ldr r7,[sp],#4
 755              	.LCFI55:
 756              	 .cfi_restore 7
 757              	 .cfi_def_cfa_offset 0
 758 0036 7047     	 bx lr
 759              	 .cfi_endproc
 760              	.LFE258:
 762              	 .section .text.XMC_I2S_CH_DisableEvent,"ax",%progbits
 763              	 .align 2
 764              	 .global XMC_I2S_CH_DisableEvent
 765              	 .thumb
 766              	 .thumb_func
 768              	XMC_I2S_CH_DisableEvent:
 769              	.LFB259:
 263:../Libraries/XMCLib/src/xmc_i2s.c **** 
 264:../Libraries/XMCLib/src/xmc_i2s.c **** void XMC_I2S_CH_DisableEvent(XMC_USIC_CH_t *const channel, const uint32_t event)
 265:../Libraries/XMCLib/src/xmc_i2s.c **** {
 770              	 .loc 3 265 0
 771              	 .cfi_startproc
 772              	 
 773              	 
 774              	 
 775 0000 80B4     	 push {r7}
 776              	.LCFI56:
 777              	 .cfi_def_cfa_offset 4
 778              	 .cfi_offset 7,-4
 779 0002 83B0     	 sub sp,sp,#12
 780              	.LCFI57:
 781              	 .cfi_def_cfa_offset 16
 782 0004 00AF     	 add r7,sp,#0
 783              	.LCFI58:
 784              	 .cfi_def_cfa_register 7
 785 0006 7860     	 str r0,[r7,#4]
 786 0008 3960     	 str r1,[r7]
 266:../Libraries/XMCLib/src/xmc_i2s.c ****   channel->CCR &= (uint32_t)~(event&0x1fc00U);
 787              	 .loc 3 266 0
 788 000a 7B68     	 ldr r3,[r7,#4]
 789 000c 1A6C     	 ldr r2,[r3,#64]
 790 000e 3B68     	 ldr r3,[r7]
 791 0010 03F4FE33 	 and r3,r3,#130048
 792 0014 DB43     	 mvns r3,r3
 793 0016 1A40     	 ands r2,r2,r3
 794 0018 7B68     	 ldr r3,[r7,#4]
 795 001a 1A64     	 str r2,[r3,#64]
 267:../Libraries/XMCLib/src/xmc_i2s.c ****   channel->PCR_IISMode &= (uint32_t)~((event >> 2U) & 0x8070U);
 796              	 .loc 3 267 0
 797 001c 7B68     	 ldr r3,[r7,#4]
 798 001e DA6B     	 ldr r2,[r3,#60]
 799 0020 3B68     	 ldr r3,[r7]
 800 0022 9908     	 lsrs r1,r3,#2
 801 0024 48F27003 	 movw r3,#32880
 802 0028 0B40     	 ands r3,r3,r1
 803 002a DB43     	 mvns r3,r3
 804 002c 1A40     	 ands r2,r2,r3
 805 002e 7B68     	 ldr r3,[r7,#4]
 806 0030 DA63     	 str r2,[r3,#60]
 268:../Libraries/XMCLib/src/xmc_i2s.c **** }
 807              	 .loc 3 268 0
 808 0032 0C37     	 adds r7,r7,#12
 809              	.LCFI59:
 810              	 .cfi_def_cfa_offset 4
 811 0034 BD46     	 mov sp,r7
 812              	.LCFI60:
 813              	 .cfi_def_cfa_register 13
 814              	 
 815 0036 5DF8047B 	 ldr r7,[sp],#4
 816              	.LCFI61:
 817              	 .cfi_restore 7
 818              	 .cfi_def_cfa_offset 0
 819 003a 7047     	 bx lr
 820              	 .cfi_endproc
 821              	.LFE259:
 823              	 .text
 824              	.Letext0:
 825              	 .file 4 "d:\\dave4\\dave_4-4-2_32bit_2018-02-23\\dave-ide-4.4.2-32bit\\dave-ide-4.4.2-32bit\\eclipse\\arm-gcc-49\\arm-none-eabi\\include\\machine\\_default_types.h"
 826              	 .file 5 "d:\\dave4\\dave_4-4-2_32bit_2018-02-23\\dave-ide-4.4.2-32bit\\dave-ide-4.4.2-32bit\\eclipse\\arm-gcc-49\\arm-none-eabi\\include\\stdint.h"
 827              	 .file 6 "D:/ghc/4700_motors/Libraries/CMSIS/Include/core_cm4.h"
 828              	 .file 7 "D:/ghc/4700_motors/Libraries/CMSIS/Infineon/XMC4700_series/Include/system_XMC4700.h"
DEFINED SYMBOLS
                            *ABS*:00000000 xmc_i2s.c
    {standard input}:20     .text.XMC_USIC_CH_GetTransmitBufferStatus:00000000 $t
    {standard input}:24     .text.XMC_USIC_CH_GetTransmitBufferStatus:00000000 XMC_USIC_CH_GetTransmitBufferStatus
    {standard input}:67     .text.XMC_USIC_CH_SetMode:00000000 $t
    {standard input}:71     .text.XMC_USIC_CH_SetMode:00000000 XMC_USIC_CH_SetMode
    {standard input}:116    .text.XMC_I2S_CH_ClearStatusFlag:00000000 $t
    {standard input}:120    .text.XMC_I2S_CH_ClearStatusFlag:00000000 XMC_I2S_CH_ClearStatusFlag
    {standard input}:164    .text.XMC_I2S_CH_Init:00000000 $t
    {standard input}:169    .text.XMC_I2S_CH_Init:00000000 XMC_I2S_CH_Init
    {standard input}:289    .text.XMC_I2S_CH_SetBaudrate:00000000 XMC_I2S_CH_SetBaudrate
    {standard input}:360    .text.XMC_I2S_CH_SetSystemWordLength:00000000 XMC_I2S_CH_SetSystemWordLength
    {standard input}:284    .text.XMC_I2S_CH_SetBaudrate:00000000 $t
    {standard input}:355    .text.XMC_I2S_CH_SetSystemWordLength:00000000 $t
    {standard input}:508    .text.XMC_I2S_CH_Transmit:00000000 $t
    {standard input}:513    .text.XMC_I2S_CH_Transmit:00000000 XMC_I2S_CH_Transmit
    {standard input}:584    .text.XMC_I2S_CH_GetReceivedData:00000000 $t
    {standard input}:589    .text.XMC_I2S_CH_GetReceivedData:00000000 XMC_I2S_CH_GetReceivedData
    {standard input}:644    .text.XMC_I2S_CH_Stop:00000000 $t
    {standard input}:649    .text.XMC_I2S_CH_Stop:00000000 XMC_I2S_CH_Stop
    {standard input}:704    .text.XMC_I2S_CH_EnableEvent:00000000 $t
    {standard input}:709    .text.XMC_I2S_CH_EnableEvent:00000000 XMC_I2S_CH_EnableEvent
    {standard input}:763    .text.XMC_I2S_CH_DisableEvent:00000000 $t
    {standard input}:768    .text.XMC_I2S_CH_DisableEvent:00000000 XMC_I2S_CH_DisableEvent
                     .debug_frame:00000010 $d

UNDEFINED SYMBOLS
XMC_USIC_CH_Enable
XMC_SCU_CLOCK_GetPeripheralClockFrequency
XMC_USIC_CH_SetBaudrate
