# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 1460 6.4e-05 2048 140 6430 294656 35.4357 28.3018 4091.66 837.953 4993.47 4993.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 460 0.000512 512 90 460 23552 2.21002 0.9336 6.81178 51.3036 61.4276 61.5587
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 1040 0.000128 512 250 1370 122880 7.49437 3.40742 97.5274 176.256 284.873 285.014
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 610 0.000512 4096 140 1830 26368 6.61446 179.553 209.449 395.664 395.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 870 0.000512 512 205 270 28672 1.5281 0.82944 4.87738 27.3402 34.7019 34.8099
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 840 0.000256 1024 175 520 59904 5.89165 3.40867 36.9244 104.595 150.949 151.062
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 1000 3.2e-05 512 250 1190 475136 37.0494 13.3266 353.835 417.633 822.092 822.275
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 1490 0.001024 2048 320 310 16960 1.36915 9.60029 90.4511 101.465 101.521
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 1300 0.000128 1024 410 640 118784 13.7838 6.82454 90.0109 209.045 319.822 319.957
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 530 0.000512 512 180 320 12288 2.93664 0.847392 2.71363 27.1986 33.8805 34.0125
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 1460 6.4e-05 2048 140 6430 294624 35.4996 28.3562 4948.74 838.245 5850.95 5851.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 460 0.000512 512 90 460 21888 2.20384 0.910656 7.28685 49.6737 60.229 60.3647
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 1040 0.000128 512 250 1370 119808 7.58618 3.40634 114.386 173.17 298.74 298.897
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 610 0.000512 4096 140 1830 26352 6.6089 203.605 209.48 419.738 419.795
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 870 0.000512 512 205 270 28224 1.53798 0.825568 5.62157 28.264 36.3845 36.5044
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 840 0.000256 1024 175 520 59904 5.89779 3.41398 42.0024 104.788 156.225 156.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 1000 3.2e-05 512 250 1190 470016 36.7565 13.2139 417.899 414.531 882.644 882.827
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 1490 0.001024 2048 320 310 16920 1.36602 10.995 88.497 100.9 100.958
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 1300 0.000128 1024 410 640 118656 13.8189 6.8448 103.119 209.022 332.961 333.094
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 530 0.000512 512 180 320 11520 2.80797 0.794336 2.92198 25.5853 32.2932 32.4236
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 1460 6.4e-05 2048 140 6430 294720 35.3975 28.3746 5149.24 838.692 6051.82 6051.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 460 0.000512 512 90 460 23040 2.17299 0.923648 8.04752 49.9362 61.2368 61.3684
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 1040 0.000128 512 250 1370 122880 7.54051 3.41859 122.665 173.494 307.307 307.454
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 610 0.000512 4096 140 1830 26400 6.61709 212.823 209.805 429.288 429.346
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 870 0.000512 512 205 270 28160 1.5223 0.817312 5.73936 25.9904 34.1949 34.3044
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 840 0.000256 1024 175 520 59520 5.86502 3.39206 43.9362 104.185 157.511 157.619
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 1000 3.2e-05 512 250 1190 481280 36.5565 13.3718 445.946 419.384 915.507 915.699
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 1490 0.001024 2048 320 310 16960 1.37402 11.4872 89.3794 102.285 102.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 1300 0.000128 1024 410 640 119040 13.853 6.84237 108.401 209.899 339.154 339.284
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 530 0.000512 512 180 320 12800 2.86624 0.835392 3.38614 27.8505 35.1213 35.2557
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 1460 6.4e-05 2048 140 6430 294528 35.3458 28.459 4797.53 838.402 5699.86 5699.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 460 0.000512 512 90 460 23040 2.17098 0.919552 7.47738 49.9499 60.6729 60.8104
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 1040 0.000128 512 250 1370 119808 7.47178 3.39763 111.166 170.544 292.759 292.901
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 610 0.000512 4096 140 1830 26304 6.62045 197.252 209.421 413.339 413.393
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 870 0.000512 512 205 270 28416 1.51158 0.820448 5.42896 25.9923 33.8751 33.9845
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 840 0.000256 1024 175 520 59904 5.84352 3.39997 41.0084 104.383 154.759 154.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 1000 3.2e-05 512 250 1190 466944 36.5177 13.1256 401.343 412.599 863.828 864.005
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 1490 0.001024 2048 320 310 16896 1.36717 10.754 88.3427 100.506 100.567
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 1300 0.000128 1024 410 640 118272 13.7472 6.82598 100.151 208.486 329.37 329.497
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 530 0.000512 512 180 320 9216 2.93635 0.792576 2.36307 24.9885 31.2602 31.3904
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 1460 6.4e-05 2048 140 6430 294800 35.6175 28.4969 4867.42 839.09 5770.74 5770.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 460 0.000512 512 90 460 22400 2.21194 0.924256 7.28074 49.9526 60.5272 60.6646
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 1040 0.000128 512 250 1370 118400 7.60269 3.40723 111.43 172.854 295.48 295.623
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 610 0.000512 4096 140 1830 26300 6.60413 200.153 209.459 416.258 416.315
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 870 0.000512 512 205 270 28000 1.52528 0.820608 5.43453 27.8546 35.758 35.8687
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 840 0.000256 1024 175 520 60000 5.89386 3.41347 41.8815 104.439 155.758 155.867
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 1000 3.2e-05 512 250 1190 460800 37.2174 13.1684 401.641 412.566 864.838 865.016
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 1490 0.001024 2048 320 310 16900 1.36762 10.9596 88.6862 101.056 101.113
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 1300 0.000128 1024 410 640 118400 13.8333 6.84854 101.835 208.658 331.339 331.463
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 530 0.000512 512 180 320 12800 2.87446 0.835584 3.22429 26.6649 33.7828 33.9115
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 1460 6.4e-05 2048 140 6430 294784 35.3716 28.5168 4982.59 837.89 5884.49 5884.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 460 0.000512 512 90 460 21504 2.18022 0.901056 7.3128 49.4202 59.9732 60.1108
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 1040 0.000128 512 250 1370 118272 7.62957 3.40909 114.528 170.609 296.389 296.545
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 610 0.000512 4096 140 1830 26320 6.61504 205.287 209.359 421.303 421.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 870 0.000512 512 205 270 27776 1.53456 0.822496 5.54186 26.0681 34.0926 34.201
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 840 0.000256 1024 175 520 60032 5.90022 3.41638 43.1319 104.83 157.408 157.522
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 1000 3.2e-05 512 250 1190 473088 36.2141 13.1832 424.312 413.637 887.591 887.775
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 1490 0.001024 2048 320 310 16912 1.37152 11.1985 88.5248 101.137 101.194
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 1300 0.000128 1024 410 640 118272 13.8767 6.8343 104.588 209.421 334.877 335.006
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 530 0.000512 512 180 320 10752 2.77142 0.763904 2.83475 24.2891 30.8435 30.976
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 1460 6.4e-05 2048 140 6430 294240 35.4804 28.4467 5002.8 837.345 5904.19 5904.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 460 0.000512 512 90 460 23040 2.18262 0.919264 7.84966 49.9355 61.0415 61.1781
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 1040 0.000128 512 250 1370 119040 7.54867 3.40307 115.717 170.252 297.107 297.253
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 610 0.000512 4096 140 1830 26280 6.61488 205.981 209.281 421.922 421.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 870 0.000512 512 205 270 27840 1.53219 0.819776 5.60621 25.9865 34.0751 34.1881
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 840 0.000256 1024 175 520 59520 5.91741 3.41344 42.7775 104.585 156.819 156.928
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 1000 3.2e-05 512 250 1190 460800 37.2462 13.1604 416.087 412.284 879.028 879.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 1490 0.001024 2048 320 310 16920 1.37312 11.2827 88.398 101.098 101.156
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 1300 0.000128 1024 410 640 117120 13.9279 6.84189 103.894 208.924 333.746 333.871
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 530 0.000512 512 180 320 11520 2.94662 0.839776 3.02323 26.0073 32.9996 33.128
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 1460 6.4e-05 2048 140 6430 294400 35.4069 28.3771 4840.51 838.128 5742.54 5742.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 460 0.000512 512 90 460 22528 2.24246 0.935136 7.46666 51.3413 62.1402 62.2711
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 1040 0.000128 512 250 1370 122880 7.49427 3.41197 115.779 172.998 299.864 300.003
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 610 0.000512 4096 140 1830 26240 6.60592 198.898 209.107 414.653 414.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 870 0.000512 512 205 270 28672 1.5319 0.831488 5.54864 28.0533 36.0921 36.1984
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 840 0.000256 1024 175 520 59392 5.91357 3.40854 41.5323 104.681 155.66 155.768
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 1000 3.2e-05 512 250 1190 475136 36.9812 13.3263 415.256 417.698 883.498 883.676
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 1490 0.001024 2048 320 310 16896 1.36982 10.9078 89.1527 101.471 101.529
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 1300 0.000128 1024 410 640 118784 13.7931 6.82947 102.092 209.11 331.98 332.103
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 530 0.000512 512 180 320 8192 2.99875 0.792576 2.19254 26.4631 32.6287 32.7576
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 1460 6.4e-05 2048 140 6430 294144 35.3708 28.3204 4890.71 837.049 5791.56 5791.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 460 0.000512 512 90 460 21504 2.12858 0.876416 7.20774 47.9127 58.2845 58.4176
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 1040 0.000128 512 250 1370 116736 7.67232 3.39603 110.955 171.162 293.368 293.509
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 610 0.000512 4096 140 1830 26112 6.59504 199.811 208.772 415.224 415.281
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 870 0.000512 512 205 270 27648 1.53299 0.818496 5.43814 26.6438 34.5607 34.6677
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 840 0.000256 1024 175 520 58368 5.84835 3.36746 41.0472 103.408 153.798 153.904
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 1000 3.2e-05 512 250 1190 466944 36.5308 13.1276 410.527 412.299 872.725 872.901
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 1490 0.001024 2048 320 310 16704 1.36429 10.906 88.2749 100.589 100.645
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 1300 0.000128 1024 410 640 116736 13.6542 6.8055 100.643 206.467 327.725 327.848
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 530 0.000512 512 180 320 6144 3.11251 0.794624 1.78022 25.0315 30.8988 31.0289
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 1460 6.4e-05 2048 140 6430 294400 35.4529 28.3853 5243.29 838.261 6145.51 6145.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 460 0.000512 512 90 460 22400 2.22387 0.924576 8.07862 50.0137 61.3997 61.5383
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 1040 0.000128 512 250 1370 115200 7.77834 3.40755 117.67 168.879 297.919 298.065
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 610 0.000512 4096 140 1830 26200 6.61504 213.654 217.362 437.674 437.727
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 870 0.000512 512 205 270 27200 1.54467 0.821248 5.70358 26.0625 34.2612 34.3712
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 840 0.000256 1024 175 520 59200 5.82646 3.37744 44.545 103.502 157.381 157.489
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 1000 3.2e-05 512 250 1190 460800 37.2365 13.1564 435.094 412.625 898.356 898.537
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 1490 0.001024 2048 320 310 16800 1.36474 11.7944 88.0165 101.219 101.275
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 1300 0.000128 1024 410 640 115200 13.83 6.81411 106.573 215.036 342.414 342.545
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 530 0.000512 512 180 320 12800 2.8865 0.840928 3.58387 26.0858 33.5785 33.7149
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 1460 6.4e-05 2048 140 6430 292864 35.3128 28.3034 6085.14 836.523 6985.4 6985.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 460 0.000512 512 90 460 20480 2.18112 0.886784 8.88323 47.9763 60.0863 60.2204
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 1040 0.000128 512 250 1370 122880 7.50355 3.41974 146.557 170.814 328.478 328.621
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 610 0.000512 4096 140 1830 26112 6.60685 251.197 209.22 467.066 467.123
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 870 0.000512 512 205 270 26624 1.48176 0.780928 6.6303 25.0753 34.0979 34.2052
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 840 0.000256 1024 175 520 59392 5.91904 3.41229 52.9778 104.952 167.388 167.498
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 1000 3.2e-05 512 250 1190 458752 38.4131 13.3283 507.589 418.159 977.734 977.924
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 1490 0.001024 2048 320 310 16640 1.36218 13.6253 88.6265 103.656 103.712
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 1300 0.000128 1024 410 640 118784 13.8152 6.83418 129.377 209.442 359.619 359.743
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 2 64 10 530 0.000512 512 180 320 0 0.676768 0.004576 22.2866 23.0381
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 15 1460 6.4e-05 2048 140 6435 294912 35.3977 28.3451 4226.61 846.399 5136.87 5136.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 15 460 0.000512 512 90 465 22528 2.23802 0.940032 6.32589 51.5226 61.1908 61.3198
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 15 1040 0.000128 512 250 1365 121856 7.54387 3.4089 98.8408 184.092 294.07 294.219
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 15 610 0.000512 4096 140 1830 26432 6.6257 336.034 211.596 554.3 554.357
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 15 870 0.000512 512 205 270 28928 1.52858 9.62742 8.25584 30.1301 49.671 49.7919
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 15 840 0.000256 1024 175 525 60416 5.91296 3.41715 69.7891 105.922 185.17 185.282
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 15 1000 3.2e-05 512 250 1185 479232 36.5132 13.3243 360.872 421.881 832.846 833.017
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 15 1490 0.001024 2048 320 315 16960 1.36912 17.3648 90.9036 109.681 109.727
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 15 1300 0.000128 1024 410 645 118784 13.8601 6.83139 105.62 211.686 338.154 338.283
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 15 530 0.000512 512 180 330 12288 2.93466 0.834176 4.58739 28.6066 37.1484 37.2953
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 1460 6.4e-05 2048 140 6435 294880 35.5556 28.4365 4275 838.872 5177.99 5178.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 460 0.000512 512 90 465 21760 2.25338 0.920032 6.2431 49.9102 59.4855 59.6211
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 1040 0.000128 512 250 1365 122880 7.55571 3.41955 100.898 177.174 289.233 289.381
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 610 0.000512 4096 140 1830 26440 6.62323 177.06 209.879 393.608 393.665
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 15 870 0.000512 512 205 270 28480 1.52726 0.827136 4.8207 28.4901 35.7963 35.9068
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 15 840 0.000256 1024 175 525 60160 5.91923 3.42381 44.8083 105.003 159.286 159.399
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 1000 3.2e-05 512 250 1185 481280 36.6641 13.3857 368.073 420.68 839.053 839.249
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 15 1490 0.001024 2048 320 315 16960 1.3705 18.4852 90.4275 110.326 110.389
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 15 1300 0.000128 1024 410 645 119040 13.9119 6.84224 100.9 209.875 331.687 331.815
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 530 0.000512 512 180 330 11520 2.94838 0.817152 2.58019 27.2357 33.7648 33.9084
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 1460 6.4e-05 2048 140 6435 294912 35.3977 28.3402 4247.08 838.881 5149.81 5149.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 460 0.000512 512 90 465 21504 2.23741 0.924832 6.1848 49.9159 59.4136 59.5498
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 1040 0.000128 512 250 1365 121344 7.54003 3.40787 98.8431 176.054 286.03 286.173
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 610 0.000512 4096 140 1830 26400 6.61651 175.159 209.73 391.549 391.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 870 0.000512 512 205 270 28800 1.52013 0.828448 4.77696 28.4053 35.6543 35.7635
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 12 15 840 0.000256 1024 175 525 60288 5.88224 3.4095 39.243 104.848 153.511 153.618
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 1000 3.2e-05 512 250 1185 473088 36.8643 13.2977 358.352 416.651 825.41 825.584
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 1490 0.001024 2048 320 315 16944 1.36947 9.4889 89.9544 100.856 100.915
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 12 15 1300 0.000128 1024 410 645 118272 13.8808 6.83622 89.051 209.539 319.466 319.592
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 530 0.000512 512 180 330 12288 2.89408 0.815648 2.74288 27.9751 34.6108 34.7527
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 1460 6.4e-05 2048 140 6435 294784 35.526 28.396 4351.01 837.717 5252.77 5252.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 460 0.000512 512 90 465 21504 2.25194 0.923328 6.39427 49.9794 59.71 59.8461
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 1040 0.000128 512 250 1365 121856 7.61117 3.42061 101.233 175.439 287.898 288.039
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 610 0.000512 4096 140 1830 26376 6.61258 180.146 209.356 396.16 396.215
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 870 0.000512 512 205 270 28672 1.54326 0.833536 5.03558 27.5311 35.0678 35.1731
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 840 0.000256 1024 175 525 60032 5.91654 3.41811 37.5002 104.755 151.717 151.826
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 1000 3.2e-05 512 250 1185 480256 36.6274 13.3768 374.369 418.294 842.915 843.094
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 1490 0.001024 2048 320 315 16912 1.37392 9.81443 89.0388 100.27 100.329
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 1300 0.000128 1024 410 645 118272 13.9252 6.8448 90.8761 209.275 321.082 321.208
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 530 0.000512 512 180 330 10752 2.92522 0.81152 2.50976 26.219 32.6485 32.778
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 1460 6.4e-05 2048 140 6435 294656 35.4169 28.3279 4212.91 837.965 5114.74 5114.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 460 0.000512 512 90 465 22528 2.24256 0.9376 6.74544 51.3035 61.3892 61.526
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 1040 0.000128 512 250 1365 120832 7.62592 3.41846 98.7467 172.06 282.039 282.189
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 610 0.000512 4096 140 1830 26368 6.61558 184.119 209.449 400.229 400.287
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 870 0.000512 512 205 270 28672 1.52442 0.83072 5.05709 27.3445 34.8876 34.9993
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 840 0.000256 1024 175 525 59904 5.8856 3.40906 38.497 104.6 152.52 152.633
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 1000 3.2e-05 512 250 1185 475136 37.0284 13.325 362.224 417.719 830.556 830.755
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 1490 0.001024 2048 320 315 16896 1.36819 10.0815 89.1118 100.604 100.661
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 1300 0.000128 1024 410 645 117760 13.8512 6.82989 92.2156 209.046 322.101 322.229
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 530 0.000512 512 180 330 12288 2.94154 0.848032 2.92486 27.041 33.9406 34.0767
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 1460 6.4e-05 2048 140 6435 294624 35.4591 28.4736 5031.23 838.33 5933.62 5933.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 460 0.000512 512 90 465 20736 2.26022 0.917504 7.14525 49.679 60.1621 60.2981
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 1040 0.000128 512 250 1365 119808 7.57658 3.41219 116.438 169.707 297.323 297.465
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 610 0.000512 4096 140 1830 26352 6.61725 206.999 209.6 423.261 423.317
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 870 0.000512 512 205 270 28224 1.53184 0.823296 5.63446 26.1112 34.229 34.3429
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 840 0.000256 1024 175 525 59904 5.89555 3.41181 43.9101 104.626 157.97 158.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 1000 3.2e-05 512 250 1185 470016 36.7236 13.2137 423.393 414.606 888.186 888.376
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 1490 0.001024 2048 320 315 16920 1.37264 11.5027 88.1784 101.097 101.153
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 1300 0.000128 1024 410 645 117504 13.9048 7.13728 104.768 208.983 334.955 335.085
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 530 0.000512 512 180 330 9216 2.94381 0.794688 2.56464 24.9727 31.46 31.5961
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 1460 6.4e-05 2048 140 6435 294720 35.4052 28.5139 4914.47 838.006 5816.51 5816.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 460 0.000512 512 90 465 21760 2.23398 0.925696 7.25584 49.9126 60.4862 60.6269
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 1040 0.000128 512 250 1365 122880 7.54525 3.41811 116.708 172.055 299.906 300.059
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 610 0.000512 4096 140 1830 26400 6.61504 202.713 209.628 419.002 419.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 870 0.000512 512 205 270 28160 1.5231 0.817472 5.55168 25.9582 33.9801 34.0932
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 840 0.000256 1024 175 525 59520 5.86278 3.38938 42.589 104.1 156.069 156.183
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 1000 3.2e-05 512 250 1185 481280 36.5356 13.3718 423.562 419.017 892.738 892.932
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 1490 0.001024 2048 320 315 16880 1.36806 11.2865 88.9719 101.67 101.728
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 1300 0.000128 1024 410 645 119040 13.8303 6.84032 103.946 209.723 334.5 334.631
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 530 0.000512 512 180 330 10240 3.02269 0.835584 2.76755 25.9804 32.7957 32.9277
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 1460 6.4e-05 2048 140 6435 294528 35.2831 28.305 5225.01 837.608 6126.33 6126.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 460 0.000512 512 90 465 21504 2.2472 0.923168 7.79165 49.9221 61.0391 61.1748
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 1040 0.000128 512 250 1365 119808 7.47181 3.3912 121.257 169.791 302.097 302.244
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 610 0.000512 4096 140 1830 26304 6.61581 215.493 209.25 431.404 431.459
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 870 0.000512 512 205 270 28416 1.50918 0.819616 5.94963 25.9664 34.3711 34.477
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 840 0.000256 1024 175 525 59904 5.84979 3.39968 46.0152 104.285 159.679 159.787
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 1000 3.2e-05 512 250 1185 466944 36.4992 13.1216 438.685 412.12 900.674 900.858
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 1490 0.001024 2048 320 315 16896 1.36742 12.0404 87.8893 101.341 101.399
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 1300 0.000128 1024 410 645 116736 13.8443 6.82189 109.154 208.287 338.262 338.387
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 530 0.000512 512 180 330 9216 2.93744 0.792128 2.66502 24.9611 31.539 31.6703
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 1460 6.4e-05 2048 140 6435 294800 35.5857 28.4647 5191.77 838.304 6094.25 6094.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 460 0.000512 512 90 465 20800 2.2825 0.928864 7.42118 49.9236 60.7172 60.8502
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 1040 0.000128 512 250 1365 118400 7.59773 3.40378 119.204 169.966 300.353 300.493
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 610 0.000512 4096 140 1830 26300 6.61766 213.989 209.285 429.936 429.992
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 870 0.000512 512 205 270 28000 1.52365 0.819584 5.86157 26.5503 34.8829 34.9898
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 840 0.000256 1024 175 525 59200 5.92474 3.4096 45.086 104.352 158.903 159.009
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 1000 3.2e-05 512 250 1185 460800 37.1879 13.1644 430.892 412.179 893.66 893.831
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 1490 0.001024 2048 320 315 16900 1.37152 11.9784 87.8413 101.233 101.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 1300 0.000128 1024 410 645 116800 13.9442 6.85261 108.387 208.462 337.801 337.928
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 530 0.000512 512 180 330 9600 3.06461 0.836288 2.76483 26.0004 32.8484 32.975
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 1460 6.4e-05 2048 140 6435 294784 35.3488 28.3654 5232.5 838.017 6134.35 6134.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 460 0.000512 512 90 465 19712 2.25978 0.899712 7.07837 49.4244 59.8177 59.9524
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 1040 0.000128 512 250 1365 118272 7.61715 3.40976 119.854 170.615 301.678 301.819
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 610 0.000512 4096 140 1830 26320 6.61456 215.86 209.482 432 432.052
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 870 0.000512 512 205 270 27776 1.53456 0.820352 5.79891 26.648 34.9269 35.0348
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 840 0.000256 1024 175 525 60032 5.89827 3.41402 45.9895 104.852 160.277 160.388
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 1000 3.2e-05 512 250 1185 473088 36.2032 13.1819 444.155 413.757 907.541 907.726
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 1490 0.001024 2048 320 315 16800 1.36323 12.0276 87.8371 101.27 101.326
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 1300 0.000128 1024 410 645 118272 13.8737 6.84045 110.649 209.42 340.939 341.065
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 530 0.000512 512 180 330 7168 2.96794 0.760384 2.15952 24.8807 30.9506 31.0825
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 1460 6.4e-05 2048 140 6435 294240 35.4615 28.3668 5140.39 837.536 6041.88 6041.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 460 0.000512 512 90 465 21120 2.26906 0.919616 7.51078 49.9395 60.8004 60.932
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 1040 0.000128 512 250 1365 119040 7.55146 3.40307 118.674 170.069 299.882 300.022
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 610 0.000512 4096 140 1830 26280 6.61098 211.833 209.232 427.718 427.774
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 870 0.000512 512 205 270 27840 1.52912 0.821216 5.73891 26.0826 34.2935 34.4008
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 840 0.000256 1024 175 525 59520 5.92282 3.41811 44.8551 104.595 158.919 159.027
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 1000 3.2e-05 512 250 1185 460800 37.2051 13.1555 424.648 412.248 887.5 887.675
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 1490 0.001024 2048 320 315 16800 1.36259 11.8203 87.7709 100.996 101.053
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 1300 0.000128 1024 410 645 117120 13.9233 6.91405 107.47 208.971 337.437 337.561
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 530 0.000512 512 180 330 11520 2.9495 0.837632 3.28794 26.012 33.269 33.4026
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 1460 6.4e-05 2048 140 6435 294400 35.3567 28.3075 4929.85 838.102 5831.73 5831.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 460 0.000512 512 90 465 22528 2.24429 0.939232 7.62189 51.3358 62.2975 62.4353
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 1040 0.000128 512 250 1365 118784 7.73424 3.4088 113.138 173.98 298.451 298.588
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 610 0.000512 4096 140 1830 26240 6.60486 202.858 208.975 418.483 418.533
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 870 0.000512 512 205 270 28672 1.52944 0.8336 5.67936 27.9598 36.1279 36.233
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 840 0.000256 1024 175 525 59392 5.91354 3.40582 42.9047 104.658 157.015 157.123
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 1000 3.2e-05 512 250 1185 475136 36.9389 13.3299 418.891 417.58 886.989 887.163
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 1490 0.001024 2048 320 315 16768 1.36022 11.304 89.6585 102.364 102.419
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 1300 0.000128 1024 410 645 116736 13.9561 6.82778 102.801 209.049 332.794 332.915
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 530 0.000512 512 180 330 8192 3.00154 0.794624 2.36726 25.5796 31.926 32.0552
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 1460 6.4e-05 2048 140 6435 294144 35.3484 28.4058 5747.56 837.068 6648.5 6648.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 460 0.000512 512 90 465 18432 2.26477 0.875296 7.54461 47.9154 58.7599 58.8944
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 1040 0.000128 512 250 1365 116736 7.66432 3.39968 130.4 170.782 312.43 312.571
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 610 0.000512 4096 140 1830 26112 6.59194 235.069 208.715 450.422 450.478
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 870 0.000512 512 205 270 27648 1.52957 0.81872 6.53072 26.5389 35.5427 35.651
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 840 0.000256 1024 175 525 58368 5.84349 3.36912 49.5227 103.41 162.273 162.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 1000 3.2e-05 512 250 1185 466944 36.5334 13.1259 483.415 412.363 945.684 945.868
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 1490 0.001024 2048 320 315 16704 1.36147 13.0273 87.6052 102.038 102.093
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 1300 0.000128 1024 410 645 113664 13.8947 6.80579 117.141 206.411 344.409 344.533
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 530 0.000512 512 180 330 6144 3.11264 0.794624 2.27008 25.3882 31.7454 31.8771
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 1460 6.4e-05 2048 140 6435 294400 35.4612 28.3731 5780.32 838.258 6682.53 6682.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 460 0.000512 512 90 465 19200 2.3735 0.929792 8.01526 50.018 61.4914 61.625
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 1040 0.000128 512 250 1365 115200 7.76678 3.40582 130.175 167.833 309.363 309.506
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 610 0.000512 4096 140 1830 26200 6.60896 237.212 209.463 453.332 453.387
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 870 0.000512 512 205 270 27200 1.54893 0.822048 6.35677 26.6396 35.4943 35.6024
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 840 0.000256 1024 175 525 57600 5.91286 3.37766 48.841 103.502 161.765 161.874
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 1000 3.2e-05 512 250 1185 460800 37.2189 13.1551 481.585 412.638 944.843 945.014
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 1490 0.001024 2048 320 315 16800 1.37421 13.0686 87.9247 102.409 102.466
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 1300 0.000128 1024 410 645 115200 13.8292 6.80755 118.536 206.659 345.983 346.107
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 530 0.000512 512 180 330 6400 3.23808 0.83536 2.3727 26.0925 32.7234 32.8534
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 1460 6.4e-05 2048 140 6435 292864 35.3121 28.3335 5248.46 835.858 6148.08 6148.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 460 0.000512 512 90 465 20480 2.18675 0.88192 7.5743 47.9582 58.7581 58.8964
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 1040 0.000128 512 250 1365 114688 7.96192 3.41811 117.092 175.068 303.725 303.872
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 610 0.000512 4096 140 1830 26112 6.60685 216.205 209.057 431.915 431.974
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 870 0.000512 512 205 270 26624 1.4791 0.782336 5.77238 25.6383 33.8 33.9108
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 840 0.000256 1024 175 525 59392 5.91859 3.41059 45.9926 104.869 160.321 160.432
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 1000 3.2e-05 512 250 1185 458752 38.4202 13.329 434.445 417.913 904.358 904.542
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 1490 0.001024 2048 320 315 16640 1.36701 12.2173 89.5097 103.138 103.197
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 1300 0.000128 1024 410 645 114688 14.1332 6.82634 108.582 209.315 339.014 339.149
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 2 64 15 530 0.000512 512 180 330 0 0.67584 0.006144 22.8801 23.6302
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 20 1460 6.4e-05 2048 140 6440 294912 35.3829 28.3935 4003.05 839.02 4905.96 4906.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 20 460 0.000512 512 90 460 23040 2.21158 0.938016 6.21856 51.3029 60.8301 60.9628
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 20 1040 0.000128 512 250 1380 121856 7.53629 3.40662 94.9388 173.151 279.214 279.359
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 20 610 0.000512 4096 140 1840 26368 6.62723 327.973 209.779 544.424 544.481
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 20 870 0.000512 512 205 280 28416 1.53613 0.835296 5.1263 28.6758 36.3044 36.4108
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 20 840 0.000256 1024 175 520 59648 5.91574 3.41766 62.6395 105.006 177.108 177.217
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 20 1000 3.2e-05 512 250 1200 479232 36.5158 13.327 345.626 418.025 813.751 813.926
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 20 1490 0.001024 2048 320 320 16928 1.37472 17.1889 91.1012 109.708 109.771
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 20 1300 0.000128 1024 410 640 116736 14.0139 6.83546 99.3644 209.812 330.185 330.314
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 20 530 0.000512 512 180 320 11264 2.99242 0.82992 2.39072 26.9931 33.393 33.5323
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 1460 6.4e-05 2048 140 6440 294880 35.5124 28.3726 4506.08 838.602 5408.68 5408.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 460 0.000512 512 90 460 22400 2.20723 0.927136 6.91168 49.9089 60.1126 60.2455
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 1040 0.000128 512 250 1380 122880 7.55126 3.41962 107.527 173.619 292.3 292.448
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 610 0.000512 4096 140 1840 26360 6.62781 186.994 209.841 403.507 403.561
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 870 0.000512 512 205 280 28160 1.53757 0.825344 5.22787 27.2674 34.9864 35.0924
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 20 840 0.000256 1024 175 520 59520 5.94877 3.42486 46.4259 105 160.929 161.039
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 1000 3.2e-05 512 250 1200 481280 36.6442 13.3878 391.704 419.354 861.329 861.513
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 1490 0.001024 2048 320 320 16920 1.3736 10.3455 90.5106 102.27 102.327
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 20 1300 0.000128 1024 410 640 117120 14.0431 6.94669 93.8684 209.849 324.865 324.993
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 530 0.000512 512 180 320 10240 3.02134 0.820384 2.48557 25.9785 32.4839 32.6239
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 1460 6.4e-05 2048 140 6440 294912 35.4279 28.3388 4194.3 838.105 5096.29 5096.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 460 0.000512 512 90 460 22272 2.2079 0.92224 6.32394 49.8901 59.5027 59.635
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 1040 0.000128 512 250 1380 121344 7.54816 3.41056 99.0561 172.8 283 283.144
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 610 0.000512 4096 140 1840 26352 6.62938 173.382 209.569 389.623 389.679
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 870 0.000512 512 205 280 28416 1.52624 0.827136 4.93827 27.3179 34.7374 34.8426
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 840 0.000256 1024 175 520 59520 5.92262 3.41533 35.4295 104.749 149.642 149.751
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 1000 3.2e-05 512 250 1200 473088 36.8318 13.297 357.771 416.257 824.402 824.579
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 1490 0.001024 2048 320 320 16896 1.37011 9.58205 87.761 98.7536 98.8119
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 12 20 1300 0.000128 1024 410 640 116736 14.004 6.83629 87.5267 209.289 317.812 317.934
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 530 0.000512 512 180 320 10752 2.9881 0.836448 2.40141 25.9643 32.3765 32.505
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 1460 6.4e-05 2048 140 6440 294784 35.4816 28.429 4246.9 838.555 5149.49 5149.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 460 0.000512 512 90 460 22400 2.21517 0.93184 6.64253 50.0019 59.9461 60.0863
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 1040 0.000128 512 250 1380 121856 7.60893 3.42022 101.294 173.473 285.981 286.125
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 610 0.000512 4096 140 1840 26320 6.62202 176.957 209.71 393.333 393.387
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 870 0.000512 512 205 280 28672 1.53232 0.831712 5.10858 27.3955 34.9945 35.1048
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 840 0.000256 1024 175 520 59584 5.93514 3.4169 36.6601 104.86 151 151.108
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 1000 3.2e-05 512 250 1200 480256 36.6132 13.3713 370.056 418.719 839.001 839.177
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 1490 0.001024 2048 320 320 16856 1.36762 9.82227 89.6388 100.872 100.927
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 1300 0.000128 1024 410 640 116480 14.0504 6.84426 88.5324 209.561 319.141 319.267
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 530 0.000512 512 180 320 8960 3.02614 0.815104 2.11885 25.4776 31.6201 31.7536
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 1460 6.4e-05 2048 140 6440 294656 35.4178 28.3638 4063.43 837.737 4965.07 4965.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 460 0.000512 512 90 460 22528 2.24013 0.938272 6.62301 51.2917 61.2501 61.3916
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 1040 0.000128 512 250 1380 120832 7.61744 3.41264 96.3631 174.392 281.971 282.114
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 610 0.000512 4096 140 1840 26304 6.61795 179.015 209.424 395.102 395.158
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 870 0.000512 512 205 280 28160 1.53779 0.829504 5.0809 27.1445 34.7172 34.828
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 840 0.000256 1024 175 520 59392 5.90394 3.40918 36.7859 104.569 150.795 150.908
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 1000 3.2e-05 512 250 1200 475136 36.991 13.3251 353.556 417.516 821.626 821.806
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 1490 0.001024 2048 320 320 16896 1.37011 10.0468 89.6022 101.063 101.118
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 1300 0.000128 1024 410 640 115712 14.0171 6.82803 88.675 208.982 318.66 318.792
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 530 0.000512 512 180 320 10240 3.05782 0.847872 2.4344 27.0779 33.6008 33.7347
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 1460 6.4e-05 2048 140 6440 294624 35.4366 28.3648 5283.24 837.545 6184.7 6184.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 460 0.000512 512 90 460 21888 2.22432 0.916736 7.98378 49.6501 60.9338 61.0704
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 1040 0.000128 512 250 1380 119808 7.56941 3.40896 123.926 172.481 307.57 307.717
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 610 0.000512 4096 140 1840 26280 6.61302 217.813 209.284 433.755 433.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 870 0.000512 512 205 280 28224 1.52605 0.821536 6.31491 26.657 35.4441 35.5547
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 840 0.000256 1024 175 520 59328 5.91821 3.41178 45.495 104.507 159.461 159.568
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 1000 3.2e-05 512 250 1200 470016 36.7019 13.2095 450.604 414.236 914.995 915.174
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 1490 0.001024 2048 320 320 16848 1.36803 12.3725 89.9347 103.719 103.776
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 1300 0.000128 1024 410 640 116352 14.0072 6.84442 110.247 208.846 340.102 340.224
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 530 0.000512 512 180 320 9216 2.94349 0.790272 2.72816 25.4772 32.1228 32.256
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 1460 6.4e-05 2048 140 6440 294336 35.379 28.3853 3674.11 837.721 4575.72 4575.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 460 0.000512 512 90 460 20736 2.15862 0.884832 5.5343 47.8799 56.6143 56.7567
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 1040 0.000128 512 250 1380 115200 7.63837 3.3912 83.5881 172.085 266.894 267.041
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 610 0.000512 4096 140 1840 26208 6.61184 151.996 209.358 368.011 368.069
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 870 0.000512 512 205 280 27648 1.51725 0.80896 4.40422 25.7409 32.6004 32.7112
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 840 0.000256 1024 175 520 58752 5.8776 3.3873 31.598 103.83 144.827 144.939
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 1000 3.2e-05 512 250 1200 460800 36.3428 13.0396 308.657 408.019 766.306 766.491
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 1490 0.001024 2048 320 320 16704 1.36621 8.69635 82.4367 92.5437 92.6024
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 1300 0.000128 1024 410 640 115200 13.8996 6.82086 76.3637 207.307 304.545 304.672
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 530 0.000512 512 180 320 9216 2.94154 0.794656 2.09235 24.9948 31.0092 31.1407
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 1460 6.4e-05 2048 140 6440 294720 35.3759 28.3341 5095.13 838.248 5997.22 5997.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 460 0.000512 512 90 460 21760 2.23347 0.925856 7.7159 49.9206 60.9579 61.0947
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 1040 0.000128 512 250 1380 122880 7.54035 3.41603 122.296 174.014 307.456 307.603
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 610 0.000512 4096 140 1840 26320 6.624 210.999 209.558 427.226 427.284
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 870 0.000512 512 205 280 27520 1.53107 0.82128 5.85987 26.5762 34.9186 35.031
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 840 0.000256 1024 175 520 58880 5.89562 3.38739 43.4215 104.098 156.931 157.041
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 1000 3.2e-05 512 250 1200 481280 36.513 13.3746 443.51 419.015 912.669 912.859
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 1490 0.001024 2048 320 320 16880 1.37216 11.8177 89.7894 103.023 103.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 1300 0.000128 1024 410 640 116480 14.0385 6.84237 106.246 209.738 337.023 337.152
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 530 0.000512 512 180 320 10240 3.01955 0.834592 2.92669 26.643 33.6081 33.7408
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 1460 6.4e-05 2048 140 6440 294400 35.3196 28.4214 3556.97 838.809 4459.64 4459.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 460 0.000512 512 90 460 20480 2.29328 0.929056 5.29965 49.9855 58.6676 58.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 1040 0.000128 512 250 1380 117760 7.60486 3.39565 82.8527 172.274 266.309 266.451
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 610 0.000512 4096 140 1840 26240 6.62323 147.859 209.717 364.241 364.296
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 870 0.000512 512 205 280 26880 1.55549 0.8176 4.18752 26.0299 32.7123 32.8199
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 840 0.000256 1024 175 520 57600 5.87974 3.37184 30.0885 103.432 142.9 143.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 1000 3.2e-05 512 250 1200 471040 36.089 13.1237 305.944 412.508 767.905 768.086
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 1490 0.001024 2048 320 320 16800 1.37626 8.3415 88.5729 98.333 98.3883
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 1300 0.000128 1024 410 640 112640 13.962 6.8024 72.2108 206.487 299.621 299.744
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 530 0.000512 512 180 320 5120 3.07792 0.768 1.31539 24.6965 30.0385 30.1695
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 1460 6.4e-05 2048 140 6440 294528 35.3128 28.3935 4776.33 838.512 5678.67 5678.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 460 0.000512 512 90 460 21504 2.25606 0.925696 7.10611 49.9518 60.4003 60.5371
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 1040 0.000128 512 250 1380 119808 7.46323 3.39904 111.854 169.321 292.223 292.366
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 610 0.000512 4096 140 1840 26304 6.62323 198.142 210.156 414.964 415.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 870 0.000512 512 205 280 27648 1.52992 0.820064 5.57213 26.7977 34.8431 34.9506
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 840 0.000256 1024 175 520 59136 5.8761 3.41002 40.7914 104.397 154.603 154.712
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 1000 3.2e-05 512 250 1200 466944 36.4857 13.1267 403.133 412.563 865.548 865.729
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 1490 0.001024 2048 320 320 16800 1.36608 11.114 88.4123 100.934 100.989
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 1300 0.000128 1024 410 640 115200 13.9809 6.82189 97.8621 208.512 327.333 327.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 530 0.000512 512 180 320 9216 2.93258 0.792704 2.45818 24.9899 31.3574 31.4874
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 1460 6.4e-05 2048 140 6440 294144 35.3541 28.3484 3407.04 837.052 4307.91 4308.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 460 0.000512 512 90 460 18432 2.2649 0.880288 4.5528 47.9119 55.7638 55.8961
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 1040 0.000128 512 250 1380 116736 7.66576 3.39971 78.7129 176.223 266.188 266.328
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 610 0.000512 4096 140 1840 26112 6.60467 140.838 209.084 356.569 356.622
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 870 0.000512 512 205 280 27648 1.53459 0.819392 4.11248 26.6171 33.2105 33.3189
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 840 0.000256 1024 175 520 58368 5.8519 3.36995 29.3395 103.408 142.096 142.205
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 1000 3.2e-05 512 250 1200 466944 36.5334 13.1316 289.82 412.292 752.022 752.202
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 1490 0.001024 2048 320 320 16704 1.36822 8.02202 88.3695 97.8043 97.8609
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 1300 0.000128 1024 410 640 113664 13.9007 6.79526 69.8932 206.426 297.181 297.311
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 530 0.000512 512 180 320 6144 3.11578 0.792576 1.45866 25.3917 30.9394 31.0706
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 1460 6.4e-05 2048 140 6440 294800 35.582 28.396 4990.75 839.065 5893.92 5894.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 460 0.000512 512 90 460 22400 2.2312 0.928928 7.64752 49.9509 60.9179 61.0568
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 1040 0.000128 512 250 1380 118400 7.58182 3.40579 115.44 172.877 299.487 299.633
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 610 0.000512 4096 140 1840 26300 6.62214 206.828 209.83 423.325 423.382
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 870 0.000512 512 205 280 28000 1.52778 0.8192 5.92902 26.6144 35.0188 35.1289
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 840 0.000256 1024 175 520 59200 5.92336 3.41286 42.9392 104.444 156.851 156.969
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 1000 3.2e-05 512 250 1200 460800 37.2169 13.1725 415.258 412.575 878.47 878.661
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 1490 0.001024 2048 320 320 16800 1.36605 11.649 89.6653 102.724 102.785
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 1300 0.000128 1024 410 640 115200 14.0647 6.84842 103.142 208.661 332.878 333.008
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 530 0.000512 512 180 320 9600 3.06438 0.839744 2.65334 26.5774 33.3172 33.4529
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 1460 6.4e-05 2048 140 6440 294400 35.4637 28.4713 3509.44 838.255 4411.75 4411.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 460 0.000512 512 90 460 22400 2.24317 0.929408 5.62256 50.0139 58.9721 59.1258
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 1040 0.000128 512 250 1380 115200 7.77558 3.408 79.7112 170.023 261.102 261.243
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 610 0.000512 4096 140 1840 26200 6.62758 145.108 209.768 361.546 361.604
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 870 0.000512 512 205 280 27200 1.54736 0.821248 4.11843 26.6787 33.2934 33.4008
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 840 0.000256 1024 175 520 57600 5.90758 3.38093 29.821 103.511 142.75 142.862
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 1000 3.2e-05 512 250 1200 460800 37.2329 13.1531 294.617 412.635 757.875 758.059
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 1490 0.001024 2048 320 320 16600 1.36192 8.22886 88.1503 97.7839 97.8391
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 1300 0.000128 1024 410 640 112000 14.0703 6.852 71.1516 206.585 298.824 298.955
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 530 0.000512 512 180 320 6400 3.23846 0.837632 1.55526 26.089 31.9011 32.0364
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 1460 6.4e-05 2048 140 6440 294784 35.3715 28.3972 6338.46 838.11 7240.46 7240.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 460 0.000512 512 90 460 21504 2.20496 0.905216 9.84947 49.4217 62.5445 62.6808
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 1040 0.000128 512 250 1380 118272 7.62243 3.40966 147.325 169.261 327.802 327.946
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 610 0.000512 4096 140 1840 26208 6.61363 261.771 209.142 477.569 477.625
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 870 0.000512 512 205 280 27776 1.53526 0.821152 7.5351 26.6473 36.666 36.7772
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 840 0.000256 1024 175 520 59136 5.94179 3.41773 54.3931 104.834 168.717 168.828
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 1000 3.2e-05 512 250 1200 473088 36.1964 13.1831 544.861 413.629 1008.12 1008.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 1490 0.001024 2048 320 320 16800 1.36598 14.8113 88.6374 104.858 104.915
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 1300 0.000128 1024 410 640 116480 14.0112 6.83645 132.33 209.361 362.697 362.827
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 530 0.000512 512 180 320 7168 2.96886 0.763968 2.68211 24.9224 31.5205 31.6545
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 1460 6.4e-05 2048 140 6440 293888 35.3212 28.3774 4143.89 836.949 5044.66 5044.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 460 0.000512 512 90 460 17920 2.20109 0.847616 5.67939 47.25 56.1393 56.277
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 1040 0.000128 512 250 1380 114688 7.50803 3.37434 94.9982 170.88 276.946 277.097
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 610 0.000512 4096 140 1840 25984 6.57635 171.311 208.525 386.46 386.518
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 870 0.000512 512 205 280 26880 1.51389 0.800768 4.95037 25.5365 32.927 33.0375
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 840 0.000256 1024 175 520 57344 5.92064 3.38118 34.8926 103.771 148.095 148.204
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 1000 3.2e-05 512 250 1200 458752 35.7723 13.0396 350.378 403.985 803.416 803.604
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 1490 0.001024 2048 320 320 16576 1.36115 9.71571 86.7897 97.91 97.9653
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 1300 0.000128 1024 410 640 114688 13.8885 6.8176 85.9284 207.099 313.889 314.019
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 530 0.000512 512 180 320 7168 2.97245 0.769248 1.90614 24.3639 30.1939 30.3247
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 1460 6.4e-05 2048 140 6440 294240 35.4514 28.3505 6067.96 845.422 6977.31 6977.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 460 0.000512 512 90 460 21120 2.26422 0.92544 9.33347 50.1781 62.8549 62.9947
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 1040 0.000128 512 250 1380 119040 7.54659 3.40218 142.829 168.74 322.703 322.852
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 610 0.000512 4096 140 1840 26280 6.63088 253.305 211.625 471.607 471.663
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 870 0.000512 512 205 280 27840 1.53034 0.818656 7.25299 26.2468 35.9725 36.0838
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 840 0.000256 1024 175 520 58560 5.96992 3.41562 51.6321 107.089 168.238 168.348
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 1000 3.2e-05 512 250 1200 460800 37.1997 13.1575 509.61 416.277 976.48 976.664
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 1490 0.001024 2048 320 320 16800 1.37011 14.0255 89.0084 104.449 104.507
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 1300 0.000128 1024 410 640 115200 14.0901 6.84464 125.83 210.907 357.831 357.959
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 530 0.000512 512 180 320 7680 3.16323 0.837504 2.78093 26.2633 33.2272 33.3614
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 1460 6.4e-05 2048 140 6440 293760 35.371 28.4031 4106.4 837.575 5007.87 5007.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 460 0.000512 512 90 460 19200 2.35898 0.927744 5.83174 50.0169 59.2901 59.4266
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 1040 0.000128 512 250 1380 115200 7.74499 3.4032 93.4782 171.072 275.883 276.025
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 610 0.000512 4096 140 1840 26160 6.62902 170.813 209.567 387.053 387.107
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 870 0.000512 512 205 280 26880 1.55501 0.820192 4.76861 26.7184 33.9906 34.0972
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 840 0.000256 1024 175 520 57600 5.88832 3.37526 34.7507 103.456 147.599 147.707
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 1000 3.2e-05 512 250 1200 460800 37.1796 13.1421 344.378 412.27 807.216 807.386
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 1490 0.001024 2048 320 320 16560 1.36301 9.7881 88.1087 99.3008 99.357
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 1300 0.000128 1024 410 640 111360 14.1 6.81024 82.8623 206.455 310.387 310.514
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 530 0.000512 512 180 320 7680 3.16694 0.841728 1.99613 26.4362 32.6226 32.7557
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 1460 6.4e-05 2048 140 6440 294400 35.3673 28.3974 5914.07 838.76 6816.71 6816.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 460 0.000512 512 90 460 22528 2.26067 0.940032 9.62352 51.3644 64.3483 64.4879
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 1040 0.000128 512 250 1380 118784 7.72554 3.4121 138.476 169.599 319.403 319.554
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 610 0.000512 4096 140 1840 26240 6.61862 246.213 210.383 463.258 463.317
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 870 0.000512 512 205 280 27648 1.55878 0.831904 7.07277 28.0402 37.6316 37.7409
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 840 0.000256 1024 175 520 59392 5.91568 3.41046 51.0527 104.76 165.278 165.394
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 1000 3.2e-05 512 250 1200 475136 36.9483 13.3231 512.702 418.056 981.277 981.467
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 1490 0.001024 2048 320 320 16768 1.37146 13.6146 89.2893 104.319 104.378
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 1300 0.000128 1024 410 640 114688 14.1133 6.8335 121.732 209.259 352.1 352.231
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 530 0.000512 512 180 320 8192 2.99795 0.79488 2.8784 25.6259 32.4828 32.6165
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 1460 6.4e-05 2048 140 6440 292864 35.326 28.3999 3945.42 836.703 4845.98 4846.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 460 0.000512 512 90 460 20480 2.17898 0.88064 6.04384 47.9799 57.2368 57.3717
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 1040 0.000128 512 250 1380 114688 7.97139 3.41811 89.8626 175.252 276.686 276.828
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 610 0.000512 4096 140 1840 26112 6.61715 164.833 209.602 381.095 381.151
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 870 0.000512 512 205 280 24576 1.52602 0.77824 4.3184 26.7061 33.4568 33.5663
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 840 0.000256 1024 175 520 59392 5.92058 3.40944 34.6818 104.954 149.096 149.201
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 1000 3.2e-05 512 250 1200 458752 38.4089 13.3218 331.005 418.172 801.144 801.323
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 1490 0.001024 2048 320 320 16640 1.36397 9.45942 89.2969 100.162 100.217
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 1300 0.000128 1024 410 640 114688 14.1413 6.82717 81.8527 209.413 312.393 312.521
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 4 32 20 530 0.000512 512 180 320 0 0.671744 0.004608 23.9393 24.6866
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 1460 6.4e-05 2048 140 6440 294144 35.3484 28.2972 5176.23 837.039 6077.02 6077.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 460 0.000512 512 90 460 18432 2.26451 0.880064 6.876 47.9122 58.0901 58.2241
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 1040 0.000128 512 250 1380 116736 7.67037 3.40182 117.601 175.103 303.96 304.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 610 0.000512 4096 140 1840 26112 6.60592 213.85 209.108 429.607 429.661
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 870 0.000512 512 205 280 27648 1.53002 0.821184 6.14262 26.653 35.2752 35.3853
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 840 0.000256 1024 175 520 58368 5.85024 3.37101 43.916 103.412 156.678 156.784
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 1000 3.2e-05 512 250 1200 466944 36.5514 13.1244 434.299 412.353 896.569 896.741
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 1490 0.001024 2048 320 320 16704 1.36602 11.9501 89.4522 102.809 102.865
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 1300 0.000128 1024 410 640 113664 13.8897 6.79661 105.208 206.475 332.526 332.649
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 530 0.000512 512 180 320 6144 3.11248 0.793376 2.03965 25.4021 31.5304 31.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 1460 6.4e-05 2048 140 6440 293376 35.3772 28.3834 3615.64 838.146 4517.66 4517.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 460 0.000512 512 90 460 18432 2.2776 0.88368 5.0536 49.1092 57.4801 57.6197
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 1040 0.000128 512 250 1380 110592 7.50333 3.35462 79.0674 168.154 258.267 258.408
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 610 0.000512 4096 140 1840 25728 6.56237 147.578 208.235 362.418 362.469
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 870 0.000512 512 205 280 24576 1.53757 0.783872 4.04605 25.6411 32.1365 32.2395
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 840 0.000256 1024 175 520 58368 5.87379 3.37398 31.5396 103.736 144.655 144.763
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 1000 3.2e-05 512 250 1200 442368 35.6272 12.8147 291.746 396.218 736.644 736.813
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 1490 0.001024 2048 320 320 16512 1.36595 8.67482 85.7879 95.8703 95.928
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 1300 0.000128 1024 410 640 110592 14.1822 6.79936 72.8235 206.808 300.771 300.896
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 4 48 20 530 0.000512 512 180 320 0 0.800544 0.005728 25.121 25.997
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 1460 6.4e-05 2048 140 6440 294400 35.4597 28.3665 5348.26 838.262 6250.47 6250.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 460 0.000512 512 90 460 22400 2.22298 0.927648 8.43325 50.0134 61.7556 61.887
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 1040 0.000128 512 250 1380 115200 7.76861 3.41123 121.86 171.086 304.314 304.462
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 610 0.000512 4096 140 1840 26200 6.62742 220.25 209.765 436.691 436.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 870 0.000512 512 205 280 27200 1.5487 0.819968 6.18861 26.6974 35.383 35.4908
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 840 0.000256 1024 175 520 57600 5.91136 3.37677 45.2149 103.507 158.141 158.249
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 1000 3.2e-05 512 250 1200 460800 37.2298 13.1707 449.275 412.687 912.608 912.791
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 1490 0.001024 2048 320 320 16600 1.36262 12.4376 88.1935 102.04 102.101
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 1300 0.000128 1024 410 640 112000 14.0647 6.81549 107.72 206.649 335.407 335.534
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 530 0.000512 512 180 320 6400 3.24384 0.837728 2.20176 27.5081 33.9754 34.1043
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 1460 6.4e-05 2048 140 6440 294400 35.3751 28.3423 3860.69 838.696 4763.22 4763.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 460 0.000512 512 90 460 19200 2.36723 0.935712 5.54189 50.1471 59.1473 59.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 1040 0.000128 512 250 1380 115200 7.77062 3.40157 88.1128 174.524 273.993 274.134
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 610 0.000512 4096 140 1840 26000 6.6199 155.871 209.808 372.346 372.405
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 870 0.000512 512 205 280 25600 1.59411 0.827392 4.35558 26.8369 33.7393 33.8434
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 840 0.000256 1024 175 520 57600 5.90608 3.3856 32.3991 103.757 145.573 145.679
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 1000 3.2e-05 512 250 1200 460800 37.2149 13.1484 324.92 413.492 789.019 789.201
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 1490 0.001024 2048 320 320 16400 1.36378 8.73523 78.8374 88.9781 89.0366
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 1300 0.000128 1024 410 640 108800 14.3383 6.8225 74.3353 206.87 302.531 302.658
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 24 1460 6.4e-05 2048 140 6432 294912 35.369 28.3121 3954.03 838.021 4855.85 4855.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 24 460 0.000512 512 90 456 23040 2.22413 0.935936 6.1048 51.2752 60.6987 60.8343
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 24 1040 0.000128 512 250 1368 120832 7.60704 3.41264 91.2596 175.549 278.017 278.162
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 24 610 0.000512 4096 140 1848 26304 6.62602 166.293 209.486 382.449 382.504
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 24 870 0.000512 512 205 288 27648 1.55245 0.83072 4.72538 28.4158 35.653 35.762
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 24 840 0.000256 1024 175 528 59904 5.92832 3.4145 65.0783 104.872 179.425 179.536
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 24 1000 3.2e-05 512 250 1200 475136 36.9684 13.3205 339.698 417.538 807.766 807.944
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 24 1490 0.001024 2048 320 312 16992 1.37421 16.415 91.5087 109.343 109.406
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 24 1300 0.000128 1024 410 648 117760 13.934 6.8352 97.3618 209.647 327.938 328.065
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 24 530 0.000512 512 180 336 9216 3.10493 0.832736 2.08157 27.6621 33.866 34.0088
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 1460 6.4e-05 2048 140 6432 294880 35.5156 28.4361 4183.78 838.579 5086.43 5086.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 460 0.000512 512 90 456 22400 2.22784 0.919552 6.24848 49.9143 59.4637 59.5988
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 1040 0.000128 512 250 1368 121600 7.6369 3.41715 98.3246 175.716 285.278 285.426
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 610 0.000512 4096 140 1848 26280 6.6176 173.193 209.607 389.462 389.518
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 870 0.000512 512 205 288 27200 1.56006 0.82944 4.80947 27.2275 34.5492 34.6603
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 24 840 0.000256 1024 175 528 59840 5.94112 3.42413 43.6656 104.997 158.156 158.267
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 1000 3.2e-05 512 250 1200 476160 37.1435 13.3827 361.05 419.346 831.17 831.363
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 1490 0.001024 2048 320 312 16960 1.37014 9.472 89.2332 100.121 100.178
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 24 1300 0.000128 1024 410 648 117760 13.9879 6.85251 88.7931 209.832 319.62 319.751
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 530 0.000512 512 180 336 8960 3.09008 0.819008 2.13565 26.7592 32.9797 33.1264
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 1460 6.4e-05 2048 140 6432 294912 35.3944 28.4315 4121.58 838.806 5024.33 5024.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 460 0.000512 512 90 456 22272 2.2073 0.921408 6.23875 49.9163 59.4433 59.582
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 1040 0.000128 512 250 1368 119808 7.61738 3.40787 96.1797 175.725 283.113 283.263
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 610 0.000512 4096 140 1848 26304 6.62598 170.734 209.874 387.28 387.335
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 870 0.000512 512 205 288 27264 1.5569 0.824 4.87293 27.2404 34.6167 34.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 840 0.000256 1024 175 528 59520 5.91562 3.41779 36.1796 104.832 150.477 150.587
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 1000 3.2e-05 512 250 1200 473088 36.7881 13.293 354.972 416.606 821.903 822.089
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 1490 0.001024 2048 320 312 16944 1.37283 9.3319 90.5154 101.262 101.318
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 1300 0.000128 1024 410 648 117504 13.9452 6.84032 87.2036 209.464 317.612 317.747
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 530 0.000512 512 180 336 9216 3.07014 0.834368 2.18474 26.732 33.0095 33.1448
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 1460 6.4e-05 2048 140 6432 294528 35.3264 28.3113 2651.59 838.482 3553.82 3553.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 460 0.000512 512 90 456 21504 2.24048 0.924672 4.08483 49.9528 57.3559 57.491
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 1040 0.000128 512 250 1368 116736 7.66016 3.39888 60.8801 175.523 247.644 247.788
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 610 0.000512 4096 140 1848 26208 6.61094 109.605 209.548 325.807 325.865
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 12 24 870 0.000512 512 205 288 26880 1.55299 0.81888 3.34224 27.7507 33.5912 33.6994
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 12 24 840 0.000256 1024 175 528 59136 5.88608 3.40339 34.0134 104.393 147.828 147.938
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 1000 3.2e-05 512 250 1200 466944 36.4907 13.1289 227.186 412.559 689.607 689.796
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 1490 0.001024 2048 320 312 16896 1.36806 6.03498 89.3775 96.8221 96.8786
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 12 24 1300 0.000128 1024 410 648 116736 13.8536 6.83011 56.3654 208.51 285.714 285.839
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 530 0.000512 512 180 336 6144 3.10061 0.774912 1.18944 25.478 30.7259 30.8667
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 1460 6.4e-05 2048 140 6432 294784 35.4429 28.4855 4752.65 838.632 5655.33 5655.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 460 0.000512 512 90 456 22400 2.2385 0.927744 7.45437 50.0058 60.78 60.9138
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 1040 0.000128 512 250 1368 120064 7.70381 3.42042 111.726 172.753 295.789 295.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 610 0.000512 4096 140 1848 26264 6.61891 198.097 209.633 414.396 414.452
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 870 0.000512 512 205 288 27328 1.56659 0.832256 5.67286 26.9311 35.1312 35.2382
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 840 0.000256 1024 175 528 59584 5.92931 3.41549 42.2027 104.862 156.536 156.643
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 1000 3.2e-05 512 250 1200 473088 37.2352 13.3758 411.915 418.714 881.487 881.678
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 1490 0.001024 2048 320 312 16968 1.36806 10.8831 89.6633 101.955 102.013
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 1300 0.000128 1024 410 648 117376 13.9681 6.84442 100.819 209.542 331.329 331.457
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 530 0.000512 512 180 336 7168 3.11574 0.809696 2.01491 26.0968 32.2208 32.3502
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 1460 6.4e-05 2048 140 6432 294784 35.357 28.3918 3010.34 838.708 3912.92 3913.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 460 0.000512 512 90 456 21504 2.18448 0.900128 4.59949 49.5391 57.3757 57.514
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 1040 0.000128 512 250 1368 118272 7.62342 3.40627 70.3092 173.459 254.977 255.121
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 610 0.000512 4096 140 1848 26208 6.61616 126.253 209.635 342.546 342.602
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 870 0.000512 512 205 288 26880 1.55597 0.8232 3.63856 26.0876 32.2308 32.3378
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 840 0.000256 1024 175 528 59136 5.94227 3.41222 27.0757 104.932 141.487 141.599
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 1000 3.2e-05 512 250 1200 458752 37.5185 13.1865 253.27 413.958 718.175 718.365
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 1490 0.001024 2048 320 312 16912 1.37302 6.98771 88.815 97.2176 97.2772
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 14 24 1300 0.000128 1024 410 648 116480 14.0104 6.84051 64.7369 209.562 295.31 295.438
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 530 0.000512 512 180 336 3584 3.15949 0.761536 0.95712 24.3147 29.3745 29.5055
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 1460 6.4e-05 2048 140 6432 294656 35.3654 28.3136 4357.8 838.99 5260.59 5260.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 460 0.000512 512 90 456 22528 2.24163 0.939296 7.17882 51.3257 61.8359 61.9684
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 1040 0.000128 512 250 1368 120832 7.61859 3.41296 103.13 170.842 285.186 285.331
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 610 0.000512 4096 140 1848 26240 6.61101 192.455 209.542 408.654 408.709
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 870 0.000512 512 205 288 27648 1.55469 0.831488 5.56355 26.3249 34.4025 34.5115
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 840 0.000256 1024 175 528 59392 5.91248 3.40787 40.9548 104.695 155.096 155.207
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 1000 3.2e-05 512 250 1200 475136 36.9837 13.337 380.345 418.026 848.944 849.139
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 1490 0.001024 2048 320 312 16960 1.37254 10.5987 89.6742 101.69 101.745
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 1300 0.000128 1024 410 648 116736 13.9525 6.8743 97.5064 209.205 327.694 327.823
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 530 0.000512 512 180 336 8192 3.16506 0.845856 2.18557 26.3432 32.7241 32.8563
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 1460 6.4e-05 2048 140 6432 294400 35.3827 28.3009 2793.29 838.934 3696.02 3696.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 460 0.000512 512 90 456 22528 2.26282 0.939712 4.91117 51.369 59.6391 59.7754
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 1040 0.000128 512 250 1368 118784 7.72688 3.41286 66.3618 173.596 251.285 251.435
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 610 0.000512 4096 140 1848 26112 6.60275 127.969 209.201 343.817 343.871
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 870 0.000512 512 205 288 27648 1.55693 0.832864 3.81414 26.938 33.2661 33.3775
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 840 0.000256 1024 175 528 59392 5.90874 3.40582 27.7818 104.788 142.009 142.121
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 1000 3.2e-05 512 250 1200 475136 36.9404 13.3248 247.897 418.087 716.487 716.668
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 1490 0.001024 2048 320 312 16896 1.37011 7.26922 89.4708 98.1532 98.208
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 1300 0.000128 1024 410 648 116736 13.9479 6.8321 64.9888 209.244 295.169 295.296
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 530 0.000512 512 180 336 4096 3.22906 0.795296 1.05645 25.6012 30.8624 30.9965
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 1460 6.4e-05 2048 140 6432 294624 35.4673 28.3648 5060.79 838.223 5962.97 5963.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 460 0.000512 512 90 456 21888 2.1991 0.912832 7.45981 49.6682 60.3985 60.5307
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 1040 0.000128 512 250 1368 119808 7.57939 3.4104 118.293 172.678 302.145 302.285
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 610 0.000512 4096 140 1848 26280 6.62762 210.569 209.825 427.065 427.121
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 870 0.000512 512 205 288 27072 1.5553 0.822144 5.9449 27.7659 36.2116 36.3203
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 840 0.000256 1024 175 528 59328 5.91872 3.41402 44.6397 104.597 158.698 158.805
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 1000 3.2e-05 512 250 1200 470016 36.7147 13.2117 432.535 414.514 897.22 897.398
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 1490 0.001024 2048 320 312 16920 1.37155 11.4958 83.6771 96.5855 96.6424
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 1300 0.000128 1024 410 648 116352 13.9982 6.84826 106.727 208.998 336.728 336.853
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 530 0.000512 512 180 336 6912 3.07296 0.794624 2.11472 25.5222 31.6817 31.8124
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 1460 6.4e-05 2048 140 6432 294336 35.3721 28.3405 3547.73 837.627 4449.18 4449.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 460 0.000512 512 90 456 20736 2.18166 0.880672 5.13238 47.8743 56.2274 56.3587
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 1040 0.000128 512 250 1368 115200 7.62701 3.3936 80.341 172.958 264.506 264.647
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 610 0.000512 4096 140 1848 26208 6.6311 147.402 209.555 363.63 363.686
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 870 0.000512 512 205 288 26496 1.53792 0.80896 4.25555 27.4083 34.1369 34.2426
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 840 0.000256 1024 175 528 58752 5.87213 3.38784 31.3391 103.83 144.561 144.667
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 1000 3.2e-05 512 250 1200 460800 36.355 13.0432 299.237 408.026 756.91 757.096
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 1490 0.001024 2048 320 312 16848 1.36634 8.21658 87.7857 97.4109 97.4644
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 1300 0.000128 1024 410 648 115200 13.8948 6.81971 74.2754 207.293 302.437 302.563
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 530 0.000512 512 180 336 4608 3.1911 0.795392 1.27254 25.3834 30.8243 30.9513
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 1460 6.4e-05 2048 140 6432 294720 35.3662 28.3759 4810.35 837.792 5712 5712.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 460 0.000512 512 90 456 21760 2.23459 0.923776 7.08621 49.9085 60.3085 60.4447
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 1040 0.000128 512 250 1368 120320 7.68918 3.41328 112.592 175.052 298.931 299.081
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 610 0.000512 4096 140 1848 26240 6.61501 199.623 209.445 415.727 415.785
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 870 0.000512 512 205 288 26880 1.54422 0.817152 5.60067 26.5319 34.6228 34.7301
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 840 0.000256 1024 175 528 58880 5.89014 3.38928 41.9726 104.075 155.456 155.562
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 1000 3.2e-05 512 250 1200 471040 37.5288 13.3781 411.148 418.921 881.221 881.412
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 1490 0.001024 2048 320 312 16880 1.36483 10.9661 90.6292 103.001 103.058
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 1300 0.000128 1024 410 648 117760 13.9447 6.84227 102.498 209.665 333.104 333.235
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 530 0.000512 512 180 336 7680 3.15056 0.834432 2.25158 26.6051 33.0241 33.1594
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 1460 6.4e-05 2048 140 6432 294400 35.3236 28.4144 3436.89 838.012 4338.77 4338.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 460 0.000512 512 90 456 20480 2.28874 0.926688 4.98656 49.9566 58.316 58.4503
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 1040 0.000128 512 250 1368 117760 7.59162 3.40189 79.6293 174.112 264.916 265.058
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 610 0.000512 4096 140 1848 26080 6.61021 142.911 209.01 358.576 358.634
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 870 0.000512 512 205 288 26880 1.5529 0.817376 4.14304 26.5862 33.2318 33.3353
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 840 0.000256 1024 175 528 57600 5.87814 3.36486 29.771 103.329 142.467 142.578
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 1000 3.2e-05 512 250 1200 450560 38.0985 13.1256 283.595 412.108 747.17 747.354
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 1490 0.001024 2048 320 312 16800 1.36461 8.03021 88.3525 97.7905 97.8458
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 1300 0.000128 1024 410 648 115200 13.7505 6.79939 72.1416 206.286 299.133 299.257
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 530 0.000512 512 180 336 5120 3.0777 0.768 1.34499 25.7244 31.0927 31.2259
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 1460 6.4e-05 2048 140 6432 294528 35.2909 28.3407 6131.76 838.298 7033.81 7033.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 460 0.000512 512 90 456 21504 2.24365 0.923648 9.27661 49.9419 62.5399 62.6811
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 1040 0.000128 512 250 1368 116736 7.65158 3.39478 140.104 167.753 319.089 319.234
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 610 0.000512 4096 140 1848 26208 6.61299 254.292 209.5 470.447 470.504
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 870 0.000512 512 205 288 26880 1.54755 0.819008 7.29782 25.9903 35.7862 35.9077
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 840 0.000256 1024 175 528 59136 5.89194 3.40288 54.3743 104.37 168.164 168.275
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 1000 3.2e-05 512 250 1200 466944 36.4695 13.1245 520.359 414.21 984.405 984.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 1490 0.001024 2048 320 312 16896 1.36397 13.8752 87.9755 103.257 103.315
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 1300 0.000128 1024 410 648 116736 13.8318 6.82515 130.228 208.53 359.574 359.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 530 0.000512 512 180 336 6144 3.10285 0.792768 2.26093 24.9837 31.3227 31.4551
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 1460 6.4e-05 2048 140 6432 294144 35.3599 28.5471 3933.51 837.071 4834.6 4834.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 460 0.000512 512 90 456 18432 2.26272 0.874496 5.39123 47.9125 56.5972 56.7335
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 1040 0.000128 512 250 1368 116736 7.67718 3.4215 91.998 174.921 278.203 278.348
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 610 0.000512 4096 140 1848 26112 6.61734 164.787 209.389 380.837 380.897
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 870 0.000512 512 205 288 26112 1.57389 0.817856 4.58064 27.6671 34.77 34.8774
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 840 0.000256 1024 175 528 58368 5.8521 3.37213 34.9281 103.415 147.696 147.804
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 1000 3.2e-05 512 250 1200 466944 36.5289 13.1246 342.3 412.303 804.5 804.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 1490 0.001024 2048 320 312 16704 1.36397 8.94768 88.1959 98.5513 98.6071
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 1300 0.000128 1024 410 648 113664 13.9008 6.80003 81.9674 206.416 309.242 309.367
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 530 0.000512 512 180 336 6144 3.11402 0.792896 1.73434 25.3884 31.2111 31.3429
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 1460 6.4e-05 2048 140 6432 294800 35.5574 28.4037 6047.56 838.892 6950.53 6950.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 460 0.000512 512 90 456 22400 2.21197 0.92608 9.61968 49.9466 62.8636 62.9989
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 1040 0.000128 512 250 1368 118400 7.59981 3.40582 140.669 169.963 321.822 321.967
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 610 0.000512 4096 140 1848 26200 6.61299 251.023 209.488 467.165 467.223
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 870 0.000512 512 205 288 26400 1.5632 0.8192 6.96867 27.6212 37.0974 37.206
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 840 0.000256 1024 175 528 59200 5.91933 3.41523 53.5145 104.42 167.394 167.504
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 1000 3.2e-05 512 250 1200 460800 37.1986 13.1721 511.517 412.539 974.672 974.859
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 1490 0.001024 2048 320 312 16900 1.37011 13.85 88.5174 103.781 103.838
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 1300 0.000128 1024 410 648 116800 13.9351 6.84851 128.25 208.683 357.875 358.001
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 530 0.000512 512 180 336 6400 3.23565 0.8392 2.35299 27.6084 34.2118 34.3461
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 1460 6.4e-05 2048 140 6432 294400 35.451 28.3832 4097.11 837.48 4998.54 4998.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 460 0.000512 512 90 456 22400 2.2177 0.92672 6.41594 49.9903 59.7076 59.8487
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 1040 0.000128 512 250 1368 115200 7.76896 3.40173 92.6667 172.956 276.972 277.115
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 610 0.000512 4096 140 1848 26000 6.59456 169.658 208.811 385.107 385.164
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 870 0.000512 512 205 288 25600 1.59232 0.82256 4.67133 26.5405 33.7511 33.8616
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 840 0.000256 1024 175 528 57600 5.91206 3.38125 35.7422 103.388 148.552 148.661
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 1000 3.2e-05 512 250 1200 460800 37.2258 13.163 344.569 412.161 807.364 807.558
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 1490 0.001024 2048 320 312 16800 1.3697 9.61946 88.4593 99.493 99.5484
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 1300 0.000128 1024 410 648 115200 13.8189 6.81574 86.1785 207.952 314.922 315.052
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 530 0.000512 512 180 336 6400 3.23872 0.83888 1.83558 26.4092 32.5005 32.6367
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 1460 6.4e-05 2048 140 6432 294784 35.3437 28.3894 5943.42 837.936 6845.21 6845.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 460 0.000512 512 90 456 21504 2.18845 0.90112 8.88742 49.9218 62.0564 62.182
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 1040 0.000128 512 250 1368 118272 7.62074 3.40794 137.35 169.098 317.662 317.805
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 610 0.000512 4096 140 1848 26208 6.6255 247.531 209.45 463.653 463.706
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 870 0.000512 512 205 288 26880 1.55642 0.822912 7.03267 26.6421 36.1848 36.2885
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 840 0.000256 1024 175 528 59136 5.93587 3.41402 52.42 104.838 166.736 166.843
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 1000 3.2e-05 512 250 1200 458752 37.524 13.1805 496.827 413.565 961.34 961.519
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 1490 0.001024 2048 320 312 16912 1.37421 13.4395 88.7666 103.622 103.679
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 1300 0.000128 1024 410 648 116480 14.0187 6.83795 125.736 209.428 356.179 356.301
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 530 0.000512 512 180 336 3584 3.15782 0.759808 1.47619 24.2921 29.868 29.9971
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 1460 6.4e-05 2048 140 6432 293888 35.3228 28.5691 3911.9 837.139 4813.05 4813.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 460 0.000512 512 90 456 17920 2.20064 0.845824 5.25469 47.5199 55.9801 56.1122
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 1040 0.000128 512 250 1368 114688 7.49853 3.75389 88.341 170.765 270.539 270.684
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 610 0.000512 4096 140 1848 25984 6.59568 161.563 208.936 377.137 377.193
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 870 0.000512 512 205 288 25088 1.55846 0.803968 4.46694 26.1245 33.0792 33.1906
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 840 0.000256 1024 175 528 57344 5.9208 3.3833 33.7934 103.801 147.026 147.136
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 1000 3.2e-05 512 250 1200 430080 38.4825 13.0319 308.642 404.084 764.485 764.661
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 1490 0.001024 2048 320 312 16800 1.37306 9.19101 87.2264 97.8328 97.8892
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 1300 0.000128 1024 410 648 114688 13.8851 6.81414 81.9581 207.141 309.953 310.079
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 4 28 24 530 0.000512 512 180 336 0 0.768 0.00576 24.7029 25.5478
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 1460 6.4e-05 2048 140 6432 294240 35.4611 28.3827 5746.82 837.941 6648.72 6648.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 460 0.000512 512 90 456 21120 2.28742 0.928992 8.57446 49.96 61.9123 62.0544
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 1040 0.000128 512 250 1368 119040 7.54499 3.40938 134.364 169.775 315.28 315.423
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 610 0.000512 4096 140 1848 26160 6.61299 237.63 209.394 453.682 453.741
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 870 0.000512 512 205 288 26880 1.5537 0.819328 6.784 26.5869 35.8675 35.9786
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 840 0.000256 1024 175 528 59520 5.92003 3.41408 51.0744 104.676 165.213 165.323
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 1000 3.2e-05 512 250 1200 460800 37.2166 13.1563 482.048 412.532 945.227 945.418
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 1490 0.001024 2048 320 312 16800 1.3623 13.0105 88.2987 102.715 102.772
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 1300 0.000128 1024 410 648 117120 13.9305 6.84077 122.482 209.074 352.49 352.621
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 530 0.000512 512 180 336 7680 3.15914 0.836128 2.65722 26.5383 33.3746 33.514
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 1460 6.4e-05 2048 140 6432 293760 35.3815 28.3345 3694.31 838.173 4596.32 4596.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 460 0.000512 512 90 456 19200 2.35123 0.927776 5.46912 50.0405 58.9501 59.0853
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 1040 0.000128 512 250 1368 115200 7.75514 3.40304 84.7223 172.014 268.082 268.225
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 610 0.000512 4096 140 1848 25920 6.5775 152.047 208.96 367.63 367.689
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 870 0.000512 512 205 288 26880 1.55443 0.824384 4.58557 26.0849 33.1734 33.2833
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 840 0.000256 1024 175 528 57600 5.89757 3.37715 32.1066 103.532 145.04 145.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 1000 3.2e-05 512 250 1200 460800 37.1809 13.1407 315.274 412.562 778.4 778.588
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 1490 0.001024 2048 320 312 16560 1.3551 8.64416 87.9739 98.0151 98.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 1300 0.000128 1024 410 648 115200 13.7897 6.80522 77.9391 206.597 305.292 305.431
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 530 0.000512 512 180 336 7680 3.16752 0.840416 2.01709 26.1107 32.3225 32.4567
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 1460 6.4e-05 2048 140 6432 294400 35.3875 28.4999 5498.07 838.905 6400.98 6401.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 460 0.000512 512 90 456 22528 2.2432 0.93936 8.71008 51.3648 63.4126 63.5497
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 1040 0.000128 512 250 1368 118784 7.73731 3.40992 127.492 169.328 308.149 308.291
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 610 0.000512 4096 140 1848 26112 6.61501 226.836 209.394 442.886 442.939
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 870 0.000512 512 205 288 27648 1.55424 0.831648 6.67562 26.9366 36.1256 36.2318
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 840 0.000256 1024 175 528 59392 5.91683 3.40941 48.8168 104.78 163.053 163.164
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 1000 3.2e-05 512 250 1200 475136 36.9584 13.3253 475.272 418.15 943.946 944.124
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 1490 0.001024 2048 320 312 16896 1.37024 12.7006 89.5014 103.614 103.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 1300 0.000128 1024 410 648 116736 13.962 6.83162 116.888 213.402 351.241 351.373
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 530 0.000512 512 180 336 4096 3.224 0.791168 1.60637 25.0095 30.8131 30.9451
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 1460 6.4e-05 2048 140 6432 292864 35.3239 28.4815 3697.73 836.419 4598.07 4598.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 460 0.000512 512 90 456 20480 2.20269 0.885856 5.81158 47.9774 57.0391 57.1794
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 1040 0.000128 512 250 1368 114688 7.96186 3.41648 84.5442 175.092 271.2 271.349
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 610 0.000512 4096 140 1848 25856 6.5633 152.727 208.551 367.887 367.944
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 870 0.000512 512 205 288 24576 1.53366 0.77904 4.21312 25.5996 32.2495 32.3594
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 840 0.000256 1024 175 528 59392 5.91466 3.41094 33.3563 104.939 147.747 147.861
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 1000 3.2e-05 512 250 1200 458752 38.4154 13.3315 314.774 418.114 784.885 785.073
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 1490 0.001024 2048 320 312 16640 1.36397 8.55402 89.1233 99.0822 99.1402
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 1300 0.000128 1024 410 648 114688 14.1328 6.82576 77.9052 209.384 308.41 308.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 4 32 24 530 0.000512 512 180 336 0 0.675616 0.00528 22.8849 23.6365
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 25 1460 6.4e-05 2048 140 6450 294912 35.3562 28.3259 4488.99 838.201 5390.98 5391.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 25 460 0.000512 512 90 475 23040 2.2136 0.936576 7.14611 51.2788 61.7328 61.8702
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 25 1040 0.000128 512 250 1375 121856 7.53114 3.41197 105.902 172.055 289.087 289.231
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 25 610 0.000512 4096 140 1850 26304 6.62157 187.753 209.654 404.077 404.139
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 25 870 0.000512 512 205 275 27904 1.54112 0.832672 5.23974 26.3159 34.0558 34.165
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 25 840 0.000256 1024 175 525 60672 5.89414 3.42035 72.7811 104.896 187.124 187.234
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 25 1000 3.2e-05 512 250 1200 479232 36.4876 13.3231 388.639 417.616 856.316 856.498
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 25 1490 0.001024 2048 320 325 16864 1.37216 19.0646 90.2062 110.686 110.752
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 25 1300 0.000128 1024 410 650 118272 13.8897 6.83562 107.066 209.591 337.541 337.674
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 25 530 0.000512 512 180 325 10240 3.04771 0.831488 2.49568 26.6034 33.1624 33.3047
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 1460 6.4e-05 2048 140 6450 294720 35.5062 28.4466 4031 837.92 4932.99 4933.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 460 0.000512 512 90 475 22400 2.20576 0.924448 6.20038 49.8848 59.3806 59.5137
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 1040 0.000128 512 250 1375 122880 7.54954 3.4217 95.9387 173.94 281.039 281.179
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 610 0.000512 4096 140 1850 26280 6.62528 166.936 209.51 383.116 383.171
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 870 0.000512 512 205 275 27520 1.55094 0.826784 4.53235 27.0993 34.1392 34.2446
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 25 840 0.000256 1024 175 525 60800 5.89818 3.4263 41.3799 104.909 155.741 155.851
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 1000 3.2e-05 512 250 1200 481280 36.6104 13.3877 349.667 418.999 818.907 819.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 1490 0.001024 2048 320 325 16880 1.37267 9.36051 89.8939 100.669 100.723
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 25 1300 0.000128 1024 410 650 118400 13.9393 6.85507 85.9643 209.615 316.53 316.654
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 530 0.000512 512 180 325 10240 3.02304 0.817152 2.23062 25.9563 32.21 32.3496
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 25 1460 6.4e-05 2048 140 6450 294720 35.4015 28.3279 2602.26 838.709 3504.82 3504.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 25 460 0.000512 512 90 475 21760 2.23373 0.921984 4.03875 49.9351 57.2906 57.4239
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 25 1040 0.000128 512 250 1375 122880 7.54746 3.4183 62.3306 175.777 249.258 249.403
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 25 610 0.000512 4096 140 1850 26240 6.61866 107.443 209.686 323.792 323.846
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 25 870 0.000512 512 205 275 26880 1.55123 0.817152 3.1135 26.7683 32.3806 32.4887
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 25 840 0.000256 1024 175 525 60160 5.86211 3.38989 62.9398 104.191 176.514 176.619
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 25 1000 3.2e-05 512 250 1200 481280 36.5548 13.3701 227.122 419.374 696.658 696.824
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 25 1490 0.001024 2048 320 325 16800 1.3649 16.048 89.754 107.208 107.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 25 1300 0.000128 1024 410 650 117760 13.9673 6.84304 68.6994 209.837 299.505 299.629
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 25 530 0.000512 512 180 325 10240 3.02182 0.816928 1.61162 27.3276 32.9562 33.0992
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 1460 6.4e-05 2048 140 6450 294912 35.4126 28.3505 4291.19 838.047 5193.12 5193.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 460 0.000512 512 90 475 22272 2.20784 0.922112 6.6664 49.8859 59.8372 59.9763
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 1040 0.000128 512 250 1375 121344 7.53981 3.41011 101.225 173.174 285.545 285.694
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 610 0.000512 4096 140 1850 26256 6.62118 177.599 209.426 393.692 393.751
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 870 0.000512 512 205 275 27648 1.54576 0.826272 4.9177 26.1886 33.6069 33.7165
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 840 0.000256 1024 175 525 60672 5.876 3.41414 37.3559 104.721 151.491 151.605
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 1000 3.2e-05 512 250 1200 473088 36.7897 13.2952 367.674 417.593 835.602 835.794
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 1490 0.001024 2048 320 325 16848 1.37299 10.0065 89.457 100.881 100.939
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 1300 0.000128 1024 410 650 118272 13.8626 6.87923 90.9511 209.281 321.136 321.269
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 530 0.000512 512 180 325 9216 3.07245 0.83696 2.2135 25.9584 32.2658 32.3986
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 1460 6.4e-05 2048 140 6450 294528 35.3011 28.4269 2766.34 838.413 3668.59 3668.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 460 0.000512 512 90 475 21504 2.24538 0.921568 4.27674 49.9496 57.5488 57.6825
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 1040 0.000128 512 250 1375 119808 7.47699 3.40093 64.8632 175.815 251.742 251.884
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 610 0.000512 4096 140 1850 26208 6.6184 114.297 209.6 330.561 330.614
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 870 0.000512 512 205 275 26880 1.54947 0.819296 3.2416 27.8193 33.5566 33.6667
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 12 25 840 0.000256 1024 175 525 59904 5.84662 3.40602 33.606 104.384 147.368 147.477
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 1000 3.2e-05 512 250 1200 466944 36.5111 13.1277 235.784 412.516 698.184 698.366
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 1490 0.001024 2048 320 325 16800 1.36893 6.56589 89.1206 97.098 97.1545
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 12 25 1300 0.000128 1024 410 650 116736 13.8626 6.91645 58.961 208.546 288.448 288.578
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 530 0.000512 512 180 325 6144 3.10438 0.775616 1.22515 25.6144 30.8956 31.0333
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 1460 6.4e-05 2048 140 6450 294784 35.4608 28.3791 4607.45 837.586 5509 5509.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 460 0.000512 512 90 475 22400 2.22131 0.927744 7.37606 49.9772 60.6644 60.8031
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 1040 0.000128 512 250 1375 121856 7.59955 3.42266 108.825 173.774 293.811 293.959
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 610 0.000512 4096 140 1850 26264 6.61456 192.031 209.541 408.232 408.287
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 870 0.000512 512 205 275 27776 1.55626 0.831616 5.37651 26.9012 34.7938 34.9041
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 840 0.000256 1024 175 525 60480 5.88509 3.4167 40.41 104.731 154.577 154.694
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 1000 3.2e-05 512 250 1200 480256 36.5592 13.3715 400.648 418.221 869.047 869.227
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 1490 0.001024 2048 320 325 16856 1.36995 10.8443 89.5441 101.802 101.859
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 1300 0.000128 1024 410 650 118272 13.8895 6.8463 97.8043 209.3 328.001 328.127
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 530 0.000512 512 180 325 8960 3.0209 0.812864 2.31398 26.0735 32.404 32.5359
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 1460 6.4e-05 2048 140 6450 294784 35.339 28.3393 2900.08 838.62 3802.49 3802.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 460 0.000512 512 90 475 21504 2.20006 0.90208 4.59322 49.4443 57.299 57.4321
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 1040 0.000128 512 250 1375 118272 7.62131 3.40877 67.3069 172.701 251.222 251.363
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 610 0.000512 4096 140 1850 26208 6.61629 122.038 209.69 338.388 338.444
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 870 0.000512 512 205 275 26880 1.55597 0.822752 3.38534 26.0853 31.9744 32.0819
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 840 0.000256 1024 175 525 60032 5.89398 3.41792 25.9334 104.918 140.288 140.396
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 1000 3.2e-05 512 250 1200 473088 36.179 15.3685 250.431 413.905 716.125 716.306
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 1490 0.001024 2048 320 325 16800 1.36611 7.00547 88.7837 97.1992 97.256
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 14 25 1300 0.000128 1024 410 650 118272 13.8564 6.86899 63.322 209.536 293.741 293.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 530 0.000512 512 180 325 7168 2.96762 0.763904 1.42563 24.3101 29.6472 29.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 1460 6.4e-05 2048 140 6450 294656 35.3767 28.3116 4588.99 837.985 5490.78 5490.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 460 0.000512 512 90 475 22528 2.23594 0.936544 7.52218 51.2986 62.1516 62.2847
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 1040 0.000128 512 250 1375 120832 7.61066 3.41264 108.267 173.339 292.814 292.958
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 610 0.000512 4096 140 1850 26240 6.61459 198.406 209.423 414.488 414.541
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 870 0.000512 512 205 275 27648 1.55642 0.8296 5.4591 26.2931 34.266 34.3736
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 840 0.000256 1024 175 525 60416 5.86006 3.40582 41.9849 104.6 155.979 156.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 1000 3.2e-05 512 250 1200 475136 36.938 13.3271 398.454 417.695 866.66 866.839
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 1490 0.001024 2048 320 325 16832 1.37216 11.3316 89.5528 102.298 102.355
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 1300 0.000128 1024 410 650 117760 13.8535 6.82854 101.823 209.048 331.712 331.842
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 530 0.000512 512 180 325 10240 3.0591 0.84656 2.68938 26.9197 33.6996 33.8305
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 1460 6.4e-05 2048 140 6450 294400 35.3669 28.3361 2905.62 838.845 3808.28 3808.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 460 0.000512 512 90 475 22528 2.24755 0.93792 5.21165 51.3602 59.9165 60.0515
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 1040 0.000128 512 250 1375 118784 7.73962 3.40992 68.6613 172.869 252.858 253.002
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 610 0.000512 4096 140 1850 26112 6.61299 132.035 209.262 347.953 348.009
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 870 0.000512 512 205 275 27648 1.5607 0.832736 3.73424 26.3593 32.6134 32.7188
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 840 0.000256 1024 175 525 60416 5.86458 3.4105 28.2805 104.773 142.457 142.563
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 1000 3.2e-05 512 250 1200 475136 36.9518 13.3327 256.848 418.048 725.423 725.613
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 1490 0.001024 2048 320 325 16768 1.36806 7.76176 89.4005 98.5722 98.628
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 1300 0.000128 1024 410 650 116736 13.9555 6.82598 67.1724 209.362 297.475 297.605
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 530 0.000512 512 180 325 8192 3.00032 0.792576 1.71642 25.0082 30.7028 30.8347
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 1460 6.4e-05 2048 140 6450 294624 35.4715 28.4339 5075.92 838.406 5978.35 5978.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 460 0.000512 512 90 475 21888 2.22317 0.917664 7.75949 49.6753 60.7338 60.8704
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 1040 0.000128 512 250 1375 119808 7.56538 3.4081 118.388 169.818 299.364 299.505
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 610 0.000512 4096 140 1850 26208 6.61149 209.095 209.494 425.245 425.302
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 870 0.000512 512 205 275 27072 1.55581 0.823648 5.6929 26.1083 34.3069 34.413
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 840 0.000256 1024 175 525 60480 5.86448 3.41197 44.3826 104.618 158.403 158.507
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 1000 3.2e-05 512 250 1200 470016 36.691 13.2132 432.805 414.689 897.645 897.815
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 1490 0.001024 2048 320 325 16848 1.37011 11.8783 88.8958 102.185 102.243
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 1300 0.000128 1024 410 650 117504 13.9025 6.84381 107.596 209.064 337.563 337.688
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 530 0.000512 512 180 325 6912 3.0681 0.792416 2.09632 24.9774 31.1154 31.2409
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 1460 6.4e-05 2048 140 6450 294336 35.3716 28.3853 3639.67 838.617 4542.16 4542.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 460 0.000512 512 90 475 20736 2.17632 0.884736 5.47683 47.9086 56.6035 56.7397
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 1040 0.000128 512 250 1375 115200 7.6263 3.3911 82.2355 173.509 266.95 267.093
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 610 0.000512 4096 140 1850 26064 6.60694 150.304 209.184 366.138 366.193
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 870 0.000512 512 205 275 26496 1.54054 0.809472 4.14336 27.4108 34.0308 34.1402
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 840 0.000256 1024 175 525 59904 5.8152 3.38714 31.9816 103.943 145.256 145.364
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 1000 3.2e-05 512 250 1200 460800 36.3417 13.049 305.575 408.47 763.68 763.865
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 1490 0.001024 2048 320 325 16704 1.36602 8.72822 87.8264 97.962 98.0214
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 1300 0.000128 1024 410 650 115200 13.8917 6.82445 76.1867 207.598 304.657 304.789
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 530 0.000512 512 180 325 4608 3.18944 0.798272 1.3184 25.4528 30.945 31.0765
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 1460 6.4e-05 2048 140 6450 294720 35.3914 28.3555 4928.39 838.121 5830.37 5830.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 460 0.000512 512 90 475 21760 2.2568 0.925216 7.40374 49.9252 60.6716 60.8055
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 1040 0.000128 512 250 1375 122880 7.52618 3.41782 117.709 170.887 299.72 299.862
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 610 0.000512 4096 140 1850 26240 6.62195 204.562 209.54 420.768 420.819
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 870 0.000512 512 205 275 26880 1.54576 0.8192 5.56314 26.5867 34.6373 34.746
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 840 0.000256 1024 175 525 60160 5.84509 3.38944 43.2717 104.113 156.744 156.849
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 1000 3.2e-05 512 250 1200 481280 36.5151 13.3777 428.864 419.462 898.461 898.632
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 1490 0.001024 2048 320 325 16800 1.36579 11.7362 89.6035 102.748 102.801
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 1300 0.000128 1024 410 650 117760 13.9481 6.83898 105.425 209.757 336.122 336.248
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 530 0.000512 512 180 325 10240 3.02115 0.835424 2.7841 25.9887 32.8104 32.9441
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 1460 6.4e-05 2048 140 6450 294400 35.3219 28.3118 3458.97 846.386 4369.1 4369.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 460 0.000512 512 90 475 20480 2.32211 0.929792 5.12848 51.2638 59.8001 59.9344
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 1040 0.000128 512 250 1375 117760 7.58704 3.40387 79.8916 171.319 262.385 262.531
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 610 0.000512 4096 140 1850 26080 6.61558 143.559 211.168 361.389 361.441
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 870 0.000512 512 205 275 26880 1.55328 0.81952 4.08086 26.8456 33.4251 33.5319
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 840 0.000256 1024 175 525 58880 5.82307 3.36746 29.8996 104.363 143.583 143.692
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 1000 3.2e-05 512 250 1200 471040 36.0832 13.1256 296.779 416.254 762.48 762.657
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 1490 0.001024 2048 320 325 16640 1.36528 8.14701 88.7848 98.3404 98.3962
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 1300 0.000128 1024 410 650 115200 13.7575 6.80362 72.6417 208.397 301.76 301.885
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 530 0.000512 512 180 325 5120 3.08054 0.769472 1.38784 24.5581 29.9792 30.1101
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 1460 6.4e-05 2048 140 6450 294528 35.3 28.3116 5965.96 837.481 6867.17 6867.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 460 0.000512 512 90 475 21504 2.26032 0.92432 9.43606 49.9174 62.6968 62.8349
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 1040 0.000128 512 250 1375 119808 7.4695 3.39834 140.833 166.988 318.877 319.029
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 610 0.000512 4096 140 1850 26208 6.61946 248.307 209.373 464.345 464.399
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 870 0.000512 512 205 275 26880 1.54656 0.8192 6.88333 25.9612 35.3405 35.4488
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 840 0.000256 1024 175 525 59904 5.8487 3.40394 52.3885 104.266 166.039 166.153
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 1000 3.2e-05 512 250 1200 466944 36.4894 13.1314 508.302 412.227 970.383 970.574
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 1490 0.001024 2048 320 325 16800 1.36931 14.0955 88.6432 104.151 104.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 1300 0.000128 1024 410 650 116736 13.8446 6.82237 127.013 208.312 356.153 356.289
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 530 0.000512 512 180 325 6144 3.10317 0.796032 2.22618 24.9668 31.2786 31.4147
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 1460 6.4e-05 2048 140 6450 294144 35.3505 28.348 3986.73 836.917 4887.46 4887.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 460 0.000512 512 90 475 18432 2.28493 0.884576 5.4799 47.9139 56.7208 56.8581
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 1040 0.000128 512 250 1375 116736 7.66563 3.40013 91.6222 171.147 274.019 274.166
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 610 0.000512 4096 140 1850 26112 6.62144 165.997 209.429 382.092 382.146
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 870 0.000512 512 205 275 26112 1.56976 0.821312 4.50554 26.0354 33.0547 33.1625
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 840 0.000256 1024 175 525 58368 5.85229 3.37101 34.15 103.393 146.895 147.004
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 1000 3.2e-05 512 250 1200 466944 36.5001 13.1338 339.804 412.421 802.105 802.286
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 1490 0.001024 2048 320 325 16704 1.36752 9.50419 88.0903 99.0037 99.0597
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 1300 0.000128 1024 410 650 113664 13.8888 6.79706 82.8615 206.378 310.08 310.208
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 530 0.000512 512 180 325 6144 3.1151 0.797088 1.75587 25.0302 30.8826 31.017
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 1460 6.4e-05 2048 140 6450 294800 35.5657 28.459 6005.96 838.876 6908.98 6909.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 460 0.000512 512 90 475 22400 2.23654 0.931392 9.85178 49.9477 63.1239 63.2617
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 1040 0.000128 512 250 1375 118400 7.588 3.41075 139.73 167.219 318.134 318.278
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 610 0.000512 4096 140 1850 26200 6.61872 249.964 209.547 466.173 466.229
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 870 0.000512 512 205 275 27200 1.54435 0.820416 6.90352 26.5641 35.9562 36.0673
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 840 0.000256 1024 175 525 60000 5.88973 3.41309 52.5733 104.415 166.418 166.527
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 1000 3.2e-05 512 250 1200 460800 37.2093 13.17 506.416 412.54 969.579 969.761
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 1490 0.001024 2048 320 325 16800 1.36902 14.2336 88.5165 104.162 104.219
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 1300 0.000128 1024 410 650 116800 13.9404 6.84963 126.942 208.556 356.446 356.575
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 530 0.000512 512 180 325 9600 3.06522 0.83808 3.30941 26.5133 33.9112 34.0432
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 1460 6.4e-05 2048 140 6450 294400 35.4616 28.3518 4016.26 837.529 4917.72 4917.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 460 0.000512 512 90 475 22400 2.21613 0.929312 6.6496 49.9936 59.945 60.0817
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 1040 0.000128 512 250 1375 115200 7.7753 3.4049 90.9598 173.367 275.692 275.835
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 610 0.000512 4096 140 1850 26000 6.59741 166.433 208.935 382.01 382.067
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 870 0.000512 512 205 275 27200 1.55424 0.821248 4.77184 27.6736 34.9439 35.0498
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 840 0.000256 1024 175 525 59200 5.8313 3.37933 35.1924 103.413 147.942 148.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 1000 3.2e-05 512 250 1200 460800 37.2229 13.1543 336.923 412.255 799.797 799.982
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 1490 0.001024 2048 320 325 16600 1.36531 9.44307 88.3043 99.1571 99.2124
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 1300 0.000128 1024 410 650 115200 13.8213 6.8096 84.298 206.401 311.49 311.613
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 530 0.000512 512 180 325 6400 3.23827 0.837632 1.85376 26.439 32.5469 32.6799
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 1460 6.4e-05 2048 140 6450 294784 35.3592 28.4338 5822.05 837.929 6723.88 6723.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 460 0.000512 512 90 475 21504 2.2087 0.901344 8.97622 49.4224 61.6659 61.8025
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 1040 0.000128 512 250 1375 118272 7.61354 3.40819 135.423 168.423 315.055 315.197
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 610 0.000512 4096 140 1850 26208 6.61914 240.674 209.51 456.846 456.901
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 870 0.000512 512 205 275 26880 1.55459 0.820832 6.60653 26.067 35.1793 35.2837
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 840 0.000256 1024 175 525 60032 5.89683 3.41766 50.8573 104.833 165.129 165.239
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 1000 3.2e-05 512 250 1200 473088 36.1707 13.183 501.307 413.644 964.54 964.731
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 1490 0.001024 2048 320 325 16800 1.36813 13.7175 88.8387 103.969 104.024
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 1300 0.000128 1024 410 650 118272 13.8672 6.83834 125.147 209.427 355.436 355.561
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 530 0.000512 512 180 325 7168 2.96925 0.757984 2.49376 24.2878 30.6942 30.8262
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 1460 6.4e-05 2048 140 6450 293888 35.3179 28.442 3800.44 837.816 4702.13 4702.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 460 0.000512 512 90 475 17920 2.20019 0.848416 5.17958 47.2702 55.6555 55.7902
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 1040 0.000128 512 250 1375 114688 7.50378 3.37648 85.7847 173.336 270.184 270.326
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 610 0.000512 4096 140 1850 25984 6.60208 156.694 209.103 372.442 372.496
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 870 0.000512 512 205 275 25088 1.55664 0.801472 4.29898 27.1979 33.98 34.0871
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 840 0.000256 1024 175 525 59136 5.84928 3.37709 33.122 103.884 146.359 146.465
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 1000 3.2e-05 512 250 1200 458752 35.7542 13.036 319.148 404.401 772.579 772.764
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 1490 0.001024 2048 320 325 16576 1.36192 9.18397 86.9461 97.5358 97.5892
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 1300 0.000128 1024 410 650 114688 13.8819 6.81325 79.6768 207.305 307.832 307.954
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 530 0.000512 512 180 325 7168 2.97802 0.767936 1.9591 24.7866 30.6755 30.8055
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 1460 6.4e-05 2048 140 6450 294240 35.4681 28.3524 5629.39 838.03 6531.36 6531.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 460 0.000512 512 90 475 21120 2.26342 0.929632 8.5696 49.9662 61.8865 62.0258
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 1040 0.000128 512 250 1375 119040 7.55014 3.40378 131.29 169.117 311.548 311.695
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 610 0.000512 4096 140 1850 26160 6.61434 232.331 209.496 448.487 448.543
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 870 0.000512 512 205 275 26880 1.55104 0.817568 6.52774 26.01 35.0344 35.1457
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 840 0.000256 1024 175 525 60480 5.88262 3.41402 49.547 104.687 163.66 163.779
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 1000 3.2e-05 512 250 1200 460800 37.212 13.1599 473.848 412.647 937.119 937.309
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 1490 0.001024 2048 320 325 16800 1.37216 13.2363 88.5814 103.235 103.293
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 1300 0.000128 1024 410 650 117120 13.9388 6.84035 119.608 209.059 349.601 349.735
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 530 0.000512 512 180 325 7680 3.1607 0.839584 2.59312 26.0322 32.8084 32.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 1460 6.4e-05 2048 140 6450 293760 35.3722 28.3177 3735.45 837.689 4636.95 4637.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 460 0.000512 512 90 475 19200 2.35667 0.92576 5.54358 50.0222 59.0065 59.1405
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 1040 0.000128 512 250 1375 115200 7.75443 3.39558 85.525 172.374 269.238 269.385
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 610 0.000512 4096 140 1850 25920 6.56854 153.626 208.683 368.922 368.976
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 870 0.000512 512 205 275 26880 1.56128 0.821408 4.5575 26.5673 33.6379 33.7467
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 840 0.000256 1024 175 525 59520 5.80912 3.37578 32.9956 103.475 145.785 145.892
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 1000 3.2e-05 512 250 1200 460800 37.1737 13.1441 317.613 412.329 780.503 780.686
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 1490 0.001024 2048 320 325 16560 1.36285 8.99072 88.2163 98.6139 98.6701
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 1300 0.000128 1024 410 650 115200 13.7795 6.80605 78.7819 206.474 305.998 306.123
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 530 0.000512 512 180 325 7680 3.16864 0.838016 2.05942 26.0963 32.3493 32.4821
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 1460 6.4e-05 2048 140 6450 294400 35.391 28.398 5370.32 838.761 6273 6273.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 460 0.000512 512 90 475 22528 2.24637 0.939808 8.98048 51.3646 63.687 63.818
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 1040 0.000128 512 250 1375 118784 7.72493 3.4127 125.513 169.689 306.523 306.667
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 610 0.000512 4096 140 1850 26112 6.62118 221.411 209.261 437.339 437.388
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 870 0.000512 512 205 275 27648 1.55581 0.83344 6.28029 26.9298 35.7284 35.838
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 840 0.000256 1024 175 525 60416 5.86886 3.41389 47.2961 104.771 161.475 161.581
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 1000 3.2e-05 512 250 1200 475136 36.9454 13.3253 466.326 417.993 934.832 935.021
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 1490 0.001024 2048 320 325 16768 1.37008 12.8901 89.3912 103.695 103.751
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 1300 0.000128 1024 410 650 116736 13.9611 6.82803 113.94 209.198 344.088 344.219
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 530 0.000512 512 180 325 8192 3.00576 0.792672 2.67766 25.0052 31.659 31.7891
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 1460 6.4e-05 2048 140 6450 292864 35.3129 28.2984 3801.92 835.743 4701.4 4701.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 460 0.000512 512 90 475 20480 2.20054 0.8848 5.95725 47.9548 57.1581 57.2916
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 1040 0.000128 512 250 1375 114688 7.96787 3.41197 86.169 172.256 269.993 270.143
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 610 0.000512 4096 140 1850 25856 6.55974 157.787 208.435 372.827 372.881
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 870 0.000512 512 205 275 24576 1.53181 0.780608 4.10806 25.0448 31.5909 31.7019
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 840 0.000256 1024 175 525 59392 5.92154 3.4079 33.2489 104.848 147.56 147.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 1000 3.2e-05 512 250 1200 458752 38.4102 13.3325 320.233 417.876 790.101 790.293
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 1490 0.001024 2048 320 325 16640 1.3727 9.18445 89.4411 100.042 100.099
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 1300 0.000128 1024 410 650 114688 14.142 6.83632 79.791 209.274 310.2 310.327
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 4 32 25 530 0.000512 512 180 325 0 0.677408 0.004352 22.2638 23.0183
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 32 1460 6.4e-05 2048 140 6432 294912 35.3788 28.3292 3928.76 839.015 4831.61 4831.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 32 460 0.000512 512 90 480 20992 2.2969 0.937984 5.83014 51.3026 60.5237 60.6539
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 32 1040 0.000128 512 250 1376 119808 7.66557 3.41094 89.7797 172.419 273.464 273.602
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 32 610 0.000512 4096 140 1856 26240 6.6089 165.032 209.671 381.356 381.409
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 32 870 0.000512 512 205 288 28416 1.5319 0.831488 4.84237 27.4981 34.83 34.933
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 32 840 0.000256 1024 175 544 58624 5.98426 3.41811 62.4671 104.995 176.993 177.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 32 1000 3.2e-05 512 250 1184 475136 36.9303 13.3222 335.15 418.018 803.664 803.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 32 1490 0.001024 2048 320 320 16928 1.37475 15.7225 89.0763 106.218 106.281
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 32 1300 0.000128 1024 410 640 119808 13.7938 6.8297 92.7154 209.795 323.288 323.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 32 530 0.000512 512 180 320 8192 3.16512 0.831488 1.7815 26.9085 32.8687 33.0035
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 32 1460 6.4e-05 2048 140 6432 294656 35.3803 28.3652 2525.17 838.65 3427.68 3427.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 32 460 0.000512 512 90 480 20480 2.3233 0.939488 3.84365 51.3239 58.587 58.7238
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 32 1040 0.000128 512 250 1376 118784 7.74426 3.41606 58.3436 173.901 243.586 243.728
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 32 610 0.000512 4096 140 1856 26176 6.60982 296.694 209.484 512.833 512.888
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 32 870 0.000512 512 205 288 28160 1.5392 0.833216 6.8367 26.3208 35.656 35.7748
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 32 840 0.000256 1024 175 544 58368 5.98358 3.40787 60.9218 104.689 175.129 175.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 32 1000 3.2e-05 512 250 1184 475136 36.9359 13.3277 216.261 418.036 684.809 684.974
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 32 1490 0.001024 2048 320 320 16896 1.37578 15.7081 89.3107 106.437 106.482
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 32 1300 0.000128 1024 410 640 118784 13.7956 6.82803 75.6706 209.136 305.59 305.711
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 32 530 0.000512 512 180 320 8192 3.16506 0.831648 2.6768 27.1483 34.0061 34.1481
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 1460 6.4e-05 2048 140 6432 294720 35.5386 28.3937 4007.62 838.681 4910.36 4910.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 460 0.000512 512 90 480 20480 2.30816 0.92176 5.96653 49.9082 59.2639 59.394
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 1040 0.000128 512 250 1376 120320 7.71037 3.42016 94.3292 173.776 279.423 279.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 610 0.000512 4096 140 1856 26240 6.62573 166.469 209.714 382.853 382.909
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 870 0.000512 512 205 288 28160 1.53808 0.827264 4.84659 26.171 33.5066 33.6125
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 32 840 0.000256 1024 175 544 58560 5.99254 3.42717 42.4787 105.008 157.034 157.139
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 1000 3.2e-05 512 250 1184 476160 37.1023 13.3884 344.977 419.386 815.093 815.272
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 1490 0.001024 2048 320 320 16920 1.37216 9.30816 89.0842 99.8094 99.8646
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 32 1300 0.000128 1024 410 640 119680 13.8317 6.84195 86.0611 209.81 316.702 316.824
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 530 0.000512 512 180 320 7680 3.16051 0.817088 1.7728 25.9845 31.9153 32.0512
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 1460 6.4e-05 2048 140 6432 294720 35.3928 28.3402 2582.8 837.898 3484.55 3484.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 460 0.000512 512 90 480 20480 2.29344 0.923136 3.96355 49.906 57.2451 57.3846
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 1040 0.000128 512 250 1376 120320 7.70278 3.41226 61.1281 177.288 249.712 249.855
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 610 0.000512 4096 140 1856 26160 6.61072 106.959 209.272 322.886 322.941
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 32 870 0.000512 512 205 288 27520 1.53552 0.817632 3.31235 27.6811 33.4792 33.5891
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 32 840 0.000256 1024 175 544 57600 5.94928 3.38963 32.5364 104.091 146.096 146.208
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 1000 3.2e-05 512 250 1184 471040 37.5525 13.3736 220.762 418.967 690.899 691.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 32 1490 0.001024 2048 320 320 16880 1.37002 16.3891 88.9762 106.779 106.842
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 32 1300 0.000128 1024 410 640 119040 13.8498 6.84237 68.7397 209.635 299.221 299.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 530 0.000512 512 180 320 7680 3.1551 0.815904 1.34995 28.3528 33.8575 33.9991
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 1460 6.4e-05 2048 140 6432 294720 35.3853 28.3628 4346.22 838.873 5248.96 5249.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 460 0.000512 512 90 480 20736 2.27354 0.923168 6.68829 49.9167 59.9591 60.0965
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 1040 0.000128 512 250 1376 119808 7.63299 3.40774 102.12 172.359 285.708 285.859
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 610 0.000512 4096 140 1856 26208 6.60912 180.378 209.582 396.62 396.679
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 870 0.000512 512 205 288 28032 1.53946 0.827104 5.3439 26.2176 34.0581 34.1668
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 840 0.000256 1024 175 544 58368 5.97197 3.41731 38.8793 104.848 153.246 153.363
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 1000 3.2e-05 512 250 1184 473088 36.7652 13.2956 369.549 416.649 836.51 836.705
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 1490 0.001024 2048 320 320 16896 1.37136 10.0786 89.0358 100.528 100.586
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 1300 0.000128 1024 410 640 119040 13.7987 6.83421 91.9113 209.537 322.242 322.367
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 530 0.000512 512 180 320 7680 3.14925 0.83456 1.91837 25.9875 32.0714 32.2019
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 1460 6.4e-05 2048 140 6432 294528 35.3164 28.3033 2778.97 837.468 3680.17 3680.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 460 0.000512 512 90 480 19968 2.33347 0.927616 4.26147 49.9194 57.5959 57.7303
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 1040 0.000128 512 250 1376 116736 7.6521 3.39763 64.523 173.926 249.683 249.822
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 610 0.000512 4096 140 1856 26112 6.60518 115.231 209.067 330.949 331.005
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 870 0.000512 512 205 288 27648 1.53539 0.8176 3.54234 26.5411 32.5605 32.6656
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 12 32 840 0.000256 1024 175 544 57600 5.9567 3.39968 28.8401 104.266 142.588 142.696
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 1000 3.2e-05 512 250 1184 466944 36.4841 13.121 235.729 412.16 697.741 697.926
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 1490 0.001024 2048 320 320 16800 1.3671 6.5473 88.5508 96.5061 96.5633
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 12 32 1300 0.000128 1024 410 640 118272 13.7334 6.82576 60.4553 208.32 289.49 289.612
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 530 0.000512 512 180 320 6144 3.11622 0.776192 1.18979 25.5106 30.7835 30.9358
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 1460 6.4e-05 2048 140 6432 294560 35.5047 28.3607 4267.96 838.471 5170.42 5170.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 460 0.000512 512 90 480 20608 2.31312 0.930016 6.45667 50.0068 59.8667 59.9982
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 1040 0.000128 512 250 1376 120064 7.69498 3.42064 100.134 171.922 283.357 283.499
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 610 0.000512 4096 140 1856 26208 6.60333 177.709 209.66 394.018 394.072
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 870 0.000512 512 205 288 28224 1.54931 0.832448 5.18102 26.3538 34.0422 34.1504
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 840 0.000256 1024 175 544 58240 5.9904 3.42221 38.2489 104.849 152.636 152.749
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 1000 3.2e-05 512 250 1184 473088 37.2226 13.3714 363.665 418.672 833.185 833.375
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 1490 0.001024 2048 320 320 16856 1.37101 10.018 88.8831 100.316 100.371
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 1300 0.000128 1024 410 640 119168 13.8308 6.84339 91.5195 209.879 322.227 322.349
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 530 0.000512 512 180 320 5376 3.21926 0.816192 1.47837 25.4707 31.1661 31.2975
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 1460 6.4e-05 2048 140 6432 294336 35.4032 28.3332 2729.12 837.917 3630.9 3631
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 460 0.000512 512 90 480 19712 2.26445 0.900672 4.04371 49.4196 56.7866 56.923
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 1040 0.000128 512 250 1376 118272 7.62928 3.40637 63.6627 175.814 250.7 250.847
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 610 0.000512 4096 140 1856 26096 6.60685 114.364 209.128 330.143 330.201
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 870 0.000512 512 205 288 27776 1.53558 0.823264 3.4033 26.644 32.5361 32.6434
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 840 0.000256 1024 175 544 58240 5.97981 3.41606 25.0462 104.835 139.403 139.519
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 1000 3.2e-05 512 250 1184 458752 37.51 13.1818 227.032 413.547 691.517 691.697
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 1490 0.001024 2048 320 320 16800 1.36288 6.68928 88.9577 97.0532 97.112
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 1300 0.000128 1024 410 640 118272 13.8811 6.84032 58.6211 209.354 288.858 288.987
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 530 0.000512 512 180 320 3584 3.15978 0.761088 0.950912 24.8787 29.9339 30.0646
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 1460 6.4e-05 2048 140 6432 293664 35.5147 28.4328 2234.06 837.653 3135.78 3135.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 460 0.000512 512 90 480 18816 2.3311 0.909312 3.39494 49.4808 56.2742 56.4127
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 1040 0.000128 512 250 1376 118272 7.80054 3.41891 53.043 174.414 238.862 239.008
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 610 0.000512 4096 140 1856 26040 6.60429 94.89 209.325 310.863 310.922
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 870 0.000512 512 205 288 26880 1.52403 0.797696 2.91888 25.5249 30.8936 31.0026
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 14 32 840 0.000256 1024 175 544 57792 6.02803 3.42381 31.5319 105.003 146.119 146.231
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 1000 3.2e-05 512 250 1184 473088 37.2196 13.3788 193.995 418.792 663.627 663.823
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 1490 0.001024 2048 320 320 16632 1.36128 5.47427 88.3889 95.2685 95.3265
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 14 32 1300 0.000128 1024 410 640 118272 13.9128 6.83818 49.3236 209.635 279.866 279.996
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 530 0.000512 512 180 320 5376 3.23146 0.799808 1.14086 25.5509 30.9025 31.0497
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 1460 6.4e-05 2048 140 6432 294656 35.3848 28.3352 4140.19 838.085 5042.11 5042.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 460 0.000512 512 90 480 20480 2.32509 0.936032 6.49946 51.3005 61.2186 61.3554
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 1040 0.000128 512 250 1376 118784 7.73792 3.41424 96.2828 173.77 281.388 281.531
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 610 0.000512 4096 140 1856 26176 6.60874 181.484 209.329 397.467 397.521
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 870 0.000512 512 205 288 28160 1.54205 0.82944 5.33824 28.1012 35.9372 36.0468
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 840 0.000256 1024 175 544 58368 5.952 3.40787 39.0513 104.612 153.152 153.261
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 1000 3.2e-05 512 250 1184 475136 36.9491 13.327 358.038 417.703 826.253 826.435
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 1490 0.001024 2048 320 320 16896 1.37251 10.1311 88.9101 100.456 100.512
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 1300 0.000128 1024 410 640 118784 13.7847 6.84429 92.4904 208.992 322.268 322.392
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 530 0.000512 512 180 320 8192 3.16742 0.847872 2.01341 26.9636 33.1721 33.3044
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 1460 6.4e-05 2048 140 6432 294400 35.3847 28.3217 2641.81 838.258 3543.89 3543.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 460 0.000512 512 90 480 20480 2.32749 0.938144 4.53894 51.3421 59.3094 59.4452
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 1040 0.000128 512 250 1376 118784 7.73456 3.408 62.689 176.664 250.68 250.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 610 0.000512 4096 140 1856 26112 6.60685 123.179 209.331 339.159 339.213
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 870 0.000512 512 205 288 27648 1.5601 0.833536 3.70698 27.9733 34.2034 34.3095
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 840 0.000256 1024 175 544 58368 5.95475 3.41088 26.8865 104.699 141.079 141.186
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 1000 3.2e-05 512 250 1184 475136 36.9347 13.3284 231.092 417.869 699.468 699.644
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 1490 0.001024 2048 320 320 16768 1.35987 7.02595 89.0842 97.5138 97.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 1300 0.000128 1024 410 640 118784 13.7805 6.83622 62.1217 209.075 291.971 292.096
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 530 0.000512 512 180 320 4096 3.22931 0.792576 1.05114 25.4432 30.6988 30.8285
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 1460 6.4e-05 2048 140 6432 294144 35.3423 28.3285 2210.3 837.715 3111.81 3111.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 460 0.000512 512 90 480 18432 2.26442 0.87488 3.60781 47.9318 54.8377 54.9651
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 1040 0.000128 512 250 1376 116736 7.68166 3.39354 51.9792 175.052 238.289 238.434
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 610 0.000512 4096 140 1856 25920 6.57165 101.7 208.812 317.128 317.183
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 870 0.000512 512 205 288 27648 1.54038 0.818912 3.28381 26.5602 32.3311 32.4349
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 840 0.000256 1024 175 544 56832 5.9176 3.36896 22.0393 103.491 134.943 135.045
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 1000 3.2e-05 512 250 1184 466944 36.5221 13.1215 190.368 412.737 652.986 653.165
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 1490 0.001024 2048 320 320 16704 1.36397 5.77194 87.1687 94.3481 94.4026
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 1300 0.000128 1024 410 640 116736 13.6461 6.79834 51.1097 206.574 278.285 278.407
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 530 0.000512 512 180 320 6144 3.12064 0.792576 1.2695 25.2789 30.6448 30.7732
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 1460 6.4e-05 2048 140 6432 294624 35.4616 28.4673 6155.28 837.738 7057.07 7057.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 460 0.000512 512 90 480 19584 2.30218 0.909312 8.90893 49.6503 61.932 62.0634
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 1040 0.000128 512 250 1376 117504 7.71427 3.40838 141.504 171.298 324.115 324.268
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 610 0.000512 4096 140 1856 26208 6.61914 255.527 209.528 471.72 471.773
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 870 0.000512 512 205 288 27648 1.54144 0.820768 7.40109 27.7084 37.6001 37.705
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 840 0.000256 1024 175 544 58176 5.9688 3.41245 55.1983 104.534 169.246 169.359
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 1000 3.2e-05 512 250 1184 470016 36.6719 13.2095 519.268 414.398 983.792 983.975
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 1490 0.001024 2048 320 320 16848 1.35741 14.3729 87.4914 103.263 103.324
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 1300 0.000128 1024 410 640 118656 13.8154 6.85056 131.797 208.797 361.42 361.551
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 530 0.000512 512 180 320 4608 3.19149 0.79456 1.66019 26.3739 32.2028 32.3307
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 1460 6.4e-05 2048 140 6432 294336 35.346 28.4392 3914.11 838.531 4816.54 4816.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 460 0.000512 512 90 480 18432 2.25907 0.879616 5.73034 47.9014 56.9316 57.0665
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 1040 0.000128 512 250 1376 115200 7.64317 3.3912 91.0827 174.126 276.429 276.572
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 610 0.000512 4096 140 1856 26064 6.60874 163.391 209.31 379.354 379.409
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 870 0.000512 512 205 288 26496 1.53715 0.8088 4.72678 27.403 34.6023 34.7089
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 840 0.000256 1024 175 544 57600 5.92122 3.3833 35.1614 103.932 148.524 148.633
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 1000 3.2e-05 512 250 1184 460800 36.3208 13.0481 334.794 408.434 792.833 793.012
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 1490 0.001024 2048 320 320 16704 1.36317 9.3041 86.8869 97.5958 97.6526
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 1300 0.000128 1024 410 640 117504 13.7018 6.816 83.708 207.519 311.9 312.029
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 530 0.000512 512 180 320 4608 3.19274 0.796672 1.34925 25.4199 30.9398 31.0751
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 1460 6.4e-05 2048 140 6432 293760 35.4972 28.3922 3200.56 837.367 4101.94 4102.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 460 0.000512 512 90 480 17280 2.41392 0.916192 4.52173 49.746 57.7531 57.8873
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 1040 0.000128 512 250 1376 110592 7.91267 3.3951 72.1229 172.726 256.338 256.483
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 610 0.000512 4096 140 1856 25920 6.58509 131.742 208.765 347.136 347.191
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 870 0.000512 512 205 288 25920 1.56547 0.811232 3.86646 27.2182 33.5888 33.6937
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 840 0.000256 1024 175 544 57024 6.05555 3.41405 28.6666 104.732 142.995 143.104
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 1000 3.2e-05 512 250 1184 442368 38.1349 13.0634 263.592 408.195 723.231 723.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 1490 0.001024 2048 320 320 16632 1.36077 7.6785 86.3846 95.4672 95.5231
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 1300 0.000128 1024 410 640 117504 13.9219 6.84048 68.4594 209.015 298.396 298.523
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 6 18 32 530 0.000512 512 180 320 0 0.727072 0.00592 24.9538 25.756
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 1460 6.4e-05 2048 140 6432 294720 35.3625 28.4025 5754.78 838.724 6657.38 6657.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 460 0.000512 512 90 480 20480 2.29149 0.92368 9.07974 49.9312 62.3838 62.5172
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 1040 0.000128 512 250 1376 120320 7.69334 3.41606 136.817 171.6 319.709 319.852
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 610 0.000512 4096 140 1856 26160 6.60922 240.032 209.478 456.163 456.218
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 870 0.000512 512 205 288 27520 1.53149 0.815744 7.12061 27.6131 37.2078 37.3162
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 840 0.000256 1024 175 544 57600 5.95114 3.38877 51.1913 104.189 164.845 164.954
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 1000 3.2e-05 512 250 1184 471040 37.5314 13.372 493.784 419.453 964.383 964.557
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 1490 0.001024 2048 320 320 16880 1.36976 13.5727 88.924 103.909 103.963
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 1300 0.000128 1024 410 640 119040 13.8467 6.84077 123.889 209.91 354.643 354.767
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 530 0.000512 512 180 320 7680 3.15318 0.83552 2.62467 26.6267 33.4237 33.5565
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 1460 6.4e-05 2048 140 6432 294400 35.3265 28.3238 3861.73 838.925 4764.42 4764.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 460 0.000512 512 90 480 20480 2.2921 0.92368 6.02573 49.9897 59.3905 59.5194
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 1040 0.000128 512 250 1376 117760 7.59462 3.40122 89.0274 169.695 269.904 270.039
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 610 0.000512 4096 140 1856 26080 6.60941 161.154 209.543 377.352 377.406
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 870 0.000512 512 205 288 26880 1.54842 0.8192 4.6969 26.5341 33.7243 33.8285
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 840 0.000256 1024 175 544 56320 5.93165 3.36736 33.8878 103.436 146.752 146.861
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 1000 3.2e-05 512 250 1184 450560 38.0801 13.1318 313.153 412.567 777.177 777.357
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 1490 0.001024 2048 320 320 16800 1.36621 9.22246 87.3346 97.9663 98.0216
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 1300 0.000128 1024 410 640 115200 13.7429 6.80224 80.5064 206.508 307.72 307.843
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 530 0.000512 512 180 320 5120 3.08042 0.767712 1.41936 24.5636 30.0097 30.1366
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 1460 6.4e-05 2048 140 6432 293760 35.3667 28.3652 3215.76 837.692 4117.3 4117.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 460 0.000512 512 90 480 19200 2.37309 0.930368 4.83456 50.0222 58.3226 58.4581
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 1040 0.000128 512 250 1376 115200 7.76042 3.40173 73.705 172.717 257.769 257.911
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 610 0.000512 4096 140 1856 25920 6.60275 134.382 209.465 350.491 350.548
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 870 0.000512 512 205 288 26880 1.55981 0.822528 4.04435 27.5637 34.1149 34.2263
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 840 0.000256 1024 175 544 55680 5.98755 3.37446 27.9567 103.475 140.923 141.031
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 1000 3.2e-05 512 250 1184 460800 37.1386 13.1413 270.436 412.33 733.285 733.465
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 1490 0.001024 2048 320 320 16560 1.35987 7.73475 87.9653 97.1018 97.1557
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 1300 0.000128 1024 410 640 115200 13.7803 6.89152 67.5136 206.472 294.817 294.939
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 530 0.000512 512 180 320 7680 3.1672 0.840064 1.74691 26.3091 32.245 32.3774
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 1460 6.4e-05 2048 140 6432 294528 35.297 28.4507 5452.33 837.842 6354.04 6354.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 460 0.000512 512 90 480 19968 2.32448 0.925984 8.04019 49.929 61.3771 61.5103
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 1040 0.000128 512 250 1376 116736 7.64714 3.39901 125.893 167.674 304.799 304.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 610 0.000512 4096 140 1856 26112 6.60259 225.706 209.161 441.513 441.567
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 870 0.000512 512 205 288 27648 1.52883 0.81696 6.76387 26.5512 35.7849 35.8901
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 840 0.000256 1024 175 544 57600 5.95581 3.40618 48.6028 104.317 162.412 162.517
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 1000 3.2e-05 512 250 1184 466944 36.4804 13.1182 463.229 412.315 925.384 925.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 1490 0.001024 2048 320 320 16800 1.37011 12.6259 87.7923 101.83 101.888
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 1300 0.000128 1024 410 640 118272 13.7341 6.82579 116.956 208.404 346.078 346.198
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 530 0.000512 512 180 320 6144 3.10653 0.790464 1.97578 25.4802 31.5351 31.6642
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 1460 6.4e-05 2048 140 6432 294144 35.3447 28.3055 3537.83 836.928 4438.52 4438.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 460 0.000512 512 90 480 18432 2.26496 0.877088 5.25405 47.9099 56.4677 56.6026
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 1040 0.000128 512 250 1376 116736 7.66506 3.39763 82.85 175.946 270.042 270.186
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 610 0.000512 4096 140 1856 25920 6.57526 146.592 208.615 361.825 361.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 870 0.000512 512 205 288 27648 1.53587 0.817536 4.63203 26.5367 33.6516 33.756
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 840 0.000256 1024 175 544 56832 5.92365 3.36861 31.7203 103.403 144.545 144.652
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 1000 3.2e-05 512 250 1184 466944 36.5365 13.122 304.133 413.461 767.492 767.665
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 1490 0.001024 2048 320 320 16704 1.36746 8.25555 88.6838 98.3486 98.4059
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 1300 0.000128 1024 410 640 116736 13.6608 6.79568 75.5971 206.375 302.589 302.715
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 530 0.000512 512 180 320 6144 3.11942 0.796192 1.5823 25.3873 31.07 31.199
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 1460 6.4e-05 2048 140 6432 293760 35.3479 28.3463 3066.46 839.029 3969.3 3969.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 460 0.000512 512 90 480 18432 2.27091 0.880832 4.53965 47.9956 55.8472 55.978
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 1040 0.000128 512 250 1376 110592 7.48227 3.35053 67.2703 170.237 248.524 248.662
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 610 0.000512 4096 140 1856 25920 6.60042 126.657 209.386 342.686 342.741
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 870 0.000512 512 205 288 25344 1.51197 0.78064 3.7256 25.6763 31.8202 31.9268
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 840 0.000256 1024 175 544 55296 5.91856 3.33619 26.4881 102.592 138.462 138.571
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 1000 3.2e-05 512 250 1184 442368 35.5575 12.8102 247.45 396.211 692.264 692.444
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 1490 0.001024 2048 320 320 16416 1.35411 7.40762 84.5783 93.3858 93.4427
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 1300 0.000128 1024 410 640 115200 13.562 6.77293 64.6567 204.644 289.968 290.107
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 6 24 32 530 0.000512 512 180 320 0 0.797184 0.005984 25.055 25.9257
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 1460 6.4e-05 2048 140 6432 294800 35.5513 28.4117 5359.29 838.958 6262.33 6262.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 460 0.000512 512 90 480 20800 2.28144 0.927968 8.49344 49.9498 61.8058 61.9397
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 1040 0.000128 512 250 1376 115200 7.76525 3.40592 121.936 168.915 302.212 302.354
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 610 0.000512 4096 140 1856 26200 6.61139 222.701 209.795 439.152 439.204
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 870 0.000512 512 205 288 27200 1.54554 0.819616 6.3129 25.9921 34.7972 34.908
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 840 0.000256 1024 175 544 57600 5.99824 3.41197 47.8414 104.438 161.82 161.927
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 1000 3.2e-05 512 250 1184 460800 37.1702 13.1645 448.473 413.436 912.483 912.663
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 1490 0.001024 2048 320 320 16800 1.36781 12.4539 87.6114 101.476 101.533
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 1300 0.000128 1024 410 640 118400 13.8117 6.85037 114.587 208.576 343.984 344.115
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 530 0.000512 512 180 320 6400 3.23286 0.837408 2.06659 26.0193 32.3387 32.4703
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 1460 6.4e-05 2048 140 6432 294400 35.4626 28.3592 3750 837.588 4651.53 4651.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 460 0.000512 512 90 480 19200 2.35414 0.925952 5.70899 49.9975 59.1454 59.2817
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 1040 0.000128 512 250 1376 115200 7.77808 3.40787 86.1263 174.007 271.507 271.657
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 610 0.000512 4096 140 1856 26000 6.61002 155.924 209.119 371.698 371.753
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 870 0.000512 512 205 288 27200 1.55334 0.821248 4.50122 26.6214 33.624 33.7343
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 840 0.000256 1024 175 544 56000 5.98749 3.3809 33.0012 103.419 145.92 146.035
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 1000 3.2e-05 512 250 1184 460800 37.2305 13.1572 316.121 412.293 779.055 779.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 1490 0.001024 2048 320 320 16600 1.36346 8.8943 87.3835 97.685 97.741
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 1300 0.000128 1024 410 640 115200 13.8382 6.81434 78.4121 206.421 305.642 305.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 530 0.000512 512 180 320 6400 3.24317 0.837632 1.71155 26.4179 32.3939 32.5304
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 1460 6.4e-05 2048 140 6432 294000 35.5413 28.3738 3087.8 838.324 3990.15 3990.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 460 0.000512 512 90 480 19200 2.36493 0.927744 4.8616 50.0783 58.3893 58.5236
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 1040 0.000128 512 250 1376 115200 7.80022 3.41171 70.9578 172.823 255.173 255.314
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 610 0.000512 4096 140 1856 25800 6.57706 127.221 208.699 342.542 342.598
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 870 0.000512 512 205 288 26400 1.57802 0.825312 3.93875 26.4898 32.958 33.065
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 840 0.000256 1024 175 544 55200 6.03536 3.38291 27.0241 103.614 140.185 140.294
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 1000 3.2e-05 512 250 1184 460800 37.2374 13.1684 260.841 412.605 724.098 724.273
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 1490 0.001024 2048 320 320 16500 1.35987 7.82122 86.9388 96.162 96.2198
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 1300 0.000128 1024 410 640 115200 13.8377 6.81984 64.69 206.67 292.174 292.299
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 1460 6.4e-05 2048 140 6432 294336 35.3792 28.3428 5238.2 838.713 6140.75 6140.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 460 0.000512 512 90 480 19712 2.27754 0.907712 7.69949 49.448 60.4949 60.6313
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 1040 0.000128 512 250 1376 118272 7.61891 3.41062 122.036 171.293 304.54 304.685
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 610 0.000512 4096 140 1856 26096 6.6007 217.377 209.33 433.352 433.408
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 870 0.000512 512 205 288 27776 1.5335 0.82288 6.37094 27.7244 36.5794 36.6838
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 840 0.000256 1024 175 544 58240 5.98272 3.42688 47.0066 105.578 162.117 162.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 1000 3.2e-05 512 250 1184 458752 37.5098 13.186 436.799 414.02 901.77 901.949
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 1490 0.001024 2048 320 320 16800 1.36595 12.4088 87.9518 101.77 101.826
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 1300 0.000128 1024 410 640 118272 13.8703 6.83008 112.229 209.62 342.707 342.835
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 530 0.000512 512 180 320 3584 3.16458 0.763904 1.3631 24.9019 30.3717 30.505
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 1460 6.4e-05 2048 140 6432 293888 35.3269 28.3726 3653.7 836.811 4554.33 4554.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 460 0.000512 512 90 480 17920 2.20176 0.844928 5.06454 47.2434 55.511 55.641
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 1040 0.000128 512 250 1376 114688 7.51072 3.37366 82.9611 170.714 264.751 264.893
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 610 0.000512 4096 140 1856 25984 6.6007 152.779 209.146 368.57 368.626
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 870 0.000512 512 205 288 26880 1.51568 0.798208 4.43546 26.1583 33.0352 33.1448
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 840 0.000256 1024 175 544 57344 5.92634 3.37798 32.88 103.756 146.07 146.176
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 1000 3.2e-05 512 250 1184 430080 38.479 13.0314 286.441 403.922 742.114 742.304
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 1490 0.001024 2048 320 320 16576 1.36266 8.50886 86.1411 96.0555 96.1107
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 1300 0.000128 1024 410 640 114688 13.8923 6.82928 76.3028 207.308 304.489 304.614
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 4 28 32 530 0.000512 512 180 320 0 0.768928 0.005568 24.2953 25.138
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 1460 6.4e-05 2048 140 6432 292992 35.3799 28.3416 2986.25 837.886 3887.97 3888.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 460 0.000512 512 90 480 16128 2.43622 0.903232 4.05533 49.5916 57.1426 57.2781
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 1040 0.000128 512 250 1376 107520 7.94077 3.37898 64.9011 171.068 247.472 247.613
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 610 0.000512 4096 140 1856 25872 6.60829 123.613 209.279 339.547 339.603
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 870 0.000512 512 205 288 26880 1.52336 0.802816 3.99309 26.2155 32.6573 32.7676
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 840 0.000256 1024 175 544 53760 5.92416 3.30966 25.8304 101.595 136.788 136.895
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 1000 3.2e-05 512 250 1184 430080 38.5415 13.0436 236.602 404.383 692.806 692.982
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 1490 0.001024 2048 320 320 16464 1.36256 7.516 86.136 95.0586 95.1132
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 1300 0.000128 1024 410 640 118272 13.908 6.84045 65.3896 209.805 296.098 296.223
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 6 28 32 530 0.000512 512 180 320 0 0.658592 0.005696 21.995 22.7284
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 1460 6.4e-05 2048 140 6432 294240 35.4743 28.3831 5129.02 837.226 6030.23 6030.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 460 0.000512 512 90 480 19200 2.37107 0.92896 7.52819 49.9404 60.928 61.0591
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 1040 0.000128 512 250 1376 115200 7.76896 3.40381 115.531 170.732 297.62 297.762
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 610 0.000512 4096 140 1856 26160 6.62579 215.394 209.505 431.57 431.626
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 870 0.000512 512 205 288 27840 1.53574 0.821184 6.34688 27.6957 36.5269 36.6314
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 840 0.000256 1024 175 544 57600 6.00986 3.41405 45.3579 104.582 159.492 159.599
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 1000 3.2e-05 512 250 1184 460800 37.2244 13.1618 423.876 412.262 886.768 886.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 1490 0.001024 2048 320 320 16800 1.36672 11.9317 87.8254 101.168 101.224
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 1300 0.000128 1024 410 640 119040 13.7864 6.84442 110.118 208.915 339.821 339.949
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 530 0.000512 512 180 320 7680 3.16038 0.834784 2.35158 27.5892 34.1207 34.2464
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 1460 6.4e-05 2048 140 6432 293760 35.3772 28.3486 3654.81 837.698 4556.35 4556.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 460 0.000512 512 90 480 19200 2.35885 0.924416 5.36333 50.0212 58.8284 58.966
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 1040 0.000128 512 250 1376 115200 7.76173 3.40378 83.238 174.023 268.61 268.755
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 610 0.000512 4096 140 1856 25920 6.59456 151.835 208.968 367.442 367.497
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 870 0.000512 512 205 288 26880 1.55715 0.821216 4.51712 27.7006 34.7238 34.8339
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 840 0.000256 1024 175 544 55680 5.99216 3.3736 31.529 103.472 144.499 144.607
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 1000 3.2e-05 512 250 1184 460800 37.1833 13.1461 306.094 412.934 769.6 769.776
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 1490 0.001024 2048 320 320 16560 1.36669 8.86784 87.5428 97.8203 97.8757
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 1300 0.000128 1024 410 640 115200 13.7913 7.10608 76.9515 206.473 304.477 304.605
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 530 0.000512 512 180 320 7680 3.16893 0.837856 1.94989 26.4806 32.6219 32.7572
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 1460 6.4e-05 2048 140 6432 292320 35.4956 28.458 3021.52 836.119 3921.71 3921.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 460 0.000512 512 90 480 11520 2.4129 0.809472 3.22272 45.4597 52.0625 52.1972
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 1040 0.000128 512 250 1376 103680 8.11578 3.36486 63.4782 174.302 249.444 249.584
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 610 0.000512 4096 140 1856 25920 6.62422 126.009 209.714 342.391 342.446
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 870 0.000512 512 205 288 25920 1.54646 0.800864 3.99526 26.11 32.5795 32.6859
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 840 0.000256 1024 175 544 57600 6.04122 3.42317 28.2197 105.005 142.816 142.926
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 1000 3.2e-05 512 250 1184 414720 39.6214 13.0484 231.219 402.444 686.573 686.751
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 1490 0.001024 2048 320 320 16560 1.36454 7.1256 86.1224 94.655 94.7127
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 1300 0.000128 1024 410 640 115200 14.1238 6.84429 64.6851 209.379 295.189 295.313
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 6 30 32 530 0.000512 512 180 320 0 0.731904 0.004832 24.1545 24.9628
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 1460 6.4e-05 2048 140 6432 294400 35.3753 28.4308 5153.87 838.323 6056.12 6056.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 460 0.000512 512 90 480 20480 2.33552 0.940032 7.74317 51.3448 62.5229 62.6606
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 1040 0.000128 512 250 1376 118784 7.73907 3.41437 120.256 172.409 304.006 304.151
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 610 0.000512 4096 140 1856 26112 6.61504 214.204 209.323 430.188 430.244
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 870 0.000512 512 205 288 27648 1.5649 0.833888 6.31546 27.9692 36.8131 36.9234
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 840 0.000256 1024 175 544 58368 5.96557 3.41181 46.4061 104.698 160.609 160.721
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 1000 3.2e-05 512 250 1184 475136 36.9505 13.3263 442.456 417.747 910.729 910.918
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 1490 0.001024 2048 320 320 16768 1.3679 12.1533 88.5249 102.088 102.146
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 1300 0.000128 1024 410 640 118784 13.7947 6.83622 110.437 209.131 340.361 340.494
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 530 0.000512 512 180 320 4096 3.22771 0.792928 1.50186 25.582 31.2863 31.4201
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 1460 6.4e-05 2048 140 6432 292864 35.3218 28.2767 3476.2 835.733 4375.65 4375.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 460 0.000512 512 90 480 16384 2.37181 0.886784 4.58922 47.9563 55.9605 56.093
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 1040 0.000128 512 250 1376 114688 7.96464 3.41197 79.6073 176.04 267.21 267.354
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 610 0.000512 4096 140 1856 25856 6.57818 144.585 208.676 359.886 359.942
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 870 0.000512 512 205 288 24576 1.52666 0.780608 3.95043 26.6041 32.9922 33.0995
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 840 0.000256 1024 175 544 57344 6.0272 3.41402 31.318 104.851 145.737 145.848
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 1000 3.2e-05 512 250 1184 458752 38.4258 13.3276 293.208 417.767 762.97 763.156
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 1490 0.001024 2048 320 320 16640 1.36915 8.28701 89.6964 99.3945 99.4529
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 1300 0.000128 1024 410 640 118784 13.823 6.83213 75.3272 209.214 305.354 305.484
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 4 32 32 530 0.000512 512 180 320 0 0.673792 0.004768 22.8995 23.6474
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 1460 6.4e-05 2048 140 6432 293376 35.3782 28.3145 3160.36 838.216 4062.39 4062.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 460 0.000512 512 90 480 18432 2.30083 0.889984 4.82131 49.1145 57.2857 57.4177
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 1040 0.000128 512 250 1376 110592 7.4961 3.35267 69.7698 167.009 247.814 247.959
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 610 0.000512 4096 140 1856 25728 6.57843 132.434 208.792 347.847 347.902
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 870 0.000512 512 205 288 24576 1.54394 0.78288 3.64822 25.1542 31.2542 31.3617
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 840 0.000256 1024 175 544 55296 6.01338 3.37091 27.9558 103.74 141.21 141.316
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 1000 3.2e-05 512 250 1184 442368 35.6248 12.8119 254.756 396.787 700.22 700.398
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 1490 0.001024 2048 320 320 16512 1.36611 7.73734 85.0883 94.2344 94.2899
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 1300 0.000128 1024 410 640 116736 13.6864 6.81187 67.4132 206.813 294.884 295.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 6 32 32 530 0.000512 512 180 320 0 0.803424 0.004096 25.1146 25.998
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 1460 6.4e-05 2048 140 6440 294912 35.3687 28.3674 3989.71 838.102 4891.66 4891.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 460 0.000512 512 90 480 19968 2.34272 0.93984 5.83146 51.2797 60.55 60.6828
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 1040 0.000128 512 250 1400 119808 7.67024 3.41402 94.7635 172.205 278.236 278.378
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 610 0.000512 4096 140 1840 26368 6.62733 166.959 209.546 383.177 383.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 40 870 0.000512 512 205 280 26624 1.58099 0.82944 4.73299 26.2645 33.5462 33.6529
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 40 840 0.000256 1024 175 520 59648 5.92141 3.41523 58.6129 104.876 172.955 173.062
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 1000 3.2e-05 512 250 1200 471040 37.2268 13.3234 344.014 418.125 812.934 813.107
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 40 1490 0.001024 2048 320 320 16928 1.37232 16.2608 84.906 102.583 102.644
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 40 1300 0.000128 1024 410 640 116736 14.0082 6.83034 93.4761 209.616 324.089 324.213
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 530 0.000512 512 180 320 4096 3.41146 0.83136 1.15008 26.5808 32.1544 32.297
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 40 1460 6.4e-05 2048 140 6440 294656 35.3704 28.3264 2562.95 837.928 3464.69 3464.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 40 460 0.000512 512 90 480 19456 2.38704 0.942528 3.79376 51.3022 58.5888 58.7346
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 40 1040 0.000128 512 250 1400 118784 7.72509 3.41197 60.6484 172.733 244.709 244.864
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 40 610 0.000512 4096 140 1840 26304 6.6191 306.358 209.397 522.419 522.476
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 40 870 0.000512 512 205 280 26624 1.58486 0.829472 6.56848 27.3833 36.4948 36.613
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 40 840 0.000256 1024 175 520 59392 5.93619 3.40848 59.431 104.596 173.507 173.623
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 40 1000 3.2e-05 512 250 1200 466944 37.6072 13.3263 220.126 417.716 689.041 689.226
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 40 1490 0.001024 2048 320 320 16896 1.37626 16.2388 89.6396 107.298 107.346
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 40 1300 0.000128 1024 410 640 115712 14.0328 6.82832 75.8162 208.947 305.781 305.908
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 40 530 0.000512 512 180 320 4096 3.41754 0.83136 0.922688 26.5694 31.9211 32.072
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 1460 6.4e-05 2048 140 6440 294880 35.474 28.3832 4538.1 837.943 5440.02 5440.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 460 0.000512 512 90 480 19840 2.31261 0.924672 6.65446 49.8877 59.9342 60.0701
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 1040 0.000128 512 250 1400 120320 7.70813 3.42051 107.315 175.212 293.847 293.992
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 610 0.000512 4096 140 1840 26360 6.62528 188.334 209.581 404.585 404.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 870 0.000512 512 205 280 26560 1.57734 0.827392 5.25088 26.9425 34.7273 34.8367
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 40 840 0.000256 1024 175 520 59520 5.9551 3.42746 45.738 104.911 160.164 160.274
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 1000 3.2e-05 512 250 1200 471040 37.5883 13.3878 387.002 419.023 857.248 857.445
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 1490 0.001024 2048 320 320 16920 1.38048 10.625 89.9844 102.038 102.095
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 40 1300 0.000128 1024 410 640 116480 14.0831 6.84646 95.6132 209.691 326.394 326.525
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 530 0.000512 512 180 320 3840 3.3849 0.819584 1.21152 26.6322 32.2251 32.3647
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 1460 6.4e-05 2048 140 6440 294720 35.3692 28.4059 2879.94 838.809 3782.64 3782.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 460 0.000512 512 90 480 19200 2.36893 0.92576 4.27747 49.934 57.6637 57.8006
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 1040 0.000128 512 250 1400 120320 7.68307 3.42419 69.4908 177.039 257.823 257.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 610 0.000512 4096 140 1840 26320 6.62822 120.044 209.831 336.549 336.605
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 40 870 0.000512 512 205 280 26240 1.56656 0.817984 3.52138 26.6273 32.6596 32.768
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 40 840 0.000256 1024 175 520 58880 5.89658 3.39034 34.7329 104.202 148.354 148.466
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 1000 3.2e-05 512 250 1200 471040 37.5428 13.3745 250.864 419.428 721.456 721.648
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 1490 0.001024 2048 320 320 16880 1.37014 6.84032 90.7182 98.9727 99.0294
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 40 1300 0.000128 1024 410 640 116480 14.0689 6.8448 77.2271 209.867 308.171 308.301
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 530 0.000512 512 180 320 2560 3.46134 0.817152 0.854432 26.9787 32.2917 32.4399
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 40 1460 6.4e-05 2048 140 6440 294240 35.4743 28.3911 2353.92 837.239 3255.14 3255.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 40 460 0.000512 512 90 480 19200 2.35133 0.925696 3.68765 49.939 57.0621 57.1965
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 40 1040 0.000128 512 250 1400 115200 7.7775 3.40461 55.0006 176.143 242.514 242.661
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 40 610 0.000512 4096 140 1840 26280 6.63584 98.084 209.568 314.334 314.388
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 40 870 0.000512 512 205 280 25920 1.58102 0.821248 3.00643 27.6544 33.1861 33.297
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 40 840 0.000256 1024 175 520 58560 5.99392 3.41722 68.3659 104.586 182.494 182.606
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 40 1000 3.2e-05 512 250 1200 460800 37.1922 13.1616 201.319 412.611 664.534 664.712
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 40 1490 0.001024 2048 320 320 16800 1.36387 17.2806 88.9661 107.654 107.719
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 40 1300 0.000128 1024 410 640 115200 14.1094 6.84173 65.8134 208.857 295.779 295.915
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 40 530 0.000512 512 180 320 3840 3.38973 0.81936 1.01453 26.8473 32.2537 32.3961
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 1460 6.4e-05 2048 140 6440 294912 35.3755 28.3689 4184 838.077 5085.94 5086.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 460 0.000512 512 90 480 19200 2.34032 0.923648 5.8127 49.894 59.128 59.2642
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 1040 0.000128 512 250 1400 119808 7.62829 3.40611 99.3298 174.728 285.286 285.431
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 610 0.000512 4096 140 1840 26352 6.62445 172.947 209.516 389.131 389.187
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 870 0.000512 512 205 280 26496 1.57882 0.827328 4.84637 26.9444 34.3188 34.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 840 0.000256 1024 175 520 59520 5.92141 3.41402 35.8307 104.72 150.014 150.122
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 1000 3.2e-05 512 250 1200 466944 37.334 13.2934 357.899 416.159 824.931 825.108
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 1490 0.001024 2048 320 320 16896 1.36954 9.78669 89.5769 100.773 100.829
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 1300 0.000128 1024 410 640 115968 14.0413 6.8407 87.3945 209.259 317.699 317.825
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 530 0.000512 512 180 320 3072 3.42358 0.835584 0.99488 26.7249 32.1611 32.2927
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 1460 6.4e-05 2048 140 6440 294528 35.2935 28.3413 2726.02 838.306 3628.08 3628.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 460 0.000512 512 90 480 18432 2.38128 0.92544 3.85251 49.9402 57.2588 57.3916
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 1040 0.000128 512 250 1400 116736 7.66714 3.39539 63.3182 175.204 249.765 249.912
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 610 0.000512 4096 140 1840 26304 6.63318 113.324 209.717 329.718 329.775
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 870 0.000512 512 205 280 26112 1.56998 0.81904 3.08179 27.6577 33.2541 33.3616
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 840 0.000256 1024 175 520 59136 5.89139 3.3983 23.7316 104.369 137.515 137.626
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 1000 3.2e-05 512 250 1200 454656 37.6161 13.1234 227.057 412.468 690.512 690.694
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 1490 0.001024 2048 320 320 16800 1.36602 6.46275 88.3989 96.2702 96.3277
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 12 40 1300 0.000128 1024 410 640 115200 13.9986 7.11706 57.7785 208.458 287.51 287.641
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 4 12 40 530 0.000512 512 180 320 0 0.792992 0.004832 26.4813 27.352
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 1460 6.4e-05 2048 140 6440 294336 35.326 28.3505 2246.77 838.516 3149.08 3149.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 460 0.000512 512 90 480 16128 2.35997 0.88464 3.01498 47.9032 54.32 54.4584
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 1040 0.000128 512 250 1400 115200 7.64221 3.39402 52.6161 174.375 238.215 238.367
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 610 0.000512 4096 140 1840 26208 6.60797 93.2224 209.484 309.359 309.418
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 870 0.000512 512 205 280 25344 1.57037 0.811296 2.68666 25.7675 30.9644 31.0777
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 12 40 840 0.000256 1024 175 520 58752 5.8743 3.38739 28.6761 103.934 141.998 142.111
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 1000 3.2e-05 512 250 1200 442368 38.1168 17.3224 185.102 408.422 649.203 649.396
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 1490 0.001024 2048 320 320 16704 1.36397 5.34573 87.6163 94.3691 94.4289
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 12 40 1300 0.000128 1024 410 640 112896 14.0812 6.88333 47.1804 207.522 275.825 275.964
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 6 12 40 530 0.000512 512 180 320 0 0.778176 0.00432 24.9558 25.8226
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 1460 6.4e-05 2048 140 6440 294784 35.458 28.4784 5985.94 837.563 6887.56 6887.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 460 0.000512 512 90 480 19712 2.33229 0.933344 9.09222 49.9768 62.4912 62.6238
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 1040 0.000128 512 250 1400 120064 7.70317 3.41606 140.83 169.28 321.415 321.554
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 610 0.000512 4096 140 1840 26320 6.62118 246.35 209.395 462.41 462.464
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 870 0.000512 512 205 280 26880 1.58304 0.833536 6.9392 26.9039 36.3877 36.4925
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 840 0.000256 1024 175 520 59584 5.93446 3.4208 52.4828 105.323 167.292 167.399
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 1000 3.2e-05 512 250 1200 473088 37.1873 13.3792 513.151 418.278 982.246 982.428
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 1490 0.001024 2048 320 320 16856 1.36397 14.0049 89.3579 104.77 104.825
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 1300 0.000128 1024 410 640 116480 14.0495 6.84275 127.68 209.236 357.964 358.089
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 530 0.000512 512 180 320 3584 3.32093 0.811296 1.37402 25.446 31.1389 31.2686
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 1460 6.4e-05 2048 140 6440 294784 35.3544 28.4245 3762.25 837.742 4663.88 4663.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 460 0.000512 512 90 480 17920 2.34099 0.901952 5.25651 49.417 58.0766 58.2062
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 1040 0.000128 512 250 1400 118272 7.63072 3.40928 89.6057 174.476 275.304 275.444
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 610 0.000512 4096 140 1840 26208 6.61005 155.896 209.615 372.164 372.221
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 870 0.000512 512 205 280 25984 1.5807 0.821152 4.38227 26.6398 33.5507 33.6589
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 840 0.000256 1024 175 520 59136 5.93971 3.41642 32.5919 104.81 146.885 146.991
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 1000 3.2e-05 512 250 1200 458752 37.4846 13.1867 320.044 413.466 784.425 784.607
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 1490 0.001024 2048 320 320 16800 1.3655 8.85779 89.6779 99.9437 99.9983
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 1300 0.000128 1024 410 640 116480 14.0189 6.83488 80.0485 209.316 310.379 310.502
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 4 14 40 530 0.000512 512 180 320 0 0.761856 0.004928 24.8137 25.6507
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 1460 6.4e-05 2048 140 6440 294336 35.4649 28.3964 3043.31 837.659 3944.94 3945.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 460 0.000512 512 90 480 18816 2.33392 0.91136 4.69293 49.4821 57.5762 57.7117
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 1040 0.000128 512 250 1400 118272 7.78931 3.41971 72.8788 172.143 256.421 256.567
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 610 0.000512 4096 140 1840 26208 6.61568 126.327 209.699 342.684 342.743
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 870 0.000512 512 205 280 25536 1.55242 0.79872 3.66346 25.5262 31.6651 31.7706
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 840 0.000256 1024 175 520 59136 5.9585 3.42586 26.8522 105.007 141.373 141.482
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 1000 3.2e-05 512 250 1200 473088 37.1811 13.3736 268.649 418.802 738.245 738.427
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 1490 0.001024 2048 320 320 16632 1.35578 7.20077 88.6005 97.1984 97.256
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 14 40 1300 0.000128 1024 410 640 115584 14.118 6.84237 65.5874 209.634 296.338 296.467
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 6 14 40 530 0.000512 512 180 320 0 0.82016 0.005216 25.4896 26.3852
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 1460 6.4e-05 2048 140 6440 294656 35.3342 28.2972 5487.12 838.055 6388.92 6389.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 460 0.000512 512 90 480 19456 2.37254 0.939616 8.33821 51.3001 63.1084 63.2417
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 1040 0.000128 512 250 1400 118784 7.89466 3.41584 130.627 169.478 312.274 312.877
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 610 0.000512 4096 140 1840 26304 6.61946 229.759 209.397 445.82 445.874
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 870 0.000512 512 205 280 26624 1.58045 0.830624 6.53693 26.8647 35.942 36.0475
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 840 0.000256 1024 175 520 59392 5.90502 3.40787 48.6628 104.599 162.699 162.808
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 1000 3.2e-05 512 250 1200 466944 37.5869 13.3257 466.637 417.701 935.487 935.665
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 1490 0.001024 2048 320 320 16896 1.37165 13.2198 89.4924 104.128 104.184
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 1300 0.000128 1024 410 640 115712 14.0029 6.82803 118.189 209.022 348.196 348.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 530 0.000512 512 180 320 4096 3.42102 0.845312 1.51069 26.9329 32.8926 33.024
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 1460 6.4e-05 2048 140 6440 294400 35.3302 28.3233 3341.33 838.13 4243.23 4243.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 460 0.000512 512 90 480 18432 2.43171 0.942944 5.27731 51.3386 60.1504 60.2859
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 1040 0.000128 512 250 1400 118784 7.7272 3.40826 81.3284 172.183 264.83 264.979
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 610 0.000512 4096 140 1840 26240 6.61846 146.903 209.394 362.962 363.019
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 870 0.000512 512 205 280 26624 1.58394 0.8336 4.34061 26.7765 33.6636 33.7725
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 840 0.000256 1024 175 520 59392 5.90749 3.41197 30.9686 104.679 145.1 145.213
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 1000 3.2e-05 512 250 1200 458752 38.3664 13.3333 290.032 417.682 759.653 759.838
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 1490 0.001024 2048 320 320 16768 1.36602 8.40413 88.7317 98.5443 98.6019
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 1300 0.000128 1024 410 640 114688 14.1149 6.83462 73.6249 209.038 303.774 303.903
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 4 16 40 530 0.000512 512 180 320 0 0.79472 0.004352 25.3747 26.2442
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 1460 6.4e-05 2048 140 6440 294144 35.3425 28.3041 2762.33 836.724 3662.81 3662.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 460 0.000512 512 90 480 15360 2.41267 0.882976 3.69018 47.9108 55.057 55.1984
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 1040 0.000128 512 250 1400 116736 7.66358 3.40563 65.0174 172.977 249.249 249.395
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 610 0.000512 4096 140 1840 26112 6.60931 119.585 209.003 335.241 335.294
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 870 0.000512 512 205 280 26112 1.57686 0.821248 3.35165 26.0286 31.9072 32.0166
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 840 0.000256 1024 175 520 58368 5.8545 3.37091 25.3098 103.369 138.034 138.142
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 1000 3.2e-05 512 250 1200 442368 38.8557 13.1236 227.047 412.131 691.404 691.595
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 1490 0.001024 2048 320 320 16704 1.36659 7.05789 88.344 96.8149 96.8702
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 1300 0.000128 1024 410 640 113664 13.8829 6.79728 60.1737 206.328 287.342 287.468
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 6 16 40 530 0.000512 512 180 320 0 0.792576 0.004096 24.965 25.835
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 1460 6.4e-05 2048 140 6440 294624 35.4438 28.3791 5712.2 838.487 6614.62 6614.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 460 0.000512 512 90 480 18432 2.37174 0.917248 7.93088 49.68 61.055 61.1942
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 1040 0.000128 512 250 1400 117504 7.70509 3.41299 134.391 170.475 316.173 316.324
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 610 0.000512 4096 140 1840 26280 6.61504 235.407 209.506 451.575 451.633
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 870 0.000512 512 205 280 26496 1.57334 0.821408 6.63523 26.6848 35.8432 35.9582
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 840 0.000256 1024 175 520 59328 5.92221 3.40998 49.4766 104.618 163.562 163.675
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 1000 3.2e-05 512 250 1200 460800 37.4722 13.2097 487.814 414.659 953.402 953.588
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 1490 0.001024 2048 320 320 16848 1.36413 13.3301 88.782 103.52 103.578
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 1300 0.000128 1024 410 640 115200 14.0903 6.84442 119.724 208.985 349.798 349.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 530 0.000512 512 180 320 2304 3.33629 0.7944 1.07238 25.4843 30.8694 31.0013
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 1460 6.4e-05 2048 140 6440 294336 35.3465 28.4344 3694.22 838.609 4596.73 4596.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 460 0.000512 512 90 480 16128 2.37485 0.88352 4.72128 47.9013 56.042 56.1772
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 1040 0.000128 512 250 1400 115200 7.62429 3.39398 85.2378 172.939 269.381 269.525
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 610 0.000512 4096 140 1840 26208 6.61581 152.905 209.509 369.075 369.132
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 870 0.000512 512 205 280 25344 1.57149 0.808064 4.21306 27.2673 33.9855 34.096
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 840 0.000256 1024 175 520 58752 5.8744 3.38246 31.6857 103.943 145.013 145.126
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 1000 3.2e-05 512 250 1200 442368 38.1057 13.0474 301.626 408.518 761.539 761.725
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 1490 0.001024 2048 320 320 16704 1.36512 8.67283 87.3613 97.4409 97.4972
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 1300 0.000128 1024 410 640 112896 14.0642 6.82128 76.2223 207.602 304.867 305
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 4 18 40 530 0.000512 512 180 320 0 0.796672 0.00416 25.2188 26.0918
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 1460 6.4e-05 2048 140 6440 293760 35.5104 28.3607 3255.79 837.766 4157.55 4157.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 460 0.000512 512 90 480 17280 2.41606 0.916096 4.48253 49.7666 57.7391 57.8791
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 1040 0.000128 512 250 1400 110592 7.92042 3.39149 72.4566 174.208 258.153 258.301
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 610 0.000512 4096 140 1840 26136 6.61872 134.508 209.498 350.666 350.724
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 870 0.000512 512 205 280 25920 1.5632 0.80896 3.91696 26.3899 32.8059 32.9148
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 840 0.000256 1024 175 520 58752 5.97469 3.41613 27.9286 104.778 142.228 142.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 1000 3.2e-05 512 250 1200 442368 38.1515 13.0579 265.608 408.395 725.451 725.635
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 1490 0.001024 2048 320 320 16632 1.36381 8.07789 87.6095 97.0947 97.151
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 1300 0.000128 1024 410 640 114048 14.2162 6.84438 68.1834 209.119 298.514 298.641
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 6 18 40 530 0.000512 512 180 320 0 0.72528 0.005024 24.0468 24.8453
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 1460 6.4e-05 2048 140 6440 293760 35.3353 28.3588 2905.39 838.345 3807.54 3807.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 460 0.000512 512 90 480 13824 2.46736 0.88576 3.42541 47.9772 54.9152 55.0486
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 1040 0.000128 512 250 1400 110592 7.49142 3.35398 65.3053 173.839 250.17 250.318
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 610 0.000512 4096 140 1840 25920 6.57734 118.774 208.569 333.964 334.019
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 870 0.000512 512 205 280 23040 1.56336 0.778944 3.38896 26.6317 32.4907 32.5986
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 840 0.000256 1024 175 520 57600 5.8095 3.33824 25.3729 102.511 137.157 137.265
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 1000 3.2e-05 512 250 1200 405504 39.1098 12.8102 220.214 395.913 668.292 668.467
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 1490 0.001024 2048 320 320 16416 1.35987 6.87213 85.2318 93.5053 93.5621
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 1300 0.000128 1024 410 640 110592 13.9294 6.77763 59.6716 204.479 285.009 285.137
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 8 18 40 530 0.000512 512 180 320 0 0.793536 0.004384 26.2492 27.1189
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 1460 6.4e-05 2048 140 6440 294720 35.3845 28.429 5337.58 838.201 6239.72 6239.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 460 0.000512 512 90 480 19200 2.34678 0.923808 7.85958 49.9191 61.2082 61.345
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 1040 0.000128 512 250 1400 120320 7.68205 3.41718 128.173 172.743 312.202 312.342
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 610 0.000512 4096 140 1840 26320 6.63149 220.942 209.599 437.217 437.269
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 870 0.000512 512 205 280 26240 1.56189 0.81776 6.21392 25.9693 34.6949 34.8017
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 840 0.000256 1024 175 520 58880 5.89472 3.38944 45.9563 104.121 159.49 159.595
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 1000 3.2e-05 512 250 1200 471040 37.5404 13.3755 463.111 419.145 933.414 933.587
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 1490 0.001024 2048 320 320 16880 1.37216 12.4188 89.6244 103.456 103.512
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 1300 0.000128 1024 410 640 116480 14.0627 6.83802 113.045 209.69 343.795 343.919
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 530 0.000512 512 180 320 2560 3.45526 0.835584 1.13101 26.6479 32.2503 32.3798
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 1460 6.4e-05 2048 140 6440 294400 35.3264 28.3376 3638.32 838.831 4540.93 4541.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 460 0.000512 512 90 480 17920 2.41907 0.929216 5.27878 49.9875 58.7716 58.9043
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 1040 0.000128 512 250 1400 117760 7.59142 3.3968 86.7852 174.366 272.324 272.462
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 610 0.000512 4096 140 1840 26240 6.62528 151.613 209.772 368.054 368.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 870 0.000512 512 205 280 25600 1.57946 0.8192 4.30771 26.6572 33.4874 33.5994
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 840 0.000256 1024 175 520 57600 5.87923 3.36896 30.9495 103.428 143.753 143.863
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 1000 3.2e-05 512 250 1200 450560 38.112 13.1302 305.598 412.509 769.597 769.784
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 1490 0.001024 2048 320 320 16800 1.37552 8.74701 89.7138 99.8789 99.9347
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 1300 0.000128 1024 410 640 112640 13.9579 6.81779 75.2918 206.485 302.717 302.844
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 4 20 40 530 0.000512 512 180 320 0 0.765952 0.006144 24.6785 25.5189
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 1460 6.4e-05 2048 140 6440 293760 35.3748 28.3275 3025.38 837.556 3926.76 3926.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 460 0.000512 512 90 480 19200 2.36304 0.930784 4.76474 50.0163 58.2348 58.3762
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 1040 0.000128 512 250 1400 115200 7.75645 3.4033 70.9721 173.922 256.244 256.389
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 610 0.000512 4096 140 1840 26160 6.63174 125.93 209.564 342.172 342.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 870 0.000512 512 205 280 24960 1.60438 0.823648 3.64413 26.5853 32.7847 32.901
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 840 0.000256 1024 175 520 57600 5.89667 3.3792 25.8476 103.456 138.709 138.827
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 1000 3.2e-05 512 250 1200 460800 37.159 13.1461 260.193 412.272 723.015 723.206
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 1490 0.001024 2048 320 320 16560 1.35578 7.61037 88.6436 97.6515 97.7121
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 1300 0.000128 1024 410 640 111360 14.095 6.81181 62.1674 206.442 289.678 289.814
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 6 20 40 530 0.000512 512 180 320 0 0.83968 0.004832 26.2415 27.1595
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 1460 6.4e-05 2048 140 6440 293120 35.2857 28.3003 2976.67 835.306 3875.68 3875.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 460 0.000512 512 90 480 15360 2.32253 0.851072 3.86902 47.3149 54.5122 54.6468
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 1040 0.000128 512 250 1400 112640 7.90147 3.40582 67.923 173.667 253.083 253.227
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 610 0.000512 4096 140 1840 25920 6.59251 127.772 208.712 343.12 343.179
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 870 0.000512 512 205 280 25600 1.59306 0.825344 3.79702 26.6213 32.9659 33.0735
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 840 0.000256 1024 175 520 56320 5.95933 3.37494 25.5711 103.568 138.601 138.711
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 1000 3.2e-05 512 250 1200 450560 38.1502 13.1242 247.637 412.89 712.04 712.219
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 1490 0.001024 2048 320 320 16640 1.37398 7.56416 88.5351 97.5157 97.5732
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 1300 0.000128 1024 410 640 112640 13.9971 6.79952 62.0758 206.553 289.583 289.706
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 1460 6.4e-05 2048 140 6440 294528 35.3004 28.3146 5044.58 838.327 5946.64 5946.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 460 0.000512 512 90 480 18432 2.37517 0.923776 7.14982 49.9406 60.5453 60.6764
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 1040 0.000128 512 250 1400 116736 7.64614 3.3936 116.741 171.011 298.979 299.116
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 610 0.000512 4096 140 1840 26304 6.62618 210.304 210.416 427.39 427.448
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 870 0.000512 512 205 280 26112 1.56515 0.8192 5.67466 26.603 34.7867 34.8932
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 840 0.000256 1024 175 520 59136 5.88714 3.4049 43.5308 104.37 157.318 157.427
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 1000 3.2e-05 512 250 1200 454656 37.6383 13.128 418.208 412.552 881.769 881.945
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 1490 0.001024 2048 320 320 16800 1.36621 11.7492 88.394 101.55 101.605
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 1300 0.000128 1024 410 640 115200 13.9776 6.8175 105.257 208.466 334.677 334.799
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 2 24 40 530 0.000512 512 180 320 0 0.791264 0.00496 25.4599 26.3267
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 1460 6.4e-05 2048 140 6440 294144 35.3556 28.6972 3586.78 838.182 4489.76 4489.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 460 0.000512 512 90 480 15360 2.41306 0.881856 4.42131 47.9363 55.8109 55.9459
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 1040 0.000128 512 250 1400 116736 7.66563 3.40314 83.8294 173.033 268.112 268.257
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 610 0.000512 4096 140 1840 26112 6.60435 148.82 209.258 364.725 364.779
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 870 0.000512 512 205 280 26112 1.57731 0.821632 4.07146 26.6789 33.275 33.3824
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 840 0.000256 1024 175 520 58368 5.85629 3.36938 31.3608 103.506 144.219 144.331
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 1000 3.2e-05 512 250 1200 442368 38.8723 13.1297 291.307 412.633 756.184 756.372
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 1490 0.001024 2048 320 320 16704 1.36966 8.73242 88.4079 98.5538 98.6092
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 1300 0.000128 1024 410 640 113664 13.8964 6.79942 74.9567 206.788 302.597 302.723
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 4 24 40 530 0.000512 512 180 320 0 0.794624 0.00448 24.9936 25.8626
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 1460 6.4e-05 2048 140 6440 293760 35.3421 28.3382 2948.02 839.013 3850.84 3850.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 460 0.000512 512 90 480 13824 2.47802 0.88704 3.49645 47.9976 55.0184 55.1547
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 1040 0.000128 512 250 1400 110592 7.48038 3.35626 66.2159 170.392 247.628 247.771
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 610 0.000512 4096 140 1840 25920 6.57613 121.228 208.736 336.583 336.637
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 870 0.000512 512 205 280 23040 1.56486 0.780128 3.44355 25.0919 31.0079 31.1141
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 840 0.000256 1024 175 520 57600 5.80963 3.3392 25.7382 102.589 137.604 137.712
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 1000 3.2e-05 512 250 1200 405504 39.1193 12.8087 222.954 396.302 671.422 671.599
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 1490 0.001024 2048 320 320 16416 1.35402 6.93171 85.2746 93.6034 93.6578
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 1300 0.000128 1024 410 640 110592 13.9234 6.77565 60.5572 204.636 286.05 286.175
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 6 24 40 530 0.000512 512 180 320 0 0.793056 0.004576 25.0567 25.9249
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 1460 6.4e-05 2048 140 6440 293376 35.3799 28.3024 2760.31 838.037 3662.14 3662.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 460 0.000512 512 90 480 12288 2.55043 0.88656 3.21882 49.1115 55.9265 56.0577
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 1040 0.000128 512 250 1400 110592 7.5032 3.35341 61.7982 170.969 243.808 243.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 610 0.000512 4096 140 1840 25728 6.55002 113.555 208.171 328.32 328.374
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 870 0.000512 512 205 280 24576 1.54218 0.78272 3.3945 26.5359 32.3823 32.4875
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 840 0.000256 1024 175 520 58368 5.86982 3.37069 24.5509 103.727 137.646 137.752
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 1000 3.2e-05 512 250 1200 393216 40.2693 12.8204 201.386 396.172 650.887 651.061
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 1490 0.001024 2048 320 320 16512 1.36029 7.16237 85.2829 93.8493 93.9051
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 1300 0.000128 1024 410 640 110592 14.1689 6.8055 56.8594 206.786 284.775 284.899
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 8 24 40 530 0.000512 512 180 320 0 0.798912 0.005536 26.3846 27.2597
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 1460 6.4e-05 2048 140 6440 294800 35.5415 28.4249 5241.14 839.041 6144.26 6144.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 460 0.000512 512 90 480 19200 2.35446 0.928352 7.43549 49.9502 60.824 60.9592
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 1040 0.000128 512 250 1400 118400 7.5953 3.40582 124.118 170.148 305.449 305.592
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 610 0.000512 4096 140 1840 26300 6.6272 216.896 211.337 434.906 434.965
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 870 0.000512 512 205 280 25600 1.58218 0.817696 5.85325 26.6109 34.9933 35.1027
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 840 0.000256 1024 175 520 59200 5.91744 3.41443 45.3344 104.442 159.235 159.345
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 1000 3.2e-05 512 250 1200 460800 37.1993 13.1669 445.923 412.622 909.153 909.328
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 1490 0.001024 2048 320 320 16800 1.36486 12.1709 88.599 102.178 102.236
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 1300 0.000128 1024 410 640 115200 14.0603 6.84675 110.345 208.66 340.071 340.197
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 530 0.000512 512 180 320 3200 3.42861 0.838944 1.34554 26.5511 32.3508 32.4813
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 1460 6.4e-05 2048 140 6440 294400 35.4609 28.3821 3556.1 837.583 4457.64 4457.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 460 0.000512 512 90 480 19200 2.36035 0.926208 5.26336 49.9923 58.6936 58.826
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 1040 0.000128 512 250 1400 115200 7.7663 3.40237 82.3825 174.129 267.863 268.007
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 610 0.000512 4096 140 1840 26200 6.62118 146.729 209.598 362.99 363.048
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 870 0.000512 512 205 280 25600 1.5929 0.82048 4.12966 27.7124 34.3825 34.488
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 840 0.000256 1024 175 520 57600 5.90723 3.3792 30.5654 103.427 143.407 143.514
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 1000 3.2e-05 512 250 1200 460800 37.226 13.1604 303.394 412.901 766.917 767.098
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 1490 0.001024 2048 320 320 16600 1.36192 8.27626 88.1093 97.7918 97.8473
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 1300 0.000128 1024 410 640 112000 14.0709 6.81482 73.3647 206.418 300.826 300.949
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 4 25 40 530 0.000512 512 180 320 0 0.839232 0.00528 27.4063 28.319
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 1460 6.4e-05 2048 140 6440 294000 35.5701 28.4279 3100.37 837.858 4002.34 4002.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 460 0.000512 512 90 480 19200 2.38573 0.933888 4.97549 50.0628 58.519 58.6605
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 1040 0.000128 512 250 1400 115200 7.81427 3.40931 72.0758 173.212 256.701 256.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 610 0.000512 4096 140 1840 26100 6.62358 129.755 209.604 346.028 346.088
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 870 0.000512 512 205 280 24000 1.62765 0.827392 3.72189 26.7257 33.026 33.137
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 840 0.000256 1024 175 520 57600 5.93402 3.3873 26.7865 103.555 139.788 139.899
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 1000 3.2e-05 512 250 1200 460800 37.2595 13.1693 264.116 412.382 727.163 727.349
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 1490 0.001024 2048 320 320 16500 1.36173 7.53616 88.1152 97.0549 97.1128
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 1300 0.000128 1024 410 640 110400 14.2668 6.82285 63.0837 206.561 290.896 291.028
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 1460 6.4e-05 2048 140 6440 294400 35.3778 28.3837 2822.42 838.135 3724.43 3724.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 460 0.000512 512 90 480 19200 2.38102 0.938432 4.57766 50.126 58.1817 58.312
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 1040 0.000128 512 250 1400 115200 7.77322 3.40378 65.8119 172.043 249.217 249.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 610 0.000512 4096 140 1840 26000 6.6272 116.894 209.603 333.168 333.221
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 870 0.000512 512 205 280 25600 1.59898 0.825344 3.63437 26.6879 32.8732 32.9765
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 840 0.000256 1024 175 520 57600 5.91485 3.38214 24.9159 103.689 138.031 138.137
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 1000 3.2e-05 512 250 1200 460800 37.2024 13.1488 240.417 412.427 703.432 703.601
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 1490 0.001024 2048 320 320 16400 1.35818 6.64592 87.64 95.6867 95.7419
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 1300 0.000128 1024 410 640 108800 14.3312 6.81296 56.7021 207.376 285.379 285.502
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 1460 6.4e-05 2048 140 6432 294912 35.3152 28.3801 4273.04 838.221 5175.08 5175.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 460 0.000512 512 90 480 19456 2.38141 0.939264 6.33155 51.2753 61.0858 61.2229
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 1040 0.000128 512 250 1392 117760 7.75488 3.41216 100.037 173.794 285.184 285.322
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 610 0.000512 4096 140 1872 26144 6.62528 181.344 209.611 397.623 397.681
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 48 870 0.000512 512 205 288 25600 1.59594 0.83184 5.09629 27.0564 34.7096 34.8189
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 48 840 0.000256 1024 175 528 56576 6.07974 3.41914 66.2532 104.898 180.778 180.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 1000 3.2e-05 512 250 1200 471040 37.1843 13.3284 367.073 417.604 835.434 835.612
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 48 1490 0.001024 2048 320 336 16800 1.37235 19.134 90.5404 111.09 111.156
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 48 1300 0.000128 1024 410 672 112640 14.3573 6.82992 103.169 209.678 334.192 334.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 530 0.000512 512 180 336 4096 3.41725 0.831488 1.24278 27.1278 32.8049 32.948
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 48 1460 6.4e-05 2048 140 6432 294656 35.3526 28.3209 2756.17 838.753 3658.72 3658.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 48 460 0.000512 512 90 480 19456 2.38598 0.939584 4.18307 51.3172 58.986 59.1217
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 48 1040 0.000128 512 250 1392 116736 7.83702 3.41402 64.6396 174.469 250.541 250.688
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 48 610 0.000512 4096 140 1872 26112 6.6304 359.095 209.75 575.521 575.577
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 48 870 0.000512 512 205 288 25600 1.6016 0.829728 3.49187 27.5571 33.6104 33.729
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 48 840 0.000256 1024 175 528 56320 6.07654 3.40854 65.1996 104.694 179.508 179.617
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 48 1000 3.2e-05 512 250 1200 466944 37.5791 13.3307 236.568 418.043 705.779 705.958
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 48 1490 0.001024 2048 320 336 16768 1.37344 19.0479 89.4685 109.93 109.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 48 1300 0.000128 1024 410 672 111616 14.3733 6.82598 84.7789 209.148 315.284 315.413
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 48 530 0.000512 512 180 336 4096 3.4175 0.83248 1.00662 27.6866 33.1246 33.2673
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 48 1460 6.4e-05 2048 140 6432 294528 35.286 28.3029 2286.85 838.496 3189.04 3189.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 48 460 0.000512 512 90 480 18432 2.3783 0.917728 3.34298 49.946 56.7445 56.8832
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 48 1040 0.000128 512 250 1392 113664 7.82899 3.39558 51.9538 176.277 239.644 239.799
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 48 610 0.000512 4096 140 1872 26016 6.61488 355.378 209.399 571.438 571.489
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 48 870 0.000512 512 205 288 24576 1.6041 0.819904 6.73885 28.259 37.5492 37.6668
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 48 840 0.000256 1024 175 528 56064 6.0577 3.40173 65.8208 104.399 179.812 179.922
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 48 1000 3.2e-05 512 250 1200 454656 37.6156 13.1426 190.17 412.556 653.734 653.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 48 1490 0.001024 2048 320 336 16704 1.37053 19.0335 88.4941 108.943 108.991
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 48 1300 0.000128 1024 410 672 110592 14.3728 6.82246 76.7487 208.513 306.618 306.754
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
2 4 6 8 48 530 0.000512 512 180 336 0 0.7784 0.004096 25.9174 26.7829
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 1460 6.4e-05 2048 140 6432 294720 35.515 28.5009 4171.84 838.6 5074.57 5074.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 460 0.000512 512 90 480 18560 2.37027 0.921792 5.69402 49.9053 59.0506 59.1831
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 1040 0.000128 512 250 1392 117760 7.85027 3.42051 97.1762 176.374 285.003 285.149
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 610 0.000512 4096 140 1872 26120 6.61613 174.031 209.637 390.326 390.382
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 870 0.000512 512 205 288 25600 1.59485 0.828928 4.87638 26.8873 34.3145 34.4243
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 48 840 0.000256 1024 175 528 56640 6.0841 3.42128 38.3884 104.996 153.019 153.129
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 1000 3.2e-05 512 250 1200 471040 37.6205 13.3837 358.36 419.347 828.956 829.145
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 1490 0.001024 2048 320 336 16760 1.37421 10.2367 90.1007 101.755 101.812
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 48 1300 0.000128 1024 410 672 112640 14.422 6.84154 89.2893 209.859 320.568 320.694
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 530 0.000512 512 180 336 3840 3.38371 0.820256 1.20662 26.739 32.3299 32.4729
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 1460 6.4e-05 2048 140 6432 294720 35.362 28.3197 2726.96 838.133 3628.89 3628.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 460 0.000512 512 90 480 17920 2.41498 0.923104 3.75293 49.9156 57.163 57.2998
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 1040 0.000128 512 250 1392 117760 7.84102 3.41834 63.9827 173.592 249.014 249.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 610 0.000512 4096 140 1872 26080 6.61504 113.93 209.496 330.086 330.142
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 870 0.000512 512 205 288 24960 1.59302 0.817152 3.19763 26.5403 32.2767 32.3871
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 48 840 0.000256 1024 175 528 55680 6.04755 3.39149 32.8972 104.12 146.58 146.691
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 1000 3.2e-05 512 250 1200 471040 37.5203 13.3663 234.227 419.092 704.447 704.635
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 1490 0.001024 2048 320 336 16720 1.36842 6.77197 89.531 97.7139 97.7715
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 48 1300 0.000128 1024 410 672 112640 14.3828 6.84237 59.1389 209.695 290.219 290.348
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 530 0.000512 512 180 336 2560 3.45686 0.817152 0.895616 25.9895 31.3394 31.4836
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 1460 6.4e-05 2048 140 6432 294240 35.4438 28.3661 2230.37 837.876 3132.18 3132.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 460 0.000512 512 90 480 17280 2.43344 0.925696 3.3208 49.9993 56.838 56.9692
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 1040 0.000128 512 250 1392 115200 7.7745 3.40045 52.583 173.98 237.918 238.062
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 610 0.000512 4096 140 1872 26040 6.61776 93.6944 209.613 309.969 310.026
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 48 870 0.000512 512 205 288 24960 1.59757 0.820992 2.89674 26.5864 32.0256 32.1347
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 48 840 0.000256 1024 175 528 55680 6.11722 3.41811 29.633 104.662 143.957 144.065
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 1000 3.2e-05 512 250 1200 460800 37.1996 13.1604 190.3 412.603 653.502 653.693
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 48 1490 0.001024 2048 320 336 16680 1.36381 16.7465 87.9739 106.127 106.189
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 48 1300 0.000128 1024 410 672 111360 14.4353 6.85056 61.0124 209.007 291.465 291.592
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 530 0.000512 512 180 336 3840 3.39523 0.819136 1.07168 27.3809 32.8484 32.9892
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 1460 6.4e-05 2048 140 6432 294912 35.3403 28.4967 5828.62 838.293 6730.87 6730.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 460 0.000512 512 90 480 18432 2.37379 0.921664 8.25594 49.8882 61.5986 61.7319
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 1040 0.000128 512 250 1392 116736 7.78694 3.4111 132.946 171.85 316.179 316.318
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 610 0.000512 4096 140 1872 26112 6.61085 240.238 209.47 456.364 456.417
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 870 0.000512 512 205 288 25344 1.59875 0.82944 6.52182 27.8258 36.8999 37.005
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 840 0.000256 1024 175 528 56448 6.07437 3.4128 51.0996 104.751 165.466 165.574
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 1000 3.2e-05 512 250 1200 466944 37.2519 13.2976 488.916 416.32 956.025 956.205
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 1490 0.001024 2048 320 336 16752 1.36787 13.9608 89.1054 104.476 104.534
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 1300 0.000128 1024 410 672 112128 14.3685 6.83939 125.416 209.284 356.061 356.188
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 530 0.000512 512 180 336 3072 3.42118 0.834016 1.24662 27.5903 33.2775 33.4052
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 1460 6.4e-05 2048 140 6432 294528 35.2979 28.3282 3643.01 838.406 4545.15 4545.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 460 0.000512 512 90 480 18432 2.3951 0.926656 5.2273 49.9466 58.6554 58.7837
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 1040 0.000128 512 250 1392 113664 7.81654 3.3991 83.3477 170.563 265.307 265.446
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 610 0.000512 4096 140 1872 26016 6.61133 151.376 209.443 367.473 367.526
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 870 0.000512 512 205 288 24576 1.60045 0.817152 4.10461 26.439 33.0886 33.1959
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 840 0.000256 1024 175 528 56064 6.03133 3.40086 31.7567 104.384 145.699 145.808
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 1000 3.2e-05 512 250 1200 454656 37.5969 13.1332 306.261 412.517 769.748 769.917
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 1490 0.001024 2048 320 336 16704 1.37011 8.77978 88.1161 98.3083 98.3653
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 12 48 1300 0.000128 1024 410 672 110592 14.3707 6.82579 78.5338 208.479 308.363 308.488
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 4 12 48 530 0.000512 512 180 336 0 0.792576 0.005184 25.3468 26.2143
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 1460 6.4e-05 2048 140 6432 294336 35.3663 28.492 2937.14 837.668 3838.78 3838.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 460 0.000512 512 90 480 16128 2.36451 0.87984 3.89686 47.877 55.1765 55.3142
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 1040 0.000128 512 250 1392 110592 7.88038 3.3913 66.5511 171.679 249.691 249.838
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 610 0.000512 4096 140 1872 25920 6.59427 121.695 208.905 337.24 337.297
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 870 0.000512 512 205 288 24192 1.59779 0.80864 3.34486 26.182 32.0621 32.1681
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 12 48 840 0.000256 1024 175 528 55296 6.03267 3.38739 42.6029 103.823 155.977 156.094
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 1000 3.2e-05 512 250 1200 442368 38.095 13.0502 243.086 408.011 702.485 702.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 1490 0.001024 2048 320 336 16560 1.35664 7.04349 87.0148 95.4579 95.5146
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 12 48 1300 0.000128 1024 410 672 110592 14.2762 6.81984 64.2364 207.303 292.79 292.921
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 6 12 48 530 0.000512 512 180 336 0 0.776416 0.005408 25.1849 26.0478
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 1460 6.4e-05 2048 140 6432 294144 35.353 28.5123 2493.76 837.514 3395.26 3395.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 460 0.000512 512 90 480 15360 2.41283 0.8848 3.40458 47.937 54.7964 54.9356
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 1040 0.000128 512 250 1392 110592 8.01446 3.40285 56.5627 177.195 245.36 245.502
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 610 0.000512 4096 140 1872 25920 6.61891 103.827 209.355 319.845 319.899
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 12 48 870 0.000512 512 205 288 24576 1.6088 0.821664 3.26499 26.6291 32.4532 32.5606
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 12 48 840 0.000256 1024 175 528 55296 5.99203 3.37053 38.4705 103.474 151.437 151.551
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 1000 3.2e-05 512 250 1200 442368 38.8421 13.1256 206.026 412.521 670.759 670.928
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 1490 0.001024 2048 320 336 16512 1.36093 5.95421 88.7667 96.1238 96.1813
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 12 48 1300 0.000128 1024 410 672 107520 14.4122 6.80285 72.4178 206.526 300.313 300.438
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 8 12 48 530 0.000512 512 180 336 0 0.78016 0.004096 25.2047 26.0708
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 1460 6.4e-05 2048 140 6432 294784 35.4601 28.381 5379.49 838.549 6282.01 6282.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 460 0.000512 512 90 480 18816 2.37584 0.926016 7.93709 50.0026 61.3986 61.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 1040 0.000128 512 250 1392 118272 7.79206 3.42323 125.441 170.257 307.097 307.241
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 610 0.000512 4096 140 1872 26096 6.61408 222.776 209.598 439.029 439.081
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 870 0.000512 512 205 288 25536 1.60842 0.833536 6.33734 26.9288 35.8356 35.9424
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 840 0.000256 1024 175 528 56448 6.09114 3.41552 47.4197 104.853 161.906 162.011
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 1000 3.2e-05 512 250 1200 473088 37.1982 13.3716 460.54 418.748 930.102 930.276
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 1490 0.001024 2048 320 336 16744 1.36707 13.0047 89.4507 103.864 103.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 1300 0.000128 1024 410 672 112000 14.4347 6.87136 116.477 209.462 347.399 347.521
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 530 0.000512 512 180 336 1792 3.43264 0.813024 0.972416 26.0578 31.4548 31.5863
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 1460 6.4e-05 2048 140 6432 294784 35.3405 28.3607 3402.28 837.913 4304.01 4304.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 460 0.000512 512 90 480 17920 2.36307 0.90736 5.02362 49.4202 57.8746 58.0102
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 1040 0.000128 512 250 1392 114688 7.82416 3.40682 80.6175 173.327 265.36 265.507
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 610 0.000512 4096 140 1872 25984 6.6111 142.172 209.114 357.942 357.997
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 870 0.000512 512 205 288 25088 1.59686 0.820896 4.0544 26.6868 33.2832 33.3942
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 840 0.000256 1024 175 528 56448 6.07392 3.41101 30.2964 104.83 144.738 144.846
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 1000 3.2e-05 512 250 1200 458752 37.5418 13.1838 294.724 413.55 759.241 759.423
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 1490 0.001024 2048 320 336 16688 1.37018 8.54467 88.6812 98.6418 98.6972
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 1300 0.000128 1024 410 672 111104 14.4688 6.83898 73.3821 209.356 304.206 304.331
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 4 14 48 530 0.000512 512 180 336 0 0.76752 0.00608 24.8211 25.6669
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 1460 6.4e-05 2048 140 6432 294336 35.4721 28.3594 2793.38 836.67 3694 3694.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 460 0.000512 512 90 480 16128 2.4368 0.905376 3.83622 49.45 56.787 56.9163
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 1040 0.000128 512 250 1392 118272 7.79779 3.42109 67.4254 175.297 254.126 254.267
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 610 0.000512 4096 140 1872 25872 6.59674 116.643 208.763 332.047 332.102
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 870 0.000512 512 205 288 24192 1.57997 0.798656 3.3921 26.003 31.8998 32.0064
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 840 0.000256 1024 175 528 56448 6.10413 3.4263 25.2567 104.885 139.802 139.908
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 1000 3.2e-05 512 250 1200 473088 37.2004 13.3775 247.341 418.293 716.457 716.635
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 1490 0.001024 2048 320 336 16632 1.37011 7.24451 89.3986 98.0563 98.1115
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 1300 0.000128 1024 410 672 110208 14.5989 7.0087 60.3459 209.383 291.492 291.617
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 6 14 48 530 0.000512 512 180 336 0 0.815104 0.004096 26.0397 26.9297
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 1460 6.4e-05 2048 140 6432 293888 35.3347 28.3392 2510 837.05 3410.84 3410.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 460 0.000512 512 90 480 14336 2.35965 0.845824 3.1161 47.2461 53.7248 53.8581
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 1040 0.000128 512 250 1392 107520 7.92131 3.37398 55.4162 172.825 239.726 239.868
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 610 0.000512 4096 140 1872 25760 6.57846 104.741 208.51 319.877 319.932
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 870 0.000512 512 205 288 23296 1.59894 0.80224 3.23238 26.0368 31.7907 31.9017
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 840 0.000256 1024 175 528 55552 6.00957 3.37962 22.8991 103.774 136.192 136.296
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 1000 3.2e-05 512 250 1200 430080 38.4577 13.0355 201.965 403.996 657.698 657.883
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 1490 0.001024 2048 320 336 16576 1.36806 6.34576 86.6253 94.3813 94.4364
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 14 48 1300 0.000128 1024 410 672 107520 14.4785 6.8137 53.2468 207.108 281.801 281.926
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 8 14 48 530 0.000512 512 180 336 0 0.767872 0.004384 25.09 25.9332
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 1460 6.4e-05 2048 140 6432 294656 35.3436 28.4746 5060.52 838.098 5962.55 5962.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 460 0.000512 512 90 480 19456 2.37123 0.936 7.74458 51.3012 62.5072 62.6382
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 1040 0.000128 512 250 1392 116736 7.83958 3.41197 119.936 170.197 301.565 301.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 610 0.000512 4096 140 1872 26112 6.62528 217.14 209.58 433.387 433.441
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 870 0.000512 512 205 288 25600 1.60474 0.832512 6.17498 26.9125 35.6467 35.754
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 840 0.000256 1024 175 528 56320 6.06003 3.40864 45.6585 104.616 159.868 159.976
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 1000 3.2e-05 512 250 1200 466944 37.5878 13.3268 443.016 418.933 913.099 913.269
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 1490 0.001024 2048 320 336 16768 1.37245 12.5829 89.5638 103.563 103.619
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 1300 0.000128 1024 410 672 111616 14.3575 6.83152 112.15 209.042 342.537 342.662
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 530 0.000512 512 180 336 4096 3.41731 0.845856 1.53862 26.9317 32.9103 33.0413
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 1460 6.4e-05 2048 140 6432 294400 35.3589 28.4604 3195.33 838.719 4097.99 4098.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 460 0.000512 512 90 480 18432 2.42816 0.940032 5.14294 51.3627 60.0336 60.1723
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 1040 0.000128 512 250 1392 114688 7.95174 3.41274 76.4097 176.473 264.435 264.594
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 610 0.000512 4096 140 1872 25984 6.61504 140.978 209.351 356.987 357.044
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 870 0.000512 512 205 288 25600 1.59997 0.832064 4.12182 26.963 33.6455 33.7551
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 840 0.000256 1024 175 528 56320 6.06803 3.40829 29.9323 104.755 144.296 144.405
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 1000 3.2e-05 512 250 1200 458752 38.3787 13.3315 281.099 417.988 751.031 751.214
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 1490 0.001024 2048 320 336 16640 1.36806 8.4439 89.2872 99.1414 99.1983
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 1300 0.000128 1024 410 672 110592 14.4792 6.83469 71.34 209.788 302.594 302.725
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 4 16 48 530 0.000512 512 180 336 0 0.794144 0.005568 25.5275 26.3974
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 1460 6.4e-05 2048 140 6432 294144 35.3501 28.4688 2606.22 836.805 3506.96 3507.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 460 0.000512 512 90 480 15360 2.41664 0.885344 3.68813 47.9084 55.0565 55.1957
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 1040 0.000128 512 250 1392 110592 8.01533 3.39795 59.0216 171.407 242.028 242.175
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 610 0.000512 4096 140 1872 25920 6.61568 117.922 209.193 333.777 333.834
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 870 0.000512 512 205 288 24576 1.60624 0.819328 3.45334 26.03 32.0393 32.1489
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 840 0.000256 1024 175 528 55296 5.99635 3.37277 24.7988 103.389 137.686 137.797
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 1000 3.2e-05 512 250 1200 442368 38.8434 13.1316 216.996 412.209 681.424 681.605
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 1490 0.001024 2048 320 336 16512 1.36141 6.86547 87.6756 95.9458 96.0041
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 1300 0.000128 1024 410 672 107520 14.4167 6.8279 58.8305 206.367 286.601 286.729
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 6 16 48 530 0.000512 512 180 336 0 0.795136 0.006112 24.9618 25.8347
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 1460 6.4e-05 2048 140 6432 292864 35.3339 28.285 2299.33 836.318 3199.38 3199.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 460 0.000512 512 90 480 16384 2.37622 0.884736 3.41142 47.9706 54.805 54.9455
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 1040 0.000128 512 250 1392 114688 7.96771 3.41197 54.091 177.153 242.812 242.958
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 610 0.000512 4096 140 1872 25856 6.60806 103.841 209.355 319.851 319.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 870 0.000512 512 205 288 22528 1.58566 0.779136 2.72682 25.6521 30.8731 30.9821
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 840 0.000256 1024 175 528 55296 6.14403 3.41114 21.6156 104.932 136.233 136.346
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 1000 3.2e-05 512 250 1200 458752 38.402 13.3263 197.783 418.065 667.815 668
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 1490 0.001024 2048 320 336 16384 1.35386 6.24534 88.431 96.0759 96.1371
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 1300 0.000128 1024 410 672 110592 14.5153 6.83213 52.3376 209.373 283.217 283.361
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 1460 6.4e-05 2048 140 6432 294624 35.4527 28.3656 5121.48 838.239 6023.65 6023.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 460 0.000512 512 90 480 18432 2.35213 0.911936 7.29933 49.6686 60.3923 60.5325
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 1040 0.000128 512 250 1392 115200 7.83731 3.40973 118.439 172.356 302.232 302.384
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 610 0.000512 4096 140 1872 26064 6.61274 213.923 210.103 430.691 430.751
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 870 0.000512 512 205 288 25344 1.60173 0.822784 6.1072 26.7272 35.3871 35.5032
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 840 0.000256 1024 175 528 56448 6.06147 3.41344 44.634 104.6 158.838 158.949
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 1000 3.2e-05 512 250 1200 460800 37.4865 13.2157 434.583 414.583 900.114 900.301
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 1490 0.001024 2048 320 336 16704 1.36822 12.3239 88.8182 102.555 102.613
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 1300 0.000128 1024 410 672 111744 14.3832 6.84237 109.302 209.012 339.699 339.826
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 530 0.000512 512 180 336 2304 3.33869 0.793568 1.17917 25.5118 31.006 31.1439
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 1460 6.4e-05 2048 140 6432 294336 35.3658 28.3966 3543.88 837.937 4445.7 4445.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 460 0.000512 512 90 480 16128 2.36925 0.882688 4.56138 47.8781 55.8517 55.9881
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 1040 0.000128 512 250 1392 110592 7.88723 3.38758 79.3778 173.993 264.834 264.978
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 610 0.000512 4096 140 1872 25920 6.59443 147.191 208.937 362.763 362.818
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 870 0.000512 512 205 288 24192 1.59232 0.805888 4.04134 26.3255 32.8872 32.9978
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 840 0.000256 1024 175 528 55296 6.04326 3.38835 30.886 103.848 144.294 144.403
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 1000 3.2e-05 512 250 1200 442368 38.089 13.0475 289.695 408.513 749.591 749.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 1490 0.001024 2048 320 336 16560 1.35994 8.57616 87.531 97.5094 97.5663
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 1300 0.000128 1024 410 672 110592 14.2691 6.81878 75.6392 207.336 304.218 304.343
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 4 18 48 530 0.000512 512 180 336 0 0.790624 0.00528 25.3253 26.1918
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 1460 6.4e-05 2048 140 6432 293760 35.502 28.4192 2998.99 838.044 3901.07 3901.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 460 0.000512 512 90 480 17280 2.41293 0.915168 4.39094 49.7682 57.6451 57.7792
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 1040 0.000128 512 250 1392 110592 7.92102 3.3936 67.5241 172.042 251.066 251.206
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 610 0.000512 4096 140 1872 25920 6.62016 124.803 209.721 341.188 341.244
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 870 0.000512 512 205 288 24192 1.60486 0.811488 3.6071 26.3975 32.5474 32.6532
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 840 0.000256 1024 175 528 55296 6.15136 3.41613 26.2837 104.814 140.795 140.902
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 1000 3.2e-05 512 250 1200 442368 38.1584 13.0601 246.006 408.535 706.002 706.182
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 1490 0.001024 2048 320 336 16416 1.35955 7.25395 87.3903 96.0479 96.102
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 1300 0.000128 1024 410 672 110592 14.5148 6.84035 64.0009 209.183 294.696 294.822
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 6 18 48 530 0.000512 512 180 336 0 0.727776 0.00576 24.0509 24.854
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 1460 6.4e-05 2048 140 6432 293760 35.3044 28.3546 2997.08 838.411 3899.26 3899.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 460 0.000512 512 90 480 13824 2.47853 0.88816 3.67146 47.9758 55.1717 55.3076
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 1040 0.000128 512 250 1392 101376 8.00237 3.35366 60.9062 167.687 240.138 240.276
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 610 0.000512 4096 140 1872 25632 6.56179 124.562 208.175 339.341 339.399
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 870 0.000512 512 205 288 23040 1.56627 0.78016 3.57117 25.4416 31.4846 31.591
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 840 0.000256 1024 175 528 52992 6.03715 3.34035 25.3274 102.497 137.328 137.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 1000 3.2e-05 512 250 1200 405504 39.0918 12.8123 222.104 395.836 670.086 670.266
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 1490 0.001024 2048 320 336 16416 1.35987 7.27718 85.0761 93.7551 93.8111
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 1300 0.000128 1024 410 672 105984 14.319 6.77312 61.4599 204.448 287.16 287.284
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 8 18 48 530 0.000512 512 180 336 0 0.798592 0.006144 25.0333 25.9092
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 1460 6.4e-05 2048 140 6432 294720 35.3747 28.4972 5057 838.781 5959.76 5959.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 460 0.000512 512 90 480 17920 2.40154 0.924512 7.01382 49.9381 60.4335 60.566
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 1040 0.000128 512 250 1392 117760 7.83107 3.41606 118.154 174.741 304.322 304.461
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 610 0.000512 4096 140 1872 26080 6.61853 212.101 209.664 428.427 428.483
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 870 0.000512 512 205 288 24960 1.58925 0.817152 5.92506 27.6181 36.0755 36.1832
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 840 0.000256 1024 175 528 55680 6.04662 3.38883 43.3517 104.202 157.119 157.225
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 1000 3.2e-05 512 250 1200 471040 37.5369 13.3796 431.295 419.51 901.956 902.139
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 1490 0.001024 2048 320 336 16720 1.36957 12.2607 83.1749 96.8472 96.9015
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 1300 0.000128 1024 410 672 112640 14.3834 6.83962 107.672 209.919 338.971 339.091
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 530 0.000512 512 180 336 2560 3.45546 0.833856 1.2551 26.6716 32.3957 32.5287
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 1460 6.4e-05 2048 140 6432 294400 35.3127 28.3116 3599.45 838.226 4501.41 4501.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 460 0.000512 512 90 480 17920 2.40496 0.92672 5.05462 49.9645 58.5101 58.6445
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 1040 0.000128 512 250 1392 112640 7.88346 3.39562 80.8517 170.637 262.952 263.094
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 610 0.000512 4096 140 1872 25920 6.6048 150.794 209.032 366.473 366.527
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 870 0.000512 512 205 288 24320 1.60592 0.8192 4.23811 26.5032 33.2965 33.3996
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 840 0.000256 1024 175 528 55040 5.99779 3.37091 30.9005 103.354 143.751 143.856
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 1000 3.2e-05 512 250 1200 450560 38.0923 13.1288 295.673 412.211 759.34 759.517
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 1490 0.001024 2048 320 336 16640 1.36464 8.80845 87.9372 98.1526 98.2079
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 1300 0.000128 1024 410 672 110080 14.1767 6.82803 76.2427 206.339 303.742 303.866
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 4 20 48 530 0.000512 512 180 336 0 0.763904 0.005952 24.4826 25.3198
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 1460 6.4e-05 2048 140 6432 293760 35.414 28.375 2975.73 838.36 3878 3878.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 460 0.000512 512 90 480 15360 2.53171 0.929792 3.78522 50.044 57.4486 57.5849
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 1040 0.000128 512 250 1392 115200 7.76202 3.40429 69.8825 172.05 253.29 253.432
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 610 0.000512 4096 140 1872 25920 6.61379 123.847 209.664 340.17 340.228
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 870 0.000512 512 205 288 24960 1.59814 0.82192 3.98307 26.0915 32.6248 32.7326
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 840 0.000256 1024 175 528 53760 6.08922 3.37258 25.8293 103.556 138.977 139.085
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 1000 3.2e-05 512 250 1200 460800 37.1851 13.1378 254.688 412.672 717.921 718.105
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 1490 0.001024 2048 320 336 16560 1.37136 7.95776 88.4966 97.8694 97.9251
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 1300 0.000128 1024 410 672 107520 14.424 6.81226 62.5172 206.641 290.554 290.679
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 6 20 48 530 0.000512 512 180 336 0 0.837792 0.005856 26.0529 26.9684
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 1460 6.4e-05 2048 140 6432 293120 35.2945 28.2914 2766.18 835.081 3664.97 3665.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 460 0.000512 512 90 480 15360 2.34685 0.85632 3.91354 47.3151 54.586 54.7216
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 1040 0.000128 512 250 1392 112640 7.91171 3.40102 63.3853 175.555 250.435 250.581
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 610 0.000512 4096 140 1872 25600 6.5584 114.071 208.143 328.818 328.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 870 0.000512 512 205 288 23040 1.65248 0.825344 3.40765 26.618 32.628 32.7419
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 840 0.000256 1024 175 528 53760 6.09043 3.37066 24.7173 103.55 137.857 137.966
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 1000 3.2e-05 512 250 1200 450560 38.1613 13.14 231.353 412.253 695.15 695.344
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 1490 0.001024 2048 320 336 16320 1.36016 7.43792 89.0662 97.9071 97.962
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 1300 0.000128 1024 410 672 107520 14.424 6.80054 58.8512 206.522 286.753 286.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 50 1460 6.4e-05 2048 140 6450 294912 35.3109 28.3117 4478.57 838.218 5380.53 5380.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 50 460 0.000512 512 90 500 19456 2.36218 0.935936 6.68006 51.2798 61.416 61.5567
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 50 1040 0.000128 512 250 1400 121856 7.53837 3.41606 108.105 174.268 293.513 293.656
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 50 610 0.000512 4096 140 1850 26304 6.62182 189.096 210.192 405.955 406.013
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 50 870 0.000512 512 205 300 25088 1.60765 0.83104 5.42195 27.9364 35.9247 36.0324
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 50 840 0.000256 1024 175 550 58624 5.96707 3.41846 68.5085 104.899 182.925 183.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 50 1000 3.2e-05 512 250 1200 475136 36.9009 13.326 389.344 417.622 857.435 857.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 50 1490 0.001024 2048 320 350 16672 1.37341 19.6362 90.9429 111.996 112.061
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 50 1300 0.000128 1024 410 650 112640 14.3605 6.83914 103.482 209.598 334.442 334.574
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 50 530 0.000512 512 180 350 3072 3.47162 0.8296 1.1063 28.3141 33.9013 34.0518
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 50 1460 6.4e-05 2048 140 6450 294656 35.3442 28.3712 2868.6 837.846 3770.28 3770.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 50 460 0.000512 512 90 500 19456 2.38707 0.936416 4.4055 51.298 59.1878 59.3257
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 50 1040 0.000128 512 250 1400 120832 7.60266 3.41197 69.6041 173.018 253.825 253.969
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 50 610 0.000512 4096 140 1850 26240 6.61674 345.547 209.48 561.688 561.744
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 50 870 0.000512 512 205 300 25088 1.61325 0.82944 3.7055 26.5077 32.7855 32.9051
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 50 840 0.000256 1024 175 550 58368 5.9671 3.40608 68.3502 104.582 182.441 182.561
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 50 1000 3.2e-05 512 250 1200 475136 36.9192 13.3242 252.635 417.662 720.802 720.986
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 50 1490 0.001024 2048 320 350 16640 1.37229 19.6219 89.4696 110.508 110.556
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 50 1300 0.000128 1024 410 650 111616 14.3809 6.82976 80.4988 209.022 310.894 311.028
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 50 530 0.000512 512 180 350 2048 3.52304 0.831296 0.847424 26.5999 31.9846 32.1274
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 50 1460 6.4e-05 2048 140 6450 294528 35.3085 28.4037 2356.46 837.711 3258.01 3258.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 50 460 0.000512 512 90 500 18432 2.39194 0.927584 3.66253 49.9302 57.0699 57.2082
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 50 1040 0.000128 512 250 1400 119808 7.4737 3.39968 57.1724 174.326 242.563 242.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 50 610 0.000512 4096 140 1850 26208 6.6073 345.571 209.424 561.646 561.703
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 50 870 0.000512 512 205 300 24576 1.6295 0.8192 7.07062 28.3607 38.0091 38.1285
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 50 840 0.000256 1024 175 550 57600 5.97728 3.40237 67.6785 104.298 181.492 181.606
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 50 1000 3.2e-05 512 250 1200 466944 36.4999 13.1499 204.816 412.681 667.391 667.572
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 50 1490 0.001024 2048 320 350 16608 1.37066 19.5761 88.609 109.599 109.647
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 50 1300 0.000128 1024 410 650 110592 14.3802 6.82858 75.5062 208.308 305.183 305.317
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
2 4 6 8 50 530 0.000512 512 180 350 0 0.776288 0.004096 25.9031 26.7672
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 1460 6.4e-05 2048 140 6450 294720 35.5028 28.4305 4206.49 838.022 5108.57 5108.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 460 0.000512 512 90 500 18560 2.36941 0.92752 5.94141 49.8927 59.2866 59.4166
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 1040 0.000128 512 250 1400 122880 7.54598 3.41814 102.612 176.695 290.461 290.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 610 0.000512 4096 140 1850 26280 6.61779 173.844 209.611 390.119 390.171
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 870 0.000512 512 205 300 24960 1.60966 0.826944 4.93866 26.1508 33.652 33.7587
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 50 840 0.000256 1024 175 550 58560 5.98976 3.42326 39.2009 104.922 153.662 153.771
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 1000 3.2e-05 512 250 1200 476160 37.0683 13.3857 366.94 419.145 836.775 836.957
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 1490 0.001024 2048 320 350 16680 1.37107 10.4796 91.2009 103.097 103.152
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 50 1300 0.000128 1024 410 650 112640 14.4229 6.85923 87.5807 209.644 318.663 318.783
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 530 0.000512 512 180 350 2560 3.46182 0.818336 0.969632 26.7264 32.1575 32.2949
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 1460 6.4e-05 2048 140 6450 294720 35.378 28.4221 2699.27 838.141 3601.32 3601.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 460 0.000512 512 90 500 17920 2.40048 0.925696 3.8407 49.9152 57.242 57.3783
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 1040 0.000128 512 250 1400 122880 7.54355 3.41443 66.2084 176.132 253.482 253.626
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 610 0.000512 4096 140 1850 26240 6.61837 112.024 209.542 328.228 328.282
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 870 0.000512 512 205 300 24320 1.61203 0.8192 3.23312 26.5439 32.3352 32.4424
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 50 840 0.000256 1024 175 550 57600 5.95494 3.39466 31.965 104.121 145.561 145.676
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 1000 3.2e-05 512 250 1200 471040 37.5422 13.369 233.426 419.092 703.672 703.855
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 1490 0.001024 2048 320 350 16640 1.37421 6.9673 90.6716 99.0559 99.1109
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 50 1300 0.000128 1024 410 650 112640 14.3866 6.84531 56.9331 209.7 288.02 288.145
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 530 0.000512 512 180 350 2560 3.45926 0.816928 0.928032 26.603 31.9884 32.1338
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 1460 6.4e-05 2048 140 6450 294240 35.4706 28.3585 2254.01 837.288 3155.24 3155.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 460 0.000512 512 90 500 17280 2.43446 0.93216 3.34781 49.9424 56.8181 56.9528
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 1040 0.000128 512 250 1400 119040 7.55891 3.3993 54.4049 174.336 239.887 240.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 610 0.000512 4096 140 1850 26160 6.62272 93.7772 209.315 309.758 309.813
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 50 870 0.000512 512 205 300 24000 1.62435 0.8192 2.89597 25.9907 31.4573 31.5679
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 50 840 0.000256 1024 175 550 57600 6.0135 3.42035 28.6275 104.593 142.783 142.893
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 1000 3.2e-05 512 250 1200 460800 37.1766 13.1585 191.338 412.319 654.237 654.422
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 50 1490 0.001024 2048 320 350 16560 1.36771 16.1546 87.9319 105.499 105.563
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 50 1300 0.000128 1024 410 650 111360 14.4199 6.8423 60.3326 208.868 290.621 290.747
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 6 10 50 530 0.000512 512 180 350 0 0.820576 0.004896 26.0266 26.9312
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 50 1460 6.4e-05 2048 140 6450 294400 35.3423 28.3474 1935.74 838.099 2837.65 2837.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 50 460 0.000512 512 90 500 17920 2.40499 0.925696 3.07885 49.9657 56.5303 56.6678
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 50 1040 0.000128 512 250 1400 117760 7.60138 3.40106 46.3515 176.737 234.272 234.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 50 610 0.000512 4096 140 1850 26080 6.61405 80.2095 209.056 295.922 295.979
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 10 50 870 0.000512 512 205 300 24320 1.61408 0.818816 2.62182 27.6417 32.8242 32.9318
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 10 50 840 0.000256 1024 175 550 56320 5.96179 3.36854 58.8628 103.335 171.66 171.768
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 50 1000 3.2e-05 512 250 1200 450560 38.0892 13.1315 161.471 412.234 625.173 625.359
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 10 50 1490 0.001024 2048 320 350 16480 1.36221 16.9332 87.7998 106.139 106.203
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 10 50 1300 0.000128 1024 410 650 110080 14.1982 6.79731 60.9947 206.307 288.457 288.586
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 8 10 50 530 0.000512 512 180 350 0 0.750944 0.004544 25.403 26.238
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 1460 6.4e-05 2048 140 6450 294720 35.378 28.3556 5728.38 838.159 6630.39 6630.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 460 0.000512 512 90 500 18432 2.39021 0.923872 8.28419 49.8895 61.65 61.7839
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 1040 0.000128 512 250 1400 121344 7.52886 3.41453 136.09 169.108 316.324 316.471
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 610 0.000512 4096 140 1850 26256 6.61555 236.046 209.419 452.125 452.184
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 870 0.000512 512 205 300 24960 1.6112 0.82944 6.58483 26.2033 35.3514 35.461
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 840 0.000256 1024 175 550 58368 5.96374 3.41402 51.0702 104.745 165.324 165.436
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 1000 3.2e-05 512 250 1200 473088 36.7173 13.2915 486.265 416.372 952.892 953.082
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 1490 0.001024 2048 320 350 16656 1.37034 14.377 89.2457 105.037 105.096
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 1300 0.000128 1024 410 650 112128 14.3701 6.83686 120.152 209.277 350.794 350.921
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 530 0.000512 512 180 350 1536 3.5105 0.837696 0.90272 25.9732 31.4059 31.5427
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 1460 6.4e-05 2048 140 6450 294528 35.2891 28.3546 3557.54 838.225 4459.52 4459.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 460 0.000512 512 90 500 18432 2.39306 0.929376 5.32122 49.9429 58.7444 58.8761
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 1040 0.000128 512 250 1400 119808 7.46493 3.39968 85.6643 173.033 269.743 269.879
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 610 0.000512 4096 140 1850 26208 6.61251 146.772 209.574 363.003 363.056
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 870 0.000512 512 205 300 24576 1.59626 0.817632 4.17261 27.4831 34.1969 34.3057
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 840 0.000256 1024 175 550 57600 5.95507 3.40198 31.5296 104.384 145.398 145.507
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 1000 3.2e-05 512 250 1200 466944 36.4631 13.1297 307.53 412.56 769.928 770.103
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 1490 0.001024 2048 320 350 16608 1.3688 8.91498 88.0194 98.3469 98.4021
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 12 50 1300 0.000128 1024 410 650 110592 14.3686 6.82416 74.0666 208.458 303.878 304.001
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 4 12 50 530 0.000512 512 180 350 0 0.79232 0.005376 26.349 27.2166
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 1460 6.4e-05 2048 140 6450 294336 35.3423 28.3722 2898.28 838.63 3800.75 3800.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 460 0.000512 512 90 500 16128 2.36198 0.884736 3.94512 47.9014 55.256 55.392
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 1040 0.000128 512 250 1400 115200 7.64205 3.38918 67.5531 174.428 253.2 253.343
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 610 0.000512 4096 140 1850 26064 6.60141 118.9 209.112 334.66 334.717
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 870 0.000512 512 205 300 24192 1.59347 0.810496 3.41037 27.2681 33.2098 33.317
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 12 50 840 0.000256 1024 175 550 57600 5.92717 3.3833 30.6663 103.946 144.052 144.168
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 1000 3.2e-05 512 250 1200 460800 36.3223 13.0518 248.493 408.478 706.593 706.786
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 1490 0.001024 2048 320 350 16560 1.3647 7.26691 87.3802 96.0551 96.112
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 12 50 1300 0.000128 1024 410 650 110592 14.2783 6.82362 61.0448 207.547 289.853 289.978
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 6 12 50 530 0.000512 512 180 350 0 0.776192 0.005696 26.2721 27.1356
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 1460 6.4e-05 2048 140 6450 294144 35.3464 28.2983 2477.17 836.924 3377.85 3377.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 460 0.000512 512 90 500 15360 2.41379 0.883744 3.29565 47.9173 54.6684 54.8038
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 1040 0.000128 512 250 1400 116736 7.66963 3.40125 59.1376 176.347 246.737 246.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 610 0.000512 4096 140 1850 26112 6.61504 102.23 209.422 318.311 318.363
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 12 50 870 0.000512 512 205 300 24576 1.60717 0.820512 3.35056 26.6165 32.5205 32.6297
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 12 50 840 0.000256 1024 175 550 56832 5.9185 3.36691 35.4371 103.397 148.246 148.357
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 1000 3.2e-05 512 250 1200 466944 36.5321 13.1306 216.037 412.23 678.174 678.347
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 1490 0.001024 2048 320 350 16512 1.36614 6.13786 87.9803 95.5266 95.5822
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 12 50 1300 0.000128 1024 410 650 107520 14.4178 6.79526 51.0382 206.38 278.791 278.916
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 8 12 50 530 0.000512 512 180 350 0 0.776928 0.004512 25.1886 26.0492
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 1460 6.4e-05 2048 140 6450 294560 35.482 28.4314 5278.77 838.456 6181.26 6181.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 460 0.000512 512 90 500 18816 2.39491 0.929856 7.94493 50.0058 61.4328 61.5698
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 1040 0.000128 512 250 1400 121856 7.58122 3.42118 126.485 169.618 307.29 307.438
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 610 0.000512 4096 140 1850 26264 6.61952 216.658 209.663 432.985 433.041
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 870 0.000512 512 205 300 25088 1.62224 0.831648 6.16954 26.3553 35.105 35.217
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 840 0.000256 1024 175 550 58240 5.98445 3.41891 47.3184 104.832 161.684 161.794
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 1000 3.2e-05 512 250 1200 473088 37.2042 13.3742 451.052 418.708 920.582 920.769
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 1490 0.001024 2048 320 350 16632 1.36806 13.2403 89.4522 104.104 104.162
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 1300 0.000128 1024 410 650 112000 14.4394 6.84813 110.706 209.446 341.598 341.724
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 530 0.000512 512 180 350 1792 3.43635 0.8136 0.988448 25.4694 30.893 31.0253
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 1460 6.4e-05 2048 140 6450 294336 35.3911 28.358 3348.49 838.44 4250.79 4250.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 460 0.000512 512 90 500 17920 2.34346 0.905216 4.98538 49.4378 57.8256 57.9551
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 1040 0.000128 512 250 1400 118272 7.62486 3.40592 81.5399 172.668 265.42 265.562
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 610 0.000512 4096 140 1850 26208 6.62038 139.004 209.64 355.308 355.362
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 870 0.000512 512 205 300 24192 1.61763 0.820192 4.11011 26.7056 33.3862 33.4907
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 840 0.000256 1024 175 550 58240 5.97427 3.41606 30.3635 104.896 144.777 144.882
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 1000 3.2e-05 512 250 1200 458752 37.5163 13.183 291.065 413.806 755.807 755.979
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 1490 0.001024 2048 320 350 16576 1.36883 8.73142 88.7104 98.8532 98.9104
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 1300 0.000128 1024 410 650 111104 14.4747 6.83747 69.9205 209.493 300.88 301.005
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 4 14 50 530 0.000512 512 180 350 0 0.759488 0.005632 24.8324 25.666
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 1460 6.4e-05 2048 140 6450 293664 35.5167 28.4896 2738.06 837.662 3639.85 3639.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 460 0.000512 512 90 500 16128 2.42774 0.905632 3.90378 49.4795 56.8708 57.0028
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 1040 0.000128 512 250 1400 118272 7.79318 3.42624 66.1034 174.774 252.28 252.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 610 0.000512 4096 140 1850 26040 6.60464 113.692 209.107 329.447 329.502
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 870 0.000512 512 205 300 22848 1.61267 0.79712 3.12461 26.1027 31.7652 31.8703
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 840 0.000256 1024 175 550 57792 6.02832 3.42582 25.105 105.003 139.689 139.797
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 1000 3.2e-05 512 250 1200 473088 37.2009 13.3754 242.994 418.798 712.61 712.782
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 1490 0.001024 2048 320 350 16464 1.36397 7.38426 89.3111 98.1016 98.1555
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 1300 0.000128 1024 410 650 110208 14.6001 6.83827 57.2292 209.637 288.455 288.578
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 6 14 50 530 0.000512 512 180 350 0 0.817344 0.00432 26.067 26.9593
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 1460 6.4e-05 2048 140 6450 293888 35.3077 28.446 2455.08 837.706 3356.65 3356.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 460 0.000512 512 90 500 14336 2.38426 0.851968 3.13427 47.2738 53.8001 53.9374
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 1040 0.000128 512 250 1400 114688 7.51267 3.3737 57.2948 171.294 239.663 239.813
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 610 0.000512 4096 140 1850 25984 6.60397 102.541 209.064 318.253 318.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 870 0.000512 512 205 300 23296 1.59741 0.798208 3.27069 26.0605 31.856 31.9642
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 840 0.000256 1024 175 550 57344 5.93213 3.3817 22.297 103.858 135.594 135.703
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 1000 3.2e-05 512 250 1200 430080 38.4655 13.037 197.237 404.305 653.287 653.475
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 1490 0.001024 2048 320 350 16352 1.35773 6.42003 86.3709 94.1916 94.249
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 14 50 1300 0.000128 1024 410 650 107520 14.4933 6.81789 50.9324 207.726 280.127 280.256
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 8 14 50 530 0.000512 512 180 350 0 0.76832 0.00464 24.5801 25.4236
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 1460 6.4e-05 2048 140 6450 294656 35.3302 28.3507 5081.74 837.969 5983.51 5983.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 460 0.000512 512 90 500 19456 2.36896 0.93952 7.86397 51.2988 62.6241 62.7587
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 1040 0.000128 512 250 1400 120832 7.61987 3.41197 124.619 172.697 308.532 308.672
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 610 0.000512 4096 140 1850 26240 6.62118 215.855 209.423 431.943 431.997
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 870 0.000512 512 205 300 25088 1.61347 0.827712 6.28397 27.925 36.7767 36.8845
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 840 0.000256 1024 175 550 58368 5.95552 3.40922 46.2529 105.635 161.38 161.488
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 1000 3.2e-05 512 250 1200 475136 36.9387 13.3243 453.775 417.732 922.015 922.198
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 1490 0.001024 2048 320 350 16640 1.37011 13.0473 90.6009 105.061 105.118
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 1300 0.000128 1024 410 650 111616 14.3587 6.82806 108.213 209.03 338.586 338.708
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 530 0.000512 512 180 350 2048 3.52086 0.848352 1.09184 26.9326 32.5735 32.7062
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 1460 6.4e-05 2048 140 6450 294400 35.3707 28.3888 3294.69 838.132 4196.7 4196.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 460 0.000512 512 90 500 18432 2.42179 0.94128 5.22896 51.334 60.0864 60.2172
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 1040 0.000128 512 250 1400 118784 7.73786 3.41206 78.9392 172.739 263.01 263.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 610 0.000512 4096 140 1850 26112 6.61299 140.681 209.14 356.481 356.537
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 870 0.000512 512 205 300 24576 1.62771 0.835584 4.18755 26.9564 33.7307 33.8404
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 840 0.000256 1024 175 550 58368 5.95578 3.40749 30.4324 104.684 144.603 144.714
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 1000 3.2e-05 512 250 1200 475136 36.9577 13.33 290.464 417.696 758.687 758.872
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 1490 0.001024 2048 320 350 16512 1.36592 8.84614 74.5825 84.8375 84.8937
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 1300 0.000128 1024 410 650 110592 14.4921 6.82877 69.5766 209.041 300.096 300.228
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 4 16 50 530 0.000512 512 180 350 0 0.791104 0.004608 24.923 25.7902
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 1460 6.4e-05 2048 140 6450 294144 35.3514 28.2992 2699.1 836.854 3599.72 3599.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 460 0.000512 512 90 500 15360 2.4007 0.882688 3.73376 47.9074 55.0824 55.2186
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 1040 0.000128 512 250 1400 116736 7.67984 3.40208 65.2458 174.425 250.934 251.076
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 610 0.000512 4096 140 1850 26112 6.62198 118.643 209.406 334.716 334.772
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 870 0.000512 512 205 300 24576 1.6064 0.820832 3.6488 26.6138 32.8156 32.926
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 840 0.000256 1024 175 550 56832 5.92598 3.36877 25.4753 103.385 138.284 138.393
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 1000 3.2e-05 512 250 1200 466944 36.538 13.1314 240.067 412.202 702.177 702.364
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 1490 0.001024 2048 320 350 16512 1.36822 7.23021 87.9763 96.6185 96.6776
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 1300 0.000128 1024 410 650 107520 14.4146 6.79734 58.2828 206.361 286.017 286.142
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 6 16 50 530 0.000512 512 180 350 0 0.794912 0.004896 24.9615 25.8327
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 1460 6.4e-05 2048 140 6450 292864 35.3196 28.2656 2349.54 836.515 3249.76 3249.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 460 0.000512 512 90 500 16384 2.37914 0.88368 3.62294 47.9768 55.0194 55.1543
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 1040 0.000128 512 250 1400 114688 7.97786 3.41402 55.6852 175.446 242.705 242.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 610 0.000512 4096 140 1850 25856 6.55949 104.482 208.588 319.672 319.729
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 870 0.000512 512 205 300 22528 1.58202 0.781312 2.88896 25.0694 30.446 30.5552
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 840 0.000256 1024 175 550 57344 6.02352 3.40992 23.3081 104.952 137.822 137.929
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 1000 3.2e-05 512 250 1200 458752 38.4096 13.3271 204.352 418.28 674.608 674.787
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 1490 0.001024 2048 320 350 16384 1.35987 6.59251 88.7375 96.7316 96.7886
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 1300 0.000128 1024 410 650 110592 14.4888 6.8319 52.1355 209.418 283.028 283.154
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 1460 6.4e-05 2048 140 6450 294624 35.4483 28.3587 5328.56 837.478 6229.96 6230.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 460 0.000512 512 90 500 18432 2.35328 0.912704 7.62061 49.6522 60.694 60.8276
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 1040 0.000128 512 250 1400 119808 7.58557 3.4063 127.286 172.683 311.147 311.289
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 610 0.000512 4096 140 1850 26208 6.61827 219.818 209.25 435.728 435.784
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 870 0.000512 512 205 300 24768 1.60557 0.825344 6.38282 26.0829 35.0259 35.1312
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 840 0.000256 1024 175 550 58176 5.97325 3.412 47.012 104.502 161.03 161.138
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 1000 3.2e-05 512 250 1200 470016 36.7042 13.2157 458.46 414.189 922.817 923.001
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 1490 0.001024 2048 320 350 16632 1.36806 13.3012 88.8073 103.52 103.576
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 1300 0.000128 1024 410 650 111744 14.3775 6.84691 110.009 208.875 340.268 340.394
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 2 18 50 530 0.000512 512 180 350 0 0.790528 0.004928 26.4705 27.335
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 1460 6.4e-05 2048 140 6450 294336 35.3642 28.3576 3802.16 837.949 4703.94 4704.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 460 0.000512 512 90 500 16128 2.36045 0.880832 4.96995 47.8849 56.2539 56.3907
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 1040 0.000128 512 250 1400 115200 7.64214 3.38685 87.5845 172.339 271.135 271.276
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 610 0.000512 4096 140 1850 26064 6.60275 156.795 208.983 372.425 372.478
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 870 0.000512 512 205 300 24192 1.59594 0.808832 4.44454 26.3349 33.3103 33.4185
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 840 0.000256 1024 175 550 57600 5.92221 3.38637 33.3601 104.48 147.28 147.389
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 1000 3.2e-05 512 250 1200 460800 36.3388 13.0449 321.395 408.141 779.158 779.336
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 1490 0.001024 2048 320 350 16560 1.37459 9.60717 87.9259 98.9512 99.0049
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 1300 0.000128 1024 410 650 110592 14.2838 6.82256 78.5283 207.372 307.168 307.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 4 18 50 530 0.000512 512 180 350 0 0.794624 0.005856 24.9422 25.8099
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 1460 6.4e-05 2048 140 6450 293760 35.4762 28.3668 3110.42 837.839 4012.22 4012.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 460 0.000512 512 90 500 17280 2.428 0.922048 4.52179 49.7719 57.8019 57.9376
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 1040 0.000128 512 250 1400 117504 7.52835 3.39354 73.746 170.165 255.017 255.167
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 610 0.000512 4096 140 1850 25920 6.58458 127.65 209.116 343.395 343.453
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 870 0.000512 512 205 300 24192 1.60707 0.812512 3.89312 26.1756 32.6149 32.7209
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 840 0.000256 1024 175 550 57024 6.06045 3.41811 27.2019 104.786 141.598 141.709
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 1000 3.2e-05 512 250 1200 442368 38.1434 13.0621 255.128 408.417 715.004 715.193
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 1490 0.001024 2048 320 350 16416 1.36192 7.7871 87.1737 96.3657 96.4234
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 1300 0.000128 1024 410 650 110592 14.5121 7.15469 63.9018 209.133 294.856 294.987
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 1460 6.4e-05 2048 140 6450 293760 35.2997 28.4652 2953.98 838.227 3856.09 3856.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 460 0.000512 512 90 500 13824 2.47968 0.887616 3.83354 47.9806 55.3369 55.4745
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 1040 0.000128 512 250 1400 110592 7.4832 3.35462 66.1536 171.654 248.831 248.981
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 610 0.000512 4096 140 1850 25920 6.59965 120.928 208.915 336.487 336.542
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 870 0.000512 512 205 300 23040 1.56854 0.780288 3.69197 25.5204 31.6877 31.7973
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 840 0.000256 1024 175 550 55296 5.92512 3.33619 25.7262 102.495 137.611 137.723
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 1000 3.2e-05 512 250 1200 442368 35.5708 12.819 241.437 395.831 685.903 686.093
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 1490 0.001024 2048 320 350 16416 1.36566 7.42128 86.4288 95.258 95.3141
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 1300 0.000128 1024 410 650 105984 14.3089 6.77318 59.4034 204.456 285.099 285.227
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 8 18 50 530 0.000512 512 180 350 0 0.798592 0.004096 25.0601 25.9327
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 1460 6.4e-05 2048 140 6450 292320 35.4734 28.3349 2691.37 835.401 3590.69 3590.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 460 0.000512 512 90 500 11520 2.39427 0.808928 3.05293 45.436 51.8464 51.9776
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 1040 0.000128 512 250 1400 115200 7.4559 3.36957 63.046 175.242 249.298 249.438
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 610 0.000512 4096 140 1850 25920 6.61939 112.395 209.295 328.352 328.408
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 870 0.000512 512 205 300 23040 1.60483 0.79872 3.52541 26.9966 33.0482 33.155
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 840 0.000256 1024 175 550 57600 6.04669 3.42762 24.7611 104.905 139.265 139.373
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 1000 3.2e-05 512 250 1200 414720 39.6119 13.0497 208.431 402.051 663.377 663.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 1490 0.001024 2048 320 350 16200 1.35558 7.13117 86.9978 95.5282 95.5821
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 1300 0.000128 1024 410 650 109440 14.6265 6.84038 56.5225 209.179 287.321 287.443
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 1460 6.4e-05 2048 140 6450 294720 35.3566 28.397 5180.79 838.7 6083.36 6083.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 460 0.000512 512 90 500 17920 2.41693 0.9272 7.09382 49.9406 60.5351 60.6746
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 1040 0.000128 512 250 1400 122880 7.5271 3.42099 128.4 173.061 312.594 312.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 610 0.000512 4096 140 1850 26240 6.6183 215.29 209.744 431.698 431.753
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 870 0.000512 512 205 300 24320 1.60288 0.81872 6.10778 26.5689 35.2237 35.3341
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 840 0.000256 1024 175 550 57600 5.94742 3.39354 45.692 104.193 159.353 159.467
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 1000 3.2e-05 512 250 1200 471040 37.5116 13.3718 446.117 419.505 916.756 916.943
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 1490 0.001024 2048 320 350 16640 1.37827 13.2489 89.647 104.319 104.376
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 1300 0.000128 1024 410 650 112640 14.3856 6.84179 107.922 209.838 339.145 339.276
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 530 0.000512 512 180 350 2560 3.45248 0.83856 1.30864 26.5281 32.3134 32.4466
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 1460 6.4e-05 2048 140 6450 294400 35.3069 28.4017 3550.99 838.808 4453.62 4453.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 460 0.000512 512 90 500 17920 2.42688 0.927744 5.1184 49.9867 58.6179 58.753
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 1040 0.000128 512 250 1400 117760 7.58403 3.39626 83.7371 170.073 264.972 265.116
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 610 0.000512 4096 140 1850 26080 6.61299 146.37 209.225 362.252 362.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 870 0.000512 512 205 300 24320 1.61114 0.8192 4.34621 26.0315 32.9385 33.0479
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 840 0.000256 1024 175 550 56320 5.94416 3.37194 30.846 103.431 143.723 143.835
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 1000 3.2e-05 512 250 1200 450560 38.1079 13.1256 294.182 412.505 758.167 758.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 1490 0.001024 2048 320 350 16480 1.36035 9.07504 88.0028 98.4829 98.5405
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 1300 0.000128 1024 410 650 110080 14.171 6.79878 73.2111 206.541 300.881 301.013
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 4 20 50 530 0.000512 512 180 350 0 0.768608 0.005472 24.8871 25.732
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 1460 6.4e-05 2048 140 6450 293760 35.3831 28.4008 3004.86 838.29 3907.05 3907.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 460 0.000512 512 90 500 15360 2.53478 0.934688 3.93322 50.0454 57.6075 57.7435
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 1040 0.000128 512 250 1400 115200 7.7687 3.40256 70.1646 171.115 252.64 252.787
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 610 0.000512 4096 140 1850 25920 6.57306 123.86 208.83 339.307 339.364
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 870 0.000512 512 205 300 23040 1.6503 0.820992 3.80774 26.0894 32.4977 32.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 840 0.000256 1024 175 550 55680 5.98093 3.3751 26.0534 103.551 139.089 139.194
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 1000 3.2e-05 512 250 1200 460800 37.1489 13.1467 256.355 412.623 719.518 719.697
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 1490 0.001024 2048 320 350 16320 1.35782 7.51002 87.6425 96.5536 96.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 1300 0.000128 1024 410 650 107520 14.4193 6.80451 60.6124 206.623 288.62 288.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 6 20 50 530 0.000512 512 180 350 0 0.839584 0.006144 26.0591 26.9744
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 1460 6.4e-05 2048 140 6450 293120 35.2891 28.3559 2767.39 835.926 3667.08 3667.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 460 0.000512 512 90 500 15360 2.34992 0.854016 4.07997 47.3348 54.7751 54.9009
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 1040 0.000128 512 250 1400 112640 7.90186 3.39763 63.5775 173.674 248.73 248.871
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 610 0.000512 4096 140 1850 25920 6.61197 115.294 209.254 331.203 331.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 870 0.000512 512 205 300 23040 1.65136 0.82432 3.54285 26.6165 32.7611 32.8703
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 840 0.000256 1024 175 550 56320 5.95942 3.3751 24.8996 103.655 138.02 138.129
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 1000 3.2e-05 512 250 1200 450560 38.1305 13.1334 231.794 412.664 695.962 696.142
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 1490 0.001024 2048 320 350 16320 1.3601 7.6656 87.8551 96.9232 96.9794
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 1300 0.000128 1024 410 650 107520 14.4282 6.80333 56.5856 206.723 284.692 284.815
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 1460 6.4e-05 2048 140 6450 294400 35.3667 28.3344 2662.6 838.791 3565.21 3565.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 460 0.000512 512 90 500 12800 2.65974 0.934112 3.26378 50.1487 57.1659 57.3035
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 1040 0.000128 512 250 1400 115200 7.77114 3.40883 62.2227 175.484 249.075 249.219
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 610 0.000512 4096 140 1850 25600 6.54317 108.205 207.985 322.775 322.831
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 870 0.000512 512 205 300 22400 1.67578 0.8256 3.45882 26.5236 32.6143 32.727
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 840 0.000256 1024 175 550 54400 6.07622 3.37904 22.379 103.771 135.737 135.846
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 1000 3.2e-05 512 250 1200 460800 37.1783 13.1467 226.236 412.761 689.56 689.746
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 1490 0.001024 2048 320 350 16000 1.34538 7.71866 88.3098 97.418 97.4723
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 1300 0.000128 1024 410 650 108800 14.332 6.81267 54.292 206.849 282.443 282.569
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 1460 6.4e-05 2048 140 6480 294656 35.3306 28.3484 4175.81 838.338 5077.95 5078.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 460 0.000512 512 90 480 18944 2.3896 0.93664 5.70794 51.2766 60.4698 60.6044
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 1040 0.000128 512 250 1380 118784 7.71693 3.41197 97.0092 173.91 282.233 282.369
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 610 0.000512 4096 140 1860 26240 6.62323 174.309 209.644 390.621 390.677
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 60 870 0.000512 512 205 300 27392 1.55738 0.828768 5.24531 26.9866 34.7475 34.8522
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 60 840 0.000256 1024 175 540 55552 6.15219 3.41517 59.9901 104.912 174.597 174.706
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 1000 3.2e-05 512 250 1200 471040 37.2172 13.3205 356.051 417.677 824.512 824.679
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 60 1490 0.001024 2048 320 360 16608 1.37594 17.9408 76.4273 95.787 95.8546
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 60 1300 0.000128 1024 410 660 108544 14.6701 6.82819 92.5814 209.688 323.929 324.052
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 530 0.000512 512 180 360 2048 3.51942 0.83008 0.884224 26.2993 31.7167 31.8516
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 60 1460 6.4e-05 2048 140 6480 294400 35.3812 28.4092 2730.21 838.757 3632.88 3632.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 60 460 0.000512 512 90 480 18432 2.41338 0.93904 3.79197 51.3258 58.6249 58.7631
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 60 1040 0.000128 512 250 1380 118784 7.744 3.41472 63.8358 176.629 251.81 251.957
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 60 610 0.000512 4096 140 1860 26176 6.61008 114.647 209.641 330.942 330.997
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 60 870 0.000512 512 205 300 27136 1.56886 0.829824 3.64458 26.8977 33.0686 33.1817
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 60 840 0.000256 1024 175 540 55296 6.15469 3.40582 59.7262 104.704 174.121 174.233
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 60 1000 3.2e-05 512 250 1200 466944 37.5998 13.3263 231.51 418.036 700.711 700.891
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 60 1490 0.001024 2048 320 360 16576 1.37552 17.9203 89.6123 108.949 109.014
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 60 1300 0.000128 1024 410 660 107520 14.6872 6.82394 67.0714 209.148 297.888 298.015
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 60 530 0.000512 512 180 360 2048 3.52653 0.830112 0.840352 27.2559 32.6316 32.7794
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 60 1460 6.4e-05 2048 140 6480 294144 35.318 28.7478 2213.54 838.403 3116.12 3116.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 60 460 0.000512 512 90 480 18432 2.38144 0.923712 3.39072 49.9441 56.7988 56.9368
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 60 1040 0.000128 512 250 1380 116736 7.66259 3.39635 52.5534 177.286 241.082 241.226
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 60 610 0.000512 4096 140 1860 26112 6.60339 305.674 209.449 521.775 521.832
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 60 870 0.000512 512 205 300 26880 1.55043 0.819072 6.91098 28.8943 38.3008 38.4166
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 60 840 0.000256 1024 175 540 54528 6.14653 3.40477 58.9817 104.383 173.044 173.158
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 60 1000 3.2e-05 512 250 1200 454656 37.6314 13.1441 187.371 412.513 650.897 651.067
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 60 1490 0.001024 2048 320 360 16512 1.36806 17.8199 88.4948 107.728 107.774
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 60 1300 0.000128 1024 410 660 107520 14.6365 6.82291 68.6829 208.495 298.795 298.918
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 6 8 60 530 0.000512 512 180 360 0 0.775744 0.00416 27.2408 28.0987
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 60 1460 6.4e-05 2048 140 6480 294400 35.3573 28.3197 1916.85 838.833 2819.47 2819.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 60 460 0.000512 512 90 480 18432 2.42611 0.940096 2.94397 51.3622 57.8304 57.9604
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 60 1040 0.000128 512 250 1380 118784 7.74352 3.40992 45.7682 175.638 232.74 232.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 60 610 0.000512 4096 140 1860 26112 6.61517 305.482 209.63 521.774 521.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 60 870 0.000512 512 205 300 26624 1.5929 0.833696 6.79901 28.2764 37.6299 37.7453
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 60 840 0.000256 1024 175 540 55296 6.14995 3.40848 59.3414 104.771 173.802 173.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 60 1000 3.2e-05 512 250 1200 458752 38.3774 13.3448 161.712 418.688 632.367 632.541
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 60 1490 0.001024 2048 320 360 16512 1.36806 17.702 88.9467 108.059 108.104
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 60 1300 0.000128 1024 410 660 106496 14.8019 7.11542 62.604 209.213 293.89 294.014
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
2 4 8 8 60 530 0.000512 512 180 360 0 0.772416 0.004032 25.2703 26.1253
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 1460 6.4e-05 2048 140 6480 294560 35.4914 28.4135 5757.74 837.832 6659.6 6659.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 460 0.000512 512 90 480 18560 2.36762 0.925696 8.07274 49.8882 61.4115 61.5428
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 1040 0.000128 512 250 1380 119040 7.77338 3.42016 132.137 173.634 317.149 317.284
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 610 0.000512 4096 140 1860 26200 6.6127 236.554 209.449 452.658 452.713
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 870 0.000512 512 205 300 27200 1.55853 0.825792 6.9704 27.7762 37.2599 37.366
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 60 840 0.000256 1024 175 540 55680 6.14659 3.42291 53.9252 104.907 168.529 168.639
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 1000 3.2e-05 512 250 1200 471040 37.5341 13.3879 478.771 419.293 949.23 949.414
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 1490 0.001024 2048 320 360 16600 1.3767 14.8246 89.8449 106.087 106.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 60 1300 0.000128 1024 410 660 108800 14.7108 6.84096 119.3 209.686 350.694 350.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 530 0.000512 512 180 360 1280 3.51712 0.816672 0.83744 27.7093 33.0633 33.2042
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 1460 6.4e-05 2048 140 6480 294400 35.3761 28.3296 3571.4 838.09 4473.31 4473.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 460 0.000512 512 90 480 17920 2.42205 0.929472 4.9319 49.9188 58.3594 58.4932
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 1040 0.000128 512 250 1380 117760 7.82326 3.41824 83.6628 172.496 267.582 267.726
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 610 0.000512 4096 140 1860 26160 6.61421 147.983 209.457 364.096 364.154
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 870 0.000512 512 205 300 26880 1.54989 0.818816 4.42858 26.4009 33.3212 33.4316
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 60 840 0.000256 1024 175 540 55040 6.07926 3.39149 45.6721 104.122 159.394 159.503
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 1000 3.2e-05 512 250 1200 471040 37.4942 13.3755 308.247 419.055 778.41 778.599
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 1490 0.001024 2048 320 360 16560 1.36538 9.39459 89.104 99.906 99.9629
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 60 1300 0.000128 1024 410 660 108800 14.6905 6.84438 73.8916 209.679 305.263 305.385
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 4 10 60 530 0.000512 512 180 360 0 0.81472 0.004896 25.9226 26.8222
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 1460 6.4e-05 2048 140 6480 294240 35.4532 28.4223 2910.34 837.271 3811.61 3811.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 460 0.000512 512 90 480 17280 2.44922 0.930976 3.94762 49.9413 57.4308 57.5629
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 1040 0.000128 512 250 1380 115200 7.77555 3.40298 67.1161 171.733 250.207 250.347
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 610 0.000512 4096 140 1860 26040 6.60666 119.345 209.021 335.016 335.072
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 60 870 0.000512 512 205 300 26880 1.55542 0.818912 3.94381 26.4285 32.8736 32.9791
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 60 840 0.000256 1024 175 540 54720 6.16038 3.41386 39.4139 104.587 153.7 153.808
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 1000 3.2e-05 512 250 1200 460800 37.1803 13.1548 247.826 412.193 710.594 710.776
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 1490 0.001024 2048 320 360 16440 1.35907 7.83667 87.81 97.0466 97.1037
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 60 1300 0.000128 1024 410 660 107520 14.7204 6.84323 77.3657 208.86 307.945 308.068
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 6 10 60 530 0.000512 512 180 360 0 0.816832 0.006144 25.9498 26.8536
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 60 1460 6.4e-05 2048 140 6480 294400 35.3101 28.3177 2477.46 839.117 3380.32 3380.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 60 460 0.000512 512 90 480 17920 2.4207 0.929056 3.83437 49.9968 57.3368 57.4747
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 60 1040 0.000128 512 250 1380 112640 7.89789 3.39968 56.5724 175.366 243.423 243.566
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 60 610 0.000512 4096 140 1860 26080 6.61309 102.605 209.623 318.886 318.942
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 10 60 870 0.000512 512 205 300 26880 1.55437 0.8192 3.45344 27.6641 33.6163 33.7306
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 10 60 840 0.000256 1024 175 540 53760 6.07808 3.36982 79.11 103.438 192.128 192.235
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 60 1000 3.2e-05 512 250 1200 450560 38.1274 13.1265 207.805 412.565 671.869 672.043
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 10 60 1490 0.001024 2048 320 360 16480 1.37395 26.1427 88.5822 116.143 116.205
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 10 60 1300 0.000128 1024 410 660 104960 14.5901 6.79936 70.6058 206.513 298.666 298.793
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 1460 6.4e-05 2048 140 6480 294528 35.3821 28.3279 5291.41 838.221 6193.45 6193.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 460 0.000512 512 90 480 18432 2.37302 0.923648 7.60691 49.8925 60.9534 61.0898
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 1040 0.000128 512 250 1380 118272 7.71667 3.40918 120.273 173.027 304.607 304.752
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 610 0.000512 4096 140 1860 26208 6.62189 216.519 209.56 432.744 432.801
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 870 0.000512 512 205 300 27264 1.55997 0.82592 6.59664 26.8123 35.9214 36.0305
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 840 0.000256 1024 175 540 55296 6.12902 3.41366 46.0082 104.759 160.435 160.543
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 1000 3.2e-05 512 250 1200 466944 37.2398 13.2959 435.059 416.474 902.316 902.509
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 1490 0.001024 2048 320 360 16560 1.3673 13.6148 89.3293 104.352 104.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 1300 0.000128 1024 410 660 108288 14.6841 6.83827 109.105 209.365 340.147 340.273
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 530 0.000512 512 180 360 1536 3.50797 0.836864 0.928032 25.9659 31.4211 31.5511
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 1460 6.4e-05 2048 140 6480 294144 35.3387 28.3209 3320.77 837.723 4222.27 4222.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 460 0.000512 512 90 480 18432 2.37382 0.923232 5.04387 49.9254 58.4275 58.5642
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 1040 0.000128 512 250 1380 116736 7.66656 3.39558 79.3471 172.947 263.545 263.687
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 610 0.000512 4096 140 1860 26112 6.61632 136.327 209.371 352.357 352.414
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 870 0.000512 512 205 300 26880 1.55034 0.817728 4.45226 26.5933 33.5437 33.6537
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 840 0.000256 1024 175 540 54528 6.11818 3.39936 29.0335 104.3 142.98 143.092
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 1000 3.2e-05 512 250 1200 454656 37.6285 13.1253 284.906 412.19 748.087 748.272
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 1490 0.001024 2048 320 360 16512 1.37011 8.83366 88.4553 98.7019 98.7587
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 1300 0.000128 1024 410 660 107520 14.6391 6.82122 68.1796 208.319 298.118 298.245
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 4 12 60 530 0.000512 512 180 360 0 0.793184 0.005696 25.41 26.2796
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 1460 6.4e-05 2048 140 6480 294336 35.3679 28.3463 2727.31 838.612 3629.75 3629.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 460 0.000512 512 90 480 16128 2.36099 0.88064 3.78262 47.9052 55.0851 55.2199
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 1040 0.000128 512 250 1380 115200 7.64358 3.38819 63.5354 175.261 250.014 250.154
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 610 0.000512 4096 140 1860 26064 6.60685 112.443 209.472 328.566 328.621
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 870 0.000512 512 205 300 26496 1.54096 0.809216 3.67248 25.7674 31.9176 32.0285
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 840 0.000256 1024 175 540 54144 6.11062 3.39107 23.6599 103.946 137.235 137.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 1000 3.2e-05 512 250 1200 442368 38.0823 13.0637 222.801 408.535 682.724 682.914
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 1490 0.001024 2048 320 360 16416 1.3585 7.40054 87.2031 96.0049 96.0614
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 12 60 1300 0.000128 1024 410 660 105984 14.6427 6.81779 55.5999 207.536 284.751 284.876
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 6 12 60 530 0.000512 512 180 360 0 0.794624 0.004864 25.2172 26.0862
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 1460 6.4e-05 2048 140 6480 293376 35.4114 28.2972 2449.84 836.925 3350.59 3350.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 460 0.000512 512 90 480 15360 2.41965 0.880512 3.1503 47.9122 54.5261 54.6697
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 1040 0.000128 512 250 1380 116736 7.67677 3.40144 57.3741 178.128 246.765 246.905
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 610 0.000512 4096 140 1860 25920 6.59085 101.283 208.761 316.677 316.732
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 870 0.000512 512 205 300 26112 1.58026 0.81744 3.13709 27.5873 33.248 33.3557
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 12 60 840 0.000256 1024 175 540 53760 6.08541 3.37085 34.4127 103.399 147.393 147.498
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 1000 3.2e-05 512 250 1200 442368 38.8648 13.1277 199.468 412.474 664.177 664.355
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 1490 0.001024 2048 320 360 16320 1.35802 6.50854 87.6745 95.5846 95.6406
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 12 60 1300 0.000128 1024 410 660 104448 14.662 6.79946 48.9719 206.385 276.972 277.095
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 8 12 60 530 0.000512 512 180 360 0 0.772736 0.005184 25.1896 26.0437
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 1460 6.4e-05 2048 140 6480 293760 35.3853 28.33 2130.34 838.168 3032.34 3032.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 460 0.000512 512 90 480 15360 2.53136 0.929536 3.00938 50.0404 56.6669 56.8013
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 1040 0.000128 512 250 1380 115200 7.76237 3.39946 49.7454 176.287 237.377 237.519
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 610 0.000512 4096 140 1860 25920 6.60118 87.8475 209.169 303.662 303.716
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 12 60 870 0.000512 512 205 300 26880 1.56019 0.820832 3.17475 26.6689 32.3552 32.4581
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 12 60 840 0.000256 1024 175 540 53760 6.09216 3.37658 32.2502 103.532 145.379 145.486
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 1000 3.2e-05 512 250 1200 460800 37.1681 13.1447 181.642 412.552 644.751 644.914
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 1490 0.001024 2048 320 360 16320 1.35949 5.23594 87.8489 94.4869 94.5418
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 12 60 1300 0.000128 1024 410 660 103680 14.7209 6.80157 60.6954 206.59 288.965 289.087
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 10 12 60 530 0.000512 512 180 360 0 0.821184 0.005696 26.5543 27.4609
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 1460 6.4e-05 2048 140 6480 294560 35.4918 28.3628 5054.97 838.562 5957.51 5957.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 460 0.000512 512 90 480 18816 2.39398 0.928256 7.06637 50.004 60.5557 60.6986
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 1040 0.000128 512 250 1380 118272 7.78586 3.42 118.255 171.424 301.076 301.227
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 610 0.000512 4096 140 1860 26208 6.62339 208.837 209.773 425.28 425.336
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 870 0.000512 512 205 300 27328 1.56765 0.83376 6.34288 26.3568 35.2296 35.3425
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 840 0.000256 1024 175 540 55552 6.13283 3.41811 44.0955 104.86 158.636 158.751
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 1000 3.2e-05 512 250 1200 473088 37.2052 13.3724 437.176 418.798 906.803 907.002
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 1490 0.001024 2048 320 360 16576 1.37203 13.2503 89.7184 104.384 104.443
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 1300 0.000128 1024 410 660 108416 14.7232 6.8601 103.331 209.533 334.601 334.731
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 2 14 60 530 0.000512 512 180 360 0 0.819232 0.004192 25.4146 26.3118
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 1460 6.4e-05 2048 140 6480 294336 35.3853 28.3912 3198.48 838.714 4101.09 4101.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 460 0.000512 512 90 480 17920 2.33968 0.904576 4.43261 49.4409 57.2734 57.4035
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 1040 0.000128 512 250 1380 114688 7.83069 3.40992 73.7539 174.553 259.733 259.873
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 610 0.000512 4096 140 1860 26096 6.61504 132.961 209.478 349.096 349.151
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 870 0.000512 512 205 300 26880 1.55613 0.821248 4.17475 26.6654 33.3459 33.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 840 0.000256 1024 175 540 55552 6.12768 3.41731 28.2989 104.933 142.9 143.006
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 1000 3.2e-05 512 250 1200 458752 37.5154 13.1871 269.816 413.952 734.71 734.881
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 1490 0.001024 2048 320 360 16464 1.3656 8.14646 88.6436 98.1975 98.2541
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 1300 0.000128 1024 410 660 107520 14.7548 6.84266 65.6328 209.562 296.948 297.068
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 1460 6.4e-05 2048 140 6480 293664 35.5272 28.3914 2685.48 836.744 3586.26 3586.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 460 0.000512 512 90 480 16128 2.42243 0.901856 3.91805 49.4581 56.8565 56.9922
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 1040 0.000128 512 250 1380 118272 7.80458 3.42403 64.4333 177.472 253.322 253.467
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 610 0.000512 4096 140 1860 26040 6.6089 112.046 209.301 327.997 328.051
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 870 0.000512 512 205 300 25536 1.55322 0.799296 3.63661 27.1331 33.2463 33.3563
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 840 0.000256 1024 175 540 55104 6.18384 3.42093 24.0634 104.89 138.688 138.799
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 1000 3.2e-05 512 250 1200 473088 37.1797 13.3691 236.166 418.32 705.271 705.452
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 1490 0.001024 2048 320 360 16464 1.36422 7.08995 88.949 97.4459 97.501
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 1300 0.000128 1024 410 660 107520 14.7991 6.84624 55.0672 209.404 286.269 286.396
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 6 14 60 530 0.000512 512 180 360 0 0.821632 0.005504 25.904 26.8017
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 1460 6.4e-05 2048 140 6480 293888 35.3244 28.3812 2362.31 837.708 3263.84 3263.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 460 0.000512 512 90 480 14336 2.36016 0.847872 3.09101 47.2734 53.7267 53.8628
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 1040 0.000128 512 250 1380 107520 7.91725 3.37306 51.3335 174.029 236.837 236.985
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 610 0.000512 4096 140 1860 25984 6.61539 97.911 209.443 314.015 314.071
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 870 0.000512 512 205 300 25088 1.55987 0.79968 3.27706 26.1412 31.9068 32.0144
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 840 0.000256 1024 175 540 53760 6.10454 3.38051 20.9321 103.865 134.411 134.519
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 1000 3.2e-05 512 250 1200 430080 38.4789 13.032 187.196 404.43 643.378 643.557
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 1490 0.001024 2048 320 360 16352 1.36602 6.41453 86.5932 94.415 94.4737
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 1300 0.000128 1024 410 660 103936 14.7803 6.81331 46.7182 207.291 275.757 275.882
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 1460 6.4e-05 2048 140 6480 293440 35.4442 28.357 2081.97 836.099 2981.99 2982.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 460 0.000512 512 90 480 13440 2.42566 0.854464 2.89328 47.2943 53.6301 53.7636
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 1040 0.000128 512 250 1380 107520 8.1112 3.39558 45.8873 173.892 231.469 231.611
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 610 0.000512 4096 140 1860 25760 6.56589 86.667 208.412 301.689 301.745
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 870 0.000512 512 205 300 24640 1.59814 0.815104 2.8785 26.3857 31.8009 31.9101
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 14 60 840 0.000256 1024 175 540 53760 6.04397 3.3504 23.1447 102.67 135.338 135.446
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 1000 3.2e-05 512 250 1200 430080 39.4132 13.0825 166.372 409.029 628.144 628.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 1490 0.001024 2048 320 360 16240 1.36006 6.08483 87.1732 94.6624 94.7178
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 14 60 1300 0.000128 1024 410 660 103040 14.6465 6.80198 42.0432 204.809 268.457 268.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 1460 6.4e-05 2048 140 6480 294400 35.3735 28.2987 4618.39 838.739 5520.92 5521.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 460 0.000512 512 90 480 18432 2.41654 0.937984 6.77578 51.3202 61.6123 61.7472
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 1040 0.000128 512 250 1380 118784 7.72448 3.41981 111.244 173.476 296.05 296.193
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 610 0.000512 4096 140 1860 26176 6.61117 198.433 209.701 414.79 414.843
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 870 0.000512 512 205 300 27136 1.56509 0.830752 6.16128 27.9457 36.6305 36.7361
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 840 0.000256 1024 175 540 55296 6.1169 3.40778 42 104.688 156.34 156.447
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 1000 3.2e-05 512 250 1200 466944 37.5706 13.3263 405.646 417.994 874.779 874.955
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 1490 0.001024 2048 320 360 16576 1.37165 12.3453 89.536 103.295 103.352
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 1300 0.000128 1024 410 660 107520 14.6747 6.82826 97.8754 209.191 328.725 328.849
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 530 0.000512 512 180 360 2048 3.51936 0.850016 1.09667 26.9601 32.6136 32.7473
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 1460 6.4e-05 2048 140 6480 294400 35.3592 28.3709 3069.41 838.259 3971.51 3971.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 460 0.000512 512 90 480 18432 2.42214 0.938624 4.70445 51.3464 59.5705 59.7074
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 1040 0.000128 512 250 1380 118784 7.7393 3.40992 73.6604 173.478 258.471 258.619
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 610 0.000512 4096 140 1860 26112 6.61763 137.341 209.687 353.69 353.748
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 870 0.000512 512 205 300 26624 1.58861 0.833504 4.40531 26.9522 33.9088 34.0172
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 840 0.000256 1024 175 540 55296 6.12454 3.40992 28.866 104.699 143.231 143.342
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 1000 3.2e-05 512 250 1200 458752 38.3919 13.3294 262.441 417.752 732.157 732.342
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 1490 0.001024 2048 320 360 16512 1.3736 8.67773 89.4298 99.5256 99.5836
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 1300 0.000128 1024 410 660 106496 14.8033 7.33389 66.124 209.075 297.496 297.629
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 4 16 60 530 0.000512 512 180 360 0 0.794624 0.005984 25.5178 26.3893
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 1460 6.4e-05 2048 140 6480 293376 35.4161 28.3096 2527.17 837.04 3428.06 3428.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 460 0.000512 512 90 480 15360 2.40368 0.88128 3.46451 47.915 54.8219 54.9581
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 1040 0.000128 512 250 1380 116736 7.6921 3.39782 60.0708 179.195 250.555 250.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 610 0.000512 4096 140 1860 25920 6.58688 112.539 208.795 327.966 328.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 870 0.000512 512 205 300 26112 1.57648 0.820256 3.46848 27.5887 33.5776 33.6866
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 840 0.000256 1024 175 540 53760 6.08739 3.36678 24.1554 103.412 137.155 137.266
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 1000 3.2e-05 512 250 1200 442368 38.8609 13.1228 209.925 412.292 674.444 674.623
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 1490 0.001024 2048 320 360 16320 1.36426 7.3144 89.2506 97.9746 98.032
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 1300 0.000128 1024 410 660 104448 14.6713 6.80461 53.2346 206.414 281.278 281.403
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 6 16 60 530 0.000512 512 180 360 0 0.795584 0.00592 26.3784 27.2509
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 1460 6.4e-05 2048 140 6480 292864 35.3117 28.2745 2246.8 835.72 3146.22 3146.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 460 0.000512 512 90 480 16384 2.36083 0.882688 3.63558 47.9515 54.9894 55.1221
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 1040 0.000128 512 250 1380 114688 7.97978 3.42038 52.9761 180.291 244.847 244.993
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 610 0.000512 4096 140 1860 25856 6.59034 105.178 208.758 320.572 320.629
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 870 0.000512 512 205 300 24576 1.53216 0.778688 3.55834 26.608 32.6036 32.7107
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 840 0.000256 1024 175 540 55296 6.13686 3.4121 22.978 104.854 137.509 137.649
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 1000 3.2e-05 512 250 1200 458752 38.4054 13.3202 194.004 417.895 663.863 664.046
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 1490 0.001024 2048 320 360 16384 1.36579 6.69968 89.959 98.0685 98.1238
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 1300 0.000128 1024 410 660 106496 14.8007 6.82678 51.3821 209.209 282.375 282.501
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 1460 6.4e-05 2048 140 6480 293120 35.2751 28.3206 2071.86 835.272 2970.85 2970.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 460 0.000512 512 90 480 15360 2.34294 0.854176 3.48698 47.314 54.157 54.2974
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 1040 0.000128 512 250 1380 112640 7.91085 3.39894 47.9753 176.708 236.177 236.321
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 610 0.000512 4096 140 1860 25920 6.61581 94.8879 209.449 310.999 311.054
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 870 0.000512 512 205 300 25600 1.59741 0.824224 3.19446 26.6993 32.4443 32.556
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 840 0.000256 1024 175 540 53760 6.10314 3.3751 20.5433 103.566 133.717 133.833
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 1000 3.2e-05 512 250 1200 450560 38.1512 13.1341 175.52 412.442 639.488 639.668
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 1490 0.001024 2048 320 360 16320 1.36602 6.37162 88.0265 95.8081 95.8655
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 1300 0.000128 1024 410 660 102400 14.8575 6.80157 44.9228 206.55 273.288 273.416
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 1460 6.4e-05 2048 140 6464 294784 35.3332 28.4625 4113.83 838.22 5015.96 5016.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 460 0.000512 512 90 512 17920 2.43469 0.933888 5.74448 51.2761 60.547 60.6822
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 1040 0.000128 512 250 1408 119808 7.66941 3.41331 97.8377 172.427 281.528 281.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 610 0.000512 4096 140 1856 26240 6.60675 171.229 209.469 387.348 387.402
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 64 870 0.000512 512 205 320 28160 1.53987 0.82992 5.45338 26.955 34.9053 35.0147
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 64 840 0.000256 1024 175 576 54272 6.17213 3.416 43.3131 104.897 157.924 158.032
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 1000 3.2e-05 512 250 1216 471040 37.6588 13.3263 360.442 417.618 829.298 829.493
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 64 1490 0.001024 2048 320 320 16928 1.3745 15.6301 90.3015 107.346 107.409
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 64 1300 0.000128 1024 410 640 116224 14.0589 6.82947 97.2962 209.608 327.95 328.074
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 530 0.000512 512 180 320 2048 3.51466 0.830592 0.82976 26.8251 32.1815 32.321
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 64 1460 6.4e-05 2048 140 6464 294656 35.3534 28.4001 2635.86 838.476 3538.21 3538.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 64 460 0.000512 512 90 512 17408 2.47085 0.937312 3.6736 51.3191 58.5544 58.6874
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 64 1040 0.000128 512 250 1408 118784 7.72669 3.40922 63.1216 173.096 247.536 247.683
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 64 610 0.000512 4096 140 1856 26176 6.60685 111.155 209.428 327.234 327.292
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 64 870 0.000512 512 205 320 28160 1.54211 0.830272 3.76717 26.8846 33.1474 33.2575
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 64 840 0.000256 1024 175 576 53760 6.20675 3.4105 59.618 104.663 174.028 174.135
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 64 1000 3.2e-05 512 250 1216 466944 37.5825 13.3263 229.932 417.902 698.985 699.146
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 64 1490 0.001024 2048 320 320 16896 1.37338 15.547 90.1838 107.145 107.208
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 64 1300 0.000128 1024 410 640 115712 14.0319 6.83155 69.996 209.086 300.103 300.225
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 64 530 0.000512 512 180 320 2048 3.52518 0.829344 0.863648 26.8122 32.212 32.3526
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 64 1460 6.4e-05 2048 140 6464 294528 35.3038 28.3216 2181.79 837.683 3083.21 3083.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 64 460 0.000512 512 90 512 16896 2.4657 0.927744 3.06838 49.9204 56.5426 56.6764
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 64 1040 0.000128 512 250 1408 116736 7.65805 3.40173 52.2015 173.69 237.134 237.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 64 610 0.000512 4096 140 1856 26112 6.60397 292.345 209.104 508.097 508.151
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 64 870 0.000512 512 205 320 27648 1.55565 0.818944 7.26486 28.1459 37.9157 38.0333
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 64 840 0.000256 1024 175 576 53760 6.17507 3.39968 60.602 104.286 174.594 174.705
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 64 1000 3.2e-05 512 250 1216 454656 37.6266 13.1441 187.771 412.121 650.902 651.078
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 64 1490 0.001024 2048 320 320 16800 1.36909 15.4747 89.0885 105.976 106.023
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 64 1300 0.000128 1024 410 640 115200 14.0073 6.82464 72.9719 208.295 302.26 302.391
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 6 8 64 530 0.000512 512 180 320 0 0.77424 0.006112 25.4268 26.285
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 64 1460 6.4e-05 2048 140 6464 294400 35.3546 28.3361 1881.42 838.917 2784.14 2784.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 64 460 0.000512 512 90 512 16384 2.51773 0.937984 2.8328 51.364 57.8071 57.9434
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 64 1040 0.000128 512 250 1408 118784 7.7423 3.40803 45.5908 175.426 232.348 232.491
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 64 610 0.000512 4096 140 1856 26112 6.61472 298.804 209.506 514.969 515.024
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 64 870 0.000512 512 205 320 27648 1.5649 0.834304 7.15846 28.1213 37.8058 37.9267
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 64 840 0.000256 1024 175 576 53248 6.2399 3.41181 59.7623 104.782 174.323 174.432
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 64 1000 3.2e-05 512 250 1216 458752 38.3947 13.3455 163.039 418.079 633.096 633.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 64 1490 0.001024 2048 320 320 16768 1.36659 15.4473 90.0364 106.893 106.939
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 64 1300 0.000128 1024 410 640 114688 14.1324 6.82874 66.6747 209.238 297.031 297.157
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
2 4 8 8 64 530 0.000512 512 180 320 0 0.776192 0.004768 26.4394 27.2985
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 1460 6.4e-05 2048 140 6464 294720 35.475 28.3951 5543.24 838.011 6445.24 6445.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 460 0.000512 512 90 512 17280 2.44605 0.92736 7.67101 49.8835 61.0807 61.2116
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 1040 0.000128 512 250 1408 120320 7.69334 3.42426 130.31 171.153 312.764 312.903
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 610 0.000512 4096 140 1856 26240 6.62509 228.221 209.541 444.431 444.484
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 870 0.000512 512 205 320 27840 1.54704 0.827488 7.14739 26.7243 36.3742 36.4795
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 840 0.000256 1024 175 576 54080 6.20947 3.42426 49.8508 104.923 164.537 164.642
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 1000 3.2e-05 512 250 1216 476160 37.056 13.387 480.874 419.12 950.674 950.846
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 1490 0.001024 2048 320 320 16920 1.37066 13.1182 90.358 104.891 104.945
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 64 1300 0.000128 1024 410 640 116480 14.0847 6.84678 120.503 209.634 351.227 351.349
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 530 0.000512 512 180 320 1280 3.52762 0.833664 0.847872 25.9602 31.3508 31.4778
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 1460 6.4e-05 2048 140 6464 294720 35.388 28.3461 3375.47 838.172 4277.49 4277.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 460 0.000512 512 90 512 16640 2.45475 0.92768 4.83728 49.9124 58.2871 58.4192
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 1040 0.000128 512 250 1408 120320 7.69318 3.41606 83.8409 176.415 271.553 271.695
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 610 0.000512 4096 140 1856 26160 6.61699 138.821 210.066 355.549 355.604
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 870 0.000512 512 205 320 27520 1.53331 0.817152 4.6639 26.5423 33.6827 33.7859
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 64 840 0.000256 1024 175 576 53120 6.16288 3.38944 44.6804 104.1 158.461 158.569
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 1000 3.2e-05 512 250 1216 471040 37.5204 13.3775 304.321 419.028 774.492 774.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 1490 0.001024 2048 320 320 16880 1.37011 7.98141 90.3505 99.7456 99.8022
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 64 1300 0.000128 1024 410 640 116480 14.0628 6.84384 74.4252 209.667 305.155 305.279
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 4 10 64 530 0.000512 512 180 320 0 0.817152 0.004768 26.5383 27.438
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 1460 6.4e-05 2048 140 6464 294240 35.4373 28.3911 2782.05 837.238 3683.23 3683.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 460 0.000512 512 90 512 17280 2.44573 0.929376 4.00093 49.9372 57.4702 57.602
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 1040 0.000128 512 250 1408 115200 7.77021 3.40307 65.1414 174.385 250.888 251.033
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 610 0.000512 4096 140 1856 26160 6.62784 114.389 209.51 330.574 330.629
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 64 870 0.000512 512 205 320 26880 1.55622 0.818784 3.87142 26.4281 32.8051 32.9087
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 64 840 0.000256 1024 175 576 53760 6.19677 3.41574 39.253 104.59 153.583 153.696
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 1000 3.2e-05 512 250 1216 460800 37.1774 13.1618 241.809 412.179 704.571 704.744
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 1490 0.001024 2048 320 320 16800 1.36211 6.76874 88.9306 97.1058 97.171
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 64 1300 0.000128 1024 410 640 115200 14.1025 6.84237 79.3629 208.853 309.32 309.453
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 6 10 64 530 0.000512 512 180 320 0 0.81888 0.004608 26.4715 27.3781
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 1460 6.4e-05 2048 140 6464 294400 35.3492 28.3686 2393.59 838.35 3295.78 3295.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 460 0.000512 512 90 512 15360 2.52013 0.925696 3.5975 49.9682 57.1699 57.3051
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 1040 0.000128 512 250 1408 117760 7.59104 3.40173 58.3942 172.757 242.335 242.478
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 610 0.000512 4096 140 1856 26080 6.61248 98.9123 209.332 314.902 314.961
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 10 64 870 0.000512 512 205 320 26880 1.55712 0.8256 3.57091 26.0174 32.0971 32.2089
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 10 64 840 0.000256 1024 175 576 52480 6.12086 3.36813 37.8645 103.365 150.85 150.964
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 1000 3.2e-05 512 250 1216 450560 38.123 13.1321 207.144 412.274 670.917 671.097
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 10 64 1490 0.001024 2048 320 320 16800 1.37178 22.4496 89.274 113.14 113.205
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 10 64 1300 0.000128 1024 410 640 112640 13.9597 6.84278 73.2766 206.382 300.625 300.759
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 10 64 1460 6.4e-05 2048 140 6464 294400 35.4536 28.4278 2187.64 837.483 3089.12 3089.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 10 64 460 0.000512 512 90 512 16000 2.50502 0.928672 3.15878 49.9901 56.7398 56.875
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 10 64 1040 0.000128 512 250 1408 115200 7.77978 3.40614 51.6532 176.804 239.829 239.971
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 10 64 610 0.000512 4096 140 1856 26000 6.60557 90.4597 209.089 306.197 306.252
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 10 64 870 0.000512 512 205 320 27200 1.55798 0.820288 2.96592 27.6737 33.1454 33.2563
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 10 64 840 0.000256 1024 175 576 52800 6.13744 3.37965 85.9857 103.407 199.039 199.147
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 10 64 1000 3.2e-05 512 250 1216 460800 37.2215 13.1639 191.59 412.242 654.468 654.642
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 10 64 1490 0.001024 2048 320 320 16600 1.36397 22.1842 88.8388 112.43 112.493
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 10 64 1300 0.000128 1024 410 640 112000 14.0502 6.81459 81.6423 206.391 309.056 309.182
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 10 10 64 530 0.000512 512 180 320 0 0.821248 0.005504 26.3535 27.2604
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 1460 6.4e-05 2048 140 6464 294720 35.3779 28.3286 5123.35 838.224 6025.4 6025.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 460 0.000512 512 90 512 16896 2.45446 0.924672 6.95872 49.8914 60.3865 60.5282
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 1040 0.000128 512 250 1408 118272 7.7112 3.40899 118.27 172.623 302.198 302.345
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 610 0.000512 4096 140 1856 26208 6.61798 209.551 210.488 426.706 426.762
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 870 0.000512 512 205 320 28032 1.53904 0.825888 6.71107 26.8544 36.062 36.1752
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 840 0.000256 1024 175 576 54144 6.17283 3.4183 46.7456 104.764 161.232 161.347
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 1000 3.2e-05 512 250 1216 466944 37.2723 13.2952 434.609 416.383 901.81 901.997
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 1490 0.001024 2048 320 320 16896 1.36806 11.7551 89.9824 103.146 103.205
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 1300 0.000128 1024 410 640 115968 14.0529 6.83622 111.594 209.375 342.014 342.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 530 0.000512 512 180 320 1536 3.51475 0.836672 0.9432 26.5604 32.0425 32.1845
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 1460 6.4e-05 2048 140 6464 294528 35.2995 28.5577 3206.81 837.686 4108.47 4108.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 460 0.000512 512 90 512 16896 2.44784 0.925312 4.42349 49.92 57.8765 58.0161
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 1040 0.000128 512 250 1408 116736 7.66682 3.39693 77.9044 176.768 265.919 266.068
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 610 0.000512 4096 140 1856 26112 6.60858 131.01 209.174 346.835 346.891
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 870 0.000512 512 205 320 27648 1.53328 0.81808 4.5953 27.6464 34.7211 34.8283
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 840 0.000256 1024 175 576 53760 6.14218 3.40186 29.6228 104.29 143.585 143.694
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 1000 3.2e-05 512 250 1216 454656 37.6265 13.128 282.442 412.702 746.138 746.324
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 1490 0.001024 2048 320 320 16800 1.36624 7.36454 89.0953 97.8684 97.9238
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 1300 0.000128 1024 410 640 115200 13.981 6.8247 69.6514 208.312 298.925 299.055
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 4 12 64 530 0.000512 512 180 320 0 0.794048 0.004448 26.4648 27.3351
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 1460 6.4e-05 2048 140 6464 294336 35.3711 28.346 2626.43 838.451 3528.72 3528.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 460 0.000512 512 90 512 13824 2.46765 0.882016 3.50253 47.9023 54.9125 55.0441
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 1040 0.000128 512 250 1408 115200 7.62893 3.39136 62.2965 175.894 249.402 249.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 610 0.000512 4096 140 1856 26064 6.60733 108.589 209.287 324.528 324.583
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 870 0.000512 512 205 320 26496 1.54282 0.80896 3.60394 27.4012 33.481 33.5896
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 840 0.000256 1024 175 576 52992 6.15104 3.38592 23.6226 103.928 137.214 137.323
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 1000 3.2e-05 512 250 1216 442368 38.1132 13.0564 220.87 408.381 680.666 680.851
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 1490 0.001024 2048 320 320 16704 1.36317 6.26848 88.3539 96.0279 96.0841
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 12 64 1300 0.000128 1024 410 640 112896 14.0659 6.81862 56.5165 207.503 285.062 285.189
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 6 12 64 530 0.000512 512 180 320 0 0.792448 0.0056 25.349 26.2154
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 1460 6.4e-05 2048 140 6464 294144 35.3318 28.295 2320.19 837.72 3221.65 3221.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 460 0.000512 512 90 512 15360 2.41882 0.884128 3.17834 47.958 54.5988 54.7333
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 1040 0.000128 512 250 1408 116736 7.67069 3.40451 54.91 173.264 239.437 239.578
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 610 0.000512 4096 140 1856 25920 6.57408 95.4389 208.807 310.865 310.923
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 870 0.000512 512 205 320 27648 1.54317 0.819104 3.56694 26.0588 32.1172 32.229
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 12 64 840 0.000256 1024 175 576 52224 6.1464 3.36672 33.4479 103.491 146.583 146.701
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 1000 3.2e-05 512 250 1216 442368 38.8495 13.1307 193.168 412.625 658.014 658.201
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 1490 0.001024 2048 320 320 16704 1.36192 5.78029 88.6228 95.8097 95.8687
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 12 64 1300 0.000128 1024 410 640 113664 13.884 6.80038 50.4761 206.584 277.9 278.029
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 8 12 64 530 0.000512 512 180 320 0 0.77632 0.005728 24.9917 25.8528
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 1460 6.4e-05 2048 140 6464 293760 35.3844 28.373 2047.91 854.292 2966.07 2966.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 460 0.000512 512 90 512 15360 2.5312 0.925824 3.08362 51.3097 58.0083 58.1427
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 1040 0.000128 512 250 1408 115200 7.76106 3.40582 48.9302 175.685 235.97 236.117
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 610 0.000512 4096 140 1856 25920 6.59357 84.7809 210.876 302.294 302.348
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 12 64 870 0.000512 512 205 320 26880 1.56432 0.822368 3.03571 26.8908 32.4355 32.5448
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 12 64 840 0.000256 1024 175 576 51840 6.16979 3.37574 31.5491 104.445 145.671 145.779
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 1000 3.2e-05 512 250 1216 460800 37.187 13.1477 180.289 416.681 647.548 647.722
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 1490 0.001024 2048 320 320 16560 1.36192 5.396 89.3213 96.121 96.1841
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 12 64 1300 0.000128 1024 410 640 111360 14.1118 6.80272 43.7707 208.425 273.265 273.392
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 10 12 64 530 0.000512 512 180 320 0 0.823008 0.004224 26.626 27.5308
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 1460 6.4e-05 2048 140 6464 294560 35.4922 28.365 4793.07 837.974 5695.03 5695.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 460 0.000512 512 90 512 17024 2.45856 0.927744 6.57386 49.9807 60.102 60.2378
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 1040 0.000128 512 250 1408 120064 7.70314 3.41811 115.959 171.975 299.244 299.402
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 610 0.000512 4096 140 1856 26208 6.61482 197.73 209.464 413.855 413.913
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 870 0.000512 512 205 320 28224 1.54688 0.833888 6.43674 26.913 35.8568 35.9712
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 840 0.000256 1024 175 576 53760 6.21699 3.42016 43.4355 104.772 157.971 158.082
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 1000 3.2e-05 512 250 1216 473088 37.2035 13.3732 425.198 418.46 894.486 894.681
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 1490 0.001024 2048 320 320 16856 1.36816 11.4201 90.1171 102.952 103.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 1300 0.000128 1024 410 640 115584 14.123 6.84656 103.323 209.323 333.783 333.913
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 2 14 64 530 0.000512 512 180 320 0 0.813376 0.004416 25.3934 26.2846
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 1460 6.4e-05 2048 140 6464 294336 35.3888 28.3572 3044.85 837.922 3946.64 3946.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 460 0.000512 512 90 512 16128 2.43194 0.905664 4.20061 49.4238 57.1206 57.2594
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 1040 0.000128 512 250 1408 118272 7.63466 3.41322 73.929 175.053 260.22 260.376
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 610 0.000512 4096 140 1856 26096 6.60477 127.08 209.192 342.921 342.975
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 870 0.000512 512 205 320 27776 1.54118 0.825344 4.2647 26.6488 33.4059 33.5176
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 840 0.000256 1024 175 576 53760 6.19642 3.41402 28.2158 104.835 142.794 142.908
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 1000 3.2e-05 512 250 1216 458752 37.4976 13.1845 267.223 413.816 731.97 732.159
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 1490 0.001024 2048 320 320 16800 1.368 7.63082 89.3744 98.4147 98.4708
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 1300 0.000128 1024 410 640 114688 14.1617 6.84032 65.8473 209.365 296.373 296.505
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 1460 6.4e-05 2048 140 6464 293664 35.5124 28.3668 2572.89 844.846 3481.73 3481.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 460 0.000512 512 90 512 16128 2.42477 0.905856 3.9625 49.6922 57.1435 57.2806
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 1040 0.000128 512 250 1408 118272 7.79805 3.42586 62.8065 178.141 252.352 252.497
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 610 0.000512 4096 140 1856 26040 6.59866 107.696 211.138 325.477 325.532
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 870 0.000512 512 205 320 26880 1.51907 0.79824 3.69574 26.3282 32.466 32.5724
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 840 0.000256 1024 175 576 53760 6.2281 3.4263 24.0342 105.915 139.733 139.842
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 1000 3.2e-05 512 250 1216 473088 37.2063 13.3814 232.159 422.41 705.399 705.577
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 1490 0.001024 2048 320 320 16632 1.3632 6.43747 91.3433 99.1852 99.2437
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 1300 0.000128 1024 410 640 115584 14.1182 6.84387 57.0998 211.448 289.665 289.794
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 6 14 64 530 0.000512 512 180 320 0 0.819424 0.00576 26.2902 27.1851
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 1460 6.4e-05 2048 140 6464 293888 35.3276 28.3709 2258.9 837.02 3159.73 3159.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 460 0.000512 512 90 512 14336 2.36163 0.854016 3.1623 47.2518 53.787 53.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 1040 0.000128 512 250 1408 114688 7.51187 3.37104 53.5108 173.554 238.132 238.276
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 610 0.000512 4096 140 1856 25984 6.6048 94.0501 209.123 309.82 309.875
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 870 0.000512 512 205 320 26880 1.51546 0.800352 3.13027 26.1188 31.6912 31.7972
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 840 0.000256 1024 175 576 51968 6.18819 3.38531 20.4575 103.782 133.938 134.044
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 1000 3.2e-05 512 250 1216 430080 38.4635 13.0297 184.287 404.143 640.159 640.333
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 1490 0.001024 2048 320 320 16576 1.35853 5.61562 87.0195 94.0378 94.0929
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 1300 0.000128 1024 410 640 111104 14.1766 6.81469 47.4225 207.108 275.674 275.803
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 1460 6.4e-05 2048 140 6464 293440 35.4581 28.3486 2001.52 835.856 2901.3 2901.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 460 0.000512 512 90 512 13440 2.42838 0.858112 2.95536 47.2871 53.6887 53.8181
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 1040 0.000128 512 250 1408 116480 7.61146 3.39574 48.4435 173.451 233.088 233.228
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 610 0.000512 4096 140 1856 25760 6.55789 84.4689 208.212 299.282 299.339
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 870 0.000512 512 205 320 26880 1.55226 0.814112 3.19667 26.3767 32.0633 32.1705
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 840 0.000256 1024 175 576 51520 6.14086 3.3496 18.661 102.642 130.917 131.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 1000 3.2e-05 512 250 1216 430080 39.4143 13.0719 163.483 408.94 625.151 625.332
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 1490 0.001024 2048 320 320 16520 1.35578 5.23059 87.7427 94.3709 94.4289
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 14 64 1300 0.000128 1024 410 640 112000 13.9039 6.79731 42.4874 204.753 268.095 268.221
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 1460 6.4e-05 2048 140 6464 294656 35.3571 28.3628 4583.11 838.078 5485.03 5485.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 460 0.000512 512 90 512 17408 2.47462 0.937984 6.53866 51.3021 61.406 61.5409
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 1040 0.000128 512 250 1408 118784 7.71952 3.40992 111.71 170.906 293.931 294.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 610 0.000512 4096 140 1856 26176 6.60989 196.531 209.388 412.574 412.631
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 870 0.000512 512 205 320 28160 1.54029 0.830304 6.52586 26.8693 35.8966 36.0059
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 840 0.000256 1024 175 576 53760 6.18291 3.40758 43.2463 104.623 157.589 157.697
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 1000 3.2e-05 512 250 1216 466944 37.6064 13.3292 410.575 417.703 879.459 879.647
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 1490 0.001024 2048 320 320 16896 1.37059 11.2824 90.2434 102.94 103
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 1300 0.000128 1024 410 640 115712 14.0131 6.83008 103.241 210.652 334.894 335.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 530 0.000512 512 180 320 2048 3.52445 0.84752 1.1265 26.3205 32.0005 32.1311
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 1460 6.4e-05 2048 140 6464 294400 35.3622 28.4497 2976.07 838.91 3878.91 3879.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 460 0.000512 512 90 512 16384 2.51424 0.9368 4.47251 51.3634 59.447 59.5843
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 1040 0.000128 512 250 1408 118784 7.73888 3.412 73.0792 177.368 261.785 261.929
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 610 0.000512 4096 140 1856 26112 6.61059 132.082 209.498 348.234 348.291
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 870 0.000512 512 205 320 27648 1.56454 0.832896 4.4207 27.9877 34.9294 35.0381
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 840 0.000256 1024 175 576 53248 6.204 3.40627 29.3645 104.785 143.884 143.993
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 1000 3.2e-05 512 250 1216 458752 38.3891 13.3305 263.336 418.084 733.387 733.567
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 1490 0.001024 2048 320 320 16768 1.3639 7.64314 91.0834 100.134 100.192
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 1300 0.000128 1024 410 640 114688 14.1149 7.04102 68.6792 209.235 299.224 299.348
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 4 16 64 530 0.000512 512 180 320 0 0.796224 0.00464 26.5892 27.4591
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 1460 6.4e-05 2048 140 6464 294144 35.337 28.4759 2436.82 844.939 3345.68 3345.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 460 0.000512 512 90 512 15360 2.42131 0.888224 3.58854 49.1929 56.2484 56.3816
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 1040 0.000128 512 250 1408 116736 7.67178 3.40237 58.5168 173.086 242.867 243.014
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 610 0.000512 4096 140 1856 25920 6.57267 109.324 210.661 326.603 326.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 870 0.000512 512 205 320 27648 1.53901 0.818656 3.97984 26.6816 33.1465 33.2516
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 840 0.000256 1024 175 576 52224 6.14496 3.37037 23.2335 104.392 137.269 137.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 1000 3.2e-05 512 250 1216 442368 38.8453 13.1308 207.505 416.198 675.924 676.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 1490 0.001024 2048 320 320 16704 1.35987 6.54746 89.0668 97.0156 97.0728
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 1300 0.000128 1024 410 640 113664 13.9045 6.79331 56.6057 208.367 285.828 285.962
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 6 16 64 530 0.000512 512 180 320 0 0.792576 0.00496 25.2068 26.0715
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 1460 6.4e-05 2048 140 6464 292864 35.3067 28.4064 2180.36 836.517 3080.71 3080.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 460 0.000512 512 90 512 12288 2.53802 0.885344 3.13536 47.9768 54.6977 54.8332
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 1040 0.000128 512 250 1408 114688 7.96662 3.41136 52.2845 175.79 239.646 239.792
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 610 0.000512 4096 140 1856 25856 6.57274 102.384 208.814 317.813 317.871
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 870 0.000512 512 205 320 24576 1.53568 0.780288 3.41504 25.5779 31.4386 31.5508
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 840 0.000256 1024 175 576 53248 6.22 3.41062 23.1269 105.345 138.236 138.348
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 1000 3.2e-05 512 250 1216 458752 38.4188 13.3282 194.929 418.159 665.079 665.262
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 1490 0.001024 2048 320 320 16640 1.36749 5.83242 90.0317 97.2736 97.3312
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 1300 0.000128 1024 410 640 114688 14.1416 6.82995 52.9784 209.405 283.512 283.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 1460 6.4e-05 2048 140 6464 293120 35.3009 28.3097 2004.91 836.194 2904.82 2904.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 460 0.000512 512 90 512 10240 2.55149 0.857824 2.60979 47.3388 53.5115 53.6426
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 1040 0.000128 512 250 1408 112640 7.90643 3.39574 47.5072 173.235 232.228 232.372
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 610 0.000512 4096 140 1856 25920 6.6047 93.9317 209.502 310.081 310.135
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 870 0.000512 512 205 320 25600 1.59702 0.825344 3.33446 26.7215 32.6012 32.7107
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 840 0.000256 1024 175 576 51200 6.19754 3.37616 20.7565 103.666 134.121 134.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 1000 3.2e-05 512 250 1216 450560 38.1394 13.1351 174.651 412.841 639.007 639.189
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 1490 0.001024 2048 320 320 16640 1.36554 5.33766 88.7983 95.5449 95.6021
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 1300 0.000128 1024 410 640 112640 13.9939 6.79936 48.1798 206.746 275.874 275.999
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 1460 6.4e-05 2048 140 6464 293376 35.3654 28.3881 1843.58 837.457 2744.91 2745.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 460 0.000512 512 90 512 12288 2.54736 0.885504 2.92874 49.0923 55.6154 55.7488
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 1040 0.000128 512 250 1408 110592 7.50944 3.35418 43.3276 172.84 227.222 227.365
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 610 0.000512 4096 140 1856 25728 6.57818 88.5331 208.861 304.016 304.071
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 870 0.000512 512 205 320 24576 1.54272 0.784384 2.97565 26.6049 32.0389 32.1475
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 840 0.000256 1024 175 576 52224 6.15933 3.37331 19.0059 103.661 132.328 132.436
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 1000 3.2e-05 512 250 1216 393216 40.2666 12.8194 141.023 395.885 590.238 590.422
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 1490 0.001024 2048 320 320 16512 1.36352 5.80016 85.9332 93.1409 93.1981
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 12 16 64 1300 0.000128 1024 410 640 110592 14.1697 6.80166 45.7471 206.635 273.512 273.637
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 12 16 64 530 0.000512 512 180 320 0 0.796672 0.004768 25.3153 26.1867
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 4 128 1460 6.4e-05 2048 140 6528 294656 35.3907 28.3429 4126.61 838.158 5028.62 5028.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 4 128 460 0.000512 512 90 512 8448 2.84192 0.940512 4.69706 51.2677 59.9028 60.0329
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 4 128 1040 0.000128 512 250 1408 120320 7.68941 3.41856 98.3913 176.238 285.926 286.075
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 4 128 610 0.000512 4096 140 1920 25840 6.61296 329.281 209.598 545.54 545.602
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 4 128 870 0.000512 512 205 384 23552 1.65533 0.833568 8.33296 28.284 39.2342 39.3503
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 4 128 840 0.000256 1024 175 640 48896 6.45366 3.41216 60.2388 105.386 175.629 175.741
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 4 128 1000 3.2e-05 512 250 1280 462848 38.2684 13.3693 369.311 418.97 840.169 840.358
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 4 128 1490 0.001024 2048 320 384 16432 1.37046 17.7106 93.5454 112.672 112.732
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 4 128 1300 0.000128 1024 410 640 105984 14.9435 6.83693 133.996 209.659 365.598 365.731
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 128 1460 6.4e-05 2048 140 6528 294656 35.3205 28.3177 4649.45 838.81 5552.02 5552.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 128 460 0.000512 512 90 512 8192 2.85402 0.938624 3.48592 51.2946 58.7311 58.8678
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 128 1040 0.000128 512 250 1408 119808 7.64867 3.41424 107.522 174.568 293.34 293.489
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 128 610 0.000512 4096 140 1920 25824 6.61635 194.511 209.749 410.922 410.974
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 128 870 0.000512 512 205 384 23296 1.65053 0.827552 6.00566 26.289 34.9015 35.0123
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 128 840 0.000256 1024 175 640 48896 6.40954 4.00467 46.873 104.971 162.39 162.501
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 128 1000 3.2e-05 512 250 1280 458752 38.3476 13.3263 400.232 417.988 870.145 870.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 128 1490 0.001024 2048 320 384 16416 1.37168 19.3202 93.1317 113.866 113.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 128 1300 0.000128 1024 410 640 105984 14.881 6.82666 99.2597 209.747 330.876 331.004
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 128 1460 6.4e-05 2048 140 6528 294400 35.3361 28.3747 3005.34 837.889 3907.06 3907.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 128 460 0.000512 512 90 512 8192 2.86272 0.939616 2.41363 51.2933 57.6684 57.8014
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 128 1040 0.000128 512 250 1408 118784 7.72269 3.40787 73.2087 179.787 264.314 264.456
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 128 610 0.000512 4096 140 1920 25792 6.61786 125.51 209.583 341.757 341.812
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 128 870 0.000512 512 205 384 23040 1.66416 0.830912 4.14614 26.9058 33.6731 33.7777
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 128 840 0.000256 1024 175 640 48640 6.42186 3.4065 61.195 104.591 175.746 175.853
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 128 1000 3.2e-05 512 250 1280 458752 38.3915 13.3268 273.413 417.602 742.973 743.143
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 128 1490 0.001024 2048 320 384 16384 1.37216 19.2778 93.0835 113.777 113.838
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 128 1300 0.000128 1024 410 640 105472 14.8661 6.85466 71.3127 208.941 302.166 302.293
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 128 1460 6.4e-05 2048 140 6528 294144 35.3214 28.3375 2446.46 837.796 3348.03 3348.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 128 460 0.000512 512 90 512 7680 2.84445 0.926336 2.24483 49.9303 56.1052 56.2409
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 128 1040 0.000128 512 250 1408 116736 7.66035 3.40045 58.9327 177.324 247.508 247.658
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 128 610 0.000512 4096 140 1920 25728 6.60685 104.243 209.451 320.345 320.403
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 128 870 0.000512 512 205 384 22272 1.66003 0.821216 3.46557 27.6462 33.7189 33.8268
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 128 840 0.000256 1024 175 640 48384 6.40106 3.40378 61.9199 104.307 176.165 176.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 128 1000 3.2e-05 512 250 1280 442368 38.8202 13.1215 215.716 412.219 680.117 680.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 128 1490 0.001024 2048 320 384 16320 1.36813 19.2358 92.0824 112.731 112.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 128 1300 0.000128 1024 410 640 104448 14.871 6.82035 61.4394 208.334 291.625 291.754
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 128 1460 6.4e-05 2048 140 6528 294400 35.362 28.3455 2178.74 838.931 3081.49 3081.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 128 460 0.000512 512 90 512 8192 2.87046 0.943808 2.11075 51.3595 57.4414 57.5712
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 128 1040 0.000128 512 250 1408 118784 7.7273 3.41782 53.2594 174.402 238.985 239.127
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 128 610 0.000512 4096 140 1920 25728 6.62118 93.1171 209.759 309.54 309.595
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 128 870 0.000512 512 205 384 22528 1.67728 0.832896 3.22995 26.8909 32.757 32.8618
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 128 840 0.000256 1024 175 640 48128 6.46976 3.40605 61.2003 104.76 175.966 176.074
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 128 1000 3.2e-05 512 250 1280 458752 38.3917 13.3231 196.933 418.313 667.206 667.371
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 128 1490 0.001024 2048 320 384 16256 1.36192 19.006 92.4086 112.82 112.883
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 128 1300 0.000128 1024 410 640 104448 14.9924 6.83008 55.8637 209.195 287.036 287.166
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 8 128 1460 6.4e-05 2048 140 6528 294400 35.3271 28.3808 2004.18 839.017 2907.02 2907.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 8 128 460 0.000512 512 90 512 7680 2.85046 0.927232 2.13693 49.9893 56.0645 56.2024
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 8 128 1040 0.000128 512 250 1408 117760 7.58979 3.39654 48.9148 177.463 237.552 237.693
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 8 128 610 0.000512 4096 140 1920 25600 6.6041 310.44 209.293 526.383 526.436
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 8 128 870 0.000512 512 205 384 21760 1.67216 0.821216 2.80659 27.7692 33.1953 33.312
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 8 128 840 0.000256 1024 175 640 47360 6.36125 3.36534 60.214 103.45 173.524 173.629
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 8 128 1000 3.2e-05 512 250 1280 450560 38.116 13.1263 180.263 412.607 644.371 644.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 8 128 1490 0.001024 2048 320 384 16160 1.36464 19.0781 91.8679 112.355 112.402
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 8 128 1300 0.000128 1024 410 640 102400 14.8324 6.79952 64.6406 206.529 292.956 293.081
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 8 128 1460 6.4e-05 2048 140 6528 293376 35.4223 28.3457 1846.19 837.583 2747.66 2747.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 8 128 460 0.000512 512 90 512 6144 2.79798 0.884736 2.00845 47.9336 53.7833 53.9159
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 8 128 1040 0.000128 512 250 1408 116736 7.6729 3.40189 44.5907 179.255 235.104 235.248
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 12 8 128 610 0.000512 4096 140 1920 25536 6.59462 309.796 209.07 525.507 525.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 12 8 128 870 0.000512 512 205 384 21504 1.67661 0.821248 7.00742 28.6657 38.294 38.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 12 8 128 840 0.000256 1024 175 640 47616 6.36269 3.36896 60.1988 103.469 173.526 173.634
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 8 128 1000 3.2e-05 512 250 1280 442368 38.8876 13.1417 162.847 412.711 627.828 627.997
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 12 8 128 1490 0.001024 2048 320 384 16128 1.36157 19.0336 92.9168 113.355 113.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 12 8 128 1300 0.000128 1024 410 640 101376 14.9225 6.7975 60.4676 206.531 288.88 289.005
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 128 1460 6.4e-05 2048 140 6528 293888 35.33 28.2972 1736.3 837.647 2637.69 2637.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 128 460 0.000512 512 90 512 3584 2.83014 0.846368 1.84342 47.2722 52.9553 53.0936
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 128 1040 0.000128 512 250 1408 114688 7.50794 3.37382 41.3623 178.265 230.692 230.832
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 128 610 0.000512 4096 140 1920 25536 6.6048 310.322 209.269 526.239 526.293
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 128 870 0.000512 512 205 384 21504 1.64461 0.801952 7.07754 28.1962 37.8418 37.9577
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 128 840 0.000256 1024 175 640 46592 6.44035 3.3775 58.9984 103.868 172.814 172.922
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 128 1000 3.2e-05 512 250 1280 430080 38.4894 13.0524 149.342 404.419 605.546 605.722
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 128 1490 0.001024 2048 320 384 16128 1.36602 19.0344 90.5618 111.004 111.051
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 128 1300 0.000128 1024 410 640 103936 15.0884 6.81779 61.1581 207.286 290.958 291.093
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 16 8 128 1460 6.4e-05 2048 140 6528 292864 35.3522 28.273 1646.48 836.29 2546.51 2546.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 16 8 128 460 0.000512 512 90 512 4096 2.89235 0.886336 1.98566 47.9791 53.8994 54.0363
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 16 8 128 1040 0.000128 512 250 1408 114688 7.9751 3.41248 39.7543 181.455 232.78 232.919
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 16 8 128 610 0.000512 4096 140 1920 25600 6.62048 311.741 209.744 528.149 528.202
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 16 8 128 870 0.000512 512 205 384 20480 1.62854 0.780288 6.85715 27.8114 37.2075 37.3253
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 16 8 128 840 0.000256 1024 175 640 47104 6.51418 3.40787 59.3154 104.924 174.293 174.402
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 16 8 128 1000 3.2e-05 512 250 1280 458752 38.4019 13.3429 150.373 418.047 620.404 620.576
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 16 8 128 1490 0.001024 2048 320 384 16128 1.36272 18.8948 93.4606 113.761 113.807
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 16 8 128 1300 0.000128 1024 410 640 102400 15.1481 6.9911 57.3952 209.356 289.043 289.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 60 1460 6.4e-05 2048 140 6480 293888 35.3239 28.3349 1589.9 837.813 2491.49 2491.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 60 460 0.000512 512 90 480 14336 2.38134 0.850592 3.23392 47.2737 53.8957 54.0296
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 60 1040 0.000128 512 250 1380 107520 7.91434 3.37043 34.5116 175.083 221.061 221.204
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 60 610 0.000512 4096 140 1860 25984 6.61514 300.532 209.47 516.658 516.714
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 60 870 0.000512 512 205 300 25088 1.55843 0.802816 7.60035 28.6148 38.7012 38.8141
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 60 840 0.000256 1024 175 540 53760 6.13696 3.37949 58.3699 103.875 171.887 171.995
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 60 1000 3.2e-05 512 250 1200 430080 38.4603 13.0243 125.592 404.509 581.82 581.997
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 60 1490 0.001024 2048 320 360 16352 1.36202 17.4776 86.5938 105.475 105.531
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 60 1300 0.000128 1024 410 660 103936 14.8254 6.81757 134.913 207.303 364.016 364.141
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 64 1460 6.4e-05 2048 140 6464 293888 35.3382 28.388 1555.53 837.814 2457.18 2457.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 64 460 0.000512 512 90 512 14336 2.37293 0.853472 3.36365 47.275 54.0203 54.1573
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 64 1040 0.000128 512 250 1408 114688 7.51635 3.37472 36.8747 174.695 222.642 222.788
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 64 610 0.000512 4096 140 1856 25984 6.60493 291.203 209.534 507.385 507.441
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 64 870 0.000512 512 205 320 26880 1.51539 0.800768 8.21107 28.5523 39.2038 39.3192
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 64 840 0.000256 1024 175 576 51968 6.20765 3.38077 57.9262 103.879 171.527 171.636
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 64 1000 3.2e-05 512 250 1216 430080 38.4633 13.0345 126.521 404.501 582.764 582.939
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 64 1490 0.001024 2048 320 320 16576 1.35888 15.1696 87.0649 103.634 103.692
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 64 1300 0.000128 1024 410 640 111104 14.2165 7.31722 138.313 207.31 367.322 367.445
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 50 1460 6.4e-05 2048 140 6450 293440 35.4446 28.3443 1591.87 836.086 2491.86 2491.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 50 460 0.000512 512 90 500 13440 2.41062 0.850176 3.22365 47.2917 53.9369 54.0669
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 50 1040 0.000128 512 250 1400 116480 7.61744 3.39354 38.0859 174.198 223.479 223.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 50 610 0.000512 4096 140 1850 26040 6.61626 298.993 209.537 515.187 515.242
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 50 870 0.000512 512 205 300 22400 1.65018 0.817152 7.17085 27.561 37.3292 37.4395
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 50 840 0.000256 1024 175 550 56000 5.95882 3.35066 60.5224 102.67 172.631 172.738
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 50 1000 3.2e-05 512 250 1200 430080 39.4189 13.0742 128.163 409.004 589.901 590.072
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 50 1490 0.001024 2048 320 350 16240 1.35578 15.8403 88.0094 105.25 105.304
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 50 1300 0.000128 1024 410 650 107520 14.312 6.79475 141.325 204.814 367.404 367.526
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
2 4 14 10 50 530 0.000512 512 180 350 0 0.752224 0.004096 25.3955 26.2321
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 48 1460 6.4e-05 2048 140 6432 293440 35.4277 28.3445 1579.79 836.664 2480.34 2480.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 48 460 0.000512 512 90 480 13440 2.41363 0.850304 3.22909 47.3055 53.9618 54.0988
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 48 1040 0.000128 512 250 1392 107520 8.12173 3.39386 34.8461 177.05 223.599 223.746
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 48 610 0.000512 4096 140 1872 25760 6.59654 295.727 209 511.371 511.428
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 48 870 0.000512 512 205 288 24640 1.59658 0.817152 7.63002 27.5506 37.7252 37.8482
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 48 840 0.000256 1024 175 528 53760 6.06528 3.34848 58.2678 102.742 170.553 170.667
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 48 1000 3.2e-05 512 250 1200 430080 39.4123 13.0757 125.907 409.319 587.964 588.153
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 48 1490 0.001024 2048 320 336 16520 1.36496 16.5804 88.4941 106.483 106.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 48 1300 0.000128 1024 410 672 107520 14.3067 6.79955 146.109 204.955 372.336 372.474
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
2 4 14 10 48 530 0.000512 512 180 336 0 0.751584 0.005216 25.1444 25.986
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 32 1460 6.4e-05 2048 140 6432 294400 35.3812 28.3257 1819.93 838.919 2722.67 2722.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 32 460 0.000512 512 90 480 20480 2.35098 0.937888 4.7623 51.3666 59.5719 59.7077
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 32 1040 0.000128 512 250 1376 118784 7.72755 3.43424 42.651 171.709 225.705 225.844
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 32 610 0.000512 4096 140 1856 26112 6.6121 296.433 209.475 512.561 512.616
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 32 870 0.000512 512 205 288 27648 1.55917 0.833536 7.93366 28.6847 39.1396 39.2566
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 32 840 0.000256 1024 175 544 58368 5.98768 3.40602 61.238 104.774 175.537 175.645
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 32 1000 3.2e-05 512 250 1184 475136 36.9487 13.3222 156.199 418.202 624.914 625.095
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 32 1490 0.001024 2048 320 320 16768 1.3664 15.4705 88.1673 105.049 105.103
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 32 1300 0.000128 1024 410 640 118784 13.8403 6.83181 147.58 209.224 377.637 377.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 32 530 0.000512 512 180 320 4096 3.22758 0.775936 1.47462 25.4695 31.1291 31.2689
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 20 32 1460 6.4e-05 2048 140 6432 291840 35.2923 28.3587 2727.97 836.45 3628.19 3628.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 20 32 460 0.000512 512 90 480 15360 2.54163 0.935936 4.97594 51.2529 59.863 59.999
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 20 32 1040 0.000128 512 250 1376 107520 8.21178 3.40131 58.7833 169.376 239.954 240.097
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 12 20 32 610 0.000512 4096 140 1856 25440 6.52717 413.096 207.784 627.45 627.505
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 12 20 32 870 0.000512 512 205 288 26880 1.56307 0.826944 10.8862 26.5752 39.9799 40.0855
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 12 20 32 840 0.000256 1024 175 544 53760 6.1009 3.38125 78.2364 103.876 191.72 191.826
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 20 32 1000 3.2e-05 512 250 1184 430080 39.9711 13.1525 214.608 412.878 680.848 681.012
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 12 20 32 1490 0.001024 2048 320 320 16320 1.3728 22.7109 86.9502 111.079 111.127
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 12 20 32 1300 0.000128 1024 410 640 115200 13.7845 6.8056 193.717 206.951 421.413 421.538
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
2 4 12 20 32 530 0.000512 512 180 320 0 0.60208 0.004096 21.0606 21.751
