Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.1 (win64) Build 3247384 Thu Jun 10 19:36:33 MDT 2021
| Date         : Sat Oct  9 18:35:58 2021
| Host         : LAPTOP-2ON61OUB running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file task3_timing_summary_routed.rpt -pb task3_timing_summary_routed.pb -rpx task3_timing_summary_routed.rpx -warn_on_violation
| Design       : task3
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                   Violations  
---------  ----------------  ----------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell   10          
LUTAR-1    Warning           LUT drives async reset alert  2           
TIMING-20  Warning           Non-clocked latch             1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (12)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (27)
5. checking no_input_delay (2)
6. checking no_output_delay (7)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (12)
-------------------------
 There is 1 register/latch pin with no clock driven by root clock pin: pedestrian (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: reset (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: nolabel_line53/clockout_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (27)
-------------------------------------------------
 There are 27 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (7)
-------------------------------
 There are 7 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
    195.137        0.000                      0                   65        0.261        0.000                      0                   65        3.000        0.000                       0                    40  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                 Waveform(ns)         Period(ns)      Frequency(MHz)
-----                 ------------         ----------      --------------
clock_in              {0.000 5.000}        10.000          100.000         
  clk_out1_clk_wiz_0  {0.000 100.000}      200.000         5.000           
  clkfbout_clk_wiz_0  {0.000 25.000}       50.000          20.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clock_in                                                                                                                                                                3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0      195.137        0.000                      0                   65        0.261        0.000                      0                   65       13.360        0.000                       0                    36  
  clkfbout_clk_wiz_0                                                                                                                                                   47.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clock_in
  To Clock:  clock_in

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clock_in
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clock_in }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  nolabel_line45/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  nolabel_line45/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  nolabel_line45/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  nolabel_line45/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  nolabel_line45/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  nolabel_line45/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack      195.137ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.261ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       13.360ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             195.137ns  (required time - arrival time)
  Source:                 nolabel_line53/count_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            nolabel_line53/count_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.093ns  (logic 0.828ns (20.230%)  route 3.265ns (79.770%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.417ns = ( 198.583 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.818ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line45/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  nolabel_line45/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    nolabel_line45/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  nolabel_line45/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    nolabel_line45/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  nolabel_line45/inst/clkout1_buf/O
                         net (fo=34, routed)          1.722    -0.818    nolabel_line53/clk_out1
    SLICE_X5Y90          FDRE                                         r  nolabel_line53/count_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y90          FDRE (Prop_fdre_C_Q)         0.456    -0.362 f  nolabel_line53/count_reg[20]/Q
                         net (fo=3, routed)           0.976     0.615    nolabel_line53/count[20]
    SLICE_X4Y88          LUT4 (Prop_lut4_I3_O)        0.124     0.739 f  nolabel_line53/count[31]_i_8/O
                         net (fo=1, routed)           0.674     1.413    nolabel_line53/count[31]_i_8_n_0
    SLICE_X4Y88          LUT5 (Prop_lut5_I4_O)        0.124     1.537 r  nolabel_line53/count[31]_i_4/O
                         net (fo=1, routed)           0.669     2.206    nolabel_line53/count[31]_i_4_n_0
    SLICE_X4Y88          LUT4 (Prop_lut4_I1_O)        0.124     2.330 r  nolabel_line53/count[31]_i_1/O
                         net (fo=31, routed)          0.945     3.275    nolabel_line53/count[31]_i_1_n_0
    SLICE_X5Y93          FDRE                                         r  nolabel_line53/count_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  clock_in (IN)
                         net (fo=0)                   0.000   200.000    nolabel_line45/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  nolabel_line45/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    nolabel_line45/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  nolabel_line45/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    nolabel_line45/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  nolabel_line45/inst/clkout1_buf/O
                         net (fo=34, routed)          1.603   198.583    nolabel_line53/clk_out1
    SLICE_X5Y93          FDRE                                         r  nolabel_line53/count_reg[29]/C
                         clock pessimism              0.576   199.159    
                         clock uncertainty           -0.318   198.842    
    SLICE_X5Y93          FDRE (Setup_fdre_C_R)       -0.429   198.413    nolabel_line53/count_reg[29]
  -------------------------------------------------------------------
                         required time                        198.413    
                         arrival time                          -3.275    
  -------------------------------------------------------------------
                         slack                                195.137    

Slack (MET) :             195.137ns  (required time - arrival time)
  Source:                 nolabel_line53/count_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            nolabel_line53/count_reg[30]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.093ns  (logic 0.828ns (20.230%)  route 3.265ns (79.770%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.417ns = ( 198.583 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.818ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line45/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  nolabel_line45/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    nolabel_line45/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  nolabel_line45/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    nolabel_line45/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  nolabel_line45/inst/clkout1_buf/O
                         net (fo=34, routed)          1.722    -0.818    nolabel_line53/clk_out1
    SLICE_X5Y90          FDRE                                         r  nolabel_line53/count_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y90          FDRE (Prop_fdre_C_Q)         0.456    -0.362 f  nolabel_line53/count_reg[20]/Q
                         net (fo=3, routed)           0.976     0.615    nolabel_line53/count[20]
    SLICE_X4Y88          LUT4 (Prop_lut4_I3_O)        0.124     0.739 f  nolabel_line53/count[31]_i_8/O
                         net (fo=1, routed)           0.674     1.413    nolabel_line53/count[31]_i_8_n_0
    SLICE_X4Y88          LUT5 (Prop_lut5_I4_O)        0.124     1.537 r  nolabel_line53/count[31]_i_4/O
                         net (fo=1, routed)           0.669     2.206    nolabel_line53/count[31]_i_4_n_0
    SLICE_X4Y88          LUT4 (Prop_lut4_I1_O)        0.124     2.330 r  nolabel_line53/count[31]_i_1/O
                         net (fo=31, routed)          0.945     3.275    nolabel_line53/count[31]_i_1_n_0
    SLICE_X5Y93          FDRE                                         r  nolabel_line53/count_reg[30]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  clock_in (IN)
                         net (fo=0)                   0.000   200.000    nolabel_line45/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  nolabel_line45/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    nolabel_line45/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  nolabel_line45/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    nolabel_line45/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  nolabel_line45/inst/clkout1_buf/O
                         net (fo=34, routed)          1.603   198.583    nolabel_line53/clk_out1
    SLICE_X5Y93          FDRE                                         r  nolabel_line53/count_reg[30]/C
                         clock pessimism              0.576   199.159    
                         clock uncertainty           -0.318   198.842    
    SLICE_X5Y93          FDRE (Setup_fdre_C_R)       -0.429   198.413    nolabel_line53/count_reg[30]
  -------------------------------------------------------------------
                         required time                        198.413    
                         arrival time                          -3.275    
  -------------------------------------------------------------------
                         slack                                195.137    

Slack (MET) :             195.137ns  (required time - arrival time)
  Source:                 nolabel_line53/count_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            nolabel_line53/count_reg[31]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.093ns  (logic 0.828ns (20.230%)  route 3.265ns (79.770%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.417ns = ( 198.583 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.818ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line45/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  nolabel_line45/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    nolabel_line45/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  nolabel_line45/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    nolabel_line45/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  nolabel_line45/inst/clkout1_buf/O
                         net (fo=34, routed)          1.722    -0.818    nolabel_line53/clk_out1
    SLICE_X5Y90          FDRE                                         r  nolabel_line53/count_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y90          FDRE (Prop_fdre_C_Q)         0.456    -0.362 f  nolabel_line53/count_reg[20]/Q
                         net (fo=3, routed)           0.976     0.615    nolabel_line53/count[20]
    SLICE_X4Y88          LUT4 (Prop_lut4_I3_O)        0.124     0.739 f  nolabel_line53/count[31]_i_8/O
                         net (fo=1, routed)           0.674     1.413    nolabel_line53/count[31]_i_8_n_0
    SLICE_X4Y88          LUT5 (Prop_lut5_I4_O)        0.124     1.537 r  nolabel_line53/count[31]_i_4/O
                         net (fo=1, routed)           0.669     2.206    nolabel_line53/count[31]_i_4_n_0
    SLICE_X4Y88          LUT4 (Prop_lut4_I1_O)        0.124     2.330 r  nolabel_line53/count[31]_i_1/O
                         net (fo=31, routed)          0.945     3.275    nolabel_line53/count[31]_i_1_n_0
    SLICE_X5Y93          FDRE                                         r  nolabel_line53/count_reg[31]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  clock_in (IN)
                         net (fo=0)                   0.000   200.000    nolabel_line45/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  nolabel_line45/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    nolabel_line45/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  nolabel_line45/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    nolabel_line45/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  nolabel_line45/inst/clkout1_buf/O
                         net (fo=34, routed)          1.603   198.583    nolabel_line53/clk_out1
    SLICE_X5Y93          FDRE                                         r  nolabel_line53/count_reg[31]/C
                         clock pessimism              0.576   199.159    
                         clock uncertainty           -0.318   198.842    
    SLICE_X5Y93          FDRE (Setup_fdre_C_R)       -0.429   198.413    nolabel_line53/count_reg[31]
  -------------------------------------------------------------------
                         required time                        198.413    
                         arrival time                          -3.275    
  -------------------------------------------------------------------
                         slack                                195.137    

Slack (MET) :             195.275ns  (required time - arrival time)
  Source:                 nolabel_line53/count_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            nolabel_line53/count_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.954ns  (logic 0.828ns (20.938%)  route 3.126ns (79.062%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.418ns = ( 198.582 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.818ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line45/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  nolabel_line45/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    nolabel_line45/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  nolabel_line45/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    nolabel_line45/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  nolabel_line45/inst/clkout1_buf/O
                         net (fo=34, routed)          1.722    -0.818    nolabel_line53/clk_out1
    SLICE_X5Y90          FDRE                                         r  nolabel_line53/count_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y90          FDRE (Prop_fdre_C_Q)         0.456    -0.362 f  nolabel_line53/count_reg[20]/Q
                         net (fo=3, routed)           0.976     0.615    nolabel_line53/count[20]
    SLICE_X4Y88          LUT4 (Prop_lut4_I3_O)        0.124     0.739 f  nolabel_line53/count[31]_i_8/O
                         net (fo=1, routed)           0.674     1.413    nolabel_line53/count[31]_i_8_n_0
    SLICE_X4Y88          LUT5 (Prop_lut5_I4_O)        0.124     1.537 r  nolabel_line53/count[31]_i_4/O
                         net (fo=1, routed)           0.669     2.206    nolabel_line53/count[31]_i_4_n_0
    SLICE_X4Y88          LUT4 (Prop_lut4_I1_O)        0.124     2.330 r  nolabel_line53/count[31]_i_1/O
                         net (fo=31, routed)          0.807     3.137    nolabel_line53/count[31]_i_1_n_0
    SLICE_X5Y92          FDRE                                         r  nolabel_line53/count_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  clock_in (IN)
                         net (fo=0)                   0.000   200.000    nolabel_line45/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  nolabel_line45/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    nolabel_line45/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  nolabel_line45/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    nolabel_line45/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  nolabel_line45/inst/clkout1_buf/O
                         net (fo=34, routed)          1.602   198.582    nolabel_line53/clk_out1
    SLICE_X5Y92          FDRE                                         r  nolabel_line53/count_reg[25]/C
                         clock pessimism              0.576   199.158    
                         clock uncertainty           -0.318   198.841    
    SLICE_X5Y92          FDRE (Setup_fdre_C_R)       -0.429   198.412    nolabel_line53/count_reg[25]
  -------------------------------------------------------------------
                         required time                        198.412    
                         arrival time                          -3.137    
  -------------------------------------------------------------------
                         slack                                195.275    

Slack (MET) :             195.275ns  (required time - arrival time)
  Source:                 nolabel_line53/count_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            nolabel_line53/count_reg[26]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.954ns  (logic 0.828ns (20.938%)  route 3.126ns (79.062%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.418ns = ( 198.582 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.818ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line45/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  nolabel_line45/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    nolabel_line45/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  nolabel_line45/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    nolabel_line45/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  nolabel_line45/inst/clkout1_buf/O
                         net (fo=34, routed)          1.722    -0.818    nolabel_line53/clk_out1
    SLICE_X5Y90          FDRE                                         r  nolabel_line53/count_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y90          FDRE (Prop_fdre_C_Q)         0.456    -0.362 f  nolabel_line53/count_reg[20]/Q
                         net (fo=3, routed)           0.976     0.615    nolabel_line53/count[20]
    SLICE_X4Y88          LUT4 (Prop_lut4_I3_O)        0.124     0.739 f  nolabel_line53/count[31]_i_8/O
                         net (fo=1, routed)           0.674     1.413    nolabel_line53/count[31]_i_8_n_0
    SLICE_X4Y88          LUT5 (Prop_lut5_I4_O)        0.124     1.537 r  nolabel_line53/count[31]_i_4/O
                         net (fo=1, routed)           0.669     2.206    nolabel_line53/count[31]_i_4_n_0
    SLICE_X4Y88          LUT4 (Prop_lut4_I1_O)        0.124     2.330 r  nolabel_line53/count[31]_i_1/O
                         net (fo=31, routed)          0.807     3.137    nolabel_line53/count[31]_i_1_n_0
    SLICE_X5Y92          FDRE                                         r  nolabel_line53/count_reg[26]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  clock_in (IN)
                         net (fo=0)                   0.000   200.000    nolabel_line45/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  nolabel_line45/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    nolabel_line45/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  nolabel_line45/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    nolabel_line45/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  nolabel_line45/inst/clkout1_buf/O
                         net (fo=34, routed)          1.602   198.582    nolabel_line53/clk_out1
    SLICE_X5Y92          FDRE                                         r  nolabel_line53/count_reg[26]/C
                         clock pessimism              0.576   199.158    
                         clock uncertainty           -0.318   198.841    
    SLICE_X5Y92          FDRE (Setup_fdre_C_R)       -0.429   198.412    nolabel_line53/count_reg[26]
  -------------------------------------------------------------------
                         required time                        198.412    
                         arrival time                          -3.137    
  -------------------------------------------------------------------
                         slack                                195.275    

Slack (MET) :             195.275ns  (required time - arrival time)
  Source:                 nolabel_line53/count_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            nolabel_line53/count_reg[27]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.954ns  (logic 0.828ns (20.938%)  route 3.126ns (79.062%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.418ns = ( 198.582 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.818ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line45/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  nolabel_line45/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    nolabel_line45/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  nolabel_line45/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    nolabel_line45/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  nolabel_line45/inst/clkout1_buf/O
                         net (fo=34, routed)          1.722    -0.818    nolabel_line53/clk_out1
    SLICE_X5Y90          FDRE                                         r  nolabel_line53/count_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y90          FDRE (Prop_fdre_C_Q)         0.456    -0.362 f  nolabel_line53/count_reg[20]/Q
                         net (fo=3, routed)           0.976     0.615    nolabel_line53/count[20]
    SLICE_X4Y88          LUT4 (Prop_lut4_I3_O)        0.124     0.739 f  nolabel_line53/count[31]_i_8/O
                         net (fo=1, routed)           0.674     1.413    nolabel_line53/count[31]_i_8_n_0
    SLICE_X4Y88          LUT5 (Prop_lut5_I4_O)        0.124     1.537 r  nolabel_line53/count[31]_i_4/O
                         net (fo=1, routed)           0.669     2.206    nolabel_line53/count[31]_i_4_n_0
    SLICE_X4Y88          LUT4 (Prop_lut4_I1_O)        0.124     2.330 r  nolabel_line53/count[31]_i_1/O
                         net (fo=31, routed)          0.807     3.137    nolabel_line53/count[31]_i_1_n_0
    SLICE_X5Y92          FDRE                                         r  nolabel_line53/count_reg[27]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  clock_in (IN)
                         net (fo=0)                   0.000   200.000    nolabel_line45/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  nolabel_line45/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    nolabel_line45/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  nolabel_line45/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    nolabel_line45/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  nolabel_line45/inst/clkout1_buf/O
                         net (fo=34, routed)          1.602   198.582    nolabel_line53/clk_out1
    SLICE_X5Y92          FDRE                                         r  nolabel_line53/count_reg[27]/C
                         clock pessimism              0.576   199.158    
                         clock uncertainty           -0.318   198.841    
    SLICE_X5Y92          FDRE (Setup_fdre_C_R)       -0.429   198.412    nolabel_line53/count_reg[27]
  -------------------------------------------------------------------
                         required time                        198.412    
                         arrival time                          -3.137    
  -------------------------------------------------------------------
                         slack                                195.275    

Slack (MET) :             195.275ns  (required time - arrival time)
  Source:                 nolabel_line53/count_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            nolabel_line53/count_reg[28]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.954ns  (logic 0.828ns (20.938%)  route 3.126ns (79.062%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.418ns = ( 198.582 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.818ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line45/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  nolabel_line45/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    nolabel_line45/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  nolabel_line45/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    nolabel_line45/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  nolabel_line45/inst/clkout1_buf/O
                         net (fo=34, routed)          1.722    -0.818    nolabel_line53/clk_out1
    SLICE_X5Y90          FDRE                                         r  nolabel_line53/count_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y90          FDRE (Prop_fdre_C_Q)         0.456    -0.362 f  nolabel_line53/count_reg[20]/Q
                         net (fo=3, routed)           0.976     0.615    nolabel_line53/count[20]
    SLICE_X4Y88          LUT4 (Prop_lut4_I3_O)        0.124     0.739 f  nolabel_line53/count[31]_i_8/O
                         net (fo=1, routed)           0.674     1.413    nolabel_line53/count[31]_i_8_n_0
    SLICE_X4Y88          LUT5 (Prop_lut5_I4_O)        0.124     1.537 r  nolabel_line53/count[31]_i_4/O
                         net (fo=1, routed)           0.669     2.206    nolabel_line53/count[31]_i_4_n_0
    SLICE_X4Y88          LUT4 (Prop_lut4_I1_O)        0.124     2.330 r  nolabel_line53/count[31]_i_1/O
                         net (fo=31, routed)          0.807     3.137    nolabel_line53/count[31]_i_1_n_0
    SLICE_X5Y92          FDRE                                         r  nolabel_line53/count_reg[28]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  clock_in (IN)
                         net (fo=0)                   0.000   200.000    nolabel_line45/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  nolabel_line45/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    nolabel_line45/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  nolabel_line45/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    nolabel_line45/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  nolabel_line45/inst/clkout1_buf/O
                         net (fo=34, routed)          1.602   198.582    nolabel_line53/clk_out1
    SLICE_X5Y92          FDRE                                         r  nolabel_line53/count_reg[28]/C
                         clock pessimism              0.576   199.158    
                         clock uncertainty           -0.318   198.841    
    SLICE_X5Y92          FDRE (Setup_fdre_C_R)       -0.429   198.412    nolabel_line53/count_reg[28]
  -------------------------------------------------------------------
                         required time                        198.412    
                         arrival time                          -3.137    
  -------------------------------------------------------------------
                         slack                                195.275    

Slack (MET) :             195.423ns  (required time - arrival time)
  Source:                 nolabel_line53/count_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            nolabel_line53/count_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.806ns  (logic 0.828ns (21.754%)  route 2.978ns (78.246%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.418ns = ( 198.582 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.818ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line45/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  nolabel_line45/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    nolabel_line45/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  nolabel_line45/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    nolabel_line45/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  nolabel_line45/inst/clkout1_buf/O
                         net (fo=34, routed)          1.722    -0.818    nolabel_line53/clk_out1
    SLICE_X5Y90          FDRE                                         r  nolabel_line53/count_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y90          FDRE (Prop_fdre_C_Q)         0.456    -0.362 f  nolabel_line53/count_reg[20]/Q
                         net (fo=3, routed)           0.976     0.615    nolabel_line53/count[20]
    SLICE_X4Y88          LUT4 (Prop_lut4_I3_O)        0.124     0.739 f  nolabel_line53/count[31]_i_8/O
                         net (fo=1, routed)           0.674     1.413    nolabel_line53/count[31]_i_8_n_0
    SLICE_X4Y88          LUT5 (Prop_lut5_I4_O)        0.124     1.537 r  nolabel_line53/count[31]_i_4/O
                         net (fo=1, routed)           0.669     2.206    nolabel_line53/count[31]_i_4_n_0
    SLICE_X4Y88          LUT4 (Prop_lut4_I1_O)        0.124     2.330 r  nolabel_line53/count[31]_i_1/O
                         net (fo=31, routed)          0.659     2.988    nolabel_line53/count[31]_i_1_n_0
    SLICE_X5Y91          FDRE                                         r  nolabel_line53/count_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  clock_in (IN)
                         net (fo=0)                   0.000   200.000    nolabel_line45/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  nolabel_line45/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    nolabel_line45/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  nolabel_line45/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    nolabel_line45/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  nolabel_line45/inst/clkout1_buf/O
                         net (fo=34, routed)          1.602   198.582    nolabel_line53/clk_out1
    SLICE_X5Y91          FDRE                                         r  nolabel_line53/count_reg[21]/C
                         clock pessimism              0.576   199.158    
                         clock uncertainty           -0.318   198.841    
    SLICE_X5Y91          FDRE (Setup_fdre_C_R)       -0.429   198.412    nolabel_line53/count_reg[21]
  -------------------------------------------------------------------
                         required time                        198.412    
                         arrival time                          -2.989    
  -------------------------------------------------------------------
                         slack                                195.423    

Slack (MET) :             195.423ns  (required time - arrival time)
  Source:                 nolabel_line53/count_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            nolabel_line53/count_reg[22]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.806ns  (logic 0.828ns (21.754%)  route 2.978ns (78.246%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.418ns = ( 198.582 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.818ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line45/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  nolabel_line45/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    nolabel_line45/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  nolabel_line45/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    nolabel_line45/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  nolabel_line45/inst/clkout1_buf/O
                         net (fo=34, routed)          1.722    -0.818    nolabel_line53/clk_out1
    SLICE_X5Y90          FDRE                                         r  nolabel_line53/count_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y90          FDRE (Prop_fdre_C_Q)         0.456    -0.362 f  nolabel_line53/count_reg[20]/Q
                         net (fo=3, routed)           0.976     0.615    nolabel_line53/count[20]
    SLICE_X4Y88          LUT4 (Prop_lut4_I3_O)        0.124     0.739 f  nolabel_line53/count[31]_i_8/O
                         net (fo=1, routed)           0.674     1.413    nolabel_line53/count[31]_i_8_n_0
    SLICE_X4Y88          LUT5 (Prop_lut5_I4_O)        0.124     1.537 r  nolabel_line53/count[31]_i_4/O
                         net (fo=1, routed)           0.669     2.206    nolabel_line53/count[31]_i_4_n_0
    SLICE_X4Y88          LUT4 (Prop_lut4_I1_O)        0.124     2.330 r  nolabel_line53/count[31]_i_1/O
                         net (fo=31, routed)          0.659     2.988    nolabel_line53/count[31]_i_1_n_0
    SLICE_X5Y91          FDRE                                         r  nolabel_line53/count_reg[22]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  clock_in (IN)
                         net (fo=0)                   0.000   200.000    nolabel_line45/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  nolabel_line45/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    nolabel_line45/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  nolabel_line45/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    nolabel_line45/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  nolabel_line45/inst/clkout1_buf/O
                         net (fo=34, routed)          1.602   198.582    nolabel_line53/clk_out1
    SLICE_X5Y91          FDRE                                         r  nolabel_line53/count_reg[22]/C
                         clock pessimism              0.576   199.158    
                         clock uncertainty           -0.318   198.841    
    SLICE_X5Y91          FDRE (Setup_fdre_C_R)       -0.429   198.412    nolabel_line53/count_reg[22]
  -------------------------------------------------------------------
                         required time                        198.412    
                         arrival time                          -2.989    
  -------------------------------------------------------------------
                         slack                                195.423    

Slack (MET) :             195.423ns  (required time - arrival time)
  Source:                 nolabel_line53/count_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            nolabel_line53/count_reg[23]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.806ns  (logic 0.828ns (21.754%)  route 2.978ns (78.246%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.418ns = ( 198.582 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.818ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line45/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  nolabel_line45/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    nolabel_line45/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  nolabel_line45/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    nolabel_line45/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  nolabel_line45/inst/clkout1_buf/O
                         net (fo=34, routed)          1.722    -0.818    nolabel_line53/clk_out1
    SLICE_X5Y90          FDRE                                         r  nolabel_line53/count_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y90          FDRE (Prop_fdre_C_Q)         0.456    -0.362 f  nolabel_line53/count_reg[20]/Q
                         net (fo=3, routed)           0.976     0.615    nolabel_line53/count[20]
    SLICE_X4Y88          LUT4 (Prop_lut4_I3_O)        0.124     0.739 f  nolabel_line53/count[31]_i_8/O
                         net (fo=1, routed)           0.674     1.413    nolabel_line53/count[31]_i_8_n_0
    SLICE_X4Y88          LUT5 (Prop_lut5_I4_O)        0.124     1.537 r  nolabel_line53/count[31]_i_4/O
                         net (fo=1, routed)           0.669     2.206    nolabel_line53/count[31]_i_4_n_0
    SLICE_X4Y88          LUT4 (Prop_lut4_I1_O)        0.124     2.330 r  nolabel_line53/count[31]_i_1/O
                         net (fo=31, routed)          0.659     2.988    nolabel_line53/count[31]_i_1_n_0
    SLICE_X5Y91          FDRE                                         r  nolabel_line53/count_reg[23]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  clock_in (IN)
                         net (fo=0)                   0.000   200.000    nolabel_line45/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  nolabel_line45/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    nolabel_line45/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  nolabel_line45/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    nolabel_line45/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  nolabel_line45/inst/clkout1_buf/O
                         net (fo=34, routed)          1.602   198.582    nolabel_line53/clk_out1
    SLICE_X5Y91          FDRE                                         r  nolabel_line53/count_reg[23]/C
                         clock pessimism              0.576   199.158    
                         clock uncertainty           -0.318   198.841    
    SLICE_X5Y91          FDRE (Setup_fdre_C_R)       -0.429   198.412    nolabel_line53/count_reg[23]
  -------------------------------------------------------------------
                         required time                        198.412    
                         arrival time                          -2.989    
  -------------------------------------------------------------------
                         slack                                195.423    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 nolabel_line53/count_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            nolabel_line53/count_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.249ns (67.994%)  route 0.117ns (32.006%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.800ns
    Source Clock Delay      (SCD):    -0.562ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line45/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  nolabel_line45/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    nolabel_line45/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  nolabel_line45/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    nolabel_line45/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  nolabel_line45/inst/clkout1_buf/O
                         net (fo=34, routed)          0.602    -0.562    nolabel_line53/clk_out1
    SLICE_X5Y92          FDRE                                         r  nolabel_line53/count_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y92          FDRE (Prop_fdre_C_Q)         0.141    -0.421 r  nolabel_line53/count_reg[28]/Q
                         net (fo=2, routed)           0.117    -0.304    nolabel_line53/count[28]
    SLICE_X5Y92          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.196 r  nolabel_line53/count_reg[28]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.196    nolabel_line53/data0[28]
    SLICE_X5Y92          FDRE                                         r  nolabel_line53/count_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line45/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  nolabel_line45/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    nolabel_line45/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  nolabel_line45/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    nolabel_line45/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  nolabel_line45/inst/clkout1_buf/O
                         net (fo=34, routed)          0.873    -0.800    nolabel_line53/clk_out1
    SLICE_X5Y92          FDRE                                         r  nolabel_line53/count_reg[28]/C
                         clock pessimism              0.238    -0.562    
    SLICE_X5Y92          FDRE (Hold_fdre_C_D)         0.105    -0.457    nolabel_line53/count_reg[28]
  -------------------------------------------------------------------
                         required time                          0.457    
                         arrival time                          -0.196    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 nolabel_line53/count_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            nolabel_line53/count_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.249ns (67.829%)  route 0.118ns (32.171%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.563ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line45/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  nolabel_line45/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    nolabel_line45/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  nolabel_line45/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    nolabel_line45/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  nolabel_line45/inst/clkout1_buf/O
                         net (fo=34, routed)          0.601    -0.563    nolabel_line53/clk_out1
    SLICE_X5Y89          FDRE                                         r  nolabel_line53/count_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y89          FDRE (Prop_fdre_C_Q)         0.141    -0.422 r  nolabel_line53/count_reg[16]/Q
                         net (fo=3, routed)           0.118    -0.304    nolabel_line53/count[16]
    SLICE_X5Y89          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.196 r  nolabel_line53/count_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.196    nolabel_line53/data0[16]
    SLICE_X5Y89          FDRE                                         r  nolabel_line53/count_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line45/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  nolabel_line45/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    nolabel_line45/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  nolabel_line45/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    nolabel_line45/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  nolabel_line45/inst/clkout1_buf/O
                         net (fo=34, routed)          0.872    -0.801    nolabel_line53/clk_out1
    SLICE_X5Y89          FDRE                                         r  nolabel_line53/count_reg[16]/C
                         clock pessimism              0.238    -0.563    
    SLICE_X5Y89          FDRE (Hold_fdre_C_D)         0.105    -0.458    nolabel_line53/count_reg[16]
  -------------------------------------------------------------------
                         required time                          0.458    
                         arrival time                          -0.196    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 nolabel_line53/count_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            nolabel_line53/count_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.249ns (67.829%)  route 0.118ns (32.171%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.800ns
    Source Clock Delay      (SCD):    -0.562ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line45/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  nolabel_line45/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    nolabel_line45/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  nolabel_line45/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    nolabel_line45/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  nolabel_line45/inst/clkout1_buf/O
                         net (fo=34, routed)          0.602    -0.562    nolabel_line53/clk_out1
    SLICE_X5Y90          FDRE                                         r  nolabel_line53/count_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y90          FDRE (Prop_fdre_C_Q)         0.141    -0.421 r  nolabel_line53/count_reg[20]/Q
                         net (fo=3, routed)           0.118    -0.303    nolabel_line53/count[20]
    SLICE_X5Y90          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.195 r  nolabel_line53/count_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.195    nolabel_line53/data0[20]
    SLICE_X5Y90          FDRE                                         r  nolabel_line53/count_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line45/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  nolabel_line45/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    nolabel_line45/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  nolabel_line45/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    nolabel_line45/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  nolabel_line45/inst/clkout1_buf/O
                         net (fo=34, routed)          0.873    -0.800    nolabel_line53/clk_out1
    SLICE_X5Y90          FDRE                                         r  nolabel_line53/count_reg[20]/C
                         clock pessimism              0.238    -0.562    
    SLICE_X5Y90          FDRE (Hold_fdre_C_D)         0.105    -0.457    nolabel_line53/count_reg[20]
  -------------------------------------------------------------------
                         required time                          0.457    
                         arrival time                          -0.195    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 nolabel_line53/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            nolabel_line53/count_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.183ns (49.756%)  route 0.185ns (50.244%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.563ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line45/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  nolabel_line45/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    nolabel_line45/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  nolabel_line45/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    nolabel_line45/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  nolabel_line45/inst/clkout1_buf/O
                         net (fo=34, routed)          0.601    -0.563    nolabel_line53/clk_out1
    SLICE_X4Y88          FDRE                                         r  nolabel_line53/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y88          FDRE (Prop_fdre_C_Q)         0.141    -0.422 f  nolabel_line53/count_reg[0]/Q
                         net (fo=3, routed)           0.185    -0.237    nolabel_line53/count[0]
    SLICE_X4Y88          LUT1 (Prop_lut1_I0_O)        0.042    -0.195 r  nolabel_line53/count[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.195    nolabel_line53/count_0[0]
    SLICE_X4Y88          FDRE                                         r  nolabel_line53/count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line45/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  nolabel_line45/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    nolabel_line45/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  nolabel_line45/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    nolabel_line45/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  nolabel_line45/inst/clkout1_buf/O
                         net (fo=34, routed)          0.872    -0.801    nolabel_line53/clk_out1
    SLICE_X4Y88          FDRE                                         r  nolabel_line53/count_reg[0]/C
                         clock pessimism              0.238    -0.563    
    SLICE_X4Y88          FDRE (Hold_fdre_C_D)         0.105    -0.458    nolabel_line53/count_reg[0]
  -------------------------------------------------------------------
                         required time                          0.458    
                         arrival time                          -0.195    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 nolabel_line53/count_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            nolabel_line53/count_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.800ns
    Source Clock Delay      (SCD):    -0.562ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line45/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  nolabel_line45/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    nolabel_line45/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  nolabel_line45/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    nolabel_line45/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  nolabel_line45/inst/clkout1_buf/O
                         net (fo=34, routed)          0.602    -0.562    nolabel_line53/clk_out1
    SLICE_X5Y91          FDRE                                         r  nolabel_line53/count_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y91          FDRE (Prop_fdre_C_Q)         0.141    -0.421 r  nolabel_line53/count_reg[24]/Q
                         net (fo=2, routed)           0.120    -0.301    nolabel_line53/count[24]
    SLICE_X5Y91          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.193 r  nolabel_line53/count_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.193    nolabel_line53/data0[24]
    SLICE_X5Y91          FDRE                                         r  nolabel_line53/count_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line45/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  nolabel_line45/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    nolabel_line45/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  nolabel_line45/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    nolabel_line45/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  nolabel_line45/inst/clkout1_buf/O
                         net (fo=34, routed)          0.873    -0.800    nolabel_line53/clk_out1
    SLICE_X5Y91          FDRE                                         r  nolabel_line53/count_reg[24]/C
                         clock pessimism              0.238    -0.562    
    SLICE_X5Y91          FDRE (Hold_fdre_C_D)         0.105    -0.457    nolabel_line53/count_reg[24]
  -------------------------------------------------------------------
                         required time                          0.457    
                         arrival time                          -0.193    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 nolabel_line53/count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            nolabel_line53/count_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.412%)  route 0.120ns (32.588%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.804ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line45/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  nolabel_line45/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    nolabel_line45/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  nolabel_line45/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    nolabel_line45/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  nolabel_line45/inst/clkout1_buf/O
                         net (fo=34, routed)          0.599    -0.565    nolabel_line53/clk_out1
    SLICE_X5Y86          FDRE                                         r  nolabel_line53/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y86          FDRE (Prop_fdre_C_Q)         0.141    -0.424 r  nolabel_line53/count_reg[4]/Q
                         net (fo=2, routed)           0.120    -0.304    nolabel_line53/count[4]
    SLICE_X5Y86          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.196 r  nolabel_line53/count_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.196    nolabel_line53/data0[4]
    SLICE_X5Y86          FDRE                                         r  nolabel_line53/count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line45/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  nolabel_line45/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    nolabel_line45/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  nolabel_line45/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    nolabel_line45/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  nolabel_line45/inst/clkout1_buf/O
                         net (fo=34, routed)          0.869    -0.804    nolabel_line53/clk_out1
    SLICE_X5Y86          FDRE                                         r  nolabel_line53/count_reg[4]/C
                         clock pessimism              0.239    -0.565    
    SLICE_X5Y86          FDRE (Hold_fdre_C_D)         0.105    -0.460    nolabel_line53/count_reg[4]
  -------------------------------------------------------------------
                         required time                          0.460    
                         arrival time                          -0.196    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 nolabel_line53/count_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            nolabel_line53/count_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.256ns (68.766%)  route 0.116ns (31.234%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.800ns
    Source Clock Delay      (SCD):    -0.562ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line45/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  nolabel_line45/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    nolabel_line45/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  nolabel_line45/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    nolabel_line45/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  nolabel_line45/inst/clkout1_buf/O
                         net (fo=34, routed)          0.602    -0.562    nolabel_line53/clk_out1
    SLICE_X5Y92          FDRE                                         r  nolabel_line53/count_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y92          FDRE (Prop_fdre_C_Q)         0.141    -0.421 r  nolabel_line53/count_reg[25]/Q
                         net (fo=2, routed)           0.116    -0.305    nolabel_line53/count[25]
    SLICE_X5Y92          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115    -0.190 r  nolabel_line53/count_reg[28]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.190    nolabel_line53/data0[25]
    SLICE_X5Y92          FDRE                                         r  nolabel_line53/count_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line45/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  nolabel_line45/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    nolabel_line45/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  nolabel_line45/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    nolabel_line45/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  nolabel_line45/inst/clkout1_buf/O
                         net (fo=34, routed)          0.873    -0.800    nolabel_line53/clk_out1
    SLICE_X5Y92          FDRE                                         r  nolabel_line53/count_reg[25]/C
                         clock pessimism              0.238    -0.562    
    SLICE_X5Y92          FDRE (Hold_fdre_C_D)         0.105    -0.457    nolabel_line53/count_reg[25]
  -------------------------------------------------------------------
                         required time                          0.457    
                         arrival time                          -0.190    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 nolabel_line53/count_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            nolabel_line53/count_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.252ns (67.654%)  route 0.120ns (32.346%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.800ns
    Source Clock Delay      (SCD):    -0.562ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line45/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  nolabel_line45/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    nolabel_line45/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  nolabel_line45/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    nolabel_line45/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  nolabel_line45/inst/clkout1_buf/O
                         net (fo=34, routed)          0.602    -0.562    nolabel_line53/clk_out1
    SLICE_X5Y92          FDRE                                         r  nolabel_line53/count_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y92          FDRE (Prop_fdre_C_Q)         0.141    -0.421 r  nolabel_line53/count_reg[27]/Q
                         net (fo=2, routed)           0.120    -0.301    nolabel_line53/count[27]
    SLICE_X5Y92          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    -0.190 r  nolabel_line53/count_reg[28]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.190    nolabel_line53/data0[27]
    SLICE_X5Y92          FDRE                                         r  nolabel_line53/count_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line45/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  nolabel_line45/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    nolabel_line45/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  nolabel_line45/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    nolabel_line45/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  nolabel_line45/inst/clkout1_buf/O
                         net (fo=34, routed)          0.873    -0.800    nolabel_line53/clk_out1
    SLICE_X5Y92          FDRE                                         r  nolabel_line53/count_reg[27]/C
                         clock pessimism              0.238    -0.562    
    SLICE_X5Y92          FDRE (Hold_fdre_C_D)         0.105    -0.457    nolabel_line53/count_reg[27]
  -------------------------------------------------------------------
                         required time                          0.457    
                         arrival time                          -0.190    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 nolabel_line53/count_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            nolabel_line53/count_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.256ns (68.576%)  route 0.117ns (31.424%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.563ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line45/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  nolabel_line45/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    nolabel_line45/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  nolabel_line45/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    nolabel_line45/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  nolabel_line45/inst/clkout1_buf/O
                         net (fo=34, routed)          0.601    -0.563    nolabel_line53/clk_out1
    SLICE_X5Y89          FDRE                                         r  nolabel_line53/count_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y89          FDRE (Prop_fdre_C_Q)         0.141    -0.422 r  nolabel_line53/count_reg[13]/Q
                         net (fo=3, routed)           0.117    -0.305    nolabel_line53/count[13]
    SLICE_X5Y89          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115    -0.190 r  nolabel_line53/count_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.190    nolabel_line53/data0[13]
    SLICE_X5Y89          FDRE                                         r  nolabel_line53/count_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line45/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  nolabel_line45/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    nolabel_line45/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  nolabel_line45/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    nolabel_line45/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  nolabel_line45/inst/clkout1_buf/O
                         net (fo=34, routed)          0.872    -0.801    nolabel_line53/clk_out1
    SLICE_X5Y89          FDRE                                         r  nolabel_line53/count_reg[13]/C
                         clock pessimism              0.238    -0.563    
    SLICE_X5Y89          FDRE (Hold_fdre_C_D)         0.105    -0.458    nolabel_line53/count_reg[13]
  -------------------------------------------------------------------
                         required time                          0.458    
                         arrival time                          -0.190    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 nolabel_line53/count_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            nolabel_line53/count_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.256ns (68.576%)  route 0.117ns (31.424%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.800ns
    Source Clock Delay      (SCD):    -0.562ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line45/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  nolabel_line45/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    nolabel_line45/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  nolabel_line45/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    nolabel_line45/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  nolabel_line45/inst/clkout1_buf/O
                         net (fo=34, routed)          0.602    -0.562    nolabel_line53/clk_out1
    SLICE_X5Y91          FDRE                                         r  nolabel_line53/count_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y91          FDRE (Prop_fdre_C_Q)         0.141    -0.421 r  nolabel_line53/count_reg[21]/Q
                         net (fo=3, routed)           0.117    -0.304    nolabel_line53/count[21]
    SLICE_X5Y91          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115    -0.189 r  nolabel_line53/count_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.189    nolabel_line53/data0[21]
    SLICE_X5Y91          FDRE                                         r  nolabel_line53/count_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line45/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  nolabel_line45/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    nolabel_line45/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  nolabel_line45/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    nolabel_line45/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  nolabel_line45/inst/clkout1_buf/O
                         net (fo=34, routed)          0.873    -0.800    nolabel_line53/clk_out1
    SLICE_X5Y91          FDRE                                         r  nolabel_line53/count_reg[21]/C
                         clock pessimism              0.238    -0.562    
    SLICE_X5Y91          FDRE (Hold_fdre_C_D)         0.105    -0.457    nolabel_line53/count_reg[21]
  -------------------------------------------------------------------
                         required time                          0.457    
                         arrival time                          -0.189    
  -------------------------------------------------------------------
                         slack                                  0.268    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 100.000 }
Period(ns):         200.000
Sources:            { nolabel_line45/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         200.000     197.845    BUFGCTRL_X0Y16   nolabel_line45/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         200.000     198.751    MMCME2_ADV_X1Y2  nolabel_line45/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         200.000     199.000    SLICE_X2Y88      nolabel_line53/clockout_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         200.000     199.000    SLICE_X0Y85      nolabel_line53/clockout_reg_lopt_replica/C
Min Period        n/a     FDRE/C              n/a            1.000         200.000     199.000    SLICE_X4Y88      nolabel_line53/count_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         200.000     199.000    SLICE_X5Y88      nolabel_line53/count_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         200.000     199.000    SLICE_X5Y88      nolabel_line53/count_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         200.000     199.000    SLICE_X5Y88      nolabel_line53/count_reg[12]/C
Min Period        n/a     FDRE/C              n/a            1.000         200.000     199.000    SLICE_X5Y89      nolabel_line53/count_reg[13]/C
Min Period        n/a     FDRE/C              n/a            1.000         200.000     199.000    SLICE_X5Y89      nolabel_line53/count_reg[14]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       200.000     13.360     MMCME2_ADV_X1Y2  nolabel_line45/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X2Y88      nolabel_line53/clockout_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X2Y88      nolabel_line53/clockout_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X0Y85      nolabel_line53/clockout_reg_lopt_replica/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X0Y85      nolabel_line53/clockout_reg_lopt_replica/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X4Y88      nolabel_line53/count_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X4Y88      nolabel_line53/count_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X5Y88      nolabel_line53/count_reg[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X5Y88      nolabel_line53/count_reg[10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X5Y88      nolabel_line53/count_reg[11]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X5Y88      nolabel_line53/count_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X2Y88      nolabel_line53/clockout_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X2Y88      nolabel_line53/clockout_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X0Y85      nolabel_line53/clockout_reg_lopt_replica/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X0Y85      nolabel_line53/clockout_reg_lopt_replica/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X4Y88      nolabel_line53/count_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X4Y88      nolabel_line53/count_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X5Y88      nolabel_line53/count_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X5Y88      nolabel_line53/count_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X5Y88      nolabel_line53/count_reg[11]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X5Y88      nolabel_line53/count_reg[11]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       47.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { nolabel_line45/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         50.000      47.845     BUFGCTRL_X0Y17   nolabel_line45/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y2  nolabel_line45/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y2  nolabel_line45/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       50.000      50.000     MMCME2_ADV_X1Y2  nolabel_line45/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       50.000      163.360    MMCME2_ADV_X1Y2  nolabel_line45/inst/mmcm_adv_inst/CLKFBOUT



