{'crc16': {'CDeps': [[[], ['crc16_clr'], ['crc16_add']], [[], ['crc16_clr']]],
           'CLines': [[None, '5051:C', '5053:C'], [None, '5051:C']],
           'Clocked': True,
           'DDeps': [['crc16_next'], []],
           'DLines': ['5053:D', '5051:D'],
           'Expressions': [<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f13b5e40290>,
                           <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f13b5e3afd0>]},
 'crc16_add': {'CDeps': [],
               'CLines': [],
               'Clocked': False,
               'DDeps': [['zero_length_r',
                          'send_data_r',
                          'send_data_r2',
                          'rd_next',
                          'crc_sel1']],
               'DLines': ['5048:D'],
               'Expressions': [<pyverilog.vparser.ast.Assign object at 0x7f13b5e3ac90>]},
 'crc16_clr': {'CDeps': [],
               'CLines': [],
               'Clocked': False,
               'DDeps': [['send_data', 'send_data_r']],
               'DLines': ['5046:D'],
               'Expressions': [<pyverilog.vparser.ast.Assign object at 0x7f13b5e3a810>]},
 'crc16_rev': {'CDeps': [[],
                         [],
                         [],
                         [],
                         [],
                         [],
                         [],
                         [],
                         [],
                         [],
                         [],
                         [],
                         [],
                         [],
                         []],
               'CLines': [[],
                          [],
                          [],
                          [],
                          [],
                          [],
                          [],
                          [],
                          [],
                          [],
                          [],
                          [],
                          [],
                          [],
                          []],
               'Clocked': False,
               'DDeps': [['crc16'],
                         ['crc16'],
                         ['crc16'],
                         ['crc16'],
                         ['crc16'],
                         ['crc16'],
                         ['crc16'],
                         ['crc16'],
                         ['crc16'],
                         ['crc16'],
                         ['crc16'],
                         ['crc16'],
                         ['crc16'],
                         ['crc16'],
                         ['crc16'],
                         ['crc16']],
               'DLines': ['5064:D',
                          '5065:D',
                          '5066:D',
                          '5067:D',
                          '5068:D',
                          '5069:D',
                          '5070:D',
                          '5071:D',
                          '5072:D',
                          '5073:D',
                          '5074:D',
                          '5075:D',
                          '5076:D',
                          '5077:D',
                          '5078:D',
                          '5079:D'],
               'Expressions': [<pyverilog.vparser.ast.Assign object at 0x7f13b5e40c90>,
                               <pyverilog.vparser.ast.Assign object at 0x7f13b5e40f10>,
                               <pyverilog.vparser.ast.Assign object at 0x7f13b5e451d0>,
                               <pyverilog.vparser.ast.Assign object at 0x7f13b5e45450>,
                               <pyverilog.vparser.ast.Assign object at 0x7f13b5e456d0>,
                               <pyverilog.vparser.ast.Assign object at 0x7f13b5e45950>,
                               <pyverilog.vparser.ast.Assign object at 0x7f13b5e45bd0>,
                               <pyverilog.vparser.ast.Assign object at 0x7f13b5e45e50>,
                               <pyverilog.vparser.ast.Assign object at 0x7f13b5e4a110>,
                               <pyverilog.vparser.ast.Assign object at 0x7f13b5e4a390>,
                               <pyverilog.vparser.ast.Assign object at 0x7f13b5e4a610>,
                               <pyverilog.vparser.ast.Assign object at 0x7f13b5e4a890>,
                               <pyverilog.vparser.ast.Assign object at 0x7f13b5e4ab10>,
                               <pyverilog.vparser.ast.Assign object at 0x7f13b5e4ad90>,
                               <pyverilog.vparser.ast.Assign object at 0x7f13b5e50050>,
                               <pyverilog.vparser.ast.Assign object at 0x7f13b5e502d0>]},
 'crc_sel1': {'CDeps': [[[]],
                        [[]],
                        [[]],
                        [[],
                         [],
                         ['state'],
                         [],
                         [],
                         ['send_data', 'tx_ready', 'tx_valid_r']],
                        [[]],
                        [[]],
                        [[], [], ['state'], [], [], ['tx_ready']],
                        [[]],
                        [[]],
                        [[]],
                        [[]],
                        [[], [], ['state'], []]],
              'CLines': [[None],
                         [None],
                         [None],
                         [None, None, '5103:C', None, None, '5126:C'],
                         [None],
                         [None],
                         [None, None, '5103:C', None, None, '5144:C'],
                         [None],
                         [None],
                         [None],
                         [None],
                         [None, None, '5103:C', None]],
              'Clocked': False,
              'DDeps': [[], [], [], [], [], [], [], [], [], [], [], []],
              'DLines': ['5101:D',
                         '5101:D',
                         '5101:D',
                         '5129:D',
                         '5101:D',
                         '5101:D',
                         '5153:D',
                         '5101:D',
                         '5101:D',
                         '5101:D',
                         '5101:D',
                         '5135:D'],
              'Expressions': [<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f13b5e56250>,
                              <pyverilog.vparser.ast.BlockingSubstitution object at 0x7f13b5e56250>,
                              <pyverilog.vparser.ast.BlockingSubstitution object at 0x7f13b5e56250>,
                              <pyverilog.vparser.ast.BlockingSubstitution object at 0x7f13b5e5c990>,
                              <pyverilog.vparser.ast.BlockingSubstitution object at 0x7f13b5e56250>,
                              <pyverilog.vparser.ast.BlockingSubstitution object at 0x7f13b5e56250>,
                              <pyverilog.vparser.ast.BlockingSubstitution object at 0x7f13b5e61bd0>,
                              <pyverilog.vparser.ast.BlockingSubstitution object at 0x7f13b5e56250>,
                              <pyverilog.vparser.ast.BlockingSubstitution object at 0x7f13b5e56250>,
                              <pyverilog.vparser.ast.BlockingSubstitution object at 0x7f13b5e56250>,
                              <pyverilog.vparser.ast.BlockingSubstitution object at 0x7f13b5e56250>,
                              <pyverilog.vparser.ast.BlockingSubstitution object at 0x7f13b5e5cc50>]},
 'crc_sel2': {'CDeps': [[[]],
                        [[], [], ['state'], []],
                        [[]],
                        [[], [], ['state'], []],
                        [[]],
                        [[]],
                        [[]],
                        [[]],
                        [[], [], ['state'], [], [], ['tx_ready']],
                        [[]],
                        [[]],
                        [[]]],
              'CLines': [[None],
                         [None, None, '5103:C', None],
                         [None],
                         [None, None, '5103:C', None],
                         [None],
                         [None],
                         [None],
                         [None],
                         [None, None, '5103:C', None, None, '5144:C'],
                         [None],
                         [None],
                         [None]],
              'Clocked': False,
              'DDeps': [[], [], [], [], [], [], [], [], [], [], [], []],
              'DLines': ['5102:D',
                         '5160:D',
                         '5102:D',
                         '5160:D',
                         '5102:D',
                         '5102:D',
                         '5102:D',
                         '5102:D',
                         '5147:D',
                         '5102:D',
                         '5102:D',
                         '5102:D'],
              'Expressions': [<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f13b5e56390>,
                              <pyverilog.vparser.ast.BlockingSubstitution object at 0x7f13b5e61e90>,
                              <pyverilog.vparser.ast.BlockingSubstitution object at 0x7f13b5e56390>,
                              <pyverilog.vparser.ast.BlockingSubstitution object at 0x7f13b5e61e90>,
                              <pyverilog.vparser.ast.BlockingSubstitution object at 0x7f13b5e56390>,
                              <pyverilog.vparser.ast.BlockingSubstitution object at 0x7f13b5e56390>,
                              <pyverilog.vparser.ast.BlockingSubstitution object at 0x7f13b5e56390>,
                              <pyverilog.vparser.ast.BlockingSubstitution object at 0x7f13b5e56390>,
                              <pyverilog.vparser.ast.BlockingSubstitution object at 0x7f13b5e61790>,
                              <pyverilog.vparser.ast.BlockingSubstitution object at 0x7f13b5e56390>,
                              <pyverilog.vparser.ast.BlockingSubstitution object at 0x7f13b5e56390>,
                              <pyverilog.vparser.ast.BlockingSubstitution object at 0x7f13b5e56390>]},
 'data_pid': {'CDeps': [[[], ['data_pid_sel'], []],
                        [[], ['data_pid_sel'], []],
                        [[], ['data_pid_sel'], []],
                        [[], ['data_pid_sel'], []]],
              'CLines': [[None, '5005:C', None],
                         [None, '5005:C', None],
                         [None, '5005:C', None],
                         [None, '5005:C', None]],
              'Clocked': False,
              'DDeps': [[], [], [], []],
              'DLines': ['5007:D', '5008:D', '5006:D', '5009:D'],
              'Expressions': [<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f13b5e2b9d0>,
                              <pyverilog.vparser.ast.BlockingSubstitution object at 0x7f13b5e2bc50>,
                              <pyverilog.vparser.ast.BlockingSubstitution object at 0x7f13b5e2b6d0>,
                              <pyverilog.vparser.ast.BlockingSubstitution object at 0x7f13b5e2bf10>]},
 'dsel': {'CDeps': [[[]],
                    [[], [], ['state'], []],
                    [[]],
                    [[], [], ['state'], []],
                    [[]],
                    [[],
                     [],
                     ['state'],
                     [],
                     [],
                     ['send_data', 'tx_ready', 'tx_valid_r']],
                    [[]],
                    [[]],
                    [[], [], ['state'], []],
                    [[]],
                    [[], [], ['state'], []],
                    [[]],
                    [[],
                     [],
                     ['state'],
                     [],
                     [],
                     ['send_zero_length_r', 'send_data']],
                    [[]],
                    [[],
                     [],
                     ['state'],
                     [],
                     [],
                     ['send_zero_length_r', 'send_data'],
                     ['send_data']],
                    [[]],
                    [[], [], ['state'], []]],
          'CLines': [[None],
                     [None, None, '5103:C', None],
                     [None],
                     [None, None, '5103:C', None],
                     [None],
                     [None, None, '5103:C', None, None, '5126:C'],
                     [None],
                     [None],
                     [None, None, '5103:C', None],
                     [None],
                     [None, None, '5103:C', None],
                     [None],
                     [None, None, '5103:C', None, None, '5106:C'],
                     [None],
                     [None, None, '5103:C', None, None, '5106:C', '5113:C'],
                     [None],
                     [None, None, '5103:C', None]],
          'Clocked': False,
          'DDeps': [[],
                    [],
                    [],
                    [],
                    [],
                    [],
                    [],
                    [],
                    [],
                    [],
                    [],
                    [],
                    [],
                    [],
                    [],
                    [],
                    []],
          'DLines': ['5098:D',
                     '5159:D',
                     '5098:D',
                     '5159:D',
                     '5098:D',
                     '5128:D',
                     '5098:D',
                     '5098:D',
                     '5142:D',
                     '5098:D',
                     '5142:D',
                     '5098:D',
                     '5110:D',
                     '5098:D',
                     '5117:D',
                     '5098:D',
                     '5136:D'],
          'Expressions': [<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f13b5e50e50>,
                          <pyverilog.vparser.ast.BlockingSubstitution object at 0x7f13b5e61d10>,
                          <pyverilog.vparser.ast.BlockingSubstitution object at 0x7f13b5e50e50>,
                          <pyverilog.vparser.ast.BlockingSubstitution object at 0x7f13b5e61d10>,
                          <pyverilog.vparser.ast.BlockingSubstitution object at 0x7f13b5e50e50>,
                          <pyverilog.vparser.ast.BlockingSubstitution object at 0x7f13b5e5c850>,
                          <pyverilog.vparser.ast.BlockingSubstitution object at 0x7f13b5e50e50>,
                          <pyverilog.vparser.ast.BlockingSubstitution object at 0x7f13b5e50e50>,
                          <pyverilog.vparser.ast.BlockingSubstitution object at 0x7f13b5e61250>,
                          <pyverilog.vparser.ast.BlockingSubstitution object at 0x7f13b5e50e50>,
                          <pyverilog.vparser.ast.BlockingSubstitution object at 0x7f13b5e61250>,
                          <pyverilog.vparser.ast.BlockingSubstitution object at 0x7f13b5e50e50>,
                          <pyverilog.vparser.ast.BlockingSubstitution object at 0x7f13b5e56b50>,
                          <pyverilog.vparser.ast.BlockingSubstitution object at 0x7f13b5e50e50>,
                          <pyverilog.vparser.ast.BlockingSubstitution object at 0x7f13b5e5c0d0>,
                          <pyverilog.vparser.ast.BlockingSubstitution object at 0x7f13b5e50e50>,
                          <pyverilog.vparser.ast.BlockingSubstitution object at 0x7f13b5e5cd90>]},
 'last': {'CDeps': [[[]],
                    [[], [], ['state'], [], [], ['tx_ready']],
                    [[]],
                    [[]],
                    [[]],
                    [[]],
                    [[]],
                    [[], [], ['state'], [], [], ['tx_ready']],
                    [[]],
                    [[]],
                    [[]]],
          'CLines': [[None],
                     [None, None, '5103:C', None, None, '5161:C'],
                     [None],
                     [None],
                     [None],
                     [None],
                     [None],
                     [None, None, '5103:C', None, None, '5144:C'],
                     [None],
                     [None],
                     [None]],
          'Clocked': False,
          'DDeps': [[], [], [], [], [], [], [], [], [], [], []],
          'DLines': ['5100:D',
                     '5167:D',
                     '5100:D',
                     '5100:D',
                     '5100:D',
                     '5100:D',
                     '5100:D',
                     '5146:D',
                     '5100:D',
                     '5100:D',
                     '5100:D'],
          'Expressions': [<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f13b5e56110>,
                          <pyverilog.vparser.ast.BlockingSubstitution object at 0x7f13b5de7310>,
                          <pyverilog.vparser.ast.BlockingSubstitution object at 0x7f13b5e56110>,
                          <pyverilog.vparser.ast.BlockingSubstitution object at 0x7f13b5e56110>,
                          <pyverilog.vparser.ast.BlockingSubstitution object at 0x7f13b5e56110>,
                          <pyverilog.vparser.ast.BlockingSubstitution object at 0x7f13b5e56110>,
                          <pyverilog.vparser.ast.BlockingSubstitution object at 0x7f13b5e56110>,
                          <pyverilog.vparser.ast.BlockingSubstitution object at 0x7f13b5e61650>,
                          <pyverilog.vparser.ast.BlockingSubstitution object at 0x7f13b5e56110>,
                          <pyverilog.vparser.ast.BlockingSubstitution object at 0x7f13b5e56110>,
                          <pyverilog.vparser.ast.BlockingSubstitution object at 0x7f13b5e56110>]},
 'next_state': {'CDeps': [[[]],
                          [[]],
                          [[], [], ['state'], [], [], ['tx_ready']],
                          [[]],
                          [[],
                           [],
                           ['state'],
                           [],
                           [],
                           ['send_data', 'tx_ready', 'tx_valid_r']],
                          [[]],
                          [[]],
                          [[]],
                          [[], [], ['state'], [], [], ['tx_ready']],
                          [[]],
                          [[],
                           [],
                           ['state'],
                           [],
                           [],
                           ['send_zero_length_r', 'send_data']],
                          [[]],
                          [[],
                           [],
                           ['state'],
                           [],
                           [],
                           ['send_zero_length_r', 'send_data'],
                           ['send_data']],
                          [[]],
                          [[], [], ['state'], []]],
                'CLines': [[None],
                           [None],
                           [None, None, '5103:C', None, None, '5161:C'],
                           [None],
                           [None, None, '5103:C', None, None, '5126:C'],
                           [None],
                           [None],
                           [None],
                           [None, None, '5103:C', None, None, '5144:C'],
                           [None],
                           [None, None, '5103:C', None, None, '5106:C'],
                           [None],
                           [None,
                            None,
                            '5103:C',
                            None,
                            None,
                            '5106:C',
                            '5113:C'],
                           [None],
                           [None, None, '5103:C', None]],
                'Clocked': False,
                'DDeps': [['state'],
                          ['state'],
                          [],
                          ['state'],
                          [],
                          ['state'],
                          ['state'],
                          ['state'],
                          [],
                          ['state'],
                          [],
                          ['state'],
                          [],
                          ['state'],
                          []],
                'DLines': ['5096:D',
                           '5096:D',
                           '5163:D',
                           '5096:D',
                           '5130:D',
                           '5096:D',
                           '5096:D',
                           '5096:D',
                           '5148:D',
                           '5096:D',
                           '5109:D',
                           '5096:D',
                           '5116:D',
                           '5096:D',
                           '5138:D'],
                'Expressions': [<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f13b5e50bd0>,
                                <pyverilog.vparser.ast.BlockingSubstitution object at 0x7f13b5e50bd0>,
                                <pyverilog.vparser.ast.BlockingSubstitution object at 0x7f13b5de7150>,
                                <pyverilog.vparser.ast.BlockingSubstitution object at 0x7f13b5e50bd0>,
                                <pyverilog.vparser.ast.BlockingSubstitution object at 0x7f13b5e5cad0>,
                                <pyverilog.vparser.ast.BlockingSubstitution object at 0x7f13b5e50bd0>,
                                <pyverilog.vparser.ast.BlockingSubstitution object at 0x7f13b5e50bd0>,
                                <pyverilog.vparser.ast.BlockingSubstitution object at 0x7f13b5e50bd0>,
                                <pyverilog.vparser.ast.BlockingSubstitution object at 0x7f13b5e618d0>,
                                <pyverilog.vparser.ast.BlockingSubstitution object at 0x7f13b5e50bd0>,
                                <pyverilog.vparser.ast.BlockingSubstitution object at 0x7f13b5e56a10>,
                                <pyverilog.vparser.ast.BlockingSubstitution object at 0x7f13b5e50bd0>,
                                <pyverilog.vparser.ast.BlockingSubstitution object at 0x7f13b5e56f50>,
                                <pyverilog.vparser.ast.BlockingSubstitution object at 0x7f13b5e50bd0>,
                                <pyverilog.vparser.ast.BlockingSubstitution object at 0x7f13b5e61050>]},
 'rd_next': {'CDeps': [[[]],
                       [[]],
                       [[]],
                       [[]],
                       [[],
                        [],
                        ['state'],
                        [],
                        [],
                        ['tx_ready', 'tx_valid_r']],
                       [[]],
                       [[]],
                       [[]],
                       [[]],
                       [[]]],
             'CLines': [[None],
                        [None],
                        [None],
                        [None],
                        [None, None, '5103:C', None, None, '5122:C'],
                        [None],
                        [None],
                        [None],
                        [None],
                        [None]],
             'Clocked': False,
             'DDeps': [[], [], [], [], [], [], [], [], [], []],
             'DLines': ['5099:D',
                        '5099:D',
                        '5099:D',
                        '5099:D',
                        '5123:D',
                        '5099:D',
                        '5099:D',
                        '5099:D',
                        '5099:D',
                        '5099:D'],
             'Expressions': [<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f13b5e50f90>,
                             <pyverilog.vparser.ast.BlockingSubstitution object at 0x7f13b5e50f90>,
                             <pyverilog.vparser.ast.BlockingSubstitution object at 0x7f13b5e50f90>,
                             <pyverilog.vparser.ast.BlockingSubstitution object at 0x7f13b5e50f90>,
                             <pyverilog.vparser.ast.BlockingSubstitution object at 0x7f13b5e5c390>,
                             <pyverilog.vparser.ast.BlockingSubstitution object at 0x7f13b5e50f90>,
                             <pyverilog.vparser.ast.BlockingSubstitution object at 0x7f13b5e50f90>,
                             <pyverilog.vparser.ast.BlockingSubstitution object at 0x7f13b5e50f90>,
                             <pyverilog.vparser.ast.BlockingSubstitution object at 0x7f13b5e50f90>,
                             <pyverilog.vparser.ast.BlockingSubstitution object at 0x7f13b5e50f90>]},
 'send_data_r': {'CDeps': [[[]]],
                 'CLines': [[None]],
                 'Clocked': True,
                 'DDeps': [['send_data']],
                 'DLines': ['5041:D'],
                 'Expressions': [<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f13b5e3a310>]},
 'send_data_r2': {'CDeps': [[[]]],
                  'CLines': [[None]],
                  'Clocked': True,
                  'DDeps': [['send_data_r']],
                  'DLines': ['5044:D'],
                  'Expressions': [<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f13b5e3a5d0>]},
 'send_token_r': {'CDeps': [[[], ['rst']],
                            [[], ['rst'], ['send_token']],
                            [[], ['rst'], ['send_token'], ['tx_ready']]],
                  'CLines': [[None, '4989:C'],
                             [None, '4989:C', '4991:C'],
                             [None, '4989:C', '4991:C', '4993:C']],
                  'Clocked': True,
                  'DDeps': [[], [], []],
                  'DLines': ['4989:D', '4991:D', '4993:D'],
                  'Expressions': [<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f13b5ea1fd0>,
                                  <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f13b5e262d0>,
                                  <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f13b5e26590>]},
 'send_zero_length_r': {'CDeps': [[[]]],
                        'CLines': [[None]],
                        'Clocked': True,
                        'DDeps': [['send_zero_length']],
                        'DLines': ['4965:D'],
                        'Expressions': [<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f13b5e9cf10>]},
 'state': {'CDeps': [[[], ['rst']], [[], ['rst']]],
           'CLines': [[None, '5091:C'], [None, '5091:C']],
           'Clocked': True,
           'DDeps': [['next_state'], []],
           'DLines': ['5092:D', '5091:D'],
           'Expressions': [<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f13b5e50790>,
                           <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f13b5e50610>]},
 'token_pid': {'CDeps': [[[], ['token_pid_sel'], []],
                         [[], ['token_pid_sel'], []],
                         [[], ['token_pid_sel'], []],
                         [[], ['token_pid_sel'], []]],
               'CLines': [[None, '4997:C', None],
                          [None, '4997:C', None],
                          [None, '4997:C', None],
                          [None, '4997:C', None]],
               'Clocked': False,
               'DDeps': [[], [], [], []],
               'DLines': ['4999:D', '4998:D', '5000:D', '5001:D'],
               'Expressions': [<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f13b5e26c50>,
                               <pyverilog.vparser.ast.BlockingSubstitution object at 0x7f13b5e26950>,
                               <pyverilog.vparser.ast.BlockingSubstitution object at 0x7f13b5e26ed0>,
                               <pyverilog.vparser.ast.BlockingSubstitution object at 0x7f13b5e2b1d0>]},
 'tx_data': {'CDeps': [],
             'CLines': [],
             'Clocked': False,
             'DDeps': [['tx_data_d']],
             'DLines': ['5028:D'],
             'Expressions': [<pyverilog.vparser.ast.Assign object at 0x7f13b5e32610>]},
 'tx_data_d': {'CDeps': [[[], ['send_token', 'send_token_r']],
                         [[], ['send_token', 'send_token_r']]],
               'CLines': [[None, '5015:C'], [None, '5015:C']],
               'Clocked': False,
               'DDeps': [['tx_data_data'], ['token_pid']],
               'DLines': ['5016:D', '5015:D'],
               'Expressions': [<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f13b5e28690>,
                               <pyverilog.vparser.ast.BlockingSubstitution object at 0x7f13b5e284d0>]},
 'tx_data_data': {'CDeps': [[[], ['dsel']], [[], ['dsel']]],
                  'CLines': [[None, '5019:C'], [None, '5019:C']],
                  'Clocked': False,
                  'DDeps': [['tx_spec_data'], ['tx_data_st']],
                  'DLines': ['5019:D', '5020:D'],
                  'Expressions': [<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f13b5e28ad0>,
                                  <pyverilog.vparser.ast.BlockingSubstitution object at 0x7f13b5e28c90>]},
 'tx_first': {'CDeps': [],
              'CLines': [],
              'Clocked': False,
              'DDeps': [['send_token', 'send_data', 'tx_first_r']],
              'DLines': ['5037:D'],
              'Expressions': [<pyverilog.vparser.ast.Assign object at 0x7f13b5e3a050>]},
 'tx_first_r': {'CDeps': [[[]]],
                'CLines': [[None]],
                'Clocked': True,
                'DDeps': [['send_token', 'send_data']],
                'DLines': ['5035:D'],
                'Expressions': [<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f13b5e32dd0>]},
 'tx_spec_data': {'CDeps': [[[], ['crc_sel1', 'crc_sel2']],
                            [[], ['crc_sel1', 'crc_sel2'], ['crc_sel1']],
                            [[], ['crc_sel1', 'crc_sel2'], ['crc_sel1']]],
                  'CLines': [[None, '5023:C'],
                             [None, '5023:C', '5025:C'],
                             [None, '5023:C', '5025:C']],
                  'Clocked': False,
                  'DDeps': [['data_pid'], ['crc16_rev'], ['crc16_rev']],
                  'DLines': ['5023:D', '5025:D', '5026:D'],
                  'Expressions': [<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f13b5e32210>,
                                  <pyverilog.vparser.ast.BlockingSubstitution object at 0x7f13b5e32550>,
                                  <pyverilog.vparser.ast.BlockingSubstitution object at 0x7f13b5e327d0>]},
 'tx_valid': {'CDeps': [],
              'CLines': [],
              'Clocked': False,
              'DDeps': [['tx_valid_d']],
              'DLines': ['5032:D'],
              'Expressions': [<pyverilog.vparser.ast.Assign object at 0x7f13b5e32b50>]},
 'tx_valid_d': {'CDeps': [[[]],
                          [[]],
                          [[]],
                          [[], [], ['state'], []],
                          [[]],
                          [[], [], ['state'], []],
                          [[]],
                          [[], [], ['state'], []],
                          [[], [], ['state'], [], [], ['tx_ready']],
                          [[]],
                          [[], [], ['state'], []],
                          [[]],
                          [[],
                           [],
                           ['state'],
                           [],
                           [],
                           ['send_zero_length_r', 'send_data']],
                          [[]],
                          [[],
                           [],
                           ['state'],
                           [],
                           [],
                           ['send_zero_length_r', 'send_data'],
                           ['send_data']],
                          [[]],
                          [[], [], ['state'], []]],
                'CLines': [[None],
                           [None],
                           [None],
                           [None, None, '5103:C', None],
                           [None],
                           [None, None, '5103:C', None],
                           [None],
                           [None, None, '5103:C', None],
                           [None, None, '5103:C', None, None, '5144:C'],
                           [None],
                           [None, None, '5103:C', None],
                           [None],
                           [None, None, '5103:C', None, None, '5106:C'],
                           [None],
                           [None,
                            None,
                            '5103:C',
                            None,
                            None,
                            '5106:C',
                            '5113:C'],
                           [None],
                           [None, None, '5103:C', None]],
                'Clocked': False,
                'DDeps': [[],
                          [],
                          [],
                          [],
                          [],
                          [],
                          [],
                          [],
                          [],
                          [],
                          [],
                          [],
                          [],
                          [],
                          [],
                          [],
                          []],
                'DLines': ['5097:D',
                           '5097:D',
                           '5097:D',
                           '5125:D',
                           '5097:D',
                           '5125:D',
                           '5097:D',
                           '5143:D',
                           '5152:D',
                           '5097:D',
                           '5143:D',
                           '5097:D',
                           '5108:D',
                           '5097:D',
                           '5115:D',
                           '5097:D',
                           '5137:D'],
                'Expressions': [<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f13b5e50d10>,
                                <pyverilog.vparser.ast.BlockingSubstitution object at 0x7f13b5e50d10>,
                                <pyverilog.vparser.ast.BlockingSubstitution object at 0x7f13b5e50d10>,
                                <pyverilog.vparser.ast.BlockingSubstitution object at 0x7f13b5e5c490>,
                                <pyverilog.vparser.ast.BlockingSubstitution object at 0x7f13b5e50d10>,
                                <pyverilog.vparser.ast.BlockingSubstitution object at 0x7f13b5e5c490>,
                                <pyverilog.vparser.ast.BlockingSubstitution object at 0x7f13b5e50d10>,
                                <pyverilog.vparser.ast.BlockingSubstitution object at 0x7f13b5e613d0>,
                                <pyverilog.vparser.ast.BlockingSubstitution object at 0x7f13b5e61a90>,
                                <pyverilog.vparser.ast.BlockingSubstitution object at 0x7f13b5e50d10>,
                                <pyverilog.vparser.ast.BlockingSubstitution object at 0x7f13b5e613d0>,
                                <pyverilog.vparser.ast.BlockingSubstitution object at 0x7f13b5e50d10>,
                                <pyverilog.vparser.ast.BlockingSubstitution object at 0x7f13b5e56890>,
                                <pyverilog.vparser.ast.BlockingSubstitution object at 0x7f13b5e50d10>,
                                <pyverilog.vparser.ast.BlockingSubstitution object at 0x7f13b5e56e10>,
                                <pyverilog.vparser.ast.BlockingSubstitution object at 0x7f13b5e50d10>,
                                <pyverilog.vparser.ast.BlockingSubstitution object at 0x7f13b5e5ced0>]},
 'tx_valid_last': {'CDeps': [],
                   'CLines': [],
                   'Clocked': False,
                   'DDeps': [['send_token', 'last']],
                   'DLines': ['5031:D'],
                   'Expressions': [<pyverilog.vparser.ast.Assign object at 0x7f13b5e32a10>]},
 'tx_valid_r': {'CDeps': [[[]]],
                'CLines': [[None]],
                'Clocked': True,
                'DDeps': [['tx_valid_r1']],
                'DLines': ['4982:D'],
                'Expressions': [<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f13b5ea1bd0>]},
 'tx_valid_r1': {'CDeps': [[[]]],
                 'CLines': [[None]],
                 'Clocked': True,
                 'DDeps': [['tx_valid']],
                 'DLines': ['4979:D'],
                 'Expressions': [<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f13b5ea1950>]},
 'zero_length_r': {'CDeps': [[[], ['rst'], ['last']],
                             [[], ['rst'], ['last'], ['crc16_clr']],
                             [[], ['rst']]],
                   'CLines': [[None, '4972:C', '4974:C'],
                              [None, '4972:C', '4974:C', '4976:C'],
                              [None, '4972:C']],
                   'Clocked': True,
                   'DDeps': [[], ['send_zero_length_r'], []],
                   'DLines': ['4974:D', '4976:D', '4972:D'],
                   'Expressions': [<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f13b5ea15d0>,
                                   <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f13b5ea18d0>,
                                   <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f13b5ea1310>]}}
