Metric,Value
design__lint_error__count,0
design__lint_timing_construct__count,0
design__lint_warning__count,0
design__inferred_latch__count,0
design__instance__count,195
design__instance__area,3389.3
design__instance_unmapped__count,0
synthesis__check_error__count,0
design__max_slew_violation__count__corner:nom_fast_1p32V_m40C,0
design__max_fanout_violation__count__corner:nom_fast_1p32V_m40C,0
design__max_cap_violation__count__corner:nom_fast_1p32V_m40C,0
power__internal__total,0.00008423437975579873
power__switching__total,0.0000166962381626945
power__leakage__total,0.0000016226833849941613
power__total,0.0001025532983476296
clock__skew__worst_hold__corner:nom_fast_1p32V_m40C,-0.2539234727688375
clock__skew__worst_setup__corner:nom_fast_1p32V_m40C,0.2544161620055247
timing__hold__ws__corner:nom_fast_1p32V_m40C,0.12638465631768545
timing__setup__ws__corner:nom_fast_1p32V_m40C,15.526036007420286
timing__hold__tns__corner:nom_fast_1p32V_m40C,0.0
timing__setup__tns__corner:nom_fast_1p32V_m40C,0.0
timing__hold__wns__corner:nom_fast_1p32V_m40C,0
timing__setup__wns__corner:nom_fast_1p32V_m40C,0.0
timing__hold_vio__count__corner:nom_fast_1p32V_m40C,0
timing__hold_r2r__ws__corner:nom_fast_1p32V_m40C,0.126385
timing__hold_r2r_vio__count__corner:nom_fast_1p32V_m40C,0
timing__setup_vio__count__corner:nom_fast_1p32V_m40C,0
timing__setup_r2r__ws__corner:nom_fast_1p32V_m40C,17.989845
timing__setup_r2r_vio__count__corner:nom_fast_1p32V_m40C,0
design__max_slew_violation__count__corner:nom_slow_1p08V_125C,0
design__max_fanout_violation__count__corner:nom_slow_1p08V_125C,0
design__max_cap_violation__count__corner:nom_slow_1p08V_125C,0
clock__skew__worst_hold__corner:nom_slow_1p08V_125C,-0.25780650566285923
clock__skew__worst_setup__corner:nom_slow_1p08V_125C,0.2573685781784104
timing__hold__ws__corner:nom_slow_1p08V_125C,0.6655219341773175
timing__setup__ws__corner:nom_slow_1p08V_125C,15.215249935079706
timing__hold__tns__corner:nom_slow_1p08V_125C,0.0
timing__setup__tns__corner:nom_slow_1p08V_125C,0.0
timing__hold__wns__corner:nom_slow_1p08V_125C,0
timing__setup__wns__corner:nom_slow_1p08V_125C,0.0
timing__hold_vio__count__corner:nom_slow_1p08V_125C,0
timing__hold_r2r__ws__corner:nom_slow_1p08V_125C,0.665522
timing__hold_r2r_vio__count__corner:nom_slow_1p08V_125C,0
timing__setup_vio__count__corner:nom_slow_1p08V_125C,0
timing__setup_r2r__ws__corner:nom_slow_1p08V_125C,15.575776
timing__setup_r2r_vio__count__corner:nom_slow_1p08V_125C,0
design__max_slew_violation__count__corner:nom_typ_1p20V_25C,0
design__max_fanout_violation__count__corner:nom_typ_1p20V_25C,0
design__max_cap_violation__count__corner:nom_typ_1p20V_25C,0
clock__skew__worst_hold__corner:nom_typ_1p20V_25C,-0.25534791670529317
clock__skew__worst_setup__corner:nom_typ_1p20V_25C,0.2553309858036888
timing__hold__ws__corner:nom_typ_1p20V_25C,0.32330877778985456
timing__setup__ws__corner:nom_typ_1p20V_25C,15.412663581652854
timing__hold__tns__corner:nom_typ_1p20V_25C,0.0
timing__setup__tns__corner:nom_typ_1p20V_25C,0.0
timing__hold__wns__corner:nom_typ_1p20V_25C,0
timing__setup__wns__corner:nom_typ_1p20V_25C,0.0
timing__hold_vio__count__corner:nom_typ_1p20V_25C,0
timing__hold_r2r__ws__corner:nom_typ_1p20V_25C,0.323309
timing__hold_r2r_vio__count__corner:nom_typ_1p20V_25C,0
timing__setup_vio__count__corner:nom_typ_1p20V_25C,0
timing__setup_r2r__ws__corner:nom_typ_1p20V_25C,17.139597
timing__setup_r2r_vio__count__corner:nom_typ_1p20V_25C,0
design__max_slew_violation__count,0
design__max_fanout_violation__count,0
design__max_cap_violation__count,0
clock__skew__worst_hold,-0.2539234727688375
clock__skew__worst_setup,0.2544161620055247
timing__hold__ws,0.12638465631768545
timing__setup__ws,15.215249935079706
timing__hold__tns,0.0
timing__setup__tns,0.0
timing__hold__wns,0
timing__setup__wns,0.0
timing__hold_vio__count,0
timing__hold_r2r__ws,0.126385
timing__hold_r2r_vio__count,0
timing__setup_vio__count,0
timing__setup_r2r__ws,15.575776
timing__setup_r2r_vio__count,0
design__die__bbox,0.0 0.0 202.08 154.98
design__core__bbox,2.88 3.78 199.2 151.2
design__io,45
design__die__area,31318.4
design__core__area,28941.5
design__instance__count__stdcell,195
design__instance__area__stdcell,3389.3
design__instance__count__macros,0
design__instance__area__macros,0
design__instance__count__padcells,0
design__instance__area__padcells,0
design__instance__count__cover,0
design__instance__area__cover,0
design__instance__utilization,0.117109
design__instance__utilization__stdcell,0.117109
design__rows,39
design__rows:CoreSite,39
design__sites,15951
design__sites:CoreSite,15951
design__instance__count__class:inverter,4
design__instance__area__class:inverter,21.7728
design__instance__count__class:sequential_cell,30
design__instance__area__class:sequential_cell,1415.23
design__instance__count__class:multi_input_combinational_cell,93
design__instance__area__class:multi_input_combinational_cell,948.931
flow__warnings__count,1
flow__errors__count,0
design__power_grid_violation__count__net:VPWR,0
design__power_grid_violation__count__net:VGND,0
design__power_grid_violation__count,0
design__instance__count__class:timing_repair_buffer,61
design__instance__area__class:timing_repair_buffer,947.117
timing__drv__floating__nets,0
timing__drv__floating__pins,0
design__instance__displacement__total,0
design__instance__displacement__mean,0
design__instance__displacement__max,0
route__wirelength__estimated,4449.34
design__violations,0
design__instance__count__class:clock_buffer,5
design__instance__area__class:clock_buffer,45.36
design__instance__count__class:clock_inverter,2
design__instance__area__class:clock_inverter,10.8864
design__instance__count__setup_buffer,0
design__instance__count__hold_buffer,52
antenna__violating__nets,0
antenna__violating__pins,0
route__antenna_violation__count,0
antenna_diodes_count,0
route__net,242
route__net__special,2
route__drc_errors__iter:0,71
route__wirelength__iter:0,4494
route__drc_errors__iter:1,21
route__wirelength__iter:1,4505
route__drc_errors__iter:2,24
route__wirelength__iter:2,4493
route__drc_errors__iter:3,2
route__wirelength__iter:3,4455
route__drc_errors__iter:4,0
route__wirelength__iter:4,4454
route__drc_errors,0
route__wirelength,4454
route__vias,1073
route__vias__singlecut,1073
route__vias__multicut,0
design__disconnected_pin__count,14
design__critical_disconnected_pin__count,0
route__wirelength__max,118.865
timing__unannotated_net__count__corner:nom_fast_1p32V_m40C,44
timing__unannotated_net_filtered__count__corner:nom_fast_1p32V_m40C,0
timing__unannotated_net__count__corner:nom_slow_1p08V_125C,44
timing__unannotated_net_filtered__count__corner:nom_slow_1p08V_125C,0
timing__unannotated_net__count__corner:nom_typ_1p20V_25C,44
timing__unannotated_net_filtered__count__corner:nom_typ_1p20V_25C,0
timing__unannotated_net__count,44
timing__unannotated_net_filtered__count,0
design_powergrid__voltage__worst__net:VPWR__corner:nom_typ_1p20V_25C,1.19999
design_powergrid__drop__average__net:VPWR__corner:nom_typ_1p20V_25C,1.2
design_powergrid__drop__worst__net:VPWR__corner:nom_typ_1p20V_25C,0.00000750285
design_powergrid__voltage__worst__net:VGND__corner:nom_typ_1p20V_25C,0.00000865563
design_powergrid__drop__average__net:VGND__corner:nom_typ_1p20V_25C,0.00000102598
design_powergrid__drop__worst__net:VGND__corner:nom_typ_1p20V_25C,0.00000865563
design_powergrid__voltage__worst,0.00000865563
design_powergrid__voltage__worst__net:VPWR,1.19999
design_powergrid__drop__worst,0.00000865563
design_powergrid__drop__worst__net:VPWR,0.00000750285
design_powergrid__voltage__worst__net:VGND,0.00000865563
design_powergrid__drop__worst__net:VGND,0.00000865563
ir__voltage__worst,1.1999999999999999555910790149937383830547332763671875
ir__drop__avg,0.000001179999999999999925426948273188276772316385176964104175567626953125
ir__drop__worst,0.0000075000000000000001900064307280846520598061033524572849273681640625
magic__drc_error__count,0
magic__illegal_overlap__count,0
design__lvs_device_difference__count,0
design__lvs_net_difference__count,0
design__lvs_property_fail__count,0
design__lvs_error__count,0
design__lvs_unmatched_device__count,0
design__lvs_unmatched_net__count,0
design__lvs_unmatched_pin__count,0
