module frameRAM
{
	input [3:0] data_in,
	input [18:0]write_address, read_address,
	input we,Clk,
	
	output logic [3:0] data_out
}

logic [3:0] mem [0:307199];

initial
begin
	$readmemh("test.txt",mem);
end

always_ff @ (posedge Clk) begin
		if(we)
			mem{write_address} <= data_in;
		data_out <= mem{read_address};
end

endmodule