INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/carl/fpga/reg8/reg8.srcs/sources_1/new/reg8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg8
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/carl/fpga/reg8/reg8.srcs/sim_1/new/reg8_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg8_sim
