#! /usr/local/Cellar/icarus-verilog/11.0/bin/vvp
:ivl_version "11.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 9;
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/system.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/va_math.vpi";
S_0x7fedccf04e30 .scope module, "im_tb" "im_tb" 2 3;
 .timescale -9 -9;
P_0x7fedccf04b10 .param/l "CLK_PERIOD" 0 2 5, +C4<00000000000000000000000000001010>;
v0x7fedccf16c30_0 .var "clk", 0 0;
v0x7fedccf16ce0_0 .var/i "counter", 31 0;
v0x7fedccf16d80_0 .var "rst", 0 0;
S_0x7fedccf05020 .scope module, "taylor" "taylor" 2 41, 3 5 0, S_0x7fedccf04e30;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
L_0x7fedcd963008 .functor BUFT 1, C4<0000000001>, C4<0>, C4<0>, C4<0>;
v0x7fedccf16690_0 .net/2u *"_ivl_2", 9 0, L_0x7fedcd963008;  1 drivers
v0x7fedccf16720_0 .net "clk", 0 0, v0x7fedccf16c30_0;  1 drivers
v0x7fedccf167c0_0 .var "inst", 31 0;
v0x7fedccf16880_0 .net "nextInst", 31 0, L_0x7fedccf17270;  1 drivers
v0x7fedccf16940_0 .net "nextPc", 9 0, L_0x7fedccf16f50;  1 drivers
v0x7fedccf16a20_0 .net "opcode", 5 0, L_0x7fedccf16e50;  1 drivers
v0x7fedccf16ac0_0 .var "pc", 9 0;
v0x7fedccf16b70_0 .net "rst", 0 0, v0x7fedccf16d80_0;  1 drivers
E_0x7fedccf05190 .event posedge, v0x7fedccf16720_0;
L_0x7fedccf16e50 .part v0x7fedccf167c0_0, 26, 6;
L_0x7fedccf16f50 .arith/sum 10, v0x7fedccf16ac0_0, L_0x7fedcd963008;
S_0x7fedccf051d0 .scope module, "controller" "control" 3 36, 4 1 0, S_0x7fedccf05020;
 .timescale -9 -9;
    .port_info 0 /INPUT 6 "opcode";
    .port_info 1 /OUTPUT 1 "regDest";
    .port_info 2 /OUTPUT 1 "jump";
    .port_info 3 /OUTPUT 1 "branch";
    .port_info 4 /OUTPUT 1 "memRead";
    .port_info 5 /OUTPUT 1 "memToReg";
    .port_info 6 /OUTPUT 1 "memWrite";
    .port_info 7 /OUTPUT 1 "regWrite";
    .port_info 8 /OUTPUT 2 "aluOp";
    .port_info 9 /OUTPUT 1 "aluSrc";
P_0x7fedccf053a0 .param/l "ADDI" 0 4 18, C4<001000>;
P_0x7fedccf053e0 .param/l "BEQ" 0 4 19, C4<000100>;
P_0x7fedccf05420 .param/l "BNE" 0 4 20, C4<000101>;
P_0x7fedccf05460 .param/l "JUMP" 0 4 24, C4<000010>;
P_0x7fedccf054a0 .param/l "LW" 0 4 21, C4<100011>;
P_0x7fedccf054e0 .param/l "RTYPE" 0 4 15, C4<000000>;
v0x7fedccf05890_0 .var "aluOp", 1 0;
v0x7fedccf15950_0 .var "aluSrc", 0 0;
v0x7fedccf159f0_0 .var "branch", 0 0;
v0x7fedccf15a80_0 .var "jump", 0 0;
v0x7fedccf15b20_0 .var "memRead", 0 0;
v0x7fedccf15c00_0 .var "memToReg", 0 0;
v0x7fedccf15ca0_0 .var "memWrite", 0 0;
v0x7fedccf15d40_0 .net "opcode", 5 0, L_0x7fedccf16e50;  alias, 1 drivers
v0x7fedccf15df0_0 .var "regDest", 0 0;
v0x7fedccf15f00_0 .var "regWrite", 0 0;
E_0x7fedccf05840 .event edge, v0x7fedccf15d40_0;
S_0x7fedccf16080 .scope module, "fetchBlock" "fetch" 3 30, 5 2 0, S_0x7fedccf05020;
 .timescale -9 -9;
    .port_info 0 /INPUT 10 "pc";
    .port_info 1 /OUTPUT 32 "inst";
L_0x7fedccf17270 .functor BUFZ 32, L_0x7fedccf170b0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x7fedccf161f0_0 .net *"_ivl_0", 31 0, L_0x7fedccf170b0;  1 drivers
v0x7fedccf162b0_0 .net *"_ivl_2", 11 0, L_0x7fedccf17150;  1 drivers
L_0x7fedcd963050 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7fedccf16360_0 .net *"_ivl_5", 1 0, L_0x7fedcd963050;  1 drivers
v0x7fedccf16420_0 .net "inst", 31 0, L_0x7fedccf17270;  alias, 1 drivers
v0x7fedccf164d0_0 .net "pc", 9 0, v0x7fedccf16ac0_0;  1 drivers
v0x7fedccf165c0 .array "rom", 1023 0, 31 0;
L_0x7fedccf170b0 .array/port v0x7fedccf165c0, L_0x7fedccf17150;
L_0x7fedccf17150 .concat [ 10 2 0 0], v0x7fedccf16ac0_0, L_0x7fedcd963050;
    .scope S_0x7fedccf16080;
T_0 ;
    %pushi/vec4 537919489, 0, 32;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7fedccf165c0, 4, 0;
    %pushi/vec4 19548192, 0, 32;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7fedccf165c0, 4, 0;
    %pushi/vec4 537919494, 0, 32;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7fedccf165c0, 4, 0;
    %pushi/vec4 19548194, 0, 32;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7fedccf165c0, 4, 0;
    %pushi/vec4 287965226, 0, 32;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7fedccf165c0, 4, 0;
    %pushi/vec4 19548194, 0, 32;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7fedccf165c0, 4, 0;
    %pushi/vec4 287965227, 0, 32;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7fedccf165c0, 4, 0;
    %pushi/vec4 2349465600, 0, 32;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7fedccf165c0, 4, 0;
    %pushi/vec4 2349465600, 0, 32;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7fedccf165c0, 4, 0;
    %end;
    .thread T_0;
    .scope S_0x7fedccf051d0;
T_1 ;
    %wait E_0x7fedccf05840;
    %load/vec4 v0x7fedccf15d40_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_1.0, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_1.1, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_1.2, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 6;
    %cmp/u;
    %jmp/1 T_1.3, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_1.4, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_1.5, 6;
    %jmp T_1.6;
T_1.0 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fedccf15df0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fedccf15f00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fedccf15950_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7fedccf05890_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fedccf15ca0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fedccf15b20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fedccf15c00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fedccf15a80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fedccf159f0_0, 0, 1;
    %vpi_call 4 40 "$display", "RTYPE INSTRUCTION" {0 0 0};
    %jmp T_1.6;
T_1.1 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fedccf15df0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fedccf15f00_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fedccf15950_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7fedccf05890_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fedccf15ca0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fedccf15b20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fedccf15c00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fedccf15a80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fedccf159f0_0, 0, 1;
    %vpi_call 4 53 "$display", "ADDI INSTRUCTION" {0 0 0};
    %jmp T_1.6;
T_1.2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fedccf15df0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fedccf15f00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fedccf15950_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x7fedccf05890_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fedccf15ca0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fedccf15b20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fedccf15c00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fedccf15a80_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fedccf159f0_0, 0, 1;
    %vpi_call 4 66 "$display", "BEQ INSTRUCTION" {0 0 0};
    %jmp T_1.6;
T_1.3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fedccf15df0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fedccf15f00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fedccf15950_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x7fedccf05890_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fedccf15ca0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fedccf15b20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fedccf15c00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fedccf15a80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fedccf159f0_0, 0, 1;
    %vpi_call 4 79 "$display", "BNE INSTRUCTION" {0 0 0};
    %jmp T_1.6;
T_1.4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fedccf15df0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fedccf15f00_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fedccf15950_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7fedccf05890_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fedccf15ca0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fedccf15b20_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fedccf15c00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fedccf15a80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fedccf159f0_0, 0, 1;
    %vpi_call 4 92 "$display", "LW INSTRUCTION" {0 0 0};
    %jmp T_1.6;
T_1.5 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fedccf15df0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fedccf15f00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fedccf15950_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7fedccf05890_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fedccf15ca0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fedccf15b20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fedccf15c00_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fedccf15a80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fedccf159f0_0, 0, 1;
    %vpi_call 4 105 "$display", "JUMP INSTRUCTION" {0 0 0};
    %jmp T_1.6;
T_1.6 ;
    %pop/vec4 1;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0x7fedccf05020;
T_2 ;
    %wait E_0x7fedccf05190;
    %load/vec4 v0x7fedccf16b70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 10;
    %assign/vec4 v0x7fedccf16ac0_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %vpi_call 3 46 "$display", "[%0d]: Instruction %h, PC %0d", $time, v0x7fedccf167c0_0, v0x7fedccf16ac0_0 {0 0 0};
    %load/vec4 v0x7fedccf16880_0;
    %assign/vec4 v0x7fedccf167c0_0, 0;
    %load/vec4 v0x7fedccf16940_0;
    %assign/vec4 v0x7fedccf16ac0_0, 0;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x7fedccf04e30;
T_3 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fedccf16ce0_0, 0, 32;
    %end;
    .thread T_3;
    .scope S_0x7fedccf04e30;
T_4 ;
    %vpi_call 2 12 "$dumpfile", "test.vcd" {0 0 0};
    %vpi_call 2 13 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x7fedccf04e30 {0 0 0};
    %vpi_call 2 15 "$display", "im testing.\012" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fedccf16d80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fedccf16c30_0, 0, 1;
    %pushi/vec4 0, 0, 10;
    %store/vec4 v0x7fedccf16ac0_0, 0, 10;
    %end;
    .thread T_4;
    .scope S_0x7fedccf04e30;
T_5 ;
    %delay 5, 0;
    %load/vec4 v0x7fedccf16c30_0;
    %inv;
    %assign/vec4 v0x7fedccf16c30_0, 0;
    %jmp T_5;
    .thread T_5;
    .scope S_0x7fedccf04e30;
T_6 ;
    %wait E_0x7fedccf05190;
    %load/vec4 v0x7fedccf16ce0_0;
    %cmpi/s 9, 0, 32;
    %jmp/0xz  T_6.0, 5;
    %load/vec4 v0x7fedccf16ce0_0;
    %addi 1, 0, 32;
    %assign/vec4 v0x7fedccf16ce0_0, 0;
    %jmp T_6.1;
T_6.0 ;
    %vpi_call 2 36 "$display", "taylor fetching stopped." {0 0 0};
    %vpi_call 2 37 "$finish" {0 0 0};
T_6.1 ;
    %jmp T_6;
    .thread T_6;
# The file index is used to find the file name in the following table.
:file_names 6;
    "N/A";
    "<interactive>";
    "im_tb.v";
    "taylor.v";
    "control.v";
    "fetch.v";
