# compile verilog/system verilog design source files
verilog xil_defaultlib  "../../../Testbeach/tb_RAM_0.v"

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
