Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Mon Dec 16 14:12:54 2024
| Host         : DESKTOP-37A9H0N running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file sqrt_u32_control_sets_placed.rpt
| Design       : sqrt_u32
| Device       : xc7z020
-------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |     8 |
| Unused register locations in slices containing registers |    31 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|    16+ |            8 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               0 |            0 |
| No           | No                    | Yes                    |             665 |          126 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------+---------------+-------------------------------+------------------+----------------+
|  Clock Signal  | Enable Signal |        Set/Reset Signal       | Slice Load Count | Bel Load Count |
+----------------+---------------+-------------------------------+------------------+----------------+
|  clk_IBUF_BUFG |               | valid_out_i_1_n_0             |               13 |             64 |
|  clk_IBUF_BUFG |               | genblk1[13].D[13][31]_i_2_n_0 |               14 |             73 |
|  clk_IBUF_BUFG |               | genblk1[11].D[11][31]_i_2_n_0 |               12 |             77 |
|  clk_IBUF_BUFG |               | genblk1[9].D[9][31]_i_2_n_0   |               17 |             81 |
|  clk_IBUF_BUFG |               | genblk1[7].D[7][31]_i_2_n_0   |               15 |             85 |
|  clk_IBUF_BUFG |               | genblk1[5].D[5][31]_i_2_n_0   |               17 |             89 |
|  clk_IBUF_BUFG |               | genblk1[3].D[3][31]_i_2_n_0   |               15 |             93 |
|  clk_IBUF_BUFG |               | D[16][31]_i_2_n_0             |               23 |            103 |
+----------------+---------------+-------------------------------+------------------+----------------+


