	component system is
		port (
			clk_clk                             : in  std_logic                    := 'X';             -- clk
			reset_reset_n                       : in  std_logic                    := 'X';             -- reset_n
			lcd_on_external_connection_export   : out std_logic;                                       -- export
			lcd_blon_external_connection_export : out std_logic;                                       -- export
			lcd_en_external_connection_export   : out std_logic;                                       -- export
			lcd_rw_external_connection_export   : out std_logic;                                       -- export
			lcd_rs_external_connection_export   : out std_logic;                                       -- export
			lcd_data_external_connection_export : out std_logic;                                       -- export
			sw_external_connection_export       : in  std_logic_vector(3 downto 0) := (others => 'X')  -- export
		);
	end component system;

