
Copyright (C) 1994-2023 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: V-2023.09L-2
Install: C:\lscc\diamond\3.14\synpbase
OS: Windows 10 or later
Hostname: JH-LAPTOP

Implementation : impl1
Synopsys HDL compiler and linker, Version comp202309synp1, Build 349R, Built Sep 17 2024 08:16:26, @

Modified Files: 1
FID:  path (prevtimestamp, timestamp)
5        C:\lscc\diamond\projects\SDRAM_controller\sdram_controller\impl1\source\sdram_controller.v (2025-03-28 14:40:25, 2025-03-28 14:48:49)

*******************************************************************
Modules that may have changed as a result of file changes: 1
MID:  lib.cell.view
0        work.sdram_controller.verilog may have changed because the following files changed:
                        C:\lscc\diamond\projects\SDRAM_controller\sdram_controller\impl1\source\sdram_controller.v (2025-03-28 14:40:25, 2025-03-28 14:48:49) <-- (module definition)

*******************************************************************
Unmodified files: 6
FID:  path (timestamp)
0        C:\lscc\diamond\3.14\synpbase\lib\lucent\machxo2.v (2024-09-17 08:02:13)
1        C:\lscc\diamond\3.14\synpbase\lib\lucent\pmi_def.v (2024-09-24 01:33:10)
2        C:\lscc\diamond\3.14\synpbase\lib\vlog\hypermods.v (2024-09-24 01:33:35)
3        C:\lscc\diamond\3.14\synpbase\lib\vlog\scemi_objects.v (2024-09-24 01:33:35)
4        C:\lscc\diamond\3.14\synpbase\lib\vlog\scemi_pipes.svh (2024-09-24 01:33:35)
7        C:\lscc\diamond\projects\SDRAM_controller\sdram_controller\impl1\source\sdram_controller_tb.v (2025-03-27 11:02:52)

*******************************************************************
Unchanged modules: 1
MID:  lib.cell.view
1        work.sdram_controller_tb.verilog
