# Full_Adder_Verilog
Full Adder is the adder which adds three inputs and produces two outputs. The first two inputs are A and B and the third input is an input carry as C-IN. The output carry is designated as C-OUT and the normal output is designated as S which is SUM
## Truth Table
![image](https://user-images.githubusercontent.com/82794748/115247169-2ecd8100-a144-11eb-8032-4f07cc70bfed.png)
## RTL Schematic
![image](https://user-images.githubusercontent.com/82794748/115247254-43aa1480-a144-11eb-8cf2-7d104a579b72.png)
## Waveform (Output)
![image](https://user-images.githubusercontent.com/82794748/115247334-53c1f400-a144-11eb-9571-d810818500fa.png)
