

================================================================
== Vitis HLS Report for 'calculate_statistics_Pipeline_calc_std'
================================================================
* Date:           Tue Feb 18 03:51:28 2025

* Version:        2024.2 (Build 5238294 on Nov  8 2024)
* Project:        pack_stream_to_blk
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.256 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                    |
    |   min   |   max   |    min   |    max   | min | max |                      Type                      |
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |        ?|        ?|         ?|         ?|    0|    0|  loop auto-rewind stp (delay=0 clock cycles(s))|
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------+---------+---------+----------+-----------+-----------+------+----------+
        |            |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +------------+---------+---------+----------+-----------+-----------+------+----------+
        |- calc_std  |        ?|        ?|        17|          6|          1|     ?|       yes|
        +------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 6, depth = 17


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 17
* Pipeline : 1
  Pipeline-0 : II = 6, D = 17, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 4.84>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%accum = alloca i32 1" [/home/admin/Desktop/SOCExtraFeatures/src/StatsCalc.cpp:103]   --->   Operation 20 'alloca' 'accum' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%i_2 = alloca i32 1" [/home/admin/Desktop/SOCExtraFeatures/src/StatsCalc.cpp:105]   --->   Operation 21 'alloca' 'i_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%mean_val_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %mean_val"   --->   Operation 22 'read' 'mean_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%n_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %n"   --->   Operation 23 'read' 'n_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (1.58ns)   --->   "%store_ln105 = store i31 0, i31 %i_2" [/home/admin/Desktop/SOCExtraFeatures/src/StatsCalc.cpp:105]   --->   Operation 24 'store' 'store_ln105' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 25 [1/1] (1.58ns)   --->   "%store_ln103 = store i32 0, i32 %accum" [/home/admin/Desktop/SOCExtraFeatures/src/StatsCalc.cpp:103]   --->   Operation 25 'store' 'store_ln103' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc22"   --->   Operation 26 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%i = load i31 %i_2" [/home/admin/Desktop/SOCExtraFeatures/src/StatsCalc.cpp:105]   --->   Operation 27 'load' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%zext_ln105 = zext i31 %i" [/home/admin/Desktop/SOCExtraFeatures/src/StatsCalc.cpp:105]   --->   Operation 28 'zext' 'zext_ln105' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (2.55ns)   --->   "%icmp_ln105 = icmp_slt  i32 %zext_ln105, i32 %n_read" [/home/admin/Desktop/SOCExtraFeatures/src/StatsCalc.cpp:105]   --->   Operation 29 'icmp' 'icmp_ln105' <Predicate = true> <Delay = 2.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%br_ln105 = br i1 %icmp_ln105, void %for.end24.loopexit.exitStub, void %for.inc22.split" [/home/admin/Desktop/SOCExtraFeatures/src/StatsCalc.cpp:105]   --->   Operation 30 'br' 'br_ln105' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%lshr_ln2 = partselect i8 @_ssdm_op_PartSelect.i8.i31.i32.i32, i31 %i, i32 2, i32 9" [/home/admin/Desktop/SOCExtraFeatures/src/StatsCalc.cpp:105]   --->   Operation 31 'partselect' 'lshr_ln2' <Predicate = (icmp_ln105)> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%zext_ln105_1 = zext i8 %lshr_ln2" [/home/admin/Desktop/SOCExtraFeatures/src/StatsCalc.cpp:105]   --->   Operation 32 'zext' 'zext_ln105_1' <Predicate = (icmp_ln105)> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%data_addr = getelementptr i32 %data, i64 0, i64 %zext_ln105_1" [/home/admin/Desktop/SOCExtraFeatures/src/StatsCalc.cpp:107]   --->   Operation 33 'getelementptr' 'data_addr' <Predicate = (icmp_ln105)> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%data_1_addr = getelementptr i32 %data_1, i64 0, i64 %zext_ln105_1" [/home/admin/Desktop/SOCExtraFeatures/src/StatsCalc.cpp:107]   --->   Operation 34 'getelementptr' 'data_1_addr' <Predicate = (icmp_ln105)> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%data_2_addr = getelementptr i32 %data_2, i64 0, i64 %zext_ln105_1" [/home/admin/Desktop/SOCExtraFeatures/src/StatsCalc.cpp:107]   --->   Operation 35 'getelementptr' 'data_2_addr' <Predicate = (icmp_ln105)> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%data_3_addr = getelementptr i32 %data_3, i64 0, i64 %zext_ln105_1" [/home/admin/Desktop/SOCExtraFeatures/src/StatsCalc.cpp:107]   --->   Operation 36 'getelementptr' 'data_3_addr' <Predicate = (icmp_ln105)> <Delay = 0.00>
ST_1 : Operation 37 [2/2] (3.25ns)   --->   "%data_load = load i8 %data_addr" [/home/admin/Desktop/SOCExtraFeatures/src/StatsCalc.cpp:107]   --->   Operation 37 'load' 'data_load' <Predicate = (icmp_ln105)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_1 : Operation 38 [2/2] (3.25ns)   --->   "%data_1_load = load i8 %data_1_addr" [/home/admin/Desktop/SOCExtraFeatures/src/StatsCalc.cpp:107]   --->   Operation 38 'load' 'data_1_load' <Predicate = (icmp_ln105)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_1 : Operation 39 [2/2] (3.25ns)   --->   "%data_2_load = load i8 %data_2_addr" [/home/admin/Desktop/SOCExtraFeatures/src/StatsCalc.cpp:107]   --->   Operation 39 'load' 'data_2_load' <Predicate = (icmp_ln105)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_1 : Operation 40 [2/2] (3.25ns)   --->   "%data_3_load = load i8 %data_3_addr" [/home/admin/Desktop/SOCExtraFeatures/src/StatsCalc.cpp:107]   --->   Operation 40 'load' 'data_3_load' <Predicate = (icmp_ln105)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 2 <SV = 1> <Delay = 5.08>
ST_2 : Operation 41 [1/1] (2.52ns)   --->   "%add_ln105 = add i31 %i, i31 1" [/home/admin/Desktop/SOCExtraFeatures/src/StatsCalc.cpp:105]   --->   Operation 41 'add' 'add_ln105' <Predicate = true> <Delay = 2.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%trunc_ln105 = trunc i31 %i" [/home/admin/Desktop/SOCExtraFeatures/src/StatsCalc.cpp:105]   --->   Operation 42 'trunc' 'trunc_ln105' <Predicate = (icmp_ln105)> <Delay = 0.00>
ST_2 : Operation 43 [1/2] ( I:3.25ns O:3.25ns )   --->   "%data_load = load i8 %data_addr" [/home/admin/Desktop/SOCExtraFeatures/src/StatsCalc.cpp:107]   --->   Operation 43 'load' 'data_load' <Predicate = (icmp_ln105)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_2 : Operation 44 [1/2] ( I:3.25ns O:3.25ns )   --->   "%data_1_load = load i8 %data_1_addr" [/home/admin/Desktop/SOCExtraFeatures/src/StatsCalc.cpp:107]   --->   Operation 44 'load' 'data_1_load' <Predicate = (icmp_ln105)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_2 : Operation 45 [1/2] ( I:3.25ns O:3.25ns )   --->   "%data_2_load = load i8 %data_2_addr" [/home/admin/Desktop/SOCExtraFeatures/src/StatsCalc.cpp:107]   --->   Operation 45 'load' 'data_2_load' <Predicate = (icmp_ln105)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_2 : Operation 46 [1/2] ( I:3.25ns O:3.25ns )   --->   "%data_3_load = load i8 %data_3_addr" [/home/admin/Desktop/SOCExtraFeatures/src/StatsCalc.cpp:107]   --->   Operation 46 'load' 'data_3_load' <Predicate = (icmp_ln105)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_2 : Operation 47 [1/1] (1.82ns)   --->   "%tmp_1 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.4float.float.i2, i2 0, i32 %data_load, i2 1, i32 %data_1_load, i2 2, i32 %data_2_load, i2 3, i32 %data_3_load, i32 <undef>, i2 %trunc_ln105" [/home/admin/Desktop/SOCExtraFeatures/src/StatsCalc.cpp:107]   --->   Operation 47 'sparsemux' 'tmp_1' <Predicate = (icmp_ln105)> <Delay = 1.82> <CoreInst = "BinarySparseMux_DontCare">   --->   Core 137 'BinarySparseMux_DontCare' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 48 [1/1] (1.58ns)   --->   "%store_ln105 = store i31 %add_ln105, i31 %i_2" [/home/admin/Desktop/SOCExtraFeatures/src/StatsCalc.cpp:105]   --->   Operation 48 'store' 'store_ln105' <Predicate = (icmp_ln105)> <Delay = 1.58>

State 3 <SV = 2> <Delay = 7.25>
ST_3 : Operation 49 [5/5] (7.25ns)   --->   "%diff = fsub i32 %tmp_1, i32 %mean_val_read" [/home/admin/Desktop/SOCExtraFeatures/src/StatsCalc.cpp:107]   --->   Operation 49 'fsub' 'diff' <Predicate = (icmp_ln105)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 7.25>
ST_4 : Operation 50 [4/5] (7.25ns)   --->   "%diff = fsub i32 %tmp_1, i32 %mean_val_read" [/home/admin/Desktop/SOCExtraFeatures/src/StatsCalc.cpp:107]   --->   Operation 50 'fsub' 'diff' <Predicate = (icmp_ln105)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 7.25>
ST_5 : Operation 51 [3/5] (7.25ns)   --->   "%diff = fsub i32 %tmp_1, i32 %mean_val_read" [/home/admin/Desktop/SOCExtraFeatures/src/StatsCalc.cpp:107]   --->   Operation 51 'fsub' 'diff' <Predicate = (icmp_ln105)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 7.25>
ST_6 : Operation 52 [2/5] (7.25ns)   --->   "%diff = fsub i32 %tmp_1, i32 %mean_val_read" [/home/admin/Desktop/SOCExtraFeatures/src/StatsCalc.cpp:107]   --->   Operation 52 'fsub' 'diff' <Predicate = (icmp_ln105)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 7.25>
ST_7 : Operation 53 [1/5] (7.25ns)   --->   "%diff = fsub i32 %tmp_1, i32 %mean_val_read" [/home/admin/Desktop/SOCExtraFeatures/src/StatsCalc.cpp:107]   --->   Operation 53 'fsub' 'diff' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 5.70>
ST_8 : Operation 54 [4/4] (5.70ns)   --->   "%mul = fmul i32 %diff, i32 %diff" [/home/admin/Desktop/SOCExtraFeatures/src/StatsCalc.cpp:108]   --->   Operation 54 'fmul' 'mul' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 5.70>
ST_9 : Operation 55 [3/4] (5.70ns)   --->   "%mul = fmul i32 %diff, i32 %diff" [/home/admin/Desktop/SOCExtraFeatures/src/StatsCalc.cpp:108]   --->   Operation 55 'fmul' 'mul' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 5.70>
ST_10 : Operation 56 [2/4] (5.70ns)   --->   "%mul = fmul i32 %diff, i32 %diff" [/home/admin/Desktop/SOCExtraFeatures/src/StatsCalc.cpp:108]   --->   Operation 56 'fmul' 'mul' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 5.70>
ST_11 : Operation 57 [1/4] (5.70ns)   --->   "%mul = fmul i32 %diff, i32 %diff" [/home/admin/Desktop/SOCExtraFeatures/src/StatsCalc.cpp:108]   --->   Operation 57 'fmul' 'mul' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 68 [1/1] (0.00ns)   --->   "%accum_load_1 = load i32 %accum"   --->   Operation 68 'load' 'accum_load_1' <Predicate = (!icmp_ln105)> <Delay = 0.00>
ST_11 : Operation 69 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %accum_out, i32 %accum_load_1"   --->   Operation 69 'write' 'write_ln0' <Predicate = (!icmp_ln105)> <Delay = 0.00>
ST_11 : Operation 70 [1/1] (1.58ns)   --->   "%ret_ln0 = ret"   --->   Operation 70 'ret' 'ret_ln0' <Predicate = (!icmp_ln105)> <Delay = 1.58>

State 12 <SV = 11> <Delay = 7.25>
ST_12 : Operation 58 [1/1] (0.00ns)   --->   "%accum_load = load i32 %accum" [/home/admin/Desktop/SOCExtraFeatures/src/StatsCalc.cpp:108]   --->   Operation 58 'load' 'accum_load' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 59 [5/5] (7.25ns)   --->   "%accum_1 = fadd i32 %accum_load, i32 %mul" [/home/admin/Desktop/SOCExtraFeatures/src/StatsCalc.cpp:108]   --->   Operation 59 'fadd' 'accum_1' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 7.25>
ST_13 : Operation 60 [4/5] (7.25ns)   --->   "%accum_1 = fadd i32 %accum_load, i32 %mul" [/home/admin/Desktop/SOCExtraFeatures/src/StatsCalc.cpp:108]   --->   Operation 60 'fadd' 'accum_1' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 7.25>
ST_14 : Operation 61 [3/5] (7.25ns)   --->   "%accum_1 = fadd i32 %accum_load, i32 %mul" [/home/admin/Desktop/SOCExtraFeatures/src/StatsCalc.cpp:108]   --->   Operation 61 'fadd' 'accum_1' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 7.25>
ST_15 : Operation 62 [2/5] (7.25ns)   --->   "%accum_1 = fadd i32 %accum_load, i32 %mul" [/home/admin/Desktop/SOCExtraFeatures/src/StatsCalc.cpp:108]   --->   Operation 62 'fadd' 'accum_1' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 7.25>
ST_16 : Operation 63 [1/5] (7.25ns)   --->   "%accum_1 = fadd i32 %accum_load, i32 %mul" [/home/admin/Desktop/SOCExtraFeatures/src/StatsCalc.cpp:108]   --->   Operation 63 'fadd' 'accum_1' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 16> <Delay = 1.58>
ST_17 : Operation 64 [1/1] (0.00ns)   --->   "%specpipeline_ln106 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty" [/home/admin/Desktop/SOCExtraFeatures/src/StatsCalc.cpp:106]   --->   Operation 64 'specpipeline' 'specpipeline_ln106' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 65 [1/1] (0.00ns)   --->   "%specloopname_ln105 = specloopname void @_ssdm_op_SpecLoopName, void @empty_1" [/home/admin/Desktop/SOCExtraFeatures/src/StatsCalc.cpp:105]   --->   Operation 65 'specloopname' 'specloopname_ln105' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 66 [1/1] (1.58ns)   --->   "%store_ln103 = store i32 %accum_1, i32 %accum" [/home/admin/Desktop/SOCExtraFeatures/src/StatsCalc.cpp:103]   --->   Operation 66 'store' 'store_ln103' <Predicate = true> <Delay = 1.58>
ST_17 : Operation 67 [1/1] (0.00ns)   --->   "%br_ln105 = br void %for.inc22" [/home/admin/Desktop/SOCExtraFeatures/src/StatsCalc.cpp:105]   --->   Operation 67 'br' 'br_ln105' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 4.842ns
The critical path consists of the following:
	'store' operation 0 bit ('store_ln105', /home/admin/Desktop/SOCExtraFeatures/src/StatsCalc.cpp:105) of constant 0 on local variable 'i', /home/admin/Desktop/SOCExtraFeatures/src/StatsCalc.cpp:105 [12]  (1.588 ns)
	'load' operation 31 bit ('i', /home/admin/Desktop/SOCExtraFeatures/src/StatsCalc.cpp:105) on local variable 'i', /home/admin/Desktop/SOCExtraFeatures/src/StatsCalc.cpp:105 [16]  (0.000 ns)
	'getelementptr' operation 8 bit ('data_addr', /home/admin/Desktop/SOCExtraFeatures/src/StatsCalc.cpp:107) [28]  (0.000 ns)
	'load' operation 32 bit ('data_load', /home/admin/Desktop/SOCExtraFeatures/src/StatsCalc.cpp:107) on array 'data' [32]  (3.254 ns)

 <State 2>: 5.081ns
The critical path consists of the following:
	'load' operation 32 bit ('data_load', /home/admin/Desktop/SOCExtraFeatures/src/StatsCalc.cpp:107) on array 'data' [32]  (3.254 ns)
	'sparsemux' operation 32 bit ('tmp_1', /home/admin/Desktop/SOCExtraFeatures/src/StatsCalc.cpp:107) [36]  (1.827 ns)

 <State 3>: 7.256ns
The critical path consists of the following:
	'fsub' operation 32 bit ('diff', /home/admin/Desktop/SOCExtraFeatures/src/StatsCalc.cpp:107) [37]  (7.256 ns)

 <State 4>: 7.256ns
The critical path consists of the following:
	'fsub' operation 32 bit ('diff', /home/admin/Desktop/SOCExtraFeatures/src/StatsCalc.cpp:107) [37]  (7.256 ns)

 <State 5>: 7.256ns
The critical path consists of the following:
	'fsub' operation 32 bit ('diff', /home/admin/Desktop/SOCExtraFeatures/src/StatsCalc.cpp:107) [37]  (7.256 ns)

 <State 6>: 7.256ns
The critical path consists of the following:
	'fsub' operation 32 bit ('diff', /home/admin/Desktop/SOCExtraFeatures/src/StatsCalc.cpp:107) [37]  (7.256 ns)

 <State 7>: 7.256ns
The critical path consists of the following:
	'fsub' operation 32 bit ('diff', /home/admin/Desktop/SOCExtraFeatures/src/StatsCalc.cpp:107) [37]  (7.256 ns)

 <State 8>: 5.702ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul', /home/admin/Desktop/SOCExtraFeatures/src/StatsCalc.cpp:108) [38]  (5.702 ns)

 <State 9>: 5.702ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul', /home/admin/Desktop/SOCExtraFeatures/src/StatsCalc.cpp:108) [38]  (5.702 ns)

 <State 10>: 5.702ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul', /home/admin/Desktop/SOCExtraFeatures/src/StatsCalc.cpp:108) [38]  (5.702 ns)

 <State 11>: 5.702ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul', /home/admin/Desktop/SOCExtraFeatures/src/StatsCalc.cpp:108) [38]  (5.702 ns)

 <State 12>: 7.256ns
The critical path consists of the following:
	'load' operation 32 bit ('accum_load', /home/admin/Desktop/SOCExtraFeatures/src/StatsCalc.cpp:108) on local variable 'accum', /home/admin/Desktop/SOCExtraFeatures/src/StatsCalc.cpp:103 [22]  (0.000 ns)
	'fadd' operation 32 bit ('accum', /home/admin/Desktop/SOCExtraFeatures/src/StatsCalc.cpp:108) [39]  (7.256 ns)

 <State 13>: 7.256ns
The critical path consists of the following:
	'fadd' operation 32 bit ('accum', /home/admin/Desktop/SOCExtraFeatures/src/StatsCalc.cpp:108) [39]  (7.256 ns)

 <State 14>: 7.256ns
The critical path consists of the following:
	'fadd' operation 32 bit ('accum', /home/admin/Desktop/SOCExtraFeatures/src/StatsCalc.cpp:108) [39]  (7.256 ns)

 <State 15>: 7.256ns
The critical path consists of the following:
	'fadd' operation 32 bit ('accum', /home/admin/Desktop/SOCExtraFeatures/src/StatsCalc.cpp:108) [39]  (7.256 ns)

 <State 16>: 7.256ns
The critical path consists of the following:
	'fadd' operation 32 bit ('accum', /home/admin/Desktop/SOCExtraFeatures/src/StatsCalc.cpp:108) [39]  (7.256 ns)

 <State 17>: 1.588ns
The critical path consists of the following:
	'store' operation 0 bit ('store_ln103', /home/admin/Desktop/SOCExtraFeatures/src/StatsCalc.cpp:103) of variable 'accum', /home/admin/Desktop/SOCExtraFeatures/src/StatsCalc.cpp:108 on local variable 'accum', /home/admin/Desktop/SOCExtraFeatures/src/StatsCalc.cpp:103 [41]  (1.588 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
