
---------- Begin Simulation Statistics ----------
final_tick                               1427116490500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 458859                       # Simulator instruction rate (inst/s)
host_mem_usage                                4533052                       # Number of bytes of host memory used
host_op_rate                                   777450                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  2833.12                       # Real time elapsed on the host
host_tick_rate                               97497954                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  1300000002                       # Number of instructions simulated
sim_ops                                    2202605322                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.276223                       # Number of seconds simulated
sim_ticks                                276222968750                       # Number of ticks simulated
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.dtb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                             0                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             0                       # TLB misses on write requests
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.itb.wrMisses                             0                       # TLB misses on write requests
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0                       # Class of executed instruction
system.cpu.op_class::IntAlu                         0                       # Class of executed instruction
system.cpu.op_class::IntMult                        0                       # Class of executed instruction
system.cpu.op_class::IntDiv                         0                       # Class of executed instruction
system.cpu.op_class::FloatAdd                       0                       # Class of executed instruction
system.cpu.op_class::FloatCmp                       0                       # Class of executed instruction
system.cpu.op_class::FloatCvt                       0                       # Class of executed instruction
system.cpu.op_class::FloatMult                      0                       # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0                       # Class of executed instruction
system.cpu.op_class::FloatDiv                       0                       # Class of executed instruction
system.cpu.op_class::FloatMisc                      0                       # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0                       # Class of executed instruction
system.cpu.op_class::SimdAdd                        0                       # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0                       # Class of executed instruction
system.cpu.op_class::SimdAlu                        0                       # Class of executed instruction
system.cpu.op_class::SimdCmp                        0                       # Class of executed instruction
system.cpu.op_class::SimdCvt                        0                       # Class of executed instruction
system.cpu.op_class::SimdMisc                       0                       # Class of executed instruction
system.cpu.op_class::SimdMult                       0                       # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0                       # Class of executed instruction
system.cpu.op_class::SimdShift                      0                       # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0                       # Class of executed instruction
system.cpu.op_class::SimdDiv                        0                       # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0                       # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0                       # Class of executed instruction
system.cpu.op_class::SimdAes                        0                       # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0                       # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0                       # Class of executed instruction
system.cpu.op_class::MemRead                        0                       # Class of executed instruction
system.cpu.op_class::MemWrite                       0                       # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0                       # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0                       # Class of executed instruction
system.cpu.op_class::IprAccess                      0                       # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0                       # Class of executed instruction
system.cpu.op_class::total                          0                       # Class of executed instruction
system.cpu.workload.numSyscalls                     0                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      2370636                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       4740650                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus.committedInsts                   0                       # Number of instructions committed
system.switch_cpus.committedOps                     0                       # Number of ops (including micro ops) committed
system.switch_cpus.dtb.rdAccesses                   0                       # TLB accesses on read requests
system.switch_cpus.dtb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.dtb.wrAccesses                   0                       # TLB accesses on write requests
system.switch_cpus.dtb.wrMisses                     0                       # TLB misses on write requests
system.switch_cpus.idle_fraction                    0                       # Percentage of idle cycles
system.switch_cpus.itb.rdAccesses                   0                       # TLB accesses on read requests
system.switch_cpus.itb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.itb.wrAccesses                   0                       # TLB accesses on write requests
system.switch_cpus.itb.wrMisses                     0                       # TLB misses on write requests
system.switch_cpus.not_idle_fraction                1                       # Percentage of non-idle cycles
system.switch_cpus.numCycles                        0                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.num_busy_cycles                  0                       # Number of busy cycles
system.switch_cpus.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.switch_cpus.num_fp_alu_accesses              0                       # Number of float alu accesses
system.switch_cpus.num_fp_insts                     0                       # number of float instructions
system.switch_cpus.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus.num_func_calls                   0                       # number of times a function call or return occured
system.switch_cpus.num_idle_cycles                  0                       # Number of idle cycles
system.switch_cpus.num_int_alu_accesses             0                       # Number of integer alu accesses
system.switch_cpus.num_int_insts                    0                       # number of integer instructions
system.switch_cpus.num_int_register_reads            0                       # number of times the integer registers were read
system.switch_cpus.num_int_register_writes            0                       # number of times the integer registers were written
system.switch_cpus.num_load_insts                   0                       # Number of load instructions
system.switch_cpus.num_mem_refs                     0                       # number of memory refs
system.switch_cpus.num_store_insts                  0                       # Number of store instructions
system.switch_cpus.num_vec_alu_accesses             0                       # Number of vector alu accesses
system.switch_cpus.num_vec_insts                    0                       # number of vector instructions
system.switch_cpus.num_vec_register_reads            0                       # number of times the vector registers were read
system.switch_cpus.num_vec_register_writes            0                       # number of times the vector registers were written
system.switch_cpus.op_class::No_OpClass             0                       # Class of executed instruction
system.switch_cpus.op_class::IntAlu                 0                       # Class of executed instruction
system.switch_cpus.op_class::IntMult                0                       # Class of executed instruction
system.switch_cpus.op_class::IntDiv                 0                       # Class of executed instruction
system.switch_cpus.op_class::FloatAdd               0                       # Class of executed instruction
system.switch_cpus.op_class::FloatCmp               0                       # Class of executed instruction
system.switch_cpus.op_class::FloatCvt               0                       # Class of executed instruction
system.switch_cpus.op_class::FloatMult              0                       # Class of executed instruction
system.switch_cpus.op_class::FloatMultAcc            0                       # Class of executed instruction
system.switch_cpus.op_class::FloatDiv               0                       # Class of executed instruction
system.switch_cpus.op_class::FloatMisc              0                       # Class of executed instruction
system.switch_cpus.op_class::FloatSqrt              0                       # Class of executed instruction
system.switch_cpus.op_class::SimdAdd                0                       # Class of executed instruction
system.switch_cpus.op_class::SimdAddAcc             0                       # Class of executed instruction
system.switch_cpus.op_class::SimdAlu                0                       # Class of executed instruction
system.switch_cpus.op_class::SimdCmp                0                       # Class of executed instruction
system.switch_cpus.op_class::SimdCvt                0                       # Class of executed instruction
system.switch_cpus.op_class::SimdMisc               0                       # Class of executed instruction
system.switch_cpus.op_class::SimdMult               0                       # Class of executed instruction
system.switch_cpus.op_class::SimdMultAcc            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdShift              0                       # Class of executed instruction
system.switch_cpus.op_class::SimdShiftAcc            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdDiv                0                       # Class of executed instruction
system.switch_cpus.op_class::SimdSqrt               0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatAdd            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatAlu            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatCmp            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatCvt            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatDiv            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatMisc            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatMult            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatMultAcc            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatSqrt            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdReduceAdd            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdReduceAlu            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdReduceCmp            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatReduceAdd            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatReduceCmp            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdAes                0                       # Class of executed instruction
system.switch_cpus.op_class::SimdAesMix             0                       # Class of executed instruction
system.switch_cpus.op_class::SimdSha1Hash            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdSha1Hash2            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdSha256Hash            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdSha256Hash2            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdShaSigma2            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdShaSigma3            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdPredAlu            0                       # Class of executed instruction
system.switch_cpus.op_class::MemRead                0                       # Class of executed instruction
system.switch_cpus.op_class::MemWrite               0                       # Class of executed instruction
system.switch_cpus.op_class::FloatMemRead            0                       # Class of executed instruction
system.switch_cpus.op_class::FloatMemWrite            0                       # Class of executed instruction
system.switch_cpus.op_class::IprAccess              0                       # Class of executed instruction
system.switch_cpus.op_class::InstPrefetch            0                       # Class of executed instruction
system.switch_cpus.op_class::total                  0                       # Class of executed instruction
system.switch_cpus_1.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus_1.branchPred.BTBHitPct          nan                       # BTB Hit Percentage
system.switch_cpus_1.branchPred.BTBHits             0                       # Number of BTB hits
system.switch_cpus_1.branchPred.BTBLookups            0                       # Number of BTB lookups
system.switch_cpus_1.branchPred.RASInCorrect           40                       # Number of incorrect RAS predictions.
system.switch_cpus_1.branchPred.condIncorrect      8303938                       # Number of conditional branches incorrect
system.switch_cpus_1.branchPred.condPredicted     85235044                       # Number of conditional branches predicted
system.switch_cpus_1.branchPred.indirectHits     29787654                       # Number of indirect target hits.
system.switch_cpus_1.branchPred.indirectLookups     51418857                       # Number of indirect predictor lookups.
system.switch_cpus_1.branchPred.indirectMisses     21631203                       # Number of indirect misses.
system.switch_cpus_1.branchPred.lookups      92668574                       # Number of BP lookups
system.switch_cpus_1.branchPred.usedRAS       2630970                       # Number of times the RAS was used to get a target.
system.switch_cpus_1.branchPredindirectMispredicted      4789767                       # Number of mispredicted indirect branches.
system.switch_cpus_1.cc_regfile_reads       260639283                       # number of cc regfile reads
system.switch_cpus_1.cc_regfile_writes      227214527                       # number of cc regfile writes
system.switch_cpus_1.commit.amos                    0                       # Number of atomic instructions committed
system.switch_cpus_1.commit.branchMispredicts      8304382                       # The number of times a branch was mispredicted
system.switch_cpus_1.commit.branches         39490398                       # Number of branches committed
system.switch_cpus_1.commit.bw_lim_events     23024712                       # number cycles where commit BW limit reached
system.switch_cpus_1.commit.commitSquashedInsts    334478872                       # The number of squashed insts skipped by commit
system.switch_cpus_1.commit.committedInsts    250000000                       # Number of instructions committed
system.switch_cpus_1.commit.committedOps    421666923                       # Number of ops (including micro ops) committed
system.switch_cpus_1.commit.committed_per_cycle::samples    502713563                       # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::mean     0.838782                       # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::stdev     1.936927                       # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::0    370336812     73.67%     73.67% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::1     54184032     10.78%     84.45% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::2     17415706      3.46%     87.91% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::3     19312410      3.84%     91.75% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::4     10037693      2.00%     93.75% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::5      3001823      0.60%     94.35% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::6      2445959      0.49%     94.83% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::7      2954416      0.59%     95.42% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::8     23024712      4.58%    100.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::total    502713563                       # Number of insts commited each cycle
system.switch_cpus_1.commit.fp_insts                0                       # Number of committed floating point instructions.
system.switch_cpus_1.commit.function_calls      1582586                       # Number of function calls committed.
system.switch_cpus_1.commit.int_insts       421288661                       # Number of committed integer instructions.
system.switch_cpus_1.commit.loads            79739106                       # Number of loads committed
system.switch_cpus_1.commit.membars                 0                       # Number of memory barriers committed
system.switch_cpus_1.commit.op_class_0::No_OpClass       378161      0.09%      0.09% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::IntAlu    318830200     75.61%     75.70% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::IntMult           65      0.00%     75.70% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::IntDiv          135      0.00%     75.70% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatAdd            0      0.00%     75.70% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatCmp            0      0.00%     75.70% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatCvt            0      0.00%     75.70% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatMult            0      0.00%     75.70% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatMultAcc            0      0.00%     75.70% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatDiv            0      0.00%     75.70% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatMisc            0      0.00%     75.70% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatSqrt            0      0.00%     75.70% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdAdd            0      0.00%     75.70% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdAddAcc            0      0.00%     75.70% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdAlu            0      0.00%     75.70% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdCmp            0      0.00%     75.70% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdCvt            0      0.00%     75.70% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdMisc            0      0.00%     75.70% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdMult            0      0.00%     75.70% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdMultAcc            0      0.00%     75.70% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdShift            0      0.00%     75.70% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdShiftAcc            0      0.00%     75.70% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdDiv            0      0.00%     75.70% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdSqrt            0      0.00%     75.70% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatAdd            0      0.00%     75.70% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatAlu            0      0.00%     75.70% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatCmp            0      0.00%     75.70% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatCvt            0      0.00%     75.70% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatDiv            0      0.00%     75.70% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatMisc            0      0.00%     75.70% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatMult            0      0.00%     75.70% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     75.70% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatSqrt            0      0.00%     75.70% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdReduceAdd            0      0.00%     75.70% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdReduceAlu            0      0.00%     75.70% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdReduceCmp            0      0.00%     75.70% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     75.70% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     75.70% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdAes            0      0.00%     75.70% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdAesMix            0      0.00%     75.70% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdSha1Hash            0      0.00%     75.70% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdSha1Hash2            0      0.00%     75.70% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdSha256Hash            0      0.00%     75.70% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdSha256Hash2            0      0.00%     75.70% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdShaSigma2            0      0.00%     75.70% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdShaSigma3            0      0.00%     75.70% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdPredAlu            0      0.00%     75.70% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::MemRead     79739106     18.91%     94.61% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::MemWrite     22719256      5.39%    100.00% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::total    421666923                       # Class of committed instruction
system.switch_cpus_1.commit.refs            102458362                       # Number of memory references committed
system.switch_cpus_1.commit.swp_count               0                       # Number of s/w prefetches committed
system.switch_cpus_1.commit.vec_insts               0                       # Number of committed Vector instructions.
system.switch_cpus_1.committedInsts         250000000                       # Number of Instructions Simulated
system.switch_cpus_1.committedOps           421666923                       # Number of Ops (including micro ops) Simulated
system.switch_cpus_1.cpi                     2.209784                       # CPI: Cycles Per Instruction
system.switch_cpus_1.cpi_total               2.209784                       # CPI: Total CPI of All Threads
system.switch_cpus_1.decode.BlockedCycles    370181062                       # Number of cycles decode is blocked
system.switch_cpus_1.decode.DecodedInsts    875999890                       # Number of instructions handled by decode
system.switch_cpus_1.decode.IdleCycles       50405230                       # Number of cycles decode is idle
system.switch_cpus_1.decode.RunCycles       100169118                       # Number of cycles decode is running
system.switch_cpus_1.decode.SquashCycles      8332112                       # Number of cycles decode is squashing
system.switch_cpus_1.decode.UnblockCycles     23347865                       # Number of cycles decode is unblocking
system.switch_cpus_1.dtb.rdAccesses         115727430                       # TLB accesses on read requests
system.switch_cpus_1.dtb.rdMisses             1247659                       # TLB misses on read requests
system.switch_cpus_1.dtb.wrAccesses          30143932                       # TLB accesses on write requests
system.switch_cpus_1.dtb.wrMisses              362937                       # TLB misses on write requests
system.switch_cpus_1.fetch.Branches          92668574                       # Number of branches that fetch encountered
system.switch_cpus_1.fetch.CacheLines        64206448                       # Number of cache lines fetched
system.switch_cpus_1.fetch.Cycles           474567178                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus_1.fetch.IcacheSquashes      1877432                       # Number of outstanding Icache misses that were squashed
system.switch_cpus_1.fetch.Insts            580255051                       # Number of instructions fetch has processed
system.switch_cpus_1.fetch.MiscStallCycles          443                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus_1.fetch.PendingTrapStallCycles         9066                       # Number of stall cycles due to pending traps
system.switch_cpus_1.fetch.SquashCycles      16664224                       # Number of cycles fetch has spent squashing
system.switch_cpus_1.fetch.branchRate        0.167742                       # Number of branch fetches per cycle
system.switch_cpus_1.fetch.icacheStallCycles     69526605                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus_1.fetch.predictedBranches     32418624                       # Number of branches that fetch has predicted taken
system.switch_cpus_1.fetch.rate              1.050338                       # Number of inst fetches per cycle
system.switch_cpus_1.fetch.rateDist::samples    552435404                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::mean     1.741602                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::stdev     3.061882                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::0      396711905     71.81%     71.81% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::1        8723462      1.58%     73.39% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::2       13107279      2.37%     75.76% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::3        9117726      1.65%     77.41% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::4        8540909      1.55%     78.96% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::5       14209280      2.57%     81.53% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::6        6878513      1.25%     82.78% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::7        7820580      1.42%     84.19% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::8       87325750     15.81%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::total    552435404                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fp_regfile_reads          121561                       # number of floating regfile reads
system.switch_cpus_1.fp_regfile_writes          78657                       # number of floating regfile writes
system.switch_cpus_1.idleCycles                 10533                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus_1.iew.branchMispredicts      9956593                       # Number of branch mispredicts detected at execute
system.switch_cpus_1.iew.exec_branches       52371331                       # Number of branches executed
system.switch_cpus_1.iew.exec_nop                   0                       # number of nop insts executed
system.switch_cpus_1.iew.exec_rate           1.137996                       # Inst execution rate
system.switch_cpus_1.iew.exec_refs          149584469                       # number of memory reference insts executed
system.switch_cpus_1.iew.exec_stores         30140935                       # Number of stores executed
system.switch_cpus_1.iew.exec_swp                   0                       # number of swp insts executed
system.switch_cpus_1.iew.iewBlockCycles      89737039                       # Number of cycles IEW is blocking
system.switch_cpus_1.iew.iewDispLoadInsts    142400266                       # Number of dispatched load instructions
system.switch_cpus_1.iew.iewDispNonSpecInsts            0                       # Number of dispatched non-speculative instructions
system.switch_cpus_1.iew.iewDispSquashedInsts       714898                       # Number of squashed instructions skipped by dispatch
system.switch_cpus_1.iew.iewDispStoreInsts     44435987                       # Number of dispatched store instructions
system.switch_cpus_1.iew.iewDispatchedInsts    756014762                       # Number of instructions dispatched to IQ
system.switch_cpus_1.iew.iewExecLoadInsts    119443534                       # Number of load instructions executed
system.switch_cpus_1.iew.iewExecSquashedInsts     20133136                       # Number of squashed instructions skipped in execute
system.switch_cpus_1.iew.iewExecutedInsts    628681020                       # Number of executed instructions
system.switch_cpus_1.iew.iewIQFullEvents       658156                       # Number of times the IQ has become full, causing a stall
system.switch_cpus_1.iew.iewIdleCycles              0                       # Number of cycles IEW is idle
system.switch_cpus_1.iew.iewLSQFullEvents     54210252                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus_1.iew.iewSquashCycles      8332112                       # Number of cycles IEW is squashing
system.switch_cpus_1.iew.iewUnblockCycles     55457046                       # Number of cycles IEW is unblocking
system.switch_cpus_1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus_1.iew.lsq.thread0.cacheBlocked      1188358                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus_1.iew.lsq.thread0.forwLoads      8242344                       # Number of loads that had data forwarded from stores
system.switch_cpus_1.iew.lsq.thread0.ignoredResponses        43706                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus_1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus_1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus_1.iew.lsq.thread0.memOrderViolation        35113                       # Number of memory ordering violations
system.switch_cpus_1.iew.lsq.thread0.rescheduledLoads        54098                       # Number of loads that were rescheduled
system.switch_cpus_1.iew.lsq.thread0.squashedLoads     62661156                       # Number of loads squashed
system.switch_cpus_1.iew.lsq.thread0.squashedStores     21716730                       # Number of stores squashed
system.switch_cpus_1.iew.memOrderViolationEvents        35113                       # Number of memory order violations
system.switch_cpus_1.iew.predictedNotTakenIncorrect      8891673                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus_1.iew.predictedTakenIncorrect      1064920                       # Number of branches that were predicted taken incorrectly
system.switch_cpus_1.iew.wb_consumers       706835440                       # num instructions consuming a value
system.switch_cpus_1.iew.wb_count           611743453                       # cumulative count of insts written-back
system.switch_cpus_1.iew.wb_fanout           0.666412                       # average fanout of values written-back
system.switch_cpus_1.iew.wb_producers       471043376                       # num instructions producing a value
system.switch_cpus_1.iew.wb_rate             1.107336                       # insts written-back per cycle
system.switch_cpus_1.iew.wb_sent            615736191                       # cumulative count of insts sent to commit
system.switch_cpus_1.int_regfile_reads      980896476                       # number of integer regfile reads
system.switch_cpus_1.int_regfile_writes     530955100                       # number of integer regfile writes
system.switch_cpus_1.ipc                     0.452533                       # IPC: Instructions Per Cycle
system.switch_cpus_1.ipc_total               0.452533                       # IPC: Total IPC of All Threads
system.switch_cpus_1.iq.FU_type_0::No_OpClass      1627712      0.25%      0.25% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::IntAlu    489903613     75.51%     75.76% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::IntMult           80      0.00%     75.76% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::IntDiv          135      0.00%     75.76% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatAdd            0      0.00%     75.76% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatCmp            0      0.00%     75.76% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatCvt         5724      0.00%     75.76% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatMult            0      0.00%     75.76% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatMultAcc            0      0.00%     75.76% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatDiv            0      0.00%     75.76% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatMisc            0      0.00%     75.76% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatSqrt            0      0.00%     75.76% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdAdd            0      0.00%     75.76% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdAddAcc            0      0.00%     75.76% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdAlu            0      0.00%     75.76% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdCmp            0      0.00%     75.76% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdCvt            0      0.00%     75.76% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdMisc       105227      0.02%     75.78% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdMult            0      0.00%     75.78% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdMultAcc            0      0.00%     75.78% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdShift            0      0.00%     75.78% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdShiftAcc            0      0.00%     75.78% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdDiv            0      0.00%     75.78% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdSqrt            0      0.00%     75.78% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatAdd            0      0.00%     75.78% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatAlu            0      0.00%     75.78% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatCmp            0      0.00%     75.78% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatCvt        40015      0.01%     75.78% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatDiv            0      0.00%     75.78% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatMisc            0      0.00%     75.78% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatMult            0      0.00%     75.78% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     75.78% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     75.78% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdReduceAdd            0      0.00%     75.78% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdReduceAlu            0      0.00%     75.78% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdReduceCmp            0      0.00%     75.78% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     75.78% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     75.78% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdAes            0      0.00%     75.78% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdAesMix            0      0.00%     75.78% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdSha1Hash            0      0.00%     75.78% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdSha1Hash2            0      0.00%     75.78% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdSha256Hash            0      0.00%     75.78% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     75.78% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdShaSigma2            0      0.00%     75.78% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdShaSigma3            0      0.00%     75.78% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdPredAlu            0      0.00%     75.78% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::MemRead    125360199     19.32%     95.10% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::MemWrite     31771451      4.90%    100.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatMemRead            0      0.00%    100.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatMemWrite            0      0.00%    100.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::total    648814156                       # Type of FU issued
system.switch_cpus_1.iq.fp_alu_accesses        150968                       # Number of floating point alu accesses
system.switch_cpus_1.iq.fp_inst_queue_reads       305417                       # Number of floating instruction queue reads
system.switch_cpus_1.iq.fp_inst_queue_wakeup_accesses        84089                       # Number of floating instruction queue wakeup accesses
system.switch_cpus_1.iq.fp_inst_queue_writes       809428                       # Number of floating instruction queue writes
system.switch_cpus_1.iq.fu_busy_cnt           6402225                       # FU busy when requested
system.switch_cpus_1.iq.fu_busy_rate         0.009868                       # FU busy rate (busy events/executed inst)
system.switch_cpus_1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::IntAlu       4509756     70.44%     70.44% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::IntMult            0      0.00%     70.44% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::IntDiv             0      0.00%     70.44% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatAdd            0      0.00%     70.44% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatCmp            0      0.00%     70.44% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatCvt            2      0.00%     70.44% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatMult            0      0.00%     70.44% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatMultAcc            0      0.00%     70.44% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatDiv            0      0.00%     70.44% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatMisc            0      0.00%     70.44% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatSqrt            0      0.00%     70.44% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdAdd            0      0.00%     70.44% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdAddAcc            0      0.00%     70.44% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdAlu            0      0.00%     70.44% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdCmp            0      0.00%     70.44% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdCvt            0      0.00%     70.44% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdMisc            0      0.00%     70.44% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdMult            0      0.00%     70.44% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdMultAcc            0      0.00%     70.44% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdShift            0      0.00%     70.44% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdShiftAcc            0      0.00%     70.44% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdDiv            0      0.00%     70.44% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdSqrt            0      0.00%     70.44% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatAdd            0      0.00%     70.44% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatAlu            0      0.00%     70.44% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatCmp            0      0.00%     70.44% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatCvt            0      0.00%     70.44% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatDiv            0      0.00%     70.44% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatMisc            0      0.00%     70.44% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatMult            0      0.00%     70.44% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatMultAcc            0      0.00%     70.44% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatSqrt            0      0.00%     70.44% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdReduceAdd            0      0.00%     70.44% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdReduceAlu            0      0.00%     70.44% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdReduceCmp            0      0.00%     70.44% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     70.44% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     70.44% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdAes            0      0.00%     70.44% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdAesMix            0      0.00%     70.44% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdSha1Hash            0      0.00%     70.44% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdSha1Hash2            0      0.00%     70.44% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdSha256Hash            0      0.00%     70.44% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdSha256Hash2            0      0.00%     70.44% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdShaSigma2            0      0.00%     70.44% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdShaSigma3            0      0.00%     70.44% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdPredAlu            0      0.00%     70.44% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::MemRead      1863355     29.10%     99.55% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::MemWrite        29112      0.45%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatMemRead            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.int_alu_accesses    653437701                       # Number of integer alu accesses
system.switch_cpus_1.iq.int_inst_queue_reads   1857688886                       # Number of integer instruction queue reads
system.switch_cpus_1.iq.int_inst_queue_wakeup_accesses    611659364                       # Number of integer instruction queue wakeup accesses
system.switch_cpus_1.iq.int_inst_queue_writes   1089586129                       # Number of integer instruction queue writes
system.switch_cpus_1.iq.iqInstsAdded        756014762                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus_1.iq.iqInstsIssued       648814156                       # Number of instructions issued
system.switch_cpus_1.iq.iqSquashedInstsExamined    334347825                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus_1.iq.iqSquashedInstsIssued      1528362                       # Number of squashed instructions issued
system.switch_cpus_1.iq.iqSquashedOperandsExamined    478837569                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus_1.iq.issued_per_cycle::samples    552435404                       # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::mean     1.174462                       # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::stdev     1.951234                       # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::0    352467788     63.80%     63.80% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::1     48410225      8.76%     72.57% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::2     39956633      7.23%     79.80% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::3     30012459      5.43%     85.23% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::4     27217194      4.93%     90.16% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::5     22826084      4.13%     94.29% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::6     17767998      3.22%     97.51% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::7      9370080      1.70%     99.20% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::8      4406943      0.80%    100.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::total    552435404                       # Number of insts issued each cycle
system.switch_cpus_1.iq.rate                 1.174439                       # Inst issue rate
system.switch_cpus_1.iq.vec_alu_accesses            0                       # Number of vector alu accesses
system.switch_cpus_1.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus_1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus_1.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus_1.itb.rdAccesses                 0                       # TLB accesses on read requests
system.switch_cpus_1.itb.rdMisses                   0                       # TLB misses on read requests
system.switch_cpus_1.itb.wrAccesses          64207072                       # TLB accesses on write requests
system.switch_cpus_1.itb.wrMisses                 638                       # TLB misses on write requests
system.switch_cpus_1.memDep0.conflictingLoads     21044550                       # Number of conflicting loads.
system.switch_cpus_1.memDep0.conflictingStores     13821712                       # Number of conflicting stores.
system.switch_cpus_1.memDep0.insertedLoads    142400266                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus_1.memDep0.insertedStores     44435987                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus_1.misc_regfile_reads     269278499                       # number of misc regfile reads
system.switch_cpus_1.numCycles              552445937                       # number of cpu cycles simulated
system.switch_cpus_1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus_1.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus_1.rename.BlockCycles     229740803                       # Number of cycles rename is blocking
system.switch_cpus_1.rename.CommittedMaps    530265430                       # Number of HB maps that are committed
system.switch_cpus_1.rename.IQFullEvents     36146991                       # Number of times rename has blocked due to IQ full
system.switch_cpus_1.rename.IdleCycles       62462277                       # Number of cycles rename is idle
system.switch_cpus_1.rename.LQFullEvents     23230668                       # Number of times rename has blocked due to LQ full
system.switch_cpus_1.rename.ROBFullEvents      4945353                       # Number of times rename has blocked due to ROB full
system.switch_cpus_1.rename.RenameLookups   2145637122                       # Number of register rename lookups that rename has made
system.switch_cpus_1.rename.RenamedInsts    832878232                       # Number of instructions processed by rename
system.switch_cpus_1.rename.RenamedOperands   1008833586                       # Number of destination operands rename has renamed
system.switch_cpus_1.rename.RunCycles       109244979                       # Number of cycles rename is running
system.switch_cpus_1.rename.SQFullEvents     78520426                       # Number of times rename has blocked due to SQ full
system.switch_cpus_1.rename.SquashCycles      8332112                       # Number of cycles rename is squashing
system.switch_cpus_1.rename.UnblockCycles    142655217                       # Number of cycles rename is unblocking
system.switch_cpus_1.rename.UndoneMaps      478568145                       # Number of HB maps that are undone due to squashing
system.switch_cpus_1.rename.fp_rename_lookups      2251849                       # Number of floating rename lookups
system.switch_cpus_1.rename.int_rename_lookups   1381012097                       # Number of integer rename lookups
system.switch_cpus_1.rename.serializeStallCycles            0                       # count of cycles rename stalled for serializing inst
system.switch_cpus_1.rename.serializingInsts            0                       # count of serializing insts renamed
system.switch_cpus_1.rename.skidInsts       110780352                       # count of insts added to the skid buffer
system.switch_cpus_1.rename.tempSerializingInsts            0                       # count of temporary serializing insts renamed
system.switch_cpus_1.rob.rob_reads         1235834646                       # The number of ROB reads
system.switch_cpus_1.rob.rob_writes        1562720625                       # The number of ROB writes
system.switch_cpus_1.timesIdled                    90                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      4651014                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops       569528                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      9173627                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops         569528                       # Total number of snoops made to the snoop filter.
system.tol3bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol3bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol3bus.snoop_filter.hit_single_requests      4009150                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol3bus.snoop_filter.hit_single_snoops       660266                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol3bus.snoop_filter.tot_requests      7988972                       # Total number of requests made to the snoop filter.
system.tol3bus.snoop_filter.tot_snoops         660266                       # Total number of snoops made to the snoop filter.
system.membus.trans_dist::ReadResp            1811233                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       600658                       # Transaction distribution
system.membus.trans_dist::CleanEvict          1769713                       # Transaction distribution
system.membus.trans_dist::UpgradeReq              265                       # Transaction distribution
system.membus.trans_dist::ReadExReq            558781                       # Transaction distribution
system.membus.trans_dist::ReadExResp           558781                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       1811233                       # Transaction distribution
system.membus.pkt_count_system.l3.mem_side::system.mem_ctrls.port      7110664                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l3.mem_side::total      7110664                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                7110664                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l3.mem_side::system.mem_ctrls.port    190123008                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l3.mem_side::total    190123008                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               190123008                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           2370279                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 2370279    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             2370279                       # Request fanout histogram
system.membus.reqLayer2.occupancy          7780865000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               2.8                       # Layer utilization (%)
system.membus.respLayer1.occupancy        12852167500                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              4.7                       # Layer utilization (%)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 1427116490500                       # Cumulative time (in ticks) in various power states
system.switch_cpus_1.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 1427116490500                       # Cumulative time (in ticks) in various power states
system.switch_cpus_1.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 1427116490500                       # Cumulative time (in ticks) in various power states
system.switch_cpus_1.power_state.pwrStateResidencyTicks::OFF 1427116490500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 1427116490500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 1427116490500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.power_state.numTransitions            1                       # Number of power state transitions
system.switch_cpus.power_state.pwrStateResidencyTicks::OFF 1427116490500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp           3703237                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      1573962                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          177                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         4234939                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq          128401                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp         128401                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           819376                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          819376                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq       3703237                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side          531                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side     13824110                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              13824641                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        22656                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side    350085440                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              350108096                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                         1286465                       # Total snoops (count)
system.tol2bus.snoopTraffic                  40084032                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          5937479                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.095921                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.294483                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                5367951     90.41%     90.41% # Request fanout histogram
system.tol2bus.snoop_fanout::1                 569528      9.59%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            5937479                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         5534639500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              2.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        6847854500                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             2.5                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy            265500                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED 1427116490500                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.demand_hits::.switch_cpus_1.inst           18                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus_1.data       542773                       # number of demand (read+write) hits
system.l2.demand_hits::total                   542791                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus_1.inst           18                       # number of overall hits
system.l2.overall_hits::.switch_cpus_1.data       542773                       # number of overall hits
system.l2.overall_hits::total                  542791                       # number of overall hits
system.l2.demand_misses::.switch_cpus_1.inst          159                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus_1.data      3979663                       # number of demand (read+write) misses
system.l2.demand_misses::total                3979822                       # number of demand (read+write) misses
system.l2.overall_misses::.switch_cpus_1.inst          159                       # number of overall misses
system.l2.overall_misses::.switch_cpus_1.data      3979663                       # number of overall misses
system.l2.overall_misses::total               3979822                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus_1.inst     14997500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus_1.data 295776741500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     295791739000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus_1.inst     14997500                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus_1.data 295776741500                       # number of overall miss cycles
system.l2.overall_miss_latency::total    295791739000                       # number of overall miss cycles
system.l2.demand_accesses::.switch_cpus_1.inst          177                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus_1.data      4522436                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              4522613                       # number of demand (read+write) accesses
system.l2.overall_accesses::.switch_cpus_1.inst          177                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus_1.data      4522436                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             4522613                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.switch_cpus_1.inst     0.898305                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus_1.data     0.879982                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.879983                       # miss rate for demand accesses
system.l2.overall_miss_rate::.switch_cpus_1.inst     0.898305                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus_1.data     0.879982                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.879983                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus_1.inst 94323.899371                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus_1.data 74322.057295                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 74322.856399                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus_1.inst 94323.899371                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus_1.data 74322.057295                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 74322.856399                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks              626304                       # number of writebacks
system.l2.writebacks::total                    626304                       # number of writebacks
system.l2.demand_mshr_misses::.switch_cpus_1.inst          159                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus_1.data      3979663                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           3979822                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.switch_cpus_1.inst          159                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus_1.data      3979663                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          3979822                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus_1.inst     13407500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus_1.data 255980111500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 255993519000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus_1.inst     13407500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus_1.data 255980111500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 255993519000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus_1.inst     0.898305                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus_1.data     0.879982                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.879983                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.switch_cpus_1.inst     0.898305                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus_1.data     0.879982                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.879983                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus_1.inst 84323.899371                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus_1.data 64322.057295                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 64322.856399                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus_1.inst 84323.899371                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus_1.data 64322.057295                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 64322.856399                       # average overall mshr miss latency
system.l2.replacements                         626463                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       947649                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           947649                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       947649                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       947649                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks          177                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              177                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks          177                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          177                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks      3353783                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total       3353783                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.UpgradeReq_hits::.switch_cpus_1.data        99497                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                99497                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.switch_cpus_1.data        28904                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total              28904                       # number of UpgradeReq misses
system.l2.UpgradeReq_accesses::.switch_cpus_1.data       128401                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total           128401                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.switch_cpus_1.data     0.225107                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.225107                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_misses::.switch_cpus_1.data        28904                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total         28904                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.switch_cpus_1.data    482912500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total    482912500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.switch_cpus_1.data     0.225107                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.225107                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.switch_cpus_1.data 16707.462635                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 16707.462635                       # average UpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.switch_cpus_1.data       221916                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                221916                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.switch_cpus_1.data       597460                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              597460                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus_1.data  61254378500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   61254378500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.switch_cpus_1.data       819376                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            819376                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.switch_cpus_1.data     0.729165                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.729165                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus_1.data 102524.651860                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 102524.651860                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.switch_cpus_1.data       597460                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         597460                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus_1.data  55279778500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  55279778500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus_1.data     0.729165                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.729165                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus_1.data 92524.651860                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 92524.651860                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.switch_cpus_1.inst           18                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.switch_cpus_1.data       320857                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total             320875                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.switch_cpus_1.inst          159                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.switch_cpus_1.data      3382203                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total          3382362                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.switch_cpus_1.inst     14997500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.switch_cpus_1.data 234522363000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total 234537360500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.switch_cpus_1.inst          177                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.switch_cpus_1.data      3703060                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total        3703237                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.switch_cpus_1.inst     0.898305                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.switch_cpus_1.data     0.913354                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.913353                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus_1.inst 94323.899371                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus_1.data 69340.120330                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 69341.294782                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.switch_cpus_1.inst          159                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.switch_cpus_1.data      3382203                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total      3382362                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus_1.inst     13407500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus_1.data 200700333000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total 200713740500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus_1.inst     0.898305                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus_1.data     0.913354                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.913353                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus_1.inst 84323.899371                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus_1.data 59340.120330                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 59341.294782                       # average ReadCleanReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED 1427116490500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  4065.325106                       # Cycle average of tags in use
system.l2.tags.total_refs                     1816237                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    951914                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.907984                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks    4065.325106                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.992511                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.992511                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          4020                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           11                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           41                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          212                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         3701                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4           55                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.981445                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  74336842                       # Number of tag accesses
system.l2.tags.data_accesses                 74336842                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1427116490500                       # Cumulative time (in ticks) in various power states
system.l3.demand_hits::.switch_cpus_1.data      1609808                       # number of demand (read+write) hits
system.l3.demand_hits::total                  1609808                       # number of demand (read+write) hits
system.l3.overall_hits::.switch_cpus_1.data      1609808                       # number of overall hits
system.l3.overall_hits::total                 1609808                       # number of overall hits
system.l3.demand_misses::.switch_cpus_1.inst          159                       # number of demand (read+write) misses
system.l3.demand_misses::.switch_cpus_1.data      2369855                       # number of demand (read+write) misses
system.l3.demand_misses::total                2370014                       # number of demand (read+write) misses
system.l3.overall_misses::.switch_cpus_1.inst          159                       # number of overall misses
system.l3.overall_misses::.switch_cpus_1.data      2369855                       # number of overall misses
system.l3.overall_misses::total               2370014                       # number of overall misses
system.l3.demand_miss_latency::.switch_cpus_1.inst     12453000                       # number of demand (read+write) miss cycles
system.l3.demand_miss_latency::.switch_cpus_1.data 211888824500                       # number of demand (read+write) miss cycles
system.l3.demand_miss_latency::total     211901277500                       # number of demand (read+write) miss cycles
system.l3.overall_miss_latency::.switch_cpus_1.inst     12453000                       # number of overall miss cycles
system.l3.overall_miss_latency::.switch_cpus_1.data 211888824500                       # number of overall miss cycles
system.l3.overall_miss_latency::total    211901277500                       # number of overall miss cycles
system.l3.demand_accesses::.switch_cpus_1.inst          159                       # number of demand (read+write) accesses
system.l3.demand_accesses::.switch_cpus_1.data      3979663                       # number of demand (read+write) accesses
system.l3.demand_accesses::total              3979822                       # number of demand (read+write) accesses
system.l3.overall_accesses::.switch_cpus_1.inst          159                       # number of overall (read+write) accesses
system.l3.overall_accesses::.switch_cpus_1.data      3979663                       # number of overall (read+write) accesses
system.l3.overall_accesses::total             3979822                       # number of overall (read+write) accesses
system.l3.demand_miss_rate::.switch_cpus_1.inst            1                       # miss rate for demand accesses
system.l3.demand_miss_rate::.switch_cpus_1.data     0.595491                       # miss rate for demand accesses
system.l3.demand_miss_rate::total            0.595508                       # miss rate for demand accesses
system.l3.overall_miss_rate::.switch_cpus_1.inst            1                       # miss rate for overall accesses
system.l3.overall_miss_rate::.switch_cpus_1.data     0.595491                       # miss rate for overall accesses
system.l3.overall_miss_rate::total           0.595508                       # miss rate for overall accesses
system.l3.demand_avg_miss_latency::.switch_cpus_1.inst 78320.754717                       # average overall miss latency
system.l3.demand_avg_miss_latency::.switch_cpus_1.data 89410.037534                       # average overall miss latency
system.l3.demand_avg_miss_latency::total 89409.293574                       # average overall miss latency
system.l3.overall_avg_miss_latency::.switch_cpus_1.inst 78320.754717                       # average overall miss latency
system.l3.overall_avg_miss_latency::.switch_cpus_1.data 89410.037534                       # average overall miss latency
system.l3.overall_avg_miss_latency::total 89409.293574                       # average overall miss latency
system.l3.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l3.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l3.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l3.blocked::no_targets                       0                       # number of cycles access was blocked
system.l3.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l3.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l3.writebacks::.writebacks              600658                       # number of writebacks
system.l3.writebacks::total                    600658                       # number of writebacks
system.l3.demand_mshr_misses::.switch_cpus_1.inst          159                       # number of demand (read+write) MSHR misses
system.l3.demand_mshr_misses::.switch_cpus_1.data      2369855                       # number of demand (read+write) MSHR misses
system.l3.demand_mshr_misses::total           2370014                       # number of demand (read+write) MSHR misses
system.l3.overall_mshr_misses::.switch_cpus_1.inst          159                       # number of overall MSHR misses
system.l3.overall_mshr_misses::.switch_cpus_1.data      2369855                       # number of overall MSHR misses
system.l3.overall_mshr_misses::total          2370014                       # number of overall MSHR misses
system.l3.demand_mshr_miss_latency::.switch_cpus_1.inst     10863000                       # number of demand (read+write) MSHR miss cycles
system.l3.demand_mshr_miss_latency::.switch_cpus_1.data 188190274500                       # number of demand (read+write) MSHR miss cycles
system.l3.demand_mshr_miss_latency::total 188201137500                       # number of demand (read+write) MSHR miss cycles
system.l3.overall_mshr_miss_latency::.switch_cpus_1.inst     10863000                       # number of overall MSHR miss cycles
system.l3.overall_mshr_miss_latency::.switch_cpus_1.data 188190274500                       # number of overall MSHR miss cycles
system.l3.overall_mshr_miss_latency::total 188201137500                       # number of overall MSHR miss cycles
system.l3.demand_mshr_miss_rate::.switch_cpus_1.inst            1                       # mshr miss rate for demand accesses
system.l3.demand_mshr_miss_rate::.switch_cpus_1.data     0.595491                       # mshr miss rate for demand accesses
system.l3.demand_mshr_miss_rate::total       0.595508                       # mshr miss rate for demand accesses
system.l3.overall_mshr_miss_rate::.switch_cpus_1.inst            1                       # mshr miss rate for overall accesses
system.l3.overall_mshr_miss_rate::.switch_cpus_1.data     0.595491                       # mshr miss rate for overall accesses
system.l3.overall_mshr_miss_rate::total      0.595508                       # mshr miss rate for overall accesses
system.l3.demand_avg_mshr_miss_latency::.switch_cpus_1.inst 68320.754717                       # average overall mshr miss latency
system.l3.demand_avg_mshr_miss_latency::.switch_cpus_1.data 79410.037534                       # average overall mshr miss latency
system.l3.demand_avg_mshr_miss_latency::total 79409.293574                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::.switch_cpus_1.inst 68320.754717                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::.switch_cpus_1.data 79410.037534                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::total 79409.293574                       # average overall mshr miss latency
system.l3.replacements                        2954534                       # number of replacements
system.l3.WritebackDirty_hits::.writebacks       626304                       # number of WritebackDirty hits
system.l3.WritebackDirty_hits::total           626304                       # number of WritebackDirty hits
system.l3.WritebackDirty_accesses::.writebacks       626304                       # number of WritebackDirty accesses(hits+misses)
system.l3.WritebackDirty_accesses::total       626304                       # number of WritebackDirty accesses(hits+misses)
system.l3.CleanEvict_mshr_misses::.writebacks        76094                       # number of CleanEvict MSHR misses
system.l3.CleanEvict_mshr_misses::total         76094                       # number of CleanEvict MSHR misses
system.l3.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l3.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l3.UpgradeReq_hits::.switch_cpus_1.data        28639                       # number of UpgradeReq hits
system.l3.UpgradeReq_hits::total                28639                       # number of UpgradeReq hits
system.l3.UpgradeReq_misses::.switch_cpus_1.data          265                       # number of UpgradeReq misses
system.l3.UpgradeReq_misses::total                265                       # number of UpgradeReq misses
system.l3.UpgradeReq_accesses::.switch_cpus_1.data        28904                       # number of UpgradeReq accesses(hits+misses)
system.l3.UpgradeReq_accesses::total            28904                       # number of UpgradeReq accesses(hits+misses)
system.l3.UpgradeReq_miss_rate::.switch_cpus_1.data     0.009168                       # miss rate for UpgradeReq accesses
system.l3.UpgradeReq_miss_rate::total        0.009168                       # miss rate for UpgradeReq accesses
system.l3.UpgradeReq_mshr_misses::.switch_cpus_1.data          265                       # number of UpgradeReq MSHR misses
system.l3.UpgradeReq_mshr_misses::total           265                       # number of UpgradeReq MSHR misses
system.l3.UpgradeReq_mshr_miss_latency::.switch_cpus_1.data      5092000                       # number of UpgradeReq MSHR miss cycles
system.l3.UpgradeReq_mshr_miss_latency::total      5092000                       # number of UpgradeReq MSHR miss cycles
system.l3.UpgradeReq_mshr_miss_rate::.switch_cpus_1.data     0.009168                       # mshr miss rate for UpgradeReq accesses
system.l3.UpgradeReq_mshr_miss_rate::total     0.009168                       # mshr miss rate for UpgradeReq accesses
system.l3.UpgradeReq_avg_mshr_miss_latency::.switch_cpus_1.data 19215.094340                       # average UpgradeReq mshr miss latency
system.l3.UpgradeReq_avg_mshr_miss_latency::total 19215.094340                       # average UpgradeReq mshr miss latency
system.l3.ReadExReq_hits::.switch_cpus_1.data        38679                       # number of ReadExReq hits
system.l3.ReadExReq_hits::total                 38679                       # number of ReadExReq hits
system.l3.ReadExReq_misses::.switch_cpus_1.data       558781                       # number of ReadExReq misses
system.l3.ReadExReq_misses::total              558781                       # number of ReadExReq misses
system.l3.ReadExReq_miss_latency::.switch_cpus_1.data  51208896500                       # number of ReadExReq miss cycles
system.l3.ReadExReq_miss_latency::total   51208896500                       # number of ReadExReq miss cycles
system.l3.ReadExReq_accesses::.switch_cpus_1.data       597460                       # number of ReadExReq accesses(hits+misses)
system.l3.ReadExReq_accesses::total            597460                       # number of ReadExReq accesses(hits+misses)
system.l3.ReadExReq_miss_rate::.switch_cpus_1.data     0.935261                       # miss rate for ReadExReq accesses
system.l3.ReadExReq_miss_rate::total         0.935261                       # miss rate for ReadExReq accesses
system.l3.ReadExReq_avg_miss_latency::.switch_cpus_1.data 91643.947271                       # average ReadExReq miss latency
system.l3.ReadExReq_avg_miss_latency::total 91643.947271                       # average ReadExReq miss latency
system.l3.ReadExReq_mshr_misses::.switch_cpus_1.data       558781                       # number of ReadExReq MSHR misses
system.l3.ReadExReq_mshr_misses::total         558781                       # number of ReadExReq MSHR misses
system.l3.ReadExReq_mshr_miss_latency::.switch_cpus_1.data  45621086500                       # number of ReadExReq MSHR miss cycles
system.l3.ReadExReq_mshr_miss_latency::total  45621086500                       # number of ReadExReq MSHR miss cycles
system.l3.ReadExReq_mshr_miss_rate::.switch_cpus_1.data     0.935261                       # mshr miss rate for ReadExReq accesses
system.l3.ReadExReq_mshr_miss_rate::total     0.935261                       # mshr miss rate for ReadExReq accesses
system.l3.ReadExReq_avg_mshr_miss_latency::.switch_cpus_1.data 81643.947271                       # average ReadExReq mshr miss latency
system.l3.ReadExReq_avg_mshr_miss_latency::total 81643.947271                       # average ReadExReq mshr miss latency
system.l3.ReadCleanReq_hits::.switch_cpus_1.data      1571129                       # number of ReadCleanReq hits
system.l3.ReadCleanReq_hits::total            1571129                       # number of ReadCleanReq hits
system.l3.ReadCleanReq_misses::.switch_cpus_1.inst          159                       # number of ReadCleanReq misses
system.l3.ReadCleanReq_misses::.switch_cpus_1.data      1811074                       # number of ReadCleanReq misses
system.l3.ReadCleanReq_misses::total          1811233                       # number of ReadCleanReq misses
system.l3.ReadCleanReq_miss_latency::.switch_cpus_1.inst     12453000                       # number of ReadCleanReq miss cycles
system.l3.ReadCleanReq_miss_latency::.switch_cpus_1.data 160679928000                       # number of ReadCleanReq miss cycles
system.l3.ReadCleanReq_miss_latency::total 160692381000                       # number of ReadCleanReq miss cycles
system.l3.ReadCleanReq_accesses::.switch_cpus_1.inst          159                       # number of ReadCleanReq accesses(hits+misses)
system.l3.ReadCleanReq_accesses::.switch_cpus_1.data      3382203                       # number of ReadCleanReq accesses(hits+misses)
system.l3.ReadCleanReq_accesses::total        3382362                       # number of ReadCleanReq accesses(hits+misses)
system.l3.ReadCleanReq_miss_rate::.switch_cpus_1.inst            1                       # miss rate for ReadCleanReq accesses
system.l3.ReadCleanReq_miss_rate::.switch_cpus_1.data     0.535472                       # miss rate for ReadCleanReq accesses
system.l3.ReadCleanReq_miss_rate::total      0.535494                       # miss rate for ReadCleanReq accesses
system.l3.ReadCleanReq_avg_miss_latency::.switch_cpus_1.inst 78320.754717                       # average ReadCleanReq miss latency
system.l3.ReadCleanReq_avg_miss_latency::.switch_cpus_1.data 88720.796610                       # average ReadCleanReq miss latency
system.l3.ReadCleanReq_avg_miss_latency::total 88719.883637                       # average ReadCleanReq miss latency
system.l3.ReadCleanReq_mshr_misses::.switch_cpus_1.inst          159                       # number of ReadCleanReq MSHR misses
system.l3.ReadCleanReq_mshr_misses::.switch_cpus_1.data      1811074                       # number of ReadCleanReq MSHR misses
system.l3.ReadCleanReq_mshr_misses::total      1811233                       # number of ReadCleanReq MSHR misses
system.l3.ReadCleanReq_mshr_miss_latency::.switch_cpus_1.inst     10863000                       # number of ReadCleanReq MSHR miss cycles
system.l3.ReadCleanReq_mshr_miss_latency::.switch_cpus_1.data 142569188000                       # number of ReadCleanReq MSHR miss cycles
system.l3.ReadCleanReq_mshr_miss_latency::total 142580051000                       # number of ReadCleanReq MSHR miss cycles
system.l3.ReadCleanReq_mshr_miss_rate::.switch_cpus_1.inst            1                       # mshr miss rate for ReadCleanReq accesses
system.l3.ReadCleanReq_mshr_miss_rate::.switch_cpus_1.data     0.535472                       # mshr miss rate for ReadCleanReq accesses
system.l3.ReadCleanReq_mshr_miss_rate::total     0.535494                       # mshr miss rate for ReadCleanReq accesses
system.l3.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus_1.inst 68320.754717                       # average ReadCleanReq mshr miss latency
system.l3.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus_1.data 78720.796610                       # average ReadCleanReq mshr miss latency
system.l3.ReadCleanReq_avg_mshr_miss_latency::total 78719.883637                       # average ReadCleanReq mshr miss latency
system.l3.power_state.pwrStateResidencyTicks::UNDEFINED 1427116490500                       # Cumulative time (in ticks) in various power states
system.l3.tags.tagsinuse                         4096                       # Cycle average of tags in use
system.l3.tags.total_refs                     7930819                       # Total number of references to valid blocks.
system.l3.tags.sampled_refs                   2958630                       # Sample count of references to valid blocks.
system.l3.tags.avg_refs                      2.680571                       # Average number of references to valid blocks.
system.l3.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l3.tags.occ_blocks::.writebacks     263.805401                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::.switch_cpus.data     6.588139                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::.switch_cpus_1.inst     0.357141                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::.switch_cpus_1.data  3825.249320                       # Average occupied blocks per requestor
system.l3.tags.occ_percent::.writebacks      0.064406                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::.switch_cpus.data     0.001608                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::.switch_cpus_1.inst     0.000087                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::.switch_cpus_1.data     0.933899                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::total                   1                       # Average percentage of cache occupancy
system.l3.tags.occ_task_id_blocks::1024          4096                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::0            5                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::1           29                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::2          127                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::3         3162                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::4          773                       # Occupied blocks per task id
system.l3.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l3.tags.tag_accesses                 130778086                       # Number of tag accesses
system.l3.tags.data_accesses                130778086                       # Number of data accesses
system.l3.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1427116490500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.tol3bus.trans_dist::ReadResp           3382362                       # Transaction distribution
system.tol3bus.trans_dist::WritebackDirty      1226962                       # Transaction distribution
system.tol3bus.trans_dist::CleanEvict         5707818                       # Transaction distribution
system.tol3bus.trans_dist::UpgradeReq           28904                       # Transaction distribution
system.tol3bus.trans_dist::UpgradeResp          28904                       # Transaction distribution
system.tol3bus.trans_dist::ReadExReq           597460                       # Transaction distribution
system.tol3bus.trans_dist::ReadExResp          597460                       # Transaction distribution
system.tol3bus.trans_dist::ReadCleanReq       3382362                       # Transaction distribution
system.tol3bus.pkt_count_system.l2.mem_side::system.l3.cpu_side     11997698                       # Packet count per connected master and slave (bytes)
system.tol3bus.pkt_size_system.l2.mem_side::system.l3.cpu_side    294792064                       # Cumulative packet size per connected master and slave (bytes)
system.tol3bus.snoops                         2954534                       # Total snoops (count)
system.tol3bus.snoopTraffic                  38442112                       # Total snoop traffic (bytes)
system.tol3bus.snoop_fanout::samples          6963260                       # Request fanout histogram
system.tol3bus.snoop_fanout::mean            0.094821                       # Request fanout histogram
system.tol3bus.snoop_fanout::stdev           0.292968                       # Request fanout histogram
system.tol3bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol3bus.snoop_fanout::0                6302994     90.52%     90.52% # Request fanout histogram
system.tol3bus.snoop_fanout::1                 660266      9.48%    100.00% # Request fanout histogram
system.tol3bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol3bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol3bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol3bus.snoop_fanout::total            6963260                       # Request fanout histogram
system.tol3bus.reqLayer0.occupancy         4620790000                       # Layer occupancy (ticks)
system.tol3bus.reqLayer0.utilization              1.7                       # Layer utilization (%)
system.tol3bus.respLayer0.occupancy        5984185000                       # Layer occupancy (ticks)
system.tol3bus.respLayer0.utilization             2.2                       # Layer utilization (%)
system.tol3bus.power_state.pwrStateResidencyTicks::UNDEFINED 1427116490500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.switch_cpus_1.inst        10176                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus_1.data    151670720                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          151680896                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.switch_cpus_1.inst        10176                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         10176                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks     38442112                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        38442112                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.switch_cpus_1.inst          159                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus_1.data      2369855                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             2370014                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks       600658                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             600658                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.switch_cpus_1.inst        36840                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus_1.data    549088009                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             549124849                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.switch_cpus_1.inst        36840                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total            36840                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      139170584                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            139170584                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      139170584                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus_1.inst        36840                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus_1.data    549088009                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            688295433                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    600658.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus_1.inst::samples       159.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus_1.data::samples   2367362.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.027610344500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        35844                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        35844                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             5172956                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             565671                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     2370014                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     600658                       # Number of write requests accepted
system.mem_ctrls.readBursts                   2370014                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   600658                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                   2493                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            136731                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            142309                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            153633                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            152312                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            149855                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            149312                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            149258                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            151465                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            151232                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            145420                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           149211                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           149713                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           142407                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           148648                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           149629                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           146386                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             37072                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             39052                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             38626                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             38027                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             37530                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             38028                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             37163                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             38304                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             38231                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             37096                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            38511                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            38583                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            35562                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            36056                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            35934                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            36851                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.32                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.21                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                  45987495250                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                11837605000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             90378514000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     19424.32                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                38174.32                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  1129760                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  139186                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 47.72                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                23.17                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               2370014                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               600658                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 1545421                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  507775                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                  235712                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                   78609                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   9350                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  10666                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  29033                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  35895                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  37433                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  37694                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  37801                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  38132                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  37541                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  36806                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  36459                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  36455                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  36411                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  36434                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  36434                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  35972                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  36044                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  35871                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                    150                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                     37                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                     13                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      1699201                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    111.794548                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean    86.741770                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   133.934663                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127      1219204     71.75%     71.75% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       356585     20.99%     92.74% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        55934      3.29%     96.03% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        21779      1.28%     97.31% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        13117      0.77%     98.08% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         7041      0.41%     98.50% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         4708      0.28%     98.77% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         3636      0.21%     98.99% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        17197      1.01%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      1699201                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        35844                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      66.050552                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    413.594638                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-2047        35764     99.78%     99.78% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-4095           55      0.15%     99.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-6143           11      0.03%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::6144-8191            5      0.01%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::8192-10239            2      0.01%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::10240-12287            2      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::12288-14335            3      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::40960-43007            2      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         35844                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        35844                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.756668                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.714876                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.223208                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            24633     68.72%     68.72% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17             1006      2.81%     71.53% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             5544     15.47%     87.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19             3936     10.98%     97.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20              566      1.58%     99.56% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21              103      0.29%     99.84% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22               28      0.08%     99.92% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23                9      0.03%     99.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24                5      0.01%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25                2      0.01%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26                2      0.01%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::27                3      0.01%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::28                1      0.00%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::29                3      0.01%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::31                1      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::33                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         35844                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              151521344                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                  159552                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                38440064                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               151680896                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             38442112                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       548.55                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       139.16                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    549.12                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    139.17                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         5.37                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     4.29                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.09                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  276225474500                       # Total gap between requests
system.mem_ctrls.avgGap                      92984.17                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.switch_cpus_1.inst        10176                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus_1.data    151511168                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks     38440064                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.switch_cpus_1.inst 36839.803894838122                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus_1.data 548510388.855923056602                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 139163170.151830464602                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.switch_cpus_1.inst          159                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus_1.data      2369855                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       600658                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.switch_cpus_1.inst      4329000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus_1.data  90374185000                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 6682951649250                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus_1.inst     27226.42                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus_1.data     38134.90                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  11126051.18                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    42.75                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy           5980992360                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy           3178972830                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy          8444092440                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         1549421280                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     21804354000.000004                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     103439202450                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy      18962923200                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       163359958560                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        591.406136                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE  48386335000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   9223500000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 218613133750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy           6151302780                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy           3269494965                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy          8460007500                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         1585846440                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     21804354000.000004                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     105376789770                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      17331270720                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       163979066175                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        593.647469                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  44123842000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   9223500000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 222875626750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED 1427116490500                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.icache.demand_hits::.cpu.inst   1358099164                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus.inst     67511478                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus_1.inst     64206037                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total       1489816679                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst   1358099164                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus.inst     67511478                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus_1.inst     64206037                       # number of overall hits
system.cpu.icache.overall_hits::total      1489816679                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         2033                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::.switch_cpus_1.inst          411                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           2444                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         2033                       # number of overall misses
system.cpu.icache.overall_misses::.switch_cpus_1.inst          411                       # number of overall misses
system.cpu.icache.overall_misses::total          2444                       # number of overall misses
system.cpu.icache.demand_miss_latency::.switch_cpus_1.inst     28463000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     28463000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus_1.inst     28463000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     28463000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst   1358101197                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus.inst     67511478                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus_1.inst     64206448                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total   1489819123                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst   1358101197                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst     67511478                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus_1.inst     64206448                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total   1489819123                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000001                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::.switch_cpus_1.inst     0.000006                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000002                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000001                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::.switch_cpus_1.inst     0.000006                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000002                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.switch_cpus_1.inst 69253.041363                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 11646.072013                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus_1.inst 69253.041363                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 11646.072013                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks         1698                       # number of writebacks
system.cpu.icache.writebacks::total              1698                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.switch_cpus_1.inst          234                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          234                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.switch_cpus_1.inst          234                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          234                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.switch_cpus_1.inst          177                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          177                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus_1.inst          177                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          177                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus_1.inst     15456500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     15456500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus_1.inst     15456500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     15456500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus_1.inst     0.000003                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000000                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus_1.inst     0.000003                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000000                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus_1.inst 87324.858757                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 87324.858757                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus_1.inst 87324.858757                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 87324.858757                       # average overall mshr miss latency
system.cpu.icache.replacements                   1698                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst   1358099164                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus.inst     67511478                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus_1.inst     64206037                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total      1489816679                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         2033                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::.switch_cpus_1.inst          411                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          2444                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.switch_cpus_1.inst     28463000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     28463000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst   1358101197                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst     67511478                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus_1.inst     64206448                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total   1489819123                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::.switch_cpus_1.inst     0.000006                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000002                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus_1.inst 69253.041363                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 11646.072013                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.switch_cpus_1.inst          234                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          234                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus_1.inst          177                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          177                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus_1.inst     15456500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     15456500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus_1.inst     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000000                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus_1.inst 87324.858757                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 87324.858757                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED 1427116490500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           511.993824                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs          1489818889                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              2210                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          674126.194118                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   505.284509                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus_1.inst     6.709315                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.986884                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus_1.inst     0.013104                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999988                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          512                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses       11918555194                       # Number of tag accesses
system.cpu.icache.tags.data_accesses      11918555194                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1427116490500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 1427116490500                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED 1427116490500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1427116490500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 1427116490500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED 1427116490500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1427116490500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data    418700667                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus.data     20885051                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus_1.data    122883957                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        562469675                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data    418700667                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus.data     20885051                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus_1.data    122883957                       # number of overall hits
system.cpu.dcache.overall_hits::total       562469675                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data     15094671                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus.data       595144                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus_1.data      7180720                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total       22870535                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data     15094671                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus.data       595144                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus_1.data      7180720                       # number of overall misses
system.cpu.dcache.overall_misses::total      22870535                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.switch_cpus.data  36377478000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::.switch_cpus_1.data 468531128734                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 504908606734                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus.data  36377478000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus_1.data 468531128734                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 504908606734                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data    433795338                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus.data     21480195                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus_1.data    130064677                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    585340210                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data    433795338                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data     21480195                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus_1.data    130064677                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    585340210                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.034797                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.027707                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus_1.data     0.055209                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.039072                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.034797                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.027707                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus_1.data     0.055209                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.039072                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data 61123.825494                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus_1.data 65248.488833                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 22076.816600                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data 61123.825494                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus_1.data 65248.488833                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 22076.816600                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs     54703455                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets          310                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs           1317254                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               5                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    41.528403                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets           62                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks      5576068                       # number of writebacks
system.cpu.dcache.writebacks::total           5576068                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.switch_cpus_1.data      2529890                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total      2529890                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.switch_cpus_1.data      2529890                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total      2529890                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data       595144                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::.switch_cpus_1.data      4650830                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      5245974                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data       595144                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus_1.data      4650830                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      5245974                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data  35782334000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus_1.data 310164850734                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 345947184734                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data  35782334000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus_1.data 310164850734                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 345947184734                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.027707                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus_1.data     0.035758                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.008962                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.027707                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus_1.data     0.035758                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.008962                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data 60123.825494                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus_1.data 66690.214593                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 65945.272457                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data 60123.825494                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus_1.data 66690.214593                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 65945.272457                       # average overall mshr miss latency
system.cpu.dcache.replacements               18716059                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data    311146590                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::.switch_cpus.data     17715663                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::.switch_cpus_1.data    101109482                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total       429971735                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data     10609375                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus.data       451998                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus_1.data      6232943                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total      17294316                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data  25775720500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus_1.data 400931322500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total 426707043000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data    321755965                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data     18167661                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus_1.data    107342425                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total    447266051                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.032973                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.024879                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus_1.data     0.058066                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.038667                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data 57026.182638                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus_1.data 64324.561046                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 24673.253513                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.switch_cpus_1.data      2529883                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total      2529883                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data       451998                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus_1.data      3703060                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total      4155058                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data  25323722500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus_1.data 243512821500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total 268836544000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.024879                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus_1.data     0.034498                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.009290                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data 56026.182638                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus_1.data 65759.890874                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 64701.032814                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data    107554077                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::.switch_cpus.data      3169388                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::.switch_cpus_1.data     21774475                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total      132497940                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data      4485296                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::.switch_cpus.data       143146                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::.switch_cpus_1.data       947777                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total      5576219                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data  10601757500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus_1.data  67599806234                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  78201563734                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data    112039373                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data      3312534                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.switch_cpus_1.data     22722252                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total    138074159                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.040033                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.043213                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus_1.data     0.041711                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.040386                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data 74062.548028                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus_1.data 71324.590314                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 14024.119880                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.switch_cpus_1.data            7                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total            7                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data       143146                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus_1.data       947770                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total      1090916                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data  10458611500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus_1.data  66652029234                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  77110640734                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.043213                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus_1.data     0.041711                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.007901                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data 73062.548028                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus_1.data 70325.109714                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 70684.306339                       # average WriteReq mshr miss latency
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 1427116490500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           511.995853                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs           582937083                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs          18716571                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             31.145506                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle              1500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   368.225263                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data    44.678072                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus_1.data    99.092518                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.719190                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus.data     0.087262                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus_1.data     0.193540                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999992                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           35                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          314                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          162                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses        2360077411                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses       2360077411                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1427116490500                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.numTransitions               2                       # Number of power state transitions
system.cpu.power_state.pwrStateResidencyTicks::ON 1026110805500                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::OFF 401005685000                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
