// Seed: 294489993
macromodule module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19,
    id_20,
    id_21
);
  input wire id_21;
  output wire id_20;
  inout wire id_19;
  input wire id_18;
  inout wire id_17;
  inout wire id_16;
  output wire id_15;
  inout wire id_14;
  output wire id_13;
  input wire id_12;
  inout tri0 id_11;
  input wire id_10;
  input wire id_9;
  inout wire id_8;
  input wire id_7;
  inout wire id_6;
  inout wire id_5;
  output wire id_4;
  output wire id_3;
  output wire id_2;
  output wire id_1;
  assign id_11 = -1'b0;
endmodule
module module_1 #(
    parameter id_1 = 32'd9
) (
    _id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11
);
  inout wire id_11;
  input wire id_10;
  inout wire id_9;
  output wire id_8;
  output wire id_7;
  output wire id_6;
  inout wire id_5;
  output wire id_4;
  inout wire id_3;
  output wire id_2;
  inout wire _id_1;
  logic [id_1 : -1] id_12 = -1;
  final $clog2(26);
  ;
  module_0 modCall_1 (
      id_2,
      id_7,
      id_11,
      id_9,
      id_9,
      id_11,
      id_12,
      id_9,
      id_3,
      id_12,
      id_12,
      id_9,
      id_6,
      id_3,
      id_4,
      id_9,
      id_12,
      id_3,
      id_5,
      id_3,
      id_12
  );
endmodule
