20:22
/media/external/iCEcube2/LSE/bin/lin64/synthesis -f "template_lse.prj"
starting Synthesisrunning SynthesisCopyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2015 Lattice Semiconductor Corporation,  All rights reserved.
Thu Sep 12 20:22:21 2019


Command Line:  /media/external/iCEcube2/LSE/bin/lin64/synthesis -f template_lse.prj 

INFO - synthesis: Lattice Synthesis Engine Launched.
Synthesis options:
The -a option is SBTiCE40.
The -t option is CM81.
The -d option is iCE40LP8K.
                                                          

##########################################################

### Lattice Family : SBTiCE40

### Device  : iCE40LP8K

### Package : CM81

### Number of Logic Cells: 7680

### Number of RAM4k Blocks: 32

### Number of DSP Blocks: 0

### Number of PLLs: 2

### Number of IO Pins: 178

##########################################################

                                                          

Optimization goal = Area
The -top option is not used.
Target frequency = 1.000000 MHz.
Maximum fanout = 10000.
Timing path count = 3
RWCheckOnRam = 0

BRAM utilization = 100.000000 %
DSP usage = true (default)
DSP utilization = 100 % (default)
fsm_encoding_style = auto
resolve_mixed_drivers = 0
fix_gated_clocks = 1

Mux style = auto (Default)
Use Carry Chain = true
carry_chain_length = 0
Loop Limit = 1950.
Use IO Insertion = TRUE
Use IO Reg = AUTO

Resource Sharing = TRUE
Propagate Constants = TRUE
Remove Duplicate Registers = TRUE
Output EDIF file name = template_Implmnt/template.edf.
WARNING - synthesis: Option -force_gsr will be set to false when option -output_edif/-ngo are set
ROM style = auto
RAM style = auto
The -comp option is FALSE.
The -syn option is FALSE.
-p /home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1 (searchpath added)
Verilog design file = verilog/TinyFPGA_B.v
Verilog design file = verilog/uart_rx.v
Verilog design file = verilog/uart_tx.v
Verilog design file = coms.v
-sdc option: SDC file input not used.
WARNING - synthesis: Setting TinyFPGA_B as the top-level module. To specify the top-level module explicitly, use the -top option.
Technology check ok...

Analyzing Verilog file /media/external/iCEcube2/LSE/userware/unix/SYNTHESIS_HEADERS/machxo2.v. VERI-1482
Analyzing Verilog file /media/external/iCEcube2/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v. VERI-1482
Compile design.
Compile Design Begin
Analyzing Verilog file verilog/TinyFPGA_B.v. VERI-1482
Analyzing Verilog file verilog/uart_rx.v. VERI-1482
Analyzing Verilog file verilog/uart_tx.v. VERI-1482
Analyzing Verilog file coms.v. VERI-1482
Analyzing Verilog file /media/external/iCEcube2/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v. VERI-1482
WARNING - synthesis: /media/external/iCEcube2/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(79): assignment to input EVERI-1214
WARNING - synthesis: /media/external/iCEcube2/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(88): assignment to input EVERI-1214
WARNING - synthesis: /media/external/iCEcube2/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(98): assignment to input EVERI-1214
WARNING - synthesis: /media/external/iCEcube2/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(108): assignment to input EVERI-1214
WARNING - synthesis: /media/external/iCEcube2/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(118): assignment to input EVERI-1214
WARNING - synthesis: /media/external/iCEcube2/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(170): assignment to input EVERI-1214
WARNING - synthesis: /media/external/iCEcube2/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(179): assignment to input EVERI-1214
WARNING - synthesis: /media/external/iCEcube2/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(189): assignment to input EVERI-1214
WARNING - synthesis: /media/external/iCEcube2/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(199): assignment to input EVERI-1214
WARNING - synthesis: /media/external/iCEcube2/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(209): assignment to input EVERI-1214
WARNING - synthesis: /media/external/iCEcube2/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(3725): empty port in module declaration. VERI-1294
Top module name (Verilog): TinyFPGA_B
INFO - synthesis: verilog/TinyFPGA_B.v(2): compiling module TinyFPGA_B. VERI-1018
INFO - synthesis: /media/external/iCEcube2/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(502): compiling module SB_IO(PIN_TYPE=6'b101001,PULLUP=1'b1). VERI-1018
INFO - synthesis: /media/external/iCEcube2/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(502): compiling module SB_IO(PIN_TYPE=6'b01,PULLUP=1'b1). VERI-1018
WARNING - synthesis: verilog/TinyFPGA_B.v(71): expression size 32 truncated to fit in target size 26. VERI-1209
INFO - synthesis: coms.v(1): compiling module coms. VERI-1018
INFO - synthesis: verilog/uart_tx.v(14): compiling module uart_tx. VERI-1018
WARNING - synthesis: verilog/uart_tx.v(70): expression size 32 truncated to fit in target size 9. VERI-1209
WARNING - synthesis: verilog/uart_tx.v(88): expression size 32 truncated to fit in target size 9. VERI-1209
WARNING - synthesis: verilog/uart_tx.v(98): expression size 32 truncated to fit in target size 3. VERI-1209
WARNING - synthesis: verilog/uart_tx.v(118): expression size 32 truncated to fit in target size 9. VERI-1209
WARNING - synthesis: coms.v(300): expression size 32 truncated to fit in target size 8. VERI-1209
WARNING - synthesis: coms.v(311): expression size 32 truncated to fit in target size 14. VERI-1209
WARNING - synthesis: coms.v(333): expression size 32 truncated to fit in target size 8. VERI-1209
WARNING - synthesis: coms.v(358): expression size 32 truncated to fit in target size 8. VERI-1209
INFO - synthesis: verilog/uart_rx.v(14): compiling module uart_rx. VERI-1018
WARNING - synthesis: verilog/uart_rx.v(80): expression size 32 truncated to fit in target size 8. VERI-1209
WARNING - synthesis: verilog/uart_rx.v(91): expression size 32 truncated to fit in target size 8. VERI-1209
WARNING - synthesis: verilog/uart_rx.v(102): expression size 32 truncated to fit in target size 3. VERI-1209
WARNING - synthesis: verilog/uart_rx.v(120): expression size 32 truncated to fit in target size 8. VERI-1209
WARNING - synthesis: coms.v(388): index 152 is out of range [151:0] for data_in_field. VERI-1216
WARNING - synthesis: coms.v(394): index 152 is out of range [151:0] for data_out_field2. VERI-1216
WARNING - synthesis: coms.v(485): expression size 32 truncated to fit in target size 8. VERI-1209
WARNING - synthesis: coms.v(21): net data_out[20][7] does not have a driver. VDB-1002
WARNING - synthesis: verilog/TinyFPGA_B.v(95): actual bit length 32 differs from formal bit length 16 for port current. VERI-1330
WARNING - synthesis: verilog/TinyFPGA_B.v(45): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/TinyFPGA_B.v(53): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/TinyFPGA_B.v(61): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/TinyFPGA_B.v(97): input port ID[7] is not connected on this instance. VDB-1013
Last elaborated design is TinyFPGA_B()
Loading NGL library '/media/external/iCEcube2/LSE/xo2c00/data/xo2clib.ngl'...
Loading NGL library '/media/external/iCEcube2/LSE/or5g00/data/orc5glib.ngl'...
Top-level module name = TinyFPGA_B.
WARNING - synthesis: verilog/TinyFPGA_B.v(45): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/TinyFPGA_B.v(53): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/TinyFPGA_B.v(61): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/TinyFPGA_B.v(97): input port ID[7] is not connected on this instance. VDB-1013
WARNING - synthesis: coms.v(21): net data_out[20][7] does not have a driver. VDB-1002
######## Converting I/O port PIN_4 to input.
######## Converting I/O port PIN_5 to input.
######## Converting I/O port PIN_6 to input.
######## Converting I/O port PIN_7 to input.
######## Converting I/O port PIN_8 to input.
######## Converting I/O port PIN_9 to input.
######## Converting I/O port PIN_10 to input.
######## Converting I/O port PIN_11 to input.
######## Converting I/O port PIN_12 to input.
######## Converting I/O port PIN_13 to input.
######## Converting I/O port PIN_14 to input.
######## Converting I/O port PIN_15 to input.
######## Converting I/O port PIN_16 to input.
######## Converting I/O port PIN_17 to input.
######## Converting I/O port PIN_18 to input.
######## Converting I/O port PIN_19 to input.
######## Converting I/O port PIN_20 to input.
######## Converting I/O port PIN_21 to input.
######## Converting I/O port PIN_22 to input.
######## Converting I/O port PIN_23 to input.
######## Converting I/O port PIN_24 to input.
WARNING - synthesis: coms.v(9): net \c0/ID[7] does not have a driver. VDB-1002
######## Missing driver on net \c0/ID[7]. Patching with GND.
######## Missing driver on net \c0/ID[6]. Patching with GND.
######## Missing driver on net \c0/ID[5]. Patching with GND.
######## Missing driver on net \c0/ID[4]. Patching with GND.
######## Missing driver on net \c0/ID[3]. Patching with GND.
######## Missing driver on net \c0/ID[2]. Patching with GND.
######## Missing driver on net \c0/ID[1]. Patching with GND.
######## Missing driver on net \c0/ID[0]. Patching with GND.
######## Missing driver on net \c0/data_out[20][7]. Patching with GND.
######## Missing driver on net \c0/data_out[20][6]. Patching with GND.
######## Missing driver on net \c0/data_out[20][5]. Patching with GND.
######## Missing driver on net \c0/data_out[20][4]. Patching with GND.
######## Missing driver on net \c0/data_out[20][3]. Patching with GND.
######## Missing driver on net \c0/data_out[20][2]. Patching with GND.
######## Missing driver on net \c0/data_out[20][1]. Patching with GND.
######## Missing driver on net \c0/data_out[20][0]. Patching with GND.
######## Missing driver on net \c0/data_out[19][7]. Patching with GND.
######## Missing driver on net \c0/data_out[19][6]. Patching with GND.
######## Missing driver on net \c0/data_out[19][5]. Patching with GND.
######## Missing driver on net \c0/data_out[19][4]. Patching with GND.
######## Missing driver on net \c0/data_out[19][3]. Patching with GND.
######## Missing driver on net \c0/data_out[19][2]. Patching with GND.
######## Missing driver on net \c0/data_out[19][1]. Patching with GND.
######## Missing driver on net \c0/data_out[19][0]. Patching with GND.
######## Missing driver on net \c0/data_out[18][7]. Patching with GND.
######## Missing driver on net \c0/data_out[18][6]. Patching with GND.
######## Missing driver on net \c0/data_out[18][5]. Patching with GND.
######## Missing driver on net \c0/data_out[18][4]. Patching with GND.
######## Missing driver on net \c0/data_out[18][3]. Patching with GND.
######## Missing driver on net \c0/data_out[18][2]. Patching with GND.
######## Missing driver on net \c0/data_out[18][1]. Patching with GND.
######## Missing driver on net \c0/data_out[18][0]. Patching with GND.
######## Missing driver on net \c0/data_out[17][7]. Patching with GND.
######## Missing driver on net \c0/data_out[17][6]. Patching with GND.
######## Missing driver on net \c0/data_out[17][5]. Patching with GND.
######## Missing driver on net \c0/data_out[17][4]. Patching with GND.
######## Missing driver on net \c0/data_out[17][3]. Patching with GND.
######## Missing driver on net \c0/data_out[17][2]. Patching with GND.
######## Missing driver on net \c0/data_out[17][1]. Patching with GND.
######## Missing driver on net \c0/data_out[17][0]. Patching with GND.
######## Missing driver on net \c0/data_out[16][7]. Patching with GND.
######## Missing driver on net \c0/data_out[16][6]. Patching with GND.
######## Missing driver on net \c0/data_out[16][5]. Patching with GND.
######## Missing driver on net \c0/data_out[16][4]. Patching with GND.
######## Missing driver on net \c0/data_out[16][3]. Patching with GND.
######## Missing driver on net \c0/data_out[16][2]. Patching with GND.
######## Missing driver on net \c0/data_out[16][1]. Patching with GND.
######## Missing driver on net \c0/data_out[16][0]. Patching with GND.
######## Missing driver on net \c0/data_out[15][7]. Patching with GND.
######## Missing driver on net \c0/data_out[15][6]. Patching with GND.
######## Missing driver on net \c0/data_out[15][5]. Patching with GND.
######## Missing driver on net \c0/data_out[15][4]. Patching with GND.
######## Missing driver on net \c0/data_out[15][3]. Patching with GND.
######## Missing driver on net \c0/data_out[15][2]. Patching with GND.
######## Missing driver on net \c0/data_out[15][1]. Patching with GND.
######## Missing driver on net \c0/data_out[15][0]. Patching with GND.
######## Missing driver on net \c0/data_out[14][7]. Patching with GND.
######## Missing driver on net \c0/data_out[14][6]. Patching with GND.
######## Missing driver on net \c0/data_out[14][5]. Patching with GND.
######## Missing driver on net \c0/data_out[14][4]. Patching with GND.
######## Missing driver on net \c0/data_out[14][3]. Patching with GND.
######## Missing driver on net \c0/data_out[14][2]. Patching with GND.
######## Missing driver on net \c0/data_out[14][1]. Patching with GND.
######## Missing driver on net \c0/data_out[14][0]. Patching with GND.
######## Missing driver on net \c0/data_out[13][7]. Patching with GND.
######## Missing driver on net \c0/data_out[13][6]. Patching with GND.
######## Missing driver on net \c0/data_out[13][5]. Patching with GND.
######## Missing driver on net \c0/data_out[13][4]. Patching with GND.
######## Missing driver on net \c0/data_out[13][3]. Patching with GND.
######## Missing driver on net \c0/data_out[13][2]. Patching with GND.
######## Missing driver on net \c0/data_out[13][1]. Patching with GND.
######## Missing driver on net \c0/data_out[13][0]. Patching with GND.
######## Missing driver on net \c0/data_out[12][7]. Patching with GND.
######## Missing driver on net \c0/data_out[12][6]. Patching with GND.
######## Missing driver on net \c0/data_out[12][5]. Patching with GND.
######## Missing driver on net \c0/data_out[12][4]. Patching with GND.
######## Missing driver on net \c0/data_out[12][3]. Patching with GND.
######## Missing driver on net \c0/data_out[12][2]. Patching with GND.
######## Missing driver on net \c0/data_out[12][1]. Patching with GND.
######## Missing driver on net \c0/data_out[12][0]. Patching with GND.
######## Missing driver on net \c0/data_out[11][7]. Patching with GND.
######## Missing driver on net \c0/data_out[11][6]. Patching with GND.
######## Missing driver on net \c0/data_out[11][5]. Patching with GND.
######## Missing driver on net \c0/data_out[11][4]. Patching with GND.
######## Missing driver on net \c0/data_out[11][3]. Patching with GND.
######## Missing driver on net \c0/data_out[11][2]. Patching with GND.
######## Missing driver on net \c0/data_out[11][1]. Patching with GND.
######## Missing driver on net \c0/data_out[11][0]. Patching with GND.
WARNING - synthesis: coms.v(370): Register \c0/data_out[4][7]_2217 is stuck at Zero. VDB-5013
WARNING - synthesis: coms.v(370): Register \c0/data_out[1][5]_2243 is stuck at One. VDB-5014



WARNING - synthesis: Bit 0 of Register \c0/UART_TRANSMITTER.state is stuck at Zero
WARNING - synthesis: Bit 1 of Register \c0/UART_TRANSMITTER.state is stuck at Zero
WARNING - synthesis: Bit 2 of Register \c0/UART_TRANSMITTER.state is stuck at Zero
WARNING - synthesis: Bit 3 of Register \c0/UART_TRANSMITTER.state is stuck at Zero
WARNING - synthesis: Bit 4 of Register \c0/UART_TRANSMITTER.state is stuck at Zero
WARNING - synthesis: Skipping pad insertion on PIN_1 due to black_box_pad_pin attribute.
WARNING - synthesis: Skipping pad insertion on PIN_2 due to black_box_pad_pin attribute.
WARNING - synthesis: Skipping pad insertion on PIN_3 due to black_box_pad_pin attribute.
WARNING - synthesis: coms.v(543): Register \c0/data_out_frame2[0]__i9 is stuck at One. VDB-5014
WARNING - synthesis: coms.v(543): Register \c0/data_out_frame2[0]__i11 is stuck at Zero. VDB-5013
Applying 1.000000 MHz constraint to all clocks

Writing scf file : template_Implmnt/template.scf

Results of NGD DRC are available in TinyFPGA_B_drc.log.

################### Begin Area Report (TinyFPGA_B)######################
Number of register bits => 550 of 7680 (7 % )
SB_CARRY => 168
SB_DFF => 387
SB_DFFE => 67
SB_DFFESR => 17
SB_DFFESS => 7
SB_DFFSR => 3
SB_DFFSS => 69
SB_GB_IO => 1
SB_IO => 5
SB_LUT4 => 1334
################### End Area Report ##################

################### Begin Clock Report ######################
Clock Nets
Number of Clocks: 1
  Net : CLK_c, loads : 550
Clock Enable Nets
Number of Clock Enables: 0
Top 0 highest fanout Clock Enables:
Highest fanout non-clock nets
Top 10 highest fanout non-clock nets:
  Net : c0/n10725, loads : 127
  Net : c0/n13146, loads : 70
  Net : c0/byte_transmit_counter2_1, loads : 69
  Net : c0/rx/n18008, loads : 62
  Net : c0/byte_transmit_counter2_0, loads : 53
  Net : c0/byte_transmit_counter_0, loads : 48
  Net : c0/UART_TRANSMITTER.state_1, loads : 46
  Net : c0/n10596, loads : 38
  Net : c0/UART_TRANSMITTER.state_0, loads : 37
  Net : c0/n1034, loads : 36
################### End Clock Report ##################

Timing Report Summary
--------------
--------------------------------------------------------------------------------
Constraint                              |   Constraint|       Actual|Levels
--------------------------------------------------------------------------------
                                        |             |             |
create_clock -period 1000.000000 -name  |             |             |
clk0 [get_nets CLK_c]                   |    1.000 MHz|   17.903 MHz|    35  
                                        |             |             |
--------------------------------------------------------------------------------


All constraints were met.


Peak Memory Usage: 180.805  MB

--------------------------------------------------------------
Elapsed CPU time for LSE flow : 3.460  secs
--------------------------------------------------------------
Current Implementation template_Implmnt its sbt path: /home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 3 seconds


"/media/external/iCEcube2/sbt_backend/bin/linux/opt/edifparser" "/media/external/iCEcube2/sbt_backend/devices/ICE40P08.dev" "/home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/template.edf " "/home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/netlist" "-pCM81" "-y/home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/constraints/pins.pcf " "-s/home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/constraints/clk.sdc " -c --devicename iCE40LP8K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:01:35

Parsing edif file: /home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/template.edf...
Parsing constraint file: /home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/constraints/pins.pcf...
start to read sdc/scf file /home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/template.scf
sdc_reader OK /home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/template.scf
start to read sdc/scf file /home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/constraints/clk.sdc
sdc_reader OK /home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/constraints/clk.sdc
Warning: Property lattice_noprune(1) in the instance rx_input(ICE_IO) is not valid, it is ignored.
Warning: Property lattice_noprune(1) in the instance tx2_output(ICE_IO) is not valid, it is ignored.
Warning: Property lattice_noprune(1) in the instance tx_output(ICE_IO) is not valid, it is ignored.
Stored edif netlist at /home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B...
Warning: The terminal connectivity tx_output:LATCHINPUTVALUE is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity tx_output:INPUTCLK is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity tx_output:OUTPUTCLK is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity tx2_output:LATCHINPUTVALUE is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity tx2_output:INPUTCLK is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity tx2_output:OUTPUTCLK is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity rx_input:LATCHINPUTVALUE is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity rx_input:INPUTCLK is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity rx_input:OUTPUTENABLE is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity rx_input:OUTPUTCLK is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity USBPU_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity LED_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity CLK_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 000001
Warning: The terminal c0.tx.r_Tx_Data_i7:E is driven by default driver : VCC, Disconnecting it.

write Timing Constraint to /home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: TinyFPGA_B

EDF Parser run-time: 0 (sec)
edif parser succeed.


"/media/external/iCEcube2/sbt_backend/bin/linux/opt/sbtplacer" --des-lib "/home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --outdir "/home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/placer" --device-file "/media/external/iCEcube2/sbt_backend/devices/ICE40P08.dev" --package CM81 --deviceMarketName iCE40LP8K --sdc-file "/home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/Temp/sbt_temp.sdc" --lib-file "/media/external/iCEcube2/sbt_backend/devices/ice40LP8K.lib" --effort_level std --out-sdc-file "/home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/placer/TinyFPGA_B_pl.sdc"
starting placerrunning placerExecuting : /media/external/iCEcube2/sbt_backend/bin/linux/opt/sbtplacer --des-lib /home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B --outdir /home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/placer --device-file /media/external/iCEcube2/sbt_backend/devices/ICE40P08.dev --package CM81 --deviceMarketName iCE40LP8K --sdc-file /home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/Temp/sbt_temp.sdc --lib-file /media/external/iCEcube2/sbt_backend/devices/ice40LP8K.lib --effort_level std --out-sdc-file /home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/placer/TinyFPGA_B_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:22:02

W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_10, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_11, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_12, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_13, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_14, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_15, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_16, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_17, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_18, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_19, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_20, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_21, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_22, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_23, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_24, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_4, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_5, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_6, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_7, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_8, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_9, as it is not connected to any PAD
I2004: Option and Settings Summary
=============================================================
Device file          - /media/external/iCEcube2/sbt_backend/devices/ICE40P08.dev
Package              - CM81
Design database      - /home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B
SDC file             - /home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/Temp/sbt_temp.sdc
Output directory     - /home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/placer
Timing library       - /media/external/iCEcube2/sbt_backend/devices/ice40LP8K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: /home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B/BFPGA_DESIGN_ep
I2065: Reading device file : /media/external/iCEcube2/sbt_backend/devices/ICE40P08.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	1334
    Number of DFFs      	:	550
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	168
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	5
    Number of GBIOs     	:	1
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0


Phase 1
I2077: Start design legalization
W2216: SB_GB_IO 'CLK_pad' is assigned to a non-GB pin 'B2'. Replacing it with SB_IO 'CLK_pad' and SB_GB 'CLK_pad_gb'

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	2
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	1
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	3
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.0 (sec)

Phase 3
Warning-1034: Found non-unate timing arc, from pin "PACKAGEPIN" to pin "DIN0" of instance "CLK_pad", in the clock network. Converting the timing arc to positive-unate
SDC-Info-1101: Duty cycle not specified for clock. Assuming 50 percent dutycycle.

Design Statistics after Packing
    Number of LUTs      	:	1337
    Number of DFFs      	:	549
    Number of DFFs packed to IO	:	1
    Number of Carrys    	:	168

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	434
        LUT, DFF and CARRY	:	115
    Combinational LogicCells
        Only LUT         	:	735
        CARRY Only       	:	0
        LUT with CARRY   	:	53
    LogicCells                  :	1337/7680
    PLBs                        :	219/960
    BRAMs                       :	0/32
    IOs and GBIOs               :	6/63
    PLLs                        :	0/1


I2088: Phase 3, elapsed time : 1.3 (sec)

Phase 4
I2088: Phase 4, elapsed time : 0.2 (sec)

Phase 5
I2088: Phase 5, elapsed time : 3.8 (sec)

Phase 6
I2088: Phase 6, elapsed time : 77.1 (sec)

Final Design Statistics
    Number of LUTs      	:	1337
    Number of DFFs      	:	549
    Number of DFFs packed to IO	:	1
    Number of Carrys    	:	168
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	6
    Number of GBIOs     	:	0
    Number of GBs       	:	1
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0

Device Utilization Summary
    LogicCells                  :	1337/7680
    PLBs                        :	251/960
    BRAMs                       :	0/32
    IOs and GBIOs               :	6/63
    PLLs                        :	0/1



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 2
Clock: CLK | Frequency: 60.90 MHz | Target: 16.00 MHz
Clock: TinyFPGA_B|CLK | Frequency: N/A | Target: 1.00 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 82.9 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"/media/external/iCEcube2/sbt_backend/bin/linux/opt/packer" "/media/external/iCEcube2/sbt_backend/devices/ICE40P08.dev" "/home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --package CM81 --outdir "/home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/packer" --DRC_only  --translator "/media/external/iCEcube2/sbt_backend/bin/sdc_translator.tcl" --src_sdc_file "/home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/placer/TinyFPGA_B_pl.sdc" --dst_sdc_file "/home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/packer/TinyFPGA_B_pk.sdc" --devicename iCE40LP8K
starting packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:02:57

Begin Packing...
running packerinitializing finish
Total HPWL cost is 6290
used logic cells: 1337
Design Rule Checking Succeeded

DRC Checker run-time: 1 (sec)
packer succeed.


"/media/external/iCEcube2/sbt_backend/bin/linux/opt/sbrouter" "/media/external/iCEcube2/sbt_backend/devices/ICE40P08.dev" "/home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" "/media/external/iCEcube2/sbt_backend/devices/ice40LP8K.lib" --outdir "/home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/router" --sdf_file "/home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : /media/external/iCEcube2/sbt_backend/bin/linux/opt/sbrouter /media/external/iCEcube2/sbt_backend/devices/ICE40P08.dev /home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B /media/external/iCEcube2/sbt_backend/devices/ice40LP8K.lib --outdir /home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/router --sdf_file /home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:09:33

I1203: Reading Design TinyFPGA_B
Read design time: 0
I1202: Reading Architecture of device iCE40LP8K
Read device time: 9
I1209: Started routing
I1223: Total Nets : 1586 
I1212: Iteration  1 :   797 unrouted : 4 seconds
I1212: Iteration  2 :   160 unrouted : 3 seconds
I1212: Iteration  3 :    48 unrouted : 2 seconds
I1212: Iteration  4 :     0 unrouted : 3 seconds
I1215: Routing is successful
Routing time: 12
I1206: Completed routing
I1204: Writing Design TinyFPGA_B
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 21 seconds
 total           340808K
router succeed.

"/media/external/iCEcube2/sbt_backend/bin/linux/opt/netlister" --verilog "/home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.v" --vhdl "/home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.vhd" --lib "/home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --view rt --device "/media/external/iCEcube2/sbt_backend/devices/ICE40P08.dev" --splitio 
starting netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:25:37

running netlistGenerating Verilog & VHDL netlist files ...
Writing /home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.v
Writing /home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.vhd
Netlister succeeded.

Netlister run-time: 7 (sec)
netlist succeed.


"/media/external/iCEcube2/sbt_backend/bin/linux/opt/bitmap" "/media/external/iCEcube2/sbt_backend/devices/ICE40P08.dev" --design "/home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --device_name iCE40LP8K --package CM81 --outdir "/home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:24:49

Bit Stream File Size: 1080760 (1M 31K 440 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 2 (sec)
bitmap succeed.
/media/external/iCEcube2/LSE/bin/lin64/synthesis -f "template_lse.prj"
starting Synthesisrunning SynthesisCopyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2015 Lattice Semiconductor Corporation,  All rights reserved.
Thu Sep 12 20:56:04 2019


Command Line:  /media/external/iCEcube2/LSE/bin/lin64/synthesis -f template_lse.prj 

INFO - synthesis: Lattice Synthesis Engine Launched.
Synthesis options:
The -a option is SBTiCE40.
The -t option is CM81.
The -d option is iCE40LP8K.
                                                          

##########################################################

### Lattice Family : SBTiCE40

### Device  : iCE40LP8K

### Package : CM81

### Number of Logic Cells: 7680

### Number of RAM4k Blocks: 32

### Number of DSP Blocks: 0

### Number of PLLs: 2

### Number of IO Pins: 178

##########################################################

                                                          

Optimization goal = Area
The -top option is not used.
Target frequency = 1.000000 MHz.
Maximum fanout = 10000.
Timing path count = 3
RWCheckOnRam = 0

BRAM utilization = 100.000000 %
DSP usage = true (default)
DSP utilization = 100 % (default)
fsm_encoding_style = auto
resolve_mixed_drivers = 0
fix_gated_clocks = 1

Mux style = auto (Default)
Use Carry Chain = true
carry_chain_length = 0
Loop Limit = 1950.
Use IO Insertion = TRUE
Use IO Reg = AUTO

Resource Sharing = TRUE
Propagate Constants = TRUE
Remove Duplicate Registers = TRUE
Output EDIF file name = template_Implmnt/template.edf.
WARNING - synthesis: Option -force_gsr will be set to false when option -output_edif/-ngo are set
ROM style = auto
RAM style = auto
The -comp option is FALSE.
The -syn option is FALSE.
-p /home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1 (searchpath added)
Verilog design file = verilog/TinyFPGA_B.v
Verilog design file = verilog/uart_rx.v
Verilog design file = verilog/uart_tx.v
Verilog design file = verilog/coms.v
-sdc option: SDC file input not used.
ERROR - synthesis: verilog/TinyFPGA_B.v(186): syntax error near reg. VERI-1137
Synthesis failed.
Synthesis batch mode runtime 0 seconds/media/external/iCEcube2/LSE/bin/lin64/synthesis -f "template_lse.prj"
starting Synthesisrunning SynthesisCopyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2015 Lattice Semiconductor Corporation,  All rights reserved.
Thu Sep 12 20:56:37 2019


Command Line:  /media/external/iCEcube2/LSE/bin/lin64/synthesis -f template_lse.prj 

INFO - synthesis: Lattice Synthesis Engine Launched.
Synthesis options:
The -a option is SBTiCE40.
The -t option is CM81.
The -d option is iCE40LP8K.
                                                          

##########################################################

### Lattice Family : SBTiCE40

### Device  : iCE40LP8K

### Package : CM81

### Number of Logic Cells: 7680

### Number of RAM4k Blocks: 32

### Number of DSP Blocks: 0

### Number of PLLs: 2

### Number of IO Pins: 178

##########################################################

                                                          

Optimization goal = Area
The -top option is not used.
Target frequency = 1.000000 MHz.
Maximum fanout = 10000.
Timing path count = 3
RWCheckOnRam = 0

BRAM utilization = 100.000000 %
DSP usage = true (default)
DSP utilization = 100 % (default)
fsm_encoding_style = auto
resolve_mixed_drivers = 0
fix_gated_clocks = 1

Mux style = auto (Default)
Use Carry Chain = true
carry_chain_length = 0
Loop Limit = 1950.
Use IO Insertion = TRUE
Use IO Reg = AUTO

Resource Sharing = TRUE
Propagate Constants = TRUE
Remove Duplicate Registers = TRUE
Output EDIF file name = template_Implmnt/template.edf.
WARNING - synthesis: Option -force_gsr will be set to false when option -output_edif/-ngo are set
ROM style = auto
RAM style = auto
The -comp option is FALSE.
The -syn option is FALSE.
-p /home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1 (searchpath added)
Verilog design file = verilog/TinyFPGA_B.v
Verilog design file = verilog/uart_rx.v
Verilog design file = verilog/uart_tx.v
Verilog design file = verilog/coms.v
-sdc option: SDC file input not used.
WARNING - synthesis: Setting TinyFPGA_B as the top-level module. To specify the top-level module explicitly, use the -top option.
Technology check ok...

Analyzing Verilog file /media/external/iCEcube2/LSE/userware/unix/SYNTHESIS_HEADERS/machxo2.v. VERI-1482
Analyzing Verilog file /media/external/iCEcube2/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v. VERI-1482
Compile design.
Compile Design Begin
Analyzing Verilog file verilog/TinyFPGA_B.v. VERI-1482
WARNING - synthesis: verilog/TinyFPGA_B.v(125): identifier PHASES is used before its declaration. VERI-1875
WARNING - synthesis: verilog/TinyFPGA_B.v(126): identifier PHASES is used before its declaration. VERI-1875
WARNING - synthesis: verilog/TinyFPGA_B.v(127): identifier PHASES is used before its declaration. VERI-1875
WARNING - synthesis: verilog/TinyFPGA_B.v(128): identifier PHASES is used before its declaration. VERI-1875
WARNING - synthesis: verilog/TinyFPGA_B.v(129): identifier PHASES is used before its declaration. VERI-1875
WARNING - synthesis: verilog/TinyFPGA_B.v(130): identifier PHASES is used before its declaration. VERI-1875
Analyzing Verilog file verilog/uart_rx.v. VERI-1482
Analyzing Verilog file verilog/uart_tx.v. VERI-1482
Analyzing Verilog file verilog/coms.v. VERI-1482
Analyzing Verilog file /media/external/iCEcube2/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v. VERI-1482
WARNING - synthesis: /media/external/iCEcube2/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(79): assignment to input EVERI-1214
WARNING - synthesis: /media/external/iCEcube2/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(88): assignment to input EVERI-1214
WARNING - synthesis: /media/external/iCEcube2/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(98): assignment to input EVERI-1214
WARNING - synthesis: /media/external/iCEcube2/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(108): assignment to input EVERI-1214
WARNING - synthesis: /media/external/iCEcube2/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(118): assignment to input EVERI-1214
WARNING - synthesis: /media/external/iCEcube2/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(170): assignment to input EVERI-1214
WARNING - synthesis: /media/external/iCEcube2/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(179): assignment to input EVERI-1214
WARNING - synthesis: /media/external/iCEcube2/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(189): assignment to input EVERI-1214
WARNING - synthesis: /media/external/iCEcube2/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(199): assignment to input EVERI-1214
WARNING - synthesis: /media/external/iCEcube2/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(209): assignment to input EVERI-1214
WARNING - synthesis: /media/external/iCEcube2/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(3725): empty port in module declaration. VERI-1294
Top module name (Verilog): TinyFPGA_B
INFO - synthesis: verilog/TinyFPGA_B.v(2): compiling module TinyFPGA_B. VERI-1018
INFO - synthesis: /media/external/iCEcube2/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(502): compiling module SB_IO(PIN_TYPE=6'b101001,PULLUP=1'b1). VERI-1018
INFO - synthesis: /media/external/iCEcube2/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(502): compiling module SB_IO(PIN_TYPE=6'b01,PULLUP=1'b1). VERI-1018
WARNING - synthesis: verilog/TinyFPGA_B.v(71): expression size 32 truncated to fit in target size 26. VERI-1209
INFO - synthesis: verilog/coms.v(1): compiling module coms. VERI-1018
INFO - synthesis: verilog/uart_tx.v(14): compiling module uart_tx. VERI-1018
WARNING - synthesis: verilog/uart_tx.v(70): expression size 32 truncated to fit in target size 9. VERI-1209
WARNING - synthesis: verilog/uart_tx.v(88): expression size 32 truncated to fit in target size 9. VERI-1209
WARNING - synthesis: verilog/uart_tx.v(98): expression size 32 truncated to fit in target size 3. VERI-1209
WARNING - synthesis: verilog/uart_tx.v(118): expression size 32 truncated to fit in target size 9. VERI-1209
WARNING - synthesis: verilog/coms.v(300): expression size 32 truncated to fit in target size 8. VERI-1209
WARNING - synthesis: verilog/coms.v(311): expression size 32 truncated to fit in target size 14. VERI-1209
WARNING - synthesis: verilog/coms.v(333): expression size 32 truncated to fit in target size 8. VERI-1209
WARNING - synthesis: verilog/coms.v(358): expression size 32 truncated to fit in target size 8. VERI-1209
INFO - synthesis: verilog/uart_rx.v(14): compiling module uart_rx. VERI-1018
WARNING - synthesis: verilog/uart_rx.v(80): expression size 32 truncated to fit in target size 8. VERI-1209
WARNING - synthesis: verilog/uart_rx.v(91): expression size 32 truncated to fit in target size 8. VERI-1209
WARNING - synthesis: verilog/uart_rx.v(102): expression size 32 truncated to fit in target size 3. VERI-1209
WARNING - synthesis: verilog/uart_rx.v(120): expression size 32 truncated to fit in target size 8. VERI-1209
WARNING - synthesis: verilog/coms.v(388): index 152 is out of range [151:0] for data_in_field. VERI-1216
WARNING - synthesis: verilog/coms.v(394): index 152 is out of range [151:0] for data_out_field2. VERI-1216
WARNING - synthesis: verilog/coms.v(485): expression size 32 truncated to fit in target size 8. VERI-1209
WARNING - synthesis: verilog/coms.v(21): net data_out[20][7] does not have a driver. VDB-1002
WARNING - synthesis: verilog/TinyFPGA_B.v(95): actual bit length 32 differs from formal bit length 16 for port current. VERI-1330
WARNING - synthesis: verilog/TinyFPGA_B.v(178): expression size 32 truncated to fit in target size 10. VERI-1209
WARNING - synthesis: verilog/TinyFPGA_B.v(45): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/TinyFPGA_B.v(53): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/TinyFPGA_B.v(61): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/TinyFPGA_B.v(97): input port ID[7] is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/TinyFPGA_B.v(107): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/TinyFPGA_B.v(115): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/TinyFPGA_B.v(123): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
Last elaborated design is TinyFPGA_B()
Loading NGL library '/media/external/iCEcube2/LSE/xo2c00/data/xo2clib.ngl'...
Loading NGL library '/media/external/iCEcube2/LSE/or5g00/data/orc5glib.ngl'...
Top-level module name = TinyFPGA_B.
WARNING - synthesis: Bit 0 of Register pwm is stuck at Zero
WARNING - synthesis: Bit 1 of Register pwm is stuck at Zero
WARNING - synthesis: Bit 2 of Register pwm is stuck at Zero
WARNING - synthesis: Bit 3 of Register pwm is stuck at Zero
WARNING - synthesis: Bit 4 of Register pwm is stuck at Zero
WARNING - synthesis: Bit 5 of Register pwm is stuck at Zero
WARNING - synthesis: Bit 6 of Register pwm is stuck at Zero
WARNING - synthesis: Bit 7 of Register pwm is stuck at Zero
WARNING - synthesis: Bit 8 of Register pwm is stuck at Zero
WARNING - synthesis: Bit 9 of Register pwm is stuck at Zero
WARNING - synthesis: Bit 10 of Register pwm is stuck at Zero
WARNING - synthesis: Bit 11 of Register pwm is stuck at Zero
WARNING - synthesis: Bit 12 of Register pwm is stuck at Zero
WARNING - synthesis: Bit 13 of Register pwm is stuck at Zero
WARNING - synthesis: Bit 14 of Register pwm is stuck at Zero
WARNING - synthesis: Bit 15 of Register pwm is stuck at Zero
WARNING - synthesis: Bit 16 of Register pwm is stuck at Zero
WARNING - synthesis: Bit 17 of Register pwm is stuck at Zero
WARNING - synthesis: Bit 18 of Register pwm is stuck at Zero
WARNING - synthesis: Bit 19 of Register pwm is stuck at Zero
WARNING - synthesis: Bit 20 of Register pwm is stuck at Zero
WARNING - synthesis: Bit 21 of Register pwm is stuck at Zero
WARNING - synthesis: Bit 22 of Register pwm is stuck at Zero
WARNING - synthesis: Bit 23 of Register pwm is stuck at One
WARNING - synthesis: Bit 24 of Register pwm is stuck at Zero
WARNING - synthesis: Bit 25 of Register pwm is stuck at Zero
WARNING - synthesis: Bit 26 of Register pwm is stuck at One
WARNING - synthesis: Bit 27 of Register pwm is stuck at Zero
WARNING - synthesis: Bit 28 of Register pwm is stuck at One
WARNING - synthesis: Bit 29 of Register pwm is stuck at One
WARNING - synthesis: Bit 30 of Register pwm is stuck at Zero
WARNING - synthesis: Bit 31 of Register pwm is stuck at Zero
WARNING - synthesis: verilog/TinyFPGA_B.v(45): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/TinyFPGA_B.v(53): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/TinyFPGA_B.v(61): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/TinyFPGA_B.v(97): input port ID[7] is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/TinyFPGA_B.v(107): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/TinyFPGA_B.v(115): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/TinyFPGA_B.v(123): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/coms.v(21): net data_out[20][7] does not have a driver. VDB-1002
######## Converting I/O port PIN_1 to output.
######## Converting I/O port PIN_2 to output.
######## Converting I/O port PIN_3 to output.
######## Converting I/O port PIN_7 to input.
######## Converting I/O port PIN_8 to input.
######## Converting I/O port PIN_9 to input.
######## Converting I/O port PIN_13 to input.
######## Converting I/O port PIN_14 to input.
######## Converting I/O port PIN_15 to input.
######## Converting I/O port PIN_16 to input.
######## Converting I/O port PIN_17 to input.
######## Converting I/O port PIN_18 to input.
######## Converting I/O port PIN_19 to input.
######## Converting I/O port PIN_20 to input.
######## Converting I/O port PIN_21 to input.
######## Converting I/O port PIN_22 to output.
######## Converting I/O port PIN_23 to output.
######## Converting I/O port PIN_24 to output.
WARNING - synthesis: verilog/coms.v(9): net \c0/ID[7] does not have a driver. VDB-1002
######## Missing driver on net \c0/data_out[18][7]. Patching with GND.
######## Missing driver on net \c0/data_out[19][0]. Patching with GND.
######## Missing driver on net \c0/data_out[19][1]. Patching with GND.
######## Missing driver on net \c0/ID[7]. Patching with GND.
######## Missing driver on net \c0/ID[6]. Patching with GND.
######## Missing driver on net \c0/ID[5]. Patching with GND.
######## Missing driver on net \c0/ID[4]. Patching with GND.
######## Missing driver on net \c0/ID[3]. Patching with GND.
######## Missing driver on net \c0/ID[2]. Patching with GND.
######## Missing driver on net \c0/ID[1]. Patching with GND.
######## Missing driver on net \c0/ID[0]. Patching with GND.
######## Missing driver on net \c0/data_out[20][7]. Patching with GND.
######## Missing driver on net \c0/data_out[20][6]. Patching with GND.
######## Missing driver on net \c0/data_out[20][5]. Patching with GND.
######## Missing driver on net \c0/data_out[20][4]. Patching with GND.
######## Missing driver on net \c0/data_out[20][3]. Patching with GND.
######## Missing driver on net \c0/data_out[20][2]. Patching with GND.
######## Missing driver on net \c0/data_out[20][1]. Patching with GND.
######## Missing driver on net \c0/data_out[20][0]. Patching with GND.
######## Missing driver on net \c0/data_out[19][7]. Patching with GND.
######## Missing driver on net \c0/data_out[19][6]. Patching with GND.
######## Missing driver on net \c0/data_out[19][5]. Patching with GND.
######## Missing driver on net \c0/data_out[19][4]. Patching with GND.
######## Missing driver on net \c0/data_out[19][2]. Patching with GND.
######## Missing driver on net \c0/data_out[19][3]. Patching with GND.
######## Missing driver on net \c0/data_out[18][5]. Patching with GND.
######## Missing driver on net \c0/data_out[18][6]. Patching with GND.
######## Missing driver on net \c0/data_out[18][4]. Patching with GND.
######## Missing driver on net \c0/data_out[18][3]. Patching with GND.
######## Missing driver on net \c0/data_out[18][2]. Patching with GND.
######## Missing driver on net \c0/data_out[18][1]. Patching with GND.
######## Missing driver on net \c0/data_out[18][0]. Patching with GND.
######## Missing driver on net \c0/data_out[17][7]. Patching with GND.
######## Missing driver on net \c0/data_out[17][6]. Patching with GND.
######## Missing driver on net \c0/data_out[17][5]. Patching with GND.
######## Missing driver on net \c0/data_out[17][4]. Patching with GND.
######## Missing driver on net \c0/data_out[17][3]. Patching with GND.
######## Missing driver on net \c0/data_out[17][2]. Patching with GND.
######## Missing driver on net \c0/data_out[17][1]. Patching with GND.
######## Missing driver on net \c0/data_out[17][0]. Patching with GND.
######## Missing driver on net \c0/data_out[16][7]. Patching with GND.
######## Missing driver on net \c0/data_out[16][6]. Patching with GND.
######## Missing driver on net \c0/data_out[16][5]. Patching with GND.
######## Missing driver on net \c0/data_out[16][4]. Patching with GND.
######## Missing driver on net \c0/data_out[16][3]. Patching with GND.
######## Missing driver on net \c0/data_out[16][2]. Patching with GND.
######## Missing driver on net \c0/data_out[16][1]. Patching with GND.
######## Missing driver on net \c0/data_out[16][0]. Patching with GND.
######## Missing driver on net \c0/data_out[15][7]. Patching with GND.
######## Missing driver on net \c0/data_out[15][6]. Patching with GND.
######## Missing driver on net \c0/data_out[15][5]. Patching with GND.
######## Missing driver on net \c0/data_out[15][4]. Patching with GND.
######## Missing driver on net \c0/data_out[15][3]. Patching with GND.
######## Missing driver on net \c0/data_out[15][2]. Patching with GND.
######## Missing driver on net \c0/data_out[15][1]. Patching with GND.
######## Missing driver on net \c0/data_out[15][0]. Patching with GND.
######## Missing driver on net \c0/data_out[14][7]. Patching with GND.
######## Missing driver on net \c0/data_out[14][6]. Patching with GND.
######## Missing driver on net \c0/data_out[14][5]. Patching with GND.
######## Missing driver on net \c0/data_out[14][4]. Patching with GND.
######## Missing driver on net \c0/data_out[14][3]. Patching with GND.
######## Missing driver on net \c0/data_out[14][2]. Patching with GND.
######## Missing driver on net \c0/data_out[14][1]. Patching with GND.
######## Missing driver on net \c0/data_out[14][0]. Patching with GND.
######## Missing driver on net \c0/data_out[13][7]. Patching with GND.
######## Missing driver on net \c0/data_out[13][6]. Patching with GND.
######## Missing driver on net \c0/data_out[13][5]. Patching with GND.
######## Missing driver on net \c0/data_out[13][4]. Patching with GND.
######## Missing driver on net \c0/data_out[13][3]. Patching with GND.
######## Missing driver on net \c0/data_out[13][2]. Patching with GND.
######## Missing driver on net \c0/data_out[13][1]. Patching with GND.
######## Missing driver on net \c0/data_out[13][0]. Patching with GND.
######## Missing driver on net \c0/data_out[12][7]. Patching with GND.
######## Missing driver on net \c0/data_out[12][6]. Patching with GND.
######## Missing driver on net \c0/data_out[12][5]. Patching with GND.
######## Missing driver on net \c0/data_out[12][4]. Patching with GND.
######## Missing driver on net \c0/data_out[12][3]. Patching with GND.
######## Missing driver on net \c0/data_out[12][2]. Patching with GND.
######## Missing driver on net \c0/data_out[12][1]. Patching with GND.
######## Missing driver on net \c0/data_out[12][0]. Patching with GND.
######## Missing driver on net \c0/data_out[11][7]. Patching with GND.
######## Missing driver on net \c0/data_out[11][6]. Patching with GND.
######## Missing driver on net \c0/data_out[11][5]. Patching with GND.
######## Missing driver on net \c0/data_out[11][4]. Patching with GND.
######## Missing driver on net \c0/data_out[11][3]. Patching with GND.
######## Missing driver on net \c0/data_out[11][2]. Patching with GND.
######## Missing driver on net \c0/data_out[11][1]. Patching with GND.
######## Missing driver on net \c0/data_out[11][0]. Patching with GND.
WARNING - synthesis: verilog/coms.v(370): Register \c0/data_out[4][7]_2217 is stuck at Zero. VDB-5013
WARNING - synthesis: verilog/coms.v(370): Register \c0/data_out[1][5]_2243 is stuck at One. VDB-5014



WARNING - synthesis: Bit 0 of Register \c0/UART_TRANSMITTER.state is stuck at Zero
WARNING - synthesis: Bit 1 of Register \c0/UART_TRANSMITTER.state is stuck at Zero
WARNING - synthesis: Bit 2 of Register \c0/UART_TRANSMITTER.state is stuck at Zero
WARNING - synthesis: Bit 3 of Register \c0/UART_TRANSMITTER.state is stuck at Zero
WARNING - synthesis: Bit 4 of Register \c0/UART_TRANSMITTER.state is stuck at Zero
WARNING - synthesis: Skipping pad insertion on PIN_4 due to black_box_pad_pin attribute.
WARNING - synthesis: Skipping pad insertion on PIN_5 due to black_box_pad_pin attribute.
WARNING - synthesis: Skipping pad insertion on PIN_6 due to black_box_pad_pin attribute.
WARNING - synthesis: Skipping pad insertion on PIN_10 due to black_box_pad_pin attribute.
WARNING - synthesis: Skipping pad insertion on PIN_11 due to black_box_pad_pin attribute.
WARNING - synthesis: Skipping pad insertion on PIN_12 due to black_box_pad_pin attribute.
WARNING - synthesis: verilog/coms.v(543): Register \c0/data_out_frame2[0]__i9 is stuck at One. VDB-5014
WARNING - synthesis: verilog/coms.v(543): Register \c0/data_out_frame2[0]__i11 is stuck at Zero. VDB-5013
Applying 1.000000 MHz constraint to all clocks

Writing scf file : template_Implmnt/template.scf

Results of NGD DRC are available in TinyFPGA_B_drc.log.

################### Begin Area Report (TinyFPGA_B)######################
Number of register bits => 566 of 7680 (7 % )
SB_CARRY => 177
SB_DFF => 384
SB_DFFE => 72
SB_DFFESR => 31
SB_DFFESS => 7
SB_DFFSR => 3
SB_DFFSS => 69
SB_GB_IO => 1
SB_IO => 14
SB_LUT4 => 1358
################### End Area Report ##################

################### Begin Clock Report ######################
Clock Nets
Number of Clocks: 1
  Net : CLK_c, loads : 566
Clock Enable Nets
Number of Clock Enables: 0
Top 0 highest fanout Clock Enables:
Highest fanout non-clock nets
Top 10 highest fanout non-clock nets:
  Net : c0/n11399, loads : 127
  Net : c0/byte_transmit_counter2_1, loads : 65
  Net : c0/rx/n17938, loads : 62
  Net : c0/byte_transmit_counter2_0, loads : 55
  Net : c0/n63, loads : 50
  Net : c0/byte_transmit_counter_0, loads : 49
  Net : c0/UART_TRANSMITTER.state_1, loads : 47
  Net : c0/UART_TRANSMITTER.state_0, loads : 39
  Net : c0/FRAME_MATCHER.i_1, loads : 39
  Net : c0/n11296, loads : 38
################### End Clock Report ##################

Timing Report Summary
--------------
--------------------------------------------------------------------------------
Constraint                              |   Constraint|       Actual|Levels
--------------------------------------------------------------------------------
                                        |             |             |
create_clock -period 1000.000000 -name  |             |             |
clk0 [get_nets CLK_c]                   |    1.000 MHz|   17.905 MHz|    35  
                                        |             |             |
--------------------------------------------------------------------------------


All constraints were met.


Peak Memory Usage: 178.688  MB

--------------------------------------------------------------
Elapsed CPU time for LSE flow : 3.614  secs
--------------------------------------------------------------
Current Implementation template_Implmnt its sbt path: /home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 3 seconds


"/media/external/iCEcube2/sbt_backend/bin/linux/opt/edifparser" "/media/external/iCEcube2/sbt_backend/devices/ICE40P08.dev" "/home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/template.edf " "/home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/netlist" "-pCM81" "-y/home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/constraints/pins.pcf " "-s/home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/constraints/clk.sdc " -c --devicename iCE40LP8K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:01:35

Parsing edif file: /home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/template.edf...
Parsing constraint file: /home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/constraints/pins.pcf...
start to read sdc/scf file /home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/template.scf
sdc_reader OK /home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/template.scf
start to read sdc/scf file /home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/constraints/clk.sdc
sdc_reader OK /home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/constraints/clk.sdc
Warning: Property lattice_noprune(1) in the instance hall1_input(ICE_IO) is not valid, it is ignored.
Warning: Property lattice_noprune(1) in the instance hall2_input(ICE_IO) is not valid, it is ignored.
Warning: Property lattice_noprune(1) in the instance hall3_input(ICE_IO) is not valid, it is ignored.
Warning: Property lattice_noprune(1) in the instance rx_input(ICE_IO) is not valid, it is ignored.
Warning: Property lattice_noprune(1) in the instance tx2_output(ICE_IO) is not valid, it is ignored.
Warning: Property lattice_noprune(1) in the instance tx_output(ICE_IO) is not valid, it is ignored.
Stored edif netlist at /home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B...
Warning: The terminal connectivity tx_output:LATCHINPUTVALUE is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity tx_output:INPUTCLK is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity tx_output:OUTPUTCLK is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity tx2_output:LATCHINPUTVALUE is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity tx2_output:INPUTCLK is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity tx2_output:OUTPUTCLK is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity rx_input:LATCHINPUTVALUE is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity rx_input:INPUTCLK is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity rx_input:OUTPUTENABLE is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity rx_input:OUTPUTCLK is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity hall3_input:LATCHINPUTVALUE is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity hall3_input:INPUTCLK is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity hall3_input:OUTPUTENABLE is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity hall3_input:OUTPUTCLK is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity hall2_input:LATCHINPUTVALUE is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity hall2_input:INPUTCLK is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity hall2_input:OUTPUTENABLE is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity hall2_input:OUTPUTCLK is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity hall1_input:LATCHINPUTVALUE is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity hall1_input:INPUTCLK is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity hall1_input:OUTPUTENABLE is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity hall1_input:OUTPUTCLK is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity USBPU_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity PIN_3_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity PIN_2_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity PIN_24_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity PIN_23_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity PIN_22_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity PIN_1_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity LED_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity CLK_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 000001
Warning: The terminal c0.data_out_7[[4__2196:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.data_out_7[[7__2193:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.data_out_6[[0__2208:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.data_out_7[[6__2194:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.data_out_7[[5__2195:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.tx.r_Bit_Index_i1:E is driven by default driver : VCC, Disconnecting it.

write Timing Constraint to /home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: TinyFPGA_B

EDF Parser run-time: 1 (sec)
edif parser succeed.


"/media/external/iCEcube2/sbt_backend/bin/linux/opt/sbtplacer" --des-lib "/home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --outdir "/home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/placer" --device-file "/media/external/iCEcube2/sbt_backend/devices/ICE40P08.dev" --package CM81 --deviceMarketName iCE40LP8K --sdc-file "/home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/Temp/sbt_temp.sdc" --lib-file "/media/external/iCEcube2/sbt_backend/devices/ice40LP8K.lib" --effort_level std --out-sdc-file "/home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/placer/TinyFPGA_B_pl.sdc"
starting placerrunning placerExecuting : /media/external/iCEcube2/sbt_backend/bin/linux/opt/sbtplacer --des-lib /home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B --outdir /home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/placer --device-file /media/external/iCEcube2/sbt_backend/devices/ICE40P08.dev --package CM81 --deviceMarketName iCE40LP8K --sdc-file /home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/Temp/sbt_temp.sdc --lib-file /media/external/iCEcube2/sbt_backend/devices/ice40LP8K.lib --effort_level std --out-sdc-file /home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/placer/TinyFPGA_B_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:22:02

W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_13, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_14, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_15, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_16, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_17, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_18, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_19, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_20, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_21, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_7, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_8, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_9, as it is not connected to any PAD
I2004: Option and Settings Summary
=============================================================
Device file          - /media/external/iCEcube2/sbt_backend/devices/ICE40P08.dev
Package              - CM81
Design database      - /home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B
SDC file             - /home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/Temp/sbt_temp.sdc
Output directory     - /home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/placer
Timing library       - /media/external/iCEcube2/sbt_backend/devices/ice40LP8K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: /home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B/BFPGA_DESIGN_ep
I2065: Reading device file : /media/external/iCEcube2/sbt_backend/devices/ICE40P08.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	1358
    Number of DFFs      	:	566
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	177
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	14
    Number of GBIOs     	:	1
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0


Phase 1
I2077: Start design legalization
W2216: SB_GB_IO 'CLK_pad' is assigned to a non-GB pin 'B2'. Replacing it with SB_IO 'CLK_pad' and SB_GB 'CLK_pad_gb'

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	2
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	2
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	4
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.0 (sec)

Phase 3
Warning-1034: Found non-unate timing arc, from pin "PACKAGEPIN" to pin "DIN0" of instance "CLK_pad", in the clock network. Converting the timing arc to positive-unate
SDC-Info-1101: Duty cycle not specified for clock. Assuming 50 percent dutycycle.

Design Statistics after Packing
    Number of LUTs      	:	1362
    Number of DFFs      	:	565
    Number of DFFs packed to IO	:	1
    Number of Carrys    	:	177

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	433
        LUT, DFF and CARRY	:	132
    Combinational LogicCells
        Only LUT         	:	752
        CARRY Only       	:	0
        LUT with CARRY   	:	45
    LogicCells                  :	1362/7680
    PLBs                        :	229/960
    BRAMs                       :	0/32
    IOs and GBIOs               :	15/63
    PLLs                        :	0/1


I2088: Phase 3, elapsed time : 1.4 (sec)

Phase 4
I2088: Phase 4, elapsed time : 0.2 (sec)

Phase 5
I2088: Phase 5, elapsed time : 3.4 (sec)

Phase 6
I2088: Phase 6, elapsed time : 62.1 (sec)

Final Design Statistics
    Number of LUTs      	:	1362
    Number of DFFs      	:	565
    Number of DFFs packed to IO	:	1
    Number of Carrys    	:	177
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	15
    Number of GBIOs     	:	0
    Number of GBs       	:	1
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0

Device Utilization Summary
    LogicCells                  :	1362/7680
    PLBs                        :	278/960
    BRAMs                       :	0/32
    IOs and GBIOs               :	15/63
    PLLs                        :	0/1



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 2
Clock: CLK | Frequency: 62.20 MHz | Target: 16.00 MHz
Clock: TinyFPGA_B|CLK | Frequency: N/A | Target: 1.00 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 67.6 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"/media/external/iCEcube2/sbt_backend/bin/linux/opt/packer" "/media/external/iCEcube2/sbt_backend/devices/ICE40P08.dev" "/home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --package CM81 --outdir "/home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/packer" --DRC_only  --translator "/media/external/iCEcube2/sbt_backend/bin/sdc_translator.tcl" --src_sdc_file "/home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/placer/TinyFPGA_B_pl.sdc" --dst_sdc_file "/home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/packer/TinyFPGA_B_pk.sdc" --devicename iCE40LP8K
starting packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:02:57

Begin Packing...
running packerinitializing finish
Total HPWL cost is 5839
used logic cells: 1362
Design Rule Checking Succeeded

DRC Checker run-time: 0 (sec)
packer succeed.


"/media/external/iCEcube2/sbt_backend/bin/linux/opt/sbrouter" "/media/external/iCEcube2/sbt_backend/devices/ICE40P08.dev" "/home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" "/media/external/iCEcube2/sbt_backend/devices/ice40LP8K.lib" --outdir "/home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/router" --sdf_file "/home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : /media/external/iCEcube2/sbt_backend/bin/linux/opt/sbrouter /media/external/iCEcube2/sbt_backend/devices/ICE40P08.dev /home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B /media/external/iCEcube2/sbt_backend/devices/ice40LP8K.lib --outdir /home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/router --sdf_file /home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:09:33

I1203: Reading Design TinyFPGA_B
Read design time: 0
I1202: Reading Architecture of device iCE40LP8K
Read device time: 9
I1209: Started routing
I1223: Total Nets : 1586 
I1212: Iteration  1 :   797 unrouted : 3 seconds
I1212: Iteration  2 :   160 unrouted : 3 seconds
I1212: Iteration  3 :    48 unrouted : 3 seconds
I1212: Iteration  4 :     0 unrouted : 2 seconds
I1215: Routing is successful
Routing time: 12
I1206: Completed routing
I1204: Writing Design TinyFPGA_B
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 22 seconds
 total           340808K
router succeed.

"/media/external/iCEcube2/sbt_backend/bin/linux/opt/netlister" --verilog "/home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.v" --vhdl "/home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.vhd" --lib "/home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --view rt --device "/media/external/iCEcube2/sbt_backend/devices/ICE40P08.dev" --splitio 
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:25:37

Generating Verilog & VHDL netlist files ...
Writing /home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.v
Writing /home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.vhd
Netlister succeeded.

Netlister run-time: 7 (sec)
netlist succeed.


"/media/external/iCEcube2/sbt_backend/bin/linux/opt/bitmap" "/media/external/iCEcube2/sbt_backend/devices/ICE40P08.dev" --design "/home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --device_name iCE40LP8K --package CM81 --outdir "/home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:24:49

Bit Stream File Size: 1080760 (1M 31K 440 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 2 (sec)
bitmap succeed.
/media/external/iCEcube2/LSE/bin/lin64/synthesis -f "template_lse.prj"
starting Synthesisrunning SynthesisCopyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2015 Lattice Semiconductor Corporation,  All rights reserved.
Thu Sep 12 21:08:33 2019


Command Line:  /media/external/iCEcube2/LSE/bin/lin64/synthesis -f template_lse.prj 

INFO - synthesis: Lattice Synthesis Engine Launched.
Synthesis options:
The -a option is SBTiCE40.
The -t option is CM81.
The -d option is iCE40LP8K.
                                                          

##########################################################

### Lattice Family : SBTiCE40

### Device  : iCE40LP8K

### Package : CM81

### Number of Logic Cells: 7680

### Number of RAM4k Blocks: 32

### Number of DSP Blocks: 0

### Number of PLLs: 2

### Number of IO Pins: 178

##########################################################

                                                          

Optimization goal = Area
The -top option is not used.
Target frequency = 1.000000 MHz.
Maximum fanout = 10000.
Timing path count = 3
RWCheckOnRam = 0

BRAM utilization = 100.000000 %
DSP usage = true (default)
DSP utilization = 100 % (default)
fsm_encoding_style = auto
resolve_mixed_drivers = 0
fix_gated_clocks = 1

Mux style = auto (Default)
Use Carry Chain = true
carry_chain_length = 0
Loop Limit = 1950.
Use IO Insertion = TRUE
Use IO Reg = AUTO

Resource Sharing = TRUE
Propagate Constants = TRUE
Remove Duplicate Registers = TRUE
Output EDIF file name = template_Implmnt/template.edf.
WARNING - synthesis: Option -force_gsr will be set to false when option -output_edif/-ngo are set
ROM style = auto
RAM style = auto
The -comp option is FALSE.
The -syn option is FALSE.
-p /home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1 (searchpath added)
Verilog design file = verilog/TinyFPGA_B.v
Verilog design file = verilog/uart_rx.v
Verilog design file = verilog/uart_tx.v
Verilog design file = verilog/coms.v
-sdc option: SDC file input not used.
WARNING - synthesis: Setting TinyFPGA_B as the top-level module. To specify the top-level module explicitly, use the -top option.
Technology check ok...

Analyzing Verilog file /media/external/iCEcube2/LSE/userware/unix/SYNTHESIS_HEADERS/machxo2.v. VERI-1482
Analyzing Verilog file /media/external/iCEcube2/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v. VERI-1482
Compile design.
Compile Design Begin
Analyzing Verilog file verilog/TinyFPGA_B.v. VERI-1482
WARNING - synthesis: verilog/TinyFPGA_B.v(125): identifier PHASES is used before its declaration. VERI-1875
WARNING - synthesis: verilog/TinyFPGA_B.v(126): identifier PHASES is used before its declaration. VERI-1875
WARNING - synthesis: verilog/TinyFPGA_B.v(127): identifier PHASES is used before its declaration. VERI-1875
WARNING - synthesis: verilog/TinyFPGA_B.v(128): identifier PHASES is used before its declaration. VERI-1875
WARNING - synthesis: verilog/TinyFPGA_B.v(129): identifier PHASES is used before its declaration. VERI-1875
WARNING - synthesis: verilog/TinyFPGA_B.v(130): identifier PHASES is used before its declaration. VERI-1875
Analyzing Verilog file verilog/uart_rx.v. VERI-1482
Analyzing Verilog file verilog/uart_tx.v. VERI-1482
Analyzing Verilog file verilog/coms.v. VERI-1482
Analyzing Verilog file /media/external/iCEcube2/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v. VERI-1482
WARNING - synthesis: /media/external/iCEcube2/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(79): assignment to input EVERI-1214
WARNING - synthesis: /media/external/iCEcube2/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(88): assignment to input EVERI-1214
WARNING - synthesis: /media/external/iCEcube2/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(98): assignment to input EVERI-1214
WARNING - synthesis: /media/external/iCEcube2/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(108): assignment to input EVERI-1214
WARNING - synthesis: /media/external/iCEcube2/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(118): assignment to input EVERI-1214
WARNING - synthesis: /media/external/iCEcube2/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(170): assignment to input EVERI-1214
WARNING - synthesis: /media/external/iCEcube2/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(179): assignment to input EVERI-1214
WARNING - synthesis: /media/external/iCEcube2/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(189): assignment to input EVERI-1214
WARNING - synthesis: /media/external/iCEcube2/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(199): assignment to input EVERI-1214
WARNING - synthesis: /media/external/iCEcube2/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(209): assignment to input EVERI-1214
WARNING - synthesis: /media/external/iCEcube2/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(3725): empty port in module declaration. VERI-1294
Top module name (Verilog): TinyFPGA_B
INFO - synthesis: verilog/TinyFPGA_B.v(2): compiling module TinyFPGA_B. VERI-1018
INFO - synthesis: /media/external/iCEcube2/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(502): compiling module SB_IO(PIN_TYPE=6'b101001,PULLUP=1'b1). VERI-1018
INFO - synthesis: /media/external/iCEcube2/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(502): compiling module SB_IO(PIN_TYPE=6'b01,PULLUP=1'b1). VERI-1018
WARNING - synthesis: verilog/TinyFPGA_B.v(71): expression size 32 truncated to fit in target size 26. VERI-1209
INFO - synthesis: verilog/coms.v(1): compiling module coms. VERI-1018
INFO - synthesis: verilog/uart_tx.v(14): compiling module uart_tx. VERI-1018
WARNING - synthesis: verilog/uart_tx.v(70): expression size 32 truncated to fit in target size 9. VERI-1209
WARNING - synthesis: verilog/uart_tx.v(88): expression size 32 truncated to fit in target size 9. VERI-1209
WARNING - synthesis: verilog/uart_tx.v(98): expression size 32 truncated to fit in target size 3. VERI-1209
WARNING - synthesis: verilog/uart_tx.v(118): expression size 32 truncated to fit in target size 9. VERI-1209
WARNING - synthesis: verilog/coms.v(300): expression size 32 truncated to fit in target size 8. VERI-1209
WARNING - synthesis: verilog/coms.v(311): expression size 32 truncated to fit in target size 14. VERI-1209
WARNING - synthesis: verilog/coms.v(333): expression size 32 truncated to fit in target size 8. VERI-1209
WARNING - synthesis: verilog/coms.v(358): expression size 32 truncated to fit in target size 8. VERI-1209
INFO - synthesis: verilog/uart_rx.v(14): compiling module uart_rx. VERI-1018
WARNING - synthesis: verilog/uart_rx.v(80): expression size 32 truncated to fit in target size 8. VERI-1209
WARNING - synthesis: verilog/uart_rx.v(91): expression size 32 truncated to fit in target size 8. VERI-1209
WARNING - synthesis: verilog/uart_rx.v(102): expression size 32 truncated to fit in target size 3. VERI-1209
WARNING - synthesis: verilog/uart_rx.v(120): expression size 32 truncated to fit in target size 8. VERI-1209
WARNING - synthesis: verilog/coms.v(388): index 152 is out of range [151:0] for data_in_field. VERI-1216
WARNING - synthesis: verilog/coms.v(394): index 152 is out of range [151:0] for data_out_field2. VERI-1216
WARNING - synthesis: verilog/coms.v(485): expression size 32 truncated to fit in target size 8. VERI-1209
WARNING - synthesis: verilog/coms.v(21): net data_out[20][7] does not have a driver. VDB-1002
WARNING - synthesis: verilog/TinyFPGA_B.v(95): actual bit length 32 differs from formal bit length 16 for port current. VERI-1330
WARNING - synthesis: verilog/TinyFPGA_B.v(139): instantiating unknown module motorControl. VERI-1063
WARNING - synthesis: verilog/TinyFPGA_B.v(45): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/TinyFPGA_B.v(53): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/TinyFPGA_B.v(61): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/TinyFPGA_B.v(97): input port ID[7] is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/TinyFPGA_B.v(107): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/TinyFPGA_B.v(115): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/TinyFPGA_B.v(123): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
Last elaborated design is TinyFPGA_B()
Loading NGL library '/media/external/iCEcube2/LSE/xo2c00/data/xo2clib.ngl'...
Loading NGL library '/media/external/iCEcube2/LSE/or5g00/data/orc5glib.ngl'...
Top-level module name = TinyFPGA_B.
WARNING - synthesis: verilog/TinyFPGA_B.v(45): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/TinyFPGA_B.v(53): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/TinyFPGA_B.v(61): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/TinyFPGA_B.v(97): input port ID[7] is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/TinyFPGA_B.v(107): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/TinyFPGA_B.v(115): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/TinyFPGA_B.v(123): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/coms.v(21): net data_out[20][7] does not have a driver. VDB-1002
WARNING - synthesis: Net hall1 has following drivers :
	 instance hall1_input



ERROR - synthesis: verilog/TinyFPGA_B.v(139): net hall1 is constantly driven from multiple places at instance control, on port hall1. VDB-1000
Synthesis failed.
Synthesis batch mode runtime 0 seconds/media/external/iCEcube2/LSE/bin/lin64/synthesis -f "template_lse.prj"
starting Synthesisrunning SynthesisCopyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2015 Lattice Semiconductor Corporation,  All rights reserved.
Thu Sep 12 21:10:21 2019


Command Line:  /media/external/iCEcube2/LSE/bin/lin64/synthesis -f template_lse.prj 

INFO - synthesis: Lattice Synthesis Engine Launched.
Synthesis options:
The -a option is SBTiCE40.
The -t option is CM81.
The -d option is iCE40LP8K.
                                                          

##########################################################

### Lattice Family : SBTiCE40

### Device  : iCE40LP8K

### Package : CM81

### Number of Logic Cells: 7680

### Number of RAM4k Blocks: 32

### Number of DSP Blocks: 0

### Number of PLLs: 2

### Number of IO Pins: 178

##########################################################

                                                          

Optimization goal = Area
The -top option is not used.
Target frequency = 1.000000 MHz.
Maximum fanout = 10000.
Timing path count = 3
RWCheckOnRam = 0

BRAM utilization = 100.000000 %
DSP usage = true (default)
DSP utilization = 100 % (default)
fsm_encoding_style = auto
resolve_mixed_drivers = 0
fix_gated_clocks = 1

Mux style = auto (Default)
Use Carry Chain = true
carry_chain_length = 0
Loop Limit = 1950.
Use IO Insertion = TRUE
Use IO Reg = AUTO

Resource Sharing = TRUE
Propagate Constants = TRUE
Remove Duplicate Registers = TRUE
Output EDIF file name = template_Implmnt/template.edf.
WARNING - synthesis: Option -force_gsr will be set to false when option -output_edif/-ngo are set
ROM style = auto
RAM style = auto
The -comp option is FALSE.
The -syn option is FALSE.
-p /home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1 (searchpath added)
Verilog design file = verilog/TinyFPGA_B.v
Verilog design file = verilog/uart_rx.v
Verilog design file = verilog/uart_tx.v
Verilog design file = verilog/coms.v
-sdc option: SDC file input not used.
WARNING - synthesis: Setting TinyFPGA_B as the top-level module. To specify the top-level module explicitly, use the -top option.
Technology check ok...

Analyzing Verilog file /media/external/iCEcube2/LSE/userware/unix/SYNTHESIS_HEADERS/machxo2.v. VERI-1482
Analyzing Verilog file /media/external/iCEcube2/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v. VERI-1482
Compile design.
Compile Design Begin
Analyzing Verilog file verilog/TinyFPGA_B.v. VERI-1482
WARNING - synthesis: verilog/TinyFPGA_B.v(125): identifier PHASES is used before its declaration. VERI-1875
WARNING - synthesis: verilog/TinyFPGA_B.v(126): identifier PHASES is used before its declaration. VERI-1875
WARNING - synthesis: verilog/TinyFPGA_B.v(127): identifier PHASES is used before its declaration. VERI-1875
WARNING - synthesis: verilog/TinyFPGA_B.v(128): identifier PHASES is used before its declaration. VERI-1875
WARNING - synthesis: verilog/TinyFPGA_B.v(129): identifier PHASES is used before its declaration. VERI-1875
WARNING - synthesis: verilog/TinyFPGA_B.v(130): identifier PHASES is used before its declaration. VERI-1875
Analyzing Verilog file verilog/uart_rx.v. VERI-1482
Analyzing Verilog file verilog/uart_tx.v. VERI-1482
Analyzing Verilog file verilog/coms.v. VERI-1482
Analyzing Verilog file /media/external/iCEcube2/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v. VERI-1482
WARNING - synthesis: /media/external/iCEcube2/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(79): assignment to input EVERI-1214
WARNING - synthesis: /media/external/iCEcube2/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(88): assignment to input EVERI-1214
WARNING - synthesis: /media/external/iCEcube2/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(98): assignment to input EVERI-1214
WARNING - synthesis: /media/external/iCEcube2/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(108): assignment to input EVERI-1214
WARNING - synthesis: /media/external/iCEcube2/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(118): assignment to input EVERI-1214
WARNING - synthesis: /media/external/iCEcube2/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(170): assignment to input EVERI-1214
WARNING - synthesis: /media/external/iCEcube2/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(179): assignment to input EVERI-1214
WARNING - synthesis: /media/external/iCEcube2/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(189): assignment to input EVERI-1214
WARNING - synthesis: /media/external/iCEcube2/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(199): assignment to input EVERI-1214
WARNING - synthesis: /media/external/iCEcube2/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(209): assignment to input EVERI-1214
WARNING - synthesis: /media/external/iCEcube2/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(3725): empty port in module declaration. VERI-1294
Top module name (Verilog): TinyFPGA_B
INFO - synthesis: verilog/TinyFPGA_B.v(2): compiling module TinyFPGA_B. VERI-1018
INFO - synthesis: /media/external/iCEcube2/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(502): compiling module SB_IO(PIN_TYPE=6'b101001,PULLUP=1'b1). VERI-1018
INFO - synthesis: /media/external/iCEcube2/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(502): compiling module SB_IO(PIN_TYPE=6'b01,PULLUP=1'b1). VERI-1018
WARNING - synthesis: verilog/TinyFPGA_B.v(71): expression size 32 truncated to fit in target size 26. VERI-1209
INFO - synthesis: verilog/coms.v(1): compiling module coms. VERI-1018
INFO - synthesis: verilog/uart_tx.v(14): compiling module uart_tx. VERI-1018
WARNING - synthesis: verilog/uart_tx.v(70): expression size 32 truncated to fit in target size 9. VERI-1209
WARNING - synthesis: verilog/uart_tx.v(88): expression size 32 truncated to fit in target size 9. VERI-1209
WARNING - synthesis: verilog/uart_tx.v(98): expression size 32 truncated to fit in target size 3. VERI-1209
WARNING - synthesis: verilog/uart_tx.v(118): expression size 32 truncated to fit in target size 9. VERI-1209
WARNING - synthesis: verilog/coms.v(300): expression size 32 truncated to fit in target size 8. VERI-1209
WARNING - synthesis: verilog/coms.v(311): expression size 32 truncated to fit in target size 14. VERI-1209
WARNING - synthesis: verilog/coms.v(333): expression size 32 truncated to fit in target size 8. VERI-1209
WARNING - synthesis: verilog/coms.v(358): expression size 32 truncated to fit in target size 8. VERI-1209
INFO - synthesis: verilog/uart_rx.v(14): compiling module uart_rx. VERI-1018
WARNING - synthesis: verilog/uart_rx.v(80): expression size 32 truncated to fit in target size 8. VERI-1209
WARNING - synthesis: verilog/uart_rx.v(91): expression size 32 truncated to fit in target size 8. VERI-1209
WARNING - synthesis: verilog/uart_rx.v(102): expression size 32 truncated to fit in target size 3. VERI-1209
WARNING - synthesis: verilog/uart_rx.v(120): expression size 32 truncated to fit in target size 8. VERI-1209
WARNING - synthesis: verilog/coms.v(388): index 152 is out of range [151:0] for data_in_field. VERI-1216
WARNING - synthesis: verilog/coms.v(394): index 152 is out of range [151:0] for data_out_field2. VERI-1216
WARNING - synthesis: verilog/coms.v(485): expression size 32 truncated to fit in target size 8. VERI-1209
WARNING - synthesis: verilog/coms.v(21): net data_out[20][7] does not have a driver. VDB-1002
WARNING - synthesis: verilog/TinyFPGA_B.v(95): actual bit length 32 differs from formal bit length 16 for port current. VERI-1330
WARNING - synthesis: verilog/TinyFPGA_B.v(139): instantiating unknown module motorControl. VERI-1063
WARNING - synthesis: verilog/TinyFPGA_B.v(45): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/TinyFPGA_B.v(53): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/TinyFPGA_B.v(61): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/TinyFPGA_B.v(97): input port ID[7] is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/TinyFPGA_B.v(107): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/TinyFPGA_B.v(115): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/TinyFPGA_B.v(123): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
Last elaborated design is TinyFPGA_B()
Loading NGL library '/media/external/iCEcube2/LSE/xo2c00/data/xo2clib.ngl'...
Loading NGL library '/media/external/iCEcube2/LSE/or5g00/data/orc5glib.ngl'...
Top-level module name = TinyFPGA_B.
WARNING - synthesis: verilog/TinyFPGA_B.v(45): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/TinyFPGA_B.v(53): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/TinyFPGA_B.v(61): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/TinyFPGA_B.v(97): input port ID[7] is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/TinyFPGA_B.v(107): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/TinyFPGA_B.v(115): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/TinyFPGA_B.v(123): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/coms.v(21): net data_out[20][7] does not have a driver. VDB-1002
######## Converting I/O port PIN_1 to input.
######## Converting I/O port PIN_2 to input.
######## Converting I/O port PIN_3 to input.
######## Converting I/O port PIN_7 to input.
######## Converting I/O port PIN_8 to input.
######## Converting I/O port PIN_9 to input.
######## Converting I/O port PIN_13 to input.
######## Converting I/O port PIN_14 to input.
######## Converting I/O port PIN_15 to input.
######## Converting I/O port PIN_16 to input.
######## Converting I/O port PIN_17 to input.
######## Converting I/O port PIN_18 to input.
######## Converting I/O port PIN_19 to input.
######## Converting I/O port PIN_20 to input.
######## Converting I/O port PIN_21 to input.
######## Converting I/O port PIN_22 to input.
######## Converting I/O port PIN_23 to input.
######## Converting I/O port PIN_24 to input.
WARNING - synthesis: verilog/coms.v(9): net \c0/ID[7] does not have a driver. VDB-1002
######## Missing driver on net \c0/ID[7]. Patching with GND.
######## Missing driver on net \c0/ID[6]. Patching with GND.
######## Missing driver on net \c0/ID[5]. Patching with GND.
######## Missing driver on net \c0/ID[4]. Patching with GND.
######## Missing driver on net \c0/ID[3]. Patching with GND.
######## Missing driver on net \c0/ID[2]. Patching with GND.
######## Missing driver on net \c0/ID[1]. Patching with GND.
######## Missing driver on net \c0/ID[0]. Patching with GND.
######## Missing driver on net \c0/data_out[20][7]. Patching with GND.
######## Missing driver on net \c0/data_out[20][6]. Patching with GND.
######## Missing driver on net \c0/data_out[20][5]. Patching with GND.
######## Missing driver on net \c0/data_out[20][4]. Patching with GND.
######## Missing driver on net \c0/data_out[20][3]. Patching with GND.
######## Missing driver on net \c0/data_out[20][2]. Patching with GND.
######## Missing driver on net \c0/data_out[20][1]. Patching with GND.
######## Missing driver on net \c0/data_out[20][0]. Patching with GND.
######## Missing driver on net \c0/data_out[19][7]. Patching with GND.
######## Missing driver on net \c0/data_out[19][6]. Patching with GND.
######## Missing driver on net \c0/data_out[19][5]. Patching with GND.
######## Missing driver on net \c0/data_out[19][4]. Patching with GND.
######## Missing driver on net \c0/data_out[19][3]. Patching with GND.
######## Missing driver on net \c0/data_out[19][2]. Patching with GND.
######## Missing driver on net \c0/data_out[19][1]. Patching with GND.
######## Missing driver on net \c0/data_out[19][0]. Patching with GND.
######## Missing driver on net \c0/data_out[18][7]. Patching with GND.
######## Missing driver on net \c0/data_out[18][6]. Patching with GND.
######## Missing driver on net \c0/data_out[18][5]. Patching with GND.
######## Missing driver on net \c0/data_out[18][4]. Patching with GND.
######## Missing driver on net \c0/data_out[18][3]. Patching with GND.
######## Missing driver on net \c0/data_out[18][2]. Patching with GND.
######## Missing driver on net \c0/data_out[18][1]. Patching with GND.
######## Missing driver on net \c0/data_out[18][0]. Patching with GND.
######## Missing driver on net \c0/data_out[17][7]. Patching with GND.
######## Missing driver on net \c0/data_out[17][6]. Patching with GND.
######## Missing driver on net \c0/data_out[17][5]. Patching with GND.
######## Missing driver on net \c0/data_out[17][4]. Patching with GND.
######## Missing driver on net \c0/data_out[17][3]. Patching with GND.
######## Missing driver on net \c0/data_out[17][2]. Patching with GND.
######## Missing driver on net \c0/data_out[17][1]. Patching with GND.
######## Missing driver on net \c0/data_out[17][0]. Patching with GND.
######## Missing driver on net \c0/data_out[16][7]. Patching with GND.
######## Missing driver on net \c0/data_out[16][6]. Patching with GND.
######## Missing driver on net \c0/data_out[16][5]. Patching with GND.
######## Missing driver on net \c0/data_out[16][4]. Patching with GND.
######## Missing driver on net \c0/data_out[16][3]. Patching with GND.
######## Missing driver on net \c0/data_out[16][2]. Patching with GND.
######## Missing driver on net \c0/data_out[16][1]. Patching with GND.
######## Missing driver on net \c0/data_out[16][0]. Patching with GND.
######## Missing driver on net \c0/data_out[15][7]. Patching with GND.
######## Missing driver on net \c0/data_out[15][6]. Patching with GND.
######## Missing driver on net \c0/data_out[15][5]. Patching with GND.
######## Missing driver on net \c0/data_out[15][4]. Patching with GND.
######## Missing driver on net \c0/data_out[15][3]. Patching with GND.
######## Missing driver on net \c0/data_out[15][2]. Patching with GND.
######## Missing driver on net \c0/data_out[15][1]. Patching with GND.
######## Missing driver on net \c0/data_out[15][0]. Patching with GND.
######## Missing driver on net \c0/data_out[14][7]. Patching with GND.
######## Missing driver on net \c0/data_out[14][6]. Patching with GND.
######## Missing driver on net \c0/data_out[14][5]. Patching with GND.
######## Missing driver on net \c0/data_out[14][4]. Patching with GND.
######## Missing driver on net \c0/data_out[14][3]. Patching with GND.
######## Missing driver on net \c0/data_out[14][2]. Patching with GND.
######## Missing driver on net \c0/data_out[14][1]. Patching with GND.
######## Missing driver on net \c0/data_out[14][0]. Patching with GND.
######## Missing driver on net \c0/data_out[13][7]. Patching with GND.
######## Missing driver on net \c0/data_out[13][6]. Patching with GND.
######## Missing driver on net \c0/data_out[13][5]. Patching with GND.
######## Missing driver on net \c0/data_out[13][4]. Patching with GND.
######## Missing driver on net \c0/data_out[13][3]. Patching with GND.
######## Missing driver on net \c0/data_out[13][2]. Patching with GND.
######## Missing driver on net \c0/data_out[13][1]. Patching with GND.
######## Missing driver on net \c0/data_out[13][0]. Patching with GND.
######## Missing driver on net \c0/data_out[12][7]. Patching with GND.
######## Missing driver on net \c0/data_out[12][6]. Patching with GND.
######## Missing driver on net \c0/data_out[12][5]. Patching with GND.
######## Missing driver on net \c0/data_out[12][4]. Patching with GND.
######## Missing driver on net \c0/data_out[12][3]. Patching with GND.
######## Missing driver on net \c0/data_out[12][2]. Patching with GND.
######## Missing driver on net \c0/data_out[12][1]. Patching with GND.
######## Missing driver on net \c0/data_out[12][0]. Patching with GND.
######## Missing driver on net \c0/data_out[11][7]. Patching with GND.
######## Missing driver on net \c0/data_out[11][6]. Patching with GND.
######## Missing driver on net \c0/data_out[11][5]. Patching with GND.
######## Missing driver on net \c0/data_out[11][4]. Patching with GND.
######## Missing driver on net \c0/data_out[11][3]. Patching with GND.
######## Missing driver on net \c0/data_out[11][2]. Patching with GND.
######## Missing driver on net \c0/data_out[11][1]. Patching with GND.
######## Missing driver on net \c0/data_out[11][0]. Patching with GND.
WARNING - synthesis: verilog/coms.v(370): Register \c0/data_out[4][7]_2217 is stuck at Zero. VDB-5013
WARNING - synthesis: verilog/coms.v(370): Register \c0/data_out[1][5]_2243 is stuck at One. VDB-5014



WARNING - synthesis: Bit 0 of Register \c0/UART_TRANSMITTER.state is stuck at Zero
WARNING - synthesis: Bit 1 of Register \c0/UART_TRANSMITTER.state is stuck at Zero
WARNING - synthesis: Bit 2 of Register \c0/UART_TRANSMITTER.state is stuck at Zero
WARNING - synthesis: Bit 3 of Register \c0/UART_TRANSMITTER.state is stuck at Zero
WARNING - synthesis: Bit 4 of Register \c0/UART_TRANSMITTER.state is stuck at Zero
WARNING - synthesis: Skipping pad insertion on PIN_4 due to black_box_pad_pin attribute.
WARNING - synthesis: Skipping pad insertion on PIN_5 due to black_box_pad_pin attribute.
WARNING - synthesis: Skipping pad insertion on PIN_6 due to black_box_pad_pin attribute.
WARNING - synthesis: Skipping pad insertion on PIN_10 due to black_box_pad_pin attribute.
WARNING - synthesis: Skipping pad insertion on PIN_11 due to black_box_pad_pin attribute.
WARNING - synthesis: Skipping pad insertion on PIN_12 due to black_box_pad_pin attribute.
WARNING - synthesis: verilog/coms.v(543): Register \c0/data_out_frame2[0]__i9 is stuck at One. VDB-5014
WARNING - synthesis: verilog/coms.v(543): Register \c0/data_out_frame2[0]__i11 is stuck at Zero. VDB-5013
Applying 1.000000 MHz constraint to all clocks

Writing scf file : template_Implmnt/template.scf

Results of NGD DRC are available in TinyFPGA_B_drc.log.

################### Begin Area Report (TinyFPGA_B)######################
Number of register bits => 550 of 7680 (7 % )
SB_CARRY => 168
SB_DFF => 387
SB_DFFE => 67
SB_DFFESR => 17
SB_DFFESS => 7
SB_DFFSR => 3
SB_DFFSS => 69
SB_GB_IO => 1
SB_IO => 14
SB_LUT4 => 1340
################### End Area Report ##################

################### Begin BlackBox Report ######################
motorControl => 1
################### End BlackBox Report ##################

################### Begin Clock Report ######################
Clock Nets
Number of Clocks: 1
  Net : CLK_c, loads : 550
Clock Enable Nets
Number of Clock Enables: 0
Top 0 highest fanout Clock Enables:
Highest fanout non-clock nets
Top 10 highest fanout non-clock nets:
  Net : c0/n10728, loads : 127
  Net : c0/n13149, loads : 70
  Net : c0/byte_transmit_counter2_1, loads : 66
  Net : c0/rx/n17925, loads : 62
  Net : c0/byte_transmit_counter2_0, loads : 55
  Net : c0/byte_transmit_counter_0, loads : 48
  Net : c0/UART_TRANSMITTER.state_1, loads : 46
  Net : c0/UART_TRANSMITTER.state_0, loads : 39
  Net : c0/n10599, loads : 38
  Net : c0/n1037, loads : 36
################### End Clock Report ##################

Timing Report Summary
--------------
--------------------------------------------------------------------------------
Constraint                              |   Constraint|       Actual|Levels
--------------------------------------------------------------------------------
                                        |             |             |
create_clock -period 1000.000000 -name  |             |             |
clk0 [get_nets CLK_c]                   |    1.000 MHz|   17.903 MHz|    35  
                                        |             |             |
--------------------------------------------------------------------------------


All constraints were met.


Peak Memory Usage: 180.008  MB

--------------------------------------------------------------
Elapsed CPU time for LSE flow : 3.515  secs
--------------------------------------------------------------
Current Implementation template_Implmnt its sbt path: /home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 3 seconds


"/media/external/iCEcube2/sbt_backend/bin/linux/opt/edifparser" "/media/external/iCEcube2/sbt_backend/devices/ICE40P08.dev" "/home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/template.edf " "/home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/netlist" "-pCM81" "-y/home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/constraints/pins.pcf " "-s/home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/constraints/clk.sdc " -c --devicename iCE40LP8K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:01:35

Parsing edif file: /home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/template.edf...
Error: Module motorControl is not a valid primitive. Please check!
/media/external/iCEcube2/LSE/bin/lin64/synthesis -f "template_lse.prj"
starting Synthesisrunning SynthesisCopyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2015 Lattice Semiconductor Corporation,  All rights reserved.
Thu Sep 12 21:10:44 2019


Command Line:  /media/external/iCEcube2/LSE/bin/lin64/synthesis -f template_lse.prj 

INFO - synthesis: Lattice Synthesis Engine Launched.
Synthesis options:
The -a option is SBTiCE40.
The -t option is CM81.
The -d option is iCE40LP8K.
                                                          

##########################################################

### Lattice Family : SBTiCE40

### Device  : iCE40LP8K

### Package : CM81

### Number of Logic Cells: 7680

### Number of RAM4k Blocks: 32

### Number of DSP Blocks: 0

### Number of PLLs: 2

### Number of IO Pins: 178

##########################################################

                                                          

Optimization goal = Area
The -top option is not used.
Target frequency = 1.000000 MHz.
Maximum fanout = 10000.
Timing path count = 3
RWCheckOnRam = 0

BRAM utilization = 100.000000 %
DSP usage = true (default)
DSP utilization = 100 % (default)
fsm_encoding_style = auto
resolve_mixed_drivers = 0
fix_gated_clocks = 1

Mux style = auto (Default)
Use Carry Chain = true
carry_chain_length = 0
Loop Limit = 1950.
Use IO Insertion = TRUE
Use IO Reg = AUTO

Resource Sharing = TRUE
Propagate Constants = TRUE
Remove Duplicate Registers = TRUE
Output EDIF file name = template_Implmnt/template.edf.
WARNING - synthesis: Option -force_gsr will be set to false when option -output_edif/-ngo are set
ROM style = auto
RAM style = auto
The -comp option is FALSE.
The -syn option is FALSE.
-p /home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1 (searchpath added)
Verilog design file = verilog/TinyFPGA_B.v
Verilog design file = verilog/uart_rx.v
Verilog design file = verilog/uart_tx.v
Verilog design file = verilog/coms.v
Verilog design file = verilog/motorControl.v
-sdc option: SDC file input not used.
ERROR - synthesis: verilog/motorControl.v(6): syntax error near reg. VERI-1137
Synthesis failed.
Synthesis batch mode runtime 0 seconds/media/external/iCEcube2/LSE/bin/lin64/synthesis -f "template_lse.prj"
starting Synthesisrunning SynthesisCopyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2015 Lattice Semiconductor Corporation,  All rights reserved.
Thu Sep 12 21:11:03 2019


Command Line:  /media/external/iCEcube2/LSE/bin/lin64/synthesis -f template_lse.prj 

INFO - synthesis: Lattice Synthesis Engine Launched.
Synthesis options:
The -a option is SBTiCE40.
The -t option is CM81.
The -d option is iCE40LP8K.
                                                          

##########################################################

### Lattice Family : SBTiCE40

### Device  : iCE40LP8K

### Package : CM81

### Number of Logic Cells: 7680

### Number of RAM4k Blocks: 32

### Number of DSP Blocks: 0

### Number of PLLs: 2

### Number of IO Pins: 178

##########################################################

                                                          

Optimization goal = Area
The -top option is not used.
Target frequency = 1.000000 MHz.
Maximum fanout = 10000.
Timing path count = 3
RWCheckOnRam = 0

BRAM utilization = 100.000000 %
DSP usage = true (default)
DSP utilization = 100 % (default)
fsm_encoding_style = auto
resolve_mixed_drivers = 0
fix_gated_clocks = 1

Mux style = auto (Default)
Use Carry Chain = true
carry_chain_length = 0
Loop Limit = 1950.
Use IO Insertion = TRUE
Use IO Reg = AUTO

Resource Sharing = TRUE
Propagate Constants = TRUE
Remove Duplicate Registers = TRUE
Output EDIF file name = template_Implmnt/template.edf.
WARNING - synthesis: Option -force_gsr will be set to false when option -output_edif/-ngo are set
ROM style = auto
RAM style = auto
The -comp option is FALSE.
The -syn option is FALSE.
-p /home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1 (searchpath added)
Verilog design file = verilog/TinyFPGA_B.v
Verilog design file = verilog/uart_rx.v
Verilog design file = verilog/uart_tx.v
Verilog design file = verilog/coms.v
Verilog design file = verilog/motorControl.v
-sdc option: SDC file input not used.
WARNING - synthesis: Setting TinyFPGA_B as the top-level module. To specify the top-level module explicitly, use the -top option.
Technology check ok...

Analyzing Verilog file /media/external/iCEcube2/LSE/userware/unix/SYNTHESIS_HEADERS/machxo2.v. VERI-1482
Analyzing Verilog file /media/external/iCEcube2/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v. VERI-1482
Compile design.
Compile Design Begin
Analyzing Verilog file verilog/TinyFPGA_B.v. VERI-1482
WARNING - synthesis: verilog/TinyFPGA_B.v(125): identifier PHASES is used before its declaration. VERI-1875
WARNING - synthesis: verilog/TinyFPGA_B.v(126): identifier PHASES is used before its declaration. VERI-1875
WARNING - synthesis: verilog/TinyFPGA_B.v(127): identifier PHASES is used before its declaration. VERI-1875
WARNING - synthesis: verilog/TinyFPGA_B.v(128): identifier PHASES is used before its declaration. VERI-1875
WARNING - synthesis: verilog/TinyFPGA_B.v(129): identifier PHASES is used before its declaration. VERI-1875
WARNING - synthesis: verilog/TinyFPGA_B.v(130): identifier PHASES is used before its declaration. VERI-1875
Analyzing Verilog file verilog/uart_rx.v. VERI-1482
Analyzing Verilog file verilog/uart_tx.v. VERI-1482
Analyzing Verilog file verilog/coms.v. VERI-1482
Analyzing Verilog file verilog/motorControl.v. VERI-1482
Analyzing Verilog file /media/external/iCEcube2/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v. VERI-1482
WARNING - synthesis: /media/external/iCEcube2/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(79): assignment to input EVERI-1214
WARNING - synthesis: /media/external/iCEcube2/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(88): assignment to input EVERI-1214
WARNING - synthesis: /media/external/iCEcube2/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(98): assignment to input EVERI-1214
WARNING - synthesis: /media/external/iCEcube2/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(108): assignment to input EVERI-1214
WARNING - synthesis: /media/external/iCEcube2/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(118): assignment to input EVERI-1214
WARNING - synthesis: /media/external/iCEcube2/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(170): assignment to input EVERI-1214
WARNING - synthesis: /media/external/iCEcube2/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(179): assignment to input EVERI-1214
WARNING - synthesis: /media/external/iCEcube2/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(189): assignment to input EVERI-1214
WARNING - synthesis: /media/external/iCEcube2/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(199): assignment to input EVERI-1214
WARNING - synthesis: /media/external/iCEcube2/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(209): assignment to input EVERI-1214
WARNING - synthesis: /media/external/iCEcube2/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(3725): empty port in module declaration. VERI-1294
Top module name (Verilog): TinyFPGA_B
INFO - synthesis: verilog/TinyFPGA_B.v(2): compiling module TinyFPGA_B. VERI-1018
INFO - synthesis: /media/external/iCEcube2/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(502): compiling module SB_IO(PIN_TYPE=6'b101001,PULLUP=1'b1). VERI-1018
INFO - synthesis: /media/external/iCEcube2/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(502): compiling module SB_IO(PIN_TYPE=6'b01,PULLUP=1'b1). VERI-1018
WARNING - synthesis: verilog/TinyFPGA_B.v(71): expression size 32 truncated to fit in target size 26. VERI-1209
INFO - synthesis: verilog/coms.v(1): compiling module coms. VERI-1018
INFO - synthesis: verilog/uart_tx.v(14): compiling module uart_tx. VERI-1018
WARNING - synthesis: verilog/uart_tx.v(70): expression size 32 truncated to fit in target size 9. VERI-1209
WARNING - synthesis: verilog/uart_tx.v(88): expression size 32 truncated to fit in target size 9. VERI-1209
WARNING - synthesis: verilog/uart_tx.v(98): expression size 32 truncated to fit in target size 3. VERI-1209
WARNING - synthesis: verilog/uart_tx.v(118): expression size 32 truncated to fit in target size 9. VERI-1209
WARNING - synthesis: verilog/coms.v(300): expression size 32 truncated to fit in target size 8. VERI-1209
WARNING - synthesis: verilog/coms.v(311): expression size 32 truncated to fit in target size 14. VERI-1209
WARNING - synthesis: verilog/coms.v(333): expression size 32 truncated to fit in target size 8. VERI-1209
WARNING - synthesis: verilog/coms.v(358): expression size 32 truncated to fit in target size 8. VERI-1209
INFO - synthesis: verilog/uart_rx.v(14): compiling module uart_rx. VERI-1018
WARNING - synthesis: verilog/uart_rx.v(80): expression size 32 truncated to fit in target size 8. VERI-1209
WARNING - synthesis: verilog/uart_rx.v(91): expression size 32 truncated to fit in target size 8. VERI-1209
WARNING - synthesis: verilog/uart_rx.v(102): expression size 32 truncated to fit in target size 3. VERI-1209
WARNING - synthesis: verilog/uart_rx.v(120): expression size 32 truncated to fit in target size 8. VERI-1209
WARNING - synthesis: verilog/coms.v(388): index 152 is out of range [151:0] for data_in_field. VERI-1216
WARNING - synthesis: verilog/coms.v(394): index 152 is out of range [151:0] for data_out_field2. VERI-1216
WARNING - synthesis: verilog/coms.v(485): expression size 32 truncated to fit in target size 8. VERI-1209
WARNING - synthesis: verilog/coms.v(21): net data_out[20][7] does not have a driver. VDB-1002
WARNING - synthesis: verilog/TinyFPGA_B.v(95): actual bit length 32 differs from formal bit length 16 for port current. VERI-1330
INFO - synthesis: verilog/motorControl.v(1): compiling module motorControl. VERI-1018
WARNING - synthesis: verilog/motorControl.v(55): expression size 32 truncated to fit in target size 10. VERI-1209
WARNING - synthesis: verilog/TinyFPGA_B.v(45): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/TinyFPGA_B.v(53): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/TinyFPGA_B.v(61): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/TinyFPGA_B.v(97): input port ID[7] is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/TinyFPGA_B.v(107): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/TinyFPGA_B.v(115): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/TinyFPGA_B.v(123): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
Last elaborated design is TinyFPGA_B()
Loading NGL library '/media/external/iCEcube2/LSE/xo2c00/data/xo2clib.ngl'...
Loading NGL library '/media/external/iCEcube2/LSE/or5g00/data/orc5glib.ngl'...
Top-level module name = TinyFPGA_B.
WARNING - synthesis: verilog/TinyFPGA_B.v(45): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/TinyFPGA_B.v(53): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/TinyFPGA_B.v(61): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/TinyFPGA_B.v(97): input port ID[7] is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/TinyFPGA_B.v(107): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/TinyFPGA_B.v(115): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/TinyFPGA_B.v(123): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/coms.v(21): net data_out[20][7] does not have a driver. VDB-1002
######## Converting I/O port PIN_1 to output.
######## Converting I/O port PIN_2 to output.
######## Converting I/O port PIN_3 to output.
######## Converting I/O port PIN_7 to input.
######## Converting I/O port PIN_8 to input.
######## Converting I/O port PIN_9 to input.
######## Converting I/O port PIN_13 to input.
######## Converting I/O port PIN_14 to input.
######## Converting I/O port PIN_15 to input.
######## Converting I/O port PIN_16 to input.
######## Converting I/O port PIN_17 to input.
######## Converting I/O port PIN_18 to input.
######## Converting I/O port PIN_19 to input.
######## Converting I/O port PIN_20 to input.
######## Converting I/O port PIN_21 to input.
######## Converting I/O port PIN_22 to output.
######## Converting I/O port PIN_23 to output.
######## Converting I/O port PIN_24 to output.
WARNING - synthesis: verilog/coms.v(9): net \c0/ID[7] does not have a driver. VDB-1002
######## Missing driver on net \c0/ID[7]. Patching with GND.
######## Missing driver on net \c0/ID[6]. Patching with GND.
######## Missing driver on net \c0/ID[5]. Patching with GND.
######## Missing driver on net \c0/ID[4]. Patching with GND.
######## Missing driver on net \c0/ID[3]. Patching with GND.
######## Missing driver on net \c0/ID[2]. Patching with GND.
######## Missing driver on net \c0/ID[1]. Patching with GND.
######## Missing driver on net \c0/ID[0]. Patching with GND.
######## Missing driver on net \c0/data_out[20][7]. Patching with GND.
######## Missing driver on net \c0/data_out[20][6]. Patching with GND.
######## Missing driver on net \c0/data_out[20][5]. Patching with GND.
######## Missing driver on net \c0/data_out[20][4]. Patching with GND.
######## Missing driver on net \c0/data_out[20][3]. Patching with GND.
######## Missing driver on net \c0/data_out[20][2]. Patching with GND.
######## Missing driver on net \c0/data_out[20][1]. Patching with GND.
######## Missing driver on net \c0/data_out[20][0]. Patching with GND.
######## Missing driver on net \c0/data_out[19][7]. Patching with GND.
######## Missing driver on net \c0/data_out[19][6]. Patching with GND.
######## Missing driver on net \c0/data_out[19][5]. Patching with GND.
######## Missing driver on net \c0/data_out[19][4]. Patching with GND.
######## Missing driver on net \c0/data_out[19][3]. Patching with GND.
######## Missing driver on net \c0/data_out[19][2]. Patching with GND.
######## Missing driver on net \c0/data_out[19][1]. Patching with GND.
######## Missing driver on net \c0/data_out[19][0]. Patching with GND.
######## Missing driver on net \c0/data_out[18][7]. Patching with GND.
######## Missing driver on net \c0/data_out[18][6]. Patching with GND.
######## Missing driver on net \c0/data_out[18][5]. Patching with GND.
######## Missing driver on net \c0/data_out[18][4]. Patching with GND.
######## Missing driver on net \c0/data_out[18][3]. Patching with GND.
######## Missing driver on net \c0/data_out[18][2]. Patching with GND.
######## Missing driver on net \c0/data_out[18][1]. Patching with GND.
######## Missing driver on net \c0/data_out[18][0]. Patching with GND.
######## Missing driver on net \c0/data_out[17][7]. Patching with GND.
######## Missing driver on net \c0/data_out[17][6]. Patching with GND.
######## Missing driver on net \c0/data_out[17][5]. Patching with GND.
######## Missing driver on net \c0/data_out[17][4]. Patching with GND.
######## Missing driver on net \c0/data_out[17][3]. Patching with GND.
######## Missing driver on net \c0/data_out[17][2]. Patching with GND.
######## Missing driver on net \c0/data_out[17][1]. Patching with GND.
######## Missing driver on net \c0/data_out[17][0]. Patching with GND.
######## Missing driver on net \c0/data_out[16][7]. Patching with GND.
######## Missing driver on net \c0/data_out[16][6]. Patching with GND.
######## Missing driver on net \c0/data_out[16][5]. Patching with GND.
######## Missing driver on net \c0/data_out[16][4]. Patching with GND.
######## Missing driver on net \c0/data_out[16][3]. Patching with GND.
######## Missing driver on net \c0/data_out[16][2]. Patching with GND.
######## Missing driver on net \c0/data_out[16][1]. Patching with GND.
######## Missing driver on net \c0/data_out[16][0]. Patching with GND.
######## Missing driver on net \c0/data_out[15][7]. Patching with GND.
######## Missing driver on net \c0/data_out[15][6]. Patching with GND.
######## Missing driver on net \c0/data_out[15][5]. Patching with GND.
######## Missing driver on net \c0/data_out[15][4]. Patching with GND.
######## Missing driver on net \c0/data_out[15][3]. Patching with GND.
######## Missing driver on net \c0/data_out[15][2]. Patching with GND.
######## Missing driver on net \c0/data_out[15][1]. Patching with GND.
######## Missing driver on net \c0/data_out[15][0]. Patching with GND.
######## Missing driver on net \c0/data_out[14][7]. Patching with GND.
######## Missing driver on net \c0/data_out[14][6]. Patching with GND.
######## Missing driver on net \c0/data_out[14][5]. Patching with GND.
######## Missing driver on net \c0/data_out[14][4]. Patching with GND.
######## Missing driver on net \c0/data_out[14][3]. Patching with GND.
######## Missing driver on net \c0/data_out[14][2]. Patching with GND.
######## Missing driver on net \c0/data_out[14][1]. Patching with GND.
######## Missing driver on net \c0/data_out[14][0]. Patching with GND.
######## Missing driver on net \c0/data_out[13][7]. Patching with GND.
######## Missing driver on net \c0/data_out[13][6]. Patching with GND.
######## Missing driver on net \c0/data_out[13][5]. Patching with GND.
######## Missing driver on net \c0/data_out[13][4]. Patching with GND.
######## Missing driver on net \c0/data_out[13][3]. Patching with GND.
######## Missing driver on net \c0/data_out[13][2]. Patching with GND.
######## Missing driver on net \c0/data_out[13][1]. Patching with GND.
######## Missing driver on net \c0/data_out[13][0]. Patching with GND.
######## Missing driver on net \c0/data_out[12][7]. Patching with GND.
######## Missing driver on net \c0/data_out[12][6]. Patching with GND.
######## Missing driver on net \c0/data_out[12][5]. Patching with GND.
######## Missing driver on net \c0/data_out[12][4]. Patching with GND.
######## Missing driver on net \c0/data_out[12][3]. Patching with GND.
######## Missing driver on net \c0/data_out[12][2]. Patching with GND.
######## Missing driver on net \c0/data_out[12][1]. Patching with GND.
######## Missing driver on net \c0/data_out[12][0]. Patching with GND.
######## Missing driver on net \c0/data_out[11][7]. Patching with GND.
######## Missing driver on net \c0/data_out[11][6]. Patching with GND.
######## Missing driver on net \c0/data_out[11][5]. Patching with GND.
######## Missing driver on net \c0/data_out[11][4]. Patching with GND.
######## Missing driver on net \c0/data_out[11][3]. Patching with GND.
######## Missing driver on net \c0/data_out[11][2]. Patching with GND.
######## Missing driver on net \c0/data_out[11][1]. Patching with GND.
######## Missing driver on net \c0/data_out[11][0]. Patching with GND.
WARNING - synthesis: verilog/motorControl.v(56): Register \control/pwm_i0 is stuck at Zero. VDB-5013
WARNING - synthesis: verilog/motorControl.v(56): Register \control/pwm_i2 is stuck at One. VDB-5014
WARNING - synthesis: verilog/coms.v(370): Register \c0/data_out[4][7]_2217 is stuck at Zero. VDB-5013
WARNING - synthesis: verilog/coms.v(370): Register \c0/data_out[1][5]_2243 is stuck at One. VDB-5014



WARNING - synthesis: Bit 0 of Register \c0/UART_TRANSMITTER.state is stuck at Zero
WARNING - synthesis: Bit 1 of Register \c0/UART_TRANSMITTER.state is stuck at Zero
WARNING - synthesis: Bit 2 of Register \c0/UART_TRANSMITTER.state is stuck at Zero
WARNING - synthesis: Bit 3 of Register \c0/UART_TRANSMITTER.state is stuck at Zero
WARNING - synthesis: Bit 4 of Register \c0/UART_TRANSMITTER.state is stuck at Zero
WARNING - synthesis: Skipping pad insertion on PIN_4 due to black_box_pad_pin attribute.
WARNING - synthesis: Skipping pad insertion on PIN_5 due to black_box_pad_pin attribute.
WARNING - synthesis: Skipping pad insertion on PIN_6 due to black_box_pad_pin attribute.
WARNING - synthesis: Skipping pad insertion on PIN_10 due to black_box_pad_pin attribute.
WARNING - synthesis: Skipping pad insertion on PIN_11 due to black_box_pad_pin attribute.
WARNING - synthesis: Skipping pad insertion on PIN_12 due to black_box_pad_pin attribute.
WARNING - synthesis: verilog/coms.v(543): Register \c0/data_out_frame2[0]__i9 is stuck at One. VDB-5014
WARNING - synthesis: verilog/coms.v(543): Register \c0/data_out_frame2[0]__i11 is stuck at Zero. VDB-5013
Applying 1.000000 MHz constraint to all clocks

Writing scf file : template_Implmnt/template.scf

Results of NGD DRC are available in TinyFPGA_B_drc.log.

################### Begin Area Report (TinyFPGA_B)######################
Number of register bits => 566 of 7680 (7 % )
SB_CARRY => 177
SB_DFF => 381
SB_DFFE => 75
SB_DFFESR => 31
SB_DFFESS => 7
SB_DFFSR => 2
SB_DFFSS => 70
SB_GB_IO => 1
SB_IO => 14
SB_LUT4 => 1375
################### End Area Report ##################

################### Begin Clock Report ######################
Clock Nets
Number of Clocks: 1
  Net : CLK_c, loads : 566
Clock Enable Nets
Number of Clock Enables: 0
Top 0 highest fanout Clock Enables:
Highest fanout non-clock nets
Top 10 highest fanout non-clock nets:
  Net : c0/n11114, loads : 127
  Net : c0/byte_transmit_counter2_1, loads : 69
  Net : c0/rx/n18631, loads : 62
  Net : c0/byte_transmit_counter2_0, loads : 53
  Net : c0/n63_adj_2263, loads : 49
  Net : c0/byte_transmit_counter_0, loads : 48
  Net : c0/UART_TRANSMITTER.state_1, loads : 47
  Net : c0/UART_TRANSMITTER.state_0, loads : 40
  Net : c0/n11017, loads : 38
  Net : c0/n1166, loads : 35
################### End Clock Report ##################

Timing Report Summary
--------------
--------------------------------------------------------------------------------
Constraint                              |   Constraint|       Actual|Levels
--------------------------------------------------------------------------------
                                        |             |             |
create_clock -period 1000.000000 -name  |             |             |
clk0 [get_nets CLK_c]                   |    1.000 MHz|   17.905 MHz|    35  
                                        |             |             |
--------------------------------------------------------------------------------


All constraints were met.


Peak Memory Usage: 178.430  MB

--------------------------------------------------------------
Elapsed CPU time for LSE flow : 3.621  secs
--------------------------------------------------------------
Current Implementation template_Implmnt its sbt path: /home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 3 seconds


"/media/external/iCEcube2/sbt_backend/bin/linux/opt/edifparser" "/media/external/iCEcube2/sbt_backend/devices/ICE40P08.dev" "/home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/template.edf " "/home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/netlist" "-pCM81" "-y/home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/constraints/pins.pcf " "-s/home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/constraints/clk.sdc " -c --devicename iCE40LP8K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:01:35

Parsing edif file: /home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/template.edf...
Parsing constraint file: /home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/constraints/pins.pcf...
start to read sdc/scf file /home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/template.scf
sdc_reader OK /home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/template.scf
start to read sdc/scf file /home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/constraints/clk.sdc
sdc_reader OK /home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/constraints/clk.sdc
Warning: Property lattice_noprune(1) in the instance hall1_input(ICE_IO) is not valid, it is ignored.
Warning: Property lattice_noprune(1) in the instance hall2_input(ICE_IO) is not valid, it is ignored.
Warning: Property lattice_noprune(1) in the instance hall3_input(ICE_IO) is not valid, it is ignored.
Warning: Property lattice_noprune(1) in the instance rx_input(ICE_IO) is not valid, it is ignored.
Warning: Property lattice_noprune(1) in the instance tx2_output(ICE_IO) is not valid, it is ignored.
Warning: Property lattice_noprune(1) in the instance tx_output(ICE_IO) is not valid, it is ignored.
Stored edif netlist at /home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B...
Warning: The terminal connectivity tx_output:LATCHINPUTVALUE is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity tx_output:INPUTCLK is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity tx_output:OUTPUTCLK is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity tx2_output:LATCHINPUTVALUE is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity tx2_output:INPUTCLK is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity tx2_output:OUTPUTCLK is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity rx_input:LATCHINPUTVALUE is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity rx_input:INPUTCLK is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity rx_input:OUTPUTENABLE is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity rx_input:OUTPUTCLK is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity hall3_input:LATCHINPUTVALUE is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity hall3_input:INPUTCLK is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity hall3_input:OUTPUTENABLE is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity hall3_input:OUTPUTCLK is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity hall2_input:LATCHINPUTVALUE is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity hall2_input:INPUTCLK is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity hall2_input:OUTPUTENABLE is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity hall2_input:OUTPUTCLK is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity hall1_input:LATCHINPUTVALUE is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity hall1_input:INPUTCLK is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity hall1_input:OUTPUTENABLE is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity hall1_input:OUTPUTCLK is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity USBPU_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity PIN_3_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity PIN_2_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity PIN_24_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity PIN_23_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity PIN_22_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity PIN_1_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity LED_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity CLK_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 000001
Warning: The terminal c0.data_out_7[[4__2196:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.data_out_6[[0__2208:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.data_out_7[[6__2194:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.data_out_7[[7__2193:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.data_out_7[[5__2195:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.byte_transmit_counter__i7:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.tx.r_Bit_Index_i0:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.tx.r_Tx_Data_i0:E is driven by default driver : VCC, Disconnecting it.

write Timing Constraint to /home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: TinyFPGA_B

EDF Parser run-time: 0 (sec)
edif parser succeed.


"/media/external/iCEcube2/sbt_backend/bin/linux/opt/sbtplacer" --des-lib "/home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --outdir "/home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/placer" --device-file "/media/external/iCEcube2/sbt_backend/devices/ICE40P08.dev" --package CM81 --deviceMarketName iCE40LP8K --sdc-file "/home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/Temp/sbt_temp.sdc" --lib-file "/media/external/iCEcube2/sbt_backend/devices/ice40LP8K.lib" --effort_level std --out-sdc-file "/home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/placer/TinyFPGA_B_pl.sdc"
starting placerrunning placerExecuting : /media/external/iCEcube2/sbt_backend/bin/linux/opt/sbtplacer --des-lib /home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B --outdir /home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/placer --device-file /media/external/iCEcube2/sbt_backend/devices/ICE40P08.dev --package CM81 --deviceMarketName iCE40LP8K --sdc-file /home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/Temp/sbt_temp.sdc --lib-file /media/external/iCEcube2/sbt_backend/devices/ice40LP8K.lib --effort_level std --out-sdc-file /home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/placer/TinyFPGA_B_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:22:02

W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_13, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_14, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_15, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_16, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_17, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_18, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_19, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_20, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_21, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_7, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_8, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_9, as it is not connected to any PAD
I2004: Option and Settings Summary
=============================================================
Device file          - /media/external/iCEcube2/sbt_backend/devices/ICE40P08.dev
Package              - CM81
Design database      - /home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B
SDC file             - /home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/Temp/sbt_temp.sdc
Output directory     - /home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/placer
Timing library       - /media/external/iCEcube2/sbt_backend/devices/ice40LP8K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: /home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B/BFPGA_DESIGN_ep
I2065: Reading device file : /media/external/iCEcube2/sbt_backend/devices/ICE40P08.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	1375
    Number of DFFs      	:	566
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	177
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	14
    Number of GBIOs     	:	1
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0


Phase 1
I2077: Start design legalization
W2216: SB_GB_IO 'CLK_pad' is assigned to a non-GB pin 'B2'. Replacing it with SB_IO 'CLK_pad' and SB_GB 'CLK_pad_gb'

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	2
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	1
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	3
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.0 (sec)

Phase 3
Warning-1034: Found non-unate timing arc, from pin "PACKAGEPIN" to pin "DIN0" of instance "CLK_pad", in the clock network. Converting the timing arc to positive-unate
SDC-Info-1101: Duty cycle not specified for clock. Assuming 50 percent dutycycle.

Design Statistics after Packing
    Number of LUTs      	:	1378
    Number of DFFs      	:	564
    Number of DFFs packed to IO	:	2
    Number of Carrys    	:	177

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	432
        LUT, DFF and CARRY	:	132
    Combinational LogicCells
        Only LUT         	:	769
        CARRY Only       	:	0
        LUT with CARRY   	:	45
    LogicCells                  :	1378/7680
    PLBs                        :	229/960
    BRAMs                       :	0/32
    IOs and GBIOs               :	15/63
    PLLs                        :	0/1


I2088: Phase 3, elapsed time : 1.4 (sec)

Phase 4
I2088: Phase 4, elapsed time : 0.2 (sec)

Phase 5
I2088: Phase 5, elapsed time : 3.6 (sec)

Phase 6
I2088: Phase 6, elapsed time : 64.9 (sec)

Final Design Statistics
    Number of LUTs      	:	1378
    Number of DFFs      	:	564
    Number of DFFs packed to IO	:	2
    Number of Carrys    	:	177
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	15
    Number of GBIOs     	:	0
    Number of GBs       	:	1
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0

Device Utilization Summary
    LogicCells                  :	1378/7680
    PLBs                        :	269/960
    BRAMs                       :	0/32
    IOs and GBIOs               :	15/63
    PLLs                        :	0/1



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 2
Clock: CLK | Frequency: 63.70 MHz | Target: 16.00 MHz
Clock: TinyFPGA_B|CLK | Frequency: N/A | Target: 1.00 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 70.5 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"/media/external/iCEcube2/sbt_backend/bin/linux/opt/packer" "/media/external/iCEcube2/sbt_backend/devices/ICE40P08.dev" "/home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --package CM81 --outdir "/home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/packer" --DRC_only  --translator "/media/external/iCEcube2/sbt_backend/bin/sdc_translator.tcl" --src_sdc_file "/home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/placer/TinyFPGA_B_pl.sdc" --dst_sdc_file "/home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/packer/TinyFPGA_B_pk.sdc" --devicename iCE40LP8K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:02:57

Begin Packing...
initializing finish
Total HPWL cost is 5489
used logic cells: 1378
Design Rule Checking Succeeded

DRC Checker run-time: 1 (sec)
packer succeed.


"/media/external/iCEcube2/sbt_backend/bin/linux/opt/packer" "/media/external/iCEcube2/sbt_backend/devices/ICE40P08.dev" "/home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --package CM81 --outdir "/home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/packer" --translator "/media/external/iCEcube2/sbt_backend/bin/sdc_translator.tcl" --src_sdc_file "/home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/placer/TinyFPGA_B_pl.sdc" --dst_sdc_file "/home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/packer/TinyFPGA_B_pk.sdc" --devicename iCE40LP8K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:02:57

Begin Packing...
initializing finish
Total HPWL cost is 5489
used logic cells: 1378
Translating sdc file /home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/placer/TinyFPGA_B_pl.sdc...
Translated sdc file is /home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/packer/TinyFPGA_B_pk.sdc
Packer succeeded

Packer run-time: 1 (sec)
packer succeed.


"/media/external/iCEcube2/sbt_backend/bin/linux/opt/sbrouter" "/media/external/iCEcube2/sbt_backend/devices/ICE40P08.dev" "/home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" "/media/external/iCEcube2/sbt_backend/devices/ice40LP8K.lib" "/home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/packer/TinyFPGA_B_pk.sdc" --outdir "/home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/router" --sdf_file "/home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : /media/external/iCEcube2/sbt_backend/bin/linux/opt/sbrouter /media/external/iCEcube2/sbt_backend/devices/ICE40P08.dev /home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B /media/external/iCEcube2/sbt_backend/devices/ice40LP8K.lib /home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/packer/TinyFPGA_B_pk.sdc --outdir /home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/router --sdf_file /home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:09:33

I1203: Reading Design TinyFPGA_B
Read design time: 0
I1202: Reading Architecture of device iCE40LP8K
SDC-Info-1101: Duty cycle not specified for clock. Assuming 50 percent dutycycle.
Read device time: 9
I1209: Started routing
I1223: Total Nets : 1655 
I1212: Iteration  1 :   265 unrouted : 2 seconds
I1212: Iteration  2 :    26 unrouted : 1 seconds
I1212: Iteration  3 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 4
I1206: Completed routing
I1204: Writing Design TinyFPGA_B
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 14 seconds
 total           341672K
router succeed.

"/media/external/iCEcube2/sbt_backend/bin/linux/opt/netlister" --verilog "/home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.v" --vhdl "/home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.vhd" --lib "/home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --view rt --device "/media/external/iCEcube2/sbt_backend/devices/ICE40P08.dev" --splitio  --in-sdc-file "/home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/packer/TinyFPGA_B_pk.sdc" --out-sdc-file "/home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/netlister/TinyFPGA_B_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:25:37

Generating Verilog & VHDL netlist files ...
Writing /home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.v
Writing /home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.vhd
Netlister succeeded.

Netlister run-time: 7 (sec)
netlist succeed.


"/media/external/iCEcube2/sbt_backend/bin/linux/opt/sbtimer" --des-lib "/home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --lib-file "/media/external/iCEcube2/sbt_backend/devices/ice40LP8K.lib" --sdc-file "/home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/netlister/TinyFPGA_B_sbt.sdc" --sdf-file "/home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.sdf" --report-file "/home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/timer/TinyFPGA_B_timing.rpt" --device-file "/media/external/iCEcube2/sbt_backend/devices/ICE40P08.dev" --timing-summary
starting timerrunning timerExecuting : /media/external/iCEcube2/sbt_backend/bin/linux/opt/sbtimer --des-lib /home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B --lib-file /media/external/iCEcube2/sbt_backend/devices/ice40LP8K.lib --sdc-file /home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/netlister/TinyFPGA_B_sbt.sdc --sdf-file /home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.sdf --report-file /home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/timer/TinyFPGA_B_timing.rpt --device-file /media/external/iCEcube2/sbt_backend/devices/ICE40P08.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:08:07

Warning-1034: Found non-unate timing arc, from pin "PADIN" to pin "DIN0" of instance "CLK_pad_preio", in the clock network. Converting the timing arc to positive-unate
SDC-Info-1101: Duty cycle not specified for clock. Assuming 50 percent dutycycle.
Timer run-time: 6 seconds
timer succeed.
timer succeeded.


"/media/external/iCEcube2/sbt_backend/bin/linux/opt/bitmap" "/media/external/iCEcube2/sbt_backend/devices/ICE40P08.dev" --design "/home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --device_name iCE40LP8K --package CM81 --outdir "/home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:24:49

Bit Stream File Size: 1080760 (1M 31K 440 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 3 (sec)
bitmap succeed.
/media/external/iCEcube2/LSE/bin/lin64/synthesis -f "template_lse.prj"
starting SynthesisCopyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2015 Lattice Semiconductor Corporation,  All rights reserved.
Thu Sep 12 21:36:57 2019


Command Line:  /media/external/iCEcube2/LSE/bin/lin64/synthesis -f template_lse.prj 

INFO - synthesis: Lattice Synthesis Engine Launched.
Synthesis options:
The -a option is SBTiCE40.
The -t option is CM81.
The -d option is iCE40LP8K.
                                                          

##########################################################

### Lattice Family : SBTiCE40

### Device  : iCE40LP8K

### Package : CM81

### Number of Logic Cells: 7680

### Number of RAM4k Blocks: 32

### Number of DSP Blocks: 0

### Number of PLLs: 2

### Number of IO Pins: 178

##########################################################

                                                          

Optimization goal = Area
The -top option is not used.
Target frequency = 1.000000 MHz.
Maximum fanout = 10000.
Timing path count = 3
RWCheckOnRam = 0

BRAM utilization = 100.000000 %
DSP usage = true (default)
DSP utilization = 100 % (default)
fsm_encoding_style = auto
resolve_mixed_drivers = 0
fix_gated_clocks = 1

Mux style = auto (Default)
Use Carry Chain = true
carry_chain_length = 0
Loop Limit = 1950.
Use IO Insertion = TRUE
Use IO Reg = AUTO

Resource Sharing = TRUE
Propagate Constants = TRUE
Remove Duplicate Registers = TRUE
Output EDIF file name = template_Implmnt/template.edf.
WARNING - synthesis: Option -force_gsr will be set to false when option -output_edif/-ngo are set
ROM style = auto
RAM style = auto
The -comp option is FALSE.
The -syn option is FALSE.
-p /home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1 (searchpath added)
Verilog design file = verilog/TinyFPGA_B.v
Verilog design file = verilog/uart_rx.v
Verilog design file = verilog/uart_tx.v
Verilog design file = verilog/coms.v
Verilog design file = verilog/motorControl.v
-sdc option: SDC file input not used.
-vh2008

WARNING - synthesis: Setting TinyFPGA_B as the top-level module. To specify the top-level module explicitly, use the -top option.
Technology check ok...

running SynthesisAnalyzing Verilog file /media/external/iCEcube2/LSE/userware/unix/SYNTHESIS_HEADERS/machxo2.v. VERI-1482
Analyzing Verilog file /media/external/iCEcube2/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v. VERI-1482
Compile design.
Compile Design Begin
Analyzing Verilog file verilog/TinyFPGA_B.v. VERI-1482
WARNING - synthesis: verilog/TinyFPGA_B.v(125): identifier PHASES is used before its declaration. VERI-1875
WARNING - synthesis: verilog/TinyFPGA_B.v(126): identifier PHASES is used before its declaration. VERI-1875
WARNING - synthesis: verilog/TinyFPGA_B.v(127): identifier PHASES is used before its declaration. VERI-1875
WARNING - synthesis: verilog/TinyFPGA_B.v(128): identifier PHASES is used before its declaration. VERI-1875
WARNING - synthesis: verilog/TinyFPGA_B.v(129): identifier PHASES is used before its declaration. VERI-1875
WARNING - synthesis: verilog/TinyFPGA_B.v(130): identifier PHASES is used before its declaration. VERI-1875
Analyzing Verilog file verilog/uart_rx.v. VERI-1482
Analyzing Verilog file verilog/uart_tx.v. VERI-1482
Analyzing Verilog file verilog/coms.v. VERI-1482
Analyzing Verilog file verilog/motorControl.v. VERI-1482
Analyzing Verilog file /media/external/iCEcube2/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v. VERI-1482
WARNING - synthesis: /media/external/iCEcube2/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(79): assignment to input EVERI-1214
WARNING - synthesis: /media/external/iCEcube2/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(88): assignment to input EVERI-1214
WARNING - synthesis: /media/external/iCEcube2/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(98): assignment to input EVERI-1214
WARNING - synthesis: /media/external/iCEcube2/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(108): assignment to input EVERI-1214
WARNING - synthesis: /media/external/iCEcube2/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(118): assignment to input EVERI-1214
WARNING - synthesis: /media/external/iCEcube2/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(170): assignment to input EVERI-1214
WARNING - synthesis: /media/external/iCEcube2/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(179): assignment to input EVERI-1214
WARNING - synthesis: /media/external/iCEcube2/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(189): assignment to input EVERI-1214
WARNING - synthesis: /media/external/iCEcube2/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(199): assignment to input EVERI-1214
WARNING - synthesis: /media/external/iCEcube2/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(209): assignment to input EVERI-1214
WARNING - synthesis: /media/external/iCEcube2/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(3725): empty port in module declaration. VERI-1294
Top module name (Verilog): TinyFPGA_B
INFO - synthesis: verilog/TinyFPGA_B.v(2): compiling module TinyFPGA_B. VERI-1018
INFO - synthesis: /media/external/iCEcube2/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(502): compiling module SB_IO(PIN_TYPE=6'b101001,PULLUP=1'b1). VERI-1018
INFO - synthesis: /media/external/iCEcube2/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(502): compiling module SB_IO(PIN_TYPE=6'b01,PULLUP=1'b1). VERI-1018
WARNING - synthesis: verilog/TinyFPGA_B.v(71): expression size 32 truncated to fit in target size 26. VERI-1209
INFO - synthesis: verilog/coms.v(1): compiling module coms. VERI-1018
INFO - synthesis: verilog/uart_tx.v(14): compiling module uart_tx. VERI-1018
WARNING - synthesis: verilog/uart_tx.v(70): expression size 32 truncated to fit in target size 9. VERI-1209
WARNING - synthesis: verilog/uart_tx.v(88): expression size 32 truncated to fit in target size 9. VERI-1209
WARNING - synthesis: verilog/uart_tx.v(98): expression size 32 truncated to fit in target size 3. VERI-1209
WARNING - synthesis: verilog/uart_tx.v(118): expression size 32 truncated to fit in target size 9. VERI-1209
WARNING - synthesis: verilog/coms.v(300): expression size 32 truncated to fit in target size 8. VERI-1209
WARNING - synthesis: verilog/coms.v(311): expression size 32 truncated to fit in target size 14. VERI-1209
WARNING - synthesis: verilog/coms.v(333): expression size 32 truncated to fit in target size 8. VERI-1209
WARNING - synthesis: verilog/coms.v(358): expression size 32 truncated to fit in target size 8. VERI-1209
INFO - synthesis: verilog/uart_rx.v(14): compiling module uart_rx. VERI-1018
WARNING - synthesis: verilog/uart_rx.v(80): expression size 32 truncated to fit in target size 8. VERI-1209
WARNING - synthesis: verilog/uart_rx.v(91): expression size 32 truncated to fit in target size 8. VERI-1209
WARNING - synthesis: verilog/uart_rx.v(102): expression size 32 truncated to fit in target size 3. VERI-1209
WARNING - synthesis: verilog/uart_rx.v(120): expression size 32 truncated to fit in target size 8. VERI-1209
WARNING - synthesis: verilog/coms.v(388): index 152 is out of range [151:0] for data_in_field. VERI-1216
WARNING - synthesis: verilog/coms.v(394): index 152 is out of range [151:0] for data_out_field2. VERI-1216
WARNING - synthesis: verilog/coms.v(485): expression size 32 truncated to fit in target size 8. VERI-1209
WARNING - synthesis: verilog/coms.v(21): net data_out[20][7] does not have a driver. VDB-1002
WARNING - synthesis: verilog/TinyFPGA_B.v(95): actual bit length 32 differs from formal bit length 16 for port current. VERI-1330
INFO - synthesis: verilog/motorControl.v(1): compiling module motorControl. VERI-1018
WARNING - synthesis: verilog/motorControl.v(55): expression size 32 truncated to fit in target size 10. VERI-1209
WARNING - synthesis: verilog/TinyFPGA_B.v(45): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/TinyFPGA_B.v(53): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/TinyFPGA_B.v(61): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/TinyFPGA_B.v(97): input port ID[7] is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/TinyFPGA_B.v(107): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/TinyFPGA_B.v(115): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/TinyFPGA_B.v(123): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
Last elaborated design is TinyFPGA_B()
Loading NGL library '/media/external/iCEcube2/LSE/xo2c00/data/xo2clib.ngl'...
Loading NGL library '/media/external/iCEcube2/LSE/or5g00/data/orc5glib.ngl'...
Top-level module name = TinyFPGA_B.
WARNING - synthesis: verilog/TinyFPGA_B.v(45): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/TinyFPGA_B.v(53): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/TinyFPGA_B.v(61): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/TinyFPGA_B.v(97): input port ID[7] is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/TinyFPGA_B.v(107): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/TinyFPGA_B.v(115): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/TinyFPGA_B.v(123): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/coms.v(21): net data_out[20][7] does not have a driver. VDB-1002
######## Converting I/O port PIN_1 to output.
######## Converting I/O port PIN_2 to output.
######## Converting I/O port PIN_3 to output.
######## Converting I/O port PIN_7 to input.
######## Converting I/O port PIN_8 to input.
######## Converting I/O port PIN_9 to input.
######## Converting I/O port PIN_13 to input.
######## Converting I/O port PIN_14 to input.
######## Converting I/O port PIN_15 to input.
######## Converting I/O port PIN_16 to input.
######## Converting I/O port PIN_17 to input.
######## Converting I/O port PIN_18 to input.
######## Converting I/O port PIN_19 to input.
######## Converting I/O port PIN_20 to input.
######## Converting I/O port PIN_21 to input.
######## Converting I/O port PIN_22 to output.
######## Converting I/O port PIN_23 to output.
######## Converting I/O port PIN_24 to output.
WARNING - synthesis: verilog/coms.v(9): net \c0/ID[7] does not have a driver. VDB-1002
######## Missing driver on net \c0/ID[7]. Patching with GND.
######## Missing driver on net \c0/ID[6]. Patching with GND.
######## Missing driver on net \c0/ID[5]. Patching with GND.
######## Missing driver on net \c0/ID[4]. Patching with GND.
######## Missing driver on net \c0/ID[3]. Patching with GND.
######## Missing driver on net \c0/ID[2]. Patching with GND.
######## Missing driver on net \c0/ID[1]. Patching with GND.
######## Missing driver on net \c0/ID[0]. Patching with GND.
######## Missing driver on net \c0/data_out[20][7]. Patching with GND.
######## Missing driver on net \c0/data_out[20][6]. Patching with GND.
######## Missing driver on net \c0/data_out[20][5]. Patching with GND.
######## Missing driver on net \c0/data_out[20][4]. Patching with GND.
######## Missing driver on net \c0/data_out[20][3]. Patching with GND.
######## Missing driver on net \c0/data_out[20][2]. Patching with GND.
######## Missing driver on net \c0/data_out[20][1]. Patching with GND.
######## Missing driver on net \c0/data_out[20][0]. Patching with GND.
######## Missing driver on net \c0/data_out[19][7]. Patching with GND.
######## Missing driver on net \c0/data_out[19][6]. Patching with GND.
######## Missing driver on net \c0/data_out[19][5]. Patching with GND.
######## Missing driver on net \c0/data_out[19][4]. Patching with GND.
######## Missing driver on net \c0/data_out[19][3]. Patching with GND.
######## Missing driver on net \c0/data_out[19][2]. Patching with GND.
######## Missing driver on net \c0/data_out[19][1]. Patching with GND.
######## Missing driver on net \c0/data_out[19][0]. Patching with GND.
######## Missing driver on net \c0/data_out[18][7]. Patching with GND.
######## Missing driver on net \c0/data_out[18][6]. Patching with GND.
######## Missing driver on net \c0/data_out[18][5]. Patching with GND.
######## Missing driver on net \c0/data_out[18][4]. Patching with GND.
######## Missing driver on net \c0/data_out[18][3]. Patching with GND.
######## Missing driver on net \c0/data_out[18][2]. Patching with GND.
######## Missing driver on net \c0/data_out[18][1]. Patching with GND.
######## Missing driver on net \c0/data_out[18][0]. Patching with GND.
######## Missing driver on net \c0/data_out[17][7]. Patching with GND.
######## Missing driver on net \c0/data_out[17][6]. Patching with GND.
######## Missing driver on net \c0/data_out[17][5]. Patching with GND.
######## Missing driver on net \c0/data_out[17][4]. Patching with GND.
######## Missing driver on net \c0/data_out[17][3]. Patching with GND.
######## Missing driver on net \c0/data_out[17][2]. Patching with GND.
######## Missing driver on net \c0/data_out[17][1]. Patching with GND.
######## Missing driver on net \c0/data_out[17][0]. Patching with GND.
######## Missing driver on net \c0/data_out[16][7]. Patching with GND.
######## Missing driver on net \c0/data_out[16][6]. Patching with GND.
######## Missing driver on net \c0/data_out[16][5]. Patching with GND.
######## Missing driver on net \c0/data_out[16][4]. Patching with GND.
######## Missing driver on net \c0/data_out[16][3]. Patching with GND.
######## Missing driver on net \c0/data_out[16][2]. Patching with GND.
######## Missing driver on net \c0/data_out[16][1]. Patching with GND.
######## Missing driver on net \c0/data_out[16][0]. Patching with GND.
######## Missing driver on net \c0/data_out[15][7]. Patching with GND.
######## Missing driver on net \c0/data_out[15][6]. Patching with GND.
######## Missing driver on net \c0/data_out[15][5]. Patching with GND.
######## Missing driver on net \c0/data_out[15][4]. Patching with GND.
######## Missing driver on net \c0/data_out[15][3]. Patching with GND.
######## Missing driver on net \c0/data_out[15][2]. Patching with GND.
######## Missing driver on net \c0/data_out[15][1]. Patching with GND.
######## Missing driver on net \c0/data_out[15][0]. Patching with GND.
######## Missing driver on net \c0/data_out[14][7]. Patching with GND.
######## Missing driver on net \c0/data_out[14][6]. Patching with GND.
######## Missing driver on net \c0/data_out[14][5]. Patching with GND.
######## Missing driver on net \c0/data_out[14][4]. Patching with GND.
######## Missing driver on net \c0/data_out[14][3]. Patching with GND.
######## Missing driver on net \c0/data_out[14][2]. Patching with GND.
######## Missing driver on net \c0/data_out[14][1]. Patching with GND.
######## Missing driver on net \c0/data_out[14][0]. Patching with GND.
######## Missing driver on net \c0/data_out[13][7]. Patching with GND.
######## Missing driver on net \c0/data_out[13][6]. Patching with GND.
######## Missing driver on net \c0/data_out[13][5]. Patching with GND.
######## Missing driver on net \c0/data_out[13][4]. Patching with GND.
######## Missing driver on net \c0/data_out[13][3]. Patching with GND.
######## Missing driver on net \c0/data_out[13][2]. Patching with GND.
######## Missing driver on net \c0/data_out[13][1]. Patching with GND.
######## Missing driver on net \c0/data_out[13][0]. Patching with GND.
######## Missing driver on net \c0/data_out[12][7]. Patching with GND.
######## Missing driver on net \c0/data_out[12][6]. Patching with GND.
######## Missing driver on net \c0/data_out[12][5]. Patching with GND.
######## Missing driver on net \c0/data_out[12][4]. Patching with GND.
######## Missing driver on net \c0/data_out[12][3]. Patching with GND.
######## Missing driver on net \c0/data_out[12][2]. Patching with GND.
######## Missing driver on net \c0/data_out[12][1]. Patching with GND.
######## Missing driver on net \c0/data_out[12][0]. Patching with GND.
######## Missing driver on net \c0/data_out[11][7]. Patching with GND.
######## Missing driver on net \c0/data_out[11][6]. Patching with GND.
######## Missing driver on net \c0/data_out[11][5]. Patching with GND.
######## Missing driver on net \c0/data_out[11][4]. Patching with GND.
######## Missing driver on net \c0/data_out[11][3]. Patching with GND.
######## Missing driver on net \c0/data_out[11][2]. Patching with GND.
######## Missing driver on net \c0/data_out[11][1]. Patching with GND.
######## Missing driver on net \c0/data_out[11][0]. Patching with GND.
WARNING - synthesis: verilog/motorControl.v(56): Register \control/pwm_i0 is stuck at Zero. VDB-5013
WARNING - synthesis: verilog/motorControl.v(56): Register \control/pwm_i2 is stuck at One. VDB-5014
WARNING - synthesis: verilog/coms.v(370): Register \c0/data_out[4][7]_2217 is stuck at Zero. VDB-5013
WARNING - synthesis: verilog/coms.v(370): Register \c0/data_out[1][5]_2243 is stuck at One. VDB-5014



WARNING - synthesis: Bit 0 of Register \c0/UART_TRANSMITTER.state is stuck at Zero
WARNING - synthesis: Bit 1 of Register \c0/UART_TRANSMITTER.state is stuck at Zero
WARNING - synthesis: Bit 2 of Register \c0/UART_TRANSMITTER.state is stuck at Zero
WARNING - synthesis: Bit 3 of Register \c0/UART_TRANSMITTER.state is stuck at Zero
WARNING - synthesis: Bit 4 of Register \c0/UART_TRANSMITTER.state is stuck at Zero
WARNING - synthesis: Skipping pad insertion on PIN_4 due to black_box_pad_pin attribute.
WARNING - synthesis: Skipping pad insertion on PIN_5 due to black_box_pad_pin attribute.
WARNING - synthesis: Skipping pad insertion on PIN_6 due to black_box_pad_pin attribute.
WARNING - synthesis: Skipping pad insertion on PIN_10 due to black_box_pad_pin attribute.
WARNING - synthesis: Skipping pad insertion on PIN_11 due to black_box_pad_pin attribute.
WARNING - synthesis: Skipping pad insertion on PIN_12 due to black_box_pad_pin attribute.
WARNING - synthesis: verilog/coms.v(543): Register \c0/data_out_frame2[0]__i9 is stuck at One. VDB-5014
WARNING - synthesis: verilog/coms.v(543): Register \c0/data_out_frame2[0]__i11 is stuck at Zero. VDB-5013
Applying 1.000000 MHz constraint to all clocks

Writing scf file : template_Implmnt/template.scf

Results of NGD DRC are available in TinyFPGA_B_drc.log.

################### Begin Area Report (TinyFPGA_B)######################
Number of register bits => 566 of 7680 (7 % )
SB_CARRY => 177
SB_DFF => 381
SB_DFFE => 75
SB_DFFESR => 31
SB_DFFESS => 7
SB_DFFSR => 2
SB_DFFSS => 70
SB_GB_IO => 1
SB_IO => 14
SB_LUT4 => 1375
################### End Area Report ##################

################### Begin Clock Report ######################
Clock Nets
Number of Clocks: 1
  Net : CLK_c, loads : 566
Clock Enable Nets
Number of Clock Enables: 0
Top 0 highest fanout Clock Enables:
Highest fanout non-clock nets
Top 10 highest fanout non-clock nets:
  Net : c0/n11114, loads : 127
  Net : c0/byte_transmit_counter2_1, loads : 69
  Net : c0/rx/n18631, loads : 62
  Net : c0/byte_transmit_counter2_0, loads : 53
  Net : c0/n63_adj_2263, loads : 49
  Net : c0/byte_transmit_counter_0, loads : 48
  Net : c0/UART_TRANSMITTER.state_1, loads : 47
  Net : c0/UART_TRANSMITTER.state_0, loads : 40
  Net : c0/n11017, loads : 38
  Net : c0/n1166, loads : 35
################### End Clock Report ##################

Timing Report Summary
--------------
--------------------------------------------------------------------------------
Constraint                              |   Constraint|       Actual|Levels
--------------------------------------------------------------------------------
                                        |             |             |
create_clock -period 1000.000000 -name  |             |             |
clk0 [get_nets CLK_c]                   |    1.000 MHz|   17.905 MHz|    35  
                                        |             |             |
--------------------------------------------------------------------------------


All constraints were met.


Peak Memory Usage: 178.457  MB

--------------------------------------------------------------
Elapsed CPU time for LSE flow : 3.803  secs
--------------------------------------------------------------
Current Implementation template_Implmnt its sbt path: /home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 3 seconds


"/media/external/iCEcube2/sbt_backend/bin/linux/opt/edifparser" "/media/external/iCEcube2/sbt_backend/devices/ICE40P08.dev" "/home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/template.edf " "/home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/netlist" "-pCM81" "-y/home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/constraints/pins.pcf " "-s/home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/constraints/clk.sdc " -c --devicename iCE40LP8K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:01:35

Parsing edif file: /home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/template.edf...
Parsing constraint file: /home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/constraints/pins.pcf...
start to read sdc/scf file /home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/template.scf
sdc_reader OK /home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/template.scf
start to read sdc/scf file /home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/constraints/clk.sdc
sdc_reader OK /home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/constraints/clk.sdc
Warning: Property lattice_noprune(1) in the instance hall1_input(ICE_IO) is not valid, it is ignored.
Warning: Property lattice_noprune(1) in the instance hall2_input(ICE_IO) is not valid, it is ignored.
Warning: Property lattice_noprune(1) in the instance hall3_input(ICE_IO) is not valid, it is ignored.
Warning: Property lattice_noprune(1) in the instance rx_input(ICE_IO) is not valid, it is ignored.
Warning: Property lattice_noprune(1) in the instance tx2_output(ICE_IO) is not valid, it is ignored.
Warning: Property lattice_noprune(1) in the instance tx_output(ICE_IO) is not valid, it is ignored.
Stored edif netlist at /home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B...
Warning: The terminal connectivity tx_output:LATCHINPUTVALUE is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity tx_output:INPUTCLK is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity tx_output:OUTPUTCLK is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity tx2_output:LATCHINPUTVALUE is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity tx2_output:INPUTCLK is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity tx2_output:OUTPUTCLK is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity rx_input:LATCHINPUTVALUE is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity rx_input:INPUTCLK is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity rx_input:OUTPUTENABLE is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity rx_input:OUTPUTCLK is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity hall3_input:LATCHINPUTVALUE is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity hall3_input:INPUTCLK is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity hall3_input:OUTPUTENABLE is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity hall3_input:OUTPUTCLK is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity hall2_input:LATCHINPUTVALUE is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity hall2_input:INPUTCLK is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity hall2_input:OUTPUTENABLE is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity hall2_input:OUTPUTCLK is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity hall1_input:LATCHINPUTVALUE is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity hall1_input:INPUTCLK is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity hall1_input:OUTPUTENABLE is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity hall1_input:OUTPUTCLK is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity USBPU_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity PIN_3_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity PIN_2_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity PIN_24_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity PIN_23_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity PIN_22_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity PIN_1_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity LED_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity CLK_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 000001
Warning: The terminal c0.data_out_7[[4__2196:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.data_out_6[[0__2208:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.data_out_7[[6__2194:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.data_out_7[[7__2193:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.data_out_7[[5__2195:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.byte_transmit_counter__i7:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.tx.r_Bit_Index_i0:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.tx.r_Tx_Data_i0:E is driven by default driver : VCC, Disconnecting it.

write Timing Constraint to /home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: TinyFPGA_B

EDF Parser run-time: 0 (sec)
edif parser succeed.


"/media/external/iCEcube2/sbt_backend/bin/linux/opt/sbtplacer" --des-lib "/home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --outdir "/home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/placer" --device-file "/media/external/iCEcube2/sbt_backend/devices/ICE40P08.dev" --package CM81 --deviceMarketName iCE40LP8K --sdc-file "/home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/Temp/sbt_temp.sdc" --lib-file "/media/external/iCEcube2/sbt_backend/devices/ice40LP8K.lib" --effort_level std --out-sdc-file "/home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/placer/TinyFPGA_B_pl.sdc"
starting placerrunning placerExecuting : /media/external/iCEcube2/sbt_backend/bin/linux/opt/sbtplacer --des-lib /home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B --outdir /home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/placer --device-file /media/external/iCEcube2/sbt_backend/devices/ICE40P08.dev --package CM81 --deviceMarketName iCE40LP8K --sdc-file /home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/Temp/sbt_temp.sdc --lib-file /media/external/iCEcube2/sbt_backend/devices/ice40LP8K.lib --effort_level std --out-sdc-file /home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/placer/TinyFPGA_B_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:22:02

W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_13, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_14, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_15, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_16, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_17, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_18, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_19, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_20, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_21, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_7, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_8, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_9, as it is not connected to any PAD
I2004: Option and Settings Summary
=============================================================
Device file          - /media/external/iCEcube2/sbt_backend/devices/ICE40P08.dev
Package              - CM81
Design database      - /home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B
SDC file             - /home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/Temp/sbt_temp.sdc
Output directory     - /home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/placer
Timing library       - /media/external/iCEcube2/sbt_backend/devices/ice40LP8K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: /home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B/BFPGA_DESIGN_ep
I2065: Reading device file : /media/external/iCEcube2/sbt_backend/devices/ICE40P08.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	1375
    Number of DFFs      	:	566
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	177
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	14
    Number of GBIOs     	:	1
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0


Phase 1
I2077: Start design legalization
W2216: SB_GB_IO 'CLK_pad' is assigned to a non-GB pin 'B2'. Replacing it with SB_IO 'CLK_pad' and SB_GB 'CLK_pad_gb'

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	2
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	1
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	3
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.0 (sec)

Phase 3
Warning-1034: Found non-unate timing arc, from pin "PACKAGEPIN" to pin "DIN0" of instance "CLK_pad", in the clock network. Converting the timing arc to positive-unate
SDC-Info-1101: Duty cycle not specified for clock. Assuming 50 percent dutycycle.

Design Statistics after Packing
    Number of LUTs      	:	1378
    Number of DFFs      	:	564
    Number of DFFs packed to IO	:	2
    Number of Carrys    	:	177

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	432
        LUT, DFF and CARRY	:	132
    Combinational LogicCells
        Only LUT         	:	769
        CARRY Only       	:	0
        LUT with CARRY   	:	45
    LogicCells                  :	1378/7680
    PLBs                        :	229/960
    BRAMs                       :	0/32
    IOs and GBIOs               :	15/63
    PLLs                        :	0/1


I2088: Phase 3, elapsed time : 1.4 (sec)

Phase 4
I2088: Phase 4, elapsed time : 0.2 (sec)

Phase 5
I2088: Phase 5, elapsed time : 3.6 (sec)

Phase 6
I2088: Phase 6, elapsed time : 64.9 (sec)

Final Design Statistics
    Number of LUTs      	:	1378
    Number of DFFs      	:	564
    Number of DFFs packed to IO	:	2
    Number of Carrys    	:	177
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	15
    Number of GBIOs     	:	0
    Number of GBs       	:	1
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0

Device Utilization Summary
    LogicCells                  :	1378/7680
    PLBs                        :	269/960
    BRAMs                       :	0/32
    IOs and GBIOs               :	15/63
    PLLs                        :	0/1



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 2
Clock: CLK | Frequency: 63.70 MHz | Target: 16.00 MHz
Clock: TinyFPGA_B|CLK | Frequency: N/A | Target: 1.00 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 70.6 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"/media/external/iCEcube2/sbt_backend/bin/linux/opt/packer" "/media/external/iCEcube2/sbt_backend/devices/ICE40P08.dev" "/home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --package CM81 --outdir "/home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/packer" --DRC_only  --translator "/media/external/iCEcube2/sbt_backend/bin/sdc_translator.tcl" --src_sdc_file "/home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/placer/TinyFPGA_B_pl.sdc" --dst_sdc_file "/home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/packer/TinyFPGA_B_pk.sdc" --devicename iCE40LP8K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:02:57

Begin Packing...
initializing finish
Total HPWL cost is 5489
used logic cells: 1378
Design Rule Checking Succeeded

DRC Checker run-time: 1 (sec)
packer succeed.


"/media/external/iCEcube2/sbt_backend/bin/linux/opt/packer" "/media/external/iCEcube2/sbt_backend/devices/ICE40P08.dev" "/home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --package CM81 --outdir "/home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/packer" --translator "/media/external/iCEcube2/sbt_backend/bin/sdc_translator.tcl" --src_sdc_file "/home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/placer/TinyFPGA_B_pl.sdc" --dst_sdc_file "/home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/packer/TinyFPGA_B_pk.sdc" --devicename iCE40LP8K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:02:57

Begin Packing...
initializing finish
Total HPWL cost is 5489
used logic cells: 1378
Translating sdc file /home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/placer/TinyFPGA_B_pl.sdc...
Translated sdc file is /home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/packer/TinyFPGA_B_pk.sdc
Packer succeeded

Packer run-time: 1 (sec)
packer succeed.


"/media/external/iCEcube2/sbt_backend/bin/linux/opt/sbrouter" "/media/external/iCEcube2/sbt_backend/devices/ICE40P08.dev" "/home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" "/media/external/iCEcube2/sbt_backend/devices/ice40LP8K.lib" "/home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/packer/TinyFPGA_B_pk.sdc" --outdir "/home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/router" --sdf_file "/home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : /media/external/iCEcube2/sbt_backend/bin/linux/opt/sbrouter /media/external/iCEcube2/sbt_backend/devices/ICE40P08.dev /home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B /media/external/iCEcube2/sbt_backend/devices/ice40LP8K.lib /home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/packer/TinyFPGA_B_pk.sdc --outdir /home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/router --sdf_file /home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:09:33

I1203: Reading Design TinyFPGA_B
Read design time: 0
I1202: Reading Architecture of device iCE40LP8K
SDC-Info-1101: Duty cycle not specified for clock. Assuming 50 percent dutycycle.
Read device time: 9
I1209: Started routing
I1223: Total Nets : 1655 
I1212: Iteration  1 :   265 unrouted : 3 seconds
I1212: Iteration  2 :    26 unrouted : 0 seconds
I1212: Iteration  3 :     0 unrouted : 1 seconds
I1215: Routing is successful
Routing time: 5
I1206: Completed routing
I1204: Writing Design TinyFPGA_B
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 14 seconds
 total           341640K
router succeed.

"/media/external/iCEcube2/sbt_backend/bin/linux/opt/netlister" --verilog "/home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.v" --vhdl "/home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.vhd" --lib "/home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --view rt --device "/media/external/iCEcube2/sbt_backend/devices/ICE40P08.dev" --splitio  --in-sdc-file "/home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/packer/TinyFPGA_B_pk.sdc" --out-sdc-file "/home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/netlister/TinyFPGA_B_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:25:37

Generating Verilog & VHDL netlist files ...
Writing /home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.v
Writing /home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.vhd
Netlister succeeded.

Netlister run-time: 7 (sec)
netlist succeed.


"/media/external/iCEcube2/sbt_backend/bin/linux/opt/sbtimer" --des-lib "/home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --lib-file "/media/external/iCEcube2/sbt_backend/devices/ice40LP8K.lib" --sdc-file "/home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/netlister/TinyFPGA_B_sbt.sdc" --sdf-file "/home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.sdf" --report-file "/home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/timer/TinyFPGA_B_timing.rpt" --device-file "/media/external/iCEcube2/sbt_backend/devices/ICE40P08.dev" --timing-summary
starting timerrunning timerExecuting : /media/external/iCEcube2/sbt_backend/bin/linux/opt/sbtimer --des-lib /home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B --lib-file /media/external/iCEcube2/sbt_backend/devices/ice40LP8K.lib --sdc-file /home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/netlister/TinyFPGA_B_sbt.sdc --sdf-file /home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.sdf --report-file /home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/timer/TinyFPGA_B_timing.rpt --device-file /media/external/iCEcube2/sbt_backend/devices/ICE40P08.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:08:07

Warning-1034: Found non-unate timing arc, from pin "PADIN" to pin "DIN0" of instance "CLK_pad_preio", in the clock network. Converting the timing arc to positive-unate
SDC-Info-1101: Duty cycle not specified for clock. Assuming 50 percent dutycycle.
Timer run-time: 7 seconds
timer succeed.
timer succeeded.


"/media/external/iCEcube2/sbt_backend/bin/linux/opt/bitmap" "/media/external/iCEcube2/sbt_backend/devices/ICE40P08.dev" --design "/home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --device_name iCE40LP8K --package CM81 --outdir "/home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:24:49

Bit Stream File Size: 1080760 (1M 31K 440 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 2 (sec)
bitmap succeed.
/media/external/iCEcube2/LSE/bin/lin64/synthesis -f "template_lse.prj"
starting Synthesisrunning SynthesisCopyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2015 Lattice Semiconductor Corporation,  All rights reserved.
Thu Sep 12 21:40:43 2019


Command Line:  /media/external/iCEcube2/LSE/bin/lin64/synthesis -f template_lse.prj 

INFO - synthesis: Lattice Synthesis Engine Launched.
Synthesis options:
The -a option is SBTiCE40.
The -t option is CM81.
The -d option is iCE40LP8K.
                                                          

##########################################################

### Lattice Family : SBTiCE40

### Device  : iCE40LP8K

### Package : CM81

### Number of Logic Cells: 7680

### Number of RAM4k Blocks: 32

### Number of DSP Blocks: 0

### Number of PLLs: 2

### Number of IO Pins: 178

##########################################################

                                                          

Optimization goal = Area
The -top option is not used.
Target frequency = 1.000000 MHz.
Maximum fanout = 10000.
Timing path count = 3
RWCheckOnRam = 0

BRAM utilization = 100.000000 %
DSP usage = true (default)
DSP utilization = 100 % (default)
fsm_encoding_style = auto
resolve_mixed_drivers = 0
fix_gated_clocks = 1

Mux style = auto (Default)
Use Carry Chain = true
carry_chain_length = 0
Loop Limit = 1950.
Use IO Insertion = TRUE
Use IO Reg = AUTO

Resource Sharing = TRUE
Propagate Constants = TRUE
Remove Duplicate Registers = TRUE
Output EDIF file name = template_Implmnt/template.edf.
WARNING - synthesis: Option -force_gsr will be set to false when option -output_edif/-ngo are set
ROM style = auto
RAM style = auto
The -comp option is FALSE.
The -syn option is FALSE.
-p /home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1 (searchpath added)
Verilog design file = verilog/TinyFPGA_B.v
Verilog design file = verilog/uart_rx.v
Verilog design file = verilog/uart_tx.v
Verilog design file = verilog/coms.v
Verilog design file = verilog/motorControl.v
Verilog design file = q_rotary_enc/rot_enc_flt_tb.sv
q_rotary_enc/rot_enc_flt_tb.sv suffix does not match HDL source.

Verilog design file = q_rotary_enc/lpf_cap.sv
q_rotary_enc/lpf_cap.sv suffix does not match HDL source.

Verilog design file = q_rotary_enc/q_rotary_enc.sv
q_rotary_enc/q_rotary_enc.sv suffix does not match HDL source.

Verilog design file = q_rotary_enc/rot_enc_flt.sv
q_rotary_enc/rot_enc_flt.sv suffix does not match HDL source.

-sdc option: SDC file input not used.
-vh2008

ERROR - synthesis: Invalid file name extension for q_rotary_enc/rot_enc_flt_tb.sv in the Verilog file group.
Synthesis failed.
Synthesis batch mode runtime 0 seconds"/media/external/iCEcube2/sbt_backend/bin/linux/opt/synpwrap/synpwrap" -prj "template_syn.prj" -log "template_Implmnt/template.srr"
starting Synthesisrunning Synthesis/media/external/iCEcube2/synpbase/bin/synplify_pro: 137: [: unexpected operator
/media/external/iCEcube2/synpbase/bin/synplify_pro: 151: [: !=: argument expected
/media/external/iCEcube2/synpbase/bin/synplify_pro: 321: /media/external/iCEcube2/synpbase/bin/config/execute: Syntax error: "(" unexpected (expecting ";;")
Copyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.
Child process exit with 2.
Error of dumping file template_Implmnt/template.srr, 'stdout.log' is instead. 

==contents of stdout.log
Running in Lattice mode


Starting:    /home/letrend/lscc/iCEcube2.2017.08/synpbase/linux_a_64/mbin/synbatch
Install:     /home/letrend/lscc/iCEcube2.2017.08/synpbase
Hostname:    base
Date:        Sun Aug 25 18:38:39 2019
Version:     L-2016.09L+ice40

Arguments:   -product synplify_pro -batch template_syn.prj
ProductType: synplify_pro





auto_infer_blackbox is not supported in current product.

log file: "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.srr"

Running: template_Implmnt in foreground



Running template_syn|template_Implmnt


Running: compile (Compile) on template_syn|template_Implmnt
# Sun Aug 25 18:38:39 2019


Running: compile_flow (Compile Process) on template_syn|template_Implmnt
# Sun Aug 25 18:38:39 2019


Running: compiler (Compile Input) on template_syn|template_Implmnt
# Sun Aug 25 18:38:39 2019

Copied /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/synwork/template_comp.srs to /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.srs


compiler completed
# Sun Aug 25 18:38:41 2019

Return Code: 0
Run Time:00h:00m:02s


Running: multi_srs_gen (Multi-srs Generator) on template_syn|template_Implmnt
# Sun Aug 25 18:38:41 2019


multi_srs_gen completed
# Sun Aug 25 18:38:41 2019

Return Code: 0
Run Time:00h:00m:00s

Copied /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/synwork/template_mult.srs to /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.srs

Complete: Compile Process on template_syn|template_Implmnt


Running: premap (Pre-mapping) on template_syn|template_Implmnt
# Sun Aug 25 18:38:41 2019


premap completed with warnings
# Sun Aug 25 18:38:41 2019

Return Code: 1
Run Time:00h:00m:00s

Complete: Compile on template_syn|template_Implmnt


Running: map (Map) on template_syn|template_Implmnt
# Sun Aug 25 18:38:41 2019

License granted for 4 parallel jobs


Running: fpga_mapper (Map & Optimize) on template_syn|template_Implmnt
# Sun Aug 25 18:38:41 2019

Copied /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/synwork/template_m.srm to /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.srm


fpga_mapper completed with warnings
# Sun Aug 25 18:38:42 2019

Return Code: 1
Run Time:00h:00m:01s

Complete: Map on template_syn|template_Implmnt

Complete: Logic Synthesis on template_syn|template_Implmnt

exit status=0

exit status=0

log file: "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.srr"
Running: template_Implmnt in foreground

Running template_syn|template_Implmnt

Running: compile (Compile) on template_syn|template_Implmnt
# Sun Aug 25 19:04:02 2019

Running: compile_flow (Compile Process) on template_syn|template_Implmnt
# Sun Aug 25 19:04:02 2019

Running: compiler (Compile Input) on template_syn|template_Implmnt
# Sun Aug 25 19:04:02 2019
Copied /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/synwork/template_comp.srs to /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.srs

compiler completed
# Sun Aug 25 19:04:04 2019

Return Code: 0
Run Time:00h:00m:02s

Running: multi_srs_gen (Multi-srs Generator) on template_syn|template_Implmnt
# Sun Aug 25 19:04:04 2019

multi_srs_gen completed
# Sun Aug 25 19:04:04 2019

Return Code: 0
Run Time:00h:00m:00s
Copied /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/synwork/template_mult.srs to /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.srs
Complete: Compile Process on template_syn|template_Implmnt

Running: premap (Pre-mapping) on template_syn|template_Implmnt
# Sun Aug 25 19:04:04 2019

premap completed with warnings
# Sun Aug 25 19:04:05 2019

Return Code: 1
Run Time:00h:00m:01s
Complete: Compile on template_syn|template_Implmnt

Running: map (Map) on template_syn|template_Implmnt
# Sun Aug 25 19:04:05 2019

Running: fpga_mapper (Map & Optimize) on template_syn|template_Implmnt
# Sun Aug 25 19:04:05 2019
Copied /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/synwork/template_m.srm to /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.srm

fpga_mapper completed with warnings
# Sun Aug 25 19:04:06 2019

Return Code: 1
Run Time:00h:00m:01s
Complete: Map on template_syn|template_Implmnt
Complete: Logic Synthesis on template_syn|template_Implmnt
log file: "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.srr"
Running: template_Implmnt in foreground

Running template_syn|template_Implmnt

Running: compile (Compile) on template_syn|template_Implmnt
# Sun Aug 25 19:04:27 2019

Running: compile_flow (Compile Process) on template_syn|template_Implmnt
# Sun Aug 25 19:04:27 2019

Running: compiler (Compile Input) on template_syn|template_Implmnt
# Sun Aug 25 19:04:27 2019
Copied /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/synwork/template_comp.srs to /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.srs

compiler completed
# Sun Aug 25 19:04:28 2019

Return Code: 0
Run Time:00h:00m:01s

Running: multi_srs_gen (Multi-srs Generator) on template_syn|template_Implmnt
# Sun Aug 25 19:04:28 2019

multi_srs_gen completed
# Sun Aug 25 19:04:28 2019

Return Code: 0
Run Time:00h:00m:00s
Copied /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/synwork/template_mult.srs to /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.srs
Complete: Compile Process on template_syn|template_Implmnt

Running: premap (Pre-mapping) on template_syn|template_Implmnt
# Sun Aug 25 19:04:28 2019

premap completed with warnings
# Sun Aug 25 19:04:29 2019

Return Code: 1
Run Time:00h:00m:01s
Complete: Compile on template_syn|template_Implmnt

Running: map (Map) on template_syn|template_Implmnt
# Sun Aug 25 19:04:29 2019

Running: fpga_mapper (Map & Optimize) on template_syn|template_Implmnt
# Sun Aug 25 19:04:29 2019
Copied /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/synwork/template_m.srm to /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.srm

fpga_mapper completed with warnings
# Sun Aug 25 19:04:30 2019

Return Code: 1
Run Time:00h:00m:01s
Complete: Map on template_syn|template_Implmnt
Complete: Logic Synthesis on template_syn|template_Implmnt
log file: "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.srr"
Running: template_Implmnt in foreground

Running template_syn|template_Implmnt

Running: compile (Compile) on template_syn|template_Implmnt
# Sun Aug 25 19:05:22 2019

Running: compile_flow (Compile Process) on template_syn|template_Implmnt
# Sun Aug 25 19:05:22 2019

Running: compiler (Compile Input) on template_syn|template_Implmnt
# Sun Aug 25 19:05:22 2019
Copied /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/synwork/template_comp.srs to /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.srs

compiler completed
# Sun Aug 25 19:05:23 2019

Return Code: 0
Run Time:00h:00m:01s

Running: multi_srs_gen (Multi-srs Generator) on template_syn|template_Implmnt
# Sun Aug 25 19:05:23 2019

multi_srs_gen completed
# Sun Aug 25 19:05:24 2019

Return Code: 0
Run Time:00h:00m:01s
Copied /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/synwork/template_mult.srs to /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.srs
Complete: Compile Process on template_syn|template_Implmnt

Running: premap (Pre-mapping) on template_syn|template_Implmnt
# Sun Aug 25 19:05:24 2019

premap completed with warnings
# Sun Aug 25 19:05:24 2019

Return Code: 1
Run Time:00h:00m:00s
Complete: Compile on template_syn|template_Implmnt

Running: map (Map) on template_syn|template_Implmnt
# Sun Aug 25 19:05:24 2019

Running: fpga_mapper (Map & Optimize) on template_syn|template_Implmnt
# Sun Aug 25 19:05:24 2019
Copied /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/synwork/template_m.srm to /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.srm

fpga_mapper completed with warnings
# Sun Aug 25 19:05:25 2019

Return Code: 1
Run Time:00h:00m:01s
Complete: Map on template_syn|template_Implmnt

Running: par_synthesis (Place and Route Post-Synthesis) on template_syn|template_Implmnt
# Sun Aug 25 19:05:25 2019

Running: pr_2 (Place & Route (pr_2)) on template_syn|template_Implmnt
# Sun Aug 25 19:05:25 2019
Copying result file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.edf to /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/pr_2/template.edf
Copied /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.edf to /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/pr_2/template.edf
Copied /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.scf to /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/pr_2/template.scf

Running: LatticeSbPlaceAndRoute (Lattice iCE Place and Route) on template_syn|template_Implmnt
# Sun Aug 25 19:05:25 2019

LatticeSbPlaceAndRoute completed
# Sun Aug 25 19:05:26 2019

Return Code: 1
Run Time:00h:00m:01s
Complete: Place & Route (pr_2) on template_syn|template_Implmnt
Complete: Place and Route Post-Synthesis on template_syn|template_Implmnt
Complete: Logic Synthesis on template_syn|template_Implmnt
Note: Opening local project RTL file '/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.srs'
Opening object source file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v
Opening object source file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v
Opening object source file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v
Opening object source file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v
Opening object source file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v
log file: "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.srr"
Running: template_Implmnt in foreground

Running template_syn|template_Implmnt

Running: compile (Compile) on template_syn|template_Implmnt
# Sun Aug 25 19:07:39 2019

Running: compile_flow (Compile Process) on template_syn|template_Implmnt
# Sun Aug 25 19:07:39 2019

Running: compiler (Compile Input) on template_syn|template_Implmnt
# Sun Aug 25 19:07:39 2019
Copied /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/synwork/template_comp.srs to /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.srs

compiler completed
# Sun Aug 25 19:07:40 2019

Return Code: 0
Run Time:00h:00m:01s

Running: multi_srs_gen (Multi-srs Generator) on template_syn|template_Implmnt
# Sun Aug 25 19:07:40 2019

multi_srs_gen completed
# Sun Aug 25 19:07:41 2019

Return Code: 0
Run Time:00h:00m:01s
Copied /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/synwork/template_mult.srs to /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.srs
Complete: Compile Process on template_syn|template_Implmnt

Running: premap (Pre-mapping) on template_syn|template_Implmnt
# Sun Aug 25 19:07:41 2019

premap completed with warnings
# Sun Aug 25 19:07:41 2019

Return Code: 1
Run Time:00h:00m:00s
Complete: Compile on template_syn|template_Implmnt

Running: map (Map) on template_syn|template_Implmnt
# Sun Aug 25 19:07:41 2019

Running: fpga_mapper (Map & Optimize) on template_syn|template_Implmnt
# Sun Aug 25 19:07:41 2019
Copied /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/synwork/template_m.srm to /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.srm

fpga_mapper completed with warnings
# Sun Aug 25 19:07:42 2019

Return Code: 1
Run Time:00h:00m:01s
Complete: Map on template_syn|template_Implmnt

Running: par_synthesis (Place and Route Post-Synthesis) on template_syn|template_Implmnt
# Sun Aug 25 19:07:42 2019

Running: pr_2 (Place & Route (pr_2)) on template_syn|template_Implmnt
# Sun Aug 25 19:07:42 2019
Copying result file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.edf to /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/pr_2/template.edf
Copied /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.edf to /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/pr_2/template.edf
Copied /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.scf to /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/pr_2/template.scf

Running: LatticeSbPlaceAndRoute (Lattice iCE Place and Route) on template_syn|template_Implmnt
# Sun Aug 25 19:07:42 2019

LatticeSbPlaceAndRoute completed
# Sun Aug 25 19:07:43 2019

Return Code: 1
Run Time:00h:00m:01s
Complete: Place & Route (pr_2) on template_syn|template_Implmnt
Complete: Place and Route Post-Synthesis on template_syn|template_Implmnt
Complete: Logic Synthesis on template_syn|template_Implmnt
Opening object source file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v
Opening object source file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v
Opening object source file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v
Opening object source file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v
Opening object source file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v
Opening object source file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v
Opening object source file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v
log file: "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.srr"
Running: template_Implmnt in foreground

Running template_syn|template_Implmnt

Running: compile (Compile) on template_syn|template_Implmnt
# Sun Aug 25 19:09:03 2019

Running: compile_flow (Compile Process) on template_syn|template_Implmnt
# Sun Aug 25 19:09:03 2019

Running: compiler (Compile Input) on template_syn|template_Implmnt
# Sun Aug 25 19:09:03 2019
Copied /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/synwork/template_comp.srs to /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.srs

compiler completed
# Sun Aug 25 19:09:04 2019

Return Code: 0
Run Time:00h:00m:01s

Running: multi_srs_gen (Multi-srs Generator) on template_syn|template_Implmnt
# Sun Aug 25 19:09:04 2019

multi_srs_gen completed
# Sun Aug 25 19:09:04 2019

Return Code: 0
Run Time:00h:00m:00s
Copied /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/synwork/template_mult.srs to /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.srs
Complete: Compile Process on template_syn|template_Implmnt

Running: premap (Pre-mapping) on template_syn|template_Implmnt
# Sun Aug 25 19:09:04 2019

premap completed with warnings
# Sun Aug 25 19:09:05 2019

Return Code: 1
Run Time:00h:00m:01s
Complete: Compile on template_syn|template_Implmnt

Running: map (Map) on template_syn|template_Implmnt
# Sun Aug 25 19:09:05 2019

Running: fpga_mapper (Map & Optimize) on template_syn|template_Implmnt
# Sun Aug 25 19:09:05 2019
Copied /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/synwork/template_m.srm to /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.srm

fpga_mapper completed with warnings
# Sun Aug 25 19:09:06 2019

Return Code: 1
Run Time:00h:00m:01s
Complete: Map on template_syn|template_Implmnt

Running: par_synthesis (Place and Route Post-Synthesis) on template_syn|template_Implmnt
# Sun Aug 25 19:09:06 2019

Running: pr_2 (Place & Route (pr_2)) on template_syn|template_Implmnt
# Sun Aug 25 19:09:06 2019
Copying result file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.edf to /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/pr_2/template.edf
Copied /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.edf to /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/pr_2/template.edf
Copied /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.scf to /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/pr_2/template.scf

Running: LatticeSbPlaceAndRoute (Lattice iCE Place and Route) on template_syn|template_Implmnt
# Sun Aug 25 19:09:06 2019

LatticeSbPlaceAndRoute completed
# Sun Aug 25 19:09:06 2019

Return Code: 1
Run Time:00h:00m:00s
Complete: Place & Route (pr_2) on template_syn|template_Implmnt
Complete: Place and Route Post-Synthesis on template_syn|template_Implmnt
Complete: Logic Synthesis on template_syn|template_Implmnt
log file: "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.srr"
Running: template_Implmnt in foreground

Running template_syn|template_Implmnt

Running: compile (Compile) on template_syn|template_Implmnt
# Sun Aug 25 19:09:39 2019

Running: compile_flow (Compile Process) on template_syn|template_Implmnt
# Sun Aug 25 19:09:39 2019

Running: compiler (Compile Input) on template_syn|template_Implmnt
# Sun Aug 25 19:09:39 2019
Copied /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/synwork/template_comp.srs to /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.srs

compiler completed
# Sun Aug 25 19:09:40 2019

Return Code: 0
Run Time:00h:00m:01s

Running: multi_srs_gen (Multi-srs Generator) on template_syn|template_Implmnt
# Sun Aug 25 19:09:40 2019

multi_srs_gen completed
# Sun Aug 25 19:09:40 2019

Return Code: 0
Run Time:00h:00m:00s
Copied /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/synwork/template_mult.srs to /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.srs
Complete: Compile Process on template_syn|template_Implmnt

Running: premap (Pre-mapping) on template_syn|template_Implmnt
# Sun Aug 25 19:09:40 2019

premap completed with warnings
# Sun Aug 25 19:09:41 2019

Return Code: 1
Run Time:00h:00m:01s
Complete: Compile on template_syn|template_Implmnt

Running: map (Map) on template_syn|template_Implmnt
# Sun Aug 25 19:09:41 2019

Running: fpga_mapper (Map & Optimize) on template_syn|template_Implmnt
# Sun Aug 25 19:09:41 2019
Copied /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/synwork/template_m.srm to /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.srm

fpga_mapper completed with warnings
# Sun Aug 25 19:09:42 2019

Return Code: 1
Run Time:00h:00m:01s
Complete: Map on template_syn|template_Implmnt

Running: par_synthesis (Place and Route Post-Synthesis) on template_syn|template_Implmnt
# Sun Aug 25 19:09:42 2019

Running: pr_2 (Place & Route (pr_2)) on template_syn|template_Implmnt
# Sun Aug 25 19:09:42 2019
Copying result file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.edf to /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/pr_2/template.edf
Copied /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.edf to /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/pr_2/template.edf
Copied /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.scf to /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/pr_2/template.scf

Running: LatticeSbPlaceAndRoute (Lattice iCE Place and Route) on template_syn|template_Implmnt
# Sun Aug 25 19:09:42 2019

LatticeSbPlaceAndRoute completed
# Sun Aug 25 19:09:43 2019

Return Code: 1
Run Time:00h:00m:01s
Complete: Place & Route (pr_2) on template_syn|template_Implmnt
Complete: Place and Route Post-Synthesis on template_syn|template_Implmnt
Complete: Logic Synthesis on template_syn|template_Implmnt
log file: "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.srr"
Running: template_Implmnt in foreground

Running template_syn|template_Implmnt

Running: compile (Compile) on template_syn|template_Implmnt
# Sun Aug 25 19:11:45 2019

Running: compile_flow (Compile Process) on template_syn|template_Implmnt
# Sun Aug 25 19:11:45 2019

Running: compiler (Compile Input) on template_syn|template_Implmnt
# Sun Aug 25 19:11:45 2019
Copied /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/synwork/template_comp.srs to /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.srs

compiler completed
# Sun Aug 25 19:11:47 2019

Return Code: 0
Run Time:00h:00m:02s

Running: multi_srs_gen (Multi-srs Generator) on template_syn|template_Implmnt
# Sun Aug 25 19:11:47 2019

multi_srs_gen completed
# Sun Aug 25 19:11:47 2019

Return Code: 0
Run Time:00h:00m:00s
Copied /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/synwork/template_mult.srs to /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.srs
Complete: Compile Process on template_syn|template_Implmnt

Running: premap (Pre-mapping) on template_syn|template_Implmnt
# Sun Aug 25 19:11:47 2019

premap completed with warnings
# Sun Aug 25 19:11:47 2019

Return Code: 1
Run Time:00h:00m:00s
Complete: Compile on template_syn|template_Implmnt

Running: map (Map) on template_syn|template_Implmnt
# Sun Aug 25 19:11:47 2019

Running: fpga_mapper (Map & Optimize) on template_syn|template_Implmnt
# Sun Aug 25 19:11:47 2019
Copied /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/synwork/template_m.srm to /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.srm

fpga_mapper completed with warnings
# Sun Aug 25 19:11:49 2019

Return Code: 1
Run Time:00h:00m:02s
Complete: Map on template_syn|template_Implmnt

Running: par_synthesis (Place and Route Post-Synthesis) on template_syn|template_Implmnt
# Sun Aug 25 19:11:49 2019

Running: pr_2 (Place & Route (pr_2)) on template_syn|template_Implmnt
# Sun Aug 25 19:11:49 2019
Copying result file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.edf to /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/pr_2/template.edf
Copied /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.edf to /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/pr_2/template.edf
Copied /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.scf to /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/pr_2/template.scf

Running: LatticeSbPlaceAndRoute (Lattice iCE Place and Route) on template_syn|template_Implmnt
# Sun Aug 25 19:11:49 2019

LatticeSbPlaceAndRoute completed
# Sun Aug 25 19:11:50 2019

Return Code: 1
Run Time:00h:00m:01s
Complete: Place & Route (pr_2) on template_syn|template_Implmnt
Complete: Place and Route Post-Synthesis on template_syn|template_Implmnt
Complete: Logic Synthesis on template_syn|template_Implmnt
Running: prFlowContainer in foreground

Running: prFlowContainer
# Sun Aug 25 19:12:02 2019

Running: pr_2 (Place & Route (pr_2)) on template_syn|template_Implmnt
# Sun Aug 25 19:12:02 2019
Copying result file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.edf to /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/pr_2/template.edf
Copied /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.edf to /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/pr_2/template.edf
Copied /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.scf to /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/pr_2/template.scf

Running: LatticeSbPlaceAndRoute (Lattice iCE Place and Route) on template_syn|template_Implmnt
# Sun Aug 25 19:12:02 2019

LatticeSbPlaceAndRoute completed
# Sun Aug 25 19:12:02 2019

Return Code: 1
Run Time:00h:00m:00s
Complete: Place & Route (pr_2) on template_syn|template_Implmnt
Complete: prFlowContainer
Note: Opening local project RTL file '/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.srs'
Opening object source file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v
Opening object source file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v
Opening object source file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v
log file: "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.srr"
Running: template_Implmnt in foreground

Running template_syn|template_Implmnt

Running: compile (Compile) on template_syn|template_Implmnt
# Sun Aug 25 19:16:39 2019

Running: compile_flow (Compile Process) on template_syn|template_Implmnt
# Sun Aug 25 19:16:39 2019

Running: compiler (Compile Input) on template_syn|template_Implmnt
# Sun Aug 25 19:16:39 2019
Copied /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/synwork/template_comp.srs to /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.srs

compiler completed
# Sun Aug 25 19:16:40 2019

Return Code: 0
Run Time:00h:00m:01s

Running: multi_srs_gen (Multi-srs Generator) on template_syn|template_Implmnt
# Sun Aug 25 19:16:40 2019

multi_srs_gen completed
# Sun Aug 25 19:16:40 2019

Return Code: 0
Run Time:00h:00m:00s
Copied /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/synwork/template_mult.srs to /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.srs
Complete: Compile Process on template_syn|template_Implmnt

Running: premap (Pre-mapping) on template_syn|template_Implmnt
# Sun Aug 25 19:16:41 2019

premap completed with warnings
# Sun Aug 25 19:16:41 2019

Return Code: 1
Run Time:00h:00m:00s
Complete: Compile on template_syn|template_Implmnt

Running: map (Map) on template_syn|template_Implmnt
# Sun Aug 25 19:16:41 2019

Running: fpga_mapper (Map & Optimize) on template_syn|template_Implmnt
# Sun Aug 25 19:16:41 2019
Copied /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/synwork/template_m.srm to /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.srm

fpga_mapper completed with warnings
# Sun Aug 25 19:16:43 2019

Return Code: 1
Run Time:00h:00m:02s
Complete: Map on template_syn|template_Implmnt

Running: par_synthesis (Place and Route Post-Synthesis) on template_syn|template_Implmnt
# Sun Aug 25 19:16:43 2019

Running: pr_2 (Place & Route (pr_2)) on template_syn|template_Implmnt
# Sun Aug 25 19:16:43 2019
Copying result file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.edf to /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/pr_2/template.edf
Copied /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.edf to /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/pr_2/template.edf
Copied /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.scf to /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/pr_2/template.scf

Running: LatticeSbPlaceAndRoute (Lattice iCE Place and Route) on template_syn|template_Implmnt
# Sun Aug 25 19:16:43 2019
Opening object source file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v

LatticeSbPlaceAndRoute completed
# Sun Aug 25 19:17:22 2019

Return Code: 1
Run Time:00h:00m:39s
Complete: Place & Route (pr_2) on template_syn|template_Implmnt
Complete: Place and Route Post-Synthesis on template_syn|template_Implmnt
Complete: Logic Synthesis on template_syn|template_Implmnt
log file: "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.srr"
Running: template_Implmnt in foreground

Running template_syn|template_Implmnt

Running: compile (Compile) on template_syn|template_Implmnt
# Sun Aug 25 19:17:29 2019

Running: compile_flow (Compile Process) on template_syn|template_Implmnt
# Sun Aug 25 19:17:29 2019

Running: compiler (Compile Input) on template_syn|template_Implmnt
# Sun Aug 25 19:17:29 2019
Copied /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/synwork/template_comp.srs to /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.srs

compiler completed
# Sun Aug 25 19:17:30 2019

Return Code: 0
Run Time:00h:00m:01s

Running: multi_srs_gen (Multi-srs Generator) on template_syn|template_Implmnt
# Sun Aug 25 19:17:30 2019

multi_srs_gen completed
# Sun Aug 25 19:17:30 2019

Return Code: 0
Run Time:00h:00m:00s
Copied /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/synwork/template_mult.srs to /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.srs
Complete: Compile Process on template_syn|template_Implmnt

Running: premap (Pre-mapping) on template_syn|template_Implmnt
# Sun Aug 25 19:17:30 2019

premap completed with warnings
# Sun Aug 25 19:17:31 2019

Return Code: 1
Run Time:00h:00m:01s
Complete: Compile on template_syn|template_Implmnt

Running: map (Map) on template_syn|template_Implmnt
# Sun Aug 25 19:17:31 2019

Running: fpga_mapper (Map & Optimize) on template_syn|template_Implmnt
# Sun Aug 25 19:17:31 2019
Copied /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/synwork/template_m.srm to /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.srm

fpga_mapper completed with warnings
# Sun Aug 25 19:17:33 2019

Return Code: 1
Run Time:00h:00m:02s
Complete: Map on template_syn|template_Implmnt

Running: par_synthesis (Place and Route Post-Synthesis) on template_syn|template_Implmnt
# Sun Aug 25 19:17:33 2019

Running: pr_2 (Place & Route (pr_2)) on template_syn|template_Implmnt
# Sun Aug 25 19:17:33 2019
Copying result file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.edf to /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/pr_2/template.edf
Copied /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.edf to /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/pr_2/template.edf
Copied /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.scf to /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/pr_2/template.scf

Running: LatticeSbPlaceAndRoute (Lattice iCE Place and Route) on template_syn|template_Implmnt
# Sun Aug 25 19:17:33 2019

LatticeSbPlaceAndRoute completed
# Sun Aug 25 19:18:12 2019

Return Code: 1
Run Time:00h:00m:39s
Complete: Place & Route (pr_2) on template_syn|template_Implmnt
Complete: Place and Route Post-Synthesis on template_syn|template_Implmnt
Complete: Logic Synthesis on template_syn|template_Implmnt
log file: "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.srr"
Running: template_Implmnt in foreground

Running template_syn|template_Implmnt

Running: compile (Compile) on template_syn|template_Implmnt
# Sun Aug 25 19:19:27 2019

Running: compile_flow (Compile Process) on template_syn|template_Implmnt
# Sun Aug 25 19:19:27 2019

Running: compiler (Compile Input) on template_syn|template_Implmnt
# Sun Aug 25 19:19:27 2019
Copied /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/synwork/template_comp.srs to /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.srs

compiler completed
# Sun Aug 25 19:19:29 2019

Return Code: 0
Run Time:00h:00m:02s

Running: multi_srs_gen (Multi-srs Generator) on template_syn|template_Implmnt
# Sun Aug 25 19:19:29 2019

multi_srs_gen completed
# Sun Aug 25 19:19:29 2019

Return Code: 0
Run Time:00h:00m:00s
Copied /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/synwork/template_mult.srs to /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.srs
Complete: Compile Process on template_syn|template_Implmnt

Running: premap (Pre-mapping) on template_syn|template_Implmnt
# Sun Aug 25 19:19:29 2019

premap completed with warnings
# Sun Aug 25 19:19:30 2019

Return Code: 1
Run Time:00h:00m:01s
Complete: Compile on template_syn|template_Implmnt

Running: map (Map) on template_syn|template_Implmnt
# Sun Aug 25 19:19:30 2019

Running: fpga_mapper (Map & Optimize) on template_syn|template_Implmnt
# Sun Aug 25 19:19:30 2019
Copied /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/synwork/template_m.srm to /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.srm

fpga_mapper completed with warnings
# Sun Aug 25 19:19:31 2019

Return Code: 1
Run Time:00h:00m:01s
Complete: Map on template_syn|template_Implmnt

Running: par_synthesis (Place and Route Post-Synthesis) on template_syn|template_Implmnt
# Sun Aug 25 19:19:31 2019

Running: pr_2 (Place & Route (pr_2)) on template_syn|template_Implmnt
# Sun Aug 25 19:19:31 2019
Copying result file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.edf to /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/pr_2/template.edf
Copied /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.edf to /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/pr_2/template.edf
Copied /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.scf to /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/pr_2/template.scf

Running: LatticeSbPlaceAndRoute (Lattice iCE Place and Route) on template_syn|template_Implmnt
# Sun Aug 25 19:19:31 2019
Opening object source file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v
Opening object source file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v

LatticeSbPlaceAndRoute completed
# Sun Aug 25 19:20:10 2019

Return Code: 1
Run Time:00h:00m:39s
Complete: Place & Route (pr_2) on template_syn|template_Implmnt
Complete: Place and Route Post-Synthesis on template_syn|template_Implmnt
Complete: Logic Synthesis on template_syn|template_Implmnt
log file: "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.srr"
Running: template_Implmnt in foreground

Running template_syn|template_Implmnt

Running: compile (Compile) on template_syn|template_Implmnt
# Sun Aug 25 19:20:18 2019

Running: compile_flow (Compile Process) on template_syn|template_Implmnt
# Sun Aug 25 19:20:18 2019

Running: compiler (Compile Input) on template_syn|template_Implmnt
# Sun Aug 25 19:20:18 2019
Copied /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/synwork/template_comp.srs to /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.srs

compiler completed
# Sun Aug 25 19:20:19 2019

Return Code: 0
Run Time:00h:00m:01s

Running: multi_srs_gen (Multi-srs Generator) on template_syn|template_Implmnt
# Sun Aug 25 19:20:19 2019

multi_srs_gen completed
# Sun Aug 25 19:20:20 2019

Return Code: 0
Run Time:00h:00m:01s
Copied /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/synwork/template_mult.srs to /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.srs
Complete: Compile Process on template_syn|template_Implmnt

Running: premap (Pre-mapping) on template_syn|template_Implmnt
# Sun Aug 25 19:20:20 2019

premap completed with warnings
# Sun Aug 25 19:20:20 2019

Return Code: 1
Run Time:00h:00m:00s
Complete: Compile on template_syn|template_Implmnt

Running: map (Map) on template_syn|template_Implmnt
# Sun Aug 25 19:20:20 2019

Running: fpga_mapper (Map & Optimize) on template_syn|template_Implmnt
# Sun Aug 25 19:20:20 2019
Copied /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/synwork/template_m.srm to /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.srm

fpga_mapper completed with warnings
# Sun Aug 25 19:20:22 2019

Return Code: 1
Run Time:00h:00m:02s
Complete: Map on template_syn|template_Implmnt

Running: par_synthesis (Place and Route Post-Synthesis) on template_syn|template_Implmnt
# Sun Aug 25 19:20:22 2019

Running: pr_2 (Place & Route (pr_2)) on template_syn|template_Implmnt
# Sun Aug 25 19:20:22 2019
Copying result file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.edf to /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/pr_2/template.edf
Copied /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.edf to /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/pr_2/template.edf
Copied /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.scf to /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/pr_2/template.scf

Running: LatticeSbPlaceAndRoute (Lattice iCE Place and Route) on template_syn|template_Implmnt
# Sun Aug 25 19:20:22 2019

LatticeSbPlaceAndRoute completed
# Sun Aug 25 19:21:06 2019

Return Code: 1
Run Time:00h:00m:44s
Complete: Place & Route (pr_2) on template_syn|template_Implmnt
Complete: Place and Route Post-Synthesis on template_syn|template_Implmnt
Complete: Logic Synthesis on template_syn|template_Implmnt
log file: "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.srr"
Running: template_Implmnt in foreground

Running template_syn|template_Implmnt

Running: compile (Compile) on template_syn|template_Implmnt
# Sun Aug 25 19:22:27 2019

Running: compile_flow (Compile Process) on template_syn|template_Implmnt
# Sun Aug 25 19:22:27 2019

Running: compiler (Compile Input) on template_syn|template_Implmnt
# Sun Aug 25 19:22:27 2019
Copied /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/synwork/template_comp.srs to /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.srs

compiler completed
# Sun Aug 25 19:22:28 2019

Return Code: 0
Run Time:00h:00m:01s

Running: multi_srs_gen (Multi-srs Generator) on template_syn|template_Implmnt
# Sun Aug 25 19:22:28 2019

multi_srs_gen completed
# Sun Aug 25 19:22:28 2019

Return Code: 0
Run Time:00h:00m:00s
Copied /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/synwork/template_mult.srs to /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.srs
Complete: Compile Process on template_syn|template_Implmnt

Running: premap (Pre-mapping) on template_syn|template_Implmnt
# Sun Aug 25 19:22:28 2019

premap completed with warnings
# Sun Aug 25 19:22:29 2019

Return Code: 1
Run Time:00h:00m:01s
Complete: Compile on template_syn|template_Implmnt

Running: map (Map) on template_syn|template_Implmnt
# Sun Aug 25 19:22:29 2019

Running: fpga_mapper (Map & Optimize) on template_syn|template_Implmnt
# Sun Aug 25 19:22:29 2019
Copied /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/synwork/template_m.srm to /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.srm

fpga_mapper completed with warnings
# Sun Aug 25 19:22:31 2019

Return Code: 1
Run Time:00h:00m:02s
Complete: Map on template_syn|template_Implmnt

Running: par_synthesis (Place and Route Post-Synthesis) on template_syn|template_Implmnt
# Sun Aug 25 19:22:31 2019

Running: pr_2 (Place & Route (pr_2)) on template_syn|template_Implmnt
# Sun Aug 25 19:22:31 2019
Copying result file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.edf to /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/pr_2/template.edf
Copied /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.edf to /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/pr_2/template.edf
Copied /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.scf to /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/pr_2/template.scf

Running: LatticeSbPlaceAndRoute (Lattice iCE Place and Route) on template_syn|template_Implmnt
# Sun Aug 25 19:22:31 2019
Opening object source file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v
Opening object source file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v

LatticeSbPlaceAndRoute completed
# Sun Aug 25 19:23:14 2019

Return Code: 1
Run Time:00h:00m:43s
Complete: Place & Route (pr_2) on template_syn|template_Implmnt
Complete: Place and Route Post-Synthesis on template_syn|template_Implmnt
Complete: Logic Synthesis on template_syn|template_Implmnt
log file: "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.srr"
Running: template_Implmnt in foreground

Running template_syn|template_Implmnt

Running: compile (Compile) on template_syn|template_Implmnt
# Sun Aug 25 19:23:56 2019

Running: compile_flow (Compile Process) on template_syn|template_Implmnt
# Sun Aug 25 19:23:56 2019

Running: compiler (Compile Input) on template_syn|template_Implmnt
# Sun Aug 25 19:23:56 2019
Copied /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/synwork/template_comp.srs to /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.srs

compiler completed
# Sun Aug 25 19:23:58 2019

Return Code: 0
Run Time:00h:00m:02s

Running: multi_srs_gen (Multi-srs Generator) on template_syn|template_Implmnt
# Sun Aug 25 19:23:58 2019

multi_srs_gen completed
# Sun Aug 25 19:23:58 2019

Return Code: 0
Run Time:00h:00m:00s
Copied /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/synwork/template_mult.srs to /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.srs
Complete: Compile Process on template_syn|template_Implmnt

Running: premap (Pre-mapping) on template_syn|template_Implmnt
# Sun Aug 25 19:23:58 2019

premap completed with warnings
# Sun Aug 25 19:23:58 2019

Return Code: 1
Run Time:00h:00m:00s
Complete: Compile on template_syn|template_Implmnt

Running: map (Map) on template_syn|template_Implmnt
# Sun Aug 25 19:23:58 2019

Running: fpga_mapper (Map & Optimize) on template_syn|template_Implmnt
# Sun Aug 25 19:23:58 2019
Copied /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/synwork/template_m.srm to /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.srm

fpga_mapper completed with warnings
# Sun Aug 25 19:24:00 2019

Return Code: 1
Run Time:00h:00m:02s
Complete: Map on template_syn|template_Implmnt

Running: par_synthesis (Place and Route Post-Synthesis) on template_syn|template_Implmnt
# Sun Aug 25 19:24:00 2019

Running: pr_2 (Place & Route (pr_2)) on template_syn|template_Implmnt
# Sun Aug 25 19:24:00 2019
Copying result file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.edf to /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/pr_2/template.edf
Copied /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.edf to /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/pr_2/template.edf
Copied /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.scf to /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/pr_2/template.scf

Running: LatticeSbPlaceAndRoute (Lattice iCE Place and Route) on template_syn|template_Implmnt
# Sun Aug 25 19:24:00 2019

LatticeSbPlaceAndRoute completed
# Sun Aug 25 19:24:39 2019

Return Code: 1
Run Time:00h:00m:39s
Complete: Place & Route (pr_2) on template_syn|template_Implmnt
Complete: Place and Route Post-Synthesis on template_syn|template_Implmnt
Complete: Logic Synthesis on template_syn|template_Implmnt
log file: "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.srr"
Running: template_Implmnt in foreground

Running template_syn|template_Implmnt

Running: compile (Compile) on template_syn|template_Implmnt
# Sun Aug 25 19:28:39 2019

Running: compile_flow (Compile Process) on template_syn|template_Implmnt
# Sun Aug 25 19:28:39 2019

Running: compiler (Compile Input) on template_syn|template_Implmnt
# Sun Aug 25 19:28:39 2019
compiler exited with errors
Job failed on: template_syn|template_Implmnt

Job: "compiler" terminated with error status: 2
See log file: "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/synlog/template_compiler.srr"
# Sun Aug 25 19:28:39 2019

Return Code: 2
Run Time:00h:00m:00s
Complete: Compile Process on template_syn|template_Implmnt
Complete: Compile on template_syn|template_Implmnt
Complete: Logic Synthesis on template_syn|template_Implmnt
Opening object source file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v
log file: "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.srr"
Running: template_Implmnt in foreground

Running template_syn|template_Implmnt

Running: compile (Compile) on template_syn|template_Implmnt
# Sun Aug 25 19:29:08 2019

Running: compile_flow (Compile Process) on template_syn|template_Implmnt
# Sun Aug 25 19:29:08 2019

Running: compiler (Compile Input) on template_syn|template_Implmnt
# Sun Aug 25 19:29:08 2019
Copied /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/synwork/template_comp.srs to /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.srs

compiler completed
# Sun Aug 25 19:29:09 2019

Return Code: 0
Run Time:00h:00m:01s

Running: multi_srs_gen (Multi-srs Generator) on template_syn|template_Implmnt
# Sun Aug 25 19:29:09 2019

multi_srs_gen completed
# Sun Aug 25 19:29:10 2019

Return Code: 0
Run Time:00h:00m:01s
Copied /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/synwork/template_mult.srs to /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.srs
Complete: Compile Process on template_syn|template_Implmnt

Running: premap (Pre-mapping) on template_syn|template_Implmnt
# Sun Aug 25 19:29:10 2019

premap completed with warnings
# Sun Aug 25 19:29:10 2019

Return Code: 1
Run Time:00h:00m:00s
Complete: Compile on template_syn|template_Implmnt

Running: map (Map) on template_syn|template_Implmnt
# Sun Aug 25 19:29:10 2019

Running: fpga_mapper (Map & Optimize) on template_syn|template_Implmnt
# Sun Aug 25 19:29:10 2019
Copied /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/synwork/template_m.srm to /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.srm

fpga_mapper completed with warnings
# Sun Aug 25 19:29:12 2019

Return Code: 1
Run Time:00h:00m:02s
Complete: Map on template_syn|template_Implmnt

Running: par_synthesis (Place and Route Post-Synthesis) on template_syn|template_Implmnt
# Sun Aug 25 19:29:12 2019

Running: pr_2 (Place & Route (pr_2)) on template_syn|template_Implmnt
# Sun Aug 25 19:29:12 2019
Copying result file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.edf to /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/pr_2/template.edf
Copied /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.edf to /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/pr_2/template.edf
Copied /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.scf to /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/pr_2/template.scf

Running: LatticeSbPlaceAndRoute (Lattice iCE Place and Route) on template_syn|template_Implmnt
# Sun Aug 25 19:29:12 2019
Opening object source file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/coms.v

LatticeSbPlaceAndRoute completed
# Sun Aug 25 19:29:55 2019

Return Code: 1
Run Time:00h:00m:43s
Complete: Place & Route (pr_2) on template_syn|template_Implmnt
Complete: Place and Route Post-Synthesis on template_syn|template_Implmnt
Complete: Logic Synthesis on template_syn|template_Implmnt
log file: "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.srr"
Running: template_Implmnt in foreground

Running template_syn|template_Implmnt

Running: compile (Compile) on template_syn|template_Implmnt
# Sun Aug 25 19:30:04 2019

Running: compile_flow (Compile Process) on template_syn|template_Implmnt
# Sun Aug 25 19:30:04 2019

Running: compiler (Compile Input) on template_syn|template_Implmnt
# Sun Aug 25 19:30:04 2019
Copied /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/synwork/template_comp.srs to /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.srs

compiler completed
# Sun Aug 25 19:30:05 2019

Return Code: 0
Run Time:00h:00m:01s

Running: multi_srs_gen (Multi-srs Generator) on template_syn|template_Implmnt
# Sun Aug 25 19:30:05 2019

multi_srs_gen completed
# Sun Aug 25 19:30:05 2019

Return Code: 0
Run Time:00h:00m:00s
Copied /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/synwork/template_mult.srs to /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.srs
Complete: Compile Process on template_syn|template_Implmnt

Running: premap (Pre-mapping) on template_syn|template_Implmnt
# Sun Aug 25 19:30:05 2019

premap completed with warnings
# Sun Aug 25 19:30:06 2019

Return Code: 1
Run Time:00h:00m:01s
Complete: Compile on template_syn|template_Implmnt

Running: map (Map) on template_syn|template_Implmnt
# Sun Aug 25 19:30:06 2019

Running: fpga_mapper (Map & Optimize) on template_syn|template_Implmnt
# Sun Aug 25 19:30:06 2019
Copied /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/synwork/template_m.srm to /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.srm

fpga_mapper completed with warnings
# Sun Aug 25 19:30:08 2019

Return Code: 1
Run Time:00h:00m:02s
Complete: Map on template_syn|template_Implmnt

Running: par_synthesis (Place and Route Post-Synthesis) on template_syn|template_Implmnt
# Sun Aug 25 19:30:08 2019

Running: pr_2 (Place & Route (pr_2)) on template_syn|template_Implmnt
# Sun Aug 25 19:30:08 2019
Copying result file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.edf to /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/pr_2/template.edf
Copied /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.edf to /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/pr_2/template.edf
Copied /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.scf to /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/pr_2/template.scf

Running: LatticeSbPlaceAndRoute (Lattice iCE Place and Route) on template_syn|template_Implmnt
# Sun Aug 25 19:30:08 2019
Opening object source file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/coms.v
Opening object source file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/coms.v

LatticeSbPlaceAndRoute completed
# Sun Aug 25 19:30:51 2019

Return Code: 1
Run Time:00h:00m:43s
Complete: Place & Route (pr_2) on template_syn|template_Implmnt
Complete: Place and Route Post-Synthesis on template_syn|template_Implmnt
Complete: Logic Synthesis on template_syn|template_Implmnt
log file: "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.srr"
Running: template_Implmnt in foreground

Running template_syn|template_Implmnt

Running: compile (Compile) on template_syn|template_Implmnt
# Sun Aug 25 19:31:10 2019

Running: compile_flow (Compile Process) on template_syn|template_Implmnt
# Sun Aug 25 19:31:10 2019

Running: compiler (Compile Input) on template_syn|template_Implmnt
# Sun Aug 25 19:31:10 2019
compiler exited with errors
Job failed on: template_syn|template_Implmnt

Job: "compiler" terminated with error status: 2
See log file: "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/synlog/template_compiler.srr"
# Sun Aug 25 19:31:10 2019

Return Code: 2
Run Time:00h:00m:00s
Complete: Compile Process on template_syn|template_Implmnt
Complete: Compile on template_syn|template_Implmnt
Complete: Logic Synthesis on template_syn|template_Implmnt
Opening object source file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/coms.v
log file: "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.srr"
Running: template_Implmnt in foreground

Running template_syn|template_Implmnt

Running: compile (Compile) on template_syn|template_Implmnt
# Sun Aug 25 19:31:22 2019

Running: compile_flow (Compile Process) on template_syn|template_Implmnt
# Sun Aug 25 19:31:22 2019

Running: compiler (Compile Input) on template_syn|template_Implmnt
# Sun Aug 25 19:31:22 2019
Copied /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/synwork/template_comp.srs to /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.srs

compiler completed
# Sun Aug 25 19:31:23 2019

Return Code: 0
Run Time:00h:00m:01s

Running: multi_srs_gen (Multi-srs Generator) on template_syn|template_Implmnt
# Sun Aug 25 19:31:23 2019

multi_srs_gen completed
# Sun Aug 25 19:31:24 2019

Return Code: 0
Run Time:00h:00m:01s
Copied /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/synwork/template_mult.srs to /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.srs
Complete: Compile Process on template_syn|template_Implmnt

Running: premap (Pre-mapping) on template_syn|template_Implmnt
# Sun Aug 25 19:31:24 2019

premap completed with warnings
# Sun Aug 25 19:31:24 2019

Return Code: 1
Run Time:00h:00m:00s
Complete: Compile on template_syn|template_Implmnt

Running: map (Map) on template_syn|template_Implmnt
# Sun Aug 25 19:31:24 2019

Running: fpga_mapper (Map & Optimize) on template_syn|template_Implmnt
# Sun Aug 25 19:31:24 2019
Copied /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/synwork/template_m.srm to /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.srm

fpga_mapper completed with warnings
# Sun Aug 25 19:31:26 2019

Return Code: 1
Run Time:00h:00m:02s
Complete: Map on template_syn|template_Implmnt

Running: par_synthesis (Place and Route Post-Synthesis) on template_syn|template_Implmnt
# Sun Aug 25 19:31:26 2019

Running: pr_2 (Place & Route (pr_2)) on template_syn|template_Implmnt
# Sun Aug 25 19:31:26 2019
Copying result file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.edf to /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/pr_2/template.edf
Copied /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.edf to /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/pr_2/template.edf
Copied /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.scf to /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/pr_2/template.scf

Running: LatticeSbPlaceAndRoute (Lattice iCE Place and Route) on template_syn|template_Implmnt
# Sun Aug 25 19:31:26 2019

LatticeSbPlaceAndRoute completed
# Sun Aug 25 19:32:10 2019

Return Code: 1
Run Time:00h:00m:44s
Complete: Place & Route (pr_2) on template_syn|template_Implmnt
Complete: Place and Route Post-Synthesis on template_syn|template_Implmnt
Complete: Logic Synthesis on template_syn|template_Implmnt
log file: "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.srr"
Running: template_Implmnt in foreground

Running template_syn|template_Implmnt

Running: compile (Compile) on template_syn|template_Implmnt
# Sun Aug 25 19:32:32 2019

Running: compile_flow (Compile Process) on template_syn|template_Implmnt
# Sun Aug 25 19:32:32 2019

Running: compiler (Compile Input) on template_syn|template_Implmnt
# Sun Aug 25 19:32:32 2019
Copied /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/synwork/template_comp.srs to /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.srs

compiler completed
# Sun Aug 25 19:32:34 2019

Return Code: 0
Run Time:00h:00m:02s

Running: multi_srs_gen (Multi-srs Generator) on template_syn|template_Implmnt
# Sun Aug 25 19:32:34 2019

multi_srs_gen completed
# Sun Aug 25 19:32:34 2019

Return Code: 0
Run Time:00h:00m:00s
Copied /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/synwork/template_mult.srs to /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.srs
Complete: Compile Process on template_syn|template_Implmnt

Running: premap (Pre-mapping) on template_syn|template_Implmnt
# Sun Aug 25 19:32:34 2019

premap completed with warnings
# Sun Aug 25 19:32:35 2019

Return Code: 1
Run Time:00h:00m:01s
Complete: Compile on template_syn|template_Implmnt

Running: map (Map) on template_syn|template_Implmnt
# Sun Aug 25 19:32:35 2019

Running: fpga_mapper (Map & Optimize) on template_syn|template_Implmnt
# Sun Aug 25 19:32:35 2019
Copied /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/synwork/template_m.srm to /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.srm

fpga_mapper completed with warnings
# Sun Aug 25 19:32:37 2019

Return Code: 1
Run Time:00h:00m:02s
Complete: Map on template_syn|template_Implmnt

Running: par_synthesis (Place and Route Post-Synthesis) on template_syn|template_Implmnt
# Sun Aug 25 19:32:37 2019

Running: pr_2 (Place & Route (pr_2)) on template_syn|template_Implmnt
# Sun Aug 25 19:32:37 2019
Copying result file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.edf to /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/pr_2/template.edf
Copied /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.edf to /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/pr_2/template.edf
Copied /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.scf to /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/pr_2/template.scf

Running: LatticeSbPlaceAndRoute (Lattice iCE Place and Route) on template_syn|template_Implmnt
# Sun Aug 25 19:32:37 2019
Opening object source file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.srr

LatticeSbPlaceAndRoute completed
# Sun Aug 25 19:33:20 2019

Return Code: 1
Run Time:00h:00m:43s
Complete: Place & Route (pr_2) on template_syn|template_Implmnt
Complete: Place and Route Post-Synthesis on template_syn|template_Implmnt
Complete: Logic Synthesis on template_syn|template_Implmnt
Opening object source file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/coms.v
Opening object source file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/coms.v
log file: "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.srr"
Running: template_Implmnt in foreground

Running template_syn|template_Implmnt

Running: compile (Compile) on template_syn|template_Implmnt
# Sun Aug 25 19:34:51 2019

Running: compile_flow (Compile Process) on template_syn|template_Implmnt
# Sun Aug 25 19:34:51 2019

Running: compiler (Compile Input) on template_syn|template_Implmnt
# Sun Aug 25 19:34:51 2019
Copied /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/synwork/template_comp.srs to /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.srs

compiler completed
# Sun Aug 25 19:34:52 2019

Return Code: 0
Run Time:00h:00m:01s

Running: multi_srs_gen (Multi-srs Generator) on template_syn|template_Implmnt
# Sun Aug 25 19:34:52 2019

multi_srs_gen completed
# Sun Aug 25 19:34:53 2019

Return Code: 0
Run Time:00h:00m:01s
Copied /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/synwork/template_mult.srs to /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.srs
Complete: Compile Process on template_syn|template_Implmnt

Running: premap (Pre-mapping) on template_syn|template_Implmnt
# Sun Aug 25 19:34:53 2019

premap completed with warnings
# Sun Aug 25 19:34:53 2019

Return Code: 1
Run Time:00h:00m:00s
Complete: Compile on template_syn|template_Implmnt

Running: map (Map) on template_syn|template_Implmnt
# Sun Aug 25 19:34:53 2019

Running: fpga_mapper (Map & Optimize) on template_syn|template_Implmnt
# Sun Aug 25 19:34:53 2019
Copied /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/synwork/template_m.srm to /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.srm

fpga_mapper completed with warnings
# Sun Aug 25 19:34:55 2019

Return Code: 1
Run Time:00h:00m:02s
Complete: Map on template_syn|template_Implmnt

Running: par_synthesis (Place and Route Post-Synthesis) on template_syn|template_Implmnt
# Sun Aug 25 19:34:55 2019

Running: pr_2 (Place & Route (pr_2)) on template_syn|template_Implmnt
# Sun Aug 25 19:34:55 2019
Copying result file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.edf to /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/pr_2/template.edf
Copied /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.edf to /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/pr_2/template.edf
Copied /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.scf to /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/pr_2/template.scf

Running: LatticeSbPlaceAndRoute (Lattice iCE Place and Route) on template_syn|template_Implmnt
# Sun Aug 25 19:34:55 2019

LatticeSbPlaceAndRoute completed
# Sun Aug 25 19:35:40 2019

Return Code: 1
Run Time:00h:00m:45s
Complete: Place & Route (pr_2) on template_syn|template_Implmnt
Complete: Place and Route Post-Synthesis on template_syn|template_Implmnt
Complete: Logic Synthesis on template_syn|template_Implmnt
log file: "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.srr"
Running: template_Implmnt in foreground

Running template_syn|template_Implmnt

Running: compile (Compile) on template_syn|template_Implmnt
# Sun Aug 25 19:36:09 2019

Running: compile_flow (Compile Process) on template_syn|template_Implmnt
# Sun Aug 25 19:36:09 2019

Running: compiler (Compile Input) on template_syn|template_Implmnt
# Sun Aug 25 19:36:09 2019
compiler exited with errors
Job failed on: template_syn|template_Implmnt

Job: "compiler" terminated with error status: 2
See log file: "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/synlog/template_compiler.srr"
# Sun Aug 25 19:36:10 2019

Return Code: 2
Run Time:00h:00m:01s
Complete: Compile Process on template_syn|template_Implmnt
Complete: Compile on template_syn|template_Implmnt
Complete: Logic Synthesis on template_syn|template_Implmnt
Opening object source file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/coms.v
log file: "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.srr"
Running: template_Implmnt in foreground

Running template_syn|template_Implmnt

Running: compile (Compile) on template_syn|template_Implmnt
# Sun Aug 25 19:37:54 2019

Running: compile_flow (Compile Process) on template_syn|template_Implmnt
# Sun Aug 25 19:37:54 2019

Running: compiler (Compile Input) on template_syn|template_Implmnt
# Sun Aug 25 19:37:54 2019
Copied /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/synwork/template_comp.srs to /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.srs

compiler completed
# Sun Aug 25 19:37:56 2019

Return Code: 0
Run Time:00h:00m:02s

Running: multi_srs_gen (Multi-srs Generator) on template_syn|template_Implmnt
# Sun Aug 25 19:37:56 2019

multi_srs_gen completed
# Sun Aug 25 19:37:56 2019

Return Code: 0
Run Time:00h:00m:00s
Copied /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/synwork/template_mult.srs to /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.srs
Complete: Compile Process on template_syn|template_Implmnt

Running: premap (Pre-mapping) on template_syn|template_Implmnt
# Sun Aug 25 19:37:56 2019

premap completed with warnings
# Sun Aug 25 19:37:56 2019

Return Code: 1
Run Time:00h:00m:00s
Complete: Compile on template_syn|template_Implmnt

Running: map (Map) on template_syn|template_Implmnt
# Sun Aug 25 19:37:56 2019

Running: fpga_mapper (Map & Optimize) on template_syn|template_Implmnt
# Sun Aug 25 19:37:56 2019
Copied /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/synwork/template_m.srm to /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.srm

fpga_mapper completed with warnings
# Sun Aug 25 19:37:59 2019

Return Code: 1
Run Time:00h:00m:03s
Complete: Map on template_syn|template_Implmnt

Running: par_synthesis (Place and Route Post-Synthesis) on template_syn|template_Implmnt
# Sun Aug 25 19:37:59 2019

Running: pr_2 (Place & Route (pr_2)) on template_syn|template_Implmnt
# Sun Aug 25 19:37:59 2019
Copying result file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.edf to /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/pr_2/template.edf
Copied /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.edf to /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/pr_2/template.edf
Copied /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.scf to /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/pr_2/template.scf

Running: LatticeSbPlaceAndRoute (Lattice iCE Place and Route) on template_syn|template_Implmnt
# Sun Aug 25 19:37:59 2019
Opening object source file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/coms.v
Opening object source file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/roboy_fpga_code/roboy_fpga_code/uart/uart_tx.v

LatticeSbPlaceAndRoute completed
# Sun Aug 25 19:38:42 2019

Return Code: 1
Run Time:00h:00m:43s
Complete: Place & Route (pr_2) on template_syn|template_Implmnt
Complete: Place and Route Post-Synthesis on template_syn|template_Implmnt
Complete: Logic Synthesis on template_syn|template_Implmnt
Opening object source file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/coms.v
Opening object source file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/coms.v
Opening object source file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/coms.v
Opening object source file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/coms.v
Opening object source file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/coms.v
Opening object source file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/coms.v
Opening object source file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/coms.v
Opening object source file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/coms.v
Opening object source file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/coms.v
Opening object source file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/coms.v
Opening object source file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/coms.v
Note: Opening local project RTL file '/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.srs'
log file: "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.srr"
Running: template_Implmnt in foreground

Running template_syn|template_Implmnt

Running: compile (Compile) on template_syn|template_Implmnt
# Sun Aug 25 19:44:06 2019

Running: compile_flow (Compile Process) on template_syn|template_Implmnt
# Sun Aug 25 19:44:06 2019

Running: compiler (Compile Input) on template_syn|template_Implmnt
# Sun Aug 25 19:44:06 2019
Copied /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/synwork/template_comp.srs to /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.srs

compiler completed
# Sun Aug 25 19:44:08 2019

Return Code: 0
Run Time:00h:00m:02s

Running: multi_srs_gen (Multi-srs Generator) on template_syn|template_Implmnt
# Sun Aug 25 19:44:08 2019

multi_srs_gen completed
# Sun Aug 25 19:44:08 2019

Return Code: 0
Run Time:00h:00m:00s
Copied /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/synwork/template_mult.srs to /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.srs
Complete: Compile Process on template_syn|template_Implmnt

Running: premap (Pre-mapping) on template_syn|template_Implmnt
# Sun Aug 25 19:44:08 2019

premap completed with warnings
# Sun Aug 25 19:44:08 2019

Return Code: 1
Run Time:00h:00m:00s
Complete: Compile on template_syn|template_Implmnt

Running: map (Map) on template_syn|template_Implmnt
# Sun Aug 25 19:44:08 2019

Running: fpga_mapper (Map & Optimize) on template_syn|template_Implmnt
# Sun Aug 25 19:44:08 2019
Copied /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/synwork/template_m.srm to /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.srm

fpga_mapper completed with warnings
# Sun Aug 25 19:44:11 2019

Return Code: 1
Run Time:00h:00m:03s
Complete: Map on template_syn|template_Implmnt

Running: par_synthesis (Place and Route Post-Synthesis) on template_syn|template_Implmnt
# Sun Aug 25 19:44:11 2019

Running: pr_2 (Place & Route (pr_2)) on template_syn|template_Implmnt
# Sun Aug 25 19:44:11 2019
Copying result file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.edf to /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/pr_2/template.edf
Copied /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.edf to /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/pr_2/template.edf
Copied /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.scf to /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/pr_2/template.scf

Running: LatticeSbPlaceAndRoute (Lattice iCE Place and Route) on template_syn|template_Implmnt
# Sun Aug 25 19:44:11 2019

LatticeSbPlaceAndRoute completed
# Sun Aug 25 19:44:56 2019

Return Code: 1
Run Time:00h:00m:45s
Complete: Place & Route (pr_2) on template_syn|template_Implmnt
Complete: Place and Route Post-Synthesis on template_syn|template_Implmnt
Complete: Logic Synthesis on template_syn|template_Implmnt
log file: "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.srr"
Running: template_Implmnt in foreground

Running template_syn|template_Implmnt

Running: compile (Compile) on template_syn|template_Implmnt
# Sun Aug 25 19:44:59 2019

Running: compile_flow (Compile Process) on template_syn|template_Implmnt
# Sun Aug 25 19:44:59 2019

Running: compiler (Compile Input) on template_syn|template_Implmnt
# Sun Aug 25 19:44:59 2019
Copied /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/synwork/template_comp.srs to /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.srs

compiler completed
# Sun Aug 25 19:45:01 2019

Return Code: 0
Run Time:00h:00m:02s

Running: multi_srs_gen (Multi-srs Generator) on template_syn|template_Implmnt
# Sun Aug 25 19:45:01 2019

multi_srs_gen completed
# Sun Aug 25 19:45:01 2019

Return Code: 0
Run Time:00h:00m:00s
Copied /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/synwork/template_mult.srs to /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.srs
Complete: Compile Process on template_syn|template_Implmnt

Running: premap (Pre-mapping) on template_syn|template_Implmnt
# Sun Aug 25 19:45:01 2019

premap completed with warnings
# Sun Aug 25 19:45:01 2019

Return Code: 1
Run Time:00h:00m:00s
Complete: Compile on template_syn|template_Implmnt

Running: map (Map) on template_syn|template_Implmnt
# Sun Aug 25 19:45:01 2019

Running: fpga_mapper (Map & Optimize) on template_syn|template_Implmnt
# Sun Aug 25 19:45:01 2019
Copied /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/synwork/template_m.srm to /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.srm

fpga_mapper completed with warnings
# Sun Aug 25 19:45:04 2019

Return Code: 1
Run Time:00h:00m:03s
Complete: Map on template_syn|template_Implmnt

Running: par_synthesis (Place and Route Post-Synthesis) on template_syn|template_Implmnt
# Sun Aug 25 19:45:04 2019

Running: pr_2 (Place & Route (pr_2)) on template_syn|template_Implmnt
# Sun Aug 25 19:45:04 2019
Copying result file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.edf to /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/pr_2/template.edf
Copied /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.edf to /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/pr_2/template.edf
Copied /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.scf to /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/pr_2/template.scf

Running: LatticeSbPlaceAndRoute (Lattice iCE Place and Route) on template_syn|template_Implmnt
# Sun Aug 25 19:45:04 2019

LatticeSbPlaceAndRoute completed
# Sun Aug 25 19:45:49 2019

Return Code: 1
Run Time:00h:00m:45s
Complete: Place & Route (pr_2) on template_syn|template_Implmnt
Complete: Place and Route Post-Synthesis on template_syn|template_Implmnt
Complete: Logic Synthesis on template_syn|template_Implmnt
log file: "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.srr"
Running: template_Implmnt in foreground

Running template_syn|template_Implmnt

Running: compile (Compile) on template_syn|template_Implmnt
# Sun Aug 25 19:45:54 2019

Running: compile_flow (Compile Process) on template_syn|template_Implmnt
# Sun Aug 25 19:45:54 2019

Running: compiler (Compile Input) on template_syn|template_Implmnt
# Sun Aug 25 19:45:54 2019
compiler exited with errors
Job failed on: template_syn|template_Implmnt

Job: "compiler" terminated with error status: 2
See log file: "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/synlog/template_compiler.srr"
# Sun Aug 25 19:45:54 2019

Return Code: 2
Run Time:00h:00m:00s
Complete: Compile Process on template_syn|template_Implmnt
Complete: Compile on template_syn|template_Implmnt
Complete: Logic Synthesis on template_syn|template_Implmnt
log file: "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.srr"
Running: template_Implmnt in foreground

Running template_syn|template_Implmnt

Running: compile (Compile) on template_syn|template_Implmnt
# Sun Aug 25 19:48:26 2019

Running: compile_flow (Compile Process) on template_syn|template_Implmnt
# Sun Aug 25 19:48:26 2019

Running: compiler (Compile Input) on template_syn|template_Implmnt
# Sun Aug 25 19:48:26 2019
Copied /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/synwork/template_comp.srs to /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.srs

compiler completed
# Sun Aug 25 19:48:27 2019

Return Code: 0
Run Time:00h:00m:01s

Running: multi_srs_gen (Multi-srs Generator) on template_syn|template_Implmnt
# Sun Aug 25 19:48:27 2019

multi_srs_gen completed
# Sun Aug 25 19:48:27 2019

Return Code: 0
Run Time:00h:00m:00s
Copied /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/synwork/template_mult.srs to /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.srs
Complete: Compile Process on template_syn|template_Implmnt

Running: premap (Pre-mapping) on template_syn|template_Implmnt
# Sun Aug 25 19:48:27 2019

premap completed with warnings
# Sun Aug 25 19:48:28 2019

Return Code: 1
Run Time:00h:00m:01s
Complete: Compile on template_syn|template_Implmnt

Running: map (Map) on template_syn|template_Implmnt
# Sun Aug 25 19:48:28 2019

Running: fpga_mapper (Map & Optimize) on template_syn|template_Implmnt
# Sun Aug 25 19:48:28 2019
Copied /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/synwork/template_m.srm to /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.srm

fpga_mapper completed with warnings
# Sun Aug 25 19:48:30 2019

Return Code: 1
Run Time:00h:00m:02s
Complete: Map on template_syn|template_Implmnt

Running: par_synthesis (Place and Route Post-Synthesis) on template_syn|template_Implmnt
# Sun Aug 25 19:48:30 2019

Running: pr_2 (Place & Route (pr_2)) on template_syn|template_Implmnt
# Sun Aug 25 19:48:30 2019
Copying result file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.edf to /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/pr_2/template.edf
Copied /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.edf to /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/pr_2/template.edf
Copied /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.scf to /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/pr_2/template.scf

Running: LatticeSbPlaceAndRoute (Lattice iCE Place and Route) on template_syn|template_Implmnt
# Sun Aug 25 19:48:30 2019
Opening object source file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/coms.v

LatticeSbPlaceAndRoute completed
# Sun Aug 25 19:49:17 2019

Return Code: 1
Run Time:00h:00m:47s
Complete: Place & Route (pr_2) on template_syn|template_Implmnt
Complete: Place and Route Post-Synthesis on template_syn|template_Implmnt
Complete: Logic Synthesis on template_syn|template_Implmnt
log file: "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.srr"
Running: template_Implmnt in foreground

Running template_syn|template_Implmnt

Running: compile (Compile) on template_syn|template_Implmnt
# Sun Aug 25 19:50:34 2019

Running: compile_flow (Compile Process) on template_syn|template_Implmnt
# Sun Aug 25 19:50:34 2019

Running: compiler (Compile Input) on template_syn|template_Implmnt
# Sun Aug 25 19:50:34 2019
compiler exited with errors
Job failed on: template_syn|template_Implmnt

Job: "compiler" terminated with error status: 2
See log file: "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/synlog/template_compiler.srr"
# Sun Aug 25 19:50:34 2019

Return Code: 2
Run Time:00h:00m:00s
Complete: Compile Process on template_syn|template_Implmnt
Complete: Compile on template_syn|template_Implmnt
Complete: Logic Synthesis on template_syn|template_Implmnt
log file: "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.srr"
Running: template_Implmnt in foreground

Running template_syn|template_Implmnt

Running: compile (Compile) on template_syn|template_Implmnt
# Sun Aug 25 19:51:06 2019

Running: compile_flow (Compile Process) on template_syn|template_Implmnt
# Sun Aug 25 19:51:06 2019

Running: compiler (Compile Input) on template_syn|template_Implmnt
# Sun Aug 25 19:51:06 2019
Copied /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/synwork/template_comp.srs to /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.srs

compiler completed
# Sun Aug 25 19:51:08 2019

Return Code: 0
Run Time:00h:00m:02s

Running: multi_srs_gen (Multi-srs Generator) on template_syn|template_Implmnt
# Sun Aug 25 19:51:08 2019

multi_srs_gen completed
# Sun Aug 25 19:51:08 2019

Return Code: 0
Run Time:00h:00m:00s
Copied /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/synwork/template_mult.srs to /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.srs
Complete: Compile Process on template_syn|template_Implmnt

Running: premap (Pre-mapping) on template_syn|template_Implmnt
# Sun Aug 25 19:51:08 2019

premap completed with warnings
# Sun Aug 25 19:51:08 2019

Return Code: 1
Run Time:00h:00m:00s
Complete: Compile on template_syn|template_Implmnt

Running: map (Map) on template_syn|template_Implmnt
# Sun Aug 25 19:51:08 2019

Running: fpga_mapper (Map & Optimize) on template_syn|template_Implmnt
# Sun Aug 25 19:51:08 2019
Copied /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/synwork/template_m.srm to /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.srm

fpga_mapper completed with warnings
# Sun Aug 25 19:51:11 2019

Return Code: 1
Run Time:00h:00m:03s
Complete: Map on template_syn|template_Implmnt

Running: par_synthesis (Place and Route Post-Synthesis) on template_syn|template_Implmnt
# Sun Aug 25 19:51:11 2019

Running: pr_2 (Place & Route (pr_2)) on template_syn|template_Implmnt
# Sun Aug 25 19:51:11 2019
Copying result file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.edf to /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/pr_2/template.edf
Copied /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.edf to /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/pr_2/template.edf
Copied /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.scf to /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/pr_2/template.scf

Running: LatticeSbPlaceAndRoute (Lattice iCE Place and Route) on template_syn|template_Implmnt
# Sun Aug 25 19:51:11 2019

LatticeSbPlaceAndRoute completed
# Sun Aug 25 19:51:57 2019

Return Code: 1
Run Time:00h:00m:46s
Complete: Place & Route (pr_2) on template_syn|template_Implmnt
Complete: Place and Route Post-Synthesis on template_syn|template_Implmnt
Complete: Logic Synthesis on template_syn|template_Implmnt
log file: "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.srr"
Running: template_Implmnt in foreground

Running template_syn|template_Implmnt

Running: compile (Compile) on template_syn|template_Implmnt
# Sun Aug 25 19:52:01 2019

Running: compile_flow (Compile Process) on template_syn|template_Implmnt
# Sun Aug 25 19:52:01 2019

Running: compiler (Compile Input) on template_syn|template_Implmnt
# Sun Aug 25 19:52:01 2019
Copied /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/synwork/template_comp.srs to /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.srs

compiler completed
# Sun Aug 25 19:52:03 2019

Return Code: 0
Run Time:00h:00m:02s

Running: multi_srs_gen (Multi-srs Generator) on template_syn|template_Implmnt
# Sun Aug 25 19:52:03 2019

multi_srs_gen completed
# Sun Aug 25 19:52:03 2019

Return Code: 0
Run Time:00h:00m:00s
Copied /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/synwork/template_mult.srs to /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.srs
Complete: Compile Process on template_syn|template_Implmnt

Running: premap (Pre-mapping) on template_syn|template_Implmnt
# Sun Aug 25 19:52:03 2019

premap completed with warnings
# Sun Aug 25 19:52:04 2019

Return Code: 1
Run Time:00h:00m:01s
Complete: Compile on template_syn|template_Implmnt

Running: map (Map) on template_syn|template_Implmnt
# Sun Aug 25 19:52:04 2019

Running: fpga_mapper (Map & Optimize) on template_syn|template_Implmnt
# Sun Aug 25 19:52:04 2019
Copied /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/synwork/template_m.srm to /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.srm

fpga_mapper completed with warnings
# Sun Aug 25 19:52:06 2019

Return Code: 1
Run Time:00h:00m:02s
Complete: Map on template_syn|template_Implmnt

Running: par_synthesis (Place and Route Post-Synthesis) on template_syn|template_Implmnt
# Sun Aug 25 19:52:06 2019

Running: pr_2 (Place & Route (pr_2)) on template_syn|template_Implmnt
# Sun Aug 25 19:52:06 2019
Copying result file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.edf to /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/pr_2/template.edf
Copied /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.edf to /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/pr_2/template.edf
Copied /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.scf to /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/pr_2/template.scf

Running: LatticeSbPlaceAndRoute (Lattice iCE Place and Route) on template_syn|template_Implmnt
# Sun Aug 25 19:52:06 2019
Opening object source file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/coms.v

LatticeSbPlaceAndRoute completed
# Sun Aug 25 19:52:53 2019

Return Code: 1
Run Time:00h:00m:47s
Complete: Place & Route (pr_2) on template_syn|template_Implmnt
Complete: Place and Route Post-Synthesis on template_syn|template_Implmnt
Complete: Logic Synthesis on template_syn|template_Implmnt
ERROR:  No active constraint files.  Please add/enable one or more SDC constraint files.
log file: "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.srr"
Running: constraint_check in foreground


Running: constraint_check (Constraint Check) on template_syn|template_Implmnt
# Sun Aug 25 20:28:53 2019

Running: compile (Compile) on template_syn|template_Implmnt
# Sun Aug 25 20:28:53 2019

Running: compile_flow (Compile Process) on template_syn|template_Implmnt
# Sun Aug 25 20:28:53 2019

Running: compiler (Compile Input) on template_syn|template_Implmnt
# Sun Aug 25 20:28:53 2019

compiler completed
# Sun Aug 25 20:28:53 2019

Return Code: 0
Run Time:00h:00m:00s

Running: multi_srs_gen (Multi-srs Generator) on template_syn|template_Implmnt
# Sun Aug 25 20:28:53 2019
Up-To-Date: multi_srs_gen. No run necessary
Complete: Compile Process on template_syn|template_Implmnt

Running: premap (Pre-mapping) on template_syn|template_Implmnt
# Sun Aug 25 20:28:54 2019

constraint_check_job Completed with warnings

Return Code: 1
Run Time:00h:00m:00s
Complete: Compile on template_syn|template_Implmnt
Complete: Constraint Check on template_syn|template_Implmnt
log file: "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.srr"
Running: template_Implmnt in foreground

Running template_syn|template_Implmnt

Running: compile (Compile) on template_syn|template_Implmnt
# Sun Aug 25 20:29:05 2019

Running: compile_flow (Compile Process) on template_syn|template_Implmnt
# Sun Aug 25 20:29:05 2019

Running: compiler (Compile Input) on template_syn|template_Implmnt
# Sun Aug 25 20:29:05 2019
Copied /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/synwork/template_comp.srs to /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.srs

compiler completed
# Sun Aug 25 20:29:07 2019

Return Code: 0
Run Time:00h:00m:02s

Running: multi_srs_gen (Multi-srs Generator) on template_syn|template_Implmnt
# Sun Aug 25 20:29:07 2019

multi_srs_gen completed
# Sun Aug 25 20:29:07 2019

Return Code: 0
Run Time:00h:00m:00s
Copied /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/synwork/template_mult.srs to /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.srs
Complete: Compile Process on template_syn|template_Implmnt

Running: premap (Pre-mapping) on template_syn|template_Implmnt
# Sun Aug 25 20:29:07 2019

premap completed with warnings
# Sun Aug 25 20:29:08 2019

Return Code: 1
Run Time:00h:00m:01s
Complete: Compile on template_syn|template_Implmnt

Running: map (Map) on template_syn|template_Implmnt
# Sun Aug 25 20:29:08 2019

Running: fpga_mapper (Map & Optimize) on template_syn|template_Implmnt
# Sun Aug 25 20:29:08 2019
Copied /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/synwork/template_m.srm to /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.srm

fpga_mapper completed with warnings
# Sun Aug 25 20:29:09 2019

Return Code: 1
Run Time:00h:00m:01s
Complete: Map on template_syn|template_Implmnt

Running: par_synthesis (Place and Route Post-Synthesis) on template_syn|template_Implmnt
# Sun Aug 25 20:29:09 2019

Running: pr_2 (Place & Route (pr_2)) on template_syn|template_Implmnt
# Sun Aug 25 20:29:09 2019
Copying result file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.edf to /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/pr_2/template.edf
Copied /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.edf to /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/pr_2/template.edf
Copied /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.scf to /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/pr_2/template.scf

Running: LatticeSbPlaceAndRoute (Lattice iCE Place and Route) on template_syn|template_Implmnt
# Sun Aug 25 20:29:09 2019

LatticeSbPlaceAndRoute completed
# Sun Aug 25 20:29:55 2019

Return Code: 1
Run Time:00h:00m:46s
Complete: Place & Route (pr_2) on template_syn|template_Implmnt
Complete: Place and Route Post-Synthesis on template_syn|template_Implmnt
Complete: Logic Synthesis on template_syn|template_Implmnt
log file: "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.srr"
Running: constraint_check in foreground


Running: constraint_check (Constraint Check) on template_syn|template_Implmnt
# Sun Aug 25 20:36:28 2019

Running: compile (Compile) on template_syn|template_Implmnt
# Sun Aug 25 20:36:28 2019

Running: compile_flow (Compile Process) on template_syn|template_Implmnt
# Sun Aug 25 20:36:28 2019

Running: compiler (Compile Input) on template_syn|template_Implmnt
# Sun Aug 25 20:36:28 2019

compiler completed
# Sun Aug 25 20:36:29 2019

Return Code: 0
Run Time:00h:00m:01s

Running: multi_srs_gen (Multi-srs Generator) on template_syn|template_Implmnt
# Sun Aug 25 20:36:29 2019
Up-To-Date: multi_srs_gen. No run necessary
Complete: Compile Process on template_syn|template_Implmnt

Running: premap (Pre-mapping) on template_syn|template_Implmnt
# Sun Aug 25 20:36:29 2019

constraint_check_job Completed with warnings

Return Code: 1
Run Time:00h:00m:00s
Complete: Compile on template_syn|template_Implmnt
Complete: Constraint Check on template_syn|template_Implmnt
log file: "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.srr"
Running: constraint_check in foreground


Running: constraint_check (Constraint Check) on template_syn|template_Implmnt
# Sun Aug 25 20:37:01 2019

Running: compile (Compile) on template_syn|template_Implmnt
# Sun Aug 25 20:37:01 2019

Running: compile_flow (Compile Process) on template_syn|template_Implmnt
# Sun Aug 25 20:37:01 2019

Running: compiler (Compile Input) on template_syn|template_Implmnt
# Sun Aug 25 20:37:01 2019

compiler completed
# Sun Aug 25 20:37:01 2019

Return Code: 0
Run Time:00h:00m:00s

Running: multi_srs_gen (Multi-srs Generator) on template_syn|template_Implmnt
# Sun Aug 25 20:37:01 2019
Up-To-Date: multi_srs_gen. No run necessary
Complete: Compile Process on template_syn|template_Implmnt

Running: premap (Pre-mapping) on template_syn|template_Implmnt
# Sun Aug 25 20:37:02 2019

constraint_check_job Completed with warnings

Return Code: 1
Run Time:00h:00m:00s
Complete: Compile on template_syn|template_Implmnt
Complete: Constraint Check on template_syn|template_Implmnt
log file: "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.srr"
Running: template_Implmnt in foreground

Running template_syn|template_Implmnt

Running: compile (Compile) on template_syn|template_Implmnt
# Sun Aug 25 20:37:11 2019

Running: compile_flow (Compile Process) on template_syn|template_Implmnt
# Sun Aug 25 20:37:11 2019

Running: compiler (Compile Input) on template_syn|template_Implmnt
# Sun Aug 25 20:37:11 2019
Copied /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/synwork/template_comp.srs to /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.srs

compiler completed
# Sun Aug 25 20:37:12 2019

Return Code: 0
Run Time:00h:00m:01s

Running: multi_srs_gen (Multi-srs Generator) on template_syn|template_Implmnt
# Sun Aug 25 20:37:12 2019

multi_srs_gen completed
# Sun Aug 25 20:37:12 2019

Return Code: 0
Run Time:00h:00m:00s
Copied /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/synwork/template_mult.srs to /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.srs
Complete: Compile Process on template_syn|template_Implmnt

Running: premap (Pre-mapping) on template_syn|template_Implmnt
# Sun Aug 25 20:37:12 2019

premap completed with warnings
# Sun Aug 25 20:37:13 2019

Return Code: 1
Run Time:00h:00m:01s
Complete: Compile on template_syn|template_Implmnt

Running: map (Map) on template_syn|template_Implmnt
# Sun Aug 25 20:37:13 2019

Running: fpga_mapper (Map & Optimize) on template_syn|template_Implmnt
# Sun Aug 25 20:37:13 2019
Copied /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/synwork/template_m.srm to /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.srm

fpga_mapper completed with warnings
# Sun Aug 25 20:37:15 2019

Return Code: 1
Run Time:00h:00m:02s
Complete: Map on template_syn|template_Implmnt

Running: par_synthesis (Place and Route Post-Synthesis) on template_syn|template_Implmnt
# Sun Aug 25 20:37:15 2019

Running: pr_2 (Place & Route (pr_2)) on template_syn|template_Implmnt
# Sun Aug 25 20:37:15 2019
Copying result file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.edf to /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/pr_2/template.edf
Copied /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.edf to /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/pr_2/template.edf
Copied /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.scf to /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/pr_2/template.scf

Running: LatticeSbPlaceAndRoute (Lattice iCE Place and Route) on template_syn|template_Implmnt
# Sun Aug 25 20:37:15 2019

LatticeSbPlaceAndRoute completed
# Sun Aug 25 20:38:01 2019

Return Code: 1
Run Time:00h:00m:46s
Complete: Place & Route (pr_2) on template_syn|template_Implmnt
Complete: Place and Route Post-Synthesis on template_syn|template_Implmnt
Complete: Logic Synthesis on template_syn|template_Implmnt
log file: "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.srr"
Running: template_Implmnt in foreground

Running template_syn|template_Implmnt

Running: compile (Compile) on template_syn|template_Implmnt
# Sun Aug 25 20:38:59 2019

Running: compile_flow (Compile Process) on template_syn|template_Implmnt
# Sun Aug 25 20:38:59 2019

Running: compiler (Compile Input) on template_syn|template_Implmnt
# Sun Aug 25 20:38:59 2019
Copied /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/synwork/template_comp.srs to /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.srs

compiler completed
# Sun Aug 25 20:39:00 2019

Return Code: 0
Run Time:00h:00m:01s

Running: multi_srs_gen (Multi-srs Generator) on template_syn|template_Implmnt
# Sun Aug 25 20:39:00 2019

multi_srs_gen completed
# Sun Aug 25 20:39:01 2019

Return Code: 0
Run Time:00h:00m:01s
Copied /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/synwork/template_mult.srs to /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.srs
Complete: Compile Process on template_syn|template_Implmnt

Running: premap (Pre-mapping) on template_syn|template_Implmnt
# Sun Aug 25 20:39:01 2019

premap completed with warnings
# Sun Aug 25 20:39:01 2019

Return Code: 1
Run Time:00h:00m:00s
Complete: Compile on template_syn|template_Implmnt

Running: map (Map) on template_syn|template_Implmnt
# Sun Aug 25 20:39:01 2019

Running: fpga_mapper (Map & Optimize) on template_syn|template_Implmnt
# Sun Aug 25 20:39:01 2019
Copied /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/synwork/template_m.srm to /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.srm

fpga_mapper completed with warnings
# Sun Aug 25 20:39:03 2019

Return Code: 1
Run Time:00h:00m:02s
Complete: Map on template_syn|template_Implmnt

Running: par_synthesis (Place and Route Post-Synthesis) on template_syn|template_Implmnt
# Sun Aug 25 20:39:03 2019

Running: pr_2 (Place & Route (pr_2)) on template_syn|template_Implmnt
# Sun Aug 25 20:39:03 2019
Copying result file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.edf to /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/pr_2/template.edf
Copied /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.edf to /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/pr_2/template.edf
Copied /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.scf to /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/pr_2/template.scf

Running: LatticeSbPlaceAndRoute (Lattice iCE Place and Route) on template_syn|template_Implmnt
# Sun Aug 25 20:39:03 2019

LatticeSbPlaceAndRoute completed
# Sun Aug 25 20:39:49 2019

Return Code: 1
Run Time:00h:00m:46s
Complete: Place & Route (pr_2) on template_syn|template_Implmnt
Complete: Place and Route Post-Synthesis on template_syn|template_Implmnt
Complete: Logic Synthesis on template_syn|template_Implmnt
Note: Opening local project RTL file '/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.srs'
log file: "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.srr"
Running: template_Implmnt in foreground

Running template_syn|template_Implmnt

Running: compile (Compile) on template_syn|template_Implmnt
# Sun Aug 25 20:41:05 2019

Running: compile_flow (Compile Process) on template_syn|template_Implmnt
# Sun Aug 25 20:41:05 2019

Running: compiler (Compile Input) on template_syn|template_Implmnt
# Sun Aug 25 20:41:05 2019
Copied /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/synwork/template_comp.srs to /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.srs

compiler completed
# Sun Aug 25 20:41:06 2019

Return Code: 0
Run Time:00h:00m:01s

Running: multi_srs_gen (Multi-srs Generator) on template_syn|template_Implmnt
# Sun Aug 25 20:41:06 2019

multi_srs_gen completed
# Sun Aug 25 20:41:07 2019

Return Code: 0
Run Time:00h:00m:01s
Copied /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/synwork/template_mult.srs to /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.srs
Complete: Compile Process on template_syn|template_Implmnt

Running: premap (Pre-mapping) on template_syn|template_Implmnt
# Sun Aug 25 20:41:07 2019

premap completed with warnings
# Sun Aug 25 20:41:07 2019

Return Code: 1
Run Time:00h:00m:00s
Complete: Compile on template_syn|template_Implmnt

Running: map (Map) on template_syn|template_Implmnt
# Sun Aug 25 20:41:07 2019

Running: fpga_mapper (Map & Optimize) on template_syn|template_Implmnt
# Sun Aug 25 20:41:07 2019
Copied /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/synwork/template_m.srm to /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.srm

fpga_mapper completed with warnings
# Sun Aug 25 20:41:09 2019

Return Code: 1
Run Time:00h:00m:02s
Complete: Map on template_syn|template_Implmnt

Running: par_synthesis (Place and Route Post-Synthesis) on template_syn|template_Implmnt
# Sun Aug 25 20:41:09 2019

Running: pr_2 (Place & Route (pr_2)) on template_syn|template_Implmnt
# Sun Aug 25 20:41:09 2019
Copying result file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.edf to /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/pr_2/template.edf
Copied /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.edf to /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/pr_2/template.edf
Copied /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.scf to /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/pr_2/template.scf

Running: LatticeSbPlaceAndRoute (Lattice iCE Place and Route) on template_syn|template_Implmnt
# Sun Aug 25 20:41:09 2019

LatticeSbPlaceAndRoute completed
# Sun Aug 25 20:41:54 2019

Return Code: 1
Run Time:00h:00m:45s
Complete: Place & Route (pr_2) on template_syn|template_Implmnt
Complete: Place and Route Post-Synthesis on template_syn|template_Implmnt
Complete: Logic Synthesis on template_syn|template_Implmnt
Error: At line 12 while processing "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/constraints/clk.sdc"
invalid command name "add_fdc_clock_constraint"
Opening object source file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/constraints/clk.sdc
log file: "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.srr"
Running: template_Implmnt in foreground

Running template_syn|template_Implmnt

Running: compile (Compile) on template_syn|template_Implmnt
# Sun Aug 25 20:49:32 2019

Running: compile_flow (Compile Process) on template_syn|template_Implmnt
# Sun Aug 25 20:49:32 2019

Running: compiler (Compile Input) on template_syn|template_Implmnt
# Sun Aug 25 20:49:32 2019
Copied /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/synwork/template_comp.srs to /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.srs

compiler completed
# Sun Aug 25 20:49:33 2019

Return Code: 0
Run Time:00h:00m:01s

Running: multi_srs_gen (Multi-srs Generator) on template_syn|template_Implmnt
# Sun Aug 25 20:49:33 2019

multi_srs_gen completed
# Sun Aug 25 20:49:33 2019

Return Code: 0
Run Time:00h:00m:00s
Copied /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/synwork/template_mult.srs to /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.srs
Complete: Compile Process on template_syn|template_Implmnt

Running: premap (Pre-mapping) on template_syn|template_Implmnt
# Sun Aug 25 20:49:33 2019

premap completed with warnings
# Sun Aug 25 20:49:34 2019

Return Code: 1
Run Time:00h:00m:01s
Complete: Compile on template_syn|template_Implmnt

Running: map (Map) on template_syn|template_Implmnt
# Sun Aug 25 20:49:34 2019

Running: fpga_mapper (Map & Optimize) on template_syn|template_Implmnt
# Sun Aug 25 20:49:34 2019
Copied /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/synwork/template_m.srm to /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.srm

fpga_mapper completed with warnings
# Sun Aug 25 20:49:35 2019

Return Code: 1
Run Time:00h:00m:01s
Complete: Map on template_syn|template_Implmnt

Running: par_synthesis (Place and Route Post-Synthesis) on template_syn|template_Implmnt
# Sun Aug 25 20:49:35 2019

Running: pr_2 (Place & Route (pr_2)) on template_syn|template_Implmnt
# Sun Aug 25 20:49:35 2019
Copying result file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.edf to /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/pr_2/template.edf
Copied /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.edf to /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/pr_2/template.edf
Copied /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.scf to /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/pr_2/template.scf

Running: LatticeSbPlaceAndRoute (Lattice iCE Place and Route) on template_syn|template_Implmnt
# Sun Aug 25 20:49:35 2019
Note: No default VCS Pre-Synthesis libraries specified for family SBTiCE40
Note: No default VCS Post-Synthesis libraries specified for family SBTiCE40
Note: No default VCS Post P&R libraries specified for family SBTiCE40

LatticeSbPlaceAndRoute completed
# Sun Aug 25 20:50:20 2019

Return Code: 1
Run Time:00h:00m:45s
Complete: Place & Route (pr_2) on template_syn|template_Implmnt
Complete: Place and Route Post-Synthesis on template_syn|template_Implmnt
Complete: Logic Synthesis on template_syn|template_Implmnt
Removed file: /home/letrend/workspace/bldc_motorboard/software/icecube2_template/constraints/clk.sdc
log file: "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.srr"
Running: template_Implmnt in foreground

Running template_syn|template_Implmnt

Running: compile (Compile) on template_syn|template_Implmnt
# Sun Aug 25 20:56:06 2019

Running: compile_flow (Compile Process) on template_syn|template_Implmnt
# Sun Aug 25 20:56:06 2019

Running: compiler (Compile Input) on template_syn|template_Implmnt
# Sun Aug 25 20:56:06 2019
Copied /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/synwork/template_comp.srs to /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.srs

compiler completed
# Sun Aug 25 20:56:07 2019

Return Code: 0
Run Time:00h:00m:01s

Running: multi_srs_gen (Multi-srs Generator) on template_syn|template_Implmnt
# Sun Aug 25 20:56:07 2019
Loaded XDM (Hierarchy) data base - elapsed time 0:0 Blocks=5
@N Implementation '/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_syn.prj|template_Implmnt' design hierarchy loaded from database

multi_srs_gen completed
# Sun Aug 25 20:56:07 2019

Return Code: 0
Run Time:00h:00m:00s
Copied /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/synwork/template_mult.srs to /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.srs
Complete: Compile Process on template_syn|template_Implmnt

Running: premap (Pre-mapping) on template_syn|template_Implmnt
# Sun Aug 25 20:56:07 2019

premap completed with warnings
# Sun Aug 25 20:56:08 2019

Return Code: 1
Run Time:00h:00m:01s
Complete: Compile on template_syn|template_Implmnt

Running: map (Map) on template_syn|template_Implmnt
# Sun Aug 25 20:56:08 2019

Running: fpga_mapper (Map & Optimize) on template_syn|template_Implmnt
# Sun Aug 25 20:56:08 2019
Copied /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/synwork/template_m.srm to /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.srm

fpga_mapper completed with warnings
# Sun Aug 25 20:56:10 2019

Return Code: 1
Run Time:00h:00m:02s
Complete: Map on template_syn|template_Implmnt

Running: par_synthesis (Place and Route Post-Synthesis) on template_syn|template_Implmnt
# Sun Aug 25 20:56:10 2019

Running: pr_2 (Place & Route (pr_2)) on template_syn|template_Implmnt
# Sun Aug 25 20:56:10 2019
Copying result file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.edf to /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/pr_2/template.edf
Copied /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.edf to /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/pr_2/template.edf
Copied /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.scf to /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/pr_2/template.scf

Running: LatticeSbPlaceAndRoute (Lattice iCE Place and Route) on template_syn|template_Implmnt
# Sun Aug 25 20:56:10 2019

LatticeSbPlaceAndRoute completed
# Sun Aug 25 20:56:55 2019

Return Code: 1
Run Time:00h:00m:45s
Complete: Place & Route (pr_2) on template_syn|template_Implmnt
Complete: Place and Route Post-Synthesis on template_syn|template_Implmnt
Complete: Logic Synthesis on template_syn|template_Implmnt
log file: "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.srr"
Running: template_Implmnt in foreground

Running template_syn|template_Implmnt

Running: compile (Compile) on template_syn|template_Implmnt
# Sun Aug 25 21:02:43 2019

Running: compile_flow (Compile Process) on template_syn|template_Implmnt
# Sun Aug 25 21:02:43 2019

Running: compiler (Compile Input) on template_syn|template_Implmnt
# Sun Aug 25 21:02:43 2019
Copied /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/synwork/template_comp.srs to /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.srs

compiler completed
# Sun Aug 25 21:02:45 2019

Return Code: 0
Run Time:00h:00m:02s

Running: multi_srs_gen (Multi-srs Generator) on template_syn|template_Implmnt
# Sun Aug 25 21:02:45 2019

multi_srs_gen completed
# Sun Aug 25 21:02:45 2019

Return Code: 0
Run Time:00h:00m:00s
Copied /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/synwork/template_mult.srs to /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.srs
Complete: Compile Process on template_syn|template_Implmnt

Running: premap (Pre-mapping) on template_syn|template_Implmnt
# Sun Aug 25 21:02:45 2019

premap completed with warnings
# Sun Aug 25 21:02:45 2019

Return Code: 1
Run Time:00h:00m:00s
Complete: Compile on template_syn|template_Implmnt

Running: map (Map) on template_syn|template_Implmnt
# Sun Aug 25 21:02:45 2019

Running: fpga_mapper (Map & Optimize) on template_syn|template_Implmnt
# Sun Aug 25 21:02:45 2019
Copied /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/synwork/template_m.srm to /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.srm

fpga_mapper completed with warnings
# Sun Aug 25 21:02:47 2019

Return Code: 1
Run Time:00h:00m:02s
Complete: Map on template_syn|template_Implmnt

Running: par_synthesis (Place and Route Post-Synthesis) on template_syn|template_Implmnt
# Sun Aug 25 21:02:47 2019

Running: pr_2 (Place & Route (pr_2)) on template_syn|template_Implmnt
# Sun Aug 25 21:02:47 2019
Copying result file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.edf to /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/pr_2/template.edf
Copied /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.edf to /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/pr_2/template.edf
Copied /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.scf to /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/pr_2/template.scf

Running: LatticeSbPlaceAndRoute (Lattice iCE Place and Route) on template_syn|template_Implmnt
# Sun Aug 25 21:02:47 2019

LatticeSbPlaceAndRoute completed
# Sun Aug 25 21:03:32 2019

Return Code: 1
Run Time:00h:00m:45s
Complete: Place & Route (pr_2) on template_syn|template_Implmnt
Complete: Place and Route Post-Synthesis on template_syn|template_Implmnt
Complete: Logic Synthesis on template_syn|template_Implmnt
log file: "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.srr"
Running: template_Implmnt in foreground

Running template_syn|template_Implmnt

Running: compile (Compile) on template_syn|template_Implmnt
# Sun Aug 25 21:06:58 2019

Running: compile_flow (Compile Process) on template_syn|template_Implmnt
# Sun Aug 25 21:06:58 2019

Running: compiler (Compile Input) on template_syn|template_Implmnt
# Sun Aug 25 21:06:58 2019
Copied /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/synwork/template_comp.srs to /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.srs

compiler completed
# Sun Aug 25 21:06:59 2019

Return Code: 0
Run Time:00h:00m:01s

Running: multi_srs_gen (Multi-srs Generator) on template_syn|template_Implmnt
# Sun Aug 25 21:06:59 2019

multi_srs_gen completed
# Sun Aug 25 21:07:00 2019

Return Code: 0
Run Time:00h:00m:01s
Copied /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/synwork/template_mult.srs to /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.srs
Complete: Compile Process on template_syn|template_Implmnt

Running: premap (Pre-mapping) on template_syn|template_Implmnt
# Sun Aug 25 21:07:00 2019

premap completed with warnings
# Sun Aug 25 21:07:00 2019

Return Code: 1
Run Time:00h:00m:00s
Complete: Compile on template_syn|template_Implmnt

Running: map (Map) on template_syn|template_Implmnt
# Sun Aug 25 21:07:00 2019

Running: fpga_mapper (Map & Optimize) on template_syn|template_Implmnt
# Sun Aug 25 21:07:00 2019
Copied /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/synwork/template_m.srm to /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.srm

fpga_mapper completed with warnings
# Sun Aug 25 21:07:02 2019

Return Code: 1
Run Time:00h:00m:02s
Complete: Map on template_syn|template_Implmnt

Running: par_synthesis (Place and Route Post-Synthesis) on template_syn|template_Implmnt
# Sun Aug 25 21:07:02 2019

Running: pr_2 (Place & Route (pr_2)) on template_syn|template_Implmnt
# Sun Aug 25 21:07:02 2019
Copying result file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.edf to /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/pr_2/template.edf
Copied /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.edf to /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/pr_2/template.edf
Copied /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.scf to /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/pr_2/template.scf

Running: LatticeSbPlaceAndRoute (Lattice iCE Place and Route) on template_syn|template_Implmnt
# Sun Aug 25 21:07:02 2019

LatticeSbPlaceAndRoute completed
# Sun Aug 25 21:07:47 2019

Return Code: 1
Run Time:00h:00m:45s
Complete: Place & Route (pr_2) on template_syn|template_Implmnt
Complete: Place and Route Post-Synthesis on template_syn|template_Implmnt
Complete: Logic Synthesis on template_syn|template_Implmnt
log file: "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.srr"
Running: template_Implmnt in foreground

Running template_syn|template_Implmnt

Running: compile (Compile) on template_syn|template_Implmnt
# Sun Aug 25 21:11:23 2019

Running: compile_flow (Compile Process) on template_syn|template_Implmnt
# Sun Aug 25 21:11:23 2019

Running: compiler (Compile Input) on template_syn|template_Implmnt
# Sun Aug 25 21:11:23 2019
Copied /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/synwork/template_comp.srs to /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.srs

compiler completed
# Sun Aug 25 21:11:24 2019

Return Code: 0
Run Time:00h:00m:01s

Running: multi_srs_gen (Multi-srs Generator) on template_syn|template_Implmnt
# Sun Aug 25 21:11:24 2019

multi_srs_gen completed
# Sun Aug 25 21:11:24 2019

Return Code: 0
Run Time:00h:00m:00s
Copied /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/synwork/template_mult.srs to /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.srs
Complete: Compile Process on template_syn|template_Implmnt

Running: premap (Pre-mapping) on template_syn|template_Implmnt
# Sun Aug 25 21:11:24 2019

premap completed with warnings
# Sun Aug 25 21:11:25 2019

Return Code: 1
Run Time:00h:00m:01s
Complete: Compile on template_syn|template_Implmnt

Running: map (Map) on template_syn|template_Implmnt
# Sun Aug 25 21:11:25 2019

Running: fpga_mapper (Map & Optimize) on template_syn|template_Implmnt
# Sun Aug 25 21:11:25 2019
Copied /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/synwork/template_m.srm to /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.srm

fpga_mapper completed with warnings
# Sun Aug 25 21:11:26 2019

Return Code: 1
Run Time:00h:00m:01s
Complete: Map on template_syn|template_Implmnt

Running: par_synthesis (Place and Route Post-Synthesis) on template_syn|template_Implmnt
# Sun Aug 25 21:11:26 2019

Running: pr_2 (Place & Route (pr_2)) on template_syn|template_Implmnt
# Sun Aug 25 21:11:26 2019
Copying result file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.edf to /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/pr_2/template.edf
Copied /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.edf to /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/pr_2/template.edf
Copied /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.scf to /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/pr_2/template.scf

Running: LatticeSbPlaceAndRoute (Lattice iCE Place and Route) on template_syn|template_Implmnt
# Sun Aug 25 21:11:26 2019

LatticeSbPlaceAndRoute completed
# Sun Aug 25 21:12:12 2019

Return Code: 1
Run Time:00h:00m:46s
Complete: Place & Route (pr_2) on template_syn|template_Implmnt
Complete: Place and Route Post-Synthesis on template_syn|template_Implmnt
Complete: Logic Synthesis on template_syn|template_Implmnt
log file: "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.srr"
Running: template_Implmnt in foreground

Running template_syn|template_Implmnt

Running: compile (Compile) on template_syn|template_Implmnt
# Sun Aug 25 21:14:02 2019

Running: compile_flow (Compile Process) on template_syn|template_Implmnt
# Sun Aug 25 21:14:02 2019

Running: compiler (Compile Input) on template_syn|template_Implmnt
# Sun Aug 25 21:14:02 2019
Copied /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/synwork/template_comp.srs to /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.srs

compiler completed
# Sun Aug 25 21:14:03 2019

Return Code: 0
Run Time:00h:00m:01s

Running: multi_srs_gen (Multi-srs Generator) on template_syn|template_Implmnt
# Sun Aug 25 21:14:03 2019

multi_srs_gen completed
# Sun Aug 25 21:14:04 2019

Return Code: 0
Run Time:00h:00m:01s
Copied /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/synwork/template_mult.srs to /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.srs
Complete: Compile Process on template_syn|template_Implmnt

Running: premap (Pre-mapping) on template_syn|template_Implmnt
# Sun Aug 25 21:14:04 2019

premap completed with warnings
# Sun Aug 25 21:14:04 2019

Return Code: 1
Run Time:00h:00m:00s
Complete: Compile on template_syn|template_Implmnt

Running: map (Map) on template_syn|template_Implmnt
# Sun Aug 25 21:14:04 2019

Running: fpga_mapper (Map & Optimize) on template_syn|template_Implmnt
# Sun Aug 25 21:14:04 2019
Copied /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/synwork/template_m.srm to /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.srm

fpga_mapper completed with warnings
# Sun Aug 25 21:14:06 2019

Return Code: 1
Run Time:00h:00m:02s
Complete: Map on template_syn|template_Implmnt

Running: par_synthesis (Place and Route Post-Synthesis) on template_syn|template_Implmnt
# Sun Aug 25 21:14:06 2019

Running: pr_2 (Place & Route (pr_2)) on template_syn|template_Implmnt
# Sun Aug 25 21:14:06 2019
Copying result file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.edf to /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/pr_2/template.edf
Copied /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.edf to /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/pr_2/template.edf
Copied /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.scf to /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/pr_2/template.scf

Running: LatticeSbPlaceAndRoute (Lattice iCE Place and Route) on template_syn|template_Implmnt
# Sun Aug 25 21:14:06 2019

LatticeSbPlaceAndRoute completed
# Sun Aug 25 21:14:51 2019

Return Code: 1
Run Time:00h:00m:45s
Complete: Place & Route (pr_2) on template_syn|template_Implmnt
Complete: Place and Route Post-Synthesis on template_syn|template_Implmnt
Complete: Logic Synthesis on template_syn|template_Implmnt
log file: "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.srr"
Running: template_Implmnt in foreground

Running template_syn|template_Implmnt

Running: compile (Compile) on template_syn|template_Implmnt
# Sun Aug 25 21:15:03 2019

Running: compile_flow (Compile Process) on template_syn|template_Implmnt
# Sun Aug 25 21:15:03 2019

Running: compiler (Compile Input) on template_syn|template_Implmnt
# Sun Aug 25 21:15:03 2019
Copied /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/synwork/template_comp.srs to /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.srs

compiler completed
# Sun Aug 25 21:15:04 2019

Return Code: 0
Run Time:00h:00m:01s

Running: multi_srs_gen (Multi-srs Generator) on template_syn|template_Implmnt
# Sun Aug 25 21:15:04 2019

multi_srs_gen completed
# Sun Aug 25 21:15:04 2019

Return Code: 0
Run Time:00h:00m:00s
Copied /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/synwork/template_mult.srs to /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.srs
Complete: Compile Process on template_syn|template_Implmnt

Running: premap (Pre-mapping) on template_syn|template_Implmnt
# Sun Aug 25 21:15:04 2019

premap completed with warnings
# Sun Aug 25 21:15:05 2019

Return Code: 1
Run Time:00h:00m:01s
Complete: Compile on template_syn|template_Implmnt

Running: map (Map) on template_syn|template_Implmnt
# Sun Aug 25 21:15:05 2019

Running: fpga_mapper (Map & Optimize) on template_syn|template_Implmnt
# Sun Aug 25 21:15:05 2019
Copied /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/synwork/template_m.srm to /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.srm

fpga_mapper completed with warnings
# Sun Aug 25 21:15:07 2019

Return Code: 1
Run Time:00h:00m:02s
Complete: Map on template_syn|template_Implmnt

Running: par_synthesis (Place and Route Post-Synthesis) on template_syn|template_Implmnt
# Sun Aug 25 21:15:07 2019

Running: pr_2 (Place & Route (pr_2)) on template_syn|template_Implmnt
# Sun Aug 25 21:15:07 2019
Copying result file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.edf to /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/pr_2/template.edf
Copied /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.edf to /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/pr_2/template.edf
Copied /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.scf to /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/pr_2/template.scf

Running: LatticeSbPlaceAndRoute (Lattice iCE Place and Route) on template_syn|template_Implmnt
# Sun Aug 25 21:15:07 2019

LatticeSbPlaceAndRoute completed
# Sun Aug 25 21:15:52 2019

Return Code: 1
Run Time:00h:00m:45s
Complete: Place & Route (pr_2) on template_syn|template_Implmnt
Complete: Place and Route Post-Synthesis on template_syn|template_Implmnt
Complete: Logic Synthesis on template_syn|template_Implmnt


Synthesis exit by 2.
Synthesis failed.
Synthesis batch mode runtime 0 seconds"/media/external/iCEcube2/sbt_backend/bin/linux/opt/synpwrap/synpwrap" -prj "template_syn.prj" -log "/home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/template.srr"
starting SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.
Child process exit with 2.
Error of dumping file /home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/template.srr, 'stdout.log' is instead. 

==contents of stdout.log
Running in Lattice mode


Starting:    /home/letrend/lscc/iCEcube2.2017.08/synpbase/linux_a_64/mbin/synbatch
Install:     /home/letrend/lscc/iCEcube2.2017.08/synpbase
Hostname:    base
Date:        Sun Aug 25 18:38:39 2019
Version:     L-2016.09L+ice40

Arguments:   -product synplify_pro -batch template_syn.prj
ProductType: synplify_pro





auto_infer_blackbox is not supported in current product.

log file: "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.srr"

Running: template_Implmnt in foreground



Running template_syn|template_Implmnt


Running: compile (Compile) on template_syn|template_Implmnt
# Sun Aug 25 18:38:39 2019


Running: compile_flow (Compile Process) on template_syn|template_Implmnt
# Sun Aug 25 18:38:39 2019


Running: compiler (Compile Input) on template_syn|template_Implmnt
# Sun Aug 25 18:38:39 2019

Copied /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/synwork/template_comp.srs to /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.srs


compiler completed
# Sun Aug 25 18:38:41 2019

Return Code: 0
Run Time:00h:00m:02s


Running: multi_srs_gen (Multi-srs Generator) on template_syn|template_Implmnt
# Sun Aug 25 18:38:41 2019


multi_srs_gen completed
# Sun Aug 25 18:38:41 2019

Return Code: 0
Run Time:00h:00m:00s

Copied /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/synwork/template_mult.srs to /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.srs

Complete: Compile Process on template_syn|template_Implmnt


Running: premap (Pre-mapping) on template_syn|template_Implmnt
# Sun Aug 25 18:38:41 2019


premap completed with warnings
# Sun Aug 25 18:38:41 2019

Return Code: 1
Run Time:00h:00m:00s

Complete: Compile on template_syn|template_Implmnt


Running: map (Map) on template_syn|template_Implmnt
# Sun Aug 25 18:38:41 2019

License granted for 4 parallel jobs


Running: fpga_mapper (Map & Optimize) on template_syn|template_Implmnt
# Sun Aug 25 18:38:41 2019

Copied /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/synwork/template_m.srm to /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.srm


fpga_mapper completed with warnings
# Sun Aug 25 18:38:42 2019

Return Code: 1
Run Time:00h:00m:01s

Complete: Map on template_syn|template_Implmnt

Complete: Logic Synthesis on template_syn|template_Implmnt

exit status=0

exit status=0

log file: "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.srr"
Running: template_Implmnt in foreground

Running template_syn|template_Implmnt

Running: compile (Compile) on template_syn|template_Implmnt
# Sun Aug 25 19:04:02 2019

Running: compile_flow (Compile Process) on template_syn|template_Implmnt
# Sun Aug 25 19:04:02 2019

Running: compiler (Compile Input) on template_syn|template_Implmnt
# Sun Aug 25 19:04:02 2019
Copied /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/synwork/template_comp.srs to /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.srs

compiler completed
# Sun Aug 25 19:04:04 2019

Return Code: 0
Run Time:00h:00m:02s

Running: multi_srs_gen (Multi-srs Generator) on template_syn|template_Implmnt
# Sun Aug 25 19:04:04 2019

multi_srs_gen completed
# Sun Aug 25 19:04:04 2019

Return Code: 0
Run Time:00h:00m:00s
Copied /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/synwork/template_mult.srs to /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.srs
Complete: Compile Process on template_syn|template_Implmnt

Running: premap (Pre-mapping) on template_syn|template_Implmnt
# Sun Aug 25 19:04:04 2019

premap completed with warnings
# Sun Aug 25 19:04:05 2019

Return Code: 1
Run Time:00h:00m:01s
Complete: Compile on template_syn|template_Implmnt

Running: map (Map) on template_syn|template_Implmnt
# Sun Aug 25 19:04:05 2019

Running: fpga_mapper (Map & Optimize) on template_syn|template_Implmnt
# Sun Aug 25 19:04:05 2019
Copied /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/synwork/template_m.srm to /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.srm

fpga_mapper completed with warnings
# Sun Aug 25 19:04:06 2019

Return Code: 1
Run Time:00h:00m:01s
Complete: Map on template_syn|template_Implmnt
Complete: Logic Synthesis on template_syn|template_Implmnt
log file: "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.srr"
Running: template_Implmnt in foreground

Running template_syn|template_Implmnt

Running: compile (Compile) on template_syn|template_Implmnt
# Sun Aug 25 19:04:27 2019

Running: compile_flow (Compile Process) on template_syn|template_Implmnt
# Sun Aug 25 19:04:27 2019

Running: compiler (Compile Input) on template_syn|template_Implmnt
# Sun Aug 25 19:04:27 2019
Copied /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/synwork/template_comp.srs to /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.srs

compiler completed
# Sun Aug 25 19:04:28 2019

Return Code: 0
Run Time:00h:00m:01s

Running: multi_srs_gen (Multi-srs Generator) on template_syn|template_Implmnt
# Sun Aug 25 19:04:28 2019

multi_srs_gen completed
# Sun Aug 25 19:04:28 2019

Return Code: 0
Run Time:00h:00m:00s
Copied /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/synwork/template_mult.srs to /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.srs
Complete: Compile Process on template_syn|template_Implmnt

Running: premap (Pre-mapping) on template_syn|template_Implmnt
# Sun Aug 25 19:04:28 2019

premap completed with warnings
# Sun Aug 25 19:04:29 2019

Return Code: 1
Run Time:00h:00m:01s
Complete: Compile on template_syn|template_Implmnt

Running: map (Map) on template_syn|template_Implmnt
# Sun Aug 25 19:04:29 2019

Running: fpga_mapper (Map & Optimize) on template_syn|template_Implmnt
# Sun Aug 25 19:04:29 2019
Copied /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/synwork/template_m.srm to /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.srm

fpga_mapper completed with warnings
# Sun Aug 25 19:04:30 2019

Return Code: 1
Run Time:00h:00m:01s
Complete: Map on template_syn|template_Implmnt
Complete: Logic Synthesis on template_syn|template_Implmnt
log file: "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.srr"
Running: template_Implmnt in foreground

Running template_syn|template_Implmnt

Running: compile (Compile) on template_syn|template_Implmnt
# Sun Aug 25 19:05:22 2019

Running: compile_flow (Compile Process) on template_syn|template_Implmnt
# Sun Aug 25 19:05:22 2019

Running: compiler (Compile Input) on template_syn|template_Implmnt
# Sun Aug 25 19:05:22 2019
Copied /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/synwork/template_comp.srs to /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.srs

compiler completed
# Sun Aug 25 19:05:23 2019

Return Code: 0
Run Time:00h:00m:01s

Running: multi_srs_gen (Multi-srs Generator) on template_syn|template_Implmnt
# Sun Aug 25 19:05:23 2019

multi_srs_gen completed
# Sun Aug 25 19:05:24 2019

Return Code: 0
Run Time:00h:00m:01s
Copied /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/synwork/template_mult.srs to /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.srs
Complete: Compile Process on template_syn|template_Implmnt

Running: premap (Pre-mapping) on template_syn|template_Implmnt
# Sun Aug 25 19:05:24 2019

premap completed with warnings
# Sun Aug 25 19:05:24 2019

Return Code: 1
Run Time:00h:00m:00s
Complete: Compile on template_syn|template_Implmnt

Running: map (Map) on template_syn|template_Implmnt
# Sun Aug 25 19:05:24 2019

Running: fpga_mapper (Map & Optimize) on template_syn|template_Implmnt
# Sun Aug 25 19:05:24 2019
Copied /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/synwork/template_m.srm to /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.srm

fpga_mapper completed with warnings
# Sun Aug 25 19:05:25 2019

Return Code: 1
Run Time:00h:00m:01s
Complete: Map on template_syn|template_Implmnt

Running: par_synthesis (Place and Route Post-Synthesis) on template_syn|template_Implmnt
# Sun Aug 25 19:05:25 2019

Running: pr_2 (Place & Route (pr_2)) on template_syn|template_Implmnt
# Sun Aug 25 19:05:25 2019
Copying result file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.edf to /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/pr_2/template.edf
Copied /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.edf to /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/pr_2/template.edf
Copied /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.scf to /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/pr_2/template.scf

Running: LatticeSbPlaceAndRoute (Lattice iCE Place and Route) on template_syn|template_Implmnt
# Sun Aug 25 19:05:25 2019

LatticeSbPlaceAndRoute completed
# Sun Aug 25 19:05:26 2019

Return Code: 1
Run Time:00h:00m:01s
Complete: Place & Route (pr_2) on template_syn|template_Implmnt
Complete: Place and Route Post-Synthesis on template_syn|template_Implmnt
Complete: Logic Synthesis on template_syn|template_Implmnt
Note: Opening local project RTL file '/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.srs'
Opening object source file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v
Opening object source file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v
Opening object source file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v
Opening object source file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v
Opening object source file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v
log file: "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.srr"
Running: template_Implmnt in foreground

Running template_syn|template_Implmnt

Running: compile (Compile) on template_syn|template_Implmnt
# Sun Aug 25 19:07:39 2019

Running: compile_flow (Compile Process) on template_syn|template_Implmnt
# Sun Aug 25 19:07:39 2019

Running: compiler (Compile Input) on template_syn|template_Implmnt
# Sun Aug 25 19:07:39 2019
Copied /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/synwork/template_comp.srs to /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.srs

compiler completed
# Sun Aug 25 19:07:40 2019

Return Code: 0
Run Time:00h:00m:01s

Running: multi_srs_gen (Multi-srs Generator) on template_syn|template_Implmnt
# Sun Aug 25 19:07:40 2019

multi_srs_gen completed
# Sun Aug 25 19:07:41 2019

Return Code: 0
Run Time:00h:00m:01s
Copied /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/synwork/template_mult.srs to /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.srs
Complete: Compile Process on template_syn|template_Implmnt

Running: premap (Pre-mapping) on template_syn|template_Implmnt
# Sun Aug 25 19:07:41 2019

premap completed with warnings
# Sun Aug 25 19:07:41 2019

Return Code: 1
Run Time:00h:00m:00s
Complete: Compile on template_syn|template_Implmnt

Running: map (Map) on template_syn|template_Implmnt
# Sun Aug 25 19:07:41 2019

Running: fpga_mapper (Map & Optimize) on template_syn|template_Implmnt
# Sun Aug 25 19:07:41 2019
Copied /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/synwork/template_m.srm to /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.srm

fpga_mapper completed with warnings
# Sun Aug 25 19:07:42 2019

Return Code: 1
Run Time:00h:00m:01s
Complete: Map on template_syn|template_Implmnt

Running: par_synthesis (Place and Route Post-Synthesis) on template_syn|template_Implmnt
# Sun Aug 25 19:07:42 2019

Running: pr_2 (Place & Route (pr_2)) on template_syn|template_Implmnt
# Sun Aug 25 19:07:42 2019
Copying result file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.edf to /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/pr_2/template.edf
Copied /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.edf to /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/pr_2/template.edf
Copied /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.scf to /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/pr_2/template.scf

Running: LatticeSbPlaceAndRoute (Lattice iCE Place and Route) on template_syn|template_Implmnt
# Sun Aug 25 19:07:42 2019

LatticeSbPlaceAndRoute completed
# Sun Aug 25 19:07:43 2019

Return Code: 1
Run Time:00h:00m:01s
Complete: Place & Route (pr_2) on template_syn|template_Implmnt
Complete: Place and Route Post-Synthesis on template_syn|template_Implmnt
Complete: Logic Synthesis on template_syn|template_Implmnt
Opening object source file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v
Opening object source file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v
Opening object source file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v
Opening object source file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v
Opening object source file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v
Opening object source file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v
Opening object source file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v
log file: "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.srr"
Running: template_Implmnt in foreground

Running template_syn|template_Implmnt

Running: compile (Compile) on template_syn|template_Implmnt
# Sun Aug 25 19:09:03 2019

Running: compile_flow (Compile Process) on template_syn|template_Implmnt
# Sun Aug 25 19:09:03 2019

Running: compiler (Compile Input) on template_syn|template_Implmnt
# Sun Aug 25 19:09:03 2019
Copied /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/synwork/template_comp.srs to /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.srs

compiler completed
# Sun Aug 25 19:09:04 2019

Return Code: 0
Run Time:00h:00m:01s

Running: multi_srs_gen (Multi-srs Generator) on template_syn|template_Implmnt
# Sun Aug 25 19:09:04 2019

multi_srs_gen completed
# Sun Aug 25 19:09:04 2019

Return Code: 0
Run Time:00h:00m:00s
Copied /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/synwork/template_mult.srs to /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.srs
Complete: Compile Process on template_syn|template_Implmnt

Running: premap (Pre-mapping) on template_syn|template_Implmnt
# Sun Aug 25 19:09:04 2019

premap completed with warnings
# Sun Aug 25 19:09:05 2019

Return Code: 1
Run Time:00h:00m:01s
Complete: Compile on template_syn|template_Implmnt

Running: map (Map) on template_syn|template_Implmnt
# Sun Aug 25 19:09:05 2019

Running: fpga_mapper (Map & Optimize) on template_syn|template_Implmnt
# Sun Aug 25 19:09:05 2019
Copied /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/synwork/template_m.srm to /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.srm

fpga_mapper completed with warnings
# Sun Aug 25 19:09:06 2019

Return Code: 1
Run Time:00h:00m:01s
Complete: Map on template_syn|template_Implmnt

Running: par_synthesis (Place and Route Post-Synthesis) on template_syn|template_Implmnt
# Sun Aug 25 19:09:06 2019

Running: pr_2 (Place & Route (pr_2)) on template_syn|template_Implmnt
# Sun Aug 25 19:09:06 2019
Copying result file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.edf to /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/pr_2/template.edf
Copied /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.edf to /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/pr_2/template.edf
Copied /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.scf to /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/pr_2/template.scf

Running: LatticeSbPlaceAndRoute (Lattice iCE Place and Route) on template_syn|template_Implmnt
# Sun Aug 25 19:09:06 2019

LatticeSbPlaceAndRoute completed
# Sun Aug 25 19:09:06 2019

Return Code: 1
Run Time:00h:00m:00s
Complete: Place & Route (pr_2) on template_syn|template_Implmnt
Complete: Place and Route Post-Synthesis on template_syn|template_Implmnt
Complete: Logic Synthesis on template_syn|template_Implmnt
log file: "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.srr"
Running: template_Implmnt in foreground

Running template_syn|template_Implmnt

Running: compile (Compile) on template_syn|template_Implmnt
# Sun Aug 25 19:09:39 2019

Running: compile_flow (Compile Process) on template_syn|template_Implmnt
# Sun Aug 25 19:09:39 2019

Running: compiler (Compile Input) on template_syn|template_Implmnt
# Sun Aug 25 19:09:39 2019
Copied /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/synwork/template_comp.srs to /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.srs

compiler completed
# Sun Aug 25 19:09:40 2019

Return Code: 0
Run Time:00h:00m:01s

Running: multi_srs_gen (Multi-srs Generator) on template_syn|template_Implmnt
# Sun Aug 25 19:09:40 2019

multi_srs_gen completed
# Sun Aug 25 19:09:40 2019

Return Code: 0
Run Time:00h:00m:00s
Copied /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/synwork/template_mult.srs to /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.srs
Complete: Compile Process on template_syn|template_Implmnt

Running: premap (Pre-mapping) on template_syn|template_Implmnt
# Sun Aug 25 19:09:40 2019

premap completed with warnings
# Sun Aug 25 19:09:41 2019

Return Code: 1
Run Time:00h:00m:01s
Complete: Compile on template_syn|template_Implmnt

Running: map (Map) on template_syn|template_Implmnt
# Sun Aug 25 19:09:41 2019

Running: fpga_mapper (Map & Optimize) on template_syn|template_Implmnt
# Sun Aug 25 19:09:41 2019
Copied /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/synwork/template_m.srm to /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.srm

fpga_mapper completed with warnings
# Sun Aug 25 19:09:42 2019

Return Code: 1
Run Time:00h:00m:01s
Complete: Map on template_syn|template_Implmnt

Running: par_synthesis (Place and Route Post-Synthesis) on template_syn|template_Implmnt
# Sun Aug 25 19:09:42 2019

Running: pr_2 (Place & Route (pr_2)) on template_syn|template_Implmnt
# Sun Aug 25 19:09:42 2019
Copying result file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.edf to /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/pr_2/template.edf
Copied /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.edf to /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/pr_2/template.edf
Copied /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.scf to /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/pr_2/template.scf

Running: LatticeSbPlaceAndRoute (Lattice iCE Place and Route) on template_syn|template_Implmnt
# Sun Aug 25 19:09:42 2019

LatticeSbPlaceAndRoute completed
# Sun Aug 25 19:09:43 2019

Return Code: 1
Run Time:00h:00m:01s
Complete: Place & Route (pr_2) on template_syn|template_Implmnt
Complete: Place and Route Post-Synthesis on template_syn|template_Implmnt
Complete: Logic Synthesis on template_syn|template_Implmnt
log file: "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.srr"
Running: template_Implmnt in foreground

Running template_syn|template_Implmnt

Running: compile (Compile) on template_syn|template_Implmnt
# Sun Aug 25 19:11:45 2019

Running: compile_flow (Compile Process) on template_syn|template_Implmnt
# Sun Aug 25 19:11:45 2019

Running: compiler (Compile Input) on template_syn|template_Implmnt
# Sun Aug 25 19:11:45 2019
Copied /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/synwork/template_comp.srs to /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.srs

compiler completed
# Sun Aug 25 19:11:47 2019

Return Code: 0
Run Time:00h:00m:02s

Running: multi_srs_gen (Multi-srs Generator) on template_syn|template_Implmnt
# Sun Aug 25 19:11:47 2019

multi_srs_gen completed
# Sun Aug 25 19:11:47 2019

Return Code: 0
Run Time:00h:00m:00s
Copied /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/synwork/template_mult.srs to /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.srs
Complete: Compile Process on template_syn|template_Implmnt

Running: premap (Pre-mapping) on template_syn|template_Implmnt
# Sun Aug 25 19:11:47 2019

premap completed with warnings
# Sun Aug 25 19:11:47 2019

Return Code: 1
Run Time:00h:00m:00s
Complete: Compile on template_syn|template_Implmnt

Running: map (Map) on template_syn|template_Implmnt
# Sun Aug 25 19:11:47 2019

Running: fpga_mapper (Map & Optimize) on template_syn|template_Implmnt
# Sun Aug 25 19:11:47 2019
Copied /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/synwork/template_m.srm to /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.srm

fpga_mapper completed with warnings
# Sun Aug 25 19:11:49 2019

Return Code: 1
Run Time:00h:00m:02s
Complete: Map on template_syn|template_Implmnt

Running: par_synthesis (Place and Route Post-Synthesis) on template_syn|template_Implmnt
# Sun Aug 25 19:11:49 2019

Running: pr_2 (Place & Route (pr_2)) on template_syn|template_Implmnt
# Sun Aug 25 19:11:49 2019
Copying result file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.edf to /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/pr_2/template.edf
Copied /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.edf to /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/pr_2/template.edf
Copied /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.scf to /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/pr_2/template.scf

Running: LatticeSbPlaceAndRoute (Lattice iCE Place and Route) on template_syn|template_Implmnt
# Sun Aug 25 19:11:49 2019

LatticeSbPlaceAndRoute completed
# Sun Aug 25 19:11:50 2019

Return Code: 1
Run Time:00h:00m:01s
Complete: Place & Route (pr_2) on template_syn|template_Implmnt
Complete: Place and Route Post-Synthesis on template_syn|template_Implmnt
Complete: Logic Synthesis on template_syn|template_Implmnt
Running: prFlowContainer in foreground

Running: prFlowContainer
# Sun Aug 25 19:12:02 2019

Running: pr_2 (Place & Route (pr_2)) on template_syn|template_Implmnt
# Sun Aug 25 19:12:02 2019
Copying result file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.edf to /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/pr_2/template.edf
Copied /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.edf to /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/pr_2/template.edf
Copied /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.scf to /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/pr_2/template.scf

Running: LatticeSbPlaceAndRoute (Lattice iCE Place and Route) on template_syn|template_Implmnt
# Sun Aug 25 19:12:02 2019

LatticeSbPlaceAndRoute completed
# Sun Aug 25 19:12:02 2019

Return Code: 1
Run Time:00h:00m:00s
Complete: Place & Route (pr_2) on template_syn|template_Implmnt
Complete: prFlowContainer
Note: Opening local project RTL file '/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.srs'
Opening object source file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v
Opening object source file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v
Opening object source file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v
log file: "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.srr"
Running: template_Implmnt in foreground

Running template_syn|template_Implmnt

Running: compile (Compile) on template_syn|template_Implmnt
# Sun Aug 25 19:16:39 2019

Running: compile_flow (Compile Process) on template_syn|template_Implmnt
# Sun Aug 25 19:16:39 2019

Running: compiler (Compile Input) on template_syn|template_Implmnt
# Sun Aug 25 19:16:39 2019
Copied /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/synwork/template_comp.srs to /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.srs

compiler completed
# Sun Aug 25 19:16:40 2019

Return Code: 0
Run Time:00h:00m:01s

Running: multi_srs_gen (Multi-srs Generator) on template_syn|template_Implmnt
# Sun Aug 25 19:16:40 2019

multi_srs_gen completed
# Sun Aug 25 19:16:40 2019

Return Code: 0
Run Time:00h:00m:00s
Copied /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/synwork/template_mult.srs to /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.srs
Complete: Compile Process on template_syn|template_Implmnt

Running: premap (Pre-mapping) on template_syn|template_Implmnt
# Sun Aug 25 19:16:41 2019

premap completed with warnings
# Sun Aug 25 19:16:41 2019

Return Code: 1
Run Time:00h:00m:00s
Complete: Compile on template_syn|template_Implmnt

Running: map (Map) on template_syn|template_Implmnt
# Sun Aug 25 19:16:41 2019

Running: fpga_mapper (Map & Optimize) on template_syn|template_Implmnt
# Sun Aug 25 19:16:41 2019
Copied /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/synwork/template_m.srm to /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.srm

fpga_mapper completed with warnings
# Sun Aug 25 19:16:43 2019

Return Code: 1
Run Time:00h:00m:02s
Complete: Map on template_syn|template_Implmnt

Running: par_synthesis (Place and Route Post-Synthesis) on template_syn|template_Implmnt
# Sun Aug 25 19:16:43 2019

Running: pr_2 (Place & Route (pr_2)) on template_syn|template_Implmnt
# Sun Aug 25 19:16:43 2019
Copying result file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.edf to /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/pr_2/template.edf
Copied /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.edf to /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/pr_2/template.edf
Copied /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.scf to /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/pr_2/template.scf

Running: LatticeSbPlaceAndRoute (Lattice iCE Place and Route) on template_syn|template_Implmnt
# Sun Aug 25 19:16:43 2019
Opening object source file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v

LatticeSbPlaceAndRoute completed
# Sun Aug 25 19:17:22 2019

Return Code: 1
Run Time:00h:00m:39s
Complete: Place & Route (pr_2) on template_syn|template_Implmnt
Complete: Place and Route Post-Synthesis on template_syn|template_Implmnt
Complete: Logic Synthesis on template_syn|template_Implmnt
log file: "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.srr"
Running: template_Implmnt in foreground

Running template_syn|template_Implmnt

Running: compile (Compile) on template_syn|template_Implmnt
# Sun Aug 25 19:17:29 2019

Running: compile_flow (Compile Process) on template_syn|template_Implmnt
# Sun Aug 25 19:17:29 2019

Running: compiler (Compile Input) on template_syn|template_Implmnt
# Sun Aug 25 19:17:29 2019
Copied /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/synwork/template_comp.srs to /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.srs

compiler completed
# Sun Aug 25 19:17:30 2019

Return Code: 0
Run Time:00h:00m:01s

Running: multi_srs_gen (Multi-srs Generator) on template_syn|template_Implmnt
# Sun Aug 25 19:17:30 2019

multi_srs_gen completed
# Sun Aug 25 19:17:30 2019

Return Code: 0
Run Time:00h:00m:00s
Copied /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/synwork/template_mult.srs to /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.srs
Complete: Compile Process on template_syn|template_Implmnt

Running: premap (Pre-mapping) on template_syn|template_Implmnt
# Sun Aug 25 19:17:30 2019

premap completed with warnings
# Sun Aug 25 19:17:31 2019

Return Code: 1
Run Time:00h:00m:01s
Complete: Compile on template_syn|template_Implmnt

Running: map (Map) on template_syn|template_Implmnt
# Sun Aug 25 19:17:31 2019

Running: fpga_mapper (Map & Optimize) on template_syn|template_Implmnt
# Sun Aug 25 19:17:31 2019
Copied /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/synwork/template_m.srm to /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.srm

fpga_mapper completed with warnings
# Sun Aug 25 19:17:33 2019

Return Code: 1
Run Time:00h:00m:02s
Complete: Map on template_syn|template_Implmnt

Running: par_synthesis (Place and Route Post-Synthesis) on template_syn|template_Implmnt
# Sun Aug 25 19:17:33 2019

Running: pr_2 (Place & Route (pr_2)) on template_syn|template_Implmnt
# Sun Aug 25 19:17:33 2019
Copying result file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.edf to /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/pr_2/template.edf
Copied /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.edf to /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/pr_2/template.edf
Copied /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.scf to /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/pr_2/template.scf

Running: LatticeSbPlaceAndRoute (Lattice iCE Place and Route) on template_syn|template_Implmnt
# Sun Aug 25 19:17:33 2019

LatticeSbPlaceAndRoute completed
# Sun Aug 25 19:18:12 2019

Return Code: 1
Run Time:00h:00m:39s
Complete: Place & Route (pr_2) on template_syn|template_Implmnt
Complete: Place and Route Post-Synthesis on template_syn|template_Implmnt
Complete: Logic Synthesis on template_syn|template_Implmnt
log file: "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.srr"
Running: template_Implmnt in foreground

Running template_syn|template_Implmnt

Running: compile (Compile) on template_syn|template_Implmnt
# Sun Aug 25 19:19:27 2019

Running: compile_flow (Compile Process) on template_syn|template_Implmnt
# Sun Aug 25 19:19:27 2019

Running: compiler (Compile Input) on template_syn|template_Implmnt
# Sun Aug 25 19:19:27 2019
Copied /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/synwork/template_comp.srs to /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.srs

compiler completed
# Sun Aug 25 19:19:29 2019

Return Code: 0
Run Time:00h:00m:02s

Running: multi_srs_gen (Multi-srs Generator) on template_syn|template_Implmnt
# Sun Aug 25 19:19:29 2019

multi_srs_gen completed
# Sun Aug 25 19:19:29 2019

Return Code: 0
Run Time:00h:00m:00s
Copied /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/synwork/template_mult.srs to /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.srs
Complete: Compile Process on template_syn|template_Implmnt

Running: premap (Pre-mapping) on template_syn|template_Implmnt
# Sun Aug 25 19:19:29 2019

premap completed with warnings
# Sun Aug 25 19:19:30 2019

Return Code: 1
Run Time:00h:00m:01s
Complete: Compile on template_syn|template_Implmnt

Running: map (Map) on template_syn|template_Implmnt
# Sun Aug 25 19:19:30 2019

Running: fpga_mapper (Map & Optimize) on template_syn|template_Implmnt
# Sun Aug 25 19:19:30 2019
Copied /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/synwork/template_m.srm to /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.srm

fpga_mapper completed with warnings
# Sun Aug 25 19:19:31 2019

Return Code: 1
Run Time:00h:00m:01s
Complete: Map on template_syn|template_Implmnt

Running: par_synthesis (Place and Route Post-Synthesis) on template_syn|template_Implmnt
# Sun Aug 25 19:19:31 2019

Running: pr_2 (Place & Route (pr_2)) on template_syn|template_Implmnt
# Sun Aug 25 19:19:31 2019
Copying result file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.edf to /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/pr_2/template.edf
Copied /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.edf to /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/pr_2/template.edf
Copied /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.scf to /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/pr_2/template.scf

Running: LatticeSbPlaceAndRoute (Lattice iCE Place and Route) on template_syn|template_Implmnt
# Sun Aug 25 19:19:31 2019
Opening object source file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v
Opening object source file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v

LatticeSbPlaceAndRoute completed
# Sun Aug 25 19:20:10 2019

Return Code: 1
Run Time:00h:00m:39s
Complete: Place & Route (pr_2) on template_syn|template_Implmnt
Complete: Place and Route Post-Synthesis on template_syn|template_Implmnt
Complete: Logic Synthesis on template_syn|template_Implmnt
log file: "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.srr"
Running: template_Implmnt in foreground

Running template_syn|template_Implmnt

Running: compile (Compile) on template_syn|template_Implmnt
# Sun Aug 25 19:20:18 2019

Running: compile_flow (Compile Process) on template_syn|template_Implmnt
# Sun Aug 25 19:20:18 2019

Running: compiler (Compile Input) on template_syn|template_Implmnt
# Sun Aug 25 19:20:18 2019
Copied /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/synwork/template_comp.srs to /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.srs

compiler completed
# Sun Aug 25 19:20:19 2019

Return Code: 0
Run Time:00h:00m:01s

Running: multi_srs_gen (Multi-srs Generator) on template_syn|template_Implmnt
# Sun Aug 25 19:20:19 2019

multi_srs_gen completed
# Sun Aug 25 19:20:20 2019

Return Code: 0
Run Time:00h:00m:01s
Copied /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/synwork/template_mult.srs to /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.srs
Complete: Compile Process on template_syn|template_Implmnt

Running: premap (Pre-mapping) on template_syn|template_Implmnt
# Sun Aug 25 19:20:20 2019

premap completed with warnings
# Sun Aug 25 19:20:20 2019

Return Code: 1
Run Time:00h:00m:00s
Complete: Compile on template_syn|template_Implmnt

Running: map (Map) on template_syn|template_Implmnt
# Sun Aug 25 19:20:20 2019

Running: fpga_mapper (Map & Optimize) on template_syn|template_Implmnt
# Sun Aug 25 19:20:20 2019
Copied /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/synwork/template_m.srm to /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.srm

fpga_mapper completed with warnings
# Sun Aug 25 19:20:22 2019

Return Code: 1
Run Time:00h:00m:02s
Complete: Map on template_syn|template_Implmnt

Running: par_synthesis (Place and Route Post-Synthesis) on template_syn|template_Implmnt
# Sun Aug 25 19:20:22 2019

Running: pr_2 (Place & Route (pr_2)) on template_syn|template_Implmnt
# Sun Aug 25 19:20:22 2019
Copying result file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.edf to /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/pr_2/template.edf
Copied /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.edf to /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/pr_2/template.edf
Copied /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.scf to /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/pr_2/template.scf

Running: LatticeSbPlaceAndRoute (Lattice iCE Place and Route) on template_syn|template_Implmnt
# Sun Aug 25 19:20:22 2019

LatticeSbPlaceAndRoute completed
# Sun Aug 25 19:21:06 2019

Return Code: 1
Run Time:00h:00m:44s
Complete: Place & Route (pr_2) on template_syn|template_Implmnt
Complete: Place and Route Post-Synthesis on template_syn|template_Implmnt
Complete: Logic Synthesis on template_syn|template_Implmnt
log file: "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.srr"
Running: template_Implmnt in foreground

Running template_syn|template_Implmnt

Running: compile (Compile) on template_syn|template_Implmnt
# Sun Aug 25 19:22:27 2019

Running: compile_flow (Compile Process) on template_syn|template_Implmnt
# Sun Aug 25 19:22:27 2019

Running: compiler (Compile Input) on template_syn|template_Implmnt
# Sun Aug 25 19:22:27 2019
Copied /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/synwork/template_comp.srs to /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.srs

compiler completed
# Sun Aug 25 19:22:28 2019

Return Code: 0
Run Time:00h:00m:01s

Running: multi_srs_gen (Multi-srs Generator) on template_syn|template_Implmnt
# Sun Aug 25 19:22:28 2019

multi_srs_gen completed
# Sun Aug 25 19:22:28 2019

Return Code: 0
Run Time:00h:00m:00s
Copied /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/synwork/template_mult.srs to /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.srs
Complete: Compile Process on template_syn|template_Implmnt

Running: premap (Pre-mapping) on template_syn|template_Implmnt
# Sun Aug 25 19:22:28 2019

premap completed with warnings
# Sun Aug 25 19:22:29 2019

Return Code: 1
Run Time:00h:00m:01s
Complete: Compile on template_syn|template_Implmnt

Running: map (Map) on template_syn|template_Implmnt
# Sun Aug 25 19:22:29 2019

Running: fpga_mapper (Map & Optimize) on template_syn|template_Implmnt
# Sun Aug 25 19:22:29 2019
Copied /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/synwork/template_m.srm to /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.srm

fpga_mapper completed with warnings
# Sun Aug 25 19:22:31 2019

Return Code: 1
Run Time:00h:00m:02s
Complete: Map on template_syn|template_Implmnt

Running: par_synthesis (Place and Route Post-Synthesis) on template_syn|template_Implmnt
# Sun Aug 25 19:22:31 2019

Running: pr_2 (Place & Route (pr_2)) on template_syn|template_Implmnt
# Sun Aug 25 19:22:31 2019
Copying result file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.edf to /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/pr_2/template.edf
Copied /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.edf to /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/pr_2/template.edf
Copied /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.scf to /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/pr_2/template.scf

Running: LatticeSbPlaceAndRoute (Lattice iCE Place and Route) on template_syn|template_Implmnt
# Sun Aug 25 19:22:31 2019
Opening object source file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v
Opening object source file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v

LatticeSbPlaceAndRoute completed
# Sun Aug 25 19:23:14 2019

Return Code: 1
Run Time:00h:00m:43s
Complete: Place & Route (pr_2) on template_syn|template_Implmnt
Complete: Place and Route Post-Synthesis on template_syn|template_Implmnt
Complete: Logic Synthesis on template_syn|template_Implmnt
log file: "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.srr"
Running: template_Implmnt in foreground

Running template_syn|template_Implmnt

Running: compile (Compile) on template_syn|template_Implmnt
# Sun Aug 25 19:23:56 2019

Running: compile_flow (Compile Process) on template_syn|template_Implmnt
# Sun Aug 25 19:23:56 2019

Running: compiler (Compile Input) on template_syn|template_Implmnt
# Sun Aug 25 19:23:56 2019
Copied /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/synwork/template_comp.srs to /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.srs

compiler completed
# Sun Aug 25 19:23:58 2019

Return Code: 0
Run Time:00h:00m:02s

Running: multi_srs_gen (Multi-srs Generator) on template_syn|template_Implmnt
# Sun Aug 25 19:23:58 2019

multi_srs_gen completed
# Sun Aug 25 19:23:58 2019

Return Code: 0
Run Time:00h:00m:00s
Copied /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/synwork/template_mult.srs to /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.srs
Complete: Compile Process on template_syn|template_Implmnt

Running: premap (Pre-mapping) on template_syn|template_Implmnt
# Sun Aug 25 19:23:58 2019

premap completed with warnings
# Sun Aug 25 19:23:58 2019

Return Code: 1
Run Time:00h:00m:00s
Complete: Compile on template_syn|template_Implmnt

Running: map (Map) on template_syn|template_Implmnt
# Sun Aug 25 19:23:58 2019

Running: fpga_mapper (Map & Optimize) on template_syn|template_Implmnt
# Sun Aug 25 19:23:58 2019
Copied /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/synwork/template_m.srm to /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.srm

fpga_mapper completed with warnings
# Sun Aug 25 19:24:00 2019

Return Code: 1
Run Time:00h:00m:02s
Complete: Map on template_syn|template_Implmnt

Running: par_synthesis (Place and Route Post-Synthesis) on template_syn|template_Implmnt
# Sun Aug 25 19:24:00 2019

Running: pr_2 (Place & Route (pr_2)) on template_syn|template_Implmnt
# Sun Aug 25 19:24:00 2019
Copying result file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.edf to /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/pr_2/template.edf
Copied /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.edf to /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/pr_2/template.edf
Copied /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.scf to /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/pr_2/template.scf

Running: LatticeSbPlaceAndRoute (Lattice iCE Place and Route) on template_syn|template_Implmnt
# Sun Aug 25 19:24:00 2019

LatticeSbPlaceAndRoute completed
# Sun Aug 25 19:24:39 2019

Return Code: 1
Run Time:00h:00m:39s
Complete: Place & Route (pr_2) on template_syn|template_Implmnt
Complete: Place and Route Post-Synthesis on template_syn|template_Implmnt
Complete: Logic Synthesis on template_syn|template_Implmnt
log file: "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.srr"
Running: template_Implmnt in foreground

Running template_syn|template_Implmnt

Running: compile (Compile) on template_syn|template_Implmnt
# Sun Aug 25 19:28:39 2019

Running: compile_flow (Compile Process) on template_syn|template_Implmnt
# Sun Aug 25 19:28:39 2019

Running: compiler (Compile Input) on template_syn|template_Implmnt
# Sun Aug 25 19:28:39 2019
compiler exited with errors
Job failed on: template_syn|template_Implmnt

Job: "compiler" terminated with error status: 2
See log file: "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/synlog/template_compiler.srr"
# Sun Aug 25 19:28:39 2019

Return Code: 2
Run Time:00h:00m:00s
Complete: Compile Process on template_syn|template_Implmnt
Complete: Compile on template_syn|template_Implmnt
Complete: Logic Synthesis on template_syn|template_Implmnt
Opening object source file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v
log file: "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.srr"
Running: template_Implmnt in foreground

Running template_syn|template_Implmnt

Running: compile (Compile) on template_syn|template_Implmnt
# Sun Aug 25 19:29:08 2019

Running: compile_flow (Compile Process) on template_syn|template_Implmnt
# Sun Aug 25 19:29:08 2019

Running: compiler (Compile Input) on template_syn|template_Implmnt
# Sun Aug 25 19:29:08 2019
Copied /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/synwork/template_comp.srs to /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.srs

compiler completed
# Sun Aug 25 19:29:09 2019

Return Code: 0
Run Time:00h:00m:01s

Running: multi_srs_gen (Multi-srs Generator) on template_syn|template_Implmnt
# Sun Aug 25 19:29:09 2019

multi_srs_gen completed
# Sun Aug 25 19:29:10 2019

Return Code: 0
Run Time:00h:00m:01s
Copied /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/synwork/template_mult.srs to /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.srs
Complete: Compile Process on template_syn|template_Implmnt

Running: premap (Pre-mapping) on template_syn|template_Implmnt
# Sun Aug 25 19:29:10 2019

premap completed with warnings
# Sun Aug 25 19:29:10 2019

Return Code: 1
Run Time:00h:00m:00s
Complete: Compile on template_syn|template_Implmnt

Running: map (Map) on template_syn|template_Implmnt
# Sun Aug 25 19:29:10 2019

Running: fpga_mapper (Map & Optimize) on template_syn|template_Implmnt
# Sun Aug 25 19:29:10 2019
Copied /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/synwork/template_m.srm to /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.srm

fpga_mapper completed with warnings
# Sun Aug 25 19:29:12 2019

Return Code: 1
Run Time:00h:00m:02s
Complete: Map on template_syn|template_Implmnt

Running: par_synthesis (Place and Route Post-Synthesis) on template_syn|template_Implmnt
# Sun Aug 25 19:29:12 2019

Running: pr_2 (Place & Route (pr_2)) on template_syn|template_Implmnt
# Sun Aug 25 19:29:12 2019
Copying result file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.edf to /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/pr_2/template.edf
Copied /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.edf to /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/pr_2/template.edf
Copied /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.scf to /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/pr_2/template.scf

Running: LatticeSbPlaceAndRoute (Lattice iCE Place and Route) on template_syn|template_Implmnt
# Sun Aug 25 19:29:12 2019
Opening object source file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/coms.v

LatticeSbPlaceAndRoute completed
# Sun Aug 25 19:29:55 2019

Return Code: 1
Run Time:00h:00m:43s
Complete: Place & Route (pr_2) on template_syn|template_Implmnt
Complete: Place and Route Post-Synthesis on template_syn|template_Implmnt
Complete: Logic Synthesis on template_syn|template_Implmnt
log file: "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.srr"
Running: template_Implmnt in foreground

Running template_syn|template_Implmnt

Running: compile (Compile) on template_syn|template_Implmnt
# Sun Aug 25 19:30:04 2019

Running: compile_flow (Compile Process) on template_syn|template_Implmnt
# Sun Aug 25 19:30:04 2019

Running: compiler (Compile Input) on template_syn|template_Implmnt
# Sun Aug 25 19:30:04 2019
Copied /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/synwork/template_comp.srs to /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.srs

compiler completed
# Sun Aug 25 19:30:05 2019

Return Code: 0
Run Time:00h:00m:01s

Running: multi_srs_gen (Multi-srs Generator) on template_syn|template_Implmnt
# Sun Aug 25 19:30:05 2019

multi_srs_gen completed
# Sun Aug 25 19:30:05 2019

Return Code: 0
Run Time:00h:00m:00s
Copied /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/synwork/template_mult.srs to /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.srs
Complete: Compile Process on template_syn|template_Implmnt

Running: premap (Pre-mapping) on template_syn|template_Implmnt
# Sun Aug 25 19:30:05 2019

premap completed with warnings
# Sun Aug 25 19:30:06 2019

Return Code: 1
Run Time:00h:00m:01s
Complete: Compile on template_syn|template_Implmnt

Running: map (Map) on template_syn|template_Implmnt
# Sun Aug 25 19:30:06 2019

Running: fpga_mapper (Map & Optimize) on template_syn|template_Implmnt
# Sun Aug 25 19:30:06 2019
Copied /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/synwork/template_m.srm to /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.srm

fpga_mapper completed with warnings
# Sun Aug 25 19:30:08 2019

Return Code: 1
Run Time:00h:00m:02s
Complete: Map on template_syn|template_Implmnt

Running: par_synthesis (Place and Route Post-Synthesis) on template_syn|template_Implmnt
# Sun Aug 25 19:30:08 2019

Running: pr_2 (Place & Route (pr_2)) on template_syn|template_Implmnt
# Sun Aug 25 19:30:08 2019
Copying result file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.edf to /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/pr_2/template.edf
Copied /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.edf to /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/pr_2/template.edf
Copied /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.scf to /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/pr_2/template.scf

Running: LatticeSbPlaceAndRoute (Lattice iCE Place and Route) on template_syn|template_Implmnt
# Sun Aug 25 19:30:08 2019
Opening object source file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/coms.v
Opening object source file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/coms.v

LatticeSbPlaceAndRoute completed
# Sun Aug 25 19:30:51 2019

Return Code: 1
Run Time:00h:00m:43s
Complete: Place & Route (pr_2) on template_syn|template_Implmnt
Complete: Place and Route Post-Synthesis on template_syn|template_Implmnt
Complete: Logic Synthesis on template_syn|template_Implmnt
log file: "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.srr"
Running: template_Implmnt in foreground

Running template_syn|template_Implmnt

Running: compile (Compile) on template_syn|template_Implmnt
# Sun Aug 25 19:31:10 2019

Running: compile_flow (Compile Process) on template_syn|template_Implmnt
# Sun Aug 25 19:31:10 2019

Running: compiler (Compile Input) on template_syn|template_Implmnt
# Sun Aug 25 19:31:10 2019
compiler exited with errors
Job failed on: template_syn|template_Implmnt

Job: "compiler" terminated with error status: 2
See log file: "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/synlog/template_compiler.srr"
# Sun Aug 25 19:31:10 2019

Return Code: 2
Run Time:00h:00m:00s
Complete: Compile Process on template_syn|template_Implmnt
Complete: Compile on template_syn|template_Implmnt
Complete: Logic Synthesis on template_syn|template_Implmnt
Opening object source file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/coms.v
log file: "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.srr"
Running: template_Implmnt in foreground

Running template_syn|template_Implmnt

Running: compile (Compile) on template_syn|template_Implmnt
# Sun Aug 25 19:31:22 2019

Running: compile_flow (Compile Process) on template_syn|template_Implmnt
# Sun Aug 25 19:31:22 2019

Running: compiler (Compile Input) on template_syn|template_Implmnt
# Sun Aug 25 19:31:22 2019
Copied /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/synwork/template_comp.srs to /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.srs

compiler completed
# Sun Aug 25 19:31:23 2019

Return Code: 0
Run Time:00h:00m:01s

Running: multi_srs_gen (Multi-srs Generator) on template_syn|template_Implmnt
# Sun Aug 25 19:31:23 2019

multi_srs_gen completed
# Sun Aug 25 19:31:24 2019

Return Code: 0
Run Time:00h:00m:01s
Copied /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/synwork/template_mult.srs to /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.srs
Complete: Compile Process on template_syn|template_Implmnt

Running: premap (Pre-mapping) on template_syn|template_Implmnt
# Sun Aug 25 19:31:24 2019

premap completed with warnings
# Sun Aug 25 19:31:24 2019

Return Code: 1
Run Time:00h:00m:00s
Complete: Compile on template_syn|template_Implmnt

Running: map (Map) on template_syn|template_Implmnt
# Sun Aug 25 19:31:24 2019

Running: fpga_mapper (Map & Optimize) on template_syn|template_Implmnt
# Sun Aug 25 19:31:24 2019
Copied /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/synwork/template_m.srm to /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.srm

fpga_mapper completed with warnings
# Sun Aug 25 19:31:26 2019

Return Code: 1
Run Time:00h:00m:02s
Complete: Map on template_syn|template_Implmnt

Running: par_synthesis (Place and Route Post-Synthesis) on template_syn|template_Implmnt
# Sun Aug 25 19:31:26 2019

Running: pr_2 (Place & Route (pr_2)) on template_syn|template_Implmnt
# Sun Aug 25 19:31:26 2019
Copying result file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.edf to /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/pr_2/template.edf
Copied /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.edf to /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/pr_2/template.edf
Copied /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.scf to /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/pr_2/template.scf

Running: LatticeSbPlaceAndRoute (Lattice iCE Place and Route) on template_syn|template_Implmnt
# Sun Aug 25 19:31:26 2019

LatticeSbPlaceAndRoute completed
# Sun Aug 25 19:32:10 2019

Return Code: 1
Run Time:00h:00m:44s
Complete: Place & Route (pr_2) on template_syn|template_Implmnt
Complete: Place and Route Post-Synthesis on template_syn|template_Implmnt
Complete: Logic Synthesis on template_syn|template_Implmnt
log file: "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.srr"
Running: template_Implmnt in foreground

Running template_syn|template_Implmnt

Running: compile (Compile) on template_syn|template_Implmnt
# Sun Aug 25 19:32:32 2019

Running: compile_flow (Compile Process) on template_syn|template_Implmnt
# Sun Aug 25 19:32:32 2019

Running: compiler (Compile Input) on template_syn|template_Implmnt
# Sun Aug 25 19:32:32 2019
Copied /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/synwork/template_comp.srs to /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.srs

compiler completed
# Sun Aug 25 19:32:34 2019

Return Code: 0
Run Time:00h:00m:02s

Running: multi_srs_gen (Multi-srs Generator) on template_syn|template_Implmnt
# Sun Aug 25 19:32:34 2019

multi_srs_gen completed
# Sun Aug 25 19:32:34 2019

Return Code: 0
Run Time:00h:00m:00s
Copied /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/synwork/template_mult.srs to /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.srs
Complete: Compile Process on template_syn|template_Implmnt

Running: premap (Pre-mapping) on template_syn|template_Implmnt
# Sun Aug 25 19:32:34 2019

premap completed with warnings
# Sun Aug 25 19:32:35 2019

Return Code: 1
Run Time:00h:00m:01s
Complete: Compile on template_syn|template_Implmnt

Running: map (Map) on template_syn|template_Implmnt
# Sun Aug 25 19:32:35 2019

Running: fpga_mapper (Map & Optimize) on template_syn|template_Implmnt
# Sun Aug 25 19:32:35 2019
Copied /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/synwork/template_m.srm to /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.srm

fpga_mapper completed with warnings
# Sun Aug 25 19:32:37 2019

Return Code: 1
Run Time:00h:00m:02s
Complete: Map on template_syn|template_Implmnt

Running: par_synthesis (Place and Route Post-Synthesis) on template_syn|template_Implmnt
# Sun Aug 25 19:32:37 2019

Running: pr_2 (Place & Route (pr_2)) on template_syn|template_Implmnt
# Sun Aug 25 19:32:37 2019
Copying result file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.edf to /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/pr_2/template.edf
Copied /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.edf to /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/pr_2/template.edf
Copied /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.scf to /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/pr_2/template.scf

Running: LatticeSbPlaceAndRoute (Lattice iCE Place and Route) on template_syn|template_Implmnt
# Sun Aug 25 19:32:37 2019
Opening object source file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.srr

LatticeSbPlaceAndRoute completed
# Sun Aug 25 19:33:20 2019

Return Code: 1
Run Time:00h:00m:43s
Complete: Place & Route (pr_2) on template_syn|template_Implmnt
Complete: Place and Route Post-Synthesis on template_syn|template_Implmnt
Complete: Logic Synthesis on template_syn|template_Implmnt
Opening object source file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/coms.v
Opening object source file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/coms.v
log file: "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.srr"
Running: template_Implmnt in foreground

Running template_syn|template_Implmnt

Running: compile (Compile) on template_syn|template_Implmnt
# Sun Aug 25 19:34:51 2019

Running: compile_flow (Compile Process) on template_syn|template_Implmnt
# Sun Aug 25 19:34:51 2019

Running: compiler (Compile Input) on template_syn|template_Implmnt
# Sun Aug 25 19:34:51 2019
Copied /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/synwork/template_comp.srs to /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.srs

compiler completed
# Sun Aug 25 19:34:52 2019

Return Code: 0
Run Time:00h:00m:01s

Running: multi_srs_gen (Multi-srs Generator) on template_syn|template_Implmnt
# Sun Aug 25 19:34:52 2019

multi_srs_gen completed
# Sun Aug 25 19:34:53 2019

Return Code: 0
Run Time:00h:00m:01s
Copied /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/synwork/template_mult.srs to /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.srs
Complete: Compile Process on template_syn|template_Implmnt

Running: premap (Pre-mapping) on template_syn|template_Implmnt
# Sun Aug 25 19:34:53 2019

premap completed with warnings
# Sun Aug 25 19:34:53 2019

Return Code: 1
Run Time:00h:00m:00s
Complete: Compile on template_syn|template_Implmnt

Running: map (Map) on template_syn|template_Implmnt
# Sun Aug 25 19:34:53 2019

Running: fpga_mapper (Map & Optimize) on template_syn|template_Implmnt
# Sun Aug 25 19:34:53 2019
Copied /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/synwork/template_m.srm to /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.srm

fpga_mapper completed with warnings
# Sun Aug 25 19:34:55 2019

Return Code: 1
Run Time:00h:00m:02s
Complete: Map on template_syn|template_Implmnt

Running: par_synthesis (Place and Route Post-Synthesis) on template_syn|template_Implmnt
# Sun Aug 25 19:34:55 2019

Running: pr_2 (Place & Route (pr_2)) on template_syn|template_Implmnt
# Sun Aug 25 19:34:55 2019
Copying result file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.edf to /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/pr_2/template.edf
Copied /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.edf to /home/letrend/workspace/bldc_motorboard/softw/media/external/iCEcube2/synpbase/bin/synplify_pro: 137: [: unexpected operator
/media/external/iCEcube2/synpbase/bin/synplify_pro: 151: [: !=: argument expected
/media/external/iCEcube2/synpbase/bin/synplify_pro: 321: /media/external/iCEcube2/synpbase/bin/config/execute: Syntax error: "(" unexpected (expecting ";;")
running Synthesisare/icecube2_template/template_Implmnt/pr_2/template.edf
Copied /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.scf to /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/pr_2/template.scf

Running: LatticeSbPlaceAndRoute (Lattice iCE Place and Route) on template_syn|template_Implmnt
# Sun Aug 25 19:34:55 2019

LatticeSbPlaceAndRoute completed
# Sun Aug 25 19:35:40 2019

Return Code: 1
Run Time:00h:00m:45s
Complete: Place & Route (pr_2) on template_syn|template_Implmnt
Complete: Place and Route Post-Synthesis on template_syn|template_Implmnt
Complete: Logic Synthesis on template_syn|template_Implmnt
log file: "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.srr"
Running: template_Implmnt in foreground

Running template_syn|template_Implmnt

Running: compile (Compile) on template_syn|template_Implmnt
# Sun Aug 25 19:36:09 2019

Running: compile_flow (Compile Process) on template_syn|template_Implmnt
# Sun Aug 25 19:36:09 2019

Running: compiler (Compile Input) on template_syn|template_Implmnt
# Sun Aug 25 19:36:09 2019
compiler exited with errors
Job failed on: template_syn|template_Implmnt

Job: "compiler" terminated with error status: 2
See log file: "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/synlog/template_compiler.srr"
# Sun Aug 25 19:36:10 2019

Return Code: 2
Run Time:00h:00m:01s
Complete: Compile Process on template_syn|template_Implmnt
Complete: Compile on template_syn|template_Implmnt
Complete: Logic Synthesis on template_syn|template_Implmnt
Opening object source file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/coms.v
log file: "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.srr"
Running: template_Implmnt in foreground

Running template_syn|template_Implmnt

Running: compile (Compile) on template_syn|template_Implmnt
# Sun Aug 25 19:37:54 2019

Running: compile_flow (Compile Process) on template_syn|template_Implmnt
# Sun Aug 25 19:37:54 2019

Running: compiler (Compile Input) on template_syn|template_Implmnt
# Sun Aug 25 19:37:54 2019
Copied /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/synwork/template_comp.srs to /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.srs

compiler completed
# Sun Aug 25 19:37:56 2019

Return Code: 0
Run Time:00h:00m:02s

Running: multi_srs_gen (Multi-srs Generator) on template_syn|template_Implmnt
# Sun Aug 25 19:37:56 2019

multi_srs_gen completed
# Sun Aug 25 19:37:56 2019

Return Code: 0
Run Time:00h:00m:00s
Copied /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/synwork/template_mult.srs to /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.srs
Complete: Compile Process on template_syn|template_Implmnt

Running: premap (Pre-mapping) on template_syn|template_Implmnt
# Sun Aug 25 19:37:56 2019

premap completed with warnings
# Sun Aug 25 19:37:56 2019

Return Code: 1
Run Time:00h:00m:00s
Complete: Compile on template_syn|template_Implmnt

Running: map (Map) on template_syn|template_Implmnt
# Sun Aug 25 19:37:56 2019

Running: fpga_mapper (Map & Optimize) on template_syn|template_Implmnt
# Sun Aug 25 19:37:56 2019
Copied /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/synwork/template_m.srm to /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.srm

fpga_mapper completed with warnings
# Sun Aug 25 19:37:59 2019

Return Code: 1
Run Time:00h:00m:03s
Complete: Map on template_syn|template_Implmnt

Running: par_synthesis (Place and Route Post-Synthesis) on template_syn|template_Implmnt
# Sun Aug 25 19:37:59 2019

Running: pr_2 (Place & Route (pr_2)) on template_syn|template_Implmnt
# Sun Aug 25 19:37:59 2019
Copying result file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.edf to /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/pr_2/template.edf
Copied /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.edf to /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/pr_2/template.edf
Copied /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.scf to /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/pr_2/template.scf

Running: LatticeSbPlaceAndRoute (Lattice iCE Place and Route) on template_syn|template_Implmnt
# Sun Aug 25 19:37:59 2019
Opening object source file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/coms.v
Opening object source file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/roboy_fpga_code/roboy_fpga_code/uart/uart_tx.v

LatticeSbPlaceAndRoute completed
# Sun Aug 25 19:38:42 2019

Return Code: 1
Run Time:00h:00m:43s
Complete: Place & Route (pr_2) on template_syn|template_Implmnt
Complete: Place and Route Post-Synthesis on template_syn|template_Implmnt
Complete: Logic Synthesis on template_syn|template_Implmnt
Opening object source file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/coms.v
Opening object source file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/coms.v
Opening object source file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/coms.v
Opening object source file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/coms.v
Opening object source file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/coms.v
Opening object source file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/coms.v
Opening object source file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/coms.v
Opening object source file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/coms.v
Opening object source file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/coms.v
Opening object source file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/coms.v
Opening object source file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/coms.v
Note: Opening local project RTL file '/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.srs'
log file: "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.srr"
Running: template_Implmnt in foreground

Running template_syn|template_Implmnt

Running: compile (Compile) on template_syn|template_Implmnt
# Sun Aug 25 19:44:06 2019

Running: compile_flow (Compile Process) on template_syn|template_Implmnt
# Sun Aug 25 19:44:06 2019

Running: compiler (Compile Input) on template_syn|template_Implmnt
# Sun Aug 25 19:44:06 2019
Copied /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/synwork/template_comp.srs to /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.srs

compiler completed
# Sun Aug 25 19:44:08 2019

Return Code: 0
Run Time:00h:00m:02s

Running: multi_srs_gen (Multi-srs Generator) on template_syn|template_Implmnt
# Sun Aug 25 19:44:08 2019

multi_srs_gen completed
# Sun Aug 25 19:44:08 2019

Return Code: 0
Run Time:00h:00m:00s
Copied /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/synwork/template_mult.srs to /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.srs
Complete: Compile Process on template_syn|template_Implmnt

Running: premap (Pre-mapping) on template_syn|template_Implmnt
# Sun Aug 25 19:44:08 2019

premap completed with warnings
# Sun Aug 25 19:44:08 2019

Return Code: 1
Run Time:00h:00m:00s
Complete: Compile on template_syn|template_Implmnt

Running: map (Map) on template_syn|template_Implmnt
# Sun Aug 25 19:44:08 2019

Running: fpga_mapper (Map & Optimize) on template_syn|template_Implmnt
# Sun Aug 25 19:44:08 2019
Copied /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/synwork/template_m.srm to /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.srm

fpga_mapper completed with warnings
# Sun Aug 25 19:44:11 2019

Return Code: 1
Run Time:00h:00m:03s
Complete: Map on template_syn|template_Implmnt

Running: par_synthesis (Place and Route Post-Synthesis) on template_syn|template_Implmnt
# Sun Aug 25 19:44:11 2019

Running: pr_2 (Place & Route (pr_2)) on template_syn|template_Implmnt
# Sun Aug 25 19:44:11 2019
Copying result file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.edf to /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/pr_2/template.edf
Copied /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.edf to /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/pr_2/template.edf
Copied /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.scf to /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/pr_2/template.scf

Running: LatticeSbPlaceAndRoute (Lattice iCE Place and Route) on template_syn|template_Implmnt
# Sun Aug 25 19:44:11 2019

LatticeSbPlaceAndRoute completed
# Sun Aug 25 19:44:56 2019

Return Code: 1
Run Time:00h:00m:45s
Complete: Place & Route (pr_2) on template_syn|template_Implmnt
Complete: Place and Route Post-Synthesis on template_syn|template_Implmnt
Complete: Logic Synthesis on template_syn|template_Implmnt
log file: "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.srr"
Running: template_Implmnt in foreground

Running template_syn|template_Implmnt

Running: compile (Compile) on template_syn|template_Implmnt
# Sun Aug 25 19:44:59 2019

Running: compile_flow (Compile Process) on template_syn|template_Implmnt
# Sun Aug 25 19:44:59 2019

Running: compiler (Compile Input) on template_syn|template_Implmnt
# Sun Aug 25 19:44:59 2019
Copied /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/synwork/template_comp.srs to /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.srs

compiler completed
# Sun Aug 25 19:45:01 2019

Return Code: 0
Run Time:00h:00m:02s

Running: multi_srs_gen (Multi-srs Generator) on template_syn|template_Implmnt
# Sun Aug 25 19:45:01 2019

multi_srs_gen completed
# Sun Aug 25 19:45:01 2019

Return Code: 0
Run Time:00h:00m:00s
Copied /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/synwork/template_mult.srs to /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.srs
Complete: Compile Process on template_syn|template_Implmnt

Running: premap (Pre-mapping) on template_syn|template_Implmnt
# Sun Aug 25 19:45:01 2019

premap completed with warnings
# Sun Aug 25 19:45:01 2019

Return Code: 1
Run Time:00h:00m:00s
Complete: Compile on template_syn|template_Implmnt

Running: map (Map) on template_syn|template_Implmnt
# Sun Aug 25 19:45:01 2019

Running: fpga_mapper (Map & Optimize) on template_syn|template_Implmnt
# Sun Aug 25 19:45:01 2019
Copied /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/synwork/template_m.srm to /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.srm

fpga_mapper completed with warnings
# Sun Aug 25 19:45:04 2019

Return Code: 1
Run Time:00h:00m:03s
Complete: Map on template_syn|template_Implmnt

Running: par_synthesis (Place and Route Post-Synthesis) on template_syn|template_Implmnt
# Sun Aug 25 19:45:04 2019

Running: pr_2 (Place & Route (pr_2)) on template_syn|template_Implmnt
# Sun Aug 25 19:45:04 2019
Copying result file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.edf to /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/pr_2/template.edf
Copied /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.edf to /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/pr_2/template.edf
Copied /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.scf to /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/pr_2/template.scf

Running: LatticeSbPlaceAndRoute (Lattice iCE Place and Route) on template_syn|template_Implmnt
# Sun Aug 25 19:45:04 2019

LatticeSbPlaceAndRoute completed
# Sun Aug 25 19:45:49 2019

Return Code: 1
Run Time:00h:00m:45s
Complete: Place & Route (pr_2) on template_syn|template_Implmnt
Complete: Place and Route Post-Synthesis on template_syn|template_Implmnt
Complete: Logic Synthesis on template_syn|template_Implmnt
log file: "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.srr"
Running: template_Implmnt in foreground

Running template_syn|template_Implmnt

Running: compile (Compile) on template_syn|template_Implmnt
# Sun Aug 25 19:45:54 2019

Running: compile_flow (Compile Process) on template_syn|template_Implmnt
# Sun Aug 25 19:45:54 2019

Running: compiler (Compile Input) on template_syn|template_Implmnt
# Sun Aug 25 19:45:54 2019
compiler exited with errors
Job failed on: template_syn|template_Implmnt

Job: "compiler" terminated with error status: 2
See log file: "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/synlog/template_compiler.srr"
# Sun Aug 25 19:45:54 2019

Return Code: 2
Run Time:00h:00m:00s
Complete: Compile Process on template_syn|template_Implmnt
Complete: Compile on template_syn|template_Implmnt
Complete: Logic Synthesis on template_syn|template_Implmnt
log file: "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.srr"
Running: template_Implmnt in foreground

Running template_syn|template_Implmnt

Running: compile (Compile) on template_syn|template_Implmnt
# Sun Aug 25 19:48:26 2019

Running: compile_flow (Compile Process) on template_syn|template_Implmnt
# Sun Aug 25 19:48:26 2019

Running: compiler (Compile Input) on template_syn|template_Implmnt
# Sun Aug 25 19:48:26 2019
Copied /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/synwork/template_comp.srs to /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.srs

compiler completed
# Sun Aug 25 19:48:27 2019

Return Code: 0
Run Time:00h:00m:01s

Running: multi_srs_gen (Multi-srs Generator) on template_syn|template_Implmnt
# Sun Aug 25 19:48:27 2019

multi_srs_gen completed
# Sun Aug 25 19:48:27 2019

Return Code: 0
Run Time:00h:00m:00s
Copied /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/synwork/template_mult.srs to /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.srs
Complete: Compile Process on template_syn|template_Implmnt

Running: premap (Pre-mapping) on template_syn|template_Implmnt
# Sun Aug 25 19:48:27 2019

premap completed with warnings
# Sun Aug 25 19:48:28 2019

Return Code: 1
Run Time:00h:00m:01s
Complete: Compile on template_syn|template_Implmnt

Running: map (Map) on template_syn|template_Implmnt
# Sun Aug 25 19:48:28 2019

Running: fpga_mapper (Map & Optimize) on template_syn|template_Implmnt
# Sun Aug 25 19:48:28 2019
Copied /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/synwork/template_m.srm to /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.srm

fpga_mapper completed with warnings
# Sun Aug 25 19:48:30 2019

Return Code: 1
Run Time:00h:00m:02s
Complete: Map on template_syn|template_Implmnt

Running: par_synthesis (Place and Route Post-Synthesis) on template_syn|template_Implmnt
# Sun Aug 25 19:48:30 2019

Running: pr_2 (Place & Route (pr_2)) on template_syn|template_Implmnt
# Sun Aug 25 19:48:30 2019
Copying result file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.edf to /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/pr_2/template.edf
Copied /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.edf to /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/pr_2/template.edf
Copied /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.scf to /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/pr_2/template.scf

Running: LatticeSbPlaceAndRoute (Lattice iCE Place and Route) on template_syn|template_Implmnt
# Sun Aug 25 19:48:30 2019
Opening object source file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/coms.v

LatticeSbPlaceAndRoute completed
# Sun Aug 25 19:49:17 2019

Return Code: 1
Run Time:00h:00m:47s
Complete: Place & Route (pr_2) on template_syn|template_Implmnt
Complete: Place and Route Post-Synthesis on template_syn|template_Implmnt
Complete: Logic Synthesis on template_syn|template_Implmnt
log file: "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.srr"
Running: template_Implmnt in foreground

Running template_syn|template_Implmnt

Running: compile (Compile) on template_syn|template_Implmnt
# Sun Aug 25 19:50:34 2019

Running: compile_flow (Compile Process) on template_syn|template_Implmnt
# Sun Aug 25 19:50:34 2019

Running: compiler (Compile Input) on template_syn|template_Implmnt
# Sun Aug 25 19:50:34 2019
compiler exited with errors
Job failed on: template_syn|template_Implmnt

Job: "compiler" terminated with error status: 2
See log file: "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/synlog/template_compiler.srr"
# Sun Aug 25 19:50:34 2019

Return Code: 2
Run Time:00h:00m:00s
Complete: Compile Process on template_syn|template_Implmnt
Complete: Compile on template_syn|template_Implmnt
Complete: Logic Synthesis on template_syn|template_Implmnt
log file: "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.srr"
Running: template_Implmnt in foreground

Running template_syn|template_Implmnt

Running: compile (Compile) on template_syn|template_Implmnt
# Sun Aug 25 19:51:06 2019

Running: compile_flow (Compile Process) on template_syn|template_Implmnt
# Sun Aug 25 19:51:06 2019

Running: compiler (Compile Input) on template_syn|template_Implmnt
# Sun Aug 25 19:51:06 2019
Copied /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/synwork/template_comp.srs to /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.srs

compiler completed
# Sun Aug 25 19:51:08 2019

Return Code: 0
Run Time:00h:00m:02s

Running: multi_srs_gen (Multi-srs Generator) on template_syn|template_Implmnt
# Sun Aug 25 19:51:08 2019

multi_srs_gen completed
# Sun Aug 25 19:51:08 2019

Return Code: 0
Run Time:00h:00m:00s
Copied /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/synwork/template_mult.srs to /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.srs
Complete: Compile Process on template_syn|template_Implmnt

Running: premap (Pre-mapping) on template_syn|template_Implmnt
# Sun Aug 25 19:51:08 2019

premap completed with warnings
# Sun Aug 25 19:51:08 2019

Return Code: 1
Run Time:00h:00m:00s
Complete: Compile on template_syn|template_Implmnt

Running: map (Map) on template_syn|template_Implmnt
# Sun Aug 25 19:51:08 2019

Running: fpga_mapper (Map & Optimize) on template_syn|template_Implmnt
# Sun Aug 25 19:51:08 2019
Copied /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/synwork/template_m.srm to /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.srm

fpga_mapper completed with warnings
# Sun Aug 25 19:51:11 2019

Return Code: 1
Run Time:00h:00m:03s
Complete: Map on template_syn|template_Implmnt

Running: par_synthesis (Place and Route Post-Synthesis) on template_syn|template_Implmnt
# Sun Aug 25 19:51:11 2019

Running: pr_2 (Place & Route (pr_2)) on template_syn|template_Implmnt
# Sun Aug 25 19:51:11 2019
Copying result file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.edf to /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/pr_2/template.edf
Copied /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.edf to /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/pr_2/template.edf
Copied /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.scf to /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/pr_2/template.scf

Running: LatticeSbPlaceAndRoute (Lattice iCE Place and Route) on template_syn|template_Implmnt
# Sun Aug 25 19:51:11 2019

LatticeSbPlaceAndRoute completed
# Sun Aug 25 19:51:57 2019

Return Code: 1
Run Time:00h:00m:46s
Complete: Place & Route (pr_2) on template_syn|template_Implmnt
Complete: Place and Route Post-Synthesis on template_syn|template_Implmnt
Complete: Logic Synthesis on template_syn|template_Implmnt
log file: "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.srr"
Running: template_Implmnt in foreground

Running template_syn|template_Implmnt

Running: compile (Compile) on template_syn|template_Implmnt
# Sun Aug 25 19:52:01 2019

Running: compile_flow (Compile Process) on template_syn|template_Implmnt
# Sun Aug 25 19:52:01 2019

Running: compiler (Compile Input) on template_syn|template_Implmnt
# Sun Aug 25 19:52:01 2019
Copied /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/synwork/template_comp.srs to /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.srs

compiler completed
# Sun Aug 25 19:52:03 2019

Return Code: 0
Run Time:00h:00m:02s

Running: multi_srs_gen (Multi-srs Generator) on template_syn|template_Implmnt
# Sun Aug 25 19:52:03 2019

multi_srs_gen completed
# Sun Aug 25 19:52:03 2019

Return Code: 0
Run Time:00h:00m:00s
Copied /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/synwork/template_mult.srs to /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.srs
Complete: Compile Process on template_syn|template_Implmnt

Running: premap (Pre-mapping) on template_syn|template_Implmnt
# Sun Aug 25 19:52:03 2019

premap completed with warnings
# Sun Aug 25 19:52:04 2019

Return Code: 1
Run Time:00h:00m:01s
Complete: Compile on template_syn|template_Implmnt

Running: map (Map) on template_syn|template_Implmnt
# Sun Aug 25 19:52:04 2019

Running: fpga_mapper (Map & Optimize) on template_syn|template_Implmnt
# Sun Aug 25 19:52:04 2019
Copied /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/synwork/template_m.srm to /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.srm

fpga_mapper completed with warnings
# Sun Aug 25 19:52:06 2019

Return Code: 1
Run Time:00h:00m:02s
Complete: Map on template_syn|template_Implmnt

Running: par_synthesis (Place and Route Post-Synthesis) on template_syn|template_Implmnt
# Sun Aug 25 19:52:06 2019

Running: pr_2 (Place & Route (pr_2)) on template_syn|template_Implmnt
# Sun Aug 25 19:52:06 2019
Copying result file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.edf to /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/pr_2/template.edf
Copied /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.edf to /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/pr_2/template.edf
Copied /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.scf to /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/pr_2/template.scf

Running: LatticeSbPlaceAndRoute (Lattice iCE Place and Route) on template_syn|template_Implmnt
# Sun Aug 25 19:52:06 2019
Opening object source file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/coms.v

LatticeSbPlaceAndRoute completed
# Sun Aug 25 19:52:53 2019

Return Code: 1
Run Time:00h:00m:47s
Complete: Place & Route (pr_2) on template_syn|template_Implmnt
Complete: Place and Route Post-Synthesis on template_syn|template_Implmnt
Complete: Logic Synthesis on template_syn|template_Implmnt
ERROR:  No active constraint files.  Please add/enable one or more SDC constraint files.
log file: "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.srr"
Running: constraint_check in foreground


Running: constraint_check (Constraint Check) on template_syn|template_Implmnt
# Sun Aug 25 20:28:53 2019

Running: compile (Compile) on template_syn|template_Implmnt
# Sun Aug 25 20:28:53 2019

Running: compile_flow (Compile Process) on template_syn|template_Implmnt
# Sun Aug 25 20:28:53 2019

Running: compiler (Compile Input) on template_syn|template_Implmnt
# Sun Aug 25 20:28:53 2019

compiler completed
# Sun Aug 25 20:28:53 2019

Return Code: 0
Run Time:00h:00m:00s

Running: multi_srs_gen (Multi-srs Generator) on template_syn|template_Implmnt
# Sun Aug 25 20:28:53 2019
Up-To-Date: multi_srs_gen. No run necessary
Complete: Compile Process on template_syn|template_Implmnt

Running: premap (Pre-mapping) on template_syn|template_Implmnt
# Sun Aug 25 20:28:54 2019

constraint_check_job Completed with warnings

Return Code: 1
Run Time:00h:00m:00s
Complete: Compile on template_syn|template_Implmnt
Complete: Constraint Check on template_syn|template_Implmnt
log file: "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.srr"
Running: template_Implmnt in foreground

Running template_syn|template_Implmnt

Running: compile (Compile) on template_syn|template_Implmnt
# Sun Aug 25 20:29:05 2019

Running: compile_flow (Compile Process) on template_syn|template_Implmnt
# Sun Aug 25 20:29:05 2019

Running: compiler (Compile Input) on template_syn|template_Implmnt
# Sun Aug 25 20:29:05 2019
Copied /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/synwork/template_comp.srs to /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.srs

compiler completed
# Sun Aug 25 20:29:07 2019

Return Code: 0
Run Time:00h:00m:02s

Running: multi_srs_gen (Multi-srs Generator) on template_syn|template_Implmnt
# Sun Aug 25 20:29:07 2019

multi_srs_gen completed
# Sun Aug 25 20:29:07 2019

Return Code: 0
Run Time:00h:00m:00s
Copied /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/synwork/template_mult.srs to /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.srs
Complete: Compile Process on template_syn|template_Implmnt

Running: premap (Pre-mapping) on template_syn|template_Implmnt
# Sun Aug 25 20:29:07 2019

premap completed with warnings
# Sun Aug 25 20:29:08 2019

Return Code: 1
Run Time:00h:00m:01s
Complete: Compile on template_syn|template_Implmnt

Running: map (Map) on template_syn|template_Implmnt
# Sun Aug 25 20:29:08 2019

Running: fpga_mapper (Map & Optimize) on template_syn|template_Implmnt
# Sun Aug 25 20:29:08 2019
Copied /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/synwork/template_m.srm to /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.srm

fpga_mapper completed with warnings
# Sun Aug 25 20:29:09 2019

Return Code: 1
Run Time:00h:00m:01s
Complete: Map on template_syn|template_Implmnt

Running: par_synthesis (Place and Route Post-Synthesis) on template_syn|template_Implmnt
# Sun Aug 25 20:29:09 2019

Running: pr_2 (Place & Route (pr_2)) on template_syn|template_Implmnt
# Sun Aug 25 20:29:09 2019
Copying result file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.edf to /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/pr_2/template.edf
Copied /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.edf to /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/pr_2/template.edf
Copied /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.scf to /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/pr_2/template.scf

Running: LatticeSbPlaceAndRoute (Lattice iCE Place and Route) on template_syn|template_Implmnt
# Sun Aug 25 20:29:09 2019

LatticeSbPlaceAndRoute completed
# Sun Aug 25 20:29:55 2019

Return Code: 1
Run Time:00h:00m:46s
Complete: Place & Route (pr_2) on template_syn|template_Implmnt
Complete: Place and Route Post-Synthesis on template_syn|template_Implmnt
Complete: Logic Synthesis on template_syn|template_Implmnt
log file: "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.srr"
Running: constraint_check in foreground


Running: constraint_check (Constraint Check) on template_syn|template_Implmnt
# Sun Aug 25 20:36:28 2019

Running: compile (Compile) on template_syn|template_Implmnt
# Sun Aug 25 20:36:28 2019

Running: compile_flow (Compile Process) on template_syn|template_Implmnt
# Sun Aug 25 20:36:28 2019

Running: compiler (Compile Input) on template_syn|template_Implmnt
# Sun Aug 25 20:36:28 2019

compiler completed
# Sun Aug 25 20:36:29 2019

Return Code: 0
Run Time:00h:00m:01s

Running: multi_srs_gen (Multi-srs Generator) on template_syn|template_Implmnt
# Sun Aug 25 20:36:29 2019
Up-To-Date: multi_srs_gen. No run necessary
Complete: Compile Process on template_syn|template_Implmnt

Running: premap (Pre-mapping) on template_syn|template_Implmnt
# Sun Aug 25 20:36:29 2019

constraint_check_job Completed with warnings

Return Code: 1
Run Time:00h:00m:00s
Complete: Compile on template_syn|template_Implmnt
Complete: Constraint Check on template_syn|template_Implmnt
log file: "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.srr"
Running: constraint_check in foreground


Running: constraint_check (Constraint Check) on template_syn|template_Implmnt
# Sun Aug 25 20:37:01 2019

Running: compile (Compile) on template_syn|template_Implmnt
# Sun Aug 25 20:37:01 2019

Running: compile_flow (Compile Process) on template_syn|template_Implmnt
# Sun Aug 25 20:37:01 2019

Running: compiler (Compile Input) on template_syn|template_Implmnt
# Sun Aug 25 20:37:01 2019

compiler completed
# Sun Aug 25 20:37:01 2019

Return Code: 0
Run Time:00h:00m:00s

Running: multi_srs_gen (Multi-srs Generator) on template_syn|template_Implmnt
# Sun Aug 25 20:37:01 2019
Up-To-Date: multi_srs_gen. No run necessary
Complete: Compile Process on template_syn|template_Implmnt

Running: premap (Pre-mapping) on template_syn|template_Implmnt
# Sun Aug 25 20:37:02 2019

constraint_check_job Completed with warnings

Return Code: 1
Run Time:00h:00m:00s
Complete: Compile on template_syn|template_Implmnt
Complete: Constraint Check on template_syn|template_Implmnt
log file: "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.srr"
Running: template_Implmnt in foreground

Running template_syn|template_Implmnt

Running: compile (Compile) on template_syn|template_Implmnt
# Sun Aug 25 20:37:11 2019

Running: compile_flow (Compile Process) on template_syn|template_Implmnt
# Sun Aug 25 20:37:11 2019

Running: compiler (Compile Input) on template_syn|template_Implmnt
# Sun Aug 25 20:37:11 2019
Copied /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/synwork/template_comp.srs to /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.srs

compiler completed
# Sun Aug 25 20:37:12 2019

Return Code: 0
Run Time:00h:00m:01s

Running: multi_srs_gen (Multi-srs Generator) on template_syn|template_Implmnt
# Sun Aug 25 20:37:12 2019

multi_srs_gen completed
# Sun Aug 25 20:37:12 2019

Return Code: 0
Run Time:00h:00m:00s
Copied /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/synwork/template_mult.srs to /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.srs
Complete: Compile Process on template_syn|template_Implmnt

Running: premap (Pre-mapping) on template_syn|template_Implmnt
# Sun Aug 25 20:37:12 2019

premap completed with warnings
# Sun Aug 25 20:37:13 2019

Return Code: 1
Run Time:00h:00m:01s
Complete: Compile on template_syn|template_Implmnt

Running: map (Map) on template_syn|template_Implmnt
# Sun Aug 25 20:37:13 2019

Running: fpga_mapper (Map & Optimize) on template_syn|template_Implmnt
# Sun Aug 25 20:37:13 2019
Copied /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/synwork/template_m.srm to /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.srm

fpga_mapper completed with warnings
# Sun Aug 25 20:37:15 2019

Return Code: 1
Run Time:00h:00m:02s
Complete: Map on template_syn|template_Implmnt

Running: par_synthesis (Place and Route Post-Synthesis) on template_syn|template_Implmnt
# Sun Aug 25 20:37:15 2019

Running: pr_2 (Place & Route (pr_2)) on template_syn|template_Implmnt
# Sun Aug 25 20:37:15 2019
Copying result file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.edf to /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/pr_2/template.edf
Copied /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.edf to /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/pr_2/template.edf
Copied /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.scf to /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/pr_2/template.scf

Running: LatticeSbPlaceAndRoute (Lattice iCE Place and Route) on template_syn|template_Implmnt
# Sun Aug 25 20:37:15 2019

LatticeSbPlaceAndRoute completed
# Sun Aug 25 20:38:01 2019

Return Code: 1
Run Time:00h:00m:46s
Complete: Place & Route (pr_2) on template_syn|template_Implmnt
Complete: Place and Route Post-Synthesis on template_syn|template_Implmnt
Complete: Logic Synthesis on template_syn|template_Implmnt
log file: "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.srr"
Running: template_Implmnt in foreground

Running template_syn|template_Implmnt

Running: compile (Compile) on template_syn|template_Implmnt
# Sun Aug 25 20:38:59 2019

Running: compile_flow (Compile Process) on template_syn|template_Implmnt
# Sun Aug 25 20:38:59 2019

Running: compiler (Compile Input) on template_syn|template_Implmnt
# Sun Aug 25 20:38:59 2019
Copied /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/synwork/template_comp.srs to /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.srs

compiler completed
# Sun Aug 25 20:39:00 2019

Return Code: 0
Run Time:00h:00m:01s

Running: multi_srs_gen (Multi-srs Generator) on template_syn|template_Implmnt
# Sun Aug 25 20:39:00 2019

multi_srs_gen completed
# Sun Aug 25 20:39:01 2019

Return Code: 0
Run Time:00h:00m:01s
Copied /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/synwork/template_mult.srs to /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.srs
Complete: Compile Process on template_syn|template_Implmnt

Running: premap (Pre-mapping) on template_syn|template_Implmnt
# Sun Aug 25 20:39:01 2019

premap completed with warnings
# Sun Aug 25 20:39:01 2019

Return Code: 1
Run Time:00h:00m:00s
Complete: Compile on template_syn|template_Implmnt

Running: map (Map) on template_syn|template_Implmnt
# Sun Aug 25 20:39:01 2019

Running: fpga_mapper (Map & Optimize) on template_syn|template_Implmnt
# Sun Aug 25 20:39:01 2019
Copied /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/synwork/template_m.srm to /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.srm

fpga_mapper completed with warnings
# Sun Aug 25 20:39:03 2019

Return Code: 1
Run Time:00h:00m:02s
Complete: Map on template_syn|template_Implmnt

Running: par_synthesis (Place and Route Post-Synthesis) on template_syn|template_Implmnt
# Sun Aug 25 20:39:03 2019

Running: pr_2 (Place & Route (pr_2)) on template_syn|template_Implmnt
# Sun Aug 25 20:39:03 2019
Copying result file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.edf to /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/pr_2/template.edf
Copied /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.edf to /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/pr_2/template.edf
Copied /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.scf to /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/pr_2/template.scf

Running: LatticeSbPlaceAndRoute (Lattice iCE Place and Route) on template_syn|template_Implmnt
# Sun Aug 25 20:39:03 2019

LatticeSbPlaceAndRoute completed
# Sun Aug 25 20:39:49 2019

Return Code: 1
Run Time:00h:00m:46s
Complete: Place & Route (pr_2) on template_syn|template_Implmnt
Complete: Place and Route Post-Synthesis on template_syn|template_Implmnt
Complete: Logic Synthesis on template_syn|template_Implmnt
Note: Opening local project RTL file '/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.srs'
log file: "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.srr"
Running: template_Implmnt in foreground

Running template_syn|template_Implmnt

Running: compile (Compile) on template_syn|template_Implmnt
# Sun Aug 25 20:41:05 2019

Running: compile_flow (Compile Process) on template_syn|template_Implmnt
# Sun Aug 25 20:41:05 2019

Running: compiler (Compile Input) on template_syn|template_Implmnt
# Sun Aug 25 20:41:05 2019
Copied /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/synwork/template_comp.srs to /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.srs

compiler completed
# Sun Aug 25 20:41:06 2019

Return Code: 0
Run Time:00h:00m:01s

Running: multi_srs_gen (Multi-srs Generator) on template_syn|template_Implmnt
# Sun Aug 25 20:41:06 2019

multi_srs_gen completed
# Sun Aug 25 20:41:07 2019

Return Code: 0
Run Time:00h:00m:01s
Copied /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/synwork/template_mult.srs to /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.srs
Complete: Compile Process on template_syn|template_Implmnt

Running: premap (Pre-mapping) on template_syn|template_Implmnt
# Sun Aug 25 20:41:07 2019

premap completed with warnings
# Sun Aug 25 20:41:07 2019

Return Code: 1
Run Time:00h:00m:00s
Complete: Compile on template_syn|template_Implmnt

Running: map (Map) on template_syn|template_Implmnt
# Sun Aug 25 20:41:07 2019

Running: fpga_mapper (Map & Optimize) on template_syn|template_Implmnt
# Sun Aug 25 20:41:07 2019
Copied /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/synwork/template_m.srm to /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.srm

fpga_mapper completed with warnings
# Sun Aug 25 20:41:09 2019

Return Code: 1
Run Time:00h:00m:02s
Complete: Map on template_syn|template_Implmnt

Running: par_synthesis (Place and Route Post-Synthesis) on template_syn|template_Implmnt
# Sun Aug 25 20:41:09 2019

Running: pr_2 (Place & Route (pr_2)) on template_syn|template_Implmnt
# Sun Aug 25 20:41:09 2019
Copying result file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.edf to /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/pr_2/template.edf
Copied /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.edf to /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/pr_2/template.edf
Copied /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.scf to /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/pr_2/template.scf

Running: LatticeSbPlaceAndRoute (Lattice iCE Place and Route) on template_syn|template_Implmnt
# Sun Aug 25 20:41:09 2019

LatticeSbPlaceAndRoute completed
# Sun Aug 25 20:41:54 2019

Return Code: 1
Run Time:00h:00m:45s
Complete: Place & Route (pr_2) on template_syn|template_Implmnt
Complete: Place and Route Post-Synthesis on template_syn|template_Implmnt
Complete: Logic Synthesis on template_syn|template_Implmnt
Error: At line 12 while processing "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/constraints/clk.sdc"
invalid command name "add_fdc_clock_constraint"
Opening object source file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/constraints/clk.sdc
log file: "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.srr"
Running: template_Implmnt in foreground

Running template_syn|template_Implmnt

Running: compile (Compile) on template_syn|template_Implmnt
# Sun Aug 25 20:49:32 2019

Running: compile_flow (Compile Process) on template_syn|template_Implmnt
# Sun Aug 25 20:49:32 2019

Running: compiler (Compile Input) on template_syn|template_Implmnt
# Sun Aug 25 20:49:32 2019
Copied /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/synwork/template_comp.srs to /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.srs

compiler completed
# Sun Aug 25 20:49:33 2019

Return Code: 0
Run Time:00h:00m:01s

Running: multi_srs_gen (Multi-srs Generator) on template_syn|template_Implmnt
# Sun Aug 25 20:49:33 2019

multi_srs_gen completed
# Sun Aug 25 20:49:33 2019

Return Code: 0
Run Time:00h:00m:00s
Copied /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/synwork/template_mult.srs to /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.srs
Complete: Compile Process on template_syn|template_Implmnt

Running: premap (Pre-mapping) on template_syn|template_Implmnt
# Sun Aug 25 20:49:33 2019

premap completed with warnings
# Sun Aug 25 20:49:34 2019

Return Code: 1
Run Time:00h:00m:01s
Complete: Compile on template_syn|template_Implmnt

Running: map (Map) on template_syn|template_Implmnt
# Sun Aug 25 20:49:34 2019

Running: fpga_mapper (Map & Optimize) on template_syn|template_Implmnt
# Sun Aug 25 20:49:34 2019
Copied /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/synwork/template_m.srm to /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.srm

fpga_mapper completed with warnings
# Sun Aug 25 20:49:35 2019

Return Code: 1
Run Time:00h:00m:01s
Complete: Map on template_syn|template_Implmnt

Running: par_synthesis (Place and Route Post-Synthesis) on template_syn|template_Implmnt
# Sun Aug 25 20:49:35 2019

Running: pr_2 (Place & Route (pr_2)) on template_syn|template_Implmnt
# Sun Aug 25 20:49:35 2019
Copying result file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.edf to /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/pr_2/template.edf
Copied /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.edf to /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/pr_2/template.edf
Copied /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.scf to /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/pr_2/template.scf

Running: LatticeSbPlaceAndRoute (Lattice iCE Place and Route) on template_syn|template_Implmnt
# Sun Aug 25 20:49:35 2019
Note: No default VCS Pre-Synthesis libraries specified for family SBTiCE40
Note: No default VCS Post-Synthesis libraries specified for family SBTiCE40
Note: No default VCS Post P&R libraries specified for family SBTiCE40

LatticeSbPlaceAndRoute completed
# Sun Aug 25 20:50:20 2019

Return Code: 1
Run Time:00h:00m:45s
Complete: Place & Route (pr_2) on template_syn|template_Implmnt
Complete: Place and Route Post-Synthesis on template_syn|template_Implmnt
Complete: Logic Synthesis on template_syn|template_Implmnt
Removed file: /home/letrend/workspace/bldc_motorboard/software/icecube2_template/constraints/clk.sdc
log file: "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.srr"
Running: template_Implmnt in foreground

Running template_syn|template_Implmnt

Running: compile (Compile) on template_syn|template_Implmnt
# Sun Aug 25 20:56:06 2019

Running: compile_flow (Compile Process) on template_syn|template_Implmnt
# Sun Aug 25 20:56:06 2019

Running: compiler (Compile Input) on template_syn|template_Implmnt
# Sun Aug 25 20:56:06 2019
Copied /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/synwork/template_comp.srs to /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.srs

compiler completed
# Sun Aug 25 20:56:07 2019

Return Code: 0
Run Time:00h:00m:01s

Running: multi_srs_gen (Multi-srs Generator) on template_syn|template_Implmnt
# Sun Aug 25 20:56:07 2019
Loaded XDM (Hierarchy) data base - elapsed time 0:0 Blocks=5
@N Implementation '/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_syn.prj|template_Implmnt' design hierarchy loaded from database

multi_srs_gen completed
# Sun Aug 25 20:56:07 2019

Return Code: 0
Run Time:00h:00m:00s
Copied /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/synwork/template_mult.srs to /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.srs
Complete: Compile Process on template_syn|template_Implmnt

Running: premap (Pre-mapping) on template_syn|template_Implmnt
# Sun Aug 25 20:56:07 2019

premap completed with warnings
# Sun Aug 25 20:56:08 2019

Return Code: 1
Run Time:00h:00m:01s
Complete: Compile on template_syn|template_Implmnt

Running: map (Map) on template_syn|template_Implmnt
# Sun Aug 25 20:56:08 2019

Running: fpga_mapper (Map & Optimize) on template_syn|template_Implmnt
# Sun Aug 25 20:56:08 2019
Copied /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/synwork/template_m.srm to /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.srm

fpga_mapper completed with warnings
# Sun Aug 25 20:56:10 2019

Return Code: 1
Run Time:00h:00m:02s
Complete: Map on template_syn|template_Implmnt

Running: par_synthesis (Place and Route Post-Synthesis) on template_syn|template_Implmnt
# Sun Aug 25 20:56:10 2019

Running: pr_2 (Place & Route (pr_2)) on template_syn|template_Implmnt
# Sun Aug 25 20:56:10 2019
Copying result file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.edf to /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/pr_2/template.edf
Copied /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.edf to /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/pr_2/template.edf
Copied /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.scf to /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/pr_2/template.scf

Running: LatticeSbPlaceAndRoute (Lattice iCE Place and Route) on template_syn|template_Implmnt
# Sun Aug 25 20:56:10 2019

LatticeSbPlaceAndRoute completed
# Sun Aug 25 20:56:55 2019

Return Code: 1
Run Time:00h:00m:45s
Complete: Place & Route (pr_2) on template_syn|template_Implmnt
Complete: Place and Route Post-Synthesis on template_syn|template_Implmnt
Complete: Logic Synthesis on template_syn|template_Implmnt
log file: "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.srr"
Running: template_Implmnt in foreground

Running template_syn|template_Implmnt

Running: compile (Compile) on template_syn|template_Implmnt
# Sun Aug 25 21:02:43 2019

Running: compile_flow (Compile Process) on template_syn|template_Implmnt
# Sun Aug 25 21:02:43 2019

Running: compiler (Compile Input) on template_syn|template_Implmnt
# Sun Aug 25 21:02:43 2019
Copied /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/synwork/template_comp.srs to /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.srs

compiler completed
# Sun Aug 25 21:02:45 2019

Return Code: 0
Run Time:00h:00m:02s

Running: multi_srs_gen (Multi-srs Generator) on template_syn|template_Implmnt
# Sun Aug 25 21:02:45 2019

multi_srs_gen completed
# Sun Aug 25 21:02:45 2019

Return Code: 0
Run Time:00h:00m:00s
Copied /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/synwork/template_mult.srs to /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.srs
Complete: Compile Process on template_syn|template_Implmnt

Running: premap (Pre-mapping) on template_syn|template_Implmnt
# Sun Aug 25 21:02:45 2019

premap completed with warnings
# Sun Aug 25 21:02:45 2019

Return Code: 1
Run Time:00h:00m:00s
Complete: Compile on template_syn|template_Implmnt

Running: map (Map) on template_syn|template_Implmnt
# Sun Aug 25 21:02:45 2019

Running: fpga_mapper (Map & Optimize) on template_syn|template_Implmnt
# Sun Aug 25 21:02:45 2019
Copied /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/synwork/template_m.srm to /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.srm

fpga_mapper completed with warnings
# Sun Aug 25 21:02:47 2019

Return Code: 1
Run Time:00h:00m:02s
Complete: Map on template_syn|template_Implmnt

Running: par_synthesis (Place and Route Post-Synthesis) on template_syn|template_Implmnt
# Sun Aug 25 21:02:47 2019

Running: pr_2 (Place & Route (pr_2)) on template_syn|template_Implmnt
# Sun Aug 25 21:02:47 2019
Copying result file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.edf to /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/pr_2/template.edf
Copied /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.edf to /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/pr_2/template.edf
Copied /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.scf to /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/pr_2/template.scf

Running: LatticeSbPlaceAndRoute (Lattice iCE Place and Route) on template_syn|template_Implmnt
# Sun Aug 25 21:02:47 2019

LatticeSbPlaceAndRoute completed
# Sun Aug 25 21:03:32 2019

Return Code: 1
Run Time:00h:00m:45s
Complete: Place & Route (pr_2) on template_syn|template_Implmnt
Complete: Place and Route Post-Synthesis on template_syn|template_Implmnt
Complete: Logic Synthesis on template_syn|template_Implmnt
log file: "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.srr"
Running: template_Implmnt in foreground

Running template_syn|template_Implmnt

Running: compile (Compile) on template_syn|template_Implmnt
# Sun Aug 25 21:06:58 2019

Running: compile_flow (Compile Process) on template_syn|template_Implmnt
# Sun Aug 25 21:06:58 2019

Running: compiler (Compile Input) on template_syn|template_Implmnt
# Sun Aug 25 21:06:58 2019
Copied /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/synwork/template_comp.srs to /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.srs

compiler completed
# Sun Aug 25 21:06:59 2019

Return Code: 0
Run Time:00h:00m:01s

Running: multi_srs_gen (Multi-srs Generator) on template_syn|template_Implmnt
# Sun Aug 25 21:06:59 2019

multi_srs_gen completed
# Sun Aug 25 21:07:00 2019

Return Code: 0
Run Time:00h:00m:01s
Copied /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/synwork/template_mult.srs to /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.srs
Complete: Compile Process on template_syn|template_Implmnt

Running: premap (Pre-mapping) on template_syn|template_Implmnt
# Sun Aug 25 21:07:00 2019

premap completed with warnings
# Sun Aug 25 21:07:00 2019

Return Code: 1
Run Time:00h:00m:00s
Complete: Compile on template_syn|template_Implmnt

Running: map (Map) on template_syn|template_Implmnt
# Sun Aug 25 21:07:00 2019

Running: fpga_mapper (Map & Optimize) on template_syn|template_Implmnt
# Sun Aug 25 21:07:00 2019
Copied /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/synwork/template_m.srm to /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.srm

fpga_mapper completed with warnings
# Sun Aug 25 21:07:02 2019

Return Code: 1
Run Time:00h:00m:02s
Complete: Map on template_syn|template_Implmnt

Running: par_synthesis (Place and Route Post-Synthesis) on template_syn|template_Implmnt
# Sun Aug 25 21:07:02 2019

Running: pr_2 (Place & Route (pr_2)) on template_syn|template_Implmnt
# Sun Aug 25 21:07:02 2019
Copying result file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.edf to /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/pr_2/template.edf
Copied /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.edf to /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/pr_2/template.edf
Copied /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.scf to /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/pr_2/template.scf

Running: LatticeSbPlaceAndRoute (Lattice iCE Place and Route) on template_syn|template_Implmnt
# Sun Aug 25 21:07:02 2019

LatticeSbPlaceAndRoute completed
# Sun Aug 25 21:07:47 2019

Return Code: 1
Run Time:00h:00m:45s
Complete: Place & Route (pr_2) on template_syn|template_Implmnt
Complete: Place and Route Post-Synthesis on template_syn|template_Implmnt
Complete: Logic Synthesis on template_syn|template_Implmnt
log file: "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.srr"
Running: template_Implmnt in foreground

Running template_syn|template_Implmnt

Running: compile (Compile) on template_syn|template_Implmnt
# Sun Aug 25 21:11:23 2019

Running: compile_flow (Compile Process) on template_syn|template_Implmnt
# Sun Aug 25 21:11:23 2019

Running: compiler (Compile Input) on template_syn|template_Implmnt
# Sun Aug 25 21:11:23 2019
Copied /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/synwork/template_comp.srs to /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.srs

compiler completed
# Sun Aug 25 21:11:24 2019

Return Code: 0
Run Time:00h:00m:01s

Running: multi_srs_gen (Multi-srs Generator) on template_syn|template_Implmnt
# Sun Aug 25 21:11:24 2019

multi_srs_gen completed
# Sun Aug 25 21:11:24 2019

Return Code: 0
Run Time:00h:00m:00s
Copied /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/synwork/template_mult.srs to /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.srs
Complete: Compile Process on template_syn|template_Implmnt

Running: premap (Pre-mapping) on template_syn|template_Implmnt
# Sun Aug 25 21:11:24 2019

premap completed with warnings
# Sun Aug 25 21:11:25 2019

Return Code: 1
Run Time:00h:00m:01s
Complete: Compile on template_syn|template_Implmnt

Running: map (Map) on template_syn|template_Implmnt
# Sun Aug 25 21:11:25 2019

Running: fpga_mapper (Map & Optimize) on template_syn|template_Implmnt
# Sun Aug 25 21:11:25 2019
Copied /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/synwork/template_m.srm to /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.srm

fpga_mapper completed with warnings
# Sun Aug 25 21:11:26 2019

Return Code: 1
Run Time:00h:00m:01s
Complete: Map on template_syn|template_Implmnt

Running: par_synthesis (Place and Route Post-Synthesis) on template_syn|template_Implmnt
# Sun Aug 25 21:11:26 2019

Running: pr_2 (Place & Route (pr_2)) on template_syn|template_Implmnt
# Sun Aug 25 21:11:26 2019
Copying result file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.edf to /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/pr_2/template.edf
Copied /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.edf to /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/pr_2/template.edf
Copied /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.scf to /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/pr_2/template.scf

Running: LatticeSbPlaceAndRoute (Lattice iCE Place and Route) on template_syn|template_Implmnt
# Sun Aug 25 21:11:26 2019

LatticeSbPlaceAndRoute completed
# Sun Aug 25 21:12:12 2019

Return Code: 1
Run Time:00h:00m:46s
Complete: Place & Route (pr_2) on template_syn|template_Implmnt
Complete: Place and Route Post-Synthesis on template_syn|template_Implmnt
Complete: Logic Synthesis on template_syn|template_Implmnt
log file: "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.srr"
Running: template_Implmnt in foreground

Running template_syn|template_Implmnt

Running: compile (Compile) on template_syn|template_Implmnt
# Sun Aug 25 21:14:02 2019

Running: compile_flow (Compile Process) on template_syn|template_Implmnt
# Sun Aug 25 21:14:02 2019

Running: compiler (Compile Input) on template_syn|template_Implmnt
# Sun Aug 25 21:14:02 2019
Copied /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/synwork/template_comp.srs to /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.srs

compiler completed
# Sun Aug 25 21:14:03 2019

Return Code: 0
Run Time:00h:00m:01s

Running: multi_srs_gen (Multi-srs Generator) on template_syn|template_Implmnt
# Sun Aug 25 21:14:03 2019

multi_srs_gen completed
# Sun Aug 25 21:14:04 2019

Return Code: 0
Run Time:00h:00m:01s
Copied /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/synwork/template_mult.srs to /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.srs
Complete: Compile Process on template_syn|template_Implmnt

Running: premap (Pre-mapping) on template_syn|template_Implmnt
# Sun Aug 25 21:14:04 2019

premap completed with warnings
# Sun Aug 25 21:14:04 2019

Return Code: 1
Run Time:00h:00m:00s
Complete: Compile on template_syn|template_Implmnt

Running: map (Map) on template_syn|template_Implmnt
# Sun Aug 25 21:14:04 2019

Running: fpga_mapper (Map & Optimize) on template_syn|template_Implmnt
# Sun Aug 25 21:14:04 2019
Copied /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/synwork/template_m.srm to /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.srm

fpga_mapper completed with warnings
# Sun Aug 25 21:14:06 2019

Return Code: 1
Run Time:00h:00m:02s
Complete: Map on template_syn|template_Implmnt

Running: par_synthesis (Place and Route Post-Synthesis) on template_syn|template_Implmnt
# Sun Aug 25 21:14:06 2019

Running: pr_2 (Place & Route (pr_2)) on template_syn|template_Implmnt
# Sun Aug 25 21:14:06 2019
Copying result file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.edf to /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/pr_2/template.edf
Copied /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.edf to /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/pr_2/template.edf
Copied /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.scf to /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/pr_2/template.scf

Running: LatticeSbPlaceAndRoute (Lattice iCE Place and Route) on template_syn|template_Implmnt
# Sun Aug 25 21:14:06 2019

LatticeSbPlaceAndRoute completed
# Sun Aug 25 21:14:51 2019

Return Code: 1
Run Time:00h:00m:45s
Complete: Place & Route (pr_2) on template_syn|template_Implmnt
Complete: Place and Route Post-Synthesis on template_syn|template_Implmnt
Complete: Logic Synthesis on template_syn|template_Implmnt
log file: "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.srr"
Running: template_Implmnt in foreground

Running template_syn|template_Implmnt

Running: compile (Compile) on template_syn|template_Implmnt
# Sun Aug 25 21:15:03 2019

Running: compile_flow (Compile Process) on template_syn|template_Implmnt
# Sun Aug 25 21:15:03 2019

Running: compiler (Compile Input) on template_syn|template_Implmnt
# Sun Aug 25 21:15:03 2019
Copied /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/synwork/template_comp.srs to /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.srs

compiler completed
# Sun Aug 25 21:15:04 2019

Return Code: 0
Run Time:00h:00m:01s

Running: multi_srs_gen (Multi-srs Generator) on template_syn|template_Implmnt
# Sun Aug 25 21:15:04 2019

multi_srs_gen completed
# Sun Aug 25 21:15:04 2019

Return Code: 0
Run Time:00h:00m:00s
Copied /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/synwork/template_mult.srs to /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.srs
Complete: Compile Process on template_syn|template_Implmnt

Running: premap (Pre-mapping) on template_syn|template_Implmnt
# Sun Aug 25 21:15:04 2019

premap completed with warnings
# Sun Aug 25 21:15:05 2019

Return Code: 1
Run Time:00h:00m:01s
Complete: Compile on template_syn|template_Implmnt

Running: map (Map) on template_syn|template_Implmnt
# Sun Aug 25 21:15:05 2019

Running: fpga_mapper (Map & Optimize) on template_syn|template_Implmnt
# Sun Aug 25 21:15:05 2019
Copied /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/synwork/template_m.srm to /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.srm

fpga_mapper completed with warnings
# Sun Aug 25 21:15:07 2019

Return Code: 1
Run Time:00h:00m:02s
Complete: Map on template_syn|template_Implmnt

Running: par_synthesis (Place and Route Post-Synthesis) on template_syn|template_Implmnt
# Sun Aug 25 21:15:07 2019

Running: pr_2 (Place & Route (pr_2)) on template_syn|template_Implmnt
# Sun Aug 25 21:15:07 2019
Copying result file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.edf to /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/pr_2/template.edf
Copied /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.edf to /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/pr_2/template.edf
Copied /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.scf to /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/pr_2/template.scf

Running: LatticeSbPlaceAndRoute (Lattice iCE Place and Route) on template_syn|template_Implmnt
# Sun Aug 25 21:15:07 2019

LatticeSbPlaceAndRoute completed
# Sun Aug 25 21:15:52 2019

Return Code: 1
Run Time:00h:00m:45s
Complete: Place & Route (pr_2) on template_syn|template_Implmnt
Complete: Place and Route Post-Synthesis on template_syn|template_Implmnt
Complete: Logic Synthesis on template_syn|template_Implmnt


Synthesis exit by 2.
Synthesis failed.
Synthesis batch mode runtime 0 seconds/media/external/iCEcube2/LSE/bin/lin64/synthesis -f "template_lse.prj"
starting Synthesisrunning SynthesisCopyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2015 Lattice Semiconductor Corporation,  All rights reserved.
Thu Sep 12 21:43:27 2019


Command Line:  /media/external/iCEcube2/LSE/bin/lin64/synthesis -f template_lse.prj 

INFO - synthesis: Lattice Synthesis Engine Launched.
Synthesis options:
The -a option is SBTiCE40.
The -t option is CM81.
The -d option is iCE40LP8K.
                                                          

##########################################################

### Lattice Family : SBTiCE40

### Device  : iCE40LP8K

### Package : CM81

### Number of Logic Cells: 7680

### Number of RAM4k Blocks: 32

### Number of DSP Blocks: 0

### Number of PLLs: 2

### Number of IO Pins: 178

##########################################################

                                                          

Optimization goal = Area
The -top option is not used.
Target frequency = 1.000000 MHz.
Maximum fanout = 10000.
Timing path count = 3
RWCheckOnRam = 0

BRAM utilization = 100.000000 %
DSP usage = true (default)
DSP utilization = 100 % (default)
fsm_encoding_style = auto
resolve_mixed_drivers = 0
fix_gated_clocks = 1

Mux style = auto (Default)
Use Carry Chain = true
carry_chain_length = 0
Loop Limit = 1950.
Use IO Insertion = TRUE
Use IO Reg = AUTO

Resource Sharing = TRUE
Propagate Constants = TRUE
Remove Duplicate Registers = TRUE
Output EDIF file name = template_Implmnt/template.edf.
WARNING - synthesis: Option -force_gsr will be set to false when option -output_edif/-ngo are set
ROM style = auto
RAM style = auto
The -comp option is FALSE.
The -syn option is FALSE.
-p /home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1 (searchpath added)
Verilog design file = verilog/TinyFPGA_B.v
Verilog design file = verilog/uart_rx.v
Verilog design file = verilog/uart_tx.v
Verilog design file = verilog/coms.v
Verilog design file = verilog/motorControl.v
Verilog design file = q_rotary_enc/lpf_cap.sv
q_rotary_enc/lpf_cap.sv suffix does not match HDL source.

Verilog design file = q_rotary_enc/q_rotary_enc.sv
q_rotary_enc/q_rotary_enc.sv suffix does not match HDL source.

Verilog design file = q_rotary_enc/rot_enc_flt.sv
q_rotary_enc/rot_enc_flt.sv suffix does not match HDL source.

-sdc option: SDC file input not used.
-vh2008

ERROR - synthesis: Invalid file name extension for q_rotary_enc/lpf_cap.sv in the Verilog file group.
Synthesis failed.
Synthesis batch mode runtime 0 seconds"/media/external/iCEcube2/sbt_backend/bin/linux/opt/synpwrap/synpwrap" -prj "template_syn.prj" -log "/home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/template.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.
Child process exit with 2.
Error of dumping file /home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/template.srr, 'stdout.log' is instead. 

==contents of stdout.log
Running in Lattice mode


Starting:    /home/letrend/lscc/iCEcube2.2017.08/synpbase/linux_a_64/mbin/synbatch
Install:     /home/letrend/lscc/iCEcube2.2017.08/synpbase
Hostname:    base
Date:        Sun Aug 25 18:38:39 2019
Version:     L-2016.09L+ice40

Arguments:   -product synplify_pro -batch template_syn.prj
ProductType: synplify_pro





auto_infer_blackbox is not supported in current product.

log file: "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.srr"

Running: template_Implmnt in foreground



Running template_syn|template_Implmnt


Running: compile (Compile) on template_syn|template_Implmnt
# Sun Aug 25 18:38:39 2019


Running: compile_flow (Compile Process) on template_syn|template_Implmnt
# Sun Aug 25 18:38:39 2019


Running: compiler (Compile Input) on template_syn|template_Implmnt
# Sun Aug 25 18:38:39 2019

Copied /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/synwork/template_comp.srs to /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.srs


compiler completed
# Sun Aug 25 18:38:41 2019

Return Code: 0
Run Time:00h:00m:02s


Running: multi_srs_gen (Multi-srs Generator) on template_syn|template_Implmnt
# Sun Aug 25 18:38:41 2019


multi_srs_gen completed
# Sun Aug 25 18:38:41 2019

Return Code: 0
Run Time:00h:00m:00s

Copied /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/synwork/template_mult.srs to /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.srs

Complete: Compile Process on template_syn|template_Implmnt


Running: premap (Pre-mapping) on template_syn|template_Implmnt
# Sun Aug 25 18:38:41 2019


premap completed with warnings
# Sun Aug 25 18:38:41 2019

Return Code: 1
Run Time:00h:00m:00s

Complete: Compile on template_syn|template_Implmnt


Running: map (Map) on template_syn|template_Implmnt
# Sun Aug 25 18:38:41 2019

License granted for 4 parallel jobs


Running: fpga_mapper (Map & Optimize) on template_syn|template_Implmnt
# Sun Aug 25 18:38:41 2019

Copied /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/synwork/template_m.srm to /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.srm


fpga_mapper completed with warnings
# Sun Aug 25 18:38:42 2019

Return Code: 1
Run Time:00h:00m:01s

Complete: Map on template_syn|template_Implmnt

Complete: Logic Synthesis on template_syn|template_Implmnt

exit status=0

exit status=0

log file: "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.srr"
Running: template_Implmnt in foreground

Running template_syn|template_Implmnt

Running: compile (Compile) on template_syn|template_Implmnt
# Sun Aug 25 19:04:02 2019

Running: compile_flow (Compile Process) on template_syn|template_Implmnt
# Sun Aug 25 19:04:02 2019

Running: compiler (Compile Input) on template_syn|template_Implmnt
# Sun Aug 25 19:04:02 2019
Copied /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/synwork/template_comp.srs to /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.srs

compiler completed
# Sun Aug 25 19:04:04 2019

Return Code: 0
Run Time:00h:00m:02s

Running: multi_srs_gen (Multi-srs Generator) on template_syn|template_Implmnt
# Sun Aug 25 19:04:04 2019

multi_srs_gen completed
# Sun Aug 25 19:04:04 2019

Return Code: 0
Run Time:00h:00m:00s
Copied /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/synwork/template_mult.srs to /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.srs
Complete: Compile Process on template_syn|template_Implmnt

Running: premap (Pre-mapping) on template_syn|template_Implmnt
# Sun Aug 25 19:04:04 2019

premap completed with warnings
# Sun Aug 25 19:04:05 2019

Return Code: 1
Run Time:00h:00m:01s
Complete: Compile on template_syn|template_Implmnt

Running: map (Map) on template_syn|template_Implmnt
# Sun Aug 25 19:04:05 2019

Running: fpga_mapper (Map & Optimize) on template_syn|template_Implmnt
# Sun Aug 25 19:04:05 2019
Copied /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/synwork/template_m.srm to /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.srm

fpga_mapper completed with warnings
# Sun Aug 25 19:04:06 2019

Return Code: 1
Run Time:00h:00m:01s
Complete: Map on template_syn|template_Implmnt
Complete: Logic Synthesis on template_syn|template_Implmnt
log file: "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.srr"
Running: template_Implmnt in foreground

Running template_syn|template_Implmnt

Running: compile (Compile) on template_syn|template_Implmnt
# Sun Aug 25 19:04:27 2019

Running: compile_flow (Compile Process) on template_syn|template_Implmnt
# Sun Aug 25 19:04:27 2019

Running: compiler (Compile Input) on template_syn|template_Implmnt
# Sun Aug 25 19:04:27 2019
Copied /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/synwork/template_comp.srs to /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.srs

compiler completed
# Sun Aug 25 19:04:28 2019

Return Code: 0
Run Time:00h:00m:01s

Running: multi_srs_gen (Multi-srs Generator) on template_syn|template_Implmnt
# Sun Aug 25 19:04:28 2019

multi_srs_gen completed
# Sun Aug 25 19:04:28 2019

Return Code: 0
Run Time:00h:00m:00s
Copied /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/synwork/template_mult.srs to /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.srs
Complete: Compile Process on template_syn|template_Implmnt

Running: premap (Pre-mapping) on template_syn|template_Implmnt
# Sun Aug 25 19:04:28 2019

premap completed with warnings
# Sun Aug 25 19:04:29 2019

Return Code: 1
Run Time:00h:00m:01s
Complete: Compile on template_syn|template_Implmnt

Running: map (Map) on template_syn|template_Implmnt
# Sun Aug 25 19:04:29 2019

Running: fpga_mapper (Map & Optimize) on template_syn|template_Implmnt
# Sun Aug 25 19:04:29 2019
Copied /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/synwork/template_m.srm to /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.srm

fpga_mapper completed with warnings
# Sun Aug 25 19:04:30 2019

Return Code: 1
Run Time:00h:00m:01s
Complete: Map on template_syn|template_Implmnt
Complete: Logic Synthesis on template_syn|template_Implmnt
log file: "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.srr"
Running: template_Implmnt in foreground

Running template_syn|template_Implmnt

Running: compile (Compile) on template_syn|template_Implmnt
# Sun Aug 25 19:05:22 2019

Running: compile_flow (Compile Process) on template_syn|template_Implmnt
# Sun Aug 25 19:05:22 2019

Running: compiler (Compile Input) on template_syn|template_Implmnt
# Sun Aug 25 19:05:22 2019
Copied /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/synwork/template_comp.srs to /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.srs

compiler completed
# Sun Aug 25 19:05:23 2019

Return Code: 0
Run Time:00h:00m:01s

Running: multi_srs_gen (Multi-srs Generator) on template_syn|template_Implmnt
# Sun Aug 25 19:05:23 2019

multi_srs_gen completed
# Sun Aug 25 19:05:24 2019

Return Code: 0
Run Time:00h:00m:01s
Copied /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/synwork/template_mult.srs to /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.srs
Complete: Compile Process on template_syn|template_Implmnt

Running: premap (Pre-mapping) on template_syn|template_Implmnt
# Sun Aug 25 19:05:24 2019

premap completed with warnings
# Sun Aug 25 19:05:24 2019

Return Code: 1
Run Time:00h:00m:00s
Complete: Compile on template_syn|template_Implmnt

Running: map (Map) on template_syn|template_Implmnt
# Sun Aug 25 19:05:24 2019

Running: fpga_mapper (Map & Optimize) on template_syn|template_Implmnt
# Sun Aug 25 19:05:24 2019
Copied /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/synwork/template_m.srm to /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.srm

fpga_mapper completed with warnings
# Sun Aug 25 19:05:25 2019

Return Code: 1
Run Time:00h:00m:01s
Complete: Map on template_syn|template_Implmnt

Running: par_synthesis (Place and Route Post-Synthesis) on template_syn|template_Implmnt
# Sun Aug 25 19:05:25 2019

Running: pr_2 (Place & Route (pr_2)) on template_syn|template_Implmnt
# Sun Aug 25 19:05:25 2019
Copying result file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.edf to /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/pr_2/template.edf
Copied /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.edf to /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/pr_2/template.edf
Copied /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.scf to /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/pr_2/template.scf

Running: LatticeSbPlaceAndRoute (Lattice iCE Place and Route) on template_syn|template_Implmnt
# Sun Aug 25 19:05:25 2019

LatticeSbPlaceAndRoute completed
# Sun Aug 25 19:05:26 2019

Return Code: 1
Run Time:00h:00m:01s
Complete: Place & Route (pr_2) on template_syn|template_Implmnt
Complete: Place and Route Post-Synthesis on template_syn|template_Implmnt
Complete: Logic Synthesis on template_syn|template_Implmnt
Note: Opening local project RTL file '/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.srs'
Opening object source file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v
Opening object source file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v
Opening object source file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v
Opening object source file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v
Opening object source file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v
log file: "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.srr"
Running: template_Implmnt in foreground

Running template_syn|template_Implmnt

Running: compile (Compile) on template_syn|template_Implmnt
# Sun Aug 25 19:07:39 2019

Running: compile_flow (Compile Process) on template_syn|template_Implmnt
# Sun Aug 25 19:07:39 2019

Running: compiler (Compile Input) on template_syn|template_Implmnt
# Sun Aug 25 19:07:39 2019
Copied /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/synwork/template_comp.srs to /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.srs

compiler completed
# Sun Aug 25 19:07:40 2019

Return Code: 0
Run Time:00h:00m:01s

Running: multi_srs_gen (Multi-srs Generator) on template_syn|template_Implmnt
# Sun Aug 25 19:07:40 2019

multi_srs_gen completed
# Sun Aug 25 19:07:41 2019

Return Code: 0
Run Time:00h:00m:01s
Copied /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/synwork/template_mult.srs to /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.srs
Complete: Compile Process on template_syn|template_Implmnt

Running: premap (Pre-mapping) on template_syn|template_Implmnt
# Sun Aug 25 19:07:41 2019

premap completed with warnings
# Sun Aug 25 19:07:41 2019

Return Code: 1
Run Time:00h:00m:00s
Complete: Compile on template_syn|template_Implmnt

Running: map (Map) on template_syn|template_Implmnt
# Sun Aug 25 19:07:41 2019

Running: fpga_mapper (Map & Optimize) on template_syn|template_Implmnt
# Sun Aug 25 19:07:41 2019
Copied /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/synwork/template_m.srm to /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.srm

fpga_mapper completed with warnings
# Sun Aug 25 19:07:42 2019

Return Code: 1
Run Time:00h:00m:01s
Complete: Map on template_syn|template_Implmnt

Running: par_synthesis (Place and Route Post-Synthesis) on template_syn|template_Implmnt
# Sun Aug 25 19:07:42 2019

Running: pr_2 (Place & Route (pr_2)) on template_syn|template_Implmnt
# Sun Aug 25 19:07:42 2019
Copying result file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.edf to /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/pr_2/template.edf
Copied /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.edf to /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/pr_2/template.edf
Copied /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.scf to /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/pr_2/template.scf

Running: LatticeSbPlaceAndRoute (Lattice iCE Place and Route) on template_syn|template_Implmnt
# Sun Aug 25 19:07:42 2019

LatticeSbPlaceAndRoute completed
# Sun Aug 25 19:07:43 2019

Return Code: 1
Run Time:00h:00m:01s
Complete: Place & Route (pr_2) on template_syn|template_Implmnt
Complete: Place and Route Post-Synthesis on template_syn|template_Implmnt
Complete: Logic Synthesis on template_syn|template_Implmnt
Opening object source file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v
Opening object source file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v
Opening object source file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v
Opening object source file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v
Opening object source file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v
Opening object source file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v
Opening object source file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v
log file: "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.srr"
Running: template_Implmnt in foreground

Running template_syn|template_Implmnt

Running: compile (Compile) on template_syn|template_Implmnt
# Sun Aug 25 19:09:03 2019

Running: compile_flow (Compile Process) on template_syn|template_Implmnt
# Sun Aug 25 19:09:03 2019

Running: compiler (Compile Input) on template_syn|template_Implmnt
# Sun Aug 25 19:09:03 2019
Copied /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/synwork/template_comp.srs to /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.srs

compiler completed
# Sun Aug 25 19:09:04 2019

Return Code: 0
Run Time:00h:00m:01s

Running: multi_srs_gen (Multi-srs Generator) on template_syn|template_Implmnt
# Sun Aug 25 19:09:04 2019

multi_srs_gen completed
# Sun Aug 25 19:09:04 2019

Return Code: 0
Run Time:00h:00m:00s
Copied /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/synwork/template_mult.srs to /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.srs
Complete: Compile Process on template_syn|template_Implmnt

Running: premap (Pre-mapping) on template_syn|template_Implmnt
# Sun Aug 25 19:09:04 2019

premap completed with warnings
# Sun Aug 25 19:09:05 2019

Return Code: 1
Run Time:00h:00m:01s
Complete: Compile on template_syn|template_Implmnt

Running: map (Map) on template_syn|template_Implmnt
# Sun Aug 25 19:09:05 2019

Running: fpga_mapper (Map & Optimize) on template_syn|template_Implmnt
# Sun Aug 25 19:09:05 2019
Copied /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/synwork/template_m.srm to /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.srm

fpga_mapper completed with warnings
# Sun Aug 25 19:09:06 2019

Return Code: 1
Run Time:00h:00m:01s
Complete: Map on template_syn|template_Implmnt

Running: par_synthesis (Place and Route Post-Synthesis) on template_syn|template_Implmnt
# Sun Aug 25 19:09:06 2019

Running: pr_2 (Place & Route (pr_2)) on template_syn|template_Implmnt
# Sun Aug 25 19:09:06 2019
Copying result file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.edf to /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/pr_2/template.edf
Copied /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.edf to /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/pr_2/template.edf
Copied /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.scf to /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/pr_2/template.scf

Running: LatticeSbPlaceAndRoute (Lattice iCE Place and Route) on template_syn|template_Implmnt
# Sun Aug 25 19:09:06 2019

LatticeSbPlaceAndRoute completed
# Sun Aug 25 19:09:06 2019

Return Code: 1
Run Time:00h:00m:00s
Complete: Place & Route (pr_2) on template_syn|template_Implmnt
Complete: Place and Route Post-Synthesis on template_syn|template_Implmnt
Complete: Logic Synthesis on template_syn|template_Implmnt
log file: "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.srr"
Running: template_Implmnt in foreground

Running template_syn|template_Implmnt

Running: compile (Compile) on template_syn|template_Implmnt
# Sun Aug 25 19:09:39 2019

Running: compile_flow (Compile Process) on template_syn|template_Implmnt
# Sun Aug 25 19:09:39 2019

Running: compiler (Compile Input) on template_syn|template_Implmnt
# Sun Aug 25 19:09:39 2019
Copied /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/synwork/template_comp.srs to /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.srs

compiler completed
# Sun Aug 25 19:09:40 2019

Return Code: 0
Run Time:00h:00m:01s

Running: multi_srs_gen (Multi-srs Generator) on template_syn|template_Implmnt
# Sun Aug 25 19:09:40 2019

multi_srs_gen completed
# Sun Aug 25 19:09:40 2019

Return Code: 0
Run Time:00h:00m:00s
Copied /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/synwork/template_mult.srs to /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.srs
Complete: Compile Process on template_syn|template_Implmnt

Running: premap (Pre-mapping) on template_syn|template_Implmnt
# Sun Aug 25 19:09:40 2019

premap completed with warnings
# Sun Aug 25 19:09:41 2019

Return Code: 1
Run Time:00h:00m:01s
Complete: Compile on template_syn|template_Implmnt

Running: map (Map) on template_syn|template_Implmnt
# Sun Aug 25 19:09:41 2019

Running: fpga_mapper (Map & Optimize) on template_syn|template_Implmnt
# Sun Aug 25 19:09:41 2019
Copied /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/synwork/template_m.srm to /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.srm

fpga_mapper completed with warnings
# Sun Aug 25 19:09:42 2019

Return Code: 1
Run Time:00h:00m:01s
Complete: Map on template_syn|template_Implmnt

Running: par_synthesis (Place and Route Post-Synthesis) on template_syn|template_Implmnt
# Sun Aug 25 19:09:42 2019

Running: pr_2 (Place & Route (pr_2)) on template_syn|template_Implmnt
# Sun Aug 25 19:09:42 2019
Copying result file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.edf to /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/pr_2/template.edf
Copied /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.edf to /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/pr_2/template.edf
Copied /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.scf to /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/pr_2/template.scf

Running: LatticeSbPlaceAndRoute (Lattice iCE Place and Route) on template_syn|template_Implmnt
# Sun Aug 25 19:09:42 2019

LatticeSbPlaceAndRoute completed
# Sun Aug 25 19:09:43 2019

Return Code: 1
Run Time:00h:00m:01s
Complete: Place & Route (pr_2) on template_syn|template_Implmnt
Complete: Place and Route Post-Synthesis on template_syn|template_Implmnt
Complete: Logic Synthesis on template_syn|template_Implmnt
log file: "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.srr"
Running: template_Implmnt in foreground

Running template_syn|template_Implmnt

Running: compile (Compile) on template_syn|template_Implmnt
# Sun Aug 25 19:11:45 2019

Running: compile_flow (Compile Process) on template_syn|template_Implmnt
# Sun Aug 25 19:11:45 2019

Running: compiler (Compile Input) on template_syn|template_Implmnt
# Sun Aug 25 19:11:45 2019
Copied /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/synwork/template_comp.srs to /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.srs

compiler completed
# Sun Aug 25 19:11:47 2019

Return Code: 0
Run Time:00h:00m:02s

Running: multi_srs_gen (Multi-srs Generator) on template_syn|template_Implmnt
# Sun Aug 25 19:11:47 2019

multi_srs_gen completed
# Sun Aug 25 19:11:47 2019

Return Code: 0
Run Time:00h:00m:00s
Copied /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/synwork/template_mult.srs to /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.srs
Complete: Compile Process on template_syn|template_Implmnt

Running: premap (Pre-mapping) on template_syn|template_Implmnt
# Sun Aug 25 19:11:47 2019

premap completed with warnings
# Sun Aug 25 19:11:47 2019

Return Code: 1
Run Time:00h:00m:00s
Complete: Compile on template_syn|template_Implmnt

Running: map (Map) on template_syn|template_Implmnt
# Sun Aug 25 19:11:47 2019

Running: fpga_mapper (Map & Optimize) on template_syn|template_Implmnt
# Sun Aug 25 19:11:47 2019
Copied /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/synwork/template_m.srm to /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.srm

fpga_mapper completed with warnings
# Sun Aug 25 19:11:49 2019

Return Code: 1
Run Time:00h:00m:02s
Complete: Map on template_syn|template_Implmnt

Running: par_synthesis (Place and Route Post-Synthesis) on template_syn|template_Implmnt
# Sun Aug 25 19:11:49 2019

Running: pr_2 (Place & Route (pr_2)) on template_syn|template_Implmnt
# Sun Aug 25 19:11:49 2019
Copying result file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.edf to /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/pr_2/template.edf
Copied /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.edf to /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/pr_2/template.edf
Copied /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.scf to /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/pr_2/template.scf

Running: LatticeSbPlaceAndRoute (Lattice iCE Place and Route) on template_syn|template_Implmnt
# Sun Aug 25 19:11:49 2019

LatticeSbPlaceAndRoute completed
# Sun Aug 25 19:11:50 2019

Return Code: 1
Run Time:00h:00m:01s
Complete: Place & Route (pr_2) on template_syn|template_Implmnt
Complete: Place and Route Post-Synthesis on template_syn|template_Implmnt
Complete: Logic Synthesis on template_syn|template_Implmnt
Running: prFlowContainer in foreground

Running: prFlowContainer
# Sun Aug 25 19:12:02 2019

Running: pr_2 (Place & Route (pr_2)) on template_syn|template_Implmnt
# Sun Aug 25 19:12:02 2019
Copying result file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.edf to /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/pr_2/template.edf
Copied /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.edf to /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/pr_2/template.edf
Copied /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.scf to /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/pr_2/template.scf

Running: LatticeSbPlaceAndRoute (Lattice iCE Place and Route) on template_syn|template_Implmnt
# Sun Aug 25 19:12:02 2019

LatticeSbPlaceAndRoute completed
# Sun Aug 25 19:12:02 2019

Return Code: 1
Run Time:00h:00m:00s
Complete: Place & Route (pr_2) on template_syn|template_Implmnt
Complete: prFlowContainer
Note: Opening local project RTL file '/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.srs'
Opening object source file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v
Opening object source file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v
Opening object source file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v
log file: "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.srr"
Running: template_Implmnt in foreground

Running template_syn|template_Implmnt

Running: compile (Compile) on template_syn|template_Implmnt
# Sun Aug 25 19:16:39 2019

Running: compile_flow (Compile Process) on template_syn|template_Implmnt
# Sun Aug 25 19:16:39 2019

Running: compiler (Compile Input) on template_syn|template_Implmnt
# Sun Aug 25 19:16:39 2019
Copied /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/synwork/template_comp.srs to /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.srs

compiler completed
# Sun Aug 25 19:16:40 2019

Return Code: 0
Run Time:00h:00m:01s

Running: multi_srs_gen (Multi-srs Generator) on template_syn|template_Implmnt
# Sun Aug 25 19:16:40 2019

multi_srs_gen completed
# Sun Aug 25 19:16:40 2019

Return Code: 0
Run Time:00h:00m:00s
Copied /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/synwork/template_mult.srs to /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.srs
Complete: Compile Process on template_syn|template_Implmnt

Running: premap (Pre-mapping) on template_syn|template_Implmnt
# Sun Aug 25 19:16:41 2019

premap completed with warnings
# Sun Aug 25 19:16:41 2019

Return Code: 1
Run Time:00h:00m:00s
Complete: Compile on template_syn|template_Implmnt

Running: map (Map) on template_syn|template_Implmnt
# Sun Aug 25 19:16:41 2019

Running: fpga_mapper (Map & Optimize) on template_syn|template_Implmnt
# Sun Aug 25 19:16:41 2019
Copied /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/synwork/template_m.srm to /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.srm

fpga_mapper completed with warnings
# Sun Aug 25 19:16:43 2019

Return Code: 1
Run Time:00h:00m:02s
Complete: Map on template_syn|template_Implmnt

Running: par_synthesis (Place and Route Post-Synthesis) on template_syn|template_Implmnt
# Sun Aug 25 19:16:43 2019

Running: pr_2 (Place & Route (pr_2)) on template_syn|template_Implmnt
# Sun Aug 25 19:16:43 2019
Copying result file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.edf to /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/pr_2/template.edf
Copied /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.edf to /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/pr_2/template.edf
Copied /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.scf to /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/pr_2/template.scf

Running: LatticeSbPlaceAndRoute (Lattice iCE Place and Route) on template_syn|template_Implmnt
# Sun Aug 25 19:16:43 2019
Opening object source file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v

LatticeSbPlaceAndRoute completed
# Sun Aug 25 19:17:22 2019

Return Code: 1
Run Time:00h:00m:39s
Complete: Place & Route (pr_2) on template_syn|template_Implmnt
Complete: Place and Route Post-Synthesis on template_syn|template_Implmnt
Complete: Logic Synthesis on template_syn|template_Implmnt
log file: "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.srr"
Running: template_Implmnt in foreground

Running template_syn|template_Implmnt

Running: compile (Compile) on template_syn|template_Implmnt
# Sun Aug 25 19:17:29 2019

Running: compile_flow (Compile Process) on template_syn|template_Implmnt
# Sun Aug 25 19:17:29 2019

Running: compiler (Compile Input) on template_syn|template_Implmnt
# Sun Aug 25 19:17:29 2019
Copied /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/synwork/template_comp.srs to /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.srs

compiler completed
# Sun Aug 25 19:17:30 2019

Return Code: 0
Run Time:00h:00m:01s

Running: multi_srs_gen (Multi-srs Generator) on template_syn|template_Implmnt
# Sun Aug 25 19:17:30 2019

multi_srs_gen completed
# Sun Aug 25 19:17:30 2019

Return Code: 0
Run Time:00h:00m:00s
Copied /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/synwork/template_mult.srs to /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.srs
Complete: Compile Process on template_syn|template_Implmnt

Running: premap (Pre-mapping) on template_syn|template_Implmnt
# Sun Aug 25 19:17:30 2019

premap completed with warnings
# Sun Aug 25 19:17:31 2019

Return Code: 1
Run Time:00h:00m:01s
Complete: Compile on template_syn|template_Implmnt

Running: map (Map) on template_syn|template_Implmnt
# Sun Aug 25 19:17:31 2019

Running: fpga_mapper (Map & Optimize) on template_syn|template_Implmnt
# Sun Aug 25 19:17:31 2019
Copied /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/synwork/template_m.srm to /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.srm

fpga_mapper completed with warnings
# Sun Aug 25 19:17:33 2019

Return Code: 1
Run Time:00h:00m:02s
Complete: Map on template_syn|template_Implmnt

Running: par_synthesis (Place and Route Post-Synthesis) on template_syn|template_Implmnt
# Sun Aug 25 19:17:33 2019

Running: pr_2 (Place & Route (pr_2)) on template_syn|template_Implmnt
# Sun Aug 25 19:17:33 2019
Copying result file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.edf to /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/pr_2/template.edf
Copied /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.edf to /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/pr_2/template.edf
Copied /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.scf to /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/pr_2/template.scf

Running: LatticeSbPlaceAndRoute (Lattice iCE Place and Route) on template_syn|template_Implmnt
# Sun Aug 25 19:17:33 2019

LatticeSbPlaceAndRoute completed
# Sun Aug 25 19:18:12 2019

Return Code: 1
Run Time:00h:00m:39s
Complete: Place & Route (pr_2) on template_syn|template_Implmnt
Complete: Place and Route Post-Synthesis on template_syn|template_Implmnt
Complete: Logic Synthesis on template_syn|template_Implmnt
log file: "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.srr"
Running: template_Implmnt in foreground

Running template_syn|template_Implmnt

Running: compile (Compile) on template_syn|template_Implmnt
# Sun Aug 25 19:19:27 2019

Running: compile_flow (Compile Process) on template_syn|template_Implmnt
# Sun Aug 25 19:19:27 2019

Running: compiler (Compile Input) on template_syn|template_Implmnt
# Sun Aug 25 19:19:27 2019
Copied /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/synwork/template_comp.srs to /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.srs

compiler completed
# Sun Aug 25 19:19:29 2019

Return Code: 0
Run Time:00h:00m:02s

Running: multi_srs_gen (Multi-srs Generator) on template_syn|template_Implmnt
# Sun Aug 25 19:19:29 2019

multi_srs_gen completed
# Sun Aug 25 19:19:29 2019

Return Code: 0
Run Time:00h:00m:00s
Copied /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/synwork/template_mult.srs to /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.srs
Complete: Compile Process on template_syn|template_Implmnt

Running: premap (Pre-mapping) on template_syn|template_Implmnt
# Sun Aug 25 19:19:29 2019

premap completed with warnings
# Sun Aug 25 19:19:30 2019

Return Code: 1
Run Time:00h:00m:01s
Complete: Compile on template_syn|template_Implmnt

Running: map (Map) on template_syn|template_Implmnt
# Sun Aug 25 19:19:30 2019

Running: fpga_mapper (Map & Optimize) on template_syn|template_Implmnt
# Sun Aug 25 19:19:30 2019
Copied /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/synwork/template_m.srm to /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.srm

fpga_mapper completed with warnings
# Sun Aug 25 19:19:31 2019

Return Code: 1
Run Time:00h:00m:01s
Complete: Map on template_syn|template_Implmnt

Running: par_synthesis (Place and Route Post-Synthesis) on template_syn|template_Implmnt
# Sun Aug 25 19:19:31 2019

Running: pr_2 (Place & Route (pr_2)) on template_syn|template_Implmnt
# Sun Aug 25 19:19:31 2019
Copying result file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.edf to /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/pr_2/template.edf
Copied /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.edf to /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/pr_2/template.edf
Copied /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.scf to /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/pr_2/template.scf

Running: LatticeSbPlaceAndRoute (Lattice iCE Place and Route) on template_syn|template_Implmnt
# Sun Aug 25 19:19:31 2019
Opening object source file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v
Opening object source file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v

LatticeSbPlaceAndRoute completed
# Sun Aug 25 19:20:10 2019

Return Code: 1
Run Time:00h:00m:39s
Complete: Place & Route (pr_2) on template_syn|template_Implmnt
Complete: Place and Route Post-Synthesis on template_syn|template_Implmnt
Complete: Logic Synthesis on template_syn|template_Implmnt
log file: "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.srr"
Running: template_Implmnt in foreground

Running template_syn|template_Implmnt

Running: compile (Compile) on template_syn|template_Implmnt
# Sun Aug 25 19:20:18 2019

Running: compile_flow (Compile Process) on template_syn|template_Implmnt
# Sun Aug 25 19:20:18 2019

Running: compiler (Compile Input) on template_syn|template_Implmnt
# Sun Aug 25 19:20:18 2019
Copied /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/synwork/template_comp.srs to /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.srs

compiler completed
# Sun Aug 25 19:20:19 2019

Return Code: 0
Run Time:00h:00m:01s

Running: multi_srs_gen (Multi-srs Generator) on template_syn|template_Implmnt
# Sun Aug 25 19:20:19 2019

multi_srs_gen completed
# Sun Aug 25 19:20:20 2019

Return Code: 0
Run Time:00h:00m:01s
Copied /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/synwork/template_mult.srs to /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.srs
Complete: Compile Process on template_syn|template_Implmnt

Running: premap (Pre-mapping) on template_syn|template_Implmnt
# Sun Aug 25 19:20:20 2019

premap completed with warnings
# Sun Aug 25 19:20:20 2019

Return Code: 1
Run Time:00h:00m:00s
Complete: Compile on template_syn|template_Implmnt

Running: map (Map) on template_syn|template_Implmnt
# Sun Aug 25 19:20:20 2019

Running: fpga_mapper (Map & Optimize) on template_syn|template_Implmnt
# Sun Aug 25 19:20:20 2019
Copied /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/synwork/template_m.srm to /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.srm

fpga_mapper completed with warnings
# Sun Aug 25 19:20:22 2019

Return Code: 1
Run Time:00h:00m:02s
Complete: Map on template_syn|template_Implmnt

Running: par_synthesis (Place and Route Post-Synthesis) on template_syn|template_Implmnt
# Sun Aug 25 19:20:22 2019

Running: pr_2 (Place & Route (pr_2)) on template_syn|template_Implmnt
# Sun Aug 25 19:20:22 2019
Copying result file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.edf to /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/pr_2/template.edf
Copied /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.edf to /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/pr_2/template.edf
Copied /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.scf to /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/pr_2/template.scf

Running: LatticeSbPlaceAndRoute (Lattice iCE Place and Route) on template_syn|template_Implmnt
# Sun Aug 25 19:20:22 2019

LatticeSbPlaceAndRoute completed
# Sun Aug 25 19:21:06 2019

Return Code: 1
Run Time:00h:00m:44s
Complete: Place & Route (pr_2) on template_syn|template_Implmnt
Complete: Place and Route Post-Synthesis on template_syn|template_Implmnt
Complete: Logic Synthesis on template_syn|template_Implmnt
log file: "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.srr"
Running: template_Implmnt in foreground

Running template_syn|template_Implmnt

Running: compile (Compile) on template_syn|template_Implmnt
# Sun Aug 25 19:22:27 2019

Running: compile_flow (Compile Process) on template_syn|template_Implmnt
# Sun Aug 25 19:22:27 2019

Running: compiler (Compile Input) on template_syn|template_Implmnt
# Sun Aug 25 19:22:27 2019
Copied /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/synwork/template_comp.srs to /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.srs

compiler completed
# Sun Aug 25 19:22:28 2019

Return Code: 0
Run Time:00h:00m:01s

Running: multi_srs_gen (Multi-srs Generator) on template_syn|template_Implmnt
# Sun Aug 25 19:22:28 2019

multi_srs_gen completed
# Sun Aug 25 19:22:28 2019

Return Code: 0
Run Time:00h:00m:00s
Copied /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/synwork/template_mult.srs to /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.srs
Complete: Compile Process on template_syn|template_Implmnt

Running: premap (Pre-mapping) on template_syn|template_Implmnt
# Sun Aug 25 19:22:28 2019

premap completed with warnings
# Sun Aug 25 19:22:29 2019

Return Code: 1
Run Time:00h:00m:01s
Complete: Compile on template_syn|template_Implmnt

Running: map (Map) on template_syn|template_Implmnt
# Sun Aug 25 19:22:29 2019

Running: fpga_mapper (Map & Optimize) on template_syn|template_Implmnt
# Sun Aug 25 19:22:29 2019
Copied /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/synwork/template_m.srm to /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.srm

fpga_mapper completed with warnings
# Sun Aug 25 19:22:31 2019

Return Code: 1
Run Time:00h:00m:02s
Complete: Map on template_syn|template_Implmnt

Running: par_synthesis (Place and Route Post-Synthesis) on template_syn|template_Implmnt
# Sun Aug 25 19:22:31 2019

Running: pr_2 (Place & Route (pr_2)) on template_syn|template_Implmnt
# Sun Aug 25 19:22:31 2019
Copying result file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.edf to /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/pr_2/template.edf
Copied /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.edf to /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/pr_2/template.edf
Copied /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.scf to /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/pr_2/template.scf

Running: LatticeSbPlaceAndRoute (Lattice iCE Place and Route) on template_syn|template_Implmnt
# Sun Aug 25 19:22:31 2019
Opening object source file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v
Opening object source file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v

LatticeSbPlaceAndRoute completed
# Sun Aug 25 19:23:14 2019

Return Code: 1
Run Time:00h:00m:43s
Complete: Place & Route (pr_2) on template_syn|template_Implmnt
Complete: Place and Route Post-Synthesis on template_syn|template_Implmnt
Complete: Logic Synthesis on template_syn|template_Implmnt
log file: "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.srr"
Running: template_Implmnt in foreground

Running template_syn|template_Implmnt

Running: compile (Compile) on template_syn|template_Implmnt
# Sun Aug 25 19:23:56 2019

Running: compile_flow (Compile Process) on template_syn|template_Implmnt
# Sun Aug 25 19:23:56 2019

Running: compiler (Compile Input) on template_syn|template_Implmnt
# Sun Aug 25 19:23:56 2019
Copied /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/synwork/template_comp.srs to /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.srs

compiler completed
# Sun Aug 25 19:23:58 2019

Return Code: 0
Run Time:00h:00m:02s

Running: multi_srs_gen (Multi-srs Generator) on template_syn|template_Implmnt
# Sun Aug 25 19:23:58 2019

multi_srs_gen completed
# Sun Aug 25 19:23:58 2019

Return Code: 0
Run Time:00h:00m:00s
Copied /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/synwork/template_mult.srs to /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.srs
Complete: Compile Process on template_syn|template_Implmnt

Running: premap (Pre-mapping) on template_syn|template_Implmnt
# Sun Aug 25 19:23:58 2019

premap completed with warnings
# Sun Aug 25 19:23:58 2019

Return Code: 1
Run Time:00h:00m:00s
Complete: Compile on template_syn|template_Implmnt

Running: map (Map) on template_syn|template_Implmnt
# Sun Aug 25 19:23:58 2019

Running: fpga_mapper (Map & Optimize) on template_syn|template_Implmnt
# Sun Aug 25 19:23:58 2019
Copied /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/synwork/template_m.srm to /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.srm

fpga_mapper completed with warnings
# Sun Aug 25 19:24:00 2019

Return Code: 1
Run Time:00h:00m:02s
Complete: Map on template_syn|template_Implmnt

Running: par_synthesis (Place and Route Post-Synthesis) on template_syn|template_Implmnt
# Sun Aug 25 19:24:00 2019

Running: pr_2 (Place & Route (pr_2)) on template_syn|template_Implmnt
# Sun Aug 25 19:24:00 2019
Copying result file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.edf to /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/pr_2/template.edf
Copied /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.edf to /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/pr_2/template.edf
Copied /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.scf to /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/pr_2/template.scf

Running: LatticeSbPlaceAndRoute (Lattice iCE Place and Route) on template_syn|template_Implmnt
# Sun Aug 25 19:24:00 2019

LatticeSbPlaceAndRoute completed
# Sun Aug 25 19:24:39 2019

Return Code: 1
Run Time:00h:00m:39s
Complete: Place & Route (pr_2) on template_syn|template_Implmnt
Complete: Place and Route Post-Synthesis on template_syn|template_Implmnt
Complete: Logic Synthesis on template_syn|template_Implmnt
log file: "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.srr"
Running: template_Implmnt in foreground

Running template_syn|template_Implmnt

Running: compile (Compile) on template_syn|template_Implmnt
# Sun Aug 25 19:28:39 2019

Running: compile_flow (Compile Process) on template_syn|template_Implmnt
# Sun Aug 25 19:28:39 2019

Running: compiler (Compile Input) on template_syn|template_Implmnt
# Sun Aug 25 19:28:39 2019
compiler exited with errors
Job failed on: template_syn|template_Implmnt

Job: "compiler" terminated with error status: 2
See log file: "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/synlog/template_compiler.srr"
# Sun Aug 25 19:28:39 2019

Return Code: 2
Run Time:00h:00m:00s
Complete: Compile Process on template_syn|template_Implmnt
Complete: Compile on template_syn|template_Implmnt
Complete: Logic Synthesis on template_syn|template_Implmnt
Opening object source file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v
log file: "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.srr"
Running: template_Implmnt in foreground

Running template_syn|template_Implmnt

Running: compile (Compile) on template_syn|template_Implmnt
# Sun Aug 25 19:29:08 2019

Running: compile_flow (Compile Process) on template_syn|template_Implmnt
# Sun Aug 25 19:29:08 2019

Running: compiler (Compile Input) on template_syn|template_Implmnt
# Sun Aug 25 19:29:08 2019
Copied /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/synwork/template_comp.srs to /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.srs

compiler completed
# Sun Aug 25 19:29:09 2019

Return Code: 0
Run Time:00h:00m:01s

Running: multi_srs_gen (Multi-srs Generator) on template_syn|template_Implmnt
# Sun Aug 25 19:29:09 2019

multi_srs_gen completed
# Sun Aug 25 19:29:10 2019

Return Code: 0
Run Time:00h:00m:01s
Copied /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/synwork/template_mult.srs to /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.srs
Complete: Compile Process on template_syn|template_Implmnt

Running: premap (Pre-mapping) on template_syn|template_Implmnt
# Sun Aug 25 19:29:10 2019

premap completed with warnings
# Sun Aug 25 19:29:10 2019

Return Code: 1
Run Time:00h:00m:00s
Complete: Compile on template_syn|template_Implmnt

Running: map (Map) on template_syn|template_Implmnt
# Sun Aug 25 19:29:10 2019

Running: fpga_mapper (Map & Optimize) on template_syn|template_Implmnt
# Sun Aug 25 19:29:10 2019
Copied /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/synwork/template_m.srm to /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.srm

fpga_mapper completed with warnings
# Sun Aug 25 19:29:12 2019

Return Code: 1
Run Time:00h:00m:02s
Complete: Map on template_syn|template_Implmnt

Running: par_synthesis (Place and Route Post-Synthesis) on template_syn|template_Implmnt
# Sun Aug 25 19:29:12 2019

Running: pr_2 (Place & Route (pr_2)) on template_syn|template_Implmnt
# Sun Aug 25 19:29:12 2019
Copying result file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.edf to /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/pr_2/template.edf
Copied /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.edf to /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/pr_2/template.edf
Copied /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.scf to /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/pr_2/template.scf

Running: LatticeSbPlaceAndRoute (Lattice iCE Place and Route) on template_syn|template_Implmnt
# Sun Aug 25 19:29:12 2019
Opening object source file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/coms.v

LatticeSbPlaceAndRoute completed
# Sun Aug 25 19:29:55 2019

Return Code: 1
Run Time:00h:00m:43s
Complete: Place & Route (pr_2) on template_syn|template_Implmnt
Complete: Place and Route Post-Synthesis on template_syn|template_Implmnt
Complete: Logic Synthesis on template_syn|template_Implmnt
log file: "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.srr"
Running: template_Implmnt in foreground

Running template_syn|template_Implmnt

Running: compile (Compile) on template_syn|template_Implmnt
# Sun Aug 25 19:30:04 2019

Running: compile_flow (Compile Process) on template_syn|template_Implmnt
# Sun Aug 25 19:30:04 2019

Running: compiler (Compile Input) on template_syn|template_Implmnt
# Sun Aug 25 19:30:04 2019
Copied /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/synwork/template_comp.srs to /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.srs

compiler completed
# Sun Aug 25 19:30:05 2019

Return Code: 0
Run Time:00h:00m:01s

Running: multi_srs_gen (Multi-srs Generator) on template_syn|template_Implmnt
# Sun Aug 25 19:30:05 2019

multi_srs_gen completed
# Sun Aug 25 19:30:05 2019

Return Code: 0
Run Time:00h:00m:00s
Copied /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/synwork/template_mult.srs to /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.srs
Complete: Compile Process on template_syn|template_Implmnt

Running: premap (Pre-mapping) on template_syn|template_Implmnt
# Sun Aug 25 19:30:05 2019

premap completed with warnings
# Sun Aug 25 19:30:06 2019

Return Code: 1
Run Time:00h:00m:01s
Complete: Compile on template_syn|template_Implmnt

Running: map (Map) on template_syn|template_Implmnt
# Sun Aug 25 19:30:06 2019

Running: fpga_mapper (Map & Optimize) on template_syn|template_Implmnt
# Sun Aug 25 19:30:06 2019
Copied /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/synwork/template_m.srm to /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.srm

fpga_mapper completed with warnings
# Sun Aug 25 19:30:08 2019

Return Code: 1
Run Time:00h:00m:02s
Complete: Map on template_syn|template_Implmnt

Running: par_synthesis (Place and Route Post-Synthesis) on template_syn|template_Implmnt
# Sun Aug 25 19:30:08 2019

Running: pr_2 (Place & Route (pr_2)) on template_syn|template_Implmnt
# Sun Aug 25 19:30:08 2019
Copying result file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.edf to /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/pr_2/template.edf
Copied /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.edf to /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/pr_2/template.edf
Copied /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.scf to /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/pr_2/template.scf

Running: LatticeSbPlaceAndRoute (Lattice iCE Place and Route) on template_syn|template_Implmnt
# Sun Aug 25 19:30:08 2019
Opening object source file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/coms.v
Opening object source file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/coms.v

LatticeSbPlaceAndRoute completed
# Sun Aug 25 19:30:51 2019

Return Code: 1
Run Time:00h:00m:43s
Complete: Place & Route (pr_2) on template_syn|template_Implmnt
Complete: Place and Route Post-Synthesis on template_syn|template_Implmnt
Complete: Logic Synthesis on template_syn|template_Implmnt
log file: "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.srr"
Running: template_Implmnt in foreground

Running template_syn|template_Implmnt

Running: compile (Compile) on template_syn|template_Implmnt
# Sun Aug 25 19:31:10 2019

Running: compile_flow (Compile Process) on template_syn|template_Implmnt
# Sun Aug 25 19:31:10 2019

Running: compiler (Compile Input) on template_syn|template_Implmnt
# Sun Aug 25 19:31:10 2019
compiler exited with errors
Job failed on: template_syn|template_Implmnt

Job: "compiler" terminated with error status: 2
See log file: "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/synlog/template_compiler.srr"
# Sun Aug 25 19:31:10 2019

Return Code: 2
Run Time:00h:00m:00s
Complete: Compile Process on template_syn|template_Implmnt
Complete: Compile on template_syn|template_Implmnt
Complete: Logic Synthesis on template_syn|template_Implmnt
Opening object source file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/coms.v
log file: "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.srr"
Running: template_Implmnt in foreground

Running template_syn|template_Implmnt

Running: compile (Compile) on template_syn|template_Implmnt
# Sun Aug 25 19:31:22 2019

Running: compile_flow (Compile Process) on template_syn|template_Implmnt
# Sun Aug 25 19:31:22 2019

Running: compiler (Compile Input) on template_syn|template_Implmnt
# Sun Aug 25 19:31:22 2019
Copied /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/synwork/template_comp.srs to /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.srs

compiler completed
# Sun Aug 25 19:31:23 2019

Return Code: 0
Run Time:00h:00m:01s

Running: multi_srs_gen (Multi-srs Generator) on template_syn|template_Implmnt
# Sun Aug 25 19:31:23 2019

multi_srs_gen completed
# Sun Aug 25 19:31:24 2019

Return Code: 0
Run Time:00h:00m:01s
Copied /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/synwork/template_mult.srs to /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.srs
Complete: Compile Process on template_syn|template_Implmnt

Running: premap (Pre-mapping) on template_syn|template_Implmnt
# Sun Aug 25 19:31:24 2019

premap completed with warnings
# Sun Aug 25 19:31:24 2019

Return Code: 1
Run Time:00h:00m:00s
Complete: Compile on template_syn|template_Implmnt

Running: map (Map) on template_syn|template_Implmnt
# Sun Aug 25 19:31:24 2019

Running: fpga_mapper (Map & Optimize) on template_syn|template_Implmnt
# Sun Aug 25 19:31:24 2019
Copied /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/synwork/template_m.srm to /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.srm

fpga_mapper completed with warnings
# Sun Aug 25 19:31:26 2019

Return Code: 1
Run Time:00h:00m:02s
Complete: Map on template_syn|template_Implmnt

Running: par_synthesis (Place and Route Post-Synthesis) on template_syn|template_Implmnt
# Sun Aug 25 19:31:26 2019

Running: pr_2 (Place & Route (pr_2)) on template_syn|template_Implmnt
# Sun Aug 25 19:31:26 2019
Copying result file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.edf to /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/pr_2/template.edf
Copied /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.edf to /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/pr_2/template.edf
Copied /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.scf to /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/pr_2/template.scf

Running: LatticeSbPlaceAndRoute (Lattice iCE Place and Route) on template_syn|template_Implmnt
# Sun Aug 25 19:31:26 2019

LatticeSbPlaceAndRoute completed
# Sun Aug 25 19:32:10 2019

Return Code: 1
Run Time:00h:00m:44s
Complete: Place & Route (pr_2) on template_syn|template_Implmnt
Complete: Place and Route Post-Synthesis on template_syn|template_Implmnt
Complete: Logic Synthesis on template_syn|template_Implmnt
log file: "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.srr"
Running: template_Implmnt in foreground

Running template_syn|template_Implmnt

Running: compile (Compile) on template_syn|template_Implmnt
# Sun Aug 25 19:32:32 2019

Running: compile_flow (Compile Process) on template_syn|template_Implmnt
# Sun Aug 25 19:32:32 2019

Running: compiler (Compile Input) on template_syn|template_Implmnt
# Sun Aug 25 19:32:32 2019
Copied /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/synwork/template_comp.srs to /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.srs

compiler completed
# Sun Aug 25 19:32:34 2019

Return Code: 0
Run Time:00h:00m:02s

Running: multi_srs_gen (Multi-srs Generator) on template_syn|template_Implmnt
# Sun Aug 25 19:32:34 2019

multi_srs_gen completed
# Sun Aug 25 19:32:34 2019

Return Code: 0
Run Time:00h:00m:00s
Copied /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/synwork/template_mult.srs to /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.srs
Complete: Compile Process on template_syn|template_Implmnt

Running: premap (Pre-mapping) on template_syn|template_Implmnt
# Sun Aug 25 19:32:34 2019

premap completed with warnings
# Sun Aug 25 19:32:35 2019

Return Code: 1
Run Time:00h:00m:01s
Complete: Compile on template_syn|template_Implmnt

Running: map (Map) on template_syn|template_Implmnt
# Sun Aug 25 19:32:35 2019

Running: fpga_mapper (Map & Optimize) on template_syn|template_Implmnt
# Sun Aug 25 19:32:35 2019
Copied /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/synwork/template_m.srm to /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.srm

fpga_mapper completed with warnings
# Sun Aug 25 19:32:37 2019

Return Code: 1
Run Time:00h:00m:02s
Complete: Map on template_syn|template_Implmnt

Running: par_synthesis (Place and Route Post-Synthesis) on template_syn|template_Implmnt
# Sun Aug 25 19:32:37 2019

Running: pr_2 (Place & Route (pr_2)) on template_syn|template_Implmnt
# Sun Aug 25 19:32:37 2019
Copying result file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.edf to /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/pr_2/template.edf
Copied /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.edf to /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/pr_2/template.edf
Copied /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.scf to /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/pr_2/template.scf

Running: LatticeSbPlaceAndRoute (Lattice iCE Place and Route) on template_syn|template_Implmnt
# Sun Aug 25 19:32:37 2019
Opening object source file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.srr

LatticeSbPlaceAndRoute completed
# Sun Aug 25 19:33:20 2019

Return Code: 1
Run Time:00h:00m:43s
Complete: Place & Route (pr_2) on template_syn|template_Implmnt
Complete: Place and Route Post-Synthesis on template_syn|template_Implmnt
Complete: Logic Synthesis on template_syn|template_Implmnt
Opening object source file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/coms.v
Opening object source file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/coms.v
log file: "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.srr"
Running: template_Implmnt in foreground

Running template_syn|template_Implmnt

Running: compile (Compile) on template_syn|template_Implmnt
# Sun Aug 25 19:34:51 2019

Running: compile_flow (Compile Process) on template_syn|template_Implmnt
# Sun Aug 25 19:34:51 2019

Running: compiler (Compile Input) on template_syn|template_Implmnt
# Sun Aug 25 19:34:51 2019
Copied /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/synwork/template_comp.srs to /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.srs

compiler completed
# Sun Aug 25 19:34:52 2019

Return Code: 0
Run Time:00h:00m:01s

Running: multi_srs_gen (Multi-srs Generator) on template_syn|template_Implmnt
# Sun Aug 25 19:34:52 2019

multi_srs_gen completed
# Sun Aug 25 19:34:53 2019

Return Code: 0
Run Time:00h:00m:01s
Copied /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/synwork/template_mult.srs to /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.srs
Complete: Compile Process on template_syn|template_Implmnt

Running: premap (Pre-mapping) on template_syn|template_Implmnt
# Sun Aug 25 19:34:53 2019

premap completed with warnings
# Sun Aug 25 19:34:53 2019

Return Code: 1
Run Time:00h:00m:00s
Complete: Compile on template_syn|template_Implmnt

Running: map (Map) on template_syn|template_Implmnt
# Sun Aug 25 19:34:53 2019

Running: fpga_mapper (Map & Optimize) on template_syn|template_Implmnt
# Sun Aug 25 19:34:53 2019
Copied /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/synwork/template_m.srm to /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.srm

fpga_mapper completed with warnings
# Sun Aug 25 19:34:55 2019

Return Code: 1
Run Time:00h:00m:02s
Complete: Map on template_syn|template_Implmnt

Running: par_synthesis (Place and Route Post-Synthesis) on template_syn|template_Implmnt
# Sun Aug 25 19:34:55 2019

Running: pr_2 (Place & Route (pr_2)) on template_syn|template_Implmnt
# Sun Aug 25 19:34:55 2019
Copying result file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.edf to /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/pr_2/template.edf
Copied /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.edf to /home/letrend/workspace/bldc_motorboard/softw/media/external/iCEcube2/synpbase/bin/synplify_pro: 137: [: unexpected operator
/media/external/iCEcube2/synpbase/bin/synplify_pro: 151: [: !=: argument expected
/media/external/iCEcube2/synpbase/bin/synplify_pro: 321: /media/external/iCEcube2/synpbase/bin/config/execute: Syntax error: "(" unexpected (expecting ";;")
are/icecube2_template/template_Implmnt/pr_2/template.edf
Copied /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.scf to /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/pr_2/template.scf

Running: LatticeSbPlaceAndRoute (Lattice iCE Place and Route) on template_syn|template_Implmnt
# Sun Aug 25 19:34:55 2019

LatticeSbPlaceAndRoute completed
# Sun Aug 25 19:35:40 2019

Return Code: 1
Run Time:00h:00m:45s
Complete: Place & Route (pr_2) on template_syn|template_Implmnt
Complete: Place and Route Post-Synthesis on template_syn|template_Implmnt
Complete: Logic Synthesis on template_syn|template_Implmnt
log file: "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.srr"
Running: template_Implmnt in foreground

Running template_syn|template_Implmnt

Running: compile (Compile) on template_syn|template_Implmnt
# Sun Aug 25 19:36:09 2019

Running: compile_flow (Compile Process) on template_syn|template_Implmnt
# Sun Aug 25 19:36:09 2019

Running: compiler (Compile Input) on template_syn|template_Implmnt
# Sun Aug 25 19:36:09 2019
compiler exited with errors
Job failed on: template_syn|template_Implmnt

Job: "compiler" terminated with error status: 2
See log file: "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/synlog/template_compiler.srr"
# Sun Aug 25 19:36:10 2019

Return Code: 2
Run Time:00h:00m:01s
Complete: Compile Process on template_syn|template_Implmnt
Complete: Compile on template_syn|template_Implmnt
Complete: Logic Synthesis on template_syn|template_Implmnt
Opening object source file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/coms.v
log file: "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.srr"
Running: template_Implmnt in foreground

Running template_syn|template_Implmnt

Running: compile (Compile) on template_syn|template_Implmnt
# Sun Aug 25 19:37:54 2019

Running: compile_flow (Compile Process) on template_syn|template_Implmnt
# Sun Aug 25 19:37:54 2019

Running: compiler (Compile Input) on template_syn|template_Implmnt
# Sun Aug 25 19:37:54 2019
Copied /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/synwork/template_comp.srs to /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.srs

compiler completed
# Sun Aug 25 19:37:56 2019

Return Code: 0
Run Time:00h:00m:02s

Running: multi_srs_gen (Multi-srs Generator) on template_syn|template_Implmnt
# Sun Aug 25 19:37:56 2019

multi_srs_gen completed
# Sun Aug 25 19:37:56 2019

Return Code: 0
Run Time:00h:00m:00s
Copied /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/synwork/template_mult.srs to /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.srs
Complete: Compile Process on template_syn|template_Implmnt

Running: premap (Pre-mapping) on template_syn|template_Implmnt
# Sun Aug 25 19:37:56 2019

premap completed with warnings
# Sun Aug 25 19:37:56 2019

Return Code: 1
Run Time:00h:00m:00s
Complete: Compile on template_syn|template_Implmnt

Running: map (Map) on template_syn|template_Implmnt
# Sun Aug 25 19:37:56 2019

Running: fpga_mapper (Map & Optimize) on template_syn|template_Implmnt
# Sun Aug 25 19:37:56 2019
Copied /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/synwork/template_m.srm to /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.srm

fpga_mapper completed with warnings
# Sun Aug 25 19:37:59 2019

Return Code: 1
Run Time:00h:00m:03s
Complete: Map on template_syn|template_Implmnt

Running: par_synthesis (Place and Route Post-Synthesis) on template_syn|template_Implmnt
# Sun Aug 25 19:37:59 2019

Running: pr_2 (Place & Route (pr_2)) on template_syn|template_Implmnt
# Sun Aug 25 19:37:59 2019
Copying result file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.edf to /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/pr_2/template.edf
Copied /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.edf to /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/pr_2/template.edf
Copied /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.scf to /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/pr_2/template.scf

Running: LatticeSbPlaceAndRoute (Lattice iCE Place and Route) on template_syn|template_Implmnt
# Sun Aug 25 19:37:59 2019
Opening object source file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/coms.v
Opening object source file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/roboy_fpga_code/roboy_fpga_code/uart/uart_tx.v

LatticeSbPlaceAndRoute completed
# Sun Aug 25 19:38:42 2019

Return Code: 1
Run Time:00h:00m:43s
Complete: Place & Route (pr_2) on template_syn|template_Implmnt
Complete: Place and Route Post-Synthesis on template_syn|template_Implmnt
Complete: Logic Synthesis on template_syn|template_Implmnt
Opening object source file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/coms.v
Opening object source file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/coms.v
Opening object source file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/coms.v
Opening object source file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/coms.v
Opening object source file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/coms.v
Opening object source file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/coms.v
Opening object source file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/coms.v
Opening object source file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/coms.v
Opening object source file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/coms.v
Opening object source file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/coms.v
Opening object source file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/coms.v
Note: Opening local project RTL file '/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.srs'
log file: "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.srr"
Running: template_Implmnt in foreground

Running template_syn|template_Implmnt

Running: compile (Compile) on template_syn|template_Implmnt
# Sun Aug 25 19:44:06 2019

Running: compile_flow (Compile Process) on template_syn|template_Implmnt
# Sun Aug 25 19:44:06 2019

Running: compiler (Compile Input) on template_syn|template_Implmnt
# Sun Aug 25 19:44:06 2019
Copied /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/synwork/template_comp.srs to /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.srs

compiler completed
# Sun Aug 25 19:44:08 2019

Return Code: 0
Run Time:00h:00m:02s

Running: multi_srs_gen (Multi-srs Generator) on template_syn|template_Implmnt
# Sun Aug 25 19:44:08 2019

multi_srs_gen completed
# Sun Aug 25 19:44:08 2019

Return Code: 0
Run Time:00h:00m:00s
Copied /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/synwork/template_mult.srs to /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.srs
Complete: Compile Process on template_syn|template_Implmnt

Running: premap (Pre-mapping) on template_syn|template_Implmnt
# Sun Aug 25 19:44:08 2019

premap completed with warnings
# Sun Aug 25 19:44:08 2019

Return Code: 1
Run Time:00h:00m:00s
Complete: Compile on template_syn|template_Implmnt

Running: map (Map) on template_syn|template_Implmnt
# Sun Aug 25 19:44:08 2019

Running: fpga_mapper (Map & Optimize) on template_syn|template_Implmnt
# Sun Aug 25 19:44:08 2019
Copied /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/synwork/template_m.srm to /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.srm

fpga_mapper completed with warnings
# Sun Aug 25 19:44:11 2019

Return Code: 1
Run Time:00h:00m:03s
Complete: Map on template_syn|template_Implmnt

Running: par_synthesis (Place and Route Post-Synthesis) on template_syn|template_Implmnt
# Sun Aug 25 19:44:11 2019

Running: pr_2 (Place & Route (pr_2)) on template_syn|template_Implmnt
# Sun Aug 25 19:44:11 2019
Copying result file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.edf to /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/pr_2/template.edf
Copied /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.edf to /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/pr_2/template.edf
Copied /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.scf to /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/pr_2/template.scf

Running: LatticeSbPlaceAndRoute (Lattice iCE Place and Route) on template_syn|template_Implmnt
# Sun Aug 25 19:44:11 2019

LatticeSbPlaceAndRoute completed
# Sun Aug 25 19:44:56 2019

Return Code: 1
Run Time:00h:00m:45s
Complete: Place & Route (pr_2) on template_syn|template_Implmnt
Complete: Place and Route Post-Synthesis on template_syn|template_Implmnt
Complete: Logic Synthesis on template_syn|template_Implmnt
log file: "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.srr"
Running: template_Implmnt in foreground

Running template_syn|template_Implmnt

Running: compile (Compile) on template_syn|template_Implmnt
# Sun Aug 25 19:44:59 2019

Running: compile_flow (Compile Process) on template_syn|template_Implmnt
# Sun Aug 25 19:44:59 2019

Running: compiler (Compile Input) on template_syn|template_Implmnt
# Sun Aug 25 19:44:59 2019
Copied /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/synwork/template_comp.srs to /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.srs

compiler completed
# Sun Aug 25 19:45:01 2019

Return Code: 0
Run Time:00h:00m:02s

Running: multi_srs_gen (Multi-srs Generator) on template_syn|template_Implmnt
# Sun Aug 25 19:45:01 2019

multi_srs_gen completed
# Sun Aug 25 19:45:01 2019

Return Code: 0
Run Time:00h:00m:00s
Copied /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/synwork/template_mult.srs to /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.srs
Complete: Compile Process on template_syn|template_Implmnt

Running: premap (Pre-mapping) on template_syn|template_Implmnt
# Sun Aug 25 19:45:01 2019

premap completed with warnings
# Sun Aug 25 19:45:01 2019

Return Code: 1
Run Time:00h:00m:00s
Complete: Compile on template_syn|template_Implmnt

Running: map (Map) on template_syn|template_Implmnt
# Sun Aug 25 19:45:01 2019

Running: fpga_mapper (Map & Optimize) on template_syn|template_Implmnt
# Sun Aug 25 19:45:01 2019
Copied /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/synwork/template_m.srm to /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.srm

fpga_mapper completed with warnings
# Sun Aug 25 19:45:04 2019

Return Code: 1
Run Time:00h:00m:03s
Complete: Map on template_syn|template_Implmnt

Running: par_synthesis (Place and Route Post-Synthesis) on template_syn|template_Implmnt
# Sun Aug 25 19:45:04 2019

Running: pr_2 (Place & Route (pr_2)) on template_syn|template_Implmnt
# Sun Aug 25 19:45:04 2019
Copying result file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.edf to /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/pr_2/template.edf
Copied /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.edf to /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/pr_2/template.edf
Copied /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.scf to /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/pr_2/template.scf

Running: LatticeSbPlaceAndRoute (Lattice iCE Place and Route) on template_syn|template_Implmnt
# Sun Aug 25 19:45:04 2019

LatticeSbPlaceAndRoute completed
# Sun Aug 25 19:45:49 2019

Return Code: 1
Run Time:00h:00m:45s
Complete: Place & Route (pr_2) on template_syn|template_Implmnt
Complete: Place and Route Post-Synthesis on template_syn|template_Implmnt
Complete: Logic Synthesis on template_syn|template_Implmnt
log file: "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.srr"
Running: template_Implmnt in foreground

Running template_syn|template_Implmnt

Running: compile (Compile) on template_syn|template_Implmnt
# Sun Aug 25 19:45:54 2019

Running: compile_flow (Compile Process) on template_syn|template_Implmnt
# Sun Aug 25 19:45:54 2019

Running: compiler (Compile Input) on template_syn|template_Implmnt
# Sun Aug 25 19:45:54 2019
compiler exited with errors
Job failed on: template_syn|template_Implmnt

Job: "compiler" terminated with error status: 2
See log file: "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/synlog/template_compiler.srr"
# Sun Aug 25 19:45:54 2019

Return Code: 2
Run Time:00h:00m:00s
Complete: Compile Process on template_syn|template_Implmnt
Complete: Compile on template_syn|template_Implmnt
Complete: Logic Synthesis on template_syn|template_Implmnt
log file: "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.srr"
Running: template_Implmnt in foreground

Running template_syn|template_Implmnt

Running: compile (Compile) on template_syn|template_Implmnt
# Sun Aug 25 19:48:26 2019

Running: compile_flow (Compile Process) on template_syn|template_Implmnt
# Sun Aug 25 19:48:26 2019

Running: compiler (Compile Input) on template_syn|template_Implmnt
# Sun Aug 25 19:48:26 2019
Copied /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/synwork/template_comp.srs to /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.srs

compiler completed
# Sun Aug 25 19:48:27 2019

Return Code: 0
Run Time:00h:00m:01s

Running: multi_srs_gen (Multi-srs Generator) on template_syn|template_Implmnt
# Sun Aug 25 19:48:27 2019

multi_srs_gen completed
# Sun Aug 25 19:48:27 2019

Return Code: 0
Run Time:00h:00m:00s
Copied /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/synwork/template_mult.srs to /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.srs
Complete: Compile Process on template_syn|template_Implmnt

Running: premap (Pre-mapping) on template_syn|template_Implmnt
# Sun Aug 25 19:48:27 2019

premap completed with warnings
# Sun Aug 25 19:48:28 2019

Return Code: 1
Run Time:00h:00m:01s
Complete: Compile on template_syn|template_Implmnt

Running: map (Map) on template_syn|template_Implmnt
# Sun Aug 25 19:48:28 2019

Running: fpga_mapper (Map & Optimize) on template_syn|template_Implmnt
# Sun Aug 25 19:48:28 2019
Copied /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/synwork/template_m.srm to /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.srm

fpga_mapper completed with warnings
# Sun Aug 25 19:48:30 2019

Return Code: 1
Run Time:00h:00m:02s
Complete: Map on template_syn|template_Implmnt

Running: par_synthesis (Place and Route Post-Synthesis) on template_syn|template_Implmnt
# Sun Aug 25 19:48:30 2019

Running: pr_2 (Place & Route (pr_2)) on template_syn|template_Implmnt
# Sun Aug 25 19:48:30 2019
Copying result file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.edf to /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/pr_2/template.edf
Copied /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.edf to /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/pr_2/template.edf
Copied /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.scf to /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/pr_2/template.scf

Running: LatticeSbPlaceAndRoute (Lattice iCE Place and Route) on template_syn|template_Implmnt
# Sun Aug 25 19:48:30 2019
Opening object source file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/coms.v

LatticeSbPlaceAndRoute completed
# Sun Aug 25 19:49:17 2019

Return Code: 1
Run Time:00h:00m:47s
Complete: Place & Route (pr_2) on template_syn|template_Implmnt
Complete: Place and Route Post-Synthesis on template_syn|template_Implmnt
Complete: Logic Synthesis on template_syn|template_Implmnt
log file: "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.srr"
Running: template_Implmnt in foreground

Running template_syn|template_Implmnt

Running: compile (Compile) on template_syn|template_Implmnt
# Sun Aug 25 19:50:34 2019

Running: compile_flow (Compile Process) on template_syn|template_Implmnt
# Sun Aug 25 19:50:34 2019

Running: compiler (Compile Input) on template_syn|template_Implmnt
# Sun Aug 25 19:50:34 2019
compiler exited with errors
Job failed on: template_syn|template_Implmnt

Job: "compiler" terminated with error status: 2
See log file: "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/synlog/template_compiler.srr"
# Sun Aug 25 19:50:34 2019

Return Code: 2
Run Time:00h:00m:00s
Complete: Compile Process on template_syn|template_Implmnt
Complete: Compile on template_syn|template_Implmnt
Complete: Logic Synthesis on template_syn|template_Implmnt
log file: "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.srr"
Running: template_Implmnt in foreground

Running template_syn|template_Implmnt

Running: compile (Compile) on template_syn|template_Implmnt
# Sun Aug 25 19:51:06 2019

Running: compile_flow (Compile Process) on template_syn|template_Implmnt
# Sun Aug 25 19:51:06 2019

Running: compiler (Compile Input) on template_syn|template_Implmnt
# Sun Aug 25 19:51:06 2019
Copied /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/synwork/template_comp.srs to /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.srs

compiler completed
# Sun Aug 25 19:51:08 2019

Return Code: 0
Run Time:00h:00m:02s

Running: multi_srs_gen (Multi-srs Generator) on template_syn|template_Implmnt
# Sun Aug 25 19:51:08 2019

multi_srs_gen completed
# Sun Aug 25 19:51:08 2019

Return Code: 0
Run Time:00h:00m:00s
Copied /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/synwork/template_mult.srs to /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.srs
Complete: Compile Process on template_syn|template_Implmnt

Running: premap (Pre-mapping) on template_syn|template_Implmnt
# Sun Aug 25 19:51:08 2019

premap completed with warnings
# Sun Aug 25 19:51:08 2019

Return Code: 1
Run Time:00h:00m:00s
Complete: Compile on template_syn|template_Implmnt

Running: map (Map) on template_syn|template_Implmnt
# Sun Aug 25 19:51:08 2019

Running: fpga_mapper (Map & Optimize) on template_syn|template_Implmnt
# Sun Aug 25 19:51:08 2019
Copied /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/synwork/template_m.srm to /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.srm

fpga_mapper completed with warnings
# Sun Aug 25 19:51:11 2019

Return Code: 1
Run Time:00h:00m:03s
Complete: Map on template_syn|template_Implmnt

Running: par_synthesis (Place and Route Post-Synthesis) on template_syn|template_Implmnt
# Sun Aug 25 19:51:11 2019

Running: pr_2 (Place & Route (pr_2)) on template_syn|template_Implmnt
# Sun Aug 25 19:51:11 2019
Copying result file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.edf to /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/pr_2/template.edf
Copied /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.edf to /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/pr_2/template.edf
Copied /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.scf to /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/pr_2/template.scf

Running: LatticeSbPlaceAndRoute (Lattice iCE Place and Route) on template_syn|template_Implmnt
# Sun Aug 25 19:51:11 2019

LatticeSbPlaceAndRoute completed
# Sun Aug 25 19:51:57 2019

Return Code: 1
Run Time:00h:00m:46s
Complete: Place & Route (pr_2) on template_syn|template_Implmnt
Complete: Place and Route Post-Synthesis on template_syn|template_Implmnt
Complete: Logic Synthesis on template_syn|template_Implmnt
log file: "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.srr"
Running: template_Implmnt in foreground

Running template_syn|template_Implmnt

Running: compile (Compile) on template_syn|template_Implmnt
# Sun Aug 25 19:52:01 2019

Running: compile_flow (Compile Process) on template_syn|template_Implmnt
# Sun Aug 25 19:52:01 2019

Running: compiler (Compile Input) on template_syn|template_Implmnt
# Sun Aug 25 19:52:01 2019
Copied /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/synwork/template_comp.srs to /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.srs

compiler completed
# Sun Aug 25 19:52:03 2019

Return Code: 0
Run Time:00h:00m:02s

Running: multi_srs_gen (Multi-srs Generator) on template_syn|template_Implmnt
# Sun Aug 25 19:52:03 2019

multi_srs_gen completed
# Sun Aug 25 19:52:03 2019

Return Code: 0
Run Time:00h:00m:00s
Copied /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/synwork/template_mult.srs to /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.srs
Complete: Compile Process on template_syn|template_Implmnt

Running: premap (Pre-mapping) on template_syn|template_Implmnt
# Sun Aug 25 19:52:03 2019

premap completed with warnings
# Sun Aug 25 19:52:04 2019

Return Code: 1
Run Time:00h:00m:01s
Complete: Compile on template_syn|template_Implmnt

Running: map (Map) on template_syn|template_Implmnt
# Sun Aug 25 19:52:04 2019

Running: fpga_mapper (Map & Optimize) on template_syn|template_Implmnt
# Sun Aug 25 19:52:04 2019
Copied /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/synwork/template_m.srm to /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.srm

fpga_mapper completed with warnings
# Sun Aug 25 19:52:06 2019

Return Code: 1
Run Time:00h:00m:02s
Complete: Map on template_syn|template_Implmnt

Running: par_synthesis (Place and Route Post-Synthesis) on template_syn|template_Implmnt
# Sun Aug 25 19:52:06 2019

Running: pr_2 (Place & Route (pr_2)) on template_syn|template_Implmnt
# Sun Aug 25 19:52:06 2019
Copying result file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.edf to /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/pr_2/template.edf
Copied /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.edf to /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/pr_2/template.edf
Copied /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.scf to /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/pr_2/template.scf

Running: LatticeSbPlaceAndRoute (Lattice iCE Place and Route) on template_syn|template_Implmnt
# Sun Aug 25 19:52:06 2019
Opening object source file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/coms.v

LatticeSbPlaceAndRoute completed
# Sun Aug 25 19:52:53 2019

Return Code: 1
Run Time:00h:00m:47s
Complete: Place & Route (pr_2) on template_syn|template_Implmnt
Complete: Place and Route Post-Synthesis on template_syn|template_Implmnt
Complete: Logic Synthesis on template_syn|template_Implmnt
ERROR:  No active constraint files.  Please add/enable one or more SDC constraint files.
log file: "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.srr"
Running: constraint_check in foreground


Running: constraint_check (Constraint Check) on template_syn|template_Implmnt
# Sun Aug 25 20:28:53 2019

Running: compile (Compile) on template_syn|template_Implmnt
# Sun Aug 25 20:28:53 2019

Running: compile_flow (Compile Process) on template_syn|template_Implmnt
# Sun Aug 25 20:28:53 2019

Running: compiler (Compile Input) on template_syn|template_Implmnt
# Sun Aug 25 20:28:53 2019

compiler completed
# Sun Aug 25 20:28:53 2019

Return Code: 0
Run Time:00h:00m:00s

Running: multi_srs_gen (Multi-srs Generator) on template_syn|template_Implmnt
# Sun Aug 25 20:28:53 2019
Up-To-Date: multi_srs_gen. No run necessary
Complete: Compile Process on template_syn|template_Implmnt

Running: premap (Pre-mapping) on template_syn|template_Implmnt
# Sun Aug 25 20:28:54 2019

constraint_check_job Completed with warnings

Return Code: 1
Run Time:00h:00m:00s
Complete: Compile on template_syn|template_Implmnt
Complete: Constraint Check on template_syn|template_Implmnt
log file: "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.srr"
Running: template_Implmnt in foreground

Running template_syn|template_Implmnt

Running: compile (Compile) on template_syn|template_Implmnt
# Sun Aug 25 20:29:05 2019

Running: compile_flow (Compile Process) on template_syn|template_Implmnt
# Sun Aug 25 20:29:05 2019

Running: compiler (Compile Input) on template_syn|template_Implmnt
# Sun Aug 25 20:29:05 2019
Copied /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/synwork/template_comp.srs to /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.srs

compiler completed
# Sun Aug 25 20:29:07 2019

Return Code: 0
Run Time:00h:00m:02s

Running: multi_srs_gen (Multi-srs Generator) on template_syn|template_Implmnt
# Sun Aug 25 20:29:07 2019

multi_srs_gen completed
# Sun Aug 25 20:29:07 2019

Return Code: 0
Run Time:00h:00m:00s
Copied /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/synwork/template_mult.srs to /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.srs
Complete: Compile Process on template_syn|template_Implmnt

Running: premap (Pre-mapping) on template_syn|template_Implmnt
# Sun Aug 25 20:29:07 2019

premap completed with warnings
# Sun Aug 25 20:29:08 2019

Return Code: 1
Run Time:00h:00m:01s
Complete: Compile on template_syn|template_Implmnt

Running: map (Map) on template_syn|template_Implmnt
# Sun Aug 25 20:29:08 2019

Running: fpga_mapper (Map & Optimize) on template_syn|template_Implmnt
# Sun Aug 25 20:29:08 2019
Copied /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/synwork/template_m.srm to /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.srm

fpga_mapper completed with warnings
# Sun Aug 25 20:29:09 2019

Return Code: 1
Run Time:00h:00m:01s
Complete: Map on template_syn|template_Implmnt

Running: par_synthesis (Place and Route Post-Synthesis) on template_syn|template_Implmnt
# Sun Aug 25 20:29:09 2019

Running: pr_2 (Place & Route (pr_2)) on template_syn|template_Implmnt
# Sun Aug 25 20:29:09 2019
Copying result file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.edf to /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/pr_2/template.edf
Copied /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.edf to /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/pr_2/template.edf
Copied /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.scf to /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/pr_2/template.scf

Running: LatticeSbPlaceAndRoute (Lattice iCE Place and Route) on template_syn|template_Implmnt
# Sun Aug 25 20:29:09 2019

LatticeSbPlaceAndRoute completed
# Sun Aug 25 20:29:55 2019

Return Code: 1
Run Time:00h:00m:46s
Complete: Place & Route (pr_2) on template_syn|template_Implmnt
Complete: Place and Route Post-Synthesis on template_syn|template_Implmnt
Complete: Logic Synthesis on template_syn|template_Implmnt
log file: "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.srr"
Running: constraint_check in foreground


Running: constraint_check (Constraint Check) on template_syn|template_Implmnt
# Sun Aug 25 20:36:28 2019

Running: compile (Compile) on template_syn|template_Implmnt
# Sun Aug 25 20:36:28 2019

Running: compile_flow (Compile Process) on template_syn|template_Implmnt
# Sun Aug 25 20:36:28 2019

Running: compiler (Compile Input) on template_syn|template_Implmnt
# Sun Aug 25 20:36:28 2019

compiler completed
# Sun Aug 25 20:36:29 2019

Return Code: 0
Run Time:00h:00m:01s

Running: multi_srs_gen (Multi-srs Generator) on template_syn|template_Implmnt
# Sun Aug 25 20:36:29 2019
Up-To-Date: multi_srs_gen. No run necessary
Complete: Compile Process on template_syn|template_Implmnt

Running: premap (Pre-mapping) on template_syn|template_Implmnt
# Sun Aug 25 20:36:29 2019

constraint_check_job Completed with warnings

Return Code: 1
Run Time:00h:00m:00s
Complete: Compile on template_syn|template_Implmnt
Complete: Constraint Check on template_syn|template_Implmnt
log file: "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.srr"
Running: constraint_check in foreground


Running: constraint_check (Constraint Check) on template_syn|template_Implmnt
# Sun Aug 25 20:37:01 2019

Running: compile (Compile) on template_syn|template_Implmnt
# Sun Aug 25 20:37:01 2019

Running: compile_flow (Compile Process) on template_syn|template_Implmnt
# Sun Aug 25 20:37:01 2019

Running: compiler (Compile Input) on template_syn|template_Implmnt
# Sun Aug 25 20:37:01 2019

compiler completed
# Sun Aug 25 20:37:01 2019

Return Code: 0
Run Time:00h:00m:00s

Running: multi_srs_gen (Multi-srs Generator) on template_syn|template_Implmnt
# Sun Aug 25 20:37:01 2019
Up-To-Date: multi_srs_gen. No run necessary
Complete: Compile Process on template_syn|template_Implmnt

Running: premap (Pre-mapping) on template_syn|template_Implmnt
# Sun Aug 25 20:37:02 2019

constraint_check_job Completed with warnings

Return Code: 1
Run Time:00h:00m:00s
Complete: Compile on template_syn|template_Implmnt
Complete: Constraint Check on template_syn|template_Implmnt
log file: "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.srr"
Running: template_Implmnt in foreground

Running template_syn|template_Implmnt

Running: compile (Compile) on template_syn|template_Implmnt
# Sun Aug 25 20:37:11 2019

Running: compile_flow (Compile Process) on template_syn|template_Implmnt
# Sun Aug 25 20:37:11 2019

Running: compiler (Compile Input) on template_syn|template_Implmnt
# Sun Aug 25 20:37:11 2019
Copied /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/synwork/template_comp.srs to /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.srs

compiler completed
# Sun Aug 25 20:37:12 2019

Return Code: 0
Run Time:00h:00m:01s

Running: multi_srs_gen (Multi-srs Generator) on template_syn|template_Implmnt
# Sun Aug 25 20:37:12 2019

multi_srs_gen completed
# Sun Aug 25 20:37:12 2019

Return Code: 0
Run Time:00h:00m:00s
Copied /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/synwork/template_mult.srs to /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.srs
Complete: Compile Process on template_syn|template_Implmnt

Running: premap (Pre-mapping) on template_syn|template_Implmnt
# Sun Aug 25 20:37:12 2019

premap completed with warnings
# Sun Aug 25 20:37:13 2019

Return Code: 1
Run Time:00h:00m:01s
Complete: Compile on template_syn|template_Implmnt

Running: map (Map) on template_syn|template_Implmnt
# Sun Aug 25 20:37:13 2019

Running: fpga_mapper (Map & Optimize) on template_syn|template_Implmnt
# Sun Aug 25 20:37:13 2019
Copied /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/synwork/template_m.srm to /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.srm

fpga_mapper completed with warnings
# Sun Aug 25 20:37:15 2019

Return Code: 1
Run Time:00h:00m:02s
Complete: Map on template_syn|template_Implmnt

Running: par_synthesis (Place and Route Post-Synthesis) on template_syn|template_Implmnt
# Sun Aug 25 20:37:15 2019

Running: pr_2 (Place & Route (pr_2)) on template_syn|template_Implmnt
# Sun Aug 25 20:37:15 2019
Copying result file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.edf to /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/pr_2/template.edf
Copied /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.edf to /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/pr_2/template.edf
Copied /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.scf to /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/pr_2/template.scf

Running: LatticeSbPlaceAndRoute (Lattice iCE Place and Route) on template_syn|template_Implmnt
# Sun Aug 25 20:37:15 2019

LatticeSbPlaceAndRoute completed
# Sun Aug 25 20:38:01 2019

Return Code: 1
Run Time:00h:00m:46s
Complete: Place & Route (pr_2) on template_syn|template_Implmnt
Complete: Place and Route Post-Synthesis on template_syn|template_Implmnt
Complete: Logic Synthesis on template_syn|template_Implmnt
log file: "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.srr"
Running: template_Implmnt in foreground

Running template_syn|template_Implmnt

Running: compile (Compile) on template_syn|template_Implmnt
# Sun Aug 25 20:38:59 2019

Running: compile_flow (Compile Process) on template_syn|template_Implmnt
# Sun Aug 25 20:38:59 2019

Running: compiler (Compile Input) on template_syn|template_Implmnt
# Sun Aug 25 20:38:59 2019
Copied /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/synwork/template_comp.srs to /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.srs

compiler completed
# Sun Aug 25 20:39:00 2019

Return Code: 0
Run Time:00h:00m:01s

Running: multi_srs_gen (Multi-srs Generator) on template_syn|template_Implmnt
# Sun Aug 25 20:39:00 2019

multi_srs_gen completed
# Sun Aug 25 20:39:01 2019

Return Code: 0
Run Time:00h:00m:01s
Copied /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/synwork/template_mult.srs to /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.srs
Complete: Compile Process on template_syn|template_Implmnt

Running: premap (Pre-mapping) on template_syn|template_Implmnt
# Sun Aug 25 20:39:01 2019

premap completed with warnings
# Sun Aug 25 20:39:01 2019

Return Code: 1
Run Time:00h:00m:00s
Complete: Compile on template_syn|template_Implmnt

Running: map (Map) on template_syn|template_Implmnt
# Sun Aug 25 20:39:01 2019

Running: fpga_mapper (Map & Optimize) on template_syn|template_Implmnt
# Sun Aug 25 20:39:01 2019
Copied /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/synwork/template_m.srm to /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.srm

fpga_mapper completed with warnings
# Sun Aug 25 20:39:03 2019

Return Code: 1
Run Time:00h:00m:02s
Complete: Map on template_syn|template_Implmnt

Running: par_synthesis (Place and Route Post-Synthesis) on template_syn|template_Implmnt
# Sun Aug 25 20:39:03 2019

Running: pr_2 (Place & Route (pr_2)) on template_syn|template_Implmnt
# Sun Aug 25 20:39:03 2019
Copying result file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.edf to /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/pr_2/template.edf
Copied /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.edf to /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/pr_2/template.edf
Copied /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.scf to /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/pr_2/template.scf

Running: LatticeSbPlaceAndRoute (Lattice iCE Place and Route) on template_syn|template_Implmnt
# Sun Aug 25 20:39:03 2019

LatticeSbPlaceAndRoute completed
# Sun Aug 25 20:39:49 2019

Return Code: 1
Run Time:00h:00m:46s
Complete: Place & Route (pr_2) on template_syn|template_Implmnt
Complete: Place and Route Post-Synthesis on template_syn|template_Implmnt
Complete: Logic Synthesis on template_syn|template_Implmnt
Note: Opening local project RTL file '/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.srs'
log file: "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.srr"
Running: template_Implmnt in foreground

Running template_syn|template_Implmnt

Running: compile (Compile) on template_syn|template_Implmnt
# Sun Aug 25 20:41:05 2019

Running: compile_flow (Compile Process) on template_syn|template_Implmnt
# Sun Aug 25 20:41:05 2019

Running: compiler (Compile Input) on template_syn|template_Implmnt
# Sun Aug 25 20:41:05 2019
Copied /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/synwork/template_comp.srs to /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.srs

compiler completed
# Sun Aug 25 20:41:06 2019

Return Code: 0
Run Time:00h:00m:01s

Running: multi_srs_gen (Multi-srs Generator) on template_syn|template_Implmnt
# Sun Aug 25 20:41:06 2019

multi_srs_gen completed
# Sun Aug 25 20:41:07 2019

Return Code: 0
Run Time:00h:00m:01s
Copied /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/synwork/template_mult.srs to /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.srs
Complete: Compile Process on template_syn|template_Implmnt

Running: premap (Pre-mapping) on template_syn|template_Implmnt
# Sun Aug 25 20:41:07 2019

premap completed with warnings
# Sun Aug 25 20:41:07 2019

Return Code: 1
Run Time:00h:00m:00s
Complete: Compile on template_syn|template_Implmnt

Running: map (Map) on template_syn|template_Implmnt
# Sun Aug 25 20:41:07 2019

Running: fpga_mapper (Map & Optimize) on template_syn|template_Implmnt
# Sun Aug 25 20:41:07 2019
Copied /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/synwork/template_m.srm to /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.srm

fpga_mapper completed with warnings
# Sun Aug 25 20:41:09 2019

Return Code: 1
Run Time:00h:00m:02s
Complete: Map on template_syn|template_Implmnt

Running: par_synthesis (Place and Route Post-Synthesis) on template_syn|template_Implmnt
# Sun Aug 25 20:41:09 2019

Running: pr_2 (Place & Route (pr_2)) on template_syn|template_Implmnt
# Sun Aug 25 20:41:09 2019
Copying result file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.edf to /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/pr_2/template.edf
Copied /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.edf to /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/pr_2/template.edf
Copied /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.scf to /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/pr_2/template.scf

Running: LatticeSbPlaceAndRoute (Lattice iCE Place and Route) on template_syn|template_Implmnt
# Sun Aug 25 20:41:09 2019

LatticeSbPlaceAndRoute completed
# Sun Aug 25 20:41:54 2019

Return Code: 1
Run Time:00h:00m:45s
Complete: Place & Route (pr_2) on template_syn|template_Implmnt
Complete: Place and Route Post-Synthesis on template_syn|template_Implmnt
Complete: Logic Synthesis on template_syn|template_Implmnt
Error: At line 12 while processing "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/constraints/clk.sdc"
invalid command name "add_fdc_clock_constraint"
Opening object source file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/constraints/clk.sdc
log file: "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.srr"
Running: template_Implmnt in foreground

Running template_syn|template_Implmnt

Running: compile (Compile) on template_syn|template_Implmnt
# Sun Aug 25 20:49:32 2019

Running: compile_flow (Compile Process) on template_syn|template_Implmnt
# Sun Aug 25 20:49:32 2019

Running: compiler (Compile Input) on template_syn|template_Implmnt
# Sun Aug 25 20:49:32 2019
Copied /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/synwork/template_comp.srs to /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.srs

compiler completed
# Sun Aug 25 20:49:33 2019

Return Code: 0
Run Time:00h:00m:01s

Running: multi_srs_gen (Multi-srs Generator) on template_syn|template_Implmnt
# Sun Aug 25 20:49:33 2019

multi_srs_gen completed
# Sun Aug 25 20:49:33 2019

Return Code: 0
Run Time:00h:00m:00s
Copied /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/synwork/template_mult.srs to /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.srs
Complete: Compile Process on template_syn|template_Implmnt

Running: premap (Pre-mapping) on template_syn|template_Implmnt
# Sun Aug 25 20:49:33 2019

premap completed with warnings
# Sun Aug 25 20:49:34 2019

Return Code: 1
Run Time:00h:00m:01s
Complete: Compile on template_syn|template_Implmnt

Running: map (Map) on template_syn|template_Implmnt
# Sun Aug 25 20:49:34 2019

Running: fpga_mapper (Map & Optimize) on template_syn|template_Implmnt
# Sun Aug 25 20:49:34 2019
Copied /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/synwork/template_m.srm to /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.srm

fpga_mapper completed with warnings
# Sun Aug 25 20:49:35 2019

Return Code: 1
Run Time:00h:00m:01s
Complete: Map on template_syn|template_Implmnt

Running: par_synthesis (Place and Route Post-Synthesis) on template_syn|template_Implmnt
# Sun Aug 25 20:49:35 2019

Running: pr_2 (Place & Route (pr_2)) on template_syn|template_Implmnt
# Sun Aug 25 20:49:35 2019
Copying result file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.edf to /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/pr_2/template.edf
Copied /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.edf to /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/pr_2/template.edf
Copied /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.scf to /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/pr_2/template.scf

Running: LatticeSbPlaceAndRoute (Lattice iCE Place and Route) on template_syn|template_Implmnt
# Sun Aug 25 20:49:35 2019
Note: No default VCS Pre-Synthesis libraries specified for family SBTiCE40
Note: No default VCS Post-Synthesis libraries specified for family SBTiCE40
Note: No default VCS Post P&R libraries specified for family SBTiCE40

LatticeSbPlaceAndRoute completed
# Sun Aug 25 20:50:20 2019

Return Code: 1
Run Time:00h:00m:45s
Complete: Place & Route (pr_2) on template_syn|template_Implmnt
Complete: Place and Route Post-Synthesis on template_syn|template_Implmnt
Complete: Logic Synthesis on template_syn|template_Implmnt
Removed file: /home/letrend/workspace/bldc_motorboard/software/icecube2_template/constraints/clk.sdc
log file: "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.srr"
Running: template_Implmnt in foreground

Running template_syn|template_Implmnt

Running: compile (Compile) on template_syn|template_Implmnt
# Sun Aug 25 20:56:06 2019

Running: compile_flow (Compile Process) on template_syn|template_Implmnt
# Sun Aug 25 20:56:06 2019

Running: compiler (Compile Input) on template_syn|template_Implmnt
# Sun Aug 25 20:56:06 2019
Copied /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/synwork/template_comp.srs to /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.srs

compiler completed
# Sun Aug 25 20:56:07 2019

Return Code: 0
Run Time:00h:00m:01s

Running: multi_srs_gen (Multi-srs Generator) on template_syn|template_Implmnt
# Sun Aug 25 20:56:07 2019
Loaded XDM (Hierarchy) data base - elapsed time 0:0 Blocks=5
@N Implementation '/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_syn.prj|template_Implmnt' design hierarchy loaded from database

multi_srs_gen completed
# Sun Aug 25 20:56:07 2019

Return Code: 0
Run Time:00h:00m:00s
Copied /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/synwork/template_mult.srs to /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.srs
Complete: Compile Process on template_syn|template_Implmnt

Running: premap (Pre-mapping) on template_syn|template_Implmnt
# Sun Aug 25 20:56:07 2019

premap completed with warnings
# Sun Aug 25 20:56:08 2019

Return Code: 1
Run Time:00h:00m:01s
Complete: Compile on template_syn|template_Implmnt

Running: map (Map) on template_syn|template_Implmnt
# Sun Aug 25 20:56:08 2019

Running: fpga_mapper (Map & Optimize) on template_syn|template_Implmnt
# Sun Aug 25 20:56:08 2019
Copied /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/synwork/template_m.srm to /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.srm

fpga_mapper completed with warnings
# Sun Aug 25 20:56:10 2019

Return Code: 1
Run Time:00h:00m:02s
Complete: Map on template_syn|template_Implmnt

Running: par_synthesis (Place and Route Post-Synthesis) on template_syn|template_Implmnt
# Sun Aug 25 20:56:10 2019

Running: pr_2 (Place & Route (pr_2)) on template_syn|template_Implmnt
# Sun Aug 25 20:56:10 2019
Copying result file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.edf to /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/pr_2/template.edf
Copied /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.edf to /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/pr_2/template.edf
Copied /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.scf to /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/pr_2/template.scf

Running: LatticeSbPlaceAndRoute (Lattice iCE Place and Route) on template_syn|template_Implmnt
# Sun Aug 25 20:56:10 2019

LatticeSbPlaceAndRoute completed
# Sun Aug 25 20:56:55 2019

Return Code: 1
Run Time:00h:00m:45s
Complete: Place & Route (pr_2) on template_syn|template_Implmnt
Complete: Place and Route Post-Synthesis on template_syn|template_Implmnt
Complete: Logic Synthesis on template_syn|template_Implmnt
log file: "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.srr"
Running: template_Implmnt in foreground

Running template_syn|template_Implmnt

Running: compile (Compile) on template_syn|template_Implmnt
# Sun Aug 25 21:02:43 2019

Running: compile_flow (Compile Process) on template_syn|template_Implmnt
# Sun Aug 25 21:02:43 2019

Running: compiler (Compile Input) on template_syn|template_Implmnt
# Sun Aug 25 21:02:43 2019
Copied /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/synwork/template_comp.srs to /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.srs

compiler completed
# Sun Aug 25 21:02:45 2019

Return Code: 0
Run Time:00h:00m:02s

Running: multi_srs_gen (Multi-srs Generator) on template_syn|template_Implmnt
# Sun Aug 25 21:02:45 2019

multi_srs_gen completed
# Sun Aug 25 21:02:45 2019

Return Code: 0
Run Time:00h:00m:00s
Copied /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/synwork/template_mult.srs to /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.srs
Complete: Compile Process on template_syn|template_Implmnt

Running: premap (Pre-mapping) on template_syn|template_Implmnt
# Sun Aug 25 21:02:45 2019

premap completed with warnings
# Sun Aug 25 21:02:45 2019

Return Code: 1
Run Time:00h:00m:00s
Complete: Compile on template_syn|template_Implmnt

Running: map (Map) on template_syn|template_Implmnt
# Sun Aug 25 21:02:45 2019

Running: fpga_mapper (Map & Optimize) on template_syn|template_Implmnt
# Sun Aug 25 21:02:45 2019
Copied /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/synwork/template_m.srm to /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.srm

fpga_mapper completed with warnings
# Sun Aug 25 21:02:47 2019

Return Code: 1
Run Time:00h:00m:02s
Complete: Map on template_syn|template_Implmnt

Running: par_synthesis (Place and Route Post-Synthesis) on template_syn|template_Implmnt
# Sun Aug 25 21:02:47 2019

Running: pr_2 (Place & Route (pr_2)) on template_syn|template_Implmnt
# Sun Aug 25 21:02:47 2019
Copying result file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.edf to /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/pr_2/template.edf
Copied /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.edf to /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/pr_2/template.edf
Copied /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.scf to /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/pr_2/template.scf

Running: LatticeSbPlaceAndRoute (Lattice iCE Place and Route) on template_syn|template_Implmnt
# Sun Aug 25 21:02:47 2019

LatticeSbPlaceAndRoute completed
# Sun Aug 25 21:03:32 2019

Return Code: 1
Run Time:00h:00m:45s
Complete: Place & Route (pr_2) on template_syn|template_Implmnt
Complete: Place and Route Post-Synthesis on template_syn|template_Implmnt
Complete: Logic Synthesis on template_syn|template_Implmnt
log file: "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.srr"
Running: template_Implmnt in foreground

Running template_syn|template_Implmnt

Running: compile (Compile) on template_syn|template_Implmnt
# Sun Aug 25 21:06:58 2019

Running: compile_flow (Compile Process) on template_syn|template_Implmnt
# Sun Aug 25 21:06:58 2019

Running: compiler (Compile Input) on template_syn|template_Implmnt
# Sun Aug 25 21:06:58 2019
Copied /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/synwork/template_comp.srs to /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.srs

compiler completed
# Sun Aug 25 21:06:59 2019

Return Code: 0
Run Time:00h:00m:01s

Running: multi_srs_gen (Multi-srs Generator) on template_syn|template_Implmnt
# Sun Aug 25 21:06:59 2019

multi_srs_gen completed
# Sun Aug 25 21:07:00 2019

Return Code: 0
Run Time:00h:00m:01s
Copied /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/synwork/template_mult.srs to /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.srs
Complete: Compile Process on template_syn|template_Implmnt

Running: premap (Pre-mapping) on template_syn|template_Implmnt
# Sun Aug 25 21:07:00 2019

premap completed with warnings
# Sun Aug 25 21:07:00 2019

Return Code: 1
Run Time:00h:00m:00s
Complete: Compile on template_syn|template_Implmnt

Running: map (Map) on template_syn|template_Implmnt
# Sun Aug 25 21:07:00 2019

Running: fpga_mapper (Map & Optimize) on template_syn|template_Implmnt
# Sun Aug 25 21:07:00 2019
Copied /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/synwork/template_m.srm to /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.srm

fpga_mapper completed with warnings
# Sun Aug 25 21:07:02 2019

Return Code: 1
Run Time:00h:00m:02s
Complete: Map on template_syn|template_Implmnt

Running: par_synthesis (Place and Route Post-Synthesis) on template_syn|template_Implmnt
# Sun Aug 25 21:07:02 2019

Running: pr_2 (Place & Route (pr_2)) on template_syn|template_Implmnt
# Sun Aug 25 21:07:02 2019
Copying result file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.edf to /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/pr_2/template.edf
Copied /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.edf to /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/pr_2/template.edf
Copied /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.scf to /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/pr_2/template.scf

Running: LatticeSbPlaceAndRoute (Lattice iCE Place and Route) on template_syn|template_Implmnt
# Sun Aug 25 21:07:02 2019

LatticeSbPlaceAndRoute completed
# Sun Aug 25 21:07:47 2019

Return Code: 1
Run Time:00h:00m:45s
Complete: Place & Route (pr_2) on template_syn|template_Implmnt
Complete: Place and Route Post-Synthesis on template_syn|template_Implmnt
Complete: Logic Synthesis on template_syn|template_Implmnt
log file: "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.srr"
Running: template_Implmnt in foreground

Running template_syn|template_Implmnt

Running: compile (Compile) on template_syn|template_Implmnt
# Sun Aug 25 21:11:23 2019

Running: compile_flow (Compile Process) on template_syn|template_Implmnt
# Sun Aug 25 21:11:23 2019

Running: compiler (Compile Input) on template_syn|template_Implmnt
# Sun Aug 25 21:11:23 2019
Copied /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/synwork/template_comp.srs to /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.srs

compiler completed
# Sun Aug 25 21:11:24 2019

Return Code: 0
Run Time:00h:00m:01s

Running: multi_srs_gen (Multi-srs Generator) on template_syn|template_Implmnt
# Sun Aug 25 21:11:24 2019

multi_srs_gen completed
# Sun Aug 25 21:11:24 2019

Return Code: 0
Run Time:00h:00m:00s
Copied /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/synwork/template_mult.srs to /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.srs
Complete: Compile Process on template_syn|template_Implmnt

Running: premap (Pre-mapping) on template_syn|template_Implmnt
# Sun Aug 25 21:11:24 2019

premap completed with warnings
# Sun Aug 25 21:11:25 2019

Return Code: 1
Run Time:00h:00m:01s
Complete: Compile on template_syn|template_Implmnt

Running: map (Map) on template_syn|template_Implmnt
# Sun Aug 25 21:11:25 2019

Running: fpga_mapper (Map & Optimize) on template_syn|template_Implmnt
# Sun Aug 25 21:11:25 2019
Copied /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/synwork/template_m.srm to /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.srm

fpga_mapper completed with warnings
# Sun Aug 25 21:11:26 2019

Return Code: 1
Run Time:00h:00m:01s
Complete: Map on template_syn|template_Implmnt

Running: par_synthesis (Place and Route Post-Synthesis) on template_syn|template_Implmnt
# Sun Aug 25 21:11:26 2019

Running: pr_2 (Place & Route (pr_2)) on template_syn|template_Implmnt
# Sun Aug 25 21:11:26 2019
Copying result file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.edf to /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/pr_2/template.edf
Copied /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.edf to /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/pr_2/template.edf
Copied /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.scf to /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/pr_2/template.scf

Running: LatticeSbPlaceAndRoute (Lattice iCE Place and Route) on template_syn|template_Implmnt
# Sun Aug 25 21:11:26 2019

LatticeSbPlaceAndRoute completed
# Sun Aug 25 21:12:12 2019

Return Code: 1
Run Time:00h:00m:46s
Complete: Place & Route (pr_2) on template_syn|template_Implmnt
Complete: Place and Route Post-Synthesis on template_syn|template_Implmnt
Complete: Logic Synthesis on template_syn|template_Implmnt
log file: "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.srr"
Running: template_Implmnt in foreground

Running template_syn|template_Implmnt

Running: compile (Compile) on template_syn|template_Implmnt
# Sun Aug 25 21:14:02 2019

Running: compile_flow (Compile Process) on template_syn|template_Implmnt
# Sun Aug 25 21:14:02 2019

Running: compiler (Compile Input) on template_syn|template_Implmnt
# Sun Aug 25 21:14:02 2019
Copied /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/synwork/template_comp.srs to /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.srs

compiler completed
# Sun Aug 25 21:14:03 2019

Return Code: 0
Run Time:00h:00m:01s

Running: multi_srs_gen (Multi-srs Generator) on template_syn|template_Implmnt
# Sun Aug 25 21:14:03 2019

multi_srs_gen completed
# Sun Aug 25 21:14:04 2019

Return Code: 0
Run Time:00h:00m:01s
Copied /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/synwork/template_mult.srs to /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.srs
Complete: Compile Process on template_syn|template_Implmnt

Running: premap (Pre-mapping) on template_syn|template_Implmnt
# Sun Aug 25 21:14:04 2019

premap completed with warnings
# Sun Aug 25 21:14:04 2019

Return Code: 1
Run Time:00h:00m:00s
Complete: Compile on template_syn|template_Implmnt

Running: map (Map) on template_syn|template_Implmnt
# Sun Aug 25 21:14:04 2019

Running: fpga_mapper (Map & Optimize) on template_syn|template_Implmnt
# Sun Aug 25 21:14:04 2019
Copied /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/synwork/template_m.srm to /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.srm

fpga_mapper completed with warnings
# Sun Aug 25 21:14:06 2019

Return Code: 1
Run Time:00h:00m:02s
Complete: Map on template_syn|template_Implmnt

Running: par_synthesis (Place and Route Post-Synthesis) on template_syn|template_Implmnt
# Sun Aug 25 21:14:06 2019

Running: pr_2 (Place & Route (pr_2)) on template_syn|template_Implmnt
# Sun Aug 25 21:14:06 2019
Copying result file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.edf to /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/pr_2/template.edf
Copied /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.edf to /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/pr_2/template.edf
Copied /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.scf to /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/pr_2/template.scf

Running: LatticeSbPlaceAndRoute (Lattice iCE Place and Route) on template_syn|template_Implmnt
# Sun Aug 25 21:14:06 2019

LatticeSbPlaceAndRoute completed
# Sun Aug 25 21:14:51 2019

Return Code: 1
Run Time:00h:00m:45s
Complete: Place & Route (pr_2) on template_syn|template_Implmnt
Complete: Place and Route Post-Synthesis on template_syn|template_Implmnt
Complete: Logic Synthesis on template_syn|template_Implmnt
log file: "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.srr"
Running: template_Implmnt in foreground

Running template_syn|template_Implmnt

Running: compile (Compile) on template_syn|template_Implmnt
# Sun Aug 25 21:15:03 2019

Running: compile_flow (Compile Process) on template_syn|template_Implmnt
# Sun Aug 25 21:15:03 2019

Running: compiler (Compile Input) on template_syn|template_Implmnt
# Sun Aug 25 21:15:03 2019
Copied /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/synwork/template_comp.srs to /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.srs

compiler completed
# Sun Aug 25 21:15:04 2019

Return Code: 0
Run Time:00h:00m:01s

Running: multi_srs_gen (Multi-srs Generator) on template_syn|template_Implmnt
# Sun Aug 25 21:15:04 2019

multi_srs_gen completed
# Sun Aug 25 21:15:04 2019

Return Code: 0
Run Time:00h:00m:00s
Copied /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/synwork/template_mult.srs to /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.srs
Complete: Compile Process on template_syn|template_Implmnt

Running: premap (Pre-mapping) on template_syn|template_Implmnt
# Sun Aug 25 21:15:04 2019

premap completed with warnings
# Sun Aug 25 21:15:05 2019

Return Code: 1
Run Time:00h:00m:01s
Complete: Compile on template_syn|template_Implmnt

Running: map (Map) on template_syn|template_Implmnt
# Sun Aug 25 21:15:05 2019

Running: fpga_mapper (Map & Optimize) on template_syn|template_Implmnt
# Sun Aug 25 21:15:05 2019
Copied /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/synwork/template_m.srm to /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.srm

fpga_mapper completed with warnings
# Sun Aug 25 21:15:07 2019

Return Code: 1
Run Time:00h:00m:02s
Complete: Map on template_syn|template_Implmnt

Running: par_synthesis (Place and Route Post-Synthesis) on template_syn|template_Implmnt
# Sun Aug 25 21:15:07 2019

Running: pr_2 (Place & Route (pr_2)) on template_syn|template_Implmnt
# Sun Aug 25 21:15:07 2019
Copying result file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.edf to /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/pr_2/template.edf
Copied /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.edf to /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/pr_2/template.edf
Copied /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.scf to /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/pr_2/template.scf

Running: LatticeSbPlaceAndRoute (Lattice iCE Place and Route) on template_syn|template_Implmnt
# Sun Aug 25 21:15:07 2019

LatticeSbPlaceAndRoute completed
# Sun Aug 25 21:15:52 2019

Return Code: 1
Run Time:00h:00m:45s
Complete: Place & Route (pr_2) on template_syn|template_Implmnt
Complete: Place and Route Post-Synthesis on template_syn|template_Implmnt
Complete: Logic Synthesis on template_syn|template_Implmnt


Synthesis exit by 2.
Synthesis failed.
Synthesis batch mode runtime 0 seconds"/media/external/iCEcube2/sbt_backend/bin/linux/opt/synpwrap/synpwrap" -prj "template_syn.prj" -log "/home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/template.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.
Child process exit with 2.
Error of dumping file /home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/template.srr, 'stdout.log' is instead. 

==contents of stdout.log
Running in Lattice mode


Starting:    /home/letrend/lscc/iCEcube2.2017.08/synpbase/linux_a_64/mbin/synbatch
Install:     /home/letrend/lscc/iCEcube2.2017.08/synpbase
Hostname:    base
Date:        Sun Aug 25 18:38:39 2019
Version:     L-2016.09L+ice40

Arguments:   -product synplify_pro -batch template_syn.prj
ProductType: synplify_pro





auto_infer_blackbox is not supported in current product.

log file: "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.srr"

Running: template_Implmnt in foreground



Running template_syn|template_Implmnt


Running: compile (Compile) on template_syn|template_Implmnt
# Sun Aug 25 18:38:39 2019


Running: compile_flow (Compile Process) on template_syn|template_Implmnt
# Sun Aug 25 18:38:39 2019


Running: compiler (Compile Input) on template_syn|template_Implmnt
# Sun Aug 25 18:38:39 2019

Copied /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/synwork/template_comp.srs to /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.srs


compiler completed
# Sun Aug 25 18:38:41 2019

Return Code: 0
Run Time:00h:00m:02s


Running: multi_srs_gen (Multi-srs Generator) on template_syn|template_Implmnt
# Sun Aug 25 18:38:41 2019


multi_srs_gen completed
# Sun Aug 25 18:38:41 2019

Return Code: 0
Run Time:00h:00m:00s

Copied /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/synwork/template_mult.srs to /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.srs

Complete: Compile Process on template_syn|template_Implmnt


Running: premap (Pre-mapping) on template_syn|template_Implmnt
# Sun Aug 25 18:38:41 2019


premap completed with warnings
# Sun Aug 25 18:38:41 2019

Return Code: 1
Run Time:00h:00m:00s

Complete: Compile on template_syn|template_Implmnt


Running: map (Map) on template_syn|template_Implmnt
# Sun Aug 25 18:38:41 2019

License granted for 4 parallel jobs


Running: fpga_mapper (Map & Optimize) on template_syn|template_Implmnt
# Sun Aug 25 18:38:41 2019

Copied /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/synwork/template_m.srm to /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.srm


fpga_mapper completed with warnings
# Sun Aug 25 18:38:42 2019

Return Code: 1
Run Time:00h:00m:01s

Complete: Map on template_syn|template_Implmnt

Complete: Logic Synthesis on template_syn|template_Implmnt

exit status=0

exit status=0

log file: "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.srr"
Running: template_Implmnt in foreground

Running template_syn|template_Implmnt

Running: compile (Compile) on template_syn|template_Implmnt
# Sun Aug 25 19:04:02 2019

Running: compile_flow (Compile Process) on template_syn|template_Implmnt
# Sun Aug 25 19:04:02 2019

Running: compiler (Compile Input) on template_syn|template_Implmnt
# Sun Aug 25 19:04:02 2019
Copied /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/synwork/template_comp.srs to /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.srs

compiler completed
# Sun Aug 25 19:04:04 2019

Return Code: 0
Run Time:00h:00m:02s

Running: multi_srs_gen (Multi-srs Generator) on template_syn|template_Implmnt
# Sun Aug 25 19:04:04 2019

multi_srs_gen completed
# Sun Aug 25 19:04:04 2019

Return Code: 0
Run Time:00h:00m:00s
Copied /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/synwork/template_mult.srs to /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.srs
Complete: Compile Process on template_syn|template_Implmnt

Running: premap (Pre-mapping) on template_syn|template_Implmnt
# Sun Aug 25 19:04:04 2019

premap completed with warnings
# Sun Aug 25 19:04:05 2019

Return Code: 1
Run Time:00h:00m:01s
Complete: Compile on template_syn|template_Implmnt

Running: map (Map) on template_syn|template_Implmnt
# Sun Aug 25 19:04:05 2019

Running: fpga_mapper (Map & Optimize) on template_syn|template_Implmnt
# Sun Aug 25 19:04:05 2019
Copied /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/synwork/template_m.srm to /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.srm

fpga_mapper completed with warnings
# Sun Aug 25 19:04:06 2019

Return Code: 1
Run Time:00h:00m:01s
Complete: Map on template_syn|template_Implmnt
Complete: Logic Synthesis on template_syn|template_Implmnt
log file: "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.srr"
Running: template_Implmnt in foreground

Running template_syn|template_Implmnt

Running: compile (Compile) on template_syn|template_Implmnt
# Sun Aug 25 19:04:27 2019

Running: compile_flow (Compile Process) on template_syn|template_Implmnt
# Sun Aug 25 19:04:27 2019

Running: compiler (Compile Input) on template_syn|template_Implmnt
# Sun Aug 25 19:04:27 2019
Copied /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/synwork/template_comp.srs to /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.srs

compiler completed
# Sun Aug 25 19:04:28 2019

Return Code: 0
Run Time:00h:00m:01s

Running: multi_srs_gen (Multi-srs Generator) on template_syn|template_Implmnt
# Sun Aug 25 19:04:28 2019

multi_srs_gen completed
# Sun Aug 25 19:04:28 2019

Return Code: 0
Run Time:00h:00m:00s
Copied /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/synwork/template_mult.srs to /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.srs
Complete: Compile Process on template_syn|template_Implmnt

Running: premap (Pre-mapping) on template_syn|template_Implmnt
# Sun Aug 25 19:04:28 2019

premap completed with warnings
# Sun Aug 25 19:04:29 2019

Return Code: 1
Run Time:00h:00m:01s
Complete: Compile on template_syn|template_Implmnt

Running: map (Map) on template_syn|template_Implmnt
# Sun Aug 25 19:04:29 2019

Running: fpga_mapper (Map & Optimize) on template_syn|template_Implmnt
# Sun Aug 25 19:04:29 2019
Copied /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/synwork/template_m.srm to /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.srm

fpga_mapper completed with warnings
# Sun Aug 25 19:04:30 2019

Return Code: 1
Run Time:00h:00m:01s
Complete: Map on template_syn|template_Implmnt
Complete: Logic Synthesis on template_syn|template_Implmnt
log file: "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.srr"
Running: template_Implmnt in foreground

Running template_syn|template_Implmnt

Running: compile (Compile) on template_syn|template_Implmnt
# Sun Aug 25 19:05:22 2019

Running: compile_flow (Compile Process) on template_syn|template_Implmnt
# Sun Aug 25 19:05:22 2019

Running: compiler (Compile Input) on template_syn|template_Implmnt
# Sun Aug 25 19:05:22 2019
Copied /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/synwork/template_comp.srs to /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.srs

compiler completed
# Sun Aug 25 19:05:23 2019

Return Code: 0
Run Time:00h:00m:01s

Running: multi_srs_gen (Multi-srs Generator) on template_syn|template_Implmnt
# Sun Aug 25 19:05:23 2019

multi_srs_gen completed
# Sun Aug 25 19:05:24 2019

Return Code: 0
Run Time:00h:00m:01s
Copied /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/synwork/template_mult.srs to /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.srs
Complete: Compile Process on template_syn|template_Implmnt

Running: premap (Pre-mapping) on template_syn|template_Implmnt
# Sun Aug 25 19:05:24 2019

premap completed with warnings
# Sun Aug 25 19:05:24 2019

Return Code: 1
Run Time:00h:00m:00s
Complete: Compile on template_syn|template_Implmnt

Running: map (Map) on template_syn|template_Implmnt
# Sun Aug 25 19:05:24 2019

Running: fpga_mapper (Map & Optimize) on template_syn|template_Implmnt
# Sun Aug 25 19:05:24 2019
Copied /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/synwork/template_m.srm to /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.srm

fpga_mapper completed with warnings
# Sun Aug 25 19:05:25 2019

Return Code: 1
Run Time:00h:00m:01s
Complete: Map on template_syn|template_Implmnt

Running: par_synthesis (Place and Route Post-Synthesis) on template_syn|template_Implmnt
# Sun Aug 25 19:05:25 2019

Running: pr_2 (Place & Route (pr_2)) on template_syn|template_Implmnt
# Sun Aug 25 19:05:25 2019
Copying result file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.edf to /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/pr_2/template.edf
Copied /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.edf to /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/pr_2/template.edf
Copied /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.scf to /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/pr_2/template.scf

Running: LatticeSbPlaceAndRoute (Lattice iCE Place and Route) on template_syn|template_Implmnt
# Sun Aug 25 19:05:25 2019

LatticeSbPlaceAndRoute completed
# Sun Aug 25 19:05:26 2019

Return Code: 1
Run Time:00h:00m:01s
Complete: Place & Route (pr_2) on template_syn|template_Implmnt
Complete: Place and Route Post-Synthesis on template_syn|template_Implmnt
Complete: Logic Synthesis on template_syn|template_Implmnt
Note: Opening local project RTL file '/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.srs'
Opening object source file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v
Opening object source file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v
Opening object source file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v
Opening object source file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v
Opening object source file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v
log file: "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.srr"
Running: template_Implmnt in foreground

Running template_syn|template_Implmnt

Running: compile (Compile) on template_syn|template_Implmnt
# Sun Aug 25 19:07:39 2019

Running: compile_flow (Compile Process) on template_syn|template_Implmnt
# Sun Aug 25 19:07:39 2019

Running: compiler (Compile Input) on template_syn|template_Implmnt
# Sun Aug 25 19:07:39 2019
Copied /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/synwork/template_comp.srs to /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.srs

compiler completed
# Sun Aug 25 19:07:40 2019

Return Code: 0
Run Time:00h:00m:01s

Running: multi_srs_gen (Multi-srs Generator) on template_syn|template_Implmnt
# Sun Aug 25 19:07:40 2019

multi_srs_gen completed
# Sun Aug 25 19:07:41 2019

Return Code: 0
Run Time:00h:00m:01s
Copied /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/synwork/template_mult.srs to /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.srs
Complete: Compile Process on template_syn|template_Implmnt

Running: premap (Pre-mapping) on template_syn|template_Implmnt
# Sun Aug 25 19:07:41 2019

premap completed with warnings
# Sun Aug 25 19:07:41 2019

Return Code: 1
Run Time:00h:00m:00s
Complete: Compile on template_syn|template_Implmnt

Running: map (Map) on template_syn|template_Implmnt
# Sun Aug 25 19:07:41 2019

Running: fpga_mapper (Map & Optimize) on template_syn|template_Implmnt
# Sun Aug 25 19:07:41 2019
Copied /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/synwork/template_m.srm to /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.srm

fpga_mapper completed with warnings
# Sun Aug 25 19:07:42 2019

Return Code: 1
Run Time:00h:00m:01s
Complete: Map on template_syn|template_Implmnt

Running: par_synthesis (Place and Route Post-Synthesis) on template_syn|template_Implmnt
# Sun Aug 25 19:07:42 2019

Running: pr_2 (Place & Route (pr_2)) on template_syn|template_Implmnt
# Sun Aug 25 19:07:42 2019
Copying result file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.edf to /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/pr_2/template.edf
Copied /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.edf to /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/pr_2/template.edf
Copied /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.scf to /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/pr_2/template.scf

Running: LatticeSbPlaceAndRoute (Lattice iCE Place and Route) on template_syn|template_Implmnt
# Sun Aug 25 19:07:42 2019

LatticeSbPlaceAndRoute completed
# Sun Aug 25 19:07:43 2019

Return Code: 1
Run Time:00h:00m:01s
Complete: Place & Route (pr_2) on template_syn|template_Implmnt
Complete: Place and Route Post-Synthesis on template_syn|template_Implmnt
Complete: Logic Synthesis on template_syn|template_Implmnt
Opening object source file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v
Opening object source file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v
Opening object source file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v
Opening object source file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v
Opening object source file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v
Opening object source file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v
Opening object source file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v
log file: "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.srr"
Running: template_Implmnt in foreground

Running template_syn|template_Implmnt

Running: compile (Compile) on template_syn|template_Implmnt
# Sun Aug 25 19:09:03 2019

Running: compile_flow (Compile Process) on template_syn|template_Implmnt
# Sun Aug 25 19:09:03 2019

Running: compiler (Compile Input) on template_syn|template_Implmnt
# Sun Aug 25 19:09:03 2019
Copied /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/synwork/template_comp.srs to /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.srs

compiler completed
# Sun Aug 25 19:09:04 2019

Return Code: 0
Run Time:00h:00m:01s

Running: multi_srs_gen (Multi-srs Generator) on template_syn|template_Implmnt
# Sun Aug 25 19:09:04 2019

multi_srs_gen completed
# Sun Aug 25 19:09:04 2019

Return Code: 0
Run Time:00h:00m:00s
Copied /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/synwork/template_mult.srs to /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.srs
Complete: Compile Process on template_syn|template_Implmnt

Running: premap (Pre-mapping) on template_syn|template_Implmnt
# Sun Aug 25 19:09:04 2019

premap completed with warnings
# Sun Aug 25 19:09:05 2019

Return Code: 1
Run Time:00h:00m:01s
Complete: Compile on template_syn|template_Implmnt

Running: map (Map) on template_syn|template_Implmnt
# Sun Aug 25 19:09:05 2019

Running: fpga_mapper (Map & Optimize) on template_syn|template_Implmnt
# Sun Aug 25 19:09:05 2019
Copied /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/synwork/template_m.srm to /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.srm

fpga_mapper completed with warnings
# Sun Aug 25 19:09:06 2019

Return Code: 1
Run Time:00h:00m:01s
Complete: Map on template_syn|template_Implmnt

Running: par_synthesis (Place and Route Post-Synthesis) on template_syn|template_Implmnt
# Sun Aug 25 19:09:06 2019

Running: pr_2 (Place & Route (pr_2)) on template_syn|template_Implmnt
# Sun Aug 25 19:09:06 2019
Copying result file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.edf to /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/pr_2/template.edf
Copied /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.edf to /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/pr_2/template.edf
Copied /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.scf to /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/pr_2/template.scf

Running: LatticeSbPlaceAndRoute (Lattice iCE Place and Route) on template_syn|template_Implmnt
# Sun Aug 25 19:09:06 2019

LatticeSbPlaceAndRoute completed
# Sun Aug 25 19:09:06 2019

Return Code: 1
Run Time:00h:00m:00s
Complete: Place & Route (pr_2) on template_syn|template_Implmnt
Complete: Place and Route Post-Synthesis on template_syn|template_Implmnt
Complete: Logic Synthesis on template_syn|template_Implmnt
log file: "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.srr"
Running: template_Implmnt in foreground

Running template_syn|template_Implmnt

Running: compile (Compile) on template_syn|template_Implmnt
# Sun Aug 25 19:09:39 2019

Running: compile_flow (Compile Process) on template_syn|template_Implmnt
# Sun Aug 25 19:09:39 2019

Running: compiler (Compile Input) on template_syn|template_Implmnt
# Sun Aug 25 19:09:39 2019
Copied /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/synwork/template_comp.srs to /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.srs

compiler completed
# Sun Aug 25 19:09:40 2019

Return Code: 0
Run Time:00h:00m:01s

Running: multi_srs_gen (Multi-srs Generator) on template_syn|template_Implmnt
# Sun Aug 25 19:09:40 2019

multi_srs_gen completed
# Sun Aug 25 19:09:40 2019

Return Code: 0
Run Time:00h:00m:00s
Copied /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/synwork/template_mult.srs to /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.srs
Complete: Compile Process on template_syn|template_Implmnt

Running: premap (Pre-mapping) on template_syn|template_Implmnt
# Sun Aug 25 19:09:40 2019

premap completed with warnings
# Sun Aug 25 19:09:41 2019

Return Code: 1
Run Time:00h:00m:01s
Complete: Compile on template_syn|template_Implmnt

Running: map (Map) on template_syn|template_Implmnt
# Sun Aug 25 19:09:41 2019

Running: fpga_mapper (Map & Optimize) on template_syn|template_Implmnt
# Sun Aug 25 19:09:41 2019
Copied /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/synwork/template_m.srm to /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.srm

fpga_mapper completed with warnings
# Sun Aug 25 19:09:42 2019

Return Code: 1
Run Time:00h:00m:01s
Complete: Map on template_syn|template_Implmnt

Running: par_synthesis (Place and Route Post-Synthesis) on template_syn|template_Implmnt
# Sun Aug 25 19:09:42 2019

Running: pr_2 (Place & Route (pr_2)) on template_syn|template_Implmnt
# Sun Aug 25 19:09:42 2019
Copying result file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.edf to /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/pr_2/template.edf
Copied /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.edf to /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/pr_2/template.edf
Copied /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.scf to /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/pr_2/template.scf

Running: LatticeSbPlaceAndRoute (Lattice iCE Place and Route) on template_syn|template_Implmnt
# Sun Aug 25 19:09:42 2019

LatticeSbPlaceAndRoute completed
# Sun Aug 25 19:09:43 2019

Return Code: 1
Run Time:00h:00m:01s
Complete: Place & Route (pr_2) on template_syn|template_Implmnt
Complete: Place and Route Post-Synthesis on template_syn|template_Implmnt
Complete: Logic Synthesis on template_syn|template_Implmnt
log file: "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.srr"
Running: template_Implmnt in foreground

Running template_syn|template_Implmnt

Running: compile (Compile) on template_syn|template_Implmnt
# Sun Aug 25 19:11:45 2019

Running: compile_flow (Compile Process) on template_syn|template_Implmnt
# Sun Aug 25 19:11:45 2019

Running: compiler (Compile Input) on template_syn|template_Implmnt
# Sun Aug 25 19:11:45 2019
Copied /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/synwork/template_comp.srs to /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.srs

compiler completed
# Sun Aug 25 19:11:47 2019

Return Code: 0
Run Time:00h:00m:02s

Running: multi_srs_gen (Multi-srs Generator) on template_syn|template_Implmnt
# Sun Aug 25 19:11:47 2019

multi_srs_gen completed
# Sun Aug 25 19:11:47 2019

Return Code: 0
Run Time:00h:00m:00s
Copied /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/synwork/template_mult.srs to /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.srs
Complete: Compile Process on template_syn|template_Implmnt

Running: premap (Pre-mapping) on template_syn|template_Implmnt
# Sun Aug 25 19:11:47 2019

premap completed with warnings
# Sun Aug 25 19:11:47 2019

Return Code: 1
Run Time:00h:00m:00s
Complete: Compile on template_syn|template_Implmnt

Running: map (Map) on template_syn|template_Implmnt
# Sun Aug 25 19:11:47 2019

Running: fpga_mapper (Map & Optimize) on template_syn|template_Implmnt
# Sun Aug 25 19:11:47 2019
Copied /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/synwork/template_m.srm to /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.srm

fpga_mapper completed with warnings
# Sun Aug 25 19:11:49 2019

Return Code: 1
Run Time:00h:00m:02s
Complete: Map on template_syn|template_Implmnt

Running: par_synthesis (Place and Route Post-Synthesis) on template_syn|template_Implmnt
# Sun Aug 25 19:11:49 2019

Running: pr_2 (Place & Route (pr_2)) on template_syn|template_Implmnt
# Sun Aug 25 19:11:49 2019
Copying result file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.edf to /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/pr_2/template.edf
Copied /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.edf to /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/pr_2/template.edf
Copied /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.scf to /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/pr_2/template.scf

Running: LatticeSbPlaceAndRoute (Lattice iCE Place and Route) on template_syn|template_Implmnt
# Sun Aug 25 19:11:49 2019

LatticeSbPlaceAndRoute completed
# Sun Aug 25 19:11:50 2019

Return Code: 1
Run Time:00h:00m:01s
Complete: Place & Route (pr_2) on template_syn|template_Implmnt
Complete: Place and Route Post-Synthesis on template_syn|template_Implmnt
Complete: Logic Synthesis on template_syn|template_Implmnt
Running: prFlowContainer in foreground

Running: prFlowContainer
# Sun Aug 25 19:12:02 2019

Running: pr_2 (Place & Route (pr_2)) on template_syn|template_Implmnt
# Sun Aug 25 19:12:02 2019
Copying result file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.edf to /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/pr_2/template.edf
Copied /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.edf to /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/pr_2/template.edf
Copied /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.scf to /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/pr_2/template.scf

Running: LatticeSbPlaceAndRoute (Lattice iCE Place and Route) on template_syn|template_Implmnt
# Sun Aug 25 19:12:02 2019

LatticeSbPlaceAndRoute completed
# Sun Aug 25 19:12:02 2019

Return Code: 1
Run Time:00h:00m:00s
Complete: Place & Route (pr_2) on template_syn|template_Implmnt
Complete: prFlowContainer
Note: Opening local project RTL file '/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.srs'
Opening object source file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v
Opening object source file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v
Opening object source file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v
log file: "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.srr"
Running: template_Implmnt in foreground

Running template_syn|template_Implmnt

Running: compile (Compile) on template_syn|template_Implmnt
# Sun Aug 25 19:16:39 2019

Running: compile_flow (Compile Process) on template_syn|template_Implmnt
# Sun Aug 25 19:16:39 2019

Running: compiler (Compile Input) on template_syn|template_Implmnt
# Sun Aug 25 19:16:39 2019
Copied /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/synwork/template_comp.srs to /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.srs

compiler completed
# Sun Aug 25 19:16:40 2019

Return Code: 0
Run Time:00h:00m:01s

Running: multi_srs_gen (Multi-srs Generator) on template_syn|template_Implmnt
# Sun Aug 25 19:16:40 2019

multi_srs_gen completed
# Sun Aug 25 19:16:40 2019

Return Code: 0
Run Time:00h:00m:00s
Copied /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/synwork/template_mult.srs to /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.srs
Complete: Compile Process on template_syn|template_Implmnt

Running: premap (Pre-mapping) on template_syn|template_Implmnt
# Sun Aug 25 19:16:41 2019

premap completed with warnings
# Sun Aug 25 19:16:41 2019

Return Code: 1
Run Time:00h:00m:00s
Complete: Compile on template_syn|template_Implmnt

Running: map (Map) on template_syn|template_Implmnt
# Sun Aug 25 19:16:41 2019

Running: fpga_mapper (Map & Optimize) on template_syn|template_Implmnt
# Sun Aug 25 19:16:41 2019
Copied /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/synwork/template_m.srm to /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.srm

fpga_mapper completed with warnings
# Sun Aug 25 19:16:43 2019

Return Code: 1
Run Time:00h:00m:02s
Complete: Map on template_syn|template_Implmnt

Running: par_synthesis (Place and Route Post-Synthesis) on template_syn|template_Implmnt
# Sun Aug 25 19:16:43 2019

Running: pr_2 (Place & Route (pr_2)) on template_syn|template_Implmnt
# Sun Aug 25 19:16:43 2019
Copying result file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.edf to /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/pr_2/template.edf
Copied /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.edf to /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/pr_2/template.edf
Copied /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.scf to /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/pr_2/template.scf

Running: LatticeSbPlaceAndRoute (Lattice iCE Place and Route) on template_syn|template_Implmnt
# Sun Aug 25 19:16:43 2019
Opening object source file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v

LatticeSbPlaceAndRoute completed
# Sun Aug 25 19:17:22 2019

Return Code: 1
Run Time:00h:00m:39s
Complete: Place & Route (pr_2) on template_syn|template_Implmnt
Complete: Place and Route Post-Synthesis on template_syn|template_Implmnt
Complete: Logic Synthesis on template_syn|template_Implmnt
log file: "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.srr"
Running: template_Implmnt in foreground

Running template_syn|template_Implmnt

Running: compile (Compile) on template_syn|template_Implmnt
# Sun Aug 25 19:17:29 2019

Running: compile_flow (Compile Process) on template_syn|template_Implmnt
# Sun Aug 25 19:17:29 2019

Running: compiler (Compile Input) on template_syn|template_Implmnt
# Sun Aug 25 19:17:29 2019
Copied /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/synwork/template_comp.srs to /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.srs

compiler completed
# Sun Aug 25 19:17:30 2019

Return Code: 0
Run Time:00h:00m:01s

Running: multi_srs_gen (Multi-srs Generator) on template_syn|template_Implmnt
# Sun Aug 25 19:17:30 2019

multi_srs_gen completed
# Sun Aug 25 19:17:30 2019

Return Code: 0
Run Time:00h:00m:00s
Copied /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/synwork/template_mult.srs to /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.srs
Complete: Compile Process on template_syn|template_Implmnt

Running: premap (Pre-mapping) on template_syn|template_Implmnt
# Sun Aug 25 19:17:30 2019

premap completed with warnings
# Sun Aug 25 19:17:31 2019

Return Code: 1
Run Time:00h:00m:01s
Complete: Compile on template_syn|template_Implmnt

Running: map (Map) on template_syn|template_Implmnt
# Sun Aug 25 19:17:31 2019

Running: fpga_mapper (Map & Optimize) on template_syn|template_Implmnt
# Sun Aug 25 19:17:31 2019
Copied /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/synwork/template_m.srm to /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.srm

fpga_mapper completed with warnings
# Sun Aug 25 19:17:33 2019

Return Code: 1
Run Time:00h:00m:02s
Complete: Map on template_syn|template_Implmnt

Running: par_synthesis (Place and Route Post-Synthesis) on template_syn|template_Implmnt
# Sun Aug 25 19:17:33 2019

Running: pr_2 (Place & Route (pr_2)) on template_syn|template_Implmnt
# Sun Aug 25 19:17:33 2019
Copying result file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.edf to /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/pr_2/template.edf
Copied /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.edf to /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/pr_2/template.edf
Copied /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.scf to /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/pr_2/template.scf

Running: LatticeSbPlaceAndRoute (Lattice iCE Place and Route) on template_syn|template_Implmnt
# Sun Aug 25 19:17:33 2019

LatticeSbPlaceAndRoute completed
# Sun Aug 25 19:18:12 2019

Return Code: 1
Run Time:00h:00m:39s
Complete: Place & Route (pr_2) on template_syn|template_Implmnt
Complete: Place and Route Post-Synthesis on template_syn|template_Implmnt
Complete: Logic Synthesis on template_syn|template_Implmnt
log file: "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.srr"
Running: template_Implmnt in foreground

Running template_syn|template_Implmnt

Running: compile (Compile) on template_syn|template_Implmnt
# Sun Aug 25 19:19:27 2019

Running: compile_flow (Compile Process) on template_syn|template_Implmnt
# Sun Aug 25 19:19:27 2019

Running: compiler (Compile Input) on template_syn|template_Implmnt
# Sun Aug 25 19:19:27 2019
Copied /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/synwork/template_comp.srs to /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.srs

compiler completed
# Sun Aug 25 19:19:29 2019

Return Code: 0
Run Time:00h:00m:02s

Running: multi_srs_gen (Multi-srs Generator) on template_syn|template_Implmnt
# Sun Aug 25 19:19:29 2019

multi_srs_gen completed
# Sun Aug 25 19:19:29 2019

Return Code: 0
Run Time:00h:00m:00s
Copied /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/synwork/template_mult.srs to /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.srs
Complete: Compile Process on template_syn|template_Implmnt

Running: premap (Pre-mapping) on template_syn|template_Implmnt
# Sun Aug 25 19:19:29 2019

premap completed with warnings
# Sun Aug 25 19:19:30 2019

Return Code: 1
Run Time:00h:00m:01s
Complete: Compile on template_syn|template_Implmnt

Running: map (Map) on template_syn|template_Implmnt
# Sun Aug 25 19:19:30 2019

Running: fpga_mapper (Map & Optimize) on template_syn|template_Implmnt
# Sun Aug 25 19:19:30 2019
Copied /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/synwork/template_m.srm to /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.srm

fpga_mapper completed with warnings
# Sun Aug 25 19:19:31 2019

Return Code: 1
Run Time:00h:00m:01s
Complete: Map on template_syn|template_Implmnt

Running: par_synthesis (Place and Route Post-Synthesis) on template_syn|template_Implmnt
# Sun Aug 25 19:19:31 2019

Running: pr_2 (Place & Route (pr_2)) on template_syn|template_Implmnt
# Sun Aug 25 19:19:31 2019
Copying result file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.edf to /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/pr_2/template.edf
Copied /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.edf to /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/pr_2/template.edf
Copied /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.scf to /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/pr_2/template.scf

Running: LatticeSbPlaceAndRoute (Lattice iCE Place and Route) on template_syn|template_Implmnt
# Sun Aug 25 19:19:31 2019
Opening object source file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v
Opening object source file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v

LatticeSbPlaceAndRoute completed
# Sun Aug 25 19:20:10 2019

Return Code: 1
Run Time:00h:00m:39s
Complete: Place & Route (pr_2) on template_syn|template_Implmnt
Complete: Place and Route Post-Synthesis on template_syn|template_Implmnt
Complete: Logic Synthesis on template_syn|template_Implmnt
log file: "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.srr"
Running: template_Implmnt in foreground

Running template_syn|template_Implmnt

Running: compile (Compile) on template_syn|template_Implmnt
# Sun Aug 25 19:20:18 2019

Running: compile_flow (Compile Process) on template_syn|template_Implmnt
# Sun Aug 25 19:20:18 2019

Running: compiler (Compile Input) on template_syn|template_Implmnt
# Sun Aug 25 19:20:18 2019
Copied /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/synwork/template_comp.srs to /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.srs

compiler completed
# Sun Aug 25 19:20:19 2019

Return Code: 0
Run Time:00h:00m:01s

Running: multi_srs_gen (Multi-srs Generator) on template_syn|template_Implmnt
# Sun Aug 25 19:20:19 2019

multi_srs_gen completed
# Sun Aug 25 19:20:20 2019

Return Code: 0
Run Time:00h:00m:01s
Copied /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/synwork/template_mult.srs to /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.srs
Complete: Compile Process on template_syn|template_Implmnt

Running: premap (Pre-mapping) on template_syn|template_Implmnt
# Sun Aug 25 19:20:20 2019

premap completed with warnings
# Sun Aug 25 19:20:20 2019

Return Code: 1
Run Time:00h:00m:00s
Complete: Compile on template_syn|template_Implmnt

Running: map (Map) on template_syn|template_Implmnt
# Sun Aug 25 19:20:20 2019

Running: fpga_mapper (Map & Optimize) on template_syn|template_Implmnt
# Sun Aug 25 19:20:20 2019
Copied /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/synwork/template_m.srm to /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.srm

fpga_mapper completed with warnings
# Sun Aug 25 19:20:22 2019

Return Code: 1
Run Time:00h:00m:02s
Complete: Map on template_syn|template_Implmnt

Running: par_synthesis (Place and Route Post-Synthesis) on template_syn|template_Implmnt
# Sun Aug 25 19:20:22 2019

Running: pr_2 (Place & Route (pr_2)) on template_syn|template_Implmnt
# Sun Aug 25 19:20:22 2019
Copying result file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.edf to /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/pr_2/template.edf
Copied /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.edf to /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/pr_2/template.edf
Copied /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.scf to /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/pr_2/template.scf

Running: LatticeSbPlaceAndRoute (Lattice iCE Place and Route) on template_syn|template_Implmnt
# Sun Aug 25 19:20:22 2019

LatticeSbPlaceAndRoute completed
# Sun Aug 25 19:21:06 2019

Return Code: 1
Run Time:00h:00m:44s
Complete: Place & Route (pr_2) on template_syn|template_Implmnt
Complete: Place and Route Post-Synthesis on template_syn|template_Implmnt
Complete: Logic Synthesis on template_syn|template_Implmnt
log file: "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.srr"
Running: template_Implmnt in foreground

Running template_syn|template_Implmnt

Running: compile (Compile) on template_syn|template_Implmnt
# Sun Aug 25 19:22:27 2019

Running: compile_flow (Compile Process) on template_syn|template_Implmnt
# Sun Aug 25 19:22:27 2019

Running: compiler (Compile Input) on template_syn|template_Implmnt
# Sun Aug 25 19:22:27 2019
Copied /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/synwork/template_comp.srs to /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.srs

compiler completed
# Sun Aug 25 19:22:28 2019

Return Code: 0
Run Time:00h:00m:01s

Running: multi_srs_gen (Multi-srs Generator) on template_syn|template_Implmnt
# Sun Aug 25 19:22:28 2019

multi_srs_gen completed
# Sun Aug 25 19:22:28 2019

Return Code: 0
Run Time:00h:00m:00s
Copied /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/synwork/template_mult.srs to /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.srs
Complete: Compile Process on template_syn|template_Implmnt

Running: premap (Pre-mapping) on template_syn|template_Implmnt
# Sun Aug 25 19:22:28 2019

premap completed with warnings
# Sun Aug 25 19:22:29 2019

Return Code: 1
Run Time:00h:00m:01s
Complete: Compile on template_syn|template_Implmnt

Running: map (Map) on template_syn|template_Implmnt
# Sun Aug 25 19:22:29 2019

Running: fpga_mapper (Map & Optimize) on template_syn|template_Implmnt
# Sun Aug 25 19:22:29 2019
Copied /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/synwork/template_m.srm to /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.srm

fpga_mapper completed with warnings
# Sun Aug 25 19:22:31 2019

Return Code: 1
Run Time:00h:00m:02s
Complete: Map on template_syn|template_Implmnt

Running: par_synthesis (Place and Route Post-Synthesis) on template_syn|template_Implmnt
# Sun Aug 25 19:22:31 2019

Running: pr_2 (Place & Route (pr_2)) on template_syn|template_Implmnt
# Sun Aug 25 19:22:31 2019
Copying result file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.edf to /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/pr_2/template.edf
Copied /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.edf to /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/pr_2/template.edf
Copied /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.scf to /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/pr_2/template.scf

Running: LatticeSbPlaceAndRoute (Lattice iCE Place and Route) on template_syn|template_Implmnt
# Sun Aug 25 19:22:31 2019
Opening object source file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v
Opening object source file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v

LatticeSbPlaceAndRoute completed
# Sun Aug 25 19:23:14 2019

Return Code: 1
Run Time:00h:00m:43s
Complete: Place & Route (pr_2) on template_syn|template_Implmnt
Complete: Place and Route Post-Synthesis on template_syn|template_Implmnt
Complete: Logic Synthesis on template_syn|template_Implmnt
log file: "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.srr"
Running: template_Implmnt in foreground

Running template_syn|template_Implmnt

Running: compile (Compile) on template_syn|template_Implmnt
# Sun Aug 25 19:23:56 2019

Running: compile_flow (Compile Process) on template_syn|template_Implmnt
# Sun Aug 25 19:23:56 2019

Running: compiler (Compile Input) on template_syn|template_Implmnt
# Sun Aug 25 19:23:56 2019
Copied /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/synwork/template_comp.srs to /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.srs

compiler completed
# Sun Aug 25 19:23:58 2019

Return Code: 0
Run Time:00h:00m:02s

Running: multi_srs_gen (Multi-srs Generator) on template_syn|template_Implmnt
# Sun Aug 25 19:23:58 2019

multi_srs_gen completed
# Sun Aug 25 19:23:58 2019

Return Code: 0
Run Time:00h:00m:00s
Copied /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/synwork/template_mult.srs to /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.srs
Complete: Compile Process on template_syn|template_Implmnt

Running: premap (Pre-mapping) on template_syn|template_Implmnt
# Sun Aug 25 19:23:58 2019

premap completed with warnings
# Sun Aug 25 19:23:58 2019

Return Code: 1
Run Time:00h:00m:00s
Complete: Compile on template_syn|template_Implmnt

Running: map (Map) on template_syn|template_Implmnt
# Sun Aug 25 19:23:58 2019

Running: fpga_mapper (Map & Optimize) on template_syn|template_Implmnt
# Sun Aug 25 19:23:58 2019
Copied /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/synwork/template_m.srm to /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.srm

fpga_mapper completed with warnings
# Sun Aug 25 19:24:00 2019

Return Code: 1
Run Time:00h:00m:02s
Complete: Map on template_syn|template_Implmnt

Running: par_synthesis (Place and Route Post-Synthesis) on template_syn|template_Implmnt
# Sun Aug 25 19:24:00 2019

Running: pr_2 (Place & Route (pr_2)) on template_syn|template_Implmnt
# Sun Aug 25 19:24:00 2019
Copying result file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.edf to /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/pr_2/template.edf
Copied /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.edf to /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/pr_2/template.edf
Copied /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.scf to /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/pr_2/template.scf

Running: LatticeSbPlaceAndRoute (Lattice iCE Place and Route) on template_syn|template_Implmnt
# Sun Aug 25 19:24:00 2019

LatticeSbPlaceAndRoute completed
# Sun Aug 25 19:24:39 2019

Return Code: 1
Run Time:00h:00m:39s
Complete: Place & Route (pr_2) on template_syn|template_Implmnt
Complete: Place and Route Post-Synthesis on template_syn|template_Implmnt
Complete: Logic Synthesis on template_syn|template_Implmnt
log file: "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.srr"
Running: template_Implmnt in foreground

Running template_syn|template_Implmnt

Running: compile (Compile) on template_syn|template_Implmnt
# Sun Aug 25 19:28:39 2019

Running: compile_flow (Compile Process) on template_syn|template_Implmnt
# Sun Aug 25 19:28:39 2019

Running: compiler (Compile Input) on template_syn|template_Implmnt
# Sun Aug 25 19:28:39 2019
compiler exited with errors
Job failed on: template_syn|template_Implmnt

Job: "compiler" terminated with error status: 2
See log file: "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/synlog/template_compiler.srr"
# Sun Aug 25 19:28:39 2019

Return Code: 2
Run Time:00h:00m:00s
Complete: Compile Process on template_syn|template_Implmnt
Complete: Compile on template_syn|template_Implmnt
Complete: Logic Synthesis on template_syn|template_Implmnt
Opening object source file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v
log file: "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.srr"
Running: template_Implmnt in foreground

Running template_syn|template_Implmnt

Running: compile (Compile) on template_syn|template_Implmnt
# Sun Aug 25 19:29:08 2019

Running: compile_flow (Compile Process) on template_syn|template_Implmnt
# Sun Aug 25 19:29:08 2019

Running: compiler (Compile Input) on template_syn|template_Implmnt
# Sun Aug 25 19:29:08 2019
Copied /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/synwork/template_comp.srs to /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.srs

compiler completed
# Sun Aug 25 19:29:09 2019

Return Code: 0
Run Time:00h:00m:01s

Running: multi_srs_gen (Multi-srs Generator) on template_syn|template_Implmnt
# Sun Aug 25 19:29:09 2019

multi_srs_gen completed
# Sun Aug 25 19:29:10 2019

Return Code: 0
Run Time:00h:00m:01s
Copied /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/synwork/template_mult.srs to /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.srs
Complete: Compile Process on template_syn|template_Implmnt

Running: premap (Pre-mapping) on template_syn|template_Implmnt
# Sun Aug 25 19:29:10 2019

premap completed with warnings
# Sun Aug 25 19:29:10 2019

Return Code: 1
Run Time:00h:00m:00s
Complete: Compile on template_syn|template_Implmnt

Running: map (Map) on template_syn|template_Implmnt
# Sun Aug 25 19:29:10 2019

Running: fpga_mapper (Map & Optimize) on template_syn|template_Implmnt
# Sun Aug 25 19:29:10 2019
Copied /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/synwork/template_m.srm to /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.srm

fpga_mapper completed with warnings
# Sun Aug 25 19:29:12 2019

Return Code: 1
Run Time:00h:00m:02s
Complete: Map on template_syn|template_Implmnt

Running: par_synthesis (Place and Route Post-Synthesis) on template_syn|template_Implmnt
# Sun Aug 25 19:29:12 2019

Running: pr_2 (Place & Route (pr_2)) on template_syn|template_Implmnt
# Sun Aug 25 19:29:12 2019
Copying result file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.edf to /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/pr_2/template.edf
Copied /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.edf to /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/pr_2/template.edf
Copied /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.scf to /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/pr_2/template.scf

Running: LatticeSbPlaceAndRoute (Lattice iCE Place and Route) on template_syn|template_Implmnt
# Sun Aug 25 19:29:12 2019
Opening object source file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/coms.v

LatticeSbPlaceAndRoute completed
# Sun Aug 25 19:29:55 2019

Return Code: 1
Run Time:00h:00m:43s
Complete: Place & Route (pr_2) on template_syn|template_Implmnt
Complete: Place and Route Post-Synthesis on template_syn|template_Implmnt
Complete: Logic Synthesis on template_syn|template_Implmnt
log file: "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.srr"
Running: template_Implmnt in foreground

Running template_syn|template_Implmnt

Running: compile (Compile) on template_syn|template_Implmnt
# Sun Aug 25 19:30:04 2019

Running: compile_flow (Compile Process) on template_syn|template_Implmnt
# Sun Aug 25 19:30:04 2019

Running: compiler (Compile Input) on template_syn|template_Implmnt
# Sun Aug 25 19:30:04 2019
Copied /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/synwork/template_comp.srs to /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.srs

compiler completed
# Sun Aug 25 19:30:05 2019

Return Code: 0
Run Time:00h:00m:01s

Running: multi_srs_gen (Multi-srs Generator) on template_syn|template_Implmnt
# Sun Aug 25 19:30:05 2019

multi_srs_gen completed
# Sun Aug 25 19:30:05 2019

Return Code: 0
Run Time:00h:00m:00s
Copied /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/synwork/template_mult.srs to /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.srs
Complete: Compile Process on template_syn|template_Implmnt

Running: premap (Pre-mapping) on template_syn|template_Implmnt
# Sun Aug 25 19:30:05 2019

premap completed with warnings
# Sun Aug 25 19:30:06 2019

Return Code: 1
Run Time:00h:00m:01s
Complete: Compile on template_syn|template_Implmnt

Running: map (Map) on template_syn|template_Implmnt
# Sun Aug 25 19:30:06 2019

Running: fpga_mapper (Map & Optimize) on template_syn|template_Implmnt
# Sun Aug 25 19:30:06 2019
Copied /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/synwork/template_m.srm to /home/letrend/works/media/external/iCEcube2/synpbase/bin/synplify_pro: 137: [: unexpected operator
/media/external/iCEcube2/synpbase/bin/synplify_pro: 151: [: !=: argument expected
/media/external/iCEcube2/synpbase/bin/synplify_pro: 321: /media/external/iCEcube2/synpbase/bin/config/execute: Syntax error: "(" unexpected (expecting ";;")
pace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.srm

fpga_mapper completed with warnings
# Sun Aug 25 19:30:08 2019

Return Code: 1
Run Time:00h:00m:02s
Complete: Map on template_syn|template_Implmnt

Running: par_synthesis (Place and Route Post-Synthesis) on template_syn|template_Implmnt
# Sun Aug 25 19:30:08 2019

Running: pr_2 (Place & Route (pr_2)) on template_syn|template_Implmnt
# Sun Aug 25 19:30:08 2019
Copying result file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.edf to /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/pr_2/template.edf
Copied /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.edf to /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/pr_2/template.edf
Copied /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.scf to /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/pr_2/template.scf

Running: LatticeSbPlaceAndRoute (Lattice iCE Place and Route) on template_syn|template_Implmnt
# Sun Aug 25 19:30:08 2019
Opening object source file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/coms.v
Opening object source file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/coms.v

LatticeSbPlaceAndRoute completed
# Sun Aug 25 19:30:51 2019

Return Code: 1
Run Time:00h:00m:43s
Complete: Place & Route (pr_2) on template_syn|template_Implmnt
Complete: Place and Route Post-Synthesis on template_syn|template_Implmnt
Complete: Logic Synthesis on template_syn|template_Implmnt
log file: "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.srr"
Running: template_Implmnt in foreground

Running template_syn|template_Implmnt

Running: compile (Compile) on template_syn|template_Implmnt
# Sun Aug 25 19:31:10 2019

Running: compile_flow (Compile Process) on template_syn|template_Implmnt
# Sun Aug 25 19:31:10 2019

Running: compiler (Compile Input) on template_syn|template_Implmnt
# Sun Aug 25 19:31:10 2019
compiler exited with errors
Job failed on: template_syn|template_Implmnt

Job: "compiler" terminated with error status: 2
See log file: "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/synlog/template_compiler.srr"
# Sun Aug 25 19:31:10 2019

Return Code: 2
Run Time:00h:00m:00s
Complete: Compile Process on template_syn|template_Implmnt
Complete: Compile on template_syn|template_Implmnt
Complete: Logic Synthesis on template_syn|template_Implmnt
Opening object source file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/coms.v
log file: "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.srr"
Running: template_Implmnt in foreground

Running template_syn|template_Implmnt

Running: compile (Compile) on template_syn|template_Implmnt
# Sun Aug 25 19:31:22 2019

Running: compile_flow (Compile Process) on template_syn|template_Implmnt
# Sun Aug 25 19:31:22 2019

Running: compiler (Compile Input) on template_syn|template_Implmnt
# Sun Aug 25 19:31:22 2019
Copied /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/synwork/template_comp.srs to /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.srs

compiler completed
# Sun Aug 25 19:31:23 2019

Return Code: 0
Run Time:00h:00m:01s

Running: multi_srs_gen (Multi-srs Generator) on template_syn|template_Implmnt
# Sun Aug 25 19:31:23 2019

multi_srs_gen completed
# Sun Aug 25 19:31:24 2019

Return Code: 0
Run Time:00h:00m:01s
Copied /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/synwork/template_mult.srs to /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.srs
Complete: Compile Process on template_syn|template_Implmnt

Running: premap (Pre-mapping) on template_syn|template_Implmnt
# Sun Aug 25 19:31:24 2019

premap completed with warnings
# Sun Aug 25 19:31:24 2019

Return Code: 1
Run Time:00h:00m:00s
Complete: Compile on template_syn|template_Implmnt

Running: map (Map) on template_syn|template_Implmnt
# Sun Aug 25 19:31:24 2019

Running: fpga_mapper (Map & Optimize) on template_syn|template_Implmnt
# Sun Aug 25 19:31:24 2019
Copied /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/synwork/template_m.srm to /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.srm

fpga_mapper completed with warnings
# Sun Aug 25 19:31:26 2019

Return Code: 1
Run Time:00h:00m:02s
Complete: Map on template_syn|template_Implmnt

Running: par_synthesis (Place and Route Post-Synthesis) on template_syn|template_Implmnt
# Sun Aug 25 19:31:26 2019

Running: pr_2 (Place & Route (pr_2)) on template_syn|template_Implmnt
# Sun Aug 25 19:31:26 2019
Copying result file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.edf to /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/pr_2/template.edf
Copied /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.edf to /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/pr_2/template.edf
Copied /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.scf to /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/pr_2/template.scf

Running: LatticeSbPlaceAndRoute (Lattice iCE Place and Route) on template_syn|template_Implmnt
# Sun Aug 25 19:31:26 2019

LatticeSbPlaceAndRoute completed
# Sun Aug 25 19:32:10 2019

Return Code: 1
Run Time:00h:00m:44s
Complete: Place & Route (pr_2) on template_syn|template_Implmnt
Complete: Place and Route Post-Synthesis on template_syn|template_Implmnt
Complete: Logic Synthesis on template_syn|template_Implmnt
log file: "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.srr"
Running: template_Implmnt in foreground

Running template_syn|template_Implmnt

Running: compile (Compile) on template_syn|template_Implmnt
# Sun Aug 25 19:32:32 2019

Running: compile_flow (Compile Process) on template_syn|template_Implmnt
# Sun Aug 25 19:32:32 2019

Running: compiler (Compile Input) on template_syn|template_Implmnt
# Sun Aug 25 19:32:32 2019
Copied /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/synwork/template_comp.srs to /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.srs

compiler completed
# Sun Aug 25 19:32:34 2019

Return Code: 0
Run Time:00h:00m:02s

Running: multi_srs_gen (Multi-srs Generator) on template_syn|template_Implmnt
# Sun Aug 25 19:32:34 2019

multi_srs_gen completed
# Sun Aug 25 19:32:34 2019

Return Code: 0
Run Time:00h:00m:00s
Copied /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/synwork/template_mult.srs to /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.srs
Complete: Compile Process on template_syn|template_Implmnt

Running: premap (Pre-mapping) on template_syn|template_Implmnt
# Sun Aug 25 19:32:34 2019

premap completed with warnings
# Sun Aug 25 19:32:35 2019

Return Code: 1
Run Time:00h:00m:01s
Complete: Compile on template_syn|template_Implmnt

Running: map (Map) on template_syn|template_Implmnt
# Sun Aug 25 19:32:35 2019

Running: fpga_mapper (Map & Optimize) on template_syn|template_Implmnt
# Sun Aug 25 19:32:35 2019
Copied /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/synwork/template_m.srm to /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.srm

fpga_mapper completed with warnings
# Sun Aug 25 19:32:37 2019

Return Code: 1
Run Time:00h:00m:02s
Complete: Map on template_syn|template_Implmnt

Running: par_synthesis (Place and Route Post-Synthesis) on template_syn|template_Implmnt
# Sun Aug 25 19:32:37 2019

Running: pr_2 (Place & Route (pr_2)) on template_syn|template_Implmnt
# Sun Aug 25 19:32:37 2019
Copying result file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.edf to /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/pr_2/template.edf
Copied /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.edf to /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/pr_2/template.edf
Copied /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.scf to /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/pr_2/template.scf

Running: LatticeSbPlaceAndRoute (Lattice iCE Place and Route) on template_syn|template_Implmnt
# Sun Aug 25 19:32:37 2019
Opening object source file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.srr

LatticeSbPlaceAndRoute completed
# Sun Aug 25 19:33:20 2019

Return Code: 1
Run Time:00h:00m:43s
Complete: Place & Route (pr_2) on template_syn|template_Implmnt
Complete: Place and Route Post-Synthesis on template_syn|template_Implmnt
Complete: Logic Synthesis on template_syn|template_Implmnt
Opening object source file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/coms.v
Opening object source file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/coms.v
log file: "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.srr"
Running: template_Implmnt in foreground

Running template_syn|template_Implmnt

Running: compile (Compile) on template_syn|template_Implmnt
# Sun Aug 25 19:34:51 2019

Running: compile_flow (Compile Process) on template_syn|template_Implmnt
# Sun Aug 25 19:34:51 2019

Running: compiler (Compile Input) on template_syn|template_Implmnt
# Sun Aug 25 19:34:51 2019
Copied /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/synwork/template_comp.srs to /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.srs

compiler completed
# Sun Aug 25 19:34:52 2019

Return Code: 0
Run Time:00h:00m:01s

Running: multi_srs_gen (Multi-srs Generator) on template_syn|template_Implmnt
# Sun Aug 25 19:34:52 2019

multi_srs_gen completed
# Sun Aug 25 19:34:53 2019

Return Code: 0
Run Time:00h:00m:01s
Copied /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/synwork/template_mult.srs to /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.srs
Complete: Compile Process on template_syn|template_Implmnt

Running: premap (Pre-mapping) on template_syn|template_Implmnt
# Sun Aug 25 19:34:53 2019

premap completed with warnings
# Sun Aug 25 19:34:53 2019

Return Code: 1
Run Time:00h:00m:00s
Complete: Compile on template_syn|template_Implmnt

Running: map (Map) on template_syn|template_Implmnt
# Sun Aug 25 19:34:53 2019

Running: fpga_mapper (Map & Optimize) on template_syn|template_Implmnt
# Sun Aug 25 19:34:53 2019
Copied /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/synwork/template_m.srm to /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.srm

fpga_mapper completed with warnings
# Sun Aug 25 19:34:55 2019

Return Code: 1
Run Time:00h:00m:02s
Complete: Map on template_syn|template_Implmnt

Running: par_synthesis (Place and Route Post-Synthesis) on template_syn|template_Implmnt
# Sun Aug 25 19:34:55 2019

Running: pr_2 (Place & Route (pr_2)) on template_syn|template_Implmnt
# Sun Aug 25 19:34:55 2019
Copying result file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.edf to /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/pr_2/template.edf
Copied /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.edf to /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/pr_2/template.edf
Copied /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.scf to /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/pr_2/template.scf

Running: LatticeSbPlaceAndRoute (Lattice iCE Place and Route) on template_syn|template_Implmnt
# Sun Aug 25 19:34:55 2019

LatticeSbPlaceAndRoute completed
# Sun Aug 25 19:35:40 2019

Return Code: 1
Run Time:00h:00m:45s
Complete: Place & Route (pr_2) on template_syn|template_Implmnt
Complete: Place and Route Post-Synthesis on template_syn|template_Implmnt
Complete: Logic Synthesis on template_syn|template_Implmnt
log file: "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.srr"
Running: template_Implmnt in foreground

Running template_syn|template_Implmnt

Running: compile (Compile) on template_syn|template_Implmnt
# Sun Aug 25 19:36:09 2019

Running: compile_flow (Compile Process) on template_syn|template_Implmnt
# Sun Aug 25 19:36:09 2019

Running: compiler (Compile Input) on template_syn|template_Implmnt
# Sun Aug 25 19:36:09 2019
compiler exited with errors
Job failed on: template_syn|template_Implmnt

Job: "compiler" terminated with error status: 2
See log file: "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/synlog/template_compiler.srr"
# Sun Aug 25 19:36:10 2019

Return Code: 2
Run Time:00h:00m:01s
Complete: Compile Process on template_syn|template_Implmnt
Complete: Compile on template_syn|template_Implmnt
Complete: Logic Synthesis on template_syn|template_Implmnt
Opening object source file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/coms.v
log file: "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.srr"
Running: template_Implmnt in foreground

Running template_syn|template_Implmnt

Running: compile (Compile) on template_syn|template_Implmnt
# Sun Aug 25 19:37:54 2019

Running: compile_flow (Compile Process) on template_syn|template_Implmnt
# Sun Aug 25 19:37:54 2019

Running: compiler (Compile Input) on template_syn|template_Implmnt
# Sun Aug 25 19:37:54 2019
Copied /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/synwork/template_comp.srs to /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.srs

compiler completed
# Sun Aug 25 19:37:56 2019

Return Code: 0
Run Time:00h:00m:02s

Running: multi_srs_gen (Multi-srs Generator) on template_syn|template_Implmnt
# Sun Aug 25 19:37:56 2019

multi_srs_gen completed
# Sun Aug 25 19:37:56 2019

Return Code: 0
Run Time:00h:00m:00s
Copied /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/synwork/template_mult.srs to /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.srs
Complete: Compile Process on template_syn|template_Implmnt

Running: premap (Pre-mapping) on template_syn|template_Implmnt
# Sun Aug 25 19:37:56 2019

premap completed with warnings
# Sun Aug 25 19:37:56 2019

Return Code: 1
Run Time:00h:00m:00s
Complete: Compile on template_syn|template_Implmnt

Running: map (Map) on template_syn|template_Implmnt
# Sun Aug 25 19:37:56 2019

Running: fpga_mapper (Map & Optimize) on template_syn|template_Implmnt
# Sun Aug 25 19:37:56 2019
Copied /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/synwork/template_m.srm to /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.srm

fpga_mapper completed with warnings
# Sun Aug 25 19:37:59 2019

Return Code: 1
Run Time:00h:00m:03s
Complete: Map on template_syn|template_Implmnt

Running: par_synthesis (Place and Route Post-Synthesis) on template_syn|template_Implmnt
# Sun Aug 25 19:37:59 2019

Running: pr_2 (Place & Route (pr_2)) on template_syn|template_Implmnt
# Sun Aug 25 19:37:59 2019
Copying result file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.edf to /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/pr_2/template.edf
Copied /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.edf to /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/pr_2/template.edf
Copied /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.scf to /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/pr_2/template.scf

Running: LatticeSbPlaceAndRoute (Lattice iCE Place and Route) on template_syn|template_Implmnt
# Sun Aug 25 19:37:59 2019
Opening object source file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/coms.v
Opening object source file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/roboy_fpga_code/roboy_fpga_code/uart/uart_tx.v

LatticeSbPlaceAndRoute completed
# Sun Aug 25 19:38:42 2019

Return Code: 1
Run Time:00h:00m:43s
Complete: Place & Route (pr_2) on template_syn|template_Implmnt
Complete: Place and Route Post-Synthesis on template_syn|template_Implmnt
Complete: Logic Synthesis on template_syn|template_Implmnt
Opening object source file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/coms.v
Opening object source file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/coms.v
Opening object source file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/coms.v
Opening object source file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/coms.v
Opening object source file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/coms.v
Opening object source file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/coms.v
Opening object source file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/coms.v
Opening object source file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/coms.v
Opening object source file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/coms.v
Opening object source file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/coms.v
Opening object source file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/coms.v
Note: Opening local project RTL file '/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.srs'
log file: "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.srr"
Running: template_Implmnt in foreground

Running template_syn|template_Implmnt

Running: compile (Compile) on template_syn|template_Implmnt
# Sun Aug 25 19:44:06 2019

Running: compile_flow (Compile Process) on template_syn|template_Implmnt
# Sun Aug 25 19:44:06 2019

Running: compiler (Compile Input) on template_syn|template_Implmnt
# Sun Aug 25 19:44:06 2019
Copied /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/synwork/template_comp.srs to /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.srs

compiler completed
# Sun Aug 25 19:44:08 2019

Return Code: 0
Run Time:00h:00m:02s

Running: multi_srs_gen (Multi-srs Generator) on template_syn|template_Implmnt
# Sun Aug 25 19:44:08 2019

multi_srs_gen completed
# Sun Aug 25 19:44:08 2019

Return Code: 0
Run Time:00h:00m:00s
Copied /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/synwork/template_mult.srs to /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.srs
Complete: Compile Process on template_syn|template_Implmnt

Running: premap (Pre-mapping) on template_syn|template_Implmnt
# Sun Aug 25 19:44:08 2019

premap completed with warnings
# Sun Aug 25 19:44:08 2019

Return Code: 1
Run Time:00h:00m:00s
Complete: Compile on template_syn|template_Implmnt

Running: map (Map) on template_syn|template_Implmnt
# Sun Aug 25 19:44:08 2019

Running: fpga_mapper (Map & Optimize) on template_syn|template_Implmnt
# Sun Aug 25 19:44:08 2019
Copied /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/synwork/template_m.srm to /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.srm

fpga_mapper completed with warnings
# Sun Aug 25 19:44:11 2019

Return Code: 1
Run Time:00h:00m:03s
Complete: Map on template_syn|template_Implmnt

Running: par_synthesis (Place and Route Post-Synthesis) on template_syn|template_Implmnt
# Sun Aug 25 19:44:11 2019

Running: pr_2 (Place & Route (pr_2)) on template_syn|template_Implmnt
# Sun Aug 25 19:44:11 2019
Copying result file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.edf to /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/pr_2/template.edf
Copied /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.edf to /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/pr_2/template.edf
Copied /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.scf to /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/pr_2/template.scf

Running: LatticeSbPlaceAndRoute (Lattice iCE Place and Route) on template_syn|template_Implmnt
# Sun Aug 25 19:44:11 2019

LatticeSbPlaceAndRoute completed
# Sun Aug 25 19:44:56 2019

Return Code: 1
Run Time:00h:00m:45s
Complete: Place & Route (pr_2) on template_syn|template_Implmnt
Complete: Place and Route Post-Synthesis on template_syn|template_Implmnt
Complete: Logic Synthesis on template_syn|template_Implmnt
log file: "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.srr"
Running: template_Implmnt in foreground

Running template_syn|template_Implmnt

Running: compile (Compile) on template_syn|template_Implmnt
# Sun Aug 25 19:44:59 2019

Running: compile_flow (Compile Process) on template_syn|template_Implmnt
# Sun Aug 25 19:44:59 2019

Running: compiler (Compile Input) on template_syn|template_Implmnt
# Sun Aug 25 19:44:59 2019
Copied /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/synwork/template_comp.srs to /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.srs

compiler completed
# Sun Aug 25 19:45:01 2019

Return Code: 0
Run Time:00h:00m:02s

Running: multi_srs_gen (Multi-srs Generator) on template_syn|template_Implmnt
# Sun Aug 25 19:45:01 2019

multi_srs_gen completed
# Sun Aug 25 19:45:01 2019

Return Code: 0
Run Time:00h:00m:00s
Copied /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/synwork/template_mult.srs to /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.srs
Complete: Compile Process on template_syn|template_Implmnt

Running: premap (Pre-mapping) on template_syn|template_Implmnt
# Sun Aug 25 19:45:01 2019

premap completed with warnings
# Sun Aug 25 19:45:01 2019

Return Code: 1
Run Time:00h:00m:00s
Complete: Compile on template_syn|template_Implmnt

Running: map (Map) on template_syn|template_Implmnt
# Sun Aug 25 19:45:01 2019

Running: fpga_mapper (Map & Optimize) on template_syn|template_Implmnt
# Sun Aug 25 19:45:01 2019
Copied /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/synwork/template_m.srm to /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.srm

fpga_mapper completed with warnings
# Sun Aug 25 19:45:04 2019

Return Code: 1
Run Time:00h:00m:03s
Complete: Map on template_syn|template_Implmnt

Running: par_synthesis (Place and Route Post-Synthesis) on template_syn|template_Implmnt
# Sun Aug 25 19:45:04 2019

Running: pr_2 (Place & Route (pr_2)) on template_syn|template_Implmnt
# Sun Aug 25 19:45:04 2019
Copying result file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.edf to /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/pr_2/template.edf
Copied /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.edf to /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/pr_2/template.edf
Copied /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.scf to /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/pr_2/template.scf

Running: LatticeSbPlaceAndRoute (Lattice iCE Place and Route) on template_syn|template_Implmnt
# Sun Aug 25 19:45:04 2019

LatticeSbPlaceAndRoute completed
# Sun Aug 25 19:45:49 2019

Return Code: 1
Run Time:00h:00m:45s
Complete: Place & Route (pr_2) on template_syn|template_Implmnt
Complete: Place and Route Post-Synthesis on template_syn|template_Implmnt
Complete: Logic Synthesis on template_syn|template_Implmnt
log file: "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.srr"
Running: template_Implmnt in foreground

Running template_syn|template_Implmnt

Running: compile (Compile) on template_syn|template_Implmnt
# Sun Aug 25 19:45:54 2019

Running: compile_flow (Compile Process) on template_syn|template_Implmnt
# Sun Aug 25 19:45:54 2019

Running: compiler (Compile Input) on template_syn|template_Implmnt
# Sun Aug 25 19:45:54 2019
compiler exited with errors
Job failed on: template_syn|template_Implmnt

Job: "compiler" terminated with error status: 2
See log file: "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/synlog/template_compiler.srr"
# Sun Aug 25 19:45:54 2019

Return Code: 2
Run Time:00h:00m:00s
Complete: Compile Process on template_syn|template_Implmnt
Complete: Compile on template_syn|template_Implmnt
Complete: Logic Synthesis on template_syn|template_Implmnt
log file: "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.srr"
Running: template_Implmnt in foreground

Running template_syn|template_Implmnt

Running: compile (Compile) on template_syn|template_Implmnt
# Sun Aug 25 19:48:26 2019

Running: compile_flow (Compile Process) on template_syn|template_Implmnt
# Sun Aug 25 19:48:26 2019

Running: compiler (Compile Input) on template_syn|template_Implmnt
# Sun Aug 25 19:48:26 2019
Copied /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/synwork/template_comp.srs to /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.srs

compiler completed
# Sun Aug 25 19:48:27 2019

Return Code: 0
Run Time:00h:00m:01s

Running: multi_srs_gen (Multi-srs Generator) on template_syn|template_Implmnt
# Sun Aug 25 19:48:27 2019

multi_srs_gen completed
# Sun Aug 25 19:48:27 2019

Return Code: 0
Run Time:00h:00m:00s
Copied /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/synwork/template_mult.srs to /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.srs
Complete: Compile Process on template_syn|template_Implmnt

Running: premap (Pre-mapping) on template_syn|template_Implmnt
# Sun Aug 25 19:48:27 2019

premap completed with warnings
# Sun Aug 25 19:48:28 2019

Return Code: 1
Run Time:00h:00m:01s
Complete: Compile on template_syn|template_Implmnt

Running: map (Map) on template_syn|template_Implmnt
# Sun Aug 25 19:48:28 2019

Running: fpga_mapper (Map & Optimize) on template_syn|template_Implmnt
# Sun Aug 25 19:48:28 2019
Copied /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/synwork/template_m.srm to /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.srm

fpga_mapper completed with warnings
# Sun Aug 25 19:48:30 2019

Return Code: 1
Run Time:00h:00m:02s
Complete: Map on template_syn|template_Implmnt

Running: par_synthesis (Place and Route Post-Synthesis) on template_syn|template_Implmnt
# Sun Aug 25 19:48:30 2019

Running: pr_2 (Place & Route (pr_2)) on template_syn|template_Implmnt
# Sun Aug 25 19:48:30 2019
Copying result file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.edf to /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/pr_2/template.edf
Copied /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.edf to /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/pr_2/template.edf
Copied /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.scf to /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/pr_2/template.scf

Running: LatticeSbPlaceAndRoute (Lattice iCE Place and Route) on template_syn|template_Implmnt
# Sun Aug 25 19:48:30 2019
Opening object source file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/coms.v

LatticeSbPlaceAndRoute completed
# Sun Aug 25 19:49:17 2019

Return Code: 1
Run Time:00h:00m:47s
Complete: Place & Route (pr_2) on template_syn|template_Implmnt
Complete: Place and Route Post-Synthesis on template_syn|template_Implmnt
Complete: Logic Synthesis on template_syn|template_Implmnt
log file: "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.srr"
Running: template_Implmnt in foreground

Running template_syn|template_Implmnt

Running: compile (Compile) on template_syn|template_Implmnt
# Sun Aug 25 19:50:34 2019

Running: compile_flow (Compile Process) on template_syn|template_Implmnt
# Sun Aug 25 19:50:34 2019

Running: compiler (Compile Input) on template_syn|template_Implmnt
# Sun Aug 25 19:50:34 2019
compiler exited with errors
Job failed on: template_syn|template_Implmnt

Job: "compiler" terminated with error status: 2
See log file: "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/synlog/template_compiler.srr"
# Sun Aug 25 19:50:34 2019

Return Code: 2
Run Time:00h:00m:00s
Complete: Compile Process on template_syn|template_Implmnt
Complete: Compile on template_syn|template_Implmnt
Complete: Logic Synthesis on template_syn|template_Implmnt
log file: "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.srr"
Running: template_Implmnt in foreground

Running template_syn|template_Implmnt

Running: compile (Compile) on template_syn|template_Implmnt
# Sun Aug 25 19:51:06 2019

Running: compile_flow (Compile Process) on template_syn|template_Implmnt
# Sun Aug 25 19:51:06 2019

Running: compiler (Compile Input) on template_syn|template_Implmnt
# Sun Aug 25 19:51:06 2019
Copied /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/synwork/template_comp.srs to /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.srs

compiler completed
# Sun Aug 25 19:51:08 2019

Return Code: 0
Run Time:00h:00m:02s

Running: multi_srs_gen (Multi-srs Generator) on template_syn|template_Implmnt
# Sun Aug 25 19:51:08 2019

multi_srs_gen completed
# Sun Aug 25 19:51:08 2019

Return Code: 0
Run Time:00h:00m:00s
Copied /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/synwork/template_mult.srs to /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.srs
Complete: Compile Process on template_syn|template_Implmnt

Running: premap (Pre-mapping) on template_syn|template_Implmnt
# Sun Aug 25 19:51:08 2019

premap completed with warnings
# Sun Aug 25 19:51:08 2019

Return Code: 1
Run Time:00h:00m:00s
Complete: Compile on template_syn|template_Implmnt

Running: map (Map) on template_syn|template_Implmnt
# Sun Aug 25 19:51:08 2019

Running: fpga_mapper (Map & Optimize) on template_syn|template_Implmnt
# Sun Aug 25 19:51:08 2019
Copied /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/synwork/template_m.srm to /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.srm

fpga_mapper completed with warnings
# Sun Aug 25 19:51:11 2019

Return Code: 1
Run Time:00h:00m:03s
Complete: Map on template_syn|template_Implmnt

Running: par_synthesis (Place and Route Post-Synthesis) on template_syn|template_Implmnt
# Sun Aug 25 19:51:11 2019

Running: pr_2 (Place & Route (pr_2)) on template_syn|template_Implmnt
# Sun Aug 25 19:51:11 2019
Copying result file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.edf to /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/pr_2/template.edf
Copied /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.edf to /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/pr_2/template.edf
Copied /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.scf to /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/pr_2/template.scf

Running: LatticeSbPlaceAndRoute (Lattice iCE Place and Route) on template_syn|template_Implmnt
# Sun Aug 25 19:51:11 2019

LatticeSbPlaceAndRoute completed
# Sun Aug 25 19:51:57 2019

Return Code: 1
Run Time:00h:00m:46s
Complete: Place & Route (pr_2) on template_syn|template_Implmnt
Complete: Place and Route Post-Synthesis on template_syn|template_Implmnt
Complete: Logic Synthesis on template_syn|template_Implmnt
log file: "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.srr"
Running: template_Implmnt in foreground

Running template_syn|template_Implmnt

Running: compile (Compile) on template_syn|template_Implmnt
# Sun Aug 25 19:52:01 2019

Running: compile_flow (Compile Process) on template_syn|template_Implmnt
# Sun Aug 25 19:52:01 2019

Running: compiler (Compile Input) on template_syn|template_Implmnt
# Sun Aug 25 19:52:01 2019
Copied /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/synwork/template_comp.srs to /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.srs

compiler completed
# Sun Aug 25 19:52:03 2019

Return Code: 0
Run Time:00h:00m:02s

Running: multi_srs_gen (Multi-srs Generator) on template_syn|template_Implmnt
# Sun Aug 25 19:52:03 2019

multi_srs_gen completed
# Sun Aug 25 19:52:03 2019

Return Code: 0
Run Time:00h:00m:00s
Copied /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/synwork/template_mult.srs to /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.srs
Complete: Compile Process on template_syn|template_Implmnt

Running: premap (Pre-mapping) on template_syn|template_Implmnt
# Sun Aug 25 19:52:03 2019

premap completed with warnings
# Sun Aug 25 19:52:04 2019

Return Code: 1
Run Time:00h:00m:01s
Complete: Compile on template_syn|template_Implmnt

Running: map (Map) on template_syn|template_Implmnt
# Sun Aug 25 19:52:04 2019

Running: fpga_mapper (Map & Optimize) on template_syn|template_Implmnt
# Sun Aug 25 19:52:04 2019
Copied /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/synwork/template_m.srm to /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.srm

fpga_mapper completed with warnings
# Sun Aug 25 19:52:06 2019

Return Code: 1
Run Time:00h:00m:02s
Complete: Map on template_syn|template_Implmnt

Running: par_synthesis (Place and Route Post-Synthesis) on template_syn|template_Implmnt
# Sun Aug 25 19:52:06 2019

Running: pr_2 (Place & Route (pr_2)) on template_syn|template_Implmnt
# Sun Aug 25 19:52:06 2019
Copying result file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.edf to /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/pr_2/template.edf
Copied /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.edf to /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/pr_2/template.edf
Copied /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.scf to /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/pr_2/template.scf

Running: LatticeSbPlaceAndRoute (Lattice iCE Place and Route) on template_syn|template_Implmnt
# Sun Aug 25 19:52:06 2019
Opening object source file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/coms.v

LatticeSbPlaceAndRoute completed
# Sun Aug 25 19:52:53 2019

Return Code: 1
Run Time:00h:00m:47s
Complete: Place & Route (pr_2) on template_syn|template_Implmnt
Complete: Place and Route Post-Synthesis on template_syn|template_Implmnt
Complete: Logic Synthesis on template_syn|template_Implmnt
ERROR:  No active constraint files.  Please add/enable one or more SDC constraint files.
log file: "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.srr"
Running: constraint_check in foreground


Running: constraint_check (Constraint Check) on template_syn|template_Implmnt
# Sun Aug 25 20:28:53 2019

Running: compile (Compile) on template_syn|template_Implmnt
# Sun Aug 25 20:28:53 2019

Running: compile_flow (Compile Process) on template_syn|template_Implmnt
# Sun Aug 25 20:28:53 2019

Running: compiler (Compile Input) on template_syn|template_Implmnt
# Sun Aug 25 20:28:53 2019

compiler completed
# Sun Aug 25 20:28:53 2019

Return Code: 0
Run Time:00h:00m:00s

Running: multi_srs_gen (Multi-srs Generator) on template_syn|template_Implmnt
# Sun Aug 25 20:28:53 2019
Up-To-Date: multi_srs_gen. No run necessary
Complete: Compile Process on template_syn|template_Implmnt

Running: premap (Pre-mapping) on template_syn|template_Implmnt
# Sun Aug 25 20:28:54 2019

constraint_check_job Completed with warnings

Return Code: 1
Run Time:00h:00m:00s
Complete: Compile on template_syn|template_Implmnt
Complete: Constraint Check on template_syn|template_Implmnt
log file: "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.srr"
Running: template_Implmnt in foreground

Running template_syn|template_Implmnt

Running: compile (Compile) on template_syn|template_Implmnt
# Sun Aug 25 20:29:05 2019

Running: compile_flow (Compile Process) on template_syn|template_Implmnt
# Sun Aug 25 20:29:05 2019

Running: compiler (Compile Input) on template_syn|template_Implmnt
# Sun Aug 25 20:29:05 2019
Copied /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/synwork/template_comp.srs to /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.srs

compiler completed
# Sun Aug 25 20:29:07 2019

Return Code: 0
Run Time:00h:00m:02s

Running: multi_srs_gen (Multi-srs Generator) on template_syn|template_Implmnt
# Sun Aug 25 20:29:07 2019

multi_srs_gen completed
# Sun Aug 25 20:29:07 2019

Return Code: 0
Run Time:00h:00m:00s
Copied /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/synwork/template_mult.srs to /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.srs
Complete: Compile Process on template_syn|template_Implmnt

Running: premap (Pre-mapping) on template_syn|template_Implmnt
# Sun Aug 25 20:29:07 2019

premap completed with warnings
# Sun Aug 25 20:29:08 2019

Return Code: 1
Run Time:00h:00m:01s
Complete: Compile on template_syn|template_Implmnt

Running: map (Map) on template_syn|template_Implmnt
# Sun Aug 25 20:29:08 2019

Running: fpga_mapper (Map & Optimize) on template_syn|template_Implmnt
# Sun Aug 25 20:29:08 2019
Copied /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/synwork/template_m.srm to /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.srm

fpga_mapper completed with warnings
# Sun Aug 25 20:29:09 2019

Return Code: 1
Run Time:00h:00m:01s
Complete: Map on template_syn|template_Implmnt

Running: par_synthesis (Place and Route Post-Synthesis) on template_syn|template_Implmnt
# Sun Aug 25 20:29:09 2019

Running: pr_2 (Place & Route (pr_2)) on template_syn|template_Implmnt
# Sun Aug 25 20:29:09 2019
Copying result file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.edf to /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/pr_2/template.edf
Copied /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.edf to /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/pr_2/template.edf
Copied /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.scf to /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/pr_2/template.scf

Running: LatticeSbPlaceAndRoute (Lattice iCE Place and Route) on template_syn|template_Implmnt
# Sun Aug 25 20:29:09 2019

LatticeSbPlaceAndRoute completed
# Sun Aug 25 20:29:55 2019

Return Code: 1
Run Time:00h:00m:46s
Complete: Place & Route (pr_2) on template_syn|template_Implmnt
Complete: Place and Route Post-Synthesis on template_syn|template_Implmnt
Complete: Logic Synthesis on template_syn|template_Implmnt
log file: "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.srr"
Running: constraint_check in foreground


Running: constraint_check (Constraint Check) on template_syn|template_Implmnt
# Sun Aug 25 20:36:28 2019

Running: compile (Compile) on template_syn|template_Implmnt
# Sun Aug 25 20:36:28 2019

Running: compile_flow (Compile Process) on template_syn|template_Implmnt
# Sun Aug 25 20:36:28 2019

Running: compiler (Compile Input) on template_syn|template_Implmnt
# Sun Aug 25 20:36:28 2019

compiler completed
# Sun Aug 25 20:36:29 2019

Return Code: 0
Run Time:00h:00m:01s

Running: multi_srs_gen (Multi-srs Generator) on template_syn|template_Implmnt
# Sun Aug 25 20:36:29 2019
Up-To-Date: multi_srs_gen. No run necessary
Complete: Compile Process on template_syn|template_Implmnt

Running: premap (Pre-mapping) on template_syn|template_Implmnt
# Sun Aug 25 20:36:29 2019

constraint_check_job Completed with warnings

Return Code: 1
Run Time:00h:00m:00s
Complete: Compile on template_syn|template_Implmnt
Complete: Constraint Check on template_syn|template_Implmnt
log file: "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.srr"
Running: constraint_check in foreground


Running: constraint_check (Constraint Check) on template_syn|template_Implmnt
# Sun Aug 25 20:37:01 2019

Running: compile (Compile) on template_syn|template_Implmnt
# Sun Aug 25 20:37:01 2019

Running: compile_flow (Compile Process) on template_syn|template_Implmnt
# Sun Aug 25 20:37:01 2019

Running: compiler (Compile Input) on template_syn|template_Implmnt
# Sun Aug 25 20:37:01 2019

compiler completed
# Sun Aug 25 20:37:01 2019

Return Code: 0
Run Time:00h:00m:00s

Running: multi_srs_gen (Multi-srs Generator) on template_syn|template_Implmnt
# Sun Aug 25 20:37:01 2019
Up-To-Date: multi_srs_gen. No run necessary
Complete: Compile Process on template_syn|template_Implmnt

Running: premap (Pre-mapping) on template_syn|template_Implmnt
# Sun Aug 25 20:37:02 2019

constraint_check_job Completed with warnings

Return Code: 1
Run Time:00h:00m:00s
Complete: Compile on template_syn|template_Implmnt
Complete: Constraint Check on template_syn|template_Implmnt
log file: "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.srr"
Running: template_Implmnt in foreground

Running template_syn|template_Implmnt

Running: compile (Compile) on template_syn|template_Implmnt
# Sun Aug 25 20:37:11 2019

Running: compile_flow (Compile Process) on template_syn|template_Implmnt
# Sun Aug 25 20:37:11 2019

Running: compiler (Compile Input) on template_syn|template_Implmnt
# Sun Aug 25 20:37:11 2019
Copied /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/synwork/template_comp.srs to /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.srs

compiler completed
# Sun Aug 25 20:37:12 2019

Return Code: 0
Run Time:00h:00m:01s

Running: multi_srs_gen (Multi-srs Generator) on template_syn|template_Implmnt
# Sun Aug 25 20:37:12 2019

multi_srs_gen completed
# Sun Aug 25 20:37:12 2019

Return Code: 0
Run Time:00h:00m:00s
Copied /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/synwork/template_mult.srs to /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.srs
Complete: Compile Process on template_syn|template_Implmnt

Running: premap (Pre-mapping) on template_syn|template_Implmnt
# Sun Aug 25 20:37:12 2019

premap completed with warnings
# Sun Aug 25 20:37:13 2019

Return Code: 1
Run Time:00h:00m:01s
Complete: Compile on template_syn|template_Implmnt

Running: map (Map) on template_syn|template_Implmnt
# Sun Aug 25 20:37:13 2019

Running: fpga_mapper (Map & Optimize) on template_syn|template_Implmnt
# Sun Aug 25 20:37:13 2019
Copied /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/synwork/template_m.srm to /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.srm

fpga_mapper completed with warnings
# Sun Aug 25 20:37:15 2019

Return Code: 1
Run Time:00h:00m:02s
Complete: Map on template_syn|template_Implmnt

Running: par_synthesis (Place and Route Post-Synthesis) on template_syn|template_Implmnt
# Sun Aug 25 20:37:15 2019

Running: pr_2 (Place & Route (pr_2)) on template_syn|template_Implmnt
# Sun Aug 25 20:37:15 2019
Copying result file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.edf to /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/pr_2/template.edf
Copied /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.edf to /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/pr_2/template.edf
Copied /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.scf to /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/pr_2/template.scf

Running: LatticeSbPlaceAndRoute (Lattice iCE Place and Route) on template_syn|template_Implmnt
# Sun Aug 25 20:37:15 2019

LatticeSbPlaceAndRoute completed
# Sun Aug 25 20:38:01 2019

Return Code: 1
Run Time:00h:00m:46s
Complete: Place & Route (pr_2) on template_syn|template_Implmnt
Complete: Place and Route Post-Synthesis on template_syn|template_Implmnt
Complete: Logic Synthesis on template_syn|template_Implmnt
log file: "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.srr"
Running: template_Implmnt in foreground

Running template_syn|template_Implmnt

Running: compile (Compile) on template_syn|template_Implmnt
# Sun Aug 25 20:38:59 2019

Running: compile_flow (Compile Process) on template_syn|template_Implmnt
# Sun Aug 25 20:38:59 2019

Running: compiler (Compile Input) on template_syn|template_Implmnt
# Sun Aug 25 20:38:59 2019
Copied /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/synwork/template_comp.srs to /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.srs

compiler completed
# Sun Aug 25 20:39:00 2019

Return Code: 0
Run Time:00h:00m:01s

Running: multi_srs_gen (Multi-srs Generator) on template_syn|template_Implmnt
# Sun Aug 25 20:39:00 2019

multi_srs_gen completed
# Sun Aug 25 20:39:01 2019

Return Code: 0
Run Time:00h:00m:01s
Copied /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/synwork/template_mult.srs to /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.srs
Complete: Compile Process on template_syn|template_Implmnt

Running: premap (Pre-mapping) on template_syn|template_Implmnt
# Sun Aug 25 20:39:01 2019

premap completed with warnings
# Sun Aug 25 20:39:01 2019

Return Code: 1
Run Time:00h:00m:00s
Complete: Compile on template_syn|template_Implmnt

Running: map (Map) on template_syn|template_Implmnt
# Sun Aug 25 20:39:01 2019

Running: fpga_mapper (Map & Optimize) on template_syn|template_Implmnt
# Sun Aug 25 20:39:01 2019
Copied /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/synwork/template_m.srm to /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.srm

fpga_mapper completed with warnings
# Sun Aug 25 20:39:03 2019

Return Code: 1
Run Time:00h:00m:02s
Complete: Map on template_syn|template_Implmnt

Running: par_synthesis (Place and Route Post-Synthesis) on template_syn|template_Implmnt
# Sun Aug 25 20:39:03 2019

Running: pr_2 (Place & Route (pr_2)) on template_syn|template_Implmnt
# Sun Aug 25 20:39:03 2019
Copying result file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.edf to /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/pr_2/template.edf
Copied /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.edf to /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/pr_2/template.edf
Copied /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.scf to /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/pr_2/template.scf

Running: LatticeSbPlaceAndRoute (Lattice iCE Place and Route) on template_syn|template_Implmnt
# Sun Aug 25 20:39:03 2019

LatticeSbPlaceAndRoute completed
# Sun Aug 25 20:39:49 2019

Return Code: 1
Run Time:00h:00m:46s
Complete: Place & Route (pr_2) on template_syn|template_Implmnt
Complete: Place and Route Post-Synthesis on template_syn|template_Implmnt
Complete: Logic Synthesis on template_syn|template_Implmnt
Note: Opening local project RTL file '/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.srs'
log file: "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.srr"
Running: template_Implmnt in foreground

Running template_syn|template_Implmnt

Running: compile (Compile) on template_syn|template_Implmnt
# Sun Aug 25 20:41:05 2019

Running: compile_flow (Compile Process) on template_syn|template_Implmnt
# Sun Aug 25 20:41:05 2019

Running: compiler (Compile Input) on template_syn|template_Implmnt
# Sun Aug 25 20:41:05 2019
Copied /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/synwork/template_comp.srs to /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.srs

compiler completed
# Sun Aug 25 20:41:06 2019

Return Code: 0
Run Time:00h:00m:01s

Running: multi_srs_gen (Multi-srs Generator) on template_syn|template_Implmnt
# Sun Aug 25 20:41:06 2019

multi_srs_gen completed
# Sun Aug 25 20:41:07 2019

Return Code: 0
Run Time:00h:00m:01s
Copied /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/synwork/template_mult.srs to /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.srs
Complete: Compile Process on template_syn|template_Implmnt

Running: premap (Pre-mapping) on template_syn|template_Implmnt
# Sun Aug 25 20:41:07 2019

premap completed with warnings
# Sun Aug 25 20:41:07 2019

Return Code: 1
Run Time:00h:00m:00s
Complete: Compile on template_syn|template_Implmnt

Running: map (Map) on template_syn|template_Implmnt
# Sun Aug 25 20:41:07 2019

Running: fpga_mapper (Map & Optimize) on template_syn|template_Implmnt
# Sun Aug 25 20:41:07 2019
Copied /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/synwork/template_m.srm to /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.srm

fpga_mapper completed with warnings
# Sun Aug 25 20:41:09 2019

Return Code: 1
Run Time:00h:00m:02s
Complete: Map on template_syn|template_Implmnt

Running: par_synthesis (Place and Route Post-Synthesis) on template_syn|template_Implmnt
# Sun Aug 25 20:41:09 2019

Running: pr_2 (Place & Route (pr_2)) on template_syn|template_Implmnt
# Sun Aug 25 20:41:09 2019
Copying result file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.edf to /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/pr_2/template.edf
Copied /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.edf to /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/pr_2/template.edf
Copied /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.scf to /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/pr_2/template.scf

Running: LatticeSbPlaceAndRoute (Lattice iCE Place and Route) on template_syn|template_Implmnt
# Sun Aug 25 20:41:09 2019

LatticeSbPlaceAndRoute completed
# Sun Aug 25 20:41:54 2019

Return Code: 1
Run Time:00h:00m:45s
Complete: Place & Route (pr_2) on template_syn|template_Implmnt
Complete: Place and Route Post-Synthesis on template_syn|template_Implmnt
Complete: Logic Synthesis on template_syn|template_Implmnt
Error: At line 12 while processing "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/constraints/clk.sdc"
invalid command name "add_fdc_clock_constraint"
Opening object source file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/constraints/clk.sdc
log file: "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.srr"
Running: template_Implmnt in foreground

Running template_syn|template_Implmnt

Running: compile (Compile) on template_syn|template_Implmnt
# Sun Aug 25 20:49:32 2019

Running: compile_flow (Compile Process) on template_syn|template_Implmnt
# Sun Aug 25 20:49:32 2019

Running: compiler (Compile Input) on template_syn|template_Implmnt
# Sun Aug 25 20:49:32 2019
Copied /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/synwork/template_comp.srs to /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.srs

compiler completed
# Sun Aug 25 20:49:33 2019

Return Code: 0
Run Time:00h:00m:01s

Running: multi_srs_gen (Multi-srs Generator) on template_syn|template_Implmnt
# Sun Aug 25 20:49:33 2019

multi_srs_gen completed
# Sun Aug 25 20:49:33 2019

Return Code: 0
Run Time:00h:00m:00s
Copied /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/synwork/template_mult.srs to /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.srs
Complete: Compile Process on template_syn|template_Implmnt

Running: premap (Pre-mapping) on template_syn|template_Implmnt
# Sun Aug 25 20:49:33 2019

premap completed with warnings
# Sun Aug 25 20:49:34 2019

Return Code: 1
Run Time:00h:00m:01s
Complete: Compile on template_syn|template_Implmnt

Running: map (Map) on template_syn|template_Implmnt
# Sun Aug 25 20:49:34 2019

Running: fpga_mapper (Map & Optimize) on template_syn|template_Implmnt
# Sun Aug 25 20:49:34 2019
Copied /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/synwork/template_m.srm to /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.srm

fpga_mapper completed with warnings
# Sun Aug 25 20:49:35 2019

Return Code: 1
Run Time:00h:00m:01s
Complete: Map on template_syn|template_Implmnt

Running: par_synthesis (Place and Route Post-Synthesis) on template_syn|template_Implmnt
# Sun Aug 25 20:49:35 2019

Running: pr_2 (Place & Route (pr_2)) on template_syn|template_Implmnt
# Sun Aug 25 20:49:35 2019
Copying result file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.edf to /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/pr_2/template.edf
Copied /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.edf to /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/pr_2/template.edf
Copied /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.scf to /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/pr_2/template.scf

Running: LatticeSbPlaceAndRoute (Lattice iCE Place and Route) on template_syn|template_Implmnt
# Sun Aug 25 20:49:35 2019
Note: No default VCS Pre-Synthesis libraries specified for family SBTiCE40
Note: No default VCS Post-Synthesis libraries specified for family SBTiCE40
Note: No default VCS Post P&R libraries specified for family SBTiCE40

LatticeSbPlaceAndRoute completed
# Sun Aug 25 20:50:20 2019

Return Code: 1
Run Time:00h:00m:45s
Complete: Place & Route (pr_2) on template_syn|template_Implmnt
Complete: Place and Route Post-Synthesis on template_syn|template_Implmnt
Complete: Logic Synthesis on template_syn|template_Implmnt
Removed file: /home/letrend/workspace/bldc_motorboard/software/icecube2_template/constraints/clk.sdc
log file: "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.srr"
Running: template_Implmnt in foreground

Running template_syn|template_Implmnt

Running: compile (Compile) on template_syn|template_Implmnt
# Sun Aug 25 20:56:06 2019

Running: compile_flow (Compile Process) on template_syn|template_Implmnt
# Sun Aug 25 20:56:06 2019

Running: compiler (Compile Input) on template_syn|template_Implmnt
# Sun Aug 25 20:56:06 2019
Copied /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/synwork/template_comp.srs to /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.srs

compiler completed
# Sun Aug 25 20:56:07 2019

Return Code: 0
Run Time:00h:00m:01s

Running: multi_srs_gen (Multi-srs Generator) on template_syn|template_Implmnt
# Sun Aug 25 20:56:07 2019
Loaded XDM (Hierarchy) data base - elapsed time 0:0 Blocks=5
@N Implementation '/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_syn.prj|template_Implmnt' design hierarchy loaded from database

multi_srs_gen completed
# Sun Aug 25 20:56:07 2019

Return Code: 0
Run Time:00h:00m:00s
Copied /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/synwork/template_mult.srs to /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.srs
Complete: Compile Process on template_syn|template_Implmnt

Running: premap (Pre-mapping) on template_syn|template_Implmnt
# Sun Aug 25 20:56:07 2019

premap completed with warnings
# Sun Aug 25 20:56:08 2019

Return Code: 1
Run Time:00h:00m:01s
Complete: Compile on template_syn|template_Implmnt

Running: map (Map) on template_syn|template_Implmnt
# Sun Aug 25 20:56:08 2019

Running: fpga_mapper (Map & Optimize) on template_syn|template_Implmnt
# Sun Aug 25 20:56:08 2019
Copied /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/synwork/template_m.srm to /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.srm

fpga_mapper completed with warnings
# Sun Aug 25 20:56:10 2019

Return Code: 1
Run Time:00h:00m:02s
Complete: Map on template_syn|template_Implmnt

Running: par_synthesis (Place and Route Post-Synthesis) on template_syn|template_Implmnt
# Sun Aug 25 20:56:10 2019

Running: pr_2 (Place & Route (pr_2)) on template_syn|template_Implmnt
# Sun Aug 25 20:56:10 2019
Copying result file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.edf to /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/pr_2/template.edf
Copied /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.edf to /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/pr_2/template.edf
Copied /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.scf to /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/pr_2/template.scf

Running: LatticeSbPlaceAndRoute (Lattice iCE Place and Route) on template_syn|template_Implmnt
# Sun Aug 25 20:56:10 2019

LatticeSbPlaceAndRoute completed
# Sun Aug 25 20:56:55 2019

Return Code: 1
Run Time:00h:00m:45s
Complete: Place & Route (pr_2) on template_syn|template_Implmnt
Complete: Place and Route Post-Synthesis on template_syn|template_Implmnt
Complete: Logic Synthesis on template_syn|template_Implmnt
log file: "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.srr"
Running: template_Implmnt in foreground

Running template_syn|template_Implmnt

Running: compile (Compile) on template_syn|template_Implmnt
# Sun Aug 25 21:02:43 2019

Running: compile_flow (Compile Process) on template_syn|template_Implmnt
# Sun Aug 25 21:02:43 2019

Running: compiler (Compile Input) on template_syn|template_Implmnt
# Sun Aug 25 21:02:43 2019
Copied /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/synwork/template_comp.srs to /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.srs

compiler completed
# Sun Aug 25 21:02:45 2019

Return Code: 0
Run Time:00h:00m:02s

Running: multi_srs_gen (Multi-srs Generator) on template_syn|template_Implmnt
# Sun Aug 25 21:02:45 2019

multi_srs_gen completed
# Sun Aug 25 21:02:45 2019

Return Code: 0
Run Time:00h:00m:00s
Copied /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/synwork/template_mult.srs to /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.srs
Complete: Compile Process on template_syn|template_Implmnt

Running: premap (Pre-mapping) on template_syn|template_Implmnt
# Sun Aug 25 21:02:45 2019

premap completed with warnings
# Sun Aug 25 21:02:45 2019

Return Code: 1
Run Time:00h:00m:00s
Complete: Compile on template_syn|template_Implmnt

Running: map (Map) on template_syn|template_Implmnt
# Sun Aug 25 21:02:45 2019

Running: fpga_mapper (Map & Optimize) on template_syn|template_Implmnt
# Sun Aug 25 21:02:45 2019
Copied /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/synwork/template_m.srm to /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.srm

fpga_mapper completed with warnings
# Sun Aug 25 21:02:47 2019

Return Code: 1
Run Time:00h:00m:02s
Complete: Map on template_syn|template_Implmnt

Running: par_synthesis (Place and Route Post-Synthesis) on template_syn|template_Implmnt
# Sun Aug 25 21:02:47 2019

Running: pr_2 (Place & Route (pr_2)) on template_syn|template_Implmnt
# Sun Aug 25 21:02:47 2019
Copying result file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.edf to /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/pr_2/template.edf
Copied /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.edf to /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/pr_2/template.edf
Copied /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.scf to /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/pr_2/template.scf

Running: LatticeSbPlaceAndRoute (Lattice iCE Place and Route) on template_syn|template_Implmnt
# Sun Aug 25 21:02:47 2019

LatticeSbPlaceAndRoute completed
# Sun Aug 25 21:03:32 2019

Return Code: 1
Run Time:00h:00m:45s
Complete: Place & Route (pr_2) on template_syn|template_Implmnt
Complete: Place and Route Post-Synthesis on template_syn|template_Implmnt
Complete: Logic Synthesis on template_syn|template_Implmnt
log file: "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.srr"
Running: template_Implmnt in foreground

Running template_syn|template_Implmnt

Running: compile (Compile) on template_syn|template_Implmnt
# Sun Aug 25 21:06:58 2019

Running: compile_flow (Compile Process) on template_syn|template_Implmnt
# Sun Aug 25 21:06:58 2019

Running: compiler (Compile Input) on template_syn|template_Implmnt
# Sun Aug 25 21:06:58 2019
Copied /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/synwork/template_comp.srs to /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.srs

compiler completed
# Sun Aug 25 21:06:59 2019

Return Code: 0
Run Time:00h:00m:01s

Running: multi_srs_gen (Multi-srs Generator) on template_syn|template_Implmnt
# Sun Aug 25 21:06:59 2019

multi_srs_gen completed
# Sun Aug 25 21:07:00 2019

Return Code: 0
Run Time:00h:00m:01s
Copied /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/synwork/template_mult.srs to /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.srs
Complete: Compile Process on template_syn|template_Implmnt

Running: premap (Pre-mapping) on template_syn|template_Implmnt
# Sun Aug 25 21:07:00 2019

premap completed with warnings
# Sun Aug 25 21:07:00 2019

Return Code: 1
Run Time:00h:00m:00s
Complete: Compile on template_syn|template_Implmnt

Running: map (Map) on template_syn|template_Implmnt
# Sun Aug 25 21:07:00 2019

Running: fpga_mapper (Map & Optimize) on template_syn|template_Implmnt
# Sun Aug 25 21:07:00 2019
Copied /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/synwork/template_m.srm to /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.srm

fpga_mapper completed with warnings
# Sun Aug 25 21:07:02 2019

Return Code: 1
Run Time:00h:00m:02s
Complete: Map on template_syn|template_Implmnt

Running: par_synthesis (Place and Route Post-Synthesis) on template_syn|template_Implmnt
# Sun Aug 25 21:07:02 2019

Running: pr_2 (Place & Route (pr_2)) on template_syn|template_Implmnt
# Sun Aug 25 21:07:02 2019
Copying result file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.edf to /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/pr_2/template.edf
Copied /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.edf to /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/pr_2/template.edf
Copied /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.scf to /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/pr_2/template.scf

Running: LatticeSbPlaceAndRoute (Lattice iCE Place and Route) on template_syn|template_Implmnt
# Sun Aug 25 21:07:02 2019

LatticeSbPlaceAndRoute completed
# Sun Aug 25 21:07:47 2019

Return Code: 1
Run Time:00h:00m:45s
Complete: Place & Route (pr_2) on template_syn|template_Implmnt
Complete: Place and Route Post-Synthesis on template_syn|template_Implmnt
Complete: Logic Synthesis on template_syn|template_Implmnt
log file: "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.srr"
Running: template_Implmnt in foreground

Running template_syn|template_Implmnt

Running: compile (Compile) on template_syn|template_Implmnt
# Sun Aug 25 21:11:23 2019

Running: compile_flow (Compile Process) on template_syn|template_Implmnt
# Sun Aug 25 21:11:23 2019

Running: compiler (Compile Input) on template_syn|template_Implmnt
# Sun Aug 25 21:11:23 2019
Copied /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/synwork/template_comp.srs to /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.srs

compiler completed
# Sun Aug 25 21:11:24 2019

Return Code: 0
Run Time:00h:00m:01s

Running: multi_srs_gen (Multi-srs Generator) on template_syn|template_Implmnt
# Sun Aug 25 21:11:24 2019

multi_srs_gen completed
# Sun Aug 25 21:11:24 2019

Return Code: 0
Run Time:00h:00m:00s
Copied /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/synwork/template_mult.srs to /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.srs
Complete: Compile Process on template_syn|template_Implmnt

Running: premap (Pre-mapping) on template_syn|template_Implmnt
# Sun Aug 25 21:11:24 2019

premap completed with warnings
# Sun Aug 25 21:11:25 2019

Return Code: 1
Run Time:00h:00m:01s
Complete: Compile on template_syn|template_Implmnt

Running: map (Map) on template_syn|template_Implmnt
# Sun Aug 25 21:11:25 2019

Running: fpga_mapper (Map & Optimize) on template_syn|template_Implmnt
# Sun Aug 25 21:11:25 2019
Copied /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/synwork/template_m.srm to /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.srm

fpga_mapper completed with warnings
# Sun Aug 25 21:11:26 2019

Return Code: 1
Run Time:00h:00m:01s
Complete: Map on template_syn|template_Implmnt

Running: par_synthesis (Place and Route Post-Synthesis) on template_syn|template_Implmnt
# Sun Aug 25 21:11:26 2019

Running: pr_2 (Place & Route (pr_2)) on template_syn|template_Implmnt
# Sun Aug 25 21:11:26 2019
Copying result file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.edf to /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/pr_2/template.edf
Copied /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.edf to /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/pr_2/template.edf
Copied /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.scf to /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/pr_2/template.scf

Running: LatticeSbPlaceAndRoute (Lattice iCE Place and Route) on template_syn|template_Implmnt
# Sun Aug 25 21:11:26 2019

LatticeSbPlaceAndRoute completed
# Sun Aug 25 21:12:12 2019

Return Code: 1
Run Time:00h:00m:46s
Complete: Place & Route (pr_2) on template_syn|template_Implmnt
Complete: Place and Route Post-Synthesis on template_syn|template_Implmnt
Complete: Logic Synthesis on template_syn|template_Implmnt
log file: "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.srr"
Running: template_Implmnt in foreground

Running template_syn|template_Implmnt

Running: compile (Compile) on template_syn|template_Implmnt
# Sun Aug 25 21:14:02 2019

Running: compile_flow (Compile Process) on template_syn|template_Implmnt
# Sun Aug 25 21:14:02 2019

Running: compiler (Compile Input) on template_syn|template_Implmnt
# Sun Aug 25 21:14:02 2019
Copied /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/synwork/template_comp.srs to /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.srs

compiler completed
# Sun Aug 25 21:14:03 2019

Return Code: 0
Run Time:00h:00m:01s

Running: multi_srs_gen (Multi-srs Generator) on template_syn|template_Implmnt
# Sun Aug 25 21:14:03 2019

multi_srs_gen completed
# Sun Aug 25 21:14:04 2019

Return Code: 0
Run Time:00h:00m:01s
Copied /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/synwork/template_mult.srs to /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.srs
Complete: Compile Process on template_syn|template_Implmnt

Running: premap (Pre-mapping) on template_syn|template_Implmnt
# Sun Aug 25 21:14:04 2019

premap completed with warnings
# Sun Aug 25 21:14:04 2019

Return Code: 1
Run Time:00h:00m:00s
Complete: Compile on template_syn|template_Implmnt

Running: map (Map) on template_syn|template_Implmnt
# Sun Aug 25 21:14:04 2019

Running: fpga_mapper (Map & Optimize) on template_syn|template_Implmnt
# Sun Aug 25 21:14:04 2019
Copied /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/synwork/template_m.srm to /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.srm

fpga_mapper completed with warnings
# Sun Aug 25 21:14:06 2019

Return Code: 1
Run Time:00h:00m:02s
Complete: Map on template_syn|template_Implmnt

Running: par_synthesis (Place and Route Post-Synthesis) on template_syn|template_Implmnt
# Sun Aug 25 21:14:06 2019

Running: pr_2 (Place & Route (pr_2)) on template_syn|template_Implmnt
# Sun Aug 25 21:14:06 2019
Copying result file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.edf to /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/pr_2/template.edf
Copied /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.edf to /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/pr_2/template.edf
Copied /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.scf to /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/pr_2/template.scf

Running: LatticeSbPlaceAndRoute (Lattice iCE Place and Route) on template_syn|template_Implmnt
# Sun Aug 25 21:14:06 2019

LatticeSbPlaceAndRoute completed
# Sun Aug 25 21:14:51 2019

Return Code: 1
Run Time:00h:00m:45s
Complete: Place & Route (pr_2) on template_syn|template_Implmnt
Complete: Place and Route Post-Synthesis on template_syn|template_Implmnt
Complete: Logic Synthesis on template_syn|template_Implmnt
log file: "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.srr"
Running: template_Implmnt in foreground

Running template_syn|template_Implmnt

Running: compile (Compile) on template_syn|template_Implmnt
# Sun Aug 25 21:15:03 2019

Running: compile_flow (Compile Process) on template_syn|template_Implmnt
# Sun Aug 25 21:15:03 2019

Running: compiler (Compile Input) on template_syn|template_Implmnt
# Sun Aug 25 21:15:03 2019
Copied /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/synwork/template_comp.srs to /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.srs

compiler completed
# Sun Aug 25 21:15:04 2019

Return Code: 0
Run Time:00h:00m:01s

Running: multi_srs_gen (Multi-srs Generator) on template_syn|template_Implmnt
# Sun Aug 25 21:15:04 2019

multi_srs_gen completed
# Sun Aug 25 21:15:04 2019

Return Code: 0
Run Time:00h:00m:00s
Copied /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/synwork/template_mult.srs to /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.srs
Complete: Compile Process on template_syn|template_Implmnt

Running: premap (Pre-mapping) on template_syn|template_Implmnt
# Sun Aug 25 21:15:04 2019

premap completed with warnings
# Sun Aug 25 21:15:05 2019

Return Code: 1
Run Time:00h:00m:01s
Complete: Compile on template_syn|template_Implmnt

Running: map (Map) on template_syn|template_Implmnt
# Sun Aug 25 21:15:05 2019

Running: fpga_mapper (Map & Optimize) on template_syn|template_Implmnt
# Sun Aug 25 21:15:05 2019
Copied /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/synwork/template_m.srm to /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.srm

fpga_mapper completed with warnings
# Sun Aug 25 21:15:07 2019

Return Code: 1
Run Time:00h:00m:02s
Complete: Map on template_syn|template_Implmnt

Running: par_synthesis (Place and Route Post-Synthesis) on template_syn|template_Implmnt
# Sun Aug 25 21:15:07 2019

Running: pr_2 (Place & Route (pr_2)) on template_syn|template_Implmnt
# Sun Aug 25 21:15:07 2019
Copying result file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.edf to /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/pr_2/template.edf
Copied /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.edf to /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/pr_2/template.edf
Copied /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.scf to /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/pr_2/template.scf

Running: LatticeSbPlaceAndRoute (Lattice iCE Place and Route) on template_syn|template_Implmnt
# Sun Aug 25 21:15:07 2019

LatticeSbPlaceAndRoute completed
# Sun Aug 25 21:15:52 2019

Return Code: 1
Run Time:00h:00m:45s
Complete: Place & Route (pr_2) on template_syn|template_Implmnt
Complete: Place and Route Post-Synthesis on template_syn|template_Implmnt
Complete: Logic Synthesis on template_syn|template_Implmnt


Synthesis exit by 2.
Synthesis failed.
Synthesis batch mode runtime 0 seconds/media/external/iCEcube2/LSE/bin/lin64/synthesis -f "template_lse.prj"
starting Synthesisrunning SynthesisCopyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2015 Lattice Semiconductor Corporation,  All rights reserved.
Thu Sep 12 21:44:24 2019


Command Line:  /media/external/iCEcube2/LSE/bin/lin64/synthesis -f template_lse.prj 

INFO - synthesis: Lattice Synthesis Engine Launched.
Synthesis options:
The -a option is SBTiCE40.
The -t option is CM81.
The -d option is iCE40LP8K.
                                                          

##########################################################

### Lattice Family : SBTiCE40

### Device  : iCE40LP8K

### Package : CM81

### Number of Logic Cells: 7680

### Number of RAM4k Blocks: 32

### Number of DSP Blocks: 0

### Number of PLLs: 2

### Number of IO Pins: 178

##########################################################

                                                          

Optimization goal = Area
The -top option is not used.
Target frequency = 1.000000 MHz.
Maximum fanout = 10000.
Timing path count = 3
RWCheckOnRam = 0

BRAM utilization = 100.000000 %
DSP usage = true (default)
DSP utilization = 100 % (default)
fsm_encoding_style = auto
resolve_mixed_drivers = 0
fix_gated_clocks = 1

Mux style = auto (Default)
Use Carry Chain = true
carry_chain_length = 0
Loop Limit = 1950.
Use IO Insertion = TRUE
Use IO Reg = AUTO

Resource Sharing = TRUE
Propagate Constants = TRUE
Remove Duplicate Registers = TRUE
Output EDIF file name = template_Implmnt/template.edf.
WARNING - synthesis: Option -force_gsr will be set to false when option -output_edif/-ngo are set
ROM style = auto
RAM style = auto
The -comp option is FALSE.
The -syn option is FALSE.
-p /home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1 (searchpath added)
Verilog design file = verilog/TinyFPGA_B.v
Verilog design file = verilog/uart_rx.v
Verilog design file = verilog/uart_tx.v
Verilog design file = verilog/coms.v
Verilog design file = verilog/motorControl.v
-sdc option: SDC file input not used.
-vh2008

WARNING - synthesis: Setting TinyFPGA_B as the top-level module. To specify the top-level module explicitly, use the -top option.
Technology check ok...

Analyzing Verilog file /media/external/iCEcube2/LSE/userware/unix/SYNTHESIS_HEADERS/machxo2.v. VERI-1482
Analyzing Verilog file /media/external/iCEcube2/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v. VERI-1482
Compile design.
Compile Design Begin
Analyzing Verilog file verilog/TinyFPGA_B.v. VERI-1482
WARNING - synthesis: verilog/TinyFPGA_B.v(125): identifier PHASES is used before its declaration. VERI-1875
WARNING - synthesis: verilog/TinyFPGA_B.v(126): identifier PHASES is used before its declaration. VERI-1875
WARNING - synthesis: verilog/TinyFPGA_B.v(127): identifier PHASES is used before its declaration. VERI-1875
WARNING - synthesis: verilog/TinyFPGA_B.v(128): identifier PHASES is used before its declaration. VERI-1875
WARNING - synthesis: verilog/TinyFPGA_B.v(129): identifier PHASES is used before its declaration. VERI-1875
WARNING - synthesis: verilog/TinyFPGA_B.v(130): identifier PHASES is used before its declaration. VERI-1875
Analyzing Verilog file verilog/uart_rx.v. VERI-1482
Analyzing Verilog file verilog/uart_tx.v. VERI-1482
Analyzing Verilog file verilog/coms.v. VERI-1482
Analyzing Verilog file verilog/motorControl.v. VERI-1482
Analyzing Verilog file /media/external/iCEcube2/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v. VERI-1482
WARNING - synthesis: /media/external/iCEcube2/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(79): assignment to input EVERI-1214
WARNING - synthesis: /media/external/iCEcube2/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(88): assignment to input EVERI-1214
WARNING - synthesis: /media/external/iCEcube2/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(98): assignment to input EVERI-1214
WARNING - synthesis: /media/external/iCEcube2/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(108): assignment to input EVERI-1214
WARNING - synthesis: /media/external/iCEcube2/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(118): assignment to input EVERI-1214
WARNING - synthesis: /media/external/iCEcube2/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(170): assignment to input EVERI-1214
WARNING - synthesis: /media/external/iCEcube2/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(179): assignment to input EVERI-1214
WARNING - synthesis: /media/external/iCEcube2/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(189): assignment to input EVERI-1214
WARNING - synthesis: /media/external/iCEcube2/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(199): assignment to input EVERI-1214
WARNING - synthesis: /media/external/iCEcube2/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(209): assignment to input EVERI-1214
WARNING - synthesis: /media/external/iCEcube2/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(3725): empty port in module declaration. VERI-1294
Top module name (Verilog): TinyFPGA_B
INFO - synthesis: verilog/TinyFPGA_B.v(2): compiling module TinyFPGA_B. VERI-1018
INFO - synthesis: /media/external/iCEcube2/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(502): compiling module SB_IO(PIN_TYPE=6'b101001,PULLUP=1'b1). VERI-1018
INFO - synthesis: /media/external/iCEcube2/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(502): compiling module SB_IO(PIN_TYPE=6'b01,PULLUP=1'b1). VERI-1018
WARNING - synthesis: verilog/TinyFPGA_B.v(71): expression size 32 truncated to fit in target size 26. VERI-1209
INFO - synthesis: verilog/coms.v(1): compiling module coms. VERI-1018
INFO - synthesis: verilog/uart_tx.v(14): compiling module uart_tx. VERI-1018
WARNING - synthesis: verilog/uart_tx.v(70): expression size 32 truncated to fit in target size 9. VERI-1209
WARNING - synthesis: verilog/uart_tx.v(88): expression size 32 truncated to fit in target size 9. VERI-1209
WARNING - synthesis: verilog/uart_tx.v(98): expression size 32 truncated to fit in target size 3. VERI-1209
WARNING - synthesis: verilog/uart_tx.v(118): expression size 32 truncated to fit in target size 9. VERI-1209
WARNING - synthesis: verilog/coms.v(300): expression size 32 truncated to fit in target size 8. VERI-1209
WARNING - synthesis: verilog/coms.v(311): expression size 32 truncated to fit in target size 14. VERI-1209
WARNING - synthesis: verilog/coms.v(333): expression size 32 truncated to fit in target size 8. VERI-1209
WARNING - synthesis: verilog/coms.v(358): expression size 32 truncated to fit in target size 8. VERI-1209
INFO - synthesis: verilog/uart_rx.v(14): compiling module uart_rx. VERI-1018
WARNING - synthesis: verilog/uart_rx.v(80): expression size 32 truncated to fit in target size 8. VERI-1209
WARNING - synthesis: verilog/uart_rx.v(91): expression size 32 truncated to fit in target size 8. VERI-1209
WARNING - synthesis: verilog/uart_rx.v(102): expression size 32 truncated to fit in target size 3. VERI-1209
WARNING - synthesis: verilog/uart_rx.v(120): expression size 32 truncated to fit in target size 8. VERI-1209
WARNING - synthesis: verilog/coms.v(388): index 152 is out of range [151:0] for data_in_field. VERI-1216
WARNING - synthesis: verilog/coms.v(394): index 152 is out of range [151:0] for data_out_field2. VERI-1216
WARNING - synthesis: verilog/coms.v(485): expression size 32 truncated to fit in target size 8. VERI-1209
WARNING - synthesis: verilog/coms.v(21): net data_out[20][7] does not have a driver. VDB-1002
WARNING - synthesis: verilog/TinyFPGA_B.v(95): actual bit length 32 differs from formal bit length 16 for port current. VERI-1330
INFO - synthesis: verilog/motorControl.v(1): compiling module motorControl. VERI-1018
WARNING - synthesis: verilog/motorControl.v(55): expression size 32 truncated to fit in target size 10. VERI-1209
WARNING - synthesis: verilog/TinyFPGA_B.v(45): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/TinyFPGA_B.v(53): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/TinyFPGA_B.v(61): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/TinyFPGA_B.v(97): input port ID[7] is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/TinyFPGA_B.v(107): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/TinyFPGA_B.v(115): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/TinyFPGA_B.v(123): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
Last elaborated design is TinyFPGA_B()
Loading NGL library '/media/external/iCEcube2/LSE/xo2c00/data/xo2clib.ngl'...
Loading NGL library '/media/external/iCEcube2/LSE/or5g00/data/orc5glib.ngl'...
Top-level module name = TinyFPGA_B.
WARNING - synthesis: verilog/TinyFPGA_B.v(45): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/TinyFPGA_B.v(53): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/TinyFPGA_B.v(61): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/TinyFPGA_B.v(97): input port ID[7] is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/TinyFPGA_B.v(107): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/TinyFPGA_B.v(115): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/TinyFPGA_B.v(123): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/coms.v(21): net data_out[20][7] does not have a driver. VDB-1002
######## Converting I/O port PIN_1 to output.
######## Converting I/O port PIN_2 to output.
######## Converting I/O port PIN_3 to output.
######## Converting I/O port PIN_7 to input.
######## Converting I/O port PIN_8 to input.
######## Converting I/O port PIN_9 to input.
######## Converting I/O port PIN_13 to input.
######## Converting I/O port PIN_14 to input.
######## Converting I/O port PIN_15 to input.
######## Converting I/O port PIN_16 to input.
######## Converting I/O port PIN_17 to input.
######## Converting I/O port PIN_18 to input.
######## Converting I/O port PIN_19 to input.
######## Converting I/O port PIN_20 to input.
######## Converting I/O port PIN_21 to input.
######## Converting I/O port PIN_22 to output.
######## Converting I/O port PIN_23 to output.
######## Converting I/O port PIN_24 to output.
WARNING - synthesis: verilog/coms.v(9): net \c0/ID[7] does not have a driver. VDB-1002
######## Missing driver on net \c0/ID[7]. Patching with GND.
######## Missing driver on net \c0/ID[6]. Patching with GND.
######## Missing driver on net \c0/ID[5]. Patching with GND.
######## Missing driver on net \c0/ID[4]. Patching with GND.
######## Missing driver on net \c0/ID[3]. Patching with GND.
######## Missing driver on net \c0/ID[2]. Patching with GND.
######## Missing driver on net \c0/ID[1]. Patching with GND.
######## Missing driver on net \c0/ID[0]. Patching with GND.
######## Missing driver on net \c0/data_out[20][7]. Patching with GND.
######## Missing driver on net \c0/data_out[20][6]. Patching with GND.
######## Missing driver on net \c0/data_out[20][5]. Patching with GND.
######## Missing driver on net \c0/data_out[20][4]. Patching with GND.
######## Missing driver on net \c0/data_out[20][3]. Patching with GND.
######## Missing driver on net \c0/data_out[20][2]. Patching with GND.
######## Missing driver on net \c0/data_out[20][1]. Patching with GND.
######## Missing driver on net \c0/data_out[20][0]. Patching with GND.
######## Missing driver on net \c0/data_out[19][7]. Patching with GND.
######## Missing driver on net \c0/data_out[19][6]. Patching with GND.
######## Missing driver on net \c0/data_out[19][5]. Patching with GND.
######## Missing driver on net \c0/data_out[19][4]. Patching with GND.
######## Missing driver on net \c0/data_out[19][3]. Patching with GND.
######## Missing driver on net \c0/data_out[19][2]. Patching with GND.
######## Missing driver on net \c0/data_out[19][1]. Patching with GND.
######## Missing driver on net \c0/data_out[19][0]. Patching with GND.
######## Missing driver on net \c0/data_out[18][7]. Patching with GND.
######## Missing driver on net \c0/data_out[18][6]. Patching with GND.
######## Missing driver on net \c0/data_out[18][5]. Patching with GND.
######## Missing driver on net \c0/data_out[18][4]. Patching with GND.
######## Missing driver on net \c0/data_out[18][3]. Patching with GND.
######## Missing driver on net \c0/data_out[18][2]. Patching with GND.
######## Missing driver on net \c0/data_out[18][1]. Patching with GND.
######## Missing driver on net \c0/data_out[18][0]. Patching with GND.
######## Missing driver on net \c0/data_out[17][7]. Patching with GND.
######## Missing driver on net \c0/data_out[17][6]. Patching with GND.
######## Missing driver on net \c0/data_out[17][5]. Patching with GND.
######## Missing driver on net \c0/data_out[17][4]. Patching with GND.
######## Missing driver on net \c0/data_out[17][3]. Patching with GND.
######## Missing driver on net \c0/data_out[17][2]. Patching with GND.
######## Missing driver on net \c0/data_out[17][1]. Patching with GND.
######## Missing driver on net \c0/data_out[17][0]. Patching with GND.
######## Missing driver on net \c0/data_out[16][7]. Patching with GND.
######## Missing driver on net \c0/data_out[16][6]. Patching with GND.
######## Missing driver on net \c0/data_out[16][5]. Patching with GND.
######## Missing driver on net \c0/data_out[16][4]. Patching with GND.
######## Missing driver on net \c0/data_out[16][3]. Patching with GND.
######## Missing driver on net \c0/data_out[16][2]. Patching with GND.
######## Missing driver on net \c0/data_out[16][1]. Patching with GND.
######## Missing driver on net \c0/data_out[16][0]. Patching with GND.
######## Missing driver on net \c0/data_out[15][7]. Patching with GND.
######## Missing driver on net \c0/data_out[15][6]. Patching with GND.
######## Missing driver on net \c0/data_out[15][5]. Patching with GND.
######## Missing driver on net \c0/data_out[15][4]. Patching with GND.
######## Missing driver on net \c0/data_out[15][3]. Patching with GND.
######## Missing driver on net \c0/data_out[15][2]. Patching with GND.
######## Missing driver on net \c0/data_out[15][1]. Patching with GND.
######## Missing driver on net \c0/data_out[15][0]. Patching with GND.
######## Missing driver on net \c0/data_out[14][7]. Patching with GND.
######## Missing driver on net \c0/data_out[14][6]. Patching with GND.
######## Missing driver on net \c0/data_out[14][5]. Patching with GND.
######## Missing driver on net \c0/data_out[14][4]. Patching with GND.
######## Missing driver on net \c0/data_out[14][3]. Patching with GND.
######## Missing driver on net \c0/data_out[14][2]. Patching with GND.
######## Missing driver on net \c0/data_out[14][1]. Patching with GND.
######## Missing driver on net \c0/data_out[14][0]. Patching with GND.
######## Missing driver on net \c0/data_out[13][7]. Patching with GND.
######## Missing driver on net \c0/data_out[13][6]. Patching with GND.
######## Missing driver on net \c0/data_out[13][5]. Patching with GND.
######## Missing driver on net \c0/data_out[13][4]. Patching with GND.
######## Missing driver on net \c0/data_out[13][3]. Patching with GND.
######## Missing driver on net \c0/data_out[13][2]. Patching with GND.
######## Missing driver on net \c0/data_out[13][1]. Patching with GND.
######## Missing driver on net \c0/data_out[13][0]. Patching with GND.
######## Missing driver on net \c0/data_out[12][7]. Patching with GND.
######## Missing driver on net \c0/data_out[12][6]. Patching with GND.
######## Missing driver on net \c0/data_out[12][5]. Patching with GND.
######## Missing driver on net \c0/data_out[12][4]. Patching with GND.
######## Missing driver on net \c0/data_out[12][3]. Patching with GND.
######## Missing driver on net \c0/data_out[12][2]. Patching with GND.
######## Missing driver on net \c0/data_out[12][1]. Patching with GND.
######## Missing driver on net \c0/data_out[12][0]. Patching with GND.
######## Missing driver on net \c0/data_out[11][7]. Patching with GND.
######## Missing driver on net \c0/data_out[11][6]. Patching with GND.
######## Missing driver on net \c0/data_out[11][5]. Patching with GND.
######## Missing driver on net \c0/data_out[11][4]. Patching with GND.
######## Missing driver on net \c0/data_out[11][3]. Patching with GND.
######## Missing driver on net \c0/data_out[11][2]. Patching with GND.
######## Missing driver on net \c0/data_out[11][1]. Patching with GND.
######## Missing driver on net \c0/data_out[11][0]. Patching with GND.
WARNING - synthesis: verilog/motorControl.v(56): Register \control/pwm_i0 is stuck at Zero. VDB-5013
WARNING - synthesis: verilog/motorControl.v(56): Register \control/pwm_i2 is stuck at One. VDB-5014
WARNING - synthesis: verilog/coms.v(370): Register \c0/data_out[4][7]_2217 is stuck at Zero. VDB-5013
WARNING - synthesis: verilog/coms.v(370): Register \c0/data_out[1][5]_2243 is stuck at One. VDB-5014



WARNING - synthesis: Bit 0 of Register \c0/UART_TRANSMITTER.state is stuck at Zero
WARNING - synthesis: Bit 1 of Register \c0/UART_TRANSMITTER.state is stuck at Zero
WARNING - synthesis: Bit 2 of Register \c0/UART_TRANSMITTER.state is stuck at Zero
WARNING - synthesis: Bit 3 of Register \c0/UART_TRANSMITTER.state is stuck at Zero
WARNING - synthesis: Bit 4 of Register \c0/UART_TRANSMITTER.state is stuck at Zero
WARNING - synthesis: Skipping pad insertion on PIN_4 due to black_box_pad_pin attribute.
WARNING - synthesis: Skipping pad insertion on PIN_5 due to black_box_pad_pin attribute.
WARNING - synthesis: Skipping pad insertion on PIN_6 due to black_box_pad_pin attribute.
WARNING - synthesis: Skipping pad insertion on PIN_10 due to black_box_pad_pin attribute.
WARNING - synthesis: Skipping pad insertion on PIN_11 due to black_box_pad_pin attribute.
WARNING - synthesis: Skipping pad insertion on PIN_12 due to black_box_pad_pin attribute.
WARNING - synthesis: verilog/coms.v(543): Register \c0/data_out_frame2[0]__i9 is stuck at One. VDB-5014
WARNING - synthesis: verilog/coms.v(543): Register \c0/data_out_frame2[0]__i11 is stuck at Zero. VDB-5013
Applying 1.000000 MHz constraint to all clocks

Writing scf file : template_Implmnt/template.scf

Results of NGD DRC are available in TinyFPGA_B_drc.log.

################### Begin Area Report (TinyFPGA_B)######################
Number of register bits => 566 of 7680 (7 % )
SB_CARRY => 177
SB_DFF => 381
SB_DFFE => 75
SB_DFFESR => 31
SB_DFFESS => 7
SB_DFFSR => 2
SB_DFFSS => 70
SB_GB_IO => 1
SB_IO => 14
SB_LUT4 => 1375
################### End Area Report ##################

################### Begin Clock Report ######################
Clock Nets
Number of Clocks: 1
  Net : CLK_c, loads : 566
Clock Enable Nets
Number of Clock Enables: 0
Top 0 highest fanout Clock Enables:
Highest fanout non-clock nets
Top 10 highest fanout non-clock nets:
  Net : c0/n11114, loads : 127
  Net : c0/byte_transmit_counter2_1, loads : 69
  Net : c0/rx/n18631, loads : 62
  Net : c0/byte_transmit_counter2_0, loads : 53
  Net : c0/n63_adj_2263, loads : 49
  Net : c0/byte_transmit_counter_0, loads : 48
  Net : c0/UART_TRANSMITTER.state_1, loads : 47
  Net : c0/UART_TRANSMITTER.state_0, loads : 40
  Net : c0/n11017, loads : 38
  Net : c0/n1166, loads : 35
################### End Clock Report ##################

Timing Report Summary
--------------
--------------------------------------------------------------------------------
Constraint                              |   Constraint|       Actual|Levels
--------------------------------------------------------------------------------
                                        |             |             |
create_clock -period 1000.000000 -name  |             |             |
clk0 [get_nets CLK_c]                   |    1.000 MHz|   17.905 MHz|    35  
                                        |             |             |
--------------------------------------------------------------------------------


All constraints were met.


Peak Memory Usage: 178.453  MB

--------------------------------------------------------------
Elapsed CPU time for LSE flow : 3.676  secs
--------------------------------------------------------------
Current Implementation template_Implmnt its sbt path: /home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 3 seconds
/media/external/iCEcube2/LSE/bin/lin64/synthesis -f "template_lse.prj"
starting Synthesisrunning SynthesisCopyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2015 Lattice Semiconductor Corporation,  All rights reserved.
Thu Sep 12 21:46:45 2019


Command Line:  /media/external/iCEcube2/LSE/bin/lin64/synthesis -f template_lse.prj 

INFO - synthesis: Lattice Synthesis Engine Launched.
Synthesis options:
The -a option is SBTiCE40.
The -t option is CM81.
The -d option is iCE40LP8K.
                                                          

##########################################################

### Lattice Family : SBTiCE40

### Device  : iCE40LP8K

### Package : CM81

### Number of Logic Cells: 7680

### Number of RAM4k Blocks: 32

### Number of DSP Blocks: 0

### Number of PLLs: 2

### Number of IO Pins: 178

##########################################################

                                                          

Optimization goal = Area
The -top option is not used.
Target frequency = 1.000000 MHz.
Maximum fanout = 10000.
Timing path count = 3
RWCheckOnRam = 0

BRAM utilization = 100.000000 %
DSP usage = true (default)
DSP utilization = 100 % (default)
fsm_encoding_style = auto
resolve_mixed_drivers = 0
fix_gated_clocks = 1

Mux style = auto (Default)
Use Carry Chain = true
carry_chain_length = 0
Loop Limit = 1950.
Use IO Insertion = TRUE
Use IO Reg = AUTO

Resource Sharing = TRUE
Propagate Constants = TRUE
Remove Duplicate Registers = TRUE
Output EDIF file name = template_Implmnt/template.edf.
WARNING - synthesis: Option -force_gsr will be set to false when option -output_edif/-ngo are set
ROM style = auto
RAM style = auto
The -comp option is FALSE.
The -syn option is FALSE.
-p /home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1 (searchpath added)
Verilog design file = verilog/TinyFPGA_B.v
Verilog design file = verilog/uart_rx.v
Verilog design file = verilog/uart_tx.v
Verilog design file = verilog/coms.v
Verilog design file = verilog/motorControl.v
Verilog design file = quad.v
-sdc option: SDC file input not used.
-vh2008

ERROR - synthesis: verilog/TinyFPGA_B.v(144): concurrent assignment to a non-net position is not permitted. VERI-1195
Synthesis failed.
Synthesis batch mode runtime 0 seconds/media/external/iCEcube2/LSE/bin/lin64/synthesis -f "template_lse.prj"
starting Synthesisrunning SynthesisCopyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2015 Lattice Semiconductor Corporation,  All rights reserved.
Thu Sep 12 21:47:19 2019


Command Line:  /media/external/iCEcube2/LSE/bin/lin64/synthesis -f template_lse.prj 

INFO - synthesis: Lattice Synthesis Engine Launched.
Synthesis options:
The -a option is SBTiCE40.
The -t option is CM81.
The -d option is iCE40LP8K.
                                                          

##########################################################

### Lattice Family : SBTiCE40

### Device  : iCE40LP8K

### Package : CM81

### Number of Logic Cells: 7680

### Number of RAM4k Blocks: 32

### Number of DSP Blocks: 0

### Number of PLLs: 2

### Number of IO Pins: 178

##########################################################

                                                          

Optimization goal = Area
The -top option is not used.
Target frequency = 1.000000 MHz.
Maximum fanout = 10000.
Timing path count = 3
RWCheckOnRam = 0

BRAM utilization = 100.000000 %
DSP usage = true (default)
DSP utilization = 100 % (default)
fsm_encoding_style = auto
resolve_mixed_drivers = 0
fix_gated_clocks = 1

Mux style = auto (Default)
Use Carry Chain = true
carry_chain_length = 0
Loop Limit = 1950.
Use IO Insertion = TRUE
Use IO Reg = AUTO

Resource Sharing = TRUE
Propagate Constants = TRUE
Remove Duplicate Registers = TRUE
Output EDIF file name = template_Implmnt/template.edf.
WARNING - synthesis: Option -force_gsr will be set to false when option -output_edif/-ngo are set
ROM style = auto
RAM style = auto
The -comp option is FALSE.
The -syn option is FALSE.
-p /home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1 (searchpath added)
Verilog design file = verilog/TinyFPGA_B.v
Verilog design file = verilog/uart_rx.v
Verilog design file = verilog/uart_tx.v
Verilog design file = verilog/coms.v
Verilog design file = verilog/motorControl.v
Verilog design file = quad.v
-sdc option: SDC file input not used.
-vh2008

ERROR - synthesis: quad.v(20): procedural assignment to a non-register count is not permitted. VERI-1100
Synthesis failed.
Synthesis batch mode runtime 0 seconds/media/external/iCEcube2/LSE/bin/lin64/synthesis -f "template_lse.prj"
starting Synthesisrunning SynthesisCopyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2015 Lattice Semiconductor Corporation,  All rights reserved.
Thu Sep 12 21:47:50 2019


Command Line:  /media/external/iCEcube2/LSE/bin/lin64/synthesis -f template_lse.prj 

INFO - synthesis: Lattice Synthesis Engine Launched.
Synthesis options:
The -a option is SBTiCE40.
The -t option is CM81.
The -d option is iCE40LP8K.
                                                          

##########################################################

### Lattice Family : SBTiCE40

### Device  : iCE40LP8K

### Package : CM81

### Number of Logic Cells: 7680

### Number of RAM4k Blocks: 32

### Number of DSP Blocks: 0

### Number of PLLs: 2

### Number of IO Pins: 178

##########################################################

                                                          

Optimization goal = Area
The -top option is not used.
Target frequency = 1.000000 MHz.
Maximum fanout = 10000.
Timing path count = 3
RWCheckOnRam = 0

BRAM utilization = 100.000000 %
DSP usage = true (default)
DSP utilization = 100 % (default)
fsm_encoding_style = auto
resolve_mixed_drivers = 0
fix_gated_clocks = 1

Mux style = auto (Default)
Use Carry Chain = true
carry_chain_length = 0
Loop Limit = 1950.
Use IO Insertion = TRUE
Use IO Reg = AUTO

Resource Sharing = TRUE
Propagate Constants = TRUE
Remove Duplicate Registers = TRUE
Output EDIF file name = template_Implmnt/template.edf.
WARNING - synthesis: Option -force_gsr will be set to false when option -output_edif/-ngo are set
ROM style = auto
RAM style = auto
The -comp option is FALSE.
The -syn option is FALSE.
-p /home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1 (searchpath added)
Verilog design file = verilog/TinyFPGA_B.v
Verilog design file = verilog/uart_rx.v
Verilog design file = verilog/uart_tx.v
Verilog design file = verilog/coms.v
Verilog design file = verilog/motorControl.v
Verilog design file = quad.v
-sdc option: SDC file input not used.
-vh2008

ERROR - synthesis: quad.v(7): syntax error near reg. VERI-1137
Synthesis failed.
Synthesis batch mode runtime 0 seconds/media/external/iCEcube2/LSE/bin/lin64/synthesis -f "template_lse.prj"
starting Synthesisrunning SynthesisCopyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2015 Lattice Semiconductor Corporation,  All rights reserved.
Thu Sep 12 21:48:08 2019


Command Line:  /media/external/iCEcube2/LSE/bin/lin64/synthesis -f template_lse.prj 

INFO - synthesis: Lattice Synthesis Engine Launched.
Synthesis options:
The -a option is SBTiCE40.
The -t option is CM81.
The -d option is iCE40LP8K.
                                                          

##########################################################

### Lattice Family : SBTiCE40

### Device  : iCE40LP8K

### Package : CM81

### Number of Logic Cells: 7680

### Number of RAM4k Blocks: 32

### Number of DSP Blocks: 0

### Number of PLLs: 2

### Number of IO Pins: 178

##########################################################

                                                          

Optimization goal = Area
The -top option is not used.
Target frequency = 1.000000 MHz.
Maximum fanout = 10000.
Timing path count = 3
RWCheckOnRam = 0

BRAM utilization = 100.000000 %
DSP usage = true (default)
DSP utilization = 100 % (default)
fsm_encoding_style = auto
resolve_mixed_drivers = 0
fix_gated_clocks = 1

Mux style = auto (Default)
Use Carry Chain = true
carry_chain_length = 0
Loop Limit = 1950.
Use IO Insertion = TRUE
Use IO Reg = AUTO

Resource Sharing = TRUE
Propagate Constants = TRUE
Remove Duplicate Registers = TRUE
Output EDIF file name = template_Implmnt/template.edf.
WARNING - synthesis: Option -force_gsr will be set to false when option -output_edif/-ngo are set
ROM style = auto
RAM style = auto
The -comp option is FALSE.
The -syn option is FALSE.
-p /home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1 (searchpath added)
Verilog design file = verilog/TinyFPGA_B.v
Verilog design file = verilog/uart_rx.v
Verilog design file = verilog/uart_tx.v
Verilog design file = verilog/coms.v
Verilog design file = verilog/motorControl.v
Verilog design file = quad.v
-sdc option: SDC file input not used.
-vh2008

WARNING - synthesis: Setting TinyFPGA_B as the top-level module. To specify the top-level module explicitly, use the -top option.
Technology check ok...

Analyzing Verilog file /media/external/iCEcube2/LSE/userware/unix/SYNTHESIS_HEADERS/machxo2.v. VERI-1482
Analyzing Verilog file /media/external/iCEcube2/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v. VERI-1482
Compile design.
Compile Design Begin
Analyzing Verilog file verilog/TinyFPGA_B.v. VERI-1482
WARNING - synthesis: verilog/TinyFPGA_B.v(127): identifier PHASES is used before its declaration. VERI-1875
WARNING - synthesis: verilog/TinyFPGA_B.v(128): identifier PHASES is used before its declaration. VERI-1875
WARNING - synthesis: verilog/TinyFPGA_B.v(129): identifier PHASES is used before its declaration. VERI-1875
WARNING - synthesis: verilog/TinyFPGA_B.v(130): identifier PHASES is used before its declaration. VERI-1875
WARNING - synthesis: verilog/TinyFPGA_B.v(131): identifier PHASES is used before its declaration. VERI-1875
WARNING - synthesis: verilog/TinyFPGA_B.v(132): identifier PHASES is used before its declaration. VERI-1875
Analyzing Verilog file verilog/uart_rx.v. VERI-1482
Analyzing Verilog file verilog/uart_tx.v. VERI-1482
Analyzing Verilog file verilog/coms.v. VERI-1482
Analyzing Verilog file verilog/motorControl.v. VERI-1482
Analyzing Verilog file quad.v. VERI-1482
Analyzing Verilog file /media/external/iCEcube2/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v. VERI-1482
WARNING - synthesis: /media/external/iCEcube2/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(79): assignment to input EVERI-1214
WARNING - synthesis: /media/external/iCEcube2/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(88): assignment to input EVERI-1214
WARNING - synthesis: /media/external/iCEcube2/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(98): assignment to input EVERI-1214
WARNING - synthesis: /media/external/iCEcube2/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(108): assignment to input EVERI-1214
WARNING - synthesis: /media/external/iCEcube2/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(118): assignment to input EVERI-1214
WARNING - synthesis: /media/external/iCEcube2/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(170): assignment to input EVERI-1214
WARNING - synthesis: /media/external/iCEcube2/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(179): assignment to input EVERI-1214
WARNING - synthesis: /media/external/iCEcube2/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(189): assignment to input EVERI-1214
WARNING - synthesis: /media/external/iCEcube2/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(199): assignment to input EVERI-1214
WARNING - synthesis: /media/external/iCEcube2/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(209): assignment to input EVERI-1214
WARNING - synthesis: /media/external/iCEcube2/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(3725): empty port in module declaration. VERI-1294
Top module name (Verilog): TinyFPGA_B
INFO - synthesis: verilog/TinyFPGA_B.v(2): compiling module TinyFPGA_B. VERI-1018
INFO - synthesis: /media/external/iCEcube2/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(502): compiling module SB_IO(PIN_TYPE=6'b101001,PULLUP=1'b1). VERI-1018
INFO - synthesis: /media/external/iCEcube2/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(502): compiling module SB_IO(PIN_TYPE=6'b01,PULLUP=1'b1). VERI-1018
WARNING - synthesis: verilog/TinyFPGA_B.v(71): expression size 32 truncated to fit in target size 26. VERI-1209
INFO - synthesis: verilog/coms.v(1): compiling module coms. VERI-1018
INFO - synthesis: verilog/uart_tx.v(14): compiling module uart_tx. VERI-1018
WARNING - synthesis: verilog/uart_tx.v(70): expression size 32 truncated to fit in target size 9. VERI-1209
WARNING - synthesis: verilog/uart_tx.v(88): expression size 32 truncated to fit in target size 9. VERI-1209
WARNING - synthesis: verilog/uart_tx.v(98): expression size 32 truncated to fit in target size 3. VERI-1209
WARNING - synthesis: verilog/uart_tx.v(118): expression size 32 truncated to fit in target size 9. VERI-1209
WARNING - synthesis: verilog/coms.v(300): expression size 32 truncated to fit in target size 8. VERI-1209
WARNING - synthesis: verilog/coms.v(311): expression size 32 truncated to fit in target size 14. VERI-1209
WARNING - synthesis: verilog/coms.v(333): expression size 32 truncated to fit in target size 8. VERI-1209
WARNING - synthesis: verilog/coms.v(358): expression size 32 truncated to fit in target size 8. VERI-1209
INFO - synthesis: verilog/uart_rx.v(14): compiling module uart_rx. VERI-1018
WARNING - synthesis: verilog/uart_rx.v(80): expression size 32 truncated to fit in target size 8. VERI-1209
WARNING - synthesis: verilog/uart_rx.v(91): expression size 32 truncated to fit in target size 8. VERI-1209
WARNING - synthesis: verilog/uart_rx.v(102): expression size 32 truncated to fit in target size 3. VERI-1209
WARNING - synthesis: verilog/uart_rx.v(120): expression size 32 truncated to fit in target size 8. VERI-1209
WARNING - synthesis: verilog/coms.v(388): index 152 is out of range [151:0] for data_in_field. VERI-1216
WARNING - synthesis: verilog/coms.v(394): index 152 is out of range [151:0] for data_out_field2. VERI-1216
WARNING - synthesis: verilog/coms.v(485): expression size 32 truncated to fit in target size 8. VERI-1209
WARNING - synthesis: verilog/coms.v(21): net data_out[20][7] does not have a driver. VDB-1002
WARNING - synthesis: verilog/TinyFPGA_B.v(97): actual bit length 32 differs from formal bit length 16 for port current. VERI-1330
INFO - synthesis: verilog/motorControl.v(1): compiling module motorControl. VERI-1018
WARNING - synthesis: verilog/motorControl.v(55): expression size 32 truncated to fit in target size 10. VERI-1209
INFO - synthesis: quad.v(3): compiling module quad. VERI-1018
WARNING - synthesis: verilog/TinyFPGA_B.v(45): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/TinyFPGA_B.v(53): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/TinyFPGA_B.v(61): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/TinyFPGA_B.v(99): input port ID[7] is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/TinyFPGA_B.v(109): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/TinyFPGA_B.v(117): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/TinyFPGA_B.v(125): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
Last elaborated design is TinyFPGA_B()
Loading NGL library '/media/external/iCEcube2/LSE/xo2c00/data/xo2clib.ngl'...
Loading NGL library '/media/external/iCEcube2/LSE/or5g00/data/orc5glib.ngl'...
Top-level module name = TinyFPGA_B.
WARNING - synthesis: verilog/TinyFPGA_B.v(45): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/TinyFPGA_B.v(53): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/TinyFPGA_B.v(61): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/TinyFPGA_B.v(99): input port ID[7] is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/TinyFPGA_B.v(109): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/TinyFPGA_B.v(117): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/TinyFPGA_B.v(125): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/coms.v(21): net data_out[20][7] does not have a driver. VDB-1002
######## Converting I/O port PIN_1 to output.
######## Converting I/O port PIN_2 to output.
######## Converting I/O port PIN_3 to output.
######## Converting I/O port PIN_7 to input.
######## Converting I/O port PIN_8 to input.
######## Converting I/O port PIN_9 to input.
######## Converting I/O port PIN_13 to input.
######## Converting I/O port PIN_14 to input.
######## Converting I/O port PIN_15 to input.
######## Converting I/O port PIN_16 to input.
######## Converting I/O port PIN_17 to input.
######## Converting I/O port PIN_18 to input.
######## Converting I/O port PIN_19 to input.
######## Converting I/O port PIN_20 to input.
######## Converting I/O port PIN_21 to input.
######## Converting I/O port PIN_22 to output.
######## Converting I/O port PIN_23 to output.
######## Converting I/O port PIN_24 to output.
WARNING - synthesis: verilog/coms.v(9): net \c0/ID[7] does not have a driver. VDB-1002
######## Missing driver on net \c0/ID[7]. Patching with GND.
######## Missing driver on net \c0/ID[6]. Patching with GND.
######## Missing driver on net \c0/ID[5]. Patching with GND.
######## Missing driver on net \c0/ID[4]. Patching with GND.
######## Missing driver on net \c0/ID[3]. Patching with GND.
######## Missing driver on net \c0/ID[2]. Patching with GND.
######## Missing driver on net \c0/ID[1]. Patching with GND.
######## Missing driver on net \c0/ID[0]. Patching with GND.
######## Missing driver on net \c0/data_out[20][7]. Patching with GND.
######## Missing driver on net \c0/data_out[20][6]. Patching with GND.
######## Missing driver on net \c0/data_out[20][5]. Patching with GND.
######## Missing driver on net \c0/data_out[20][4]. Patching with GND.
######## Missing driver on net \c0/data_out[20][3]. Patching with GND.
######## Missing driver on net \c0/data_out[20][2]. Patching with GND.
######## Missing driver on net \c0/data_out[20][1]. Patching with GND.
######## Missing driver on net \c0/data_out[20][0]. Patching with GND.
######## Missing driver on net \c0/data_out[19][7]. Patching with GND.
######## Missing driver on net \c0/data_out[19][6]. Patching with GND.
######## Missing driver on net \c0/data_out[19][5]. Patching with GND.
######## Missing driver on net \c0/data_out[19][4]. Patching with GND.
######## Missing driver on net \c0/data_out[19][3]. Patching with GND.
######## Missing driver on net \c0/data_out[19][2]. Patching with GND.
######## Missing driver on net \c0/data_out[19][1]. Patching with GND.
######## Missing driver on net \c0/data_out[19][0]. Patching with GND.
######## Missing driver on net \c0/data_out[18][7]. Patching with GND.
######## Missing driver on net \c0/data_out[18][6]. Patching with GND.
######## Missing driver on net \c0/data_out[18][5]. Patching with GND.
######## Missing driver on net \c0/data_out[18][4]. Patching with GND.
######## Missing driver on net \c0/data_out[18][3]. Patching with GND.
######## Missing driver on net \c0/data_out[18][2]. Patching with GND.
######## Missing driver on net \c0/data_out[18][1]. Patching with GND.
######## Missing driver on net \c0/data_out[18][0]. Patching with GND.
######## Missing driver on net \c0/data_out[17][7]. Patching with GND.
######## Missing driver on net \c0/data_out[17][6]. Patching with GND.
######## Missing driver on net \c0/data_out[17][5]. Patching with GND.
######## Missing driver on net \c0/data_out[17][4]. Patching with GND.
######## Missing driver on net \c0/data_out[17][3]. Patching with GND.
######## Missing driver on net \c0/data_out[17][2]. Patching with GND.
######## Missing driver on net \c0/data_out[17][1]. Patching with GND.
######## Missing driver on net \c0/data_out[17][0]. Patching with GND.
######## Missing driver on net \c0/data_out[16][7]. Patching with GND.
######## Missing driver on net \c0/data_out[16][6]. Patching with GND.
######## Missing driver on net \c0/data_out[16][5]. Patching with GND.
######## Missing driver on net \c0/data_out[16][4]. Patching with GND.
######## Missing driver on net \c0/data_out[16][3]. Patching with GND.
######## Missing driver on net \c0/data_out[16][2]. Patching with GND.
######## Missing driver on net \c0/data_out[16][1]. Patching with GND.
######## Missing driver on net \c0/data_out[16][0]. Patching with GND.
######## Missing driver on net \c0/data_out[15][7]. Patching with GND.
######## Missing driver on net \c0/data_out[15][6]. Patching with GND.
######## Missing driver on net \c0/data_out[15][5]. Patching with GND.
######## Missing driver on net \c0/data_out[15][4]. Patching with GND.
######## Missing driver on net \c0/data_out[15][3]. Patching with GND.
######## Missing driver on net \c0/data_out[15][2]. Patching with GND.
######## Missing driver on net \c0/data_out[15][1]. Patching with GND.
######## Missing driver on net \c0/data_out[15][0]. Patching with GND.
######## Missing driver on net \c0/data_out[14][7]. Patching with GND.
######## Missing driver on net \c0/data_out[14][6]. Patching with GND.
######## Missing driver on net \c0/data_out[14][5]. Patching with GND.
######## Missing driver on net \c0/data_out[14][4]. Patching with GND.
######## Missing driver on net \c0/data_out[14][3]. Patching with GND.
######## Missing driver on net \c0/data_out[14][2]. Patching with GND.
######## Missing driver on net \c0/data_out[14][1]. Patching with GND.
######## Missing driver on net \c0/data_out[14][0]. Patching with GND.
######## Missing driver on net \c0/data_out[13][7]. Patching with GND.
######## Missing driver on net \c0/data_out[13][6]. Patching with GND.
######## Missing driver on net \c0/data_out[13][5]. Patching with GND.
######## Missing driver on net \c0/data_out[13][4]. Patching with GND.
######## Missing driver on net \c0/data_out[13][3]. Patching with GND.
######## Missing driver on net \c0/data_out[13][2]. Patching with GND.
######## Missing driver on net \c0/data_out[13][1]. Patching with GND.
######## Missing driver on net \c0/data_out[13][0]. Patching with GND.
######## Missing driver on net \c0/data_out[12][7]. Patching with GND.
######## Missing driver on net \c0/data_out[12][6]. Patching with GND.
######## Missing driver on net \c0/data_out[12][5]. Patching with GND.
######## Missing driver on net \c0/data_out[12][4]. Patching with GND.
######## Missing driver on net \c0/data_out[12][3]. Patching with GND.
######## Missing driver on net \c0/data_out[12][2]. Patching with GND.
######## Missing driver on net \c0/data_out[12][1]. Patching with GND.
######## Missing driver on net \c0/data_out[12][0]. Patching with GND.
######## Missing driver on net \c0/data_out[11][7]. Patching with GND.
######## Missing driver on net \c0/data_out[11][6]. Patching with GND.
######## Missing driver on net \c0/data_out[11][5]. Patching with GND.
######## Missing driver on net \c0/data_out[11][4]. Patching with GND.
######## Missing driver on net \c0/data_out[11][3]. Patching with GND.
######## Missing driver on net \c0/data_out[11][2]. Patching with GND.
######## Missing driver on net \c0/data_out[11][1]. Patching with GND.
######## Missing driver on net \c0/data_out[11][0]. Patching with GND.
WARNING - synthesis: verilog/motorControl.v(56): Register \control/pwm_i0 is stuck at Zero. VDB-5013
WARNING - synthesis: verilog/motorControl.v(56): Register \control/pwm_i2 is stuck at One. VDB-5014
WARNING - synthesis: verilog/coms.v(370): Register \c0/data_out[4][7]_2217 is stuck at Zero. VDB-5013
WARNING - synthesis: verilog/coms.v(370): Register \c0/data_out[1][5]_2243 is stuck at One. VDB-5014



WARNING - synthesis: Bit 0 of Register \c0/UART_TRANSMITTER.state is stuck at Zero
WARNING - synthesis: Bit 1 of Register \c0/UART_TRANSMITTER.state is stuck at Zero
WARNING - synthesis: Bit 2 of Register \c0/UART_TRANSMITTER.state is stuck at Zero
WARNING - synthesis: Bit 3 of Register \c0/UART_TRANSMITTER.state is stuck at Zero
WARNING - synthesis: Bit 4 of Register \c0/UART_TRANSMITTER.state is stuck at Zero
WARNING - synthesis: Skipping pad insertion on PIN_4 due to black_box_pad_pin attribute.
WARNING - synthesis: Skipping pad insertion on PIN_5 due to black_box_pad_pin attribute.
WARNING - synthesis: Skipping pad insertion on PIN_6 due to black_box_pad_pin attribute.
WARNING - synthesis: Skipping pad insertion on PIN_10 due to black_box_pad_pin attribute.
WARNING - synthesis: Skipping pad insertion on PIN_11 due to black_box_pad_pin attribute.
WARNING - synthesis: Skipping pad insertion on PIN_12 due to black_box_pad_pin attribute.
WARNING - synthesis: verilog/coms.v(543): Register \c0/data_out_frame2[0]__i9 is stuck at One. VDB-5014
WARNING - synthesis: verilog/coms.v(543): Register \c0/data_out_frame2[0]__i11 is stuck at Zero. VDB-5013
Applying 1.000000 MHz constraint to all clocks

Writing scf file : template_Implmnt/template.scf

Results of NGD DRC are available in TinyFPGA_B_drc.log.

################### Begin Area Report (TinyFPGA_B)######################
Number of register bits => 600 of 7680 (7 % )
SB_CARRY => 209
SB_DFF => 419
SB_DFFE => 72
SB_DFFESR => 31
SB_DFFESS => 7
SB_DFFSR => 2
SB_DFFSS => 69
SB_GB_IO => 1
SB_IO => 16
SB_LUT4 => 1438
################### End Area Report ##################

################### Begin Clock Report ######################
Clock Nets
Number of Clocks: 1
  Net : CLK_c, loads : 600
Clock Enable Nets
Number of Clock Enables: 0
Top 0 highest fanout Clock Enables:
Highest fanout non-clock nets
Top 10 highest fanout non-clock nets:
  Net : n11350, loads : 128
  Net : c0/byte_transmit_counter2_1, loads : 65
  Net : c0/n13771, loads : 64
  Net : quad_counter0/n1839, loads : 63
  Net : c0/rx/n17817, loads : 62
  Net : c0/byte_transmit_counter2_0, loads : 55
  Net : c0/byte_transmit_counter_0, loads : 48
  Net : c0/UART_TRANSMITTER.state_1, loads : 48
  Net : c0/UART_TRANSMITTER.state_0, loads : 39
  Net : c0/n11239, loads : 38
################### End Clock Report ##################

Timing Report Summary
--------------
--------------------------------------------------------------------------------
Constraint                              |   Constraint|       Actual|Levels
--------------------------------------------------------------------------------
                                        |             |             |
create_clock -period 1000.000000 -name  |             |             |
clk0 [get_nets CLK_c]                   |    1.000 MHz|   17.567 MHz|    36  
                                        |             |             |
--------------------------------------------------------------------------------


All constraints were met.


Peak Memory Usage: 180.105  MB

--------------------------------------------------------------
Elapsed CPU time for LSE flow : 3.781  secs
--------------------------------------------------------------
Current Implementation template_Implmnt its sbt path: /home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 3 seconds


"/media/external/iCEcube2/sbt_backend/bin/linux/opt/edifparser" "/media/external/iCEcube2/sbt_backend/devices/ICE40P08.dev" "/home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/template.edf " "/home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/netlist" "-pCM81" "-y/home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/constraints/pins.pcf " "-s/home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/constraints/clk.sdc " -c --devicename iCE40LP8K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:01:35

Parsing edif file: /home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/template.edf...
Parsing constraint file: /home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/constraints/pins.pcf...
start to read sdc/scf file /home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/template.scf
sdc_reader OK /home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/template.scf
start to read sdc/scf file /home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/constraints/clk.sdc
sdc_reader OK /home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/constraints/clk.sdc
Warning: Property lattice_noprune(1) in the instance hall1_input(ICE_IO) is not valid, it is ignored.
Warning: Property lattice_noprune(1) in the instance hall2_input(ICE_IO) is not valid, it is ignored.
Warning: Property lattice_noprune(1) in the instance hall3_input(ICE_IO) is not valid, it is ignored.
Warning: Property lattice_noprune(1) in the instance rx_input(ICE_IO) is not valid, it is ignored.
Warning: Property lattice_noprune(1) in the instance tx2_output(ICE_IO) is not valid, it is ignored.
Warning: Property lattice_noprune(1) in the instance tx_output(ICE_IO) is not valid, it is ignored.
Stored edif netlist at /home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B...
Warning: The terminal connectivity tx_output:LATCHINPUTVALUE is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity tx_output:INPUTCLK is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity tx_output:OUTPUTCLK is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity tx2_output:LATCHINPUTVALUE is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity tx2_output:INPUTCLK is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity tx2_output:OUTPUTCLK is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity rx_input:LATCHINPUTVALUE is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity rx_input:INPUTCLK is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity rx_input:OUTPUTENABLE is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity rx_input:OUTPUTCLK is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity hall3_input:LATCHINPUTVALUE is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity hall3_input:INPUTCLK is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity hall3_input:OUTPUTENABLE is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity hall3_input:OUTPUTCLK is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity hall2_input:LATCHINPUTVALUE is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity hall2_input:INPUTCLK is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity hall2_input:OUTPUTENABLE is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity hall2_input:OUTPUTCLK is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity hall1_input:LATCHINPUTVALUE is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity hall1_input:INPUTCLK is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity hall1_input:OUTPUTENABLE is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity hall1_input:OUTPUTCLK is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity USBPU_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity PIN_8_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity PIN_7_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity PIN_3_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity PIN_2_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity PIN_24_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity PIN_23_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity PIN_22_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity PIN_1_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity LED_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity CLK_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 000001
Warning: The terminal c0.byte_transmit_counter__i5:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.byte_transmit_counter__i3:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.byte_transmit_counter__i4:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.byte_transmit_counter__i6:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.byte_transmit_counter__i7:E is driven by default driver : VCC, Disconnecting it.

write Timing Constraint to /home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: TinyFPGA_B

EDF Parser run-time: 0 (sec)
edif parser succeed.


"/media/external/iCEcube2/sbt_backend/bin/linux/opt/sbtplacer" --des-lib "/home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --outdir "/home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/placer" --device-file "/media/external/iCEcube2/sbt_backend/devices/ICE40P08.dev" --package CM81 --deviceMarketName iCE40LP8K --sdc-file "/home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/Temp/sbt_temp.sdc" --lib-file "/media/external/iCEcube2/sbt_backend/devices/ice40LP8K.lib" --effort_level std --out-sdc-file "/home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/placer/TinyFPGA_B_pl.sdc"
starting placerrunning placerExecuting : /media/external/iCEcube2/sbt_backend/bin/linux/opt/sbtplacer --des-lib /home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B --outdir /home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/placer --device-file /media/external/iCEcube2/sbt_backend/devices/ICE40P08.dev --package CM81 --deviceMarketName iCE40LP8K --sdc-file /home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/Temp/sbt_temp.sdc --lib-file /media/external/iCEcube2/sbt_backend/devices/ice40LP8K.lib --effort_level std --out-sdc-file /home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/placer/TinyFPGA_B_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:22:02

W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_13, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_14, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_15, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_16, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_17, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_18, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_19, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_20, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_21, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_9, as it is not connected to any PAD
I2004: Option and Settings Summary
=============================================================
Device file          - /media/external/iCEcube2/sbt_backend/devices/ICE40P08.dev
Package              - CM81
Design database      - /home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B
SDC file             - /home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/Temp/sbt_temp.sdc
Output directory     - /home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/placer
Timing library       - /media/external/iCEcube2/sbt_backend/devices/ice40LP8K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: /home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B/BFPGA_DESIGN_ep
I2065: Reading device file : /media/external/iCEcube2/sbt_backend/devices/ICE40P08.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	1438
    Number of DFFs      	:	600
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	209
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	16
    Number of GBIOs     	:	1
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0


Phase 1
I2077: Start design legalization
W2216: SB_GB_IO 'CLK_pad' is assigned to a non-GB pin 'B2'. Replacing it with SB_IO 'CLK_pad' and SB_GB 'CLK_pad_gb'

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	4
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	1
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	5
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.0 (sec)

Phase 3
Warning-1034: Found non-unate timing arc, from pin "PACKAGEPIN" to pin "DIN0" of instance "CLK_pad", in the clock network. Converting the timing arc to positive-unate
SDC-Info-1101: Duty cycle not specified for clock. Assuming 50 percent dutycycle.

Design Statistics after Packing
    Number of LUTs      	:	1443
    Number of DFFs      	:	598
    Number of DFFs packed to IO	:	2
    Number of Carrys    	:	209

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	466
        LUT, DFF and CARRY	:	132
    Combinational LogicCells
        Only LUT         	:	769
        CARRY Only       	:	1
        LUT with CARRY   	:	76
    LogicCells                  :	1444/7680
    PLBs                        :	237/960
    BRAMs                       :	0/32
    IOs and GBIOs               :	17/63
    PLLs                        :	0/1


I2088: Phase 3, elapsed time : 1.5 (sec)

Phase 4
I2088: Phase 4, elapsed time : 0.2 (sec)

Phase 5
I2088: Phase 5, elapsed time : 4.4 (sec)

Phase 6
I2088: Phase 6, elapsed time : 67.7 (sec)

Final Design Statistics
    Number of LUTs      	:	1443
    Number of DFFs      	:	598
    Number of DFFs packed to IO	:	2
    Number of Carrys    	:	209
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	17
    Number of GBIOs     	:	0
    Number of GBs       	:	1
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0

Device Utilization Summary
    LogicCells                  :	1444/7680
    PLBs                        :	272/960
    BRAMs                       :	0/32
    IOs and GBIOs               :	17/63
    PLLs                        :	0/1



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 2
Clock: CLK | Frequency: 56.14 MHz | Target: 16.00 MHz
Clock: TinyFPGA_B|CLK | Frequency: N/A | Target: 1.00 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 74.3 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"/media/external/iCEcube2/sbt_backend/bin/linux/opt/packer" "/media/external/iCEcube2/sbt_backend/devices/ICE40P08.dev" "/home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --package CM81 --outdir "/home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/packer" --DRC_only  --translator "/media/external/iCEcube2/sbt_backend/bin/sdc_translator.tcl" --src_sdc_file "/home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/placer/TinyFPGA_B_pl.sdc" --dst_sdc_file "/home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/packer/TinyFPGA_B_pk.sdc" --devicename iCE40LP8K
starting packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:02:57

Begin Packing...
initializing finish
Total HPWL cost is 6607
running packerused logic cells: 1444
Design Rule Checking Succeeded

DRC Checker run-time: 0 (sec)
packer succeed.


"/media/external/iCEcube2/sbt_backend/bin/linux/opt/sbrouter" "/media/external/iCEcube2/sbt_backend/devices/ICE40P08.dev" "/home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" "/media/external/iCEcube2/sbt_backend/devices/ice40LP8K.lib" --outdir "/home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/router" --sdf_file "/home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : /media/external/iCEcube2/sbt_backend/bin/linux/opt/sbrouter /media/external/iCEcube2/sbt_backend/devices/ICE40P08.dev /home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B /media/external/iCEcube2/sbt_backend/devices/ice40LP8K.lib --outdir /home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/router --sdf_file /home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:09:33

I1203: Reading Design TinyFPGA_B
Read design time: 0
I1202: Reading Architecture of device iCE40LP8K
Read device time: 9
I1209: Started routing
I1223: Total Nets : 1655 
I1212: Iteration  1 :   720 unrouted : 3 seconds
I1212: Iteration  2 :   128 unrouted : 2 seconds
I1212: Iteration  3 :    48 unrouted : 2 seconds
I1212: Iteration  4 :     4 unrouted : 3 seconds
I1212: Iteration  5 :     0 unrouted : 2 seconds
I1215: Routing is successful
Routing time: 13
I1206: Completed routing
I1204: Writing Design TinyFPGA_B
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 22 seconds
 total           341348K
router succeed.

"/media/external/iCEcube2/sbt_backend/bin/linux/opt/netlister" --verilog "/home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.v" --vhdl "/home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.vhd" --lib "/home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --view rt --device "/media/external/iCEcube2/sbt_backend/devices/ICE40P08.dev" --splitio 
starting netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:25:37

running netlistGenerating Verilog & VHDL netlist files ...
Writing /home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.v
Writing /home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.vhd
Netlister succeeded.

Netlister run-time: 6 (sec)
netlist succeed.


"/media/external/iCEcube2/sbt_backend/bin/linux/opt/bitmap" "/media/external/iCEcube2/sbt_backend/devices/ICE40P08.dev" --design "/home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --device_name iCE40LP8K --package CM81 --outdir "/home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:24:49

Bit Stream File Size: 1080760 (1M 31K 440 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 2 (sec)
bitmap succeed.
/media/external/iCEcube2/LSE/bin/lin64/synthesis -f "template_lse.prj"
starting Synthesisrunning SynthesisCopyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2015 Lattice Semiconductor Corporation,  All rights reserved.
Thu Sep 12 21:51:35 2019


Command Line:  /media/external/iCEcube2/LSE/bin/lin64/synthesis -f template_lse.prj 

INFO - synthesis: Lattice Synthesis Engine Launched.
Synthesis options:
The -a option is SBTiCE40.
The -t option is CM81.
The -d option is iCE40LP8K.
                                                          

##########################################################

### Lattice Family : SBTiCE40

### Device  : iCE40LP8K

### Package : CM81

### Number of Logic Cells: 7680

### Number of RAM4k Blocks: 32

### Number of DSP Blocks: 0

### Number of PLLs: 2

### Number of IO Pins: 178

##########################################################

                                                          

Optimization goal = Area
The -top option is not used.
Target frequency = 1.000000 MHz.
Maximum fanout = 10000.
Timing path count = 3
RWCheckOnRam = 0

BRAM utilization = 100.000000 %
DSP usage = true (default)
DSP utilization = 100 % (default)
fsm_encoding_style = auto
resolve_mixed_drivers = 0
fix_gated_clocks = 1

Mux style = auto (Default)
Use Carry Chain = true
carry_chain_length = 0
Loop Limit = 1950.
Use IO Insertion = TRUE
Use IO Reg = AUTO

Resource Sharing = TRUE
Propagate Constants = TRUE
Remove Duplicate Registers = TRUE
Output EDIF file name = template_Implmnt/template.edf.
WARNING - synthesis: Option -force_gsr will be set to false when option -output_edif/-ngo are set
ROM style = auto
RAM style = auto
The -comp option is FALSE.
The -syn option is FALSE.
-p /home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1 (searchpath added)
Verilog design file = verilog/TinyFPGA_B.v
Verilog design file = verilog/uart_rx.v
Verilog design file = verilog/uart_tx.v
Verilog design file = verilog/coms.v
Verilog design file = verilog/motorControl.v
Verilog design file = quad.v
-sdc option: SDC file input not used.
-vh2008

WARNING - synthesis: Setting TinyFPGA_B as the top-level module. To specify the top-level module explicitly, use the -top option.
Technology check ok...

Analyzing Verilog file /media/external/iCEcube2/LSE/userware/unix/SYNTHESIS_HEADERS/machxo2.v. VERI-1482
Analyzing Verilog file /media/external/iCEcube2/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v. VERI-1482
Compile design.
Compile Design Begin
Analyzing Verilog file verilog/TinyFPGA_B.v. VERI-1482
WARNING - synthesis: verilog/TinyFPGA_B.v(127): identifier PHASES is used before its declaration. VERI-1875
WARNING - synthesis: verilog/TinyFPGA_B.v(128): identifier PHASES is used before its declaration. VERI-1875
WARNING - synthesis: verilog/TinyFPGA_B.v(129): identifier PHASES is used before its declaration. VERI-1875
WARNING - synthesis: verilog/TinyFPGA_B.v(130): identifier PHASES is used before its declaration. VERI-1875
WARNING - synthesis: verilog/TinyFPGA_B.v(131): identifier PHASES is used before its declaration. VERI-1875
WARNING - synthesis: verilog/TinyFPGA_B.v(132): identifier PHASES is used before its declaration. VERI-1875
Analyzing Verilog file verilog/uart_rx.v. VERI-1482
Analyzing Verilog file verilog/uart_tx.v. VERI-1482
Analyzing Verilog file verilog/coms.v. VERI-1482
Analyzing Verilog file verilog/motorControl.v. VERI-1482
Analyzing Verilog file quad.v. VERI-1482
Analyzing Verilog file /media/external/iCEcube2/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v. VERI-1482
WARNING - synthesis: /media/external/iCEcube2/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(79): assignment to input EVERI-1214
WARNING - synthesis: /media/external/iCEcube2/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(88): assignment to input EVERI-1214
WARNING - synthesis: /media/external/iCEcube2/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(98): assignment to input EVERI-1214
WARNING - synthesis: /media/external/iCEcube2/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(108): assignment to input EVERI-1214
WARNING - synthesis: /media/external/iCEcube2/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(118): assignment to input EVERI-1214
WARNING - synthesis: /media/external/iCEcube2/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(170): assignment to input EVERI-1214
WARNING - synthesis: /media/external/iCEcube2/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(179): assignment to input EVERI-1214
WARNING - synthesis: /media/external/iCEcube2/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(189): assignment to input EVERI-1214
WARNING - synthesis: /media/external/iCEcube2/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(199): assignment to input EVERI-1214
WARNING - synthesis: /media/external/iCEcube2/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(209): assignment to input EVERI-1214
WARNING - synthesis: /media/external/iCEcube2/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(3725): empty port in module declaration. VERI-1294
Top module name (Verilog): TinyFPGA_B
INFO - synthesis: verilog/TinyFPGA_B.v(2): compiling module TinyFPGA_B. VERI-1018
INFO - synthesis: /media/external/iCEcube2/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(502): compiling module SB_IO(PIN_TYPE=6'b101001,PULLUP=1'b1). VERI-1018
INFO - synthesis: /media/external/iCEcube2/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(502): compiling module SB_IO(PIN_TYPE=6'b01,PULLUP=1'b1). VERI-1018
WARNING - synthesis: verilog/TinyFPGA_B.v(71): expression size 32 truncated to fit in target size 26. VERI-1209
INFO - synthesis: verilog/coms.v(1): compiling module coms. VERI-1018
INFO - synthesis: verilog/uart_tx.v(14): compiling module uart_tx. VERI-1018
WARNING - synthesis: verilog/uart_tx.v(70): expression size 32 truncated to fit in target size 9. VERI-1209
WARNING - synthesis: verilog/uart_tx.v(88): expression size 32 truncated to fit in target size 9. VERI-1209
WARNING - synthesis: verilog/uart_tx.v(98): expression size 32 truncated to fit in target size 3. VERI-1209
WARNING - synthesis: verilog/uart_tx.v(118): expression size 32 truncated to fit in target size 9. VERI-1209
WARNING - synthesis: verilog/coms.v(297): expression size 32 truncated to fit in target size 8. VERI-1209
WARNING - synthesis: verilog/coms.v(308): expression size 32 truncated to fit in target size 14. VERI-1209
WARNING - synthesis: verilog/coms.v(330): expression size 32 truncated to fit in target size 8. VERI-1209
WARNING - synthesis: verilog/coms.v(355): expression size 32 truncated to fit in target size 8. VERI-1209
INFO - synthesis: verilog/uart_rx.v(14): compiling module uart_rx. VERI-1018
WARNING - synthesis: verilog/uart_rx.v(80): expression size 32 truncated to fit in target size 8. VERI-1209
WARNING - synthesis: verilog/uart_rx.v(91): expression size 32 truncated to fit in target size 8. VERI-1209
WARNING - synthesis: verilog/uart_rx.v(102): expression size 32 truncated to fit in target size 3. VERI-1209
WARNING - synthesis: verilog/uart_rx.v(120): expression size 32 truncated to fit in target size 8. VERI-1209
WARNING - synthesis: verilog/coms.v(385): index 152 is out of range [151:0] for data_in_field. VERI-1216
WARNING - synthesis: verilog/coms.v(391): index 152 is out of range [151:0] for data_out_field2. VERI-1216
WARNING - synthesis: verilog/coms.v(482): expression size 32 truncated to fit in target size 8. VERI-1209
WARNING - synthesis: verilog/coms.v(21): net data_out[20][7] does not have a driver. VDB-1002
INFO - synthesis: verilog/motorControl.v(1): compiling module motorControl. VERI-1018
WARNING - synthesis: verilog/motorControl.v(55): expression size 32 truncated to fit in target size 10. VERI-1209
INFO - synthesis: quad.v(3): compiling module quad. VERI-1018
WARNING - synthesis: verilog/TinyFPGA_B.v(45): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/TinyFPGA_B.v(53): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/TinyFPGA_B.v(61): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/TinyFPGA_B.v(99): input port ID[7] is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/TinyFPGA_B.v(109): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/TinyFPGA_B.v(117): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/TinyFPGA_B.v(125): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
Last elaborated design is TinyFPGA_B()
Loading NGL library '/media/external/iCEcube2/LSE/xo2c00/data/xo2clib.ngl'...
Loading NGL library '/media/external/iCEcube2/LSE/or5g00/data/orc5glib.ngl'...
Top-level module name = TinyFPGA_B.
WARNING - synthesis: verilog/TinyFPGA_B.v(45): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/TinyFPGA_B.v(53): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/TinyFPGA_B.v(61): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/TinyFPGA_B.v(99): input port ID[7] is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/TinyFPGA_B.v(109): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/TinyFPGA_B.v(117): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/TinyFPGA_B.v(125): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/coms.v(21): net data_out[20][7] does not have a driver. VDB-1002
######## Converting I/O port PIN_1 to output.
######## Converting I/O port PIN_2 to output.
######## Converting I/O port PIN_3 to output.
######## Converting I/O port PIN_7 to input.
######## Converting I/O port PIN_8 to input.
######## Converting I/O port PIN_9 to input.
######## Converting I/O port PIN_13 to input.
######## Converting I/O port PIN_14 to input.
######## Converting I/O port PIN_15 to input.
######## Converting I/O port PIN_16 to input.
######## Converting I/O port PIN_17 to input.
######## Converting I/O port PIN_18 to input.
######## Converting I/O port PIN_19 to input.
######## Converting I/O port PIN_20 to input.
######## Converting I/O port PIN_21 to input.
######## Converting I/O port PIN_22 to output.
######## Converting I/O port PIN_23 to output.
######## Converting I/O port PIN_24 to output.
WARNING - synthesis: verilog/coms.v(9): net \c0/ID[7] does not have a driver. VDB-1002
######## Missing driver on net \c0/ID[7]. Patching with GND.
######## Missing driver on net \c0/ID[6]. Patching with GND.
######## Missing driver on net \c0/ID[5]. Patching with GND.
######## Missing driver on net \c0/ID[4]. Patching with GND.
######## Missing driver on net \c0/ID[3]. Patching with GND.
######## Missing driver on net \c0/ID[2]. Patching with GND.
######## Missing driver on net \c0/ID[1]. Patching with GND.
######## Missing driver on net \c0/ID[0]. Patching with GND.
######## Missing driver on net \c0/data_out[20][7]. Patching with GND.
######## Missing driver on net \c0/data_out[20][6]. Patching with GND.
######## Missing driver on net \c0/data_out[20][5]. Patching with GND.
######## Missing driver on net \c0/data_out[20][4]. Patching with GND.
######## Missing driver on net \c0/data_out[20][3]. Patching with GND.
######## Missing driver on net \c0/data_out[20][2]. Patching with GND.
######## Missing driver on net \c0/data_out[20][1]. Patching with GND.
######## Missing driver on net \c0/data_out[20][0]. Patching with GND.
######## Missing driver on net \c0/data_out[19][7]. Patching with GND.
######## Missing driver on net \c0/data_out[19][6]. Patching with GND.
######## Missing driver on net \c0/data_out[19][5]. Patching with GND.
######## Missing driver on net \c0/data_out[19][4]. Patching with GND.
######## Missing driver on net \c0/data_out[19][3]. Patching with GND.
######## Missing driver on net \c0/data_out[19][2]. Patching with GND.
######## Missing driver on net \c0/data_out[19][1]. Patching with GND.
######## Missing driver on net \c0/data_out[19][0]. Patching with GND.
######## Missing driver on net \c0/data_out[18][7]. Patching with GND.
######## Missing driver on net \c0/data_out[18][6]. Patching with GND.
######## Missing driver on net \c0/data_out[18][5]. Patching with GND.
######## Missing driver on net \c0/data_out[18][4]. Patching with GND.
######## Missing driver on net \c0/data_out[18][3]. Patching with GND.
######## Missing driver on net \c0/data_out[18][2]. Patching with GND.
######## Missing driver on net \c0/data_out[18][1]. Patching with GND.
######## Missing driver on net \c0/data_out[18][0]. Patching with GND.
######## Missing driver on net \c0/data_out[17][7]. Patching with GND.
######## Missing driver on net \c0/data_out[17][6]. Patching with GND.
######## Missing driver on net \c0/data_out[17][5]. Patching with GND.
######## Missing driver on net \c0/data_out[17][4]. Patching with GND.
######## Missing driver on net \c0/data_out[17][3]. Patching with GND.
######## Missing driver on net \c0/data_out[17][2]. Patching with GND.
######## Missing driver on net \c0/data_out[17][1]. Patching with GND.
######## Missing driver on net \c0/data_out[17][0]. Patching with GND.
######## Missing driver on net \c0/data_out[16][7]. Patching with GND.
######## Missing driver on net \c0/data_out[16][6]. Patching with GND.
######## Missing driver on net \c0/data_out[16][5]. Patching with GND.
######## Missing driver on net \c0/data_out[16][4]. Patching with GND.
######## Missing driver on net \c0/data_out[16][3]. Patching with GND.
######## Missing driver on net \c0/data_out[16][2]. Patching with GND.
######## Missing driver on net \c0/data_out[16][1]. Patching with GND.
######## Missing driver on net \c0/data_out[16][0]. Patching with GND.
######## Missing driver on net \c0/data_out[15][7]. Patching with GND.
######## Missing driver on net \c0/data_out[15][6]. Patching with GND.
######## Missing driver on net \c0/data_out[15][5]. Patching with GND.
######## Missing driver on net \c0/data_out[15][4]. Patching with GND.
######## Missing driver on net \c0/data_out[15][3]. Patching with GND.
######## Missing driver on net \c0/data_out[15][2]. Patching with GND.
######## Missing driver on net \c0/data_out[15][1]. Patching with GND.
######## Missing driver on net \c0/data_out[15][0]. Patching with GND.
######## Missing driver on net \c0/data_out[14][7]. Patching with GND.
######## Missing driver on net \c0/data_out[14][6]. Patching with GND.
######## Missing driver on net \c0/data_out[14][5]. Patching with GND.
######## Missing driver on net \c0/data_out[14][4]. Patching with GND.
######## Missing driver on net \c0/data_out[14][3]. Patching with GND.
######## Missing driver on net \c0/data_out[14][2]. Patching with GND.
######## Missing driver on net \c0/data_out[14][1]. Patching with GND.
######## Missing driver on net \c0/data_out[14][0]. Patching with GND.
######## Missing driver on net \c0/data_out[13][7]. Patching with GND.
######## Missing driver on net \c0/data_out[13][6]. Patching with GND.
######## Missing driver on net \c0/data_out[13][5]. Patching with GND.
######## Missing driver on net \c0/data_out[13][4]. Patching with GND.
######## Missing driver on net \c0/data_out[13][3]. Patching with GND.
######## Missing driver on net \c0/data_out[13][2]. Patching with GND.
######## Missing driver on net \c0/data_out[13][1]. Patching with GND.
######## Missing driver on net \c0/data_out[13][0]. Patching with GND.
######## Missing driver on net \c0/data_out[12][7]. Patching with GND.
######## Missing driver on net \c0/data_out[12][6]. Patching with GND.
######## Missing driver on net \c0/data_out[12][5]. Patching with GND.
######## Missing driver on net \c0/data_out[12][4]. Patching with GND.
######## Missing driver on net \c0/data_out[12][3]. Patching with GND.
######## Missing driver on net \c0/data_out[12][2]. Patching with GND.
######## Missing driver on net \c0/data_out[12][1]. Patching with GND.
######## Missing driver on net \c0/data_out[12][0]. Patching with GND.
######## Missing driver on net \c0/data_out[11][7]. Patching with GND.
######## Missing driver on net \c0/data_out[11][6]. Patching with GND.
######## Missing driver on net \c0/data_out[11][5]. Patching with GND.
######## Missing driver on net \c0/data_out[11][4]. Patching with GND.
######## Missing driver on net \c0/data_out[11][3]. Patching with GND.
######## Missing driver on net \c0/data_out[11][2]. Patching with GND.
######## Missing driver on net \c0/data_out[11][1]. Patching with GND.
######## Missing driver on net \c0/data_out[11][0]. Patching with GND.
WARNING - synthesis: verilog/motorControl.v(56): Register \control/pwm_i0 is stuck at Zero. VDB-5013
WARNING - synthesis: verilog/motorControl.v(56): Register \control/pwm_i2 is stuck at One. VDB-5014
WARNING - synthesis: verilog/coms.v(367): Register \c0/data_out[8][7]_2185 is stuck at Zero. VDB-5013
WARNING - synthesis: verilog/coms.v(367): Register \c0/data_out[1][5]_2243 is stuck at One. VDB-5014



WARNING - synthesis: Bit 0 of Register \c0/UART_TRANSMITTER.state is stuck at Zero
WARNING - synthesis: Bit 1 of Register \c0/UART_TRANSMITTER.state is stuck at Zero
WARNING - synthesis: Bit 2 of Register \c0/UART_TRANSMITTER.state is stuck at Zero
WARNING - synthesis: Bit 3 of Register \c0/UART_TRANSMITTER.state is stuck at Zero
WARNING - synthesis: Bit 4 of Register \c0/UART_TRANSMITTER.state is stuck at Zero
WARNING - synthesis: Skipping pad insertion on PIN_4 due to black_box_pad_pin attribute.
WARNING - synthesis: Skipping pad insertion on PIN_5 due to black_box_pad_pin attribute.
WARNING - synthesis: Skipping pad insertion on PIN_6 due to black_box_pad_pin attribute.
WARNING - synthesis: Skipping pad insertion on PIN_10 due to black_box_pad_pin attribute.
WARNING - synthesis: Skipping pad insertion on PIN_11 due to black_box_pad_pin attribute.
WARNING - synthesis: Skipping pad insertion on PIN_12 due to black_box_pad_pin attribute.
WARNING - synthesis: verilog/coms.v(540): Register \c0/data_out_frame2[0]__i10 is stuck at One. VDB-5014
WARNING - synthesis: verilog/coms.v(540): Register \c0/data_out_frame2[0]__i11 is stuck at Zero. VDB-5013
Applying 1.000000 MHz constraint to all clocks

Writing scf file : template_Implmnt/template.scf

Results of NGD DRC are available in TinyFPGA_B_drc.log.

################### Begin Area Report (TinyFPGA_B)######################
Number of register bits => 443 of 7680 (5 % )
SB_CARRY => 147
SB_DFF => 270
SB_DFFE => 68
SB_DFFESR => 31
SB_DFFSR => 5
SB_DFFSS => 69
SB_GB_IO => 1
SB_IO => 16
SB_LUT4 => 1079
################### End Area Report ##################

################### Begin Clock Report ######################
Clock Nets
Number of Clocks: 1
  Net : CLK_c, loads : 443
Clock Enable Nets
Number of Clock Enables: 0
Top 0 highest fanout Clock Enables:
Highest fanout non-clock nets
Top 10 highest fanout non-clock nets:
  Net : c0/n13288, loads : 66
  Net : quad_counter0/n1835, loads : 63
  Net : c0/rx/n17909, loads : 62
  Net : c0/n11035, loads : 47
  Net : c0/UART_TRANSMITTER.state_1, loads : 43
  Net : c0/UART_TRANSMITTER.state_0, loads : 41
  Net : c0/byte_transmit_counter_0, loads : 40
  Net : c0/byte_transmit_counter2_0, loads : 36
  Net : c0/n1199, loads : 35
  Net : c0/rx/rx_data_ready, loads : 34
################### End Clock Report ##################

Timing Report Summary
--------------
--------------------------------------------------------------------------------
Constraint                              |   Constraint|       Actual|Levels
--------------------------------------------------------------------------------
                                        |             |             |
create_clock -period 1000.000000 -name  |             |             |
clk0 [get_nets CLK_c]                   |    1.000 MHz|   17.567 MHz|    36  
                                        |             |             |
--------------------------------------------------------------------------------


All constraints were met.


Peak Memory Usage: 178.742  MB

--------------------------------------------------------------
Elapsed CPU time for LSE flow : 3.245  secs
--------------------------------------------------------------
Current Implementation template_Implmnt its sbt path: /home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 3 seconds


"/media/external/iCEcube2/sbt_backend/bin/linux/opt/edifparser" "/media/external/iCEcube2/sbt_backend/devices/ICE40P08.dev" "/home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/template.edf " "/home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/netlist" "-pCM81" "-y/home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/constraints/pins.pcf " "-s/home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/constraints/clk.sdc " -c --devicename iCE40LP8K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:01:35

Parsing edif file: /home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/template.edf...
Parsing constraint file: /home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/constraints/pins.pcf...
start to read sdc/scf file /home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/template.scf
sdc_reader OK /home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/template.scf
start to read sdc/scf file /home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/constraints/clk.sdc
sdc_reader OK /home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/constraints/clk.sdc
Warning: Property lattice_noprune(1) in the instance hall1_input(ICE_IO) is not valid, it is ignored.
Warning: Property lattice_noprune(1) in the instance hall2_input(ICE_IO) is not valid, it is ignored.
Warning: Property lattice_noprune(1) in the instance hall3_input(ICE_IO) is not valid, it is ignored.
Warning: Property lattice_noprune(1) in the instance rx_input(ICE_IO) is not valid, it is ignored.
Warning: Property lattice_noprune(1) in the instance tx2_output(ICE_IO) is not valid, it is ignored.
Warning: Property lattice_noprune(1) in the instance tx_output(ICE_IO) is not valid, it is ignored.
Stored edif netlist at /home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B...
Warning: The terminal connectivity tx_output:LATCHINPUTVALUE is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity tx_output:INPUTCLK is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity tx_output:OUTPUTCLK is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity tx2_output:LATCHINPUTVALUE is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity tx2_output:INPUTCLK is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity tx2_output:OUTPUTCLK is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity rx_input:LATCHINPUTVALUE is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity rx_input:INPUTCLK is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity rx_input:OUTPUTENABLE is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity rx_input:OUTPUTCLK is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity hall3_input:LATCHINPUTVALUE is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity hall3_input:INPUTCLK is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity hall3_input:OUTPUTENABLE is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity hall3_input:OUTPUTCLK is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity hall2_input:LATCHINPUTVALUE is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity hall2_input:INPUTCLK is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity hall2_input:OUTPUTENABLE is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity hall2_input:OUTPUTCLK is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity hall1_input:LATCHINPUTVALUE is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity hall1_input:INPUTCLK is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity hall1_input:OUTPUTENABLE is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity hall1_input:OUTPUTCLK is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity USBPU_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity PIN_8_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity PIN_7_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity PIN_3_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity PIN_2_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity PIN_24_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity PIN_23_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity PIN_22_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity PIN_1_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity LED_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity CLK_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 000001
Warning: The terminal c0.byte_transmit_counter__i5:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.byte_transmit_counter__i3:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.byte_transmit_counter__i6:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.byte_transmit_counter__i1:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.byte_transmit_counter__i7:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.byte_transmit_counter__i4:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.byte_transmit_counter__i2:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.tx2.r_Clock_Count__i6:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.tx2.r_Clock_Count__i2:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.tx2.r_Clock_Count__i8:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.tx2.r_Clock_Count__i7:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.tx2.r_Clock_Count__i3:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.tx2.r_Clock_Count__i5:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.tx2.r_Clock_Count__i4:E is driven by default driver : VCC, Disconnecting it.

write Timing Constraint to /home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: TinyFPGA_B

EDF Parser run-time: 0 (sec)
edif parser succeed.


"/media/external/iCEcube2/sbt_backend/bin/linux/opt/sbtplacer" --des-lib "/home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --outdir "/home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/placer" --device-file "/media/external/iCEcube2/sbt_backend/devices/ICE40P08.dev" --package CM81 --deviceMarketName iCE40LP8K --sdc-file "/home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/Temp/sbt_temp.sdc" --lib-file "/media/external/iCEcube2/sbt_backend/devices/ice40LP8K.lib" --effort_level std --out-sdc-file "/home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/placer/TinyFPGA_B_pl.sdc"
starting placerrunning placerExecuting : /media/external/iCEcube2/sbt_backend/bin/linux/opt/sbtplacer --des-lib /home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B --outdir /home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/placer --device-file /media/external/iCEcube2/sbt_backend/devices/ICE40P08.dev --package CM81 --deviceMarketName iCE40LP8K --sdc-file /home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/Temp/sbt_temp.sdc --lib-file /media/external/iCEcube2/sbt_backend/devices/ice40LP8K.lib --effort_level std --out-sdc-file /home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/placer/TinyFPGA_B_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:22:02

W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_13, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_14, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_15, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_16, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_17, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_18, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_19, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_20, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_21, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_9, as it is not connected to any PAD
I2004: Option and Settings Summary
=============================================================
Device file          - /media/external/iCEcube2/sbt_backend/devices/ICE40P08.dev
Package              - CM81
Design database      - /home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B
SDC file             - /home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/Temp/sbt_temp.sdc
Output directory     - /home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/placer
Timing library       - /media/external/iCEcube2/sbt_backend/devices/ice40LP8K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: /home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B/BFPGA_DESIGN_ep
I2065: Reading device file : /media/external/iCEcube2/sbt_backend/devices/ICE40P08.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	1079
    Number of DFFs      	:	443
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	147
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	16
    Number of GBIOs     	:	1
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0


Phase 1
I2077: Start design legalization
W2216: SB_GB_IO 'CLK_pad' is assigned to a non-GB pin 'B2'. Replacing it with SB_IO 'CLK_pad' and SB_GB 'CLK_pad_gb'

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	4
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	6
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	10
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.0 (sec)

Phase 3
Warning-1034: Found non-unate timing arc, from pin "PACKAGEPIN" to pin "DIN0" of instance "CLK_pad", in the clock network. Converting the timing arc to positive-unate
SDC-Info-1101: Duty cycle not specified for clock. Assuming 50 percent dutycycle.

Design Statistics after Packing
    Number of LUTs      	:	1089
    Number of DFFs      	:	441
    Number of DFFs packed to IO	:	2
    Number of Carrys    	:	147

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	379
        LUT, DFF and CARRY	:	62
    Combinational LogicCells
        Only LUT         	:	564
        CARRY Only       	:	1
        LUT with CARRY   	:	84
    LogicCells                  :	1090/7680
    PLBs                        :	194/960
    BRAMs                       :	0/32
    IOs and GBIOs               :	17/63
    PLLs                        :	0/1


I2088: Phase 3, elapsed time : 1.0 (sec)

Phase 4
I2088: Phase 4, elapsed time : 0.2 (sec)

Phase 5
I2088: Phase 5, elapsed time : 2.0 (sec)

Phase 6
I2088: Phase 6, elapsed time : 36.3 (sec)

Final Design Statistics
    Number of LUTs      	:	1089
    Number of DFFs      	:	441
    Number of DFFs packed to IO	:	2
    Number of Carrys    	:	147
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	17
    Number of GBIOs     	:	0
    Number of GBs       	:	1
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0

Device Utilization Summary
    LogicCells                  :	1090/7680
    PLBs                        :	219/960
    BRAMs                       :	0/32
    IOs and GBIOs               :	17/63
    PLLs                        :	0/1



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 2
Clock: CLK | Frequency: 54.02 MHz | Target: 16.00 MHz
Clock: TinyFPGA_B|CLK | Frequency: N/A | Target: 1.00 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 39.9 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"/media/external/iCEcube2/sbt_backend/bin/linux/opt/packer" "/media/external/iCEcube2/sbt_backend/devices/ICE40P08.dev" "/home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --package CM81 --outdir "/home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/packer" --DRC_only  --translator "/media/external/iCEcube2/sbt_backend/bin/sdc_translator.tcl" --src_sdc_file "/home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/placer/TinyFPGA_B_pl.sdc" --dst_sdc_file "/home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/packer/TinyFPGA_B_pk.sdc" --devicename iCE40LP8K
starting packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:02:57

Begin Packing...
running packerinitializing finish
Total HPWL cost is 4346
used logic cells: 1090
Design Rule Checking Succeeded

DRC Checker run-time: 0 (sec)
packer succeed.


"/media/external/iCEcube2/sbt_backend/bin/linux/opt/packer" "/media/external/iCEcube2/sbt_backend/devices/ICE40P08.dev" "/home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --package CM81 --outdir "/home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/packer" --translator "/media/external/iCEcube2/sbt_backend/bin/sdc_translator.tcl" --src_sdc_file "/home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/placer/TinyFPGA_B_pl.sdc" --dst_sdc_file "/home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/packer/TinyFPGA_B_pk.sdc" --devicename iCE40LP8K
starting packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:02:57

Begin Packing...
running packerinitializing finish
Total HPWL cost is 4346
used logic cells: 1090
Translating sdc file /home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/placer/TinyFPGA_B_pl.sdc...
Translated sdc file is /home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/packer/TinyFPGA_B_pk.sdc
Packer succeeded

Packer run-time: 1 (sec)
packer succeed.


"/media/external/iCEcube2/sbt_backend/bin/linux/opt/sbrouter" "/media/external/iCEcube2/sbt_backend/devices/ICE40P08.dev" "/home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" "/media/external/iCEcube2/sbt_backend/devices/ice40LP8K.lib" "/home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/packer/TinyFPGA_B_pk.sdc" --outdir "/home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/router" --sdf_file "/home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : /media/external/iCEcube2/sbt_backend/bin/linux/opt/sbrouter /media/external/iCEcube2/sbt_backend/devices/ICE40P08.dev /home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B /media/external/iCEcube2/sbt_backend/devices/ice40LP8K.lib /home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/packer/TinyFPGA_B_pk.sdc --outdir /home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/router --sdf_file /home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:09:33

I1203: Reading Design TinyFPGA_B
Read design time: 0
I1202: Reading Architecture of device iCE40LP8K
SDC-Info-1101: Duty cycle not specified for clock. Assuming 50 percent dutycycle.
Read device time: 9
I1209: Started routing
I1223: Total Nets : 1321 
I1212: Iteration  1 :   267 unrouted : 2 seconds
I1212: Iteration  2 :    38 unrouted : 1 seconds
I1212: Iteration  3 :    10 unrouted : 0 seconds
I1212: Iteration  4 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 3
I1206: Completed routing
I1204: Writing Design TinyFPGA_B
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 13 seconds
 total           338540K
router succeed.

"/media/external/iCEcube2/sbt_backend/bin/linux/opt/netlister" --verilog "/home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.v" --vhdl "/home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.vhd" --lib "/home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --view rt --device "/media/external/iCEcube2/sbt_backend/devices/ICE40P08.dev" --splitio  --in-sdc-file "/home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/packer/TinyFPGA_B_pk.sdc" --out-sdc-file "/home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/netlister/TinyFPGA_B_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:25:37

Generating Verilog & VHDL netlist files ...
Writing /home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.v
Writing /home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.vhd
Netlister succeeded.

Netlister run-time: 5 (sec)
netlist succeed.


"/media/external/iCEcube2/sbt_backend/bin/linux/opt/sbtimer" --des-lib "/home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --lib-file "/media/external/iCEcube2/sbt_backend/devices/ice40LP8K.lib" --sdc-file "/home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/netlister/TinyFPGA_B_sbt.sdc" --sdf-file "/home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.sdf" --report-file "/home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/timer/TinyFPGA_B_timing.rpt" --device-file "/media/external/iCEcube2/sbt_backend/devices/ICE40P08.dev" --timing-summary
starting timerrunning timerExecuting : /media/external/iCEcube2/sbt_backend/bin/linux/opt/sbtimer --des-lib /home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B --lib-file /media/external/iCEcube2/sbt_backend/devices/ice40LP8K.lib --sdc-file /home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/netlister/TinyFPGA_B_sbt.sdc --sdf-file /home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.sdf --report-file /home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/timer/TinyFPGA_B_timing.rpt --device-file /media/external/iCEcube2/sbt_backend/devices/ICE40P08.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:08:07

Warning-1034: Found non-unate timing arc, from pin "PADIN" to pin "DIN0" of instance "CLK_pad_preio", in the clock network. Converting the timing arc to positive-unate
SDC-Info-1101: Duty cycle not specified for clock. Assuming 50 percent dutycycle.
Timer run-time: 6 seconds
timer succeed.
timer succeeded.


"/media/external/iCEcube2/sbt_backend/bin/linux/opt/bitmap" "/media/external/iCEcube2/sbt_backend/devices/ICE40P08.dev" --design "/home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --device_name iCE40LP8K --package CM81 --outdir "/home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:24:49

running bitmapBit Stream File Size: 1080760 (1M 31K 440 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 1 (sec)
bitmap succeed.
/media/external/iCEcube2/LSE/bin/lin64/synthesis -f "template_lse.prj"
starting Synthesisrunning SynthesisCopyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2015 Lattice Semiconductor Corporation,  All rights reserved.
Thu Sep 12 22:02:59 2019


Command Line:  /media/external/iCEcube2/LSE/bin/lin64/synthesis -f template_lse.prj 

INFO - synthesis: Lattice Synthesis Engine Launched.
Synthesis options:
The -a option is SBTiCE40.
The -t option is CM81.
The -d option is iCE40LP8K.
                                                          

##########################################################

### Lattice Family : SBTiCE40

### Device  : iCE40LP8K

### Package : CM81

### Number of Logic Cells: 7680

### Number of RAM4k Blocks: 32

### Number of DSP Blocks: 0

### Number of PLLs: 2

### Number of IO Pins: 178

##########################################################

                                                          

Optimization goal = Area
The -top option is not used.
Target frequency = 1.000000 MHz.
Maximum fanout = 10000.
Timing path count = 3
RWCheckOnRam = 0

BRAM utilization = 100.000000 %
DSP usage = true (default)
DSP utilization = 100 % (default)
fsm_encoding_style = auto
resolve_mixed_drivers = 0
fix_gated_clocks = 1

Mux style = auto (Default)
Use Carry Chain = true
carry_chain_length = 0
Loop Limit = 1950.
Use IO Insertion = TRUE
Use IO Reg = AUTO

Resource Sharing = TRUE
Propagate Constants = TRUE
Remove Duplicate Registers = TRUE
Output EDIF file name = template_Implmnt/template.edf.
WARNING - synthesis: Option -force_gsr will be set to false when option -output_edif/-ngo are set
ROM style = auto
RAM style = auto
The -comp option is FALSE.
The -syn option is FALSE.
-p /home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1 (searchpath added)
Verilog design file = verilog/TinyFPGA_B.v
Verilog design file = verilog/uart_rx.v
Verilog design file = verilog/uart_tx.v
Verilog design file = verilog/coms.v
Verilog design file = verilog/motorControl.v
Verilog design file = quad.v
-sdc option: SDC file input not used.
-vh2008

ERROR - synthesis: verilog/motorControl.v(1): syntax error near MAX_LIMIT. VERI-1137
Synthesis failed.
Synthesis batch mode runtime 0 seconds/media/external/iCEcube2/LSE/bin/lin64/synthesis -f "template_lse.prj"
starting Synthesisrunning SynthesisCopyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2015 Lattice Semiconductor Corporation,  All rights reserved.
Thu Sep 12 22:03:22 2019


Command Line:  /media/external/iCEcube2/LSE/bin/lin64/synthesis -f template_lse.prj 

INFO - synthesis: Lattice Synthesis Engine Launched.
Synthesis options:
The -a option is SBTiCE40.
The -t option is CM81.
The -d option is iCE40LP8K.
                                                          

##########################################################

### Lattice Family : SBTiCE40

### Device  : iCE40LP8K

### Package : CM81

### Number of Logic Cells: 7680

### Number of RAM4k Blocks: 32

### Number of DSP Blocks: 0

### Number of PLLs: 2

### Number of IO Pins: 178

##########################################################

                                                          

Optimization goal = Area
The -top option is not used.
Target frequency = 1.000000 MHz.
Maximum fanout = 10000.
Timing path count = 3
RWCheckOnRam = 0

BRAM utilization = 100.000000 %
DSP usage = true (default)
DSP utilization = 100 % (default)
fsm_encoding_style = auto
resolve_mixed_drivers = 0
fix_gated_clocks = 1

Mux style = auto (Default)
Use Carry Chain = true
carry_chain_length = 0
Loop Limit = 1950.
Use IO Insertion = TRUE
Use IO Reg = AUTO

Resource Sharing = TRUE
Propagate Constants = TRUE
Remove Duplicate Registers = TRUE
Output EDIF file name = template_Implmnt/template.edf.
WARNING - synthesis: Option -force_gsr will be set to false when option -output_edif/-ngo are set
ROM style = auto
RAM style = auto
The -comp option is FALSE.
The -syn option is FALSE.
-p /home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1 (searchpath added)
Verilog design file = verilog/TinyFPGA_B.v
Verilog design file = verilog/uart_rx.v
Verilog design file = verilog/uart_tx.v
Verilog design file = verilog/coms.v
Verilog design file = verilog/motorControl.v
Verilog design file = quad.v
-sdc option: SDC file input not used.
-vh2008

ERROR - synthesis: verilog/motorControl.v(21): Kd is not a function. VERI-1120
Synthesis failed.
Synthesis batch mode runtime 0 seconds/media/external/iCEcube2/LSE/bin/lin64/synthesis -f "template_lse.prj"
starting Synthesisrunning SynthesisCopyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2015 Lattice Semiconductor Corporation,  All rights reserved.
Thu Sep 12 22:03:33 2019


Command Line:  /media/external/iCEcube2/LSE/bin/lin64/synthesis -f template_lse.prj 

INFO - synthesis: Lattice Synthesis Engine Launched.
Synthesis options:
The -a option is SBTiCE40.
The -t option is CM81.
The -d option is iCE40LP8K.
                                                          

##########################################################

### Lattice Family : SBTiCE40

### Device  : iCE40LP8K

### Package : CM81

### Number of Logic Cells: 7680

### Number of RAM4k Blocks: 32

### Number of DSP Blocks: 0

### Number of PLLs: 2

### Number of IO Pins: 178

##########################################################

                                                          

Optimization goal = Area
The -top option is not used.
Target frequency = 1.000000 MHz.
Maximum fanout = 10000.
Timing path count = 3
RWCheckOnRam = 0

BRAM utilization = 100.000000 %
DSP usage = true (default)
DSP utilization = 100 % (default)
fsm_encoding_style = auto
resolve_mixed_drivers = 0
fix_gated_clocks = 1

Mux style = auto (Default)
Use Carry Chain = true
carry_chain_length = 0
Loop Limit = 1950.
Use IO Insertion = TRUE
Use IO Reg = AUTO

Resource Sharing = TRUE
Propagate Constants = TRUE
Remove Duplicate Registers = TRUE
Output EDIF file name = template_Implmnt/template.edf.
WARNING - synthesis: Option -force_gsr will be set to false when option -output_edif/-ngo are set
ROM style = auto
RAM style = auto
The -comp option is FALSE.
The -syn option is FALSE.
-p /home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1 (searchpath added)
Verilog design file = verilog/TinyFPGA_B.v
Verilog design file = verilog/uart_rx.v
Verilog design file = verilog/uart_tx.v
Verilog design file = verilog/coms.v
Verilog design file = verilog/motorControl.v
Verilog design file = quad.v
-sdc option: SDC file input not used.
-vh2008

WARNING - synthesis: Setting TinyFPGA_B as the top-level module. To specify the top-level module explicitly, use the -top option.
Technology check ok...

Analyzing Verilog file /media/external/iCEcube2/LSE/userware/unix/SYNTHESIS_HEADERS/machxo2.v. VERI-1482
Analyzing Verilog file /media/external/iCEcube2/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v. VERI-1482
Compile design.
Compile Design Begin
Analyzing Verilog file verilog/TinyFPGA_B.v. VERI-1482
WARNING - synthesis: verilog/TinyFPGA_B.v(127): identifier PHASES is used before its declaration. VERI-1875
WARNING - synthesis: verilog/TinyFPGA_B.v(128): identifier PHASES is used before its declaration. VERI-1875
WARNING - synthesis: verilog/TinyFPGA_B.v(129): identifier PHASES is used before its declaration. VERI-1875
WARNING - synthesis: verilog/TinyFPGA_B.v(130): identifier PHASES is used before its declaration. VERI-1875
WARNING - synthesis: verilog/TinyFPGA_B.v(131): identifier PHASES is used before its declaration. VERI-1875
WARNING - synthesis: verilog/TinyFPGA_B.v(132): identifier PHASES is used before its declaration. VERI-1875
Analyzing Verilog file verilog/uart_rx.v. VERI-1482
Analyzing Verilog file verilog/uart_tx.v. VERI-1482
Analyzing Verilog file verilog/coms.v. VERI-1482
Analyzing Verilog file verilog/motorControl.v. VERI-1482
Analyzing Verilog file quad.v. VERI-1482
Analyzing Verilog file /media/external/iCEcube2/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v. VERI-1482
WARNING - synthesis: /media/external/iCEcube2/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(79): assignment to input EVERI-1214
WARNING - synthesis: /media/external/iCEcube2/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(88): assignment to input EVERI-1214
WARNING - synthesis: /media/external/iCEcube2/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(98): assignment to input EVERI-1214
WARNING - synthesis: /media/external/iCEcube2/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(108): assignment to input EVERI-1214
WARNING - synthesis: /media/external/iCEcube2/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(118): assignment to input EVERI-1214
WARNING - synthesis: /media/external/iCEcube2/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(170): assignment to input EVERI-1214
WARNING - synthesis: /media/external/iCEcube2/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(179): assignment to input EVERI-1214
WARNING - synthesis: /media/external/iCEcube2/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(189): assignment to input EVERI-1214
WARNING - synthesis: /media/external/iCEcube2/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(199): assignment to input EVERI-1214
WARNING - synthesis: /media/external/iCEcube2/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(209): assignment to input EVERI-1214
WARNING - synthesis: /media/external/iCEcube2/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(3725): empty port in module declaration. VERI-1294
Top module name (Verilog): TinyFPGA_B
INFO - synthesis: verilog/TinyFPGA_B.v(2): compiling module TinyFPGA_B. VERI-1018
INFO - synthesis: /media/external/iCEcube2/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(502): compiling module SB_IO(PIN_TYPE=6'b101001,PULLUP=1'b1). VERI-1018
INFO - synthesis: /media/external/iCEcube2/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(502): compiling module SB_IO(PIN_TYPE=6'b01,PULLUP=1'b1). VERI-1018
WARNING - synthesis: verilog/TinyFPGA_B.v(71): expression size 32 truncated to fit in target size 26. VERI-1209
INFO - synthesis: verilog/coms.v(1): compiling module coms. VERI-1018
INFO - synthesis: verilog/uart_tx.v(14): compiling module uart_tx. VERI-1018
WARNING - synthesis: verilog/uart_tx.v(70): expression size 32 truncated to fit in target size 9. VERI-1209
WARNING - synthesis: verilog/uart_tx.v(88): expression size 32 truncated to fit in target size 9. VERI-1209
WARNING - synthesis: verilog/uart_tx.v(98): expression size 32 truncated to fit in target size 3. VERI-1209
WARNING - synthesis: verilog/uart_tx.v(118): expression size 32 truncated to fit in target size 9. VERI-1209
WARNING - synthesis: verilog/coms.v(297): expression size 32 truncated to fit in target size 8. VERI-1209
WARNING - synthesis: verilog/coms.v(308): expression size 32 truncated to fit in target size 14. VERI-1209
WARNING - synthesis: verilog/coms.v(330): expression size 32 truncated to fit in target size 8. VERI-1209
WARNING - synthesis: verilog/coms.v(355): expression size 32 truncated to fit in target size 8. VERI-1209
INFO - synthesis: verilog/uart_rx.v(14): compiling module uart_rx. VERI-1018
WARNING - synthesis: verilog/uart_rx.v(80): expression size 32 truncated to fit in target size 8. VERI-1209
WARNING - synthesis: verilog/uart_rx.v(91): expression size 32 truncated to fit in target size 8. VERI-1209
WARNING - synthesis: verilog/uart_rx.v(102): expression size 32 truncated to fit in target size 3. VERI-1209
WARNING - synthesis: verilog/uart_rx.v(120): expression size 32 truncated to fit in target size 8. VERI-1209
WARNING - synthesis: verilog/coms.v(385): index 152 is out of range [151:0] for data_in_field. VERI-1216
WARNING - synthesis: verilog/coms.v(391): index 152 is out of range [151:0] for data_out_field2. VERI-1216
WARNING - synthesis: verilog/coms.v(482): expression size 32 truncated to fit in target size 8. VERI-1209
WARNING - synthesis: verilog/coms.v(21): net data_out[20][7] does not have a driver. VDB-1002
INFO - synthesis: verilog/motorControl.v(1): compiling module motorControl. VERI-1018
WARNING - synthesis: verilog/motorControl.v(74): expression size 32 truncated to fit in target size 10. VERI-1209
WARNING - synthesis: verilog/motorControl.v(18): net PD_CONTROLLER.err_prev[31] does not have a driver. VDB-1002
INFO - synthesis: quad.v(3): compiling module quad. VERI-1018
WARNING - synthesis: verilog/TinyFPGA_B.v(45): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/TinyFPGA_B.v(53): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/TinyFPGA_B.v(61): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/TinyFPGA_B.v(99): input port ID[7] is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/TinyFPGA_B.v(109): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/TinyFPGA_B.v(117): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/TinyFPGA_B.v(125): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/TinyFPGA_B.v(141): input port setpoint[31] is not connected on this instance. VDB-1013
Last elaborated design is TinyFPGA_B()
Loading NGL library '/media/external/iCEcube2/LSE/xo2c00/data/xo2clib.ngl'...
Loading NGL library '/media/external/iCEcube2/LSE/or5g00/data/orc5glib.ngl'...
Top-level module name = TinyFPGA_B.
WARNING - synthesis: verilog/TinyFPGA_B.v(45): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/TinyFPGA_B.v(53): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/TinyFPGA_B.v(61): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/TinyFPGA_B.v(99): input port ID[7] is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/TinyFPGA_B.v(109): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/TinyFPGA_B.v(117): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/TinyFPGA_B.v(125): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/TinyFPGA_B.v(141): input port setpoint[31] is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/coms.v(21): net data_out[20][7] does not have a driver. VDB-1002
WARNING - synthesis: verilog/motorControl.v(18): net PD_CONTROLLER.err_prev[31] does not have a driver. VDB-1002
######## Converting I/O port PIN_1 to output.
######## Converting I/O port PIN_2 to output.
######## Converting I/O port PIN_3 to output.
######## Converting I/O port PIN_7 to input.
######## Converting I/O port PIN_8 to input.
######## Converting I/O port PIN_9 to input.
######## Converting I/O port PIN_13 to input.
######## Converting I/O port PIN_14 to input.
######## Converting I/O port PIN_15 to input.
######## Converting I/O port PIN_16 to input.
######## Converting I/O port PIN_17 to input.
######## Converting I/O port PIN_18 to input.
######## Converting I/O port PIN_19 to input.
######## Converting I/O port PIN_20 to input.
######## Converting I/O port PIN_21 to input.
######## Converting I/O port PIN_22 to output.
######## Converting I/O port PIN_23 to output.
######## Converting I/O port PIN_24 to output.
WARNING - synthesis: verilog/coms.v(9): net \c0/ID[7] does not have a driver. VDB-1002
WARNING - synthesis: verilog/motorControl.v(7): net \control/setpoint[31] does not have a driver. VDB-1002
WARNING - synthesis: verilog/motorControl.v(8): net \control/state[31] does not have a driver. VDB-1002
WARNING - synthesis: verilog/motorControl.v(9): net \control/Kp[31] does not have a driver. VDB-1002
WARNING - synthesis: verilog/motorControl.v(10): net \control/Kd[31] does not have a driver. VDB-1002
######## Missing driver on net \c0/ID[7]. Patching with GND.
######## Missing driver on net \c0/ID[6]. Patching with GND.
######## Missing driver on net \c0/ID[5]. Patching with GND.
######## Missing driver on net \c0/ID[4]. Patching with GND.
######## Missing driver on net \c0/ID[3]. Patching with GND.
######## Missing driver on net \c0/ID[2]. Patching with GND.
######## Missing driver on net \c0/ID[1]. Patching with GND.
######## Missing driver on net \c0/ID[0]. Patching with GND.
######## Missing driver on net \c0/data_out[20][7]. Patching with GND.
######## Missing driver on net \c0/data_out[20][6]. Patching with GND.
######## Missing driver on net \c0/data_out[20][5]. Patching with GND.
######## Missing driver on net \c0/data_out[20][4]. Patching with GND.
######## Missing driver on net \c0/data_out[20][3]. Patching with GND.
######## Missing driver on net \c0/data_out[20][2]. Patching with GND.
######## Missing driver on net \c0/data_out[20][1]. Patching with GND.
######## Missing driver on net \c0/data_out[20][0]. Patching with GND.
######## Missing driver on net \c0/data_out[19][7]. Patching with GND.
######## Missing driver on net \c0/data_out[19][6]. Patching with GND.
######## Missing driver on net \c0/data_out[19][5]. Patching with GND.
######## Missing driver on net \c0/data_out[19][4]. Patching with GND.
######## Missing driver on net \c0/data_out[19][3]. Patching with GND.
######## Missing driver on net \c0/data_out[19][2]. Patching with GND.
######## Missing driver on net \c0/data_out[19][1]. Patching with GND.
######## Missing driver on net \c0/data_out[19][0]. Patching with GND.
######## Missing driver on net \c0/data_out[18][7]. Patching with GND.
######## Missing driver on net \c0/data_out[18][6]. Patching with GND.
######## Missing driver on net \c0/data_out[18][5]. Patching with GND.
######## Missing driver on net \c0/data_out[18][4]. Patching with GND.
######## Missing driver on net \c0/data_out[18][3]. Patching with GND.
######## Missing driver on net \c0/data_out[18][2]. Patching with GND.
######## Missing driver on net \c0/data_out[18][1]. Patching with GND.
######## Missing driver on net \c0/data_out[18][0]. Patching with GND.
######## Missing driver on net \c0/data_out[17][7]. Patching with GND.
######## Missing driver on net \c0/data_out[17][6]. Patching with GND.
######## Missing driver on net \c0/data_out[17][5]. Patching with GND.
######## Missing driver on net \c0/data_out[17][4]. Patching with GND.
######## Missing driver on net \c0/data_out[17][3]. Patching with GND.
######## Missing driver on net \c0/data_out[17][2]. Patching with GND.
######## Missing driver on net \c0/data_out[17][1]. Patching with GND.
######## Missing driver on net \c0/data_out[17][0]. Patching with GND.
######## Missing driver on net \c0/data_out[16][7]. Patching with GND.
######## Missing driver on net \c0/data_out[16][6]. Patching with GND.
######## Missing driver on net \c0/data_out[16][5]. Patching with GND.
######## Missing driver on net \c0/data_out[16][4]. Patching with GND.
######## Missing driver on net \c0/data_out[16][3]. Patching with GND.
######## Missing driver on net \c0/data_out[16][2]. Patching with GND.
######## Missing driver on net \c0/data_out[16][1]. Patching with GND.
######## Missing driver on net \c0/data_out[16][0]. Patching with GND.
######## Missing driver on net \c0/data_out[15][7]. Patching with GND.
######## Missing driver on net \c0/data_out[15][6]. Patching with GND.
######## Missing driver on net \c0/data_out[15][5]. Patching with GND.
######## Missing driver on net \c0/data_out[15][4]. Patching with GND.
######## Missing driver on net \c0/data_out[15][3]. Patching with GND.
######## Missing driver on net \c0/data_out[15][2]. Patching with GND.
######## Missing driver on net \c0/data_out[15][1]. Patching with GND.
######## Missing driver on net \c0/data_out[15][0]. Patching with GND.
######## Missing driver on net \c0/data_out[14][7]. Patching with GND.
######## Missing driver on net \c0/data_out[14][6]. Patching with GND.
######## Missing driver on net \c0/data_out[14][5]. Patching with GND.
######## Missing driver on net \c0/data_out[14][4]. Patching with GND.
######## Missing driver on net \c0/data_out[14][3]. Patching with GND.
######## Missing driver on net \c0/data_out[14][2]. Patching with GND.
######## Missing driver on net \c0/data_out[14][1]. Patching with GND.
######## Missing driver on net \c0/data_out[14][0]. Patching with GND.
######## Missing driver on net \c0/data_out[13][7]. Patching with GND.
######## Missing driver on net \c0/data_out[13][6]. Patching with GND.
######## Missing driver on net \c0/data_out[13][5]. Patching with GND.
######## Missing driver on net \c0/data_out[13][4]. Patching with GND.
######## Missing driver on net \c0/data_out[13][3]. Patching with GND.
######## Missing driver on net \c0/data_out[13][2]. Patching with GND.
######## Missing driver on net \c0/data_out[13][1]. Patching with GND.
######## Missing driver on net \c0/data_out[13][0]. Patching with GND.
######## Missing driver on net \c0/data_out[12][7]. Patching with GND.
######## Missing driver on net \c0/data_out[12][6]. Patching with GND.
######## Missing driver on net \c0/data_out[12][5]. Patching with GND.
######## Missing driver on net \c0/data_out[12][4]. Patching with GND.
######## Missing driver on net \c0/data_out[12][3]. Patching with GND.
######## Missing driver on net \c0/data_out[12][2]. Patching with GND.
######## Missing driver on net \c0/data_out[12][1]. Patching with GND.
######## Missing driver on net \c0/data_out[12][0]. Patching with GND.
######## Missing driver on net \c0/data_out[11][7]. Patching with GND.
######## Missing driver on net \c0/data_out[11][6]. Patching with GND.
######## Missing driver on net \c0/data_out[11][5]. Patching with GND.
######## Missing driver on net \c0/data_out[11][4]. Patching with GND.
######## Missing driver on net \c0/data_out[11][3]. Patching with GND.
######## Missing driver on net \c0/data_out[11][2]. Patching with GND.
######## Missing driver on net \c0/data_out[11][1]. Patching with GND.
######## Missing driver on net \c0/data_out[11][0]. Patching with GND.
######## Missing driver on net \control/setpoint[31]. Patching with GND.
######## Missing driver on net \control/setpoint[30]. Patching with GND.
######## Missing driver on net \control/setpoint[29]. Patching with GND.
######## Missing driver on net \control/setpoint[28]. Patching with GND.
######## Missing driver on net \control/setpoint[27]. Patching with GND.
######## Missing driver on net \control/setpoint[26]. Patching with GND.
######## Missing driver on net \control/setpoint[25]. Patching with GND.
######## Missing driver on net \control/setpoint[24]. Patching with GND.
######## Missing driver on net \control/setpoint[23]. Patching with GND.
######## Missing driver on net \control/setpoint[22]. Patching with GND.
######## Missing driver on net \control/setpoint[21]. Patching with GND.
######## Missing driver on net \control/setpoint[20]. Patching with GND.
######## Missing driver on net \control/setpoint[19]. Patching with GND.
######## Missing driver on net \control/setpoint[18]. Patching with GND.
######## Missing driver on net \control/setpoint[17]. Patching with GND.
######## Missing driver on net \control/setpoint[16]. Patching with GND.
######## Missing driver on net \control/setpoint[15]. Patching with GND.
######## Missing driver on net \control/setpoint[14]. Patching with GND.
######## Missing driver on net \control/setpoint[13]. Patching with GND.
######## Missing driver on net \control/setpoint[12]. Patching with GND.
######## Missing driver on net \control/setpoint[11]. Patching with GND.
######## Missing driver on net \control/setpoint[10]. Patching with GND.
######## Missing driver on net \control/setpoint[9]. Patching with GND.
######## Missing driver on net \control/setpoint[8]. Patching with GND.
######## Missing driver on net \control/setpoint[7]. Patching with GND.
######## Missing driver on net \control/setpoint[6]. Patching with GND.
######## Missing driver on net \control/setpoint[5]. Patching with GND.
######## Missing driver on net \control/setpoint[4]. Patching with GND.
######## Missing driver on net \control/setpoint[3]. Patching with GND.
######## Missing driver on net \control/setpoint[2]. Patching with GND.
######## Missing driver on net \control/setpoint[1]. Patching with GND.
######## Missing driver on net \control/setpoint[0]. Patching with GND.
######## Missing driver on net \control/state[31]. Patching with GND.
######## Missing driver on net \control/state[30]. Patching with GND.
######## Missing driver on net \control/state[29]. Patching with GND.
######## Missing driver on net \control/state[28]. Patching with GND.
######## Missing driver on net \control/state[27]. Patching with GND.
######## Missing driver on net \control/state[26]. Patching with GND.
######## Missing driver on net \control/state[25]. Patching with GND.
######## Missing driver on net \control/state[24]. Patching with GND.
######## Missing driver on net \control/state[23]. Patching with GND.
######## Missing driver on net \control/state[22]. Patching with GND.
######## Missing driver on net \control/state[21]. Patching with GND.
######## Missing driver on net \control/state[20]. Patching with GND.
######## Missing driver on net \control/state[19]. Patching with GND.
######## Missing driver on net \control/state[18]. Patching with GND.
######## Missing driver on net \control/state[17]. Patching with GND.
######## Missing driver on net \control/state[16]. Patching with GND.
######## Missing driver on net \control/state[15]. Patching with GND.
######## Missing driver on net \control/state[14]. Patching with GND.
######## Missing driver on net \control/state[13]. Patching with GND.
######## Missing driver on net \control/state[12]. Patching with GND.
######## Missing driver on net \control/state[11]. Patching with GND.
######## Missing driver on net \control/state[10]. Patching with GND.
######## Missing driver on net \control/state[9]. Patching with GND.
######## Missing driver on net \control/state[8]. Patching with GND.
######## Missing driver on net \control/state[7]. Patching with GND.
######## Missing driver on net \control/state[6]. Patching with GND.
######## Missing driver on net \control/state[5]. Patching with GND.
######## Missing driver on net \control/state[4]. Patching with GND.
######## Missing driver on net \control/state[3]. Patching with GND.
######## Missing driver on net \control/state[2]. Patching with GND.
######## Missing driver on net \control/state[1]. Patching with GND.
######## Missing driver on net \control/state[0]. Patching with GND.
######## Missing driver on net \control/Kp[31]. Patching with GND.
######## Missing driver on net \control/Kp[30]. Patching with GND.
######## Missing driver on net \control/Kp[29]. Patching with GND.
######## Missing driver on net \control/Kp[28]. Patching with GND.
######## Missing driver on net \control/Kp[27]. Patching with GND.
######## Missing driver on net \control/Kp[26]. Patching with GND.
######## Missing driver on net \control/Kp[25]. Patching with GND.
######## Missing driver on net \control/Kp[24]. Patching with GND.
######## Missing driver on net \control/Kp[23]. Patching with GND.
######## Missing driver on net \control/Kp[22]. Patching with GND.
######## Missing driver on net \control/Kp[21]. Patching with GND.
######## Missing driver on net \control/Kp[20]. Patching with GND.
######## Missing driver on net \control/Kp[19]. Patching with GND.
######## Missing driver on net \control/Kp[18]. Patching with GND.
######## Missing driver on net \control/Kp[17]. Patching with GND.
######## Missing driver on net \control/Kp[16]. Patching with GND.
######## Missing driver on net \control/Kp[15]. Patching with GND.
######## Missing driver on net \control/Kp[14]. Patching with GND.
######## Missing driver on net \control/Kp[13]. Patching with GND.
######## Missing driver on net \control/Kp[12]. Patching with GND.
######## Missing driver on net \control/Kp[11]. Patching with GND.
######## Missing driver on net \control/Kp[10]. Patching with GND.
######## Missing driver on net \control/Kp[9]. Patching with GND.
######## Missing driver on net \control/Kp[8]. Patching with GND.
######## Missing driver on net \control/Kp[7]. Patching with GND.
######## Missing driver on net \control/Kp[6]. Patching with GND.
######## Missing driver on net \control/Kp[5]. Patching with GND.
######## Missing driver on net \control/Kp[4]. Patching with GND.
######## Missing driver on net \control/Kp[3]. Patching with GND.
######## Missing driver on net \control/Kp[2]. Patching with GND.
######## Missing driver on net \control/Kp[1]. Patching with GND.
######## Missing driver on net \control/Kp[0]. Patching with GND.
######## Missing driver on net \control/Kd[31]. Patching with GND.
######## Missing driver on net \control/Kd[30]. Patching with GND.
######## Missing driver on net \control/Kd[29]. Patching with GND.
######## Missing driver on net \control/Kd[28]. Patching with GND.
######## Missing driver on net \control/Kd[27]. Patching with GND.
######## Missing driver on net \control/Kd[26]. Patching with GND.
######## Missing driver on net \control/Kd[25]. Patching with GND.
######## Missing driver on net \control/Kd[24]. Patching with GND.
######## Missing driver on net \control/Kd[23]. Patching with GND.
######## Missing driver on net \control/Kd[22]. Patching with GND.
######## Missing driver on net \control/Kd[21]. Patching with GND.
######## Missing driver on net \control/Kd[20]. Patching with GND.
######## Missing driver on net \control/Kd[19]. Patching with GND.
######## Missing driver on net \control/Kd[18]. Patching with GND.
######## Missing driver on net \control/Kd[17]. Patching with GND.
######## Missing driver on net \control/Kd[16]. Patching with GND.
######## Missing driver on net \control/Kd[15]. Patching with GND.
######## Missing driver on net \control/Kd[14]. Patching with GND.
######## Missing driver on net \control/Kd[13]. Patching with GND.
######## Missing driver on net \control/Kd[12]. Patching with GND.
######## Missing driver on net \control/Kd[11]. Patching with GND.
######## Missing driver on net \control/Kd[10]. Patching with GND.
######## Missing driver on net \control/Kd[9]. Patching with GND.
######## Missing driver on net \control/Kd[8]. Patching with GND.
######## Missing driver on net \control/Kd[7]. Patching with GND.
######## Missing driver on net \control/Kd[6]. Patching with GND.
######## Missing driver on net \control/Kd[5]. Patching with GND.
######## Missing driver on net \control/Kd[4]. Patching with GND.
######## Missing driver on net \control/Kd[3]. Patching with GND.
######## Missing driver on net \control/Kd[2]. Patching with GND.
######## Missing driver on net \control/Kd[1]. Patching with GND.
######## Missing driver on net \control/Kd[0]. Patching with GND.
######## Missing driver on net \control/PD_CONTROLLER.err_prev[31]. Patching with GND.
######## Missing driver on net \control/PD_CONTROLLER.err_prev[30]. Patching with GND.
######## Missing driver on net \control/PD_CONTROLLER.err_prev[29]. Patching with GND.
######## Missing driver on net \control/PD_CONTROLLER.err_prev[28]. Patching with GND.
######## Missing driver on net \control/PD_CONTROLLER.err_prev[27]. Patching with GND.
######## Missing driver on net \control/PD_CONTROLLER.err_prev[26]. Patching with GND.
######## Missing driver on net \control/PD_CONTROLLER.err_prev[25]. Patching with GND.
######## Missing driver on net \control/PD_CONTROLLER.err_prev[24]. Patching with GND.
######## Missing driver on net \control/PD_CONTROLLER.err_prev[23]. Patching with GND.
######## Missing driver on net \control/PD_CONTROLLER.err_prev[22]. Patching with GND.
######## Missing driver on net \control/PD_CONTROLLER.err_prev[21]. Patching with GND.
######## Missing driver on net \control/PD_CONTROLLER.err_prev[20]. Patching with GND.
######## Missing driver on net \control/PD_CONTROLLER.err_prev[19]. Patching with GND.
######## Missing driver on net \control/PD_CONTROLLER.err_prev[18]. Patching with GND.
######## Missing driver on net \control/PD_CONTROLLER.err_prev[17]. Patching with GND.
######## Missing driver on net \control/PD_CONTROLLER.err_prev[16]. Patching with GND.
######## Missing driver on net \control/PD_CONTROLLER.err_prev[15]. Patching with GND.
######## Missing driver on net \control/PD_CONTROLLER.err_prev[14]. Patching with GND.
######## Missing driver on net \control/PD_CONTROLLER.err_prev[13]. Patching with GND.
######## Missing driver on net \control/PD_CONTROLLER.err_prev[12]. Patching with GND.
######## Missing driver on net \control/PD_CONTROLLER.err_prev[11]. Patching with GND.
######## Missing driver on net \control/PD_CONTROLLER.err_prev[10]. Patching with GND.
######## Missing driver on net \control/PD_CONTROLLER.err_prev[9]. Patching with GND.
######## Missing driver on net \control/PD_CONTROLLER.err_prev[8]. Patching with GND.
######## Missing driver on net \control/PD_CONTROLLER.err_prev[7]. Patching with GND.
######## Missing driver on net \control/PD_CONTROLLER.err_prev[6]. Patching with GND.
######## Missing driver on net \control/PD_CONTROLLER.err_prev[5]. Patching with GND.
######## Missing driver on net \control/PD_CONTROLLER.err_prev[4]. Patching with GND.
######## Missing driver on net \control/PD_CONTROLLER.err_prev[3]. Patching with GND.
######## Missing driver on net \control/PD_CONTROLLER.err_prev[2]. Patching with GND.
######## Missing driver on net \control/PD_CONTROLLER.err_prev[1]. Patching with GND.
######## Missing driver on net \control/PD_CONTROLLER.err_prev[0]. Patching with GND.
WARNING - synthesis: verilog/coms.v(367): Register \c0/data_out[8][7]_2185 is stuck at Zero. VDB-5013
WARNING - synthesis: verilog/coms.v(367): Register \c0/data_out[1][5]_2243 is stuck at One. VDB-5014



WARNING - synthesis: Bit 30 of Register \control/pwm is stuck at Zero
WARNING - synthesis: Bit 31 of Register \control/pwm is stuck at Zero
WARNING - synthesis: Bit 29 of Register \control/pwm is stuck at One
WARNING - synthesis: Bit 1 of Register \control/pwm is stuck at Zero
WARNING - synthesis: Bit 0 of Register \c0/UART_TRANSMITTER.state is stuck at Zero
WARNING - synthesis: Bit 1 of Register \c0/UART_TRANSMITTER.state is stuck at Zero
WARNING - synthesis: Bit 2 of Register \c0/UART_TRANSMITTER.state is stuck at Zero
WARNING - synthesis: Bit 3 of Register \c0/UART_TRANSMITTER.state is stuck at Zero
WARNING - synthesis: Bit 4 of Register \c0/UART_TRANSMITTER.state is stuck at Zero
WARNING - synthesis: Bit 0 of Register \control/pwm is stuck at One
WARNING - synthesis: Skipping pad insertion on PIN_4 due to black_box_pad_pin attribute.
WARNING - synthesis: Skipping pad insertion on PIN_5 due to black_box_pad_pin attribute.
WARNING - synthesis: Skipping pad insertion on PIN_6 due to black_box_pad_pin attribute.
WARNING - synthesis: Skipping pad insertion on PIN_10 due to black_box_pad_pin attribute.
WARNING - synthesis: Skipping pad insertion on PIN_11 due to black_box_pad_pin attribute.
WARNING - synthesis: Skipping pad insertion on PIN_12 due to black_box_pad_pin attribute.
WARNING - synthesis: verilog/coms.v(540): Register \c0/data_out_frame2[0]__i9 is stuck at One. VDB-5014
WARNING - synthesis: verilog/coms.v(540): Register \c0/data_out_frame2[0]__i137 is stuck at Zero. VDB-5013
Applying 1.000000 MHz constraint to all clocks

Writing scf file : template_Implmnt/template.scf

Results of NGD DRC are available in TinyFPGA_B_drc.log.

################### Begin Area Report (TinyFPGA_B)######################
Number of register bits => 443 of 7680 (5 % )
SB_CARRY => 147
SB_DFF => 270
SB_DFFE => 68
SB_DFFESR => 31
SB_DFFSR => 5
SB_DFFSS => 69
SB_GB_IO => 1
SB_IO => 16
SB_LUT4 => 1108
################### End Area Report ##################

################### Begin Clock Report ######################
Clock Nets
Number of Clocks: 1
  Net : CLK_c, loads : 443
Clock Enable Nets
Number of Clock Enables: 0
Top 0 highest fanout Clock Enables:
Highest fanout non-clock nets
Top 10 highest fanout non-clock nets:
  Net : c0/n14871, loads : 67
  Net : quad_counter0/n1815, loads : 63
  Net : c0/rx/n18088, loads : 62
  Net : c0/n10776, loads : 47
  Net : c0/UART_TRANSMITTER.state_1, loads : 44
  Net : c0/UART_TRANSMITTER.state_0, loads : 43
  Net : c0/byte_transmit_counter_0, loads : 40
  Net : c0/n10392, loads : 37
  Net : n17558, loads : 37
  Net : c0/byte_transmit_counter2_0, loads : 37
################### End Clock Report ##################

Timing Report Summary
--------------
--------------------------------------------------------------------------------
Constraint                              |   Constraint|       Actual|Levels
--------------------------------------------------------------------------------
                                        |             |             |
create_clock -period 1000.000000 -name  |             |             |
clk0 [get_nets CLK_c]                   |    1.000 MHz|   17.567 MHz|    36  
                                        |             |             |
--------------------------------------------------------------------------------


All constraints were met.


Peak Memory Usage: 182.367  MB

--------------------------------------------------------------
Elapsed CPU time for LSE flow : 3.472  secs
--------------------------------------------------------------
Current Implementation template_Implmnt its sbt path: /home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 3 seconds


"/media/external/iCEcube2/sbt_backend/bin/linux/opt/edifparser" "/media/external/iCEcube2/sbt_backend/devices/ICE40P08.dev" "/home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/template.edf " "/home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/netlist" "-pCM81" "-y/home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/constraints/pins.pcf " "-s/home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/constraints/clk.sdc " -c --devicename iCE40LP8K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:01:35

Parsing edif file: /home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/template.edf...
Parsing constraint file: /home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/constraints/pins.pcf...
start to read sdc/scf file /home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/template.scf
sdc_reader OK /home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/template.scf
start to read sdc/scf file /home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/constraints/clk.sdc
sdc_reader OK /home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/constraints/clk.sdc
Warning: Property lattice_noprune(1) in the instance hall1_input(ICE_IO) is not valid, it is ignored.
Warning: Property lattice_noprune(1) in the instance hall2_input(ICE_IO) is not valid, it is ignored.
Warning: Property lattice_noprune(1) in the instance hall3_input(ICE_IO) is not valid, it is ignored.
Warning: Property lattice_noprune(1) in the instance rx_input(ICE_IO) is not valid, it is ignored.
Warning: Property lattice_noprune(1) in the instance tx2_output(ICE_IO) is not valid, it is ignored.
Warning: Property lattice_noprune(1) in the instance tx_output(ICE_IO) is not valid, it is ignored.
Stored edif netlist at /home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B...
Warning: The terminal connectivity tx_output:LATCHINPUTVALUE is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity tx_output:INPUTCLK is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity tx_output:OUTPUTCLK is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity tx2_output:LATCHINPUTVALUE is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity tx2_output:INPUTCLK is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity tx2_output:OUTPUTCLK is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity rx_input:LATCHINPUTVALUE is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity rx_input:INPUTCLK is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity rx_input:OUTPUTENABLE is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity rx_input:OUTPUTCLK is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity hall3_input:LATCHINPUTVALUE is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity hall3_input:INPUTCLK is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity hall3_input:OUTPUTENABLE is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity hall3_input:OUTPUTCLK is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity hall2_input:LATCHINPUTVALUE is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity hall2_input:INPUTCLK is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity hall2_input:OUTPUTENABLE is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity hall2_input:OUTPUTCLK is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity hall1_input:LATCHINPUTVALUE is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity hall1_input:INPUTCLK is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity hall1_input:OUTPUTENABLE is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity hall1_input:OUTPUTCLK is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity USBPU_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity PIN_8_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity PIN_7_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity PIN_3_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity PIN_2_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity PIN_24_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity PIN_23_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity PIN_22_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity PIN_1_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity LED_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity CLK_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 000001
Warning: The terminal c0.byte_transmit_counter__i4:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.byte_transmit_counter__i7:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.byte_transmit_counter__i2:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.byte_transmit_counter__i1:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.byte_transmit_counter__i5:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.byte_transmit_counter__i3:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.byte_transmit_counter__i6:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.tx2.r_Clock_Count__i8:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.tx2.r_Clock_Count__i6:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.tx2.r_Clock_Count__i5:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.tx.r_Tx_Data_i6:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.tx2.r_Clock_Count__i7:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.tx.r_Tx_Data_i4:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.tx.r_Tx_Data_i5:E is driven by default driver : VCC, Disconnecting it.

write Timing Constraint to /home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: TinyFPGA_B

EDF Parser run-time: 0 (sec)
edif parser succeed.


"/media/external/iCEcube2/sbt_backend/bin/linux/opt/sbtplacer" --des-lib "/home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --outdir "/home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/placer" --device-file "/media/external/iCEcube2/sbt_backend/devices/ICE40P08.dev" --package CM81 --deviceMarketName iCE40LP8K --sdc-file "/home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/Temp/sbt_temp.sdc" --lib-file "/media/external/iCEcube2/sbt_backend/devices/ice40LP8K.lib" --effort_level std --out-sdc-file "/home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/placer/TinyFPGA_B_pl.sdc"
starting placerrunning placerExecuting : /media/external/iCEcube2/sbt_backend/bin/linux/opt/sbtplacer --des-lib /home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B --outdir /home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/placer --device-file /media/external/iCEcube2/sbt_backend/devices/ICE40P08.dev --package CM81 --deviceMarketName iCE40LP8K --sdc-file /home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/Temp/sbt_temp.sdc --lib-file /media/external/iCEcube2/sbt_backend/devices/ice40LP8K.lib --effort_level std --out-sdc-file /home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/placer/TinyFPGA_B_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:22:02

W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_13, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_14, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_15, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_16, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_17, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_18, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_19, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_20, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_21, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_9, as it is not connected to any PAD
I2004: Option and Settings Summary
=============================================================
Device file          - /media/external/iCEcube2/sbt_backend/devices/ICE40P08.dev
Package              - CM81
Design database      - /home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B
SDC file             - /home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/Temp/sbt_temp.sdc
Output directory     - /home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/placer
Timing library       - /media/external/iCEcube2/sbt_backend/devices/ice40LP8K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: /home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B/BFPGA_DESIGN_ep
I2065: Reading device file : /media/external/iCEcube2/sbt_backend/devices/ICE40P08.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	1108
    Number of DFFs      	:	443
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	147
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	16
    Number of GBIOs     	:	1
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0


Phase 1
I2077: Start design legalization
W2216: SB_GB_IO 'CLK_pad' is assigned to a non-GB pin 'B2'. Replacing it with SB_IO 'CLK_pad' and SB_GB 'CLK_pad_gb'

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	4
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	6
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	10
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.0 (sec)

Phase 3
Warning-1034: Found non-unate timing arc, from pin "PACKAGEPIN" to pin "DIN0" of instance "CLK_pad", in the clock network. Converting the timing arc to positive-unate
SDC-Info-1101: Duty cycle not specified for clock. Assuming 50 percent dutycycle.

Design Statistics after Packing
    Number of LUTs      	:	1118
    Number of DFFs      	:	441
    Number of DFFs packed to IO	:	2
    Number of Carrys    	:	147

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	379
        LUT, DFF and CARRY	:	62
    Combinational LogicCells
        Only LUT         	:	593
        CARRY Only       	:	1
        LUT with CARRY   	:	84
    LogicCells                  :	1119/7680
    PLBs                        :	195/960
    BRAMs                       :	0/32
    IOs and GBIOs               :	17/63
    PLLs                        :	0/1


I2088: Phase 3, elapsed time : 1.1 (sec)

Phase 4
I2088: Phase 4, elapsed time : 0.2 (sec)

Phase 5
I2088: Phase 5, elapsed time : 2.1 (sec)

Phase 6
I2088: Phase 6, elapsed time : 35.5 (sec)

Final Design Statistics
    Number of LUTs      	:	1118
    Number of DFFs      	:	441
    Number of DFFs packed to IO	:	2
    Number of Carrys    	:	147
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	17
    Number of GBIOs     	:	0
    Number of GBs       	:	1
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0

Device Utilization Summary
    LogicCells                  :	1119/7680
    PLBs                        :	223/960
    BRAMs                       :	0/32
    IOs and GBIOs               :	17/63
    PLLs                        :	0/1



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 2
Clock: CLK | Frequency: 61.44 MHz | Target: 16.00 MHz
Clock: TinyFPGA_B|CLK | Frequency: N/A | Target: 1.00 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 39.3 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"/media/external/iCEcube2/sbt_backend/bin/linux/opt/packer" "/media/external/iCEcube2/sbt_backend/devices/ICE40P08.dev" "/home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --package CM81 --outdir "/home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/packer" --DRC_only  --translator "/media/external/iCEcube2/sbt_backend/bin/sdc_translator.tcl" --src_sdc_file "/home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/placer/TinyFPGA_B_pl.sdc" --dst_sdc_file "/home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/packer/TinyFPGA_B_pk.sdc" --devicename iCE40LP8K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:02:57

Begin Packing...
initializing finish
Total HPWL cost is 4121
used logic cells: 1119
Design Rule Checking Succeeded

DRC Checker run-time: 0 (sec)
packer succeed.


"/media/external/iCEcube2/sbt_backend/bin/linux/opt/packer" "/media/external/iCEcube2/sbt_backend/devices/ICE40P08.dev" "/home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --package CM81 --outdir "/home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/packer" --translator "/media/external/iCEcube2/sbt_backend/bin/sdc_translator.tcl" --src_sdc_file "/home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/placer/TinyFPGA_B_pl.sdc" --dst_sdc_file "/home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/packer/TinyFPGA_B_pk.sdc" --devicename iCE40LP8K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:02:57

Begin Packing...
initializing finish
Total HPWL cost is 4121
used logic cells: 1119
Translating sdc file /home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/placer/TinyFPGA_B_pl.sdc...
Translated sdc file is /home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/packer/TinyFPGA_B_pk.sdc
Packer succeeded

Packer run-time: 1 (sec)
packer succeed.


"/media/external/iCEcube2/sbt_backend/bin/linux/opt/sbrouter" "/media/external/iCEcube2/sbt_backend/devices/ICE40P08.dev" "/home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" "/media/external/iCEcube2/sbt_backend/devices/ice40LP8K.lib" "/home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/packer/TinyFPGA_B_pk.sdc" --outdir "/home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/router" --sdf_file "/home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : /media/external/iCEcube2/sbt_backend/bin/linux/opt/sbrouter /media/external/iCEcube2/sbt_backend/devices/ICE40P08.dev /home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B /media/external/iCEcube2/sbt_backend/devices/ice40LP8K.lib /home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/packer/TinyFPGA_B_pk.sdc --outdir /home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/router --sdf_file /home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:09:33

I1203: Reading Design TinyFPGA_B
Read design time: 0
I1202: Reading Architecture of device iCE40LP8K
SDC-Info-1101: Duty cycle not specified for clock. Assuming 50 percent dutycycle.
Read device time: 9
I1209: Started routing
I1223: Total Nets : 1350 
I1212: Iteration  1 :   229 unrouted : 2 seconds
I1212: Iteration  2 :    32 unrouted : 0 seconds
I1212: Iteration  3 :     9 unrouted : 0 seconds
I1212: Iteration  4 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 4
I1206: Completed routing
I1204: Writing Design TinyFPGA_B
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 13 seconds
 total           338864K
router succeed.

"/media/external/iCEcube2/sbt_backend/bin/linux/opt/netlister" --verilog "/home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.v" --vhdl "/home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.vhd" --lib "/home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --view rt --device "/media/external/iCEcube2/sbt_backend/devices/ICE40P08.dev" --splitio  --in-sdc-file "/home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/packer/TinyFPGA_B_pk.sdc" --out-sdc-file "/home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/netlister/TinyFPGA_B_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:25:37

Generating Verilog & VHDL netlist files ...
Writing /home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.v
Writing /home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.vhd
Netlister succeeded.

Netlister run-time: 6 (sec)
netlist succeed.


"/media/external/iCEcube2/sbt_backend/bin/linux/opt/sbtimer" --des-lib "/home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --lib-file "/media/external/iCEcube2/sbt_backend/devices/ice40LP8K.lib" --sdc-file "/home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/netlister/TinyFPGA_B_sbt.sdc" --sdf-file "/home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.sdf" --report-file "/home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/timer/TinyFPGA_B_timing.rpt" --device-file "/media/external/iCEcube2/sbt_backend/devices/ICE40P08.dev" --timing-summary
starting timerrunning timerExecuting : /media/external/iCEcube2/sbt_backend/bin/linux/opt/sbtimer --des-lib /home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B --lib-file /media/external/iCEcube2/sbt_backend/devices/ice40LP8K.lib --sdc-file /home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/netlister/TinyFPGA_B_sbt.sdc --sdf-file /home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.sdf --report-file /home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/timer/TinyFPGA_B_timing.rpt --device-file /media/external/iCEcube2/sbt_backend/devices/ICE40P08.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:08:07

Warning-1034: Found non-unate timing arc, from pin "PADIN" to pin "DIN0" of instance "CLK_pad_preio", in the clock network. Converting the timing arc to positive-unate
SDC-Info-1101: Duty cycle not specified for clock. Assuming 50 percent dutycycle.
Timer run-time: 5 seconds
timer succeed.
timer succeeded.


"/media/external/iCEcube2/sbt_backend/bin/linux/opt/bitmap" "/media/external/iCEcube2/sbt_backend/devices/ICE40P08.dev" --design "/home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --device_name iCE40LP8K --package CM81 --outdir "/home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:24:49

Bit Stream File Size: 1080760 (1M 31K 440 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 2 (sec)
bitmap succeed.
/media/external/iCEcube2/LSE/bin/lin64/synthesis -f "template_lse.prj"
starting Synthesisrunning SynthesisCopyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2015 Lattice Semiconductor Corporation,  All rights reserved.
Thu Sep 12 22:04:54 2019


Command Line:  /media/external/iCEcube2/LSE/bin/lin64/synthesis -f template_lse.prj 

INFO - synthesis: Lattice Synthesis Engine Launched.
Synthesis options:
The -a option is SBTiCE40.
The -t option is CM81.
The -d option is iCE40LP8K.
                                                          

##########################################################

### Lattice Family : SBTiCE40

### Device  : iCE40LP8K

### Package : CM81

### Number of Logic Cells: 7680

### Number of RAM4k Blocks: 32

### Number of DSP Blocks: 0

### Number of PLLs: 2

### Number of IO Pins: 178

##########################################################

                                                          

Optimization goal = Area
The -top option is not used.
Target frequency = 1.000000 MHz.
Maximum fanout = 10000.
Timing path count = 3
RWCheckOnRam = 0

BRAM utilization = 100.000000 %
DSP usage = true (default)
DSP utilization = 100 % (default)
fsm_encoding_style = auto
resolve_mixed_drivers = 0
fix_gated_clocks = 1

Mux style = auto (Default)
Use Carry Chain = true
carry_chain_length = 0
Loop Limit = 1950.
Use IO Insertion = TRUE
Use IO Reg = AUTO

Resource Sharing = TRUE
Propagate Constants = TRUE
Remove Duplicate Registers = TRUE
Output EDIF file name = template_Implmnt/template.edf.
WARNING - synthesis: Option -force_gsr will be set to false when option -output_edif/-ngo are set
ROM style = auto
RAM style = auto
The -comp option is FALSE.
The -syn option is FALSE.
-p /home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1 (searchpath added)
Verilog design file = verilog/TinyFPGA_B.v
Verilog design file = verilog/uart_rx.v
Verilog design file = verilog/uart_tx.v
Verilog design file = verilog/coms.v
Verilog design file = verilog/motorControl.v
Verilog design file = quad.v
-sdc option: SDC file input not used.
-vh2008

WARNING - synthesis: Setting TinyFPGA_B as the top-level module. To specify the top-level module explicitly, use the -top option.
Technology check ok...

Analyzing Verilog file /media/external/iCEcube2/LSE/userware/unix/SYNTHESIS_HEADERS/machxo2.v. VERI-1482
Analyzing Verilog file /media/external/iCEcube2/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v. VERI-1482
Compile design.
Compile Design Begin
Analyzing Verilog file verilog/TinyFPGA_B.v. VERI-1482
WARNING - synthesis: verilog/TinyFPGA_B.v(127): identifier PHASES is used before its declaration. VERI-1875
WARNING - synthesis: verilog/TinyFPGA_B.v(128): identifier PHASES is used before its declaration. VERI-1875
WARNING - synthesis: verilog/TinyFPGA_B.v(129): identifier PHASES is used before its declaration. VERI-1875
WARNING - synthesis: verilog/TinyFPGA_B.v(130): identifier PHASES is used before its declaration. VERI-1875
WARNING - synthesis: verilog/TinyFPGA_B.v(131): identifier PHASES is used before its declaration. VERI-1875
WARNING - synthesis: verilog/TinyFPGA_B.v(132): identifier PHASES is used before its declaration. VERI-1875
Analyzing Verilog file verilog/uart_rx.v. VERI-1482
Analyzing Verilog file verilog/uart_tx.v. VERI-1482
Analyzing Verilog file verilog/coms.v. VERI-1482
Analyzing Verilog file verilog/motorControl.v. VERI-1482
Analyzing Verilog file quad.v. VERI-1482
Analyzing Verilog file /media/external/iCEcube2/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v. VERI-1482
WARNING - synthesis: /media/external/iCEcube2/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(79): assignment to input EVERI-1214
WARNING - synthesis: /media/external/iCEcube2/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(88): assignment to input EVERI-1214
WARNING - synthesis: /media/external/iCEcube2/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(98): assignment to input EVERI-1214
WARNING - synthesis: /media/external/iCEcube2/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(108): assignment to input EVERI-1214
WARNING - synthesis: /media/external/iCEcube2/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(118): assignment to input EVERI-1214
WARNING - synthesis: /media/external/iCEcube2/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(170): assignment to input EVERI-1214
WARNING - synthesis: /media/external/iCEcube2/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(179): assignment to input EVERI-1214
WARNING - synthesis: /media/external/iCEcube2/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(189): assignment to input EVERI-1214
WARNING - synthesis: /media/external/iCEcube2/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(199): assignment to input EVERI-1214
WARNING - synthesis: /media/external/iCEcube2/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(209): assignment to input EVERI-1214
WARNING - synthesis: /media/external/iCEcube2/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(3725): empty port in module declaration. VERI-1294
Top module name (Verilog): TinyFPGA_B
INFO - synthesis: verilog/TinyFPGA_B.v(2): compiling module TinyFPGA_B. VERI-1018
INFO - synthesis: /media/external/iCEcube2/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(502): compiling module SB_IO(PIN_TYPE=6'b101001,PULLUP=1'b1). VERI-1018
INFO - synthesis: /media/external/iCEcube2/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(502): compiling module SB_IO(PIN_TYPE=6'b01,PULLUP=1'b1). VERI-1018
WARNING - synthesis: verilog/TinyFPGA_B.v(71): expression size 32 truncated to fit in target size 26. VERI-1209
INFO - synthesis: verilog/coms.v(1): compiling module coms. VERI-1018
INFO - synthesis: verilog/uart_tx.v(14): compiling module uart_tx. VERI-1018
WARNING - synthesis: verilog/uart_tx.v(70): expression size 32 truncated to fit in target size 9. VERI-1209
WARNING - synthesis: verilog/uart_tx.v(88): expression size 32 truncated to fit in target size 9. VERI-1209
WARNING - synthesis: verilog/uart_tx.v(98): expression size 32 truncated to fit in target size 3. VERI-1209
WARNING - synthesis: verilog/uart_tx.v(118): expression size 32 truncated to fit in target size 9. VERI-1209
WARNING - synthesis: verilog/coms.v(297): expression size 32 truncated to fit in target size 8. VERI-1209
WARNING - synthesis: verilog/coms.v(308): expression size 32 truncated to fit in target size 14. VERI-1209
WARNING - synthesis: verilog/coms.v(330): expression size 32 truncated to fit in target size 8. VERI-1209
WARNING - synthesis: verilog/coms.v(355): expression size 32 truncated to fit in target size 8. VERI-1209
INFO - synthesis: verilog/uart_rx.v(14): compiling module uart_rx. VERI-1018
WARNING - synthesis: verilog/uart_rx.v(80): expression size 32 truncated to fit in target size 8. VERI-1209
WARNING - synthesis: verilog/uart_rx.v(91): expression size 32 truncated to fit in target size 8. VERI-1209
WARNING - synthesis: verilog/uart_rx.v(102): expression size 32 truncated to fit in target size 3. VERI-1209
WARNING - synthesis: verilog/uart_rx.v(120): expression size 32 truncated to fit in target size 8. VERI-1209
WARNING - synthesis: verilog/coms.v(385): index 152 is out of range [151:0] for data_in_field. VERI-1216
WARNING - synthesis: verilog/coms.v(391): index 152 is out of range [151:0] for data_out_field2. VERI-1216
WARNING - synthesis: verilog/coms.v(482): expression size 32 truncated to fit in target size 8. VERI-1209
WARNING - synthesis: verilog/coms.v(21): net data_out[20][7] does not have a driver. VDB-1002
INFO - synthesis: verilog/motorControl.v(1): compiling module motorControl. VERI-1018
WARNING - synthesis: verilog/motorControl.v(75): expression size 32 truncated to fit in target size 10. VERI-1209
INFO - synthesis: quad.v(3): compiling module quad. VERI-1018
WARNING - synthesis: verilog/TinyFPGA_B.v(45): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/TinyFPGA_B.v(53): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/TinyFPGA_B.v(61): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/TinyFPGA_B.v(99): input port ID[7] is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/TinyFPGA_B.v(109): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/TinyFPGA_B.v(117): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/TinyFPGA_B.v(125): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
Last elaborated design is TinyFPGA_B()
Loading NGL library '/media/external/iCEcube2/LSE/xo2c00/data/xo2clib.ngl'...
Loading NGL library '/media/external/iCEcube2/LSE/or5g00/data/orc5glib.ngl'...
Top-level module name = TinyFPGA_B.
WARNING - synthesis: verilog/TinyFPGA_B.v(45): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/TinyFPGA_B.v(53): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/TinyFPGA_B.v(61): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/TinyFPGA_B.v(99): input port ID[7] is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/TinyFPGA_B.v(109): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/TinyFPGA_B.v(117): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/TinyFPGA_B.v(125): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/coms.v(21): net data_out[20][7] does not have a driver. VDB-1002
######## Converting I/O port PIN_1 to output.
######## Converting I/O port PIN_2 to output.
######## Converting I/O port PIN_3 to output.
######## Converting I/O port PIN_7 to input.
######## Converting I/O port PIN_8 to input.
######## Converting I/O port PIN_9 to input.
######## Converting I/O port PIN_13 to input.
######## Converting I/O port PIN_14 to input.
######## Converting I/O port PIN_15 to input.
######## Converting I/O port PIN_16 to input.
######## Converting I/O port PIN_17 to input.
######## Converting I/O port PIN_18 to input.
######## Converting I/O port PIN_19 to input.
######## Converting I/O port PIN_20 to input.
######## Converting I/O port PIN_21 to input.
######## Converting I/O port PIN_22 to output.
######## Converting I/O port PIN_23 to output.
######## Converting I/O port PIN_24 to output.
WARNING - synthesis: verilog/coms.v(9): net \c0/ID[7] does not have a driver. VDB-1002
######## Missing driver on net \c0/ID[7]. Patching with GND.
######## Missing driver on net \c0/ID[6]. Patching with GND.
######## Missing driver on net \c0/ID[5]. Patching with GND.
######## Missing driver on net \c0/ID[4]. Patching with GND.
######## Missing driver on net \c0/ID[3]. Patching with GND.
######## Missing driver on net \c0/ID[2]. Patching with GND.
######## Missing driver on net \c0/ID[1]. Patching with GND.
######## Missing driver on net \c0/ID[0]. Patching with GND.
######## Missing driver on net \c0/data_out[20][7]. Patching with GND.
######## Missing driver on net \c0/data_out[20][6]. Patching with GND.
######## Missing driver on net \c0/data_out[20][5]. Patching with GND.
######## Missing driver on net \c0/data_out[20][4]. Patching with GND.
######## Missing driver on net \c0/data_out[20][3]. Patching with GND.
######## Missing driver on net \c0/data_out[20][2]. Patching with GND.
######## Missing driver on net \c0/data_out[20][1]. Patching with GND.
######## Missing driver on net \c0/data_out[20][0]. Patching with GND.
######## Missing driver on net \c0/data_out[19][7]. Patching with GND.
######## Missing driver on net \c0/data_out[19][6]. Patching with GND.
######## Missing driver on net \c0/data_out[19][5]. Patching with GND.
######## Missing driver on net \c0/data_out[19][4]. Patching with GND.
######## Missing driver on net \c0/data_out[19][3]. Patching with GND.
######## Missing driver on net \c0/data_out[19][2]. Patching with GND.
######## Missing driver on net \c0/data_out[19][1]. Patching with GND.
######## Missing driver on net \c0/data_out[19][0]. Patching with GND.
######## Missing driver on net \c0/data_out[18][7]. Patching with GND.
######## Missing driver on net \c0/data_out[18][6]. Patching with GND.
######## Missing driver on net \c0/data_out[18][5]. Patching with GND.
######## Missing driver on net \c0/data_out[18][4]. Patching with GND.
######## Missing driver on net \c0/data_out[18][3]. Patching with GND.
######## Missing driver on net \c0/data_out[18][2]. Patching with GND.
######## Missing driver on net \c0/data_out[18][1]. Patching with GND.
######## Missing driver on net \c0/data_out[18][0]. Patching with GND.
######## Missing driver on net \c0/data_out[17][7]. Patching with GND.
######## Missing driver on net \c0/data_out[17][6]. Patching with GND.
######## Missing driver on net \c0/data_out[17][5]. Patching with GND.
######## Missing driver on net \c0/data_out[17][4]. Patching with GND.
######## Missing driver on net \c0/data_out[17][3]. Patching with GND.
######## Missing driver on net \c0/data_out[17][2]. Patching with GND.
######## Missing driver on net \c0/data_out[17][1]. Patching with GND.
######## Missing driver on net \c0/data_out[17][0]. Patching with GND.
######## Missing driver on net \c0/data_out[16][7]. Patching with GND.
######## Missing driver on net \c0/data_out[16][6]. Patching with GND.
######## Missing driver on net \c0/data_out[16][5]. Patching with GND.
######## Missing driver on net \c0/data_out[16][4]. Patching with GND.
######## Missing driver on net \c0/data_out[16][3]. Patching with GND.
######## Missing driver on net \c0/data_out[16][2]. Patching with GND.
######## Missing driver on net \c0/data_out[16][1]. Patching with GND.
######## Missing driver on net \c0/data_out[16][0]. Patching with GND.
######## Missing driver on net \c0/data_out[15][7]. Patching with GND.
######## Missing driver on net \c0/data_out[15][6]. Patching with GND.
######## Missing driver on net \c0/data_out[15][5]. Patching with GND.
######## Missing driver on net \c0/data_out[15][4]. Patching with GND.
######## Missing driver on net \c0/data_out[15][3]. Patching with GND.
######## Missing driver on net \c0/data_out[15][2]. Patching with GND.
######## Missing driver on net \c0/data_out[15][1]. Patching with GND.
######## Missing driver on net \c0/data_out[15][0]. Patching with GND.
######## Missing driver on net \c0/data_out[14][7]. Patching with GND.
######## Missing driver on net \c0/data_out[14][6]. Patching with GND.
######## Missing driver on net \c0/data_out[14][5]. Patching with GND.
######## Missing driver on net \c0/data_out[14][4]. Patching with GND.
######## Missing driver on net \c0/data_out[14][3]. Patching with GND.
######## Missing driver on net \c0/data_out[14][2]. Patching with GND.
######## Missing driver on net \c0/data_out[14][1]. Patching with GND.
######## Missing driver on net \c0/data_out[14][0]. Patching with GND.
######## Missing driver on net \c0/data_out[13][7]. Patching with GND.
######## Missing driver on net \c0/data_out[13][6]. Patching with GND.
######## Missing driver on net \c0/data_out[13][5]. Patching with GND.
######## Missing driver on net \c0/data_out[13][4]. Patching with GND.
######## Missing driver on net \c0/data_out[13][3]. Patching with GND.
######## Missing driver on net \c0/data_out[13][2]. Patching with GND.
######## Missing driver on net \c0/data_out[13][1]. Patching with GND.
######## Missing driver on net \c0/data_out[13][0]. Patching with GND.
######## Missing driver on net \c0/data_out[12][7]. Patching with GND.
######## Missing driver on net \c0/data_out[12][6]. Patching with GND.
######## Missing driver on net \c0/data_out[12][5]. Patching with GND.
######## Missing driver on net \c0/data_out[12][4]. Patching with GND.
######## Missing driver on net \c0/data_out[12][3]. Patching with GND.
######## Missing driver on net \c0/data_out[12][2]. Patching with GND.
######## Missing driver on net \c0/data_out[12][1]. Patching with GND.
######## Missing driver on net \c0/data_out[12][0]. Patching with GND.
######## Missing driver on net \c0/data_out[11][7]. Patching with GND.
######## Missing driver on net \c0/data_out[11][6]. Patching with GND.
######## Missing driver on net \c0/data_out[11][5]. Patching with GND.
######## Missing driver on net \c0/data_out[11][4]. Patching with GND.
######## Missing driver on net \c0/data_out[11][3]. Patching with GND.
######## Missing driver on net \c0/data_out[11][2]. Patching with GND.
######## Missing driver on net \c0/data_out[11][1]. Patching with GND.
######## Missing driver on net \c0/data_out[11][0]. Patching with GND.
WARNING - synthesis: verilog/coms.v(367): Register \c0/data_out[8][7]_2185 is stuck at Zero. VDB-5013
WARNING - synthesis: verilog/coms.v(367): Register \c0/data_out[1][5]_2243 is stuck at One. VDB-5014



WARNING - synthesis: Bit 0 of Register \c0/UART_TRANSMITTER.state is stuck at Zero
WARNING - synthesis: Bit 1 of Register \c0/UART_TRANSMITTER.state is stuck at Zero
WARNING - synthesis: Bit 2 of Register \c0/UART_TRANSMITTER.state is stuck at Zero
WARNING - synthesis: Bit 3 of Register \c0/UART_TRANSMITTER.state is stuck at Zero
WARNING - synthesis: Bit 4 of Register \c0/UART_TRANSMITTER.state is stuck at Zero
WARNING - synthesis: Skipping pad insertion on PIN_4 due to black_box_pad_pin attribute.
WARNING - synthesis: Skipping pad insertion on PIN_5 due to black_box_pad_pin attribute.
WARNING - synthesis: Skipping pad insertion on PIN_6 due to black_box_pad_pin attribute.
WARNING - synthesis: Skipping pad insertion on PIN_10 due to black_box_pad_pin attribute.
WARNING - synthesis: Skipping pad insertion on PIN_11 due to black_box_pad_pin attribute.
WARNING - synthesis: Skipping pad insertion on PIN_12 due to black_box_pad_pin attribute.
WARNING - synthesis: verilog/coms.v(540): Register \c0/data_out_frame2[0]__i137 is stuck at Zero. VDB-5013
WARNING - synthesis: verilog/coms.v(540): Register \c0/data_out_frame2[0]__i9 is stuck at One. VDB-5014
Duplicate register/latch removal. \control/pwm_i31 is a one-to-one match with \control/pwm_i9.
Duplicate register/latch removal. \control/pwm_i29 is a one-to-one match with \control/pwm_i11.
Duplicate register/latch removal. \control/pwm_i27 is a one-to-one match with \control/pwm_i13.
Duplicate register/latch removal. \control/pwm_i25 is a one-to-one match with \control/pwm_i15.
Duplicate register/latch removal. \control/pwm_i23 is a one-to-one match with \control/pwm_i17.
Duplicate register/latch removal. \control/pwm_i21 is a one-to-one match with \control/pwm_i19.
Duplicate register/latch removal. \control/pwm_i31 is a one-to-one match with \control/pwm_i21.
Duplicate register/latch removal. \control/pwm_i29 is a one-to-one match with \control/pwm_i23.
Duplicate register/latch removal. \control/pwm_i27 is a one-to-one match with \control/pwm_i25.
Duplicate register/latch removal. \control/pwm_i31 is a one-to-one match with \control/pwm_i27.
Duplicate register/latch removal. \control/pwm_i29 is a one-to-one match with \control/pwm_i31.
Duplicate register/latch removal. \control/pwm_i30 is a one-to-one match with \control/pwm_i26.
Duplicate register/latch removal. \control/pwm_i28 is a one-to-one match with \control/pwm_i30.
Duplicate register/latch removal. \control/pwm_i24 is a one-to-one match with \control/pwm_i10.
Duplicate register/latch removal. \control/pwm_i22 is a one-to-one match with \control/pwm_i12.
Duplicate register/latch removal. \control/pwm_i20 is a one-to-one match with \control/pwm_i14.
Duplicate register/latch removal. \control/pwm_i18 is a one-to-one match with \control/pwm_i16.
Duplicate register/latch removal. \control/pwm_i28 is a one-to-one match with \control/pwm_i18.
Duplicate register/latch removal. \control/pwm_i24 is a one-to-one match with \control/pwm_i20.
Duplicate register/latch removal. \control/pwm_i22 is a one-to-one match with \control/pwm_i24.
Duplicate register/latch removal. \control/pwm_i28 is a one-to-one match with \control/pwm_i22.
Duplicate register/latch removal. \control/pwm_i1 is a one-to-one match with \control/pwm_i0.
Duplicate register/latch removal. \control/pwm_i29 is a one-to-one match with \control/pwm_i28.
Applying 1.000000 MHz constraint to all clocks

Writing scf file : template_Implmnt/template.scf

Results of NGD DRC are available in TinyFPGA_B_drc.log.

################### Begin Area Report (TinyFPGA_B)######################
Number of register bits => 452 of 7680 (5 % )
SB_CARRY => 230
SB_DFF => 291
SB_DFFE => 61
SB_DFFESR => 28
SB_DFFSR => 3
SB_DFFSS => 69
SB_GB_IO => 1
SB_IO => 16
SB_LUT4 => 1287
################### End Area Report ##################

################### Begin Clock Report ######################
Clock Nets
Number of Clocks: 1
  Net : CLK_c, loads : 452
Clock Enable Nets
Number of Clock Enables: 0
Top 0 highest fanout Clock Enables:
Highest fanout non-clock nets
Top 10 highest fanout non-clock nets:
  Net : quad_counter0/n1922, loads : 63
  Net : c0/rx/n17075, loads : 62
  Net : c0/n11418, loads : 47
  Net : control/pwm_29, loads : 46
  Net : c0/UART_TRANSMITTER.state_1, loads : 43
  Net : control/PHASES_5__N_2224, loads : 43
  Net : c0/UART_TRANSMITTER.state_0, loads : 42
  Net : c0/byte_transmit_counter_0, loads : 40
  Net : c0/n12995, loads : 38
  Net : c0/n63, loads : 37
################### End Clock Report ##################

Timing Report Summary
--------------
--------------------------------------------------------------------------------
Constraint                              |   Constraint|       Actual|Levels
--------------------------------------------------------------------------------
                                        |             |             |
create_clock -period 1000.000000 -name  |             |             |
clk0 [get_nets CLK_c]                   |    1.000 MHz|   16.808 MHz|    38  
                                        |             |             |
--------------------------------------------------------------------------------


All constraints were met.


Peak Memory Usage: 185.020  MB

--------------------------------------------------------------
Elapsed CPU time for LSE flow : 4.305  secs
--------------------------------------------------------------
Current Implementation template_Implmnt its sbt path: /home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 4 seconds


"/media/external/iCEcube2/sbt_backend/bin/linux/opt/edifparser" "/media/external/iCEcube2/sbt_backend/devices/ICE40P08.dev" "/home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/template.edf " "/home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/netlist" "-pCM81" "-y/home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/constraints/pins.pcf " "-s/home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/constraints/clk.sdc " -c --devicename iCE40LP8K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:01:35

Parsing edif file: /home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/template.edf...
Parsing constraint file: /home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/constraints/pins.pcf...
start to read sdc/scf file /home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/template.scf
sdc_reader OK /home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/template.scf
start to read sdc/scf file /home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/constraints/clk.sdc
sdc_reader OK /home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/constraints/clk.sdc
Warning: Property lattice_noprune(1) in the instance hall1_input(ICE_IO) is not valid, it is ignored.
Warning: Property lattice_noprune(1) in the instance hall2_input(ICE_IO) is not valid, it is ignored.
Warning: Property lattice_noprune(1) in the instance hall3_input(ICE_IO) is not valid, it is ignored.
Warning: Property lattice_noprune(1) in the instance rx_input(ICE_IO) is not valid, it is ignored.
Warning: Property lattice_noprune(1) in the instance tx2_output(ICE_IO) is not valid, it is ignored.
Warning: Property lattice_noprune(1) in the instance tx_output(ICE_IO) is not valid, it is ignored.
Stored edif netlist at /home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B...
Warning: The terminal connectivity tx_output:LATCHINPUTVALUE is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity tx_output:INPUTCLK is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity tx_output:OUTPUTCLK is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity tx2_output:LATCHINPUTVALUE is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity tx2_output:INPUTCLK is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity tx2_output:OUTPUTCLK is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity rx_input:LATCHINPUTVALUE is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity rx_input:INPUTCLK is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity rx_input:OUTPUTENABLE is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity rx_input:OUTPUTCLK is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity hall3_input:LATCHINPUTVALUE is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity hall3_input:INPUTCLK is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity hall3_input:OUTPUTENABLE is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity hall3_input:OUTPUTCLK is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity hall2_input:LATCHINPUTVALUE is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity hall2_input:INPUTCLK is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity hall2_input:OUTPUTENABLE is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity hall2_input:OUTPUTCLK is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity hall1_input:LATCHINPUTVALUE is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity hall1_input:INPUTCLK is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity hall1_input:OUTPUTENABLE is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity hall1_input:OUTPUTCLK is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity USBPU_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity PIN_8_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity PIN_7_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity PIN_3_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity PIN_2_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity PIN_24_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity PIN_23_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity PIN_22_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity PIN_1_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity LED_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity CLK_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 000001
Warning: The terminal c0.byte_transmit_counter__i0:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.tx2.r_Clock_Count__i8:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.tx2.r_Clock_Count__i6:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.tx2.r_Clock_Count__i7:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal control.pwm_i2:D is driven by non-default constant value VCC

write Timing Constraint to /home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: TinyFPGA_B

EDF Parser run-time: 0 (sec)
edif parser succeed.


"/media/external/iCEcube2/sbt_backend/bin/linux/opt/sbtplacer" --des-lib "/home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --outdir "/home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/placer" --device-file "/media/external/iCEcube2/sbt_backend/devices/ICE40P08.dev" --package CM81 --deviceMarketName iCE40LP8K --sdc-file "/home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/Temp/sbt_temp.sdc" --lib-file "/media/external/iCEcube2/sbt_backend/devices/ice40LP8K.lib" --effort_level std --out-sdc-file "/home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/placer/TinyFPGA_B_pl.sdc"
starting placerrunning placerExecuting : /media/external/iCEcube2/sbt_backend/bin/linux/opt/sbtplacer --des-lib /home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B --outdir /home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/placer --device-file /media/external/iCEcube2/sbt_backend/devices/ICE40P08.dev --package CM81 --deviceMarketName iCE40LP8K --sdc-file /home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/Temp/sbt_temp.sdc --lib-file /media/external/iCEcube2/sbt_backend/devices/ice40LP8K.lib --effort_level std --out-sdc-file /home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/placer/TinyFPGA_B_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:22:02

W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_13, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_14, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_15, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_16, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_17, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_18, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_19, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_20, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_21, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_9, as it is not connected to any PAD
I2004: Option and Settings Summary
=============================================================
Device file          - /media/external/iCEcube2/sbt_backend/devices/ICE40P08.dev
Package              - CM81
Design database      - /home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B
SDC file             - /home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/Temp/sbt_temp.sdc
Output directory     - /home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/placer
Timing library       - /media/external/iCEcube2/sbt_backend/devices/ice40LP8K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: /home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B/BFPGA_DESIGN_ep
I2065: Reading device file : /media/external/iCEcube2/sbt_backend/devices/ICE40P08.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	1287
    Number of DFFs      	:	452
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	230
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	16
    Number of GBIOs     	:	1
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0


Phase 1
I2077: Start design legalization
W2216: SB_GB_IO 'CLK_pad' is assigned to a non-GB pin 'B2'. Replacing it with SB_IO 'CLK_pad' and SB_GB 'CLK_pad_gb'

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	6
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	4
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	10
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.0 (sec)

Phase 3
Warning-1034: Found non-unate timing arc, from pin "PACKAGEPIN" to pin "DIN0" of instance "CLK_pad", in the clock network. Converting the timing arc to positive-unate
SDC-Info-1101: Duty cycle not specified for clock. Assuming 50 percent dutycycle.

Design Statistics after Packing
    Number of LUTs      	:	1298
    Number of DFFs      	:	447
    Number of DFFs packed to IO	:	5
    Number of Carrys    	:	230

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	385
        LUT, DFF and CARRY	:	62
    Combinational LogicCells
        Only LUT         	:	684
        CARRY Only       	:	1
        LUT with CARRY   	:	167
    LogicCells                  :	1299/7680
    PLBs                        :	212/960
    BRAMs                       :	0/32
    IOs and GBIOs               :	17/63
    PLLs                        :	0/1


I2088: Phase 3, elapsed time : 1.2 (sec)

Phase 4
I2088: Phase 4, elapsed time : 0.2 (sec)

Phase 5
I2088: Phase 5, elapsed time : 2.4 (sec)

Phase 6
I2088: Phase 6, elapsed time : 54.4 (sec)

Final Design Statistics
    Number of LUTs      	:	1298
    Number of DFFs      	:	447
    Number of DFFs packed to IO	:	5
    Number of Carrys    	:	230
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	17
    Number of GBIOs     	:	0
    Number of GBs       	:	1
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0

Device Utilization Summary
    LogicCells                  :	1299/7680
    PLBs                        :	248/960
    BRAMs                       :	0/32
    IOs and GBIOs               :	17/63
    PLLs                        :	0/1



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 2
Clock: CLK | Frequency: 49.04 MHz | Target: 16.00 MHz
Clock: TinyFPGA_B|CLK | Frequency: N/A | Target: 1.00 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 58.6 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"/media/external/iCEcube2/sbt_backend/bin/linux/opt/packer" "/media/external/iCEcube2/sbt_backend/devices/ICE40P08.dev" "/home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --package CM81 --outdir "/home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/packer" --DRC_only  --translator "/media/external/iCEcube2/sbt_backend/bin/sdc_translator.tcl" --src_sdc_file "/home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/placer/TinyFPGA_B_pl.sdc" --dst_sdc_file "/home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/packer/TinyFPGA_B_pk.sdc" --devicename iCE40LP8K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:02:57

Begin Packing...
initializing finish
Total HPWL cost is 5055
used logic cells: 1299
Design Rule Checking Succeeded

DRC Checker run-time: 1 (sec)
packer succeed.


"/media/external/iCEcube2/sbt_backend/bin/linux/opt/packer" "/media/external/iCEcube2/sbt_backend/devices/ICE40P08.dev" "/home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --package CM81 --outdir "/home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/packer" --translator "/media/external/iCEcube2/sbt_backend/bin/sdc_translator.tcl" --src_sdc_file "/home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/placer/TinyFPGA_B_pl.sdc" --dst_sdc_file "/home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/packer/TinyFPGA_B_pk.sdc" --devicename iCE40LP8K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:02:57

Begin Packing...
initializing finish
Total HPWL cost is 5055
used logic cells: 1299
Translating sdc file /home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/placer/TinyFPGA_B_pl.sdc...
Translated sdc file is /home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/packer/TinyFPGA_B_pk.sdc
Packer succeeded

Packer run-time: 1 (sec)
packer succeed.


"/media/external/iCEcube2/sbt_backend/bin/linux/opt/sbrouter" "/media/external/iCEcube2/sbt_backend/devices/ICE40P08.dev" "/home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" "/media/external/iCEcube2/sbt_backend/devices/ice40LP8K.lib" "/home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/packer/TinyFPGA_B_pk.sdc" --outdir "/home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/router" --sdf_file "/home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : /media/external/iCEcube2/sbt_backend/bin/linux/opt/sbrouter /media/external/iCEcube2/sbt_backend/devices/ICE40P08.dev /home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B /media/external/iCEcube2/sbt_backend/devices/ice40LP8K.lib /home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/packer/TinyFPGA_B_pk.sdc --outdir /home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/router --sdf_file /home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:09:33

I1203: Reading Design TinyFPGA_B
Read design time: 0
I1202: Reading Architecture of device iCE40LP8K
SDC-Info-1101: Duty cycle not specified for clock. Assuming 50 percent dutycycle.
Read device time: 9
I1209: Started routing
I1223: Total Nets : 1627 
I1212: Iteration  1 :   305 unrouted : 2 seconds
I1212: Iteration  2 :    27 unrouted : 1 seconds
I1212: Iteration  3 :     2 unrouted : 0 seconds
I1212: Iteration  4 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 4
I1206: Completed routing
I1204: Writing Design TinyFPGA_B
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 13 seconds
 total           340856K
router succeed.

"/media/external/iCEcube2/sbt_backend/bin/linux/opt/netlister" --verilog "/home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.v" --vhdl "/home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.vhd" --lib "/home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --view rt --device "/media/external/iCEcube2/sbt_backend/devices/ICE40P08.dev" --splitio  --in-sdc-file "/home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/packer/TinyFPGA_B_pk.sdc" --out-sdc-file "/home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/netlister/TinyFPGA_B_sbt.sdc"
starting netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:25:37

running netlistGenerating Verilog & VHDL netlist files ...
Writing /home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.v
Writing /home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.vhd
Netlister succeeded.

Netlister run-time: 6 (sec)
netlist succeed.


"/media/external/iCEcube2/sbt_backend/bin/linux/opt/sbtimer" --des-lib "/home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --lib-file "/media/external/iCEcube2/sbt_backend/devices/ice40LP8K.lib" --sdc-file "/home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/netlister/TinyFPGA_B_sbt.sdc" --sdf-file "/home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.sdf" --report-file "/home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/timer/TinyFPGA_B_timing.rpt" --device-file "/media/external/iCEcube2/sbt_backend/devices/ICE40P08.dev" --timing-summary
starting timerrunning timerExecuting : /media/external/iCEcube2/sbt_backend/bin/linux/opt/sbtimer --des-lib /home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B --lib-file /media/external/iCEcube2/sbt_backend/devices/ice40LP8K.lib --sdc-file /home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/netlister/TinyFPGA_B_sbt.sdc --sdf-file /home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.sdf --report-file /home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/timer/TinyFPGA_B_timing.rpt --device-file /media/external/iCEcube2/sbt_backend/devices/ICE40P08.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:08:07

Warning-1034: Found non-unate timing arc, from pin "PADIN" to pin "DIN0" of instance "CLK_pad_preio", in the clock network. Converting the timing arc to positive-unate
SDC-Info-1101: Duty cycle not specified for clock. Assuming 50 percent dutycycle.
Timer run-time: 6 seconds
timer succeed.
timer succeeded.


"/media/external/iCEcube2/sbt_backend/bin/linux/opt/bitmap" "/media/external/iCEcube2/sbt_backend/devices/ICE40P08.dev" --design "/home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --device_name iCE40LP8K --package CM81 --outdir "/home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:24:49

Bit Stream File Size: 1080760 (1M 31K 440 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 2 (sec)
bitmap succeed.
/media/external/iCEcube2/LSE/bin/lin64/synthesis -f "template_lse.prj"
starting Synthesisrunning SynthesisCopyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2015 Lattice Semiconductor Corporation,  All rights reserved.
Thu Sep 12 22:07:16 2019


Command Line:  /media/external/iCEcube2/LSE/bin/lin64/synthesis -f template_lse.prj 

INFO - synthesis: Lattice Synthesis Engine Launched.
Synthesis options:
The -a option is SBTiCE40.
The -t option is CM81.
The -d option is iCE40LP8K.
                                                          

##########################################################

### Lattice Family : SBTiCE40

### Device  : iCE40LP8K

### Package : CM81

### Number of Logic Cells: 7680

### Number of RAM4k Blocks: 32

### Number of DSP Blocks: 0

### Number of PLLs: 2

### Number of IO Pins: 178

##########################################################

                                                          

Optimization goal = Area
The -top option is not used.
Target frequency = 1.000000 MHz.
Maximum fanout = 10000.
Timing path count = 3
RWCheckOnRam = 0

BRAM utilization = 100.000000 %
DSP usage = true (default)
DSP utilization = 100 % (default)
fsm_encoding_style = auto
resolve_mixed_drivers = 0
fix_gated_clocks = 1

Mux style = auto (Default)
Use Carry Chain = true
carry_chain_length = 0
Loop Limit = 1950.
Use IO Insertion = TRUE
Use IO Reg = AUTO

Resource Sharing = TRUE
Propagate Constants = TRUE
Remove Duplicate Registers = TRUE
Output EDIF file name = template_Implmnt/template.edf.
WARNING - synthesis: Option -force_gsr will be set to false when option -output_edif/-ngo are set
ROM style = auto
RAM style = auto
The -comp option is FALSE.
The -syn option is FALSE.
-p /home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1 (searchpath added)
Verilog design file = verilog/TinyFPGA_B.v
Verilog design file = verilog/uart_rx.v
Verilog design file = verilog/uart_tx.v
Verilog design file = verilog/coms.v
Verilog design file = verilog/motorControl.v
Verilog design file = quad.v
-sdc option: SDC file input not used.
-vh2008

WARNING - synthesis: Setting TinyFPGA_B as the top-level module. To specify the top-level module explicitly, use the -top option.
Technology check ok...

Analyzing Verilog file /media/external/iCEcube2/LSE/userware/unix/SYNTHESIS_HEADERS/machxo2.v. VERI-1482
Analyzing Verilog file /media/external/iCEcube2/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v. VERI-1482
Compile design.
Compile Design Begin
Analyzing Verilog file verilog/TinyFPGA_B.v. VERI-1482
WARNING - synthesis: verilog/TinyFPGA_B.v(127): identifier PHASES is used before its declaration. VERI-1875
WARNING - synthesis: verilog/TinyFPGA_B.v(128): identifier PHASES is used before its declaration. VERI-1875
WARNING - synthesis: verilog/TinyFPGA_B.v(129): identifier PHASES is used before its declaration. VERI-1875
WARNING - synthesis: verilog/TinyFPGA_B.v(130): identifier PHASES is used before its declaration. VERI-1875
WARNING - synthesis: verilog/TinyFPGA_B.v(131): identifier PHASES is used before its declaration. VERI-1875
WARNING - synthesis: verilog/TinyFPGA_B.v(132): identifier PHASES is used before its declaration. VERI-1875
Analyzing Verilog file verilog/uart_rx.v. VERI-1482
Analyzing Verilog file verilog/uart_tx.v. VERI-1482
Analyzing Verilog file verilog/coms.v. VERI-1482
Analyzing Verilog file verilog/motorControl.v. VERI-1482
Analyzing Verilog file quad.v. VERI-1482
Analyzing Verilog file /media/external/iCEcube2/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v. VERI-1482
WARNING - synthesis: /media/external/iCEcube2/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(79): assignment to input EVERI-1214
WARNING - synthesis: /media/external/iCEcube2/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(88): assignment to input EVERI-1214
WARNING - synthesis: /media/external/iCEcube2/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(98): assignment to input EVERI-1214
WARNING - synthesis: /media/external/iCEcube2/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(108): assignment to input EVERI-1214
WARNING - synthesis: /media/external/iCEcube2/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(118): assignment to input EVERI-1214
WARNING - synthesis: /media/external/iCEcube2/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(170): assignment to input EVERI-1214
WARNING - synthesis: /media/external/iCEcube2/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(179): assignment to input EVERI-1214
WARNING - synthesis: /media/external/iCEcube2/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(189): assignment to input EVERI-1214
WARNING - synthesis: /media/external/iCEcube2/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(199): assignment to input EVERI-1214
WARNING - synthesis: /media/external/iCEcube2/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(209): assignment to input EVERI-1214
WARNING - synthesis: /media/external/iCEcube2/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(3725): empty port in module declaration. VERI-1294
Top module name (Verilog): TinyFPGA_B
INFO - synthesis: verilog/TinyFPGA_B.v(2): compiling module TinyFPGA_B. VERI-1018
INFO - synthesis: /media/external/iCEcube2/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(502): compiling module SB_IO(PIN_TYPE=6'b101001,PULLUP=1'b1). VERI-1018
INFO - synthesis: /media/external/iCEcube2/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(502): compiling module SB_IO(PIN_TYPE=6'b01,PULLUP=1'b1). VERI-1018
WARNING - synthesis: verilog/TinyFPGA_B.v(71): expression size 32 truncated to fit in target size 26. VERI-1209
INFO - synthesis: verilog/coms.v(1): compiling module coms. VERI-1018
INFO - synthesis: verilog/uart_tx.v(14): compiling module uart_tx. VERI-1018
WARNING - synthesis: verilog/uart_tx.v(70): expression size 32 truncated to fit in target size 9. VERI-1209
WARNING - synthesis: verilog/uart_tx.v(88): expression size 32 truncated to fit in target size 9. VERI-1209
WARNING - synthesis: verilog/uart_tx.v(98): expression size 32 truncated to fit in target size 3. VERI-1209
WARNING - synthesis: verilog/uart_tx.v(118): expression size 32 truncated to fit in target size 9. VERI-1209
WARNING - synthesis: verilog/coms.v(297): expression size 32 truncated to fit in target size 8. VERI-1209
WARNING - synthesis: verilog/coms.v(308): expression size 32 truncated to fit in target size 14. VERI-1209
WARNING - synthesis: verilog/coms.v(330): expression size 32 truncated to fit in target size 8. VERI-1209
WARNING - synthesis: verilog/coms.v(355): expression size 32 truncated to fit in target size 8. VERI-1209
INFO - synthesis: verilog/uart_rx.v(14): compiling module uart_rx. VERI-1018
WARNING - synthesis: verilog/uart_rx.v(80): expression size 32 truncated to fit in target size 8. VERI-1209
WARNING - synthesis: verilog/uart_rx.v(91): expression size 32 truncated to fit in target size 8. VERI-1209
WARNING - synthesis: verilog/uart_rx.v(102): expression size 32 truncated to fit in target size 3. VERI-1209
WARNING - synthesis: verilog/uart_rx.v(120): expression size 32 truncated to fit in target size 8. VERI-1209
WARNING - synthesis: verilog/coms.v(385): index 152 is out of range [151:0] for data_in_field. VERI-1216
WARNING - synthesis: verilog/coms.v(391): index 152 is out of range [151:0] for data_out_field2. VERI-1216
WARNING - synthesis: verilog/coms.v(482): expression size 32 truncated to fit in target size 8. VERI-1209
WARNING - synthesis: verilog/coms.v(21): net data_out[20][7] does not have a driver. VDB-1002
INFO - synthesis: verilog/motorControl.v(1): compiling module motorControl. VERI-1018
WARNING - synthesis: verilog/motorControl.v(75): expression size 32 truncated to fit in target size 10. VERI-1209
INFO - synthesis: quad.v(3): compiling module quad. VERI-1018
WARNING - synthesis: verilog/TinyFPGA_B.v(45): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/TinyFPGA_B.v(53): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/TinyFPGA_B.v(61): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/TinyFPGA_B.v(99): input port ID[7] is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/TinyFPGA_B.v(109): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/TinyFPGA_B.v(117): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/TinyFPGA_B.v(125): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
Last elaborated design is TinyFPGA_B()
Loading NGL library '/media/external/iCEcube2/LSE/xo2c00/data/xo2clib.ngl'...
Loading NGL library '/media/external/iCEcube2/LSE/or5g00/data/orc5glib.ngl'...
Top-level module name = TinyFPGA_B.
WARNING - synthesis: verilog/TinyFPGA_B.v(45): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/TinyFPGA_B.v(53): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/TinyFPGA_B.v(61): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/TinyFPGA_B.v(99): input port ID[7] is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/TinyFPGA_B.v(109): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/TinyFPGA_B.v(117): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/TinyFPGA_B.v(125): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/coms.v(21): net data_out[20][7] does not have a driver. VDB-1002
######## Converting I/O port PIN_1 to output.
######## Converting I/O port PIN_2 to output.
######## Converting I/O port PIN_3 to output.
######## Converting I/O port PIN_7 to input.
######## Converting I/O port PIN_8 to input.
######## Converting I/O port PIN_9 to input.
######## Converting I/O port PIN_13 to input.
######## Converting I/O port PIN_14 to input.
######## Converting I/O port PIN_15 to input.
######## Converting I/O port PIN_16 to input.
######## Converting I/O port PIN_17 to input.
######## Converting I/O port PIN_18 to input.
######## Converting I/O port PIN_19 to input.
######## Converting I/O port PIN_20 to input.
######## Converting I/O port PIN_21 to input.
######## Converting I/O port PIN_22 to output.
######## Converting I/O port PIN_23 to output.
######## Converting I/O port PIN_24 to output.
WARNING - synthesis: verilog/coms.v(9): net \c0/ID[7] does not have a driver. VDB-1002
######## Missing driver on net \c0/ID[7]. Patching with GND.
######## Missing driver on net \c0/ID[6]. Patching with GND.
######## Missing driver on net \c0/ID[5]. Patching with GND.
######## Missing driver on net \c0/ID[4]. Patching with GND.
######## Missing driver on net \c0/ID[3]. Patching with GND.
######## Missing driver on net \c0/ID[2]. Patching with GND.
######## Missing driver on net \c0/ID[1]. Patching with GND.
######## Missing driver on net \c0/ID[0]. Patching with GND.
######## Missing driver on net \c0/data_out[20][7]. Patching with GND.
######## Missing driver on net \c0/data_out[20][6]. Patching with GND.
######## Missing driver on net \c0/data_out[20][5]. Patching with GND.
######## Missing driver on net \c0/data_out[20][4]. Patching with GND.
######## Missing driver on net \c0/data_out[20][3]. Patching with GND.
######## Missing driver on net \c0/data_out[20][2]. Patching with GND.
######## Missing driver on net \c0/data_out[20][1]. Patching with GND.
######## Missing driver on net \c0/data_out[20][0]. Patching with GND.
######## Missing driver on net \c0/data_out[19][7]. Patching with GND.
######## Missing driver on net \c0/data_out[19][6]. Patching with GND.
######## Missing driver on net \c0/data_out[19][5]. Patching with GND.
######## Missing driver on net \c0/data_out[19][4]. Patching with GND.
######## Missing driver on net \c0/data_out[19][3]. Patching with GND.
######## Missing driver on net \c0/data_out[19][2]. Patching with GND.
######## Missing driver on net \c0/data_out[19][1]. Patching with GND.
######## Missing driver on net \c0/data_out[19][0]. Patching with GND.
######## Missing driver on net \c0/data_out[18][7]. Patching with GND.
######## Missing driver on net \c0/data_out[18][6]. Patching with GND.
######## Missing driver on net \c0/data_out[18][5]. Patching with GND.
######## Missing driver on net \c0/data_out[18][4]. Patching with GND.
######## Missing driver on net \c0/data_out[18][3]. Patching with GND.
######## Missing driver on net \c0/data_out[18][2]. Patching with GND.
######## Missing driver on net \c0/data_out[18][1]. Patching with GND.
######## Missing driver on net \c0/data_out[18][0]. Patching with GND.
######## Missing driver on net \c0/data_out[17][7]. Patching with GND.
######## Missing driver on net \c0/data_out[17][6]. Patching with GND.
######## Missing driver on net \c0/data_out[17][5]. Patching with GND.
######## Missing driver on net \c0/data_out[17][4]. Patching with GND.
######## Missing driver on net \c0/data_out[17][3]. Patching with GND.
######## Missing driver on net \c0/data_out[17][2]. Patching with GND.
######## Missing driver on net \c0/data_out[17][1]. Patching with GND.
######## Missing driver on net \c0/data_out[17][0]. Patching with GND.
######## Missing driver on net \c0/data_out[16][7]. Patching with GND.
######## Missing driver on net \c0/data_out[16][6]. Patching with GND.
######## Missing driver on net \c0/data_out[16][5]. Patching with GND.
######## Missing driver on net \c0/data_out[16][4]. Patching with GND.
######## Missing driver on net \c0/data_out[16][3]. Patching with GND.
######## Missing driver on net \c0/data_out[16][2]. Patching with GND.
######## Missing driver on net \c0/data_out[16][1]. Patching with GND.
######## Missing driver on net \c0/data_out[16][0]. Patching with GND.
######## Missing driver on net \c0/data_out[15][7]. Patching with GND.
######## Missing driver on net \c0/data_out[15][6]. Patching with GND.
######## Missing driver on net \c0/data_out[15][5]. Patching with GND.
######## Missing driver on net \c0/data_out[15][4]. Patching with GND.
######## Missing driver on net \c0/data_out[15][3]. Patching with GND.
######## Missing driver on net \c0/data_out[15][2]. Patching with GND.
######## Missing driver on net \c0/data_out[15][1]. Patching with GND.
######## Missing driver on net \c0/data_out[15][0]. Patching with GND.
######## Missing driver on net \c0/data_out[14][7]. Patching with GND.
######## Missing driver on net \c0/data_out[14][6]. Patching with GND.
######## Missing driver on net \c0/data_out[14][5]. Patching with GND.
######## Missing driver on net \c0/data_out[14][4]. Patching with GND.
######## Missing driver on net \c0/data_out[14][3]. Patching with GND.
######## Missing driver on net \c0/data_out[14][2]. Patching with GND.
######## Missing driver on net \c0/data_out[14][1]. Patching with GND.
######## Missing driver on net \c0/data_out[14][0]. Patching with GND.
######## Missing driver on net \c0/data_out[13][7]. Patching with GND.
######## Missing driver on net \c0/data_out[13][6]. Patching with GND.
######## Missing driver on net \c0/data_out[13][5]. Patching with GND.
######## Missing driver on net \c0/data_out[13][4]. Patching with GND.
######## Missing driver on net \c0/data_out[13][3]. Patching with GND.
######## Missing driver on net \c0/data_out[13][2]. Patching with GND.
######## Missing driver on net \c0/data_out[13][1]. Patching with GND.
######## Missing driver on net \c0/data_out[13][0]. Patching with GND.
######## Missing driver on net \c0/data_out[12][7]. Patching with GND.
######## Missing driver on net \c0/data_out[12][6]. Patching with GND.
######## Missing driver on net \c0/data_out[12][5]. Patching with GND.
######## Missing driver on net \c0/data_out[12][4]. Patching with GND.
######## Missing driver on net \c0/data_out[12][3]. Patching with GND.
######## Missing driver on net \c0/data_out[12][2]. Patching with GND.
######## Missing driver on net \c0/data_out[12][1]. Patching with GND.
######## Missing driver on net \c0/data_out[12][0]. Patching with GND.
######## Missing driver on net \c0/data_out[11][7]. Patching with GND.
######## Missing driver on net \c0/data_out[11][6]. Patching with GND.
######## Missing driver on net \c0/data_out[11][5]. Patching with GND.
######## Missing driver on net \c0/data_out[11][4]. Patching with GND.
######## Missing driver on net \c0/data_out[11][3]. Patching with GND.
######## Missing driver on net \c0/data_out[11][2]. Patching with GND.
######## Missing driver on net \c0/data_out[11][1]. Patching with GND.
######## Missing driver on net \c0/data_out[11][0]. Patching with GND.
WARNING - synthesis: verilog/coms.v(367): Register \c0/data_out[8][7]_2185 is stuck at Zero. VDB-5013
WARNING - synthesis: verilog/coms.v(367): Register \c0/data_out[1][5]_2243 is stuck at One. VDB-5014



WARNING - synthesis: Bit 0 of Register \c0/UART_TRANSMITTER.state is stuck at Zero
WARNING - synthesis: Bit 1 of Register \c0/UART_TRANSMITTER.state is stuck at Zero
WARNING - synthesis: Bit 2 of Register \c0/UART_TRANSMITTER.state is stuck at Zero
WARNING - synthesis: Bit 3 of Register \c0/UART_TRANSMITTER.state is stuck at Zero
WARNING - synthesis: Bit 4 of Register \c0/UART_TRANSMITTER.state is stuck at Zero
WARNING - synthesis: Skipping pad insertion on PIN_4 due to black_box_pad_pin attribute.
WARNING - synthesis: Skipping pad insertion on PIN_5 due to black_box_pad_pin attribute.
WARNING - synthesis: Skipping pad insertion on PIN_6 due to black_box_pad_pin attribute.
WARNING - synthesis: Skipping pad insertion on PIN_10 due to black_box_pad_pin attribute.
WARNING - synthesis: Skipping pad insertion on PIN_11 due to black_box_pad_pin attribute.
WARNING - synthesis: Skipping pad insertion on PIN_12 due to black_box_pad_pin attribute.
WARNING - synthesis: verilog/coms.v(540): Register \c0/data_out_frame2[0]__i137 is stuck at Zero. VDB-5013
WARNING - synthesis: verilog/coms.v(540): Register \c0/data_out_frame2[0]__i9 is stuck at One. VDB-5014
Duplicate register/latch removal. \control/pwm_i31 is a one-to-one match with \control/pwm_i14.
Duplicate register/latch removal. \control/pwm_i29 is a one-to-one match with \control/pwm_i21.
Duplicate register/latch removal. \control/pwm_i31 is a one-to-one match with \control/pwm_i23.
Duplicate register/latch removal. \control/pwm_i30 is a one-to-one match with \control/pwm_i11.
Duplicate register/latch removal. \control/pwm_i29 is a one-to-one match with \control/pwm_i7.
Duplicate register/latch removal. \control/pwm_i28 is a one-to-one match with \control/pwm_i26.
Duplicate register/latch removal. \control/pwm_i27 is a one-to-one match with \control/pwm_i28.
Duplicate register/latch removal. \control/pwm_i25 is a one-to-one match with \control/pwm_i6.
Duplicate register/latch removal. \control/pwm_i24 is a one-to-one match with \control/pwm_i30.
Duplicate register/latch removal. \control/pwm_i22 is a one-to-one match with \control/pwm_i4.
Duplicate register/latch removal. \control/pwm_i19 is a one-to-one match with \control/pwm_i25.
Duplicate register/latch removal. \control/pwm_i18 is a one-to-one match with \control/pwm_i10.
Duplicate register/latch removal. \control/pwm_i17 is a one-to-one match with \control/pwm_i9.
Duplicate register/latch removal. \control/pwm_i16 is a one-to-one match with \control/pwm_i12.
Duplicate register/latch removal. \control/pwm_i13 is a one-to-one match with \control/pwm_i18.
Duplicate register/latch removal. \control/pwm_i31 is a one-to-one match with \control/pwm_i24.
Duplicate register/latch removal. \control/pwm_i29 is a one-to-one match with \control/pwm_i13.
Duplicate register/latch removal. \control/pwm_i27 is a one-to-one match with \control/pwm_i22.
Duplicate register/latch removal. \control/pwm_i20 is a one-to-one match with \control/pwm_i15.
Duplicate register/latch removal. \control/pwm_i19 is a one-to-one match with \control/pwm_i16.
Duplicate register/latch removal. \control/pwm_i17 is a one-to-one match with \control/pwm_i29.
Duplicate register/latch removal. \control/pwm_i31 is a one-to-one match with \control/pwm_i19.
Duplicate register/latch removal. \control/pwm_i27 is a one-to-one match with \control/pwm_i17.
Duplicate register/latch removal. \control/pwm_i20 is a one-to-one match with \control/pwm_i31.
Duplicate register/latch removal. \control/pwm_i27 is a one-to-one match with \control/pwm_i20.
Duplicate register/latch removal. \control/pwm_i8 is a one-to-one match with \control/pwm_i3.
Duplicate register/latch removal. \control/pwm_i8 is a one-to-one match with \control/pwm_i5.
Duplicate register/latch removal. \control/pwm_i1 is a one-to-one match with \control/pwm_i0.
Applying 1.000000 MHz constraint to all clocks

Writing scf file : template_Implmnt/template.scf

Results of NGD DRC are available in TinyFPGA_B_drc.log.

################### Begin Area Report (TinyFPGA_B)######################
Number of register bits => 447 of 7680 (5 % )
SB_CARRY => 199
SB_DFF => 273
SB_DFFE => 74
SB_DFFESR => 28
SB_DFFSR => 3
SB_DFFSS => 69
SB_GB_IO => 1
SB_IO => 16
SB_LUT4 => 1214
################### End Area Report ##################

################### Begin Clock Report ######################
Clock Nets
Number of Clocks: 1
  Net : CLK_c, loads : 447
Clock Enable Nets
Number of Clock Enables: 0
Top 0 highest fanout Clock Enables:
Highest fanout non-clock nets
Top 10 highest fanout non-clock nets:
  Net : c0/n13492, loads : 71
  Net : quad_counter0/n1856, loads : 63
  Net : c0/rx/n21545, loads : 62
  Net : control/pwm_27, loads : 56
  Net : c0/n11209, loads : 47
  Net : c0/UART_TRANSMITTER.state_1, loads : 43
  Net : control/PHASES_5__N_2224, loads : 43
  Net : c0/UART_TRANSMITTER.state_0, loads : 41
  Net : c0/FRAME_MATCHER.state_1, loads : 41
  Net : c0/byte_transmit_counter_0, loads : 40
################### End Clock Report ##################

Timing Report Summary
--------------
--------------------------------------------------------------------------------
Constraint                              |   Constraint|       Actual|Levels
--------------------------------------------------------------------------------
                                        |             |             |
create_clock -period 1000.000000 -name  |             |             |
clk0 [get_nets CLK_c]                   |    1.000 MHz|   17.222 MHz|    37  
                                        |             |             |
--------------------------------------------------------------------------------


All constraints were met.


Peak Memory Usage: 182.758  MB

--------------------------------------------------------------
Elapsed CPU time for LSE flow : 3.846  secs
--------------------------------------------------------------
Current Implementation template_Implmnt its sbt path: /home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 3 seconds


"/media/external/iCEcube2/sbt_backend/bin/linux/opt/edifparser" "/media/external/iCEcube2/sbt_backend/devices/ICE40P08.dev" "/home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/template.edf " "/home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/netlist" "-pCM81" "-y/home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/constraints/pins.pcf " "-s/home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/constraints/clk.sdc " -c --devicename iCE40LP8K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:01:35

Parsing edif file: /home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/template.edf...
Parsing constraint file: /home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/constraints/pins.pcf...
start to read sdc/scf file /home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/template.scf
sdc_reader OK /home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/template.scf
start to read sdc/scf file /home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/constraints/clk.sdc
sdc_reader OK /home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/constraints/clk.sdc
Warning: Property lattice_noprune(1) in the instance hall1_input(ICE_IO) is not valid, it is ignored.
Warning: Property lattice_noprune(1) in the instance hall2_input(ICE_IO) is not valid, it is ignored.
Warning: Property lattice_noprune(1) in the instance hall3_input(ICE_IO) is not valid, it is ignored.
Warning: Property lattice_noprune(1) in the instance rx_input(ICE_IO) is not valid, it is ignored.
Warning: Property lattice_noprune(1) in the instance tx2_output(ICE_IO) is not valid, it is ignored.
Warning: Property lattice_noprune(1) in the instance tx_output(ICE_IO) is not valid, it is ignored.
Stored edif netlist at /home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B...
Warning: The terminal connectivity tx_output:LATCHINPUTVALUE is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity tx_output:INPUTCLK is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity tx_output:OUTPUTCLK is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity tx2_output:LATCHINPUTVALUE is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity tx2_output:INPUTCLK is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity tx2_output:OUTPUTCLK is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity rx_input:LATCHINPUTVALUE is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity rx_input:INPUTCLK is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity rx_input:OUTPUTENABLE is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity rx_input:OUTPUTCLK is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity hall3_input:LATCHINPUTVALUE is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity hall3_input:INPUTCLK is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity hall3_input:OUTPUTENABLE is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity hall3_input:OUTPUTCLK is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity hall2_input:LATCHINPUTVALUE is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity hall2_input:INPUTCLK is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity hall2_input:OUTPUTENABLE is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity hall2_input:OUTPUTCLK is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity hall1_input:LATCHINPUTVALUE is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity hall1_input:INPUTCLK is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity hall1_input:OUTPUTENABLE is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity hall1_input:OUTPUTCLK is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity USBPU_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity PIN_8_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity PIN_7_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity PIN_3_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity PIN_2_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity PIN_24_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity PIN_23_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity PIN_22_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity PIN_1_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity LED_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity CLK_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 000001
Warning: The terminal control.pwm_i2:D is driven by non-default constant value VCC
Warning: The terminal c0.byte_transmit_counter__i6:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.byte_transmit_counter__i4:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.byte_transmit_counter__i5:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.byte_transmit_counter__i1:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.byte_transmit_counter__i3:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.byte_transmit_counter__i7:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.byte_transmit_counter__i2:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.tx2.r_Clock_Count__i8:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.tx2.r_Bit_Index_i2:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.tx2.r_Clock_Count__i5:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.tx2.r_Clock_Count__i2:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.tx2.r_Clock_Count__i7:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.tx2.r_Bit_Index_i1:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.tx2.r_Clock_Count__i3:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.tx2.r_Clock_Count__i1:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.tx2.r_Clock_Count__i4:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.tx2.r_Clock_Count__i6:E is driven by default driver : VCC, Disconnecting it.

write Timing Constraint to /home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: TinyFPGA_B

EDF Parser run-time: 0 (sec)
edif parser succeed.


"/media/external/iCEcube2/sbt_backend/bin/linux/opt/sbtplacer" --des-lib "/home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --outdir "/home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/placer" --device-file "/media/external/iCEcube2/sbt_backend/devices/ICE40P08.dev" --package CM81 --deviceMarketName iCE40LP8K --sdc-file "/home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/Temp/sbt_temp.sdc" --lib-file "/media/external/iCEcube2/sbt_backend/devices/ice40LP8K.lib" --effort_level std --out-sdc-file "/home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/placer/TinyFPGA_B_pl.sdc"
starting placerrunning placerExecuting : /media/external/iCEcube2/sbt_backend/bin/linux/opt/sbtplacer --des-lib /home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B --outdir /home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/placer --device-file /media/external/iCEcube2/sbt_backend/devices/ICE40P08.dev --package CM81 --deviceMarketName iCE40LP8K --sdc-file /home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/Temp/sbt_temp.sdc --lib-file /media/external/iCEcube2/sbt_backend/devices/ice40LP8K.lib --effort_level std --out-sdc-file /home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/placer/TinyFPGA_B_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:22:02

W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_13, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_14, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_15, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_16, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_17, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_18, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_19, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_20, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_21, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_9, as it is not connected to any PAD
I2004: Option and Settings Summary
=============================================================
Device file          - /media/external/iCEcube2/sbt_backend/devices/ICE40P08.dev
Package              - CM81
Design database      - /home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B
SDC file             - /home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/Temp/sbt_temp.sdc
Output directory     - /home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/placer
Timing library       - /media/external/iCEcube2/sbt_backend/devices/ice40LP8K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: /home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B/BFPGA_DESIGN_ep
I2065: Reading device file : /media/external/iCEcube2/sbt_backend/devices/ICE40P08.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	1214
    Number of DFFs      	:	447
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	199
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	16
    Number of GBIOs     	:	1
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0


Phase 1
I2077: Start design legalization
W2216: SB_GB_IO 'CLK_pad' is assigned to a non-GB pin 'B2'. Replacing it with SB_IO 'CLK_pad' and SB_GB 'CLK_pad_gb'

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	6
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	3
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	9
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.0 (sec)

Phase 3
Warning-1034: Found non-unate timing arc, from pin "PACKAGEPIN" to pin "DIN0" of instance "CLK_pad", in the clock network. Converting the timing arc to positive-unate
SDC-Info-1101: Duty cycle not specified for clock. Assuming 50 percent dutycycle.

Design Statistics after Packing
    Number of LUTs      	:	1224
    Number of DFFs      	:	442
    Number of DFFs packed to IO	:	5
    Number of Carrys    	:	199

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	380
        LUT, DFF and CARRY	:	62
    Combinational LogicCells
        Only LUT         	:	646
        CARRY Only       	:	1
        LUT with CARRY   	:	136
    LogicCells                  :	1225/7680
    PLBs                        :	205/960
    BRAMs                       :	0/32
    IOs and GBIOs               :	17/63
    PLLs                        :	0/1


I2088: Phase 3, elapsed time : 1.1 (sec)

Phase 4
I2088: Phase 4, elapsed time : 0.2 (sec)

Phase 5
I2088: Phase 5, elapsed time : 2.4 (sec)

Phase 6
I2088: Phase 6, elapsed time : 55.9 (sec)

Final Design Statistics
    Number of LUTs      	:	1224
    Number of DFFs      	:	442
    Number of DFFs packed to IO	:	5
    Number of Carrys    	:	199
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	17
    Number of GBIOs     	:	0
    Number of GBs       	:	1
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0

Device Utilization Summary
    LogicCells                  :	1225/7680
    PLBs                        :	243/960
    BRAMs                       :	0/32
    IOs and GBIOs               :	17/63
    PLLs                        :	0/1



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 2
Clock: CLK | Frequency: 51.27 MHz | Target: 16.00 MHz
Clock: TinyFPGA_B|CLK | Frequency: N/A | Target: 1.00 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 60.0 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"/media/external/iCEcube2/sbt_backend/bin/linux/opt/packer" "/media/external/iCEcube2/sbt_backend/devices/ICE40P08.dev" "/home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --package CM81 --outdir "/home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/packer" --DRC_only  --translator "/media/external/iCEcube2/sbt_backend/bin/sdc_translator.tcl" --src_sdc_file "/home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/placer/TinyFPGA_B_pl.sdc" --dst_sdc_file "/home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/packer/TinyFPGA_B_pk.sdc" --devicename iCE40LP8K
starting packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:02:57

Begin Packing...
running packerinitializing finish
Total HPWL cost is 4878
used logic cells: 1225
Design Rule Checking Succeeded

DRC Checker run-time: 0 (sec)
packer succeed.


"/media/external/iCEcube2/sbt_backend/bin/linux/opt/packer" "/media/external/iCEcube2/sbt_backend/devices/ICE40P08.dev" "/home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --package CM81 --outdir "/home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/packer" --translator "/media/external/iCEcube2/sbt_backend/bin/sdc_translator.tcl" --src_sdc_file "/home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/placer/TinyFPGA_B_pl.sdc" --dst_sdc_file "/home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/packer/TinyFPGA_B_pk.sdc" --devicename iCE40LP8K
starting packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:02:57

Begin Packing...
running packerinitializing finish
Total HPWL cost is 4878
used logic cells: 1225
Translating sdc file /home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/placer/TinyFPGA_B_pl.sdc...
Translated sdc file is /home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/packer/TinyFPGA_B_pk.sdc
Packer succeeded

Packer run-time: 1 (sec)
packer succeed.


"/media/external/iCEcube2/sbt_backend/bin/linux/opt/sbrouter" "/media/external/iCEcube2/sbt_backend/devices/ICE40P08.dev" "/home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" "/media/external/iCEcube2/sbt_backend/devices/ice40LP8K.lib" "/home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/packer/TinyFPGA_B_pk.sdc" --outdir "/home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/router" --sdf_file "/home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : /media/external/iCEcube2/sbt_backend/bin/linux/opt/sbrouter /media/external/iCEcube2/sbt_backend/devices/ICE40P08.dev /home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B /media/external/iCEcube2/sbt_backend/devices/ice40LP8K.lib /home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/packer/TinyFPGA_B_pk.sdc --outdir /home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/router --sdf_file /home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:09:33

I1203: Reading Design TinyFPGA_B
Read design time: 0
I1202: Reading Architecture of device iCE40LP8K
SDC-Info-1101: Duty cycle not specified for clock. Assuming 50 percent dutycycle.
Read device time: 9
I1209: Started routing
I1223: Total Nets : 1513 
I1212: Iteration  1 :   329 unrouted : 2 seconds
I1212: Iteration  2 :    38 unrouted : 1 seconds
I1212: Iteration  3 :    12 unrouted : 0 seconds
I1212: Iteration  4 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 4
I1206: Completed routing
I1204: Writing Design TinyFPGA_B
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 13 seconds
 total           340068K
router succeed.

"/media/external/iCEcube2/sbt_backend/bin/linux/opt/netlister" --verilog "/home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.v" --vhdl "/home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.vhd" --lib "/home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --view rt --device "/media/external/iCEcube2/sbt_backend/devices/ICE40P08.dev" --splitio  --in-sdc-file "/home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/packer/TinyFPGA_B_pk.sdc" --out-sdc-file "/home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/netlister/TinyFPGA_B_sbt.sdc"
starting netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:25:37

running netlistGenerating Verilog & VHDL netlist files ...
Writing /home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.v
Writing /home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.vhd
Netlister succeeded.

Netlister run-time: 6 (sec)
netlist succeed.


"/media/external/iCEcube2/sbt_backend/bin/linux/opt/sbtimer" --des-lib "/home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --lib-file "/media/external/iCEcube2/sbt_backend/devices/ice40LP8K.lib" --sdc-file "/home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/netlister/TinyFPGA_B_sbt.sdc" --sdf-file "/home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.sdf" --report-file "/home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/timer/TinyFPGA_B_timing.rpt" --device-file "/media/external/iCEcube2/sbt_backend/devices/ICE40P08.dev" --timing-summary
starting timerrunning timerExecuting : /media/external/iCEcube2/sbt_backend/bin/linux/opt/sbtimer --des-lib /home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B --lib-file /media/external/iCEcube2/sbt_backend/devices/ice40LP8K.lib --sdc-file /home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/netlister/TinyFPGA_B_sbt.sdc --sdf-file /home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.sdf --report-file /home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/timer/TinyFPGA_B_timing.rpt --device-file /media/external/iCEcube2/sbt_backend/devices/ICE40P08.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:08:07

Warning-1034: Found non-unate timing arc, from pin "PADIN" to pin "DIN0" of instance "CLK_pad_preio", in the clock network. Converting the timing arc to positive-unate
SDC-Info-1101: Duty cycle not specified for clock. Assuming 50 percent dutycycle.
Timer run-time: 6 seconds
timer succeed.
timer succeeded.


"/media/external/iCEcube2/sbt_backend/bin/linux/opt/bitmap" "/media/external/iCEcube2/sbt_backend/devices/ICE40P08.dev" --design "/home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --device_name iCE40LP8K --package CM81 --outdir "/home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:24:49

running bitmapBit Stream File Size: 1080760 (1M 31K 440 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 2 (sec)
bitmap succeed.
/media/external/iCEcube2/LSE/bin/lin64/synthesis -f "template_lse.prj"
starting Synthesisrunning SynthesisCopyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2015 Lattice Semiconductor Corporation,  All rights reserved.
Thu Sep 12 22:11:34 2019


Command Line:  /media/external/iCEcube2/LSE/bin/lin64/synthesis -f template_lse.prj 

INFO - synthesis: Lattice Synthesis Engine Launched.
Synthesis options:
The -a option is SBTiCE40.
The -t option is CM81.
The -d option is iCE40LP8K.
                                                          

##########################################################

### Lattice Family : SBTiCE40

### Device  : iCE40LP8K

### Package : CM81

### Number of Logic Cells: 7680

### Number of RAM4k Blocks: 32

### Number of DSP Blocks: 0

### Number of PLLs: 2

### Number of IO Pins: 178

##########################################################

                                                          

Optimization goal = Area
The -top option is not used.
Target frequency = 1.000000 MHz.
Maximum fanout = 10000.
Timing path count = 3
RWCheckOnRam = 0

BRAM utilization = 100.000000 %
DSP usage = true (default)
DSP utilization = 100 % (default)
fsm_encoding_style = auto
resolve_mixed_drivers = 0
fix_gated_clocks = 1

Mux style = auto (Default)
Use Carry Chain = true
carry_chain_length = 0
Loop Limit = 1950.
Use IO Insertion = TRUE
Use IO Reg = AUTO

Resource Sharing = TRUE
Propagate Constants = TRUE
Remove Duplicate Registers = TRUE
Output EDIF file name = template_Implmnt/template.edf.
WARNING - synthesis: Option -force_gsr will be set to false when option -output_edif/-ngo are set
ROM style = auto
RAM style = auto
The -comp option is FALSE.
The -syn option is FALSE.
-p /home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1 (searchpath added)
Verilog design file = verilog/TinyFPGA_B.v
Verilog design file = verilog/uart_rx.v
Verilog design file = verilog/uart_tx.v
Verilog design file = verilog/coms.v
Verilog design file = verilog/motorControl.v
Verilog design file = quad.v
-sdc option: SDC file input not used.
-vh2008

WARNING - synthesis: Setting TinyFPGA_B as the top-level module. To specify the top-level module explicitly, use the -top option.
Technology check ok...

Analyzing Verilog file /media/external/iCEcube2/LSE/userware/unix/SYNTHESIS_HEADERS/machxo2.v. VERI-1482
Analyzing Verilog file /media/external/iCEcube2/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v. VERI-1482
Compile design.
Compile Design Begin
Analyzing Verilog file verilog/TinyFPGA_B.v. VERI-1482
WARNING - synthesis: verilog/TinyFPGA_B.v(127): identifier PHASES is used before its declaration. VERI-1875
WARNING - synthesis: verilog/TinyFPGA_B.v(128): identifier PHASES is used before its declaration. VERI-1875
WARNING - synthesis: verilog/TinyFPGA_B.v(129): identifier PHASES is used before its declaration. VERI-1875
WARNING - synthesis: verilog/TinyFPGA_B.v(130): identifier PHASES is used before its declaration. VERI-1875
WARNING - synthesis: verilog/TinyFPGA_B.v(131): identifier PHASES is used before its declaration. VERI-1875
WARNING - synthesis: verilog/TinyFPGA_B.v(132): identifier PHASES is used before its declaration. VERI-1875
Analyzing Verilog file verilog/uart_rx.v. VERI-1482
Analyzing Verilog file verilog/uart_tx.v. VERI-1482
Analyzing Verilog file verilog/coms.v. VERI-1482
Analyzing Verilog file verilog/motorControl.v. VERI-1482
Analyzing Verilog file quad.v. VERI-1482
Analyzing Verilog file /media/external/iCEcube2/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v. VERI-1482
WARNING - synthesis: /media/external/iCEcube2/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(79): assignment to input EVERI-1214
WARNING - synthesis: /media/external/iCEcube2/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(88): assignment to input EVERI-1214
WARNING - synthesis: /media/external/iCEcube2/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(98): assignment to input EVERI-1214
WARNING - synthesis: /media/external/iCEcube2/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(108): assignment to input EVERI-1214
WARNING - synthesis: /media/external/iCEcube2/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(118): assignment to input EVERI-1214
WARNING - synthesis: /media/external/iCEcube2/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(170): assignment to input EVERI-1214
WARNING - synthesis: /media/external/iCEcube2/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(179): assignment to input EVERI-1214
WARNING - synthesis: /media/external/iCEcube2/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(189): assignment to input EVERI-1214
WARNING - synthesis: /media/external/iCEcube2/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(199): assignment to input EVERI-1214
WARNING - synthesis: /media/external/iCEcube2/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(209): assignment to input EVERI-1214
WARNING - synthesis: /media/external/iCEcube2/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(3725): empty port in module declaration. VERI-1294
Top module name (Verilog): TinyFPGA_B
INFO - synthesis: verilog/TinyFPGA_B.v(2): compiling module TinyFPGA_B. VERI-1018
INFO - synthesis: /media/external/iCEcube2/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(502): compiling module SB_IO(PIN_TYPE=6'b101001,PULLUP=1'b1). VERI-1018
INFO - synthesis: /media/external/iCEcube2/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(502): compiling module SB_IO(PIN_TYPE=6'b01,PULLUP=1'b1). VERI-1018
WARNING - synthesis: verilog/TinyFPGA_B.v(71): expression size 32 truncated to fit in target size 26. VERI-1209
INFO - synthesis: verilog/coms.v(1): compiling module coms. VERI-1018
INFO - synthesis: verilog/uart_tx.v(14): compiling module uart_tx. VERI-1018
WARNING - synthesis: verilog/uart_tx.v(70): expression size 32 truncated to fit in target size 9. VERI-1209
WARNING - synthesis: verilog/uart_tx.v(88): expression size 32 truncated to fit in target size 9. VERI-1209
WARNING - synthesis: verilog/uart_tx.v(98): expression size 32 truncated to fit in target size 3. VERI-1209
WARNING - synthesis: verilog/uart_tx.v(118): expression size 32 truncated to fit in target size 9. VERI-1209
WARNING - synthesis: verilog/coms.v(297): expression size 32 truncated to fit in target size 8. VERI-1209
WARNING - synthesis: verilog/coms.v(308): expression size 32 truncated to fit in target size 14. VERI-1209
WARNING - synthesis: verilog/coms.v(330): expression size 32 truncated to fit in target size 8. VERI-1209
WARNING - synthesis: verilog/coms.v(355): expression size 32 truncated to fit in target size 8. VERI-1209
INFO - synthesis: verilog/uart_rx.v(14): compiling module uart_rx. VERI-1018
WARNING - synthesis: verilog/uart_rx.v(80): expression size 32 truncated to fit in target size 8. VERI-1209
WARNING - synthesis: verilog/uart_rx.v(91): expression size 32 truncated to fit in target size 8. VERI-1209
WARNING - synthesis: verilog/uart_rx.v(102): expression size 32 truncated to fit in target size 3. VERI-1209
WARNING - synthesis: verilog/uart_rx.v(120): expression size 32 truncated to fit in target size 8. VERI-1209
WARNING - synthesis: verilog/coms.v(385): index 152 is out of range [151:0] for data_in_field. VERI-1216
WARNING - synthesis: verilog/coms.v(391): index 152 is out of range [151:0] for data_out_field2. VERI-1216
WARNING - synthesis: verilog/coms.v(482): expression size 32 truncated to fit in target size 8. VERI-1209
WARNING - synthesis: verilog/coms.v(21): net data_out[20][7] does not have a driver. VDB-1002
INFO - synthesis: verilog/motorControl.v(1): compiling module motorControl. VERI-1018
WARNING - synthesis: verilog/motorControl.v(82): expression size 32 truncated to fit in target size 10. VERI-1209
INFO - synthesis: quad.v(3): compiling module quad. VERI-1018
WARNING - synthesis: verilog/TinyFPGA_B.v(45): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/TinyFPGA_B.v(53): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/TinyFPGA_B.v(61): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/TinyFPGA_B.v(99): input port ID[7] is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/TinyFPGA_B.v(109): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/TinyFPGA_B.v(117): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/TinyFPGA_B.v(125): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/TinyFPGA_B.v(145): input port reset is not connected on this instance. VDB-1013
Last elaborated design is TinyFPGA_B()
Loading NGL library '/media/external/iCEcube2/LSE/xo2c00/data/xo2clib.ngl'...
Loading NGL library '/media/external/iCEcube2/LSE/or5g00/data/orc5glib.ngl'...
Top-level module name = TinyFPGA_B.
WARNING - synthesis: verilog/TinyFPGA_B.v(45): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/TinyFPGA_B.v(53): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/TinyFPGA_B.v(61): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/TinyFPGA_B.v(99): input port ID[7] is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/TinyFPGA_B.v(109): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/TinyFPGA_B.v(117): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/TinyFPGA_B.v(125): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/TinyFPGA_B.v(145): input port reset is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/coms.v(21): net data_out[20][7] does not have a driver. VDB-1002
######## Converting I/O port PIN_1 to output.
######## Converting I/O port PIN_2 to output.
######## Converting I/O port PIN_3 to output.
######## Converting I/O port PIN_7 to input.
######## Converting I/O port PIN_8 to input.
######## Converting I/O port PIN_9 to input.
######## Converting I/O port PIN_13 to input.
######## Converting I/O port PIN_14 to input.
######## Converting I/O port PIN_15 to input.
######## Converting I/O port PIN_16 to input.
######## Converting I/O port PIN_17 to input.
######## Converting I/O port PIN_18 to input.
######## Converting I/O port PIN_19 to input.
######## Converting I/O port PIN_20 to input.
######## Converting I/O port PIN_21 to input.
######## Converting I/O port PIN_22 to output.
######## Converting I/O port PIN_23 to output.
######## Converting I/O port PIN_24 to output.
WARNING - synthesis: verilog/coms.v(9): net \c0/ID[7] does not have a driver. VDB-1002
WARNING - synthesis: verilog/motorControl.v(3): net \control/reset does not have a driver. VDB-1002
######## Missing driver on net \c0/ID[7]. Patching with GND.
######## Missing driver on net \c0/ID[6]. Patching with GND.
######## Missing driver on net \c0/ID[5]. Patching with GND.
######## Missing driver on net \c0/ID[4]. Patching with GND.
######## Missing driver on net \c0/ID[3]. Patching with GND.
######## Missing driver on net \c0/ID[2]. Patching with GND.
######## Missing driver on net \c0/ID[1]. Patching with GND.
######## Missing driver on net \c0/ID[0]. Patching with GND.
######## Missing driver on net \c0/data_out[20][7]. Patching with GND.
######## Missing driver on net \c0/data_out[20][6]. Patching with GND.
######## Missing driver on net \c0/data_out[20][5]. Patching with GND.
######## Missing driver on net \c0/data_out[20][4]. Patching with GND.
######## Missing driver on net \c0/data_out[20][3]. Patching with GND.
######## Missing driver on net \c0/data_out[20][2]. Patching with GND.
######## Missing driver on net \c0/data_out[20][1]. Patching with GND.
######## Missing driver on net \c0/data_out[20][0]. Patching with GND.
######## Missing driver on net \c0/data_out[19][7]. Patching with GND.
######## Missing driver on net \c0/data_out[19][6]. Patching with GND.
######## Missing driver on net \c0/data_out[19][5]. Patching with GND.
######## Missing driver on net \c0/data_out[19][4]. Patching with GND.
######## Missing driver on net \c0/data_out[19][3]. Patching with GND.
######## Missing driver on net \c0/data_out[19][2]. Patching with GND.
######## Missing driver on net \c0/data_out[19][1]. Patching with GND.
######## Missing driver on net \c0/data_out[19][0]. Patching with GND.
######## Missing driver on net \c0/data_out[18][7]. Patching with GND.
######## Missing driver on net \c0/data_out[18][6]. Patching with GND.
######## Missing driver on net \c0/data_out[18][5]. Patching with GND.
######## Missing driver on net \c0/data_out[18][4]. Patching with GND.
######## Missing driver on net \c0/data_out[18][3]. Patching with GND.
######## Missing driver on net \c0/data_out[18][2]. Patching with GND.
######## Missing driver on net \c0/data_out[18][1]. Patching with GND.
######## Missing driver on net \c0/data_out[18][0]. Patching with GND.
######## Missing driver on net \c0/data_out[17][7]. Patching with GND.
######## Missing driver on net \c0/data_out[17][6]. Patching with GND.
######## Missing driver on net \c0/data_out[17][5]. Patching with GND.
######## Missing driver on net \c0/data_out[17][4]. Patching with GND.
######## Missing driver on net \c0/data_out[17][3]. Patching with GND.
######## Missing driver on net \c0/data_out[17][2]. Patching with GND.
######## Missing driver on net \c0/data_out[17][1]. Patching with GND.
######## Missing driver on net \c0/data_out[17][0]. Patching with GND.
######## Missing driver on net \c0/data_out[16][7]. Patching with GND.
######## Missing driver on net \c0/data_out[16][6]. Patching with GND.
######## Missing driver on net \c0/data_out[16][5]. Patching with GND.
######## Missing driver on net \c0/data_out[16][4]. Patching with GND.
######## Missing driver on net \c0/data_out[16][3]. Patching with GND.
######## Missing driver on net \c0/data_out[16][2]. Patching with GND.
######## Missing driver on net \c0/data_out[16][1]. Patching with GND.
######## Missing driver on net \c0/data_out[16][0]. Patching with GND.
######## Missing driver on net \c0/data_out[15][7]. Patching with GND.
######## Missing driver on net \c0/data_out[15][6]. Patching with GND.
######## Missing driver on net \c0/data_out[15][5]. Patching with GND.
######## Missing driver on net \c0/data_out[15][4]. Patching with GND.
######## Missing driver on net \c0/data_out[15][3]. Patching with GND.
######## Missing driver on net \c0/data_out[15][2]. Patching with GND.
######## Missing driver on net \c0/data_out[15][1]. Patching with GND.
######## Missing driver on net \c0/data_out[15][0]. Patching with GND.
######## Missing driver on net \c0/data_out[14][7]. Patching with GND.
######## Missing driver on net \c0/data_out[14][6]. Patching with GND.
######## Missing driver on net \c0/data_out[14][5]. Patching with GND.
######## Missing driver on net \c0/data_out[14][4]. Patching with GND.
######## Missing driver on net \c0/data_out[14][3]. Patching with GND.
######## Missing driver on net \c0/data_out[14][2]. Patching with GND.
######## Missing driver on net \c0/data_out[14][1]. Patching with GND.
######## Missing driver on net \c0/data_out[14][0]. Patching with GND.
######## Missing driver on net \c0/data_out[13][7]. Patching with GND.
######## Missing driver on net \c0/data_out[13][6]. Patching with GND.
######## Missing driver on net \c0/data_out[13][5]. Patching with GND.
######## Missing driver on net \c0/data_out[13][4]. Patching with GND.
######## Missing driver on net \c0/data_out[13][3]. Patching with GND.
######## Missing driver on net \c0/data_out[13][2]. Patching with GND.
######## Missing driver on net \c0/data_out[13][1]. Patching with GND.
######## Missing driver on net \c0/data_out[13][0]. Patching with GND.
######## Missing driver on net \c0/data_out[12][7]. Patching with GND.
######## Missing driver on net \c0/data_out[12][6]. Patching with GND.
######## Missing driver on net \c0/data_out[12][5]. Patching with GND.
######## Missing driver on net \c0/data_out[12][4]. Patching with GND.
######## Missing driver on net \c0/data_out[12][3]. Patching with GND.
######## Missing driver on net \c0/data_out[12][2]. Patching with GND.
######## Missing driver on net \c0/data_out[12][1]. Patching with GND.
######## Missing driver on net \c0/data_out[12][0]. Patching with GND.
######## Missing driver on net \c0/data_out[11][7]. Patching with GND.
######## Missing driver on net \c0/data_out[11][6]. Patching with GND.
######## Missing driver on net \c0/data_out[11][5]. Patching with GND.
######## Missing driver on net \c0/data_out[11][4]. Patching with GND.
######## Missing driver on net \c0/data_out[11][3]. Patching with GND.
######## Missing driver on net \c0/data_out[11][2]. Patching with GND.
######## Missing driver on net \c0/data_out[11][1]. Patching with GND.
######## Missing driver on net \c0/data_out[11][0]. Patching with GND.
######## Missing driver on net \control/reset. Patching with GND.
WARNING - synthesis: verilog/coms.v(367): Register \c0/data_out[8][7]_2185 is stuck at Zero. VDB-5013
WARNING - synthesis: verilog/coms.v(367): Register \c0/data_out[1][5]_2243 is stuck at One. VDB-5014



WARNING - synthesis: Bit 0 of Register \c0/UART_TRANSMITTER.state is stuck at Zero
WARNING - synthesis: Bit 1 of Register \c0/UART_TRANSMITTER.state is stuck at Zero
WARNING - synthesis: Bit 2 of Register \c0/UART_TRANSMITTER.state is stuck at Zero
WARNING - synthesis: Bit 3 of Register \c0/UART_TRANSMITTER.state is stuck at Zero
WARNING - synthesis: Bit 4 of Register \c0/UART_TRANSMITTER.state is stuck at Zero
WARNING - synthesis: Skipping pad insertion on PIN_4 due to black_box_pad_pin attribute.
WARNING - synthesis: Skipping pad insertion on PIN_5 due to black_box_pad_pin attribute.
WARNING - synthesis: Skipping pad insertion on PIN_6 due to black_box_pad_pin attribute.
WARNING - synthesis: Skipping pad insertion on PIN_10 due to black_box_pad_pin attribute.
WARNING - synthesis: Skipping pad insertion on PIN_11 due to black_box_pad_pin attribute.
WARNING - synthesis: Skipping pad insertion on PIN_12 due to black_box_pad_pin attribute.
WARNING - synthesis: verilog/coms.v(540): Register \c0/data_out_frame2[0]__i137 is stuck at Zero. VDB-5013
WARNING - synthesis: verilog/coms.v(540): Register \c0/data_out_frame2[0]__i9 is stuck at One. VDB-5014
Duplicate register/latch removal. \control/pwm_i31 is a one-to-one match with \control/pwm_i9.
Duplicate register/latch removal. \control/pwm_i29 is a one-to-one match with \control/pwm_i11.
Duplicate register/latch removal. \control/pwm_i27 is a one-to-one match with \control/pwm_i13.
Duplicate register/latch removal. \control/pwm_i25 is a one-to-one match with \control/pwm_i15.
Duplicate register/latch removal. \control/pwm_i23 is a one-to-one match with \control/pwm_i17.
Duplicate register/latch removal. \control/pwm_i21 is a one-to-one match with \control/pwm_i19.
Duplicate register/latch removal. \control/pwm_i31 is a one-to-one match with \control/pwm_i21.
Duplicate register/latch removal. \control/pwm_i29 is a one-to-one match with \control/pwm_i23.
Duplicate register/latch removal. \control/pwm_i27 is a one-to-one match with \control/pwm_i25.
Duplicate register/latch removal. \control/pwm_i31 is a one-to-one match with \control/pwm_i27.
Duplicate register/latch removal. \control/pwm_i29 is a one-to-one match with \control/pwm_i31.
Duplicate register/latch removal. \control/pwm_i30 is a one-to-one match with \control/pwm_i26.
Duplicate register/latch removal. \control/pwm_i28 is a one-to-one match with \control/pwm_i30.
Duplicate register/latch removal. \control/pwm_i24 is a one-to-one match with \control/pwm_i10.
Duplicate register/latch removal. \control/pwm_i22 is a one-to-one match with \control/pwm_i12.
Duplicate register/latch removal. \control/pwm_i20 is a one-to-one match with \control/pwm_i14.
Duplicate register/latch removal. \control/pwm_i18 is a one-to-one match with \control/pwm_i16.
Duplicate register/latch removal. \control/pwm_i28 is a one-to-one match with \control/pwm_i18.
Duplicate register/latch removal. \control/pwm_i24 is a one-to-one match with \control/pwm_i20.
Duplicate register/latch removal. \control/pwm_i22 is a one-to-one match with \control/pwm_i24.
Duplicate register/latch removal. \control/pwm_i28 is a one-to-one match with \control/pwm_i22.
Duplicate register/latch removal. \control/pwm_i1 is a one-to-one match with \control/pwm_i0.
Duplicate register/latch removal. \control/pwm_i29 is a one-to-one match with \control/pwm_i28.
Applying 1.000000 MHz constraint to all clocks

Writing scf file : template_Implmnt/template.scf

Results of NGD DRC are available in TinyFPGA_B_drc.log.

################### Begin Area Report (TinyFPGA_B)######################
Number of register bits => 452 of 7680 (5 % )
SB_CARRY => 230
SB_DFF => 291
SB_DFFE => 61
SB_DFFESR => 28
SB_DFFSR => 3
SB_DFFSS => 69
SB_GB_IO => 1
SB_IO => 16
SB_LUT4 => 1287
################### End Area Report ##################

################### Begin Clock Report ######################
Clock Nets
Number of Clocks: 1
  Net : CLK_c, loads : 452
Clock Enable Nets
Number of Clock Enables: 0
Top 0 highest fanout Clock Enables:
Highest fanout non-clock nets
Top 10 highest fanout non-clock nets:
  Net : quad_counter0/n1922, loads : 63
  Net : c0/rx/n17075, loads : 62
  Net : c0/n11418, loads : 47
  Net : control/pwm_29, loads : 46
  Net : c0/UART_TRANSMITTER.state_1, loads : 43
  Net : control/PHASES_5__N_2224, loads : 43
  Net : c0/UART_TRANSMITTER.state_0, loads : 42
  Net : c0/byte_transmit_counter_0, loads : 40
  Net : c0/n12995, loads : 38
  Net : c0/n63, loads : 37
################### End Clock Report ##################

Timing Report Summary
--------------
--------------------------------------------------------------------------------
Constraint                              |   Constraint|       Actual|Levels
--------------------------------------------------------------------------------
                                        |             |             |
create_clock -period 1000.000000 -name  |             |             |
clk0 [get_nets CLK_c]                   |    1.000 MHz|   16.808 MHz|    38  
                                        |             |             |
--------------------------------------------------------------------------------


All constraints were met.


Peak Memory Usage: 185.180  MB

--------------------------------------------------------------
Elapsed CPU time for LSE flow : 4.336  secs
--------------------------------------------------------------
Current Implementation template_Implmnt its sbt path: /home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 4 seconds


"/media/external/iCEcube2/sbt_backend/bin/linux/opt/edifparser" "/media/external/iCEcube2/sbt_backend/devices/ICE40P08.dev" "/home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/template.edf " "/home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/netlist" "-pCM81" "-y/home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/constraints/pins.pcf " "-s/home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/constraints/clk.sdc " -c --devicename iCE40LP8K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:01:35

Parsing edif file: /home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/template.edf...
Parsing constraint file: /home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/constraints/pins.pcf...
start to read sdc/scf file /home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/template.scf
sdc_reader OK /home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/template.scf
start to read sdc/scf file /home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/constraints/clk.sdc
sdc_reader OK /home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/constraints/clk.sdc
Warning: Property lattice_noprune(1) in the instance hall1_input(ICE_IO) is not valid, it is ignored.
Warning: Property lattice_noprune(1) in the instance hall2_input(ICE_IO) is not valid, it is ignored.
Warning: Property lattice_noprune(1) in the instance hall3_input(ICE_IO) is not valid, it is ignored.
Warning: Property lattice_noprune(1) in the instance rx_input(ICE_IO) is not valid, it is ignored.
Warning: Property lattice_noprune(1) in the instance tx2_output(ICE_IO) is not valid, it is ignored.
Warning: Property lattice_noprune(1) in the instance tx_output(ICE_IO) is not valid, it is ignored.
Stored edif netlist at /home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B...
Warning: The terminal connectivity tx_output:LATCHINPUTVALUE is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity tx_output:INPUTCLK is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity tx_output:OUTPUTCLK is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity tx2_output:LATCHINPUTVALUE is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity tx2_output:INPUTCLK is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity tx2_output:OUTPUTCLK is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity rx_input:LATCHINPUTVALUE is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity rx_input:INPUTCLK is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity rx_input:OUTPUTENABLE is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity rx_input:OUTPUTCLK is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity hall3_input:LATCHINPUTVALUE is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity hall3_input:INPUTCLK is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity hall3_input:OUTPUTENABLE is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity hall3_input:OUTPUTCLK is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity hall2_input:LATCHINPUTVALUE is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity hall2_input:INPUTCLK is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity hall2_input:OUTPUTENABLE is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity hall2_input:OUTPUTCLK is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity hall1_input:LATCHINPUTVALUE is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity hall1_input:INPUTCLK is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity hall1_input:OUTPUTENABLE is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity hall1_input:OUTPUTCLK is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity USBPU_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity PIN_8_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity PIN_7_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity PIN_3_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity PIN_2_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity PIN_24_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity PIN_23_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity PIN_22_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity PIN_1_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity LED_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity CLK_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 000001
Warning: The terminal c0.byte_transmit_counter__i0:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.tx2.r_Clock_Count__i8:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.tx2.r_Clock_Count__i6:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.tx2.r_Clock_Count__i7:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal control.pwm_i2:D is driven by non-default constant value VCC

write Timing Constraint to /home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: TinyFPGA_B

EDF Parser run-time: 1 (sec)
edif parser succeed.


"/media/external/iCEcube2/sbt_backend/bin/linux/opt/sbtplacer" --des-lib "/home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --outdir "/home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/placer" --device-file "/media/external/iCEcube2/sbt_backend/devices/ICE40P08.dev" --package CM81 --deviceMarketName iCE40LP8K --sdc-file "/home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/Temp/sbt_temp.sdc" --lib-file "/media/external/iCEcube2/sbt_backend/devices/ice40LP8K.lib" --effort_level std --out-sdc-file "/home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/placer/TinyFPGA_B_pl.sdc"
starting placerrunning placerExecuting : /media/external/iCEcube2/sbt_backend/bin/linux/opt/sbtplacer --des-lib /home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B --outdir /home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/placer --device-file /media/external/iCEcube2/sbt_backend/devices/ICE40P08.dev --package CM81 --deviceMarketName iCE40LP8K --sdc-file /home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/Temp/sbt_temp.sdc --lib-file /media/external/iCEcube2/sbt_backend/devices/ice40LP8K.lib --effort_level std --out-sdc-file /home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/placer/TinyFPGA_B_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:22:02

W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_13, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_14, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_15, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_16, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_17, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_18, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_19, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_20, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_21, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_9, as it is not connected to any PAD
I2004: Option and Settings Summary
=============================================================
Device file          - /media/external/iCEcube2/sbt_backend/devices/ICE40P08.dev
Package              - CM81
Design database      - /home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B
SDC file             - /home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/Temp/sbt_temp.sdc
Output directory     - /home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/placer
Timing library       - /media/external/iCEcube2/sbt_backend/devices/ice40LP8K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: /home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B/BFPGA_DESIGN_ep
I2065: Reading device file : /media/external/iCEcube2/sbt_backend/devices/ICE40P08.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	1287
    Number of DFFs      	:	452
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	230
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	16
    Number of GBIOs     	:	1
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0


Phase 1
I2077: Start design legalization
W2216: SB_GB_IO 'CLK_pad' is assigned to a non-GB pin 'B2'. Replacing it with SB_IO 'CLK_pad' and SB_GB 'CLK_pad_gb'

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	6
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	4
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	10
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.0 (sec)

Phase 3
Warning-1034: Found non-unate timing arc, from pin "PACKAGEPIN" to pin "DIN0" of instance "CLK_pad", in the clock network. Converting the timing arc to positive-unate
SDC-Info-1101: Duty cycle not specified for clock. Assuming 50 percent dutycycle.

Design Statistics after Packing
    Number of LUTs      	:	1298
    Number of DFFs      	:	447
    Number of DFFs packed to IO	:	5
    Number of Carrys    	:	230

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	385
        LUT, DFF and CARRY	:	62
    Combinational LogicCells
        Only LUT         	:	684
        CARRY Only       	:	1
        LUT with CARRY   	:	167
    LogicCells                  :	1299/7680
    PLBs                        :	212/960
    BRAMs                       :	0/32
    IOs and GBIOs               :	17/63
    PLLs                        :	0/1


I2088: Phase 3, elapsed time : 1.2 (sec)

Phase 4
I2088: Phase 4, elapsed time : 0.2 (sec)

Phase 5
I2088: Phase 5, elapsed time : 2.3 (sec)

Phase 6
I2088: Phase 6, elapsed time : 54.6 (sec)

Final Design Statistics
    Number of LUTs      	:	1298
    Number of DFFs      	:	447
    Number of DFFs packed to IO	:	5
    Number of Carrys    	:	230
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	17
    Number of GBIOs     	:	0
    Number of GBs       	:	1
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0

Device Utilization Summary
    LogicCells                  :	1299/7680
    PLBs                        :	248/960
    BRAMs                       :	0/32
    IOs and GBIOs               :	17/63
    PLLs                        :	0/1



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 2
Clock: CLK | Frequency: 49.04 MHz | Target: 16.00 MHz
Clock: TinyFPGA_B|CLK | Frequency: N/A | Target: 1.00 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 58.7 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"/media/external/iCEcube2/sbt_backend/bin/linux/opt/packer" "/media/external/iCEcube2/sbt_backend/devices/ICE40P08.dev" "/home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --package CM81 --outdir "/home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/packer" --DRC_only  --translator "/media/external/iCEcube2/sbt_backend/bin/sdc_translator.tcl" --src_sdc_file "/home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/placer/TinyFPGA_B_pl.sdc" --dst_sdc_file "/home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/packer/TinyFPGA_B_pk.sdc" --devicename iCE40LP8K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:02:57

Begin Packing...
initializing finish
Total HPWL cost is 5055
used logic cells: 1299
Design Rule Checking Succeeded

DRC Checker run-time: 1 (sec)
packer succeed.


"/media/external/iCEcube2/sbt_backend/bin/linux/opt/packer" "/media/external/iCEcube2/sbt_backend/devices/ICE40P08.dev" "/home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --package CM81 --outdir "/home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/packer" --translator "/media/external/iCEcube2/sbt_backend/bin/sdc_translator.tcl" --src_sdc_file "/home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/placer/TinyFPGA_B_pl.sdc" --dst_sdc_file "/home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/packer/TinyFPGA_B_pk.sdc" --devicename iCE40LP8K
starting packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:02:57

Begin Packing...
running packerinitializing finish
Total HPWL cost is 5055
used logic cells: 1299
Translating sdc file /home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/placer/TinyFPGA_B_pl.sdc...
Translated sdc file is /home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/packer/TinyFPGA_B_pk.sdc
Packer succeeded

Packer run-time: 1 (sec)
packer succeed.


"/media/external/iCEcube2/sbt_backend/bin/linux/opt/sbrouter" "/media/external/iCEcube2/sbt_backend/devices/ICE40P08.dev" "/home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" "/media/external/iCEcube2/sbt_backend/devices/ice40LP8K.lib" "/home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/packer/TinyFPGA_B_pk.sdc" --outdir "/home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/router" --sdf_file "/home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : /media/external/iCEcube2/sbt_backend/bin/linux/opt/sbrouter /media/external/iCEcube2/sbt_backend/devices/ICE40P08.dev /home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B /media/external/iCEcube2/sbt_backend/devices/ice40LP8K.lib /home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/packer/TinyFPGA_B_pk.sdc --outdir /home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/router --sdf_file /home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:09:33

I1203: Reading Design TinyFPGA_B
Read design time: 0
I1202: Reading Architecture of device iCE40LP8K
SDC-Info-1101: Duty cycle not specified for clock. Assuming 50 percent dutycycle.
Read device time: 9
I1209: Started routing
I1223: Total Nets : 1627 
I1212: Iteration  1 :   305 unrouted : 3 seconds
I1212: Iteration  2 :    27 unrouted : 0 seconds
I1212: Iteration  3 :     2 unrouted : 1 seconds
I1212: Iteration  4 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 4
I1206: Completed routing
I1204: Writing Design TinyFPGA_B
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 13 seconds
 total           340856K
router succeed.

"/media/external/iCEcube2/sbt_backend/bin/linux/opt/netlister" --verilog "/home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.v" --vhdl "/home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.vhd" --lib "/home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --view rt --device "/media/external/iCEcube2/sbt_backend/devices/ICE40P08.dev" --splitio  --in-sdc-file "/home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/packer/TinyFPGA_B_pk.sdc" --out-sdc-file "/home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/netlister/TinyFPGA_B_sbt.sdc"
starting netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:25:37

running netlistGenerating Verilog & VHDL netlist files ...
Writing /home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.v
Writing /home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.vhd
Netlister succeeded.

Netlister run-time: 6 (sec)
netlist succeed.


"/media/external/iCEcube2/sbt_backend/bin/linux/opt/sbtimer" --des-lib "/home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --lib-file "/media/external/iCEcube2/sbt_backend/devices/ice40LP8K.lib" --sdc-file "/home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/netlister/TinyFPGA_B_sbt.sdc" --sdf-file "/home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.sdf" --report-file "/home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/timer/TinyFPGA_B_timing.rpt" --device-file "/media/external/iCEcube2/sbt_backend/devices/ICE40P08.dev" --timing-summary
starting timerExecuting : /media/external/iCEcube2/sbt_backend/bin/linux/opt/sbtimer --des-lib /home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B --lib-file /media/external/iCEcube2/sbt_backend/devices/ice40LP8K.lib --sdc-file /home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/netlister/TinyFPGA_B_sbt.sdc --sdf-file /home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.sdf --report-file /home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/timer/TinyFPGA_B_timing.rpt --device-file /media/external/iCEcube2/sbt_backend/devices/ICE40P08.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:08:07

running timerWarning-1034: Found non-unate timing arc, from pin "PADIN" to pin "DIN0" of instance "CLK_pad_preio", in the clock network. Converting the timing arc to positive-unate
SDC-Info-1101: Duty cycle not specified for clock. Assuming 50 percent dutycycle.
Timer run-time: 6 seconds
timer succeed.
timer succeeded.


"/media/external/iCEcube2/sbt_backend/bin/linux/opt/bitmap" "/media/external/iCEcube2/sbt_backend/devices/ICE40P08.dev" --design "/home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --device_name iCE40LP8K --package CM81 --outdir "/home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:24:49

running bitmapBit Stream File Size: 1080760 (1M 31K 440 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 2 (sec)
bitmap succeed.
/media/external/iCEcube2/LSE/bin/lin64/synthesis -f "template_lse.prj"
starting Synthesisrunning SynthesisCopyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2015 Lattice Semiconductor Corporation,  All rights reserved.
Thu Sep 12 22:13:10 2019


Command Line:  /media/external/iCEcube2/LSE/bin/lin64/synthesis -f template_lse.prj 

INFO - synthesis: Lattice Synthesis Engine Launched.
Synthesis options:
The -a option is SBTiCE40.
The -t option is CM81.
The -d option is iCE40LP8K.
                                                          

##########################################################

### Lattice Family : SBTiCE40

### Device  : iCE40LP8K

### Package : CM81

### Number of Logic Cells: 7680

### Number of RAM4k Blocks: 32

### Number of DSP Blocks: 0

### Number of PLLs: 2

### Number of IO Pins: 178

##########################################################

                                                          

Optimization goal = Area
The -top option is not used.
Target frequency = 1.000000 MHz.
Maximum fanout = 10000.
Timing path count = 3
RWCheckOnRam = 0

BRAM utilization = 100.000000 %
DSP usage = true (default)
DSP utilization = 100 % (default)
fsm_encoding_style = auto
resolve_mixed_drivers = 0
fix_gated_clocks = 1

Mux style = auto (Default)
Use Carry Chain = true
carry_chain_length = 0
Loop Limit = 1950.
Use IO Insertion = TRUE
Use IO Reg = AUTO

Resource Sharing = TRUE
Propagate Constants = TRUE
Remove Duplicate Registers = TRUE
Output EDIF file name = template_Implmnt/template.edf.
WARNING - synthesis: Option -force_gsr will be set to false when option -output_edif/-ngo are set
ROM style = auto
RAM style = auto
The -comp option is FALSE.
The -syn option is FALSE.
-p /home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1 (searchpath added)
Verilog design file = verilog/TinyFPGA_B.v
Verilog design file = verilog/uart_rx.v
Verilog design file = verilog/uart_tx.v
Verilog design file = verilog/coms.v
Verilog design file = verilog/motorControl.v
Verilog design file = quad.v
-sdc option: SDC file input not used.
-vh2008

WARNING - synthesis: Setting TinyFPGA_B as the top-level module. To specify the top-level module explicitly, use the -top option.
Technology check ok...

Analyzing Verilog file /media/external/iCEcube2/LSE/userware/unix/SYNTHESIS_HEADERS/machxo2.v. VERI-1482
Analyzing Verilog file /media/external/iCEcube2/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v. VERI-1482
Compile design.
Compile Design Begin
Analyzing Verilog file verilog/TinyFPGA_B.v. VERI-1482
WARNING - synthesis: verilog/TinyFPGA_B.v(127): identifier PHASES is used before its declaration. VERI-1875
WARNING - synthesis: verilog/TinyFPGA_B.v(128): identifier PHASES is used before its declaration. VERI-1875
WARNING - synthesis: verilog/TinyFPGA_B.v(129): identifier PHASES is used before its declaration. VERI-1875
WARNING - synthesis: verilog/TinyFPGA_B.v(130): identifier PHASES is used before its declaration. VERI-1875
WARNING - synthesis: verilog/TinyFPGA_B.v(131): identifier PHASES is used before its declaration. VERI-1875
WARNING - synthesis: verilog/TinyFPGA_B.v(132): identifier PHASES is used before its declaration. VERI-1875
Analyzing Verilog file verilog/uart_rx.v. VERI-1482
Analyzing Verilog file verilog/uart_tx.v. VERI-1482
Analyzing Verilog file verilog/coms.v. VERI-1482
Analyzing Verilog file verilog/motorControl.v. VERI-1482
Analyzing Verilog file quad.v. VERI-1482
Analyzing Verilog file /media/external/iCEcube2/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v. VERI-1482
WARNING - synthesis: /media/external/iCEcube2/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(79): assignment to input EVERI-1214
WARNING - synthesis: /media/external/iCEcube2/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(88): assignment to input EVERI-1214
WARNING - synthesis: /media/external/iCEcube2/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(98): assignment to input EVERI-1214
WARNING - synthesis: /media/external/iCEcube2/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(108): assignment to input EVERI-1214
WARNING - synthesis: /media/external/iCEcube2/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(118): assignment to input EVERI-1214
WARNING - synthesis: /media/external/iCEcube2/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(170): assignment to input EVERI-1214
WARNING - synthesis: /media/external/iCEcube2/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(179): assignment to input EVERI-1214
WARNING - synthesis: /media/external/iCEcube2/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(189): assignment to input EVERI-1214
WARNING - synthesis: /media/external/iCEcube2/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(199): assignment to input EVERI-1214
WARNING - synthesis: /media/external/iCEcube2/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(209): assignment to input EVERI-1214
WARNING - synthesis: /media/external/iCEcube2/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(3725): empty port in module declaration. VERI-1294
Top module name (Verilog): TinyFPGA_B
INFO - synthesis: verilog/TinyFPGA_B.v(2): compiling module TinyFPGA_B. VERI-1018
INFO - synthesis: /media/external/iCEcube2/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(502): compiling module SB_IO(PIN_TYPE=6'b101001,PULLUP=1'b1). VERI-1018
INFO - synthesis: /media/external/iCEcube2/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(502): compiling module SB_IO(PIN_TYPE=6'b01,PULLUP=1'b1). VERI-1018
WARNING - synthesis: verilog/TinyFPGA_B.v(71): expression size 32 truncated to fit in target size 26. VERI-1209
INFO - synthesis: verilog/coms.v(1): compiling module coms. VERI-1018
INFO - synthesis: verilog/uart_tx.v(14): compiling module uart_tx. VERI-1018
WARNING - synthesis: verilog/uart_tx.v(70): expression size 32 truncated to fit in target size 9. VERI-1209
WARNING - synthesis: verilog/uart_tx.v(88): expression size 32 truncated to fit in target size 9. VERI-1209
WARNING - synthesis: verilog/uart_tx.v(98): expression size 32 truncated to fit in target size 3. VERI-1209
WARNING - synthesis: verilog/uart_tx.v(118): expression size 32 truncated to fit in target size 9. VERI-1209
WARNING - synthesis: verilog/coms.v(297): expression size 32 truncated to fit in target size 8. VERI-1209
WARNING - synthesis: verilog/coms.v(308): expression size 32 truncated to fit in target size 14. VERI-1209
WARNING - synthesis: verilog/coms.v(330): expression size 32 truncated to fit in target size 8. VERI-1209
WARNING - synthesis: verilog/coms.v(355): expression size 32 truncated to fit in target size 8. VERI-1209
INFO - synthesis: verilog/uart_rx.v(14): compiling module uart_rx. VERI-1018
WARNING - synthesis: verilog/uart_rx.v(80): expression size 32 truncated to fit in target size 8. VERI-1209
WARNING - synthesis: verilog/uart_rx.v(91): expression size 32 truncated to fit in target size 8. VERI-1209
WARNING - synthesis: verilog/uart_rx.v(102): expression size 32 truncated to fit in target size 3. VERI-1209
WARNING - synthesis: verilog/uart_rx.v(120): expression size 32 truncated to fit in target size 8. VERI-1209
WARNING - synthesis: verilog/coms.v(385): index 152 is out of range [151:0] for data_in_field. VERI-1216
WARNING - synthesis: verilog/coms.v(391): index 152 is out of range [151:0] for data_out_field2. VERI-1216
WARNING - synthesis: verilog/coms.v(482): expression size 32 truncated to fit in target size 8. VERI-1209
WARNING - synthesis: verilog/coms.v(21): net data_out[20][7] does not have a driver. VDB-1002
INFO - synthesis: verilog/motorControl.v(1): compiling module motorControl. VERI-1018
WARNING - synthesis: verilog/motorControl.v(82): expression size 32 truncated to fit in target size 10. VERI-1209
INFO - synthesis: quad.v(3): compiling module quad. VERI-1018
WARNING - synthesis: verilog/TinyFPGA_B.v(45): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/TinyFPGA_B.v(53): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/TinyFPGA_B.v(61): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/TinyFPGA_B.v(99): input port ID[7] is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/TinyFPGA_B.v(109): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/TinyFPGA_B.v(117): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/TinyFPGA_B.v(125): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
Last elaborated design is TinyFPGA_B()
Loading NGL library '/media/external/iCEcube2/LSE/xo2c00/data/xo2clib.ngl'...
Loading NGL library '/media/external/iCEcube2/LSE/or5g00/data/orc5glib.ngl'...
Top-level module name = TinyFPGA_B.
WARNING - synthesis: verilog/TinyFPGA_B.v(45): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/TinyFPGA_B.v(53): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/TinyFPGA_B.v(61): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/TinyFPGA_B.v(99): input port ID[7] is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/TinyFPGA_B.v(109): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/TinyFPGA_B.v(117): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/TinyFPGA_B.v(125): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/coms.v(21): net data_out[20][7] does not have a driver. VDB-1002
######## Converting I/O port PIN_1 to output.
######## Converting I/O port PIN_2 to output.
######## Converting I/O port PIN_3 to output.
######## Converting I/O port PIN_7 to input.
######## Converting I/O port PIN_8 to input.
######## Converting I/O port PIN_9 to input.
######## Converting I/O port PIN_13 to input.
######## Converting I/O port PIN_14 to input.
######## Converting I/O port PIN_15 to input.
######## Converting I/O port PIN_16 to input.
######## Converting I/O port PIN_17 to input.
######## Converting I/O port PIN_18 to input.
######## Converting I/O port PIN_19 to input.
######## Converting I/O port PIN_20 to input.
######## Converting I/O port PIN_21 to input.
######## Converting I/O port PIN_22 to output.
######## Converting I/O port PIN_23 to output.
######## Converting I/O port PIN_24 to output.
WARNING - synthesis: verilog/coms.v(9): net \c0/ID[7] does not have a driver. VDB-1002
######## Missing driver on net \c0/ID[7]. Patching with GND.
######## Missing driver on net \c0/ID[6]. Patching with GND.
######## Missing driver on net \c0/ID[5]. Patching with GND.
######## Missing driver on net \c0/ID[4]. Patching with GND.
######## Missing driver on net \c0/ID[3]. Patching with GND.
######## Missing driver on net \c0/ID[2]. Patching with GND.
######## Missing driver on net \c0/ID[1]. Patching with GND.
######## Missing driver on net \c0/ID[0]. Patching with GND.
######## Missing driver on net \c0/data_out[20][7]. Patching with GND.
######## Missing driver on net \c0/data_out[20][6]. Patching with GND.
######## Missing driver on net \c0/data_out[20][5]. Patching with GND.
######## Missing driver on net \c0/data_out[20][4]. Patching with GND.
######## Missing driver on net \c0/data_out[20][3]. Patching with GND.
######## Missing driver on net \c0/data_out[20][2]. Patching with GND.
######## Missing driver on net \c0/data_out[20][1]. Patching with GND.
######## Missing driver on net \c0/data_out[20][0]. Patching with GND.
######## Missing driver on net \c0/data_out[19][7]. Patching with GND.
######## Missing driver on net \c0/data_out[19][6]. Patching with GND.
######## Missing driver on net \c0/data_out[19][5]. Patching with GND.
######## Missing driver on net \c0/data_out[19][4]. Patching with GND.
######## Missing driver on net \c0/data_out[19][3]. Patching with GND.
######## Missing driver on net \c0/data_out[19][2]. Patching with GND.
######## Missing driver on net \c0/data_out[19][1]. Patching with GND.
######## Missing driver on net \c0/data_out[19][0]. Patching with GND.
######## Missing driver on net \c0/data_out[18][7]. Patching with GND.
######## Missing driver on net \c0/data_out[18][6]. Patching with GND.
######## Missing driver on net \c0/data_out[18][5]. Patching with GND.
######## Missing driver on net \c0/data_out[18][4]. Patching with GND.
######## Missing driver on net \c0/data_out[18][3]. Patching with GND.
######## Missing driver on net \c0/data_out[18][2]. Patching with GND.
######## Missing driver on net \c0/data_out[18][1]. Patching with GND.
######## Missing driver on net \c0/data_out[18][0]. Patching with GND.
######## Missing driver on net \c0/data_out[17][7]. Patching with GND.
######## Missing driver on net \c0/data_out[17][6]. Patching with GND.
######## Missing driver on net \c0/data_out[17][5]. Patching with GND.
######## Missing driver on net \c0/data_out[17][4]. Patching with GND.
######## Missing driver on net \c0/data_out[17][3]. Patching with GND.
######## Missing driver on net \c0/data_out[17][2]. Patching with GND.
######## Missing driver on net \c0/data_out[17][1]. Patching with GND.
######## Missing driver on net \c0/data_out[17][0]. Patching with GND.
######## Missing driver on net \c0/data_out[16][7]. Patching with GND.
######## Missing driver on net \c0/data_out[16][6]. Patching with GND.
######## Missing driver on net \c0/data_out[16][5]. Patching with GND.
######## Missing driver on net \c0/data_out[16][4]. Patching with GND.
######## Missing driver on net \c0/data_out[16][3]. Patching with GND.
######## Missing driver on net \c0/data_out[16][2]. Patching with GND.
######## Missing driver on net \c0/data_out[16][1]. Patching with GND.
######## Missing driver on net \c0/data_out[16][0]. Patching with GND.
######## Missing driver on net \c0/data_out[15][7]. Patching with GND.
######## Missing driver on net \c0/data_out[15][6]. Patching with GND.
######## Missing driver on net \c0/data_out[15][5]. Patching with GND.
######## Missing driver on net \c0/data_out[15][4]. Patching with GND.
######## Missing driver on net \c0/data_out[15][3]. Patching with GND.
######## Missing driver on net \c0/data_out[15][2]. Patching with GND.
######## Missing driver on net \c0/data_out[15][1]. Patching with GND.
######## Missing driver on net \c0/data_out[15][0]. Patching with GND.
######## Missing driver on net \c0/data_out[14][7]. Patching with GND.
######## Missing driver on net \c0/data_out[14][6]. Patching with GND.
######## Missing driver on net \c0/data_out[14][5]. Patching with GND.
######## Missing driver on net \c0/data_out[14][4]. Patching with GND.
######## Missing driver on net \c0/data_out[14][3]. Patching with GND.
######## Missing driver on net \c0/data_out[14][2]. Patching with GND.
######## Missing driver on net \c0/data_out[14][1]. Patching with GND.
######## Missing driver on net \c0/data_out[14][0]. Patching with GND.
######## Missing driver on net \c0/data_out[13][7]. Patching with GND.
######## Missing driver on net \c0/data_out[13][6]. Patching with GND.
######## Missing driver on net \c0/data_out[13][5]. Patching with GND.
######## Missing driver on net \c0/data_out[13][4]. Patching with GND.
######## Missing driver on net \c0/data_out[13][3]. Patching with GND.
######## Missing driver on net \c0/data_out[13][2]. Patching with GND.
######## Missing driver on net \c0/data_out[13][1]. Patching with GND.
######## Missing driver on net \c0/data_out[13][0]. Patching with GND.
######## Missing driver on net \c0/data_out[12][7]. Patching with GND.
######## Missing driver on net \c0/data_out[12][6]. Patching with GND.
######## Missing driver on net \c0/data_out[12][5]. Patching with GND.
######## Missing driver on net \c0/data_out[12][4]. Patching with GND.
######## Missing driver on net \c0/data_out[12][3]. Patching with GND.
######## Missing driver on net \c0/data_out[12][2]. Patching with GND.
######## Missing driver on net \c0/data_out[12][1]. Patching with GND.
######## Missing driver on net \c0/data_out[12][0]. Patching with GND.
######## Missing driver on net \c0/data_out[11][7]. Patching with GND.
######## Missing driver on net \c0/data_out[11][6]. Patching with GND.
######## Missing driver on net \c0/data_out[11][5]. Patching with GND.
######## Missing driver on net \c0/data_out[11][4]. Patching with GND.
######## Missing driver on net \c0/data_out[11][3]. Patching with GND.
######## Missing driver on net \c0/data_out[11][2]. Patching with GND.
######## Missing driver on net \c0/data_out[11][1]. Patching with GND.
######## Missing driver on net \c0/data_out[11][0]. Patching with GND.
WARNING - synthesis: verilog/coms.v(367): Register \c0/data_out[8][7]_2185 is stuck at Zero. VDB-5013
WARNING - synthesis: verilog/coms.v(367): Register \c0/data_out[1][5]_2243 is stuck at One. VDB-5014



WARNING - synthesis: Bit 0 of Register \c0/UART_TRANSMITTER.state is stuck at Zero
WARNING - synthesis: Bit 1 of Register \c0/UART_TRANSMITTER.state is stuck at Zero
WARNING - synthesis: Bit 2 of Register \c0/UART_TRANSMITTER.state is stuck at Zero
WARNING - synthesis: Bit 3 of Register \c0/UART_TRANSMITTER.state is stuck at Zero
WARNING - synthesis: Bit 4 of Register \c0/UART_TRANSMITTER.state is stuck at Zero
WARNING - synthesis: Skipping pad insertion on PIN_4 due to black_box_pad_pin attribute.
WARNING - synthesis: Skipping pad insertion on PIN_5 due to black_box_pad_pin attribute.
WARNING - synthesis: Skipping pad insertion on PIN_6 due to black_box_pad_pin attribute.
WARNING - synthesis: Skipping pad insertion on PIN_10 due to black_box_pad_pin attribute.
WARNING - synthesis: Skipping pad insertion on PIN_11 due to black_box_pad_pin attribute.
WARNING - synthesis: Skipping pad insertion on PIN_12 due to black_box_pad_pin attribute.
WARNING - synthesis: verilog/coms.v(540): Register \c0/data_out_frame2[0]__i9 is stuck at One. VDB-5014
WARNING - synthesis: verilog/coms.v(540): Register \c0/data_out_frame2[0]__i11 is stuck at Zero. VDB-5013
Applying 1.000000 MHz constraint to all clocks

Writing scf file : template_Implmnt/template.scf

Results of NGD DRC are available in TinyFPGA_B_drc.log.

################### Begin Area Report (TinyFPGA_B)######################
Number of register bits => 475 of 7680 (6 % )
SB_CARRY => 230
SB_DFF => 309
SB_DFFE => 65
SB_DFFESR => 28
SB_DFFSR => 3
SB_DFFSS => 70
SB_GB_IO => 1
SB_IO => 16
SB_LUT4 => 1342
################### End Area Report ##################

################### Begin Clock Report ######################
Clock Nets
Number of Clocks: 1
  Net : CLK_c, loads : 475
Clock Enable Nets
Number of Clock Enables: 0
Top 0 highest fanout Clock Enables:
Highest fanout non-clock nets
Top 10 highest fanout non-clock nets:
  Net : c0/n13867, loads : 64
  Net : quad_counter0/n1816, loads : 63
  Net : c0/rx/n18759, loads : 62
  Net : c0/n11631, loads : 47
  Net : c0/UART_TRANSMITTER.state_1, loads : 43
  Net : c0/UART_TRANSMITTER.state_0, loads : 41
  Net : c0/FRAME_MATCHER.state_1, loads : 41
  Net : c0/byte_transmit_counter_0, loads : 40
  Net : c0/n14299, loads : 38
  Net : c0/byte_transmit_counter2_0, loads : 37
################### End Clock Report ##################

Timing Report Summary
--------------
--------------------------------------------------------------------------------
Constraint                              |   Constraint|       Actual|Levels
--------------------------------------------------------------------------------
                                        |             |             |
create_clock -period 1000.000000 -name  |             |             |
clk0 [get_nets CLK_c]                   |    1.000 MHz|   17.085 MHz|    37  
                                        |             |             |
--------------------------------------------------------------------------------


All constraints were met.


Peak Memory Usage: 186.047  MB

--------------------------------------------------------------
Elapsed CPU time for LSE flow : 4.331  secs
--------------------------------------------------------------
Current Implementation template_Implmnt its sbt path: /home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 4 seconds


"/media/external/iCEcube2/sbt_backend/bin/linux/opt/edifparser" "/media/external/iCEcube2/sbt_backend/devices/ICE40P08.dev" "/home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/template.edf " "/home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/netlist" "-pCM81" "-y/home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/constraints/pins.pcf " "-s/home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/constraints/clk.sdc " -c --devicename iCE40LP8K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:01:35

Parsing edif file: /home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/template.edf...
Parsing constraint file: /home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/constraints/pins.pcf...
start to read sdc/scf file /home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/template.scf
sdc_reader OK /home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/template.scf
start to read sdc/scf file /home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/constraints/clk.sdc
sdc_reader OK /home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/constraints/clk.sdc
Warning: Property lattice_noprune(1) in the instance hall1_input(ICE_IO) is not valid, it is ignored.
Warning: Property lattice_noprune(1) in the instance hall2_input(ICE_IO) is not valid, it is ignored.
Warning: Property lattice_noprune(1) in the instance hall3_input(ICE_IO) is not valid, it is ignored.
Warning: Property lattice_noprune(1) in the instance rx_input(ICE_IO) is not valid, it is ignored.
Warning: Property lattice_noprune(1) in the instance tx2_output(ICE_IO) is not valid, it is ignored.
Warning: Property lattice_noprune(1) in the instance tx_output(ICE_IO) is not valid, it is ignored.
Stored edif netlist at /home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B...
Warning: The terminal connectivity tx_output:LATCHINPUTVALUE is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity tx_output:INPUTCLK is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity tx_output:OUTPUTCLK is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity tx2_output:LATCHINPUTVALUE is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity tx2_output:INPUTCLK is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity tx2_output:OUTPUTCLK is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity rx_input:LATCHINPUTVALUE is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity rx_input:INPUTCLK is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity rx_input:OUTPUTENABLE is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity rx_input:OUTPUTCLK is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity hall3_input:LATCHINPUTVALUE is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity hall3_input:INPUTCLK is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity hall3_input:OUTPUTENABLE is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity hall3_input:OUTPUTCLK is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity hall2_input:LATCHINPUTVALUE is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity hall2_input:INPUTCLK is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity hall2_input:OUTPUTENABLE is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity hall2_input:OUTPUTCLK is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity hall1_input:LATCHINPUTVALUE is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity hall1_input:INPUTCLK is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity hall1_input:OUTPUTENABLE is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity hall1_input:OUTPUTCLK is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity USBPU_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity PIN_8_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity PIN_7_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity PIN_3_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity PIN_2_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity PIN_24_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity PIN_23_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity PIN_22_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity PIN_1_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity LED_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity CLK_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 000001
Warning: The terminal c0.tx2.r_Clock_Count__i5:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.tx2.r_Clock_Count__i7:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.tx2.r_Clock_Count__i6:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.tx2.r_Clock_Count__i8:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.tx.r_Tx_Data_i6:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.tx.r_Tx_Data_i5:E is driven by default driver : VCC, Disconnecting it.

write Timing Constraint to /home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: TinyFPGA_B

EDF Parser run-time: 1 (sec)
edif parser succeed.


"/media/external/iCEcube2/sbt_backend/bin/linux/opt/sbtplacer" --des-lib "/home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --outdir "/home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/placer" --device-file "/media/external/iCEcube2/sbt_backend/devices/ICE40P08.dev" --package CM81 --deviceMarketName iCE40LP8K --sdc-file "/home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/Temp/sbt_temp.sdc" --lib-file "/media/external/iCEcube2/sbt_backend/devices/ice40LP8K.lib" --effort_level std --out-sdc-file "/home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/placer/TinyFPGA_B_pl.sdc"
starting placerrunning placerExecuting : /media/external/iCEcube2/sbt_backend/bin/linux/opt/sbtplacer --des-lib /home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B --outdir /home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/placer --device-file /media/external/iCEcube2/sbt_backend/devices/ICE40P08.dev --package CM81 --deviceMarketName iCE40LP8K --sdc-file /home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/Temp/sbt_temp.sdc --lib-file /media/external/iCEcube2/sbt_backend/devices/ice40LP8K.lib --effort_level std --out-sdc-file /home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/placer/TinyFPGA_B_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:22:02

W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_13, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_14, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_15, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_16, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_17, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_18, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_19, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_20, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_21, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_9, as it is not connected to any PAD
I2004: Option and Settings Summary
=============================================================
Device file          - /media/external/iCEcube2/sbt_backend/devices/ICE40P08.dev
Package              - CM81
Design database      - /home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B
SDC file             - /home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/Temp/sbt_temp.sdc
Output directory     - /home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/placer
Timing library       - /media/external/iCEcube2/sbt_backend/devices/ice40LP8K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: /home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B/BFPGA_DESIGN_ep
I2065: Reading device file : /media/external/iCEcube2/sbt_backend/devices/ICE40P08.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	1342
    Number of DFFs      	:	475
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	230
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	16
    Number of GBIOs     	:	1
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0


Phase 1
I2077: Start design legalization
W2216: SB_GB_IO 'CLK_pad' is assigned to a non-GB pin 'B2'. Replacing it with SB_IO 'CLK_pad' and SB_GB 'CLK_pad_gb'

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	4
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	1
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	1
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	6
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.0 (sec)

Phase 3
Warning-1034: Found non-unate timing arc, from pin "PACKAGEPIN" to pin "DIN0" of instance "CLK_pad", in the clock network. Converting the timing arc to positive-unate
SDC-Info-1101: Duty cycle not specified for clock. Assuming 50 percent dutycycle.

Design Statistics after Packing
    Number of LUTs      	:	1349
    Number of DFFs      	:	468
    Number of DFFs packed to IO	:	7
    Number of Carrys    	:	230

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	406
        LUT, DFF and CARRY	:	62
    Combinational LogicCells
        Only LUT         	:	714
        CARRY Only       	:	1
        LUT with CARRY   	:	167
    LogicCells                  :	1350/7680
    PLBs                        :	220/960
    BRAMs                       :	0/32
    IOs and GBIOs               :	17/63
    PLLs                        :	0/1


I2088: Phase 3, elapsed time : 1.3 (sec)

Phase 4
I2088: Phase 4, elapsed time : 0.2 (sec)

Phase 5
I2088: Phase 5, elapsed time : 3.5 (sec)

Phase 6
I2088: Phase 6, elapsed time : 62.7 (sec)

Final Design Statistics
    Number of LUTs      	:	1349
    Number of DFFs      	:	468
    Number of DFFs packed to IO	:	7
    Number of Carrys    	:	230
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	17
    Number of GBIOs     	:	0
    Number of GBs       	:	1
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0

Device Utilization Summary
    LogicCells                  :	1350/7680
    PLBs                        :	249/960
    BRAMs                       :	0/32
    IOs and GBIOs               :	17/63
    PLLs                        :	0/1



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 2
Clock: CLK | Frequency: 50.55 MHz | Target: 16.00 MHz
Clock: TinyFPGA_B|CLK | Frequency: N/A | Target: 1.00 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 68.1 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"/media/external/iCEcube2/sbt_backend/bin/linux/opt/packer" "/media/external/iCEcube2/sbt_backend/devices/ICE40P08.dev" "/home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --package CM81 --outdir "/home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/packer" --DRC_only  --translator "/media/external/iCEcube2/sbt_backend/bin/sdc_translator.tcl" --src_sdc_file "/home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/placer/TinyFPGA_B_pl.sdc" --dst_sdc_file "/home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/packer/TinyFPGA_B_pk.sdc" --devicename iCE40LP8K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:02:57

Begin Packing...
initializing finish
Total HPWL cost is 5932
used logic cells: 1350
Design Rule Checking Succeeded

DRC Checker run-time: 1 (sec)
packer succeed.


"/media/external/iCEcube2/sbt_backend/bin/linux/opt/packer" "/media/external/iCEcube2/sbt_backend/devices/ICE40P08.dev" "/home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --package CM81 --outdir "/home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/packer" --translator "/media/external/iCEcube2/sbt_backend/bin/sdc_translator.tcl" --src_sdc_file "/home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/placer/TinyFPGA_B_pl.sdc" --dst_sdc_file "/home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/packer/TinyFPGA_B_pk.sdc" --devicename iCE40LP8K
starting packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:02:57

Begin Packing...
running packerinitializing finish
Total HPWL cost is 5932
used logic cells: 1350
Translating sdc file /home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/placer/TinyFPGA_B_pl.sdc...
Translated sdc file is /home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/packer/TinyFPGA_B_pk.sdc
Packer succeeded

Packer run-time: 1 (sec)
packer succeed.


"/media/external/iCEcube2/sbt_backend/bin/linux/opt/sbrouter" "/media/external/iCEcube2/sbt_backend/devices/ICE40P08.dev" "/home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" "/media/external/iCEcube2/sbt_backend/devices/ice40LP8K.lib" "/home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/packer/TinyFPGA_B_pk.sdc" --outdir "/home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/router" --sdf_file "/home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : /media/external/iCEcube2/sbt_backend/bin/linux/opt/sbrouter /media/external/iCEcube2/sbt_backend/devices/ICE40P08.dev /home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B /media/external/iCEcube2/sbt_backend/devices/ice40LP8K.lib /home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/packer/TinyFPGA_B_pk.sdc --outdir /home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/router --sdf_file /home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:09:33

I1203: Reading Design TinyFPGA_B
Read design time: 0
I1202: Reading Architecture of device iCE40LP8K
SDC-Info-1101: Duty cycle not specified for clock. Assuming 50 percent dutycycle.
Read device time: 9
I1209: Started routing
I1223: Total Nets : 1678 
I1212: Iteration  1 :   357 unrouted : 3 seconds
I1212: Iteration  2 :    47 unrouted : 1 seconds
I1212: Iteration  3 :     2 unrouted : 0 seconds
I1212: Iteration  4 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 4
I1206: Completed routing
I1204: Writing Design TinyFPGA_B
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 14 seconds
 total           341348K
router succeed.

"/media/external/iCEcube2/sbt_backend/bin/linux/opt/netlister" --verilog "/home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.v" --vhdl "/home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.vhd" --lib "/home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --view rt --device "/media/external/iCEcube2/sbt_backend/devices/ICE40P08.dev" --splitio  --in-sdc-file "/home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/packer/TinyFPGA_B_pk.sdc" --out-sdc-file "/home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/netlister/TinyFPGA_B_sbt.sdc"
starting netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:25:37

running netlistGenerating Verilog & VHDL netlist files ...
Writing /home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.v
Writing /home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.vhd
Netlister succeeded.

Netlister run-time: 7 (sec)
netlist succeed.


"/media/external/iCEcube2/sbt_backend/bin/linux/opt/sbtimer" --des-lib "/home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --lib-file "/media/external/iCEcube2/sbt_backend/devices/ice40LP8K.lib" --sdc-file "/home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/netlister/TinyFPGA_B_sbt.sdc" --sdf-file "/home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.sdf" --report-file "/home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/timer/TinyFPGA_B_timing.rpt" --device-file "/media/external/iCEcube2/sbt_backend/devices/ICE40P08.dev" --timing-summary
starting timerrunning timerExecuting : /media/external/iCEcube2/sbt_backend/bin/linux/opt/sbtimer --des-lib /home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B --lib-file /media/external/iCEcube2/sbt_backend/devices/ice40LP8K.lib --sdc-file /home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/netlister/TinyFPGA_B_sbt.sdc --sdf-file /home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.sdf --report-file /home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/timer/TinyFPGA_B_timing.rpt --device-file /media/external/iCEcube2/sbt_backend/devices/ICE40P08.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:08:07

Warning-1034: Found non-unate timing arc, from pin "PADIN" to pin "DIN0" of instance "CLK_pad_preio", in the clock network. Converting the timing arc to positive-unate
SDC-Info-1101: Duty cycle not specified for clock. Assuming 50 percent dutycycle.
Timer run-time: 6 seconds
timer succeed.
timer succeeded.


"/media/external/iCEcube2/sbt_backend/bin/linux/opt/bitmap" "/media/external/iCEcube2/sbt_backend/devices/ICE40P08.dev" --design "/home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --device_name iCE40LP8K --package CM81 --outdir "/home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:24:49

running bitmapBit Stream File Size: 1080760 (1M 31K 440 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 2 (sec)
bitmap succeed.
/media/external/iCEcube2/LSE/bin/lin64/synthesis -f "template_lse.prj"
starting Synthesisrunning SynthesisCopyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2015 Lattice Semiconductor Corporation,  All rights reserved.
Thu Sep 12 22:15:55 2019


Command Line:  /media/external/iCEcube2/LSE/bin/lin64/synthesis -f template_lse.prj 

INFO - synthesis: Lattice Synthesis Engine Launched.
Synthesis options:
The -a option is SBTiCE40.
The -t option is CM81.
The -d option is iCE40LP8K.
                                                          

##########################################################

### Lattice Family : SBTiCE40

### Device  : iCE40LP8K

### Package : CM81

### Number of Logic Cells: 7680

### Number of RAM4k Blocks: 32

### Number of DSP Blocks: 0

### Number of PLLs: 2

### Number of IO Pins: 178

##########################################################

                                                          

Optimization goal = Area
The -top option is not used.
Target frequency = 1.000000 MHz.
Maximum fanout = 10000.
Timing path count = 3
RWCheckOnRam = 0

BRAM utilization = 100.000000 %
DSP usage = true (default)
DSP utilization = 100 % (default)
fsm_encoding_style = auto
resolve_mixed_drivers = 0
fix_gated_clocks = 1

Mux style = auto (Default)
Use Carry Chain = true
carry_chain_length = 0
Loop Limit = 1950.
Use IO Insertion = TRUE
Use IO Reg = AUTO

Resource Sharing = TRUE
Propagate Constants = TRUE
Remove Duplicate Registers = TRUE
Output EDIF file name = template_Implmnt/template.edf.
WARNING - synthesis: Option -force_gsr will be set to false when option -output_edif/-ngo are set
ROM style = auto
RAM style = auto
The -comp option is FALSE.
The -syn option is FALSE.
-p /home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1 (searchpath added)
Verilog design file = verilog/TinyFPGA_B.v
Verilog design file = verilog/uart_rx.v
Verilog design file = verilog/uart_tx.v
Verilog design file = verilog/coms.v
Verilog design file = verilog/motorControl.v
Verilog design file = quad.v
-sdc option: SDC file input not used.
-vh2008

WARNING - synthesis: Setting TinyFPGA_B as the top-level module. To specify the top-level module explicitly, use the -top option.
Technology check ok...

Analyzing Verilog file /media/external/iCEcube2/LSE/userware/unix/SYNTHESIS_HEADERS/machxo2.v. VERI-1482
Analyzing Verilog file /media/external/iCEcube2/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v. VERI-1482
Compile design.
Compile Design Begin
Analyzing Verilog file verilog/TinyFPGA_B.v. VERI-1482
WARNING - synthesis: verilog/TinyFPGA_B.v(127): identifier PHASES is used before its declaration. VERI-1875
WARNING - synthesis: verilog/TinyFPGA_B.v(128): identifier PHASES is used before its declaration. VERI-1875
WARNING - synthesis: verilog/TinyFPGA_B.v(129): identifier PHASES is used before its declaration. VERI-1875
WARNING - synthesis: verilog/TinyFPGA_B.v(130): identifier PHASES is used before its declaration. VERI-1875
WARNING - synthesis: verilog/TinyFPGA_B.v(131): identifier PHASES is used before its declaration. VERI-1875
WARNING - synthesis: verilog/TinyFPGA_B.v(132): identifier PHASES is used before its declaration. VERI-1875
Analyzing Verilog file verilog/uart_rx.v. VERI-1482
Analyzing Verilog file verilog/uart_tx.v. VERI-1482
Analyzing Verilog file verilog/coms.v. VERI-1482
Analyzing Verilog file verilog/motorControl.v. VERI-1482
Analyzing Verilog file quad.v. VERI-1482
Analyzing Verilog file /media/external/iCEcube2/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v. VERI-1482
WARNING - synthesis: /media/external/iCEcube2/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(79): assignment to input EVERI-1214
WARNING - synthesis: /media/external/iCEcube2/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(88): assignment to input EVERI-1214
WARNING - synthesis: /media/external/iCEcube2/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(98): assignment to input EVERI-1214
WARNING - synthesis: /media/external/iCEcube2/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(108): assignment to input EVERI-1214
WARNING - synthesis: /media/external/iCEcube2/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(118): assignment to input EVERI-1214
WARNING - synthesis: /media/external/iCEcube2/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(170): assignment to input EVERI-1214
WARNING - synthesis: /media/external/iCEcube2/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(179): assignment to input EVERI-1214
WARNING - synthesis: /media/external/iCEcube2/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(189): assignment to input EVERI-1214
WARNING - synthesis: /media/external/iCEcube2/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(199): assignment to input EVERI-1214
WARNING - synthesis: /media/external/iCEcube2/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(209): assignment to input EVERI-1214
WARNING - synthesis: /media/external/iCEcube2/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(3725): empty port in module declaration. VERI-1294
Top module name (Verilog): TinyFPGA_B
INFO - synthesis: verilog/TinyFPGA_B.v(2): compiling module TinyFPGA_B. VERI-1018
INFO - synthesis: /media/external/iCEcube2/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(502): compiling module SB_IO(PIN_TYPE=6'b101001,PULLUP=1'b1). VERI-1018
INFO - synthesis: /media/external/iCEcube2/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(502): compiling module SB_IO(PIN_TYPE=6'b01,PULLUP=1'b1). VERI-1018
WARNING - synthesis: verilog/TinyFPGA_B.v(71): expression size 32 truncated to fit in target size 26. VERI-1209
INFO - synthesis: verilog/coms.v(1): compiling module coms. VERI-1018
INFO - synthesis: verilog/uart_tx.v(14): compiling module uart_tx. VERI-1018
WARNING - synthesis: verilog/uart_tx.v(70): expression size 32 truncated to fit in target size 9. VERI-1209
WARNING - synthesis: verilog/uart_tx.v(88): expression size 32 truncated to fit in target size 9. VERI-1209
WARNING - synthesis: verilog/uart_tx.v(98): expression size 32 truncated to fit in target size 3. VERI-1209
WARNING - synthesis: verilog/uart_tx.v(118): expression size 32 truncated to fit in target size 9. VERI-1209
WARNING - synthesis: verilog/coms.v(297): expression size 32 truncated to fit in target size 8. VERI-1209
WARNING - synthesis: verilog/coms.v(308): expression size 32 truncated to fit in target size 14. VERI-1209
WARNING - synthesis: verilog/coms.v(330): expression size 32 truncated to fit in target size 8. VERI-1209
WARNING - synthesis: verilog/coms.v(355): expression size 32 truncated to fit in target size 8. VERI-1209
INFO - synthesis: verilog/uart_rx.v(14): compiling module uart_rx. VERI-1018
WARNING - synthesis: verilog/uart_rx.v(80): expression size 32 truncated to fit in target size 8. VERI-1209
WARNING - synthesis: verilog/uart_rx.v(91): expression size 32 truncated to fit in target size 8. VERI-1209
WARNING - synthesis: verilog/uart_rx.v(102): expression size 32 truncated to fit in target size 3. VERI-1209
WARNING - synthesis: verilog/uart_rx.v(120): expression size 32 truncated to fit in target size 8. VERI-1209
WARNING - synthesis: verilog/coms.v(385): index 152 is out of range [151:0] for data_in_field. VERI-1216
WARNING - synthesis: verilog/coms.v(391): index 152 is out of range [151:0] for data_out_field2. VERI-1216
WARNING - synthesis: verilog/coms.v(482): expression size 32 truncated to fit in target size 8. VERI-1209
WARNING - synthesis: verilog/coms.v(21): net data_out[20][7] does not have a driver. VDB-1002
INFO - synthesis: verilog/motorControl.v(1): compiling module motorControl. VERI-1018
WARNING - synthesis: verilog/motorControl.v(82): expression size 32 truncated to fit in target size 10. VERI-1209
INFO - synthesis: quad.v(3): compiling module quad. VERI-1018
WARNING - synthesis: verilog/TinyFPGA_B.v(45): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/TinyFPGA_B.v(53): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/TinyFPGA_B.v(61): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/TinyFPGA_B.v(99): input port ID[7] is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/TinyFPGA_B.v(109): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/TinyFPGA_B.v(117): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/TinyFPGA_B.v(125): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
Last elaborated design is TinyFPGA_B()
Loading NGL library '/media/external/iCEcube2/LSE/xo2c00/data/xo2clib.ngl'...
Loading NGL library '/media/external/iCEcube2/LSE/or5g00/data/orc5glib.ngl'...
Top-level module name = TinyFPGA_B.
WARNING - synthesis: verilog/TinyFPGA_B.v(45): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/TinyFPGA_B.v(53): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/TinyFPGA_B.v(61): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/TinyFPGA_B.v(99): input port ID[7] is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/TinyFPGA_B.v(109): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/TinyFPGA_B.v(117): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/TinyFPGA_B.v(125): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/coms.v(21): net data_out[20][7] does not have a driver. VDB-1002
######## Converting I/O port PIN_1 to output.
######## Converting I/O port PIN_2 to output.
######## Converting I/O port PIN_3 to output.
######## Converting I/O port PIN_7 to input.
######## Converting I/O port PIN_8 to input.
######## Converting I/O port PIN_9 to input.
######## Converting I/O port PIN_13 to input.
######## Converting I/O port PIN_14 to input.
######## Converting I/O port PIN_15 to input.
######## Converting I/O port PIN_16 to input.
######## Converting I/O port PIN_17 to input.
######## Converting I/O port PIN_18 to input.
######## Converting I/O port PIN_19 to input.
######## Converting I/O port PIN_20 to input.
######## Converting I/O port PIN_21 to input.
######## Converting I/O port PIN_22 to output.
######## Converting I/O port PIN_23 to output.
######## Converting I/O port PIN_24 to output.
WARNING - synthesis: verilog/coms.v(9): net \c0/ID[7] does not have a driver. VDB-1002
######## Missing driver on net \c0/ID[7]. Patching with GND.
######## Missing driver on net \c0/ID[6]. Patching with GND.
######## Missing driver on net \c0/ID[5]. Patching with GND.
######## Missing driver on net \c0/ID[4]. Patching with GND.
######## Missing driver on net \c0/ID[3]. Patching with GND.
######## Missing driver on net \c0/ID[2]. Patching with GND.
######## Missing driver on net \c0/ID[1]. Patching with GND.
######## Missing driver on net \c0/ID[0]. Patching with GND.
######## Missing driver on net \c0/data_out[20][7]. Patching with GND.
######## Missing driver on net \c0/data_out[20][6]. Patching with GND.
######## Missing driver on net \c0/data_out[20][5]. Patching with GND.
######## Missing driver on net \c0/data_out[20][4]. Patching with GND.
######## Missing driver on net \c0/data_out[20][3]. Patching with GND.
######## Missing driver on net \c0/data_out[20][2]. Patching with GND.
######## Missing driver on net \c0/data_out[20][1]. Patching with GND.
######## Missing driver on net \c0/data_out[20][0]. Patching with GND.
######## Missing driver on net \c0/data_out[19][7]. Patching with GND.
######## Missing driver on net \c0/data_out[19][6]. Patching with GND.
######## Missing driver on net \c0/data_out[19][5]. Patching with GND.
######## Missing driver on net \c0/data_out[19][4]. Patching with GND.
######## Missing driver on net \c0/data_out[19][3]. Patching with GND.
######## Missing driver on net \c0/data_out[19][2]. Patching with GND.
######## Missing driver on net \c0/data_out[19][1]. Patching with GND.
######## Missing driver on net \c0/data_out[19][0]. Patching with GND.
######## Missing driver on net \c0/data_out[18][7]. Patching with GND.
######## Missing driver on net \c0/data_out[18][6]. Patching with GND.
######## Missing driver on net \c0/data_out[18][5]. Patching with GND.
######## Missing driver on net \c0/data_out[18][4]. Patching with GND.
######## Missing driver on net \c0/data_out[18][3]. Patching with GND.
######## Missing driver on net \c0/data_out[18][2]. Patching with GND.
######## Missing driver on net \c0/data_out[18][1]. Patching with GND.
######## Missing driver on net \c0/data_out[18][0]. Patching with GND.
######## Missing driver on net \c0/data_out[17][7]. Patching with GND.
######## Missing driver on net \c0/data_out[17][6]. Patching with GND.
######## Missing driver on net \c0/data_out[17][5]. Patching with GND.
######## Missing driver on net \c0/data_out[17][4]. Patching with GND.
######## Missing driver on net \c0/data_out[17][3]. Patching with GND.
######## Missing driver on net \c0/data_out[17][2]. Patching with GND.
######## Missing driver on net \c0/data_out[17][1]. Patching with GND.
######## Missing driver on net \c0/data_out[17][0]. Patching with GND.
######## Missing driver on net \c0/data_out[16][7]. Patching with GND.
######## Missing driver on net \c0/data_out[16][6]. Patching with GND.
######## Missing driver on net \c0/data_out[16][5]. Patching with GND.
######## Missing driver on net \c0/data_out[16][4]. Patching with GND.
######## Missing driver on net \c0/data_out[16][3]. Patching with GND.
######## Missing driver on net \c0/data_out[16][2]. Patching with GND.
######## Missing driver on net \c0/data_out[16][1]. Patching with GND.
######## Missing driver on net \c0/data_out[16][0]. Patching with GND.
######## Missing driver on net \c0/data_out[15][7]. Patching with GND.
######## Missing driver on net \c0/data_out[15][6]. Patching with GND.
######## Missing driver on net \c0/data_out[15][5]. Patching with GND.
######## Missing driver on net \c0/data_out[15][4]. Patching with GND.
######## Missing driver on net \c0/data_out[15][3]. Patching with GND.
######## Missing driver on net \c0/data_out[15][2]. Patching with GND.
######## Missing driver on net \c0/data_out[15][1]. Patching with GND.
######## Missing driver on net \c0/data_out[15][0]. Patching with GND.
######## Missing driver on net \c0/data_out[14][7]. Patching with GND.
######## Missing driver on net \c0/data_out[14][6]. Patching with GND.
######## Missing driver on net \c0/data_out[14][5]. Patching with GND.
######## Missing driver on net \c0/data_out[14][4]. Patching with GND.
######## Missing driver on net \c0/data_out[14][3]. Patching with GND.
######## Missing driver on net \c0/data_out[14][2]. Patching with GND.
######## Missing driver on net \c0/data_out[14][1]. Patching with GND.
######## Missing driver on net \c0/data_out[14][0]. Patching with GND.
######## Missing driver on net \c0/data_out[13][7]. Patching with GND.
######## Missing driver on net \c0/data_out[13][6]. Patching with GND.
######## Missing driver on net \c0/data_out[13][5]. Patching with GND.
######## Missing driver on net \c0/data_out[13][4]. Patching with GND.
######## Missing driver on net \c0/data_out[13][3]. Patching with GND.
######## Missing driver on net \c0/data_out[13][2]. Patching with GND.
######## Missing driver on net \c0/data_out[13][1]. Patching with GND.
######## Missing driver on net \c0/data_out[13][0]. Patching with GND.
######## Missing driver on net \c0/data_out[12][7]. Patching with GND.
######## Missing driver on net \c0/data_out[12][6]. Patching with GND.
######## Missing driver on net \c0/data_out[12][5]. Patching with GND.
######## Missing driver on net \c0/data_out[12][4]. Patching with GND.
######## Missing driver on net \c0/data_out[12][3]. Patching with GND.
######## Missing driver on net \c0/data_out[12][2]. Patching with GND.
######## Missing driver on net \c0/data_out[12][1]. Patching with GND.
######## Missing driver on net \c0/data_out[12][0]. Patching with GND.
######## Missing driver on net \c0/data_out[11][7]. Patching with GND.
######## Missing driver on net \c0/data_out[11][6]. Patching with GND.
######## Missing driver on net \c0/data_out[11][5]. Patching with GND.
######## Missing driver on net \c0/data_out[11][4]. Patching with GND.
######## Missing driver on net \c0/data_out[11][3]. Patching with GND.
######## Missing driver on net \c0/data_out[11][2]. Patching with GND.
######## Missing driver on net \c0/data_out[11][1]. Patching with GND.
######## Missing driver on net \c0/data_out[11][0]. Patching with GND.
WARNING - synthesis: verilog/coms.v(367): Register \c0/data_out[8][7]_2185 is stuck at Zero. VDB-5013
WARNING - synthesis: verilog/coms.v(367): Register \c0/data_out[1][5]_2243 is stuck at One. VDB-5014



WARNING - synthesis: Bit 0 of Register \c0/UART_TRANSMITTER.state is stuck at Zero
WARNING - synthesis: Bit 1 of Register \c0/UART_TRANSMITTER.state is stuck at Zero
WARNING - synthesis: Bit 2 of Register \c0/UART_TRANSMITTER.state is stuck at Zero
WARNING - synthesis: Bit 3 of Register \c0/UART_TRANSMITTER.state is stuck at Zero
WARNING - synthesis: Bit 4 of Register \c0/UART_TRANSMITTER.state is stuck at Zero
WARNING - synthesis: Skipping pad insertion on PIN_4 due to black_box_pad_pin attribute.
WARNING - synthesis: Skipping pad insertion on PIN_5 due to black_box_pad_pin attribute.
WARNING - synthesis: Skipping pad insertion on PIN_6 due to black_box_pad_pin attribute.
WARNING - synthesis: Skipping pad insertion on PIN_10 due to black_box_pad_pin attribute.
WARNING - synthesis: Skipping pad insertion on PIN_11 due to black_box_pad_pin attribute.
WARNING - synthesis: Skipping pad insertion on PIN_12 due to black_box_pad_pin attribute.
WARNING - synthesis: verilog/coms.v(540): Register \c0/data_out_frame2[0]__i9 is stuck at One. VDB-5014
WARNING - synthesis: verilog/coms.v(540): Register \c0/data_out_frame2[0]__i11 is stuck at Zero. VDB-5013
Applying 1.000000 MHz constraint to all clocks

Writing scf file : template_Implmnt/template.scf

Results of NGD DRC are available in TinyFPGA_B_drc.log.

################### Begin Area Report (TinyFPGA_B)######################
Number of register bits => 475 of 7680 (6 % )
SB_CARRY => 199
SB_DFF => 311
SB_DFFE => 64
SB_DFFESR => 28
SB_DFFSR => 3
SB_DFFSS => 69
SB_GB_IO => 1
SB_IO => 16
SB_LUT4 => 1288
################### End Area Report ##################

################### Begin Clock Report ######################
Clock Nets
Number of Clocks: 1
  Net : CLK_c, loads : 475
Clock Enable Nets
Number of Clock Enables: 0
Top 0 highest fanout Clock Enables:
Highest fanout non-clock nets
Top 10 highest fanout non-clock nets:
  Net : c0/n13915, loads : 71
  Net : quad_counter0/n1815, loads : 63
  Net : c0/rx/n19572, loads : 62
  Net : c0/n11602, loads : 47
  Net : c0/UART_TRANSMITTER.state_1, loads : 44
  Net : c0/UART_TRANSMITTER.state_0, loads : 42
  Net : c0/byte_transmit_counter_0, loads : 40
  Net : c0/FRAME_MATCHER.state_1, loads : 38
  Net : c0/byte_transmit_counter2_0, loads : 37
  Net : c0/n14493, loads : 36
################### End Clock Report ##################

Timing Report Summary
--------------
--------------------------------------------------------------------------------
Constraint                              |   Constraint|       Actual|Levels
--------------------------------------------------------------------------------
                                        |             |             |
create_clock -period 1000.000000 -name  |             |             |
clk0 [get_nets CLK_c]                   |    1.000 MHz|   17.246 MHz|    37  
                                        |             |             |
--------------------------------------------------------------------------------


All constraints were met.


Peak Memory Usage: 183.109  MB

--------------------------------------------------------------
Elapsed CPU time for LSE flow : 4.070  secs
--------------------------------------------------------------
Current Implementation template_Implmnt its sbt path: /home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 4 seconds


"/media/external/iCEcube2/sbt_backend/bin/linux/opt/edifparser" "/media/external/iCEcube2/sbt_backend/devices/ICE40P08.dev" "/home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/template.edf " "/home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/netlist" "-pCM81" "-y/home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/constraints/pins.pcf " "-s/home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/constraints/clk.sdc " -c --devicename iCE40LP8K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:01:35

Parsing edif file: /home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/template.edf...
Parsing constraint file: /home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/constraints/pins.pcf...
start to read sdc/scf file /home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/template.scf
sdc_reader OK /home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/template.scf
start to read sdc/scf file /home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/constraints/clk.sdc
sdc_reader OK /home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/constraints/clk.sdc
Warning: Property lattice_noprune(1) in the instance hall1_input(ICE_IO) is not valid, it is ignored.
Warning: Property lattice_noprune(1) in the instance hall2_input(ICE_IO) is not valid, it is ignored.
Warning: Property lattice_noprune(1) in the instance hall3_input(ICE_IO) is not valid, it is ignored.
Warning: Property lattice_noprune(1) in the instance rx_input(ICE_IO) is not valid, it is ignored.
Warning: Property lattice_noprune(1) in the instance tx2_output(ICE_IO) is not valid, it is ignored.
Warning: Property lattice_noprune(1) in the instance tx_output(ICE_IO) is not valid, it is ignored.
Stored edif netlist at /home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B...
Warning: The terminal connectivity tx_output:LATCHINPUTVALUE is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity tx_output:INPUTCLK is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity tx_output:OUTPUTCLK is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity tx2_output:LATCHINPUTVALUE is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity tx2_output:INPUTCLK is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity tx2_output:OUTPUTCLK is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity rx_input:LATCHINPUTVALUE is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity rx_input:INPUTCLK is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity rx_input:OUTPUTENABLE is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity rx_input:OUTPUTCLK is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity hall3_input:LATCHINPUTVALUE is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity hall3_input:INPUTCLK is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity hall3_input:OUTPUTENABLE is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity hall3_input:OUTPUTCLK is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity hall2_input:LATCHINPUTVALUE is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity hall2_input:INPUTCLK is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity hall2_input:OUTPUTENABLE is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity hall2_input:OUTPUTCLK is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity hall1_input:LATCHINPUTVALUE is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity hall1_input:INPUTCLK is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity hall1_input:OUTPUTENABLE is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity hall1_input:OUTPUTCLK is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity USBPU_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity PIN_8_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity PIN_7_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity PIN_3_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity PIN_2_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity PIN_24_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity PIN_23_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity PIN_22_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity PIN_1_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity LED_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity CLK_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 000001
Warning: The terminal c0.tx2.r_Clock_Count__i1:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.tx2.r_Clock_Count__i8:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.tx2.r_Clock_Count__i7:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.tx.r_Tx_Data_i7:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.tx.r_Tx_Data_i6:E is driven by default driver : VCC, Disconnecting it.

write Timing Constraint to /home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: TinyFPGA_B

EDF Parser run-time: 1 (sec)
edif parser succeed.


"/media/external/iCEcube2/sbt_backend/bin/linux/opt/sbtplacer" --des-lib "/home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --outdir "/home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/placer" --device-file "/media/external/iCEcube2/sbt_backend/devices/ICE40P08.dev" --package CM81 --deviceMarketName iCE40LP8K --sdc-file "/home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/Temp/sbt_temp.sdc" --lib-file "/media/external/iCEcube2/sbt_backend/devices/ice40LP8K.lib" --effort_level std --out-sdc-file "/home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/placer/TinyFPGA_B_pl.sdc"
starting placerrunning placerExecuting : /media/external/iCEcube2/sbt_backend/bin/linux/opt/sbtplacer --des-lib /home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B --outdir /home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/placer --device-file /media/external/iCEcube2/sbt_backend/devices/ICE40P08.dev --package CM81 --deviceMarketName iCE40LP8K --sdc-file /home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/Temp/sbt_temp.sdc --lib-file /media/external/iCEcube2/sbt_backend/devices/ice40LP8K.lib --effort_level std --out-sdc-file /home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/placer/TinyFPGA_B_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:22:02

W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_13, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_14, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_15, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_16, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_17, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_18, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_19, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_20, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_21, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_9, as it is not connected to any PAD
I2004: Option and Settings Summary
=============================================================
Device file          - /media/external/iCEcube2/sbt_backend/devices/ICE40P08.dev
Package              - CM81
Design database      - /home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B
SDC file             - /home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/Temp/sbt_temp.sdc
Output directory     - /home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/placer
Timing library       - /media/external/iCEcube2/sbt_backend/devices/ice40LP8K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: /home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B/BFPGA_DESIGN_ep
I2065: Reading device file : /media/external/iCEcube2/sbt_backend/devices/ICE40P08.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	1288
    Number of DFFs      	:	475
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	199
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	16
    Number of GBIOs     	:	1
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0


Phase 1
I2077: Start design legalization
W2216: SB_GB_IO 'CLK_pad' is assigned to a non-GB pin 'B2'. Replacing it with SB_IO 'CLK_pad' and SB_GB 'CLK_pad_gb'

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	5
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	2
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	7
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.0 (sec)

Phase 3
Warning-1034: Found non-unate timing arc, from pin "PACKAGEPIN" to pin "DIN0" of instance "CLK_pad", in the clock network. Converting the timing arc to positive-unate
SDC-Info-1101: Duty cycle not specified for clock. Assuming 50 percent dutycycle.

Design Statistics after Packing
    Number of LUTs      	:	1296
    Number of DFFs      	:	468
    Number of DFFs packed to IO	:	7
    Number of Carrys    	:	199

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	406
        LUT, DFF and CARRY	:	62
    Combinational LogicCells
        Only LUT         	:	692
        CARRY Only       	:	1
        LUT with CARRY   	:	136
    LogicCells                  :	1297/7680
    PLBs                        :	215/960
    BRAMs                       :	0/32
    IOs and GBIOs               :	17/63
    PLLs                        :	0/1


I2088: Phase 3, elapsed time : 1.2 (sec)

Phase 4
I2088: Phase 4, elapsed time : 0.2 (sec)

Phase 5
I2088: Phase 5, elapsed time : 3.1 (sec)

Phase 6
I2088: Phase 6, elapsed time : 59.9 (sec)

Final Design Statistics
    Number of LUTs      	:	1296
    Number of DFFs      	:	468
    Number of DFFs packed to IO	:	7
    Number of Carrys    	:	199
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	17
    Number of GBIOs     	:	0
    Number of GBs       	:	1
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0

Device Utilization Summary
    LogicCells                  :	1297/7680
    PLBs                        :	241/960
    BRAMs                       :	0/32
    IOs and GBIOs               :	17/63
    PLLs                        :	0/1



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 2
Clock: CLK | Frequency: 50.34 MHz | Target: 16.00 MHz
Clock: TinyFPGA_B|CLK | Frequency: N/A | Target: 1.00 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 64.8 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"/media/external/iCEcube2/sbt_backend/bin/linux/opt/packer" "/media/external/iCEcube2/sbt_backend/devices/ICE40P08.dev" "/home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --package CM81 --outdir "/home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/packer" --DRC_only  --translator "/media/external/iCEcube2/sbt_backend/bin/sdc_translator.tcl" --src_sdc_file "/home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/placer/TinyFPGA_B_pl.sdc" --dst_sdc_file "/home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/packer/TinyFPGA_B_pk.sdc" --devicename iCE40LP8K
starting packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:02:57

Begin Packing...
running packerinitializing finish
Total HPWL cost is 5140
used logic cells: 1297
Design Rule Checking Succeeded

DRC Checker run-time: 0 (sec)
packer succeed.


"/media/external/iCEcube2/sbt_backend/bin/linux/opt/packer" "/media/external/iCEcube2/sbt_backend/devices/ICE40P08.dev" "/home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --package CM81 --outdir "/home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/packer" --translator "/media/external/iCEcube2/sbt_backend/bin/sdc_translator.tcl" --src_sdc_file "/home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/placer/TinyFPGA_B_pl.sdc" --dst_sdc_file "/home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/packer/TinyFPGA_B_pk.sdc" --devicename iCE40LP8K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:02:57

Begin Packing...
initializing finish
Total HPWL cost is 5140
used logic cells: 1297
Translating sdc file /home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/placer/TinyFPGA_B_pl.sdc...
Translated sdc file is /home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/packer/TinyFPGA_B_pk.sdc
Packer succeeded

Packer run-time: 1 (sec)
packer succeed.


"/media/external/iCEcube2/sbt_backend/bin/linux/opt/sbrouter" "/media/external/iCEcube2/sbt_backend/devices/ICE40P08.dev" "/home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" "/media/external/iCEcube2/sbt_backend/devices/ice40LP8K.lib" "/home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/packer/TinyFPGA_B_pk.sdc" --outdir "/home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/router" --sdf_file "/home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : /media/external/iCEcube2/sbt_backend/bin/linux/opt/sbrouter /media/external/iCEcube2/sbt_backend/devices/ICE40P08.dev /home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B /media/external/iCEcube2/sbt_backend/devices/ice40LP8K.lib /home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/packer/TinyFPGA_B_pk.sdc --outdir /home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/router --sdf_file /home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:09:33

I1203: Reading Design TinyFPGA_B
Read design time: 0
I1202: Reading Architecture of device iCE40LP8K
SDC-Info-1101: Duty cycle not specified for clock. Assuming 50 percent dutycycle.
Read device time: 9
I1209: Started routing
I1223: Total Nets : 1586 
I1212: Iteration  1 :   328 unrouted : 2 seconds
I1212: Iteration  2 :    47 unrouted : 1 seconds
I1212: Iteration  3 :     2 unrouted : 0 seconds
I1212: Iteration  4 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 4
I1206: Completed routing
I1204: Writing Design TinyFPGA_B
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 14 seconds
 total           340768K
router succeed.

"/media/external/iCEcube2/sbt_backend/bin/linux/opt/netlister" --verilog "/home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.v" --vhdl "/home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.vhd" --lib "/home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --view rt --device "/media/external/iCEcube2/sbt_backend/devices/ICE40P08.dev" --splitio  --in-sdc-file "/home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/packer/TinyFPGA_B_pk.sdc" --out-sdc-file "/home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/netlister/TinyFPGA_B_sbt.sdc"
starting netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:25:37

running netlistGenerating Verilog & VHDL netlist files ...
Writing /home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.v
Writing /home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.vhd
Netlister succeeded.

Netlister run-time: 7 (sec)
netlist succeed.


"/media/external/iCEcube2/sbt_backend/bin/linux/opt/sbtimer" --des-lib "/home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --lib-file "/media/external/iCEcube2/sbt_backend/devices/ice40LP8K.lib" --sdc-file "/home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/netlister/TinyFPGA_B_sbt.sdc" --sdf-file "/home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.sdf" --report-file "/home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/timer/TinyFPGA_B_timing.rpt" --device-file "/media/external/iCEcube2/sbt_backend/devices/ICE40P08.dev" --timing-summary
starting timerrunning timerExecuting : /media/external/iCEcube2/sbt_backend/bin/linux/opt/sbtimer --des-lib /home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B --lib-file /media/external/iCEcube2/sbt_backend/devices/ice40LP8K.lib --sdc-file /home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/netlister/TinyFPGA_B_sbt.sdc --sdf-file /home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.sdf --report-file /home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/timer/TinyFPGA_B_timing.rpt --device-file /media/external/iCEcube2/sbt_backend/devices/ICE40P08.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:08:07

Warning-1034: Found non-unate timing arc, from pin "PADIN" to pin "DIN0" of instance "CLK_pad_preio", in the clock network. Converting the timing arc to positive-unate
SDC-Info-1101: Duty cycle not specified for clock. Assuming 50 percent dutycycle.
Timer run-time: 5 seconds
timer succeed.
timer succeeded.


"/media/external/iCEcube2/sbt_backend/bin/linux/opt/bitmap" "/media/external/iCEcube2/sbt_backend/devices/ICE40P08.dev" --design "/home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --device_name iCE40LP8K --package CM81 --outdir "/home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:24:49

Bit Stream File Size: 1080760 (1M 31K 440 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 3 (sec)
bitmap succeed.
/media/external/iCEcube2/LSE/bin/lin64/synthesis -f "template_lse.prj"
starting Synthesisrunning SynthesisCopyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2015 Lattice Semiconductor Corporation,  All rights reserved.
Thu Sep 12 22:29:03 2019


Command Line:  /media/external/iCEcube2/LSE/bin/lin64/synthesis -f template_lse.prj 

INFO - synthesis: Lattice Synthesis Engine Launched.
Synthesis options:
The -a option is SBTiCE40.
The -t option is CM81.
The -d option is iCE40LP8K.
                                                          

##########################################################

### Lattice Family : SBTiCE40

### Device  : iCE40LP8K

### Package : CM81

### Number of Logic Cells: 7680

### Number of RAM4k Blocks: 32

### Number of DSP Blocks: 0

### Number of PLLs: 2

### Number of IO Pins: 178

##########################################################

                                                          

Optimization goal = Area
The -top option is not used.
Target frequency = 1.000000 MHz.
Maximum fanout = 10000.
Timing path count = 3
RWCheckOnRam = 0

BRAM utilization = 100.000000 %
DSP usage = true (default)
DSP utilization = 100 % (default)
fsm_encoding_style = auto
resolve_mixed_drivers = 0
fix_gated_clocks = 1

Mux style = auto (Default)
Use Carry Chain = true
carry_chain_length = 0
Loop Limit = 1950.
Use IO Insertion = TRUE
Use IO Reg = AUTO

Resource Sharing = TRUE
Propagate Constants = TRUE
Remove Duplicate Registers = TRUE
Output EDIF file name = template_Implmnt/template.edf.
WARNING - synthesis: Option -force_gsr will be set to false when option -output_edif/-ngo are set
ROM style = auto
RAM style = auto
The -comp option is FALSE.
The -syn option is FALSE.
-p /home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1 (searchpath added)
Verilog design file = verilog/TinyFPGA_B.v
Verilog design file = verilog/uart_rx.v
Verilog design file = verilog/uart_tx.v
Verilog design file = verilog/coms.v
Verilog design file = verilog/motorControl.v
Verilog design file = quad.v
-sdc option: SDC file input not used.
-vh2008

ERROR - synthesis: quad.v(31): declarations not allowed in unnamed block. VERI-1380
Synthesis failed.
Synthesis batch mode runtime 0 seconds/media/external/iCEcube2/LSE/bin/lin64/synthesis -f "template_lse.prj"
starting Synthesisrunning SynthesisCopyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2015 Lattice Semiconductor Corporation,  All rights reserved.
Thu Sep 12 22:29:17 2019


Command Line:  /media/external/iCEcube2/LSE/bin/lin64/synthesis -f template_lse.prj 

INFO - synthesis: Lattice Synthesis Engine Launched.
Synthesis options:
The -a option is SBTiCE40.
The -t option is CM81.
The -d option is iCE40LP8K.
                                                          

##########################################################

### Lattice Family : SBTiCE40

### Device  : iCE40LP8K

### Package : CM81

### Number of Logic Cells: 7680

### Number of RAM4k Blocks: 32

### Number of DSP Blocks: 0

### Number of PLLs: 2

### Number of IO Pins: 178

##########################################################

                                                          

Optimization goal = Area
The -top option is not used.
Target frequency = 1.000000 MHz.
Maximum fanout = 10000.
Timing path count = 3
RWCheckOnRam = 0

BRAM utilization = 100.000000 %
DSP usage = true (default)
DSP utilization = 100 % (default)
fsm_encoding_style = auto
resolve_mixed_drivers = 0
fix_gated_clocks = 1

Mux style = auto (Default)
Use Carry Chain = true
carry_chain_length = 0
Loop Limit = 1950.
Use IO Insertion = TRUE
Use IO Reg = AUTO

Resource Sharing = TRUE
Propagate Constants = TRUE
Remove Duplicate Registers = TRUE
Output EDIF file name = template_Implmnt/template.edf.
WARNING - synthesis: Option -force_gsr will be set to false when option -output_edif/-ngo are set
ROM style = auto
RAM style = auto
The -comp option is FALSE.
The -syn option is FALSE.
-p /home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1 (searchpath added)
Verilog design file = verilog/TinyFPGA_B.v
Verilog design file = verilog/uart_rx.v
Verilog design file = verilog/uart_tx.v
Verilog design file = verilog/coms.v
Verilog design file = verilog/motorControl.v
Verilog design file = quad.v
-sdc option: SDC file input not used.
-vh2008

WARNING - synthesis: Setting TinyFPGA_B as the top-level module. To specify the top-level module explicitly, use the -top option.
Technology check ok...

Analyzing Verilog file /media/external/iCEcube2/LSE/userware/unix/SYNTHESIS_HEADERS/machxo2.v. VERI-1482
Analyzing Verilog file /media/external/iCEcube2/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v. VERI-1482
Compile design.
Compile Design Begin
Analyzing Verilog file verilog/TinyFPGA_B.v. VERI-1482
WARNING - synthesis: verilog/TinyFPGA_B.v(127): identifier PHASES is used before its declaration. VERI-1875
WARNING - synthesis: verilog/TinyFPGA_B.v(128): identifier PHASES is used before its declaration. VERI-1875
WARNING - synthesis: verilog/TinyFPGA_B.v(129): identifier PHASES is used before its declaration. VERI-1875
WARNING - synthesis: verilog/TinyFPGA_B.v(130): identifier PHASES is used before its declaration. VERI-1875
WARNING - synthesis: verilog/TinyFPGA_B.v(131): identifier PHASES is used before its declaration. VERI-1875
WARNING - synthesis: verilog/TinyFPGA_B.v(132): identifier PHASES is used before its declaration. VERI-1875
Analyzing Verilog file verilog/uart_rx.v. VERI-1482
Analyzing Verilog file verilog/uart_tx.v. VERI-1482
Analyzing Verilog file verilog/coms.v. VERI-1482
Analyzing Verilog file verilog/motorControl.v. VERI-1482
Analyzing Verilog file quad.v. VERI-1482
WARNING - synthesis: quad.v(23): literal value truncated to fit in 32 bits. VERI-1208
WARNING - synthesis: quad.v(28): literal value truncated to fit in 32 bits. VERI-1208
Analyzing Verilog file /media/external/iCEcube2/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v. VERI-1482
WARNING - synthesis: /media/external/iCEcube2/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(79): assignment to input EVERI-1214
WARNING - synthesis: /media/external/iCEcube2/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(88): assignment to input EVERI-1214
WARNING - synthesis: /media/external/iCEcube2/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(98): assignment to input EVERI-1214
WARNING - synthesis: /media/external/iCEcube2/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(108): assignment to input EVERI-1214
WARNING - synthesis: /media/external/iCEcube2/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(118): assignment to input EVERI-1214
WARNING - synthesis: /media/external/iCEcube2/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(170): assignment to input EVERI-1214
WARNING - synthesis: /media/external/iCEcube2/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(179): assignment to input EVERI-1214
WARNING - synthesis: /media/external/iCEcube2/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(189): assignment to input EVERI-1214
WARNING - synthesis: /media/external/iCEcube2/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(199): assignment to input EVERI-1214
WARNING - synthesis: /media/external/iCEcube2/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(209): assignment to input EVERI-1214
WARNING - synthesis: /media/external/iCEcube2/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(3725): empty port in module declaration. VERI-1294
Top module name (Verilog): TinyFPGA_B
INFO - synthesis: verilog/TinyFPGA_B.v(2): compiling module TinyFPGA_B. VERI-1018
INFO - synthesis: /media/external/iCEcube2/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(502): compiling module SB_IO(PIN_TYPE=6'b101001,PULLUP=1'b1). VERI-1018
INFO - synthesis: /media/external/iCEcube2/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(502): compiling module SB_IO(PIN_TYPE=6'b01,PULLUP=1'b1). VERI-1018
WARNING - synthesis: verilog/TinyFPGA_B.v(71): expression size 32 truncated to fit in target size 26. VERI-1209
INFO - synthesis: verilog/coms.v(1): compiling module coms. VERI-1018
INFO - synthesis: verilog/uart_tx.v(14): compiling module uart_tx. VERI-1018
WARNING - synthesis: verilog/uart_tx.v(70): expression size 32 truncated to fit in target size 9. VERI-1209
WARNING - synthesis: verilog/uart_tx.v(88): expression size 32 truncated to fit in target size 9. VERI-1209
WARNING - synthesis: verilog/uart_tx.v(98): expression size 32 truncated to fit in target size 3. VERI-1209
WARNING - synthesis: verilog/uart_tx.v(118): expression size 32 truncated to fit in target size 9. VERI-1209
WARNING - synthesis: verilog/coms.v(297): expression size 32 truncated to fit in target size 8. VERI-1209
WARNING - synthesis: verilog/coms.v(308): expression size 32 truncated to fit in target size 14. VERI-1209
WARNING - synthesis: verilog/coms.v(330): expression size 32 truncated to fit in target size 8. VERI-1209
WARNING - synthesis: verilog/coms.v(355): expression size 32 truncated to fit in target size 8. VERI-1209
INFO - synthesis: verilog/uart_rx.v(14): compiling module uart_rx. VERI-1018
WARNING - synthesis: verilog/uart_rx.v(80): expression size 32 truncated to fit in target size 8. VERI-1209
WARNING - synthesis: verilog/uart_rx.v(91): expression size 32 truncated to fit in target size 8. VERI-1209
WARNING - synthesis: verilog/uart_rx.v(102): expression size 32 truncated to fit in target size 3. VERI-1209
WARNING - synthesis: verilog/uart_rx.v(120): expression size 32 truncated to fit in target size 8. VERI-1209
WARNING - synthesis: verilog/coms.v(385): index 152 is out of range [151:0] for data_in_field. VERI-1216
WARNING - synthesis: verilog/coms.v(391): index 152 is out of range [151:0] for data_out_field2. VERI-1216
WARNING - synthesis: verilog/coms.v(482): expression size 32 truncated to fit in target size 8. VERI-1209
WARNING - synthesis: verilog/coms.v(21): net data_out[20][7] does not have a driver. VDB-1002
INFO - synthesis: verilog/motorControl.v(1): compiling module motorControl. VERI-1018
WARNING - synthesis: verilog/motorControl.v(82): expression size 32 truncated to fit in target size 10. VERI-1209
INFO - synthesis: quad.v(3): compiling module quad. VERI-1018
WARNING - synthesis: quad.v(9): net quadAbuf[30] does not have a driver. VDB-1002
WARNING - synthesis: quad.v(10): net quadBbuf[30] does not have a driver. VDB-1002
WARNING - synthesis: verilog/TinyFPGA_B.v(45): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/TinyFPGA_B.v(53): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/TinyFPGA_B.v(61): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/TinyFPGA_B.v(99): input port ID[7] is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/TinyFPGA_B.v(109): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/TinyFPGA_B.v(117): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/TinyFPGA_B.v(125): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
Last elaborated design is TinyFPGA_B()
Loading NGL library '/media/external/iCEcube2/LSE/xo2c00/data/xo2clib.ngl'...
Loading NGL library '/media/external/iCEcube2/LSE/or5g00/data/orc5glib.ngl'...
Top-level module name = TinyFPGA_B.
WARNING - synthesis: verilog/TinyFPGA_B.v(45): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/TinyFPGA_B.v(53): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/TinyFPGA_B.v(61): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/TinyFPGA_B.v(99): input port ID[7] is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/TinyFPGA_B.v(109): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/TinyFPGA_B.v(117): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/TinyFPGA_B.v(125): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/coms.v(21): net data_out[20][7] does not have a driver. VDB-1002
WARNING - synthesis: quad.v(9): net quadAbuf[30] does not have a driver. VDB-1002
WARNING - synthesis: quad.v(10): net quadBbuf[30] does not have a driver. VDB-1002
######## Converting I/O port PIN_1 to output.
######## Converting I/O port PIN_2 to output.
######## Converting I/O port PIN_3 to output.
######## Converting I/O port PIN_7 to input.
######## Converting I/O port PIN_8 to input.
######## Converting I/O port PIN_9 to input.
######## Converting I/O port PIN_13 to input.
######## Converting I/O port PIN_14 to input.
######## Converting I/O port PIN_15 to input.
######## Converting I/O port PIN_16 to input.
######## Converting I/O port PIN_17 to input.
######## Converting I/O port PIN_18 to input.
######## Converting I/O port PIN_19 to input.
######## Converting I/O port PIN_20 to input.
######## Converting I/O port PIN_21 to input.
######## Converting I/O port PIN_22 to output.
######## Converting I/O port PIN_23 to output.
######## Converting I/O port PIN_24 to output.
WARNING - synthesis: verilog/coms.v(9): net \c0/ID[7] does not have a driver. VDB-1002
######## Missing driver on net \c0/ID[7]. Patching with GND.
######## Missing driver on net \c0/ID[6]. Patching with GND.
######## Missing driver on net \c0/ID[5]. Patching with GND.
######## Missing driver on net \c0/ID[4]. Patching with GND.
######## Missing driver on net \c0/ID[3]. Patching with GND.
######## Missing driver on net \c0/ID[2]. Patching with GND.
######## Missing driver on net \c0/ID[1]. Patching with GND.
######## Missing driver on net \c0/ID[0]. Patching with GND.
######## Missing driver on net \c0/data_out[20][7]. Patching with GND.
######## Missing driver on net \c0/data_out[20][6]. Patching with GND.
######## Missing driver on net \c0/data_out[20][5]. Patching with GND.
######## Missing driver on net \c0/data_out[20][4]. Patching with GND.
######## Missing driver on net \c0/data_out[20][3]. Patching with GND.
######## Missing driver on net \c0/data_out[20][2]. Patching with GND.
######## Missing driver on net \c0/data_out[20][1]. Patching with GND.
######## Missing driver on net \c0/data_out[20][0]. Patching with GND.
######## Missing driver on net \c0/data_out[19][7]. Patching with GND.
######## Missing driver on net \c0/data_out[19][6]. Patching with GND.
######## Missing driver on net \c0/data_out[19][5]. Patching with GND.
######## Missing driver on net \c0/data_out[19][4]. Patching with GND.
######## Missing driver on net \c0/data_out[19][3]. Patching with GND.
######## Missing driver on net \c0/data_out[19][2]. Patching with GND.
######## Missing driver on net \c0/data_out[19][1]. Patching with GND.
######## Missing driver on net \c0/data_out[19][0]. Patching with GND.
######## Missing driver on net \c0/data_out[18][7]. Patching with GND.
######## Missing driver on net \c0/data_out[18][6]. Patching with GND.
######## Missing driver on net \c0/data_out[18][5]. Patching with GND.
######## Missing driver on net \c0/data_out[18][4]. Patching with GND.
######## Missing driver on net \c0/data_out[18][3]. Patching with GND.
######## Missing driver on net \c0/data_out[18][2]. Patching with GND.
######## Missing driver on net \c0/data_out[18][1]. Patching with GND.
######## Missing driver on net \c0/data_out[18][0]. Patching with GND.
######## Missing driver on net \c0/data_out[17][7]. Patching with GND.
######## Missing driver on net \c0/data_out[17][6]. Patching with GND.
######## Missing driver on net \c0/data_out[17][5]. Patching with GND.
######## Missing driver on net \c0/data_out[17][4]. Patching with GND.
######## Missing driver on net \c0/data_out[17][3]. Patching with GND.
######## Missing driver on net \c0/data_out[17][2]. Patching with GND.
######## Missing driver on net \c0/data_out[17][1]. Patching with GND.
######## Missing driver on net \c0/data_out[17][0]. Patching with GND.
######## Missing driver on net \c0/data_out[16][7]. Patching with GND.
######## Missing driver on net \c0/data_out[16][6]. Patching with GND.
######## Missing driver on net \c0/data_out[16][5]. Patching with GND.
######## Missing driver on net \c0/data_out[16][4]. Patching with GND.
######## Missing driver on net \c0/data_out[16][3]. Patching with GND.
######## Missing driver on net \c0/data_out[16][2]. Patching with GND.
######## Missing driver on net \c0/data_out[16][1]. Patching with GND.
######## Missing driver on net \c0/data_out[16][0]. Patching with GND.
######## Missing driver on net \c0/data_out[15][7]. Patching with GND.
######## Missing driver on net \c0/data_out[15][6]. Patching with GND.
######## Missing driver on net \c0/data_out[15][5]. Patching with GND.
######## Missing driver on net \c0/data_out[15][4]. Patching with GND.
######## Missing driver on net \c0/data_out[15][3]. Patching with GND.
######## Missing driver on net \c0/data_out[15][2]. Patching with GND.
######## Missing driver on net \c0/data_out[15][1]. Patching with GND.
######## Missing driver on net \c0/data_out[15][0]. Patching with GND.
######## Missing driver on net \c0/data_out[14][7]. Patching with GND.
######## Missing driver on net \c0/data_out[14][6]. Patching with GND.
######## Missing driver on net \c0/data_out[14][5]. Patching with GND.
######## Missing driver on net \c0/data_out[14][4]. Patching with GND.
######## Missing driver on net \c0/data_out[14][3]. Patching with GND.
######## Missing driver on net \c0/data_out[14][2]. Patching with GND.
######## Missing driver on net \c0/data_out[14][1]. Patching with GND.
######## Missing driver on net \c0/data_out[14][0]. Patching with GND.
######## Missing driver on net \c0/data_out[13][7]. Patching with GND.
######## Missing driver on net \c0/data_out[13][6]. Patching with GND.
######## Missing driver on net \c0/data_out[13][5]. Patching with GND.
######## Missing driver on net \c0/data_out[13][4]. Patching with GND.
######## Missing driver on net \c0/data_out[13][3]. Patching with GND.
######## Missing driver on net \c0/data_out[13][2]. Patching with GND.
######## Missing driver on net \c0/data_out[13][1]. Patching with GND.
######## Missing driver on net \c0/data_out[13][0]. Patching with GND.
######## Missing driver on net \c0/data_out[12][7]. Patching with GND.
######## Missing driver on net \c0/data_out[12][6]. Patching with GND.
######## Missing driver on net \c0/data_out[12][5]. Patching with GND.
######## Missing driver on net \c0/data_out[12][4]. Patching with GND.
######## Missing driver on net \c0/data_out[12][3]. Patching with GND.
######## Missing driver on net \c0/data_out[12][2]. Patching with GND.
######## Missing driver on net \c0/data_out[12][1]. Patching with GND.
######## Missing driver on net \c0/data_out[12][0]. Patching with GND.
######## Missing driver on net \c0/data_out[11][7]. Patching with GND.
######## Missing driver on net \c0/data_out[11][6]. Patching with GND.
######## Missing driver on net \c0/data_out[11][5]. Patching with GND.
######## Missing driver on net \c0/data_out[11][4]. Patching with GND.
######## Missing driver on net \c0/data_out[11][3]. Patching with GND.
######## Missing driver on net \c0/data_out[11][2]. Patching with GND.
######## Missing driver on net \c0/data_out[11][1]. Patching with GND.
######## Missing driver on net \c0/data_out[11][0]. Patching with GND.
######## Missing driver on net \quad_counter0/quadAbuf[30]. Patching with GND.
######## Missing driver on net \quad_counter0/quadBbuf[30]. Patching with GND.
WARNING - synthesis: quad.v(31): Register \quad_counter0/A_151 is stuck at Zero. VDB-5013
WARNING - synthesis: quad.v(34): Register \quad_counter0/A_delayed_153 is stuck at Zero. VDB-5013
WARNING - synthesis: quad.v(35): Register \quad_counter0/B_delayed_154 is stuck at Zero. VDB-5013
WARNING - synthesis: verilog/coms.v(367): Register \c0/data_out[8][7]_2185 is stuck at Zero. VDB-5013
WARNING - synthesis: verilog/coms.v(367): Register \c0/data_out[1][5]_2243 is stuck at One. VDB-5014



Removed duplicate sequential element \quad_counter0/count(32 bit), because it is equivalent to \control/PD_CONTROLLER.err_prev

WARNING - synthesis: Bit 0 of Register \c0/UART_TRANSMITTER.state is stuck at Zero
WARNING - synthesis: Bit 1 of Register \c0/UART_TRANSMITTER.state is stuck at Zero
WARNING - synthesis: Bit 2 of Register \c0/UART_TRANSMITTER.state is stuck at Zero
WARNING - synthesis: Bit 3 of Register \c0/UART_TRANSMITTER.state is stuck at Zero
WARNING - synthesis: Bit 4 of Register \c0/UART_TRANSMITTER.state is stuck at Zero
WARNING - synthesis: Skipping pad insertion on PIN_4 due to black_box_pad_pin attribute.
WARNING - synthesis: Skipping pad insertion on PIN_5 due to black_box_pad_pin attribute.
WARNING - synthesis: Skipping pad insertion on PIN_6 due to black_box_pad_pin attribute.
WARNING - synthesis: Skipping pad insertion on PIN_10 due to black_box_pad_pin attribute.
WARNING - synthesis: Skipping pad insertion on PIN_11 due to black_box_pad_pin attribute.
WARNING - synthesis: Skipping pad insertion on PIN_12 due to black_box_pad_pin attribute.
WARNING - synthesis: verilog/motorControl.v(36): Register \control/PD_CONTROLLER.err_prev_i0 is stuck at Zero. VDB-5013
WARNING - synthesis: verilog/motorControl.v(83): Register \control/PHASES_i1 is stuck at Zero. VDB-5013
WARNING - synthesis: verilog/coms.v(540): Register \c0/data_out_frame2[0]__i9 is stuck at One. VDB-5014
WARNING - synthesis: verilog/coms.v(540): Register \c0/data_out_frame2[0]__i11 is stuck at Zero. VDB-5013
Applying 1.000000 MHz constraint to all clocks

Writing scf file : template_Implmnt/template.scf

Results of NGD DRC are available in TinyFPGA_B_drc.log.

################### Begin Area Report (TinyFPGA_B)######################
Number of register bits => 356 of 7680 (4 % )
SB_CARRY => 106
SB_DFF => 201
SB_DFFE => 50
SB_DFFESR => 34
SB_DFFSR => 2
SB_DFFSS => 69
SB_GB_IO => 1
SB_IO => 14
SB_LUT4 => 911
################### End Area Report ##################

################### Begin Clock Report ######################
Clock Nets
Number of Clocks: 1
  Net : CLK_c, loads : 356
Clock Enable Nets
Number of Clock Enables: 0
Top 0 highest fanout Clock Enables:
Highest fanout non-clock nets
Top 10 highest fanout non-clock nets:
  Net : c0/n13247, loads : 64
  Net : c0/rx/n13216, loads : 62
  Net : c0/byte_transmit_counter_0, loads : 40
  Net : c0/UART_TRANSMITTER.state_1, loads : 39
  Net : c0/n1196, loads : 37
  Net : c0/n9923, loads : 34
  Net : c0/rx/rx_data_ready, loads : 33
  Net : c0/n11038, loads : 33
  Net : c0/n1557, loads : 32
  Net : c0/n10839, loads : 31
################### End Clock Report ##################

Timing Report Summary
--------------
--------------------------------------------------------------------------------
Constraint                              |   Constraint|       Actual|Levels
--------------------------------------------------------------------------------
                                        |             |             |
create_clock -period 1000.000000 -name  |             |             |
clk0 [get_nets CLK_c]                   |    1.000 MHz|   17.905 MHz|    35  
                                        |             |             |
--------------------------------------------------------------------------------


All constraints were met.


Peak Memory Usage: 182.520  MB

--------------------------------------------------------------
Elapsed CPU time for LSE flow : 3.375  secs
--------------------------------------------------------------
Current Implementation template_Implmnt its sbt path: /home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 3 seconds


"/media/external/iCEcube2/sbt_backend/bin/linux/opt/edifparser" "/media/external/iCEcube2/sbt_backend/devices/ICE40P08.dev" "/home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/template.edf " "/home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/netlist" "-pCM81" "-y/home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/constraints/pins.pcf " "-s/home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/constraints/clk.sdc " -c --devicename iCE40LP8K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:01:35

Parsing edif file: /home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/template.edf...
Parsing constraint file: /home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/constraints/pins.pcf...
start to read sdc/scf file /home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/template.scf
sdc_reader OK /home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/template.scf
start to read sdc/scf file /home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/constraints/clk.sdc
sdc_reader OK /home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/constraints/clk.sdc
Warning: Property lattice_noprune(1) in the instance hall1_input(ICE_IO) is not valid, it is ignored.
Warning: Property lattice_noprune(1) in the instance hall2_input(ICE_IO) is not valid, it is ignored.
Warning: Property lattice_noprune(1) in the instance hall3_input(ICE_IO) is not valid, it is ignored.
Warning: Property lattice_noprune(1) in the instance rx_input(ICE_IO) is not valid, it is ignored.
Warning: Property lattice_noprune(1) in the instance tx2_output(ICE_IO) is not valid, it is ignored.
Warning: Property lattice_noprune(1) in the instance tx_output(ICE_IO) is not valid, it is ignored.
Stored edif netlist at /home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B...
Warning: The terminal connectivity tx_output:LATCHINPUTVALUE is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity tx_output:INPUTCLK is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity tx_output:OUTPUTCLK is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity tx2_output:LATCHINPUTVALUE is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity tx2_output:INPUTCLK is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity tx2_output:OUTPUTCLK is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity rx_input:LATCHINPUTVALUE is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity rx_input:INPUTCLK is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity rx_input:OUTPUTENABLE is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity rx_input:OUTPUTCLK is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity hall3_input:LATCHINPUTVALUE is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity hall3_input:INPUTCLK is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity hall3_input:OUTPUTENABLE is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity hall3_input:OUTPUTCLK is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity hall2_input:LATCHINPUTVALUE is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity hall2_input:INPUTCLK is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity hall2_input:OUTPUTENABLE is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity hall2_input:OUTPUTCLK is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity hall1_input:LATCHINPUTVALUE is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity hall1_input:INPUTCLK is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity hall1_input:OUTPUTENABLE is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity hall1_input:OUTPUTCLK is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity USBPU_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity PIN_3_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity PIN_2_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity PIN_24_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity PIN_23_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity PIN_22_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity PIN_1_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity LED_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity CLK_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 000001
Warning: The terminal c0.tx2.r_Clock_Count__i0:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.tx.r_Tx_Data_i3:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.tx.r_Tx_Data_i5:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.tx.r_Tx_Data_i1:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.tx.r_Tx_Data_i4:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.tx.r_Tx_Data_i2:E is driven by default driver : VCC, Disconnecting it.

write Timing Constraint to /home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: TinyFPGA_B

EDF Parser run-time: 1 (sec)
edif parser succeed.


"/media/external/iCEcube2/sbt_backend/bin/linux/opt/sbtplacer" --des-lib "/home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --outdir "/home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/placer" --device-file "/media/external/iCEcube2/sbt_backend/devices/ICE40P08.dev" --package CM81 --deviceMarketName iCE40LP8K --sdc-file "/home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/Temp/sbt_temp.sdc" --lib-file "/media/external/iCEcube2/sbt_backend/devices/ice40LP8K.lib" --effort_level std --out-sdc-file "/home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/placer/TinyFPGA_B_pl.sdc"
starting placerrunning placerExecuting : /media/external/iCEcube2/sbt_backend/bin/linux/opt/sbtplacer --des-lib /home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B --outdir /home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/placer --device-file /media/external/iCEcube2/sbt_backend/devices/ICE40P08.dev --package CM81 --deviceMarketName iCE40LP8K --sdc-file /home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/Temp/sbt_temp.sdc --lib-file /media/external/iCEcube2/sbt_backend/devices/ice40LP8K.lib --effort_level std --out-sdc-file /home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/placer/TinyFPGA_B_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:22:02

W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_13, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_14, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_15, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_16, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_17, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_18, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_19, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_20, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_21, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_7, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_8, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_9, as it is not connected to any PAD
I2004: Option and Settings Summary
=============================================================
Device file          - /media/external/iCEcube2/sbt_backend/devices/ICE40P08.dev
Package              - CM81
Design database      - /home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B
SDC file             - /home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/Temp/sbt_temp.sdc
Output directory     - /home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/placer
Timing library       - /media/external/iCEcube2/sbt_backend/devices/ice40LP8K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: /home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B/BFPGA_DESIGN_ep
I2065: Reading device file : /media/external/iCEcube2/sbt_backend/devices/ICE40P08.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	911
    Number of DFFs      	:	356
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	106
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	14
    Number of GBIOs     	:	1
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	2
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	3
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	5
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)

W2216: SB_GB_IO 'CLK_pad' is assigned to a non-GB pin 'B2'. Replacing it with SB_IO 'CLK_pad' and SB_GB 'CLK_pad_gb'

Phase 2
I2088: Phase 2, elapsed time : 0.0 (sec)

Phase 3
Warning-1034: Found non-unate timing arc, from pin "PACKAGEPIN" to pin "DIN0" of instance "CLK_pad", in the clock network. Converting the timing arc to positive-unate
SDC-Info-1101: Duty cycle not specified for clock. Assuming 50 percent dutycycle.

Design Statistics after Packing
    Number of LUTs      	:	916
    Number of DFFs      	:	355
    Number of DFFs packed to IO	:	1
    Number of Carrys    	:	106

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	302
        LUT, DFF and CARRY	:	53
    Combinational LogicCells
        Only LUT         	:	508
        CARRY Only       	:	0
        LUT with CARRY   	:	53
    LogicCells                  :	916/7680
    PLBs                        :	166/960
    BRAMs                       :	0/32
    IOs and GBIOs               :	15/63
    PLLs                        :	0/1


I2088: Phase 3, elapsed time : 0.8 (sec)

Phase 4
I2088: Phase 4, elapsed time : 0.1 (sec)

Phase 5
I2088: Phase 5, elapsed time : 1.6 (sec)

Phase 6
I2088: Phase 6, elapsed time : 32.4 (sec)

Final Design Statistics
    Number of LUTs      	:	916
    Number of DFFs      	:	355
    Number of DFFs packed to IO	:	1
    Number of Carrys    	:	106
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	15
    Number of GBIOs     	:	0
    Number of GBs       	:	1
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0

Device Utilization Summary
    LogicCells                  :	916/7680
    PLBs                        :	207/960
    BRAMs                       :	0/32
    IOs and GBIOs               :	15/63
    PLLs                        :	0/1



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 2
Clock: CLK | Frequency: 60.37 MHz | Target: 16.00 MHz
Clock: TinyFPGA_B|CLK | Frequency: N/A | Target: 1.00 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 35.4 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"/media/external/iCEcube2/sbt_backend/bin/linux/opt/packer" "/media/external/iCEcube2/sbt_backend/devices/ICE40P08.dev" "/home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --package CM81 --outdir "/home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/packer" --DRC_only  --translator "/media/external/iCEcube2/sbt_backend/bin/sdc_translator.tcl" --src_sdc_file "/home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/placer/TinyFPGA_B_pl.sdc" --dst_sdc_file "/home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/packer/TinyFPGA_B_pk.sdc" --devicename iCE40LP8K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:02:57

Begin Packing...
initializing finish
Total HPWL cost is 3205
used logic cells: 916
Design Rule Checking Succeeded

DRC Checker run-time: 1 (sec)
packer succeed.


"/media/external/iCEcube2/sbt_backend/bin/linux/opt/packer" "/media/external/iCEcube2/sbt_backend/devices/ICE40P08.dev" "/home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --package CM81 --outdir "/home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/packer" --translator "/media/external/iCEcube2/sbt_backend/bin/sdc_translator.tcl" --src_sdc_file "/home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/placer/TinyFPGA_B_pl.sdc" --dst_sdc_file "/home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/packer/TinyFPGA_B_pk.sdc" --devicename iCE40LP8K
starting packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:02:57

Begin Packing...
running packerinitializing finish
Total HPWL cost is 3205
used logic cells: 916
Translating sdc file /home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/placer/TinyFPGA_B_pl.sdc...
Translated sdc file is /home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/packer/TinyFPGA_B_pk.sdc
Packer succeeded

Packer run-time: 1 (sec)
packer succeed.


"/media/external/iCEcube2/sbt_backend/bin/linux/opt/sbrouter" "/media/external/iCEcube2/sbt_backend/devices/ICE40P08.dev" "/home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" "/media/external/iCEcube2/sbt_backend/devices/ice40LP8K.lib" "/home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/packer/TinyFPGA_B_pk.sdc" --outdir "/home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/router" --sdf_file "/home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : /media/external/iCEcube2/sbt_backend/bin/linux/opt/sbrouter /media/external/iCEcube2/sbt_backend/devices/ICE40P08.dev /home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B /media/external/iCEcube2/sbt_backend/devices/ice40LP8K.lib /home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/packer/TinyFPGA_B_pk.sdc --outdir /home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/router --sdf_file /home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:09:33

I1203: Reading Design TinyFPGA_B
Read design time: 0
I1202: Reading Architecture of device iCE40LP8K
SDC-Info-1101: Duty cycle not specified for clock. Assuming 50 percent dutycycle.
Read device time: 8
I1209: Started routing
I1223: Total Nets : 1093 
I1212: Iteration  1 :   204 unrouted : 1 seconds
I1212: Iteration  2 :    15 unrouted : 1 seconds
I1212: Iteration  3 :     4 unrouted : 0 seconds
I1212: Iteration  4 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 3
I1206: Completed routing
I1204: Writing Design TinyFPGA_B
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 11 seconds
 total           336352K
router succeed.

"/media/external/iCEcube2/sbt_backend/bin/linux/opt/netlister" --verilog "/home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.v" --vhdl "/home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.vhd" --lib "/home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --view rt --device "/media/external/iCEcube2/sbt_backend/devices/ICE40P08.dev" --splitio  --in-sdc-file "/home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/packer/TinyFPGA_B_pk.sdc" --out-sdc-file "/home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/netlister/TinyFPGA_B_sbt.sdc"
starting netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:25:37

running netlistGenerating Verilog & VHDL netlist files ...
Writing /home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.v
Writing /home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.vhd
Netlister succeeded.

Netlister run-time: 5 (sec)
netlist succeed.


"/media/external/iCEcube2/sbt_backend/bin/linux/opt/sbtimer" --des-lib "/home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --lib-file "/media/external/iCEcube2/sbt_backend/devices/ice40LP8K.lib" --sdc-file "/home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/netlister/TinyFPGA_B_sbt.sdc" --sdf-file "/home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.sdf" --report-file "/home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/timer/TinyFPGA_B_timing.rpt" --device-file "/media/external/iCEcube2/sbt_backend/devices/ICE40P08.dev" --timing-summary
starting timerrunning timerExecuting : /media/external/iCEcube2/sbt_backend/bin/linux/opt/sbtimer --des-lib /home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B --lib-file /media/external/iCEcube2/sbt_backend/devices/ice40LP8K.lib --sdc-file /home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/netlister/TinyFPGA_B_sbt.sdc --sdf-file /home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.sdf --report-file /home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/timer/TinyFPGA_B_timing.rpt --device-file /media/external/iCEcube2/sbt_backend/devices/ICE40P08.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:08:07

Warning-1034: Found non-unate timing arc, from pin "PADIN" to pin "DIN0" of instance "CLK_pad_preio", in the clock network. Converting the timing arc to positive-unate
SDC-Info-1101: Duty cycle not specified for clock. Assuming 50 percent dutycycle.
Timer run-time: 4 seconds
timer succeed.
timer succeeded.


"/media/external/iCEcube2/sbt_backend/bin/linux/opt/bitmap" "/media/external/iCEcube2/sbt_backend/devices/ICE40P08.dev" --design "/home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --device_name iCE40LP8K --package CM81 --outdir "/home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:24:49

running bitmapBit Stream File Size: 1080760 (1M 31K 440 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 2 (sec)
bitmap succeed.
/media/external/iCEcube2/LSE/bin/lin64/synthesis -f "template_lse.prj"
starting Synthesisrunning SynthesisCopyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2015 Lattice Semiconductor Corporation,  All rights reserved.
Thu Sep 12 22:36:06 2019


Command Line:  /media/external/iCEcube2/LSE/bin/lin64/synthesis -f template_lse.prj 

INFO - synthesis: Lattice Synthesis Engine Launched.
Synthesis options:
The -a option is SBTiCE40.
The -t option is CM81.
The -d option is iCE40LP8K.
                                                          

##########################################################

### Lattice Family : SBTiCE40

### Device  : iCE40LP8K

### Package : CM81

### Number of Logic Cells: 7680

### Number of RAM4k Blocks: 32

### Number of DSP Blocks: 0

### Number of PLLs: 2

### Number of IO Pins: 178

##########################################################

                                                          

Optimization goal = Area
The -top option is not used.
Target frequency = 1.000000 MHz.
Maximum fanout = 10000.
Timing path count = 3
RWCheckOnRam = 0

BRAM utilization = 100.000000 %
DSP usage = true (default)
DSP utilization = 100 % (default)
fsm_encoding_style = auto
resolve_mixed_drivers = 0
fix_gated_clocks = 1

Mux style = auto (Default)
Use Carry Chain = true
carry_chain_length = 0
Loop Limit = 1950.
Use IO Insertion = TRUE
Use IO Reg = AUTO

Resource Sharing = TRUE
Propagate Constants = TRUE
Remove Duplicate Registers = TRUE
Output EDIF file name = template_Implmnt/template.edf.
WARNING - synthesis: Option -force_gsr will be set to false when option -output_edif/-ngo are set
ROM style = auto
RAM style = auto
The -comp option is FALSE.
The -syn option is FALSE.
-p /home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1 (searchpath added)
Verilog design file = verilog/TinyFPGA_B.v
Verilog design file = verilog/uart_rx.v
Verilog design file = verilog/uart_tx.v
Verilog design file = verilog/coms.v
Verilog design file = verilog/motorControl.v
Verilog design file = quad.v
-sdc option: SDC file input not used.
-vh2008

ERROR - synthesis: quad.v(14): quadA_delayed is not declared. VERI-1128
Synthesis failed.
Synthesis batch mode runtime 0 seconds/media/external/iCEcube2/LSE/bin/lin64/synthesis -f "template_lse.prj"
starting Synthesisrunning SynthesisCopyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2015 Lattice Semiconductor Corporation,  All rights reserved.
Thu Sep 12 22:37:11 2019


Command Line:  /media/external/iCEcube2/LSE/bin/lin64/synthesis -f template_lse.prj 

INFO - synthesis: Lattice Synthesis Engine Launched.
Synthesis options:
The -a option is SBTiCE40.
The -t option is CM81.
The -d option is iCE40LP8K.
                                                          

##########################################################

### Lattice Family : SBTiCE40

### Device  : iCE40LP8K

### Package : CM81

### Number of Logic Cells: 7680

### Number of RAM4k Blocks: 32

### Number of DSP Blocks: 0

### Number of PLLs: 2

### Number of IO Pins: 178

##########################################################

                                                          

Optimization goal = Area
The -top option is not used.
Target frequency = 1.000000 MHz.
Maximum fanout = 10000.
Timing path count = 3
RWCheckOnRam = 0

BRAM utilization = 100.000000 %
DSP usage = true (default)
DSP utilization = 100 % (default)
fsm_encoding_style = auto
resolve_mixed_drivers = 0
fix_gated_clocks = 1

Mux style = auto (Default)
Use Carry Chain = true
carry_chain_length = 0
Loop Limit = 1950.
Use IO Insertion = TRUE
Use IO Reg = AUTO

Resource Sharing = TRUE
Propagate Constants = TRUE
Remove Duplicate Registers = TRUE
Output EDIF file name = template_Implmnt/template.edf.
WARNING - synthesis: Option -force_gsr will be set to false when option -output_edif/-ngo are set
ROM style = auto
RAM style = auto
The -comp option is FALSE.
The -syn option is FALSE.
-p /home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1 (searchpath added)
Verilog design file = verilog/TinyFPGA_B.v
Verilog design file = verilog/uart_rx.v
Verilog design file = verilog/uart_tx.v
Verilog design file = verilog/coms.v
Verilog design file = verilog/motorControl.v
Verilog design file = quad.v
-sdc option: SDC file input not used.
-vh2008

ERROR - synthesis: quad.v(16): i is not declared. VERI-1128
Synthesis failed.
Synthesis batch mode runtime 0 seconds/media/external/iCEcube2/LSE/bin/lin64/synthesis -f "template_lse.prj"
starting Synthesisrunning SynthesisCopyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2015 Lattice Semiconductor Corporation,  All rights reserved.
Thu Sep 12 22:37:26 2019


Command Line:  /media/external/iCEcube2/LSE/bin/lin64/synthesis -f template_lse.prj 

INFO - synthesis: Lattice Synthesis Engine Launched.
Synthesis options:
The -a option is SBTiCE40.
The -t option is CM81.
The -d option is iCE40LP8K.
                                                          

##########################################################

### Lattice Family : SBTiCE40

### Device  : iCE40LP8K

### Package : CM81

### Number of Logic Cells: 7680

### Number of RAM4k Blocks: 32

### Number of DSP Blocks: 0

### Number of PLLs: 2

### Number of IO Pins: 178

##########################################################

                                                          

Optimization goal = Area
The -top option is not used.
Target frequency = 1.000000 MHz.
Maximum fanout = 10000.
Timing path count = 3
RWCheckOnRam = 0

BRAM utilization = 100.000000 %
DSP usage = true (default)
DSP utilization = 100 % (default)
fsm_encoding_style = auto
resolve_mixed_drivers = 0
fix_gated_clocks = 1

Mux style = auto (Default)
Use Carry Chain = true
carry_chain_length = 0
Loop Limit = 1950.
Use IO Insertion = TRUE
Use IO Reg = AUTO

Resource Sharing = TRUE
Propagate Constants = TRUE
Remove Duplicate Registers = TRUE
Output EDIF file name = template_Implmnt/template.edf.
WARNING - synthesis: Option -force_gsr will be set to false when option -output_edif/-ngo are set
ROM style = auto
RAM style = auto
The -comp option is FALSE.
The -syn option is FALSE.
-p /home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1 (searchpath added)
Verilog design file = verilog/TinyFPGA_B.v
Verilog design file = verilog/uart_rx.v
Verilog design file = verilog/uart_tx.v
Verilog design file = verilog/coms.v
Verilog design file = verilog/motorControl.v
Verilog design file = quad.v
-sdc option: SDC file input not used.
-vh2008

WARNING - synthesis: Setting TinyFPGA_B as the top-level module. To specify the top-level module explicitly, use the -top option.
Technology check ok...

Analyzing Verilog file /media/external/iCEcube2/LSE/userware/unix/SYNTHESIS_HEADERS/machxo2.v. VERI-1482
Analyzing Verilog file /media/external/iCEcube2/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v. VERI-1482
Compile design.
Compile Design Begin
Analyzing Verilog file verilog/TinyFPGA_B.v. VERI-1482
WARNING - synthesis: verilog/TinyFPGA_B.v(127): identifier PHASES is used before its declaration. VERI-1875
WARNING - synthesis: verilog/TinyFPGA_B.v(128): identifier PHASES is used before its declaration. VERI-1875
WARNING - synthesis: verilog/TinyFPGA_B.v(129): identifier PHASES is used before its declaration. VERI-1875
WARNING - synthesis: verilog/TinyFPGA_B.v(130): identifier PHASES is used before its declaration. VERI-1875
WARNING - synthesis: verilog/TinyFPGA_B.v(131): identifier PHASES is used before its declaration. VERI-1875
WARNING - synthesis: verilog/TinyFPGA_B.v(132): identifier PHASES is used before its declaration. VERI-1875
Analyzing Verilog file verilog/uart_rx.v. VERI-1482
Analyzing Verilog file verilog/uart_tx.v. VERI-1482
Analyzing Verilog file verilog/coms.v. VERI-1482
Analyzing Verilog file verilog/motorControl.v. VERI-1482
Analyzing Verilog file quad.v. VERI-1482
Analyzing Verilog file /media/external/iCEcube2/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v. VERI-1482
WARNING - synthesis: /media/external/iCEcube2/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(79): assignment to input EVERI-1214
WARNING - synthesis: /media/external/iCEcube2/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(88): assignment to input EVERI-1214
WARNING - synthesis: /media/external/iCEcube2/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(98): assignment to input EVERI-1214
WARNING - synthesis: /media/external/iCEcube2/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(108): assignment to input EVERI-1214
WARNING - synthesis: /media/external/iCEcube2/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(118): assignment to input EVERI-1214
WARNING - synthesis: /media/external/iCEcube2/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(170): assignment to input EVERI-1214
WARNING - synthesis: /media/external/iCEcube2/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(179): assignment to input EVERI-1214
WARNING - synthesis: /media/external/iCEcube2/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(189): assignment to input EVERI-1214
WARNING - synthesis: /media/external/iCEcube2/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(199): assignment to input EVERI-1214
WARNING - synthesis: /media/external/iCEcube2/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(209): assignment to input EVERI-1214
WARNING - synthesis: /media/external/iCEcube2/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(3725): empty port in module declaration. VERI-1294
Top module name (Verilog): TinyFPGA_B
INFO - synthesis: verilog/TinyFPGA_B.v(2): compiling module TinyFPGA_B. VERI-1018
INFO - synthesis: /media/external/iCEcube2/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(502): compiling module SB_IO(PIN_TYPE=6'b101001,PULLUP=1'b1). VERI-1018
INFO - synthesis: /media/external/iCEcube2/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(502): compiling module SB_IO(PIN_TYPE=6'b01,PULLUP=1'b1). VERI-1018
WARNING - synthesis: verilog/TinyFPGA_B.v(71): expression size 32 truncated to fit in target size 26. VERI-1209
INFO - synthesis: verilog/coms.v(1): compiling module coms. VERI-1018
INFO - synthesis: verilog/uart_tx.v(14): compiling module uart_tx. VERI-1018
WARNING - synthesis: verilog/uart_tx.v(70): expression size 32 truncated to fit in target size 9. VERI-1209
WARNING - synthesis: verilog/uart_tx.v(88): expression size 32 truncated to fit in target size 9. VERI-1209
WARNING - synthesis: verilog/uart_tx.v(98): expression size 32 truncated to fit in target size 3. VERI-1209
WARNING - synthesis: verilog/uart_tx.v(118): expression size 32 truncated to fit in target size 9. VERI-1209
WARNING - synthesis: verilog/coms.v(297): expression size 32 truncated to fit in target size 8. VERI-1209
WARNING - synthesis: verilog/coms.v(308): expression size 32 truncated to fit in target size 14. VERI-1209
WARNING - synthesis: verilog/coms.v(330): expression size 32 truncated to fit in target size 8. VERI-1209
WARNING - synthesis: verilog/coms.v(355): expression size 32 truncated to fit in target size 8. VERI-1209
INFO - synthesis: verilog/uart_rx.v(14): compiling module uart_rx. VERI-1018
WARNING - synthesis: verilog/uart_rx.v(80): expression size 32 truncated to fit in target size 8. VERI-1209
WARNING - synthesis: verilog/uart_rx.v(91): expression size 32 truncated to fit in target size 8. VERI-1209
WARNING - synthesis: verilog/uart_rx.v(102): expression size 32 truncated to fit in target size 3. VERI-1209
WARNING - synthesis: verilog/uart_rx.v(120): expression size 32 truncated to fit in target size 8. VERI-1209
WARNING - synthesis: verilog/coms.v(385): index 152 is out of range [151:0] for data_in_field. VERI-1216
WARNING - synthesis: verilog/coms.v(391): index 152 is out of range [151:0] for data_out_field2. VERI-1216
WARNING - synthesis: verilog/coms.v(482): expression size 32 truncated to fit in target size 8. VERI-1209
WARNING - synthesis: verilog/coms.v(21): net data_out[20][7] does not have a driver. VDB-1002
INFO - synthesis: verilog/motorControl.v(1): compiling module motorControl. VERI-1018
WARNING - synthesis: verilog/motorControl.v(82): expression size 32 truncated to fit in target size 10. VERI-1209
INFO - synthesis: quad.v(3): compiling module quad. VERI-1018
WARNING - synthesis: quad.v(9): net quadAbuf[30] does not have a driver. VDB-1002
WARNING - synthesis: quad.v(10): net quadBbuf[30] does not have a driver. VDB-1002
WARNING - synthesis: verilog/TinyFPGA_B.v(45): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/TinyFPGA_B.v(53): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/TinyFPGA_B.v(61): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/TinyFPGA_B.v(99): input port ID[7] is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/TinyFPGA_B.v(109): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/TinyFPGA_B.v(117): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/TinyFPGA_B.v(125): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
Last elaborated design is TinyFPGA_B()
Loading NGL library '/media/external/iCEcube2/LSE/xo2c00/data/xo2clib.ngl'...
Loading NGL library '/media/external/iCEcube2/LSE/or5g00/data/orc5glib.ngl'...
Top-level module name = TinyFPGA_B.
WARNING - synthesis: verilog/TinyFPGA_B.v(45): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/TinyFPGA_B.v(53): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/TinyFPGA_B.v(61): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/TinyFPGA_B.v(99): input port ID[7] is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/TinyFPGA_B.v(109): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/TinyFPGA_B.v(117): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/TinyFPGA_B.v(125): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/coms.v(21): net data_out[20][7] does not have a driver. VDB-1002
WARNING - synthesis: quad.v(9): net quadAbuf[30] does not have a driver. VDB-1002
WARNING - synthesis: quad.v(10): net quadBbuf[30] does not have a driver. VDB-1002
######## Converting I/O port PIN_1 to output.
######## Converting I/O port PIN_2 to output.
######## Converting I/O port PIN_3 to output.
######## Converting I/O port PIN_7 to input.
######## Converting I/O port PIN_8 to input.
######## Converting I/O port PIN_9 to input.
######## Converting I/O port PIN_13 to input.
######## Converting I/O port PIN_14 to input.
######## Converting I/O port PIN_15 to input.
######## Converting I/O port PIN_16 to input.
######## Converting I/O port PIN_17 to input.
######## Converting I/O port PIN_18 to input.
######## Converting I/O port PIN_19 to input.
######## Converting I/O port PIN_20 to input.
######## Converting I/O port PIN_21 to input.
######## Converting I/O port PIN_22 to output.
######## Converting I/O port PIN_23 to output.
######## Converting I/O port PIN_24 to output.
WARNING - synthesis: verilog/coms.v(9): net \c0/ID[7] does not have a driver. VDB-1002
######## Missing driver on net \c0/ID[7]. Patching with GND.
######## Missing driver on net \c0/ID[6]. Patching with GND.
######## Missing driver on net \c0/ID[5]. Patching with GND.
######## Missing driver on net \c0/ID[4]. Patching with GND.
######## Missing driver on net \c0/ID[3]. Patching with GND.
######## Missing driver on net \c0/ID[2]. Patching with GND.
######## Missing driver on net \c0/ID[1]. Patching with GND.
######## Missing driver on net \c0/ID[0]. Patching with GND.
######## Missing driver on net \c0/data_out[20][7]. Patching with GND.
######## Missing driver on net \c0/data_out[20][6]. Patching with GND.
######## Missing driver on net \c0/data_out[20][5]. Patching with GND.
######## Missing driver on net \c0/data_out[20][4]. Patching with GND.
######## Missing driver on net \c0/data_out[20][3]. Patching with GND.
######## Missing driver on net \c0/data_out[20][2]. Patching with GND.
######## Missing driver on net \c0/data_out[20][1]. Patching with GND.
######## Missing driver on net \c0/data_out[20][0]. Patching with GND.
######## Missing driver on net \c0/data_out[19][7]. Patching with GND.
######## Missing driver on net \c0/data_out[19][6]. Patching with GND.
######## Missing driver on net \c0/data_out[19][5]. Patching with GND.
######## Missing driver on net \c0/data_out[19][4]. Patching with GND.
######## Missing driver on net \c0/data_out[19][3]. Patching with GND.
######## Missing driver on net \c0/data_out[19][2]. Patching with GND.
######## Missing driver on net \c0/data_out[19][1]. Patching with GND.
######## Missing driver on net \c0/data_out[19][0]. Patching with GND.
######## Missing driver on net \c0/data_out[18][7]. Patching with GND.
######## Missing driver on net \c0/data_out[18][6]. Patching with GND.
######## Missing driver on net \c0/data_out[18][5]. Patching with GND.
######## Missing driver on net \c0/data_out[18][4]. Patching with GND.
######## Missing driver on net \c0/data_out[18][3]. Patching with GND.
######## Missing driver on net \c0/data_out[18][2]. Patching with GND.
######## Missing driver on net \c0/data_out[18][1]. Patching with GND.
######## Missing driver on net \c0/data_out[18][0]. Patching with GND.
######## Missing driver on net \c0/data_out[17][7]. Patching with GND.
######## Missing driver on net \c0/data_out[17][6]. Patching with GND.
######## Missing driver on net \c0/data_out[17][5]. Patching with GND.
######## Missing driver on net \c0/data_out[17][4]. Patching with GND.
######## Missing driver on net \c0/data_out[17][3]. Patching with GND.
######## Missing driver on net \c0/data_out[17][2]. Patching with GND.
######## Missing driver on net \c0/data_out[17][1]. Patching with GND.
######## Missing driver on net \c0/data_out[17][0]. Patching with GND.
######## Missing driver on net \c0/data_out[16][7]. Patching with GND.
######## Missing driver on net \c0/data_out[16][6]. Patching with GND.
######## Missing driver on net \c0/data_out[16][5]. Patching with GND.
######## Missing driver on net \c0/data_out[16][4]. Patching with GND.
######## Missing driver on net \c0/data_out[16][3]. Patching with GND.
######## Missing driver on net \c0/data_out[16][2]. Patching with GND.
######## Missing driver on net \c0/data_out[16][1]. Patching with GND.
######## Missing driver on net \c0/data_out[16][0]. Patching with GND.
######## Missing driver on net \c0/data_out[15][7]. Patching with GND.
######## Missing driver on net \c0/data_out[15][6]. Patching with GND.
######## Missing driver on net \c0/data_out[15][5]. Patching with GND.
######## Missing driver on net \c0/data_out[15][4]. Patching with GND.
######## Missing driver on net \c0/data_out[15][3]. Patching with GND.
######## Missing driver on net \c0/data_out[15][2]. Patching with GND.
######## Missing driver on net \c0/data_out[15][1]. Patching with GND.
######## Missing driver on net \c0/data_out[15][0]. Patching with GND.
######## Missing driver on net \c0/data_out[14][7]. Patching with GND.
######## Missing driver on net \c0/data_out[14][6]. Patching with GND.
######## Missing driver on net \c0/data_out[14][5]. Patching with GND.
######## Missing driver on net \c0/data_out[14][4]. Patching with GND.
######## Missing driver on net \c0/data_out[14][3]. Patching with GND.
######## Missing driver on net \c0/data_out[14][2]. Patching with GND.
######## Missing driver on net \c0/data_out[14][1]. Patching with GND.
######## Missing driver on net \c0/data_out[14][0]. Patching with GND.
######## Missing driver on net \c0/data_out[13][7]. Patching with GND.
######## Missing driver on net \c0/data_out[13][6]. Patching with GND.
######## Missing driver on net \c0/data_out[13][5]. Patching with GND.
######## Missing driver on net \c0/data_out[13][4]. Patching with GND.
######## Missing driver on net \c0/data_out[13][3]. Patching with GND.
######## Missing driver on net \c0/data_out[13][2]. Patching with GND.
######## Missing driver on net \c0/data_out[13][1]. Patching with GND.
######## Missing driver on net \c0/data_out[13][0]. Patching with GND.
######## Missing driver on net \c0/data_out[12][7]. Patching with GND.
######## Missing driver on net \c0/data_out[12][6]. Patching with GND.
######## Missing driver on net \c0/data_out[12][5]. Patching with GND.
######## Missing driver on net \c0/data_out[12][4]. Patching with GND.
######## Missing driver on net \c0/data_out[12][3]. Patching with GND.
######## Missing driver on net \c0/data_out[12][2]. Patching with GND.
######## Missing driver on net \c0/data_out[12][1]. Patching with GND.
######## Missing driver on net \c0/data_out[12][0]. Patching with GND.
######## Missing driver on net \c0/data_out[11][7]. Patching with GND.
######## Missing driver on net \c0/data_out[11][6]. Patching with GND.
######## Missing driver on net \c0/data_out[11][5]. Patching with GND.
######## Missing driver on net \c0/data_out[11][4]. Patching with GND.
######## Missing driver on net \c0/data_out[11][3]. Patching with GND.
######## Missing driver on net \c0/data_out[11][2]. Patching with GND.
######## Missing driver on net \c0/data_out[11][1]. Patching with GND.
######## Missing driver on net \c0/data_out[11][0]. Patching with GND.
######## Missing driver on net \quad_counter0/quadAbuf[30]. Patching with GND.
######## Missing driver on net \quad_counter0/quadBbuf[30]. Patching with GND.
WARNING - synthesis: quad.v(31): Register \quad_counter0/quadAbuf[29]_89 is stuck at Zero. VDB-5013
WARNING - synthesis: verilog/coms.v(367): Register \c0/data_out[8][7]_2185 is stuck at Zero. VDB-5013
WARNING - synthesis: verilog/coms.v(367): Register \c0/data_out[1][5]_2243 is stuck at One. VDB-5014



WARNING - synthesis: Bit 0 of Register \c0/UART_TRANSMITTER.state is stuck at Zero
WARNING - synthesis: Bit 1 of Register \c0/UART_TRANSMITTER.state is stuck at Zero
WARNING - synthesis: Bit 2 of Register \c0/UART_TRANSMITTER.state is stuck at Zero
WARNING - synthesis: Bit 3 of Register \c0/UART_TRANSMITTER.state is stuck at Zero
WARNING - synthesis: Bit 4 of Register \c0/UART_TRANSMITTER.state is stuck at Zero
WARNING - synthesis: Skipping pad insertion on PIN_4 due to black_box_pad_pin attribute.
WARNING - synthesis: Skipping pad insertion on PIN_5 due to black_box_pad_pin attribute.
WARNING - synthesis: Skipping pad insertion on PIN_6 due to black_box_pad_pin attribute.
WARNING - synthesis: Skipping pad insertion on PIN_10 due to black_box_pad_pin attribute.
WARNING - synthesis: Skipping pad insertion on PIN_11 due to black_box_pad_pin attribute.
WARNING - synthesis: Skipping pad insertion on PIN_12 due to black_box_pad_pin attribute.
WARNING - synthesis: verilog/coms.v(540): Register \c0/data_out_frame2[0]__i9 is stuck at One. VDB-5014
WARNING - synthesis: verilog/coms.v(540): Register \c0/data_out_frame2[0]__i11 is stuck at Zero. VDB-5013
Applying 1.000000 MHz constraint to all clocks

Writing scf file : template_Implmnt/template.scf

Results of NGD DRC are available in TinyFPGA_B_drc.log.

################### Begin Area Report (TinyFPGA_B)######################
Number of register bits => 479 of 7680 (6 % )
SB_CARRY => 199
SB_DFF => 308
SB_DFFE => 73
SB_DFFESR => 26
SB_DFFSR => 2
SB_DFFSS => 70
SB_GB_IO => 1
SB_IO => 16
SB_LUT4 => 1294
################### End Area Report ##################

################### Begin Clock Report ######################
Clock Nets
Number of Clocks: 1
  Net : CLK_c, loads : 479
Clock Enable Nets
Number of Clock Enables: 0
Top 0 highest fanout Clock Enables:
Highest fanout non-clock nets
Top 10 highest fanout non-clock nets:
  Net : c0/n13772, loads : 66
  Net : quad_counter0/n1819, loads : 63
  Net : c0/rx/n16982, loads : 62
  Net : c0/n11740, loads : 46
  Net : c0/UART_TRANSMITTER.state_1, loads : 43
  Net : c0/byte_transmit_counter_0, loads : 40
  Net : c0/byte_transmit_counter2_0, loads : 37
  Net : c0/n1201, loads : 36
  Net : c0/n11630, loads : 35
  Net : c0/rx/rx_data_ready, loads : 34
################### End Clock Report ##################

Timing Report Summary
--------------
--------------------------------------------------------------------------------
Constraint                              |   Constraint|       Actual|Levels
--------------------------------------------------------------------------------
                                        |             |             |
create_clock -period 1000.000000 -name  |             |             |
clk0 [get_nets CLK_c]                   |    1.000 MHz|   17.246 MHz|    37  
                                        |             |             |
--------------------------------------------------------------------------------


All constraints were met.


Peak Memory Usage: 183.109  MB

--------------------------------------------------------------
Elapsed CPU time for LSE flow : 4.012  secs
--------------------------------------------------------------
Current Implementation template_Implmnt its sbt path: /home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 4 seconds


"/media/external/iCEcube2/sbt_backend/bin/linux/opt/edifparser" "/media/external/iCEcube2/sbt_backend/devices/ICE40P08.dev" "/home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/template.edf " "/home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/netlist" "-pCM81" "-y/home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/constraints/pins.pcf " "-s/home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/constraints/clk.sdc " -c --devicename iCE40LP8K
starting edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:01:35

running edif parserParsing edif file: /home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/template.edf...
Parsing constraint file: /home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/constraints/pins.pcf...
start to read sdc/scf file /home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/template.scf
sdc_reader OK /home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/template.scf
start to read sdc/scf file /home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/constraints/clk.sdc
sdc_reader OK /home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/constraints/clk.sdc
Warning: Property lattice_noprune(1) in the instance hall1_input(ICE_IO) is not valid, it is ignored.
Warning: Property lattice_noprune(1) in the instance hall2_input(ICE_IO) is not valid, it is ignored.
Warning: Property lattice_noprune(1) in the instance hall3_input(ICE_IO) is not valid, it is ignored.
Warning: Property lattice_noprune(1) in the instance rx_input(ICE_IO) is not valid, it is ignored.
Warning: Property lattice_noprune(1) in the instance tx2_output(ICE_IO) is not valid, it is ignored.
Warning: Property lattice_noprune(1) in the instance tx_output(ICE_IO) is not valid, it is ignored.
Stored edif netlist at /home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B...
Warning: The terminal connectivity tx_output:LATCHINPUTVALUE is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity tx_output:INPUTCLK is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity tx_output:OUTPUTCLK is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity tx2_output:LATCHINPUTVALUE is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity tx2_output:INPUTCLK is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity tx2_output:OUTPUTCLK is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity rx_input:LATCHINPUTVALUE is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity rx_input:INPUTCLK is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity rx_input:OUTPUTENABLE is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity rx_input:OUTPUTCLK is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity hall3_input:LATCHINPUTVALUE is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity hall3_input:INPUTCLK is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity hall3_input:OUTPUTENABLE is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity hall3_input:OUTPUTCLK is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity hall2_input:LATCHINPUTVALUE is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity hall2_input:INPUTCLK is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity hall2_input:OUTPUTENABLE is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity hall2_input:OUTPUTCLK is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity hall1_input:LATCHINPUTVALUE is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity hall1_input:INPUTCLK is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity hall1_input:OUTPUTENABLE is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity hall1_input:OUTPUTCLK is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity USBPU_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity PIN_8_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity PIN_7_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity PIN_3_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity PIN_2_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity PIN_24_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity PIN_23_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity PIN_22_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity PIN_1_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity LED_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity CLK_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 000001
Warning: The terminal c0.byte_transmit_counter__i7:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.byte_transmit_counter__i3:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.byte_transmit_counter__i5:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.byte_transmit_counter__i6:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.byte_transmit_counter__i4:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.byte_transmit_counter__i1:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.byte_transmit_counter__i2:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.tx2.r_Bit_Index_i0:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.tx.r_Tx_Data_i3:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.tx.r_Tx_Data_i2:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.tx.r_Tx_Data_i1:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.tx.r_Clock_Count__i8:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.tx.r_Clock_Count__i7:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.tx.r_Clock_Count__i6:E is driven by default driver : VCC, Disconnecting it.

write Timing Constraint to /home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: TinyFPGA_B

EDF Parser run-time: 1 (sec)
edif parser succeed.


"/media/external/iCEcube2/sbt_backend/bin/linux/opt/sbtplacer" --des-lib "/home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --outdir "/home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/placer" --device-file "/media/external/iCEcube2/sbt_backend/devices/ICE40P08.dev" --package CM81 --deviceMarketName iCE40LP8K --sdc-file "/home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/Temp/sbt_temp.sdc" --lib-file "/media/external/iCEcube2/sbt_backend/devices/ice40LP8K.lib" --effort_level std --out-sdc-file "/home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/placer/TinyFPGA_B_pl.sdc"
starting placerrunning placerExecuting : /media/external/iCEcube2/sbt_backend/bin/linux/opt/sbtplacer --des-lib /home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B --outdir /home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/placer --device-file /media/external/iCEcube2/sbt_backend/devices/ICE40P08.dev --package CM81 --deviceMarketName iCE40LP8K --sdc-file /home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/Temp/sbt_temp.sdc --lib-file /media/external/iCEcube2/sbt_backend/devices/ice40LP8K.lib --effort_level std --out-sdc-file /home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/placer/TinyFPGA_B_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:22:02

W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_13, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_14, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_15, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_16, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_17, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_18, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_19, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_20, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_21, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_9, as it is not connected to any PAD
I2004: Option and Settings Summary
=============================================================
Device file          - /media/external/iCEcube2/sbt_backend/devices/ICE40P08.dev
Package              - CM81
Design database      - /home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B
SDC file             - /home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/Temp/sbt_temp.sdc
Output directory     - /home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/placer
Timing library       - /media/external/iCEcube2/sbt_backend/devices/ice40LP8K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: /home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B/BFPGA_DESIGN_ep
I2065: Reading device file : /media/external/iCEcube2/sbt_backend/devices/ICE40P08.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	1294
    Number of DFFs      	:	479
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	199
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	16
    Number of GBIOs     	:	1
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0


Phase 1
I2077: Start design legalization
W2216: SB_GB_IO 'CLK_pad' is assigned to a non-GB pin 'B2'. Replacing it with SB_IO 'CLK_pad' and SB_GB 'CLK_pad_gb'

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	7
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	2
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	9
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.0 (sec)

Phase 3
Warning-1034: Found non-unate timing arc, from pin "PACKAGEPIN" to pin "DIN0" of instance "CLK_pad", in the clock network. Converting the timing arc to positive-unate
SDC-Info-1101: Duty cycle not specified for clock. Assuming 50 percent dutycycle.

Design Statistics after Packing
    Number of LUTs      	:	1304
    Number of DFFs      	:	470
    Number of DFFs packed to IO	:	9
    Number of Carrys    	:	199

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	415
        LUT, DFF and CARRY	:	55
    Combinational LogicCells
        Only LUT         	:	691
        CARRY Only       	:	1
        LUT with CARRY   	:	143
    LogicCells                  :	1305/7680
    PLBs                        :	220/960
    BRAMs                       :	0/32
    IOs and GBIOs               :	17/63
    PLLs                        :	0/1


I2088: Phase 3, elapsed time : 1.2 (sec)

Phase 4
I2088: Phase 4, elapsed time : 0.2 (sec)

Phase 5
I2088: Phase 5, elapsed time : 2.5 (sec)

Phase 6
I2088: Phase 6, elapsed time : 57.0 (sec)

Final Design Statistics
    Number of LUTs      	:	1304
    Number of DFFs      	:	470
    Number of DFFs packed to IO	:	9
    Number of Carrys    	:	199
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	17
    Number of GBIOs     	:	0
    Number of GBs       	:	1
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0

Device Utilization Summary
    LogicCells                  :	1305/7680
    PLBs                        :	247/960
    BRAMs                       :	0/32
    IOs and GBIOs               :	17/63
    PLLs                        :	0/1



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 2
Clock: CLK | Frequency: 46.35 MHz | Target: 16.00 MHz
Clock: TinyFPGA_B|CLK | Frequency: N/A | Target: 1.00 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 61.4 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"/media/external/iCEcube2/sbt_backend/bin/linux/opt/packer" "/media/external/iCEcube2/sbt_backend/devices/ICE40P08.dev" "/home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --package CM81 --outdir "/home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/packer" --DRC_only  --translator "/media/external/iCEcube2/sbt_backend/bin/sdc_translator.tcl" --src_sdc_file "/home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/placer/TinyFPGA_B_pl.sdc" --dst_sdc_file "/home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/packer/TinyFPGA_B_pk.sdc" --devicename iCE40LP8K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:02:57

Begin Packing...
initializing finish
Total HPWL cost is 5081
used logic cells: 1305
Design Rule Checking Succeeded

DRC Checker run-time: 1 (sec)
packer succeed.


"/media/external/iCEcube2/sbt_backend/bin/linux/opt/packer" "/media/external/iCEcube2/sbt_backend/devices/ICE40P08.dev" "/home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --package CM81 --outdir "/home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/packer" --translator "/media/external/iCEcube2/sbt_backend/bin/sdc_translator.tcl" --src_sdc_file "/home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/placer/TinyFPGA_B_pl.sdc" --dst_sdc_file "/home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/packer/TinyFPGA_B_pk.sdc" --devicename iCE40LP8K
starting packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:02:57

Begin Packing...
running packerinitializing finish
Total HPWL cost is 5081
used logic cells: 1305
Translating sdc file /home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/placer/TinyFPGA_B_pl.sdc...
Translated sdc file is /home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/packer/TinyFPGA_B_pk.sdc
Packer succeeded

Packer run-time: 1 (sec)
packer succeed.


"/media/external/iCEcube2/sbt_backend/bin/linux/opt/sbrouter" "/media/external/iCEcube2/sbt_backend/devices/ICE40P08.dev" "/home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" "/media/external/iCEcube2/sbt_backend/devices/ice40LP8K.lib" "/home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/packer/TinyFPGA_B_pk.sdc" --outdir "/home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/router" --sdf_file "/home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : /media/external/iCEcube2/sbt_backend/bin/linux/opt/sbrouter /media/external/iCEcube2/sbt_backend/devices/ICE40P08.dev /home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B /media/external/iCEcube2/sbt_backend/devices/ice40LP8K.lib /home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/packer/TinyFPGA_B_pk.sdc --outdir /home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/router --sdf_file /home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:09:33

I1203: Reading Design TinyFPGA_B
Read design time: 0
I1202: Reading Architecture of device iCE40LP8K
SDC-Info-1101: Duty cycle not specified for clock. Assuming 50 percent dutycycle.
Read device time: 9
I1209: Started routing
I1223: Total Nets : 1593 
I1212: Iteration  1 :   346 unrouted : 2 seconds
I1212: Iteration  2 :    49 unrouted : 0 seconds
I1212: Iteration  3 :    15 unrouted : 1 seconds
I1212: Iteration  4 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 4
I1206: Completed routing
I1204: Writing Design TinyFPGA_B
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 13 seconds
 total           340852K
router succeed.

"/media/external/iCEcube2/sbt_backend/bin/linux/opt/netlister" --verilog "/home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.v" --vhdl "/home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.vhd" --lib "/home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --view rt --device "/media/external/iCEcube2/sbt_backend/devices/ICE40P08.dev" --splitio  --in-sdc-file "/home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/packer/TinyFPGA_B_pk.sdc" --out-sdc-file "/home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/netlister/TinyFPGA_B_sbt.sdc"
starting netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:25:37

running netlistGenerating Verilog & VHDL netlist files ...
Writing /home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.v
Writing /home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.vhd
Netlister succeeded.

Netlister run-time: 6 (sec)
netlist succeed.


"/media/external/iCEcube2/sbt_backend/bin/linux/opt/sbtimer" --des-lib "/home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --lib-file "/media/external/iCEcube2/sbt_backend/devices/ice40LP8K.lib" --sdc-file "/home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/netlister/TinyFPGA_B_sbt.sdc" --sdf-file "/home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.sdf" --report-file "/home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/timer/TinyFPGA_B_timing.rpt" --device-file "/media/external/iCEcube2/sbt_backend/devices/ICE40P08.dev" --timing-summary
starting timerrunning timerExecuting : /media/external/iCEcube2/sbt_backend/bin/linux/opt/sbtimer --des-lib /home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B --lib-file /media/external/iCEcube2/sbt_backend/devices/ice40LP8K.lib --sdc-file /home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/netlister/TinyFPGA_B_sbt.sdc --sdf-file /home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.sdf --report-file /home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/timer/TinyFPGA_B_timing.rpt --device-file /media/external/iCEcube2/sbt_backend/devices/ICE40P08.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:08:07

Warning-1034: Found non-unate timing arc, from pin "PADIN" to pin "DIN0" of instance "CLK_pad_preio", in the clock network. Converting the timing arc to positive-unate
SDC-Info-1101: Duty cycle not specified for clock. Assuming 50 percent dutycycle.
Timer run-time: 6 seconds
timer succeed.
timer succeeded.


"/media/external/iCEcube2/sbt_backend/bin/linux/opt/bitmap" "/media/external/iCEcube2/sbt_backend/devices/ICE40P08.dev" --design "/home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --device_name iCE40LP8K --package CM81 --outdir "/home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:24:49

running bitmapBit Stream File Size: 1080760 (1M 31K 440 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 2 (sec)
bitmap succeed.
/media/external/iCEcube2/LSE/bin/lin64/synthesis -f "template_lse.prj"
starting Synthesisrunning SynthesisCopyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2015 Lattice Semiconductor Corporation,  All rights reserved.
Thu Sep 12 22:40:17 2019


Command Line:  /media/external/iCEcube2/LSE/bin/lin64/synthesis -f template_lse.prj 

INFO - synthesis: Lattice Synthesis Engine Launched.
Synthesis options:
The -a option is SBTiCE40.
The -t option is CM81.
The -d option is iCE40LP8K.
                                                          

##########################################################

### Lattice Family : SBTiCE40

### Device  : iCE40LP8K

### Package : CM81

### Number of Logic Cells: 7680

### Number of RAM4k Blocks: 32

### Number of DSP Blocks: 0

### Number of PLLs: 2

### Number of IO Pins: 178

##########################################################

                                                          

Optimization goal = Area
The -top option is not used.
Target frequency = 1.000000 MHz.
Maximum fanout = 10000.
Timing path count = 3
RWCheckOnRam = 0

BRAM utilization = 100.000000 %
DSP usage = true (default)
DSP utilization = 100 % (default)
fsm_encoding_style = auto
resolve_mixed_drivers = 0
fix_gated_clocks = 1

Mux style = auto (Default)
Use Carry Chain = true
carry_chain_length = 0
Loop Limit = 1950.
Use IO Insertion = TRUE
Use IO Reg = AUTO

Resource Sharing = TRUE
Propagate Constants = TRUE
Remove Duplicate Registers = TRUE
Output EDIF file name = template_Implmnt/template.edf.
WARNING - synthesis: Option -force_gsr will be set to false when option -output_edif/-ngo are set
ROM style = auto
RAM style = auto
The -comp option is FALSE.
The -syn option is FALSE.
-p /home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1 (searchpath added)
Verilog design file = verilog/TinyFPGA_B.v
Verilog design file = verilog/uart_rx.v
Verilog design file = verilog/uart_tx.v
Verilog design file = verilog/coms.v
Verilog design file = verilog/motorControl.v
Verilog design file = quad.v
-sdc option: SDC file input not used.
-vh2008

WARNING - synthesis: Setting TinyFPGA_B as the top-level module. To specify the top-level module explicitly, use the -top option.
Technology check ok...

Analyzing Verilog file /media/external/iCEcube2/LSE/userware/unix/SYNTHESIS_HEADERS/machxo2.v. VERI-1482
Analyzing Verilog file /media/external/iCEcube2/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v. VERI-1482
Compile design.
Compile Design Begin
Analyzing Verilog file verilog/TinyFPGA_B.v. VERI-1482
WARNING - synthesis: verilog/TinyFPGA_B.v(127): identifier PHASES is used before its declaration. VERI-1875
WARNING - synthesis: verilog/TinyFPGA_B.v(128): identifier PHASES is used before its declaration. VERI-1875
WARNING - synthesis: verilog/TinyFPGA_B.v(129): identifier PHASES is used before its declaration. VERI-1875
WARNING - synthesis: verilog/TinyFPGA_B.v(130): identifier PHASES is used before its declaration. VERI-1875
WARNING - synthesis: verilog/TinyFPGA_B.v(131): identifier PHASES is used before its declaration. VERI-1875
WARNING - synthesis: verilog/TinyFPGA_B.v(132): identifier PHASES is used before its declaration. VERI-1875
Analyzing Verilog file verilog/uart_rx.v. VERI-1482
Analyzing Verilog file verilog/uart_tx.v. VERI-1482
Analyzing Verilog file verilog/coms.v. VERI-1482
Analyzing Verilog file verilog/motorControl.v. VERI-1482
Analyzing Verilog file quad.v. VERI-1482
Analyzing Verilog file /media/external/iCEcube2/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v. VERI-1482
WARNING - synthesis: /media/external/iCEcube2/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(79): assignment to input EVERI-1214
WARNING - synthesis: /media/external/iCEcube2/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(88): assignment to input EVERI-1214
WARNING - synthesis: /media/external/iCEcube2/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(98): assignment to input EVERI-1214
WARNING - synthesis: /media/external/iCEcube2/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(108): assignment to input EVERI-1214
WARNING - synthesis: /media/external/iCEcube2/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(118): assignment to input EVERI-1214
WARNING - synthesis: /media/external/iCEcube2/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(170): assignment to input EVERI-1214
WARNING - synthesis: /media/external/iCEcube2/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(179): assignment to input EVERI-1214
WARNING - synthesis: /media/external/iCEcube2/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(189): assignment to input EVERI-1214
WARNING - synthesis: /media/external/iCEcube2/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(199): assignment to input EVERI-1214
WARNING - synthesis: /media/external/iCEcube2/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(209): assignment to input EVERI-1214
WARNING - synthesis: /media/external/iCEcube2/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(3725): empty port in module declaration. VERI-1294
Top module name (Verilog): TinyFPGA_B
INFO - synthesis: verilog/TinyFPGA_B.v(2): compiling module TinyFPGA_B. VERI-1018
INFO - synthesis: /media/external/iCEcube2/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(502): compiling module SB_IO(PIN_TYPE=6'b101001,PULLUP=1'b1). VERI-1018
INFO - synthesis: /media/external/iCEcube2/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(502): compiling module SB_IO(PIN_TYPE=6'b01,PULLUP=1'b1). VERI-1018
WARNING - synthesis: verilog/TinyFPGA_B.v(71): expression size 32 truncated to fit in target size 26. VERI-1209
INFO - synthesis: verilog/coms.v(1): compiling module coms. VERI-1018
INFO - synthesis: verilog/uart_tx.v(14): compiling module uart_tx. VERI-1018
WARNING - synthesis: verilog/uart_tx.v(70): expression size 32 truncated to fit in target size 9. VERI-1209
WARNING - synthesis: verilog/uart_tx.v(88): expression size 32 truncated to fit in target size 9. VERI-1209
WARNING - synthesis: verilog/uart_tx.v(98): expression size 32 truncated to fit in target size 3. VERI-1209
WARNING - synthesis: verilog/uart_tx.v(118): expression size 32 truncated to fit in target size 9. VERI-1209
WARNING - synthesis: verilog/coms.v(297): expression size 32 truncated to fit in target size 8. VERI-1209
WARNING - synthesis: verilog/coms.v(308): expression size 32 truncated to fit in target size 14. VERI-1209
WARNING - synthesis: verilog/coms.v(330): expression size 32 truncated to fit in target size 8. VERI-1209
WARNING - synthesis: verilog/coms.v(355): expression size 32 truncated to fit in target size 8. VERI-1209
INFO - synthesis: verilog/uart_rx.v(14): compiling module uart_rx. VERI-1018
WARNING - synthesis: verilog/uart_rx.v(80): expression size 32 truncated to fit in target size 8. VERI-1209
WARNING - synthesis: verilog/uart_rx.v(91): expression size 32 truncated to fit in target size 8. VERI-1209
WARNING - synthesis: verilog/uart_rx.v(102): expression size 32 truncated to fit in target size 3. VERI-1209
WARNING - synthesis: verilog/uart_rx.v(120): expression size 32 truncated to fit in target size 8. VERI-1209
WARNING - synthesis: verilog/coms.v(385): index 152 is out of range [151:0] for data_in_field. VERI-1216
WARNING - synthesis: verilog/coms.v(391): index 152 is out of range [151:0] for data_out_field2. VERI-1216
WARNING - synthesis: verilog/coms.v(482): expression size 32 truncated to fit in target size 8. VERI-1209
WARNING - synthesis: verilog/coms.v(21): net data_out[20][7] does not have a driver. VDB-1002
INFO - synthesis: verilog/motorControl.v(1): compiling module motorControl. VERI-1018
WARNING - synthesis: verilog/motorControl.v(82): expression size 32 truncated to fit in target size 10. VERI-1209
INFO - synthesis: quad.v(3): compiling module quad. VERI-1018
WARNING - synthesis: quad.v(9): net quadAbuf[30] does not have a driver. VDB-1002
WARNING - synthesis: quad.v(10): net quadBbuf[30] does not have a driver. VDB-1002
WARNING - synthesis: verilog/TinyFPGA_B.v(45): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/TinyFPGA_B.v(53): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/TinyFPGA_B.v(61): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/TinyFPGA_B.v(99): input port ID[7] is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/TinyFPGA_B.v(109): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/TinyFPGA_B.v(117): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/TinyFPGA_B.v(125): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
Last elaborated design is TinyFPGA_B()
Loading NGL library '/media/external/iCEcube2/LSE/xo2c00/data/xo2clib.ngl'...
Loading NGL library '/media/external/iCEcube2/LSE/or5g00/data/orc5glib.ngl'...
Top-level module name = TinyFPGA_B.
WARNING - synthesis: verilog/TinyFPGA_B.v(45): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/TinyFPGA_B.v(53): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/TinyFPGA_B.v(61): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/TinyFPGA_B.v(99): input port ID[7] is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/TinyFPGA_B.v(109): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/TinyFPGA_B.v(117): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/TinyFPGA_B.v(125): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/coms.v(21): net data_out[20][7] does not have a driver. VDB-1002
WARNING - synthesis: quad.v(9): net quadAbuf[30] does not have a driver. VDB-1002
WARNING - synthesis: quad.v(10): net quadBbuf[30] does not have a driver. VDB-1002
######## Converting I/O port PIN_1 to output.
######## Converting I/O port PIN_2 to output.
######## Converting I/O port PIN_3 to output.
######## Converting I/O port PIN_7 to input.
######## Converting I/O port PIN_8 to input.
######## Converting I/O port PIN_9 to input.
######## Converting I/O port PIN_13 to input.
######## Converting I/O port PIN_14 to input.
######## Converting I/O port PIN_15 to input.
######## Converting I/O port PIN_16 to input.
######## Converting I/O port PIN_17 to input.
######## Converting I/O port PIN_18 to input.
######## Converting I/O port PIN_19 to input.
######## Converting I/O port PIN_20 to input.
######## Converting I/O port PIN_21 to input.
######## Converting I/O port PIN_22 to output.
######## Converting I/O port PIN_23 to output.
######## Converting I/O port PIN_24 to output.
WARNING - synthesis: verilog/coms.v(9): net \c0/ID[7] does not have a driver. VDB-1002
######## Missing driver on net \c0/ID[7]. Patching with GND.
######## Missing driver on net \c0/ID[6]. Patching with GND.
######## Missing driver on net \c0/ID[5]. Patching with GND.
######## Missing driver on net \c0/ID[4]. Patching with GND.
######## Missing driver on net \c0/ID[3]. Patching with GND.
######## Missing driver on net \c0/ID[2]. Patching with GND.
######## Missing driver on net \c0/ID[1]. Patching with GND.
######## Missing driver on net \c0/ID[0]. Patching with GND.
######## Missing driver on net \c0/data_out[20][7]. Patching with GND.
######## Missing driver on net \c0/data_out[20][6]. Patching with GND.
######## Missing driver on net \c0/data_out[20][5]. Patching with GND.
######## Missing driver on net \c0/data_out[20][4]. Patching with GND.
######## Missing driver on net \c0/data_out[20][3]. Patching with GND.
######## Missing driver on net \c0/data_out[20][2]. Patching with GND.
######## Missing driver on net \c0/data_out[20][1]. Patching with GND.
######## Missing driver on net \c0/data_out[20][0]. Patching with GND.
######## Missing driver on net \c0/data_out[19][7]. Patching with GND.
######## Missing driver on net \c0/data_out[19][6]. Patching with GND.
######## Missing driver on net \c0/data_out[19][5]. Patching with GND.
######## Missing driver on net \c0/data_out[19][4]. Patching with GND.
######## Missing driver on net \c0/data_out[19][3]. Patching with GND.
######## Missing driver on net \c0/data_out[19][2]. Patching with GND.
######## Missing driver on net \c0/data_out[19][1]. Patching with GND.
######## Missing driver on net \c0/data_out[19][0]. Patching with GND.
######## Missing driver on net \c0/data_out[18][7]. Patching with GND.
######## Missing driver on net \c0/data_out[18][6]. Patching with GND.
######## Missing driver on net \c0/data_out[18][5]. Patching with GND.
######## Missing driver on net \c0/data_out[18][4]. Patching with GND.
######## Missing driver on net \c0/data_out[18][3]. Patching with GND.
######## Missing driver on net \c0/data_out[18][2]. Patching with GND.
######## Missing driver on net \c0/data_out[18][1]. Patching with GND.
######## Missing driver on net \c0/data_out[18][0]. Patching with GND.
######## Missing driver on net \c0/data_out[17][7]. Patching with GND.
######## Missing driver on net \c0/data_out[17][6]. Patching with GND.
######## Missing driver on net \c0/data_out[17][5]. Patching with GND.
######## Missing driver on net \c0/data_out[17][4]. Patching with GND.
######## Missing driver on net \c0/data_out[17][3]. Patching with GND.
######## Missing driver on net \c0/data_out[17][2]. Patching with GND.
######## Missing driver on net \c0/data_out[17][1]. Patching with GND.
######## Missing driver on net \c0/data_out[17][0]. Patching with GND.
######## Missing driver on net \c0/data_out[16][7]. Patching with GND.
######## Missing driver on net \c0/data_out[16][6]. Patching with GND.
######## Missing driver on net \c0/data_out[16][5]. Patching with GND.
######## Missing driver on net \c0/data_out[16][4]. Patching with GND.
######## Missing driver on net \c0/data_out[16][3]. Patching with GND.
######## Missing driver on net \c0/data_out[16][2]. Patching with GND.
######## Missing driver on net \c0/data_out[16][1]. Patching with GND.
######## Missing driver on net \c0/data_out[16][0]. Patching with GND.
######## Missing driver on net \c0/data_out[15][7]. Patching with GND.
######## Missing driver on net \c0/data_out[15][6]. Patching with GND.
######## Missing driver on net \c0/data_out[15][5]. Patching with GND.
######## Missing driver on net \c0/data_out[15][4]. Patching with GND.
######## Missing driver on net \c0/data_out[15][3]. Patching with GND.
######## Missing driver on net \c0/data_out[15][2]. Patching with GND.
######## Missing driver on net \c0/data_out[15][1]. Patching with GND.
######## Missing driver on net \c0/data_out[15][0]. Patching with GND.
######## Missing driver on net \c0/data_out[14][7]. Patching with GND.
######## Missing driver on net \c0/data_out[14][6]. Patching with GND.
######## Missing driver on net \c0/data_out[14][5]. Patching with GND.
######## Missing driver on net \c0/data_out[14][4]. Patching with GND.
######## Missing driver on net \c0/data_out[14][3]. Patching with GND.
######## Missing driver on net \c0/data_out[14][2]. Patching with GND.
######## Missing driver on net \c0/data_out[14][1]. Patching with GND.
######## Missing driver on net \c0/data_out[14][0]. Patching with GND.
######## Missing driver on net \c0/data_out[13][7]. Patching with GND.
######## Missing driver on net \c0/data_out[13][6]. Patching with GND.
######## Missing driver on net \c0/data_out[13][5]. Patching with GND.
######## Missing driver on net \c0/data_out[13][4]. Patching with GND.
######## Missing driver on net \c0/data_out[13][3]. Patching with GND.
######## Missing driver on net \c0/data_out[13][2]. Patching with GND.
######## Missing driver on net \c0/data_out[13][1]. Patching with GND.
######## Missing driver on net \c0/data_out[13][0]. Patching with GND.
######## Missing driver on net \c0/data_out[12][7]. Patching with GND.
######## Missing driver on net \c0/data_out[12][6]. Patching with GND.
######## Missing driver on net \c0/data_out[12][5]. Patching with GND.
######## Missing driver on net \c0/data_out[12][4]. Patching with GND.
######## Missing driver on net \c0/data_out[12][3]. Patching with GND.
######## Missing driver on net \c0/data_out[12][2]. Patching with GND.
######## Missing driver on net \c0/data_out[12][1]. Patching with GND.
######## Missing driver on net \c0/data_out[12][0]. Patching with GND.
######## Missing driver on net \c0/data_out[11][7]. Patching with GND.
######## Missing driver on net \c0/data_out[11][6]. Patching with GND.
######## Missing driver on net \c0/data_out[11][5]. Patching with GND.
######## Missing driver on net \c0/data_out[11][4]. Patching with GND.
######## Missing driver on net \c0/data_out[11][3]. Patching with GND.
######## Missing driver on net \c0/data_out[11][2]. Patching with GND.
######## Missing driver on net \c0/data_out[11][1]. Patching with GND.
######## Missing driver on net \c0/data_out[11][0]. Patching with GND.
######## Missing driver on net \quad_counter0/quadAbuf[30]. Patching with GND.
######## Missing driver on net \quad_counter0/quadBbuf[30]. Patching with GND.
WARNING - synthesis: quad.v(31): Register \quad_counter0/quadAbuf[29]_89 is stuck at Zero. VDB-5013
WARNING - synthesis: verilog/coms.v(367): Register \c0/data_out[8][7]_2185 is stuck at Zero. VDB-5013
WARNING - synthesis: verilog/coms.v(367): Register \c0/data_out[1][5]_2243 is stuck at One. VDB-5014



WARNING - synthesis: Bit 0 of Register \c0/UART_TRANSMITTER.state is stuck at Zero
WARNING - synthesis: Bit 1 of Register \c0/UART_TRANSMITTER.state is stuck at Zero
WARNING - synthesis: Bit 2 of Register \c0/UART_TRANSMITTER.state is stuck at Zero
WARNING - synthesis: Bit 3 of Register \c0/UART_TRANSMITTER.state is stuck at Zero
WARNING - synthesis: Bit 4 of Register \c0/UART_TRANSMITTER.state is stuck at Zero
WARNING - synthesis: Skipping pad insertion on PIN_4 due to black_box_pad_pin attribute.
WARNING - synthesis: Skipping pad insertion on PIN_5 due to black_box_pad_pin attribute.
WARNING - synthesis: Skipping pad insertion on PIN_6 due to black_box_pad_pin attribute.
WARNING - synthesis: Skipping pad insertion on PIN_10 due to black_box_pad_pin attribute.
WARNING - synthesis: Skipping pad insertion on PIN_11 due to black_box_pad_pin attribute.
WARNING - synthesis: Skipping pad insertion on PIN_12 due to black_box_pad_pin attribute.
WARNING - synthesis: verilog/coms.v(540): Register \c0/data_out_frame2[0]__i9 is stuck at One. VDB-5014
WARNING - synthesis: verilog/coms.v(540): Register \c0/data_out_frame2[0]__i11 is stuck at Zero. VDB-5013
Applying 1.000000 MHz constraint to all clocks

Writing scf file : template_Implmnt/template.scf

Results of NGD DRC are available in TinyFPGA_B_drc.log.

################### Begin Area Report (TinyFPGA_B)######################
Number of register bits => 479 of 7680 (6 % )
SB_CARRY => 230
SB_DFF => 311
SB_DFFE => 71
SB_DFFESR => 26
SB_DFFSR => 2
SB_DFFSS => 69
SB_GB_IO => 1
SB_IO => 16
SB_LUT4 => 1374
################### End Area Report ##################

################### Begin Clock Report ######################
Clock Nets
Number of Clocks: 1
  Net : CLK_c, loads : 479
Clock Enable Nets
Number of Clock Enables: 0
Top 0 highest fanout Clock Enables:
Highest fanout non-clock nets
Top 10 highest fanout non-clock nets:
  Net : c0/n1201, loads : 67
  Net : quad_counter0/n1820, loads : 63
  Net : c0/rx/n19111, loads : 62
  Net : c0/FRAME_MATCHER.state_0, loads : 52
  Net : c0/n11747, loads : 46
  Net : c0/UART_TRANSMITTER.state_1, loads : 43
  Net : c0/n13950, loads : 42
  Net : c0/UART_TRANSMITTER.state_0, loads : 41
  Net : c0/byte_transmit_counter_0, loads : 40
  Net : c0/byte_transmit_counter2_0, loads : 38
################### End Clock Report ##################

Timing Report Summary
--------------
--------------------------------------------------------------------------------
Constraint                              |   Constraint|       Actual|Levels
--------------------------------------------------------------------------------
                                        |             |             |
create_clock -period 1000.000000 -name  |             |             |
clk0 [get_nets CLK_c]                   |    1.000 MHz|   17.085 MHz|    37  
                                        |             |             |
--------------------------------------------------------------------------------


All constraints were met.


Peak Memory Usage: 186.117  MB

--------------------------------------------------------------
Elapsed CPU time for LSE flow : 4.380  secs
--------------------------------------------------------------
Current Implementation template_Implmnt its sbt path: /home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 4 seconds


"/media/external/iCEcube2/sbt_backend/bin/linux/opt/edifparser" "/media/external/iCEcube2/sbt_backend/devices/ICE40P08.dev" "/home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/template.edf " "/home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/netlist" "-pCM81" "-y/home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/constraints/pins.pcf " "-s/home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/constraints/clk.sdc " -c --devicename iCE40LP8K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:01:35

Parsing edif file: /home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/template.edf...
Parsing constraint file: /home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/constraints/pins.pcf...
start to read sdc/scf file /home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/template.scf
sdc_reader OK /home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/template.scf
start to read sdc/scf file /home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/constraints/clk.sdc
sdc_reader OK /home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/constraints/clk.sdc
Warning: Property lattice_noprune(1) in the instance hall1_input(ICE_IO) is not valid, it is ignored.
Warning: Property lattice_noprune(1) in the instance hall2_input(ICE_IO) is not valid, it is ignored.
Warning: Property lattice_noprune(1) in the instance hall3_input(ICE_IO) is not valid, it is ignored.
Warning: Property lattice_noprune(1) in the instance rx_input(ICE_IO) is not valid, it is ignored.
Warning: Property lattice_noprune(1) in the instance tx2_output(ICE_IO) is not valid, it is ignored.
Warning: Property lattice_noprune(1) in the instance tx_output(ICE_IO) is not valid, it is ignored.
Stored edif netlist at /home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B...
Warning: The terminal connectivity tx_output:LATCHINPUTVALUE is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity tx_output:INPUTCLK is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity tx_output:OUTPUTCLK is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity tx2_output:LATCHINPUTVALUE is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity tx2_output:INPUTCLK is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity tx2_output:OUTPUTCLK is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity rx_input:LATCHINPUTVALUE is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity rx_input:INPUTCLK is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity rx_input:OUTPUTENABLE is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity rx_input:OUTPUTCLK is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity hall3_input:LATCHINPUTVALUE is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity hall3_input:INPUTCLK is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity hall3_input:OUTPUTENABLE is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity hall3_input:OUTPUTCLK is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity hall2_input:LATCHINPUTVALUE is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity hall2_input:INPUTCLK is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity hall2_input:OUTPUTENABLE is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity hall2_input:OUTPUTCLK is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity hall1_input:LATCHINPUTVALUE is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity hall1_input:INPUTCLK is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity hall1_input:OUTPUTENABLE is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity hall1_input:OUTPUTCLK is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity USBPU_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity PIN_8_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity PIN_7_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity PIN_3_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity PIN_2_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity PIN_24_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity PIN_23_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity PIN_22_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity PIN_1_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity LED_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity CLK_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 000001
Warning: The terminal c0.byte_transmit_counter__i6:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.byte_transmit_counter__i1:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.byte_transmit_counter__i5:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.byte_transmit_counter__i4:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.byte_transmit_counter__i7:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.byte_transmit_counter__i3:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.byte_transmit_counter__i2:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.rx.r_Bit_Index_i0:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.rx.r_Rx_DV_52:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.tx2.r_Bit_Index_i0:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.tx.r_Clock_Count__i8:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.tx.r_Clock_Count__i7:E is driven by default driver : VCC, Disconnecting it.

write Timing Constraint to /home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: TinyFPGA_B

EDF Parser run-time: 0 (sec)
edif parser succeed.


"/media/external/iCEcube2/sbt_backend/bin/linux/opt/sbtplacer" --des-lib "/home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --outdir "/home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/placer" --device-file "/media/external/iCEcube2/sbt_backend/devices/ICE40P08.dev" --package CM81 --deviceMarketName iCE40LP8K --sdc-file "/home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/Temp/sbt_temp.sdc" --lib-file "/media/external/iCEcube2/sbt_backend/devices/ice40LP8K.lib" --effort_level std --out-sdc-file "/home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/placer/TinyFPGA_B_pl.sdc"
starting placerrunning placerExecuting : /media/external/iCEcube2/sbt_backend/bin/linux/opt/sbtplacer --des-lib /home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B --outdir /home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/placer --device-file /media/external/iCEcube2/sbt_backend/devices/ICE40P08.dev --package CM81 --deviceMarketName iCE40LP8K --sdc-file /home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/Temp/sbt_temp.sdc --lib-file /media/external/iCEcube2/sbt_backend/devices/ice40LP8K.lib --effort_level std --out-sdc-file /home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/placer/TinyFPGA_B_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:22:02

W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_13, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_14, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_15, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_16, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_17, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_18, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_19, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_20, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_21, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_9, as it is not connected to any PAD
I2004: Option and Settings Summary
=============================================================
Device file          - /media/external/iCEcube2/sbt_backend/devices/ICE40P08.dev
Package              - CM81
Design database      - /home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B
SDC file             - /home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/Temp/sbt_temp.sdc
Output directory     - /home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/placer
Timing library       - /media/external/iCEcube2/sbt_backend/devices/ice40LP8K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: /home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B/BFPGA_DESIGN_ep
I2065: Reading device file : /media/external/iCEcube2/sbt_backend/devices/ICE40P08.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	1374
    Number of DFFs      	:	479
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	230
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	16
    Number of GBIOs     	:	1
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0


Phase 1
I2077: Start design legalization
W2216: SB_GB_IO 'CLK_pad' is assigned to a non-GB pin 'B2'. Replacing it with SB_IO 'CLK_pad' and SB_GB 'CLK_pad_gb'

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	6
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	1
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	1
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	8
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.0 (sec)

Phase 3
Warning-1034: Found non-unate timing arc, from pin "PACKAGEPIN" to pin "DIN0" of instance "CLK_pad", in the clock network. Converting the timing arc to positive-unate
SDC-Info-1101: Duty cycle not specified for clock. Assuming 50 percent dutycycle.

Design Statistics after Packing
    Number of LUTs      	:	1383
    Number of DFFs      	:	470
    Number of DFFs packed to IO	:	9
    Number of Carrys    	:	230

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	415
        LUT, DFF and CARRY	:	55
    Combinational LogicCells
        Only LUT         	:	739
        CARRY Only       	:	1
        LUT with CARRY   	:	174
    LogicCells                  :	1384/7680
    PLBs                        :	221/960
    BRAMs                       :	0/32
    IOs and GBIOs               :	17/63
    PLLs                        :	0/1


I2088: Phase 3, elapsed time : 1.3 (sec)

Phase 4
I2088: Phase 4, elapsed time : 0.2 (sec)

Phase 5
I2088: Phase 5, elapsed time : 3.6 (sec)

Phase 6
I2088: Phase 6, elapsed time : 59.9 (sec)

Final Design Statistics
    Number of LUTs      	:	1383
    Number of DFFs      	:	470
    Number of DFFs packed to IO	:	9
    Number of Carrys    	:	230
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	17
    Number of GBIOs     	:	0
    Number of GBs       	:	1
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0

Device Utilization Summary
    LogicCells                  :	1384/7680
    PLBs                        :	272/960
    BRAMs                       :	0/32
    IOs and GBIOs               :	17/63
    PLLs                        :	0/1



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 2
Clock: CLK | Frequency: 50.37 MHz | Target: 16.00 MHz
Clock: TinyFPGA_B|CLK | Frequency: N/A | Target: 1.00 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 65.5 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"/media/external/iCEcube2/sbt_backend/bin/linux/opt/packer" "/media/external/iCEcube2/sbt_backend/devices/ICE40P08.dev" "/home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --package CM81 --outdir "/home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/packer" --DRC_only  --translator "/media/external/iCEcube2/sbt_backend/bin/sdc_translator.tcl" --src_sdc_file "/home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/placer/TinyFPGA_B_pl.sdc" --dst_sdc_file "/home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/packer/TinyFPGA_B_pk.sdc" --devicename iCE40LP8K
starting packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:02:57

Begin Packing...
running packerinitializing finish
Total HPWL cost is 5603
used logic cells: 1384
Design Rule Checking Succeeded

DRC Checker run-time: 1 (sec)
packer succeed.


"/media/external/iCEcube2/sbt_backend/bin/linux/opt/packer" "/media/external/iCEcube2/sbt_backend/devices/ICE40P08.dev" "/home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --package CM81 --outdir "/home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/packer" --translator "/media/external/iCEcube2/sbt_backend/bin/sdc_translator.tcl" --src_sdc_file "/home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/placer/TinyFPGA_B_pl.sdc" --dst_sdc_file "/home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/packer/TinyFPGA_B_pk.sdc" --devicename iCE40LP8K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:02:57

Begin Packing...
initializing finish
Total HPWL cost is 5603
used logic cells: 1384
Translating sdc file /home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/placer/TinyFPGA_B_pl.sdc...
Translated sdc file is /home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/packer/TinyFPGA_B_pk.sdc
Packer succeeded

Packer run-time: 1 (sec)
packer succeed.


"/media/external/iCEcube2/sbt_backend/bin/linux/opt/sbrouter" "/media/external/iCEcube2/sbt_backend/devices/ICE40P08.dev" "/home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" "/media/external/iCEcube2/sbt_backend/devices/ice40LP8K.lib" "/home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/packer/TinyFPGA_B_pk.sdc" --outdir "/home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/router" --sdf_file "/home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : /media/external/iCEcube2/sbt_backend/bin/linux/opt/sbrouter /media/external/iCEcube2/sbt_backend/devices/ICE40P08.dev /home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B /media/external/iCEcube2/sbt_backend/devices/ice40LP8K.lib /home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/packer/TinyFPGA_B_pk.sdc --outdir /home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/router --sdf_file /home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:09:33

I1203: Reading Design TinyFPGA_B
Read design time: 0
I1202: Reading Architecture of device iCE40LP8K
SDC-Info-1101: Duty cycle not specified for clock. Assuming 50 percent dutycycle.
Read device time: 8
I1209: Started routing
I1223: Total Nets : 1717 
I1212: Iteration  1 :   336 unrouted : 3 seconds
I1212: Iteration  2 :    46 unrouted : 1 seconds
I1212: Iteration  3 :     8 unrouted : 0 seconds
I1212: Iteration  4 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 5
I1206: Completed routing
I1204: Writing Design TinyFPGA_B
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 13 seconds
 total           341704K
router succeed.

"/media/external/iCEcube2/sbt_backend/bin/linux/opt/netlister" --verilog "/home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.v" --vhdl "/home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.vhd" --lib "/home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --view rt --device "/media/external/iCEcube2/sbt_backend/devices/ICE40P08.dev" --splitio  --in-sdc-file "/home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/packer/TinyFPGA_B_pk.sdc" --out-sdc-file "/home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/netlister/TinyFPGA_B_sbt.sdc"
starting netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:25:37

running netlistGenerating Verilog & VHDL netlist files ...
Writing /home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.v
Writing /home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.vhd
Netlister succeeded.

Netlister run-time: 7 (sec)
netlist succeed.


"/media/external/iCEcube2/sbt_backend/bin/linux/opt/sbtimer" --des-lib "/home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --lib-file "/media/external/iCEcube2/sbt_backend/devices/ice40LP8K.lib" --sdc-file "/home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/netlister/TinyFPGA_B_sbt.sdc" --sdf-file "/home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.sdf" --report-file "/home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/timer/TinyFPGA_B_timing.rpt" --device-file "/media/external/iCEcube2/sbt_backend/devices/ICE40P08.dev" --timing-summary
starting timerrunning timerExecuting : /media/external/iCEcube2/sbt_backend/bin/linux/opt/sbtimer --des-lib /home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B --lib-file /media/external/iCEcube2/sbt_backend/devices/ice40LP8K.lib --sdc-file /home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/netlister/TinyFPGA_B_sbt.sdc --sdf-file /home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.sdf --report-file /home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/timer/TinyFPGA_B_timing.rpt --device-file /media/external/iCEcube2/sbt_backend/devices/ICE40P08.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:08:07

Warning-1034: Found non-unate timing arc, from pin "PADIN" to pin "DIN0" of instance "CLK_pad_preio", in the clock network. Converting the timing arc to positive-unate
SDC-Info-1101: Duty cycle not specified for clock. Assuming 50 percent dutycycle.
Timer run-time: 6 seconds
timer succeed.
timer succeeded.


"/media/external/iCEcube2/sbt_backend/bin/linux/opt/bitmap" "/media/external/iCEcube2/sbt_backend/devices/ICE40P08.dev" --design "/home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --device_name iCE40LP8K --package CM81 --outdir "/home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:24:49

running bitmapBit Stream File Size: 1080760 (1M 31K 440 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 2 (sec)
bitmap succeed.
/media/external/iCEcube2/LSE/bin/lin64/synthesis -f "template_lse.prj"
starting Synthesisrunning SynthesisCopyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2015 Lattice Semiconductor Corporation,  All rights reserved.
Thu Sep 12 22:47:06 2019


Command Line:  /media/external/iCEcube2/LSE/bin/lin64/synthesis -f template_lse.prj 

INFO - synthesis: Lattice Synthesis Engine Launched.
Synthesis options:
The -a option is SBTiCE40.
The -t option is CM81.
The -d option is iCE40LP8K.
                                                          

##########################################################

### Lattice Family : SBTiCE40

### Device  : iCE40LP8K

### Package : CM81

### Number of Logic Cells: 7680

### Number of RAM4k Blocks: 32

### Number of DSP Blocks: 0

### Number of PLLs: 2

### Number of IO Pins: 178

##########################################################

                                                          

Optimization goal = Area
The -top option is not used.
Target frequency = 1.000000 MHz.
Maximum fanout = 10000.
Timing path count = 3
RWCheckOnRam = 0

BRAM utilization = 100.000000 %
DSP usage = true (default)
DSP utilization = 100 % (default)
fsm_encoding_style = auto
resolve_mixed_drivers = 0
fix_gated_clocks = 1

Mux style = auto (Default)
Use Carry Chain = true
carry_chain_length = 0
Loop Limit = 1950.
Use IO Insertion = TRUE
Use IO Reg = AUTO

Resource Sharing = TRUE
Propagate Constants = TRUE
Remove Duplicate Registers = TRUE
Output EDIF file name = template_Implmnt/template.edf.
WARNING - synthesis: Option -force_gsr will be set to false when option -output_edif/-ngo are set
ROM style = auto
RAM style = auto
The -comp option is FALSE.
The -syn option is FALSE.
-p /home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1 (searchpath added)
Verilog design file = verilog/TinyFPGA_B.v
Verilog design file = verilog/uart_rx.v
Verilog design file = verilog/uart_tx.v
Verilog design file = verilog/coms.v
Verilog design file = verilog/motorControl.v
Verilog design file = quad.v
-sdc option: SDC file input not used.
-vh2008

ERROR - synthesis: verilog/coms.v(510): procedural assignment to a non-register setpoint is not permitted. VERI-1100
Synthesis failed.
Synthesis batch mode runtime 0 seconds/media/external/iCEcube2/LSE/bin/lin64/synthesis -f "template_lse.prj"
starting Synthesisrunning SynthesisCopyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2015 Lattice Semiconductor Corporation,  All rights reserved.
Thu Sep 12 22:47:34 2019


Command Line:  /media/external/iCEcube2/LSE/bin/lin64/synthesis -f template_lse.prj 

INFO - synthesis: Lattice Synthesis Engine Launched.
Synthesis options:
The -a option is SBTiCE40.
The -t option is CM81.
The -d option is iCE40LP8K.
                                                          

##########################################################

### Lattice Family : SBTiCE40

### Device  : iCE40LP8K

### Package : CM81

### Number of Logic Cells: 7680

### Number of RAM4k Blocks: 32

### Number of DSP Blocks: 0

### Number of PLLs: 2

### Number of IO Pins: 178

##########################################################

                                                          

Optimization goal = Area
The -top option is not used.
Target frequency = 1.000000 MHz.
Maximum fanout = 10000.
Timing path count = 3
RWCheckOnRam = 0

BRAM utilization = 100.000000 %
DSP usage = true (default)
DSP utilization = 100 % (default)
fsm_encoding_style = auto
resolve_mixed_drivers = 0
fix_gated_clocks = 1

Mux style = auto (Default)
Use Carry Chain = true
carry_chain_length = 0
Loop Limit = 1950.
Use IO Insertion = TRUE
Use IO Reg = AUTO

Resource Sharing = TRUE
Propagate Constants = TRUE
Remove Duplicate Registers = TRUE
Output EDIF file name = template_Implmnt/template.edf.
WARNING - synthesis: Option -force_gsr will be set to false when option -output_edif/-ngo are set
ROM style = auto
RAM style = auto
The -comp option is FALSE.
The -syn option is FALSE.
-p /home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1 (searchpath added)
Verilog design file = verilog/TinyFPGA_B.v
Verilog design file = verilog/uart_rx.v
Verilog design file = verilog/uart_tx.v
Verilog design file = verilog/coms.v
Verilog design file = verilog/motorControl.v
Verilog design file = quad.v
-sdc option: SDC file input not used.
-vh2008

WARNING - synthesis: Setting TinyFPGA_B as the top-level module. To specify the top-level module explicitly, use the -top option.
Technology check ok...

Analyzing Verilog file /media/external/iCEcube2/LSE/userware/unix/SYNTHESIS_HEADERS/machxo2.v. VERI-1482
Analyzing Verilog file /media/external/iCEcube2/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v. VERI-1482
Compile design.
Compile Design Begin
Analyzing Verilog file verilog/TinyFPGA_B.v. VERI-1482
WARNING - synthesis: verilog/TinyFPGA_B.v(122): identifier PHASES is used before its declaration. VERI-1875
WARNING - synthesis: verilog/TinyFPGA_B.v(123): identifier PHASES is used before its declaration. VERI-1875
WARNING - synthesis: verilog/TinyFPGA_B.v(124): identifier PHASES is used before its declaration. VERI-1875
WARNING - synthesis: verilog/TinyFPGA_B.v(125): identifier PHASES is used before its declaration. VERI-1875
WARNING - synthesis: verilog/TinyFPGA_B.v(126): identifier PHASES is used before its declaration. VERI-1875
WARNING - synthesis: verilog/TinyFPGA_B.v(127): identifier PHASES is used before its declaration. VERI-1875
Analyzing Verilog file verilog/uart_rx.v. VERI-1482
Analyzing Verilog file verilog/uart_tx.v. VERI-1482
Analyzing Verilog file verilog/coms.v. VERI-1482
Analyzing Verilog file verilog/motorControl.v. VERI-1482
Analyzing Verilog file quad.v. VERI-1482
Analyzing Verilog file /media/external/iCEcube2/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v. VERI-1482
WARNING - synthesis: /media/external/iCEcube2/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(79): assignment to input EVERI-1214
WARNING - synthesis: /media/external/iCEcube2/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(88): assignment to input EVERI-1214
WARNING - synthesis: /media/external/iCEcube2/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(98): assignment to input EVERI-1214
WARNING - synthesis: /media/external/iCEcube2/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(108): assignment to input EVERI-1214
WARNING - synthesis: /media/external/iCEcube2/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(118): assignment to input EVERI-1214
WARNING - synthesis: /media/external/iCEcube2/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(170): assignment to input EVERI-1214
WARNING - synthesis: /media/external/iCEcube2/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(179): assignment to input EVERI-1214
WARNING - synthesis: /media/external/iCEcube2/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(189): assignment to input EVERI-1214
WARNING - synthesis: /media/external/iCEcube2/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(199): assignment to input EVERI-1214
WARNING - synthesis: /media/external/iCEcube2/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(209): assignment to input EVERI-1214
WARNING - synthesis: /media/external/iCEcube2/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(3725): empty port in module declaration. VERI-1294
Top module name (Verilog): TinyFPGA_B
INFO - synthesis: verilog/TinyFPGA_B.v(2): compiling module TinyFPGA_B. VERI-1018
INFO - synthesis: /media/external/iCEcube2/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(502): compiling module SB_IO(PIN_TYPE=6'b101001,PULLUP=1'b1). VERI-1018
INFO - synthesis: /media/external/iCEcube2/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(502): compiling module SB_IO(PIN_TYPE=6'b01,PULLUP=1'b1). VERI-1018
WARNING - synthesis: verilog/TinyFPGA_B.v(71): expression size 32 truncated to fit in target size 26. VERI-1209
INFO - synthesis: verilog/coms.v(1): compiling module coms. VERI-1018
INFO - synthesis: verilog/uart_tx.v(14): compiling module uart_tx. VERI-1018
WARNING - synthesis: verilog/uart_tx.v(70): expression size 32 truncated to fit in target size 9. VERI-1209
WARNING - synthesis: verilog/uart_tx.v(88): expression size 32 truncated to fit in target size 9. VERI-1209
WARNING - synthesis: verilog/uart_tx.v(98): expression size 32 truncated to fit in target size 3. VERI-1209
WARNING - synthesis: verilog/uart_tx.v(118): expression size 32 truncated to fit in target size 9. VERI-1209
WARNING - synthesis: verilog/coms.v(298): expression size 32 truncated to fit in target size 8. VERI-1209
WARNING - synthesis: verilog/coms.v(309): expression size 32 truncated to fit in target size 14. VERI-1209
WARNING - synthesis: verilog/coms.v(332): expression size 32 truncated to fit in target size 8. VERI-1209
WARNING - synthesis: verilog/coms.v(357): expression size 32 truncated to fit in target size 8. VERI-1209
INFO - synthesis: verilog/uart_rx.v(14): compiling module uart_rx. VERI-1018
WARNING - synthesis: verilog/uart_rx.v(80): expression size 32 truncated to fit in target size 8. VERI-1209
WARNING - synthesis: verilog/uart_rx.v(91): expression size 32 truncated to fit in target size 8. VERI-1209
WARNING - synthesis: verilog/uart_rx.v(102): expression size 32 truncated to fit in target size 3. VERI-1209
WARNING - synthesis: verilog/uart_rx.v(120): expression size 32 truncated to fit in target size 8. VERI-1209
WARNING - synthesis: verilog/coms.v(387): index 152 is out of range [151:0] for data_in_field. VERI-1216
WARNING - synthesis: verilog/coms.v(393): index 152 is out of range [151:0] for data_out_field2. VERI-1216
WARNING - synthesis: verilog/coms.v(484): expression size 32 truncated to fit in target size 8. VERI-1209
WARNING - synthesis: verilog/coms.v(21): net data_out[20][7] does not have a driver. VDB-1002
INFO - synthesis: verilog/motorControl.v(1): compiling module motorControl. VERI-1018
WARNING - synthesis: verilog/motorControl.v(82): expression size 32 truncated to fit in target size 10. VERI-1209
INFO - synthesis: quad.v(3): compiling module quad. VERI-1018
WARNING - synthesis: quad.v(9): net quadAbuf[30] does not have a driver. VDB-1002
WARNING - synthesis: quad.v(10): net quadBbuf[30] does not have a driver. VDB-1002
WARNING - synthesis: verilog/TinyFPGA_B.v(45): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/TinyFPGA_B.v(53): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/TinyFPGA_B.v(61): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/TinyFPGA_B.v(94): input port ID[7] is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/TinyFPGA_B.v(104): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/TinyFPGA_B.v(112): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/TinyFPGA_B.v(120): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
Last elaborated design is TinyFPGA_B()
Loading NGL library '/media/external/iCEcube2/LSE/xo2c00/data/xo2clib.ngl'...
Loading NGL library '/media/external/iCEcube2/LSE/or5g00/data/orc5glib.ngl'...
Top-level module name = TinyFPGA_B.
WARNING - synthesis: verilog/TinyFPGA_B.v(45): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/TinyFPGA_B.v(53): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/TinyFPGA_B.v(61): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/TinyFPGA_B.v(94): input port ID[7] is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/TinyFPGA_B.v(104): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/TinyFPGA_B.v(112): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/TinyFPGA_B.v(120): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/coms.v(21): net data_out[20][7] does not have a driver. VDB-1002
WARNING - synthesis: quad.v(9): net quadAbuf[30] does not have a driver. VDB-1002
WARNING - synthesis: quad.v(10): net quadBbuf[30] does not have a driver. VDB-1002
######## Converting I/O port PIN_1 to output.
######## Converting I/O port PIN_2 to output.
######## Converting I/O port PIN_3 to output.
######## Converting I/O port PIN_7 to input.
######## Converting I/O port PIN_8 to input.
######## Converting I/O port PIN_9 to input.
######## Converting I/O port PIN_13 to input.
######## Converting I/O port PIN_14 to input.
######## Converting I/O port PIN_15 to input.
######## Converting I/O port PIN_16 to input.
######## Converting I/O port PIN_17 to input.
######## Converting I/O port PIN_18 to input.
######## Converting I/O port PIN_19 to input.
######## Converting I/O port PIN_20 to input.
######## Converting I/O port PIN_21 to input.
######## Converting I/O port PIN_22 to output.
######## Converting I/O port PIN_23 to output.
######## Converting I/O port PIN_24 to output.
WARNING - synthesis: verilog/coms.v(9): net \c0/ID[7] does not have a driver. VDB-1002
######## Missing driver on net \c0/ID[7]. Patching with GND.
######## Missing driver on net \c0/ID[6]. Patching with GND.
######## Missing driver on net \c0/ID[5]. Patching with GND.
######## Missing driver on net \c0/ID[4]. Patching with GND.
######## Missing driver on net \c0/ID[3]. Patching with GND.
######## Missing driver on net \c0/ID[2]. Patching with GND.
######## Missing driver on net \c0/ID[1]. Patching with GND.
######## Missing driver on net \c0/ID[0]. Patching with GND.
######## Missing driver on net \c0/data_out[20][7]. Patching with GND.
######## Missing driver on net \c0/data_out[20][6]. Patching with GND.
######## Missing driver on net \c0/data_out[20][5]. Patching with GND.
######## Missing driver on net \c0/data_out[20][4]. Patching with GND.
######## Missing driver on net \c0/data_out[20][3]. Patching with GND.
######## Missing driver on net \c0/data_out[20][2]. Patching with GND.
######## Missing driver on net \c0/data_out[20][1]. Patching with GND.
######## Missing driver on net \c0/data_out[20][0]. Patching with GND.
######## Missing driver on net \c0/data_out[19][7]. Patching with GND.
######## Missing driver on net \c0/data_out[19][6]. Patching with GND.
######## Missing driver on net \c0/data_out[19][5]. Patching with GND.
######## Missing driver on net \c0/data_out[19][4]. Patching with GND.
######## Missing driver on net \c0/data_out[19][3]. Patching with GND.
######## Missing driver on net \c0/data_out[19][2]. Patching with GND.
######## Missing driver on net \c0/data_out[19][1]. Patching with GND.
######## Missing driver on net \c0/data_out[19][0]. Patching with GND.
######## Missing driver on net \c0/data_out[18][7]. Patching with GND.
######## Missing driver on net \c0/data_out[18][6]. Patching with GND.
######## Missing driver on net \c0/data_out[18][5]. Patching with GND.
######## Missing driver on net \c0/data_out[18][4]. Patching with GND.
######## Missing driver on net \c0/data_out[18][3]. Patching with GND.
######## Missing driver on net \c0/data_out[18][2]. Patching with GND.
######## Missing driver on net \c0/data_out[18][1]. Patching with GND.
######## Missing driver on net \c0/data_out[18][0]. Patching with GND.
######## Missing driver on net \c0/data_out[17][7]. Patching with GND.
######## Missing driver on net \c0/data_out[17][6]. Patching with GND.
######## Missing driver on net \c0/data_out[17][5]. Patching with GND.
######## Missing driver on net \c0/data_out[17][4]. Patching with GND.
######## Missing driver on net \c0/data_out[17][3]. Patching with GND.
######## Missing driver on net \c0/data_out[17][2]. Patching with GND.
######## Missing driver on net \c0/data_out[17][1]. Patching with GND.
######## Missing driver on net \c0/data_out[17][0]. Patching with GND.
######## Missing driver on net \c0/data_out[16][7]. Patching with GND.
######## Missing driver on net \c0/data_out[16][6]. Patching with GND.
######## Missing driver on net \c0/data_out[16][5]. Patching with GND.
######## Missing driver on net \c0/data_out[16][4]. Patching with GND.
######## Missing driver on net \c0/data_out[16][3]. Patching with GND.
######## Missing driver on net \c0/data_out[16][2]. Patching with GND.
######## Missing driver on net \c0/data_out[16][1]. Patching with GND.
######## Missing driver on net \c0/data_out[16][0]. Patching with GND.
######## Missing driver on net \c0/data_out[15][7]. Patching with GND.
######## Missing driver on net \c0/data_out[15][6]. Patching with GND.
######## Missing driver on net \c0/data_out[15][5]. Patching with GND.
######## Missing driver on net \c0/data_out[15][4]. Patching with GND.
######## Missing driver on net \c0/data_out[15][3]. Patching with GND.
######## Missing driver on net \c0/data_out[15][2]. Patching with GND.
######## Missing driver on net \c0/data_out[15][1]. Patching with GND.
######## Missing driver on net \c0/data_out[15][0]. Patching with GND.
######## Missing driver on net \c0/data_out[14][7]. Patching with GND.
######## Missing driver on net \c0/data_out[14][6]. Patching with GND.
######## Missing driver on net \c0/data_out[14][5]. Patching with GND.
######## Missing driver on net \c0/data_out[14][4]. Patching with GND.
######## Missing driver on net \c0/data_out[14][3]. Patching with GND.
######## Missing driver on net \c0/data_out[14][2]. Patching with GND.
######## Missing driver on net \c0/data_out[14][1]. Patching with GND.
######## Missing driver on net \c0/data_out[14][0]. Patching with GND.
######## Missing driver on net \c0/data_out[13][7]. Patching with GND.
######## Missing driver on net \c0/data_out[13][6]. Patching with GND.
######## Missing driver on net \c0/data_out[13][5]. Patching with GND.
######## Missing driver on net \c0/data_out[13][4]. Patching with GND.
######## Missing driver on net \c0/data_out[13][3]. Patching with GND.
######## Missing driver on net \c0/data_out[13][2]. Patching with GND.
######## Missing driver on net \c0/data_out[13][1]. Patching with GND.
######## Missing driver on net \c0/data_out[13][0]. Patching with GND.
######## Missing driver on net \c0/data_out[12][7]. Patching with GND.
######## Missing driver on net \c0/data_out[12][6]. Patching with GND.
######## Missing driver on net \c0/data_out[12][5]. Patching with GND.
######## Missing driver on net \c0/data_out[12][4]. Patching with GND.
######## Missing driver on net \c0/data_out[12][3]. Patching with GND.
######## Missing driver on net \c0/data_out[12][2]. Patching with GND.
######## Missing driver on net \c0/data_out[12][1]. Patching with GND.
######## Missing driver on net \c0/data_out[12][0]. Patching with GND.
######## Missing driver on net \c0/data_out[11][7]. Patching with GND.
######## Missing driver on net \c0/data_out[11][6]. Patching with GND.
######## Missing driver on net \c0/data_out[11][5]. Patching with GND.
######## Missing driver on net \c0/data_out[11][4]. Patching with GND.
######## Missing driver on net \c0/data_out[11][3]. Patching with GND.
######## Missing driver on net \c0/data_out[11][2]. Patching with GND.
######## Missing driver on net \c0/data_out[11][1]. Patching with GND.
######## Missing driver on net \c0/data_out[11][0]. Patching with GND.
######## Missing driver on net \quad_counter0/quadAbuf[30]. Patching with GND.
######## Missing driver on net \quad_counter0/quadBbuf[30]. Patching with GND.
WARNING - synthesis: quad.v(31): Register \quad_counter0/quadAbuf[29]_89 is stuck at Zero. VDB-5013
WARNING - synthesis: verilog/coms.v(369): Register \c0/data_out[4][7]_2225 is stuck at Zero. VDB-5013
WARNING - synthesis: verilog/coms.v(369): Register \c0/data_out[1][5]_2251 is stuck at One. VDB-5014



WARNING - synthesis: Bit 0 of Register \c0/UART_TRANSMITTER.state is stuck at Zero
WARNING - synthesis: Bit 1 of Register \c0/UART_TRANSMITTER.state is stuck at Zero
WARNING - synthesis: Bit 2 of Register \c0/UART_TRANSMITTER.state is stuck at Zero
WARNING - synthesis: Bit 3 of Register \c0/UART_TRANSMITTER.state is stuck at Zero
WARNING - synthesis: Bit 4 of Register \c0/UART_TRANSMITTER.state is stuck at Zero
WARNING - synthesis: Skipping pad insertion on PIN_4 due to black_box_pad_pin attribute.
WARNING - synthesis: Skipping pad insertion on PIN_5 due to black_box_pad_pin attribute.
WARNING - synthesis: Skipping pad insertion on PIN_6 due to black_box_pad_pin attribute.
WARNING - synthesis: Skipping pad insertion on PIN_10 due to black_box_pad_pin attribute.
WARNING - synthesis: Skipping pad insertion on PIN_11 due to black_box_pad_pin attribute.
WARNING - synthesis: Skipping pad insertion on PIN_12 due to black_box_pad_pin attribute.
WARNING - synthesis: verilog/coms.v(546): Register \c0/data_out_frame2[0]__i9 is stuck at One. VDB-5014
WARNING - synthesis: verilog/coms.v(546): Register \c0/data_out_frame2[0]__i11 is stuck at Zero. VDB-5013
Applying 1.000000 MHz constraint to all clocks

Writing scf file : template_Implmnt/template.scf

Results of NGD DRC are available in TinyFPGA_B_drc.log.

################### Begin Area Report (TinyFPGA_B)######################
Number of register bits => 564 of 7680 (7 % )
SB_CARRY => 261
SB_DFF => 392
SB_DFFE => 89
SB_DFFESR => 4
SB_DFFESS => 7
SB_DFFSR => 2
SB_DFFSS => 70
SB_GB_IO => 1
SB_IO => 16
SB_LUT4 => 1487
################### End Area Report ##################

################### Begin Clock Report ######################
Clock Nets
Number of Clocks: 1
  Net : CLK_c, loads : 564
Clock Enable Nets
Number of Clock Enables: 0
Top 0 highest fanout Clock Enables:
Highest fanout non-clock nets
Top 10 highest fanout non-clock nets:
  Net : c0/n16059, loads : 74
  Net : quad_counter0/n1759, loads : 63
  Net : c0/rx/n19532, loads : 62
  Net : c0/n14548, loads : 55
  Net : c0/byte_transmit_counter_0, loads : 49
  Net : c0/FRAME_MATCHER.state_0, loads : 48
  Net : c0/UART_TRANSMITTER.state_1, loads : 46
  Net : c0/n11838, loads : 46
  Net : c0/UART_TRANSMITTER.state_0, loads : 42
  Net : c0/n11678, loads : 38
################### End Clock Report ##################

Timing Report Summary
--------------
--------------------------------------------------------------------------------
Constraint                              |   Constraint|       Actual|Levels
--------------------------------------------------------------------------------
                                        |             |             |
create_clock -period 1000.000000 -name  |             |             |
clk0 [get_nets CLK_c]                   |    1.000 MHz|   16.831 MHz|    38  
                                        |             |             |
--------------------------------------------------------------------------------


All constraints were met.


Peak Memory Usage: 187.293  MB

--------------------------------------------------------------
Elapsed CPU time for LSE flow : 4.858  secs
--------------------------------------------------------------
Current Implementation template_Implmnt its sbt path: /home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 4 seconds


"/media/external/iCEcube2/sbt_backend/bin/linux/opt/edifparser" "/media/external/iCEcube2/sbt_backend/devices/ICE40P08.dev" "/home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/template.edf " "/home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/netlist" "-pCM81" "-y/home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/constraints/pins.pcf " "-s/home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/constraints/clk.sdc " -c --devicename iCE40LP8K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:01:35

Parsing edif file: /home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/template.edf...
Parsing constraint file: /home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/constraints/pins.pcf...
start to read sdc/scf file /home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/template.scf
sdc_reader OK /home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/template.scf
start to read sdc/scf file /home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/constraints/clk.sdc
sdc_reader OK /home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/constraints/clk.sdc
Warning: Property lattice_noprune(1) in the instance hall1_input(ICE_IO) is not valid, it is ignored.
Warning: Property lattice_noprune(1) in the instance hall2_input(ICE_IO) is not valid, it is ignored.
Warning: Property lattice_noprune(1) in the instance hall3_input(ICE_IO) is not valid, it is ignored.
Warning: Property lattice_noprune(1) in the instance rx_input(ICE_IO) is not valid, it is ignored.
Warning: Property lattice_noprune(1) in the instance tx2_output(ICE_IO) is not valid, it is ignored.
Warning: Property lattice_noprune(1) in the instance tx_output(ICE_IO) is not valid, it is ignored.
Stored edif netlist at /home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B...
Warning: The terminal connectivity tx_output:LATCHINPUTVALUE is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity tx_output:INPUTCLK is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity tx_output:OUTPUTCLK is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity tx2_output:LATCHINPUTVALUE is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity tx2_output:INPUTCLK is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity tx2_output:OUTPUTCLK is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity rx_input:LATCHINPUTVALUE is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity rx_input:INPUTCLK is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity rx_input:OUTPUTENABLE is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity rx_input:OUTPUTCLK is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity hall3_input:LATCHINPUTVALUE is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity hall3_input:INPUTCLK is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity hall3_input:OUTPUTENABLE is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity hall3_input:OUTPUTCLK is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity hall2_input:LATCHINPUTVALUE is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity hall2_input:INPUTCLK is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity hall2_input:OUTPUTENABLE is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity hall2_input:OUTPUTCLK is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity hall1_input:LATCHINPUTVALUE is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity hall1_input:INPUTCLK is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity hall1_input:OUTPUTENABLE is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity hall1_input:OUTPUTCLK is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity USBPU_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity PIN_8_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity PIN_7_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity PIN_3_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity PIN_2_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity PIN_24_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity PIN_23_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity PIN_22_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity PIN_1_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity LED_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity CLK_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 000001
Warning: The terminal c0.byte_transmit_counter__i1:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.data_out_7[[4__2204:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.byte_transmit_counter__i3:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.byte_transmit_counter__i2:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.byte_transmit_counter__i5:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.data_out_7[[5__2203:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.byte_transmit_counter__i4:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.data_out_7[[7__2201:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.data_out_7[[6__2202:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.byte_transmit_counter__i7:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.data_out_6[[0__2216:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.byte_transmit_counter__i6:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.tx2.r_Clock_Count__i0:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.tx.r_Tx_Data_i6:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.tx.r_Tx_Data_i5:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.tx.r_Tx_Data_i4:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.tx.r_Tx_Data_i7:E is driven by default driver : VCC, Disconnecting it.

write Timing Constraint to /home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: TinyFPGA_B

EDF Parser run-time: 1 (sec)
edif parser succeed.


"/media/external/iCEcube2/sbt_backend/bin/linux/opt/sbtplacer" --des-lib "/home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --outdir "/home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/placer" --device-file "/media/external/iCEcube2/sbt_backend/devices/ICE40P08.dev" --package CM81 --deviceMarketName iCE40LP8K --sdc-file "/home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/Temp/sbt_temp.sdc" --lib-file "/media/external/iCEcube2/sbt_backend/devices/ice40LP8K.lib" --effort_level std --out-sdc-file "/home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/placer/TinyFPGA_B_pl.sdc"
starting placerrunning placerExecuting : /media/external/iCEcube2/sbt_backend/bin/linux/opt/sbtplacer --des-lib /home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B --outdir /home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/placer --device-file /media/external/iCEcube2/sbt_backend/devices/ICE40P08.dev --package CM81 --deviceMarketName iCE40LP8K --sdc-file /home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/Temp/sbt_temp.sdc --lib-file /media/external/iCEcube2/sbt_backend/devices/ice40LP8K.lib --effort_level std --out-sdc-file /home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/placer/TinyFPGA_B_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:22:02

W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_13, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_14, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_15, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_16, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_17, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_18, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_19, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_20, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_21, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_9, as it is not connected to any PAD
I2004: Option and Settings Summary
=============================================================
Device file          - /media/external/iCEcube2/sbt_backend/devices/ICE40P08.dev
Package              - CM81
Design database      - /home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B
SDC file             - /home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/Temp/sbt_temp.sdc
Output directory     - /home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/placer
Timing library       - /media/external/iCEcube2/sbt_backend/devices/ice40LP8K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: /home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B/BFPGA_DESIGN_ep
I2065: Reading device file : /media/external/iCEcube2/sbt_backend/devices/ICE40P08.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	1487
    Number of DFFs      	:	564
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	261
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	16
    Number of GBIOs     	:	1
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0


Phase 1
I2077: Start design legalization
W2216: SB_GB_IO 'CLK_pad' is assigned to a non-GB pin 'B2'. Replacing it with SB_IO 'CLK_pad' and SB_GB 'CLK_pad_gb'

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	6
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	1
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	0
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	7
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.0 (sec)

Phase 3
Warning-1034: Found non-unate timing arc, from pin "PACKAGEPIN" to pin "DIN0" of instance "CLK_pad", in the clock network. Converting the timing arc to positive-unate
SDC-Info-1101: Duty cycle not specified for clock. Assuming 50 percent dutycycle.

Design Statistics after Packing
    Number of LUTs      	:	1495
    Number of DFFs      	:	555
    Number of DFFs packed to IO	:	9
    Number of Carrys    	:	261

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	477
        LUT, DFF and CARRY	:	78
    Combinational LogicCells
        Only LUT         	:	758
        CARRY Only       	:	1
        LUT with CARRY   	:	182
    LogicCells                  :	1496/7680
    PLBs                        :	220/960
    BRAMs                       :	0/32
    IOs and GBIOs               :	17/63
    PLLs                        :	0/1


I2088: Phase 3, elapsed time : 1.4 (sec)

Phase 4
I2088: Phase 4, elapsed time : 0.2 (sec)

Phase 5
I2088: Phase 5, elapsed time : 4.0 (sec)

Phase 6
I2088: Phase 6, elapsed time : 59.4 (sec)

Final Design Statistics
    Number of LUTs      	:	1495
    Number of DFFs      	:	555
    Number of DFFs packed to IO	:	9
    Number of Carrys    	:	261
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	17
    Number of GBIOs     	:	0
    Number of GBs       	:	1
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0

Device Utilization Summary
    LogicCells                  :	1496/7680
    PLBs                        :	251/960
    BRAMs                       :	0/32
    IOs and GBIOs               :	17/63
    PLLs                        :	0/1



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 2
Clock: CLK | Frequency: 46.19 MHz | Target: 16.00 MHz
Clock: TinyFPGA_B|CLK | Frequency: N/A | Target: 1.00 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 65.5 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"/media/external/iCEcube2/sbt_backend/bin/linux/opt/packer" "/media/external/iCEcube2/sbt_backend/devices/ICE40P08.dev" "/home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --package CM81 --outdir "/home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/packer" --DRC_only  --translator "/media/external/iCEcube2/sbt_backend/bin/sdc_translator.tcl" --src_sdc_file "/home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/placer/TinyFPGA_B_pl.sdc" --dst_sdc_file "/home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/packer/TinyFPGA_B_pk.sdc" --devicename iCE40LP8K
starting packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:02:57

Begin Packing...
running packerinitializing finish
Total HPWL cost is 6484
used logic cells: 1496
Design Rule Checking Succeeded

DRC Checker run-time: 0 (sec)
packer succeed.


"/media/external/iCEcube2/sbt_backend/bin/linux/opt/packer" "/media/external/iCEcube2/sbt_backend/devices/ICE40P08.dev" "/home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --package CM81 --outdir "/home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/packer" --translator "/media/external/iCEcube2/sbt_backend/bin/sdc_translator.tcl" --src_sdc_file "/home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/placer/TinyFPGA_B_pl.sdc" --dst_sdc_file "/home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/packer/TinyFPGA_B_pk.sdc" --devicename iCE40LP8K
starting packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:02:57

Begin Packing...
running packerinitializing finish
Total HPWL cost is 6484
used logic cells: 1496
Translating sdc file /home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/placer/TinyFPGA_B_pl.sdc...
Translated sdc file is /home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/packer/TinyFPGA_B_pk.sdc
Packer succeeded

Packer run-time: 1 (sec)
packer succeed.


"/media/external/iCEcube2/sbt_backend/bin/linux/opt/sbrouter" "/media/external/iCEcube2/sbt_backend/devices/ICE40P08.dev" "/home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" "/media/external/iCEcube2/sbt_backend/devices/ice40LP8K.lib" "/home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/packer/TinyFPGA_B_pk.sdc" --outdir "/home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/router" --sdf_file "/home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : /media/external/iCEcube2/sbt_backend/bin/linux/opt/sbrouter /media/external/iCEcube2/sbt_backend/devices/ICE40P08.dev /home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B /media/external/iCEcube2/sbt_backend/devices/ice40LP8K.lib /home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/packer/TinyFPGA_B_pk.sdc --outdir /home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/router --sdf_file /home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:09:33

I1203: Reading Design TinyFPGA_B
Read design time: 0
I1202: Reading Architecture of device iCE40LP8K
SDC-Info-1101: Duty cycle not specified for clock. Assuming 50 percent dutycycle.
Read device time: 9
I1209: Started routing
I1223: Total Nets : 1853 
I1212: Iteration  1 :   350 unrouted : 3 seconds
I1212: Iteration  2 :    43 unrouted : 1 seconds
I1212: Iteration  3 :     8 unrouted : 0 seconds
I1212: Iteration  4 :     2 unrouted : 0 seconds
I1212: Iteration  5 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 5
I1206: Completed routing
I1204: Writing Design TinyFPGA_B
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 15 seconds
 total           345984K
router succeed.

"/media/external/iCEcube2/sbt_backend/bin/linux/opt/netlister" --verilog "/home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.v" --vhdl "/home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.vhd" --lib "/home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --view rt --device "/media/external/iCEcube2/sbt_backend/devices/ICE40P08.dev" --splitio  --in-sdc-file "/home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/packer/TinyFPGA_B_pk.sdc" --out-sdc-file "/home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/netlister/TinyFPGA_B_sbt.sdc"
starting netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:25:37

running netlistGenerating Verilog & VHDL netlist files ...
Writing /home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.v
Writing /home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.vhd
Netlister succeeded.

Netlister run-time: 7 (sec)
netlist succeed.


"/media/external/iCEcube2/sbt_backend/bin/linux/opt/sbtimer" --des-lib "/home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --lib-file "/media/external/iCEcube2/sbt_backend/devices/ice40LP8K.lib" --sdc-file "/home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/netlister/TinyFPGA_B_sbt.sdc" --sdf-file "/home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.sdf" --report-file "/home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/timer/TinyFPGA_B_timing.rpt" --device-file "/media/external/iCEcube2/sbt_backend/devices/ICE40P08.dev" --timing-summary
starting timerrunning timerExecuting : /media/external/iCEcube2/sbt_backend/bin/linux/opt/sbtimer --des-lib /home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B --lib-file /media/external/iCEcube2/sbt_backend/devices/ice40LP8K.lib --sdc-file /home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/netlister/TinyFPGA_B_sbt.sdc --sdf-file /home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.sdf --report-file /home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/timer/TinyFPGA_B_timing.rpt --device-file /media/external/iCEcube2/sbt_backend/devices/ICE40P08.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:08:07

Warning-1034: Found non-unate timing arc, from pin "PADIN" to pin "DIN0" of instance "CLK_pad_preio", in the clock network. Converting the timing arc to positive-unate
SDC-Info-1101: Duty cycle not specified for clock. Assuming 50 percent dutycycle.
Timer run-time: 7 seconds
timer succeed.
timer succeeded.


"/media/external/iCEcube2/sbt_backend/bin/linux/opt/bitmap" "/media/external/iCEcube2/sbt_backend/devices/ICE40P08.dev" --design "/home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --device_name iCE40LP8K --package CM81 --outdir "/home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:24:49

running bitmapBit Stream File Size: 1080760 (1M 31K 440 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 2 (sec)
bitmap succeed.
/media/external/iCEcube2/LSE/bin/lin64/synthesis -f "template_lse.prj"
starting Synthesisrunning SynthesisCopyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2015 Lattice Semiconductor Corporation,  All rights reserved.
Thu Sep 12 22:55:02 2019


Command Line:  /media/external/iCEcube2/LSE/bin/lin64/synthesis -f template_lse.prj 

INFO - synthesis: Lattice Synthesis Engine Launched.
Synthesis options:
The -a option is SBTiCE40.
The -t option is CM81.
The -d option is iCE40LP8K.
                                                          

##########################################################

### Lattice Family : SBTiCE40

### Device  : iCE40LP8K

### Package : CM81

### Number of Logic Cells: 7680

### Number of RAM4k Blocks: 32

### Number of DSP Blocks: 0

### Number of PLLs: 2

### Number of IO Pins: 178

##########################################################

                                                          

Optimization goal = Area
The -top option is not used.
Target frequency = 1.000000 MHz.
Maximum fanout = 10000.
Timing path count = 3
RWCheckOnRam = 0

BRAM utilization = 100.000000 %
DSP usage = true (default)
DSP utilization = 100 % (default)
fsm_encoding_style = auto
resolve_mixed_drivers = 0
fix_gated_clocks = 1

Mux style = auto (Default)
Use Carry Chain = true
carry_chain_length = 0
Loop Limit = 1950.
Use IO Insertion = TRUE
Use IO Reg = AUTO

Resource Sharing = TRUE
Propagate Constants = TRUE
Remove Duplicate Registers = TRUE
Output EDIF file name = template_Implmnt/template.edf.
WARNING - synthesis: Option -force_gsr will be set to false when option -output_edif/-ngo are set
ROM style = auto
RAM style = auto
The -comp option is FALSE.
The -syn option is FALSE.
-p /home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1 (searchpath added)
Verilog design file = verilog/TinyFPGA_B.v
Verilog design file = verilog/uart_rx.v
Verilog design file = verilog/uart_tx.v
Verilog design file = verilog/coms.v
Verilog design file = verilog/motorControl.v
Verilog design file = quad.v
-sdc option: SDC file input not used.
-vh2008

WARNING - synthesis: Setting TinyFPGA_B as the top-level module. To specify the top-level module explicitly, use the -top option.
Technology check ok...

Analyzing Verilog file /media/external/iCEcube2/LSE/userware/unix/SYNTHESIS_HEADERS/machxo2.v. VERI-1482
Analyzing Verilog file /media/external/iCEcube2/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v. VERI-1482
Compile design.
Compile Design Begin
Analyzing Verilog file verilog/TinyFPGA_B.v. VERI-1482
WARNING - synthesis: verilog/TinyFPGA_B.v(122): identifier PHASES is used before its declaration. VERI-1875
WARNING - synthesis: verilog/TinyFPGA_B.v(123): identifier PHASES is used before its declaration. VERI-1875
WARNING - synthesis: verilog/TinyFPGA_B.v(124): identifier PHASES is used before its declaration. VERI-1875
WARNING - synthesis: verilog/TinyFPGA_B.v(125): identifier PHASES is used before its declaration. VERI-1875
WARNING - synthesis: verilog/TinyFPGA_B.v(126): identifier PHASES is used before its declaration. VERI-1875
WARNING - synthesis: verilog/TinyFPGA_B.v(127): identifier PHASES is used before its declaration. VERI-1875
Analyzing Verilog file verilog/uart_rx.v. VERI-1482
Analyzing Verilog file verilog/uart_tx.v. VERI-1482
Analyzing Verilog file verilog/coms.v. VERI-1482
Analyzing Verilog file verilog/motorControl.v. VERI-1482
Analyzing Verilog file quad.v. VERI-1482
Analyzing Verilog file /media/external/iCEcube2/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v. VERI-1482
WARNING - synthesis: /media/external/iCEcube2/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(79): assignment to input EVERI-1214
WARNING - synthesis: /media/external/iCEcube2/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(88): assignment to input EVERI-1214
WARNING - synthesis: /media/external/iCEcube2/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(98): assignment to input EVERI-1214
WARNING - synthesis: /media/external/iCEcube2/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(108): assignment to input EVERI-1214
WARNING - synthesis: /media/external/iCEcube2/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(118): assignment to input EVERI-1214
WARNING - synthesis: /media/external/iCEcube2/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(170): assignment to input EVERI-1214
WARNING - synthesis: /media/external/iCEcube2/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(179): assignment to input EVERI-1214
WARNING - synthesis: /media/external/iCEcube2/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(189): assignment to input EVERI-1214
WARNING - synthesis: /media/external/iCEcube2/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(199): assignment to input EVERI-1214
WARNING - synthesis: /media/external/iCEcube2/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(209): assignment to input EVERI-1214
WARNING - synthesis: /media/external/iCEcube2/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(3725): empty port in module declaration. VERI-1294
Top module name (Verilog): TinyFPGA_B
INFO - synthesis: verilog/TinyFPGA_B.v(2): compiling module TinyFPGA_B. VERI-1018
INFO - synthesis: /media/external/iCEcube2/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(502): compiling module SB_IO(PIN_TYPE=6'b101001,PULLUP=1'b1). VERI-1018
INFO - synthesis: /media/external/iCEcube2/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(502): compiling module SB_IO(PIN_TYPE=6'b01,PULLUP=1'b1). VERI-1018
WARNING - synthesis: verilog/TinyFPGA_B.v(71): expression size 32 truncated to fit in target size 26. VERI-1209
INFO - synthesis: verilog/coms.v(1): compiling module coms. VERI-1018
INFO - synthesis: verilog/uart_tx.v(14): compiling module uart_tx. VERI-1018
WARNING - synthesis: verilog/uart_tx.v(70): expression size 32 truncated to fit in target size 9. VERI-1209
WARNING - synthesis: verilog/uart_tx.v(88): expression size 32 truncated to fit in target size 9. VERI-1209
WARNING - synthesis: verilog/uart_tx.v(98): expression size 32 truncated to fit in target size 3. VERI-1209
WARNING - synthesis: verilog/uart_tx.v(118): expression size 32 truncated to fit in target size 9. VERI-1209
WARNING - synthesis: verilog/coms.v(297): expression size 32 truncated to fit in target size 8. VERI-1209
WARNING - synthesis: verilog/coms.v(308): expression size 32 truncated to fit in target size 14. VERI-1209
WARNING - synthesis: verilog/coms.v(331): expression size 32 truncated to fit in target size 8. VERI-1209
WARNING - synthesis: verilog/coms.v(356): expression size 32 truncated to fit in target size 8. VERI-1209
INFO - synthesis: verilog/uart_rx.v(14): compiling module uart_rx. VERI-1018
WARNING - synthesis: verilog/uart_rx.v(80): expression size 32 truncated to fit in target size 8. VERI-1209
WARNING - synthesis: verilog/uart_rx.v(91): expression size 32 truncated to fit in target size 8. VERI-1209
WARNING - synthesis: verilog/uart_rx.v(102): expression size 32 truncated to fit in target size 3. VERI-1209
WARNING - synthesis: verilog/uart_rx.v(120): expression size 32 truncated to fit in target size 8. VERI-1209
WARNING - synthesis: verilog/coms.v(386): index 152 is out of range [151:0] for data_in_field. VERI-1216
WARNING - synthesis: verilog/coms.v(392): index 152 is out of range [151:0] for data_out_field2. VERI-1216
WARNING - synthesis: verilog/coms.v(483): expression size 32 truncated to fit in target size 8. VERI-1209
WARNING - synthesis: verilog/coms.v(21): net data_out[20][7] does not have a driver. VDB-1002
INFO - synthesis: verilog/motorControl.v(1): compiling module motorControl. VERI-1018
WARNING - synthesis: verilog/motorControl.v(82): expression size 32 truncated to fit in target size 10. VERI-1209
INFO - synthesis: quad.v(3): compiling module quad. VERI-1018
WARNING - synthesis: quad.v(9): net quadAbuf[30] does not have a driver. VDB-1002
WARNING - synthesis: quad.v(10): net quadBbuf[30] does not have a driver. VDB-1002
WARNING - synthesis: verilog/TinyFPGA_B.v(45): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/TinyFPGA_B.v(53): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/TinyFPGA_B.v(61): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/TinyFPGA_B.v(94): input port ID[7] is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/TinyFPGA_B.v(104): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/TinyFPGA_B.v(112): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/TinyFPGA_B.v(120): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
Last elaborated design is TinyFPGA_B()
Loading NGL library '/media/external/iCEcube2/LSE/xo2c00/data/xo2clib.ngl'...
Loading NGL library '/media/external/iCEcube2/LSE/or5g00/data/orc5glib.ngl'...
Top-level module name = TinyFPGA_B.
WARNING - synthesis: verilog/TinyFPGA_B.v(45): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/TinyFPGA_B.v(53): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/TinyFPGA_B.v(61): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/TinyFPGA_B.v(94): input port ID[7] is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/TinyFPGA_B.v(104): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/TinyFPGA_B.v(112): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/TinyFPGA_B.v(120): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/coms.v(21): net data_out[20][7] does not have a driver. VDB-1002
WARNING - synthesis: quad.v(9): net quadAbuf[30] does not have a driver. VDB-1002
WARNING - synthesis: quad.v(10): net quadBbuf[30] does not have a driver. VDB-1002
######## Converting I/O port PIN_1 to output.
######## Converting I/O port PIN_2 to output.
######## Converting I/O port PIN_3 to output.
######## Converting I/O port PIN_7 to input.
######## Converting I/O port PIN_8 to input.
######## Converting I/O port PIN_9 to input.
######## Converting I/O port PIN_13 to input.
######## Converting I/O port PIN_14 to input.
######## Converting I/O port PIN_15 to input.
######## Converting I/O port PIN_16 to input.
######## Converting I/O port PIN_17 to input.
######## Converting I/O port PIN_18 to input.
######## Converting I/O port PIN_19 to input.
######## Converting I/O port PIN_20 to input.
######## Converting I/O port PIN_21 to input.
######## Converting I/O port PIN_22 to output.
######## Converting I/O port PIN_23 to output.
######## Converting I/O port PIN_24 to output.
WARNING - synthesis: verilog/coms.v(9): net \c0/ID[7] does not have a driver. VDB-1002
######## Missing driver on net \c0/ID[7]. Patching with GND.
######## Missing driver on net \c0/ID[6]. Patching with GND.
######## Missing driver on net \c0/ID[5]. Patching with GND.
######## Missing driver on net \c0/ID[4]. Patching with GND.
######## Missing driver on net \c0/ID[3]. Patching with GND.
######## Missing driver on net \c0/ID[2]. Patching with GND.
######## Missing driver on net \c0/ID[1]. Patching with GND.
######## Missing driver on net \c0/ID[0]. Patching with GND.
######## Missing driver on net \c0/data_out[20][7]. Patching with GND.
######## Missing driver on net \c0/data_out[20][6]. Patching with GND.
######## Missing driver on net \c0/data_out[20][5]. Patching with GND.
######## Missing driver on net \c0/data_out[20][4]. Patching with GND.
######## Missing driver on net \c0/data_out[20][3]. Patching with GND.
######## Missing driver on net \c0/data_out[20][2]. Patching with GND.
######## Missing driver on net \c0/data_out[20][1]. Patching with GND.
######## Missing driver on net \c0/data_out[20][0]. Patching with GND.
######## Missing driver on net \c0/data_out[19][7]. Patching with GND.
######## Missing driver on net \c0/data_out[19][6]. Patching with GND.
######## Missing driver on net \c0/data_out[19][5]. Patching with GND.
######## Missing driver on net \c0/data_out[19][4]. Patching with GND.
######## Missing driver on net \c0/data_out[19][3]. Patching with GND.
######## Missing driver on net \c0/data_out[19][2]. Patching with GND.
######## Missing driver on net \c0/data_out[19][1]. Patching with GND.
######## Missing driver on net \c0/data_out[19][0]. Patching with GND.
######## Missing driver on net \c0/data_out[18][7]. Patching with GND.
######## Missing driver on net \c0/data_out[18][6]. Patching with GND.
######## Missing driver on net \c0/data_out[18][5]. Patching with GND.
######## Missing driver on net \c0/data_out[18][4]. Patching with GND.
######## Missing driver on net \c0/data_out[18][3]. Patching with GND.
######## Missing driver on net \c0/data_out[18][2]. Patching with GND.
######## Missing driver on net \c0/data_out[18][1]. Patching with GND.
######## Missing driver on net \c0/data_out[18][0]. Patching with GND.
######## Missing driver on net \c0/data_out[17][7]. Patching with GND.
######## Missing driver on net \c0/data_out[17][6]. Patching with GND.
######## Missing driver on net \c0/data_out[17][5]. Patching with GND.
######## Missing driver on net \c0/data_out[17][4]. Patching with GND.
######## Missing driver on net \c0/data_out[17][3]. Patching with GND.
######## Missing driver on net \c0/data_out[17][2]. Patching with GND.
######## Missing driver on net \c0/data_out[17][1]. Patching with GND.
######## Missing driver on net \c0/data_out[17][0]. Patching with GND.
######## Missing driver on net \c0/data_out[16][7]. Patching with GND.
######## Missing driver on net \c0/data_out[16][6]. Patching with GND.
######## Missing driver on net \c0/data_out[16][5]. Patching with GND.
######## Missing driver on net \c0/data_out[16][4]. Patching with GND.
######## Missing driver on net \c0/data_out[16][3]. Patching with GND.
######## Missing driver on net \c0/data_out[16][2]. Patching with GND.
######## Missing driver on net \c0/data_out[16][1]. Patching with GND.
######## Missing driver on net \c0/data_out[16][0]. Patching with GND.
######## Missing driver on net \c0/data_out[15][7]. Patching with GND.
######## Missing driver on net \c0/data_out[15][6]. Patching with GND.
######## Missing driver on net \c0/data_out[15][5]. Patching with GND.
######## Missing driver on net \c0/data_out[15][4]. Patching with GND.
######## Missing driver on net \c0/data_out[15][3]. Patching with GND.
######## Missing driver on net \c0/data_out[15][2]. Patching with GND.
######## Missing driver on net \c0/data_out[15][1]. Patching with GND.
######## Missing driver on net \c0/data_out[15][0]. Patching with GND.
######## Missing driver on net \c0/data_out[14][7]. Patching with GND.
######## Missing driver on net \c0/data_out[14][6]. Patching with GND.
######## Missing driver on net \c0/data_out[14][5]. Patching with GND.
######## Missing driver on net \c0/data_out[14][4]. Patching with GND.
######## Missing driver on net \c0/data_out[14][3]. Patching with GND.
######## Missing driver on net \c0/data_out[14][2]. Patching with GND.
######## Missing driver on net \c0/data_out[14][1]. Patching with GND.
######## Missing driver on net \c0/data_out[14][0]. Patching with GND.
######## Missing driver on net \c0/data_out[13][7]. Patching with GND.
######## Missing driver on net \c0/data_out[13][6]. Patching with GND.
######## Missing driver on net \c0/data_out[13][5]. Patching with GND.
######## Missing driver on net \c0/data_out[13][4]. Patching with GND.
######## Missing driver on net \c0/data_out[13][3]. Patching with GND.
######## Missing driver on net \c0/data_out[13][2]. Patching with GND.
######## Missing driver on net \c0/data_out[13][1]. Patching with GND.
######## Missing driver on net \c0/data_out[13][0]. Patching with GND.
######## Missing driver on net \c0/data_out[12][7]. Patching with GND.
######## Missing driver on net \c0/data_out[12][6]. Patching with GND.
######## Missing driver on net \c0/data_out[12][5]. Patching with GND.
######## Missing driver on net \c0/data_out[12][4]. Patching with GND.
######## Missing driver on net \c0/data_out[12][3]. Patching with GND.
######## Missing driver on net \c0/data_out[12][2]. Patching with GND.
######## Missing driver on net \c0/data_out[12][1]. Patching with GND.
######## Missing driver on net \c0/data_out[12][0]. Patching with GND.
######## Missing driver on net \c0/data_out[11][7]. Patching with GND.
######## Missing driver on net \c0/data_out[11][6]. Patching with GND.
######## Missing driver on net \c0/data_out[11][5]. Patching with GND.
######## Missing driver on net \c0/data_out[11][4]. Patching with GND.
######## Missing driver on net \c0/data_out[11][3]. Patching with GND.
######## Missing driver on net \c0/data_out[11][2]. Patching with GND.
######## Missing driver on net \c0/data_out[11][1]. Patching with GND.
######## Missing driver on net \c0/data_out[11][0]. Patching with GND.
######## Missing driver on net \quad_counter0/quadAbuf[30]. Patching with GND.
######## Missing driver on net \quad_counter0/quadBbuf[30]. Patching with GND.
WARNING - synthesis: quad.v(31): Register \quad_counter0/quadAbuf[29]_89 is stuck at Zero. VDB-5013
WARNING - synthesis: verilog/coms.v(368): Register \c0/data_out[4][7]_2419 is stuck at Zero. VDB-5013
WARNING - synthesis: verilog/coms.v(368): Register \c0/data_out[1][5]_2445 is stuck at One. VDB-5014



WARNING - synthesis: Bit 0 of Register \c0/UART_TRANSMITTER.state is stuck at Zero
WARNING - synthesis: Bit 1 of Register \c0/UART_TRANSMITTER.state is stuck at Zero
WARNING - synthesis: Bit 2 of Register \c0/UART_TRANSMITTER.state is stuck at Zero
WARNING - synthesis: Bit 3 of Register \c0/UART_TRANSMITTER.state is stuck at Zero
WARNING - synthesis: Bit 4 of Register \c0/UART_TRANSMITTER.state is stuck at Zero
WARNING - synthesis: Skipping pad insertion on PIN_4 due to black_box_pad_pin attribute.
WARNING - synthesis: Skipping pad insertion on PIN_5 due to black_box_pad_pin attribute.
WARNING - synthesis: Skipping pad insertion on PIN_6 due to black_box_pad_pin attribute.
WARNING - synthesis: Skipping pad insertion on PIN_10 due to black_box_pad_pin attribute.
WARNING - synthesis: Skipping pad insertion on PIN_11 due to black_box_pad_pin attribute.
WARNING - synthesis: Skipping pad insertion on PIN_12 due to black_box_pad_pin attribute.
WARNING - synthesis: verilog/coms.v(545): Register \c0/data_out_frame2[0]__i9 is stuck at One. VDB-5014
WARNING - synthesis: verilog/coms.v(545): Register \c0/data_out_frame2[0]__i11 is stuck at Zero. VDB-5013
Applying 1.000000 MHz constraint to all clocks

Writing scf file : template_Implmnt/template.scf

Results of NGD DRC are available in TinyFPGA_B_drc.log.

################### Begin Area Report (TinyFPGA_B)######################
Number of register bits => 564 of 7680 (7 % )
SB_CARRY => 261
SB_DFF => 402
SB_DFFE => 82
SB_DFFESS => 7
SB_DFFSR => 3
SB_DFFSS => 70
SB_GB_IO => 1
SB_IO => 16
SB_LUT4 => 1537
################### End Area Report ##################

################### Begin Clock Report ######################
Clock Nets
Number of Clocks: 1
  Net : CLK_c, loads : 564
Clock Enable Nets
Number of Clock Enables: 0
Top 0 highest fanout Clock Enables:
Highest fanout non-clock nets
Top 10 highest fanout non-clock nets:
  Net : c0/n14385, loads : 67
  Net : quad_counter0/n1759, loads : 63
  Net : c0/rx/n19236, loads : 62
  Net : c0/UART_TRANSMITTER.state_0, loads : 48
  Net : c0/byte_transmit_counter_0, loads : 47
  Net : c0/n11846, loads : 46
  Net : c0/UART_TRANSMITTER.state_1, loads : 45
  Net : c0/n1102, loads : 38
  Net : c0/byte_transmit_counter2_0, loads : 37
  Net : c0/UART_TRANSMITTER.state_2, loads : 34
################### End Clock Report ##################

Timing Report Summary
--------------
--------------------------------------------------------------------------------
Constraint                              |   Constraint|       Actual|Levels
--------------------------------------------------------------------------------
                                        |             |             |
create_clock -period 1000.000000 -name  |             |             |
clk0 [get_nets CLK_c]                   |    1.000 MHz|   17.085 MHz|    37  
                                        |             |             |
--------------------------------------------------------------------------------


All constraints were met.


Peak Memory Usage: 187.762  MB

--------------------------------------------------------------
Elapsed CPU time for LSE flow : 4.670  secs
--------------------------------------------------------------
Current Implementation template_Implmnt its sbt path: /home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 4 seconds


"/media/external/iCEcube2/sbt_backend/bin/linux/opt/edifparser" "/media/external/iCEcube2/sbt_backend/devices/ICE40P08.dev" "/home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/template.edf " "/home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/netlist" "-pCM81" "-y/home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/constraints/pins.pcf " "-s/home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/constraints/clk.sdc " -c --devicename iCE40LP8K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:01:35

Parsing edif file: /home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/template.edf...
Parsing constraint file: /home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/constraints/pins.pcf...
start to read sdc/scf file /home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/template.scf
sdc_reader OK /home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/template.scf
start to read sdc/scf file /home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/constraints/clk.sdc
sdc_reader OK /home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/constraints/clk.sdc
Warning: Property lattice_noprune(1) in the instance hall1_input(ICE_IO) is not valid, it is ignored.
Warning: Property lattice_noprune(1) in the instance hall2_input(ICE_IO) is not valid, it is ignored.
Warning: Property lattice_noprune(1) in the instance hall3_input(ICE_IO) is not valid, it is ignored.
Warning: Property lattice_noprune(1) in the instance rx_input(ICE_IO) is not valid, it is ignored.
Warning: Property lattice_noprune(1) in the instance tx2_output(ICE_IO) is not valid, it is ignored.
Warning: Property lattice_noprune(1) in the instance tx_output(ICE_IO) is not valid, it is ignored.
Stored edif netlist at /home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B...
Warning: The terminal connectivity tx_output:LATCHINPUTVALUE is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity tx_output:INPUTCLK is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity tx_output:OUTPUTCLK is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity tx2_output:LATCHINPUTVALUE is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity tx2_output:INPUTCLK is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity tx2_output:OUTPUTCLK is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity rx_input:LATCHINPUTVALUE is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity rx_input:INPUTCLK is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity rx_input:OUTPUTENABLE is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity rx_input:OUTPUTCLK is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity hall3_input:LATCHINPUTVALUE is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity hall3_input:INPUTCLK is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity hall3_input:OUTPUTENABLE is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity hall3_input:OUTPUTCLK is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity hall2_input:LATCHINPUTVALUE is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity hall2_input:INPUTCLK is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity hall2_input:OUTPUTENABLE is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity hall2_input:OUTPUTCLK is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity hall1_input:LATCHINPUTVALUE is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity hall1_input:INPUTCLK is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity hall1_input:OUTPUTENABLE is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity hall1_input:OUTPUTCLK is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity USBPU_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity PIN_8_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity PIN_7_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity PIN_3_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity PIN_2_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity PIN_24_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity PIN_23_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity PIN_22_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity PIN_1_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity LED_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity CLK_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 000001
Warning: The terminal c0.byte_transmit_counter__i4:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.data_out_6[[0__2410:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.byte_transmit_counter__i5:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.byte_transmit_counter__i7:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.byte_transmit_counter__i6:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.data_out_7[[7__2395:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.data_out_7[[4__2398:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.data_out_7[[6__2396:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.data_out_7[[5__2397:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.rx.r_Clock_Count__i0:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.tx2.r_Clock_Count__i0:E is driven by default driver : VCC, Disconnecting it.

write Timing Constraint to /home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: TinyFPGA_B

EDF Parser run-time: 1 (sec)
edif parser succeed.


"/media/external/iCEcube2/sbt_backend/bin/linux/opt/sbtplacer" --des-lib "/home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --outdir "/home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/placer" --device-file "/media/external/iCEcube2/sbt_backend/devices/ICE40P08.dev" --package CM81 --deviceMarketName iCE40LP8K --sdc-file "/home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/Temp/sbt_temp.sdc" --lib-file "/media/external/iCEcube2/sbt_backend/devices/ice40LP8K.lib" --effort_level std --out-sdc-file "/home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/placer/TinyFPGA_B_pl.sdc"
starting placerrunning placerExecuting : /media/external/iCEcube2/sbt_backend/bin/linux/opt/sbtplacer --des-lib /home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B --outdir /home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/placer --device-file /media/external/iCEcube2/sbt_backend/devices/ICE40P08.dev --package CM81 --deviceMarketName iCE40LP8K --sdc-file /home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/Temp/sbt_temp.sdc --lib-file /media/external/iCEcube2/sbt_backend/devices/ice40LP8K.lib --effort_level std --out-sdc-file /home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/placer/TinyFPGA_B_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:22:02

W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_13, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_14, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_15, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_16, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_17, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_18, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_19, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_20, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_21, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_9, as it is not connected to any PAD
I2004: Option and Settings Summary
=============================================================
Device file          - /media/external/iCEcube2/sbt_backend/devices/ICE40P08.dev
Package              - CM81
Design database      - /home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B
SDC file             - /home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/Temp/sbt_temp.sdc
Output directory     - /home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/placer
Timing library       - /media/external/iCEcube2/sbt_backend/devices/ice40LP8K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: /home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B/BFPGA_DESIGN_ep
I2065: Reading device file : /media/external/iCEcube2/sbt_backend/devices/ICE40P08.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	1537
    Number of DFFs      	:	564
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	261
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	16
    Number of GBIOs     	:	1
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0


Phase 1
I2077: Start design legalization
W2216: SB_GB_IO 'CLK_pad' is assigned to a non-GB pin 'B2'. Replacing it with SB_IO 'CLK_pad' and SB_GB 'CLK_pad_gb'

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	6
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	1
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	1
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	8
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.0 (sec)

Phase 3
Warning-1034: Found non-unate timing arc, from pin "PACKAGEPIN" to pin "DIN0" of instance "CLK_pad", in the clock network. Converting the timing arc to positive-unate
SDC-Info-1101: Duty cycle not specified for clock. Assuming 50 percent dutycycle.

Design Statistics after Packing
    Number of LUTs      	:	1546
    Number of DFFs      	:	555
    Number of DFFs packed to IO	:	9
    Number of Carrys    	:	261

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	477
        LUT, DFF and CARRY	:	78
    Combinational LogicCells
        Only LUT         	:	809
        CARRY Only       	:	1
        LUT with CARRY   	:	182
    LogicCells                  :	1547/7680
    PLBs                        :	237/960
    BRAMs                       :	0/32
    IOs and GBIOs               :	17/63
    PLLs                        :	0/1


I2088: Phase 3, elapsed time : 1.5 (sec)

Phase 4
I2088: Phase 4, elapsed time : 0.2 (sec)

Phase 5
I2088: Phase 5, elapsed time : 4.3 (sec)

Phase 6
I2088: Phase 6, elapsed time : 65.9 (sec)

Final Design Statistics
    Number of LUTs      	:	1546
    Number of DFFs      	:	555
    Number of DFFs packed to IO	:	9
    Number of Carrys    	:	261
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	17
    Number of GBIOs     	:	0
    Number of GBs       	:	1
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0

Device Utilization Summary
    LogicCells                  :	1547/7680
    PLBs                        :	274/960
    BRAMs                       :	0/32
    IOs and GBIOs               :	17/63
    PLLs                        :	0/1



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 2
Clock: CLK | Frequency: 49.03 MHz | Target: 16.00 MHz
Clock: TinyFPGA_B|CLK | Frequency: N/A | Target: 1.00 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 72.4 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"/media/external/iCEcube2/sbt_backend/bin/linux/opt/packer" "/media/external/iCEcube2/sbt_backend/devices/ICE40P08.dev" "/home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --package CM81 --outdir "/home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/packer" --DRC_only  --translator "/media/external/iCEcube2/sbt_backend/bin/sdc_translator.tcl" --src_sdc_file "/home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/placer/TinyFPGA_B_pl.sdc" --dst_sdc_file "/home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/packer/TinyFPGA_B_pk.sdc" --devicename iCE40LP8K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:02:57

Begin Packing...
initializing finish
Total HPWL cost is 6766
used logic cells: 1547
Design Rule Checking Succeeded

DRC Checker run-time: 0 (sec)
packer succeed.


"/media/external/iCEcube2/sbt_backend/bin/linux/opt/packer" "/media/external/iCEcube2/sbt_backend/devices/ICE40P08.dev" "/home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --package CM81 --outdir "/home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/packer" --translator "/media/external/iCEcube2/sbt_backend/bin/sdc_translator.tcl" --src_sdc_file "/home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/placer/TinyFPGA_B_pl.sdc" --dst_sdc_file "/home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/packer/TinyFPGA_B_pk.sdc" --devicename iCE40LP8K
starting packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:02:57

Begin Packing...
running packerinitializing finish
Total HPWL cost is 6766
used logic cells: 1547
Translating sdc file /home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/placer/TinyFPGA_B_pl.sdc...
Translated sdc file is /home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/packer/TinyFPGA_B_pk.sdc
Packer succeeded

Packer run-time: 1 (sec)
packer succeed.


"/media/external/iCEcube2/sbt_backend/bin/linux/opt/sbrouter" "/media/external/iCEcube2/sbt_backend/devices/ICE40P08.dev" "/home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" "/media/external/iCEcube2/sbt_backend/devices/ice40LP8K.lib" "/home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/packer/TinyFPGA_B_pk.sdc" --outdir "/home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/router" --sdf_file "/home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : /media/external/iCEcube2/sbt_backend/bin/linux/opt/sbrouter /media/external/iCEcube2/sbt_backend/devices/ICE40P08.dev /home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B /media/external/iCEcube2/sbt_backend/devices/ice40LP8K.lib /home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/packer/TinyFPGA_B_pk.sdc --outdir /home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/router --sdf_file /home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:09:33

I1203: Reading Design TinyFPGA_B
Read design time: 0
I1202: Reading Architecture of device iCE40LP8K
SDC-Info-1101: Duty cycle not specified for clock. Assuming 50 percent dutycycle.
Read device time: 9
I1209: Started routing
I1223: Total Nets : 1906 
I1212: Iteration  1 :   407 unrouted : 3 seconds
I1212: Iteration  2 :    59 unrouted : 1 seconds
I1212: Iteration  3 :    13 unrouted : 0 seconds
I1212: Iteration  4 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 5
I1206: Completed routing
I1204: Writing Design TinyFPGA_B
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 15 seconds
 total           346436K
router succeed.

"/media/external/iCEcube2/sbt_backend/bin/linux/opt/netlister" --verilog "/home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.v" --vhdl "/home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.vhd" --lib "/home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --view rt --device "/media/external/iCEcube2/sbt_backend/devices/ICE40P08.dev" --splitio  --in-sdc-file "/home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/packer/TinyFPGA_B_pk.sdc" --out-sdc-file "/home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/netlister/TinyFPGA_B_sbt.sdc"
starting netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:25:37

running netlistGenerating Verilog & VHDL netlist files ...
Writing /home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.v
Writing /home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.vhd
Netlister succeeded.

Netlister run-time: 7 (sec)
netlist succeed.


"/media/external/iCEcube2/sbt_backend/bin/linux/opt/sbtimer" --des-lib "/home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --lib-file "/media/external/iCEcube2/sbt_backend/devices/ice40LP8K.lib" --sdc-file "/home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/netlister/TinyFPGA_B_sbt.sdc" --sdf-file "/home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.sdf" --report-file "/home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/timer/TinyFPGA_B_timing.rpt" --device-file "/media/external/iCEcube2/sbt_backend/devices/ICE40P08.dev" --timing-summary
starting timerrunning timerExecuting : /media/external/iCEcube2/sbt_backend/bin/linux/opt/sbtimer --des-lib /home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B --lib-file /media/external/iCEcube2/sbt_backend/devices/ice40LP8K.lib --sdc-file /home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/netlister/TinyFPGA_B_sbt.sdc --sdf-file /home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.sdf --report-file /home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/timer/TinyFPGA_B_timing.rpt --device-file /media/external/iCEcube2/sbt_backend/devices/ICE40P08.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:08:07

Warning-1034: Found non-unate timing arc, from pin "PADIN" to pin "DIN0" of instance "CLK_pad_preio", in the clock network. Converting the timing arc to positive-unate
SDC-Info-1101: Duty cycle not specified for clock. Assuming 50 percent dutycycle.
Timer run-time: 7 seconds
timer succeed.
timer succeeded.


"/media/external/iCEcube2/sbt_backend/bin/linux/opt/bitmap" "/media/external/iCEcube2/sbt_backend/devices/ICE40P08.dev" --design "/home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --device_name iCE40LP8K --package CM81 --outdir "/home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:24:49

running bitmapBit Stream File Size: 1080760 (1M 31K 440 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 2 (sec)
bitmap succeed.
/media/external/iCEcube2/LSE/bin/lin64/synthesis -f "template_lse.prj"
starting Synthesisrunning SynthesisCopyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2015 Lattice Semiconductor Corporation,  All rights reserved.
Thu Sep 12 23:03:13 2019


Command Line:  /media/external/iCEcube2/LSE/bin/lin64/synthesis -f template_lse.prj 

INFO - synthesis: Lattice Synthesis Engine Launched.
Synthesis options:
The -a option is SBTiCE40.
The -t option is CM81.
The -d option is iCE40LP8K.
                                                          

##########################################################

### Lattice Family : SBTiCE40

### Device  : iCE40LP8K

### Package : CM81

### Number of Logic Cells: 7680

### Number of RAM4k Blocks: 32

### Number of DSP Blocks: 0

### Number of PLLs: 2

### Number of IO Pins: 178

##########################################################

                                                          

Optimization goal = Area
The -top option is not used.
Target frequency = 1.000000 MHz.
Maximum fanout = 10000.
Timing path count = 3
RWCheckOnRam = 0

BRAM utilization = 100.000000 %
DSP usage = true (default)
DSP utilization = 100 % (default)
fsm_encoding_style = auto
resolve_mixed_drivers = 0
fix_gated_clocks = 1

Mux style = auto (Default)
Use Carry Chain = true
carry_chain_length = 0
Loop Limit = 1950.
Use IO Insertion = TRUE
Use IO Reg = AUTO

Resource Sharing = TRUE
Propagate Constants = TRUE
Remove Duplicate Registers = TRUE
Output EDIF file name = template_Implmnt/template.edf.
WARNING - synthesis: Option -force_gsr will be set to false when option -output_edif/-ngo are set
ROM style = auto
RAM style = auto
The -comp option is FALSE.
The -syn option is FALSE.
-p /home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1 (searchpath added)
Verilog design file = verilog/TinyFPGA_B.v
Verilog design file = verilog/uart_rx.v
Verilog design file = verilog/uart_tx.v
Verilog design file = verilog/coms.v
Verilog design file = verilog/motorControl.v
Verilog design file = quad.v
-sdc option: SDC file input not used.
-vh2008

WARNING - synthesis: Setting TinyFPGA_B as the top-level module. To specify the top-level module explicitly, use the -top option.
Technology check ok...

Analyzing Verilog file /media/external/iCEcube2/LSE/userware/unix/SYNTHESIS_HEADERS/machxo2.v. VERI-1482
Analyzing Verilog file /media/external/iCEcube2/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v. VERI-1482
Compile design.
Compile Design Begin
Analyzing Verilog file verilog/TinyFPGA_B.v. VERI-1482
WARNING - synthesis: verilog/TinyFPGA_B.v(122): identifier PHASES is used before its declaration. VERI-1875
WARNING - synthesis: verilog/TinyFPGA_B.v(123): identifier PHASES is used before its declaration. VERI-1875
WARNING - synthesis: verilog/TinyFPGA_B.v(124): identifier PHASES is used before its declaration. VERI-1875
WARNING - synthesis: verilog/TinyFPGA_B.v(125): identifier PHASES is used before its declaration. VERI-1875
WARNING - synthesis: verilog/TinyFPGA_B.v(126): identifier PHASES is used before its declaration. VERI-1875
WARNING - synthesis: verilog/TinyFPGA_B.v(127): identifier PHASES is used before its declaration. VERI-1875
Analyzing Verilog file verilog/uart_rx.v. VERI-1482
Analyzing Verilog file verilog/uart_tx.v. VERI-1482
Analyzing Verilog file verilog/coms.v. VERI-1482
Analyzing Verilog file verilog/motorControl.v. VERI-1482
Analyzing Verilog file quad.v. VERI-1482
Analyzing Verilog file /media/external/iCEcube2/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v. VERI-1482
WARNING - synthesis: /media/external/iCEcube2/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(79): assignment to input EVERI-1214
WARNING - synthesis: /media/external/iCEcube2/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(88): assignment to input EVERI-1214
WARNING - synthesis: /media/external/iCEcube2/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(98): assignment to input EVERI-1214
WARNING - synthesis: /media/external/iCEcube2/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(108): assignment to input EVERI-1214
WARNING - synthesis: /media/external/iCEcube2/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(118): assignment to input EVERI-1214
WARNING - synthesis: /media/external/iCEcube2/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(170): assignment to input EVERI-1214
WARNING - synthesis: /media/external/iCEcube2/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(179): assignment to input EVERI-1214
WARNING - synthesis: /media/external/iCEcube2/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(189): assignment to input EVERI-1214
WARNING - synthesis: /media/external/iCEcube2/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(199): assignment to input EVERI-1214
WARNING - synthesis: /media/external/iCEcube2/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(209): assignment to input EVERI-1214
WARNING - synthesis: /media/external/iCEcube2/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(3725): empty port in module declaration. VERI-1294
Top module name (Verilog): TinyFPGA_B
INFO - synthesis: verilog/TinyFPGA_B.v(2): compiling module TinyFPGA_B. VERI-1018
INFO - synthesis: /media/external/iCEcube2/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(502): compiling module SB_IO(PIN_TYPE=6'b101001,PULLUP=1'b1). VERI-1018
INFO - synthesis: /media/external/iCEcube2/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(502): compiling module SB_IO(PIN_TYPE=6'b01,PULLUP=1'b1). VERI-1018
WARNING - synthesis: verilog/TinyFPGA_B.v(71): expression size 32 truncated to fit in target size 26. VERI-1209
INFO - synthesis: verilog/coms.v(1): compiling module coms. VERI-1018
INFO - synthesis: verilog/uart_tx.v(14): compiling module uart_tx. VERI-1018
WARNING - synthesis: verilog/uart_tx.v(70): expression size 32 truncated to fit in target size 9. VERI-1209
WARNING - synthesis: verilog/uart_tx.v(88): expression size 32 truncated to fit in target size 9. VERI-1209
WARNING - synthesis: verilog/uart_tx.v(98): expression size 32 truncated to fit in target size 3. VERI-1209
WARNING - synthesis: verilog/uart_tx.v(118): expression size 32 truncated to fit in target size 9. VERI-1209
WARNING - synthesis: verilog/coms.v(297): expression size 32 truncated to fit in target size 8. VERI-1209
WARNING - synthesis: verilog/coms.v(308): expression size 32 truncated to fit in target size 14. VERI-1209
WARNING - synthesis: verilog/coms.v(331): expression size 32 truncated to fit in target size 8. VERI-1209
WARNING - synthesis: verilog/coms.v(356): expression size 32 truncated to fit in target size 8. VERI-1209
INFO - synthesis: verilog/uart_rx.v(14): compiling module uart_rx. VERI-1018
WARNING - synthesis: verilog/uart_rx.v(80): expression size 32 truncated to fit in target size 8. VERI-1209
WARNING - synthesis: verilog/uart_rx.v(91): expression size 32 truncated to fit in target size 8. VERI-1209
WARNING - synthesis: verilog/uart_rx.v(102): expression size 32 truncated to fit in target size 3. VERI-1209
WARNING - synthesis: verilog/uart_rx.v(120): expression size 32 truncated to fit in target size 8. VERI-1209
WARNING - synthesis: verilog/coms.v(386): index 152 is out of range [151:0] for data_in_field. VERI-1216
WARNING - synthesis: verilog/coms.v(392): index 152 is out of range [151:0] for data_out_field2. VERI-1216
WARNING - synthesis: verilog/coms.v(483): expression size 32 truncated to fit in target size 8. VERI-1209
WARNING - synthesis: verilog/coms.v(21): net data_out[20][7] does not have a driver. VDB-1002
INFO - synthesis: verilog/motorControl.v(1): compiling module motorControl. VERI-1018
WARNING - synthesis: verilog/motorControl.v(82): expression size 32 truncated to fit in target size 10. VERI-1209
INFO - synthesis: quad.v(3): compiling module quad. VERI-1018
WARNING - synthesis: quad.v(9): net quadAbuf[30] does not have a driver. VDB-1002
WARNING - synthesis: quad.v(10): net quadBbuf[30] does not have a driver. VDB-1002
WARNING - synthesis: verilog/TinyFPGA_B.v(45): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/TinyFPGA_B.v(53): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/TinyFPGA_B.v(61): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/TinyFPGA_B.v(94): input port ID[7] is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/TinyFPGA_B.v(104): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/TinyFPGA_B.v(112): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/TinyFPGA_B.v(120): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
Last elaborated design is TinyFPGA_B()
Loading NGL library '/media/external/iCEcube2/LSE/xo2c00/data/xo2clib.ngl'...
Loading NGL library '/media/external/iCEcube2/LSE/or5g00/data/orc5glib.ngl'...
Top-level module name = TinyFPGA_B.
WARNING - synthesis: verilog/TinyFPGA_B.v(45): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/TinyFPGA_B.v(53): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/TinyFPGA_B.v(61): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/TinyFPGA_B.v(94): input port ID[7] is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/TinyFPGA_B.v(104): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/TinyFPGA_B.v(112): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/TinyFPGA_B.v(120): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/coms.v(21): net data_out[20][7] does not have a driver. VDB-1002
WARNING - synthesis: quad.v(9): net quadAbuf[30] does not have a driver. VDB-1002
WARNING - synthesis: quad.v(10): net quadBbuf[30] does not have a driver. VDB-1002
######## Converting I/O port PIN_1 to output.
######## Converting I/O port PIN_2 to output.
######## Converting I/O port PIN_3 to output.
######## Converting I/O port PIN_7 to input.
######## Converting I/O port PIN_8 to input.
######## Converting I/O port PIN_9 to input.
######## Converting I/O port PIN_13 to input.
######## Converting I/O port PIN_14 to input.
######## Converting I/O port PIN_15 to input.
######## Converting I/O port PIN_16 to input.
######## Converting I/O port PIN_17 to input.
######## Converting I/O port PIN_18 to input.
######## Converting I/O port PIN_19 to input.
######## Converting I/O port PIN_20 to input.
######## Converting I/O port PIN_21 to input.
######## Converting I/O port PIN_22 to output.
######## Converting I/O port PIN_23 to output.
######## Converting I/O port PIN_24 to output.
WARNING - synthesis: verilog/coms.v(9): net \c0/ID[7] does not have a driver. VDB-1002
######## Missing driver on net \c0/ID[7]. Patching with GND.
######## Missing driver on net \c0/ID[6]. Patching with GND.
######## Missing driver on net \c0/ID[5]. Patching with GND.
######## Missing driver on net \c0/ID[4]. Patching with GND.
######## Missing driver on net \c0/ID[3]. Patching with GND.
######## Missing driver on net \c0/ID[2]. Patching with GND.
######## Missing driver on net \c0/ID[1]. Patching with GND.
######## Missing driver on net \c0/ID[0]. Patching with GND.
######## Missing driver on net \c0/data_out[20][7]. Patching with GND.
######## Missing driver on net \c0/data_out[20][6]. Patching with GND.
######## Missing driver on net \c0/data_out[20][5]. Patching with GND.
######## Missing driver on net \c0/data_out[20][4]. Patching with GND.
######## Missing driver on net \c0/data_out[20][3]. Patching with GND.
######## Missing driver on net \c0/data_out[20][2]. Patching with GND.
######## Missing driver on net \c0/data_out[20][1]. Patching with GND.
######## Missing driver on net \c0/data_out[20][0]. Patching with GND.
######## Missing driver on net \c0/data_out[19][7]. Patching with GND.
######## Missing driver on net \c0/data_out[19][6]. Patching with GND.
######## Missing driver on net \c0/data_out[19][5]. Patching with GND.
######## Missing driver on net \c0/data_out[19][4]. Patching with GND.
######## Missing driver on net \c0/data_out[19][3]. Patching with GND.
######## Missing driver on net \c0/data_out[19][2]. Patching with GND.
######## Missing driver on net \c0/data_out[19][1]. Patching with GND.
######## Missing driver on net \c0/data_out[19][0]. Patching with GND.
######## Missing driver on net \c0/data_out[18][7]. Patching with GND.
######## Missing driver on net \c0/data_out[18][6]. Patching with GND.
######## Missing driver on net \c0/data_out[18][5]. Patching with GND.
######## Missing driver on net \c0/data_out[18][4]. Patching with GND.
######## Missing driver on net \c0/data_out[18][3]. Patching with GND.
######## Missing driver on net \c0/data_out[18][2]. Patching with GND.
######## Missing driver on net \c0/data_out[18][1]. Patching with GND.
######## Missing driver on net \c0/data_out[18][0]. Patching with GND.
######## Missing driver on net \c0/data_out[17][7]. Patching with GND.
######## Missing driver on net \c0/data_out[17][6]. Patching with GND.
######## Missing driver on net \c0/data_out[17][5]. Patching with GND.
######## Missing driver on net \c0/data_out[17][4]. Patching with GND.
######## Missing driver on net \c0/data_out[17][3]. Patching with GND.
######## Missing driver on net \c0/data_out[17][2]. Patching with GND.
######## Missing driver on net \c0/data_out[17][1]. Patching with GND.
######## Missing driver on net \c0/data_out[17][0]. Patching with GND.
######## Missing driver on net \c0/data_out[16][7]. Patching with GND.
######## Missing driver on net \c0/data_out[16][6]. Patching with GND.
######## Missing driver on net \c0/data_out[16][5]. Patching with GND.
######## Missing driver on net \c0/data_out[16][4]. Patching with GND.
######## Missing driver on net \c0/data_out[16][3]. Patching with GND.
######## Missing driver on net \c0/data_out[16][2]. Patching with GND.
######## Missing driver on net \c0/data_out[16][1]. Patching with GND.
######## Missing driver on net \c0/data_out[16][0]. Patching with GND.
######## Missing driver on net \c0/data_out[15][7]. Patching with GND.
######## Missing driver on net \c0/data_out[15][6]. Patching with GND.
######## Missing driver on net \c0/data_out[15][5]. Patching with GND.
######## Missing driver on net \c0/data_out[15][4]. Patching with GND.
######## Missing driver on net \c0/data_out[15][3]. Patching with GND.
######## Missing driver on net \c0/data_out[15][2]. Patching with GND.
######## Missing driver on net \c0/data_out[15][1]. Patching with GND.
######## Missing driver on net \c0/data_out[15][0]. Patching with GND.
######## Missing driver on net \c0/data_out[14][7]. Patching with GND.
######## Missing driver on net \c0/data_out[14][6]. Patching with GND.
######## Missing driver on net \c0/data_out[14][5]. Patching with GND.
######## Missing driver on net \c0/data_out[14][4]. Patching with GND.
######## Missing driver on net \c0/data_out[14][3]. Patching with GND.
######## Missing driver on net \c0/data_out[14][2]. Patching with GND.
######## Missing driver on net \c0/data_out[14][1]. Patching with GND.
######## Missing driver on net \c0/data_out[14][0]. Patching with GND.
######## Missing driver on net \c0/data_out[13][7]. Patching with GND.
######## Missing driver on net \c0/data_out[13][6]. Patching with GND.
######## Missing driver on net \c0/data_out[13][5]. Patching with GND.
######## Missing driver on net \c0/data_out[13][4]. Patching with GND.
######## Missing driver on net \c0/data_out[13][3]. Patching with GND.
######## Missing driver on net \c0/data_out[13][2]. Patching with GND.
######## Missing driver on net \c0/data_out[13][1]. Patching with GND.
######## Missing driver on net \c0/data_out[13][0]. Patching with GND.
######## Missing driver on net \c0/data_out[12][7]. Patching with GND.
######## Missing driver on net \c0/data_out[12][6]. Patching with GND.
######## Missing driver on net \c0/data_out[12][5]. Patching with GND.
######## Missing driver on net \c0/data_out[12][4]. Patching with GND.
######## Missing driver on net \c0/data_out[12][3]. Patching with GND.
######## Missing driver on net \c0/data_out[12][2]. Patching with GND.
######## Missing driver on net \c0/data_out[12][1]. Patching with GND.
######## Missing driver on net \c0/data_out[12][0]. Patching with GND.
######## Missing driver on net \c0/data_out[11][7]. Patching with GND.
######## Missing driver on net \c0/data_out[11][6]. Patching with GND.
######## Missing driver on net \c0/data_out[11][5]. Patching with GND.
######## Missing driver on net \c0/data_out[11][4]. Patching with GND.
######## Missing driver on net \c0/data_out[11][3]. Patching with GND.
######## Missing driver on net \c0/data_out[11][2]. Patching with GND.
######## Missing driver on net \c0/data_out[11][1]. Patching with GND.
######## Missing driver on net \c0/data_out[11][0]. Patching with GND.
######## Missing driver on net \quad_counter0/quadAbuf[30]. Patching with GND.
######## Missing driver on net \quad_counter0/quadBbuf[30]. Patching with GND.
WARNING - synthesis: quad.v(31): Register \quad_counter0/quadAbuf[29]_89 is stuck at Zero. VDB-5013
WARNING - synthesis: verilog/coms.v(368): Register \c0/data_out[4][7]_2419 is stuck at Zero. VDB-5013
WARNING - synthesis: verilog/coms.v(368): Register \c0/data_out[3][4]_2430 is stuck at One. VDB-5014



WARNING - synthesis: Bit 0 of Register \c0/UART_TRANSMITTER.state is stuck at Zero
WARNING - synthesis: Bit 1 of Register \c0/UART_TRANSMITTER.state is stuck at Zero
WARNING - synthesis: Bit 2 of Register \c0/UART_TRANSMITTER.state is stuck at Zero
WARNING - synthesis: Bit 3 of Register \c0/UART_TRANSMITTER.state is stuck at Zero
WARNING - synthesis: Bit 4 of Register \c0/UART_TRANSMITTER.state is stuck at Zero
WARNING - synthesis: Skipping pad insertion on PIN_4 due to black_box_pad_pin attribute.
WARNING - synthesis: Skipping pad insertion on PIN_5 due to black_box_pad_pin attribute.
WARNING - synthesis: Skipping pad insertion on PIN_6 due to black_box_pad_pin attribute.
WARNING - synthesis: Skipping pad insertion on PIN_10 due to black_box_pad_pin attribute.
WARNING - synthesis: Skipping pad insertion on PIN_11 due to black_box_pad_pin attribute.
WARNING - synthesis: Skipping pad insertion on PIN_12 due to black_box_pad_pin attribute.
WARNING - synthesis: verilog/coms.v(545): Register \c0/data_out_frame2[0]__i9 is stuck at One. VDB-5014
WARNING - synthesis: verilog/coms.v(545): Register \c0/data_out_frame2[0]__i11 is stuck at Zero. VDB-5013
Applying 1.000000 MHz constraint to all clocks

Writing scf file : template_Implmnt/template.scf

Results of NGD DRC are available in TinyFPGA_B_drc.log.

################### Begin Area Report (TinyFPGA_B)######################
Number of register bits => 569 of 7680 (7 % )
SB_CARRY => 261
SB_DFF => 411
SB_DFFE => 79
SB_DFFESS => 7
SB_DFFSR => 3
SB_DFFSS => 69
SB_GB_IO => 1
SB_IO => 16
SB_LUT4 => 1549
################### End Area Report ##################

################### Begin Clock Report ######################
Clock Nets
Number of Clocks: 1
  Net : CLK_c, loads : 569
Clock Enable Nets
Number of Clock Enables: 0
Top 0 highest fanout Clock Enables:
Highest fanout non-clock nets
Top 10 highest fanout non-clock nets:
  Net : c0/n63_adj_2517, loads : 66
  Net : quad_counter0/n1759, loads : 63
  Net : c0/rx/n19621, loads : 62
  Net : c0/UART_TRANSMITTER.state_1, loads : 52
  Net : c0/byte_transmit_counter_0, loads : 48
  Net : c0/n11945, loads : 46
  Net : c0/n11783, loads : 43
  Net : c0/UART_TRANSMITTER.state_0, loads : 40
  Net : c0/UART_TRANSMITTER.state_2, loads : 39
  Net : c0/byte_transmit_counter2_0, loads : 37
################### End Clock Report ##################

Timing Report Summary
--------------
--------------------------------------------------------------------------------
Constraint                              |   Constraint|       Actual|Levels
--------------------------------------------------------------------------------
                                        |             |             |
create_clock -period 1000.000000 -name  |             |             |
clk0 [get_nets CLK_c]                   |    1.000 MHz|   17.085 MHz|    37  
                                        |             |             |
--------------------------------------------------------------------------------


All constraints were met.


Peak Memory Usage: 188.129  MB

--------------------------------------------------------------
Elapsed CPU time for LSE flow : 4.834  secs
--------------------------------------------------------------
Current Implementation template_Implmnt its sbt path: /home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 4 seconds


"/media/external/iCEcube2/sbt_backend/bin/linux/opt/edifparser" "/media/external/iCEcube2/sbt_backend/devices/ICE40P08.dev" "/home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/template.edf " "/home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/netlist" "-pCM81" "-y/home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/constraints/pins.pcf " "-s/home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/constraints/clk.sdc " -c --devicename iCE40LP8K
starting edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:01:35

running edif parserParsing edif file: /home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/template.edf...
Parsing constraint file: /home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/constraints/pins.pcf...
start to read sdc/scf file /home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/template.scf
sdc_reader OK /home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/template.scf
start to read sdc/scf file /home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/constraints/clk.sdc
sdc_reader OK /home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/constraints/clk.sdc
Warning: Property lattice_noprune(1) in the instance hall1_input(ICE_IO) is not valid, it is ignored.
Warning: Property lattice_noprune(1) in the instance hall2_input(ICE_IO) is not valid, it is ignored.
Warning: Property lattice_noprune(1) in the instance hall3_input(ICE_IO) is not valid, it is ignored.
Warning: Property lattice_noprune(1) in the instance rx_input(ICE_IO) is not valid, it is ignored.
Warning: Property lattice_noprune(1) in the instance tx2_output(ICE_IO) is not valid, it is ignored.
Warning: Property lattice_noprune(1) in the instance tx_output(ICE_IO) is not valid, it is ignored.
Stored edif netlist at /home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B...
Warning: The terminal connectivity tx_output:LATCHINPUTVALUE is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity tx_output:INPUTCLK is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity tx_output:OUTPUTCLK is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity tx2_output:LATCHINPUTVALUE is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity tx2_output:INPUTCLK is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity tx2_output:OUTPUTCLK is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity rx_input:LATCHINPUTVALUE is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity rx_input:INPUTCLK is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity rx_input:OUTPUTENABLE is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity rx_input:OUTPUTCLK is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity hall3_input:LATCHINPUTVALUE is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity hall3_input:INPUTCLK is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity hall3_input:OUTPUTENABLE is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity hall3_input:OUTPUTCLK is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity hall2_input:LATCHINPUTVALUE is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity hall2_input:INPUTCLK is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity hall2_input:OUTPUTENABLE is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity hall2_input:OUTPUTCLK is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity hall1_input:LATCHINPUTVALUE is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity hall1_input:INPUTCLK is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity hall1_input:OUTPUTENABLE is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity hall1_input:OUTPUTCLK is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity USBPU_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity PIN_8_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity PIN_7_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity PIN_3_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity PIN_2_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity PIN_24_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity PIN_23_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity PIN_22_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity PIN_1_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity LED_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity CLK_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 000001
Warning: The terminal c0.byte_transmit_counter__i7:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.data_out_6[[0__2410:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.data_out_7[[5__2397:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.data_out_7[[6__2396:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.data_out_7[[4__2398:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.data_out_7[[7__2395:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.rx.r_Clock_Count__i0:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.rx.r_Bit_Index_i1:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.tx2.r_Clock_Count__i0:E is driven by default driver : VCC, Disconnecting it.

write Timing Constraint to /home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: TinyFPGA_B

EDF Parser run-time: 0 (sec)
edif parser succeed.


"/media/external/iCEcube2/sbt_backend/bin/linux/opt/sbtplacer" --des-lib "/home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --outdir "/home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/placer" --device-file "/media/external/iCEcube2/sbt_backend/devices/ICE40P08.dev" --package CM81 --deviceMarketName iCE40LP8K --sdc-file "/home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/Temp/sbt_temp.sdc" --lib-file "/media/external/iCEcube2/sbt_backend/devices/ice40LP8K.lib" --effort_level std --out-sdc-file "/home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/placer/TinyFPGA_B_pl.sdc"
starting placerrunning placerExecuting : /media/external/iCEcube2/sbt_backend/bin/linux/opt/sbtplacer --des-lib /home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B --outdir /home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/placer --device-file /media/external/iCEcube2/sbt_backend/devices/ICE40P08.dev --package CM81 --deviceMarketName iCE40LP8K --sdc-file /home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/Temp/sbt_temp.sdc --lib-file /media/external/iCEcube2/sbt_backend/devices/ice40LP8K.lib --effort_level std --out-sdc-file /home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/placer/TinyFPGA_B_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:22:02

W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_13, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_14, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_15, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_16, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_17, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_18, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_19, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_20, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_21, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_9, as it is not connected to any PAD
I2004: Option and Settings Summary
=============================================================
Device file          - /media/external/iCEcube2/sbt_backend/devices/ICE40P08.dev
Package              - CM81
Design database      - /home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B
SDC file             - /home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/Temp/sbt_temp.sdc
Output directory     - /home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/placer
Timing library       - /media/external/iCEcube2/sbt_backend/devices/ice40LP8K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: /home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B/BFPGA_DESIGN_ep
I2065: Reading device file : /media/external/iCEcube2/sbt_backend/devices/ICE40P08.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	1549
    Number of DFFs      	:	569
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	261
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	16
    Number of GBIOs     	:	1
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0


Phase 1
I2077: Start design legalization
W2216: SB_GB_IO 'CLK_pad' is assigned to a non-GB pin 'B2'. Replacing it with SB_IO 'CLK_pad' and SB_GB 'CLK_pad_gb'

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	6
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	1
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	1
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	8
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.0 (sec)

Phase 3
Warning-1034: Found non-unate timing arc, from pin "PACKAGEPIN" to pin "DIN0" of instance "CLK_pad", in the clock network. Converting the timing arc to positive-unate
SDC-Info-1101: Duty cycle not specified for clock. Assuming 50 percent dutycycle.

Design Statistics after Packing
    Number of LUTs      	:	1558
    Number of DFFs      	:	560
    Number of DFFs packed to IO	:	9
    Number of Carrys    	:	261

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	482
        LUT, DFF and CARRY	:	78
    Combinational LogicCells
        Only LUT         	:	816
        CARRY Only       	:	1
        LUT with CARRY   	:	182
    LogicCells                  :	1559/7680
    PLBs                        :	242/960
    BRAMs                       :	0/32
    IOs and GBIOs               :	17/63
    PLLs                        :	0/1


I2088: Phase 3, elapsed time : 1.5 (sec)

Phase 4
I2088: Phase 4, elapsed time : 0.2 (sec)

Phase 5
I2088: Phase 5, elapsed time : 4.2 (sec)

Phase 6
I2088: Phase 6, elapsed time : 69.3 (sec)

Final Design Statistics
    Number of LUTs      	:	1558
    Number of DFFs      	:	560
    Number of DFFs packed to IO	:	9
    Number of Carrys    	:	261
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	17
    Number of GBIOs     	:	0
    Number of GBs       	:	1
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0

Device Utilization Summary
    LogicCells                  :	1559/7680
    PLBs                        :	302/960
    BRAMs                       :	0/32
    IOs and GBIOs               :	17/63
    PLLs                        :	0/1



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 2
Clock: CLK | Frequency: 51.28 MHz | Target: 16.00 MHz
Clock: TinyFPGA_B|CLK | Frequency: N/A | Target: 1.00 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 75.6 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"/media/external/iCEcube2/sbt_backend/bin/linux/opt/packer" "/media/external/iCEcube2/sbt_backend/devices/ICE40P08.dev" "/home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --package CM81 --outdir "/home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/packer" --DRC_only  --translator "/media/external/iCEcube2/sbt_backend/bin/sdc_translator.tcl" --src_sdc_file "/home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/placer/TinyFPGA_B_pl.sdc" --dst_sdc_file "/home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/packer/TinyFPGA_B_pk.sdc" --devicename iCE40LP8K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:02:57

Begin Packing...
initializing finish
Total HPWL cost is 6759
used logic cells: 1559
Design Rule Checking Succeeded

DRC Checker run-time: 1 (sec)
packer succeed.


"/media/external/iCEcube2/sbt_backend/bin/linux/opt/packer" "/media/external/iCEcube2/sbt_backend/devices/ICE40P08.dev" "/home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --package CM81 --outdir "/home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/packer" --translator "/media/external/iCEcube2/sbt_backend/bin/sdc_translator.tcl" --src_sdc_file "/home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/placer/TinyFPGA_B_pl.sdc" --dst_sdc_file "/home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/packer/TinyFPGA_B_pk.sdc" --devicename iCE40LP8K
starting packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:02:57

Begin Packing...
running packerinitializing finish
Total HPWL cost is 6759
used logic cells: 1559
Translating sdc file /home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/placer/TinyFPGA_B_pl.sdc...
Translated sdc file is /home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/packer/TinyFPGA_B_pk.sdc
Packer succeeded

Packer run-time: 1 (sec)
packer succeed.


"/media/external/iCEcube2/sbt_backend/bin/linux/opt/sbrouter" "/media/external/iCEcube2/sbt_backend/devices/ICE40P08.dev" "/home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" "/media/external/iCEcube2/sbt_backend/devices/ice40LP8K.lib" "/home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/packer/TinyFPGA_B_pk.sdc" --outdir "/home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/router" --sdf_file "/home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : /media/external/iCEcube2/sbt_backend/bin/linux/opt/sbrouter /media/external/iCEcube2/sbt_backend/devices/ICE40P08.dev /home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B /media/external/iCEcube2/sbt_backend/devices/ice40LP8K.lib /home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/packer/TinyFPGA_B_pk.sdc --outdir /home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/router --sdf_file /home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:09:33

I1203: Reading Design TinyFPGA_B
Read design time: 0
I1202: Reading Architecture of device iCE40LP8K
SDC-Info-1101: Duty cycle not specified for clock. Assuming 50 percent dutycycle.
Read device time: 9
I1209: Started routing
I1223: Total Nets : 1900 
I1212: Iteration  1 :   427 unrouted : 3 seconds
I1212: Iteration  2 :    47 unrouted : 1 seconds
I1212: Iteration  3 :     4 unrouted : 0 seconds
I1212: Iteration  4 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 5
I1206: Completed routing
I1204: Writing Design TinyFPGA_B
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 15 seconds
 total           346624K
router succeed.

"/media/external/iCEcube2/sbt_backend/bin/linux/opt/netlister" --verilog "/home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.v" --vhdl "/home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.vhd" --lib "/home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --view rt --device "/media/external/iCEcube2/sbt_backend/devices/ICE40P08.dev" --splitio  --in-sdc-file "/home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/packer/TinyFPGA_B_pk.sdc" --out-sdc-file "/home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/netlister/TinyFPGA_B_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:25:37

Generating Verilog & VHDL netlist files ...
Writing /home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.v
Writing /home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.vhd
Netlister succeeded.

Netlister run-time: 7 (sec)
netlist succeed.


"/media/external/iCEcube2/sbt_backend/bin/linux/opt/sbtimer" --des-lib "/home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --lib-file "/media/external/iCEcube2/sbt_backend/devices/ice40LP8K.lib" --sdc-file "/home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/netlister/TinyFPGA_B_sbt.sdc" --sdf-file "/home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.sdf" --report-file "/home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/timer/TinyFPGA_B_timing.rpt" --device-file "/media/external/iCEcube2/sbt_backend/devices/ICE40P08.dev" --timing-summary
starting timerExecuting : /media/external/iCEcube2/sbt_backend/bin/linux/opt/sbtimer --des-lib /home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B --lib-file /media/external/iCEcube2/sbt_backend/devices/ice40LP8K.lib --sdc-file /home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/netlister/TinyFPGA_B_sbt.sdc --sdf-file /home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.sdf --report-file /home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/timer/TinyFPGA_B_timing.rpt --device-file /media/external/iCEcube2/sbt_backend/devices/ICE40P08.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:08:07

running timerWarning-1034: Found non-unate timing arc, from pin "PADIN" to pin "DIN0" of instance "CLK_pad_preio", in the clock network. Converting the timing arc to positive-unate
SDC-Info-1101: Duty cycle not specified for clock. Assuming 50 percent dutycycle.
Timer run-time: 8 seconds
timer succeed.
timer succeeded.


"/media/external/iCEcube2/sbt_backend/bin/linux/opt/bitmap" "/media/external/iCEcube2/sbt_backend/devices/ICE40P08.dev" --design "/home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --device_name iCE40LP8K --package CM81 --outdir "/home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:24:49

running bitmapBit Stream File Size: 1080760 (1M 31K 440 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 2 (sec)
bitmap succeed.
/media/external/iCEcube2/LSE/bin/lin64/synthesis -f "template_lse.prj"
starting Synthesisrunning SynthesisCopyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2015 Lattice Semiconductor Corporation,  All rights reserved.
Thu Sep 12 23:07:35 2019


Command Line:  /media/external/iCEcube2/LSE/bin/lin64/synthesis -f template_lse.prj 

INFO - synthesis: Lattice Synthesis Engine Launched.
Synthesis options:
The -a option is SBTiCE40.
The -t option is CM81.
The -d option is iCE40LP8K.
                                                          

##########################################################

### Lattice Family : SBTiCE40

### Device  : iCE40LP8K

### Package : CM81

### Number of Logic Cells: 7680

### Number of RAM4k Blocks: 32

### Number of DSP Blocks: 0

### Number of PLLs: 2

### Number of IO Pins: 178

##########################################################

                                                          

Optimization goal = Area
The -top option is not used.
Target frequency = 1.000000 MHz.
Maximum fanout = 10000.
Timing path count = 3
RWCheckOnRam = 0

BRAM utilization = 100.000000 %
DSP usage = true (default)
DSP utilization = 100 % (default)
fsm_encoding_style = auto
resolve_mixed_drivers = 0
fix_gated_clocks = 1

Mux style = auto (Default)
Use Carry Chain = true
carry_chain_length = 0
Loop Limit = 1950.
Use IO Insertion = TRUE
Use IO Reg = AUTO

Resource Sharing = TRUE
Propagate Constants = TRUE
Remove Duplicate Registers = TRUE
Output EDIF file name = template_Implmnt/template.edf.
WARNING - synthesis: Option -force_gsr will be set to false when option -output_edif/-ngo are set
ROM style = auto
RAM style = auto
The -comp option is FALSE.
The -syn option is FALSE.
-p /home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1 (searchpath added)
Verilog design file = verilog/TinyFPGA_B.v
Verilog design file = verilog/uart_rx.v
Verilog design file = verilog/uart_tx.v
Verilog design file = verilog/coms.v
Verilog design file = verilog/motorControl.v
Verilog design file = quad.v
-sdc option: SDC file input not used.
-vh2008

WARNING - synthesis: Setting TinyFPGA_B as the top-level module. To specify the top-level module explicitly, use the -top option.
Technology check ok...

Analyzing Verilog file /media/external/iCEcube2/LSE/userware/unix/SYNTHESIS_HEADERS/machxo2.v. VERI-1482
Analyzing Verilog file /media/external/iCEcube2/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v. VERI-1482
Compile design.
Compile Design Begin
Analyzing Verilog file verilog/TinyFPGA_B.v. VERI-1482
WARNING - synthesis: verilog/TinyFPGA_B.v(122): identifier PHASES is used before its declaration. VERI-1875
WARNING - synthesis: verilog/TinyFPGA_B.v(123): identifier PHASES is used before its declaration. VERI-1875
WARNING - synthesis: verilog/TinyFPGA_B.v(124): identifier PHASES is used before its declaration. VERI-1875
WARNING - synthesis: verilog/TinyFPGA_B.v(125): identifier PHASES is used before its declaration. VERI-1875
WARNING - synthesis: verilog/TinyFPGA_B.v(126): identifier PHASES is used before its declaration. VERI-1875
WARNING - synthesis: verilog/TinyFPGA_B.v(127): identifier PHASES is used before its declaration. VERI-1875
Analyzing Verilog file verilog/uart_rx.v. VERI-1482
Analyzing Verilog file verilog/uart_tx.v. VERI-1482
Analyzing Verilog file verilog/coms.v. VERI-1482
Analyzing Verilog file verilog/motorControl.v. VERI-1482
Analyzing Verilog file quad.v. VERI-1482
Analyzing Verilog file /media/external/iCEcube2/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v. VERI-1482
WARNING - synthesis: /media/external/iCEcube2/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(79): assignment to input EVERI-1214
WARNING - synthesis: /media/external/iCEcube2/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(88): assignment to input EVERI-1214
WARNING - synthesis: /media/external/iCEcube2/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(98): assignment to input EVERI-1214
WARNING - synthesis: /media/external/iCEcube2/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(108): assignment to input EVERI-1214
WARNING - synthesis: /media/external/iCEcube2/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(118): assignment to input EVERI-1214
WARNING - synthesis: /media/external/iCEcube2/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(170): assignment to input EVERI-1214
WARNING - synthesis: /media/external/iCEcube2/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(179): assignment to input EVERI-1214
WARNING - synthesis: /media/external/iCEcube2/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(189): assignment to input EVERI-1214
WARNING - synthesis: /media/external/iCEcube2/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(199): assignment to input EVERI-1214
WARNING - synthesis: /media/external/iCEcube2/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(209): assignment to input EVERI-1214
WARNING - synthesis: /media/external/iCEcube2/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(3725): empty port in module declaration. VERI-1294
Top module name (Verilog): TinyFPGA_B
INFO - synthesis: verilog/TinyFPGA_B.v(2): compiling module TinyFPGA_B. VERI-1018
INFO - synthesis: /media/external/iCEcube2/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(502): compiling module SB_IO(PIN_TYPE=6'b101001,PULLUP=1'b1). VERI-1018
INFO - synthesis: /media/external/iCEcube2/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(502): compiling module SB_IO(PIN_TYPE=6'b01,PULLUP=1'b1). VERI-1018
WARNING - synthesis: verilog/TinyFPGA_B.v(71): expression size 32 truncated to fit in target size 26. VERI-1209
INFO - synthesis: verilog/coms.v(1): compiling module coms. VERI-1018
INFO - synthesis: verilog/uart_tx.v(14): compiling module uart_tx. VERI-1018
WARNING - synthesis: verilog/uart_tx.v(70): expression size 32 truncated to fit in target size 9. VERI-1209
WARNING - synthesis: verilog/uart_tx.v(88): expression size 32 truncated to fit in target size 9. VERI-1209
WARNING - synthesis: verilog/uart_tx.v(98): expression size 32 truncated to fit in target size 3. VERI-1209
WARNING - synthesis: verilog/uart_tx.v(118): expression size 32 truncated to fit in target size 9. VERI-1209
WARNING - synthesis: verilog/coms.v(297): expression size 32 truncated to fit in target size 8. VERI-1209
WARNING - synthesis: verilog/coms.v(308): expression size 32 truncated to fit in target size 14. VERI-1209
WARNING - synthesis: verilog/coms.v(331): expression size 32 truncated to fit in target size 8. VERI-1209
WARNING - synthesis: verilog/coms.v(342): expression size 32 truncated to fit in target size 14. VERI-1209
WARNING - synthesis: verilog/coms.v(361): expression size 32 truncated to fit in target size 8. VERI-1209
INFO - synthesis: verilog/uart_rx.v(14): compiling module uart_rx. VERI-1018
WARNING - synthesis: verilog/uart_rx.v(80): expression size 32 truncated to fit in target size 8. VERI-1209
WARNING - synthesis: verilog/uart_rx.v(91): expression size 32 truncated to fit in target size 8. VERI-1209
WARNING - synthesis: verilog/uart_rx.v(102): expression size 32 truncated to fit in target size 3. VERI-1209
WARNING - synthesis: verilog/uart_rx.v(120): expression size 32 truncated to fit in target size 8. VERI-1209
WARNING - synthesis: verilog/coms.v(391): index 152 is out of range [151:0] for data_in_field. VERI-1216
WARNING - synthesis: verilog/coms.v(397): index 152 is out of range [151:0] for data_out_field2. VERI-1216
WARNING - synthesis: verilog/coms.v(488): expression size 32 truncated to fit in target size 8. VERI-1209
WARNING - synthesis: verilog/coms.v(21): net data_out[20][7] does not have a driver. VDB-1002
INFO - synthesis: verilog/motorControl.v(1): compiling module motorControl. VERI-1018
WARNING - synthesis: verilog/motorControl.v(82): expression size 32 truncated to fit in target size 10. VERI-1209
INFO - synthesis: quad.v(3): compiling module quad. VERI-1018
WARNING - synthesis: quad.v(9): net quadAbuf[30] does not have a driver. VDB-1002
WARNING - synthesis: quad.v(10): net quadBbuf[30] does not have a driver. VDB-1002
WARNING - synthesis: verilog/TinyFPGA_B.v(45): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/TinyFPGA_B.v(53): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/TinyFPGA_B.v(61): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/TinyFPGA_B.v(94): input port ID[7] is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/TinyFPGA_B.v(104): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/TinyFPGA_B.v(112): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/TinyFPGA_B.v(120): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
Last elaborated design is TinyFPGA_B()
Loading NGL library '/media/external/iCEcube2/LSE/xo2c00/data/xo2clib.ngl'...
Loading NGL library '/media/external/iCEcube2/LSE/or5g00/data/orc5glib.ngl'...
Top-level module name = TinyFPGA_B.
WARNING - synthesis: verilog/TinyFPGA_B.v(45): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/TinyFPGA_B.v(53): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/TinyFPGA_B.v(61): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/TinyFPGA_B.v(94): input port ID[7] is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/TinyFPGA_B.v(104): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/TinyFPGA_B.v(112): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/TinyFPGA_B.v(120): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/coms.v(21): net data_out[20][7] does not have a driver. VDB-1002
WARNING - synthesis: quad.v(9): net quadAbuf[30] does not have a driver. VDB-1002
WARNING - synthesis: quad.v(10): net quadBbuf[30] does not have a driver. VDB-1002
######## Converting I/O port PIN_1 to output.
######## Converting I/O port PIN_2 to output.
######## Converting I/O port PIN_3 to output.
######## Converting I/O port PIN_7 to input.
######## Converting I/O port PIN_8 to input.
######## Converting I/O port PIN_9 to input.
######## Converting I/O port PIN_13 to input.
######## Converting I/O port PIN_14 to input.
######## Converting I/O port PIN_15 to input.
######## Converting I/O port PIN_16 to input.
######## Converting I/O port PIN_17 to input.
######## Converting I/O port PIN_18 to input.
######## Converting I/O port PIN_19 to input.
######## Converting I/O port PIN_20 to input.
######## Converting I/O port PIN_21 to input.
######## Converting I/O port PIN_22 to output.
######## Converting I/O port PIN_23 to output.
######## Converting I/O port PIN_24 to output.
WARNING - synthesis: verilog/coms.v(9): net \c0/ID[7] does not have a driver. VDB-1002
######## Missing driver on net \c0/ID[7]. Patching with GND.
######## Missing driver on net \c0/ID[6]. Patching with GND.
######## Missing driver on net \c0/ID[5]. Patching with GND.
######## Missing driver on net \c0/ID[4]. Patching with GND.
######## Missing driver on net \c0/ID[3]. Patching with GND.
######## Missing driver on net \c0/ID[2]. Patching with GND.
######## Missing driver on net \c0/ID[1]. Patching with GND.
######## Missing driver on net \c0/ID[0]. Patching with GND.
######## Missing driver on net \c0/data_out[20][7]. Patching with GND.
######## Missing driver on net \c0/data_out[20][6]. Patching with GND.
######## Missing driver on net \c0/data_out[20][5]. Patching with GND.
######## Missing driver on net \c0/data_out[20][4]. Patching with GND.
######## Missing driver on net \c0/data_out[20][3]. Patching with GND.
######## Missing driver on net \c0/data_out[20][2]. Patching with GND.
######## Missing driver on net \c0/data_out[20][1]. Patching with GND.
######## Missing driver on net \c0/data_out[20][0]. Patching with GND.
######## Missing driver on net \c0/data_out[19][7]. Patching with GND.
######## Missing driver on net \c0/data_out[19][6]. Patching with GND.
######## Missing driver on net \c0/data_out[19][5]. Patching with GND.
######## Missing driver on net \c0/data_out[19][4]. Patching with GND.
######## Missing driver on net \c0/data_out[19][3]. Patching with GND.
######## Missing driver on net \c0/data_out[19][2]. Patching with GND.
######## Missing driver on net \c0/data_out[19][1]. Patching with GND.
######## Missing driver on net \c0/data_out[19][0]. Patching with GND.
######## Missing driver on net \c0/data_out[18][7]. Patching with GND.
######## Missing driver on net \c0/data_out[18][6]. Patching with GND.
######## Missing driver on net \c0/data_out[18][5]. Patching with GND.
######## Missing driver on net \c0/data_out[18][4]. Patching with GND.
######## Missing driver on net \c0/data_out[18][3]. Patching with GND.
######## Missing driver on net \c0/data_out[18][2]. Patching with GND.
######## Missing driver on net \c0/data_out[18][1]. Patching with GND.
######## Missing driver on net \c0/data_out[18][0]. Patching with GND.
######## Missing driver on net \c0/data_out[17][7]. Patching with GND.
######## Missing driver on net \c0/data_out[17][6]. Patching with GND.
######## Missing driver on net \c0/data_out[17][5]. Patching with GND.
######## Missing driver on net \c0/data_out[17][4]. Patching with GND.
######## Missing driver on net \c0/data_out[17][3]. Patching with GND.
######## Missing driver on net \c0/data_out[17][2]. Patching with GND.
######## Missing driver on net \c0/data_out[17][1]. Patching with GND.
######## Missing driver on net \c0/data_out[17][0]. Patching with GND.
######## Missing driver on net \c0/data_out[16][7]. Patching with GND.
######## Missing driver on net \c0/data_out[16][6]. Patching with GND.
######## Missing driver on net \c0/data_out[16][5]. Patching with GND.
######## Missing driver on net \c0/data_out[16][4]. Patching with GND.
######## Missing driver on net \c0/data_out[16][3]. Patching with GND.
######## Missing driver on net \c0/data_out[16][2]. Patching with GND.
######## Missing driver on net \c0/data_out[16][1]. Patching with GND.
######## Missing driver on net \c0/data_out[16][0]. Patching with GND.
######## Missing driver on net \c0/data_out[15][7]. Patching with GND.
######## Missing driver on net \c0/data_out[15][6]. Patching with GND.
######## Missing driver on net \c0/data_out[15][5]. Patching with GND.
######## Missing driver on net \c0/data_out[15][4]. Patching with GND.
######## Missing driver on net \c0/data_out[15][3]. Patching with GND.
######## Missing driver on net \c0/data_out[15][2]. Patching with GND.
######## Missing driver on net \c0/data_out[15][1]. Patching with GND.
######## Missing driver on net \c0/data_out[15][0]. Patching with GND.
######## Missing driver on net \c0/data_out[14][7]. Patching with GND.
######## Missing driver on net \c0/data_out[14][6]. Patching with GND.
######## Missing driver on net \c0/data_out[14][5]. Patching with GND.
######## Missing driver on net \c0/data_out[14][4]. Patching with GND.
######## Missing driver on net \c0/data_out[14][3]. Patching with GND.
######## Missing driver on net \c0/data_out[14][2]. Patching with GND.
######## Missing driver on net \c0/data_out[14][1]. Patching with GND.
######## Missing driver on net \c0/data_out[14][0]. Patching with GND.
######## Missing driver on net \c0/data_out[13][7]. Patching with GND.
######## Missing driver on net \c0/data_out[13][6]. Patching with GND.
######## Missing driver on net \c0/data_out[13][5]. Patching with GND.
######## Missing driver on net \c0/data_out[13][4]. Patching with GND.
######## Missing driver on net \c0/data_out[13][3]. Patching with GND.
######## Missing driver on net \c0/data_out[13][2]. Patching with GND.
######## Missing driver on net \c0/data_out[13][1]. Patching with GND.
######## Missing driver on net \c0/data_out[13][0]. Patching with GND.
######## Missing driver on net \c0/data_out[12][7]. Patching with GND.
######## Missing driver on net \c0/data_out[12][6]. Patching with GND.
######## Missing driver on net \c0/data_out[12][5]. Patching with GND.
######## Missing driver on net \c0/data_out[12][4]. Patching with GND.
######## Missing driver on net \c0/data_out[12][3]. Patching with GND.
######## Missing driver on net \c0/data_out[12][2]. Patching with GND.
######## Missing driver on net \c0/data_out[12][1]. Patching with GND.
######## Missing driver on net \c0/data_out[12][0]. Patching with GND.
######## Missing driver on net \c0/data_out[11][7]. Patching with GND.
######## Missing driver on net \c0/data_out[11][6]. Patching with GND.
######## Missing driver on net \c0/data_out[11][5]. Patching with GND.
######## Missing driver on net \c0/data_out[11][4]. Patching with GND.
######## Missing driver on net \c0/data_out[11][3]. Patching with GND.
######## Missing driver on net \c0/data_out[11][2]. Patching with GND.
######## Missing driver on net \c0/data_out[11][1]. Patching with GND.
######## Missing driver on net \c0/data_out[11][0]. Patching with GND.
######## Missing driver on net \quad_counter0/quadAbuf[30]. Patching with GND.
######## Missing driver on net \quad_counter0/quadBbuf[30]. Patching with GND.
WARNING - synthesis: quad.v(31): Register \quad_counter0/quadAbuf[29]_89 is stuck at Zero. VDB-5013
WARNING - synthesis: verilog/coms.v(373): Register \c0/data_out[4][7]_2426 is stuck at Zero. VDB-5013
WARNING - synthesis: verilog/coms.v(373): Register \c0/data_out[3][4]_2437 is stuck at One. VDB-5014



WARNING - synthesis: Bit 0 of Register \c0/UART_TRANSMITTER.state is stuck at Zero
WARNING - synthesis: Bit 1 of Register \c0/UART_TRANSMITTER.state is stuck at Zero
WARNING - synthesis: Bit 2 of Register \c0/UART_TRANSMITTER.state is stuck at Zero
WARNING - synthesis: Bit 3 of Register \c0/UART_TRANSMITTER.state is stuck at Zero
WARNING - synthesis: Bit 4 of Register \c0/UART_TRANSMITTER.state is stuck at Zero
WARNING - synthesis: Skipping pad insertion on PIN_4 due to black_box_pad_pin attribute.
WARNING - synthesis: Skipping pad insertion on PIN_5 due to black_box_pad_pin attribute.
WARNING - synthesis: Skipping pad insertion on PIN_6 due to black_box_pad_pin attribute.
WARNING - synthesis: Skipping pad insertion on PIN_10 due to black_box_pad_pin attribute.
WARNING - synthesis: Skipping pad insertion on PIN_11 due to black_box_pad_pin attribute.
WARNING - synthesis: Skipping pad insertion on PIN_12 due to black_box_pad_pin attribute.
WARNING - synthesis: verilog/coms.v(550): Register \c0/data_out_frame2[0]__i9 is stuck at One. VDB-5014
WARNING - synthesis: verilog/coms.v(550): Register \c0/data_out_frame2[0]__i11 is stuck at Zero. VDB-5013
Applying 1.000000 MHz constraint to all clocks

Writing scf file : template_Implmnt/template.scf

Results of NGD DRC are available in TinyFPGA_B_drc.log.

################### Begin Area Report (TinyFPGA_B)######################
Number of register bits => 569 of 7680 (7 % )
SB_CARRY => 261
SB_DFF => 410
SB_DFFE => 66
SB_DFFESR => 14
SB_DFFESS => 7
SB_DFFSR => 3
SB_DFFSS => 69
SB_GB_IO => 1
SB_IO => 16
SB_LUT4 => 1542
################### End Area Report ##################

################### Begin Clock Report ######################
Clock Nets
Number of Clocks: 1
  Net : CLK_c, loads : 569
Clock Enable Nets
Number of Clock Enables: 0
Top 0 highest fanout Clock Enables:
Highest fanout non-clock nets
Top 10 highest fanout non-clock nets:
  Net : c0/n10162, loads : 68
  Net : quad_counter0/n1774, loads : 63
  Net : c0/rx/n20489, loads : 62
  Net : c0/UART_TRANSMITTER.state_1, loads : 54
  Net : c0/UART_TRANSMITTER.state_0, loads : 50
  Net : c0/byte_transmit_counter_0, loads : 45
  Net : c0/n11888, loads : 45
  Net : c0/UART_TRANSMITTER.state_2, loads : 43
  Net : c0/n11726, loads : 43
  Net : c0/byte_transmit_counter2_0, loads : 38
################### End Clock Report ##################

Timing Report Summary
--------------
--------------------------------------------------------------------------------
Constraint                              |   Constraint|       Actual|Levels
--------------------------------------------------------------------------------
                                        |             |             |
create_clock -period 1000.000000 -name  |             |             |
clk0 [get_nets CLK_c]                   |    1.000 MHz|   17.085 MHz|    37  
                                        |             |             |
--------------------------------------------------------------------------------


All constraints were met.


Peak Memory Usage: 188.723  MB

--------------------------------------------------------------
Elapsed CPU time for LSE flow : 4.886  secs
--------------------------------------------------------------
Current Implementation template_Implmnt its sbt path: /home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 4 seconds


"/media/external/iCEcube2/sbt_backend/bin/linux/opt/edifparser" "/media/external/iCEcube2/sbt_backend/devices/ICE40P08.dev" "/home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/template.edf " "/home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/netlist" "-pCM81" "-y/home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/constraints/pins.pcf " "-s/home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/constraints/clk.sdc " -c --devicename iCE40LP8K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:01:35

Parsing edif file: /home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/template.edf...
Parsing constraint file: /home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/constraints/pins.pcf...
start to read sdc/scf file /home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/template.scf
sdc_reader OK /home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/template.scf
start to read sdc/scf file /home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/constraints/clk.sdc
sdc_reader OK /home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/constraints/clk.sdc
Warning: Property lattice_noprune(1) in the instance hall1_input(ICE_IO) is not valid, it is ignored.
Warning: Property lattice_noprune(1) in the instance hall2_input(ICE_IO) is not valid, it is ignored.
Warning: Property lattice_noprune(1) in the instance hall3_input(ICE_IO) is not valid, it is ignored.
Warning: Property lattice_noprune(1) in the instance rx_input(ICE_IO) is not valid, it is ignored.
Warning: Property lattice_noprune(1) in the instance tx2_output(ICE_IO) is not valid, it is ignored.
Warning: Property lattice_noprune(1) in the instance tx_output(ICE_IO) is not valid, it is ignored.
Stored edif netlist at /home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B...
Warning: The terminal connectivity tx_output:LATCHINPUTVALUE is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity tx_output:INPUTCLK is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity tx_output:OUTPUTCLK is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity tx2_output:LATCHINPUTVALUE is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity tx2_output:INPUTCLK is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity tx2_output:OUTPUTCLK is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity rx_input:LATCHINPUTVALUE is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity rx_input:INPUTCLK is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity rx_input:OUTPUTENABLE is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity rx_input:OUTPUTCLK is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity hall3_input:LATCHINPUTVALUE is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity hall3_input:INPUTCLK is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity hall3_input:OUTPUTENABLE is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity hall3_input:OUTPUTCLK is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity hall2_input:LATCHINPUTVALUE is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity hall2_input:INPUTCLK is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity hall2_input:OUTPUTENABLE is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity hall2_input:OUTPUTCLK is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity hall1_input:LATCHINPUTVALUE is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity hall1_input:INPUTCLK is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity hall1_input:OUTPUTENABLE is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity hall1_input:OUTPUTCLK is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity USBPU_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity PIN_8_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity PIN_7_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity PIN_3_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity PIN_2_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity PIN_24_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity PIN_23_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity PIN_22_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity PIN_1_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity LED_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity CLK_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 000001
Warning: The terminal c0.data_out_7[[6__2403:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.byte_transmit_counter__i4:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.data_out_7[[4__2405:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.data_out_7[[5__2404:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.data_out_7[[7__2402:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.byte_transmit_counter__i5:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.byte_transmit_counter__i6:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.byte_transmit_counter__i7:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.rx.r_Clock_Count__i0:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.tx2.r_Clock_Count__i0:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.delay_counter_2895__i3:R is driven by default driver : GND, Disconnecting it.
Warning: The terminal c0.delay_counter_2895__i1:R is driven by default driver : GND, Disconnecting it.
Warning: The terminal c0.delay_counter_2895__i12:R is driven by default driver : GND, Disconnecting it.
Warning: The terminal c0.delay_counter_2895__i4:R is driven by default driver : GND, Disconnecting it.
Warning: The terminal c0.delay_counter_2895__i9:R is driven by default driver : GND, Disconnecting it.
Warning: The terminal c0.delay_counter_2895__i13:R is driven by default driver : GND, Disconnecting it.
Warning: The terminal c0.delay_counter_2895__i7:R is driven by default driver : GND, Disconnecting it.
Warning: The terminal c0.delay_counter_2895__i0:R is driven by default driver : GND, Disconnecting it.
Warning: The terminal c0.delay_counter_2895__i2:R is driven by default driver : GND, Disconnecting it.
Warning: The terminal c0.delay_counter_2895__i8:R is driven by default driver : GND, Disconnecting it.
Warning: The terminal c0.delay_counter_2895__i5:R is driven by default driver : GND, Disconnecting it.
Warning: The terminal c0.delay_counter_2895__i6:R is driven by default driver : GND, Disconnecting it.
Warning: The terminal c0.delay_counter_2895__i11:R is driven by default driver : GND, Disconnecting it.
Warning: The terminal c0.delay_counter_2895__i10:R is driven by default driver : GND, Disconnecting it.

write Timing Constraint to /home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: TinyFPGA_B

EDF Parser run-time: 1 (sec)
edif parser succeed.


"/media/external/iCEcube2/sbt_backend/bin/linux/opt/sbtplacer" --des-lib "/home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --outdir "/home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/placer" --device-file "/media/external/iCEcube2/sbt_backend/devices/ICE40P08.dev" --package CM81 --deviceMarketName iCE40LP8K --sdc-file "/home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/Temp/sbt_temp.sdc" --lib-file "/media/external/iCEcube2/sbt_backend/devices/ice40LP8K.lib" --effort_level std --out-sdc-file "/home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/placer/TinyFPGA_B_pl.sdc"
starting placerrunning placerExecuting : /media/external/iCEcube2/sbt_backend/bin/linux/opt/sbtplacer --des-lib /home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B --outdir /home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/placer --device-file /media/external/iCEcube2/sbt_backend/devices/ICE40P08.dev --package CM81 --deviceMarketName iCE40LP8K --sdc-file /home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/Temp/sbt_temp.sdc --lib-file /media/external/iCEcube2/sbt_backend/devices/ice40LP8K.lib --effort_level std --out-sdc-file /home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/placer/TinyFPGA_B_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:22:02

W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_13, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_14, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_15, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_16, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_17, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_18, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_19, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_20, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_21, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_9, as it is not connected to any PAD
I2004: Option and Settings Summary
=============================================================
Device file          - /media/external/iCEcube2/sbt_backend/devices/ICE40P08.dev
Package              - CM81
Design database      - /home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B
SDC file             - /home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/Temp/sbt_temp.sdc
Output directory     - /home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/placer
Timing library       - /media/external/iCEcube2/sbt_backend/devices/ice40LP8K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: /home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B/BFPGA_DESIGN_ep
I2065: Reading device file : /media/external/iCEcube2/sbt_backend/devices/ICE40P08.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	1542
    Number of DFFs      	:	569
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	261
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	16
    Number of GBIOs     	:	1
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0


Phase 1
I2077: Start design legalization
W2216: SB_GB_IO 'CLK_pad' is assigned to a non-GB pin 'B2'. Replacing it with SB_IO 'CLK_pad' and SB_GB 'CLK_pad_gb'

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	6
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	1
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	1
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	8
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.0 (sec)

Phase 3
Warning-1034: Found non-unate timing arc, from pin "PACKAGEPIN" to pin "DIN0" of instance "CLK_pad", in the clock network. Converting the timing arc to positive-unate
SDC-Info-1101: Duty cycle not specified for clock. Assuming 50 percent dutycycle.

Design Statistics after Packing
    Number of LUTs      	:	1551
    Number of DFFs      	:	560
    Number of DFFs packed to IO	:	9
    Number of Carrys    	:	261

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	482
        LUT, DFF and CARRY	:	78
    Combinational LogicCells
        Only LUT         	:	809
        CARRY Only       	:	1
        LUT with CARRY   	:	182
    LogicCells                  :	1552/7680
    PLBs                        :	241/960
    BRAMs                       :	0/32
    IOs and GBIOs               :	17/63
    PLLs                        :	0/1


I2088: Phase 3, elapsed time : 1.5 (sec)

Phase 4
I2088: Phase 4, elapsed time : 0.2 (sec)

Phase 5
I2088: Phase 5, elapsed time : 4.1 (sec)

Phase 6
I2088: Phase 6, elapsed time : 58.5 (sec)

Final Design Statistics
    Number of LUTs      	:	1551
    Number of DFFs      	:	560
    Number of DFFs packed to IO	:	9
    Number of Carrys    	:	261
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	17
    Number of GBIOs     	:	0
    Number of GBs       	:	1
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0

Device Utilization Summary
    LogicCells                  :	1552/7680
    PLBs                        :	306/960
    BRAMs                       :	0/32
    IOs and GBIOs               :	17/63
    PLLs                        :	0/1



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 2
Clock: CLK | Frequency: 42.65 MHz | Target: 16.00 MHz
Clock: TinyFPGA_B|CLK | Frequency: N/A | Target: 1.00 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 64.9 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"/media/external/iCEcube2/sbt_backend/bin/linux/opt/packer" "/media/external/iCEcube2/sbt_backend/devices/ICE40P08.dev" "/home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --package CM81 --outdir "/home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/packer" --DRC_only  --translator "/media/external/iCEcube2/sbt_backend/bin/sdc_translator.tcl" --src_sdc_file "/home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/placer/TinyFPGA_B_pl.sdc" --dst_sdc_file "/home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/packer/TinyFPGA_B_pk.sdc" --devicename iCE40LP8K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:02:57

Begin Packing...
initializing finish
Total HPWL cost is 6215
used logic cells: 1552
Design Rule Checking Succeeded

DRC Checker run-time: 1 (sec)
packer succeed.


"/media/external/iCEcube2/sbt_backend/bin/linux/opt/packer" "/media/external/iCEcube2/sbt_backend/devices/ICE40P08.dev" "/home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --package CM81 --outdir "/home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/packer" --translator "/media/external/iCEcube2/sbt_backend/bin/sdc_translator.tcl" --src_sdc_file "/home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/placer/TinyFPGA_B_pl.sdc" --dst_sdc_file "/home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/packer/TinyFPGA_B_pk.sdc" --devicename iCE40LP8K
starting packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:02:57

Begin Packing...
running packerinitializing finish
Total HPWL cost is 6215
used logic cells: 1552
Translating sdc file /home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/placer/TinyFPGA_B_pl.sdc...
Translated sdc file is /home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/packer/TinyFPGA_B_pk.sdc
Packer succeeded

Packer run-time: 1 (sec)
packer succeed.


"/media/external/iCEcube2/sbt_backend/bin/linux/opt/sbrouter" "/media/external/iCEcube2/sbt_backend/devices/ICE40P08.dev" "/home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" "/media/external/iCEcube2/sbt_backend/devices/ice40LP8K.lib" "/home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/packer/TinyFPGA_B_pk.sdc" --outdir "/home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/router" --sdf_file "/home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : /media/external/iCEcube2/sbt_backend/bin/linux/opt/sbrouter /media/external/iCEcube2/sbt_backend/devices/ICE40P08.dev /home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B /media/external/iCEcube2/sbt_backend/devices/ice40LP8K.lib /home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/packer/TinyFPGA_B_pk.sdc --outdir /home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/router --sdf_file /home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:09:33

I1203: Reading Design TinyFPGA_B
Read design time: 0
I1202: Reading Architecture of device iCE40LP8K
SDC-Info-1101: Duty cycle not specified for clock. Assuming 50 percent dutycycle.
Read device time: 9
I1209: Started routing
I1223: Total Nets : 1914 
I1212: Iteration  1 :   371 unrouted : 2 seconds
I1212: Iteration  2 :    37 unrouted : 2 seconds
I1212: Iteration  3 :     3 unrouted : 0 seconds
I1212: Iteration  4 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 5
I1206: Completed routing
I1204: Writing Design TinyFPGA_B
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 14 seconds
 total           346496K
router succeed.

"/media/external/iCEcube2/sbt_backend/bin/linux/opt/netlister" --verilog "/home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.v" --vhdl "/home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.vhd" --lib "/home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --view rt --device "/media/external/iCEcube2/sbt_backend/devices/ICE40P08.dev" --splitio  --in-sdc-file "/home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/packer/TinyFPGA_B_pk.sdc" --out-sdc-file "/home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/netlister/TinyFPGA_B_sbt.sdc"
starting netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:25:37

running netlistGenerating Verilog & VHDL netlist files ...
Writing /home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.v
Writing /home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.vhd
Netlister succeeded.

Netlister run-time: 7 (sec)
netlist succeed.


"/media/external/iCEcube2/sbt_backend/bin/linux/opt/sbtimer" --des-lib "/home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --lib-file "/media/external/iCEcube2/sbt_backend/devices/ice40LP8K.lib" --sdc-file "/home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/netlister/TinyFPGA_B_sbt.sdc" --sdf-file "/home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.sdf" --report-file "/home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/timer/TinyFPGA_B_timing.rpt" --device-file "/media/external/iCEcube2/sbt_backend/devices/ICE40P08.dev" --timing-summary
starting timerrunning timerExecuting : /media/external/iCEcube2/sbt_backend/bin/linux/opt/sbtimer --des-lib /home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B --lib-file /media/external/iCEcube2/sbt_backend/devices/ice40LP8K.lib --sdc-file /home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/netlister/TinyFPGA_B_sbt.sdc --sdf-file /home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.sdf --report-file /home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/timer/TinyFPGA_B_timing.rpt --device-file /media/external/iCEcube2/sbt_backend/devices/ICE40P08.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:08:07

Warning-1034: Found non-unate timing arc, from pin "PADIN" to pin "DIN0" of instance "CLK_pad_preio", in the clock network. Converting the timing arc to positive-unate
SDC-Info-1101: Duty cycle not specified for clock. Assuming 50 percent dutycycle.
Timer run-time: 7 seconds
timer succeed.
timer succeeded.


"/media/external/iCEcube2/sbt_backend/bin/linux/opt/bitmap" "/media/external/iCEcube2/sbt_backend/devices/ICE40P08.dev" --design "/home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --device_name iCE40LP8K --package CM81 --outdir "/home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:24:49

running bitmapBit Stream File Size: 1080760 (1M 31K 440 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 3 (sec)
bitmap succeed.
/media/external/iCEcube2/LSE/bin/lin64/synthesis -f "template_lse.prj"
starting Synthesisrunning SynthesisCopyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2015 Lattice Semiconductor Corporation,  All rights reserved.
Thu Sep 12 23:14:17 2019


Command Line:  /media/external/iCEcube2/LSE/bin/lin64/synthesis -f template_lse.prj 

INFO - synthesis: Lattice Synthesis Engine Launched.
Synthesis options:
The -a option is SBTiCE40.
The -t option is CM81.
The -d option is iCE40LP8K.
                                                          

##########################################################

### Lattice Family : SBTiCE40

### Device  : iCE40LP8K

### Package : CM81

### Number of Logic Cells: 7680

### Number of RAM4k Blocks: 32

### Number of DSP Blocks: 0

### Number of PLLs: 2

### Number of IO Pins: 178

##########################################################

                                                          

Optimization goal = Area
The -top option is not used.
Target frequency = 1.000000 MHz.
Maximum fanout = 10000.
Timing path count = 3
RWCheckOnRam = 0

BRAM utilization = 100.000000 %
DSP usage = true (default)
DSP utilization = 100 % (default)
fsm_encoding_style = auto
resolve_mixed_drivers = 0
fix_gated_clocks = 1

Mux style = auto (Default)
Use Carry Chain = true
carry_chain_length = 0
Loop Limit = 1950.
Use IO Insertion = TRUE
Use IO Reg = AUTO

Resource Sharing = TRUE
Propagate Constants = TRUE
Remove Duplicate Registers = TRUE
Output EDIF file name = template_Implmnt/template.edf.
WARNING - synthesis: Option -force_gsr will be set to false when option -output_edif/-ngo are set
ROM style = auto
RAM style = auto
The -comp option is FALSE.
The -syn option is FALSE.
-p /home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1 (searchpath added)
Verilog design file = verilog/TinyFPGA_B.v
Verilog design file = verilog/uart_rx.v
Verilog design file = verilog/uart_tx.v
Verilog design file = verilog/coms.v
Verilog design file = verilog/motorControl.v
Verilog design file = quad.v
-sdc option: SDC file input not used.
-vh2008

WARNING - synthesis: Setting TinyFPGA_B as the top-level module. To specify the top-level module explicitly, use the -top option.
Technology check ok...

Analyzing Verilog file /media/external/iCEcube2/LSE/userware/unix/SYNTHESIS_HEADERS/machxo2.v. VERI-1482
Analyzing Verilog file /media/external/iCEcube2/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v. VERI-1482
Compile design.
Compile Design Begin
Analyzing Verilog file verilog/TinyFPGA_B.v. VERI-1482
WARNING - synthesis: verilog/TinyFPGA_B.v(122): identifier PHASES is used before its declaration. VERI-1875
WARNING - synthesis: verilog/TinyFPGA_B.v(123): identifier PHASES is used before its declaration. VERI-1875
WARNING - synthesis: verilog/TinyFPGA_B.v(124): identifier PHASES is used before its declaration. VERI-1875
WARNING - synthesis: verilog/TinyFPGA_B.v(125): identifier PHASES is used before its declaration. VERI-1875
WARNING - synthesis: verilog/TinyFPGA_B.v(126): identifier PHASES is used before its declaration. VERI-1875
WARNING - synthesis: verilog/TinyFPGA_B.v(127): identifier PHASES is used before its declaration. VERI-1875
Analyzing Verilog file verilog/uart_rx.v. VERI-1482
Analyzing Verilog file verilog/uart_tx.v. VERI-1482
Analyzing Verilog file verilog/coms.v. VERI-1482
Analyzing Verilog file verilog/motorControl.v. VERI-1482
Analyzing Verilog file quad.v. VERI-1482
Analyzing Verilog file /media/external/iCEcube2/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v. VERI-1482
WARNING - synthesis: /media/external/iCEcube2/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(79): assignment to input EVERI-1214
WARNING - synthesis: /media/external/iCEcube2/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(88): assignment to input EVERI-1214
WARNING - synthesis: /media/external/iCEcube2/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(98): assignment to input EVERI-1214
WARNING - synthesis: /media/external/iCEcube2/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(108): assignment to input EVERI-1214
WARNING - synthesis: /media/external/iCEcube2/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(118): assignment to input EVERI-1214
WARNING - synthesis: /media/external/iCEcube2/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(170): assignment to input EVERI-1214
WARNING - synthesis: /media/external/iCEcube2/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(179): assignment to input EVERI-1214
WARNING - synthesis: /media/external/iCEcube2/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(189): assignment to input EVERI-1214
WARNING - synthesis: /media/external/iCEcube2/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(199): assignment to input EVERI-1214
WARNING - synthesis: /media/external/iCEcube2/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(209): assignment to input EVERI-1214
WARNING - synthesis: /media/external/iCEcube2/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(3725): empty port in module declaration. VERI-1294
Top module name (Verilog): TinyFPGA_B
INFO - synthesis: verilog/TinyFPGA_B.v(2): compiling module TinyFPGA_B. VERI-1018
INFO - synthesis: /media/external/iCEcube2/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(502): compiling module SB_IO(PIN_TYPE=6'b101001,PULLUP=1'b1). VERI-1018
INFO - synthesis: /media/external/iCEcube2/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(502): compiling module SB_IO(PIN_TYPE=6'b01,PULLUP=1'b1). VERI-1018
WARNING - synthesis: verilog/TinyFPGA_B.v(71): expression size 32 truncated to fit in target size 26. VERI-1209
INFO - synthesis: verilog/coms.v(1): compiling module coms. VERI-1018
INFO - synthesis: verilog/uart_tx.v(14): compiling module uart_tx. VERI-1018
WARNING - synthesis: verilog/uart_tx.v(70): expression size 32 truncated to fit in target size 9. VERI-1209
WARNING - synthesis: verilog/uart_tx.v(88): expression size 32 truncated to fit in target size 9. VERI-1209
WARNING - synthesis: verilog/uart_tx.v(98): expression size 32 truncated to fit in target size 3. VERI-1209
WARNING - synthesis: verilog/uart_tx.v(118): expression size 32 truncated to fit in target size 9. VERI-1209
WARNING - synthesis: verilog/coms.v(297): expression size 32 truncated to fit in target size 8. VERI-1209
WARNING - synthesis: verilog/coms.v(308): expression size 32 truncated to fit in target size 14. VERI-1209
WARNING - synthesis: verilog/coms.v(331): expression size 32 truncated to fit in target size 8. VERI-1209
WARNING - synthesis: verilog/coms.v(342): expression size 32 truncated to fit in target size 14. VERI-1209
WARNING - synthesis: verilog/coms.v(361): expression size 32 truncated to fit in target size 8. VERI-1209
WARNING - synthesis: verilog/coms.v(372): expression size 32 truncated to fit in target size 14. VERI-1209
INFO - synthesis: verilog/uart_rx.v(14): compiling module uart_rx. VERI-1018
WARNING - synthesis: verilog/uart_rx.v(80): expression size 32 truncated to fit in target size 8. VERI-1209
WARNING - synthesis: verilog/uart_rx.v(91): expression size 32 truncated to fit in target size 8. VERI-1209
WARNING - synthesis: verilog/uart_rx.v(102): expression size 32 truncated to fit in target size 3. VERI-1209
WARNING - synthesis: verilog/uart_rx.v(120): expression size 32 truncated to fit in target size 8. VERI-1209
WARNING - synthesis: verilog/coms.v(396): index 152 is out of range [151:0] for data_in_field. VERI-1216
WARNING - synthesis: verilog/coms.v(402): index 152 is out of range [151:0] for data_out_field2. VERI-1216
WARNING - synthesis: verilog/coms.v(493): expression size 32 truncated to fit in target size 8. VERI-1209
WARNING - synthesis: verilog/coms.v(21): net data_out[20][7] does not have a driver. VDB-1002
INFO - synthesis: verilog/motorControl.v(1): compiling module motorControl. VERI-1018
WARNING - synthesis: verilog/motorControl.v(82): expression size 32 truncated to fit in target size 10. VERI-1209
INFO - synthesis: quad.v(3): compiling module quad. VERI-1018
WARNING - synthesis: quad.v(9): net quadAbuf[30] does not have a driver. VDB-1002
WARNING - synthesis: quad.v(10): net quadBbuf[30] does not have a driver. VDB-1002
WARNING - synthesis: verilog/TinyFPGA_B.v(45): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/TinyFPGA_B.v(53): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/TinyFPGA_B.v(61): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/TinyFPGA_B.v(94): input port ID[7] is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/TinyFPGA_B.v(104): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/TinyFPGA_B.v(112): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/TinyFPGA_B.v(120): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
Last elaborated design is TinyFPGA_B()
Loading NGL library '/media/external/iCEcube2/LSE/xo2c00/data/xo2clib.ngl'...
Loading NGL library '/media/external/iCEcube2/LSE/or5g00/data/orc5glib.ngl'...
Top-level module name = TinyFPGA_B.
WARNING - synthesis: verilog/TinyFPGA_B.v(45): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/TinyFPGA_B.v(53): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/TinyFPGA_B.v(61): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/TinyFPGA_B.v(94): input port ID[7] is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/TinyFPGA_B.v(104): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/TinyFPGA_B.v(112): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/TinyFPGA_B.v(120): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/coms.v(21): net data_out[20][7] does not have a driver. VDB-1002
WARNING - synthesis: quad.v(9): net quadAbuf[30] does not have a driver. VDB-1002
WARNING - synthesis: quad.v(10): net quadBbuf[30] does not have a driver. VDB-1002
######## Converting I/O port PIN_1 to output.
######## Converting I/O port PIN_2 to output.
######## Converting I/O port PIN_3 to output.
######## Converting I/O port PIN_7 to input.
######## Converting I/O port PIN_8 to input.
######## Converting I/O port PIN_9 to input.
######## Converting I/O port PIN_13 to input.
######## Converting I/O port PIN_14 to input.
######## Converting I/O port PIN_15 to input.
######## Converting I/O port PIN_16 to input.
######## Converting I/O port PIN_17 to input.
######## Converting I/O port PIN_18 to input.
######## Converting I/O port PIN_19 to input.
######## Converting I/O port PIN_20 to input.
######## Converting I/O port PIN_21 to input.
######## Converting I/O port PIN_22 to output.
######## Converting I/O port PIN_23 to output.
######## Converting I/O port PIN_24 to output.
WARNING - synthesis: verilog/coms.v(9): net \c0/ID[7] does not have a driver. VDB-1002
######## Missing driver on net \c0/ID[7]. Patching with GND.
######## Missing driver on net \c0/ID[6]. Patching with GND.
######## Missing driver on net \c0/ID[5]. Patching with GND.
######## Missing driver on net \c0/ID[4]. Patching with GND.
######## Missing driver on net \c0/ID[3]. Patching with GND.
######## Missing driver on net \c0/ID[2]. Patching with GND.
######## Missing driver on net \c0/ID[1]. Patching with GND.
######## Missing driver on net \c0/ID[0]. Patching with GND.
######## Missing driver on net \c0/data_out[20][7]. Patching with GND.
######## Missing driver on net \c0/data_out[20][6]. Patching with GND.
######## Missing driver on net \c0/data_out[20][5]. Patching with GND.
######## Missing driver on net \c0/data_out[20][4]. Patching with GND.
######## Missing driver on net \c0/data_out[20][3]. Patching with GND.
######## Missing driver on net \c0/data_out[20][2]. Patching with GND.
######## Missing driver on net \c0/data_out[20][1]. Patching with GND.
######## Missing driver on net \c0/data_out[20][0]. Patching with GND.
######## Missing driver on net \c0/data_out[19][7]. Patching with GND.
######## Missing driver on net \c0/data_out[19][6]. Patching with GND.
######## Missing driver on net \c0/data_out[19][5]. Patching with GND.
######## Missing driver on net \c0/data_out[19][4]. Patching with GND.
######## Missing driver on net \c0/data_out[19][3]. Patching with GND.
######## Missing driver on net \c0/data_out[19][2]. Patching with GND.
######## Missing driver on net \c0/data_out[19][1]. Patching with GND.
######## Missing driver on net \c0/data_out[19][0]. Patching with GND.
######## Missing driver on net \c0/data_out[18][7]. Patching with GND.
######## Missing driver on net \c0/data_out[18][6]. Patching with GND.
######## Missing driver on net \c0/data_out[18][5]. Patching with GND.
######## Missing driver on net \c0/data_out[18][4]. Patching with GND.
######## Missing driver on net \c0/data_out[18][3]. Patching with GND.
######## Missing driver on net \c0/data_out[18][2]. Patching with GND.
######## Missing driver on net \c0/data_out[18][1]. Patching with GND.
######## Missing driver on net \c0/data_out[18][0]. Patching with GND.
######## Missing driver on net \c0/data_out[17][7]. Patching with GND.
######## Missing driver on net \c0/data_out[17][6]. Patching with GND.
######## Missing driver on net \c0/data_out[17][5]. Patching with GND.
######## Missing driver on net \c0/data_out[17][4]. Patching with GND.
######## Missing driver on net \c0/data_out[17][3]. Patching with GND.
######## Missing driver on net \c0/data_out[17][2]. Patching with GND.
######## Missing driver on net \c0/data_out[17][1]. Patching with GND.
######## Missing driver on net \c0/data_out[17][0]. Patching with GND.
######## Missing driver on net \c0/data_out[16][7]. Patching with GND.
######## Missing driver on net \c0/data_out[16][6]. Patching with GND.
######## Missing driver on net \c0/data_out[16][5]. Patching with GND.
######## Missing driver on net \c0/data_out[16][4]. Patching with GND.
######## Missing driver on net \c0/data_out[16][3]. Patching with GND.
######## Missing driver on net \c0/data_out[16][2]. Patching with GND.
######## Missing driver on net \c0/data_out[16][1]. Patching with GND.
######## Missing driver on net \c0/data_out[16][0]. Patching with GND.
######## Missing driver on net \c0/data_out[15][7]. Patching with GND.
######## Missing driver on net \c0/data_out[15][6]. Patching with GND.
######## Missing driver on net \c0/data_out[15][5]. Patching with GND.
######## Missing driver on net \c0/data_out[15][4]. Patching with GND.
######## Missing driver on net \c0/data_out[15][3]. Patching with GND.
######## Missing driver on net \c0/data_out[15][2]. Patching with GND.
######## Missing driver on net \c0/data_out[15][1]. Patching with GND.
######## Missing driver on net \c0/data_out[15][0]. Patching with GND.
######## Missing driver on net \c0/data_out[14][7]. Patching with GND.
######## Missing driver on net \c0/data_out[14][6]. Patching with GND.
######## Missing driver on net \c0/data_out[14][5]. Patching with GND.
######## Missing driver on net \c0/data_out[14][4]. Patching with GND.
######## Missing driver on net \c0/data_out[14][3]. Patching with GND.
######## Missing driver on net \c0/data_out[14][2]. Patching with GND.
######## Missing driver on net \c0/data_out[14][1]. Patching with GND.
######## Missing driver on net \c0/data_out[14][0]. Patching with GND.
######## Missing driver on net \c0/data_out[13][7]. Patching with GND.
######## Missing driver on net \c0/data_out[13][6]. Patching with GND.
######## Missing driver on net \c0/data_out[13][5]. Patching with GND.
######## Missing driver on net \c0/data_out[13][4]. Patching with GND.
######## Missing driver on net \c0/data_out[13][3]. Patching with GND.
######## Missing driver on net \c0/data_out[13][2]. Patching with GND.
######## Missing driver on net \c0/data_out[13][1]. Patching with GND.
######## Missing driver on net \c0/data_out[13][0]. Patching with GND.
######## Missing driver on net \c0/data_out[12][7]. Patching with GND.
######## Missing driver on net \c0/data_out[12][6]. Patching with GND.
######## Missing driver on net \c0/data_out[12][5]. Patching with GND.
######## Missing driver on net \c0/data_out[12][4]. Patching with GND.
######## Missing driver on net \c0/data_out[12][3]. Patching with GND.
######## Missing driver on net \c0/data_out[12][2]. Patching with GND.
######## Missing driver on net \c0/data_out[12][1]. Patching with GND.
######## Missing driver on net \c0/data_out[12][0]. Patching with GND.
######## Missing driver on net \c0/data_out[11][7]. Patching with GND.
######## Missing driver on net \c0/data_out[11][6]. Patching with GND.
######## Missing driver on net \c0/data_out[11][5]. Patching with GND.
######## Missing driver on net \c0/data_out[11][4]. Patching with GND.
######## Missing driver on net \c0/data_out[11][3]. Patching with GND.
######## Missing driver on net \c0/data_out[11][2]. Patching with GND.
######## Missing driver on net \c0/data_out[11][1]. Patching with GND.
######## Missing driver on net \c0/data_out[11][0]. Patching with GND.
######## Missing driver on net \quad_counter0/quadAbuf[30]. Patching with GND.
######## Missing driver on net \quad_counter0/quadBbuf[30]. Patching with GND.
WARNING - synthesis: quad.v(31): Register \quad_counter0/quadAbuf[29]_89 is stuck at Zero. VDB-5013
WARNING - synthesis: verilog/coms.v(378): Register \c0/data_out[4][7]_2433 is stuck at Zero. VDB-5013
WARNING - synthesis: verilog/coms.v(378): Register \c0/data_out[3][4]_2444 is stuck at One. VDB-5014



WARNING - synthesis: Bit 0 of Register \c0/UART_TRANSMITTER.state is stuck at Zero
WARNING - synthesis: Bit 1 of Register \c0/UART_TRANSMITTER.state is stuck at Zero
WARNING - synthesis: Bit 2 of Register \c0/UART_TRANSMITTER.state is stuck at Zero
WARNING - synthesis: Bit 3 of Register \c0/UART_TRANSMITTER.state is stuck at Zero
WARNING - synthesis: Bit 4 of Register \c0/UART_TRANSMITTER.state is stuck at Zero
WARNING - synthesis: Skipping pad insertion on PIN_4 due to black_box_pad_pin attribute.
WARNING - synthesis: Skipping pad insertion on PIN_5 due to black_box_pad_pin attribute.
WARNING - synthesis: Skipping pad insertion on PIN_6 due to black_box_pad_pin attribute.
WARNING - synthesis: Skipping pad insertion on PIN_10 due to black_box_pad_pin attribute.
WARNING - synthesis: Skipping pad insertion on PIN_11 due to black_box_pad_pin attribute.
WARNING - synthesis: Skipping pad insertion on PIN_12 due to black_box_pad_pin attribute.
WARNING - synthesis: verilog/coms.v(555): Register \c0/data_out_frame2[0]__i9 is stuck at One. VDB-5014
WARNING - synthesis: verilog/coms.v(555): Register \c0/data_out_frame2[0]__i11 is stuck at Zero. VDB-5013
Applying 1.000000 MHz constraint to all clocks

Writing scf file : template_Implmnt/template.scf

Results of NGD DRC are available in TinyFPGA_B_drc.log.

################### Begin Area Report (TinyFPGA_B)######################
Number of register bits => 569 of 7680 (7 % )
SB_CARRY => 261
SB_DFF => 406
SB_DFFE => 75
SB_DFFESR => 9
SB_DFFESS => 7
SB_DFFSR => 3
SB_DFFSS => 69
SB_GB_IO => 1
SB_IO => 16
SB_LUT4 => 1539
################### End Area Report ##################

################### Begin Clock Report ######################
Clock Nets
Number of Clocks: 1
  Net : CLK_c, loads : 569
Clock Enable Nets
Number of Clock Enables: 0
Top 0 highest fanout Clock Enables:
Highest fanout non-clock nets
Top 10 highest fanout non-clock nets:
  Net : c0/n63_adj_2438, loads : 70
  Net : quad_counter0/n1836, loads : 63
  Net : c0/rx/n20894, loads : 62
  Net : c0/UART_TRANSMITTER.state_1, loads : 55
  Net : c0/byte_transmit_counter_0, loads : 49
  Net : c0/n11890, loads : 46
  Net : c0/UART_TRANSMITTER.state_2, loads : 43
  Net : c0/n11730, loads : 43
  Net : c0/UART_TRANSMITTER.state_0, loads : 40
  Net : c0/n15685, loads : 38
################### End Clock Report ##################

Timing Report Summary
--------------
--------------------------------------------------------------------------------
Constraint                              |   Constraint|       Actual|Levels
--------------------------------------------------------------------------------
                                        |             |             |
create_clock -period 1000.000000 -name  |             |             |
clk0 [get_nets CLK_c]                   |    1.000 MHz|   17.085 MHz|    37  
                                        |             |             |
--------------------------------------------------------------------------------


All constraints were met.


Peak Memory Usage: 188.266  MB

--------------------------------------------------------------
Elapsed CPU time for LSE flow : 4.751  secs
--------------------------------------------------------------
Current Implementation template_Implmnt its sbt path: /home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 4 seconds


"/media/external/iCEcube2/sbt_backend/bin/linux/opt/edifparser" "/media/external/iCEcube2/sbt_backend/devices/ICE40P08.dev" "/home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/template.edf " "/home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/netlist" "-pCM81" "-y/home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/constraints/pins.pcf " "-s/home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/constraints/clk.sdc " -c --devicename iCE40LP8K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:01:35

Parsing edif file: /home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/template.edf...
Parsing constraint file: /home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/constraints/pins.pcf...
start to read sdc/scf file /home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/template.scf
sdc_reader OK /home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/template.scf
start to read sdc/scf file /home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/constraints/clk.sdc
sdc_reader OK /home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/constraints/clk.sdc
Warning: Property lattice_noprune(1) in the instance hall1_input(ICE_IO) is not valid, it is ignored.
Warning: Property lattice_noprune(1) in the instance hall2_input(ICE_IO) is not valid, it is ignored.
Warning: Property lattice_noprune(1) in the instance hall3_input(ICE_IO) is not valid, it is ignored.
Warning: Property lattice_noprune(1) in the instance rx_input(ICE_IO) is not valid, it is ignored.
Warning: Property lattice_noprune(1) in the instance tx2_output(ICE_IO) is not valid, it is ignored.
Warning: Property lattice_noprune(1) in the instance tx_output(ICE_IO) is not valid, it is ignored.
Stored edif netlist at /home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B...
Warning: The terminal connectivity tx_output:LATCHINPUTVALUE is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity tx_output:INPUTCLK is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity tx_output:OUTPUTCLK is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity tx2_output:LATCHINPUTVALUE is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity tx2_output:INPUTCLK is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity tx2_output:OUTPUTCLK is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity rx_input:LATCHINPUTVALUE is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity rx_input:INPUTCLK is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity rx_input:OUTPUTENABLE is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity rx_input:OUTPUTCLK is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity hall3_input:LATCHINPUTVALUE is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity hall3_input:INPUTCLK is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity hall3_input:OUTPUTENABLE is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity hall3_input:OUTPUTCLK is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity hall2_input:LATCHINPUTVALUE is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity hall2_input:INPUTCLK is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity hall2_input:OUTPUTENABLE is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity hall2_input:OUTPUTCLK is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity hall1_input:LATCHINPUTVALUE is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity hall1_input:INPUTCLK is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity hall1_input:OUTPUTENABLE is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity hall1_input:OUTPUTCLK is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity USBPU_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity PIN_8_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity PIN_7_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity PIN_3_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity PIN_2_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity PIN_24_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity PIN_23_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity PIN_22_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity PIN_1_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity LED_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity CLK_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 000001
Warning: The terminal c0.byte_transmit_counter__i2:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.data_out_7[[5__2411:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.data_out_6[[0__2424:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.byte_transmit_counter__i4:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.byte_transmit_counter__i1:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.data_out_7[[6__2410:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.delay_counter_i0_i0:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.byte_transmit_counter__i6:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.data_out_7[[4__2412:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.delay_counter_i0_i5:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.byte_transmit_counter__i5:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.byte_transmit_counter__i3:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.rx.r_Clock_Count__i0:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.tx.r_Tx_Data_i5:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.tx.r_Tx_Data_i1:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.tx.r_Tx_Data_i7:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.tx.r_Tx_Data_i2:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.tx.r_Tx_Data_i6:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.tx.r_Tx_Data_i4:E is driven by default driver : VCC, Disconnecting it.

write Timing Constraint to /home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: TinyFPGA_B

EDF Parser run-time: 1 (sec)
edif parser succeed.


"/media/external/iCEcube2/sbt_backend/bin/linux/opt/sbtplacer" --des-lib "/home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --outdir "/home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/placer" --device-file "/media/external/iCEcube2/sbt_backend/devices/ICE40P08.dev" --package CM81 --deviceMarketName iCE40LP8K --sdc-file "/home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/Temp/sbt_temp.sdc" --lib-file "/media/external/iCEcube2/sbt_backend/devices/ice40LP8K.lib" --effort_level std --out-sdc-file "/home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/placer/TinyFPGA_B_pl.sdc"
starting placerrunning placerExecuting : /media/external/iCEcube2/sbt_backend/bin/linux/opt/sbtplacer --des-lib /home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B --outdir /home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/placer --device-file /media/external/iCEcube2/sbt_backend/devices/ICE40P08.dev --package CM81 --deviceMarketName iCE40LP8K --sdc-file /home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/Temp/sbt_temp.sdc --lib-file /media/external/iCEcube2/sbt_backend/devices/ice40LP8K.lib --effort_level std --out-sdc-file /home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/placer/TinyFPGA_B_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:22:02

W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_13, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_14, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_15, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_16, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_17, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_18, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_19, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_20, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_21, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_9, as it is not connected to any PAD
I2004: Option and Settings Summary
=============================================================
Device file          - /media/external/iCEcube2/sbt_backend/devices/ICE40P08.dev
Package              - CM81
Design database      - /home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B
SDC file             - /home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/Temp/sbt_temp.sdc
Output directory     - /home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/placer
Timing library       - /media/external/iCEcube2/sbt_backend/devices/ice40LP8K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: /home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B/BFPGA_DESIGN_ep
I2065: Reading device file : /media/external/iCEcube2/sbt_backend/devices/ICE40P08.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	1539
    Number of DFFs      	:	569
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	261
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	16
    Number of GBIOs     	:	1
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0


Phase 1
I2077: Start design legalization
W2216: SB_GB_IO 'CLK_pad' is assigned to a non-GB pin 'B2'. Replacing it with SB_IO 'CLK_pad' and SB_GB 'CLK_pad_gb'

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	6
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	1
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	1
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	8
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.0 (sec)

Phase 3
Warning-1034: Found non-unate timing arc, from pin "PACKAGEPIN" to pin "DIN0" of instance "CLK_pad", in the clock network. Converting the timing arc to positive-unate
SDC-Info-1101: Duty cycle not specified for clock. Assuming 50 percent dutycycle.

Design Statistics after Packing
    Number of LUTs      	:	1548
    Number of DFFs      	:	560
    Number of DFFs packed to IO	:	9
    Number of Carrys    	:	261

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	487
        LUT, DFF and CARRY	:	73
    Combinational LogicCells
        Only LUT         	:	801
        CARRY Only       	:	1
        LUT with CARRY   	:	187
    LogicCells                  :	1549/7680
    PLBs                        :	243/960
    BRAMs                       :	0/32
    IOs and GBIOs               :	17/63
    PLLs                        :	0/1


I2088: Phase 3, elapsed time : 1.5 (sec)

Phase 4
I2088: Phase 4, elapsed time : 0.2 (sec)

Phase 5
I2088: Phase 5, elapsed time : 4.1 (sec)

Phase 6
I2088: Phase 6, elapsed time : 67.6 (sec)

Final Design Statistics
    Number of LUTs      	:	1548
    Number of DFFs      	:	560
    Number of DFFs packed to IO	:	9
    Number of Carrys    	:	261
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	17
    Number of GBIOs     	:	0
    Number of GBs       	:	1
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0

Device Utilization Summary
    LogicCells                  :	1549/7680
    PLBs                        :	312/960
    BRAMs                       :	0/32
    IOs and GBIOs               :	17/63
    PLLs                        :	0/1



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 2
Clock: CLK | Frequency: 46.27 MHz | Target: 16.00 MHz
Clock: TinyFPGA_B|CLK | Frequency: N/A | Target: 1.00 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 73.8 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"/media/external/iCEcube2/sbt_backend/bin/linux/opt/packer" "/media/external/iCEcube2/sbt_backend/devices/ICE40P08.dev" "/home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --package CM81 --outdir "/home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/packer" --DRC_only  --translator "/media/external/iCEcube2/sbt_backend/bin/sdc_translator.tcl" --src_sdc_file "/home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/placer/TinyFPGA_B_pl.sdc" --dst_sdc_file "/home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/packer/TinyFPGA_B_pk.sdc" --devicename iCE40LP8K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:02:57

Begin Packing...
initializing finish
Total HPWL cost is 6036
used logic cells: 1549
Design Rule Checking Succeeded

DRC Checker run-time: 0 (sec)
packer succeed.


"/media/external/iCEcube2/sbt_backend/bin/linux/opt/packer" "/media/external/iCEcube2/sbt_backend/devices/ICE40P08.dev" "/home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --package CM81 --outdir "/home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/packer" --translator "/media/external/iCEcube2/sbt_backend/bin/sdc_translator.tcl" --src_sdc_file "/home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/placer/TinyFPGA_B_pl.sdc" --dst_sdc_file "/home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/packer/TinyFPGA_B_pk.sdc" --devicename iCE40LP8K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:02:57

Begin Packing...
initializing finish
Total HPWL cost is 6036
used logic cells: 1549
Translating sdc file /home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/placer/TinyFPGA_B_pl.sdc...
Translated sdc file is /home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/packer/TinyFPGA_B_pk.sdc
Packer succeeded

Packer run-time: 2 (sec)
packer succeed.


"/media/external/iCEcube2/sbt_backend/bin/linux/opt/sbrouter" "/media/external/iCEcube2/sbt_backend/devices/ICE40P08.dev" "/home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" "/media/external/iCEcube2/sbt_backend/devices/ice40LP8K.lib" "/home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/packer/TinyFPGA_B_pk.sdc" --outdir "/home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/router" --sdf_file "/home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : /media/external/iCEcube2/sbt_backend/bin/linux/opt/sbrouter /media/external/iCEcube2/sbt_backend/devices/ICE40P08.dev /home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B /media/external/iCEcube2/sbt_backend/devices/ice40LP8K.lib /home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/packer/TinyFPGA_B_pk.sdc --outdir /home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/router --sdf_file /home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:09:33

I1203: Reading Design TinyFPGA_B
Read design time: 0
I1202: Reading Architecture of device iCE40LP8K
SDC-Info-1101: Duty cycle not specified for clock. Assuming 50 percent dutycycle.
Read device time: 9
I1209: Started routing
I1223: Total Nets : 1906 
I1212: Iteration  1 :   351 unrouted : 3 seconds
I1212: Iteration  2 :    50 unrouted : 1 seconds
I1212: Iteration  3 :     4 unrouted : 0 seconds
I1212: Iteration  4 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 4
I1206: Completed routing
I1204: Writing Design TinyFPGA_B
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 14 seconds
 total           346556K
router succeed.

"/media/external/iCEcube2/sbt_backend/bin/linux/opt/netlister" --verilog "/home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.v" --vhdl "/home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.vhd" --lib "/home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --view rt --device "/media/external/iCEcube2/sbt_backend/devices/ICE40P08.dev" --splitio  --in-sdc-file "/home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/packer/TinyFPGA_B_pk.sdc" --out-sdc-file "/home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/netlister/TinyFPGA_B_sbt.sdc"
starting netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:25:37

running netlistGenerating Verilog & VHDL netlist files ...
Writing /home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.v
Writing /home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.vhd
Netlister succeeded.

Netlister run-time: 8 (sec)
netlist succeed.


"/media/external/iCEcube2/sbt_backend/bin/linux/opt/sbtimer" --des-lib "/home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --lib-file "/media/external/iCEcube2/sbt_backend/devices/ice40LP8K.lib" --sdc-file "/home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/netlister/TinyFPGA_B_sbt.sdc" --sdf-file "/home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.sdf" --report-file "/home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/timer/TinyFPGA_B_timing.rpt" --device-file "/media/external/iCEcube2/sbt_backend/devices/ICE40P08.dev" --timing-summary
starting timerrunning timerExecuting : /media/external/iCEcube2/sbt_backend/bin/linux/opt/sbtimer --des-lib /home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B --lib-file /media/external/iCEcube2/sbt_backend/devices/ice40LP8K.lib --sdc-file /home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/netlister/TinyFPGA_B_sbt.sdc --sdf-file /home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.sdf --report-file /home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/timer/TinyFPGA_B_timing.rpt --device-file /media/external/iCEcube2/sbt_backend/devices/ICE40P08.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:08:07

Warning-1034: Found non-unate timing arc, from pin "PADIN" to pin "DIN0" of instance "CLK_pad_preio", in the clock network. Converting the timing arc to positive-unate
SDC-Info-1101: Duty cycle not specified for clock. Assuming 50 percent dutycycle.
Timer run-time: 7 seconds
timer succeed.
timer succeeded.


"/media/external/iCEcube2/sbt_backend/bin/linux/opt/bitmap" "/media/external/iCEcube2/sbt_backend/devices/ICE40P08.dev" --design "/home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --device_name iCE40LP8K --package CM81 --outdir "/home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:24:49

Bit Stream File Size: 1080760 (1M 31K 440 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 3 (sec)
bitmap succeed.
/media/external/iCEcube2/LSE/bin/lin64/synthesis -f "template_lse.prj"
starting Synthesisrunning SynthesisCopyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2015 Lattice Semiconductor Corporation,  All rights reserved.
Thu Sep 12 23:20:00 2019


Command Line:  /media/external/iCEcube2/LSE/bin/lin64/synthesis -f template_lse.prj 

INFO - synthesis: Lattice Synthesis Engine Launched.
Synthesis options:
The -a option is SBTiCE40.
The -t option is CM81.
The -d option is iCE40LP8K.
                                                          

##########################################################

### Lattice Family : SBTiCE40

### Device  : iCE40LP8K

### Package : CM81

### Number of Logic Cells: 7680

### Number of RAM4k Blocks: 32

### Number of DSP Blocks: 0

### Number of PLLs: 2

### Number of IO Pins: 178

##########################################################

                                                          

Optimization goal = Area
The -top option is not used.
Target frequency = 1.000000 MHz.
Maximum fanout = 10000.
Timing path count = 3
RWCheckOnRam = 0

BRAM utilization = 100.000000 %
DSP usage = true (default)
DSP utilization = 100 % (default)
fsm_encoding_style = auto
resolve_mixed_drivers = 0
fix_gated_clocks = 1

Mux style = auto (Default)
Use Carry Chain = true
carry_chain_length = 0
Loop Limit = 1950.
Use IO Insertion = TRUE
Use IO Reg = AUTO

Resource Sharing = TRUE
Propagate Constants = TRUE
Remove Duplicate Registers = TRUE
Output EDIF file name = template_Implmnt/template.edf.
WARNING - synthesis: Option -force_gsr will be set to false when option -output_edif/-ngo are set
ROM style = auto
RAM style = auto
The -comp option is FALSE.
The -syn option is FALSE.
-p /home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1 (searchpath added)
Verilog design file = verilog/TinyFPGA_B.v
Verilog design file = verilog/uart_rx.v
Verilog design file = verilog/uart_tx.v
Verilog design file = verilog/coms.v
Verilog design file = verilog/motorControl.v
Verilog design file = quad.v
-sdc option: SDC file input not used.
-vh2008

WARNING - synthesis: Setting TinyFPGA_B as the top-level module. To specify the top-level module explicitly, use the -top option.
Technology check ok...

Analyzing Verilog file /media/external/iCEcube2/LSE/userware/unix/SYNTHESIS_HEADERS/machxo2.v. VERI-1482
Analyzing Verilog file /media/external/iCEcube2/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v. VERI-1482
Compile design.
Compile Design Begin
Analyzing Verilog file verilog/TinyFPGA_B.v. VERI-1482
WARNING - synthesis: verilog/TinyFPGA_B.v(122): identifier PHASES is used before its declaration. VERI-1875
WARNING - synthesis: verilog/TinyFPGA_B.v(123): identifier PHASES is used before its declaration. VERI-1875
WARNING - synthesis: verilog/TinyFPGA_B.v(124): identifier PHASES is used before its declaration. VERI-1875
WARNING - synthesis: verilog/TinyFPGA_B.v(125): identifier PHASES is used before its declaration. VERI-1875
WARNING - synthesis: verilog/TinyFPGA_B.v(126): identifier PHASES is used before its declaration. VERI-1875
WARNING - synthesis: verilog/TinyFPGA_B.v(127): identifier PHASES is used before its declaration. VERI-1875
Analyzing Verilog file verilog/uart_rx.v. VERI-1482
Analyzing Verilog file verilog/uart_tx.v. VERI-1482
Analyzing Verilog file verilog/coms.v. VERI-1482
Analyzing Verilog file verilog/motorControl.v. VERI-1482
Analyzing Verilog file quad.v. VERI-1482
Analyzing Verilog file /media/external/iCEcube2/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v. VERI-1482
WARNING - synthesis: /media/external/iCEcube2/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(79): assignment to input EVERI-1214
WARNING - synthesis: /media/external/iCEcube2/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(88): assignment to input EVERI-1214
WARNING - synthesis: /media/external/iCEcube2/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(98): assignment to input EVERI-1214
WARNING - synthesis: /media/external/iCEcube2/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(108): assignment to input EVERI-1214
WARNING - synthesis: /media/external/iCEcube2/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(118): assignment to input EVERI-1214
WARNING - synthesis: /media/external/iCEcube2/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(170): assignment to input EVERI-1214
WARNING - synthesis: /media/external/iCEcube2/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(179): assignment to input EVERI-1214
WARNING - synthesis: /media/external/iCEcube2/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(189): assignment to input EVERI-1214
WARNING - synthesis: /media/external/iCEcube2/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(199): assignment to input EVERI-1214
WARNING - synthesis: /media/external/iCEcube2/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(209): assignment to input EVERI-1214
WARNING - synthesis: /media/external/iCEcube2/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(3725): empty port in module declaration. VERI-1294
Top module name (Verilog): TinyFPGA_B
INFO - synthesis: verilog/TinyFPGA_B.v(2): compiling module TinyFPGA_B. VERI-1018
INFO - synthesis: /media/external/iCEcube2/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(502): compiling module SB_IO(PIN_TYPE=6'b101001,PULLUP=1'b1). VERI-1018
INFO - synthesis: /media/external/iCEcube2/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(502): compiling module SB_IO(PIN_TYPE=6'b01,PULLUP=1'b1). VERI-1018
WARNING - synthesis: verilog/TinyFPGA_B.v(71): expression size 32 truncated to fit in target size 26. VERI-1209
INFO - synthesis: verilog/coms.v(1): compiling module coms. VERI-1018
INFO - synthesis: verilog/uart_tx.v(14): compiling module uart_tx. VERI-1018
WARNING - synthesis: verilog/uart_tx.v(70): expression size 32 truncated to fit in target size 9. VERI-1209
WARNING - synthesis: verilog/uart_tx.v(88): expression size 32 truncated to fit in target size 9. VERI-1209
WARNING - synthesis: verilog/uart_tx.v(98): expression size 32 truncated to fit in target size 3. VERI-1209
WARNING - synthesis: verilog/uart_tx.v(118): expression size 32 truncated to fit in target size 9. VERI-1209
WARNING - synthesis: verilog/coms.v(297): expression size 32 truncated to fit in target size 8. VERI-1209
WARNING - synthesis: verilog/coms.v(309): expression size 32 truncated to fit in target size 14. VERI-1209
WARNING - synthesis: verilog/coms.v(331): expression size 32 truncated to fit in target size 8. VERI-1209
WARNING - synthesis: verilog/coms.v(342): expression size 32 truncated to fit in target size 14. VERI-1209
WARNING - synthesis: verilog/coms.v(361): expression size 32 truncated to fit in target size 8. VERI-1209
WARNING - synthesis: verilog/coms.v(372): expression size 32 truncated to fit in target size 14. VERI-1209
INFO - synthesis: verilog/uart_rx.v(14): compiling module uart_rx. VERI-1018
WARNING - synthesis: verilog/uart_rx.v(80): expression size 32 truncated to fit in target size 8. VERI-1209
WARNING - synthesis: verilog/uart_rx.v(91): expression size 32 truncated to fit in target size 8. VERI-1209
WARNING - synthesis: verilog/uart_rx.v(102): expression size 32 truncated to fit in target size 3. VERI-1209
WARNING - synthesis: verilog/uart_rx.v(120): expression size 32 truncated to fit in target size 8. VERI-1209
WARNING - synthesis: verilog/coms.v(396): index 152 is out of range [151:0] for data_in_field. VERI-1216
WARNING - synthesis: verilog/coms.v(402): index 152 is out of range [151:0] for data_out_field2. VERI-1216
WARNING - synthesis: verilog/coms.v(493): expression size 32 truncated to fit in target size 8. VERI-1209
WARNING - synthesis: verilog/coms.v(21): net data_out[20][7] does not have a driver. VDB-1002
INFO - synthesis: verilog/motorControl.v(1): compiling module motorControl. VERI-1018
WARNING - synthesis: verilog/motorControl.v(82): expression size 32 truncated to fit in target size 10. VERI-1209
INFO - synthesis: quad.v(3): compiling module quad. VERI-1018
WARNING - synthesis: quad.v(9): net quadAbuf[30] does not have a driver. VDB-1002
WARNING - synthesis: quad.v(10): net quadBbuf[30] does not have a driver. VDB-1002
WARNING - synthesis: verilog/TinyFPGA_B.v(45): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/TinyFPGA_B.v(53): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/TinyFPGA_B.v(61): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/TinyFPGA_B.v(94): input port ID[7] is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/TinyFPGA_B.v(104): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/TinyFPGA_B.v(112): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/TinyFPGA_B.v(120): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
Last elaborated design is TinyFPGA_B()
Loading NGL library '/media/external/iCEcube2/LSE/xo2c00/data/xo2clib.ngl'...
Loading NGL library '/media/external/iCEcube2/LSE/or5g00/data/orc5glib.ngl'...
Top-level module name = TinyFPGA_B.
WARNING - synthesis: verilog/TinyFPGA_B.v(45): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/TinyFPGA_B.v(53): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/TinyFPGA_B.v(61): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/TinyFPGA_B.v(94): input port ID[7] is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/TinyFPGA_B.v(104): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/TinyFPGA_B.v(112): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/TinyFPGA_B.v(120): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/coms.v(21): net data_out[20][7] does not have a driver. VDB-1002
WARNING - synthesis: quad.v(9): net quadAbuf[30] does not have a driver. VDB-1002
WARNING - synthesis: quad.v(10): net quadBbuf[30] does not have a driver. VDB-1002
######## Converting I/O port PIN_1 to output.
######## Converting I/O port PIN_2 to output.
######## Converting I/O port PIN_3 to output.
######## Converting I/O port PIN_7 to input.
######## Converting I/O port PIN_8 to input.
######## Converting I/O port PIN_9 to input.
######## Converting I/O port PIN_13 to input.
######## Converting I/O port PIN_14 to input.
######## Converting I/O port PIN_15 to input.
######## Converting I/O port PIN_16 to input.
######## Converting I/O port PIN_17 to input.
######## Converting I/O port PIN_18 to input.
######## Converting I/O port PIN_19 to input.
######## Converting I/O port PIN_20 to input.
######## Converting I/O port PIN_21 to input.
######## Converting I/O port PIN_22 to output.
######## Converting I/O port PIN_23 to output.
######## Converting I/O port PIN_24 to output.
WARNING - synthesis: verilog/coms.v(9): net \c0/ID[7] does not have a driver. VDB-1002
######## Missing driver on net \c0/ID[7]. Patching with GND.
######## Missing driver on net \c0/ID[6]. Patching with GND.
######## Missing driver on net \c0/ID[5]. Patching with GND.
######## Missing driver on net \c0/ID[4]. Patching with GND.
######## Missing driver on net \c0/ID[3]. Patching with GND.
######## Missing driver on net \c0/ID[2]. Patching with GND.
######## Missing driver on net \c0/ID[1]. Patching with GND.
######## Missing driver on net \c0/ID[0]. Patching with GND.
######## Missing driver on net \c0/data_out[20][7]. Patching with GND.
######## Missing driver on net \c0/data_out[20][6]. Patching with GND.
######## Missing driver on net \c0/data_out[20][5]. Patching with GND.
######## Missing driver on net \c0/data_out[20][4]. Patching with GND.
######## Missing driver on net \c0/data_out[20][3]. Patching with GND.
######## Missing driver on net \c0/data_out[20][2]. Patching with GND.
######## Missing driver on net \c0/data_out[20][1]. Patching with GND.
######## Missing driver on net \c0/data_out[20][0]. Patching with GND.
######## Missing driver on net \c0/data_out[19][7]. Patching with GND.
######## Missing driver on net \c0/data_out[19][6]. Patching with GND.
######## Missing driver on net \c0/data_out[19][5]. Patching with GND.
######## Missing driver on net \c0/data_out[19][4]. Patching with GND.
######## Missing driver on net \c0/data_out[19][3]. Patching with GND.
######## Missing driver on net \c0/data_out[19][2]. Patching with GND.
######## Missing driver on net \c0/data_out[19][1]. Patching with GND.
######## Missing driver on net \c0/data_out[19][0]. Patching with GND.
######## Missing driver on net \c0/data_out[18][7]. Patching with GND.
######## Missing driver on net \c0/data_out[18][6]. Patching with GND.
######## Missing driver on net \c0/data_out[18][5]. Patching with GND.
######## Missing driver on net \c0/data_out[18][4]. Patching with GND.
######## Missing driver on net \c0/data_out[18][3]. Patching with GND.
######## Missing driver on net \c0/data_out[18][2]. Patching with GND.
######## Missing driver on net \c0/data_out[18][1]. Patching with GND.
######## Missing driver on net \c0/data_out[18][0]. Patching with GND.
######## Missing driver on net \c0/data_out[17][7]. Patching with GND.
######## Missing driver on net \c0/data_out[17][6]. Patching with GND.
######## Missing driver on net \c0/data_out[17][5]. Patching with GND.
######## Missing driver on net \c0/data_out[17][4]. Patching with GND.
######## Missing driver on net \c0/data_out[17][3]. Patching with GND.
######## Missing driver on net \c0/data_out[17][2]. Patching with GND.
######## Missing driver on net \c0/data_out[17][1]. Patching with GND.
######## Missing driver on net \c0/data_out[17][0]. Patching with GND.
######## Missing driver on net \c0/data_out[16][7]. Patching with GND.
######## Missing driver on net \c0/data_out[16][6]. Patching with GND.
######## Missing driver on net \c0/data_out[16][5]. Patching with GND.
######## Missing driver on net \c0/data_out[16][4]. Patching with GND.
######## Missing driver on net \c0/data_out[16][3]. Patching with GND.
######## Missing driver on net \c0/data_out[16][2]. Patching with GND.
######## Missing driver on net \c0/data_out[16][1]. Patching with GND.
######## Missing driver on net \c0/data_out[16][0]. Patching with GND.
######## Missing driver on net \c0/data_out[15][7]. Patching with GND.
######## Missing driver on net \c0/data_out[15][6]. Patching with GND.
######## Missing driver on net \c0/data_out[15][5]. Patching with GND.
######## Missing driver on net \c0/data_out[15][4]. Patching with GND.
######## Missing driver on net \c0/data_out[15][3]. Patching with GND.
######## Missing driver on net \c0/data_out[15][2]. Patching with GND.
######## Missing driver on net \c0/data_out[15][1]. Patching with GND.
######## Missing driver on net \c0/data_out[15][0]. Patching with GND.
######## Missing driver on net \c0/data_out[14][7]. Patching with GND.
######## Missing driver on net \c0/data_out[14][6]. Patching with GND.
######## Missing driver on net \c0/data_out[14][5]. Patching with GND.
######## Missing driver on net \c0/data_out[14][4]. Patching with GND.
######## Missing driver on net \c0/data_out[14][3]. Patching with GND.
######## Missing driver on net \c0/data_out[14][2]. Patching with GND.
######## Missing driver on net \c0/data_out[14][1]. Patching with GND.
######## Missing driver on net \c0/data_out[14][0]. Patching with GND.
######## Missing driver on net \c0/data_out[13][7]. Patching with GND.
######## Missing driver on net \c0/data_out[13][6]. Patching with GND.
######## Missing driver on net \c0/data_out[13][5]. Patching with GND.
######## Missing driver on net \c0/data_out[13][4]. Patching with GND.
######## Missing driver on net \c0/data_out[13][3]. Patching with GND.
######## Missing driver on net \c0/data_out[13][2]. Patching with GND.
######## Missing driver on net \c0/data_out[13][1]. Patching with GND.
######## Missing driver on net \c0/data_out[13][0]. Patching with GND.
######## Missing driver on net \c0/data_out[12][7]. Patching with GND.
######## Missing driver on net \c0/data_out[12][6]. Patching with GND.
######## Missing driver on net \c0/data_out[12][5]. Patching with GND.
######## Missing driver on net \c0/data_out[12][4]. Patching with GND.
######## Missing driver on net \c0/data_out[12][3]. Patching with GND.
######## Missing driver on net \c0/data_out[12][2]. Patching with GND.
######## Missing driver on net \c0/data_out[12][1]. Patching with GND.
######## Missing driver on net \c0/data_out[12][0]. Patching with GND.
######## Missing driver on net \c0/data_out[11][7]. Patching with GND.
######## Missing driver on net \c0/data_out[11][6]. Patching with GND.
######## Missing driver on net \c0/data_out[11][5]. Patching with GND.
######## Missing driver on net \c0/data_out[11][4]. Patching with GND.
######## Missing driver on net \c0/data_out[11][3]. Patching with GND.
######## Missing driver on net \c0/data_out[11][2]. Patching with GND.
######## Missing driver on net \c0/data_out[11][1]. Patching with GND.
######## Missing driver on net \c0/data_out[11][0]. Patching with GND.
######## Missing driver on net \quad_counter0/quadAbuf[30]. Patching with GND.
######## Missing driver on net \quad_counter0/quadBbuf[30]. Patching with GND.
WARNING - synthesis: quad.v(31): Register \quad_counter0/quadAbuf[29]_89 is stuck at Zero. VDB-5013
WARNING - synthesis: verilog/coms.v(378): Register \c0/data_out[4][7]_2439 is stuck at Zero. VDB-5013
WARNING - synthesis: verilog/coms.v(378): Register \c0/data_out[3][4]_2450 is stuck at One. VDB-5014



WARNING - synthesis: Bit 0 of Register \c0/UART_TRANSMITTER.state is stuck at Zero
WARNING - synthesis: Bit 1 of Register \c0/UART_TRANSMITTER.state is stuck at Zero
WARNING - synthesis: Bit 2 of Register \c0/UART_TRANSMITTER.state is stuck at Zero
WARNING - synthesis: Bit 3 of Register \c0/UART_TRANSMITTER.state is stuck at Zero
WARNING - synthesis: Bit 4 of Register \c0/UART_TRANSMITTER.state is stuck at Zero
WARNING - synthesis: Skipping pad insertion on PIN_4 due to black_box_pad_pin attribute.
WARNING - synthesis: Skipping pad insertion on PIN_5 due to black_box_pad_pin attribute.
WARNING - synthesis: Skipping pad insertion on PIN_6 due to black_box_pad_pin attribute.
WARNING - synthesis: Skipping pad insertion on PIN_10 due to black_box_pad_pin attribute.
WARNING - synthesis: Skipping pad insertion on PIN_11 due to black_box_pad_pin attribute.
WARNING - synthesis: Skipping pad insertion on PIN_12 due to black_box_pad_pin attribute.
WARNING - synthesis: verilog/coms.v(555): Register \c0/data_out_frame2[0]__i152 is stuck at Zero. VDB-5013
WARNING - synthesis: verilog/coms.v(555): Register \c0/data_out_frame2[0]__i32 is stuck at One. VDB-5014
Applying 1.000000 MHz constraint to all clocks

Writing scf file : template_Implmnt/template.scf

Results of NGD DRC are available in TinyFPGA_B_drc.log.

################### Begin Area Report (TinyFPGA_B)######################
Number of register bits => 577 of 7680 (7 % )
SB_CARRY => 261
SB_DFF => 414
SB_DFFE => 75
SB_DFFESR => 9
SB_DFFESS => 7
SB_DFFSR => 3
SB_DFFSS => 69
SB_GB_IO => 1
SB_IO => 16
SB_LUT4 => 1600
################### End Area Report ##################

################### Begin Clock Report ######################
Clock Nets
Number of Clocks: 1
  Net : CLK_c, loads : 577
Clock Enable Nets
Number of Clock Enables: 0
Top 0 highest fanout Clock Enables:
Highest fanout non-clock nets
Top 10 highest fanout non-clock nets:
  Net : c0/n10132, loads : 72
  Net : quad_counter0/n1918, loads : 63
  Net : c0/rx/n20761, loads : 62
  Net : c0/n20762, loads : 61
  Net : c0/UART_TRANSMITTER.state_1, loads : 53
  Net : c0/UART_TRANSMITTER.state_0, loads : 50
  Net : c0/byte_transmit_counter_0, loads : 49
  Net : c0/n15818, loads : 43
  Net : c0/UART_TRANSMITTER.state_2, loads : 42
  Net : c0/byte_transmit_counter2_0, loads : 37
################### End Clock Report ##################

Timing Report Summary
--------------
--------------------------------------------------------------------------------
Constraint                              |   Constraint|       Actual|Levels
--------------------------------------------------------------------------------
                                        |             |             |
create_clock -period 1000.000000 -name  |             |             |
clk0 [get_nets CLK_c]                   |    1.000 MHz|   13.706 MHz|    46  
                                        |             |             |
--------------------------------------------------------------------------------


All constraints were met.


Peak Memory Usage: 189.559  MB

--------------------------------------------------------------
Elapsed CPU time for LSE flow : 4.985  secs
--------------------------------------------------------------
Current Implementation template_Implmnt its sbt path: /home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 5 seconds


"/media/external/iCEcube2/sbt_backend/bin/linux/opt/edifparser" "/media/external/iCEcube2/sbt_backend/devices/ICE40P08.dev" "/home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/template.edf " "/home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/netlist" "-pCM81" "-y/home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/constraints/pins.pcf " "-s/home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/constraints/clk.sdc " -c --devicename iCE40LP8K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:01:35

Parsing edif file: /home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/template.edf...
Parsing constraint file: /home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/constraints/pins.pcf...
start to read sdc/scf file /home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/template.scf
sdc_reader OK /home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/template.scf
start to read sdc/scf file /home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/constraints/clk.sdc
sdc_reader OK /home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/constraints/clk.sdc
Warning: Property lattice_noprune(1) in the instance hall1_input(ICE_IO) is not valid, it is ignored.
Warning: Property lattice_noprune(1) in the instance hall2_input(ICE_IO) is not valid, it is ignored.
Warning: Property lattice_noprune(1) in the instance hall3_input(ICE_IO) is not valid, it is ignored.
Warning: Property lattice_noprune(1) in the instance rx_input(ICE_IO) is not valid, it is ignored.
Warning: Property lattice_noprune(1) in the instance tx2_output(ICE_IO) is not valid, it is ignored.
Warning: Property lattice_noprune(1) in the instance tx_output(ICE_IO) is not valid, it is ignored.
Stored edif netlist at /home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B...
Warning: The terminal connectivity tx_output:LATCHINPUTVALUE is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity tx_output:INPUTCLK is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity tx_output:OUTPUTCLK is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity tx2_output:LATCHINPUTVALUE is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity tx2_output:INPUTCLK is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity tx2_output:OUTPUTCLK is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity rx_input:LATCHINPUTVALUE is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity rx_input:INPUTCLK is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity rx_input:OUTPUTENABLE is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity rx_input:OUTPUTCLK is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity hall3_input:LATCHINPUTVALUE is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity hall3_input:INPUTCLK is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity hall3_input:OUTPUTENABLE is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity hall3_input:OUTPUTCLK is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity hall2_input:LATCHINPUTVALUE is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity hall2_input:INPUTCLK is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity hall2_input:OUTPUTENABLE is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity hall2_input:OUTPUTCLK is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity hall1_input:LATCHINPUTVALUE is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity hall1_input:INPUTCLK is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity hall1_input:OUTPUTENABLE is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity hall1_input:OUTPUTCLK is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity USBPU_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity PIN_8_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity PIN_7_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity PIN_3_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity PIN_2_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity PIN_24_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity PIN_23_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity PIN_22_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity PIN_1_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity LED_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity CLK_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 000001
Warning: The terminal c0.data_out_7[[6__2416:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.byte_transmit_counter__i5:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.byte_transmit_counter__i1:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.byte_transmit_counter__i2:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.data_out_7[[4__2418:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.delay_counter_i0_i0:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.data_out_7[[7__2415:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.byte_transmit_counter__i6:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.data_out_7[[5__2417:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.byte_transmit_counter__i7:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.data_out_6[[0__2430:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.byte_transmit_counter__i3:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.byte_transmit_counter__i4:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.rx.r_Clock_Count__i0:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.tx.r_Bit_Index_i0:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.tx.r_Tx_Data_i5:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.tx.r_Tx_Data_i7:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.tx.r_Tx_Data_i6:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.tx.r_Clock_Count__i0:E is driven by default driver : VCC, Disconnecting it.

write Timing Constraint to /home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: TinyFPGA_B

EDF Parser run-time: 0 (sec)
edif parser succeed.


"/media/external/iCEcube2/sbt_backend/bin/linux/opt/sbtplacer" --des-lib "/home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --outdir "/home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/placer" --device-file "/media/external/iCEcube2/sbt_backend/devices/ICE40P08.dev" --package CM81 --deviceMarketName iCE40LP8K --sdc-file "/home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/Temp/sbt_temp.sdc" --lib-file "/media/external/iCEcube2/sbt_backend/devices/ice40LP8K.lib" --effort_level std --out-sdc-file "/home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/placer/TinyFPGA_B_pl.sdc"
starting placerrunning placerExecuting : /media/external/iCEcube2/sbt_backend/bin/linux/opt/sbtplacer --des-lib /home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B --outdir /home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/placer --device-file /media/external/iCEcube2/sbt_backend/devices/ICE40P08.dev --package CM81 --deviceMarketName iCE40LP8K --sdc-file /home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/Temp/sbt_temp.sdc --lib-file /media/external/iCEcube2/sbt_backend/devices/ice40LP8K.lib --effort_level std --out-sdc-file /home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/placer/TinyFPGA_B_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:22:02

W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_13, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_14, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_15, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_16, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_17, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_18, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_19, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_20, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_21, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_9, as it is not connected to any PAD
I2004: Option and Settings Summary
=============================================================
Device file          - /media/external/iCEcube2/sbt_backend/devices/ICE40P08.dev
Package              - CM81
Design database      - /home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B
SDC file             - /home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/Temp/sbt_temp.sdc
Output directory     - /home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/placer
Timing library       - /media/external/iCEcube2/sbt_backend/devices/ice40LP8K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: /home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B/BFPGA_DESIGN_ep
I2065: Reading device file : /media/external/iCEcube2/sbt_backend/devices/ICE40P08.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	1600
    Number of DFFs      	:	577
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	261
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	16
    Number of GBIOs     	:	1
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0


Phase 1
I2077: Start design legalization
W2216: SB_GB_IO 'CLK_pad' is assigned to a non-GB pin 'B2'. Replacing it with SB_IO 'CLK_pad' and SB_GB 'CLK_pad_gb'

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	6
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	1
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	1
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	8
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.0 (sec)

Phase 3
Warning-1034: Found non-unate timing arc, from pin "PACKAGEPIN" to pin "DIN0" of instance "CLK_pad", in the clock network. Converting the timing arc to positive-unate
SDC-Info-1101: Duty cycle not specified for clock. Assuming 50 percent dutycycle.

Design Statistics after Packing
    Number of LUTs      	:	1609
    Number of DFFs      	:	568
    Number of DFFs packed to IO	:	9
    Number of Carrys    	:	261

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	496
        LUT, DFF and CARRY	:	72
    Combinational LogicCells
        Only LUT         	:	853
        CARRY Only       	:	1
        LUT with CARRY   	:	188
    LogicCells                  :	1610/7680
    PLBs                        :	246/960
    BRAMs                       :	0/32
    IOs and GBIOs               :	17/63
    PLLs                        :	0/1


I2088: Phase 3, elapsed time : 1.6 (sec)

Phase 4
I2088: Phase 4, elapsed time : 0.2 (sec)

Phase 5
I2088: Phase 5, elapsed time : 4.1 (sec)

Phase 6
I2088: Phase 6, elapsed time : 64.1 (sec)

Final Design Statistics
    Number of LUTs      	:	1609
    Number of DFFs      	:	568
    Number of DFFs packed to IO	:	9
    Number of Carrys    	:	261
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	17
    Number of GBIOs     	:	0
    Number of GBs       	:	1
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0

Device Utilization Summary
    LogicCells                  :	1610/7680
    PLBs                        :	326/960
    BRAMs                       :	0/32
    IOs and GBIOs               :	17/63
    PLLs                        :	0/1



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 2
Clock: CLK | Frequency: 45.49 MHz | Target: 16.00 MHz
Clock: TinyFPGA_B|CLK | Frequency: N/A | Target: 1.00 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 70.5 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"/media/external/iCEcube2/sbt_backend/bin/linux/opt/packer" "/media/external/iCEcube2/sbt_backend/devices/ICE40P08.dev" "/home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --package CM81 --outdir "/home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/packer" --DRC_only  --translator "/media/external/iCEcube2/sbt_backend/bin/sdc_translator.tcl" --src_sdc_file "/home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/placer/TinyFPGA_B_pl.sdc" --dst_sdc_file "/home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/packer/TinyFPGA_B_pk.sdc" --devicename iCE40LP8K
starting packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:02:57

Begin Packing...
running packerinitializing finish
Total HPWL cost is 6644
used logic cells: 1610
Design Rule Checking Succeeded

DRC Checker run-time: 1 (sec)
packer succeed.


"/media/external/iCEcube2/sbt_backend/bin/linux/opt/packer" "/media/external/iCEcube2/sbt_backend/devices/ICE40P08.dev" "/home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --package CM81 --outdir "/home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/packer" --translator "/media/external/iCEcube2/sbt_backend/bin/sdc_translator.tcl" --src_sdc_file "/home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/placer/TinyFPGA_B_pl.sdc" --dst_sdc_file "/home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/packer/TinyFPGA_B_pk.sdc" --devicename iCE40LP8K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:02:57

Begin Packing...
initializing finish
Total HPWL cost is 6644
used logic cells: 1610
Translating sdc file /home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/placer/TinyFPGA_B_pl.sdc...
Translated sdc file is /home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/packer/TinyFPGA_B_pk.sdc
Packer succeeded

Packer run-time: 1 (sec)
packer succeed.


"/media/external/iCEcube2/sbt_backend/bin/linux/opt/sbrouter" "/media/external/iCEcube2/sbt_backend/devices/ICE40P08.dev" "/home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" "/media/external/iCEcube2/sbt_backend/devices/ice40LP8K.lib" "/home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/packer/TinyFPGA_B_pk.sdc" --outdir "/home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/router" --sdf_file "/home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : /media/external/iCEcube2/sbt_backend/bin/linux/opt/sbrouter /media/external/iCEcube2/sbt_backend/devices/ICE40P08.dev /home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B /media/external/iCEcube2/sbt_backend/devices/ice40LP8K.lib /home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/packer/TinyFPGA_B_pk.sdc --outdir /home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/router --sdf_file /home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:09:33

I1203: Reading Design TinyFPGA_B
Read design time: 0
I1202: Reading Architecture of device iCE40LP8K
SDC-Info-1101: Duty cycle not specified for clock. Assuming 50 percent dutycycle.
Read device time: 9
I1209: Started routing
I1223: Total Nets : 1978 
I1212: Iteration  1 :   414 unrouted : 3 seconds
I1212: Iteration  2 :    52 unrouted : 1 seconds
I1212: Iteration  3 :    10 unrouted : 0 seconds
I1212: Iteration  4 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 5
I1206: Completed routing
I1204: Writing Design TinyFPGA_B
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 15 seconds
 total           347092K
router succeed.

"/media/external/iCEcube2/sbt_backend/bin/linux/opt/netlister" --verilog "/home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.v" --vhdl "/home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.vhd" --lib "/home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --view rt --device "/media/external/iCEcube2/sbt_backend/devices/ICE40P08.dev" --splitio  --in-sdc-file "/home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/packer/TinyFPGA_B_pk.sdc" --out-sdc-file "/home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/netlister/TinyFPGA_B_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:25:37

Generating Verilog & VHDL netlist files ...
Writing /home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.v
Writing /home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.vhd
Netlister succeeded.

Netlister run-time: 8 (sec)
netlist succeed.


"/media/external/iCEcube2/sbt_backend/bin/linux/opt/sbtimer" --des-lib "/home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --lib-file "/media/external/iCEcube2/sbt_backend/devices/ice40LP8K.lib" --sdc-file "/home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/netlister/TinyFPGA_B_sbt.sdc" --sdf-file "/home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.sdf" --report-file "/home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/timer/TinyFPGA_B_timing.rpt" --device-file "/media/external/iCEcube2/sbt_backend/devices/ICE40P08.dev" --timing-summary
starting timerrunning timerExecuting : /media/external/iCEcube2/sbt_backend/bin/linux/opt/sbtimer --des-lib /home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B --lib-file /media/external/iCEcube2/sbt_backend/devices/ice40LP8K.lib --sdc-file /home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/netlister/TinyFPGA_B_sbt.sdc --sdf-file /home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.sdf --report-file /home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/timer/TinyFPGA_B_timing.rpt --device-file /media/external/iCEcube2/sbt_backend/devices/ICE40P08.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:08:07

Warning-1034: Found non-unate timing arc, from pin "PADIN" to pin "DIN0" of instance "CLK_pad_preio", in the clock network. Converting the timing arc to positive-unate
SDC-Info-1101: Duty cycle not specified for clock. Assuming 50 percent dutycycle.
Timer run-time: 7 seconds
timer succeed.
timer succeeded.


"/media/external/iCEcube2/sbt_backend/bin/linux/opt/bitmap" "/media/external/iCEcube2/sbt_backend/devices/ICE40P08.dev" --design "/home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --device_name iCE40LP8K --package CM81 --outdir "/home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:24:49

Bit Stream File Size: 1080760 (1M 31K 440 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 2 (sec)
bitmap succeed.
/media/external/iCEcube2/LSE/bin/lin64/synthesis -f "template_lse.prj"
starting Synthesisrunning SynthesisCopyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2015 Lattice Semiconductor Corporation,  All rights reserved.
Thu Sep 12 23:24:00 2019


Command Line:  /media/external/iCEcube2/LSE/bin/lin64/synthesis -f template_lse.prj 

INFO - synthesis: Lattice Synthesis Engine Launched.
Synthesis options:
The -a option is SBTiCE40.
The -t option is CM81.
The -d option is iCE40LP8K.
                                                          

##########################################################

### Lattice Family : SBTiCE40

### Device  : iCE40LP8K

### Package : CM81

### Number of Logic Cells: 7680

### Number of RAM4k Blocks: 32

### Number of DSP Blocks: 0

### Number of PLLs: 2

### Number of IO Pins: 178

##########################################################

                                                          

Optimization goal = Area
The -top option is not used.
Target frequency = 1.000000 MHz.
Maximum fanout = 10000.
Timing path count = 3
RWCheckOnRam = 0

BRAM utilization = 100.000000 %
DSP usage = true (default)
DSP utilization = 100 % (default)
fsm_encoding_style = auto
resolve_mixed_drivers = 0
fix_gated_clocks = 1

Mux style = auto (Default)
Use Carry Chain = true
carry_chain_length = 0
Loop Limit = 1950.
Use IO Insertion = TRUE
Use IO Reg = AUTO

Resource Sharing = TRUE
Propagate Constants = TRUE
Remove Duplicate Registers = TRUE
Output EDIF file name = template_Implmnt/template.edf.
WARNING - synthesis: Option -force_gsr will be set to false when option -output_edif/-ngo are set
ROM style = auto
RAM style = auto
The -comp option is FALSE.
The -syn option is FALSE.
-p /home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1 (searchpath added)
Verilog design file = verilog/TinyFPGA_B.v
Verilog design file = verilog/uart_rx.v
Verilog design file = verilog/uart_tx.v
Verilog design file = verilog/coms.v
Verilog design file = verilog/motorControl.v
Verilog design file = quad.v
-sdc option: SDC file input not used.
-vh2008

WARNING - synthesis: Setting TinyFPGA_B as the top-level module. To specify the top-level module explicitly, use the -top option.
Technology check ok...

Analyzing Verilog file /media/external/iCEcube2/LSE/userware/unix/SYNTHESIS_HEADERS/machxo2.v. VERI-1482
Analyzing Verilog file /media/external/iCEcube2/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v. VERI-1482
Compile design.
Compile Design Begin
Analyzing Verilog file verilog/TinyFPGA_B.v. VERI-1482
WARNING - synthesis: verilog/TinyFPGA_B.v(122): identifier PHASES is used before its declaration. VERI-1875
WARNING - synthesis: verilog/TinyFPGA_B.v(123): identifier PHASES is used before its declaration. VERI-1875
WARNING - synthesis: verilog/TinyFPGA_B.v(124): identifier PHASES is used before its declaration. VERI-1875
WARNING - synthesis: verilog/TinyFPGA_B.v(125): identifier PHASES is used before its declaration. VERI-1875
WARNING - synthesis: verilog/TinyFPGA_B.v(126): identifier PHASES is used before its declaration. VERI-1875
WARNING - synthesis: verilog/TinyFPGA_B.v(127): identifier PHASES is used before its declaration. VERI-1875
Analyzing Verilog file verilog/uart_rx.v. VERI-1482
Analyzing Verilog file verilog/uart_tx.v. VERI-1482
Analyzing Verilog file verilog/coms.v. VERI-1482
Analyzing Verilog file verilog/motorControl.v. VERI-1482
Analyzing Verilog file quad.v. VERI-1482
Analyzing Verilog file /media/external/iCEcube2/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v. VERI-1482
WARNING - synthesis: /media/external/iCEcube2/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(79): assignment to input EVERI-1214
WARNING - synthesis: /media/external/iCEcube2/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(88): assignment to input EVERI-1214
WARNING - synthesis: /media/external/iCEcube2/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(98): assignment to input EVERI-1214
WARNING - synthesis: /media/external/iCEcube2/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(108): assignment to input EVERI-1214
WARNING - synthesis: /media/external/iCEcube2/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(118): assignment to input EVERI-1214
WARNING - synthesis: /media/external/iCEcube2/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(170): assignment to input EVERI-1214
WARNING - synthesis: /media/external/iCEcube2/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(179): assignment to input EVERI-1214
WARNING - synthesis: /media/external/iCEcube2/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(189): assignment to input EVERI-1214
WARNING - synthesis: /media/external/iCEcube2/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(199): assignment to input EVERI-1214
WARNING - synthesis: /media/external/iCEcube2/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(209): assignment to input EVERI-1214
WARNING - synthesis: /media/external/iCEcube2/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(3725): empty port in module declaration. VERI-1294
Top module name (Verilog): TinyFPGA_B
INFO - synthesis: verilog/TinyFPGA_B.v(2): compiling module TinyFPGA_B. VERI-1018
INFO - synthesis: /media/external/iCEcube2/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(502): compiling module SB_IO(PIN_TYPE=6'b101001,PULLUP=1'b1). VERI-1018
INFO - synthesis: /media/external/iCEcube2/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(502): compiling module SB_IO(PIN_TYPE=6'b01,PULLUP=1'b1). VERI-1018
WARNING - synthesis: verilog/TinyFPGA_B.v(71): expression size 32 truncated to fit in target size 26. VERI-1209
INFO - synthesis: verilog/coms.v(1): compiling module coms. VERI-1018
INFO - synthesis: verilog/uart_tx.v(14): compiling module uart_tx. VERI-1018
WARNING - synthesis: verilog/uart_tx.v(70): expression size 32 truncated to fit in target size 9. VERI-1209
WARNING - synthesis: verilog/uart_tx.v(88): expression size 32 truncated to fit in target size 9. VERI-1209
WARNING - synthesis: verilog/uart_tx.v(98): expression size 32 truncated to fit in target size 3. VERI-1209
WARNING - synthesis: verilog/uart_tx.v(118): expression size 32 truncated to fit in target size 9. VERI-1209
WARNING - synthesis: verilog/coms.v(297): expression size 32 truncated to fit in target size 8. VERI-1209
WARNING - synthesis: verilog/coms.v(309): expression size 32 truncated to fit in target size 14. VERI-1209
WARNING - synthesis: verilog/coms.v(331): expression size 32 truncated to fit in target size 8. VERI-1209
WARNING - synthesis: verilog/coms.v(342): expression size 32 truncated to fit in target size 14. VERI-1209
WARNING - synthesis: verilog/coms.v(361): expression size 32 truncated to fit in target size 8. VERI-1209
WARNING - synthesis: verilog/coms.v(372): expression size 32 truncated to fit in target size 14. VERI-1209
INFO - synthesis: verilog/uart_rx.v(14): compiling module uart_rx. VERI-1018
WARNING - synthesis: verilog/uart_rx.v(80): expression size 32 truncated to fit in target size 8. VERI-1209
WARNING - synthesis: verilog/uart_rx.v(91): expression size 32 truncated to fit in target size 8. VERI-1209
WARNING - synthesis: verilog/uart_rx.v(102): expression size 32 truncated to fit in target size 3. VERI-1209
WARNING - synthesis: verilog/uart_rx.v(120): expression size 32 truncated to fit in target size 8. VERI-1209
WARNING - synthesis: verilog/coms.v(396): index 152 is out of range [151:0] for data_in_field. VERI-1216
WARNING - synthesis: verilog/coms.v(402): index 152 is out of range [151:0] for data_out_field2. VERI-1216
WARNING - synthesis: verilog/coms.v(495): expression size 32 truncated to fit in target size 8. VERI-1209
WARNING - synthesis: verilog/coms.v(21): net data_out[20][7] does not have a driver. VDB-1002
INFO - synthesis: verilog/motorControl.v(1): compiling module motorControl. VERI-1018
WARNING - synthesis: verilog/motorControl.v(82): expression size 32 truncated to fit in target size 10. VERI-1209
INFO - synthesis: quad.v(3): compiling module quad. VERI-1018
WARNING - synthesis: quad.v(9): net quadAbuf[30] does not have a driver. VDB-1002
WARNING - synthesis: quad.v(10): net quadBbuf[30] does not have a driver. VDB-1002
WARNING - synthesis: verilog/TinyFPGA_B.v(45): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/TinyFPGA_B.v(53): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/TinyFPGA_B.v(61): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/TinyFPGA_B.v(94): input port ID[7] is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/TinyFPGA_B.v(104): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/TinyFPGA_B.v(112): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/TinyFPGA_B.v(120): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
Last elaborated design is TinyFPGA_B()
Loading NGL library '/media/external/iCEcube2/LSE/xo2c00/data/xo2clib.ngl'...
Loading NGL library '/media/external/iCEcube2/LSE/or5g00/data/orc5glib.ngl'...
Top-level module name = TinyFPGA_B.
WARNING - synthesis: verilog/TinyFPGA_B.v(45): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/TinyFPGA_B.v(53): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/TinyFPGA_B.v(61): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/TinyFPGA_B.v(94): input port ID[7] is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/TinyFPGA_B.v(104): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/TinyFPGA_B.v(112): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/TinyFPGA_B.v(120): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/coms.v(21): net data_out[20][7] does not have a driver. VDB-1002
WARNING - synthesis: quad.v(9): net quadAbuf[30] does not have a driver. VDB-1002
WARNING - synthesis: quad.v(10): net quadBbuf[30] does not have a driver. VDB-1002
######## Converting I/O port PIN_1 to output.
######## Converting I/O port PIN_2 to output.
######## Converting I/O port PIN_3 to output.
######## Converting I/O port PIN_7 to input.
######## Converting I/O port PIN_8 to input.
######## Converting I/O port PIN_9 to input.
######## Converting I/O port PIN_13 to input.
######## Converting I/O port PIN_14 to input.
######## Converting I/O port PIN_15 to input.
######## Converting I/O port PIN_16 to input.
######## Converting I/O port PIN_17 to input.
######## Converting I/O port PIN_18 to input.
######## Converting I/O port PIN_19 to input.
######## Converting I/O port PIN_20 to input.
######## Converting I/O port PIN_21 to input.
######## Converting I/O port PIN_22 to output.
######## Converting I/O port PIN_23 to output.
######## Converting I/O port PIN_24 to output.
WARNING - synthesis: verilog/coms.v(9): net \c0/ID[7] does not have a driver. VDB-1002
######## Missing driver on net \c0/ID[7]. Patching with GND.
######## Missing driver on net \c0/ID[6]. Patching with GND.
######## Missing driver on net \c0/ID[5]. Patching with GND.
######## Missing driver on net \c0/ID[4]. Patching with GND.
######## Missing driver on net \c0/ID[3]. Patching with GND.
######## Missing driver on net \c0/ID[2]. Patching with GND.
######## Missing driver on net \c0/ID[1]. Patching with GND.
######## Missing driver on net \c0/ID[0]. Patching with GND.
######## Missing driver on net \c0/data_out[20][7]. Patching with GND.
######## Missing driver on net \c0/data_out[20][6]. Patching with GND.
######## Missing driver on net \c0/data_out[20][5]. Patching with GND.
######## Missing driver on net \c0/data_out[20][4]. Patching with GND.
######## Missing driver on net \c0/data_out[20][3]. Patching with GND.
######## Missing driver on net \c0/data_out[20][2]. Patching with GND.
######## Missing driver on net \c0/data_out[20][1]. Patching with GND.
######## Missing driver on net \c0/data_out[20][0]. Patching with GND.
######## Missing driver on net \c0/data_out[19][7]. Patching with GND.
######## Missing driver on net \c0/data_out[19][6]. Patching with GND.
######## Missing driver on net \c0/data_out[19][5]. Patching with GND.
######## Missing driver on net \c0/data_out[19][4]. Patching with GND.
######## Missing driver on net \c0/data_out[19][3]. Patching with GND.
######## Missing driver on net \c0/data_out[19][2]. Patching with GND.
######## Missing driver on net \c0/data_out[19][1]. Patching with GND.
######## Missing driver on net \c0/data_out[19][0]. Patching with GND.
######## Missing driver on net \c0/data_out[18][7]. Patching with GND.
######## Missing driver on net \c0/data_out[18][6]. Patching with GND.
######## Missing driver on net \c0/data_out[18][5]. Patching with GND.
######## Missing driver on net \c0/data_out[18][4]. Patching with GND.
######## Missing driver on net \c0/data_out[18][3]. Patching with GND.
######## Missing driver on net \c0/data_out[18][2]. Patching with GND.
######## Missing driver on net \c0/data_out[18][1]. Patching with GND.
######## Missing driver on net \c0/data_out[18][0]. Patching with GND.
######## Missing driver on net \c0/data_out[17][7]. Patching with GND.
######## Missing driver on net \c0/data_out[17][6]. Patching with GND.
######## Missing driver on net \c0/data_out[17][5]. Patching with GND.
######## Missing driver on net \c0/data_out[17][4]. Patching with GND.
######## Missing driver on net \c0/data_out[17][3]. Patching with GND.
######## Missing driver on net \c0/data_out[17][2]. Patching with GND.
######## Missing driver on net \c0/data_out[17][1]. Patching with GND.
######## Missing driver on net \c0/data_out[17][0]. Patching with GND.
######## Missing driver on net \c0/data_out[16][7]. Patching with GND.
######## Missing driver on net \c0/data_out[16][6]. Patching with GND.
######## Missing driver on net \c0/data_out[16][5]. Patching with GND.
######## Missing driver on net \c0/data_out[16][4]. Patching with GND.
######## Missing driver on net \c0/data_out[16][3]. Patching with GND.
######## Missing driver on net \c0/data_out[16][2]. Patching with GND.
######## Missing driver on net \c0/data_out[16][1]. Patching with GND.
######## Missing driver on net \c0/data_out[16][0]. Patching with GND.
######## Missing driver on net \c0/data_out[15][7]. Patching with GND.
######## Missing driver on net \c0/data_out[15][6]. Patching with GND.
######## Missing driver on net \c0/data_out[15][5]. Patching with GND.
######## Missing driver on net \c0/data_out[15][4]. Patching with GND.
######## Missing driver on net \c0/data_out[15][3]. Patching with GND.
######## Missing driver on net \c0/data_out[15][2]. Patching with GND.
######## Missing driver on net \c0/data_out[15][1]. Patching with GND.
######## Missing driver on net \c0/data_out[15][0]. Patching with GND.
######## Missing driver on net \c0/data_out[14][7]. Patching with GND.
######## Missing driver on net \c0/data_out[14][6]. Patching with GND.
######## Missing driver on net \c0/data_out[14][5]. Patching with GND.
######## Missing driver on net \c0/data_out[14][4]. Patching with GND.
######## Missing driver on net \c0/data_out[14][3]. Patching with GND.
######## Missing driver on net \c0/data_out[14][2]. Patching with GND.
######## Missing driver on net \c0/data_out[14][1]. Patching with GND.
######## Missing driver on net \c0/data_out[14][0]. Patching with GND.
######## Missing driver on net \c0/data_out[13][7]. Patching with GND.
######## Missing driver on net \c0/data_out[13][6]. Patching with GND.
######## Missing driver on net \c0/data_out[13][5]. Patching with GND.
######## Missing driver on net \c0/data_out[13][4]. Patching with GND.
######## Missing driver on net \c0/data_out[13][3]. Patching with GND.
######## Missing driver on net \c0/data_out[13][2]. Patching with GND.
######## Missing driver on net \c0/data_out[13][1]. Patching with GND.
######## Missing driver on net \c0/data_out[13][0]. Patching with GND.
######## Missing driver on net \c0/data_out[12][7]. Patching with GND.
######## Missing driver on net \c0/data_out[12][6]. Patching with GND.
######## Missing driver on net \c0/data_out[12][5]. Patching with GND.
######## Missing driver on net \c0/data_out[12][4]. Patching with GND.
######## Missing driver on net \c0/data_out[12][3]. Patching with GND.
######## Missing driver on net \c0/data_out[12][2]. Patching with GND.
######## Missing driver on net \c0/data_out[12][1]. Patching with GND.
######## Missing driver on net \c0/data_out[12][0]. Patching with GND.
######## Missing driver on net \c0/data_out[11][7]. Patching with GND.
######## Missing driver on net \c0/data_out[11][6]. Patching with GND.
######## Missing driver on net \c0/data_out[11][5]. Patching with GND.
######## Missing driver on net \c0/data_out[11][4]. Patching with GND.
######## Missing driver on net \c0/data_out[11][3]. Patching with GND.
######## Missing driver on net \c0/data_out[11][2]. Patching with GND.
######## Missing driver on net \c0/data_out[11][1]. Patching with GND.
######## Missing driver on net \c0/data_out[11][0]. Patching with GND.
######## Missing driver on net \quad_counter0/quadAbuf[30]. Patching with GND.
######## Missing driver on net \quad_counter0/quadBbuf[30]. Patching with GND.
WARNING - synthesis: quad.v(31): Register \quad_counter0/quadAbuf[29]_89 is stuck at Zero. VDB-5013
WARNING - synthesis: verilog/coms.v(378): Register \c0/data_out[4][7]_2439 is stuck at Zero. VDB-5013
WARNING - synthesis: verilog/coms.v(378): Register \c0/data_out[3][4]_2450 is stuck at One. VDB-5014



WARNING - synthesis: Bit 0 of Register \c0/UART_TRANSMITTER.state is stuck at Zero
WARNING - synthesis: Bit 1 of Register \c0/UART_TRANSMITTER.state is stuck at Zero
WARNING - synthesis: Bit 2 of Register \c0/UART_TRANSMITTER.state is stuck at Zero
WARNING - synthesis: Bit 3 of Register \c0/UART_TRANSMITTER.state is stuck at Zero
WARNING - synthesis: Bit 4 of Register \c0/UART_TRANSMITTER.state is stuck at Zero
WARNING - synthesis: Skipping pad insertion on PIN_4 due to black_box_pad_pin attribute.
WARNING - synthesis: Skipping pad insertion on PIN_5 due to black_box_pad_pin attribute.
WARNING - synthesis: Skipping pad insertion on PIN_6 due to black_box_pad_pin attribute.
WARNING - synthesis: Skipping pad insertion on PIN_10 due to black_box_pad_pin attribute.
WARNING - synthesis: Skipping pad insertion on PIN_11 due to black_box_pad_pin attribute.
WARNING - synthesis: Skipping pad insertion on PIN_12 due to black_box_pad_pin attribute.
WARNING - synthesis: verilog/coms.v(557): Register \c0/data_out_frame2[0]__i152 is stuck at Zero. VDB-5013
WARNING - synthesis: verilog/coms.v(557): Register \c0/data_out_frame2[0]__i32 is stuck at One. VDB-5014
Applying 1.000000 MHz constraint to all clocks

Writing scf file : template_Implmnt/template.scf

Results of NGD DRC are available in TinyFPGA_B_drc.log.

################### Begin Area Report (TinyFPGA_B)######################
Number of register bits => 577 of 7680 (7 % )
SB_CARRY => 261
SB_DFF => 417
SB_DFFE => 73
SB_DFFESR => 8
SB_DFFESS => 7
SB_DFFSR => 3
SB_DFFSS => 69
SB_GB_IO => 1
SB_IO => 16
SB_LUT4 => 1600
################### End Area Report ##################

################### Begin Clock Report ######################
Clock Nets
Number of Clocks: 1
  Net : CLK_c, loads : 577
Clock Enable Nets
Number of Clock Enables: 0
Top 0 highest fanout Clock Enables:
Highest fanout non-clock nets
Top 10 highest fanout non-clock nets:
  Net : c0/n28, loads : 71
  Net : quad_counter0/n1891, loads : 63
  Net : c0/rx/n21076, loads : 62
  Net : c0/n21075, loads : 61
  Net : c0/UART_TRANSMITTER.state_1, loads : 54
  Net : c0/byte_transmit_counter_0, loads : 50
  Net : c0/UART_TRANSMITTER.state_2, loads : 47
  Net : c0/UART_TRANSMITTER.state_0, loads : 46
  Net : c0/n11680, loads : 43
  Net : c0/byte_transmit_counter2_0, loads : 37
################### End Clock Report ##################

Timing Report Summary
--------------
--------------------------------------------------------------------------------
Constraint                              |   Constraint|       Actual|Levels
--------------------------------------------------------------------------------
                                        |             |             |
create_clock -period 1000.000000 -name  |             |             |
clk0 [get_nets CLK_c]                   |    1.000 MHz|   13.674 MHz|    46  
                                        |             |             |
--------------------------------------------------------------------------------


All constraints were met.


Peak Memory Usage: 189.312  MB

--------------------------------------------------------------
Elapsed CPU time for LSE flow : 5.126  secs
--------------------------------------------------------------
Current Implementation template_Implmnt its sbt path: /home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 5 seconds


"/media/external/iCEcube2/sbt_backend/bin/linux/opt/edifparser" "/media/external/iCEcube2/sbt_backend/devices/ICE40P08.dev" "/home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/template.edf " "/home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/netlist" "-pCM81" "-y/home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/constraints/pins.pcf " "-s/home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/constraints/clk.sdc " -c --devicename iCE40LP8K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:01:35

Parsing edif file: /home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/template.edf...
Parsing constraint file: /home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/constraints/pins.pcf...
start to read sdc/scf file /home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/template.scf
sdc_reader OK /home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/template.scf
start to read sdc/scf file /home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/constraints/clk.sdc
sdc_reader OK /home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/constraints/clk.sdc
Warning: Property lattice_noprune(1) in the instance hall1_input(ICE_IO) is not valid, it is ignored.
Warning: Property lattice_noprune(1) in the instance hall2_input(ICE_IO) is not valid, it is ignored.
Warning: Property lattice_noprune(1) in the instance hall3_input(ICE_IO) is not valid, it is ignored.
Warning: Property lattice_noprune(1) in the instance rx_input(ICE_IO) is not valid, it is ignored.
Warning: Property lattice_noprune(1) in the instance tx2_output(ICE_IO) is not valid, it is ignored.
Warning: Property lattice_noprune(1) in the instance tx_output(ICE_IO) is not valid, it is ignored.
Stored edif netlist at /home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B...
Warning: The terminal connectivity tx_output:LATCHINPUTVALUE is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity tx_output:INPUTCLK is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity tx_output:OUTPUTCLK is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity tx2_output:LATCHINPUTVALUE is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity tx2_output:INPUTCLK is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity tx2_output:OUTPUTCLK is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity rx_input:LATCHINPUTVALUE is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity rx_input:INPUTCLK is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity rx_input:OUTPUTENABLE is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity rx_input:OUTPUTCLK is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity hall3_input:LATCHINPUTVALUE is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity hall3_input:INPUTCLK is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity hall3_input:OUTPUTENABLE is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity hall3_input:OUTPUTCLK is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity hall2_input:LATCHINPUTVALUE is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity hall2_input:INPUTCLK is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity hall2_input:OUTPUTENABLE is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity hall2_input:OUTPUTCLK is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity hall1_input:LATCHINPUTVALUE is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity hall1_input:INPUTCLK is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity hall1_input:OUTPUTENABLE is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity hall1_input:OUTPUTCLK is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity USBPU_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity PIN_8_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity PIN_7_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity PIN_3_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity PIN_2_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity PIN_24_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity PIN_23_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity PIN_22_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity PIN_1_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity LED_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity CLK_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 000001
Warning: The terminal c0.data_out_7[[6__2416:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.data_out_7[[4__2418:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.byte_transmit_counter__i0:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.data_out_7[[7__2415:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.data_out_6[[0__2430:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.data_out_7[[5__2417:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.delay_counter_i0_i0:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.tx2.r_Clock_Count__i7:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.tx2.r_Clock_Count__i8:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.tx2.r_Clock_Count__i4:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.tx2.r_Clock_Count__i6:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.tx2.r_Clock_Count__i1:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.tx2.r_Clock_Count__i2:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.tx2.r_Clock_Count__i3:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.tx.r_Tx_Data_i7:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.tx2.r_Clock_Count__i5:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.tx.r_Clock_Count__i0:E is driven by default driver : VCC, Disconnecting it.

write Timing Constraint to /home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: TinyFPGA_B

EDF Parser run-time: 1 (sec)
edif parser succeed.


"/media/external/iCEcube2/sbt_backend/bin/linux/opt/sbtplacer" --des-lib "/home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --outdir "/home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/placer" --device-file "/media/external/iCEcube2/sbt_backend/devices/ICE40P08.dev" --package CM81 --deviceMarketName iCE40LP8K --sdc-file "/home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/Temp/sbt_temp.sdc" --lib-file "/media/external/iCEcube2/sbt_backend/devices/ice40LP8K.lib" --effort_level std --out-sdc-file "/home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/placer/TinyFPGA_B_pl.sdc"
starting placerrunning placerExecuting : /media/external/iCEcube2/sbt_backend/bin/linux/opt/sbtplacer --des-lib /home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B --outdir /home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/placer --device-file /media/external/iCEcube2/sbt_backend/devices/ICE40P08.dev --package CM81 --deviceMarketName iCE40LP8K --sdc-file /home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/Temp/sbt_temp.sdc --lib-file /media/external/iCEcube2/sbt_backend/devices/ice40LP8K.lib --effort_level std --out-sdc-file /home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/placer/TinyFPGA_B_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:22:02

W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_13, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_14, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_15, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_16, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_17, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_18, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_19, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_20, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_21, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_9, as it is not connected to any PAD
I2004: Option and Settings Summary
=============================================================
Device file          - /media/external/iCEcube2/sbt_backend/devices/ICE40P08.dev
Package              - CM81
Design database      - /home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B
SDC file             - /home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/Temp/sbt_temp.sdc
Output directory     - /home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/placer
Timing library       - /media/external/iCEcube2/sbt_backend/devices/ice40LP8K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: /home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B/BFPGA_DESIGN_ep
I2065: Reading device file : /media/external/iCEcube2/sbt_backend/devices/ICE40P08.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	1600
    Number of DFFs      	:	577
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	261
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	16
    Number of GBIOs     	:	1
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0


Phase 1
I2077: Start design legalization
W2216: SB_GB_IO 'CLK_pad' is assigned to a non-GB pin 'B2'. Replacing it with SB_IO 'CLK_pad' and SB_GB 'CLK_pad_gb'

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	6
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	1
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	1
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	8
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.0 (sec)

Phase 3
Warning-1034: Found non-unate timing arc, from pin "PACKAGEPIN" to pin "DIN0" of instance "CLK_pad", in the clock network. Converting the timing arc to positive-unate
SDC-Info-1101: Duty cycle not specified for clock. Assuming 50 percent dutycycle.

Design Statistics after Packing
    Number of LUTs      	:	1609
    Number of DFFs      	:	568
    Number of DFFs packed to IO	:	9
    Number of Carrys    	:	261

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	497
        LUT, DFF and CARRY	:	71
    Combinational LogicCells
        Only LUT         	:	852
        CARRY Only       	:	1
        LUT with CARRY   	:	189
    LogicCells                  :	1610/7680
    PLBs                        :	248/960
    BRAMs                       :	0/32
    IOs and GBIOs               :	17/63
    PLLs                        :	0/1


I2088: Phase 3, elapsed time : 1.5 (sec)

Phase 4
I2088: Phase 4, elapsed time : 0.2 (sec)

Phase 5
I2088: Phase 5, elapsed time : 4.9 (sec)

Phase 6
I2088: Phase 6, elapsed time : 61.2 (sec)

Final Design Statistics
    Number of LUTs      	:	1609
    Number of DFFs      	:	568
    Number of DFFs packed to IO	:	9
    Number of Carrys    	:	261
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	17
    Number of GBIOs     	:	0
    Number of GBs       	:	1
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0

Device Utilization Summary
    LogicCells                  :	1610/7680
    PLBs                        :	305/960
    BRAMs                       :	0/32
    IOs and GBIOs               :	17/63
    PLLs                        :	0/1



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 2
Clock: CLK | Frequency: 47.08 MHz | Target: 16.00 MHz
Clock: TinyFPGA_B|CLK | Frequency: N/A | Target: 1.00 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 68.4 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"/media/external/iCEcube2/sbt_backend/bin/linux/opt/packer" "/media/external/iCEcube2/sbt_backend/devices/ICE40P08.dev" "/home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --package CM81 --outdir "/home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/packer" --DRC_only  --translator "/media/external/iCEcube2/sbt_backend/bin/sdc_translator.tcl" --src_sdc_file "/home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/placer/TinyFPGA_B_pl.sdc" --dst_sdc_file "/home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/packer/TinyFPGA_B_pk.sdc" --devicename iCE40LP8K
starting packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:02:57

Begin Packing...
running packerinitializing finish
Total HPWL cost is 6823
used logic cells: 1610
Design Rule Checking Succeeded

DRC Checker run-time: 0 (sec)
packer succeed.


"/media/external/iCEcube2/sbt_backend/bin/linux/opt/packer" "/media/external/iCEcube2/sbt_backend/devices/ICE40P08.dev" "/home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --package CM81 --outdir "/home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/packer" --translator "/media/external/iCEcube2/sbt_backend/bin/sdc_translator.tcl" --src_sdc_file "/home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/placer/TinyFPGA_B_pl.sdc" --dst_sdc_file "/home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/packer/TinyFPGA_B_pk.sdc" --devicename iCE40LP8K
starting packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:02:57

Begin Packing...
running packerinitializing finish
Total HPWL cost is 6823
used logic cells: 1610
Translating sdc file /home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/placer/TinyFPGA_B_pl.sdc...
Translated sdc file is /home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/packer/TinyFPGA_B_pk.sdc
Packer succeeded

Packer run-time: 1 (sec)
packer succeed.


"/media/external/iCEcube2/sbt_backend/bin/linux/opt/sbrouter" "/media/external/iCEcube2/sbt_backend/devices/ICE40P08.dev" "/home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" "/media/external/iCEcube2/sbt_backend/devices/ice40LP8K.lib" "/home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/packer/TinyFPGA_B_pk.sdc" --outdir "/home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/router" --sdf_file "/home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : /media/external/iCEcube2/sbt_backend/bin/linux/opt/sbrouter /media/external/iCEcube2/sbt_backend/devices/ICE40P08.dev /home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B /media/external/iCEcube2/sbt_backend/devices/ice40LP8K.lib /home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/packer/TinyFPGA_B_pk.sdc --outdir /home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/router --sdf_file /home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:09:33

I1203: Reading Design TinyFPGA_B
Read design time: 1
I1202: Reading Architecture of device iCE40LP8K
SDC-Info-1101: Duty cycle not specified for clock. Assuming 50 percent dutycycle.
Read device time: 8
I1209: Started routing
I1223: Total Nets : 1979 
I1212: Iteration  1 :   393 unrouted : 3 seconds
I1212: Iteration  2 :    50 unrouted : 2 seconds
I1212: Iteration  3 :    20 unrouted : 0 seconds
I1212: Iteration  4 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 6
I1206: Completed routing
I1204: Writing Design TinyFPGA_B
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 16 seconds
 total           347032K
router succeed.

"/media/external/iCEcube2/sbt_backend/bin/linux/opt/netlister" --verilog "/home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.v" --vhdl "/home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.vhd" --lib "/home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --view rt --device "/media/external/iCEcube2/sbt_backend/devices/ICE40P08.dev" --splitio  --in-sdc-file "/home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/packer/TinyFPGA_B_pk.sdc" --out-sdc-file "/home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/netlister/TinyFPGA_B_sbt.sdc"
starting netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:25:37

running netlistGenerating Verilog & VHDL netlist files ...
Writing /home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.v
Writing /home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.vhd
Netlister succeeded.

Netlister run-time: 8 (sec)
netlist succeed.


"/media/external/iCEcube2/sbt_backend/bin/linux/opt/sbtimer" --des-lib "/home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --lib-file "/media/external/iCEcube2/sbt_backend/devices/ice40LP8K.lib" --sdc-file "/home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/netlister/TinyFPGA_B_sbt.sdc" --sdf-file "/home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.sdf" --report-file "/home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/timer/TinyFPGA_B_timing.rpt" --device-file "/media/external/iCEcube2/sbt_backend/devices/ICE40P08.dev" --timing-summary
starting timerrunning timerExecuting : /media/external/iCEcube2/sbt_backend/bin/linux/opt/sbtimer --des-lib /home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B --lib-file /media/external/iCEcube2/sbt_backend/devices/ice40LP8K.lib --sdc-file /home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/netlister/TinyFPGA_B_sbt.sdc --sdf-file /home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.sdf --report-file /home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/timer/TinyFPGA_B_timing.rpt --device-file /media/external/iCEcube2/sbt_backend/devices/ICE40P08.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:08:07

Warning-1034: Found non-unate timing arc, from pin "PADIN" to pin "DIN0" of instance "CLK_pad_preio", in the clock network. Converting the timing arc to positive-unate
SDC-Info-1101: Duty cycle not specified for clock. Assuming 50 percent dutycycle.
Timer run-time: 7 seconds
timer succeed.
timer succeeded.


"/media/external/iCEcube2/sbt_backend/bin/linux/opt/bitmap" "/media/external/iCEcube2/sbt_backend/devices/ICE40P08.dev" --design "/home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --device_name iCE40LP8K --package CM81 --outdir "/home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:24:49

running bitmapBit Stream File Size: 1080760 (1M 31K 440 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 2 (sec)
bitmap succeed.
/media/external/iCEcube2/LSE/bin/lin64/synthesis -f "template_lse.prj"
starting Synthesisrunning SynthesisCopyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2015 Lattice Semiconductor Corporation,  All rights reserved.
Thu Sep 12 23:27:17 2019


Command Line:  /media/external/iCEcube2/LSE/bin/lin64/synthesis -f template_lse.prj 

INFO - synthesis: Lattice Synthesis Engine Launched.
Synthesis options:
The -a option is SBTiCE40.
The -t option is CM81.
The -d option is iCE40LP8K.
                                                          

##########################################################

### Lattice Family : SBTiCE40

### Device  : iCE40LP8K

### Package : CM81

### Number of Logic Cells: 7680

### Number of RAM4k Blocks: 32

### Number of DSP Blocks: 0

### Number of PLLs: 2

### Number of IO Pins: 178

##########################################################

                                                          

Optimization goal = Area
The -top option is not used.
Target frequency = 1.000000 MHz.
Maximum fanout = 10000.
Timing path count = 3
RWCheckOnRam = 0

BRAM utilization = 100.000000 %
DSP usage = true (default)
DSP utilization = 100 % (default)
fsm_encoding_style = auto
resolve_mixed_drivers = 0
fix_gated_clocks = 1

Mux style = auto (Default)
Use Carry Chain = true
carry_chain_length = 0
Loop Limit = 1950.
Use IO Insertion = TRUE
Use IO Reg = AUTO

Resource Sharing = TRUE
Propagate Constants = TRUE
Remove Duplicate Registers = TRUE
Output EDIF file name = template_Implmnt/template.edf.
WARNING - synthesis: Option -force_gsr will be set to false when option -output_edif/-ngo are set
ROM style = auto
RAM style = auto
The -comp option is FALSE.
The -syn option is FALSE.
-p /home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1 (searchpath added)
Verilog design file = verilog/TinyFPGA_B.v
Verilog design file = verilog/uart_rx.v
Verilog design file = verilog/uart_tx.v
Verilog design file = verilog/coms.v
Verilog design file = verilog/motorControl.v
Verilog design file = quad.v
-sdc option: SDC file input not used.
-vh2008

WARNING - synthesis: Setting TinyFPGA_B as the top-level module. To specify the top-level module explicitly, use the -top option.
Technology check ok...

Analyzing Verilog file /media/external/iCEcube2/LSE/userware/unix/SYNTHESIS_HEADERS/machxo2.v. VERI-1482
Analyzing Verilog file /media/external/iCEcube2/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v. VERI-1482
Compile design.
Compile Design Begin
Analyzing Verilog file verilog/TinyFPGA_B.v. VERI-1482
WARNING - synthesis: verilog/TinyFPGA_B.v(122): identifier PHASES is used before its declaration. VERI-1875
WARNING - synthesis: verilog/TinyFPGA_B.v(123): identifier PHASES is used before its declaration. VERI-1875
WARNING - synthesis: verilog/TinyFPGA_B.v(124): identifier PHASES is used before its declaration. VERI-1875
WARNING - synthesis: verilog/TinyFPGA_B.v(125): identifier PHASES is used before its declaration. VERI-1875
WARNING - synthesis: verilog/TinyFPGA_B.v(126): identifier PHASES is used before its declaration. VERI-1875
WARNING - synthesis: verilog/TinyFPGA_B.v(127): identifier PHASES is used before its declaration. VERI-1875
Analyzing Verilog file verilog/uart_rx.v. VERI-1482
Analyzing Verilog file verilog/uart_tx.v. VERI-1482
Analyzing Verilog file verilog/coms.v. VERI-1482
Analyzing Verilog file verilog/motorControl.v. VERI-1482
Analyzing Verilog file quad.v. VERI-1482
Analyzing Verilog file /media/external/iCEcube2/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v. VERI-1482
WARNING - synthesis: /media/external/iCEcube2/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(79): assignment to input EVERI-1214
WARNING - synthesis: /media/external/iCEcube2/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(88): assignment to input EVERI-1214
WARNING - synthesis: /media/external/iCEcube2/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(98): assignment to input EVERI-1214
WARNING - synthesis: /media/external/iCEcube2/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(108): assignment to input EVERI-1214
WARNING - synthesis: /media/external/iCEcube2/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(118): assignment to input EVERI-1214
WARNING - synthesis: /media/external/iCEcube2/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(170): assignment to input EVERI-1214
WARNING - synthesis: /media/external/iCEcube2/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(179): assignment to input EVERI-1214
WARNING - synthesis: /media/external/iCEcube2/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(189): assignment to input EVERI-1214
WARNING - synthesis: /media/external/iCEcube2/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(199): assignment to input EVERI-1214
WARNING - synthesis: /media/external/iCEcube2/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(209): assignment to input EVERI-1214
WARNING - synthesis: /media/external/iCEcube2/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(3725): empty port in module declaration. VERI-1294
Top module name (Verilog): TinyFPGA_B
INFO - synthesis: verilog/TinyFPGA_B.v(2): compiling module TinyFPGA_B. VERI-1018
INFO - synthesis: /media/external/iCEcube2/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(502): compiling module SB_IO(PIN_TYPE=6'b101001,PULLUP=1'b1). VERI-1018
INFO - synthesis: /media/external/iCEcube2/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(502): compiling module SB_IO(PIN_TYPE=6'b01,PULLUP=1'b1). VERI-1018
WARNING - synthesis: verilog/TinyFPGA_B.v(71): expression size 32 truncated to fit in target size 26. VERI-1209
INFO - synthesis: verilog/coms.v(1): compiling module coms. VERI-1018
INFO - synthesis: verilog/uart_tx.v(14): compiling module uart_tx. VERI-1018
WARNING - synthesis: verilog/uart_tx.v(70): expression size 32 truncated to fit in target size 9. VERI-1209
WARNING - synthesis: verilog/uart_tx.v(88): expression size 32 truncated to fit in target size 9. VERI-1209
WARNING - synthesis: verilog/uart_tx.v(98): expression size 32 truncated to fit in target size 3. VERI-1209
WARNING - synthesis: verilog/uart_tx.v(118): expression size 32 truncated to fit in target size 9. VERI-1209
WARNING - synthesis: verilog/coms.v(297): expression size 32 truncated to fit in target size 8. VERI-1209
WARNING - synthesis: verilog/coms.v(309): expression size 32 truncated to fit in target size 14. VERI-1209
WARNING - synthesis: verilog/coms.v(331): expression size 32 truncated to fit in target size 8. VERI-1209
WARNING - synthesis: verilog/coms.v(342): expression size 32 truncated to fit in target size 14. VERI-1209
WARNING - synthesis: verilog/coms.v(361): expression size 32 truncated to fit in target size 8. VERI-1209
WARNING - synthesis: verilog/coms.v(372): expression size 32 truncated to fit in target size 14. VERI-1209
INFO - synthesis: verilog/uart_rx.v(14): compiling module uart_rx. VERI-1018
WARNING - synthesis: verilog/uart_rx.v(80): expression size 32 truncated to fit in target size 8. VERI-1209
WARNING - synthesis: verilog/uart_rx.v(91): expression size 32 truncated to fit in target size 8. VERI-1209
WARNING - synthesis: verilog/uart_rx.v(102): expression size 32 truncated to fit in target size 3. VERI-1209
WARNING - synthesis: verilog/uart_rx.v(120): expression size 32 truncated to fit in target size 8. VERI-1209
WARNING - synthesis: verilog/coms.v(396): index 152 is out of range [151:0] for data_in_field. VERI-1216
WARNING - synthesis: verilog/coms.v(402): index 152 is out of range [151:0] for data_out_field2. VERI-1216
WARNING - synthesis: verilog/coms.v(492): expression size 32 truncated to fit in target size 8. VERI-1209
WARNING - synthesis: verilog/coms.v(21): net data_out[20][7] does not have a driver. VDB-1002
INFO - synthesis: verilog/motorControl.v(1): compiling module motorControl. VERI-1018
WARNING - synthesis: verilog/motorControl.v(82): expression size 32 truncated to fit in target size 10. VERI-1209
INFO - synthesis: quad.v(3): compiling module quad. VERI-1018
WARNING - synthesis: quad.v(9): net quadAbuf[30] does not have a driver. VDB-1002
WARNING - synthesis: quad.v(10): net quadBbuf[30] does not have a driver. VDB-1002
WARNING - synthesis: verilog/TinyFPGA_B.v(45): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/TinyFPGA_B.v(53): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/TinyFPGA_B.v(61): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/TinyFPGA_B.v(94): input port ID[7] is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/TinyFPGA_B.v(104): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/TinyFPGA_B.v(112): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/TinyFPGA_B.v(120): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
Last elaborated design is TinyFPGA_B()
Loading NGL library '/media/external/iCEcube2/LSE/xo2c00/data/xo2clib.ngl'...
Loading NGL library '/media/external/iCEcube2/LSE/or5g00/data/orc5glib.ngl'...
Top-level module name = TinyFPGA_B.
WARNING - synthesis: verilog/TinyFPGA_B.v(45): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/TinyFPGA_B.v(53): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/TinyFPGA_B.v(61): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/TinyFPGA_B.v(94): input port ID[7] is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/TinyFPGA_B.v(104): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/TinyFPGA_B.v(112): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/TinyFPGA_B.v(120): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/coms.v(21): net data_out[20][7] does not have a driver. VDB-1002
WARNING - synthesis: quad.v(9): net quadAbuf[30] does not have a driver. VDB-1002
WARNING - synthesis: quad.v(10): net quadBbuf[30] does not have a driver. VDB-1002
######## Converting I/O port PIN_1 to output.
######## Converting I/O port PIN_2 to output.
######## Converting I/O port PIN_3 to output.
######## Converting I/O port PIN_7 to input.
######## Converting I/O port PIN_8 to input.
######## Converting I/O port PIN_9 to input.
######## Converting I/O port PIN_13 to input.
######## Converting I/O port PIN_14 to input.
######## Converting I/O port PIN_15 to input.
######## Converting I/O port PIN_16 to input.
######## Converting I/O port PIN_17 to input.
######## Converting I/O port PIN_18 to input.
######## Converting I/O port PIN_19 to input.
######## Converting I/O port PIN_20 to input.
######## Converting I/O port PIN_21 to input.
######## Converting I/O port PIN_22 to output.
######## Converting I/O port PIN_23 to output.
######## Converting I/O port PIN_24 to output.
WARNING - synthesis: verilog/coms.v(9): net \c0/ID[7] does not have a driver. VDB-1002
######## Missing driver on net \c0/ID[7]. Patching with GND.
######## Missing driver on net \c0/ID[6]. Patching with GND.
######## Missing driver on net \c0/ID[5]. Patching with GND.
######## Missing driver on net \c0/ID[4]. Patching with GND.
######## Missing driver on net \c0/ID[3]. Patching with GND.
######## Missing driver on net \c0/ID[2]. Patching with GND.
######## Missing driver on net \c0/ID[1]. Patching with GND.
######## Missing driver on net \c0/ID[0]. Patching with GND.
######## Missing driver on net \c0/data_out[20][7]. Patching with GND.
######## Missing driver on net \c0/data_out[20][6]. Patching with GND.
######## Missing driver on net \c0/data_out[20][5]. Patching with GND.
######## Missing driver on net \c0/data_out[20][4]. Patching with GND.
######## Missing driver on net \c0/data_out[20][3]. Patching with GND.
######## Missing driver on net \c0/data_out[20][2]. Patching with GND.
######## Missing driver on net \c0/data_out[20][1]. Patching with GND.
######## Missing driver on net \c0/data_out[20][0]. Patching with GND.
######## Missing driver on net \c0/data_out[19][7]. Patching with GND.
######## Missing driver on net \c0/data_out[19][6]. Patching with GND.
######## Missing driver on net \c0/data_out[19][5]. Patching with GND.
######## Missing driver on net \c0/data_out[19][4]. Patching with GND.
######## Missing driver on net \c0/data_out[19][3]. Patching with GND.
######## Missing driver on net \c0/data_out[19][2]. Patching with GND.
######## Missing driver on net \c0/data_out[19][1]. Patching with GND.
######## Missing driver on net \c0/data_out[19][0]. Patching with GND.
######## Missing driver on net \c0/data_out[18][7]. Patching with GND.
######## Missing driver on net \c0/data_out[18][6]. Patching with GND.
######## Missing driver on net \c0/data_out[18][5]. Patching with GND.
######## Missing driver on net \c0/data_out[18][4]. Patching with GND.
######## Missing driver on net \c0/data_out[18][3]. Patching with GND.
######## Missing driver on net \c0/data_out[18][2]. Patching with GND.
######## Missing driver on net \c0/data_out[18][1]. Patching with GND.
######## Missing driver on net \c0/data_out[18][0]. Patching with GND.
######## Missing driver on net \c0/data_out[17][7]. Patching with GND.
######## Missing driver on net \c0/data_out[17][6]. Patching with GND.
######## Missing driver on net \c0/data_out[17][5]. Patching with GND.
######## Missing driver on net \c0/data_out[17][4]. Patching with GND.
######## Missing driver on net \c0/data_out[17][3]. Patching with GND.
######## Missing driver on net \c0/data_out[17][2]. Patching with GND.
######## Missing driver on net \c0/data_out[17][1]. Patching with GND.
######## Missing driver on net \c0/data_out[17][0]. Patching with GND.
######## Missing driver on net \c0/data_out[16][7]. Patching with GND.
######## Missing driver on net \c0/data_out[16][6]. Patching with GND.
######## Missing driver on net \c0/data_out[16][5]. Patching with GND.
######## Missing driver on net \c0/data_out[16][4]. Patching with GND.
######## Missing driver on net \c0/data_out[16][3]. Patching with GND.
######## Missing driver on net \c0/data_out[16][2]. Patching with GND.
######## Missing driver on net \c0/data_out[16][1]. Patching with GND.
######## Missing driver on net \c0/data_out[16][0]. Patching with GND.
######## Missing driver on net \c0/data_out[15][7]. Patching with GND.
######## Missing driver on net \c0/data_out[15][6]. Patching with GND.
######## Missing driver on net \c0/data_out[15][5]. Patching with GND.
######## Missing driver on net \c0/data_out[15][4]. Patching with GND.
######## Missing driver on net \c0/data_out[15][3]. Patching with GND.
######## Missing driver on net \c0/data_out[15][2]. Patching with GND.
######## Missing driver on net \c0/data_out[15][1]. Patching with GND.
######## Missing driver on net \c0/data_out[15][0]. Patching with GND.
######## Missing driver on net \c0/data_out[14][7]. Patching with GND.
######## Missing driver on net \c0/data_out[14][6]. Patching with GND.
######## Missing driver on net \c0/data_out[14][5]. Patching with GND.
######## Missing driver on net \c0/data_out[14][4]. Patching with GND.
######## Missing driver on net \c0/data_out[14][3]. Patching with GND.
######## Missing driver on net \c0/data_out[14][2]. Patching with GND.
######## Missing driver on net \c0/data_out[14][1]. Patching with GND.
######## Missing driver on net \c0/data_out[14][0]. Patching with GND.
######## Missing driver on net \c0/data_out[13][7]. Patching with GND.
######## Missing driver on net \c0/data_out[13][6]. Patching with GND.
######## Missing driver on net \c0/data_out[13][5]. Patching with GND.
######## Missing driver on net \c0/data_out[13][4]. Patching with GND.
######## Missing driver on net \c0/data_out[13][3]. Patching with GND.
######## Missing driver on net \c0/data_out[13][2]. Patching with GND.
######## Missing driver on net \c0/data_out[13][1]. Patching with GND.
######## Missing driver on net \c0/data_out[13][0]. Patching with GND.
######## Missing driver on net \c0/data_out[12][7]. Patching with GND.
######## Missing driver on net \c0/data_out[12][6]. Patching with GND.
######## Missing driver on net \c0/data_out[12][5]. Patching with GND.
######## Missing driver on net \c0/data_out[12][4]. Patching with GND.
######## Missing driver on net \c0/data_out[12][3]. Patching with GND.
######## Missing driver on net \c0/data_out[12][2]. Patching with GND.
######## Missing driver on net \c0/data_out[12][1]. Patching with GND.
######## Missing driver on net \c0/data_out[12][0]. Patching with GND.
######## Missing driver on net \c0/data_out[11][7]. Patching with GND.
######## Missing driver on net \c0/data_out[11][6]. Patching with GND.
######## Missing driver on net \c0/data_out[11][5]. Patching with GND.
######## Missing driver on net \c0/data_out[11][4]. Patching with GND.
######## Missing driver on net \c0/data_out[11][3]. Patching with GND.
######## Missing driver on net \c0/data_out[11][2]. Patching with GND.
######## Missing driver on net \c0/data_out[11][1]. Patching with GND.
######## Missing driver on net \c0/data_out[11][0]. Patching with GND.
######## Missing driver on net \quad_counter0/quadAbuf[30]. Patching with GND.
######## Missing driver on net \quad_counter0/quadBbuf[30]. Patching with GND.
WARNING - synthesis: quad.v(31): Register \quad_counter0/quadAbuf[29]_89 is stuck at Zero. VDB-5013
WARNING - synthesis: verilog/coms.v(378): Register \c0/data_out[4][7]_2436 is stuck at Zero. VDB-5013
WARNING - synthesis: verilog/coms.v(378): Register \c0/data_out[3][4]_2447 is stuck at One. VDB-5014



WARNING - synthesis: Bit 0 of Register \c0/UART_TRANSMITTER.state is stuck at Zero
WARNING - synthesis: Bit 1 of Register \c0/UART_TRANSMITTER.state is stuck at Zero
WARNING - synthesis: Bit 2 of Register \c0/UART_TRANSMITTER.state is stuck at Zero
WARNING - synthesis: Bit 3 of Register \c0/UART_TRANSMITTER.state is stuck at Zero
WARNING - synthesis: Bit 4 of Register \c0/UART_TRANSMITTER.state is stuck at Zero
WARNING - synthesis: Skipping pad insertion on PIN_4 due to black_box_pad_pin attribute.
WARNING - synthesis: Skipping pad insertion on PIN_5 due to black_box_pad_pin attribute.
WARNING - synthesis: Skipping pad insertion on PIN_6 due to black_box_pad_pin attribute.
WARNING - synthesis: Skipping pad insertion on PIN_10 due to black_box_pad_pin attribute.
WARNING - synthesis: Skipping pad insertion on PIN_11 due to black_box_pad_pin attribute.
WARNING - synthesis: Skipping pad insertion on PIN_12 due to black_box_pad_pin attribute.
WARNING - synthesis: verilog/coms.v(554): Register \c0/data_out_frame2[0]__i152 is stuck at Zero. VDB-5013
WARNING - synthesis: verilog/coms.v(554): Register \c0/data_out_frame2[0]__i32 is stuck at One. VDB-5014
Applying 1.000000 MHz constraint to all clocks

Writing scf file : template_Implmnt/template.scf

Results of NGD DRC are available in TinyFPGA_B_drc.log.

################### Begin Area Report (TinyFPGA_B)######################
Number of register bits => 577 of 7680 (7 % )
SB_CARRY => 261
SB_DFF => 409
SB_DFFE => 80
SB_DFFESR => 8
SB_DFFESS => 7
SB_DFFSR => 3
SB_DFFSS => 70
SB_GB_IO => 1
SB_IO => 16
SB_LUT4 => 1535
################### End Area Report ##################

################### Begin Clock Report ######################
Clock Nets
Number of Clocks: 1
  Net : CLK_c, loads : 577
Clock Enable Nets
Number of Clock Enables: 0
Top 0 highest fanout Clock Enables:
Highest fanout non-clock nets
Top 10 highest fanout non-clock nets:
  Net : quad_counter0/n1887, loads : 63
  Net : c0/n21361, loads : 61
  Net : c0/UART_TRANSMITTER.state_1, loads : 54
  Net : c0/byte_transmit_counter_0, loads : 49
  Net : c0/n11729, loads : 43
  Net : c0/UART_TRANSMITTER.state_2, loads : 41
  Net : c0/UART_TRANSMITTER.state_0, loads : 37
  Net : c0/byte_transmit_counter2_0, loads : 37
  Net : c0/rx/rx_data_ready, loads : 35
  Net : c0/n11725, loads : 33
################### End Clock Report ##################

Timing Report Summary
--------------
--------------------------------------------------------------------------------
Constraint                              |   Constraint|       Actual|Levels
--------------------------------------------------------------------------------
                                        |             |             |
create_clock -period 1000.000000 -name  |             |             |
clk0 [get_nets CLK_c]                   |    1.000 MHz|   13.707 MHz|    46  
                                        |             |             |
--------------------------------------------------------------------------------


All constraints were met.


Peak Memory Usage: 188.848  MB

--------------------------------------------------------------
Elapsed CPU time for LSE flow : 5.156  secs
--------------------------------------------------------------
Current Implementation template_Implmnt its sbt path: /home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 5 seconds


"/media/external/iCEcube2/sbt_backend/bin/linux/opt/edifparser" "/media/external/iCEcube2/sbt_backend/devices/ICE40P08.dev" "/home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/template.edf " "/home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/netlist" "-pCM81" "-y/home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/constraints/pins.pcf " "-s/home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/constraints/clk.sdc " -c --devicename iCE40LP8K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:01:35

Parsing edif file: /home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/template.edf...
Parsing constraint file: /home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/constraints/pins.pcf...
start to read sdc/scf file /home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/template.scf
sdc_reader OK /home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/template.scf
start to read sdc/scf file /home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/constraints/clk.sdc
sdc_reader OK /home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/constraints/clk.sdc
Warning: Property lattice_noprune(1) in the instance hall1_input(ICE_IO) is not valid, it is ignored.
Warning: Property lattice_noprune(1) in the instance hall2_input(ICE_IO) is not valid, it is ignored.
Warning: Property lattice_noprune(1) in the instance hall3_input(ICE_IO) is not valid, it is ignored.
Warning: Property lattice_noprune(1) in the instance rx_input(ICE_IO) is not valid, it is ignored.
Warning: Property lattice_noprune(1) in the instance tx2_output(ICE_IO) is not valid, it is ignored.
Warning: Property lattice_noprune(1) in the instance tx_output(ICE_IO) is not valid, it is ignored.
Stored edif netlist at /home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B...
Warning: The terminal connectivity tx_output:LATCHINPUTVALUE is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity tx_output:INPUTCLK is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity tx_output:OUTPUTCLK is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity tx2_output:LATCHINPUTVALUE is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity tx2_output:INPUTCLK is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity tx2_output:OUTPUTCLK is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity rx_input:LATCHINPUTVALUE is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity rx_input:INPUTCLK is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity rx_input:OUTPUTENABLE is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity rx_input:OUTPUTCLK is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity hall3_input:LATCHINPUTVALUE is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity hall3_input:INPUTCLK is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity hall3_input:OUTPUTENABLE is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity hall3_input:OUTPUTCLK is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity hall2_input:LATCHINPUTVALUE is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity hall2_input:INPUTCLK is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity hall2_input:OUTPUTENABLE is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity hall2_input:OUTPUTCLK is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity hall1_input:LATCHINPUTVALUE is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity hall1_input:INPUTCLK is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity hall1_input:OUTPUTENABLE is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity hall1_input:OUTPUTCLK is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity USBPU_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity PIN_8_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity PIN_7_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity PIN_3_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity PIN_2_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity PIN_24_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity PIN_23_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity PIN_22_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity PIN_1_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity LED_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity CLK_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 000001
Warning: The terminal c0.byte_transmit_counter__i2:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.byte_transmit_counter__i6:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.byte_transmit_counter__i3:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.byte_transmit_counter__i7:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.byte_transmit_counter__i1:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.byte_transmit_counter__i4:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.byte_transmit_counter__i5:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.delay_counter_i0_i0:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.tx2.r_Clock_Count__i4:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.tx2.r_Clock_Count__i3:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.tx2.r_Clock_Count__i5:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.tx2.r_Clock_Count__i6:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.tx2.r_Clock_Count__i1:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.tx2.r_Clock_Count__i7:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.tx2.r_Clock_Count__i2:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.tx.r_Tx_Data_i4:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.tx.r_Clock_Count__i4:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.tx.r_Tx_Data_i5:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.tx.r_Tx_Data_i7:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.tx.r_Tx_Data_i6:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.tx.r_Clock_Count__i3:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.tx.r_Clock_Count__i2:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.tx.r_Clock_Count__i8:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.tx.r_Clock_Count__i1:E is driven by default driver : VCC, Disconnecting it.

write Timing Constraint to /home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: TinyFPGA_B

EDF Parser run-time: 1 (sec)
edif parser succeed.


"/media/external/iCEcube2/sbt_backend/bin/linux/opt/sbtplacer" --des-lib "/home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --outdir "/home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/placer" --device-file "/media/external/iCEcube2/sbt_backend/devices/ICE40P08.dev" --package CM81 --deviceMarketName iCE40LP8K --sdc-file "/home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/Temp/sbt_temp.sdc" --lib-file "/media/external/iCEcube2/sbt_backend/devices/ice40LP8K.lib" --effort_level std --out-sdc-file "/home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/placer/TinyFPGA_B_pl.sdc"
starting placerrunning placerExecuting : /media/external/iCEcube2/sbt_backend/bin/linux/opt/sbtplacer --des-lib /home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B --outdir /home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/placer --device-file /media/external/iCEcube2/sbt_backend/devices/ICE40P08.dev --package CM81 --deviceMarketName iCE40LP8K --sdc-file /home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/Temp/sbt_temp.sdc --lib-file /media/external/iCEcube2/sbt_backend/devices/ice40LP8K.lib --effort_level std --out-sdc-file /home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/placer/TinyFPGA_B_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:22:02

W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_13, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_14, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_15, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_16, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_17, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_18, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_19, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_20, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_21, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_9, as it is not connected to any PAD
I2004: Option and Settings Summary
=============================================================
Device file          - /media/external/iCEcube2/sbt_backend/devices/ICE40P08.dev
Package              - CM81
Design database      - /home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B
SDC file             - /home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/Temp/sbt_temp.sdc
Output directory     - /home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/placer
Timing library       - /media/external/iCEcube2/sbt_backend/devices/ice40LP8K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: /home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B/BFPGA_DESIGN_ep
I2065: Reading device file : /media/external/iCEcube2/sbt_backend/devices/ICE40P08.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	1535
    Number of DFFs      	:	577
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	261
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	16
    Number of GBIOs     	:	1
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0


Phase 1
I2077: Start design legalization
W2216: SB_GB_IO 'CLK_pad' is assigned to a non-GB pin 'B2'. Replacing it with SB_IO 'CLK_pad' and SB_GB 'CLK_pad_gb'

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	6
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	1
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	1
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	8
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.0 (sec)

Phase 3
Warning-1034: Found non-unate timing arc, from pin "PACKAGEPIN" to pin "DIN0" of instance "CLK_pad", in the clock network. Converting the timing arc to positive-unate
SDC-Info-1101: Duty cycle not specified for clock. Assuming 50 percent dutycycle.

Design Statistics after Packing
    Number of LUTs      	:	1544
    Number of DFFs      	:	568
    Number of DFFs packed to IO	:	9
    Number of Carrys    	:	478

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	466
        LUT, DFF and CARRY	:	102
    Combinational LogicCells
        Only LUT         	:	818
        CARRY Only       	:	218
        LUT with CARRY   	:	158
    LogicCells                  :	1762/7680
    PLBs                        :	250/960
    BRAMs                       :	0/32
    IOs and GBIOs               :	17/63
    PLLs                        :	0/1


I2088: Phase 3, elapsed time : 1.6 (sec)

Phase 4
I2088: Phase 4, elapsed time : 0.2 (sec)

Phase 5
I2088: Phase 5, elapsed time : 4.5 (sec)

Phase 6
I2088: Phase 6, elapsed time : 74.9 (sec)

Final Design Statistics
    Number of LUTs      	:	1544
    Number of DFFs      	:	568
    Number of DFFs packed to IO	:	9
    Number of Carrys    	:	478
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	17
    Number of GBIOs     	:	0
    Number of GBs       	:	1
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0

Device Utilization Summary
    LogicCells                  :	1762/7680
    PLBs                        :	338/960
    BRAMs                       :	0/32
    IOs and GBIOs               :	17/63
    PLLs                        :	0/1



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 2
Clock: CLK | Frequency: 17.48 MHz | Target: 16.00 MHz
Clock: TinyFPGA_B|CLK | Frequency: N/A | Target: 1.00 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 81.7 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"/media/external/iCEcube2/sbt_backend/bin/linux/opt/packer" "/media/external/iCEcube2/sbt_backend/devices/ICE40P08.dev" "/home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --package CM81 --outdir "/home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/packer" --DRC_only  --translator "/media/external/iCEcube2/sbt_backend/bin/sdc_translator.tcl" --src_sdc_file "/home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/placer/TinyFPGA_B_pl.sdc" --dst_sdc_file "/home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/packer/TinyFPGA_B_pk.sdc" --devicename iCE40LP8K
starting packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:02:57

Begin Packing...
running packerinitializing finish
Total HPWL cost is 6541
used logic cells: 1762
Design Rule Checking Succeeded

DRC Checker run-time: 1 (sec)
packer succeed.


"/media/external/iCEcube2/sbt_backend/bin/linux/opt/packer" "/media/external/iCEcube2/sbt_backend/devices/ICE40P08.dev" "/home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --package CM81 --outdir "/home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/packer" --translator "/media/external/iCEcube2/sbt_backend/bin/sdc_translator.tcl" --src_sdc_file "/home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/placer/TinyFPGA_B_pl.sdc" --dst_sdc_file "/home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/packer/TinyFPGA_B_pk.sdc" --devicename iCE40LP8K
starting packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:02:57

Begin Packing...
running packerinitializing finish
Total HPWL cost is 6541
used logic cells: 1762
Translating sdc file /home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/placer/TinyFPGA_B_pl.sdc...
Translated sdc file is /home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/packer/TinyFPGA_B_pk.sdc
Packer succeeded

Packer run-time: 1 (sec)
packer succeed.


"/media/external/iCEcube2/sbt_backend/bin/linux/opt/sbrouter" "/media/external/iCEcube2/sbt_backend/devices/ICE40P08.dev" "/home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" "/media/external/iCEcube2/sbt_backend/devices/ice40LP8K.lib" "/home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/packer/TinyFPGA_B_pk.sdc" --outdir "/home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/router" --sdf_file "/home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : /media/external/iCEcube2/sbt_backend/bin/linux/opt/sbrouter /media/external/iCEcube2/sbt_backend/devices/ICE40P08.dev /home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B /media/external/iCEcube2/sbt_backend/devices/ice40LP8K.lib /home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/packer/TinyFPGA_B_pk.sdc --outdir /home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/router --sdf_file /home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:09:33

I1203: Reading Design TinyFPGA_B
Read design time: 0
I1202: Reading Architecture of device iCE40LP8K
SDC-Info-1101: Duty cycle not specified for clock. Assuming 50 percent dutycycle.
Read device time: 9
I1209: Started routing
I1223: Total Nets : 1903 
I1212: Iteration  1 :   371 unrouted : 3 seconds
I1212: Iteration  2 :    48 unrouted : 1 seconds
I1212: Iteration  3 :    15 unrouted : 0 seconds
I1212: Iteration  4 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 5
I1206: Completed routing
I1204: Writing Design TinyFPGA_B
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 15 seconds
 total           348412K
router succeed.

"/media/external/iCEcube2/sbt_backend/bin/linux/opt/netlister" --verilog "/home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.v" --vhdl "/home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.vhd" --lib "/home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --view rt --device "/media/external/iCEcube2/sbt_backend/devices/ICE40P08.dev" --splitio  --in-sdc-file "/home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/packer/TinyFPGA_B_pk.sdc" --out-sdc-file "/home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/netlister/TinyFPGA_B_sbt.sdc"
starting netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:25:37

running netlistGenerating Verilog & VHDL netlist files ...
Writing /home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.v
Writing /home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.vhd
Netlister succeeded.

Netlister run-time: 8 (sec)
netlist succeed.


"/media/external/iCEcube2/sbt_backend/bin/linux/opt/sbtimer" --des-lib "/home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --lib-file "/media/external/iCEcube2/sbt_backend/devices/ice40LP8K.lib" --sdc-file "/home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/netlister/TinyFPGA_B_sbt.sdc" --sdf-file "/home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.sdf" --report-file "/home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/timer/TinyFPGA_B_timing.rpt" --device-file "/media/external/iCEcube2/sbt_backend/devices/ICE40P08.dev" --timing-summary
starting timerrunning timerExecuting : /media/external/iCEcube2/sbt_backend/bin/linux/opt/sbtimer --des-lib /home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B --lib-file /media/external/iCEcube2/sbt_backend/devices/ice40LP8K.lib --sdc-file /home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/netlister/TinyFPGA_B_sbt.sdc --sdf-file /home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.sdf --report-file /home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/timer/TinyFPGA_B_timing.rpt --device-file /media/external/iCEcube2/sbt_backend/devices/ICE40P08.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:08:07

Warning-1034: Found non-unate timing arc, from pin "PADIN" to pin "DIN0" of instance "CLK_pad_preio", in the clock network. Converting the timing arc to positive-unate
SDC-Info-1101: Duty cycle not specified for clock. Assuming 50 percent dutycycle.
Timer run-time: 8 seconds
timer succeed.
timer succeeded.


"/media/external/iCEcube2/sbt_backend/bin/linux/opt/bitmap" "/media/external/iCEcube2/sbt_backend/devices/ICE40P08.dev" --design "/home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --device_name iCE40LP8K --package CM81 --outdir "/home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:24:49

running bitmapBit Stream File Size: 1080760 (1M 31K 440 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 3 (sec)
bitmap succeed.
/media/external/iCEcube2/LSE/bin/lin64/synthesis -f "template_lse.prj"
starting Synthesisrunning SynthesisCopyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2015 Lattice Semiconductor Corporation,  All rights reserved.
Thu Sep 12 23:33:39 2019


Command Line:  /media/external/iCEcube2/LSE/bin/lin64/synthesis -f template_lse.prj 

INFO - synthesis: Lattice Synthesis Engine Launched.
Synthesis options:
The -a option is SBTiCE40.
The -t option is CM81.
The -d option is iCE40LP8K.
                                                          

##########################################################

### Lattice Family : SBTiCE40

### Device  : iCE40LP8K

### Package : CM81

### Number of Logic Cells: 7680

### Number of RAM4k Blocks: 32

### Number of DSP Blocks: 0

### Number of PLLs: 2

### Number of IO Pins: 178

##########################################################

                                                          

Optimization goal = Area
The -top option is not used.
Target frequency = 1.000000 MHz.
Maximum fanout = 10000.
Timing path count = 3
RWCheckOnRam = 0

BRAM utilization = 100.000000 %
DSP usage = true (default)
DSP utilization = 100 % (default)
fsm_encoding_style = auto
resolve_mixed_drivers = 0
fix_gated_clocks = 1

Mux style = auto (Default)
Use Carry Chain = true
carry_chain_length = 0
Loop Limit = 1950.
Use IO Insertion = TRUE
Use IO Reg = AUTO

Resource Sharing = TRUE
Propagate Constants = TRUE
Remove Duplicate Registers = TRUE
Output EDIF file name = template_Implmnt/template.edf.
WARNING - synthesis: Option -force_gsr will be set to false when option -output_edif/-ngo are set
ROM style = auto
RAM style = auto
The -comp option is FALSE.
The -syn option is FALSE.
-p /home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1 (searchpath added)
Verilog design file = verilog/TinyFPGA_B.v
Verilog design file = verilog/uart_rx.v
Verilog design file = verilog/uart_tx.v
Verilog design file = verilog/coms.v
Verilog design file = verilog/motorControl.v
Verilog design file = quad.v
-sdc option: SDC file input not used.
-vh2008

WARNING - synthesis: Setting TinyFPGA_B as the top-level module. To specify the top-level module explicitly, use the -top option.
Technology check ok...

Analyzing Verilog file /media/external/iCEcube2/LSE/userware/unix/SYNTHESIS_HEADERS/machxo2.v. VERI-1482
Analyzing Verilog file /media/external/iCEcube2/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v. VERI-1482
Compile design.
Compile Design Begin
Analyzing Verilog file verilog/TinyFPGA_B.v. VERI-1482
WARNING - synthesis: verilog/TinyFPGA_B.v(122): identifier PHASES is used before its declaration. VERI-1875
WARNING - synthesis: verilog/TinyFPGA_B.v(123): identifier PHASES is used before its declaration. VERI-1875
WARNING - synthesis: verilog/TinyFPGA_B.v(124): identifier PHASES is used before its declaration. VERI-1875
WARNING - synthesis: verilog/TinyFPGA_B.v(125): identifier PHASES is used before its declaration. VERI-1875
WARNING - synthesis: verilog/TinyFPGA_B.v(126): identifier PHASES is used before its declaration. VERI-1875
WARNING - synthesis: verilog/TinyFPGA_B.v(127): identifier PHASES is used before its declaration. VERI-1875
Analyzing Verilog file verilog/uart_rx.v. VERI-1482
Analyzing Verilog file verilog/uart_tx.v. VERI-1482
Analyzing Verilog file verilog/coms.v. VERI-1482
Analyzing Verilog file verilog/motorControl.v. VERI-1482
Analyzing Verilog file quad.v. VERI-1482
Analyzing Verilog file /media/external/iCEcube2/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v. VERI-1482
WARNING - synthesis: /media/external/iCEcube2/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(79): assignment to input EVERI-1214
WARNING - synthesis: /media/external/iCEcube2/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(88): assignment to input EVERI-1214
WARNING - synthesis: /media/external/iCEcube2/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(98): assignment to input EVERI-1214
WARNING - synthesis: /media/external/iCEcube2/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(108): assignment to input EVERI-1214
WARNING - synthesis: /media/external/iCEcube2/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(118): assignment to input EVERI-1214
WARNING - synthesis: /media/external/iCEcube2/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(170): assignment to input EVERI-1214
WARNING - synthesis: /media/external/iCEcube2/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(179): assignment to input EVERI-1214
WARNING - synthesis: /media/external/iCEcube2/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(189): assignment to input EVERI-1214
WARNING - synthesis: /media/external/iCEcube2/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(199): assignment to input EVERI-1214
WARNING - synthesis: /media/external/iCEcube2/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(209): assignment to input EVERI-1214
WARNING - synthesis: /media/external/iCEcube2/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(3725): empty port in module declaration. VERI-1294
Top module name (Verilog): TinyFPGA_B
INFO - synthesis: verilog/TinyFPGA_B.v(2): compiling module TinyFPGA_B. VERI-1018
INFO - synthesis: /media/external/iCEcube2/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(502): compiling module SB_IO(PIN_TYPE=6'b101001,PULLUP=1'b1). VERI-1018
INFO - synthesis: /media/external/iCEcube2/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(502): compiling module SB_IO(PIN_TYPE=6'b01,PULLUP=1'b1). VERI-1018
WARNING - synthesis: verilog/TinyFPGA_B.v(71): expression size 32 truncated to fit in target size 26. VERI-1209
INFO - synthesis: verilog/coms.v(1): compiling module coms. VERI-1018
INFO - synthesis: verilog/uart_tx.v(14): compiling module uart_tx. VERI-1018
WARNING - synthesis: verilog/uart_tx.v(70): expression size 32 truncated to fit in target size 9. VERI-1209
WARNING - synthesis: verilog/uart_tx.v(88): expression size 32 truncated to fit in target size 9. VERI-1209
WARNING - synthesis: verilog/uart_tx.v(98): expression size 32 truncated to fit in target size 3. VERI-1209
WARNING - synthesis: verilog/uart_tx.v(118): expression size 32 truncated to fit in target size 9. VERI-1209
WARNING - synthesis: verilog/coms.v(297): expression size 32 truncated to fit in target size 8. VERI-1209
WARNING - synthesis: verilog/coms.v(309): expression size 32 truncated to fit in target size 14. VERI-1209
WARNING - synthesis: verilog/coms.v(331): expression size 32 truncated to fit in target size 8. VERI-1209
WARNING - synthesis: verilog/coms.v(342): expression size 32 truncated to fit in target size 14. VERI-1209
WARNING - synthesis: verilog/coms.v(361): expression size 32 truncated to fit in target size 8. VERI-1209
WARNING - synthesis: verilog/coms.v(372): expression size 32 truncated to fit in target size 14. VERI-1209
INFO - synthesis: verilog/uart_rx.v(14): compiling module uart_rx. VERI-1018
WARNING - synthesis: verilog/uart_rx.v(80): expression size 32 truncated to fit in target size 8. VERI-1209
WARNING - synthesis: verilog/uart_rx.v(91): expression size 32 truncated to fit in target size 8. VERI-1209
WARNING - synthesis: verilog/uart_rx.v(102): expression size 32 truncated to fit in target size 3. VERI-1209
WARNING - synthesis: verilog/uart_rx.v(120): expression size 32 truncated to fit in target size 8. VERI-1209
WARNING - synthesis: verilog/coms.v(396): index 152 is out of range [151:0] for data_in_field. VERI-1216
WARNING - synthesis: verilog/coms.v(402): index 152 is out of range [151:0] for data_out_field2. VERI-1216
WARNING - synthesis: verilog/coms.v(492): expression size 32 truncated to fit in target size 8. VERI-1209
WARNING - synthesis: verilog/coms.v(21): net data_out[20][7] does not have a driver. VDB-1002
INFO - synthesis: verilog/motorControl.v(1): compiling module motorControl. VERI-1018
WARNING - synthesis: verilog/motorControl.v(82): expression size 32 truncated to fit in target size 10. VERI-1209
INFO - synthesis: quad.v(3): compiling module quad. VERI-1018
WARNING - synthesis: quad.v(9): net quadAbuf[30] does not have a driver. VDB-1002
WARNING - synthesis: quad.v(10): net quadBbuf[30] does not have a driver. VDB-1002
WARNING - synthesis: verilog/TinyFPGA_B.v(45): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/TinyFPGA_B.v(53): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/TinyFPGA_B.v(61): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/TinyFPGA_B.v(94): input port ID[7] is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/TinyFPGA_B.v(104): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/TinyFPGA_B.v(112): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/TinyFPGA_B.v(120): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
Last elaborated design is TinyFPGA_B()
Loading NGL library '/media/external/iCEcube2/LSE/xo2c00/data/xo2clib.ngl'...
Loading NGL library '/media/external/iCEcube2/LSE/or5g00/data/orc5glib.ngl'...
Top-level module name = TinyFPGA_B.
WARNING - synthesis: verilog/TinyFPGA_B.v(45): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/TinyFPGA_B.v(53): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/TinyFPGA_B.v(61): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/TinyFPGA_B.v(94): input port ID[7] is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/TinyFPGA_B.v(104): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/TinyFPGA_B.v(112): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/TinyFPGA_B.v(120): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/coms.v(21): net data_out[20][7] does not have a driver. VDB-1002
WARNING - synthesis: quad.v(9): net quadAbuf[30] does not have a driver. VDB-1002
WARNING - synthesis: quad.v(10): net quadBbuf[30] does not have a driver. VDB-1002
######## Converting I/O port PIN_1 to output.
######## Converting I/O port PIN_2 to output.
######## Converting I/O port PIN_3 to output.
######## Converting I/O port PIN_7 to input.
######## Converting I/O port PIN_8 to input.
######## Converting I/O port PIN_9 to input.
######## Converting I/O port PIN_13 to input.
######## Converting I/O port PIN_14 to input.
######## Converting I/O port PIN_15 to input.
######## Converting I/O port PIN_16 to input.
######## Converting I/O port PIN_17 to input.
######## Converting I/O port PIN_18 to input.
######## Converting I/O port PIN_19 to input.
######## Converting I/O port PIN_20 to input.
######## Converting I/O port PIN_21 to input.
######## Converting I/O port PIN_22 to output.
######## Converting I/O port PIN_23 to output.
######## Converting I/O port PIN_24 to output.
WARNING - synthesis: verilog/coms.v(9): net \c0/ID[7] does not have a driver. VDB-1002
######## Missing driver on net \c0/ID[7]. Patching with GND.
######## Missing driver on net \c0/ID[6]. Patching with GND.
######## Missing driver on net \c0/ID[5]. Patching with GND.
######## Missing driver on net \c0/ID[4]. Patching with GND.
######## Missing driver on net \c0/ID[3]. Patching with GND.
######## Missing driver on net \c0/ID[2]. Patching with GND.
######## Missing driver on net \c0/ID[1]. Patching with GND.
######## Missing driver on net \c0/ID[0]. Patching with GND.
######## Missing driver on net \c0/data_out[20][7]. Patching with GND.
######## Missing driver on net \c0/data_out[20][6]. Patching with GND.
######## Missing driver on net \c0/data_out[20][5]. Patching with GND.
######## Missing driver on net \c0/data_out[20][4]. Patching with GND.
######## Missing driver on net \c0/data_out[20][3]. Patching with GND.
######## Missing driver on net \c0/data_out[20][2]. Patching with GND.
######## Missing driver on net \c0/data_out[20][1]. Patching with GND.
######## Missing driver on net \c0/data_out[20][0]. Patching with GND.
######## Missing driver on net \c0/data_out[19][7]. Patching with GND.
######## Missing driver on net \c0/data_out[19][6]. Patching with GND.
######## Missing driver on net \c0/data_out[19][5]. Patching with GND.
######## Missing driver on net \c0/data_out[19][4]. Patching with GND.
######## Missing driver on net \c0/data_out[19][3]. Patching with GND.
######## Missing driver on net \c0/data_out[19][2]. Patching with GND.
######## Missing driver on net \c0/data_out[19][1]. Patching with GND.
######## Missing driver on net \c0/data_out[19][0]. Patching with GND.
######## Missing driver on net \c0/data_out[18][7]. Patching with GND.
######## Missing driver on net \c0/data_out[18][6]. Patching with GND.
######## Missing driver on net \c0/data_out[18][5]. Patching with GND.
######## Missing driver on net \c0/data_out[18][4]. Patching with GND.
######## Missing driver on net \c0/data_out[18][3]. Patching with GND.
######## Missing driver on net \c0/data_out[18][2]. Patching with GND.
######## Missing driver on net \c0/data_out[18][1]. Patching with GND.
######## Missing driver on net \c0/data_out[18][0]. Patching with GND.
######## Missing driver on net \c0/data_out[17][7]. Patching with GND.
######## Missing driver on net \c0/data_out[17][6]. Patching with GND.
######## Missing driver on net \c0/data_out[17][5]. Patching with GND.
######## Missing driver on net \c0/data_out[17][4]. Patching with GND.
######## Missing driver on net \c0/data_out[17][3]. Patching with GND.
######## Missing driver on net \c0/data_out[17][2]. Patching with GND.
######## Missing driver on net \c0/data_out[17][1]. Patching with GND.
######## Missing driver on net \c0/data_out[17][0]. Patching with GND.
######## Missing driver on net \c0/data_out[16][7]. Patching with GND.
######## Missing driver on net \c0/data_out[16][6]. Patching with GND.
######## Missing driver on net \c0/data_out[16][5]. Patching with GND.
######## Missing driver on net \c0/data_out[16][4]. Patching with GND.
######## Missing driver on net \c0/data_out[16][3]. Patching with GND.
######## Missing driver on net \c0/data_out[16][2]. Patching with GND.
######## Missing driver on net \c0/data_out[16][1]. Patching with GND.
######## Missing driver on net \c0/data_out[16][0]. Patching with GND.
######## Missing driver on net \c0/data_out[15][7]. Patching with GND.
######## Missing driver on net \c0/data_out[15][6]. Patching with GND.
######## Missing driver on net \c0/data_out[15][5]. Patching with GND.
######## Missing driver on net \c0/data_out[15][4]. Patching with GND.
######## Missing driver on net \c0/data_out[15][3]. Patching with GND.
######## Missing driver on net \c0/data_out[15][2]. Patching with GND.
######## Missing driver on net \c0/data_out[15][1]. Patching with GND.
######## Missing driver on net \c0/data_out[15][0]. Patching with GND.
######## Missing driver on net \c0/data_out[14][7]. Patching with GND.
######## Missing driver on net \c0/data_out[14][6]. Patching with GND.
######## Missing driver on net \c0/data_out[14][5]. Patching with GND.
######## Missing driver on net \c0/data_out[14][4]. Patching with GND.
######## Missing driver on net \c0/data_out[14][3]. Patching with GND.
######## Missing driver on net \c0/data_out[14][2]. Patching with GND.
######## Missing driver on net \c0/data_out[14][1]. Patching with GND.
######## Missing driver on net \c0/data_out[14][0]. Patching with GND.
######## Missing driver on net \c0/data_out[13][7]. Patching with GND.
######## Missing driver on net \c0/data_out[13][6]. Patching with GND.
######## Missing driver on net \c0/data_out[13][5]. Patching with GND.
######## Missing driver on net \c0/data_out[13][4]. Patching with GND.
######## Missing driver on net \c0/data_out[13][3]. Patching with GND.
######## Missing driver on net \c0/data_out[13][2]. Patching with GND.
######## Missing driver on net \c0/data_out[13][1]. Patching with GND.
######## Missing driver on net \c0/data_out[13][0]. Patching with GND.
######## Missing driver on net \c0/data_out[12][7]. Patching with GND.
######## Missing driver on net \c0/data_out[12][6]. Patching with GND.
######## Missing driver on net \c0/data_out[12][5]. Patching with GND.
######## Missing driver on net \c0/data_out[12][4]. Patching with GND.
######## Missing driver on net \c0/data_out[12][3]. Patching with GND.
######## Missing driver on net \c0/data_out[12][2]. Patching with GND.
######## Missing driver on net \c0/data_out[12][1]. Patching with GND.
######## Missing driver on net \c0/data_out[12][0]. Patching with GND.
######## Missing driver on net \c0/data_out[11][7]. Patching with GND.
######## Missing driver on net \c0/data_out[11][6]. Patching with GND.
######## Missing driver on net \c0/data_out[11][5]. Patching with GND.
######## Missing driver on net \c0/data_out[11][4]. Patching with GND.
######## Missing driver on net \c0/data_out[11][3]. Patching with GND.
######## Missing driver on net \c0/data_out[11][2]. Patching with GND.
######## Missing driver on net \c0/data_out[11][1]. Patching with GND.
######## Missing driver on net \c0/data_out[11][0]. Patching with GND.
######## Missing driver on net \quad_counter0/quadAbuf[30]. Patching with GND.
######## Missing driver on net \quad_counter0/quadBbuf[30]. Patching with GND.
WARNING - synthesis: quad.v(31): Register \quad_counter0/quadAbuf[29]_89 is stuck at Zero. VDB-5013
WARNING - synthesis: verilog/coms.v(378): Register \c0/data_out[9][6]_1861 is stuck at One. VDB-5014
WARNING - synthesis: verilog/coms.v(378): Register \c0/data_out[4][7]_1900 is stuck at Zero. VDB-5013



WARNING - synthesis: Bit 0 of Register \c0/UART_TRANSMITTER.state is stuck at Zero
WARNING - synthesis: Bit 1 of Register \c0/UART_TRANSMITTER.state is stuck at Zero
WARNING - synthesis: Bit 2 of Register \c0/UART_TRANSMITTER.state is stuck at Zero
WARNING - synthesis: Bit 3 of Register \c0/UART_TRANSMITTER.state is stuck at Zero
WARNING - synthesis: Bit 4 of Register \c0/UART_TRANSMITTER.state is stuck at Zero
WARNING - synthesis: Skipping pad insertion on PIN_4 due to black_box_pad_pin attribute.
WARNING - synthesis: Skipping pad insertion on PIN_5 due to black_box_pad_pin attribute.
WARNING - synthesis: Skipping pad insertion on PIN_6 due to black_box_pad_pin attribute.
WARNING - synthesis: Skipping pad insertion on PIN_10 due to black_box_pad_pin attribute.
WARNING - synthesis: Skipping pad insertion on PIN_11 due to black_box_pad_pin attribute.
WARNING - synthesis: Skipping pad insertion on PIN_12 due to black_box_pad_pin attribute.
WARNING - synthesis: verilog/coms.v(554): Register \c0/data_out_frame2[0]__i9 is stuck at One. VDB-5014
WARNING - synthesis: verilog/coms.v(554): Register \c0/data_out_frame2[0]__i11 is stuck at Zero. VDB-5013
Applying 1.000000 MHz constraint to all clocks

Writing scf file : template_Implmnt/template.scf

Results of NGD DRC are available in TinyFPGA_B_drc.log.

################### Begin Area Report (TinyFPGA_B)######################
Number of register bits => 556 of 7680 (7 % )
SB_CARRY => 261
SB_DFF => 396
SB_DFFE => 71
SB_DFFESR => 9
SB_DFFESS => 7
SB_DFFSR => 3
SB_DFFSS => 70
SB_GB_IO => 1
SB_IO => 16
SB_LUT4 => 1344
################### End Area Report ##################

################### Begin Clock Report ######################
Clock Nets
Number of Clocks: 1
  Net : CLK_c, loads : 556
Clock Enable Nets
Number of Clock Enables: 0
Top 0 highest fanout Clock Enables:
Highest fanout non-clock nets
Top 10 highest fanout non-clock nets:
  Net : quad_counter0/n1902, loads : 63
  Net : c0/n19064, loads : 61
  Net : c0/UART_TRANSMITTER.state_1, loads : 50
  Net : c0/n11632, loads : 47
  Net : c0/n11471, loads : 43
  Net : c0/n3898, loads : 40
  Net : c0/n1210, loads : 40
  Net : c0/byte_transmit_counter_0, loads : 39
  Net : c0/UART_TRANSMITTER.state_2, loads : 39
  Net : c0/byte_transmit_counter2_0, loads : 37
################### End Clock Report ##################

Timing Report Summary
--------------
--------------------------------------------------------------------------------
Constraint                              |   Constraint|       Actual|Levels
--------------------------------------------------------------------------------
                                        |             |             |
create_clock -period 1000.000000 -name  |             |             |
clk0 [get_nets CLK_c]                   |    1.000 MHz|   13.700 MHz|    46  
                                        |             |             |
--------------------------------------------------------------------------------


All constraints were met.


Peak Memory Usage: 187.410  MB

--------------------------------------------------------------
Elapsed CPU time for LSE flow : 4.400  secs
--------------------------------------------------------------
Current Implementation template_Implmnt its sbt path: /home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 4 seconds


"/media/external/iCEcube2/sbt_backend/bin/linux/opt/edifparser" "/media/external/iCEcube2/sbt_backend/devices/ICE40P08.dev" "/home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/template.edf " "/home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/netlist" "-pCM81" "-y/home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/constraints/pins.pcf " "-s/home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/constraints/clk.sdc " -c --devicename iCE40LP8K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:01:35

Parsing edif file: /home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/template.edf...
Parsing constraint file: /home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/constraints/pins.pcf...
start to read sdc/scf file /home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/template.scf
sdc_reader OK /home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/template.scf
start to read sdc/scf file /home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/constraints/clk.sdc
sdc_reader OK /home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/constraints/clk.sdc
Warning: Property lattice_noprune(1) in the instance hall1_input(ICE_IO) is not valid, it is ignored.
Warning: Property lattice_noprune(1) in the instance hall2_input(ICE_IO) is not valid, it is ignored.
Warning: Property lattice_noprune(1) in the instance hall3_input(ICE_IO) is not valid, it is ignored.
Warning: Property lattice_noprune(1) in the instance rx_input(ICE_IO) is not valid, it is ignored.
Warning: Property lattice_noprune(1) in the instance tx2_output(ICE_IO) is not valid, it is ignored.
Warning: Property lattice_noprune(1) in the instance tx_output(ICE_IO) is not valid, it is ignored.
Stored edif netlist at /home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B...
Warning: The terminal connectivity tx_output:LATCHINPUTVALUE is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity tx_output:INPUTCLK is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity tx_output:OUTPUTCLK is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity tx2_output:LATCHINPUTVALUE is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity tx2_output:INPUTCLK is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity tx2_output:OUTPUTCLK is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity rx_input:LATCHINPUTVALUE is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity rx_input:INPUTCLK is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity rx_input:OUTPUTENABLE is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity rx_input:OUTPUTCLK is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity hall3_input:LATCHINPUTVALUE is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity hall3_input:INPUTCLK is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity hall3_input:OUTPUTENABLE is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity hall3_input:OUTPUTCLK is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity hall2_input:LATCHINPUTVALUE is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity hall2_input:INPUTCLK is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity hall2_input:OUTPUTENABLE is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity hall2_input:OUTPUTCLK is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity hall1_input:LATCHINPUTVALUE is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity hall1_input:INPUTCLK is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity hall1_input:OUTPUTENABLE is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity hall1_input:OUTPUTCLK is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity USBPU_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity PIN_8_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity PIN_7_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity PIN_3_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity PIN_2_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity PIN_24_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity PIN_23_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity PIN_22_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity PIN_1_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity LED_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity CLK_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 000001
Warning: The terminal c0.data_out_7[[6__1877:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.data_out_7[[3__1880:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.byte_transmit_counter__i1:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.data_out_7[[2__1881:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.delay_counter_i0_i0:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.data_out_7[[5__1878:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.data_out_7[[4__1879:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.byte_transmit_counter__i2:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.byte_transmit_counter__i3:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.byte_transmit_counter__i0:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.data_out_7[[7__1876:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.byte_transmit_counter__i4:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.rx.r_Rx_DV_52:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.rx.r_Clock_Count__i6:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.rx.r_Clock_Count__i7:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.rx.r_Clock_Count__i0:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.tx2.r_Bit_Index_i2:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.tx.r_Clock_Count__i2:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.tx.r_Clock_Count__i6:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.tx.r_Bit_Index_i0:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.tx.r_Clock_Count__i4:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.tx.r_Clock_Count__i7:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.tx.r_Clock_Count__i8:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.tx.r_Bit_Index_i2:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.tx.r_Clock_Count__i3:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.tx.r_Tx_Data_i0:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.tx.r_Clock_Count__i0:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.tx.r_Tx_Data_i2:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.tx.r_Clock_Count__i5:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.tx.r_Clock_Count__i1:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.tx.r_Tx_Data_i1:E is driven by default driver : VCC, Disconnecting it.

write Timing Constraint to /home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: TinyFPGA_B

EDF Parser run-time: 1 (sec)
edif parser succeed.


"/media/external/iCEcube2/sbt_backend/bin/linux/opt/sbtplacer" --des-lib "/home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --outdir "/home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/placer" --device-file "/media/external/iCEcube2/sbt_backend/devices/ICE40P08.dev" --package CM81 --deviceMarketName iCE40LP8K --sdc-file "/home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/Temp/sbt_temp.sdc" --lib-file "/media/external/iCEcube2/sbt_backend/devices/ice40LP8K.lib" --effort_level std --out-sdc-file "/home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/placer/TinyFPGA_B_pl.sdc"
starting placerrunning placerExecuting : /media/external/iCEcube2/sbt_backend/bin/linux/opt/sbtplacer --des-lib /home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B --outdir /home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/placer --device-file /media/external/iCEcube2/sbt_backend/devices/ICE40P08.dev --package CM81 --deviceMarketName iCE40LP8K --sdc-file /home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/Temp/sbt_temp.sdc --lib-file /media/external/iCEcube2/sbt_backend/devices/ice40LP8K.lib --effort_level std --out-sdc-file /home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/placer/TinyFPGA_B_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:22:02

W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_13, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_14, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_15, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_16, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_17, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_18, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_19, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_20, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_21, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_9, as it is not connected to any PAD
I2004: Option and Settings Summary
=============================================================
Device file          - /media/external/iCEcube2/sbt_backend/devices/ICE40P08.dev
Package              - CM81
Design database      - /home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B
SDC file             - /home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/Temp/sbt_temp.sdc
Output directory     - /home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/placer
Timing library       - /media/external/iCEcube2/sbt_backend/devices/ice40LP8K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: /home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B/BFPGA_DESIGN_ep
I2065: Reading device file : /media/external/iCEcube2/sbt_backend/devices/ICE40P08.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	1344
    Number of DFFs      	:	556
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	261
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	16
    Number of GBIOs     	:	1
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0


Phase 1
I2077: Start design legalization
W2216: SB_GB_IO 'CLK_pad' is assigned to a non-GB pin 'B2'. Replacing it with SB_IO 'CLK_pad' and SB_GB 'CLK_pad_gb'

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	6
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	1
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	1
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	8
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.0 (sec)

Phase 3
Warning-1034: Found non-unate timing arc, from pin "PACKAGEPIN" to pin "DIN0" of instance "CLK_pad", in the clock network. Converting the timing arc to positive-unate
SDC-Info-1101: Duty cycle not specified for clock. Assuming 50 percent dutycycle.

Design Statistics after Packing
    Number of LUTs      	:	1353
    Number of DFFs      	:	547
    Number of DFFs packed to IO	:	9
    Number of Carrys    	:	478

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	444
        LUT, DFF and CARRY	:	103
    Combinational LogicCells
        Only LUT         	:	649
        CARRY Only       	:	218
        LUT with CARRY   	:	157
    LogicCells                  :	1571/7680
    PLBs                        :	226/960
    BRAMs                       :	0/32
    IOs and GBIOs               :	17/63
    PLLs                        :	0/1


I2088: Phase 3, elapsed time : 1.4 (sec)

Phase 4
I2088: Phase 4, elapsed time : 0.2 (sec)

Phase 5
I2088: Phase 5, elapsed time : 3.9 (sec)

Phase 6
I2088: Phase 6, elapsed time : 62.0 (sec)

Final Design Statistics
    Number of LUTs      	:	1353
    Number of DFFs      	:	547
    Number of DFFs packed to IO	:	9
    Number of Carrys    	:	478
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	17
    Number of GBIOs     	:	0
    Number of GBs       	:	1
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0

Device Utilization Summary
    LogicCells                  :	1571/7680
    PLBs                        :	294/960
    BRAMs                       :	0/32
    IOs and GBIOs               :	17/63
    PLLs                        :	0/1



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 2
Clock: CLK | Frequency: 17.48 MHz | Target: 16.00 MHz
Clock: TinyFPGA_B|CLK | Frequency: N/A | Target: 1.00 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 68.0 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"/media/external/iCEcube2/sbt_backend/bin/linux/opt/packer" "/media/external/iCEcube2/sbt_backend/devices/ICE40P08.dev" "/home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --package CM81 --outdir "/home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/packer" --DRC_only  --translator "/media/external/iCEcube2/sbt_backend/bin/sdc_translator.tcl" --src_sdc_file "/home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/placer/TinyFPGA_B_pl.sdc" --dst_sdc_file "/home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/packer/TinyFPGA_B_pk.sdc" --devicename iCE40LP8K
starting packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:02:57

Begin Packing...
running packerinitializing finish
Total HPWL cost is 6261
used logic cells: 1571
Design Rule Checking Succeeded

DRC Checker run-time: 0 (sec)
packer succeed.


"/media/external/iCEcube2/sbt_backend/bin/linux/opt/packer" "/media/external/iCEcube2/sbt_backend/devices/ICE40P08.dev" "/home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --package CM81 --outdir "/home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/packer" --translator "/media/external/iCEcube2/sbt_backend/bin/sdc_translator.tcl" --src_sdc_file "/home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/placer/TinyFPGA_B_pl.sdc" --dst_sdc_file "/home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/packer/TinyFPGA_B_pk.sdc" --devicename iCE40LP8K
starting packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:02:57

Begin Packing...
running packerinitializing finish
Total HPWL cost is 6261
used logic cells: 1571
Translating sdc file /home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/placer/TinyFPGA_B_pl.sdc...
Translated sdc file is /home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/packer/TinyFPGA_B_pk.sdc
Packer succeeded

Packer run-time: 2 (sec)
packer succeed.


"/media/external/iCEcube2/sbt_backend/bin/linux/opt/sbrouter" "/media/external/iCEcube2/sbt_backend/devices/ICE40P08.dev" "/home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" "/media/external/iCEcube2/sbt_backend/devices/ice40LP8K.lib" "/home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/packer/TinyFPGA_B_pk.sdc" --outdir "/home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/router" --sdf_file "/home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : /media/external/iCEcube2/sbt_backend/bin/linux/opt/sbrouter /media/external/iCEcube2/sbt_backend/devices/ICE40P08.dev /home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B /media/external/iCEcube2/sbt_backend/devices/ice40LP8K.lib /home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/packer/TinyFPGA_B_pk.sdc --outdir /home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/router --sdf_file /home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:09:33

I1203: Reading Design TinyFPGA_B
Read design time: 0
I1202: Reading Architecture of device iCE40LP8K
SDC-Info-1101: Duty cycle not specified for clock. Assuming 50 percent dutycycle.
Read device time: 9
I1209: Started routing
I1223: Total Nets : 1687 
I1212: Iteration  1 :   349 unrouted : 3 seconds
I1212: Iteration  2 :    44 unrouted : 1 seconds
I1212: Iteration  3 :     7 unrouted : 0 seconds
I1212: Iteration  4 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 4
I1206: Completed routing
I1204: Writing Design TinyFPGA_B
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 14 seconds
 total           346436K
router succeed.

"/media/external/iCEcube2/sbt_backend/bin/linux/opt/netlister" --verilog "/home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.v" --vhdl "/home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.vhd" --lib "/home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --view rt --device "/media/external/iCEcube2/sbt_backend/devices/ICE40P08.dev" --splitio  --in-sdc-file "/home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/packer/TinyFPGA_B_pk.sdc" --out-sdc-file "/home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/netlister/TinyFPGA_B_sbt.sdc"
starting netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:25:37

running netlistGenerating Verilog & VHDL netlist files ...
Writing /home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.v
Writing /home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.vhd
Netlister succeeded.

Netlister run-time: 7 (sec)
netlist succeed.


"/media/external/iCEcube2/sbt_backend/bin/linux/opt/sbtimer" --des-lib "/home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --lib-file "/media/external/iCEcube2/sbt_backend/devices/ice40LP8K.lib" --sdc-file "/home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/netlister/TinyFPGA_B_sbt.sdc" --sdf-file "/home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.sdf" --report-file "/home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/timer/TinyFPGA_B_timing.rpt" --device-file "/media/external/iCEcube2/sbt_backend/devices/ICE40P08.dev" --timing-summary
starting timerrunning timerExecuting : /media/external/iCEcube2/sbt_backend/bin/linux/opt/sbtimer --des-lib /home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B --lib-file /media/external/iCEcube2/sbt_backend/devices/ice40LP8K.lib --sdc-file /home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/netlister/TinyFPGA_B_sbt.sdc --sdf-file /home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.sdf --report-file /home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/timer/TinyFPGA_B_timing.rpt --device-file /media/external/iCEcube2/sbt_backend/devices/ICE40P08.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:08:07

Warning-1034: Found non-unate timing arc, from pin "PADIN" to pin "DIN0" of instance "CLK_pad_preio", in the clock network. Converting the timing arc to positive-unate
SDC-Info-1101: Duty cycle not specified for clock. Assuming 50 percent dutycycle.
Timer run-time: 8 seconds
timer succeed.
timer succeeded.


"/media/external/iCEcube2/sbt_backend/bin/linux/opt/bitmap" "/media/external/iCEcube2/sbt_backend/devices/ICE40P08.dev" --design "/home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --device_name iCE40LP8K --package CM81 --outdir "/home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:24:49

running bitmapBit Stream File Size: 1080760 (1M 31K 440 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 2 (sec)
bitmap succeed.
/media/external/iCEcube2/LSE/bin/lin64/synthesis -f "template_lse.prj"
starting Synthesisrunning SynthesisCopyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2015 Lattice Semiconductor Corporation,  All rights reserved.
Thu Sep 12 23:40:54 2019


Command Line:  /media/external/iCEcube2/LSE/bin/lin64/synthesis -f template_lse.prj 

INFO - synthesis: Lattice Synthesis Engine Launched.
Synthesis options:
The -a option is SBTiCE40.
The -t option is CM81.
The -d option is iCE40LP8K.
                                                          

##########################################################

### Lattice Family : SBTiCE40

### Device  : iCE40LP8K

### Package : CM81

### Number of Logic Cells: 7680

### Number of RAM4k Blocks: 32

### Number of DSP Blocks: 0

### Number of PLLs: 2

### Number of IO Pins: 178

##########################################################

                                                          

Optimization goal = Area
The -top option is not used.
Target frequency = 1.000000 MHz.
Maximum fanout = 10000.
Timing path count = 3
RWCheckOnRam = 0

BRAM utilization = 100.000000 %
DSP usage = true (default)
DSP utilization = 100 % (default)
fsm_encoding_style = auto
resolve_mixed_drivers = 0
fix_gated_clocks = 1

Mux style = auto (Default)
Use Carry Chain = true
carry_chain_length = 0
Loop Limit = 1950.
Use IO Insertion = TRUE
Use IO Reg = AUTO

Resource Sharing = TRUE
Propagate Constants = TRUE
Remove Duplicate Registers = TRUE
Output EDIF file name = template_Implmnt/template.edf.
WARNING - synthesis: Option -force_gsr will be set to false when option -output_edif/-ngo are set
ROM style = auto
RAM style = auto
The -comp option is FALSE.
The -syn option is FALSE.
-p /home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1 (searchpath added)
Verilog design file = verilog/TinyFPGA_B.v
Verilog design file = verilog/uart_rx.v
Verilog design file = verilog/uart_tx.v
Verilog design file = verilog/coms.v
Verilog design file = verilog/motorControl.v
Verilog design file = quad.v
-sdc option: SDC file input not used.
-vh2008

WARNING - synthesis: Setting TinyFPGA_B as the top-level module. To specify the top-level module explicitly, use the -top option.
Technology check ok...

Analyzing Verilog file /media/external/iCEcube2/LSE/userware/unix/SYNTHESIS_HEADERS/machxo2.v. VERI-1482
Analyzing Verilog file /media/external/iCEcube2/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v. VERI-1482
Compile design.
Compile Design Begin
Analyzing Verilog file verilog/TinyFPGA_B.v. VERI-1482
WARNING - synthesis: verilog/TinyFPGA_B.v(122): identifier PHASES is used before its declaration. VERI-1875
WARNING - synthesis: verilog/TinyFPGA_B.v(123): identifier PHASES is used before its declaration. VERI-1875
WARNING - synthesis: verilog/TinyFPGA_B.v(124): identifier PHASES is used before its declaration. VERI-1875
WARNING - synthesis: verilog/TinyFPGA_B.v(125): identifier PHASES is used before its declaration. VERI-1875
WARNING - synthesis: verilog/TinyFPGA_B.v(126): identifier PHASES is used before its declaration. VERI-1875
WARNING - synthesis: verilog/TinyFPGA_B.v(127): identifier PHASES is used before its declaration. VERI-1875
Analyzing Verilog file verilog/uart_rx.v. VERI-1482
Analyzing Verilog file verilog/uart_tx.v. VERI-1482
Analyzing Verilog file verilog/coms.v. VERI-1482
Analyzing Verilog file verilog/motorControl.v. VERI-1482
Analyzing Verilog file quad.v. VERI-1482
Analyzing Verilog file /media/external/iCEcube2/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v. VERI-1482
WARNING - synthesis: /media/external/iCEcube2/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(79): assignment to input EVERI-1214
WARNING - synthesis: /media/external/iCEcube2/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(88): assignment to input EVERI-1214
WARNING - synthesis: /media/external/iCEcube2/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(98): assignment to input EVERI-1214
WARNING - synthesis: /media/external/iCEcube2/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(108): assignment to input EVERI-1214
WARNING - synthesis: /media/external/iCEcube2/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(118): assignment to input EVERI-1214
WARNING - synthesis: /media/external/iCEcube2/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(170): assignment to input EVERI-1214
WARNING - synthesis: /media/external/iCEcube2/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(179): assignment to input EVERI-1214
WARNING - synthesis: /media/external/iCEcube2/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(189): assignment to input EVERI-1214
WARNING - synthesis: /media/external/iCEcube2/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(199): assignment to input EVERI-1214
WARNING - synthesis: /media/external/iCEcube2/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(209): assignment to input EVERI-1214
WARNING - synthesis: /media/external/iCEcube2/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(3725): empty port in module declaration. VERI-1294
Top module name (Verilog): TinyFPGA_B
INFO - synthesis: verilog/TinyFPGA_B.v(2): compiling module TinyFPGA_B. VERI-1018
INFO - synthesis: /media/external/iCEcube2/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(502): compiling module SB_IO(PIN_TYPE=6'b101001,PULLUP=1'b1). VERI-1018
INFO - synthesis: /media/external/iCEcube2/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(502): compiling module SB_IO(PIN_TYPE=6'b01,PULLUP=1'b1). VERI-1018
WARNING - synthesis: verilog/TinyFPGA_B.v(71): expression size 32 truncated to fit in target size 26. VERI-1209
INFO - synthesis: verilog/coms.v(1): compiling module coms. VERI-1018
INFO - synthesis: verilog/uart_tx.v(14): compiling module uart_tx. VERI-1018
WARNING - synthesis: verilog/uart_tx.v(70): expression size 32 truncated to fit in target size 9. VERI-1209
WARNING - synthesis: verilog/uart_tx.v(88): expression size 32 truncated to fit in target size 9. VERI-1209
WARNING - synthesis: verilog/uart_tx.v(98): expression size 32 truncated to fit in target size 3. VERI-1209
WARNING - synthesis: verilog/uart_tx.v(118): expression size 32 truncated to fit in target size 9. VERI-1209
WARNING - synthesis: verilog/coms.v(297): expression size 32 truncated to fit in target size 8. VERI-1209
WARNING - synthesis: verilog/coms.v(309): expression size 32 truncated to fit in target size 14. VERI-1209
WARNING - synthesis: verilog/coms.v(331): expression size 32 truncated to fit in target size 8. VERI-1209
WARNING - synthesis: verilog/coms.v(342): expression size 32 truncated to fit in target size 14. VERI-1209
WARNING - synthesis: verilog/coms.v(361): expression size 32 truncated to fit in target size 8. VERI-1209
WARNING - synthesis: verilog/coms.v(372): expression size 32 truncated to fit in target size 14. VERI-1209
INFO - synthesis: verilog/uart_rx.v(14): compiling module uart_rx. VERI-1018
WARNING - synthesis: verilog/uart_rx.v(80): expression size 32 truncated to fit in target size 8. VERI-1209
WARNING - synthesis: verilog/uart_rx.v(91): expression size 32 truncated to fit in target size 8. VERI-1209
WARNING - synthesis: verilog/uart_rx.v(102): expression size 32 truncated to fit in target size 3. VERI-1209
WARNING - synthesis: verilog/uart_rx.v(120): expression size 32 truncated to fit in target size 8. VERI-1209
WARNING - synthesis: verilog/coms.v(396): index 152 is out of range [151:0] for data_in_field. VERI-1216
WARNING - synthesis: verilog/coms.v(402): index 152 is out of range [151:0] for data_out_field2. VERI-1216
WARNING - synthesis: verilog/coms.v(492): expression size 32 truncated to fit in target size 8. VERI-1209
WARNING - synthesis: verilog/coms.v(21): net data_out[20][7] does not have a driver. VDB-1002
INFO - synthesis: verilog/motorControl.v(1): compiling module motorControl. VERI-1018
WARNING - synthesis: verilog/motorControl.v(82): expression size 32 truncated to fit in target size 10. VERI-1209
INFO - synthesis: quad.v(3): compiling module quad. VERI-1018
WARNING - synthesis: quad.v(15): index 63 is out of range [31:0] for quadAbuf. VERI-1216
WARNING - synthesis: quad.v(16): index 63 is out of range [31:0] for quadBbuf. VERI-1216
WARNING - synthesis: quad.v(18): index 63 is out of range [31:0] for quadAbuf. VERI-1216
WARNING - synthesis: quad.v(18): index 62 is out of range [31:0] for quadAbuf. VERI-1216
WARNING - synthesis: quad.v(19): index 63 is out of range [31:0] for quadBbuf. VERI-1216
WARNING - synthesis: quad.v(19): index 62 is out of range [31:0] for quadBbuf. VERI-1216
WARNING - synthesis: verilog/TinyFPGA_B.v(45): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/TinyFPGA_B.v(53): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/TinyFPGA_B.v(61): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/TinyFPGA_B.v(94): input port ID[7] is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/TinyFPGA_B.v(104): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/TinyFPGA_B.v(112): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/TinyFPGA_B.v(120): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
Last elaborated design is TinyFPGA_B()
Loading NGL library '/media/external/iCEcube2/LSE/xo2c00/data/xo2clib.ngl'...
Loading NGL library '/media/external/iCEcube2/LSE/or5g00/data/orc5glib.ngl'...
Top-level module name = TinyFPGA_B.
WARNING - synthesis: verilog/TinyFPGA_B.v(45): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/TinyFPGA_B.v(53): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/TinyFPGA_B.v(61): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/TinyFPGA_B.v(94): input port ID[7] is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/TinyFPGA_B.v(104): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/TinyFPGA_B.v(112): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/TinyFPGA_B.v(120): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/coms.v(21): net data_out[20][7] does not have a driver. VDB-1002
######## Converting I/O port PIN_1 to output.
######## Converting I/O port PIN_2 to output.
######## Converting I/O port PIN_3 to output.
######## Converting I/O port PIN_7 to input.
######## Converting I/O port PIN_8 to input.
######## Converting I/O port PIN_9 to input.
######## Converting I/O port PIN_13 to input.
######## Converting I/O port PIN_14 to input.
######## Converting I/O port PIN_15 to input.
######## Converting I/O port PIN_16 to input.
######## Converting I/O port PIN_17 to input.
######## Converting I/O port PIN_18 to input.
######## Converting I/O port PIN_19 to input.
######## Converting I/O port PIN_20 to input.
######## Converting I/O port PIN_21 to input.
######## Converting I/O port PIN_22 to output.
######## Converting I/O port PIN_23 to output.
######## Converting I/O port PIN_24 to output.
WARNING - synthesis: verilog/coms.v(9): net \c0/ID[7] does not have a driver. VDB-1002
######## Missing driver on net \c0/ID[7]. Patching with GND.
######## Missing driver on net \c0/ID[6]. Patching with GND.
######## Missing driver on net \c0/ID[5]. Patching with GND.
######## Missing driver on net \c0/ID[4]. Patching with GND.
######## Missing driver on net \c0/ID[3]. Patching with GND.
######## Missing driver on net \c0/ID[2]. Patching with GND.
######## Missing driver on net \c0/ID[1]. Patching with GND.
######## Missing driver on net \c0/ID[0]. Patching with GND.
######## Missing driver on net \c0/data_out[20][7]. Patching with GND.
######## Missing driver on net \c0/data_out[20][6]. Patching with GND.
######## Missing driver on net \c0/data_out[20][5]. Patching with GND.
######## Missing driver on net \c0/data_out[20][4]. Patching with GND.
######## Missing driver on net \c0/data_out[20][3]. Patching with GND.
######## Missing driver on net \c0/data_out[20][2]. Patching with GND.
######## Missing driver on net \c0/data_out[20][1]. Patching with GND.
######## Missing driver on net \c0/data_out[20][0]. Patching with GND.
######## Missing driver on net \c0/data_out[19][7]. Patching with GND.
######## Missing driver on net \c0/data_out[19][6]. Patching with GND.
######## Missing driver on net \c0/data_out[19][5]. Patching with GND.
######## Missing driver on net \c0/data_out[19][4]. Patching with GND.
######## Missing driver on net \c0/data_out[19][3]. Patching with GND.
######## Missing driver on net \c0/data_out[19][2]. Patching with GND.
######## Missing driver on net \c0/data_out[19][1]. Patching with GND.
######## Missing driver on net \c0/data_out[19][0]. Patching with GND.
######## Missing driver on net \c0/data_out[18][7]. Patching with GND.
######## Missing driver on net \c0/data_out[18][6]. Patching with GND.
######## Missing driver on net \c0/data_out[18][5]. Patching with GND.
######## Missing driver on net \c0/data_out[18][4]. Patching with GND.
######## Missing driver on net \c0/data_out[18][3]. Patching with GND.
######## Missing driver on net \c0/data_out[18][2]. Patching with GND.
######## Missing driver on net \c0/data_out[18][1]. Patching with GND.
######## Missing driver on net \c0/data_out[18][0]. Patching with GND.
######## Missing driver on net \c0/data_out[17][7]. Patching with GND.
######## Missing driver on net \c0/data_out[17][6]. Patching with GND.
######## Missing driver on net \c0/data_out[17][5]. Patching with GND.
######## Missing driver on net \c0/data_out[17][4]. Patching with GND.
######## Missing driver on net \c0/data_out[17][3]. Patching with GND.
######## Missing driver on net \c0/data_out[17][2]. Patching with GND.
######## Missing driver on net \c0/data_out[17][1]. Patching with GND.
######## Missing driver on net \c0/data_out[17][0]. Patching with GND.
######## Missing driver on net \c0/data_out[16][7]. Patching with GND.
######## Missing driver on net \c0/data_out[16][6]. Patching with GND.
######## Missing driver on net \c0/data_out[16][5]. Patching with GND.
######## Missing driver on net \c0/data_out[16][4]. Patching with GND.
######## Missing driver on net \c0/data_out[16][3]. Patching with GND.
######## Missing driver on net \c0/data_out[16][2]. Patching with GND.
######## Missing driver on net \c0/data_out[16][1]. Patching with GND.
######## Missing driver on net \c0/data_out[16][0]. Patching with GND.
######## Missing driver on net \c0/data_out[15][7]. Patching with GND.
######## Missing driver on net \c0/data_out[15][6]. Patching with GND.
######## Missing driver on net \c0/data_out[15][5]. Patching with GND.
######## Missing driver on net \c0/data_out[15][4]. Patching with GND.
######## Missing driver on net \c0/data_out[15][3]. Patching with GND.
######## Missing driver on net \c0/data_out[15][2]. Patching with GND.
######## Missing driver on net \c0/data_out[15][1]. Patching with GND.
######## Missing driver on net \c0/data_out[15][0]. Patching with GND.
######## Missing driver on net \c0/data_out[14][7]. Patching with GND.
######## Missing driver on net \c0/data_out[14][6]. Patching with GND.
######## Missing driver on net \c0/data_out[14][5]. Patching with GND.
######## Missing driver on net \c0/data_out[14][4]. Patching with GND.
######## Missing driver on net \c0/data_out[14][3]. Patching with GND.
######## Missing driver on net \c0/data_out[14][2]. Patching with GND.
######## Missing driver on net \c0/data_out[14][1]. Patching with GND.
######## Missing driver on net \c0/data_out[14][0]. Patching with GND.
######## Missing driver on net \c0/data_out[13][7]. Patching with GND.
######## Missing driver on net \c0/data_out[13][6]. Patching with GND.
######## Missing driver on net \c0/data_out[13][5]. Patching with GND.
######## Missing driver on net \c0/data_out[13][4]. Patching with GND.
######## Missing driver on net \c0/data_out[13][3]. Patching with GND.
######## Missing driver on net \c0/data_out[13][2]. Patching with GND.
######## Missing driver on net \c0/data_out[13][1]. Patching with GND.
######## Missing driver on net \c0/data_out[13][0]. Patching with GND.
######## Missing driver on net \c0/data_out[12][7]. Patching with GND.
######## Missing driver on net \c0/data_out[12][6]. Patching with GND.
######## Missing driver on net \c0/data_out[12][5]. Patching with GND.
######## Missing driver on net \c0/data_out[12][4]. Patching with GND.
######## Missing driver on net \c0/data_out[12][3]. Patching with GND.
######## Missing driver on net \c0/data_out[12][2]. Patching with GND.
######## Missing driver on net \c0/data_out[12][1]. Patching with GND.
######## Missing driver on net \c0/data_out[12][0]. Patching with GND.
######## Missing driver on net \c0/data_out[11][7]. Patching with GND.
######## Missing driver on net \c0/data_out[11][6]. Patching with GND.
######## Missing driver on net \c0/data_out[11][5]. Patching with GND.
######## Missing driver on net \c0/data_out[11][4]. Patching with GND.
######## Missing driver on net \c0/data_out[11][3]. Patching with GND.
######## Missing driver on net \c0/data_out[11][2]. Patching with GND.
######## Missing driver on net \c0/data_out[11][1]. Patching with GND.
######## Missing driver on net \c0/data_out[11][0]. Patching with GND.
WARNING - synthesis: Bit 0 of Register \quad_counter0/quadAbuf is stuck at Zero
WARNING - synthesis: Bit 1 of Register \quad_counter0/quadAbuf is stuck at Zero
WARNING - synthesis: Bit 2 of Register \quad_counter0/quadAbuf is stuck at Zero
WARNING - synthesis: Bit 3 of Register \quad_counter0/quadAbuf is stuck at Zero
WARNING - synthesis: Bit 4 of Register \quad_counter0/quadAbuf is stuck at Zero
WARNING - synthesis: Bit 5 of Register \quad_counter0/quadAbuf is stuck at Zero
WARNING - synthesis: Bit 6 of Register \quad_counter0/quadAbuf is stuck at Zero
WARNING - synthesis: Bit 7 of Register \quad_counter0/quadAbuf is stuck at Zero
WARNING - synthesis: Bit 8 of Register \quad_counter0/quadAbuf is stuck at Zero
WARNING - synthesis: Bit 9 of Register \quad_counter0/quadAbuf is stuck at Zero
WARNING - synthesis: Bit 10 of Register \quad_counter0/quadAbuf is stuck at Zero
WARNING - synthesis: Bit 11 of Register \quad_counter0/quadAbuf is stuck at Zero
WARNING - synthesis: Bit 12 of Register \quad_counter0/quadAbuf is stuck at Zero
WARNING - synthesis: Bit 13 of Register \quad_counter0/quadAbuf is stuck at Zero
WARNING - synthesis: Bit 14 of Register \quad_counter0/quadAbuf is stuck at Zero
WARNING - synthesis: Bit 15 of Register \quad_counter0/quadAbuf is stuck at Zero
WARNING - synthesis: Bit 16 of Register \quad_counter0/quadAbuf is stuck at Zero
WARNING - synthesis: Bit 17 of Register \quad_counter0/quadAbuf is stuck at Zero
WARNING - synthesis: Bit 18 of Register \quad_counter0/quadAbuf is stuck at Zero
WARNING - synthesis: Bit 19 of Register \quad_counter0/quadAbuf is stuck at Zero
WARNING - synthesis: Bit 20 of Register \quad_counter0/quadAbuf is stuck at Zero
WARNING - synthesis: Bit 21 of Register \quad_counter0/quadAbuf is stuck at Zero
WARNING - synthesis: Bit 22 of Register \quad_counter0/quadAbuf is stuck at Zero
WARNING - synthesis: Bit 23 of Register \quad_counter0/quadAbuf is stuck at Zero
WARNING - synthesis: Bit 24 of Register \quad_counter0/quadAbuf is stuck at Zero
WARNING - synthesis: Bit 25 of Register \quad_counter0/quadAbuf is stuck at Zero
WARNING - synthesis: Bit 26 of Register \quad_counter0/quadAbuf is stuck at Zero
WARNING - synthesis: Bit 27 of Register \quad_counter0/quadAbuf is stuck at Zero
WARNING - synthesis: Bit 28 of Register \quad_counter0/quadAbuf is stuck at Zero
WARNING - synthesis: Bit 29 of Register \quad_counter0/quadAbuf is stuck at Zero
WARNING - synthesis: Bit 30 of Register \quad_counter0/quadAbuf is stuck at Zero
WARNING - synthesis: Bit 31 of Register \quad_counter0/quadAbuf is stuck at Zero
WARNING - synthesis: Bit 0 of Register \quad_counter0/quadBbuf is stuck at Zero
WARNING - synthesis: Bit 1 of Register \quad_counter0/quadBbuf is stuck at Zero
WARNING - synthesis: Bit 2 of Register \quad_counter0/quadBbuf is stuck at Zero
WARNING - synthesis: Bit 3 of Register \quad_counter0/quadBbuf is stuck at Zero
WARNING - synthesis: Bit 4 of Register \quad_counter0/quadBbuf is stuck at Zero
WARNING - synthesis: Bit 5 of Register \quad_counter0/quadBbuf is stuck at Zero
WARNING - synthesis: Bit 6 of Register \quad_counter0/quadBbuf is stuck at Zero
WARNING - synthesis: Bit 7 of Register \quad_counter0/quadBbuf is stuck at Zero
WARNING - synthesis: Bit 8 of Register \quad_counter0/quadBbuf is stuck at Zero
WARNING - synthesis: Bit 9 of Register \quad_counter0/quadBbuf is stuck at Zero
WARNING - synthesis: Bit 10 of Register \quad_counter0/quadBbuf is stuck at Zero
WARNING - synthesis: Bit 11 of Register \quad_counter0/quadBbuf is stuck at Zero
WARNING - synthesis: Bit 12 of Register \quad_counter0/quadBbuf is stuck at Zero
WARNING - synthesis: Bit 13 of Register \quad_counter0/quadBbuf is stuck at Zero
WARNING - synthesis: Bit 14 of Register \quad_counter0/quadBbuf is stuck at Zero
WARNING - synthesis: Bit 15 of Register \quad_counter0/quadBbuf is stuck at Zero
WARNING - synthesis: Bit 16 of Register \quad_counter0/quadBbuf is stuck at Zero
WARNING - synthesis: Bit 17 of Register \quad_counter0/quadBbuf is stuck at Zero
WARNING - synthesis: Bit 18 of Register \quad_counter0/quadBbuf is stuck at Zero
WARNING - synthesis: Bit 19 of Register \quad_counter0/quadBbuf is stuck at Zero
WARNING - synthesis: Bit 20 of Register \quad_counter0/quadBbuf is stuck at Zero
WARNING - synthesis: Bit 21 of Register \quad_counter0/quadBbuf is stuck at Zero
WARNING - synthesis: Bit 22 of Register \quad_counter0/quadBbuf is stuck at Zero
WARNING - synthesis: Bit 23 of Register \quad_counter0/quadBbuf is stuck at Zero
WARNING - synthesis: Bit 24 of Register \quad_counter0/quadBbuf is stuck at Zero
WARNING - synthesis: Bit 25 of Register \quad_counter0/quadBbuf is stuck at Zero
WARNING - synthesis: Bit 26 of Register \quad_counter0/quadBbuf is stuck at Zero
WARNING - synthesis: Bit 27 of Register \quad_counter0/quadBbuf is stuck at Zero
WARNING - synthesis: Bit 28 of Register \quad_counter0/quadBbuf is stuck at Zero
WARNING - synthesis: Bit 29 of Register \quad_counter0/quadBbuf is stuck at Zero
WARNING - synthesis: Bit 30 of Register \quad_counter0/quadBbuf is stuck at Zero
WARNING - synthesis: Bit 31 of Register \quad_counter0/quadBbuf is stuck at Zero
WARNING - synthesis: verilog/coms.v(378): Register \c0/data_out[9][6]_1861 is stuck at One. VDB-5014
WARNING - synthesis: verilog/coms.v(378): Register \c0/data_out[4][7]_1900 is stuck at Zero. VDB-5013
WARNING - synthesis: quad.v(31): Register \quad_counter0/A_31 is stuck at Zero. VDB-5013
WARNING - synthesis: quad.v(34): Register \quad_counter0/A_delayed_33 is stuck at Zero. VDB-5013
WARNING - synthesis: quad.v(35): Register \quad_counter0/B_delayed_34 is stuck at Zero. VDB-5013



WARNING - synthesis: Bit 0 of Register \c0/UART_TRANSMITTER.state is stuck at Zero
WARNING - synthesis: Bit 1 of Register \c0/UART_TRANSMITTER.state is stuck at Zero
WARNING - synthesis: Bit 2 of Register \c0/UART_TRANSMITTER.state is stuck at Zero
WARNING - synthesis: Bit 3 of Register \c0/UART_TRANSMITTER.state is stuck at Zero
WARNING - synthesis: Bit 4 of Register \c0/UART_TRANSMITTER.state is stuck at Zero
WARNING - synthesis: Skipping pad insertion on PIN_4 due to black_box_pad_pin attribute.
WARNING - synthesis: Skipping pad insertion on PIN_5 due to black_box_pad_pin attribute.
WARNING - synthesis: Skipping pad insertion on PIN_6 due to black_box_pad_pin attribute.
WARNING - synthesis: Skipping pad insertion on PIN_10 due to black_box_pad_pin attribute.
WARNING - synthesis: Skipping pad insertion on PIN_11 due to black_box_pad_pin attribute.
WARNING - synthesis: Skipping pad insertion on PIN_12 due to black_box_pad_pin attribute.
WARNING - synthesis: quad.v(46): Register \quad_counter0/count_i0 is stuck at Zero. VDB-5013
WARNING - synthesis: verilog/coms.v(554): Register \c0/rx_crc_i10 is stuck at One. VDB-5014
WARNING - synthesis: verilog/coms.v(554): Register \c0/data_out_frame2[0]__i11 is stuck at Zero. VDB-5013
Applying 1.000000 MHz constraint to all clocks

Writing scf file : template_Implmnt/template.scf

Results of NGD DRC are available in TinyFPGA_B_drc.log.

################### Begin Area Report (TinyFPGA_B)######################
Number of register bits => 477 of 7680 (6 % )
SB_CARRY => 227
SB_DFF => 320
SB_DFFE => 68
SB_DFFESR => 9
SB_DFFESS => 7
SB_DFFSR => 3
SB_DFFSS => 70
SB_GB_IO => 1
SB_IO => 14
SB_LUT4 => 1158
################### End Area Report ##################

################### Begin Clock Report ######################
Clock Nets
Number of Clocks: 1
  Net : CLK_c, loads : 477
Clock Enable Nets
Number of Clock Enables: 0
Top 0 highest fanout Clock Enables:
Highest fanout non-clock nets
Top 10 highest fanout non-clock nets:
  Net : c0/n1203, loads : 68
  Net : c0/UART_TRANSMITTER.state_1, loads : 50
  Net : c0/n11330, loads : 43
  Net : c0/byte_transmit_counter_0, loads : 40
  Net : c0/UART_TRANSMITTER.state_2, loads : 40
  Net : c0/rx/rx_data_ready, loads : 35
  Net : c0/UART_TRANSMITTER.state_0, loads : 34
  Net : c0/n15914, loads : 34
  Net : c0/n15920, loads : 33
  Net : c0/n11334, loads : 31
################### End Clock Report ##################

Timing Report Summary
--------------
--------------------------------------------------------------------------------
Constraint                              |   Constraint|       Actual|Levels
--------------------------------------------------------------------------------
                                        |             |             |
create_clock -period 1000.000000 -name  |             |             |
clk0 [get_nets CLK_c]                   |    1.000 MHz|   14.386 MHz|    44  
                                        |             |             |
--------------------------------------------------------------------------------


All constraints were met.


Peak Memory Usage: 186.469  MB

--------------------------------------------------------------
Elapsed CPU time for LSE flow : 4.485  secs
--------------------------------------------------------------
Current Implementation template_Implmnt its sbt path: /home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 4 seconds


"/media/external/iCEcube2/sbt_backend/bin/linux/opt/edifparser" "/media/external/iCEcube2/sbt_backend/devices/ICE40P08.dev" "/home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/template.edf " "/home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/netlist" "-pCM81" "-y/home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/constraints/pins.pcf " "-s/home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/constraints/clk.sdc " -c --devicename iCE40LP8K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:01:35

Parsing edif file: /home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/template.edf...
Parsing constraint file: /home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/constraints/pins.pcf...
start to read sdc/scf file /home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/template.scf
sdc_reader OK /home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/template.scf
start to read sdc/scf file /home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/constraints/clk.sdc
sdc_reader OK /home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/constraints/clk.sdc
Warning: Property lattice_noprune(1) in the instance hall1_input(ICE_IO) is not valid, it is ignored.
Warning: Property lattice_noprune(1) in the instance hall2_input(ICE_IO) is not valid, it is ignored.
Warning: Property lattice_noprune(1) in the instance hall3_input(ICE_IO) is not valid, it is ignored.
Warning: Property lattice_noprune(1) in the instance rx_input(ICE_IO) is not valid, it is ignored.
Warning: Property lattice_noprune(1) in the instance tx2_output(ICE_IO) is not valid, it is ignored.
Warning: Property lattice_noprune(1) in the instance tx_output(ICE_IO) is not valid, it is ignored.
Stored edif netlist at /home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B...
Warning: The terminal connectivity tx_output:LATCHINPUTVALUE is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity tx_output:INPUTCLK is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity tx_output:OUTPUTCLK is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity tx2_output:LATCHINPUTVALUE is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity tx2_output:INPUTCLK is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity tx2_output:OUTPUTCLK is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity rx_input:LATCHINPUTVALUE is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity rx_input:INPUTCLK is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity rx_input:OUTPUTENABLE is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity rx_input:OUTPUTCLK is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity hall3_input:LATCHINPUTVALUE is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity hall3_input:INPUTCLK is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity hall3_input:OUTPUTENABLE is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity hall3_input:OUTPUTCLK is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity hall2_input:LATCHINPUTVALUE is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity hall2_input:INPUTCLK is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity hall2_input:OUTPUTENABLE is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity hall2_input:OUTPUTCLK is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity hall1_input:LATCHINPUTVALUE is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity hall1_input:INPUTCLK is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity hall1_input:OUTPUTENABLE is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity hall1_input:OUTPUTCLK is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity USBPU_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity PIN_3_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity PIN_2_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity PIN_24_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity PIN_23_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity PIN_22_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity PIN_1_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity LED_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity CLK_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 000001
Warning: The terminal c0.data_out_7[[0__1883:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.data_out_7[[4__1879:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.data_out_7[[3__1880:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.delay_counter_i0_i0:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.data_out_7[[5__1878:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.data_out_7[[2__1881:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.byte_transmit_counter__i0:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.rx.r_Clock_Count__i0:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.rx.r_Clock_Count__i5:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.rx.r_Bit_Index_i1:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.rx.r_Clock_Count__i4:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.rx.r_Bit_Index_i2:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.rx.r_Clock_Count__i6:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.rx.r_Clock_Count__i2:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.rx.r_Rx_DV_52:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.rx.r_Clock_Count__i3:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.rx.r_Clock_Count__i1:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.rx.r_Bit_Index_i0:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.rx.r_Clock_Count__i7:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.tx2.r_Bit_Index_i1:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.tx2.r_Bit_Index_i2:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.tx.r_Tx_Data_i0:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.tx.r_Clock_Count__i8:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.tx.r_Clock_Count__i1:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.tx.r_Clock_Count__i0:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.tx.r_Clock_Count__i2:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.tx.r_Clock_Count__i5:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.tx.r_Tx_Data_i2:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.tx.r_Clock_Count__i6:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.tx.r_Bit_Index_i0:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.tx.r_Clock_Count__i4:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.tx.r_Tx_Data_i3:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.tx.r_Clock_Count__i3:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.tx.r_Tx_Data_i4:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.tx.r_Tx_Data_i6:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.tx.r_Clock_Count__i7:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.tx.r_Tx_Data_i5:E is driven by default driver : VCC, Disconnecting it.

write Timing Constraint to /home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: TinyFPGA_B

EDF Parser run-time: 0 (sec)
edif parser succeed.


"/media/external/iCEcube2/sbt_backend/bin/linux/opt/sbtplacer" --des-lib "/home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --outdir "/home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/placer" --device-file "/media/external/iCEcube2/sbt_backend/devices/ICE40P08.dev" --package CM81 --deviceMarketName iCE40LP8K --sdc-file "/home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/Temp/sbt_temp.sdc" --lib-file "/media/external/iCEcube2/sbt_backend/devices/ice40LP8K.lib" --effort_level std --out-sdc-file "/home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/placer/TinyFPGA_B_pl.sdc"
starting placerrunning placerExecuting : /media/external/iCEcube2/sbt_backend/bin/linux/opt/sbtplacer --des-lib /home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B --outdir /home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/placer --device-file /media/external/iCEcube2/sbt_backend/devices/ICE40P08.dev --package CM81 --deviceMarketName iCE40LP8K --sdc-file /home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/Temp/sbt_temp.sdc --lib-file /media/external/iCEcube2/sbt_backend/devices/ice40LP8K.lib --effort_level std --out-sdc-file /home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/placer/TinyFPGA_B_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:22:02

W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_13, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_14, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_15, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_16, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_17, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_18, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_19, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_20, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_21, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_7, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_8, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_9, as it is not connected to any PAD
I2004: Option and Settings Summary
=============================================================
Device file          - /media/external/iCEcube2/sbt_backend/devices/ICE40P08.dev
Package              - CM81
Design database      - /home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B
SDC file             - /home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/Temp/sbt_temp.sdc
Output directory     - /home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/placer
Timing library       - /media/external/iCEcube2/sbt_backend/devices/ice40LP8K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: /home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B/BFPGA_DESIGN_ep
I2065: Reading device file : /media/external/iCEcube2/sbt_backend/devices/ICE40P08.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	1158
    Number of DFFs      	:	477
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	227
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	14
    Number of GBIOs     	:	1
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0


Phase 1
I2077: Start design legalization
W2216: SB_GB_IO 'CLK_pad' is assigned to a non-GB pin 'B2'. Replacing it with SB_IO 'CLK_pad' and SB_GB 'CLK_pad_gb'

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	2
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	1
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	3
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	6
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.0 (sec)

Phase 3
Warning-1034: Found non-unate timing arc, from pin "PACKAGEPIN" to pin "DIN0" of instance "CLK_pad", in the clock network. Converting the timing arc to positive-unate
SDC-Info-1101: Duty cycle not specified for clock. Assuming 50 percent dutycycle.

Design Statistics after Packing
    Number of LUTs      	:	1165
    Number of DFFs      	:	470
    Number of DFFs packed to IO	:	7
    Number of Carrys    	:	444

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	368
        LUT, DFF and CARRY	:	102
    Combinational LogicCells
        Only LUT         	:	571
        CARRY Only       	:	218
        LUT with CARRY   	:	124
    LogicCells                  :	1383/7680
    PLBs                        :	204/960
    BRAMs                       :	0/32
    IOs and GBIOs               :	15/63
    PLLs                        :	0/1


I2088: Phase 3, elapsed time : 1.2 (sec)

Phase 4
I2088: Phase 4, elapsed time : 0.2 (sec)

Phase 5
I2088: Phase 5, elapsed time : 2.4 (sec)

Phase 6
I2088: Phase 6, elapsed time : 83.8 (sec)

Final Design Statistics
    Number of LUTs      	:	1165
    Number of DFFs      	:	470
    Number of DFFs packed to IO	:	7
    Number of Carrys    	:	444
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	15
    Number of GBIOs     	:	0
    Number of GBs       	:	1
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0

Device Utilization Summary
    LogicCells                  :	1383/7680
    PLBs                        :	266/960
    BRAMs                       :	0/32
    IOs and GBIOs               :	15/63
    PLLs                        :	0/1



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 2
Clock: CLK | Frequency: 17.48 MHz | Target: 16.00 MHz
Clock: TinyFPGA_B|CLK | Frequency: N/A | Target: 1.00 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 88.0 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"/media/external/iCEcube2/sbt_backend/bin/linux/opt/packer" "/media/external/iCEcube2/sbt_backend/devices/ICE40P08.dev" "/home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --package CM81 --outdir "/home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/packer" --DRC_only  --translator "/media/external/iCEcube2/sbt_backend/bin/sdc_translator.tcl" --src_sdc_file "/home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/placer/TinyFPGA_B_pl.sdc" --dst_sdc_file "/home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/packer/TinyFPGA_B_pk.sdc" --devicename iCE40LP8K
starting packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:02:57

Begin Packing...
running packerinitializing finish
Total HPWL cost is 4626
used logic cells: 1383
Design Rule Checking Succeeded

DRC Checker run-time: 0 (sec)
packer succeed.


"/media/external/iCEcube2/sbt_backend/bin/linux/opt/packer" "/media/external/iCEcube2/sbt_backend/devices/ICE40P08.dev" "/home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --package CM81 --outdir "/home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/packer" --translator "/media/external/iCEcube2/sbt_backend/bin/sdc_translator.tcl" --src_sdc_file "/home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/placer/TinyFPGA_B_pl.sdc" --dst_sdc_file "/home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/packer/TinyFPGA_B_pk.sdc" --devicename iCE40LP8K
starting packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:02:57

Begin Packing...
running packerinitializing finish
Total HPWL cost is 4626
used logic cells: 1383
Translating sdc file /home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/placer/TinyFPGA_B_pl.sdc...
Translated sdc file is /home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/packer/TinyFPGA_B_pk.sdc
Packer succeeded

Packer run-time: 2 (sec)
packer succeed.


"/media/external/iCEcube2/sbt_backend/bin/linux/opt/sbrouter" "/media/external/iCEcube2/sbt_backend/devices/ICE40P08.dev" "/home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" "/media/external/iCEcube2/sbt_backend/devices/ice40LP8K.lib" "/home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/packer/TinyFPGA_B_pk.sdc" --outdir "/home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/router" --sdf_file "/home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : /media/external/iCEcube2/sbt_backend/bin/linux/opt/sbrouter /media/external/iCEcube2/sbt_backend/devices/ICE40P08.dev /home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B /media/external/iCEcube2/sbt_backend/devices/ice40LP8K.lib /home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/packer/TinyFPGA_B_pk.sdc --outdir /home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/router --sdf_file /home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:09:33

I1203: Reading Design TinyFPGA_B
Read design time: 0
I1202: Reading Architecture of device iCE40LP8K
SDC-Info-1101: Duty cycle not specified for clock. Assuming 50 percent dutycycle.
Read device time: 8
I1209: Started routing
I1223: Total Nets : 1460 
I1212: Iteration  1 :   257 unrouted : 2 seconds
I1212: Iteration  2 :    23 unrouted : 1 seconds
I1212: Iteration  3 :     5 unrouted : 0 seconds
I1212: Iteration  4 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 4
I1206: Completed routing
I1204: Writing Design TinyFPGA_B
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 13 seconds
 total           341404K
router succeed.

"/media/external/iCEcube2/sbt_backend/bin/linux/opt/netlister" --verilog "/home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.v" --vhdl "/home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.vhd" --lib "/home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --view rt --device "/media/external/iCEcube2/sbt_backend/devices/ICE40P08.dev" --splitio  --in-sdc-file "/home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/packer/TinyFPGA_B_pk.sdc" --out-sdc-file "/home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/netlister/TinyFPGA_B_sbt.sdc"
starting netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:25:37

running netlistGenerating Verilog & VHDL netlist files ...
Writing /home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.v
Writing /home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.vhd
Netlister succeeded.

Netlister run-time: 6 (sec)
netlist succeed.


"/media/external/iCEcube2/sbt_backend/bin/linux/opt/sbtimer" --des-lib "/home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --lib-file "/media/external/iCEcube2/sbt_backend/devices/ice40LP8K.lib" --sdc-file "/home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/netlister/TinyFPGA_B_sbt.sdc" --sdf-file "/home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.sdf" --report-file "/home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/timer/TinyFPGA_B_timing.rpt" --device-file "/media/external/iCEcube2/sbt_backend/devices/ICE40P08.dev" --timing-summary
starting timerrunning timerExecuting : /media/external/iCEcube2/sbt_backend/bin/linux/opt/sbtimer --des-lib /home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B --lib-file /media/external/iCEcube2/sbt_backend/devices/ice40LP8K.lib --sdc-file /home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/netlister/TinyFPGA_B_sbt.sdc --sdf-file /home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.sdf --report-file /home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/timer/TinyFPGA_B_timing.rpt --device-file /media/external/iCEcube2/sbt_backend/devices/ICE40P08.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:08:07

Warning-1034: Found non-unate timing arc, from pin "PADIN" to pin "DIN0" of instance "CLK_pad_preio", in the clock network. Converting the timing arc to positive-unate
SDC-Info-1101: Duty cycle not specified for clock. Assuming 50 percent dutycycle.
Timer run-time: 6 seconds
timer succeed.
timer succeeded.


"/media/external/iCEcube2/sbt_backend/bin/linux/opt/bitmap" "/media/external/iCEcube2/sbt_backend/devices/ICE40P08.dev" --design "/home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --device_name iCE40LP8K --package CM81 --outdir "/home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:24:49

running bitmapBit Stream File Size: 1080760 (1M 31K 440 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 2 (sec)
bitmap succeed.
/media/external/iCEcube2/LSE/bin/lin64/synthesis -f "template_lse.prj"
starting Synthesisrunning SynthesisCopyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2015 Lattice Semiconductor Corporation,  All rights reserved.
Thu Sep 12 23:43:46 2019


Command Line:  /media/external/iCEcube2/LSE/bin/lin64/synthesis -f template_lse.prj 

INFO - synthesis: Lattice Synthesis Engine Launched.
Synthesis options:
The -a option is SBTiCE40.
The -t option is CM81.
The -d option is iCE40LP8K.
                                                          

##########################################################

### Lattice Family : SBTiCE40

### Device  : iCE40LP8K

### Package : CM81

### Number of Logic Cells: 7680

### Number of RAM4k Blocks: 32

### Number of DSP Blocks: 0

### Number of PLLs: 2

### Number of IO Pins: 178

##########################################################

                                                          

Optimization goal = Area
The -top option is not used.
Target frequency = 1.000000 MHz.
Maximum fanout = 10000.
Timing path count = 3
RWCheckOnRam = 0

BRAM utilization = 100.000000 %
DSP usage = true (default)
DSP utilization = 100 % (default)
fsm_encoding_style = auto
resolve_mixed_drivers = 0
fix_gated_clocks = 1

Mux style = auto (Default)
Use Carry Chain = true
carry_chain_length = 0
Loop Limit = 1950.
Use IO Insertion = TRUE
Use IO Reg = AUTO

Resource Sharing = TRUE
Propagate Constants = TRUE
Remove Duplicate Registers = TRUE
Output EDIF file name = template_Implmnt/template.edf.
WARNING - synthesis: Option -force_gsr will be set to false when option -output_edif/-ngo are set
ROM style = auto
RAM style = auto
The -comp option is FALSE.
The -syn option is FALSE.
-p /home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1 (searchpath added)
Verilog design file = verilog/TinyFPGA_B.v
Verilog design file = verilog/uart_rx.v
Verilog design file = verilog/uart_tx.v
Verilog design file = verilog/coms.v
Verilog design file = verilog/motorControl.v
Verilog design file = quad.v
-sdc option: SDC file input not used.
-vh2008

ERROR - synthesis: verilog/TinyFPGA_B.v(144): syntax error near #. VERI-1137
Synthesis failed.
Synthesis batch mode runtime 0 seconds/media/external/iCEcube2/LSE/bin/lin64/synthesis -f "template_lse.prj"
starting Synthesisrunning SynthesisCopyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2015 Lattice Semiconductor Corporation,  All rights reserved.
Thu Sep 12 23:44:20 2019


Command Line:  /media/external/iCEcube2/LSE/bin/lin64/synthesis -f template_lse.prj 

INFO - synthesis: Lattice Synthesis Engine Launched.
Synthesis options:
The -a option is SBTiCE40.
The -t option is CM81.
The -d option is iCE40LP8K.
                                                          

##########################################################

### Lattice Family : SBTiCE40

### Device  : iCE40LP8K

### Package : CM81

### Number of Logic Cells: 7680

### Number of RAM4k Blocks: 32

### Number of DSP Blocks: 0

### Number of PLLs: 2

### Number of IO Pins: 178

##########################################################

                                                          

Optimization goal = Area
The -top option is not used.
Target frequency = 1.000000 MHz.
Maximum fanout = 10000.
Timing path count = 3
RWCheckOnRam = 0

BRAM utilization = 100.000000 %
DSP usage = true (default)
DSP utilization = 100 % (default)
fsm_encoding_style = auto
resolve_mixed_drivers = 0
fix_gated_clocks = 1

Mux style = auto (Default)
Use Carry Chain = true
carry_chain_length = 0
Loop Limit = 1950.
Use IO Insertion = TRUE
Use IO Reg = AUTO

Resource Sharing = TRUE
Propagate Constants = TRUE
Remove Duplicate Registers = TRUE
Output EDIF file name = template_Implmnt/template.edf.
WARNING - synthesis: Option -force_gsr will be set to false when option -output_edif/-ngo are set
ROM style = auto
RAM style = auto
The -comp option is FALSE.
The -syn option is FALSE.
-p /home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1 (searchpath added)
Verilog design file = verilog/TinyFPGA_B.v
Verilog design file = verilog/uart_rx.v
Verilog design file = verilog/uart_tx.v
Verilog design file = verilog/coms.v
Verilog design file = verilog/motorControl.v
Verilog design file = quad.v
-sdc option: SDC file input not used.
-vh2008

ERROR - synthesis: verilog/TinyFPGA_B.v(144): syntax error near #. VERI-1137
Synthesis failed.
Synthesis batch mode runtime 0 seconds/media/external/iCEcube2/LSE/bin/lin64/synthesis -f "template_lse.prj"
starting Synthesisrunning SynthesisCopyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2015 Lattice Semiconductor Corporation,  All rights reserved.
Thu Sep 12 23:44:53 2019


Command Line:  /media/external/iCEcube2/LSE/bin/lin64/synthesis -f template_lse.prj 

INFO - synthesis: Lattice Synthesis Engine Launched.
Synthesis options:
The -a option is SBTiCE40.
The -t option is CM81.
The -d option is iCE40LP8K.
                                                          

##########################################################

### Lattice Family : SBTiCE40

### Device  : iCE40LP8K

### Package : CM81

### Number of Logic Cells: 7680

### Number of RAM4k Blocks: 32

### Number of DSP Blocks: 0

### Number of PLLs: 2

### Number of IO Pins: 178

##########################################################

                                                          

Optimization goal = Area
The -top option is not used.
Target frequency = 1.000000 MHz.
Maximum fanout = 10000.
Timing path count = 3
RWCheckOnRam = 0

BRAM utilization = 100.000000 %
DSP usage = true (default)
DSP utilization = 100 % (default)
fsm_encoding_style = auto
resolve_mixed_drivers = 0
fix_gated_clocks = 1

Mux style = auto (Default)
Use Carry Chain = true
carry_chain_length = 0
Loop Limit = 1950.
Use IO Insertion = TRUE
Use IO Reg = AUTO

Resource Sharing = TRUE
Propagate Constants = TRUE
Remove Duplicate Registers = TRUE
Output EDIF file name = template_Implmnt/template.edf.
WARNING - synthesis: Option -force_gsr will be set to false when option -output_edif/-ngo are set
ROM style = auto
RAM style = auto
The -comp option is FALSE.
The -syn option is FALSE.
-p /home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1 (searchpath added)
Verilog design file = verilog/TinyFPGA_B.v
Verilog design file = verilog/uart_rx.v
Verilog design file = verilog/uart_tx.v
Verilog design file = verilog/coms.v
Verilog design file = verilog/motorControl.v
Verilog design file = quad.v
-sdc option: SDC file input not used.
-vh2008

ERROR - synthesis: verilog/TinyFPGA_B.v(144): syntax error near =. VERI-1137
Synthesis failed.
Synthesis batch mode runtime 0 seconds/media/external/iCEcube2/LSE/bin/lin64/synthesis -f "template_lse.prj"
starting Synthesisrunning SynthesisCopyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2015 Lattice Semiconductor Corporation,  All rights reserved.
Thu Sep 12 23:45:04 2019


Command Line:  /media/external/iCEcube2/LSE/bin/lin64/synthesis -f template_lse.prj 

INFO - synthesis: Lattice Synthesis Engine Launched.
Synthesis options:
The -a option is SBTiCE40.
The -t option is CM81.
The -d option is iCE40LP8K.
                                                          

##########################################################

### Lattice Family : SBTiCE40

### Device  : iCE40LP8K

### Package : CM81

### Number of Logic Cells: 7680

### Number of RAM4k Blocks: 32

### Number of DSP Blocks: 0

### Number of PLLs: 2

### Number of IO Pins: 178

##########################################################

                                                          

Optimization goal = Area
The -top option is not used.
Target frequency = 1.000000 MHz.
Maximum fanout = 10000.
Timing path count = 3
RWCheckOnRam = 0

BRAM utilization = 100.000000 %
DSP usage = true (default)
DSP utilization = 100 % (default)
fsm_encoding_style = auto
resolve_mixed_drivers = 0
fix_gated_clocks = 1

Mux style = auto (Default)
Use Carry Chain = true
carry_chain_length = 0
Loop Limit = 1950.
Use IO Insertion = TRUE
Use IO Reg = AUTO

Resource Sharing = TRUE
Propagate Constants = TRUE
Remove Duplicate Registers = TRUE
Output EDIF file name = template_Implmnt/template.edf.
WARNING - synthesis: Option -force_gsr will be set to false when option -output_edif/-ngo are set
ROM style = auto
RAM style = auto
The -comp option is FALSE.
The -syn option is FALSE.
-p /home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1 (searchpath added)
Verilog design file = verilog/TinyFPGA_B.v
Verilog design file = verilog/uart_rx.v
Verilog design file = verilog/uart_tx.v
Verilog design file = verilog/coms.v
Verilog design file = verilog/motorControl.v
Verilog design file = quad.v
-sdc option: SDC file input not used.
-vh2008

WARNING - synthesis: Setting TinyFPGA_B as the top-level module. To specify the top-level module explicitly, use the -top option.
Technology check ok...

Analyzing Verilog file /media/external/iCEcube2/LSE/userware/unix/SYNTHESIS_HEADERS/machxo2.v. VERI-1482
Analyzing Verilog file /media/external/iCEcube2/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v. VERI-1482
Compile design.
Compile Design Begin
Analyzing Verilog file verilog/TinyFPGA_B.v. VERI-1482
WARNING - synthesis: verilog/TinyFPGA_B.v(122): identifier PHASES is used before its declaration. VERI-1875
WARNING - synthesis: verilog/TinyFPGA_B.v(123): identifier PHASES is used before its declaration. VERI-1875
WARNING - synthesis: verilog/TinyFPGA_B.v(124): identifier PHASES is used before its declaration. VERI-1875
WARNING - synthesis: verilog/TinyFPGA_B.v(125): identifier PHASES is used before its declaration. VERI-1875
WARNING - synthesis: verilog/TinyFPGA_B.v(126): identifier PHASES is used before its declaration. VERI-1875
WARNING - synthesis: verilog/TinyFPGA_B.v(127): identifier PHASES is used before its declaration. VERI-1875
Analyzing Verilog file verilog/uart_rx.v. VERI-1482
Analyzing Verilog file verilog/uart_tx.v. VERI-1482
Analyzing Verilog file verilog/coms.v. VERI-1482
Analyzing Verilog file verilog/motorControl.v. VERI-1482
Analyzing Verilog file quad.v. VERI-1482
Analyzing Verilog file /media/external/iCEcube2/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v. VERI-1482
WARNING - synthesis: /media/external/iCEcube2/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(79): assignment to input EVERI-1214
WARNING - synthesis: /media/external/iCEcube2/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(88): assignment to input EVERI-1214
WARNING - synthesis: /media/external/iCEcube2/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(98): assignment to input EVERI-1214
WARNING - synthesis: /media/external/iCEcube2/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(108): assignment to input EVERI-1214
WARNING - synthesis: /media/external/iCEcube2/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(118): assignment to input EVERI-1214
WARNING - synthesis: /media/external/iCEcube2/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(170): assignment to input EVERI-1214
WARNING - synthesis: /media/external/iCEcube2/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(179): assignment to input EVERI-1214
WARNING - synthesis: /media/external/iCEcube2/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(189): assignment to input EVERI-1214
WARNING - synthesis: /media/external/iCEcube2/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(199): assignment to input EVERI-1214
WARNING - synthesis: /media/external/iCEcube2/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(209): assignment to input EVERI-1214
WARNING - synthesis: /media/external/iCEcube2/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(3725): empty port in module declaration. VERI-1294
Top module name (Verilog): TinyFPGA_B
INFO - synthesis: verilog/TinyFPGA_B.v(2): compiling module TinyFPGA_B. VERI-1018
INFO - synthesis: /media/external/iCEcube2/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(502): compiling module SB_IO(PIN_TYPE=6'b101001,PULLUP=1'b1). VERI-1018
INFO - synthesis: /media/external/iCEcube2/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(502): compiling module SB_IO(PIN_TYPE=6'b01,PULLUP=1'b1). VERI-1018
WARNING - synthesis: verilog/TinyFPGA_B.v(71): expression size 32 truncated to fit in target size 26. VERI-1209
INFO - synthesis: verilog/coms.v(1): compiling module coms. VERI-1018
INFO - synthesis: verilog/uart_tx.v(14): compiling module uart_tx. VERI-1018
WARNING - synthesis: verilog/uart_tx.v(70): expression size 32 truncated to fit in target size 9. VERI-1209
WARNING - synthesis: verilog/uart_tx.v(88): expression size 32 truncated to fit in target size 9. VERI-1209
WARNING - synthesis: verilog/uart_tx.v(98): expression size 32 truncated to fit in target size 3. VERI-1209
WARNING - synthesis: verilog/uart_tx.v(118): expression size 32 truncated to fit in target size 9. VERI-1209
WARNING - synthesis: verilog/coms.v(297): expression size 32 truncated to fit in target size 8. VERI-1209
WARNING - synthesis: verilog/coms.v(309): expression size 32 truncated to fit in target size 14. VERI-1209
WARNING - synthesis: verilog/coms.v(331): expression size 32 truncated to fit in target size 8. VERI-1209
WARNING - synthesis: verilog/coms.v(342): expression size 32 truncated to fit in target size 14. VERI-1209
WARNING - synthesis: verilog/coms.v(361): expression size 32 truncated to fit in target size 8. VERI-1209
WARNING - synthesis: verilog/coms.v(372): expression size 32 truncated to fit in target size 14. VERI-1209
INFO - synthesis: verilog/uart_rx.v(14): compiling module uart_rx. VERI-1018
WARNING - synthesis: verilog/uart_rx.v(80): expression size 32 truncated to fit in target size 8. VERI-1209
WARNING - synthesis: verilog/uart_rx.v(91): expression size 32 truncated to fit in target size 8. VERI-1209
WARNING - synthesis: verilog/uart_rx.v(102): expression size 32 truncated to fit in target size 3. VERI-1209
WARNING - synthesis: verilog/uart_rx.v(120): expression size 32 truncated to fit in target size 8. VERI-1209
WARNING - synthesis: verilog/coms.v(396): index 152 is out of range [151:0] for data_in_field. VERI-1216
WARNING - synthesis: verilog/coms.v(402): index 152 is out of range [151:0] for data_out_field2. VERI-1216
WARNING - synthesis: verilog/coms.v(492): expression size 32 truncated to fit in target size 8. VERI-1209
WARNING - synthesis: verilog/coms.v(21): net data_out[20][7] does not have a driver. VDB-1002
INFO - synthesis: verilog/motorControl.v(1): compiling module motorControl. VERI-1018
WARNING - synthesis: verilog/motorControl.v(82): expression size 32 truncated to fit in target size 10. VERI-1209
INFO - synthesis: quad.v(3): compiling module quad(BUFFER_LENGTH=40). VERI-1018
WARNING - synthesis: quad.v(15): index 39 is out of range [31:0] for quadAbuf. VERI-1216
WARNING - synthesis: quad.v(16): index 39 is out of range [31:0] for quadBbuf. VERI-1216
WARNING - synthesis: quad.v(18): index 39 is out of range [31:0] for quadAbuf. VERI-1216
WARNING - synthesis: quad.v(18): index 38 is out of range [31:0] for quadAbuf. VERI-1216
WARNING - synthesis: quad.v(19): index 39 is out of range [31:0] for quadBbuf. VERI-1216
WARNING - synthesis: quad.v(19): index 38 is out of range [31:0] for quadBbuf. VERI-1216
WARNING - synthesis: verilog/TinyFPGA_B.v(45): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/TinyFPGA_B.v(53): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/TinyFPGA_B.v(61): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/TinyFPGA_B.v(94): input port ID[7] is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/TinyFPGA_B.v(104): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/TinyFPGA_B.v(112): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/TinyFPGA_B.v(120): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
Last elaborated design is TinyFPGA_B()
Loading NGL library '/media/external/iCEcube2/LSE/xo2c00/data/xo2clib.ngl'...
Loading NGL library '/media/external/iCEcube2/LSE/or5g00/data/orc5glib.ngl'...
Top-level module name = TinyFPGA_B.
WARNING - synthesis: verilog/TinyFPGA_B.v(45): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/TinyFPGA_B.v(53): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/TinyFPGA_B.v(61): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/TinyFPGA_B.v(94): input port ID[7] is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/TinyFPGA_B.v(104): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/TinyFPGA_B.v(112): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/TinyFPGA_B.v(120): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/coms.v(21): net data_out[20][7] does not have a driver. VDB-1002
######## Converting I/O port PIN_1 to output.
######## Converting I/O port PIN_2 to output.
######## Converting I/O port PIN_3 to output.
######## Converting I/O port PIN_7 to input.
######## Converting I/O port PIN_8 to input.
######## Converting I/O port PIN_9 to input.
######## Converting I/O port PIN_13 to input.
######## Converting I/O port PIN_14 to input.
######## Converting I/O port PIN_15 to input.
######## Converting I/O port PIN_16 to input.
######## Converting I/O port PIN_17 to input.
######## Converting I/O port PIN_18 to input.
######## Converting I/O port PIN_19 to input.
######## Converting I/O port PIN_20 to input.
######## Converting I/O port PIN_21 to input.
######## Converting I/O port PIN_22 to output.
######## Converting I/O port PIN_23 to output.
######## Converting I/O port PIN_24 to output.
WARNING - synthesis: verilog/coms.v(9): net \c0/ID[7] does not have a driver. VDB-1002
######## Missing driver on net \c0/ID[7]. Patching with GND.
######## Missing driver on net \c0/ID[6]. Patching with GND.
######## Missing driver on net \c0/ID[5]. Patching with GND.
######## Missing driver on net \c0/ID[4]. Patching with GND.
######## Missing driver on net \c0/ID[3]. Patching with GND.
######## Missing driver on net \c0/ID[2]. Patching with GND.
######## Missing driver on net \c0/ID[1]. Patching with GND.
######## Missing driver on net \c0/ID[0]. Patching with GND.
######## Missing driver on net \c0/data_out[20][7]. Patching with GND.
######## Missing driver on net \c0/data_out[20][6]. Patching with GND.
######## Missing driver on net \c0/data_out[20][5]. Patching with GND.
######## Missing driver on net \c0/data_out[20][4]. Patching with GND.
######## Missing driver on net \c0/data_out[20][3]. Patching with GND.
######## Missing driver on net \c0/data_out[20][2]. Patching with GND.
######## Missing driver on net \c0/data_out[20][1]. Patching with GND.
######## Missing driver on net \c0/data_out[20][0]. Patching with GND.
######## Missing driver on net \c0/data_out[19][7]. Patching with GND.
######## Missing driver on net \c0/data_out[19][6]. Patching with GND.
######## Missing driver on net \c0/data_out[19][5]. Patching with GND.
######## Missing driver on net \c0/data_out[19][4]. Patching with GND.
######## Missing driver on net \c0/data_out[19][3]. Patching with GND.
######## Missing driver on net \c0/data_out[19][2]. Patching with GND.
######## Missing driver on net \c0/data_out[19][1]. Patching with GND.
######## Missing driver on net \c0/data_out[19][0]. Patching with GND.
######## Missing driver on net \c0/data_out[18][7]. Patching with GND.
######## Missing driver on net \c0/data_out[18][6]. Patching with GND.
######## Missing driver on net \c0/data_out[18][5]. Patching with GND.
######## Missing driver on net \c0/data_out[18][4]. Patching with GND.
######## Missing driver on net \c0/data_out[18][3]. Patching with GND.
######## Missing driver on net \c0/data_out[18][2]. Patching with GND.
######## Missing driver on net \c0/data_out[18][1]. Patching with GND.
######## Missing driver on net \c0/data_out[18][0]. Patching with GND.
######## Missing driver on net \c0/data_out[17][7]. Patching with GND.
######## Missing driver on net \c0/data_out[17][6]. Patching with GND.
######## Missing driver on net \c0/data_out[17][5]. Patching with GND.
######## Missing driver on net \c0/data_out[17][4]. Patching with GND.
######## Missing driver on net \c0/data_out[17][3]. Patching with GND.
######## Missing driver on net \c0/data_out[17][2]. Patching with GND.
######## Missing driver on net \c0/data_out[17][1]. Patching with GND.
######## Missing driver on net \c0/data_out[17][0]. Patching with GND.
######## Missing driver on net \c0/data_out[16][7]. Patching with GND.
######## Missing driver on net \c0/data_out[16][6]. Patching with GND.
######## Missing driver on net \c0/data_out[16][5]. Patching with GND.
######## Missing driver on net \c0/data_out[16][4]. Patching with GND.
######## Missing driver on net \c0/data_out[16][3]. Patching with GND.
######## Missing driver on net \c0/data_out[16][2]. Patching with GND.
######## Missing driver on net \c0/data_out[16][1]. Patching with GND.
######## Missing driver on net \c0/data_out[16][0]. Patching with GND.
######## Missing driver on net \c0/data_out[15][7]. Patching with GND.
######## Missing driver on net \c0/data_out[15][6]. Patching with GND.
######## Missing driver on net \c0/data_out[15][5]. Patching with GND.
######## Missing driver on net \c0/data_out[15][4]. Patching with GND.
######## Missing driver on net \c0/data_out[15][3]. Patching with GND.
######## Missing driver on net \c0/data_out[15][2]. Patching with GND.
######## Missing driver on net \c0/data_out[15][1]. Patching with GND.
######## Missing driver on net \c0/data_out[15][0]. Patching with GND.
######## Missing driver on net \c0/data_out[14][7]. Patching with GND.
######## Missing driver on net \c0/data_out[14][6]. Patching with GND.
######## Missing driver on net \c0/data_out[14][5]. Patching with GND.
######## Missing driver on net \c0/data_out[14][4]. Patching with GND.
######## Missing driver on net \c0/data_out[14][3]. Patching with GND.
######## Missing driver on net \c0/data_out[14][2]. Patching with GND.
######## Missing driver on net \c0/data_out[14][1]. Patching with GND.
######## Missing driver on net \c0/data_out[14][0]. Patching with GND.
######## Missing driver on net \c0/data_out[13][7]. Patching with GND.
######## Missing driver on net \c0/data_out[13][6]. Patching with GND.
######## Missing driver on net \c0/data_out[13][5]. Patching with GND.
######## Missing driver on net \c0/data_out[13][4]. Patching with GND.
######## Missing driver on net \c0/data_out[13][3]. Patching with GND.
######## Missing driver on net \c0/data_out[13][2]. Patching with GND.
######## Missing driver on net \c0/data_out[13][1]. Patching with GND.
######## Missing driver on net \c0/data_out[13][0]. Patching with GND.
######## Missing driver on net \c0/data_out[12][7]. Patching with GND.
######## Missing driver on net \c0/data_out[12][6]. Patching with GND.
######## Missing driver on net \c0/data_out[12][5]. Patching with GND.
######## Missing driver on net \c0/data_out[12][4]. Patching with GND.
######## Missing driver on net \c0/data_out[12][3]. Patching with GND.
######## Missing driver on net \c0/data_out[12][2]. Patching with GND.
######## Missing driver on net \c0/data_out[12][1]. Patching with GND.
######## Missing driver on net \c0/data_out[12][0]. Patching with GND.
######## Missing driver on net \c0/data_out[11][7]. Patching with GND.
######## Missing driver on net \c0/data_out[11][6]. Patching with GND.
######## Missing driver on net \c0/data_out[11][5]. Patching with GND.
######## Missing driver on net \c0/data_out[11][4]. Patching with GND.
######## Missing driver on net \c0/data_out[11][3]. Patching with GND.
######## Missing driver on net \c0/data_out[11][2]. Patching with GND.
######## Missing driver on net \c0/data_out[11][1]. Patching with GND.
######## Missing driver on net \c0/data_out[11][0]. Patching with GND.
WARNING - synthesis: Bit 0 of Register \quad_counter0/quadAbuf is stuck at Zero
WARNING - synthesis: Bit 1 of Register \quad_counter0/quadAbuf is stuck at Zero
WARNING - synthesis: Bit 2 of Register \quad_counter0/quadAbuf is stuck at Zero
WARNING - synthesis: Bit 3 of Register \quad_counter0/quadAbuf is stuck at Zero
WARNING - synthesis: Bit 4 of Register \quad_counter0/quadAbuf is stuck at Zero
WARNING - synthesis: Bit 5 of Register \quad_counter0/quadAbuf is stuck at Zero
WARNING - synthesis: Bit 6 of Register \quad_counter0/quadAbuf is stuck at Zero
WARNING - synthesis: Bit 7 of Register \quad_counter0/quadAbuf is stuck at Zero
WARNING - synthesis: Bit 8 of Register \quad_counter0/quadAbuf is stuck at Zero
WARNING - synthesis: Bit 9 of Register \quad_counter0/quadAbuf is stuck at Zero
WARNING - synthesis: Bit 10 of Register \quad_counter0/quadAbuf is stuck at Zero
WARNING - synthesis: Bit 11 of Register \quad_counter0/quadAbuf is stuck at Zero
WARNING - synthesis: Bit 12 of Register \quad_counter0/quadAbuf is stuck at Zero
WARNING - synthesis: Bit 13 of Register \quad_counter0/quadAbuf is stuck at Zero
WARNING - synthesis: Bit 14 of Register \quad_counter0/quadAbuf is stuck at Zero
WARNING - synthesis: Bit 15 of Register \quad_counter0/quadAbuf is stuck at Zero
WARNING - synthesis: Bit 16 of Register \quad_counter0/quadAbuf is stuck at Zero
WARNING - synthesis: Bit 17 of Register \quad_counter0/quadAbuf is stuck at Zero
WARNING - synthesis: Bit 18 of Register \quad_counter0/quadAbuf is stuck at Zero
WARNING - synthesis: Bit 19 of Register \quad_counter0/quadAbuf is stuck at Zero
WARNING - synthesis: Bit 20 of Register \quad_counter0/quadAbuf is stuck at Zero
WARNING - synthesis: Bit 21 of Register \quad_counter0/quadAbuf is stuck at Zero
WARNING - synthesis: Bit 22 of Register \quad_counter0/quadAbuf is stuck at Zero
WARNING - synthesis: Bit 23 of Register \quad_counter0/quadAbuf is stuck at Zero
WARNING - synthesis: Bit 24 of Register \quad_counter0/quadAbuf is stuck at Zero
WARNING - synthesis: Bit 25 of Register \quad_counter0/quadAbuf is stuck at Zero
WARNING - synthesis: Bit 26 of Register \quad_counter0/quadAbuf is stuck at Zero
WARNING - synthesis: Bit 27 of Register \quad_counter0/quadAbuf is stuck at Zero
WARNING - synthesis: Bit 28 of Register \quad_counter0/quadAbuf is stuck at Zero
WARNING - synthesis: Bit 29 of Register \quad_counter0/quadAbuf is stuck at Zero
WARNING - synthesis: Bit 30 of Register \quad_counter0/quadAbuf is stuck at Zero
WARNING - synthesis: Bit 31 of Register \quad_counter0/quadAbuf is stuck at Zero
WARNING - synthesis: Bit 0 of Register \quad_counter0/quadBbuf is stuck at Zero
WARNING - synthesis: Bit 1 of Register \quad_counter0/quadBbuf is stuck at Zero
WARNING - synthesis: Bit 2 of Register \quad_counter0/quadBbuf is stuck at Zero
WARNING - synthesis: Bit 3 of Register \quad_counter0/quadBbuf is stuck at Zero
WARNING - synthesis: Bit 4 of Register \quad_counter0/quadBbuf is stuck at Zero
WARNING - synthesis: Bit 5 of Register \quad_counter0/quadBbuf is stuck at Zero
WARNING - synthesis: Bit 6 of Register \quad_counter0/quadBbuf is stuck at Zero
WARNING - synthesis: Bit 7 of Register \quad_counter0/quadBbuf is stuck at Zero
WARNING - synthesis: Bit 8 of Register \quad_counter0/quadBbuf is stuck at Zero
WARNING - synthesis: Bit 9 of Register \quad_counter0/quadBbuf is stuck at Zero
WARNING - synthesis: Bit 10 of Register \quad_counter0/quadBbuf is stuck at Zero
WARNING - synthesis: Bit 11 of Register \quad_counter0/quadBbuf is stuck at Zero
WARNING - synthesis: Bit 12 of Register \quad_counter0/quadBbuf is stuck at Zero
WARNING - synthesis: Bit 13 of Register \quad_counter0/quadBbuf is stuck at Zero
WARNING - synthesis: Bit 14 of Register \quad_counter0/quadBbuf is stuck at Zero
WARNING - synthesis: Bit 15 of Register \quad_counter0/quadBbuf is stuck at Zero
WARNING - synthesis: Bit 16 of Register \quad_counter0/quadBbuf is stuck at Zero
WARNING - synthesis: Bit 17 of Register \quad_counter0/quadBbuf is stuck at Zero
WARNING - synthesis: Bit 18 of Register \quad_counter0/quadBbuf is stuck at Zero
WARNING - synthesis: Bit 19 of Register \quad_counter0/quadBbuf is stuck at Zero
WARNING - synthesis: Bit 20 of Register \quad_counter0/quadBbuf is stuck at Zero
WARNING - synthesis: Bit 21 of Register \quad_counter0/quadBbuf is stuck at Zero
WARNING - synthesis: Bit 22 of Register \quad_counter0/quadBbuf is stuck at Zero
WARNING - synthesis: Bit 23 of Register \quad_counter0/quadBbuf is stuck at Zero
WARNING - synthesis: Bit 24 of Register \quad_counter0/quadBbuf is stuck at Zero
WARNING - synthesis: Bit 25 of Register \quad_counter0/quadBbuf is stuck at Zero
WARNING - synthesis: Bit 26 of Register \quad_counter0/quadBbuf is stuck at Zero
WARNING - synthesis: Bit 27 of Register \quad_counter0/quadBbuf is stuck at Zero
WARNING - synthesis: Bit 28 of Register \quad_counter0/quadBbuf is stuck at Zero
WARNING - synthesis: Bit 29 of Register \quad_counter0/quadBbuf is stuck at Zero
WARNING - synthesis: Bit 30 of Register \quad_counter0/quadBbuf is stuck at Zero
WARNING - synthesis: Bit 31 of Register \quad_counter0/quadBbuf is stuck at Zero
WARNING - synthesis: verilog/coms.v(378): Register \c0/data_out[9][6]_1861 is stuck at One. VDB-5014
WARNING - synthesis: verilog/coms.v(378): Register \c0/data_out[4][7]_1900 is stuck at Zero. VDB-5013
WARNING - synthesis: quad.v(31): Register \quad_counter0/A_31 is stuck at Zero. VDB-5013
WARNING - synthesis: quad.v(34): Register \quad_counter0/A_delayed_33 is stuck at Zero. VDB-5013
WARNING - synthesis: quad.v(35): Register \quad_counter0/B_delayed_34 is stuck at Zero. VDB-5013



WARNING - synthesis: Bit 0 of Register \c0/UART_TRANSMITTER.state is stuck at Zero
WARNING - synthesis: Bit 1 of Register \c0/UART_TRANSMITTER.state is stuck at Zero
WARNING - synthesis: Bit 2 of Register \c0/UART_TRANSMITTER.state is stuck at Zero
WARNING - synthesis: Bit 3 of Register \c0/UART_TRANSMITTER.state is stuck at Zero
WARNING - synthesis: Bit 4 of Register \c0/UART_TRANSMITTER.state is stuck at Zero
WARNING - synthesis: Skipping pad insertion on PIN_4 due to black_box_pad_pin attribute.
WARNING - synthesis: Skipping pad insertion on PIN_5 due to black_box_pad_pin attribute.
WARNING - synthesis: Skipping pad insertion on PIN_6 due to black_box_pad_pin attribute.
WARNING - synthesis: Skipping pad insertion on PIN_10 due to black_box_pad_pin attribute.
WARNING - synthesis: Skipping pad insertion on PIN_11 due to black_box_pad_pin attribute.
WARNING - synthesis: Skipping pad insertion on PIN_12 due to black_box_pad_pin attribute.
WARNING - synthesis: quad.v(46): Register \quad_counter0/count_i0 is stuck at Zero. VDB-5013
WARNING - synthesis: verilog/coms.v(554): Register \c0/rx_crc_i10 is stuck at One. VDB-5014
WARNING - synthesis: verilog/coms.v(554): Register \c0/data_out_frame2[0]__i11 is stuck at Zero. VDB-5013
Applying 1.000000 MHz constraint to all clocks

Writing scf file : template_Implmnt/template.scf

Results of NGD DRC are available in TinyFPGA_B_drc.log.

################### Begin Area Report (TinyFPGA_B)######################
Number of register bits => 481 of 7680 (6 % )
SB_CARRY => 229
SB_DFF => 322
SB_DFFE => 70
SB_DFFESR => 9
SB_DFFESS => 7
SB_DFFSR => 3
SB_DFFSS => 70
SB_GB_IO => 1
SB_IO => 14
SB_LUT4 => 1168
################### End Area Report ##################

################### Begin Clock Report ######################
Clock Nets
Number of Clocks: 1
  Net : CLK_c, loads : 481
Clock Enable Nets
Number of Clock Enables: 0
Top 0 highest fanout Clock Enables:
Highest fanout non-clock nets
Top 10 highest fanout non-clock nets:
  Net : c0/n19017, loads : 61
  Net : c0/UART_TRANSMITTER.state_2, loads : 56
  Net : c0/UART_TRANSMITTER.state_1, loads : 52
  Net : c0/UART_TRANSMITTER.state_0, loads : 43
  Net : c0/n3898, loads : 40
  Net : c0/byte_transmit_counter_0, loads : 37
  Net : c0/rx/rx_data_ready, loads : 35
  Net : c0/n11172, loads : 35
  Net : c0/n10515, loads : 35
  Net : c0/n63, loads : 33
################### End Clock Report ##################

Timing Report Summary
--------------
--------------------------------------------------------------------------------
Constraint                              |   Constraint|       Actual|Levels
--------------------------------------------------------------------------------
                                        |             |             |
create_clock -period 1000.000000 -name  |             |             |
clk0 [get_nets CLK_c]                   |    1.000 MHz|   13.674 MHz|    46  
                                        |             |             |
--------------------------------------------------------------------------------


All constraints were met.


Peak Memory Usage: 186.738  MB

--------------------------------------------------------------
Elapsed CPU time for LSE flow : 4.339  secs
--------------------------------------------------------------
Current Implementation template_Implmnt its sbt path: /home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 4 seconds


"/media/external/iCEcube2/sbt_backend/bin/linux/opt/edifparser" "/media/external/iCEcube2/sbt_backend/devices/ICE40P08.dev" "/home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/template.edf " "/home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/netlist" "-pCM81" "-y/home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/constraints/pins.pcf " "-s/home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/constraints/clk.sdc " -c --devicename iCE40LP8K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:01:35

Parsing edif file: /home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/template.edf...
Parsing constraint file: /home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/constraints/pins.pcf...
start to read sdc/scf file /home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/template.scf
sdc_reader OK /home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/template.scf
start to read sdc/scf file /home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/constraints/clk.sdc
sdc_reader OK /home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/constraints/clk.sdc
Warning: Property lattice_noprune(1) in the instance hall1_input(ICE_IO) is not valid, it is ignored.
Warning: Property lattice_noprune(1) in the instance hall2_input(ICE_IO) is not valid, it is ignored.
Warning: Property lattice_noprune(1) in the instance hall3_input(ICE_IO) is not valid, it is ignored.
Warning: Property lattice_noprune(1) in the instance rx_input(ICE_IO) is not valid, it is ignored.
Warning: Property lattice_noprune(1) in the instance tx2_output(ICE_IO) is not valid, it is ignored.
Warning: Property lattice_noprune(1) in the instance tx_output(ICE_IO) is not valid, it is ignored.
Stored edif netlist at /home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B...
Warning: The terminal connectivity tx_output:LATCHINPUTVALUE is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity tx_output:INPUTCLK is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity tx_output:OUTPUTCLK is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity tx2_output:LATCHINPUTVALUE is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity tx2_output:INPUTCLK is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity tx2_output:OUTPUTCLK is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity rx_input:LATCHINPUTVALUE is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity rx_input:INPUTCLK is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity rx_input:OUTPUTENABLE is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity rx_input:OUTPUTCLK is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity hall3_input:LATCHINPUTVALUE is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity hall3_input:INPUTCLK is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity hall3_input:OUTPUTENABLE is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity hall3_input:OUTPUTCLK is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity hall2_input:LATCHINPUTVALUE is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity hall2_input:INPUTCLK is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity hall2_input:OUTPUTENABLE is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity hall2_input:OUTPUTCLK is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity hall1_input:LATCHINPUTVALUE is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity hall1_input:INPUTCLK is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity hall1_input:OUTPUTENABLE is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity hall1_input:OUTPUTCLK is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity USBPU_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity PIN_3_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity PIN_2_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity PIN_24_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity PIN_23_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity PIN_22_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity PIN_1_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity LED_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity CLK_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 000001
Warning: The terminal c0.delay_counter_i0_i10:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.delay_counter_i0_i0:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.delay_counter_i0_i9:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.delay_counter_i0_i11:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.delay_counter_i0_i12:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.byte_transmit_counter__i0:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.delay_counter_i0_i13:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.data_out_7[[0__1883:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.rx.r_Clock_Count__i7:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.rx.r_Clock_Count__i3:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.rx.r_Bit_Index_i2:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.rx.r_Clock_Count__i6:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.rx.r_Clock_Count__i5:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.rx.r_Clock_Count__i1:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.rx.r_Rx_DV_52:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.rx.r_Clock_Count__i2:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.rx.r_Bit_Index_i0:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.rx.r_Bit_Index_i1:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.rx.r_Clock_Count__i4:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.tx2.r_Bit_Index_i1:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.tx2.r_Bit_Index_i0:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.tx2.r_Bit_Index_i2:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.tx.r_Tx_Data_i0:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.tx.r_Clock_Count__i5:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.tx.r_Clock_Count__i7:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.tx.r_Tx_Data_i7:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.tx.r_Tx_Data_i3:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.tx.r_Tx_Data_i5:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.tx.r_Bit_Index_i2:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.tx.r_Clock_Count__i3:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.tx.r_Clock_Count__i1:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.tx.r_Bit_Index_i0:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.tx.r_Tx_Data_i1:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.tx.r_Bit_Index_i1:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.tx.r_Tx_Data_i6:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.tx.r_Clock_Count__i2:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.tx.r_Clock_Count__i6:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.tx.r_Clock_Count__i4:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.tx.r_Tx_Data_i2:E is driven by default driver : VCC, Disconnecting it.

write Timing Constraint to /home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: TinyFPGA_B

EDF Parser run-time: 1 (sec)
edif parser succeed.


"/media/external/iCEcube2/sbt_backend/bin/linux/opt/sbtplacer" --des-lib "/home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --outdir "/home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/placer" --device-file "/media/external/iCEcube2/sbt_backend/devices/ICE40P08.dev" --package CM81 --deviceMarketName iCE40LP8K --sdc-file "/home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/Temp/sbt_temp.sdc" --lib-file "/media/external/iCEcube2/sbt_backend/devices/ice40LP8K.lib" --effort_level std --out-sdc-file "/home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/placer/TinyFPGA_B_pl.sdc"
starting placerrunning placerExecuting : /media/external/iCEcube2/sbt_backend/bin/linux/opt/sbtplacer --des-lib /home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B --outdir /home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/placer --device-file /media/external/iCEcube2/sbt_backend/devices/ICE40P08.dev --package CM81 --deviceMarketName iCE40LP8K --sdc-file /home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/Temp/sbt_temp.sdc --lib-file /media/external/iCEcube2/sbt_backend/devices/ice40LP8K.lib --effort_level std --out-sdc-file /home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/placer/TinyFPGA_B_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:22:02

W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_13, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_14, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_15, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_16, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_17, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_18, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_19, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_20, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_21, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_7, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_8, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_9, as it is not connected to any PAD
I2004: Option and Settings Summary
=============================================================
Device file          - /media/external/iCEcube2/sbt_backend/devices/ICE40P08.dev
Package              - CM81
Design database      - /home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B
SDC file             - /home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/Temp/sbt_temp.sdc
Output directory     - /home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/placer
Timing library       - /media/external/iCEcube2/sbt_backend/devices/ice40LP8K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: /home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B/BFPGA_DESIGN_ep
I2065: Reading device file : /media/external/iCEcube2/sbt_backend/devices/ICE40P08.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	1168
    Number of DFFs      	:	481
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	229
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	14
    Number of GBIOs     	:	1
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0


Phase 1
I2077: Start design legalization
W2216: SB_GB_IO 'CLK_pad' is assigned to a non-GB pin 'B2'. Replacing it with SB_IO 'CLK_pad' and SB_GB 'CLK_pad_gb'

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	2
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	1
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	2
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	5
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.0 (sec)

Phase 3
Warning-1034: Found non-unate timing arc, from pin "PACKAGEPIN" to pin "DIN0" of instance "CLK_pad", in the clock network. Converting the timing arc to positive-unate
SDC-Info-1101: Duty cycle not specified for clock. Assuming 50 percent dutycycle.

Design Statistics after Packing
    Number of LUTs      	:	1174
    Number of DFFs      	:	474
    Number of DFFs packed to IO	:	7
    Number of Carrys    	:	446

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	371
        LUT, DFF and CARRY	:	103
    Combinational LogicCells
        Only LUT         	:	575
        CARRY Only       	:	218
        LUT with CARRY   	:	125
    LogicCells                  :	1392/7680
    PLBs                        :	202/960
    BRAMs                       :	0/32
    IOs and GBIOs               :	15/63
    PLLs                        :	0/1


I2088: Phase 3, elapsed time : 1.1 (sec)

Phase 4
I2088: Phase 4, elapsed time : 0.2 (sec)

Phase 5
I2088: Phase 5, elapsed time : 3.3 (sec)

Phase 6
