// Seed: 3734790679
module module_0 (
    output wand id_0,
    input wor id_1,
    input supply0 id_2,
    input tri1 id_3,
    output uwire id_4,
    output wand id_5,
    output tri1 id_6,
    input wor id_7,
    input supply1 id_8,
    input wand id_9,
    input wor id_10,
    output tri id_11,
    input uwire id_12,
    input supply0 id_13,
    output supply0 id_14
);
  logic id_16;
endmodule
module module_1 #(
    parameter id_0 = 32'd39,
    parameter id_9 = 32'd12
) (
    input  tri   _id_0,
    input  uwire id_1,
    input  tri   id_2,
    input  tri1  id_3,
    output tri0  id_4,
    input  wire  id_5,
    inout  tri0  id_6,
    output tri1  id_7,
    output wire  id_8,
    input  wand  _id_9
);
  logic [-1 'h0 : 1] id_11;
  module_0 modCall_1 (
      id_4,
      id_3,
      id_1,
      id_1,
      id_4,
      id_8,
      id_6,
      id_6,
      id_3,
      id_2,
      id_6,
      id_8,
      id_5,
      id_6,
      id_7
  );
  assign modCall_1.id_5 = 0;
  parameter [id_9 : 1 'b0] id_12 = 1'b0;
  logic id_13 = -1, id_14;
  assign id_8 = 1;
  logic [-1 : id_0] id_15 = id_3 < id_15;
endmodule
