#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Fri Feb  3 23:32:25 2023
# Process ID: 17604
# Current directory: E:/github_repo/BRAM_HDMI_TEST
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent17572 E:\github_repo\BRAM_HDMI_TEST\bram_2_hdmi.xpr
# Log file: E:/github_repo/BRAM_HDMI_TEST/vivado.log
# Journal file: E:/github_repo/BRAM_HDMI_TEST\vivado.jou
#-----------------------------------------------------------
start_gui
open_project E:/github_repo/BRAM_HDMI_TEST/bram_2_hdmi.xpr
INFO: [Project 1-313] Project file moved from 'E:/FPGA/bram_2_hdmi' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'E:/Vivado/Vivado/2019.1/data/ip'.
open_project: Time (s): cpu = 00:00:20 ; elapsed = 00:00:33 . Memory (MB): peak = 767.066 ; gain = 187.266
update_compile_order -fileset sources_1
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/github_repo/BRAM_HDMI_TEST/bram_2_hdmi.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'E:/Vivado/Vivado/2019.1/data/xsim/xsim.ini' copied to run dir:'E:/github_repo/BRAM_HDMI_TEST/bram_2_hdmi.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_img_data_generator' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'E:/github_repo/BRAM_HDMI_TEST/bram_2_hdmi.sim/sim_1/behav/xsim/bram_hdmi_data.mif'
INFO: [SIM-utils-43] Exported 'E:/github_repo/BRAM_HDMI_TEST/bram_2_hdmi.sim/sim_1/behav/xsim/1.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/github_repo/BRAM_HDMI_TEST/bram_2_hdmi.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_img_data_generator_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/github_repo/BRAM_HDMI_TEST/bram_2_hdmi.srcs/sources_1/ip/bram_hdmi_data/sim/bram_hdmi_data.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bram_hdmi_data
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/github_repo/BRAM_HDMI_TEST/bram_2_hdmi.srcs/sources_1/new/img_data_generator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module img_data_generator
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/github_repo/BRAM_HDMI_TEST/bram_2_hdmi.srcs/sim_1/new/tb_img_data_generator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_img_data_generator
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/github_repo/BRAM_HDMI_TEST/bram_2_hdmi.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/github_repo/BRAM_HDMI_TEST/bram_2_hdmi.sim/sim_1/behav/xsim'
"xelab -wto 496d21c390474a0ab2d089b0247a0b67 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_3 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_img_data_generator_behav xil_defaultlib.tb_img_data_generator xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: E:/Vivado/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 496d21c390474a0ab2d089b0247a0b67 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_3 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_img_data_generator_behav xil_defaultlib.tb_img_data_generator xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_output_stage(...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_output_stage(...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_softecc_outpu...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_mem_module(C_...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3(C_FAMILY="art...
Compiling module xil_defaultlib.bram_hdmi_data
Compiling module xil_defaultlib.img_data_generator
Compiling module xil_defaultlib.tb_img_data_generator
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_img_data_generator_behav

****** Webtalk v2019.1 (64-bit)
  **** SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source E:/github_repo/BRAM_HDMI_TEST/bram_2_hdmi.sim/sim_1/behav/xsim/xsim.dir/tb_img_data_generator_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'E:/github_repo/BRAM_HDMI_TEST/bram_2_hdmi.sim/sim_1/behav/xsim/xsim.dir/tb_img_data_generator_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Fri Feb  3 23:45:19 2023. For additional details about this file, please refer to the WebTalk help file at E:/Vivado/Vivado/2019.1/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Fri Feb  3 23:45:19 2023...
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:14 . Memory (MB): peak = 825.281 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '15' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/github_repo/BRAM_HDMI_TEST/bram_2_hdmi.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_img_data_generator_behav -key {Behavioral:sim_1:Functional:tb_img_data_generator} -tclbatch {tb_img_data_generator.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source tb_img_data_generator.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb_img_data_generator.img_data_generator_inst.bram_hdmi_data_inst.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
xsim: Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 840.578 ; gain = 15.234
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_img_data_generator_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:14 ; elapsed = 00:00:32 . Memory (MB): peak = 840.578 ; gain = 15.297
run 40 us
run 40 us
run 40 us
run 40 us
run 400 us
run 400 us
run 400 us
run 1200 us
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:12 . Memory (MB): peak = 987.992 ; gain = 0.000
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory E:/github_repo/BRAM_HDMI_TEST/bram_2_hdmi.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 2
[Sat Feb  4 11:06:34 2023] Launched synth_1...
Run output will be captured here: E:/github_repo/BRAM_HDMI_TEST/bram_2_hdmi.runs/synth_1/runme.log
[Sat Feb  4 11:06:34 2023] Launched impl_1...
Run output will be captured here: E:/github_repo/BRAM_HDMI_TEST/bram_2_hdmi.runs/impl_1/runme.log
exit
INFO: [Common 17-206] Exiting Vivado at Sat Feb  4 11:18:39 2023...
