/*
 * This file is part of the coreboot project.
 *
 * Copyright (C) 2017 Samsung Electronics
 *
 * This program is free software; you can redistribute it and/or modify
 * it under the terms of the GNU General Public License as published by
 * the Free Software Foundation; version 2 of the License.
 *
 * This program is distributed in the hope that it will be useful,
 * but WITHOUT ANY WARRANTY; without even the implied warranty of
 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.See the
 * GNU General Public License for more details.
 *
 * You should have received a copy of the GNU General Public License
 * along with this program; if not, write to the Free Software
 * Foundation, Inc., 51 Franklin St, Fifth Floor, Boston, MA 02110-1301 USA
 */

/* Register map for TRAV PMU */

#ifndef _CPU_TURBO_TRAV_POWER_H_
#define _CPU_TURBO_TRAV_POWER_H_

#define PMU_BASE				0x11400000
#define PMU_INFORM0				(PMU_BASE + 0x800)
#define GPU_RESET_STATUS			(PMU_BASE + 0x2F24)
#define BOOTUP_FINISH				0xACCE55
#define SHMEM_BASE				CONFIG_PSCI_SHARED_MEM_BASE

#ifndef __ASSEMBLER__
#include <stddef.h>
#include <soc/cpu.h>

#define POWER_PS_HOLD_CONTROL_DATA_HIGH		(1 << 8)
#define POWER_ENABLE_HW_TRIP			(1UL << 31)

/* Power Management Unit register map */
struct trav_power {
	uint32_t	om_stat;
	uint32_t	alive_sfr_apb;
	uint8_t		res0[0x20];
	uint32_t	clkreq_pad_control;
	uint8_t		res1[0x2c];
	uint32_t	lpi_dram_ctrl;
	uint8_t		res2[0xa4];
	uint32_t	cluster0_intr_spread_enable;
	uint32_t	cluster0_intr_spread_use_standbywfi;
	uint32_t	cluster0_intr_spread_blocking_duration;
	uint8_t		res3[0x4];
	uint32_t	cluster1_intr_spread_enable;
	uint32_t	cluster1_intr_spread_use_standbywfi;
	uint32_t	cluster1_intr_spread_blocking_duration;
	uint8_t		res4[0x4];
	uint32_t	cluster2_intr_spread_enable;
	uint32_t	cluster2_intr_spread_use_standbywfi;
	uint32_t	cluster2_intr_spread_blocking_duration;
	uint8_t		res5[0x4];
	uint32_t	up_scheduler;
	uint8_t		res6[0xcc];
	uint32_t	central_seq_configuration;
	uint32_t	central_seq_status;
	uint32_t	central_seq_option;
	uint32_t	central_seq_option1;
	uint32_t	central_seq_duration0;
	uint32_t	central_seq_duration1;
	uint32_t	central_seq_duration2;
	uint32_t	central_seq_duration3;
	uint32_t	seq_transition0;
	uint32_t	seq_transition1;
	uint32_t	seq_transition2;
	uint32_t	seq_transition3;
	uint32_t	seq_transition4;
	uint32_t	seq_transition5;
	uint32_t	seq_transition6;
	uint32_t	seq_transition7;
	uint8_t		res7[0xc0];
	uint32_t	seq_transition8;
	uint32_t	seq_transition9;
	uint32_t	seq_transition10;
	uint32_t	seq_transition11;
	uint32_t	seq_transition12;
	uint32_t	seq_transition13;
	uint32_t	seq_transition14;
	uint32_t	seq_transition15;
	uint8_t		res8[0xc0];
	uint32_t	idle_ip0;
	uint32_t	idle_ip1;
	uint32_t	idle_ip2;
	uint32_t	idle_ip3;
	uint32_t	idle_ip0_mask;
	uint32_t	idle_ip1_mask;
	uint32_t	idle_ip2_mask;
	uint32_t	idle_ip3_mask;
	uint32_t	swreset;
	uint32_t	rst_stat0;
	uint32_t	rst_stat1;
	uint32_t	automatic_disable_wdt;
	uint32_t	mask_wdt_reset_request;
	uint32_t	mask_wreset_request;
	uint32_t	cpu_reset_disable_from_wdtreset;
	uint32_t	wdtreset_lpi;
	uint32_t	cpu_reset_disable_from_softreset;
	uint32_t	reset_lpi_timeout;
	uint8_t		res9[0xd8];
	uint32_t	reset_sequencer_configuration;
	uint32_t	reset_sequencer;
	uint32_t	reset_sequencer_option;
	uint8_t		res10[0x4];
	uint32_t	reset_sequencer_duration0;
	uint32_t	reset_sequencer_duration1;
	uint32_t	reset_sequencer_duration2;
	uint32_t	reset_sequencer_duration3;
	uint8_t		res11[0xe0];
	uint32_t	wakeup_stat;
	uint32_t	wakeup_stat2;
	uint32_t	wakeup_stat3;
	uint32_t	wakeup_stat4;
	uint32_t	eint_wakeup_mask0;
	uint32_t	eint_wakeup_mask1;
	uint32_t	eint_wakeup_mask2;
	uint32_t	eint_wakeup_mask3;
	uint8_t		res12[0x4];
	uint32_t	wakeup_mask;
	uint32_t	wakeup_mask2;
	uint32_t	wakeup_mask3;
	uint32_t	wakeup_mask4;
	uint32_t	wakeup_interrupt;
	uint8_t		res13[0x48];
	uint32_t	usb30phy1_wakeup;
	uint8_t		res14[0x4];
	uint32_t	usb30phy2_wakeup;
	uint8_t		res15[0x78];
	uint32_t	usb30phy1_phy_control;
	uint32_t	usb30phy2_phy_control;
	uint32_t	mipi_phy_m4s4_control;
	uint32_t	mipi_phy_m4s4_mod_control;
	uint8_t		res16[0x8];
	uint32_t	pcie_phy_control;
	uint32_t	pcie_phy2_control;
	uint32_t	ufs_phy_control;
	uint32_t	ufs_card_mphy_control;
	uint8_t		res17[0x4];
	uint32_t	mipi_phy_m1s2s2_mod_control;
	uint8_t		res18[0xcc];
	uint32_t	inform0;
	uint32_t	inform1;
	uint32_t	inform2;
	uint32_t	inform3;
	uint32_t	sysip_dat0;
	uint32_t	sysip_dat1;
	uint32_t	sysip_dat2;
	uint32_t	sysip_dat3;
	uint32_t	ps_hold_hw_trip;
	uint32_t	ps_hold_sw_trip;
	uint8_t		res19[0x18];
	uint32_t	inform4;
	uint32_t	inform5;
	uint32_t	inform6;
	uint32_t	inform7;
	uint32_t	inform8;
	uint32_t	inform9;
	uint32_t	inform10;
	uint32_t	inform11;
	uint8_t		res20[0xa0];
	uint32_t	pmu_spare0;
	uint32_t	pmu_spare1;
	uint32_t	pmu_spare2;
	uint32_t	pmu_spare3;
	uint8_t		res21[0x30];
	uint32_t	ack_last_cpu;
	uint8_t		res22[0x3c];
	uint32_t	irom_data_reg0;
	uint32_t	irom_data_reg1;
	uint32_t	irom_data_reg2;
	uint32_t	irom_data_reg3;
	uint8_t		res23[0x70];
	uint32_t	pmu_debug;
	uint32_t	arm_control_option;
	uint32_t	burnin_ctrl;
	uint32_t	pmu_debug1;
	uint8_t		res24[0x4f0];
	uint32_t	pmudbg_central_seq_status;
	uint8_t		res25[0x4];
	uint32_t	pmudbg_cluster0_cpu0_status;
	uint32_t	pmudbg_cluster0_cpu1_status;
	uint32_t	pmudbg_cluster0_cpu2_status;
	uint32_t	pmudbg_cluster0_cpu3_status;
	uint8_t		res26[0x8];
	uint32_t	pmudbg_cluster1_cpu0_status;
	uint32_t	pmudbg_cluster1_cpu1_status;
	uint32_t	pmudbg_cluster1_cpu2_status;
	uint32_t	pmudbg_cluster1_cpu3_status;
	uint32_t	pmudbg_cluster0_l2_status;
	uint32_t	pmudbg_cluster1_l2_status;
	uint32_t	pmudbg_cluster0_noncpu_status;
	uint32_t	pmudbg_cluster1_noncpu_status;
	uint8_t		res27[0x4];
	uint32_t	otp_status;
	uint8_t		res28[0x8];
	uint32_t	pmudbg_pmlink_busy_status0;
	uint32_t	pmudbg_pmlink_busy_status1;
	uint32_t	pmudbg_pmlink_busy_status2;
	uint32_t	pmudbg_pmlink_busy_status3;
	uint32_t	pmudbg_pmlink_busy_status4;
	uint32_t	pmudbg_pmlink_busy_status7;
	uint32_t	pmudbg_pmlink_busy_status8;
	uint32_t	pmudbg_pmlink_busy_status9;
	uint32_t	pmudbg_pmlink_busy_status10;
	uint8_t		res29[0x8c];
	uint32_t	cluster0_cpu0_sys_pwr_reg;
	uint32_t	dis_irq_cluster0_cpu0_local_sys_pwr_reg;
	uint32_t	dis_irq_cluster0_cpu0_central_sys_pwr_reg;
	uint32_t	dis_irq_cluster0_cpu0_cpusequencer_sys_pwr_reg;
	uint32_t	cluster0_cpu1_sys_pwr_reg;
	uint32_t	dis_irq_cluster0_cpu1_local_sys_pwr_reg;
	uint32_t	dis_irq_cluster0_cpu1_central_sys_pwr_reg;
	uint32_t	dis_irq_cluster0_cpu1_cpusequencer_sys_pwr_reg;
	uint32_t	cluster0_cpu2_sys_pwr_reg;
	uint32_t	dis_irq_cluster0_cpu2_local_sys_pwr_reg;
	uint32_t	dis_irq_cluster0_cpu2_central_sys_pwr_reg;
	uint32_t	dis_irq_cluster0_cpu2_cpusequencer_sys_pwr_reg;
	uint32_t	cluster0_cpu3_sys_pwr_reg;
	uint32_t	dis_irq_cluster0_cpu3_local_sys_pwr_reg;
	uint32_t	dis_irq_cluster0_cpu3_central_sys_pwr_reg;
	uint32_t	dis_irq_cluster0_cpu3_cpusequencer_sys_pwr_reg;
	uint32_t	cluster1_cpu0_sys_pwr_reg;
	uint32_t	dis_irq_cluster1_cpu0_local_sys_pwr_reg;
	uint32_t	dis_irq_cluster1_cpu0_central_sys_pwr_reg;
	uint32_t	dis_irq_cluster1_cpu0_cpusequencer_sys_pwr_reg;
	uint32_t	cluster1_cpu1_sys_pwr_reg;
	uint32_t	dis_irq_cluster1_cpu1_local_sys_pwr_reg;
	uint32_t	dis_irq_cluster1_cpu1_central_sys_pwr_reg;
	uint32_t	dis_irq_cluster1_cpu1_cpusequencer_sys_pwr_reg;
	uint32_t	cluster1_cpu2_sys_pwr_reg;
	uint32_t	dis_irq_cluster1_cpu2_local_sys_pwr_reg;
	uint32_t	dis_irq_cluster1_cpu2_central_sys_pwr_reg;
	uint32_t	dis_irq_cluster1_cpu2_cpusequencer_sys_pwr_reg;
	uint32_t	cluster1_cpu3_sys_pwr_reg;
	uint32_t	dis_irq_cluster1_cpu3_local_sys_pwr_reg;
	uint32_t	dis_irq_cluster1_cpu3_central_sys_pwr_reg;
	uint32_t	dis_irq_cluster1_cpu3_cpusequencer_sys_pwr_reg;
	uint32_t	cluster2_cpu0_sys_pwr_reg;
	uint32_t	dis_irq_cluster2_cpu0_local_sys_pwr_reg;
	uint32_t	dis_irq_cluster2_cpu0_central_sys_pwr_reg;
	uint32_t	dis_irq_cluster2_cpu0_cpusequencer_sys_pwr_reg;
	uint32_t	cluster2_cpu1_sys_pwr_reg;
	uint32_t	dis_irq_cluster2_cpu1_local_sys_pwr_reg;
	uint32_t	dis_irq_cluster2_cpu1_central_sys_pwr_reg;
	uint32_t	dis_irq_cluster2_cpu1_cpusequencer_sys_pwr_reg;
	uint32_t	cluster2_cpu2_sys_pwr_reg;
	uint32_t	dis_irq_cluster2_cpu2_local_sys_pwr_reg;
	uint32_t	dis_irq_cluster2_cpu2_central_sys_pwr_reg;
	uint32_t	dis_irq_cluster2_cpu2_cpusequencer_sys_pwr_reg;
	uint32_t	cluster2_cpu3_sys_pwr_reg;
	uint32_t	dis_irq_cluster2_cpu3_local_sys_pwr_reg;
	uint32_t	dis_irq_cluster2_cpu3_central_sys_pwr_reg;
	uint32_t	dis_irq_cluster2_cpu3_cpusequencer_sys_pwr_reg;
	uint32_t	cluster0_noncpu_sys_pwr_reg;
	uint32_t	cluster1_noncpu_sys_pwr_reg;
	uint32_t	cluster2_noncpu_sys_pwr_reg;
	uint8_t		res30[0x34];
	uint32_t	cluster0_l2_sys_pwr_reg;
	uint32_t	cluster1_l2_sys_pwr_reg;
	uint32_t	cluster2_l2_sys_pwr_reg;
	uint8_t		res31[0x34];
	uint32_t	clkstop_cmu_top_sys_pwr_reg;
	uint32_t	force_autoclkgate_cmu_top_sys_pwr_reg;
	uint32_t	retention_cmu_top_sys_pwr_reg;
	uint32_t	reset_cmu_top_sys_pwr_reg;
	uint8_t		res32[0xc];
	uint32_t	reset_cpuclkstop_sys_pwr_reg;
	uint8_t		res33[0x10];
	uint32_t	ddrphy_clkstop_sys_pwr_reg;
	uint32_t	ddrphy_iso_sys_pwr_reg;
	uint32_t	ddrphy_soc2_iso_sys_pwr_reg;
	uint32_t	ddrphy_dll_clk_sys_pwr_reg;
	uint32_t	disable_pll_cmu_top_sys_pwr_reg;
	uint8_t		res34[0xc];
	uint32_t	clkstop_open_cmu_top_sys_pwr_reg;
	uint8_t		res35[0x4];
	uint32_t	lpi_residual_cmu_top_sys_pwr_reg;
	uint8_t		res36[0x24];
	uint32_t	top_bus_sys_pwr_reg;
	uint32_t	top_retention_sys_pwr_reg;
	uint32_t	top_pwr_sys_pwr_reg;
	uint32_t	cmu_pwr_sys_pwr_reg;
	uint8_t		res37[0x10];
	uint32_t	logic_reset_sys_pwr_reg;
	uint8_t		res38[0x4];
	uint32_t	sleep_reset_sys_pwr_reg;
	uint8_t		res39[0x14];
	uint32_t	memory_top_sys_pwr_reg;
	uint8_t		res40[0x2c];
	uint32_t	logic_reset_ddrphy_sys_pwr_reg;
	uint32_t	logic_apb_preset_ddrphy_sys_pwr_reg;
	uint32_t	retention_ddrphy_sys_pwr_reg;
	uint32_t	pwr_ddrphy_sys_pwr_reg;
	uint32_t	pad_retention_lpddr4_sys_pwr_reg;
	uint8_t		res41[0x8];
	uint32_t	pad_retention_gpio0_sys_pwr_reg;
	uint32_t	pad_retention_gpio1_sys_pwr_reg;
	uint32_t	pad_retention_gpio2_sys_pwr_reg;
	uint32_t	pad_retention_fsys_sys_pwr_reg;
	uint8_t		res42[0x24];
	uint32_t	pad_isolation_sys_pwr_reg;
	uint8_t		res43[0x1c];
	uint32_t	pad_alv_sel_sys_pwr_reg;
	uint8_t		res44[0x5c];
	uint32_t	ext_regulator_sys_pwr_reg;
	uint8_t		res45[0x3c];
	uint32_t	gpio_mode_sys_pwr_reg;
	uint8_t		res46[0x98];
	uint32_t	cpu_qch_embedded_cmu_cpucl0_sys_pwr_reg;
	uint32_t	cpu_qch_embedded_cmu_cpucl1_sys_pwr_reg;
	uint32_t	cpu_qch_embedded_cmu_cpucl2_sys_pwr_reg;
	uint8_t		res47[0x18];
	uint32_t	clkstop_open_cmu_trip0_sys_pwr_reg;
	uint32_t	clkstop_open_cmu_trip1_sys_pwr_reg;
	uint32_t	clkstop_open_cmu_mfc_sys_pwr_reg;
	uint8_t		res48[0x10];
	uint32_t	clkstop_open_cmu_embedded_cmu_cpucl0_sys_pwr_reg;
	uint32_t	clkstop_open_cmu_embedded_cmu_cpucl1_sys_pwr_reg;
	uint32_t	clkstop_open_cmu_embedded_cmu_cpucl2_sys_pwr_reg;
	uint8_t		res49[0x18];
	uint32_t	trip0_sys_pwr_reg;
	uint32_t	trip1_sys_pwr_reg;
	uint32_t	mfc_sys_pwr_reg;
	uint8_t		res50[0x10];
	uint32_t	embedded_cmu_cpucl0_sys_pwr_reg;
	uint32_t	embedded_cmu_cpucl1_sys_pwr_reg;
	uint32_t	embedded_cmu_cpucl2_sys_pwr_reg;
	uint8_t		res51[0x18];
	uint32_t	force_autoclkgate_cmu_trip0_sys_pwr_reg;
	uint32_t	force_autoclkgate_cmu_trip1_sys_pwr_reg;
	uint32_t	force_autoclkgate_cmu_mfc_sys_pwr_reg;
	uint8_t		res52[0x10];
	uint32_t	force_autoclkgate_cmu_embedded_cmu_cpucl0_sys_pwr_reg;
	uint32_t	force_autoclkgate_cmu_embedded_cmu_cpucl1_sys_pwr_reg;
	uint32_t	force_autoclkgate_cmu_embedded_cmu_cpucl2_sys_pwr_reg;
	uint8_t		res53[0x18];
	uint32_t	clkstop_cmu_trip0_sys_pwr_reg;
	uint32_t	clkstop_cmu_trip1_sys_pwr_reg;
	uint32_t	clkstop_cmu_mfc_sys_pwr_reg;
	uint8_t		res54[0x10];
	uint32_t	clkstop_cmu_embedded_cmu_cpucl0_sys_pwr_reg;
	uint32_t	clkstop_cmu_embedded_cmu_cpucl1_sys_pwr_reg;
	uint32_t	clkstop_cmu_embedded_cmu_cpucl2_sys_pwr_reg;
	uint8_t		res55[0x18];
	uint32_t	disable_pll_cmu_trip0_sys_pwr_reg;
	uint32_t	disable_pll_cmu_trip1_sys_pwr_reg;
	uint32_t	disable_pll_cmu_mfc_sys_pwr_reg;
	uint8_t		res56[0x10];
	uint32_t	disable_pll_cmu_embedded_cmu_cpucl0_sys_pwr_reg;
	uint32_t	disable_pll_cmu_embedded_cmu_cpucl1_sys_pwr_reg;
	uint32_t	disable_pll_cmu_embedded_cmu_cpucl2_sys_pwr_reg;
	uint8_t		res57[0x18];
	uint32_t	reset_logic_trip0_sys_pwr_reg;
	uint32_t	reset_logic_trip1_sys_pwr_reg;
	uint32_t	reset_logic_mfc_sys_pwr_reg;
	uint8_t		res58[0x10];
	uint32_t	reset_logic_embedded_cmu_cpucl0_sys_pwr_reg;
	uint32_t	reset_logic_embedded_cmu_cpucl1_sys_pwr_reg;
	uint32_t	reset_logic_embedded_cmu_cpucl2_sys_pwr_reg;
	uint8_t		res59[0x18];
	uint32_t	memory_trip0_sys_pwr_reg;
	uint32_t	memory_trip1_sys_pwr_reg;
	uint32_t	memory_mfc_sys_pwr_reg;
	uint8_t		res60[0x34];
	uint32_t	reset_cmu_trip0_sys_pwr_reg;
	uint32_t	reset_cmu_trip1_sys_pwr_reg;
	uint32_t	reset_cmu_mfc_sys_pwr_reg;
	uint8_t		res61[0x10];
	uint32_t	reset_cmu_embedded_cmu_cpucl0_sys_pwr_reg;
	uint32_t	reset_cmu_embedded_cmu_cpucl1_sys_pwr_reg;
	uint32_t	reset_cmu_embedded_cmu_cpucl2_sys_pwr_reg;
	uint8_t		res62[0x24];
	uint32_t	lpi_residual_cmu_trip0_sys_pwr_reg;
	uint32_t	lpi_residual_cmu_trip1_sys_pwr_reg;
	uint8_t		res63[0xc];
	uint32_t	lpi_residual_cmu_mfc_sys_pwr_reg;
	uint8_t		res64[0x8];
	uint32_t	lpi_residual_cmu_embedded_cmu_cpucl0_sys_pwr_reg;
	uint32_t	lpi_residual_cmu_embedded_cmu_cpucl1_sys_pwr_reg;
	uint32_t	lpi_residual_cmu_embedded_cmu_cpucl2_sys_pwr_reg;
	uint8_t		res65[0x9c8];
	uint32_t	cluster0_cpu0_configuration;
	uint32_t	cluster0_cpu0_status;
	uint32_t	cluster0_cpu0_option;
	uint32_t	cluster0_cpu0_reset;
	uint32_t	cluster0_cpu0_duration0;
	uint32_t	cluster0_cpu0_duration1;
	uint32_t	cluster0_cpu0_duration2;
	uint32_t	cluster0_cpu0_duration3;
	uint32_t	dis_irq_cluster0_cpu0_local_configuration;
	uint32_t	dis_irq_cluster0_cpu0_local_status;
	uint32_t	dis_irq_cluster0_cpu0_local_option;
	uint8_t		res66[0x4];
	uint32_t	dis_irq_cluster0_cpu0_local_duration0;
	uint32_t	dis_irq_cluster0_cpu0_local_duration1;
	uint32_t	dis_irq_cluster0_cpu0_local_duration2;
	uint32_t	dis_irq_cluster0_cpu0_local_duration3;
	uint32_t	dis_irq_cluster0_cpu0_central_configuration;
	uint32_t	dis_irq_cluster0_cpu0_central_status;
	uint32_t	dis_irq_cluster0_cpu0_central_option;
	uint8_t		res67[0x4];
	uint32_t	dis_irq_cluster0_cpu0_central_duration0;
	uint32_t	dis_irq_cluster0_cpu0_central_duration1;
	uint32_t	dis_irq_cluster0_cpu0_central_duration2;
	uint32_t	dis_irq_cluster0_cpu0_central_duration3;
	uint32_t	dis_irq_cluster0_cpu0_cpusequencer_configuration;
	uint32_t	dis_irq_cluster0_cpu0_cpusequencer_status;
	uint32_t	dis_irq_cluster0_cpu0_cpusequencer_option;
	uint8_t		res68[0x4];
	uint32_t	dis_irq_cluster0_cpu0_cpusequencer_duration0;
	uint32_t	dis_irq_cluster0_cpu0_cpusequencer_duration1;
	uint32_t	dis_irq_cluster0_cpu0_cpusequencer_duration2;
	uint32_t	dis_irq_cluster0_cpu0_cpusequencer_duration3;
	uint32_t	cluster0_cpu1_configuration;
	uint32_t	cluster0_cpu1_status;
	uint32_t	cluster0_cpu1_option;
	uint32_t	cluster0_cpu1_reset;
	uint32_t	cluster0_cpu1_duration0;
	uint32_t	cluster0_cpu1_duration1;
	uint32_t	cluster0_cpu1_duration2;
	uint32_t	cluster0_cpu1_duration3;
	uint32_t	dis_irq_cluster0_cpu1_local_configuration;
	uint32_t	dis_irq_cluster0_cpu1_local_status;
	uint32_t	dis_irq_cluster0_cpu1_local_option;
	uint8_t		res69[0x4];
	uint32_t	dis_irq_cluster0_cpu1_local_duration0;
	uint32_t	dis_irq_cluster0_cpu1_local_duration1;
	uint32_t	dis_irq_cluster0_cpu1_local_duration2;
	uint32_t	dis_irq_cluster0_cpu1_local_duration3;
	uint32_t	dis_irq_cluster0_cpu1_central_configuration;
	uint32_t	dis_irq_cluster0_cpu1_central_status;
	uint32_t	dis_irq_cluster0_cpu1_central_option;
	uint8_t		res70[0x4];
	uint32_t	dis_irq_cluster0_cpu1_central_duration0;
	uint32_t	dis_irq_cluster0_cpu1_central_duration1;
	uint32_t	dis_irq_cluster0_cpu1_central_duration2;
	uint32_t	dis_irq_cluster0_cpu1_central_duration3;
	uint32_t	dis_irq_cluster0_cpu1_cpusequencer_configuration;
	uint32_t	dis_irq_cluster0_cpu1_cpusequencer_status;
	uint32_t	dis_irq_cluster0_cpu1_cpusequencer_option;
	uint8_t		res71[0x4];
	uint32_t	dis_irq_cluster0_cpu1_cpusequencer_duration0;
	uint32_t	dis_irq_cluster0_cpu1_cpusequencer_duration1;
	uint32_t	dis_irq_cluster0_cpu1_cpusequencer_duration2;
	uint32_t	dis_irq_cluster0_cpu1_cpusequencer_duration3;
	uint32_t	cluster0_cpu2_configuration;
	uint32_t	cluster0_cpu2_status;
	uint32_t	cluster0_cpu2_option;
	uint32_t	cluster0_cpu2_reset;
	uint32_t	cluster0_cpu2_duration0;
	uint32_t	cluster0_cpu2_duration1;
	uint32_t	cluster0_cpu2_duration2;
	uint32_t	cluster0_cpu2_duration3;
	uint32_t	dis_irq_cluster0_cpu2_local_configuration;
	uint32_t	dis_irq_cluster0_cpu2_local_status;
	uint32_t	dis_irq_cluster0_cpu2_local_option;
	uint8_t		res72[0x4];
	uint32_t	dis_irq_cluster0_cpu2_local_duration0;
	uint32_t	dis_irq_cluster0_cpu2_local_duration1;
	uint32_t	dis_irq_cluster0_cpu2_local_duration2;
	uint32_t	dis_irq_cluster0_cpu2_local_duration3;
	uint32_t	dis_irq_cluster0_cpu2_central_configuration;
	uint32_t	dis_irq_cluster0_cpu2_central_status;
	uint32_t	dis_irq_cluster0_cpu2_central_option;
	uint8_t		res73[0x4];
	uint32_t	dis_irq_cluster0_cpu2_central_duration0;
	uint32_t	dis_irq_cluster0_cpu2_central_duration1;
	uint32_t	dis_irq_cluster0_cpu2_central_duration2;
	uint32_t	dis_irq_cluster0_cpu2_central_duration3;
	uint32_t	dis_irq_cluster0_cpu2_cpusequencer_configuration;
	uint32_t	dis_irq_cluster0_cpu2_cpusequencer_status;
	uint32_t	dis_irq_cluster0_cpu2_cpusequencer_option;
	uint8_t		res74[0x4];
	uint32_t	dis_irq_cluster0_cpu2_cpusequencer_duration0;
	uint32_t	dis_irq_cluster0_cpu2_cpusequencer_duration1;
	uint32_t	dis_irq_cluster0_cpu2_cpusequencer_duration2;
	uint32_t	dis_irq_cluster0_cpu2_cpusequencer_duration3;
	uint32_t	cluster0_cpu3_configuration;
	uint32_t	cluster0_cpu3_status;
	uint32_t	cluster0_cpu3_option;
	uint32_t	cluster0_cpu3_reset;
	uint32_t	cluster0_cpu3_duration0;
	uint32_t	cluster0_cpu3_duration1;
	uint32_t	cluster0_cpu3_duration2;
	uint32_t	cluster0_cpu3_duration3;
	uint32_t	dis_irq_cluster0_cpu3_local_configuration;
	uint32_t	dis_irq_cluster0_cpu3_local_status;
	uint32_t	dis_irq_cluster0_cpu3_local_option;
	uint8_t		res75[0x4];
	uint32_t	dis_irq_cluster0_cpu3_local_duration0;
	uint32_t	dis_irq_cluster0_cpu3_local_duration1;
	uint32_t	dis_irq_cluster0_cpu3_local_duration2;
	uint32_t	dis_irq_cluster0_cpu3_local_duration3;
	uint32_t	dis_irq_cluster0_cpu3_central_configuration;
	uint32_t	dis_irq_cluster0_cpu3_central_status;
	uint32_t	dis_irq_cluster0_cpu3_central_option;
	uint8_t		res76[0x4];
	uint32_t	dis_irq_cluster0_cpu3_central_duration0;
	uint32_t	dis_irq_cluster0_cpu3_central_duration1;
	uint32_t	dis_irq_cluster0_cpu3_central_duration2;
	uint32_t	dis_irq_cluster0_cpu3_central_duration3;
	uint32_t	dis_irq_cluster0_cpu3_cpusequencer_configuration;
	uint32_t	dis_irq_cluster0_cpu3_cpusequencer_status;
	uint32_t	dis_irq_cluster0_cpu3_cpusequencer_option;
	uint8_t		res77[0x4];
	uint32_t	dis_irq_cluster0_cpu3_cpusequencer_duration0;
	uint32_t	dis_irq_cluster0_cpu3_cpusequencer_duration1;
	uint32_t	dis_irq_cluster0_cpu3_cpusequencer_duration2;
	uint32_t	dis_irq_cluster0_cpu3_cpusequencer_duration3;
	uint32_t	cluster1_cpu0_configuration;
	uint32_t	cluster1_cpu0_status;
	uint32_t	cluster1_cpu0_option;
	uint32_t	cluster1_cpu0_reset;
	uint32_t	cluster1_cpu0_duration0;
	uint32_t	cluster1_cpu0_duration1;
	uint32_t	cluster1_cpu0_duration2;
	uint32_t	cluster1_cpu0_duration3;
	uint32_t	dis_irq_cluster1_cpu0_local_configuration;
	uint32_t	dis_irq_cluster1_cpu0_local_status;
	uint32_t	dis_irq_cluster1_cpu0_local_option;
	uint8_t		res78[0x4];
	uint32_t	dis_irq_cluster1_cpu0_local_duration0;
	uint32_t	dis_irq_cluster1_cpu0_local_duration1;
	uint32_t	dis_irq_cluster1_cpu0_local_duration2;
	uint32_t	dis_irq_cluster1_cpu0_local_duration3;
	uint32_t	dis_irq_cluster1_cpu0_central_configuration;
	uint32_t	dis_irq_cluster1_cpu0_central_status;
	uint32_t	dis_irq_cluster1_cpu0_central_option;
	uint8_t		res79[0x4];
	uint32_t	dis_irq_cluster1_cpu0_central_duration0;
	uint32_t	dis_irq_cluster1_cpu0_central_duration1;
	uint32_t	dis_irq_cluster1_cpu0_central_duration2;
	uint32_t	dis_irq_cluster1_cpu0_central_duration3;
	uint32_t	dis_irq_cluster1_cpu0_cpusequencer_configuration;
	uint32_t	dis_irq_cluster1_cpu0_cpusequencer_status;
	uint32_t	dis_irq_cluster1_cpu0_cpusequencer_option;
	uint8_t		res80[0x4];
	uint32_t	dis_irq_cluster1_cpu0_cpusequencer_duration0;
	uint32_t	dis_irq_cluster1_cpu0_cpusequencer_duration1;
	uint32_t	dis_irq_cluster1_cpu0_cpusequencer_duration2;
	uint32_t	dis_irq_cluster1_cpu0_cpusequencer_duration3;
	uint32_t	cluster1_cpu1_configuration;
	uint32_t	cluster1_cpu1_status;
	uint32_t	cluster1_cpu1_option;
	uint32_t	cluster1_cpu1_reset;
	uint32_t	cluster1_cpu1_duration0;
	uint32_t	cluster1_cpu1_duration1;
	uint32_t	cluster1_cpu1_duration2;
	uint32_t	cluster1_cpu1_duration3;
	uint32_t	dis_irq_cluster1_cpu1_local_configuration;
	uint32_t	dis_irq_cluster1_cpu1_local_status;
	uint32_t	dis_irq_cluster1_cpu1_local_option;
	uint8_t		res81[0x4];
	uint32_t	dis_irq_cluster1_cpu1_local_duration0;
	uint32_t	dis_irq_cluster1_cpu1_local_duration1;
	uint32_t	dis_irq_cluster1_cpu1_local_duration2;
	uint32_t	dis_irq_cluster1_cpu1_local_duration3;
	uint32_t	dis_irq_cluster1_cpu1_central_configuration;
	uint32_t	dis_irq_cluster1_cpu1_central_status;
	uint32_t	dis_irq_cluster1_cpu1_central_option;
	uint8_t		res82[0x4];
	uint32_t	dis_irq_cluster1_cpu1_central_duration0;
	uint32_t	dis_irq_cluster1_cpu1_central_duration1;
	uint32_t	dis_irq_cluster1_cpu1_central_duration2;
	uint32_t	dis_irq_cluster1_cpu1_central_duration3;
	uint32_t	dis_irq_cluster1_cpu1_cpusequencer_configuration;
	uint32_t	dis_irq_cluster1_cpu1_cpusequencer_status;
	uint32_t	dis_irq_cluster1_cpu1_cpusequencer_option;
	uint8_t		res83[0x4];
	uint32_t	dis_irq_cluster1_cpu1_cpusequencer_duration0;
	uint32_t	dis_irq_cluster1_cpu1_cpusequencer_duration1;
	uint32_t	dis_irq_cluster1_cpu1_cpusequencer_duration2;
	uint32_t	dis_irq_cluster1_cpu1_cpusequencer_duration3;
	uint32_t	cluster1_cpu2_configuration;
	uint32_t	cluster1_cpu2_status;
	uint32_t	cluster1_cpu2_option;
	uint32_t	cluster1_cpu2_reset;
	uint32_t	cluster1_cpu2_duration0;
	uint32_t	cluster1_cpu2_duration2;
	uint32_t	cluster1_cpu2_duration3;
	uint8_t		res84[0x4];
	uint32_t	dis_irq_cluster1_cpu2_local_configuration;
	uint32_t	dis_irq_cluster1_cpu2_local_status;
	uint32_t	dis_irq_cluster1_cpu2_local_option;
	uint8_t		res85[0x4];
	uint32_t	dis_irq_cluster1_cpu2_local_duration0;
	uint32_t	dis_irq_cluster1_cpu2_local_duration1;
	uint32_t	dis_irq_cluster1_cpu2_local_duration2;
	uint32_t	dis_irq_cluster1_cpu2_local_duration3;
	uint32_t	dis_irq_cluster1_cpu2_central_configuration;
	uint32_t	dis_irq_cluster1_cpu2_central_status;
	uint32_t	dis_irq_cluster1_cpu2_central_option;
	uint8_t		res86[0x4];
	uint32_t	dis_irq_cluster1_cpu2_central_duration0;
	uint32_t	dis_irq_cluster1_cpu2_central_duration1;
	uint32_t	dis_irq_cluster1_cpu2_central_duration2;
	uint32_t	dis_irq_cluster1_cpu2_central_duration3;
	uint32_t	dis_irq_cluster1_cpu2_cpusequencer_configuration;
	uint32_t	dis_irq_cluster1_cpu2_cpusequencer_status;
	uint32_t	dis_irq_cluster1_cpu2_cpusequencer_option;
	uint8_t		res87[0x4];
	uint32_t	dis_irq_cluster1_cpu2_cpusequencer_duration0;
	uint32_t	dis_irq_cluster1_cpu2_cpusequencer_duration1;
	uint32_t	dis_irq_cluster1_cpu2_cpusequencer_duration2;
	uint32_t	dis_irq_cluster1_cpu2_cpusequencer_duration3;
	uint32_t	cluster1_cpu3_configuration;
	uint32_t	cluster1_cpu3_status;
	uint32_t	cluster1_cpu3_option;
	uint32_t	cluster1_cpu3_reset;
	uint32_t	cluster1_cpu3_duration0;
	uint32_t	cluster1_cpu3_duration1;
	uint32_t	cluster1_cpu3_duration2;
	uint32_t	cluster1_cpu3_duration3;
	uint32_t	dis_irq_cluster1_cpu3_local_configuration;
	uint32_t	dis_irq_cluster1_cpu3_local_status;
	uint32_t	dis_irq_cluster1_cpu3_local_option;
	uint8_t		res88[0x4];
	uint32_t	dis_irq_cluster1_cpu3_local_duration0;
	uint32_t	dis_irq_cluster1_cpu3_local_duration1;
	uint32_t	dis_irq_cluster1_cpu3_local_duration2;
	uint32_t	dis_irq_cluster1_cpu3_local_duration3;
	uint32_t	dis_irq_cluster1_cpu3_central_configuration;
	uint32_t	dis_irq_cluster1_cpu3_central_status;
	uint32_t	dis_irq_cluster1_cpu3_central_option;
	uint8_t		res89[0x4];
	uint32_t	dis_irq_cluster1_cpu3_central_duration0;
	uint32_t	dis_irq_cluster1_cpu3_central_duration1;
	uint32_t	dis_irq_cluster1_cpu3_central_duration2;
	uint32_t	dis_irq_cluster1_cpu3_central_duration3;
	uint32_t	dis_irq_cluster1_cpu3_cpusequencer_configuration;
	uint32_t	dis_irq_cluster1_cpu3_cpusequencer_status;
	uint32_t	dis_irq_cluster1_cpu3_cpusequencer_option;
	uint8_t		res90[0x4];
	uint32_t	dis_irq_cluster1_cpu3_cpusequencer_duration0;
	uint32_t	dis_irq_cluster1_cpu3_cpusequencer_duration1;
	uint32_t	dis_irq_cluster1_cpu3_cpusequencer_duration2;
	uint32_t	dis_irq_cluster1_cpu3_cpusequencer_duration3;
	uint32_t	cluster2_cpu0_configuration;
	uint32_t	cluster2_cpu0_status;
	uint32_t	cluster2_cpu0_option;
	uint32_t	cluster2_cpu0_reset;
	uint32_t	cluster2_cpu0_duration0;
	uint32_t	cluster2_cpu0_duration1;
	uint32_t	cluster2_cpu0_duration2;
	uint32_t	cluster2_cpu0_duration3;
	uint32_t	dis_irq_cluster2_cpu0_local_configuration;
	uint32_t	dis_irq_cluster2_cpu0_local_status;
	uint32_t	dis_irq_cluster2_cpu0_local_option;
	uint8_t		res91[0x4];
	uint32_t	dis_irq_cluster2_cpu0_local_duration0;
	uint32_t	dis_irq_cluster2_cpu0_local_duration1;
	uint32_t	dis_irq_cluster2_cpu0_local_duration2;
	uint32_t	dis_irq_cluster2_cpu0_local_duration3;
	uint32_t	dis_irq_cluster2_cpu0_central_configuration;
	uint32_t	dis_irq_cluster2_cpu0_central_status;
	uint32_t	dis_irq_cluster2_cpu0_central_option;
	uint8_t		res92[0x4];
	uint32_t	dis_irq_cluster2_cpu0_central_duration0;
	uint32_t	dis_irq_cluster2_cpu0_central_duration1;
	uint32_t	dis_irq_cluster2_cpu0_central_duration2;
	uint32_t	dis_irq_cluster2_cpu0_central_duration3;
	uint32_t	dis_irq_cluster2_cpu0_cpusequencer_configuration;
	uint32_t	dis_irq_cluster2_cpu0_cpusequencer_status;
	uint32_t	dis_irq_cluster2_cpu0_cpusequencer_option;
	uint8_t		res93[0x4];
	uint32_t	dis_irq_cluster2_cpu0_cpusequencer_duration0;
	uint32_t	dis_irq_cluster2_cpu0_cpusequencer_duration1;
	uint32_t	dis_irq_cluster2_cpu0_cpusequencer_duration2;
	uint32_t	dis_irq_cluster2_cpu0_cpusequencer_duration3;
	uint32_t	cluster2_cpu1_configuration;
	uint32_t	cluster2_cpu1_status;
	uint32_t	cluster2_cpu1_option;
	uint32_t	cluster2_cpu1_reset;
	uint32_t	cluster2_cpu1_duration0;
	uint32_t	cluster2_cpu1_duration1;
	uint32_t	cluster2_cpu1_duration2;
	uint32_t	cluster2_cpu1_duration3;
	uint32_t	dis_irq_cluster2_cpu1_local_configuration;
	uint32_t	dis_irq_cluster2_cpu1_local_status;
	uint32_t	dis_irq_cluster2_cpu1_local_option;
	uint8_t		res94[0x4];
	uint32_t	dis_irq_cluster2_cpu1_local_duration0;
	uint32_t	dis_irq_cluster2_cpu1_local_duration1;
	uint32_t	dis_irq_cluster2_cpu1_local_duration2;
	uint32_t	dis_irq_cluster2_cpu1_local_duration3;
	uint32_t	dis_irq_cluster2_cpu1_central_configuration;
	uint32_t	dis_irq_cluster2_cpu1_central_status;
	uint32_t	dis_irq_cluster2_cpu1_central_option;
	uint8_t		res95[0x4];
	uint32_t	dis_irq_cluster2_cpu1_central_duration0;
	uint32_t	dis_irq_cluster2_cpu1_central_duration1;
	uint32_t	dis_irq_cluster2_cpu1_central_duration2;
	uint32_t	dis_irq_cluster2_cpu1_central_duration3;
	uint32_t	dis_irq_cluster2_cpu1_cpusequencer_configuration;
	uint32_t	dis_irq_cluster2_cpu1_cpusequencer_status;
	uint32_t	dis_irq_cluster2_cpu1_cpusequencer_option;
	uint8_t		res96[0x4];
	uint32_t	dis_irq_cluster2_cpu1_cpusequencer_duration0;
	uint32_t	dis_irq_cluster2_cpu1_cpusequencer_duration1;
	uint32_t	dis_irq_cluster2_cpu1_cpusequencer_duration2;
	uint32_t	dis_irq_cluster2_cpu1_cpusequencer_duration3;
	uint32_t	cluster2_cpu2_configuration;
	uint32_t	cluster2_cpu2_status;
	uint32_t	cluster2_cpu2_option;
	uint32_t	cluster2_cpu2_reset;
	uint32_t	cluster2_cpu2_duration0;
	uint32_t	cluster2_cpu2_duration2;
	uint32_t	cluster2_cpu2_duration3;
	uint8_t		res97[0x4];
	uint32_t	dis_irq_cluster2_cpu2_local_configuration;
	uint32_t	dis_irq_cluster2_cpu2_local_status;
	uint32_t	dis_irq_cluster2_cpu2_local_option;
	uint8_t		res98[0x4];
	uint32_t	dis_irq_cluster2_cpu2_local_duration0;
	uint32_t	dis_irq_cluster2_cpu2_local_duration1;
	uint32_t	dis_irq_cluster2_cpu2_local_duration2;
	uint32_t	dis_irq_cluster2_cpu2_local_duration3;
	uint32_t	dis_irq_cluster2_cpu2_central_configuration;
	uint32_t	dis_irq_cluster2_cpu2_central_status;
	uint32_t	dis_irq_cluster2_cpu2_central_option;
	uint8_t		res99[0x4];
	uint32_t	dis_irq_cluster2_cpu2_central_duration0;
	uint32_t	dis_irq_cluster2_cpu2_central_duration1;
	uint32_t	dis_irq_cluster2_cpu2_central_duration2;
	uint32_t	dis_irq_cluster2_cpu2_central_duration3;
	uint32_t	dis_irq_cluster2_cpu2_cpusequencer_configuration;
	uint32_t	dis_irq_cluster2_cpu2_cpusequencer_status;
	uint32_t	dis_irq_cluster2_cpu2_cpusequencer_option;
	uint8_t		res100[0x4];
	uint32_t	dis_irq_cluster2_cpu2_cpusequencer_duration0;
	uint32_t	dis_irq_cluster2_cpu2_cpusequencer_duration1;
	uint32_t	dis_irq_cluster2_cpu2_cpusequencer_duration2;
	uint32_t	dis_irq_cluster2_cpu2_cpusequencer_duration3;
	uint32_t	cluster2_cpu3_configuration;
	uint32_t	cluster2_cpu3_status;
	uint32_t	cluster2_cpu3_option;
	uint32_t	cluster2_cpu3_reset;
	uint32_t	cluster2_cpu3_duration0;
	uint32_t	cluster2_cpu3_duration1;
	uint32_t	cluster2_cpu3_duration2;
	uint32_t	cluster2_cpu3_duration3;
	uint32_t	dis_irq_cluster2_cpu3_local_configuration;
	uint32_t	dis_irq_cluster2_cpu3_local_status;
	uint32_t	dis_irq_cluster2_cpu3_local_option;
	uint8_t		res101[0x4];
	uint32_t	dis_irq_cluster2_cpu3_local_duration0;
	uint32_t	dis_irq_cluster2_cpu3_local_duration1;
	uint32_t	dis_irq_cluster2_cpu3_local_duration2;
	uint32_t	dis_irq_cluster2_cpu3_local_duration3;
	uint32_t	dis_irq_cluster2_cpu3_central_configuration;
	uint32_t	dis_irq_cluster2_cpu3_central_status;
	uint32_t	dis_irq_cluster2_cpu3_central_option;
	uint8_t		res102[0x4];
	uint32_t	dis_irq_cluster2_cpu3_central_duration0;
	uint32_t	dis_irq_cluster2_cpu3_central_duration1;
	uint32_t	dis_irq_cluster2_cpu3_central_duration2;
	uint32_t	dis_irq_cluster2_cpu3_central_duration3;
	uint32_t	dis_irq_cluster2_cpu3_cpusequencer_configuration;
	uint32_t	dis_irq_cluster2_cpu3_cpusequencer_status;
	uint32_t	dis_irq_cluster2_cpu3_cpusequencer_option;
	uint8_t		res103[0x4];
	uint32_t	dis_irq_cluster2_cpu3_cpusequencer_duration0;
	uint32_t	dis_irq_cluster2_cpu3_cpusequencer_duration1;
	uint32_t	dis_irq_cluster2_cpu3_cpusequencer_duration2;
	uint32_t	dis_irq_cluster2_cpu3_cpusequencer_duration3;
	uint32_t	cluster0_noncpu_configuration;
	uint32_t	cluster0_noncpu_status;
	uint32_t	cluster0_noncpu_option;
	uint32_t	cluster0_noncpu_reset;
	uint32_t	cluster0_noncpu_duration0;
	uint32_t	cluster0_noncpu_duration1;
	uint32_t	cluster0_noncpu_duration2;
	uint32_t	cluster0_noncpu_duration3;
	uint32_t	cluster1_noncpu_configuration;
	uint32_t	cluster1_noncpu_status;
	uint32_t	cluster1_noncpu_option;
	uint32_t	cluster1_noncpu_reset;
	uint32_t	cluster1_noncpu_duration0;
	uint32_t	cluster1_noncpu_duration1;
	uint32_t	cluster1_noncpu_duration2;
	uint32_t	cluster1_noncpu_duration3;
	uint32_t	cluster2_noncpu_configuration;
	uint32_t	cluster2_noncpu_status;
	uint32_t	cluster2_noncpu_option;
	uint32_t	cluster2_noncpu_reset;
	uint32_t	cluster2_noncpu_duration0;
	uint32_t	cluster2_noncpu_duration1;
	uint32_t	cluster2_noncpu_duration2;
	uint32_t	cluster2_noncpu_duration3;
	uint8_t		res104[0x60];
	uint32_t	cluster0_cpusequencer_configuration;
	uint32_t	cluster0_cpusequencer_status;
	uint32_t	cluster0_cpusequencer_option;
	uint32_t	cluster0_cpusequencer_reset;
	uint32_t	cluster0_cpusequencer_duration0;
	uint32_t	cluster0_cpusequencer_duration1;
	uint32_t	cluster0_cpusequencer_duration2;
	uint32_t	cluster0_cpusequencer_duration3;
	uint32_t	cluster1_cpusequencer_configuration;
	uint32_t	cluster1_cpusequencer_status;
	uint32_t	cluster1_cpusequencer_option;
	uint32_t	cluster1_cpusequencer_reset;
	uint32_t	cluster1_cpusequencer_duration0;
	uint32_t	cluster1_cpusequencer_duration1;
	uint32_t	cluster1_cpusequencer_duration2;
	uint32_t	cluster1_cpusequencer_duration3;
	uint32_t	cluster2_cpusequencer_configuration;
	uint32_t	cluster2_cpusequencer_status;
	uint32_t	cluster2_cpusequencer_option;
	uint32_t	cluster2_cpusequencer_reset;
	uint32_t	cluster2_cpusequencer_duration0;
	uint32_t	cluster2_cpusequencer_duration1;
	uint32_t	cluster2_cpusequencer_duration2;
	uint32_t	cluster2_cpusequencer_duration3;
	uint8_t		res105[0xe0];
	uint32_t	cluster0_l2_configuration;
	uint32_t	cluster0_l2_status;
	uint32_t	cluster0_l2_option;
	uint8_t		res106[0x4];
	uint32_t	cluster0_l2_duration0;
	uint32_t	cluster0_l2_duration1;
	uint32_t	cluster0_l2_duration2;
	uint32_t	cluster0_l2_duration3;
	uint32_t	cluster1_l2_configuration;
	uint32_t	cluster1_l2_status;
	uint32_t	cluster1_l2_option;
	uint8_t		res107[0x4];
	uint32_t	cluster1_l2_duration0;
	uint32_t	cluster1_l2_duration1;
	uint32_t	cluster1_l2_duration2;
	uint32_t	cluster1_l2_duration3;
	uint32_t	cluster2_l2_configuration;
	uint32_t	cluster2_l2_status;
	uint32_t	cluster2_l2_option;
	uint8_t		res108[0x4];
	uint32_t	cluster2_l2_duration0;
	uint32_t	cluster2_l2_duration1;
	uint32_t	cluster2_l2_duration2;
	uint32_t	cluster2_l2_duration3;
	uint8_t		res109[0x1a0];
	uint32_t	clkstop_cmu_top_configuration;
	uint32_t	clkstop_cmu_top_status;
	uint32_t	clkstop_cmu_top_option;
	uint8_t		res110[0x4];
	uint32_t	clkstop_cmu_top_duration0;
	uint32_t	clkstop_cmu_top_duration1;
	uint32_t	clkstop_cmu_top_duration2;
	uint32_t	clkstop_cmu_top_duration3;
	uint32_t	force_autoclkgate_cmu_top_configuration;
	uint32_t	force_autoclkgate_cmu_top_status;
	uint32_t	force_autoclkgate_cmu_top_option;
	uint8_t		res111[0x4];
	uint32_t	force_autoclkgate_cmu_top_duration0;
	uint32_t	force_autoclkgate_cmu_top_duration1;
	uint32_t	force_autoclkgate_cmu_top_duration2;
	uint32_t	force_autoclkgate_cmu_top_duration3;
	uint32_t	retention_cmu_top_configuration;
	uint32_t	retention_cmu_top_status;
	uint32_t	retention_cmu_top_option;
	uint8_t		res112[0x4];
	uint32_t	retention_cmu_top_duration0;
	uint32_t	retention_cmu_top_duration1;
	uint32_t	retention_cmu_top_duration2;
	uint32_t	retention_cmu_top_duration3;
	uint32_t	reset_cmu_top_configuration;
	uint32_t	reset_cmu_top_status;
	uint32_t	reset_cmu_top_option;
	uint8_t		res113[0x4];
	uint32_t	reset_cmu_top_duration0;
	uint32_t	reset_cmu_top_duration1;
	uint32_t	reset_cmu_top_duration2;
	uint32_t	reset_cmu_top_duration3;
	uint8_t		res114[0x60];
	uint32_t	reset_cpuclkstop_configuration;
	uint32_t	reset_cpuclkstop_status;
	uint32_t	reset_cpuclkstop_option;
	uint8_t		res115[0x4];
	uint32_t	reset_cpuclkstop_duration0;
	uint32_t	reset_cpuclkstop_duration1;
	uint32_t	reset_cpuclkstop_duration2;
	uint32_t	reset_cpuclkstop_duration3;
	uint8_t		res116[0x80];
	uint32_t	ddrphy_clkstop_configuration;
	uint32_t	ddrphy_clkstop_status;
	uint32_t	ddrphy_clkstop_option;
	uint8_t		res117[0x4];
	uint32_t	ddrphy_clkstop_duration0;
	uint32_t	ddrphy_clkstop_duration1;
	uint32_t	ddrphy_clkstop_duration2;
	uint32_t	ddrphy_clkstop_duration3;
	uint32_t	ddrphy_iso_configuration;
	uint32_t	ddrphy_iso_status;
	uint32_t	ddrphy_iso_option;
	uint8_t		res118[0x4];
	uint32_t	ddrphy_iso_duration0;
	uint32_t	ddrphy_iso_duration1;
	uint32_t	ddrphy_iso_duration2;
	uint32_t	ddrphy_iso_duration3;
	uint32_t	ddrphy_soc2_iso_configuration;
	uint32_t	ddrphy_soc2_iso_status;
	uint32_t	ddrphy_soc2_iso_option;
	uint8_t		res119[0x4];
	uint32_t	ddrphy_soc2_iso_duration0;
	uint32_t	ddrphy_soc2_iso_duration1;
	uint32_t	ddrphy_soc2_iso_duration2;
	uint32_t	ddrphy_soc2_iso_duration3;
	uint32_t	ddrphy_dll_clk_configuration;
	uint32_t	ddrphy_dll_clk_status;
	uint32_t	ddrphy_dll_clk_option;
	uint8_t		res120[0x4];
	uint32_t	ddrphy_dll_clk_duration0;
	uint32_t	ddrphy_dll_clk_duration1;
	uint32_t	ddrphy_dll_clk_duration2;
	uint32_t	ddrphy_dll_clk_duration3;
	uint32_t	disable_pll_cmu_top_configuration;
	uint32_t	disable_pll_cmu_top_status;
	uint32_t	disable_pll_cmu_top_option;
	uint8_t		res121[0x4];
	uint32_t	disable_pll_cmu_top_duration0;
	uint32_t	disable_pll_cmu_top_duration1;
	uint32_t	disable_pll_cmu_top_duration2;
	uint32_t	disable_pll_cmu_top_duration3;
	uint8_t		res122[0x60];
	uint32_t	clkstop_open_cmu_top_configuration;
	uint32_t	clkstop_open_cmu_top_status;
	uint32_t	clkstop_open_cmu_top_option;
	uint8_t		res123[0x4];
	uint32_t	clkstop_open_cmu_top_duration0;
	uint32_t	clkstop_open_cmu_top_duration1;
	uint32_t	clkstop_open_cmu_top_duration2;
	uint32_t	clkstop_open_cmu_top_duration3;
	uint8_t		res124[0x20];
	uint32_t	lpi_residual_cmu_top_configuration;
	uint32_t	lpi_residual_cmu_top_status;
	uint32_t	lpi_residual_cmu_top_option;
	uint8_t		res125[0x4];
	uint32_t	lpi_residual_cmu_top_duration0;
	uint32_t	lpi_residual_cmu_top_duration1;
	uint32_t	lpi_residual_cmu_top_duration2;
	uint32_t	lpi_residual_cmu_top_duration3;
	uint8_t		res126[0x120];
	uint32_t	top_bus_configuration;
	uint32_t	top_bus_status;
	uint32_t	top_bus_option;
	uint8_t		res127[0x4];
	uint32_t	top_bus_duration0;
	uint32_t	top_bus_duration1;
	uint32_t	top_bus_duration2;
	uint32_t	top_bus_duration3;
	uint32_t	top_retention_configuration;
	uint32_t	top_retention_status;
	uint32_t	top_retention_option;
	uint8_t		res128[0x4];
	uint32_t	top_retention_duration0;
	uint32_t	top_retention_duration1;
	uint32_t	top_retention_duration2;
	uint32_t	top_retention_duration3;
	uint32_t	top_pwr_configuration;
	uint32_t	top_pwr_status;
	uint32_t	top_pwr_option;
	uint8_t		res129[0x4];
	uint32_t	top_pwr_duration0;
	uint32_t	top_pwr_duration1;
	uint32_t	top_pwr_duration2;
	uint32_t	top_pwr_duration3;
	uint32_t	cmu_pwr_configuration;
	uint32_t	cmu_pwr_status;
	uint32_t	cmu_pwr_option;
	uint8_t		res130[0x4];
	uint32_t	cmu_pwr_duration0;
	uint32_t	cmu_pwr_duration1;
	uint32_t	cmu_pwr_duration2;
	uint32_t	cmu_pwr_duration3;
	uint8_t		res131[0x80];
	uint32_t	logic_reset_configuration;
	uint32_t	logic_reset_status;
	uint32_t	logic_reset_option;
	uint8_t		res132[0x4];
	uint32_t	logic_reset_duration0;
	uint32_t	logic_reset_duration1;
	uint32_t	logic_reset_duration2;
	uint32_t	logic_reset_duration3;
	uint8_t		res133[0x20];
	uint32_t	sleep_reset_configuration;
	uint32_t	sleep_reset_status;
	uint32_t	sleep_reset_option;
	uint8_t		res134[0x4];
	uint32_t	sleep_reset_duration0;
	uint32_t	sleep_reset_duration1;
	uint32_t	sleep_reset_duration2;
	uint32_t	sleep_reset_duration3;
	uint8_t		res135[0xa0];
	uint32_t	memory_top_configuration;
	uint32_t	memory_top_status;
	uint32_t	memory_top_option;
	uint8_t		res136[0x4];
	uint32_t	memory_top_duration0;
	uint32_t	memory_top_duration1;
	uint32_t	memory_top_duration2;
	uint32_t	memory_top_duration3;
	uint8_t		res137[0x160];
	uint32_t	logic_reset_ddrphy_configuration;
	uint32_t	logic_reset_ddrphy_status;
	uint32_t	logic_reset_ddrphy_option;
	uint8_t		res138[0x4];
	uint32_t	logic_reset_ddrphy_duration0;
	uint32_t	logic_reset_ddrphy_duration1;
	uint32_t	logic_reset_ddrphy_duration2;
	uint32_t	logic_reset_ddrphy_duration3;
	uint32_t	logic_apb_preset_ddrphy_configuration;
	uint32_t	logic_apb_preset_ddrphy_status;
	uint32_t	logic_apb_preset_ddrphy_option;
	uint8_t		res139[0x4];
	uint32_t	logic_apb_preset_ddrphy_duration0;
	uint32_t	logic_apb_preset_ddrphy_duration1;
	uint32_t	logic_apb_preset_ddrphy_duration2;
	uint32_t	logic_apb_preset_ddrphy_duration3;
	uint32_t	retention_ddrphy_configuration;
	uint32_t	retention_ddrphy_status;
	uint32_t	retention_ddrphy_option;
	uint8_t		res140[0x4];
	uint32_t	retention_ddrphy_duration0;
	uint32_t	retention_ddrphy_duration1;
	uint32_t	retention_ddrphy_duration2;
	uint32_t	retention_ddrphy_duration3;
	uint32_t	pwr_ddrphy_configuration;
	uint32_t	pwr_ddrphy_status;
	uint32_t	pwr_ddrphy_option;
	uint8_t		res141[0x4];
	uint32_t	pwr_ddrphy_duration0;
	uint32_t	pwr_ddrphy_duration1;
	uint32_t	pwr_ddrphy_duration2;
	uint32_t	pwr_ddrphy_duration3;
	uint32_t	pad_retention_lpddr4_configuration;
	uint32_t	pad_retention_lpddr4_status;
	uint32_t	pad_retention_lpddr4_option;
	uint8_t		res142[0x4];
	uint32_t	pad_retention_lpddr4_duration0;
	uint32_t	pad_retention_lpddr4_duration1;
	uint32_t	pad_retention_lpddr4_duration2;
	uint32_t	pad_retention_lpddr4_duration3;
	uint8_t		res143[0x40];
	uint32_t	pad_retention_gpio0_configuration;
	uint32_t	pad_retention_gpio0_status;
	uint32_t	pad_retention_gpio0_option;
	uint8_t		res144[0x4];
	uint32_t	pad_retention_gpio0_duration0;
	uint32_t	pad_retention_gpio0_duration1;
	uint32_t	pad_retention_gpio0_duration2;
	uint32_t	pad_retention_gpio0_duration3;
	uint32_t	pad_retention_gpio1_configuration;
	uint32_t	pad_retention_gpio1_status;
	uint32_t	pad_retention_gpio1_option;
	uint8_t		res145[0x4];
	uint32_t	pad_retention_gpio1_duration0;
	uint32_t	pad_retention_gpio1_duration1;
	uint32_t	pad_retention_gpio1_duration2;
	uint32_t	pad_retention_gpio1_duration3;
	uint32_t	pad_retention_gpio2_configuration;
	uint32_t	pad_retention_gpio2_status;
	uint32_t	pad_retention_gpio2_option;
	uint8_t		res146[0x4];
	uint32_t	pad_retention_gpio2_duration0;
	uint32_t	pad_retention_gpio2_duration1;
	uint32_t	pad_retention_gpio2_duration2;
	uint32_t	pad_retention_gpio2_duration3;
	uint32_t	pad_retention_fsys_configuration;
	uint32_t	pad_retention_fsys_status;
	uint32_t	pad_retention_fsys_option;
	uint8_t		res147[0x4];
	uint32_t	pad_retention_fsys_duration0;
	uint32_t	pad_retention_fsys_duration1;
	uint32_t	pad_retention_fsys_duration2;
	uint32_t	pad_retention_fsys_duration3;
	uint8_t		res148[0x24];
	uint32_t	pad_alv_sel_status;
	uint32_t	pad_alv_sel_option0;
	uint32_t	ps_hold_control;
	uint32_t	pad_alv_sel_duration0;
	uint32_t	pad_alv_sel_duration1;
	uint32_t	pad_alv_sel_duration2;
	uint32_t	pad_alv_sel_duration3;
	uint8_t		res149[0xe0];
	uint32_t	pad_isolation_configuration;
	uint32_t	pad_isolation_status;
	uint32_t	pad_isolation_option;
	uint8_t		res150[0x4];
	uint32_t	pad_isolation_duration0;
	uint32_t	pad_isolation_duration1;
	uint32_t	pad_isolation_duration2;
	uint32_t	pad_isolation_duration3;
	uint8_t		res151[0xe0];
	uint32_t	pad_alv_sel_configuration;
	uint8_t		res152[0x2fc];
	uint32_t	ext_regulator_configuration;
	uint32_t	ext_regulator_status;
	uint32_t	ext_regulator_option;
	uint8_t		res153[0x4];
	uint32_t	ext_regulator_duration0;
	uint32_t	ext_regulator_duration1;
	uint32_t	ext_regulator_duration2;
	uint32_t	ext_regulator_duration3;
	uint8_t		res154[0x1e0];
	uint32_t	gpio_mode_configuration;
	uint32_t	gpio_mode_status;
	uint32_t	gpio_mode_option;
	uint8_t		res155[0x4];
	uint32_t	gpio_mode_duration0;
	uint32_t	gpio_mode_duration1;
	uint32_t	gpio_mode_duration2;
	uint32_t	gpio_mode_duration3;
	uint8_t		res156[0x4c0];
	uint32_t	cpu_qch_embedded_cmu_cpucl0_configuration;
	uint32_t	cpu_qch_embedded_cmu_cpucl0_status;
	uint32_t	cpu_qch_embedded_cmu_cpucl0_option;
	uint8_t		res157[0x4];
	uint32_t	cpu_qch_embedded_cmu_cpucl0_duration0;
	uint32_t	cpu_qch_embedded_cmu_cpucl0_duration1;
	uint32_t	cpu_qch_embedded_cmu_cpucl0_duration2;
	uint32_t	cpu_qch_embedded_cmu_cpucl0_duration3;
	uint32_t	cpu_qch_embedded_cmu_cpucl1_configuration;
	uint32_t	cpu_qch_embedded_cmu_cpucl1_status;
	uint32_t	cpu_qch_embedded_cmu_cpucl1_option;
	uint8_t		res158[0x4];
	uint32_t	cpu_qch_embedded_cmu_cpucl1_duration0;
	uint32_t	cpu_qch_embedded_cmu_cpucl1_duration1;
	uint32_t	cpu_qch_embedded_cmu_cpucl1_duration2;
	uint32_t	cpu_qch_embedded_cmu_cpucl1_duration3;
	uint32_t	cpu_qch_embedded_cmu_cpucl2_configuration;
	uint32_t	cpu_qch_embedded_cmu_cpucl2_status;
	uint32_t	cpu_qch_embedded_cmu_cpucl2_option;
	uint8_t		res159[0x4];
	uint32_t	cpu_qch_embedded_cmu_cpucl2_duration0;
	uint32_t	cpu_qch_embedded_cmu_cpucl2_duration1;
	uint32_t	cpu_qch_embedded_cmu_cpucl2_duration2;
	uint32_t	cpu_qch_embedded_cmu_cpucl2_duration3;
	uint8_t		res160[0xc0];
	uint32_t	clkstop_open_cmu_trip0_configuration;
	uint32_t	clkstop_open_cmu_trip0_status;
	uint32_t	clkstop_open_cmu_trip0_option;
	uint8_t		res161[0x4];
	uint32_t	clkstop_open_cmu_trip0_duration0;
	uint32_t	clkstop_open_cmu_trip0_duration1;
	uint32_t	clkstop_open_cmu_trip0_duration2;
	uint32_t	clkstop_open_cmu_trip0_duration3;
	uint32_t	clkstop_open_cmu_trip1_configuration;
	uint32_t	clkstop_open_cmu_trip1_status;
	uint32_t	clkstop_open_cmu_trip1_option;
	uint8_t		res162[0x4];
	uint32_t	clkstop_open_cmu_trip1_duration0;
	uint32_t	clkstop_open_cmu_trip1_duration1;
	uint32_t	clkstop_open_cmu_trip1_duration2;
	uint32_t	clkstop_open_cmu_trip1_duration3;
	uint32_t	clkstop_open_cmu_mfc_configuration;
	uint32_t	clkstop_open_cmu_mfc_status;
	uint32_t	clkstop_open_cmu_mfc_option;
	uint8_t		res163[0x4];
	uint32_t	clkstop_open_cmu_mfc_duration0;
	uint32_t	clkstop_open_cmu_mfc_duration1;
	uint32_t	clkstop_open_cmu_mfc_duration2;
	uint32_t	clkstop_open_cmu_mfc_duration3;
	uint8_t		res164[0x80];
	uint32_t	clkstop_open_cmu_embedded_cmu_cpucl0_configuration;
	uint32_t	clkstop_open_cmu_embedded_cmu_cpucl0_status;
	uint32_t	clkstop_open_cmu_embedded_cmu_cpucl0_option;
	uint8_t		res165[0x4];
	uint32_t	clkstop_open_cmu_embedded_cmu_cpucl0_duration0;
	uint32_t	clkstop_open_cmu_embedded_cmu_cpucl0_duration1;
	uint32_t	clkstop_open_cmu_embedded_cmu_cpucl0_duration2;
	uint32_t	clkstop_open_cmu_embedded_cmu_cpucl0_duration3;
	uint32_t	clkstop_open_cmu_embedded_cmu_cpucl1_configuration;
	uint32_t	clkstop_open_cmu_embedded_cmu_cpucl1_status;
	uint32_t	clkstop_open_cmu_embedded_cmu_cpucl1_option;
	uint8_t		res166[0x4];
	uint32_t	clkstop_open_cmu_embedded_cmu_cpucl1_duration0;
	uint32_t	clkstop_open_cmu_embedded_cmu_cpucl1_duration1;
	uint32_t	clkstop_open_cmu_embedded_cmu_cpucl1_duration2;
	uint32_t	clkstop_open_cmu_embedded_cmu_cpucl1_duration3;
	uint32_t	clkstop_open_cmu_embedded_cmu_cpucl2_configuration;
	uint32_t	clkstop_open_cmu_embedded_cmu_cpucl2_status;
	uint32_t	clkstop_open_cmu_embedded_cmu_cpucl2_option;
	uint8_t		res167[0x4];
	uint32_t	clkstop_open_cmu_embedded_cmu_cpucl2_duration0;
	uint32_t	clkstop_open_cmu_embedded_cmu_cpucl2_duration1;
	uint32_t	clkstop_open_cmu_embedded_cmu_cpucl2_duration2;
	uint32_t	clkstop_open_cmu_embedded_cmu_cpucl2_duration3;
	uint8_t		res168[0xc0];
	uint32_t	trip0_configuration;
	uint32_t	trip0_status;
	uint32_t	trip0_option;
	uint8_t		res169[0x4];
	uint32_t	trip0_duration0;
	uint32_t	trip0_duration1;
	uint32_t	trip0_duration2;
	uint32_t	trip0_duration3;
	uint32_t	trip1_configuration;
	uint32_t	trip1_status;
	uint32_t	trip1_option;
	uint8_t		res170[0x4];
	uint32_t	trip1_duration0;
	uint32_t	trip1_duration1;
	uint32_t	trip1_duration2;
	uint32_t	trip1_duration3;
	uint32_t	mfc_configuration;
	uint32_t	mfc_status;
	uint32_t	mfc_option;
	uint8_t		res171[0x4];
	uint32_t	mfc_duration0;
	uint32_t	mfc_duration1;
	uint32_t	mfc_duration2;
	uint32_t	mfc_duration3;
	uint8_t		res172[0x80];
	uint32_t	embedded_cmu_cpucl0_configuration;
	uint32_t	embedded_cmu_cpucl0_status;
	uint32_t	embedded_cmu_cpucl0_option;
	uint8_t		res173[0x4];
	uint32_t	embedded_cmu_cpucl0_duration0;
	uint32_t	embedded_cmu_cpucl0_duration1;
	uint32_t	embedded_cmu_cpucl0_duration2;
	uint32_t	embedded_cmu_cpucl0_duration3;
	uint32_t	embedded_cmu_cpucl1_configuration;
	uint32_t	embedded_cmu_cpucl1_status;
	uint32_t	embedded_cmu_cpucl1_option;
	uint8_t		res174[0x4];
	uint32_t	embedded_cmu_cpucl1_duration0;
	uint32_t	embedded_cmu_cpucl1_duration1;
	uint32_t	embedded_cmu_cpucl1_duration2;
	uint32_t	embedded_cmu_cpucl1_duration3;
	uint32_t	embedded_cmu_cpucl2_configuration;
	uint32_t	embedded_cmu_cpucl2_status;
	uint32_t	embedded_cmu_cpucl2_option;
	uint8_t		res175[0x4];
	uint32_t	embedded_cmu_cpucl2_duration0;
	uint32_t	embedded_cmu_cpucl2_duration1;
	uint32_t	embedded_cmu_cpucl2_duration2;
	uint32_t	embedded_cmu_cpucl2_duration3;
	uint8_t		res176[0xc0];
	uint32_t	force_autoclkgate_cmu_trip0_configuration;
	uint32_t	force_autoclkgate_cmu_trip0_status;
	uint32_t	force_autoclkgate_cmu_trip0_option;
	uint8_t		res177[0x4];
	uint32_t	force_autoclkgate_cmu_trip0_duration0;
	uint32_t	force_autoclkgate_cmu_trip0_duration1;
	uint32_t	force_autoclkgate_cmu_trip0_duration2;
	uint32_t	force_autoclkgate_cmu_trip0_duration3;
	uint32_t	force_autoclkgate_cmu_trip1_configuration;
	uint32_t	force_autoclkgate_cmu_trip1_status;
	uint32_t	force_autoclkgate_cmu_trip1_option;
	uint8_t		res178[0x4];
	uint32_t	force_autoclkgate_cmu_trip1_duration0;
	uint32_t	force_autoclkgate_cmu_trip1_duration1;
	uint32_t	force_autoclkgate_cmu_trip1_duration2;
	uint32_t	force_autoclkgate_cmu_trip1_duration3;
	uint32_t	force_autoclkgate_cmu_mfc_configuration;
	uint32_t	force_autoclkgate_cmu_mfc_status;
	uint32_t	force_autoclkgate_cmu_mfc_option;
	uint8_t		res179[0x4];
	uint32_t	force_autoclkgate_cmu_mfc_duration0;
	uint32_t	force_autoclkgate_cmu_mfc_duration1;
	uint32_t	force_autoclkgate_cmu_mfc_duration2;
	uint32_t	force_autoclkgate_cmu_mfc_duration3;
	uint8_t		res180[0x80];
	uint32_t	force_autoclkgate_cmu_embedded_cmu_cpucl0_configuration;
	uint32_t	force_autoclkgate_cmu_embedded_cmu_cpucl0_status;
	uint32_t	force_autoclkgate_cmu_embedded_cmu_cpucl0_option;
	uint8_t		res181[0x4];
	uint32_t	force_autoclkgate_cmu_embedded_cmu_cpucl0_duration0;
	uint32_t	force_autoclkgate_cmu_embedded_cmu_cpucl0_duration1;
	uint32_t	force_autoclkgate_cmu_embedded_cmu_cpucl0_duration2;
	uint32_t	force_autoclkgate_cmu_embedded_cmu_cpucl0_duration3;
	uint32_t	force_autoclkgate_cmu_embedded_cmu_cpucl1_configuration;
	uint32_t	force_autoclkgate_cmu_embedded_cmu_cpucl1_status;
	uint32_t	force_autoclkgate_cmu_embedded_cmu_cpucl1_option;
	uint8_t		res182[0x4];
	uint32_t	force_autoclkgate_cmu_embedded_cmu_cpucl1_duration0;
	uint32_t	force_autoclkgate_cmu_embedded_cmu_cpucl1_duration1;
	uint32_t	force_autoclkgate_cmu_embedded_cmu_cpucl1_duration2;
	uint32_t	force_autoclkgate_cmu_embedded_cmu_cpucl1_duration3;
	uint32_t	force_autoclkgate_cmu_embedded_cmu_cpucl2_configuration;
	uint32_t	force_autoclkgate_cmu_embedded_cmu_cpucl2_status;
	uint32_t	force_autoclkgate_cmu_embedded_cmu_cpucl2_option;
	uint8_t		res183[0x4];
	uint32_t	force_autoclkgate_cmu_embedded_cmu_cpucl2_duration0;
	uint32_t	force_autoclkgate_cmu_embedded_cmu_cpucl2_duration1;
	uint32_t	force_autoclkgate_cmu_embedded_cmu_cpucl2_duration2;
	uint32_t	force_autoclkgate_cmu_embedded_cmu_cpucl2_duration3;
	uint8_t		res184[0xc0];
	uint32_t	clkstop_cmu_trip0_configuration;
	uint32_t	clkstop_cmu_trip0_status;
	uint32_t	clkstop_cmu_trip0_option;
	uint8_t		res185[0x4];
	uint32_t	clkstop_cmu_trip0_duration0;
	uint32_t	clkstop_cmu_trip0_duration1;
	uint32_t	clkstop_cmu_trip0_duration2;
	uint32_t	clkstop_cmu_trip0_duration3;
	uint32_t	clkstop_cmu_trip1_configuration;
	uint32_t	clkstop_cmu_trip1_status;
	uint32_t	clkstop_cmu_trip1_option;
	uint8_t		res186[0x4];
	uint32_t	clkstop_cmu_trip1_duration0;
	uint32_t	clkstop_cmu_trip1_duration1;
	uint32_t	clkstop_cmu_trip1_duration2;
	uint32_t	clkstop_cmu_trip1_duration3;
	uint32_t	clkstop_cmu_mfc_configuration;
	uint32_t	clkstop_cmu_mfc_status;
	uint32_t	clkstop_cmu_mfc_option;
	uint8_t		res187[0x4];
	uint32_t	clkstop_cmu_mfc_duration0;
	uint32_t	clkstop_cmu_mfc_duration1;
	uint32_t	clkstop_cmu_mfc_duration2;
	uint32_t	clkstop_cmu_mfc_duration3;
	uint8_t		res188[0x80];
	uint32_t	clkstop_cmu_embedded_cmu_cpucl0_configuration;
	uint32_t	clkstop_cmu_embedded_cmu_cpucl0_status;
	uint32_t	clkstop_cmu_embedded_cmu_cpucl0_option;
	uint8_t		res189[0x4];
	uint32_t	clkstop_cmu_embedded_cmu_cpucl0_duration0;
	uint32_t	clkstop_cmu_embedded_cmu_cpucl0_duration1;
	uint32_t	clkstop_cmu_embedded_cmu_cpucl0_duration2;
	uint32_t	clkstop_cmu_embedded_cmu_cpucl0_duration3;
	uint32_t	clkstop_cmu_embedded_cmu_cpucl1_configuration;
	uint32_t	clkstop_cmu_embedded_cmu_cpucl1_status;
	uint32_t	clkstop_cmu_embedded_cmu_cpucl1_option;
	uint8_t		res190[0x4];
	uint32_t	clkstop_cmu_embedded_cmu_cpucl1_duration0;
	uint32_t	clkstop_cmu_embedded_cmu_cpucl1_duration1;
	uint32_t	clkstop_cmu_embedded_cmu_cpucl1_duration2;
	uint32_t	clkstop_cmu_embedded_cmu_cpucl1_duration3;
	uint32_t	clkstop_cmu_embedded_cmu_cpucl2_configuration;
	uint32_t	clkstop_cmu_embedded_cmu_cpucl2_status;
	uint32_t	clkstop_cmu_embedded_cmu_cpucl2_option;
	uint8_t		res191[0x4];
	uint32_t	clkstop_cmu_embedded_cmu_cpucl2_duration0;
	uint32_t	clkstop_cmu_embedded_cmu_cpucl2_duration1;
	uint32_t	clkstop_cmu_embedded_cmu_cpucl2_duration2;
	uint32_t	clkstop_cmu_embedded_cmu_cpucl2_duration3;
	uint8_t		res192[0xc0];
	uint32_t	disable_pll_cmu_trip0_configuration;
	uint32_t	disable_pll_cmu_trip0_status;
	uint32_t	disable_pll_cmu_trip0_option;
	uint8_t		res193[0x4];
	uint32_t	disable_pll_cmu_trip0_duration0;
	uint32_t	disable_pll_cmu_trip0_duration1;
	uint32_t	disable_pll_cmu_trip0_duration2;
	uint32_t	disable_pll_cmu_trip0_duration3;
	uint32_t	disable_pll_cmu_trip1_configuration;
	uint32_t	disable_pll_cmu_trip1_status;
	uint32_t	disable_pll_cmu_trip1_option;
	uint8_t		res194[0x4];
	uint32_t	disable_pll_cmu_trip1_duration0;
	uint32_t	disable_pll_cmu_trip1_duration1;
	uint32_t	disable_pll_cmu_trip1_duration2;
	uint32_t	disable_pll_cmu_trip1_duration3;
	uint32_t	disable_pll_cmu_mfc_configuration;
	uint32_t	disable_pll_cmu_mfc_status;
	uint32_t	disable_pll_cmu_mfc_option;
	uint8_t		res195[0x4];
	uint32_t	disable_pll_cmu_mfc_duration0;
	uint32_t	disable_pll_cmu_mfc_duration1;
	uint32_t	disable_pll_cmu_mfc_duration2;
	uint32_t	disable_pll_cmu_mfc_duration3;
	uint8_t		res196[0x80];
	uint32_t	disable_pll_cmu_embedded_cmu_cpucl0_configuration;
	uint32_t	disable_pll_cmu_embedded_cmu_cpucl0_status;
	uint32_t	disable_pll_cmu_embedded_cmu_cpucl0_option;
	uint8_t		res197[0x4];
	uint32_t	disable_pll_cmu_embedded_cmu_cpucl0_duration0;
	uint32_t	disable_pll_cmu_embedded_cmu_cpucl0_duration1;
	uint32_t	disable_pll_cmu_embedded_cmu_cpucl0_duration2;
	uint32_t	disable_pll_cmu_embedded_cmu_cpucl0_duration3;
	uint32_t	disable_pll_cmu_embedded_cmu_cpucl1_configuration;
	uint32_t	disable_pll_cmu_embedded_cmu_cpucl1_status;
	uint32_t	disable_pll_cmu_embedded_cmu_cpucl1_option;
	uint8_t		res198[0x4];
	uint32_t	disable_pll_cmu_embedded_cmu_cpucl1_duration0;
	uint32_t	disable_pll_cmu_embedded_cmu_cpucl1_duration1;
	uint32_t	disable_pll_cmu_embedded_cmu_cpucl1_duration2;
	uint32_t	disable_pll_cmu_embedded_cmu_cpucl1_duration3;
	uint32_t	disable_pll_cmu_embedded_cmu_cpucl2_configuration;
	uint32_t	disable_pll_cmu_embedded_cmu_cpucl2_status;
	uint32_t	disable_pll_cmu_embedded_cmu_cpucl2_option;
	uint8_t		res199[0x4];
	uint32_t	disable_pll_cmu_embedded_cmu_cpucl2_duration0;
	uint32_t	disable_pll_cmu_embedded_cmu_cpucl2_duration1;
	uint32_t	disable_pll_cmu_embedded_cmu_cpucl2_duration2;
	uint32_t	disable_pll_cmu_embedded_cmu_cpucl2_duration3;
	uint8_t		res200[0xc0];
	uint32_t	reset_logic_trip0_configuration;
	uint32_t	reset_logic_trip0_status;
	uint32_t	reset_logic_trip0_option;
	uint8_t		res201[0x4];
	uint32_t	reset_logic_trip0_duration0;
	uint32_t	reset_logic_trip0_duration1;
	uint32_t	reset_logic_trip0_duration2;
	uint32_t	reset_logic_trip0_duration3;
	uint32_t	reset_logic_trip1_configuration;
	uint32_t	reset_logic_trip1_status;
	uint32_t	reset_logic_trip1_option;
	uint8_t		res202[0x4];
	uint32_t	reset_logic_trip1_duration0;
	uint32_t	reset_logic_trip1_duration1;
	uint32_t	reset_logic_trip1_duration2;
	uint32_t	reset_logic_trip1_duration3;
	uint32_t	reset_logic_mfc_configuration;
	uint32_t	reset_logic_mfc_status;
	uint32_t	reset_logic_mfc_option;
	uint8_t		res203[0x4];
	uint32_t	reset_logic_mfc_duration0;
	uint32_t	reset_logic_mfc_duration1;
	uint32_t	reset_logic_mfc_duration2;
	uint32_t	reset_logic_mfc_duration3;
	uint8_t		res204[0x80];
	uint32_t	reset_logic_embedded_cmu_cpucl0_configuration;
	uint32_t	reset_logic_embedded_cmu_cpucl0_status;
	uint32_t	reset_logic_embedded_cmu_cpucl0_option;
	uint8_t		res205[0x4];
	uint32_t	reset_logic_embedded_cmu_cpucl0_duration0;
	uint32_t	reset_logic_embedded_cmu_cpucl0_duration1;
	uint32_t	reset_logic_embedded_cmu_cpucl0_duration2;
	uint32_t	reset_logic_embedded_cmu_cpucl0_duration3;
	uint32_t	reset_logic_embedded_cmu_cpucl1_configuration;
	uint32_t	reset_logic_embedded_cmu_cpucl1_status;
	uint32_t	reset_logic_embedded_cmu_cpucl1_option;
	uint8_t		res206[0x4];
	uint32_t	reset_logic_embedded_cmu_cpucl1_duration0;
	uint32_t	reset_logic_embedded_cmu_cpucl1_duration1;
	uint32_t	reset_logic_embedded_cmu_cpucl1_duration2;
	uint32_t	reset_logic_embedded_cmu_cpucl1_duration3;
	uint32_t	reset_logic_embedded_cmu_cpucl2_configuration;
	uint32_t	reset_logic_embedded_cmu_cpucl2_status;
	uint32_t	reset_logic_embedded_cmu_cpucl2_option;
	uint8_t		res207[0x4];
	uint32_t	reset_logic_embedded_cmu_cpucl2_duration0;
	uint32_t	reset_logic_embedded_cmu_cpucl2_duration1;
	uint32_t	reset_logic_embedded_cmu_cpucl2_duration2;
	uint32_t	reset_logic_embedded_cmu_cpucl2_duration3;
	uint8_t		res208[0xc0];
	uint32_t	memory_trip0_configuration;
	uint32_t	memory_trip0_status;
	uint32_t	memory_trip0_option;
	uint8_t		res209[0x4];
	uint32_t	memory_trip0_duration0;
	uint32_t	memory_trip0_duration1;
	uint32_t	memory_trip0_duration2;
	uint32_t	memory_trip0_duration3;
	uint32_t	memory_trip1_configuration;
	uint32_t	memory_trip1_status;
	uint32_t	memory_trip1_option;
	uint8_t		res210[0x4];
	uint32_t	memory_trip1_duration0;
	uint32_t	memory_trip1_duration1;
	uint32_t	memory_trip1_duration2;
	uint32_t	memory_trip1_duration3;
	uint32_t	memory_mfc_configuration;
	uint32_t	memory_mfc_status;
	uint32_t	memory_mfc_option;
	uint8_t		res211[0x4];
	uint32_t	memory_mfc_duration0;
	uint32_t	memory_mfc_duration1;
	uint32_t	memory_mfc_duration2;
	uint32_t	memory_mfc_duration3;
	uint8_t		res212[0x1a0];
	uint32_t	reset_cmu_trip0_configuration;
	uint32_t	reset_cmu_trip0_status;
	uint32_t	reset_cmu_trip0_option;
	uint8_t		res213[0x4];
	uint32_t	reset_cmu_trip0_duration0;
	uint32_t	reset_cmu_trip0_duration1;
	uint32_t	reset_cmu_trip0_duration2;
	uint32_t	reset_cmu_trip0_duration3;
	uint32_t	reset_cmu_trip1_configuration;
	uint32_t	reset_cmu_trip1_status;
	uint32_t	reset_cmu_trip1_option;
	uint8_t		res214[0x4];
	uint32_t	reset_cmu_trip1_duration0;
	uint32_t	reset_cmu_trip1_duration1;
	uint32_t	reset_cmu_trip1_duration2;
	uint32_t	reset_cmu_trip1_duration3;
	uint32_t	reset_cmu_mfc_configuration;
	uint32_t	reset_cmu_mfc_status;
	uint32_t	reset_cmu_mfc_option;
	uint8_t		res215[0x4];
	uint32_t	reset_cmu_mfc_duration0;
	uint32_t	reset_cmu_mfc_duration1;
	uint32_t	reset_cmu_mfc_duration2;
	uint32_t	reset_cmu_mfc_duration3;
	uint8_t		res216[0x80];
	uint32_t	reset_cmu_embedded_cmu_cpucl0_configuration;
	uint32_t	reset_cmu_embedded_cmu_cpucl0_status;
	uint32_t	reset_cmu_embedded_cmu_cpucl0_option;
	uint8_t		res217[0x4];
	uint32_t	reset_cmu_embedded_cmu_cpucl0_duration0;
	uint32_t	reset_cmu_embedded_cmu_cpucl0_duration1;
	uint32_t	reset_cmu_embedded_cmu_cpucl0_duration2;
	uint32_t	reset_cmu_embedded_cmu_cpucl0_duration3;
	uint32_t	reset_cmu_embedded_cmu_cpucl1_configuration;
	uint32_t	reset_cmu_embedded_cmu_cpucl1_status;
	uint32_t	reset_cmu_embedded_cmu_cpucl1_option;
	uint8_t		res218[0x4];
	uint32_t	reset_cmu_embedded_cmu_cpucl1_duration0;
	uint32_t	reset_cmu_embedded_cmu_cpucl1_duration1;
	uint32_t	reset_cmu_embedded_cmu_cpucl1_duration2;
	uint32_t	reset_cmu_embedded_cmu_cpucl1_duration3;
	uint32_t	reset_cmu_embedded_cmu_cpucl2_configuration;
	uint32_t	reset_cmu_embedded_cmu_cpucl2_status;
	uint32_t	reset_cmu_embedded_cmu_cpucl2_option;
	uint8_t		res219[0x4];
	uint32_t	reset_cmu_embedded_cmu_cpucl2_duration0;
	uint32_t	reset_cmu_embedded_cmu_cpucl2_duration1;
	uint32_t	reset_cmu_embedded_cmu_cpucl2_duration2;
	uint32_t	reset_cmu_embedded_cmu_cpucl2_duration3;
	uint8_t		res220[0x2c0];
	uint32_t	lpi_residual_cmu_trip0_configuration;
	uint32_t	lpi_residual_cmu_trip0_status;
	uint32_t	lpi_residual_cmu_trip0_option;
	uint8_t		res221[0x4];
	uint32_t	lpi_residual_cmu_trip0_duration0;
	uint32_t	lpi_residual_cmu_trip0_duration1;
	uint32_t	lpi_residual_cmu_trip0_duration2;
	uint32_t	lpi_residual_cmu_trip0_duration3;
	uint32_t	lpi_residual_cmu_trip1_configuration;
	uint32_t	lpi_residual_cmu_trip1_status;
	uint32_t	lpi_residual_cmu_trip1_option;
	uint8_t		res222[0x4];
	uint32_t	lpi_residual_cmu_trip1_duration0;
	uint32_t	lpi_residual_cmu_trip1_duration1;
	uint32_t	lpi_residual_cmu_trip1_duration2;
	uint32_t	lpi_residual_cmu_trip1_duration3;
	uint32_t	lpi_residual_cmu_mfc_configuration;
	uint32_t	lpi_residual_cmu_mfc_status;
	uint32_t	lpi_residual_cmu_mfc_option;
	uint8_t		res223[0x4];
	uint32_t	lpi_residual_cmu_mfc_duration0;
	uint32_t	lpi_residual_cmu_mfc_duration1;
	uint32_t	lpi_residual_cmu_mfc_duration2;
	uint32_t	lpi_residual_cmu_mfc_duration3;
	uint8_t		res224[0x80];
	uint32_t	lpi_residual_cmu_embedded_cmu_cpucl0_configuration;
	uint32_t	lpi_residual_cmu_embedded_cmu_cpucl0_status;
	uint32_t	lpi_residual_cmu_embedded_cmu_cpucl0_option;
	uint8_t		res225[0x4];
	uint32_t	lpi_residual_cmu_embedded_cmu_cpucl0_duration0;
	uint32_t	lpi_residual_cmu_embedded_cmu_cpucl0_duration1;
	uint32_t	lpi_residual_cmu_embedded_cmu_cpucl0_duration2;
	uint32_t	lpi_residual_cmu_embedded_cmu_cpucl0_duration3;
	uint32_t	lpi_residual_cmu_embedded_cmu_cpucl1_configuration;
	uint32_t	lpi_residual_cmu_embedded_cmu_cpucl1_status;
	uint32_t	lpi_residual_cmu_embedded_cmu_cpucl1_option;
	uint8_t		res226[0x4];
	uint32_t	lpi_residual_cmu_embedded_cmu_cpucl1_duration0;
	uint32_t	lpi_residual_cmu_embedded_cmu_cpucl1_duration1;
	uint32_t	lpi_residual_cmu_embedded_cmu_cpucl1_duration2;
	uint32_t	lpi_residual_cmu_embedded_cmu_cpucl1_duration3;
	uint32_t	lpi_residual_cmu_embedded_cmu_cpucl2_configuration;
	uint32_t	lpi_residual_cmu_embedded_cmu_cpucl2_status;
	uint32_t	lpi_residual_cmu_embedded_cmu_cpucl2_option;
	uint8_t		res227[0x4];
	uint32_t	lpi_residual_cmu_embedded_cmu_cpucl2_duration0;
	uint32_t	lpi_residual_cmu_embedded_cmu_cpucl2_duration1;
	uint32_t	lpi_residual_cmu_embedded_cmu_cpucl2_duration2;
	uint32_t	lpi_residual_cmu_embedded_cmu_cpucl2_duration3;
	uint8_t		res228[0xcc0];
	uint32_t	jtag_dbg_det;
	uint32_t	cluster0_corerst_lock;
	uint32_t	cluster1_corerst_lock;
	uint32_t	cluster2_corerst_lock;
	uint32_t	system_info;
	uint8_t		res229[0x100];
	uint32_t	memclk_ctrl;
	uint8_t		res230[0x6e8];
	uint32_t	irq_selection;
	uint8_t		res231[0x7fc];
	uint32_t	post_cntr0;
	uint32_t	post_cntr1;
	uint32_t	post_cntr2;
	uint32_t	post_status;
} __attribute__ ((__packed__));
check_member(trav_power, ps_hold_control, 0x330c);

static struct trav_power * const trav_power = (void *)TRAV_CENTRAL_PMU;

/* Read the resume function and call it. */
void power_exit_wakeup(void);

/* Enable HW thermal trip */
void power_enable_hw_thermal_trip(void);

/* Initialize the pmic voltages to power up the system */
void power_init(void);

/* Read the reset status. */
uint32_t power_read_reset_status(void);

/* Perform a software reset */
void power_reset(void);

/**
 * Power off the system; it should never return.
 */
void power_shutdown(void);

#endif /* !__ASSEMBLER__ */
#endif /* _CPU_TURBO_TRAV_POWER_H_ */
