// ==============================================================
// Generated by Vitis HLS v2023.2
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

module system_v_demosaic_0_0_ZipperRemoval (
        ap_clk,
        ap_rst,
        ap_start,
        start_full_n,
        ap_done,
        ap_continue,
        ap_idle,
        ap_ready,
        start_out,
        start_write,
        imgRgb_dout,
        imgRgb_num_data_valid,
        imgRgb_fifo_cap,
        imgRgb_empty_n,
        imgRgb_read,
        imgUnzip_din,
        imgUnzip_num_data_valid,
        imgUnzip_fifo_cap,
        imgUnzip_full_n,
        imgUnzip_write,
        height,
        width
);

parameter    ap_ST_fsm_state1 = 4'd1;
parameter    ap_ST_fsm_state2 = 4'd2;
parameter    ap_ST_fsm_state3 = 4'd4;
parameter    ap_ST_fsm_state4 = 4'd8;

input   ap_clk;
input   ap_rst;
input   ap_start;
input   start_full_n;
output   ap_done;
input   ap_continue;
output   ap_idle;
output   ap_ready;
output   start_out;
output   start_write;
input  [119:0] imgRgb_dout;
input  [2:0] imgRgb_num_data_valid;
input  [2:0] imgRgb_fifo_cap;
input   imgRgb_empty_n;
output   imgRgb_read;
output  [119:0] imgUnzip_din;
input  [2:0] imgUnzip_num_data_valid;
input  [2:0] imgUnzip_fifo_cap;
input   imgUnzip_full_n;
output   imgUnzip_write;
input  [15:0] height;
input  [15:0] width;

reg ap_done;
reg ap_idle;
reg start_write;
reg imgRgb_read;
reg imgUnzip_write;

reg    real_start;
reg    start_once_reg;
reg    ap_done_reg;
(* fsm_encoding = "none" *) reg   [3:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg    internal_ap_ready;
reg    ap_block_state1;
wire   [16:0] loopWidth_fu_197_p2;
reg   [16:0] loopWidth_reg_516;
reg   [9:0] p_0_0_0479699_lcssa724797_load_reg_524;
wire    ap_CS_fsm_state2;
reg   [9:0] p_0_0_0478695_lcssa726799_load_reg_529;
reg   [9:0] p_0_0_0477697_lcssa728801_load_reg_534;
reg   [9:0] p_0_0_0479_1705_lcssa731805_load_reg_539;
reg   [9:0] p_0_0_0478_1701_lcssa733807_load_reg_544;
reg   [9:0] p_0_0_0477_1703_lcssa735809_load_reg_549;
reg   [9:0] p_0_0_0479_2711_lcssa738813_load_reg_554;
reg   [9:0] p_0_0_0478_2707_lcssa740815_load_reg_559;
reg   [9:0] p_0_0_0477_2709_lcssa742817_load_reg_564;
reg   [9:0] conv2_i_i_3_lcssa819_load_reg_569;
reg   [9:0] p_0_0_0479_3717_lcssa745821_load_reg_574;
reg   [9:0] p_0_0_0478_3713_lcssa747823_load_reg_579;
reg   [9:0] p_0_0_0477_3715_lcssa749825_load_reg_584;
wire    grp_ZipperRemoval_Pipeline_VITIS_LOOP_1101_2_fu_150_ap_start;
wire    grp_ZipperRemoval_Pipeline_VITIS_LOOP_1101_2_fu_150_ap_done;
wire    grp_ZipperRemoval_Pipeline_VITIS_LOOP_1101_2_fu_150_ap_idle;
wire    grp_ZipperRemoval_Pipeline_VITIS_LOOP_1101_2_fu_150_ap_ready;
wire    grp_ZipperRemoval_Pipeline_VITIS_LOOP_1101_2_fu_150_imgRgb_read;
wire   [119:0] grp_ZipperRemoval_Pipeline_VITIS_LOOP_1101_2_fu_150_imgUnzip_din;
wire    grp_ZipperRemoval_Pipeline_VITIS_LOOP_1101_2_fu_150_imgUnzip_write;
wire   [9:0] grp_ZipperRemoval_Pipeline_VITIS_LOOP_1101_2_fu_150_p_0_0_0480_7748_out;
wire    grp_ZipperRemoval_Pipeline_VITIS_LOOP_1101_2_fu_150_p_0_0_0480_7748_out_ap_vld;
wire   [9:0] grp_ZipperRemoval_Pipeline_VITIS_LOOP_1101_2_fu_150_p_0_0_0481_7746_out;
wire    grp_ZipperRemoval_Pipeline_VITIS_LOOP_1101_2_fu_150_p_0_0_0481_7746_out_ap_vld;
wire   [9:0] grp_ZipperRemoval_Pipeline_VITIS_LOOP_1101_2_fu_150_p_0_0_0482_7744_out;
wire    grp_ZipperRemoval_Pipeline_VITIS_LOOP_1101_2_fu_150_p_0_0_0482_7744_out_ap_vld;
wire   [9:0] grp_ZipperRemoval_Pipeline_VITIS_LOOP_1101_2_fu_150_p_0_0_0483_7743_out;
wire    grp_ZipperRemoval_Pipeline_VITIS_LOOP_1101_2_fu_150_p_0_0_0483_7743_out_ap_vld;
wire   [9:0] grp_ZipperRemoval_Pipeline_VITIS_LOOP_1101_2_fu_150_p_0_0_0477_2709741_out;
wire    grp_ZipperRemoval_Pipeline_VITIS_LOOP_1101_2_fu_150_p_0_0_0477_2709741_out_ap_vld;
wire   [9:0] grp_ZipperRemoval_Pipeline_VITIS_LOOP_1101_2_fu_150_p_0_0_0478_2707739_out;
wire    grp_ZipperRemoval_Pipeline_VITIS_LOOP_1101_2_fu_150_p_0_0_0478_2707739_out_ap_vld;
wire   [9:0] grp_ZipperRemoval_Pipeline_VITIS_LOOP_1101_2_fu_150_p_0_0_0479_2711737_out;
wire    grp_ZipperRemoval_Pipeline_VITIS_LOOP_1101_2_fu_150_p_0_0_0479_2711737_out_ap_vld;
wire   [9:0] grp_ZipperRemoval_Pipeline_VITIS_LOOP_1101_2_fu_150_conv2_i_i_2736_out_o;
wire    grp_ZipperRemoval_Pipeline_VITIS_LOOP_1101_2_fu_150_conv2_i_i_2736_out_o_ap_vld;
wire   [9:0] grp_ZipperRemoval_Pipeline_VITIS_LOOP_1101_2_fu_150_p_0_0_0477_1703734_out;
wire    grp_ZipperRemoval_Pipeline_VITIS_LOOP_1101_2_fu_150_p_0_0_0477_1703734_out_ap_vld;
wire   [9:0] grp_ZipperRemoval_Pipeline_VITIS_LOOP_1101_2_fu_150_p_0_0_0478_1701732_out;
wire    grp_ZipperRemoval_Pipeline_VITIS_LOOP_1101_2_fu_150_p_0_0_0478_1701732_out_ap_vld;
wire   [9:0] grp_ZipperRemoval_Pipeline_VITIS_LOOP_1101_2_fu_150_p_0_0_0479_1705730_out;
wire    grp_ZipperRemoval_Pipeline_VITIS_LOOP_1101_2_fu_150_p_0_0_0479_1705730_out_ap_vld;
wire   [9:0] grp_ZipperRemoval_Pipeline_VITIS_LOOP_1101_2_fu_150_conv2_i_i_1729_out_o;
wire    grp_ZipperRemoval_Pipeline_VITIS_LOOP_1101_2_fu_150_conv2_i_i_1729_out_o_ap_vld;
wire   [9:0] grp_ZipperRemoval_Pipeline_VITIS_LOOP_1101_2_fu_150_p_0_0_0477697727_out;
wire    grp_ZipperRemoval_Pipeline_VITIS_LOOP_1101_2_fu_150_p_0_0_0477697727_out_ap_vld;
wire   [9:0] grp_ZipperRemoval_Pipeline_VITIS_LOOP_1101_2_fu_150_p_0_0_0478695725_out;
wire    grp_ZipperRemoval_Pipeline_VITIS_LOOP_1101_2_fu_150_p_0_0_0478695725_out_ap_vld;
wire   [9:0] grp_ZipperRemoval_Pipeline_VITIS_LOOP_1101_2_fu_150_p_0_0_0479699723_out;
wire    grp_ZipperRemoval_Pipeline_VITIS_LOOP_1101_2_fu_150_p_0_0_0479699723_out_ap_vld;
wire   [9:0] grp_ZipperRemoval_Pipeline_VITIS_LOOP_1101_2_fu_150_conv2_i_i722_out_o;
wire    grp_ZipperRemoval_Pipeline_VITIS_LOOP_1101_2_fu_150_conv2_i_i722_out_o_ap_vld;
wire   [9:0] grp_ZipperRemoval_Pipeline_VITIS_LOOP_1101_2_fu_150_p_0_0_0480_7721_out_o;
wire    grp_ZipperRemoval_Pipeline_VITIS_LOOP_1101_2_fu_150_p_0_0_0480_7721_out_o_ap_vld;
wire   [9:0] grp_ZipperRemoval_Pipeline_VITIS_LOOP_1101_2_fu_150_p_0_0_0481_7720_out_o;
wire    grp_ZipperRemoval_Pipeline_VITIS_LOOP_1101_2_fu_150_p_0_0_0481_7720_out_o_ap_vld;
wire   [9:0] grp_ZipperRemoval_Pipeline_VITIS_LOOP_1101_2_fu_150_p_0_0_0482_7719_out_o;
wire    grp_ZipperRemoval_Pipeline_VITIS_LOOP_1101_2_fu_150_p_0_0_0482_7719_out_o_ap_vld;
wire   [9:0] grp_ZipperRemoval_Pipeline_VITIS_LOOP_1101_2_fu_150_p_0_0_0483_7718_out_o;
wire    grp_ZipperRemoval_Pipeline_VITIS_LOOP_1101_2_fu_150_p_0_0_0483_7718_out_o_ap_vld;
reg    grp_ZipperRemoval_Pipeline_VITIS_LOOP_1101_2_fu_150_ap_start_reg;
wire    ap_CS_fsm_state3;
wire    ap_CS_fsm_state4;
reg   [9:0] p_0_0_0477_3715_lcssa749825_fu_134;
reg   [9:0] p_0_0_0478_3713_lcssa747823_fu_130;
reg   [9:0] p_0_0_0479_3717_lcssa745821_fu_126;
reg   [9:0] conv2_i_i_3_lcssa819_fu_122;
reg   [9:0] p_0_0_0477_2709_lcssa742817_fu_118;
reg   [9:0] p_0_0_0478_2707_lcssa740815_fu_114;
reg   [9:0] p_0_0_0479_2711_lcssa738813_fu_110;
reg   [9:0] conv2_i_i_2_lcssa811_fu_106;
reg   [9:0] p_0_0_0477_1703_lcssa735809_fu_102;
reg   [9:0] p_0_0_0478_1701_lcssa733807_fu_98;
reg   [9:0] p_0_0_0479_1705_lcssa731805_fu_94;
reg   [9:0] conv2_i_i_1_lcssa803_fu_90;
reg   [9:0] p_0_0_0477697_lcssa728801_fu_86;
reg   [9:0] p_0_0_0478695_lcssa726799_fu_82;
reg   [9:0] p_0_0_0479699_lcssa724797_fu_78;
reg   [9:0] conv2_i_i_lcssa795_fu_74;
reg   [9:0] p_0_0_0480_7_lcssa793_fu_70;
reg   [9:0] p_0_0_0481_7_lcssa791_fu_66;
reg   [9:0] p_0_0_0482_7_lcssa789_fu_62;
reg   [9:0] p_0_0_0483_7_lcssa787_fu_58;
reg   [15:0] y_fu_54;
wire   [15:0] y_2_fu_316_p2;
wire   [0:0] icmp_ln1099_fu_311_p2;
wire   [16:0] zext_ln1085_fu_193_p1;
reg   [3:0] ap_NS_fsm;
reg    ap_ST_fsm_state1_blk;
wire    ap_ST_fsm_state2_blk;
wire    ap_ST_fsm_state3_blk;
reg    ap_ST_fsm_state4_blk;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 start_once_reg = 1'b0;
#0 ap_done_reg = 1'b0;
#0 ap_CS_fsm = 4'd1;
#0 grp_ZipperRemoval_Pipeline_VITIS_LOOP_1101_2_fu_150_ap_start_reg = 1'b0;
#0 p_0_0_0477_3715_lcssa749825_fu_134 = 10'd0;
#0 p_0_0_0478_3713_lcssa747823_fu_130 = 10'd0;
#0 p_0_0_0479_3717_lcssa745821_fu_126 = 10'd0;
#0 conv2_i_i_3_lcssa819_fu_122 = 10'd0;
#0 p_0_0_0477_2709_lcssa742817_fu_118 = 10'd0;
#0 p_0_0_0478_2707_lcssa740815_fu_114 = 10'd0;
#0 p_0_0_0479_2711_lcssa738813_fu_110 = 10'd0;
#0 conv2_i_i_2_lcssa811_fu_106 = 10'd0;
#0 p_0_0_0477_1703_lcssa735809_fu_102 = 10'd0;
#0 p_0_0_0478_1701_lcssa733807_fu_98 = 10'd0;
#0 p_0_0_0479_1705_lcssa731805_fu_94 = 10'd0;
#0 conv2_i_i_1_lcssa803_fu_90 = 10'd0;
#0 p_0_0_0477697_lcssa728801_fu_86 = 10'd0;
#0 p_0_0_0478695_lcssa726799_fu_82 = 10'd0;
#0 p_0_0_0479699_lcssa724797_fu_78 = 10'd0;
#0 conv2_i_i_lcssa795_fu_74 = 10'd0;
#0 p_0_0_0480_7_lcssa793_fu_70 = 10'd0;
#0 p_0_0_0481_7_lcssa791_fu_66 = 10'd0;
#0 p_0_0_0482_7_lcssa789_fu_62 = 10'd0;
#0 p_0_0_0483_7_lcssa787_fu_58 = 10'd0;
#0 y_fu_54 = 16'd0;
end

system_v_demosaic_0_0_ZipperRemoval_Pipeline_VITIS_LOOP_1101_2 grp_ZipperRemoval_Pipeline_VITIS_LOOP_1101_2_fu_150(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_ZipperRemoval_Pipeline_VITIS_LOOP_1101_2_fu_150_ap_start),
    .ap_done(grp_ZipperRemoval_Pipeline_VITIS_LOOP_1101_2_fu_150_ap_done),
    .ap_idle(grp_ZipperRemoval_Pipeline_VITIS_LOOP_1101_2_fu_150_ap_idle),
    .ap_ready(grp_ZipperRemoval_Pipeline_VITIS_LOOP_1101_2_fu_150_ap_ready),
    .imgRgb_dout(imgRgb_dout),
    .imgRgb_num_data_valid(3'd0),
    .imgRgb_fifo_cap(3'd0),
    .imgRgb_empty_n(imgRgb_empty_n),
    .imgRgb_read(grp_ZipperRemoval_Pipeline_VITIS_LOOP_1101_2_fu_150_imgRgb_read),
    .imgUnzip_din(grp_ZipperRemoval_Pipeline_VITIS_LOOP_1101_2_fu_150_imgUnzip_din),
    .imgUnzip_num_data_valid(3'd0),
    .imgUnzip_fifo_cap(3'd0),
    .imgUnzip_full_n(imgUnzip_full_n),
    .imgUnzip_write(grp_ZipperRemoval_Pipeline_VITIS_LOOP_1101_2_fu_150_imgUnzip_write),
    .p_0_0_0477_3715_lcssa749825(p_0_0_0477_3715_lcssa749825_load_reg_584),
    .p_0_0_0478_3713_lcssa747823(p_0_0_0478_3713_lcssa747823_load_reg_579),
    .p_0_0_0479_3717_lcssa745821(p_0_0_0479_3717_lcssa745821_load_reg_574),
    .conv2_i_i_3_lcssa819(conv2_i_i_3_lcssa819_load_reg_569),
    .p_0_0_0477_2709_lcssa742817(p_0_0_0477_2709_lcssa742817_load_reg_564),
    .p_0_0_0478_2707_lcssa740815(p_0_0_0478_2707_lcssa740815_load_reg_559),
    .p_0_0_0479_2711_lcssa738813(p_0_0_0479_2711_lcssa738813_load_reg_554),
    .p_0_0_0477_1703_lcssa735809(p_0_0_0477_1703_lcssa735809_load_reg_549),
    .p_0_0_0478_1701_lcssa733807(p_0_0_0478_1701_lcssa733807_load_reg_544),
    .p_0_0_0479_1705_lcssa731805(p_0_0_0479_1705_lcssa731805_load_reg_539),
    .p_0_0_0477697_lcssa728801(p_0_0_0477697_lcssa728801_load_reg_534),
    .p_0_0_0478695_lcssa726799(p_0_0_0478695_lcssa726799_load_reg_529),
    .p_0_0_0479699_lcssa724797(p_0_0_0479699_lcssa724797_load_reg_524),
    .loopWidth(loopWidth_reg_516),
    .zext_ln1085(width),
    .p_0_0_0480_7748_out(grp_ZipperRemoval_Pipeline_VITIS_LOOP_1101_2_fu_150_p_0_0_0480_7748_out),
    .p_0_0_0480_7748_out_ap_vld(grp_ZipperRemoval_Pipeline_VITIS_LOOP_1101_2_fu_150_p_0_0_0480_7748_out_ap_vld),
    .p_0_0_0481_7746_out(grp_ZipperRemoval_Pipeline_VITIS_LOOP_1101_2_fu_150_p_0_0_0481_7746_out),
    .p_0_0_0481_7746_out_ap_vld(grp_ZipperRemoval_Pipeline_VITIS_LOOP_1101_2_fu_150_p_0_0_0481_7746_out_ap_vld),
    .p_0_0_0482_7744_out(grp_ZipperRemoval_Pipeline_VITIS_LOOP_1101_2_fu_150_p_0_0_0482_7744_out),
    .p_0_0_0482_7744_out_ap_vld(grp_ZipperRemoval_Pipeline_VITIS_LOOP_1101_2_fu_150_p_0_0_0482_7744_out_ap_vld),
    .p_0_0_0483_7743_out(grp_ZipperRemoval_Pipeline_VITIS_LOOP_1101_2_fu_150_p_0_0_0483_7743_out),
    .p_0_0_0483_7743_out_ap_vld(grp_ZipperRemoval_Pipeline_VITIS_LOOP_1101_2_fu_150_p_0_0_0483_7743_out_ap_vld),
    .p_0_0_0477_2709741_out(grp_ZipperRemoval_Pipeline_VITIS_LOOP_1101_2_fu_150_p_0_0_0477_2709741_out),
    .p_0_0_0477_2709741_out_ap_vld(grp_ZipperRemoval_Pipeline_VITIS_LOOP_1101_2_fu_150_p_0_0_0477_2709741_out_ap_vld),
    .p_0_0_0478_2707739_out(grp_ZipperRemoval_Pipeline_VITIS_LOOP_1101_2_fu_150_p_0_0_0478_2707739_out),
    .p_0_0_0478_2707739_out_ap_vld(grp_ZipperRemoval_Pipeline_VITIS_LOOP_1101_2_fu_150_p_0_0_0478_2707739_out_ap_vld),
    .p_0_0_0479_2711737_out(grp_ZipperRemoval_Pipeline_VITIS_LOOP_1101_2_fu_150_p_0_0_0479_2711737_out),
    .p_0_0_0479_2711737_out_ap_vld(grp_ZipperRemoval_Pipeline_VITIS_LOOP_1101_2_fu_150_p_0_0_0479_2711737_out_ap_vld),
    .conv2_i_i_2736_out_i(conv2_i_i_2_lcssa811_fu_106),
    .conv2_i_i_2736_out_o(grp_ZipperRemoval_Pipeline_VITIS_LOOP_1101_2_fu_150_conv2_i_i_2736_out_o),
    .conv2_i_i_2736_out_o_ap_vld(grp_ZipperRemoval_Pipeline_VITIS_LOOP_1101_2_fu_150_conv2_i_i_2736_out_o_ap_vld),
    .p_0_0_0477_1703734_out(grp_ZipperRemoval_Pipeline_VITIS_LOOP_1101_2_fu_150_p_0_0_0477_1703734_out),
    .p_0_0_0477_1703734_out_ap_vld(grp_ZipperRemoval_Pipeline_VITIS_LOOP_1101_2_fu_150_p_0_0_0477_1703734_out_ap_vld),
    .p_0_0_0478_1701732_out(grp_ZipperRemoval_Pipeline_VITIS_LOOP_1101_2_fu_150_p_0_0_0478_1701732_out),
    .p_0_0_0478_1701732_out_ap_vld(grp_ZipperRemoval_Pipeline_VITIS_LOOP_1101_2_fu_150_p_0_0_0478_1701732_out_ap_vld),
    .p_0_0_0479_1705730_out(grp_ZipperRemoval_Pipeline_VITIS_LOOP_1101_2_fu_150_p_0_0_0479_1705730_out),
    .p_0_0_0479_1705730_out_ap_vld(grp_ZipperRemoval_Pipeline_VITIS_LOOP_1101_2_fu_150_p_0_0_0479_1705730_out_ap_vld),
    .conv2_i_i_1729_out_i(conv2_i_i_1_lcssa803_fu_90),
    .conv2_i_i_1729_out_o(grp_ZipperRemoval_Pipeline_VITIS_LOOP_1101_2_fu_150_conv2_i_i_1729_out_o),
    .conv2_i_i_1729_out_o_ap_vld(grp_ZipperRemoval_Pipeline_VITIS_LOOP_1101_2_fu_150_conv2_i_i_1729_out_o_ap_vld),
    .p_0_0_0477697727_out(grp_ZipperRemoval_Pipeline_VITIS_LOOP_1101_2_fu_150_p_0_0_0477697727_out),
    .p_0_0_0477697727_out_ap_vld(grp_ZipperRemoval_Pipeline_VITIS_LOOP_1101_2_fu_150_p_0_0_0477697727_out_ap_vld),
    .p_0_0_0478695725_out(grp_ZipperRemoval_Pipeline_VITIS_LOOP_1101_2_fu_150_p_0_0_0478695725_out),
    .p_0_0_0478695725_out_ap_vld(grp_ZipperRemoval_Pipeline_VITIS_LOOP_1101_2_fu_150_p_0_0_0478695725_out_ap_vld),
    .p_0_0_0479699723_out(grp_ZipperRemoval_Pipeline_VITIS_LOOP_1101_2_fu_150_p_0_0_0479699723_out),
    .p_0_0_0479699723_out_ap_vld(grp_ZipperRemoval_Pipeline_VITIS_LOOP_1101_2_fu_150_p_0_0_0479699723_out_ap_vld),
    .conv2_i_i722_out_i(conv2_i_i_lcssa795_fu_74),
    .conv2_i_i722_out_o(grp_ZipperRemoval_Pipeline_VITIS_LOOP_1101_2_fu_150_conv2_i_i722_out_o),
    .conv2_i_i722_out_o_ap_vld(grp_ZipperRemoval_Pipeline_VITIS_LOOP_1101_2_fu_150_conv2_i_i722_out_o_ap_vld),
    .p_0_0_0480_7721_out_i(p_0_0_0480_7_lcssa793_fu_70),
    .p_0_0_0480_7721_out_o(grp_ZipperRemoval_Pipeline_VITIS_LOOP_1101_2_fu_150_p_0_0_0480_7721_out_o),
    .p_0_0_0480_7721_out_o_ap_vld(grp_ZipperRemoval_Pipeline_VITIS_LOOP_1101_2_fu_150_p_0_0_0480_7721_out_o_ap_vld),
    .p_0_0_0481_7720_out_i(p_0_0_0481_7_lcssa791_fu_66),
    .p_0_0_0481_7720_out_o(grp_ZipperRemoval_Pipeline_VITIS_LOOP_1101_2_fu_150_p_0_0_0481_7720_out_o),
    .p_0_0_0481_7720_out_o_ap_vld(grp_ZipperRemoval_Pipeline_VITIS_LOOP_1101_2_fu_150_p_0_0_0481_7720_out_o_ap_vld),
    .p_0_0_0482_7719_out_i(p_0_0_0482_7_lcssa789_fu_62),
    .p_0_0_0482_7719_out_o(grp_ZipperRemoval_Pipeline_VITIS_LOOP_1101_2_fu_150_p_0_0_0482_7719_out_o),
    .p_0_0_0482_7719_out_o_ap_vld(grp_ZipperRemoval_Pipeline_VITIS_LOOP_1101_2_fu_150_p_0_0_0482_7719_out_o_ap_vld),
    .p_0_0_0483_7718_out_i(p_0_0_0483_7_lcssa787_fu_58),
    .p_0_0_0483_7718_out_o(grp_ZipperRemoval_Pipeline_VITIS_LOOP_1101_2_fu_150_p_0_0_0483_7718_out_o),
    .p_0_0_0483_7718_out_o_ap_vld(grp_ZipperRemoval_Pipeline_VITIS_LOOP_1101_2_fu_150_p_0_0_0483_7718_out_o_ap_vld)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((icmp_ln1099_fu_311_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_ZipperRemoval_Pipeline_VITIS_LOOP_1101_2_fu_150_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state3)) begin
            grp_ZipperRemoval_Pipeline_VITIS_LOOP_1101_2_fu_150_ap_start_reg <= 1'b1;
        end else if ((grp_ZipperRemoval_Pipeline_VITIS_LOOP_1101_2_fu_150_ap_ready == 1'b1)) begin
            grp_ZipperRemoval_Pipeline_VITIS_LOOP_1101_2_fu_150_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        start_once_reg <= 1'b0;
    end else begin
        if (((internal_ap_ready == 1'b0) & (real_start == 1'b1))) begin
            start_once_reg <= 1'b1;
        end else if ((internal_ap_ready == 1'b1)) begin
            start_once_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_state1) & (1'b1 == ap_CS_fsm_state1))) begin
        conv2_i_i_1_lcssa803_fu_90 <= 10'd0;
    end else if (((1'b1 == ap_CS_fsm_state4) & (grp_ZipperRemoval_Pipeline_VITIS_LOOP_1101_2_fu_150_conv2_i_i_1729_out_o_ap_vld == 1'b1))) begin
        conv2_i_i_1_lcssa803_fu_90 <= grp_ZipperRemoval_Pipeline_VITIS_LOOP_1101_2_fu_150_conv2_i_i_1729_out_o;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_state1) & (1'b1 == ap_CS_fsm_state1))) begin
        conv2_i_i_2_lcssa811_fu_106 <= 10'd0;
    end else if (((1'b1 == ap_CS_fsm_state4) & (grp_ZipperRemoval_Pipeline_VITIS_LOOP_1101_2_fu_150_conv2_i_i_2736_out_o_ap_vld == 1'b1))) begin
        conv2_i_i_2_lcssa811_fu_106 <= grp_ZipperRemoval_Pipeline_VITIS_LOOP_1101_2_fu_150_conv2_i_i_2736_out_o;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_state1) & (1'b1 == ap_CS_fsm_state1))) begin
        conv2_i_i_3_lcssa819_fu_122 <= 10'd0;
    end else if (((1'b1 == ap_CS_fsm_state4) & (grp_ZipperRemoval_Pipeline_VITIS_LOOP_1101_2_fu_150_p_0_0_0483_7743_out_ap_vld == 1'b1))) begin
        conv2_i_i_3_lcssa819_fu_122 <= grp_ZipperRemoval_Pipeline_VITIS_LOOP_1101_2_fu_150_p_0_0_0483_7743_out;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_state1) & (1'b1 == ap_CS_fsm_state1))) begin
        conv2_i_i_lcssa795_fu_74 <= 10'd0;
    end else if (((1'b1 == ap_CS_fsm_state4) & (grp_ZipperRemoval_Pipeline_VITIS_LOOP_1101_2_fu_150_conv2_i_i722_out_o_ap_vld == 1'b1))) begin
        conv2_i_i_lcssa795_fu_74 <= grp_ZipperRemoval_Pipeline_VITIS_LOOP_1101_2_fu_150_conv2_i_i722_out_o;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_state1) & (1'b1 == ap_CS_fsm_state1))) begin
        p_0_0_0477697_lcssa728801_fu_86 <= 10'd0;
    end else if (((1'b1 == ap_CS_fsm_state4) & (grp_ZipperRemoval_Pipeline_VITIS_LOOP_1101_2_fu_150_p_0_0_0477697727_out_ap_vld == 1'b1))) begin
        p_0_0_0477697_lcssa728801_fu_86 <= grp_ZipperRemoval_Pipeline_VITIS_LOOP_1101_2_fu_150_p_0_0_0477697727_out;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_state1) & (1'b1 == ap_CS_fsm_state1))) begin
        p_0_0_0477_1703_lcssa735809_fu_102 <= 10'd0;
    end else if (((1'b1 == ap_CS_fsm_state4) & (grp_ZipperRemoval_Pipeline_VITIS_LOOP_1101_2_fu_150_p_0_0_0477_1703734_out_ap_vld == 1'b1))) begin
        p_0_0_0477_1703_lcssa735809_fu_102 <= grp_ZipperRemoval_Pipeline_VITIS_LOOP_1101_2_fu_150_p_0_0_0477_1703734_out;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_state1) & (1'b1 == ap_CS_fsm_state1))) begin
        p_0_0_0477_2709_lcssa742817_fu_118 <= 10'd0;
    end else if (((1'b1 == ap_CS_fsm_state4) & (grp_ZipperRemoval_Pipeline_VITIS_LOOP_1101_2_fu_150_p_0_0_0477_2709741_out_ap_vld == 1'b1))) begin
        p_0_0_0477_2709_lcssa742817_fu_118 <= grp_ZipperRemoval_Pipeline_VITIS_LOOP_1101_2_fu_150_p_0_0_0477_2709741_out;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_state1) & (1'b1 == ap_CS_fsm_state1))) begin
        p_0_0_0477_3715_lcssa749825_fu_134 <= 10'd0;
    end else if (((1'b1 == ap_CS_fsm_state4) & (grp_ZipperRemoval_Pipeline_VITIS_LOOP_1101_2_fu_150_p_0_0_0480_7748_out_ap_vld == 1'b1))) begin
        p_0_0_0477_3715_lcssa749825_fu_134 <= grp_ZipperRemoval_Pipeline_VITIS_LOOP_1101_2_fu_150_p_0_0_0480_7748_out;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_state1) & (1'b1 == ap_CS_fsm_state1))) begin
        p_0_0_0478695_lcssa726799_fu_82 <= 10'd0;
    end else if (((1'b1 == ap_CS_fsm_state4) & (grp_ZipperRemoval_Pipeline_VITIS_LOOP_1101_2_fu_150_p_0_0_0478695725_out_ap_vld == 1'b1))) begin
        p_0_0_0478695_lcssa726799_fu_82 <= grp_ZipperRemoval_Pipeline_VITIS_LOOP_1101_2_fu_150_p_0_0_0478695725_out;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_state1) & (1'b1 == ap_CS_fsm_state1))) begin
        p_0_0_0478_1701_lcssa733807_fu_98 <= 10'd0;
    end else if (((1'b1 == ap_CS_fsm_state4) & (grp_ZipperRemoval_Pipeline_VITIS_LOOP_1101_2_fu_150_p_0_0_0478_1701732_out_ap_vld == 1'b1))) begin
        p_0_0_0478_1701_lcssa733807_fu_98 <= grp_ZipperRemoval_Pipeline_VITIS_LOOP_1101_2_fu_150_p_0_0_0478_1701732_out;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_state1) & (1'b1 == ap_CS_fsm_state1))) begin
        p_0_0_0478_2707_lcssa740815_fu_114 <= 10'd0;
    end else if (((1'b1 == ap_CS_fsm_state4) & (grp_ZipperRemoval_Pipeline_VITIS_LOOP_1101_2_fu_150_p_0_0_0478_2707739_out_ap_vld == 1'b1))) begin
        p_0_0_0478_2707_lcssa740815_fu_114 <= grp_ZipperRemoval_Pipeline_VITIS_LOOP_1101_2_fu_150_p_0_0_0478_2707739_out;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_state1) & (1'b1 == ap_CS_fsm_state1))) begin
        p_0_0_0478_3713_lcssa747823_fu_130 <= 10'd0;
    end else if (((1'b1 == ap_CS_fsm_state4) & (grp_ZipperRemoval_Pipeline_VITIS_LOOP_1101_2_fu_150_p_0_0_0481_7746_out_ap_vld == 1'b1))) begin
        p_0_0_0478_3713_lcssa747823_fu_130 <= grp_ZipperRemoval_Pipeline_VITIS_LOOP_1101_2_fu_150_p_0_0_0481_7746_out;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_state1) & (1'b1 == ap_CS_fsm_state1))) begin
        p_0_0_0479699_lcssa724797_fu_78 <= 10'd0;
    end else if (((1'b1 == ap_CS_fsm_state4) & (grp_ZipperRemoval_Pipeline_VITIS_LOOP_1101_2_fu_150_p_0_0_0479699723_out_ap_vld == 1'b1))) begin
        p_0_0_0479699_lcssa724797_fu_78 <= grp_ZipperRemoval_Pipeline_VITIS_LOOP_1101_2_fu_150_p_0_0_0479699723_out;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_state1) & (1'b1 == ap_CS_fsm_state1))) begin
        p_0_0_0479_1705_lcssa731805_fu_94 <= 10'd0;
    end else if (((1'b1 == ap_CS_fsm_state4) & (grp_ZipperRemoval_Pipeline_VITIS_LOOP_1101_2_fu_150_p_0_0_0479_1705730_out_ap_vld == 1'b1))) begin
        p_0_0_0479_1705_lcssa731805_fu_94 <= grp_ZipperRemoval_Pipeline_VITIS_LOOP_1101_2_fu_150_p_0_0_0479_1705730_out;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_state1) & (1'b1 == ap_CS_fsm_state1))) begin
        p_0_0_0479_2711_lcssa738813_fu_110 <= 10'd0;
    end else if (((1'b1 == ap_CS_fsm_state4) & (grp_ZipperRemoval_Pipeline_VITIS_LOOP_1101_2_fu_150_p_0_0_0479_2711737_out_ap_vld == 1'b1))) begin
        p_0_0_0479_2711_lcssa738813_fu_110 <= grp_ZipperRemoval_Pipeline_VITIS_LOOP_1101_2_fu_150_p_0_0_0479_2711737_out;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_state1) & (1'b1 == ap_CS_fsm_state1))) begin
        p_0_0_0479_3717_lcssa745821_fu_126 <= 10'd0;
    end else if (((1'b1 == ap_CS_fsm_state4) & (grp_ZipperRemoval_Pipeline_VITIS_LOOP_1101_2_fu_150_p_0_0_0482_7744_out_ap_vld == 1'b1))) begin
        p_0_0_0479_3717_lcssa745821_fu_126 <= grp_ZipperRemoval_Pipeline_VITIS_LOOP_1101_2_fu_150_p_0_0_0482_7744_out;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_state1) & (1'b1 == ap_CS_fsm_state1))) begin
        p_0_0_0480_7_lcssa793_fu_70 <= 10'd0;
    end else if (((1'b1 == ap_CS_fsm_state4) & (grp_ZipperRemoval_Pipeline_VITIS_LOOP_1101_2_fu_150_p_0_0_0480_7721_out_o_ap_vld == 1'b1))) begin
        p_0_0_0480_7_lcssa793_fu_70 <= grp_ZipperRemoval_Pipeline_VITIS_LOOP_1101_2_fu_150_p_0_0_0480_7721_out_o;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_state1) & (1'b1 == ap_CS_fsm_state1))) begin
        p_0_0_0481_7_lcssa791_fu_66 <= 10'd0;
    end else if (((1'b1 == ap_CS_fsm_state4) & (grp_ZipperRemoval_Pipeline_VITIS_LOOP_1101_2_fu_150_p_0_0_0481_7720_out_o_ap_vld == 1'b1))) begin
        p_0_0_0481_7_lcssa791_fu_66 <= grp_ZipperRemoval_Pipeline_VITIS_LOOP_1101_2_fu_150_p_0_0_0481_7720_out_o;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_state1) & (1'b1 == ap_CS_fsm_state1))) begin
        p_0_0_0482_7_lcssa789_fu_62 <= 10'd0;
    end else if (((1'b1 == ap_CS_fsm_state4) & (grp_ZipperRemoval_Pipeline_VITIS_LOOP_1101_2_fu_150_p_0_0_0482_7719_out_o_ap_vld == 1'b1))) begin
        p_0_0_0482_7_lcssa789_fu_62 <= grp_ZipperRemoval_Pipeline_VITIS_LOOP_1101_2_fu_150_p_0_0_0482_7719_out_o;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_state1) & (1'b1 == ap_CS_fsm_state1))) begin
        p_0_0_0483_7_lcssa787_fu_58 <= 10'd0;
    end else if (((1'b1 == ap_CS_fsm_state4) & (grp_ZipperRemoval_Pipeline_VITIS_LOOP_1101_2_fu_150_p_0_0_0483_7718_out_o_ap_vld == 1'b1))) begin
        p_0_0_0483_7_lcssa787_fu_58 <= grp_ZipperRemoval_Pipeline_VITIS_LOOP_1101_2_fu_150_p_0_0_0483_7718_out_o;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_state1) & (1'b1 == ap_CS_fsm_state1))) begin
        y_fu_54 <= 16'd0;
    end else if (((icmp_ln1099_fu_311_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2))) begin
        y_fu_54 <= y_2_fu_316_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        conv2_i_i_3_lcssa819_load_reg_569 <= conv2_i_i_3_lcssa819_fu_122;
        p_0_0_0477697_lcssa728801_load_reg_534 <= p_0_0_0477697_lcssa728801_fu_86;
        p_0_0_0477_1703_lcssa735809_load_reg_549 <= p_0_0_0477_1703_lcssa735809_fu_102;
        p_0_0_0477_2709_lcssa742817_load_reg_564 <= p_0_0_0477_2709_lcssa742817_fu_118;
        p_0_0_0477_3715_lcssa749825_load_reg_584 <= p_0_0_0477_3715_lcssa749825_fu_134;
        p_0_0_0478695_lcssa726799_load_reg_529 <= p_0_0_0478695_lcssa726799_fu_82;
        p_0_0_0478_1701_lcssa733807_load_reg_544 <= p_0_0_0478_1701_lcssa733807_fu_98;
        p_0_0_0478_2707_lcssa740815_load_reg_559 <= p_0_0_0478_2707_lcssa740815_fu_114;
        p_0_0_0478_3713_lcssa747823_load_reg_579 <= p_0_0_0478_3713_lcssa747823_fu_130;
        p_0_0_0479699_lcssa724797_load_reg_524 <= p_0_0_0479699_lcssa724797_fu_78;
        p_0_0_0479_1705_lcssa731805_load_reg_539 <= p_0_0_0479_1705_lcssa731805_fu_94;
        p_0_0_0479_2711_lcssa738813_load_reg_554 <= p_0_0_0479_2711_lcssa738813_fu_110;
        p_0_0_0479_3717_lcssa745821_load_reg_574 <= p_0_0_0479_3717_lcssa745821_fu_126;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_state1) & (1'b1 == ap_CS_fsm_state1))) begin
        loopWidth_reg_516 <= loopWidth_fu_197_p2;
    end
end

always @ (*) begin
    if ((1'b1 == ap_block_state1)) begin
        ap_ST_fsm_state1_blk = 1'b1;
    end else begin
        ap_ST_fsm_state1_blk = 1'b0;
    end
end

assign ap_ST_fsm_state2_blk = 1'b0;

assign ap_ST_fsm_state3_blk = 1'b0;

always @ (*) begin
    if ((grp_ZipperRemoval_Pipeline_VITIS_LOOP_1101_2_fu_150_ap_done == 1'b0)) begin
        ap_ST_fsm_state4_blk = 1'b1;
    end else begin
        ap_ST_fsm_state4_blk = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln1099_fu_311_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = ap_done_reg;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state1) & (real_start == 1'b0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        imgRgb_read = grp_ZipperRemoval_Pipeline_VITIS_LOOP_1101_2_fu_150_imgRgb_read;
    end else begin
        imgRgb_read = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        imgUnzip_write = grp_ZipperRemoval_Pipeline_VITIS_LOOP_1101_2_fu_150_imgUnzip_write;
    end else begin
        imgUnzip_write = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln1099_fu_311_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2))) begin
        internal_ap_ready = 1'b1;
    end else begin
        internal_ap_ready = 1'b0;
    end
end

always @ (*) begin
    if (((start_once_reg == 1'b0) & (start_full_n == 1'b0))) begin
        real_start = 1'b0;
    end else begin
        real_start = ap_start;
    end
end

always @ (*) begin
    if (((start_once_reg == 1'b0) & (real_start == 1'b1))) begin
        start_write = 1'b1;
    end else begin
        start_write = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if (((1'b0 == ap_block_state1) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            if (((icmp_ln1099_fu_311_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2))) begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end
        end
        ap_ST_fsm_state3 : begin
            ap_NS_fsm = ap_ST_fsm_state4;
        end
        ap_ST_fsm_state4 : begin
            if (((1'b1 == ap_CS_fsm_state4) & (grp_ZipperRemoval_Pipeline_VITIS_LOOP_1101_2_fu_150_ap_done == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state4;
            end
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state3 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_state4 = ap_CS_fsm[32'd3];

always @ (*) begin
    ap_block_state1 = ((ap_done_reg == 1'b1) | (real_start == 1'b0));
end

assign ap_ready = internal_ap_ready;

assign grp_ZipperRemoval_Pipeline_VITIS_LOOP_1101_2_fu_150_ap_start = grp_ZipperRemoval_Pipeline_VITIS_LOOP_1101_2_fu_150_ap_start_reg;

assign icmp_ln1099_fu_311_p2 = ((y_fu_54 == height) ? 1'b1 : 1'b0);

assign imgUnzip_din = grp_ZipperRemoval_Pipeline_VITIS_LOOP_1101_2_fu_150_imgUnzip_din;

assign loopWidth_fu_197_p2 = (zext_ln1085_fu_193_p1 + 17'd1);

assign start_out = real_start;

assign y_2_fu_316_p2 = (y_fu_54 + 16'd1);

assign zext_ln1085_fu_193_p1 = width;

endmodule //system_v_demosaic_0_0_ZipperRemoval
