
dlt_logs_trivial_example.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000041e0  0800010c  0800010c  0001010c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000198  080042ec  080042ec  000142ec  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08004484  08004484  00020084  2**0
                  CONTENTS
  4 .ARM          00000000  08004484  08004484  00020084  2**0
                  CONTENTS
  5 .preinit_array 00000000  08004484  08004484  00020084  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08004484  08004484  00014484  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08004488  08004488  00014488  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000084  20000000  0800448c  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00001198  20000084  08004510  00020084  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  2000121c  08004510  0002121c  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  00020084  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000b882  00000000  00000000  000200ad  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000021ce  00000000  00000000  0002b92f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000ce8  00000000  00000000  0002db00  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000bf0  00000000  00000000  0002e7e8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00018661  00000000  00000000  0002f3d8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0001039f  00000000  00000000  00047a39  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0008b253  00000000  00000000  00057dd8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  000e302b  2**0
                  CONTENTS, READONLY
 20 .debug_frame  0000383c  00000000  00000000  000e307c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

0800010c <__do_global_dtors_aux>:
 800010c:	b510      	push	{r4, lr}
 800010e:	4c05      	ldr	r4, [pc, #20]	; (8000124 <__do_global_dtors_aux+0x18>)
 8000110:	7823      	ldrb	r3, [r4, #0]
 8000112:	b933      	cbnz	r3, 8000122 <__do_global_dtors_aux+0x16>
 8000114:	4b04      	ldr	r3, [pc, #16]	; (8000128 <__do_global_dtors_aux+0x1c>)
 8000116:	b113      	cbz	r3, 800011e <__do_global_dtors_aux+0x12>
 8000118:	4804      	ldr	r0, [pc, #16]	; (800012c <__do_global_dtors_aux+0x20>)
 800011a:	f3af 8000 	nop.w
 800011e:	2301      	movs	r3, #1
 8000120:	7023      	strb	r3, [r4, #0]
 8000122:	bd10      	pop	{r4, pc}
 8000124:	20000084 	.word	0x20000084
 8000128:	00000000 	.word	0x00000000
 800012c:	080042d4 	.word	0x080042d4

08000130 <frame_dummy>:
 8000130:	b508      	push	{r3, lr}
 8000132:	4b03      	ldr	r3, [pc, #12]	; (8000140 <frame_dummy+0x10>)
 8000134:	b11b      	cbz	r3, 800013e <frame_dummy+0xe>
 8000136:	4903      	ldr	r1, [pc, #12]	; (8000144 <frame_dummy+0x14>)
 8000138:	4803      	ldr	r0, [pc, #12]	; (8000148 <frame_dummy+0x18>)
 800013a:	f3af 8000 	nop.w
 800013e:	bd08      	pop	{r3, pc}
 8000140:	00000000 	.word	0x00000000
 8000144:	20000088 	.word	0x20000088
 8000148:	080042d4 	.word	0x080042d4

0800014c <DLT_RB_Read>:
 ********************************************************************************************
 ********************************************************************************************
 * */

static RB_Status DLT_RB_Read(DltRingBuffer_t *Buf, uint8_t *MessageSize, uint8_t **MessagePointer)
{
 800014c:	b480      	push	{r7}
 800014e:	b085      	sub	sp, #20
 8000150:	af00      	add	r7, sp, #0
 8000152:	60f8      	str	r0, [r7, #12]
 8000154:	60b9      	str	r1, [r7, #8]
 8000156:	607a      	str	r2, [r7, #4]
	// Check if Tail hit Head
	if(Buf->Head == Buf->Tail)
 8000158:	68fb      	ldr	r3, [r7, #12]
 800015a:	881a      	ldrh	r2, [r3, #0]
 800015c:	68fb      	ldr	r3, [r7, #12]
 800015e:	885b      	ldrh	r3, [r3, #2]
 8000160:	429a      	cmp	r2, r3
 8000162:	d101      	bne.n	8000168 <DLT_RB_Read+0x1c>
	{
		// If yes - there is nothing to read
		return RB_ERROR;
 8000164:	2301      	movs	r3, #1
 8000166:	e023      	b.n	80001b0 <DLT_RB_Read+0x64>
	}

	// Write current value from buffer to pointer from argument
	*MessageSize = Buf->Buffer[Buf->Tail];
 8000168:	68fb      	ldr	r3, [r7, #12]
 800016a:	885b      	ldrh	r3, [r3, #2]
 800016c:	461a      	mov	r2, r3
 800016e:	68fb      	ldr	r3, [r7, #12]
 8000170:	4413      	add	r3, r2
 8000172:	791a      	ldrb	r2, [r3, #4]
 8000174:	68bb      	ldr	r3, [r7, #8]
 8000176:	701a      	strb	r2, [r3, #0]
	*MessagePointer = &DltMessagesTab[Buf->Tail][0];
 8000178:	68fb      	ldr	r3, [r7, #12]
 800017a:	885b      	ldrh	r3, [r3, #2]
 800017c:	461a      	mov	r2, r3
 800017e:	4613      	mov	r3, r2
 8000180:	021b      	lsls	r3, r3, #8
 8000182:	1a9b      	subs	r3, r3, r2
 8000184:	4a0d      	ldr	r2, [pc, #52]	; (80001bc <DLT_RB_Read+0x70>)
 8000186:	441a      	add	r2, r3
 8000188:	687b      	ldr	r3, [r7, #4]
 800018a:	601a      	str	r2, [r3, #0]

	// Calculate new Tail pointer
	Buf->Tail = (Buf->Tail + 1) % DLT_RING_BUFFER_SIZE;
 800018c:	68fb      	ldr	r3, [r7, #12]
 800018e:	885b      	ldrh	r3, [r3, #2]
 8000190:	1c5a      	adds	r2, r3, #1
 8000192:	4b0b      	ldr	r3, [pc, #44]	; (80001c0 <DLT_RB_Read+0x74>)
 8000194:	fb83 1302 	smull	r1, r3, r3, r2
 8000198:	4413      	add	r3, r2
 800019a:	10d9      	asrs	r1, r3, #3
 800019c:	17d3      	asrs	r3, r2, #31
 800019e:	1ac9      	subs	r1, r1, r3
 80001a0:	460b      	mov	r3, r1
 80001a2:	011b      	lsls	r3, r3, #4
 80001a4:	1a5b      	subs	r3, r3, r1
 80001a6:	1ad1      	subs	r1, r2, r3
 80001a8:	b28a      	uxth	r2, r1
 80001aa:	68fb      	ldr	r3, [r7, #12]
 80001ac:	805a      	strh	r2, [r3, #2]

	// Everything is ok - return OK status
	return RB_OK;
 80001ae:	2300      	movs	r3, #0
}
 80001b0:	4618      	mov	r0, r3
 80001b2:	3714      	adds	r7, #20
 80001b4:	46bd      	mov	sp, r7
 80001b6:	bc80      	pop	{r7}
 80001b8:	4770      	bx	lr
 80001ba:	bf00      	nop
 80001bc:	200001fc 	.word	0x200001fc
 80001c0:	88888889 	.word	0x88888889

080001c4 <DLT_RB_Write>:
//
// RingBuffer_t *Buf - pointer to Ring Buffer structure
// uint8_t Value - a value to store in the buffer
//
static RB_Status DLT_RB_Write(DltRingBuffer_t *Buf,uint8_t *DltLogData, uint8_t MessageSize)
{
 80001c4:	b480      	push	{r7}
 80001c6:	b087      	sub	sp, #28
 80001c8:	af00      	add	r7, sp, #0
 80001ca:	60f8      	str	r0, [r7, #12]
 80001cc:	60b9      	str	r1, [r7, #8]
 80001ce:	4613      	mov	r3, r2
 80001d0:	71fb      	strb	r3, [r7, #7]
	// Calculate new Head pointer value
	uint8_t HeadTmp = (Buf->Head + 1) % DLT_RING_BUFFER_SIZE;
 80001d2:	68fb      	ldr	r3, [r7, #12]
 80001d4:	881b      	ldrh	r3, [r3, #0]
 80001d6:	1c5a      	adds	r2, r3, #1
 80001d8:	4b1f      	ldr	r3, [pc, #124]	; (8000258 <DLT_RB_Write+0x94>)
 80001da:	fb83 1302 	smull	r1, r3, r3, r2
 80001de:	4413      	add	r3, r2
 80001e0:	10d9      	asrs	r1, r3, #3
 80001e2:	17d3      	asrs	r3, r2, #31
 80001e4:	1ac9      	subs	r1, r1, r3
 80001e6:	460b      	mov	r3, r1
 80001e8:	011b      	lsls	r3, r3, #4
 80001ea:	1a5b      	subs	r3, r3, r1
 80001ec:	1ad1      	subs	r1, r2, r3
 80001ee:	460b      	mov	r3, r1
 80001f0:	74fb      	strb	r3, [r7, #19]

	// Check if there is one free space ahead the Head buffer
	if(HeadTmp == Buf->Tail)
 80001f2:	7cfb      	ldrb	r3, [r7, #19]
 80001f4:	b29a      	uxth	r2, r3
 80001f6:	68fb      	ldr	r3, [r7, #12]
 80001f8:	885b      	ldrh	r3, [r3, #2]
 80001fa:	429a      	cmp	r2, r3
 80001fc:	d101      	bne.n	8000202 <DLT_RB_Write+0x3e>
	{
		// There is no space in the buffer - return an error
		return RB_ERROR;
 80001fe:	2301      	movs	r3, #1
 8000200:	e025      	b.n	800024e <DLT_RB_Write+0x8a>
	}

	// Store a value into the buffer
	Buf->Buffer[Buf->Head] = MessageSize;
 8000202:	68fb      	ldr	r3, [r7, #12]
 8000204:	881b      	ldrh	r3, [r3, #0]
 8000206:	461a      	mov	r2, r3
 8000208:	68fb      	ldr	r3, [r7, #12]
 800020a:	4413      	add	r3, r2
 800020c:	79fa      	ldrb	r2, [r7, #7]
 800020e:	711a      	strb	r2, [r3, #4]

	/*Copy the values to new buffer*/
	for(int i=0; i<MessageSize; i++)
 8000210:	2300      	movs	r3, #0
 8000212:	617b      	str	r3, [r7, #20]
 8000214:	e012      	b.n	800023c <DLT_RB_Write+0x78>
	{
		DltMessagesTab[Buf->Head][i] = DltLogData[i];
 8000216:	697b      	ldr	r3, [r7, #20]
 8000218:	68ba      	ldr	r2, [r7, #8]
 800021a:	4413      	add	r3, r2
 800021c:	68fa      	ldr	r2, [r7, #12]
 800021e:	8812      	ldrh	r2, [r2, #0]
 8000220:	4611      	mov	r1, r2
 8000222:	7818      	ldrb	r0, [r3, #0]
 8000224:	4a0d      	ldr	r2, [pc, #52]	; (800025c <DLT_RB_Write+0x98>)
 8000226:	460b      	mov	r3, r1
 8000228:	021b      	lsls	r3, r3, #8
 800022a:	1a5b      	subs	r3, r3, r1
 800022c:	441a      	add	r2, r3
 800022e:	697b      	ldr	r3, [r7, #20]
 8000230:	4413      	add	r3, r2
 8000232:	4602      	mov	r2, r0
 8000234:	701a      	strb	r2, [r3, #0]
	for(int i=0; i<MessageSize; i++)
 8000236:	697b      	ldr	r3, [r7, #20]
 8000238:	3301      	adds	r3, #1
 800023a:	617b      	str	r3, [r7, #20]
 800023c:	79fb      	ldrb	r3, [r7, #7]
 800023e:	697a      	ldr	r2, [r7, #20]
 8000240:	429a      	cmp	r2, r3
 8000242:	dbe8      	blt.n	8000216 <DLT_RB_Write+0x52>
	}

	// Remember a new Head pointer value
	Buf->Head = HeadTmp;
 8000244:	7cfb      	ldrb	r3, [r7, #19]
 8000246:	b29a      	uxth	r2, r3
 8000248:	68fb      	ldr	r3, [r7, #12]
 800024a:	801a      	strh	r2, [r3, #0]

	// Everything is ok - return OK status
	return RB_OK;
 800024c:	2300      	movs	r3, #0
}
 800024e:	4618      	mov	r0, r3
 8000250:	371c      	adds	r7, #28
 8000252:	46bd      	mov	sp, r7
 8000254:	bc80      	pop	{r7}
 8000256:	4770      	bx	lr
 8000258:	88888889 	.word	0x88888889
 800025c:	200001fc 	.word	0x200001fc

08000260 <PrepareHoleHeader>:
 *
 * refer to: https://www.autosar.org/fileadmin/user_upload/standards/foundation/1-0/AUTOSAR_PRS_DiagnosticLogAndTraceProtocol.pdf
 *
 * */
static void PrepareHoleHeader(uint8_t Level, uint32_t AppId, uint32_t ContextId, uint16_t size)
{
 8000260:	b480      	push	{r7}
 8000262:	b087      	sub	sp, #28
 8000264:	af00      	add	r7, sp, #0
 8000266:	60b9      	str	r1, [r7, #8]
 8000268:	607a      	str	r2, [r7, #4]
 800026a:	461a      	mov	r2, r3
 800026c:	4603      	mov	r3, r0
 800026e:	73fb      	strb	r3, [r7, #15]
 8000270:	4613      	mov	r3, r2
 8000272:	81bb      	strh	r3, [r7, #12]
	if(size > (254 -32) )
 8000274:	89bb      	ldrh	r3, [r7, #12]
 8000276:	2bde      	cmp	r3, #222	; 0xde
 8000278:	d900      	bls.n	800027c <PrepareHoleHeader+0x1c>
	{
		/*Error to handle or please develop this function */
		while(1)
 800027a:	e7fe      	b.n	800027a <PrepareHoleHeader+0x1a>

	}


	/*START HEADER*/
	DltDebugTmpBuf[0] =  0x44; /*'D'*/
 800027c:	4b43      	ldr	r3, [pc, #268]	; (800038c <PrepareHoleHeader+0x12c>)
 800027e:	2244      	movs	r2, #68	; 0x44
 8000280:	701a      	strb	r2, [r3, #0]
	DltDebugTmpBuf[1] =  0x4c; /*'L'*/
 8000282:	4b42      	ldr	r3, [pc, #264]	; (800038c <PrepareHoleHeader+0x12c>)
 8000284:	224c      	movs	r2, #76	; 0x4c
 8000286:	705a      	strb	r2, [r3, #1]
	DltDebugTmpBuf[2] =  0x53; /*'S'*/
 8000288:	4b40      	ldr	r3, [pc, #256]	; (800038c <PrepareHoleHeader+0x12c>)
 800028a:	2253      	movs	r2, #83	; 0x53
 800028c:	709a      	strb	r2, [r3, #2]
	DltDebugTmpBuf[3] =  0x01; /*'0x01'*/
 800028e:	4b3f      	ldr	r3, [pc, #252]	; (800038c <PrepareHoleHeader+0x12c>)
 8000290:	2201      	movs	r2, #1
 8000292:	70da      	strb	r2, [r3, #3]


	DltDebugTmpBuf[4] =  0x35; /*'Dlt base header config
 8000294:	4b3d      	ldr	r3, [pc, #244]	; (800038c <PrepareHoleHeader+0x12c>)
 8000296:	2235      	movs	r2, #53	; 0x35
 8000298:	711a      	strb	r2, [r3, #4]
	* With Seesion ID - false
	* With time stamp - true
	* version number -random
	'*/

	DltDebugTmpBuf[5] =  ActDltMessageCounter++; /*'Message counter value '*/
 800029a:	4b3d      	ldr	r3, [pc, #244]	; (8000390 <PrepareHoleHeader+0x130>)
 800029c:	781b      	ldrb	r3, [r3, #0]
 800029e:	1c5a      	adds	r2, r3, #1
 80002a0:	b2d1      	uxtb	r1, r2
 80002a2:	4a3b      	ldr	r2, [pc, #236]	; (8000390 <PrepareHoleHeader+0x130>)
 80002a4:	7011      	strb	r1, [r2, #0]
 80002a6:	4a39      	ldr	r2, [pc, #228]	; (800038c <PrepareHoleHeader+0x12c>)
 80002a8:	7153      	strb	r3, [r2, #5]

	/*TODO: - it must be fixed!!!! - Length*/
	DltDebugTmpBuf[6] =  0x00; /*Message length general*/
 80002aa:	4b38      	ldr	r3, [pc, #224]	; (800038c <PrepareHoleHeader+0x12c>)
 80002ac:	2200      	movs	r2, #0
 80002ae:	719a      	strb	r2, [r3, #6]
//	DltDebugTmpBuf[7] =  0x37; /*'Message length general '*/
	DltDebugTmpBuf[7]=28+size; /*General size */
 80002b0:	89bb      	ldrh	r3, [r7, #12]
 80002b2:	b2db      	uxtb	r3, r3
 80002b4:	331c      	adds	r3, #28
 80002b6:	b2da      	uxtb	r2, r3
 80002b8:	4b34      	ldr	r3, [pc, #208]	; (800038c <PrepareHoleHeader+0x12c>)
 80002ba:	71da      	strb	r2, [r3, #7]


	uint32_t TempEcuId = DLT_LOG_ECUID_VALUE;
 80002bc:	2353      	movs	r3, #83	; 0x53
 80002be:	061a      	lsls	r2, r3, #24
 80002c0:	2354      	movs	r3, #84	; 0x54
 80002c2:	041b      	lsls	r3, r3, #16
 80002c4:	431a      	orrs	r2, r3
 80002c6:	2346      	movs	r3, #70	; 0x46
 80002c8:	021b      	lsls	r3, r3, #8
 80002ca:	4313      	orrs	r3, r2
 80002cc:	2231      	movs	r2, #49	; 0x31
 80002ce:	4313      	orrs	r3, r2
 80002d0:	617b      	str	r3, [r7, #20]
	/*ECU ID*/
	DltDebugTmpBuf[8]= ((uint8_t*)&TempEcuId)[3];
 80002d2:	7dfa      	ldrb	r2, [r7, #23]
 80002d4:	4b2d      	ldr	r3, [pc, #180]	; (800038c <PrepareHoleHeader+0x12c>)
 80002d6:	721a      	strb	r2, [r3, #8]
	DltDebugTmpBuf[9]= ((uint8_t*)&TempEcuId)[2];
 80002d8:	7dba      	ldrb	r2, [r7, #22]
 80002da:	4b2c      	ldr	r3, [pc, #176]	; (800038c <PrepareHoleHeader+0x12c>)
 80002dc:	725a      	strb	r2, [r3, #9]
	DltDebugTmpBuf[10]= ((uint8_t*)&TempEcuId)[1];
 80002de:	7d7a      	ldrb	r2, [r7, #21]
 80002e0:	4b2a      	ldr	r3, [pc, #168]	; (800038c <PrepareHoleHeader+0x12c>)
 80002e2:	729a      	strb	r2, [r3, #10]
	DltDebugTmpBuf[11]= ((uint8_t*)&TempEcuId)[0];
 80002e4:	f107 0314 	add.w	r3, r7, #20
 80002e8:	781a      	ldrb	r2, [r3, #0]
 80002ea:	4b28      	ldr	r3, [pc, #160]	; (800038c <PrepareHoleHeader+0x12c>)
 80002ec:	72da      	strb	r2, [r3, #11]

	/*Time stamp*/
	DltDebugTmpBuf[12]= ((uint8_t*)&TimestampValue)[3];
 80002ee:	4b29      	ldr	r3, [pc, #164]	; (8000394 <PrepareHoleHeader+0x134>)
 80002f0:	78da      	ldrb	r2, [r3, #3]
 80002f2:	4b26      	ldr	r3, [pc, #152]	; (800038c <PrepareHoleHeader+0x12c>)
 80002f4:	731a      	strb	r2, [r3, #12]
	DltDebugTmpBuf[13]= ((uint8_t*)&TimestampValue)[2];
 80002f6:	4b27      	ldr	r3, [pc, #156]	; (8000394 <PrepareHoleHeader+0x134>)
 80002f8:	789a      	ldrb	r2, [r3, #2]
 80002fa:	4b24      	ldr	r3, [pc, #144]	; (800038c <PrepareHoleHeader+0x12c>)
 80002fc:	735a      	strb	r2, [r3, #13]
	DltDebugTmpBuf[14]= ((uint8_t*)&TimestampValue)[1];
 80002fe:	4b25      	ldr	r3, [pc, #148]	; (8000394 <PrepareHoleHeader+0x134>)
 8000300:	785a      	ldrb	r2, [r3, #1]
 8000302:	4b22      	ldr	r3, [pc, #136]	; (800038c <PrepareHoleHeader+0x12c>)
 8000304:	739a      	strb	r2, [r3, #14]
	DltDebugTmpBuf[15]= ((uint8_t*)&TimestampValue)[0];
 8000306:	4b23      	ldr	r3, [pc, #140]	; (8000394 <PrepareHoleHeader+0x134>)
 8000308:	781a      	ldrb	r2, [r3, #0]
 800030a:	4b20      	ldr	r3, [pc, #128]	; (800038c <PrepareHoleHeader+0x12c>)
 800030c:	73da      	strb	r2, [r3, #15]

	/*Extended header --verbose | type serial*/
//	DltDebugTmpBuf[16]= 0x41; /**/
	DltDebugTmpBuf[16]= (Level << 4) | 1;
 800030e:	7bfb      	ldrb	r3, [r7, #15]
 8000310:	011b      	lsls	r3, r3, #4
 8000312:	b25b      	sxtb	r3, r3
 8000314:	f043 0301 	orr.w	r3, r3, #1
 8000318:	b25b      	sxtb	r3, r3
 800031a:	b2da      	uxtb	r2, r3
 800031c:	4b1b      	ldr	r3, [pc, #108]	; (800038c <PrepareHoleHeader+0x12c>)
 800031e:	741a      	strb	r2, [r3, #16]

	/*Number of arguments*/
	DltDebugTmpBuf[17]= 0x01; /**/
 8000320:	4b1a      	ldr	r3, [pc, #104]	; (800038c <PrepareHoleHeader+0x12c>)
 8000322:	2201      	movs	r2, #1
 8000324:	745a      	strb	r2, [r3, #17]

	/*App id */
	DltDebugTmpBuf[18]= ((uint8_t*)&AppId)[3];
 8000326:	7afa      	ldrb	r2, [r7, #11]
 8000328:	4b18      	ldr	r3, [pc, #96]	; (800038c <PrepareHoleHeader+0x12c>)
 800032a:	749a      	strb	r2, [r3, #18]
	DltDebugTmpBuf[19]= ((uint8_t*)&AppId)[2];
 800032c:	7aba      	ldrb	r2, [r7, #10]
 800032e:	4b17      	ldr	r3, [pc, #92]	; (800038c <PrepareHoleHeader+0x12c>)
 8000330:	74da      	strb	r2, [r3, #19]
	DltDebugTmpBuf[20]= ((uint8_t*)&AppId)[1];
 8000332:	7a7a      	ldrb	r2, [r7, #9]
 8000334:	4b15      	ldr	r3, [pc, #84]	; (800038c <PrepareHoleHeader+0x12c>)
 8000336:	751a      	strb	r2, [r3, #20]
	DltDebugTmpBuf[21]= ((uint8_t*)&AppId)[0];
 8000338:	f107 0308 	add.w	r3, r7, #8
 800033c:	781a      	ldrb	r2, [r3, #0]
 800033e:	4b13      	ldr	r3, [pc, #76]	; (800038c <PrepareHoleHeader+0x12c>)
 8000340:	755a      	strb	r2, [r3, #21]

	/*Contex ID  (4 bajty*/
	DltDebugTmpBuf[22]= ((uint8_t*)&ContextId)[3];
 8000342:	79fa      	ldrb	r2, [r7, #7]
 8000344:	4b11      	ldr	r3, [pc, #68]	; (800038c <PrepareHoleHeader+0x12c>)
 8000346:	759a      	strb	r2, [r3, #22]
	DltDebugTmpBuf[23]= ((uint8_t*)&ContextId)[2];
 8000348:	79ba      	ldrb	r2, [r7, #6]
 800034a:	4b10      	ldr	r3, [pc, #64]	; (800038c <PrepareHoleHeader+0x12c>)
 800034c:	75da      	strb	r2, [r3, #23]
	DltDebugTmpBuf[24]= ((uint8_t*)&ContextId)[1];
 800034e:	797a      	ldrb	r2, [r7, #5]
 8000350:	4b0e      	ldr	r3, [pc, #56]	; (800038c <PrepareHoleHeader+0x12c>)
 8000352:	761a      	strb	r2, [r3, #24]
	DltDebugTmpBuf[25]= ((uint8_t*)&ContextId)[0];
 8000354:	1d3b      	adds	r3, r7, #4
 8000356:	781a      	ldrb	r2, [r3, #0]
 8000358:	4b0c      	ldr	r3, [pc, #48]	; (800038c <PrepareHoleHeader+0x12c>)
 800035a:	765a      	strb	r2, [r3, #25]

	/*Type info*/
	DltDebugTmpBuf[26]= 0x01; /**/
 800035c:	4b0b      	ldr	r3, [pc, #44]	; (800038c <PrepareHoleHeader+0x12c>)
 800035e:	2201      	movs	r2, #1
 8000360:	769a      	strb	r2, [r3, #26]
	DltDebugTmpBuf[27]= 0x82; /**/
 8000362:	4b0a      	ldr	r3, [pc, #40]	; (800038c <PrepareHoleHeader+0x12c>)
 8000364:	2282      	movs	r2, #130	; 0x82
 8000366:	76da      	strb	r2, [r3, #27]
	DltDebugTmpBuf[28]= 0x00; /**/
 8000368:	4b08      	ldr	r3, [pc, #32]	; (800038c <PrepareHoleHeader+0x12c>)
 800036a:	2200      	movs	r2, #0
 800036c:	771a      	strb	r2, [r3, #28]
	DltDebugTmpBuf[29]= 0x00; /**/
 800036e:	4b07      	ldr	r3, [pc, #28]	; (800038c <PrepareHoleHeader+0x12c>)
 8000370:	2200      	movs	r2, #0
 8000372:	775a      	strb	r2, [r3, #29]

	/*Argument 1*/
	DltDebugTmpBuf[30]= size; /*the size of the load in simplified form, but not exactly but generally yes*/
 8000374:	89bb      	ldrh	r3, [r7, #12]
 8000376:	b2da      	uxtb	r2, r3
 8000378:	4b04      	ldr	r3, [pc, #16]	; (800038c <PrepareHoleHeader+0x12c>)
 800037a:	779a      	strb	r2, [r3, #30]
	DltDebugTmpBuf[31]= 0x00; /**/
 800037c:	4b03      	ldr	r3, [pc, #12]	; (800038c <PrepareHoleHeader+0x12c>)
 800037e:	2200      	movs	r2, #0
 8000380:	77da      	strb	r2, [r3, #31]
}
 8000382:	bf00      	nop
 8000384:	371c      	adds	r7, #28
 8000386:	46bd      	mov	sp, r7
 8000388:	bc80      	pop	{r7}
 800038a:	4770      	bx	lr
 800038c:	200000e8 	.word	0x200000e8
 8000390:	200001e7 	.word	0x200001e7
 8000394:	20000010 	.word	0x20000010

08000398 <DLTuc_RegisterTransmitSerialDataCallback>:
 *  This simple stack/library must have initialized by "DLTuc_RegisterTransmitSerialDataCallback"
 *  As a parameter must by pass function which will transmit serial data
 *
 * */
void DLTuc_RegisterTransmitSerialDataCallback(void LLSerialTrDataFunctionCb(uint8_t *DltLogData, uint8_t Size))
{
 8000398:	b580      	push	{r7, lr}
 800039a:	b084      	sub	sp, #16
 800039c:	af00      	add	r7, sp, #0
 800039e:	6078      	str	r0, [r7, #4]
	ExtSerialTrDataFunctionCb = LLSerialTrDataFunctionCb;
 80003a0:	4a19      	ldr	r2, [pc, #100]	; (8000408 <DLTuc_RegisterTransmitSerialDataCallback+0x70>)
 80003a2:	687b      	ldr	r3, [r7, #4]
 80003a4:	6013      	str	r3, [r2, #0]

	/*Preapre LOG DROPPED Info Log*/
	PrepareHoleHeader(DL_ERROR,0x444C5443, 0x444C5443,sizeof(DltLogDroppedInfo) );
 80003a6:	230f      	movs	r3, #15
 80003a8:	4a18      	ldr	r2, [pc, #96]	; (800040c <DLTuc_RegisterTransmitSerialDataCallback+0x74>)
 80003aa:	4918      	ldr	r1, [pc, #96]	; (800040c <DLTuc_RegisterTransmitSerialDataCallback+0x74>)
 80003ac:	2002      	movs	r0, #2
 80003ae:	f7ff ff57 	bl	8000260 <PrepareHoleHeader>

	/*Payload!!!*/
	/*Copy payload text temporary*/
	for(int i=DLT_ACT_HOLE_HEADER_SIZE; i<(sizeof(DltLogDroppedInfo)+DLT_ACT_HOLE_HEADER_SIZE); i++)
 80003b2:	2320      	movs	r3, #32
 80003b4:	60fb      	str	r3, [r7, #12]
 80003b6:	e00b      	b.n	80003d0 <DLTuc_RegisterTransmitSerialDataCallback+0x38>
	{
		DltDebugTmpBuf[i]= DltLogDroppedInfo[i-DLT_ACT_HOLE_HEADER_SIZE];
 80003b8:	68fb      	ldr	r3, [r7, #12]
 80003ba:	3b20      	subs	r3, #32
 80003bc:	4a14      	ldr	r2, [pc, #80]	; (8000410 <DLTuc_RegisterTransmitSerialDataCallback+0x78>)
 80003be:	5cd1      	ldrb	r1, [r2, r3]
 80003c0:	4a14      	ldr	r2, [pc, #80]	; (8000414 <DLTuc_RegisterTransmitSerialDataCallback+0x7c>)
 80003c2:	68fb      	ldr	r3, [r7, #12]
 80003c4:	4413      	add	r3, r2
 80003c6:	460a      	mov	r2, r1
 80003c8:	701a      	strb	r2, [r3, #0]
	for(int i=DLT_ACT_HOLE_HEADER_SIZE; i<(sizeof(DltLogDroppedInfo)+DLT_ACT_HOLE_HEADER_SIZE); i++)
 80003ca:	68fb      	ldr	r3, [r7, #12]
 80003cc:	3301      	adds	r3, #1
 80003ce:	60fb      	str	r3, [r7, #12]
 80003d0:	68fb      	ldr	r3, [r7, #12]
 80003d2:	2b2e      	cmp	r3, #46	; 0x2e
 80003d4:	d9f0      	bls.n	80003b8 <DLTuc_RegisterTransmitSerialDataCallback+0x20>
	}

	for(int i=0; i<sizeof(DltLogDroppedInfoBuffer); i++)
 80003d6:	2300      	movs	r3, #0
 80003d8:	60bb      	str	r3, [r7, #8]
 80003da:	e00b      	b.n	80003f4 <DLTuc_RegisterTransmitSerialDataCallback+0x5c>
	{
		DltLogDroppedInfoBuffer[i] = DltDebugTmpBuf[i];
 80003dc:	4a0d      	ldr	r2, [pc, #52]	; (8000414 <DLTuc_RegisterTransmitSerialDataCallback+0x7c>)
 80003de:	68bb      	ldr	r3, [r7, #8]
 80003e0:	4413      	add	r3, r2
 80003e2:	7819      	ldrb	r1, [r3, #0]
 80003e4:	4a0c      	ldr	r2, [pc, #48]	; (8000418 <DLTuc_RegisterTransmitSerialDataCallback+0x80>)
 80003e6:	68bb      	ldr	r3, [r7, #8]
 80003e8:	4413      	add	r3, r2
 80003ea:	460a      	mov	r2, r1
 80003ec:	701a      	strb	r2, [r3, #0]
	for(int i=0; i<sizeof(DltLogDroppedInfoBuffer); i++)
 80003ee:	68bb      	ldr	r3, [r7, #8]
 80003f0:	3301      	adds	r3, #1
 80003f2:	60bb      	str	r3, [r7, #8]
 80003f4:	68bb      	ldr	r3, [r7, #8]
 80003f6:	2b3b      	cmp	r3, #59	; 0x3b
 80003f8:	d9f0      	bls.n	80003dc <DLTuc_RegisterTransmitSerialDataCallback+0x44>
	}

	DLtLogDroppedSize = DLT_ACT_HOLE_HEADER_SIZE + sizeof(DltLogDroppedInfo);
 80003fa:	4b08      	ldr	r3, [pc, #32]	; (800041c <DLTuc_RegisterTransmitSerialDataCallback+0x84>)
 80003fc:	222f      	movs	r2, #47	; 0x2f
 80003fe:	701a      	strb	r2, [r3, #0]
}
 8000400:	bf00      	nop
 8000402:	3710      	adds	r7, #16
 8000404:	46bd      	mov	sp, r7
 8000406:	bd80      	pop	{r7, pc}
 8000408:	200000a0 	.word	0x200000a0
 800040c:	444c5443 	.word	0x444c5443
 8000410:	20000000 	.word	0x20000000
 8000414:	200000e8 	.word	0x200000e8
 8000418:	200000a8 	.word	0x200000a8
 800041c:	200000e4 	.word	0x200000e4

08000420 <DLTuc_MessageTransmitDone>:
 *  Call this function when the transsmision is end
 * For example in "DMA transmission end callback" to inform the lib that the message is transmitted
 *
 * */
void DLTuc_MessageTransmitDone(void)
{
 8000420:	b580      	push	{r7, lr}
 8000422:	b082      	sub	sp, #8
 8000424:	af00      	add	r7, sp, #0
	uint8_t TmpMessageSize=0;
 8000426:	2300      	movs	r3, #0
 8000428:	71fb      	strb	r3, [r7, #7]
	uint8_t *TmpMessagePointer = NULL;
 800042a:	2300      	movs	r3, #0
 800042c:	603b      	str	r3, [r7, #0]

	if(LogDroppedFlag == true)
 800042e:	4b17      	ldr	r3, [pc, #92]	; (800048c <DLTuc_MessageTransmitDone+0x6c>)
 8000430:	781b      	ldrb	r3, [r3, #0]
 8000432:	2b00      	cmp	r3, #0
 8000434:	d00e      	beq.n	8000454 <DLTuc_MessageTransmitDone+0x34>
	{
		LogDroppedFlag = false;
 8000436:	4b15      	ldr	r3, [pc, #84]	; (800048c <DLTuc_MessageTransmitDone+0x6c>)
 8000438:	2200      	movs	r2, #0
 800043a:	701a      	strb	r2, [r3, #0]

		if(ExtSerialTrDataFunctionCb != NULL)
 800043c:	4b14      	ldr	r3, [pc, #80]	; (8000490 <DLTuc_MessageTransmitDone+0x70>)
 800043e:	681b      	ldr	r3, [r3, #0]
 8000440:	2b00      	cmp	r3, #0
 8000442:	d01f      	beq.n	8000484 <DLTuc_MessageTransmitDone+0x64>
		{
			ExtSerialTrDataFunctionCb(DltLogDroppedInfoBuffer, DLtLogDroppedSize);
 8000444:	4b12      	ldr	r3, [pc, #72]	; (8000490 <DLTuc_MessageTransmitDone+0x70>)
 8000446:	681b      	ldr	r3, [r3, #0]
 8000448:	4a12      	ldr	r2, [pc, #72]	; (8000494 <DLTuc_MessageTransmitDone+0x74>)
 800044a:	7812      	ldrb	r2, [r2, #0]
 800044c:	4611      	mov	r1, r2
 800044e:	4812      	ldr	r0, [pc, #72]	; (8000498 <DLTuc_MessageTransmitDone+0x78>)
 8000450:	4798      	blx	r3
 8000452:	e018      	b.n	8000486 <DLTuc_MessageTransmitDone+0x66>
		}
		return;
	}

	if(DLT_RB_Read(&DltRingBuffer,&TmpMessageSize,&TmpMessagePointer) == RB_OK)
 8000454:	463a      	mov	r2, r7
 8000456:	1dfb      	adds	r3, r7, #7
 8000458:	4619      	mov	r1, r3
 800045a:	4810      	ldr	r0, [pc, #64]	; (800049c <DLTuc_MessageTransmitDone+0x7c>)
 800045c:	f7ff fe76 	bl	800014c <DLT_RB_Read>
 8000460:	4603      	mov	r3, r0
 8000462:	2b00      	cmp	r3, #0
 8000464:	d10a      	bne.n	800047c <DLTuc_MessageTransmitDone+0x5c>
	{
		if(ExtSerialTrDataFunctionCb != NULL)
 8000466:	4b0a      	ldr	r3, [pc, #40]	; (8000490 <DLTuc_MessageTransmitDone+0x70>)
 8000468:	681b      	ldr	r3, [r3, #0]
 800046a:	2b00      	cmp	r3, #0
 800046c:	d00b      	beq.n	8000486 <DLTuc_MessageTransmitDone+0x66>
		{
			ExtSerialTrDataFunctionCb(TmpMessagePointer, TmpMessageSize);
 800046e:	4b08      	ldr	r3, [pc, #32]	; (8000490 <DLTuc_MessageTransmitDone+0x70>)
 8000470:	681b      	ldr	r3, [r3, #0]
 8000472:	683a      	ldr	r2, [r7, #0]
 8000474:	79f9      	ldrb	r1, [r7, #7]
 8000476:	4610      	mov	r0, r2
 8000478:	4798      	blx	r3
 800047a:	e004      	b.n	8000486 <DLTuc_MessageTransmitDone+0x66>
		}
	}
	else
	{
		TransmitReadyStateFlag = true;
 800047c:	4b08      	ldr	r3, [pc, #32]	; (80004a0 <DLTuc_MessageTransmitDone+0x80>)
 800047e:	2201      	movs	r2, #1
 8000480:	701a      	strb	r2, [r3, #0]
 8000482:	e000      	b.n	8000486 <DLTuc_MessageTransmitDone+0x66>
		return;
 8000484:	bf00      	nop
	}
}
 8000486:	3708      	adds	r7, #8
 8000488:	46bd      	mov	sp, r7
 800048a:	bd80      	pop	{r7, pc}
 800048c:	200000a4 	.word	0x200000a4
 8000490:	200000a0 	.word	0x200000a0
 8000494:	200000e4 	.word	0x200000e4
 8000498:	200000a8 	.word	0x200000a8
 800049c:	200001e8 	.word	0x200001e8
 80004a0:	2000000f 	.word	0x2000000f

080004a4 <DLTuc_LogOutVarArgs>:
 *
 * Typical most usefull function to create DLT Log
 *
 * */
void DLTuc_LogOutVarArgs(DltLogLevel_t Level, uint32_t AppId, uint32_t ContextId, uint8_t *Payload, ...)
{
 80004a4:	b408      	push	{r3}
 80004a6:	b580      	push	{r7, lr}
 80004a8:	b089      	sub	sp, #36	; 0x24
 80004aa:	af00      	add	r7, sp, #0
 80004ac:	4603      	mov	r3, r0
 80004ae:	60b9      	str	r1, [r7, #8]
 80004b0:	607a      	str	r2, [r7, #4]
 80004b2:	73fb      	strb	r3, [r7, #15]
va_list ap;
uint16_t Size;

	va_start(ap, Payload);
 80004b4:	f107 0330 	add.w	r3, r7, #48	; 0x30
 80004b8:	61bb      	str	r3, [r7, #24]
	Size = vsprintf((char *)DltDebugTmpBuf + DLT_ACT_HOLE_HEADER_SIZE, (char *)Payload,ap);
 80004ba:	4b2c      	ldr	r3, [pc, #176]	; (800056c <DLTuc_LogOutVarArgs+0xc8>)
 80004bc:	69ba      	ldr	r2, [r7, #24]
 80004be:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 80004c0:	4618      	mov	r0, r3
 80004c2:	f003 faa3 	bl	8003a0c <vsiprintf>
 80004c6:	4603      	mov	r3, r0
 80004c8:	83fb      	strh	r3, [r7, #30]
	va_end(ap);

	PrepareHoleHeader(Level,AppId,ContextId,Size);
 80004ca:	8bfb      	ldrh	r3, [r7, #30]
 80004cc:	7bf8      	ldrb	r0, [r7, #15]
 80004ce:	687a      	ldr	r2, [r7, #4]
 80004d0:	68b9      	ldr	r1, [r7, #8]
 80004d2:	f7ff fec5 	bl	8000260 <PrepareHoleHeader>
	Size = Size +DLT_ACT_HOLE_HEADER_SIZE;
 80004d6:	8bfb      	ldrh	r3, [r7, #30]
 80004d8:	3320      	adds	r3, #32
 80004da:	83fb      	strh	r3, [r7, #30]


	Size++;
 80004dc:	8bfb      	ldrh	r3, [r7, #30]
 80004de:	3301      	adds	r3, #1
 80004e0:	83fb      	strh	r3, [r7, #30]
	DltDebugTmpBuf[DLT_ACT_HOLE_HEADER_SIZE + Size] = 0x00;
 80004e2:	8bfb      	ldrh	r3, [r7, #30]
 80004e4:	3320      	adds	r3, #32
 80004e6:	4a22      	ldr	r2, [pc, #136]	; (8000570 <DLTuc_LogOutVarArgs+0xcc>)
 80004e8:	2100      	movs	r1, #0
 80004ea:	54d1      	strb	r1, [r2, r3]
	Size++;
 80004ec:	8bfb      	ldrh	r3, [r7, #30]
 80004ee:	3301      	adds	r3, #1
 80004f0:	83fb      	strh	r3, [r7, #30]
	DltDebugTmpBuf[DLT_ACT_HOLE_HEADER_SIZE + Size] = 0x00;
 80004f2:	8bfb      	ldrh	r3, [r7, #30]
 80004f4:	3320      	adds	r3, #32
 80004f6:	4a1e      	ldr	r2, [pc, #120]	; (8000570 <DLTuc_LogOutVarArgs+0xcc>)
 80004f8:	2100      	movs	r1, #0
 80004fa:	54d1      	strb	r1, [r2, r3]



	if(DLT_RB_Write(&DltRingBuffer,DltDebugTmpBuf, Size) == RB_OK)
 80004fc:	8bfb      	ldrh	r3, [r7, #30]
 80004fe:	b2db      	uxtb	r3, r3
 8000500:	461a      	mov	r2, r3
 8000502:	491b      	ldr	r1, [pc, #108]	; (8000570 <DLTuc_LogOutVarArgs+0xcc>)
 8000504:	481b      	ldr	r0, [pc, #108]	; (8000574 <DLTuc_LogOutVarArgs+0xd0>)
 8000506:	f7ff fe5d 	bl	80001c4 <DLT_RB_Write>
 800050a:	4603      	mov	r3, r0
 800050c:	2b00      	cmp	r3, #0
 800050e:	d002      	beq.n	8000516 <DLTuc_LogOutVarArgs+0x72>
		/*Nothing to do*/
	}
	else
	{
		/*Static flag for Transmit done call back*/
		LogDroppedFlag = true;
 8000510:	4b19      	ldr	r3, [pc, #100]	; (8000578 <DLTuc_LogOutVarArgs+0xd4>)
 8000512:	2201      	movs	r2, #1
 8000514:	701a      	strb	r2, [r3, #0]
	}

	uint8_t TmpMessageSize=0;
 8000516:	2300      	movs	r3, #0
 8000518:	75fb      	strb	r3, [r7, #23]
	uint8_t *TmpMessagePointer = NULL;
 800051a:	2300      	movs	r3, #0
 800051c:	613b      	str	r3, [r7, #16]


	if(TransmitReadyStateFlag == true)
 800051e:	4b17      	ldr	r3, [pc, #92]	; (800057c <DLTuc_LogOutVarArgs+0xd8>)
 8000520:	781b      	ldrb	r3, [r3, #0]
 8000522:	b2db      	uxtb	r3, r3
 8000524:	2b01      	cmp	r3, #1
 8000526:	d119      	bne.n	800055c <DLTuc_LogOutVarArgs+0xb8>
	{
		if(DLT_RB_Read(&DltRingBuffer,&TmpMessageSize,&TmpMessagePointer) == RB_OK)
 8000528:	f107 0210 	add.w	r2, r7, #16
 800052c:	f107 0317 	add.w	r3, r7, #23
 8000530:	4619      	mov	r1, r3
 8000532:	4810      	ldr	r0, [pc, #64]	; (8000574 <DLTuc_LogOutVarArgs+0xd0>)
 8000534:	f7ff fe0a 	bl	800014c <DLT_RB_Read>
 8000538:	4603      	mov	r3, r0
 800053a:	2b00      	cmp	r3, #0
 800053c:	d10e      	bne.n	800055c <DLTuc_LogOutVarArgs+0xb8>
			{
				TransmitReadyStateFlag = false;
 800053e:	4b0f      	ldr	r3, [pc, #60]	; (800057c <DLTuc_LogOutVarArgs+0xd8>)
 8000540:	2200      	movs	r2, #0
 8000542:	701a      	strb	r2, [r3, #0]
				if(ExtSerialTrDataFunctionCb != NULL)
 8000544:	4b0e      	ldr	r3, [pc, #56]	; (8000580 <DLTuc_LogOutVarArgs+0xdc>)
 8000546:	681b      	ldr	r3, [r3, #0]
 8000548:	2b00      	cmp	r3, #0
 800054a:	d006      	beq.n	800055a <DLTuc_LogOutVarArgs+0xb6>
				{
					ExtSerialTrDataFunctionCb(TmpMessagePointer, TmpMessageSize);
 800054c:	4b0c      	ldr	r3, [pc, #48]	; (8000580 <DLTuc_LogOutVarArgs+0xdc>)
 800054e:	681b      	ldr	r3, [r3, #0]
 8000550:	693a      	ldr	r2, [r7, #16]
 8000552:	7df9      	ldrb	r1, [r7, #23]
 8000554:	4610      	mov	r0, r2
 8000556:	4798      	blx	r3
				{
					while(1); /*Please Register the callback...*/
				}
			}
	}
}
 8000558:	e000      	b.n	800055c <DLTuc_LogOutVarArgs+0xb8>
					while(1); /*Please Register the callback...*/
 800055a:	e7fe      	b.n	800055a <DLTuc_LogOutVarArgs+0xb6>
}
 800055c:	bf00      	nop
 800055e:	3724      	adds	r7, #36	; 0x24
 8000560:	46bd      	mov	sp, r7
 8000562:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8000566:	b001      	add	sp, #4
 8000568:	4770      	bx	lr
 800056a:	bf00      	nop
 800056c:	20000108 	.word	0x20000108
 8000570:	200000e8 	.word	0x200000e8
 8000574:	200001e8 	.word	0x200001e8
 8000578:	200000a4 	.word	0x200000a4
 800057c:	2000000f 	.word	0x2000000f
 8000580:	200000a0 	.word	0x200000a0

08000584 <DLTuc_UpdateTimeStampMs>:
 *@brief DLTuc_UpdateTimeStampMs
 *
 *
 * */
void DLTuc_UpdateTimeStampMs(uint32_t Time)
{
 8000584:	b480      	push	{r7}
 8000586:	b083      	sub	sp, #12
 8000588:	af00      	add	r7, sp, #0
 800058a:	6078      	str	r0, [r7, #4]
	TimestampValue = (Time*10);
 800058c:	687a      	ldr	r2, [r7, #4]
 800058e:	4613      	mov	r3, r2
 8000590:	009b      	lsls	r3, r3, #2
 8000592:	4413      	add	r3, r2
 8000594:	005b      	lsls	r3, r3, #1
 8000596:	461a      	mov	r2, r3
 8000598:	4b03      	ldr	r3, [pc, #12]	; (80005a8 <DLTuc_UpdateTimeStampMs+0x24>)
 800059a:	601a      	str	r2, [r3, #0]
}
 800059c:	bf00      	nop
 800059e:	370c      	adds	r7, #12
 80005a0:	46bd      	mov	sp, r7
 80005a2:	bc80      	pop	{r7}
 80005a4:	4770      	bx	lr
 80005a6:	bf00      	nop
 80005a8:	20000010 	.word	0x20000010

080005ac <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
void MX_DMA_Init(void)
{
 80005ac:	b580      	push	{r7, lr}
 80005ae:	b082      	sub	sp, #8
 80005b0:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 80005b2:	4b10      	ldr	r3, [pc, #64]	; (80005f4 <MX_DMA_Init+0x48>)
 80005b4:	695b      	ldr	r3, [r3, #20]
 80005b6:	4a0f      	ldr	r2, [pc, #60]	; (80005f4 <MX_DMA_Init+0x48>)
 80005b8:	f043 0301 	orr.w	r3, r3, #1
 80005bc:	6153      	str	r3, [r2, #20]
 80005be:	4b0d      	ldr	r3, [pc, #52]	; (80005f4 <MX_DMA_Init+0x48>)
 80005c0:	695b      	ldr	r3, [r3, #20]
 80005c2:	f003 0301 	and.w	r3, r3, #1
 80005c6:	607b      	str	r3, [r7, #4]
 80005c8:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Channel6_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel6_IRQn, 0, 0);
 80005ca:	2200      	movs	r2, #0
 80005cc:	2100      	movs	r1, #0
 80005ce:	2010      	movs	r0, #16
 80005d0:	f000 fe5b 	bl	800128a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel6_IRQn);
 80005d4:	2010      	movs	r0, #16
 80005d6:	f000 fe74 	bl	80012c2 <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel7_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel7_IRQn, 0, 0);
 80005da:	2200      	movs	r2, #0
 80005dc:	2100      	movs	r1, #0
 80005de:	2011      	movs	r0, #17
 80005e0:	f000 fe53 	bl	800128a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel7_IRQn);
 80005e4:	2011      	movs	r0, #17
 80005e6:	f000 fe6c 	bl	80012c2 <HAL_NVIC_EnableIRQ>

}
 80005ea:	bf00      	nop
 80005ec:	3708      	adds	r7, #8
 80005ee:	46bd      	mov	sp, r7
 80005f0:	bd80      	pop	{r7, pc}
 80005f2:	bf00      	nop
 80005f4:	40021000 	.word	0x40021000

080005f8 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 80005f8:	b580      	push	{r7, lr}
 80005fa:	b088      	sub	sp, #32
 80005fc:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80005fe:	f107 0310 	add.w	r3, r7, #16
 8000602:	2200      	movs	r2, #0
 8000604:	601a      	str	r2, [r3, #0]
 8000606:	605a      	str	r2, [r3, #4]
 8000608:	609a      	str	r2, [r3, #8]
 800060a:	60da      	str	r2, [r3, #12]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800060c:	4b3b      	ldr	r3, [pc, #236]	; (80006fc <MX_GPIO_Init+0x104>)
 800060e:	699b      	ldr	r3, [r3, #24]
 8000610:	4a3a      	ldr	r2, [pc, #232]	; (80006fc <MX_GPIO_Init+0x104>)
 8000612:	f043 0310 	orr.w	r3, r3, #16
 8000616:	6193      	str	r3, [r2, #24]
 8000618:	4b38      	ldr	r3, [pc, #224]	; (80006fc <MX_GPIO_Init+0x104>)
 800061a:	699b      	ldr	r3, [r3, #24]
 800061c:	f003 0310 	and.w	r3, r3, #16
 8000620:	60fb      	str	r3, [r7, #12]
 8000622:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8000624:	4b35      	ldr	r3, [pc, #212]	; (80006fc <MX_GPIO_Init+0x104>)
 8000626:	699b      	ldr	r3, [r3, #24]
 8000628:	4a34      	ldr	r2, [pc, #208]	; (80006fc <MX_GPIO_Init+0x104>)
 800062a:	f043 0320 	orr.w	r3, r3, #32
 800062e:	6193      	str	r3, [r2, #24]
 8000630:	4b32      	ldr	r3, [pc, #200]	; (80006fc <MX_GPIO_Init+0x104>)
 8000632:	699b      	ldr	r3, [r3, #24]
 8000634:	f003 0320 	and.w	r3, r3, #32
 8000638:	60bb      	str	r3, [r7, #8]
 800063a:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800063c:	4b2f      	ldr	r3, [pc, #188]	; (80006fc <MX_GPIO_Init+0x104>)
 800063e:	699b      	ldr	r3, [r3, #24]
 8000640:	4a2e      	ldr	r2, [pc, #184]	; (80006fc <MX_GPIO_Init+0x104>)
 8000642:	f043 0304 	orr.w	r3, r3, #4
 8000646:	6193      	str	r3, [r2, #24]
 8000648:	4b2c      	ldr	r3, [pc, #176]	; (80006fc <MX_GPIO_Init+0x104>)
 800064a:	699b      	ldr	r3, [r3, #24]
 800064c:	f003 0304 	and.w	r3, r3, #4
 8000650:	607b      	str	r3, [r7, #4]
 8000652:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000654:	4b29      	ldr	r3, [pc, #164]	; (80006fc <MX_GPIO_Init+0x104>)
 8000656:	699b      	ldr	r3, [r3, #24]
 8000658:	4a28      	ldr	r2, [pc, #160]	; (80006fc <MX_GPIO_Init+0x104>)
 800065a:	f043 0308 	orr.w	r3, r3, #8
 800065e:	6193      	str	r3, [r2, #24]
 8000660:	4b26      	ldr	r3, [pc, #152]	; (80006fc <MX_GPIO_Init+0x104>)
 8000662:	699b      	ldr	r3, [r3, #24]
 8000664:	f003 0308 	and.w	r3, r3, #8
 8000668:	603b      	str	r3, [r7, #0]
 800066a:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 800066c:	2200      	movs	r2, #0
 800066e:	2120      	movs	r1, #32
 8000670:	4823      	ldr	r0, [pc, #140]	; (8000700 <MX_GPIO_Init+0x108>)
 8000672:	f001 fa63 	bl	8001b3c <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = B1_Pin;
 8000676:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 800067a:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 800067c:	4b21      	ldr	r3, [pc, #132]	; (8000704 <MX_GPIO_Init+0x10c>)
 800067e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000680:	2300      	movs	r3, #0
 8000682:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8000684:	f107 0310 	add.w	r3, r7, #16
 8000688:	4619      	mov	r1, r3
 800068a:	481f      	ldr	r0, [pc, #124]	; (8000708 <MX_GPIO_Init+0x110>)
 800068c:	f001 f8d2 	bl	8001834 <HAL_GPIO_Init>

  /*Configure GPIO pins : PC0 PC1 */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 8000690:	2303      	movs	r3, #3
 8000692:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8000694:	4b1d      	ldr	r3, [pc, #116]	; (800070c <MX_GPIO_Init+0x114>)
 8000696:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000698:	2300      	movs	r3, #0
 800069a:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800069c:	f107 0310 	add.w	r3, r7, #16
 80006a0:	4619      	mov	r1, r3
 80006a2:	4819      	ldr	r0, [pc, #100]	; (8000708 <MX_GPIO_Init+0x110>)
 80006a4:	f001 f8c6 	bl	8001834 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = LD2_Pin;
 80006a8:	2320      	movs	r3, #32
 80006aa:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80006ac:	2301      	movs	r3, #1
 80006ae:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80006b0:	2300      	movs	r3, #0
 80006b2:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80006b4:	2302      	movs	r3, #2
 80006b6:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(LD2_GPIO_Port, &GPIO_InitStruct);
 80006b8:	f107 0310 	add.w	r3, r7, #16
 80006bc:	4619      	mov	r1, r3
 80006be:	4810      	ldr	r0, [pc, #64]	; (8000700 <MX_GPIO_Init+0x108>)
 80006c0:	f001 f8b8 	bl	8001834 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI0_IRQn, 0, 0);
 80006c4:	2200      	movs	r2, #0
 80006c6:	2100      	movs	r1, #0
 80006c8:	2006      	movs	r0, #6
 80006ca:	f000 fdde 	bl	800128a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI0_IRQn);
 80006ce:	2006      	movs	r0, #6
 80006d0:	f000 fdf7 	bl	80012c2 <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI1_IRQn, 0, 0);
 80006d4:	2200      	movs	r2, #0
 80006d6:	2100      	movs	r1, #0
 80006d8:	2007      	movs	r0, #7
 80006da:	f000 fdd6 	bl	800128a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI1_IRQn);
 80006de:	2007      	movs	r0, #7
 80006e0:	f000 fdef 	bl	80012c2 <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 0, 0);
 80006e4:	2200      	movs	r2, #0
 80006e6:	2100      	movs	r1, #0
 80006e8:	2028      	movs	r0, #40	; 0x28
 80006ea:	f000 fdce 	bl	800128a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 80006ee:	2028      	movs	r0, #40	; 0x28
 80006f0:	f000 fde7 	bl	80012c2 <HAL_NVIC_EnableIRQ>

}
 80006f4:	bf00      	nop
 80006f6:	3720      	adds	r7, #32
 80006f8:	46bd      	mov	sp, r7
 80006fa:	bd80      	pop	{r7, pc}
 80006fc:	40021000 	.word	0x40021000
 8000700:	40010800 	.word	0x40010800
 8000704:	10110000 	.word	0x10110000
 8000708:	40011000 	.word	0x40011000
 800070c:	10210000 	.word	0x10210000

08000710 <HAL_IncTick>:

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */

void HAL_IncTick(void)
{
 8000710:	b580      	push	{r7, lr}
 8000712:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000714:	4b07      	ldr	r3, [pc, #28]	; (8000734 <HAL_IncTick+0x24>)
 8000716:	781b      	ldrb	r3, [r3, #0]
 8000718:	461a      	mov	r2, r3
 800071a:	4b07      	ldr	r3, [pc, #28]	; (8000738 <HAL_IncTick+0x28>)
 800071c:	681b      	ldr	r3, [r3, #0]
 800071e:	4413      	add	r3, r2
 8000720:	4a05      	ldr	r2, [pc, #20]	; (8000738 <HAL_IncTick+0x28>)
 8000722:	6013      	str	r3, [r2, #0]
  DLTuc_UpdateTimeStampMs(uwTick);
 8000724:	4b04      	ldr	r3, [pc, #16]	; (8000738 <HAL_IncTick+0x28>)
 8000726:	681b      	ldr	r3, [r3, #0]
 8000728:	4618      	mov	r0, r3
 800072a:	f7ff ff2b 	bl	8000584 <DLTuc_UpdateTimeStampMs>
}
 800072e:	bf00      	nop
 8000730:	bd80      	pop	{r7, pc}
 8000732:	bf00      	nop
 8000734:	2000001c 	.word	0x2000001c
 8000738:	20001208 	.word	0x20001208

0800073c <HAL_UART_TxCpltCallback>:


void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 800073c:	b580      	push	{r7, lr}
 800073e:	b082      	sub	sp, #8
 8000740:	af00      	add	r7, sp, #0
 8000742:	6078      	str	r0, [r7, #4]
	DLTuc_MessageTransmitDone();
 8000744:	f7ff fe6c 	bl	8000420 <DLTuc_MessageTransmitDone>
}
 8000748:	bf00      	nop
 800074a:	3708      	adds	r7, #8
 800074c:	46bd      	mov	sp, r7
 800074e:	bd80      	pop	{r7, pc}

08000750 <LLSerialTrDataFunctionC>:

void LLSerialTrDataFunctionC(uint8_t *DltLogData, uint8_t Size)
{
 8000750:	b580      	push	{r7, lr}
 8000752:	b082      	sub	sp, #8
 8000754:	af00      	add	r7, sp, #0
 8000756:	6078      	str	r0, [r7, #4]
 8000758:	460b      	mov	r3, r1
 800075a:	70fb      	strb	r3, [r7, #3]
	HAL_UART_Transmit_DMA(&huart2, DltLogData, Size);
 800075c:	78fb      	ldrb	r3, [r7, #3]
 800075e:	b29b      	uxth	r3, r3
 8000760:	461a      	mov	r2, r3
 8000762:	6879      	ldr	r1, [r7, #4]
 8000764:	4803      	ldr	r0, [pc, #12]	; (8000774 <LLSerialTrDataFunctionC+0x24>)
 8000766:	f002 fc59 	bl	800301c <HAL_UART_Transmit_DMA>
}
 800076a:	bf00      	nop
 800076c:	3708      	adds	r7, #8
 800076e:	46bd      	mov	sp, r7
 8000770:	bd80      	pop	{r7, pc}
 8000772:	bf00      	nop
 8000774:	2000113c 	.word	0x2000113c

08000778 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000778:	b580      	push	{r7, lr}
 800077a:	b086      	sub	sp, #24
 800077c:	af04      	add	r7, sp, #16
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800077e:	f000 fc39 	bl	8000ff4 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000782:	f000 f969 	bl	8000a58 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000786:	f7ff ff37 	bl	80005f8 <MX_GPIO_Init>
  MX_DMA_Init();
 800078a:	f7ff ff0f 	bl	80005ac <MX_DMA_Init>
  MX_USART2_UART_Init();
 800078e:	f000 fb47 	bl	8000e20 <MX_USART2_UART_Init>
  MX_TIM4_Init();
 8000792:	f000 fa71 	bl	8000c78 <MX_TIM4_Init>
  /* USER CODE BEGIN 2 */

  /*Register the transmit data callback for DLT lib*/
  DLTuc_RegisterTransmitSerialDataCallback(LLSerialTrDataFunctionC);
 8000796:	48a1      	ldr	r0, [pc, #644]	; (8000a1c <main+0x2a4>)
 8000798:	f7ff fdfe 	bl	8000398 <DLTuc_RegisterTransmitSerialDataCallback>

  HAL_TIM_PWM_Start(&htim4, TIM_CHANNEL_1);
 800079c:	2100      	movs	r1, #0
 800079e:	48a0      	ldr	r0, [pc, #640]	; (8000a20 <main+0x2a8>)
 80007a0:	f001 fec8 	bl	8002534 <HAL_TIM_PWM_Start>
  HAL_TIM_PWM_Start(&htim4, TIM_CHANNEL_3);
 80007a4:	2108      	movs	r1, #8
 80007a6:	489e      	ldr	r0, [pc, #632]	; (8000a20 <main+0x2a8>)
 80007a8:	f001 fec4 	bl	8002534 <HAL_TIM_PWM_Start>
  __HAL_TIM_SET_COMPARE(&htim4,TIM_CHANNEL_1,0);
 80007ac:	4b9c      	ldr	r3, [pc, #624]	; (8000a20 <main+0x2a8>)
 80007ae:	681b      	ldr	r3, [r3, #0]
 80007b0:	2200      	movs	r2, #0
 80007b2:	635a      	str	r2, [r3, #52]	; 0x34
  __HAL_TIM_SET_COMPARE(&htim4,TIM_CHANNEL_3,InitPwmValue);
 80007b4:	4b9a      	ldr	r3, [pc, #616]	; (8000a20 <main+0x2a8>)
 80007b6:	681b      	ldr	r3, [r3, #0]
 80007b8:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 80007bc:	63da      	str	r2, [r3, #60]	; 0x3c

  HAL_GPIO_WritePin(GPIOA, LD2_Pin, GPIO_PIN_SET);
 80007be:	2201      	movs	r2, #1
 80007c0:	2120      	movs	r1, #32
 80007c2:	4898      	ldr	r0, [pc, #608]	; (8000a24 <main+0x2ac>)
 80007c4:	f001 f9ba 	bl	8001b3c <HAL_GPIO_WritePin>

  /*LOG DROP TEST*/
for(int i=0; i<20; i++)
 80007c8:	2300      	movs	r3, #0
 80007ca:	607b      	str	r3, [r7, #4]
 80007cc:	e089      	b.n	80008e2 <main+0x16a>
{
	  DEBUGL(DL_INFO, "Log Drop testing0 :)  %d" , 5);
 80007ce:	2331      	movs	r3, #49	; 0x31
 80007d0:	061a      	lsls	r2, r3, #24
 80007d2:	2332      	movs	r3, #50	; 0x32
 80007d4:	041b      	lsls	r3, r3, #16
 80007d6:	431a      	orrs	r2, r3
 80007d8:	2333      	movs	r3, #51	; 0x33
 80007da:	021b      	lsls	r3, r3, #8
 80007dc:	4313      	orrs	r3, r2
 80007de:	2234      	movs	r2, #52	; 0x34
 80007e0:	ea43 0102 	orr.w	r1, r3, r2
 80007e4:	2354      	movs	r3, #84	; 0x54
 80007e6:	061a      	lsls	r2, r3, #24
 80007e8:	2345      	movs	r3, #69	; 0x45
 80007ea:	041b      	lsls	r3, r3, #16
 80007ec:	431a      	orrs	r2, r3
 80007ee:	2353      	movs	r3, #83	; 0x53
 80007f0:	021b      	lsls	r3, r3, #8
 80007f2:	4313      	orrs	r3, r2
 80007f4:	2254      	movs	r2, #84	; 0x54
 80007f6:	431a      	orrs	r2, r3
 80007f8:	2305      	movs	r3, #5
 80007fa:	9300      	str	r3, [sp, #0]
 80007fc:	4b8a      	ldr	r3, [pc, #552]	; (8000a28 <main+0x2b0>)
 80007fe:	2004      	movs	r0, #4
 8000800:	f7ff fe50 	bl	80004a4 <DLTuc_LogOutVarArgs>
	  DEBUGL(DL_INFO, "Log Drop testing1 :)  %d" , 5);
 8000804:	2331      	movs	r3, #49	; 0x31
 8000806:	061a      	lsls	r2, r3, #24
 8000808:	2332      	movs	r3, #50	; 0x32
 800080a:	041b      	lsls	r3, r3, #16
 800080c:	431a      	orrs	r2, r3
 800080e:	2333      	movs	r3, #51	; 0x33
 8000810:	021b      	lsls	r3, r3, #8
 8000812:	4313      	orrs	r3, r2
 8000814:	2234      	movs	r2, #52	; 0x34
 8000816:	ea43 0102 	orr.w	r1, r3, r2
 800081a:	2354      	movs	r3, #84	; 0x54
 800081c:	061a      	lsls	r2, r3, #24
 800081e:	2345      	movs	r3, #69	; 0x45
 8000820:	041b      	lsls	r3, r3, #16
 8000822:	431a      	orrs	r2, r3
 8000824:	2353      	movs	r3, #83	; 0x53
 8000826:	021b      	lsls	r3, r3, #8
 8000828:	4313      	orrs	r3, r2
 800082a:	2254      	movs	r2, #84	; 0x54
 800082c:	431a      	orrs	r2, r3
 800082e:	2305      	movs	r3, #5
 8000830:	9300      	str	r3, [sp, #0]
 8000832:	4b7e      	ldr	r3, [pc, #504]	; (8000a2c <main+0x2b4>)
 8000834:	2004      	movs	r0, #4
 8000836:	f7ff fe35 	bl	80004a4 <DLTuc_LogOutVarArgs>
	  DEBUGL(DL_INFO, "Log Drop testing2:)  %d" , 5);
 800083a:	2331      	movs	r3, #49	; 0x31
 800083c:	061a      	lsls	r2, r3, #24
 800083e:	2332      	movs	r3, #50	; 0x32
 8000840:	041b      	lsls	r3, r3, #16
 8000842:	431a      	orrs	r2, r3
 8000844:	2333      	movs	r3, #51	; 0x33
 8000846:	021b      	lsls	r3, r3, #8
 8000848:	4313      	orrs	r3, r2
 800084a:	2234      	movs	r2, #52	; 0x34
 800084c:	ea43 0102 	orr.w	r1, r3, r2
 8000850:	2354      	movs	r3, #84	; 0x54
 8000852:	061a      	lsls	r2, r3, #24
 8000854:	2345      	movs	r3, #69	; 0x45
 8000856:	041b      	lsls	r3, r3, #16
 8000858:	431a      	orrs	r2, r3
 800085a:	2353      	movs	r3, #83	; 0x53
 800085c:	021b      	lsls	r3, r3, #8
 800085e:	4313      	orrs	r3, r2
 8000860:	2254      	movs	r2, #84	; 0x54
 8000862:	431a      	orrs	r2, r3
 8000864:	2305      	movs	r3, #5
 8000866:	9300      	str	r3, [sp, #0]
 8000868:	4b71      	ldr	r3, [pc, #452]	; (8000a30 <main+0x2b8>)
 800086a:	2004      	movs	r0, #4
 800086c:	f7ff fe1a 	bl	80004a4 <DLTuc_LogOutVarArgs>
	  DEBUGL(DL_INFO, "Log Drop testing3 :)  %d" , 5);
 8000870:	2331      	movs	r3, #49	; 0x31
 8000872:	061a      	lsls	r2, r3, #24
 8000874:	2332      	movs	r3, #50	; 0x32
 8000876:	041b      	lsls	r3, r3, #16
 8000878:	431a      	orrs	r2, r3
 800087a:	2333      	movs	r3, #51	; 0x33
 800087c:	021b      	lsls	r3, r3, #8
 800087e:	4313      	orrs	r3, r2
 8000880:	2234      	movs	r2, #52	; 0x34
 8000882:	ea43 0102 	orr.w	r1, r3, r2
 8000886:	2354      	movs	r3, #84	; 0x54
 8000888:	061a      	lsls	r2, r3, #24
 800088a:	2345      	movs	r3, #69	; 0x45
 800088c:	041b      	lsls	r3, r3, #16
 800088e:	431a      	orrs	r2, r3
 8000890:	2353      	movs	r3, #83	; 0x53
 8000892:	021b      	lsls	r3, r3, #8
 8000894:	4313      	orrs	r3, r2
 8000896:	2254      	movs	r2, #84	; 0x54
 8000898:	431a      	orrs	r2, r3
 800089a:	2305      	movs	r3, #5
 800089c:	9300      	str	r3, [sp, #0]
 800089e:	4b65      	ldr	r3, [pc, #404]	; (8000a34 <main+0x2bc>)
 80008a0:	2004      	movs	r0, #4
 80008a2:	f7ff fdff 	bl	80004a4 <DLTuc_LogOutVarArgs>
	  DEBUGL(DL_INFO, "Log Drop testing4 :)  %d" , 5);
 80008a6:	2331      	movs	r3, #49	; 0x31
 80008a8:	061a      	lsls	r2, r3, #24
 80008aa:	2332      	movs	r3, #50	; 0x32
 80008ac:	041b      	lsls	r3, r3, #16
 80008ae:	431a      	orrs	r2, r3
 80008b0:	2333      	movs	r3, #51	; 0x33
 80008b2:	021b      	lsls	r3, r3, #8
 80008b4:	4313      	orrs	r3, r2
 80008b6:	2234      	movs	r2, #52	; 0x34
 80008b8:	ea43 0102 	orr.w	r1, r3, r2
 80008bc:	2354      	movs	r3, #84	; 0x54
 80008be:	061a      	lsls	r2, r3, #24
 80008c0:	2345      	movs	r3, #69	; 0x45
 80008c2:	041b      	lsls	r3, r3, #16
 80008c4:	431a      	orrs	r2, r3
 80008c6:	2353      	movs	r3, #83	; 0x53
 80008c8:	021b      	lsls	r3, r3, #8
 80008ca:	4313      	orrs	r3, r2
 80008cc:	2254      	movs	r2, #84	; 0x54
 80008ce:	431a      	orrs	r2, r3
 80008d0:	2305      	movs	r3, #5
 80008d2:	9300      	str	r3, [sp, #0]
 80008d4:	4b58      	ldr	r3, [pc, #352]	; (8000a38 <main+0x2c0>)
 80008d6:	2004      	movs	r0, #4
 80008d8:	f7ff fde4 	bl	80004a4 <DLTuc_LogOutVarArgs>
for(int i=0; i<20; i++)
 80008dc:	687b      	ldr	r3, [r7, #4]
 80008de:	3301      	adds	r3, #1
 80008e0:	607b      	str	r3, [r7, #4]
 80008e2:	687b      	ldr	r3, [r7, #4]
 80008e4:	2b13      	cmp	r3, #19
 80008e6:	f77f af72 	ble.w	80007ce <main+0x56>
}

  HAL_Delay(50);
 80008ea:	2032      	movs	r0, #50	; 0x32
 80008ec:	f000 fbd2 	bl	8001094 <HAL_Delay>

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
	  DEBUGL(DL_INFO, "Hello DLT Again %d Arg1 %d Arg2 :%d" , 2565, 56,23);
 80008f0:	2331      	movs	r3, #49	; 0x31
 80008f2:	061a      	lsls	r2, r3, #24
 80008f4:	2332      	movs	r3, #50	; 0x32
 80008f6:	041b      	lsls	r3, r3, #16
 80008f8:	431a      	orrs	r2, r3
 80008fa:	2333      	movs	r3, #51	; 0x33
 80008fc:	021b      	lsls	r3, r3, #8
 80008fe:	4313      	orrs	r3, r2
 8000900:	2234      	movs	r2, #52	; 0x34
 8000902:	ea43 0102 	orr.w	r1, r3, r2
 8000906:	2354      	movs	r3, #84	; 0x54
 8000908:	061a      	lsls	r2, r3, #24
 800090a:	2345      	movs	r3, #69	; 0x45
 800090c:	041b      	lsls	r3, r3, #16
 800090e:	431a      	orrs	r2, r3
 8000910:	2353      	movs	r3, #83	; 0x53
 8000912:	021b      	lsls	r3, r3, #8
 8000914:	4313      	orrs	r3, r2
 8000916:	2254      	movs	r2, #84	; 0x54
 8000918:	431a      	orrs	r2, r3
 800091a:	2317      	movs	r3, #23
 800091c:	9302      	str	r3, [sp, #8]
 800091e:	2338      	movs	r3, #56	; 0x38
 8000920:	9301      	str	r3, [sp, #4]
 8000922:	f640 2305 	movw	r3, #2565	; 0xa05
 8000926:	9300      	str	r3, [sp, #0]
 8000928:	4b44      	ldr	r3, [pc, #272]	; (8000a3c <main+0x2c4>)
 800092a:	2004      	movs	r0, #4
 800092c:	f7ff fdba 	bl	80004a4 <DLTuc_LogOutVarArgs>
	  DEBUGFF(DL_INFO, "GENERALLY DLT Again1");
 8000930:	2331      	movs	r3, #49	; 0x31
 8000932:	061a      	lsls	r2, r3, #24
 8000934:	2332      	movs	r3, #50	; 0x32
 8000936:	041b      	lsls	r3, r3, #16
 8000938:	431a      	orrs	r2, r3
 800093a:	2333      	movs	r3, #51	; 0x33
 800093c:	021b      	lsls	r3, r3, #8
 800093e:	4313      	orrs	r3, r2
 8000940:	2234      	movs	r2, #52	; 0x34
 8000942:	ea43 0102 	orr.w	r1, r3, r2
 8000946:	2354      	movs	r3, #84	; 0x54
 8000948:	061a      	lsls	r2, r3, #24
 800094a:	2345      	movs	r3, #69	; 0x45
 800094c:	041b      	lsls	r3, r3, #16
 800094e:	431a      	orrs	r2, r3
 8000950:	2353      	movs	r3, #83	; 0x53
 8000952:	021b      	lsls	r3, r3, #8
 8000954:	4313      	orrs	r3, r2
 8000956:	2254      	movs	r2, #84	; 0x54
 8000958:	431a      	orrs	r2, r3
 800095a:	4b39      	ldr	r3, [pc, #228]	; (8000a40 <main+0x2c8>)
 800095c:	9301      	str	r3, [sp, #4]
 800095e:	4b39      	ldr	r3, [pc, #228]	; (8000a44 <main+0x2cc>)
 8000960:	9300      	str	r3, [sp, #0]
 8000962:	4b39      	ldr	r3, [pc, #228]	; (8000a48 <main+0x2d0>)
 8000964:	2004      	movs	r0, #4
 8000966:	f7ff fd9d 	bl	80004a4 <DLTuc_LogOutVarArgs>
	  DEBUGL(DL_INFO, "AnotherTest DLT Again",0);
 800096a:	2331      	movs	r3, #49	; 0x31
 800096c:	061a      	lsls	r2, r3, #24
 800096e:	2332      	movs	r3, #50	; 0x32
 8000970:	041b      	lsls	r3, r3, #16
 8000972:	431a      	orrs	r2, r3
 8000974:	2333      	movs	r3, #51	; 0x33
 8000976:	021b      	lsls	r3, r3, #8
 8000978:	4313      	orrs	r3, r2
 800097a:	2234      	movs	r2, #52	; 0x34
 800097c:	ea43 0102 	orr.w	r1, r3, r2
 8000980:	2354      	movs	r3, #84	; 0x54
 8000982:	061a      	lsls	r2, r3, #24
 8000984:	2345      	movs	r3, #69	; 0x45
 8000986:	041b      	lsls	r3, r3, #16
 8000988:	431a      	orrs	r2, r3
 800098a:	2353      	movs	r3, #83	; 0x53
 800098c:	021b      	lsls	r3, r3, #8
 800098e:	4313      	orrs	r3, r2
 8000990:	2254      	movs	r2, #84	; 0x54
 8000992:	431a      	orrs	r2, r3
 8000994:	2300      	movs	r3, #0
 8000996:	9300      	str	r3, [sp, #0]
 8000998:	4b2c      	ldr	r3, [pc, #176]	; (8000a4c <main+0x2d4>)
 800099a:	2004      	movs	r0, #4
 800099c:	f7ff fd82 	bl	80004a4 <DLTuc_LogOutVarArgs>
	  DEBUGL(DL_INFO, "AnotherTest2 DLT Again",0);
 80009a0:	2331      	movs	r3, #49	; 0x31
 80009a2:	061a      	lsls	r2, r3, #24
 80009a4:	2332      	movs	r3, #50	; 0x32
 80009a6:	041b      	lsls	r3, r3, #16
 80009a8:	431a      	orrs	r2, r3
 80009aa:	2333      	movs	r3, #51	; 0x33
 80009ac:	021b      	lsls	r3, r3, #8
 80009ae:	4313      	orrs	r3, r2
 80009b0:	2234      	movs	r2, #52	; 0x34
 80009b2:	ea43 0102 	orr.w	r1, r3, r2
 80009b6:	2354      	movs	r3, #84	; 0x54
 80009b8:	061a      	lsls	r2, r3, #24
 80009ba:	2345      	movs	r3, #69	; 0x45
 80009bc:	041b      	lsls	r3, r3, #16
 80009be:	431a      	orrs	r2, r3
 80009c0:	2353      	movs	r3, #83	; 0x53
 80009c2:	021b      	lsls	r3, r3, #8
 80009c4:	4313      	orrs	r3, r2
 80009c6:	2254      	movs	r2, #84	; 0x54
 80009c8:	431a      	orrs	r2, r3
 80009ca:	2300      	movs	r3, #0
 80009cc:	9300      	str	r3, [sp, #0]
 80009ce:	4b20      	ldr	r3, [pc, #128]	; (8000a50 <main+0x2d8>)
 80009d0:	2004      	movs	r0, #4
 80009d2:	f7ff fd67 	bl	80004a4 <DLTuc_LogOutVarArgs>
	  HAL_Delay(1000);
 80009d6:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 80009da:	f000 fb5b 	bl	8001094 <HAL_Delay>
	  DEBUGL(DL_INFO, "Orange is sweet fruit");
 80009de:	2331      	movs	r3, #49	; 0x31
 80009e0:	061a      	lsls	r2, r3, #24
 80009e2:	2332      	movs	r3, #50	; 0x32
 80009e4:	041b      	lsls	r3, r3, #16
 80009e6:	431a      	orrs	r2, r3
 80009e8:	2333      	movs	r3, #51	; 0x33
 80009ea:	021b      	lsls	r3, r3, #8
 80009ec:	4313      	orrs	r3, r2
 80009ee:	2234      	movs	r2, #52	; 0x34
 80009f0:	ea43 0102 	orr.w	r1, r3, r2
 80009f4:	2354      	movs	r3, #84	; 0x54
 80009f6:	061a      	lsls	r2, r3, #24
 80009f8:	2345      	movs	r3, #69	; 0x45
 80009fa:	041b      	lsls	r3, r3, #16
 80009fc:	431a      	orrs	r2, r3
 80009fe:	2353      	movs	r3, #83	; 0x53
 8000a00:	021b      	lsls	r3, r3, #8
 8000a02:	4313      	orrs	r3, r2
 8000a04:	2254      	movs	r2, #84	; 0x54
 8000a06:	431a      	orrs	r2, r3
 8000a08:	4b12      	ldr	r3, [pc, #72]	; (8000a54 <main+0x2dc>)
 8000a0a:	2004      	movs	r0, #4
 8000a0c:	f7ff fd4a 	bl	80004a4 <DLTuc_LogOutVarArgs>
	  HAL_Delay(1000);
 8000a10:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8000a14:	f000 fb3e 	bl	8001094 <HAL_Delay>
	  DEBUGL(DL_INFO, "Hello DLT Again %d Arg1 %d Arg2 :%d" , 2565, 56,23);
 8000a18:	e76a      	b.n	80008f0 <main+0x178>
 8000a1a:	bf00      	nop
 8000a1c:	08000751 	.word	0x08000751
 8000a20:	200010f4 	.word	0x200010f4
 8000a24:	40010800 	.word	0x40010800
 8000a28:	080042ec 	.word	0x080042ec
 8000a2c:	08004308 	.word	0x08004308
 8000a30:	08004324 	.word	0x08004324
 8000a34:	0800433c 	.word	0x0800433c
 8000a38:	08004358 	.word	0x08004358
 8000a3c:	08004374 	.word	0x08004374
 8000a40:	080043c4 	.word	0x080043c4
 8000a44:	08004430 	.word	0x08004430
 8000a48:	08004398 	.word	0x08004398
 8000a4c:	080043d8 	.word	0x080043d8
 8000a50:	080043f0 	.word	0x080043f0
 8000a54:	08004408 	.word	0x08004408

08000a58 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000a58:	b580      	push	{r7, lr}
 8000a5a:	b090      	sub	sp, #64	; 0x40
 8000a5c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000a5e:	f107 0318 	add.w	r3, r7, #24
 8000a62:	2228      	movs	r2, #40	; 0x28
 8000a64:	2100      	movs	r1, #0
 8000a66:	4618      	mov	r0, r3
 8000a68:	f002 ffb2 	bl	80039d0 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000a6c:	1d3b      	adds	r3, r7, #4
 8000a6e:	2200      	movs	r2, #0
 8000a70:	601a      	str	r2, [r3, #0]
 8000a72:	605a      	str	r2, [r3, #4]
 8000a74:	609a      	str	r2, [r3, #8]
 8000a76:	60da      	str	r2, [r3, #12]
 8000a78:	611a      	str	r2, [r3, #16]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000a7a:	2302      	movs	r3, #2
 8000a7c:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000a7e:	2301      	movs	r3, #1
 8000a80:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000a82:	2310      	movs	r3, #16
 8000a84:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000a86:	2302      	movs	r3, #2
 8000a88:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI_DIV2;
 8000a8a:	2300      	movs	r3, #0
 8000a8c:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL16;
 8000a8e:	f44f 1360 	mov.w	r3, #3670016	; 0x380000
 8000a92:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000a94:	f107 0318 	add.w	r3, r7, #24
 8000a98:	4618      	mov	r0, r3
 8000a9a:	f001 f889 	bl	8001bb0 <HAL_RCC_OscConfig>
 8000a9e:	4603      	mov	r3, r0
 8000aa0:	2b00      	cmp	r3, #0
 8000aa2:	d001      	beq.n	8000aa8 <SystemClock_Config+0x50>
  {
    Error_Handler();
 8000aa4:	f000 f819 	bl	8000ada <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000aa8:	230f      	movs	r3, #15
 8000aaa:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000aac:	2302      	movs	r3, #2
 8000aae:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000ab0:	2300      	movs	r3, #0
 8000ab2:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8000ab4:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8000ab8:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000aba:	2300      	movs	r3, #0
 8000abc:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8000abe:	1d3b      	adds	r3, r7, #4
 8000ac0:	2102      	movs	r1, #2
 8000ac2:	4618      	mov	r0, r3
 8000ac4:	f001 faf6 	bl	80020b4 <HAL_RCC_ClockConfig>
 8000ac8:	4603      	mov	r3, r0
 8000aca:	2b00      	cmp	r3, #0
 8000acc:	d001      	beq.n	8000ad2 <SystemClock_Config+0x7a>
  {
    Error_Handler();
 8000ace:	f000 f804 	bl	8000ada <Error_Handler>
  }
}
 8000ad2:	bf00      	nop
 8000ad4:	3740      	adds	r7, #64	; 0x40
 8000ad6:	46bd      	mov	sp, r7
 8000ad8:	bd80      	pop	{r7, pc}

08000ada <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000ada:	b480      	push	{r7}
 8000adc:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000ade:	b672      	cpsid	i
}
 8000ae0:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000ae2:	e7fe      	b.n	8000ae2 <Error_Handler+0x8>

08000ae4 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000ae4:	b480      	push	{r7}
 8000ae6:	b085      	sub	sp, #20
 8000ae8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 8000aea:	4b15      	ldr	r3, [pc, #84]	; (8000b40 <HAL_MspInit+0x5c>)
 8000aec:	699b      	ldr	r3, [r3, #24]
 8000aee:	4a14      	ldr	r2, [pc, #80]	; (8000b40 <HAL_MspInit+0x5c>)
 8000af0:	f043 0301 	orr.w	r3, r3, #1
 8000af4:	6193      	str	r3, [r2, #24]
 8000af6:	4b12      	ldr	r3, [pc, #72]	; (8000b40 <HAL_MspInit+0x5c>)
 8000af8:	699b      	ldr	r3, [r3, #24]
 8000afa:	f003 0301 	and.w	r3, r3, #1
 8000afe:	60bb      	str	r3, [r7, #8]
 8000b00:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000b02:	4b0f      	ldr	r3, [pc, #60]	; (8000b40 <HAL_MspInit+0x5c>)
 8000b04:	69db      	ldr	r3, [r3, #28]
 8000b06:	4a0e      	ldr	r2, [pc, #56]	; (8000b40 <HAL_MspInit+0x5c>)
 8000b08:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000b0c:	61d3      	str	r3, [r2, #28]
 8000b0e:	4b0c      	ldr	r3, [pc, #48]	; (8000b40 <HAL_MspInit+0x5c>)
 8000b10:	69db      	ldr	r3, [r3, #28]
 8000b12:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000b16:	607b      	str	r3, [r7, #4]
 8000b18:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 8000b1a:	4b0a      	ldr	r3, [pc, #40]	; (8000b44 <HAL_MspInit+0x60>)
 8000b1c:	685b      	ldr	r3, [r3, #4]
 8000b1e:	60fb      	str	r3, [r7, #12]
 8000b20:	68fb      	ldr	r3, [r7, #12]
 8000b22:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 8000b26:	60fb      	str	r3, [r7, #12]
 8000b28:	68fb      	ldr	r3, [r7, #12]
 8000b2a:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8000b2e:	60fb      	str	r3, [r7, #12]
 8000b30:	4a04      	ldr	r2, [pc, #16]	; (8000b44 <HAL_MspInit+0x60>)
 8000b32:	68fb      	ldr	r3, [r7, #12]
 8000b34:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000b36:	bf00      	nop
 8000b38:	3714      	adds	r7, #20
 8000b3a:	46bd      	mov	sp, r7
 8000b3c:	bc80      	pop	{r7}
 8000b3e:	4770      	bx	lr
 8000b40:	40021000 	.word	0x40021000
 8000b44:	40010000 	.word	0x40010000

08000b48 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000b48:	b480      	push	{r7}
 8000b4a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8000b4c:	e7fe      	b.n	8000b4c <NMI_Handler+0x4>

08000b4e <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000b4e:	b480      	push	{r7}
 8000b50:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000b52:	e7fe      	b.n	8000b52 <HardFault_Handler+0x4>

08000b54 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000b54:	b480      	push	{r7}
 8000b56:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000b58:	e7fe      	b.n	8000b58 <MemManage_Handler+0x4>

08000b5a <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000b5a:	b480      	push	{r7}
 8000b5c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000b5e:	e7fe      	b.n	8000b5e <BusFault_Handler+0x4>

08000b60 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000b60:	b480      	push	{r7}
 8000b62:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000b64:	e7fe      	b.n	8000b64 <UsageFault_Handler+0x4>

08000b66 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000b66:	b480      	push	{r7}
 8000b68:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000b6a:	bf00      	nop
 8000b6c:	46bd      	mov	sp, r7
 8000b6e:	bc80      	pop	{r7}
 8000b70:	4770      	bx	lr

08000b72 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000b72:	b480      	push	{r7}
 8000b74:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000b76:	bf00      	nop
 8000b78:	46bd      	mov	sp, r7
 8000b7a:	bc80      	pop	{r7}
 8000b7c:	4770      	bx	lr

08000b7e <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000b7e:	b480      	push	{r7}
 8000b80:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000b82:	bf00      	nop
 8000b84:	46bd      	mov	sp, r7
 8000b86:	bc80      	pop	{r7}
 8000b88:	4770      	bx	lr

08000b8a <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000b8a:	b580      	push	{r7, lr}
 8000b8c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000b8e:	f7ff fdbf 	bl	8000710 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000b92:	bf00      	nop
 8000b94:	bd80      	pop	{r7, pc}

08000b96 <EXTI0_IRQHandler>:

/**
  * @brief This function handles EXTI line0 interrupt.
  */
void EXTI0_IRQHandler(void)
{
 8000b96:	b580      	push	{r7, lr}
 8000b98:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI0_IRQn 0 */

  /* USER CODE END EXTI0_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_0);
 8000b9a:	2001      	movs	r0, #1
 8000b9c:	f000 ffe6 	bl	8001b6c <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI0_IRQn 1 */

  /* USER CODE END EXTI0_IRQn 1 */
}
 8000ba0:	bf00      	nop
 8000ba2:	bd80      	pop	{r7, pc}

08000ba4 <EXTI1_IRQHandler>:

/**
  * @brief This function handles EXTI line1 interrupt.
  */
void EXTI1_IRQHandler(void)
{
 8000ba4:	b580      	push	{r7, lr}
 8000ba6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI1_IRQn 0 */

  /* USER CODE END EXTI1_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_1);
 8000ba8:	2002      	movs	r0, #2
 8000baa:	f000 ffdf 	bl	8001b6c <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI1_IRQn 1 */

  /* USER CODE END EXTI1_IRQn 1 */
}
 8000bae:	bf00      	nop
 8000bb0:	bd80      	pop	{r7, pc}
	...

08000bb4 <DMA1_Channel6_IRQHandler>:

/**
  * @brief This function handles DMA1 channel6 global interrupt.
  */
void DMA1_Channel6_IRQHandler(void)
{
 8000bb4:	b580      	push	{r7, lr}
 8000bb6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel6_IRQn 0 */

  /* USER CODE END DMA1_Channel6_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart2_rx);
 8000bb8:	4802      	ldr	r0, [pc, #8]	; (8000bc4 <DMA1_Channel6_IRQHandler+0x10>)
 8000bba:	f000 fd07 	bl	80015cc <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel6_IRQn 1 */

  /* USER CODE END DMA1_Channel6_IRQn 1 */
}
 8000bbe:	bf00      	nop
 8000bc0:	bd80      	pop	{r7, pc}
 8000bc2:	bf00      	nop
 8000bc4:	200011c4 	.word	0x200011c4

08000bc8 <DMA1_Channel7_IRQHandler>:

/**
  * @brief This function handles DMA1 channel7 global interrupt.
  */
void DMA1_Channel7_IRQHandler(void)
{
 8000bc8:	b580      	push	{r7, lr}
 8000bca:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel7_IRQn 0 */

  /* USER CODE END DMA1_Channel7_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart2_tx);
 8000bcc:	4802      	ldr	r0, [pc, #8]	; (8000bd8 <DMA1_Channel7_IRQHandler+0x10>)
 8000bce:	f000 fcfd 	bl	80015cc <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel7_IRQn 1 */

  /* USER CODE END DMA1_Channel7_IRQn 1 */
}
 8000bd2:	bf00      	nop
 8000bd4:	bd80      	pop	{r7, pc}
 8000bd6:	bf00      	nop
 8000bd8:	20001180 	.word	0x20001180

08000bdc <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 8000bdc:	b580      	push	{r7, lr}
 8000bde:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 8000be0:	4802      	ldr	r0, [pc, #8]	; (8000bec <USART2_IRQHandler+0x10>)
 8000be2:	f002 fa87 	bl	80030f4 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 8000be6:	bf00      	nop
 8000be8:	bd80      	pop	{r7, pc}
 8000bea:	bf00      	nop
 8000bec:	2000113c 	.word	0x2000113c

08000bf0 <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 8000bf0:	b580      	push	{r7, lr}
 8000bf2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(B1_Pin);
 8000bf4:	f44f 5000 	mov.w	r0, #8192	; 0x2000
 8000bf8:	f000 ffb8 	bl	8001b6c <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 8000bfc:	bf00      	nop
 8000bfe:	bd80      	pop	{r7, pc}

08000c00 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8000c00:	b580      	push	{r7, lr}
 8000c02:	b086      	sub	sp, #24
 8000c04:	af00      	add	r7, sp, #0
 8000c06:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8000c08:	4a14      	ldr	r2, [pc, #80]	; (8000c5c <_sbrk+0x5c>)
 8000c0a:	4b15      	ldr	r3, [pc, #84]	; (8000c60 <_sbrk+0x60>)
 8000c0c:	1ad3      	subs	r3, r2, r3
 8000c0e:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8000c10:	697b      	ldr	r3, [r7, #20]
 8000c12:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8000c14:	4b13      	ldr	r3, [pc, #76]	; (8000c64 <_sbrk+0x64>)
 8000c16:	681b      	ldr	r3, [r3, #0]
 8000c18:	2b00      	cmp	r3, #0
 8000c1a:	d102      	bne.n	8000c22 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8000c1c:	4b11      	ldr	r3, [pc, #68]	; (8000c64 <_sbrk+0x64>)
 8000c1e:	4a12      	ldr	r2, [pc, #72]	; (8000c68 <_sbrk+0x68>)
 8000c20:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8000c22:	4b10      	ldr	r3, [pc, #64]	; (8000c64 <_sbrk+0x64>)
 8000c24:	681a      	ldr	r2, [r3, #0]
 8000c26:	687b      	ldr	r3, [r7, #4]
 8000c28:	4413      	add	r3, r2
 8000c2a:	693a      	ldr	r2, [r7, #16]
 8000c2c:	429a      	cmp	r2, r3
 8000c2e:	d207      	bcs.n	8000c40 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8000c30:	f002 fea4 	bl	800397c <__errno>
 8000c34:	4603      	mov	r3, r0
 8000c36:	220c      	movs	r2, #12
 8000c38:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8000c3a:	f04f 33ff 	mov.w	r3, #4294967295
 8000c3e:	e009      	b.n	8000c54 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8000c40:	4b08      	ldr	r3, [pc, #32]	; (8000c64 <_sbrk+0x64>)
 8000c42:	681b      	ldr	r3, [r3, #0]
 8000c44:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8000c46:	4b07      	ldr	r3, [pc, #28]	; (8000c64 <_sbrk+0x64>)
 8000c48:	681a      	ldr	r2, [r3, #0]
 8000c4a:	687b      	ldr	r3, [r7, #4]
 8000c4c:	4413      	add	r3, r2
 8000c4e:	4a05      	ldr	r2, [pc, #20]	; (8000c64 <_sbrk+0x64>)
 8000c50:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8000c52:	68fb      	ldr	r3, [r7, #12]
}
 8000c54:	4618      	mov	r0, r3
 8000c56:	3718      	adds	r7, #24
 8000c58:	46bd      	mov	sp, r7
 8000c5a:	bd80      	pop	{r7, pc}
 8000c5c:	20005000 	.word	0x20005000
 8000c60:	00000400 	.word	0x00000400
 8000c64:	200010f0 	.word	0x200010f0
 8000c68:	20001220 	.word	0x20001220

08000c6c <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8000c6c:	b480      	push	{r7}
 8000c6e:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000c70:	bf00      	nop
 8000c72:	46bd      	mov	sp, r7
 8000c74:	bc80      	pop	{r7}
 8000c76:	4770      	bx	lr

08000c78 <MX_TIM4_Init>:

TIM_HandleTypeDef htim4;

/* TIM4 init function */
void MX_TIM4_Init(void)
{
 8000c78:	b580      	push	{r7, lr}
 8000c7a:	b08e      	sub	sp, #56	; 0x38
 8000c7c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8000c7e:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8000c82:	2200      	movs	r2, #0
 8000c84:	601a      	str	r2, [r3, #0]
 8000c86:	605a      	str	r2, [r3, #4]
 8000c88:	609a      	str	r2, [r3, #8]
 8000c8a:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000c8c:	f107 0320 	add.w	r3, r7, #32
 8000c90:	2200      	movs	r2, #0
 8000c92:	601a      	str	r2, [r3, #0]
 8000c94:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8000c96:	1d3b      	adds	r3, r7, #4
 8000c98:	2200      	movs	r2, #0
 8000c9a:	601a      	str	r2, [r3, #0]
 8000c9c:	605a      	str	r2, [r3, #4]
 8000c9e:	609a      	str	r2, [r3, #8]
 8000ca0:	60da      	str	r2, [r3, #12]
 8000ca2:	611a      	str	r2, [r3, #16]
 8000ca4:	615a      	str	r2, [r3, #20]
 8000ca6:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
 8000ca8:	4b32      	ldr	r3, [pc, #200]	; (8000d74 <MX_TIM4_Init+0xfc>)
 8000caa:	4a33      	ldr	r2, [pc, #204]	; (8000d78 <MX_TIM4_Init+0x100>)
 8000cac:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 63;
 8000cae:	4b31      	ldr	r3, [pc, #196]	; (8000d74 <MX_TIM4_Init+0xfc>)
 8000cb0:	223f      	movs	r2, #63	; 0x3f
 8000cb2:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000cb4:	4b2f      	ldr	r3, [pc, #188]	; (8000d74 <MX_TIM4_Init+0xfc>)
 8000cb6:	2200      	movs	r2, #0
 8000cb8:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 1000;
 8000cba:	4b2e      	ldr	r3, [pc, #184]	; (8000d74 <MX_TIM4_Init+0xfc>)
 8000cbc:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8000cc0:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000cc2:	4b2c      	ldr	r3, [pc, #176]	; (8000d74 <MX_TIM4_Init+0xfc>)
 8000cc4:	2200      	movs	r2, #0
 8000cc6:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8000cc8:	4b2a      	ldr	r3, [pc, #168]	; (8000d74 <MX_TIM4_Init+0xfc>)
 8000cca:	2280      	movs	r2, #128	; 0x80
 8000ccc:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim4) != HAL_OK)
 8000cce:	4829      	ldr	r0, [pc, #164]	; (8000d74 <MX_TIM4_Init+0xfc>)
 8000cd0:	f001 fb88 	bl	80023e4 <HAL_TIM_Base_Init>
 8000cd4:	4603      	mov	r3, r0
 8000cd6:	2b00      	cmp	r3, #0
 8000cd8:	d001      	beq.n	8000cde <MX_TIM4_Init+0x66>
  {
    Error_Handler();
 8000cda:	f7ff fefe 	bl	8000ada <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8000cde:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8000ce2:	62bb      	str	r3, [r7, #40]	; 0x28
  if (HAL_TIM_ConfigClockSource(&htim4, &sClockSourceConfig) != HAL_OK)
 8000ce4:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8000ce8:	4619      	mov	r1, r3
 8000cea:	4822      	ldr	r0, [pc, #136]	; (8000d74 <MX_TIM4_Init+0xfc>)
 8000cec:	f001 fd82 	bl	80027f4 <HAL_TIM_ConfigClockSource>
 8000cf0:	4603      	mov	r3, r0
 8000cf2:	2b00      	cmp	r3, #0
 8000cf4:	d001      	beq.n	8000cfa <MX_TIM4_Init+0x82>
  {
    Error_Handler();
 8000cf6:	f7ff fef0 	bl	8000ada <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim4) != HAL_OK)
 8000cfa:	481e      	ldr	r0, [pc, #120]	; (8000d74 <MX_TIM4_Init+0xfc>)
 8000cfc:	f001 fbc1 	bl	8002482 <HAL_TIM_PWM_Init>
 8000d00:	4603      	mov	r3, r0
 8000d02:	2b00      	cmp	r3, #0
 8000d04:	d001      	beq.n	8000d0a <MX_TIM4_Init+0x92>
  {
    Error_Handler();
 8000d06:	f7ff fee8 	bl	8000ada <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000d0a:	2300      	movs	r3, #0
 8000d0c:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000d0e:	2300      	movs	r3, #0
 8000d10:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 8000d12:	f107 0320 	add.w	r3, r7, #32
 8000d16:	4619      	mov	r1, r3
 8000d18:	4816      	ldr	r0, [pc, #88]	; (8000d74 <MX_TIM4_Init+0xfc>)
 8000d1a:	f002 f8d3 	bl	8002ec4 <HAL_TIMEx_MasterConfigSynchronization>
 8000d1e:	4603      	mov	r3, r0
 8000d20:	2b00      	cmp	r3, #0
 8000d22:	d001      	beq.n	8000d28 <MX_TIM4_Init+0xb0>
  {
    Error_Handler();
 8000d24:	f7ff fed9 	bl	8000ada <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8000d28:	2360      	movs	r3, #96	; 0x60
 8000d2a:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 8000d2c:	2300      	movs	r3, #0
 8000d2e:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8000d30:	2300      	movs	r3, #0
 8000d32:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8000d34:	2300      	movs	r3, #0
 8000d36:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8000d38:	1d3b      	adds	r3, r7, #4
 8000d3a:	2200      	movs	r2, #0
 8000d3c:	4619      	mov	r1, r3
 8000d3e:	480d      	ldr	r0, [pc, #52]	; (8000d74 <MX_TIM4_Init+0xfc>)
 8000d40:	f001 fc9a 	bl	8002678 <HAL_TIM_PWM_ConfigChannel>
 8000d44:	4603      	mov	r3, r0
 8000d46:	2b00      	cmp	r3, #0
 8000d48:	d001      	beq.n	8000d4e <MX_TIM4_Init+0xd6>
  {
    Error_Handler();
 8000d4a:	f7ff fec6 	bl	8000ada <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 8000d4e:	1d3b      	adds	r3, r7, #4
 8000d50:	2208      	movs	r2, #8
 8000d52:	4619      	mov	r1, r3
 8000d54:	4807      	ldr	r0, [pc, #28]	; (8000d74 <MX_TIM4_Init+0xfc>)
 8000d56:	f001 fc8f 	bl	8002678 <HAL_TIM_PWM_ConfigChannel>
 8000d5a:	4603      	mov	r3, r0
 8000d5c:	2b00      	cmp	r3, #0
 8000d5e:	d001      	beq.n	8000d64 <MX_TIM4_Init+0xec>
  {
    Error_Handler();
 8000d60:	f7ff febb 	bl	8000ada <Error_Handler>
  }
  /* USER CODE BEGIN TIM4_Init 2 */

  /* USER CODE END TIM4_Init 2 */
  HAL_TIM_MspPostInit(&htim4);
 8000d64:	4803      	ldr	r0, [pc, #12]	; (8000d74 <MX_TIM4_Init+0xfc>)
 8000d66:	f000 f827 	bl	8000db8 <HAL_TIM_MspPostInit>

}
 8000d6a:	bf00      	nop
 8000d6c:	3738      	adds	r7, #56	; 0x38
 8000d6e:	46bd      	mov	sp, r7
 8000d70:	bd80      	pop	{r7, pc}
 8000d72:	bf00      	nop
 8000d74:	200010f4 	.word	0x200010f4
 8000d78:	40000800 	.word	0x40000800

08000d7c <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 8000d7c:	b480      	push	{r7}
 8000d7e:	b085      	sub	sp, #20
 8000d80:	af00      	add	r7, sp, #0
 8000d82:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM4)
 8000d84:	687b      	ldr	r3, [r7, #4]
 8000d86:	681b      	ldr	r3, [r3, #0]
 8000d88:	4a09      	ldr	r2, [pc, #36]	; (8000db0 <HAL_TIM_Base_MspInit+0x34>)
 8000d8a:	4293      	cmp	r3, r2
 8000d8c:	d10b      	bne.n	8000da6 <HAL_TIM_Base_MspInit+0x2a>
  {
  /* USER CODE BEGIN TIM4_MspInit 0 */

  /* USER CODE END TIM4_MspInit 0 */
    /* TIM4 clock enable */
    __HAL_RCC_TIM4_CLK_ENABLE();
 8000d8e:	4b09      	ldr	r3, [pc, #36]	; (8000db4 <HAL_TIM_Base_MspInit+0x38>)
 8000d90:	69db      	ldr	r3, [r3, #28]
 8000d92:	4a08      	ldr	r2, [pc, #32]	; (8000db4 <HAL_TIM_Base_MspInit+0x38>)
 8000d94:	f043 0304 	orr.w	r3, r3, #4
 8000d98:	61d3      	str	r3, [r2, #28]
 8000d9a:	4b06      	ldr	r3, [pc, #24]	; (8000db4 <HAL_TIM_Base_MspInit+0x38>)
 8000d9c:	69db      	ldr	r3, [r3, #28]
 8000d9e:	f003 0304 	and.w	r3, r3, #4
 8000da2:	60fb      	str	r3, [r7, #12]
 8000da4:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM4_MspInit 1 */

  /* USER CODE END TIM4_MspInit 1 */
  }
}
 8000da6:	bf00      	nop
 8000da8:	3714      	adds	r7, #20
 8000daa:	46bd      	mov	sp, r7
 8000dac:	bc80      	pop	{r7}
 8000dae:	4770      	bx	lr
 8000db0:	40000800 	.word	0x40000800
 8000db4:	40021000 	.word	0x40021000

08000db8 <HAL_TIM_MspPostInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
{
 8000db8:	b580      	push	{r7, lr}
 8000dba:	b088      	sub	sp, #32
 8000dbc:	af00      	add	r7, sp, #0
 8000dbe:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000dc0:	f107 0310 	add.w	r3, r7, #16
 8000dc4:	2200      	movs	r2, #0
 8000dc6:	601a      	str	r2, [r3, #0]
 8000dc8:	605a      	str	r2, [r3, #4]
 8000dca:	609a      	str	r2, [r3, #8]
 8000dcc:	60da      	str	r2, [r3, #12]
  if(timHandle->Instance==TIM4)
 8000dce:	687b      	ldr	r3, [r7, #4]
 8000dd0:	681b      	ldr	r3, [r3, #0]
 8000dd2:	4a10      	ldr	r2, [pc, #64]	; (8000e14 <HAL_TIM_MspPostInit+0x5c>)
 8000dd4:	4293      	cmp	r3, r2
 8000dd6:	d118      	bne.n	8000e0a <HAL_TIM_MspPostInit+0x52>
  {
  /* USER CODE BEGIN TIM4_MspPostInit 0 */

  /* USER CODE END TIM4_MspPostInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000dd8:	4b0f      	ldr	r3, [pc, #60]	; (8000e18 <HAL_TIM_MspPostInit+0x60>)
 8000dda:	699b      	ldr	r3, [r3, #24]
 8000ddc:	4a0e      	ldr	r2, [pc, #56]	; (8000e18 <HAL_TIM_MspPostInit+0x60>)
 8000dde:	f043 0308 	orr.w	r3, r3, #8
 8000de2:	6193      	str	r3, [r2, #24]
 8000de4:	4b0c      	ldr	r3, [pc, #48]	; (8000e18 <HAL_TIM_MspPostInit+0x60>)
 8000de6:	699b      	ldr	r3, [r3, #24]
 8000de8:	f003 0308 	and.w	r3, r3, #8
 8000dec:	60fb      	str	r3, [r7, #12]
 8000dee:	68fb      	ldr	r3, [r7, #12]
    /**TIM4 GPIO Configuration
    PB6     ------> TIM4_CH1
    PB8     ------> TIM4_CH3
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_8;
 8000df0:	f44f 73a0 	mov.w	r3, #320	; 0x140
 8000df4:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000df6:	2302      	movs	r3, #2
 8000df8:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000dfa:	2302      	movs	r3, #2
 8000dfc:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000dfe:	f107 0310 	add.w	r3, r7, #16
 8000e02:	4619      	mov	r1, r3
 8000e04:	4805      	ldr	r0, [pc, #20]	; (8000e1c <HAL_TIM_MspPostInit+0x64>)
 8000e06:	f000 fd15 	bl	8001834 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM4_MspPostInit 1 */

  /* USER CODE END TIM4_MspPostInit 1 */
  }

}
 8000e0a:	bf00      	nop
 8000e0c:	3720      	adds	r7, #32
 8000e0e:	46bd      	mov	sp, r7
 8000e10:	bd80      	pop	{r7, pc}
 8000e12:	bf00      	nop
 8000e14:	40000800 	.word	0x40000800
 8000e18:	40021000 	.word	0x40021000
 8000e1c:	40010c00 	.word	0x40010c00

08000e20 <MX_USART2_UART_Init>:
DMA_HandleTypeDef hdma_usart2_rx;

/* USART2 init function */

void MX_USART2_UART_Init(void)
{
 8000e20:	b580      	push	{r7, lr}
 8000e22:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8000e24:	4b11      	ldr	r3, [pc, #68]	; (8000e6c <MX_USART2_UART_Init+0x4c>)
 8000e26:	4a12      	ldr	r2, [pc, #72]	; (8000e70 <MX_USART2_UART_Init+0x50>)
 8000e28:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8000e2a:	4b10      	ldr	r3, [pc, #64]	; (8000e6c <MX_USART2_UART_Init+0x4c>)
 8000e2c:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8000e30:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8000e32:	4b0e      	ldr	r3, [pc, #56]	; (8000e6c <MX_USART2_UART_Init+0x4c>)
 8000e34:	2200      	movs	r2, #0
 8000e36:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8000e38:	4b0c      	ldr	r3, [pc, #48]	; (8000e6c <MX_USART2_UART_Init+0x4c>)
 8000e3a:	2200      	movs	r2, #0
 8000e3c:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8000e3e:	4b0b      	ldr	r3, [pc, #44]	; (8000e6c <MX_USART2_UART_Init+0x4c>)
 8000e40:	2200      	movs	r2, #0
 8000e42:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8000e44:	4b09      	ldr	r3, [pc, #36]	; (8000e6c <MX_USART2_UART_Init+0x4c>)
 8000e46:	220c      	movs	r2, #12
 8000e48:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000e4a:	4b08      	ldr	r3, [pc, #32]	; (8000e6c <MX_USART2_UART_Init+0x4c>)
 8000e4c:	2200      	movs	r2, #0
 8000e4e:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8000e50:	4b06      	ldr	r3, [pc, #24]	; (8000e6c <MX_USART2_UART_Init+0x4c>)
 8000e52:	2200      	movs	r2, #0
 8000e54:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8000e56:	4805      	ldr	r0, [pc, #20]	; (8000e6c <MX_USART2_UART_Init+0x4c>)
 8000e58:	f002 f892 	bl	8002f80 <HAL_UART_Init>
 8000e5c:	4603      	mov	r3, r0
 8000e5e:	2b00      	cmp	r3, #0
 8000e60:	d001      	beq.n	8000e66 <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 8000e62:	f7ff fe3a 	bl	8000ada <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8000e66:	bf00      	nop
 8000e68:	bd80      	pop	{r7, pc}
 8000e6a:	bf00      	nop
 8000e6c:	2000113c 	.word	0x2000113c
 8000e70:	40004400 	.word	0x40004400

08000e74 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8000e74:	b580      	push	{r7, lr}
 8000e76:	b088      	sub	sp, #32
 8000e78:	af00      	add	r7, sp, #0
 8000e7a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000e7c:	f107 0310 	add.w	r3, r7, #16
 8000e80:	2200      	movs	r2, #0
 8000e82:	601a      	str	r2, [r3, #0]
 8000e84:	605a      	str	r2, [r3, #4]
 8000e86:	609a      	str	r2, [r3, #8]
 8000e88:	60da      	str	r2, [r3, #12]
  if(uartHandle->Instance==USART2)
 8000e8a:	687b      	ldr	r3, [r7, #4]
 8000e8c:	681b      	ldr	r3, [r3, #0]
 8000e8e:	4a3f      	ldr	r2, [pc, #252]	; (8000f8c <HAL_UART_MspInit+0x118>)
 8000e90:	4293      	cmp	r3, r2
 8000e92:	d177      	bne.n	8000f84 <HAL_UART_MspInit+0x110>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* USART2 clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8000e94:	4b3e      	ldr	r3, [pc, #248]	; (8000f90 <HAL_UART_MspInit+0x11c>)
 8000e96:	69db      	ldr	r3, [r3, #28]
 8000e98:	4a3d      	ldr	r2, [pc, #244]	; (8000f90 <HAL_UART_MspInit+0x11c>)
 8000e9a:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000e9e:	61d3      	str	r3, [r2, #28]
 8000ea0:	4b3b      	ldr	r3, [pc, #236]	; (8000f90 <HAL_UART_MspInit+0x11c>)
 8000ea2:	69db      	ldr	r3, [r3, #28]
 8000ea4:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000ea8:	60fb      	str	r3, [r7, #12]
 8000eaa:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000eac:	4b38      	ldr	r3, [pc, #224]	; (8000f90 <HAL_UART_MspInit+0x11c>)
 8000eae:	699b      	ldr	r3, [r3, #24]
 8000eb0:	4a37      	ldr	r2, [pc, #220]	; (8000f90 <HAL_UART_MspInit+0x11c>)
 8000eb2:	f043 0304 	orr.w	r3, r3, #4
 8000eb6:	6193      	str	r3, [r2, #24]
 8000eb8:	4b35      	ldr	r3, [pc, #212]	; (8000f90 <HAL_UART_MspInit+0x11c>)
 8000eba:	699b      	ldr	r3, [r3, #24]
 8000ebc:	f003 0304 	and.w	r3, r3, #4
 8000ec0:	60bb      	str	r3, [r7, #8]
 8000ec2:	68bb      	ldr	r3, [r7, #8]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 8000ec4:	230c      	movs	r3, #12
 8000ec6:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000ec8:	2302      	movs	r3, #2
 8000eca:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000ecc:	2302      	movs	r3, #2
 8000ece:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000ed0:	f107 0310 	add.w	r3, r7, #16
 8000ed4:	4619      	mov	r1, r3
 8000ed6:	482f      	ldr	r0, [pc, #188]	; (8000f94 <HAL_UART_MspInit+0x120>)
 8000ed8:	f000 fcac 	bl	8001834 <HAL_GPIO_Init>

    /* USART2 DMA Init */
    /* USART2_TX Init */
    hdma_usart2_tx.Instance = DMA1_Channel7;
 8000edc:	4b2e      	ldr	r3, [pc, #184]	; (8000f98 <HAL_UART_MspInit+0x124>)
 8000ede:	4a2f      	ldr	r2, [pc, #188]	; (8000f9c <HAL_UART_MspInit+0x128>)
 8000ee0:	601a      	str	r2, [r3, #0]
    hdma_usart2_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8000ee2:	4b2d      	ldr	r3, [pc, #180]	; (8000f98 <HAL_UART_MspInit+0x124>)
 8000ee4:	2210      	movs	r2, #16
 8000ee6:	605a      	str	r2, [r3, #4]
    hdma_usart2_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8000ee8:	4b2b      	ldr	r3, [pc, #172]	; (8000f98 <HAL_UART_MspInit+0x124>)
 8000eea:	2200      	movs	r2, #0
 8000eec:	609a      	str	r2, [r3, #8]
    hdma_usart2_tx.Init.MemInc = DMA_MINC_ENABLE;
 8000eee:	4b2a      	ldr	r3, [pc, #168]	; (8000f98 <HAL_UART_MspInit+0x124>)
 8000ef0:	2280      	movs	r2, #128	; 0x80
 8000ef2:	60da      	str	r2, [r3, #12]
    hdma_usart2_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8000ef4:	4b28      	ldr	r3, [pc, #160]	; (8000f98 <HAL_UART_MspInit+0x124>)
 8000ef6:	2200      	movs	r2, #0
 8000ef8:	611a      	str	r2, [r3, #16]
    hdma_usart2_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8000efa:	4b27      	ldr	r3, [pc, #156]	; (8000f98 <HAL_UART_MspInit+0x124>)
 8000efc:	2200      	movs	r2, #0
 8000efe:	615a      	str	r2, [r3, #20]
    hdma_usart2_tx.Init.Mode = DMA_NORMAL;
 8000f00:	4b25      	ldr	r3, [pc, #148]	; (8000f98 <HAL_UART_MspInit+0x124>)
 8000f02:	2200      	movs	r2, #0
 8000f04:	619a      	str	r2, [r3, #24]
    hdma_usart2_tx.Init.Priority = DMA_PRIORITY_LOW;
 8000f06:	4b24      	ldr	r3, [pc, #144]	; (8000f98 <HAL_UART_MspInit+0x124>)
 8000f08:	2200      	movs	r2, #0
 8000f0a:	61da      	str	r2, [r3, #28]
    if (HAL_DMA_Init(&hdma_usart2_tx) != HAL_OK)
 8000f0c:	4822      	ldr	r0, [pc, #136]	; (8000f98 <HAL_UART_MspInit+0x124>)
 8000f0e:	f000 f9f3 	bl	80012f8 <HAL_DMA_Init>
 8000f12:	4603      	mov	r3, r0
 8000f14:	2b00      	cmp	r3, #0
 8000f16:	d001      	beq.n	8000f1c <HAL_UART_MspInit+0xa8>
    {
      Error_Handler();
 8000f18:	f7ff fddf 	bl	8000ada <Error_Handler>
    }

    __HAL_LINKDMA(uartHandle,hdmatx,hdma_usart2_tx);
 8000f1c:	687b      	ldr	r3, [r7, #4]
 8000f1e:	4a1e      	ldr	r2, [pc, #120]	; (8000f98 <HAL_UART_MspInit+0x124>)
 8000f20:	635a      	str	r2, [r3, #52]	; 0x34
 8000f22:	4a1d      	ldr	r2, [pc, #116]	; (8000f98 <HAL_UART_MspInit+0x124>)
 8000f24:	687b      	ldr	r3, [r7, #4]
 8000f26:	6253      	str	r3, [r2, #36]	; 0x24

    /* USART2_RX Init */
    hdma_usart2_rx.Instance = DMA1_Channel6;
 8000f28:	4b1d      	ldr	r3, [pc, #116]	; (8000fa0 <HAL_UART_MspInit+0x12c>)
 8000f2a:	4a1e      	ldr	r2, [pc, #120]	; (8000fa4 <HAL_UART_MspInit+0x130>)
 8000f2c:	601a      	str	r2, [r3, #0]
    hdma_usart2_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8000f2e:	4b1c      	ldr	r3, [pc, #112]	; (8000fa0 <HAL_UART_MspInit+0x12c>)
 8000f30:	2200      	movs	r2, #0
 8000f32:	605a      	str	r2, [r3, #4]
    hdma_usart2_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8000f34:	4b1a      	ldr	r3, [pc, #104]	; (8000fa0 <HAL_UART_MspInit+0x12c>)
 8000f36:	2200      	movs	r2, #0
 8000f38:	609a      	str	r2, [r3, #8]
    hdma_usart2_rx.Init.MemInc = DMA_MINC_ENABLE;
 8000f3a:	4b19      	ldr	r3, [pc, #100]	; (8000fa0 <HAL_UART_MspInit+0x12c>)
 8000f3c:	2280      	movs	r2, #128	; 0x80
 8000f3e:	60da      	str	r2, [r3, #12]
    hdma_usart2_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8000f40:	4b17      	ldr	r3, [pc, #92]	; (8000fa0 <HAL_UART_MspInit+0x12c>)
 8000f42:	2200      	movs	r2, #0
 8000f44:	611a      	str	r2, [r3, #16]
    hdma_usart2_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8000f46:	4b16      	ldr	r3, [pc, #88]	; (8000fa0 <HAL_UART_MspInit+0x12c>)
 8000f48:	2200      	movs	r2, #0
 8000f4a:	615a      	str	r2, [r3, #20]
    hdma_usart2_rx.Init.Mode = DMA_NORMAL;
 8000f4c:	4b14      	ldr	r3, [pc, #80]	; (8000fa0 <HAL_UART_MspInit+0x12c>)
 8000f4e:	2200      	movs	r2, #0
 8000f50:	619a      	str	r2, [r3, #24]
    hdma_usart2_rx.Init.Priority = DMA_PRIORITY_LOW;
 8000f52:	4b13      	ldr	r3, [pc, #76]	; (8000fa0 <HAL_UART_MspInit+0x12c>)
 8000f54:	2200      	movs	r2, #0
 8000f56:	61da      	str	r2, [r3, #28]
    if (HAL_DMA_Init(&hdma_usart2_rx) != HAL_OK)
 8000f58:	4811      	ldr	r0, [pc, #68]	; (8000fa0 <HAL_UART_MspInit+0x12c>)
 8000f5a:	f000 f9cd 	bl	80012f8 <HAL_DMA_Init>
 8000f5e:	4603      	mov	r3, r0
 8000f60:	2b00      	cmp	r3, #0
 8000f62:	d001      	beq.n	8000f68 <HAL_UART_MspInit+0xf4>
    {
      Error_Handler();
 8000f64:	f7ff fdb9 	bl	8000ada <Error_Handler>
    }

    __HAL_LINKDMA(uartHandle,hdmarx,hdma_usart2_rx);
 8000f68:	687b      	ldr	r3, [r7, #4]
 8000f6a:	4a0d      	ldr	r2, [pc, #52]	; (8000fa0 <HAL_UART_MspInit+0x12c>)
 8000f6c:	639a      	str	r2, [r3, #56]	; 0x38
 8000f6e:	4a0c      	ldr	r2, [pc, #48]	; (8000fa0 <HAL_UART_MspInit+0x12c>)
 8000f70:	687b      	ldr	r3, [r7, #4]
 8000f72:	6253      	str	r3, [r2, #36]	; 0x24

    /* USART2 interrupt Init */
    HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 8000f74:	2200      	movs	r2, #0
 8000f76:	2100      	movs	r1, #0
 8000f78:	2026      	movs	r0, #38	; 0x26
 8000f7a:	f000 f986 	bl	800128a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 8000f7e:	2026      	movs	r0, #38	; 0x26
 8000f80:	f000 f99f 	bl	80012c2 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }
}
 8000f84:	bf00      	nop
 8000f86:	3720      	adds	r7, #32
 8000f88:	46bd      	mov	sp, r7
 8000f8a:	bd80      	pop	{r7, pc}
 8000f8c:	40004400 	.word	0x40004400
 8000f90:	40021000 	.word	0x40021000
 8000f94:	40010800 	.word	0x40010800
 8000f98:	20001180 	.word	0x20001180
 8000f9c:	40020080 	.word	0x40020080
 8000fa0:	200011c4 	.word	0x200011c4
 8000fa4:	4002006c 	.word	0x4002006c

08000fa8 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000fa8:	480c      	ldr	r0, [pc, #48]	; (8000fdc <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8000faa:	490d      	ldr	r1, [pc, #52]	; (8000fe0 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8000fac:	4a0d      	ldr	r2, [pc, #52]	; (8000fe4 <LoopFillZerobss+0x1a>)
  movs r3, #0
 8000fae:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000fb0:	e002      	b.n	8000fb8 <LoopCopyDataInit>

08000fb2 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000fb2:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000fb4:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000fb6:	3304      	adds	r3, #4

08000fb8 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000fb8:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000fba:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000fbc:	d3f9      	bcc.n	8000fb2 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000fbe:	4a0a      	ldr	r2, [pc, #40]	; (8000fe8 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8000fc0:	4c0a      	ldr	r4, [pc, #40]	; (8000fec <LoopFillZerobss+0x22>)
  movs r3, #0
 8000fc2:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000fc4:	e001      	b.n	8000fca <LoopFillZerobss>

08000fc6 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000fc6:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000fc8:	3204      	adds	r2, #4

08000fca <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000fca:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000fcc:	d3fb      	bcc.n	8000fc6 <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 8000fce:	f7ff fe4d 	bl	8000c6c <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8000fd2:	f002 fcd9 	bl	8003988 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8000fd6:	f7ff fbcf 	bl	8000778 <main>
  bx lr
 8000fda:	4770      	bx	lr
  ldr r0, =_sdata
 8000fdc:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000fe0:	20000084 	.word	0x20000084
  ldr r2, =_sidata
 8000fe4:	0800448c 	.word	0x0800448c
  ldr r2, =_sbss
 8000fe8:	20000084 	.word	0x20000084
  ldr r4, =_ebss
 8000fec:	2000121c 	.word	0x2000121c

08000ff0 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8000ff0:	e7fe      	b.n	8000ff0 <ADC1_2_IRQHandler>
	...

08000ff4 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000ff4:	b580      	push	{r7, lr}
 8000ff6:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000ff8:	4b08      	ldr	r3, [pc, #32]	; (800101c <HAL_Init+0x28>)
 8000ffa:	681b      	ldr	r3, [r3, #0]
 8000ffc:	4a07      	ldr	r2, [pc, #28]	; (800101c <HAL_Init+0x28>)
 8000ffe:	f043 0310 	orr.w	r3, r3, #16
 8001002:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001004:	2003      	movs	r0, #3
 8001006:	f000 f935 	bl	8001274 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 800100a:	2000      	movs	r0, #0
 800100c:	f000 f808 	bl	8001020 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001010:	f7ff fd68 	bl	8000ae4 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001014:	2300      	movs	r3, #0
}
 8001016:	4618      	mov	r0, r3
 8001018:	bd80      	pop	{r7, pc}
 800101a:	bf00      	nop
 800101c:	40022000 	.word	0x40022000

08001020 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001020:	b580      	push	{r7, lr}
 8001022:	b082      	sub	sp, #8
 8001024:	af00      	add	r7, sp, #0
 8001026:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001028:	4b12      	ldr	r3, [pc, #72]	; (8001074 <HAL_InitTick+0x54>)
 800102a:	681a      	ldr	r2, [r3, #0]
 800102c:	4b12      	ldr	r3, [pc, #72]	; (8001078 <HAL_InitTick+0x58>)
 800102e:	781b      	ldrb	r3, [r3, #0]
 8001030:	4619      	mov	r1, r3
 8001032:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001036:	fbb3 f3f1 	udiv	r3, r3, r1
 800103a:	fbb2 f3f3 	udiv	r3, r2, r3
 800103e:	4618      	mov	r0, r3
 8001040:	f000 f94d 	bl	80012de <HAL_SYSTICK_Config>
 8001044:	4603      	mov	r3, r0
 8001046:	2b00      	cmp	r3, #0
 8001048:	d001      	beq.n	800104e <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 800104a:	2301      	movs	r3, #1
 800104c:	e00e      	b.n	800106c <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800104e:	687b      	ldr	r3, [r7, #4]
 8001050:	2b0f      	cmp	r3, #15
 8001052:	d80a      	bhi.n	800106a <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001054:	2200      	movs	r2, #0
 8001056:	6879      	ldr	r1, [r7, #4]
 8001058:	f04f 30ff 	mov.w	r0, #4294967295
 800105c:	f000 f915 	bl	800128a <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001060:	4a06      	ldr	r2, [pc, #24]	; (800107c <HAL_InitTick+0x5c>)
 8001062:	687b      	ldr	r3, [r7, #4]
 8001064:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8001066:	2300      	movs	r3, #0
 8001068:	e000      	b.n	800106c <HAL_InitTick+0x4c>
    return HAL_ERROR;
 800106a:	2301      	movs	r3, #1
}
 800106c:	4618      	mov	r0, r3
 800106e:	3708      	adds	r7, #8
 8001070:	46bd      	mov	sp, r7
 8001072:	bd80      	pop	{r7, pc}
 8001074:	20000014 	.word	0x20000014
 8001078:	2000001c 	.word	0x2000001c
 800107c:	20000018 	.word	0x20000018

08001080 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001080:	b480      	push	{r7}
 8001082:	af00      	add	r7, sp, #0
  return uwTick;
 8001084:	4b02      	ldr	r3, [pc, #8]	; (8001090 <HAL_GetTick+0x10>)
 8001086:	681b      	ldr	r3, [r3, #0]
}
 8001088:	4618      	mov	r0, r3
 800108a:	46bd      	mov	sp, r7
 800108c:	bc80      	pop	{r7}
 800108e:	4770      	bx	lr
 8001090:	20001208 	.word	0x20001208

08001094 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001094:	b580      	push	{r7, lr}
 8001096:	b084      	sub	sp, #16
 8001098:	af00      	add	r7, sp, #0
 800109a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 800109c:	f7ff fff0 	bl	8001080 <HAL_GetTick>
 80010a0:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80010a2:	687b      	ldr	r3, [r7, #4]
 80010a4:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80010a6:	68fb      	ldr	r3, [r7, #12]
 80010a8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80010ac:	d005      	beq.n	80010ba <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80010ae:	4b0a      	ldr	r3, [pc, #40]	; (80010d8 <HAL_Delay+0x44>)
 80010b0:	781b      	ldrb	r3, [r3, #0]
 80010b2:	461a      	mov	r2, r3
 80010b4:	68fb      	ldr	r3, [r7, #12]
 80010b6:	4413      	add	r3, r2
 80010b8:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 80010ba:	bf00      	nop
 80010bc:	f7ff ffe0 	bl	8001080 <HAL_GetTick>
 80010c0:	4602      	mov	r2, r0
 80010c2:	68bb      	ldr	r3, [r7, #8]
 80010c4:	1ad3      	subs	r3, r2, r3
 80010c6:	68fa      	ldr	r2, [r7, #12]
 80010c8:	429a      	cmp	r2, r3
 80010ca:	d8f7      	bhi.n	80010bc <HAL_Delay+0x28>
  {
  }
}
 80010cc:	bf00      	nop
 80010ce:	bf00      	nop
 80010d0:	3710      	adds	r7, #16
 80010d2:	46bd      	mov	sp, r7
 80010d4:	bd80      	pop	{r7, pc}
 80010d6:	bf00      	nop
 80010d8:	2000001c 	.word	0x2000001c

080010dc <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80010dc:	b480      	push	{r7}
 80010de:	b085      	sub	sp, #20
 80010e0:	af00      	add	r7, sp, #0
 80010e2:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80010e4:	687b      	ldr	r3, [r7, #4]
 80010e6:	f003 0307 	and.w	r3, r3, #7
 80010ea:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80010ec:	4b0c      	ldr	r3, [pc, #48]	; (8001120 <__NVIC_SetPriorityGrouping+0x44>)
 80010ee:	68db      	ldr	r3, [r3, #12]
 80010f0:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80010f2:	68ba      	ldr	r2, [r7, #8]
 80010f4:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 80010f8:	4013      	ands	r3, r2
 80010fa:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 80010fc:	68fb      	ldr	r3, [r7, #12]
 80010fe:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001100:	68bb      	ldr	r3, [r7, #8]
 8001102:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001104:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8001108:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800110c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800110e:	4a04      	ldr	r2, [pc, #16]	; (8001120 <__NVIC_SetPriorityGrouping+0x44>)
 8001110:	68bb      	ldr	r3, [r7, #8]
 8001112:	60d3      	str	r3, [r2, #12]
}
 8001114:	bf00      	nop
 8001116:	3714      	adds	r7, #20
 8001118:	46bd      	mov	sp, r7
 800111a:	bc80      	pop	{r7}
 800111c:	4770      	bx	lr
 800111e:	bf00      	nop
 8001120:	e000ed00 	.word	0xe000ed00

08001124 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001124:	b480      	push	{r7}
 8001126:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001128:	4b04      	ldr	r3, [pc, #16]	; (800113c <__NVIC_GetPriorityGrouping+0x18>)
 800112a:	68db      	ldr	r3, [r3, #12]
 800112c:	0a1b      	lsrs	r3, r3, #8
 800112e:	f003 0307 	and.w	r3, r3, #7
}
 8001132:	4618      	mov	r0, r3
 8001134:	46bd      	mov	sp, r7
 8001136:	bc80      	pop	{r7}
 8001138:	4770      	bx	lr
 800113a:	bf00      	nop
 800113c:	e000ed00 	.word	0xe000ed00

08001140 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001140:	b480      	push	{r7}
 8001142:	b083      	sub	sp, #12
 8001144:	af00      	add	r7, sp, #0
 8001146:	4603      	mov	r3, r0
 8001148:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800114a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800114e:	2b00      	cmp	r3, #0
 8001150:	db0b      	blt.n	800116a <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001152:	79fb      	ldrb	r3, [r7, #7]
 8001154:	f003 021f 	and.w	r2, r3, #31
 8001158:	4906      	ldr	r1, [pc, #24]	; (8001174 <__NVIC_EnableIRQ+0x34>)
 800115a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800115e:	095b      	lsrs	r3, r3, #5
 8001160:	2001      	movs	r0, #1
 8001162:	fa00 f202 	lsl.w	r2, r0, r2
 8001166:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 800116a:	bf00      	nop
 800116c:	370c      	adds	r7, #12
 800116e:	46bd      	mov	sp, r7
 8001170:	bc80      	pop	{r7}
 8001172:	4770      	bx	lr
 8001174:	e000e100 	.word	0xe000e100

08001178 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001178:	b480      	push	{r7}
 800117a:	b083      	sub	sp, #12
 800117c:	af00      	add	r7, sp, #0
 800117e:	4603      	mov	r3, r0
 8001180:	6039      	str	r1, [r7, #0]
 8001182:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001184:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001188:	2b00      	cmp	r3, #0
 800118a:	db0a      	blt.n	80011a2 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800118c:	683b      	ldr	r3, [r7, #0]
 800118e:	b2da      	uxtb	r2, r3
 8001190:	490c      	ldr	r1, [pc, #48]	; (80011c4 <__NVIC_SetPriority+0x4c>)
 8001192:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001196:	0112      	lsls	r2, r2, #4
 8001198:	b2d2      	uxtb	r2, r2
 800119a:	440b      	add	r3, r1
 800119c:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80011a0:	e00a      	b.n	80011b8 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80011a2:	683b      	ldr	r3, [r7, #0]
 80011a4:	b2da      	uxtb	r2, r3
 80011a6:	4908      	ldr	r1, [pc, #32]	; (80011c8 <__NVIC_SetPriority+0x50>)
 80011a8:	79fb      	ldrb	r3, [r7, #7]
 80011aa:	f003 030f 	and.w	r3, r3, #15
 80011ae:	3b04      	subs	r3, #4
 80011b0:	0112      	lsls	r2, r2, #4
 80011b2:	b2d2      	uxtb	r2, r2
 80011b4:	440b      	add	r3, r1
 80011b6:	761a      	strb	r2, [r3, #24]
}
 80011b8:	bf00      	nop
 80011ba:	370c      	adds	r7, #12
 80011bc:	46bd      	mov	sp, r7
 80011be:	bc80      	pop	{r7}
 80011c0:	4770      	bx	lr
 80011c2:	bf00      	nop
 80011c4:	e000e100 	.word	0xe000e100
 80011c8:	e000ed00 	.word	0xe000ed00

080011cc <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80011cc:	b480      	push	{r7}
 80011ce:	b089      	sub	sp, #36	; 0x24
 80011d0:	af00      	add	r7, sp, #0
 80011d2:	60f8      	str	r0, [r7, #12]
 80011d4:	60b9      	str	r1, [r7, #8]
 80011d6:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80011d8:	68fb      	ldr	r3, [r7, #12]
 80011da:	f003 0307 	and.w	r3, r3, #7
 80011de:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80011e0:	69fb      	ldr	r3, [r7, #28]
 80011e2:	f1c3 0307 	rsb	r3, r3, #7
 80011e6:	2b04      	cmp	r3, #4
 80011e8:	bf28      	it	cs
 80011ea:	2304      	movcs	r3, #4
 80011ec:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80011ee:	69fb      	ldr	r3, [r7, #28]
 80011f0:	3304      	adds	r3, #4
 80011f2:	2b06      	cmp	r3, #6
 80011f4:	d902      	bls.n	80011fc <NVIC_EncodePriority+0x30>
 80011f6:	69fb      	ldr	r3, [r7, #28]
 80011f8:	3b03      	subs	r3, #3
 80011fa:	e000      	b.n	80011fe <NVIC_EncodePriority+0x32>
 80011fc:	2300      	movs	r3, #0
 80011fe:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001200:	f04f 32ff 	mov.w	r2, #4294967295
 8001204:	69bb      	ldr	r3, [r7, #24]
 8001206:	fa02 f303 	lsl.w	r3, r2, r3
 800120a:	43da      	mvns	r2, r3
 800120c:	68bb      	ldr	r3, [r7, #8]
 800120e:	401a      	ands	r2, r3
 8001210:	697b      	ldr	r3, [r7, #20]
 8001212:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001214:	f04f 31ff 	mov.w	r1, #4294967295
 8001218:	697b      	ldr	r3, [r7, #20]
 800121a:	fa01 f303 	lsl.w	r3, r1, r3
 800121e:	43d9      	mvns	r1, r3
 8001220:	687b      	ldr	r3, [r7, #4]
 8001222:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001224:	4313      	orrs	r3, r2
         );
}
 8001226:	4618      	mov	r0, r3
 8001228:	3724      	adds	r7, #36	; 0x24
 800122a:	46bd      	mov	sp, r7
 800122c:	bc80      	pop	{r7}
 800122e:	4770      	bx	lr

08001230 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001230:	b580      	push	{r7, lr}
 8001232:	b082      	sub	sp, #8
 8001234:	af00      	add	r7, sp, #0
 8001236:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001238:	687b      	ldr	r3, [r7, #4]
 800123a:	3b01      	subs	r3, #1
 800123c:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8001240:	d301      	bcc.n	8001246 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001242:	2301      	movs	r3, #1
 8001244:	e00f      	b.n	8001266 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001246:	4a0a      	ldr	r2, [pc, #40]	; (8001270 <SysTick_Config+0x40>)
 8001248:	687b      	ldr	r3, [r7, #4]
 800124a:	3b01      	subs	r3, #1
 800124c:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800124e:	210f      	movs	r1, #15
 8001250:	f04f 30ff 	mov.w	r0, #4294967295
 8001254:	f7ff ff90 	bl	8001178 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001258:	4b05      	ldr	r3, [pc, #20]	; (8001270 <SysTick_Config+0x40>)
 800125a:	2200      	movs	r2, #0
 800125c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800125e:	4b04      	ldr	r3, [pc, #16]	; (8001270 <SysTick_Config+0x40>)
 8001260:	2207      	movs	r2, #7
 8001262:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001264:	2300      	movs	r3, #0
}
 8001266:	4618      	mov	r0, r3
 8001268:	3708      	adds	r7, #8
 800126a:	46bd      	mov	sp, r7
 800126c:	bd80      	pop	{r7, pc}
 800126e:	bf00      	nop
 8001270:	e000e010 	.word	0xe000e010

08001274 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001274:	b580      	push	{r7, lr}
 8001276:	b082      	sub	sp, #8
 8001278:	af00      	add	r7, sp, #0
 800127a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 800127c:	6878      	ldr	r0, [r7, #4]
 800127e:	f7ff ff2d 	bl	80010dc <__NVIC_SetPriorityGrouping>
}
 8001282:	bf00      	nop
 8001284:	3708      	adds	r7, #8
 8001286:	46bd      	mov	sp, r7
 8001288:	bd80      	pop	{r7, pc}

0800128a <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800128a:	b580      	push	{r7, lr}
 800128c:	b086      	sub	sp, #24
 800128e:	af00      	add	r7, sp, #0
 8001290:	4603      	mov	r3, r0
 8001292:	60b9      	str	r1, [r7, #8]
 8001294:	607a      	str	r2, [r7, #4]
 8001296:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8001298:	2300      	movs	r3, #0
 800129a:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 800129c:	f7ff ff42 	bl	8001124 <__NVIC_GetPriorityGrouping>
 80012a0:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80012a2:	687a      	ldr	r2, [r7, #4]
 80012a4:	68b9      	ldr	r1, [r7, #8]
 80012a6:	6978      	ldr	r0, [r7, #20]
 80012a8:	f7ff ff90 	bl	80011cc <NVIC_EncodePriority>
 80012ac:	4602      	mov	r2, r0
 80012ae:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80012b2:	4611      	mov	r1, r2
 80012b4:	4618      	mov	r0, r3
 80012b6:	f7ff ff5f 	bl	8001178 <__NVIC_SetPriority>
}
 80012ba:	bf00      	nop
 80012bc:	3718      	adds	r7, #24
 80012be:	46bd      	mov	sp, r7
 80012c0:	bd80      	pop	{r7, pc}

080012c2 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80012c2:	b580      	push	{r7, lr}
 80012c4:	b082      	sub	sp, #8
 80012c6:	af00      	add	r7, sp, #0
 80012c8:	4603      	mov	r3, r0
 80012ca:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80012cc:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80012d0:	4618      	mov	r0, r3
 80012d2:	f7ff ff35 	bl	8001140 <__NVIC_EnableIRQ>
}
 80012d6:	bf00      	nop
 80012d8:	3708      	adds	r7, #8
 80012da:	46bd      	mov	sp, r7
 80012dc:	bd80      	pop	{r7, pc}

080012de <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80012de:	b580      	push	{r7, lr}
 80012e0:	b082      	sub	sp, #8
 80012e2:	af00      	add	r7, sp, #0
 80012e4:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80012e6:	6878      	ldr	r0, [r7, #4]
 80012e8:	f7ff ffa2 	bl	8001230 <SysTick_Config>
 80012ec:	4603      	mov	r3, r0
}
 80012ee:	4618      	mov	r0, r3
 80012f0:	3708      	adds	r7, #8
 80012f2:	46bd      	mov	sp, r7
 80012f4:	bd80      	pop	{r7, pc}
	...

080012f8 <HAL_DMA_Init>:
  * @param  hdma: Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 80012f8:	b480      	push	{r7}
 80012fa:	b085      	sub	sp, #20
 80012fc:	af00      	add	r7, sp, #0
 80012fe:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8001300:	2300      	movs	r3, #0
 8001302:	60fb      	str	r3, [r7, #12]

  /* Check the DMA handle allocation */
  if(hdma == NULL)
 8001304:	687b      	ldr	r3, [r7, #4]
 8001306:	2b00      	cmp	r3, #0
 8001308:	d101      	bne.n	800130e <HAL_DMA_Init+0x16>
  {
    return HAL_ERROR;
 800130a:	2301      	movs	r3, #1
 800130c:	e043      	b.n	8001396 <HAL_DMA_Init+0x9e>
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2;
    hdma->DmaBaseAddress = DMA2;
  }
#else
  /* DMA1 */
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
 800130e:	687b      	ldr	r3, [r7, #4]
 8001310:	681b      	ldr	r3, [r3, #0]
 8001312:	461a      	mov	r2, r3
 8001314:	4b22      	ldr	r3, [pc, #136]	; (80013a0 <HAL_DMA_Init+0xa8>)
 8001316:	4413      	add	r3, r2
 8001318:	4a22      	ldr	r2, [pc, #136]	; (80013a4 <HAL_DMA_Init+0xac>)
 800131a:	fba2 2303 	umull	r2, r3, r2, r3
 800131e:	091b      	lsrs	r3, r3, #4
 8001320:	009a      	lsls	r2, r3, #2
 8001322:	687b      	ldr	r3, [r7, #4]
 8001324:	641a      	str	r2, [r3, #64]	; 0x40
  hdma->DmaBaseAddress = DMA1;
 8001326:	687b      	ldr	r3, [r7, #4]
 8001328:	4a1f      	ldr	r2, [pc, #124]	; (80013a8 <HAL_DMA_Init+0xb0>)
 800132a:	63da      	str	r2, [r3, #60]	; 0x3c
#endif /* DMA2 */

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 800132c:	687b      	ldr	r3, [r7, #4]
 800132e:	2202      	movs	r2, #2
 8001330:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 8001334:	687b      	ldr	r3, [r7, #4]
 8001336:	681b      	ldr	r3, [r3, #0]
 8001338:	681b      	ldr	r3, [r3, #0]
 800133a:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC and DIR bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
 800133c:	68fb      	ldr	r3, [r7, #12]
 800133e:	f423 537f 	bic.w	r3, r3, #16320	; 0x3fc0
 8001342:	f023 0330 	bic.w	r3, r3, #48	; 0x30
 8001346:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   | \
                      DMA_CCR_DIR));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 8001348:	687b      	ldr	r3, [r7, #4]
 800134a:	685a      	ldr	r2, [r3, #4]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800134c:	687b      	ldr	r3, [r7, #4]
 800134e:	689b      	ldr	r3, [r3, #8]
  tmp |=  hdma->Init.Direction        |
 8001350:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001352:	687b      	ldr	r3, [r7, #4]
 8001354:	68db      	ldr	r3, [r3, #12]
 8001356:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001358:	687b      	ldr	r3, [r7, #4]
 800135a:	691b      	ldr	r3, [r3, #16]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800135c:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800135e:	687b      	ldr	r3, [r7, #4]
 8001360:	695b      	ldr	r3, [r3, #20]
 8001362:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8001364:	687b      	ldr	r3, [r7, #4]
 8001366:	699b      	ldr	r3, [r3, #24]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001368:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 800136a:	687b      	ldr	r3, [r7, #4]
 800136c:	69db      	ldr	r3, [r3, #28]
 800136e:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 8001370:	68fa      	ldr	r2, [r7, #12]
 8001372:	4313      	orrs	r3, r2
 8001374:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 8001376:	687b      	ldr	r3, [r7, #4]
 8001378:	681b      	ldr	r3, [r3, #0]
 800137a:	68fa      	ldr	r2, [r7, #12]
 800137c:	601a      	str	r2, [r3, #0]

  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800137e:	687b      	ldr	r3, [r7, #4]
 8001380:	2200      	movs	r2, #0
 8001382:	639a      	str	r2, [r3, #56]	; 0x38

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 8001384:	687b      	ldr	r3, [r7, #4]
 8001386:	2201      	movs	r2, #1
 8001388:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 800138c:	687b      	ldr	r3, [r7, #4]
 800138e:	2200      	movs	r2, #0
 8001390:	f883 2020 	strb.w	r2, [r3, #32]

  return HAL_OK;
 8001394:	2300      	movs	r3, #0
}
 8001396:	4618      	mov	r0, r3
 8001398:	3714      	adds	r7, #20
 800139a:	46bd      	mov	sp, r7
 800139c:	bc80      	pop	{r7}
 800139e:	4770      	bx	lr
 80013a0:	bffdfff8 	.word	0xbffdfff8
 80013a4:	cccccccd 	.word	0xcccccccd
 80013a8:	40020000 	.word	0x40020000

080013ac <HAL_DMA_Start_IT>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80013ac:	b580      	push	{r7, lr}
 80013ae:	b086      	sub	sp, #24
 80013b0:	af00      	add	r7, sp, #0
 80013b2:	60f8      	str	r0, [r7, #12]
 80013b4:	60b9      	str	r1, [r7, #8]
 80013b6:	607a      	str	r2, [r7, #4]
 80013b8:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80013ba:	2300      	movs	r3, #0
 80013bc:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 80013be:	68fb      	ldr	r3, [r7, #12]
 80013c0:	f893 3020 	ldrb.w	r3, [r3, #32]
 80013c4:	2b01      	cmp	r3, #1
 80013c6:	d101      	bne.n	80013cc <HAL_DMA_Start_IT+0x20>
 80013c8:	2302      	movs	r3, #2
 80013ca:	e04a      	b.n	8001462 <HAL_DMA_Start_IT+0xb6>
 80013cc:	68fb      	ldr	r3, [r7, #12]
 80013ce:	2201      	movs	r2, #1
 80013d0:	f883 2020 	strb.w	r2, [r3, #32]
  
  if(HAL_DMA_STATE_READY == hdma->State)
 80013d4:	68fb      	ldr	r3, [r7, #12]
 80013d6:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 80013da:	2b01      	cmp	r3, #1
 80013dc:	d13a      	bne.n	8001454 <HAL_DMA_Start_IT+0xa8>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 80013de:	68fb      	ldr	r3, [r7, #12]
 80013e0:	2202      	movs	r2, #2
 80013e2:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80013e6:	68fb      	ldr	r3, [r7, #12]
 80013e8:	2200      	movs	r2, #0
 80013ea:	639a      	str	r2, [r3, #56]	; 0x38
    
    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 80013ec:	68fb      	ldr	r3, [r7, #12]
 80013ee:	681b      	ldr	r3, [r3, #0]
 80013f0:	681a      	ldr	r2, [r3, #0]
 80013f2:	68fb      	ldr	r3, [r7, #12]
 80013f4:	681b      	ldr	r3, [r3, #0]
 80013f6:	f022 0201 	bic.w	r2, r2, #1
 80013fa:	601a      	str	r2, [r3, #0]
    
    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 80013fc:	683b      	ldr	r3, [r7, #0]
 80013fe:	687a      	ldr	r2, [r7, #4]
 8001400:	68b9      	ldr	r1, [r7, #8]
 8001402:	68f8      	ldr	r0, [r7, #12]
 8001404:	f000 f9e8 	bl	80017d8 <DMA_SetConfig>
    
    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if(NULL != hdma->XferHalfCpltCallback)
 8001408:	68fb      	ldr	r3, [r7, #12]
 800140a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800140c:	2b00      	cmp	r3, #0
 800140e:	d008      	beq.n	8001422 <HAL_DMA_Start_IT+0x76>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8001410:	68fb      	ldr	r3, [r7, #12]
 8001412:	681b      	ldr	r3, [r3, #0]
 8001414:	681a      	ldr	r2, [r3, #0]
 8001416:	68fb      	ldr	r3, [r7, #12]
 8001418:	681b      	ldr	r3, [r3, #0]
 800141a:	f042 020e 	orr.w	r2, r2, #14
 800141e:	601a      	str	r2, [r3, #0]
 8001420:	e00f      	b.n	8001442 <HAL_DMA_Start_IT+0x96>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8001422:	68fb      	ldr	r3, [r7, #12]
 8001424:	681b      	ldr	r3, [r3, #0]
 8001426:	681a      	ldr	r2, [r3, #0]
 8001428:	68fb      	ldr	r3, [r7, #12]
 800142a:	681b      	ldr	r3, [r3, #0]
 800142c:	f022 0204 	bic.w	r2, r2, #4
 8001430:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 8001432:	68fb      	ldr	r3, [r7, #12]
 8001434:	681b      	ldr	r3, [r3, #0]
 8001436:	681a      	ldr	r2, [r3, #0]
 8001438:	68fb      	ldr	r3, [r7, #12]
 800143a:	681b      	ldr	r3, [r3, #0]
 800143c:	f042 020a 	orr.w	r2, r2, #10
 8001440:	601a      	str	r2, [r3, #0]
    }
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8001442:	68fb      	ldr	r3, [r7, #12]
 8001444:	681b      	ldr	r3, [r3, #0]
 8001446:	681a      	ldr	r2, [r3, #0]
 8001448:	68fb      	ldr	r3, [r7, #12]
 800144a:	681b      	ldr	r3, [r3, #0]
 800144c:	f042 0201 	orr.w	r2, r2, #1
 8001450:	601a      	str	r2, [r3, #0]
 8001452:	e005      	b.n	8001460 <HAL_DMA_Start_IT+0xb4>
  }
  else
  {      
    /* Process Unlocked */
    __HAL_UNLOCK(hdma); 
 8001454:	68fb      	ldr	r3, [r7, #12]
 8001456:	2200      	movs	r2, #0
 8001458:	f883 2020 	strb.w	r2, [r3, #32]

    /* Remain BUSY */
    status = HAL_BUSY;
 800145c:	2302      	movs	r3, #2
 800145e:	75fb      	strb	r3, [r7, #23]
  }    
  return status;
 8001460:	7dfb      	ldrb	r3, [r7, #23]
}
 8001462:	4618      	mov	r0, r3
 8001464:	3718      	adds	r7, #24
 8001466:	46bd      	mov	sp, r7
 8001468:	bd80      	pop	{r7, pc}

0800146a <HAL_DMA_Abort>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 800146a:	b480      	push	{r7}
 800146c:	b085      	sub	sp, #20
 800146e:	af00      	add	r7, sp, #0
 8001470:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8001472:	2300      	movs	r3, #0
 8001474:	73fb      	strb	r3, [r7, #15]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8001476:	687b      	ldr	r3, [r7, #4]
 8001478:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 800147c:	2b02      	cmp	r3, #2
 800147e:	d008      	beq.n	8001492 <HAL_DMA_Abort+0x28>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8001480:	687b      	ldr	r3, [r7, #4]
 8001482:	2204      	movs	r2, #4
 8001484:	639a      	str	r2, [r3, #56]	; 0x38
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001486:	687b      	ldr	r3, [r7, #4]
 8001488:	2200      	movs	r2, #0
 800148a:	f883 2020 	strb.w	r2, [r3, #32]
    
    return HAL_ERROR;
 800148e:	2301      	movs	r3, #1
 8001490:	e020      	b.n	80014d4 <HAL_DMA_Abort+0x6a>
  }
  else

  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8001492:	687b      	ldr	r3, [r7, #4]
 8001494:	681b      	ldr	r3, [r3, #0]
 8001496:	681a      	ldr	r2, [r3, #0]
 8001498:	687b      	ldr	r3, [r7, #4]
 800149a:	681b      	ldr	r3, [r3, #0]
 800149c:	f022 020e 	bic.w	r2, r2, #14
 80014a0:	601a      	str	r2, [r3, #0]
      
    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 80014a2:	687b      	ldr	r3, [r7, #4]
 80014a4:	681b      	ldr	r3, [r3, #0]
 80014a6:	681a      	ldr	r2, [r3, #0]
 80014a8:	687b      	ldr	r3, [r7, #4]
 80014aa:	681b      	ldr	r3, [r3, #0]
 80014ac:	f022 0201 	bic.w	r2, r2, #1
 80014b0:	601a      	str	r2, [r3, #0]
      
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 80014b2:	687b      	ldr	r3, [r7, #4]
 80014b4:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80014b6:	687b      	ldr	r3, [r7, #4]
 80014b8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80014ba:	2101      	movs	r1, #1
 80014bc:	fa01 f202 	lsl.w	r2, r1, r2
 80014c0:	605a      	str	r2, [r3, #4]
  }
  /* Change the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 80014c2:	687b      	ldr	r3, [r7, #4]
 80014c4:	2201      	movs	r2, #1
 80014c6:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

  /* Process Unlocked */
  __HAL_UNLOCK(hdma);      
 80014ca:	687b      	ldr	r3, [r7, #4]
 80014cc:	2200      	movs	r2, #0
 80014ce:	f883 2020 	strb.w	r2, [r3, #32]
  
  return status; 
 80014d2:	7bfb      	ldrb	r3, [r7, #15]
}
 80014d4:	4618      	mov	r0, r3
 80014d6:	3714      	adds	r7, #20
 80014d8:	46bd      	mov	sp, r7
 80014da:	bc80      	pop	{r7}
 80014dc:	4770      	bx	lr
	...

080014e0 <HAL_DMA_Abort_IT>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{  
 80014e0:	b580      	push	{r7, lr}
 80014e2:	b084      	sub	sp, #16
 80014e4:	af00      	add	r7, sp, #0
 80014e6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80014e8:	2300      	movs	r3, #0
 80014ea:	73fb      	strb	r3, [r7, #15]
  
  if(HAL_DMA_STATE_BUSY != hdma->State)
 80014ec:	687b      	ldr	r3, [r7, #4]
 80014ee:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 80014f2:	2b02      	cmp	r3, #2
 80014f4:	d005      	beq.n	8001502 <HAL_DMA_Abort_IT+0x22>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80014f6:	687b      	ldr	r3, [r7, #4]
 80014f8:	2204      	movs	r2, #4
 80014fa:	639a      	str	r2, [r3, #56]	; 0x38
        
    status = HAL_ERROR;
 80014fc:	2301      	movs	r3, #1
 80014fe:	73fb      	strb	r3, [r7, #15]
 8001500:	e051      	b.n	80015a6 <HAL_DMA_Abort_IT+0xc6>
  }
  else
  { 
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8001502:	687b      	ldr	r3, [r7, #4]
 8001504:	681b      	ldr	r3, [r3, #0]
 8001506:	681a      	ldr	r2, [r3, #0]
 8001508:	687b      	ldr	r3, [r7, #4]
 800150a:	681b      	ldr	r3, [r3, #0]
 800150c:	f022 020e 	bic.w	r2, r2, #14
 8001510:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8001512:	687b      	ldr	r3, [r7, #4]
 8001514:	681b      	ldr	r3, [r3, #0]
 8001516:	681a      	ldr	r2, [r3, #0]
 8001518:	687b      	ldr	r3, [r7, #4]
 800151a:	681b      	ldr	r3, [r3, #0]
 800151c:	f022 0201 	bic.w	r2, r2, #1
 8001520:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_GI_FLAG_INDEX(hdma));
 8001522:	687b      	ldr	r3, [r7, #4]
 8001524:	681b      	ldr	r3, [r3, #0]
 8001526:	4a22      	ldr	r2, [pc, #136]	; (80015b0 <HAL_DMA_Abort_IT+0xd0>)
 8001528:	4293      	cmp	r3, r2
 800152a:	d029      	beq.n	8001580 <HAL_DMA_Abort_IT+0xa0>
 800152c:	687b      	ldr	r3, [r7, #4]
 800152e:	681b      	ldr	r3, [r3, #0]
 8001530:	4a20      	ldr	r2, [pc, #128]	; (80015b4 <HAL_DMA_Abort_IT+0xd4>)
 8001532:	4293      	cmp	r3, r2
 8001534:	d022      	beq.n	800157c <HAL_DMA_Abort_IT+0x9c>
 8001536:	687b      	ldr	r3, [r7, #4]
 8001538:	681b      	ldr	r3, [r3, #0]
 800153a:	4a1f      	ldr	r2, [pc, #124]	; (80015b8 <HAL_DMA_Abort_IT+0xd8>)
 800153c:	4293      	cmp	r3, r2
 800153e:	d01a      	beq.n	8001576 <HAL_DMA_Abort_IT+0x96>
 8001540:	687b      	ldr	r3, [r7, #4]
 8001542:	681b      	ldr	r3, [r3, #0]
 8001544:	4a1d      	ldr	r2, [pc, #116]	; (80015bc <HAL_DMA_Abort_IT+0xdc>)
 8001546:	4293      	cmp	r3, r2
 8001548:	d012      	beq.n	8001570 <HAL_DMA_Abort_IT+0x90>
 800154a:	687b      	ldr	r3, [r7, #4]
 800154c:	681b      	ldr	r3, [r3, #0]
 800154e:	4a1c      	ldr	r2, [pc, #112]	; (80015c0 <HAL_DMA_Abort_IT+0xe0>)
 8001550:	4293      	cmp	r3, r2
 8001552:	d00a      	beq.n	800156a <HAL_DMA_Abort_IT+0x8a>
 8001554:	687b      	ldr	r3, [r7, #4]
 8001556:	681b      	ldr	r3, [r3, #0]
 8001558:	4a1a      	ldr	r2, [pc, #104]	; (80015c4 <HAL_DMA_Abort_IT+0xe4>)
 800155a:	4293      	cmp	r3, r2
 800155c:	d102      	bne.n	8001564 <HAL_DMA_Abort_IT+0x84>
 800155e:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 8001562:	e00e      	b.n	8001582 <HAL_DMA_Abort_IT+0xa2>
 8001564:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8001568:	e00b      	b.n	8001582 <HAL_DMA_Abort_IT+0xa2>
 800156a:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 800156e:	e008      	b.n	8001582 <HAL_DMA_Abort_IT+0xa2>
 8001570:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001574:	e005      	b.n	8001582 <HAL_DMA_Abort_IT+0xa2>
 8001576:	f44f 7380 	mov.w	r3, #256	; 0x100
 800157a:	e002      	b.n	8001582 <HAL_DMA_Abort_IT+0xa2>
 800157c:	2310      	movs	r3, #16
 800157e:	e000      	b.n	8001582 <HAL_DMA_Abort_IT+0xa2>
 8001580:	2301      	movs	r3, #1
 8001582:	4a11      	ldr	r2, [pc, #68]	; (80015c8 <HAL_DMA_Abort_IT+0xe8>)
 8001584:	6053      	str	r3, [r2, #4]

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8001586:	687b      	ldr	r3, [r7, #4]
 8001588:	2201      	movs	r2, #1
 800158a:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800158e:	687b      	ldr	r3, [r7, #4]
 8001590:	2200      	movs	r2, #0
 8001592:	f883 2020 	strb.w	r2, [r3, #32]

    /* Call User Abort callback */
    if(hdma->XferAbortCallback != NULL)
 8001596:	687b      	ldr	r3, [r7, #4]
 8001598:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800159a:	2b00      	cmp	r3, #0
 800159c:	d003      	beq.n	80015a6 <HAL_DMA_Abort_IT+0xc6>
    {
      hdma->XferAbortCallback(hdma);
 800159e:	687b      	ldr	r3, [r7, #4]
 80015a0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80015a2:	6878      	ldr	r0, [r7, #4]
 80015a4:	4798      	blx	r3
    } 
  }
  return status;
 80015a6:	7bfb      	ldrb	r3, [r7, #15]
}
 80015a8:	4618      	mov	r0, r3
 80015aa:	3710      	adds	r7, #16
 80015ac:	46bd      	mov	sp, r7
 80015ae:	bd80      	pop	{r7, pc}
 80015b0:	40020008 	.word	0x40020008
 80015b4:	4002001c 	.word	0x4002001c
 80015b8:	40020030 	.word	0x40020030
 80015bc:	40020044 	.word	0x40020044
 80015c0:	40020058 	.word	0x40020058
 80015c4:	4002006c 	.word	0x4002006c
 80015c8:	40020000 	.word	0x40020000

080015cc <HAL_DMA_IRQHandler>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 80015cc:	b580      	push	{r7, lr}
 80015ce:	b084      	sub	sp, #16
 80015d0:	af00      	add	r7, sp, #0
 80015d2:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 80015d4:	687b      	ldr	r3, [r7, #4]
 80015d6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80015d8:	681b      	ldr	r3, [r3, #0]
 80015da:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 80015dc:	687b      	ldr	r3, [r7, #4]
 80015de:	681b      	ldr	r3, [r3, #0]
 80015e0:	681b      	ldr	r3, [r3, #0]
 80015e2:	60bb      	str	r3, [r7, #8]
  
  /* Half Transfer Complete Interrupt management ******************************/
  if (((flag_it & (DMA_FLAG_HT1 << hdma->ChannelIndex)) != RESET) && ((source_it & DMA_IT_HT) != RESET))
 80015e4:	687b      	ldr	r3, [r7, #4]
 80015e6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80015e8:	2204      	movs	r2, #4
 80015ea:	409a      	lsls	r2, r3
 80015ec:	68fb      	ldr	r3, [r7, #12]
 80015ee:	4013      	ands	r3, r2
 80015f0:	2b00      	cmp	r3, #0
 80015f2:	d04f      	beq.n	8001694 <HAL_DMA_IRQHandler+0xc8>
 80015f4:	68bb      	ldr	r3, [r7, #8]
 80015f6:	f003 0304 	and.w	r3, r3, #4
 80015fa:	2b00      	cmp	r3, #0
 80015fc:	d04a      	beq.n	8001694 <HAL_DMA_IRQHandler+0xc8>
  {
    /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 80015fe:	687b      	ldr	r3, [r7, #4]
 8001600:	681b      	ldr	r3, [r3, #0]
 8001602:	681b      	ldr	r3, [r3, #0]
 8001604:	f003 0320 	and.w	r3, r3, #32
 8001608:	2b00      	cmp	r3, #0
 800160a:	d107      	bne.n	800161c <HAL_DMA_IRQHandler+0x50>
    {
      /* Disable the half transfer interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 800160c:	687b      	ldr	r3, [r7, #4]
 800160e:	681b      	ldr	r3, [r3, #0]
 8001610:	681a      	ldr	r2, [r3, #0]
 8001612:	687b      	ldr	r3, [r7, #4]
 8001614:	681b      	ldr	r3, [r3, #0]
 8001616:	f022 0204 	bic.w	r2, r2, #4
 800161a:	601a      	str	r2, [r3, #0]
    }
    /* Clear the half transfer complete flag */
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_HT_FLAG_INDEX(hdma));
 800161c:	687b      	ldr	r3, [r7, #4]
 800161e:	681b      	ldr	r3, [r3, #0]
 8001620:	4a66      	ldr	r2, [pc, #408]	; (80017bc <HAL_DMA_IRQHandler+0x1f0>)
 8001622:	4293      	cmp	r3, r2
 8001624:	d029      	beq.n	800167a <HAL_DMA_IRQHandler+0xae>
 8001626:	687b      	ldr	r3, [r7, #4]
 8001628:	681b      	ldr	r3, [r3, #0]
 800162a:	4a65      	ldr	r2, [pc, #404]	; (80017c0 <HAL_DMA_IRQHandler+0x1f4>)
 800162c:	4293      	cmp	r3, r2
 800162e:	d022      	beq.n	8001676 <HAL_DMA_IRQHandler+0xaa>
 8001630:	687b      	ldr	r3, [r7, #4]
 8001632:	681b      	ldr	r3, [r3, #0]
 8001634:	4a63      	ldr	r2, [pc, #396]	; (80017c4 <HAL_DMA_IRQHandler+0x1f8>)
 8001636:	4293      	cmp	r3, r2
 8001638:	d01a      	beq.n	8001670 <HAL_DMA_IRQHandler+0xa4>
 800163a:	687b      	ldr	r3, [r7, #4]
 800163c:	681b      	ldr	r3, [r3, #0]
 800163e:	4a62      	ldr	r2, [pc, #392]	; (80017c8 <HAL_DMA_IRQHandler+0x1fc>)
 8001640:	4293      	cmp	r3, r2
 8001642:	d012      	beq.n	800166a <HAL_DMA_IRQHandler+0x9e>
 8001644:	687b      	ldr	r3, [r7, #4]
 8001646:	681b      	ldr	r3, [r3, #0]
 8001648:	4a60      	ldr	r2, [pc, #384]	; (80017cc <HAL_DMA_IRQHandler+0x200>)
 800164a:	4293      	cmp	r3, r2
 800164c:	d00a      	beq.n	8001664 <HAL_DMA_IRQHandler+0x98>
 800164e:	687b      	ldr	r3, [r7, #4]
 8001650:	681b      	ldr	r3, [r3, #0]
 8001652:	4a5f      	ldr	r2, [pc, #380]	; (80017d0 <HAL_DMA_IRQHandler+0x204>)
 8001654:	4293      	cmp	r3, r2
 8001656:	d102      	bne.n	800165e <HAL_DMA_IRQHandler+0x92>
 8001658:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 800165c:	e00e      	b.n	800167c <HAL_DMA_IRQHandler+0xb0>
 800165e:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
 8001662:	e00b      	b.n	800167c <HAL_DMA_IRQHandler+0xb0>
 8001664:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 8001668:	e008      	b.n	800167c <HAL_DMA_IRQHandler+0xb0>
 800166a:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 800166e:	e005      	b.n	800167c <HAL_DMA_IRQHandler+0xb0>
 8001670:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8001674:	e002      	b.n	800167c <HAL_DMA_IRQHandler+0xb0>
 8001676:	2340      	movs	r3, #64	; 0x40
 8001678:	e000      	b.n	800167c <HAL_DMA_IRQHandler+0xb0>
 800167a:	2304      	movs	r3, #4
 800167c:	4a55      	ldr	r2, [pc, #340]	; (80017d4 <HAL_DMA_IRQHandler+0x208>)
 800167e:	6053      	str	r3, [r2, #4]

    /* DMA peripheral state is not updated in Half Transfer */
    /* but in Transfer Complete case */

    if(hdma->XferHalfCpltCallback != NULL)
 8001680:	687b      	ldr	r3, [r7, #4]
 8001682:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001684:	2b00      	cmp	r3, #0
 8001686:	f000 8094 	beq.w	80017b2 <HAL_DMA_IRQHandler+0x1e6>
    {
      /* Half transfer callback */
      hdma->XferHalfCpltCallback(hdma);
 800168a:	687b      	ldr	r3, [r7, #4]
 800168c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800168e:	6878      	ldr	r0, [r7, #4]
 8001690:	4798      	blx	r3
    if(hdma->XferHalfCpltCallback != NULL)
 8001692:	e08e      	b.n	80017b2 <HAL_DMA_IRQHandler+0x1e6>
    }
  }

  /* Transfer Complete Interrupt management ***********************************/
  else if (((flag_it & (DMA_FLAG_TC1 << hdma->ChannelIndex)) != RESET) && ((source_it & DMA_IT_TC) != RESET))
 8001694:	687b      	ldr	r3, [r7, #4]
 8001696:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001698:	2202      	movs	r2, #2
 800169a:	409a      	lsls	r2, r3
 800169c:	68fb      	ldr	r3, [r7, #12]
 800169e:	4013      	ands	r3, r2
 80016a0:	2b00      	cmp	r3, #0
 80016a2:	d056      	beq.n	8001752 <HAL_DMA_IRQHandler+0x186>
 80016a4:	68bb      	ldr	r3, [r7, #8]
 80016a6:	f003 0302 	and.w	r3, r3, #2
 80016aa:	2b00      	cmp	r3, #0
 80016ac:	d051      	beq.n	8001752 <HAL_DMA_IRQHandler+0x186>
  {
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 80016ae:	687b      	ldr	r3, [r7, #4]
 80016b0:	681b      	ldr	r3, [r3, #0]
 80016b2:	681b      	ldr	r3, [r3, #0]
 80016b4:	f003 0320 	and.w	r3, r3, #32
 80016b8:	2b00      	cmp	r3, #0
 80016ba:	d10b      	bne.n	80016d4 <HAL_DMA_IRQHandler+0x108>
    {
      /* Disable the transfer complete and error interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);  
 80016bc:	687b      	ldr	r3, [r7, #4]
 80016be:	681b      	ldr	r3, [r3, #0]
 80016c0:	681a      	ldr	r2, [r3, #0]
 80016c2:	687b      	ldr	r3, [r7, #4]
 80016c4:	681b      	ldr	r3, [r3, #0]
 80016c6:	f022 020a 	bic.w	r2, r2, #10
 80016ca:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 80016cc:	687b      	ldr	r3, [r7, #4]
 80016ce:	2201      	movs	r2, #1
 80016d0:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
    }
    /* Clear the transfer complete flag */
      __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_TC_FLAG_INDEX(hdma));
 80016d4:	687b      	ldr	r3, [r7, #4]
 80016d6:	681b      	ldr	r3, [r3, #0]
 80016d8:	4a38      	ldr	r2, [pc, #224]	; (80017bc <HAL_DMA_IRQHandler+0x1f0>)
 80016da:	4293      	cmp	r3, r2
 80016dc:	d029      	beq.n	8001732 <HAL_DMA_IRQHandler+0x166>
 80016de:	687b      	ldr	r3, [r7, #4]
 80016e0:	681b      	ldr	r3, [r3, #0]
 80016e2:	4a37      	ldr	r2, [pc, #220]	; (80017c0 <HAL_DMA_IRQHandler+0x1f4>)
 80016e4:	4293      	cmp	r3, r2
 80016e6:	d022      	beq.n	800172e <HAL_DMA_IRQHandler+0x162>
 80016e8:	687b      	ldr	r3, [r7, #4]
 80016ea:	681b      	ldr	r3, [r3, #0]
 80016ec:	4a35      	ldr	r2, [pc, #212]	; (80017c4 <HAL_DMA_IRQHandler+0x1f8>)
 80016ee:	4293      	cmp	r3, r2
 80016f0:	d01a      	beq.n	8001728 <HAL_DMA_IRQHandler+0x15c>
 80016f2:	687b      	ldr	r3, [r7, #4]
 80016f4:	681b      	ldr	r3, [r3, #0]
 80016f6:	4a34      	ldr	r2, [pc, #208]	; (80017c8 <HAL_DMA_IRQHandler+0x1fc>)
 80016f8:	4293      	cmp	r3, r2
 80016fa:	d012      	beq.n	8001722 <HAL_DMA_IRQHandler+0x156>
 80016fc:	687b      	ldr	r3, [r7, #4]
 80016fe:	681b      	ldr	r3, [r3, #0]
 8001700:	4a32      	ldr	r2, [pc, #200]	; (80017cc <HAL_DMA_IRQHandler+0x200>)
 8001702:	4293      	cmp	r3, r2
 8001704:	d00a      	beq.n	800171c <HAL_DMA_IRQHandler+0x150>
 8001706:	687b      	ldr	r3, [r7, #4]
 8001708:	681b      	ldr	r3, [r3, #0]
 800170a:	4a31      	ldr	r2, [pc, #196]	; (80017d0 <HAL_DMA_IRQHandler+0x204>)
 800170c:	4293      	cmp	r3, r2
 800170e:	d102      	bne.n	8001716 <HAL_DMA_IRQHandler+0x14a>
 8001710:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 8001714:	e00e      	b.n	8001734 <HAL_DMA_IRQHandler+0x168>
 8001716:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 800171a:	e00b      	b.n	8001734 <HAL_DMA_IRQHandler+0x168>
 800171c:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8001720:	e008      	b.n	8001734 <HAL_DMA_IRQHandler+0x168>
 8001722:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8001726:	e005      	b.n	8001734 <HAL_DMA_IRQHandler+0x168>
 8001728:	f44f 7300 	mov.w	r3, #512	; 0x200
 800172c:	e002      	b.n	8001734 <HAL_DMA_IRQHandler+0x168>
 800172e:	2320      	movs	r3, #32
 8001730:	e000      	b.n	8001734 <HAL_DMA_IRQHandler+0x168>
 8001732:	2302      	movs	r3, #2
 8001734:	4a27      	ldr	r2, [pc, #156]	; (80017d4 <HAL_DMA_IRQHandler+0x208>)
 8001736:	6053      	str	r3, [r2, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001738:	687b      	ldr	r3, [r7, #4]
 800173a:	2200      	movs	r2, #0
 800173c:	f883 2020 	strb.w	r2, [r3, #32]

    if(hdma->XferCpltCallback != NULL)
 8001740:	687b      	ldr	r3, [r7, #4]
 8001742:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001744:	2b00      	cmp	r3, #0
 8001746:	d034      	beq.n	80017b2 <HAL_DMA_IRQHandler+0x1e6>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 8001748:	687b      	ldr	r3, [r7, #4]
 800174a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800174c:	6878      	ldr	r0, [r7, #4]
 800174e:	4798      	blx	r3
    if(hdma->XferCpltCallback != NULL)
 8001750:	e02f      	b.n	80017b2 <HAL_DMA_IRQHandler+0x1e6>
    }
  }

  /* Transfer Error Interrupt management **************************************/
  else if (( RESET != (flag_it & (DMA_FLAG_TE1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_TE)))
 8001752:	687b      	ldr	r3, [r7, #4]
 8001754:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001756:	2208      	movs	r2, #8
 8001758:	409a      	lsls	r2, r3
 800175a:	68fb      	ldr	r3, [r7, #12]
 800175c:	4013      	ands	r3, r2
 800175e:	2b00      	cmp	r3, #0
 8001760:	d028      	beq.n	80017b4 <HAL_DMA_IRQHandler+0x1e8>
 8001762:	68bb      	ldr	r3, [r7, #8]
 8001764:	f003 0308 	and.w	r3, r3, #8
 8001768:	2b00      	cmp	r3, #0
 800176a:	d023      	beq.n	80017b4 <HAL_DMA_IRQHandler+0x1e8>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800176c:	687b      	ldr	r3, [r7, #4]
 800176e:	681b      	ldr	r3, [r3, #0]
 8001770:	681a      	ldr	r2, [r3, #0]
 8001772:	687b      	ldr	r3, [r7, #4]
 8001774:	681b      	ldr	r3, [r3, #0]
 8001776:	f022 020e 	bic.w	r2, r2, #14
 800177a:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 800177c:	687b      	ldr	r3, [r7, #4]
 800177e:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8001780:	687b      	ldr	r3, [r7, #4]
 8001782:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001784:	2101      	movs	r1, #1
 8001786:	fa01 f202 	lsl.w	r2, r1, r2
 800178a:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 800178c:	687b      	ldr	r3, [r7, #4]
 800178e:	2201      	movs	r2, #1
 8001790:	639a      	str	r2, [r3, #56]	; 0x38

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8001792:	687b      	ldr	r3, [r7, #4]
 8001794:	2201      	movs	r2, #1
 8001796:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800179a:	687b      	ldr	r3, [r7, #4]
 800179c:	2200      	movs	r2, #0
 800179e:	f883 2020 	strb.w	r2, [r3, #32]

    if (hdma->XferErrorCallback != NULL)
 80017a2:	687b      	ldr	r3, [r7, #4]
 80017a4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80017a6:	2b00      	cmp	r3, #0
 80017a8:	d004      	beq.n	80017b4 <HAL_DMA_IRQHandler+0x1e8>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 80017aa:	687b      	ldr	r3, [r7, #4]
 80017ac:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80017ae:	6878      	ldr	r0, [r7, #4]
 80017b0:	4798      	blx	r3
    }
  }
  return;
 80017b2:	bf00      	nop
 80017b4:	bf00      	nop
}
 80017b6:	3710      	adds	r7, #16
 80017b8:	46bd      	mov	sp, r7
 80017ba:	bd80      	pop	{r7, pc}
 80017bc:	40020008 	.word	0x40020008
 80017c0:	4002001c 	.word	0x4002001c
 80017c4:	40020030 	.word	0x40020030
 80017c8:	40020044 	.word	0x40020044
 80017cc:	40020058 	.word	0x40020058
 80017d0:	4002006c 	.word	0x4002006c
 80017d4:	40020000 	.word	0x40020000

080017d8 <DMA_SetConfig>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80017d8:	b480      	push	{r7}
 80017da:	b085      	sub	sp, #20
 80017dc:	af00      	add	r7, sp, #0
 80017de:	60f8      	str	r0, [r7, #12]
 80017e0:	60b9      	str	r1, [r7, #8]
 80017e2:	607a      	str	r2, [r7, #4]
 80017e4:	603b      	str	r3, [r7, #0]
  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 80017e6:	68fb      	ldr	r3, [r7, #12]
 80017e8:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80017ea:	68fb      	ldr	r3, [r7, #12]
 80017ec:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80017ee:	2101      	movs	r1, #1
 80017f0:	fa01 f202 	lsl.w	r2, r1, r2
 80017f4:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 80017f6:	68fb      	ldr	r3, [r7, #12]
 80017f8:	681b      	ldr	r3, [r3, #0]
 80017fa:	683a      	ldr	r2, [r7, #0]
 80017fc:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 80017fe:	68fb      	ldr	r3, [r7, #12]
 8001800:	685b      	ldr	r3, [r3, #4]
 8001802:	2b10      	cmp	r3, #16
 8001804:	d108      	bne.n	8001818 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 8001806:	68fb      	ldr	r3, [r7, #12]
 8001808:	681b      	ldr	r3, [r3, #0]
 800180a:	687a      	ldr	r2, [r7, #4]
 800180c:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 800180e:	68fb      	ldr	r3, [r7, #12]
 8001810:	681b      	ldr	r3, [r3, #0]
 8001812:	68ba      	ldr	r2, [r7, #8]
 8001814:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 8001816:	e007      	b.n	8001828 <DMA_SetConfig+0x50>
    hdma->Instance->CPAR = SrcAddress;
 8001818:	68fb      	ldr	r3, [r7, #12]
 800181a:	681b      	ldr	r3, [r3, #0]
 800181c:	68ba      	ldr	r2, [r7, #8]
 800181e:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 8001820:	68fb      	ldr	r3, [r7, #12]
 8001822:	681b      	ldr	r3, [r3, #0]
 8001824:	687a      	ldr	r2, [r7, #4]
 8001826:	60da      	str	r2, [r3, #12]
}
 8001828:	bf00      	nop
 800182a:	3714      	adds	r7, #20
 800182c:	46bd      	mov	sp, r7
 800182e:	bc80      	pop	{r7}
 8001830:	4770      	bx	lr
	...

08001834 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001834:	b480      	push	{r7}
 8001836:	b08b      	sub	sp, #44	; 0x2c
 8001838:	af00      	add	r7, sp, #0
 800183a:	6078      	str	r0, [r7, #4]
 800183c:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 800183e:	2300      	movs	r3, #0
 8001840:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 8001842:	2300      	movs	r3, #0
 8001844:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001846:	e169      	b.n	8001b1c <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 8001848:	2201      	movs	r2, #1
 800184a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800184c:	fa02 f303 	lsl.w	r3, r2, r3
 8001850:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8001852:	683b      	ldr	r3, [r7, #0]
 8001854:	681b      	ldr	r3, [r3, #0]
 8001856:	69fa      	ldr	r2, [r7, #28]
 8001858:	4013      	ands	r3, r2
 800185a:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 800185c:	69ba      	ldr	r2, [r7, #24]
 800185e:	69fb      	ldr	r3, [r7, #28]
 8001860:	429a      	cmp	r2, r3
 8001862:	f040 8158 	bne.w	8001b16 <HAL_GPIO_Init+0x2e2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 8001866:	683b      	ldr	r3, [r7, #0]
 8001868:	685b      	ldr	r3, [r3, #4]
 800186a:	4a9a      	ldr	r2, [pc, #616]	; (8001ad4 <HAL_GPIO_Init+0x2a0>)
 800186c:	4293      	cmp	r3, r2
 800186e:	d05e      	beq.n	800192e <HAL_GPIO_Init+0xfa>
 8001870:	4a98      	ldr	r2, [pc, #608]	; (8001ad4 <HAL_GPIO_Init+0x2a0>)
 8001872:	4293      	cmp	r3, r2
 8001874:	d875      	bhi.n	8001962 <HAL_GPIO_Init+0x12e>
 8001876:	4a98      	ldr	r2, [pc, #608]	; (8001ad8 <HAL_GPIO_Init+0x2a4>)
 8001878:	4293      	cmp	r3, r2
 800187a:	d058      	beq.n	800192e <HAL_GPIO_Init+0xfa>
 800187c:	4a96      	ldr	r2, [pc, #600]	; (8001ad8 <HAL_GPIO_Init+0x2a4>)
 800187e:	4293      	cmp	r3, r2
 8001880:	d86f      	bhi.n	8001962 <HAL_GPIO_Init+0x12e>
 8001882:	4a96      	ldr	r2, [pc, #600]	; (8001adc <HAL_GPIO_Init+0x2a8>)
 8001884:	4293      	cmp	r3, r2
 8001886:	d052      	beq.n	800192e <HAL_GPIO_Init+0xfa>
 8001888:	4a94      	ldr	r2, [pc, #592]	; (8001adc <HAL_GPIO_Init+0x2a8>)
 800188a:	4293      	cmp	r3, r2
 800188c:	d869      	bhi.n	8001962 <HAL_GPIO_Init+0x12e>
 800188e:	4a94      	ldr	r2, [pc, #592]	; (8001ae0 <HAL_GPIO_Init+0x2ac>)
 8001890:	4293      	cmp	r3, r2
 8001892:	d04c      	beq.n	800192e <HAL_GPIO_Init+0xfa>
 8001894:	4a92      	ldr	r2, [pc, #584]	; (8001ae0 <HAL_GPIO_Init+0x2ac>)
 8001896:	4293      	cmp	r3, r2
 8001898:	d863      	bhi.n	8001962 <HAL_GPIO_Init+0x12e>
 800189a:	4a92      	ldr	r2, [pc, #584]	; (8001ae4 <HAL_GPIO_Init+0x2b0>)
 800189c:	4293      	cmp	r3, r2
 800189e:	d046      	beq.n	800192e <HAL_GPIO_Init+0xfa>
 80018a0:	4a90      	ldr	r2, [pc, #576]	; (8001ae4 <HAL_GPIO_Init+0x2b0>)
 80018a2:	4293      	cmp	r3, r2
 80018a4:	d85d      	bhi.n	8001962 <HAL_GPIO_Init+0x12e>
 80018a6:	2b12      	cmp	r3, #18
 80018a8:	d82a      	bhi.n	8001900 <HAL_GPIO_Init+0xcc>
 80018aa:	2b12      	cmp	r3, #18
 80018ac:	d859      	bhi.n	8001962 <HAL_GPIO_Init+0x12e>
 80018ae:	a201      	add	r2, pc, #4	; (adr r2, 80018b4 <HAL_GPIO_Init+0x80>)
 80018b0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80018b4:	0800192f 	.word	0x0800192f
 80018b8:	08001909 	.word	0x08001909
 80018bc:	0800191b 	.word	0x0800191b
 80018c0:	0800195d 	.word	0x0800195d
 80018c4:	08001963 	.word	0x08001963
 80018c8:	08001963 	.word	0x08001963
 80018cc:	08001963 	.word	0x08001963
 80018d0:	08001963 	.word	0x08001963
 80018d4:	08001963 	.word	0x08001963
 80018d8:	08001963 	.word	0x08001963
 80018dc:	08001963 	.word	0x08001963
 80018e0:	08001963 	.word	0x08001963
 80018e4:	08001963 	.word	0x08001963
 80018e8:	08001963 	.word	0x08001963
 80018ec:	08001963 	.word	0x08001963
 80018f0:	08001963 	.word	0x08001963
 80018f4:	08001963 	.word	0x08001963
 80018f8:	08001911 	.word	0x08001911
 80018fc:	08001925 	.word	0x08001925
 8001900:	4a79      	ldr	r2, [pc, #484]	; (8001ae8 <HAL_GPIO_Init+0x2b4>)
 8001902:	4293      	cmp	r3, r2
 8001904:	d013      	beq.n	800192e <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 8001906:	e02c      	b.n	8001962 <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8001908:	683b      	ldr	r3, [r7, #0]
 800190a:	68db      	ldr	r3, [r3, #12]
 800190c:	623b      	str	r3, [r7, #32]
          break;
 800190e:	e029      	b.n	8001964 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8001910:	683b      	ldr	r3, [r7, #0]
 8001912:	68db      	ldr	r3, [r3, #12]
 8001914:	3304      	adds	r3, #4
 8001916:	623b      	str	r3, [r7, #32]
          break;
 8001918:	e024      	b.n	8001964 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 800191a:	683b      	ldr	r3, [r7, #0]
 800191c:	68db      	ldr	r3, [r3, #12]
 800191e:	3308      	adds	r3, #8
 8001920:	623b      	str	r3, [r7, #32]
          break;
 8001922:	e01f      	b.n	8001964 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8001924:	683b      	ldr	r3, [r7, #0]
 8001926:	68db      	ldr	r3, [r3, #12]
 8001928:	330c      	adds	r3, #12
 800192a:	623b      	str	r3, [r7, #32]
          break;
 800192c:	e01a      	b.n	8001964 <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 800192e:	683b      	ldr	r3, [r7, #0]
 8001930:	689b      	ldr	r3, [r3, #8]
 8001932:	2b00      	cmp	r3, #0
 8001934:	d102      	bne.n	800193c <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 8001936:	2304      	movs	r3, #4
 8001938:	623b      	str	r3, [r7, #32]
          break;
 800193a:	e013      	b.n	8001964 <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 800193c:	683b      	ldr	r3, [r7, #0]
 800193e:	689b      	ldr	r3, [r3, #8]
 8001940:	2b01      	cmp	r3, #1
 8001942:	d105      	bne.n	8001950 <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8001944:	2308      	movs	r3, #8
 8001946:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8001948:	687b      	ldr	r3, [r7, #4]
 800194a:	69fa      	ldr	r2, [r7, #28]
 800194c:	611a      	str	r2, [r3, #16]
          break;
 800194e:	e009      	b.n	8001964 <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8001950:	2308      	movs	r3, #8
 8001952:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8001954:	687b      	ldr	r3, [r7, #4]
 8001956:	69fa      	ldr	r2, [r7, #28]
 8001958:	615a      	str	r2, [r3, #20]
          break;
 800195a:	e003      	b.n	8001964 <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 800195c:	2300      	movs	r3, #0
 800195e:	623b      	str	r3, [r7, #32]
          break;
 8001960:	e000      	b.n	8001964 <HAL_GPIO_Init+0x130>
          break;
 8001962:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8001964:	69bb      	ldr	r3, [r7, #24]
 8001966:	2bff      	cmp	r3, #255	; 0xff
 8001968:	d801      	bhi.n	800196e <HAL_GPIO_Init+0x13a>
 800196a:	687b      	ldr	r3, [r7, #4]
 800196c:	e001      	b.n	8001972 <HAL_GPIO_Init+0x13e>
 800196e:	687b      	ldr	r3, [r7, #4]
 8001970:	3304      	adds	r3, #4
 8001972:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8001974:	69bb      	ldr	r3, [r7, #24]
 8001976:	2bff      	cmp	r3, #255	; 0xff
 8001978:	d802      	bhi.n	8001980 <HAL_GPIO_Init+0x14c>
 800197a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800197c:	009b      	lsls	r3, r3, #2
 800197e:	e002      	b.n	8001986 <HAL_GPIO_Init+0x152>
 8001980:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001982:	3b08      	subs	r3, #8
 8001984:	009b      	lsls	r3, r3, #2
 8001986:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8001988:	697b      	ldr	r3, [r7, #20]
 800198a:	681a      	ldr	r2, [r3, #0]
 800198c:	210f      	movs	r1, #15
 800198e:	693b      	ldr	r3, [r7, #16]
 8001990:	fa01 f303 	lsl.w	r3, r1, r3
 8001994:	43db      	mvns	r3, r3
 8001996:	401a      	ands	r2, r3
 8001998:	6a39      	ldr	r1, [r7, #32]
 800199a:	693b      	ldr	r3, [r7, #16]
 800199c:	fa01 f303 	lsl.w	r3, r1, r3
 80019a0:	431a      	orrs	r2, r3
 80019a2:	697b      	ldr	r3, [r7, #20]
 80019a4:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 80019a6:	683b      	ldr	r3, [r7, #0]
 80019a8:	685b      	ldr	r3, [r3, #4]
 80019aa:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80019ae:	2b00      	cmp	r3, #0
 80019b0:	f000 80b1 	beq.w	8001b16 <HAL_GPIO_Init+0x2e2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 80019b4:	4b4d      	ldr	r3, [pc, #308]	; (8001aec <HAL_GPIO_Init+0x2b8>)
 80019b6:	699b      	ldr	r3, [r3, #24]
 80019b8:	4a4c      	ldr	r2, [pc, #304]	; (8001aec <HAL_GPIO_Init+0x2b8>)
 80019ba:	f043 0301 	orr.w	r3, r3, #1
 80019be:	6193      	str	r3, [r2, #24]
 80019c0:	4b4a      	ldr	r3, [pc, #296]	; (8001aec <HAL_GPIO_Init+0x2b8>)
 80019c2:	699b      	ldr	r3, [r3, #24]
 80019c4:	f003 0301 	and.w	r3, r3, #1
 80019c8:	60bb      	str	r3, [r7, #8]
 80019ca:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 80019cc:	4a48      	ldr	r2, [pc, #288]	; (8001af0 <HAL_GPIO_Init+0x2bc>)
 80019ce:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80019d0:	089b      	lsrs	r3, r3, #2
 80019d2:	3302      	adds	r3, #2
 80019d4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80019d8:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 80019da:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80019dc:	f003 0303 	and.w	r3, r3, #3
 80019e0:	009b      	lsls	r3, r3, #2
 80019e2:	220f      	movs	r2, #15
 80019e4:	fa02 f303 	lsl.w	r3, r2, r3
 80019e8:	43db      	mvns	r3, r3
 80019ea:	68fa      	ldr	r2, [r7, #12]
 80019ec:	4013      	ands	r3, r2
 80019ee:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 80019f0:	687b      	ldr	r3, [r7, #4]
 80019f2:	4a40      	ldr	r2, [pc, #256]	; (8001af4 <HAL_GPIO_Init+0x2c0>)
 80019f4:	4293      	cmp	r3, r2
 80019f6:	d013      	beq.n	8001a20 <HAL_GPIO_Init+0x1ec>
 80019f8:	687b      	ldr	r3, [r7, #4]
 80019fa:	4a3f      	ldr	r2, [pc, #252]	; (8001af8 <HAL_GPIO_Init+0x2c4>)
 80019fc:	4293      	cmp	r3, r2
 80019fe:	d00d      	beq.n	8001a1c <HAL_GPIO_Init+0x1e8>
 8001a00:	687b      	ldr	r3, [r7, #4]
 8001a02:	4a3e      	ldr	r2, [pc, #248]	; (8001afc <HAL_GPIO_Init+0x2c8>)
 8001a04:	4293      	cmp	r3, r2
 8001a06:	d007      	beq.n	8001a18 <HAL_GPIO_Init+0x1e4>
 8001a08:	687b      	ldr	r3, [r7, #4]
 8001a0a:	4a3d      	ldr	r2, [pc, #244]	; (8001b00 <HAL_GPIO_Init+0x2cc>)
 8001a0c:	4293      	cmp	r3, r2
 8001a0e:	d101      	bne.n	8001a14 <HAL_GPIO_Init+0x1e0>
 8001a10:	2303      	movs	r3, #3
 8001a12:	e006      	b.n	8001a22 <HAL_GPIO_Init+0x1ee>
 8001a14:	2304      	movs	r3, #4
 8001a16:	e004      	b.n	8001a22 <HAL_GPIO_Init+0x1ee>
 8001a18:	2302      	movs	r3, #2
 8001a1a:	e002      	b.n	8001a22 <HAL_GPIO_Init+0x1ee>
 8001a1c:	2301      	movs	r3, #1
 8001a1e:	e000      	b.n	8001a22 <HAL_GPIO_Init+0x1ee>
 8001a20:	2300      	movs	r3, #0
 8001a22:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8001a24:	f002 0203 	and.w	r2, r2, #3
 8001a28:	0092      	lsls	r2, r2, #2
 8001a2a:	4093      	lsls	r3, r2
 8001a2c:	68fa      	ldr	r2, [r7, #12]
 8001a2e:	4313      	orrs	r3, r2
 8001a30:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 8001a32:	492f      	ldr	r1, [pc, #188]	; (8001af0 <HAL_GPIO_Init+0x2bc>)
 8001a34:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001a36:	089b      	lsrs	r3, r3, #2
 8001a38:	3302      	adds	r3, #2
 8001a3a:	68fa      	ldr	r2, [r7, #12]
 8001a3c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8001a40:	683b      	ldr	r3, [r7, #0]
 8001a42:	685b      	ldr	r3, [r3, #4]
 8001a44:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001a48:	2b00      	cmp	r3, #0
 8001a4a:	d006      	beq.n	8001a5a <HAL_GPIO_Init+0x226>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8001a4c:	4b2d      	ldr	r3, [pc, #180]	; (8001b04 <HAL_GPIO_Init+0x2d0>)
 8001a4e:	681a      	ldr	r2, [r3, #0]
 8001a50:	492c      	ldr	r1, [pc, #176]	; (8001b04 <HAL_GPIO_Init+0x2d0>)
 8001a52:	69bb      	ldr	r3, [r7, #24]
 8001a54:	4313      	orrs	r3, r2
 8001a56:	600b      	str	r3, [r1, #0]
 8001a58:	e006      	b.n	8001a68 <HAL_GPIO_Init+0x234>
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8001a5a:	4b2a      	ldr	r3, [pc, #168]	; (8001b04 <HAL_GPIO_Init+0x2d0>)
 8001a5c:	681a      	ldr	r2, [r3, #0]
 8001a5e:	69bb      	ldr	r3, [r7, #24]
 8001a60:	43db      	mvns	r3, r3
 8001a62:	4928      	ldr	r1, [pc, #160]	; (8001b04 <HAL_GPIO_Init+0x2d0>)
 8001a64:	4013      	ands	r3, r2
 8001a66:	600b      	str	r3, [r1, #0]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8001a68:	683b      	ldr	r3, [r7, #0]
 8001a6a:	685b      	ldr	r3, [r3, #4]
 8001a6c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001a70:	2b00      	cmp	r3, #0
 8001a72:	d006      	beq.n	8001a82 <HAL_GPIO_Init+0x24e>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8001a74:	4b23      	ldr	r3, [pc, #140]	; (8001b04 <HAL_GPIO_Init+0x2d0>)
 8001a76:	685a      	ldr	r2, [r3, #4]
 8001a78:	4922      	ldr	r1, [pc, #136]	; (8001b04 <HAL_GPIO_Init+0x2d0>)
 8001a7a:	69bb      	ldr	r3, [r7, #24]
 8001a7c:	4313      	orrs	r3, r2
 8001a7e:	604b      	str	r3, [r1, #4]
 8001a80:	e006      	b.n	8001a90 <HAL_GPIO_Init+0x25c>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 8001a82:	4b20      	ldr	r3, [pc, #128]	; (8001b04 <HAL_GPIO_Init+0x2d0>)
 8001a84:	685a      	ldr	r2, [r3, #4]
 8001a86:	69bb      	ldr	r3, [r7, #24]
 8001a88:	43db      	mvns	r3, r3
 8001a8a:	491e      	ldr	r1, [pc, #120]	; (8001b04 <HAL_GPIO_Init+0x2d0>)
 8001a8c:	4013      	ands	r3, r2
 8001a8e:	604b      	str	r3, [r1, #4]
        }

        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8001a90:	683b      	ldr	r3, [r7, #0]
 8001a92:	685b      	ldr	r3, [r3, #4]
 8001a94:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8001a98:	2b00      	cmp	r3, #0
 8001a9a:	d006      	beq.n	8001aaa <HAL_GPIO_Init+0x276>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8001a9c:	4b19      	ldr	r3, [pc, #100]	; (8001b04 <HAL_GPIO_Init+0x2d0>)
 8001a9e:	689a      	ldr	r2, [r3, #8]
 8001aa0:	4918      	ldr	r1, [pc, #96]	; (8001b04 <HAL_GPIO_Init+0x2d0>)
 8001aa2:	69bb      	ldr	r3, [r7, #24]
 8001aa4:	4313      	orrs	r3, r2
 8001aa6:	608b      	str	r3, [r1, #8]
 8001aa8:	e006      	b.n	8001ab8 <HAL_GPIO_Init+0x284>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 8001aaa:	4b16      	ldr	r3, [pc, #88]	; (8001b04 <HAL_GPIO_Init+0x2d0>)
 8001aac:	689a      	ldr	r2, [r3, #8]
 8001aae:	69bb      	ldr	r3, [r7, #24]
 8001ab0:	43db      	mvns	r3, r3
 8001ab2:	4914      	ldr	r1, [pc, #80]	; (8001b04 <HAL_GPIO_Init+0x2d0>)
 8001ab4:	4013      	ands	r3, r2
 8001ab6:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8001ab8:	683b      	ldr	r3, [r7, #0]
 8001aba:	685b      	ldr	r3, [r3, #4]
 8001abc:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001ac0:	2b00      	cmp	r3, #0
 8001ac2:	d021      	beq.n	8001b08 <HAL_GPIO_Init+0x2d4>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8001ac4:	4b0f      	ldr	r3, [pc, #60]	; (8001b04 <HAL_GPIO_Init+0x2d0>)
 8001ac6:	68da      	ldr	r2, [r3, #12]
 8001ac8:	490e      	ldr	r1, [pc, #56]	; (8001b04 <HAL_GPIO_Init+0x2d0>)
 8001aca:	69bb      	ldr	r3, [r7, #24]
 8001acc:	4313      	orrs	r3, r2
 8001ace:	60cb      	str	r3, [r1, #12]
 8001ad0:	e021      	b.n	8001b16 <HAL_GPIO_Init+0x2e2>
 8001ad2:	bf00      	nop
 8001ad4:	10320000 	.word	0x10320000
 8001ad8:	10310000 	.word	0x10310000
 8001adc:	10220000 	.word	0x10220000
 8001ae0:	10210000 	.word	0x10210000
 8001ae4:	10120000 	.word	0x10120000
 8001ae8:	10110000 	.word	0x10110000
 8001aec:	40021000 	.word	0x40021000
 8001af0:	40010000 	.word	0x40010000
 8001af4:	40010800 	.word	0x40010800
 8001af8:	40010c00 	.word	0x40010c00
 8001afc:	40011000 	.word	0x40011000
 8001b00:	40011400 	.word	0x40011400
 8001b04:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8001b08:	4b0b      	ldr	r3, [pc, #44]	; (8001b38 <HAL_GPIO_Init+0x304>)
 8001b0a:	68da      	ldr	r2, [r3, #12]
 8001b0c:	69bb      	ldr	r3, [r7, #24]
 8001b0e:	43db      	mvns	r3, r3
 8001b10:	4909      	ldr	r1, [pc, #36]	; (8001b38 <HAL_GPIO_Init+0x304>)
 8001b12:	4013      	ands	r3, r2
 8001b14:	60cb      	str	r3, [r1, #12]
        }
      }
    }

	position++;
 8001b16:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001b18:	3301      	adds	r3, #1
 8001b1a:	627b      	str	r3, [r7, #36]	; 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001b1c:	683b      	ldr	r3, [r7, #0]
 8001b1e:	681a      	ldr	r2, [r3, #0]
 8001b20:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001b22:	fa22 f303 	lsr.w	r3, r2, r3
 8001b26:	2b00      	cmp	r3, #0
 8001b28:	f47f ae8e 	bne.w	8001848 <HAL_GPIO_Init+0x14>
  }
}
 8001b2c:	bf00      	nop
 8001b2e:	bf00      	nop
 8001b30:	372c      	adds	r7, #44	; 0x2c
 8001b32:	46bd      	mov	sp, r7
 8001b34:	bc80      	pop	{r7}
 8001b36:	4770      	bx	lr
 8001b38:	40010400 	.word	0x40010400

08001b3c <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001b3c:	b480      	push	{r7}
 8001b3e:	b083      	sub	sp, #12
 8001b40:	af00      	add	r7, sp, #0
 8001b42:	6078      	str	r0, [r7, #4]
 8001b44:	460b      	mov	r3, r1
 8001b46:	807b      	strh	r3, [r7, #2]
 8001b48:	4613      	mov	r3, r2
 8001b4a:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8001b4c:	787b      	ldrb	r3, [r7, #1]
 8001b4e:	2b00      	cmp	r3, #0
 8001b50:	d003      	beq.n	8001b5a <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8001b52:	887a      	ldrh	r2, [r7, #2]
 8001b54:	687b      	ldr	r3, [r7, #4]
 8001b56:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 8001b58:	e003      	b.n	8001b62 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 8001b5a:	887b      	ldrh	r3, [r7, #2]
 8001b5c:	041a      	lsls	r2, r3, #16
 8001b5e:	687b      	ldr	r3, [r7, #4]
 8001b60:	611a      	str	r2, [r3, #16]
}
 8001b62:	bf00      	nop
 8001b64:	370c      	adds	r7, #12
 8001b66:	46bd      	mov	sp, r7
 8001b68:	bc80      	pop	{r7}
 8001b6a:	4770      	bx	lr

08001b6c <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin: Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8001b6c:	b580      	push	{r7, lr}
 8001b6e:	b082      	sub	sp, #8
 8001b70:	af00      	add	r7, sp, #0
 8001b72:	4603      	mov	r3, r0
 8001b74:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if (__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 8001b76:	4b08      	ldr	r3, [pc, #32]	; (8001b98 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8001b78:	695a      	ldr	r2, [r3, #20]
 8001b7a:	88fb      	ldrh	r3, [r7, #6]
 8001b7c:	4013      	ands	r3, r2
 8001b7e:	2b00      	cmp	r3, #0
 8001b80:	d006      	beq.n	8001b90 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8001b82:	4a05      	ldr	r2, [pc, #20]	; (8001b98 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8001b84:	88fb      	ldrh	r3, [r7, #6]
 8001b86:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8001b88:	88fb      	ldrh	r3, [r7, #6]
 8001b8a:	4618      	mov	r0, r3
 8001b8c:	f000 f806 	bl	8001b9c <HAL_GPIO_EXTI_Callback>
  }
}
 8001b90:	bf00      	nop
 8001b92:	3708      	adds	r7, #8
 8001b94:	46bd      	mov	sp, r7
 8001b96:	bd80      	pop	{r7, pc}
 8001b98:	40010400 	.word	0x40010400

08001b9c <HAL_GPIO_EXTI_Callback>:
  * @brief  EXTI line detection callbacks.
  * @param  GPIO_Pin: Specifies the pins connected EXTI line
  * @retval None
  */
__weak void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 8001b9c:	b480      	push	{r7}
 8001b9e:	b083      	sub	sp, #12
 8001ba0:	af00      	add	r7, sp, #0
 8001ba2:	4603      	mov	r3, r0
 8001ba4:	80fb      	strh	r3, [r7, #6]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(GPIO_Pin);
  /* NOTE: This function Should not be modified, when the callback is needed,
           the HAL_GPIO_EXTI_Callback could be implemented in the user file
   */
}
 8001ba6:	bf00      	nop
 8001ba8:	370c      	adds	r7, #12
 8001baa:	46bd      	mov	sp, r7
 8001bac:	bc80      	pop	{r7}
 8001bae:	4770      	bx	lr

08001bb0 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001bb0:	b580      	push	{r7, lr}
 8001bb2:	b086      	sub	sp, #24
 8001bb4:	af00      	add	r7, sp, #0
 8001bb6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8001bb8:	687b      	ldr	r3, [r7, #4]
 8001bba:	2b00      	cmp	r3, #0
 8001bbc:	d101      	bne.n	8001bc2 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8001bbe:	2301      	movs	r3, #1
 8001bc0:	e272      	b.n	80020a8 <HAL_RCC_OscConfig+0x4f8>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001bc2:	687b      	ldr	r3, [r7, #4]
 8001bc4:	681b      	ldr	r3, [r3, #0]
 8001bc6:	f003 0301 	and.w	r3, r3, #1
 8001bca:	2b00      	cmp	r3, #0
 8001bcc:	f000 8087 	beq.w	8001cde <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8001bd0:	4b92      	ldr	r3, [pc, #584]	; (8001e1c <HAL_RCC_OscConfig+0x26c>)
 8001bd2:	685b      	ldr	r3, [r3, #4]
 8001bd4:	f003 030c 	and.w	r3, r3, #12
 8001bd8:	2b04      	cmp	r3, #4
 8001bda:	d00c      	beq.n	8001bf6 <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8001bdc:	4b8f      	ldr	r3, [pc, #572]	; (8001e1c <HAL_RCC_OscConfig+0x26c>)
 8001bde:	685b      	ldr	r3, [r3, #4]
 8001be0:	f003 030c 	and.w	r3, r3, #12
 8001be4:	2b08      	cmp	r3, #8
 8001be6:	d112      	bne.n	8001c0e <HAL_RCC_OscConfig+0x5e>
 8001be8:	4b8c      	ldr	r3, [pc, #560]	; (8001e1c <HAL_RCC_OscConfig+0x26c>)
 8001bea:	685b      	ldr	r3, [r3, #4]
 8001bec:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001bf0:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001bf4:	d10b      	bne.n	8001c0e <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001bf6:	4b89      	ldr	r3, [pc, #548]	; (8001e1c <HAL_RCC_OscConfig+0x26c>)
 8001bf8:	681b      	ldr	r3, [r3, #0]
 8001bfa:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001bfe:	2b00      	cmp	r3, #0
 8001c00:	d06c      	beq.n	8001cdc <HAL_RCC_OscConfig+0x12c>
 8001c02:	687b      	ldr	r3, [r7, #4]
 8001c04:	685b      	ldr	r3, [r3, #4]
 8001c06:	2b00      	cmp	r3, #0
 8001c08:	d168      	bne.n	8001cdc <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 8001c0a:	2301      	movs	r3, #1
 8001c0c:	e24c      	b.n	80020a8 <HAL_RCC_OscConfig+0x4f8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001c0e:	687b      	ldr	r3, [r7, #4]
 8001c10:	685b      	ldr	r3, [r3, #4]
 8001c12:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001c16:	d106      	bne.n	8001c26 <HAL_RCC_OscConfig+0x76>
 8001c18:	4b80      	ldr	r3, [pc, #512]	; (8001e1c <HAL_RCC_OscConfig+0x26c>)
 8001c1a:	681b      	ldr	r3, [r3, #0]
 8001c1c:	4a7f      	ldr	r2, [pc, #508]	; (8001e1c <HAL_RCC_OscConfig+0x26c>)
 8001c1e:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001c22:	6013      	str	r3, [r2, #0]
 8001c24:	e02e      	b.n	8001c84 <HAL_RCC_OscConfig+0xd4>
 8001c26:	687b      	ldr	r3, [r7, #4]
 8001c28:	685b      	ldr	r3, [r3, #4]
 8001c2a:	2b00      	cmp	r3, #0
 8001c2c:	d10c      	bne.n	8001c48 <HAL_RCC_OscConfig+0x98>
 8001c2e:	4b7b      	ldr	r3, [pc, #492]	; (8001e1c <HAL_RCC_OscConfig+0x26c>)
 8001c30:	681b      	ldr	r3, [r3, #0]
 8001c32:	4a7a      	ldr	r2, [pc, #488]	; (8001e1c <HAL_RCC_OscConfig+0x26c>)
 8001c34:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8001c38:	6013      	str	r3, [r2, #0]
 8001c3a:	4b78      	ldr	r3, [pc, #480]	; (8001e1c <HAL_RCC_OscConfig+0x26c>)
 8001c3c:	681b      	ldr	r3, [r3, #0]
 8001c3e:	4a77      	ldr	r2, [pc, #476]	; (8001e1c <HAL_RCC_OscConfig+0x26c>)
 8001c40:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8001c44:	6013      	str	r3, [r2, #0]
 8001c46:	e01d      	b.n	8001c84 <HAL_RCC_OscConfig+0xd4>
 8001c48:	687b      	ldr	r3, [r7, #4]
 8001c4a:	685b      	ldr	r3, [r3, #4]
 8001c4c:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8001c50:	d10c      	bne.n	8001c6c <HAL_RCC_OscConfig+0xbc>
 8001c52:	4b72      	ldr	r3, [pc, #456]	; (8001e1c <HAL_RCC_OscConfig+0x26c>)
 8001c54:	681b      	ldr	r3, [r3, #0]
 8001c56:	4a71      	ldr	r2, [pc, #452]	; (8001e1c <HAL_RCC_OscConfig+0x26c>)
 8001c58:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8001c5c:	6013      	str	r3, [r2, #0]
 8001c5e:	4b6f      	ldr	r3, [pc, #444]	; (8001e1c <HAL_RCC_OscConfig+0x26c>)
 8001c60:	681b      	ldr	r3, [r3, #0]
 8001c62:	4a6e      	ldr	r2, [pc, #440]	; (8001e1c <HAL_RCC_OscConfig+0x26c>)
 8001c64:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001c68:	6013      	str	r3, [r2, #0]
 8001c6a:	e00b      	b.n	8001c84 <HAL_RCC_OscConfig+0xd4>
 8001c6c:	4b6b      	ldr	r3, [pc, #428]	; (8001e1c <HAL_RCC_OscConfig+0x26c>)
 8001c6e:	681b      	ldr	r3, [r3, #0]
 8001c70:	4a6a      	ldr	r2, [pc, #424]	; (8001e1c <HAL_RCC_OscConfig+0x26c>)
 8001c72:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8001c76:	6013      	str	r3, [r2, #0]
 8001c78:	4b68      	ldr	r3, [pc, #416]	; (8001e1c <HAL_RCC_OscConfig+0x26c>)
 8001c7a:	681b      	ldr	r3, [r3, #0]
 8001c7c:	4a67      	ldr	r2, [pc, #412]	; (8001e1c <HAL_RCC_OscConfig+0x26c>)
 8001c7e:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8001c82:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8001c84:	687b      	ldr	r3, [r7, #4]
 8001c86:	685b      	ldr	r3, [r3, #4]
 8001c88:	2b00      	cmp	r3, #0
 8001c8a:	d013      	beq.n	8001cb4 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001c8c:	f7ff f9f8 	bl	8001080 <HAL_GetTick>
 8001c90:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001c92:	e008      	b.n	8001ca6 <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001c94:	f7ff f9f4 	bl	8001080 <HAL_GetTick>
 8001c98:	4602      	mov	r2, r0
 8001c9a:	693b      	ldr	r3, [r7, #16]
 8001c9c:	1ad3      	subs	r3, r2, r3
 8001c9e:	2b64      	cmp	r3, #100	; 0x64
 8001ca0:	d901      	bls.n	8001ca6 <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 8001ca2:	2303      	movs	r3, #3
 8001ca4:	e200      	b.n	80020a8 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001ca6:	4b5d      	ldr	r3, [pc, #372]	; (8001e1c <HAL_RCC_OscConfig+0x26c>)
 8001ca8:	681b      	ldr	r3, [r3, #0]
 8001caa:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001cae:	2b00      	cmp	r3, #0
 8001cb0:	d0f0      	beq.n	8001c94 <HAL_RCC_OscConfig+0xe4>
 8001cb2:	e014      	b.n	8001cde <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001cb4:	f7ff f9e4 	bl	8001080 <HAL_GetTick>
 8001cb8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001cba:	e008      	b.n	8001cce <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001cbc:	f7ff f9e0 	bl	8001080 <HAL_GetTick>
 8001cc0:	4602      	mov	r2, r0
 8001cc2:	693b      	ldr	r3, [r7, #16]
 8001cc4:	1ad3      	subs	r3, r2, r3
 8001cc6:	2b64      	cmp	r3, #100	; 0x64
 8001cc8:	d901      	bls.n	8001cce <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 8001cca:	2303      	movs	r3, #3
 8001ccc:	e1ec      	b.n	80020a8 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001cce:	4b53      	ldr	r3, [pc, #332]	; (8001e1c <HAL_RCC_OscConfig+0x26c>)
 8001cd0:	681b      	ldr	r3, [r3, #0]
 8001cd2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001cd6:	2b00      	cmp	r3, #0
 8001cd8:	d1f0      	bne.n	8001cbc <HAL_RCC_OscConfig+0x10c>
 8001cda:	e000      	b.n	8001cde <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001cdc:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001cde:	687b      	ldr	r3, [r7, #4]
 8001ce0:	681b      	ldr	r3, [r3, #0]
 8001ce2:	f003 0302 	and.w	r3, r3, #2
 8001ce6:	2b00      	cmp	r3, #0
 8001ce8:	d063      	beq.n	8001db2 <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8001cea:	4b4c      	ldr	r3, [pc, #304]	; (8001e1c <HAL_RCC_OscConfig+0x26c>)
 8001cec:	685b      	ldr	r3, [r3, #4]
 8001cee:	f003 030c 	and.w	r3, r3, #12
 8001cf2:	2b00      	cmp	r3, #0
 8001cf4:	d00b      	beq.n	8001d0e <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8001cf6:	4b49      	ldr	r3, [pc, #292]	; (8001e1c <HAL_RCC_OscConfig+0x26c>)
 8001cf8:	685b      	ldr	r3, [r3, #4]
 8001cfa:	f003 030c 	and.w	r3, r3, #12
 8001cfe:	2b08      	cmp	r3, #8
 8001d00:	d11c      	bne.n	8001d3c <HAL_RCC_OscConfig+0x18c>
 8001d02:	4b46      	ldr	r3, [pc, #280]	; (8001e1c <HAL_RCC_OscConfig+0x26c>)
 8001d04:	685b      	ldr	r3, [r3, #4]
 8001d06:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001d0a:	2b00      	cmp	r3, #0
 8001d0c:	d116      	bne.n	8001d3c <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001d0e:	4b43      	ldr	r3, [pc, #268]	; (8001e1c <HAL_RCC_OscConfig+0x26c>)
 8001d10:	681b      	ldr	r3, [r3, #0]
 8001d12:	f003 0302 	and.w	r3, r3, #2
 8001d16:	2b00      	cmp	r3, #0
 8001d18:	d005      	beq.n	8001d26 <HAL_RCC_OscConfig+0x176>
 8001d1a:	687b      	ldr	r3, [r7, #4]
 8001d1c:	691b      	ldr	r3, [r3, #16]
 8001d1e:	2b01      	cmp	r3, #1
 8001d20:	d001      	beq.n	8001d26 <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 8001d22:	2301      	movs	r3, #1
 8001d24:	e1c0      	b.n	80020a8 <HAL_RCC_OscConfig+0x4f8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001d26:	4b3d      	ldr	r3, [pc, #244]	; (8001e1c <HAL_RCC_OscConfig+0x26c>)
 8001d28:	681b      	ldr	r3, [r3, #0]
 8001d2a:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8001d2e:	687b      	ldr	r3, [r7, #4]
 8001d30:	695b      	ldr	r3, [r3, #20]
 8001d32:	00db      	lsls	r3, r3, #3
 8001d34:	4939      	ldr	r1, [pc, #228]	; (8001e1c <HAL_RCC_OscConfig+0x26c>)
 8001d36:	4313      	orrs	r3, r2
 8001d38:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001d3a:	e03a      	b.n	8001db2 <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8001d3c:	687b      	ldr	r3, [r7, #4]
 8001d3e:	691b      	ldr	r3, [r3, #16]
 8001d40:	2b00      	cmp	r3, #0
 8001d42:	d020      	beq.n	8001d86 <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8001d44:	4b36      	ldr	r3, [pc, #216]	; (8001e20 <HAL_RCC_OscConfig+0x270>)
 8001d46:	2201      	movs	r2, #1
 8001d48:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001d4a:	f7ff f999 	bl	8001080 <HAL_GetTick>
 8001d4e:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001d50:	e008      	b.n	8001d64 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001d52:	f7ff f995 	bl	8001080 <HAL_GetTick>
 8001d56:	4602      	mov	r2, r0
 8001d58:	693b      	ldr	r3, [r7, #16]
 8001d5a:	1ad3      	subs	r3, r2, r3
 8001d5c:	2b02      	cmp	r3, #2
 8001d5e:	d901      	bls.n	8001d64 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8001d60:	2303      	movs	r3, #3
 8001d62:	e1a1      	b.n	80020a8 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001d64:	4b2d      	ldr	r3, [pc, #180]	; (8001e1c <HAL_RCC_OscConfig+0x26c>)
 8001d66:	681b      	ldr	r3, [r3, #0]
 8001d68:	f003 0302 	and.w	r3, r3, #2
 8001d6c:	2b00      	cmp	r3, #0
 8001d6e:	d0f0      	beq.n	8001d52 <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001d70:	4b2a      	ldr	r3, [pc, #168]	; (8001e1c <HAL_RCC_OscConfig+0x26c>)
 8001d72:	681b      	ldr	r3, [r3, #0]
 8001d74:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8001d78:	687b      	ldr	r3, [r7, #4]
 8001d7a:	695b      	ldr	r3, [r3, #20]
 8001d7c:	00db      	lsls	r3, r3, #3
 8001d7e:	4927      	ldr	r1, [pc, #156]	; (8001e1c <HAL_RCC_OscConfig+0x26c>)
 8001d80:	4313      	orrs	r3, r2
 8001d82:	600b      	str	r3, [r1, #0]
 8001d84:	e015      	b.n	8001db2 <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8001d86:	4b26      	ldr	r3, [pc, #152]	; (8001e20 <HAL_RCC_OscConfig+0x270>)
 8001d88:	2200      	movs	r2, #0
 8001d8a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001d8c:	f7ff f978 	bl	8001080 <HAL_GetTick>
 8001d90:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001d92:	e008      	b.n	8001da6 <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001d94:	f7ff f974 	bl	8001080 <HAL_GetTick>
 8001d98:	4602      	mov	r2, r0
 8001d9a:	693b      	ldr	r3, [r7, #16]
 8001d9c:	1ad3      	subs	r3, r2, r3
 8001d9e:	2b02      	cmp	r3, #2
 8001da0:	d901      	bls.n	8001da6 <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 8001da2:	2303      	movs	r3, #3
 8001da4:	e180      	b.n	80020a8 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001da6:	4b1d      	ldr	r3, [pc, #116]	; (8001e1c <HAL_RCC_OscConfig+0x26c>)
 8001da8:	681b      	ldr	r3, [r3, #0]
 8001daa:	f003 0302 	and.w	r3, r3, #2
 8001dae:	2b00      	cmp	r3, #0
 8001db0:	d1f0      	bne.n	8001d94 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001db2:	687b      	ldr	r3, [r7, #4]
 8001db4:	681b      	ldr	r3, [r3, #0]
 8001db6:	f003 0308 	and.w	r3, r3, #8
 8001dba:	2b00      	cmp	r3, #0
 8001dbc:	d03a      	beq.n	8001e34 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8001dbe:	687b      	ldr	r3, [r7, #4]
 8001dc0:	699b      	ldr	r3, [r3, #24]
 8001dc2:	2b00      	cmp	r3, #0
 8001dc4:	d019      	beq.n	8001dfa <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8001dc6:	4b17      	ldr	r3, [pc, #92]	; (8001e24 <HAL_RCC_OscConfig+0x274>)
 8001dc8:	2201      	movs	r2, #1
 8001dca:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001dcc:	f7ff f958 	bl	8001080 <HAL_GetTick>
 8001dd0:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001dd2:	e008      	b.n	8001de6 <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001dd4:	f7ff f954 	bl	8001080 <HAL_GetTick>
 8001dd8:	4602      	mov	r2, r0
 8001dda:	693b      	ldr	r3, [r7, #16]
 8001ddc:	1ad3      	subs	r3, r2, r3
 8001dde:	2b02      	cmp	r3, #2
 8001de0:	d901      	bls.n	8001de6 <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 8001de2:	2303      	movs	r3, #3
 8001de4:	e160      	b.n	80020a8 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001de6:	4b0d      	ldr	r3, [pc, #52]	; (8001e1c <HAL_RCC_OscConfig+0x26c>)
 8001de8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001dea:	f003 0302 	and.w	r3, r3, #2
 8001dee:	2b00      	cmp	r3, #0
 8001df0:	d0f0      	beq.n	8001dd4 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 8001df2:	2001      	movs	r0, #1
 8001df4:	f000 fad8 	bl	80023a8 <RCC_Delay>
 8001df8:	e01c      	b.n	8001e34 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8001dfa:	4b0a      	ldr	r3, [pc, #40]	; (8001e24 <HAL_RCC_OscConfig+0x274>)
 8001dfc:	2200      	movs	r2, #0
 8001dfe:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001e00:	f7ff f93e 	bl	8001080 <HAL_GetTick>
 8001e04:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001e06:	e00f      	b.n	8001e28 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001e08:	f7ff f93a 	bl	8001080 <HAL_GetTick>
 8001e0c:	4602      	mov	r2, r0
 8001e0e:	693b      	ldr	r3, [r7, #16]
 8001e10:	1ad3      	subs	r3, r2, r3
 8001e12:	2b02      	cmp	r3, #2
 8001e14:	d908      	bls.n	8001e28 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 8001e16:	2303      	movs	r3, #3
 8001e18:	e146      	b.n	80020a8 <HAL_RCC_OscConfig+0x4f8>
 8001e1a:	bf00      	nop
 8001e1c:	40021000 	.word	0x40021000
 8001e20:	42420000 	.word	0x42420000
 8001e24:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001e28:	4b92      	ldr	r3, [pc, #584]	; (8002074 <HAL_RCC_OscConfig+0x4c4>)
 8001e2a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001e2c:	f003 0302 	and.w	r3, r3, #2
 8001e30:	2b00      	cmp	r3, #0
 8001e32:	d1e9      	bne.n	8001e08 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001e34:	687b      	ldr	r3, [r7, #4]
 8001e36:	681b      	ldr	r3, [r3, #0]
 8001e38:	f003 0304 	and.w	r3, r3, #4
 8001e3c:	2b00      	cmp	r3, #0
 8001e3e:	f000 80a6 	beq.w	8001f8e <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 8001e42:	2300      	movs	r3, #0
 8001e44:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8001e46:	4b8b      	ldr	r3, [pc, #556]	; (8002074 <HAL_RCC_OscConfig+0x4c4>)
 8001e48:	69db      	ldr	r3, [r3, #28]
 8001e4a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001e4e:	2b00      	cmp	r3, #0
 8001e50:	d10d      	bne.n	8001e6e <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001e52:	4b88      	ldr	r3, [pc, #544]	; (8002074 <HAL_RCC_OscConfig+0x4c4>)
 8001e54:	69db      	ldr	r3, [r3, #28]
 8001e56:	4a87      	ldr	r2, [pc, #540]	; (8002074 <HAL_RCC_OscConfig+0x4c4>)
 8001e58:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001e5c:	61d3      	str	r3, [r2, #28]
 8001e5e:	4b85      	ldr	r3, [pc, #532]	; (8002074 <HAL_RCC_OscConfig+0x4c4>)
 8001e60:	69db      	ldr	r3, [r3, #28]
 8001e62:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001e66:	60bb      	str	r3, [r7, #8]
 8001e68:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8001e6a:	2301      	movs	r3, #1
 8001e6c:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001e6e:	4b82      	ldr	r3, [pc, #520]	; (8002078 <HAL_RCC_OscConfig+0x4c8>)
 8001e70:	681b      	ldr	r3, [r3, #0]
 8001e72:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001e76:	2b00      	cmp	r3, #0
 8001e78:	d118      	bne.n	8001eac <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8001e7a:	4b7f      	ldr	r3, [pc, #508]	; (8002078 <HAL_RCC_OscConfig+0x4c8>)
 8001e7c:	681b      	ldr	r3, [r3, #0]
 8001e7e:	4a7e      	ldr	r2, [pc, #504]	; (8002078 <HAL_RCC_OscConfig+0x4c8>)
 8001e80:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001e84:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8001e86:	f7ff f8fb 	bl	8001080 <HAL_GetTick>
 8001e8a:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001e8c:	e008      	b.n	8001ea0 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001e8e:	f7ff f8f7 	bl	8001080 <HAL_GetTick>
 8001e92:	4602      	mov	r2, r0
 8001e94:	693b      	ldr	r3, [r7, #16]
 8001e96:	1ad3      	subs	r3, r2, r3
 8001e98:	2b64      	cmp	r3, #100	; 0x64
 8001e9a:	d901      	bls.n	8001ea0 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 8001e9c:	2303      	movs	r3, #3
 8001e9e:	e103      	b.n	80020a8 <HAL_RCC_OscConfig+0x4f8>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001ea0:	4b75      	ldr	r3, [pc, #468]	; (8002078 <HAL_RCC_OscConfig+0x4c8>)
 8001ea2:	681b      	ldr	r3, [r3, #0]
 8001ea4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001ea8:	2b00      	cmp	r3, #0
 8001eaa:	d0f0      	beq.n	8001e8e <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001eac:	687b      	ldr	r3, [r7, #4]
 8001eae:	68db      	ldr	r3, [r3, #12]
 8001eb0:	2b01      	cmp	r3, #1
 8001eb2:	d106      	bne.n	8001ec2 <HAL_RCC_OscConfig+0x312>
 8001eb4:	4b6f      	ldr	r3, [pc, #444]	; (8002074 <HAL_RCC_OscConfig+0x4c4>)
 8001eb6:	6a1b      	ldr	r3, [r3, #32]
 8001eb8:	4a6e      	ldr	r2, [pc, #440]	; (8002074 <HAL_RCC_OscConfig+0x4c4>)
 8001eba:	f043 0301 	orr.w	r3, r3, #1
 8001ebe:	6213      	str	r3, [r2, #32]
 8001ec0:	e02d      	b.n	8001f1e <HAL_RCC_OscConfig+0x36e>
 8001ec2:	687b      	ldr	r3, [r7, #4]
 8001ec4:	68db      	ldr	r3, [r3, #12]
 8001ec6:	2b00      	cmp	r3, #0
 8001ec8:	d10c      	bne.n	8001ee4 <HAL_RCC_OscConfig+0x334>
 8001eca:	4b6a      	ldr	r3, [pc, #424]	; (8002074 <HAL_RCC_OscConfig+0x4c4>)
 8001ecc:	6a1b      	ldr	r3, [r3, #32]
 8001ece:	4a69      	ldr	r2, [pc, #420]	; (8002074 <HAL_RCC_OscConfig+0x4c4>)
 8001ed0:	f023 0301 	bic.w	r3, r3, #1
 8001ed4:	6213      	str	r3, [r2, #32]
 8001ed6:	4b67      	ldr	r3, [pc, #412]	; (8002074 <HAL_RCC_OscConfig+0x4c4>)
 8001ed8:	6a1b      	ldr	r3, [r3, #32]
 8001eda:	4a66      	ldr	r2, [pc, #408]	; (8002074 <HAL_RCC_OscConfig+0x4c4>)
 8001edc:	f023 0304 	bic.w	r3, r3, #4
 8001ee0:	6213      	str	r3, [r2, #32]
 8001ee2:	e01c      	b.n	8001f1e <HAL_RCC_OscConfig+0x36e>
 8001ee4:	687b      	ldr	r3, [r7, #4]
 8001ee6:	68db      	ldr	r3, [r3, #12]
 8001ee8:	2b05      	cmp	r3, #5
 8001eea:	d10c      	bne.n	8001f06 <HAL_RCC_OscConfig+0x356>
 8001eec:	4b61      	ldr	r3, [pc, #388]	; (8002074 <HAL_RCC_OscConfig+0x4c4>)
 8001eee:	6a1b      	ldr	r3, [r3, #32]
 8001ef0:	4a60      	ldr	r2, [pc, #384]	; (8002074 <HAL_RCC_OscConfig+0x4c4>)
 8001ef2:	f043 0304 	orr.w	r3, r3, #4
 8001ef6:	6213      	str	r3, [r2, #32]
 8001ef8:	4b5e      	ldr	r3, [pc, #376]	; (8002074 <HAL_RCC_OscConfig+0x4c4>)
 8001efa:	6a1b      	ldr	r3, [r3, #32]
 8001efc:	4a5d      	ldr	r2, [pc, #372]	; (8002074 <HAL_RCC_OscConfig+0x4c4>)
 8001efe:	f043 0301 	orr.w	r3, r3, #1
 8001f02:	6213      	str	r3, [r2, #32]
 8001f04:	e00b      	b.n	8001f1e <HAL_RCC_OscConfig+0x36e>
 8001f06:	4b5b      	ldr	r3, [pc, #364]	; (8002074 <HAL_RCC_OscConfig+0x4c4>)
 8001f08:	6a1b      	ldr	r3, [r3, #32]
 8001f0a:	4a5a      	ldr	r2, [pc, #360]	; (8002074 <HAL_RCC_OscConfig+0x4c4>)
 8001f0c:	f023 0301 	bic.w	r3, r3, #1
 8001f10:	6213      	str	r3, [r2, #32]
 8001f12:	4b58      	ldr	r3, [pc, #352]	; (8002074 <HAL_RCC_OscConfig+0x4c4>)
 8001f14:	6a1b      	ldr	r3, [r3, #32]
 8001f16:	4a57      	ldr	r2, [pc, #348]	; (8002074 <HAL_RCC_OscConfig+0x4c4>)
 8001f18:	f023 0304 	bic.w	r3, r3, #4
 8001f1c:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8001f1e:	687b      	ldr	r3, [r7, #4]
 8001f20:	68db      	ldr	r3, [r3, #12]
 8001f22:	2b00      	cmp	r3, #0
 8001f24:	d015      	beq.n	8001f52 <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001f26:	f7ff f8ab 	bl	8001080 <HAL_GetTick>
 8001f2a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001f2c:	e00a      	b.n	8001f44 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001f2e:	f7ff f8a7 	bl	8001080 <HAL_GetTick>
 8001f32:	4602      	mov	r2, r0
 8001f34:	693b      	ldr	r3, [r7, #16]
 8001f36:	1ad3      	subs	r3, r2, r3
 8001f38:	f241 3288 	movw	r2, #5000	; 0x1388
 8001f3c:	4293      	cmp	r3, r2
 8001f3e:	d901      	bls.n	8001f44 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 8001f40:	2303      	movs	r3, #3
 8001f42:	e0b1      	b.n	80020a8 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001f44:	4b4b      	ldr	r3, [pc, #300]	; (8002074 <HAL_RCC_OscConfig+0x4c4>)
 8001f46:	6a1b      	ldr	r3, [r3, #32]
 8001f48:	f003 0302 	and.w	r3, r3, #2
 8001f4c:	2b00      	cmp	r3, #0
 8001f4e:	d0ee      	beq.n	8001f2e <HAL_RCC_OscConfig+0x37e>
 8001f50:	e014      	b.n	8001f7c <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001f52:	f7ff f895 	bl	8001080 <HAL_GetTick>
 8001f56:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001f58:	e00a      	b.n	8001f70 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001f5a:	f7ff f891 	bl	8001080 <HAL_GetTick>
 8001f5e:	4602      	mov	r2, r0
 8001f60:	693b      	ldr	r3, [r7, #16]
 8001f62:	1ad3      	subs	r3, r2, r3
 8001f64:	f241 3288 	movw	r2, #5000	; 0x1388
 8001f68:	4293      	cmp	r3, r2
 8001f6a:	d901      	bls.n	8001f70 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 8001f6c:	2303      	movs	r3, #3
 8001f6e:	e09b      	b.n	80020a8 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001f70:	4b40      	ldr	r3, [pc, #256]	; (8002074 <HAL_RCC_OscConfig+0x4c4>)
 8001f72:	6a1b      	ldr	r3, [r3, #32]
 8001f74:	f003 0302 	and.w	r3, r3, #2
 8001f78:	2b00      	cmp	r3, #0
 8001f7a:	d1ee      	bne.n	8001f5a <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8001f7c:	7dfb      	ldrb	r3, [r7, #23]
 8001f7e:	2b01      	cmp	r3, #1
 8001f80:	d105      	bne.n	8001f8e <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001f82:	4b3c      	ldr	r3, [pc, #240]	; (8002074 <HAL_RCC_OscConfig+0x4c4>)
 8001f84:	69db      	ldr	r3, [r3, #28]
 8001f86:	4a3b      	ldr	r2, [pc, #236]	; (8002074 <HAL_RCC_OscConfig+0x4c4>)
 8001f88:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8001f8c:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8001f8e:	687b      	ldr	r3, [r7, #4]
 8001f90:	69db      	ldr	r3, [r3, #28]
 8001f92:	2b00      	cmp	r3, #0
 8001f94:	f000 8087 	beq.w	80020a6 <HAL_RCC_OscConfig+0x4f6>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8001f98:	4b36      	ldr	r3, [pc, #216]	; (8002074 <HAL_RCC_OscConfig+0x4c4>)
 8001f9a:	685b      	ldr	r3, [r3, #4]
 8001f9c:	f003 030c 	and.w	r3, r3, #12
 8001fa0:	2b08      	cmp	r3, #8
 8001fa2:	d061      	beq.n	8002068 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8001fa4:	687b      	ldr	r3, [r7, #4]
 8001fa6:	69db      	ldr	r3, [r3, #28]
 8001fa8:	2b02      	cmp	r3, #2
 8001faa:	d146      	bne.n	800203a <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001fac:	4b33      	ldr	r3, [pc, #204]	; (800207c <HAL_RCC_OscConfig+0x4cc>)
 8001fae:	2200      	movs	r2, #0
 8001fb0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001fb2:	f7ff f865 	bl	8001080 <HAL_GetTick>
 8001fb6:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001fb8:	e008      	b.n	8001fcc <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001fba:	f7ff f861 	bl	8001080 <HAL_GetTick>
 8001fbe:	4602      	mov	r2, r0
 8001fc0:	693b      	ldr	r3, [r7, #16]
 8001fc2:	1ad3      	subs	r3, r2, r3
 8001fc4:	2b02      	cmp	r3, #2
 8001fc6:	d901      	bls.n	8001fcc <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 8001fc8:	2303      	movs	r3, #3
 8001fca:	e06d      	b.n	80020a8 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001fcc:	4b29      	ldr	r3, [pc, #164]	; (8002074 <HAL_RCC_OscConfig+0x4c4>)
 8001fce:	681b      	ldr	r3, [r3, #0]
 8001fd0:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001fd4:	2b00      	cmp	r3, #0
 8001fd6:	d1f0      	bne.n	8001fba <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8001fd8:	687b      	ldr	r3, [r7, #4]
 8001fda:	6a1b      	ldr	r3, [r3, #32]
 8001fdc:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001fe0:	d108      	bne.n	8001ff4 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8001fe2:	4b24      	ldr	r3, [pc, #144]	; (8002074 <HAL_RCC_OscConfig+0x4c4>)
 8001fe4:	685b      	ldr	r3, [r3, #4]
 8001fe6:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 8001fea:	687b      	ldr	r3, [r7, #4]
 8001fec:	689b      	ldr	r3, [r3, #8]
 8001fee:	4921      	ldr	r1, [pc, #132]	; (8002074 <HAL_RCC_OscConfig+0x4c4>)
 8001ff0:	4313      	orrs	r3, r2
 8001ff2:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8001ff4:	4b1f      	ldr	r3, [pc, #124]	; (8002074 <HAL_RCC_OscConfig+0x4c4>)
 8001ff6:	685b      	ldr	r3, [r3, #4]
 8001ff8:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 8001ffc:	687b      	ldr	r3, [r7, #4]
 8001ffe:	6a19      	ldr	r1, [r3, #32]
 8002000:	687b      	ldr	r3, [r7, #4]
 8002002:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002004:	430b      	orrs	r3, r1
 8002006:	491b      	ldr	r1, [pc, #108]	; (8002074 <HAL_RCC_OscConfig+0x4c4>)
 8002008:	4313      	orrs	r3, r2
 800200a:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800200c:	4b1b      	ldr	r3, [pc, #108]	; (800207c <HAL_RCC_OscConfig+0x4cc>)
 800200e:	2201      	movs	r2, #1
 8002010:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002012:	f7ff f835 	bl	8001080 <HAL_GetTick>
 8002016:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8002018:	e008      	b.n	800202c <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800201a:	f7ff f831 	bl	8001080 <HAL_GetTick>
 800201e:	4602      	mov	r2, r0
 8002020:	693b      	ldr	r3, [r7, #16]
 8002022:	1ad3      	subs	r3, r2, r3
 8002024:	2b02      	cmp	r3, #2
 8002026:	d901      	bls.n	800202c <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 8002028:	2303      	movs	r3, #3
 800202a:	e03d      	b.n	80020a8 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 800202c:	4b11      	ldr	r3, [pc, #68]	; (8002074 <HAL_RCC_OscConfig+0x4c4>)
 800202e:	681b      	ldr	r3, [r3, #0]
 8002030:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002034:	2b00      	cmp	r3, #0
 8002036:	d0f0      	beq.n	800201a <HAL_RCC_OscConfig+0x46a>
 8002038:	e035      	b.n	80020a6 <HAL_RCC_OscConfig+0x4f6>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800203a:	4b10      	ldr	r3, [pc, #64]	; (800207c <HAL_RCC_OscConfig+0x4cc>)
 800203c:	2200      	movs	r2, #0
 800203e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002040:	f7ff f81e 	bl	8001080 <HAL_GetTick>
 8002044:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002046:	e008      	b.n	800205a <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002048:	f7ff f81a 	bl	8001080 <HAL_GetTick>
 800204c:	4602      	mov	r2, r0
 800204e:	693b      	ldr	r3, [r7, #16]
 8002050:	1ad3      	subs	r3, r2, r3
 8002052:	2b02      	cmp	r3, #2
 8002054:	d901      	bls.n	800205a <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 8002056:	2303      	movs	r3, #3
 8002058:	e026      	b.n	80020a8 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800205a:	4b06      	ldr	r3, [pc, #24]	; (8002074 <HAL_RCC_OscConfig+0x4c4>)
 800205c:	681b      	ldr	r3, [r3, #0]
 800205e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002062:	2b00      	cmp	r3, #0
 8002064:	d1f0      	bne.n	8002048 <HAL_RCC_OscConfig+0x498>
 8002066:	e01e      	b.n	80020a6 <HAL_RCC_OscConfig+0x4f6>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8002068:	687b      	ldr	r3, [r7, #4]
 800206a:	69db      	ldr	r3, [r3, #28]
 800206c:	2b01      	cmp	r3, #1
 800206e:	d107      	bne.n	8002080 <HAL_RCC_OscConfig+0x4d0>
      {
        return HAL_ERROR;
 8002070:	2301      	movs	r3, #1
 8002072:	e019      	b.n	80020a8 <HAL_RCC_OscConfig+0x4f8>
 8002074:	40021000 	.word	0x40021000
 8002078:	40007000 	.word	0x40007000
 800207c:	42420060 	.word	0x42420060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8002080:	4b0b      	ldr	r3, [pc, #44]	; (80020b0 <HAL_RCC_OscConfig+0x500>)
 8002082:	685b      	ldr	r3, [r3, #4]
 8002084:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002086:	68fb      	ldr	r3, [r7, #12]
 8002088:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 800208c:	687b      	ldr	r3, [r7, #4]
 800208e:	6a1b      	ldr	r3, [r3, #32]
 8002090:	429a      	cmp	r2, r3
 8002092:	d106      	bne.n	80020a2 <HAL_RCC_OscConfig+0x4f2>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8002094:	68fb      	ldr	r3, [r7, #12]
 8002096:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 800209a:	687b      	ldr	r3, [r7, #4]
 800209c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800209e:	429a      	cmp	r2, r3
 80020a0:	d001      	beq.n	80020a6 <HAL_RCC_OscConfig+0x4f6>
        {
          return HAL_ERROR;
 80020a2:	2301      	movs	r3, #1
 80020a4:	e000      	b.n	80020a8 <HAL_RCC_OscConfig+0x4f8>
        }
      }
    }
  }

  return HAL_OK;
 80020a6:	2300      	movs	r3, #0
}
 80020a8:	4618      	mov	r0, r3
 80020aa:	3718      	adds	r7, #24
 80020ac:	46bd      	mov	sp, r7
 80020ae:	bd80      	pop	{r7, pc}
 80020b0:	40021000 	.word	0x40021000

080020b4 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80020b4:	b580      	push	{r7, lr}
 80020b6:	b084      	sub	sp, #16
 80020b8:	af00      	add	r7, sp, #0
 80020ba:	6078      	str	r0, [r7, #4]
 80020bc:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80020be:	687b      	ldr	r3, [r7, #4]
 80020c0:	2b00      	cmp	r3, #0
 80020c2:	d101      	bne.n	80020c8 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80020c4:	2301      	movs	r3, #1
 80020c6:	e0d0      	b.n	800226a <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80020c8:	4b6a      	ldr	r3, [pc, #424]	; (8002274 <HAL_RCC_ClockConfig+0x1c0>)
 80020ca:	681b      	ldr	r3, [r3, #0]
 80020cc:	f003 0307 	and.w	r3, r3, #7
 80020d0:	683a      	ldr	r2, [r7, #0]
 80020d2:	429a      	cmp	r2, r3
 80020d4:	d910      	bls.n	80020f8 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80020d6:	4b67      	ldr	r3, [pc, #412]	; (8002274 <HAL_RCC_ClockConfig+0x1c0>)
 80020d8:	681b      	ldr	r3, [r3, #0]
 80020da:	f023 0207 	bic.w	r2, r3, #7
 80020de:	4965      	ldr	r1, [pc, #404]	; (8002274 <HAL_RCC_ClockConfig+0x1c0>)
 80020e0:	683b      	ldr	r3, [r7, #0]
 80020e2:	4313      	orrs	r3, r2
 80020e4:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80020e6:	4b63      	ldr	r3, [pc, #396]	; (8002274 <HAL_RCC_ClockConfig+0x1c0>)
 80020e8:	681b      	ldr	r3, [r3, #0]
 80020ea:	f003 0307 	and.w	r3, r3, #7
 80020ee:	683a      	ldr	r2, [r7, #0]
 80020f0:	429a      	cmp	r2, r3
 80020f2:	d001      	beq.n	80020f8 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 80020f4:	2301      	movs	r3, #1
 80020f6:	e0b8      	b.n	800226a <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80020f8:	687b      	ldr	r3, [r7, #4]
 80020fa:	681b      	ldr	r3, [r3, #0]
 80020fc:	f003 0302 	and.w	r3, r3, #2
 8002100:	2b00      	cmp	r3, #0
 8002102:	d020      	beq.n	8002146 <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002104:	687b      	ldr	r3, [r7, #4]
 8002106:	681b      	ldr	r3, [r3, #0]
 8002108:	f003 0304 	and.w	r3, r3, #4
 800210c:	2b00      	cmp	r3, #0
 800210e:	d005      	beq.n	800211c <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8002110:	4b59      	ldr	r3, [pc, #356]	; (8002278 <HAL_RCC_ClockConfig+0x1c4>)
 8002112:	685b      	ldr	r3, [r3, #4]
 8002114:	4a58      	ldr	r2, [pc, #352]	; (8002278 <HAL_RCC_ClockConfig+0x1c4>)
 8002116:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 800211a:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800211c:	687b      	ldr	r3, [r7, #4]
 800211e:	681b      	ldr	r3, [r3, #0]
 8002120:	f003 0308 	and.w	r3, r3, #8
 8002124:	2b00      	cmp	r3, #0
 8002126:	d005      	beq.n	8002134 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8002128:	4b53      	ldr	r3, [pc, #332]	; (8002278 <HAL_RCC_ClockConfig+0x1c4>)
 800212a:	685b      	ldr	r3, [r3, #4]
 800212c:	4a52      	ldr	r2, [pc, #328]	; (8002278 <HAL_RCC_ClockConfig+0x1c4>)
 800212e:	f443 5360 	orr.w	r3, r3, #14336	; 0x3800
 8002132:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002134:	4b50      	ldr	r3, [pc, #320]	; (8002278 <HAL_RCC_ClockConfig+0x1c4>)
 8002136:	685b      	ldr	r3, [r3, #4]
 8002138:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 800213c:	687b      	ldr	r3, [r7, #4]
 800213e:	689b      	ldr	r3, [r3, #8]
 8002140:	494d      	ldr	r1, [pc, #308]	; (8002278 <HAL_RCC_ClockConfig+0x1c4>)
 8002142:	4313      	orrs	r3, r2
 8002144:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002146:	687b      	ldr	r3, [r7, #4]
 8002148:	681b      	ldr	r3, [r3, #0]
 800214a:	f003 0301 	and.w	r3, r3, #1
 800214e:	2b00      	cmp	r3, #0
 8002150:	d040      	beq.n	80021d4 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002152:	687b      	ldr	r3, [r7, #4]
 8002154:	685b      	ldr	r3, [r3, #4]
 8002156:	2b01      	cmp	r3, #1
 8002158:	d107      	bne.n	800216a <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800215a:	4b47      	ldr	r3, [pc, #284]	; (8002278 <HAL_RCC_ClockConfig+0x1c4>)
 800215c:	681b      	ldr	r3, [r3, #0]
 800215e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002162:	2b00      	cmp	r3, #0
 8002164:	d115      	bne.n	8002192 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002166:	2301      	movs	r3, #1
 8002168:	e07f      	b.n	800226a <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800216a:	687b      	ldr	r3, [r7, #4]
 800216c:	685b      	ldr	r3, [r3, #4]
 800216e:	2b02      	cmp	r3, #2
 8002170:	d107      	bne.n	8002182 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002172:	4b41      	ldr	r3, [pc, #260]	; (8002278 <HAL_RCC_ClockConfig+0x1c4>)
 8002174:	681b      	ldr	r3, [r3, #0]
 8002176:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800217a:	2b00      	cmp	r3, #0
 800217c:	d109      	bne.n	8002192 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800217e:	2301      	movs	r3, #1
 8002180:	e073      	b.n	800226a <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002182:	4b3d      	ldr	r3, [pc, #244]	; (8002278 <HAL_RCC_ClockConfig+0x1c4>)
 8002184:	681b      	ldr	r3, [r3, #0]
 8002186:	f003 0302 	and.w	r3, r3, #2
 800218a:	2b00      	cmp	r3, #0
 800218c:	d101      	bne.n	8002192 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800218e:	2301      	movs	r3, #1
 8002190:	e06b      	b.n	800226a <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8002192:	4b39      	ldr	r3, [pc, #228]	; (8002278 <HAL_RCC_ClockConfig+0x1c4>)
 8002194:	685b      	ldr	r3, [r3, #4]
 8002196:	f023 0203 	bic.w	r2, r3, #3
 800219a:	687b      	ldr	r3, [r7, #4]
 800219c:	685b      	ldr	r3, [r3, #4]
 800219e:	4936      	ldr	r1, [pc, #216]	; (8002278 <HAL_RCC_ClockConfig+0x1c4>)
 80021a0:	4313      	orrs	r3, r2
 80021a2:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80021a4:	f7fe ff6c 	bl	8001080 <HAL_GetTick>
 80021a8:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80021aa:	e00a      	b.n	80021c2 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80021ac:	f7fe ff68 	bl	8001080 <HAL_GetTick>
 80021b0:	4602      	mov	r2, r0
 80021b2:	68fb      	ldr	r3, [r7, #12]
 80021b4:	1ad3      	subs	r3, r2, r3
 80021b6:	f241 3288 	movw	r2, #5000	; 0x1388
 80021ba:	4293      	cmp	r3, r2
 80021bc:	d901      	bls.n	80021c2 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80021be:	2303      	movs	r3, #3
 80021c0:	e053      	b.n	800226a <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80021c2:	4b2d      	ldr	r3, [pc, #180]	; (8002278 <HAL_RCC_ClockConfig+0x1c4>)
 80021c4:	685b      	ldr	r3, [r3, #4]
 80021c6:	f003 020c 	and.w	r2, r3, #12
 80021ca:	687b      	ldr	r3, [r7, #4]
 80021cc:	685b      	ldr	r3, [r3, #4]
 80021ce:	009b      	lsls	r3, r3, #2
 80021d0:	429a      	cmp	r2, r3
 80021d2:	d1eb      	bne.n	80021ac <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80021d4:	4b27      	ldr	r3, [pc, #156]	; (8002274 <HAL_RCC_ClockConfig+0x1c0>)
 80021d6:	681b      	ldr	r3, [r3, #0]
 80021d8:	f003 0307 	and.w	r3, r3, #7
 80021dc:	683a      	ldr	r2, [r7, #0]
 80021de:	429a      	cmp	r2, r3
 80021e0:	d210      	bcs.n	8002204 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80021e2:	4b24      	ldr	r3, [pc, #144]	; (8002274 <HAL_RCC_ClockConfig+0x1c0>)
 80021e4:	681b      	ldr	r3, [r3, #0]
 80021e6:	f023 0207 	bic.w	r2, r3, #7
 80021ea:	4922      	ldr	r1, [pc, #136]	; (8002274 <HAL_RCC_ClockConfig+0x1c0>)
 80021ec:	683b      	ldr	r3, [r7, #0]
 80021ee:	4313      	orrs	r3, r2
 80021f0:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80021f2:	4b20      	ldr	r3, [pc, #128]	; (8002274 <HAL_RCC_ClockConfig+0x1c0>)
 80021f4:	681b      	ldr	r3, [r3, #0]
 80021f6:	f003 0307 	and.w	r3, r3, #7
 80021fa:	683a      	ldr	r2, [r7, #0]
 80021fc:	429a      	cmp	r2, r3
 80021fe:	d001      	beq.n	8002204 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 8002200:	2301      	movs	r3, #1
 8002202:	e032      	b.n	800226a <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002204:	687b      	ldr	r3, [r7, #4]
 8002206:	681b      	ldr	r3, [r3, #0]
 8002208:	f003 0304 	and.w	r3, r3, #4
 800220c:	2b00      	cmp	r3, #0
 800220e:	d008      	beq.n	8002222 <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8002210:	4b19      	ldr	r3, [pc, #100]	; (8002278 <HAL_RCC_ClockConfig+0x1c4>)
 8002212:	685b      	ldr	r3, [r3, #4]
 8002214:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8002218:	687b      	ldr	r3, [r7, #4]
 800221a:	68db      	ldr	r3, [r3, #12]
 800221c:	4916      	ldr	r1, [pc, #88]	; (8002278 <HAL_RCC_ClockConfig+0x1c4>)
 800221e:	4313      	orrs	r3, r2
 8002220:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002222:	687b      	ldr	r3, [r7, #4]
 8002224:	681b      	ldr	r3, [r3, #0]
 8002226:	f003 0308 	and.w	r3, r3, #8
 800222a:	2b00      	cmp	r3, #0
 800222c:	d009      	beq.n	8002242 <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 800222e:	4b12      	ldr	r3, [pc, #72]	; (8002278 <HAL_RCC_ClockConfig+0x1c4>)
 8002230:	685b      	ldr	r3, [r3, #4]
 8002232:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8002236:	687b      	ldr	r3, [r7, #4]
 8002238:	691b      	ldr	r3, [r3, #16]
 800223a:	00db      	lsls	r3, r3, #3
 800223c:	490e      	ldr	r1, [pc, #56]	; (8002278 <HAL_RCC_ClockConfig+0x1c4>)
 800223e:	4313      	orrs	r3, r2
 8002240:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8002242:	f000 f821 	bl	8002288 <HAL_RCC_GetSysClockFreq>
 8002246:	4602      	mov	r2, r0
 8002248:	4b0b      	ldr	r3, [pc, #44]	; (8002278 <HAL_RCC_ClockConfig+0x1c4>)
 800224a:	685b      	ldr	r3, [r3, #4]
 800224c:	091b      	lsrs	r3, r3, #4
 800224e:	f003 030f 	and.w	r3, r3, #15
 8002252:	490a      	ldr	r1, [pc, #40]	; (800227c <HAL_RCC_ClockConfig+0x1c8>)
 8002254:	5ccb      	ldrb	r3, [r1, r3]
 8002256:	fa22 f303 	lsr.w	r3, r2, r3
 800225a:	4a09      	ldr	r2, [pc, #36]	; (8002280 <HAL_RCC_ClockConfig+0x1cc>)
 800225c:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 800225e:	4b09      	ldr	r3, [pc, #36]	; (8002284 <HAL_RCC_ClockConfig+0x1d0>)
 8002260:	681b      	ldr	r3, [r3, #0]
 8002262:	4618      	mov	r0, r3
 8002264:	f7fe fedc 	bl	8001020 <HAL_InitTick>

  return HAL_OK;
 8002268:	2300      	movs	r3, #0
}
 800226a:	4618      	mov	r0, r3
 800226c:	3710      	adds	r7, #16
 800226e:	46bd      	mov	sp, r7
 8002270:	bd80      	pop	{r7, pc}
 8002272:	bf00      	nop
 8002274:	40022000 	.word	0x40022000
 8002278:	40021000 	.word	0x40021000
 800227c:	08004438 	.word	0x08004438
 8002280:	20000014 	.word	0x20000014
 8002284:	20000018 	.word	0x20000018

08002288 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002288:	b490      	push	{r4, r7}
 800228a:	b08a      	sub	sp, #40	; 0x28
 800228c:	af00      	add	r7, sp, #0
#if defined(RCC_CFGR2_PREDIV1SRC)
  const uint8_t aPLLMULFactorTable[14] = {0, 0, 4, 5, 6, 7, 8, 9, 0, 0, 0, 0, 0, 13};
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPLLMULFactorTable[16] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
 800228e:	4b29      	ldr	r3, [pc, #164]	; (8002334 <HAL_RCC_GetSysClockFreq+0xac>)
 8002290:	1d3c      	adds	r4, r7, #4
 8002292:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8002294:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
#if defined(RCC_CFGR2_PREDIV1)
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPredivFactorTable[2] = {1, 2};
 8002298:	f240 2301 	movw	r3, #513	; 0x201
 800229c:	803b      	strh	r3, [r7, #0]
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 800229e:	2300      	movs	r3, #0
 80022a0:	61fb      	str	r3, [r7, #28]
 80022a2:	2300      	movs	r3, #0
 80022a4:	61bb      	str	r3, [r7, #24]
 80022a6:	2300      	movs	r3, #0
 80022a8:	627b      	str	r3, [r7, #36]	; 0x24
 80022aa:	2300      	movs	r3, #0
 80022ac:	617b      	str	r3, [r7, #20]
  uint32_t sysclockfreq = 0U;
 80022ae:	2300      	movs	r3, #0
 80022b0:	623b      	str	r3, [r7, #32]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 80022b2:	4b21      	ldr	r3, [pc, #132]	; (8002338 <HAL_RCC_GetSysClockFreq+0xb0>)
 80022b4:	685b      	ldr	r3, [r3, #4]
 80022b6:	61fb      	str	r3, [r7, #28]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 80022b8:	69fb      	ldr	r3, [r7, #28]
 80022ba:	f003 030c 	and.w	r3, r3, #12
 80022be:	2b04      	cmp	r3, #4
 80022c0:	d002      	beq.n	80022c8 <HAL_RCC_GetSysClockFreq+0x40>
 80022c2:	2b08      	cmp	r3, #8
 80022c4:	d003      	beq.n	80022ce <HAL_RCC_GetSysClockFreq+0x46>
 80022c6:	e02b      	b.n	8002320 <HAL_RCC_GetSysClockFreq+0x98>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 80022c8:	4b1c      	ldr	r3, [pc, #112]	; (800233c <HAL_RCC_GetSysClockFreq+0xb4>)
 80022ca:	623b      	str	r3, [r7, #32]
      break;
 80022cc:	e02b      	b.n	8002326 <HAL_RCC_GetSysClockFreq+0x9e>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 80022ce:	69fb      	ldr	r3, [r7, #28]
 80022d0:	0c9b      	lsrs	r3, r3, #18
 80022d2:	f003 030f 	and.w	r3, r3, #15
 80022d6:	3328      	adds	r3, #40	; 0x28
 80022d8:	443b      	add	r3, r7
 80022da:	f813 3c24 	ldrb.w	r3, [r3, #-36]
 80022de:	617b      	str	r3, [r7, #20]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 80022e0:	69fb      	ldr	r3, [r7, #28]
 80022e2:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80022e6:	2b00      	cmp	r3, #0
 80022e8:	d012      	beq.n	8002310 <HAL_RCC_GetSysClockFreq+0x88>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 80022ea:	4b13      	ldr	r3, [pc, #76]	; (8002338 <HAL_RCC_GetSysClockFreq+0xb0>)
 80022ec:	685b      	ldr	r3, [r3, #4]
 80022ee:	0c5b      	lsrs	r3, r3, #17
 80022f0:	f003 0301 	and.w	r3, r3, #1
 80022f4:	3328      	adds	r3, #40	; 0x28
 80022f6:	443b      	add	r3, r7
 80022f8:	f813 3c28 	ldrb.w	r3, [r3, #-40]
 80022fc:	61bb      	str	r3, [r7, #24]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 80022fe:	697b      	ldr	r3, [r7, #20]
 8002300:	4a0e      	ldr	r2, [pc, #56]	; (800233c <HAL_RCC_GetSysClockFreq+0xb4>)
 8002302:	fb03 f202 	mul.w	r2, r3, r2
 8002306:	69bb      	ldr	r3, [r7, #24]
 8002308:	fbb2 f3f3 	udiv	r3, r2, r3
 800230c:	627b      	str	r3, [r7, #36]	; 0x24
 800230e:	e004      	b.n	800231a <HAL_RCC_GetSysClockFreq+0x92>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8002310:	697b      	ldr	r3, [r7, #20]
 8002312:	4a0b      	ldr	r2, [pc, #44]	; (8002340 <HAL_RCC_GetSysClockFreq+0xb8>)
 8002314:	fb02 f303 	mul.w	r3, r2, r3
 8002318:	627b      	str	r3, [r7, #36]	; 0x24
      }
      sysclockfreq = pllclk;
 800231a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800231c:	623b      	str	r3, [r7, #32]
      break;
 800231e:	e002      	b.n	8002326 <HAL_RCC_GetSysClockFreq+0x9e>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8002320:	4b06      	ldr	r3, [pc, #24]	; (800233c <HAL_RCC_GetSysClockFreq+0xb4>)
 8002322:	623b      	str	r3, [r7, #32]
      break;
 8002324:	bf00      	nop
    }
  }
  return sysclockfreq;
 8002326:	6a3b      	ldr	r3, [r7, #32]
}
 8002328:	4618      	mov	r0, r3
 800232a:	3728      	adds	r7, #40	; 0x28
 800232c:	46bd      	mov	sp, r7
 800232e:	bc90      	pop	{r4, r7}
 8002330:	4770      	bx	lr
 8002332:	bf00      	nop
 8002334:	08004420 	.word	0x08004420
 8002338:	40021000 	.word	0x40021000
 800233c:	007a1200 	.word	0x007a1200
 8002340:	003d0900 	.word	0x003d0900

08002344 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8002344:	b480      	push	{r7}
 8002346:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8002348:	4b02      	ldr	r3, [pc, #8]	; (8002354 <HAL_RCC_GetHCLKFreq+0x10>)
 800234a:	681b      	ldr	r3, [r3, #0]
}
 800234c:	4618      	mov	r0, r3
 800234e:	46bd      	mov	sp, r7
 8002350:	bc80      	pop	{r7}
 8002352:	4770      	bx	lr
 8002354:	20000014 	.word	0x20000014

08002358 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8002358:	b580      	push	{r7, lr}
 800235a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 800235c:	f7ff fff2 	bl	8002344 <HAL_RCC_GetHCLKFreq>
 8002360:	4602      	mov	r2, r0
 8002362:	4b05      	ldr	r3, [pc, #20]	; (8002378 <HAL_RCC_GetPCLK1Freq+0x20>)
 8002364:	685b      	ldr	r3, [r3, #4]
 8002366:	0a1b      	lsrs	r3, r3, #8
 8002368:	f003 0307 	and.w	r3, r3, #7
 800236c:	4903      	ldr	r1, [pc, #12]	; (800237c <HAL_RCC_GetPCLK1Freq+0x24>)
 800236e:	5ccb      	ldrb	r3, [r1, r3]
 8002370:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002374:	4618      	mov	r0, r3
 8002376:	bd80      	pop	{r7, pc}
 8002378:	40021000 	.word	0x40021000
 800237c:	08004448 	.word	0x08004448

08002380 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8002380:	b580      	push	{r7, lr}
 8002382:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8002384:	f7ff ffde 	bl	8002344 <HAL_RCC_GetHCLKFreq>
 8002388:	4602      	mov	r2, r0
 800238a:	4b05      	ldr	r3, [pc, #20]	; (80023a0 <HAL_RCC_GetPCLK2Freq+0x20>)
 800238c:	685b      	ldr	r3, [r3, #4]
 800238e:	0adb      	lsrs	r3, r3, #11
 8002390:	f003 0307 	and.w	r3, r3, #7
 8002394:	4903      	ldr	r1, [pc, #12]	; (80023a4 <HAL_RCC_GetPCLK2Freq+0x24>)
 8002396:	5ccb      	ldrb	r3, [r1, r3]
 8002398:	fa22 f303 	lsr.w	r3, r2, r3
}
 800239c:	4618      	mov	r0, r3
 800239e:	bd80      	pop	{r7, pc}
 80023a0:	40021000 	.word	0x40021000
 80023a4:	08004448 	.word	0x08004448

080023a8 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 80023a8:	b480      	push	{r7}
 80023aa:	b085      	sub	sp, #20
 80023ac:	af00      	add	r7, sp, #0
 80023ae:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 80023b0:	4b0a      	ldr	r3, [pc, #40]	; (80023dc <RCC_Delay+0x34>)
 80023b2:	681b      	ldr	r3, [r3, #0]
 80023b4:	4a0a      	ldr	r2, [pc, #40]	; (80023e0 <RCC_Delay+0x38>)
 80023b6:	fba2 2303 	umull	r2, r3, r2, r3
 80023ba:	0a5b      	lsrs	r3, r3, #9
 80023bc:	687a      	ldr	r2, [r7, #4]
 80023be:	fb02 f303 	mul.w	r3, r2, r3
 80023c2:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 80023c4:	bf00      	nop
  }
  while (Delay --);
 80023c6:	68fb      	ldr	r3, [r7, #12]
 80023c8:	1e5a      	subs	r2, r3, #1
 80023ca:	60fa      	str	r2, [r7, #12]
 80023cc:	2b00      	cmp	r3, #0
 80023ce:	d1f9      	bne.n	80023c4 <RCC_Delay+0x1c>
}
 80023d0:	bf00      	nop
 80023d2:	bf00      	nop
 80023d4:	3714      	adds	r7, #20
 80023d6:	46bd      	mov	sp, r7
 80023d8:	bc80      	pop	{r7}
 80023da:	4770      	bx	lr
 80023dc:	20000014 	.word	0x20000014
 80023e0:	10624dd3 	.word	0x10624dd3

080023e4 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80023e4:	b580      	push	{r7, lr}
 80023e6:	b082      	sub	sp, #8
 80023e8:	af00      	add	r7, sp, #0
 80023ea:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80023ec:	687b      	ldr	r3, [r7, #4]
 80023ee:	2b00      	cmp	r3, #0
 80023f0:	d101      	bne.n	80023f6 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80023f2:	2301      	movs	r3, #1
 80023f4:	e041      	b.n	800247a <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80023f6:	687b      	ldr	r3, [r7, #4]
 80023f8:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80023fc:	b2db      	uxtb	r3, r3
 80023fe:	2b00      	cmp	r3, #0
 8002400:	d106      	bne.n	8002410 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8002402:	687b      	ldr	r3, [r7, #4]
 8002404:	2200      	movs	r2, #0
 8002406:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800240a:	6878      	ldr	r0, [r7, #4]
 800240c:	f7fe fcb6 	bl	8000d7c <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002410:	687b      	ldr	r3, [r7, #4]
 8002412:	2202      	movs	r2, #2
 8002414:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8002418:	687b      	ldr	r3, [r7, #4]
 800241a:	681a      	ldr	r2, [r3, #0]
 800241c:	687b      	ldr	r3, [r7, #4]
 800241e:	3304      	adds	r3, #4
 8002420:	4619      	mov	r1, r3
 8002422:	4610      	mov	r0, r2
 8002424:	f000 faaa 	bl	800297c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8002428:	687b      	ldr	r3, [r7, #4]
 800242a:	2201      	movs	r2, #1
 800242c:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002430:	687b      	ldr	r3, [r7, #4]
 8002432:	2201      	movs	r2, #1
 8002434:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8002438:	687b      	ldr	r3, [r7, #4]
 800243a:	2201      	movs	r2, #1
 800243c:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8002440:	687b      	ldr	r3, [r7, #4]
 8002442:	2201      	movs	r2, #1
 8002444:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8002448:	687b      	ldr	r3, [r7, #4]
 800244a:	2201      	movs	r2, #1
 800244c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002450:	687b      	ldr	r3, [r7, #4]
 8002452:	2201      	movs	r2, #1
 8002454:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8002458:	687b      	ldr	r3, [r7, #4]
 800245a:	2201      	movs	r2, #1
 800245c:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8002460:	687b      	ldr	r3, [r7, #4]
 8002462:	2201      	movs	r2, #1
 8002464:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8002468:	687b      	ldr	r3, [r7, #4]
 800246a:	2201      	movs	r2, #1
 800246c:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8002470:	687b      	ldr	r3, [r7, #4]
 8002472:	2201      	movs	r2, #1
 8002474:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8002478:	2300      	movs	r3, #0
}
 800247a:	4618      	mov	r0, r3
 800247c:	3708      	adds	r7, #8
 800247e:	46bd      	mov	sp, r7
 8002480:	bd80      	pop	{r7, pc}

08002482 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8002482:	b580      	push	{r7, lr}
 8002484:	b082      	sub	sp, #8
 8002486:	af00      	add	r7, sp, #0
 8002488:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800248a:	687b      	ldr	r3, [r7, #4]
 800248c:	2b00      	cmp	r3, #0
 800248e:	d101      	bne.n	8002494 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8002490:	2301      	movs	r3, #1
 8002492:	e041      	b.n	8002518 <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8002494:	687b      	ldr	r3, [r7, #4]
 8002496:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800249a:	b2db      	uxtb	r3, r3
 800249c:	2b00      	cmp	r3, #0
 800249e:	d106      	bne.n	80024ae <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80024a0:	687b      	ldr	r3, [r7, #4]
 80024a2:	2200      	movs	r2, #0
 80024a4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 80024a8:	6878      	ldr	r0, [r7, #4]
 80024aa:	f000 f839 	bl	8002520 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80024ae:	687b      	ldr	r3, [r7, #4]
 80024b0:	2202      	movs	r2, #2
 80024b2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80024b6:	687b      	ldr	r3, [r7, #4]
 80024b8:	681a      	ldr	r2, [r3, #0]
 80024ba:	687b      	ldr	r3, [r7, #4]
 80024bc:	3304      	adds	r3, #4
 80024be:	4619      	mov	r1, r3
 80024c0:	4610      	mov	r0, r2
 80024c2:	f000 fa5b 	bl	800297c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80024c6:	687b      	ldr	r3, [r7, #4]
 80024c8:	2201      	movs	r2, #1
 80024ca:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80024ce:	687b      	ldr	r3, [r7, #4]
 80024d0:	2201      	movs	r2, #1
 80024d2:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80024d6:	687b      	ldr	r3, [r7, #4]
 80024d8:	2201      	movs	r2, #1
 80024da:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80024de:	687b      	ldr	r3, [r7, #4]
 80024e0:	2201      	movs	r2, #1
 80024e2:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80024e6:	687b      	ldr	r3, [r7, #4]
 80024e8:	2201      	movs	r2, #1
 80024ea:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80024ee:	687b      	ldr	r3, [r7, #4]
 80024f0:	2201      	movs	r2, #1
 80024f2:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 80024f6:	687b      	ldr	r3, [r7, #4]
 80024f8:	2201      	movs	r2, #1
 80024fa:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 80024fe:	687b      	ldr	r3, [r7, #4]
 8002500:	2201      	movs	r2, #1
 8002502:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8002506:	687b      	ldr	r3, [r7, #4]
 8002508:	2201      	movs	r2, #1
 800250a:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800250e:	687b      	ldr	r3, [r7, #4]
 8002510:	2201      	movs	r2, #1
 8002512:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8002516:	2300      	movs	r3, #0
}
 8002518:	4618      	mov	r0, r3
 800251a:	3708      	adds	r7, #8
 800251c:	46bd      	mov	sp, r7
 800251e:	bd80      	pop	{r7, pc}

08002520 <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 8002520:	b480      	push	{r7}
 8002522:	b083      	sub	sp, #12
 8002524:	af00      	add	r7, sp, #0
 8002526:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 8002528:	bf00      	nop
 800252a:	370c      	adds	r7, #12
 800252c:	46bd      	mov	sp, r7
 800252e:	bc80      	pop	{r7}
 8002530:	4770      	bx	lr
	...

08002534 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8002534:	b580      	push	{r7, lr}
 8002536:	b084      	sub	sp, #16
 8002538:	af00      	add	r7, sp, #0
 800253a:	6078      	str	r0, [r7, #4]
 800253c:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 800253e:	683b      	ldr	r3, [r7, #0]
 8002540:	2b00      	cmp	r3, #0
 8002542:	d109      	bne.n	8002558 <HAL_TIM_PWM_Start+0x24>
 8002544:	687b      	ldr	r3, [r7, #4]
 8002546:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 800254a:	b2db      	uxtb	r3, r3
 800254c:	2b01      	cmp	r3, #1
 800254e:	bf14      	ite	ne
 8002550:	2301      	movne	r3, #1
 8002552:	2300      	moveq	r3, #0
 8002554:	b2db      	uxtb	r3, r3
 8002556:	e022      	b.n	800259e <HAL_TIM_PWM_Start+0x6a>
 8002558:	683b      	ldr	r3, [r7, #0]
 800255a:	2b04      	cmp	r3, #4
 800255c:	d109      	bne.n	8002572 <HAL_TIM_PWM_Start+0x3e>
 800255e:	687b      	ldr	r3, [r7, #4]
 8002560:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 8002564:	b2db      	uxtb	r3, r3
 8002566:	2b01      	cmp	r3, #1
 8002568:	bf14      	ite	ne
 800256a:	2301      	movne	r3, #1
 800256c:	2300      	moveq	r3, #0
 800256e:	b2db      	uxtb	r3, r3
 8002570:	e015      	b.n	800259e <HAL_TIM_PWM_Start+0x6a>
 8002572:	683b      	ldr	r3, [r7, #0]
 8002574:	2b08      	cmp	r3, #8
 8002576:	d109      	bne.n	800258c <HAL_TIM_PWM_Start+0x58>
 8002578:	687b      	ldr	r3, [r7, #4]
 800257a:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 800257e:	b2db      	uxtb	r3, r3
 8002580:	2b01      	cmp	r3, #1
 8002582:	bf14      	ite	ne
 8002584:	2301      	movne	r3, #1
 8002586:	2300      	moveq	r3, #0
 8002588:	b2db      	uxtb	r3, r3
 800258a:	e008      	b.n	800259e <HAL_TIM_PWM_Start+0x6a>
 800258c:	687b      	ldr	r3, [r7, #4]
 800258e:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8002592:	b2db      	uxtb	r3, r3
 8002594:	2b01      	cmp	r3, #1
 8002596:	bf14      	ite	ne
 8002598:	2301      	movne	r3, #1
 800259a:	2300      	moveq	r3, #0
 800259c:	b2db      	uxtb	r3, r3
 800259e:	2b00      	cmp	r3, #0
 80025a0:	d001      	beq.n	80025a6 <HAL_TIM_PWM_Start+0x72>
  {
    return HAL_ERROR;
 80025a2:	2301      	movs	r3, #1
 80025a4:	e05e      	b.n	8002664 <HAL_TIM_PWM_Start+0x130>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 80025a6:	683b      	ldr	r3, [r7, #0]
 80025a8:	2b00      	cmp	r3, #0
 80025aa:	d104      	bne.n	80025b6 <HAL_TIM_PWM_Start+0x82>
 80025ac:	687b      	ldr	r3, [r7, #4]
 80025ae:	2202      	movs	r2, #2
 80025b0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80025b4:	e013      	b.n	80025de <HAL_TIM_PWM_Start+0xaa>
 80025b6:	683b      	ldr	r3, [r7, #0]
 80025b8:	2b04      	cmp	r3, #4
 80025ba:	d104      	bne.n	80025c6 <HAL_TIM_PWM_Start+0x92>
 80025bc:	687b      	ldr	r3, [r7, #4]
 80025be:	2202      	movs	r2, #2
 80025c0:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80025c4:	e00b      	b.n	80025de <HAL_TIM_PWM_Start+0xaa>
 80025c6:	683b      	ldr	r3, [r7, #0]
 80025c8:	2b08      	cmp	r3, #8
 80025ca:	d104      	bne.n	80025d6 <HAL_TIM_PWM_Start+0xa2>
 80025cc:	687b      	ldr	r3, [r7, #4]
 80025ce:	2202      	movs	r2, #2
 80025d0:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80025d4:	e003      	b.n	80025de <HAL_TIM_PWM_Start+0xaa>
 80025d6:	687b      	ldr	r3, [r7, #4]
 80025d8:	2202      	movs	r2, #2
 80025da:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 80025de:	687b      	ldr	r3, [r7, #4]
 80025e0:	681b      	ldr	r3, [r3, #0]
 80025e2:	2201      	movs	r2, #1
 80025e4:	6839      	ldr	r1, [r7, #0]
 80025e6:	4618      	mov	r0, r3
 80025e8:	f000 fc48 	bl	8002e7c <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 80025ec:	687b      	ldr	r3, [r7, #4]
 80025ee:	681b      	ldr	r3, [r3, #0]
 80025f0:	4a1e      	ldr	r2, [pc, #120]	; (800266c <HAL_TIM_PWM_Start+0x138>)
 80025f2:	4293      	cmp	r3, r2
 80025f4:	d107      	bne.n	8002606 <HAL_TIM_PWM_Start+0xd2>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 80025f6:	687b      	ldr	r3, [r7, #4]
 80025f8:	681b      	ldr	r3, [r3, #0]
 80025fa:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80025fc:	687b      	ldr	r3, [r7, #4]
 80025fe:	681b      	ldr	r3, [r3, #0]
 8002600:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8002604:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8002606:	687b      	ldr	r3, [r7, #4]
 8002608:	681b      	ldr	r3, [r3, #0]
 800260a:	4a18      	ldr	r2, [pc, #96]	; (800266c <HAL_TIM_PWM_Start+0x138>)
 800260c:	4293      	cmp	r3, r2
 800260e:	d00e      	beq.n	800262e <HAL_TIM_PWM_Start+0xfa>
 8002610:	687b      	ldr	r3, [r7, #4]
 8002612:	681b      	ldr	r3, [r3, #0]
 8002614:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002618:	d009      	beq.n	800262e <HAL_TIM_PWM_Start+0xfa>
 800261a:	687b      	ldr	r3, [r7, #4]
 800261c:	681b      	ldr	r3, [r3, #0]
 800261e:	4a14      	ldr	r2, [pc, #80]	; (8002670 <HAL_TIM_PWM_Start+0x13c>)
 8002620:	4293      	cmp	r3, r2
 8002622:	d004      	beq.n	800262e <HAL_TIM_PWM_Start+0xfa>
 8002624:	687b      	ldr	r3, [r7, #4]
 8002626:	681b      	ldr	r3, [r3, #0]
 8002628:	4a12      	ldr	r2, [pc, #72]	; (8002674 <HAL_TIM_PWM_Start+0x140>)
 800262a:	4293      	cmp	r3, r2
 800262c:	d111      	bne.n	8002652 <HAL_TIM_PWM_Start+0x11e>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800262e:	687b      	ldr	r3, [r7, #4]
 8002630:	681b      	ldr	r3, [r3, #0]
 8002632:	689b      	ldr	r3, [r3, #8]
 8002634:	f003 0307 	and.w	r3, r3, #7
 8002638:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800263a:	68fb      	ldr	r3, [r7, #12]
 800263c:	2b06      	cmp	r3, #6
 800263e:	d010      	beq.n	8002662 <HAL_TIM_PWM_Start+0x12e>
    {
      __HAL_TIM_ENABLE(htim);
 8002640:	687b      	ldr	r3, [r7, #4]
 8002642:	681b      	ldr	r3, [r3, #0]
 8002644:	681a      	ldr	r2, [r3, #0]
 8002646:	687b      	ldr	r3, [r7, #4]
 8002648:	681b      	ldr	r3, [r3, #0]
 800264a:	f042 0201 	orr.w	r2, r2, #1
 800264e:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002650:	e007      	b.n	8002662 <HAL_TIM_PWM_Start+0x12e>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8002652:	687b      	ldr	r3, [r7, #4]
 8002654:	681b      	ldr	r3, [r3, #0]
 8002656:	681a      	ldr	r2, [r3, #0]
 8002658:	687b      	ldr	r3, [r7, #4]
 800265a:	681b      	ldr	r3, [r3, #0]
 800265c:	f042 0201 	orr.w	r2, r2, #1
 8002660:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8002662:	2300      	movs	r3, #0
}
 8002664:	4618      	mov	r0, r3
 8002666:	3710      	adds	r7, #16
 8002668:	46bd      	mov	sp, r7
 800266a:	bd80      	pop	{r7, pc}
 800266c:	40012c00 	.word	0x40012c00
 8002670:	40000400 	.word	0x40000400
 8002674:	40000800 	.word	0x40000800

08002678 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8002678:	b580      	push	{r7, lr}
 800267a:	b084      	sub	sp, #16
 800267c:	af00      	add	r7, sp, #0
 800267e:	60f8      	str	r0, [r7, #12]
 8002680:	60b9      	str	r1, [r7, #8]
 8002682:	607a      	str	r2, [r7, #4]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8002684:	68fb      	ldr	r3, [r7, #12]
 8002686:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800268a:	2b01      	cmp	r3, #1
 800268c:	d101      	bne.n	8002692 <HAL_TIM_PWM_ConfigChannel+0x1a>
 800268e:	2302      	movs	r3, #2
 8002690:	e0ac      	b.n	80027ec <HAL_TIM_PWM_ConfigChannel+0x174>
 8002692:	68fb      	ldr	r3, [r7, #12]
 8002694:	2201      	movs	r2, #1
 8002696:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  switch (Channel)
 800269a:	687b      	ldr	r3, [r7, #4]
 800269c:	2b0c      	cmp	r3, #12
 800269e:	f200 809f 	bhi.w	80027e0 <HAL_TIM_PWM_ConfigChannel+0x168>
 80026a2:	a201      	add	r2, pc, #4	; (adr r2, 80026a8 <HAL_TIM_PWM_ConfigChannel+0x30>)
 80026a4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80026a8:	080026dd 	.word	0x080026dd
 80026ac:	080027e1 	.word	0x080027e1
 80026b0:	080027e1 	.word	0x080027e1
 80026b4:	080027e1 	.word	0x080027e1
 80026b8:	0800271d 	.word	0x0800271d
 80026bc:	080027e1 	.word	0x080027e1
 80026c0:	080027e1 	.word	0x080027e1
 80026c4:	080027e1 	.word	0x080027e1
 80026c8:	0800275f 	.word	0x0800275f
 80026cc:	080027e1 	.word	0x080027e1
 80026d0:	080027e1 	.word	0x080027e1
 80026d4:	080027e1 	.word	0x080027e1
 80026d8:	0800279f 	.word	0x0800279f
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 80026dc:	68fb      	ldr	r3, [r7, #12]
 80026de:	681b      	ldr	r3, [r3, #0]
 80026e0:	68b9      	ldr	r1, [r7, #8]
 80026e2:	4618      	mov	r0, r3
 80026e4:	f000 f9ac 	bl	8002a40 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 80026e8:	68fb      	ldr	r3, [r7, #12]
 80026ea:	681b      	ldr	r3, [r3, #0]
 80026ec:	699a      	ldr	r2, [r3, #24]
 80026ee:	68fb      	ldr	r3, [r7, #12]
 80026f0:	681b      	ldr	r3, [r3, #0]
 80026f2:	f042 0208 	orr.w	r2, r2, #8
 80026f6:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 80026f8:	68fb      	ldr	r3, [r7, #12]
 80026fa:	681b      	ldr	r3, [r3, #0]
 80026fc:	699a      	ldr	r2, [r3, #24]
 80026fe:	68fb      	ldr	r3, [r7, #12]
 8002700:	681b      	ldr	r3, [r3, #0]
 8002702:	f022 0204 	bic.w	r2, r2, #4
 8002706:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8002708:	68fb      	ldr	r3, [r7, #12]
 800270a:	681b      	ldr	r3, [r3, #0]
 800270c:	6999      	ldr	r1, [r3, #24]
 800270e:	68bb      	ldr	r3, [r7, #8]
 8002710:	691a      	ldr	r2, [r3, #16]
 8002712:	68fb      	ldr	r3, [r7, #12]
 8002714:	681b      	ldr	r3, [r3, #0]
 8002716:	430a      	orrs	r2, r1
 8002718:	619a      	str	r2, [r3, #24]
      break;
 800271a:	e062      	b.n	80027e2 <HAL_TIM_PWM_ConfigChannel+0x16a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 800271c:	68fb      	ldr	r3, [r7, #12]
 800271e:	681b      	ldr	r3, [r3, #0]
 8002720:	68b9      	ldr	r1, [r7, #8]
 8002722:	4618      	mov	r0, r3
 8002724:	f000 f9f2 	bl	8002b0c <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8002728:	68fb      	ldr	r3, [r7, #12]
 800272a:	681b      	ldr	r3, [r3, #0]
 800272c:	699a      	ldr	r2, [r3, #24]
 800272e:	68fb      	ldr	r3, [r7, #12]
 8002730:	681b      	ldr	r3, [r3, #0]
 8002732:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8002736:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8002738:	68fb      	ldr	r3, [r7, #12]
 800273a:	681b      	ldr	r3, [r3, #0]
 800273c:	699a      	ldr	r2, [r3, #24]
 800273e:	68fb      	ldr	r3, [r7, #12]
 8002740:	681b      	ldr	r3, [r3, #0]
 8002742:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8002746:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8002748:	68fb      	ldr	r3, [r7, #12]
 800274a:	681b      	ldr	r3, [r3, #0]
 800274c:	6999      	ldr	r1, [r3, #24]
 800274e:	68bb      	ldr	r3, [r7, #8]
 8002750:	691b      	ldr	r3, [r3, #16]
 8002752:	021a      	lsls	r2, r3, #8
 8002754:	68fb      	ldr	r3, [r7, #12]
 8002756:	681b      	ldr	r3, [r3, #0]
 8002758:	430a      	orrs	r2, r1
 800275a:	619a      	str	r2, [r3, #24]
      break;
 800275c:	e041      	b.n	80027e2 <HAL_TIM_PWM_ConfigChannel+0x16a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 800275e:	68fb      	ldr	r3, [r7, #12]
 8002760:	681b      	ldr	r3, [r3, #0]
 8002762:	68b9      	ldr	r1, [r7, #8]
 8002764:	4618      	mov	r0, r3
 8002766:	f000 fa3b 	bl	8002be0 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 800276a:	68fb      	ldr	r3, [r7, #12]
 800276c:	681b      	ldr	r3, [r3, #0]
 800276e:	69da      	ldr	r2, [r3, #28]
 8002770:	68fb      	ldr	r3, [r7, #12]
 8002772:	681b      	ldr	r3, [r3, #0]
 8002774:	f042 0208 	orr.w	r2, r2, #8
 8002778:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 800277a:	68fb      	ldr	r3, [r7, #12]
 800277c:	681b      	ldr	r3, [r3, #0]
 800277e:	69da      	ldr	r2, [r3, #28]
 8002780:	68fb      	ldr	r3, [r7, #12]
 8002782:	681b      	ldr	r3, [r3, #0]
 8002784:	f022 0204 	bic.w	r2, r2, #4
 8002788:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 800278a:	68fb      	ldr	r3, [r7, #12]
 800278c:	681b      	ldr	r3, [r3, #0]
 800278e:	69d9      	ldr	r1, [r3, #28]
 8002790:	68bb      	ldr	r3, [r7, #8]
 8002792:	691a      	ldr	r2, [r3, #16]
 8002794:	68fb      	ldr	r3, [r7, #12]
 8002796:	681b      	ldr	r3, [r3, #0]
 8002798:	430a      	orrs	r2, r1
 800279a:	61da      	str	r2, [r3, #28]
      break;
 800279c:	e021      	b.n	80027e2 <HAL_TIM_PWM_ConfigChannel+0x16a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 800279e:	68fb      	ldr	r3, [r7, #12]
 80027a0:	681b      	ldr	r3, [r3, #0]
 80027a2:	68b9      	ldr	r1, [r7, #8]
 80027a4:	4618      	mov	r0, r3
 80027a6:	f000 fa85 	bl	8002cb4 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 80027aa:	68fb      	ldr	r3, [r7, #12]
 80027ac:	681b      	ldr	r3, [r3, #0]
 80027ae:	69da      	ldr	r2, [r3, #28]
 80027b0:	68fb      	ldr	r3, [r7, #12]
 80027b2:	681b      	ldr	r3, [r3, #0]
 80027b4:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80027b8:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 80027ba:	68fb      	ldr	r3, [r7, #12]
 80027bc:	681b      	ldr	r3, [r3, #0]
 80027be:	69da      	ldr	r2, [r3, #28]
 80027c0:	68fb      	ldr	r3, [r7, #12]
 80027c2:	681b      	ldr	r3, [r3, #0]
 80027c4:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80027c8:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 80027ca:	68fb      	ldr	r3, [r7, #12]
 80027cc:	681b      	ldr	r3, [r3, #0]
 80027ce:	69d9      	ldr	r1, [r3, #28]
 80027d0:	68bb      	ldr	r3, [r7, #8]
 80027d2:	691b      	ldr	r3, [r3, #16]
 80027d4:	021a      	lsls	r2, r3, #8
 80027d6:	68fb      	ldr	r3, [r7, #12]
 80027d8:	681b      	ldr	r3, [r3, #0]
 80027da:	430a      	orrs	r2, r1
 80027dc:	61da      	str	r2, [r3, #28]
      break;
 80027de:	e000      	b.n	80027e2 <HAL_TIM_PWM_ConfigChannel+0x16a>
    }

    default:
      break;
 80027e0:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 80027e2:	68fb      	ldr	r3, [r7, #12]
 80027e4:	2200      	movs	r2, #0
 80027e6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 80027ea:	2300      	movs	r3, #0
}
 80027ec:	4618      	mov	r0, r3
 80027ee:	3710      	adds	r7, #16
 80027f0:	46bd      	mov	sp, r7
 80027f2:	bd80      	pop	{r7, pc}

080027f4 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 80027f4:	b580      	push	{r7, lr}
 80027f6:	b084      	sub	sp, #16
 80027f8:	af00      	add	r7, sp, #0
 80027fa:	6078      	str	r0, [r7, #4]
 80027fc:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 80027fe:	687b      	ldr	r3, [r7, #4]
 8002800:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002804:	2b01      	cmp	r3, #1
 8002806:	d101      	bne.n	800280c <HAL_TIM_ConfigClockSource+0x18>
 8002808:	2302      	movs	r3, #2
 800280a:	e0b3      	b.n	8002974 <HAL_TIM_ConfigClockSource+0x180>
 800280c:	687b      	ldr	r3, [r7, #4]
 800280e:	2201      	movs	r2, #1
 8002810:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8002814:	687b      	ldr	r3, [r7, #4]
 8002816:	2202      	movs	r2, #2
 8002818:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 800281c:	687b      	ldr	r3, [r7, #4]
 800281e:	681b      	ldr	r3, [r3, #0]
 8002820:	689b      	ldr	r3, [r3, #8]
 8002822:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8002824:	68fb      	ldr	r3, [r7, #12]
 8002826:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 800282a:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800282c:	68fb      	ldr	r3, [r7, #12]
 800282e:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8002832:	60fb      	str	r3, [r7, #12]
  htim->Instance->SMCR = tmpsmcr;
 8002834:	687b      	ldr	r3, [r7, #4]
 8002836:	681b      	ldr	r3, [r3, #0]
 8002838:	68fa      	ldr	r2, [r7, #12]
 800283a:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 800283c:	683b      	ldr	r3, [r7, #0]
 800283e:	681b      	ldr	r3, [r3, #0]
 8002840:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8002844:	d03e      	beq.n	80028c4 <HAL_TIM_ConfigClockSource+0xd0>
 8002846:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800284a:	f200 8087 	bhi.w	800295c <HAL_TIM_ConfigClockSource+0x168>
 800284e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8002852:	f000 8085 	beq.w	8002960 <HAL_TIM_ConfigClockSource+0x16c>
 8002856:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800285a:	d87f      	bhi.n	800295c <HAL_TIM_ConfigClockSource+0x168>
 800285c:	2b70      	cmp	r3, #112	; 0x70
 800285e:	d01a      	beq.n	8002896 <HAL_TIM_ConfigClockSource+0xa2>
 8002860:	2b70      	cmp	r3, #112	; 0x70
 8002862:	d87b      	bhi.n	800295c <HAL_TIM_ConfigClockSource+0x168>
 8002864:	2b60      	cmp	r3, #96	; 0x60
 8002866:	d050      	beq.n	800290a <HAL_TIM_ConfigClockSource+0x116>
 8002868:	2b60      	cmp	r3, #96	; 0x60
 800286a:	d877      	bhi.n	800295c <HAL_TIM_ConfigClockSource+0x168>
 800286c:	2b50      	cmp	r3, #80	; 0x50
 800286e:	d03c      	beq.n	80028ea <HAL_TIM_ConfigClockSource+0xf6>
 8002870:	2b50      	cmp	r3, #80	; 0x50
 8002872:	d873      	bhi.n	800295c <HAL_TIM_ConfigClockSource+0x168>
 8002874:	2b40      	cmp	r3, #64	; 0x40
 8002876:	d058      	beq.n	800292a <HAL_TIM_ConfigClockSource+0x136>
 8002878:	2b40      	cmp	r3, #64	; 0x40
 800287a:	d86f      	bhi.n	800295c <HAL_TIM_ConfigClockSource+0x168>
 800287c:	2b30      	cmp	r3, #48	; 0x30
 800287e:	d064      	beq.n	800294a <HAL_TIM_ConfigClockSource+0x156>
 8002880:	2b30      	cmp	r3, #48	; 0x30
 8002882:	d86b      	bhi.n	800295c <HAL_TIM_ConfigClockSource+0x168>
 8002884:	2b20      	cmp	r3, #32
 8002886:	d060      	beq.n	800294a <HAL_TIM_ConfigClockSource+0x156>
 8002888:	2b20      	cmp	r3, #32
 800288a:	d867      	bhi.n	800295c <HAL_TIM_ConfigClockSource+0x168>
 800288c:	2b00      	cmp	r3, #0
 800288e:	d05c      	beq.n	800294a <HAL_TIM_ConfigClockSource+0x156>
 8002890:	2b10      	cmp	r3, #16
 8002892:	d05a      	beq.n	800294a <HAL_TIM_ConfigClockSource+0x156>
        TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
        break;
      }

    default:
      break;
 8002894:	e062      	b.n	800295c <HAL_TIM_ConfigClockSource+0x168>
      TIM_ETR_SetConfig(htim->Instance,
 8002896:	687b      	ldr	r3, [r7, #4]
 8002898:	6818      	ldr	r0, [r3, #0]
 800289a:	683b      	ldr	r3, [r7, #0]
 800289c:	6899      	ldr	r1, [r3, #8]
 800289e:	683b      	ldr	r3, [r7, #0]
 80028a0:	685a      	ldr	r2, [r3, #4]
 80028a2:	683b      	ldr	r3, [r7, #0]
 80028a4:	68db      	ldr	r3, [r3, #12]
 80028a6:	f000 faca 	bl	8002e3e <TIM_ETR_SetConfig>
      tmpsmcr = htim->Instance->SMCR;
 80028aa:	687b      	ldr	r3, [r7, #4]
 80028ac:	681b      	ldr	r3, [r3, #0]
 80028ae:	689b      	ldr	r3, [r3, #8]
 80028b0:	60fb      	str	r3, [r7, #12]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 80028b2:	68fb      	ldr	r3, [r7, #12]
 80028b4:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 80028b8:	60fb      	str	r3, [r7, #12]
      htim->Instance->SMCR = tmpsmcr;
 80028ba:	687b      	ldr	r3, [r7, #4]
 80028bc:	681b      	ldr	r3, [r3, #0]
 80028be:	68fa      	ldr	r2, [r7, #12]
 80028c0:	609a      	str	r2, [r3, #8]
      break;
 80028c2:	e04e      	b.n	8002962 <HAL_TIM_ConfigClockSource+0x16e>
      TIM_ETR_SetConfig(htim->Instance,
 80028c4:	687b      	ldr	r3, [r7, #4]
 80028c6:	6818      	ldr	r0, [r3, #0]
 80028c8:	683b      	ldr	r3, [r7, #0]
 80028ca:	6899      	ldr	r1, [r3, #8]
 80028cc:	683b      	ldr	r3, [r7, #0]
 80028ce:	685a      	ldr	r2, [r3, #4]
 80028d0:	683b      	ldr	r3, [r7, #0]
 80028d2:	68db      	ldr	r3, [r3, #12]
 80028d4:	f000 fab3 	bl	8002e3e <TIM_ETR_SetConfig>
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 80028d8:	687b      	ldr	r3, [r7, #4]
 80028da:	681b      	ldr	r3, [r3, #0]
 80028dc:	689a      	ldr	r2, [r3, #8]
 80028de:	687b      	ldr	r3, [r7, #4]
 80028e0:	681b      	ldr	r3, [r3, #0]
 80028e2:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 80028e6:	609a      	str	r2, [r3, #8]
      break;
 80028e8:	e03b      	b.n	8002962 <HAL_TIM_ConfigClockSource+0x16e>
      TIM_TI1_ConfigInputStage(htim->Instance,
 80028ea:	687b      	ldr	r3, [r7, #4]
 80028ec:	6818      	ldr	r0, [r3, #0]
 80028ee:	683b      	ldr	r3, [r7, #0]
 80028f0:	6859      	ldr	r1, [r3, #4]
 80028f2:	683b      	ldr	r3, [r7, #0]
 80028f4:	68db      	ldr	r3, [r3, #12]
 80028f6:	461a      	mov	r2, r3
 80028f8:	f000 fa2a 	bl	8002d50 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 80028fc:	687b      	ldr	r3, [r7, #4]
 80028fe:	681b      	ldr	r3, [r3, #0]
 8002900:	2150      	movs	r1, #80	; 0x50
 8002902:	4618      	mov	r0, r3
 8002904:	f000 fa81 	bl	8002e0a <TIM_ITRx_SetConfig>
      break;
 8002908:	e02b      	b.n	8002962 <HAL_TIM_ConfigClockSource+0x16e>
      TIM_TI2_ConfigInputStage(htim->Instance,
 800290a:	687b      	ldr	r3, [r7, #4]
 800290c:	6818      	ldr	r0, [r3, #0]
 800290e:	683b      	ldr	r3, [r7, #0]
 8002910:	6859      	ldr	r1, [r3, #4]
 8002912:	683b      	ldr	r3, [r7, #0]
 8002914:	68db      	ldr	r3, [r3, #12]
 8002916:	461a      	mov	r2, r3
 8002918:	f000 fa48 	bl	8002dac <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 800291c:	687b      	ldr	r3, [r7, #4]
 800291e:	681b      	ldr	r3, [r3, #0]
 8002920:	2160      	movs	r1, #96	; 0x60
 8002922:	4618      	mov	r0, r3
 8002924:	f000 fa71 	bl	8002e0a <TIM_ITRx_SetConfig>
      break;
 8002928:	e01b      	b.n	8002962 <HAL_TIM_ConfigClockSource+0x16e>
      TIM_TI1_ConfigInputStage(htim->Instance,
 800292a:	687b      	ldr	r3, [r7, #4]
 800292c:	6818      	ldr	r0, [r3, #0]
 800292e:	683b      	ldr	r3, [r7, #0]
 8002930:	6859      	ldr	r1, [r3, #4]
 8002932:	683b      	ldr	r3, [r7, #0]
 8002934:	68db      	ldr	r3, [r3, #12]
 8002936:	461a      	mov	r2, r3
 8002938:	f000 fa0a 	bl	8002d50 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 800293c:	687b      	ldr	r3, [r7, #4]
 800293e:	681b      	ldr	r3, [r3, #0]
 8002940:	2140      	movs	r1, #64	; 0x40
 8002942:	4618      	mov	r0, r3
 8002944:	f000 fa61 	bl	8002e0a <TIM_ITRx_SetConfig>
      break;
 8002948:	e00b      	b.n	8002962 <HAL_TIM_ConfigClockSource+0x16e>
        TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 800294a:	687b      	ldr	r3, [r7, #4]
 800294c:	681a      	ldr	r2, [r3, #0]
 800294e:	683b      	ldr	r3, [r7, #0]
 8002950:	681b      	ldr	r3, [r3, #0]
 8002952:	4619      	mov	r1, r3
 8002954:	4610      	mov	r0, r2
 8002956:	f000 fa58 	bl	8002e0a <TIM_ITRx_SetConfig>
        break;
 800295a:	e002      	b.n	8002962 <HAL_TIM_ConfigClockSource+0x16e>
      break;
 800295c:	bf00      	nop
 800295e:	e000      	b.n	8002962 <HAL_TIM_ConfigClockSource+0x16e>
      break;
 8002960:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8002962:	687b      	ldr	r3, [r7, #4]
 8002964:	2201      	movs	r2, #1
 8002966:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800296a:	687b      	ldr	r3, [r7, #4]
 800296c:	2200      	movs	r2, #0
 800296e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8002972:	2300      	movs	r3, #0
}
 8002974:	4618      	mov	r0, r3
 8002976:	3710      	adds	r7, #16
 8002978:	46bd      	mov	sp, r7
 800297a:	bd80      	pop	{r7, pc}

0800297c <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 800297c:	b480      	push	{r7}
 800297e:	b085      	sub	sp, #20
 8002980:	af00      	add	r7, sp, #0
 8002982:	6078      	str	r0, [r7, #4]
 8002984:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8002986:	687b      	ldr	r3, [r7, #4]
 8002988:	681b      	ldr	r3, [r3, #0]
 800298a:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800298c:	687b      	ldr	r3, [r7, #4]
 800298e:	4a29      	ldr	r2, [pc, #164]	; (8002a34 <TIM_Base_SetConfig+0xb8>)
 8002990:	4293      	cmp	r3, r2
 8002992:	d00b      	beq.n	80029ac <TIM_Base_SetConfig+0x30>
 8002994:	687b      	ldr	r3, [r7, #4]
 8002996:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800299a:	d007      	beq.n	80029ac <TIM_Base_SetConfig+0x30>
 800299c:	687b      	ldr	r3, [r7, #4]
 800299e:	4a26      	ldr	r2, [pc, #152]	; (8002a38 <TIM_Base_SetConfig+0xbc>)
 80029a0:	4293      	cmp	r3, r2
 80029a2:	d003      	beq.n	80029ac <TIM_Base_SetConfig+0x30>
 80029a4:	687b      	ldr	r3, [r7, #4]
 80029a6:	4a25      	ldr	r2, [pc, #148]	; (8002a3c <TIM_Base_SetConfig+0xc0>)
 80029a8:	4293      	cmp	r3, r2
 80029aa:	d108      	bne.n	80029be <TIM_Base_SetConfig+0x42>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80029ac:	68fb      	ldr	r3, [r7, #12]
 80029ae:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80029b2:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80029b4:	683b      	ldr	r3, [r7, #0]
 80029b6:	685b      	ldr	r3, [r3, #4]
 80029b8:	68fa      	ldr	r2, [r7, #12]
 80029ba:	4313      	orrs	r3, r2
 80029bc:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80029be:	687b      	ldr	r3, [r7, #4]
 80029c0:	4a1c      	ldr	r2, [pc, #112]	; (8002a34 <TIM_Base_SetConfig+0xb8>)
 80029c2:	4293      	cmp	r3, r2
 80029c4:	d00b      	beq.n	80029de <TIM_Base_SetConfig+0x62>
 80029c6:	687b      	ldr	r3, [r7, #4]
 80029c8:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80029cc:	d007      	beq.n	80029de <TIM_Base_SetConfig+0x62>
 80029ce:	687b      	ldr	r3, [r7, #4]
 80029d0:	4a19      	ldr	r2, [pc, #100]	; (8002a38 <TIM_Base_SetConfig+0xbc>)
 80029d2:	4293      	cmp	r3, r2
 80029d4:	d003      	beq.n	80029de <TIM_Base_SetConfig+0x62>
 80029d6:	687b      	ldr	r3, [r7, #4]
 80029d8:	4a18      	ldr	r2, [pc, #96]	; (8002a3c <TIM_Base_SetConfig+0xc0>)
 80029da:	4293      	cmp	r3, r2
 80029dc:	d108      	bne.n	80029f0 <TIM_Base_SetConfig+0x74>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80029de:	68fb      	ldr	r3, [r7, #12]
 80029e0:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80029e4:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80029e6:	683b      	ldr	r3, [r7, #0]
 80029e8:	68db      	ldr	r3, [r3, #12]
 80029ea:	68fa      	ldr	r2, [r7, #12]
 80029ec:	4313      	orrs	r3, r2
 80029ee:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80029f0:	68fb      	ldr	r3, [r7, #12]
 80029f2:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 80029f6:	683b      	ldr	r3, [r7, #0]
 80029f8:	695b      	ldr	r3, [r3, #20]
 80029fa:	4313      	orrs	r3, r2
 80029fc:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80029fe:	687b      	ldr	r3, [r7, #4]
 8002a00:	68fa      	ldr	r2, [r7, #12]
 8002a02:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8002a04:	683b      	ldr	r3, [r7, #0]
 8002a06:	689a      	ldr	r2, [r3, #8]
 8002a08:	687b      	ldr	r3, [r7, #4]
 8002a0a:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8002a0c:	683b      	ldr	r3, [r7, #0]
 8002a0e:	681a      	ldr	r2, [r3, #0]
 8002a10:	687b      	ldr	r3, [r7, #4]
 8002a12:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8002a14:	687b      	ldr	r3, [r7, #4]
 8002a16:	4a07      	ldr	r2, [pc, #28]	; (8002a34 <TIM_Base_SetConfig+0xb8>)
 8002a18:	4293      	cmp	r3, r2
 8002a1a:	d103      	bne.n	8002a24 <TIM_Base_SetConfig+0xa8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8002a1c:	683b      	ldr	r3, [r7, #0]
 8002a1e:	691a      	ldr	r2, [r3, #16]
 8002a20:	687b      	ldr	r3, [r7, #4]
 8002a22:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8002a24:	687b      	ldr	r3, [r7, #4]
 8002a26:	2201      	movs	r2, #1
 8002a28:	615a      	str	r2, [r3, #20]
}
 8002a2a:	bf00      	nop
 8002a2c:	3714      	adds	r7, #20
 8002a2e:	46bd      	mov	sp, r7
 8002a30:	bc80      	pop	{r7}
 8002a32:	4770      	bx	lr
 8002a34:	40012c00 	.word	0x40012c00
 8002a38:	40000400 	.word	0x40000400
 8002a3c:	40000800 	.word	0x40000800

08002a40 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8002a40:	b480      	push	{r7}
 8002a42:	b087      	sub	sp, #28
 8002a44:	af00      	add	r7, sp, #0
 8002a46:	6078      	str	r0, [r7, #4]
 8002a48:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8002a4a:	687b      	ldr	r3, [r7, #4]
 8002a4c:	6a1b      	ldr	r3, [r3, #32]
 8002a4e:	f023 0201 	bic.w	r2, r3, #1
 8002a52:	687b      	ldr	r3, [r7, #4]
 8002a54:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8002a56:	687b      	ldr	r3, [r7, #4]
 8002a58:	6a1b      	ldr	r3, [r3, #32]
 8002a5a:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8002a5c:	687b      	ldr	r3, [r7, #4]
 8002a5e:	685b      	ldr	r3, [r3, #4]
 8002a60:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8002a62:	687b      	ldr	r3, [r7, #4]
 8002a64:	699b      	ldr	r3, [r3, #24]
 8002a66:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8002a68:	68fb      	ldr	r3, [r7, #12]
 8002a6a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8002a6e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8002a70:	68fb      	ldr	r3, [r7, #12]
 8002a72:	f023 0303 	bic.w	r3, r3, #3
 8002a76:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8002a78:	683b      	ldr	r3, [r7, #0]
 8002a7a:	681b      	ldr	r3, [r3, #0]
 8002a7c:	68fa      	ldr	r2, [r7, #12]
 8002a7e:	4313      	orrs	r3, r2
 8002a80:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8002a82:	697b      	ldr	r3, [r7, #20]
 8002a84:	f023 0302 	bic.w	r3, r3, #2
 8002a88:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8002a8a:	683b      	ldr	r3, [r7, #0]
 8002a8c:	689b      	ldr	r3, [r3, #8]
 8002a8e:	697a      	ldr	r2, [r7, #20]
 8002a90:	4313      	orrs	r3, r2
 8002a92:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8002a94:	687b      	ldr	r3, [r7, #4]
 8002a96:	4a1c      	ldr	r2, [pc, #112]	; (8002b08 <TIM_OC1_SetConfig+0xc8>)
 8002a98:	4293      	cmp	r3, r2
 8002a9a:	d10c      	bne.n	8002ab6 <TIM_OC1_SetConfig+0x76>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8002a9c:	697b      	ldr	r3, [r7, #20]
 8002a9e:	f023 0308 	bic.w	r3, r3, #8
 8002aa2:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8002aa4:	683b      	ldr	r3, [r7, #0]
 8002aa6:	68db      	ldr	r3, [r3, #12]
 8002aa8:	697a      	ldr	r2, [r7, #20]
 8002aaa:	4313      	orrs	r3, r2
 8002aac:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8002aae:	697b      	ldr	r3, [r7, #20]
 8002ab0:	f023 0304 	bic.w	r3, r3, #4
 8002ab4:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8002ab6:	687b      	ldr	r3, [r7, #4]
 8002ab8:	4a13      	ldr	r2, [pc, #76]	; (8002b08 <TIM_OC1_SetConfig+0xc8>)
 8002aba:	4293      	cmp	r3, r2
 8002abc:	d111      	bne.n	8002ae2 <TIM_OC1_SetConfig+0xa2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8002abe:	693b      	ldr	r3, [r7, #16]
 8002ac0:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8002ac4:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8002ac6:	693b      	ldr	r3, [r7, #16]
 8002ac8:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8002acc:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8002ace:	683b      	ldr	r3, [r7, #0]
 8002ad0:	695b      	ldr	r3, [r3, #20]
 8002ad2:	693a      	ldr	r2, [r7, #16]
 8002ad4:	4313      	orrs	r3, r2
 8002ad6:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8002ad8:	683b      	ldr	r3, [r7, #0]
 8002ada:	699b      	ldr	r3, [r3, #24]
 8002adc:	693a      	ldr	r2, [r7, #16]
 8002ade:	4313      	orrs	r3, r2
 8002ae0:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8002ae2:	687b      	ldr	r3, [r7, #4]
 8002ae4:	693a      	ldr	r2, [r7, #16]
 8002ae6:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8002ae8:	687b      	ldr	r3, [r7, #4]
 8002aea:	68fa      	ldr	r2, [r7, #12]
 8002aec:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8002aee:	683b      	ldr	r3, [r7, #0]
 8002af0:	685a      	ldr	r2, [r3, #4]
 8002af2:	687b      	ldr	r3, [r7, #4]
 8002af4:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8002af6:	687b      	ldr	r3, [r7, #4]
 8002af8:	697a      	ldr	r2, [r7, #20]
 8002afa:	621a      	str	r2, [r3, #32]
}
 8002afc:	bf00      	nop
 8002afe:	371c      	adds	r7, #28
 8002b00:	46bd      	mov	sp, r7
 8002b02:	bc80      	pop	{r7}
 8002b04:	4770      	bx	lr
 8002b06:	bf00      	nop
 8002b08:	40012c00 	.word	0x40012c00

08002b0c <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8002b0c:	b480      	push	{r7}
 8002b0e:	b087      	sub	sp, #28
 8002b10:	af00      	add	r7, sp, #0
 8002b12:	6078      	str	r0, [r7, #4]
 8002b14:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8002b16:	687b      	ldr	r3, [r7, #4]
 8002b18:	6a1b      	ldr	r3, [r3, #32]
 8002b1a:	f023 0210 	bic.w	r2, r3, #16
 8002b1e:	687b      	ldr	r3, [r7, #4]
 8002b20:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8002b22:	687b      	ldr	r3, [r7, #4]
 8002b24:	6a1b      	ldr	r3, [r3, #32]
 8002b26:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8002b28:	687b      	ldr	r3, [r7, #4]
 8002b2a:	685b      	ldr	r3, [r3, #4]
 8002b2c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8002b2e:	687b      	ldr	r3, [r7, #4]
 8002b30:	699b      	ldr	r3, [r3, #24]
 8002b32:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8002b34:	68fb      	ldr	r3, [r7, #12]
 8002b36:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8002b3a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8002b3c:	68fb      	ldr	r3, [r7, #12]
 8002b3e:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8002b42:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8002b44:	683b      	ldr	r3, [r7, #0]
 8002b46:	681b      	ldr	r3, [r3, #0]
 8002b48:	021b      	lsls	r3, r3, #8
 8002b4a:	68fa      	ldr	r2, [r7, #12]
 8002b4c:	4313      	orrs	r3, r2
 8002b4e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8002b50:	697b      	ldr	r3, [r7, #20]
 8002b52:	f023 0320 	bic.w	r3, r3, #32
 8002b56:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8002b58:	683b      	ldr	r3, [r7, #0]
 8002b5a:	689b      	ldr	r3, [r3, #8]
 8002b5c:	011b      	lsls	r3, r3, #4
 8002b5e:	697a      	ldr	r2, [r7, #20]
 8002b60:	4313      	orrs	r3, r2
 8002b62:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8002b64:	687b      	ldr	r3, [r7, #4]
 8002b66:	4a1d      	ldr	r2, [pc, #116]	; (8002bdc <TIM_OC2_SetConfig+0xd0>)
 8002b68:	4293      	cmp	r3, r2
 8002b6a:	d10d      	bne.n	8002b88 <TIM_OC2_SetConfig+0x7c>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8002b6c:	697b      	ldr	r3, [r7, #20]
 8002b6e:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8002b72:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8002b74:	683b      	ldr	r3, [r7, #0]
 8002b76:	68db      	ldr	r3, [r3, #12]
 8002b78:	011b      	lsls	r3, r3, #4
 8002b7a:	697a      	ldr	r2, [r7, #20]
 8002b7c:	4313      	orrs	r3, r2
 8002b7e:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8002b80:	697b      	ldr	r3, [r7, #20]
 8002b82:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8002b86:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8002b88:	687b      	ldr	r3, [r7, #4]
 8002b8a:	4a14      	ldr	r2, [pc, #80]	; (8002bdc <TIM_OC2_SetConfig+0xd0>)
 8002b8c:	4293      	cmp	r3, r2
 8002b8e:	d113      	bne.n	8002bb8 <TIM_OC2_SetConfig+0xac>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8002b90:	693b      	ldr	r3, [r7, #16]
 8002b92:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8002b96:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8002b98:	693b      	ldr	r3, [r7, #16]
 8002b9a:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8002b9e:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8002ba0:	683b      	ldr	r3, [r7, #0]
 8002ba2:	695b      	ldr	r3, [r3, #20]
 8002ba4:	009b      	lsls	r3, r3, #2
 8002ba6:	693a      	ldr	r2, [r7, #16]
 8002ba8:	4313      	orrs	r3, r2
 8002baa:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8002bac:	683b      	ldr	r3, [r7, #0]
 8002bae:	699b      	ldr	r3, [r3, #24]
 8002bb0:	009b      	lsls	r3, r3, #2
 8002bb2:	693a      	ldr	r2, [r7, #16]
 8002bb4:	4313      	orrs	r3, r2
 8002bb6:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8002bb8:	687b      	ldr	r3, [r7, #4]
 8002bba:	693a      	ldr	r2, [r7, #16]
 8002bbc:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8002bbe:	687b      	ldr	r3, [r7, #4]
 8002bc0:	68fa      	ldr	r2, [r7, #12]
 8002bc2:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8002bc4:	683b      	ldr	r3, [r7, #0]
 8002bc6:	685a      	ldr	r2, [r3, #4]
 8002bc8:	687b      	ldr	r3, [r7, #4]
 8002bca:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8002bcc:	687b      	ldr	r3, [r7, #4]
 8002bce:	697a      	ldr	r2, [r7, #20]
 8002bd0:	621a      	str	r2, [r3, #32]
}
 8002bd2:	bf00      	nop
 8002bd4:	371c      	adds	r7, #28
 8002bd6:	46bd      	mov	sp, r7
 8002bd8:	bc80      	pop	{r7}
 8002bda:	4770      	bx	lr
 8002bdc:	40012c00 	.word	0x40012c00

08002be0 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8002be0:	b480      	push	{r7}
 8002be2:	b087      	sub	sp, #28
 8002be4:	af00      	add	r7, sp, #0
 8002be6:	6078      	str	r0, [r7, #4]
 8002be8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8002bea:	687b      	ldr	r3, [r7, #4]
 8002bec:	6a1b      	ldr	r3, [r3, #32]
 8002bee:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8002bf2:	687b      	ldr	r3, [r7, #4]
 8002bf4:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8002bf6:	687b      	ldr	r3, [r7, #4]
 8002bf8:	6a1b      	ldr	r3, [r3, #32]
 8002bfa:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8002bfc:	687b      	ldr	r3, [r7, #4]
 8002bfe:	685b      	ldr	r3, [r3, #4]
 8002c00:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8002c02:	687b      	ldr	r3, [r7, #4]
 8002c04:	69db      	ldr	r3, [r3, #28]
 8002c06:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8002c08:	68fb      	ldr	r3, [r7, #12]
 8002c0a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8002c0e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8002c10:	68fb      	ldr	r3, [r7, #12]
 8002c12:	f023 0303 	bic.w	r3, r3, #3
 8002c16:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8002c18:	683b      	ldr	r3, [r7, #0]
 8002c1a:	681b      	ldr	r3, [r3, #0]
 8002c1c:	68fa      	ldr	r2, [r7, #12]
 8002c1e:	4313      	orrs	r3, r2
 8002c20:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8002c22:	697b      	ldr	r3, [r7, #20]
 8002c24:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8002c28:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8002c2a:	683b      	ldr	r3, [r7, #0]
 8002c2c:	689b      	ldr	r3, [r3, #8]
 8002c2e:	021b      	lsls	r3, r3, #8
 8002c30:	697a      	ldr	r2, [r7, #20]
 8002c32:	4313      	orrs	r3, r2
 8002c34:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8002c36:	687b      	ldr	r3, [r7, #4]
 8002c38:	4a1d      	ldr	r2, [pc, #116]	; (8002cb0 <TIM_OC3_SetConfig+0xd0>)
 8002c3a:	4293      	cmp	r3, r2
 8002c3c:	d10d      	bne.n	8002c5a <TIM_OC3_SetConfig+0x7a>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8002c3e:	697b      	ldr	r3, [r7, #20]
 8002c40:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8002c44:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8002c46:	683b      	ldr	r3, [r7, #0]
 8002c48:	68db      	ldr	r3, [r3, #12]
 8002c4a:	021b      	lsls	r3, r3, #8
 8002c4c:	697a      	ldr	r2, [r7, #20]
 8002c4e:	4313      	orrs	r3, r2
 8002c50:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8002c52:	697b      	ldr	r3, [r7, #20]
 8002c54:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8002c58:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8002c5a:	687b      	ldr	r3, [r7, #4]
 8002c5c:	4a14      	ldr	r2, [pc, #80]	; (8002cb0 <TIM_OC3_SetConfig+0xd0>)
 8002c5e:	4293      	cmp	r3, r2
 8002c60:	d113      	bne.n	8002c8a <TIM_OC3_SetConfig+0xaa>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8002c62:	693b      	ldr	r3, [r7, #16]
 8002c64:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8002c68:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8002c6a:	693b      	ldr	r3, [r7, #16]
 8002c6c:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8002c70:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8002c72:	683b      	ldr	r3, [r7, #0]
 8002c74:	695b      	ldr	r3, [r3, #20]
 8002c76:	011b      	lsls	r3, r3, #4
 8002c78:	693a      	ldr	r2, [r7, #16]
 8002c7a:	4313      	orrs	r3, r2
 8002c7c:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8002c7e:	683b      	ldr	r3, [r7, #0]
 8002c80:	699b      	ldr	r3, [r3, #24]
 8002c82:	011b      	lsls	r3, r3, #4
 8002c84:	693a      	ldr	r2, [r7, #16]
 8002c86:	4313      	orrs	r3, r2
 8002c88:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8002c8a:	687b      	ldr	r3, [r7, #4]
 8002c8c:	693a      	ldr	r2, [r7, #16]
 8002c8e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8002c90:	687b      	ldr	r3, [r7, #4]
 8002c92:	68fa      	ldr	r2, [r7, #12]
 8002c94:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8002c96:	683b      	ldr	r3, [r7, #0]
 8002c98:	685a      	ldr	r2, [r3, #4]
 8002c9a:	687b      	ldr	r3, [r7, #4]
 8002c9c:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8002c9e:	687b      	ldr	r3, [r7, #4]
 8002ca0:	697a      	ldr	r2, [r7, #20]
 8002ca2:	621a      	str	r2, [r3, #32]
}
 8002ca4:	bf00      	nop
 8002ca6:	371c      	adds	r7, #28
 8002ca8:	46bd      	mov	sp, r7
 8002caa:	bc80      	pop	{r7}
 8002cac:	4770      	bx	lr
 8002cae:	bf00      	nop
 8002cb0:	40012c00 	.word	0x40012c00

08002cb4 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8002cb4:	b480      	push	{r7}
 8002cb6:	b087      	sub	sp, #28
 8002cb8:	af00      	add	r7, sp, #0
 8002cba:	6078      	str	r0, [r7, #4]
 8002cbc:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8002cbe:	687b      	ldr	r3, [r7, #4]
 8002cc0:	6a1b      	ldr	r3, [r3, #32]
 8002cc2:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8002cc6:	687b      	ldr	r3, [r7, #4]
 8002cc8:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8002cca:	687b      	ldr	r3, [r7, #4]
 8002ccc:	6a1b      	ldr	r3, [r3, #32]
 8002cce:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8002cd0:	687b      	ldr	r3, [r7, #4]
 8002cd2:	685b      	ldr	r3, [r3, #4]
 8002cd4:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8002cd6:	687b      	ldr	r3, [r7, #4]
 8002cd8:	69db      	ldr	r3, [r3, #28]
 8002cda:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8002cdc:	68fb      	ldr	r3, [r7, #12]
 8002cde:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8002ce2:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8002ce4:	68fb      	ldr	r3, [r7, #12]
 8002ce6:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8002cea:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8002cec:	683b      	ldr	r3, [r7, #0]
 8002cee:	681b      	ldr	r3, [r3, #0]
 8002cf0:	021b      	lsls	r3, r3, #8
 8002cf2:	68fa      	ldr	r2, [r7, #12]
 8002cf4:	4313      	orrs	r3, r2
 8002cf6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8002cf8:	693b      	ldr	r3, [r7, #16]
 8002cfa:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8002cfe:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8002d00:	683b      	ldr	r3, [r7, #0]
 8002d02:	689b      	ldr	r3, [r3, #8]
 8002d04:	031b      	lsls	r3, r3, #12
 8002d06:	693a      	ldr	r2, [r7, #16]
 8002d08:	4313      	orrs	r3, r2
 8002d0a:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8002d0c:	687b      	ldr	r3, [r7, #4]
 8002d0e:	4a0f      	ldr	r2, [pc, #60]	; (8002d4c <TIM_OC4_SetConfig+0x98>)
 8002d10:	4293      	cmp	r3, r2
 8002d12:	d109      	bne.n	8002d28 <TIM_OC4_SetConfig+0x74>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8002d14:	697b      	ldr	r3, [r7, #20]
 8002d16:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8002d1a:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8002d1c:	683b      	ldr	r3, [r7, #0]
 8002d1e:	695b      	ldr	r3, [r3, #20]
 8002d20:	019b      	lsls	r3, r3, #6
 8002d22:	697a      	ldr	r2, [r7, #20]
 8002d24:	4313      	orrs	r3, r2
 8002d26:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8002d28:	687b      	ldr	r3, [r7, #4]
 8002d2a:	697a      	ldr	r2, [r7, #20]
 8002d2c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8002d2e:	687b      	ldr	r3, [r7, #4]
 8002d30:	68fa      	ldr	r2, [r7, #12]
 8002d32:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8002d34:	683b      	ldr	r3, [r7, #0]
 8002d36:	685a      	ldr	r2, [r3, #4]
 8002d38:	687b      	ldr	r3, [r7, #4]
 8002d3a:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8002d3c:	687b      	ldr	r3, [r7, #4]
 8002d3e:	693a      	ldr	r2, [r7, #16]
 8002d40:	621a      	str	r2, [r3, #32]
}
 8002d42:	bf00      	nop
 8002d44:	371c      	adds	r7, #28
 8002d46:	46bd      	mov	sp, r7
 8002d48:	bc80      	pop	{r7}
 8002d4a:	4770      	bx	lr
 8002d4c:	40012c00 	.word	0x40012c00

08002d50 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8002d50:	b480      	push	{r7}
 8002d52:	b087      	sub	sp, #28
 8002d54:	af00      	add	r7, sp, #0
 8002d56:	60f8      	str	r0, [r7, #12]
 8002d58:	60b9      	str	r1, [r7, #8]
 8002d5a:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8002d5c:	68fb      	ldr	r3, [r7, #12]
 8002d5e:	6a1b      	ldr	r3, [r3, #32]
 8002d60:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8002d62:	68fb      	ldr	r3, [r7, #12]
 8002d64:	6a1b      	ldr	r3, [r3, #32]
 8002d66:	f023 0201 	bic.w	r2, r3, #1
 8002d6a:	68fb      	ldr	r3, [r7, #12]
 8002d6c:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8002d6e:	68fb      	ldr	r3, [r7, #12]
 8002d70:	699b      	ldr	r3, [r3, #24]
 8002d72:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8002d74:	693b      	ldr	r3, [r7, #16]
 8002d76:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8002d7a:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8002d7c:	687b      	ldr	r3, [r7, #4]
 8002d7e:	011b      	lsls	r3, r3, #4
 8002d80:	693a      	ldr	r2, [r7, #16]
 8002d82:	4313      	orrs	r3, r2
 8002d84:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8002d86:	697b      	ldr	r3, [r7, #20]
 8002d88:	f023 030a 	bic.w	r3, r3, #10
 8002d8c:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8002d8e:	697a      	ldr	r2, [r7, #20]
 8002d90:	68bb      	ldr	r3, [r7, #8]
 8002d92:	4313      	orrs	r3, r2
 8002d94:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8002d96:	68fb      	ldr	r3, [r7, #12]
 8002d98:	693a      	ldr	r2, [r7, #16]
 8002d9a:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8002d9c:	68fb      	ldr	r3, [r7, #12]
 8002d9e:	697a      	ldr	r2, [r7, #20]
 8002da0:	621a      	str	r2, [r3, #32]
}
 8002da2:	bf00      	nop
 8002da4:	371c      	adds	r7, #28
 8002da6:	46bd      	mov	sp, r7
 8002da8:	bc80      	pop	{r7}
 8002daa:	4770      	bx	lr

08002dac <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8002dac:	b480      	push	{r7}
 8002dae:	b087      	sub	sp, #28
 8002db0:	af00      	add	r7, sp, #0
 8002db2:	60f8      	str	r0, [r7, #12]
 8002db4:	60b9      	str	r1, [r7, #8]
 8002db6:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8002db8:	68fb      	ldr	r3, [r7, #12]
 8002dba:	6a1b      	ldr	r3, [r3, #32]
 8002dbc:	f023 0210 	bic.w	r2, r3, #16
 8002dc0:	68fb      	ldr	r3, [r7, #12]
 8002dc2:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8002dc4:	68fb      	ldr	r3, [r7, #12]
 8002dc6:	699b      	ldr	r3, [r3, #24]
 8002dc8:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8002dca:	68fb      	ldr	r3, [r7, #12]
 8002dcc:	6a1b      	ldr	r3, [r3, #32]
 8002dce:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8002dd0:	697b      	ldr	r3, [r7, #20]
 8002dd2:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8002dd6:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8002dd8:	687b      	ldr	r3, [r7, #4]
 8002dda:	031b      	lsls	r3, r3, #12
 8002ddc:	697a      	ldr	r2, [r7, #20]
 8002dde:	4313      	orrs	r3, r2
 8002de0:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8002de2:	693b      	ldr	r3, [r7, #16]
 8002de4:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8002de8:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 8002dea:	68bb      	ldr	r3, [r7, #8]
 8002dec:	011b      	lsls	r3, r3, #4
 8002dee:	693a      	ldr	r2, [r7, #16]
 8002df0:	4313      	orrs	r3, r2
 8002df2:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8002df4:	68fb      	ldr	r3, [r7, #12]
 8002df6:	697a      	ldr	r2, [r7, #20]
 8002df8:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8002dfa:	68fb      	ldr	r3, [r7, #12]
 8002dfc:	693a      	ldr	r2, [r7, #16]
 8002dfe:	621a      	str	r2, [r3, #32]
}
 8002e00:	bf00      	nop
 8002e02:	371c      	adds	r7, #28
 8002e04:	46bd      	mov	sp, r7
 8002e06:	bc80      	pop	{r7}
 8002e08:	4770      	bx	lr

08002e0a <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8002e0a:	b480      	push	{r7}
 8002e0c:	b085      	sub	sp, #20
 8002e0e:	af00      	add	r7, sp, #0
 8002e10:	6078      	str	r0, [r7, #4]
 8002e12:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8002e14:	687b      	ldr	r3, [r7, #4]
 8002e16:	689b      	ldr	r3, [r3, #8]
 8002e18:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8002e1a:	68fb      	ldr	r3, [r7, #12]
 8002e1c:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8002e20:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8002e22:	683a      	ldr	r2, [r7, #0]
 8002e24:	68fb      	ldr	r3, [r7, #12]
 8002e26:	4313      	orrs	r3, r2
 8002e28:	f043 0307 	orr.w	r3, r3, #7
 8002e2c:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8002e2e:	687b      	ldr	r3, [r7, #4]
 8002e30:	68fa      	ldr	r2, [r7, #12]
 8002e32:	609a      	str	r2, [r3, #8]
}
 8002e34:	bf00      	nop
 8002e36:	3714      	adds	r7, #20
 8002e38:	46bd      	mov	sp, r7
 8002e3a:	bc80      	pop	{r7}
 8002e3c:	4770      	bx	lr

08002e3e <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8002e3e:	b480      	push	{r7}
 8002e40:	b087      	sub	sp, #28
 8002e42:	af00      	add	r7, sp, #0
 8002e44:	60f8      	str	r0, [r7, #12]
 8002e46:	60b9      	str	r1, [r7, #8]
 8002e48:	607a      	str	r2, [r7, #4]
 8002e4a:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8002e4c:	68fb      	ldr	r3, [r7, #12]
 8002e4e:	689b      	ldr	r3, [r3, #8]
 8002e50:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8002e52:	697b      	ldr	r3, [r7, #20]
 8002e54:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8002e58:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8002e5a:	683b      	ldr	r3, [r7, #0]
 8002e5c:	021a      	lsls	r2, r3, #8
 8002e5e:	687b      	ldr	r3, [r7, #4]
 8002e60:	431a      	orrs	r2, r3
 8002e62:	68bb      	ldr	r3, [r7, #8]
 8002e64:	4313      	orrs	r3, r2
 8002e66:	697a      	ldr	r2, [r7, #20]
 8002e68:	4313      	orrs	r3, r2
 8002e6a:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8002e6c:	68fb      	ldr	r3, [r7, #12]
 8002e6e:	697a      	ldr	r2, [r7, #20]
 8002e70:	609a      	str	r2, [r3, #8]
}
 8002e72:	bf00      	nop
 8002e74:	371c      	adds	r7, #28
 8002e76:	46bd      	mov	sp, r7
 8002e78:	bc80      	pop	{r7}
 8002e7a:	4770      	bx	lr

08002e7c <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8002e7c:	b480      	push	{r7}
 8002e7e:	b087      	sub	sp, #28
 8002e80:	af00      	add	r7, sp, #0
 8002e82:	60f8      	str	r0, [r7, #12]
 8002e84:	60b9      	str	r1, [r7, #8]
 8002e86:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8002e88:	68bb      	ldr	r3, [r7, #8]
 8002e8a:	f003 031f 	and.w	r3, r3, #31
 8002e8e:	2201      	movs	r2, #1
 8002e90:	fa02 f303 	lsl.w	r3, r2, r3
 8002e94:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8002e96:	68fb      	ldr	r3, [r7, #12]
 8002e98:	6a1a      	ldr	r2, [r3, #32]
 8002e9a:	697b      	ldr	r3, [r7, #20]
 8002e9c:	43db      	mvns	r3, r3
 8002e9e:	401a      	ands	r2, r3
 8002ea0:	68fb      	ldr	r3, [r7, #12]
 8002ea2:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8002ea4:	68fb      	ldr	r3, [r7, #12]
 8002ea6:	6a1a      	ldr	r2, [r3, #32]
 8002ea8:	68bb      	ldr	r3, [r7, #8]
 8002eaa:	f003 031f 	and.w	r3, r3, #31
 8002eae:	6879      	ldr	r1, [r7, #4]
 8002eb0:	fa01 f303 	lsl.w	r3, r1, r3
 8002eb4:	431a      	orrs	r2, r3
 8002eb6:	68fb      	ldr	r3, [r7, #12]
 8002eb8:	621a      	str	r2, [r3, #32]
}
 8002eba:	bf00      	nop
 8002ebc:	371c      	adds	r7, #28
 8002ebe:	46bd      	mov	sp, r7
 8002ec0:	bc80      	pop	{r7}
 8002ec2:	4770      	bx	lr

08002ec4 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8002ec4:	b480      	push	{r7}
 8002ec6:	b085      	sub	sp, #20
 8002ec8:	af00      	add	r7, sp, #0
 8002eca:	6078      	str	r0, [r7, #4]
 8002ecc:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8002ece:	687b      	ldr	r3, [r7, #4]
 8002ed0:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002ed4:	2b01      	cmp	r3, #1
 8002ed6:	d101      	bne.n	8002edc <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8002ed8:	2302      	movs	r3, #2
 8002eda:	e046      	b.n	8002f6a <HAL_TIMEx_MasterConfigSynchronization+0xa6>
 8002edc:	687b      	ldr	r3, [r7, #4]
 8002ede:	2201      	movs	r2, #1
 8002ee0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002ee4:	687b      	ldr	r3, [r7, #4]
 8002ee6:	2202      	movs	r2, #2
 8002ee8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8002eec:	687b      	ldr	r3, [r7, #4]
 8002eee:	681b      	ldr	r3, [r3, #0]
 8002ef0:	685b      	ldr	r3, [r3, #4]
 8002ef2:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8002ef4:	687b      	ldr	r3, [r7, #4]
 8002ef6:	681b      	ldr	r3, [r3, #0]
 8002ef8:	689b      	ldr	r3, [r3, #8]
 8002efa:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8002efc:	68fb      	ldr	r3, [r7, #12]
 8002efe:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8002f02:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8002f04:	683b      	ldr	r3, [r7, #0]
 8002f06:	681b      	ldr	r3, [r3, #0]
 8002f08:	68fa      	ldr	r2, [r7, #12]
 8002f0a:	4313      	orrs	r3, r2
 8002f0c:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8002f0e:	687b      	ldr	r3, [r7, #4]
 8002f10:	681b      	ldr	r3, [r3, #0]
 8002f12:	68fa      	ldr	r2, [r7, #12]
 8002f14:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8002f16:	687b      	ldr	r3, [r7, #4]
 8002f18:	681b      	ldr	r3, [r3, #0]
 8002f1a:	4a16      	ldr	r2, [pc, #88]	; (8002f74 <HAL_TIMEx_MasterConfigSynchronization+0xb0>)
 8002f1c:	4293      	cmp	r3, r2
 8002f1e:	d00e      	beq.n	8002f3e <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8002f20:	687b      	ldr	r3, [r7, #4]
 8002f22:	681b      	ldr	r3, [r3, #0]
 8002f24:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002f28:	d009      	beq.n	8002f3e <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8002f2a:	687b      	ldr	r3, [r7, #4]
 8002f2c:	681b      	ldr	r3, [r3, #0]
 8002f2e:	4a12      	ldr	r2, [pc, #72]	; (8002f78 <HAL_TIMEx_MasterConfigSynchronization+0xb4>)
 8002f30:	4293      	cmp	r3, r2
 8002f32:	d004      	beq.n	8002f3e <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8002f34:	687b      	ldr	r3, [r7, #4]
 8002f36:	681b      	ldr	r3, [r3, #0]
 8002f38:	4a10      	ldr	r2, [pc, #64]	; (8002f7c <HAL_TIMEx_MasterConfigSynchronization+0xb8>)
 8002f3a:	4293      	cmp	r3, r2
 8002f3c:	d10c      	bne.n	8002f58 <HAL_TIMEx_MasterConfigSynchronization+0x94>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8002f3e:	68bb      	ldr	r3, [r7, #8]
 8002f40:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8002f44:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8002f46:	683b      	ldr	r3, [r7, #0]
 8002f48:	685b      	ldr	r3, [r3, #4]
 8002f4a:	68ba      	ldr	r2, [r7, #8]
 8002f4c:	4313      	orrs	r3, r2
 8002f4e:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8002f50:	687b      	ldr	r3, [r7, #4]
 8002f52:	681b      	ldr	r3, [r3, #0]
 8002f54:	68ba      	ldr	r2, [r7, #8]
 8002f56:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8002f58:	687b      	ldr	r3, [r7, #4]
 8002f5a:	2201      	movs	r2, #1
 8002f5c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8002f60:	687b      	ldr	r3, [r7, #4]
 8002f62:	2200      	movs	r2, #0
 8002f64:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8002f68:	2300      	movs	r3, #0
}
 8002f6a:	4618      	mov	r0, r3
 8002f6c:	3714      	adds	r7, #20
 8002f6e:	46bd      	mov	sp, r7
 8002f70:	bc80      	pop	{r7}
 8002f72:	4770      	bx	lr
 8002f74:	40012c00 	.word	0x40012c00
 8002f78:	40000400 	.word	0x40000400
 8002f7c:	40000800 	.word	0x40000800

08002f80 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8002f80:	b580      	push	{r7, lr}
 8002f82:	b082      	sub	sp, #8
 8002f84:	af00      	add	r7, sp, #0
 8002f86:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8002f88:	687b      	ldr	r3, [r7, #4]
 8002f8a:	2b00      	cmp	r3, #0
 8002f8c:	d101      	bne.n	8002f92 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8002f8e:	2301      	movs	r3, #1
 8002f90:	e03f      	b.n	8003012 <HAL_UART_Init+0x92>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
#if defined(USART_CR1_OVER8)
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
#endif /* USART_CR1_OVER8 */

  if (huart->gState == HAL_UART_STATE_RESET)
 8002f92:	687b      	ldr	r3, [r7, #4]
 8002f94:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002f98:	b2db      	uxtb	r3, r3
 8002f9a:	2b00      	cmp	r3, #0
 8002f9c:	d106      	bne.n	8002fac <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8002f9e:	687b      	ldr	r3, [r7, #4]
 8002fa0:	2200      	movs	r2, #0
 8002fa2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8002fa6:	6878      	ldr	r0, [r7, #4]
 8002fa8:	f7fd ff64 	bl	8000e74 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8002fac:	687b      	ldr	r3, [r7, #4]
 8002fae:	2224      	movs	r2, #36	; 0x24
 8002fb0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8002fb4:	687b      	ldr	r3, [r7, #4]
 8002fb6:	681b      	ldr	r3, [r3, #0]
 8002fb8:	68da      	ldr	r2, [r3, #12]
 8002fba:	687b      	ldr	r3, [r7, #4]
 8002fbc:	681b      	ldr	r3, [r3, #0]
 8002fbe:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8002fc2:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8002fc4:	6878      	ldr	r0, [r7, #4]
 8002fc6:	f000 fc4b 	bl	8003860 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8002fca:	687b      	ldr	r3, [r7, #4]
 8002fcc:	681b      	ldr	r3, [r3, #0]
 8002fce:	691a      	ldr	r2, [r3, #16]
 8002fd0:	687b      	ldr	r3, [r7, #4]
 8002fd2:	681b      	ldr	r3, [r3, #0]
 8002fd4:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8002fd8:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8002fda:	687b      	ldr	r3, [r7, #4]
 8002fdc:	681b      	ldr	r3, [r3, #0]
 8002fde:	695a      	ldr	r2, [r3, #20]
 8002fe0:	687b      	ldr	r3, [r7, #4]
 8002fe2:	681b      	ldr	r3, [r3, #0]
 8002fe4:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8002fe8:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8002fea:	687b      	ldr	r3, [r7, #4]
 8002fec:	681b      	ldr	r3, [r3, #0]
 8002fee:	68da      	ldr	r2, [r3, #12]
 8002ff0:	687b      	ldr	r3, [r7, #4]
 8002ff2:	681b      	ldr	r3, [r3, #0]
 8002ff4:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8002ff8:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002ffa:	687b      	ldr	r3, [r7, #4]
 8002ffc:	2200      	movs	r2, #0
 8002ffe:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 8003000:	687b      	ldr	r3, [r7, #4]
 8003002:	2220      	movs	r2, #32
 8003004:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 8003008:	687b      	ldr	r3, [r7, #4]
 800300a:	2220      	movs	r2, #32
 800300c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8003010:	2300      	movs	r3, #0
}
 8003012:	4618      	mov	r0, r3
 8003014:	3708      	adds	r7, #8
 8003016:	46bd      	mov	sp, r7
 8003018:	bd80      	pop	{r7, pc}
	...

0800301c <HAL_UART_Transmit_DMA>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800301c:	b580      	push	{r7, lr}
 800301e:	b086      	sub	sp, #24
 8003020:	af00      	add	r7, sp, #0
 8003022:	60f8      	str	r0, [r7, #12]
 8003024:	60b9      	str	r1, [r7, #8]
 8003026:	4613      	mov	r3, r2
 8003028:	80fb      	strh	r3, [r7, #6]
  uint32_t *tmp;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800302a:	68fb      	ldr	r3, [r7, #12]
 800302c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003030:	b2db      	uxtb	r3, r3
 8003032:	2b20      	cmp	r3, #32
 8003034:	d153      	bne.n	80030de <HAL_UART_Transmit_DMA+0xc2>
  {
    if ((pData == NULL) || (Size == 0U))
 8003036:	68bb      	ldr	r3, [r7, #8]
 8003038:	2b00      	cmp	r3, #0
 800303a:	d002      	beq.n	8003042 <HAL_UART_Transmit_DMA+0x26>
 800303c:	88fb      	ldrh	r3, [r7, #6]
 800303e:	2b00      	cmp	r3, #0
 8003040:	d101      	bne.n	8003046 <HAL_UART_Transmit_DMA+0x2a>
    {
      return HAL_ERROR;
 8003042:	2301      	movs	r3, #1
 8003044:	e04c      	b.n	80030e0 <HAL_UART_Transmit_DMA+0xc4>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8003046:	68fb      	ldr	r3, [r7, #12]
 8003048:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800304c:	2b01      	cmp	r3, #1
 800304e:	d101      	bne.n	8003054 <HAL_UART_Transmit_DMA+0x38>
 8003050:	2302      	movs	r3, #2
 8003052:	e045      	b.n	80030e0 <HAL_UART_Transmit_DMA+0xc4>
 8003054:	68fb      	ldr	r3, [r7, #12]
 8003056:	2201      	movs	r2, #1
 8003058:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    huart->pTxBuffPtr = pData;
 800305c:	68ba      	ldr	r2, [r7, #8]
 800305e:	68fb      	ldr	r3, [r7, #12]
 8003060:	621a      	str	r2, [r3, #32]
    huart->TxXferSize = Size;
 8003062:	68fb      	ldr	r3, [r7, #12]
 8003064:	88fa      	ldrh	r2, [r7, #6]
 8003066:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 8003068:	68fb      	ldr	r3, [r7, #12]
 800306a:	88fa      	ldrh	r2, [r7, #6]
 800306c:	84da      	strh	r2, [r3, #38]	; 0x26

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800306e:	68fb      	ldr	r3, [r7, #12]
 8003070:	2200      	movs	r2, #0
 8003072:	641a      	str	r2, [r3, #64]	; 0x40
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8003074:	68fb      	ldr	r3, [r7, #12]
 8003076:	2221      	movs	r2, #33	; 0x21
 8003078:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Set the UART DMA transfer complete callback */
    huart->hdmatx->XferCpltCallback = UART_DMATransmitCplt;
 800307c:	68fb      	ldr	r3, [r7, #12]
 800307e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003080:	4a19      	ldr	r2, [pc, #100]	; (80030e8 <HAL_UART_Transmit_DMA+0xcc>)
 8003082:	629a      	str	r2, [r3, #40]	; 0x28

    /* Set the UART DMA Half transfer complete callback */
    huart->hdmatx->XferHalfCpltCallback = UART_DMATxHalfCplt;
 8003084:	68fb      	ldr	r3, [r7, #12]
 8003086:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003088:	4a18      	ldr	r2, [pc, #96]	; (80030ec <HAL_UART_Transmit_DMA+0xd0>)
 800308a:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Set the DMA error callback */
    huart->hdmatx->XferErrorCallback = UART_DMAError;
 800308c:	68fb      	ldr	r3, [r7, #12]
 800308e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003090:	4a17      	ldr	r2, [pc, #92]	; (80030f0 <HAL_UART_Transmit_DMA+0xd4>)
 8003092:	631a      	str	r2, [r3, #48]	; 0x30

    /* Set the DMA abort callback */
    huart->hdmatx->XferAbortCallback = NULL;
 8003094:	68fb      	ldr	r3, [r7, #12]
 8003096:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003098:	2200      	movs	r2, #0
 800309a:	635a      	str	r2, [r3, #52]	; 0x34

    /* Enable the UART transmit DMA channel */
    tmp = (uint32_t *)&pData;
 800309c:	f107 0308 	add.w	r3, r7, #8
 80030a0:	617b      	str	r3, [r7, #20]
    HAL_DMA_Start_IT(huart->hdmatx, *(uint32_t *)tmp, (uint32_t)&huart->Instance->DR, Size);
 80030a2:	68fb      	ldr	r3, [r7, #12]
 80030a4:	6b58      	ldr	r0, [r3, #52]	; 0x34
 80030a6:	697b      	ldr	r3, [r7, #20]
 80030a8:	6819      	ldr	r1, [r3, #0]
 80030aa:	68fb      	ldr	r3, [r7, #12]
 80030ac:	681b      	ldr	r3, [r3, #0]
 80030ae:	3304      	adds	r3, #4
 80030b0:	461a      	mov	r2, r3
 80030b2:	88fb      	ldrh	r3, [r7, #6]
 80030b4:	f7fe f97a 	bl	80013ac <HAL_DMA_Start_IT>

    /* Clear the TC flag in the SR register by writing 0 to it */
    __HAL_UART_CLEAR_FLAG(huart, UART_FLAG_TC);
 80030b8:	68fb      	ldr	r3, [r7, #12]
 80030ba:	681b      	ldr	r3, [r3, #0]
 80030bc:	f06f 0240 	mvn.w	r2, #64	; 0x40
 80030c0:	601a      	str	r2, [r3, #0]

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 80030c2:	68fb      	ldr	r3, [r7, #12]
 80030c4:	2200      	movs	r2, #0
 80030c6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Enable the DMA transfer for transmit request by setting the DMAT bit
       in the UART CR3 register */
    SET_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 80030ca:	68fb      	ldr	r3, [r7, #12]
 80030cc:	681b      	ldr	r3, [r3, #0]
 80030ce:	695a      	ldr	r2, [r3, #20]
 80030d0:	68fb      	ldr	r3, [r7, #12]
 80030d2:	681b      	ldr	r3, [r3, #0]
 80030d4:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 80030d8:	615a      	str	r2, [r3, #20]

    return HAL_OK;
 80030da:	2300      	movs	r3, #0
 80030dc:	e000      	b.n	80030e0 <HAL_UART_Transmit_DMA+0xc4>
  }
  else
  {
    return HAL_BUSY;
 80030de:	2302      	movs	r3, #2
  }
}
 80030e0:	4618      	mov	r0, r3
 80030e2:	3718      	adds	r7, #24
 80030e4:	46bd      	mov	sp, r7
 80030e6:	bd80      	pop	{r7, pc}
 80030e8:	08003495 	.word	0x08003495
 80030ec:	080034e7 	.word	0x080034e7
 80030f0:	08003503 	.word	0x08003503

080030f4 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 80030f4:	b580      	push	{r7, lr}
 80030f6:	b08a      	sub	sp, #40	; 0x28
 80030f8:	af00      	add	r7, sp, #0
 80030fa:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 80030fc:	687b      	ldr	r3, [r7, #4]
 80030fe:	681b      	ldr	r3, [r3, #0]
 8003100:	681b      	ldr	r3, [r3, #0]
 8003102:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8003104:	687b      	ldr	r3, [r7, #4]
 8003106:	681b      	ldr	r3, [r3, #0]
 8003108:	68db      	ldr	r3, [r3, #12]
 800310a:	623b      	str	r3, [r7, #32]
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 800310c:	687b      	ldr	r3, [r7, #4]
 800310e:	681b      	ldr	r3, [r3, #0]
 8003110:	695b      	ldr	r3, [r3, #20]
 8003112:	61fb      	str	r3, [r7, #28]
  uint32_t errorflags = 0x00U;
 8003114:	2300      	movs	r3, #0
 8003116:	61bb      	str	r3, [r7, #24]
  uint32_t dmarequest = 0x00U;
 8003118:	2300      	movs	r3, #0
 800311a:	617b      	str	r3, [r7, #20]

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 800311c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800311e:	f003 030f 	and.w	r3, r3, #15
 8003122:	61bb      	str	r3, [r7, #24]
  if (errorflags == RESET)
 8003124:	69bb      	ldr	r3, [r7, #24]
 8003126:	2b00      	cmp	r3, #0
 8003128:	d10d      	bne.n	8003146 <HAL_UART_IRQHandler+0x52>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 800312a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800312c:	f003 0320 	and.w	r3, r3, #32
 8003130:	2b00      	cmp	r3, #0
 8003132:	d008      	beq.n	8003146 <HAL_UART_IRQHandler+0x52>
 8003134:	6a3b      	ldr	r3, [r7, #32]
 8003136:	f003 0320 	and.w	r3, r3, #32
 800313a:	2b00      	cmp	r3, #0
 800313c:	d003      	beq.n	8003146 <HAL_UART_IRQHandler+0x52>
    {
      UART_Receive_IT(huart);
 800313e:	6878      	ldr	r0, [r7, #4]
 8003140:	f000 fae5 	bl	800370e <UART_Receive_IT>
      return;
 8003144:	e17b      	b.n	800343e <HAL_UART_IRQHandler+0x34a>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET) || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8003146:	69bb      	ldr	r3, [r7, #24]
 8003148:	2b00      	cmp	r3, #0
 800314a:	f000 80b1 	beq.w	80032b0 <HAL_UART_IRQHandler+0x1bc>
 800314e:	69fb      	ldr	r3, [r7, #28]
 8003150:	f003 0301 	and.w	r3, r3, #1
 8003154:	2b00      	cmp	r3, #0
 8003156:	d105      	bne.n	8003164 <HAL_UART_IRQHandler+0x70>
 8003158:	6a3b      	ldr	r3, [r7, #32]
 800315a:	f403 7390 	and.w	r3, r3, #288	; 0x120
 800315e:	2b00      	cmp	r3, #0
 8003160:	f000 80a6 	beq.w	80032b0 <HAL_UART_IRQHandler+0x1bc>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8003164:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003166:	f003 0301 	and.w	r3, r3, #1
 800316a:	2b00      	cmp	r3, #0
 800316c:	d00a      	beq.n	8003184 <HAL_UART_IRQHandler+0x90>
 800316e:	6a3b      	ldr	r3, [r7, #32]
 8003170:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003174:	2b00      	cmp	r3, #0
 8003176:	d005      	beq.n	8003184 <HAL_UART_IRQHandler+0x90>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8003178:	687b      	ldr	r3, [r7, #4]
 800317a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800317c:	f043 0201 	orr.w	r2, r3, #1
 8003180:	687b      	ldr	r3, [r7, #4]
 8003182:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8003184:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003186:	f003 0304 	and.w	r3, r3, #4
 800318a:	2b00      	cmp	r3, #0
 800318c:	d00a      	beq.n	80031a4 <HAL_UART_IRQHandler+0xb0>
 800318e:	69fb      	ldr	r3, [r7, #28]
 8003190:	f003 0301 	and.w	r3, r3, #1
 8003194:	2b00      	cmp	r3, #0
 8003196:	d005      	beq.n	80031a4 <HAL_UART_IRQHandler+0xb0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8003198:	687b      	ldr	r3, [r7, #4]
 800319a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800319c:	f043 0202 	orr.w	r2, r3, #2
 80031a0:	687b      	ldr	r3, [r7, #4]
 80031a2:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 80031a4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80031a6:	f003 0302 	and.w	r3, r3, #2
 80031aa:	2b00      	cmp	r3, #0
 80031ac:	d00a      	beq.n	80031c4 <HAL_UART_IRQHandler+0xd0>
 80031ae:	69fb      	ldr	r3, [r7, #28]
 80031b0:	f003 0301 	and.w	r3, r3, #1
 80031b4:	2b00      	cmp	r3, #0
 80031b6:	d005      	beq.n	80031c4 <HAL_UART_IRQHandler+0xd0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 80031b8:	687b      	ldr	r3, [r7, #4]
 80031ba:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80031bc:	f043 0204 	orr.w	r2, r3, #4
 80031c0:	687b      	ldr	r3, [r7, #4]
 80031c2:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET) || ((cr3its & USART_CR3_EIE) != RESET)))
 80031c4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80031c6:	f003 0308 	and.w	r3, r3, #8
 80031ca:	2b00      	cmp	r3, #0
 80031cc:	d00f      	beq.n	80031ee <HAL_UART_IRQHandler+0xfa>
 80031ce:	6a3b      	ldr	r3, [r7, #32]
 80031d0:	f003 0320 	and.w	r3, r3, #32
 80031d4:	2b00      	cmp	r3, #0
 80031d6:	d104      	bne.n	80031e2 <HAL_UART_IRQHandler+0xee>
 80031d8:	69fb      	ldr	r3, [r7, #28]
 80031da:	f003 0301 	and.w	r3, r3, #1
 80031de:	2b00      	cmp	r3, #0
 80031e0:	d005      	beq.n	80031ee <HAL_UART_IRQHandler+0xfa>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 80031e2:	687b      	ldr	r3, [r7, #4]
 80031e4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80031e6:	f043 0208 	orr.w	r2, r3, #8
 80031ea:	687b      	ldr	r3, [r7, #4]
 80031ec:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 80031ee:	687b      	ldr	r3, [r7, #4]
 80031f0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80031f2:	2b00      	cmp	r3, #0
 80031f4:	f000 811e 	beq.w	8003434 <HAL_UART_IRQHandler+0x340>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 80031f8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80031fa:	f003 0320 	and.w	r3, r3, #32
 80031fe:	2b00      	cmp	r3, #0
 8003200:	d007      	beq.n	8003212 <HAL_UART_IRQHandler+0x11e>
 8003202:	6a3b      	ldr	r3, [r7, #32]
 8003204:	f003 0320 	and.w	r3, r3, #32
 8003208:	2b00      	cmp	r3, #0
 800320a:	d002      	beq.n	8003212 <HAL_UART_IRQHandler+0x11e>
      {
        UART_Receive_IT(huart);
 800320c:	6878      	ldr	r0, [r7, #4]
 800320e:	f000 fa7e 	bl	800370e <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8003212:	687b      	ldr	r3, [r7, #4]
 8003214:	681b      	ldr	r3, [r3, #0]
 8003216:	695b      	ldr	r3, [r3, #20]
 8003218:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800321c:	2b00      	cmp	r3, #0
 800321e:	bf14      	ite	ne
 8003220:	2301      	movne	r3, #1
 8003222:	2300      	moveq	r3, #0
 8003224:	b2db      	uxtb	r3, r3
 8003226:	617b      	str	r3, [r7, #20]
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8003228:	687b      	ldr	r3, [r7, #4]
 800322a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800322c:	f003 0308 	and.w	r3, r3, #8
 8003230:	2b00      	cmp	r3, #0
 8003232:	d102      	bne.n	800323a <HAL_UART_IRQHandler+0x146>
 8003234:	697b      	ldr	r3, [r7, #20]
 8003236:	2b00      	cmp	r3, #0
 8003238:	d031      	beq.n	800329e <HAL_UART_IRQHandler+0x1aa>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 800323a:	6878      	ldr	r0, [r7, #4]
 800323c:	f000 f9c0 	bl	80035c0 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003240:	687b      	ldr	r3, [r7, #4]
 8003242:	681b      	ldr	r3, [r3, #0]
 8003244:	695b      	ldr	r3, [r3, #20]
 8003246:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800324a:	2b00      	cmp	r3, #0
 800324c:	d023      	beq.n	8003296 <HAL_UART_IRQHandler+0x1a2>
        {
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800324e:	687b      	ldr	r3, [r7, #4]
 8003250:	681b      	ldr	r3, [r3, #0]
 8003252:	695a      	ldr	r2, [r3, #20]
 8003254:	687b      	ldr	r3, [r7, #4]
 8003256:	681b      	ldr	r3, [r3, #0]
 8003258:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800325c:	615a      	str	r2, [r3, #20]

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 800325e:	687b      	ldr	r3, [r7, #4]
 8003260:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003262:	2b00      	cmp	r3, #0
 8003264:	d013      	beq.n	800328e <HAL_UART_IRQHandler+0x19a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8003266:	687b      	ldr	r3, [r7, #4]
 8003268:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800326a:	4a76      	ldr	r2, [pc, #472]	; (8003444 <HAL_UART_IRQHandler+0x350>)
 800326c:	635a      	str	r2, [r3, #52]	; 0x34
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 800326e:	687b      	ldr	r3, [r7, #4]
 8003270:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003272:	4618      	mov	r0, r3
 8003274:	f7fe f934 	bl	80014e0 <HAL_DMA_Abort_IT>
 8003278:	4603      	mov	r3, r0
 800327a:	2b00      	cmp	r3, #0
 800327c:	d016      	beq.n	80032ac <HAL_UART_IRQHandler+0x1b8>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 800327e:	687b      	ldr	r3, [r7, #4]
 8003280:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003282:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003284:	687a      	ldr	r2, [r7, #4]
 8003286:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8003288:	4610      	mov	r0, r2
 800328a:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800328c:	e00e      	b.n	80032ac <HAL_UART_IRQHandler+0x1b8>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 800328e:	6878      	ldr	r0, [r7, #4]
 8003290:	f000 f8ec 	bl	800346c <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003294:	e00a      	b.n	80032ac <HAL_UART_IRQHandler+0x1b8>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8003296:	6878      	ldr	r0, [r7, #4]
 8003298:	f000 f8e8 	bl	800346c <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800329c:	e006      	b.n	80032ac <HAL_UART_IRQHandler+0x1b8>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 800329e:	6878      	ldr	r0, [r7, #4]
 80032a0:	f000 f8e4 	bl	800346c <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 80032a4:	687b      	ldr	r3, [r7, #4]
 80032a6:	2200      	movs	r2, #0
 80032a8:	641a      	str	r2, [r3, #64]	; 0x40
      }
    }
    return;
 80032aa:	e0c3      	b.n	8003434 <HAL_UART_IRQHandler+0x340>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80032ac:	bf00      	nop
    return;
 80032ae:	e0c1      	b.n	8003434 <HAL_UART_IRQHandler+0x340>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if (  (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80032b0:	687b      	ldr	r3, [r7, #4]
 80032b2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80032b4:	2b01      	cmp	r3, #1
 80032b6:	f040 80a1 	bne.w	80033fc <HAL_UART_IRQHandler+0x308>
      &&((isrflags & USART_SR_IDLE) != 0U)
 80032ba:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80032bc:	f003 0310 	and.w	r3, r3, #16
 80032c0:	2b00      	cmp	r3, #0
 80032c2:	f000 809b 	beq.w	80033fc <HAL_UART_IRQHandler+0x308>
      &&((cr1its & USART_SR_IDLE) != 0U))
 80032c6:	6a3b      	ldr	r3, [r7, #32]
 80032c8:	f003 0310 	and.w	r3, r3, #16
 80032cc:	2b00      	cmp	r3, #0
 80032ce:	f000 8095 	beq.w	80033fc <HAL_UART_IRQHandler+0x308>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 80032d2:	2300      	movs	r3, #0
 80032d4:	60fb      	str	r3, [r7, #12]
 80032d6:	687b      	ldr	r3, [r7, #4]
 80032d8:	681b      	ldr	r3, [r3, #0]
 80032da:	681b      	ldr	r3, [r3, #0]
 80032dc:	60fb      	str	r3, [r7, #12]
 80032de:	687b      	ldr	r3, [r7, #4]
 80032e0:	681b      	ldr	r3, [r3, #0]
 80032e2:	685b      	ldr	r3, [r3, #4]
 80032e4:	60fb      	str	r3, [r7, #12]
 80032e6:	68fb      	ldr	r3, [r7, #12]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80032e8:	687b      	ldr	r3, [r7, #4]
 80032ea:	681b      	ldr	r3, [r3, #0]
 80032ec:	695b      	ldr	r3, [r3, #20]
 80032ee:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80032f2:	2b00      	cmp	r3, #0
 80032f4:	d04e      	beq.n	8003394 <HAL_UART_IRQHandler+0x2a0>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 80032f6:	687b      	ldr	r3, [r7, #4]
 80032f8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80032fa:	681b      	ldr	r3, [r3, #0]
 80032fc:	685b      	ldr	r3, [r3, #4]
 80032fe:	823b      	strh	r3, [r7, #16]
      if (  (nb_remaining_rx_data > 0U)
 8003300:	8a3b      	ldrh	r3, [r7, #16]
 8003302:	2b00      	cmp	r3, #0
 8003304:	f000 8098 	beq.w	8003438 <HAL_UART_IRQHandler+0x344>
          &&(nb_remaining_rx_data < huart->RxXferSize))
 8003308:	687b      	ldr	r3, [r7, #4]
 800330a:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 800330c:	8a3a      	ldrh	r2, [r7, #16]
 800330e:	429a      	cmp	r2, r3
 8003310:	f080 8092 	bcs.w	8003438 <HAL_UART_IRQHandler+0x344>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8003314:	687b      	ldr	r3, [r7, #4]
 8003316:	8a3a      	ldrh	r2, [r7, #16]
 8003318:	85da      	strh	r2, [r3, #46]	; 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 800331a:	687b      	ldr	r3, [r7, #4]
 800331c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800331e:	699b      	ldr	r3, [r3, #24]
 8003320:	2b20      	cmp	r3, #32
 8003322:	d02b      	beq.n	800337c <HAL_UART_IRQHandler+0x288>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8003324:	687b      	ldr	r3, [r7, #4]
 8003326:	681b      	ldr	r3, [r3, #0]
 8003328:	68da      	ldr	r2, [r3, #12]
 800332a:	687b      	ldr	r3, [r7, #4]
 800332c:	681b      	ldr	r3, [r3, #0]
 800332e:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8003332:	60da      	str	r2, [r3, #12]
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003334:	687b      	ldr	r3, [r7, #4]
 8003336:	681b      	ldr	r3, [r3, #0]
 8003338:	695a      	ldr	r2, [r3, #20]
 800333a:	687b      	ldr	r3, [r7, #4]
 800333c:	681b      	ldr	r3, [r3, #0]
 800333e:	f022 0201 	bic.w	r2, r2, #1
 8003342:	615a      	str	r2, [r3, #20]

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8003344:	687b      	ldr	r3, [r7, #4]
 8003346:	681b      	ldr	r3, [r3, #0]
 8003348:	695a      	ldr	r2, [r3, #20]
 800334a:	687b      	ldr	r3, [r7, #4]
 800334c:	681b      	ldr	r3, [r3, #0]
 800334e:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8003352:	615a      	str	r2, [r3, #20]

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8003354:	687b      	ldr	r3, [r7, #4]
 8003356:	2220      	movs	r2, #32
 8003358:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800335c:	687b      	ldr	r3, [r7, #4]
 800335e:	2200      	movs	r2, #0
 8003360:	631a      	str	r2, [r3, #48]	; 0x30

          CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8003362:	687b      	ldr	r3, [r7, #4]
 8003364:	681b      	ldr	r3, [r3, #0]
 8003366:	68da      	ldr	r2, [r3, #12]
 8003368:	687b      	ldr	r3, [r7, #4]
 800336a:	681b      	ldr	r3, [r3, #0]
 800336c:	f022 0210 	bic.w	r2, r2, #16
 8003370:	60da      	str	r2, [r3, #12]

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8003372:	687b      	ldr	r3, [r7, #4]
 8003374:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003376:	4618      	mov	r0, r3
 8003378:	f7fe f877 	bl	800146a <HAL_DMA_Abort>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 800337c:	687b      	ldr	r3, [r7, #4]
 800337e:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 8003380:	687b      	ldr	r3, [r7, #4]
 8003382:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8003384:	b29b      	uxth	r3, r3
 8003386:	1ad3      	subs	r3, r2, r3
 8003388:	b29b      	uxth	r3, r3
 800338a:	4619      	mov	r1, r3
 800338c:	6878      	ldr	r0, [r7, #4]
 800338e:	f000 f876 	bl	800347e <HAL_UARTEx_RxEventCallback>
#endif
      }
      return;
 8003392:	e051      	b.n	8003438 <HAL_UART_IRQHandler+0x344>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8003394:	687b      	ldr	r3, [r7, #4]
 8003396:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 8003398:	687b      	ldr	r3, [r7, #4]
 800339a:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 800339c:	b29b      	uxth	r3, r3
 800339e:	1ad3      	subs	r3, r2, r3
 80033a0:	827b      	strh	r3, [r7, #18]
      if (  (huart->RxXferCount > 0U)
 80033a2:	687b      	ldr	r3, [r7, #4]
 80033a4:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 80033a6:	b29b      	uxth	r3, r3
 80033a8:	2b00      	cmp	r3, #0
 80033aa:	d047      	beq.n	800343c <HAL_UART_IRQHandler+0x348>
          &&(nb_rx_data > 0U) )
 80033ac:	8a7b      	ldrh	r3, [r7, #18]
 80033ae:	2b00      	cmp	r3, #0
 80033b0:	d044      	beq.n	800343c <HAL_UART_IRQHandler+0x348>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80033b2:	687b      	ldr	r3, [r7, #4]
 80033b4:	681b      	ldr	r3, [r3, #0]
 80033b6:	68da      	ldr	r2, [r3, #12]
 80033b8:	687b      	ldr	r3, [r7, #4]
 80033ba:	681b      	ldr	r3, [r3, #0]
 80033bc:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 80033c0:	60da      	str	r2, [r3, #12]

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80033c2:	687b      	ldr	r3, [r7, #4]
 80033c4:	681b      	ldr	r3, [r3, #0]
 80033c6:	695a      	ldr	r2, [r3, #20]
 80033c8:	687b      	ldr	r3, [r7, #4]
 80033ca:	681b      	ldr	r3, [r3, #0]
 80033cc:	f022 0201 	bic.w	r2, r2, #1
 80033d0:	615a      	str	r2, [r3, #20]

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 80033d2:	687b      	ldr	r3, [r7, #4]
 80033d4:	2220      	movs	r2, #32
 80033d6:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80033da:	687b      	ldr	r3, [r7, #4]
 80033dc:	2200      	movs	r2, #0
 80033de:	631a      	str	r2, [r3, #48]	; 0x30

        CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80033e0:	687b      	ldr	r3, [r7, #4]
 80033e2:	681b      	ldr	r3, [r3, #0]
 80033e4:	68da      	ldr	r2, [r3, #12]
 80033e6:	687b      	ldr	r3, [r7, #4]
 80033e8:	681b      	ldr	r3, [r3, #0]
 80033ea:	f022 0210 	bic.w	r2, r2, #16
 80033ee:	60da      	str	r2, [r3, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 80033f0:	8a7b      	ldrh	r3, [r7, #18]
 80033f2:	4619      	mov	r1, r3
 80033f4:	6878      	ldr	r0, [r7, #4]
 80033f6:	f000 f842 	bl	800347e <HAL_UARTEx_RxEventCallback>
#endif
      }
      return;
 80033fa:	e01f      	b.n	800343c <HAL_UART_IRQHandler+0x348>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 80033fc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80033fe:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003402:	2b00      	cmp	r3, #0
 8003404:	d008      	beq.n	8003418 <HAL_UART_IRQHandler+0x324>
 8003406:	6a3b      	ldr	r3, [r7, #32]
 8003408:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800340c:	2b00      	cmp	r3, #0
 800340e:	d003      	beq.n	8003418 <HAL_UART_IRQHandler+0x324>
  {
    UART_Transmit_IT(huart);
 8003410:	6878      	ldr	r0, [r7, #4]
 8003412:	f000 f915 	bl	8003640 <UART_Transmit_IT>
    return;
 8003416:	e012      	b.n	800343e <HAL_UART_IRQHandler+0x34a>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8003418:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800341a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800341e:	2b00      	cmp	r3, #0
 8003420:	d00d      	beq.n	800343e <HAL_UART_IRQHandler+0x34a>
 8003422:	6a3b      	ldr	r3, [r7, #32]
 8003424:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003428:	2b00      	cmp	r3, #0
 800342a:	d008      	beq.n	800343e <HAL_UART_IRQHandler+0x34a>
  {
    UART_EndTransmit_IT(huart);
 800342c:	6878      	ldr	r0, [r7, #4]
 800342e:	f000 f956 	bl	80036de <UART_EndTransmit_IT>
    return;
 8003432:	e004      	b.n	800343e <HAL_UART_IRQHandler+0x34a>
    return;
 8003434:	bf00      	nop
 8003436:	e002      	b.n	800343e <HAL_UART_IRQHandler+0x34a>
      return;
 8003438:	bf00      	nop
 800343a:	e000      	b.n	800343e <HAL_UART_IRQHandler+0x34a>
      return;
 800343c:	bf00      	nop
  }
}
 800343e:	3728      	adds	r7, #40	; 0x28
 8003440:	46bd      	mov	sp, r7
 8003442:	bd80      	pop	{r7, pc}
 8003444:	08003619 	.word	0x08003619

08003448 <HAL_UART_TxHalfCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 8003448:	b480      	push	{r7}
 800344a:	b083      	sub	sp, #12
 800344c:	af00      	add	r7, sp, #0
 800344e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxHalfCpltCallback could be implemented in the user file
   */
}
 8003450:	bf00      	nop
 8003452:	370c      	adds	r7, #12
 8003454:	46bd      	mov	sp, r7
 8003456:	bc80      	pop	{r7}
 8003458:	4770      	bx	lr

0800345a <HAL_UART_RxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 800345a:	b480      	push	{r7}
 800345c:	b083      	sub	sp, #12
 800345e:	af00      	add	r7, sp, #0
 8003460:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxCpltCallback could be implemented in the user file
   */
}
 8003462:	bf00      	nop
 8003464:	370c      	adds	r7, #12
 8003466:	46bd      	mov	sp, r7
 8003468:	bc80      	pop	{r7}
 800346a:	4770      	bx	lr

0800346c <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 800346c:	b480      	push	{r7}
 800346e:	b083      	sub	sp, #12
 8003470:	af00      	add	r7, sp, #0
 8003472:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 8003474:	bf00      	nop
 8003476:	370c      	adds	r7, #12
 8003478:	46bd      	mov	sp, r7
 800347a:	bc80      	pop	{r7}
 800347c:	4770      	bx	lr

0800347e <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 800347e:	b480      	push	{r7}
 8003480:	b083      	sub	sp, #12
 8003482:	af00      	add	r7, sp, #0
 8003484:	6078      	str	r0, [r7, #4]
 8003486:	460b      	mov	r3, r1
 8003488:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 800348a:	bf00      	nop
 800348c:	370c      	adds	r7, #12
 800348e:	46bd      	mov	sp, r7
 8003490:	bc80      	pop	{r7}
 8003492:	4770      	bx	lr

08003494 <UART_DMATransmitCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMATransmitCplt(DMA_HandleTypeDef *hdma)
{
 8003494:	b580      	push	{r7, lr}
 8003496:	b084      	sub	sp, #16
 8003498:	af00      	add	r7, sp, #0
 800349a:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800349c:	687b      	ldr	r3, [r7, #4]
 800349e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80034a0:	60fb      	str	r3, [r7, #12]
  /* DMA Normal mode*/
  if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 80034a2:	687b      	ldr	r3, [r7, #4]
 80034a4:	681b      	ldr	r3, [r3, #0]
 80034a6:	681b      	ldr	r3, [r3, #0]
 80034a8:	f003 0320 	and.w	r3, r3, #32
 80034ac:	2b00      	cmp	r3, #0
 80034ae:	d113      	bne.n	80034d8 <UART_DMATransmitCplt+0x44>
  {
    huart->TxXferCount = 0x00U;
 80034b0:	68fb      	ldr	r3, [r7, #12]
 80034b2:	2200      	movs	r2, #0
 80034b4:	84da      	strh	r2, [r3, #38]	; 0x26

    /* Disable the DMA transfer for transmit request by setting the DMAT bit
       in the UART CR3 register */
    CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 80034b6:	68fb      	ldr	r3, [r7, #12]
 80034b8:	681b      	ldr	r3, [r3, #0]
 80034ba:	695a      	ldr	r2, [r3, #20]
 80034bc:	68fb      	ldr	r3, [r7, #12]
 80034be:	681b      	ldr	r3, [r3, #0]
 80034c0:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80034c4:	615a      	str	r2, [r3, #20]

    /* Enable the UART Transmit Complete Interrupt */
    SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 80034c6:	68fb      	ldr	r3, [r7, #12]
 80034c8:	681b      	ldr	r3, [r3, #0]
 80034ca:	68da      	ldr	r2, [r3, #12]
 80034cc:	68fb      	ldr	r3, [r7, #12]
 80034ce:	681b      	ldr	r3, [r3, #0]
 80034d0:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80034d4:	60da      	str	r2, [r3, #12]
#else
    /*Call legacy weak Tx complete callback*/
    HAL_UART_TxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 80034d6:	e002      	b.n	80034de <UART_DMATransmitCplt+0x4a>
    HAL_UART_TxCpltCallback(huart);
 80034d8:	68f8      	ldr	r0, [r7, #12]
 80034da:	f7fd f92f 	bl	800073c <HAL_UART_TxCpltCallback>
}
 80034de:	bf00      	nop
 80034e0:	3710      	adds	r7, #16
 80034e2:	46bd      	mov	sp, r7
 80034e4:	bd80      	pop	{r7, pc}

080034e6 <UART_DMATxHalfCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMATxHalfCplt(DMA_HandleTypeDef *hdma)
{
 80034e6:	b580      	push	{r7, lr}
 80034e8:	b084      	sub	sp, #16
 80034ea:	af00      	add	r7, sp, #0
 80034ec:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80034ee:	687b      	ldr	r3, [r7, #4]
 80034f0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80034f2:	60fb      	str	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxHalfCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxHalfCpltCallback(huart);
 80034f4:	68f8      	ldr	r0, [r7, #12]
 80034f6:	f7ff ffa7 	bl	8003448 <HAL_UART_TxHalfCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80034fa:	bf00      	nop
 80034fc:	3710      	adds	r7, #16
 80034fe:	46bd      	mov	sp, r7
 8003500:	bd80      	pop	{r7, pc}

08003502 <UART_DMAError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 8003502:	b580      	push	{r7, lr}
 8003504:	b084      	sub	sp, #16
 8003506:	af00      	add	r7, sp, #0
 8003508:	6078      	str	r0, [r7, #4]
  uint32_t dmarequest = 0x00U;
 800350a:	2300      	movs	r3, #0
 800350c:	60fb      	str	r3, [r7, #12]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800350e:	687b      	ldr	r3, [r7, #4]
 8003510:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003512:	60bb      	str	r3, [r7, #8]

  /* Stop UART DMA Tx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT);
 8003514:	68bb      	ldr	r3, [r7, #8]
 8003516:	681b      	ldr	r3, [r3, #0]
 8003518:	695b      	ldr	r3, [r3, #20]
 800351a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800351e:	2b00      	cmp	r3, #0
 8003520:	bf14      	ite	ne
 8003522:	2301      	movne	r3, #1
 8003524:	2300      	moveq	r3, #0
 8003526:	b2db      	uxtb	r3, r3
 8003528:	60fb      	str	r3, [r7, #12]
  if ((huart->gState == HAL_UART_STATE_BUSY_TX) && dmarequest)
 800352a:	68bb      	ldr	r3, [r7, #8]
 800352c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003530:	b2db      	uxtb	r3, r3
 8003532:	2b21      	cmp	r3, #33	; 0x21
 8003534:	d108      	bne.n	8003548 <UART_DMAError+0x46>
 8003536:	68fb      	ldr	r3, [r7, #12]
 8003538:	2b00      	cmp	r3, #0
 800353a:	d005      	beq.n	8003548 <UART_DMAError+0x46>
  {
    huart->TxXferCount = 0x00U;
 800353c:	68bb      	ldr	r3, [r7, #8]
 800353e:	2200      	movs	r2, #0
 8003540:	84da      	strh	r2, [r3, #38]	; 0x26
    UART_EndTxTransfer(huart);
 8003542:	68b8      	ldr	r0, [r7, #8]
 8003544:	f000 f827 	bl	8003596 <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8003548:	68bb      	ldr	r3, [r7, #8]
 800354a:	681b      	ldr	r3, [r3, #0]
 800354c:	695b      	ldr	r3, [r3, #20]
 800354e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003552:	2b00      	cmp	r3, #0
 8003554:	bf14      	ite	ne
 8003556:	2301      	movne	r3, #1
 8003558:	2300      	moveq	r3, #0
 800355a:	b2db      	uxtb	r3, r3
 800355c:	60fb      	str	r3, [r7, #12]
  if ((huart->RxState == HAL_UART_STATE_BUSY_RX) && dmarequest)
 800355e:	68bb      	ldr	r3, [r7, #8]
 8003560:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8003564:	b2db      	uxtb	r3, r3
 8003566:	2b22      	cmp	r3, #34	; 0x22
 8003568:	d108      	bne.n	800357c <UART_DMAError+0x7a>
 800356a:	68fb      	ldr	r3, [r7, #12]
 800356c:	2b00      	cmp	r3, #0
 800356e:	d005      	beq.n	800357c <UART_DMAError+0x7a>
  {
    huart->RxXferCount = 0x00U;
 8003570:	68bb      	ldr	r3, [r7, #8]
 8003572:	2200      	movs	r2, #0
 8003574:	85da      	strh	r2, [r3, #46]	; 0x2e
    UART_EndRxTransfer(huart);
 8003576:	68b8      	ldr	r0, [r7, #8]
 8003578:	f000 f822 	bl	80035c0 <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 800357c:	68bb      	ldr	r3, [r7, #8]
 800357e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003580:	f043 0210 	orr.w	r2, r3, #16
 8003584:	68bb      	ldr	r3, [r7, #8]
 8003586:	641a      	str	r2, [r3, #64]	; 0x40
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8003588:	68b8      	ldr	r0, [r7, #8]
 800358a:	f7ff ff6f 	bl	800346c <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800358e:	bf00      	nop
 8003590:	3710      	adds	r7, #16
 8003592:	46bd      	mov	sp, r7
 8003594:	bd80      	pop	{r7, pc}

08003596 <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 8003596:	b480      	push	{r7}
 8003598:	b083      	sub	sp, #12
 800359a:	af00      	add	r7, sp, #0
 800359c:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE and TCIE interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE | USART_CR1_TCIE));
 800359e:	687b      	ldr	r3, [r7, #4]
 80035a0:	681b      	ldr	r3, [r3, #0]
 80035a2:	68da      	ldr	r2, [r3, #12]
 80035a4:	687b      	ldr	r3, [r7, #4]
 80035a6:	681b      	ldr	r3, [r3, #0]
 80035a8:	f022 02c0 	bic.w	r2, r2, #192	; 0xc0
 80035ac:	60da      	str	r2, [r3, #12]

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 80035ae:	687b      	ldr	r3, [r7, #4]
 80035b0:	2220      	movs	r2, #32
 80035b2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
}
 80035b6:	bf00      	nop
 80035b8:	370c      	adds	r7, #12
 80035ba:	46bd      	mov	sp, r7
 80035bc:	bc80      	pop	{r7}
 80035be:	4770      	bx	lr

080035c0 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 80035c0:	b480      	push	{r7}
 80035c2:	b083      	sub	sp, #12
 80035c4:	af00      	add	r7, sp, #0
 80035c6:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80035c8:	687b      	ldr	r3, [r7, #4]
 80035ca:	681b      	ldr	r3, [r3, #0]
 80035cc:	68da      	ldr	r2, [r3, #12]
 80035ce:	687b      	ldr	r3, [r7, #4]
 80035d0:	681b      	ldr	r3, [r3, #0]
 80035d2:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 80035d6:	60da      	str	r2, [r3, #12]
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80035d8:	687b      	ldr	r3, [r7, #4]
 80035da:	681b      	ldr	r3, [r3, #0]
 80035dc:	695a      	ldr	r2, [r3, #20]
 80035de:	687b      	ldr	r3, [r7, #4]
 80035e0:	681b      	ldr	r3, [r3, #0]
 80035e2:	f022 0201 	bic.w	r2, r2, #1
 80035e6:	615a      	str	r2, [r3, #20]

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80035e8:	687b      	ldr	r3, [r7, #4]
 80035ea:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80035ec:	2b01      	cmp	r3, #1
 80035ee:	d107      	bne.n	8003600 <UART_EndRxTransfer+0x40>
  {
    CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80035f0:	687b      	ldr	r3, [r7, #4]
 80035f2:	681b      	ldr	r3, [r3, #0]
 80035f4:	68da      	ldr	r2, [r3, #12]
 80035f6:	687b      	ldr	r3, [r7, #4]
 80035f8:	681b      	ldr	r3, [r3, #0]
 80035fa:	f022 0210 	bic.w	r2, r2, #16
 80035fe:	60da      	str	r2, [r3, #12]
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8003600:	687b      	ldr	r3, [r7, #4]
 8003602:	2220      	movs	r2, #32
 8003604:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003608:	687b      	ldr	r3, [r7, #4]
 800360a:	2200      	movs	r2, #0
 800360c:	631a      	str	r2, [r3, #48]	; 0x30
}
 800360e:	bf00      	nop
 8003610:	370c      	adds	r7, #12
 8003612:	46bd      	mov	sp, r7
 8003614:	bc80      	pop	{r7}
 8003616:	4770      	bx	lr

08003618 <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8003618:	b580      	push	{r7, lr}
 800361a:	b084      	sub	sp, #16
 800361c:	af00      	add	r7, sp, #0
 800361e:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8003620:	687b      	ldr	r3, [r7, #4]
 8003622:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003624:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 8003626:	68fb      	ldr	r3, [r7, #12]
 8003628:	2200      	movs	r2, #0
 800362a:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 800362c:	68fb      	ldr	r3, [r7, #12]
 800362e:	2200      	movs	r2, #0
 8003630:	84da      	strh	r2, [r3, #38]	; 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8003632:	68f8      	ldr	r0, [r7, #12]
 8003634:	f7ff ff1a 	bl	800346c <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8003638:	bf00      	nop
 800363a:	3710      	adds	r7, #16
 800363c:	46bd      	mov	sp, r7
 800363e:	bd80      	pop	{r7, pc}

08003640 <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 8003640:	b480      	push	{r7}
 8003642:	b085      	sub	sp, #20
 8003644:	af00      	add	r7, sp, #0
 8003646:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8003648:	687b      	ldr	r3, [r7, #4]
 800364a:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800364e:	b2db      	uxtb	r3, r3
 8003650:	2b21      	cmp	r3, #33	; 0x21
 8003652:	d13e      	bne.n	80036d2 <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8003654:	687b      	ldr	r3, [r7, #4]
 8003656:	689b      	ldr	r3, [r3, #8]
 8003658:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800365c:	d114      	bne.n	8003688 <UART_Transmit_IT+0x48>
 800365e:	687b      	ldr	r3, [r7, #4]
 8003660:	691b      	ldr	r3, [r3, #16]
 8003662:	2b00      	cmp	r3, #0
 8003664:	d110      	bne.n	8003688 <UART_Transmit_IT+0x48>
    {
      tmp = (uint16_t *) huart->pTxBuffPtr;
 8003666:	687b      	ldr	r3, [r7, #4]
 8003668:	6a1b      	ldr	r3, [r3, #32]
 800366a:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 800366c:	68fb      	ldr	r3, [r7, #12]
 800366e:	881b      	ldrh	r3, [r3, #0]
 8003670:	461a      	mov	r2, r3
 8003672:	687b      	ldr	r3, [r7, #4]
 8003674:	681b      	ldr	r3, [r3, #0]
 8003676:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800367a:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 800367c:	687b      	ldr	r3, [r7, #4]
 800367e:	6a1b      	ldr	r3, [r3, #32]
 8003680:	1c9a      	adds	r2, r3, #2
 8003682:	687b      	ldr	r3, [r7, #4]
 8003684:	621a      	str	r2, [r3, #32]
 8003686:	e008      	b.n	800369a <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8003688:	687b      	ldr	r3, [r7, #4]
 800368a:	6a1b      	ldr	r3, [r3, #32]
 800368c:	1c59      	adds	r1, r3, #1
 800368e:	687a      	ldr	r2, [r7, #4]
 8003690:	6211      	str	r1, [r2, #32]
 8003692:	781a      	ldrb	r2, [r3, #0]
 8003694:	687b      	ldr	r3, [r7, #4]
 8003696:	681b      	ldr	r3, [r3, #0]
 8003698:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 800369a:	687b      	ldr	r3, [r7, #4]
 800369c:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 800369e:	b29b      	uxth	r3, r3
 80036a0:	3b01      	subs	r3, #1
 80036a2:	b29b      	uxth	r3, r3
 80036a4:	687a      	ldr	r2, [r7, #4]
 80036a6:	4619      	mov	r1, r3
 80036a8:	84d1      	strh	r1, [r2, #38]	; 0x26
 80036aa:	2b00      	cmp	r3, #0
 80036ac:	d10f      	bne.n	80036ce <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Complete Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 80036ae:	687b      	ldr	r3, [r7, #4]
 80036b0:	681b      	ldr	r3, [r3, #0]
 80036b2:	68da      	ldr	r2, [r3, #12]
 80036b4:	687b      	ldr	r3, [r7, #4]
 80036b6:	681b      	ldr	r3, [r3, #0]
 80036b8:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80036bc:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 80036be:	687b      	ldr	r3, [r7, #4]
 80036c0:	681b      	ldr	r3, [r3, #0]
 80036c2:	68da      	ldr	r2, [r3, #12]
 80036c4:	687b      	ldr	r3, [r7, #4]
 80036c6:	681b      	ldr	r3, [r3, #0]
 80036c8:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80036cc:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 80036ce:	2300      	movs	r3, #0
 80036d0:	e000      	b.n	80036d4 <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 80036d2:	2302      	movs	r3, #2
  }
}
 80036d4:	4618      	mov	r0, r3
 80036d6:	3714      	adds	r7, #20
 80036d8:	46bd      	mov	sp, r7
 80036da:	bc80      	pop	{r7}
 80036dc:	4770      	bx	lr

080036de <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 80036de:	b580      	push	{r7, lr}
 80036e0:	b082      	sub	sp, #8
 80036e2:	af00      	add	r7, sp, #0
 80036e4:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 80036e6:	687b      	ldr	r3, [r7, #4]
 80036e8:	681b      	ldr	r3, [r3, #0]
 80036ea:	68da      	ldr	r2, [r3, #12]
 80036ec:	687b      	ldr	r3, [r7, #4]
 80036ee:	681b      	ldr	r3, [r3, #0]
 80036f0:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80036f4:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 80036f6:	687b      	ldr	r3, [r7, #4]
 80036f8:	2220      	movs	r2, #32
 80036fa:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 80036fe:	6878      	ldr	r0, [r7, #4]
 8003700:	f7fd f81c 	bl	800073c <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 8003704:	2300      	movs	r3, #0
}
 8003706:	4618      	mov	r0, r3
 8003708:	3708      	adds	r7, #8
 800370a:	46bd      	mov	sp, r7
 800370c:	bd80      	pop	{r7, pc}

0800370e <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 800370e:	b580      	push	{r7, lr}
 8003710:	b086      	sub	sp, #24
 8003712:	af00      	add	r7, sp, #0
 8003714:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8003716:	687b      	ldr	r3, [r7, #4]
 8003718:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 800371c:	b2db      	uxtb	r3, r3
 800371e:	2b22      	cmp	r3, #34	; 0x22
 8003720:	f040 8099 	bne.w	8003856 <UART_Receive_IT+0x148>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8003724:	687b      	ldr	r3, [r7, #4]
 8003726:	689b      	ldr	r3, [r3, #8]
 8003728:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800372c:	d117      	bne.n	800375e <UART_Receive_IT+0x50>
 800372e:	687b      	ldr	r3, [r7, #4]
 8003730:	691b      	ldr	r3, [r3, #16]
 8003732:	2b00      	cmp	r3, #0
 8003734:	d113      	bne.n	800375e <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 8003736:	2300      	movs	r3, #0
 8003738:	617b      	str	r3, [r7, #20]
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 800373a:	687b      	ldr	r3, [r7, #4]
 800373c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800373e:	613b      	str	r3, [r7, #16]
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8003740:	687b      	ldr	r3, [r7, #4]
 8003742:	681b      	ldr	r3, [r3, #0]
 8003744:	685b      	ldr	r3, [r3, #4]
 8003746:	b29b      	uxth	r3, r3
 8003748:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800374c:	b29a      	uxth	r2, r3
 800374e:	693b      	ldr	r3, [r7, #16]
 8003750:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 8003752:	687b      	ldr	r3, [r7, #4]
 8003754:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003756:	1c9a      	adds	r2, r3, #2
 8003758:	687b      	ldr	r3, [r7, #4]
 800375a:	629a      	str	r2, [r3, #40]	; 0x28
 800375c:	e026      	b.n	80037ac <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 800375e:	687b      	ldr	r3, [r7, #4]
 8003760:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003762:	617b      	str	r3, [r7, #20]
      pdata16bits  = NULL;
 8003764:	2300      	movs	r3, #0
 8003766:	613b      	str	r3, [r7, #16]

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8003768:	687b      	ldr	r3, [r7, #4]
 800376a:	689b      	ldr	r3, [r3, #8]
 800376c:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003770:	d007      	beq.n	8003782 <UART_Receive_IT+0x74>
 8003772:	687b      	ldr	r3, [r7, #4]
 8003774:	689b      	ldr	r3, [r3, #8]
 8003776:	2b00      	cmp	r3, #0
 8003778:	d10a      	bne.n	8003790 <UART_Receive_IT+0x82>
 800377a:	687b      	ldr	r3, [r7, #4]
 800377c:	691b      	ldr	r3, [r3, #16]
 800377e:	2b00      	cmp	r3, #0
 8003780:	d106      	bne.n	8003790 <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8003782:	687b      	ldr	r3, [r7, #4]
 8003784:	681b      	ldr	r3, [r3, #0]
 8003786:	685b      	ldr	r3, [r3, #4]
 8003788:	b2da      	uxtb	r2, r3
 800378a:	697b      	ldr	r3, [r7, #20]
 800378c:	701a      	strb	r2, [r3, #0]
 800378e:	e008      	b.n	80037a2 <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8003790:	687b      	ldr	r3, [r7, #4]
 8003792:	681b      	ldr	r3, [r3, #0]
 8003794:	685b      	ldr	r3, [r3, #4]
 8003796:	b2db      	uxtb	r3, r3
 8003798:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800379c:	b2da      	uxtb	r2, r3
 800379e:	697b      	ldr	r3, [r7, #20]
 80037a0:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 80037a2:	687b      	ldr	r3, [r7, #4]
 80037a4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80037a6:	1c5a      	adds	r2, r3, #1
 80037a8:	687b      	ldr	r3, [r7, #4]
 80037aa:	629a      	str	r2, [r3, #40]	; 0x28
    }

    if (--huart->RxXferCount == 0U)
 80037ac:	687b      	ldr	r3, [r7, #4]
 80037ae:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 80037b0:	b29b      	uxth	r3, r3
 80037b2:	3b01      	subs	r3, #1
 80037b4:	b29b      	uxth	r3, r3
 80037b6:	687a      	ldr	r2, [r7, #4]
 80037b8:	4619      	mov	r1, r3
 80037ba:	85d1      	strh	r1, [r2, #46]	; 0x2e
 80037bc:	2b00      	cmp	r3, #0
 80037be:	d148      	bne.n	8003852 <UART_Receive_IT+0x144>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 80037c0:	687b      	ldr	r3, [r7, #4]
 80037c2:	681b      	ldr	r3, [r3, #0]
 80037c4:	68da      	ldr	r2, [r3, #12]
 80037c6:	687b      	ldr	r3, [r7, #4]
 80037c8:	681b      	ldr	r3, [r3, #0]
 80037ca:	f022 0220 	bic.w	r2, r2, #32
 80037ce:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 80037d0:	687b      	ldr	r3, [r7, #4]
 80037d2:	681b      	ldr	r3, [r3, #0]
 80037d4:	68da      	ldr	r2, [r3, #12]
 80037d6:	687b      	ldr	r3, [r7, #4]
 80037d8:	681b      	ldr	r3, [r3, #0]
 80037da:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 80037de:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 80037e0:	687b      	ldr	r3, [r7, #4]
 80037e2:	681b      	ldr	r3, [r3, #0]
 80037e4:	695a      	ldr	r2, [r3, #20]
 80037e6:	687b      	ldr	r3, [r7, #4]
 80037e8:	681b      	ldr	r3, [r3, #0]
 80037ea:	f022 0201 	bic.w	r2, r2, #1
 80037ee:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 80037f0:	687b      	ldr	r3, [r7, #4]
 80037f2:	2220      	movs	r2, #32
 80037f4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80037f8:	687b      	ldr	r3, [r7, #4]
 80037fa:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80037fc:	2b01      	cmp	r3, #1
 80037fe:	d123      	bne.n	8003848 <UART_Receive_IT+0x13a>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003800:	687b      	ldr	r3, [r7, #4]
 8003802:	2200      	movs	r2, #0
 8003804:	631a      	str	r2, [r3, #48]	; 0x30

        /* Disable IDLE interrupt */
        CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8003806:	687b      	ldr	r3, [r7, #4]
 8003808:	681b      	ldr	r3, [r3, #0]
 800380a:	68da      	ldr	r2, [r3, #12]
 800380c:	687b      	ldr	r3, [r7, #4]
 800380e:	681b      	ldr	r3, [r3, #0]
 8003810:	f022 0210 	bic.w	r2, r2, #16
 8003814:	60da      	str	r2, [r3, #12]

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 8003816:	687b      	ldr	r3, [r7, #4]
 8003818:	681b      	ldr	r3, [r3, #0]
 800381a:	681b      	ldr	r3, [r3, #0]
 800381c:	f003 0310 	and.w	r3, r3, #16
 8003820:	2b10      	cmp	r3, #16
 8003822:	d10a      	bne.n	800383a <UART_Receive_IT+0x12c>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 8003824:	2300      	movs	r3, #0
 8003826:	60fb      	str	r3, [r7, #12]
 8003828:	687b      	ldr	r3, [r7, #4]
 800382a:	681b      	ldr	r3, [r3, #0]
 800382c:	681b      	ldr	r3, [r3, #0]
 800382e:	60fb      	str	r3, [r7, #12]
 8003830:	687b      	ldr	r3, [r7, #4]
 8003832:	681b      	ldr	r3, [r3, #0]
 8003834:	685b      	ldr	r3, [r3, #4]
 8003836:	60fb      	str	r3, [r7, #12]
 8003838:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800383a:	687b      	ldr	r3, [r7, #4]
 800383c:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 800383e:	4619      	mov	r1, r3
 8003840:	6878      	ldr	r0, [r7, #4]
 8003842:	f7ff fe1c 	bl	800347e <HAL_UARTEx_RxEventCallback>
 8003846:	e002      	b.n	800384e <UART_Receive_IT+0x140>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)		  
       /*Call registered Rx complete callback*/
       huart->RxCpltCallback(huart);
#else
       /*Call legacy weak Rx complete callback*/
       HAL_UART_RxCpltCallback(huart);
 8003848:	6878      	ldr	r0, [r7, #4]
 800384a:	f7ff fe06 	bl	800345a <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 800384e:	2300      	movs	r3, #0
 8003850:	e002      	b.n	8003858 <UART_Receive_IT+0x14a>
    }
    return HAL_OK;
 8003852:	2300      	movs	r3, #0
 8003854:	e000      	b.n	8003858 <UART_Receive_IT+0x14a>
  }
  else
  {
    return HAL_BUSY;
 8003856:	2302      	movs	r3, #2
  }
}
 8003858:	4618      	mov	r0, r3
 800385a:	3718      	adds	r7, #24
 800385c:	46bd      	mov	sp, r7
 800385e:	bd80      	pop	{r7, pc}

08003860 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8003860:	b580      	push	{r7, lr}
 8003862:	b084      	sub	sp, #16
 8003864:	af00      	add	r7, sp, #0
 8003866:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8003868:	687b      	ldr	r3, [r7, #4]
 800386a:	681b      	ldr	r3, [r3, #0]
 800386c:	691b      	ldr	r3, [r3, #16]
 800386e:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8003872:	687b      	ldr	r3, [r7, #4]
 8003874:	68da      	ldr	r2, [r3, #12]
 8003876:	687b      	ldr	r3, [r7, #4]
 8003878:	681b      	ldr	r3, [r3, #0]
 800387a:	430a      	orrs	r2, r1
 800387c:	611a      	str	r2, [r3, #16]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1,
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);
#else
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 800387e:	687b      	ldr	r3, [r7, #4]
 8003880:	689a      	ldr	r2, [r3, #8]
 8003882:	687b      	ldr	r3, [r7, #4]
 8003884:	691b      	ldr	r3, [r3, #16]
 8003886:	431a      	orrs	r2, r3
 8003888:	687b      	ldr	r3, [r7, #4]
 800388a:	695b      	ldr	r3, [r3, #20]
 800388c:	4313      	orrs	r3, r2
 800388e:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(huart->Instance->CR1,
 8003890:	687b      	ldr	r3, [r7, #4]
 8003892:	681b      	ldr	r3, [r3, #0]
 8003894:	68db      	ldr	r3, [r3, #12]
 8003896:	f423 53b0 	bic.w	r3, r3, #5632	; 0x1600
 800389a:	f023 030c 	bic.w	r3, r3, #12
 800389e:	687a      	ldr	r2, [r7, #4]
 80038a0:	6812      	ldr	r2, [r2, #0]
 80038a2:	68b9      	ldr	r1, [r7, #8]
 80038a4:	430b      	orrs	r3, r1
 80038a6:	60d3      	str	r3, [r2, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 80038a8:	687b      	ldr	r3, [r7, #4]
 80038aa:	681b      	ldr	r3, [r3, #0]
 80038ac:	695b      	ldr	r3, [r3, #20]
 80038ae:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 80038b2:	687b      	ldr	r3, [r7, #4]
 80038b4:	699a      	ldr	r2, [r3, #24]
 80038b6:	687b      	ldr	r3, [r7, #4]
 80038b8:	681b      	ldr	r3, [r3, #0]
 80038ba:	430a      	orrs	r2, r1
 80038bc:	615a      	str	r2, [r3, #20]


  if(huart->Instance == USART1)
 80038be:	687b      	ldr	r3, [r7, #4]
 80038c0:	681b      	ldr	r3, [r3, #0]
 80038c2:	4a2c      	ldr	r2, [pc, #176]	; (8003974 <UART_SetConfig+0x114>)
 80038c4:	4293      	cmp	r3, r2
 80038c6:	d103      	bne.n	80038d0 <UART_SetConfig+0x70>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 80038c8:	f7fe fd5a 	bl	8002380 <HAL_RCC_GetPCLK2Freq>
 80038cc:	60f8      	str	r0, [r7, #12]
 80038ce:	e002      	b.n	80038d6 <UART_SetConfig+0x76>
  }
  else
  {
    pclk = HAL_RCC_GetPCLK1Freq();
 80038d0:	f7fe fd42 	bl	8002358 <HAL_RCC_GetPCLK1Freq>
 80038d4:	60f8      	str	r0, [r7, #12]
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
#else
  huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 80038d6:	68fa      	ldr	r2, [r7, #12]
 80038d8:	4613      	mov	r3, r2
 80038da:	009b      	lsls	r3, r3, #2
 80038dc:	4413      	add	r3, r2
 80038de:	009a      	lsls	r2, r3, #2
 80038e0:	441a      	add	r2, r3
 80038e2:	687b      	ldr	r3, [r7, #4]
 80038e4:	685b      	ldr	r3, [r3, #4]
 80038e6:	009b      	lsls	r3, r3, #2
 80038e8:	fbb2 f3f3 	udiv	r3, r2, r3
 80038ec:	4a22      	ldr	r2, [pc, #136]	; (8003978 <UART_SetConfig+0x118>)
 80038ee:	fba2 2303 	umull	r2, r3, r2, r3
 80038f2:	095b      	lsrs	r3, r3, #5
 80038f4:	0119      	lsls	r1, r3, #4
 80038f6:	68fa      	ldr	r2, [r7, #12]
 80038f8:	4613      	mov	r3, r2
 80038fa:	009b      	lsls	r3, r3, #2
 80038fc:	4413      	add	r3, r2
 80038fe:	009a      	lsls	r2, r3, #2
 8003900:	441a      	add	r2, r3
 8003902:	687b      	ldr	r3, [r7, #4]
 8003904:	685b      	ldr	r3, [r3, #4]
 8003906:	009b      	lsls	r3, r3, #2
 8003908:	fbb2 f2f3 	udiv	r2, r2, r3
 800390c:	4b1a      	ldr	r3, [pc, #104]	; (8003978 <UART_SetConfig+0x118>)
 800390e:	fba3 0302 	umull	r0, r3, r3, r2
 8003912:	095b      	lsrs	r3, r3, #5
 8003914:	2064      	movs	r0, #100	; 0x64
 8003916:	fb00 f303 	mul.w	r3, r0, r3
 800391a:	1ad3      	subs	r3, r2, r3
 800391c:	011b      	lsls	r3, r3, #4
 800391e:	3332      	adds	r3, #50	; 0x32
 8003920:	4a15      	ldr	r2, [pc, #84]	; (8003978 <UART_SetConfig+0x118>)
 8003922:	fba2 2303 	umull	r2, r3, r2, r3
 8003926:	095b      	lsrs	r3, r3, #5
 8003928:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800392c:	4419      	add	r1, r3
 800392e:	68fa      	ldr	r2, [r7, #12]
 8003930:	4613      	mov	r3, r2
 8003932:	009b      	lsls	r3, r3, #2
 8003934:	4413      	add	r3, r2
 8003936:	009a      	lsls	r2, r3, #2
 8003938:	441a      	add	r2, r3
 800393a:	687b      	ldr	r3, [r7, #4]
 800393c:	685b      	ldr	r3, [r3, #4]
 800393e:	009b      	lsls	r3, r3, #2
 8003940:	fbb2 f2f3 	udiv	r2, r2, r3
 8003944:	4b0c      	ldr	r3, [pc, #48]	; (8003978 <UART_SetConfig+0x118>)
 8003946:	fba3 0302 	umull	r0, r3, r3, r2
 800394a:	095b      	lsrs	r3, r3, #5
 800394c:	2064      	movs	r0, #100	; 0x64
 800394e:	fb00 f303 	mul.w	r3, r0, r3
 8003952:	1ad3      	subs	r3, r2, r3
 8003954:	011b      	lsls	r3, r3, #4
 8003956:	3332      	adds	r3, #50	; 0x32
 8003958:	4a07      	ldr	r2, [pc, #28]	; (8003978 <UART_SetConfig+0x118>)
 800395a:	fba2 2303 	umull	r2, r3, r2, r3
 800395e:	095b      	lsrs	r3, r3, #5
 8003960:	f003 020f 	and.w	r2, r3, #15
 8003964:	687b      	ldr	r3, [r7, #4]
 8003966:	681b      	ldr	r3, [r3, #0]
 8003968:	440a      	add	r2, r1
 800396a:	609a      	str	r2, [r3, #8]
#endif /* USART_CR1_OVER8 */
}
 800396c:	bf00      	nop
 800396e:	3710      	adds	r7, #16
 8003970:	46bd      	mov	sp, r7
 8003972:	bd80      	pop	{r7, pc}
 8003974:	40013800 	.word	0x40013800
 8003978:	51eb851f 	.word	0x51eb851f

0800397c <__errno>:
 800397c:	4b01      	ldr	r3, [pc, #4]	; (8003984 <__errno+0x8>)
 800397e:	6818      	ldr	r0, [r3, #0]
 8003980:	4770      	bx	lr
 8003982:	bf00      	nop
 8003984:	20000020 	.word	0x20000020

08003988 <__libc_init_array>:
 8003988:	b570      	push	{r4, r5, r6, lr}
 800398a:	2600      	movs	r6, #0
 800398c:	4d0c      	ldr	r5, [pc, #48]	; (80039c0 <__libc_init_array+0x38>)
 800398e:	4c0d      	ldr	r4, [pc, #52]	; (80039c4 <__libc_init_array+0x3c>)
 8003990:	1b64      	subs	r4, r4, r5
 8003992:	10a4      	asrs	r4, r4, #2
 8003994:	42a6      	cmp	r6, r4
 8003996:	d109      	bne.n	80039ac <__libc_init_array+0x24>
 8003998:	f000 fc9c 	bl	80042d4 <_init>
 800399c:	2600      	movs	r6, #0
 800399e:	4d0a      	ldr	r5, [pc, #40]	; (80039c8 <__libc_init_array+0x40>)
 80039a0:	4c0a      	ldr	r4, [pc, #40]	; (80039cc <__libc_init_array+0x44>)
 80039a2:	1b64      	subs	r4, r4, r5
 80039a4:	10a4      	asrs	r4, r4, #2
 80039a6:	42a6      	cmp	r6, r4
 80039a8:	d105      	bne.n	80039b6 <__libc_init_array+0x2e>
 80039aa:	bd70      	pop	{r4, r5, r6, pc}
 80039ac:	f855 3b04 	ldr.w	r3, [r5], #4
 80039b0:	4798      	blx	r3
 80039b2:	3601      	adds	r6, #1
 80039b4:	e7ee      	b.n	8003994 <__libc_init_array+0xc>
 80039b6:	f855 3b04 	ldr.w	r3, [r5], #4
 80039ba:	4798      	blx	r3
 80039bc:	3601      	adds	r6, #1
 80039be:	e7f2      	b.n	80039a6 <__libc_init_array+0x1e>
 80039c0:	08004484 	.word	0x08004484
 80039c4:	08004484 	.word	0x08004484
 80039c8:	08004484 	.word	0x08004484
 80039cc:	08004488 	.word	0x08004488

080039d0 <memset>:
 80039d0:	4603      	mov	r3, r0
 80039d2:	4402      	add	r2, r0
 80039d4:	4293      	cmp	r3, r2
 80039d6:	d100      	bne.n	80039da <memset+0xa>
 80039d8:	4770      	bx	lr
 80039da:	f803 1b01 	strb.w	r1, [r3], #1
 80039de:	e7f9      	b.n	80039d4 <memset+0x4>

080039e0 <_vsiprintf_r>:
 80039e0:	b500      	push	{lr}
 80039e2:	b09b      	sub	sp, #108	; 0x6c
 80039e4:	9100      	str	r1, [sp, #0]
 80039e6:	9104      	str	r1, [sp, #16]
 80039e8:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 80039ec:	9105      	str	r1, [sp, #20]
 80039ee:	9102      	str	r1, [sp, #8]
 80039f0:	4905      	ldr	r1, [pc, #20]	; (8003a08 <_vsiprintf_r+0x28>)
 80039f2:	9103      	str	r1, [sp, #12]
 80039f4:	4669      	mov	r1, sp
 80039f6:	f000 f86f 	bl	8003ad8 <_svfiprintf_r>
 80039fa:	2200      	movs	r2, #0
 80039fc:	9b00      	ldr	r3, [sp, #0]
 80039fe:	701a      	strb	r2, [r3, #0]
 8003a00:	b01b      	add	sp, #108	; 0x6c
 8003a02:	f85d fb04 	ldr.w	pc, [sp], #4
 8003a06:	bf00      	nop
 8003a08:	ffff0208 	.word	0xffff0208

08003a0c <vsiprintf>:
 8003a0c:	4613      	mov	r3, r2
 8003a0e:	460a      	mov	r2, r1
 8003a10:	4601      	mov	r1, r0
 8003a12:	4802      	ldr	r0, [pc, #8]	; (8003a1c <vsiprintf+0x10>)
 8003a14:	6800      	ldr	r0, [r0, #0]
 8003a16:	f7ff bfe3 	b.w	80039e0 <_vsiprintf_r>
 8003a1a:	bf00      	nop
 8003a1c:	20000020 	.word	0x20000020

08003a20 <__ssputs_r>:
 8003a20:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8003a24:	688e      	ldr	r6, [r1, #8]
 8003a26:	4682      	mov	sl, r0
 8003a28:	429e      	cmp	r6, r3
 8003a2a:	460c      	mov	r4, r1
 8003a2c:	4690      	mov	r8, r2
 8003a2e:	461f      	mov	r7, r3
 8003a30:	d838      	bhi.n	8003aa4 <__ssputs_r+0x84>
 8003a32:	898a      	ldrh	r2, [r1, #12]
 8003a34:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8003a38:	d032      	beq.n	8003aa0 <__ssputs_r+0x80>
 8003a3a:	6825      	ldr	r5, [r4, #0]
 8003a3c:	6909      	ldr	r1, [r1, #16]
 8003a3e:	3301      	adds	r3, #1
 8003a40:	eba5 0901 	sub.w	r9, r5, r1
 8003a44:	6965      	ldr	r5, [r4, #20]
 8003a46:	444b      	add	r3, r9
 8003a48:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8003a4c:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8003a50:	106d      	asrs	r5, r5, #1
 8003a52:	429d      	cmp	r5, r3
 8003a54:	bf38      	it	cc
 8003a56:	461d      	movcc	r5, r3
 8003a58:	0553      	lsls	r3, r2, #21
 8003a5a:	d531      	bpl.n	8003ac0 <__ssputs_r+0xa0>
 8003a5c:	4629      	mov	r1, r5
 8003a5e:	f000 fb6f 	bl	8004140 <_malloc_r>
 8003a62:	4606      	mov	r6, r0
 8003a64:	b950      	cbnz	r0, 8003a7c <__ssputs_r+0x5c>
 8003a66:	230c      	movs	r3, #12
 8003a68:	f04f 30ff 	mov.w	r0, #4294967295
 8003a6c:	f8ca 3000 	str.w	r3, [sl]
 8003a70:	89a3      	ldrh	r3, [r4, #12]
 8003a72:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8003a76:	81a3      	strh	r3, [r4, #12]
 8003a78:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8003a7c:	464a      	mov	r2, r9
 8003a7e:	6921      	ldr	r1, [r4, #16]
 8003a80:	f000 face 	bl	8004020 <memcpy>
 8003a84:	89a3      	ldrh	r3, [r4, #12]
 8003a86:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 8003a8a:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8003a8e:	81a3      	strh	r3, [r4, #12]
 8003a90:	6126      	str	r6, [r4, #16]
 8003a92:	444e      	add	r6, r9
 8003a94:	6026      	str	r6, [r4, #0]
 8003a96:	463e      	mov	r6, r7
 8003a98:	6165      	str	r5, [r4, #20]
 8003a9a:	eba5 0509 	sub.w	r5, r5, r9
 8003a9e:	60a5      	str	r5, [r4, #8]
 8003aa0:	42be      	cmp	r6, r7
 8003aa2:	d900      	bls.n	8003aa6 <__ssputs_r+0x86>
 8003aa4:	463e      	mov	r6, r7
 8003aa6:	4632      	mov	r2, r6
 8003aa8:	4641      	mov	r1, r8
 8003aaa:	6820      	ldr	r0, [r4, #0]
 8003aac:	f000 fac6 	bl	800403c <memmove>
 8003ab0:	68a3      	ldr	r3, [r4, #8]
 8003ab2:	2000      	movs	r0, #0
 8003ab4:	1b9b      	subs	r3, r3, r6
 8003ab6:	60a3      	str	r3, [r4, #8]
 8003ab8:	6823      	ldr	r3, [r4, #0]
 8003aba:	4433      	add	r3, r6
 8003abc:	6023      	str	r3, [r4, #0]
 8003abe:	e7db      	b.n	8003a78 <__ssputs_r+0x58>
 8003ac0:	462a      	mov	r2, r5
 8003ac2:	f000 fbb1 	bl	8004228 <_realloc_r>
 8003ac6:	4606      	mov	r6, r0
 8003ac8:	2800      	cmp	r0, #0
 8003aca:	d1e1      	bne.n	8003a90 <__ssputs_r+0x70>
 8003acc:	4650      	mov	r0, sl
 8003ace:	6921      	ldr	r1, [r4, #16]
 8003ad0:	f000 face 	bl	8004070 <_free_r>
 8003ad4:	e7c7      	b.n	8003a66 <__ssputs_r+0x46>
	...

08003ad8 <_svfiprintf_r>:
 8003ad8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8003adc:	4698      	mov	r8, r3
 8003ade:	898b      	ldrh	r3, [r1, #12]
 8003ae0:	4607      	mov	r7, r0
 8003ae2:	061b      	lsls	r3, r3, #24
 8003ae4:	460d      	mov	r5, r1
 8003ae6:	4614      	mov	r4, r2
 8003ae8:	b09d      	sub	sp, #116	; 0x74
 8003aea:	d50e      	bpl.n	8003b0a <_svfiprintf_r+0x32>
 8003aec:	690b      	ldr	r3, [r1, #16]
 8003aee:	b963      	cbnz	r3, 8003b0a <_svfiprintf_r+0x32>
 8003af0:	2140      	movs	r1, #64	; 0x40
 8003af2:	f000 fb25 	bl	8004140 <_malloc_r>
 8003af6:	6028      	str	r0, [r5, #0]
 8003af8:	6128      	str	r0, [r5, #16]
 8003afa:	b920      	cbnz	r0, 8003b06 <_svfiprintf_r+0x2e>
 8003afc:	230c      	movs	r3, #12
 8003afe:	603b      	str	r3, [r7, #0]
 8003b00:	f04f 30ff 	mov.w	r0, #4294967295
 8003b04:	e0d1      	b.n	8003caa <_svfiprintf_r+0x1d2>
 8003b06:	2340      	movs	r3, #64	; 0x40
 8003b08:	616b      	str	r3, [r5, #20]
 8003b0a:	2300      	movs	r3, #0
 8003b0c:	9309      	str	r3, [sp, #36]	; 0x24
 8003b0e:	2320      	movs	r3, #32
 8003b10:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8003b14:	2330      	movs	r3, #48	; 0x30
 8003b16:	f04f 0901 	mov.w	r9, #1
 8003b1a:	f8cd 800c 	str.w	r8, [sp, #12]
 8003b1e:	f8df 81a4 	ldr.w	r8, [pc, #420]	; 8003cc4 <_svfiprintf_r+0x1ec>
 8003b22:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8003b26:	4623      	mov	r3, r4
 8003b28:	469a      	mov	sl, r3
 8003b2a:	f813 2b01 	ldrb.w	r2, [r3], #1
 8003b2e:	b10a      	cbz	r2, 8003b34 <_svfiprintf_r+0x5c>
 8003b30:	2a25      	cmp	r2, #37	; 0x25
 8003b32:	d1f9      	bne.n	8003b28 <_svfiprintf_r+0x50>
 8003b34:	ebba 0b04 	subs.w	fp, sl, r4
 8003b38:	d00b      	beq.n	8003b52 <_svfiprintf_r+0x7a>
 8003b3a:	465b      	mov	r3, fp
 8003b3c:	4622      	mov	r2, r4
 8003b3e:	4629      	mov	r1, r5
 8003b40:	4638      	mov	r0, r7
 8003b42:	f7ff ff6d 	bl	8003a20 <__ssputs_r>
 8003b46:	3001      	adds	r0, #1
 8003b48:	f000 80aa 	beq.w	8003ca0 <_svfiprintf_r+0x1c8>
 8003b4c:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8003b4e:	445a      	add	r2, fp
 8003b50:	9209      	str	r2, [sp, #36]	; 0x24
 8003b52:	f89a 3000 	ldrb.w	r3, [sl]
 8003b56:	2b00      	cmp	r3, #0
 8003b58:	f000 80a2 	beq.w	8003ca0 <_svfiprintf_r+0x1c8>
 8003b5c:	2300      	movs	r3, #0
 8003b5e:	f04f 32ff 	mov.w	r2, #4294967295
 8003b62:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8003b66:	f10a 0a01 	add.w	sl, sl, #1
 8003b6a:	9304      	str	r3, [sp, #16]
 8003b6c:	9307      	str	r3, [sp, #28]
 8003b6e:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8003b72:	931a      	str	r3, [sp, #104]	; 0x68
 8003b74:	4654      	mov	r4, sl
 8003b76:	2205      	movs	r2, #5
 8003b78:	f814 1b01 	ldrb.w	r1, [r4], #1
 8003b7c:	4851      	ldr	r0, [pc, #324]	; (8003cc4 <_svfiprintf_r+0x1ec>)
 8003b7e:	f000 fa41 	bl	8004004 <memchr>
 8003b82:	9a04      	ldr	r2, [sp, #16]
 8003b84:	b9d8      	cbnz	r0, 8003bbe <_svfiprintf_r+0xe6>
 8003b86:	06d0      	lsls	r0, r2, #27
 8003b88:	bf44      	itt	mi
 8003b8a:	2320      	movmi	r3, #32
 8003b8c:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8003b90:	0711      	lsls	r1, r2, #28
 8003b92:	bf44      	itt	mi
 8003b94:	232b      	movmi	r3, #43	; 0x2b
 8003b96:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8003b9a:	f89a 3000 	ldrb.w	r3, [sl]
 8003b9e:	2b2a      	cmp	r3, #42	; 0x2a
 8003ba0:	d015      	beq.n	8003bce <_svfiprintf_r+0xf6>
 8003ba2:	4654      	mov	r4, sl
 8003ba4:	2000      	movs	r0, #0
 8003ba6:	f04f 0c0a 	mov.w	ip, #10
 8003baa:	9a07      	ldr	r2, [sp, #28]
 8003bac:	4621      	mov	r1, r4
 8003bae:	f811 3b01 	ldrb.w	r3, [r1], #1
 8003bb2:	3b30      	subs	r3, #48	; 0x30
 8003bb4:	2b09      	cmp	r3, #9
 8003bb6:	d94e      	bls.n	8003c56 <_svfiprintf_r+0x17e>
 8003bb8:	b1b0      	cbz	r0, 8003be8 <_svfiprintf_r+0x110>
 8003bba:	9207      	str	r2, [sp, #28]
 8003bbc:	e014      	b.n	8003be8 <_svfiprintf_r+0x110>
 8003bbe:	eba0 0308 	sub.w	r3, r0, r8
 8003bc2:	fa09 f303 	lsl.w	r3, r9, r3
 8003bc6:	4313      	orrs	r3, r2
 8003bc8:	46a2      	mov	sl, r4
 8003bca:	9304      	str	r3, [sp, #16]
 8003bcc:	e7d2      	b.n	8003b74 <_svfiprintf_r+0x9c>
 8003bce:	9b03      	ldr	r3, [sp, #12]
 8003bd0:	1d19      	adds	r1, r3, #4
 8003bd2:	681b      	ldr	r3, [r3, #0]
 8003bd4:	9103      	str	r1, [sp, #12]
 8003bd6:	2b00      	cmp	r3, #0
 8003bd8:	bfbb      	ittet	lt
 8003bda:	425b      	neglt	r3, r3
 8003bdc:	f042 0202 	orrlt.w	r2, r2, #2
 8003be0:	9307      	strge	r3, [sp, #28]
 8003be2:	9307      	strlt	r3, [sp, #28]
 8003be4:	bfb8      	it	lt
 8003be6:	9204      	strlt	r2, [sp, #16]
 8003be8:	7823      	ldrb	r3, [r4, #0]
 8003bea:	2b2e      	cmp	r3, #46	; 0x2e
 8003bec:	d10c      	bne.n	8003c08 <_svfiprintf_r+0x130>
 8003bee:	7863      	ldrb	r3, [r4, #1]
 8003bf0:	2b2a      	cmp	r3, #42	; 0x2a
 8003bf2:	d135      	bne.n	8003c60 <_svfiprintf_r+0x188>
 8003bf4:	9b03      	ldr	r3, [sp, #12]
 8003bf6:	3402      	adds	r4, #2
 8003bf8:	1d1a      	adds	r2, r3, #4
 8003bfa:	681b      	ldr	r3, [r3, #0]
 8003bfc:	9203      	str	r2, [sp, #12]
 8003bfe:	2b00      	cmp	r3, #0
 8003c00:	bfb8      	it	lt
 8003c02:	f04f 33ff 	movlt.w	r3, #4294967295
 8003c06:	9305      	str	r3, [sp, #20]
 8003c08:	f8df a0bc 	ldr.w	sl, [pc, #188]	; 8003cc8 <_svfiprintf_r+0x1f0>
 8003c0c:	2203      	movs	r2, #3
 8003c0e:	4650      	mov	r0, sl
 8003c10:	7821      	ldrb	r1, [r4, #0]
 8003c12:	f000 f9f7 	bl	8004004 <memchr>
 8003c16:	b140      	cbz	r0, 8003c2a <_svfiprintf_r+0x152>
 8003c18:	2340      	movs	r3, #64	; 0x40
 8003c1a:	eba0 000a 	sub.w	r0, r0, sl
 8003c1e:	fa03 f000 	lsl.w	r0, r3, r0
 8003c22:	9b04      	ldr	r3, [sp, #16]
 8003c24:	3401      	adds	r4, #1
 8003c26:	4303      	orrs	r3, r0
 8003c28:	9304      	str	r3, [sp, #16]
 8003c2a:	f814 1b01 	ldrb.w	r1, [r4], #1
 8003c2e:	2206      	movs	r2, #6
 8003c30:	4826      	ldr	r0, [pc, #152]	; (8003ccc <_svfiprintf_r+0x1f4>)
 8003c32:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8003c36:	f000 f9e5 	bl	8004004 <memchr>
 8003c3a:	2800      	cmp	r0, #0
 8003c3c:	d038      	beq.n	8003cb0 <_svfiprintf_r+0x1d8>
 8003c3e:	4b24      	ldr	r3, [pc, #144]	; (8003cd0 <_svfiprintf_r+0x1f8>)
 8003c40:	bb1b      	cbnz	r3, 8003c8a <_svfiprintf_r+0x1b2>
 8003c42:	9b03      	ldr	r3, [sp, #12]
 8003c44:	3307      	adds	r3, #7
 8003c46:	f023 0307 	bic.w	r3, r3, #7
 8003c4a:	3308      	adds	r3, #8
 8003c4c:	9303      	str	r3, [sp, #12]
 8003c4e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8003c50:	4433      	add	r3, r6
 8003c52:	9309      	str	r3, [sp, #36]	; 0x24
 8003c54:	e767      	b.n	8003b26 <_svfiprintf_r+0x4e>
 8003c56:	460c      	mov	r4, r1
 8003c58:	2001      	movs	r0, #1
 8003c5a:	fb0c 3202 	mla	r2, ip, r2, r3
 8003c5e:	e7a5      	b.n	8003bac <_svfiprintf_r+0xd4>
 8003c60:	2300      	movs	r3, #0
 8003c62:	f04f 0c0a 	mov.w	ip, #10
 8003c66:	4619      	mov	r1, r3
 8003c68:	3401      	adds	r4, #1
 8003c6a:	9305      	str	r3, [sp, #20]
 8003c6c:	4620      	mov	r0, r4
 8003c6e:	f810 2b01 	ldrb.w	r2, [r0], #1
 8003c72:	3a30      	subs	r2, #48	; 0x30
 8003c74:	2a09      	cmp	r2, #9
 8003c76:	d903      	bls.n	8003c80 <_svfiprintf_r+0x1a8>
 8003c78:	2b00      	cmp	r3, #0
 8003c7a:	d0c5      	beq.n	8003c08 <_svfiprintf_r+0x130>
 8003c7c:	9105      	str	r1, [sp, #20]
 8003c7e:	e7c3      	b.n	8003c08 <_svfiprintf_r+0x130>
 8003c80:	4604      	mov	r4, r0
 8003c82:	2301      	movs	r3, #1
 8003c84:	fb0c 2101 	mla	r1, ip, r1, r2
 8003c88:	e7f0      	b.n	8003c6c <_svfiprintf_r+0x194>
 8003c8a:	ab03      	add	r3, sp, #12
 8003c8c:	9300      	str	r3, [sp, #0]
 8003c8e:	462a      	mov	r2, r5
 8003c90:	4638      	mov	r0, r7
 8003c92:	4b10      	ldr	r3, [pc, #64]	; (8003cd4 <_svfiprintf_r+0x1fc>)
 8003c94:	a904      	add	r1, sp, #16
 8003c96:	f3af 8000 	nop.w
 8003c9a:	1c42      	adds	r2, r0, #1
 8003c9c:	4606      	mov	r6, r0
 8003c9e:	d1d6      	bne.n	8003c4e <_svfiprintf_r+0x176>
 8003ca0:	89ab      	ldrh	r3, [r5, #12]
 8003ca2:	065b      	lsls	r3, r3, #25
 8003ca4:	f53f af2c 	bmi.w	8003b00 <_svfiprintf_r+0x28>
 8003ca8:	9809      	ldr	r0, [sp, #36]	; 0x24
 8003caa:	b01d      	add	sp, #116	; 0x74
 8003cac:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8003cb0:	ab03      	add	r3, sp, #12
 8003cb2:	9300      	str	r3, [sp, #0]
 8003cb4:	462a      	mov	r2, r5
 8003cb6:	4638      	mov	r0, r7
 8003cb8:	4b06      	ldr	r3, [pc, #24]	; (8003cd4 <_svfiprintf_r+0x1fc>)
 8003cba:	a904      	add	r1, sp, #16
 8003cbc:	f000 f87c 	bl	8003db8 <_printf_i>
 8003cc0:	e7eb      	b.n	8003c9a <_svfiprintf_r+0x1c2>
 8003cc2:	bf00      	nop
 8003cc4:	08004450 	.word	0x08004450
 8003cc8:	08004456 	.word	0x08004456
 8003ccc:	0800445a 	.word	0x0800445a
 8003cd0:	00000000 	.word	0x00000000
 8003cd4:	08003a21 	.word	0x08003a21

08003cd8 <_printf_common>:
 8003cd8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8003cdc:	4616      	mov	r6, r2
 8003cde:	4699      	mov	r9, r3
 8003ce0:	688a      	ldr	r2, [r1, #8]
 8003ce2:	690b      	ldr	r3, [r1, #16]
 8003ce4:	4607      	mov	r7, r0
 8003ce6:	4293      	cmp	r3, r2
 8003ce8:	bfb8      	it	lt
 8003cea:	4613      	movlt	r3, r2
 8003cec:	6033      	str	r3, [r6, #0]
 8003cee:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8003cf2:	460c      	mov	r4, r1
 8003cf4:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8003cf8:	b10a      	cbz	r2, 8003cfe <_printf_common+0x26>
 8003cfa:	3301      	adds	r3, #1
 8003cfc:	6033      	str	r3, [r6, #0]
 8003cfe:	6823      	ldr	r3, [r4, #0]
 8003d00:	0699      	lsls	r1, r3, #26
 8003d02:	bf42      	ittt	mi
 8003d04:	6833      	ldrmi	r3, [r6, #0]
 8003d06:	3302      	addmi	r3, #2
 8003d08:	6033      	strmi	r3, [r6, #0]
 8003d0a:	6825      	ldr	r5, [r4, #0]
 8003d0c:	f015 0506 	ands.w	r5, r5, #6
 8003d10:	d106      	bne.n	8003d20 <_printf_common+0x48>
 8003d12:	f104 0a19 	add.w	sl, r4, #25
 8003d16:	68e3      	ldr	r3, [r4, #12]
 8003d18:	6832      	ldr	r2, [r6, #0]
 8003d1a:	1a9b      	subs	r3, r3, r2
 8003d1c:	42ab      	cmp	r3, r5
 8003d1e:	dc28      	bgt.n	8003d72 <_printf_common+0x9a>
 8003d20:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8003d24:	1e13      	subs	r3, r2, #0
 8003d26:	6822      	ldr	r2, [r4, #0]
 8003d28:	bf18      	it	ne
 8003d2a:	2301      	movne	r3, #1
 8003d2c:	0692      	lsls	r2, r2, #26
 8003d2e:	d42d      	bmi.n	8003d8c <_printf_common+0xb4>
 8003d30:	4649      	mov	r1, r9
 8003d32:	4638      	mov	r0, r7
 8003d34:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8003d38:	47c0      	blx	r8
 8003d3a:	3001      	adds	r0, #1
 8003d3c:	d020      	beq.n	8003d80 <_printf_common+0xa8>
 8003d3e:	6823      	ldr	r3, [r4, #0]
 8003d40:	68e5      	ldr	r5, [r4, #12]
 8003d42:	f003 0306 	and.w	r3, r3, #6
 8003d46:	2b04      	cmp	r3, #4
 8003d48:	bf18      	it	ne
 8003d4a:	2500      	movne	r5, #0
 8003d4c:	6832      	ldr	r2, [r6, #0]
 8003d4e:	f04f 0600 	mov.w	r6, #0
 8003d52:	68a3      	ldr	r3, [r4, #8]
 8003d54:	bf08      	it	eq
 8003d56:	1aad      	subeq	r5, r5, r2
 8003d58:	6922      	ldr	r2, [r4, #16]
 8003d5a:	bf08      	it	eq
 8003d5c:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8003d60:	4293      	cmp	r3, r2
 8003d62:	bfc4      	itt	gt
 8003d64:	1a9b      	subgt	r3, r3, r2
 8003d66:	18ed      	addgt	r5, r5, r3
 8003d68:	341a      	adds	r4, #26
 8003d6a:	42b5      	cmp	r5, r6
 8003d6c:	d11a      	bne.n	8003da4 <_printf_common+0xcc>
 8003d6e:	2000      	movs	r0, #0
 8003d70:	e008      	b.n	8003d84 <_printf_common+0xac>
 8003d72:	2301      	movs	r3, #1
 8003d74:	4652      	mov	r2, sl
 8003d76:	4649      	mov	r1, r9
 8003d78:	4638      	mov	r0, r7
 8003d7a:	47c0      	blx	r8
 8003d7c:	3001      	adds	r0, #1
 8003d7e:	d103      	bne.n	8003d88 <_printf_common+0xb0>
 8003d80:	f04f 30ff 	mov.w	r0, #4294967295
 8003d84:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8003d88:	3501      	adds	r5, #1
 8003d8a:	e7c4      	b.n	8003d16 <_printf_common+0x3e>
 8003d8c:	2030      	movs	r0, #48	; 0x30
 8003d8e:	18e1      	adds	r1, r4, r3
 8003d90:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8003d94:	1c5a      	adds	r2, r3, #1
 8003d96:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8003d9a:	4422      	add	r2, r4
 8003d9c:	3302      	adds	r3, #2
 8003d9e:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8003da2:	e7c5      	b.n	8003d30 <_printf_common+0x58>
 8003da4:	2301      	movs	r3, #1
 8003da6:	4622      	mov	r2, r4
 8003da8:	4649      	mov	r1, r9
 8003daa:	4638      	mov	r0, r7
 8003dac:	47c0      	blx	r8
 8003dae:	3001      	adds	r0, #1
 8003db0:	d0e6      	beq.n	8003d80 <_printf_common+0xa8>
 8003db2:	3601      	adds	r6, #1
 8003db4:	e7d9      	b.n	8003d6a <_printf_common+0x92>
	...

08003db8 <_printf_i>:
 8003db8:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8003dbc:	7e0f      	ldrb	r7, [r1, #24]
 8003dbe:	4691      	mov	r9, r2
 8003dc0:	2f78      	cmp	r7, #120	; 0x78
 8003dc2:	4680      	mov	r8, r0
 8003dc4:	460c      	mov	r4, r1
 8003dc6:	469a      	mov	sl, r3
 8003dc8:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8003dca:	f101 0243 	add.w	r2, r1, #67	; 0x43
 8003dce:	d807      	bhi.n	8003de0 <_printf_i+0x28>
 8003dd0:	2f62      	cmp	r7, #98	; 0x62
 8003dd2:	d80a      	bhi.n	8003dea <_printf_i+0x32>
 8003dd4:	2f00      	cmp	r7, #0
 8003dd6:	f000 80d9 	beq.w	8003f8c <_printf_i+0x1d4>
 8003dda:	2f58      	cmp	r7, #88	; 0x58
 8003ddc:	f000 80a4 	beq.w	8003f28 <_printf_i+0x170>
 8003de0:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8003de4:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8003de8:	e03a      	b.n	8003e60 <_printf_i+0xa8>
 8003dea:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8003dee:	2b15      	cmp	r3, #21
 8003df0:	d8f6      	bhi.n	8003de0 <_printf_i+0x28>
 8003df2:	a101      	add	r1, pc, #4	; (adr r1, 8003df8 <_printf_i+0x40>)
 8003df4:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8003df8:	08003e51 	.word	0x08003e51
 8003dfc:	08003e65 	.word	0x08003e65
 8003e00:	08003de1 	.word	0x08003de1
 8003e04:	08003de1 	.word	0x08003de1
 8003e08:	08003de1 	.word	0x08003de1
 8003e0c:	08003de1 	.word	0x08003de1
 8003e10:	08003e65 	.word	0x08003e65
 8003e14:	08003de1 	.word	0x08003de1
 8003e18:	08003de1 	.word	0x08003de1
 8003e1c:	08003de1 	.word	0x08003de1
 8003e20:	08003de1 	.word	0x08003de1
 8003e24:	08003f73 	.word	0x08003f73
 8003e28:	08003e95 	.word	0x08003e95
 8003e2c:	08003f55 	.word	0x08003f55
 8003e30:	08003de1 	.word	0x08003de1
 8003e34:	08003de1 	.word	0x08003de1
 8003e38:	08003f95 	.word	0x08003f95
 8003e3c:	08003de1 	.word	0x08003de1
 8003e40:	08003e95 	.word	0x08003e95
 8003e44:	08003de1 	.word	0x08003de1
 8003e48:	08003de1 	.word	0x08003de1
 8003e4c:	08003f5d 	.word	0x08003f5d
 8003e50:	682b      	ldr	r3, [r5, #0]
 8003e52:	1d1a      	adds	r2, r3, #4
 8003e54:	681b      	ldr	r3, [r3, #0]
 8003e56:	602a      	str	r2, [r5, #0]
 8003e58:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8003e5c:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8003e60:	2301      	movs	r3, #1
 8003e62:	e0a4      	b.n	8003fae <_printf_i+0x1f6>
 8003e64:	6820      	ldr	r0, [r4, #0]
 8003e66:	6829      	ldr	r1, [r5, #0]
 8003e68:	0606      	lsls	r6, r0, #24
 8003e6a:	f101 0304 	add.w	r3, r1, #4
 8003e6e:	d50a      	bpl.n	8003e86 <_printf_i+0xce>
 8003e70:	680e      	ldr	r6, [r1, #0]
 8003e72:	602b      	str	r3, [r5, #0]
 8003e74:	2e00      	cmp	r6, #0
 8003e76:	da03      	bge.n	8003e80 <_printf_i+0xc8>
 8003e78:	232d      	movs	r3, #45	; 0x2d
 8003e7a:	4276      	negs	r6, r6
 8003e7c:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8003e80:	230a      	movs	r3, #10
 8003e82:	485e      	ldr	r0, [pc, #376]	; (8003ffc <_printf_i+0x244>)
 8003e84:	e019      	b.n	8003eba <_printf_i+0x102>
 8003e86:	680e      	ldr	r6, [r1, #0]
 8003e88:	f010 0f40 	tst.w	r0, #64	; 0x40
 8003e8c:	602b      	str	r3, [r5, #0]
 8003e8e:	bf18      	it	ne
 8003e90:	b236      	sxthne	r6, r6
 8003e92:	e7ef      	b.n	8003e74 <_printf_i+0xbc>
 8003e94:	682b      	ldr	r3, [r5, #0]
 8003e96:	6820      	ldr	r0, [r4, #0]
 8003e98:	1d19      	adds	r1, r3, #4
 8003e9a:	6029      	str	r1, [r5, #0]
 8003e9c:	0601      	lsls	r1, r0, #24
 8003e9e:	d501      	bpl.n	8003ea4 <_printf_i+0xec>
 8003ea0:	681e      	ldr	r6, [r3, #0]
 8003ea2:	e002      	b.n	8003eaa <_printf_i+0xf2>
 8003ea4:	0646      	lsls	r6, r0, #25
 8003ea6:	d5fb      	bpl.n	8003ea0 <_printf_i+0xe8>
 8003ea8:	881e      	ldrh	r6, [r3, #0]
 8003eaa:	2f6f      	cmp	r7, #111	; 0x6f
 8003eac:	bf0c      	ite	eq
 8003eae:	2308      	moveq	r3, #8
 8003eb0:	230a      	movne	r3, #10
 8003eb2:	4852      	ldr	r0, [pc, #328]	; (8003ffc <_printf_i+0x244>)
 8003eb4:	2100      	movs	r1, #0
 8003eb6:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8003eba:	6865      	ldr	r5, [r4, #4]
 8003ebc:	2d00      	cmp	r5, #0
 8003ebe:	bfa8      	it	ge
 8003ec0:	6821      	ldrge	r1, [r4, #0]
 8003ec2:	60a5      	str	r5, [r4, #8]
 8003ec4:	bfa4      	itt	ge
 8003ec6:	f021 0104 	bicge.w	r1, r1, #4
 8003eca:	6021      	strge	r1, [r4, #0]
 8003ecc:	b90e      	cbnz	r6, 8003ed2 <_printf_i+0x11a>
 8003ece:	2d00      	cmp	r5, #0
 8003ed0:	d04d      	beq.n	8003f6e <_printf_i+0x1b6>
 8003ed2:	4615      	mov	r5, r2
 8003ed4:	fbb6 f1f3 	udiv	r1, r6, r3
 8003ed8:	fb03 6711 	mls	r7, r3, r1, r6
 8003edc:	5dc7      	ldrb	r7, [r0, r7]
 8003ede:	f805 7d01 	strb.w	r7, [r5, #-1]!
 8003ee2:	4637      	mov	r7, r6
 8003ee4:	42bb      	cmp	r3, r7
 8003ee6:	460e      	mov	r6, r1
 8003ee8:	d9f4      	bls.n	8003ed4 <_printf_i+0x11c>
 8003eea:	2b08      	cmp	r3, #8
 8003eec:	d10b      	bne.n	8003f06 <_printf_i+0x14e>
 8003eee:	6823      	ldr	r3, [r4, #0]
 8003ef0:	07de      	lsls	r6, r3, #31
 8003ef2:	d508      	bpl.n	8003f06 <_printf_i+0x14e>
 8003ef4:	6923      	ldr	r3, [r4, #16]
 8003ef6:	6861      	ldr	r1, [r4, #4]
 8003ef8:	4299      	cmp	r1, r3
 8003efa:	bfde      	ittt	le
 8003efc:	2330      	movle	r3, #48	; 0x30
 8003efe:	f805 3c01 	strble.w	r3, [r5, #-1]
 8003f02:	f105 35ff 	addle.w	r5, r5, #4294967295
 8003f06:	1b52      	subs	r2, r2, r5
 8003f08:	6122      	str	r2, [r4, #16]
 8003f0a:	464b      	mov	r3, r9
 8003f0c:	4621      	mov	r1, r4
 8003f0e:	4640      	mov	r0, r8
 8003f10:	f8cd a000 	str.w	sl, [sp]
 8003f14:	aa03      	add	r2, sp, #12
 8003f16:	f7ff fedf 	bl	8003cd8 <_printf_common>
 8003f1a:	3001      	adds	r0, #1
 8003f1c:	d14c      	bne.n	8003fb8 <_printf_i+0x200>
 8003f1e:	f04f 30ff 	mov.w	r0, #4294967295
 8003f22:	b004      	add	sp, #16
 8003f24:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8003f28:	4834      	ldr	r0, [pc, #208]	; (8003ffc <_printf_i+0x244>)
 8003f2a:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 8003f2e:	6829      	ldr	r1, [r5, #0]
 8003f30:	6823      	ldr	r3, [r4, #0]
 8003f32:	f851 6b04 	ldr.w	r6, [r1], #4
 8003f36:	6029      	str	r1, [r5, #0]
 8003f38:	061d      	lsls	r5, r3, #24
 8003f3a:	d514      	bpl.n	8003f66 <_printf_i+0x1ae>
 8003f3c:	07df      	lsls	r7, r3, #31
 8003f3e:	bf44      	itt	mi
 8003f40:	f043 0320 	orrmi.w	r3, r3, #32
 8003f44:	6023      	strmi	r3, [r4, #0]
 8003f46:	b91e      	cbnz	r6, 8003f50 <_printf_i+0x198>
 8003f48:	6823      	ldr	r3, [r4, #0]
 8003f4a:	f023 0320 	bic.w	r3, r3, #32
 8003f4e:	6023      	str	r3, [r4, #0]
 8003f50:	2310      	movs	r3, #16
 8003f52:	e7af      	b.n	8003eb4 <_printf_i+0xfc>
 8003f54:	6823      	ldr	r3, [r4, #0]
 8003f56:	f043 0320 	orr.w	r3, r3, #32
 8003f5a:	6023      	str	r3, [r4, #0]
 8003f5c:	2378      	movs	r3, #120	; 0x78
 8003f5e:	4828      	ldr	r0, [pc, #160]	; (8004000 <_printf_i+0x248>)
 8003f60:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8003f64:	e7e3      	b.n	8003f2e <_printf_i+0x176>
 8003f66:	0659      	lsls	r1, r3, #25
 8003f68:	bf48      	it	mi
 8003f6a:	b2b6      	uxthmi	r6, r6
 8003f6c:	e7e6      	b.n	8003f3c <_printf_i+0x184>
 8003f6e:	4615      	mov	r5, r2
 8003f70:	e7bb      	b.n	8003eea <_printf_i+0x132>
 8003f72:	682b      	ldr	r3, [r5, #0]
 8003f74:	6826      	ldr	r6, [r4, #0]
 8003f76:	1d18      	adds	r0, r3, #4
 8003f78:	6961      	ldr	r1, [r4, #20]
 8003f7a:	6028      	str	r0, [r5, #0]
 8003f7c:	0635      	lsls	r5, r6, #24
 8003f7e:	681b      	ldr	r3, [r3, #0]
 8003f80:	d501      	bpl.n	8003f86 <_printf_i+0x1ce>
 8003f82:	6019      	str	r1, [r3, #0]
 8003f84:	e002      	b.n	8003f8c <_printf_i+0x1d4>
 8003f86:	0670      	lsls	r0, r6, #25
 8003f88:	d5fb      	bpl.n	8003f82 <_printf_i+0x1ca>
 8003f8a:	8019      	strh	r1, [r3, #0]
 8003f8c:	2300      	movs	r3, #0
 8003f8e:	4615      	mov	r5, r2
 8003f90:	6123      	str	r3, [r4, #16]
 8003f92:	e7ba      	b.n	8003f0a <_printf_i+0x152>
 8003f94:	682b      	ldr	r3, [r5, #0]
 8003f96:	2100      	movs	r1, #0
 8003f98:	1d1a      	adds	r2, r3, #4
 8003f9a:	602a      	str	r2, [r5, #0]
 8003f9c:	681d      	ldr	r5, [r3, #0]
 8003f9e:	6862      	ldr	r2, [r4, #4]
 8003fa0:	4628      	mov	r0, r5
 8003fa2:	f000 f82f 	bl	8004004 <memchr>
 8003fa6:	b108      	cbz	r0, 8003fac <_printf_i+0x1f4>
 8003fa8:	1b40      	subs	r0, r0, r5
 8003faa:	6060      	str	r0, [r4, #4]
 8003fac:	6863      	ldr	r3, [r4, #4]
 8003fae:	6123      	str	r3, [r4, #16]
 8003fb0:	2300      	movs	r3, #0
 8003fb2:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8003fb6:	e7a8      	b.n	8003f0a <_printf_i+0x152>
 8003fb8:	462a      	mov	r2, r5
 8003fba:	4649      	mov	r1, r9
 8003fbc:	4640      	mov	r0, r8
 8003fbe:	6923      	ldr	r3, [r4, #16]
 8003fc0:	47d0      	blx	sl
 8003fc2:	3001      	adds	r0, #1
 8003fc4:	d0ab      	beq.n	8003f1e <_printf_i+0x166>
 8003fc6:	6823      	ldr	r3, [r4, #0]
 8003fc8:	079b      	lsls	r3, r3, #30
 8003fca:	d413      	bmi.n	8003ff4 <_printf_i+0x23c>
 8003fcc:	68e0      	ldr	r0, [r4, #12]
 8003fce:	9b03      	ldr	r3, [sp, #12]
 8003fd0:	4298      	cmp	r0, r3
 8003fd2:	bfb8      	it	lt
 8003fd4:	4618      	movlt	r0, r3
 8003fd6:	e7a4      	b.n	8003f22 <_printf_i+0x16a>
 8003fd8:	2301      	movs	r3, #1
 8003fda:	4632      	mov	r2, r6
 8003fdc:	4649      	mov	r1, r9
 8003fde:	4640      	mov	r0, r8
 8003fe0:	47d0      	blx	sl
 8003fe2:	3001      	adds	r0, #1
 8003fe4:	d09b      	beq.n	8003f1e <_printf_i+0x166>
 8003fe6:	3501      	adds	r5, #1
 8003fe8:	68e3      	ldr	r3, [r4, #12]
 8003fea:	9903      	ldr	r1, [sp, #12]
 8003fec:	1a5b      	subs	r3, r3, r1
 8003fee:	42ab      	cmp	r3, r5
 8003ff0:	dcf2      	bgt.n	8003fd8 <_printf_i+0x220>
 8003ff2:	e7eb      	b.n	8003fcc <_printf_i+0x214>
 8003ff4:	2500      	movs	r5, #0
 8003ff6:	f104 0619 	add.w	r6, r4, #25
 8003ffa:	e7f5      	b.n	8003fe8 <_printf_i+0x230>
 8003ffc:	08004461 	.word	0x08004461
 8004000:	08004472 	.word	0x08004472

08004004 <memchr>:
 8004004:	4603      	mov	r3, r0
 8004006:	b510      	push	{r4, lr}
 8004008:	b2c9      	uxtb	r1, r1
 800400a:	4402      	add	r2, r0
 800400c:	4293      	cmp	r3, r2
 800400e:	4618      	mov	r0, r3
 8004010:	d101      	bne.n	8004016 <memchr+0x12>
 8004012:	2000      	movs	r0, #0
 8004014:	e003      	b.n	800401e <memchr+0x1a>
 8004016:	7804      	ldrb	r4, [r0, #0]
 8004018:	3301      	adds	r3, #1
 800401a:	428c      	cmp	r4, r1
 800401c:	d1f6      	bne.n	800400c <memchr+0x8>
 800401e:	bd10      	pop	{r4, pc}

08004020 <memcpy>:
 8004020:	440a      	add	r2, r1
 8004022:	4291      	cmp	r1, r2
 8004024:	f100 33ff 	add.w	r3, r0, #4294967295
 8004028:	d100      	bne.n	800402c <memcpy+0xc>
 800402a:	4770      	bx	lr
 800402c:	b510      	push	{r4, lr}
 800402e:	f811 4b01 	ldrb.w	r4, [r1], #1
 8004032:	4291      	cmp	r1, r2
 8004034:	f803 4f01 	strb.w	r4, [r3, #1]!
 8004038:	d1f9      	bne.n	800402e <memcpy+0xe>
 800403a:	bd10      	pop	{r4, pc}

0800403c <memmove>:
 800403c:	4288      	cmp	r0, r1
 800403e:	b510      	push	{r4, lr}
 8004040:	eb01 0402 	add.w	r4, r1, r2
 8004044:	d902      	bls.n	800404c <memmove+0x10>
 8004046:	4284      	cmp	r4, r0
 8004048:	4623      	mov	r3, r4
 800404a:	d807      	bhi.n	800405c <memmove+0x20>
 800404c:	1e43      	subs	r3, r0, #1
 800404e:	42a1      	cmp	r1, r4
 8004050:	d008      	beq.n	8004064 <memmove+0x28>
 8004052:	f811 2b01 	ldrb.w	r2, [r1], #1
 8004056:	f803 2f01 	strb.w	r2, [r3, #1]!
 800405a:	e7f8      	b.n	800404e <memmove+0x12>
 800405c:	4601      	mov	r1, r0
 800405e:	4402      	add	r2, r0
 8004060:	428a      	cmp	r2, r1
 8004062:	d100      	bne.n	8004066 <memmove+0x2a>
 8004064:	bd10      	pop	{r4, pc}
 8004066:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800406a:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800406e:	e7f7      	b.n	8004060 <memmove+0x24>

08004070 <_free_r>:
 8004070:	b538      	push	{r3, r4, r5, lr}
 8004072:	4605      	mov	r5, r0
 8004074:	2900      	cmp	r1, #0
 8004076:	d040      	beq.n	80040fa <_free_r+0x8a>
 8004078:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800407c:	1f0c      	subs	r4, r1, #4
 800407e:	2b00      	cmp	r3, #0
 8004080:	bfb8      	it	lt
 8004082:	18e4      	addlt	r4, r4, r3
 8004084:	f000 f910 	bl	80042a8 <__malloc_lock>
 8004088:	4a1c      	ldr	r2, [pc, #112]	; (80040fc <_free_r+0x8c>)
 800408a:	6813      	ldr	r3, [r2, #0]
 800408c:	b933      	cbnz	r3, 800409c <_free_r+0x2c>
 800408e:	6063      	str	r3, [r4, #4]
 8004090:	6014      	str	r4, [r2, #0]
 8004092:	4628      	mov	r0, r5
 8004094:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8004098:	f000 b90c 	b.w	80042b4 <__malloc_unlock>
 800409c:	42a3      	cmp	r3, r4
 800409e:	d908      	bls.n	80040b2 <_free_r+0x42>
 80040a0:	6820      	ldr	r0, [r4, #0]
 80040a2:	1821      	adds	r1, r4, r0
 80040a4:	428b      	cmp	r3, r1
 80040a6:	bf01      	itttt	eq
 80040a8:	6819      	ldreq	r1, [r3, #0]
 80040aa:	685b      	ldreq	r3, [r3, #4]
 80040ac:	1809      	addeq	r1, r1, r0
 80040ae:	6021      	streq	r1, [r4, #0]
 80040b0:	e7ed      	b.n	800408e <_free_r+0x1e>
 80040b2:	461a      	mov	r2, r3
 80040b4:	685b      	ldr	r3, [r3, #4]
 80040b6:	b10b      	cbz	r3, 80040bc <_free_r+0x4c>
 80040b8:	42a3      	cmp	r3, r4
 80040ba:	d9fa      	bls.n	80040b2 <_free_r+0x42>
 80040bc:	6811      	ldr	r1, [r2, #0]
 80040be:	1850      	adds	r0, r2, r1
 80040c0:	42a0      	cmp	r0, r4
 80040c2:	d10b      	bne.n	80040dc <_free_r+0x6c>
 80040c4:	6820      	ldr	r0, [r4, #0]
 80040c6:	4401      	add	r1, r0
 80040c8:	1850      	adds	r0, r2, r1
 80040ca:	4283      	cmp	r3, r0
 80040cc:	6011      	str	r1, [r2, #0]
 80040ce:	d1e0      	bne.n	8004092 <_free_r+0x22>
 80040d0:	6818      	ldr	r0, [r3, #0]
 80040d2:	685b      	ldr	r3, [r3, #4]
 80040d4:	4401      	add	r1, r0
 80040d6:	6011      	str	r1, [r2, #0]
 80040d8:	6053      	str	r3, [r2, #4]
 80040da:	e7da      	b.n	8004092 <_free_r+0x22>
 80040dc:	d902      	bls.n	80040e4 <_free_r+0x74>
 80040de:	230c      	movs	r3, #12
 80040e0:	602b      	str	r3, [r5, #0]
 80040e2:	e7d6      	b.n	8004092 <_free_r+0x22>
 80040e4:	6820      	ldr	r0, [r4, #0]
 80040e6:	1821      	adds	r1, r4, r0
 80040e8:	428b      	cmp	r3, r1
 80040ea:	bf01      	itttt	eq
 80040ec:	6819      	ldreq	r1, [r3, #0]
 80040ee:	685b      	ldreq	r3, [r3, #4]
 80040f0:	1809      	addeq	r1, r1, r0
 80040f2:	6021      	streq	r1, [r4, #0]
 80040f4:	6063      	str	r3, [r4, #4]
 80040f6:	6054      	str	r4, [r2, #4]
 80040f8:	e7cb      	b.n	8004092 <_free_r+0x22>
 80040fa:	bd38      	pop	{r3, r4, r5, pc}
 80040fc:	2000120c 	.word	0x2000120c

08004100 <sbrk_aligned>:
 8004100:	b570      	push	{r4, r5, r6, lr}
 8004102:	4e0e      	ldr	r6, [pc, #56]	; (800413c <sbrk_aligned+0x3c>)
 8004104:	460c      	mov	r4, r1
 8004106:	6831      	ldr	r1, [r6, #0]
 8004108:	4605      	mov	r5, r0
 800410a:	b911      	cbnz	r1, 8004112 <sbrk_aligned+0x12>
 800410c:	f000 f8bc 	bl	8004288 <_sbrk_r>
 8004110:	6030      	str	r0, [r6, #0]
 8004112:	4621      	mov	r1, r4
 8004114:	4628      	mov	r0, r5
 8004116:	f000 f8b7 	bl	8004288 <_sbrk_r>
 800411a:	1c43      	adds	r3, r0, #1
 800411c:	d00a      	beq.n	8004134 <sbrk_aligned+0x34>
 800411e:	1cc4      	adds	r4, r0, #3
 8004120:	f024 0403 	bic.w	r4, r4, #3
 8004124:	42a0      	cmp	r0, r4
 8004126:	d007      	beq.n	8004138 <sbrk_aligned+0x38>
 8004128:	1a21      	subs	r1, r4, r0
 800412a:	4628      	mov	r0, r5
 800412c:	f000 f8ac 	bl	8004288 <_sbrk_r>
 8004130:	3001      	adds	r0, #1
 8004132:	d101      	bne.n	8004138 <sbrk_aligned+0x38>
 8004134:	f04f 34ff 	mov.w	r4, #4294967295
 8004138:	4620      	mov	r0, r4
 800413a:	bd70      	pop	{r4, r5, r6, pc}
 800413c:	20001210 	.word	0x20001210

08004140 <_malloc_r>:
 8004140:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8004144:	1ccd      	adds	r5, r1, #3
 8004146:	f025 0503 	bic.w	r5, r5, #3
 800414a:	3508      	adds	r5, #8
 800414c:	2d0c      	cmp	r5, #12
 800414e:	bf38      	it	cc
 8004150:	250c      	movcc	r5, #12
 8004152:	2d00      	cmp	r5, #0
 8004154:	4607      	mov	r7, r0
 8004156:	db01      	blt.n	800415c <_malloc_r+0x1c>
 8004158:	42a9      	cmp	r1, r5
 800415a:	d905      	bls.n	8004168 <_malloc_r+0x28>
 800415c:	230c      	movs	r3, #12
 800415e:	2600      	movs	r6, #0
 8004160:	603b      	str	r3, [r7, #0]
 8004162:	4630      	mov	r0, r6
 8004164:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8004168:	4e2e      	ldr	r6, [pc, #184]	; (8004224 <_malloc_r+0xe4>)
 800416a:	f000 f89d 	bl	80042a8 <__malloc_lock>
 800416e:	6833      	ldr	r3, [r6, #0]
 8004170:	461c      	mov	r4, r3
 8004172:	bb34      	cbnz	r4, 80041c2 <_malloc_r+0x82>
 8004174:	4629      	mov	r1, r5
 8004176:	4638      	mov	r0, r7
 8004178:	f7ff ffc2 	bl	8004100 <sbrk_aligned>
 800417c:	1c43      	adds	r3, r0, #1
 800417e:	4604      	mov	r4, r0
 8004180:	d14d      	bne.n	800421e <_malloc_r+0xde>
 8004182:	6834      	ldr	r4, [r6, #0]
 8004184:	4626      	mov	r6, r4
 8004186:	2e00      	cmp	r6, #0
 8004188:	d140      	bne.n	800420c <_malloc_r+0xcc>
 800418a:	6823      	ldr	r3, [r4, #0]
 800418c:	4631      	mov	r1, r6
 800418e:	4638      	mov	r0, r7
 8004190:	eb04 0803 	add.w	r8, r4, r3
 8004194:	f000 f878 	bl	8004288 <_sbrk_r>
 8004198:	4580      	cmp	r8, r0
 800419a:	d13a      	bne.n	8004212 <_malloc_r+0xd2>
 800419c:	6821      	ldr	r1, [r4, #0]
 800419e:	3503      	adds	r5, #3
 80041a0:	1a6d      	subs	r5, r5, r1
 80041a2:	f025 0503 	bic.w	r5, r5, #3
 80041a6:	3508      	adds	r5, #8
 80041a8:	2d0c      	cmp	r5, #12
 80041aa:	bf38      	it	cc
 80041ac:	250c      	movcc	r5, #12
 80041ae:	4638      	mov	r0, r7
 80041b0:	4629      	mov	r1, r5
 80041b2:	f7ff ffa5 	bl	8004100 <sbrk_aligned>
 80041b6:	3001      	adds	r0, #1
 80041b8:	d02b      	beq.n	8004212 <_malloc_r+0xd2>
 80041ba:	6823      	ldr	r3, [r4, #0]
 80041bc:	442b      	add	r3, r5
 80041be:	6023      	str	r3, [r4, #0]
 80041c0:	e00e      	b.n	80041e0 <_malloc_r+0xa0>
 80041c2:	6822      	ldr	r2, [r4, #0]
 80041c4:	1b52      	subs	r2, r2, r5
 80041c6:	d41e      	bmi.n	8004206 <_malloc_r+0xc6>
 80041c8:	2a0b      	cmp	r2, #11
 80041ca:	d916      	bls.n	80041fa <_malloc_r+0xba>
 80041cc:	1961      	adds	r1, r4, r5
 80041ce:	42a3      	cmp	r3, r4
 80041d0:	6025      	str	r5, [r4, #0]
 80041d2:	bf18      	it	ne
 80041d4:	6059      	strne	r1, [r3, #4]
 80041d6:	6863      	ldr	r3, [r4, #4]
 80041d8:	bf08      	it	eq
 80041da:	6031      	streq	r1, [r6, #0]
 80041dc:	5162      	str	r2, [r4, r5]
 80041de:	604b      	str	r3, [r1, #4]
 80041e0:	4638      	mov	r0, r7
 80041e2:	f104 060b 	add.w	r6, r4, #11
 80041e6:	f000 f865 	bl	80042b4 <__malloc_unlock>
 80041ea:	f026 0607 	bic.w	r6, r6, #7
 80041ee:	1d23      	adds	r3, r4, #4
 80041f0:	1af2      	subs	r2, r6, r3
 80041f2:	d0b6      	beq.n	8004162 <_malloc_r+0x22>
 80041f4:	1b9b      	subs	r3, r3, r6
 80041f6:	50a3      	str	r3, [r4, r2]
 80041f8:	e7b3      	b.n	8004162 <_malloc_r+0x22>
 80041fa:	6862      	ldr	r2, [r4, #4]
 80041fc:	42a3      	cmp	r3, r4
 80041fe:	bf0c      	ite	eq
 8004200:	6032      	streq	r2, [r6, #0]
 8004202:	605a      	strne	r2, [r3, #4]
 8004204:	e7ec      	b.n	80041e0 <_malloc_r+0xa0>
 8004206:	4623      	mov	r3, r4
 8004208:	6864      	ldr	r4, [r4, #4]
 800420a:	e7b2      	b.n	8004172 <_malloc_r+0x32>
 800420c:	4634      	mov	r4, r6
 800420e:	6876      	ldr	r6, [r6, #4]
 8004210:	e7b9      	b.n	8004186 <_malloc_r+0x46>
 8004212:	230c      	movs	r3, #12
 8004214:	4638      	mov	r0, r7
 8004216:	603b      	str	r3, [r7, #0]
 8004218:	f000 f84c 	bl	80042b4 <__malloc_unlock>
 800421c:	e7a1      	b.n	8004162 <_malloc_r+0x22>
 800421e:	6025      	str	r5, [r4, #0]
 8004220:	e7de      	b.n	80041e0 <_malloc_r+0xa0>
 8004222:	bf00      	nop
 8004224:	2000120c 	.word	0x2000120c

08004228 <_realloc_r>:
 8004228:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800422c:	4680      	mov	r8, r0
 800422e:	4614      	mov	r4, r2
 8004230:	460e      	mov	r6, r1
 8004232:	b921      	cbnz	r1, 800423e <_realloc_r+0x16>
 8004234:	4611      	mov	r1, r2
 8004236:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800423a:	f7ff bf81 	b.w	8004140 <_malloc_r>
 800423e:	b92a      	cbnz	r2, 800424c <_realloc_r+0x24>
 8004240:	f7ff ff16 	bl	8004070 <_free_r>
 8004244:	4625      	mov	r5, r4
 8004246:	4628      	mov	r0, r5
 8004248:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800424c:	f000 f838 	bl	80042c0 <_malloc_usable_size_r>
 8004250:	4284      	cmp	r4, r0
 8004252:	4607      	mov	r7, r0
 8004254:	d802      	bhi.n	800425c <_realloc_r+0x34>
 8004256:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 800425a:	d812      	bhi.n	8004282 <_realloc_r+0x5a>
 800425c:	4621      	mov	r1, r4
 800425e:	4640      	mov	r0, r8
 8004260:	f7ff ff6e 	bl	8004140 <_malloc_r>
 8004264:	4605      	mov	r5, r0
 8004266:	2800      	cmp	r0, #0
 8004268:	d0ed      	beq.n	8004246 <_realloc_r+0x1e>
 800426a:	42bc      	cmp	r4, r7
 800426c:	4622      	mov	r2, r4
 800426e:	4631      	mov	r1, r6
 8004270:	bf28      	it	cs
 8004272:	463a      	movcs	r2, r7
 8004274:	f7ff fed4 	bl	8004020 <memcpy>
 8004278:	4631      	mov	r1, r6
 800427a:	4640      	mov	r0, r8
 800427c:	f7ff fef8 	bl	8004070 <_free_r>
 8004280:	e7e1      	b.n	8004246 <_realloc_r+0x1e>
 8004282:	4635      	mov	r5, r6
 8004284:	e7df      	b.n	8004246 <_realloc_r+0x1e>
	...

08004288 <_sbrk_r>:
 8004288:	b538      	push	{r3, r4, r5, lr}
 800428a:	2300      	movs	r3, #0
 800428c:	4d05      	ldr	r5, [pc, #20]	; (80042a4 <_sbrk_r+0x1c>)
 800428e:	4604      	mov	r4, r0
 8004290:	4608      	mov	r0, r1
 8004292:	602b      	str	r3, [r5, #0]
 8004294:	f7fc fcb4 	bl	8000c00 <_sbrk>
 8004298:	1c43      	adds	r3, r0, #1
 800429a:	d102      	bne.n	80042a2 <_sbrk_r+0x1a>
 800429c:	682b      	ldr	r3, [r5, #0]
 800429e:	b103      	cbz	r3, 80042a2 <_sbrk_r+0x1a>
 80042a0:	6023      	str	r3, [r4, #0]
 80042a2:	bd38      	pop	{r3, r4, r5, pc}
 80042a4:	20001214 	.word	0x20001214

080042a8 <__malloc_lock>:
 80042a8:	4801      	ldr	r0, [pc, #4]	; (80042b0 <__malloc_lock+0x8>)
 80042aa:	f000 b811 	b.w	80042d0 <__retarget_lock_acquire_recursive>
 80042ae:	bf00      	nop
 80042b0:	20001218 	.word	0x20001218

080042b4 <__malloc_unlock>:
 80042b4:	4801      	ldr	r0, [pc, #4]	; (80042bc <__malloc_unlock+0x8>)
 80042b6:	f000 b80c 	b.w	80042d2 <__retarget_lock_release_recursive>
 80042ba:	bf00      	nop
 80042bc:	20001218 	.word	0x20001218

080042c0 <_malloc_usable_size_r>:
 80042c0:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80042c4:	1f18      	subs	r0, r3, #4
 80042c6:	2b00      	cmp	r3, #0
 80042c8:	bfbc      	itt	lt
 80042ca:	580b      	ldrlt	r3, [r1, r0]
 80042cc:	18c0      	addlt	r0, r0, r3
 80042ce:	4770      	bx	lr

080042d0 <__retarget_lock_acquire_recursive>:
 80042d0:	4770      	bx	lr

080042d2 <__retarget_lock_release_recursive>:
 80042d2:	4770      	bx	lr

080042d4 <_init>:
 80042d4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80042d6:	bf00      	nop
 80042d8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80042da:	bc08      	pop	{r3}
 80042dc:	469e      	mov	lr, r3
 80042de:	4770      	bx	lr

080042e0 <_fini>:
 80042e0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80042e2:	bf00      	nop
 80042e4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80042e6:	bc08      	pop	{r3}
 80042e8:	469e      	mov	lr, r3
 80042ea:	4770      	bx	lr
