#-----------------------------------------------------------
# Vivado v2018.1 (64-bit)
# SW Build 2188600 on Wed Apr  4 18:40:38 MDT 2018
# IP Build 2185939 on Wed Apr  4 20:55:05 MDT 2018
# Start of session at: Sat May 24 20:05:50 2025
# Process ID: 11312
# Current directory: C:/Users/This PC/vivado_projects/nanoprocessor_4bit
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent12360 C:\Users\This PC\vivado_projects\nanoprocessor_4bit\Lab9.xpr
# Log file: C:/Users/This PC/vivado_projects/nanoprocessor_4bit/vivado.log
# Journal file: C:/Users/This PC/vivado_projects/nanoprocessor_4bit\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {C:/Users/This PC/vivado_projects/nanoprocessor_4bit/Lab9.xpr}
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/This PC/vivado_projects/IP_Blocks'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.1/data/ip'.
open_project: Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 896.719 ; gain = 152.316
update_compile_order -fileset sources_1
close [ open {C:/Users/This PC/vivado_projects/nanoprocessor_4bit/Lab9.srcs/sources_1/new/REG_12bit.vhd} w ]
add_files {{C:/Users/This PC/vivado_projects/nanoprocessor_4bit/Lab9.srcs/sources_1/new/REG_12bit.vhd}}
update_compile_order -fileset sources_1
close [ open {C:/Users/This PC/vivado_projects/nanoprocessor_4bit/Lab9.srcs/sources_1/new/Program_RAM.vhd} w ]
add_files {{C:/Users/This PC/vivado_projects/nanoprocessor_4bit/Lab9.srcs/sources_1/new/Program_RAM.vhd}}
update_compile_order -fileset sources_1
close [ open {C:/Users/This PC/vivado_projects/nanoprocessor_4bit/Lab9.srcs/sources_1/new/MUX_8_to_1_12bit.vhd} w ]
add_files {{C:/Users/This PC/vivado_projects/nanoprocessor_4bit/Lab9.srcs/sources_1/new/MUX_8_to_1_12bit.vhd}}
update_compile_order -fileset sources_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/This PC/vivado_projects/nanoprocessor_4bit/Lab9.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Processor_4bit_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/This PC/vivado_projects/nanoprocessor_4bit/Lab9.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj Processor_4bit_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/This PC/vivado_projects/nanoprocessor_4bit/Lab9.srcs/sources_1/new/Decoder_3_to_8.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Decoder_3_to_8
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/This PC/vivado_projects/nanoprocessor_4bit/Lab9.srcs/sources_1/new/Register_Bank.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Register_Bank
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/This PC/vivado_projects/nanoprocessor_4bit/Lab9.srcs/sources_1/new/Slow_Clock.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Slow_Clock
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/This PC/vivado_projects/nanoprocessor_4bit/Lab9.sim/sim_1/behav/xsim'
Vivado Simulator 2018.1
Copyright 1986-1999, 2001-2017 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.1/bin/unwrapped/win64.o/xelab.exe -wto d2f71dcbced44a3e9031e8314e5ea86e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Processor_4bit_tb_behav xil_defaultlib.Processor_4bit_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.Slow_Clock [slow_clock_default]
Compiling architecture behavioral of entity xil_defaultlib.Decoder_2_to_4 [decoder_2_to_4_default]
Compiling architecture behavioral of entity xil_defaultlib.Decoder_3_to_8 [decoder_3_to_8_default]
Compiling architecture behavioral of entity xil_defaultlib.REG [reg_default]
Compiling architecture behavioral of entity xil_defaultlib.Register_Bank [register_bank_default]
Compiling architecture behavioral of entity xil_defaultlib.MUX_8_to_1_4bit [mux_8_to_1_4bit_default]
Compiling architecture behavioral of entity xil_defaultlib.AddSub_4bit [addsub_4bit_default]
Compiling architecture behavioral of entity xil_defaultlib.MUX_2_to_1_4bit [mux_2_to_1_4bit_default]
Compiling architecture behavioral of entity xil_defaultlib.Instruction_Decoder [instruction_decoder_default]
Compiling architecture behavioral of entity xil_defaultlib.Program_counter [program_counter_default]
Compiling architecture behavioral of entity xil_defaultlib.ProgramROM [programrom_default]
Compiling architecture behavioral of entity xil_defaultlib.IO_System [io_system_default]
Compiling architecture behavioral of entity xil_defaultlib.Processor_4bit [processor_4bit_default]
Compiling architecture behavioral of entity xil_defaultlib.processor_4bit_tb
Built simulation snapshot Processor_4bit_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/This PC/vivado_projects/nanoprocessor_4bit/Lab9.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Processor_4bit_tb_behav -key {Behavioral:sim_1:Functional:Processor_4bit_tb} -tclbatch {Processor_4bit_tb.tcl} -view {{C:/Users/This PC/vivado_projects/nanoprocessor_4bit/Lab9.srcs/sim_1/imports/sim_1/Processor_4bit_tb_behav.wcfg}} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.1
Time resolution is 1 ps
open_wave_config {C:/Users/This PC/vivado_projects/nanoprocessor_4bit/Lab9.srcs/sim_1/imports/sim_1/Processor_4bit_tb_behav.wcfg}
source Processor_4bit_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Processor_4bit_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:10 . Memory (MB): peak = 966.535 ; gain = 18.062
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/This PC/vivado_projects/nanoprocessor_4bit/Lab9.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Processor_4bit_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/This PC/vivado_projects/nanoprocessor_4bit/Lab9.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj Processor_4bit_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/This PC/vivado_projects/nanoprocessor_4bit/Lab9.srcs/sources_1/new/Decoder_3_to_8.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Decoder_3_to_8
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/This PC/vivado_projects/nanoprocessor_4bit/Lab9.sim/sim_1/behav/xsim'
Vivado Simulator 2018.1
Copyright 1986-1999, 2001-2017 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.1/bin/unwrapped/win64.o/xelab.exe -wto d2f71dcbced44a3e9031e8314e5ea86e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Processor_4bit_tb_behav xil_defaultlib.Processor_4bit_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.Slow_Clock [slow_clock_default]
Compiling architecture behavioral of entity xil_defaultlib.Decoder_2_to_4 [decoder_2_to_4_default]
Compiling architecture behavioral of entity xil_defaultlib.Decoder_3_to_8 [decoder_3_to_8_default]
Compiling architecture behavioral of entity xil_defaultlib.REG [reg_default]
Compiling architecture behavioral of entity xil_defaultlib.Register_Bank [register_bank_default]
Compiling architecture behavioral of entity xil_defaultlib.MUX_8_to_1_4bit [mux_8_to_1_4bit_default]
Compiling architecture behavioral of entity xil_defaultlib.AddSub_4bit [addsub_4bit_default]
Compiling architecture behavioral of entity xil_defaultlib.MUX_2_to_1_4bit [mux_2_to_1_4bit_default]
Compiling architecture behavioral of entity xil_defaultlib.Instruction_Decoder [instruction_decoder_default]
Compiling architecture behavioral of entity xil_defaultlib.Program_counter [program_counter_default]
Compiling architecture behavioral of entity xil_defaultlib.ProgramROM [programrom_default]
Compiling architecture behavioral of entity xil_defaultlib.IO_System [io_system_default]
Compiling architecture behavioral of entity xil_defaultlib.Processor_4bit [processor_4bit_default]
Compiling architecture behavioral of entity xil_defaultlib.processor_4bit_tb
Built simulation snapshot Processor_4bit_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/This PC/vivado_projects/nanoprocessor_4bit/Lab9.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Processor_4bit_tb_behav -key {Behavioral:sim_1:Functional:Processor_4bit_tb} -tclbatch {Processor_4bit_tb.tcl} -view {{C:/Users/This PC/vivado_projects/nanoprocessor_4bit/Lab9.srcs/sim_1/imports/sim_1/Processor_4bit_tb_behav.wcfg}} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.1
Time resolution is 1 ps
open_wave_config {C:/Users/This PC/vivado_projects/nanoprocessor_4bit/Lab9.srcs/sim_1/imports/sim_1/Processor_4bit_tb_behav.wcfg}
source Processor_4bit_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Processor_4bit_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/This PC/vivado_projects/nanoprocessor_4bit/Lab9.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Processor_4bit_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/This PC/vivado_projects/nanoprocessor_4bit/Lab9.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj Processor_4bit_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/This PC/vivado_projects/nanoprocessor_4bit/Lab9.srcs/sources_1/new/Slow_Clock.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Slow_Clock
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/This PC/vivado_projects/nanoprocessor_4bit/Lab9.sim/sim_1/behav/xsim'
Vivado Simulator 2018.1
Copyright 1986-1999, 2001-2017 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.1/bin/unwrapped/win64.o/xelab.exe -wto d2f71dcbced44a3e9031e8314e5ea86e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Processor_4bit_tb_behav xil_defaultlib.Processor_4bit_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.Slow_Clock [slow_clock_default]
Compiling architecture behavioral of entity xil_defaultlib.Decoder_2_to_4 [decoder_2_to_4_default]
Compiling architecture behavioral of entity xil_defaultlib.Decoder_3_to_8 [decoder_3_to_8_default]
Compiling architecture behavioral of entity xil_defaultlib.REG [reg_default]
Compiling architecture behavioral of entity xil_defaultlib.Register_Bank [register_bank_default]
Compiling architecture behavioral of entity xil_defaultlib.MUX_8_to_1_4bit [mux_8_to_1_4bit_default]
Compiling architecture behavioral of entity xil_defaultlib.AddSub_4bit [addsub_4bit_default]
Compiling architecture behavioral of entity xil_defaultlib.MUX_2_to_1_4bit [mux_2_to_1_4bit_default]
Compiling architecture behavioral of entity xil_defaultlib.Instruction_Decoder [instruction_decoder_default]
Compiling architecture behavioral of entity xil_defaultlib.Program_counter [program_counter_default]
Compiling architecture behavioral of entity xil_defaultlib.ProgramROM [programrom_default]
Compiling architecture behavioral of entity xil_defaultlib.IO_System [io_system_default]
Compiling architecture behavioral of entity xil_defaultlib.Processor_4bit [processor_4bit_default]
Compiling architecture behavioral of entity xil_defaultlib.processor_4bit_tb
Built simulation snapshot Processor_4bit_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/This PC/vivado_projects/nanoprocessor_4bit/Lab9.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Processor_4bit_tb_behav -key {Behavioral:sim_1:Functional:Processor_4bit_tb} -tclbatch {Processor_4bit_tb.tcl} -view {{C:/Users/This PC/vivado_projects/nanoprocessor_4bit/Lab9.srcs/sim_1/imports/sim_1/Processor_4bit_tb_behav.wcfg}} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.1
Time resolution is 1 ps
open_wave_config {C:/Users/This PC/vivado_projects/nanoprocessor_4bit/Lab9.srcs/sim_1/imports/sim_1/Processor_4bit_tb_behav.wcfg}
source Processor_4bit_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Processor_4bit_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open {C:/Users/This PC/vivado_projects/nanoprocessor_4bit/Lab9.srcs/sim_1/new/Program_RAM_tb.vhd} w ]
add_files -fileset sim_1 {{C:/Users/This PC/vivado_projects/nanoprocessor_4bit/Lab9.srcs/sim_1/new/Program_RAM_tb.vhd}}
update_compile_order -fileset sim_1
set_property top Program_RAM [current_fileset]
update_compile_order -fileset sources_1
set_property top Program_RAM_tb [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/This PC/vivado_projects/nanoprocessor_4bit/Lab9.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Program_RAM_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/This PC/vivado_projects/nanoprocessor_4bit/Lab9.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj Program_RAM_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/This PC/vivado_projects/nanoprocessor_4bit/Lab9.srcs/sources_1/new/MUX_8_to_1_12bit.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity MUX_8_to_1_12bit
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/This PC/vivado_projects/nanoprocessor_4bit/Lab9.srcs/sources_1/new/Program_RAM.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Program_RAM
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/This PC/vivado_projects/nanoprocessor_4bit/Lab9.srcs/sources_1/new/REG_12bit.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity REG_12bit
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/This PC/vivado_projects/nanoprocessor_4bit/Lab9.srcs/sim_1/new/Program_RAM_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Program_RAM_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/This PC/vivado_projects/nanoprocessor_4bit/Lab9.sim/sim_1/behav/xsim'
Vivado Simulator 2018.1
Copyright 1986-1999, 2001-2017 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.1/bin/unwrapped/win64.o/xelab.exe -wto d2f71dcbced44a3e9031e8314e5ea86e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Program_RAM_tb_behav xil_defaultlib.Program_RAM_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-664] expression has 4 elements ; expected 12 [C:/Users/This PC/vivado_projects/nanoprocessor_4bit/Lab9.srcs/sources_1/new/MUX_8_to_1_12bit.vhd:62]
ERROR: [XSIM 43-3321] Static elaboration of top level VHDL design unit program_ram_tb in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/This PC/vivado_projects/nanoprocessor_4bit/Lab9.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/This PC/vivado_projects/nanoprocessor_4bit/Lab9.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/This PC/vivado_projects/nanoprocessor_4bit/Lab9.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Program_RAM_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/This PC/vivado_projects/nanoprocessor_4bit/Lab9.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj Program_RAM_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/This PC/vivado_projects/nanoprocessor_4bit/Lab9.srcs/sources_1/new/MUX_8_to_1_12bit.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity MUX_8_to_1_12bit
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/This PC/vivado_projects/nanoprocessor_4bit/Lab9.sim/sim_1/behav/xsim'
Vivado Simulator 2018.1
Copyright 1986-1999, 2001-2017 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.1/bin/unwrapped/win64.o/xelab.exe -wto d2f71dcbced44a3e9031e8314e5ea86e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Program_RAM_tb_behav xil_defaultlib.Program_RAM_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.Decoder_2_to_4 [decoder_2_to_4_default]
Compiling architecture behavioral of entity xil_defaultlib.Decoder_3_to_8 [decoder_3_to_8_default]
Compiling architecture behavioral of entity xil_defaultlib.MUX_8_to_1_12bit [mux_8_to_1_12bit_default]
Compiling architecture behavioral of entity xil_defaultlib.REG [reg_default]
Compiling architecture behavioral of entity xil_defaultlib.REG_12bit [reg_12bit_default]
Compiling architecture behavioral of entity xil_defaultlib.Program_RAM [program_ram_default]
Compiling architecture behavioral of entity xil_defaultlib.program_ram_tb
Built simulation snapshot Program_RAM_tb_behav

****** Webtalk v2018.1 (64-bit)
  **** SW Build 2188600 on Wed Apr  4 18:40:38 MDT 2018
  **** IP Build 2185939 on Wed Apr  4 20:55:05 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source C:/Users/This -notrace
invalid command name "[4904:337C][2025-05-11T18:48:30]i001:"
    while executing
"[4904:337C][2025-05-11T18:48:30]i001: Burn v3.14.1.8722, Windows v10.0 (Build 22631: Service Pack 0), path: C:\WINDOWS\Temp\{9E0BA92B-FF76-4814-A4D1-9..."
    (file "C:/Users/This" line 1)
INFO: [Common 17-206] Exiting Webtalk at Sat May 24 20:59:05 2025...
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/This PC/vivado_projects/nanoprocessor_4bit/Lab9.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Program_RAM_tb_behav -key {Behavioral:sim_1:Functional:Program_RAM_tb} -tclbatch {Program_RAM_tb.tcl} -view {{C:/Users/This PC/vivado_projects/nanoprocessor_4bit/Lab9.srcs/sim_1/imports/sim_1/Processor_4bit_tb_behav.wcfg}} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.1
Time resolution is 1 ps
open_wave_config {C:/Users/This PC/vivado_projects/nanoprocessor_4bit/Lab9.srcs/sim_1/imports/sim_1/Processor_4bit_tb_behav.wcfg}
WARNING: Simulation object /Processor_4bit_tb/Clk was not found in the design.
WARNING: Simulation object /Processor_4bit_tb/uut/Slow_Clock_0/Clk_out was not found in the design.
WARNING: Simulation object /Processor_4bit_tb/Res was not found in the design.
WARNING: Simulation object /Processor_4bit_tb/Data was not found in the design.
WARNING: Simulation object /Processor_4bit_tb/RegSel was not found in the design.
WARNING: Simulation object /Processor_4bit_tb/Data_seg was not found in the design.
WARNING: Simulation object /Processor_4bit_tb/An_out was not found in the design.
WARNING: Simulation object /Processor_4bit_tb/Flags was not found in the design.
WARNING: Simulation object /Processor_4bit_tb/Clk_period was not found in the design.
WARNING: Simulation object /Processor_4bit_tb/uut/Register_Bank_0/REG0/Y was not found in the design.
WARNING: Simulation object /Processor_4bit_tb/uut/Register_Bank_0/REG1/Y was not found in the design.
WARNING: Simulation object /Processor_4bit_tb/uut/Register_Bank_0/REG2/Y was not found in the design.
WARNING: Simulation object /Processor_4bit_tb/uut/Instruction_Decoder_0/LoadSel was not found in the design.
WARNING: Simulation object /Processor_4bit_tb/uut/Instruction_Decoder_0/RegEn was not found in the design.
WARNING: Simulation object /Processor_4bit_tb/uut/Instruction_Decoder_0/Op was not found in the design.
WARNING: Simulation object /Processor_4bit_tb/uut/Instruction_Decoder_0/ImVal was not found in the design.
WARNING: Simulation object /Processor_4bit_tb/uut/Program_counter_0/Address was not found in the design.
source Program_RAM_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Note: Applying reset...
Time: 0 ps  Iteration: 0  Process: /Program_RAM_tb/stim_proc  File: C:/Users/This PC/vivado_projects/nanoprocessor_4bit/Lab9.srcs/sim_1/new/Program_RAM_tb.vhd
Note: Test 1: Verifying reset state
Time: 30 ns  Iteration: 0  Process: /Program_RAM_tb/stim_proc  File: C:/Users/This PC/vivado_projects/nanoprocessor_4bit/Lab9.srcs/sim_1/new/Program_RAM_tb.vhd
Error: Reset failed at address 0: Got 000000000000
Time: 40 ns  Iteration: 0  Process: /Program_RAM_tb/stim_proc  File: C:/Users/This PC/vivado_projects/nanoprocessor_4bit/Lab9.srcs/sim_1/new/Program_RAM_tb.vhd
Error: Reset failed at address 1: Got 000000000000
Time: 50 ns  Iteration: 0  Process: /Program_RAM_tb/stim_proc  File: C:/Users/This PC/vivado_projects/nanoprocessor_4bit/Lab9.srcs/sim_1/new/Program_RAM_tb.vhd
Error: Reset failed at address 2: Got 000000000000
Time: 60 ns  Iteration: 0  Process: /Program_RAM_tb/stim_proc  File: C:/Users/This PC/vivado_projects/nanoprocessor_4bit/Lab9.srcs/sim_1/new/Program_RAM_tb.vhd
Error: Reset failed at address 3: Got 000000000000
Time: 70 ns  Iteration: 0  Process: /Program_RAM_tb/stim_proc  File: C:/Users/This PC/vivado_projects/nanoprocessor_4bit/Lab9.srcs/sim_1/new/Program_RAM_tb.vhd
Error: Reset failed at address 4: Got 000000000000
Time: 80 ns  Iteration: 0  Process: /Program_RAM_tb/stim_proc  File: C:/Users/This PC/vivado_projects/nanoprocessor_4bit/Lab9.srcs/sim_1/new/Program_RAM_tb.vhd
Error: Reset failed at address 5: Got 000000000000
Time: 90 ns  Iteration: 0  Process: /Program_RAM_tb/stim_proc  File: C:/Users/This PC/vivado_projects/nanoprocessor_4bit/Lab9.srcs/sim_1/new/Program_RAM_tb.vhd
Error: Reset failed at address 6: Got 000000000000
Time: 100 ns  Iteration: 0  Process: /Program_RAM_tb/stim_proc  File: C:/Users/This PC/vivado_projects/nanoprocessor_4bit/Lab9.srcs/sim_1/new/Program_RAM_tb.vhd
Error: Reset failed at address 7: Got 000000000000
Time: 110 ns  Iteration: 0  Process: /Program_RAM_tb/stim_proc  File: C:/Users/This PC/vivado_projects/nanoprocessor_4bit/Lab9.srcs/sim_1/new/Program_RAM_tb.vhd
Note: Test 2: Writing to each register
Time: 110 ns  Iteration: 0  Process: /Program_RAM_tb/stim_proc  File: C:/Users/This PC/vivado_projects/nanoprocessor_4bit/Lab9.srcs/sim_1/new/Program_RAM_tb.vhd
Note: Test 3: Verifying writes
Time: 195 ns  Iteration: 0  Process: /Program_RAM_tb/stim_proc  File: C:/Users/This PC/vivado_projects/nanoprocessor_4bit/Lab9.srcs/sim_1/new/Program_RAM_tb.vhd
Error: Write verification failed at address 0: Expected 100011000000, got 000000000000
Time: 205 ns  Iteration: 0  Process: /Program_RAM_tb/stim_proc  File: C:/Users/This PC/vivado_projects/nanoprocessor_4bit/Lab9.srcs/sim_1/new/Program_RAM_tb.vhd
Error: Write verification failed at address 1: Expected 000101011001, got 000000000000
Time: 215 ns  Iteration: 0  Process: /Program_RAM_tb/stim_proc  File: C:/Users/This PC/vivado_projects/nanoprocessor_4bit/Lab9.srcs/sim_1/new/Program_RAM_tb.vhd
Error: Write verification failed at address 2: Expected 001001101010, got 000000000000
Time: 225 ns  Iteration: 0  Process: /Program_RAM_tb/stim_proc  File: C:/Users/This PC/vivado_projects/nanoprocessor_4bit/Lab9.srcs/sim_1/new/Program_RAM_tb.vhd
Error: Write verification failed at address 3: Expected 001101111011, got 000000000000
Time: 235 ns  Iteration: 0  Process: /Program_RAM_tb/stim_proc  File: C:/Users/This PC/vivado_projects/nanoprocessor_4bit/Lab9.srcs/sim_1/new/Program_RAM_tb.vhd
Error: Write verification failed at address 4: Expected 010010001100, got 000000000000
Time: 245 ns  Iteration: 0  Process: /Program_RAM_tb/stim_proc  File: C:/Users/This PC/vivado_projects/nanoprocessor_4bit/Lab9.srcs/sim_1/new/Program_RAM_tb.vhd
Error: Write verification failed at address 5: Expected 010110011101, got 000000000000
Time: 255 ns  Iteration: 0  Process: /Program_RAM_tb/stim_proc  File: C:/Users/This PC/vivado_projects/nanoprocessor_4bit/Lab9.srcs/sim_1/new/Program_RAM_tb.vhd
Error: Write verification failed at address 6: Expected 011010101110, got 000000000000
Time: 265 ns  Iteration: 0  Process: /Program_RAM_tb/stim_proc  File: C:/Users/This PC/vivado_projects/nanoprocessor_4bit/Lab9.srcs/sim_1/new/Program_RAM_tb.vhd
Error: Write verification failed at address 7: Expected 011110111111, got 000000000000
Time: 275 ns  Iteration: 0  Process: /Program_RAM_tb/stim_proc  File: C:/Users/This PC/vivado_projects/nanoprocessor_4bit/Lab9.srcs/sim_1/new/Program_RAM_tb.vhd
Note: Test 4: Testing write protection
Time: 275 ns  Iteration: 0  Process: /Program_RAM_tb/stim_proc  File: C:/Users/This PC/vivado_projects/nanoprocessor_4bit/Lab9.srcs/sim_1/new/Program_RAM_tb.vhd
Note: Test 5: Testing simultaneous read/write
Time: 285 ns  Iteration: 0  Process: /Program_RAM_tb/stim_proc  File: C:/Users/This PC/vivado_projects/nanoprocessor_4bit/Lab9.srcs/sim_1/new/Program_RAM_tb.vhd
Error: Write didn't occur at address 0
Time: 305 ns  Iteration: 0  Process: /Program_RAM_tb/stim_proc  File: C:/Users/This PC/vivado_projects/nanoprocessor_4bit/Lab9.srcs/sim_1/new/Program_RAM_tb.vhd
Note: All tests completed successfully
Time: 305 ns  Iteration: 0  Process: /Program_RAM_tb/stim_proc  File: C:/Users/This PC/vivado_projects/nanoprocessor_4bit/Lab9.srcs/sim_1/new/Program_RAM_tb.vhd
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Program_RAM_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 1001.398 ; gain = 6.969
current_wave_config {Processor_4bit_tb_behav.wcfg}
Processor_4bit_tb_behav.wcfg
add_wave {{/Program_RAM_tb}} 
save_wave_config {C:/Users/This PC/vivado_projects/nanoprocessor_4bit/Lab9.srcs/sim_1/imports/sim_1/Processor_4bit_tb_behav.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/This PC/vivado_projects/nanoprocessor_4bit/Lab9.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Program_RAM_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/This PC/vivado_projects/nanoprocessor_4bit/Lab9.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj Program_RAM_tb_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/This PC/vivado_projects/nanoprocessor_4bit/Lab9.sim/sim_1/behav/xsim'
Vivado Simulator 2018.1
Copyright 1986-1999, 2001-2017 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.1/bin/unwrapped/win64.o/xelab.exe -wto d2f71dcbced44a3e9031e8314e5ea86e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Program_RAM_tb_behav xil_defaultlib.Program_RAM_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/This PC/vivado_projects/nanoprocessor_4bit/Lab9.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Program_RAM_tb_behav -key {Behavioral:sim_1:Functional:Program_RAM_tb} -tclbatch {Program_RAM_tb.tcl} -view {{C:/Users/This PC/vivado_projects/nanoprocessor_4bit/Lab9.srcs/sim_1/imports/sim_1/Processor_4bit_tb_behav.wcfg}} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.1
Time resolution is 1 ps
open_wave_config {C:/Users/This PC/vivado_projects/nanoprocessor_4bit/Lab9.srcs/sim_1/imports/sim_1/Processor_4bit_tb_behav.wcfg}
source Program_RAM_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Note: Applying reset...
Time: 0 ps  Iteration: 0  Process: /Program_RAM_tb/stim_proc  File: C:/Users/This PC/vivado_projects/nanoprocessor_4bit/Lab9.srcs/sim_1/new/Program_RAM_tb.vhd
Note: Test 1: Verifying reset state
Time: 30 ns  Iteration: 0  Process: /Program_RAM_tb/stim_proc  File: C:/Users/This PC/vivado_projects/nanoprocessor_4bit/Lab9.srcs/sim_1/new/Program_RAM_tb.vhd
Error: Reset failed at address 0: Got 000000000000
Time: 40 ns  Iteration: 0  Process: /Program_RAM_tb/stim_proc  File: C:/Users/This PC/vivado_projects/nanoprocessor_4bit/Lab9.srcs/sim_1/new/Program_RAM_tb.vhd
Error: Reset failed at address 1: Got 000000000000
Time: 50 ns  Iteration: 0  Process: /Program_RAM_tb/stim_proc  File: C:/Users/This PC/vivado_projects/nanoprocessor_4bit/Lab9.srcs/sim_1/new/Program_RAM_tb.vhd
Error: Reset failed at address 2: Got 000000000000
Time: 60 ns  Iteration: 0  Process: /Program_RAM_tb/stim_proc  File: C:/Users/This PC/vivado_projects/nanoprocessor_4bit/Lab9.srcs/sim_1/new/Program_RAM_tb.vhd
Error: Reset failed at address 3: Got 000000000000
Time: 70 ns  Iteration: 0  Process: /Program_RAM_tb/stim_proc  File: C:/Users/This PC/vivado_projects/nanoprocessor_4bit/Lab9.srcs/sim_1/new/Program_RAM_tb.vhd
Error: Reset failed at address 4: Got 000000000000
Time: 80 ns  Iteration: 0  Process: /Program_RAM_tb/stim_proc  File: C:/Users/This PC/vivado_projects/nanoprocessor_4bit/Lab9.srcs/sim_1/new/Program_RAM_tb.vhd
Error: Reset failed at address 5: Got 000000000000
Time: 90 ns  Iteration: 0  Process: /Program_RAM_tb/stim_proc  File: C:/Users/This PC/vivado_projects/nanoprocessor_4bit/Lab9.srcs/sim_1/new/Program_RAM_tb.vhd
Error: Reset failed at address 6: Got 000000000000
Time: 100 ns  Iteration: 0  Process: /Program_RAM_tb/stim_proc  File: C:/Users/This PC/vivado_projects/nanoprocessor_4bit/Lab9.srcs/sim_1/new/Program_RAM_tb.vhd
Error: Reset failed at address 7: Got 000000000000
Time: 110 ns  Iteration: 0  Process: /Program_RAM_tb/stim_proc  File: C:/Users/This PC/vivado_projects/nanoprocessor_4bit/Lab9.srcs/sim_1/new/Program_RAM_tb.vhd
Note: Test 2: Writing to each register
Time: 110 ns  Iteration: 0  Process: /Program_RAM_tb/stim_proc  File: C:/Users/This PC/vivado_projects/nanoprocessor_4bit/Lab9.srcs/sim_1/new/Program_RAM_tb.vhd
Note: Test 3: Verifying writes
Time: 195 ns  Iteration: 0  Process: /Program_RAM_tb/stim_proc  File: C:/Users/This PC/vivado_projects/nanoprocessor_4bit/Lab9.srcs/sim_1/new/Program_RAM_tb.vhd
Error: Write verification failed at address 0: Expected 100011000000, got 000000000000
Time: 205 ns  Iteration: 0  Process: /Program_RAM_tb/stim_proc  File: C:/Users/This PC/vivado_projects/nanoprocessor_4bit/Lab9.srcs/sim_1/new/Program_RAM_tb.vhd
Error: Write verification failed at address 1: Expected 000101011001, got 000000000000
Time: 215 ns  Iteration: 0  Process: /Program_RAM_tb/stim_proc  File: C:/Users/This PC/vivado_projects/nanoprocessor_4bit/Lab9.srcs/sim_1/new/Program_RAM_tb.vhd
Error: Write verification failed at address 2: Expected 001001101010, got 000000000000
Time: 225 ns  Iteration: 0  Process: /Program_RAM_tb/stim_proc  File: C:/Users/This PC/vivado_projects/nanoprocessor_4bit/Lab9.srcs/sim_1/new/Program_RAM_tb.vhd
Error: Write verification failed at address 3: Expected 001101111011, got 000000000000
Time: 235 ns  Iteration: 0  Process: /Program_RAM_tb/stim_proc  File: C:/Users/This PC/vivado_projects/nanoprocessor_4bit/Lab9.srcs/sim_1/new/Program_RAM_tb.vhd
Error: Write verification failed at address 4: Expected 010010001100, got 000000000000
Time: 245 ns  Iteration: 0  Process: /Program_RAM_tb/stim_proc  File: C:/Users/This PC/vivado_projects/nanoprocessor_4bit/Lab9.srcs/sim_1/new/Program_RAM_tb.vhd
Error: Write verification failed at address 5: Expected 010110011101, got 000000000000
Time: 255 ns  Iteration: 0  Process: /Program_RAM_tb/stim_proc  File: C:/Users/This PC/vivado_projects/nanoprocessor_4bit/Lab9.srcs/sim_1/new/Program_RAM_tb.vhd
Error: Write verification failed at address 6: Expected 011010101110, got 000000000000
Time: 265 ns  Iteration: 0  Process: /Program_RAM_tb/stim_proc  File: C:/Users/This PC/vivado_projects/nanoprocessor_4bit/Lab9.srcs/sim_1/new/Program_RAM_tb.vhd
Error: Write verification failed at address 7: Expected 011110111111, got 000000000000
Time: 275 ns  Iteration: 0  Process: /Program_RAM_tb/stim_proc  File: C:/Users/This PC/vivado_projects/nanoprocessor_4bit/Lab9.srcs/sim_1/new/Program_RAM_tb.vhd
Note: Test 4: Testing write protection
Time: 275 ns  Iteration: 0  Process: /Program_RAM_tb/stim_proc  File: C:/Users/This PC/vivado_projects/nanoprocessor_4bit/Lab9.srcs/sim_1/new/Program_RAM_tb.vhd
Note: Test 5: Testing simultaneous read/write
Time: 285 ns  Iteration: 0  Process: /Program_RAM_tb/stim_proc  File: C:/Users/This PC/vivado_projects/nanoprocessor_4bit/Lab9.srcs/sim_1/new/Program_RAM_tb.vhd
Error: Write didn't occur at address 0
Time: 305 ns  Iteration: 0  Process: /Program_RAM_tb/stim_proc  File: C:/Users/This PC/vivado_projects/nanoprocessor_4bit/Lab9.srcs/sim_1/new/Program_RAM_tb.vhd
Note: All tests completed successfully
Time: 305 ns  Iteration: 0  Process: /Program_RAM_tb/stim_proc  File: C:/Users/This PC/vivado_projects/nanoprocessor_4bit/Lab9.srcs/sim_1/new/Program_RAM_tb.vhd
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Program_RAM_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/This PC/vivado_projects/nanoprocessor_4bit/Lab9.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Program_RAM_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/This PC/vivado_projects/nanoprocessor_4bit/Lab9.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj Program_RAM_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/This PC/vivado_projects/nanoprocessor_4bit/Lab9.srcs/sim_1/new/Program_RAM_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Program_RAM_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/This PC/vivado_projects/nanoprocessor_4bit/Lab9.sim/sim_1/behav/xsim'
Vivado Simulator 2018.1
Copyright 1986-1999, 2001-2017 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.1/bin/unwrapped/win64.o/xelab.exe -wto d2f71dcbced44a3e9031e8314e5ea86e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Program_RAM_tb_behav xil_defaultlib.Program_RAM_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling architecture behavioral of entity xil_defaultlib.Decoder_2_to_4 [decoder_2_to_4_default]
Compiling architecture behavioral of entity xil_defaultlib.Decoder_3_to_8 [decoder_3_to_8_default]
Compiling architecture behavioral of entity xil_defaultlib.MUX_8_to_1_12bit [mux_8_to_1_12bit_default]
Compiling architecture behavioral of entity xil_defaultlib.REG [reg_default]
Compiling architecture behavioral of entity xil_defaultlib.REG_12bit [reg_12bit_default]
Compiling architecture behavioral of entity xil_defaultlib.Program_RAM [program_ram_default]
Compiling architecture behavioral of entity xil_defaultlib.program_ram_tb
Built simulation snapshot Program_RAM_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/This PC/vivado_projects/nanoprocessor_4bit/Lab9.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Program_RAM_tb_behav -key {Behavioral:sim_1:Functional:Program_RAM_tb} -tclbatch {Program_RAM_tb.tcl} -view {{C:/Users/This PC/vivado_projects/nanoprocessor_4bit/Lab9.srcs/sim_1/imports/sim_1/Processor_4bit_tb_behav.wcfg}} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.1
Time resolution is 1 ps
open_wave_config {C:/Users/This PC/vivado_projects/nanoprocessor_4bit/Lab9.srcs/sim_1/imports/sim_1/Processor_4bit_tb_behav.wcfg}
source Program_RAM_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Error: Address 0 not reset properly
Time: 50 ns  Iteration: 0  Process: /Program_RAM_tb/stim_proc  File: C:/Users/This PC/vivado_projects/nanoprocessor_4bit/Lab9.srcs/sim_1/new/Program_RAM_tb.vhd
Error: Address 1 not reset properly
Time: 60 ns  Iteration: 0  Process: /Program_RAM_tb/stim_proc  File: C:/Users/This PC/vivado_projects/nanoprocessor_4bit/Lab9.srcs/sim_1/new/Program_RAM_tb.vhd
Error: Address 2 not reset properly
Time: 70 ns  Iteration: 0  Process: /Program_RAM_tb/stim_proc  File: C:/Users/This PC/vivado_projects/nanoprocessor_4bit/Lab9.srcs/sim_1/new/Program_RAM_tb.vhd
Error: Write to address 0 failed
Time: 100 ns  Iteration: 0  Process: /Program_RAM_tb/stim_proc  File: C:/Users/This PC/vivado_projects/nanoprocessor_4bit/Lab9.srcs/sim_1/new/Program_RAM_tb.vhd
Error: Address 1 changed unexpectedly
Time: 110 ns  Iteration: 0  Process: /Program_RAM_tb/stim_proc  File: C:/Users/This PC/vivado_projects/nanoprocessor_4bit/Lab9.srcs/sim_1/new/Program_RAM_tb.vhd
Error: Write to address 5 failed
Time: 140 ns  Iteration: 0  Process: /Program_RAM_tb/stim_proc  File: C:/Users/This PC/vivado_projects/nanoprocessor_4bit/Lab9.srcs/sim_1/new/Program_RAM_tb.vhd
Error: Write occurred without enable
Time: 150 ns  Iteration: 0  Process: /Program_RAM_tb/stim_proc  File: C:/Users/This PC/vivado_projects/nanoprocessor_4bit/Lab9.srcs/sim_1/new/Program_RAM_tb.vhd
Error: Write to address 3 failed
Time: 180 ns  Iteration: 0  Process: /Program_RAM_tb/stim_proc  File: C:/Users/This PC/vivado_projects/nanoprocessor_4bit/Lab9.srcs/sim_1/new/Program_RAM_tb.vhd
Error: Address 4 corrupted during write
Time: 190 ns  Iteration: 0  Process: /Program_RAM_tb/stim_proc  File: C:/Users/This PC/vivado_projects/nanoprocessor_4bit/Lab9.srcs/sim_1/new/Program_RAM_tb.vhd
Note: All tests completed
Time: 190 ns  Iteration: 0  Process: /Program_RAM_tb/stim_proc  File: C:/Users/This PC/vivado_projects/nanoprocessor_4bit/Lab9.srcs/sim_1/new/Program_RAM_tb.vhd
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Program_RAM_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
current_wave_config {Processor_4bit_tb_behav.wcfg}
Processor_4bit_tb_behav.wcfg
add_wave {{/Program_RAM_tb/uut/REG_12bit_0}} 
current_wave_config {Processor_4bit_tb_behav.wcfg}
Processor_4bit_tb_behav.wcfg
add_wave {{/Program_RAM_tb/uut/REG_12bit_2}} 
save_wave_config {C:/Users/This PC/vivado_projects/nanoprocessor_4bit/Lab9.srcs/sim_1/imports/sim_1/Processor_4bit_tb_behav.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/This PC/vivado_projects/nanoprocessor_4bit/Lab9.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Program_RAM_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/This PC/vivado_projects/nanoprocessor_4bit/Lab9.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj Program_RAM_tb_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/This PC/vivado_projects/nanoprocessor_4bit/Lab9.sim/sim_1/behav/xsim'
Vivado Simulator 2018.1
Copyright 1986-1999, 2001-2017 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.1/bin/unwrapped/win64.o/xelab.exe -wto d2f71dcbced44a3e9031e8314e5ea86e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Program_RAM_tb_behav xil_defaultlib.Program_RAM_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/This PC/vivado_projects/nanoprocessor_4bit/Lab9.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Program_RAM_tb_behav -key {Behavioral:sim_1:Functional:Program_RAM_tb} -tclbatch {Program_RAM_tb.tcl} -view {{C:/Users/This PC/vivado_projects/nanoprocessor_4bit/Lab9.srcs/sim_1/imports/sim_1/Processor_4bit_tb_behav.wcfg}} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.1
Time resolution is 1 ps
open_wave_config {C:/Users/This PC/vivado_projects/nanoprocessor_4bit/Lab9.srcs/sim_1/imports/sim_1/Processor_4bit_tb_behav.wcfg}
source Program_RAM_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Error: Address 0 not reset properly
Time: 50 ns  Iteration: 0  Process: /Program_RAM_tb/stim_proc  File: C:/Users/This PC/vivado_projects/nanoprocessor_4bit/Lab9.srcs/sim_1/new/Program_RAM_tb.vhd
Error: Address 1 not reset properly
Time: 60 ns  Iteration: 0  Process: /Program_RAM_tb/stim_proc  File: C:/Users/This PC/vivado_projects/nanoprocessor_4bit/Lab9.srcs/sim_1/new/Program_RAM_tb.vhd
Error: Address 2 not reset properly
Time: 70 ns  Iteration: 0  Process: /Program_RAM_tb/stim_proc  File: C:/Users/This PC/vivado_projects/nanoprocessor_4bit/Lab9.srcs/sim_1/new/Program_RAM_tb.vhd
Error: Write to address 0 failed
Time: 100 ns  Iteration: 0  Process: /Program_RAM_tb/stim_proc  File: C:/Users/This PC/vivado_projects/nanoprocessor_4bit/Lab9.srcs/sim_1/new/Program_RAM_tb.vhd
Error: Address 1 changed unexpectedly
Time: 110 ns  Iteration: 0  Process: /Program_RAM_tb/stim_proc  File: C:/Users/This PC/vivado_projects/nanoprocessor_4bit/Lab9.srcs/sim_1/new/Program_RAM_tb.vhd
Error: Write to address 5 failed
Time: 140 ns  Iteration: 0  Process: /Program_RAM_tb/stim_proc  File: C:/Users/This PC/vivado_projects/nanoprocessor_4bit/Lab9.srcs/sim_1/new/Program_RAM_tb.vhd
Error: Write occurred without enable
Time: 150 ns  Iteration: 0  Process: /Program_RAM_tb/stim_proc  File: C:/Users/This PC/vivado_projects/nanoprocessor_4bit/Lab9.srcs/sim_1/new/Program_RAM_tb.vhd
Error: Write to address 3 failed
Time: 180 ns  Iteration: 0  Process: /Program_RAM_tb/stim_proc  File: C:/Users/This PC/vivado_projects/nanoprocessor_4bit/Lab9.srcs/sim_1/new/Program_RAM_tb.vhd
Error: Address 4 corrupted during write
Time: 190 ns  Iteration: 0  Process: /Program_RAM_tb/stim_proc  File: C:/Users/This PC/vivado_projects/nanoprocessor_4bit/Lab9.srcs/sim_1/new/Program_RAM_tb.vhd
Note: All tests completed
Time: 190 ns  Iteration: 0  Process: /Program_RAM_tb/stim_proc  File: C:/Users/This PC/vivado_projects/nanoprocessor_4bit/Lab9.srcs/sim_1/new/Program_RAM_tb.vhd
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Program_RAM_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/This PC/vivado_projects/nanoprocessor_4bit/Lab9.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Program_RAM_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/This PC/vivado_projects/nanoprocessor_4bit/Lab9.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj Program_RAM_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/This PC/vivado_projects/nanoprocessor_4bit/Lab9.srcs/sources_1/new/REG_12bit.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity REG_12bit
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/This PC/vivado_projects/nanoprocessor_4bit/Lab9.sim/sim_1/behav/xsim'
Vivado Simulator 2018.1
Copyright 1986-1999, 2001-2017 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.1/bin/unwrapped/win64.o/xelab.exe -wto d2f71dcbced44a3e9031e8314e5ea86e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Program_RAM_tb_behav xil_defaultlib.Program_RAM_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-975] left bound value <7> of slice is out of range [3:0] of array <y_out> [C:/Users/This PC/vivado_projects/nanoprocessor_4bit/Lab9.srcs/sources_1/new/REG_12bit.vhd:71]
ERROR: [XSIM 43-3321] Static elaboration of top level VHDL design unit program_ram_tb in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/This PC/vivado_projects/nanoprocessor_4bit/Lab9.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/This PC/vivado_projects/nanoprocessor_4bit/Lab9.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/This PC/vivado_projects/nanoprocessor_4bit/Lab9.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Program_RAM_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/This PC/vivado_projects/nanoprocessor_4bit/Lab9.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj Program_RAM_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/This PC/vivado_projects/nanoprocessor_4bit/Lab9.srcs/sources_1/new/REG_12bit.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity REG_12bit
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/This PC/vivado_projects/nanoprocessor_4bit/Lab9.sim/sim_1/behav/xsim'
Vivado Simulator 2018.1
Copyright 1986-1999, 2001-2017 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.1/bin/unwrapped/win64.o/xelab.exe -wto d2f71dcbced44a3e9031e8314e5ea86e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Program_RAM_tb_behav xil_defaultlib.Program_RAM_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling architecture behavioral of entity xil_defaultlib.Decoder_2_to_4 [decoder_2_to_4_default]
Compiling architecture behavioral of entity xil_defaultlib.Decoder_3_to_8 [decoder_3_to_8_default]
Compiling architecture behavioral of entity xil_defaultlib.MUX_8_to_1_12bit [mux_8_to_1_12bit_default]
Compiling architecture behavioral of entity xil_defaultlib.REG [reg_default]
Compiling architecture behavioral of entity xil_defaultlib.REG_12bit [reg_12bit_default]
Compiling architecture behavioral of entity xil_defaultlib.Program_RAM [program_ram_default]
Compiling architecture behavioral of entity xil_defaultlib.program_ram_tb
Built simulation snapshot Program_RAM_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/This PC/vivado_projects/nanoprocessor_4bit/Lab9.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Program_RAM_tb_behav -key {Behavioral:sim_1:Functional:Program_RAM_tb} -tclbatch {Program_RAM_tb.tcl} -view {{C:/Users/This PC/vivado_projects/nanoprocessor_4bit/Lab9.srcs/sim_1/imports/sim_1/Processor_4bit_tb_behav.wcfg}} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.1
Time resolution is 1 ps
open_wave_config {C:/Users/This PC/vivado_projects/nanoprocessor_4bit/Lab9.srcs/sim_1/imports/sim_1/Processor_4bit_tb_behav.wcfg}
source Program_RAM_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Error: Address 0 not reset properly
Time: 50 ns  Iteration: 0  Process: /Program_RAM_tb/stim_proc  File: C:/Users/This PC/vivado_projects/nanoprocessor_4bit/Lab9.srcs/sim_1/new/Program_RAM_tb.vhd
Error: Address 1 not reset properly
Time: 60 ns  Iteration: 0  Process: /Program_RAM_tb/stim_proc  File: C:/Users/This PC/vivado_projects/nanoprocessor_4bit/Lab9.srcs/sim_1/new/Program_RAM_tb.vhd
Error: Address 2 not reset properly
Time: 70 ns  Iteration: 0  Process: /Program_RAM_tb/stim_proc  File: C:/Users/This PC/vivado_projects/nanoprocessor_4bit/Lab9.srcs/sim_1/new/Program_RAM_tb.vhd
Error: Write to address 0 failed
Time: 100 ns  Iteration: 0  Process: /Program_RAM_tb/stim_proc  File: C:/Users/This PC/vivado_projects/nanoprocessor_4bit/Lab9.srcs/sim_1/new/Program_RAM_tb.vhd
Error: Address 1 changed unexpectedly
Time: 110 ns  Iteration: 0  Process: /Program_RAM_tb/stim_proc  File: C:/Users/This PC/vivado_projects/nanoprocessor_4bit/Lab9.srcs/sim_1/new/Program_RAM_tb.vhd
Error: Write to address 5 failed
Time: 140 ns  Iteration: 0  Process: /Program_RAM_tb/stim_proc  File: C:/Users/This PC/vivado_projects/nanoprocessor_4bit/Lab9.srcs/sim_1/new/Program_RAM_tb.vhd
Error: Write occurred without enable
Time: 150 ns  Iteration: 0  Process: /Program_RAM_tb/stim_proc  File: C:/Users/This PC/vivado_projects/nanoprocessor_4bit/Lab9.srcs/sim_1/new/Program_RAM_tb.vhd
Error: Write to address 3 failed
Time: 180 ns  Iteration: 0  Process: /Program_RAM_tb/stim_proc  File: C:/Users/This PC/vivado_projects/nanoprocessor_4bit/Lab9.srcs/sim_1/new/Program_RAM_tb.vhd
Error: Address 4 corrupted during write
Time: 190 ns  Iteration: 0  Process: /Program_RAM_tb/stim_proc  File: C:/Users/This PC/vivado_projects/nanoprocessor_4bit/Lab9.srcs/sim_1/new/Program_RAM_tb.vhd
Note: All tests completed
Time: 190 ns  Iteration: 0  Process: /Program_RAM_tb/stim_proc  File: C:/Users/This PC/vivado_projects/nanoprocessor_4bit/Lab9.srcs/sim_1/new/Program_RAM_tb.vhd
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Program_RAM_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/This PC/vivado_projects/nanoprocessor_4bit/Lab9.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Program_RAM_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/This PC/vivado_projects/nanoprocessor_4bit/Lab9.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj Program_RAM_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/This PC/vivado_projects/nanoprocessor_4bit/Lab9.srcs/sources_1/new/REG_12bit.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity REG_12bit
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/This PC/vivado_projects/nanoprocessor_4bit/Lab9.sim/sim_1/behav/xsim'
Vivado Simulator 2018.1
Copyright 1986-1999, 2001-2017 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.1/bin/unwrapped/win64.o/xelab.exe -wto d2f71dcbced44a3e9031e8314e5ea86e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Program_RAM_tb_behav xil_defaultlib.Program_RAM_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling architecture behavioral of entity xil_defaultlib.Decoder_2_to_4 [decoder_2_to_4_default]
Compiling architecture behavioral of entity xil_defaultlib.Decoder_3_to_8 [decoder_3_to_8_default]
Compiling architecture behavioral of entity xil_defaultlib.MUX_8_to_1_12bit [mux_8_to_1_12bit_default]
Compiling architecture behavioral of entity xil_defaultlib.REG [reg_default]
Compiling architecture behavioral of entity xil_defaultlib.REG_12bit [reg_12bit_default]
Compiling architecture behavioral of entity xil_defaultlib.Program_RAM [program_ram_default]
Compiling architecture behavioral of entity xil_defaultlib.program_ram_tb
Built simulation snapshot Program_RAM_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/This PC/vivado_projects/nanoprocessor_4bit/Lab9.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Program_RAM_tb_behav -key {Behavioral:sim_1:Functional:Program_RAM_tb} -tclbatch {Program_RAM_tb.tcl} -view {{C:/Users/This PC/vivado_projects/nanoprocessor_4bit/Lab9.srcs/sim_1/imports/sim_1/Processor_4bit_tb_behav.wcfg}} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.1
Time resolution is 1 ps
open_wave_config {C:/Users/This PC/vivado_projects/nanoprocessor_4bit/Lab9.srcs/sim_1/imports/sim_1/Processor_4bit_tb_behav.wcfg}
source Program_RAM_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Error: Address 0 not reset properly
Time: 50 ns  Iteration: 0  Process: /Program_RAM_tb/stim_proc  File: C:/Users/This PC/vivado_projects/nanoprocessor_4bit/Lab9.srcs/sim_1/new/Program_RAM_tb.vhd
Error: Address 1 not reset properly
Time: 60 ns  Iteration: 0  Process: /Program_RAM_tb/stim_proc  File: C:/Users/This PC/vivado_projects/nanoprocessor_4bit/Lab9.srcs/sim_1/new/Program_RAM_tb.vhd
Error: Address 2 not reset properly
Time: 70 ns  Iteration: 0  Process: /Program_RAM_tb/stim_proc  File: C:/Users/This PC/vivado_projects/nanoprocessor_4bit/Lab9.srcs/sim_1/new/Program_RAM_tb.vhd
Error: Write to address 0 failed
Time: 100 ns  Iteration: 0  Process: /Program_RAM_tb/stim_proc  File: C:/Users/This PC/vivado_projects/nanoprocessor_4bit/Lab9.srcs/sim_1/new/Program_RAM_tb.vhd
Error: Address 1 changed unexpectedly
Time: 110 ns  Iteration: 0  Process: /Program_RAM_tb/stim_proc  File: C:/Users/This PC/vivado_projects/nanoprocessor_4bit/Lab9.srcs/sim_1/new/Program_RAM_tb.vhd
Error: Write to address 5 failed
Time: 140 ns  Iteration: 0  Process: /Program_RAM_tb/stim_proc  File: C:/Users/This PC/vivado_projects/nanoprocessor_4bit/Lab9.srcs/sim_1/new/Program_RAM_tb.vhd
Error: Write occurred without enable
Time: 150 ns  Iteration: 0  Process: /Program_RAM_tb/stim_proc  File: C:/Users/This PC/vivado_projects/nanoprocessor_4bit/Lab9.srcs/sim_1/new/Program_RAM_tb.vhd
Error: Write to address 3 failed
Time: 180 ns  Iteration: 0  Process: /Program_RAM_tb/stim_proc  File: C:/Users/This PC/vivado_projects/nanoprocessor_4bit/Lab9.srcs/sim_1/new/Program_RAM_tb.vhd
Error: Address 4 corrupted during write
Time: 190 ns  Iteration: 0  Process: /Program_RAM_tb/stim_proc  File: C:/Users/This PC/vivado_projects/nanoprocessor_4bit/Lab9.srcs/sim_1/new/Program_RAM_tb.vhd
Note: All tests completed
Time: 190 ns  Iteration: 0  Process: /Program_RAM_tb/stim_proc  File: C:/Users/This PC/vivado_projects/nanoprocessor_4bit/Lab9.srcs/sim_1/new/Program_RAM_tb.vhd
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Program_RAM_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
update_compile_order -fileset sources_1
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/This PC/vivado_projects/nanoprocessor_4bit/Lab9.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Program_RAM_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/This PC/vivado_projects/nanoprocessor_4bit/Lab9.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj Program_RAM_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/This PC/vivado_projects/nanoprocessor_4bit/Lab9.srcs/sources_1/new/REG_12bit.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity REG_12bit
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/This PC/vivado_projects/nanoprocessor_4bit/Lab9.sim/sim_1/behav/xsim'
Vivado Simulator 2018.1
Copyright 1986-1999, 2001-2017 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.1/bin/unwrapped/win64.o/xelab.exe -wto d2f71dcbced44a3e9031e8314e5ea86e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Program_RAM_tb_behav xil_defaultlib.Program_RAM_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling architecture behavioral of entity xil_defaultlib.Decoder_2_to_4 [decoder_2_to_4_default]
Compiling architecture behavioral of entity xil_defaultlib.Decoder_3_to_8 [decoder_3_to_8_default]
Compiling architecture behavioral of entity xil_defaultlib.MUX_8_to_1_12bit [mux_8_to_1_12bit_default]
Compiling architecture behavioral of entity xil_defaultlib.REG_12bit [reg_12bit_default]
Compiling architecture behavioral of entity xil_defaultlib.Program_RAM [program_ram_default]
Compiling architecture behavioral of entity xil_defaultlib.program_ram_tb
Built simulation snapshot Program_RAM_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/This PC/vivado_projects/nanoprocessor_4bit/Lab9.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Program_RAM_tb_behav -key {Behavioral:sim_1:Functional:Program_RAM_tb} -tclbatch {Program_RAM_tb.tcl} -view {{C:/Users/This PC/vivado_projects/nanoprocessor_4bit/Lab9.srcs/sim_1/imports/sim_1/Processor_4bit_tb_behav.wcfg}} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.1
Time resolution is 1 ps
open_wave_config {C:/Users/This PC/vivado_projects/nanoprocessor_4bit/Lab9.srcs/sim_1/imports/sim_1/Processor_4bit_tb_behav.wcfg}
source Program_RAM_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Error: Address 0 not reset properly
Time: 50 ns  Iteration: 0  Process: /Program_RAM_tb/stim_proc  File: C:/Users/This PC/vivado_projects/nanoprocessor_4bit/Lab9.srcs/sim_1/new/Program_RAM_tb.vhd
Error: Address 1 not reset properly
Time: 60 ns  Iteration: 0  Process: /Program_RAM_tb/stim_proc  File: C:/Users/This PC/vivado_projects/nanoprocessor_4bit/Lab9.srcs/sim_1/new/Program_RAM_tb.vhd
Error: Address 2 not reset properly
Time: 70 ns  Iteration: 0  Process: /Program_RAM_tb/stim_proc  File: C:/Users/This PC/vivado_projects/nanoprocessor_4bit/Lab9.srcs/sim_1/new/Program_RAM_tb.vhd
Error: Write to address 0 failed
Time: 100 ns  Iteration: 0  Process: /Program_RAM_tb/stim_proc  File: C:/Users/This PC/vivado_projects/nanoprocessor_4bit/Lab9.srcs/sim_1/new/Program_RAM_tb.vhd
Error: Address 1 changed unexpectedly
Time: 110 ns  Iteration: 0  Process: /Program_RAM_tb/stim_proc  File: C:/Users/This PC/vivado_projects/nanoprocessor_4bit/Lab9.srcs/sim_1/new/Program_RAM_tb.vhd
Error: Write to address 5 failed
Time: 140 ns  Iteration: 0  Process: /Program_RAM_tb/stim_proc  File: C:/Users/This PC/vivado_projects/nanoprocessor_4bit/Lab9.srcs/sim_1/new/Program_RAM_tb.vhd
Error: Write occurred without enable
Time: 150 ns  Iteration: 0  Process: /Program_RAM_tb/stim_proc  File: C:/Users/This PC/vivado_projects/nanoprocessor_4bit/Lab9.srcs/sim_1/new/Program_RAM_tb.vhd
Error: Write to address 3 failed
Time: 180 ns  Iteration: 0  Process: /Program_RAM_tb/stim_proc  File: C:/Users/This PC/vivado_projects/nanoprocessor_4bit/Lab9.srcs/sim_1/new/Program_RAM_tb.vhd
Error: Address 4 corrupted during write
Time: 190 ns  Iteration: 0  Process: /Program_RAM_tb/stim_proc  File: C:/Users/This PC/vivado_projects/nanoprocessor_4bit/Lab9.srcs/sim_1/new/Program_RAM_tb.vhd
Note: All tests completed
Time: 190 ns  Iteration: 0  Process: /Program_RAM_tb/stim_proc  File: C:/Users/This PC/vivado_projects/nanoprocessor_4bit/Lab9.srcs/sim_1/new/Program_RAM_tb.vhd
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Program_RAM_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/This PC/vivado_projects/nanoprocessor_4bit/Lab9.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Program_RAM_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/This PC/vivado_projects/nanoprocessor_4bit/Lab9.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj Program_RAM_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/This PC/vivado_projects/nanoprocessor_4bit/Lab9.srcs/sources_1/new/Program_RAM.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Program_RAM
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/This PC/vivado_projects/nanoprocessor_4bit/Lab9.sim/sim_1/behav/xsim'
Vivado Simulator 2018.1
Copyright 1986-1999, 2001-2017 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.1/bin/unwrapped/win64.o/xelab.exe -wto d2f71dcbced44a3e9031e8314e5ea86e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Program_RAM_tb_behav xil_defaultlib.Program_RAM_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling architecture behavioral of entity xil_defaultlib.Decoder_2_to_4 [decoder_2_to_4_default]
Compiling architecture behavioral of entity xil_defaultlib.Decoder_3_to_8 [decoder_3_to_8_default]
Compiling architecture behavioral of entity xil_defaultlib.MUX_8_to_1_12bit [mux_8_to_1_12bit_default]
Compiling architecture behavioral of entity xil_defaultlib.REG_12bit [reg_12bit_default]
Compiling architecture behavioral of entity xil_defaultlib.Program_RAM [program_ram_default]
Compiling architecture behavioral of entity xil_defaultlib.program_ram_tb
Built simulation snapshot Program_RAM_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/This PC/vivado_projects/nanoprocessor_4bit/Lab9.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Program_RAM_tb_behav -key {Behavioral:sim_1:Functional:Program_RAM_tb} -tclbatch {Program_RAM_tb.tcl} -view {{C:/Users/This PC/vivado_projects/nanoprocessor_4bit/Lab9.srcs/sim_1/imports/sim_1/Processor_4bit_tb_behav.wcfg}} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.1
Time resolution is 1 ps
open_wave_config {C:/Users/This PC/vivado_projects/nanoprocessor_4bit/Lab9.srcs/sim_1/imports/sim_1/Processor_4bit_tb_behav.wcfg}
source Program_RAM_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Error: Write to address 3 failed
Time: 180 ns  Iteration: 0  Process: /Program_RAM_tb/stim_proc  File: C:/Users/This PC/vivado_projects/nanoprocessor_4bit/Lab9.srcs/sim_1/new/Program_RAM_tb.vhd
Error: Address 4 corrupted during write
Time: 190 ns  Iteration: 0  Process: /Program_RAM_tb/stim_proc  File: C:/Users/This PC/vivado_projects/nanoprocessor_4bit/Lab9.srcs/sim_1/new/Program_RAM_tb.vhd
Note: All tests completed
Time: 190 ns  Iteration: 0  Process: /Program_RAM_tb/stim_proc  File: C:/Users/This PC/vivado_projects/nanoprocessor_4bit/Lab9.srcs/sim_1/new/Program_RAM_tb.vhd
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Program_RAM_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
set_property top Processor_4bit_tb [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
set_property top Processor_4bit [current_fileset]
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
current_sim simulation_3
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/This PC/vivado_projects/nanoprocessor_4bit/Lab9.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Processor_4bit_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/This PC/vivado_projects/nanoprocessor_4bit/Lab9.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj Processor_4bit_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/This PC/vivado_projects/nanoprocessor_4bit/Lab9.srcs/sources_1/new/Processor_4bit.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Processor_4bit
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/This PC/vivado_projects/nanoprocessor_4bit/Lab9.srcs/sim_1/new/Processor_4bit_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Processor_4bit_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/This PC/vivado_projects/nanoprocessor_4bit/Lab9.sim/sim_1/behav/xsim'
Vivado Simulator 2018.1
Copyright 1986-1999, 2001-2017 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.1/bin/unwrapped/win64.o/xelab.exe -wto d2f71dcbced44a3e9031e8314e5ea86e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Processor_4bit_tb_behav xil_defaultlib.Processor_4bit_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-664] expression has 12 elements ; expected 4 [C:/Users/This PC/vivado_projects/nanoprocessor_4bit/Lab9.srcs/sim_1/new/Processor_4bit_tb.vhd:60]
ERROR: [XSIM 43-3321] Static elaboration of top level VHDL design unit processor_4bit_tb in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/This PC/vivado_projects/nanoprocessor_4bit/Lab9.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/This PC/vivado_projects/nanoprocessor_4bit/Lab9.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/This PC/vivado_projects/nanoprocessor_4bit/Lab9.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Processor_4bit_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/This PC/vivado_projects/nanoprocessor_4bit/Lab9.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj Processor_4bit_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/This PC/vivado_projects/nanoprocessor_4bit/Lab9.srcs/sim_1/new/Processor_4bit_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Processor_4bit_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/This PC/vivado_projects/nanoprocessor_4bit/Lab9.sim/sim_1/behav/xsim'
Vivado Simulator 2018.1
Copyright 1986-1999, 2001-2017 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.1/bin/unwrapped/win64.o/xelab.exe -wto d2f71dcbced44a3e9031e8314e5ea86e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Processor_4bit_tb_behav xil_defaultlib.Processor_4bit_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.Slow_Clock [slow_clock_default]
Compiling architecture behavioral of entity xil_defaultlib.Decoder_2_to_4 [decoder_2_to_4_default]
Compiling architecture behavioral of entity xil_defaultlib.Decoder_3_to_8 [decoder_3_to_8_default]
Compiling architecture behavioral of entity xil_defaultlib.REG [reg_default]
Compiling architecture behavioral of entity xil_defaultlib.Register_Bank [register_bank_default]
Compiling architecture behavioral of entity xil_defaultlib.MUX_8_to_1_4bit [mux_8_to_1_4bit_default]
Compiling architecture behavioral of entity xil_defaultlib.AddSub_4bit [addsub_4bit_default]
Compiling architecture behavioral of entity xil_defaultlib.MUX_2_to_1_4bit [mux_2_to_1_4bit_default]
Compiling architecture behavioral of entity xil_defaultlib.Instruction_Decoder [instruction_decoder_default]
Compiling architecture behavioral of entity xil_defaultlib.Program_counter [program_counter_default]
Compiling architecture behavioral of entity xil_defaultlib.MUX_8_to_1_12bit [mux_8_to_1_12bit_default]
Compiling architecture behavioral of entity xil_defaultlib.REG_12bit [reg_12bit_default]
Compiling architecture behavioral of entity xil_defaultlib.Program_RAM [program_ram_default]
Compiling architecture behavioral of entity xil_defaultlib.ProgramROM [programrom_default]
Compiling architecture behavioral of entity xil_defaultlib.IO_System [io_system_default]
Compiling architecture behavioral of entity xil_defaultlib.Processor_4bit [processor_4bit_default]
Compiling architecture behavioral of entity xil_defaultlib.processor_4bit_tb
Built simulation snapshot Processor_4bit_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/This PC/vivado_projects/nanoprocessor_4bit/Lab9.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Processor_4bit_tb_behav -key {Behavioral:sim_1:Functional:Processor_4bit_tb} -tclbatch {Processor_4bit_tb.tcl} -view {{C:/Users/This PC/vivado_projects/nanoprocessor_4bit/Lab9.srcs/sim_1/imports/sim_1/Processor_4bit_tb_behav.wcfg}} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.1
Time resolution is 1 ps
open_wave_config {C:/Users/This PC/vivado_projects/nanoprocessor_4bit/Lab9.srcs/sim_1/imports/sim_1/Processor_4bit_tb_behav.wcfg}
WARNING: Simulation object /Program_RAM_tb/Address was not found in the design.
WARNING: Simulation object /Program_RAM_tb/Data_write was not found in the design.
WARNING: Simulation object /Program_RAM_tb/W_en was not found in the design.
WARNING: Simulation object /Program_RAM_tb/Clk was not found in the design.
WARNING: Simulation object /Program_RAM_tb/Res was not found in the design.
WARNING: Simulation object /Program_RAM_tb/Instruction was not found in the design.
WARNING: Simulation object /Program_RAM_tb/Clk_period was not found in the design.
WARNING: Simulation object /Program_RAM_tb/uut/REG_12bit_0/D was not found in the design.
WARNING: Simulation object /Program_RAM_tb/uut/REG_12bit_0/Res was not found in the design.
WARNING: Simulation object /Program_RAM_tb/uut/REG_12bit_0/En was not found in the design.
WARNING: Simulation object /Program_RAM_tb/uut/REG_12bit_0/Clk was not found in the design.
WARNING: Simulation object /Program_RAM_tb/uut/REG_12bit_0/Y was not found in the design.
WARNING: Simulation object /Program_RAM_tb/uut/REG_12bit_2/D was not found in the design.
WARNING: Simulation object /Program_RAM_tb/uut/REG_12bit_2/Res was not found in the design.
WARNING: Simulation object /Program_RAM_tb/uut/REG_12bit_2/En was not found in the design.
WARNING: Simulation object /Program_RAM_tb/uut/REG_12bit_2/Clk was not found in the design.
WARNING: Simulation object /Program_RAM_tb/uut/REG_12bit_2/Y was not found in the design.
source Processor_4bit_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Processor_4bit_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
current_wave_config {Processor_4bit_tb_behav.wcfg}
Processor_4bit_tb_behav.wcfg
add_wave {{/Processor_4bit_tb}} 
save_wave_config {C:/Users/This PC/vivado_projects/nanoprocessor_4bit/Lab9.srcs/sim_1/imports/sim_1/Processor_4bit_tb_behav.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/This PC/vivado_projects/nanoprocessor_4bit/Lab9.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Processor_4bit_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/This PC/vivado_projects/nanoprocessor_4bit/Lab9.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj Processor_4bit_tb_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/This PC/vivado_projects/nanoprocessor_4bit/Lab9.sim/sim_1/behav/xsim'
Vivado Simulator 2018.1
Copyright 1986-1999, 2001-2017 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.1/bin/unwrapped/win64.o/xelab.exe -wto d2f71dcbced44a3e9031e8314e5ea86e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Processor_4bit_tb_behav xil_defaultlib.Processor_4bit_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/This PC/vivado_projects/nanoprocessor_4bit/Lab9.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Processor_4bit_tb_behav -key {Behavioral:sim_1:Functional:Processor_4bit_tb} -tclbatch {Processor_4bit_tb.tcl} -view {{C:/Users/This PC/vivado_projects/nanoprocessor_4bit/Lab9.srcs/sim_1/imports/sim_1/Processor_4bit_tb_behav.wcfg}} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.1
Time resolution is 1 ps
open_wave_config {C:/Users/This PC/vivado_projects/nanoprocessor_4bit/Lab9.srcs/sim_1/imports/sim_1/Processor_4bit_tb_behav.wcfg}
source Processor_4bit_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Processor_4bit_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/This PC/vivado_projects/nanoprocessor_4bit/Lab9.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Processor_4bit_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/This PC/vivado_projects/nanoprocessor_4bit/Lab9.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj Processor_4bit_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/This PC/vivado_projects/nanoprocessor_4bit/Lab9.srcs/sources_1/new/Program_RAM.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Program_RAM
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/This PC/vivado_projects/nanoprocessor_4bit/Lab9.sim/sim_1/behav/xsim'
Vivado Simulator 2018.1
Copyright 1986-1999, 2001-2017 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.1/bin/unwrapped/win64.o/xelab.exe -wto d2f71dcbced44a3e9031e8314e5ea86e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Processor_4bit_tb_behav xil_defaultlib.Processor_4bit_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.Slow_Clock [slow_clock_default]
Compiling architecture behavioral of entity xil_defaultlib.Decoder_2_to_4 [decoder_2_to_4_default]
Compiling architecture behavioral of entity xil_defaultlib.Decoder_3_to_8 [decoder_3_to_8_default]
Compiling architecture behavioral of entity xil_defaultlib.REG [reg_default]
Compiling architecture behavioral of entity xil_defaultlib.Register_Bank [register_bank_default]
Compiling architecture behavioral of entity xil_defaultlib.MUX_8_to_1_4bit [mux_8_to_1_4bit_default]
Compiling architecture behavioral of entity xil_defaultlib.AddSub_4bit [addsub_4bit_default]
Compiling architecture behavioral of entity xil_defaultlib.MUX_2_to_1_4bit [mux_2_to_1_4bit_default]
Compiling architecture behavioral of entity xil_defaultlib.Instruction_Decoder [instruction_decoder_default]
Compiling architecture behavioral of entity xil_defaultlib.Program_counter [program_counter_default]
Compiling architecture behavioral of entity xil_defaultlib.MUX_8_to_1_12bit [mux_8_to_1_12bit_default]
Compiling architecture behavioral of entity xil_defaultlib.REG_12bit [reg_12bit_default]
Compiling architecture behavioral of entity xil_defaultlib.Program_RAM [program_ram_default]
Compiling architecture behavioral of entity xil_defaultlib.ProgramROM [programrom_default]
Compiling architecture behavioral of entity xil_defaultlib.IO_System [io_system_default]
Compiling architecture behavioral of entity xil_defaultlib.Processor_4bit [processor_4bit_default]
Compiling architecture behavioral of entity xil_defaultlib.processor_4bit_tb
Built simulation snapshot Processor_4bit_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/This PC/vivado_projects/nanoprocessor_4bit/Lab9.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Processor_4bit_tb_behav -key {Behavioral:sim_1:Functional:Processor_4bit_tb} -tclbatch {Processor_4bit_tb.tcl} -view {{C:/Users/This PC/vivado_projects/nanoprocessor_4bit/Lab9.srcs/sim_1/imports/sim_1/Processor_4bit_tb_behav.wcfg}} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.1
Time resolution is 1 ps
open_wave_config {C:/Users/This PC/vivado_projects/nanoprocessor_4bit/Lab9.srcs/sim_1/imports/sim_1/Processor_4bit_tb_behav.wcfg}
source Processor_4bit_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Processor_4bit_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
update_compile_order -fileset sources_1
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/This PC/vivado_projects/nanoprocessor_4bit/Lab9.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Processor_4bit_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/This PC/vivado_projects/nanoprocessor_4bit/Lab9.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj Processor_4bit_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/This PC/vivado_projects/nanoprocessor_4bit/Lab9.srcs/sources_1/new/Processor_4bit.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Processor_4bit
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/This PC/vivado_projects/nanoprocessor_4bit/Lab9.sim/sim_1/behav/xsim'
Vivado Simulator 2018.1
Copyright 1986-1999, 2001-2017 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.1/bin/unwrapped/win64.o/xelab.exe -wto d2f71dcbced44a3e9031e8314e5ea86e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Processor_4bit_tb_behav xil_defaultlib.Processor_4bit_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.Slow_Clock [slow_clock_default]
Compiling architecture behavioral of entity xil_defaultlib.Decoder_2_to_4 [decoder_2_to_4_default]
Compiling architecture behavioral of entity xil_defaultlib.Decoder_3_to_8 [decoder_3_to_8_default]
Compiling architecture behavioral of entity xil_defaultlib.REG [reg_default]
Compiling architecture behavioral of entity xil_defaultlib.Register_Bank [register_bank_default]
Compiling architecture behavioral of entity xil_defaultlib.MUX_8_to_1_4bit [mux_8_to_1_4bit_default]
Compiling architecture behavioral of entity xil_defaultlib.AddSub_4bit [addsub_4bit_default]
Compiling architecture behavioral of entity xil_defaultlib.MUX_2_to_1_4bit [mux_2_to_1_4bit_default]
Compiling architecture behavioral of entity xil_defaultlib.Instruction_Decoder [instruction_decoder_default]
Compiling architecture behavioral of entity xil_defaultlib.Program_counter [program_counter_default]
Compiling architecture behavioral of entity xil_defaultlib.MUX_8_to_1_12bit [mux_8_to_1_12bit_default]
Compiling architecture behavioral of entity xil_defaultlib.REG_12bit [reg_12bit_default]
Compiling architecture behavioral of entity xil_defaultlib.Program_RAM [program_ram_default]
Compiling architecture behavioral of entity xil_defaultlib.IO_System [io_system_default]
Compiling architecture behavioral of entity xil_defaultlib.Processor_4bit [processor_4bit_default]
Compiling architecture behavioral of entity xil_defaultlib.processor_4bit_tb
Built simulation snapshot Processor_4bit_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/This PC/vivado_projects/nanoprocessor_4bit/Lab9.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Processor_4bit_tb_behav -key {Behavioral:sim_1:Functional:Processor_4bit_tb} -tclbatch {Processor_4bit_tb.tcl} -view {{C:/Users/This PC/vivado_projects/nanoprocessor_4bit/Lab9.srcs/sim_1/imports/sim_1/Processor_4bit_tb_behav.wcfg}} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.1
Time resolution is 1 ps
open_wave_config {C:/Users/This PC/vivado_projects/nanoprocessor_4bit/Lab9.srcs/sim_1/imports/sim_1/Processor_4bit_tb_behav.wcfg}
source Processor_4bit_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Processor_4bit_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/This PC/vivado_projects/nanoprocessor_4bit/Lab9.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Processor_4bit_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/This PC/vivado_projects/nanoprocessor_4bit/Lab9.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj Processor_4bit_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/This PC/vivado_projects/nanoprocessor_4bit/Lab9.srcs/sources_1/new/Processor_4bit.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Processor_4bit
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/This PC/vivado_projects/nanoprocessor_4bit/Lab9.srcs/sources_1/new/Program_RAM.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Program_RAM
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/This PC/vivado_projects/nanoprocessor_4bit/Lab9.srcs/sources_1/new/REG_12bit.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity REG_12bit
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/This PC/vivado_projects/nanoprocessor_4bit/Lab9.sim/sim_1/behav/xsim'
Vivado Simulator 2018.1
Copyright 1986-1999, 2001-2017 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.1/bin/unwrapped/win64.o/xelab.exe -wto d2f71dcbced44a3e9031e8314e5ea86e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Processor_4bit_tb_behav xil_defaultlib.Processor_4bit_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.Slow_Clock [slow_clock_default]
Compiling architecture behavioral of entity xil_defaultlib.Decoder_2_to_4 [decoder_2_to_4_default]
Compiling architecture behavioral of entity xil_defaultlib.Decoder_3_to_8 [decoder_3_to_8_default]
Compiling architecture behavioral of entity xil_defaultlib.REG [reg_default]
Compiling architecture behavioral of entity xil_defaultlib.Register_Bank [register_bank_default]
Compiling architecture behavioral of entity xil_defaultlib.MUX_8_to_1_4bit [mux_8_to_1_4bit_default]
Compiling architecture behavioral of entity xil_defaultlib.AddSub_4bit [addsub_4bit_default]
Compiling architecture behavioral of entity xil_defaultlib.MUX_2_to_1_4bit [mux_2_to_1_4bit_default]
Compiling architecture behavioral of entity xil_defaultlib.Instruction_Decoder [instruction_decoder_default]
Compiling architecture behavioral of entity xil_defaultlib.Program_counter [program_counter_default]
Compiling architecture behavioral of entity xil_defaultlib.MUX_8_to_1_12bit [mux_8_to_1_12bit_default]
Compiling architecture behavioral of entity xil_defaultlib.REG_12bit [reg_12bit_default]
Compiling architecture behavioral of entity xil_defaultlib.Program_RAM [program_ram_default]
Compiling architecture behavioral of entity xil_defaultlib.IO_System [io_system_default]
Compiling architecture behavioral of entity xil_defaultlib.Processor_4bit [processor_4bit_default]
Compiling architecture behavioral of entity xil_defaultlib.processor_4bit_tb
Built simulation snapshot Processor_4bit_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/This PC/vivado_projects/nanoprocessor_4bit/Lab9.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Processor_4bit_tb_behav -key {Behavioral:sim_1:Functional:Processor_4bit_tb} -tclbatch {Processor_4bit_tb.tcl} -view {{C:/Users/This PC/vivado_projects/nanoprocessor_4bit/Lab9.srcs/sim_1/imports/sim_1/Processor_4bit_tb_behav.wcfg}} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.1
Time resolution is 1 ps
open_wave_config {C:/Users/This PC/vivado_projects/nanoprocessor_4bit/Lab9.srcs/sim_1/imports/sim_1/Processor_4bit_tb_behav.wcfg}
source Processor_4bit_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Processor_4bit_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/This PC/vivado_projects/nanoprocessor_4bit/Lab9.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Processor_4bit_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/This PC/vivado_projects/nanoprocessor_4bit/Lab9.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj Processor_4bit_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/This PC/vivado_projects/nanoprocessor_4bit/Lab9.srcs/sim_1/new/Processor_4bit_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Processor_4bit_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/This PC/vivado_projects/nanoprocessor_4bit/Lab9.sim/sim_1/behav/xsim'
Vivado Simulator 2018.1
Copyright 1986-1999, 2001-2017 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.1/bin/unwrapped/win64.o/xelab.exe -wto d2f71dcbced44a3e9031e8314e5ea86e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Processor_4bit_tb_behav xil_defaultlib.Processor_4bit_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.Slow_Clock [slow_clock_default]
Compiling architecture behavioral of entity xil_defaultlib.Decoder_2_to_4 [decoder_2_to_4_default]
Compiling architecture behavioral of entity xil_defaultlib.Decoder_3_to_8 [decoder_3_to_8_default]
Compiling architecture behavioral of entity xil_defaultlib.REG [reg_default]
Compiling architecture behavioral of entity xil_defaultlib.Register_Bank [register_bank_default]
Compiling architecture behavioral of entity xil_defaultlib.MUX_8_to_1_4bit [mux_8_to_1_4bit_default]
Compiling architecture behavioral of entity xil_defaultlib.AddSub_4bit [addsub_4bit_default]
Compiling architecture behavioral of entity xil_defaultlib.MUX_2_to_1_4bit [mux_2_to_1_4bit_default]
Compiling architecture behavioral of entity xil_defaultlib.Instruction_Decoder [instruction_decoder_default]
Compiling architecture behavioral of entity xil_defaultlib.Program_counter [program_counter_default]
Compiling architecture behavioral of entity xil_defaultlib.MUX_8_to_1_12bit [mux_8_to_1_12bit_default]
Compiling architecture behavioral of entity xil_defaultlib.REG_12bit [reg_12bit_default]
Compiling architecture behavioral of entity xil_defaultlib.Program_RAM [program_ram_default]
Compiling architecture behavioral of entity xil_defaultlib.IO_System [io_system_default]
Compiling architecture behavioral of entity xil_defaultlib.Processor_4bit [processor_4bit_default]
Compiling architecture behavioral of entity xil_defaultlib.processor_4bit_tb
Built simulation snapshot Processor_4bit_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/This PC/vivado_projects/nanoprocessor_4bit/Lab9.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Processor_4bit_tb_behav -key {Behavioral:sim_1:Functional:Processor_4bit_tb} -tclbatch {Processor_4bit_tb.tcl} -view {{C:/Users/This PC/vivado_projects/nanoprocessor_4bit/Lab9.srcs/sim_1/imports/sim_1/Processor_4bit_tb_behav.wcfg}} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.1
Time resolution is 1 ps
open_wave_config {C:/Users/This PC/vivado_projects/nanoprocessor_4bit/Lab9.srcs/sim_1/imports/sim_1/Processor_4bit_tb_behav.wcfg}
source Processor_4bit_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Processor_4bit_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/This PC/vivado_projects/nanoprocessor_4bit/Lab9.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Processor_4bit_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/This PC/vivado_projects/nanoprocessor_4bit/Lab9.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj Processor_4bit_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/This PC/vivado_projects/nanoprocessor_4bit/Lab9.srcs/sources_1/new/Processor_4bit.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Processor_4bit
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/This PC/vivado_projects/nanoprocessor_4bit/Lab9.srcs/sources_1/imports/new/Program_counter.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Program_counter
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/This PC/vivado_projects/nanoprocessor_4bit/Lab9.srcs/sim_1/new/Processor_4bit_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Processor_4bit_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/This PC/vivado_projects/nanoprocessor_4bit/Lab9.sim/sim_1/behav/xsim'
Vivado Simulator 2018.1
Copyright 1986-1999, 2001-2017 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.1/bin/unwrapped/win64.o/xelab.exe -wto d2f71dcbced44a3e9031e8314e5ea86e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Processor_4bit_tb_behav xil_defaultlib.Processor_4bit_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.Slow_Clock [slow_clock_default]
Compiling architecture behavioral of entity xil_defaultlib.Decoder_2_to_4 [decoder_2_to_4_default]
Compiling architecture behavioral of entity xil_defaultlib.Decoder_3_to_8 [decoder_3_to_8_default]
Compiling architecture behavioral of entity xil_defaultlib.REG [reg_default]
Compiling architecture behavioral of entity xil_defaultlib.Register_Bank [register_bank_default]
Compiling architecture behavioral of entity xil_defaultlib.MUX_8_to_1_4bit [mux_8_to_1_4bit_default]
Compiling architecture behavioral of entity xil_defaultlib.AddSub_4bit [addsub_4bit_default]
Compiling architecture behavioral of entity xil_defaultlib.MUX_2_to_1_4bit [mux_2_to_1_4bit_default]
Compiling architecture behavioral of entity xil_defaultlib.Instruction_Decoder [instruction_decoder_default]
Compiling architecture behavioral of entity xil_defaultlib.Program_counter [program_counter_default]
Compiling architecture behavioral of entity xil_defaultlib.MUX_8_to_1_12bit [mux_8_to_1_12bit_default]
Compiling architecture behavioral of entity xil_defaultlib.REG_12bit [reg_12bit_default]
Compiling architecture behavioral of entity xil_defaultlib.Program_RAM [program_ram_default]
Compiling architecture behavioral of entity xil_defaultlib.IO_System [io_system_default]
Compiling architecture behavioral of entity xil_defaultlib.Processor_4bit [processor_4bit_default]
Compiling architecture behavioral of entity xil_defaultlib.processor_4bit_tb
Built simulation snapshot Processor_4bit_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/This PC/vivado_projects/nanoprocessor_4bit/Lab9.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Processor_4bit_tb_behav -key {Behavioral:sim_1:Functional:Processor_4bit_tb} -tclbatch {Processor_4bit_tb.tcl} -view {{C:/Users/This PC/vivado_projects/nanoprocessor_4bit/Lab9.srcs/sim_1/imports/sim_1/Processor_4bit_tb_behav.wcfg}} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.1
Time resolution is 1 ps
open_wave_config {C:/Users/This PC/vivado_projects/nanoprocessor_4bit/Lab9.srcs/sim_1/imports/sim_1/Processor_4bit_tb_behav.wcfg}
WARNING: Simulation object /Processor_4bit_tb/Pause was not found in the design.
source Processor_4bit_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Processor_4bit_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/This PC/vivado_projects/nanoprocessor_4bit/Lab9.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Processor_4bit_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/This PC/vivado_projects/nanoprocessor_4bit/Lab9.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj Processor_4bit_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/This PC/vivado_projects/nanoprocessor_4bit/Lab9.srcs/sim_1/new/Processor_4bit_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Processor_4bit_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/This PC/vivado_projects/nanoprocessor_4bit/Lab9.sim/sim_1/behav/xsim'
Vivado Simulator 2018.1
Copyright 1986-1999, 2001-2017 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.1/bin/unwrapped/win64.o/xelab.exe -wto d2f71dcbced44a3e9031e8314e5ea86e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Processor_4bit_tb_behav xil_defaultlib.Processor_4bit_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.Slow_Clock [slow_clock_default]
Compiling architecture behavioral of entity xil_defaultlib.Decoder_2_to_4 [decoder_2_to_4_default]
Compiling architecture behavioral of entity xil_defaultlib.Decoder_3_to_8 [decoder_3_to_8_default]
Compiling architecture behavioral of entity xil_defaultlib.REG [reg_default]
Compiling architecture behavioral of entity xil_defaultlib.Register_Bank [register_bank_default]
Compiling architecture behavioral of entity xil_defaultlib.MUX_8_to_1_4bit [mux_8_to_1_4bit_default]
Compiling architecture behavioral of entity xil_defaultlib.AddSub_4bit [addsub_4bit_default]
Compiling architecture behavioral of entity xil_defaultlib.MUX_2_to_1_4bit [mux_2_to_1_4bit_default]
Compiling architecture behavioral of entity xil_defaultlib.Instruction_Decoder [instruction_decoder_default]
Compiling architecture behavioral of entity xil_defaultlib.Program_counter [program_counter_default]
Compiling architecture behavioral of entity xil_defaultlib.MUX_8_to_1_12bit [mux_8_to_1_12bit_default]
Compiling architecture behavioral of entity xil_defaultlib.REG_12bit [reg_12bit_default]
Compiling architecture behavioral of entity xil_defaultlib.Program_RAM [program_ram_default]
Compiling architecture behavioral of entity xil_defaultlib.IO_System [io_system_default]
Compiling architecture behavioral of entity xil_defaultlib.Processor_4bit [processor_4bit_default]
Compiling architecture behavioral of entity xil_defaultlib.processor_4bit_tb
Built simulation snapshot Processor_4bit_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/This PC/vivado_projects/nanoprocessor_4bit/Lab9.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Processor_4bit_tb_behav -key {Behavioral:sim_1:Functional:Processor_4bit_tb} -tclbatch {Processor_4bit_tb.tcl} -view {{C:/Users/This PC/vivado_projects/nanoprocessor_4bit/Lab9.srcs/sim_1/imports/sim_1/Processor_4bit_tb_behav.wcfg}} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.1
Time resolution is 1 ps
open_wave_config {C:/Users/This PC/vivado_projects/nanoprocessor_4bit/Lab9.srcs/sim_1/imports/sim_1/Processor_4bit_tb_behav.wcfg}
WARNING: Simulation object /Processor_4bit_tb/Pause was not found in the design.
source Processor_4bit_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Processor_4bit_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/This PC/vivado_projects/nanoprocessor_4bit/Lab9.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Processor_4bit_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/This PC/vivado_projects/nanoprocessor_4bit/Lab9.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj Processor_4bit_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/This PC/vivado_projects/nanoprocessor_4bit/Lab9.srcs/sim_1/new/Processor_4bit_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Processor_4bit_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/This PC/vivado_projects/nanoprocessor_4bit/Lab9.sim/sim_1/behav/xsim'
Vivado Simulator 2018.1
Copyright 1986-1999, 2001-2017 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.1/bin/unwrapped/win64.o/xelab.exe -wto d2f71dcbced44a3e9031e8314e5ea86e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Processor_4bit_tb_behav xil_defaultlib.Processor_4bit_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.Slow_Clock [slow_clock_default]
Compiling architecture behavioral of entity xil_defaultlib.Decoder_2_to_4 [decoder_2_to_4_default]
Compiling architecture behavioral of entity xil_defaultlib.Decoder_3_to_8 [decoder_3_to_8_default]
Compiling architecture behavioral of entity xil_defaultlib.REG [reg_default]
Compiling architecture behavioral of entity xil_defaultlib.Register_Bank [register_bank_default]
Compiling architecture behavioral of entity xil_defaultlib.MUX_8_to_1_4bit [mux_8_to_1_4bit_default]
Compiling architecture behavioral of entity xil_defaultlib.AddSub_4bit [addsub_4bit_default]
Compiling architecture behavioral of entity xil_defaultlib.MUX_2_to_1_4bit [mux_2_to_1_4bit_default]
Compiling architecture behavioral of entity xil_defaultlib.Instruction_Decoder [instruction_decoder_default]
Compiling architecture behavioral of entity xil_defaultlib.Program_counter [program_counter_default]
Compiling architecture behavioral of entity xil_defaultlib.MUX_8_to_1_12bit [mux_8_to_1_12bit_default]
Compiling architecture behavioral of entity xil_defaultlib.REG_12bit [reg_12bit_default]
Compiling architecture behavioral of entity xil_defaultlib.Program_RAM [program_ram_default]
Compiling architecture behavioral of entity xil_defaultlib.IO_System [io_system_default]
Compiling architecture behavioral of entity xil_defaultlib.Processor_4bit [processor_4bit_default]
Compiling architecture behavioral of entity xil_defaultlib.processor_4bit_tb
Built simulation snapshot Processor_4bit_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/This PC/vivado_projects/nanoprocessor_4bit/Lab9.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Processor_4bit_tb_behav -key {Behavioral:sim_1:Functional:Processor_4bit_tb} -tclbatch {Processor_4bit_tb.tcl} -view {{C:/Users/This PC/vivado_projects/nanoprocessor_4bit/Lab9.srcs/sim_1/imports/sim_1/Processor_4bit_tb_behav.wcfg}} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.1
Time resolution is 1 ps
open_wave_config {C:/Users/This PC/vivado_projects/nanoprocessor_4bit/Lab9.srcs/sim_1/imports/sim_1/Processor_4bit_tb_behav.wcfg}
WARNING: Simulation object /Processor_4bit_tb/Pause was not found in the design.
source Processor_4bit_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Processor_4bit_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/This PC/vivado_projects/nanoprocessor_4bit/Lab9.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Processor_4bit_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/This PC/vivado_projects/nanoprocessor_4bit/Lab9.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj Processor_4bit_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/This PC/vivado_projects/nanoprocessor_4bit/Lab9.srcs/sim_1/new/Processor_4bit_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Processor_4bit_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/This PC/vivado_projects/nanoprocessor_4bit/Lab9.sim/sim_1/behav/xsim'
Vivado Simulator 2018.1
Copyright 1986-1999, 2001-2017 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.1/bin/unwrapped/win64.o/xelab.exe -wto d2f71dcbced44a3e9031e8314e5ea86e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Processor_4bit_tb_behav xil_defaultlib.Processor_4bit_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.Slow_Clock [slow_clock_default]
Compiling architecture behavioral of entity xil_defaultlib.Decoder_2_to_4 [decoder_2_to_4_default]
Compiling architecture behavioral of entity xil_defaultlib.Decoder_3_to_8 [decoder_3_to_8_default]
Compiling architecture behavioral of entity xil_defaultlib.REG [reg_default]
Compiling architecture behavioral of entity xil_defaultlib.Register_Bank [register_bank_default]
Compiling architecture behavioral of entity xil_defaultlib.MUX_8_to_1_4bit [mux_8_to_1_4bit_default]
Compiling architecture behavioral of entity xil_defaultlib.AddSub_4bit [addsub_4bit_default]
Compiling architecture behavioral of entity xil_defaultlib.MUX_2_to_1_4bit [mux_2_to_1_4bit_default]
Compiling architecture behavioral of entity xil_defaultlib.Instruction_Decoder [instruction_decoder_default]
Compiling architecture behavioral of entity xil_defaultlib.Program_counter [program_counter_default]
Compiling architecture behavioral of entity xil_defaultlib.MUX_8_to_1_12bit [mux_8_to_1_12bit_default]
Compiling architecture behavioral of entity xil_defaultlib.REG_12bit [reg_12bit_default]
Compiling architecture behavioral of entity xil_defaultlib.Program_RAM [program_ram_default]
Compiling architecture behavioral of entity xil_defaultlib.IO_System [io_system_default]
Compiling architecture behavioral of entity xil_defaultlib.Processor_4bit [processor_4bit_default]
Compiling architecture behavioral of entity xil_defaultlib.processor_4bit_tb
Built simulation snapshot Processor_4bit_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/This PC/vivado_projects/nanoprocessor_4bit/Lab9.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Processor_4bit_tb_behav -key {Behavioral:sim_1:Functional:Processor_4bit_tb} -tclbatch {Processor_4bit_tb.tcl} -view {{C:/Users/This PC/vivado_projects/nanoprocessor_4bit/Lab9.srcs/sim_1/imports/sim_1/Processor_4bit_tb_behav.wcfg}} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.1
Time resolution is 1 ps
open_wave_config {C:/Users/This PC/vivado_projects/nanoprocessor_4bit/Lab9.srcs/sim_1/imports/sim_1/Processor_4bit_tb_behav.wcfg}
WARNING: Simulation object /Processor_4bit_tb/Pause was not found in the design.
source Processor_4bit_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Processor_4bit_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/This PC/vivado_projects/nanoprocessor_4bit/Lab9.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Processor_4bit_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/This PC/vivado_projects/nanoprocessor_4bit/Lab9.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj Processor_4bit_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/This PC/vivado_projects/nanoprocessor_4bit/Lab9.srcs/sim_1/new/Processor_4bit_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Processor_4bit_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/This PC/vivado_projects/nanoprocessor_4bit/Lab9.sim/sim_1/behav/xsim'
Vivado Simulator 2018.1
Copyright 1986-1999, 2001-2017 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.1/bin/unwrapped/win64.o/xelab.exe -wto d2f71dcbced44a3e9031e8314e5ea86e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Processor_4bit_tb_behav xil_defaultlib.Processor_4bit_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.Slow_Clock [slow_clock_default]
Compiling architecture behavioral of entity xil_defaultlib.Decoder_2_to_4 [decoder_2_to_4_default]
Compiling architecture behavioral of entity xil_defaultlib.Decoder_3_to_8 [decoder_3_to_8_default]
Compiling architecture behavioral of entity xil_defaultlib.REG [reg_default]
Compiling architecture behavioral of entity xil_defaultlib.Register_Bank [register_bank_default]
Compiling architecture behavioral of entity xil_defaultlib.MUX_8_to_1_4bit [mux_8_to_1_4bit_default]
Compiling architecture behavioral of entity xil_defaultlib.AddSub_4bit [addsub_4bit_default]
Compiling architecture behavioral of entity xil_defaultlib.MUX_2_to_1_4bit [mux_2_to_1_4bit_default]
Compiling architecture behavioral of entity xil_defaultlib.Instruction_Decoder [instruction_decoder_default]
Compiling architecture behavioral of entity xil_defaultlib.Program_counter [program_counter_default]
Compiling architecture behavioral of entity xil_defaultlib.MUX_8_to_1_12bit [mux_8_to_1_12bit_default]
Compiling architecture behavioral of entity xil_defaultlib.REG_12bit [reg_12bit_default]
Compiling architecture behavioral of entity xil_defaultlib.Program_RAM [program_ram_default]
Compiling architecture behavioral of entity xil_defaultlib.IO_System [io_system_default]
Compiling architecture behavioral of entity xil_defaultlib.Processor_4bit [processor_4bit_default]
Compiling architecture behavioral of entity xil_defaultlib.processor_4bit_tb
Built simulation snapshot Processor_4bit_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/This PC/vivado_projects/nanoprocessor_4bit/Lab9.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Processor_4bit_tb_behav -key {Behavioral:sim_1:Functional:Processor_4bit_tb} -tclbatch {Processor_4bit_tb.tcl} -view {{C:/Users/This PC/vivado_projects/nanoprocessor_4bit/Lab9.srcs/sim_1/imports/sim_1/Processor_4bit_tb_behav.wcfg}} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.1
Time resolution is 1 ps
open_wave_config {C:/Users/This PC/vivado_projects/nanoprocessor_4bit/Lab9.srcs/sim_1/imports/sim_1/Processor_4bit_tb_behav.wcfg}
WARNING: Simulation object /Processor_4bit_tb/Pause was not found in the design.
source Processor_4bit_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Processor_4bit_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
current_wave_config {Processor_4bit_tb_behav.wcfg*}
WARNING: [Wavedata 42-16] Error Unable to get wave configuration 'Processor_4bit_tb_behav.wcfg*'.
Processor_4bit_tb_behav.wcfg
add_wave {{/Processor_4bit_tb}} 
save_wave_config {C:/Users/This PC/vivado_projects/nanoprocessor_4bit/Lab9.srcs/sim_1/imports/sim_1/Processor_4bit_tb_behav.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/This PC/vivado_projects/nanoprocessor_4bit/Lab9.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Processor_4bit_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/This PC/vivado_projects/nanoprocessor_4bit/Lab9.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj Processor_4bit_tb_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/This PC/vivado_projects/nanoprocessor_4bit/Lab9.sim/sim_1/behav/xsim'
Vivado Simulator 2018.1
Copyright 1986-1999, 2001-2017 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.1/bin/unwrapped/win64.o/xelab.exe -wto d2f71dcbced44a3e9031e8314e5ea86e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Processor_4bit_tb_behav xil_defaultlib.Processor_4bit_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/This PC/vivado_projects/nanoprocessor_4bit/Lab9.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Processor_4bit_tb_behav -key {Behavioral:sim_1:Functional:Processor_4bit_tb} -tclbatch {Processor_4bit_tb.tcl} -view {{C:/Users/This PC/vivado_projects/nanoprocessor_4bit/Lab9.srcs/sim_1/imports/sim_1/Processor_4bit_tb_behav.wcfg}} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.1
Time resolution is 1 ps
open_wave_config {C:/Users/This PC/vivado_projects/nanoprocessor_4bit/Lab9.srcs/sim_1/imports/sim_1/Processor_4bit_tb_behav.wcfg}
source Processor_4bit_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Processor_4bit_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
current_wave_config {Processor_4bit_tb_behav.wcfg}
Processor_4bit_tb_behav.wcfg
add_wave {{/Processor_4bit_tb/uut/Program_counter_0/Address}} 
save_wave_config {C:/Users/This PC/vivado_projects/nanoprocessor_4bit/Lab9.srcs/sim_1/imports/sim_1/Processor_4bit_tb_behav.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/This PC/vivado_projects/nanoprocessor_4bit/Lab9.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Processor_4bit_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/This PC/vivado_projects/nanoprocessor_4bit/Lab9.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj Processor_4bit_tb_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/This PC/vivado_projects/nanoprocessor_4bit/Lab9.sim/sim_1/behav/xsim'
Vivado Simulator 2018.1
Copyright 1986-1999, 2001-2017 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.1/bin/unwrapped/win64.o/xelab.exe -wto d2f71dcbced44a3e9031e8314e5ea86e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Processor_4bit_tb_behav xil_defaultlib.Processor_4bit_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/This PC/vivado_projects/nanoprocessor_4bit/Lab9.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Processor_4bit_tb_behav -key {Behavioral:sim_1:Functional:Processor_4bit_tb} -tclbatch {Processor_4bit_tb.tcl} -view {{C:/Users/This PC/vivado_projects/nanoprocessor_4bit/Lab9.srcs/sim_1/imports/sim_1/Processor_4bit_tb_behav.wcfg}} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.1
Time resolution is 1 ps
open_wave_config {C:/Users/This PC/vivado_projects/nanoprocessor_4bit/Lab9.srcs/sim_1/imports/sim_1/Processor_4bit_tb_behav.wcfg}
source Processor_4bit_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Processor_4bit_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/This PC/vivado_projects/nanoprocessor_4bit/Lab9.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Processor_4bit_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/This PC/vivado_projects/nanoprocessor_4bit/Lab9.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj Processor_4bit_tb_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/This PC/vivado_projects/nanoprocessor_4bit/Lab9.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/This PC/vivado_projects/nanoprocessor_4bit/Lab9.sim/sim_1/behav/xsim'
Vivado Simulator 2018.1
Copyright 1986-1999, 2001-2017 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.1/bin/unwrapped/win64.o/xelab.exe -wto d2f71dcbced44a3e9031e8314e5ea86e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Processor_4bit_tb_behav xil_defaultlib.Processor_4bit_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2018.1
Time resolution is 1 ps
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/This PC/vivado_projects/nanoprocessor_4bit/Lab9.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Processor_4bit_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/This PC/vivado_projects/nanoprocessor_4bit/Lab9.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj Processor_4bit_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/This PC/vivado_projects/nanoprocessor_4bit/Lab9.srcs/sim_1/new/Processor_4bit_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Processor_4bit_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/This PC/vivado_projects/nanoprocessor_4bit/Lab9.sim/sim_1/behav/xsim'
Vivado Simulator 2018.1
Copyright 1986-1999, 2001-2017 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.1/bin/unwrapped/win64.o/xelab.exe -wto d2f71dcbced44a3e9031e8314e5ea86e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Processor_4bit_tb_behav xil_defaultlib.Processor_4bit_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.Slow_Clock [slow_clock_default]
Compiling architecture behavioral of entity xil_defaultlib.Decoder_2_to_4 [decoder_2_to_4_default]
Compiling architecture behavioral of entity xil_defaultlib.Decoder_3_to_8 [decoder_3_to_8_default]
Compiling architecture behavioral of entity xil_defaultlib.REG [reg_default]
Compiling architecture behavioral of entity xil_defaultlib.Register_Bank [register_bank_default]
Compiling architecture behavioral of entity xil_defaultlib.MUX_8_to_1_4bit [mux_8_to_1_4bit_default]
Compiling architecture behavioral of entity xil_defaultlib.AddSub_4bit [addsub_4bit_default]
Compiling architecture behavioral of entity xil_defaultlib.MUX_2_to_1_4bit [mux_2_to_1_4bit_default]
Compiling architecture behavioral of entity xil_defaultlib.Instruction_Decoder [instruction_decoder_default]
Compiling architecture behavioral of entity xil_defaultlib.Program_counter [program_counter_default]
Compiling architecture behavioral of entity xil_defaultlib.MUX_8_to_1_12bit [mux_8_to_1_12bit_default]
Compiling architecture behavioral of entity xil_defaultlib.REG_12bit [reg_12bit_default]
Compiling architecture behavioral of entity xil_defaultlib.Program_RAM [program_ram_default]
Compiling architecture behavioral of entity xil_defaultlib.IO_System [io_system_default]
Compiling architecture behavioral of entity xil_defaultlib.Processor_4bit [processor_4bit_default]
Compiling architecture behavioral of entity xil_defaultlib.processor_4bit_tb
Built simulation snapshot Processor_4bit_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/This PC/vivado_projects/nanoprocessor_4bit/Lab9.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Processor_4bit_tb_behav -key {Behavioral:sim_1:Functional:Processor_4bit_tb} -tclbatch {Processor_4bit_tb.tcl} -view {{C:/Users/This PC/vivado_projects/nanoprocessor_4bit/Lab9.srcs/sim_1/imports/sim_1/Processor_4bit_tb_behav.wcfg}} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.1
Time resolution is 1 ps
open_wave_config {C:/Users/This PC/vivado_projects/nanoprocessor_4bit/Lab9.srcs/sim_1/imports/sim_1/Processor_4bit_tb_behav.wcfg}
source Processor_4bit_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Processor_4bit_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
current_wave_config {Processor_4bit_tb_behav.wcfg}
Processor_4bit_tb_behav.wcfg
add_wave {{/Processor_4bit_tb/uut/Program_RAM_0/Decoder_3_to_8_0}} 
current_wave_config {Processor_4bit_tb_behav.wcfg*}
WARNING: [Wavedata 42-16] Error Unable to get wave configuration 'Processor_4bit_tb_behav.wcfg*'.
Processor_4bit_tb_behav.wcfg
add_wave {{/Processor_4bit_tb/uut/Program_RAM_0}} 
save_wave_config {C:/Users/This PC/vivado_projects/nanoprocessor_4bit/Lab9.srcs/sim_1/imports/sim_1/Processor_4bit_tb_behav.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/This PC/vivado_projects/nanoprocessor_4bit/Lab9.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Processor_4bit_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/This PC/vivado_projects/nanoprocessor_4bit/Lab9.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj Processor_4bit_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/This PC/vivado_projects/nanoprocessor_4bit/Lab9.srcs/sim_1/new/Processor_4bit_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Processor_4bit_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/This PC/vivado_projects/nanoprocessor_4bit/Lab9.sim/sim_1/behav/xsim'
Vivado Simulator 2018.1
Copyright 1986-1999, 2001-2017 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.1/bin/unwrapped/win64.o/xelab.exe -wto d2f71dcbced44a3e9031e8314e5ea86e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Processor_4bit_tb_behav xil_defaultlib.Processor_4bit_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.Slow_Clock [slow_clock_default]
Compiling architecture behavioral of entity xil_defaultlib.Decoder_2_to_4 [decoder_2_to_4_default]
Compiling architecture behavioral of entity xil_defaultlib.Decoder_3_to_8 [decoder_3_to_8_default]
Compiling architecture behavioral of entity xil_defaultlib.REG [reg_default]
Compiling architecture behavioral of entity xil_defaultlib.Register_Bank [register_bank_default]
Compiling architecture behavioral of entity xil_defaultlib.MUX_8_to_1_4bit [mux_8_to_1_4bit_default]
Compiling architecture behavioral of entity xil_defaultlib.AddSub_4bit [addsub_4bit_default]
Compiling architecture behavioral of entity xil_defaultlib.MUX_2_to_1_4bit [mux_2_to_1_4bit_default]
Compiling architecture behavioral of entity xil_defaultlib.Instruction_Decoder [instruction_decoder_default]
Compiling architecture behavioral of entity xil_defaultlib.Program_counter [program_counter_default]
Compiling architecture behavioral of entity xil_defaultlib.MUX_8_to_1_12bit [mux_8_to_1_12bit_default]
Compiling architecture behavioral of entity xil_defaultlib.REG_12bit [reg_12bit_default]
Compiling architecture behavioral of entity xil_defaultlib.Program_RAM [program_ram_default]
Compiling architecture behavioral of entity xil_defaultlib.IO_System [io_system_default]
Compiling architecture behavioral of entity xil_defaultlib.Processor_4bit [processor_4bit_default]
Compiling architecture behavioral of entity xil_defaultlib.processor_4bit_tb
Built simulation snapshot Processor_4bit_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/This PC/vivado_projects/nanoprocessor_4bit/Lab9.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Processor_4bit_tb_behav -key {Behavioral:sim_1:Functional:Processor_4bit_tb} -tclbatch {Processor_4bit_tb.tcl} -view {{C:/Users/This PC/vivado_projects/nanoprocessor_4bit/Lab9.srcs/sim_1/imports/sim_1/Processor_4bit_tb_behav.wcfg}} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.1
Time resolution is 1 ps
open_wave_config {C:/Users/This PC/vivado_projects/nanoprocessor_4bit/Lab9.srcs/sim_1/imports/sim_1/Processor_4bit_tb_behav.wcfg}
source Processor_4bit_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Processor_4bit_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/This PC/vivado_projects/nanoprocessor_4bit/Lab9.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Processor_4bit_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/This PC/vivado_projects/nanoprocessor_4bit/Lab9.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj Processor_4bit_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/This PC/vivado_projects/nanoprocessor_4bit/Lab9.srcs/sim_1/new/Processor_4bit_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Processor_4bit_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/This PC/vivado_projects/nanoprocessor_4bit/Lab9.sim/sim_1/behav/xsim'
Vivado Simulator 2018.1
Copyright 1986-1999, 2001-2017 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.1/bin/unwrapped/win64.o/xelab.exe -wto d2f71dcbced44a3e9031e8314e5ea86e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Processor_4bit_tb_behav xil_defaultlib.Processor_4bit_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.Slow_Clock [slow_clock_default]
Compiling architecture behavioral of entity xil_defaultlib.Decoder_2_to_4 [decoder_2_to_4_default]
Compiling architecture behavioral of entity xil_defaultlib.Decoder_3_to_8 [decoder_3_to_8_default]
Compiling architecture behavioral of entity xil_defaultlib.REG [reg_default]
Compiling architecture behavioral of entity xil_defaultlib.Register_Bank [register_bank_default]
Compiling architecture behavioral of entity xil_defaultlib.MUX_8_to_1_4bit [mux_8_to_1_4bit_default]
Compiling architecture behavioral of entity xil_defaultlib.AddSub_4bit [addsub_4bit_default]
Compiling architecture behavioral of entity xil_defaultlib.MUX_2_to_1_4bit [mux_2_to_1_4bit_default]
Compiling architecture behavioral of entity xil_defaultlib.Instruction_Decoder [instruction_decoder_default]
Compiling architecture behavioral of entity xil_defaultlib.Program_counter [program_counter_default]
Compiling architecture behavioral of entity xil_defaultlib.MUX_8_to_1_12bit [mux_8_to_1_12bit_default]
Compiling architecture behavioral of entity xil_defaultlib.REG_12bit [reg_12bit_default]
Compiling architecture behavioral of entity xil_defaultlib.Program_RAM [program_ram_default]
Compiling architecture behavioral of entity xil_defaultlib.IO_System [io_system_default]
Compiling architecture behavioral of entity xil_defaultlib.Processor_4bit [processor_4bit_default]
Compiling architecture behavioral of entity xil_defaultlib.processor_4bit_tb
Built simulation snapshot Processor_4bit_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/This PC/vivado_projects/nanoprocessor_4bit/Lab9.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Processor_4bit_tb_behav -key {Behavioral:sim_1:Functional:Processor_4bit_tb} -tclbatch {Processor_4bit_tb.tcl} -view {{C:/Users/This PC/vivado_projects/nanoprocessor_4bit/Lab9.srcs/sim_1/imports/sim_1/Processor_4bit_tb_behav.wcfg}} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.1
Time resolution is 1 ps
open_wave_config {C:/Users/This PC/vivado_projects/nanoprocessor_4bit/Lab9.srcs/sim_1/imports/sim_1/Processor_4bit_tb_behav.wcfg}
source Processor_4bit_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Processor_4bit_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/This PC/vivado_projects/nanoprocessor_4bit/Lab9.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Processor_4bit_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/This PC/vivado_projects/nanoprocessor_4bit/Lab9.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj Processor_4bit_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/This PC/vivado_projects/nanoprocessor_4bit/Lab9.srcs/sim_1/new/Processor_4bit_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Processor_4bit_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/This PC/vivado_projects/nanoprocessor_4bit/Lab9.sim/sim_1/behav/xsim'
Vivado Simulator 2018.1
Copyright 1986-1999, 2001-2017 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.1/bin/unwrapped/win64.o/xelab.exe -wto d2f71dcbced44a3e9031e8314e5ea86e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Processor_4bit_tb_behav xil_defaultlib.Processor_4bit_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.Slow_Clock [slow_clock_default]
Compiling architecture behavioral of entity xil_defaultlib.Decoder_2_to_4 [decoder_2_to_4_default]
Compiling architecture behavioral of entity xil_defaultlib.Decoder_3_to_8 [decoder_3_to_8_default]
Compiling architecture behavioral of entity xil_defaultlib.REG [reg_default]
Compiling architecture behavioral of entity xil_defaultlib.Register_Bank [register_bank_default]
Compiling architecture behavioral of entity xil_defaultlib.MUX_8_to_1_4bit [mux_8_to_1_4bit_default]
Compiling architecture behavioral of entity xil_defaultlib.AddSub_4bit [addsub_4bit_default]
Compiling architecture behavioral of entity xil_defaultlib.MUX_2_to_1_4bit [mux_2_to_1_4bit_default]
Compiling architecture behavioral of entity xil_defaultlib.Instruction_Decoder [instruction_decoder_default]
Compiling architecture behavioral of entity xil_defaultlib.Program_counter [program_counter_default]
Compiling architecture behavioral of entity xil_defaultlib.MUX_8_to_1_12bit [mux_8_to_1_12bit_default]
Compiling architecture behavioral of entity xil_defaultlib.REG_12bit [reg_12bit_default]
Compiling architecture behavioral of entity xil_defaultlib.Program_RAM [program_ram_default]
Compiling architecture behavioral of entity xil_defaultlib.IO_System [io_system_default]
Compiling architecture behavioral of entity xil_defaultlib.Processor_4bit [processor_4bit_default]
Compiling architecture behavioral of entity xil_defaultlib.processor_4bit_tb
Built simulation snapshot Processor_4bit_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/This PC/vivado_projects/nanoprocessor_4bit/Lab9.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Processor_4bit_tb_behav -key {Behavioral:sim_1:Functional:Processor_4bit_tb} -tclbatch {Processor_4bit_tb.tcl} -view {{C:/Users/This PC/vivado_projects/nanoprocessor_4bit/Lab9.srcs/sim_1/imports/sim_1/Processor_4bit_tb_behav.wcfg}} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.1
Time resolution is 1 ps
open_wave_config {C:/Users/This PC/vivado_projects/nanoprocessor_4bit/Lab9.srcs/sim_1/imports/sim_1/Processor_4bit_tb_behav.wcfg}
source Processor_4bit_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Processor_4bit_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/This PC/vivado_projects/nanoprocessor_4bit/Lab9.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Processor_4bit_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/This PC/vivado_projects/nanoprocessor_4bit/Lab9.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj Processor_4bit_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/This PC/vivado_projects/nanoprocessor_4bit/Lab9.srcs/sim_1/new/Processor_4bit_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Processor_4bit_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/This PC/vivado_projects/nanoprocessor_4bit/Lab9.sim/sim_1/behav/xsim'
Vivado Simulator 2018.1
Copyright 1986-1999, 2001-2017 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.1/bin/unwrapped/win64.o/xelab.exe -wto d2f71dcbced44a3e9031e8314e5ea86e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Processor_4bit_tb_behav xil_defaultlib.Processor_4bit_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.Slow_Clock [slow_clock_default]
Compiling architecture behavioral of entity xil_defaultlib.Decoder_2_to_4 [decoder_2_to_4_default]
Compiling architecture behavioral of entity xil_defaultlib.Decoder_3_to_8 [decoder_3_to_8_default]
Compiling architecture behavioral of entity xil_defaultlib.REG [reg_default]
Compiling architecture behavioral of entity xil_defaultlib.Register_Bank [register_bank_default]
Compiling architecture behavioral of entity xil_defaultlib.MUX_8_to_1_4bit [mux_8_to_1_4bit_default]
Compiling architecture behavioral of entity xil_defaultlib.AddSub_4bit [addsub_4bit_default]
Compiling architecture behavioral of entity xil_defaultlib.MUX_2_to_1_4bit [mux_2_to_1_4bit_default]
Compiling architecture behavioral of entity xil_defaultlib.Instruction_Decoder [instruction_decoder_default]
Compiling architecture behavioral of entity xil_defaultlib.Program_counter [program_counter_default]
Compiling architecture behavioral of entity xil_defaultlib.MUX_8_to_1_12bit [mux_8_to_1_12bit_default]
Compiling architecture behavioral of entity xil_defaultlib.REG_12bit [reg_12bit_default]
Compiling architecture behavioral of entity xil_defaultlib.Program_RAM [program_ram_default]
Compiling architecture behavioral of entity xil_defaultlib.IO_System [io_system_default]
Compiling architecture behavioral of entity xil_defaultlib.Processor_4bit [processor_4bit_default]
Compiling architecture behavioral of entity xil_defaultlib.processor_4bit_tb
Built simulation snapshot Processor_4bit_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/This PC/vivado_projects/nanoprocessor_4bit/Lab9.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Processor_4bit_tb_behav -key {Behavioral:sim_1:Functional:Processor_4bit_tb} -tclbatch {Processor_4bit_tb.tcl} -view {{C:/Users/This PC/vivado_projects/nanoprocessor_4bit/Lab9.srcs/sim_1/imports/sim_1/Processor_4bit_tb_behav.wcfg}} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.1
Time resolution is 1 ps
open_wave_config {C:/Users/This PC/vivado_projects/nanoprocessor_4bit/Lab9.srcs/sim_1/imports/sim_1/Processor_4bit_tb_behav.wcfg}
source Processor_4bit_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Processor_4bit_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/This PC/vivado_projects/nanoprocessor_4bit/Lab9.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Processor_4bit_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/This PC/vivado_projects/nanoprocessor_4bit/Lab9.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj Processor_4bit_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/This PC/vivado_projects/nanoprocessor_4bit/Lab9.srcs/sources_1/new/Processor_4bit.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Processor_4bit
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/This PC/vivado_projects/nanoprocessor_4bit/Lab9.sim/sim_1/behav/xsim'
Vivado Simulator 2018.1
Copyright 1986-1999, 2001-2017 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.1/bin/unwrapped/win64.o/xelab.exe -wto d2f71dcbced44a3e9031e8314e5ea86e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Processor_4bit_tb_behav xil_defaultlib.Processor_4bit_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-718] formal port <Data> does not exist in entity <Processor_4bit>.  Please compare the definition of block <Processor_4bit> to its component declaration and its instantion to detect the mismatch. [C:/Users/This PC/vivado_projects/nanoprocessor_4bit/Lab9.srcs/sim_1/new/Processor_4bit_tb.vhd:47]
ERROR: [XSIM 43-3321] Static elaboration of top level VHDL design unit processor_4bit_tb in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/This PC/vivado_projects/nanoprocessor_4bit/Lab9.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/This PC/vivado_projects/nanoprocessor_4bit/Lab9.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/This PC/vivado_projects/nanoprocessor_4bit/Lab9.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Processor_4bit_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/This PC/vivado_projects/nanoprocessor_4bit/Lab9.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj Processor_4bit_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/This PC/vivado_projects/nanoprocessor_4bit/Lab9.srcs/sim_1/new/Processor_4bit_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Processor_4bit_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/This PC/vivado_projects/nanoprocessor_4bit/Lab9.sim/sim_1/behav/xsim'
Vivado Simulator 2018.1
Copyright 1986-1999, 2001-2017 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.1/bin/unwrapped/win64.o/xelab.exe -wto d2f71dcbced44a3e9031e8314e5ea86e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Processor_4bit_tb_behav xil_defaultlib.Processor_4bit_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.Slow_Clock [slow_clock_default]
Compiling architecture behavioral of entity xil_defaultlib.Decoder_2_to_4 [decoder_2_to_4_default]
Compiling architecture behavioral of entity xil_defaultlib.Decoder_3_to_8 [decoder_3_to_8_default]
Compiling architecture behavioral of entity xil_defaultlib.REG [reg_default]
Compiling architecture behavioral of entity xil_defaultlib.Register_Bank [register_bank_default]
Compiling architecture behavioral of entity xil_defaultlib.MUX_8_to_1_4bit [mux_8_to_1_4bit_default]
Compiling architecture behavioral of entity xil_defaultlib.AddSub_4bit [addsub_4bit_default]
Compiling architecture behavioral of entity xil_defaultlib.MUX_2_to_1_4bit [mux_2_to_1_4bit_default]
Compiling architecture behavioral of entity xil_defaultlib.Instruction_Decoder [instruction_decoder_default]
Compiling architecture behavioral of entity xil_defaultlib.Program_counter [program_counter_default]
Compiling architecture behavioral of entity xil_defaultlib.MUX_8_to_1_12bit [mux_8_to_1_12bit_default]
Compiling architecture behavioral of entity xil_defaultlib.REG_12bit [reg_12bit_default]
Compiling architecture behavioral of entity xil_defaultlib.Program_RAM [program_ram_default]
Compiling architecture behavioral of entity xil_defaultlib.IO_System [io_system_default]
Compiling architecture behavioral of entity xil_defaultlib.Processor_4bit [processor_4bit_default]
Compiling architecture behavioral of entity xil_defaultlib.processor_4bit_tb
Built simulation snapshot Processor_4bit_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/This PC/vivado_projects/nanoprocessor_4bit/Lab9.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Processor_4bit_tb_behav -key {Behavioral:sim_1:Functional:Processor_4bit_tb} -tclbatch {Processor_4bit_tb.tcl} -view {{C:/Users/This PC/vivado_projects/nanoprocessor_4bit/Lab9.srcs/sim_1/imports/sim_1/Processor_4bit_tb_behav.wcfg}} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.1
Time resolution is 1 ps
open_wave_config {C:/Users/This PC/vivado_projects/nanoprocessor_4bit/Lab9.srcs/sim_1/imports/sim_1/Processor_4bit_tb_behav.wcfg}
WARNING: Simulation object /Processor_4bit_tb/Data was not found in the design.
source Processor_4bit_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Processor_4bit_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/This PC/vivado_projects/nanoprocessor_4bit/Lab9.runs/synth_1

launch_runs synth_1 -jobs 6
[Sat May 24 22:54:43 2025] Launched synth_1...
Run output will be captured here: C:/Users/This PC/vivado_projects/nanoprocessor_4bit/Lab9.runs/synth_1/runme.log
launch_runs impl_1 -jobs 6
[Sat May 24 22:55:33 2025] Launched impl_1...
Run output will be captured here: C:/Users/This PC/vivado_projects/nanoprocessor_4bit/Lab9.runs/impl_1/runme.log
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/This PC/vivado_projects/nanoprocessor_4bit/Lab9.runs/synth_1

launch_runs synth_1 -jobs 6
[Sat May 24 23:04:42 2025] Launched synth_1...
Run output will be captured here: C:/Users/This PC/vivado_projects/nanoprocessor_4bit/Lab9.runs/synth_1/runme.log
launch_runs impl_1 -jobs 6
[Sat May 24 23:06:32 2025] Launched impl_1...
Run output will be captured here: C:/Users/This PC/vivado_projects/nanoprocessor_4bit/Lab9.runs/impl_1/runme.log
open_run impl_1
INFO: [Netlist 29-17] Analyzing 45 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.1
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.044 . Memory (MB): peak = 2014.391 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.045 . Memory (MB): peak = 2014.391 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:24 ; elapsed = 00:00:20 . Memory (MB): peak = 2091.973 ; gain = 899.539
launch_runs impl_1 -to_step write_bitstream -jobs 6
[Sat May 24 23:08:47 2025] Launched impl_1...
Run output will be captured here: C:/Users/This PC/vivado_projects/nanoprocessor_4bit/Lab9.runs/impl_1/runme.log
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Sat May 24 23:09:59 2025...
