# ðŸ“˜ Documentation â€“ gf180-inkjet-driver

This directory contains **layout- and GDS-oriented design notes** for the  
**GF180-based inkjet printhead driver IC exploration**.

These documents focus on:

- ðŸ§± **Architecture definition**
- âš¡ **High-voltage device usage**
- ðŸ§­ **Layout-driven mixed-signal design**

with the explicit goal of supporting **manual GDS generation** using the  
**GF180MCU Open PDK**.

Rather than serving as a complete IC specification, these materials function as:

- ðŸ“ **Design rationale**
- ðŸ§¾ **Layout justification**
- ðŸ§ª **Recorded architectural limits discovered at the GDS level**

Both *successful structures* and *explicitly failed approaches* are preserved,
grounded in **what was physically drawable and verifiable in GDS**.

---

## ðŸ”— Links

| Language | GitHub Pages ðŸŒ | GitHub ðŸ’» |
|----------|----------------|-----------|
| ðŸ‡ºðŸ‡¸ English | [![GitHub Pages EN](https://img.shields.io/badge/GitHub%20Pages-English-brightgreen?logo=github)](https://samizo-aitl.github.io/gf180-inkjet-driver/docs/) | [![GitHub Repo EN](https://img.shields.io/badge/GitHub-English-blue?logo=github)](https://github.com/Samizo-AITL/gf180-inkjet-driver/tree/main/docs) |

---

## ðŸ—‚ Documentation Structure

This documentation is organized by **design phase and intent**:

- **architecture/** : frozen physical architectures
- **logs/** : execution records (*single source of truth*)
- **unit/** : HV_SW_UNIT design materials
- **rules/** : process and layout constraints
- **images/** : GDS screenshots and visual evidence

---

## ðŸ“’ Execution & Visual Logs (Ground Truth)

These links provide the **authoritative record** of what was actually
*executed, observed, and concluded* at the GDS level.

- ðŸ§¾ **RUNNING LOG â€” Single Source of Truth**  
  ðŸ‘‰ [RUNNING_LOG.md](https://samizo-aitl.github.io/gf180-inkjet-driver/docs/logs/30_runs/RUNNING_LOG.html)

- ðŸ–¼ **GDS Screenshot Index**  
  ðŸ‘‰ [GDS Images Index](https://samizo-aitl.github.io/gf180-inkjet-driver/docs/images/)

---

## ðŸ—º Layout Map (GDS-Oriented Overview)

> ðŸ“Œ **Mermaid Rendering Note**  
> This diagram is written in Mermaid syntax and renders correctly on GitHub.  
> GitHub Pages does not render Mermaid diagrams by default.
>
> ðŸ‘‰ View the rendered diagram on GitHub:  
> https://github.com/Samizo-AITL/gf180-inkjet-driver/blob/main/docs/index.md

```mermaid
flowchart LR
  A[docs/] --> B[architecture/]
  A --> C[logs/]
  A --> D[unit/]
  A --> E[rules/]
  A --> F[images/]

  B --> B1[ARCHITECTURE.md]
  B --> B2[ARRAY_ARCH_300DPI_V1.md]
  B --> B3[ARRAY_REFERENCE_ARTIFACT_300DPI_V1.md]

  C --> C1[RUNNING_LOG.md]

  D --> D1[HV_SW_UNIT_Definition.md]
  D --> D2[HV_SW_UNIT_Floorplan.md]
  D --> D3[HV_SW_UNIT_Layout_Checklist.md]

  E --> E1[DesignRules_HV.md]
  E --> E2[HV_SW_UNIT_400dpi_Pitch_Analysis.md]
```

---

## ðŸ§± Representative GDS Artifact

The image below shows a **representative HV switch unit GDS** generated during
this exploration.

It demonstrates:

- ðŸŸ© DNWELL enclosure  
- ðŸ” Continuous P+ guard ring  
- âš¡ Central HV device structure  
- ðŸ“ Explicit D / G / S / B pin exposure  

![HV_SW_UNIT â€“ DNWELL and Guard Ring GDS](https://samizo-aitl.github.io/gf180-inkjet-driver/docs/images/02_hv_sw_unit_gds.png)

---

## ðŸ§© Array Layout Evolution â€” 400 dpi Study

The following snapshots document the **stepwise evolution** of the HV_SW_UNIT
array toward **400 dpi pitch (63.5 Âµm)**.

Each image captures a concrete layout decision and marks the point where a
design assumption was **validated or rejected** at the GDS level.

---

### ðŸ”¹ Independent Unit Isolation (Baseline)

![HV_SW_UNIT Array â€“ Independent DNWELL and Guard Ring](https://samizo-aitl.github.io/gf180-inkjet-driver/docs/images/03_hv_unit_array_full_gds.png)

- DNWELL and guard ring isolated per unit  
- Guard ring outer boundary dominates pitch  
- âŒ **400 dpi clearly infeasible**

---

### ðŸ”¹ Column-wise Guard Ring Sharing

![HV_SW_UNIT Array â€“ Column-wise Guard Ring Sharing](https://samizo-aitl.github.io/gf180-inkjet-driver/docs/images/04_hv_sw_unit_array_gr_shared_FIXED_gds.png)

- Guard ring redundancy reduced  
- Partial pitch relief achieved  
- Unit-level remnants still interfere  

---

### ðŸ”¹ Guard-Ring-Clean Shared Array (Final Check)

![HV_SW_UNIT Array â€“ Guard Ring Clean Shared Configuration](https://samizo-aitl.github.io/gf180-inkjet-driver/docs/images/05_hv_sw_unit_array_gr_shared_clean_gds.png)

- Unit-level guard rings fully removed  
- Guard ring no longer dominant  
- âŒ DNWELL enclosure & spacing become decisive limiters  

---

## ðŸ“š Document Index (GDS-Oriented)

All documents are written with a **clear downstream GDS target**.

### ðŸ§± Architecture (Frozen)

- docs/architecture/ARCHITECTURE.md  
- docs/architecture/ARRAY_ARCH_300DPI_V1.md  
- docs/architecture/ARRAY_REFERENCE_ARTIFACT_300DPI_V1.md  

### âš¡ Unit-Level Design

- docs/unit/HV_SW_UNIT_Definition.md  
- docs/unit/HV_SW_UNIT_Floorplan.md  
- docs/unit/HV_SW_UNIT_LW_Proposal.md  
- docs/unit/HV_SW_UNIT_Layout_Checklist.md  
- docs/unit/HV_SW_UNIT_IV_Expectations.md  
- docs/unit/hv-devices.md  

### ðŸ“ Rules & Constraints

- docs/rules/DesignRules_HV.md  
- docs/rules/HV_SW_UNIT_400dpi_Pitch_Analysis.md  

---

## ðŸ§  Design Philosophy

This documentation prioritizes:

- ðŸ§± **Layout-first decision making**  
- ðŸ”¬ GDS-level understanding over schematic or RTL completeness  
- âœ‚ Minimal structures directly translatable into layout  
- ðŸ“ Explicit recording of **why certain approaches fail**  

The goal is not a finished inkjet driver IC, but the preservation of  
**design reasoning grounded in physical layout reality**.

---

## ðŸ“Š Status

- âœ… Automated digital flow feasibility evaluated  
- âœ… Manual HV device & unit layout completed  
- âœ… Array & guard-ring sharing studies completed  
- âŒ 400 dpi (63.5 Âµm) feasibility: **structurally infeasible under GF180 DNWELL rules**

---

## ðŸ§ª Why a 4Ã—2 NMOS-Based Array Was Chosen

Before fixing 300 dpi as the baseline, a **4Ã—2 NMOS-based HV switch array**
was selected as the **minimum feasibility checkpoint**.

Reasons:

- âš  **Worst-case isolation first**  
- ðŸŽ¯ **Avoid edge-dominated artifacts**  
- ðŸ” **Array-level repetition & sharing check**

Once **300 dpi** was confirmed under this worst-case condition,
it was promoted to the **baseline (golden) array**.

---

## âœ… 300 dpi Array â€” Final Outcome

A **300 dpi pitch (~85.0 Âµm)** was selected as the **minimum viable and
structurally consistent solution** under GF180MCU rules.

### Implemented Artifact

- ðŸ›  Generator  
  `layout/hv_nmos_gr/klayout/hv_sw_unit_array_gr_shared_300dpi.py`

- ðŸ“¦ Generated GDS  
  `layout/hv_nmos_gr/gds/hv_sw_unit_array_gr_shared_300dpi.gds`

- ðŸ“ Pitch  
  85.0 Âµm (300 dpi, margin included)

- ðŸ” Guard Ring Strategy  
  Column-wise shared P+ guard ring, unit-level removed

- âœ… Status  
  Verified in KLayout

![HV_SW_UNIT Array â€“ 300 dpi Guard-Ring-Shared Implementation](https://samizo-aitl.github.io/gf180-inkjet-driver/docs/images/06_hv_sw_unit_array_gr_shared_300dpi.png)

---

## ðŸ”Œ HV Inverter 1ch Unit (300 dpi) â€” WIP

A **1-channel HV CMOS inverter basic cell** intended for
**300 dpi inkjet driver arrays**.

> Status: **INCOMPLETE / UNDER DEFINITION**  
> This is a physically grounded baseline, not a tapeout-ready macro.

### Evidence (GDS)

![HV Inverter 1ch Layout](https://samizo-aitl.github.io/gf180-inkjet-driver/docs/images/15_hv_inv_1ch_260119.png)

**Figure â€” HV Inverter 1ch basic cell @300 dpi**  
This GDS snapshot is the **single source of truth** for the statements below.

### Fixed Rules
- **Cell center = VOUT trunk**
- Horizontal tiling at **300 dpi** without cumulative offset
- HV intent expressed by **gate offset + drain-side drift**, not cell shift

### Shown Layers (Conceptual)
dnwell / nwell / pwell / n+ / p+ / poly / contact / metal1 / bbox

### Known Missing (Intentional)
- Not DRC/LVS ready
- VIN routing undefined
- Guard ring & power strategy handled at top/array level

### Docs
- Unit: `docs/unit/hv_inv_1ch/README.md`

---

## âš  Disclaimer

This documentation is provided **for educational and exploratory purposes only**.

No guarantees are made regarding manufacturability, electrical performance,
reliability, or suitability for any commercial application.

