Analysis & Synthesis report for MIPS
Wed Jan 18 20:27:46 2017
Quartus II 64-Bit Version 15.0.0 Build 145 04/22/2015 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis IP Cores Summary
 10. User-Specified and Inferred Latches
 11. Registers Removed During Synthesis
 12. Removed Registers Triggering Further Register Optimizations
 13. General Register Statistics
 14. Multiplexer Restructuring Statistics (Restructuring Performed)
 15. Source assignments for memData:memD|altsyncram:altsyncram_component|altsyncram_9fj1:auto_generated
 16. Parameter Settings for User Entity Instance: PC:PC1
 17. Parameter Settings for User Entity Instance: mux2to1:mux_IN_PC
 18. Parameter Settings for User Entity Instance: addSub:PCP4
 19. Parameter Settings for User Entity Instance: memInst2:memI
 20. Parameter Settings for User Entity Instance: flipflop:PIPE1
 21. Parameter Settings for User Entity Instance: controller:controle|comparador:igualitario|flipflop:Flip1
 22. Parameter Settings for User Entity Instance: controller:controle|comparador:igualitario|flipflop:Flip2
 23. Parameter Settings for User Entity Instance: regBank:registradores|reg:\G2:0:regb
 24. Parameter Settings for User Entity Instance: regBank:registradores|reg:\G2:1:regb
 25. Parameter Settings for User Entity Instance: regBank:registradores|reg:\G2:2:regb
 26. Parameter Settings for User Entity Instance: regBank:registradores|reg:\G2:3:regb
 27. Parameter Settings for User Entity Instance: regBank:registradores|reg:\G2:4:regb
 28. Parameter Settings for User Entity Instance: regBank:registradores|reg:\G2:5:regb
 29. Parameter Settings for User Entity Instance: regBank:registradores|reg:\G2:6:regb
 30. Parameter Settings for User Entity Instance: regBank:registradores|reg:\G2:7:regb
 31. Parameter Settings for User Entity Instance: regBank:registradores|reg:\G2:8:regb
 32. Parameter Settings for User Entity Instance: regBank:registradores|reg:\G2:9:regb
 33. Parameter Settings for User Entity Instance: regBank:registradores|reg:\G2:10:regb
 34. Parameter Settings for User Entity Instance: regBank:registradores|reg:\G2:11:regb
 35. Parameter Settings for User Entity Instance: regBank:registradores|reg:\G2:12:regb
 36. Parameter Settings for User Entity Instance: regBank:registradores|reg:\G2:13:regb
 37. Parameter Settings for User Entity Instance: regBank:registradores|reg:\G2:14:regb
 38. Parameter Settings for User Entity Instance: regBank:registradores|reg:\G2:15:regb
 39. Parameter Settings for User Entity Instance: regBank:registradores|reg:\G2:16:regb
 40. Parameter Settings for User Entity Instance: regBank:registradores|reg:\G2:17:regb
 41. Parameter Settings for User Entity Instance: regBank:registradores|reg:\G2:18:regb
 42. Parameter Settings for User Entity Instance: regBank:registradores|reg:\G2:19:regb
 43. Parameter Settings for User Entity Instance: regBank:registradores|reg:\G2:20:regb
 44. Parameter Settings for User Entity Instance: regBank:registradores|reg:\G2:21:regb
 45. Parameter Settings for User Entity Instance: regBank:registradores|reg:\G2:22:regb
 46. Parameter Settings for User Entity Instance: regBank:registradores|reg:\G2:23:regb
 47. Parameter Settings for User Entity Instance: regBank:registradores|reg:\G2:24:regb
 48. Parameter Settings for User Entity Instance: regBank:registradores|reg:\G2:25:regb
 49. Parameter Settings for User Entity Instance: regBank:registradores|reg:\G2:26:regb
 50. Parameter Settings for User Entity Instance: regBank:registradores|reg:\G2:27:regb
 51. Parameter Settings for User Entity Instance: regBank:registradores|reg:\G2:28:regb
 52. Parameter Settings for User Entity Instance: regBank:registradores|reg:\G2:29:regb
 53. Parameter Settings for User Entity Instance: regBank:registradores|reg:\G2:30:regb
 54. Parameter Settings for User Entity Instance: regBank:registradores|reg:\G2:31:regb
 55. Parameter Settings for User Entity Instance: flipflop:PIPE2
 56. Parameter Settings for User Entity Instance: flipflop:PIPEAUX
 57. Parameter Settings for User Entity Instance: addSub:inPC
 58. Parameter Settings for User Entity Instance: mux4to1:mux_IN_ULA_4_1
 59. Parameter Settings for User Entity Instance: mux4to1:mux_IN_ULA_4_2
 60. Parameter Settings for User Entity Instance: mux2to1:muxEscReg
 61. Parameter Settings for User Entity Instance: flipflop:PIPE3
 62. Parameter Settings for User Entity Instance: memData:memD|altsyncram:altsyncram_component
 63. Parameter Settings for User Entity Instance: flipflop:PIPE4
 64. Parameter Settings for User Entity Instance: mux2to1:muxEscReg2
 65. altsyncram Parameter Settings by Entity Instance
 66. Port Connectivity Checks: "flipflop:PIPE3"
 67. Port Connectivity Checks: "mux4to1:mux_IN_ULA_4_2"
 68. Port Connectivity Checks: "mux4to1:mux_IN_ULA_4_1"
 69. Port Connectivity Checks: "addSub:inPC"
 70. Port Connectivity Checks: "flipflop:PIPE2"
 71. Port Connectivity Checks: "memInst2:memI"
 72. Port Connectivity Checks: "addSub:PCP4"
 73. Post-Synthesis Netlist Statistics for Top Partition
 74. Elapsed Time Per Partition
 75. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2015 Altera Corporation. All rights reserved.
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, the Altera Quartus II License Agreement,
the Altera MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Altera and sold by Altera or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                 ;
+---------------------------------+--------------------------------------------+
; Analysis & Synthesis Status     ; Successful - Wed Jan 18 20:27:46 2017      ;
; Quartus II 64-Bit Version       ; 15.0.0 Build 145 04/22/2015 SJ Web Edition ;
; Revision Name                   ; MIPS                                       ;
; Top-level Entity Name           ; MIPS                                       ;
; Family                          ; Cyclone V                                  ;
; Logic utilization (in ALMs)     ; N/A                                        ;
; Total registers                 ; 537                                        ;
; Total pins                      ; 34                                         ;
; Total virtual pins              ; 0                                          ;
; Total block memory bits         ; 32,768                                     ;
; Total DSP Blocks                ; 0                                          ;
; Total HSSI RX PCSs              ; 0                                          ;
; Total HSSI PMA RX Deserializers ; 0                                          ;
; Total HSSI TX PCSs              ; 0                                          ;
; Total HSSI PMA TX Serializers   ; 0                                          ;
; Total PLLs                      ; 0                                          ;
; Total DLLs                      ; 0                                          ;
+---------------------------------+--------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                             ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CGXFC7C7F23C8     ;                    ;
; Top-level entity name                                                           ; MIPS               ; MIPS               ;
; Family name                                                                     ; Cyclone V          ; Cyclone V          ;
; Use smart compilation                                                           ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation      ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                       ; Off                ; Off                ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; PowerPlay Power Optimization During Synthesis                                   ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Synthesis Seed                                                                  ; 1                  ; 1                  ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 2      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                          ;
+----------------------------------+-----------------+----------------------------------+-------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                        ; File Name with Absolute Path                                                  ; Library ;
+----------------------------------+-----------------+----------------------------------+-------------------------------------------------------------------------------+---------+
; memInst2.vhd                     ; yes             ; User VHDL File                   ; /home/lucas/Downloads/Mips fisico/MIPS/memInst2.vhd                           ;         ;
; mux32to1.vhd                     ; yes             ; User VHDL File                   ; /home/lucas/Downloads/Mips fisico/MIPS/mux32to1.vhd                           ;         ;
; dec5p1.vhd                       ; yes             ; User VHDL File                   ; /home/lucas/Downloads/Mips fisico/MIPS/dec5p1.vhd                             ;         ;
; array32.vhd                      ; yes             ; User VHDL File                   ; /home/lucas/Downloads/Mips fisico/MIPS/array32.vhd                            ;         ;
; reg.vhd                          ; yes             ; User VHDL File                   ; /home/lucas/Downloads/Mips fisico/MIPS/reg.vhd                                ;         ;
; addSub.vhd                       ; yes             ; User VHDL File                   ; /home/lucas/Downloads/Mips fisico/MIPS/addSub.vhd                             ;         ;
; mux2to1.vhd                      ; yes             ; User VHDL File                   ; /home/lucas/Downloads/Mips fisico/MIPS/mux2to1.vhd                            ;         ;
; PC.vhd                           ; yes             ; User VHDL File                   ; /home/lucas/Downloads/Mips fisico/MIPS/PC.vhd                                 ;         ;
; regBank.vhd                      ; yes             ; User VHDL File                   ; /home/lucas/Downloads/Mips fisico/MIPS/regBank.vhd                            ;         ;
; signalExtensor.vhd               ; yes             ; User VHDL File                   ; /home/lucas/Downloads/Mips fisico/MIPS/signalExtensor.vhd                     ;         ;
; controller.vhd                   ; yes             ; User VHDL File                   ; /home/lucas/Downloads/Mips fisico/MIPS/controller.vhd                         ;         ;
; flipflop.vhd                     ; yes             ; User VHDL File                   ; /home/lucas/Downloads/Mips fisico/MIPS/flipflop.vhd                           ;         ;
; ULA.vhd                          ; yes             ; User VHDL File                   ; /home/lucas/Downloads/Mips fisico/MIPS/ULA.vhd                                ;         ;
; opULA.vhd                        ; yes             ; User VHDL File                   ; /home/lucas/Downloads/Mips fisico/MIPS/opULA.vhd                              ;         ;
; MIPS.vhd                         ; yes             ; User VHDL File                   ; /home/lucas/Downloads/Mips fisico/MIPS/MIPS.vhd                               ;         ;
; memData.mif                      ; yes             ; User Memory Initialization File  ; /home/lucas/Downloads/Mips fisico/MIPS/memData.mif                            ;         ;
; memData.vhd                      ; yes             ; User Wizard-Generated File       ; /home/lucas/Downloads/Mips fisico/MIPS/memData.vhd                            ;         ;
; mux4to1.vhd                      ; yes             ; User VHDL File                   ; /home/lucas/Downloads/Mips fisico/MIPS/mux4to1.vhd                            ;         ;
; comparador.vhd                   ; yes             ; User VHDL File                   ; /home/lucas/Downloads/Mips fisico/MIPS/comparador.vhd                         ;         ;
; geradordesinais.vhd              ; yes             ; User VHDL File                   ; /home/lucas/Downloads/Mips fisico/MIPS/geradordesinais.vhd                    ;         ;
; altsyncram.tdf                   ; yes             ; Megafunction                     ; /home/lucas/altera/15.0/quartus/libraries/megafunctions/altsyncram.tdf        ;         ;
; stratix_ram_block.inc            ; yes             ; Megafunction                     ; /home/lucas/altera/15.0/quartus/libraries/megafunctions/stratix_ram_block.inc ;         ;
; lpm_mux.inc                      ; yes             ; Megafunction                     ; /home/lucas/altera/15.0/quartus/libraries/megafunctions/lpm_mux.inc           ;         ;
; lpm_decode.inc                   ; yes             ; Megafunction                     ; /home/lucas/altera/15.0/quartus/libraries/megafunctions/lpm_decode.inc        ;         ;
; aglobal150.inc                   ; yes             ; Megafunction                     ; /home/lucas/altera/15.0/quartus/libraries/megafunctions/aglobal150.inc        ;         ;
; a_rdenreg.inc                    ; yes             ; Megafunction                     ; /home/lucas/altera/15.0/quartus/libraries/megafunctions/a_rdenreg.inc         ;         ;
; altrom.inc                       ; yes             ; Megafunction                     ; /home/lucas/altera/15.0/quartus/libraries/megafunctions/altrom.inc            ;         ;
; altram.inc                       ; yes             ; Megafunction                     ; /home/lucas/altera/15.0/quartus/libraries/megafunctions/altram.inc            ;         ;
; altdpram.inc                     ; yes             ; Megafunction                     ; /home/lucas/altera/15.0/quartus/libraries/megafunctions/altdpram.inc          ;         ;
; db/altsyncram_9fj1.tdf           ; yes             ; Auto-Generated Megafunction      ; /home/lucas/Downloads/Mips fisico/MIPS/db/altsyncram_9fj1.tdf                 ;         ;
+----------------------------------+-----------------+----------------------------------+-------------------------------------------------------------------------------+---------+


+---------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary             ;
+---------------------------------------------+-----------+
; Resource                                    ; Usage     ;
+---------------------------------------------+-----------+
; Estimate of Logic utilization (ALMs needed) ; 732       ;
;                                             ;           ;
; Combinational ALUT usage for logic          ; 955       ;
;     -- 7 input functions                    ; 12        ;
;     -- 6 input functions                    ; 423       ;
;     -- 5 input functions                    ; 211       ;
;     -- 4 input functions                    ; 89        ;
;     -- <=3 input functions                  ; 220       ;
;                                             ;           ;
; Dedicated logic registers                   ; 537       ;
;                                             ;           ;
; I/O pins                                    ; 34        ;
; Total MLAB memory bits                      ; 0         ;
; Total block memory bits                     ; 32768     ;
;                                             ;           ;
; Total DSP Blocks                            ; 0         ;
;                                             ;           ;
; Maximum fan-out node                        ; clk~input ;
; Maximum fan-out                             ; 569       ;
; Total fan-out                               ; 7060      ;
; Average fan-out                             ; 4.43      ;
+---------------------------------------------+-----------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                    ;
+-------------------------------------------+-------------------+--------------+-------------------+------------+------+--------------+-----------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                ; LC Combinationals ; LC Registers ; Block Memory Bits ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name                                                               ; Library Name ;
+-------------------------------------------+-------------------+--------------+-------------------+------------+------+--------------+-----------------------------------------------------------------------------------+--------------+
; |MIPS                                     ; 955 (166)         ; 537 (0)      ; 32768             ; 0          ; 34   ; 0            ; |MIPS                                                                             ; work         ;
;    |PC:PC1|                               ; 0 (0)             ; 10 (10)      ; 0                 ; 0          ; 0    ; 0            ; |MIPS|PC:PC1                                                                      ; work         ;
;    |ULA:ULA1|                             ; 522 (522)         ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |MIPS|ULA:ULA1                                                                    ; work         ;
;    |addSub:PCP4|                          ; 10 (10)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |MIPS|addSub:PCP4                                                                 ; work         ;
;    |addSub:inPC|                          ; 10 (10)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |MIPS|addSub:inPC                                                                 ; work         ;
;    |controller:controle|                  ; 21 (5)            ; 4 (0)        ; 0                 ; 0          ; 0    ; 0            ; |MIPS|controller:controle                                                         ; work         ;
;       |comparador:igualitario|            ; 5 (5)             ; 4 (0)        ; 0                 ; 0          ; 0    ; 0            ; |MIPS|controller:controle|comparador:igualitario                                  ; work         ;
;          |flipflop:Flip1|                 ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |MIPS|controller:controle|comparador:igualitario|flipflop:Flip1                   ; work         ;
;          |flipflop:Flip2|                 ; 0 (0)             ; 3 (3)        ; 0                 ; 0          ; 0    ; 0            ; |MIPS|controller:controle|comparador:igualitario|flipflop:Flip2                   ; work         ;
;       |geradordesinais:gerador|           ; 11 (11)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |MIPS|controller:controle|geradordesinais:gerador                                 ; work         ;
;    |flipflop:PIPE1|                       ; 0 (0)             ; 23 (23)      ; 0                 ; 0          ; 0    ; 0            ; |MIPS|flipflop:PIPE1                                                              ; work         ;
;    |flipflop:PIPE2|                       ; 0 (0)             ; 87 (87)      ; 0                 ; 0          ; 0    ; 0            ; |MIPS|flipflop:PIPE2                                                              ; work         ;
;    |flipflop:PIPE3|                       ; 0 (0)             ; 83 (83)      ; 0                 ; 0          ; 0    ; 0            ; |MIPS|flipflop:PIPE3                                                              ; work         ;
;    |flipflop:PIPE4|                       ; 0 (0)             ; 70 (70)      ; 0                 ; 0          ; 0    ; 0            ; |MIPS|flipflop:PIPE4                                                              ; work         ;
;    |flipflop:PIPEAUX|                     ; 0 (0)             ; 4 (4)        ; 0                 ; 0          ; 0    ; 0            ; |MIPS|flipflop:PIPEAUX                                                            ; work         ;
;    |memData:memD|                         ; 0 (0)             ; 0 (0)        ; 32768             ; 0          ; 0    ; 0            ; |MIPS|memData:memD                                                                ; work         ;
;       |altsyncram:altsyncram_component|   ; 0 (0)             ; 0 (0)        ; 32768             ; 0          ; 0    ; 0            ; |MIPS|memData:memD|altsyncram:altsyncram_component                                ; work         ;
;          |altsyncram_9fj1:auto_generated| ; 0 (0)             ; 0 (0)        ; 32768             ; 0          ; 0    ; 0            ; |MIPS|memData:memD|altsyncram:altsyncram_component|altsyncram_9fj1:auto_generated ; work         ;
;    |memInst2:memI|                        ; 15 (15)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |MIPS|memInst2:memI                                                               ; work         ;
;    |mux2to1:muxEscReg2|                   ; 32 (32)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |MIPS|mux2to1:muxEscReg2                                                          ; work         ;
;    |mux2to1:muxEscReg|                    ; 4 (4)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |MIPS|mux2to1:muxEscReg                                                           ; work         ;
;    |mux4to1:mux_IN_ULA_4_1|               ; 32 (32)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |MIPS|mux4to1:mux_IN_ULA_4_1                                                      ; work         ;
;    |mux4to1:mux_IN_ULA_4_2|               ; 32 (32)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |MIPS|mux4to1:mux_IN_ULA_4_2                                                      ; work         ;
;    |opULA:operaULA|                       ; 7 (7)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |MIPS|opULA:operaULA                                                              ; work         ;
;    |regBank:registradores|                ; 104 (8)           ; 256 (0)      ; 0                 ; 0          ; 0    ; 0            ; |MIPS|regBank:registradores                                                       ; work         ;
;       |mux32to1:outData2|                 ; 96 (96)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |MIPS|regBank:registradores|mux32to1:outData2                                     ; work         ;
;       |reg:\G2:0:regb|                    ; 0 (0)             ; 32 (32)      ; 0                 ; 0          ; 0    ; 0            ; |MIPS|regBank:registradores|reg:\G2:0:regb                                        ; work         ;
;       |reg:\G2:1:regb|                    ; 0 (0)             ; 32 (32)      ; 0                 ; 0          ; 0    ; 0            ; |MIPS|regBank:registradores|reg:\G2:1:regb                                        ; work         ;
;       |reg:\G2:2:regb|                    ; 0 (0)             ; 32 (32)      ; 0                 ; 0          ; 0    ; 0            ; |MIPS|regBank:registradores|reg:\G2:2:regb                                        ; work         ;
;       |reg:\G2:3:regb|                    ; 0 (0)             ; 32 (32)      ; 0                 ; 0          ; 0    ; 0            ; |MIPS|regBank:registradores|reg:\G2:3:regb                                        ; work         ;
;       |reg:\G2:4:regb|                    ; 0 (0)             ; 32 (32)      ; 0                 ; 0          ; 0    ; 0            ; |MIPS|regBank:registradores|reg:\G2:4:regb                                        ; work         ;
;       |reg:\G2:5:regb|                    ; 0 (0)             ; 32 (32)      ; 0                 ; 0          ; 0    ; 0            ; |MIPS|regBank:registradores|reg:\G2:5:regb                                        ; work         ;
;       |reg:\G2:6:regb|                    ; 0 (0)             ; 32 (32)      ; 0                 ; 0          ; 0    ; 0            ; |MIPS|regBank:registradores|reg:\G2:6:regb                                        ; work         ;
;       |reg:\G2:7:regb|                    ; 0 (0)             ; 32 (32)      ; 0                 ; 0          ; 0    ; 0            ; |MIPS|regBank:registradores|reg:\G2:7:regb                                        ; work         ;
+-------------------------------------------+-------------------+--------------+-------------------+------------+------+--------------+-----------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                              ;
+----------------------------------------------------------------------------------------+------+-------------+--------------+--------------+--------------+--------------+-------+-------------+
; Name                                                                                   ; Type ; Mode        ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size  ; MIF         ;
+----------------------------------------------------------------------------------------+------+-------------+--------------+--------------+--------------+--------------+-------+-------------+
; memData:memD|altsyncram:altsyncram_component|altsyncram_9fj1:auto_generated|ALTSYNCRAM ; AUTO ; Single Port ; 1024         ; 32           ; --           ; --           ; 32768 ; memData.mif ;
+----------------------------------------------------------------------------------------+------+-------------+--------------+--------------+--------------+--------------+-------+-------------+


+------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                ;
+--------+--------------+---------+--------------+--------------+--------------------+-----------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance    ; IP Include File ;
+--------+--------------+---------+--------------+--------------+--------------------+-----------------+
; Altera ; RAM: 1-PORT  ; 13.0    ; N/A          ; N/A          ; |MIPS|memData:memD ; memData.vhd     ;
+--------+--------------+---------+--------------+--------------+--------------------+-----------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; User-Specified and Inferred Latches                                                                                                          ;
+----------------------------------------------------------+----------------------------------------------------------+------------------------+
; Latch Name                                               ; Latch Enable Signal                                      ; Free of Timing Hazards ;
+----------------------------------------------------------+----------------------------------------------------------+------------------------+
; controller:controle|geradordesinais:gerador|AdiantaB1[0] ; controller:controle|geradordesinais:gerador|AdiantaA1[1] ; yes                    ;
; controller:controle|geradordesinais:gerador|AdiantaB1[1] ; controller:controle|geradordesinais:gerador|AdiantaA1[1] ; yes                    ;
; controller:controle|geradordesinais:gerador|AdiantaA1[0] ; controller:controle|geradordesinais:gerador|AdiantaA1[1] ; yes                    ;
; controller:controle|geradordesinais:gerador|AdiantaA1[1] ; controller:controle|geradordesinais:gerador|AdiantaA1[1] ; yes                    ;
; Number of user-specified and inferred latches = 4        ;                                                          ;                        ;
+----------------------------------------------------------+----------------------------------------------------------+------------------------+
Note: All latches listed above may not be present at the end of synthesis due to various synthesis optimizations.


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                  ;
+---------------------------------------------------------------------+-------------------------------------------------------------------------------+
; Register name                                                       ; Reason for Removal                                                            ;
+---------------------------------------------------------------------+-------------------------------------------------------------------------------+
; flipflop:PIPE1|Temp[3,4,6..10,13,14,19,20,23..25,30]                ; Stuck at GND due to stuck port data_in                                        ;
; flipflop:PIPE2|Temp[2,3,8,9,13,14,16..20,23,24]                     ; Stuck at GND due to stuck port data_in                                        ;
; regBank:registradores|reg:\G2:31:regb|Temp[0..31]                   ; Lost fanout                                                                   ;
; regBank:registradores|reg:\G2:30:regb|Temp[0..31]                   ; Lost fanout                                                                   ;
; regBank:registradores|reg:\G2:29:regb|Temp[0..31]                   ; Lost fanout                                                                   ;
; regBank:registradores|reg:\G2:28:regb|Temp[0..31]                   ; Lost fanout                                                                   ;
; regBank:registradores|reg:\G2:27:regb|Temp[0..31]                   ; Lost fanout                                                                   ;
; regBank:registradores|reg:\G2:26:regb|Temp[0..31]                   ; Lost fanout                                                                   ;
; regBank:registradores|reg:\G2:25:regb|Temp[0..31]                   ; Lost fanout                                                                   ;
; regBank:registradores|reg:\G2:24:regb|Temp[0..31]                   ; Lost fanout                                                                   ;
; regBank:registradores|reg:\G2:23:regb|Temp[0..31]                   ; Lost fanout                                                                   ;
; regBank:registradores|reg:\G2:22:regb|Temp[0..31]                   ; Lost fanout                                                                   ;
; regBank:registradores|reg:\G2:21:regb|Temp[0..31]                   ; Lost fanout                                                                   ;
; regBank:registradores|reg:\G2:20:regb|Temp[0..31]                   ; Lost fanout                                                                   ;
; regBank:registradores|reg:\G2:19:regb|Temp[0..31]                   ; Lost fanout                                                                   ;
; regBank:registradores|reg:\G2:18:regb|Temp[0..31]                   ; Lost fanout                                                                   ;
; regBank:registradores|reg:\G2:17:regb|Temp[0..31]                   ; Lost fanout                                                                   ;
; regBank:registradores|reg:\G2:16:regb|Temp[0..31]                   ; Lost fanout                                                                   ;
; regBank:registradores|reg:\G2:15:regb|Temp[0..31]                   ; Lost fanout                                                                   ;
; regBank:registradores|reg:\G2:14:regb|Temp[0..31]                   ; Lost fanout                                                                   ;
; regBank:registradores|reg:\G2:13:regb|Temp[0..31]                   ; Lost fanout                                                                   ;
; regBank:registradores|reg:\G2:12:regb|Temp[0..31]                   ; Lost fanout                                                                   ;
; regBank:registradores|reg:\G2:11:regb|Temp[0..31]                   ; Lost fanout                                                                   ;
; regBank:registradores|reg:\G2:10:regb|Temp[0..31]                   ; Lost fanout                                                                   ;
; regBank:registradores|reg:\G2:9:regb|Temp[0..31]                    ; Lost fanout                                                                   ;
; regBank:registradores|reg:\G2:8:regb|Temp[0..31]                    ; Lost fanout                                                                   ;
; controller:controle|comparador:igualitario|flipflop:Flip1|Temp[2,3] ; Stuck at GND due to stuck port data_in                                        ;
; controller:controle|comparador:igualitario|flipflop:Flip2|Temp[2,3] ; Stuck at GND due to stuck port data_in                                        ;
; flipflop:PIPE3|Temp[3]                                              ; Stuck at GND due to stuck port data_in                                        ;
; flipflop:PIPE4|Temp[3]                                              ; Stuck at GND due to stuck port data_in                                        ;
; controller:controle|comparador:igualitario|flipflop:Flip1|Temp[4]   ; Merged with flipflop:PIPE2|Temp[39]                                           ;
; flipflop:PIPE2|Temp[4,25..38]                                       ; Merged with flipflop:PIPE2|Temp[39]                                           ;
; controller:controle|comparador:igualitario|flipflop:Flip1|Temp[1]   ; Merged with flipflop:PIPE2|Temp[22]                                           ;
; flipflop:PIPE2|Temp[1]                                              ; Merged with flipflop:PIPE2|Temp[22]                                           ;
; flipflop:PIPE2|Temp[0]                                              ; Merged with flipflop:PIPE2|Temp[21]                                           ;
; flipflop:PIPE2|Temp[39]                                             ; Merged with flipflop:PIPE2|Temp[15]                                           ;
; flipflop:PIPE2|Temp[144]                                            ; Merged with flipflop:PIPE2|Temp[140]                                          ;
; flipflop:PIPE1|Temp[22]                                             ; Merged with flipflop:PIPE1|Temp[21]                                           ;
; flipflop:PIPE1|Temp[5]                                              ; Merged with flipflop:PIPE1|Temp[15]                                           ;
; PC:PC1|Temp[1]                                                      ; Merged with PC:PC1|Temp[0]                                                    ;
; flipflop:PIPE2|Temp[107]                                            ; Merged with flipflop:PIPE2|Temp[106]                                          ;
; flipflop:PIPE3|Temp[71]                                             ; Merged with flipflop:PIPE3|Temp[70]                                           ;
; flipflop:PIPE1|Temp[33]                                             ; Merged with flipflop:PIPE1|Temp[32]                                           ;
; flipflop:PIPE1|Temp[27,31]                                          ; Merged with flipflop:PIPE1|Temp[26]                                           ;
; flipflop:PIPE2|Temp[21]                                             ; Merged with controller:controle|comparador:igualitario|flipflop:Flip1|Temp[0] ;
; flipflop:PIPE1|Temp[32]                                             ; Stuck at GND due to stuck port data_in                                        ;
; flipflop:PIPE2|Temp[106]                                            ; Stuck at GND due to stuck port data_in                                        ;
; flipflop:PIPE3|Temp[70]                                             ; Stuck at GND due to stuck port data_in                                        ;
; PC:PC1|Temp[0]                                                      ; Stuck at GND due to stuck port data_in                                        ;
; flipflop:PIPE2|Temp[143]                                            ; Merged with flipflop:PIPE2|Temp[145]                                          ;
; PC:PC1|Temp[12..31]                                                 ; Lost fanout                                                                   ;
; flipflop:PIPE3|Temp[82..101]                                        ; Lost fanout                                                                   ;
; flipflop:PIPE2|Temp[118..137]                                       ; Lost fanout                                                                   ;
; flipflop:PIPE1|Temp[44..63]                                         ; Lost fanout                                                                   ;
; Total Number of Removed Registers = 917                             ;                                                                               ;
+---------------------------------------------------------------------+-------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                         ;
+-------------------------+---------------------------+-------------------------------------------------------------------------------+
; Register name           ; Reason for Removal        ; Registers Removed due to This Register                                        ;
+-------------------------+---------------------------+-------------------------------------------------------------------------------+
; flipflop:PIPE1|Temp[25] ; Stuck at GND              ; regBank:registradores|reg:\G2:31:regb|Temp[31],                               ;
;                         ; due to stuck port data_in ; regBank:registradores|reg:\G2:31:regb|Temp[30],                               ;
;                         ;                           ; regBank:registradores|reg:\G2:31:regb|Temp[29],                               ;
;                         ;                           ; regBank:registradores|reg:\G2:31:regb|Temp[28],                               ;
;                         ;                           ; regBank:registradores|reg:\G2:31:regb|Temp[27],                               ;
;                         ;                           ; regBank:registradores|reg:\G2:31:regb|Temp[26],                               ;
;                         ;                           ; regBank:registradores|reg:\G2:31:regb|Temp[25],                               ;
;                         ;                           ; regBank:registradores|reg:\G2:31:regb|Temp[24],                               ;
;                         ;                           ; regBank:registradores|reg:\G2:31:regb|Temp[23],                               ;
;                         ;                           ; regBank:registradores|reg:\G2:31:regb|Temp[22],                               ;
;                         ;                           ; regBank:registradores|reg:\G2:31:regb|Temp[21],                               ;
;                         ;                           ; regBank:registradores|reg:\G2:31:regb|Temp[20],                               ;
;                         ;                           ; regBank:registradores|reg:\G2:31:regb|Temp[19],                               ;
;                         ;                           ; regBank:registradores|reg:\G2:31:regb|Temp[18],                               ;
;                         ;                           ; regBank:registradores|reg:\G2:31:regb|Temp[17],                               ;
;                         ;                           ; regBank:registradores|reg:\G2:31:regb|Temp[16],                               ;
;                         ;                           ; regBank:registradores|reg:\G2:31:regb|Temp[15],                               ;
;                         ;                           ; regBank:registradores|reg:\G2:31:regb|Temp[14],                               ;
;                         ;                           ; regBank:registradores|reg:\G2:31:regb|Temp[13],                               ;
;                         ;                           ; regBank:registradores|reg:\G2:31:regb|Temp[12],                               ;
;                         ;                           ; regBank:registradores|reg:\G2:31:regb|Temp[11],                               ;
;                         ;                           ; regBank:registradores|reg:\G2:31:regb|Temp[10],                               ;
;                         ;                           ; regBank:registradores|reg:\G2:31:regb|Temp[9],                                ;
;                         ;                           ; regBank:registradores|reg:\G2:31:regb|Temp[8],                                ;
;                         ;                           ; regBank:registradores|reg:\G2:31:regb|Temp[7],                                ;
;                         ;                           ; regBank:registradores|reg:\G2:31:regb|Temp[6],                                ;
;                         ;                           ; regBank:registradores|reg:\G2:31:regb|Temp[5],                                ;
;                         ;                           ; regBank:registradores|reg:\G2:31:regb|Temp[4],                                ;
;                         ;                           ; regBank:registradores|reg:\G2:31:regb|Temp[3],                                ;
;                         ;                           ; regBank:registradores|reg:\G2:31:regb|Temp[2],                                ;
;                         ;                           ; regBank:registradores|reg:\G2:31:regb|Temp[1],                                ;
;                         ;                           ; regBank:registradores|reg:\G2:31:regb|Temp[0],                                ;
;                         ;                           ; regBank:registradores|reg:\G2:30:regb|Temp[31],                               ;
;                         ;                           ; regBank:registradores|reg:\G2:30:regb|Temp[30],                               ;
;                         ;                           ; regBank:registradores|reg:\G2:30:regb|Temp[29],                               ;
;                         ;                           ; regBank:registradores|reg:\G2:30:regb|Temp[28],                               ;
;                         ;                           ; regBank:registradores|reg:\G2:30:regb|Temp[27],                               ;
;                         ;                           ; regBank:registradores|reg:\G2:30:regb|Temp[26],                               ;
;                         ;                           ; regBank:registradores|reg:\G2:30:regb|Temp[25],                               ;
;                         ;                           ; regBank:registradores|reg:\G2:30:regb|Temp[24],                               ;
;                         ;                           ; regBank:registradores|reg:\G2:30:regb|Temp[23],                               ;
;                         ;                           ; regBank:registradores|reg:\G2:30:regb|Temp[22],                               ;
;                         ;                           ; regBank:registradores|reg:\G2:30:regb|Temp[21],                               ;
;                         ;                           ; regBank:registradores|reg:\G2:30:regb|Temp[20],                               ;
;                         ;                           ; regBank:registradores|reg:\G2:30:regb|Temp[19],                               ;
;                         ;                           ; regBank:registradores|reg:\G2:30:regb|Temp[18],                               ;
;                         ;                           ; regBank:registradores|reg:\G2:30:regb|Temp[17],                               ;
;                         ;                           ; regBank:registradores|reg:\G2:30:regb|Temp[16],                               ;
;                         ;                           ; regBank:registradores|reg:\G2:30:regb|Temp[15],                               ;
;                         ;                           ; regBank:registradores|reg:\G2:30:regb|Temp[14],                               ;
;                         ;                           ; regBank:registradores|reg:\G2:30:regb|Temp[13],                               ;
;                         ;                           ; regBank:registradores|reg:\G2:30:regb|Temp[12],                               ;
;                         ;                           ; regBank:registradores|reg:\G2:30:regb|Temp[11],                               ;
;                         ;                           ; regBank:registradores|reg:\G2:30:regb|Temp[10],                               ;
;                         ;                           ; regBank:registradores|reg:\G2:30:regb|Temp[9],                                ;
;                         ;                           ; regBank:registradores|reg:\G2:30:regb|Temp[8],                                ;
;                         ;                           ; regBank:registradores|reg:\G2:30:regb|Temp[7],                                ;
;                         ;                           ; regBank:registradores|reg:\G2:30:regb|Temp[6],                                ;
;                         ;                           ; regBank:registradores|reg:\G2:30:regb|Temp[5],                                ;
;                         ;                           ; regBank:registradores|reg:\G2:30:regb|Temp[4],                                ;
;                         ;                           ; regBank:registradores|reg:\G2:30:regb|Temp[3],                                ;
;                         ;                           ; regBank:registradores|reg:\G2:30:regb|Temp[2],                                ;
;                         ;                           ; regBank:registradores|reg:\G2:30:regb|Temp[1],                                ;
;                         ;                           ; regBank:registradores|reg:\G2:30:regb|Temp[0],                                ;
;                         ;                           ; regBank:registradores|reg:\G2:29:regb|Temp[31],                               ;
;                         ;                           ; regBank:registradores|reg:\G2:29:regb|Temp[30],                               ;
;                         ;                           ; regBank:registradores|reg:\G2:29:regb|Temp[29],                               ;
;                         ;                           ; regBank:registradores|reg:\G2:29:regb|Temp[28],                               ;
;                         ;                           ; regBank:registradores|reg:\G2:29:regb|Temp[27],                               ;
;                         ;                           ; regBank:registradores|reg:\G2:29:regb|Temp[26],                               ;
;                         ;                           ; regBank:registradores|reg:\G2:29:regb|Temp[25],                               ;
;                         ;                           ; regBank:registradores|reg:\G2:29:regb|Temp[24],                               ;
;                         ;                           ; regBank:registradores|reg:\G2:29:regb|Temp[23],                               ;
;                         ;                           ; regBank:registradores|reg:\G2:29:regb|Temp[22],                               ;
;                         ;                           ; regBank:registradores|reg:\G2:29:regb|Temp[21],                               ;
;                         ;                           ; regBank:registradores|reg:\G2:29:regb|Temp[20],                               ;
;                         ;                           ; regBank:registradores|reg:\G2:29:regb|Temp[19],                               ;
;                         ;                           ; regBank:registradores|reg:\G2:29:regb|Temp[18],                               ;
;                         ;                           ; regBank:registradores|reg:\G2:29:regb|Temp[17],                               ;
;                         ;                           ; regBank:registradores|reg:\G2:29:regb|Temp[16],                               ;
;                         ;                           ; regBank:registradores|reg:\G2:29:regb|Temp[15],                               ;
;                         ;                           ; regBank:registradores|reg:\G2:29:regb|Temp[14],                               ;
;                         ;                           ; regBank:registradores|reg:\G2:29:regb|Temp[13],                               ;
;                         ;                           ; regBank:registradores|reg:\G2:29:regb|Temp[12],                               ;
;                         ;                           ; regBank:registradores|reg:\G2:29:regb|Temp[11],                               ;
;                         ;                           ; regBank:registradores|reg:\G2:29:regb|Temp[10],                               ;
;                         ;                           ; regBank:registradores|reg:\G2:29:regb|Temp[9],                                ;
;                         ;                           ; regBank:registradores|reg:\G2:29:regb|Temp[8],                                ;
;                         ;                           ; regBank:registradores|reg:\G2:29:regb|Temp[7],                                ;
;                         ;                           ; regBank:registradores|reg:\G2:29:regb|Temp[6],                                ;
;                         ;                           ; regBank:registradores|reg:\G2:29:regb|Temp[5],                                ;
;                         ;                           ; regBank:registradores|reg:\G2:29:regb|Temp[4],                                ;
;                         ;                           ; regBank:registradores|reg:\G2:29:regb|Temp[3],                                ;
;                         ;                           ; regBank:registradores|reg:\G2:29:regb|Temp[2],                                ;
;                         ;                           ; regBank:registradores|reg:\G2:29:regb|Temp[1],                                ;
;                         ;                           ; regBank:registradores|reg:\G2:29:regb|Temp[0],                                ;
;                         ;                           ; regBank:registradores|reg:\G2:28:regb|Temp[31],                               ;
;                         ;                           ; regBank:registradores|reg:\G2:28:regb|Temp[30],                               ;
;                         ;                           ; regBank:registradores|reg:\G2:28:regb|Temp[29],                               ;
;                         ;                           ; regBank:registradores|reg:\G2:28:regb|Temp[28],                               ;
;                         ;                           ; regBank:registradores|reg:\G2:28:regb|Temp[27],                               ;
;                         ;                           ; regBank:registradores|reg:\G2:28:regb|Temp[26],                               ;
;                         ;                           ; regBank:registradores|reg:\G2:28:regb|Temp[25],                               ;
;                         ;                           ; regBank:registradores|reg:\G2:28:regb|Temp[24],                               ;
;                         ;                           ; regBank:registradores|reg:\G2:28:regb|Temp[23],                               ;
;                         ;                           ; regBank:registradores|reg:\G2:28:regb|Temp[22],                               ;
;                         ;                           ; regBank:registradores|reg:\G2:28:regb|Temp[21],                               ;
;                         ;                           ; regBank:registradores|reg:\G2:28:regb|Temp[20],                               ;
;                         ;                           ; regBank:registradores|reg:\G2:28:regb|Temp[19],                               ;
;                         ;                           ; regBank:registradores|reg:\G2:28:regb|Temp[18],                               ;
;                         ;                           ; regBank:registradores|reg:\G2:28:regb|Temp[17],                               ;
;                         ;                           ; regBank:registradores|reg:\G2:28:regb|Temp[16],                               ;
;                         ;                           ; regBank:registradores|reg:\G2:28:regb|Temp[15],                               ;
;                         ;                           ; regBank:registradores|reg:\G2:28:regb|Temp[14],                               ;
;                         ;                           ; regBank:registradores|reg:\G2:28:regb|Temp[13],                               ;
;                         ;                           ; regBank:registradores|reg:\G2:28:regb|Temp[12],                               ;
;                         ;                           ; regBank:registradores|reg:\G2:28:regb|Temp[11],                               ;
;                         ;                           ; regBank:registradores|reg:\G2:28:regb|Temp[10],                               ;
;                         ;                           ; regBank:registradores|reg:\G2:28:regb|Temp[9],                                ;
;                         ;                           ; regBank:registradores|reg:\G2:28:regb|Temp[8],                                ;
;                         ;                           ; regBank:registradores|reg:\G2:28:regb|Temp[7],                                ;
;                         ;                           ; regBank:registradores|reg:\G2:28:regb|Temp[6],                                ;
;                         ;                           ; regBank:registradores|reg:\G2:28:regb|Temp[5],                                ;
;                         ;                           ; regBank:registradores|reg:\G2:28:regb|Temp[4],                                ;
;                         ;                           ; regBank:registradores|reg:\G2:28:regb|Temp[3],                                ;
;                         ;                           ; regBank:registradores|reg:\G2:28:regb|Temp[2],                                ;
;                         ;                           ; regBank:registradores|reg:\G2:28:regb|Temp[1],                                ;
;                         ;                           ; regBank:registradores|reg:\G2:28:regb|Temp[0],                                ;
;                         ;                           ; regBank:registradores|reg:\G2:27:regb|Temp[31],                               ;
;                         ;                           ; regBank:registradores|reg:\G2:27:regb|Temp[30],                               ;
;                         ;                           ; regBank:registradores|reg:\G2:27:regb|Temp[29],                               ;
;                         ;                           ; regBank:registradores|reg:\G2:27:regb|Temp[28],                               ;
;                         ;                           ; regBank:registradores|reg:\G2:27:regb|Temp[27],                               ;
;                         ;                           ; regBank:registradores|reg:\G2:27:regb|Temp[26],                               ;
;                         ;                           ; regBank:registradores|reg:\G2:27:regb|Temp[25],                               ;
;                         ;                           ; regBank:registradores|reg:\G2:27:regb|Temp[24],                               ;
;                         ;                           ; regBank:registradores|reg:\G2:27:regb|Temp[23],                               ;
;                         ;                           ; regBank:registradores|reg:\G2:27:regb|Temp[22],                               ;
;                         ;                           ; regBank:registradores|reg:\G2:27:regb|Temp[21],                               ;
;                         ;                           ; regBank:registradores|reg:\G2:27:regb|Temp[20],                               ;
;                         ;                           ; regBank:registradores|reg:\G2:27:regb|Temp[19],                               ;
;                         ;                           ; regBank:registradores|reg:\G2:27:regb|Temp[18],                               ;
;                         ;                           ; regBank:registradores|reg:\G2:27:regb|Temp[17],                               ;
;                         ;                           ; regBank:registradores|reg:\G2:27:regb|Temp[16],                               ;
;                         ;                           ; regBank:registradores|reg:\G2:27:regb|Temp[15],                               ;
;                         ;                           ; regBank:registradores|reg:\G2:27:regb|Temp[14],                               ;
;                         ;                           ; regBank:registradores|reg:\G2:27:regb|Temp[13],                               ;
;                         ;                           ; regBank:registradores|reg:\G2:27:regb|Temp[12],                               ;
;                         ;                           ; regBank:registradores|reg:\G2:27:regb|Temp[11],                               ;
;                         ;                           ; regBank:registradores|reg:\G2:27:regb|Temp[10],                               ;
;                         ;                           ; regBank:registradores|reg:\G2:27:regb|Temp[9],                                ;
;                         ;                           ; regBank:registradores|reg:\G2:27:regb|Temp[8],                                ;
;                         ;                           ; regBank:registradores|reg:\G2:27:regb|Temp[7],                                ;
;                         ;                           ; regBank:registradores|reg:\G2:27:regb|Temp[6],                                ;
;                         ;                           ; regBank:registradores|reg:\G2:27:regb|Temp[5],                                ;
;                         ;                           ; regBank:registradores|reg:\G2:27:regb|Temp[4],                                ;
;                         ;                           ; regBank:registradores|reg:\G2:27:regb|Temp[3],                                ;
;                         ;                           ; regBank:registradores|reg:\G2:27:regb|Temp[2],                                ;
;                         ;                           ; regBank:registradores|reg:\G2:27:regb|Temp[1],                                ;
;                         ;                           ; regBank:registradores|reg:\G2:27:regb|Temp[0],                                ;
;                         ;                           ; regBank:registradores|reg:\G2:26:regb|Temp[31],                               ;
;                         ;                           ; regBank:registradores|reg:\G2:26:regb|Temp[30],                               ;
;                         ;                           ; regBank:registradores|reg:\G2:26:regb|Temp[29],                               ;
;                         ;                           ; regBank:registradores|reg:\G2:26:regb|Temp[28],                               ;
;                         ;                           ; regBank:registradores|reg:\G2:26:regb|Temp[27],                               ;
;                         ;                           ; regBank:registradores|reg:\G2:26:regb|Temp[26],                               ;
;                         ;                           ; regBank:registradores|reg:\G2:26:regb|Temp[25],                               ;
;                         ;                           ; regBank:registradores|reg:\G2:26:regb|Temp[24],                               ;
;                         ;                           ; regBank:registradores|reg:\G2:26:regb|Temp[23],                               ;
;                         ;                           ; regBank:registradores|reg:\G2:26:regb|Temp[22],                               ;
;                         ;                           ; regBank:registradores|reg:\G2:26:regb|Temp[21],                               ;
;                         ;                           ; regBank:registradores|reg:\G2:26:regb|Temp[20],                               ;
;                         ;                           ; regBank:registradores|reg:\G2:26:regb|Temp[19],                               ;
;                         ;                           ; regBank:registradores|reg:\G2:26:regb|Temp[18],                               ;
;                         ;                           ; regBank:registradores|reg:\G2:26:regb|Temp[17],                               ;
;                         ;                           ; regBank:registradores|reg:\G2:26:regb|Temp[16],                               ;
;                         ;                           ; regBank:registradores|reg:\G2:26:regb|Temp[15],                               ;
;                         ;                           ; regBank:registradores|reg:\G2:26:regb|Temp[14],                               ;
;                         ;                           ; regBank:registradores|reg:\G2:26:regb|Temp[13],                               ;
;                         ;                           ; regBank:registradores|reg:\G2:26:regb|Temp[12],                               ;
;                         ;                           ; regBank:registradores|reg:\G2:26:regb|Temp[11],                               ;
;                         ;                           ; regBank:registradores|reg:\G2:26:regb|Temp[10],                               ;
;                         ;                           ; regBank:registradores|reg:\G2:26:regb|Temp[9],                                ;
;                         ;                           ; regBank:registradores|reg:\G2:26:regb|Temp[8],                                ;
;                         ;                           ; regBank:registradores|reg:\G2:26:regb|Temp[7],                                ;
;                         ;                           ; regBank:registradores|reg:\G2:26:regb|Temp[6],                                ;
;                         ;                           ; regBank:registradores|reg:\G2:26:regb|Temp[5],                                ;
;                         ;                           ; regBank:registradores|reg:\G2:26:regb|Temp[4],                                ;
;                         ;                           ; regBank:registradores|reg:\G2:26:regb|Temp[3],                                ;
;                         ;                           ; regBank:registradores|reg:\G2:26:regb|Temp[2],                                ;
;                         ;                           ; regBank:registradores|reg:\G2:26:regb|Temp[1],                                ;
;                         ;                           ; regBank:registradores|reg:\G2:26:regb|Temp[0],                                ;
;                         ;                           ; regBank:registradores|reg:\G2:25:regb|Temp[31],                               ;
;                         ;                           ; regBank:registradores|reg:\G2:25:regb|Temp[30],                               ;
;                         ;                           ; regBank:registradores|reg:\G2:25:regb|Temp[29],                               ;
;                         ;                           ; regBank:registradores|reg:\G2:25:regb|Temp[28],                               ;
;                         ;                           ; regBank:registradores|reg:\G2:25:regb|Temp[27],                               ;
;                         ;                           ; regBank:registradores|reg:\G2:25:regb|Temp[26],                               ;
;                         ;                           ; regBank:registradores|reg:\G2:25:regb|Temp[25],                               ;
;                         ;                           ; regBank:registradores|reg:\G2:25:regb|Temp[24],                               ;
;                         ;                           ; regBank:registradores|reg:\G2:25:regb|Temp[23],                               ;
;                         ;                           ; regBank:registradores|reg:\G2:25:regb|Temp[22],                               ;
;                         ;                           ; regBank:registradores|reg:\G2:25:regb|Temp[21],                               ;
;                         ;                           ; regBank:registradores|reg:\G2:25:regb|Temp[20],                               ;
;                         ;                           ; regBank:registradores|reg:\G2:25:regb|Temp[19],                               ;
;                         ;                           ; regBank:registradores|reg:\G2:25:regb|Temp[18],                               ;
;                         ;                           ; regBank:registradores|reg:\G2:25:regb|Temp[17],                               ;
;                         ;                           ; regBank:registradores|reg:\G2:25:regb|Temp[16],                               ;
;                         ;                           ; regBank:registradores|reg:\G2:25:regb|Temp[15],                               ;
;                         ;                           ; regBank:registradores|reg:\G2:25:regb|Temp[14],                               ;
;                         ;                           ; regBank:registradores|reg:\G2:25:regb|Temp[13],                               ;
;                         ;                           ; regBank:registradores|reg:\G2:25:regb|Temp[12],                               ;
;                         ;                           ; regBank:registradores|reg:\G2:25:regb|Temp[11],                               ;
;                         ;                           ; regBank:registradores|reg:\G2:25:regb|Temp[10],                               ;
;                         ;                           ; regBank:registradores|reg:\G2:25:regb|Temp[9],                                ;
;                         ;                           ; regBank:registradores|reg:\G2:25:regb|Temp[8],                                ;
;                         ;                           ; regBank:registradores|reg:\G2:25:regb|Temp[7],                                ;
;                         ;                           ; regBank:registradores|reg:\G2:25:regb|Temp[6],                                ;
;                         ;                           ; regBank:registradores|reg:\G2:25:regb|Temp[5],                                ;
;                         ;                           ; regBank:registradores|reg:\G2:25:regb|Temp[4],                                ;
;                         ;                           ; regBank:registradores|reg:\G2:25:regb|Temp[3],                                ;
;                         ;                           ; regBank:registradores|reg:\G2:25:regb|Temp[2],                                ;
;                         ;                           ; regBank:registradores|reg:\G2:25:regb|Temp[1],                                ;
;                         ;                           ; regBank:registradores|reg:\G2:25:regb|Temp[0],                                ;
;                         ;                           ; regBank:registradores|reg:\G2:24:regb|Temp[31],                               ;
;                         ;                           ; regBank:registradores|reg:\G2:24:regb|Temp[30],                               ;
;                         ;                           ; regBank:registradores|reg:\G2:24:regb|Temp[29],                               ;
;                         ;                           ; regBank:registradores|reg:\G2:24:regb|Temp[28],                               ;
;                         ;                           ; regBank:registradores|reg:\G2:24:regb|Temp[27],                               ;
;                         ;                           ; regBank:registradores|reg:\G2:24:regb|Temp[26],                               ;
;                         ;                           ; regBank:registradores|reg:\G2:24:regb|Temp[25],                               ;
;                         ;                           ; regBank:registradores|reg:\G2:24:regb|Temp[24],                               ;
;                         ;                           ; regBank:registradores|reg:\G2:24:regb|Temp[23],                               ;
;                         ;                           ; regBank:registradores|reg:\G2:24:regb|Temp[22],                               ;
;                         ;                           ; regBank:registradores|reg:\G2:24:regb|Temp[21],                               ;
;                         ;                           ; regBank:registradores|reg:\G2:24:regb|Temp[20],                               ;
;                         ;                           ; regBank:registradores|reg:\G2:24:regb|Temp[19],                               ;
;                         ;                           ; regBank:registradores|reg:\G2:24:regb|Temp[18],                               ;
;                         ;                           ; regBank:registradores|reg:\G2:24:regb|Temp[17],                               ;
;                         ;                           ; regBank:registradores|reg:\G2:24:regb|Temp[16],                               ;
;                         ;                           ; regBank:registradores|reg:\G2:24:regb|Temp[15],                               ;
;                         ;                           ; regBank:registradores|reg:\G2:24:regb|Temp[14],                               ;
;                         ;                           ; regBank:registradores|reg:\G2:24:regb|Temp[13],                               ;
;                         ;                           ; regBank:registradores|reg:\G2:24:regb|Temp[12],                               ;
;                         ;                           ; regBank:registradores|reg:\G2:24:regb|Temp[11],                               ;
;                         ;                           ; regBank:registradores|reg:\G2:24:regb|Temp[10],                               ;
;                         ;                           ; regBank:registradores|reg:\G2:24:regb|Temp[9],                                ;
;                         ;                           ; regBank:registradores|reg:\G2:24:regb|Temp[8],                                ;
;                         ;                           ; regBank:registradores|reg:\G2:24:regb|Temp[7],                                ;
;                         ;                           ; regBank:registradores|reg:\G2:24:regb|Temp[6],                                ;
;                         ;                           ; regBank:registradores|reg:\G2:24:regb|Temp[5],                                ;
;                         ;                           ; regBank:registradores|reg:\G2:24:regb|Temp[4],                                ;
;                         ;                           ; regBank:registradores|reg:\G2:24:regb|Temp[3],                                ;
;                         ;                           ; regBank:registradores|reg:\G2:24:regb|Temp[2],                                ;
;                         ;                           ; regBank:registradores|reg:\G2:24:regb|Temp[1],                                ;
;                         ;                           ; regBank:registradores|reg:\G2:24:regb|Temp[0],                                ;
;                         ;                           ; regBank:registradores|reg:\G2:23:regb|Temp[31],                               ;
;                         ;                           ; regBank:registradores|reg:\G2:23:regb|Temp[30],                               ;
;                         ;                           ; regBank:registradores|reg:\G2:23:regb|Temp[29],                               ;
;                         ;                           ; regBank:registradores|reg:\G2:23:regb|Temp[28],                               ;
;                         ;                           ; regBank:registradores|reg:\G2:23:regb|Temp[27],                               ;
;                         ;                           ; regBank:registradores|reg:\G2:23:regb|Temp[26],                               ;
;                         ;                           ; regBank:registradores|reg:\G2:23:regb|Temp[25],                               ;
;                         ;                           ; regBank:registradores|reg:\G2:23:regb|Temp[24],                               ;
;                         ;                           ; regBank:registradores|reg:\G2:23:regb|Temp[23],                               ;
;                         ;                           ; regBank:registradores|reg:\G2:23:regb|Temp[22],                               ;
;                         ;                           ; regBank:registradores|reg:\G2:23:regb|Temp[21],                               ;
;                         ;                           ; regBank:registradores|reg:\G2:23:regb|Temp[20],                               ;
;                         ;                           ; regBank:registradores|reg:\G2:23:regb|Temp[19],                               ;
;                         ;                           ; regBank:registradores|reg:\G2:23:regb|Temp[18],                               ;
;                         ;                           ; regBank:registradores|reg:\G2:23:regb|Temp[17],                               ;
;                         ;                           ; regBank:registradores|reg:\G2:23:regb|Temp[16],                               ;
;                         ;                           ; regBank:registradores|reg:\G2:23:regb|Temp[15],                               ;
;                         ;                           ; regBank:registradores|reg:\G2:23:regb|Temp[14],                               ;
;                         ;                           ; regBank:registradores|reg:\G2:23:regb|Temp[13],                               ;
;                         ;                           ; regBank:registradores|reg:\G2:23:regb|Temp[12],                               ;
;                         ;                           ; regBank:registradores|reg:\G2:23:regb|Temp[11],                               ;
;                         ;                           ; regBank:registradores|reg:\G2:23:regb|Temp[10],                               ;
;                         ;                           ; regBank:registradores|reg:\G2:23:regb|Temp[9],                                ;
;                         ;                           ; regBank:registradores|reg:\G2:23:regb|Temp[8],                                ;
;                         ;                           ; regBank:registradores|reg:\G2:23:regb|Temp[7],                                ;
;                         ;                           ; regBank:registradores|reg:\G2:23:regb|Temp[6],                                ;
;                         ;                           ; regBank:registradores|reg:\G2:23:regb|Temp[5],                                ;
;                         ;                           ; regBank:registradores|reg:\G2:23:regb|Temp[4],                                ;
;                         ;                           ; regBank:registradores|reg:\G2:23:regb|Temp[3],                                ;
;                         ;                           ; regBank:registradores|reg:\G2:23:regb|Temp[2],                                ;
;                         ;                           ; regBank:registradores|reg:\G2:23:regb|Temp[1],                                ;
;                         ;                           ; regBank:registradores|reg:\G2:23:regb|Temp[0]                                 ;
; flipflop:PIPE1|Temp[14] ; Stuck at GND              ; flipflop:PIPE2|Temp[24], flipflop:PIPE2|Temp[3],                              ;
;                         ; due to stuck port data_in ; controller:controle|comparador:igualitario|flipflop:Flip1|Temp[3],            ;
;                         ;                           ; controller:controle|comparador:igualitario|flipflop:Flip2|Temp[3],            ;
;                         ;                           ; flipflop:PIPE2|Temp[130], flipflop:PIPE2|Temp[131], flipflop:PIPE2|Temp[132], ;
;                         ;                           ; flipflop:PIPE2|Temp[133], flipflop:PIPE2|Temp[134], flipflop:PIPE2|Temp[135], ;
;                         ;                           ; flipflop:PIPE2|Temp[136], flipflop:PIPE2|Temp[137], flipflop:PIPE1|Temp[56],  ;
;                         ;                           ; flipflop:PIPE1|Temp[57], flipflop:PIPE1|Temp[58], flipflop:PIPE1|Temp[59],    ;
;                         ;                           ; flipflop:PIPE1|Temp[60], flipflop:PIPE1|Temp[61], flipflop:PIPE1|Temp[62],    ;
;                         ;                           ; flipflop:PIPE1|Temp[63]                                                       ;
; flipflop:PIPE1|Temp[13] ; Stuck at GND              ; flipflop:PIPE2|Temp[23], flipflop:PIPE2|Temp[2],                              ;
;                         ; due to stuck port data_in ; controller:controle|comparador:igualitario|flipflop:Flip1|Temp[2],            ;
;                         ;                           ; controller:controle|comparador:igualitario|flipflop:Flip2|Temp[2]             ;
; flipflop:PIPE1|Temp[32] ; Stuck at GND              ; flipflop:PIPE2|Temp[106], flipflop:PIPE3|Temp[70], PC:PC1|Temp[0]             ;
;                         ; due to stuck port data_in ;                                                                               ;
; PC:PC1|Temp[23]         ; Lost Fanouts              ; flipflop:PIPE3|Temp[93], flipflop:PIPE2|Temp[129], flipflop:PIPE1|Temp[55]    ;
; PC:PC1|Temp[22]         ; Lost Fanouts              ; flipflop:PIPE3|Temp[92], flipflop:PIPE2|Temp[128], flipflop:PIPE1|Temp[54]    ;
; PC:PC1|Temp[21]         ; Lost Fanouts              ; flipflop:PIPE3|Temp[91], flipflop:PIPE2|Temp[127], flipflop:PIPE1|Temp[53]    ;
; PC:PC1|Temp[20]         ; Lost Fanouts              ; flipflop:PIPE3|Temp[90], flipflop:PIPE2|Temp[126], flipflop:PIPE1|Temp[52]    ;
; PC:PC1|Temp[19]         ; Lost Fanouts              ; flipflop:PIPE3|Temp[89], flipflop:PIPE2|Temp[125], flipflop:PIPE1|Temp[51]    ;
; PC:PC1|Temp[18]         ; Lost Fanouts              ; flipflop:PIPE3|Temp[88], flipflop:PIPE2|Temp[124], flipflop:PIPE1|Temp[50]    ;
; PC:PC1|Temp[17]         ; Lost Fanouts              ; flipflop:PIPE3|Temp[87], flipflop:PIPE2|Temp[123], flipflop:PIPE1|Temp[49]    ;
; PC:PC1|Temp[16]         ; Lost Fanouts              ; flipflop:PIPE3|Temp[86], flipflop:PIPE2|Temp[122], flipflop:PIPE1|Temp[48]    ;
; PC:PC1|Temp[15]         ; Lost Fanouts              ; flipflop:PIPE3|Temp[85], flipflop:PIPE2|Temp[121], flipflop:PIPE1|Temp[47]    ;
; PC:PC1|Temp[14]         ; Lost Fanouts              ; flipflop:PIPE3|Temp[84], flipflop:PIPE2|Temp[120], flipflop:PIPE1|Temp[46]    ;
; PC:PC1|Temp[13]         ; Lost Fanouts              ; flipflop:PIPE3|Temp[83], flipflop:PIPE2|Temp[119], flipflop:PIPE1|Temp[45]    ;
; PC:PC1|Temp[12]         ; Lost Fanouts              ; flipflop:PIPE3|Temp[82], flipflop:PIPE2|Temp[118], flipflop:PIPE1|Temp[44]    ;
; flipflop:PIPE1|Temp[19] ; Stuck at GND              ; flipflop:PIPE2|Temp[8], flipflop:PIPE3|Temp[3], flipflop:PIPE4|Temp[3]        ;
;                         ; due to stuck port data_in ;                                                                               ;
; PC:PC1|Temp[30]         ; Lost Fanouts              ; flipflop:PIPE3|Temp[100]                                                      ;
; PC:PC1|Temp[24]         ; Lost Fanouts              ; flipflop:PIPE3|Temp[94]                                                       ;
; PC:PC1|Temp[25]         ; Lost Fanouts              ; flipflop:PIPE3|Temp[95]                                                       ;
; PC:PC1|Temp[26]         ; Lost Fanouts              ; flipflop:PIPE3|Temp[96]                                                       ;
; PC:PC1|Temp[27]         ; Lost Fanouts              ; flipflop:PIPE3|Temp[97]                                                       ;
; PC:PC1|Temp[28]         ; Lost Fanouts              ; flipflop:PIPE3|Temp[98]                                                       ;
; PC:PC1|Temp[29]         ; Lost Fanouts              ; flipflop:PIPE3|Temp[99]                                                       ;
; PC:PC1|Temp[31]         ; Lost Fanouts              ; flipflop:PIPE3|Temp[101]                                                      ;
; flipflop:PIPE1|Temp[3]  ; Stuck at GND              ; flipflop:PIPE2|Temp[13]                                                       ;
;                         ; due to stuck port data_in ;                                                                               ;
; flipflop:PIPE1|Temp[4]  ; Stuck at GND              ; flipflop:PIPE2|Temp[14]                                                       ;
;                         ; due to stuck port data_in ;                                                                               ;
; flipflop:PIPE1|Temp[6]  ; Stuck at GND              ; flipflop:PIPE2|Temp[16]                                                       ;
;                         ; due to stuck port data_in ;                                                                               ;
; flipflop:PIPE1|Temp[7]  ; Stuck at GND              ; flipflop:PIPE2|Temp[17]                                                       ;
;                         ; due to stuck port data_in ;                                                                               ;
; flipflop:PIPE1|Temp[8]  ; Stuck at GND              ; flipflop:PIPE2|Temp[18]                                                       ;
;                         ; due to stuck port data_in ;                                                                               ;
; flipflop:PIPE1|Temp[9]  ; Stuck at GND              ; flipflop:PIPE2|Temp[19]                                                       ;
;                         ; due to stuck port data_in ;                                                                               ;
; flipflop:PIPE1|Temp[10] ; Stuck at GND              ; flipflop:PIPE2|Temp[20]                                                       ;
;                         ; due to stuck port data_in ;                                                                               ;
; flipflop:PIPE1|Temp[20] ; Stuck at GND              ; flipflop:PIPE2|Temp[9]                                                        ;
;                         ; due to stuck port data_in ;                                                                               ;
+-------------------------+---------------------------+-------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 537   ;
; Number of registers using Synchronous Clear  ; 0     ;
; Number of registers using Synchronous Load   ; 42    ;
; Number of registers using Asynchronous Clear ; 537   ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 256   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                   ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output         ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------+
; 8:1                ; 32 bits   ; 160 LEs       ; 160 LEs              ; 0 LEs                  ; Yes        ; |MIPS|flipflop:PIPE2|Temp[47]      ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |MIPS|mux4to1:mux_IN_ULA_4_1|Mux28 ;
; 4:1                ; 11 bits   ; 22 LEs        ; 22 LEs               ; 0 LEs                  ; No         ; |MIPS|mux4to1:mux_IN_ULA_4_2|Mux31 ;
; 4:1                ; 21 bits   ; 42 LEs        ; 42 LEs               ; 0 LEs                  ; No         ; |MIPS|mux4to1:mux_IN_ULA_4_2|Mux8  ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; No name available in netlist       ;
; 4:1                ; 49 bits   ; 98 LEs        ; 98 LEs               ; 0 LEs                  ; No         ; No name available in netlist       ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; No name available in netlist       ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; No name available in netlist       ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; No name available in netlist       ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; No name available in netlist       ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; No name available in netlist       ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; No name available in netlist       ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; No name available in netlist       ;
; 4:1                ; 50 bits   ; 100 LEs       ; 100 LEs              ; 0 LEs                  ; No         ; No name available in netlist       ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; No name available in netlist       ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; No name available in netlist       ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; No name available in netlist       ;
; 31:1               ; 5 bits    ; 100 LEs       ; 90 LEs               ; 10 LEs                 ; No         ; |MIPS|ULA:ULA1|Mux27               ;
; 32:1               ; 8 bits    ; 168 LEs       ; 144 LEs              ; 24 LEs                 ; No         ; |MIPS|ULA:ULA1|Mux14               ;
; 31:1               ; 3 bits    ; 60 LEs        ; 54 LEs               ; 6 LEs                  ; No         ; |MIPS|ULA:ULA1|Mux17               ;
; 33:1               ; 2 bits    ; 44 LEs        ; 36 LEs               ; 8 LEs                  ; No         ; |MIPS|ULA:ULA1|Mux21               ;
; 34:1               ; 2 bits    ; 44 LEs        ; 38 LEs               ; 6 LEs                  ; No         ; |MIPS|ULA:ULA1|Mux6                ;
; 37:1               ; 3 bits    ; 72 LEs        ; 57 LEs               ; 15 LEs                 ; No         ; |MIPS|ULA:ULA1|Mux29               ;
; 38:1               ; 3 bits    ; 75 LEs        ; 57 LEs               ; 18 LEs                 ; No         ; |MIPS|ULA:ULA1|Mux3                ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------+


+----------------------------------------------------------------------------------------------------+
; Source assignments for memData:memD|altsyncram:altsyncram_component|altsyncram_9fj1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------+
; Assignment                      ; Value              ; From ; To                                   ;
+---------------------------------+--------------------+------+--------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                    ;
+---------------------------------+--------------------+------+--------------------------------------+


+-----------------------------------------------------+
; Parameter Settings for User Entity Instance: PC:PC1 ;
+----------------+-------+----------------------------+
; Parameter Name ; Value ; Type                       ;
+----------------+-------+----------------------------+
; data_width     ; 32    ; Signed Integer             ;
+----------------+-------+----------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mux2to1:mux_IN_PC ;
+----------------+-------+---------------------------------------+
; Parameter Name ; Value ; Type                                  ;
+----------------+-------+---------------------------------------+
; data_width     ; 32    ; Signed Integer                        ;
+----------------+-------+---------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------+
; Parameter Settings for User Entity Instance: addSub:PCP4 ;
+----------------+-------+---------------------------------+
; Parameter Name ; Value ; Type                            ;
+----------------+-------+---------------------------------+
; data_width     ; 32    ; Signed Integer                  ;
+----------------+-------+---------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------+
; Parameter Settings for User Entity Instance: memInst2:memI ;
+----------------+-------+-----------------------------------+
; Parameter Name ; Value ; Type                              ;
+----------------+-------+-----------------------------------+
; wlength        ; 32    ; Signed Integer                    ;
; words          ; 10    ; Signed Integer                    ;
+----------------+-------+-----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------+
; Parameter Settings for User Entity Instance: flipflop:PIPE1 ;
+----------------+-------+------------------------------------+
; Parameter Name ; Value ; Type                               ;
+----------------+-------+------------------------------------+
; data_width     ; 64    ; Signed Integer                     ;
+----------------+-------+------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: controller:controle|comparador:igualitario|flipflop:Flip1 ;
+----------------+-------+-------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------+
; data_width     ; 5     ; Signed Integer                                                                ;
+----------------+-------+-------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: controller:controle|comparador:igualitario|flipflop:Flip2 ;
+----------------+-------+-------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------+
; data_width     ; 5     ; Signed Integer                                                                ;
+----------------+-------+-------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: regBank:registradores|reg:\G2:0:regb ;
+----------------+-------+----------------------------------------------------------+
; Parameter Name ; Value ; Type                                                     ;
+----------------+-------+----------------------------------------------------------+
; data_width     ; 32    ; Signed Integer                                           ;
+----------------+-------+----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: regBank:registradores|reg:\G2:1:regb ;
+----------------+-------+----------------------------------------------------------+
; Parameter Name ; Value ; Type                                                     ;
+----------------+-------+----------------------------------------------------------+
; data_width     ; 32    ; Signed Integer                                           ;
+----------------+-------+----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: regBank:registradores|reg:\G2:2:regb ;
+----------------+-------+----------------------------------------------------------+
; Parameter Name ; Value ; Type                                                     ;
+----------------+-------+----------------------------------------------------------+
; data_width     ; 32    ; Signed Integer                                           ;
+----------------+-------+----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: regBank:registradores|reg:\G2:3:regb ;
+----------------+-------+----------------------------------------------------------+
; Parameter Name ; Value ; Type                                                     ;
+----------------+-------+----------------------------------------------------------+
; data_width     ; 32    ; Signed Integer                                           ;
+----------------+-------+----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: regBank:registradores|reg:\G2:4:regb ;
+----------------+-------+----------------------------------------------------------+
; Parameter Name ; Value ; Type                                                     ;
+----------------+-------+----------------------------------------------------------+
; data_width     ; 32    ; Signed Integer                                           ;
+----------------+-------+----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: regBank:registradores|reg:\G2:5:regb ;
+----------------+-------+----------------------------------------------------------+
; Parameter Name ; Value ; Type                                                     ;
+----------------+-------+----------------------------------------------------------+
; data_width     ; 32    ; Signed Integer                                           ;
+----------------+-------+----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: regBank:registradores|reg:\G2:6:regb ;
+----------------+-------+----------------------------------------------------------+
; Parameter Name ; Value ; Type                                                     ;
+----------------+-------+----------------------------------------------------------+
; data_width     ; 32    ; Signed Integer                                           ;
+----------------+-------+----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: regBank:registradores|reg:\G2:7:regb ;
+----------------+-------+----------------------------------------------------------+
; Parameter Name ; Value ; Type                                                     ;
+----------------+-------+----------------------------------------------------------+
; data_width     ; 32    ; Signed Integer                                           ;
+----------------+-------+----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: regBank:registradores|reg:\G2:8:regb ;
+----------------+-------+----------------------------------------------------------+
; Parameter Name ; Value ; Type                                                     ;
+----------------+-------+----------------------------------------------------------+
; data_width     ; 32    ; Signed Integer                                           ;
+----------------+-------+----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: regBank:registradores|reg:\G2:9:regb ;
+----------------+-------+----------------------------------------------------------+
; Parameter Name ; Value ; Type                                                     ;
+----------------+-------+----------------------------------------------------------+
; data_width     ; 32    ; Signed Integer                                           ;
+----------------+-------+----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: regBank:registradores|reg:\G2:10:regb ;
+----------------+-------+-----------------------------------------------------------+
; Parameter Name ; Value ; Type                                                      ;
+----------------+-------+-----------------------------------------------------------+
; data_width     ; 32    ; Signed Integer                                            ;
+----------------+-------+-----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: regBank:registradores|reg:\G2:11:regb ;
+----------------+-------+-----------------------------------------------------------+
; Parameter Name ; Value ; Type                                                      ;
+----------------+-------+-----------------------------------------------------------+
; data_width     ; 32    ; Signed Integer                                            ;
+----------------+-------+-----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: regBank:registradores|reg:\G2:12:regb ;
+----------------+-------+-----------------------------------------------------------+
; Parameter Name ; Value ; Type                                                      ;
+----------------+-------+-----------------------------------------------------------+
; data_width     ; 32    ; Signed Integer                                            ;
+----------------+-------+-----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: regBank:registradores|reg:\G2:13:regb ;
+----------------+-------+-----------------------------------------------------------+
; Parameter Name ; Value ; Type                                                      ;
+----------------+-------+-----------------------------------------------------------+
; data_width     ; 32    ; Signed Integer                                            ;
+----------------+-------+-----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: regBank:registradores|reg:\G2:14:regb ;
+----------------+-------+-----------------------------------------------------------+
; Parameter Name ; Value ; Type                                                      ;
+----------------+-------+-----------------------------------------------------------+
; data_width     ; 32    ; Signed Integer                                            ;
+----------------+-------+-----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: regBank:registradores|reg:\G2:15:regb ;
+----------------+-------+-----------------------------------------------------------+
; Parameter Name ; Value ; Type                                                      ;
+----------------+-------+-----------------------------------------------------------+
; data_width     ; 32    ; Signed Integer                                            ;
+----------------+-------+-----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: regBank:registradores|reg:\G2:16:regb ;
+----------------+-------+-----------------------------------------------------------+
; Parameter Name ; Value ; Type                                                      ;
+----------------+-------+-----------------------------------------------------------+
; data_width     ; 32    ; Signed Integer                                            ;
+----------------+-------+-----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: regBank:registradores|reg:\G2:17:regb ;
+----------------+-------+-----------------------------------------------------------+
; Parameter Name ; Value ; Type                                                      ;
+----------------+-------+-----------------------------------------------------------+
; data_width     ; 32    ; Signed Integer                                            ;
+----------------+-------+-----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: regBank:registradores|reg:\G2:18:regb ;
+----------------+-------+-----------------------------------------------------------+
; Parameter Name ; Value ; Type                                                      ;
+----------------+-------+-----------------------------------------------------------+
; data_width     ; 32    ; Signed Integer                                            ;
+----------------+-------+-----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: regBank:registradores|reg:\G2:19:regb ;
+----------------+-------+-----------------------------------------------------------+
; Parameter Name ; Value ; Type                                                      ;
+----------------+-------+-----------------------------------------------------------+
; data_width     ; 32    ; Signed Integer                                            ;
+----------------+-------+-----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: regBank:registradores|reg:\G2:20:regb ;
+----------------+-------+-----------------------------------------------------------+
; Parameter Name ; Value ; Type                                                      ;
+----------------+-------+-----------------------------------------------------------+
; data_width     ; 32    ; Signed Integer                                            ;
+----------------+-------+-----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: regBank:registradores|reg:\G2:21:regb ;
+----------------+-------+-----------------------------------------------------------+
; Parameter Name ; Value ; Type                                                      ;
+----------------+-------+-----------------------------------------------------------+
; data_width     ; 32    ; Signed Integer                                            ;
+----------------+-------+-----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: regBank:registradores|reg:\G2:22:regb ;
+----------------+-------+-----------------------------------------------------------+
; Parameter Name ; Value ; Type                                                      ;
+----------------+-------+-----------------------------------------------------------+
; data_width     ; 32    ; Signed Integer                                            ;
+----------------+-------+-----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: regBank:registradores|reg:\G2:23:regb ;
+----------------+-------+-----------------------------------------------------------+
; Parameter Name ; Value ; Type                                                      ;
+----------------+-------+-----------------------------------------------------------+
; data_width     ; 32    ; Signed Integer                                            ;
+----------------+-------+-----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: regBank:registradores|reg:\G2:24:regb ;
+----------------+-------+-----------------------------------------------------------+
; Parameter Name ; Value ; Type                                                      ;
+----------------+-------+-----------------------------------------------------------+
; data_width     ; 32    ; Signed Integer                                            ;
+----------------+-------+-----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: regBank:registradores|reg:\G2:25:regb ;
+----------------+-------+-----------------------------------------------------------+
; Parameter Name ; Value ; Type                                                      ;
+----------------+-------+-----------------------------------------------------------+
; data_width     ; 32    ; Signed Integer                                            ;
+----------------+-------+-----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: regBank:registradores|reg:\G2:26:regb ;
+----------------+-------+-----------------------------------------------------------+
; Parameter Name ; Value ; Type                                                      ;
+----------------+-------+-----------------------------------------------------------+
; data_width     ; 32    ; Signed Integer                                            ;
+----------------+-------+-----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: regBank:registradores|reg:\G2:27:regb ;
+----------------+-------+-----------------------------------------------------------+
; Parameter Name ; Value ; Type                                                      ;
+----------------+-------+-----------------------------------------------------------+
; data_width     ; 32    ; Signed Integer                                            ;
+----------------+-------+-----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: regBank:registradores|reg:\G2:28:regb ;
+----------------+-------+-----------------------------------------------------------+
; Parameter Name ; Value ; Type                                                      ;
+----------------+-------+-----------------------------------------------------------+
; data_width     ; 32    ; Signed Integer                                            ;
+----------------+-------+-----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: regBank:registradores|reg:\G2:29:regb ;
+----------------+-------+-----------------------------------------------------------+
; Parameter Name ; Value ; Type                                                      ;
+----------------+-------+-----------------------------------------------------------+
; data_width     ; 32    ; Signed Integer                                            ;
+----------------+-------+-----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: regBank:registradores|reg:\G2:30:regb ;
+----------------+-------+-----------------------------------------------------------+
; Parameter Name ; Value ; Type                                                      ;
+----------------+-------+-----------------------------------------------------------+
; data_width     ; 32    ; Signed Integer                                            ;
+----------------+-------+-----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: regBank:registradores|reg:\G2:31:regb ;
+----------------+-------+-----------------------------------------------------------+
; Parameter Name ; Value ; Type                                                      ;
+----------------+-------+-----------------------------------------------------------+
; data_width     ; 32    ; Signed Integer                                            ;
+----------------+-------+-----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------+
; Parameter Settings for User Entity Instance: flipflop:PIPE2 ;
+----------------+-------+------------------------------------+
; Parameter Name ; Value ; Type                               ;
+----------------+-------+------------------------------------+
; data_width     ; 146   ; Signed Integer                     ;
+----------------+-------+------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------+
; Parameter Settings for User Entity Instance: flipflop:PIPEAUX ;
+----------------+-------+--------------------------------------+
; Parameter Name ; Value ; Type                                 ;
+----------------+-------+--------------------------------------+
; data_width     ; 4     ; Signed Integer                       ;
+----------------+-------+--------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------+
; Parameter Settings for User Entity Instance: addSub:inPC ;
+----------------+-------+---------------------------------+
; Parameter Name ; Value ; Type                            ;
+----------------+-------+---------------------------------+
; data_width     ; 32    ; Signed Integer                  ;
+----------------+-------+---------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mux4to1:mux_IN_ULA_4_1 ;
+----------------+-------+--------------------------------------------+
; Parameter Name ; Value ; Type                                       ;
+----------------+-------+--------------------------------------------+
; data_width     ; 32    ; Signed Integer                             ;
+----------------+-------+--------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mux4to1:mux_IN_ULA_4_2 ;
+----------------+-------+--------------------------------------------+
; Parameter Name ; Value ; Type                                       ;
+----------------+-------+--------------------------------------------+
; data_width     ; 32    ; Signed Integer                             ;
+----------------+-------+--------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mux2to1:muxEscReg ;
+----------------+-------+---------------------------------------+
; Parameter Name ; Value ; Type                                  ;
+----------------+-------+---------------------------------------+
; data_width     ; 5     ; Signed Integer                        ;
+----------------+-------+---------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------+
; Parameter Settings for User Entity Instance: flipflop:PIPE3 ;
+----------------+-------+------------------------------------+
; Parameter Name ; Value ; Type                               ;
+----------------+-------+------------------------------------+
; data_width     ; 107   ; Signed Integer                     ;
+----------------+-------+------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: memData:memD|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+-------------------------------+
; Parameter Name                     ; Value                ; Type                          ;
+------------------------------------+----------------------+-------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                       ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                    ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                  ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                  ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                       ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                       ;
; WIDTH_A                            ; 32                   ; Signed Integer                ;
; WIDTHAD_A                          ; 10                   ; Signed Integer                ;
; NUMWORDS_A                         ; 1024                 ; Signed Integer                ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                       ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                       ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                       ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                       ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                       ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                       ;
; WIDTH_B                            ; 1                    ; Untyped                       ;
; WIDTHAD_B                          ; 1                    ; Untyped                       ;
; NUMWORDS_B                         ; 1                    ; Untyped                       ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                       ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                       ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                       ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                       ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                       ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                       ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                       ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                       ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                       ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                       ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                       ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                       ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                       ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                       ;
; BYTE_SIZE                          ; 8                    ; Untyped                       ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                       ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                       ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                       ;
; INIT_FILE                          ; memData.mif          ; Untyped                       ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                       ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                       ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                       ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                       ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                       ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                       ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                       ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                       ;
; ENABLE_ECC                         ; FALSE                ; Untyped                       ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                       ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                       ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                       ;
; CBXI_PARAMETER                     ; altsyncram_9fj1      ; Untyped                       ;
+------------------------------------+----------------------+-------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------+
; Parameter Settings for User Entity Instance: flipflop:PIPE4 ;
+----------------+-------+------------------------------------+
; Parameter Name ; Value ; Type                               ;
+----------------+-------+------------------------------------+
; data_width     ; 71    ; Signed Integer                     ;
+----------------+-------+------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mux2to1:muxEscReg2 ;
+----------------+-------+----------------------------------------+
; Parameter Name ; Value ; Type                                   ;
+----------------+-------+----------------------------------------+
; data_width     ; 32    ; Signed Integer                         ;
+----------------+-------+----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                         ;
+-------------------------------------------+----------------------------------------------+
; Name                                      ; Value                                        ;
+-------------------------------------------+----------------------------------------------+
; Number of entity instances                ; 1                                            ;
; Entity Instance                           ; memData:memD|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                  ;
;     -- WIDTH_A                            ; 32                                           ;
;     -- NUMWORDS_A                         ; 1024                                         ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                 ;
;     -- WIDTH_B                            ; 1                                            ;
;     -- NUMWORDS_B                         ; 1                                            ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                       ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                 ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                         ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                    ;
+-------------------------------------------+----------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "flipflop:PIPE3"                                                                       ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                             ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; q[105] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------+
; Port Connectivity Checks: "mux4to1:mux_IN_ULA_4_2" ;
+---------+-------+----------+-----------------------+
; Port    ; Type  ; Severity ; Details               ;
+---------+-------+----------+-----------------------+
; d[1..0] ; Input ; Info     ; Stuck at GND          ;
+---------+-------+----------+-----------------------+


+----------------------------------------------------+
; Port Connectivity Checks: "mux4to1:mux_IN_ULA_4_1" ;
+------+-------+----------+--------------------------+
; Port ; Type  ; Severity ; Details                  ;
+------+-------+----------+--------------------------+
; d    ; Input ; Info     ; Stuck at GND             ;
+------+-------+----------+--------------------------+


+-------------------------------------------+
; Port Connectivity Checks: "addSub:inPC"   ;
+---------+-------+----------+--------------+
; Port    ; Type  ; Severity ; Details      ;
+---------+-------+----------+--------------+
; b[1..0] ; Input ; Info     ; Stuck at GND ;
; add_sub ; Input ; Info     ; Stuck at VCC ;
+---------+-------+----------+--------------+


+---------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "flipflop:PIPE2"                                                                          ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                             ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; q[41..40] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------+
; Port Connectivity Checks: "memInst2:memI" ;
+------+-------+----------+-----------------+
; Port ; Type  ; Severity ; Details         ;
+------+-------+----------+-----------------+
; data ; Input ; Info     ; Stuck at GND    ;
; wren ; Input ; Info     ; Stuck at GND    ;
+------+-------+----------+-----------------+


+--------------------------------------------+
; Port Connectivity Checks: "addSub:PCP4"    ;
+----------+-------+----------+--------------+
; Port     ; Type  ; Severity ; Details      ;
+----------+-------+----------+--------------+
; b[31..3] ; Input ; Info     ; Stuck at GND ;
; b[1..0]  ; Input ; Info     ; Stuck at GND ;
; b[2]     ; Input ; Info     ; Stuck at VCC ;
; add_sub  ; Input ; Info     ; Stuck at VCC ;
+----------+-------+----------+--------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; arriav_ff             ; 537                         ;
;     CLR               ; 239                         ;
;     CLR SLD           ; 42                          ;
;     ENA CLR           ; 256                         ;
; arriav_lcell_comb     ; 955                         ;
;     arith             ; 86                          ;
;         1 data inputs ; 49                          ;
;         2 data inputs ; 4                           ;
;         3 data inputs ; 1                           ;
;         5 data inputs ; 32                          ;
;     extend            ; 12                          ;
;         7 data inputs ; 12                          ;
;     normal            ; 857                         ;
;         2 data inputs ; 46                          ;
;         3 data inputs ; 120                         ;
;         4 data inputs ; 89                          ;
;         5 data inputs ; 179                         ;
;         6 data inputs ; 423                         ;
; boundary_port         ; 34                          ;
; stratixv_ram_block    ; 32                          ;
;                       ;                             ;
; Max LUT depth         ; 14.10                       ;
; Average LUT depth     ; 7.80                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:12     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Analysis & Synthesis
    Info: Version 15.0.0 Build 145 04/22/2015 SJ Web Edition
    Info: Processing started: Wed Jan 18 20:26:56 2017
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off MIPS -c MIPS
Info (20034): Auto device selection is not supported for Cyclone V device family. The default device, 5CGXFC7C7F23C8, is set.
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (12021): Found 2 design units, including 1 entities, in source file memInst2.vhd
    Info (12022): Found design unit 1: memInst2-rlt
    Info (12023): Found entity 1: memInst2
Info (12021): Found 0 design units, including 0 entities, in source file memData_inst.vhd
Info (12021): Found 0 design units, including 0 entities, in source file memInst_inst.vhd
Info (12021): Found 2 design units, including 1 entities, in source file mux32to1.vhd
    Info (12022): Found design unit 1: mux32to1-rtl
    Info (12023): Found entity 1: mux32to1
Info (12021): Found 2 design units, including 1 entities, in source file dec5p1.vhd
    Info (12022): Found design unit 1: dec5to1-rtl
    Info (12023): Found entity 1: dec5to1
Info (12021): Found 2 design units, including 0 entities, in source file array32.vhd
    Info (12022): Found design unit 1: array32
    Info (12022): Found design unit 2: array32-body
Info (12021): Found 2 design units, including 1 entities, in source file reg.vhd
    Info (12022): Found design unit 1: reg-rtl
    Info (12023): Found entity 1: reg
Info (12021): Found 2 design units, including 1 entities, in source file addSub.vhd
    Info (12022): Found design unit 1: addSub-rtl
    Info (12023): Found entity 1: addSub
Info (12021): Found 2 design units, including 1 entities, in source file mux2to1.vhd
    Info (12022): Found design unit 1: mux2to1-behavioral
    Info (12023): Found entity 1: mux2to1
Info (12021): Found 2 design units, including 1 entities, in source file PC.vhd
    Info (12022): Found design unit 1: PC-rtl
    Info (12023): Found entity 1: PC
Info (12021): Found 2 design units, including 1 entities, in source file regBank.vhd
    Info (12022): Found design unit 1: regBank-rtl
    Info (12023): Found entity 1: regBank
Info (12021): Found 2 design units, including 1 entities, in source file signalExtensor.vhd
    Info (12022): Found design unit 1: signalExtensor-rtl
    Info (12023): Found entity 1: signalExtensor
Info (12021): Found 2 design units, including 1 entities, in source file controller.vhd
    Info (12022): Found design unit 1: controller-rtl
    Info (12023): Found entity 1: controller
Info (12021): Found 2 design units, including 1 entities, in source file flipflop.vhd
    Info (12022): Found design unit 1: flipflop-rtl
    Info (12023): Found entity 1: flipflop
Info (12021): Found 2 design units, including 1 entities, in source file ULA.vhd
    Info (12022): Found design unit 1: ULA-rtl
    Info (12023): Found entity 1: ULA
Info (12021): Found 2 design units, including 1 entities, in source file opULA.vhd
    Info (12022): Found design unit 1: opULA-rtl
    Info (12023): Found entity 1: opULA
Info (12021): Found 2 design units, including 1 entities, in source file MIPS.vhd
    Info (12022): Found design unit 1: MIPS-rtl
    Info (12023): Found entity 1: MIPS
Info (12021): Found 2 design units, including 1 entities, in source file memInst.vhd
    Info (12022): Found design unit 1: meminst-SYN
    Info (12023): Found entity 1: memInst
Info (12021): Found 2 design units, including 1 entities, in source file memData.vhd
    Info (12022): Found design unit 1: memdata-SYN
    Info (12023): Found entity 1: memData
Info (12021): Found 2 design units, including 1 entities, in source file shifter.vhd
    Info (12022): Found design unit 1: shifter-rtl
    Info (12023): Found entity 1: shifter
Info (12021): Found 2 design units, including 1 entities, in source file mux4to1.vhd
    Info (12022): Found design unit 1: mux4to1-behavioral
    Info (12023): Found entity 1: mux4to1
Info (12021): Found 2 design units, including 1 entities, in source file comparador.vhd
    Info (12022): Found design unit 1: comparador-behavior
    Info (12023): Found entity 1: comparador
Info (12021): Found 2 design units, including 1 entities, in source file geradordesinais.vhd
    Info (12022): Found design unit 1: geradordesinais-behavior
    Info (12023): Found entity 1: geradordesinais
Info (12127): Elaborating entity "MIPS" for the top level hierarchy
Warning (10036): Verilog HDL or VHDL warning at MIPS.vhd(26): object "sig_lerMem_2" assigned a value but never read
Info (12128): Elaborating entity "PC" for hierarchy "PC:PC1"
Info (12128): Elaborating entity "mux2to1" for hierarchy "mux2to1:mux_IN_PC"
Info (12128): Elaborating entity "addSub" for hierarchy "addSub:PCP4"
Info (12128): Elaborating entity "memInst2" for hierarchy "memInst2:memI"
Info (12128): Elaborating entity "flipflop" for hierarchy "flipflop:PIPE1"
Info (12128): Elaborating entity "controller" for hierarchy "controller:controle"
Info (12128): Elaborating entity "comparador" for hierarchy "controller:controle|comparador:igualitario"
Info (12128): Elaborating entity "flipflop" for hierarchy "controller:controle|comparador:igualitario|flipflop:Flip1"
Info (12128): Elaborating entity "geradordesinais" for hierarchy "controller:controle|geradordesinais:gerador"
Warning (10631): VHDL Process Statement warning at geradordesinais.vhd(21): inferring latch(es) for signal or variable "AdiantaA1", which holds its previous value in one or more paths through the process
Warning (10631): VHDL Process Statement warning at geradordesinais.vhd(21): inferring latch(es) for signal or variable "AdiantaB1", which holds its previous value in one or more paths through the process
Info (10041): Inferred latch for "AdiantaB1[0]" at geradordesinais.vhd(21)
Info (10041): Inferred latch for "AdiantaB1[1]" at geradordesinais.vhd(21)
Info (10041): Inferred latch for "AdiantaA1[0]" at geradordesinais.vhd(21)
Info (10041): Inferred latch for "AdiantaA1[1]" at geradordesinais.vhd(21)
Info (12128): Elaborating entity "regBank" for hierarchy "regBank:registradores"
Info (12128): Elaborating entity "reg" for hierarchy "regBank:registradores|reg:\G2:0:regb"
Info (12128): Elaborating entity "mux32to1" for hierarchy "regBank:registradores|mux32to1:outData1"
Info (12128): Elaborating entity "dec5to1" for hierarchy "regBank:registradores|dec5to1:decWrite"
Info (12128): Elaborating entity "signalExtensor" for hierarchy "signalExtensor:ExtSinal"
Info (12128): Elaborating entity "flipflop" for hierarchy "flipflop:PIPE2"
Info (12128): Elaborating entity "flipflop" for hierarchy "flipflop:PIPEAUX"
Info (12128): Elaborating entity "mux4to1" for hierarchy "mux4to1:mux_IN_ULA_4_1"
Info (12128): Elaborating entity "opULA" for hierarchy "opULA:operaULA"
Info (12128): Elaborating entity "ULA" for hierarchy "ULA:ULA1"
Info (12128): Elaborating entity "mux2to1" for hierarchy "mux2to1:muxEscReg"
Info (12128): Elaborating entity "flipflop" for hierarchy "flipflop:PIPE3"
Info (12128): Elaborating entity "memData" for hierarchy "memData:memD"
Info (12128): Elaborating entity "altsyncram" for hierarchy "memData:memD|altsyncram:altsyncram_component"
Info (12130): Elaborated megafunction instantiation "memData:memD|altsyncram:altsyncram_component"
Info (12133): Instantiated megafunction "memData:memD|altsyncram:altsyncram_component" with the following parameter:
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "memData.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone II"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "1024"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "widthad_a" = "10"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_9fj1.tdf
    Info (12023): Found entity 1: altsyncram_9fj1
Info (12128): Elaborating entity "altsyncram_9fj1" for hierarchy "memData:memD|altsyncram:altsyncram_component|altsyncram_9fj1:auto_generated"
Info (12128): Elaborating entity "flipflop" for hierarchy "flipflop:PIPE4"
Warning (13012): Latch controller:controle|geradordesinais:gerador|AdiantaB1[0] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal flipflop:PIPE1|Temp[29]
Warning (13012): Latch controller:controle|geradordesinais:gerador|AdiantaB1[1] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal flipflop:PIPE1|Temp[29]
Warning (13012): Latch controller:controle|geradordesinais:gerador|AdiantaA1[0] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal flipflop:PIPE1|Temp[28]
Warning (13012): Latch controller:controle|geradordesinais:gerador|AdiantaA1[1] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal flipflop:PIPE1|Temp[28]
Info (286030): Timing-Driven Synthesis is running
Info (17049): 848 registers lost all their fanouts during netlist optimizations.
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 1486 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 2 input pins
    Info (21059): Implemented 32 output pins
    Info (21061): Implemented 1420 logic cells
    Info (21064): Implemented 32 RAM segments
Info: Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 12 warnings
    Info: Peak virtual memory: 1093 megabytes
    Info: Processing ended: Wed Jan 18 20:27:46 2017
    Info: Elapsed time: 00:00:50
    Info: Total CPU time (on all processors): 00:00:49


