TimeQuest Timing Analyzer report for CPU_RISC_ComputerArchitectureSharif
Fri Feb 05 10:46:54 2021
Quartus II 64-Bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow 1200mV 85C Model Fmax Summary
  6. Timing Closure Recommendations
  7. Slow 1200mV 85C Model Setup Summary
  8. Slow 1200mV 85C Model Hold Summary
  9. Slow 1200mV 85C Model Recovery Summary
 10. Slow 1200mV 85C Model Removal Summary
 11. Slow 1200mV 85C Model Minimum Pulse Width Summary
 12. Slow 1200mV 85C Model Setup: 'clock'
 13. Slow 1200mV 85C Model Hold: 'clock'
 14. Slow 1200mV 85C Model Minimum Pulse Width: 'clock'
 15. Setup Times
 16. Hold Times
 17. Clock to Output Times
 18. Minimum Clock to Output Times
 19. Slow 1200mV 85C Model Metastability Report
 20. Slow 1200mV 0C Model Fmax Summary
 21. Slow 1200mV 0C Model Setup Summary
 22. Slow 1200mV 0C Model Hold Summary
 23. Slow 1200mV 0C Model Recovery Summary
 24. Slow 1200mV 0C Model Removal Summary
 25. Slow 1200mV 0C Model Minimum Pulse Width Summary
 26. Slow 1200mV 0C Model Setup: 'clock'
 27. Slow 1200mV 0C Model Hold: 'clock'
 28. Slow 1200mV 0C Model Minimum Pulse Width: 'clock'
 29. Setup Times
 30. Hold Times
 31. Clock to Output Times
 32. Minimum Clock to Output Times
 33. Slow 1200mV 0C Model Metastability Report
 34. Fast 1200mV 0C Model Setup Summary
 35. Fast 1200mV 0C Model Hold Summary
 36. Fast 1200mV 0C Model Recovery Summary
 37. Fast 1200mV 0C Model Removal Summary
 38. Fast 1200mV 0C Model Minimum Pulse Width Summary
 39. Fast 1200mV 0C Model Setup: 'clock'
 40. Fast 1200mV 0C Model Hold: 'clock'
 41. Fast 1200mV 0C Model Minimum Pulse Width: 'clock'
 42. Setup Times
 43. Hold Times
 44. Clock to Output Times
 45. Minimum Clock to Output Times
 46. Fast 1200mV 0C Model Metastability Report
 47. Multicorner Timing Analysis Summary
 48. Setup Times
 49. Hold Times
 50. Clock to Output Times
 51. Minimum Clock to Output Times
 52. Board Trace Model Assignments
 53. Input Transition Times
 54. Signal Integrity Metrics (Slow 1200mv 0c Model)
 55. Signal Integrity Metrics (Slow 1200mv 85c Model)
 56. Signal Integrity Metrics (Fast 1200mv 0c Model)
 57. Setup Transfers
 58. Hold Transfers
 59. Report TCCS
 60. Report RSKM
 61. Unconstrained Paths
 62. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+----------------------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                                      ;
+--------------------+-------------------------------------------------------------------+
; Quartus II Version ; Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition ;
; Revision Name      ; CPU_RISC_ComputerArchitectureSharif                               ;
; Device Family      ; Cyclone IV GX                                                     ;
; Device Name        ; EP4CGX22CF19C6                                                    ;
; Timing Models      ; Final                                                             ;
; Delay Model        ; Combined                                                          ;
; Rise/Fall Delays   ; Enabled                                                           ;
+--------------------+-------------------------------------------------------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 8      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                            ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-----------+
; Clock Name ; Type ; Period ; Frequency  ; Rise  ; Fall  ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets   ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-----------+
; clock      ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { clock } ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-----------+


+-----------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                                                                        ;
+------------+-----------------+------------+---------------------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name ; Note                                                          ;
+------------+-----------------+------------+---------------------------------------------------------------+
; 359.32 MHz ; 250.0 MHz       ; clock      ; limit due to minimum period restriction (max I/O toggle rate) ;
+------------+-----------------+------------+---------------------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+-------------------------------------+
; Slow 1200mV 85C Model Setup Summary ;
+-------+--------+--------------------+
; Clock ; Slack  ; End Point TNS      ;
+-------+--------+--------------------+
; clock ; -1.783 ; -114.081           ;
+-------+--------+--------------------+


+------------------------------------+
; Slow 1200mV 85C Model Hold Summary ;
+-------+-------+--------------------+
; Clock ; Slack ; End Point TNS      ;
+-------+-------+--------------------+
; clock ; 0.370 ; 0.000              ;
+-------+-------+--------------------+


------------------------------------------
; Slow 1200mV 85C Model Recovery Summary ;
------------------------------------------
No paths to report.


-----------------------------------------
; Slow 1200mV 85C Model Removal Summary ;
-----------------------------------------
No paths to report.


+---------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary ;
+-------+--------+----------------------------------+
; Clock ; Slack  ; End Point TNS                    ;
+-------+--------+----------------------------------+
; clock ; -3.000 ; -706.680                         ;
+-------+--------+----------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'clock'                                                                                                                                                                                                                                                                                     ;
+--------+------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                              ; To Node                                                                                                          ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -1.783 ; memory:inst|MainMemory:inst3|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a15~porta_re_reg ; memory:inst|MainMemory:inst3|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a15        ; clock        ; clock       ; 1.000        ; -0.096     ; 2.616      ;
; -1.783 ; memory:inst|MainMemory:inst3|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a7~porta_re_reg  ; memory:inst|MainMemory:inst3|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a7         ; clock        ; clock       ; 1.000        ; -0.096     ; 2.616      ;
; -1.783 ; memory:inst|MainMemory:inst3|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a14~porta_re_reg ; memory:inst|MainMemory:inst3|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a14        ; clock        ; clock       ; 1.000        ; -0.096     ; 2.616      ;
; -1.783 ; memory:inst|MainMemory:inst3|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a6~porta_re_reg  ; memory:inst|MainMemory:inst3|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a6         ; clock        ; clock       ; 1.000        ; -0.096     ; 2.616      ;
; -1.783 ; memory:inst|MainMemory:inst3|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a4~porta_re_reg  ; memory:inst|MainMemory:inst3|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a4         ; clock        ; clock       ; 1.000        ; -0.096     ; 2.616      ;
; -1.783 ; memory:inst|MainMemory:inst3|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a2~porta_re_reg  ; memory:inst|MainMemory:inst3|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a2         ; clock        ; clock       ; 1.000        ; -0.096     ; 2.616      ;
; -1.783 ; memory:inst|MainMemory:inst3|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a9~porta_re_reg  ; memory:inst|MainMemory:inst3|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a9         ; clock        ; clock       ; 1.000        ; -0.096     ; 2.616      ;
; -1.783 ; memory:inst|MainMemory:inst3|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a1~porta_re_reg  ; memory:inst|MainMemory:inst3|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a1         ; clock        ; clock       ; 1.000        ; -0.096     ; 2.616      ;
; -1.783 ; memory:inst|MainMemory:inst3|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a0~porta_re_reg  ; memory:inst|MainMemory:inst3|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a0         ; clock        ; clock       ; 1.000        ; -0.096     ; 2.616      ;
; -1.783 ; memory:inst|MainMemory:inst2|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a15~porta_re_reg ; memory:inst|MainMemory:inst2|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a15        ; clock        ; clock       ; 1.000        ; -0.096     ; 2.616      ;
; -1.783 ; memory:inst|MainMemory:inst2|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a7~porta_re_reg  ; memory:inst|MainMemory:inst2|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a7         ; clock        ; clock       ; 1.000        ; -0.096     ; 2.616      ;
; -1.783 ; memory:inst|MainMemory:inst2|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a13~porta_re_reg ; memory:inst|MainMemory:inst2|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a13        ; clock        ; clock       ; 1.000        ; -0.096     ; 2.616      ;
; -1.783 ; memory:inst|MainMemory:inst2|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a5~porta_re_reg  ; memory:inst|MainMemory:inst2|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a5         ; clock        ; clock       ; 1.000        ; -0.096     ; 2.616      ;
; -1.783 ; memory:inst|MainMemory:inst2|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a4~porta_re_reg  ; memory:inst|MainMemory:inst2|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a4         ; clock        ; clock       ; 1.000        ; -0.096     ; 2.616      ;
; -1.783 ; memory:inst|MainMemory:inst2|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a11~porta_re_reg ; memory:inst|MainMemory:inst2|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a11        ; clock        ; clock       ; 1.000        ; -0.096     ; 2.616      ;
; -1.783 ; memory:inst|MainMemory:inst2|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a10~porta_re_reg ; memory:inst|MainMemory:inst2|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a10        ; clock        ; clock       ; 1.000        ; -0.096     ; 2.616      ;
; -1.783 ; memory:inst|MainMemory:inst2|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a1~porta_re_reg  ; memory:inst|MainMemory:inst2|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a1         ; clock        ; clock       ; 1.000        ; -0.096     ; 2.616      ;
; -1.783 ; memory:inst|MainMemory:inst4|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a14~porta_re_reg ; memory:inst|MainMemory:inst4|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a14        ; clock        ; clock       ; 1.000        ; -0.096     ; 2.616      ;
; -1.783 ; memory:inst|MainMemory:inst4|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a6~porta_re_reg  ; memory:inst|MainMemory:inst4|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a6         ; clock        ; clock       ; 1.000        ; -0.096     ; 2.616      ;
; -1.783 ; memory:inst|MainMemory:inst4|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a13~porta_re_reg ; memory:inst|MainMemory:inst4|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a13        ; clock        ; clock       ; 1.000        ; -0.096     ; 2.616      ;
; -1.783 ; memory:inst|MainMemory:inst4|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a10~porta_re_reg ; memory:inst|MainMemory:inst4|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a10        ; clock        ; clock       ; 1.000        ; -0.096     ; 2.616      ;
; -1.783 ; memory:inst|MainMemory:inst4|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a9~porta_re_reg  ; memory:inst|MainMemory:inst4|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a9         ; clock        ; clock       ; 1.000        ; -0.096     ; 2.616      ;
; -1.783 ; memory:inst|MainMemory:inst4|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a8~porta_re_reg  ; memory:inst|MainMemory:inst4|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a8         ; clock        ; clock       ; 1.000        ; -0.096     ; 2.616      ;
; -1.783 ; memory:inst|MainMemory:inst2|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a14~porta_re_reg ; memory:inst|MainMemory:inst2|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a14        ; clock        ; clock       ; 1.000        ; -0.096     ; 2.616      ;
; -1.783 ; memory:inst|MainMemory:inst2|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a6~porta_re_reg  ; memory:inst|MainMemory:inst2|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a6         ; clock        ; clock       ; 1.000        ; -0.096     ; 2.616      ;
; -1.783 ; memory:inst|MainMemory:inst1|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a7~porta_re_reg  ; memory:inst|MainMemory:inst1|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a7         ; clock        ; clock       ; 1.000        ; -0.096     ; 2.616      ;
; -1.783 ; memory:inst|MainMemory:inst1|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a5~porta_re_reg  ; memory:inst|MainMemory:inst1|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a5         ; clock        ; clock       ; 1.000        ; -0.096     ; 2.616      ;
; -1.783 ; memory:inst|MainMemory:inst1|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a12~porta_re_reg ; memory:inst|MainMemory:inst1|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a12        ; clock        ; clock       ; 1.000        ; -0.096     ; 2.616      ;
; -1.783 ; memory:inst|MainMemory:inst1|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a11~porta_re_reg ; memory:inst|MainMemory:inst1|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a11        ; clock        ; clock       ; 1.000        ; -0.096     ; 2.616      ;
; -1.783 ; memory:inst|MainMemory:inst1|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a10~porta_re_reg ; memory:inst|MainMemory:inst1|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a10        ; clock        ; clock       ; 1.000        ; -0.096     ; 2.616      ;
; -1.783 ; memory:inst|MainMemory:inst1|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a2~porta_re_reg  ; memory:inst|MainMemory:inst1|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a2         ; clock        ; clock       ; 1.000        ; -0.096     ; 2.616      ;
; -1.783 ; memory:inst|MainMemory:inst1|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a9~porta_re_reg  ; memory:inst|MainMemory:inst1|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a9         ; clock        ; clock       ; 1.000        ; -0.096     ; 2.616      ;
; -1.783 ; memory:inst|MainMemory:inst1|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a8~porta_re_reg  ; memory:inst|MainMemory:inst1|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a8         ; clock        ; clock       ; 1.000        ; -0.096     ; 2.616      ;
; -1.782 ; memory:inst|MainMemory:inst3|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a13~porta_re_reg ; memory:inst|MainMemory:inst3|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a13        ; clock        ; clock       ; 1.000        ; -0.095     ; 2.616      ;
; -1.782 ; memory:inst|MainMemory:inst3|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a5~porta_re_reg  ; memory:inst|MainMemory:inst3|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a5         ; clock        ; clock       ; 1.000        ; -0.095     ; 2.616      ;
; -1.782 ; memory:inst|MainMemory:inst3|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a12~porta_re_reg ; memory:inst|MainMemory:inst3|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a12        ; clock        ; clock       ; 1.000        ; -0.095     ; 2.616      ;
; -1.782 ; memory:inst|MainMemory:inst3|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a11~porta_re_reg ; memory:inst|MainMemory:inst3|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a11        ; clock        ; clock       ; 1.000        ; -0.095     ; 2.616      ;
; -1.782 ; memory:inst|MainMemory:inst3|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a3~porta_re_reg  ; memory:inst|MainMemory:inst3|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a3         ; clock        ; clock       ; 1.000        ; -0.095     ; 2.616      ;
; -1.782 ; memory:inst|MainMemory:inst3|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a10~porta_re_reg ; memory:inst|MainMemory:inst3|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a10        ; clock        ; clock       ; 1.000        ; -0.095     ; 2.616      ;
; -1.782 ; memory:inst|MainMemory:inst3|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a8~porta_re_reg  ; memory:inst|MainMemory:inst3|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a8         ; clock        ; clock       ; 1.000        ; -0.095     ; 2.616      ;
; -1.782 ; memory:inst|MainMemory:inst2|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a12~porta_re_reg ; memory:inst|MainMemory:inst2|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a12        ; clock        ; clock       ; 1.000        ; -0.095     ; 2.616      ;
; -1.782 ; memory:inst|MainMemory:inst2|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a2~porta_re_reg  ; memory:inst|MainMemory:inst2|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a2         ; clock        ; clock       ; 1.000        ; -0.095     ; 2.616      ;
; -1.782 ; memory:inst|MainMemory:inst2|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a9~porta_re_reg  ; memory:inst|MainMemory:inst2|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a9         ; clock        ; clock       ; 1.000        ; -0.095     ; 2.616      ;
; -1.782 ; memory:inst|MainMemory:inst2|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a8~porta_re_reg  ; memory:inst|MainMemory:inst2|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a8         ; clock        ; clock       ; 1.000        ; -0.095     ; 2.616      ;
; -1.782 ; memory:inst|MainMemory:inst2|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a0~porta_re_reg  ; memory:inst|MainMemory:inst2|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a0         ; clock        ; clock       ; 1.000        ; -0.095     ; 2.616      ;
; -1.782 ; memory:inst|MainMemory:inst4|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a15~porta_re_reg ; memory:inst|MainMemory:inst4|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a15        ; clock        ; clock       ; 1.000        ; -0.095     ; 2.616      ;
; -1.782 ; memory:inst|MainMemory:inst4|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a7~porta_re_reg  ; memory:inst|MainMemory:inst4|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a7         ; clock        ; clock       ; 1.000        ; -0.095     ; 2.616      ;
; -1.782 ; memory:inst|MainMemory:inst4|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a12~porta_re_reg ; memory:inst|MainMemory:inst4|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a12        ; clock        ; clock       ; 1.000        ; -0.095     ; 2.616      ;
; -1.782 ; memory:inst|MainMemory:inst4|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a4~porta_re_reg  ; memory:inst|MainMemory:inst4|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a4         ; clock        ; clock       ; 1.000        ; -0.095     ; 2.616      ;
; -1.782 ; memory:inst|MainMemory:inst4|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a11~porta_re_reg ; memory:inst|MainMemory:inst4|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a11        ; clock        ; clock       ; 1.000        ; -0.095     ; 2.616      ;
; -1.782 ; memory:inst|MainMemory:inst4|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a3~porta_re_reg  ; memory:inst|MainMemory:inst4|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a3         ; clock        ; clock       ; 1.000        ; -0.095     ; 2.616      ;
; -1.782 ; memory:inst|MainMemory:inst4|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a5~porta_re_reg  ; memory:inst|MainMemory:inst4|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a5         ; clock        ; clock       ; 1.000        ; -0.095     ; 2.616      ;
; -1.782 ; memory:inst|MainMemory:inst4|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a2~porta_re_reg  ; memory:inst|MainMemory:inst4|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a2         ; clock        ; clock       ; 1.000        ; -0.095     ; 2.616      ;
; -1.782 ; memory:inst|MainMemory:inst4|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a1~porta_re_reg  ; memory:inst|MainMemory:inst4|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a1         ; clock        ; clock       ; 1.000        ; -0.095     ; 2.616      ;
; -1.782 ; memory:inst|MainMemory:inst4|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a0~porta_re_reg  ; memory:inst|MainMemory:inst4|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a0         ; clock        ; clock       ; 1.000        ; -0.095     ; 2.616      ;
; -1.782 ; memory:inst|MainMemory:inst2|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a3~porta_re_reg  ; memory:inst|MainMemory:inst2|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a3         ; clock        ; clock       ; 1.000        ; -0.095     ; 2.616      ;
; -1.782 ; memory:inst|MainMemory:inst1|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a15~porta_re_reg ; memory:inst|MainMemory:inst1|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a15        ; clock        ; clock       ; 1.000        ; -0.095     ; 2.616      ;
; -1.782 ; memory:inst|MainMemory:inst1|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a14~porta_re_reg ; memory:inst|MainMemory:inst1|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a14        ; clock        ; clock       ; 1.000        ; -0.095     ; 2.616      ;
; -1.782 ; memory:inst|MainMemory:inst1|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a6~porta_re_reg  ; memory:inst|MainMemory:inst1|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a6         ; clock        ; clock       ; 1.000        ; -0.095     ; 2.616      ;
; -1.782 ; memory:inst|MainMemory:inst1|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a13~porta_re_reg ; memory:inst|MainMemory:inst1|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a13        ; clock        ; clock       ; 1.000        ; -0.095     ; 2.616      ;
; -1.782 ; memory:inst|MainMemory:inst1|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a4~porta_re_reg  ; memory:inst|MainMemory:inst1|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a4         ; clock        ; clock       ; 1.000        ; -0.095     ; 2.616      ;
; -1.782 ; memory:inst|MainMemory:inst1|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a3~porta_re_reg  ; memory:inst|MainMemory:inst1|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a3         ; clock        ; clock       ; 1.000        ; -0.095     ; 2.616      ;
; -1.782 ; memory:inst|MainMemory:inst1|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a1~porta_re_reg  ; memory:inst|MainMemory:inst1|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a1         ; clock        ; clock       ; 1.000        ; -0.095     ; 2.616      ;
; -1.782 ; memory:inst|MainMemory:inst1|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a0~porta_re_reg  ; memory:inst|MainMemory:inst1|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a0         ; clock        ; clock       ; 1.000        ; -0.095     ; 2.616      ;
; 0.102  ; memory:inst|MainMemory:inst4|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|address_reg_a[0]           ; memory:inst|MainMemory:inst4|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|out_address_reg_a[0] ; clock        ; clock       ; 1.000        ; -0.064     ; 0.829      ;
; 0.243  ; memory:inst|MainMemory:inst2|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|address_reg_a[0]           ; memory:inst|MainMemory:inst2|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|out_address_reg_a[0] ; clock        ; clock       ; 1.000        ; -0.064     ; 0.688      ;
; 0.245  ; memory:inst|MainMemory:inst3|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|address_reg_a[0]           ; memory:inst|MainMemory:inst3|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|out_address_reg_a[0] ; clock        ; clock       ; 1.000        ; -0.064     ; 0.686      ;
; 0.248  ; memory:inst|MainMemory:inst1|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|address_reg_a[0]           ; memory:inst|MainMemory:inst1|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|out_address_reg_a[0] ; clock        ; clock       ; 1.000        ; -0.064     ; 0.683      ;
+--------+------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'clock'                                                                                                                                                                                                                                                                                     ;
+-------+------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                              ; To Node                                                                                                          ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.370 ; memory:inst|MainMemory:inst1|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|address_reg_a[0]           ; memory:inst|MainMemory:inst1|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|out_address_reg_a[0] ; clock        ; clock       ; 0.000        ; 0.064      ; 0.591      ;
; 0.372 ; memory:inst|MainMemory:inst3|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|address_reg_a[0]           ; memory:inst|MainMemory:inst3|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|out_address_reg_a[0] ; clock        ; clock       ; 0.000        ; 0.064      ; 0.593      ;
; 0.374 ; memory:inst|MainMemory:inst2|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|address_reg_a[0]           ; memory:inst|MainMemory:inst2|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|out_address_reg_a[0] ; clock        ; clock       ; 0.000        ; 0.064      ; 0.595      ;
; 0.518 ; memory:inst|MainMemory:inst4|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|address_reg_a[0]           ; memory:inst|MainMemory:inst4|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|out_address_reg_a[0] ; clock        ; clock       ; 0.000        ; 0.064      ; 0.739      ;
; 2.324 ; memory:inst|MainMemory:inst3|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a15~porta_re_reg ; memory:inst|MainMemory:inst3|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a15        ; clock        ; clock       ; 0.000        ; 0.031      ; 2.514      ;
; 2.324 ; memory:inst|MainMemory:inst3|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a7~porta_re_reg  ; memory:inst|MainMemory:inst3|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a7         ; clock        ; clock       ; 0.000        ; 0.031      ; 2.514      ;
; 2.324 ; memory:inst|MainMemory:inst3|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a14~porta_re_reg ; memory:inst|MainMemory:inst3|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a14        ; clock        ; clock       ; 0.000        ; 0.031      ; 2.514      ;
; 2.324 ; memory:inst|MainMemory:inst3|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a6~porta_re_reg  ; memory:inst|MainMemory:inst3|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a6         ; clock        ; clock       ; 0.000        ; 0.031      ; 2.514      ;
; 2.324 ; memory:inst|MainMemory:inst3|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a4~porta_re_reg  ; memory:inst|MainMemory:inst3|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a4         ; clock        ; clock       ; 0.000        ; 0.031      ; 2.514      ;
; 2.324 ; memory:inst|MainMemory:inst3|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a2~porta_re_reg  ; memory:inst|MainMemory:inst3|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a2         ; clock        ; clock       ; 0.000        ; 0.031      ; 2.514      ;
; 2.324 ; memory:inst|MainMemory:inst3|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a9~porta_re_reg  ; memory:inst|MainMemory:inst3|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a9         ; clock        ; clock       ; 0.000        ; 0.031      ; 2.514      ;
; 2.324 ; memory:inst|MainMemory:inst3|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a1~porta_re_reg  ; memory:inst|MainMemory:inst3|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a1         ; clock        ; clock       ; 0.000        ; 0.031      ; 2.514      ;
; 2.324 ; memory:inst|MainMemory:inst3|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a0~porta_re_reg  ; memory:inst|MainMemory:inst3|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a0         ; clock        ; clock       ; 0.000        ; 0.031      ; 2.514      ;
; 2.324 ; memory:inst|MainMemory:inst2|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a15~porta_re_reg ; memory:inst|MainMemory:inst2|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a15        ; clock        ; clock       ; 0.000        ; 0.031      ; 2.514      ;
; 2.324 ; memory:inst|MainMemory:inst2|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a7~porta_re_reg  ; memory:inst|MainMemory:inst2|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a7         ; clock        ; clock       ; 0.000        ; 0.031      ; 2.514      ;
; 2.324 ; memory:inst|MainMemory:inst2|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a13~porta_re_reg ; memory:inst|MainMemory:inst2|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a13        ; clock        ; clock       ; 0.000        ; 0.031      ; 2.514      ;
; 2.324 ; memory:inst|MainMemory:inst2|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a5~porta_re_reg  ; memory:inst|MainMemory:inst2|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a5         ; clock        ; clock       ; 0.000        ; 0.031      ; 2.514      ;
; 2.324 ; memory:inst|MainMemory:inst2|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a4~porta_re_reg  ; memory:inst|MainMemory:inst2|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a4         ; clock        ; clock       ; 0.000        ; 0.031      ; 2.514      ;
; 2.324 ; memory:inst|MainMemory:inst2|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a11~porta_re_reg ; memory:inst|MainMemory:inst2|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a11        ; clock        ; clock       ; 0.000        ; 0.031      ; 2.514      ;
; 2.324 ; memory:inst|MainMemory:inst2|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a10~porta_re_reg ; memory:inst|MainMemory:inst2|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a10        ; clock        ; clock       ; 0.000        ; 0.031      ; 2.514      ;
; 2.324 ; memory:inst|MainMemory:inst2|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a1~porta_re_reg  ; memory:inst|MainMemory:inst2|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a1         ; clock        ; clock       ; 0.000        ; 0.031      ; 2.514      ;
; 2.324 ; memory:inst|MainMemory:inst4|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a14~porta_re_reg ; memory:inst|MainMemory:inst4|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a14        ; clock        ; clock       ; 0.000        ; 0.031      ; 2.514      ;
; 2.324 ; memory:inst|MainMemory:inst4|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a6~porta_re_reg  ; memory:inst|MainMemory:inst4|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a6         ; clock        ; clock       ; 0.000        ; 0.031      ; 2.514      ;
; 2.324 ; memory:inst|MainMemory:inst4|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a13~porta_re_reg ; memory:inst|MainMemory:inst4|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a13        ; clock        ; clock       ; 0.000        ; 0.031      ; 2.514      ;
; 2.324 ; memory:inst|MainMemory:inst4|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a10~porta_re_reg ; memory:inst|MainMemory:inst4|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a10        ; clock        ; clock       ; 0.000        ; 0.031      ; 2.514      ;
; 2.324 ; memory:inst|MainMemory:inst4|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a9~porta_re_reg  ; memory:inst|MainMemory:inst4|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a9         ; clock        ; clock       ; 0.000        ; 0.031      ; 2.514      ;
; 2.324 ; memory:inst|MainMemory:inst4|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a8~porta_re_reg  ; memory:inst|MainMemory:inst4|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a8         ; clock        ; clock       ; 0.000        ; 0.031      ; 2.514      ;
; 2.324 ; memory:inst|MainMemory:inst2|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a14~porta_re_reg ; memory:inst|MainMemory:inst2|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a14        ; clock        ; clock       ; 0.000        ; 0.031      ; 2.514      ;
; 2.324 ; memory:inst|MainMemory:inst2|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a6~porta_re_reg  ; memory:inst|MainMemory:inst2|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a6         ; clock        ; clock       ; 0.000        ; 0.031      ; 2.514      ;
; 2.324 ; memory:inst|MainMemory:inst1|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a7~porta_re_reg  ; memory:inst|MainMemory:inst1|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a7         ; clock        ; clock       ; 0.000        ; 0.031      ; 2.514      ;
; 2.324 ; memory:inst|MainMemory:inst1|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a5~porta_re_reg  ; memory:inst|MainMemory:inst1|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a5         ; clock        ; clock       ; 0.000        ; 0.031      ; 2.514      ;
; 2.324 ; memory:inst|MainMemory:inst1|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a12~porta_re_reg ; memory:inst|MainMemory:inst1|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a12        ; clock        ; clock       ; 0.000        ; 0.031      ; 2.514      ;
; 2.324 ; memory:inst|MainMemory:inst1|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a11~porta_re_reg ; memory:inst|MainMemory:inst1|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a11        ; clock        ; clock       ; 0.000        ; 0.031      ; 2.514      ;
; 2.324 ; memory:inst|MainMemory:inst1|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a10~porta_re_reg ; memory:inst|MainMemory:inst1|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a10        ; clock        ; clock       ; 0.000        ; 0.031      ; 2.514      ;
; 2.324 ; memory:inst|MainMemory:inst1|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a2~porta_re_reg  ; memory:inst|MainMemory:inst1|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a2         ; clock        ; clock       ; 0.000        ; 0.031      ; 2.514      ;
; 2.324 ; memory:inst|MainMemory:inst1|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a9~porta_re_reg  ; memory:inst|MainMemory:inst1|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a9         ; clock        ; clock       ; 0.000        ; 0.031      ; 2.514      ;
; 2.324 ; memory:inst|MainMemory:inst1|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a8~porta_re_reg  ; memory:inst|MainMemory:inst1|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a8         ; clock        ; clock       ; 0.000        ; 0.031      ; 2.514      ;
; 2.325 ; memory:inst|MainMemory:inst3|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a13~porta_re_reg ; memory:inst|MainMemory:inst3|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a13        ; clock        ; clock       ; 0.000        ; 0.030      ; 2.514      ;
; 2.325 ; memory:inst|MainMemory:inst3|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a5~porta_re_reg  ; memory:inst|MainMemory:inst3|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a5         ; clock        ; clock       ; 0.000        ; 0.030      ; 2.514      ;
; 2.325 ; memory:inst|MainMemory:inst3|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a12~porta_re_reg ; memory:inst|MainMemory:inst3|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a12        ; clock        ; clock       ; 0.000        ; 0.030      ; 2.514      ;
; 2.325 ; memory:inst|MainMemory:inst3|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a11~porta_re_reg ; memory:inst|MainMemory:inst3|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a11        ; clock        ; clock       ; 0.000        ; 0.030      ; 2.514      ;
; 2.325 ; memory:inst|MainMemory:inst3|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a3~porta_re_reg  ; memory:inst|MainMemory:inst3|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a3         ; clock        ; clock       ; 0.000        ; 0.030      ; 2.514      ;
; 2.325 ; memory:inst|MainMemory:inst3|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a10~porta_re_reg ; memory:inst|MainMemory:inst3|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a10        ; clock        ; clock       ; 0.000        ; 0.030      ; 2.514      ;
; 2.325 ; memory:inst|MainMemory:inst3|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a8~porta_re_reg  ; memory:inst|MainMemory:inst3|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a8         ; clock        ; clock       ; 0.000        ; 0.030      ; 2.514      ;
; 2.325 ; memory:inst|MainMemory:inst2|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a12~porta_re_reg ; memory:inst|MainMemory:inst2|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a12        ; clock        ; clock       ; 0.000        ; 0.030      ; 2.514      ;
; 2.325 ; memory:inst|MainMemory:inst2|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a2~porta_re_reg  ; memory:inst|MainMemory:inst2|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a2         ; clock        ; clock       ; 0.000        ; 0.030      ; 2.514      ;
; 2.325 ; memory:inst|MainMemory:inst2|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a9~porta_re_reg  ; memory:inst|MainMemory:inst2|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a9         ; clock        ; clock       ; 0.000        ; 0.030      ; 2.514      ;
; 2.325 ; memory:inst|MainMemory:inst2|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a8~porta_re_reg  ; memory:inst|MainMemory:inst2|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a8         ; clock        ; clock       ; 0.000        ; 0.030      ; 2.514      ;
; 2.325 ; memory:inst|MainMemory:inst2|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a0~porta_re_reg  ; memory:inst|MainMemory:inst2|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a0         ; clock        ; clock       ; 0.000        ; 0.030      ; 2.514      ;
; 2.325 ; memory:inst|MainMemory:inst4|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a15~porta_re_reg ; memory:inst|MainMemory:inst4|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a15        ; clock        ; clock       ; 0.000        ; 0.030      ; 2.514      ;
; 2.325 ; memory:inst|MainMemory:inst4|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a7~porta_re_reg  ; memory:inst|MainMemory:inst4|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a7         ; clock        ; clock       ; 0.000        ; 0.030      ; 2.514      ;
; 2.325 ; memory:inst|MainMemory:inst4|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a12~porta_re_reg ; memory:inst|MainMemory:inst4|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a12        ; clock        ; clock       ; 0.000        ; 0.030      ; 2.514      ;
; 2.325 ; memory:inst|MainMemory:inst4|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a4~porta_re_reg  ; memory:inst|MainMemory:inst4|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a4         ; clock        ; clock       ; 0.000        ; 0.030      ; 2.514      ;
; 2.325 ; memory:inst|MainMemory:inst4|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a11~porta_re_reg ; memory:inst|MainMemory:inst4|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a11        ; clock        ; clock       ; 0.000        ; 0.030      ; 2.514      ;
; 2.325 ; memory:inst|MainMemory:inst4|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a3~porta_re_reg  ; memory:inst|MainMemory:inst4|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a3         ; clock        ; clock       ; 0.000        ; 0.030      ; 2.514      ;
; 2.325 ; memory:inst|MainMemory:inst4|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a5~porta_re_reg  ; memory:inst|MainMemory:inst4|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a5         ; clock        ; clock       ; 0.000        ; 0.030      ; 2.514      ;
; 2.325 ; memory:inst|MainMemory:inst4|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a2~porta_re_reg  ; memory:inst|MainMemory:inst4|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a2         ; clock        ; clock       ; 0.000        ; 0.030      ; 2.514      ;
; 2.325 ; memory:inst|MainMemory:inst4|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a1~porta_re_reg  ; memory:inst|MainMemory:inst4|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a1         ; clock        ; clock       ; 0.000        ; 0.030      ; 2.514      ;
; 2.325 ; memory:inst|MainMemory:inst4|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a0~porta_re_reg  ; memory:inst|MainMemory:inst4|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a0         ; clock        ; clock       ; 0.000        ; 0.030      ; 2.514      ;
; 2.325 ; memory:inst|MainMemory:inst2|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a3~porta_re_reg  ; memory:inst|MainMemory:inst2|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a3         ; clock        ; clock       ; 0.000        ; 0.030      ; 2.514      ;
; 2.325 ; memory:inst|MainMemory:inst1|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a15~porta_re_reg ; memory:inst|MainMemory:inst1|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a15        ; clock        ; clock       ; 0.000        ; 0.030      ; 2.514      ;
; 2.325 ; memory:inst|MainMemory:inst1|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a14~porta_re_reg ; memory:inst|MainMemory:inst1|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a14        ; clock        ; clock       ; 0.000        ; 0.030      ; 2.514      ;
; 2.325 ; memory:inst|MainMemory:inst1|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a6~porta_re_reg  ; memory:inst|MainMemory:inst1|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a6         ; clock        ; clock       ; 0.000        ; 0.030      ; 2.514      ;
; 2.325 ; memory:inst|MainMemory:inst1|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a13~porta_re_reg ; memory:inst|MainMemory:inst1|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a13        ; clock        ; clock       ; 0.000        ; 0.030      ; 2.514      ;
; 2.325 ; memory:inst|MainMemory:inst1|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a4~porta_re_reg  ; memory:inst|MainMemory:inst1|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a4         ; clock        ; clock       ; 0.000        ; 0.030      ; 2.514      ;
; 2.325 ; memory:inst|MainMemory:inst1|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a3~porta_re_reg  ; memory:inst|MainMemory:inst1|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a3         ; clock        ; clock       ; 0.000        ; 0.030      ; 2.514      ;
; 2.325 ; memory:inst|MainMemory:inst1|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a1~porta_re_reg  ; memory:inst|MainMemory:inst1|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a1         ; clock        ; clock       ; 0.000        ; 0.030      ; 2.514      ;
; 2.325 ; memory:inst|MainMemory:inst1|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a0~porta_re_reg  ; memory:inst|MainMemory:inst1|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a0         ; clock        ; clock       ; 0.000        ; 0.030      ; 2.514      ;
+-------+------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'clock'                                                                                                                                                      ;
+--------+--------------+----------------+------------+-------+------------+------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type       ; Clock ; Clock Edge ; Target                                                                                                                       ;
+--------+--------------+----------------+------------+-------+------------+------------------------------------------------------------------------------------------------------------------------------+
; -3.000 ; 1.000        ; 4.000          ; Port Rate  ; clock ; Rise       ; clock                                                                                                                        ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clock ; Rise       ; memory:inst|MainMemory:inst1|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a0                     ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clock ; Rise       ; memory:inst|MainMemory:inst1|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a0~porta_address_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clock ; Rise       ; memory:inst|MainMemory:inst1|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a0~porta_datain_reg0   ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clock ; Rise       ; memory:inst|MainMemory:inst1|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a0~porta_re_reg        ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clock ; Rise       ; memory:inst|MainMemory:inst1|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a0~porta_we_reg        ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clock ; Rise       ; memory:inst|MainMemory:inst1|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a1                     ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clock ; Rise       ; memory:inst|MainMemory:inst1|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a10                    ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clock ; Rise       ; memory:inst|MainMemory:inst1|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a10~porta_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clock ; Rise       ; memory:inst|MainMemory:inst1|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a10~porta_datain_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clock ; Rise       ; memory:inst|MainMemory:inst1|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a10~porta_re_reg       ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clock ; Rise       ; memory:inst|MainMemory:inst1|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a10~porta_we_reg       ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clock ; Rise       ; memory:inst|MainMemory:inst1|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a11                    ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clock ; Rise       ; memory:inst|MainMemory:inst1|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a11~porta_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clock ; Rise       ; memory:inst|MainMemory:inst1|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a11~porta_datain_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clock ; Rise       ; memory:inst|MainMemory:inst1|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a11~porta_re_reg       ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clock ; Rise       ; memory:inst|MainMemory:inst1|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a11~porta_we_reg       ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clock ; Rise       ; memory:inst|MainMemory:inst1|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a12                    ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clock ; Rise       ; memory:inst|MainMemory:inst1|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a12~porta_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clock ; Rise       ; memory:inst|MainMemory:inst1|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a12~porta_datain_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clock ; Rise       ; memory:inst|MainMemory:inst1|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a12~porta_re_reg       ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clock ; Rise       ; memory:inst|MainMemory:inst1|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a12~porta_we_reg       ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clock ; Rise       ; memory:inst|MainMemory:inst1|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a13                    ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clock ; Rise       ; memory:inst|MainMemory:inst1|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a13~porta_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clock ; Rise       ; memory:inst|MainMemory:inst1|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a13~porta_datain_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clock ; Rise       ; memory:inst|MainMemory:inst1|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a13~porta_re_reg       ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clock ; Rise       ; memory:inst|MainMemory:inst1|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a13~porta_we_reg       ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clock ; Rise       ; memory:inst|MainMemory:inst1|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a14                    ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clock ; Rise       ; memory:inst|MainMemory:inst1|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a14~porta_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clock ; Rise       ; memory:inst|MainMemory:inst1|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a14~porta_datain_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clock ; Rise       ; memory:inst|MainMemory:inst1|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a14~porta_re_reg       ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clock ; Rise       ; memory:inst|MainMemory:inst1|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a14~porta_we_reg       ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clock ; Rise       ; memory:inst|MainMemory:inst1|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a15                    ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clock ; Rise       ; memory:inst|MainMemory:inst1|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a15~porta_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clock ; Rise       ; memory:inst|MainMemory:inst1|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a15~porta_datain_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clock ; Rise       ; memory:inst|MainMemory:inst1|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a15~porta_re_reg       ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clock ; Rise       ; memory:inst|MainMemory:inst1|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a15~porta_we_reg       ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clock ; Rise       ; memory:inst|MainMemory:inst1|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a1~porta_address_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clock ; Rise       ; memory:inst|MainMemory:inst1|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a1~porta_datain_reg0   ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clock ; Rise       ; memory:inst|MainMemory:inst1|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a1~porta_re_reg        ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clock ; Rise       ; memory:inst|MainMemory:inst1|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a1~porta_we_reg        ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clock ; Rise       ; memory:inst|MainMemory:inst1|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a2                     ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clock ; Rise       ; memory:inst|MainMemory:inst1|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a2~porta_address_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clock ; Rise       ; memory:inst|MainMemory:inst1|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a2~porta_datain_reg0   ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clock ; Rise       ; memory:inst|MainMemory:inst1|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a2~porta_re_reg        ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clock ; Rise       ; memory:inst|MainMemory:inst1|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a2~porta_we_reg        ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clock ; Rise       ; memory:inst|MainMemory:inst1|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a3                     ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clock ; Rise       ; memory:inst|MainMemory:inst1|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a3~porta_address_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clock ; Rise       ; memory:inst|MainMemory:inst1|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a3~porta_datain_reg0   ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clock ; Rise       ; memory:inst|MainMemory:inst1|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a3~porta_re_reg        ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clock ; Rise       ; memory:inst|MainMemory:inst1|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a3~porta_we_reg        ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clock ; Rise       ; memory:inst|MainMemory:inst1|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a4                     ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clock ; Rise       ; memory:inst|MainMemory:inst1|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a4~porta_address_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clock ; Rise       ; memory:inst|MainMemory:inst1|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a4~porta_datain_reg0   ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clock ; Rise       ; memory:inst|MainMemory:inst1|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a4~porta_re_reg        ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clock ; Rise       ; memory:inst|MainMemory:inst1|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a4~porta_we_reg        ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clock ; Rise       ; memory:inst|MainMemory:inst1|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a5                     ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clock ; Rise       ; memory:inst|MainMemory:inst1|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a5~porta_address_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clock ; Rise       ; memory:inst|MainMemory:inst1|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a5~porta_datain_reg0   ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clock ; Rise       ; memory:inst|MainMemory:inst1|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a5~porta_re_reg        ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clock ; Rise       ; memory:inst|MainMemory:inst1|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a5~porta_we_reg        ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clock ; Rise       ; memory:inst|MainMemory:inst1|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a6                     ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clock ; Rise       ; memory:inst|MainMemory:inst1|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a6~porta_address_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clock ; Rise       ; memory:inst|MainMemory:inst1|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a6~porta_datain_reg0   ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clock ; Rise       ; memory:inst|MainMemory:inst1|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a6~porta_re_reg        ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clock ; Rise       ; memory:inst|MainMemory:inst1|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a6~porta_we_reg        ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clock ; Rise       ; memory:inst|MainMemory:inst1|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a7                     ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clock ; Rise       ; memory:inst|MainMemory:inst1|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a7~porta_address_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clock ; Rise       ; memory:inst|MainMemory:inst1|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a7~porta_datain_reg0   ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clock ; Rise       ; memory:inst|MainMemory:inst1|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a7~porta_re_reg        ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clock ; Rise       ; memory:inst|MainMemory:inst1|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a7~porta_we_reg        ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clock ; Rise       ; memory:inst|MainMemory:inst1|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a8                     ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clock ; Rise       ; memory:inst|MainMemory:inst1|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a8~porta_address_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clock ; Rise       ; memory:inst|MainMemory:inst1|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a8~porta_datain_reg0   ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clock ; Rise       ; memory:inst|MainMemory:inst1|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a8~porta_re_reg        ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clock ; Rise       ; memory:inst|MainMemory:inst1|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a8~porta_we_reg        ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clock ; Rise       ; memory:inst|MainMemory:inst1|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a9                     ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clock ; Rise       ; memory:inst|MainMemory:inst1|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a9~porta_address_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clock ; Rise       ; memory:inst|MainMemory:inst1|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a9~porta_datain_reg0   ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clock ; Rise       ; memory:inst|MainMemory:inst1|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a9~porta_re_reg        ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clock ; Rise       ; memory:inst|MainMemory:inst1|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a9~porta_we_reg        ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clock ; Rise       ; memory:inst|MainMemory:inst2|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a0                     ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clock ; Rise       ; memory:inst|MainMemory:inst2|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a0~porta_address_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clock ; Rise       ; memory:inst|MainMemory:inst2|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a0~porta_datain_reg0   ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clock ; Rise       ; memory:inst|MainMemory:inst2|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a0~porta_re_reg        ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clock ; Rise       ; memory:inst|MainMemory:inst2|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a0~porta_we_reg        ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clock ; Rise       ; memory:inst|MainMemory:inst2|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a1                     ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clock ; Rise       ; memory:inst|MainMemory:inst2|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a10                    ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clock ; Rise       ; memory:inst|MainMemory:inst2|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a10~porta_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clock ; Rise       ; memory:inst|MainMemory:inst2|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a10~porta_datain_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clock ; Rise       ; memory:inst|MainMemory:inst2|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a10~porta_re_reg       ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clock ; Rise       ; memory:inst|MainMemory:inst2|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a10~porta_we_reg       ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clock ; Rise       ; memory:inst|MainMemory:inst2|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a11                    ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clock ; Rise       ; memory:inst|MainMemory:inst2|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a11~porta_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clock ; Rise       ; memory:inst|MainMemory:inst2|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a11~porta_datain_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clock ; Rise       ; memory:inst|MainMemory:inst2|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a11~porta_re_reg       ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clock ; Rise       ; memory:inst|MainMemory:inst2|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a11~porta_we_reg       ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clock ; Rise       ; memory:inst|MainMemory:inst2|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a12                    ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clock ; Rise       ; memory:inst|MainMemory:inst2|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a12~porta_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clock ; Rise       ; memory:inst|MainMemory:inst2|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a12~porta_datain_reg0  ;
+--------+--------------+----------------+------------+-------+------------+------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------+
; Setup Times                                                                ;
+--------------+------------+--------+--------+------------+-----------------+
; Data Port    ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+--------------+------------+--------+--------+------------+-----------------+
; R/WN         ; clock      ; 5.566  ; 6.114  ; Rise       ; clock           ;
; address[*]   ; clock      ; 9.235  ; 9.633  ; Rise       ; clock           ;
;  address[0]  ; clock      ; 6.540  ; 7.052  ; Rise       ; clock           ;
;  address[1]  ; clock      ; 6.410  ; 6.945  ; Rise       ; clock           ;
;  address[2]  ; clock      ; 9.235  ; 9.587  ; Rise       ; clock           ;
;  address[3]  ; clock      ; 9.018  ; 9.633  ; Rise       ; clock           ;
;  address[4]  ; clock      ; 8.611  ; 8.928  ; Rise       ; clock           ;
;  address[5]  ; clock      ; 8.643  ; 9.191  ; Rise       ; clock           ;
;  address[6]  ; clock      ; 8.472  ; 8.789  ; Rise       ; clock           ;
;  address[7]  ; clock      ; 8.648  ; 9.234  ; Rise       ; clock           ;
;  address[8]  ; clock      ; 8.416  ; 8.747  ; Rise       ; clock           ;
;  address[9]  ; clock      ; 8.930  ; 9.507  ; Rise       ; clock           ;
;  address[10] ; clock      ; 8.288  ; 8.625  ; Rise       ; clock           ;
;  address[11] ; clock      ; 8.324  ; 8.862  ; Rise       ; clock           ;
;  address[12] ; clock      ; 8.626  ; 8.960  ; Rise       ; clock           ;
;  address[13] ; clock      ; 8.184  ; 8.750  ; Rise       ; clock           ;
;  address[14] ; clock      ; 8.273  ; 8.594  ; Rise       ; clock           ;
;  address[15] ; clock      ; 7.806  ; 8.291  ; Rise       ; clock           ;
; data_in[*]   ; clock      ; 2.009  ; 2.552  ; Rise       ; clock           ;
;  data_in[0]  ; clock      ; 1.182  ; 1.666  ; Rise       ; clock           ;
;  data_in[1]  ; clock      ; 1.422  ; 1.911  ; Rise       ; clock           ;
;  data_in[2]  ; clock      ; 1.099  ; 1.567  ; Rise       ; clock           ;
;  data_in[3]  ; clock      ; 1.783  ; 2.235  ; Rise       ; clock           ;
;  data_in[4]  ; clock      ; 1.759  ; 2.283  ; Rise       ; clock           ;
;  data_in[5]  ; clock      ; 1.340  ; 1.809  ; Rise       ; clock           ;
;  data_in[6]  ; clock      ; -0.629 ; -0.534 ; Rise       ; clock           ;
;  data_in[7]  ; clock      ; -0.545 ; -0.439 ; Rise       ; clock           ;
;  data_in[8]  ; clock      ; 1.359  ; 1.832  ; Rise       ; clock           ;
;  data_in[9]  ; clock      ; 1.379  ; 1.854  ; Rise       ; clock           ;
;  data_in[10] ; clock      ; 1.343  ; 1.811  ; Rise       ; clock           ;
;  data_in[11] ; clock      ; 1.154  ; 1.639  ; Rise       ; clock           ;
;  data_in[12] ; clock      ; 1.404  ; 1.887  ; Rise       ; clock           ;
;  data_in[13] ; clock      ; 1.378  ; 1.845  ; Rise       ; clock           ;
;  data_in[14] ; clock      ; 1.475  ; 1.963  ; Rise       ; clock           ;
;  data_in[15] ; clock      ; 1.433  ; 1.920  ; Rise       ; clock           ;
;  data_in[16] ; clock      ; 1.303  ; 1.770  ; Rise       ; clock           ;
;  data_in[17] ; clock      ; 1.534  ; 2.017  ; Rise       ; clock           ;
;  data_in[18] ; clock      ; 1.922  ; 2.430  ; Rise       ; clock           ;
;  data_in[19] ; clock      ; 1.302  ; 1.779  ; Rise       ; clock           ;
;  data_in[20] ; clock      ; 1.254  ; 1.723  ; Rise       ; clock           ;
;  data_in[21] ; clock      ; 1.432  ; 1.925  ; Rise       ; clock           ;
;  data_in[22] ; clock      ; 1.662  ; 2.136  ; Rise       ; clock           ;
;  data_in[23] ; clock      ; 1.679  ; 2.189  ; Rise       ; clock           ;
;  data_in[24] ; clock      ; 1.669  ; 2.161  ; Rise       ; clock           ;
;  data_in[25] ; clock      ; 1.124  ; 1.557  ; Rise       ; clock           ;
;  data_in[26] ; clock      ; 1.391  ; 1.827  ; Rise       ; clock           ;
;  data_in[27] ; clock      ; 1.352  ; 1.823  ; Rise       ; clock           ;
;  data_in[28] ; clock      ; 1.887  ; 2.403  ; Rise       ; clock           ;
;  data_in[29] ; clock      ; 1.487  ; 2.008  ; Rise       ; clock           ;
;  data_in[30] ; clock      ; 1.423  ; 1.914  ; Rise       ; clock           ;
;  data_in[31] ; clock      ; 2.009  ; 2.552  ; Rise       ; clock           ;
+--------------+------------+--------+--------+------------+-----------------+


+----------------------------------------------------------------------------+
; Hold Times                                                                 ;
+--------------+------------+--------+--------+------------+-----------------+
; Data Port    ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+--------------+------------+--------+--------+------------+-----------------+
; R/WN         ; clock      ; -1.415 ; -1.828 ; Rise       ; clock           ;
; address[*]   ; clock      ; -0.493 ; -0.919 ; Rise       ; clock           ;
;  address[0]  ; clock      ; -1.606 ; -2.065 ; Rise       ; clock           ;
;  address[1]  ; clock      ; -1.667 ; -2.178 ; Rise       ; clock           ;
;  address[2]  ; clock      ; -0.791 ; -1.286 ; Rise       ; clock           ;
;  address[3]  ; clock      ; -0.793 ; -1.220 ; Rise       ; clock           ;
;  address[4]  ; clock      ; -0.763 ; -1.241 ; Rise       ; clock           ;
;  address[5]  ; clock      ; -0.769 ; -1.236 ; Rise       ; clock           ;
;  address[6]  ; clock      ; -0.656 ; -1.094 ; Rise       ; clock           ;
;  address[7]  ; clock      ; -0.493 ; -0.919 ; Rise       ; clock           ;
;  address[8]  ; clock      ; -1.104 ; -1.600 ; Rise       ; clock           ;
;  address[9]  ; clock      ; -0.496 ; -0.927 ; Rise       ; clock           ;
;  address[10] ; clock      ; -0.802 ; -1.290 ; Rise       ; clock           ;
;  address[11] ; clock      ; -1.036 ; -1.518 ; Rise       ; clock           ;
;  address[12] ; clock      ; -0.736 ; -1.177 ; Rise       ; clock           ;
;  address[13] ; clock      ; -1.004 ; -1.437 ; Rise       ; clock           ;
;  address[14] ; clock      ; -0.785 ; -1.267 ; Rise       ; clock           ;
;  address[15] ; clock      ; -1.293 ; -1.762 ; Rise       ; clock           ;
; data_in[*]   ; clock      ; 1.255  ; 1.123  ; Rise       ; clock           ;
;  data_in[0]  ; clock      ; -0.753 ; -1.221 ; Rise       ; clock           ;
;  data_in[1]  ; clock      ; -0.743 ; -1.209 ; Rise       ; clock           ;
;  data_in[2]  ; clock      ; -0.702 ; -1.145 ; Rise       ; clock           ;
;  data_in[3]  ; clock      ; -0.863 ; -1.305 ; Rise       ; clock           ;
;  data_in[4]  ; clock      ; -1.160 ; -1.662 ; Rise       ; clock           ;
;  data_in[5]  ; clock      ; -0.930 ; -1.376 ; Rise       ; clock           ;
;  data_in[6]  ; clock      ; 0.966  ; 0.860  ; Rise       ; clock           ;
;  data_in[7]  ; clock      ; 1.255  ; 1.123  ; Rise       ; clock           ;
;  data_in[8]  ; clock      ; -0.825 ; -1.274 ; Rise       ; clock           ;
;  data_in[9]  ; clock      ; -0.988 ; -1.451 ; Rise       ; clock           ;
;  data_in[10] ; clock      ; -0.836 ; -1.274 ; Rise       ; clock           ;
;  data_in[11] ; clock      ; -0.700 ; -1.153 ; Rise       ; clock           ;
;  data_in[12] ; clock      ; -0.997 ; -1.466 ; Rise       ; clock           ;
;  data_in[13] ; clock      ; -0.875 ; -1.313 ; Rise       ; clock           ;
;  data_in[14] ; clock      ; -0.799 ; -1.266 ; Rise       ; clock           ;
;  data_in[15] ; clock      ; -0.911 ; -1.365 ; Rise       ; clock           ;
;  data_in[16] ; clock      ; -0.893 ; -1.342 ; Rise       ; clock           ;
;  data_in[17] ; clock      ; -0.928 ; -1.386 ; Rise       ; clock           ;
;  data_in[18] ; clock      ; -1.108 ; -1.575 ; Rise       ; clock           ;
;  data_in[19] ; clock      ; -0.874 ; -1.328 ; Rise       ; clock           ;
;  data_in[20] ; clock      ; -0.864 ; -1.313 ; Rise       ; clock           ;
;  data_in[21] ; clock      ; -0.906 ; -1.366 ; Rise       ; clock           ;
;  data_in[22] ; clock      ; -0.979 ; -1.434 ; Rise       ; clock           ;
;  data_in[23] ; clock      ; -1.066 ; -1.563 ; Rise       ; clock           ;
;  data_in[24] ; clock      ; -1.193 ; -1.702 ; Rise       ; clock           ;
;  data_in[25] ; clock      ; -0.733 ; -1.140 ; Rise       ; clock           ;
;  data_in[26] ; clock      ; -0.970 ; -1.398 ; Rise       ; clock           ;
;  data_in[27] ; clock      ; -0.960 ; -1.416 ; Rise       ; clock           ;
;  data_in[28] ; clock      ; -1.046 ; -1.521 ; Rise       ; clock           ;
;  data_in[29] ; clock      ; -1.077 ; -1.580 ; Rise       ; clock           ;
;  data_in[30] ; clock      ; -1.011 ; -1.475 ; Rise       ; clock           ;
;  data_in[31] ; clock      ; -1.200 ; -1.716 ; Rise       ; clock           ;
+--------------+------------+--------+--------+------------+-----------------+


+-----------------------------------------------------------------------------+
; Clock to Output Times                                                       ;
+---------------+------------+--------+--------+------------+-----------------+
; Data Port     ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+---------------+------------+--------+--------+------------+-----------------+
; data_out[*]   ; clock      ; 10.427 ; 10.365 ; Rise       ; clock           ;
;  data_out[0]  ; clock      ; 10.150 ; 10.086 ; Rise       ; clock           ;
;  data_out[1]  ; clock      ; 9.506  ; 9.397  ; Rise       ; clock           ;
;  data_out[2]  ; clock      ; 10.427 ; 10.365 ; Rise       ; clock           ;
;  data_out[3]  ; clock      ; 7.880  ; 7.839  ; Rise       ; clock           ;
;  data_out[4]  ; clock      ; 8.411  ; 8.376  ; Rise       ; clock           ;
;  data_out[5]  ; clock      ; 9.731  ; 9.637  ; Rise       ; clock           ;
;  data_out[6]  ; clock      ; 9.249  ; 9.152  ; Rise       ; clock           ;
;  data_out[7]  ; clock      ; 7.971  ; 7.975  ; Rise       ; clock           ;
;  data_out[8]  ; clock      ; 9.506  ; 9.436  ; Rise       ; clock           ;
;  data_out[9]  ; clock      ; 10.012 ; 10.000 ; Rise       ; clock           ;
;  data_out[10] ; clock      ; 9.886  ; 9.826  ; Rise       ; clock           ;
;  data_out[11] ; clock      ; 9.750  ; 9.618  ; Rise       ; clock           ;
;  data_out[12] ; clock      ; 8.942  ; 8.839  ; Rise       ; clock           ;
;  data_out[13] ; clock      ; 10.033 ; 9.964  ; Rise       ; clock           ;
;  data_out[14] ; clock      ; 9.542  ; 9.473  ; Rise       ; clock           ;
;  data_out[15] ; clock      ; 9.825  ; 9.790  ; Rise       ; clock           ;
;  data_out[16] ; clock      ; 8.695  ; 8.600  ; Rise       ; clock           ;
;  data_out[17] ; clock      ; 8.462  ; 8.401  ; Rise       ; clock           ;
;  data_out[18] ; clock      ; 8.257  ; 8.175  ; Rise       ; clock           ;
;  data_out[19] ; clock      ; 7.896  ; 7.867  ; Rise       ; clock           ;
;  data_out[20] ; clock      ; 8.541  ; 8.411  ; Rise       ; clock           ;
;  data_out[21] ; clock      ; 8.168  ; 8.151  ; Rise       ; clock           ;
;  data_out[22] ; clock      ; 8.601  ; 8.555  ; Rise       ; clock           ;
;  data_out[23] ; clock      ; 8.225  ; 8.212  ; Rise       ; clock           ;
;  data_out[24] ; clock      ; 8.005  ; 7.931  ; Rise       ; clock           ;
;  data_out[25] ; clock      ; 8.099  ; 8.046  ; Rise       ; clock           ;
;  data_out[26] ; clock      ; 8.327  ; 8.240  ; Rise       ; clock           ;
;  data_out[27] ; clock      ; 7.721  ; 7.663  ; Rise       ; clock           ;
;  data_out[28] ; clock      ; 7.776  ; 7.739  ; Rise       ; clock           ;
;  data_out[29] ; clock      ; 8.112  ; 8.079  ; Rise       ; clock           ;
;  data_out[30] ; clock      ; 8.143  ; 8.113  ; Rise       ; clock           ;
;  data_out[31] ; clock      ; 7.764  ; 7.727  ; Rise       ; clock           ;
+---------------+------------+--------+--------+------------+-----------------+


+---------------------------------------------------------------------------+
; Minimum Clock to Output Times                                             ;
+---------------+------------+-------+-------+------------+-----------------+
; Data Port     ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+---------------+------------+-------+-------+------------+-----------------+
; data_out[*]   ; clock      ; 6.409 ; 6.351 ; Rise       ; clock           ;
;  data_out[0]  ; clock      ; 8.316 ; 8.282 ; Rise       ; clock           ;
;  data_out[1]  ; clock      ; 7.597 ; 7.533 ; Rise       ; clock           ;
;  data_out[2]  ; clock      ; 8.608 ; 8.595 ; Rise       ; clock           ;
;  data_out[3]  ; clock      ; 7.428 ; 7.338 ; Rise       ; clock           ;
;  data_out[4]  ; clock      ; 7.907 ; 7.827 ; Rise       ; clock           ;
;  data_out[5]  ; clock      ; 8.103 ; 8.055 ; Rise       ; clock           ;
;  data_out[6]  ; clock      ; 7.462 ; 7.402 ; Rise       ; clock           ;
;  data_out[7]  ; clock      ; 6.409 ; 6.351 ; Rise       ; clock           ;
;  data_out[8]  ; clock      ; 7.538 ; 7.490 ; Rise       ; clock           ;
;  data_out[9]  ; clock      ; 8.312 ; 8.312 ; Rise       ; clock           ;
;  data_out[10] ; clock      ; 7.636 ; 7.592 ; Rise       ; clock           ;
;  data_out[11] ; clock      ; 7.397 ; 7.324 ; Rise       ; clock           ;
;  data_out[12] ; clock      ; 7.588 ; 7.533 ; Rise       ; clock           ;
;  data_out[13] ; clock      ; 7.002 ; 6.926 ; Rise       ; clock           ;
;  data_out[14] ; clock      ; 7.846 ; 7.760 ; Rise       ; clock           ;
;  data_out[15] ; clock      ; 7.567 ; 7.538 ; Rise       ; clock           ;
;  data_out[16] ; clock      ; 7.503 ; 7.470 ; Rise       ; clock           ;
;  data_out[17] ; clock      ; 7.724 ; 7.656 ; Rise       ; clock           ;
;  data_out[18] ; clock      ; 7.462 ; 7.407 ; Rise       ; clock           ;
;  data_out[19] ; clock      ; 6.818 ; 6.748 ; Rise       ; clock           ;
;  data_out[20] ; clock      ; 7.150 ; 7.032 ; Rise       ; clock           ;
;  data_out[21] ; clock      ; 7.406 ; 7.348 ; Rise       ; clock           ;
;  data_out[22] ; clock      ; 7.852 ; 7.806 ; Rise       ; clock           ;
;  data_out[23] ; clock      ; 7.127 ; 7.061 ; Rise       ; clock           ;
;  data_out[24] ; clock      ; 7.476 ; 7.357 ; Rise       ; clock           ;
;  data_out[25] ; clock      ; 7.418 ; 7.319 ; Rise       ; clock           ;
;  data_out[26] ; clock      ; 7.547 ; 7.418 ; Rise       ; clock           ;
;  data_out[27] ; clock      ; 7.031 ; 6.924 ; Rise       ; clock           ;
;  data_out[28] ; clock      ; 7.044 ; 6.978 ; Rise       ; clock           ;
;  data_out[29] ; clock      ; 7.227 ; 7.156 ; Rise       ; clock           ;
;  data_out[30] ; clock      ; 6.478 ; 6.410 ; Rise       ; clock           ;
;  data_out[31] ; clock      ; 7.263 ; 7.161 ; Rise       ; clock           ;
+---------------+------------+-------+-------+------------+-----------------+


----------------------------------------------
; Slow 1200mV 85C Model Metastability Report ;
----------------------------------------------
No synchronizer chains to report.


+-----------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                                                         ;
+------------+-----------------+------------+---------------------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name ; Note                                                          ;
+------------+-----------------+------------+---------------------------------------------------------------+
; 398.72 MHz ; 250.0 MHz       ; clock      ; limit due to minimum period restriction (max I/O toggle rate) ;
+------------+-----------------+------------+---------------------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+------------------------------------+
; Slow 1200mV 0C Model Setup Summary ;
+-------+--------+-------------------+
; Clock ; Slack  ; End Point TNS     ;
+-------+--------+-------------------+
; clock ; -1.508 ; -96.446           ;
+-------+--------+-------------------+


+-----------------------------------+
; Slow 1200mV 0C Model Hold Summary ;
+-------+-------+-------------------+
; Clock ; Slack ; End Point TNS     ;
+-------+-------+-------------------+
; clock ; 0.335 ; 0.000             ;
+-------+-------+-------------------+


-----------------------------------------
; Slow 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Slow 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+--------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary ;
+-------+--------+---------------------------------+
; Clock ; Slack  ; End Point TNS                   ;
+-------+--------+---------------------------------+
; clock ; -3.000 ; -706.680                        ;
+-------+--------+---------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'clock'                                                                                                                                                                                                                                                                                      ;
+--------+------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                              ; To Node                                                                                                          ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -1.508 ; memory:inst|MainMemory:inst3|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a10~porta_re_reg ; memory:inst|MainMemory:inst3|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a10        ; clock        ; clock       ; 1.000        ; -0.093     ; 2.353      ;
; -1.508 ; memory:inst|MainMemory:inst3|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a8~porta_re_reg  ; memory:inst|MainMemory:inst3|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a8         ; clock        ; clock       ; 1.000        ; -0.093     ; 2.353      ;
; -1.508 ; memory:inst|MainMemory:inst2|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a2~porta_re_reg  ; memory:inst|MainMemory:inst2|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a2         ; clock        ; clock       ; 1.000        ; -0.093     ; 2.353      ;
; -1.508 ; memory:inst|MainMemory:inst2|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a8~porta_re_reg  ; memory:inst|MainMemory:inst2|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a8         ; clock        ; clock       ; 1.000        ; -0.093     ; 2.353      ;
; -1.508 ; memory:inst|MainMemory:inst2|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a3~porta_re_reg  ; memory:inst|MainMemory:inst2|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a3         ; clock        ; clock       ; 1.000        ; -0.093     ; 2.353      ;
; -1.507 ; memory:inst|MainMemory:inst3|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a15~porta_re_reg ; memory:inst|MainMemory:inst3|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a15        ; clock        ; clock       ; 1.000        ; -0.092     ; 2.353      ;
; -1.507 ; memory:inst|MainMemory:inst3|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a7~porta_re_reg  ; memory:inst|MainMemory:inst3|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a7         ; clock        ; clock       ; 1.000        ; -0.092     ; 2.353      ;
; -1.507 ; memory:inst|MainMemory:inst3|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a14~porta_re_reg ; memory:inst|MainMemory:inst3|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a14        ; clock        ; clock       ; 1.000        ; -0.092     ; 2.353      ;
; -1.507 ; memory:inst|MainMemory:inst3|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a6~porta_re_reg  ; memory:inst|MainMemory:inst3|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a6         ; clock        ; clock       ; 1.000        ; -0.092     ; 2.353      ;
; -1.507 ; memory:inst|MainMemory:inst3|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a13~porta_re_reg ; memory:inst|MainMemory:inst3|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a13        ; clock        ; clock       ; 1.000        ; -0.092     ; 2.353      ;
; -1.507 ; memory:inst|MainMemory:inst3|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a5~porta_re_reg  ; memory:inst|MainMemory:inst3|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a5         ; clock        ; clock       ; 1.000        ; -0.092     ; 2.353      ;
; -1.507 ; memory:inst|MainMemory:inst3|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a12~porta_re_reg ; memory:inst|MainMemory:inst3|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a12        ; clock        ; clock       ; 1.000        ; -0.092     ; 2.353      ;
; -1.507 ; memory:inst|MainMemory:inst3|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a11~porta_re_reg ; memory:inst|MainMemory:inst3|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a11        ; clock        ; clock       ; 1.000        ; -0.092     ; 2.353      ;
; -1.507 ; memory:inst|MainMemory:inst3|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a3~porta_re_reg  ; memory:inst|MainMemory:inst3|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a3         ; clock        ; clock       ; 1.000        ; -0.092     ; 2.353      ;
; -1.507 ; memory:inst|MainMemory:inst3|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a2~porta_re_reg  ; memory:inst|MainMemory:inst3|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a2         ; clock        ; clock       ; 1.000        ; -0.092     ; 2.353      ;
; -1.507 ; memory:inst|MainMemory:inst3|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a9~porta_re_reg  ; memory:inst|MainMemory:inst3|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a9         ; clock        ; clock       ; 1.000        ; -0.092     ; 2.353      ;
; -1.507 ; memory:inst|MainMemory:inst3|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a1~porta_re_reg  ; memory:inst|MainMemory:inst3|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a1         ; clock        ; clock       ; 1.000        ; -0.092     ; 2.353      ;
; -1.507 ; memory:inst|MainMemory:inst3|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a0~porta_re_reg  ; memory:inst|MainMemory:inst3|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a0         ; clock        ; clock       ; 1.000        ; -0.092     ; 2.353      ;
; -1.507 ; memory:inst|MainMemory:inst2|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a15~porta_re_reg ; memory:inst|MainMemory:inst2|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a15        ; clock        ; clock       ; 1.000        ; -0.092     ; 2.353      ;
; -1.507 ; memory:inst|MainMemory:inst2|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a7~porta_re_reg  ; memory:inst|MainMemory:inst2|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a7         ; clock        ; clock       ; 1.000        ; -0.092     ; 2.353      ;
; -1.507 ; memory:inst|MainMemory:inst2|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a13~porta_re_reg ; memory:inst|MainMemory:inst2|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a13        ; clock        ; clock       ; 1.000        ; -0.092     ; 2.353      ;
; -1.507 ; memory:inst|MainMemory:inst2|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a5~porta_re_reg  ; memory:inst|MainMemory:inst2|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a5         ; clock        ; clock       ; 1.000        ; -0.092     ; 2.353      ;
; -1.507 ; memory:inst|MainMemory:inst2|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a12~porta_re_reg ; memory:inst|MainMemory:inst2|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a12        ; clock        ; clock       ; 1.000        ; -0.092     ; 2.353      ;
; -1.507 ; memory:inst|MainMemory:inst2|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a4~porta_re_reg  ; memory:inst|MainMemory:inst2|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a4         ; clock        ; clock       ; 1.000        ; -0.092     ; 2.353      ;
; -1.507 ; memory:inst|MainMemory:inst2|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a11~porta_re_reg ; memory:inst|MainMemory:inst2|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a11        ; clock        ; clock       ; 1.000        ; -0.092     ; 2.353      ;
; -1.507 ; memory:inst|MainMemory:inst2|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a10~porta_re_reg ; memory:inst|MainMemory:inst2|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a10        ; clock        ; clock       ; 1.000        ; -0.092     ; 2.353      ;
; -1.507 ; memory:inst|MainMemory:inst2|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a9~porta_re_reg  ; memory:inst|MainMemory:inst2|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a9         ; clock        ; clock       ; 1.000        ; -0.092     ; 2.353      ;
; -1.507 ; memory:inst|MainMemory:inst2|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a1~porta_re_reg  ; memory:inst|MainMemory:inst2|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a1         ; clock        ; clock       ; 1.000        ; -0.092     ; 2.353      ;
; -1.507 ; memory:inst|MainMemory:inst2|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a0~porta_re_reg  ; memory:inst|MainMemory:inst2|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a0         ; clock        ; clock       ; 1.000        ; -0.092     ; 2.353      ;
; -1.507 ; memory:inst|MainMemory:inst4|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a15~porta_re_reg ; memory:inst|MainMemory:inst4|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a15        ; clock        ; clock       ; 1.000        ; -0.092     ; 2.353      ;
; -1.507 ; memory:inst|MainMemory:inst4|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a7~porta_re_reg  ; memory:inst|MainMemory:inst4|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a7         ; clock        ; clock       ; 1.000        ; -0.092     ; 2.353      ;
; -1.507 ; memory:inst|MainMemory:inst4|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a12~porta_re_reg ; memory:inst|MainMemory:inst4|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a12        ; clock        ; clock       ; 1.000        ; -0.092     ; 2.353      ;
; -1.507 ; memory:inst|MainMemory:inst4|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a11~porta_re_reg ; memory:inst|MainMemory:inst4|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a11        ; clock        ; clock       ; 1.000        ; -0.092     ; 2.353      ;
; -1.507 ; memory:inst|MainMemory:inst4|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a3~porta_re_reg  ; memory:inst|MainMemory:inst4|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a3         ; clock        ; clock       ; 1.000        ; -0.092     ; 2.353      ;
; -1.507 ; memory:inst|MainMemory:inst4|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a14~porta_re_reg ; memory:inst|MainMemory:inst4|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a14        ; clock        ; clock       ; 1.000        ; -0.092     ; 2.353      ;
; -1.507 ; memory:inst|MainMemory:inst4|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a6~porta_re_reg  ; memory:inst|MainMemory:inst4|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a6         ; clock        ; clock       ; 1.000        ; -0.092     ; 2.353      ;
; -1.507 ; memory:inst|MainMemory:inst4|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a13~porta_re_reg ; memory:inst|MainMemory:inst4|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a13        ; clock        ; clock       ; 1.000        ; -0.092     ; 2.353      ;
; -1.507 ; memory:inst|MainMemory:inst4|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a5~porta_re_reg  ; memory:inst|MainMemory:inst4|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a5         ; clock        ; clock       ; 1.000        ; -0.092     ; 2.353      ;
; -1.507 ; memory:inst|MainMemory:inst4|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a10~porta_re_reg ; memory:inst|MainMemory:inst4|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a10        ; clock        ; clock       ; 1.000        ; -0.092     ; 2.353      ;
; -1.507 ; memory:inst|MainMemory:inst4|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a9~porta_re_reg  ; memory:inst|MainMemory:inst4|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a9         ; clock        ; clock       ; 1.000        ; -0.092     ; 2.353      ;
; -1.507 ; memory:inst|MainMemory:inst4|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a8~porta_re_reg  ; memory:inst|MainMemory:inst4|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a8         ; clock        ; clock       ; 1.000        ; -0.092     ; 2.353      ;
; -1.507 ; memory:inst|MainMemory:inst4|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a0~porta_re_reg  ; memory:inst|MainMemory:inst4|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a0         ; clock        ; clock       ; 1.000        ; -0.092     ; 2.353      ;
; -1.507 ; memory:inst|MainMemory:inst2|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a14~porta_re_reg ; memory:inst|MainMemory:inst2|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a14        ; clock        ; clock       ; 1.000        ; -0.092     ; 2.353      ;
; -1.507 ; memory:inst|MainMemory:inst2|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a6~porta_re_reg  ; memory:inst|MainMemory:inst2|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a6         ; clock        ; clock       ; 1.000        ; -0.092     ; 2.353      ;
; -1.507 ; memory:inst|MainMemory:inst1|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a7~porta_re_reg  ; memory:inst|MainMemory:inst1|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a7         ; clock        ; clock       ; 1.000        ; -0.092     ; 2.353      ;
; -1.507 ; memory:inst|MainMemory:inst1|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a6~porta_re_reg  ; memory:inst|MainMemory:inst1|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a6         ; clock        ; clock       ; 1.000        ; -0.092     ; 2.353      ;
; -1.507 ; memory:inst|MainMemory:inst1|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a13~porta_re_reg ; memory:inst|MainMemory:inst1|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a13        ; clock        ; clock       ; 1.000        ; -0.092     ; 2.353      ;
; -1.507 ; memory:inst|MainMemory:inst1|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a5~porta_re_reg  ; memory:inst|MainMemory:inst1|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a5         ; clock        ; clock       ; 1.000        ; -0.092     ; 2.353      ;
; -1.507 ; memory:inst|MainMemory:inst1|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a12~porta_re_reg ; memory:inst|MainMemory:inst1|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a12        ; clock        ; clock       ; 1.000        ; -0.092     ; 2.353      ;
; -1.507 ; memory:inst|MainMemory:inst1|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a4~porta_re_reg  ; memory:inst|MainMemory:inst1|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a4         ; clock        ; clock       ; 1.000        ; -0.092     ; 2.353      ;
; -1.507 ; memory:inst|MainMemory:inst1|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a11~porta_re_reg ; memory:inst|MainMemory:inst1|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a11        ; clock        ; clock       ; 1.000        ; -0.092     ; 2.353      ;
; -1.507 ; memory:inst|MainMemory:inst1|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a3~porta_re_reg  ; memory:inst|MainMemory:inst1|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a3         ; clock        ; clock       ; 1.000        ; -0.092     ; 2.353      ;
; -1.507 ; memory:inst|MainMemory:inst1|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a10~porta_re_reg ; memory:inst|MainMemory:inst1|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a10        ; clock        ; clock       ; 1.000        ; -0.092     ; 2.353      ;
; -1.507 ; memory:inst|MainMemory:inst1|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a2~porta_re_reg  ; memory:inst|MainMemory:inst1|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a2         ; clock        ; clock       ; 1.000        ; -0.092     ; 2.353      ;
; -1.507 ; memory:inst|MainMemory:inst1|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a9~porta_re_reg  ; memory:inst|MainMemory:inst1|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a9         ; clock        ; clock       ; 1.000        ; -0.092     ; 2.353      ;
; -1.507 ; memory:inst|MainMemory:inst1|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a1~porta_re_reg  ; memory:inst|MainMemory:inst1|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a1         ; clock        ; clock       ; 1.000        ; -0.092     ; 2.353      ;
; -1.507 ; memory:inst|MainMemory:inst1|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a8~porta_re_reg  ; memory:inst|MainMemory:inst1|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a8         ; clock        ; clock       ; 1.000        ; -0.092     ; 2.353      ;
; -1.506 ; memory:inst|MainMemory:inst3|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a4~porta_re_reg  ; memory:inst|MainMemory:inst3|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a4         ; clock        ; clock       ; 1.000        ; -0.091     ; 2.353      ;
; -1.506 ; memory:inst|MainMemory:inst4|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a4~porta_re_reg  ; memory:inst|MainMemory:inst4|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a4         ; clock        ; clock       ; 1.000        ; -0.091     ; 2.353      ;
; -1.506 ; memory:inst|MainMemory:inst4|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a2~porta_re_reg  ; memory:inst|MainMemory:inst4|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a2         ; clock        ; clock       ; 1.000        ; -0.091     ; 2.353      ;
; -1.506 ; memory:inst|MainMemory:inst4|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a1~porta_re_reg  ; memory:inst|MainMemory:inst4|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a1         ; clock        ; clock       ; 1.000        ; -0.091     ; 2.353      ;
; -1.506 ; memory:inst|MainMemory:inst1|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a15~porta_re_reg ; memory:inst|MainMemory:inst1|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a15        ; clock        ; clock       ; 1.000        ; -0.091     ; 2.353      ;
; -1.506 ; memory:inst|MainMemory:inst1|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a14~porta_re_reg ; memory:inst|MainMemory:inst1|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a14        ; clock        ; clock       ; 1.000        ; -0.091     ; 2.353      ;
; -1.506 ; memory:inst|MainMemory:inst1|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a0~porta_re_reg  ; memory:inst|MainMemory:inst1|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a0         ; clock        ; clock       ; 1.000        ; -0.091     ; 2.353      ;
; 0.195  ; memory:inst|MainMemory:inst4|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|address_reg_a[0]           ; memory:inst|MainMemory:inst4|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|out_address_reg_a[0] ; clock        ; clock       ; 1.000        ; -0.057     ; 0.743      ;
; 0.329  ; memory:inst|MainMemory:inst2|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|address_reg_a[0]           ; memory:inst|MainMemory:inst2|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|out_address_reg_a[0] ; clock        ; clock       ; 1.000        ; -0.057     ; 0.609      ;
; 0.331  ; memory:inst|MainMemory:inst3|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|address_reg_a[0]           ; memory:inst|MainMemory:inst3|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|out_address_reg_a[0] ; clock        ; clock       ; 1.000        ; -0.057     ; 0.607      ;
; 0.334  ; memory:inst|MainMemory:inst1|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|address_reg_a[0]           ; memory:inst|MainMemory:inst1|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|out_address_reg_a[0] ; clock        ; clock       ; 1.000        ; -0.057     ; 0.604      ;
+--------+------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'clock'                                                                                                                                                                                                                                                                                      ;
+-------+------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                              ; To Node                                                                                                          ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.335 ; memory:inst|MainMemory:inst1|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|address_reg_a[0]           ; memory:inst|MainMemory:inst1|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|out_address_reg_a[0] ; clock        ; clock       ; 0.000        ; 0.057      ; 0.536      ;
; 0.337 ; memory:inst|MainMemory:inst3|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|address_reg_a[0]           ; memory:inst|MainMemory:inst3|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|out_address_reg_a[0] ; clock        ; clock       ; 0.000        ; 0.057      ; 0.538      ;
; 0.338 ; memory:inst|MainMemory:inst2|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|address_reg_a[0]           ; memory:inst|MainMemory:inst2|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|out_address_reg_a[0] ; clock        ; clock       ; 0.000        ; 0.057      ; 0.539      ;
; 0.468 ; memory:inst|MainMemory:inst4|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|address_reg_a[0]           ; memory:inst|MainMemory:inst4|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|out_address_reg_a[0] ; clock        ; clock       ; 0.000        ; 0.057      ; 0.669      ;
; 2.084 ; memory:inst|MainMemory:inst3|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a10~porta_re_reg ; memory:inst|MainMemory:inst3|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a10        ; clock        ; clock       ; 0.000        ; 0.034      ; 2.260      ;
; 2.084 ; memory:inst|MainMemory:inst3|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a8~porta_re_reg  ; memory:inst|MainMemory:inst3|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a8         ; clock        ; clock       ; 0.000        ; 0.034      ; 2.260      ;
; 2.084 ; memory:inst|MainMemory:inst2|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a2~porta_re_reg  ; memory:inst|MainMemory:inst2|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a2         ; clock        ; clock       ; 0.000        ; 0.034      ; 2.260      ;
; 2.084 ; memory:inst|MainMemory:inst2|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a8~porta_re_reg  ; memory:inst|MainMemory:inst2|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a8         ; clock        ; clock       ; 0.000        ; 0.034      ; 2.260      ;
; 2.084 ; memory:inst|MainMemory:inst2|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a3~porta_re_reg  ; memory:inst|MainMemory:inst2|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a3         ; clock        ; clock       ; 0.000        ; 0.034      ; 2.260      ;
; 2.085 ; memory:inst|MainMemory:inst3|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a15~porta_re_reg ; memory:inst|MainMemory:inst3|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a15        ; clock        ; clock       ; 0.000        ; 0.033      ; 2.260      ;
; 2.085 ; memory:inst|MainMemory:inst3|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a7~porta_re_reg  ; memory:inst|MainMemory:inst3|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a7         ; clock        ; clock       ; 0.000        ; 0.033      ; 2.260      ;
; 2.085 ; memory:inst|MainMemory:inst3|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a14~porta_re_reg ; memory:inst|MainMemory:inst3|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a14        ; clock        ; clock       ; 0.000        ; 0.033      ; 2.260      ;
; 2.085 ; memory:inst|MainMemory:inst3|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a6~porta_re_reg  ; memory:inst|MainMemory:inst3|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a6         ; clock        ; clock       ; 0.000        ; 0.033      ; 2.260      ;
; 2.085 ; memory:inst|MainMemory:inst3|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a13~porta_re_reg ; memory:inst|MainMemory:inst3|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a13        ; clock        ; clock       ; 0.000        ; 0.033      ; 2.260      ;
; 2.085 ; memory:inst|MainMemory:inst3|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a5~porta_re_reg  ; memory:inst|MainMemory:inst3|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a5         ; clock        ; clock       ; 0.000        ; 0.033      ; 2.260      ;
; 2.085 ; memory:inst|MainMemory:inst3|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a12~porta_re_reg ; memory:inst|MainMemory:inst3|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a12        ; clock        ; clock       ; 0.000        ; 0.033      ; 2.260      ;
; 2.085 ; memory:inst|MainMemory:inst3|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a11~porta_re_reg ; memory:inst|MainMemory:inst3|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a11        ; clock        ; clock       ; 0.000        ; 0.033      ; 2.260      ;
; 2.085 ; memory:inst|MainMemory:inst3|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a3~porta_re_reg  ; memory:inst|MainMemory:inst3|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a3         ; clock        ; clock       ; 0.000        ; 0.033      ; 2.260      ;
; 2.085 ; memory:inst|MainMemory:inst3|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a2~porta_re_reg  ; memory:inst|MainMemory:inst3|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a2         ; clock        ; clock       ; 0.000        ; 0.033      ; 2.260      ;
; 2.085 ; memory:inst|MainMemory:inst3|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a9~porta_re_reg  ; memory:inst|MainMemory:inst3|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a9         ; clock        ; clock       ; 0.000        ; 0.033      ; 2.260      ;
; 2.085 ; memory:inst|MainMemory:inst3|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a1~porta_re_reg  ; memory:inst|MainMemory:inst3|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a1         ; clock        ; clock       ; 0.000        ; 0.033      ; 2.260      ;
; 2.085 ; memory:inst|MainMemory:inst3|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a0~porta_re_reg  ; memory:inst|MainMemory:inst3|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a0         ; clock        ; clock       ; 0.000        ; 0.033      ; 2.260      ;
; 2.085 ; memory:inst|MainMemory:inst2|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a15~porta_re_reg ; memory:inst|MainMemory:inst2|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a15        ; clock        ; clock       ; 0.000        ; 0.033      ; 2.260      ;
; 2.085 ; memory:inst|MainMemory:inst2|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a7~porta_re_reg  ; memory:inst|MainMemory:inst2|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a7         ; clock        ; clock       ; 0.000        ; 0.033      ; 2.260      ;
; 2.085 ; memory:inst|MainMemory:inst2|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a13~porta_re_reg ; memory:inst|MainMemory:inst2|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a13        ; clock        ; clock       ; 0.000        ; 0.033      ; 2.260      ;
; 2.085 ; memory:inst|MainMemory:inst2|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a5~porta_re_reg  ; memory:inst|MainMemory:inst2|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a5         ; clock        ; clock       ; 0.000        ; 0.033      ; 2.260      ;
; 2.085 ; memory:inst|MainMemory:inst2|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a12~porta_re_reg ; memory:inst|MainMemory:inst2|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a12        ; clock        ; clock       ; 0.000        ; 0.033      ; 2.260      ;
; 2.085 ; memory:inst|MainMemory:inst2|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a4~porta_re_reg  ; memory:inst|MainMemory:inst2|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a4         ; clock        ; clock       ; 0.000        ; 0.033      ; 2.260      ;
; 2.085 ; memory:inst|MainMemory:inst2|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a11~porta_re_reg ; memory:inst|MainMemory:inst2|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a11        ; clock        ; clock       ; 0.000        ; 0.033      ; 2.260      ;
; 2.085 ; memory:inst|MainMemory:inst2|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a10~porta_re_reg ; memory:inst|MainMemory:inst2|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a10        ; clock        ; clock       ; 0.000        ; 0.033      ; 2.260      ;
; 2.085 ; memory:inst|MainMemory:inst2|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a9~porta_re_reg  ; memory:inst|MainMemory:inst2|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a9         ; clock        ; clock       ; 0.000        ; 0.033      ; 2.260      ;
; 2.085 ; memory:inst|MainMemory:inst2|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a1~porta_re_reg  ; memory:inst|MainMemory:inst2|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a1         ; clock        ; clock       ; 0.000        ; 0.033      ; 2.260      ;
; 2.085 ; memory:inst|MainMemory:inst2|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a0~porta_re_reg  ; memory:inst|MainMemory:inst2|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a0         ; clock        ; clock       ; 0.000        ; 0.033      ; 2.260      ;
; 2.085 ; memory:inst|MainMemory:inst4|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a15~porta_re_reg ; memory:inst|MainMemory:inst4|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a15        ; clock        ; clock       ; 0.000        ; 0.033      ; 2.260      ;
; 2.085 ; memory:inst|MainMemory:inst4|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a7~porta_re_reg  ; memory:inst|MainMemory:inst4|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a7         ; clock        ; clock       ; 0.000        ; 0.033      ; 2.260      ;
; 2.085 ; memory:inst|MainMemory:inst4|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a12~porta_re_reg ; memory:inst|MainMemory:inst4|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a12        ; clock        ; clock       ; 0.000        ; 0.033      ; 2.260      ;
; 2.085 ; memory:inst|MainMemory:inst4|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a11~porta_re_reg ; memory:inst|MainMemory:inst4|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a11        ; clock        ; clock       ; 0.000        ; 0.033      ; 2.260      ;
; 2.085 ; memory:inst|MainMemory:inst4|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a3~porta_re_reg  ; memory:inst|MainMemory:inst4|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a3         ; clock        ; clock       ; 0.000        ; 0.033      ; 2.260      ;
; 2.085 ; memory:inst|MainMemory:inst4|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a14~porta_re_reg ; memory:inst|MainMemory:inst4|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a14        ; clock        ; clock       ; 0.000        ; 0.033      ; 2.260      ;
; 2.085 ; memory:inst|MainMemory:inst4|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a6~porta_re_reg  ; memory:inst|MainMemory:inst4|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a6         ; clock        ; clock       ; 0.000        ; 0.033      ; 2.260      ;
; 2.085 ; memory:inst|MainMemory:inst4|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a13~porta_re_reg ; memory:inst|MainMemory:inst4|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a13        ; clock        ; clock       ; 0.000        ; 0.033      ; 2.260      ;
; 2.085 ; memory:inst|MainMemory:inst4|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a5~porta_re_reg  ; memory:inst|MainMemory:inst4|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a5         ; clock        ; clock       ; 0.000        ; 0.033      ; 2.260      ;
; 2.085 ; memory:inst|MainMemory:inst4|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a10~porta_re_reg ; memory:inst|MainMemory:inst4|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a10        ; clock        ; clock       ; 0.000        ; 0.033      ; 2.260      ;
; 2.085 ; memory:inst|MainMemory:inst4|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a9~porta_re_reg  ; memory:inst|MainMemory:inst4|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a9         ; clock        ; clock       ; 0.000        ; 0.033      ; 2.260      ;
; 2.085 ; memory:inst|MainMemory:inst4|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a8~porta_re_reg  ; memory:inst|MainMemory:inst4|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a8         ; clock        ; clock       ; 0.000        ; 0.033      ; 2.260      ;
; 2.085 ; memory:inst|MainMemory:inst4|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a0~porta_re_reg  ; memory:inst|MainMemory:inst4|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a0         ; clock        ; clock       ; 0.000        ; 0.033      ; 2.260      ;
; 2.085 ; memory:inst|MainMemory:inst2|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a14~porta_re_reg ; memory:inst|MainMemory:inst2|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a14        ; clock        ; clock       ; 0.000        ; 0.033      ; 2.260      ;
; 2.085 ; memory:inst|MainMemory:inst2|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a6~porta_re_reg  ; memory:inst|MainMemory:inst2|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a6         ; clock        ; clock       ; 0.000        ; 0.033      ; 2.260      ;
; 2.085 ; memory:inst|MainMemory:inst1|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a7~porta_re_reg  ; memory:inst|MainMemory:inst1|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a7         ; clock        ; clock       ; 0.000        ; 0.033      ; 2.260      ;
; 2.085 ; memory:inst|MainMemory:inst1|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a6~porta_re_reg  ; memory:inst|MainMemory:inst1|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a6         ; clock        ; clock       ; 0.000        ; 0.033      ; 2.260      ;
; 2.085 ; memory:inst|MainMemory:inst1|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a13~porta_re_reg ; memory:inst|MainMemory:inst1|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a13        ; clock        ; clock       ; 0.000        ; 0.033      ; 2.260      ;
; 2.085 ; memory:inst|MainMemory:inst1|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a5~porta_re_reg  ; memory:inst|MainMemory:inst1|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a5         ; clock        ; clock       ; 0.000        ; 0.033      ; 2.260      ;
; 2.085 ; memory:inst|MainMemory:inst1|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a12~porta_re_reg ; memory:inst|MainMemory:inst1|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a12        ; clock        ; clock       ; 0.000        ; 0.033      ; 2.260      ;
; 2.085 ; memory:inst|MainMemory:inst1|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a4~porta_re_reg  ; memory:inst|MainMemory:inst1|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a4         ; clock        ; clock       ; 0.000        ; 0.033      ; 2.260      ;
; 2.085 ; memory:inst|MainMemory:inst1|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a11~porta_re_reg ; memory:inst|MainMemory:inst1|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a11        ; clock        ; clock       ; 0.000        ; 0.033      ; 2.260      ;
; 2.085 ; memory:inst|MainMemory:inst1|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a3~porta_re_reg  ; memory:inst|MainMemory:inst1|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a3         ; clock        ; clock       ; 0.000        ; 0.033      ; 2.260      ;
; 2.085 ; memory:inst|MainMemory:inst1|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a10~porta_re_reg ; memory:inst|MainMemory:inst1|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a10        ; clock        ; clock       ; 0.000        ; 0.033      ; 2.260      ;
; 2.085 ; memory:inst|MainMemory:inst1|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a2~porta_re_reg  ; memory:inst|MainMemory:inst1|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a2         ; clock        ; clock       ; 0.000        ; 0.033      ; 2.260      ;
; 2.085 ; memory:inst|MainMemory:inst1|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a9~porta_re_reg  ; memory:inst|MainMemory:inst1|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a9         ; clock        ; clock       ; 0.000        ; 0.033      ; 2.260      ;
; 2.085 ; memory:inst|MainMemory:inst1|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a1~porta_re_reg  ; memory:inst|MainMemory:inst1|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a1         ; clock        ; clock       ; 0.000        ; 0.033      ; 2.260      ;
; 2.085 ; memory:inst|MainMemory:inst1|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a8~porta_re_reg  ; memory:inst|MainMemory:inst1|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a8         ; clock        ; clock       ; 0.000        ; 0.033      ; 2.260      ;
; 2.086 ; memory:inst|MainMemory:inst3|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a4~porta_re_reg  ; memory:inst|MainMemory:inst3|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a4         ; clock        ; clock       ; 0.000        ; 0.032      ; 2.260      ;
; 2.086 ; memory:inst|MainMemory:inst4|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a4~porta_re_reg  ; memory:inst|MainMemory:inst4|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a4         ; clock        ; clock       ; 0.000        ; 0.032      ; 2.260      ;
; 2.086 ; memory:inst|MainMemory:inst4|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a2~porta_re_reg  ; memory:inst|MainMemory:inst4|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a2         ; clock        ; clock       ; 0.000        ; 0.032      ; 2.260      ;
; 2.086 ; memory:inst|MainMemory:inst4|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a1~porta_re_reg  ; memory:inst|MainMemory:inst4|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a1         ; clock        ; clock       ; 0.000        ; 0.032      ; 2.260      ;
; 2.086 ; memory:inst|MainMemory:inst1|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a15~porta_re_reg ; memory:inst|MainMemory:inst1|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a15        ; clock        ; clock       ; 0.000        ; 0.032      ; 2.260      ;
; 2.086 ; memory:inst|MainMemory:inst1|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a14~porta_re_reg ; memory:inst|MainMemory:inst1|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a14        ; clock        ; clock       ; 0.000        ; 0.032      ; 2.260      ;
; 2.086 ; memory:inst|MainMemory:inst1|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a0~porta_re_reg  ; memory:inst|MainMemory:inst1|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a0         ; clock        ; clock       ; 0.000        ; 0.032      ; 2.260      ;
+-------+------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'clock'                                                                                                                                                       ;
+--------+--------------+----------------+------------+-------+------------+------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type       ; Clock ; Clock Edge ; Target                                                                                                                       ;
+--------+--------------+----------------+------------+-------+------------+------------------------------------------------------------------------------------------------------------------------------+
; -3.000 ; 1.000        ; 4.000          ; Port Rate  ; clock ; Rise       ; clock                                                                                                                        ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clock ; Rise       ; memory:inst|MainMemory:inst1|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a0                     ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clock ; Rise       ; memory:inst|MainMemory:inst1|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a0~porta_address_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clock ; Rise       ; memory:inst|MainMemory:inst1|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a0~porta_datain_reg0   ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clock ; Rise       ; memory:inst|MainMemory:inst1|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a0~porta_re_reg        ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clock ; Rise       ; memory:inst|MainMemory:inst1|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a0~porta_we_reg        ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clock ; Rise       ; memory:inst|MainMemory:inst1|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a1                     ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clock ; Rise       ; memory:inst|MainMemory:inst1|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a10                    ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clock ; Rise       ; memory:inst|MainMemory:inst1|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a10~porta_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clock ; Rise       ; memory:inst|MainMemory:inst1|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a10~porta_datain_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clock ; Rise       ; memory:inst|MainMemory:inst1|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a10~porta_re_reg       ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clock ; Rise       ; memory:inst|MainMemory:inst1|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a10~porta_we_reg       ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clock ; Rise       ; memory:inst|MainMemory:inst1|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a11                    ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clock ; Rise       ; memory:inst|MainMemory:inst1|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a11~porta_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clock ; Rise       ; memory:inst|MainMemory:inst1|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a11~porta_datain_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clock ; Rise       ; memory:inst|MainMemory:inst1|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a11~porta_re_reg       ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clock ; Rise       ; memory:inst|MainMemory:inst1|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a11~porta_we_reg       ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clock ; Rise       ; memory:inst|MainMemory:inst1|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a12                    ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clock ; Rise       ; memory:inst|MainMemory:inst1|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a12~porta_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clock ; Rise       ; memory:inst|MainMemory:inst1|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a12~porta_datain_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clock ; Rise       ; memory:inst|MainMemory:inst1|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a12~porta_re_reg       ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clock ; Rise       ; memory:inst|MainMemory:inst1|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a12~porta_we_reg       ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clock ; Rise       ; memory:inst|MainMemory:inst1|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a13                    ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clock ; Rise       ; memory:inst|MainMemory:inst1|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a13~porta_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clock ; Rise       ; memory:inst|MainMemory:inst1|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a13~porta_datain_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clock ; Rise       ; memory:inst|MainMemory:inst1|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a13~porta_re_reg       ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clock ; Rise       ; memory:inst|MainMemory:inst1|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a13~porta_we_reg       ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clock ; Rise       ; memory:inst|MainMemory:inst1|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a14                    ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clock ; Rise       ; memory:inst|MainMemory:inst1|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a14~porta_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clock ; Rise       ; memory:inst|MainMemory:inst1|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a14~porta_datain_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clock ; Rise       ; memory:inst|MainMemory:inst1|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a14~porta_re_reg       ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clock ; Rise       ; memory:inst|MainMemory:inst1|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a14~porta_we_reg       ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clock ; Rise       ; memory:inst|MainMemory:inst1|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a15                    ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clock ; Rise       ; memory:inst|MainMemory:inst1|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a15~porta_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clock ; Rise       ; memory:inst|MainMemory:inst1|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a15~porta_datain_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clock ; Rise       ; memory:inst|MainMemory:inst1|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a15~porta_re_reg       ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clock ; Rise       ; memory:inst|MainMemory:inst1|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a15~porta_we_reg       ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clock ; Rise       ; memory:inst|MainMemory:inst1|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a1~porta_address_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clock ; Rise       ; memory:inst|MainMemory:inst1|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a1~porta_datain_reg0   ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clock ; Rise       ; memory:inst|MainMemory:inst1|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a1~porta_re_reg        ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clock ; Rise       ; memory:inst|MainMemory:inst1|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a1~porta_we_reg        ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clock ; Rise       ; memory:inst|MainMemory:inst1|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a2                     ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clock ; Rise       ; memory:inst|MainMemory:inst1|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a2~porta_address_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clock ; Rise       ; memory:inst|MainMemory:inst1|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a2~porta_datain_reg0   ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clock ; Rise       ; memory:inst|MainMemory:inst1|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a2~porta_re_reg        ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clock ; Rise       ; memory:inst|MainMemory:inst1|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a2~porta_we_reg        ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clock ; Rise       ; memory:inst|MainMemory:inst1|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a3                     ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clock ; Rise       ; memory:inst|MainMemory:inst1|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a3~porta_address_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clock ; Rise       ; memory:inst|MainMemory:inst1|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a3~porta_datain_reg0   ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clock ; Rise       ; memory:inst|MainMemory:inst1|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a3~porta_re_reg        ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clock ; Rise       ; memory:inst|MainMemory:inst1|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a3~porta_we_reg        ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clock ; Rise       ; memory:inst|MainMemory:inst1|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a4                     ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clock ; Rise       ; memory:inst|MainMemory:inst1|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a4~porta_address_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clock ; Rise       ; memory:inst|MainMemory:inst1|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a4~porta_datain_reg0   ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clock ; Rise       ; memory:inst|MainMemory:inst1|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a4~porta_re_reg        ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clock ; Rise       ; memory:inst|MainMemory:inst1|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a4~porta_we_reg        ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clock ; Rise       ; memory:inst|MainMemory:inst1|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a5                     ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clock ; Rise       ; memory:inst|MainMemory:inst1|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a5~porta_address_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clock ; Rise       ; memory:inst|MainMemory:inst1|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a5~porta_datain_reg0   ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clock ; Rise       ; memory:inst|MainMemory:inst1|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a5~porta_re_reg        ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clock ; Rise       ; memory:inst|MainMemory:inst1|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a5~porta_we_reg        ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clock ; Rise       ; memory:inst|MainMemory:inst1|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a6                     ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clock ; Rise       ; memory:inst|MainMemory:inst1|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a6~porta_address_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clock ; Rise       ; memory:inst|MainMemory:inst1|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a6~porta_datain_reg0   ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clock ; Rise       ; memory:inst|MainMemory:inst1|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a6~porta_re_reg        ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clock ; Rise       ; memory:inst|MainMemory:inst1|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a6~porta_we_reg        ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clock ; Rise       ; memory:inst|MainMemory:inst1|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a7                     ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clock ; Rise       ; memory:inst|MainMemory:inst1|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a7~porta_address_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clock ; Rise       ; memory:inst|MainMemory:inst1|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a7~porta_datain_reg0   ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clock ; Rise       ; memory:inst|MainMemory:inst1|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a7~porta_re_reg        ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clock ; Rise       ; memory:inst|MainMemory:inst1|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a7~porta_we_reg        ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clock ; Rise       ; memory:inst|MainMemory:inst1|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a8                     ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clock ; Rise       ; memory:inst|MainMemory:inst1|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a8~porta_address_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clock ; Rise       ; memory:inst|MainMemory:inst1|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a8~porta_datain_reg0   ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clock ; Rise       ; memory:inst|MainMemory:inst1|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a8~porta_re_reg        ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clock ; Rise       ; memory:inst|MainMemory:inst1|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a8~porta_we_reg        ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clock ; Rise       ; memory:inst|MainMemory:inst1|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a9                     ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clock ; Rise       ; memory:inst|MainMemory:inst1|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a9~porta_address_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clock ; Rise       ; memory:inst|MainMemory:inst1|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a9~porta_datain_reg0   ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clock ; Rise       ; memory:inst|MainMemory:inst1|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a9~porta_re_reg        ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clock ; Rise       ; memory:inst|MainMemory:inst1|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a9~porta_we_reg        ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clock ; Rise       ; memory:inst|MainMemory:inst2|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a0                     ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clock ; Rise       ; memory:inst|MainMemory:inst2|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a0~porta_address_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clock ; Rise       ; memory:inst|MainMemory:inst2|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a0~porta_datain_reg0   ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clock ; Rise       ; memory:inst|MainMemory:inst2|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a0~porta_re_reg        ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clock ; Rise       ; memory:inst|MainMemory:inst2|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a0~porta_we_reg        ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clock ; Rise       ; memory:inst|MainMemory:inst2|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a1                     ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clock ; Rise       ; memory:inst|MainMemory:inst2|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a10                    ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clock ; Rise       ; memory:inst|MainMemory:inst2|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a10~porta_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clock ; Rise       ; memory:inst|MainMemory:inst2|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a10~porta_datain_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clock ; Rise       ; memory:inst|MainMemory:inst2|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a10~porta_re_reg       ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clock ; Rise       ; memory:inst|MainMemory:inst2|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a10~porta_we_reg       ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clock ; Rise       ; memory:inst|MainMemory:inst2|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a11                    ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clock ; Rise       ; memory:inst|MainMemory:inst2|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a11~porta_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clock ; Rise       ; memory:inst|MainMemory:inst2|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a11~porta_datain_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clock ; Rise       ; memory:inst|MainMemory:inst2|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a11~porta_re_reg       ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clock ; Rise       ; memory:inst|MainMemory:inst2|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a11~porta_we_reg       ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clock ; Rise       ; memory:inst|MainMemory:inst2|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a12                    ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clock ; Rise       ; memory:inst|MainMemory:inst2|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a12~porta_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clock ; Rise       ; memory:inst|MainMemory:inst2|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a12~porta_datain_reg0  ;
+--------+--------------+----------------+------------+-------+------------+------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------+
; Setup Times                                                                ;
+--------------+------------+--------+--------+------------+-----------------+
; Data Port    ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+--------------+------------+--------+--------+------------+-----------------+
; R/WN         ; clock      ; 4.959  ; 5.445  ; Rise       ; clock           ;
; address[*]   ; clock      ; 8.290  ; 8.561  ; Rise       ; clock           ;
;  address[0]  ; clock      ; 5.917  ; 6.315  ; Rise       ; clock           ;
;  address[1]  ; clock      ; 5.818  ; 6.251  ; Rise       ; clock           ;
;  address[2]  ; clock      ; 8.290  ; 8.526  ; Rise       ; clock           ;
;  address[3]  ; clock      ; 8.108  ; 8.561  ; Rise       ; clock           ;
;  address[4]  ; clock      ; 7.728  ; 7.937  ; Rise       ; clock           ;
;  address[5]  ; clock      ; 7.774  ; 8.156  ; Rise       ; clock           ;
;  address[6]  ; clock      ; 7.602  ; 7.815  ; Rise       ; clock           ;
;  address[7]  ; clock      ; 7.782  ; 8.213  ; Rise       ; clock           ;
;  address[8]  ; clock      ; 7.560  ; 7.785  ; Rise       ; clock           ;
;  address[9]  ; clock      ; 8.045  ; 8.451  ; Rise       ; clock           ;
;  address[10] ; clock      ; 7.448  ; 7.680  ; Rise       ; clock           ;
;  address[11] ; clock      ; 7.488  ; 7.884  ; Rise       ; clock           ;
;  address[12] ; clock      ; 7.762  ; 7.963  ; Rise       ; clock           ;
;  address[13] ; clock      ; 7.381  ; 7.781  ; Rise       ; clock           ;
;  address[14] ; clock      ; 7.447  ; 7.663  ; Rise       ; clock           ;
;  address[15] ; clock      ; 7.003  ; 7.404  ; Rise       ; clock           ;
; data_in[*]   ; clock      ; 1.762  ; 2.202  ; Rise       ; clock           ;
;  data_in[0]  ; clock      ; 1.001  ; 1.401  ; Rise       ; clock           ;
;  data_in[1]  ; clock      ; 1.224  ; 1.615  ; Rise       ; clock           ;
;  data_in[2]  ; clock      ; 0.921  ; 1.306  ; Rise       ; clock           ;
;  data_in[3]  ; clock      ; 1.553  ; 1.906  ; Rise       ; clock           ;
;  data_in[4]  ; clock      ; 1.535  ; 1.957  ; Rise       ; clock           ;
;  data_in[5]  ; clock      ; 1.147  ; 1.526  ; Rise       ; clock           ;
;  data_in[6]  ; clock      ; -0.518 ; -0.410 ; Rise       ; clock           ;
;  data_in[7]  ; clock      ; -0.439 ; -0.323 ; Rise       ; clock           ;
;  data_in[8]  ; clock      ; 1.170  ; 1.548  ; Rise       ; clock           ;
;  data_in[9]  ; clock      ; 1.191  ; 1.564  ; Rise       ; clock           ;
;  data_in[10] ; clock      ; 1.153  ; 1.528  ; Rise       ; clock           ;
;  data_in[11] ; clock      ; 0.978  ; 1.375  ; Rise       ; clock           ;
;  data_in[12] ; clock      ; 1.208  ; 1.593  ; Rise       ; clock           ;
;  data_in[13] ; clock      ; 1.191  ; 1.565  ; Rise       ; clock           ;
;  data_in[14] ; clock      ; 1.268  ; 1.673  ; Rise       ; clock           ;
;  data_in[15] ; clock      ; 1.236  ; 1.628  ; Rise       ; clock           ;
;  data_in[16] ; clock      ; 1.117  ; 1.493  ; Rise       ; clock           ;
;  data_in[17] ; clock      ; 1.335  ; 1.712  ; Rise       ; clock           ;
;  data_in[18] ; clock      ; 1.690  ; 2.082  ; Rise       ; clock           ;
;  data_in[19] ; clock      ; 1.118  ; 1.499  ; Rise       ; clock           ;
;  data_in[20] ; clock      ; 1.071  ; 1.453  ; Rise       ; clock           ;
;  data_in[21] ; clock      ; 1.237  ; 1.635  ; Rise       ; clock           ;
;  data_in[22] ; clock      ; 1.449  ; 1.827  ; Rise       ; clock           ;
;  data_in[23] ; clock      ; 1.457  ; 1.862  ; Rise       ; clock           ;
;  data_in[24] ; clock      ; 1.454  ; 1.836  ; Rise       ; clock           ;
;  data_in[25] ; clock      ; 0.946  ; 1.298  ; Rise       ; clock           ;
;  data_in[26] ; clock      ; 1.192  ; 1.540  ; Rise       ; clock           ;
;  data_in[27] ; clock      ; 1.165  ; 1.543  ; Rise       ; clock           ;
;  data_in[28] ; clock      ; 1.648  ; 2.064  ; Rise       ; clock           ;
;  data_in[29] ; clock      ; 1.284  ; 1.702  ; Rise       ; clock           ;
;  data_in[30] ; clock      ; 1.227  ; 1.620  ; Rise       ; clock           ;
;  data_in[31] ; clock      ; 1.762  ; 2.202  ; Rise       ; clock           ;
+--------------+------------+--------+--------+------------+-----------------+


+----------------------------------------------------------------------------+
; Hold Times                                                                 ;
+--------------+------------+--------+--------+------------+-----------------+
; Data Port    ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+--------------+------------+--------+--------+------------+-----------------+
; R/WN         ; clock      ; -1.207 ; -1.535 ; Rise       ; clock           ;
; address[*]   ; clock      ; -0.366 ; -0.722 ; Rise       ; clock           ;
;  address[0]  ; clock      ; -1.384 ; -1.761 ; Rise       ; clock           ;
;  address[1]  ; clock      ; -1.429 ; -1.844 ; Rise       ; clock           ;
;  address[2]  ; clock      ; -0.642 ; -1.058 ; Rise       ; clock           ;
;  address[3]  ; clock      ; -0.639 ; -0.997 ; Rise       ; clock           ;
;  address[4]  ; clock      ; -0.625 ; -1.018 ; Rise       ; clock           ;
;  address[5]  ; clock      ; -0.623 ; -1.010 ; Rise       ; clock           ;
;  address[6]  ; clock      ; -0.517 ; -0.883 ; Rise       ; clock           ;
;  address[7]  ; clock      ; -0.368 ; -0.722 ; Rise       ; clock           ;
;  address[8]  ; clock      ; -0.933 ; -1.348 ; Rise       ; clock           ;
;  address[9]  ; clock      ; -0.366 ; -0.724 ; Rise       ; clock           ;
;  address[10] ; clock      ; -0.655 ; -1.058 ; Rise       ; clock           ;
;  address[11] ; clock      ; -0.867 ; -1.265 ; Rise       ; clock           ;
;  address[12] ; clock      ; -0.591 ; -0.951 ; Rise       ; clock           ;
;  address[13] ; clock      ; -0.848 ; -1.185 ; Rise       ; clock           ;
;  address[14] ; clock      ; -0.638 ; -1.044 ; Rise       ; clock           ;
;  address[15] ; clock      ; -1.089 ; -1.468 ; Rise       ; clock           ;
; data_in[*]   ; clock      ; 1.090  ; 0.954  ; Rise       ; clock           ;
;  data_in[0]  ; clock      ; -0.606 ; -0.993 ; Rise       ; clock           ;
;  data_in[1]  ; clock      ; -0.601 ; -0.984 ; Rise       ; clock           ;
;  data_in[2]  ; clock      ; -0.559 ; -0.923 ; Rise       ; clock           ;
;  data_in[3]  ; clock      ; -0.713 ; -1.069 ; Rise       ; clock           ;
;  data_in[4]  ; clock      ; -0.985 ; -1.396 ; Rise       ; clock           ;
;  data_in[5]  ; clock      ; -0.778 ; -1.126 ; Rise       ; clock           ;
;  data_in[6]  ; clock      ; 0.834  ; 0.713  ; Rise       ; clock           ;
;  data_in[7]  ; clock      ; 1.090  ; 0.954  ; Rise       ; clock           ;
;  data_in[8]  ; clock      ; -0.676 ; -1.039 ; Rise       ; clock           ;
;  data_in[9]  ; clock      ; -0.835 ; -1.199 ; Rise       ; clock           ;
;  data_in[10] ; clock      ; -0.689 ; -1.050 ; Rise       ; clock           ;
;  data_in[11] ; clock      ; -0.558 ; -0.933 ; Rise       ; clock           ;
;  data_in[12] ; clock      ; -0.834 ; -1.207 ; Rise       ; clock           ;
;  data_in[13] ; clock      ; -0.727 ; -1.088 ; Rise       ; clock           ;
;  data_in[14] ; clock      ; -0.653 ; -1.045 ; Rise       ; clock           ;
;  data_in[15] ; clock      ; -0.759 ; -1.123 ; Rise       ; clock           ;
;  data_in[16] ; clock      ; -0.738 ; -1.101 ; Rise       ; clock           ;
;  data_in[17] ; clock      ; -0.776 ; -1.146 ; Rise       ; clock           ;
;  data_in[18] ; clock      ; -0.939 ; -1.307 ; Rise       ; clock           ;
;  data_in[19] ; clock      ; -0.722 ; -1.089 ; Rise       ; clock           ;
;  data_in[20] ; clock      ; -0.714 ; -1.079 ; Rise       ; clock           ;
;  data_in[21] ; clock      ; -0.755 ; -1.124 ; Rise       ; clock           ;
;  data_in[22] ; clock      ; -0.821 ; -1.188 ; Rise       ; clock           ;
;  data_in[23] ; clock      ; -0.906 ; -1.302 ; Rise       ; clock           ;
;  data_in[24] ; clock      ; -1.018 ; -1.426 ; Rise       ; clock           ;
;  data_in[25] ; clock      ; -0.588 ; -0.919 ; Rise       ; clock           ;
;  data_in[26] ; clock      ; -0.814 ; -1.147 ; Rise       ; clock           ;
;  data_in[27] ; clock      ; -0.801 ; -1.170 ; Rise       ; clock           ;
;  data_in[28] ; clock      ; -0.878 ; -1.265 ; Rise       ; clock           ;
;  data_in[29] ; clock      ; -0.912 ; -1.318 ; Rise       ; clock           ;
;  data_in[30] ; clock      ; -0.848 ; -1.219 ; Rise       ; clock           ;
;  data_in[31] ; clock      ; -1.023 ; -1.445 ; Rise       ; clock           ;
+--------------+------------+--------+--------+------------+-----------------+


+---------------------------------------------------------------------------+
; Clock to Output Times                                                     ;
+---------------+------------+-------+-------+------------+-----------------+
; Data Port     ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+---------------+------------+-------+-------+------------+-----------------+
; data_out[*]   ; clock      ; 9.397 ; 9.279 ; Rise       ; clock           ;
;  data_out[0]  ; clock      ; 9.134 ; 9.036 ; Rise       ; clock           ;
;  data_out[1]  ; clock      ; 8.548 ; 8.405 ; Rise       ; clock           ;
;  data_out[2]  ; clock      ; 9.397 ; 9.279 ; Rise       ; clock           ;
;  data_out[3]  ; clock      ; 7.097 ; 6.982 ; Rise       ; clock           ;
;  data_out[4]  ; clock      ; 7.585 ; 7.469 ; Rise       ; clock           ;
;  data_out[5]  ; clock      ; 8.755 ; 8.635 ; Rise       ; clock           ;
;  data_out[6]  ; clock      ; 8.308 ; 8.185 ; Rise       ; clock           ;
;  data_out[7]  ; clock      ; 7.172 ; 7.090 ; Rise       ; clock           ;
;  data_out[8]  ; clock      ; 8.537 ; 8.435 ; Rise       ; clock           ;
;  data_out[9]  ; clock      ; 8.938 ; 8.900 ; Rise       ; clock           ;
;  data_out[10] ; clock      ; 8.886 ; 8.768 ; Rise       ; clock           ;
;  data_out[11] ; clock      ; 8.755 ; 8.626 ; Rise       ; clock           ;
;  data_out[12] ; clock      ; 8.027 ; 7.895 ; Rise       ; clock           ;
;  data_out[13] ; clock      ; 8.988 ; 8.899 ; Rise       ; clock           ;
;  data_out[14] ; clock      ; 8.576 ; 8.468 ; Rise       ; clock           ;
;  data_out[15] ; clock      ; 8.822 ; 8.730 ; Rise       ; clock           ;
;  data_out[16] ; clock      ; 7.805 ; 7.699 ; Rise       ; clock           ;
;  data_out[17] ; clock      ; 7.600 ; 7.484 ; Rise       ; clock           ;
;  data_out[18] ; clock      ; 7.413 ; 7.280 ; Rise       ; clock           ;
;  data_out[19] ; clock      ; 7.100 ; 6.995 ; Rise       ; clock           ;
;  data_out[20] ; clock      ; 7.635 ; 7.503 ; Rise       ; clock           ;
;  data_out[21] ; clock      ; 7.357 ; 7.256 ; Rise       ; clock           ;
;  data_out[22] ; clock      ; 7.735 ; 7.613 ; Rise       ; clock           ;
;  data_out[23] ; clock      ; 7.405 ; 7.327 ; Rise       ; clock           ;
;  data_out[24] ; clock      ; 7.192 ; 7.078 ; Rise       ; clock           ;
;  data_out[25] ; clock      ; 7.285 ; 7.170 ; Rise       ; clock           ;
;  data_out[26] ; clock      ; 7.502 ; 7.354 ; Rise       ; clock           ;
;  data_out[27] ; clock      ; 6.942 ; 6.816 ; Rise       ; clock           ;
;  data_out[28] ; clock      ; 6.997 ; 6.882 ; Rise       ; clock           ;
;  data_out[29] ; clock      ; 7.301 ; 7.189 ; Rise       ; clock           ;
;  data_out[30] ; clock      ; 7.326 ; 7.216 ; Rise       ; clock           ;
;  data_out[31] ; clock      ; 6.975 ; 6.887 ; Rise       ; clock           ;
+---------------+------------+-------+-------+------------+-----------------+


+---------------------------------------------------------------------------+
; Minimum Clock to Output Times                                             ;
+---------------+------------+-------+-------+------------+-----------------+
; Data Port     ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+---------------+------------+-------+-------+------------+-----------------+
; data_out[*]   ; clock      ; 5.748 ; 5.639 ; Rise       ; clock           ;
;  data_out[0]  ; clock      ; 7.476 ; 7.389 ; Rise       ; clock           ;
;  data_out[1]  ; clock      ; 6.826 ; 6.701 ; Rise       ; clock           ;
;  data_out[2]  ; clock      ; 7.761 ; 7.668 ; Rise       ; clock           ;
;  data_out[3]  ; clock      ; 6.709 ; 6.563 ; Rise       ; clock           ;
;  data_out[4]  ; clock      ; 7.148 ; 7.003 ; Rise       ; clock           ;
;  data_out[5]  ; clock      ; 7.278 ; 7.178 ; Rise       ; clock           ;
;  data_out[6]  ; clock      ; 6.701 ; 6.592 ; Rise       ; clock           ;
;  data_out[7]  ; clock      ; 5.748 ; 5.639 ; Rise       ; clock           ;
;  data_out[8]  ; clock      ; 6.768 ; 6.662 ; Rise       ; clock           ;
;  data_out[9]  ; clock      ; 7.405 ; 7.366 ; Rise       ; clock           ;
;  data_out[10] ; clock      ; 6.868 ; 6.749 ; Rise       ; clock           ;
;  data_out[11] ; clock      ; 6.651 ; 6.513 ; Rise       ; clock           ;
;  data_out[12] ; clock      ; 6.809 ; 6.705 ; Rise       ; clock           ;
;  data_out[13] ; clock      ; 6.251 ; 6.163 ; Rise       ; clock           ;
;  data_out[14] ; clock      ; 7.047 ; 6.911 ; Rise       ; clock           ;
;  data_out[15] ; clock      ; 6.809 ; 6.703 ; Rise       ; clock           ;
;  data_out[16] ; clock      ; 6.746 ; 6.638 ; Rise       ; clock           ;
;  data_out[17] ; clock      ; 6.954 ; 6.815 ; Rise       ; clock           ;
;  data_out[18] ; clock      ; 6.708 ; 6.583 ; Rise       ; clock           ;
;  data_out[19] ; clock      ; 6.137 ; 6.016 ; Rise       ; clock           ;
;  data_out[20] ; clock      ; 6.398 ; 6.267 ; Rise       ; clock           ;
;  data_out[21] ; clock      ; 6.662 ; 6.535 ; Rise       ; clock           ;
;  data_out[22] ; clock      ; 7.079 ; 6.940 ; Rise       ; clock           ;
;  data_out[23] ; clock      ; 6.424 ; 6.319 ; Rise       ; clock           ;
;  data_out[24] ; clock      ; 6.706 ; 6.584 ; Rise       ; clock           ;
;  data_out[25] ; clock      ; 6.677 ; 6.555 ; Rise       ; clock           ;
;  data_out[26] ; clock      ; 6.800 ; 6.636 ; Rise       ; clock           ;
;  data_out[27] ; clock      ; 6.322 ; 6.174 ; Rise       ; clock           ;
;  data_out[28] ; clock      ; 6.338 ; 6.217 ; Rise       ; clock           ;
;  data_out[29] ; clock      ; 6.523 ; 6.395 ; Rise       ; clock           ;
;  data_out[30] ; clock      ; 5.813 ; 5.699 ; Rise       ; clock           ;
;  data_out[31] ; clock      ; 6.516 ; 6.401 ; Rise       ; clock           ;
+---------------+------------+-------+-------+------------+-----------------+


---------------------------------------------
; Slow 1200mV 0C Model Metastability Report ;
---------------------------------------------
No synchronizer chains to report.


+------------------------------------+
; Fast 1200mV 0C Model Setup Summary ;
+-------+--------+-------------------+
; Clock ; Slack  ; End Point TNS     ;
+-------+--------+-------------------+
; clock ; -0.340 ; -21.706           ;
+-------+--------+-------------------+


+-----------------------------------+
; Fast 1200mV 0C Model Hold Summary ;
+-------+-------+-------------------+
; Clock ; Slack ; End Point TNS     ;
+-------+-------+-------------------+
; clock ; 0.192 ; 0.000             ;
+-------+-------+-------------------+


-----------------------------------------
; Fast 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Fast 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+--------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary ;
+-------+--------+---------------------------------+
; Clock ; Slack  ; End Point TNS                   ;
+-------+--------+---------------------------------+
; clock ; -3.000 ; -360.447                        ;
+-------+--------+---------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'clock'                                                                                                                                                                                                                                                                                      ;
+--------+------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                              ; To Node                                                                                                          ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -0.340 ; memory:inst|MainMemory:inst3|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a14~porta_re_reg ; memory:inst|MainMemory:inst3|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a14        ; clock        ; clock       ; 1.000        ; -0.063     ; 1.232      ;
; -0.340 ; memory:inst|MainMemory:inst3|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a13~porta_re_reg ; memory:inst|MainMemory:inst3|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a13        ; clock        ; clock       ; 1.000        ; -0.063     ; 1.232      ;
; -0.340 ; memory:inst|MainMemory:inst3|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a10~porta_re_reg ; memory:inst|MainMemory:inst3|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a10        ; clock        ; clock       ; 1.000        ; -0.063     ; 1.232      ;
; -0.340 ; memory:inst|MainMemory:inst3|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a1~porta_re_reg  ; memory:inst|MainMemory:inst3|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a1         ; clock        ; clock       ; 1.000        ; -0.063     ; 1.232      ;
; -0.340 ; memory:inst|MainMemory:inst2|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a15~porta_re_reg ; memory:inst|MainMemory:inst2|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a15        ; clock        ; clock       ; 1.000        ; -0.063     ; 1.232      ;
; -0.340 ; memory:inst|MainMemory:inst2|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a5~porta_re_reg  ; memory:inst|MainMemory:inst2|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a5         ; clock        ; clock       ; 1.000        ; -0.063     ; 1.232      ;
; -0.340 ; memory:inst|MainMemory:inst2|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a11~porta_re_reg ; memory:inst|MainMemory:inst2|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a11        ; clock        ; clock       ; 1.000        ; -0.063     ; 1.232      ;
; -0.340 ; memory:inst|MainMemory:inst2|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a2~porta_re_reg  ; memory:inst|MainMemory:inst2|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a2         ; clock        ; clock       ; 1.000        ; -0.063     ; 1.232      ;
; -0.340 ; memory:inst|MainMemory:inst4|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a7~porta_re_reg  ; memory:inst|MainMemory:inst4|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a7         ; clock        ; clock       ; 1.000        ; -0.063     ; 1.232      ;
; -0.340 ; memory:inst|MainMemory:inst4|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a6~porta_re_reg  ; memory:inst|MainMemory:inst4|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a6         ; clock        ; clock       ; 1.000        ; -0.063     ; 1.232      ;
; -0.340 ; memory:inst|MainMemory:inst4|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a5~porta_re_reg  ; memory:inst|MainMemory:inst4|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a5         ; clock        ; clock       ; 1.000        ; -0.063     ; 1.232      ;
; -0.340 ; memory:inst|MainMemory:inst2|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a3~porta_re_reg  ; memory:inst|MainMemory:inst2|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a3         ; clock        ; clock       ; 1.000        ; -0.063     ; 1.232      ;
; -0.340 ; memory:inst|MainMemory:inst1|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a12~porta_re_reg ; memory:inst|MainMemory:inst1|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a12        ; clock        ; clock       ; 1.000        ; -0.063     ; 1.232      ;
; -0.340 ; memory:inst|MainMemory:inst1|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a4~porta_re_reg  ; memory:inst|MainMemory:inst1|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a4         ; clock        ; clock       ; 1.000        ; -0.063     ; 1.232      ;
; -0.339 ; memory:inst|MainMemory:inst3|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a15~porta_re_reg ; memory:inst|MainMemory:inst3|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a15        ; clock        ; clock       ; 1.000        ; -0.062     ; 1.232      ;
; -0.339 ; memory:inst|MainMemory:inst3|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a7~porta_re_reg  ; memory:inst|MainMemory:inst3|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a7         ; clock        ; clock       ; 1.000        ; -0.062     ; 1.232      ;
; -0.339 ; memory:inst|MainMemory:inst3|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a6~porta_re_reg  ; memory:inst|MainMemory:inst3|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a6         ; clock        ; clock       ; 1.000        ; -0.062     ; 1.232      ;
; -0.339 ; memory:inst|MainMemory:inst3|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a5~porta_re_reg  ; memory:inst|MainMemory:inst3|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a5         ; clock        ; clock       ; 1.000        ; -0.062     ; 1.232      ;
; -0.339 ; memory:inst|MainMemory:inst3|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a12~porta_re_reg ; memory:inst|MainMemory:inst3|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a12        ; clock        ; clock       ; 1.000        ; -0.062     ; 1.232      ;
; -0.339 ; memory:inst|MainMemory:inst3|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a4~porta_re_reg  ; memory:inst|MainMemory:inst3|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a4         ; clock        ; clock       ; 1.000        ; -0.062     ; 1.232      ;
; -0.339 ; memory:inst|MainMemory:inst3|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a3~porta_re_reg  ; memory:inst|MainMemory:inst3|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a3         ; clock        ; clock       ; 1.000        ; -0.062     ; 1.232      ;
; -0.339 ; memory:inst|MainMemory:inst3|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a2~porta_re_reg  ; memory:inst|MainMemory:inst3|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a2         ; clock        ; clock       ; 1.000        ; -0.062     ; 1.232      ;
; -0.339 ; memory:inst|MainMemory:inst3|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a9~porta_re_reg  ; memory:inst|MainMemory:inst3|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a9         ; clock        ; clock       ; 1.000        ; -0.062     ; 1.232      ;
; -0.339 ; memory:inst|MainMemory:inst3|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a8~porta_re_reg  ; memory:inst|MainMemory:inst3|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a8         ; clock        ; clock       ; 1.000        ; -0.062     ; 1.232      ;
; -0.339 ; memory:inst|MainMemory:inst3|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a0~porta_re_reg  ; memory:inst|MainMemory:inst3|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a0         ; clock        ; clock       ; 1.000        ; -0.062     ; 1.232      ;
; -0.339 ; memory:inst|MainMemory:inst2|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a7~porta_re_reg  ; memory:inst|MainMemory:inst2|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a7         ; clock        ; clock       ; 1.000        ; -0.062     ; 1.232      ;
; -0.339 ; memory:inst|MainMemory:inst2|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a13~porta_re_reg ; memory:inst|MainMemory:inst2|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a13        ; clock        ; clock       ; 1.000        ; -0.062     ; 1.232      ;
; -0.339 ; memory:inst|MainMemory:inst2|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a12~porta_re_reg ; memory:inst|MainMemory:inst2|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a12        ; clock        ; clock       ; 1.000        ; -0.062     ; 1.232      ;
; -0.339 ; memory:inst|MainMemory:inst2|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a4~porta_re_reg  ; memory:inst|MainMemory:inst2|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a4         ; clock        ; clock       ; 1.000        ; -0.062     ; 1.232      ;
; -0.339 ; memory:inst|MainMemory:inst2|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a10~porta_re_reg ; memory:inst|MainMemory:inst2|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a10        ; clock        ; clock       ; 1.000        ; -0.062     ; 1.232      ;
; -0.339 ; memory:inst|MainMemory:inst2|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a9~porta_re_reg  ; memory:inst|MainMemory:inst2|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a9         ; clock        ; clock       ; 1.000        ; -0.062     ; 1.232      ;
; -0.339 ; memory:inst|MainMemory:inst2|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a1~porta_re_reg  ; memory:inst|MainMemory:inst2|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a1         ; clock        ; clock       ; 1.000        ; -0.062     ; 1.232      ;
; -0.339 ; memory:inst|MainMemory:inst2|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a8~porta_re_reg  ; memory:inst|MainMemory:inst2|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a8         ; clock        ; clock       ; 1.000        ; -0.062     ; 1.232      ;
; -0.339 ; memory:inst|MainMemory:inst2|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a0~porta_re_reg  ; memory:inst|MainMemory:inst2|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a0         ; clock        ; clock       ; 1.000        ; -0.062     ; 1.232      ;
; -0.339 ; memory:inst|MainMemory:inst4|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a4~porta_re_reg  ; memory:inst|MainMemory:inst4|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a4         ; clock        ; clock       ; 1.000        ; -0.062     ; 1.232      ;
; -0.339 ; memory:inst|MainMemory:inst4|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a11~porta_re_reg ; memory:inst|MainMemory:inst4|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a11        ; clock        ; clock       ; 1.000        ; -0.062     ; 1.232      ;
; -0.339 ; memory:inst|MainMemory:inst4|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a3~porta_re_reg  ; memory:inst|MainMemory:inst4|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a3         ; clock        ; clock       ; 1.000        ; -0.062     ; 1.232      ;
; -0.339 ; memory:inst|MainMemory:inst4|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a14~porta_re_reg ; memory:inst|MainMemory:inst4|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a14        ; clock        ; clock       ; 1.000        ; -0.062     ; 1.232      ;
; -0.339 ; memory:inst|MainMemory:inst4|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a13~porta_re_reg ; memory:inst|MainMemory:inst4|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a13        ; clock        ; clock       ; 1.000        ; -0.062     ; 1.232      ;
; -0.339 ; memory:inst|MainMemory:inst4|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a10~porta_re_reg ; memory:inst|MainMemory:inst4|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a10        ; clock        ; clock       ; 1.000        ; -0.062     ; 1.232      ;
; -0.339 ; memory:inst|MainMemory:inst4|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a2~porta_re_reg  ; memory:inst|MainMemory:inst4|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a2         ; clock        ; clock       ; 1.000        ; -0.062     ; 1.232      ;
; -0.339 ; memory:inst|MainMemory:inst4|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a9~porta_re_reg  ; memory:inst|MainMemory:inst4|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a9         ; clock        ; clock       ; 1.000        ; -0.062     ; 1.232      ;
; -0.339 ; memory:inst|MainMemory:inst4|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a1~porta_re_reg  ; memory:inst|MainMemory:inst4|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a1         ; clock        ; clock       ; 1.000        ; -0.062     ; 1.232      ;
; -0.339 ; memory:inst|MainMemory:inst4|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a8~porta_re_reg  ; memory:inst|MainMemory:inst4|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a8         ; clock        ; clock       ; 1.000        ; -0.062     ; 1.232      ;
; -0.339 ; memory:inst|MainMemory:inst4|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a0~porta_re_reg  ; memory:inst|MainMemory:inst4|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a0         ; clock        ; clock       ; 1.000        ; -0.062     ; 1.232      ;
; -0.339 ; memory:inst|MainMemory:inst2|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a14~porta_re_reg ; memory:inst|MainMemory:inst2|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a14        ; clock        ; clock       ; 1.000        ; -0.062     ; 1.232      ;
; -0.339 ; memory:inst|MainMemory:inst2|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a6~porta_re_reg  ; memory:inst|MainMemory:inst2|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a6         ; clock        ; clock       ; 1.000        ; -0.062     ; 1.232      ;
; -0.339 ; memory:inst|MainMemory:inst1|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a15~porta_re_reg ; memory:inst|MainMemory:inst1|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a15        ; clock        ; clock       ; 1.000        ; -0.062     ; 1.232      ;
; -0.339 ; memory:inst|MainMemory:inst1|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a7~porta_re_reg  ; memory:inst|MainMemory:inst1|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a7         ; clock        ; clock       ; 1.000        ; -0.062     ; 1.232      ;
; -0.339 ; memory:inst|MainMemory:inst1|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a6~porta_re_reg  ; memory:inst|MainMemory:inst1|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a6         ; clock        ; clock       ; 1.000        ; -0.062     ; 1.232      ;
; -0.339 ; memory:inst|MainMemory:inst1|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a13~porta_re_reg ; memory:inst|MainMemory:inst1|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a13        ; clock        ; clock       ; 1.000        ; -0.062     ; 1.232      ;
; -0.339 ; memory:inst|MainMemory:inst1|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a5~porta_re_reg  ; memory:inst|MainMemory:inst1|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a5         ; clock        ; clock       ; 1.000        ; -0.062     ; 1.232      ;
; -0.339 ; memory:inst|MainMemory:inst1|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a11~porta_re_reg ; memory:inst|MainMemory:inst1|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a11        ; clock        ; clock       ; 1.000        ; -0.062     ; 1.232      ;
; -0.339 ; memory:inst|MainMemory:inst1|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a3~porta_re_reg  ; memory:inst|MainMemory:inst1|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a3         ; clock        ; clock       ; 1.000        ; -0.062     ; 1.232      ;
; -0.339 ; memory:inst|MainMemory:inst1|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a10~porta_re_reg ; memory:inst|MainMemory:inst1|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a10        ; clock        ; clock       ; 1.000        ; -0.062     ; 1.232      ;
; -0.339 ; memory:inst|MainMemory:inst1|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a2~porta_re_reg  ; memory:inst|MainMemory:inst1|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a2         ; clock        ; clock       ; 1.000        ; -0.062     ; 1.232      ;
; -0.339 ; memory:inst|MainMemory:inst1|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a9~porta_re_reg  ; memory:inst|MainMemory:inst1|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a9         ; clock        ; clock       ; 1.000        ; -0.062     ; 1.232      ;
; -0.339 ; memory:inst|MainMemory:inst1|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a1~porta_re_reg  ; memory:inst|MainMemory:inst1|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a1         ; clock        ; clock       ; 1.000        ; -0.062     ; 1.232      ;
; -0.339 ; memory:inst|MainMemory:inst1|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a8~porta_re_reg  ; memory:inst|MainMemory:inst1|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a8         ; clock        ; clock       ; 1.000        ; -0.062     ; 1.232      ;
; -0.339 ; memory:inst|MainMemory:inst1|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a0~porta_re_reg  ; memory:inst|MainMemory:inst1|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a0         ; clock        ; clock       ; 1.000        ; -0.062     ; 1.232      ;
; -0.338 ; memory:inst|MainMemory:inst3|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a11~porta_re_reg ; memory:inst|MainMemory:inst3|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a11        ; clock        ; clock       ; 1.000        ; -0.061     ; 1.232      ;
; -0.338 ; memory:inst|MainMemory:inst4|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a15~porta_re_reg ; memory:inst|MainMemory:inst4|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a15        ; clock        ; clock       ; 1.000        ; -0.061     ; 1.232      ;
; -0.338 ; memory:inst|MainMemory:inst4|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a12~porta_re_reg ; memory:inst|MainMemory:inst4|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a12        ; clock        ; clock       ; 1.000        ; -0.061     ; 1.232      ;
; -0.338 ; memory:inst|MainMemory:inst1|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a14~porta_re_reg ; memory:inst|MainMemory:inst1|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a14        ; clock        ; clock       ; 1.000        ; -0.061     ; 1.232      ;
; 0.512  ; memory:inst|MainMemory:inst4|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|address_reg_a[0]           ; memory:inst|MainMemory:inst4|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|out_address_reg_a[0] ; clock        ; clock       ; 1.000        ; -0.037     ; 0.438      ;
; 0.574  ; memory:inst|MainMemory:inst2|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|address_reg_a[0]           ; memory:inst|MainMemory:inst2|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|out_address_reg_a[0] ; clock        ; clock       ; 1.000        ; -0.037     ; 0.376      ;
; 0.576  ; memory:inst|MainMemory:inst3|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|address_reg_a[0]           ; memory:inst|MainMemory:inst3|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|out_address_reg_a[0] ; clock        ; clock       ; 1.000        ; -0.037     ; 0.374      ;
; 0.578  ; memory:inst|MainMemory:inst1|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|address_reg_a[0]           ; memory:inst|MainMemory:inst1|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|out_address_reg_a[0] ; clock        ; clock       ; 1.000        ; -0.037     ; 0.372      ;
+--------+------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'clock'                                                                                                                                                                                                                                                                                      ;
+-------+------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                              ; To Node                                                                                                          ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.192 ; memory:inst|MainMemory:inst1|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|address_reg_a[0]           ; memory:inst|MainMemory:inst1|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|out_address_reg_a[0] ; clock        ; clock       ; 0.000        ; 0.037      ; 0.313      ;
; 0.194 ; memory:inst|MainMemory:inst3|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|address_reg_a[0]           ; memory:inst|MainMemory:inst3|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|out_address_reg_a[0] ; clock        ; clock       ; 0.000        ; 0.037      ; 0.315      ;
; 0.195 ; memory:inst|MainMemory:inst2|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|address_reg_a[0]           ; memory:inst|MainMemory:inst2|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|out_address_reg_a[0] ; clock        ; clock       ; 0.000        ; 0.037      ; 0.316      ;
; 0.269 ; memory:inst|MainMemory:inst4|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|address_reg_a[0]           ; memory:inst|MainMemory:inst4|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|out_address_reg_a[0] ; clock        ; clock       ; 0.000        ; 0.037      ; 0.390      ;
; 1.033 ; memory:inst|MainMemory:inst3|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a14~porta_re_reg ; memory:inst|MainMemory:inst3|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a14        ; clock        ; clock       ; 0.000        ; 0.028      ; 1.151      ;
; 1.033 ; memory:inst|MainMemory:inst3|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a13~porta_re_reg ; memory:inst|MainMemory:inst3|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a13        ; clock        ; clock       ; 0.000        ; 0.028      ; 1.151      ;
; 1.033 ; memory:inst|MainMemory:inst3|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a10~porta_re_reg ; memory:inst|MainMemory:inst3|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a10        ; clock        ; clock       ; 0.000        ; 0.028      ; 1.151      ;
; 1.033 ; memory:inst|MainMemory:inst3|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a1~porta_re_reg  ; memory:inst|MainMemory:inst3|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a1         ; clock        ; clock       ; 0.000        ; 0.028      ; 1.151      ;
; 1.033 ; memory:inst|MainMemory:inst2|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a15~porta_re_reg ; memory:inst|MainMemory:inst2|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a15        ; clock        ; clock       ; 0.000        ; 0.028      ; 1.151      ;
; 1.033 ; memory:inst|MainMemory:inst2|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a5~porta_re_reg  ; memory:inst|MainMemory:inst2|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a5         ; clock        ; clock       ; 0.000        ; 0.028      ; 1.151      ;
; 1.033 ; memory:inst|MainMemory:inst2|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a11~porta_re_reg ; memory:inst|MainMemory:inst2|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a11        ; clock        ; clock       ; 0.000        ; 0.028      ; 1.151      ;
; 1.033 ; memory:inst|MainMemory:inst2|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a2~porta_re_reg  ; memory:inst|MainMemory:inst2|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a2         ; clock        ; clock       ; 0.000        ; 0.028      ; 1.151      ;
; 1.033 ; memory:inst|MainMemory:inst4|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a7~porta_re_reg  ; memory:inst|MainMemory:inst4|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a7         ; clock        ; clock       ; 0.000        ; 0.028      ; 1.151      ;
; 1.033 ; memory:inst|MainMemory:inst4|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a6~porta_re_reg  ; memory:inst|MainMemory:inst4|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a6         ; clock        ; clock       ; 0.000        ; 0.028      ; 1.151      ;
; 1.033 ; memory:inst|MainMemory:inst4|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a5~porta_re_reg  ; memory:inst|MainMemory:inst4|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a5         ; clock        ; clock       ; 0.000        ; 0.028      ; 1.151      ;
; 1.033 ; memory:inst|MainMemory:inst2|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a3~porta_re_reg  ; memory:inst|MainMemory:inst2|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a3         ; clock        ; clock       ; 0.000        ; 0.028      ; 1.151      ;
; 1.033 ; memory:inst|MainMemory:inst1|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a12~porta_re_reg ; memory:inst|MainMemory:inst1|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a12        ; clock        ; clock       ; 0.000        ; 0.028      ; 1.151      ;
; 1.033 ; memory:inst|MainMemory:inst1|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a4~porta_re_reg  ; memory:inst|MainMemory:inst1|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a4         ; clock        ; clock       ; 0.000        ; 0.028      ; 1.151      ;
; 1.034 ; memory:inst|MainMemory:inst3|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a15~porta_re_reg ; memory:inst|MainMemory:inst3|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a15        ; clock        ; clock       ; 0.000        ; 0.027      ; 1.151      ;
; 1.034 ; memory:inst|MainMemory:inst3|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a7~porta_re_reg  ; memory:inst|MainMemory:inst3|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a7         ; clock        ; clock       ; 0.000        ; 0.027      ; 1.151      ;
; 1.034 ; memory:inst|MainMemory:inst3|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a6~porta_re_reg  ; memory:inst|MainMemory:inst3|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a6         ; clock        ; clock       ; 0.000        ; 0.027      ; 1.151      ;
; 1.034 ; memory:inst|MainMemory:inst3|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a5~porta_re_reg  ; memory:inst|MainMemory:inst3|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a5         ; clock        ; clock       ; 0.000        ; 0.027      ; 1.151      ;
; 1.034 ; memory:inst|MainMemory:inst3|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a12~porta_re_reg ; memory:inst|MainMemory:inst3|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a12        ; clock        ; clock       ; 0.000        ; 0.027      ; 1.151      ;
; 1.034 ; memory:inst|MainMemory:inst3|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a4~porta_re_reg  ; memory:inst|MainMemory:inst3|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a4         ; clock        ; clock       ; 0.000        ; 0.027      ; 1.151      ;
; 1.034 ; memory:inst|MainMemory:inst3|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a3~porta_re_reg  ; memory:inst|MainMemory:inst3|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a3         ; clock        ; clock       ; 0.000        ; 0.027      ; 1.151      ;
; 1.034 ; memory:inst|MainMemory:inst3|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a2~porta_re_reg  ; memory:inst|MainMemory:inst3|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a2         ; clock        ; clock       ; 0.000        ; 0.027      ; 1.151      ;
; 1.034 ; memory:inst|MainMemory:inst3|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a9~porta_re_reg  ; memory:inst|MainMemory:inst3|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a9         ; clock        ; clock       ; 0.000        ; 0.027      ; 1.151      ;
; 1.034 ; memory:inst|MainMemory:inst3|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a8~porta_re_reg  ; memory:inst|MainMemory:inst3|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a8         ; clock        ; clock       ; 0.000        ; 0.027      ; 1.151      ;
; 1.034 ; memory:inst|MainMemory:inst3|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a0~porta_re_reg  ; memory:inst|MainMemory:inst3|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a0         ; clock        ; clock       ; 0.000        ; 0.027      ; 1.151      ;
; 1.034 ; memory:inst|MainMemory:inst2|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a7~porta_re_reg  ; memory:inst|MainMemory:inst2|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a7         ; clock        ; clock       ; 0.000        ; 0.027      ; 1.151      ;
; 1.034 ; memory:inst|MainMemory:inst2|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a13~porta_re_reg ; memory:inst|MainMemory:inst2|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a13        ; clock        ; clock       ; 0.000        ; 0.027      ; 1.151      ;
; 1.034 ; memory:inst|MainMemory:inst2|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a12~porta_re_reg ; memory:inst|MainMemory:inst2|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a12        ; clock        ; clock       ; 0.000        ; 0.027      ; 1.151      ;
; 1.034 ; memory:inst|MainMemory:inst2|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a4~porta_re_reg  ; memory:inst|MainMemory:inst2|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a4         ; clock        ; clock       ; 0.000        ; 0.027      ; 1.151      ;
; 1.034 ; memory:inst|MainMemory:inst2|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a10~porta_re_reg ; memory:inst|MainMemory:inst2|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a10        ; clock        ; clock       ; 0.000        ; 0.027      ; 1.151      ;
; 1.034 ; memory:inst|MainMemory:inst2|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a9~porta_re_reg  ; memory:inst|MainMemory:inst2|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a9         ; clock        ; clock       ; 0.000        ; 0.027      ; 1.151      ;
; 1.034 ; memory:inst|MainMemory:inst2|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a1~porta_re_reg  ; memory:inst|MainMemory:inst2|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a1         ; clock        ; clock       ; 0.000        ; 0.027      ; 1.151      ;
; 1.034 ; memory:inst|MainMemory:inst2|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a8~porta_re_reg  ; memory:inst|MainMemory:inst2|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a8         ; clock        ; clock       ; 0.000        ; 0.027      ; 1.151      ;
; 1.034 ; memory:inst|MainMemory:inst2|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a0~porta_re_reg  ; memory:inst|MainMemory:inst2|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a0         ; clock        ; clock       ; 0.000        ; 0.027      ; 1.151      ;
; 1.034 ; memory:inst|MainMemory:inst4|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a4~porta_re_reg  ; memory:inst|MainMemory:inst4|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a4         ; clock        ; clock       ; 0.000        ; 0.027      ; 1.151      ;
; 1.034 ; memory:inst|MainMemory:inst4|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a11~porta_re_reg ; memory:inst|MainMemory:inst4|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a11        ; clock        ; clock       ; 0.000        ; 0.027      ; 1.151      ;
; 1.034 ; memory:inst|MainMemory:inst4|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a3~porta_re_reg  ; memory:inst|MainMemory:inst4|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a3         ; clock        ; clock       ; 0.000        ; 0.027      ; 1.151      ;
; 1.034 ; memory:inst|MainMemory:inst4|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a14~porta_re_reg ; memory:inst|MainMemory:inst4|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a14        ; clock        ; clock       ; 0.000        ; 0.027      ; 1.151      ;
; 1.034 ; memory:inst|MainMemory:inst4|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a13~porta_re_reg ; memory:inst|MainMemory:inst4|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a13        ; clock        ; clock       ; 0.000        ; 0.027      ; 1.151      ;
; 1.034 ; memory:inst|MainMemory:inst4|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a10~porta_re_reg ; memory:inst|MainMemory:inst4|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a10        ; clock        ; clock       ; 0.000        ; 0.027      ; 1.151      ;
; 1.034 ; memory:inst|MainMemory:inst4|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a2~porta_re_reg  ; memory:inst|MainMemory:inst4|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a2         ; clock        ; clock       ; 0.000        ; 0.027      ; 1.151      ;
; 1.034 ; memory:inst|MainMemory:inst4|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a9~porta_re_reg  ; memory:inst|MainMemory:inst4|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a9         ; clock        ; clock       ; 0.000        ; 0.027      ; 1.151      ;
; 1.034 ; memory:inst|MainMemory:inst4|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a1~porta_re_reg  ; memory:inst|MainMemory:inst4|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a1         ; clock        ; clock       ; 0.000        ; 0.027      ; 1.151      ;
; 1.034 ; memory:inst|MainMemory:inst4|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a8~porta_re_reg  ; memory:inst|MainMemory:inst4|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a8         ; clock        ; clock       ; 0.000        ; 0.027      ; 1.151      ;
; 1.034 ; memory:inst|MainMemory:inst4|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a0~porta_re_reg  ; memory:inst|MainMemory:inst4|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a0         ; clock        ; clock       ; 0.000        ; 0.027      ; 1.151      ;
; 1.034 ; memory:inst|MainMemory:inst2|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a14~porta_re_reg ; memory:inst|MainMemory:inst2|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a14        ; clock        ; clock       ; 0.000        ; 0.027      ; 1.151      ;
; 1.034 ; memory:inst|MainMemory:inst2|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a6~porta_re_reg  ; memory:inst|MainMemory:inst2|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a6         ; clock        ; clock       ; 0.000        ; 0.027      ; 1.151      ;
; 1.034 ; memory:inst|MainMemory:inst1|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a15~porta_re_reg ; memory:inst|MainMemory:inst1|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a15        ; clock        ; clock       ; 0.000        ; 0.027      ; 1.151      ;
; 1.034 ; memory:inst|MainMemory:inst1|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a7~porta_re_reg  ; memory:inst|MainMemory:inst1|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a7         ; clock        ; clock       ; 0.000        ; 0.027      ; 1.151      ;
; 1.034 ; memory:inst|MainMemory:inst1|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a6~porta_re_reg  ; memory:inst|MainMemory:inst1|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a6         ; clock        ; clock       ; 0.000        ; 0.027      ; 1.151      ;
; 1.034 ; memory:inst|MainMemory:inst1|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a13~porta_re_reg ; memory:inst|MainMemory:inst1|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a13        ; clock        ; clock       ; 0.000        ; 0.027      ; 1.151      ;
; 1.034 ; memory:inst|MainMemory:inst1|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a5~porta_re_reg  ; memory:inst|MainMemory:inst1|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a5         ; clock        ; clock       ; 0.000        ; 0.027      ; 1.151      ;
; 1.034 ; memory:inst|MainMemory:inst1|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a11~porta_re_reg ; memory:inst|MainMemory:inst1|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a11        ; clock        ; clock       ; 0.000        ; 0.027      ; 1.151      ;
; 1.034 ; memory:inst|MainMemory:inst1|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a3~porta_re_reg  ; memory:inst|MainMemory:inst1|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a3         ; clock        ; clock       ; 0.000        ; 0.027      ; 1.151      ;
; 1.034 ; memory:inst|MainMemory:inst1|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a10~porta_re_reg ; memory:inst|MainMemory:inst1|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a10        ; clock        ; clock       ; 0.000        ; 0.027      ; 1.151      ;
; 1.034 ; memory:inst|MainMemory:inst1|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a2~porta_re_reg  ; memory:inst|MainMemory:inst1|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a2         ; clock        ; clock       ; 0.000        ; 0.027      ; 1.151      ;
; 1.034 ; memory:inst|MainMemory:inst1|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a9~porta_re_reg  ; memory:inst|MainMemory:inst1|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a9         ; clock        ; clock       ; 0.000        ; 0.027      ; 1.151      ;
; 1.034 ; memory:inst|MainMemory:inst1|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a1~porta_re_reg  ; memory:inst|MainMemory:inst1|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a1         ; clock        ; clock       ; 0.000        ; 0.027      ; 1.151      ;
; 1.034 ; memory:inst|MainMemory:inst1|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a8~porta_re_reg  ; memory:inst|MainMemory:inst1|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a8         ; clock        ; clock       ; 0.000        ; 0.027      ; 1.151      ;
; 1.034 ; memory:inst|MainMemory:inst1|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a0~porta_re_reg  ; memory:inst|MainMemory:inst1|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a0         ; clock        ; clock       ; 0.000        ; 0.027      ; 1.151      ;
; 1.035 ; memory:inst|MainMemory:inst3|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a11~porta_re_reg ; memory:inst|MainMemory:inst3|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a11        ; clock        ; clock       ; 0.000        ; 0.026      ; 1.151      ;
; 1.035 ; memory:inst|MainMemory:inst4|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a15~porta_re_reg ; memory:inst|MainMemory:inst4|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a15        ; clock        ; clock       ; 0.000        ; 0.026      ; 1.151      ;
; 1.035 ; memory:inst|MainMemory:inst4|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a12~porta_re_reg ; memory:inst|MainMemory:inst4|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a12        ; clock        ; clock       ; 0.000        ; 0.026      ; 1.151      ;
; 1.035 ; memory:inst|MainMemory:inst1|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a14~porta_re_reg ; memory:inst|MainMemory:inst1|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a14        ; clock        ; clock       ; 0.000        ; 0.026      ; 1.151      ;
+-------+------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'clock'                                                                                                                                                       ;
+--------+--------------+----------------+------------+-------+------------+------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type       ; Clock ; Clock Edge ; Target                                                                                                                       ;
+--------+--------------+----------------+------------+-------+------------+------------------------------------------------------------------------------------------------------------------------------+
; -3.000 ; 1.000        ; 4.000          ; Port Rate  ; clock ; Rise       ; clock                                                                                                                        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock ; Rise       ; memory:inst|MainMemory:inst1|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|address_reg_a[0]                 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock ; Rise       ; memory:inst|MainMemory:inst1|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|out_address_reg_a[0]             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock ; Rise       ; memory:inst|MainMemory:inst1|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a0                     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock ; Rise       ; memory:inst|MainMemory:inst1|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a0~porta_address_reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock ; Rise       ; memory:inst|MainMemory:inst1|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a0~porta_datain_reg0   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock ; Rise       ; memory:inst|MainMemory:inst1|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a0~porta_re_reg        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock ; Rise       ; memory:inst|MainMemory:inst1|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a0~porta_we_reg        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock ; Rise       ; memory:inst|MainMemory:inst1|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a1                     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock ; Rise       ; memory:inst|MainMemory:inst1|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a10                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock ; Rise       ; memory:inst|MainMemory:inst1|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a10~porta_address_reg0 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock ; Rise       ; memory:inst|MainMemory:inst1|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a10~porta_datain_reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock ; Rise       ; memory:inst|MainMemory:inst1|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a10~porta_re_reg       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock ; Rise       ; memory:inst|MainMemory:inst1|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a10~porta_we_reg       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock ; Rise       ; memory:inst|MainMemory:inst1|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a11                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock ; Rise       ; memory:inst|MainMemory:inst1|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a11~porta_address_reg0 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock ; Rise       ; memory:inst|MainMemory:inst1|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a11~porta_datain_reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock ; Rise       ; memory:inst|MainMemory:inst1|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a11~porta_re_reg       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock ; Rise       ; memory:inst|MainMemory:inst1|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a11~porta_we_reg       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock ; Rise       ; memory:inst|MainMemory:inst1|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a12                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock ; Rise       ; memory:inst|MainMemory:inst1|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a12~porta_address_reg0 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock ; Rise       ; memory:inst|MainMemory:inst1|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a12~porta_datain_reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock ; Rise       ; memory:inst|MainMemory:inst1|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a12~porta_re_reg       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock ; Rise       ; memory:inst|MainMemory:inst1|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a12~porta_we_reg       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock ; Rise       ; memory:inst|MainMemory:inst1|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a13                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock ; Rise       ; memory:inst|MainMemory:inst1|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a13~porta_address_reg0 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock ; Rise       ; memory:inst|MainMemory:inst1|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a13~porta_datain_reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock ; Rise       ; memory:inst|MainMemory:inst1|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a13~porta_re_reg       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock ; Rise       ; memory:inst|MainMemory:inst1|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a13~porta_we_reg       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock ; Rise       ; memory:inst|MainMemory:inst1|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a14                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock ; Rise       ; memory:inst|MainMemory:inst1|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a14~porta_address_reg0 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock ; Rise       ; memory:inst|MainMemory:inst1|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a14~porta_datain_reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock ; Rise       ; memory:inst|MainMemory:inst1|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a14~porta_re_reg       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock ; Rise       ; memory:inst|MainMemory:inst1|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a14~porta_we_reg       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock ; Rise       ; memory:inst|MainMemory:inst1|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a15                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock ; Rise       ; memory:inst|MainMemory:inst1|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a15~porta_address_reg0 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock ; Rise       ; memory:inst|MainMemory:inst1|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a15~porta_datain_reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock ; Rise       ; memory:inst|MainMemory:inst1|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a15~porta_re_reg       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock ; Rise       ; memory:inst|MainMemory:inst1|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a15~porta_we_reg       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock ; Rise       ; memory:inst|MainMemory:inst1|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a1~porta_address_reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock ; Rise       ; memory:inst|MainMemory:inst1|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a1~porta_datain_reg0   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock ; Rise       ; memory:inst|MainMemory:inst1|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a1~porta_re_reg        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock ; Rise       ; memory:inst|MainMemory:inst1|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a1~porta_we_reg        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock ; Rise       ; memory:inst|MainMemory:inst1|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a2                     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock ; Rise       ; memory:inst|MainMemory:inst1|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a2~porta_address_reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock ; Rise       ; memory:inst|MainMemory:inst1|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a2~porta_datain_reg0   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock ; Rise       ; memory:inst|MainMemory:inst1|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a2~porta_re_reg        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock ; Rise       ; memory:inst|MainMemory:inst1|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a2~porta_we_reg        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock ; Rise       ; memory:inst|MainMemory:inst1|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a3                     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock ; Rise       ; memory:inst|MainMemory:inst1|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a3~porta_address_reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock ; Rise       ; memory:inst|MainMemory:inst1|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a3~porta_datain_reg0   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock ; Rise       ; memory:inst|MainMemory:inst1|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a3~porta_re_reg        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock ; Rise       ; memory:inst|MainMemory:inst1|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a3~porta_we_reg        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock ; Rise       ; memory:inst|MainMemory:inst1|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a4                     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock ; Rise       ; memory:inst|MainMemory:inst1|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a4~porta_address_reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock ; Rise       ; memory:inst|MainMemory:inst1|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a4~porta_datain_reg0   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock ; Rise       ; memory:inst|MainMemory:inst1|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a4~porta_re_reg        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock ; Rise       ; memory:inst|MainMemory:inst1|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a4~porta_we_reg        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock ; Rise       ; memory:inst|MainMemory:inst1|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a5                     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock ; Rise       ; memory:inst|MainMemory:inst1|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a5~porta_address_reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock ; Rise       ; memory:inst|MainMemory:inst1|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a5~porta_datain_reg0   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock ; Rise       ; memory:inst|MainMemory:inst1|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a5~porta_re_reg        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock ; Rise       ; memory:inst|MainMemory:inst1|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a5~porta_we_reg        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock ; Rise       ; memory:inst|MainMemory:inst1|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a6                     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock ; Rise       ; memory:inst|MainMemory:inst1|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a6~porta_address_reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock ; Rise       ; memory:inst|MainMemory:inst1|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a6~porta_datain_reg0   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock ; Rise       ; memory:inst|MainMemory:inst1|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a6~porta_re_reg        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock ; Rise       ; memory:inst|MainMemory:inst1|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a6~porta_we_reg        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock ; Rise       ; memory:inst|MainMemory:inst1|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a7                     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock ; Rise       ; memory:inst|MainMemory:inst1|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a7~porta_address_reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock ; Rise       ; memory:inst|MainMemory:inst1|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a7~porta_datain_reg0   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock ; Rise       ; memory:inst|MainMemory:inst1|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a7~porta_re_reg        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock ; Rise       ; memory:inst|MainMemory:inst1|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a7~porta_we_reg        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock ; Rise       ; memory:inst|MainMemory:inst1|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a8                     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock ; Rise       ; memory:inst|MainMemory:inst1|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a8~porta_address_reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock ; Rise       ; memory:inst|MainMemory:inst1|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a8~porta_datain_reg0   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock ; Rise       ; memory:inst|MainMemory:inst1|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a8~porta_re_reg        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock ; Rise       ; memory:inst|MainMemory:inst1|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a8~porta_we_reg        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock ; Rise       ; memory:inst|MainMemory:inst1|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a9                     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock ; Rise       ; memory:inst|MainMemory:inst1|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a9~porta_address_reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock ; Rise       ; memory:inst|MainMemory:inst1|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a9~porta_datain_reg0   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock ; Rise       ; memory:inst|MainMemory:inst1|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a9~porta_re_reg        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock ; Rise       ; memory:inst|MainMemory:inst1|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a9~porta_we_reg        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock ; Rise       ; memory:inst|MainMemory:inst2|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|address_reg_a[0]                 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock ; Rise       ; memory:inst|MainMemory:inst2|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|out_address_reg_a[0]             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock ; Rise       ; memory:inst|MainMemory:inst2|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a0                     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock ; Rise       ; memory:inst|MainMemory:inst2|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a0~porta_address_reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock ; Rise       ; memory:inst|MainMemory:inst2|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a0~porta_datain_reg0   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock ; Rise       ; memory:inst|MainMemory:inst2|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a0~porta_re_reg        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock ; Rise       ; memory:inst|MainMemory:inst2|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a0~porta_we_reg        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock ; Rise       ; memory:inst|MainMemory:inst2|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a1                     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock ; Rise       ; memory:inst|MainMemory:inst2|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a10                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock ; Rise       ; memory:inst|MainMemory:inst2|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a10~porta_address_reg0 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock ; Rise       ; memory:inst|MainMemory:inst2|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a10~porta_datain_reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock ; Rise       ; memory:inst|MainMemory:inst2|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a10~porta_re_reg       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock ; Rise       ; memory:inst|MainMemory:inst2|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a10~porta_we_reg       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock ; Rise       ; memory:inst|MainMemory:inst2|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a11                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock ; Rise       ; memory:inst|MainMemory:inst2|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a11~porta_address_reg0 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock ; Rise       ; memory:inst|MainMemory:inst2|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a11~porta_datain_reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock ; Rise       ; memory:inst|MainMemory:inst2|altsyncram:altsyncram_component|altsyncram_l4f1:auto_generated|ram_block1a11~porta_re_reg       ;
+--------+--------------+----------------+------------+-------+------------+------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------+
; Setup Times                                                                ;
+--------------+------------+--------+--------+------------+-----------------+
; Data Port    ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+--------------+------------+--------+--------+------------+-----------------+
; R/WN         ; clock      ; 3.336  ; 3.835  ; Rise       ; clock           ;
; address[*]   ; clock      ; 5.448  ; 6.082  ; Rise       ; clock           ;
;  address[0]  ; clock      ; 3.913  ; 4.565  ; Rise       ; clock           ;
;  address[1]  ; clock      ; 3.857  ; 4.505  ; Rise       ; clock           ;
;  address[2]  ; clock      ; 5.448  ; 6.029  ; Rise       ; clock           ;
;  address[3]  ; clock      ; 5.358  ; 6.082  ; Rise       ; clock           ;
;  address[4]  ; clock      ; 5.115  ; 5.646  ; Rise       ; clock           ;
;  address[5]  ; clock      ; 5.105  ; 5.776  ; Rise       ; clock           ;
;  address[6]  ; clock      ; 5.030  ; 5.561  ; Rise       ; clock           ;
;  address[7]  ; clock      ; 5.131  ; 5.824  ; Rise       ; clock           ;
;  address[8]  ; clock      ; 4.993  ; 5.540  ; Rise       ; clock           ;
;  address[9]  ; clock      ; 5.263  ; 5.983  ; Rise       ; clock           ;
;  address[10] ; clock      ; 4.915  ; 5.459  ; Rise       ; clock           ;
;  address[11] ; clock      ; 4.929  ; 5.597  ; Rise       ; clock           ;
;  address[12] ; clock      ; 5.087  ; 5.650  ; Rise       ; clock           ;
;  address[13] ; clock      ; 4.854  ; 5.529  ; Rise       ; clock           ;
;  address[14] ; clock      ; 4.915  ; 5.460  ; Rise       ; clock           ;
;  address[15] ; clock      ; 4.638  ; 5.268  ; Rise       ; clock           ;
; data_in[*]   ; clock      ; 1.163  ; 1.859  ; Rise       ; clock           ;
;  data_in[0]  ; clock      ; 0.679  ; 1.290  ; Rise       ; clock           ;
;  data_in[1]  ; clock      ; 0.792  ; 1.420  ; Rise       ; clock           ;
;  data_in[2]  ; clock      ; 0.615  ; 1.215  ; Rise       ; clock           ;
;  data_in[3]  ; clock      ; 0.979  ; 1.613  ; Rise       ; clock           ;
;  data_in[4]  ; clock      ; 1.004  ; 1.671  ; Rise       ; clock           ;
;  data_in[5]  ; clock      ; 0.742  ; 1.359  ; Rise       ; clock           ;
;  data_in[6]  ; clock      ; -0.318 ; -0.051 ; Rise       ; clock           ;
;  data_in[7]  ; clock      ; -0.236 ; 0.019  ; Rise       ; clock           ;
;  data_in[8]  ; clock      ; 0.762  ; 1.377  ; Rise       ; clock           ;
;  data_in[9]  ; clock      ; 0.784  ; 1.396  ; Rise       ; clock           ;
;  data_in[10] ; clock      ; 0.754  ; 1.365  ; Rise       ; clock           ;
;  data_in[11] ; clock      ; 0.646  ; 1.258  ; Rise       ; clock           ;
;  data_in[12] ; clock      ; 0.791  ; 1.413  ; Rise       ; clock           ;
;  data_in[13] ; clock      ; 0.793  ; 1.403  ; Rise       ; clock           ;
;  data_in[14] ; clock      ; 0.844  ; 1.479  ; Rise       ; clock           ;
;  data_in[15] ; clock      ; 0.808  ; 1.439  ; Rise       ; clock           ;
;  data_in[16] ; clock      ; 0.729  ; 1.338  ; Rise       ; clock           ;
;  data_in[17] ; clock      ; 0.862  ; 1.493  ; Rise       ; clock           ;
;  data_in[18] ; clock      ; 1.086  ; 1.753  ; Rise       ; clock           ;
;  data_in[19] ; clock      ; 0.726  ; 1.339  ; Rise       ; clock           ;
;  data_in[20] ; clock      ; 0.696  ; 1.305  ; Rise       ; clock           ;
;  data_in[21] ; clock      ; 0.811  ; 1.448  ; Rise       ; clock           ;
;  data_in[22] ; clock      ; 0.951  ; 1.591  ; Rise       ; clock           ;
;  data_in[23] ; clock      ; 0.946  ; 1.592  ; Rise       ; clock           ;
;  data_in[24] ; clock      ; 0.937  ; 1.587  ; Rise       ; clock           ;
;  data_in[25] ; clock      ; 0.624  ; 1.204  ; Rise       ; clock           ;
;  data_in[26] ; clock      ; 0.774  ; 1.376  ; Rise       ; clock           ;
;  data_in[27] ; clock      ; 0.765  ; 1.380  ; Rise       ; clock           ;
;  data_in[28] ; clock      ; 1.085  ; 1.760  ; Rise       ; clock           ;
;  data_in[29] ; clock      ; 0.846  ; 1.491  ; Rise       ; clock           ;
;  data_in[30] ; clock      ; 0.799  ; 1.432  ; Rise       ; clock           ;
;  data_in[31] ; clock      ; 1.163  ; 1.859  ; Rise       ; clock           ;
+--------------+------------+--------+--------+------------+-----------------+


+----------------------------------------------------------------------------+
; Hold Times                                                                 ;
+--------------+------------+--------+--------+------------+-----------------+
; Data Port    ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+--------------+------------+--------+--------+------------+-----------------+
; R/WN         ; clock      ; -0.794 ; -1.374 ; Rise       ; clock           ;
; address[*]   ; clock      ; -0.259 ; -0.819 ; Rise       ; clock           ;
;  address[0]  ; clock      ; -0.880 ; -1.486 ; Rise       ; clock           ;
;  address[1]  ; clock      ; -0.947 ; -1.591 ; Rise       ; clock           ;
;  address[2]  ; clock      ; -0.433 ; -1.063 ; Rise       ; clock           ;
;  address[3]  ; clock      ; -0.442 ; -1.020 ; Rise       ; clock           ;
;  address[4]  ; clock      ; -0.441 ; -1.044 ; Rise       ; clock           ;
;  address[5]  ; clock      ; -0.433 ; -1.033 ; Rise       ; clock           ;
;  address[6]  ; clock      ; -0.383 ; -0.954 ; Rise       ; clock           ;
;  address[7]  ; clock      ; -0.272 ; -0.828 ; Rise       ; clock           ;
;  address[8]  ; clock      ; -0.632 ; -1.276 ; Rise       ; clock           ;
;  address[9]  ; clock      ; -0.259 ; -0.819 ; Rise       ; clock           ;
;  address[10] ; clock      ; -0.450 ; -1.069 ; Rise       ; clock           ;
;  address[11] ; clock      ; -0.578 ; -1.206 ; Rise       ; clock           ;
;  address[12] ; clock      ; -0.402 ; -0.984 ; Rise       ; clock           ;
;  address[13] ; clock      ; -0.560 ; -1.151 ; Rise       ; clock           ;
;  address[14] ; clock      ; -0.441 ; -1.058 ; Rise       ; clock           ;
;  address[15] ; clock      ; -0.721 ; -1.335 ; Rise       ; clock           ;
; data_in[*]   ; clock      ; 0.687  ; 0.388  ; Rise       ; clock           ;
;  data_in[0]  ; clock      ; -0.415 ; -1.012 ; Rise       ; clock           ;
;  data_in[1]  ; clock      ; -0.413 ; -1.009 ; Rise       ; clock           ;
;  data_in[2]  ; clock      ; -0.381 ; -0.963 ; Rise       ; clock           ;
;  data_in[3]  ; clock      ; -0.472 ; -1.060 ; Rise       ; clock           ;
;  data_in[4]  ; clock      ; -0.648 ; -1.292 ; Rise       ; clock           ;
;  data_in[5]  ; clock      ; -0.505 ; -1.099 ; Rise       ; clock           ;
;  data_in[6]  ; clock      ; 0.521  ; 0.240  ; Rise       ; clock           ;
;  data_in[7]  ; clock      ; 0.687  ; 0.388  ; Rise       ; clock           ;
;  data_in[8]  ; clock      ; -0.433 ; -1.024 ; Rise       ; clock           ;
;  data_in[9]  ; clock      ; -0.552 ; -1.155 ; Rise       ; clock           ;
;  data_in[10] ; clock      ; -0.448 ; -1.036 ; Rise       ; clock           ;
;  data_in[11] ; clock      ; -0.376 ; -0.964 ; Rise       ; clock           ;
;  data_in[12] ; clock      ; -0.542 ; -1.152 ; Rise       ; clock           ;
;  data_in[13] ; clock      ; -0.487 ; -1.076 ; Rise       ; clock           ;
;  data_in[14] ; clock      ; -0.452 ; -1.055 ; Rise       ; clock           ;
;  data_in[15] ; clock      ; -0.491 ; -1.088 ; Rise       ; clock           ;
;  data_in[16] ; clock      ; -0.484 ; -1.080 ; Rise       ; clock           ;
;  data_in[17] ; clock      ; -0.518 ; -1.119 ; Rise       ; clock           ;
;  data_in[18] ; clock      ; -0.605 ; -1.221 ; Rise       ; clock           ;
;  data_in[19] ; clock      ; -0.468 ; -1.065 ; Rise       ; clock           ;
;  data_in[20] ; clock      ; -0.467 ; -1.060 ; Rise       ; clock           ;
;  data_in[21] ; clock      ; -0.487 ; -1.089 ; Rise       ; clock           ;
;  data_in[22] ; clock      ; -0.546 ; -1.148 ; Rise       ; clock           ;
;  data_in[23] ; clock      ; -0.600 ; -1.224 ; Rise       ; clock           ;
;  data_in[24] ; clock      ; -0.684 ; -1.333 ; Rise       ; clock           ;
;  data_in[25] ; clock      ; -0.392 ; -0.953 ; Rise       ; clock           ;
;  data_in[26] ; clock      ; -0.531 ; -1.115 ; Rise       ; clock           ;
;  data_in[27] ; clock      ; -0.529 ; -1.133 ; Rise       ; clock           ;
;  data_in[28] ; clock      ; -0.589 ; -1.211 ; Rise       ; clock           ;
;  data_in[29] ; clock      ; -0.606 ; -1.238 ; Rise       ; clock           ;
;  data_in[30] ; clock      ; -0.553 ; -1.165 ; Rise       ; clock           ;
;  data_in[31] ; clock      ; -0.684 ; -1.337 ; Rise       ; clock           ;
+--------------+------------+--------+--------+------------+-----------------+


+---------------------------------------------------------------------------+
; Clock to Output Times                                                     ;
+---------------+------------+-------+-------+------------+-----------------+
; Data Port     ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+---------------+------------+-------+-------+------------+-----------------+
; data_out[*]   ; clock      ; 6.190 ; 6.317 ; Rise       ; clock           ;
;  data_out[0]  ; clock      ; 6.035 ; 6.152 ; Rise       ; clock           ;
;  data_out[1]  ; clock      ; 5.647 ; 5.698 ; Rise       ; clock           ;
;  data_out[2]  ; clock      ; 6.190 ; 6.317 ; Rise       ; clock           ;
;  data_out[3]  ; clock      ; 4.571 ; 4.709 ; Rise       ; clock           ;
;  data_out[4]  ; clock      ; 4.862 ; 5.045 ; Rise       ; clock           ;
;  data_out[5]  ; clock      ; 5.766 ; 5.881 ; Rise       ; clock           ;
;  data_out[6]  ; clock      ; 5.499 ; 5.538 ; Rise       ; clock           ;
;  data_out[7]  ; clock      ; 4.686 ; 4.784 ; Rise       ; clock           ;
;  data_out[8]  ; clock      ; 5.663 ; 5.742 ; Rise       ; clock           ;
;  data_out[9]  ; clock      ; 6.085 ; 6.143 ; Rise       ; clock           ;
;  data_out[10] ; clock      ; 5.958 ; 5.980 ; Rise       ; clock           ;
;  data_out[11] ; clock      ; 5.878 ; 5.851 ; Rise       ; clock           ;
;  data_out[12] ; clock      ; 5.304 ; 5.382 ; Rise       ; clock           ;
;  data_out[13] ; clock      ; 5.985 ; 6.036 ; Rise       ; clock           ;
;  data_out[14] ; clock      ; 5.688 ; 5.773 ; Rise       ; clock           ;
;  data_out[15] ; clock      ; 5.941 ; 5.951 ; Rise       ; clock           ;
;  data_out[16] ; clock      ; 5.194 ; 5.181 ; Rise       ; clock           ;
;  data_out[17] ; clock      ; 5.050 ; 5.070 ; Rise       ; clock           ;
;  data_out[18] ; clock      ; 4.913 ; 4.911 ; Rise       ; clock           ;
;  data_out[19] ; clock      ; 4.651 ; 4.729 ; Rise       ; clock           ;
;  data_out[20] ; clock      ; 5.033 ; 5.045 ; Rise       ; clock           ;
;  data_out[21] ; clock      ; 4.821 ; 4.914 ; Rise       ; clock           ;
;  data_out[22] ; clock      ; 5.112 ; 5.143 ; Rise       ; clock           ;
;  data_out[23] ; clock      ; 4.808 ; 4.968 ; Rise       ; clock           ;
;  data_out[24] ; clock      ; 4.663 ; 4.790 ; Rise       ; clock           ;
;  data_out[25] ; clock      ; 4.721 ; 4.856 ; Rise       ; clock           ;
;  data_out[26] ; clock      ; 4.858 ; 4.995 ; Rise       ; clock           ;
;  data_out[27] ; clock      ; 4.545 ; 4.604 ; Rise       ; clock           ;
;  data_out[28] ; clock      ; 4.579 ; 4.648 ; Rise       ; clock           ;
;  data_out[29] ; clock      ; 4.697 ; 4.845 ; Rise       ; clock           ;
;  data_out[30] ; clock      ; 4.796 ; 4.889 ; Rise       ; clock           ;
;  data_out[31] ; clock      ; 4.542 ; 4.652 ; Rise       ; clock           ;
+---------------+------------+-------+-------+------------+-----------------+


+---------------------------------------------------------------------------+
; Minimum Clock to Output Times                                             ;
+---------------+------------+-------+-------+------------+-----------------+
; Data Port     ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+---------------+------------+-------+-------+------------+-----------------+
; data_out[*]   ; clock      ; 3.792 ; 3.796 ; Rise       ; clock           ;
;  data_out[0]  ; clock      ; 4.822 ; 5.008 ; Rise       ; clock           ;
;  data_out[1]  ; clock      ; 4.399 ; 4.518 ; Rise       ; clock           ;
;  data_out[2]  ; clock      ; 4.998 ; 5.203 ; Rise       ; clock           ;
;  data_out[3]  ; clock      ; 4.299 ; 4.371 ; Rise       ; clock           ;
;  data_out[4]  ; clock      ; 4.570 ; 4.685 ; Rise       ; clock           ;
;  data_out[5]  ; clock      ; 4.715 ; 4.875 ; Rise       ; clock           ;
;  data_out[6]  ; clock      ; 4.334 ; 4.443 ; Rise       ; clock           ;
;  data_out[7]  ; clock      ; 3.792 ; 3.796 ; Rise       ; clock           ;
;  data_out[8]  ; clock      ; 4.373 ; 4.500 ; Rise       ; clock           ;
;  data_out[9]  ; clock      ; 4.951 ; 5.066 ; Rise       ; clock           ;
;  data_out[10] ; clock      ; 4.502 ; 4.570 ; Rise       ; clock           ;
;  data_out[11] ; clock      ; 4.364 ; 4.409 ; Rise       ; clock           ;
;  data_out[12] ; clock      ; 4.413 ; 4.537 ; Rise       ; clock           ;
;  data_out[13] ; clock      ; 4.072 ; 4.148 ; Rise       ; clock           ;
;  data_out[14] ; clock      ; 4.539 ; 4.687 ; Rise       ; clock           ;
;  data_out[15] ; clock      ; 4.466 ; 4.550 ; Rise       ; clock           ;
;  data_out[16] ; clock      ; 4.425 ; 4.493 ; Rise       ; clock           ;
;  data_out[17] ; clock      ; 4.558 ; 4.628 ; Rise       ; clock           ;
;  data_out[18] ; clock      ; 4.384 ; 4.441 ; Rise       ; clock           ;
;  data_out[19] ; clock      ; 4.017 ; 4.013 ; Rise       ; clock           ;
;  data_out[20] ; clock      ; 4.134 ; 4.203 ; Rise       ; clock           ;
;  data_out[21] ; clock      ; 4.377 ; 4.428 ; Rise       ; clock           ;
;  data_out[22] ; clock      ; 4.621 ; 4.708 ; Rise       ; clock           ;
;  data_out[23] ; clock      ; 4.163 ; 4.241 ; Rise       ; clock           ;
;  data_out[24] ; clock      ; 4.330 ; 4.372 ; Rise       ; clock           ;
;  data_out[25] ; clock      ; 4.307 ; 4.358 ; Rise       ; clock           ;
;  data_out[26] ; clock      ; 4.386 ; 4.431 ; Rise       ; clock           ;
;  data_out[27] ; clock      ; 4.122 ; 4.089 ; Rise       ; clock           ;
;  data_out[28] ; clock      ; 4.134 ; 4.125 ; Rise       ; clock           ;
;  data_out[29] ; clock      ; 4.170 ; 4.236 ; Rise       ; clock           ;
;  data_out[30] ; clock      ; 3.832 ; 3.834 ; Rise       ; clock           ;
;  data_out[31] ; clock      ; 4.223 ; 4.248 ; Rise       ; clock           ;
+---------------+------------+-------+-------+------------+-----------------+


---------------------------------------------
; Fast 1200mV 0C Model Metastability Report ;
---------------------------------------------
No synchronizer chains to report.


+--------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                            ;
+------------------+----------+-------+----------+---------+---------------------+
; Clock            ; Setup    ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+------------------+----------+-------+----------+---------+---------------------+
; Worst-case Slack ; -1.783   ; 0.192 ; N/A      ; N/A     ; -3.000              ;
;  clock           ; -1.783   ; 0.192 ; N/A      ; N/A     ; -3.000              ;
; Design-wide TNS  ; -114.081 ; 0.0   ; 0.0      ; 0.0     ; -706.68             ;
;  clock           ; -114.081 ; 0.000 ; N/A      ; N/A     ; -706.680            ;
+------------------+----------+-------+----------+---------+---------------------+


+----------------------------------------------------------------------------+
; Setup Times                                                                ;
+--------------+------------+--------+--------+------------+-----------------+
; Data Port    ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+--------------+------------+--------+--------+------------+-----------------+
; R/WN         ; clock      ; 5.566  ; 6.114  ; Rise       ; clock           ;
; address[*]   ; clock      ; 9.235  ; 9.633  ; Rise       ; clock           ;
;  address[0]  ; clock      ; 6.540  ; 7.052  ; Rise       ; clock           ;
;  address[1]  ; clock      ; 6.410  ; 6.945  ; Rise       ; clock           ;
;  address[2]  ; clock      ; 9.235  ; 9.587  ; Rise       ; clock           ;
;  address[3]  ; clock      ; 9.018  ; 9.633  ; Rise       ; clock           ;
;  address[4]  ; clock      ; 8.611  ; 8.928  ; Rise       ; clock           ;
;  address[5]  ; clock      ; 8.643  ; 9.191  ; Rise       ; clock           ;
;  address[6]  ; clock      ; 8.472  ; 8.789  ; Rise       ; clock           ;
;  address[7]  ; clock      ; 8.648  ; 9.234  ; Rise       ; clock           ;
;  address[8]  ; clock      ; 8.416  ; 8.747  ; Rise       ; clock           ;
;  address[9]  ; clock      ; 8.930  ; 9.507  ; Rise       ; clock           ;
;  address[10] ; clock      ; 8.288  ; 8.625  ; Rise       ; clock           ;
;  address[11] ; clock      ; 8.324  ; 8.862  ; Rise       ; clock           ;
;  address[12] ; clock      ; 8.626  ; 8.960  ; Rise       ; clock           ;
;  address[13] ; clock      ; 8.184  ; 8.750  ; Rise       ; clock           ;
;  address[14] ; clock      ; 8.273  ; 8.594  ; Rise       ; clock           ;
;  address[15] ; clock      ; 7.806  ; 8.291  ; Rise       ; clock           ;
; data_in[*]   ; clock      ; 2.009  ; 2.552  ; Rise       ; clock           ;
;  data_in[0]  ; clock      ; 1.182  ; 1.666  ; Rise       ; clock           ;
;  data_in[1]  ; clock      ; 1.422  ; 1.911  ; Rise       ; clock           ;
;  data_in[2]  ; clock      ; 1.099  ; 1.567  ; Rise       ; clock           ;
;  data_in[3]  ; clock      ; 1.783  ; 2.235  ; Rise       ; clock           ;
;  data_in[4]  ; clock      ; 1.759  ; 2.283  ; Rise       ; clock           ;
;  data_in[5]  ; clock      ; 1.340  ; 1.809  ; Rise       ; clock           ;
;  data_in[6]  ; clock      ; -0.318 ; -0.051 ; Rise       ; clock           ;
;  data_in[7]  ; clock      ; -0.236 ; 0.019  ; Rise       ; clock           ;
;  data_in[8]  ; clock      ; 1.359  ; 1.832  ; Rise       ; clock           ;
;  data_in[9]  ; clock      ; 1.379  ; 1.854  ; Rise       ; clock           ;
;  data_in[10] ; clock      ; 1.343  ; 1.811  ; Rise       ; clock           ;
;  data_in[11] ; clock      ; 1.154  ; 1.639  ; Rise       ; clock           ;
;  data_in[12] ; clock      ; 1.404  ; 1.887  ; Rise       ; clock           ;
;  data_in[13] ; clock      ; 1.378  ; 1.845  ; Rise       ; clock           ;
;  data_in[14] ; clock      ; 1.475  ; 1.963  ; Rise       ; clock           ;
;  data_in[15] ; clock      ; 1.433  ; 1.920  ; Rise       ; clock           ;
;  data_in[16] ; clock      ; 1.303  ; 1.770  ; Rise       ; clock           ;
;  data_in[17] ; clock      ; 1.534  ; 2.017  ; Rise       ; clock           ;
;  data_in[18] ; clock      ; 1.922  ; 2.430  ; Rise       ; clock           ;
;  data_in[19] ; clock      ; 1.302  ; 1.779  ; Rise       ; clock           ;
;  data_in[20] ; clock      ; 1.254  ; 1.723  ; Rise       ; clock           ;
;  data_in[21] ; clock      ; 1.432  ; 1.925  ; Rise       ; clock           ;
;  data_in[22] ; clock      ; 1.662  ; 2.136  ; Rise       ; clock           ;
;  data_in[23] ; clock      ; 1.679  ; 2.189  ; Rise       ; clock           ;
;  data_in[24] ; clock      ; 1.669  ; 2.161  ; Rise       ; clock           ;
;  data_in[25] ; clock      ; 1.124  ; 1.557  ; Rise       ; clock           ;
;  data_in[26] ; clock      ; 1.391  ; 1.827  ; Rise       ; clock           ;
;  data_in[27] ; clock      ; 1.352  ; 1.823  ; Rise       ; clock           ;
;  data_in[28] ; clock      ; 1.887  ; 2.403  ; Rise       ; clock           ;
;  data_in[29] ; clock      ; 1.487  ; 2.008  ; Rise       ; clock           ;
;  data_in[30] ; clock      ; 1.423  ; 1.914  ; Rise       ; clock           ;
;  data_in[31] ; clock      ; 2.009  ; 2.552  ; Rise       ; clock           ;
+--------------+------------+--------+--------+------------+-----------------+


+----------------------------------------------------------------------------+
; Hold Times                                                                 ;
+--------------+------------+--------+--------+------------+-----------------+
; Data Port    ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+--------------+------------+--------+--------+------------+-----------------+
; R/WN         ; clock      ; -0.794 ; -1.374 ; Rise       ; clock           ;
; address[*]   ; clock      ; -0.259 ; -0.722 ; Rise       ; clock           ;
;  address[0]  ; clock      ; -0.880 ; -1.486 ; Rise       ; clock           ;
;  address[1]  ; clock      ; -0.947 ; -1.591 ; Rise       ; clock           ;
;  address[2]  ; clock      ; -0.433 ; -1.058 ; Rise       ; clock           ;
;  address[3]  ; clock      ; -0.442 ; -0.997 ; Rise       ; clock           ;
;  address[4]  ; clock      ; -0.441 ; -1.018 ; Rise       ; clock           ;
;  address[5]  ; clock      ; -0.433 ; -1.010 ; Rise       ; clock           ;
;  address[6]  ; clock      ; -0.383 ; -0.883 ; Rise       ; clock           ;
;  address[7]  ; clock      ; -0.272 ; -0.722 ; Rise       ; clock           ;
;  address[8]  ; clock      ; -0.632 ; -1.276 ; Rise       ; clock           ;
;  address[9]  ; clock      ; -0.259 ; -0.724 ; Rise       ; clock           ;
;  address[10] ; clock      ; -0.450 ; -1.058 ; Rise       ; clock           ;
;  address[11] ; clock      ; -0.578 ; -1.206 ; Rise       ; clock           ;
;  address[12] ; clock      ; -0.402 ; -0.951 ; Rise       ; clock           ;
;  address[13] ; clock      ; -0.560 ; -1.151 ; Rise       ; clock           ;
;  address[14] ; clock      ; -0.441 ; -1.044 ; Rise       ; clock           ;
;  address[15] ; clock      ; -0.721 ; -1.335 ; Rise       ; clock           ;
; data_in[*]   ; clock      ; 1.255  ; 1.123  ; Rise       ; clock           ;
;  data_in[0]  ; clock      ; -0.415 ; -0.993 ; Rise       ; clock           ;
;  data_in[1]  ; clock      ; -0.413 ; -0.984 ; Rise       ; clock           ;
;  data_in[2]  ; clock      ; -0.381 ; -0.923 ; Rise       ; clock           ;
;  data_in[3]  ; clock      ; -0.472 ; -1.060 ; Rise       ; clock           ;
;  data_in[4]  ; clock      ; -0.648 ; -1.292 ; Rise       ; clock           ;
;  data_in[5]  ; clock      ; -0.505 ; -1.099 ; Rise       ; clock           ;
;  data_in[6]  ; clock      ; 0.966  ; 0.860  ; Rise       ; clock           ;
;  data_in[7]  ; clock      ; 1.255  ; 1.123  ; Rise       ; clock           ;
;  data_in[8]  ; clock      ; -0.433 ; -1.024 ; Rise       ; clock           ;
;  data_in[9]  ; clock      ; -0.552 ; -1.155 ; Rise       ; clock           ;
;  data_in[10] ; clock      ; -0.448 ; -1.036 ; Rise       ; clock           ;
;  data_in[11] ; clock      ; -0.376 ; -0.933 ; Rise       ; clock           ;
;  data_in[12] ; clock      ; -0.542 ; -1.152 ; Rise       ; clock           ;
;  data_in[13] ; clock      ; -0.487 ; -1.076 ; Rise       ; clock           ;
;  data_in[14] ; clock      ; -0.452 ; -1.045 ; Rise       ; clock           ;
;  data_in[15] ; clock      ; -0.491 ; -1.088 ; Rise       ; clock           ;
;  data_in[16] ; clock      ; -0.484 ; -1.080 ; Rise       ; clock           ;
;  data_in[17] ; clock      ; -0.518 ; -1.119 ; Rise       ; clock           ;
;  data_in[18] ; clock      ; -0.605 ; -1.221 ; Rise       ; clock           ;
;  data_in[19] ; clock      ; -0.468 ; -1.065 ; Rise       ; clock           ;
;  data_in[20] ; clock      ; -0.467 ; -1.060 ; Rise       ; clock           ;
;  data_in[21] ; clock      ; -0.487 ; -1.089 ; Rise       ; clock           ;
;  data_in[22] ; clock      ; -0.546 ; -1.148 ; Rise       ; clock           ;
;  data_in[23] ; clock      ; -0.600 ; -1.224 ; Rise       ; clock           ;
;  data_in[24] ; clock      ; -0.684 ; -1.333 ; Rise       ; clock           ;
;  data_in[25] ; clock      ; -0.392 ; -0.919 ; Rise       ; clock           ;
;  data_in[26] ; clock      ; -0.531 ; -1.115 ; Rise       ; clock           ;
;  data_in[27] ; clock      ; -0.529 ; -1.133 ; Rise       ; clock           ;
;  data_in[28] ; clock      ; -0.589 ; -1.211 ; Rise       ; clock           ;
;  data_in[29] ; clock      ; -0.606 ; -1.238 ; Rise       ; clock           ;
;  data_in[30] ; clock      ; -0.553 ; -1.165 ; Rise       ; clock           ;
;  data_in[31] ; clock      ; -0.684 ; -1.337 ; Rise       ; clock           ;
+--------------+------------+--------+--------+------------+-----------------+


+-----------------------------------------------------------------------------+
; Clock to Output Times                                                       ;
+---------------+------------+--------+--------+------------+-----------------+
; Data Port     ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+---------------+------------+--------+--------+------------+-----------------+
; data_out[*]   ; clock      ; 10.427 ; 10.365 ; Rise       ; clock           ;
;  data_out[0]  ; clock      ; 10.150 ; 10.086 ; Rise       ; clock           ;
;  data_out[1]  ; clock      ; 9.506  ; 9.397  ; Rise       ; clock           ;
;  data_out[2]  ; clock      ; 10.427 ; 10.365 ; Rise       ; clock           ;
;  data_out[3]  ; clock      ; 7.880  ; 7.839  ; Rise       ; clock           ;
;  data_out[4]  ; clock      ; 8.411  ; 8.376  ; Rise       ; clock           ;
;  data_out[5]  ; clock      ; 9.731  ; 9.637  ; Rise       ; clock           ;
;  data_out[6]  ; clock      ; 9.249  ; 9.152  ; Rise       ; clock           ;
;  data_out[7]  ; clock      ; 7.971  ; 7.975  ; Rise       ; clock           ;
;  data_out[8]  ; clock      ; 9.506  ; 9.436  ; Rise       ; clock           ;
;  data_out[9]  ; clock      ; 10.012 ; 10.000 ; Rise       ; clock           ;
;  data_out[10] ; clock      ; 9.886  ; 9.826  ; Rise       ; clock           ;
;  data_out[11] ; clock      ; 9.750  ; 9.618  ; Rise       ; clock           ;
;  data_out[12] ; clock      ; 8.942  ; 8.839  ; Rise       ; clock           ;
;  data_out[13] ; clock      ; 10.033 ; 9.964  ; Rise       ; clock           ;
;  data_out[14] ; clock      ; 9.542  ; 9.473  ; Rise       ; clock           ;
;  data_out[15] ; clock      ; 9.825  ; 9.790  ; Rise       ; clock           ;
;  data_out[16] ; clock      ; 8.695  ; 8.600  ; Rise       ; clock           ;
;  data_out[17] ; clock      ; 8.462  ; 8.401  ; Rise       ; clock           ;
;  data_out[18] ; clock      ; 8.257  ; 8.175  ; Rise       ; clock           ;
;  data_out[19] ; clock      ; 7.896  ; 7.867  ; Rise       ; clock           ;
;  data_out[20] ; clock      ; 8.541  ; 8.411  ; Rise       ; clock           ;
;  data_out[21] ; clock      ; 8.168  ; 8.151  ; Rise       ; clock           ;
;  data_out[22] ; clock      ; 8.601  ; 8.555  ; Rise       ; clock           ;
;  data_out[23] ; clock      ; 8.225  ; 8.212  ; Rise       ; clock           ;
;  data_out[24] ; clock      ; 8.005  ; 7.931  ; Rise       ; clock           ;
;  data_out[25] ; clock      ; 8.099  ; 8.046  ; Rise       ; clock           ;
;  data_out[26] ; clock      ; 8.327  ; 8.240  ; Rise       ; clock           ;
;  data_out[27] ; clock      ; 7.721  ; 7.663  ; Rise       ; clock           ;
;  data_out[28] ; clock      ; 7.776  ; 7.739  ; Rise       ; clock           ;
;  data_out[29] ; clock      ; 8.112  ; 8.079  ; Rise       ; clock           ;
;  data_out[30] ; clock      ; 8.143  ; 8.113  ; Rise       ; clock           ;
;  data_out[31] ; clock      ; 7.764  ; 7.727  ; Rise       ; clock           ;
+---------------+------------+--------+--------+------------+-----------------+


+---------------------------------------------------------------------------+
; Minimum Clock to Output Times                                             ;
+---------------+------------+-------+-------+------------+-----------------+
; Data Port     ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+---------------+------------+-------+-------+------------+-----------------+
; data_out[*]   ; clock      ; 3.792 ; 3.796 ; Rise       ; clock           ;
;  data_out[0]  ; clock      ; 4.822 ; 5.008 ; Rise       ; clock           ;
;  data_out[1]  ; clock      ; 4.399 ; 4.518 ; Rise       ; clock           ;
;  data_out[2]  ; clock      ; 4.998 ; 5.203 ; Rise       ; clock           ;
;  data_out[3]  ; clock      ; 4.299 ; 4.371 ; Rise       ; clock           ;
;  data_out[4]  ; clock      ; 4.570 ; 4.685 ; Rise       ; clock           ;
;  data_out[5]  ; clock      ; 4.715 ; 4.875 ; Rise       ; clock           ;
;  data_out[6]  ; clock      ; 4.334 ; 4.443 ; Rise       ; clock           ;
;  data_out[7]  ; clock      ; 3.792 ; 3.796 ; Rise       ; clock           ;
;  data_out[8]  ; clock      ; 4.373 ; 4.500 ; Rise       ; clock           ;
;  data_out[9]  ; clock      ; 4.951 ; 5.066 ; Rise       ; clock           ;
;  data_out[10] ; clock      ; 4.502 ; 4.570 ; Rise       ; clock           ;
;  data_out[11] ; clock      ; 4.364 ; 4.409 ; Rise       ; clock           ;
;  data_out[12] ; clock      ; 4.413 ; 4.537 ; Rise       ; clock           ;
;  data_out[13] ; clock      ; 4.072 ; 4.148 ; Rise       ; clock           ;
;  data_out[14] ; clock      ; 4.539 ; 4.687 ; Rise       ; clock           ;
;  data_out[15] ; clock      ; 4.466 ; 4.550 ; Rise       ; clock           ;
;  data_out[16] ; clock      ; 4.425 ; 4.493 ; Rise       ; clock           ;
;  data_out[17] ; clock      ; 4.558 ; 4.628 ; Rise       ; clock           ;
;  data_out[18] ; clock      ; 4.384 ; 4.441 ; Rise       ; clock           ;
;  data_out[19] ; clock      ; 4.017 ; 4.013 ; Rise       ; clock           ;
;  data_out[20] ; clock      ; 4.134 ; 4.203 ; Rise       ; clock           ;
;  data_out[21] ; clock      ; 4.377 ; 4.428 ; Rise       ; clock           ;
;  data_out[22] ; clock      ; 4.621 ; 4.708 ; Rise       ; clock           ;
;  data_out[23] ; clock      ; 4.163 ; 4.241 ; Rise       ; clock           ;
;  data_out[24] ; clock      ; 4.330 ; 4.372 ; Rise       ; clock           ;
;  data_out[25] ; clock      ; 4.307 ; 4.358 ; Rise       ; clock           ;
;  data_out[26] ; clock      ; 4.386 ; 4.431 ; Rise       ; clock           ;
;  data_out[27] ; clock      ; 4.122 ; 4.089 ; Rise       ; clock           ;
;  data_out[28] ; clock      ; 4.134 ; 4.125 ; Rise       ; clock           ;
;  data_out[29] ; clock      ; 4.170 ; 4.236 ; Rise       ; clock           ;
;  data_out[30] ; clock      ; 3.832 ; 3.834 ; Rise       ; clock           ;
;  data_out[31] ; clock      ; 4.223 ; 4.248 ; Rise       ; clock           ;
+---------------+------------+-------+-------+------------+-----------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin           ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; data_out[31]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; data_out[30]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; data_out[29]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; data_out[28]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; data_out[27]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; data_out[26]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; data_out[25]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; data_out[24]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; data_out[23]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; data_out[22]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; data_out[21]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; data_out[20]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; data_out[19]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; data_out[18]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; data_out[17]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; data_out[16]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; data_out[15]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; data_out[14]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; data_out[13]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; data_out[12]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; data_out[11]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; data_out[10]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; data_out[9]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; data_out[8]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; data_out[7]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; data_out[6]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; data_out[5]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; data_out[4]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; data_out[3]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; data_out[2]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; data_out[1]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; data_out[0]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_NCEO~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+-------------------------------------------------------------------+
; Input Transition Times                                            ;
+----------------+--------------+-----------------+-----------------+
; Pin            ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+----------------+--------------+-----------------+-----------------+
; address[31]    ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; address[30]    ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; address[29]    ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; address[28]    ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; address[27]    ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; address[26]    ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; address[25]    ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; address[24]    ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; address[23]    ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; address[22]    ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; address[21]    ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; address[20]    ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; address[19]    ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; address[18]    ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; address[17]    ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; address[16]    ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; address[15]    ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; R/WN           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; clock          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; data_in[31]    ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; address[2]     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; address[3]     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; address[4]     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; address[5]     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; address[6]     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; address[7]     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; address[8]     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; address[9]     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; address[10]    ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; address[11]    ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; address[12]    ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; address[13]    ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; address[14]    ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; data_in[30]    ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; data_in[29]    ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; data_in[28]    ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; data_in[27]    ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; data_in[26]    ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; data_in[25]    ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; data_in[24]    ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; address[1]     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; address[0]     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; data_in[23]    ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; data_in[22]    ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; data_in[21]    ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; data_in[20]    ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; data_in[19]    ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; data_in[18]    ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; data_in[17]    ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; data_in[16]    ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; data_in[15]    ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; data_in[14]    ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; data_in[13]    ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; data_in[12]    ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; data_in[11]    ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; data_in[10]    ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; data_in[9]     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; data_in[8]     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; data_in[7]     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; data_in[6]     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; data_in[5]     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; data_in[4]     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; data_in[3]     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; data_in[2]     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; data_in[1]     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; data_in[0]     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_DATA0~ ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_ASDO~  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_NCSO~  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
+----------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; data_out[31]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.29e-09 V                   ; 2.39 V              ; -0.00339 V          ; 0.206 V                              ; 0.007 V                              ; 2.77e-10 s                  ; 3.24e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.29e-09 V                  ; 2.39 V             ; -0.00339 V         ; 0.206 V                             ; 0.007 V                             ; 2.77e-10 s                 ; 3.24e-10 s                 ; Yes                       ; Yes                       ;
; data_out[30]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.16e-09 V                   ; 2.37 V              ; -0.00861 V          ; 0.168 V                              ; 0.038 V                              ; 6.79e-10 s                  ; 6.49e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 5.16e-09 V                  ; 2.37 V             ; -0.00861 V         ; 0.168 V                             ; 0.038 V                             ; 6.79e-10 s                 ; 6.49e-10 s                 ; No                        ; Yes                       ;
; data_out[29]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.29e-09 V                   ; 2.39 V              ; -0.00317 V          ; 0.179 V                              ; 0.007 V                              ; 4.7e-10 s                   ; 4.72e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 7.29e-09 V                  ; 2.39 V             ; -0.00317 V         ; 0.179 V                             ; 0.007 V                             ; 4.7e-10 s                  ; 4.72e-10 s                 ; No                        ; Yes                       ;
; data_out[28]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.16e-09 V                   ; 2.37 V              ; -0.00861 V          ; 0.168 V                              ; 0.038 V                              ; 6.79e-10 s                  ; 6.49e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 5.16e-09 V                  ; 2.37 V             ; -0.00861 V         ; 0.168 V                             ; 0.038 V                             ; 6.79e-10 s                 ; 6.49e-10 s                 ; No                        ; Yes                       ;
; data_out[27]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.16e-09 V                   ; 2.37 V              ; -0.00861 V          ; 0.168 V                              ; 0.038 V                              ; 6.79e-10 s                  ; 6.49e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 5.16e-09 V                  ; 2.37 V             ; -0.00861 V         ; 0.168 V                             ; 0.038 V                             ; 6.79e-10 s                 ; 6.49e-10 s                 ; No                        ; Yes                       ;
; data_out[26]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.29e-09 V                   ; 2.39 V              ; -0.00317 V          ; 0.179 V                              ; 0.007 V                              ; 4.7e-10 s                   ; 4.72e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 7.29e-09 V                  ; 2.39 V             ; -0.00317 V         ; 0.179 V                             ; 0.007 V                             ; 4.7e-10 s                  ; 4.72e-10 s                 ; No                        ; Yes                       ;
; data_out[25]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.29e-09 V                   ; 2.39 V              ; -0.00317 V          ; 0.179 V                              ; 0.007 V                              ; 4.7e-10 s                   ; 4.72e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 7.29e-09 V                  ; 2.39 V             ; -0.00317 V         ; 0.179 V                             ; 0.007 V                             ; 4.7e-10 s                  ; 4.72e-10 s                 ; No                        ; Yes                       ;
; data_out[24]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.29e-09 V                   ; 2.39 V              ; -0.00339 V          ; 0.206 V                              ; 0.007 V                              ; 2.77e-10 s                  ; 3.24e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.29e-09 V                  ; 2.39 V             ; -0.00339 V         ; 0.206 V                             ; 0.007 V                             ; 2.77e-10 s                 ; 3.24e-10 s                 ; Yes                       ; Yes                       ;
; data_out[23]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.29e-09 V                   ; 2.39 V              ; -0.00317 V          ; 0.179 V                              ; 0.007 V                              ; 4.7e-10 s                   ; 4.72e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 7.29e-09 V                  ; 2.39 V             ; -0.00317 V         ; 0.179 V                             ; 0.007 V                             ; 4.7e-10 s                  ; 4.72e-10 s                 ; No                        ; Yes                       ;
; data_out[22]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.16e-09 V                   ; 2.37 V              ; -0.00861 V          ; 0.168 V                              ; 0.038 V                              ; 6.79e-10 s                  ; 6.49e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 5.16e-09 V                  ; 2.37 V             ; -0.00861 V         ; 0.168 V                             ; 0.038 V                             ; 6.79e-10 s                 ; 6.49e-10 s                 ; No                        ; Yes                       ;
; data_out[21]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.16e-09 V                   ; 2.37 V              ; -0.00861 V          ; 0.168 V                              ; 0.038 V                              ; 6.79e-10 s                  ; 6.49e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 5.16e-09 V                  ; 2.37 V             ; -0.00861 V         ; 0.168 V                             ; 0.038 V                             ; 6.79e-10 s                 ; 6.49e-10 s                 ; No                        ; Yes                       ;
; data_out[20]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.16e-09 V                   ; 2.4 V               ; -0.00557 V          ; 0.238 V                              ; 0.014 V                              ; 2.9e-10 s                   ; 3.48e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 5.16e-09 V                  ; 2.4 V              ; -0.00557 V         ; 0.238 V                             ; 0.014 V                             ; 2.9e-10 s                  ; 3.48e-10 s                 ; No                        ; Yes                       ;
; data_out[19]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.16e-09 V                   ; 2.37 V              ; -0.00861 V          ; 0.168 V                              ; 0.038 V                              ; 6.79e-10 s                  ; 6.49e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 5.16e-09 V                  ; 2.37 V             ; -0.00861 V         ; 0.168 V                             ; 0.038 V                             ; 6.79e-10 s                 ; 6.49e-10 s                 ; No                        ; Yes                       ;
; data_out[18]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.16e-09 V                   ; 2.37 V              ; -0.00861 V          ; 0.168 V                              ; 0.038 V                              ; 6.79e-10 s                  ; 6.49e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 5.16e-09 V                  ; 2.37 V             ; -0.00861 V         ; 0.168 V                             ; 0.038 V                             ; 6.79e-10 s                 ; 6.49e-10 s                 ; No                        ; Yes                       ;
; data_out[17]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.16e-09 V                   ; 2.37 V              ; -0.00861 V          ; 0.168 V                              ; 0.038 V                              ; 6.79e-10 s                  ; 6.49e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 5.16e-09 V                  ; 2.37 V             ; -0.00861 V         ; 0.168 V                             ; 0.038 V                             ; 6.79e-10 s                 ; 6.49e-10 s                 ; No                        ; Yes                       ;
; data_out[16]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.16e-09 V                   ; 2.37 V              ; -0.00861 V          ; 0.168 V                              ; 0.038 V                              ; 6.79e-10 s                  ; 6.49e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 5.16e-09 V                  ; 2.37 V             ; -0.00861 V         ; 0.168 V                             ; 0.038 V                             ; 6.79e-10 s                 ; 6.49e-10 s                 ; No                        ; Yes                       ;
; data_out[15]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.16e-09 V                   ; 2.37 V              ; -0.00861 V          ; 0.168 V                              ; 0.038 V                              ; 6.79e-10 s                  ; 6.49e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 5.16e-09 V                  ; 2.37 V             ; -0.00861 V         ; 0.168 V                             ; 0.038 V                             ; 6.79e-10 s                 ; 6.49e-10 s                 ; No                        ; Yes                       ;
; data_out[14]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.29e-09 V                   ; 2.39 V              ; -0.00317 V          ; 0.179 V                              ; 0.007 V                              ; 4.7e-10 s                   ; 4.72e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 7.29e-09 V                  ; 2.39 V             ; -0.00317 V         ; 0.179 V                             ; 0.007 V                             ; 4.7e-10 s                  ; 4.72e-10 s                 ; No                        ; Yes                       ;
; data_out[13]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.29e-09 V                   ; 2.39 V              ; -0.00339 V          ; 0.206 V                              ; 0.007 V                              ; 2.77e-10 s                  ; 3.24e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.29e-09 V                  ; 2.39 V             ; -0.00339 V         ; 0.206 V                             ; 0.007 V                             ; 2.77e-10 s                 ; 3.24e-10 s                 ; Yes                       ; Yes                       ;
; data_out[12]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.29e-09 V                   ; 2.39 V              ; -0.00317 V          ; 0.179 V                              ; 0.007 V                              ; 4.7e-10 s                   ; 4.72e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 7.29e-09 V                  ; 2.39 V             ; -0.00317 V         ; 0.179 V                             ; 0.007 V                             ; 4.7e-10 s                  ; 4.72e-10 s                 ; No                        ; Yes                       ;
; data_out[11]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.16e-09 V                   ; 2.37 V              ; -0.00861 V          ; 0.168 V                              ; 0.038 V                              ; 6.79e-10 s                  ; 6.49e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 5.16e-09 V                  ; 2.37 V             ; -0.00861 V         ; 0.168 V                             ; 0.038 V                             ; 6.79e-10 s                 ; 6.49e-10 s                 ; No                        ; Yes                       ;
; data_out[10]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.16e-09 V                   ; 2.37 V              ; -0.00861 V          ; 0.168 V                              ; 0.038 V                              ; 6.79e-10 s                  ; 6.49e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 5.16e-09 V                  ; 2.37 V             ; -0.00861 V         ; 0.168 V                             ; 0.038 V                             ; 6.79e-10 s                 ; 6.49e-10 s                 ; No                        ; Yes                       ;
; data_out[9]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.29e-09 V                   ; 2.34 V              ; -0.00668 V          ; 0.218 V                              ; 0.076 V                              ; 1.92e-09 s                  ; 1.81e-09 s                  ; No                         ; Yes                        ; 2.32 V                      ; 7.29e-09 V                  ; 2.34 V             ; -0.00668 V         ; 0.218 V                             ; 0.076 V                             ; 1.92e-09 s                 ; 1.81e-09 s                 ; No                        ; Yes                       ;
; data_out[8]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.29e-09 V                   ; 2.39 V              ; -0.00317 V          ; 0.179 V                              ; 0.007 V                              ; 4.7e-10 s                   ; 4.72e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 7.29e-09 V                  ; 2.39 V             ; -0.00317 V         ; 0.179 V                             ; 0.007 V                             ; 4.7e-10 s                  ; 4.72e-10 s                 ; No                        ; Yes                       ;
; data_out[7]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.16e-09 V                   ; 2.37 V              ; -0.00861 V          ; 0.168 V                              ; 0.038 V                              ; 6.79e-10 s                  ; 6.49e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 5.16e-09 V                  ; 2.37 V             ; -0.00861 V         ; 0.168 V                             ; 0.038 V                             ; 6.79e-10 s                 ; 6.49e-10 s                 ; No                        ; Yes                       ;
; data_out[6]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.29e-09 V                   ; 2.39 V              ; -0.00317 V          ; 0.179 V                              ; 0.007 V                              ; 4.7e-10 s                   ; 4.72e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 7.29e-09 V                  ; 2.39 V             ; -0.00317 V         ; 0.179 V                             ; 0.007 V                             ; 4.7e-10 s                  ; 4.72e-10 s                 ; No                        ; Yes                       ;
; data_out[5]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.29e-09 V                   ; 2.39 V              ; -0.00317 V          ; 0.179 V                              ; 0.007 V                              ; 4.7e-10 s                   ; 4.72e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 7.29e-09 V                  ; 2.39 V             ; -0.00317 V         ; 0.179 V                             ; 0.007 V                             ; 4.7e-10 s                  ; 4.72e-10 s                 ; No                        ; Yes                       ;
; data_out[4]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.29e-09 V                   ; 2.39 V              ; -0.00317 V          ; 0.179 V                              ; 0.007 V                              ; 4.7e-10 s                   ; 4.72e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 7.29e-09 V                  ; 2.39 V             ; -0.00317 V         ; 0.179 V                             ; 0.007 V                             ; 4.7e-10 s                  ; 4.72e-10 s                 ; No                        ; Yes                       ;
; data_out[3]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.29e-09 V                   ; 2.39 V              ; -0.00317 V          ; 0.179 V                              ; 0.007 V                              ; 4.7e-10 s                   ; 4.72e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 7.29e-09 V                  ; 2.39 V             ; -0.00317 V         ; 0.179 V                             ; 0.007 V                             ; 4.7e-10 s                  ; 4.72e-10 s                 ; No                        ; Yes                       ;
; data_out[2]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.29e-09 V                   ; 2.39 V              ; -0.00317 V          ; 0.179 V                              ; 0.007 V                              ; 4.7e-10 s                   ; 4.72e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 7.29e-09 V                  ; 2.39 V             ; -0.00317 V         ; 0.179 V                             ; 0.007 V                             ; 4.7e-10 s                  ; 4.72e-10 s                 ; No                        ; Yes                       ;
; data_out[1]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.29e-09 V                   ; 2.39 V              ; -0.00317 V          ; 0.179 V                              ; 0.007 V                              ; 4.7e-10 s                   ; 4.72e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 7.29e-09 V                  ; 2.39 V             ; -0.00317 V         ; 0.179 V                             ; 0.007 V                             ; 4.7e-10 s                  ; 4.72e-10 s                 ; No                        ; Yes                       ;
; data_out[0]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.29e-09 V                   ; 2.39 V              ; -0.00317 V          ; 0.179 V                              ; 0.007 V                              ; 4.7e-10 s                   ; 4.72e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 7.29e-09 V                  ; 2.39 V             ; -0.00317 V         ; 0.179 V                             ; 0.007 V                             ; 4.7e-10 s                  ; 4.72e-10 s                 ; No                        ; Yes                       ;
; ~ALTERA_NCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.76e-09 V                   ; 2.4 V               ; -0.034 V            ; 0.102 V                              ; 0.065 V                              ; 2.49e-10 s                  ; 3.49e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.76e-09 V                  ; 2.4 V              ; -0.034 V           ; 0.102 V                             ; 0.065 V                             ; 2.49e-10 s                 ; 3.49e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.94e-09 V                   ; 2.39 V              ; -0.0344 V           ; 0.156 V                              ; 0.089 V                              ; 2.68e-10 s                  ; 2.6e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.94e-09 V                  ; 2.39 V             ; -0.0344 V          ; 0.156 V                             ; 0.089 V                             ; 2.68e-10 s                 ; 2.6e-10 s                  ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; data_out[31]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.21e-06 V                   ; 2.37 V              ; -0.00606 V          ; 0.107 V                              ; 0.021 V                              ; 4.26e-10 s                  ; 4.03e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.21e-06 V                  ; 2.37 V             ; -0.00606 V         ; 0.107 V                             ; 0.021 V                             ; 4.26e-10 s                 ; 4.03e-10 s                 ; Yes                       ; Yes                       ;
; data_out[30]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 8.13e-07 V                   ; 2.35 V              ; -0.00662 V          ; 0.129 V                              ; 0.049 V                              ; 8.55e-10 s                  ; 8.01e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 8.13e-07 V                  ; 2.35 V             ; -0.00662 V         ; 0.129 V                             ; 0.049 V                             ; 8.55e-10 s                 ; 8.01e-10 s                 ; No                        ; Yes                       ;
; data_out[29]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.21e-06 V                   ; 2.36 V              ; -0.00833 V          ; 0.113 V                              ; 0.035 V                              ; 6.32e-10 s                  ; 5.89e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 1.21e-06 V                  ; 2.36 V             ; -0.00833 V         ; 0.113 V                             ; 0.035 V                             ; 6.32e-10 s                 ; 5.89e-10 s                 ; No                        ; Yes                       ;
; data_out[28]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 8.13e-07 V                   ; 2.35 V              ; -0.00662 V          ; 0.129 V                              ; 0.049 V                              ; 8.55e-10 s                  ; 8.01e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 8.13e-07 V                  ; 2.35 V             ; -0.00662 V         ; 0.129 V                             ; 0.049 V                             ; 8.55e-10 s                 ; 8.01e-10 s                 ; No                        ; Yes                       ;
; data_out[27]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 8.13e-07 V                   ; 2.35 V              ; -0.00662 V          ; 0.129 V                              ; 0.049 V                              ; 8.55e-10 s                  ; 8.01e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 8.13e-07 V                  ; 2.35 V             ; -0.00662 V         ; 0.129 V                             ; 0.049 V                             ; 8.55e-10 s                 ; 8.01e-10 s                 ; No                        ; Yes                       ;
; data_out[26]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.21e-06 V                   ; 2.36 V              ; -0.00833 V          ; 0.113 V                              ; 0.035 V                              ; 6.32e-10 s                  ; 5.89e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 1.21e-06 V                  ; 2.36 V             ; -0.00833 V         ; 0.113 V                             ; 0.035 V                             ; 6.32e-10 s                 ; 5.89e-10 s                 ; No                        ; Yes                       ;
; data_out[25]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.21e-06 V                   ; 2.36 V              ; -0.00833 V          ; 0.113 V                              ; 0.035 V                              ; 6.32e-10 s                  ; 5.89e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 1.21e-06 V                  ; 2.36 V             ; -0.00833 V         ; 0.113 V                             ; 0.035 V                             ; 6.32e-10 s                 ; 5.89e-10 s                 ; No                        ; Yes                       ;
; data_out[24]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.21e-06 V                   ; 2.37 V              ; -0.00606 V          ; 0.107 V                              ; 0.021 V                              ; 4.26e-10 s                  ; 4.03e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.21e-06 V                  ; 2.37 V             ; -0.00606 V         ; 0.107 V                             ; 0.021 V                             ; 4.26e-10 s                 ; 4.03e-10 s                 ; Yes                       ; Yes                       ;
; data_out[23]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.21e-06 V                   ; 2.36 V              ; -0.00833 V          ; 0.113 V                              ; 0.035 V                              ; 6.32e-10 s                  ; 5.89e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 1.21e-06 V                  ; 2.36 V             ; -0.00833 V         ; 0.113 V                             ; 0.035 V                             ; 6.32e-10 s                 ; 5.89e-10 s                 ; No                        ; Yes                       ;
; data_out[22]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 8.13e-07 V                   ; 2.35 V              ; -0.00662 V          ; 0.129 V                              ; 0.049 V                              ; 8.55e-10 s                  ; 8.01e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 8.13e-07 V                  ; 2.35 V             ; -0.00662 V         ; 0.129 V                             ; 0.049 V                             ; 8.55e-10 s                 ; 8.01e-10 s                 ; No                        ; Yes                       ;
; data_out[21]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 8.13e-07 V                   ; 2.35 V              ; -0.00662 V          ; 0.129 V                              ; 0.049 V                              ; 8.55e-10 s                  ; 8.01e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 8.13e-07 V                  ; 2.35 V             ; -0.00662 V         ; 0.129 V                             ; 0.049 V                             ; 8.55e-10 s                 ; 8.01e-10 s                 ; No                        ; Yes                       ;
; data_out[20]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 8.13e-07 V                   ; 2.36 V              ; -0.00623 V          ; 0.121 V                              ; 0.03 V                               ; 4.4e-10 s                   ; 4.28e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 8.13e-07 V                  ; 2.36 V             ; -0.00623 V         ; 0.121 V                             ; 0.03 V                              ; 4.4e-10 s                  ; 4.28e-10 s                 ; Yes                       ; Yes                       ;
; data_out[19]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 8.13e-07 V                   ; 2.35 V              ; -0.00662 V          ; 0.129 V                              ; 0.049 V                              ; 8.55e-10 s                  ; 8.01e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 8.13e-07 V                  ; 2.35 V             ; -0.00662 V         ; 0.129 V                             ; 0.049 V                             ; 8.55e-10 s                 ; 8.01e-10 s                 ; No                        ; Yes                       ;
; data_out[18]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 8.13e-07 V                   ; 2.35 V              ; -0.00662 V          ; 0.129 V                              ; 0.049 V                              ; 8.55e-10 s                  ; 8.01e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 8.13e-07 V                  ; 2.35 V             ; -0.00662 V         ; 0.129 V                             ; 0.049 V                             ; 8.55e-10 s                 ; 8.01e-10 s                 ; No                        ; Yes                       ;
; data_out[17]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 8.13e-07 V                   ; 2.35 V              ; -0.00662 V          ; 0.129 V                              ; 0.049 V                              ; 8.55e-10 s                  ; 8.01e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 8.13e-07 V                  ; 2.35 V             ; -0.00662 V         ; 0.129 V                             ; 0.049 V                             ; 8.55e-10 s                 ; 8.01e-10 s                 ; No                        ; Yes                       ;
; data_out[16]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 8.13e-07 V                   ; 2.35 V              ; -0.00662 V          ; 0.129 V                              ; 0.049 V                              ; 8.55e-10 s                  ; 8.01e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 8.13e-07 V                  ; 2.35 V             ; -0.00662 V         ; 0.129 V                             ; 0.049 V                             ; 8.55e-10 s                 ; 8.01e-10 s                 ; No                        ; Yes                       ;
; data_out[15]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 8.13e-07 V                   ; 2.35 V              ; -0.00662 V          ; 0.129 V                              ; 0.049 V                              ; 8.55e-10 s                  ; 8.01e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 8.13e-07 V                  ; 2.35 V             ; -0.00662 V         ; 0.129 V                             ; 0.049 V                             ; 8.55e-10 s                 ; 8.01e-10 s                 ; No                        ; Yes                       ;
; data_out[14]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.21e-06 V                   ; 2.36 V              ; -0.00833 V          ; 0.113 V                              ; 0.035 V                              ; 6.32e-10 s                  ; 5.89e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 1.21e-06 V                  ; 2.36 V             ; -0.00833 V         ; 0.113 V                             ; 0.035 V                             ; 6.32e-10 s                 ; 5.89e-10 s                 ; No                        ; Yes                       ;
; data_out[13]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.21e-06 V                   ; 2.37 V              ; -0.00606 V          ; 0.107 V                              ; 0.021 V                              ; 4.26e-10 s                  ; 4.03e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.21e-06 V                  ; 2.37 V             ; -0.00606 V         ; 0.107 V                             ; 0.021 V                             ; 4.26e-10 s                 ; 4.03e-10 s                 ; Yes                       ; Yes                       ;
; data_out[12]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.21e-06 V                   ; 2.36 V              ; -0.00833 V          ; 0.113 V                              ; 0.035 V                              ; 6.32e-10 s                  ; 5.89e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 1.21e-06 V                  ; 2.36 V             ; -0.00833 V         ; 0.113 V                             ; 0.035 V                             ; 6.32e-10 s                 ; 5.89e-10 s                 ; No                        ; Yes                       ;
; data_out[11]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 8.13e-07 V                   ; 2.35 V              ; -0.00662 V          ; 0.129 V                              ; 0.049 V                              ; 8.55e-10 s                  ; 8.01e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 8.13e-07 V                  ; 2.35 V             ; -0.00662 V         ; 0.129 V                             ; 0.049 V                             ; 8.55e-10 s                 ; 8.01e-10 s                 ; No                        ; Yes                       ;
; data_out[10]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 8.13e-07 V                   ; 2.35 V              ; -0.00662 V          ; 0.129 V                              ; 0.049 V                              ; 8.55e-10 s                  ; 8.01e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 8.13e-07 V                  ; 2.35 V             ; -0.00662 V         ; 0.129 V                             ; 0.049 V                             ; 8.55e-10 s                 ; 8.01e-10 s                 ; No                        ; Yes                       ;
; data_out[9]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.21e-06 V                   ; 2.33 V              ; -0.00286 V          ; 0.193 V                              ; 0.042 V                              ; 2.32e-09 s                  ; 2.21e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.21e-06 V                  ; 2.33 V             ; -0.00286 V         ; 0.193 V                             ; 0.042 V                             ; 2.32e-09 s                 ; 2.21e-09 s                 ; Yes                       ; Yes                       ;
; data_out[8]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.21e-06 V                   ; 2.36 V              ; -0.00833 V          ; 0.113 V                              ; 0.035 V                              ; 6.32e-10 s                  ; 5.89e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 1.21e-06 V                  ; 2.36 V             ; -0.00833 V         ; 0.113 V                             ; 0.035 V                             ; 6.32e-10 s                 ; 5.89e-10 s                 ; No                        ; Yes                       ;
; data_out[7]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 8.13e-07 V                   ; 2.35 V              ; -0.00662 V          ; 0.129 V                              ; 0.049 V                              ; 8.55e-10 s                  ; 8.01e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 8.13e-07 V                  ; 2.35 V             ; -0.00662 V         ; 0.129 V                             ; 0.049 V                             ; 8.55e-10 s                 ; 8.01e-10 s                 ; No                        ; Yes                       ;
; data_out[6]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.21e-06 V                   ; 2.36 V              ; -0.00833 V          ; 0.113 V                              ; 0.035 V                              ; 6.32e-10 s                  ; 5.89e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 1.21e-06 V                  ; 2.36 V             ; -0.00833 V         ; 0.113 V                             ; 0.035 V                             ; 6.32e-10 s                 ; 5.89e-10 s                 ; No                        ; Yes                       ;
; data_out[5]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.21e-06 V                   ; 2.36 V              ; -0.00833 V          ; 0.113 V                              ; 0.035 V                              ; 6.32e-10 s                  ; 5.89e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 1.21e-06 V                  ; 2.36 V             ; -0.00833 V         ; 0.113 V                             ; 0.035 V                             ; 6.32e-10 s                 ; 5.89e-10 s                 ; No                        ; Yes                       ;
; data_out[4]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.21e-06 V                   ; 2.36 V              ; -0.00833 V          ; 0.113 V                              ; 0.035 V                              ; 6.32e-10 s                  ; 5.89e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 1.21e-06 V                  ; 2.36 V             ; -0.00833 V         ; 0.113 V                             ; 0.035 V                             ; 6.32e-10 s                 ; 5.89e-10 s                 ; No                        ; Yes                       ;
; data_out[3]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.21e-06 V                   ; 2.36 V              ; -0.00833 V          ; 0.113 V                              ; 0.035 V                              ; 6.32e-10 s                  ; 5.89e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 1.21e-06 V                  ; 2.36 V             ; -0.00833 V         ; 0.113 V                             ; 0.035 V                             ; 6.32e-10 s                 ; 5.89e-10 s                 ; No                        ; Yes                       ;
; data_out[2]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.21e-06 V                   ; 2.36 V              ; -0.00833 V          ; 0.113 V                              ; 0.035 V                              ; 6.32e-10 s                  ; 5.89e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 1.21e-06 V                  ; 2.36 V             ; -0.00833 V         ; 0.113 V                             ; 0.035 V                             ; 6.32e-10 s                 ; 5.89e-10 s                 ; No                        ; Yes                       ;
; data_out[1]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.21e-06 V                   ; 2.36 V              ; -0.00833 V          ; 0.113 V                              ; 0.035 V                              ; 6.32e-10 s                  ; 5.89e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 1.21e-06 V                  ; 2.36 V             ; -0.00833 V         ; 0.113 V                             ; 0.035 V                             ; 6.32e-10 s                 ; 5.89e-10 s                 ; No                        ; Yes                       ;
; data_out[0]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.21e-06 V                   ; 2.36 V              ; -0.00833 V          ; 0.113 V                              ; 0.035 V                              ; 6.32e-10 s                  ; 5.89e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 1.21e-06 V                  ; 2.36 V             ; -0.00833 V         ; 0.113 V                             ; 0.035 V                             ; 6.32e-10 s                 ; 5.89e-10 s                 ; No                        ; Yes                       ;
; ~ALTERA_NCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.93e-07 V                   ; 2.37 V              ; -0.0278 V           ; 0.106 V                              ; 0.115 V                              ; 2.69e-10 s                  ; 4.05e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.93e-07 V                  ; 2.37 V             ; -0.0278 V          ; 0.106 V                             ; 0.115 V                             ; 2.69e-10 s                 ; 4.05e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 9.76e-07 V                   ; 2.36 V              ; -0.00439 V          ; 0.088 V                              ; 0.007 V                              ; 4.05e-10 s                  ; 3.35e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 9.76e-07 V                  ; 2.36 V             ; -0.00439 V         ; 0.088 V                             ; 0.007 V                             ; 4.05e-10 s                 ; 3.35e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; data_out[31]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.66e-08 V                   ; 2.73 V              ; -0.0205 V           ; 0.17 V                               ; 0.027 V                              ; 2.58e-10 s                  ; 2.57e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.66e-08 V                  ; 2.73 V             ; -0.0205 V          ; 0.17 V                              ; 0.027 V                             ; 2.58e-10 s                 ; 2.57e-10 s                 ; Yes                       ; Yes                       ;
; data_out[30]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.16e-08 V                   ; 2.71 V              ; -0.0171 V           ; 0.273 V                              ; 0.065 V                              ; 4.95e-10 s                  ; 5.37e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 3.16e-08 V                  ; 2.71 V             ; -0.0171 V          ; 0.273 V                             ; 0.065 V                             ; 4.95e-10 s                 ; 5.37e-10 s                 ; No                        ; Yes                       ;
; data_out[29]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.66e-08 V                   ; 2.72 V              ; -0.0215 V           ; 0.161 V                              ; 0.061 V                              ; 4.44e-10 s                  ; 4.06e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.66e-08 V                  ; 2.72 V             ; -0.0215 V          ; 0.161 V                             ; 0.061 V                             ; 4.44e-10 s                 ; 4.06e-10 s                 ; No                        ; Yes                       ;
; data_out[28]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.16e-08 V                   ; 2.71 V              ; -0.0171 V           ; 0.273 V                              ; 0.065 V                              ; 4.95e-10 s                  ; 5.37e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 3.16e-08 V                  ; 2.71 V             ; -0.0171 V          ; 0.273 V                             ; 0.065 V                             ; 4.95e-10 s                 ; 5.37e-10 s                 ; No                        ; Yes                       ;
; data_out[27]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.16e-08 V                   ; 2.71 V              ; -0.0171 V           ; 0.273 V                              ; 0.065 V                              ; 4.95e-10 s                  ; 5.37e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 3.16e-08 V                  ; 2.71 V             ; -0.0171 V          ; 0.273 V                             ; 0.065 V                             ; 4.95e-10 s                 ; 5.37e-10 s                 ; No                        ; Yes                       ;
; data_out[26]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.66e-08 V                   ; 2.72 V              ; -0.0215 V           ; 0.161 V                              ; 0.061 V                              ; 4.44e-10 s                  ; 4.06e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.66e-08 V                  ; 2.72 V             ; -0.0215 V          ; 0.161 V                             ; 0.061 V                             ; 4.44e-10 s                 ; 4.06e-10 s                 ; No                        ; Yes                       ;
; data_out[25]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.66e-08 V                   ; 2.72 V              ; -0.0215 V           ; 0.161 V                              ; 0.061 V                              ; 4.44e-10 s                  ; 4.06e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.66e-08 V                  ; 2.72 V             ; -0.0215 V          ; 0.161 V                             ; 0.061 V                             ; 4.44e-10 s                 ; 4.06e-10 s                 ; No                        ; Yes                       ;
; data_out[24]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.66e-08 V                   ; 2.73 V              ; -0.0205 V           ; 0.17 V                               ; 0.027 V                              ; 2.58e-10 s                  ; 2.57e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.66e-08 V                  ; 2.73 V             ; -0.0205 V          ; 0.17 V                              ; 0.027 V                             ; 2.58e-10 s                 ; 2.57e-10 s                 ; Yes                       ; Yes                       ;
; data_out[23]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.66e-08 V                   ; 2.72 V              ; -0.0215 V           ; 0.161 V                              ; 0.061 V                              ; 4.44e-10 s                  ; 4.06e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.66e-08 V                  ; 2.72 V             ; -0.0215 V          ; 0.161 V                             ; 0.061 V                             ; 4.44e-10 s                 ; 4.06e-10 s                 ; No                        ; Yes                       ;
; data_out[22]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.16e-08 V                   ; 2.71 V              ; -0.0171 V           ; 0.273 V                              ; 0.065 V                              ; 4.95e-10 s                  ; 5.37e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 3.16e-08 V                  ; 2.71 V             ; -0.0171 V          ; 0.273 V                             ; 0.065 V                             ; 4.95e-10 s                 ; 5.37e-10 s                 ; No                        ; Yes                       ;
; data_out[21]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.16e-08 V                   ; 2.71 V              ; -0.0171 V           ; 0.273 V                              ; 0.065 V                              ; 4.95e-10 s                  ; 5.37e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 3.16e-08 V                  ; 2.71 V             ; -0.0171 V          ; 0.273 V                             ; 0.065 V                             ; 4.95e-10 s                 ; 5.37e-10 s                 ; No                        ; Yes                       ;
; data_out[20]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.16e-08 V                   ; 2.72 V              ; -0.0199 V           ; 0.186 V                              ; 0.027 V                              ; 2.63e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 3.16e-08 V                  ; 2.72 V             ; -0.0199 V          ; 0.186 V                             ; 0.027 V                             ; 2.63e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; data_out[19]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.16e-08 V                   ; 2.71 V              ; -0.0171 V           ; 0.273 V                              ; 0.065 V                              ; 4.95e-10 s                  ; 5.37e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 3.16e-08 V                  ; 2.71 V             ; -0.0171 V          ; 0.273 V                             ; 0.065 V                             ; 4.95e-10 s                 ; 5.37e-10 s                 ; No                        ; Yes                       ;
; data_out[18]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.16e-08 V                   ; 2.71 V              ; -0.0171 V           ; 0.273 V                              ; 0.065 V                              ; 4.95e-10 s                  ; 5.37e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 3.16e-08 V                  ; 2.71 V             ; -0.0171 V          ; 0.273 V                             ; 0.065 V                             ; 4.95e-10 s                 ; 5.37e-10 s                 ; No                        ; Yes                       ;
; data_out[17]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.16e-08 V                   ; 2.71 V              ; -0.0171 V           ; 0.273 V                              ; 0.065 V                              ; 4.95e-10 s                  ; 5.37e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 3.16e-08 V                  ; 2.71 V             ; -0.0171 V          ; 0.273 V                             ; 0.065 V                             ; 4.95e-10 s                 ; 5.37e-10 s                 ; No                        ; Yes                       ;
; data_out[16]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.16e-08 V                   ; 2.71 V              ; -0.0171 V           ; 0.273 V                              ; 0.065 V                              ; 4.95e-10 s                  ; 5.37e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 3.16e-08 V                  ; 2.71 V             ; -0.0171 V          ; 0.273 V                             ; 0.065 V                             ; 4.95e-10 s                 ; 5.37e-10 s                 ; No                        ; Yes                       ;
; data_out[15]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.16e-08 V                   ; 2.71 V              ; -0.0171 V           ; 0.273 V                              ; 0.065 V                              ; 4.95e-10 s                  ; 5.37e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 3.16e-08 V                  ; 2.71 V             ; -0.0171 V          ; 0.273 V                             ; 0.065 V                             ; 4.95e-10 s                 ; 5.37e-10 s                 ; No                        ; Yes                       ;
; data_out[14]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.66e-08 V                   ; 2.72 V              ; -0.0215 V           ; 0.161 V                              ; 0.061 V                              ; 4.44e-10 s                  ; 4.06e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.66e-08 V                  ; 2.72 V             ; -0.0215 V          ; 0.161 V                             ; 0.061 V                             ; 4.44e-10 s                 ; 4.06e-10 s                 ; No                        ; Yes                       ;
; data_out[13]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.66e-08 V                   ; 2.73 V              ; -0.0205 V           ; 0.17 V                               ; 0.027 V                              ; 2.58e-10 s                  ; 2.57e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.66e-08 V                  ; 2.73 V             ; -0.0205 V          ; 0.17 V                              ; 0.027 V                             ; 2.58e-10 s                 ; 2.57e-10 s                 ; Yes                       ; Yes                       ;
; data_out[12]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.66e-08 V                   ; 2.72 V              ; -0.0215 V           ; 0.161 V                              ; 0.061 V                              ; 4.44e-10 s                  ; 4.06e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.66e-08 V                  ; 2.72 V             ; -0.0215 V          ; 0.161 V                             ; 0.061 V                             ; 4.44e-10 s                 ; 4.06e-10 s                 ; No                        ; Yes                       ;
; data_out[11]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.16e-08 V                   ; 2.71 V              ; -0.0171 V           ; 0.273 V                              ; 0.065 V                              ; 4.95e-10 s                  ; 5.37e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 3.16e-08 V                  ; 2.71 V             ; -0.0171 V          ; 0.273 V                             ; 0.065 V                             ; 4.95e-10 s                 ; 5.37e-10 s                 ; No                        ; Yes                       ;
; data_out[10]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.16e-08 V                   ; 2.71 V              ; -0.0171 V           ; 0.273 V                              ; 0.065 V                              ; 4.95e-10 s                  ; 5.37e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 3.16e-08 V                  ; 2.71 V             ; -0.0171 V          ; 0.273 V                             ; 0.065 V                             ; 4.95e-10 s                 ; 5.37e-10 s                 ; No                        ; Yes                       ;
; data_out[9]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.66e-08 V                   ; 2.65 V              ; -0.0115 V           ; 0.219 V                              ; 0.115 V                              ; 1.64e-09 s                  ; 1.57e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.66e-08 V                  ; 2.65 V             ; -0.0115 V          ; 0.219 V                             ; 0.115 V                             ; 1.64e-09 s                 ; 1.57e-09 s                 ; No                        ; Yes                       ;
; data_out[8]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.66e-08 V                   ; 2.72 V              ; -0.0215 V           ; 0.161 V                              ; 0.061 V                              ; 4.44e-10 s                  ; 4.06e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.66e-08 V                  ; 2.72 V             ; -0.0215 V          ; 0.161 V                             ; 0.061 V                             ; 4.44e-10 s                 ; 4.06e-10 s                 ; No                        ; Yes                       ;
; data_out[7]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.16e-08 V                   ; 2.71 V              ; -0.0171 V           ; 0.273 V                              ; 0.065 V                              ; 4.95e-10 s                  ; 5.37e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 3.16e-08 V                  ; 2.71 V             ; -0.0171 V          ; 0.273 V                             ; 0.065 V                             ; 4.95e-10 s                 ; 5.37e-10 s                 ; No                        ; Yes                       ;
; data_out[6]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.66e-08 V                   ; 2.72 V              ; -0.0215 V           ; 0.161 V                              ; 0.061 V                              ; 4.44e-10 s                  ; 4.06e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.66e-08 V                  ; 2.72 V             ; -0.0215 V          ; 0.161 V                             ; 0.061 V                             ; 4.44e-10 s                 ; 4.06e-10 s                 ; No                        ; Yes                       ;
; data_out[5]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.66e-08 V                   ; 2.72 V              ; -0.0215 V           ; 0.161 V                              ; 0.061 V                              ; 4.44e-10 s                  ; 4.06e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.66e-08 V                  ; 2.72 V             ; -0.0215 V          ; 0.161 V                             ; 0.061 V                             ; 4.44e-10 s                 ; 4.06e-10 s                 ; No                        ; Yes                       ;
; data_out[4]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.66e-08 V                   ; 2.72 V              ; -0.0215 V           ; 0.161 V                              ; 0.061 V                              ; 4.44e-10 s                  ; 4.06e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.66e-08 V                  ; 2.72 V             ; -0.0215 V          ; 0.161 V                             ; 0.061 V                             ; 4.44e-10 s                 ; 4.06e-10 s                 ; No                        ; Yes                       ;
; data_out[3]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.66e-08 V                   ; 2.72 V              ; -0.0215 V           ; 0.161 V                              ; 0.061 V                              ; 4.44e-10 s                  ; 4.06e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.66e-08 V                  ; 2.72 V             ; -0.0215 V          ; 0.161 V                             ; 0.061 V                             ; 4.44e-10 s                 ; 4.06e-10 s                 ; No                        ; Yes                       ;
; data_out[2]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.66e-08 V                   ; 2.72 V              ; -0.0215 V           ; 0.161 V                              ; 0.061 V                              ; 4.44e-10 s                  ; 4.06e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.66e-08 V                  ; 2.72 V             ; -0.0215 V          ; 0.161 V                             ; 0.061 V                             ; 4.44e-10 s                 ; 4.06e-10 s                 ; No                        ; Yes                       ;
; data_out[1]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.66e-08 V                   ; 2.72 V              ; -0.0215 V           ; 0.161 V                              ; 0.061 V                              ; 4.44e-10 s                  ; 4.06e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.66e-08 V                  ; 2.72 V             ; -0.0215 V          ; 0.161 V                             ; 0.061 V                             ; 4.44e-10 s                 ; 4.06e-10 s                 ; No                        ; Yes                       ;
; data_out[0]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.66e-08 V                   ; 2.72 V              ; -0.0215 V           ; 0.161 V                              ; 0.061 V                              ; 4.44e-10 s                  ; 4.06e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.66e-08 V                  ; 2.72 V             ; -0.0215 V          ; 0.161 V                             ; 0.061 V                             ; 4.44e-10 s                 ; 4.06e-10 s                 ; No                        ; Yes                       ;
; ~ALTERA_NCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.06e-08 V                   ; 2.86 V              ; -0.0341 V           ; 0.364 V                              ; 0.046 V                              ; 1.17e-10 s                  ; 2.6e-10 s                   ; No                         ; Yes                        ; 2.62 V                      ; 3.06e-08 V                  ; 2.86 V             ; -0.0341 V          ; 0.364 V                             ; 0.046 V                             ; 1.17e-10 s                 ; 2.6e-10 s                  ; No                        ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.81e-08 V                   ; 2.72 V              ; -0.0542 V           ; 0.144 V                              ; 0.087 V                              ; 2.55e-10 s                  ; 2.14e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 3.81e-08 V                  ; 2.72 V             ; -0.0542 V          ; 0.144 V                             ; 0.087 V                             ; 2.55e-10 s                 ; 2.14e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-------------------------------------------------------------------+
; Setup Transfers                                                   ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; clock      ; clock    ; 68       ; 0        ; 0        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------+
; Hold Transfers                                                    ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; clock      ; clock    ; 68       ; 0        ; 0        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 49    ; 49   ;
; Unconstrained Input Port Paths  ; 3524  ; 3524 ;
; Unconstrained Output Ports      ; 32    ; 32   ;
; Unconstrained Output Port Paths ; 96    ; 96   ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition
    Info: Processing started: Fri Feb 05 10:46:50 2021
Info: Command: quartus_sta CPU_RISC_ComputerArchitectureSharif -c CPU_RISC_ComputerArchitectureSharif
Info: qsta_default_script.tcl version: #1
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (21076): High junction temperature operating condition is not set. Assuming a default value of '85'.
Info (21076): Low junction temperature operating condition is not set. Assuming a default value of '0'.
Critical Warning (332012): Synopsys Design Constraints File file not found: 'CPU_RISC_ComputerArchitectureSharif.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name clock clock
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -1.783
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.783      -114.081 clock 
Info (332146): Worst-case hold slack is 0.370
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.370         0.000 clock 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -3.000      -706.680 clock 
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -1.508
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.508       -96.446 clock 
Info (332146): Worst-case hold slack is 0.335
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.335         0.000 clock 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -3.000      -706.680 clock 
Info: Analyzing Fast 1200mV 0C Model
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -0.340
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -0.340       -21.706 clock 
Info (332146): Worst-case hold slack is 0.192
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.192         0.000 clock 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -3.000      -360.447 clock 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 5 warnings
    Info: Peak virtual memory: 4608 megabytes
    Info: Processing ended: Fri Feb 05 10:46:54 2021
    Info: Elapsed time: 00:00:04
    Info: Total CPU time (on all processors): 00:00:05


