$date
	Thu Nov  2 21:20:33 2017
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module test_Risc_8_bit $end
$var reg 1 ! clk $end
$upscope $end
$scope module test_Risc_8_bit $end
$var wire 16 " pc_out [15:0] $end
$upscope $end
$scope module test_Risc_8_bit $end
$var wire 8 # alu_result [7:0] $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 #
b0 "
0!
$end
#5000
b1 #
b10 "
1!
#10000
0!
#15000
b11 #
b100 "
1!
#20000
0!
#25000
b10 #
b110 "
1!
#30000
0!
#35000
b11111111 #
b1000 "
1!
#40000
0!
#45000
b11111110 #
b1010 "
1!
#50000
0!
#55000
b100 #
b1100 "
1!
#60000
0!
#65000
b0 #
b1110 "
1!
#70000
0!
#75000
b10000 "
1!
#80000
0!
#85000
b11 #
b10010 "
1!
#90000
0!
#95000
b1 #
b10100 "
1!
#100000
0!
#105000
b10 #
b10110 "
1!
#110000
0!
#115000
b0 #
b11000 "
1!
#120000
0!
#125000
b100 #
b11100 "
1!
#130000
0!
#135000
b1 #
b0 "
1!
#140000
0!
#145000
b10 #
b10 "
1!
#150000
0!
#155000
b101 #
b100 "
1!
#160000
0!
#165000
b11 #
b110 "
1!
#170000
0!
#175000
b11111111 #
b1000 "
1!
#180000
0!
#185000
b11111101 #
b1010 "
1!
#190000
0!
#195000
b10000 #
b1100 "
1!
#200000
0!
#205000
b0 #
b1110 "
1!
#210000
0!
#215000
b10 #
b10000 "
1!
#220000
0!
#225000
b11 #
b10010 "
1!
#230000
0!
#235000
b1 #
b10100 "
1!
#240000
0!
#245000
b100 #
b10110 "
1!
#250000
0!
#255000
b1 #
b11000 "
1!
#260000
0!
#265000
b11010 "
1!
#270000
0!
#275000
b1000 #
b11100 "
1!
#280000
0!
#285000
b1 #
b0 "
1!
#290000
0!
#295000
b10 #
b10 "
1!
#300000
0!
