#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Fri Mar 25 11:29:28 2022
# Process ID: 18388
# Current directory: E:/ZYNQ/project_fifo/project_fifo
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent5728 E:\ZYNQ\project_fifo\project_fifo\project_fifo.xpr
# Log file: E:/ZYNQ/project_fifo/project_fifo/vivado.log
# Journal file: E:/ZYNQ/project_fifo/project_fifo\vivado.jou
#-----------------------------------------------------------
start_gui
open_project E:/ZYNQ/project_fifo/project_fifo/project_fifo.xpr
INFO: [Project 1-313] Project file moved from 'E:/1TCPproxy/fifo/project_fifo' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2018.3/data/ip'.
open_project: Time (s): cpu = 00:00:15 ; elapsed = 00:00:06 . Memory (MB): peak = 716.395 ; gain = 114.781
update_compile_order -fileset sources_1
launch_runs synth_1 -jobs 4
[Fri Mar 25 11:30:38 2022] Launched synth_1...
Run output will be captured here: E:/ZYNQ/project_fifo/project_fifo/project_fifo.runs/synth_1/runme.log
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/ZYNQ/project_fifo/project_fifo/project_fifo.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'E:/ZYNQ/project_fifo/project_fifo/project_fifo.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'fifo_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/ZYNQ/project_fifo/project_fifo/project_fifo.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj fifo_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/ZYNQ/project_fifo/project_fifo/project_fifo.srcs/sources_1/ip/fifo_generator_0_1/sim/fifo_generator_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo_generator_0
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/ZYNQ/project_fifo/project_fifo/project_fifo.srcs/sources_1/new/test_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_fifo
WARNING: [VRFC 10-3676] redeclaration of ansi port 'cnt' is not allowed [E:/ZYNQ/project_fifo/project_fifo/project_fifo.srcs/sources_1/new/test_fifo.v:40]
INFO: [VRFC 10-2458] undeclared symbol wr_rst_busy, assumed default net type wire [E:/ZYNQ/project_fifo/project_fifo/project_fifo.srcs/sources_1/new/test_fifo.v:106]
INFO: [VRFC 10-2458] undeclared symbol rd_rst_busy, assumed default net type wire [E:/ZYNQ/project_fifo/project_fifo/project_fifo.srcs/sources_1/new/test_fifo.v:107]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/ZYNQ/project_fifo/project_fifo/project_fifo.srcs/sim_1/new/fifo_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/ZYNQ/project_fifo/project_fifo/project_fifo.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
"xvhdl --incr --relax -prj fifo_tb_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/ZYNQ/project_fifo/project_fifo/project_fifo.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 2beaa7b525504fbbb85cd9486bd3fad8 --incr --debug typical --relax --mt 2 -L fifo_generator_v13_2_3 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot fifo_tb_behav xil_defaultlib.fifo_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module fifo_generator_v13_2_3.fifo_generator_v13_2_3_bhv_ver_s...
Compiling module fifo_generator_v13_2_3.fifo_generator_v13_2_3_CONV_VER(...
Compiling module fifo_generator_v13_2_3.fifo_generator_vlog_beh(C_COMMON...
Compiling module fifo_generator_v13_2_3.fifo_generator_v13_2_3(C_COMMON_...
Compiling module xil_defaultlib.fifo_generator_0
Compiling module xil_defaultlib.test_fifo
Compiling module xil_defaultlib.fifo_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot fifo_tb_behav

****** Webtalk v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source E:/ZYNQ/project_fifo/project_fifo/project_fifo.sim/sim_1/behav/xsim/xsim.dir/fifo_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Fri Mar 25 11:32:32 2022...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 766.500 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/ZYNQ/project_fifo/project_fifo/project_fifo.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "fifo_tb_behav -key {Behavioral:sim_1:Functional:fifo_tb} -tclbatch {fifo_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source fifo_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'fifo_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:09 ; elapsed = 00:00:14 . Memory (MB): peak = 795.898 ; gain = 29.398
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Fri Mar 25 11:39:49 2022...
