-- ==============================================================
-- RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
-- Version: 2017.2
-- Copyright (C) 1986-2017 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity subconv_1x1_8p_p is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    input_V_address0 : OUT STD_LOGIC_VECTOR (13 downto 0);
    input_V_ce0 : OUT STD_LOGIC;
    input_V_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
    weight_0_V_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    weight_0_V_ce0 : OUT STD_LOGIC;
    weight_0_V_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
    weight_1_V_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    weight_1_V_ce0 : OUT STD_LOGIC;
    weight_1_V_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
    weight_2_V_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    weight_2_V_ce0 : OUT STD_LOGIC;
    weight_2_V_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
    weight_3_V_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    weight_3_V_ce0 : OUT STD_LOGIC;
    weight_3_V_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
    weight_4_V_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    weight_4_V_ce0 : OUT STD_LOGIC;
    weight_4_V_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
    weight_5_V_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    weight_5_V_ce0 : OUT STD_LOGIC;
    weight_5_V_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
    weight_6_V_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    weight_6_V_ce0 : OUT STD_LOGIC;
    weight_6_V_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
    weight_7_V_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    weight_7_V_ce0 : OUT STD_LOGIC;
    weight_7_V_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
    weight_8_V_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    weight_8_V_ce0 : OUT STD_LOGIC;
    weight_8_V_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
    weight_9_V_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    weight_9_V_ce0 : OUT STD_LOGIC;
    weight_9_V_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
    weight_10_V_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    weight_10_V_ce0 : OUT STD_LOGIC;
    weight_10_V_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
    weight_11_V_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    weight_11_V_ce0 : OUT STD_LOGIC;
    weight_11_V_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
    weight_12_V_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    weight_12_V_ce0 : OUT STD_LOGIC;
    weight_12_V_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
    weight_13_V_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    weight_13_V_ce0 : OUT STD_LOGIC;
    weight_13_V_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
    weight_14_V_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    weight_14_V_ce0 : OUT STD_LOGIC;
    weight_14_V_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
    weight_15_V_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    weight_15_V_ce0 : OUT STD_LOGIC;
    weight_15_V_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
    weight_16_V_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    weight_16_V_ce0 : OUT STD_LOGIC;
    weight_16_V_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
    weight_17_V_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    weight_17_V_ce0 : OUT STD_LOGIC;
    weight_17_V_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
    weight_18_V_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    weight_18_V_ce0 : OUT STD_LOGIC;
    weight_18_V_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
    weight_19_V_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    weight_19_V_ce0 : OUT STD_LOGIC;
    weight_19_V_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
    weight_20_V_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    weight_20_V_ce0 : OUT STD_LOGIC;
    weight_20_V_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
    weight_21_V_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    weight_21_V_ce0 : OUT STD_LOGIC;
    weight_21_V_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
    weight_22_V_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    weight_22_V_ce0 : OUT STD_LOGIC;
    weight_22_V_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
    weight_23_V_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    weight_23_V_ce0 : OUT STD_LOGIC;
    weight_23_V_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
    weight_24_V_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    weight_24_V_ce0 : OUT STD_LOGIC;
    weight_24_V_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
    weight_25_V_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    weight_25_V_ce0 : OUT STD_LOGIC;
    weight_25_V_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
    weight_26_V_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    weight_26_V_ce0 : OUT STD_LOGIC;
    weight_26_V_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
    weight_27_V_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    weight_27_V_ce0 : OUT STD_LOGIC;
    weight_27_V_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
    weight_28_V_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    weight_28_V_ce0 : OUT STD_LOGIC;
    weight_28_V_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
    weight_29_V_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    weight_29_V_ce0 : OUT STD_LOGIC;
    weight_29_V_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
    weight_30_V_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    weight_30_V_ce0 : OUT STD_LOGIC;
    weight_30_V_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
    weight_31_V_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    weight_31_V_ce0 : OUT STD_LOGIC;
    weight_31_V_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
    weight_32_V_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    weight_32_V_ce0 : OUT STD_LOGIC;
    weight_32_V_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
    weight_33_V_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    weight_33_V_ce0 : OUT STD_LOGIC;
    weight_33_V_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
    weight_34_V_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    weight_34_V_ce0 : OUT STD_LOGIC;
    weight_34_V_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
    weight_35_V_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    weight_35_V_ce0 : OUT STD_LOGIC;
    weight_35_V_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
    weight_36_V_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    weight_36_V_ce0 : OUT STD_LOGIC;
    weight_36_V_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
    weight_37_V_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    weight_37_V_ce0 : OUT STD_LOGIC;
    weight_37_V_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
    weight_38_V_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    weight_38_V_ce0 : OUT STD_LOGIC;
    weight_38_V_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
    weight_39_V_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    weight_39_V_ce0 : OUT STD_LOGIC;
    weight_39_V_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
    weight_40_V_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    weight_40_V_ce0 : OUT STD_LOGIC;
    weight_40_V_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
    weight_41_V_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    weight_41_V_ce0 : OUT STD_LOGIC;
    weight_41_V_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
    weight_42_V_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    weight_42_V_ce0 : OUT STD_LOGIC;
    weight_42_V_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
    weight_43_V_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    weight_43_V_ce0 : OUT STD_LOGIC;
    weight_43_V_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
    weight_44_V_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    weight_44_V_ce0 : OUT STD_LOGIC;
    weight_44_V_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
    weight_45_V_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    weight_45_V_ce0 : OUT STD_LOGIC;
    weight_45_V_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
    weight_46_V_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    weight_46_V_ce0 : OUT STD_LOGIC;
    weight_46_V_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
    weight_47_V_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    weight_47_V_ce0 : OUT STD_LOGIC;
    weight_47_V_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
    weight_48_V_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    weight_48_V_ce0 : OUT STD_LOGIC;
    weight_48_V_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
    weight_49_V_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    weight_49_V_ce0 : OUT STD_LOGIC;
    weight_49_V_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
    weight_50_V_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    weight_50_V_ce0 : OUT STD_LOGIC;
    weight_50_V_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
    weight_51_V_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    weight_51_V_ce0 : OUT STD_LOGIC;
    weight_51_V_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
    weight_52_V_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    weight_52_V_ce0 : OUT STD_LOGIC;
    weight_52_V_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
    weight_53_V_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    weight_53_V_ce0 : OUT STD_LOGIC;
    weight_53_V_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
    weight_54_V_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    weight_54_V_ce0 : OUT STD_LOGIC;
    weight_54_V_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
    weight_55_V_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    weight_55_V_ce0 : OUT STD_LOGIC;
    weight_55_V_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
    weight_56_V_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    weight_56_V_ce0 : OUT STD_LOGIC;
    weight_56_V_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
    weight_57_V_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    weight_57_V_ce0 : OUT STD_LOGIC;
    weight_57_V_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
    weight_58_V_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    weight_58_V_ce0 : OUT STD_LOGIC;
    weight_58_V_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
    weight_59_V_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    weight_59_V_ce0 : OUT STD_LOGIC;
    weight_59_V_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
    weight_60_V_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    weight_60_V_ce0 : OUT STD_LOGIC;
    weight_60_V_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
    weight_61_V_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    weight_61_V_ce0 : OUT STD_LOGIC;
    weight_61_V_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
    weight_62_V_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    weight_62_V_ce0 : OUT STD_LOGIC;
    weight_62_V_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
    weight_63_V_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    weight_63_V_ce0 : OUT STD_LOGIC;
    weight_63_V_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
    weight_64_V_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    weight_64_V_ce0 : OUT STD_LOGIC;
    weight_64_V_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
    weight_65_V_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    weight_65_V_ce0 : OUT STD_LOGIC;
    weight_65_V_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
    weight_66_V_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    weight_66_V_ce0 : OUT STD_LOGIC;
    weight_66_V_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
    weight_67_V_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    weight_67_V_ce0 : OUT STD_LOGIC;
    weight_67_V_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
    weight_68_V_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    weight_68_V_ce0 : OUT STD_LOGIC;
    weight_68_V_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
    weight_69_V_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    weight_69_V_ce0 : OUT STD_LOGIC;
    weight_69_V_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
    weight_70_V_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    weight_70_V_ce0 : OUT STD_LOGIC;
    weight_70_V_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
    weight_71_V_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    weight_71_V_ce0 : OUT STD_LOGIC;
    weight_71_V_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
    weight_72_V_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    weight_72_V_ce0 : OUT STD_LOGIC;
    weight_72_V_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
    weight_73_V_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    weight_73_V_ce0 : OUT STD_LOGIC;
    weight_73_V_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
    weight_74_V_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    weight_74_V_ce0 : OUT STD_LOGIC;
    weight_74_V_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
    weight_75_V_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    weight_75_V_ce0 : OUT STD_LOGIC;
    weight_75_V_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
    weight_76_V_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    weight_76_V_ce0 : OUT STD_LOGIC;
    weight_76_V_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
    weight_77_V_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    weight_77_V_ce0 : OUT STD_LOGIC;
    weight_77_V_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
    weight_78_V_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    weight_78_V_ce0 : OUT STD_LOGIC;
    weight_78_V_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
    weight_79_V_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    weight_79_V_ce0 : OUT STD_LOGIC;
    weight_79_V_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
    weight_80_V_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    weight_80_V_ce0 : OUT STD_LOGIC;
    weight_80_V_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
    weight_81_V_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    weight_81_V_ce0 : OUT STD_LOGIC;
    weight_81_V_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
    weight_82_V_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    weight_82_V_ce0 : OUT STD_LOGIC;
    weight_82_V_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
    weight_83_V_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    weight_83_V_ce0 : OUT STD_LOGIC;
    weight_83_V_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
    weight_84_V_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    weight_84_V_ce0 : OUT STD_LOGIC;
    weight_84_V_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
    weight_85_V_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    weight_85_V_ce0 : OUT STD_LOGIC;
    weight_85_V_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
    weight_86_V_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    weight_86_V_ce0 : OUT STD_LOGIC;
    weight_86_V_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
    weight_87_V_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    weight_87_V_ce0 : OUT STD_LOGIC;
    weight_87_V_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
    weight_88_V_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    weight_88_V_ce0 : OUT STD_LOGIC;
    weight_88_V_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
    weight_89_V_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    weight_89_V_ce0 : OUT STD_LOGIC;
    weight_89_V_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
    weight_90_V_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    weight_90_V_ce0 : OUT STD_LOGIC;
    weight_90_V_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
    weight_91_V_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    weight_91_V_ce0 : OUT STD_LOGIC;
    weight_91_V_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
    weight_92_V_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    weight_92_V_ce0 : OUT STD_LOGIC;
    weight_92_V_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
    weight_93_V_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    weight_93_V_ce0 : OUT STD_LOGIC;
    weight_93_V_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
    weight_94_V_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    weight_94_V_ce0 : OUT STD_LOGIC;
    weight_94_V_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
    weight_95_V_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    weight_95_V_ce0 : OUT STD_LOGIC;
    weight_95_V_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
    bias_V_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    bias_V_ce0 : OUT STD_LOGIC;
    bias_V_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
    ShuffleConvs_2_Downs_95_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    ShuffleConvs_2_Downs_95_ce0 : OUT STD_LOGIC;
    ShuffleConvs_2_Downs_95_we0 : OUT STD_LOGIC;
    ShuffleConvs_2_Downs_95_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    ShuffleConvs_2_Downs_95_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
    ShuffleConvs_2_Downs_95_address1 : OUT STD_LOGIC_VECTOR (6 downto 0);
    ShuffleConvs_2_Downs_95_ce1 : OUT STD_LOGIC;
    ShuffleConvs_2_Downs_95_we1 : OUT STD_LOGIC;
    ShuffleConvs_2_Downs_95_d1 : OUT STD_LOGIC_VECTOR (7 downto 0);
    ShuffleConvs_2_Downs_52_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    ShuffleConvs_2_Downs_52_ce0 : OUT STD_LOGIC;
    ShuffleConvs_2_Downs_52_we0 : OUT STD_LOGIC;
    ShuffleConvs_2_Downs_52_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    ShuffleConvs_2_Downs_52_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
    ShuffleConvs_2_Downs_52_address1 : OUT STD_LOGIC_VECTOR (6 downto 0);
    ShuffleConvs_2_Downs_52_ce1 : OUT STD_LOGIC;
    ShuffleConvs_2_Downs_52_we1 : OUT STD_LOGIC;
    ShuffleConvs_2_Downs_52_d1 : OUT STD_LOGIC_VECTOR (7 downto 0);
    ShuffleConvs_2_Downs_94_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    ShuffleConvs_2_Downs_94_ce0 : OUT STD_LOGIC;
    ShuffleConvs_2_Downs_94_we0 : OUT STD_LOGIC;
    ShuffleConvs_2_Downs_94_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    ShuffleConvs_2_Downs_94_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
    ShuffleConvs_2_Downs_94_address1 : OUT STD_LOGIC_VECTOR (6 downto 0);
    ShuffleConvs_2_Downs_94_ce1 : OUT STD_LOGIC;
    ShuffleConvs_2_Downs_94_we1 : OUT STD_LOGIC;
    ShuffleConvs_2_Downs_94_d1 : OUT STD_LOGIC_VECTOR (7 downto 0);
    ShuffleConvs_2_Downs_51_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    ShuffleConvs_2_Downs_51_ce0 : OUT STD_LOGIC;
    ShuffleConvs_2_Downs_51_we0 : OUT STD_LOGIC;
    ShuffleConvs_2_Downs_51_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    ShuffleConvs_2_Downs_51_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
    ShuffleConvs_2_Downs_51_address1 : OUT STD_LOGIC_VECTOR (6 downto 0);
    ShuffleConvs_2_Downs_51_ce1 : OUT STD_LOGIC;
    ShuffleConvs_2_Downs_51_we1 : OUT STD_LOGIC;
    ShuffleConvs_2_Downs_51_d1 : OUT STD_LOGIC_VECTOR (7 downto 0);
    ShuffleConvs_2_Downs_83_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    ShuffleConvs_2_Downs_83_ce0 : OUT STD_LOGIC;
    ShuffleConvs_2_Downs_83_we0 : OUT STD_LOGIC;
    ShuffleConvs_2_Downs_83_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    ShuffleConvs_2_Downs_83_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
    ShuffleConvs_2_Downs_83_address1 : OUT STD_LOGIC_VECTOR (6 downto 0);
    ShuffleConvs_2_Downs_83_ce1 : OUT STD_LOGIC;
    ShuffleConvs_2_Downs_83_we1 : OUT STD_LOGIC;
    ShuffleConvs_2_Downs_83_d1 : OUT STD_LOGIC_VECTOR (7 downto 0);
    ShuffleConvs_2_Downs_49_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    ShuffleConvs_2_Downs_49_ce0 : OUT STD_LOGIC;
    ShuffleConvs_2_Downs_49_we0 : OUT STD_LOGIC;
    ShuffleConvs_2_Downs_49_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    ShuffleConvs_2_Downs_49_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
    ShuffleConvs_2_Downs_49_address1 : OUT STD_LOGIC_VECTOR (6 downto 0);
    ShuffleConvs_2_Downs_49_ce1 : OUT STD_LOGIC;
    ShuffleConvs_2_Downs_49_we1 : OUT STD_LOGIC;
    ShuffleConvs_2_Downs_49_d1 : OUT STD_LOGIC_VECTOR (7 downto 0);
    ShuffleConvs_2_Downs_72_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    ShuffleConvs_2_Downs_72_ce0 : OUT STD_LOGIC;
    ShuffleConvs_2_Downs_72_we0 : OUT STD_LOGIC;
    ShuffleConvs_2_Downs_72_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    ShuffleConvs_2_Downs_72_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
    ShuffleConvs_2_Downs_72_address1 : OUT STD_LOGIC_VECTOR (6 downto 0);
    ShuffleConvs_2_Downs_72_ce1 : OUT STD_LOGIC;
    ShuffleConvs_2_Downs_72_we1 : OUT STD_LOGIC;
    ShuffleConvs_2_Downs_72_d1 : OUT STD_LOGIC_VECTOR (7 downto 0);
    ShuffleConvs_2_Downs_48_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    ShuffleConvs_2_Downs_48_ce0 : OUT STD_LOGIC;
    ShuffleConvs_2_Downs_48_we0 : OUT STD_LOGIC;
    ShuffleConvs_2_Downs_48_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    ShuffleConvs_2_Downs_48_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
    ShuffleConvs_2_Downs_48_address1 : OUT STD_LOGIC_VECTOR (6 downto 0);
    ShuffleConvs_2_Downs_48_ce1 : OUT STD_LOGIC;
    ShuffleConvs_2_Downs_48_we1 : OUT STD_LOGIC;
    ShuffleConvs_2_Downs_48_d1 : OUT STD_LOGIC_VECTOR (7 downto 0);
    ShuffleConvs_2_Downs_61_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    ShuffleConvs_2_Downs_61_ce0 : OUT STD_LOGIC;
    ShuffleConvs_2_Downs_61_we0 : OUT STD_LOGIC;
    ShuffleConvs_2_Downs_61_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    ShuffleConvs_2_Downs_61_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
    ShuffleConvs_2_Downs_61_address1 : OUT STD_LOGIC_VECTOR (6 downto 0);
    ShuffleConvs_2_Downs_61_ce1 : OUT STD_LOGIC;
    ShuffleConvs_2_Downs_61_we1 : OUT STD_LOGIC;
    ShuffleConvs_2_Downs_61_d1 : OUT STD_LOGIC_VECTOR (7 downto 0);
    ShuffleConvs_2_Downs_47_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    ShuffleConvs_2_Downs_47_ce0 : OUT STD_LOGIC;
    ShuffleConvs_2_Downs_47_we0 : OUT STD_LOGIC;
    ShuffleConvs_2_Downs_47_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    ShuffleConvs_2_Downs_47_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
    ShuffleConvs_2_Downs_47_address1 : OUT STD_LOGIC_VECTOR (6 downto 0);
    ShuffleConvs_2_Downs_47_ce1 : OUT STD_LOGIC;
    ShuffleConvs_2_Downs_47_we1 : OUT STD_LOGIC;
    ShuffleConvs_2_Downs_47_d1 : OUT STD_LOGIC_VECTOR (7 downto 0);
    ShuffleConvs_2_Downs_50_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    ShuffleConvs_2_Downs_50_ce0 : OUT STD_LOGIC;
    ShuffleConvs_2_Downs_50_we0 : OUT STD_LOGIC;
    ShuffleConvs_2_Downs_50_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    ShuffleConvs_2_Downs_50_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
    ShuffleConvs_2_Downs_50_address1 : OUT STD_LOGIC_VECTOR (6 downto 0);
    ShuffleConvs_2_Downs_50_ce1 : OUT STD_LOGIC;
    ShuffleConvs_2_Downs_50_we1 : OUT STD_LOGIC;
    ShuffleConvs_2_Downs_50_d1 : OUT STD_LOGIC_VECTOR (7 downto 0);
    ShuffleConvs_2_Downs_46_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    ShuffleConvs_2_Downs_46_ce0 : OUT STD_LOGIC;
    ShuffleConvs_2_Downs_46_we0 : OUT STD_LOGIC;
    ShuffleConvs_2_Downs_46_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    ShuffleConvs_2_Downs_46_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
    ShuffleConvs_2_Downs_46_address1 : OUT STD_LOGIC_VECTOR (6 downto 0);
    ShuffleConvs_2_Downs_46_ce1 : OUT STD_LOGIC;
    ShuffleConvs_2_Downs_46_we1 : OUT STD_LOGIC;
    ShuffleConvs_2_Downs_46_d1 : OUT STD_LOGIC_VECTOR (7 downto 0);
    ShuffleConvs_2_Downs_39_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    ShuffleConvs_2_Downs_39_ce0 : OUT STD_LOGIC;
    ShuffleConvs_2_Downs_39_we0 : OUT STD_LOGIC;
    ShuffleConvs_2_Downs_39_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    ShuffleConvs_2_Downs_39_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
    ShuffleConvs_2_Downs_39_address1 : OUT STD_LOGIC_VECTOR (6 downto 0);
    ShuffleConvs_2_Downs_39_ce1 : OUT STD_LOGIC;
    ShuffleConvs_2_Downs_39_we1 : OUT STD_LOGIC;
    ShuffleConvs_2_Downs_39_d1 : OUT STD_LOGIC_VECTOR (7 downto 0);
    ShuffleConvs_2_Downs_45_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    ShuffleConvs_2_Downs_45_ce0 : OUT STD_LOGIC;
    ShuffleConvs_2_Downs_45_we0 : OUT STD_LOGIC;
    ShuffleConvs_2_Downs_45_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    ShuffleConvs_2_Downs_45_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
    ShuffleConvs_2_Downs_45_address1 : OUT STD_LOGIC_VECTOR (6 downto 0);
    ShuffleConvs_2_Downs_45_ce1 : OUT STD_LOGIC;
    ShuffleConvs_2_Downs_45_we1 : OUT STD_LOGIC;
    ShuffleConvs_2_Downs_45_d1 : OUT STD_LOGIC_VECTOR (7 downto 0);
    ShuffleConvs_2_Downs_28_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    ShuffleConvs_2_Downs_28_ce0 : OUT STD_LOGIC;
    ShuffleConvs_2_Downs_28_we0 : OUT STD_LOGIC;
    ShuffleConvs_2_Downs_28_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    ShuffleConvs_2_Downs_28_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
    ShuffleConvs_2_Downs_28_address1 : OUT STD_LOGIC_VECTOR (6 downto 0);
    ShuffleConvs_2_Downs_28_ce1 : OUT STD_LOGIC;
    ShuffleConvs_2_Downs_28_we1 : OUT STD_LOGIC;
    ShuffleConvs_2_Downs_28_d1 : OUT STD_LOGIC_VECTOR (7 downto 0);
    ShuffleConvs_2_Downs_44_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    ShuffleConvs_2_Downs_44_ce0 : OUT STD_LOGIC;
    ShuffleConvs_2_Downs_44_we0 : OUT STD_LOGIC;
    ShuffleConvs_2_Downs_44_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    ShuffleConvs_2_Downs_44_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
    ShuffleConvs_2_Downs_44_address1 : OUT STD_LOGIC_VECTOR (6 downto 0);
    ShuffleConvs_2_Downs_44_ce1 : OUT STD_LOGIC;
    ShuffleConvs_2_Downs_44_we1 : OUT STD_LOGIC;
    ShuffleConvs_2_Downs_44_d1 : OUT STD_LOGIC_VECTOR (7 downto 0);
    ShuffleConvs_2_Downs_17_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    ShuffleConvs_2_Downs_17_ce0 : OUT STD_LOGIC;
    ShuffleConvs_2_Downs_17_we0 : OUT STD_LOGIC;
    ShuffleConvs_2_Downs_17_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    ShuffleConvs_2_Downs_17_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
    ShuffleConvs_2_Downs_17_address1 : OUT STD_LOGIC_VECTOR (6 downto 0);
    ShuffleConvs_2_Downs_17_ce1 : OUT STD_LOGIC;
    ShuffleConvs_2_Downs_17_we1 : OUT STD_LOGIC;
    ShuffleConvs_2_Downs_17_d1 : OUT STD_LOGIC_VECTOR (7 downto 0);
    ShuffleConvs_2_Downs_43_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    ShuffleConvs_2_Downs_43_ce0 : OUT STD_LOGIC;
    ShuffleConvs_2_Downs_43_we0 : OUT STD_LOGIC;
    ShuffleConvs_2_Downs_43_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    ShuffleConvs_2_Downs_43_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
    ShuffleConvs_2_Downs_43_address1 : OUT STD_LOGIC_VECTOR (6 downto 0);
    ShuffleConvs_2_Downs_43_ce1 : OUT STD_LOGIC;
    ShuffleConvs_2_Downs_43_we1 : OUT STD_LOGIC;
    ShuffleConvs_2_Downs_43_d1 : OUT STD_LOGIC_VECTOR (7 downto 0);
    ShuffleConvs_2_Downs_6_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    ShuffleConvs_2_Downs_6_ce0 : OUT STD_LOGIC;
    ShuffleConvs_2_Downs_6_we0 : OUT STD_LOGIC;
    ShuffleConvs_2_Downs_6_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    ShuffleConvs_2_Downs_6_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
    ShuffleConvs_2_Downs_6_address1 : OUT STD_LOGIC_VECTOR (6 downto 0);
    ShuffleConvs_2_Downs_6_ce1 : OUT STD_LOGIC;
    ShuffleConvs_2_Downs_6_we1 : OUT STD_LOGIC;
    ShuffleConvs_2_Downs_6_d1 : OUT STD_LOGIC_VECTOR (7 downto 0);
    ShuffleConvs_2_Downs_42_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    ShuffleConvs_2_Downs_42_ce0 : OUT STD_LOGIC;
    ShuffleConvs_2_Downs_42_we0 : OUT STD_LOGIC;
    ShuffleConvs_2_Downs_42_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    ShuffleConvs_2_Downs_42_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
    ShuffleConvs_2_Downs_42_address1 : OUT STD_LOGIC_VECTOR (6 downto 0);
    ShuffleConvs_2_Downs_42_ce1 : OUT STD_LOGIC;
    ShuffleConvs_2_Downs_42_we1 : OUT STD_LOGIC;
    ShuffleConvs_2_Downs_42_d1 : OUT STD_LOGIC_VECTOR (7 downto 0);
    ShuffleConvs_2_Downs_93_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    ShuffleConvs_2_Downs_93_ce0 : OUT STD_LOGIC;
    ShuffleConvs_2_Downs_93_we0 : OUT STD_LOGIC;
    ShuffleConvs_2_Downs_93_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    ShuffleConvs_2_Downs_93_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
    ShuffleConvs_2_Downs_93_address1 : OUT STD_LOGIC_VECTOR (6 downto 0);
    ShuffleConvs_2_Downs_93_ce1 : OUT STD_LOGIC;
    ShuffleConvs_2_Downs_93_we1 : OUT STD_LOGIC;
    ShuffleConvs_2_Downs_93_d1 : OUT STD_LOGIC_VECTOR (7 downto 0);
    ShuffleConvs_2_Downs_41_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    ShuffleConvs_2_Downs_41_ce0 : OUT STD_LOGIC;
    ShuffleConvs_2_Downs_41_we0 : OUT STD_LOGIC;
    ShuffleConvs_2_Downs_41_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    ShuffleConvs_2_Downs_41_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
    ShuffleConvs_2_Downs_41_address1 : OUT STD_LOGIC_VECTOR (6 downto 0);
    ShuffleConvs_2_Downs_41_ce1 : OUT STD_LOGIC;
    ShuffleConvs_2_Downs_41_we1 : OUT STD_LOGIC;
    ShuffleConvs_2_Downs_41_d1 : OUT STD_LOGIC_VECTOR (7 downto 0);
    ShuffleConvs_2_Downs_92_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    ShuffleConvs_2_Downs_92_ce0 : OUT STD_LOGIC;
    ShuffleConvs_2_Downs_92_we0 : OUT STD_LOGIC;
    ShuffleConvs_2_Downs_92_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    ShuffleConvs_2_Downs_92_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
    ShuffleConvs_2_Downs_92_address1 : OUT STD_LOGIC_VECTOR (6 downto 0);
    ShuffleConvs_2_Downs_92_ce1 : OUT STD_LOGIC;
    ShuffleConvs_2_Downs_92_we1 : OUT STD_LOGIC;
    ShuffleConvs_2_Downs_92_d1 : OUT STD_LOGIC_VECTOR (7 downto 0);
    ShuffleConvs_2_Downs_40_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    ShuffleConvs_2_Downs_40_ce0 : OUT STD_LOGIC;
    ShuffleConvs_2_Downs_40_we0 : OUT STD_LOGIC;
    ShuffleConvs_2_Downs_40_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    ShuffleConvs_2_Downs_40_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
    ShuffleConvs_2_Downs_40_address1 : OUT STD_LOGIC_VECTOR (6 downto 0);
    ShuffleConvs_2_Downs_40_ce1 : OUT STD_LOGIC;
    ShuffleConvs_2_Downs_40_we1 : OUT STD_LOGIC;
    ShuffleConvs_2_Downs_40_d1 : OUT STD_LOGIC_VECTOR (7 downto 0);
    ShuffleConvs_2_Downs_91_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    ShuffleConvs_2_Downs_91_ce0 : OUT STD_LOGIC;
    ShuffleConvs_2_Downs_91_we0 : OUT STD_LOGIC;
    ShuffleConvs_2_Downs_91_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    ShuffleConvs_2_Downs_91_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
    ShuffleConvs_2_Downs_91_address1 : OUT STD_LOGIC_VECTOR (6 downto 0);
    ShuffleConvs_2_Downs_91_ce1 : OUT STD_LOGIC;
    ShuffleConvs_2_Downs_91_we1 : OUT STD_LOGIC;
    ShuffleConvs_2_Downs_91_d1 : OUT STD_LOGIC_VECTOR (7 downto 0);
    ShuffleConvs_2_Downs_38_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    ShuffleConvs_2_Downs_38_ce0 : OUT STD_LOGIC;
    ShuffleConvs_2_Downs_38_we0 : OUT STD_LOGIC;
    ShuffleConvs_2_Downs_38_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    ShuffleConvs_2_Downs_38_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
    ShuffleConvs_2_Downs_38_address1 : OUT STD_LOGIC_VECTOR (6 downto 0);
    ShuffleConvs_2_Downs_38_ce1 : OUT STD_LOGIC;
    ShuffleConvs_2_Downs_38_we1 : OUT STD_LOGIC;
    ShuffleConvs_2_Downs_38_d1 : OUT STD_LOGIC_VECTOR (7 downto 0);
    ShuffleConvs_2_Downs_90_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    ShuffleConvs_2_Downs_90_ce0 : OUT STD_LOGIC;
    ShuffleConvs_2_Downs_90_we0 : OUT STD_LOGIC;
    ShuffleConvs_2_Downs_90_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    ShuffleConvs_2_Downs_90_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
    ShuffleConvs_2_Downs_90_address1 : OUT STD_LOGIC_VECTOR (6 downto 0);
    ShuffleConvs_2_Downs_90_ce1 : OUT STD_LOGIC;
    ShuffleConvs_2_Downs_90_we1 : OUT STD_LOGIC;
    ShuffleConvs_2_Downs_90_d1 : OUT STD_LOGIC_VECTOR (7 downto 0);
    ShuffleConvs_2_Downs_37_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    ShuffleConvs_2_Downs_37_ce0 : OUT STD_LOGIC;
    ShuffleConvs_2_Downs_37_we0 : OUT STD_LOGIC;
    ShuffleConvs_2_Downs_37_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    ShuffleConvs_2_Downs_37_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
    ShuffleConvs_2_Downs_37_address1 : OUT STD_LOGIC_VECTOR (6 downto 0);
    ShuffleConvs_2_Downs_37_ce1 : OUT STD_LOGIC;
    ShuffleConvs_2_Downs_37_we1 : OUT STD_LOGIC;
    ShuffleConvs_2_Downs_37_d1 : OUT STD_LOGIC_VECTOR (7 downto 0);
    ShuffleConvs_2_Downs_89_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    ShuffleConvs_2_Downs_89_ce0 : OUT STD_LOGIC;
    ShuffleConvs_2_Downs_89_we0 : OUT STD_LOGIC;
    ShuffleConvs_2_Downs_89_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    ShuffleConvs_2_Downs_89_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
    ShuffleConvs_2_Downs_89_address1 : OUT STD_LOGIC_VECTOR (6 downto 0);
    ShuffleConvs_2_Downs_89_ce1 : OUT STD_LOGIC;
    ShuffleConvs_2_Downs_89_we1 : OUT STD_LOGIC;
    ShuffleConvs_2_Downs_89_d1 : OUT STD_LOGIC_VECTOR (7 downto 0);
    ShuffleConvs_2_Downs_36_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    ShuffleConvs_2_Downs_36_ce0 : OUT STD_LOGIC;
    ShuffleConvs_2_Downs_36_we0 : OUT STD_LOGIC;
    ShuffleConvs_2_Downs_36_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    ShuffleConvs_2_Downs_36_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
    ShuffleConvs_2_Downs_36_address1 : OUT STD_LOGIC_VECTOR (6 downto 0);
    ShuffleConvs_2_Downs_36_ce1 : OUT STD_LOGIC;
    ShuffleConvs_2_Downs_36_we1 : OUT STD_LOGIC;
    ShuffleConvs_2_Downs_36_d1 : OUT STD_LOGIC_VECTOR (7 downto 0);
    ShuffleConvs_2_Downs_88_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    ShuffleConvs_2_Downs_88_ce0 : OUT STD_LOGIC;
    ShuffleConvs_2_Downs_88_we0 : OUT STD_LOGIC;
    ShuffleConvs_2_Downs_88_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    ShuffleConvs_2_Downs_88_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
    ShuffleConvs_2_Downs_88_address1 : OUT STD_LOGIC_VECTOR (6 downto 0);
    ShuffleConvs_2_Downs_88_ce1 : OUT STD_LOGIC;
    ShuffleConvs_2_Downs_88_we1 : OUT STD_LOGIC;
    ShuffleConvs_2_Downs_88_d1 : OUT STD_LOGIC_VECTOR (7 downto 0);
    ShuffleConvs_2_Downs_35_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    ShuffleConvs_2_Downs_35_ce0 : OUT STD_LOGIC;
    ShuffleConvs_2_Downs_35_we0 : OUT STD_LOGIC;
    ShuffleConvs_2_Downs_35_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    ShuffleConvs_2_Downs_35_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
    ShuffleConvs_2_Downs_35_address1 : OUT STD_LOGIC_VECTOR (6 downto 0);
    ShuffleConvs_2_Downs_35_ce1 : OUT STD_LOGIC;
    ShuffleConvs_2_Downs_35_we1 : OUT STD_LOGIC;
    ShuffleConvs_2_Downs_35_d1 : OUT STD_LOGIC_VECTOR (7 downto 0);
    ShuffleConvs_2_Downs_87_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    ShuffleConvs_2_Downs_87_ce0 : OUT STD_LOGIC;
    ShuffleConvs_2_Downs_87_we0 : OUT STD_LOGIC;
    ShuffleConvs_2_Downs_87_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    ShuffleConvs_2_Downs_87_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
    ShuffleConvs_2_Downs_87_address1 : OUT STD_LOGIC_VECTOR (6 downto 0);
    ShuffleConvs_2_Downs_87_ce1 : OUT STD_LOGIC;
    ShuffleConvs_2_Downs_87_we1 : OUT STD_LOGIC;
    ShuffleConvs_2_Downs_87_d1 : OUT STD_LOGIC_VECTOR (7 downto 0);
    ShuffleConvs_2_Downs_34_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    ShuffleConvs_2_Downs_34_ce0 : OUT STD_LOGIC;
    ShuffleConvs_2_Downs_34_we0 : OUT STD_LOGIC;
    ShuffleConvs_2_Downs_34_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    ShuffleConvs_2_Downs_34_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
    ShuffleConvs_2_Downs_34_address1 : OUT STD_LOGIC_VECTOR (6 downto 0);
    ShuffleConvs_2_Downs_34_ce1 : OUT STD_LOGIC;
    ShuffleConvs_2_Downs_34_we1 : OUT STD_LOGIC;
    ShuffleConvs_2_Downs_34_d1 : OUT STD_LOGIC_VECTOR (7 downto 0);
    ShuffleConvs_2_Downs_86_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    ShuffleConvs_2_Downs_86_ce0 : OUT STD_LOGIC;
    ShuffleConvs_2_Downs_86_we0 : OUT STD_LOGIC;
    ShuffleConvs_2_Downs_86_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    ShuffleConvs_2_Downs_86_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
    ShuffleConvs_2_Downs_86_address1 : OUT STD_LOGIC_VECTOR (6 downto 0);
    ShuffleConvs_2_Downs_86_ce1 : OUT STD_LOGIC;
    ShuffleConvs_2_Downs_86_we1 : OUT STD_LOGIC;
    ShuffleConvs_2_Downs_86_d1 : OUT STD_LOGIC_VECTOR (7 downto 0);
    ShuffleConvs_2_Downs_33_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    ShuffleConvs_2_Downs_33_ce0 : OUT STD_LOGIC;
    ShuffleConvs_2_Downs_33_we0 : OUT STD_LOGIC;
    ShuffleConvs_2_Downs_33_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    ShuffleConvs_2_Downs_33_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
    ShuffleConvs_2_Downs_33_address1 : OUT STD_LOGIC_VECTOR (6 downto 0);
    ShuffleConvs_2_Downs_33_ce1 : OUT STD_LOGIC;
    ShuffleConvs_2_Downs_33_we1 : OUT STD_LOGIC;
    ShuffleConvs_2_Downs_33_d1 : OUT STD_LOGIC_VECTOR (7 downto 0);
    ShuffleConvs_2_Downs_85_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    ShuffleConvs_2_Downs_85_ce0 : OUT STD_LOGIC;
    ShuffleConvs_2_Downs_85_we0 : OUT STD_LOGIC;
    ShuffleConvs_2_Downs_85_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    ShuffleConvs_2_Downs_85_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
    ShuffleConvs_2_Downs_85_address1 : OUT STD_LOGIC_VECTOR (6 downto 0);
    ShuffleConvs_2_Downs_85_ce1 : OUT STD_LOGIC;
    ShuffleConvs_2_Downs_85_we1 : OUT STD_LOGIC;
    ShuffleConvs_2_Downs_85_d1 : OUT STD_LOGIC_VECTOR (7 downto 0);
    ShuffleConvs_2_Downs_32_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    ShuffleConvs_2_Downs_32_ce0 : OUT STD_LOGIC;
    ShuffleConvs_2_Downs_32_we0 : OUT STD_LOGIC;
    ShuffleConvs_2_Downs_32_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    ShuffleConvs_2_Downs_32_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
    ShuffleConvs_2_Downs_32_address1 : OUT STD_LOGIC_VECTOR (6 downto 0);
    ShuffleConvs_2_Downs_32_ce1 : OUT STD_LOGIC;
    ShuffleConvs_2_Downs_32_we1 : OUT STD_LOGIC;
    ShuffleConvs_2_Downs_32_d1 : OUT STD_LOGIC_VECTOR (7 downto 0);
    ShuffleConvs_2_Downs_84_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    ShuffleConvs_2_Downs_84_ce0 : OUT STD_LOGIC;
    ShuffleConvs_2_Downs_84_we0 : OUT STD_LOGIC;
    ShuffleConvs_2_Downs_84_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    ShuffleConvs_2_Downs_84_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
    ShuffleConvs_2_Downs_84_address1 : OUT STD_LOGIC_VECTOR (6 downto 0);
    ShuffleConvs_2_Downs_84_ce1 : OUT STD_LOGIC;
    ShuffleConvs_2_Downs_84_we1 : OUT STD_LOGIC;
    ShuffleConvs_2_Downs_84_d1 : OUT STD_LOGIC_VECTOR (7 downto 0);
    ShuffleConvs_2_Downs_31_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    ShuffleConvs_2_Downs_31_ce0 : OUT STD_LOGIC;
    ShuffleConvs_2_Downs_31_we0 : OUT STD_LOGIC;
    ShuffleConvs_2_Downs_31_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    ShuffleConvs_2_Downs_31_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
    ShuffleConvs_2_Downs_31_address1 : OUT STD_LOGIC_VECTOR (6 downto 0);
    ShuffleConvs_2_Downs_31_ce1 : OUT STD_LOGIC;
    ShuffleConvs_2_Downs_31_we1 : OUT STD_LOGIC;
    ShuffleConvs_2_Downs_31_d1 : OUT STD_LOGIC_VECTOR (7 downto 0);
    ShuffleConvs_2_Downs_82_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    ShuffleConvs_2_Downs_82_ce0 : OUT STD_LOGIC;
    ShuffleConvs_2_Downs_82_we0 : OUT STD_LOGIC;
    ShuffleConvs_2_Downs_82_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    ShuffleConvs_2_Downs_82_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
    ShuffleConvs_2_Downs_82_address1 : OUT STD_LOGIC_VECTOR (6 downto 0);
    ShuffleConvs_2_Downs_82_ce1 : OUT STD_LOGIC;
    ShuffleConvs_2_Downs_82_we1 : OUT STD_LOGIC;
    ShuffleConvs_2_Downs_82_d1 : OUT STD_LOGIC_VECTOR (7 downto 0);
    ShuffleConvs_2_Downs_30_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    ShuffleConvs_2_Downs_30_ce0 : OUT STD_LOGIC;
    ShuffleConvs_2_Downs_30_we0 : OUT STD_LOGIC;
    ShuffleConvs_2_Downs_30_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    ShuffleConvs_2_Downs_30_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
    ShuffleConvs_2_Downs_30_address1 : OUT STD_LOGIC_VECTOR (6 downto 0);
    ShuffleConvs_2_Downs_30_ce1 : OUT STD_LOGIC;
    ShuffleConvs_2_Downs_30_we1 : OUT STD_LOGIC;
    ShuffleConvs_2_Downs_30_d1 : OUT STD_LOGIC_VECTOR (7 downto 0);
    ShuffleConvs_2_Downs_81_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    ShuffleConvs_2_Downs_81_ce0 : OUT STD_LOGIC;
    ShuffleConvs_2_Downs_81_we0 : OUT STD_LOGIC;
    ShuffleConvs_2_Downs_81_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    ShuffleConvs_2_Downs_81_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
    ShuffleConvs_2_Downs_81_address1 : OUT STD_LOGIC_VECTOR (6 downto 0);
    ShuffleConvs_2_Downs_81_ce1 : OUT STD_LOGIC;
    ShuffleConvs_2_Downs_81_we1 : OUT STD_LOGIC;
    ShuffleConvs_2_Downs_81_d1 : OUT STD_LOGIC_VECTOR (7 downto 0);
    ShuffleConvs_2_Downs_29_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    ShuffleConvs_2_Downs_29_ce0 : OUT STD_LOGIC;
    ShuffleConvs_2_Downs_29_we0 : OUT STD_LOGIC;
    ShuffleConvs_2_Downs_29_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    ShuffleConvs_2_Downs_29_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
    ShuffleConvs_2_Downs_29_address1 : OUT STD_LOGIC_VECTOR (6 downto 0);
    ShuffleConvs_2_Downs_29_ce1 : OUT STD_LOGIC;
    ShuffleConvs_2_Downs_29_we1 : OUT STD_LOGIC;
    ShuffleConvs_2_Downs_29_d1 : OUT STD_LOGIC_VECTOR (7 downto 0);
    ShuffleConvs_2_Downs_80_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    ShuffleConvs_2_Downs_80_ce0 : OUT STD_LOGIC;
    ShuffleConvs_2_Downs_80_we0 : OUT STD_LOGIC;
    ShuffleConvs_2_Downs_80_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    ShuffleConvs_2_Downs_80_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
    ShuffleConvs_2_Downs_80_address1 : OUT STD_LOGIC_VECTOR (6 downto 0);
    ShuffleConvs_2_Downs_80_ce1 : OUT STD_LOGIC;
    ShuffleConvs_2_Downs_80_we1 : OUT STD_LOGIC;
    ShuffleConvs_2_Downs_80_d1 : OUT STD_LOGIC_VECTOR (7 downto 0);
    ShuffleConvs_2_Downs_27_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    ShuffleConvs_2_Downs_27_ce0 : OUT STD_LOGIC;
    ShuffleConvs_2_Downs_27_we0 : OUT STD_LOGIC;
    ShuffleConvs_2_Downs_27_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    ShuffleConvs_2_Downs_27_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
    ShuffleConvs_2_Downs_27_address1 : OUT STD_LOGIC_VECTOR (6 downto 0);
    ShuffleConvs_2_Downs_27_ce1 : OUT STD_LOGIC;
    ShuffleConvs_2_Downs_27_we1 : OUT STD_LOGIC;
    ShuffleConvs_2_Downs_27_d1 : OUT STD_LOGIC_VECTOR (7 downto 0);
    ShuffleConvs_2_Downs_79_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    ShuffleConvs_2_Downs_79_ce0 : OUT STD_LOGIC;
    ShuffleConvs_2_Downs_79_we0 : OUT STD_LOGIC;
    ShuffleConvs_2_Downs_79_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    ShuffleConvs_2_Downs_79_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
    ShuffleConvs_2_Downs_79_address1 : OUT STD_LOGIC_VECTOR (6 downto 0);
    ShuffleConvs_2_Downs_79_ce1 : OUT STD_LOGIC;
    ShuffleConvs_2_Downs_79_we1 : OUT STD_LOGIC;
    ShuffleConvs_2_Downs_79_d1 : OUT STD_LOGIC_VECTOR (7 downto 0);
    ShuffleConvs_2_Downs_26_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    ShuffleConvs_2_Downs_26_ce0 : OUT STD_LOGIC;
    ShuffleConvs_2_Downs_26_we0 : OUT STD_LOGIC;
    ShuffleConvs_2_Downs_26_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    ShuffleConvs_2_Downs_26_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
    ShuffleConvs_2_Downs_26_address1 : OUT STD_LOGIC_VECTOR (6 downto 0);
    ShuffleConvs_2_Downs_26_ce1 : OUT STD_LOGIC;
    ShuffleConvs_2_Downs_26_we1 : OUT STD_LOGIC;
    ShuffleConvs_2_Downs_26_d1 : OUT STD_LOGIC_VECTOR (7 downto 0);
    ShuffleConvs_2_Downs_78_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    ShuffleConvs_2_Downs_78_ce0 : OUT STD_LOGIC;
    ShuffleConvs_2_Downs_78_we0 : OUT STD_LOGIC;
    ShuffleConvs_2_Downs_78_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    ShuffleConvs_2_Downs_78_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
    ShuffleConvs_2_Downs_78_address1 : OUT STD_LOGIC_VECTOR (6 downto 0);
    ShuffleConvs_2_Downs_78_ce1 : OUT STD_LOGIC;
    ShuffleConvs_2_Downs_78_we1 : OUT STD_LOGIC;
    ShuffleConvs_2_Downs_78_d1 : OUT STD_LOGIC_VECTOR (7 downto 0);
    ShuffleConvs_2_Downs_25_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    ShuffleConvs_2_Downs_25_ce0 : OUT STD_LOGIC;
    ShuffleConvs_2_Downs_25_we0 : OUT STD_LOGIC;
    ShuffleConvs_2_Downs_25_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    ShuffleConvs_2_Downs_25_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
    ShuffleConvs_2_Downs_25_address1 : OUT STD_LOGIC_VECTOR (6 downto 0);
    ShuffleConvs_2_Downs_25_ce1 : OUT STD_LOGIC;
    ShuffleConvs_2_Downs_25_we1 : OUT STD_LOGIC;
    ShuffleConvs_2_Downs_25_d1 : OUT STD_LOGIC_VECTOR (7 downto 0);
    ShuffleConvs_2_Downs_77_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    ShuffleConvs_2_Downs_77_ce0 : OUT STD_LOGIC;
    ShuffleConvs_2_Downs_77_we0 : OUT STD_LOGIC;
    ShuffleConvs_2_Downs_77_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    ShuffleConvs_2_Downs_77_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
    ShuffleConvs_2_Downs_77_address1 : OUT STD_LOGIC_VECTOR (6 downto 0);
    ShuffleConvs_2_Downs_77_ce1 : OUT STD_LOGIC;
    ShuffleConvs_2_Downs_77_we1 : OUT STD_LOGIC;
    ShuffleConvs_2_Downs_77_d1 : OUT STD_LOGIC_VECTOR (7 downto 0);
    ShuffleConvs_2_Downs_24_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    ShuffleConvs_2_Downs_24_ce0 : OUT STD_LOGIC;
    ShuffleConvs_2_Downs_24_we0 : OUT STD_LOGIC;
    ShuffleConvs_2_Downs_24_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    ShuffleConvs_2_Downs_24_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
    ShuffleConvs_2_Downs_24_address1 : OUT STD_LOGIC_VECTOR (6 downto 0);
    ShuffleConvs_2_Downs_24_ce1 : OUT STD_LOGIC;
    ShuffleConvs_2_Downs_24_we1 : OUT STD_LOGIC;
    ShuffleConvs_2_Downs_24_d1 : OUT STD_LOGIC_VECTOR (7 downto 0);
    ShuffleConvs_2_Downs_76_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    ShuffleConvs_2_Downs_76_ce0 : OUT STD_LOGIC;
    ShuffleConvs_2_Downs_76_we0 : OUT STD_LOGIC;
    ShuffleConvs_2_Downs_76_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    ShuffleConvs_2_Downs_76_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
    ShuffleConvs_2_Downs_76_address1 : OUT STD_LOGIC_VECTOR (6 downto 0);
    ShuffleConvs_2_Downs_76_ce1 : OUT STD_LOGIC;
    ShuffleConvs_2_Downs_76_we1 : OUT STD_LOGIC;
    ShuffleConvs_2_Downs_76_d1 : OUT STD_LOGIC_VECTOR (7 downto 0);
    ShuffleConvs_2_Downs_23_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    ShuffleConvs_2_Downs_23_ce0 : OUT STD_LOGIC;
    ShuffleConvs_2_Downs_23_we0 : OUT STD_LOGIC;
    ShuffleConvs_2_Downs_23_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    ShuffleConvs_2_Downs_23_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
    ShuffleConvs_2_Downs_23_address1 : OUT STD_LOGIC_VECTOR (6 downto 0);
    ShuffleConvs_2_Downs_23_ce1 : OUT STD_LOGIC;
    ShuffleConvs_2_Downs_23_we1 : OUT STD_LOGIC;
    ShuffleConvs_2_Downs_23_d1 : OUT STD_LOGIC_VECTOR (7 downto 0);
    ShuffleConvs_2_Downs_75_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    ShuffleConvs_2_Downs_75_ce0 : OUT STD_LOGIC;
    ShuffleConvs_2_Downs_75_we0 : OUT STD_LOGIC;
    ShuffleConvs_2_Downs_75_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    ShuffleConvs_2_Downs_75_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
    ShuffleConvs_2_Downs_75_address1 : OUT STD_LOGIC_VECTOR (6 downto 0);
    ShuffleConvs_2_Downs_75_ce1 : OUT STD_LOGIC;
    ShuffleConvs_2_Downs_75_we1 : OUT STD_LOGIC;
    ShuffleConvs_2_Downs_75_d1 : OUT STD_LOGIC_VECTOR (7 downto 0);
    ShuffleConvs_2_Downs_22_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    ShuffleConvs_2_Downs_22_ce0 : OUT STD_LOGIC;
    ShuffleConvs_2_Downs_22_we0 : OUT STD_LOGIC;
    ShuffleConvs_2_Downs_22_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    ShuffleConvs_2_Downs_22_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
    ShuffleConvs_2_Downs_22_address1 : OUT STD_LOGIC_VECTOR (6 downto 0);
    ShuffleConvs_2_Downs_22_ce1 : OUT STD_LOGIC;
    ShuffleConvs_2_Downs_22_we1 : OUT STD_LOGIC;
    ShuffleConvs_2_Downs_22_d1 : OUT STD_LOGIC_VECTOR (7 downto 0);
    ShuffleConvs_2_Downs_74_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    ShuffleConvs_2_Downs_74_ce0 : OUT STD_LOGIC;
    ShuffleConvs_2_Downs_74_we0 : OUT STD_LOGIC;
    ShuffleConvs_2_Downs_74_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    ShuffleConvs_2_Downs_74_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
    ShuffleConvs_2_Downs_74_address1 : OUT STD_LOGIC_VECTOR (6 downto 0);
    ShuffleConvs_2_Downs_74_ce1 : OUT STD_LOGIC;
    ShuffleConvs_2_Downs_74_we1 : OUT STD_LOGIC;
    ShuffleConvs_2_Downs_74_d1 : OUT STD_LOGIC_VECTOR (7 downto 0);
    ShuffleConvs_2_Downs_21_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    ShuffleConvs_2_Downs_21_ce0 : OUT STD_LOGIC;
    ShuffleConvs_2_Downs_21_we0 : OUT STD_LOGIC;
    ShuffleConvs_2_Downs_21_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    ShuffleConvs_2_Downs_21_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
    ShuffleConvs_2_Downs_21_address1 : OUT STD_LOGIC_VECTOR (6 downto 0);
    ShuffleConvs_2_Downs_21_ce1 : OUT STD_LOGIC;
    ShuffleConvs_2_Downs_21_we1 : OUT STD_LOGIC;
    ShuffleConvs_2_Downs_21_d1 : OUT STD_LOGIC_VECTOR (7 downto 0);
    ShuffleConvs_2_Downs_73_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    ShuffleConvs_2_Downs_73_ce0 : OUT STD_LOGIC;
    ShuffleConvs_2_Downs_73_we0 : OUT STD_LOGIC;
    ShuffleConvs_2_Downs_73_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    ShuffleConvs_2_Downs_73_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
    ShuffleConvs_2_Downs_73_address1 : OUT STD_LOGIC_VECTOR (6 downto 0);
    ShuffleConvs_2_Downs_73_ce1 : OUT STD_LOGIC;
    ShuffleConvs_2_Downs_73_we1 : OUT STD_LOGIC;
    ShuffleConvs_2_Downs_73_d1 : OUT STD_LOGIC_VECTOR (7 downto 0);
    ShuffleConvs_2_Downs_20_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    ShuffleConvs_2_Downs_20_ce0 : OUT STD_LOGIC;
    ShuffleConvs_2_Downs_20_we0 : OUT STD_LOGIC;
    ShuffleConvs_2_Downs_20_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    ShuffleConvs_2_Downs_20_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
    ShuffleConvs_2_Downs_20_address1 : OUT STD_LOGIC_VECTOR (6 downto 0);
    ShuffleConvs_2_Downs_20_ce1 : OUT STD_LOGIC;
    ShuffleConvs_2_Downs_20_we1 : OUT STD_LOGIC;
    ShuffleConvs_2_Downs_20_d1 : OUT STD_LOGIC_VECTOR (7 downto 0);
    ShuffleConvs_2_Downs_71_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    ShuffleConvs_2_Downs_71_ce0 : OUT STD_LOGIC;
    ShuffleConvs_2_Downs_71_we0 : OUT STD_LOGIC;
    ShuffleConvs_2_Downs_71_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    ShuffleConvs_2_Downs_71_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
    ShuffleConvs_2_Downs_71_address1 : OUT STD_LOGIC_VECTOR (6 downto 0);
    ShuffleConvs_2_Downs_71_ce1 : OUT STD_LOGIC;
    ShuffleConvs_2_Downs_71_we1 : OUT STD_LOGIC;
    ShuffleConvs_2_Downs_71_d1 : OUT STD_LOGIC_VECTOR (7 downto 0);
    ShuffleConvs_2_Downs_19_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    ShuffleConvs_2_Downs_19_ce0 : OUT STD_LOGIC;
    ShuffleConvs_2_Downs_19_we0 : OUT STD_LOGIC;
    ShuffleConvs_2_Downs_19_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    ShuffleConvs_2_Downs_19_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
    ShuffleConvs_2_Downs_19_address1 : OUT STD_LOGIC_VECTOR (6 downto 0);
    ShuffleConvs_2_Downs_19_ce1 : OUT STD_LOGIC;
    ShuffleConvs_2_Downs_19_we1 : OUT STD_LOGIC;
    ShuffleConvs_2_Downs_19_d1 : OUT STD_LOGIC_VECTOR (7 downto 0);
    ShuffleConvs_2_Downs_70_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    ShuffleConvs_2_Downs_70_ce0 : OUT STD_LOGIC;
    ShuffleConvs_2_Downs_70_we0 : OUT STD_LOGIC;
    ShuffleConvs_2_Downs_70_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    ShuffleConvs_2_Downs_70_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
    ShuffleConvs_2_Downs_70_address1 : OUT STD_LOGIC_VECTOR (6 downto 0);
    ShuffleConvs_2_Downs_70_ce1 : OUT STD_LOGIC;
    ShuffleConvs_2_Downs_70_we1 : OUT STD_LOGIC;
    ShuffleConvs_2_Downs_70_d1 : OUT STD_LOGIC_VECTOR (7 downto 0);
    ShuffleConvs_2_Downs_18_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    ShuffleConvs_2_Downs_18_ce0 : OUT STD_LOGIC;
    ShuffleConvs_2_Downs_18_we0 : OUT STD_LOGIC;
    ShuffleConvs_2_Downs_18_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    ShuffleConvs_2_Downs_18_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
    ShuffleConvs_2_Downs_18_address1 : OUT STD_LOGIC_VECTOR (6 downto 0);
    ShuffleConvs_2_Downs_18_ce1 : OUT STD_LOGIC;
    ShuffleConvs_2_Downs_18_we1 : OUT STD_LOGIC;
    ShuffleConvs_2_Downs_18_d1 : OUT STD_LOGIC_VECTOR (7 downto 0);
    ShuffleConvs_2_Downs_69_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    ShuffleConvs_2_Downs_69_ce0 : OUT STD_LOGIC;
    ShuffleConvs_2_Downs_69_we0 : OUT STD_LOGIC;
    ShuffleConvs_2_Downs_69_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    ShuffleConvs_2_Downs_69_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
    ShuffleConvs_2_Downs_69_address1 : OUT STD_LOGIC_VECTOR (6 downto 0);
    ShuffleConvs_2_Downs_69_ce1 : OUT STD_LOGIC;
    ShuffleConvs_2_Downs_69_we1 : OUT STD_LOGIC;
    ShuffleConvs_2_Downs_69_d1 : OUT STD_LOGIC_VECTOR (7 downto 0);
    ShuffleConvs_2_Downs_16_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    ShuffleConvs_2_Downs_16_ce0 : OUT STD_LOGIC;
    ShuffleConvs_2_Downs_16_we0 : OUT STD_LOGIC;
    ShuffleConvs_2_Downs_16_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    ShuffleConvs_2_Downs_16_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
    ShuffleConvs_2_Downs_16_address1 : OUT STD_LOGIC_VECTOR (6 downto 0);
    ShuffleConvs_2_Downs_16_ce1 : OUT STD_LOGIC;
    ShuffleConvs_2_Downs_16_we1 : OUT STD_LOGIC;
    ShuffleConvs_2_Downs_16_d1 : OUT STD_LOGIC_VECTOR (7 downto 0);
    ShuffleConvs_2_Downs_68_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    ShuffleConvs_2_Downs_68_ce0 : OUT STD_LOGIC;
    ShuffleConvs_2_Downs_68_we0 : OUT STD_LOGIC;
    ShuffleConvs_2_Downs_68_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    ShuffleConvs_2_Downs_68_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
    ShuffleConvs_2_Downs_68_address1 : OUT STD_LOGIC_VECTOR (6 downto 0);
    ShuffleConvs_2_Downs_68_ce1 : OUT STD_LOGIC;
    ShuffleConvs_2_Downs_68_we1 : OUT STD_LOGIC;
    ShuffleConvs_2_Downs_68_d1 : OUT STD_LOGIC_VECTOR (7 downto 0);
    ShuffleConvs_2_Downs_15_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    ShuffleConvs_2_Downs_15_ce0 : OUT STD_LOGIC;
    ShuffleConvs_2_Downs_15_we0 : OUT STD_LOGIC;
    ShuffleConvs_2_Downs_15_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    ShuffleConvs_2_Downs_15_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
    ShuffleConvs_2_Downs_15_address1 : OUT STD_LOGIC_VECTOR (6 downto 0);
    ShuffleConvs_2_Downs_15_ce1 : OUT STD_LOGIC;
    ShuffleConvs_2_Downs_15_we1 : OUT STD_LOGIC;
    ShuffleConvs_2_Downs_15_d1 : OUT STD_LOGIC_VECTOR (7 downto 0);
    ShuffleConvs_2_Downs_67_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    ShuffleConvs_2_Downs_67_ce0 : OUT STD_LOGIC;
    ShuffleConvs_2_Downs_67_we0 : OUT STD_LOGIC;
    ShuffleConvs_2_Downs_67_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    ShuffleConvs_2_Downs_67_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
    ShuffleConvs_2_Downs_67_address1 : OUT STD_LOGIC_VECTOR (6 downto 0);
    ShuffleConvs_2_Downs_67_ce1 : OUT STD_LOGIC;
    ShuffleConvs_2_Downs_67_we1 : OUT STD_LOGIC;
    ShuffleConvs_2_Downs_67_d1 : OUT STD_LOGIC_VECTOR (7 downto 0);
    ShuffleConvs_2_Downs_14_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    ShuffleConvs_2_Downs_14_ce0 : OUT STD_LOGIC;
    ShuffleConvs_2_Downs_14_we0 : OUT STD_LOGIC;
    ShuffleConvs_2_Downs_14_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    ShuffleConvs_2_Downs_14_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
    ShuffleConvs_2_Downs_14_address1 : OUT STD_LOGIC_VECTOR (6 downto 0);
    ShuffleConvs_2_Downs_14_ce1 : OUT STD_LOGIC;
    ShuffleConvs_2_Downs_14_we1 : OUT STD_LOGIC;
    ShuffleConvs_2_Downs_14_d1 : OUT STD_LOGIC_VECTOR (7 downto 0);
    ShuffleConvs_2_Downs_66_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    ShuffleConvs_2_Downs_66_ce0 : OUT STD_LOGIC;
    ShuffleConvs_2_Downs_66_we0 : OUT STD_LOGIC;
    ShuffleConvs_2_Downs_66_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    ShuffleConvs_2_Downs_66_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
    ShuffleConvs_2_Downs_66_address1 : OUT STD_LOGIC_VECTOR (6 downto 0);
    ShuffleConvs_2_Downs_66_ce1 : OUT STD_LOGIC;
    ShuffleConvs_2_Downs_66_we1 : OUT STD_LOGIC;
    ShuffleConvs_2_Downs_66_d1 : OUT STD_LOGIC_VECTOR (7 downto 0);
    ShuffleConvs_2_Downs_13_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    ShuffleConvs_2_Downs_13_ce0 : OUT STD_LOGIC;
    ShuffleConvs_2_Downs_13_we0 : OUT STD_LOGIC;
    ShuffleConvs_2_Downs_13_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    ShuffleConvs_2_Downs_13_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
    ShuffleConvs_2_Downs_13_address1 : OUT STD_LOGIC_VECTOR (6 downto 0);
    ShuffleConvs_2_Downs_13_ce1 : OUT STD_LOGIC;
    ShuffleConvs_2_Downs_13_we1 : OUT STD_LOGIC;
    ShuffleConvs_2_Downs_13_d1 : OUT STD_LOGIC_VECTOR (7 downto 0);
    ShuffleConvs_2_Downs_65_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    ShuffleConvs_2_Downs_65_ce0 : OUT STD_LOGIC;
    ShuffleConvs_2_Downs_65_we0 : OUT STD_LOGIC;
    ShuffleConvs_2_Downs_65_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    ShuffleConvs_2_Downs_65_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
    ShuffleConvs_2_Downs_65_address1 : OUT STD_LOGIC_VECTOR (6 downto 0);
    ShuffleConvs_2_Downs_65_ce1 : OUT STD_LOGIC;
    ShuffleConvs_2_Downs_65_we1 : OUT STD_LOGIC;
    ShuffleConvs_2_Downs_65_d1 : OUT STD_LOGIC_VECTOR (7 downto 0);
    ShuffleConvs_2_Downs_12_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    ShuffleConvs_2_Downs_12_ce0 : OUT STD_LOGIC;
    ShuffleConvs_2_Downs_12_we0 : OUT STD_LOGIC;
    ShuffleConvs_2_Downs_12_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    ShuffleConvs_2_Downs_12_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
    ShuffleConvs_2_Downs_12_address1 : OUT STD_LOGIC_VECTOR (6 downto 0);
    ShuffleConvs_2_Downs_12_ce1 : OUT STD_LOGIC;
    ShuffleConvs_2_Downs_12_we1 : OUT STD_LOGIC;
    ShuffleConvs_2_Downs_12_d1 : OUT STD_LOGIC_VECTOR (7 downto 0);
    ShuffleConvs_2_Downs_64_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    ShuffleConvs_2_Downs_64_ce0 : OUT STD_LOGIC;
    ShuffleConvs_2_Downs_64_we0 : OUT STD_LOGIC;
    ShuffleConvs_2_Downs_64_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    ShuffleConvs_2_Downs_64_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
    ShuffleConvs_2_Downs_64_address1 : OUT STD_LOGIC_VECTOR (6 downto 0);
    ShuffleConvs_2_Downs_64_ce1 : OUT STD_LOGIC;
    ShuffleConvs_2_Downs_64_we1 : OUT STD_LOGIC;
    ShuffleConvs_2_Downs_64_d1 : OUT STD_LOGIC_VECTOR (7 downto 0);
    ShuffleConvs_2_Downs_11_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    ShuffleConvs_2_Downs_11_ce0 : OUT STD_LOGIC;
    ShuffleConvs_2_Downs_11_we0 : OUT STD_LOGIC;
    ShuffleConvs_2_Downs_11_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    ShuffleConvs_2_Downs_11_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
    ShuffleConvs_2_Downs_11_address1 : OUT STD_LOGIC_VECTOR (6 downto 0);
    ShuffleConvs_2_Downs_11_ce1 : OUT STD_LOGIC;
    ShuffleConvs_2_Downs_11_we1 : OUT STD_LOGIC;
    ShuffleConvs_2_Downs_11_d1 : OUT STD_LOGIC_VECTOR (7 downto 0);
    ShuffleConvs_2_Downs_63_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    ShuffleConvs_2_Downs_63_ce0 : OUT STD_LOGIC;
    ShuffleConvs_2_Downs_63_we0 : OUT STD_LOGIC;
    ShuffleConvs_2_Downs_63_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    ShuffleConvs_2_Downs_63_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
    ShuffleConvs_2_Downs_63_address1 : OUT STD_LOGIC_VECTOR (6 downto 0);
    ShuffleConvs_2_Downs_63_ce1 : OUT STD_LOGIC;
    ShuffleConvs_2_Downs_63_we1 : OUT STD_LOGIC;
    ShuffleConvs_2_Downs_63_d1 : OUT STD_LOGIC_VECTOR (7 downto 0);
    ShuffleConvs_2_Downs_10_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    ShuffleConvs_2_Downs_10_ce0 : OUT STD_LOGIC;
    ShuffleConvs_2_Downs_10_we0 : OUT STD_LOGIC;
    ShuffleConvs_2_Downs_10_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    ShuffleConvs_2_Downs_10_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
    ShuffleConvs_2_Downs_10_address1 : OUT STD_LOGIC_VECTOR (6 downto 0);
    ShuffleConvs_2_Downs_10_ce1 : OUT STD_LOGIC;
    ShuffleConvs_2_Downs_10_we1 : OUT STD_LOGIC;
    ShuffleConvs_2_Downs_10_d1 : OUT STD_LOGIC_VECTOR (7 downto 0);
    ShuffleConvs_2_Downs_62_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    ShuffleConvs_2_Downs_62_ce0 : OUT STD_LOGIC;
    ShuffleConvs_2_Downs_62_we0 : OUT STD_LOGIC;
    ShuffleConvs_2_Downs_62_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    ShuffleConvs_2_Downs_62_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
    ShuffleConvs_2_Downs_62_address1 : OUT STD_LOGIC_VECTOR (6 downto 0);
    ShuffleConvs_2_Downs_62_ce1 : OUT STD_LOGIC;
    ShuffleConvs_2_Downs_62_we1 : OUT STD_LOGIC;
    ShuffleConvs_2_Downs_62_d1 : OUT STD_LOGIC_VECTOR (7 downto 0);
    ShuffleConvs_2_Downs_9_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    ShuffleConvs_2_Downs_9_ce0 : OUT STD_LOGIC;
    ShuffleConvs_2_Downs_9_we0 : OUT STD_LOGIC;
    ShuffleConvs_2_Downs_9_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    ShuffleConvs_2_Downs_9_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
    ShuffleConvs_2_Downs_9_address1 : OUT STD_LOGIC_VECTOR (6 downto 0);
    ShuffleConvs_2_Downs_9_ce1 : OUT STD_LOGIC;
    ShuffleConvs_2_Downs_9_we1 : OUT STD_LOGIC;
    ShuffleConvs_2_Downs_9_d1 : OUT STD_LOGIC_VECTOR (7 downto 0);
    ShuffleConvs_2_Downs_60_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    ShuffleConvs_2_Downs_60_ce0 : OUT STD_LOGIC;
    ShuffleConvs_2_Downs_60_we0 : OUT STD_LOGIC;
    ShuffleConvs_2_Downs_60_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    ShuffleConvs_2_Downs_60_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
    ShuffleConvs_2_Downs_60_address1 : OUT STD_LOGIC_VECTOR (6 downto 0);
    ShuffleConvs_2_Downs_60_ce1 : OUT STD_LOGIC;
    ShuffleConvs_2_Downs_60_we1 : OUT STD_LOGIC;
    ShuffleConvs_2_Downs_60_d1 : OUT STD_LOGIC_VECTOR (7 downto 0);
    ShuffleConvs_2_Downs_8_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    ShuffleConvs_2_Downs_8_ce0 : OUT STD_LOGIC;
    ShuffleConvs_2_Downs_8_we0 : OUT STD_LOGIC;
    ShuffleConvs_2_Downs_8_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    ShuffleConvs_2_Downs_8_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
    ShuffleConvs_2_Downs_8_address1 : OUT STD_LOGIC_VECTOR (6 downto 0);
    ShuffleConvs_2_Downs_8_ce1 : OUT STD_LOGIC;
    ShuffleConvs_2_Downs_8_we1 : OUT STD_LOGIC;
    ShuffleConvs_2_Downs_8_d1 : OUT STD_LOGIC_VECTOR (7 downto 0);
    ShuffleConvs_2_Downs_59_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    ShuffleConvs_2_Downs_59_ce0 : OUT STD_LOGIC;
    ShuffleConvs_2_Downs_59_we0 : OUT STD_LOGIC;
    ShuffleConvs_2_Downs_59_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    ShuffleConvs_2_Downs_59_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
    ShuffleConvs_2_Downs_59_address1 : OUT STD_LOGIC_VECTOR (6 downto 0);
    ShuffleConvs_2_Downs_59_ce1 : OUT STD_LOGIC;
    ShuffleConvs_2_Downs_59_we1 : OUT STD_LOGIC;
    ShuffleConvs_2_Downs_59_d1 : OUT STD_LOGIC_VECTOR (7 downto 0);
    ShuffleConvs_2_Downs_7_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    ShuffleConvs_2_Downs_7_ce0 : OUT STD_LOGIC;
    ShuffleConvs_2_Downs_7_we0 : OUT STD_LOGIC;
    ShuffleConvs_2_Downs_7_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    ShuffleConvs_2_Downs_7_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
    ShuffleConvs_2_Downs_7_address1 : OUT STD_LOGIC_VECTOR (6 downto 0);
    ShuffleConvs_2_Downs_7_ce1 : OUT STD_LOGIC;
    ShuffleConvs_2_Downs_7_we1 : OUT STD_LOGIC;
    ShuffleConvs_2_Downs_7_d1 : OUT STD_LOGIC_VECTOR (7 downto 0);
    ShuffleConvs_2_Downs_58_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    ShuffleConvs_2_Downs_58_ce0 : OUT STD_LOGIC;
    ShuffleConvs_2_Downs_58_we0 : OUT STD_LOGIC;
    ShuffleConvs_2_Downs_58_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    ShuffleConvs_2_Downs_58_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
    ShuffleConvs_2_Downs_58_address1 : OUT STD_LOGIC_VECTOR (6 downto 0);
    ShuffleConvs_2_Downs_58_ce1 : OUT STD_LOGIC;
    ShuffleConvs_2_Downs_58_we1 : OUT STD_LOGIC;
    ShuffleConvs_2_Downs_58_d1 : OUT STD_LOGIC_VECTOR (7 downto 0);
    ShuffleConvs_2_Downs_5_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    ShuffleConvs_2_Downs_5_ce0 : OUT STD_LOGIC;
    ShuffleConvs_2_Downs_5_we0 : OUT STD_LOGIC;
    ShuffleConvs_2_Downs_5_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    ShuffleConvs_2_Downs_5_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
    ShuffleConvs_2_Downs_5_address1 : OUT STD_LOGIC_VECTOR (6 downto 0);
    ShuffleConvs_2_Downs_5_ce1 : OUT STD_LOGIC;
    ShuffleConvs_2_Downs_5_we1 : OUT STD_LOGIC;
    ShuffleConvs_2_Downs_5_d1 : OUT STD_LOGIC_VECTOR (7 downto 0);
    ShuffleConvs_2_Downs_57_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    ShuffleConvs_2_Downs_57_ce0 : OUT STD_LOGIC;
    ShuffleConvs_2_Downs_57_we0 : OUT STD_LOGIC;
    ShuffleConvs_2_Downs_57_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    ShuffleConvs_2_Downs_57_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
    ShuffleConvs_2_Downs_57_address1 : OUT STD_LOGIC_VECTOR (6 downto 0);
    ShuffleConvs_2_Downs_57_ce1 : OUT STD_LOGIC;
    ShuffleConvs_2_Downs_57_we1 : OUT STD_LOGIC;
    ShuffleConvs_2_Downs_57_d1 : OUT STD_LOGIC_VECTOR (7 downto 0);
    ShuffleConvs_2_Downs_4_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    ShuffleConvs_2_Downs_4_ce0 : OUT STD_LOGIC;
    ShuffleConvs_2_Downs_4_we0 : OUT STD_LOGIC;
    ShuffleConvs_2_Downs_4_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    ShuffleConvs_2_Downs_4_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
    ShuffleConvs_2_Downs_4_address1 : OUT STD_LOGIC_VECTOR (6 downto 0);
    ShuffleConvs_2_Downs_4_ce1 : OUT STD_LOGIC;
    ShuffleConvs_2_Downs_4_we1 : OUT STD_LOGIC;
    ShuffleConvs_2_Downs_4_d1 : OUT STD_LOGIC_VECTOR (7 downto 0);
    ShuffleConvs_2_Downs_56_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    ShuffleConvs_2_Downs_56_ce0 : OUT STD_LOGIC;
    ShuffleConvs_2_Downs_56_we0 : OUT STD_LOGIC;
    ShuffleConvs_2_Downs_56_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    ShuffleConvs_2_Downs_56_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
    ShuffleConvs_2_Downs_56_address1 : OUT STD_LOGIC_VECTOR (6 downto 0);
    ShuffleConvs_2_Downs_56_ce1 : OUT STD_LOGIC;
    ShuffleConvs_2_Downs_56_we1 : OUT STD_LOGIC;
    ShuffleConvs_2_Downs_56_d1 : OUT STD_LOGIC_VECTOR (7 downto 0);
    ShuffleConvs_2_Downs_3_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    ShuffleConvs_2_Downs_3_ce0 : OUT STD_LOGIC;
    ShuffleConvs_2_Downs_3_we0 : OUT STD_LOGIC;
    ShuffleConvs_2_Downs_3_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    ShuffleConvs_2_Downs_3_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
    ShuffleConvs_2_Downs_3_address1 : OUT STD_LOGIC_VECTOR (6 downto 0);
    ShuffleConvs_2_Downs_3_ce1 : OUT STD_LOGIC;
    ShuffleConvs_2_Downs_3_we1 : OUT STD_LOGIC;
    ShuffleConvs_2_Downs_3_d1 : OUT STD_LOGIC_VECTOR (7 downto 0);
    ShuffleConvs_2_Downs_55_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    ShuffleConvs_2_Downs_55_ce0 : OUT STD_LOGIC;
    ShuffleConvs_2_Downs_55_we0 : OUT STD_LOGIC;
    ShuffleConvs_2_Downs_55_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    ShuffleConvs_2_Downs_55_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
    ShuffleConvs_2_Downs_55_address1 : OUT STD_LOGIC_VECTOR (6 downto 0);
    ShuffleConvs_2_Downs_55_ce1 : OUT STD_LOGIC;
    ShuffleConvs_2_Downs_55_we1 : OUT STD_LOGIC;
    ShuffleConvs_2_Downs_55_d1 : OUT STD_LOGIC_VECTOR (7 downto 0);
    ShuffleConvs_2_Downs_2_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    ShuffleConvs_2_Downs_2_ce0 : OUT STD_LOGIC;
    ShuffleConvs_2_Downs_2_we0 : OUT STD_LOGIC;
    ShuffleConvs_2_Downs_2_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    ShuffleConvs_2_Downs_2_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
    ShuffleConvs_2_Downs_2_address1 : OUT STD_LOGIC_VECTOR (6 downto 0);
    ShuffleConvs_2_Downs_2_ce1 : OUT STD_LOGIC;
    ShuffleConvs_2_Downs_2_we1 : OUT STD_LOGIC;
    ShuffleConvs_2_Downs_2_d1 : OUT STD_LOGIC_VECTOR (7 downto 0);
    ShuffleConvs_2_Downs_54_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    ShuffleConvs_2_Downs_54_ce0 : OUT STD_LOGIC;
    ShuffleConvs_2_Downs_54_we0 : OUT STD_LOGIC;
    ShuffleConvs_2_Downs_54_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    ShuffleConvs_2_Downs_54_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
    ShuffleConvs_2_Downs_54_address1 : OUT STD_LOGIC_VECTOR (6 downto 0);
    ShuffleConvs_2_Downs_54_ce1 : OUT STD_LOGIC;
    ShuffleConvs_2_Downs_54_we1 : OUT STD_LOGIC;
    ShuffleConvs_2_Downs_54_d1 : OUT STD_LOGIC_VECTOR (7 downto 0);
    ShuffleConvs_2_Downs_1_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    ShuffleConvs_2_Downs_1_ce0 : OUT STD_LOGIC;
    ShuffleConvs_2_Downs_1_we0 : OUT STD_LOGIC;
    ShuffleConvs_2_Downs_1_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    ShuffleConvs_2_Downs_1_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
    ShuffleConvs_2_Downs_1_address1 : OUT STD_LOGIC_VECTOR (6 downto 0);
    ShuffleConvs_2_Downs_1_ce1 : OUT STD_LOGIC;
    ShuffleConvs_2_Downs_1_we1 : OUT STD_LOGIC;
    ShuffleConvs_2_Downs_1_d1 : OUT STD_LOGIC_VECTOR (7 downto 0);
    ShuffleConvs_2_Downs_53_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    ShuffleConvs_2_Downs_53_ce0 : OUT STD_LOGIC;
    ShuffleConvs_2_Downs_53_we0 : OUT STD_LOGIC;
    ShuffleConvs_2_Downs_53_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    ShuffleConvs_2_Downs_53_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
    ShuffleConvs_2_Downs_53_address1 : OUT STD_LOGIC_VECTOR (6 downto 0);
    ShuffleConvs_2_Downs_53_ce1 : OUT STD_LOGIC;
    ShuffleConvs_2_Downs_53_we1 : OUT STD_LOGIC;
    ShuffleConvs_2_Downs_53_d1 : OUT STD_LOGIC_VECTOR (7 downto 0);
    ShuffleConvs_2_Downs_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    ShuffleConvs_2_Downs_ce0 : OUT STD_LOGIC;
    ShuffleConvs_2_Downs_we0 : OUT STD_LOGIC;
    ShuffleConvs_2_Downs_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    ShuffleConvs_2_Downs_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
    ShuffleConvs_2_Downs_address1 : OUT STD_LOGIC_VECTOR (6 downto 0);
    ShuffleConvs_2_Downs_ce1 : OUT STD_LOGIC;
    ShuffleConvs_2_Downs_we1 : OUT STD_LOGIC;
    ShuffleConvs_2_Downs_d1 : OUT STD_LOGIC_VECTOR (7 downto 0) );
end;


architecture behav of subconv_1x1_8p_p is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_state1 : STD_LOGIC_VECTOR (40 downto 0) := "00000000000000000000000000000000000000001";
    constant ap_ST_fsm_pp0_stage0 : STD_LOGIC_VECTOR (40 downto 0) := "00000000000000000000000000000000000000010";
    constant ap_ST_fsm_state5 : STD_LOGIC_VECTOR (40 downto 0) := "00000000000000000000000000000000000000100";
    constant ap_ST_fsm_state6 : STD_LOGIC_VECTOR (40 downto 0) := "00000000000000000000000000000000000001000";
    constant ap_ST_fsm_state7 : STD_LOGIC_VECTOR (40 downto 0) := "00000000000000000000000000000000000010000";
    constant ap_ST_fsm_state8 : STD_LOGIC_VECTOR (40 downto 0) := "00000000000000000000000000000000000100000";
    constant ap_ST_fsm_state9 : STD_LOGIC_VECTOR (40 downto 0) := "00000000000000000000000000000000001000000";
    constant ap_ST_fsm_state10 : STD_LOGIC_VECTOR (40 downto 0) := "00000000000000000000000000000000010000000";
    constant ap_ST_fsm_state11 : STD_LOGIC_VECTOR (40 downto 0) := "00000000000000000000000000000000100000000";
    constant ap_ST_fsm_state12 : STD_LOGIC_VECTOR (40 downto 0) := "00000000000000000000000000000001000000000";
    constant ap_ST_fsm_state13 : STD_LOGIC_VECTOR (40 downto 0) := "00000000000000000000000000000010000000000";
    constant ap_ST_fsm_state14 : STD_LOGIC_VECTOR (40 downto 0) := "00000000000000000000000000000100000000000";
    constant ap_ST_fsm_state15 : STD_LOGIC_VECTOR (40 downto 0) := "00000000000000000000000000001000000000000";
    constant ap_ST_fsm_state16 : STD_LOGIC_VECTOR (40 downto 0) := "00000000000000000000000000010000000000000";
    constant ap_ST_fsm_state17 : STD_LOGIC_VECTOR (40 downto 0) := "00000000000000000000000000100000000000000";
    constant ap_ST_fsm_state18 : STD_LOGIC_VECTOR (40 downto 0) := "00000000000000000000000001000000000000000";
    constant ap_ST_fsm_state19 : STD_LOGIC_VECTOR (40 downto 0) := "00000000000000000000000010000000000000000";
    constant ap_ST_fsm_state20 : STD_LOGIC_VECTOR (40 downto 0) := "00000000000000000000000100000000000000000";
    constant ap_ST_fsm_state21 : STD_LOGIC_VECTOR (40 downto 0) := "00000000000000000000001000000000000000000";
    constant ap_ST_fsm_state22 : STD_LOGIC_VECTOR (40 downto 0) := "00000000000000000000010000000000000000000";
    constant ap_ST_fsm_state23 : STD_LOGIC_VECTOR (40 downto 0) := "00000000000000000000100000000000000000000";
    constant ap_ST_fsm_state24 : STD_LOGIC_VECTOR (40 downto 0) := "00000000000000000001000000000000000000000";
    constant ap_ST_fsm_state25 : STD_LOGIC_VECTOR (40 downto 0) := "00000000000000000010000000000000000000000";
    constant ap_ST_fsm_state26 : STD_LOGIC_VECTOR (40 downto 0) := "00000000000000000100000000000000000000000";
    constant ap_ST_fsm_state27 : STD_LOGIC_VECTOR (40 downto 0) := "00000000000000001000000000000000000000000";
    constant ap_ST_fsm_state28 : STD_LOGIC_VECTOR (40 downto 0) := "00000000000000010000000000000000000000000";
    constant ap_ST_fsm_state29 : STD_LOGIC_VECTOR (40 downto 0) := "00000000000000100000000000000000000000000";
    constant ap_ST_fsm_state30 : STD_LOGIC_VECTOR (40 downto 0) := "00000000000001000000000000000000000000000";
    constant ap_ST_fsm_state31 : STD_LOGIC_VECTOR (40 downto 0) := "00000000000010000000000000000000000000000";
    constant ap_ST_fsm_state32 : STD_LOGIC_VECTOR (40 downto 0) := "00000000000100000000000000000000000000000";
    constant ap_ST_fsm_state33 : STD_LOGIC_VECTOR (40 downto 0) := "00000000001000000000000000000000000000000";
    constant ap_ST_fsm_state34 : STD_LOGIC_VECTOR (40 downto 0) := "00000000010000000000000000000000000000000";
    constant ap_ST_fsm_state35 : STD_LOGIC_VECTOR (40 downto 0) := "00000000100000000000000000000000000000000";
    constant ap_ST_fsm_state36 : STD_LOGIC_VECTOR (40 downto 0) := "00000001000000000000000000000000000000000";
    constant ap_ST_fsm_state37 : STD_LOGIC_VECTOR (40 downto 0) := "00000010000000000000000000000000000000000";
    constant ap_ST_fsm_state38 : STD_LOGIC_VECTOR (40 downto 0) := "00000100000000000000000000000000000000000";
    constant ap_ST_fsm_state39 : STD_LOGIC_VECTOR (40 downto 0) := "00001000000000000000000000000000000000000";
    constant ap_ST_fsm_state40 : STD_LOGIC_VECTOR (40 downto 0) := "00010000000000000000000000000000000000000";
    constant ap_ST_fsm_state41 : STD_LOGIC_VECTOR (40 downto 0) := "00100000000000000000000000000000000000000";
    constant ap_ST_fsm_pp1_stage0 : STD_LOGIC_VECTOR (40 downto 0) := "01000000000000000000000000000000000000000";
    constant ap_ST_fsm_state46 : STD_LOGIC_VECTOR (40 downto 0) := "10000000000000000000000000000000000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_lv32_7 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000111";
    constant ap_const_lv32_10 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010000";
    constant ap_const_lv32_19 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011001";
    constant ap_const_lv32_22 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100010";
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv32_3 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000011";
    constant ap_const_lv32_4 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000100";
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv32_5 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000101";
    constant ap_const_lv32_C : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001100";
    constant ap_const_lv32_D : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001101";
    constant ap_const_lv32_E : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001110";
    constant ap_const_lv32_15 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010101";
    constant ap_const_lv32_16 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010110";
    constant ap_const_lv32_17 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010111";
    constant ap_const_lv32_1E : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011110";
    constant ap_const_lv32_1F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011111";
    constant ap_const_lv32_20 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100000";
    constant ap_const_lv32_27 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100111";
    constant ap_const_lv32_8 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001000";
    constant ap_const_lv32_9 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001001";
    constant ap_const_lv32_A : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001010";
    constant ap_const_lv32_B : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001011";
    constant ap_const_lv32_11 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010001";
    constant ap_const_lv32_12 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010010";
    constant ap_const_lv32_13 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010011";
    constant ap_const_lv32_14 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010100";
    constant ap_const_lv32_1A : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011010";
    constant ap_const_lv32_1B : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011011";
    constant ap_const_lv32_1C : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011100";
    constant ap_const_lv32_1D : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011101";
    constant ap_const_lv32_23 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100011";
    constant ap_const_lv32_24 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100100";
    constant ap_const_lv32_25 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100101";
    constant ap_const_lv32_26 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100110";
    constant ap_const_lv13_0 : STD_LOGIC_VECTOR (12 downto 0) := "0000000000000";
    constant ap_const_lv7_0 : STD_LOGIC_VECTOR (6 downto 0) := "0000000";
    constant ap_const_lv8_0 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    constant ap_const_lv4_1 : STD_LOGIC_VECTOR (3 downto 0) := "0001";
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";
    constant ap_const_lv7_5E : STD_LOGIC_VECTOR (6 downto 0) := "1011110";
    constant ap_const_lv7_5D : STD_LOGIC_VECTOR (6 downto 0) := "1011101";
    constant ap_const_lv7_5C : STD_LOGIC_VECTOR (6 downto 0) := "1011100";
    constant ap_const_lv7_5B : STD_LOGIC_VECTOR (6 downto 0) := "1011011";
    constant ap_const_lv7_5A : STD_LOGIC_VECTOR (6 downto 0) := "1011010";
    constant ap_const_lv7_59 : STD_LOGIC_VECTOR (6 downto 0) := "1011001";
    constant ap_const_lv7_58 : STD_LOGIC_VECTOR (6 downto 0) := "1011000";
    constant ap_const_lv7_57 : STD_LOGIC_VECTOR (6 downto 0) := "1010111";
    constant ap_const_lv7_56 : STD_LOGIC_VECTOR (6 downto 0) := "1010110";
    constant ap_const_lv7_55 : STD_LOGIC_VECTOR (6 downto 0) := "1010101";
    constant ap_const_lv7_54 : STD_LOGIC_VECTOR (6 downto 0) := "1010100";
    constant ap_const_lv7_53 : STD_LOGIC_VECTOR (6 downto 0) := "1010011";
    constant ap_const_lv7_52 : STD_LOGIC_VECTOR (6 downto 0) := "1010010";
    constant ap_const_lv7_51 : STD_LOGIC_VECTOR (6 downto 0) := "1010001";
    constant ap_const_lv7_50 : STD_LOGIC_VECTOR (6 downto 0) := "1010000";
    constant ap_const_lv7_4F : STD_LOGIC_VECTOR (6 downto 0) := "1001111";
    constant ap_const_lv7_4E : STD_LOGIC_VECTOR (6 downto 0) := "1001110";
    constant ap_const_lv7_4D : STD_LOGIC_VECTOR (6 downto 0) := "1001101";
    constant ap_const_lv7_4C : STD_LOGIC_VECTOR (6 downto 0) := "1001100";
    constant ap_const_lv7_4B : STD_LOGIC_VECTOR (6 downto 0) := "1001011";
    constant ap_const_lv7_4A : STD_LOGIC_VECTOR (6 downto 0) := "1001010";
    constant ap_const_lv7_49 : STD_LOGIC_VECTOR (6 downto 0) := "1001001";
    constant ap_const_lv7_48 : STD_LOGIC_VECTOR (6 downto 0) := "1001000";
    constant ap_const_lv7_47 : STD_LOGIC_VECTOR (6 downto 0) := "1000111";
    constant ap_const_lv7_46 : STD_LOGIC_VECTOR (6 downto 0) := "1000110";
    constant ap_const_lv7_45 : STD_LOGIC_VECTOR (6 downto 0) := "1000101";
    constant ap_const_lv7_44 : STD_LOGIC_VECTOR (6 downto 0) := "1000100";
    constant ap_const_lv7_43 : STD_LOGIC_VECTOR (6 downto 0) := "1000011";
    constant ap_const_lv7_42 : STD_LOGIC_VECTOR (6 downto 0) := "1000010";
    constant ap_const_lv7_41 : STD_LOGIC_VECTOR (6 downto 0) := "1000001";
    constant ap_const_lv7_40 : STD_LOGIC_VECTOR (6 downto 0) := "1000000";
    constant ap_const_lv7_3F : STD_LOGIC_VECTOR (6 downto 0) := "0111111";
    constant ap_const_lv7_3E : STD_LOGIC_VECTOR (6 downto 0) := "0111110";
    constant ap_const_lv7_3D : STD_LOGIC_VECTOR (6 downto 0) := "0111101";
    constant ap_const_lv7_3C : STD_LOGIC_VECTOR (6 downto 0) := "0111100";
    constant ap_const_lv7_3B : STD_LOGIC_VECTOR (6 downto 0) := "0111011";
    constant ap_const_lv7_3A : STD_LOGIC_VECTOR (6 downto 0) := "0111010";
    constant ap_const_lv7_39 : STD_LOGIC_VECTOR (6 downto 0) := "0111001";
    constant ap_const_lv7_38 : STD_LOGIC_VECTOR (6 downto 0) := "0111000";
    constant ap_const_lv7_37 : STD_LOGIC_VECTOR (6 downto 0) := "0110111";
    constant ap_const_lv7_36 : STD_LOGIC_VECTOR (6 downto 0) := "0110110";
    constant ap_const_lv7_35 : STD_LOGIC_VECTOR (6 downto 0) := "0110101";
    constant ap_const_lv7_34 : STD_LOGIC_VECTOR (6 downto 0) := "0110100";
    constant ap_const_lv7_33 : STD_LOGIC_VECTOR (6 downto 0) := "0110011";
    constant ap_const_lv7_32 : STD_LOGIC_VECTOR (6 downto 0) := "0110010";
    constant ap_const_lv7_31 : STD_LOGIC_VECTOR (6 downto 0) := "0110001";
    constant ap_const_lv7_30 : STD_LOGIC_VECTOR (6 downto 0) := "0110000";
    constant ap_const_lv7_2F : STD_LOGIC_VECTOR (6 downto 0) := "0101111";
    constant ap_const_lv7_2E : STD_LOGIC_VECTOR (6 downto 0) := "0101110";
    constant ap_const_lv7_2D : STD_LOGIC_VECTOR (6 downto 0) := "0101101";
    constant ap_const_lv7_2C : STD_LOGIC_VECTOR (6 downto 0) := "0101100";
    constant ap_const_lv7_2B : STD_LOGIC_VECTOR (6 downto 0) := "0101011";
    constant ap_const_lv7_2A : STD_LOGIC_VECTOR (6 downto 0) := "0101010";
    constant ap_const_lv7_29 : STD_LOGIC_VECTOR (6 downto 0) := "0101001";
    constant ap_const_lv7_28 : STD_LOGIC_VECTOR (6 downto 0) := "0101000";
    constant ap_const_lv7_27 : STD_LOGIC_VECTOR (6 downto 0) := "0100111";
    constant ap_const_lv7_26 : STD_LOGIC_VECTOR (6 downto 0) := "0100110";
    constant ap_const_lv7_25 : STD_LOGIC_VECTOR (6 downto 0) := "0100101";
    constant ap_const_lv7_24 : STD_LOGIC_VECTOR (6 downto 0) := "0100100";
    constant ap_const_lv7_23 : STD_LOGIC_VECTOR (6 downto 0) := "0100011";
    constant ap_const_lv7_22 : STD_LOGIC_VECTOR (6 downto 0) := "0100010";
    constant ap_const_lv7_21 : STD_LOGIC_VECTOR (6 downto 0) := "0100001";
    constant ap_const_lv7_20 : STD_LOGIC_VECTOR (6 downto 0) := "0100000";
    constant ap_const_lv7_1F : STD_LOGIC_VECTOR (6 downto 0) := "0011111";
    constant ap_const_lv7_1E : STD_LOGIC_VECTOR (6 downto 0) := "0011110";
    constant ap_const_lv7_1D : STD_LOGIC_VECTOR (6 downto 0) := "0011101";
    constant ap_const_lv7_1C : STD_LOGIC_VECTOR (6 downto 0) := "0011100";
    constant ap_const_lv7_1B : STD_LOGIC_VECTOR (6 downto 0) := "0011011";
    constant ap_const_lv7_1A : STD_LOGIC_VECTOR (6 downto 0) := "0011010";
    constant ap_const_lv7_19 : STD_LOGIC_VECTOR (6 downto 0) := "0011001";
    constant ap_const_lv7_18 : STD_LOGIC_VECTOR (6 downto 0) := "0011000";
    constant ap_const_lv7_17 : STD_LOGIC_VECTOR (6 downto 0) := "0010111";
    constant ap_const_lv7_16 : STD_LOGIC_VECTOR (6 downto 0) := "0010110";
    constant ap_const_lv7_15 : STD_LOGIC_VECTOR (6 downto 0) := "0010101";
    constant ap_const_lv7_14 : STD_LOGIC_VECTOR (6 downto 0) := "0010100";
    constant ap_const_lv7_13 : STD_LOGIC_VECTOR (6 downto 0) := "0010011";
    constant ap_const_lv7_12 : STD_LOGIC_VECTOR (6 downto 0) := "0010010";
    constant ap_const_lv7_11 : STD_LOGIC_VECTOR (6 downto 0) := "0010001";
    constant ap_const_lv7_10 : STD_LOGIC_VECTOR (6 downto 0) := "0010000";
    constant ap_const_lv7_F : STD_LOGIC_VECTOR (6 downto 0) := "0001111";
    constant ap_const_lv7_E : STD_LOGIC_VECTOR (6 downto 0) := "0001110";
    constant ap_const_lv7_D : STD_LOGIC_VECTOR (6 downto 0) := "0001101";
    constant ap_const_lv7_C : STD_LOGIC_VECTOR (6 downto 0) := "0001100";
    constant ap_const_lv7_B : STD_LOGIC_VECTOR (6 downto 0) := "0001011";
    constant ap_const_lv7_A : STD_LOGIC_VECTOR (6 downto 0) := "0001010";
    constant ap_const_lv7_9 : STD_LOGIC_VECTOR (6 downto 0) := "0001001";
    constant ap_const_lv7_8 : STD_LOGIC_VECTOR (6 downto 0) := "0001000";
    constant ap_const_lv7_7 : STD_LOGIC_VECTOR (6 downto 0) := "0000111";
    constant ap_const_lv7_6 : STD_LOGIC_VECTOR (6 downto 0) := "0000110";
    constant ap_const_lv7_5 : STD_LOGIC_VECTOR (6 downto 0) := "0000101";
    constant ap_const_lv7_4 : STD_LOGIC_VECTOR (6 downto 0) := "0000100";
    constant ap_const_lv7_3 : STD_LOGIC_VECTOR (6 downto 0) := "0000011";
    constant ap_const_lv7_2 : STD_LOGIC_VECTOR (6 downto 0) := "0000010";
    constant ap_const_lv7_1 : STD_LOGIC_VECTOR (6 downto 0) := "0000001";
    constant ap_const_lv32_6 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000110";
    constant ap_const_lv32_F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001111";
    constant ap_const_lv32_18 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011000";
    constant ap_const_lv32_21 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100001";
    constant ap_const_lv13_1800 : STD_LOGIC_VECTOR (12 downto 0) := "1100000000000";
    constant ap_const_lv13_1 : STD_LOGIC_VECTOR (12 downto 0) := "0000000000001";
    constant ap_const_lv8_40 : STD_LOGIC_VECTOR (7 downto 0) := "01000000";
    constant ap_const_lv8_1 : STD_LOGIC_VECTOR (7 downto 0) := "00000001";
    constant ap_const_lv4_9 : STD_LOGIC_VECTOR (3 downto 0) := "1001";
    constant ap_const_lv3_0 : STD_LOGIC_VECTOR (2 downto 0) := "000";
    constant ap_const_lv7_60 : STD_LOGIC_VECTOR (6 downto 0) := "1100000";
    constant ap_const_lv32_28 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000101000";

    signal ap_CS_fsm : STD_LOGIC_VECTOR (40 downto 0) := "00000000000000000000000000000000000000001";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_state1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state1 : signal is "none";
    signal indvar_flatten1_reg_4820 : STD_LOGIC_VECTOR (12 downto 0);
    signal co_reg_4831 : STD_LOGIC_VECTOR (6 downto 0);
    signal indvar_flatten_reg_4843 : STD_LOGIC_VECTOR (7 downto 0);
    signal h_reg_4854 : STD_LOGIC_VECTOR (3 downto 0);
    signal w_reg_4866 : STD_LOGIC_VECTOR (3 downto 0);
    signal indvar_flatten2_reg_5018 : STD_LOGIC_VECTOR (12 downto 0);
    signal co9_reg_5029 : STD_LOGIC_VECTOR (6 downto 0);
    signal indvar_flatten3_reg_5041 : STD_LOGIC_VECTOR (7 downto 0);
    signal h11_reg_5052 : STD_LOGIC_VECTOR (3 downto 0);
    signal w11_reg_5064 : STD_LOGIC_VECTOR (3 downto 0);
    signal reg_5256 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_CS_fsm_state10 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state10 : signal is "none";
    signal ap_CS_fsm_state19 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state19 : signal is "none";
    signal ap_CS_fsm_state28 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state28 : signal is "none";
    signal ap_CS_fsm_state37 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state37 : signal is "none";
    signal exitcond_flatten1_fu_5272_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal exitcond_flatten1_reg_8342 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_pp0_stage0 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage0 : signal is "none";
    signal ap_block_state2_pp0_stage0_iter0 : BOOLEAN;
    signal ap_block_state3_pp0_stage0_iter1 : BOOLEAN;
    signal ap_block_state4_pp0_stage0_iter2 : BOOLEAN;
    signal ap_block_pp0_stage0_flag00011001 : BOOLEAN;
    signal ap_reg_pp0_iter1_exitcond_flatten1_reg_8342 : STD_LOGIC_VECTOR (0 downto 0);
    signal indvar_flatten_next1_fu_5278_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal ap_enable_reg_pp0_iter0 : STD_LOGIC := '0';
    signal exitcond_flatten_fu_5284_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal exitcond_flatten_reg_8351 : STD_LOGIC_VECTOR (0 downto 0);
    signal indvar_flatten_next_fu_5296_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal co_cast_mid2_v_fu_5317_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal co_cast_mid2_v_reg_8364 : STD_LOGIC_VECTOR (6 downto 0);
    signal ap_enable_reg_pp0_iter1 : STD_LOGIC := '0';
    signal w_mid2_fu_5357_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal w_mid2_reg_8369 : STD_LOGIC_VECTOR (3 downto 0);
    signal h_cast_mid2_fu_5365_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal h_cast_mid2_reg_8375 : STD_LOGIC_VECTOR (3 downto 0);
    signal w_7_fu_5510_p2 : STD_LOGIC_VECTOR (3 downto 0);
    signal ap_enable_reg_pp0_iter2 : STD_LOGIC := '0';
    signal h1_cast_cast1_fu_5515_p1 : STD_LOGIC_VECTOR (6 downto 0);
    signal h1_cast_cast1_reg_8392 : STD_LOGIC_VECTOR (6 downto 0);
    signal ap_CS_fsm_state6 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state6 : signal is "none";
    signal h1_cast_cast_fu_5519_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal h1_cast_cast_reg_8397 : STD_LOGIC_VECTOR (10 downto 0);
    signal tmp_148_fu_5547_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_148_reg_8402 : STD_LOGIC_VECTOR (7 downto 0);
    signal w2_cast_cast1_fu_5559_p1 : STD_LOGIC_VECTOR (6 downto 0);
    signal w2_cast_cast1_reg_8410 : STD_LOGIC_VECTOR (6 downto 0);
    signal ap_CS_fsm_state7 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state7 : signal is "none";
    signal w2_cast_cast2_fu_5563_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal w2_cast_cast2_reg_8415 : STD_LOGIC_VECTOR (14 downto 0);
    signal ShuffleConvs_2_Downs_383_reg_8420 : STD_LOGIC_VECTOR (6 downto 0);
    signal ShuffleConvs_2_Downs_384_reg_8425 : STD_LOGIC_VECTOR (6 downto 0);
    signal ShuffleConvs_2_Downs_385_reg_8430 : STD_LOGIC_VECTOR (6 downto 0);
    signal ShuffleConvs_2_Downs_386_reg_8435 : STD_LOGIC_VECTOR (6 downto 0);
    signal ShuffleConvs_2_Downs_387_reg_8440 : STD_LOGIC_VECTOR (6 downto 0);
    signal ShuffleConvs_2_Downs_388_reg_8445 : STD_LOGIC_VECTOR (6 downto 0);
    signal ShuffleConvs_2_Downs_389_reg_8450 : STD_LOGIC_VECTOR (6 downto 0);
    signal ShuffleConvs_2_Downs_390_reg_8455 : STD_LOGIC_VECTOR (6 downto 0);
    signal ShuffleConvs_2_Downs_391_reg_8460 : STD_LOGIC_VECTOR (6 downto 0);
    signal ShuffleConvs_2_Downs_392_reg_8465 : STD_LOGIC_VECTOR (6 downto 0);
    signal ShuffleConvs_2_Downs_393_reg_8470 : STD_LOGIC_VECTOR (6 downto 0);
    signal ShuffleConvs_2_Downs_394_reg_8475 : STD_LOGIC_VECTOR (6 downto 0);
    signal ShuffleConvs_2_Downs_395_reg_8480 : STD_LOGIC_VECTOR (6 downto 0);
    signal ShuffleConvs_2_Downs_396_reg_8485 : STD_LOGIC_VECTOR (6 downto 0);
    signal ShuffleConvs_2_Downs_397_reg_8490 : STD_LOGIC_VECTOR (6 downto 0);
    signal ShuffleConvs_2_Downs_398_reg_8495 : STD_LOGIC_VECTOR (6 downto 0);
    signal ShuffleConvs_2_Downs_399_reg_8500 : STD_LOGIC_VECTOR (6 downto 0);
    signal ShuffleConvs_2_Downs_400_reg_8505 : STD_LOGIC_VECTOR (6 downto 0);
    signal ShuffleConvs_2_Downs_401_reg_8510 : STD_LOGIC_VECTOR (6 downto 0);
    signal ShuffleConvs_2_Downs_402_reg_8515 : STD_LOGIC_VECTOR (6 downto 0);
    signal ShuffleConvs_2_Downs_403_reg_8520 : STD_LOGIC_VECTOR (6 downto 0);
    signal ShuffleConvs_2_Downs_404_reg_8525 : STD_LOGIC_VECTOR (6 downto 0);
    signal ShuffleConvs_2_Downs_405_reg_8530 : STD_LOGIC_VECTOR (6 downto 0);
    signal ShuffleConvs_2_Downs_406_reg_8535 : STD_LOGIC_VECTOR (6 downto 0);
    signal h_7_fu_5610_p2 : STD_LOGIC_VECTOR (3 downto 0);
    signal exitcond4_fu_5604_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal input_V_addr_reg_8548 : STD_LOGIC_VECTOR (13 downto 0);
    signal ap_CS_fsm_state8 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state8 : signal is "none";
    signal weight_0_V_addr_reg_8553 : STD_LOGIC_VECTOR (6 downto 0);
    signal weight_1_V_addr_reg_8558 : STD_LOGIC_VECTOR (6 downto 0);
    signal weight_2_V_addr_reg_8563 : STD_LOGIC_VECTOR (6 downto 0);
    signal weight_3_V_addr_reg_8568 : STD_LOGIC_VECTOR (6 downto 0);
    signal weight_4_V_addr_reg_8573 : STD_LOGIC_VECTOR (6 downto 0);
    signal weight_5_V_addr_reg_8578 : STD_LOGIC_VECTOR (6 downto 0);
    signal weight_6_V_addr_reg_8583 : STD_LOGIC_VECTOR (6 downto 0);
    signal weight_7_V_addr_reg_8588 : STD_LOGIC_VECTOR (6 downto 0);
    signal weight_8_V_addr_reg_8593 : STD_LOGIC_VECTOR (6 downto 0);
    signal weight_9_V_addr_reg_8598 : STD_LOGIC_VECTOR (6 downto 0);
    signal weight_10_V_addr_reg_8603 : STD_LOGIC_VECTOR (6 downto 0);
    signal weight_11_V_addr_reg_8608 : STD_LOGIC_VECTOR (6 downto 0);
    signal weight_48_V_addr_reg_8613 : STD_LOGIC_VECTOR (6 downto 0);
    signal weight_49_V_addr_reg_8618 : STD_LOGIC_VECTOR (6 downto 0);
    signal weight_50_V_addr_reg_8623 : STD_LOGIC_VECTOR (6 downto 0);
    signal weight_51_V_addr_reg_8628 : STD_LOGIC_VECTOR (6 downto 0);
    signal weight_52_V_addr_reg_8633 : STD_LOGIC_VECTOR (6 downto 0);
    signal weight_53_V_addr_reg_8638 : STD_LOGIC_VECTOR (6 downto 0);
    signal weight_54_V_addr_reg_8643 : STD_LOGIC_VECTOR (6 downto 0);
    signal weight_55_V_addr_reg_8648 : STD_LOGIC_VECTOR (6 downto 0);
    signal weight_56_V_addr_reg_8653 : STD_LOGIC_VECTOR (6 downto 0);
    signal weight_57_V_addr_reg_8658 : STD_LOGIC_VECTOR (6 downto 0);
    signal weight_58_V_addr_reg_8663 : STD_LOGIC_VECTOR (6 downto 0);
    signal weight_59_V_addr_reg_8668 : STD_LOGIC_VECTOR (6 downto 0);
    signal ci_1_fu_5739_p2 : STD_LOGIC_VECTOR (6 downto 0);
    signal ci_1_reg_8676 : STD_LOGIC_VECTOR (6 downto 0);
    signal w_8_fu_5745_p2 : STD_LOGIC_VECTOR (3 downto 0);
    signal exitcond8_fu_5733_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal h4_cast_cast1_fu_6111_p1 : STD_LOGIC_VECTOR (6 downto 0);
    signal h4_cast_cast1_reg_8686 : STD_LOGIC_VECTOR (6 downto 0);
    signal ap_CS_fsm_state15 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state15 : signal is "none";
    signal h4_cast_cast_fu_6115_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal h4_cast_cast_reg_8691 : STD_LOGIC_VECTOR (10 downto 0);
    signal tmp_151_fu_6143_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_151_reg_8696 : STD_LOGIC_VECTOR (7 downto 0);
    signal w5_cast_cast1_fu_6155_p1 : STD_LOGIC_VECTOR (6 downto 0);
    signal w5_cast_cast1_reg_8704 : STD_LOGIC_VECTOR (6 downto 0);
    signal ap_CS_fsm_state16 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state16 : signal is "none";
    signal w5_cast_cast2_fu_6159_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal w5_cast_cast2_reg_8709 : STD_LOGIC_VECTOR (14 downto 0);
    signal ShuffleConvs_2_Downs_431_reg_8714 : STD_LOGIC_VECTOR (6 downto 0);
    signal ShuffleConvs_2_Downs_432_reg_8719 : STD_LOGIC_VECTOR (6 downto 0);
    signal ShuffleConvs_2_Downs_433_reg_8724 : STD_LOGIC_VECTOR (6 downto 0);
    signal ShuffleConvs_2_Downs_434_reg_8729 : STD_LOGIC_VECTOR (6 downto 0);
    signal ShuffleConvs_2_Downs_435_reg_8734 : STD_LOGIC_VECTOR (6 downto 0);
    signal ShuffleConvs_2_Downs_436_reg_8739 : STD_LOGIC_VECTOR (6 downto 0);
    signal ShuffleConvs_2_Downs_437_reg_8744 : STD_LOGIC_VECTOR (6 downto 0);
    signal ShuffleConvs_2_Downs_438_reg_8749 : STD_LOGIC_VECTOR (6 downto 0);
    signal ShuffleConvs_2_Downs_439_reg_8754 : STD_LOGIC_VECTOR (6 downto 0);
    signal ShuffleConvs_2_Downs_440_reg_8759 : STD_LOGIC_VECTOR (6 downto 0);
    signal ShuffleConvs_2_Downs_441_reg_8764 : STD_LOGIC_VECTOR (6 downto 0);
    signal ShuffleConvs_2_Downs_442_reg_8769 : STD_LOGIC_VECTOR (6 downto 0);
    signal ShuffleConvs_2_Downs_443_reg_8774 : STD_LOGIC_VECTOR (6 downto 0);
    signal ShuffleConvs_2_Downs_444_reg_8779 : STD_LOGIC_VECTOR (6 downto 0);
    signal ShuffleConvs_2_Downs_445_reg_8784 : STD_LOGIC_VECTOR (6 downto 0);
    signal ShuffleConvs_2_Downs_446_reg_8789 : STD_LOGIC_VECTOR (6 downto 0);
    signal ShuffleConvs_2_Downs_447_reg_8794 : STD_LOGIC_VECTOR (6 downto 0);
    signal ShuffleConvs_2_Downs_448_reg_8799 : STD_LOGIC_VECTOR (6 downto 0);
    signal ShuffleConvs_2_Downs_449_reg_8804 : STD_LOGIC_VECTOR (6 downto 0);
    signal ShuffleConvs_2_Downs_450_reg_8809 : STD_LOGIC_VECTOR (6 downto 0);
    signal ShuffleConvs_2_Downs_451_reg_8814 : STD_LOGIC_VECTOR (6 downto 0);
    signal ShuffleConvs_2_Downs_452_reg_8819 : STD_LOGIC_VECTOR (6 downto 0);
    signal ShuffleConvs_2_Downs_453_reg_8824 : STD_LOGIC_VECTOR (6 downto 0);
    signal ShuffleConvs_2_Downs_454_reg_8829 : STD_LOGIC_VECTOR (6 downto 0);
    signal h_9_fu_6206_p2 : STD_LOGIC_VECTOR (3 downto 0);
    signal exitcond7_fu_6200_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal input_V_addr_1_reg_8842 : STD_LOGIC_VECTOR (13 downto 0);
    signal ap_CS_fsm_state17 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state17 : signal is "none";
    signal weight_12_V_addr_reg_8847 : STD_LOGIC_VECTOR (6 downto 0);
    signal weight_13_V_addr_reg_8852 : STD_LOGIC_VECTOR (6 downto 0);
    signal weight_14_V_addr_reg_8857 : STD_LOGIC_VECTOR (6 downto 0);
    signal weight_15_V_addr_reg_8862 : STD_LOGIC_VECTOR (6 downto 0);
    signal weight_16_V_addr_reg_8867 : STD_LOGIC_VECTOR (6 downto 0);
    signal weight_17_V_addr_reg_8872 : STD_LOGIC_VECTOR (6 downto 0);
    signal weight_18_V_addr_reg_8877 : STD_LOGIC_VECTOR (6 downto 0);
    signal weight_19_V_addr_reg_8882 : STD_LOGIC_VECTOR (6 downto 0);
    signal weight_20_V_addr_reg_8887 : STD_LOGIC_VECTOR (6 downto 0);
    signal weight_21_V_addr_reg_8892 : STD_LOGIC_VECTOR (6 downto 0);
    signal weight_22_V_addr_reg_8897 : STD_LOGIC_VECTOR (6 downto 0);
    signal weight_23_V_addr_reg_8902 : STD_LOGIC_VECTOR (6 downto 0);
    signal weight_60_V_addr_reg_8907 : STD_LOGIC_VECTOR (6 downto 0);
    signal weight_61_V_addr_reg_8912 : STD_LOGIC_VECTOR (6 downto 0);
    signal weight_62_V_addr_reg_8917 : STD_LOGIC_VECTOR (6 downto 0);
    signal weight_63_V_addr_reg_8922 : STD_LOGIC_VECTOR (6 downto 0);
    signal weight_64_V_addr_reg_8927 : STD_LOGIC_VECTOR (6 downto 0);
    signal weight_65_V_addr_reg_8932 : STD_LOGIC_VECTOR (6 downto 0);
    signal weight_66_V_addr_reg_8937 : STD_LOGIC_VECTOR (6 downto 0);
    signal weight_67_V_addr_reg_8942 : STD_LOGIC_VECTOR (6 downto 0);
    signal weight_68_V_addr_reg_8947 : STD_LOGIC_VECTOR (6 downto 0);
    signal weight_69_V_addr_reg_8952 : STD_LOGIC_VECTOR (6 downto 0);
    signal weight_70_V_addr_reg_8957 : STD_LOGIC_VECTOR (6 downto 0);
    signal weight_71_V_addr_reg_8962 : STD_LOGIC_VECTOR (6 downto 0);
    signal ci_2_fu_6335_p2 : STD_LOGIC_VECTOR (6 downto 0);
    signal ci_2_reg_8970 : STD_LOGIC_VECTOR (6 downto 0);
    signal w_9_fu_6341_p2 : STD_LOGIC_VECTOR (3 downto 0);
    signal exitcond5_fu_6329_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal h8_cast9_cast1_fu_6707_p1 : STD_LOGIC_VECTOR (6 downto 0);
    signal h8_cast9_cast1_reg_8980 : STD_LOGIC_VECTOR (6 downto 0);
    signal ap_CS_fsm_state24 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state24 : signal is "none";
    signal h8_cast9_cast_fu_6711_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal h8_cast9_cast_reg_8985 : STD_LOGIC_VECTOR (10 downto 0);
    signal tmp_155_fu_6739_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_155_reg_8990 : STD_LOGIC_VECTOR (7 downto 0);
    signal w9_cast8_cast1_fu_6751_p1 : STD_LOGIC_VECTOR (6 downto 0);
    signal w9_cast8_cast1_reg_8998 : STD_LOGIC_VECTOR (6 downto 0);
    signal ap_CS_fsm_state25 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state25 : signal is "none";
    signal w9_cast8_cast2_fu_6755_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal w9_cast8_cast2_reg_9003 : STD_LOGIC_VECTOR (14 downto 0);
    signal ShuffleConvs_2_Downs_479_reg_9008 : STD_LOGIC_VECTOR (6 downto 0);
    signal ShuffleConvs_2_Downs_480_reg_9013 : STD_LOGIC_VECTOR (6 downto 0);
    signal ShuffleConvs_2_Downs_481_reg_9018 : STD_LOGIC_VECTOR (6 downto 0);
    signal ShuffleConvs_2_Downs_482_reg_9023 : STD_LOGIC_VECTOR (6 downto 0);
    signal ShuffleConvs_2_Downs_483_reg_9028 : STD_LOGIC_VECTOR (6 downto 0);
    signal ShuffleConvs_2_Downs_484_reg_9033 : STD_LOGIC_VECTOR (6 downto 0);
    signal ShuffleConvs_2_Downs_485_reg_9038 : STD_LOGIC_VECTOR (6 downto 0);
    signal ShuffleConvs_2_Downs_486_reg_9043 : STD_LOGIC_VECTOR (6 downto 0);
    signal ShuffleConvs_2_Downs_487_reg_9048 : STD_LOGIC_VECTOR (6 downto 0);
    signal ShuffleConvs_2_Downs_488_reg_9053 : STD_LOGIC_VECTOR (6 downto 0);
    signal ShuffleConvs_2_Downs_489_reg_9058 : STD_LOGIC_VECTOR (6 downto 0);
    signal ShuffleConvs_2_Downs_490_reg_9063 : STD_LOGIC_VECTOR (6 downto 0);
    signal ShuffleConvs_2_Downs_491_reg_9068 : STD_LOGIC_VECTOR (6 downto 0);
    signal ShuffleConvs_2_Downs_492_reg_9073 : STD_LOGIC_VECTOR (6 downto 0);
    signal ShuffleConvs_2_Downs_493_reg_9078 : STD_LOGIC_VECTOR (6 downto 0);
    signal ShuffleConvs_2_Downs_494_reg_9083 : STD_LOGIC_VECTOR (6 downto 0);
    signal ShuffleConvs_2_Downs_495_reg_9088 : STD_LOGIC_VECTOR (6 downto 0);
    signal ShuffleConvs_2_Downs_496_reg_9093 : STD_LOGIC_VECTOR (6 downto 0);
    signal ShuffleConvs_2_Downs_497_reg_9098 : STD_LOGIC_VECTOR (6 downto 0);
    signal ShuffleConvs_2_Downs_498_reg_9103 : STD_LOGIC_VECTOR (6 downto 0);
    signal ShuffleConvs_2_Downs_499_reg_9108 : STD_LOGIC_VECTOR (6 downto 0);
    signal ShuffleConvs_2_Downs_500_reg_9113 : STD_LOGIC_VECTOR (6 downto 0);
    signal ShuffleConvs_2_Downs_501_reg_9118 : STD_LOGIC_VECTOR (6 downto 0);
    signal ShuffleConvs_2_Downs_502_reg_9123 : STD_LOGIC_VECTOR (6 downto 0);
    signal h_10_fu_6802_p2 : STD_LOGIC_VECTOR (3 downto 0);
    signal exitcond9_fu_6796_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal input_V_addr_2_reg_9136 : STD_LOGIC_VECTOR (13 downto 0);
    signal ap_CS_fsm_state26 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state26 : signal is "none";
    signal weight_24_V_addr_reg_9141 : STD_LOGIC_VECTOR (6 downto 0);
    signal weight_25_V_addr_reg_9146 : STD_LOGIC_VECTOR (6 downto 0);
    signal weight_26_V_addr_reg_9151 : STD_LOGIC_VECTOR (6 downto 0);
    signal weight_27_V_addr_reg_9156 : STD_LOGIC_VECTOR (6 downto 0);
    signal weight_28_V_addr_reg_9161 : STD_LOGIC_VECTOR (6 downto 0);
    signal weight_29_V_addr_reg_9166 : STD_LOGIC_VECTOR (6 downto 0);
    signal weight_30_V_addr_reg_9171 : STD_LOGIC_VECTOR (6 downto 0);
    signal weight_31_V_addr_reg_9176 : STD_LOGIC_VECTOR (6 downto 0);
    signal weight_32_V_addr_reg_9181 : STD_LOGIC_VECTOR (6 downto 0);
    signal weight_33_V_addr_reg_9186 : STD_LOGIC_VECTOR (6 downto 0);
    signal weight_34_V_addr_reg_9191 : STD_LOGIC_VECTOR (6 downto 0);
    signal weight_35_V_addr_reg_9196 : STD_LOGIC_VECTOR (6 downto 0);
    signal weight_72_V_addr_reg_9201 : STD_LOGIC_VECTOR (6 downto 0);
    signal weight_73_V_addr_reg_9206 : STD_LOGIC_VECTOR (6 downto 0);
    signal weight_74_V_addr_reg_9211 : STD_LOGIC_VECTOR (6 downto 0);
    signal weight_75_V_addr_reg_9216 : STD_LOGIC_VECTOR (6 downto 0);
    signal weight_76_V_addr_reg_9221 : STD_LOGIC_VECTOR (6 downto 0);
    signal weight_77_V_addr_reg_9226 : STD_LOGIC_VECTOR (6 downto 0);
    signal weight_78_V_addr_reg_9231 : STD_LOGIC_VECTOR (6 downto 0);
    signal weight_79_V_addr_reg_9236 : STD_LOGIC_VECTOR (6 downto 0);
    signal weight_80_V_addr_reg_9241 : STD_LOGIC_VECTOR (6 downto 0);
    signal weight_81_V_addr_reg_9246 : STD_LOGIC_VECTOR (6 downto 0);
    signal weight_82_V_addr_reg_9251 : STD_LOGIC_VECTOR (6 downto 0);
    signal weight_83_V_addr_reg_9256 : STD_LOGIC_VECTOR (6 downto 0);
    signal ci_3_fu_6931_p2 : STD_LOGIC_VECTOR (6 downto 0);
    signal ci_3_reg_9264 : STD_LOGIC_VECTOR (6 downto 0);
    signal w_12_fu_6937_p2 : STD_LOGIC_VECTOR (3 downto 0);
    signal exitcond11_fu_6925_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal h9_cast6_cast1_fu_7303_p1 : STD_LOGIC_VECTOR (6 downto 0);
    signal h9_cast6_cast1_reg_9274 : STD_LOGIC_VECTOR (6 downto 0);
    signal ap_CS_fsm_state33 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state33 : signal is "none";
    signal h9_cast6_cast_fu_7307_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal h9_cast6_cast_reg_9279 : STD_LOGIC_VECTOR (10 downto 0);
    signal tmp_167_fu_7335_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_167_reg_9284 : STD_LOGIC_VECTOR (7 downto 0);
    signal exitcond2_fu_7341_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal w10_cast5_cast1_fu_7347_p1 : STD_LOGIC_VECTOR (6 downto 0);
    signal w10_cast5_cast1_reg_9293 : STD_LOGIC_VECTOR (6 downto 0);
    signal ap_CS_fsm_state34 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state34 : signal is "none";
    signal w10_cast5_cast2_fu_7351_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal w10_cast5_cast2_reg_9298 : STD_LOGIC_VECTOR (14 downto 0);
    signal ShuffleConvs_2_Downs_527_reg_9303 : STD_LOGIC_VECTOR (6 downto 0);
    signal ShuffleConvs_2_Downs_528_reg_9308 : STD_LOGIC_VECTOR (6 downto 0);
    signal ShuffleConvs_2_Downs_529_reg_9313 : STD_LOGIC_VECTOR (6 downto 0);
    signal ShuffleConvs_2_Downs_530_reg_9318 : STD_LOGIC_VECTOR (6 downto 0);
    signal ShuffleConvs_2_Downs_531_reg_9323 : STD_LOGIC_VECTOR (6 downto 0);
    signal ShuffleConvs_2_Downs_532_reg_9328 : STD_LOGIC_VECTOR (6 downto 0);
    signal ShuffleConvs_2_Downs_533_reg_9333 : STD_LOGIC_VECTOR (6 downto 0);
    signal ShuffleConvs_2_Downs_534_reg_9338 : STD_LOGIC_VECTOR (6 downto 0);
    signal ShuffleConvs_2_Downs_535_reg_9343 : STD_LOGIC_VECTOR (6 downto 0);
    signal ShuffleConvs_2_Downs_536_reg_9348 : STD_LOGIC_VECTOR (6 downto 0);
    signal ShuffleConvs_2_Downs_537_reg_9353 : STD_LOGIC_VECTOR (6 downto 0);
    signal ShuffleConvs_2_Downs_538_reg_9358 : STD_LOGIC_VECTOR (6 downto 0);
    signal ShuffleConvs_2_Downs_539_reg_9363 : STD_LOGIC_VECTOR (6 downto 0);
    signal ShuffleConvs_2_Downs_540_reg_9368 : STD_LOGIC_VECTOR (6 downto 0);
    signal ShuffleConvs_2_Downs_541_reg_9373 : STD_LOGIC_VECTOR (6 downto 0);
    signal ShuffleConvs_2_Downs_542_reg_9378 : STD_LOGIC_VECTOR (6 downto 0);
    signal ShuffleConvs_2_Downs_543_reg_9383 : STD_LOGIC_VECTOR (6 downto 0);
    signal ShuffleConvs_2_Downs_544_reg_9388 : STD_LOGIC_VECTOR (6 downto 0);
    signal ShuffleConvs_2_Downs_545_reg_9393 : STD_LOGIC_VECTOR (6 downto 0);
    signal ShuffleConvs_2_Downs_546_reg_9398 : STD_LOGIC_VECTOR (6 downto 0);
    signal ShuffleConvs_2_Downs_547_reg_9403 : STD_LOGIC_VECTOR (6 downto 0);
    signal ShuffleConvs_2_Downs_548_reg_9408 : STD_LOGIC_VECTOR (6 downto 0);
    signal ShuffleConvs_2_Downs_549_reg_9413 : STD_LOGIC_VECTOR (6 downto 0);
    signal ShuffleConvs_2_Downs_550_reg_9418 : STD_LOGIC_VECTOR (6 downto 0);
    signal h_1_fu_7398_p2 : STD_LOGIC_VECTOR (3 downto 0);
    signal exitcond10_fu_7392_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal input_V_addr_3_reg_9431 : STD_LOGIC_VECTOR (13 downto 0);
    signal ap_CS_fsm_state35 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state35 : signal is "none";
    signal weight_36_V_addr_reg_9436 : STD_LOGIC_VECTOR (6 downto 0);
    signal weight_37_V_addr_reg_9441 : STD_LOGIC_VECTOR (6 downto 0);
    signal weight_38_V_addr_reg_9446 : STD_LOGIC_VECTOR (6 downto 0);
    signal weight_39_V_addr_reg_9451 : STD_LOGIC_VECTOR (6 downto 0);
    signal weight_40_V_addr_reg_9456 : STD_LOGIC_VECTOR (6 downto 0);
    signal weight_41_V_addr_reg_9461 : STD_LOGIC_VECTOR (6 downto 0);
    signal weight_42_V_addr_reg_9466 : STD_LOGIC_VECTOR (6 downto 0);
    signal weight_43_V_addr_reg_9471 : STD_LOGIC_VECTOR (6 downto 0);
    signal weight_44_V_addr_reg_9476 : STD_LOGIC_VECTOR (6 downto 0);
    signal weight_45_V_addr_reg_9481 : STD_LOGIC_VECTOR (6 downto 0);
    signal weight_46_V_addr_reg_9486 : STD_LOGIC_VECTOR (6 downto 0);
    signal weight_47_V_addr_reg_9491 : STD_LOGIC_VECTOR (6 downto 0);
    signal weight_84_V_addr_reg_9496 : STD_LOGIC_VECTOR (6 downto 0);
    signal weight_85_V_addr_reg_9501 : STD_LOGIC_VECTOR (6 downto 0);
    signal weight_86_V_addr_reg_9506 : STD_LOGIC_VECTOR (6 downto 0);
    signal weight_87_V_addr_reg_9511 : STD_LOGIC_VECTOR (6 downto 0);
    signal weight_88_V_addr_reg_9516 : STD_LOGIC_VECTOR (6 downto 0);
    signal weight_89_V_addr_reg_9521 : STD_LOGIC_VECTOR (6 downto 0);
    signal weight_90_V_addr_reg_9526 : STD_LOGIC_VECTOR (6 downto 0);
    signal weight_91_V_addr_reg_9531 : STD_LOGIC_VECTOR (6 downto 0);
    signal weight_92_V_addr_reg_9536 : STD_LOGIC_VECTOR (6 downto 0);
    signal weight_93_V_addr_reg_9541 : STD_LOGIC_VECTOR (6 downto 0);
    signal weight_94_V_addr_reg_9546 : STD_LOGIC_VECTOR (6 downto 0);
    signal weight_95_V_addr_reg_9551 : STD_LOGIC_VECTOR (6 downto 0);
    signal ci_4_fu_7527_p2 : STD_LOGIC_VECTOR (6 downto 0);
    signal ci_4_reg_9559 : STD_LOGIC_VECTOR (6 downto 0);
    signal w_13_fu_7533_p2 : STD_LOGIC_VECTOR (3 downto 0);
    signal exitcond13_fu_7521_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal exitcond_flatten3_fu_7899_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal exitcond_flatten3_reg_9569 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_pp1_stage0 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp1_stage0 : signal is "none";
    signal ap_block_state42_pp1_stage0_iter0 : BOOLEAN;
    signal ap_block_state43_pp1_stage0_iter1 : BOOLEAN;
    signal ap_block_state44_pp1_stage0_iter2 : BOOLEAN;
    signal ap_block_state45_pp1_stage0_iter3 : BOOLEAN;
    signal ap_block_pp1_stage0_flag00011001 : BOOLEAN;
    signal ap_reg_pp1_iter1_exitcond_flatten3_reg_9569 : STD_LOGIC_VECTOR (0 downto 0);
    signal indvar_flatten_next3_fu_7905_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal ap_enable_reg_pp1_iter0 : STD_LOGIC := '0';
    signal exitcond_flatten2_fu_7911_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal exitcond_flatten2_reg_9578 : STD_LOGIC_VECTOR (0 downto 0);
    signal indvar_flatten_next2_fu_7923_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal co9_mid2_fu_7961_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal co9_mid2_reg_9591 : STD_LOGIC_VECTOR (6 downto 0);
    signal ap_enable_reg_pp1_iter1 : STD_LOGIC := '0';
    signal ap_reg_pp1_iter2_co9_mid2_reg_9591 : STD_LOGIC_VECTOR (6 downto 0);
    signal w12_mid2_fu_7979_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal w12_mid2_reg_9597 : STD_LOGIC_VECTOR (3 downto 0);
    signal h11_cast2_mid2_fu_7987_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal h11_cast2_mid2_reg_9603 : STD_LOGIC_VECTOR (3 downto 0);
    signal ShuffleConvs_2_Downs_575_reg_9610 : STD_LOGIC_VECTOR (6 downto 0);
    signal ShuffleConvs_2_Downs_576_reg_9616 : STD_LOGIC_VECTOR (6 downto 0);
    signal ShuffleConvs_2_Downs_577_reg_9622 : STD_LOGIC_VECTOR (6 downto 0);
    signal ShuffleConvs_2_Downs_578_reg_9628 : STD_LOGIC_VECTOR (6 downto 0);
    signal ShuffleConvs_2_Downs_579_reg_9634 : STD_LOGIC_VECTOR (6 downto 0);
    signal ShuffleConvs_2_Downs_580_reg_9640 : STD_LOGIC_VECTOR (6 downto 0);
    signal ShuffleConvs_2_Downs_581_reg_9646 : STD_LOGIC_VECTOR (6 downto 0);
    signal ShuffleConvs_2_Downs_582_reg_9652 : STD_LOGIC_VECTOR (6 downto 0);
    signal ShuffleConvs_2_Downs_583_reg_9658 : STD_LOGIC_VECTOR (6 downto 0);
    signal ShuffleConvs_2_Downs_584_reg_9664 : STD_LOGIC_VECTOR (6 downto 0);
    signal ShuffleConvs_2_Downs_585_reg_9670 : STD_LOGIC_VECTOR (6 downto 0);
    signal ShuffleConvs_2_Downs_586_reg_9676 : STD_LOGIC_VECTOR (6 downto 0);
    signal ShuffleConvs_2_Downs_587_reg_9682 : STD_LOGIC_VECTOR (6 downto 0);
    signal ShuffleConvs_2_Downs_588_reg_9688 : STD_LOGIC_VECTOR (6 downto 0);
    signal ShuffleConvs_2_Downs_589_reg_9694 : STD_LOGIC_VECTOR (6 downto 0);
    signal ShuffleConvs_2_Downs_590_reg_9700 : STD_LOGIC_VECTOR (6 downto 0);
    signal ShuffleConvs_2_Downs_591_reg_9706 : STD_LOGIC_VECTOR (6 downto 0);
    signal ShuffleConvs_2_Downs_592_reg_9712 : STD_LOGIC_VECTOR (6 downto 0);
    signal ShuffleConvs_2_Downs_593_reg_9718 : STD_LOGIC_VECTOR (6 downto 0);
    signal ShuffleConvs_2_Downs_594_reg_9724 : STD_LOGIC_VECTOR (6 downto 0);
    signal ShuffleConvs_2_Downs_595_reg_9730 : STD_LOGIC_VECTOR (6 downto 0);
    signal ShuffleConvs_2_Downs_596_reg_9736 : STD_LOGIC_VECTOR (6 downto 0);
    signal ShuffleConvs_2_Downs_597_reg_9742 : STD_LOGIC_VECTOR (6 downto 0);
    signal ShuffleConvs_2_Downs_598_reg_9748 : STD_LOGIC_VECTOR (6 downto 0);
    signal ShuffleConvs_2_Downs_599_reg_9754 : STD_LOGIC_VECTOR (6 downto 0);
    signal ShuffleConvs_2_Downs_600_reg_9760 : STD_LOGIC_VECTOR (6 downto 0);
    signal ShuffleConvs_2_Downs_601_reg_9766 : STD_LOGIC_VECTOR (6 downto 0);
    signal ShuffleConvs_2_Downs_602_reg_9772 : STD_LOGIC_VECTOR (6 downto 0);
    signal ShuffleConvs_2_Downs_603_reg_9778 : STD_LOGIC_VECTOR (6 downto 0);
    signal ShuffleConvs_2_Downs_604_reg_9784 : STD_LOGIC_VECTOR (6 downto 0);
    signal ShuffleConvs_2_Downs_605_reg_9790 : STD_LOGIC_VECTOR (6 downto 0);
    signal ShuffleConvs_2_Downs_606_reg_9796 : STD_LOGIC_VECTOR (6 downto 0);
    signal ShuffleConvs_2_Downs_607_reg_9802 : STD_LOGIC_VECTOR (6 downto 0);
    signal ShuffleConvs_2_Downs_608_reg_9808 : STD_LOGIC_VECTOR (6 downto 0);
    signal ShuffleConvs_2_Downs_609_reg_9814 : STD_LOGIC_VECTOR (6 downto 0);
    signal ShuffleConvs_2_Downs_610_reg_9820 : STD_LOGIC_VECTOR (6 downto 0);
    signal ShuffleConvs_2_Downs_611_reg_9826 : STD_LOGIC_VECTOR (6 downto 0);
    signal ShuffleConvs_2_Downs_612_reg_9832 : STD_LOGIC_VECTOR (6 downto 0);
    signal ShuffleConvs_2_Downs_613_reg_9838 : STD_LOGIC_VECTOR (6 downto 0);
    signal ShuffleConvs_2_Downs_614_reg_9844 : STD_LOGIC_VECTOR (6 downto 0);
    signal ShuffleConvs_2_Downs_615_reg_9850 : STD_LOGIC_VECTOR (6 downto 0);
    signal ShuffleConvs_2_Downs_616_reg_9856 : STD_LOGIC_VECTOR (6 downto 0);
    signal ShuffleConvs_2_Downs_617_reg_9862 : STD_LOGIC_VECTOR (6 downto 0);
    signal ShuffleConvs_2_Downs_618_reg_9868 : STD_LOGIC_VECTOR (6 downto 0);
    signal ShuffleConvs_2_Downs_619_reg_9874 : STD_LOGIC_VECTOR (6 downto 0);
    signal ShuffleConvs_2_Downs_620_reg_9880 : STD_LOGIC_VECTOR (6 downto 0);
    signal ShuffleConvs_2_Downs_621_reg_9886 : STD_LOGIC_VECTOR (6 downto 0);
    signal ShuffleConvs_2_Downs_622_reg_9892 : STD_LOGIC_VECTOR (6 downto 0);
    signal ShuffleConvs_2_Downs_623_reg_9898 : STD_LOGIC_VECTOR (6 downto 0);
    signal ShuffleConvs_2_Downs_624_reg_9904 : STD_LOGIC_VECTOR (6 downto 0);
    signal ShuffleConvs_2_Downs_625_reg_9910 : STD_LOGIC_VECTOR (6 downto 0);
    signal ShuffleConvs_2_Downs_626_reg_9916 : STD_LOGIC_VECTOR (6 downto 0);
    signal ShuffleConvs_2_Downs_627_reg_9922 : STD_LOGIC_VECTOR (6 downto 0);
    signal ShuffleConvs_2_Downs_628_reg_9928 : STD_LOGIC_VECTOR (6 downto 0);
    signal ShuffleConvs_2_Downs_629_reg_9934 : STD_LOGIC_VECTOR (6 downto 0);
    signal ShuffleConvs_2_Downs_630_reg_9940 : STD_LOGIC_VECTOR (6 downto 0);
    signal ShuffleConvs_2_Downs_631_reg_9946 : STD_LOGIC_VECTOR (6 downto 0);
    signal ShuffleConvs_2_Downs_632_reg_9952 : STD_LOGIC_VECTOR (6 downto 0);
    signal ShuffleConvs_2_Downs_633_reg_9958 : STD_LOGIC_VECTOR (6 downto 0);
    signal ShuffleConvs_2_Downs_634_reg_9964 : STD_LOGIC_VECTOR (6 downto 0);
    signal ShuffleConvs_2_Downs_635_reg_9970 : STD_LOGIC_VECTOR (6 downto 0);
    signal ShuffleConvs_2_Downs_636_reg_9976 : STD_LOGIC_VECTOR (6 downto 0);
    signal ShuffleConvs_2_Downs_637_reg_9982 : STD_LOGIC_VECTOR (6 downto 0);
    signal ShuffleConvs_2_Downs_638_reg_9988 : STD_LOGIC_VECTOR (6 downto 0);
    signal ShuffleConvs_2_Downs_639_reg_9994 : STD_LOGIC_VECTOR (6 downto 0);
    signal ShuffleConvs_2_Downs_640_reg_10000 : STD_LOGIC_VECTOR (6 downto 0);
    signal ShuffleConvs_2_Downs_641_reg_10006 : STD_LOGIC_VECTOR (6 downto 0);
    signal ShuffleConvs_2_Downs_642_reg_10012 : STD_LOGIC_VECTOR (6 downto 0);
    signal ShuffleConvs_2_Downs_643_reg_10018 : STD_LOGIC_VECTOR (6 downto 0);
    signal ShuffleConvs_2_Downs_644_reg_10024 : STD_LOGIC_VECTOR (6 downto 0);
    signal ShuffleConvs_2_Downs_645_reg_10030 : STD_LOGIC_VECTOR (6 downto 0);
    signal ShuffleConvs_2_Downs_646_reg_10036 : STD_LOGIC_VECTOR (6 downto 0);
    signal ShuffleConvs_2_Downs_647_reg_10042 : STD_LOGIC_VECTOR (6 downto 0);
    signal ShuffleConvs_2_Downs_648_reg_10048 : STD_LOGIC_VECTOR (6 downto 0);
    signal ShuffleConvs_2_Downs_649_reg_10054 : STD_LOGIC_VECTOR (6 downto 0);
    signal ShuffleConvs_2_Downs_650_reg_10060 : STD_LOGIC_VECTOR (6 downto 0);
    signal ShuffleConvs_2_Downs_651_reg_10066 : STD_LOGIC_VECTOR (6 downto 0);
    signal ShuffleConvs_2_Downs_652_reg_10072 : STD_LOGIC_VECTOR (6 downto 0);
    signal ShuffleConvs_2_Downs_653_reg_10078 : STD_LOGIC_VECTOR (6 downto 0);
    signal ShuffleConvs_2_Downs_654_reg_10084 : STD_LOGIC_VECTOR (6 downto 0);
    signal ShuffleConvs_2_Downs_655_reg_10090 : STD_LOGIC_VECTOR (6 downto 0);
    signal ShuffleConvs_2_Downs_656_reg_10096 : STD_LOGIC_VECTOR (6 downto 0);
    signal ShuffleConvs_2_Downs_657_reg_10102 : STD_LOGIC_VECTOR (6 downto 0);
    signal ShuffleConvs_2_Downs_658_reg_10108 : STD_LOGIC_VECTOR (6 downto 0);
    signal ShuffleConvs_2_Downs_659_reg_10114 : STD_LOGIC_VECTOR (6 downto 0);
    signal ShuffleConvs_2_Downs_660_reg_10120 : STD_LOGIC_VECTOR (6 downto 0);
    signal ShuffleConvs_2_Downs_661_reg_10126 : STD_LOGIC_VECTOR (6 downto 0);
    signal ShuffleConvs_2_Downs_662_reg_10132 : STD_LOGIC_VECTOR (6 downto 0);
    signal ShuffleConvs_2_Downs_663_reg_10138 : STD_LOGIC_VECTOR (6 downto 0);
    signal ShuffleConvs_2_Downs_664_reg_10144 : STD_LOGIC_VECTOR (6 downto 0);
    signal ShuffleConvs_2_Downs_665_reg_10150 : STD_LOGIC_VECTOR (6 downto 0);
    signal ShuffleConvs_2_Downs_666_reg_10156 : STD_LOGIC_VECTOR (6 downto 0);
    signal ShuffleConvs_2_Downs_667_reg_10162 : STD_LOGIC_VECTOR (6 downto 0);
    signal ShuffleConvs_2_Downs_668_reg_10168 : STD_LOGIC_VECTOR (6 downto 0);
    signal ShuffleConvs_2_Downs_669_reg_10174 : STD_LOGIC_VECTOR (6 downto 0);
    signal ShuffleConvs_2_Downs_670_reg_10180 : STD_LOGIC_VECTOR (6 downto 0);
    signal w_14_fu_8132_p2 : STD_LOGIC_VECTOR (3 downto 0);
    signal ap_enable_reg_pp1_iter2 : STD_LOGIC := '0';
    signal ap_block_pp0_stage0_flag00011011 : BOOLEAN;
    signal ap_condition_pp0_exit_iter0_state2 : STD_LOGIC;
    signal ap_block_pp1_stage0_flag00011011 : BOOLEAN;
    signal ap_condition_pp1_exit_iter0_state42 : STD_LOGIC;
    signal ap_enable_reg_pp1_iter3 : STD_LOGIC := '0';
    signal grp_MUL_DP_fu_5076_a_V : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_MUL_DP_fu_5076_b_V : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_MUL_DP_fu_5076_ap_return_0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_MUL_DP_fu_5076_ap_return_1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_MUL_DP_fu_5076_ap_ce : STD_LOGIC;
    signal ap_CS_fsm_state11 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state11 : signal is "none";
    signal ap_CS_fsm_state12 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state12 : signal is "none";
    signal ap_CS_fsm_state13 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state13 : signal is "none";
    signal ap_CS_fsm_state14 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state14 : signal is "none";
    signal ap_CS_fsm_state20 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state20 : signal is "none";
    signal ap_CS_fsm_state21 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state21 : signal is "none";
    signal ap_CS_fsm_state22 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state22 : signal is "none";
    signal ap_CS_fsm_state23 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state23 : signal is "none";
    signal ap_CS_fsm_state29 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state29 : signal is "none";
    signal ap_CS_fsm_state30 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state30 : signal is "none";
    signal ap_CS_fsm_state31 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state31 : signal is "none";
    signal ap_CS_fsm_state32 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state32 : signal is "none";
    signal ap_CS_fsm_state38 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state38 : signal is "none";
    signal ap_CS_fsm_state39 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state39 : signal is "none";
    signal ap_CS_fsm_state40 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state40 : signal is "none";
    signal ap_CS_fsm_state41 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state41 : signal is "none";
    signal grp_MUL_DP_fu_5085_a_V : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_MUL_DP_fu_5085_b_V : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_MUL_DP_fu_5085_ap_return_0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_MUL_DP_fu_5085_ap_return_1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_MUL_DP_fu_5085_ap_ce : STD_LOGIC;
    signal grp_MUL_DP_fu_5094_a_V : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_MUL_DP_fu_5094_b_V : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_MUL_DP_fu_5094_ap_return_0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_MUL_DP_fu_5094_ap_return_1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_MUL_DP_fu_5094_ap_ce : STD_LOGIC;
    signal grp_MUL_DP_fu_5103_a_V : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_MUL_DP_fu_5103_b_V : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_MUL_DP_fu_5103_ap_return_0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_MUL_DP_fu_5103_ap_return_1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_MUL_DP_fu_5103_ap_ce : STD_LOGIC;
    signal grp_MUL_DP_fu_5112_a_V : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_MUL_DP_fu_5112_b_V : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_MUL_DP_fu_5112_ap_return_0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_MUL_DP_fu_5112_ap_return_1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_MUL_DP_fu_5112_ap_ce : STD_LOGIC;
    signal grp_MUL_DP_fu_5121_a_V : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_MUL_DP_fu_5121_b_V : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_MUL_DP_fu_5121_ap_return_0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_MUL_DP_fu_5121_ap_return_1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_MUL_DP_fu_5121_ap_ce : STD_LOGIC;
    signal grp_MUL_DP_fu_5130_a_V : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_MUL_DP_fu_5130_b_V : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_MUL_DP_fu_5130_ap_return_0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_MUL_DP_fu_5130_ap_return_1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_MUL_DP_fu_5130_ap_ce : STD_LOGIC;
    signal grp_MUL_DP_fu_5139_a_V : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_MUL_DP_fu_5139_b_V : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_MUL_DP_fu_5139_ap_return_0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_MUL_DP_fu_5139_ap_return_1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_MUL_DP_fu_5139_ap_ce : STD_LOGIC;
    signal grp_MUL_DP_fu_5148_a_V : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_MUL_DP_fu_5148_b_V : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_MUL_DP_fu_5148_ap_return_0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_MUL_DP_fu_5148_ap_return_1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_MUL_DP_fu_5148_ap_ce : STD_LOGIC;
    signal grp_MUL_DP_fu_5157_a_V : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_MUL_DP_fu_5157_b_V : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_MUL_DP_fu_5157_ap_return_0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_MUL_DP_fu_5157_ap_return_1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_MUL_DP_fu_5157_ap_ce : STD_LOGIC;
    signal grp_MUL_DP_fu_5166_a_V : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_MUL_DP_fu_5166_b_V : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_MUL_DP_fu_5166_ap_return_0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_MUL_DP_fu_5166_ap_return_1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_MUL_DP_fu_5166_ap_ce : STD_LOGIC;
    signal grp_MUL_DP_fu_5175_a_V : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_MUL_DP_fu_5175_b_V : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_MUL_DP_fu_5175_ap_return_0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_MUL_DP_fu_5175_ap_return_1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_MUL_DP_fu_5175_ap_ce : STD_LOGIC;
    signal co_phi_fu_4835_p4 : STD_LOGIC_VECTOR (6 downto 0);
    signal ap_block_pp0_stage0_flag00000000 : BOOLEAN;
    signal h_phi_fu_4858_p4 : STD_LOGIC_VECTOR (3 downto 0);
    signal w_phi_fu_4870_p4 : STD_LOGIC_VECTOR (3 downto 0);
    signal h1_reg_4878 : STD_LOGIC_VECTOR (3 downto 0);
    signal ap_CS_fsm_state5 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state5 : signal is "none";
    signal w2_reg_4890 : STD_LOGIC_VECTOR (3 downto 0);
    signal exitcond1_fu_5553_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ci_reg_4902 : STD_LOGIC_VECTOR (6 downto 0);
    signal h4_reg_4913 : STD_LOGIC_VECTOR (3 downto 0);
    signal w5_reg_4925 : STD_LOGIC_VECTOR (3 downto 0);
    signal exitcond3_fu_6149_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ci6_reg_4937 : STD_LOGIC_VECTOR (6 downto 0);
    signal h8_reg_4948 : STD_LOGIC_VECTOR (3 downto 0);
    signal w9_reg_4960 : STD_LOGIC_VECTOR (3 downto 0);
    signal exitcond6_fu_6745_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ci2_reg_4972 : STD_LOGIC_VECTOR (6 downto 0);
    signal h9_reg_4983 : STD_LOGIC_VECTOR (3 downto 0);
    signal w10_reg_4995 : STD_LOGIC_VECTOR (3 downto 0);
    signal ci3_reg_5007 : STD_LOGIC_VECTOR (6 downto 0);
    signal co9_phi_fu_5033_p4 : STD_LOGIC_VECTOR (6 downto 0);
    signal ap_block_pp1_stage0_flag00000000 : BOOLEAN;
    signal h11_phi_fu_5056_p4 : STD_LOGIC_VECTOR (3 downto 0);
    signal w11_phi_fu_5068_p4 : STD_LOGIC_VECTOR (3 downto 0);
    signal co_cast_mid2_fu_5324_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_183_cast_fu_5410_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_190_cast_fu_5576_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_202_cast_fu_5702_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_204_cast_fu_5717_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal ci_cast_fu_5616_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_194_cast_fu_6172_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_216_cast_fu_6298_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_218_cast_fu_6313_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal ci6_cast_fu_6212_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_208_cast_fu_6768_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_227_cast_fu_6894_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_229_cast_fu_6909_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal ci2_cast7_fu_6808_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_219_cast_fu_7364_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_242_cast_fu_7490_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_244_cast_fu_7505_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal ci3_cast4_fu_7404_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_234_cast_fu_8032_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_38_s_fu_7862_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_99_fu_8334_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_38_9_fu_7832_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_38_8_fu_7802_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_38_7_fu_7772_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_38_6_fu_7742_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_38_5_fu_7712_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_38_4_fu_7682_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_38_3_fu_7652_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_38_2_fu_7622_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_38_1_fu_7592_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_18_fu_7562_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_32_10_fu_7296_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_32_s_fu_7266_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_32_9_fu_7236_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_32_8_fu_7206_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_32_7_fu_7176_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_32_6_fu_7146_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_32_5_fu_7116_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_32_4_fu_7086_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_32_3_fu_7056_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_32_2_fu_7026_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_32_1_fu_6996_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_14_fu_6966_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_27_10_fu_6700_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_27_s_fu_6670_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_27_9_fu_6640_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_27_8_fu_6610_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_27_7_fu_6580_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_27_6_fu_6550_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_27_5_fu_6520_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_27_4_fu_6490_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_27_3_fu_6460_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_27_2_fu_6430_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_27_1_fu_6400_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_9_fu_6370_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_22_10_fu_6104_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_22_s_fu_6074_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_22_9_fu_6044_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_22_8_fu_6014_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_22_7_fu_5984_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_22_6_fu_5954_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_22_5_fu_5924_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_22_4_fu_5894_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_22_3_fu_5864_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_22_2_fu_5834_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_22_1_fu_5804_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_5_fu_5774_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_36_10_fu_7881_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_36_s_fu_7851_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_36_9_fu_7821_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_36_8_fu_7791_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_36_7_fu_7761_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_36_6_fu_7731_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_36_5_fu_7701_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_36_4_fu_7671_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_36_3_fu_7641_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_36_2_fu_7611_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_36_1_fu_7581_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_16_fu_7551_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_30_10_fu_7285_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_30_s_fu_7255_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_30_9_fu_7225_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_30_8_fu_7195_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_30_7_fu_7165_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_30_6_fu_7135_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_30_5_fu_7105_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_30_4_fu_7075_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_30_3_fu_7045_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_30_2_fu_7015_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_30_1_fu_6985_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_11_fu_6955_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_25_10_fu_6689_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_25_s_fu_6659_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_25_9_fu_6629_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_25_8_fu_6599_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_25_7_fu_6569_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_25_6_fu_6539_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_25_5_fu_6509_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_25_4_fu_6479_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_25_3_fu_6449_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_25_2_fu_6419_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_25_1_fu_6389_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_7_fu_6359_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_20_10_fu_6093_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_20_s_fu_6063_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_20_9_fu_6033_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_20_8_fu_6003_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_20_7_fu_5973_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_20_6_fu_5943_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_20_5_fu_5913_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_20_4_fu_5883_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_20_3_fu_5853_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_20_2_fu_5823_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_20_1_fu_5793_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_3_fu_5763_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_38_10_fu_7892_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_CS_fsm_state9 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state9 : signal is "none";
    signal ap_CS_fsm_state18 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state18 : signal is "none";
    signal ap_CS_fsm_state27 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state27 : signal is "none";
    signal ap_CS_fsm_state36 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state36 : signal is "none";
    signal indvar_flatten_op_fu_5290_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal co_7_fu_5304_p2 : STD_LOGIC_VECTOR (6 downto 0);
    signal exitcond_fu_5334_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal not_exitcond_flatten_fu_5329_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal h_mid_fu_5310_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal exitcond5_mid_fu_5340_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_s_fu_5352_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal h_8_fu_5346_p2 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_41_fu_5373_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal tmp_42_fu_5384_p3 : STD_LOGIC_VECTOR (4 downto 0);
    signal p_shl_cast_fu_5380_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_shl1_cast_fu_5391_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal w_cast_cast_fu_5401_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_144_fu_5395_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_145_fu_5404_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_146_fu_5523_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal tmp_147_fu_5535_p3 : STD_LOGIC_VECTOR (4 downto 0);
    signal p_shl3_cast_fu_5543_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_shl2_cast_fu_5531_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal w2_cast_cast_fu_5567_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_152_fu_5571_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_157_fu_5632_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal tmp_158_fu_5644_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_shl6_cast_fu_5640_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal p_shl7_cast_fu_5652_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal tmp_159_fu_5656_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal tmp_160_fu_5662_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal tmp_43_fu_5667_p3 : STD_LOGIC_VECTOR (13 downto 0);
    signal tmp_44_fu_5679_p3 : STD_LOGIC_VECTOR (11 downto 0);
    signal p_shl4_cast_fu_5675_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal p_shl5_cast_fu_5687_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal tmp_161_fu_5691_p2 : STD_LOGIC_VECTOR (14 downto 0);
    signal tmp_162_fu_5697_p2 : STD_LOGIC_VECTOR (14 downto 0);
    signal tmp_163_fu_5707_p2 : STD_LOGIC_VECTOR (6 downto 0);
    signal tmp_164_fu_5712_p2 : STD_LOGIC_VECTOR (6 downto 0);
    signal tmp_45_fu_5759_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_46_fu_5770_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_47_fu_5789_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_48_fu_5800_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_49_fu_5819_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_50_fu_5830_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_51_fu_5849_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_52_fu_5860_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_53_fu_5879_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_54_fu_5890_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_55_fu_5909_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_56_fu_5920_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_57_fu_5939_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_58_fu_5950_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_59_fu_5969_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_60_fu_5980_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_61_fu_5999_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_62_fu_6010_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_63_fu_6029_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_64_fu_6040_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_65_fu_6059_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_66_fu_6070_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_67_fu_6089_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_68_fu_6100_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_149_fu_6119_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal tmp_150_fu_6131_p3 : STD_LOGIC_VECTOR (4 downto 0);
    signal p_shl9_cast_fu_6139_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_shl8_cast_fu_6127_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal w5_cast_cast_fu_6163_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_156_fu_6167_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_169_fu_6228_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal tmp_170_fu_6240_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_shl12_cast_fu_6236_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal p_shl13_cast_fu_6248_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal tmp_171_fu_6252_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal tmp_172_fu_6258_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal tmp_69_fu_6263_p3 : STD_LOGIC_VECTOR (13 downto 0);
    signal tmp_70_fu_6275_p3 : STD_LOGIC_VECTOR (11 downto 0);
    signal p_shl10_cast_fu_6271_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal p_shl11_cast_fu_6283_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal tmp_173_fu_6287_p2 : STD_LOGIC_VECTOR (14 downto 0);
    signal tmp_174_fu_6293_p2 : STD_LOGIC_VECTOR (14 downto 0);
    signal tmp_175_fu_6303_p2 : STD_LOGIC_VECTOR (6 downto 0);
    signal tmp_176_fu_6308_p2 : STD_LOGIC_VECTOR (6 downto 0);
    signal tmp_71_fu_6355_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_72_fu_6366_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_73_fu_6385_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_74_fu_6396_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_75_fu_6415_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_76_fu_6426_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_77_fu_6445_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_78_fu_6456_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_79_fu_6475_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_80_fu_6486_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_81_fu_6505_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_82_fu_6516_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_83_fu_6535_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_84_fu_6546_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_85_fu_6565_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_86_fu_6576_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_87_fu_6595_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_88_fu_6606_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_89_fu_6625_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_90_fu_6636_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_91_fu_6655_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_92_fu_6666_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_93_fu_6685_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_94_fu_6696_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_153_fu_6715_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal tmp_154_fu_6727_p3 : STD_LOGIC_VECTOR (4 downto 0);
    signal p_shl15_cast_fu_6735_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_shl14_cast_fu_6723_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal w9_cast8_cast_fu_6759_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_168_fu_6763_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_178_fu_6824_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal tmp_179_fu_6836_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_shl18_cast_fu_6832_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal p_shl19_cast_fu_6844_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal tmp_180_fu_6848_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal tmp_181_fu_6854_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal tmp_95_fu_6859_p3 : STD_LOGIC_VECTOR (13 downto 0);
    signal tmp_96_fu_6871_p3 : STD_LOGIC_VECTOR (11 downto 0);
    signal p_shl16_cast_fu_6867_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal p_shl17_cast_fu_6879_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal tmp_182_fu_6883_p2 : STD_LOGIC_VECTOR (14 downto 0);
    signal tmp_183_fu_6889_p2 : STD_LOGIC_VECTOR (14 downto 0);
    signal tmp_184_fu_6899_p2 : STD_LOGIC_VECTOR (6 downto 0);
    signal tmp_185_fu_6904_p2 : STD_LOGIC_VECTOR (6 downto 0);
    signal tmp_100_fu_6951_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_101_fu_6962_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_102_fu_6981_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_103_fu_6992_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_104_fu_7011_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_105_fu_7022_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_106_fu_7041_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_107_fu_7052_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_108_fu_7071_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_109_fu_7082_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_110_fu_7101_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_111_fu_7112_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_112_fu_7131_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_113_fu_7142_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_114_fu_7161_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_115_fu_7172_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_116_fu_7191_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_117_fu_7202_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_118_fu_7221_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_119_fu_7232_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_120_fu_7251_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_121_fu_7262_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_122_fu_7281_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_123_fu_7292_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_165_fu_7311_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal tmp_166_fu_7323_p3 : STD_LOGIC_VECTOR (4 downto 0);
    signal p_shl21_cast_fu_7331_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_shl20_cast_fu_7319_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal w10_cast5_cast_fu_7355_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_177_fu_7359_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_189_fu_7420_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal tmp_190_fu_7432_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_shl24_cast_fu_7428_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal p_shl25_cast_fu_7440_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal tmp_191_fu_7444_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal tmp_192_fu_7450_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal tmp_124_fu_7455_p3 : STD_LOGIC_VECTOR (13 downto 0);
    signal tmp_125_fu_7467_p3 : STD_LOGIC_VECTOR (11 downto 0);
    signal p_shl22_cast_fu_7463_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal p_shl23_cast_fu_7475_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal tmp_193_fu_7479_p2 : STD_LOGIC_VECTOR (14 downto 0);
    signal tmp_194_fu_7485_p2 : STD_LOGIC_VECTOR (14 downto 0);
    signal tmp_195_fu_7495_p2 : STD_LOGIC_VECTOR (6 downto 0);
    signal tmp_196_fu_7500_p2 : STD_LOGIC_VECTOR (6 downto 0);
    signal tmp_126_fu_7547_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_127_fu_7558_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_128_fu_7577_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_129_fu_7588_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_130_fu_7607_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_131_fu_7618_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_132_fu_7637_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_133_fu_7648_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_134_fu_7667_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_135_fu_7678_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_136_fu_7697_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_137_fu_7708_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_138_fu_7727_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_139_fu_7738_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_140_fu_7757_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_141_fu_7768_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_142_fu_7787_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_143_fu_7798_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_197_fu_7817_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_198_fu_7828_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_199_fu_7847_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_200_fu_7858_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_201_fu_7877_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_202_fu_7888_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal indvar_flatten21_op_fu_7917_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal exitcond12_fu_7949_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal not_exitcond_flatten_2_fu_7944_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal co_8_fu_7931_p2 : STD_LOGIC_VECTOR (6 downto 0);
    signal h11_mid_fu_7937_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal exitcond_mid_fu_7955_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_186_fu_7974_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal h_13_fu_7968_p2 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_97_fu_7995_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal tmp_98_fu_8006_p3 : STD_LOGIC_VECTOR (4 downto 0);
    signal p_shl26_cast_fu_8002_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_shl27_cast_fu_8013_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal w12_cast1_cast_fu_8023_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_187_fu_8017_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_188_fu_8026_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_2_fu_8137_p98 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_CS_fsm_state46 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state46 : signal is "none";
    signal ap_NS_fsm : STD_LOGIC_VECTOR (40 downto 0);
    signal ap_idle_pp0 : STD_LOGIC;
    signal ap_enable_pp0 : STD_LOGIC;
    signal ap_idle_pp1 : STD_LOGIC;
    signal ap_enable_pp1 : STD_LOGIC;

    component MUL_DP IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        a_V : IN STD_LOGIC_VECTOR (7 downto 0);
        b_V : IN STD_LOGIC_VECTOR (7 downto 0);
        w_V : IN STD_LOGIC_VECTOR (7 downto 0);
        ap_return_0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_1 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_ce : IN STD_LOGIC );
    end component;


    component ShuffleNetV2_mux_g8j IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        din3_WIDTH : INTEGER;
        din4_WIDTH : INTEGER;
        din5_WIDTH : INTEGER;
        din6_WIDTH : INTEGER;
        din7_WIDTH : INTEGER;
        din8_WIDTH : INTEGER;
        din9_WIDTH : INTEGER;
        din10_WIDTH : INTEGER;
        din11_WIDTH : INTEGER;
        din12_WIDTH : INTEGER;
        din13_WIDTH : INTEGER;
        din14_WIDTH : INTEGER;
        din15_WIDTH : INTEGER;
        din16_WIDTH : INTEGER;
        din17_WIDTH : INTEGER;
        din18_WIDTH : INTEGER;
        din19_WIDTH : INTEGER;
        din20_WIDTH : INTEGER;
        din21_WIDTH : INTEGER;
        din22_WIDTH : INTEGER;
        din23_WIDTH : INTEGER;
        din24_WIDTH : INTEGER;
        din25_WIDTH : INTEGER;
        din26_WIDTH : INTEGER;
        din27_WIDTH : INTEGER;
        din28_WIDTH : INTEGER;
        din29_WIDTH : INTEGER;
        din30_WIDTH : INTEGER;
        din31_WIDTH : INTEGER;
        din32_WIDTH : INTEGER;
        din33_WIDTH : INTEGER;
        din34_WIDTH : INTEGER;
        din35_WIDTH : INTEGER;
        din36_WIDTH : INTEGER;
        din37_WIDTH : INTEGER;
        din38_WIDTH : INTEGER;
        din39_WIDTH : INTEGER;
        din40_WIDTH : INTEGER;
        din41_WIDTH : INTEGER;
        din42_WIDTH : INTEGER;
        din43_WIDTH : INTEGER;
        din44_WIDTH : INTEGER;
        din45_WIDTH : INTEGER;
        din46_WIDTH : INTEGER;
        din47_WIDTH : INTEGER;
        din48_WIDTH : INTEGER;
        din49_WIDTH : INTEGER;
        din50_WIDTH : INTEGER;
        din51_WIDTH : INTEGER;
        din52_WIDTH : INTEGER;
        din53_WIDTH : INTEGER;
        din54_WIDTH : INTEGER;
        din55_WIDTH : INTEGER;
        din56_WIDTH : INTEGER;
        din57_WIDTH : INTEGER;
        din58_WIDTH : INTEGER;
        din59_WIDTH : INTEGER;
        din60_WIDTH : INTEGER;
        din61_WIDTH : INTEGER;
        din62_WIDTH : INTEGER;
        din63_WIDTH : INTEGER;
        din64_WIDTH : INTEGER;
        din65_WIDTH : INTEGER;
        din66_WIDTH : INTEGER;
        din67_WIDTH : INTEGER;
        din68_WIDTH : INTEGER;
        din69_WIDTH : INTEGER;
        din70_WIDTH : INTEGER;
        din71_WIDTH : INTEGER;
        din72_WIDTH : INTEGER;
        din73_WIDTH : INTEGER;
        din74_WIDTH : INTEGER;
        din75_WIDTH : INTEGER;
        din76_WIDTH : INTEGER;
        din77_WIDTH : INTEGER;
        din78_WIDTH : INTEGER;
        din79_WIDTH : INTEGER;
        din80_WIDTH : INTEGER;
        din81_WIDTH : INTEGER;
        din82_WIDTH : INTEGER;
        din83_WIDTH : INTEGER;
        din84_WIDTH : INTEGER;
        din85_WIDTH : INTEGER;
        din86_WIDTH : INTEGER;
        din87_WIDTH : INTEGER;
        din88_WIDTH : INTEGER;
        din89_WIDTH : INTEGER;
        din90_WIDTH : INTEGER;
        din91_WIDTH : INTEGER;
        din92_WIDTH : INTEGER;
        din93_WIDTH : INTEGER;
        din94_WIDTH : INTEGER;
        din95_WIDTH : INTEGER;
        din96_WIDTH : INTEGER;
        din97_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din1 : IN STD_LOGIC_VECTOR (7 downto 0);
        din2 : IN STD_LOGIC_VECTOR (7 downto 0);
        din3 : IN STD_LOGIC_VECTOR (7 downto 0);
        din4 : IN STD_LOGIC_VECTOR (7 downto 0);
        din5 : IN STD_LOGIC_VECTOR (7 downto 0);
        din6 : IN STD_LOGIC_VECTOR (7 downto 0);
        din7 : IN STD_LOGIC_VECTOR (7 downto 0);
        din8 : IN STD_LOGIC_VECTOR (7 downto 0);
        din9 : IN STD_LOGIC_VECTOR (7 downto 0);
        din10 : IN STD_LOGIC_VECTOR (7 downto 0);
        din11 : IN STD_LOGIC_VECTOR (7 downto 0);
        din12 : IN STD_LOGIC_VECTOR (7 downto 0);
        din13 : IN STD_LOGIC_VECTOR (7 downto 0);
        din14 : IN STD_LOGIC_VECTOR (7 downto 0);
        din15 : IN STD_LOGIC_VECTOR (7 downto 0);
        din16 : IN STD_LOGIC_VECTOR (7 downto 0);
        din17 : IN STD_LOGIC_VECTOR (7 downto 0);
        din18 : IN STD_LOGIC_VECTOR (7 downto 0);
        din19 : IN STD_LOGIC_VECTOR (7 downto 0);
        din20 : IN STD_LOGIC_VECTOR (7 downto 0);
        din21 : IN STD_LOGIC_VECTOR (7 downto 0);
        din22 : IN STD_LOGIC_VECTOR (7 downto 0);
        din23 : IN STD_LOGIC_VECTOR (7 downto 0);
        din24 : IN STD_LOGIC_VECTOR (7 downto 0);
        din25 : IN STD_LOGIC_VECTOR (7 downto 0);
        din26 : IN STD_LOGIC_VECTOR (7 downto 0);
        din27 : IN STD_LOGIC_VECTOR (7 downto 0);
        din28 : IN STD_LOGIC_VECTOR (7 downto 0);
        din29 : IN STD_LOGIC_VECTOR (7 downto 0);
        din30 : IN STD_LOGIC_VECTOR (7 downto 0);
        din31 : IN STD_LOGIC_VECTOR (7 downto 0);
        din32 : IN STD_LOGIC_VECTOR (7 downto 0);
        din33 : IN STD_LOGIC_VECTOR (7 downto 0);
        din34 : IN STD_LOGIC_VECTOR (7 downto 0);
        din35 : IN STD_LOGIC_VECTOR (7 downto 0);
        din36 : IN STD_LOGIC_VECTOR (7 downto 0);
        din37 : IN STD_LOGIC_VECTOR (7 downto 0);
        din38 : IN STD_LOGIC_VECTOR (7 downto 0);
        din39 : IN STD_LOGIC_VECTOR (7 downto 0);
        din40 : IN STD_LOGIC_VECTOR (7 downto 0);
        din41 : IN STD_LOGIC_VECTOR (7 downto 0);
        din42 : IN STD_LOGIC_VECTOR (7 downto 0);
        din43 : IN STD_LOGIC_VECTOR (7 downto 0);
        din44 : IN STD_LOGIC_VECTOR (7 downto 0);
        din45 : IN STD_LOGIC_VECTOR (7 downto 0);
        din46 : IN STD_LOGIC_VECTOR (7 downto 0);
        din47 : IN STD_LOGIC_VECTOR (7 downto 0);
        din48 : IN STD_LOGIC_VECTOR (7 downto 0);
        din49 : IN STD_LOGIC_VECTOR (7 downto 0);
        din50 : IN STD_LOGIC_VECTOR (7 downto 0);
        din51 : IN STD_LOGIC_VECTOR (7 downto 0);
        din52 : IN STD_LOGIC_VECTOR (7 downto 0);
        din53 : IN STD_LOGIC_VECTOR (7 downto 0);
        din54 : IN STD_LOGIC_VECTOR (7 downto 0);
        din55 : IN STD_LOGIC_VECTOR (7 downto 0);
        din56 : IN STD_LOGIC_VECTOR (7 downto 0);
        din57 : IN STD_LOGIC_VECTOR (7 downto 0);
        din58 : IN STD_LOGIC_VECTOR (7 downto 0);
        din59 : IN STD_LOGIC_VECTOR (7 downto 0);
        din60 : IN STD_LOGIC_VECTOR (7 downto 0);
        din61 : IN STD_LOGIC_VECTOR (7 downto 0);
        din62 : IN STD_LOGIC_VECTOR (7 downto 0);
        din63 : IN STD_LOGIC_VECTOR (7 downto 0);
        din64 : IN STD_LOGIC_VECTOR (7 downto 0);
        din65 : IN STD_LOGIC_VECTOR (7 downto 0);
        din66 : IN STD_LOGIC_VECTOR (7 downto 0);
        din67 : IN STD_LOGIC_VECTOR (7 downto 0);
        din68 : IN STD_LOGIC_VECTOR (7 downto 0);
        din69 : IN STD_LOGIC_VECTOR (7 downto 0);
        din70 : IN STD_LOGIC_VECTOR (7 downto 0);
        din71 : IN STD_LOGIC_VECTOR (7 downto 0);
        din72 : IN STD_LOGIC_VECTOR (7 downto 0);
        din73 : IN STD_LOGIC_VECTOR (7 downto 0);
        din74 : IN STD_LOGIC_VECTOR (7 downto 0);
        din75 : IN STD_LOGIC_VECTOR (7 downto 0);
        din76 : IN STD_LOGIC_VECTOR (7 downto 0);
        din77 : IN STD_LOGIC_VECTOR (7 downto 0);
        din78 : IN STD_LOGIC_VECTOR (7 downto 0);
        din79 : IN STD_LOGIC_VECTOR (7 downto 0);
        din80 : IN STD_LOGIC_VECTOR (7 downto 0);
        din81 : IN STD_LOGIC_VECTOR (7 downto 0);
        din82 : IN STD_LOGIC_VECTOR (7 downto 0);
        din83 : IN STD_LOGIC_VECTOR (7 downto 0);
        din84 : IN STD_LOGIC_VECTOR (7 downto 0);
        din85 : IN STD_LOGIC_VECTOR (7 downto 0);
        din86 : IN STD_LOGIC_VECTOR (7 downto 0);
        din87 : IN STD_LOGIC_VECTOR (7 downto 0);
        din88 : IN STD_LOGIC_VECTOR (7 downto 0);
        din89 : IN STD_LOGIC_VECTOR (7 downto 0);
        din90 : IN STD_LOGIC_VECTOR (7 downto 0);
        din91 : IN STD_LOGIC_VECTOR (7 downto 0);
        din92 : IN STD_LOGIC_VECTOR (7 downto 0);
        din93 : IN STD_LOGIC_VECTOR (7 downto 0);
        din94 : IN STD_LOGIC_VECTOR (7 downto 0);
        din95 : IN STD_LOGIC_VECTOR (7 downto 0);
        din96 : IN STD_LOGIC_VECTOR (7 downto 0);
        din97 : IN STD_LOGIC_VECTOR (6 downto 0);
        dout : OUT STD_LOGIC_VECTOR (7 downto 0) );
    end component;



begin
    grp_MUL_DP_fu_5076 : component MUL_DP
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        a_V => grp_MUL_DP_fu_5076_a_V,
        b_V => grp_MUL_DP_fu_5076_b_V,
        w_V => reg_5256,
        ap_return_0 => grp_MUL_DP_fu_5076_ap_return_0,
        ap_return_1 => grp_MUL_DP_fu_5076_ap_return_1,
        ap_ce => grp_MUL_DP_fu_5076_ap_ce);

    grp_MUL_DP_fu_5085 : component MUL_DP
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        a_V => grp_MUL_DP_fu_5085_a_V,
        b_V => grp_MUL_DP_fu_5085_b_V,
        w_V => reg_5256,
        ap_return_0 => grp_MUL_DP_fu_5085_ap_return_0,
        ap_return_1 => grp_MUL_DP_fu_5085_ap_return_1,
        ap_ce => grp_MUL_DP_fu_5085_ap_ce);

    grp_MUL_DP_fu_5094 : component MUL_DP
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        a_V => grp_MUL_DP_fu_5094_a_V,
        b_V => grp_MUL_DP_fu_5094_b_V,
        w_V => reg_5256,
        ap_return_0 => grp_MUL_DP_fu_5094_ap_return_0,
        ap_return_1 => grp_MUL_DP_fu_5094_ap_return_1,
        ap_ce => grp_MUL_DP_fu_5094_ap_ce);

    grp_MUL_DP_fu_5103 : component MUL_DP
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        a_V => grp_MUL_DP_fu_5103_a_V,
        b_V => grp_MUL_DP_fu_5103_b_V,
        w_V => reg_5256,
        ap_return_0 => grp_MUL_DP_fu_5103_ap_return_0,
        ap_return_1 => grp_MUL_DP_fu_5103_ap_return_1,
        ap_ce => grp_MUL_DP_fu_5103_ap_ce);

    grp_MUL_DP_fu_5112 : component MUL_DP
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        a_V => grp_MUL_DP_fu_5112_a_V,
        b_V => grp_MUL_DP_fu_5112_b_V,
        w_V => reg_5256,
        ap_return_0 => grp_MUL_DP_fu_5112_ap_return_0,
        ap_return_1 => grp_MUL_DP_fu_5112_ap_return_1,
        ap_ce => grp_MUL_DP_fu_5112_ap_ce);

    grp_MUL_DP_fu_5121 : component MUL_DP
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        a_V => grp_MUL_DP_fu_5121_a_V,
        b_V => grp_MUL_DP_fu_5121_b_V,
        w_V => reg_5256,
        ap_return_0 => grp_MUL_DP_fu_5121_ap_return_0,
        ap_return_1 => grp_MUL_DP_fu_5121_ap_return_1,
        ap_ce => grp_MUL_DP_fu_5121_ap_ce);

    grp_MUL_DP_fu_5130 : component MUL_DP
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        a_V => grp_MUL_DP_fu_5130_a_V,
        b_V => grp_MUL_DP_fu_5130_b_V,
        w_V => reg_5256,
        ap_return_0 => grp_MUL_DP_fu_5130_ap_return_0,
        ap_return_1 => grp_MUL_DP_fu_5130_ap_return_1,
        ap_ce => grp_MUL_DP_fu_5130_ap_ce);

    grp_MUL_DP_fu_5139 : component MUL_DP
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        a_V => grp_MUL_DP_fu_5139_a_V,
        b_V => grp_MUL_DP_fu_5139_b_V,
        w_V => reg_5256,
        ap_return_0 => grp_MUL_DP_fu_5139_ap_return_0,
        ap_return_1 => grp_MUL_DP_fu_5139_ap_return_1,
        ap_ce => grp_MUL_DP_fu_5139_ap_ce);

    grp_MUL_DP_fu_5148 : component MUL_DP
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        a_V => grp_MUL_DP_fu_5148_a_V,
        b_V => grp_MUL_DP_fu_5148_b_V,
        w_V => reg_5256,
        ap_return_0 => grp_MUL_DP_fu_5148_ap_return_0,
        ap_return_1 => grp_MUL_DP_fu_5148_ap_return_1,
        ap_ce => grp_MUL_DP_fu_5148_ap_ce);

    grp_MUL_DP_fu_5157 : component MUL_DP
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        a_V => grp_MUL_DP_fu_5157_a_V,
        b_V => grp_MUL_DP_fu_5157_b_V,
        w_V => reg_5256,
        ap_return_0 => grp_MUL_DP_fu_5157_ap_return_0,
        ap_return_1 => grp_MUL_DP_fu_5157_ap_return_1,
        ap_ce => grp_MUL_DP_fu_5157_ap_ce);

    grp_MUL_DP_fu_5166 : component MUL_DP
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        a_V => grp_MUL_DP_fu_5166_a_V,
        b_V => grp_MUL_DP_fu_5166_b_V,
        w_V => reg_5256,
        ap_return_0 => grp_MUL_DP_fu_5166_ap_return_0,
        ap_return_1 => grp_MUL_DP_fu_5166_ap_return_1,
        ap_ce => grp_MUL_DP_fu_5166_ap_ce);

    grp_MUL_DP_fu_5175 : component MUL_DP
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        a_V => grp_MUL_DP_fu_5175_a_V,
        b_V => grp_MUL_DP_fu_5175_b_V,
        w_V => reg_5256,
        ap_return_0 => grp_MUL_DP_fu_5175_ap_return_0,
        ap_return_1 => grp_MUL_DP_fu_5175_ap_return_1,
        ap_ce => grp_MUL_DP_fu_5175_ap_ce);

    ShuffleNetV2_mux_g8j_U715 : component ShuffleNetV2_mux_g8j
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 8,
        din4_WIDTH => 8,
        din5_WIDTH => 8,
        din6_WIDTH => 8,
        din7_WIDTH => 8,
        din8_WIDTH => 8,
        din9_WIDTH => 8,
        din10_WIDTH => 8,
        din11_WIDTH => 8,
        din12_WIDTH => 8,
        din13_WIDTH => 8,
        din14_WIDTH => 8,
        din15_WIDTH => 8,
        din16_WIDTH => 8,
        din17_WIDTH => 8,
        din18_WIDTH => 8,
        din19_WIDTH => 8,
        din20_WIDTH => 8,
        din21_WIDTH => 8,
        din22_WIDTH => 8,
        din23_WIDTH => 8,
        din24_WIDTH => 8,
        din25_WIDTH => 8,
        din26_WIDTH => 8,
        din27_WIDTH => 8,
        din28_WIDTH => 8,
        din29_WIDTH => 8,
        din30_WIDTH => 8,
        din31_WIDTH => 8,
        din32_WIDTH => 8,
        din33_WIDTH => 8,
        din34_WIDTH => 8,
        din35_WIDTH => 8,
        din36_WIDTH => 8,
        din37_WIDTH => 8,
        din38_WIDTH => 8,
        din39_WIDTH => 8,
        din40_WIDTH => 8,
        din41_WIDTH => 8,
        din42_WIDTH => 8,
        din43_WIDTH => 8,
        din44_WIDTH => 8,
        din45_WIDTH => 8,
        din46_WIDTH => 8,
        din47_WIDTH => 8,
        din48_WIDTH => 8,
        din49_WIDTH => 8,
        din50_WIDTH => 8,
        din51_WIDTH => 8,
        din52_WIDTH => 8,
        din53_WIDTH => 8,
        din54_WIDTH => 8,
        din55_WIDTH => 8,
        din56_WIDTH => 8,
        din57_WIDTH => 8,
        din58_WIDTH => 8,
        din59_WIDTH => 8,
        din60_WIDTH => 8,
        din61_WIDTH => 8,
        din62_WIDTH => 8,
        din63_WIDTH => 8,
        din64_WIDTH => 8,
        din65_WIDTH => 8,
        din66_WIDTH => 8,
        din67_WIDTH => 8,
        din68_WIDTH => 8,
        din69_WIDTH => 8,
        din70_WIDTH => 8,
        din71_WIDTH => 8,
        din72_WIDTH => 8,
        din73_WIDTH => 8,
        din74_WIDTH => 8,
        din75_WIDTH => 8,
        din76_WIDTH => 8,
        din77_WIDTH => 8,
        din78_WIDTH => 8,
        din79_WIDTH => 8,
        din80_WIDTH => 8,
        din81_WIDTH => 8,
        din82_WIDTH => 8,
        din83_WIDTH => 8,
        din84_WIDTH => 8,
        din85_WIDTH => 8,
        din86_WIDTH => 8,
        din87_WIDTH => 8,
        din88_WIDTH => 8,
        din89_WIDTH => 8,
        din90_WIDTH => 8,
        din91_WIDTH => 8,
        din92_WIDTH => 8,
        din93_WIDTH => 8,
        din94_WIDTH => 8,
        din95_WIDTH => 8,
        din96_WIDTH => 8,
        din97_WIDTH => 7,
        dout_WIDTH => 8)
    port map (
        din1 => ShuffleConvs_2_Downs_95_q0,
        din2 => ShuffleConvs_2_Downs_94_q0,
        din3 => ShuffleConvs_2_Downs_83_q0,
        din4 => ShuffleConvs_2_Downs_72_q0,
        din5 => ShuffleConvs_2_Downs_61_q0,
        din6 => ShuffleConvs_2_Downs_50_q0,
        din7 => ShuffleConvs_2_Downs_39_q0,
        din8 => ShuffleConvs_2_Downs_28_q0,
        din9 => ShuffleConvs_2_Downs_17_q0,
        din10 => ShuffleConvs_2_Downs_6_q0,
        din11 => ShuffleConvs_2_Downs_93_q0,
        din12 => ShuffleConvs_2_Downs_92_q0,
        din13 => ShuffleConvs_2_Downs_91_q0,
        din14 => ShuffleConvs_2_Downs_90_q0,
        din15 => ShuffleConvs_2_Downs_89_q0,
        din16 => ShuffleConvs_2_Downs_88_q0,
        din17 => ShuffleConvs_2_Downs_87_q0,
        din18 => ShuffleConvs_2_Downs_86_q0,
        din19 => ShuffleConvs_2_Downs_85_q0,
        din20 => ShuffleConvs_2_Downs_84_q0,
        din21 => ShuffleConvs_2_Downs_82_q0,
        din22 => ShuffleConvs_2_Downs_81_q0,
        din23 => ShuffleConvs_2_Downs_80_q0,
        din24 => ShuffleConvs_2_Downs_79_q0,
        din25 => ShuffleConvs_2_Downs_78_q0,
        din26 => ShuffleConvs_2_Downs_77_q0,
        din27 => ShuffleConvs_2_Downs_76_q0,
        din28 => ShuffleConvs_2_Downs_75_q0,
        din29 => ShuffleConvs_2_Downs_74_q0,
        din30 => ShuffleConvs_2_Downs_73_q0,
        din31 => ShuffleConvs_2_Downs_71_q0,
        din32 => ShuffleConvs_2_Downs_70_q0,
        din33 => ShuffleConvs_2_Downs_69_q0,
        din34 => ShuffleConvs_2_Downs_68_q0,
        din35 => ShuffleConvs_2_Downs_67_q0,
        din36 => ShuffleConvs_2_Downs_66_q0,
        din37 => ShuffleConvs_2_Downs_65_q0,
        din38 => ShuffleConvs_2_Downs_64_q0,
        din39 => ShuffleConvs_2_Downs_63_q0,
        din40 => ShuffleConvs_2_Downs_62_q0,
        din41 => ShuffleConvs_2_Downs_60_q0,
        din42 => ShuffleConvs_2_Downs_59_q0,
        din43 => ShuffleConvs_2_Downs_58_q0,
        din44 => ShuffleConvs_2_Downs_57_q0,
        din45 => ShuffleConvs_2_Downs_56_q0,
        din46 => ShuffleConvs_2_Downs_55_q0,
        din47 => ShuffleConvs_2_Downs_54_q0,
        din48 => ShuffleConvs_2_Downs_53_q0,
        din49 => ShuffleConvs_2_Downs_52_q0,
        din50 => ShuffleConvs_2_Downs_51_q0,
        din51 => ShuffleConvs_2_Downs_49_q0,
        din52 => ShuffleConvs_2_Downs_48_q0,
        din53 => ShuffleConvs_2_Downs_47_q0,
        din54 => ShuffleConvs_2_Downs_46_q0,
        din55 => ShuffleConvs_2_Downs_45_q0,
        din56 => ShuffleConvs_2_Downs_44_q0,
        din57 => ShuffleConvs_2_Downs_43_q0,
        din58 => ShuffleConvs_2_Downs_42_q0,
        din59 => ShuffleConvs_2_Downs_41_q0,
        din60 => ShuffleConvs_2_Downs_40_q0,
        din61 => ShuffleConvs_2_Downs_38_q0,
        din62 => ShuffleConvs_2_Downs_37_q0,
        din63 => ShuffleConvs_2_Downs_36_q0,
        din64 => ShuffleConvs_2_Downs_35_q0,
        din65 => ShuffleConvs_2_Downs_34_q0,
        din66 => ShuffleConvs_2_Downs_33_q0,
        din67 => ShuffleConvs_2_Downs_32_q0,
        din68 => ShuffleConvs_2_Downs_31_q0,
        din69 => ShuffleConvs_2_Downs_30_q0,
        din70 => ShuffleConvs_2_Downs_29_q0,
        din71 => ShuffleConvs_2_Downs_27_q0,
        din72 => ShuffleConvs_2_Downs_26_q0,
        din73 => ShuffleConvs_2_Downs_25_q0,
        din74 => ShuffleConvs_2_Downs_24_q0,
        din75 => ShuffleConvs_2_Downs_23_q0,
        din76 => ShuffleConvs_2_Downs_22_q0,
        din77 => ShuffleConvs_2_Downs_21_q0,
        din78 => ShuffleConvs_2_Downs_20_q0,
        din79 => ShuffleConvs_2_Downs_19_q0,
        din80 => ShuffleConvs_2_Downs_18_q0,
        din81 => ShuffleConvs_2_Downs_16_q0,
        din82 => ShuffleConvs_2_Downs_15_q0,
        din83 => ShuffleConvs_2_Downs_14_q0,
        din84 => ShuffleConvs_2_Downs_13_q0,
        din85 => ShuffleConvs_2_Downs_12_q0,
        din86 => ShuffleConvs_2_Downs_11_q0,
        din87 => ShuffleConvs_2_Downs_10_q0,
        din88 => ShuffleConvs_2_Downs_9_q0,
        din89 => ShuffleConvs_2_Downs_8_q0,
        din90 => ShuffleConvs_2_Downs_7_q0,
        din91 => ShuffleConvs_2_Downs_5_q0,
        din92 => ShuffleConvs_2_Downs_4_q0,
        din93 => ShuffleConvs_2_Downs_3_q0,
        din94 => ShuffleConvs_2_Downs_2_q0,
        din95 => ShuffleConvs_2_Downs_1_q0,
        din96 => ShuffleConvs_2_Downs_q0,
        din97 => ap_reg_pp1_iter2_co9_mid2_reg_9591,
        dout => tmp_2_fu_8137_p98);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_state1;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter0_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter0 <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_block_pp0_stage0_flag00011011 = ap_const_boolean_0) and (ap_const_logic_1 = ap_condition_pp0_exit_iter0_state2))) then 
                    ap_enable_reg_pp0_iter0 <= ap_const_logic_0;
                elsif (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1))) then 
                    ap_enable_reg_pp0_iter0 <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
            else
                if ((ap_block_pp0_stage0_flag00011011 = ap_const_boolean_0)) then
                    if ((ap_const_logic_1 = ap_condition_pp0_exit_iter0_state2)) then 
                        ap_enable_reg_pp0_iter1 <= (ap_condition_pp0_exit_iter0_state2 xor ap_const_logic_1);
                    elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                        ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
                    end if;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter2_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter2 <= ap_const_logic_0;
            else
                if ((ap_block_pp0_stage0_flag00011011 = ap_const_boolean_0)) then 
                    ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
                elsif (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1))) then 
                    ap_enable_reg_pp0_iter2 <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp1_iter0_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp1_iter0 <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_pp1_stage0) and (ap_block_pp1_stage0_flag00011011 = ap_const_boolean_0) and (ap_const_logic_1 = ap_condition_pp1_exit_iter0_state42))) then 
                    ap_enable_reg_pp1_iter0 <= ap_const_logic_0;
                elsif (((ap_const_logic_1 = ap_CS_fsm_state33) and (ap_const_lv1_1 = exitcond2_fu_7341_p2))) then 
                    ap_enable_reg_pp1_iter0 <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp1_iter1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp1_iter1 <= ap_const_logic_0;
            else
                if ((ap_block_pp1_stage0_flag00011011 = ap_const_boolean_0)) then
                    if ((ap_const_logic_1 = ap_condition_pp1_exit_iter0_state42)) then 
                        ap_enable_reg_pp1_iter1 <= (ap_condition_pp1_exit_iter0_state42 xor ap_const_logic_1);
                    elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                        ap_enable_reg_pp1_iter1 <= ap_enable_reg_pp1_iter0;
                    end if;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp1_iter2_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp1_iter2 <= ap_const_logic_0;
            else
                if ((ap_block_pp1_stage0_flag00011011 = ap_const_boolean_0)) then 
                    ap_enable_reg_pp1_iter2 <= ap_enable_reg_pp1_iter1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp1_iter3_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp1_iter3 <= ap_const_logic_0;
            else
                if ((ap_block_pp1_stage0_flag00011011 = ap_const_boolean_0)) then 
                    ap_enable_reg_pp1_iter3 <= ap_enable_reg_pp1_iter2;
                elsif (((ap_const_logic_1 = ap_CS_fsm_state33) and (ap_const_lv1_1 = exitcond2_fu_7341_p2))) then 
                    ap_enable_reg_pp1_iter3 <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    ci2_reg_4972_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state25) and (ap_const_lv1_0 = exitcond9_fu_6796_p2))) then 
                ci2_reg_4972 <= ap_const_lv7_0;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state32)) then 
                ci2_reg_4972 <= ci_3_reg_9264;
            end if; 
        end if;
    end process;

    ci3_reg_5007_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state34) and (ap_const_lv1_0 = exitcond10_fu_7392_p2))) then 
                ci3_reg_5007 <= ap_const_lv7_0;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state41)) then 
                ci3_reg_5007 <= ci_4_reg_9559;
            end if; 
        end if;
    end process;

    ci6_reg_4937_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state16) and (ap_const_lv1_0 = exitcond7_fu_6200_p2))) then 
                ci6_reg_4937 <= ap_const_lv7_0;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state23)) then 
                ci6_reg_4937 <= ci_2_reg_8970;
            end if; 
        end if;
    end process;

    ci_reg_4902_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state7) and (ap_const_lv1_0 = exitcond4_fu_5604_p2))) then 
                ci_reg_4902 <= ap_const_lv7_0;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
                ci_reg_4902 <= ci_1_reg_8676;
            end if; 
        end if;
    end process;

    co9_reg_5029_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state33) and (ap_const_lv1_1 = exitcond2_fu_7341_p2))) then 
                co9_reg_5029 <= ap_const_lv7_0;
            elsif (((ap_block_pp1_stage0_flag00011001 = ap_const_boolean_0) and (ap_const_lv1_0 = ap_reg_pp1_iter1_exitcond_flatten3_reg_9569) and (ap_const_logic_1 = ap_enable_reg_pp1_iter2))) then 
                co9_reg_5029 <= co9_mid2_reg_9591;
            end if; 
        end if;
    end process;

    co_reg_4831_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_block_pp0_stage0_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter2) and (ap_reg_pp0_iter1_exitcond_flatten1_reg_8342 = ap_const_lv1_0))) then 
                co_reg_4831 <= co_cast_mid2_v_reg_8364;
            elsif (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1))) then 
                co_reg_4831 <= ap_const_lv7_0;
            end if; 
        end if;
    end process;

    h11_reg_5052_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state33) and (ap_const_lv1_1 = exitcond2_fu_7341_p2))) then 
                h11_reg_5052 <= ap_const_lv4_1;
            elsif (((ap_block_pp1_stage0_flag00011001 = ap_const_boolean_0) and (ap_const_lv1_0 = ap_reg_pp1_iter1_exitcond_flatten3_reg_9569) and (ap_const_logic_1 = ap_enable_reg_pp1_iter2))) then 
                h11_reg_5052 <= h11_cast2_mid2_reg_9603;
            end if; 
        end if;
    end process;

    h1_reg_4878_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
                h1_reg_4878 <= ap_const_lv4_1;
            elsif (((ap_const_logic_1 = ap_CS_fsm_state7) and (exitcond4_fu_5604_p2 = ap_const_lv1_1))) then 
                h1_reg_4878 <= h_7_fu_5610_p2;
            end if; 
        end if;
    end process;

    h4_reg_4913_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state6) and (ap_const_lv1_1 = exitcond1_fu_5553_p2))) then 
                h4_reg_4913 <= ap_const_lv4_1;
            elsif (((ap_const_logic_1 = ap_CS_fsm_state16) and (ap_const_lv1_1 = exitcond7_fu_6200_p2))) then 
                h4_reg_4913 <= h_9_fu_6206_p2;
            end if; 
        end if;
    end process;

    h8_reg_4948_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state15) and (ap_const_lv1_1 = exitcond3_fu_6149_p2))) then 
                h8_reg_4948 <= ap_const_lv4_1;
            elsif (((ap_const_logic_1 = ap_CS_fsm_state25) and (ap_const_lv1_1 = exitcond9_fu_6796_p2))) then 
                h8_reg_4948 <= h_10_fu_6802_p2;
            end if; 
        end if;
    end process;

    h9_reg_4983_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state24) and (ap_const_lv1_1 = exitcond6_fu_6745_p2))) then 
                h9_reg_4983 <= ap_const_lv4_1;
            elsif (((ap_const_logic_1 = ap_CS_fsm_state34) and (ap_const_lv1_1 = exitcond10_fu_7392_p2))) then 
                h9_reg_4983 <= h_1_fu_7398_p2;
            end if; 
        end if;
    end process;

    h_reg_4854_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_block_pp0_stage0_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter2) and (ap_reg_pp0_iter1_exitcond_flatten1_reg_8342 = ap_const_lv1_0))) then 
                h_reg_4854 <= h_cast_mid2_reg_8375;
            elsif (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1))) then 
                h_reg_4854 <= ap_const_lv4_1;
            end if; 
        end if;
    end process;

    indvar_flatten1_reg_4820_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_block_pp0_stage0_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (exitcond_flatten1_fu_5272_p2 = ap_const_lv1_0))) then 
                indvar_flatten1_reg_4820 <= indvar_flatten_next1_fu_5278_p2;
            elsif (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1))) then 
                indvar_flatten1_reg_4820 <= ap_const_lv13_0;
            end if; 
        end if;
    end process;

    indvar_flatten2_reg_5018_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state33) and (ap_const_lv1_1 = exitcond2_fu_7341_p2))) then 
                indvar_flatten2_reg_5018 <= ap_const_lv13_0;
            elsif (((ap_const_logic_1 = ap_CS_fsm_pp1_stage0) and (ap_block_pp1_stage0_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp1_iter0) and (ap_const_lv1_0 = exitcond_flatten3_fu_7899_p2))) then 
                indvar_flatten2_reg_5018 <= indvar_flatten_next3_fu_7905_p2;
            end if; 
        end if;
    end process;

    indvar_flatten3_reg_5041_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state33) and (ap_const_lv1_1 = exitcond2_fu_7341_p2))) then 
                indvar_flatten3_reg_5041 <= ap_const_lv8_0;
            elsif (((ap_const_logic_1 = ap_CS_fsm_pp1_stage0) and (ap_block_pp1_stage0_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp1_iter0) and (ap_const_lv1_0 = exitcond_flatten3_fu_7899_p2))) then 
                indvar_flatten3_reg_5041 <= indvar_flatten_next2_fu_7923_p3;
            end if; 
        end if;
    end process;

    indvar_flatten_reg_4843_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_block_pp0_stage0_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (exitcond_flatten1_fu_5272_p2 = ap_const_lv1_0))) then 
                indvar_flatten_reg_4843 <= indvar_flatten_next_fu_5296_p3;
            elsif (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1))) then 
                indvar_flatten_reg_4843 <= ap_const_lv8_0;
            end if; 
        end if;
    end process;

    w10_reg_4995_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state33) and (ap_const_lv1_0 = exitcond2_fu_7341_p2))) then 
                w10_reg_4995 <= ap_const_lv4_1;
            elsif (((ap_const_logic_1 = ap_CS_fsm_state35) and (ap_const_lv1_1 = exitcond13_fu_7521_p2))) then 
                w10_reg_4995 <= w_13_fu_7533_p2;
            end if; 
        end if;
    end process;

    w11_reg_5064_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state33) and (ap_const_lv1_1 = exitcond2_fu_7341_p2))) then 
                w11_reg_5064 <= ap_const_lv4_1;
            elsif (((ap_block_pp1_stage0_flag00011001 = ap_const_boolean_0) and (ap_const_lv1_0 = ap_reg_pp1_iter1_exitcond_flatten3_reg_9569) and (ap_const_logic_1 = ap_enable_reg_pp1_iter2))) then 
                w11_reg_5064 <= w_14_fu_8132_p2;
            end if; 
        end if;
    end process;

    w2_reg_4890_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state6) and (ap_const_lv1_0 = exitcond1_fu_5553_p2))) then 
                w2_reg_4890 <= ap_const_lv4_1;
            elsif (((ap_const_logic_1 = ap_CS_fsm_state8) and (ap_const_lv1_1 = exitcond8_fu_5733_p2))) then 
                w2_reg_4890 <= w_8_fu_5745_p2;
            end if; 
        end if;
    end process;

    w5_reg_4925_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state15) and (ap_const_lv1_0 = exitcond3_fu_6149_p2))) then 
                w5_reg_4925 <= ap_const_lv4_1;
            elsif (((ap_const_logic_1 = ap_CS_fsm_state17) and (ap_const_lv1_1 = exitcond5_fu_6329_p2))) then 
                w5_reg_4925 <= w_9_fu_6341_p2;
            end if; 
        end if;
    end process;

    w9_reg_4960_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state24) and (ap_const_lv1_0 = exitcond6_fu_6745_p2))) then 
                w9_reg_4960 <= ap_const_lv4_1;
            elsif (((ap_const_logic_1 = ap_CS_fsm_state26) and (ap_const_lv1_1 = exitcond11_fu_6925_p2))) then 
                w9_reg_4960 <= w_12_fu_6937_p2;
            end if; 
        end if;
    end process;

    w_reg_4866_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_block_pp0_stage0_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter2) and (ap_reg_pp0_iter1_exitcond_flatten1_reg_8342 = ap_const_lv1_0))) then 
                w_reg_4866 <= w_7_fu_5510_p2;
            elsif (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1))) then 
                w_reg_4866 <= ap_const_lv4_1;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state7)) then
                ShuffleConvs_2_Downs_383_reg_8420 <= tmp_190_cast_fu_5576_p1(7 - 1 downto 0);
                ShuffleConvs_2_Downs_384_reg_8425 <= tmp_190_cast_fu_5576_p1(7 - 1 downto 0);
                ShuffleConvs_2_Downs_385_reg_8430 <= tmp_190_cast_fu_5576_p1(7 - 1 downto 0);
                ShuffleConvs_2_Downs_386_reg_8435 <= tmp_190_cast_fu_5576_p1(7 - 1 downto 0);
                ShuffleConvs_2_Downs_387_reg_8440 <= tmp_190_cast_fu_5576_p1(7 - 1 downto 0);
                ShuffleConvs_2_Downs_388_reg_8445 <= tmp_190_cast_fu_5576_p1(7 - 1 downto 0);
                ShuffleConvs_2_Downs_389_reg_8450 <= tmp_190_cast_fu_5576_p1(7 - 1 downto 0);
                ShuffleConvs_2_Downs_390_reg_8455 <= tmp_190_cast_fu_5576_p1(7 - 1 downto 0);
                ShuffleConvs_2_Downs_391_reg_8460 <= tmp_190_cast_fu_5576_p1(7 - 1 downto 0);
                ShuffleConvs_2_Downs_392_reg_8465 <= tmp_190_cast_fu_5576_p1(7 - 1 downto 0);
                ShuffleConvs_2_Downs_393_reg_8470 <= tmp_190_cast_fu_5576_p1(7 - 1 downto 0);
                ShuffleConvs_2_Downs_394_reg_8475 <= tmp_190_cast_fu_5576_p1(7 - 1 downto 0);
                ShuffleConvs_2_Downs_395_reg_8480 <= tmp_190_cast_fu_5576_p1(7 - 1 downto 0);
                ShuffleConvs_2_Downs_396_reg_8485 <= tmp_190_cast_fu_5576_p1(7 - 1 downto 0);
                ShuffleConvs_2_Downs_397_reg_8490 <= tmp_190_cast_fu_5576_p1(7 - 1 downto 0);
                ShuffleConvs_2_Downs_398_reg_8495 <= tmp_190_cast_fu_5576_p1(7 - 1 downto 0);
                ShuffleConvs_2_Downs_399_reg_8500 <= tmp_190_cast_fu_5576_p1(7 - 1 downto 0);
                ShuffleConvs_2_Downs_400_reg_8505 <= tmp_190_cast_fu_5576_p1(7 - 1 downto 0);
                ShuffleConvs_2_Downs_401_reg_8510 <= tmp_190_cast_fu_5576_p1(7 - 1 downto 0);
                ShuffleConvs_2_Downs_402_reg_8515 <= tmp_190_cast_fu_5576_p1(7 - 1 downto 0);
                ShuffleConvs_2_Downs_403_reg_8520 <= tmp_190_cast_fu_5576_p1(7 - 1 downto 0);
                ShuffleConvs_2_Downs_404_reg_8525 <= tmp_190_cast_fu_5576_p1(7 - 1 downto 0);
                ShuffleConvs_2_Downs_405_reg_8530 <= tmp_190_cast_fu_5576_p1(7 - 1 downto 0);
                ShuffleConvs_2_Downs_406_reg_8535 <= tmp_190_cast_fu_5576_p1(7 - 1 downto 0);
                    w2_cast_cast1_reg_8410(3 downto 0) <= w2_cast_cast1_fu_5559_p1(3 downto 0);
                    w2_cast_cast2_reg_8415(3 downto 0) <= w2_cast_cast2_fu_5563_p1(3 downto 0);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state16)) then
                ShuffleConvs_2_Downs_431_reg_8714 <= tmp_194_cast_fu_6172_p1(7 - 1 downto 0);
                ShuffleConvs_2_Downs_432_reg_8719 <= tmp_194_cast_fu_6172_p1(7 - 1 downto 0);
                ShuffleConvs_2_Downs_433_reg_8724 <= tmp_194_cast_fu_6172_p1(7 - 1 downto 0);
                ShuffleConvs_2_Downs_434_reg_8729 <= tmp_194_cast_fu_6172_p1(7 - 1 downto 0);
                ShuffleConvs_2_Downs_435_reg_8734 <= tmp_194_cast_fu_6172_p1(7 - 1 downto 0);
                ShuffleConvs_2_Downs_436_reg_8739 <= tmp_194_cast_fu_6172_p1(7 - 1 downto 0);
                ShuffleConvs_2_Downs_437_reg_8744 <= tmp_194_cast_fu_6172_p1(7 - 1 downto 0);
                ShuffleConvs_2_Downs_438_reg_8749 <= tmp_194_cast_fu_6172_p1(7 - 1 downto 0);
                ShuffleConvs_2_Downs_439_reg_8754 <= tmp_194_cast_fu_6172_p1(7 - 1 downto 0);
                ShuffleConvs_2_Downs_440_reg_8759 <= tmp_194_cast_fu_6172_p1(7 - 1 downto 0);
                ShuffleConvs_2_Downs_441_reg_8764 <= tmp_194_cast_fu_6172_p1(7 - 1 downto 0);
                ShuffleConvs_2_Downs_442_reg_8769 <= tmp_194_cast_fu_6172_p1(7 - 1 downto 0);
                ShuffleConvs_2_Downs_443_reg_8774 <= tmp_194_cast_fu_6172_p1(7 - 1 downto 0);
                ShuffleConvs_2_Downs_444_reg_8779 <= tmp_194_cast_fu_6172_p1(7 - 1 downto 0);
                ShuffleConvs_2_Downs_445_reg_8784 <= tmp_194_cast_fu_6172_p1(7 - 1 downto 0);
                ShuffleConvs_2_Downs_446_reg_8789 <= tmp_194_cast_fu_6172_p1(7 - 1 downto 0);
                ShuffleConvs_2_Downs_447_reg_8794 <= tmp_194_cast_fu_6172_p1(7 - 1 downto 0);
                ShuffleConvs_2_Downs_448_reg_8799 <= tmp_194_cast_fu_6172_p1(7 - 1 downto 0);
                ShuffleConvs_2_Downs_449_reg_8804 <= tmp_194_cast_fu_6172_p1(7 - 1 downto 0);
                ShuffleConvs_2_Downs_450_reg_8809 <= tmp_194_cast_fu_6172_p1(7 - 1 downto 0);
                ShuffleConvs_2_Downs_451_reg_8814 <= tmp_194_cast_fu_6172_p1(7 - 1 downto 0);
                ShuffleConvs_2_Downs_452_reg_8819 <= tmp_194_cast_fu_6172_p1(7 - 1 downto 0);
                ShuffleConvs_2_Downs_453_reg_8824 <= tmp_194_cast_fu_6172_p1(7 - 1 downto 0);
                ShuffleConvs_2_Downs_454_reg_8829 <= tmp_194_cast_fu_6172_p1(7 - 1 downto 0);
                    w5_cast_cast1_reg_8704(3 downto 0) <= w5_cast_cast1_fu_6155_p1(3 downto 0);
                    w5_cast_cast2_reg_8709(3 downto 0) <= w5_cast_cast2_fu_6159_p1(3 downto 0);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state25)) then
                ShuffleConvs_2_Downs_479_reg_9008 <= tmp_208_cast_fu_6768_p1(7 - 1 downto 0);
                ShuffleConvs_2_Downs_480_reg_9013 <= tmp_208_cast_fu_6768_p1(7 - 1 downto 0);
                ShuffleConvs_2_Downs_481_reg_9018 <= tmp_208_cast_fu_6768_p1(7 - 1 downto 0);
                ShuffleConvs_2_Downs_482_reg_9023 <= tmp_208_cast_fu_6768_p1(7 - 1 downto 0);
                ShuffleConvs_2_Downs_483_reg_9028 <= tmp_208_cast_fu_6768_p1(7 - 1 downto 0);
                ShuffleConvs_2_Downs_484_reg_9033 <= tmp_208_cast_fu_6768_p1(7 - 1 downto 0);
                ShuffleConvs_2_Downs_485_reg_9038 <= tmp_208_cast_fu_6768_p1(7 - 1 downto 0);
                ShuffleConvs_2_Downs_486_reg_9043 <= tmp_208_cast_fu_6768_p1(7 - 1 downto 0);
                ShuffleConvs_2_Downs_487_reg_9048 <= tmp_208_cast_fu_6768_p1(7 - 1 downto 0);
                ShuffleConvs_2_Downs_488_reg_9053 <= tmp_208_cast_fu_6768_p1(7 - 1 downto 0);
                ShuffleConvs_2_Downs_489_reg_9058 <= tmp_208_cast_fu_6768_p1(7 - 1 downto 0);
                ShuffleConvs_2_Downs_490_reg_9063 <= tmp_208_cast_fu_6768_p1(7 - 1 downto 0);
                ShuffleConvs_2_Downs_491_reg_9068 <= tmp_208_cast_fu_6768_p1(7 - 1 downto 0);
                ShuffleConvs_2_Downs_492_reg_9073 <= tmp_208_cast_fu_6768_p1(7 - 1 downto 0);
                ShuffleConvs_2_Downs_493_reg_9078 <= tmp_208_cast_fu_6768_p1(7 - 1 downto 0);
                ShuffleConvs_2_Downs_494_reg_9083 <= tmp_208_cast_fu_6768_p1(7 - 1 downto 0);
                ShuffleConvs_2_Downs_495_reg_9088 <= tmp_208_cast_fu_6768_p1(7 - 1 downto 0);
                ShuffleConvs_2_Downs_496_reg_9093 <= tmp_208_cast_fu_6768_p1(7 - 1 downto 0);
                ShuffleConvs_2_Downs_497_reg_9098 <= tmp_208_cast_fu_6768_p1(7 - 1 downto 0);
                ShuffleConvs_2_Downs_498_reg_9103 <= tmp_208_cast_fu_6768_p1(7 - 1 downto 0);
                ShuffleConvs_2_Downs_499_reg_9108 <= tmp_208_cast_fu_6768_p1(7 - 1 downto 0);
                ShuffleConvs_2_Downs_500_reg_9113 <= tmp_208_cast_fu_6768_p1(7 - 1 downto 0);
                ShuffleConvs_2_Downs_501_reg_9118 <= tmp_208_cast_fu_6768_p1(7 - 1 downto 0);
                ShuffleConvs_2_Downs_502_reg_9123 <= tmp_208_cast_fu_6768_p1(7 - 1 downto 0);
                    w9_cast8_cast1_reg_8998(3 downto 0) <= w9_cast8_cast1_fu_6751_p1(3 downto 0);
                    w9_cast8_cast2_reg_9003(3 downto 0) <= w9_cast8_cast2_fu_6755_p1(3 downto 0);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state34)) then
                ShuffleConvs_2_Downs_527_reg_9303 <= tmp_219_cast_fu_7364_p1(7 - 1 downto 0);
                ShuffleConvs_2_Downs_528_reg_9308 <= tmp_219_cast_fu_7364_p1(7 - 1 downto 0);
                ShuffleConvs_2_Downs_529_reg_9313 <= tmp_219_cast_fu_7364_p1(7 - 1 downto 0);
                ShuffleConvs_2_Downs_530_reg_9318 <= tmp_219_cast_fu_7364_p1(7 - 1 downto 0);
                ShuffleConvs_2_Downs_531_reg_9323 <= tmp_219_cast_fu_7364_p1(7 - 1 downto 0);
                ShuffleConvs_2_Downs_532_reg_9328 <= tmp_219_cast_fu_7364_p1(7 - 1 downto 0);
                ShuffleConvs_2_Downs_533_reg_9333 <= tmp_219_cast_fu_7364_p1(7 - 1 downto 0);
                ShuffleConvs_2_Downs_534_reg_9338 <= tmp_219_cast_fu_7364_p1(7 - 1 downto 0);
                ShuffleConvs_2_Downs_535_reg_9343 <= tmp_219_cast_fu_7364_p1(7 - 1 downto 0);
                ShuffleConvs_2_Downs_536_reg_9348 <= tmp_219_cast_fu_7364_p1(7 - 1 downto 0);
                ShuffleConvs_2_Downs_537_reg_9353 <= tmp_219_cast_fu_7364_p1(7 - 1 downto 0);
                ShuffleConvs_2_Downs_538_reg_9358 <= tmp_219_cast_fu_7364_p1(7 - 1 downto 0);
                ShuffleConvs_2_Downs_539_reg_9363 <= tmp_219_cast_fu_7364_p1(7 - 1 downto 0);
                ShuffleConvs_2_Downs_540_reg_9368 <= tmp_219_cast_fu_7364_p1(7 - 1 downto 0);
                ShuffleConvs_2_Downs_541_reg_9373 <= tmp_219_cast_fu_7364_p1(7 - 1 downto 0);
                ShuffleConvs_2_Downs_542_reg_9378 <= tmp_219_cast_fu_7364_p1(7 - 1 downto 0);
                ShuffleConvs_2_Downs_543_reg_9383 <= tmp_219_cast_fu_7364_p1(7 - 1 downto 0);
                ShuffleConvs_2_Downs_544_reg_9388 <= tmp_219_cast_fu_7364_p1(7 - 1 downto 0);
                ShuffleConvs_2_Downs_545_reg_9393 <= tmp_219_cast_fu_7364_p1(7 - 1 downto 0);
                ShuffleConvs_2_Downs_546_reg_9398 <= tmp_219_cast_fu_7364_p1(7 - 1 downto 0);
                ShuffleConvs_2_Downs_547_reg_9403 <= tmp_219_cast_fu_7364_p1(7 - 1 downto 0);
                ShuffleConvs_2_Downs_548_reg_9408 <= tmp_219_cast_fu_7364_p1(7 - 1 downto 0);
                ShuffleConvs_2_Downs_549_reg_9413 <= tmp_219_cast_fu_7364_p1(7 - 1 downto 0);
                ShuffleConvs_2_Downs_550_reg_9418 <= tmp_219_cast_fu_7364_p1(7 - 1 downto 0);
                    w10_cast5_cast1_reg_9293(3 downto 0) <= w10_cast5_cast1_fu_7347_p1(3 downto 0);
                    w10_cast5_cast2_reg_9298(3 downto 0) <= w10_cast5_cast2_fu_7351_p1(3 downto 0);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_block_pp1_stage0_flag00011001 = ap_const_boolean_0) and (ap_const_lv1_0 = ap_reg_pp1_iter1_exitcond_flatten3_reg_9569))) then
                ShuffleConvs_2_Downs_575_reg_9610 <= tmp_234_cast_fu_8032_p1(7 - 1 downto 0);
                ShuffleConvs_2_Downs_576_reg_9616 <= tmp_234_cast_fu_8032_p1(7 - 1 downto 0);
                ShuffleConvs_2_Downs_577_reg_9622 <= tmp_234_cast_fu_8032_p1(7 - 1 downto 0);
                ShuffleConvs_2_Downs_578_reg_9628 <= tmp_234_cast_fu_8032_p1(7 - 1 downto 0);
                ShuffleConvs_2_Downs_579_reg_9634 <= tmp_234_cast_fu_8032_p1(7 - 1 downto 0);
                ShuffleConvs_2_Downs_580_reg_9640 <= tmp_234_cast_fu_8032_p1(7 - 1 downto 0);
                ShuffleConvs_2_Downs_581_reg_9646 <= tmp_234_cast_fu_8032_p1(7 - 1 downto 0);
                ShuffleConvs_2_Downs_582_reg_9652 <= tmp_234_cast_fu_8032_p1(7 - 1 downto 0);
                ShuffleConvs_2_Downs_583_reg_9658 <= tmp_234_cast_fu_8032_p1(7 - 1 downto 0);
                ShuffleConvs_2_Downs_584_reg_9664 <= tmp_234_cast_fu_8032_p1(7 - 1 downto 0);
                ShuffleConvs_2_Downs_585_reg_9670 <= tmp_234_cast_fu_8032_p1(7 - 1 downto 0);
                ShuffleConvs_2_Downs_586_reg_9676 <= tmp_234_cast_fu_8032_p1(7 - 1 downto 0);
                ShuffleConvs_2_Downs_587_reg_9682 <= tmp_234_cast_fu_8032_p1(7 - 1 downto 0);
                ShuffleConvs_2_Downs_588_reg_9688 <= tmp_234_cast_fu_8032_p1(7 - 1 downto 0);
                ShuffleConvs_2_Downs_589_reg_9694 <= tmp_234_cast_fu_8032_p1(7 - 1 downto 0);
                ShuffleConvs_2_Downs_590_reg_9700 <= tmp_234_cast_fu_8032_p1(7 - 1 downto 0);
                ShuffleConvs_2_Downs_591_reg_9706 <= tmp_234_cast_fu_8032_p1(7 - 1 downto 0);
                ShuffleConvs_2_Downs_592_reg_9712 <= tmp_234_cast_fu_8032_p1(7 - 1 downto 0);
                ShuffleConvs_2_Downs_593_reg_9718 <= tmp_234_cast_fu_8032_p1(7 - 1 downto 0);
                ShuffleConvs_2_Downs_594_reg_9724 <= tmp_234_cast_fu_8032_p1(7 - 1 downto 0);
                ShuffleConvs_2_Downs_595_reg_9730 <= tmp_234_cast_fu_8032_p1(7 - 1 downto 0);
                ShuffleConvs_2_Downs_596_reg_9736 <= tmp_234_cast_fu_8032_p1(7 - 1 downto 0);
                ShuffleConvs_2_Downs_597_reg_9742 <= tmp_234_cast_fu_8032_p1(7 - 1 downto 0);
                ShuffleConvs_2_Downs_598_reg_9748 <= tmp_234_cast_fu_8032_p1(7 - 1 downto 0);
                ShuffleConvs_2_Downs_599_reg_9754 <= tmp_234_cast_fu_8032_p1(7 - 1 downto 0);
                ShuffleConvs_2_Downs_600_reg_9760 <= tmp_234_cast_fu_8032_p1(7 - 1 downto 0);
                ShuffleConvs_2_Downs_601_reg_9766 <= tmp_234_cast_fu_8032_p1(7 - 1 downto 0);
                ShuffleConvs_2_Downs_602_reg_9772 <= tmp_234_cast_fu_8032_p1(7 - 1 downto 0);
                ShuffleConvs_2_Downs_603_reg_9778 <= tmp_234_cast_fu_8032_p1(7 - 1 downto 0);
                ShuffleConvs_2_Downs_604_reg_9784 <= tmp_234_cast_fu_8032_p1(7 - 1 downto 0);
                ShuffleConvs_2_Downs_605_reg_9790 <= tmp_234_cast_fu_8032_p1(7 - 1 downto 0);
                ShuffleConvs_2_Downs_606_reg_9796 <= tmp_234_cast_fu_8032_p1(7 - 1 downto 0);
                ShuffleConvs_2_Downs_607_reg_9802 <= tmp_234_cast_fu_8032_p1(7 - 1 downto 0);
                ShuffleConvs_2_Downs_608_reg_9808 <= tmp_234_cast_fu_8032_p1(7 - 1 downto 0);
                ShuffleConvs_2_Downs_609_reg_9814 <= tmp_234_cast_fu_8032_p1(7 - 1 downto 0);
                ShuffleConvs_2_Downs_610_reg_9820 <= tmp_234_cast_fu_8032_p1(7 - 1 downto 0);
                ShuffleConvs_2_Downs_611_reg_9826 <= tmp_234_cast_fu_8032_p1(7 - 1 downto 0);
                ShuffleConvs_2_Downs_612_reg_9832 <= tmp_234_cast_fu_8032_p1(7 - 1 downto 0);
                ShuffleConvs_2_Downs_613_reg_9838 <= tmp_234_cast_fu_8032_p1(7 - 1 downto 0);
                ShuffleConvs_2_Downs_614_reg_9844 <= tmp_234_cast_fu_8032_p1(7 - 1 downto 0);
                ShuffleConvs_2_Downs_615_reg_9850 <= tmp_234_cast_fu_8032_p1(7 - 1 downto 0);
                ShuffleConvs_2_Downs_616_reg_9856 <= tmp_234_cast_fu_8032_p1(7 - 1 downto 0);
                ShuffleConvs_2_Downs_617_reg_9862 <= tmp_234_cast_fu_8032_p1(7 - 1 downto 0);
                ShuffleConvs_2_Downs_618_reg_9868 <= tmp_234_cast_fu_8032_p1(7 - 1 downto 0);
                ShuffleConvs_2_Downs_619_reg_9874 <= tmp_234_cast_fu_8032_p1(7 - 1 downto 0);
                ShuffleConvs_2_Downs_620_reg_9880 <= tmp_234_cast_fu_8032_p1(7 - 1 downto 0);
                ShuffleConvs_2_Downs_621_reg_9886 <= tmp_234_cast_fu_8032_p1(7 - 1 downto 0);
                ShuffleConvs_2_Downs_622_reg_9892 <= tmp_234_cast_fu_8032_p1(7 - 1 downto 0);
                ShuffleConvs_2_Downs_623_reg_9898 <= tmp_234_cast_fu_8032_p1(7 - 1 downto 0);
                ShuffleConvs_2_Downs_624_reg_9904 <= tmp_234_cast_fu_8032_p1(7 - 1 downto 0);
                ShuffleConvs_2_Downs_625_reg_9910 <= tmp_234_cast_fu_8032_p1(7 - 1 downto 0);
                ShuffleConvs_2_Downs_626_reg_9916 <= tmp_234_cast_fu_8032_p1(7 - 1 downto 0);
                ShuffleConvs_2_Downs_627_reg_9922 <= tmp_234_cast_fu_8032_p1(7 - 1 downto 0);
                ShuffleConvs_2_Downs_628_reg_9928 <= tmp_234_cast_fu_8032_p1(7 - 1 downto 0);
                ShuffleConvs_2_Downs_629_reg_9934 <= tmp_234_cast_fu_8032_p1(7 - 1 downto 0);
                ShuffleConvs_2_Downs_630_reg_9940 <= tmp_234_cast_fu_8032_p1(7 - 1 downto 0);
                ShuffleConvs_2_Downs_631_reg_9946 <= tmp_234_cast_fu_8032_p1(7 - 1 downto 0);
                ShuffleConvs_2_Downs_632_reg_9952 <= tmp_234_cast_fu_8032_p1(7 - 1 downto 0);
                ShuffleConvs_2_Downs_633_reg_9958 <= tmp_234_cast_fu_8032_p1(7 - 1 downto 0);
                ShuffleConvs_2_Downs_634_reg_9964 <= tmp_234_cast_fu_8032_p1(7 - 1 downto 0);
                ShuffleConvs_2_Downs_635_reg_9970 <= tmp_234_cast_fu_8032_p1(7 - 1 downto 0);
                ShuffleConvs_2_Downs_636_reg_9976 <= tmp_234_cast_fu_8032_p1(7 - 1 downto 0);
                ShuffleConvs_2_Downs_637_reg_9982 <= tmp_234_cast_fu_8032_p1(7 - 1 downto 0);
                ShuffleConvs_2_Downs_638_reg_9988 <= tmp_234_cast_fu_8032_p1(7 - 1 downto 0);
                ShuffleConvs_2_Downs_639_reg_9994 <= tmp_234_cast_fu_8032_p1(7 - 1 downto 0);
                ShuffleConvs_2_Downs_640_reg_10000 <= tmp_234_cast_fu_8032_p1(7 - 1 downto 0);
                ShuffleConvs_2_Downs_641_reg_10006 <= tmp_234_cast_fu_8032_p1(7 - 1 downto 0);
                ShuffleConvs_2_Downs_642_reg_10012 <= tmp_234_cast_fu_8032_p1(7 - 1 downto 0);
                ShuffleConvs_2_Downs_643_reg_10018 <= tmp_234_cast_fu_8032_p1(7 - 1 downto 0);
                ShuffleConvs_2_Downs_644_reg_10024 <= tmp_234_cast_fu_8032_p1(7 - 1 downto 0);
                ShuffleConvs_2_Downs_645_reg_10030 <= tmp_234_cast_fu_8032_p1(7 - 1 downto 0);
                ShuffleConvs_2_Downs_646_reg_10036 <= tmp_234_cast_fu_8032_p1(7 - 1 downto 0);
                ShuffleConvs_2_Downs_647_reg_10042 <= tmp_234_cast_fu_8032_p1(7 - 1 downto 0);
                ShuffleConvs_2_Downs_648_reg_10048 <= tmp_234_cast_fu_8032_p1(7 - 1 downto 0);
                ShuffleConvs_2_Downs_649_reg_10054 <= tmp_234_cast_fu_8032_p1(7 - 1 downto 0);
                ShuffleConvs_2_Downs_650_reg_10060 <= tmp_234_cast_fu_8032_p1(7 - 1 downto 0);
                ShuffleConvs_2_Downs_651_reg_10066 <= tmp_234_cast_fu_8032_p1(7 - 1 downto 0);
                ShuffleConvs_2_Downs_652_reg_10072 <= tmp_234_cast_fu_8032_p1(7 - 1 downto 0);
                ShuffleConvs_2_Downs_653_reg_10078 <= tmp_234_cast_fu_8032_p1(7 - 1 downto 0);
                ShuffleConvs_2_Downs_654_reg_10084 <= tmp_234_cast_fu_8032_p1(7 - 1 downto 0);
                ShuffleConvs_2_Downs_655_reg_10090 <= tmp_234_cast_fu_8032_p1(7 - 1 downto 0);
                ShuffleConvs_2_Downs_656_reg_10096 <= tmp_234_cast_fu_8032_p1(7 - 1 downto 0);
                ShuffleConvs_2_Downs_657_reg_10102 <= tmp_234_cast_fu_8032_p1(7 - 1 downto 0);
                ShuffleConvs_2_Downs_658_reg_10108 <= tmp_234_cast_fu_8032_p1(7 - 1 downto 0);
                ShuffleConvs_2_Downs_659_reg_10114 <= tmp_234_cast_fu_8032_p1(7 - 1 downto 0);
                ShuffleConvs_2_Downs_660_reg_10120 <= tmp_234_cast_fu_8032_p1(7 - 1 downto 0);
                ShuffleConvs_2_Downs_661_reg_10126 <= tmp_234_cast_fu_8032_p1(7 - 1 downto 0);
                ShuffleConvs_2_Downs_662_reg_10132 <= tmp_234_cast_fu_8032_p1(7 - 1 downto 0);
                ShuffleConvs_2_Downs_663_reg_10138 <= tmp_234_cast_fu_8032_p1(7 - 1 downto 0);
                ShuffleConvs_2_Downs_664_reg_10144 <= tmp_234_cast_fu_8032_p1(7 - 1 downto 0);
                ShuffleConvs_2_Downs_665_reg_10150 <= tmp_234_cast_fu_8032_p1(7 - 1 downto 0);
                ShuffleConvs_2_Downs_666_reg_10156 <= tmp_234_cast_fu_8032_p1(7 - 1 downto 0);
                ShuffleConvs_2_Downs_667_reg_10162 <= tmp_234_cast_fu_8032_p1(7 - 1 downto 0);
                ShuffleConvs_2_Downs_668_reg_10168 <= tmp_234_cast_fu_8032_p1(7 - 1 downto 0);
                ShuffleConvs_2_Downs_669_reg_10174 <= tmp_234_cast_fu_8032_p1(7 - 1 downto 0);
                ShuffleConvs_2_Downs_670_reg_10180 <= tmp_234_cast_fu_8032_p1(7 - 1 downto 0);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_block_pp0_stage0_flag00011001 = ap_const_boolean_0))) then
                ap_reg_pp0_iter1_exitcond_flatten1_reg_8342 <= exitcond_flatten1_reg_8342;
                exitcond_flatten1_reg_8342 <= exitcond_flatten1_fu_5272_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp1_stage0) and (ap_block_pp1_stage0_flag00011001 = ap_const_boolean_0))) then
                ap_reg_pp1_iter1_exitcond_flatten3_reg_9569 <= exitcond_flatten3_reg_9569;
                exitcond_flatten3_reg_9569 <= exitcond_flatten3_fu_7899_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_block_pp1_stage0_flag00011001 = ap_const_boolean_0)) then
                ap_reg_pp1_iter2_co9_mid2_reg_9591 <= co9_mid2_reg_9591;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state8)) then
                ci_1_reg_8676 <= ci_1_fu_5739_p2;
                input_V_addr_reg_8548 <= tmp_202_cast_fu_5702_p1(14 - 1 downto 0);
                weight_0_V_addr_reg_8553 <= tmp_204_cast_fu_5717_p1(7 - 1 downto 0);
                weight_10_V_addr_reg_8603 <= tmp_204_cast_fu_5717_p1(7 - 1 downto 0);
                weight_11_V_addr_reg_8608 <= tmp_204_cast_fu_5717_p1(7 - 1 downto 0);
                weight_1_V_addr_reg_8558 <= tmp_204_cast_fu_5717_p1(7 - 1 downto 0);
                weight_2_V_addr_reg_8563 <= tmp_204_cast_fu_5717_p1(7 - 1 downto 0);
                weight_3_V_addr_reg_8568 <= tmp_204_cast_fu_5717_p1(7 - 1 downto 0);
                weight_48_V_addr_reg_8613 <= ci_cast_fu_5616_p1(7 - 1 downto 0);
                weight_49_V_addr_reg_8618 <= ci_cast_fu_5616_p1(7 - 1 downto 0);
                weight_4_V_addr_reg_8573 <= tmp_204_cast_fu_5717_p1(7 - 1 downto 0);
                weight_50_V_addr_reg_8623 <= ci_cast_fu_5616_p1(7 - 1 downto 0);
                weight_51_V_addr_reg_8628 <= ci_cast_fu_5616_p1(7 - 1 downto 0);
                weight_52_V_addr_reg_8633 <= ci_cast_fu_5616_p1(7 - 1 downto 0);
                weight_53_V_addr_reg_8638 <= ci_cast_fu_5616_p1(7 - 1 downto 0);
                weight_54_V_addr_reg_8643 <= ci_cast_fu_5616_p1(7 - 1 downto 0);
                weight_55_V_addr_reg_8648 <= ci_cast_fu_5616_p1(7 - 1 downto 0);
                weight_56_V_addr_reg_8653 <= ci_cast_fu_5616_p1(7 - 1 downto 0);
                weight_57_V_addr_reg_8658 <= ci_cast_fu_5616_p1(7 - 1 downto 0);
                weight_58_V_addr_reg_8663 <= ci_cast_fu_5616_p1(7 - 1 downto 0);
                weight_59_V_addr_reg_8668 <= ci_cast_fu_5616_p1(7 - 1 downto 0);
                weight_5_V_addr_reg_8578 <= tmp_204_cast_fu_5717_p1(7 - 1 downto 0);
                weight_6_V_addr_reg_8583 <= tmp_204_cast_fu_5717_p1(7 - 1 downto 0);
                weight_7_V_addr_reg_8588 <= tmp_204_cast_fu_5717_p1(7 - 1 downto 0);
                weight_8_V_addr_reg_8593 <= tmp_204_cast_fu_5717_p1(7 - 1 downto 0);
                weight_9_V_addr_reg_8598 <= tmp_204_cast_fu_5717_p1(7 - 1 downto 0);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state17)) then
                ci_2_reg_8970 <= ci_2_fu_6335_p2;
                input_V_addr_1_reg_8842 <= tmp_216_cast_fu_6298_p1(14 - 1 downto 0);
                weight_12_V_addr_reg_8847 <= tmp_218_cast_fu_6313_p1(7 - 1 downto 0);
                weight_13_V_addr_reg_8852 <= tmp_218_cast_fu_6313_p1(7 - 1 downto 0);
                weight_14_V_addr_reg_8857 <= tmp_218_cast_fu_6313_p1(7 - 1 downto 0);
                weight_15_V_addr_reg_8862 <= tmp_218_cast_fu_6313_p1(7 - 1 downto 0);
                weight_16_V_addr_reg_8867 <= tmp_218_cast_fu_6313_p1(7 - 1 downto 0);
                weight_17_V_addr_reg_8872 <= tmp_218_cast_fu_6313_p1(7 - 1 downto 0);
                weight_18_V_addr_reg_8877 <= tmp_218_cast_fu_6313_p1(7 - 1 downto 0);
                weight_19_V_addr_reg_8882 <= tmp_218_cast_fu_6313_p1(7 - 1 downto 0);
                weight_20_V_addr_reg_8887 <= tmp_218_cast_fu_6313_p1(7 - 1 downto 0);
                weight_21_V_addr_reg_8892 <= tmp_218_cast_fu_6313_p1(7 - 1 downto 0);
                weight_22_V_addr_reg_8897 <= tmp_218_cast_fu_6313_p1(7 - 1 downto 0);
                weight_23_V_addr_reg_8902 <= tmp_218_cast_fu_6313_p1(7 - 1 downto 0);
                weight_60_V_addr_reg_8907 <= ci6_cast_fu_6212_p1(7 - 1 downto 0);
                weight_61_V_addr_reg_8912 <= ci6_cast_fu_6212_p1(7 - 1 downto 0);
                weight_62_V_addr_reg_8917 <= ci6_cast_fu_6212_p1(7 - 1 downto 0);
                weight_63_V_addr_reg_8922 <= ci6_cast_fu_6212_p1(7 - 1 downto 0);
                weight_64_V_addr_reg_8927 <= ci6_cast_fu_6212_p1(7 - 1 downto 0);
                weight_65_V_addr_reg_8932 <= ci6_cast_fu_6212_p1(7 - 1 downto 0);
                weight_66_V_addr_reg_8937 <= ci6_cast_fu_6212_p1(7 - 1 downto 0);
                weight_67_V_addr_reg_8942 <= ci6_cast_fu_6212_p1(7 - 1 downto 0);
                weight_68_V_addr_reg_8947 <= ci6_cast_fu_6212_p1(7 - 1 downto 0);
                weight_69_V_addr_reg_8952 <= ci6_cast_fu_6212_p1(7 - 1 downto 0);
                weight_70_V_addr_reg_8957 <= ci6_cast_fu_6212_p1(7 - 1 downto 0);
                weight_71_V_addr_reg_8962 <= ci6_cast_fu_6212_p1(7 - 1 downto 0);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state26)) then
                ci_3_reg_9264 <= ci_3_fu_6931_p2;
                input_V_addr_2_reg_9136 <= tmp_227_cast_fu_6894_p1(14 - 1 downto 0);
                weight_24_V_addr_reg_9141 <= tmp_229_cast_fu_6909_p1(7 - 1 downto 0);
                weight_25_V_addr_reg_9146 <= tmp_229_cast_fu_6909_p1(7 - 1 downto 0);
                weight_26_V_addr_reg_9151 <= tmp_229_cast_fu_6909_p1(7 - 1 downto 0);
                weight_27_V_addr_reg_9156 <= tmp_229_cast_fu_6909_p1(7 - 1 downto 0);
                weight_28_V_addr_reg_9161 <= tmp_229_cast_fu_6909_p1(7 - 1 downto 0);
                weight_29_V_addr_reg_9166 <= tmp_229_cast_fu_6909_p1(7 - 1 downto 0);
                weight_30_V_addr_reg_9171 <= tmp_229_cast_fu_6909_p1(7 - 1 downto 0);
                weight_31_V_addr_reg_9176 <= tmp_229_cast_fu_6909_p1(7 - 1 downto 0);
                weight_32_V_addr_reg_9181 <= tmp_229_cast_fu_6909_p1(7 - 1 downto 0);
                weight_33_V_addr_reg_9186 <= tmp_229_cast_fu_6909_p1(7 - 1 downto 0);
                weight_34_V_addr_reg_9191 <= tmp_229_cast_fu_6909_p1(7 - 1 downto 0);
                weight_35_V_addr_reg_9196 <= tmp_229_cast_fu_6909_p1(7 - 1 downto 0);
                weight_72_V_addr_reg_9201 <= ci2_cast7_fu_6808_p1(7 - 1 downto 0);
                weight_73_V_addr_reg_9206 <= ci2_cast7_fu_6808_p1(7 - 1 downto 0);
                weight_74_V_addr_reg_9211 <= ci2_cast7_fu_6808_p1(7 - 1 downto 0);
                weight_75_V_addr_reg_9216 <= ci2_cast7_fu_6808_p1(7 - 1 downto 0);
                weight_76_V_addr_reg_9221 <= ci2_cast7_fu_6808_p1(7 - 1 downto 0);
                weight_77_V_addr_reg_9226 <= ci2_cast7_fu_6808_p1(7 - 1 downto 0);
                weight_78_V_addr_reg_9231 <= ci2_cast7_fu_6808_p1(7 - 1 downto 0);
                weight_79_V_addr_reg_9236 <= ci2_cast7_fu_6808_p1(7 - 1 downto 0);
                weight_80_V_addr_reg_9241 <= ci2_cast7_fu_6808_p1(7 - 1 downto 0);
                weight_81_V_addr_reg_9246 <= ci2_cast7_fu_6808_p1(7 - 1 downto 0);
                weight_82_V_addr_reg_9251 <= ci2_cast7_fu_6808_p1(7 - 1 downto 0);
                weight_83_V_addr_reg_9256 <= ci2_cast7_fu_6808_p1(7 - 1 downto 0);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state35)) then
                ci_4_reg_9559 <= ci_4_fu_7527_p2;
                input_V_addr_3_reg_9431 <= tmp_242_cast_fu_7490_p1(14 - 1 downto 0);
                weight_36_V_addr_reg_9436 <= tmp_244_cast_fu_7505_p1(7 - 1 downto 0);
                weight_37_V_addr_reg_9441 <= tmp_244_cast_fu_7505_p1(7 - 1 downto 0);
                weight_38_V_addr_reg_9446 <= tmp_244_cast_fu_7505_p1(7 - 1 downto 0);
                weight_39_V_addr_reg_9451 <= tmp_244_cast_fu_7505_p1(7 - 1 downto 0);
                weight_40_V_addr_reg_9456 <= tmp_244_cast_fu_7505_p1(7 - 1 downto 0);
                weight_41_V_addr_reg_9461 <= tmp_244_cast_fu_7505_p1(7 - 1 downto 0);
                weight_42_V_addr_reg_9466 <= tmp_244_cast_fu_7505_p1(7 - 1 downto 0);
                weight_43_V_addr_reg_9471 <= tmp_244_cast_fu_7505_p1(7 - 1 downto 0);
                weight_44_V_addr_reg_9476 <= tmp_244_cast_fu_7505_p1(7 - 1 downto 0);
                weight_45_V_addr_reg_9481 <= tmp_244_cast_fu_7505_p1(7 - 1 downto 0);
                weight_46_V_addr_reg_9486 <= tmp_244_cast_fu_7505_p1(7 - 1 downto 0);
                weight_47_V_addr_reg_9491 <= tmp_244_cast_fu_7505_p1(7 - 1 downto 0);
                weight_84_V_addr_reg_9496 <= ci3_cast4_fu_7404_p1(7 - 1 downto 0);
                weight_85_V_addr_reg_9501 <= ci3_cast4_fu_7404_p1(7 - 1 downto 0);
                weight_86_V_addr_reg_9506 <= ci3_cast4_fu_7404_p1(7 - 1 downto 0);
                weight_87_V_addr_reg_9511 <= ci3_cast4_fu_7404_p1(7 - 1 downto 0);
                weight_88_V_addr_reg_9516 <= ci3_cast4_fu_7404_p1(7 - 1 downto 0);
                weight_89_V_addr_reg_9521 <= ci3_cast4_fu_7404_p1(7 - 1 downto 0);
                weight_90_V_addr_reg_9526 <= ci3_cast4_fu_7404_p1(7 - 1 downto 0);
                weight_91_V_addr_reg_9531 <= ci3_cast4_fu_7404_p1(7 - 1 downto 0);
                weight_92_V_addr_reg_9536 <= ci3_cast4_fu_7404_p1(7 - 1 downto 0);
                weight_93_V_addr_reg_9541 <= ci3_cast4_fu_7404_p1(7 - 1 downto 0);
                weight_94_V_addr_reg_9546 <= ci3_cast4_fu_7404_p1(7 - 1 downto 0);
                weight_95_V_addr_reg_9551 <= ci3_cast4_fu_7404_p1(7 - 1 downto 0);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp1_stage0) and (ap_block_pp1_stage0_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp1_iter1) and (ap_const_lv1_0 = exitcond_flatten3_reg_9569))) then
                co9_mid2_reg_9591 <= co9_mid2_fu_7961_p3;
                h11_cast2_mid2_reg_9603 <= h11_cast2_mid2_fu_7987_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_block_pp0_stage0_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter1) and (exitcond_flatten1_reg_8342 = ap_const_lv1_0))) then
                co_cast_mid2_v_reg_8364 <= co_cast_mid2_v_fu_5317_p3;
                h_cast_mid2_reg_8375 <= h_cast_mid2_fu_5365_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp1_stage0) and (ap_block_pp1_stage0_flag00011001 = ap_const_boolean_0) and (ap_const_lv1_0 = exitcond_flatten3_fu_7899_p2))) then
                exitcond_flatten2_reg_9578 <= exitcond_flatten2_fu_7911_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_block_pp0_stage0_flag00011001 = ap_const_boolean_0) and (exitcond_flatten1_fu_5272_p2 = ap_const_lv1_0))) then
                exitcond_flatten_reg_8351 <= exitcond_flatten_fu_5284_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state6)) then
                    h1_cast_cast1_reg_8392(3 downto 0) <= h1_cast_cast1_fu_5515_p1(3 downto 0);
                    h1_cast_cast_reg_8397(3 downto 0) <= h1_cast_cast_fu_5519_p1(3 downto 0);
                    tmp_148_reg_8402(7 downto 1) <= tmp_148_fu_5547_p2(7 downto 1);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state15)) then
                    h4_cast_cast1_reg_8686(3 downto 0) <= h4_cast_cast1_fu_6111_p1(3 downto 0);
                    h4_cast_cast_reg_8691(3 downto 0) <= h4_cast_cast_fu_6115_p1(3 downto 0);
                    tmp_151_reg_8696(7 downto 1) <= tmp_151_fu_6143_p2(7 downto 1);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state24)) then
                    h8_cast9_cast1_reg_8980(3 downto 0) <= h8_cast9_cast1_fu_6707_p1(3 downto 0);
                    h8_cast9_cast_reg_8985(3 downto 0) <= h8_cast9_cast_fu_6711_p1(3 downto 0);
                    tmp_155_reg_8990(7 downto 1) <= tmp_155_fu_6739_p2(7 downto 1);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state33)) then
                    h9_cast6_cast1_reg_9274(3 downto 0) <= h9_cast6_cast1_fu_7303_p1(3 downto 0);
                    h9_cast6_cast_reg_9279(3 downto 0) <= h9_cast6_cast_fu_7307_p1(3 downto 0);
                    tmp_167_reg_9284(7 downto 1) <= tmp_167_fu_7335_p2(7 downto 1);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state10) or (ap_const_logic_1 = ap_CS_fsm_state19) or (ap_const_logic_1 = ap_CS_fsm_state28) or (ap_const_logic_1 = ap_CS_fsm_state37))) then
                reg_5256 <= input_V_q0;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp1_stage0) and (ap_block_pp1_stage0_flag00011001 = ap_const_boolean_0) and (ap_const_lv1_0 = exitcond_flatten3_reg_9569))) then
                w12_mid2_reg_9597 <= w12_mid2_fu_7979_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_block_pp0_stage0_flag00011001 = ap_const_boolean_0) and (exitcond_flatten1_reg_8342 = ap_const_lv1_0))) then
                w_mid2_reg_8369 <= w_mid2_fu_5357_p3;
            end if;
        end if;
    end process;
    h1_cast_cast1_reg_8392(6 downto 4) <= "000";
    h1_cast_cast_reg_8397(10 downto 4) <= "0000000";
    tmp_148_reg_8402(0) <= '0';
    w2_cast_cast1_reg_8410(6 downto 4) <= "000";
    w2_cast_cast2_reg_8415(14 downto 4) <= "00000000000";
    h4_cast_cast1_reg_8686(6 downto 4) <= "000";
    h4_cast_cast_reg_8691(10 downto 4) <= "0000000";
    tmp_151_reg_8696(0) <= '0';
    w5_cast_cast1_reg_8704(6 downto 4) <= "000";
    w5_cast_cast2_reg_8709(14 downto 4) <= "00000000000";
    h8_cast9_cast1_reg_8980(6 downto 4) <= "000";
    h8_cast9_cast_reg_8985(10 downto 4) <= "0000000";
    tmp_155_reg_8990(0) <= '0';
    w9_cast8_cast1_reg_8998(6 downto 4) <= "000";
    w9_cast8_cast2_reg_9003(14 downto 4) <= "00000000000";
    h9_cast6_cast1_reg_9274(6 downto 4) <= "000";
    h9_cast6_cast_reg_9279(10 downto 4) <= "0000000";
    tmp_167_reg_9284(0) <= '0';
    w10_cast5_cast1_reg_9293(6 downto 4) <= "000";
    w10_cast5_cast2_reg_9298(14 downto 4) <= "00000000000";

    ap_NS_fsm_assign_proc : process (ap_start, ap_CS_fsm, ap_CS_fsm_state1, exitcond_flatten1_fu_5272_p2, ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, ap_CS_fsm_state6, ap_CS_fsm_state7, exitcond4_fu_5604_p2, ap_CS_fsm_state8, exitcond8_fu_5733_p2, ap_CS_fsm_state15, ap_CS_fsm_state16, exitcond7_fu_6200_p2, ap_CS_fsm_state17, exitcond5_fu_6329_p2, ap_CS_fsm_state24, ap_CS_fsm_state25, exitcond9_fu_6796_p2, ap_CS_fsm_state26, exitcond11_fu_6925_p2, ap_CS_fsm_state33, exitcond2_fu_7341_p2, ap_CS_fsm_state34, exitcond10_fu_7392_p2, ap_CS_fsm_state35, exitcond13_fu_7521_p2, exitcond_flatten3_fu_7899_p2, ap_enable_reg_pp1_iter0, ap_enable_reg_pp1_iter1, ap_enable_reg_pp1_iter2, ap_block_pp0_stage0_flag00011011, ap_block_pp1_stage0_flag00011011, ap_enable_reg_pp1_iter3, exitcond1_fu_5553_p2, exitcond3_fu_6149_p2, exitcond6_fu_6745_p2)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_state1 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                else
                    ap_NS_fsm <= ap_ST_fsm_state1;
                end if;
            when ap_ST_fsm_pp0_stage0 => 
                if ((not(((ap_const_logic_1 = ap_enable_reg_pp0_iter2) and (ap_block_pp0_stage0_flag00011011 = ap_const_boolean_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_0))) and not(((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_block_pp0_stage0_flag00011011 = ap_const_boolean_0) and (exitcond_flatten1_fu_5272_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_0))))) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                elsif ((((ap_const_logic_1 = ap_enable_reg_pp0_iter2) and (ap_block_pp0_stage0_flag00011011 = ap_const_boolean_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_0)) or ((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_block_pp0_stage0_flag00011011 = ap_const_boolean_0) and (exitcond_flatten1_fu_5272_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_0)))) then
                    ap_NS_fsm <= ap_ST_fsm_state5;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                end if;
            when ap_ST_fsm_state5 => 
                ap_NS_fsm <= ap_ST_fsm_state6;
            when ap_ST_fsm_state6 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state6) and (ap_const_lv1_1 = exitcond1_fu_5553_p2))) then
                    ap_NS_fsm <= ap_ST_fsm_state15;
                else
                    ap_NS_fsm <= ap_ST_fsm_state7;
                end if;
            when ap_ST_fsm_state7 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state7) and (exitcond4_fu_5604_p2 = ap_const_lv1_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state6;
                else
                    ap_NS_fsm <= ap_ST_fsm_state8;
                end if;
            when ap_ST_fsm_state8 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state8) and (ap_const_lv1_1 = exitcond8_fu_5733_p2))) then
                    ap_NS_fsm <= ap_ST_fsm_state7;
                else
                    ap_NS_fsm <= ap_ST_fsm_state9;
                end if;
            when ap_ST_fsm_state9 => 
                ap_NS_fsm <= ap_ST_fsm_state10;
            when ap_ST_fsm_state10 => 
                ap_NS_fsm <= ap_ST_fsm_state11;
            when ap_ST_fsm_state11 => 
                ap_NS_fsm <= ap_ST_fsm_state12;
            when ap_ST_fsm_state12 => 
                ap_NS_fsm <= ap_ST_fsm_state13;
            when ap_ST_fsm_state13 => 
                ap_NS_fsm <= ap_ST_fsm_state14;
            when ap_ST_fsm_state14 => 
                ap_NS_fsm <= ap_ST_fsm_state8;
            when ap_ST_fsm_state15 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state15) and (ap_const_lv1_1 = exitcond3_fu_6149_p2))) then
                    ap_NS_fsm <= ap_ST_fsm_state24;
                else
                    ap_NS_fsm <= ap_ST_fsm_state16;
                end if;
            when ap_ST_fsm_state16 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state16) and (ap_const_lv1_1 = exitcond7_fu_6200_p2))) then
                    ap_NS_fsm <= ap_ST_fsm_state15;
                else
                    ap_NS_fsm <= ap_ST_fsm_state17;
                end if;
            when ap_ST_fsm_state17 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state17) and (ap_const_lv1_1 = exitcond5_fu_6329_p2))) then
                    ap_NS_fsm <= ap_ST_fsm_state16;
                else
                    ap_NS_fsm <= ap_ST_fsm_state18;
                end if;
            when ap_ST_fsm_state18 => 
                ap_NS_fsm <= ap_ST_fsm_state19;
            when ap_ST_fsm_state19 => 
                ap_NS_fsm <= ap_ST_fsm_state20;
            when ap_ST_fsm_state20 => 
                ap_NS_fsm <= ap_ST_fsm_state21;
            when ap_ST_fsm_state21 => 
                ap_NS_fsm <= ap_ST_fsm_state22;
            when ap_ST_fsm_state22 => 
                ap_NS_fsm <= ap_ST_fsm_state23;
            when ap_ST_fsm_state23 => 
                ap_NS_fsm <= ap_ST_fsm_state17;
            when ap_ST_fsm_state24 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state24) and (ap_const_lv1_1 = exitcond6_fu_6745_p2))) then
                    ap_NS_fsm <= ap_ST_fsm_state33;
                else
                    ap_NS_fsm <= ap_ST_fsm_state25;
                end if;
            when ap_ST_fsm_state25 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state25) and (ap_const_lv1_1 = exitcond9_fu_6796_p2))) then
                    ap_NS_fsm <= ap_ST_fsm_state24;
                else
                    ap_NS_fsm <= ap_ST_fsm_state26;
                end if;
            when ap_ST_fsm_state26 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state26) and (ap_const_lv1_1 = exitcond11_fu_6925_p2))) then
                    ap_NS_fsm <= ap_ST_fsm_state25;
                else
                    ap_NS_fsm <= ap_ST_fsm_state27;
                end if;
            when ap_ST_fsm_state27 => 
                ap_NS_fsm <= ap_ST_fsm_state28;
            when ap_ST_fsm_state28 => 
                ap_NS_fsm <= ap_ST_fsm_state29;
            when ap_ST_fsm_state29 => 
                ap_NS_fsm <= ap_ST_fsm_state30;
            when ap_ST_fsm_state30 => 
                ap_NS_fsm <= ap_ST_fsm_state31;
            when ap_ST_fsm_state31 => 
                ap_NS_fsm <= ap_ST_fsm_state32;
            when ap_ST_fsm_state32 => 
                ap_NS_fsm <= ap_ST_fsm_state26;
            when ap_ST_fsm_state33 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state33) and (ap_const_lv1_1 = exitcond2_fu_7341_p2))) then
                    ap_NS_fsm <= ap_ST_fsm_pp1_stage0;
                else
                    ap_NS_fsm <= ap_ST_fsm_state34;
                end if;
            when ap_ST_fsm_state34 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state34) and (ap_const_lv1_1 = exitcond10_fu_7392_p2))) then
                    ap_NS_fsm <= ap_ST_fsm_state33;
                else
                    ap_NS_fsm <= ap_ST_fsm_state35;
                end if;
            when ap_ST_fsm_state35 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state35) and (ap_const_lv1_1 = exitcond13_fu_7521_p2))) then
                    ap_NS_fsm <= ap_ST_fsm_state34;
                else
                    ap_NS_fsm <= ap_ST_fsm_state36;
                end if;
            when ap_ST_fsm_state36 => 
                ap_NS_fsm <= ap_ST_fsm_state37;
            when ap_ST_fsm_state37 => 
                ap_NS_fsm <= ap_ST_fsm_state38;
            when ap_ST_fsm_state38 => 
                ap_NS_fsm <= ap_ST_fsm_state39;
            when ap_ST_fsm_state39 => 
                ap_NS_fsm <= ap_ST_fsm_state40;
            when ap_ST_fsm_state40 => 
                ap_NS_fsm <= ap_ST_fsm_state41;
            when ap_ST_fsm_state41 => 
                ap_NS_fsm <= ap_ST_fsm_state35;
            when ap_ST_fsm_pp1_stage0 => 
                if ((not(((ap_block_pp1_stage0_flag00011011 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp1_iter3) and (ap_enable_reg_pp1_iter2 = ap_const_logic_0))) and not(((ap_const_logic_1 = ap_enable_reg_pp1_iter0) and (ap_block_pp1_stage0_flag00011011 = ap_const_boolean_0) and (ap_const_lv1_1 = exitcond_flatten3_fu_7899_p2) and (ap_enable_reg_pp1_iter1 = ap_const_logic_0))))) then
                    ap_NS_fsm <= ap_ST_fsm_pp1_stage0;
                elsif ((((ap_block_pp1_stage0_flag00011011 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp1_iter3) and (ap_enable_reg_pp1_iter2 = ap_const_logic_0)) or ((ap_const_logic_1 = ap_enable_reg_pp1_iter0) and (ap_block_pp1_stage0_flag00011011 = ap_const_boolean_0) and (ap_const_lv1_1 = exitcond_flatten3_fu_7899_p2) and (ap_enable_reg_pp1_iter1 = ap_const_logic_0)))) then
                    ap_NS_fsm <= ap_ST_fsm_state46;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp1_stage0;
                end if;
            when ap_ST_fsm_state46 => 
                ap_NS_fsm <= ap_ST_fsm_state1;
            when others =>  
                ap_NS_fsm <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end case;
    end process;

    ShuffleConvs_2_Downs_10_address0_assign_proc : process(ap_enable_reg_pp0_iter2, ShuffleConvs_2_Downs_538_reg_9358, ap_enable_reg_pp1_iter2, ap_CS_fsm_state40, ap_CS_fsm_state41, ap_block_pp0_stage0_flag00000000, ap_block_pp1_stage0_flag00000000, tmp_183_cast_fu_5410_p1, tmp_234_cast_fu_8032_p1)
    begin
        if (((ap_const_logic_1 = ap_enable_reg_pp1_iter2) and (ap_block_pp1_stage0_flag00000000 = ap_const_boolean_0))) then 
            ShuffleConvs_2_Downs_10_address0 <= tmp_234_cast_fu_8032_p1(7 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_CS_fsm_state40) or (ap_const_logic_1 = ap_CS_fsm_state41))) then 
            ShuffleConvs_2_Downs_10_address0 <= ShuffleConvs_2_Downs_538_reg_9358;
        elsif (((ap_const_logic_1 = ap_enable_reg_pp0_iter2) and (ap_block_pp0_stage0_flag00000000 = ap_const_boolean_0))) then 
            ShuffleConvs_2_Downs_10_address0 <= tmp_183_cast_fu_5410_p1(7 - 1 downto 0);
        else 
            ShuffleConvs_2_Downs_10_address0 <= "XXXXXXX";
        end if; 
    end process;

    ShuffleConvs_2_Downs_10_address1 <= ShuffleConvs_2_Downs_645_reg_10030;

    ShuffleConvs_2_Downs_10_ce0_assign_proc : process(ap_block_pp0_stage0_flag00011001, ap_enable_reg_pp0_iter2, ap_block_pp1_stage0_flag00011001, ap_enable_reg_pp1_iter2, ap_CS_fsm_state40, ap_CS_fsm_state41)
    begin
        if ((((ap_block_pp0_stage0_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter2)) or ((ap_block_pp1_stage0_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp1_iter2)) or (ap_const_logic_1 = ap_CS_fsm_state40) or (ap_const_logic_1 = ap_CS_fsm_state41))) then 
            ShuffleConvs_2_Downs_10_ce0 <= ap_const_logic_1;
        else 
            ShuffleConvs_2_Downs_10_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    ShuffleConvs_2_Downs_10_ce1_assign_proc : process(ap_block_pp1_stage0_flag00011001, ap_enable_reg_pp1_iter3)
    begin
        if (((ap_block_pp1_stage0_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp1_iter3))) then 
            ShuffleConvs_2_Downs_10_ce1 <= ap_const_logic_1;
        else 
            ShuffleConvs_2_Downs_10_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    ShuffleConvs_2_Downs_10_d0_assign_proc : process(bias_V_q0, ap_enable_reg_pp0_iter2, ap_CS_fsm_state41, ap_block_pp0_stage0_flag00000000, tmp_38_2_fu_7622_p2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state41)) then 
            ShuffleConvs_2_Downs_10_d0 <= tmp_38_2_fu_7622_p2;
        elsif (((ap_const_logic_1 = ap_enable_reg_pp0_iter2) and (ap_block_pp0_stage0_flag00000000 = ap_const_boolean_0))) then 
            ShuffleConvs_2_Downs_10_d0 <= bias_V_q0;
        else 
            ShuffleConvs_2_Downs_10_d0 <= "XXXXXXXX";
        end if; 
    end process;

    ShuffleConvs_2_Downs_10_d1 <= ap_const_lv8_0;

    ShuffleConvs_2_Downs_10_we0_assign_proc : process(ap_block_pp0_stage0_flag00011001, co_cast_mid2_v_reg_8364, ap_enable_reg_pp0_iter2, ap_CS_fsm_state41)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state41) or ((ap_block_pp0_stage0_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter2) and (co_cast_mid2_v_reg_8364 = ap_const_lv7_56)))) then 
            ShuffleConvs_2_Downs_10_we0 <= ap_const_logic_1;
        else 
            ShuffleConvs_2_Downs_10_we0 <= ap_const_logic_0;
        end if; 
    end process;


    ShuffleConvs_2_Downs_10_we1_assign_proc : process(ap_block_pp1_stage0_flag00011001, ap_reg_pp1_iter2_co9_mid2_reg_9591, ap_enable_reg_pp1_iter3, tmp_99_fu_8334_p3)
    begin
        if (((ap_block_pp1_stage0_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp1_iter3) and (ap_const_lv1_1 = tmp_99_fu_8334_p3) and (ap_reg_pp1_iter2_co9_mid2_reg_9591 = ap_const_lv7_56))) then 
            ShuffleConvs_2_Downs_10_we1 <= ap_const_logic_1;
        else 
            ShuffleConvs_2_Downs_10_we1 <= ap_const_logic_0;
        end if; 
    end process;


    ShuffleConvs_2_Downs_11_address0_assign_proc : process(ap_enable_reg_pp0_iter2, ShuffleConvs_2_Downs_532_reg_9328, ap_enable_reg_pp1_iter2, ap_CS_fsm_state40, ap_CS_fsm_state41, ap_block_pp0_stage0_flag00000000, ap_block_pp1_stage0_flag00000000, tmp_183_cast_fu_5410_p1, tmp_234_cast_fu_8032_p1)
    begin
        if (((ap_const_logic_1 = ap_enable_reg_pp1_iter2) and (ap_block_pp1_stage0_flag00000000 = ap_const_boolean_0))) then 
            ShuffleConvs_2_Downs_11_address0 <= tmp_234_cast_fu_8032_p1(7 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_CS_fsm_state40) or (ap_const_logic_1 = ap_CS_fsm_state41))) then 
            ShuffleConvs_2_Downs_11_address0 <= ShuffleConvs_2_Downs_532_reg_9328;
        elsif (((ap_const_logic_1 = ap_enable_reg_pp0_iter2) and (ap_block_pp0_stage0_flag00000000 = ap_const_boolean_0))) then 
            ShuffleConvs_2_Downs_11_address0 <= tmp_183_cast_fu_5410_p1(7 - 1 downto 0);
        else 
            ShuffleConvs_2_Downs_11_address0 <= "XXXXXXX";
        end if; 
    end process;

    ShuffleConvs_2_Downs_11_address1 <= ShuffleConvs_2_Downs_620_reg_9880;

    ShuffleConvs_2_Downs_11_ce0_assign_proc : process(ap_block_pp0_stage0_flag00011001, ap_enable_reg_pp0_iter2, ap_block_pp1_stage0_flag00011001, ap_enable_reg_pp1_iter2, ap_CS_fsm_state40, ap_CS_fsm_state41)
    begin
        if ((((ap_block_pp0_stage0_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter2)) or ((ap_block_pp1_stage0_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp1_iter2)) or (ap_const_logic_1 = ap_CS_fsm_state40) or (ap_const_logic_1 = ap_CS_fsm_state41))) then 
            ShuffleConvs_2_Downs_11_ce0 <= ap_const_logic_1;
        else 
            ShuffleConvs_2_Downs_11_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    ShuffleConvs_2_Downs_11_ce1_assign_proc : process(ap_block_pp1_stage0_flag00011001, ap_enable_reg_pp1_iter3)
    begin
        if (((ap_block_pp1_stage0_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp1_iter3))) then 
            ShuffleConvs_2_Downs_11_ce1 <= ap_const_logic_1;
        else 
            ShuffleConvs_2_Downs_11_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    ShuffleConvs_2_Downs_11_d0_assign_proc : process(bias_V_q0, ap_enable_reg_pp0_iter2, ap_CS_fsm_state41, ap_block_pp0_stage0_flag00000000, tmp_38_1_fu_7592_p2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state41)) then 
            ShuffleConvs_2_Downs_11_d0 <= tmp_38_1_fu_7592_p2;
        elsif (((ap_const_logic_1 = ap_enable_reg_pp0_iter2) and (ap_block_pp0_stage0_flag00000000 = ap_const_boolean_0))) then 
            ShuffleConvs_2_Downs_11_d0 <= bias_V_q0;
        else 
            ShuffleConvs_2_Downs_11_d0 <= "XXXXXXXX";
        end if; 
    end process;

    ShuffleConvs_2_Downs_11_d1 <= ap_const_lv8_0;

    ShuffleConvs_2_Downs_11_we0_assign_proc : process(ap_block_pp0_stage0_flag00011001, co_cast_mid2_v_reg_8364, ap_enable_reg_pp0_iter2, ap_CS_fsm_state41)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state41) or ((ap_block_pp0_stage0_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter2) and (co_cast_mid2_v_reg_8364 = ap_const_lv7_55)))) then 
            ShuffleConvs_2_Downs_11_we0 <= ap_const_logic_1;
        else 
            ShuffleConvs_2_Downs_11_we0 <= ap_const_logic_0;
        end if; 
    end process;


    ShuffleConvs_2_Downs_11_we1_assign_proc : process(ap_block_pp1_stage0_flag00011001, ap_reg_pp1_iter2_co9_mid2_reg_9591, ap_enable_reg_pp1_iter3, tmp_99_fu_8334_p3)
    begin
        if (((ap_block_pp1_stage0_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp1_iter3) and (ap_const_lv1_1 = tmp_99_fu_8334_p3) and (ap_reg_pp1_iter2_co9_mid2_reg_9591 = ap_const_lv7_55))) then 
            ShuffleConvs_2_Downs_11_we1 <= ap_const_logic_1;
        else 
            ShuffleConvs_2_Downs_11_we1 <= ap_const_logic_0;
        end if; 
    end process;


    ShuffleConvs_2_Downs_12_address0_assign_proc : process(ap_enable_reg_pp0_iter2, ShuffleConvs_2_Downs_533_reg_9333, ap_enable_reg_pp1_iter2, ap_CS_fsm_state40, ap_CS_fsm_state41, ap_block_pp0_stage0_flag00000000, ap_block_pp1_stage0_flag00000000, tmp_183_cast_fu_5410_p1, tmp_234_cast_fu_8032_p1)
    begin
        if (((ap_const_logic_1 = ap_enable_reg_pp1_iter2) and (ap_block_pp1_stage0_flag00000000 = ap_const_boolean_0))) then 
            ShuffleConvs_2_Downs_12_address0 <= tmp_234_cast_fu_8032_p1(7 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_CS_fsm_state40) or (ap_const_logic_1 = ap_CS_fsm_state41))) then 
            ShuffleConvs_2_Downs_12_address0 <= ShuffleConvs_2_Downs_533_reg_9333;
        elsif (((ap_const_logic_1 = ap_enable_reg_pp0_iter2) and (ap_block_pp0_stage0_flag00000000 = ap_const_boolean_0))) then 
            ShuffleConvs_2_Downs_12_address0 <= tmp_183_cast_fu_5410_p1(7 - 1 downto 0);
        else 
            ShuffleConvs_2_Downs_12_address0 <= "XXXXXXX";
        end if; 
    end process;

    ShuffleConvs_2_Downs_12_address1 <= ShuffleConvs_2_Downs_631_reg_9946;

    ShuffleConvs_2_Downs_12_ce0_assign_proc : process(ap_block_pp0_stage0_flag00011001, ap_enable_reg_pp0_iter2, ap_block_pp1_stage0_flag00011001, ap_enable_reg_pp1_iter2, ap_CS_fsm_state40, ap_CS_fsm_state41)
    begin
        if ((((ap_block_pp0_stage0_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter2)) or ((ap_block_pp1_stage0_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp1_iter2)) or (ap_const_logic_1 = ap_CS_fsm_state40) or (ap_const_logic_1 = ap_CS_fsm_state41))) then 
            ShuffleConvs_2_Downs_12_ce0 <= ap_const_logic_1;
        else 
            ShuffleConvs_2_Downs_12_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    ShuffleConvs_2_Downs_12_ce1_assign_proc : process(ap_block_pp1_stage0_flag00011001, ap_enable_reg_pp1_iter3)
    begin
        if (((ap_block_pp1_stage0_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp1_iter3))) then 
            ShuffleConvs_2_Downs_12_ce1 <= ap_const_logic_1;
        else 
            ShuffleConvs_2_Downs_12_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    ShuffleConvs_2_Downs_12_d0_assign_proc : process(bias_V_q0, ap_enable_reg_pp0_iter2, ap_CS_fsm_state41, ap_block_pp0_stage0_flag00000000, tmp_18_fu_7562_p2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state41)) then 
            ShuffleConvs_2_Downs_12_d0 <= tmp_18_fu_7562_p2;
        elsif (((ap_const_logic_1 = ap_enable_reg_pp0_iter2) and (ap_block_pp0_stage0_flag00000000 = ap_const_boolean_0))) then 
            ShuffleConvs_2_Downs_12_d0 <= bias_V_q0;
        else 
            ShuffleConvs_2_Downs_12_d0 <= "XXXXXXXX";
        end if; 
    end process;

    ShuffleConvs_2_Downs_12_d1 <= ap_const_lv8_0;

    ShuffleConvs_2_Downs_12_we0_assign_proc : process(ap_block_pp0_stage0_flag00011001, co_cast_mid2_v_reg_8364, ap_enable_reg_pp0_iter2, ap_CS_fsm_state41)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state41) or ((ap_block_pp0_stage0_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter2) and (co_cast_mid2_v_reg_8364 = ap_const_lv7_54)))) then 
            ShuffleConvs_2_Downs_12_we0 <= ap_const_logic_1;
        else 
            ShuffleConvs_2_Downs_12_we0 <= ap_const_logic_0;
        end if; 
    end process;


    ShuffleConvs_2_Downs_12_we1_assign_proc : process(ap_block_pp1_stage0_flag00011001, ap_reg_pp1_iter2_co9_mid2_reg_9591, ap_enable_reg_pp1_iter3, tmp_99_fu_8334_p3)
    begin
        if (((ap_block_pp1_stage0_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp1_iter3) and (ap_const_lv1_1 = tmp_99_fu_8334_p3) and (ap_reg_pp1_iter2_co9_mid2_reg_9591 = ap_const_lv7_54))) then 
            ShuffleConvs_2_Downs_12_we1 <= ap_const_logic_1;
        else 
            ShuffleConvs_2_Downs_12_we1 <= ap_const_logic_0;
        end if; 
    end process;


    ShuffleConvs_2_Downs_13_address0_assign_proc : process(ap_enable_reg_pp0_iter2, ShuffleConvs_2_Downs_496_reg_9093, ap_enable_reg_pp1_iter2, ap_CS_fsm_state31, ap_CS_fsm_state32, ap_block_pp0_stage0_flag00000000, ap_block_pp1_stage0_flag00000000, tmp_183_cast_fu_5410_p1, tmp_234_cast_fu_8032_p1)
    begin
        if (((ap_const_logic_1 = ap_enable_reg_pp1_iter2) and (ap_block_pp1_stage0_flag00000000 = ap_const_boolean_0))) then 
            ShuffleConvs_2_Downs_13_address0 <= tmp_234_cast_fu_8032_p1(7 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_CS_fsm_state31) or (ap_const_logic_1 = ap_CS_fsm_state32))) then 
            ShuffleConvs_2_Downs_13_address0 <= ShuffleConvs_2_Downs_496_reg_9093;
        elsif (((ap_const_logic_1 = ap_enable_reg_pp0_iter2) and (ap_block_pp0_stage0_flag00000000 = ap_const_boolean_0))) then 
            ShuffleConvs_2_Downs_13_address0 <= tmp_183_cast_fu_5410_p1(7 - 1 downto 0);
        else 
            ShuffleConvs_2_Downs_13_address0 <= "XXXXXXX";
        end if; 
    end process;

    ShuffleConvs_2_Downs_13_address1 <= ShuffleConvs_2_Downs_644_reg_10024;

    ShuffleConvs_2_Downs_13_ce0_assign_proc : process(ap_block_pp0_stage0_flag00011001, ap_enable_reg_pp0_iter2, ap_block_pp1_stage0_flag00011001, ap_enable_reg_pp1_iter2, ap_CS_fsm_state31, ap_CS_fsm_state32)
    begin
        if ((((ap_block_pp0_stage0_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter2)) or ((ap_block_pp1_stage0_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp1_iter2)) or (ap_const_logic_1 = ap_CS_fsm_state31) or (ap_const_logic_1 = ap_CS_fsm_state32))) then 
            ShuffleConvs_2_Downs_13_ce0 <= ap_const_logic_1;
        else 
            ShuffleConvs_2_Downs_13_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    ShuffleConvs_2_Downs_13_ce1_assign_proc : process(ap_block_pp1_stage0_flag00011001, ap_enable_reg_pp1_iter3)
    begin
        if (((ap_block_pp1_stage0_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp1_iter3))) then 
            ShuffleConvs_2_Downs_13_ce1 <= ap_const_logic_1;
        else 
            ShuffleConvs_2_Downs_13_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    ShuffleConvs_2_Downs_13_d0_assign_proc : process(bias_V_q0, ap_enable_reg_pp0_iter2, ap_CS_fsm_state32, ap_block_pp0_stage0_flag00000000, tmp_32_10_fu_7296_p2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state32)) then 
            ShuffleConvs_2_Downs_13_d0 <= tmp_32_10_fu_7296_p2;
        elsif (((ap_const_logic_1 = ap_enable_reg_pp0_iter2) and (ap_block_pp0_stage0_flag00000000 = ap_const_boolean_0))) then 
            ShuffleConvs_2_Downs_13_d0 <= bias_V_q0;
        else 
            ShuffleConvs_2_Downs_13_d0 <= "XXXXXXXX";
        end if; 
    end process;

    ShuffleConvs_2_Downs_13_d1 <= ap_const_lv8_0;

    ShuffleConvs_2_Downs_13_we0_assign_proc : process(ap_block_pp0_stage0_flag00011001, co_cast_mid2_v_reg_8364, ap_enable_reg_pp0_iter2, ap_CS_fsm_state32)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state32) or ((ap_block_pp0_stage0_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter2) and (co_cast_mid2_v_reg_8364 = ap_const_lv7_53)))) then 
            ShuffleConvs_2_Downs_13_we0 <= ap_const_logic_1;
        else 
            ShuffleConvs_2_Downs_13_we0 <= ap_const_logic_0;
        end if; 
    end process;


    ShuffleConvs_2_Downs_13_we1_assign_proc : process(ap_block_pp1_stage0_flag00011001, ap_reg_pp1_iter2_co9_mid2_reg_9591, ap_enable_reg_pp1_iter3, tmp_99_fu_8334_p3)
    begin
        if (((ap_block_pp1_stage0_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp1_iter3) and (ap_const_lv1_1 = tmp_99_fu_8334_p3) and (ap_reg_pp1_iter2_co9_mid2_reg_9591 = ap_const_lv7_53))) then 
            ShuffleConvs_2_Downs_13_we1 <= ap_const_logic_1;
        else 
            ShuffleConvs_2_Downs_13_we1 <= ap_const_logic_0;
        end if; 
    end process;


    ShuffleConvs_2_Downs_14_address0_assign_proc : process(ap_enable_reg_pp0_iter2, ShuffleConvs_2_Downs_500_reg_9113, ap_enable_reg_pp1_iter2, ap_CS_fsm_state31, ap_CS_fsm_state32, ap_block_pp0_stage0_flag00000000, ap_block_pp1_stage0_flag00000000, tmp_183_cast_fu_5410_p1, tmp_234_cast_fu_8032_p1)
    begin
        if (((ap_const_logic_1 = ap_enable_reg_pp1_iter2) and (ap_block_pp1_stage0_flag00000000 = ap_const_boolean_0))) then 
            ShuffleConvs_2_Downs_14_address0 <= tmp_234_cast_fu_8032_p1(7 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_CS_fsm_state31) or (ap_const_logic_1 = ap_CS_fsm_state32))) then 
            ShuffleConvs_2_Downs_14_address0 <= ShuffleConvs_2_Downs_500_reg_9113;
        elsif (((ap_const_logic_1 = ap_enable_reg_pp0_iter2) and (ap_block_pp0_stage0_flag00000000 = ap_const_boolean_0))) then 
            ShuffleConvs_2_Downs_14_address0 <= tmp_183_cast_fu_5410_p1(7 - 1 downto 0);
        else 
            ShuffleConvs_2_Downs_14_address0 <= "XXXXXXX";
        end if; 
    end process;

    ShuffleConvs_2_Downs_14_address1 <= ShuffleConvs_2_Downs_653_reg_10078;

    ShuffleConvs_2_Downs_14_ce0_assign_proc : process(ap_block_pp0_stage0_flag00011001, ap_enable_reg_pp0_iter2, ap_block_pp1_stage0_flag00011001, ap_enable_reg_pp1_iter2, ap_CS_fsm_state31, ap_CS_fsm_state32)
    begin
        if ((((ap_block_pp0_stage0_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter2)) or ((ap_block_pp1_stage0_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp1_iter2)) or (ap_const_logic_1 = ap_CS_fsm_state31) or (ap_const_logic_1 = ap_CS_fsm_state32))) then 
            ShuffleConvs_2_Downs_14_ce0 <= ap_const_logic_1;
        else 
            ShuffleConvs_2_Downs_14_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    ShuffleConvs_2_Downs_14_ce1_assign_proc : process(ap_block_pp1_stage0_flag00011001, ap_enable_reg_pp1_iter3)
    begin
        if (((ap_block_pp1_stage0_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp1_iter3))) then 
            ShuffleConvs_2_Downs_14_ce1 <= ap_const_logic_1;
        else 
            ShuffleConvs_2_Downs_14_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    ShuffleConvs_2_Downs_14_d0_assign_proc : process(bias_V_q0, ap_enable_reg_pp0_iter2, ap_CS_fsm_state32, ap_block_pp0_stage0_flag00000000, tmp_32_s_fu_7266_p2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state32)) then 
            ShuffleConvs_2_Downs_14_d0 <= tmp_32_s_fu_7266_p2;
        elsif (((ap_const_logic_1 = ap_enable_reg_pp0_iter2) and (ap_block_pp0_stage0_flag00000000 = ap_const_boolean_0))) then 
            ShuffleConvs_2_Downs_14_d0 <= bias_V_q0;
        else 
            ShuffleConvs_2_Downs_14_d0 <= "XXXXXXXX";
        end if; 
    end process;

    ShuffleConvs_2_Downs_14_d1 <= ap_const_lv8_0;

    ShuffleConvs_2_Downs_14_we0_assign_proc : process(ap_block_pp0_stage0_flag00011001, co_cast_mid2_v_reg_8364, ap_enable_reg_pp0_iter2, ap_CS_fsm_state32)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state32) or ((ap_block_pp0_stage0_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter2) and (co_cast_mid2_v_reg_8364 = ap_const_lv7_52)))) then 
            ShuffleConvs_2_Downs_14_we0 <= ap_const_logic_1;
        else 
            ShuffleConvs_2_Downs_14_we0 <= ap_const_logic_0;
        end if; 
    end process;


    ShuffleConvs_2_Downs_14_we1_assign_proc : process(ap_block_pp1_stage0_flag00011001, ap_reg_pp1_iter2_co9_mid2_reg_9591, ap_enable_reg_pp1_iter3, tmp_99_fu_8334_p3)
    begin
        if (((ap_block_pp1_stage0_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp1_iter3) and (ap_const_lv1_1 = tmp_99_fu_8334_p3) and (ap_reg_pp1_iter2_co9_mid2_reg_9591 = ap_const_lv7_52))) then 
            ShuffleConvs_2_Downs_14_we1 <= ap_const_logic_1;
        else 
            ShuffleConvs_2_Downs_14_we1 <= ap_const_logic_0;
        end if; 
    end process;


    ShuffleConvs_2_Downs_15_address0_assign_proc : process(ap_enable_reg_pp0_iter2, ShuffleConvs_2_Downs_490_reg_9063, ap_enable_reg_pp1_iter2, ap_CS_fsm_state31, ap_CS_fsm_state32, ap_block_pp0_stage0_flag00000000, ap_block_pp1_stage0_flag00000000, tmp_183_cast_fu_5410_p1, tmp_234_cast_fu_8032_p1)
    begin
        if (((ap_const_logic_1 = ap_enable_reg_pp1_iter2) and (ap_block_pp1_stage0_flag00000000 = ap_const_boolean_0))) then 
            ShuffleConvs_2_Downs_15_address0 <= tmp_234_cast_fu_8032_p1(7 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_CS_fsm_state31) or (ap_const_logic_1 = ap_CS_fsm_state32))) then 
            ShuffleConvs_2_Downs_15_address0 <= ShuffleConvs_2_Downs_490_reg_9063;
        elsif (((ap_const_logic_1 = ap_enable_reg_pp0_iter2) and (ap_block_pp0_stage0_flag00000000 = ap_const_boolean_0))) then 
            ShuffleConvs_2_Downs_15_address0 <= tmp_183_cast_fu_5410_p1(7 - 1 downto 0);
        else 
            ShuffleConvs_2_Downs_15_address0 <= "XXXXXXX";
        end if; 
    end process;

    ShuffleConvs_2_Downs_15_address1 <= ShuffleConvs_2_Downs_632_reg_9952;

    ShuffleConvs_2_Downs_15_ce0_assign_proc : process(ap_block_pp0_stage0_flag00011001, ap_enable_reg_pp0_iter2, ap_block_pp1_stage0_flag00011001, ap_enable_reg_pp1_iter2, ap_CS_fsm_state31, ap_CS_fsm_state32)
    begin
        if ((((ap_block_pp0_stage0_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter2)) or ((ap_block_pp1_stage0_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp1_iter2)) or (ap_const_logic_1 = ap_CS_fsm_state31) or (ap_const_logic_1 = ap_CS_fsm_state32))) then 
            ShuffleConvs_2_Downs_15_ce0 <= ap_const_logic_1;
        else 
            ShuffleConvs_2_Downs_15_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    ShuffleConvs_2_Downs_15_ce1_assign_proc : process(ap_block_pp1_stage0_flag00011001, ap_enable_reg_pp1_iter3)
    begin
        if (((ap_block_pp1_stage0_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp1_iter3))) then 
            ShuffleConvs_2_Downs_15_ce1 <= ap_const_logic_1;
        else 
            ShuffleConvs_2_Downs_15_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    ShuffleConvs_2_Downs_15_d0_assign_proc : process(bias_V_q0, ap_enable_reg_pp0_iter2, ap_CS_fsm_state32, ap_block_pp0_stage0_flag00000000, tmp_32_9_fu_7236_p2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state32)) then 
            ShuffleConvs_2_Downs_15_d0 <= tmp_32_9_fu_7236_p2;
        elsif (((ap_const_logic_1 = ap_enable_reg_pp0_iter2) and (ap_block_pp0_stage0_flag00000000 = ap_const_boolean_0))) then 
            ShuffleConvs_2_Downs_15_d0 <= bias_V_q0;
        else 
            ShuffleConvs_2_Downs_15_d0 <= "XXXXXXXX";
        end if; 
    end process;

    ShuffleConvs_2_Downs_15_d1 <= ap_const_lv8_0;

    ShuffleConvs_2_Downs_15_we0_assign_proc : process(ap_block_pp0_stage0_flag00011001, co_cast_mid2_v_reg_8364, ap_enable_reg_pp0_iter2, ap_CS_fsm_state32)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state32) or ((ap_block_pp0_stage0_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter2) and (co_cast_mid2_v_reg_8364 = ap_const_lv7_51)))) then 
            ShuffleConvs_2_Downs_15_we0 <= ap_const_logic_1;
        else 
            ShuffleConvs_2_Downs_15_we0 <= ap_const_logic_0;
        end if; 
    end process;


    ShuffleConvs_2_Downs_15_we1_assign_proc : process(ap_block_pp1_stage0_flag00011001, ap_reg_pp1_iter2_co9_mid2_reg_9591, ap_enable_reg_pp1_iter3, tmp_99_fu_8334_p3)
    begin
        if (((ap_block_pp1_stage0_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp1_iter3) and (ap_const_lv1_1 = tmp_99_fu_8334_p3) and (ap_reg_pp1_iter2_co9_mid2_reg_9591 = ap_const_lv7_51))) then 
            ShuffleConvs_2_Downs_15_we1 <= ap_const_logic_1;
        else 
            ShuffleConvs_2_Downs_15_we1 <= ap_const_logic_0;
        end if; 
    end process;


    ShuffleConvs_2_Downs_16_address0_assign_proc : process(ap_enable_reg_pp0_iter2, ShuffleConvs_2_Downs_495_reg_9088, ap_enable_reg_pp1_iter2, ap_CS_fsm_state31, ap_CS_fsm_state32, ap_block_pp0_stage0_flag00000000, ap_block_pp1_stage0_flag00000000, tmp_183_cast_fu_5410_p1, tmp_234_cast_fu_8032_p1)
    begin
        if (((ap_const_logic_1 = ap_enable_reg_pp1_iter2) and (ap_block_pp1_stage0_flag00000000 = ap_const_boolean_0))) then 
            ShuffleConvs_2_Downs_16_address0 <= tmp_234_cast_fu_8032_p1(7 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_CS_fsm_state31) or (ap_const_logic_1 = ap_CS_fsm_state32))) then 
            ShuffleConvs_2_Downs_16_address0 <= ShuffleConvs_2_Downs_495_reg_9088;
        elsif (((ap_const_logic_1 = ap_enable_reg_pp0_iter2) and (ap_block_pp0_stage0_flag00000000 = ap_const_boolean_0))) then 
            ShuffleConvs_2_Downs_16_address0 <= tmp_183_cast_fu_5410_p1(7 - 1 downto 0);
        else 
            ShuffleConvs_2_Downs_16_address0 <= "XXXXXXX";
        end if; 
    end process;

    ShuffleConvs_2_Downs_16_address1 <= ShuffleConvs_2_Downs_641_reg_10006;

    ShuffleConvs_2_Downs_16_ce0_assign_proc : process(ap_block_pp0_stage0_flag00011001, ap_enable_reg_pp0_iter2, ap_block_pp1_stage0_flag00011001, ap_enable_reg_pp1_iter2, ap_CS_fsm_state31, ap_CS_fsm_state32)
    begin
        if ((((ap_block_pp0_stage0_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter2)) or ((ap_block_pp1_stage0_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp1_iter2)) or (ap_const_logic_1 = ap_CS_fsm_state31) or (ap_const_logic_1 = ap_CS_fsm_state32))) then 
            ShuffleConvs_2_Downs_16_ce0 <= ap_const_logic_1;
        else 
            ShuffleConvs_2_Downs_16_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    ShuffleConvs_2_Downs_16_ce1_assign_proc : process(ap_block_pp1_stage0_flag00011001, ap_enable_reg_pp1_iter3)
    begin
        if (((ap_block_pp1_stage0_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp1_iter3))) then 
            ShuffleConvs_2_Downs_16_ce1 <= ap_const_logic_1;
        else 
            ShuffleConvs_2_Downs_16_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    ShuffleConvs_2_Downs_16_d0_assign_proc : process(bias_V_q0, ap_enable_reg_pp0_iter2, ap_CS_fsm_state32, ap_block_pp0_stage0_flag00000000, tmp_32_8_fu_7206_p2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state32)) then 
            ShuffleConvs_2_Downs_16_d0 <= tmp_32_8_fu_7206_p2;
        elsif (((ap_const_logic_1 = ap_enable_reg_pp0_iter2) and (ap_block_pp0_stage0_flag00000000 = ap_const_boolean_0))) then 
            ShuffleConvs_2_Downs_16_d0 <= bias_V_q0;
        else 
            ShuffleConvs_2_Downs_16_d0 <= "XXXXXXXX";
        end if; 
    end process;

    ShuffleConvs_2_Downs_16_d1 <= ap_const_lv8_0;

    ShuffleConvs_2_Downs_16_we0_assign_proc : process(ap_block_pp0_stage0_flag00011001, co_cast_mid2_v_reg_8364, ap_enable_reg_pp0_iter2, ap_CS_fsm_state32)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state32) or ((ap_block_pp0_stage0_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter2) and (co_cast_mid2_v_reg_8364 = ap_const_lv7_50)))) then 
            ShuffleConvs_2_Downs_16_we0 <= ap_const_logic_1;
        else 
            ShuffleConvs_2_Downs_16_we0 <= ap_const_logic_0;
        end if; 
    end process;


    ShuffleConvs_2_Downs_16_we1_assign_proc : process(ap_block_pp1_stage0_flag00011001, ap_reg_pp1_iter2_co9_mid2_reg_9591, ap_enable_reg_pp1_iter3, tmp_99_fu_8334_p3)
    begin
        if (((ap_block_pp1_stage0_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp1_iter3) and (ap_const_lv1_1 = tmp_99_fu_8334_p3) and (ap_reg_pp1_iter2_co9_mid2_reg_9591 = ap_const_lv7_50))) then 
            ShuffleConvs_2_Downs_16_we1 <= ap_const_logic_1;
        else 
            ShuffleConvs_2_Downs_16_we1 <= ap_const_logic_0;
        end if; 
    end process;


    ShuffleConvs_2_Downs_17_address0_assign_proc : process(ap_enable_reg_pp0_iter2, ShuffleConvs_2_Downs_399_reg_8500, ap_enable_reg_pp1_iter2, ap_CS_fsm_state13, ap_CS_fsm_state14, ap_block_pp0_stage0_flag00000000, ap_block_pp1_stage0_flag00000000, tmp_183_cast_fu_5410_p1, tmp_234_cast_fu_8032_p1)
    begin
        if (((ap_const_logic_1 = ap_enable_reg_pp1_iter2) and (ap_block_pp1_stage0_flag00000000 = ap_const_boolean_0))) then 
            ShuffleConvs_2_Downs_17_address0 <= tmp_234_cast_fu_8032_p1(7 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_CS_fsm_state13) or (ap_const_logic_1 = ap_CS_fsm_state14))) then 
            ShuffleConvs_2_Downs_17_address0 <= ShuffleConvs_2_Downs_399_reg_8500;
        elsif (((ap_const_logic_1 = ap_enable_reg_pp0_iter2) and (ap_block_pp0_stage0_flag00000000 = ap_const_boolean_0))) then 
            ShuffleConvs_2_Downs_17_address0 <= tmp_183_cast_fu_5410_p1(7 - 1 downto 0);
        else 
            ShuffleConvs_2_Downs_17_address0 <= "XXXXXXX";
        end if; 
    end process;

    ShuffleConvs_2_Downs_17_address1 <= ShuffleConvs_2_Downs_630_reg_9940;

    ShuffleConvs_2_Downs_17_ce0_assign_proc : process(ap_block_pp0_stage0_flag00011001, ap_enable_reg_pp0_iter2, ap_block_pp1_stage0_flag00011001, ap_enable_reg_pp1_iter2, ap_CS_fsm_state13, ap_CS_fsm_state14)
    begin
        if ((((ap_block_pp0_stage0_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter2)) or ((ap_block_pp1_stage0_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp1_iter2)) or (ap_const_logic_1 = ap_CS_fsm_state13) or (ap_const_logic_1 = ap_CS_fsm_state14))) then 
            ShuffleConvs_2_Downs_17_ce0 <= ap_const_logic_1;
        else 
            ShuffleConvs_2_Downs_17_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    ShuffleConvs_2_Downs_17_ce1_assign_proc : process(ap_block_pp1_stage0_flag00011001, ap_enable_reg_pp1_iter3)
    begin
        if (((ap_block_pp1_stage0_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp1_iter3))) then 
            ShuffleConvs_2_Downs_17_ce1 <= ap_const_logic_1;
        else 
            ShuffleConvs_2_Downs_17_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    ShuffleConvs_2_Downs_17_d0_assign_proc : process(bias_V_q0, ap_enable_reg_pp0_iter2, ap_CS_fsm_state14, ap_block_pp0_stage0_flag00000000, tmp_20_8_fu_6003_p2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            ShuffleConvs_2_Downs_17_d0 <= tmp_20_8_fu_6003_p2;
        elsif (((ap_const_logic_1 = ap_enable_reg_pp0_iter2) and (ap_block_pp0_stage0_flag00000000 = ap_const_boolean_0))) then 
            ShuffleConvs_2_Downs_17_d0 <= bias_V_q0;
        else 
            ShuffleConvs_2_Downs_17_d0 <= "XXXXXXXX";
        end if; 
    end process;

    ShuffleConvs_2_Downs_17_d1 <= ap_const_lv8_0;

    ShuffleConvs_2_Downs_17_we0_assign_proc : process(ap_block_pp0_stage0_flag00011001, co_cast_mid2_v_reg_8364, ap_enable_reg_pp0_iter2, ap_CS_fsm_state14)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state14) or ((ap_block_pp0_stage0_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter2) and (co_cast_mid2_v_reg_8364 = ap_const_lv7_8)))) then 
            ShuffleConvs_2_Downs_17_we0 <= ap_const_logic_1;
        else 
            ShuffleConvs_2_Downs_17_we0 <= ap_const_logic_0;
        end if; 
    end process;


    ShuffleConvs_2_Downs_17_we1_assign_proc : process(ap_block_pp1_stage0_flag00011001, ap_reg_pp1_iter2_co9_mid2_reg_9591, ap_enable_reg_pp1_iter3, tmp_99_fu_8334_p3)
    begin
        if (((ap_block_pp1_stage0_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp1_iter3) and (ap_const_lv1_1 = tmp_99_fu_8334_p3) and (ap_reg_pp1_iter2_co9_mid2_reg_9591 = ap_const_lv7_8))) then 
            ShuffleConvs_2_Downs_17_we1 <= ap_const_logic_1;
        else 
            ShuffleConvs_2_Downs_17_we1 <= ap_const_logic_0;
        end if; 
    end process;


    ShuffleConvs_2_Downs_18_address0_assign_proc : process(ap_enable_reg_pp0_iter2, ShuffleConvs_2_Downs_494_reg_9083, ap_enable_reg_pp1_iter2, ap_CS_fsm_state31, ap_CS_fsm_state32, ap_block_pp0_stage0_flag00000000, ap_block_pp1_stage0_flag00000000, tmp_183_cast_fu_5410_p1, tmp_234_cast_fu_8032_p1)
    begin
        if (((ap_const_logic_1 = ap_enable_reg_pp1_iter2) and (ap_block_pp1_stage0_flag00000000 = ap_const_boolean_0))) then 
            ShuffleConvs_2_Downs_18_address0 <= tmp_234_cast_fu_8032_p1(7 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_CS_fsm_state31) or (ap_const_logic_1 = ap_CS_fsm_state32))) then 
            ShuffleConvs_2_Downs_18_address0 <= ShuffleConvs_2_Downs_494_reg_9083;
        elsif (((ap_const_logic_1 = ap_enable_reg_pp0_iter2) and (ap_block_pp0_stage0_flag00000000 = ap_const_boolean_0))) then 
            ShuffleConvs_2_Downs_18_address0 <= tmp_183_cast_fu_5410_p1(7 - 1 downto 0);
        else 
            ShuffleConvs_2_Downs_18_address0 <= "XXXXXXX";
        end if; 
    end process;

    ShuffleConvs_2_Downs_18_address1 <= ShuffleConvs_2_Downs_639_reg_9994;

    ShuffleConvs_2_Downs_18_ce0_assign_proc : process(ap_block_pp0_stage0_flag00011001, ap_enable_reg_pp0_iter2, ap_block_pp1_stage0_flag00011001, ap_enable_reg_pp1_iter2, ap_CS_fsm_state31, ap_CS_fsm_state32)
    begin
        if ((((ap_block_pp0_stage0_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter2)) or ((ap_block_pp1_stage0_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp1_iter2)) or (ap_const_logic_1 = ap_CS_fsm_state31) or (ap_const_logic_1 = ap_CS_fsm_state32))) then 
            ShuffleConvs_2_Downs_18_ce0 <= ap_const_logic_1;
        else 
            ShuffleConvs_2_Downs_18_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    ShuffleConvs_2_Downs_18_ce1_assign_proc : process(ap_block_pp1_stage0_flag00011001, ap_enable_reg_pp1_iter3)
    begin
        if (((ap_block_pp1_stage0_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp1_iter3))) then 
            ShuffleConvs_2_Downs_18_ce1 <= ap_const_logic_1;
        else 
            ShuffleConvs_2_Downs_18_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    ShuffleConvs_2_Downs_18_d0_assign_proc : process(bias_V_q0, ap_enable_reg_pp0_iter2, ap_CS_fsm_state32, ap_block_pp0_stage0_flag00000000, tmp_32_7_fu_7176_p2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state32)) then 
            ShuffleConvs_2_Downs_18_d0 <= tmp_32_7_fu_7176_p2;
        elsif (((ap_const_logic_1 = ap_enable_reg_pp0_iter2) and (ap_block_pp0_stage0_flag00000000 = ap_const_boolean_0))) then 
            ShuffleConvs_2_Downs_18_d0 <= bias_V_q0;
        else 
            ShuffleConvs_2_Downs_18_d0 <= "XXXXXXXX";
        end if; 
    end process;

    ShuffleConvs_2_Downs_18_d1 <= ap_const_lv8_0;

    ShuffleConvs_2_Downs_18_we0_assign_proc : process(ap_block_pp0_stage0_flag00011001, co_cast_mid2_v_reg_8364, ap_enable_reg_pp0_iter2, ap_CS_fsm_state32)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state32) or ((ap_block_pp0_stage0_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter2) and (co_cast_mid2_v_reg_8364 = ap_const_lv7_4F)))) then 
            ShuffleConvs_2_Downs_18_we0 <= ap_const_logic_1;
        else 
            ShuffleConvs_2_Downs_18_we0 <= ap_const_logic_0;
        end if; 
    end process;


    ShuffleConvs_2_Downs_18_we1_assign_proc : process(ap_block_pp1_stage0_flag00011001, ap_reg_pp1_iter2_co9_mid2_reg_9591, ap_enable_reg_pp1_iter3, tmp_99_fu_8334_p3)
    begin
        if (((ap_block_pp1_stage0_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp1_iter3) and (ap_const_lv1_1 = tmp_99_fu_8334_p3) and (ap_reg_pp1_iter2_co9_mid2_reg_9591 = ap_const_lv7_4F))) then 
            ShuffleConvs_2_Downs_18_we1 <= ap_const_logic_1;
        else 
            ShuffleConvs_2_Downs_18_we1 <= ap_const_logic_0;
        end if; 
    end process;


    ShuffleConvs_2_Downs_19_address0_assign_proc : process(ap_enable_reg_pp0_iter2, ShuffleConvs_2_Downs_486_reg_9043, ap_enable_reg_pp1_iter2, ap_CS_fsm_state31, ap_CS_fsm_state32, ap_block_pp0_stage0_flag00000000, ap_block_pp1_stage0_flag00000000, tmp_183_cast_fu_5410_p1, tmp_234_cast_fu_8032_p1)
    begin
        if (((ap_const_logic_1 = ap_enable_reg_pp1_iter2) and (ap_block_pp1_stage0_flag00000000 = ap_const_boolean_0))) then 
            ShuffleConvs_2_Downs_19_address0 <= tmp_234_cast_fu_8032_p1(7 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_CS_fsm_state31) or (ap_const_logic_1 = ap_CS_fsm_state32))) then 
            ShuffleConvs_2_Downs_19_address0 <= ShuffleConvs_2_Downs_486_reg_9043;
        elsif (((ap_const_logic_1 = ap_enable_reg_pp0_iter2) and (ap_block_pp0_stage0_flag00000000 = ap_const_boolean_0))) then 
            ShuffleConvs_2_Downs_19_address0 <= tmp_183_cast_fu_5410_p1(7 - 1 downto 0);
        else 
            ShuffleConvs_2_Downs_19_address0 <= "XXXXXXX";
        end if; 
    end process;

    ShuffleConvs_2_Downs_19_address1 <= ShuffleConvs_2_Downs_617_reg_9862;

    ShuffleConvs_2_Downs_19_ce0_assign_proc : process(ap_block_pp0_stage0_flag00011001, ap_enable_reg_pp0_iter2, ap_block_pp1_stage0_flag00011001, ap_enable_reg_pp1_iter2, ap_CS_fsm_state31, ap_CS_fsm_state32)
    begin
        if ((((ap_block_pp0_stage0_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter2)) or ((ap_block_pp1_stage0_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp1_iter2)) or (ap_const_logic_1 = ap_CS_fsm_state31) or (ap_const_logic_1 = ap_CS_fsm_state32))) then 
            ShuffleConvs_2_Downs_19_ce0 <= ap_const_logic_1;
        else 
            ShuffleConvs_2_Downs_19_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    ShuffleConvs_2_Downs_19_ce1_assign_proc : process(ap_block_pp1_stage0_flag00011001, ap_enable_reg_pp1_iter3)
    begin
        if (((ap_block_pp1_stage0_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp1_iter3))) then 
            ShuffleConvs_2_Downs_19_ce1 <= ap_const_logic_1;
        else 
            ShuffleConvs_2_Downs_19_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    ShuffleConvs_2_Downs_19_d0_assign_proc : process(bias_V_q0, ap_enable_reg_pp0_iter2, ap_CS_fsm_state32, ap_block_pp0_stage0_flag00000000, tmp_32_6_fu_7146_p2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state32)) then 
            ShuffleConvs_2_Downs_19_d0 <= tmp_32_6_fu_7146_p2;
        elsif (((ap_const_logic_1 = ap_enable_reg_pp0_iter2) and (ap_block_pp0_stage0_flag00000000 = ap_const_boolean_0))) then 
            ShuffleConvs_2_Downs_19_d0 <= bias_V_q0;
        else 
            ShuffleConvs_2_Downs_19_d0 <= "XXXXXXXX";
        end if; 
    end process;

    ShuffleConvs_2_Downs_19_d1 <= ap_const_lv8_0;

    ShuffleConvs_2_Downs_19_we0_assign_proc : process(ap_block_pp0_stage0_flag00011001, co_cast_mid2_v_reg_8364, ap_enable_reg_pp0_iter2, ap_CS_fsm_state32)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state32) or ((ap_block_pp0_stage0_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter2) and (co_cast_mid2_v_reg_8364 = ap_const_lv7_4E)))) then 
            ShuffleConvs_2_Downs_19_we0 <= ap_const_logic_1;
        else 
            ShuffleConvs_2_Downs_19_we0 <= ap_const_logic_0;
        end if; 
    end process;


    ShuffleConvs_2_Downs_19_we1_assign_proc : process(ap_block_pp1_stage0_flag00011001, ap_reg_pp1_iter2_co9_mid2_reg_9591, ap_enable_reg_pp1_iter3, tmp_99_fu_8334_p3)
    begin
        if (((ap_block_pp1_stage0_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp1_iter3) and (ap_const_lv1_1 = tmp_99_fu_8334_p3) and (ap_reg_pp1_iter2_co9_mid2_reg_9591 = ap_const_lv7_4E))) then 
            ShuffleConvs_2_Downs_19_we1 <= ap_const_logic_1;
        else 
            ShuffleConvs_2_Downs_19_we1 <= ap_const_logic_0;
        end if; 
    end process;


    ShuffleConvs_2_Downs_1_address0_assign_proc : process(ap_enable_reg_pp0_iter2, ShuffleConvs_2_Downs_545_reg_9393, ap_enable_reg_pp1_iter2, ap_CS_fsm_state40, ap_CS_fsm_state41, ap_block_pp0_stage0_flag00000000, ap_block_pp1_stage0_flag00000000, tmp_183_cast_fu_5410_p1, tmp_234_cast_fu_8032_p1)
    begin
        if (((ap_const_logic_1 = ap_enable_reg_pp1_iter2) and (ap_block_pp1_stage0_flag00000000 = ap_const_boolean_0))) then 
            ShuffleConvs_2_Downs_1_address0 <= tmp_234_cast_fu_8032_p1(7 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_CS_fsm_state40) or (ap_const_logic_1 = ap_CS_fsm_state41))) then 
            ShuffleConvs_2_Downs_1_address0 <= ShuffleConvs_2_Downs_545_reg_9393;
        elsif (((ap_const_logic_1 = ap_enable_reg_pp0_iter2) and (ap_block_pp0_stage0_flag00000000 = ap_const_boolean_0))) then 
            ShuffleConvs_2_Downs_1_address0 <= tmp_183_cast_fu_5410_p1(7 - 1 downto 0);
        else 
            ShuffleConvs_2_Downs_1_address0 <= "XXXXXXX";
        end if; 
    end process;

    ShuffleConvs_2_Downs_1_address1 <= ShuffleConvs_2_Downs_659_reg_10114;

    ShuffleConvs_2_Downs_1_ce0_assign_proc : process(ap_block_pp0_stage0_flag00011001, ap_enable_reg_pp0_iter2, ap_block_pp1_stage0_flag00011001, ap_enable_reg_pp1_iter2, ap_CS_fsm_state40, ap_CS_fsm_state41)
    begin
        if ((((ap_block_pp0_stage0_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter2)) or ((ap_block_pp1_stage0_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp1_iter2)) or (ap_const_logic_1 = ap_CS_fsm_state40) or (ap_const_logic_1 = ap_CS_fsm_state41))) then 
            ShuffleConvs_2_Downs_1_ce0 <= ap_const_logic_1;
        else 
            ShuffleConvs_2_Downs_1_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    ShuffleConvs_2_Downs_1_ce1_assign_proc : process(ap_block_pp1_stage0_flag00011001, ap_enable_reg_pp1_iter3)
    begin
        if (((ap_block_pp1_stage0_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp1_iter3))) then 
            ShuffleConvs_2_Downs_1_ce1 <= ap_const_logic_1;
        else 
            ShuffleConvs_2_Downs_1_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    ShuffleConvs_2_Downs_1_d0_assign_proc : process(bias_V_q0, ap_enable_reg_pp0_iter2, ap_CS_fsm_state41, ap_block_pp0_stage0_flag00000000, tmp_38_s_fu_7862_p2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state41)) then 
            ShuffleConvs_2_Downs_1_d0 <= tmp_38_s_fu_7862_p2;
        elsif (((ap_const_logic_1 = ap_enable_reg_pp0_iter2) and (ap_block_pp0_stage0_flag00000000 = ap_const_boolean_0))) then 
            ShuffleConvs_2_Downs_1_d0 <= bias_V_q0;
        else 
            ShuffleConvs_2_Downs_1_d0 <= "XXXXXXXX";
        end if; 
    end process;

    ShuffleConvs_2_Downs_1_d1 <= ap_const_lv8_0;

    ShuffleConvs_2_Downs_1_we0_assign_proc : process(ap_block_pp0_stage0_flag00011001, co_cast_mid2_v_reg_8364, ap_enable_reg_pp0_iter2, ap_CS_fsm_state41)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state41) or ((ap_block_pp0_stage0_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter2) and (co_cast_mid2_v_reg_8364 = ap_const_lv7_5E)))) then 
            ShuffleConvs_2_Downs_1_we0 <= ap_const_logic_1;
        else 
            ShuffleConvs_2_Downs_1_we0 <= ap_const_logic_0;
        end if; 
    end process;


    ShuffleConvs_2_Downs_1_we1_assign_proc : process(ap_block_pp1_stage0_flag00011001, ap_reg_pp1_iter2_co9_mid2_reg_9591, ap_enable_reg_pp1_iter3, tmp_99_fu_8334_p3)
    begin
        if (((ap_block_pp1_stage0_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp1_iter3) and (ap_const_lv1_1 = tmp_99_fu_8334_p3) and (ap_reg_pp1_iter2_co9_mid2_reg_9591 = ap_const_lv7_5E))) then 
            ShuffleConvs_2_Downs_1_we1 <= ap_const_logic_1;
        else 
            ShuffleConvs_2_Downs_1_we1 <= ap_const_logic_0;
        end if; 
    end process;


    ShuffleConvs_2_Downs_20_address0_assign_proc : process(ap_enable_reg_pp0_iter2, ShuffleConvs_2_Downs_489_reg_9058, ap_enable_reg_pp1_iter2, ap_CS_fsm_state31, ap_CS_fsm_state32, ap_block_pp0_stage0_flag00000000, ap_block_pp1_stage0_flag00000000, tmp_183_cast_fu_5410_p1, tmp_234_cast_fu_8032_p1)
    begin
        if (((ap_const_logic_1 = ap_enable_reg_pp1_iter2) and (ap_block_pp1_stage0_flag00000000 = ap_const_boolean_0))) then 
            ShuffleConvs_2_Downs_20_address0 <= tmp_234_cast_fu_8032_p1(7 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_CS_fsm_state31) or (ap_const_logic_1 = ap_CS_fsm_state32))) then 
            ShuffleConvs_2_Downs_20_address0 <= ShuffleConvs_2_Downs_489_reg_9058;
        elsif (((ap_const_logic_1 = ap_enable_reg_pp0_iter2) and (ap_block_pp0_stage0_flag00000000 = ap_const_boolean_0))) then 
            ShuffleConvs_2_Downs_20_address0 <= tmp_183_cast_fu_5410_p1(7 - 1 downto 0);
        else 
            ShuffleConvs_2_Downs_20_address0 <= "XXXXXXX";
        end if; 
    end process;

    ShuffleConvs_2_Downs_20_address1 <= ShuffleConvs_2_Downs_629_reg_9934;

    ShuffleConvs_2_Downs_20_ce0_assign_proc : process(ap_block_pp0_stage0_flag00011001, ap_enable_reg_pp0_iter2, ap_block_pp1_stage0_flag00011001, ap_enable_reg_pp1_iter2, ap_CS_fsm_state31, ap_CS_fsm_state32)
    begin
        if ((((ap_block_pp0_stage0_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter2)) or ((ap_block_pp1_stage0_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp1_iter2)) or (ap_const_logic_1 = ap_CS_fsm_state31) or (ap_const_logic_1 = ap_CS_fsm_state32))) then 
            ShuffleConvs_2_Downs_20_ce0 <= ap_const_logic_1;
        else 
            ShuffleConvs_2_Downs_20_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    ShuffleConvs_2_Downs_20_ce1_assign_proc : process(ap_block_pp1_stage0_flag00011001, ap_enable_reg_pp1_iter3)
    begin
        if (((ap_block_pp1_stage0_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp1_iter3))) then 
            ShuffleConvs_2_Downs_20_ce1 <= ap_const_logic_1;
        else 
            ShuffleConvs_2_Downs_20_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    ShuffleConvs_2_Downs_20_d0_assign_proc : process(bias_V_q0, ap_enable_reg_pp0_iter2, ap_CS_fsm_state32, ap_block_pp0_stage0_flag00000000, tmp_32_5_fu_7116_p2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state32)) then 
            ShuffleConvs_2_Downs_20_d0 <= tmp_32_5_fu_7116_p2;
        elsif (((ap_const_logic_1 = ap_enable_reg_pp0_iter2) and (ap_block_pp0_stage0_flag00000000 = ap_const_boolean_0))) then 
            ShuffleConvs_2_Downs_20_d0 <= bias_V_q0;
        else 
            ShuffleConvs_2_Downs_20_d0 <= "XXXXXXXX";
        end if; 
    end process;

    ShuffleConvs_2_Downs_20_d1 <= ap_const_lv8_0;

    ShuffleConvs_2_Downs_20_we0_assign_proc : process(ap_block_pp0_stage0_flag00011001, co_cast_mid2_v_reg_8364, ap_enable_reg_pp0_iter2, ap_CS_fsm_state32)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state32) or ((ap_block_pp0_stage0_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter2) and (co_cast_mid2_v_reg_8364 = ap_const_lv7_4D)))) then 
            ShuffleConvs_2_Downs_20_we0 <= ap_const_logic_1;
        else 
            ShuffleConvs_2_Downs_20_we0 <= ap_const_logic_0;
        end if; 
    end process;


    ShuffleConvs_2_Downs_20_we1_assign_proc : process(ap_block_pp1_stage0_flag00011001, ap_reg_pp1_iter2_co9_mid2_reg_9591, ap_enable_reg_pp1_iter3, tmp_99_fu_8334_p3)
    begin
        if (((ap_block_pp1_stage0_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp1_iter3) and (ap_const_lv1_1 = tmp_99_fu_8334_p3) and (ap_reg_pp1_iter2_co9_mid2_reg_9591 = ap_const_lv7_4D))) then 
            ShuffleConvs_2_Downs_20_we1 <= ap_const_logic_1;
        else 
            ShuffleConvs_2_Downs_20_we1 <= ap_const_logic_0;
        end if; 
    end process;


    ShuffleConvs_2_Downs_21_address0_assign_proc : process(ap_enable_reg_pp0_iter2, ShuffleConvs_2_Downs_493_reg_9078, ap_enable_reg_pp1_iter2, ap_CS_fsm_state31, ap_CS_fsm_state32, ap_block_pp0_stage0_flag00000000, ap_block_pp1_stage0_flag00000000, tmp_183_cast_fu_5410_p1, tmp_234_cast_fu_8032_p1)
    begin
        if (((ap_const_logic_1 = ap_enable_reg_pp1_iter2) and (ap_block_pp1_stage0_flag00000000 = ap_const_boolean_0))) then 
            ShuffleConvs_2_Downs_21_address0 <= tmp_234_cast_fu_8032_p1(7 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_CS_fsm_state31) or (ap_const_logic_1 = ap_CS_fsm_state32))) then 
            ShuffleConvs_2_Downs_21_address0 <= ShuffleConvs_2_Downs_493_reg_9078;
        elsif (((ap_const_logic_1 = ap_enable_reg_pp0_iter2) and (ap_block_pp0_stage0_flag00000000 = ap_const_boolean_0))) then 
            ShuffleConvs_2_Downs_21_address0 <= tmp_183_cast_fu_5410_p1(7 - 1 downto 0);
        else 
            ShuffleConvs_2_Downs_21_address0 <= "XXXXXXX";
        end if; 
    end process;

    ShuffleConvs_2_Downs_21_address1 <= ShuffleConvs_2_Downs_638_reg_9988;

    ShuffleConvs_2_Downs_21_ce0_assign_proc : process(ap_block_pp0_stage0_flag00011001, ap_enable_reg_pp0_iter2, ap_block_pp1_stage0_flag00011001, ap_enable_reg_pp1_iter2, ap_CS_fsm_state31, ap_CS_fsm_state32)
    begin
        if ((((ap_block_pp0_stage0_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter2)) or ((ap_block_pp1_stage0_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp1_iter2)) or (ap_const_logic_1 = ap_CS_fsm_state31) or (ap_const_logic_1 = ap_CS_fsm_state32))) then 
            ShuffleConvs_2_Downs_21_ce0 <= ap_const_logic_1;
        else 
            ShuffleConvs_2_Downs_21_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    ShuffleConvs_2_Downs_21_ce1_assign_proc : process(ap_block_pp1_stage0_flag00011001, ap_enable_reg_pp1_iter3)
    begin
        if (((ap_block_pp1_stage0_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp1_iter3))) then 
            ShuffleConvs_2_Downs_21_ce1 <= ap_const_logic_1;
        else 
            ShuffleConvs_2_Downs_21_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    ShuffleConvs_2_Downs_21_d0_assign_proc : process(bias_V_q0, ap_enable_reg_pp0_iter2, ap_CS_fsm_state32, ap_block_pp0_stage0_flag00000000, tmp_32_4_fu_7086_p2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state32)) then 
            ShuffleConvs_2_Downs_21_d0 <= tmp_32_4_fu_7086_p2;
        elsif (((ap_const_logic_1 = ap_enable_reg_pp0_iter2) and (ap_block_pp0_stage0_flag00000000 = ap_const_boolean_0))) then 
            ShuffleConvs_2_Downs_21_d0 <= bias_V_q0;
        else 
            ShuffleConvs_2_Downs_21_d0 <= "XXXXXXXX";
        end if; 
    end process;

    ShuffleConvs_2_Downs_21_d1 <= ap_const_lv8_0;

    ShuffleConvs_2_Downs_21_we0_assign_proc : process(ap_block_pp0_stage0_flag00011001, co_cast_mid2_v_reg_8364, ap_enable_reg_pp0_iter2, ap_CS_fsm_state32)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state32) or ((ap_block_pp0_stage0_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter2) and (co_cast_mid2_v_reg_8364 = ap_const_lv7_4C)))) then 
            ShuffleConvs_2_Downs_21_we0 <= ap_const_logic_1;
        else 
            ShuffleConvs_2_Downs_21_we0 <= ap_const_logic_0;
        end if; 
    end process;


    ShuffleConvs_2_Downs_21_we1_assign_proc : process(ap_block_pp1_stage0_flag00011001, ap_reg_pp1_iter2_co9_mid2_reg_9591, ap_enable_reg_pp1_iter3, tmp_99_fu_8334_p3)
    begin
        if (((ap_block_pp1_stage0_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp1_iter3) and (ap_const_lv1_1 = tmp_99_fu_8334_p3) and (ap_reg_pp1_iter2_co9_mid2_reg_9591 = ap_const_lv7_4C))) then 
            ShuffleConvs_2_Downs_21_we1 <= ap_const_logic_1;
        else 
            ShuffleConvs_2_Downs_21_we1 <= ap_const_logic_0;
        end if; 
    end process;


    ShuffleConvs_2_Downs_22_address0_assign_proc : process(ap_enable_reg_pp0_iter2, ShuffleConvs_2_Downs_492_reg_9073, ap_enable_reg_pp1_iter2, ap_CS_fsm_state31, ap_CS_fsm_state32, ap_block_pp0_stage0_flag00000000, ap_block_pp1_stage0_flag00000000, tmp_183_cast_fu_5410_p1, tmp_234_cast_fu_8032_p1)
    begin
        if (((ap_const_logic_1 = ap_enable_reg_pp1_iter2) and (ap_block_pp1_stage0_flag00000000 = ap_const_boolean_0))) then 
            ShuffleConvs_2_Downs_22_address0 <= tmp_234_cast_fu_8032_p1(7 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_CS_fsm_state31) or (ap_const_logic_1 = ap_CS_fsm_state32))) then 
            ShuffleConvs_2_Downs_22_address0 <= ShuffleConvs_2_Downs_492_reg_9073;
        elsif (((ap_const_logic_1 = ap_enable_reg_pp0_iter2) and (ap_block_pp0_stage0_flag00000000 = ap_const_boolean_0))) then 
            ShuffleConvs_2_Downs_22_address0 <= tmp_183_cast_fu_5410_p1(7 - 1 downto 0);
        else 
            ShuffleConvs_2_Downs_22_address0 <= "XXXXXXX";
        end if; 
    end process;

    ShuffleConvs_2_Downs_22_address1 <= ShuffleConvs_2_Downs_637_reg_9982;

    ShuffleConvs_2_Downs_22_ce0_assign_proc : process(ap_block_pp0_stage0_flag00011001, ap_enable_reg_pp0_iter2, ap_block_pp1_stage0_flag00011001, ap_enable_reg_pp1_iter2, ap_CS_fsm_state31, ap_CS_fsm_state32)
    begin
        if ((((ap_block_pp0_stage0_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter2)) or ((ap_block_pp1_stage0_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp1_iter2)) or (ap_const_logic_1 = ap_CS_fsm_state31) or (ap_const_logic_1 = ap_CS_fsm_state32))) then 
            ShuffleConvs_2_Downs_22_ce0 <= ap_const_logic_1;
        else 
            ShuffleConvs_2_Downs_22_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    ShuffleConvs_2_Downs_22_ce1_assign_proc : process(ap_block_pp1_stage0_flag00011001, ap_enable_reg_pp1_iter3)
    begin
        if (((ap_block_pp1_stage0_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp1_iter3))) then 
            ShuffleConvs_2_Downs_22_ce1 <= ap_const_logic_1;
        else 
            ShuffleConvs_2_Downs_22_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    ShuffleConvs_2_Downs_22_d0_assign_proc : process(bias_V_q0, ap_enable_reg_pp0_iter2, ap_CS_fsm_state32, ap_block_pp0_stage0_flag00000000, tmp_32_3_fu_7056_p2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state32)) then 
            ShuffleConvs_2_Downs_22_d0 <= tmp_32_3_fu_7056_p2;
        elsif (((ap_const_logic_1 = ap_enable_reg_pp0_iter2) and (ap_block_pp0_stage0_flag00000000 = ap_const_boolean_0))) then 
            ShuffleConvs_2_Downs_22_d0 <= bias_V_q0;
        else 
            ShuffleConvs_2_Downs_22_d0 <= "XXXXXXXX";
        end if; 
    end process;

    ShuffleConvs_2_Downs_22_d1 <= ap_const_lv8_0;

    ShuffleConvs_2_Downs_22_we0_assign_proc : process(ap_block_pp0_stage0_flag00011001, co_cast_mid2_v_reg_8364, ap_enable_reg_pp0_iter2, ap_CS_fsm_state32)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state32) or ((ap_block_pp0_stage0_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter2) and (co_cast_mid2_v_reg_8364 = ap_const_lv7_4B)))) then 
            ShuffleConvs_2_Downs_22_we0 <= ap_const_logic_1;
        else 
            ShuffleConvs_2_Downs_22_we0 <= ap_const_logic_0;
        end if; 
    end process;


    ShuffleConvs_2_Downs_22_we1_assign_proc : process(ap_block_pp1_stage0_flag00011001, ap_reg_pp1_iter2_co9_mid2_reg_9591, ap_enable_reg_pp1_iter3, tmp_99_fu_8334_p3)
    begin
        if (((ap_block_pp1_stage0_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp1_iter3) and (ap_const_lv1_1 = tmp_99_fu_8334_p3) and (ap_reg_pp1_iter2_co9_mid2_reg_9591 = ap_const_lv7_4B))) then 
            ShuffleConvs_2_Downs_22_we1 <= ap_const_logic_1;
        else 
            ShuffleConvs_2_Downs_22_we1 <= ap_const_logic_0;
        end if; 
    end process;


    ShuffleConvs_2_Downs_23_address0_assign_proc : process(ap_enable_reg_pp0_iter2, ShuffleConvs_2_Downs_488_reg_9053, ap_enable_reg_pp1_iter2, ap_CS_fsm_state31, ap_CS_fsm_state32, ap_block_pp0_stage0_flag00000000, ap_block_pp1_stage0_flag00000000, tmp_183_cast_fu_5410_p1, tmp_234_cast_fu_8032_p1)
    begin
        if (((ap_const_logic_1 = ap_enable_reg_pp1_iter2) and (ap_block_pp1_stage0_flag00000000 = ap_const_boolean_0))) then 
            ShuffleConvs_2_Downs_23_address0 <= tmp_234_cast_fu_8032_p1(7 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_CS_fsm_state31) or (ap_const_logic_1 = ap_CS_fsm_state32))) then 
            ShuffleConvs_2_Downs_23_address0 <= ShuffleConvs_2_Downs_488_reg_9053;
        elsif (((ap_const_logic_1 = ap_enable_reg_pp0_iter2) and (ap_block_pp0_stage0_flag00000000 = ap_const_boolean_0))) then 
            ShuffleConvs_2_Downs_23_address0 <= tmp_183_cast_fu_5410_p1(7 - 1 downto 0);
        else 
            ShuffleConvs_2_Downs_23_address0 <= "XXXXXXX";
        end if; 
    end process;

    ShuffleConvs_2_Downs_23_address1 <= ShuffleConvs_2_Downs_627_reg_9922;

    ShuffleConvs_2_Downs_23_ce0_assign_proc : process(ap_block_pp0_stage0_flag00011001, ap_enable_reg_pp0_iter2, ap_block_pp1_stage0_flag00011001, ap_enable_reg_pp1_iter2, ap_CS_fsm_state31, ap_CS_fsm_state32)
    begin
        if ((((ap_block_pp0_stage0_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter2)) or ((ap_block_pp1_stage0_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp1_iter2)) or (ap_const_logic_1 = ap_CS_fsm_state31) or (ap_const_logic_1 = ap_CS_fsm_state32))) then 
            ShuffleConvs_2_Downs_23_ce0 <= ap_const_logic_1;
        else 
            ShuffleConvs_2_Downs_23_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    ShuffleConvs_2_Downs_23_ce1_assign_proc : process(ap_block_pp1_stage0_flag00011001, ap_enable_reg_pp1_iter3)
    begin
        if (((ap_block_pp1_stage0_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp1_iter3))) then 
            ShuffleConvs_2_Downs_23_ce1 <= ap_const_logic_1;
        else 
            ShuffleConvs_2_Downs_23_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    ShuffleConvs_2_Downs_23_d0_assign_proc : process(bias_V_q0, ap_enable_reg_pp0_iter2, ap_CS_fsm_state32, ap_block_pp0_stage0_flag00000000, tmp_32_2_fu_7026_p2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state32)) then 
            ShuffleConvs_2_Downs_23_d0 <= tmp_32_2_fu_7026_p2;
        elsif (((ap_const_logic_1 = ap_enable_reg_pp0_iter2) and (ap_block_pp0_stage0_flag00000000 = ap_const_boolean_0))) then 
            ShuffleConvs_2_Downs_23_d0 <= bias_V_q0;
        else 
            ShuffleConvs_2_Downs_23_d0 <= "XXXXXXXX";
        end if; 
    end process;

    ShuffleConvs_2_Downs_23_d1 <= ap_const_lv8_0;

    ShuffleConvs_2_Downs_23_we0_assign_proc : process(ap_block_pp0_stage0_flag00011001, co_cast_mid2_v_reg_8364, ap_enable_reg_pp0_iter2, ap_CS_fsm_state32)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state32) or ((ap_block_pp0_stage0_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter2) and (co_cast_mid2_v_reg_8364 = ap_const_lv7_4A)))) then 
            ShuffleConvs_2_Downs_23_we0 <= ap_const_logic_1;
        else 
            ShuffleConvs_2_Downs_23_we0 <= ap_const_logic_0;
        end if; 
    end process;


    ShuffleConvs_2_Downs_23_we1_assign_proc : process(ap_block_pp1_stage0_flag00011001, ap_reg_pp1_iter2_co9_mid2_reg_9591, ap_enable_reg_pp1_iter3, tmp_99_fu_8334_p3)
    begin
        if (((ap_block_pp1_stage0_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp1_iter3) and (ap_const_lv1_1 = tmp_99_fu_8334_p3) and (ap_reg_pp1_iter2_co9_mid2_reg_9591 = ap_const_lv7_4A))) then 
            ShuffleConvs_2_Downs_23_we1 <= ap_const_logic_1;
        else 
            ShuffleConvs_2_Downs_23_we1 <= ap_const_logic_0;
        end if; 
    end process;


    ShuffleConvs_2_Downs_24_address0_assign_proc : process(ap_enable_reg_pp0_iter2, ShuffleConvs_2_Downs_487_reg_9048, ap_enable_reg_pp1_iter2, ap_CS_fsm_state31, ap_CS_fsm_state32, ap_block_pp0_stage0_flag00000000, ap_block_pp1_stage0_flag00000000, tmp_183_cast_fu_5410_p1, tmp_234_cast_fu_8032_p1)
    begin
        if (((ap_const_logic_1 = ap_enable_reg_pp1_iter2) and (ap_block_pp1_stage0_flag00000000 = ap_const_boolean_0))) then 
            ShuffleConvs_2_Downs_24_address0 <= tmp_234_cast_fu_8032_p1(7 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_CS_fsm_state31) or (ap_const_logic_1 = ap_CS_fsm_state32))) then 
            ShuffleConvs_2_Downs_24_address0 <= ShuffleConvs_2_Downs_487_reg_9048;
        elsif (((ap_const_logic_1 = ap_enable_reg_pp0_iter2) and (ap_block_pp0_stage0_flag00000000 = ap_const_boolean_0))) then 
            ShuffleConvs_2_Downs_24_address0 <= tmp_183_cast_fu_5410_p1(7 - 1 downto 0);
        else 
            ShuffleConvs_2_Downs_24_address0 <= "XXXXXXX";
        end if; 
    end process;

    ShuffleConvs_2_Downs_24_address1 <= ShuffleConvs_2_Downs_619_reg_9874;

    ShuffleConvs_2_Downs_24_ce0_assign_proc : process(ap_block_pp0_stage0_flag00011001, ap_enable_reg_pp0_iter2, ap_block_pp1_stage0_flag00011001, ap_enable_reg_pp1_iter2, ap_CS_fsm_state31, ap_CS_fsm_state32)
    begin
        if ((((ap_block_pp0_stage0_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter2)) or ((ap_block_pp1_stage0_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp1_iter2)) or (ap_const_logic_1 = ap_CS_fsm_state31) or (ap_const_logic_1 = ap_CS_fsm_state32))) then 
            ShuffleConvs_2_Downs_24_ce0 <= ap_const_logic_1;
        else 
            ShuffleConvs_2_Downs_24_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    ShuffleConvs_2_Downs_24_ce1_assign_proc : process(ap_block_pp1_stage0_flag00011001, ap_enable_reg_pp1_iter3)
    begin
        if (((ap_block_pp1_stage0_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp1_iter3))) then 
            ShuffleConvs_2_Downs_24_ce1 <= ap_const_logic_1;
        else 
            ShuffleConvs_2_Downs_24_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    ShuffleConvs_2_Downs_24_d0_assign_proc : process(bias_V_q0, ap_enable_reg_pp0_iter2, ap_CS_fsm_state32, ap_block_pp0_stage0_flag00000000, tmp_32_1_fu_6996_p2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state32)) then 
            ShuffleConvs_2_Downs_24_d0 <= tmp_32_1_fu_6996_p2;
        elsif (((ap_const_logic_1 = ap_enable_reg_pp0_iter2) and (ap_block_pp0_stage0_flag00000000 = ap_const_boolean_0))) then 
            ShuffleConvs_2_Downs_24_d0 <= bias_V_q0;
        else 
            ShuffleConvs_2_Downs_24_d0 <= "XXXXXXXX";
        end if; 
    end process;

    ShuffleConvs_2_Downs_24_d1 <= ap_const_lv8_0;

    ShuffleConvs_2_Downs_24_we0_assign_proc : process(ap_block_pp0_stage0_flag00011001, co_cast_mid2_v_reg_8364, ap_enable_reg_pp0_iter2, ap_CS_fsm_state32)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state32) or ((ap_block_pp0_stage0_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter2) and (co_cast_mid2_v_reg_8364 = ap_const_lv7_49)))) then 
            ShuffleConvs_2_Downs_24_we0 <= ap_const_logic_1;
        else 
            ShuffleConvs_2_Downs_24_we0 <= ap_const_logic_0;
        end if; 
    end process;


    ShuffleConvs_2_Downs_24_we1_assign_proc : process(ap_block_pp1_stage0_flag00011001, ap_reg_pp1_iter2_co9_mid2_reg_9591, ap_enable_reg_pp1_iter3, tmp_99_fu_8334_p3)
    begin
        if (((ap_block_pp1_stage0_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp1_iter3) and (ap_const_lv1_1 = tmp_99_fu_8334_p3) and (ap_reg_pp1_iter2_co9_mid2_reg_9591 = ap_const_lv7_49))) then 
            ShuffleConvs_2_Downs_24_we1 <= ap_const_logic_1;
        else 
            ShuffleConvs_2_Downs_24_we1 <= ap_const_logic_0;
        end if; 
    end process;


    ShuffleConvs_2_Downs_25_address0_assign_proc : process(ap_enable_reg_pp0_iter2, ShuffleConvs_2_Downs_491_reg_9068, ap_enable_reg_pp1_iter2, ap_CS_fsm_state31, ap_CS_fsm_state32, ap_block_pp0_stage0_flag00000000, ap_block_pp1_stage0_flag00000000, tmp_183_cast_fu_5410_p1, tmp_234_cast_fu_8032_p1)
    begin
        if (((ap_const_logic_1 = ap_enable_reg_pp1_iter2) and (ap_block_pp1_stage0_flag00000000 = ap_const_boolean_0))) then 
            ShuffleConvs_2_Downs_25_address0 <= tmp_234_cast_fu_8032_p1(7 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_CS_fsm_state31) or (ap_const_logic_1 = ap_CS_fsm_state32))) then 
            ShuffleConvs_2_Downs_25_address0 <= ShuffleConvs_2_Downs_491_reg_9068;
        elsif (((ap_const_logic_1 = ap_enable_reg_pp0_iter2) and (ap_block_pp0_stage0_flag00000000 = ap_const_boolean_0))) then 
            ShuffleConvs_2_Downs_25_address0 <= tmp_183_cast_fu_5410_p1(7 - 1 downto 0);
        else 
            ShuffleConvs_2_Downs_25_address0 <= "XXXXXXX";
        end if; 
    end process;

    ShuffleConvs_2_Downs_25_address1 <= ShuffleConvs_2_Downs_635_reg_9970;

    ShuffleConvs_2_Downs_25_ce0_assign_proc : process(ap_block_pp0_stage0_flag00011001, ap_enable_reg_pp0_iter2, ap_block_pp1_stage0_flag00011001, ap_enable_reg_pp1_iter2, ap_CS_fsm_state31, ap_CS_fsm_state32)
    begin
        if ((((ap_block_pp0_stage0_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter2)) or ((ap_block_pp1_stage0_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp1_iter2)) or (ap_const_logic_1 = ap_CS_fsm_state31) or (ap_const_logic_1 = ap_CS_fsm_state32))) then 
            ShuffleConvs_2_Downs_25_ce0 <= ap_const_logic_1;
        else 
            ShuffleConvs_2_Downs_25_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    ShuffleConvs_2_Downs_25_ce1_assign_proc : process(ap_block_pp1_stage0_flag00011001, ap_enable_reg_pp1_iter3)
    begin
        if (((ap_block_pp1_stage0_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp1_iter3))) then 
            ShuffleConvs_2_Downs_25_ce1 <= ap_const_logic_1;
        else 
            ShuffleConvs_2_Downs_25_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    ShuffleConvs_2_Downs_25_d0_assign_proc : process(bias_V_q0, ap_enable_reg_pp0_iter2, ap_CS_fsm_state32, ap_block_pp0_stage0_flag00000000, tmp_14_fu_6966_p2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state32)) then 
            ShuffleConvs_2_Downs_25_d0 <= tmp_14_fu_6966_p2;
        elsif (((ap_const_logic_1 = ap_enable_reg_pp0_iter2) and (ap_block_pp0_stage0_flag00000000 = ap_const_boolean_0))) then 
            ShuffleConvs_2_Downs_25_d0 <= bias_V_q0;
        else 
            ShuffleConvs_2_Downs_25_d0 <= "XXXXXXXX";
        end if; 
    end process;

    ShuffleConvs_2_Downs_25_d1 <= ap_const_lv8_0;

    ShuffleConvs_2_Downs_25_we0_assign_proc : process(ap_block_pp0_stage0_flag00011001, co_cast_mid2_v_reg_8364, ap_enable_reg_pp0_iter2, ap_CS_fsm_state32)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state32) or ((ap_block_pp0_stage0_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter2) and (co_cast_mid2_v_reg_8364 = ap_const_lv7_48)))) then 
            ShuffleConvs_2_Downs_25_we0 <= ap_const_logic_1;
        else 
            ShuffleConvs_2_Downs_25_we0 <= ap_const_logic_0;
        end if; 
    end process;


    ShuffleConvs_2_Downs_25_we1_assign_proc : process(ap_block_pp1_stage0_flag00011001, ap_reg_pp1_iter2_co9_mid2_reg_9591, ap_enable_reg_pp1_iter3, tmp_99_fu_8334_p3)
    begin
        if (((ap_block_pp1_stage0_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp1_iter3) and (ap_const_lv1_1 = tmp_99_fu_8334_p3) and (ap_reg_pp1_iter2_co9_mid2_reg_9591 = ap_const_lv7_48))) then 
            ShuffleConvs_2_Downs_25_we1 <= ap_const_logic_1;
        else 
            ShuffleConvs_2_Downs_25_we1 <= ap_const_logic_0;
        end if; 
    end process;


    ShuffleConvs_2_Downs_26_address0_assign_proc : process(ap_enable_reg_pp0_iter2, ShuffleConvs_2_Downs_452_reg_8819, ap_enable_reg_pp1_iter2, ap_CS_fsm_state22, ap_CS_fsm_state23, ap_block_pp0_stage0_flag00000000, ap_block_pp1_stage0_flag00000000, tmp_183_cast_fu_5410_p1, tmp_234_cast_fu_8032_p1)
    begin
        if (((ap_const_logic_1 = ap_enable_reg_pp1_iter2) and (ap_block_pp1_stage0_flag00000000 = ap_const_boolean_0))) then 
            ShuffleConvs_2_Downs_26_address0 <= tmp_234_cast_fu_8032_p1(7 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_CS_fsm_state22) or (ap_const_logic_1 = ap_CS_fsm_state23))) then 
            ShuffleConvs_2_Downs_26_address0 <= ShuffleConvs_2_Downs_452_reg_8819;
        elsif (((ap_const_logic_1 = ap_enable_reg_pp0_iter2) and (ap_block_pp0_stage0_flag00000000 = ap_const_boolean_0))) then 
            ShuffleConvs_2_Downs_26_address0 <= tmp_183_cast_fu_5410_p1(7 - 1 downto 0);
        else 
            ShuffleConvs_2_Downs_26_address0 <= "XXXXXXX";
        end if; 
    end process;

    ShuffleConvs_2_Downs_26_address1 <= ShuffleConvs_2_Downs_628_reg_9928;

    ShuffleConvs_2_Downs_26_ce0_assign_proc : process(ap_block_pp0_stage0_flag00011001, ap_enable_reg_pp0_iter2, ap_block_pp1_stage0_flag00011001, ap_enable_reg_pp1_iter2, ap_CS_fsm_state22, ap_CS_fsm_state23)
    begin
        if ((((ap_block_pp0_stage0_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter2)) or ((ap_block_pp1_stage0_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp1_iter2)) or (ap_const_logic_1 = ap_CS_fsm_state22) or (ap_const_logic_1 = ap_CS_fsm_state23))) then 
            ShuffleConvs_2_Downs_26_ce0 <= ap_const_logic_1;
        else 
            ShuffleConvs_2_Downs_26_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    ShuffleConvs_2_Downs_26_ce1_assign_proc : process(ap_block_pp1_stage0_flag00011001, ap_enable_reg_pp1_iter3)
    begin
        if (((ap_block_pp1_stage0_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp1_iter3))) then 
            ShuffleConvs_2_Downs_26_ce1 <= ap_const_logic_1;
        else 
            ShuffleConvs_2_Downs_26_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    ShuffleConvs_2_Downs_26_d0_assign_proc : process(bias_V_q0, ap_enable_reg_pp0_iter2, ap_CS_fsm_state23, ap_block_pp0_stage0_flag00000000, tmp_27_10_fu_6700_p2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state23)) then 
            ShuffleConvs_2_Downs_26_d0 <= tmp_27_10_fu_6700_p2;
        elsif (((ap_const_logic_1 = ap_enable_reg_pp0_iter2) and (ap_block_pp0_stage0_flag00000000 = ap_const_boolean_0))) then 
            ShuffleConvs_2_Downs_26_d0 <= bias_V_q0;
        else 
            ShuffleConvs_2_Downs_26_d0 <= "XXXXXXXX";
        end if; 
    end process;

    ShuffleConvs_2_Downs_26_d1 <= ap_const_lv8_0;

    ShuffleConvs_2_Downs_26_we0_assign_proc : process(ap_block_pp0_stage0_flag00011001, co_cast_mid2_v_reg_8364, ap_enable_reg_pp0_iter2, ap_CS_fsm_state23)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state23) or ((ap_block_pp0_stage0_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter2) and (co_cast_mid2_v_reg_8364 = ap_const_lv7_47)))) then 
            ShuffleConvs_2_Downs_26_we0 <= ap_const_logic_1;
        else 
            ShuffleConvs_2_Downs_26_we0 <= ap_const_logic_0;
        end if; 
    end process;


    ShuffleConvs_2_Downs_26_we1_assign_proc : process(ap_block_pp1_stage0_flag00011001, ap_reg_pp1_iter2_co9_mid2_reg_9591, ap_enable_reg_pp1_iter3, tmp_99_fu_8334_p3)
    begin
        if (((ap_block_pp1_stage0_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp1_iter3) and (ap_const_lv1_1 = tmp_99_fu_8334_p3) and (ap_reg_pp1_iter2_co9_mid2_reg_9591 = ap_const_lv7_47))) then 
            ShuffleConvs_2_Downs_26_we1 <= ap_const_logic_1;
        else 
            ShuffleConvs_2_Downs_26_we1 <= ap_const_logic_0;
        end if; 
    end process;


    ShuffleConvs_2_Downs_27_address0_assign_proc : process(ap_enable_reg_pp0_iter2, ShuffleConvs_2_Downs_454_reg_8829, ap_enable_reg_pp1_iter2, ap_CS_fsm_state22, ap_CS_fsm_state23, ap_block_pp0_stage0_flag00000000, ap_block_pp1_stage0_flag00000000, tmp_183_cast_fu_5410_p1, tmp_234_cast_fu_8032_p1)
    begin
        if (((ap_const_logic_1 = ap_enable_reg_pp1_iter2) and (ap_block_pp1_stage0_flag00000000 = ap_const_boolean_0))) then 
            ShuffleConvs_2_Downs_27_address0 <= tmp_234_cast_fu_8032_p1(7 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_CS_fsm_state22) or (ap_const_logic_1 = ap_CS_fsm_state23))) then 
            ShuffleConvs_2_Downs_27_address0 <= ShuffleConvs_2_Downs_454_reg_8829;
        elsif (((ap_const_logic_1 = ap_enable_reg_pp0_iter2) and (ap_block_pp0_stage0_flag00000000 = ap_const_boolean_0))) then 
            ShuffleConvs_2_Downs_27_address0 <= tmp_183_cast_fu_5410_p1(7 - 1 downto 0);
        else 
            ShuffleConvs_2_Downs_27_address0 <= "XXXXXXX";
        end if; 
    end process;

    ShuffleConvs_2_Downs_27_address1 <= ShuffleConvs_2_Downs_634_reg_9964;

    ShuffleConvs_2_Downs_27_ce0_assign_proc : process(ap_block_pp0_stage0_flag00011001, ap_enable_reg_pp0_iter2, ap_block_pp1_stage0_flag00011001, ap_enable_reg_pp1_iter2, ap_CS_fsm_state22, ap_CS_fsm_state23)
    begin
        if ((((ap_block_pp0_stage0_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter2)) or ((ap_block_pp1_stage0_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp1_iter2)) or (ap_const_logic_1 = ap_CS_fsm_state22) or (ap_const_logic_1 = ap_CS_fsm_state23))) then 
            ShuffleConvs_2_Downs_27_ce0 <= ap_const_logic_1;
        else 
            ShuffleConvs_2_Downs_27_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    ShuffleConvs_2_Downs_27_ce1_assign_proc : process(ap_block_pp1_stage0_flag00011001, ap_enable_reg_pp1_iter3)
    begin
        if (((ap_block_pp1_stage0_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp1_iter3))) then 
            ShuffleConvs_2_Downs_27_ce1 <= ap_const_logic_1;
        else 
            ShuffleConvs_2_Downs_27_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    ShuffleConvs_2_Downs_27_d0_assign_proc : process(bias_V_q0, ap_enable_reg_pp0_iter2, ap_CS_fsm_state23, ap_block_pp0_stage0_flag00000000, tmp_27_s_fu_6670_p2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state23)) then 
            ShuffleConvs_2_Downs_27_d0 <= tmp_27_s_fu_6670_p2;
        elsif (((ap_const_logic_1 = ap_enable_reg_pp0_iter2) and (ap_block_pp0_stage0_flag00000000 = ap_const_boolean_0))) then 
            ShuffleConvs_2_Downs_27_d0 <= bias_V_q0;
        else 
            ShuffleConvs_2_Downs_27_d0 <= "XXXXXXXX";
        end if; 
    end process;

    ShuffleConvs_2_Downs_27_d1 <= ap_const_lv8_0;

    ShuffleConvs_2_Downs_27_we0_assign_proc : process(ap_block_pp0_stage0_flag00011001, co_cast_mid2_v_reg_8364, ap_enable_reg_pp0_iter2, ap_CS_fsm_state23)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state23) or ((ap_block_pp0_stage0_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter2) and (co_cast_mid2_v_reg_8364 = ap_const_lv7_46)))) then 
            ShuffleConvs_2_Downs_27_we0 <= ap_const_logic_1;
        else 
            ShuffleConvs_2_Downs_27_we0 <= ap_const_logic_0;
        end if; 
    end process;


    ShuffleConvs_2_Downs_27_we1_assign_proc : process(ap_block_pp1_stage0_flag00011001, ap_reg_pp1_iter2_co9_mid2_reg_9591, ap_enable_reg_pp1_iter3, tmp_99_fu_8334_p3)
    begin
        if (((ap_block_pp1_stage0_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp1_iter3) and (ap_const_lv1_1 = tmp_99_fu_8334_p3) and (ap_reg_pp1_iter2_co9_mid2_reg_9591 = ap_const_lv7_46))) then 
            ShuffleConvs_2_Downs_27_we1 <= ap_const_logic_1;
        else 
            ShuffleConvs_2_Downs_27_we1 <= ap_const_logic_0;
        end if; 
    end process;


    ShuffleConvs_2_Downs_28_address0_assign_proc : process(ap_enable_reg_pp0_iter2, ShuffleConvs_2_Downs_398_reg_8495, ap_enable_reg_pp1_iter2, ap_CS_fsm_state13, ap_CS_fsm_state14, ap_block_pp0_stage0_flag00000000, ap_block_pp1_stage0_flag00000000, tmp_183_cast_fu_5410_p1, tmp_234_cast_fu_8032_p1)
    begin
        if (((ap_const_logic_1 = ap_enable_reg_pp1_iter2) and (ap_block_pp1_stage0_flag00000000 = ap_const_boolean_0))) then 
            ShuffleConvs_2_Downs_28_address0 <= tmp_234_cast_fu_8032_p1(7 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_CS_fsm_state13) or (ap_const_logic_1 = ap_CS_fsm_state14))) then 
            ShuffleConvs_2_Downs_28_address0 <= ShuffleConvs_2_Downs_398_reg_8495;
        elsif (((ap_const_logic_1 = ap_enable_reg_pp0_iter2) and (ap_block_pp0_stage0_flag00000000 = ap_const_boolean_0))) then 
            ShuffleConvs_2_Downs_28_address0 <= tmp_183_cast_fu_5410_p1(7 - 1 downto 0);
        else 
            ShuffleConvs_2_Downs_28_address0 <= "XXXXXXX";
        end if; 
    end process;

    ShuffleConvs_2_Downs_28_address1 <= ShuffleConvs_2_Downs_618_reg_9868;

    ShuffleConvs_2_Downs_28_ce0_assign_proc : process(ap_block_pp0_stage0_flag00011001, ap_enable_reg_pp0_iter2, ap_block_pp1_stage0_flag00011001, ap_enable_reg_pp1_iter2, ap_CS_fsm_state13, ap_CS_fsm_state14)
    begin
        if ((((ap_block_pp0_stage0_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter2)) or ((ap_block_pp1_stage0_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp1_iter2)) or (ap_const_logic_1 = ap_CS_fsm_state13) or (ap_const_logic_1 = ap_CS_fsm_state14))) then 
            ShuffleConvs_2_Downs_28_ce0 <= ap_const_logic_1;
        else 
            ShuffleConvs_2_Downs_28_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    ShuffleConvs_2_Downs_28_ce1_assign_proc : process(ap_block_pp1_stage0_flag00011001, ap_enable_reg_pp1_iter3)
    begin
        if (((ap_block_pp1_stage0_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp1_iter3))) then 
            ShuffleConvs_2_Downs_28_ce1 <= ap_const_logic_1;
        else 
            ShuffleConvs_2_Downs_28_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    ShuffleConvs_2_Downs_28_d0_assign_proc : process(bias_V_q0, ap_enable_reg_pp0_iter2, ap_CS_fsm_state14, ap_block_pp0_stage0_flag00000000, tmp_20_7_fu_5973_p2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            ShuffleConvs_2_Downs_28_d0 <= tmp_20_7_fu_5973_p2;
        elsif (((ap_const_logic_1 = ap_enable_reg_pp0_iter2) and (ap_block_pp0_stage0_flag00000000 = ap_const_boolean_0))) then 
            ShuffleConvs_2_Downs_28_d0 <= bias_V_q0;
        else 
            ShuffleConvs_2_Downs_28_d0 <= "XXXXXXXX";
        end if; 
    end process;

    ShuffleConvs_2_Downs_28_d1 <= ap_const_lv8_0;

    ShuffleConvs_2_Downs_28_we0_assign_proc : process(ap_block_pp0_stage0_flag00011001, co_cast_mid2_v_reg_8364, ap_enable_reg_pp0_iter2, ap_CS_fsm_state14)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state14) or ((ap_block_pp0_stage0_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter2) and (co_cast_mid2_v_reg_8364 = ap_const_lv7_7)))) then 
            ShuffleConvs_2_Downs_28_we0 <= ap_const_logic_1;
        else 
            ShuffleConvs_2_Downs_28_we0 <= ap_const_logic_0;
        end if; 
    end process;


    ShuffleConvs_2_Downs_28_we1_assign_proc : process(ap_block_pp1_stage0_flag00011001, ap_reg_pp1_iter2_co9_mid2_reg_9591, ap_enable_reg_pp1_iter3, tmp_99_fu_8334_p3)
    begin
        if (((ap_block_pp1_stage0_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp1_iter3) and (ap_const_lv1_1 = tmp_99_fu_8334_p3) and (ap_reg_pp1_iter2_co9_mid2_reg_9591 = ap_const_lv7_7))) then 
            ShuffleConvs_2_Downs_28_we1 <= ap_const_logic_1;
        else 
            ShuffleConvs_2_Downs_28_we1 <= ap_const_logic_0;
        end if; 
    end process;


    ShuffleConvs_2_Downs_29_address0_assign_proc : process(ap_enable_reg_pp0_iter2, ShuffleConvs_2_Downs_453_reg_8824, ap_enable_reg_pp1_iter2, ap_CS_fsm_state22, ap_CS_fsm_state23, ap_block_pp0_stage0_flag00000000, ap_block_pp1_stage0_flag00000000, tmp_183_cast_fu_5410_p1, tmp_234_cast_fu_8032_p1)
    begin
        if (((ap_const_logic_1 = ap_enable_reg_pp1_iter2) and (ap_block_pp1_stage0_flag00000000 = ap_const_boolean_0))) then 
            ShuffleConvs_2_Downs_29_address0 <= tmp_234_cast_fu_8032_p1(7 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_CS_fsm_state22) or (ap_const_logic_1 = ap_CS_fsm_state23))) then 
            ShuffleConvs_2_Downs_29_address0 <= ShuffleConvs_2_Downs_453_reg_8824;
        elsif (((ap_const_logic_1 = ap_enable_reg_pp0_iter2) and (ap_block_pp0_stage0_flag00000000 = ap_const_boolean_0))) then 
            ShuffleConvs_2_Downs_29_address0 <= tmp_183_cast_fu_5410_p1(7 - 1 downto 0);
        else 
            ShuffleConvs_2_Downs_29_address0 <= "XXXXXXX";
        end if; 
    end process;

    ShuffleConvs_2_Downs_29_address1 <= ShuffleConvs_2_Downs_633_reg_9958;

    ShuffleConvs_2_Downs_29_ce0_assign_proc : process(ap_block_pp0_stage0_flag00011001, ap_enable_reg_pp0_iter2, ap_block_pp1_stage0_flag00011001, ap_enable_reg_pp1_iter2, ap_CS_fsm_state22, ap_CS_fsm_state23)
    begin
        if ((((ap_block_pp0_stage0_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter2)) or ((ap_block_pp1_stage0_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp1_iter2)) or (ap_const_logic_1 = ap_CS_fsm_state22) or (ap_const_logic_1 = ap_CS_fsm_state23))) then 
            ShuffleConvs_2_Downs_29_ce0 <= ap_const_logic_1;
        else 
            ShuffleConvs_2_Downs_29_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    ShuffleConvs_2_Downs_29_ce1_assign_proc : process(ap_block_pp1_stage0_flag00011001, ap_enable_reg_pp1_iter3)
    begin
        if (((ap_block_pp1_stage0_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp1_iter3))) then 
            ShuffleConvs_2_Downs_29_ce1 <= ap_const_logic_1;
        else 
            ShuffleConvs_2_Downs_29_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    ShuffleConvs_2_Downs_29_d0_assign_proc : process(bias_V_q0, ap_enable_reg_pp0_iter2, ap_CS_fsm_state23, ap_block_pp0_stage0_flag00000000, tmp_27_9_fu_6640_p2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state23)) then 
            ShuffleConvs_2_Downs_29_d0 <= tmp_27_9_fu_6640_p2;
        elsif (((ap_const_logic_1 = ap_enable_reg_pp0_iter2) and (ap_block_pp0_stage0_flag00000000 = ap_const_boolean_0))) then 
            ShuffleConvs_2_Downs_29_d0 <= bias_V_q0;
        else 
            ShuffleConvs_2_Downs_29_d0 <= "XXXXXXXX";
        end if; 
    end process;

    ShuffleConvs_2_Downs_29_d1 <= ap_const_lv8_0;

    ShuffleConvs_2_Downs_29_we0_assign_proc : process(ap_block_pp0_stage0_flag00011001, co_cast_mid2_v_reg_8364, ap_enable_reg_pp0_iter2, ap_CS_fsm_state23)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state23) or ((ap_block_pp0_stage0_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter2) and (co_cast_mid2_v_reg_8364 = ap_const_lv7_45)))) then 
            ShuffleConvs_2_Downs_29_we0 <= ap_const_logic_1;
        else 
            ShuffleConvs_2_Downs_29_we0 <= ap_const_logic_0;
        end if; 
    end process;


    ShuffleConvs_2_Downs_29_we1_assign_proc : process(ap_block_pp1_stage0_flag00011001, ap_reg_pp1_iter2_co9_mid2_reg_9591, ap_enable_reg_pp1_iter3, tmp_99_fu_8334_p3)
    begin
        if (((ap_block_pp1_stage0_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp1_iter3) and (ap_const_lv1_1 = tmp_99_fu_8334_p3) and (ap_reg_pp1_iter2_co9_mid2_reg_9591 = ap_const_lv7_45))) then 
            ShuffleConvs_2_Downs_29_we1 <= ap_const_logic_1;
        else 
            ShuffleConvs_2_Downs_29_we1 <= ap_const_logic_0;
        end if; 
    end process;


    ShuffleConvs_2_Downs_2_address0_assign_proc : process(ap_enable_reg_pp0_iter2, ShuffleConvs_2_Downs_534_reg_9338, ap_enable_reg_pp1_iter2, ap_CS_fsm_state40, ap_CS_fsm_state41, ap_block_pp0_stage0_flag00000000, ap_block_pp1_stage0_flag00000000, tmp_183_cast_fu_5410_p1, tmp_234_cast_fu_8032_p1)
    begin
        if (((ap_const_logic_1 = ap_enable_reg_pp1_iter2) and (ap_block_pp1_stage0_flag00000000 = ap_const_boolean_0))) then 
            ShuffleConvs_2_Downs_2_address0 <= tmp_234_cast_fu_8032_p1(7 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_CS_fsm_state40) or (ap_const_logic_1 = ap_CS_fsm_state41))) then 
            ShuffleConvs_2_Downs_2_address0 <= ShuffleConvs_2_Downs_534_reg_9338;
        elsif (((ap_const_logic_1 = ap_enable_reg_pp0_iter2) and (ap_block_pp0_stage0_flag00000000 = ap_const_boolean_0))) then 
            ShuffleConvs_2_Downs_2_address0 <= tmp_183_cast_fu_5410_p1(7 - 1 downto 0);
        else 
            ShuffleConvs_2_Downs_2_address0 <= "XXXXXXX";
        end if; 
    end process;

    ShuffleConvs_2_Downs_2_address1 <= ShuffleConvs_2_Downs_636_reg_9976;

    ShuffleConvs_2_Downs_2_ce0_assign_proc : process(ap_block_pp0_stage0_flag00011001, ap_enable_reg_pp0_iter2, ap_block_pp1_stage0_flag00011001, ap_enable_reg_pp1_iter2, ap_CS_fsm_state40, ap_CS_fsm_state41)
    begin
        if ((((ap_block_pp0_stage0_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter2)) or ((ap_block_pp1_stage0_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp1_iter2)) or (ap_const_logic_1 = ap_CS_fsm_state40) or (ap_const_logic_1 = ap_CS_fsm_state41))) then 
            ShuffleConvs_2_Downs_2_ce0 <= ap_const_logic_1;
        else 
            ShuffleConvs_2_Downs_2_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    ShuffleConvs_2_Downs_2_ce1_assign_proc : process(ap_block_pp1_stage0_flag00011001, ap_enable_reg_pp1_iter3)
    begin
        if (((ap_block_pp1_stage0_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp1_iter3))) then 
            ShuffleConvs_2_Downs_2_ce1 <= ap_const_logic_1;
        else 
            ShuffleConvs_2_Downs_2_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    ShuffleConvs_2_Downs_2_d0_assign_proc : process(bias_V_q0, ap_enable_reg_pp0_iter2, ap_CS_fsm_state41, ap_block_pp0_stage0_flag00000000, tmp_38_9_fu_7832_p2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state41)) then 
            ShuffleConvs_2_Downs_2_d0 <= tmp_38_9_fu_7832_p2;
        elsif (((ap_const_logic_1 = ap_enable_reg_pp0_iter2) and (ap_block_pp0_stage0_flag00000000 = ap_const_boolean_0))) then 
            ShuffleConvs_2_Downs_2_d0 <= bias_V_q0;
        else 
            ShuffleConvs_2_Downs_2_d0 <= "XXXXXXXX";
        end if; 
    end process;

    ShuffleConvs_2_Downs_2_d1 <= ap_const_lv8_0;

    ShuffleConvs_2_Downs_2_we0_assign_proc : process(ap_block_pp0_stage0_flag00011001, co_cast_mid2_v_reg_8364, ap_enable_reg_pp0_iter2, ap_CS_fsm_state41)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state41) or ((ap_block_pp0_stage0_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter2) and (co_cast_mid2_v_reg_8364 = ap_const_lv7_5D)))) then 
            ShuffleConvs_2_Downs_2_we0 <= ap_const_logic_1;
        else 
            ShuffleConvs_2_Downs_2_we0 <= ap_const_logic_0;
        end if; 
    end process;


    ShuffleConvs_2_Downs_2_we1_assign_proc : process(ap_block_pp1_stage0_flag00011001, ap_reg_pp1_iter2_co9_mid2_reg_9591, ap_enable_reg_pp1_iter3, tmp_99_fu_8334_p3)
    begin
        if (((ap_block_pp1_stage0_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp1_iter3) and (ap_const_lv1_1 = tmp_99_fu_8334_p3) and (ap_reg_pp1_iter2_co9_mid2_reg_9591 = ap_const_lv7_5D))) then 
            ShuffleConvs_2_Downs_2_we1 <= ap_const_logic_1;
        else 
            ShuffleConvs_2_Downs_2_we1 <= ap_const_logic_0;
        end if; 
    end process;


    ShuffleConvs_2_Downs_30_address0_assign_proc : process(ap_enable_reg_pp0_iter2, ShuffleConvs_2_Downs_451_reg_8814, ap_enable_reg_pp1_iter2, ap_CS_fsm_state22, ap_CS_fsm_state23, ap_block_pp0_stage0_flag00000000, ap_block_pp1_stage0_flag00000000, tmp_183_cast_fu_5410_p1, tmp_234_cast_fu_8032_p1)
    begin
        if (((ap_const_logic_1 = ap_enable_reg_pp1_iter2) and (ap_block_pp1_stage0_flag00000000 = ap_const_boolean_0))) then 
            ShuffleConvs_2_Downs_30_address0 <= tmp_234_cast_fu_8032_p1(7 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_CS_fsm_state22) or (ap_const_logic_1 = ap_CS_fsm_state23))) then 
            ShuffleConvs_2_Downs_30_address0 <= ShuffleConvs_2_Downs_451_reg_8814;
        elsif (((ap_const_logic_1 = ap_enable_reg_pp0_iter2) and (ap_block_pp0_stage0_flag00000000 = ap_const_boolean_0))) then 
            ShuffleConvs_2_Downs_30_address0 <= tmp_183_cast_fu_5410_p1(7 - 1 downto 0);
        else 
            ShuffleConvs_2_Downs_30_address0 <= "XXXXXXX";
        end if; 
    end process;

    ShuffleConvs_2_Downs_30_address1 <= ShuffleConvs_2_Downs_626_reg_9916;

    ShuffleConvs_2_Downs_30_ce0_assign_proc : process(ap_block_pp0_stage0_flag00011001, ap_enable_reg_pp0_iter2, ap_block_pp1_stage0_flag00011001, ap_enable_reg_pp1_iter2, ap_CS_fsm_state22, ap_CS_fsm_state23)
    begin
        if ((((ap_block_pp0_stage0_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter2)) or ((ap_block_pp1_stage0_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp1_iter2)) or (ap_const_logic_1 = ap_CS_fsm_state22) or (ap_const_logic_1 = ap_CS_fsm_state23))) then 
            ShuffleConvs_2_Downs_30_ce0 <= ap_const_logic_1;
        else 
            ShuffleConvs_2_Downs_30_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    ShuffleConvs_2_Downs_30_ce1_assign_proc : process(ap_block_pp1_stage0_flag00011001, ap_enable_reg_pp1_iter3)
    begin
        if (((ap_block_pp1_stage0_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp1_iter3))) then 
            ShuffleConvs_2_Downs_30_ce1 <= ap_const_logic_1;
        else 
            ShuffleConvs_2_Downs_30_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    ShuffleConvs_2_Downs_30_d0_assign_proc : process(bias_V_q0, ap_enable_reg_pp0_iter2, ap_CS_fsm_state23, ap_block_pp0_stage0_flag00000000, tmp_27_8_fu_6610_p2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state23)) then 
            ShuffleConvs_2_Downs_30_d0 <= tmp_27_8_fu_6610_p2;
        elsif (((ap_const_logic_1 = ap_enable_reg_pp0_iter2) and (ap_block_pp0_stage0_flag00000000 = ap_const_boolean_0))) then 
            ShuffleConvs_2_Downs_30_d0 <= bias_V_q0;
        else 
            ShuffleConvs_2_Downs_30_d0 <= "XXXXXXXX";
        end if; 
    end process;

    ShuffleConvs_2_Downs_30_d1 <= ap_const_lv8_0;

    ShuffleConvs_2_Downs_30_we0_assign_proc : process(ap_block_pp0_stage0_flag00011001, co_cast_mid2_v_reg_8364, ap_enable_reg_pp0_iter2, ap_CS_fsm_state23)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state23) or ((ap_block_pp0_stage0_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter2) and (co_cast_mid2_v_reg_8364 = ap_const_lv7_44)))) then 
            ShuffleConvs_2_Downs_30_we0 <= ap_const_logic_1;
        else 
            ShuffleConvs_2_Downs_30_we0 <= ap_const_logic_0;
        end if; 
    end process;


    ShuffleConvs_2_Downs_30_we1_assign_proc : process(ap_block_pp1_stage0_flag00011001, ap_reg_pp1_iter2_co9_mid2_reg_9591, ap_enable_reg_pp1_iter3, tmp_99_fu_8334_p3)
    begin
        if (((ap_block_pp1_stage0_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp1_iter3) and (ap_const_lv1_1 = tmp_99_fu_8334_p3) and (ap_reg_pp1_iter2_co9_mid2_reg_9591 = ap_const_lv7_44))) then 
            ShuffleConvs_2_Downs_30_we1 <= ap_const_logic_1;
        else 
            ShuffleConvs_2_Downs_30_we1 <= ap_const_logic_0;
        end if; 
    end process;


    ShuffleConvs_2_Downs_31_address0_assign_proc : process(ap_enable_reg_pp0_iter2, ShuffleConvs_2_Downs_449_reg_8804, ap_enable_reg_pp1_iter2, ap_CS_fsm_state22, ap_CS_fsm_state23, ap_block_pp0_stage0_flag00000000, ap_block_pp1_stage0_flag00000000, tmp_183_cast_fu_5410_p1, tmp_234_cast_fu_8032_p1)
    begin
        if (((ap_const_logic_1 = ap_enable_reg_pp1_iter2) and (ap_block_pp1_stage0_flag00000000 = ap_const_boolean_0))) then 
            ShuffleConvs_2_Downs_31_address0 <= tmp_234_cast_fu_8032_p1(7 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_CS_fsm_state22) or (ap_const_logic_1 = ap_CS_fsm_state23))) then 
            ShuffleConvs_2_Downs_31_address0 <= ShuffleConvs_2_Downs_449_reg_8804;
        elsif (((ap_const_logic_1 = ap_enable_reg_pp0_iter2) and (ap_block_pp0_stage0_flag00000000 = ap_const_boolean_0))) then 
            ShuffleConvs_2_Downs_31_address0 <= tmp_183_cast_fu_5410_p1(7 - 1 downto 0);
        else 
            ShuffleConvs_2_Downs_31_address0 <= "XXXXXXX";
        end if; 
    end process;

    ShuffleConvs_2_Downs_31_address1 <= ShuffleConvs_2_Downs_624_reg_9904;

    ShuffleConvs_2_Downs_31_ce0_assign_proc : process(ap_block_pp0_stage0_flag00011001, ap_enable_reg_pp0_iter2, ap_block_pp1_stage0_flag00011001, ap_enable_reg_pp1_iter2, ap_CS_fsm_state22, ap_CS_fsm_state23)
    begin
        if ((((ap_block_pp0_stage0_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter2)) or ((ap_block_pp1_stage0_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp1_iter2)) or (ap_const_logic_1 = ap_CS_fsm_state22) or (ap_const_logic_1 = ap_CS_fsm_state23))) then 
            ShuffleConvs_2_Downs_31_ce0 <= ap_const_logic_1;
        else 
            ShuffleConvs_2_Downs_31_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    ShuffleConvs_2_Downs_31_ce1_assign_proc : process(ap_block_pp1_stage0_flag00011001, ap_enable_reg_pp1_iter3)
    begin
        if (((ap_block_pp1_stage0_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp1_iter3))) then 
            ShuffleConvs_2_Downs_31_ce1 <= ap_const_logic_1;
        else 
            ShuffleConvs_2_Downs_31_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    ShuffleConvs_2_Downs_31_d0_assign_proc : process(bias_V_q0, ap_enable_reg_pp0_iter2, ap_CS_fsm_state23, ap_block_pp0_stage0_flag00000000, tmp_27_7_fu_6580_p2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state23)) then 
            ShuffleConvs_2_Downs_31_d0 <= tmp_27_7_fu_6580_p2;
        elsif (((ap_const_logic_1 = ap_enable_reg_pp0_iter2) and (ap_block_pp0_stage0_flag00000000 = ap_const_boolean_0))) then 
            ShuffleConvs_2_Downs_31_d0 <= bias_V_q0;
        else 
            ShuffleConvs_2_Downs_31_d0 <= "XXXXXXXX";
        end if; 
    end process;

    ShuffleConvs_2_Downs_31_d1 <= ap_const_lv8_0;

    ShuffleConvs_2_Downs_31_we0_assign_proc : process(ap_block_pp0_stage0_flag00011001, co_cast_mid2_v_reg_8364, ap_enable_reg_pp0_iter2, ap_CS_fsm_state23)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state23) or ((ap_block_pp0_stage0_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter2) and (co_cast_mid2_v_reg_8364 = ap_const_lv7_43)))) then 
            ShuffleConvs_2_Downs_31_we0 <= ap_const_logic_1;
        else 
            ShuffleConvs_2_Downs_31_we0 <= ap_const_logic_0;
        end if; 
    end process;


    ShuffleConvs_2_Downs_31_we1_assign_proc : process(ap_block_pp1_stage0_flag00011001, ap_reg_pp1_iter2_co9_mid2_reg_9591, ap_enable_reg_pp1_iter3, tmp_99_fu_8334_p3)
    begin
        if (((ap_block_pp1_stage0_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp1_iter3) and (ap_const_lv1_1 = tmp_99_fu_8334_p3) and (ap_reg_pp1_iter2_co9_mid2_reg_9591 = ap_const_lv7_43))) then 
            ShuffleConvs_2_Downs_31_we1 <= ap_const_logic_1;
        else 
            ShuffleConvs_2_Downs_31_we1 <= ap_const_logic_0;
        end if; 
    end process;


    ShuffleConvs_2_Downs_32_address0_assign_proc : process(ap_enable_reg_pp0_iter2, ShuffleConvs_2_Downs_450_reg_8809, ap_enable_reg_pp1_iter2, ap_CS_fsm_state22, ap_CS_fsm_state23, ap_block_pp0_stage0_flag00000000, ap_block_pp1_stage0_flag00000000, tmp_183_cast_fu_5410_p1, tmp_234_cast_fu_8032_p1)
    begin
        if (((ap_const_logic_1 = ap_enable_reg_pp1_iter2) and (ap_block_pp1_stage0_flag00000000 = ap_const_boolean_0))) then 
            ShuffleConvs_2_Downs_32_address0 <= tmp_234_cast_fu_8032_p1(7 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_CS_fsm_state22) or (ap_const_logic_1 = ap_CS_fsm_state23))) then 
            ShuffleConvs_2_Downs_32_address0 <= ShuffleConvs_2_Downs_450_reg_8809;
        elsif (((ap_const_logic_1 = ap_enable_reg_pp0_iter2) and (ap_block_pp0_stage0_flag00000000 = ap_const_boolean_0))) then 
            ShuffleConvs_2_Downs_32_address0 <= tmp_183_cast_fu_5410_p1(7 - 1 downto 0);
        else 
            ShuffleConvs_2_Downs_32_address0 <= "XXXXXXX";
        end if; 
    end process;

    ShuffleConvs_2_Downs_32_address1 <= ShuffleConvs_2_Downs_625_reg_9910;

    ShuffleConvs_2_Downs_32_ce0_assign_proc : process(ap_block_pp0_stage0_flag00011001, ap_enable_reg_pp0_iter2, ap_block_pp1_stage0_flag00011001, ap_enable_reg_pp1_iter2, ap_CS_fsm_state22, ap_CS_fsm_state23)
    begin
        if ((((ap_block_pp0_stage0_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter2)) or ((ap_block_pp1_stage0_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp1_iter2)) or (ap_const_logic_1 = ap_CS_fsm_state22) or (ap_const_logic_1 = ap_CS_fsm_state23))) then 
            ShuffleConvs_2_Downs_32_ce0 <= ap_const_logic_1;
        else 
            ShuffleConvs_2_Downs_32_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    ShuffleConvs_2_Downs_32_ce1_assign_proc : process(ap_block_pp1_stage0_flag00011001, ap_enable_reg_pp1_iter3)
    begin
        if (((ap_block_pp1_stage0_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp1_iter3))) then 
            ShuffleConvs_2_Downs_32_ce1 <= ap_const_logic_1;
        else 
            ShuffleConvs_2_Downs_32_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    ShuffleConvs_2_Downs_32_d0_assign_proc : process(bias_V_q0, ap_enable_reg_pp0_iter2, ap_CS_fsm_state23, ap_block_pp0_stage0_flag00000000, tmp_27_6_fu_6550_p2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state23)) then 
            ShuffleConvs_2_Downs_32_d0 <= tmp_27_6_fu_6550_p2;
        elsif (((ap_const_logic_1 = ap_enable_reg_pp0_iter2) and (ap_block_pp0_stage0_flag00000000 = ap_const_boolean_0))) then 
            ShuffleConvs_2_Downs_32_d0 <= bias_V_q0;
        else 
            ShuffleConvs_2_Downs_32_d0 <= "XXXXXXXX";
        end if; 
    end process;

    ShuffleConvs_2_Downs_32_d1 <= ap_const_lv8_0;

    ShuffleConvs_2_Downs_32_we0_assign_proc : process(ap_block_pp0_stage0_flag00011001, co_cast_mid2_v_reg_8364, ap_enable_reg_pp0_iter2, ap_CS_fsm_state23)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state23) or ((ap_block_pp0_stage0_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter2) and (co_cast_mid2_v_reg_8364 = ap_const_lv7_42)))) then 
            ShuffleConvs_2_Downs_32_we0 <= ap_const_logic_1;
        else 
            ShuffleConvs_2_Downs_32_we0 <= ap_const_logic_0;
        end if; 
    end process;


    ShuffleConvs_2_Downs_32_we1_assign_proc : process(ap_block_pp1_stage0_flag00011001, ap_reg_pp1_iter2_co9_mid2_reg_9591, ap_enable_reg_pp1_iter3, tmp_99_fu_8334_p3)
    begin
        if (((ap_block_pp1_stage0_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp1_iter3) and (ap_const_lv1_1 = tmp_99_fu_8334_p3) and (ap_reg_pp1_iter2_co9_mid2_reg_9591 = ap_const_lv7_42))) then 
            ShuffleConvs_2_Downs_32_we1 <= ap_const_logic_1;
        else 
            ShuffleConvs_2_Downs_32_we1 <= ap_const_logic_0;
        end if; 
    end process;


    ShuffleConvs_2_Downs_33_address0_assign_proc : process(ap_enable_reg_pp0_iter2, ShuffleConvs_2_Downs_448_reg_8799, ap_enable_reg_pp1_iter2, ap_CS_fsm_state22, ap_CS_fsm_state23, ap_block_pp0_stage0_flag00000000, ap_block_pp1_stage0_flag00000000, tmp_183_cast_fu_5410_p1, tmp_234_cast_fu_8032_p1)
    begin
        if (((ap_const_logic_1 = ap_enable_reg_pp1_iter2) and (ap_block_pp1_stage0_flag00000000 = ap_const_boolean_0))) then 
            ShuffleConvs_2_Downs_33_address0 <= tmp_234_cast_fu_8032_p1(7 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_CS_fsm_state22) or (ap_const_logic_1 = ap_CS_fsm_state23))) then 
            ShuffleConvs_2_Downs_33_address0 <= ShuffleConvs_2_Downs_448_reg_8799;
        elsif (((ap_const_logic_1 = ap_enable_reg_pp0_iter2) and (ap_block_pp0_stage0_flag00000000 = ap_const_boolean_0))) then 
            ShuffleConvs_2_Downs_33_address0 <= tmp_183_cast_fu_5410_p1(7 - 1 downto 0);
        else 
            ShuffleConvs_2_Downs_33_address0 <= "XXXXXXX";
        end if; 
    end process;

    ShuffleConvs_2_Downs_33_address1 <= ShuffleConvs_2_Downs_623_reg_9898;

    ShuffleConvs_2_Downs_33_ce0_assign_proc : process(ap_block_pp0_stage0_flag00011001, ap_enable_reg_pp0_iter2, ap_block_pp1_stage0_flag00011001, ap_enable_reg_pp1_iter2, ap_CS_fsm_state22, ap_CS_fsm_state23)
    begin
        if ((((ap_block_pp0_stage0_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter2)) or ((ap_block_pp1_stage0_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp1_iter2)) or (ap_const_logic_1 = ap_CS_fsm_state22) or (ap_const_logic_1 = ap_CS_fsm_state23))) then 
            ShuffleConvs_2_Downs_33_ce0 <= ap_const_logic_1;
        else 
            ShuffleConvs_2_Downs_33_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    ShuffleConvs_2_Downs_33_ce1_assign_proc : process(ap_block_pp1_stage0_flag00011001, ap_enable_reg_pp1_iter3)
    begin
        if (((ap_block_pp1_stage0_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp1_iter3))) then 
            ShuffleConvs_2_Downs_33_ce1 <= ap_const_logic_1;
        else 
            ShuffleConvs_2_Downs_33_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    ShuffleConvs_2_Downs_33_d0_assign_proc : process(bias_V_q0, ap_enable_reg_pp0_iter2, ap_CS_fsm_state23, ap_block_pp0_stage0_flag00000000, tmp_27_5_fu_6520_p2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state23)) then 
            ShuffleConvs_2_Downs_33_d0 <= tmp_27_5_fu_6520_p2;
        elsif (((ap_const_logic_1 = ap_enable_reg_pp0_iter2) and (ap_block_pp0_stage0_flag00000000 = ap_const_boolean_0))) then 
            ShuffleConvs_2_Downs_33_d0 <= bias_V_q0;
        else 
            ShuffleConvs_2_Downs_33_d0 <= "XXXXXXXX";
        end if; 
    end process;

    ShuffleConvs_2_Downs_33_d1 <= ap_const_lv8_0;

    ShuffleConvs_2_Downs_33_we0_assign_proc : process(ap_block_pp0_stage0_flag00011001, co_cast_mid2_v_reg_8364, ap_enable_reg_pp0_iter2, ap_CS_fsm_state23)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state23) or ((ap_block_pp0_stage0_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter2) and (co_cast_mid2_v_reg_8364 = ap_const_lv7_41)))) then 
            ShuffleConvs_2_Downs_33_we0 <= ap_const_logic_1;
        else 
            ShuffleConvs_2_Downs_33_we0 <= ap_const_logic_0;
        end if; 
    end process;


    ShuffleConvs_2_Downs_33_we1_assign_proc : process(ap_block_pp1_stage0_flag00011001, ap_reg_pp1_iter2_co9_mid2_reg_9591, ap_enable_reg_pp1_iter3, tmp_99_fu_8334_p3)
    begin
        if (((ap_block_pp1_stage0_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp1_iter3) and (ap_const_lv1_1 = tmp_99_fu_8334_p3) and (ap_reg_pp1_iter2_co9_mid2_reg_9591 = ap_const_lv7_41))) then 
            ShuffleConvs_2_Downs_33_we1 <= ap_const_logic_1;
        else 
            ShuffleConvs_2_Downs_33_we1 <= ap_const_logic_0;
        end if; 
    end process;


    ShuffleConvs_2_Downs_34_address0_assign_proc : process(ap_enable_reg_pp0_iter2, ShuffleConvs_2_Downs_447_reg_8794, ap_enable_reg_pp1_iter2, ap_CS_fsm_state22, ap_CS_fsm_state23, ap_block_pp0_stage0_flag00000000, ap_block_pp1_stage0_flag00000000, tmp_183_cast_fu_5410_p1, tmp_234_cast_fu_8032_p1)
    begin
        if (((ap_const_logic_1 = ap_enable_reg_pp1_iter2) and (ap_block_pp1_stage0_flag00000000 = ap_const_boolean_0))) then 
            ShuffleConvs_2_Downs_34_address0 <= tmp_234_cast_fu_8032_p1(7 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_CS_fsm_state22) or (ap_const_logic_1 = ap_CS_fsm_state23))) then 
            ShuffleConvs_2_Downs_34_address0 <= ShuffleConvs_2_Downs_447_reg_8794;
        elsif (((ap_const_logic_1 = ap_enable_reg_pp0_iter2) and (ap_block_pp0_stage0_flag00000000 = ap_const_boolean_0))) then 
            ShuffleConvs_2_Downs_34_address0 <= tmp_183_cast_fu_5410_p1(7 - 1 downto 0);
        else 
            ShuffleConvs_2_Downs_34_address0 <= "XXXXXXX";
        end if; 
    end process;

    ShuffleConvs_2_Downs_34_address1 <= ShuffleConvs_2_Downs_622_reg_9892;

    ShuffleConvs_2_Downs_34_ce0_assign_proc : process(ap_block_pp0_stage0_flag00011001, ap_enable_reg_pp0_iter2, ap_block_pp1_stage0_flag00011001, ap_enable_reg_pp1_iter2, ap_CS_fsm_state22, ap_CS_fsm_state23)
    begin
        if ((((ap_block_pp0_stage0_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter2)) or ((ap_block_pp1_stage0_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp1_iter2)) or (ap_const_logic_1 = ap_CS_fsm_state22) or (ap_const_logic_1 = ap_CS_fsm_state23))) then 
            ShuffleConvs_2_Downs_34_ce0 <= ap_const_logic_1;
        else 
            ShuffleConvs_2_Downs_34_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    ShuffleConvs_2_Downs_34_ce1_assign_proc : process(ap_block_pp1_stage0_flag00011001, ap_enable_reg_pp1_iter3)
    begin
        if (((ap_block_pp1_stage0_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp1_iter3))) then 
            ShuffleConvs_2_Downs_34_ce1 <= ap_const_logic_1;
        else 
            ShuffleConvs_2_Downs_34_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    ShuffleConvs_2_Downs_34_d0_assign_proc : process(bias_V_q0, ap_enable_reg_pp0_iter2, ap_CS_fsm_state23, ap_block_pp0_stage0_flag00000000, tmp_27_4_fu_6490_p2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state23)) then 
            ShuffleConvs_2_Downs_34_d0 <= tmp_27_4_fu_6490_p2;
        elsif (((ap_const_logic_1 = ap_enable_reg_pp0_iter2) and (ap_block_pp0_stage0_flag00000000 = ap_const_boolean_0))) then 
            ShuffleConvs_2_Downs_34_d0 <= bias_V_q0;
        else 
            ShuffleConvs_2_Downs_34_d0 <= "XXXXXXXX";
        end if; 
    end process;

    ShuffleConvs_2_Downs_34_d1 <= ap_const_lv8_0;

    ShuffleConvs_2_Downs_34_we0_assign_proc : process(ap_block_pp0_stage0_flag00011001, co_cast_mid2_v_reg_8364, ap_enable_reg_pp0_iter2, ap_CS_fsm_state23)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state23) or ((ap_block_pp0_stage0_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter2) and (co_cast_mid2_v_reg_8364 = ap_const_lv7_40)))) then 
            ShuffleConvs_2_Downs_34_we0 <= ap_const_logic_1;
        else 
            ShuffleConvs_2_Downs_34_we0 <= ap_const_logic_0;
        end if; 
    end process;


    ShuffleConvs_2_Downs_34_we1_assign_proc : process(ap_block_pp1_stage0_flag00011001, ap_reg_pp1_iter2_co9_mid2_reg_9591, ap_enable_reg_pp1_iter3, tmp_99_fu_8334_p3)
    begin
        if (((ap_block_pp1_stage0_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp1_iter3) and (ap_const_lv1_1 = tmp_99_fu_8334_p3) and (ap_reg_pp1_iter2_co9_mid2_reg_9591 = ap_const_lv7_40))) then 
            ShuffleConvs_2_Downs_34_we1 <= ap_const_logic_1;
        else 
            ShuffleConvs_2_Downs_34_we1 <= ap_const_logic_0;
        end if; 
    end process;


    ShuffleConvs_2_Downs_35_address0_assign_proc : process(ap_enable_reg_pp0_iter2, ShuffleConvs_2_Downs_446_reg_8789, ap_enable_reg_pp1_iter2, ap_CS_fsm_state22, ap_CS_fsm_state23, ap_block_pp0_stage0_flag00000000, ap_block_pp1_stage0_flag00000000, tmp_183_cast_fu_5410_p1, tmp_234_cast_fu_8032_p1)
    begin
        if (((ap_const_logic_1 = ap_enable_reg_pp1_iter2) and (ap_block_pp1_stage0_flag00000000 = ap_const_boolean_0))) then 
            ShuffleConvs_2_Downs_35_address0 <= tmp_234_cast_fu_8032_p1(7 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_CS_fsm_state22) or (ap_const_logic_1 = ap_CS_fsm_state23))) then 
            ShuffleConvs_2_Downs_35_address0 <= ShuffleConvs_2_Downs_446_reg_8789;
        elsif (((ap_const_logic_1 = ap_enable_reg_pp0_iter2) and (ap_block_pp0_stage0_flag00000000 = ap_const_boolean_0))) then 
            ShuffleConvs_2_Downs_35_address0 <= tmp_183_cast_fu_5410_p1(7 - 1 downto 0);
        else 
            ShuffleConvs_2_Downs_35_address0 <= "XXXXXXX";
        end if; 
    end process;

    ShuffleConvs_2_Downs_35_address1 <= ShuffleConvs_2_Downs_621_reg_9886;

    ShuffleConvs_2_Downs_35_ce0_assign_proc : process(ap_block_pp0_stage0_flag00011001, ap_enable_reg_pp0_iter2, ap_block_pp1_stage0_flag00011001, ap_enable_reg_pp1_iter2, ap_CS_fsm_state22, ap_CS_fsm_state23)
    begin
        if ((((ap_block_pp0_stage0_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter2)) or ((ap_block_pp1_stage0_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp1_iter2)) or (ap_const_logic_1 = ap_CS_fsm_state22) or (ap_const_logic_1 = ap_CS_fsm_state23))) then 
            ShuffleConvs_2_Downs_35_ce0 <= ap_const_logic_1;
        else 
            ShuffleConvs_2_Downs_35_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    ShuffleConvs_2_Downs_35_ce1_assign_proc : process(ap_block_pp1_stage0_flag00011001, ap_enable_reg_pp1_iter3)
    begin
        if (((ap_block_pp1_stage0_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp1_iter3))) then 
            ShuffleConvs_2_Downs_35_ce1 <= ap_const_logic_1;
        else 
            ShuffleConvs_2_Downs_35_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    ShuffleConvs_2_Downs_35_d0_assign_proc : process(bias_V_q0, ap_enable_reg_pp0_iter2, ap_CS_fsm_state23, ap_block_pp0_stage0_flag00000000, tmp_27_3_fu_6460_p2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state23)) then 
            ShuffleConvs_2_Downs_35_d0 <= tmp_27_3_fu_6460_p2;
        elsif (((ap_const_logic_1 = ap_enable_reg_pp0_iter2) and (ap_block_pp0_stage0_flag00000000 = ap_const_boolean_0))) then 
            ShuffleConvs_2_Downs_35_d0 <= bias_V_q0;
        else 
            ShuffleConvs_2_Downs_35_d0 <= "XXXXXXXX";
        end if; 
    end process;

    ShuffleConvs_2_Downs_35_d1 <= ap_const_lv8_0;

    ShuffleConvs_2_Downs_35_we0_assign_proc : process(ap_block_pp0_stage0_flag00011001, co_cast_mid2_v_reg_8364, ap_enable_reg_pp0_iter2, ap_CS_fsm_state23)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state23) or ((ap_block_pp0_stage0_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter2) and (co_cast_mid2_v_reg_8364 = ap_const_lv7_3F)))) then 
            ShuffleConvs_2_Downs_35_we0 <= ap_const_logic_1;
        else 
            ShuffleConvs_2_Downs_35_we0 <= ap_const_logic_0;
        end if; 
    end process;


    ShuffleConvs_2_Downs_35_we1_assign_proc : process(ap_block_pp1_stage0_flag00011001, ap_reg_pp1_iter2_co9_mid2_reg_9591, ap_enable_reg_pp1_iter3, tmp_99_fu_8334_p3)
    begin
        if (((ap_block_pp1_stage0_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp1_iter3) and (ap_const_lv1_1 = tmp_99_fu_8334_p3) and (ap_reg_pp1_iter2_co9_mid2_reg_9591 = ap_const_lv7_3F))) then 
            ShuffleConvs_2_Downs_35_we1 <= ap_const_logic_1;
        else 
            ShuffleConvs_2_Downs_35_we1 <= ap_const_logic_0;
        end if; 
    end process;


    ShuffleConvs_2_Downs_36_address0_assign_proc : process(ap_enable_reg_pp0_iter2, ShuffleConvs_2_Downs_432_reg_8719, ap_enable_reg_pp1_iter2, ap_CS_fsm_state22, ap_CS_fsm_state23, ap_block_pp0_stage0_flag00000000, ap_block_pp1_stage0_flag00000000, tmp_183_cast_fu_5410_p1, tmp_234_cast_fu_8032_p1)
    begin
        if (((ap_const_logic_1 = ap_enable_reg_pp1_iter2) and (ap_block_pp1_stage0_flag00000000 = ap_const_boolean_0))) then 
            ShuffleConvs_2_Downs_36_address0 <= tmp_234_cast_fu_8032_p1(7 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_CS_fsm_state22) or (ap_const_logic_1 = ap_CS_fsm_state23))) then 
            ShuffleConvs_2_Downs_36_address0 <= ShuffleConvs_2_Downs_432_reg_8719;
        elsif (((ap_const_logic_1 = ap_enable_reg_pp0_iter2) and (ap_block_pp0_stage0_flag00000000 = ap_const_boolean_0))) then 
            ShuffleConvs_2_Downs_36_address0 <= tmp_183_cast_fu_5410_p1(7 - 1 downto 0);
        else 
            ShuffleConvs_2_Downs_36_address0 <= "XXXXXXX";
        end if; 
    end process;

    ShuffleConvs_2_Downs_36_address1 <= ShuffleConvs_2_Downs_583_reg_9658;

    ShuffleConvs_2_Downs_36_ce0_assign_proc : process(ap_block_pp0_stage0_flag00011001, ap_enable_reg_pp0_iter2, ap_block_pp1_stage0_flag00011001, ap_enable_reg_pp1_iter2, ap_CS_fsm_state22, ap_CS_fsm_state23)
    begin
        if ((((ap_block_pp0_stage0_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter2)) or ((ap_block_pp1_stage0_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp1_iter2)) or (ap_const_logic_1 = ap_CS_fsm_state22) or (ap_const_logic_1 = ap_CS_fsm_state23))) then 
            ShuffleConvs_2_Downs_36_ce0 <= ap_const_logic_1;
        else 
            ShuffleConvs_2_Downs_36_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    ShuffleConvs_2_Downs_36_ce1_assign_proc : process(ap_block_pp1_stage0_flag00011001, ap_enable_reg_pp1_iter3)
    begin
        if (((ap_block_pp1_stage0_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp1_iter3))) then 
            ShuffleConvs_2_Downs_36_ce1 <= ap_const_logic_1;
        else 
            ShuffleConvs_2_Downs_36_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    ShuffleConvs_2_Downs_36_d0_assign_proc : process(bias_V_q0, ap_enable_reg_pp0_iter2, ap_CS_fsm_state23, ap_block_pp0_stage0_flag00000000, tmp_27_2_fu_6430_p2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state23)) then 
            ShuffleConvs_2_Downs_36_d0 <= tmp_27_2_fu_6430_p2;
        elsif (((ap_const_logic_1 = ap_enable_reg_pp0_iter2) and (ap_block_pp0_stage0_flag00000000 = ap_const_boolean_0))) then 
            ShuffleConvs_2_Downs_36_d0 <= bias_V_q0;
        else 
            ShuffleConvs_2_Downs_36_d0 <= "XXXXXXXX";
        end if; 
    end process;

    ShuffleConvs_2_Downs_36_d1 <= ap_const_lv8_0;

    ShuffleConvs_2_Downs_36_we0_assign_proc : process(ap_block_pp0_stage0_flag00011001, co_cast_mid2_v_reg_8364, ap_enable_reg_pp0_iter2, ap_CS_fsm_state23)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state23) or ((ap_block_pp0_stage0_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter2) and (co_cast_mid2_v_reg_8364 = ap_const_lv7_3E)))) then 
            ShuffleConvs_2_Downs_36_we0 <= ap_const_logic_1;
        else 
            ShuffleConvs_2_Downs_36_we0 <= ap_const_logic_0;
        end if; 
    end process;


    ShuffleConvs_2_Downs_36_we1_assign_proc : process(ap_block_pp1_stage0_flag00011001, ap_reg_pp1_iter2_co9_mid2_reg_9591, ap_enable_reg_pp1_iter3, tmp_99_fu_8334_p3)
    begin
        if (((ap_block_pp1_stage0_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp1_iter3) and (ap_const_lv1_1 = tmp_99_fu_8334_p3) and (ap_reg_pp1_iter2_co9_mid2_reg_9591 = ap_const_lv7_3E))) then 
            ShuffleConvs_2_Downs_36_we1 <= ap_const_logic_1;
        else 
            ShuffleConvs_2_Downs_36_we1 <= ap_const_logic_0;
        end if; 
    end process;


    ShuffleConvs_2_Downs_37_address0_assign_proc : process(ap_enable_reg_pp0_iter2, ShuffleConvs_2_Downs_433_reg_8724, ap_enable_reg_pp1_iter2, ap_CS_fsm_state22, ap_CS_fsm_state23, ap_block_pp0_stage0_flag00000000, ap_block_pp1_stage0_flag00000000, tmp_183_cast_fu_5410_p1, tmp_234_cast_fu_8032_p1)
    begin
        if (((ap_const_logic_1 = ap_enable_reg_pp1_iter2) and (ap_block_pp1_stage0_flag00000000 = ap_const_boolean_0))) then 
            ShuffleConvs_2_Downs_37_address0 <= tmp_234_cast_fu_8032_p1(7 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_CS_fsm_state22) or (ap_const_logic_1 = ap_CS_fsm_state23))) then 
            ShuffleConvs_2_Downs_37_address0 <= ShuffleConvs_2_Downs_433_reg_8724;
        elsif (((ap_const_logic_1 = ap_enable_reg_pp0_iter2) and (ap_block_pp0_stage0_flag00000000 = ap_const_boolean_0))) then 
            ShuffleConvs_2_Downs_37_address0 <= tmp_183_cast_fu_5410_p1(7 - 1 downto 0);
        else 
            ShuffleConvs_2_Downs_37_address0 <= "XXXXXXX";
        end if; 
    end process;

    ShuffleConvs_2_Downs_37_address1 <= ShuffleConvs_2_Downs_585_reg_9670;

    ShuffleConvs_2_Downs_37_ce0_assign_proc : process(ap_block_pp0_stage0_flag00011001, ap_enable_reg_pp0_iter2, ap_block_pp1_stage0_flag00011001, ap_enable_reg_pp1_iter2, ap_CS_fsm_state22, ap_CS_fsm_state23)
    begin
        if ((((ap_block_pp0_stage0_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter2)) or ((ap_block_pp1_stage0_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp1_iter2)) or (ap_const_logic_1 = ap_CS_fsm_state22) or (ap_const_logic_1 = ap_CS_fsm_state23))) then 
            ShuffleConvs_2_Downs_37_ce0 <= ap_const_logic_1;
        else 
            ShuffleConvs_2_Downs_37_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    ShuffleConvs_2_Downs_37_ce1_assign_proc : process(ap_block_pp1_stage0_flag00011001, ap_enable_reg_pp1_iter3)
    begin
        if (((ap_block_pp1_stage0_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp1_iter3))) then 
            ShuffleConvs_2_Downs_37_ce1 <= ap_const_logic_1;
        else 
            ShuffleConvs_2_Downs_37_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    ShuffleConvs_2_Downs_37_d0_assign_proc : process(bias_V_q0, ap_enable_reg_pp0_iter2, ap_CS_fsm_state23, ap_block_pp0_stage0_flag00000000, tmp_27_1_fu_6400_p2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state23)) then 
            ShuffleConvs_2_Downs_37_d0 <= tmp_27_1_fu_6400_p2;
        elsif (((ap_const_logic_1 = ap_enable_reg_pp0_iter2) and (ap_block_pp0_stage0_flag00000000 = ap_const_boolean_0))) then 
            ShuffleConvs_2_Downs_37_d0 <= bias_V_q0;
        else 
            ShuffleConvs_2_Downs_37_d0 <= "XXXXXXXX";
        end if; 
    end process;

    ShuffleConvs_2_Downs_37_d1 <= ap_const_lv8_0;

    ShuffleConvs_2_Downs_37_we0_assign_proc : process(ap_block_pp0_stage0_flag00011001, co_cast_mid2_v_reg_8364, ap_enable_reg_pp0_iter2, ap_CS_fsm_state23)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state23) or ((ap_block_pp0_stage0_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter2) and (co_cast_mid2_v_reg_8364 = ap_const_lv7_3D)))) then 
            ShuffleConvs_2_Downs_37_we0 <= ap_const_logic_1;
        else 
            ShuffleConvs_2_Downs_37_we0 <= ap_const_logic_0;
        end if; 
    end process;


    ShuffleConvs_2_Downs_37_we1_assign_proc : process(ap_block_pp1_stage0_flag00011001, ap_reg_pp1_iter2_co9_mid2_reg_9591, ap_enable_reg_pp1_iter3, tmp_99_fu_8334_p3)
    begin
        if (((ap_block_pp1_stage0_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp1_iter3) and (ap_const_lv1_1 = tmp_99_fu_8334_p3) and (ap_reg_pp1_iter2_co9_mid2_reg_9591 = ap_const_lv7_3D))) then 
            ShuffleConvs_2_Downs_37_we1 <= ap_const_logic_1;
        else 
            ShuffleConvs_2_Downs_37_we1 <= ap_const_logic_0;
        end if; 
    end process;


    ShuffleConvs_2_Downs_38_address0_assign_proc : process(ap_enable_reg_pp0_iter2, ShuffleConvs_2_Downs_431_reg_8714, ap_enable_reg_pp1_iter2, ap_CS_fsm_state22, ap_CS_fsm_state23, ap_block_pp0_stage0_flag00000000, ap_block_pp1_stage0_flag00000000, tmp_183_cast_fu_5410_p1, tmp_234_cast_fu_8032_p1)
    begin
        if (((ap_const_logic_1 = ap_enable_reg_pp1_iter2) and (ap_block_pp1_stage0_flag00000000 = ap_const_boolean_0))) then 
            ShuffleConvs_2_Downs_38_address0 <= tmp_234_cast_fu_8032_p1(7 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_CS_fsm_state22) or (ap_const_logic_1 = ap_CS_fsm_state23))) then 
            ShuffleConvs_2_Downs_38_address0 <= ShuffleConvs_2_Downs_431_reg_8714;
        elsif (((ap_const_logic_1 = ap_enable_reg_pp0_iter2) and (ap_block_pp0_stage0_flag00000000 = ap_const_boolean_0))) then 
            ShuffleConvs_2_Downs_38_address0 <= tmp_183_cast_fu_5410_p1(7 - 1 downto 0);
        else 
            ShuffleConvs_2_Downs_38_address0 <= "XXXXXXX";
        end if; 
    end process;

    ShuffleConvs_2_Downs_38_address1 <= ShuffleConvs_2_Downs_580_reg_9640;

    ShuffleConvs_2_Downs_38_ce0_assign_proc : process(ap_block_pp0_stage0_flag00011001, ap_enable_reg_pp0_iter2, ap_block_pp1_stage0_flag00011001, ap_enable_reg_pp1_iter2, ap_CS_fsm_state22, ap_CS_fsm_state23)
    begin
        if ((((ap_block_pp0_stage0_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter2)) or ((ap_block_pp1_stage0_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp1_iter2)) or (ap_const_logic_1 = ap_CS_fsm_state22) or (ap_const_logic_1 = ap_CS_fsm_state23))) then 
            ShuffleConvs_2_Downs_38_ce0 <= ap_const_logic_1;
        else 
            ShuffleConvs_2_Downs_38_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    ShuffleConvs_2_Downs_38_ce1_assign_proc : process(ap_block_pp1_stage0_flag00011001, ap_enable_reg_pp1_iter3)
    begin
        if (((ap_block_pp1_stage0_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp1_iter3))) then 
            ShuffleConvs_2_Downs_38_ce1 <= ap_const_logic_1;
        else 
            ShuffleConvs_2_Downs_38_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    ShuffleConvs_2_Downs_38_d0_assign_proc : process(bias_V_q0, ap_enable_reg_pp0_iter2, ap_CS_fsm_state23, ap_block_pp0_stage0_flag00000000, tmp_9_fu_6370_p2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state23)) then 
            ShuffleConvs_2_Downs_38_d0 <= tmp_9_fu_6370_p2;
        elsif (((ap_const_logic_1 = ap_enable_reg_pp0_iter2) and (ap_block_pp0_stage0_flag00000000 = ap_const_boolean_0))) then 
            ShuffleConvs_2_Downs_38_d0 <= bias_V_q0;
        else 
            ShuffleConvs_2_Downs_38_d0 <= "XXXXXXXX";
        end if; 
    end process;

    ShuffleConvs_2_Downs_38_d1 <= ap_const_lv8_0;

    ShuffleConvs_2_Downs_38_we0_assign_proc : process(ap_block_pp0_stage0_flag00011001, co_cast_mid2_v_reg_8364, ap_enable_reg_pp0_iter2, ap_CS_fsm_state23)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state23) or ((ap_block_pp0_stage0_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter2) and (co_cast_mid2_v_reg_8364 = ap_const_lv7_3C)))) then 
            ShuffleConvs_2_Downs_38_we0 <= ap_const_logic_1;
        else 
            ShuffleConvs_2_Downs_38_we0 <= ap_const_logic_0;
        end if; 
    end process;


    ShuffleConvs_2_Downs_38_we1_assign_proc : process(ap_block_pp1_stage0_flag00011001, ap_reg_pp1_iter2_co9_mid2_reg_9591, ap_enable_reg_pp1_iter3, tmp_99_fu_8334_p3)
    begin
        if (((ap_block_pp1_stage0_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp1_iter3) and (ap_const_lv1_1 = tmp_99_fu_8334_p3) and (ap_reg_pp1_iter2_co9_mid2_reg_9591 = ap_const_lv7_3C))) then 
            ShuffleConvs_2_Downs_38_we1 <= ap_const_logic_1;
        else 
            ShuffleConvs_2_Downs_38_we1 <= ap_const_logic_0;
        end if; 
    end process;


    ShuffleConvs_2_Downs_39_address0_assign_proc : process(ap_enable_reg_pp0_iter2, ShuffleConvs_2_Downs_389_reg_8450, ap_enable_reg_pp1_iter2, ap_CS_fsm_state13, ap_CS_fsm_state14, ap_block_pp0_stage0_flag00000000, ap_block_pp1_stage0_flag00000000, tmp_183_cast_fu_5410_p1, tmp_234_cast_fu_8032_p1)
    begin
        if (((ap_const_logic_1 = ap_enable_reg_pp1_iter2) and (ap_block_pp1_stage0_flag00000000 = ap_const_boolean_0))) then 
            ShuffleConvs_2_Downs_39_address0 <= tmp_234_cast_fu_8032_p1(7 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_CS_fsm_state13) or (ap_const_logic_1 = ap_CS_fsm_state14))) then 
            ShuffleConvs_2_Downs_39_address0 <= ShuffleConvs_2_Downs_389_reg_8450;
        elsif (((ap_const_logic_1 = ap_enable_reg_pp0_iter2) and (ap_block_pp0_stage0_flag00000000 = ap_const_boolean_0))) then 
            ShuffleConvs_2_Downs_39_address0 <= tmp_183_cast_fu_5410_p1(7 - 1 downto 0);
        else 
            ShuffleConvs_2_Downs_39_address0 <= "XXXXXXX";
        end if; 
    end process;

    ShuffleConvs_2_Downs_39_address1 <= ShuffleConvs_2_Downs_586_reg_9676;

    ShuffleConvs_2_Downs_39_ce0_assign_proc : process(ap_block_pp0_stage0_flag00011001, ap_enable_reg_pp0_iter2, ap_block_pp1_stage0_flag00011001, ap_enable_reg_pp1_iter2, ap_CS_fsm_state13, ap_CS_fsm_state14)
    begin
        if ((((ap_block_pp0_stage0_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter2)) or ((ap_block_pp1_stage0_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp1_iter2)) or (ap_const_logic_1 = ap_CS_fsm_state13) or (ap_const_logic_1 = ap_CS_fsm_state14))) then 
            ShuffleConvs_2_Downs_39_ce0 <= ap_const_logic_1;
        else 
            ShuffleConvs_2_Downs_39_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    ShuffleConvs_2_Downs_39_ce1_assign_proc : process(ap_block_pp1_stage0_flag00011001, ap_enable_reg_pp1_iter3)
    begin
        if (((ap_block_pp1_stage0_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp1_iter3))) then 
            ShuffleConvs_2_Downs_39_ce1 <= ap_const_logic_1;
        else 
            ShuffleConvs_2_Downs_39_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    ShuffleConvs_2_Downs_39_d0_assign_proc : process(bias_V_q0, ap_enable_reg_pp0_iter2, ap_CS_fsm_state14, ap_block_pp0_stage0_flag00000000, tmp_20_6_fu_5943_p2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            ShuffleConvs_2_Downs_39_d0 <= tmp_20_6_fu_5943_p2;
        elsif (((ap_const_logic_1 = ap_enable_reg_pp0_iter2) and (ap_block_pp0_stage0_flag00000000 = ap_const_boolean_0))) then 
            ShuffleConvs_2_Downs_39_d0 <= bias_V_q0;
        else 
            ShuffleConvs_2_Downs_39_d0 <= "XXXXXXXX";
        end if; 
    end process;

    ShuffleConvs_2_Downs_39_d1 <= ap_const_lv8_0;

    ShuffleConvs_2_Downs_39_we0_assign_proc : process(ap_block_pp0_stage0_flag00011001, co_cast_mid2_v_reg_8364, ap_enable_reg_pp0_iter2, ap_CS_fsm_state14)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state14) or ((ap_block_pp0_stage0_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter2) and (co_cast_mid2_v_reg_8364 = ap_const_lv7_6)))) then 
            ShuffleConvs_2_Downs_39_we0 <= ap_const_logic_1;
        else 
            ShuffleConvs_2_Downs_39_we0 <= ap_const_logic_0;
        end if; 
    end process;


    ShuffleConvs_2_Downs_39_we1_assign_proc : process(ap_block_pp1_stage0_flag00011001, ap_reg_pp1_iter2_co9_mid2_reg_9591, ap_enable_reg_pp1_iter3, tmp_99_fu_8334_p3)
    begin
        if (((ap_block_pp1_stage0_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp1_iter3) and (ap_const_lv1_1 = tmp_99_fu_8334_p3) and (ap_reg_pp1_iter2_co9_mid2_reg_9591 = ap_const_lv7_6))) then 
            ShuffleConvs_2_Downs_39_we1 <= ap_const_logic_1;
        else 
            ShuffleConvs_2_Downs_39_we1 <= ap_const_logic_0;
        end if; 
    end process;


    ShuffleConvs_2_Downs_3_address0_assign_proc : process(ap_enable_reg_pp0_iter2, ShuffleConvs_2_Downs_543_reg_9383, ap_enable_reg_pp1_iter2, ap_CS_fsm_state40, ap_CS_fsm_state41, ap_block_pp0_stage0_flag00000000, ap_block_pp1_stage0_flag00000000, tmp_183_cast_fu_5410_p1, tmp_234_cast_fu_8032_p1)
    begin
        if (((ap_const_logic_1 = ap_enable_reg_pp1_iter2) and (ap_block_pp1_stage0_flag00000000 = ap_const_boolean_0))) then 
            ShuffleConvs_2_Downs_3_address0 <= tmp_234_cast_fu_8032_p1(7 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_CS_fsm_state40) or (ap_const_logic_1 = ap_CS_fsm_state41))) then 
            ShuffleConvs_2_Downs_3_address0 <= ShuffleConvs_2_Downs_543_reg_9383;
        elsif (((ap_const_logic_1 = ap_enable_reg_pp0_iter2) and (ap_block_pp0_stage0_flag00000000 = ap_const_boolean_0))) then 
            ShuffleConvs_2_Downs_3_address0 <= tmp_183_cast_fu_5410_p1(7 - 1 downto 0);
        else 
            ShuffleConvs_2_Downs_3_address0 <= "XXXXXXX";
        end if; 
    end process;

    ShuffleConvs_2_Downs_3_address1 <= ShuffleConvs_2_Downs_656_reg_10096;

    ShuffleConvs_2_Downs_3_ce0_assign_proc : process(ap_block_pp0_stage0_flag00011001, ap_enable_reg_pp0_iter2, ap_block_pp1_stage0_flag00011001, ap_enable_reg_pp1_iter2, ap_CS_fsm_state40, ap_CS_fsm_state41)
    begin
        if ((((ap_block_pp0_stage0_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter2)) or ((ap_block_pp1_stage0_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp1_iter2)) or (ap_const_logic_1 = ap_CS_fsm_state40) or (ap_const_logic_1 = ap_CS_fsm_state41))) then 
            ShuffleConvs_2_Downs_3_ce0 <= ap_const_logic_1;
        else 
            ShuffleConvs_2_Downs_3_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    ShuffleConvs_2_Downs_3_ce1_assign_proc : process(ap_block_pp1_stage0_flag00011001, ap_enable_reg_pp1_iter3)
    begin
        if (((ap_block_pp1_stage0_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp1_iter3))) then 
            ShuffleConvs_2_Downs_3_ce1 <= ap_const_logic_1;
        else 
            ShuffleConvs_2_Downs_3_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    ShuffleConvs_2_Downs_3_d0_assign_proc : process(bias_V_q0, ap_enable_reg_pp0_iter2, ap_CS_fsm_state41, ap_block_pp0_stage0_flag00000000, tmp_38_8_fu_7802_p2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state41)) then 
            ShuffleConvs_2_Downs_3_d0 <= tmp_38_8_fu_7802_p2;
        elsif (((ap_const_logic_1 = ap_enable_reg_pp0_iter2) and (ap_block_pp0_stage0_flag00000000 = ap_const_boolean_0))) then 
            ShuffleConvs_2_Downs_3_d0 <= bias_V_q0;
        else 
            ShuffleConvs_2_Downs_3_d0 <= "XXXXXXXX";
        end if; 
    end process;

    ShuffleConvs_2_Downs_3_d1 <= ap_const_lv8_0;

    ShuffleConvs_2_Downs_3_we0_assign_proc : process(ap_block_pp0_stage0_flag00011001, co_cast_mid2_v_reg_8364, ap_enable_reg_pp0_iter2, ap_CS_fsm_state41)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state41) or ((ap_block_pp0_stage0_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter2) and (co_cast_mid2_v_reg_8364 = ap_const_lv7_5C)))) then 
            ShuffleConvs_2_Downs_3_we0 <= ap_const_logic_1;
        else 
            ShuffleConvs_2_Downs_3_we0 <= ap_const_logic_0;
        end if; 
    end process;


    ShuffleConvs_2_Downs_3_we1_assign_proc : process(ap_block_pp1_stage0_flag00011001, ap_reg_pp1_iter2_co9_mid2_reg_9591, ap_enable_reg_pp1_iter3, tmp_99_fu_8334_p3)
    begin
        if (((ap_block_pp1_stage0_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp1_iter3) and (ap_const_lv1_1 = tmp_99_fu_8334_p3) and (ap_reg_pp1_iter2_co9_mid2_reg_9591 = ap_const_lv7_5C))) then 
            ShuffleConvs_2_Downs_3_we1 <= ap_const_logic_1;
        else 
            ShuffleConvs_2_Downs_3_we1 <= ap_const_logic_0;
        end if; 
    end process;


    ShuffleConvs_2_Downs_40_address0_assign_proc : process(ap_enable_reg_pp0_iter2, ShuffleConvs_2_Downs_405_reg_8530, ap_enable_reg_pp1_iter2, ap_CS_fsm_state13, ap_CS_fsm_state14, ap_block_pp0_stage0_flag00000000, ap_block_pp1_stage0_flag00000000, tmp_183_cast_fu_5410_p1, tmp_234_cast_fu_8032_p1)
    begin
        if (((ap_const_logic_1 = ap_enable_reg_pp1_iter2) and (ap_block_pp1_stage0_flag00000000 = ap_const_boolean_0))) then 
            ShuffleConvs_2_Downs_40_address0 <= tmp_234_cast_fu_8032_p1(7 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_CS_fsm_state13) or (ap_const_logic_1 = ap_CS_fsm_state14))) then 
            ShuffleConvs_2_Downs_40_address0 <= ShuffleConvs_2_Downs_405_reg_8530;
        elsif (((ap_const_logic_1 = ap_enable_reg_pp0_iter2) and (ap_block_pp0_stage0_flag00000000 = ap_const_boolean_0))) then 
            ShuffleConvs_2_Downs_40_address0 <= tmp_183_cast_fu_5410_p1(7 - 1 downto 0);
        else 
            ShuffleConvs_2_Downs_40_address0 <= "XXXXXXX";
        end if; 
    end process;

    ShuffleConvs_2_Downs_40_address1 <= ShuffleConvs_2_Downs_668_reg_10168;

    ShuffleConvs_2_Downs_40_ce0_assign_proc : process(ap_block_pp0_stage0_flag00011001, ap_enable_reg_pp0_iter2, ap_block_pp1_stage0_flag00011001, ap_enable_reg_pp1_iter2, ap_CS_fsm_state13, ap_CS_fsm_state14)
    begin
        if ((((ap_block_pp0_stage0_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter2)) or ((ap_block_pp1_stage0_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp1_iter2)) or (ap_const_logic_1 = ap_CS_fsm_state13) or (ap_const_logic_1 = ap_CS_fsm_state14))) then 
            ShuffleConvs_2_Downs_40_ce0 <= ap_const_logic_1;
        else 
            ShuffleConvs_2_Downs_40_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    ShuffleConvs_2_Downs_40_ce1_assign_proc : process(ap_block_pp1_stage0_flag00011001, ap_enable_reg_pp1_iter3)
    begin
        if (((ap_block_pp1_stage0_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp1_iter3))) then 
            ShuffleConvs_2_Downs_40_ce1 <= ap_const_logic_1;
        else 
            ShuffleConvs_2_Downs_40_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    ShuffleConvs_2_Downs_40_d0_assign_proc : process(bias_V_q0, ap_enable_reg_pp0_iter2, ap_CS_fsm_state14, ap_block_pp0_stage0_flag00000000, tmp_22_10_fu_6104_p2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            ShuffleConvs_2_Downs_40_d0 <= tmp_22_10_fu_6104_p2;
        elsif (((ap_const_logic_1 = ap_enable_reg_pp0_iter2) and (ap_block_pp0_stage0_flag00000000 = ap_const_boolean_0))) then 
            ShuffleConvs_2_Downs_40_d0 <= bias_V_q0;
        else 
            ShuffleConvs_2_Downs_40_d0 <= "XXXXXXXX";
        end if; 
    end process;

    ShuffleConvs_2_Downs_40_d1 <= ap_const_lv8_0;

    ShuffleConvs_2_Downs_40_we0_assign_proc : process(ap_block_pp0_stage0_flag00011001, co_cast_mid2_v_reg_8364, ap_enable_reg_pp0_iter2, ap_CS_fsm_state14)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state14) or ((ap_block_pp0_stage0_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter2) and (co_cast_mid2_v_reg_8364 = ap_const_lv7_3B)))) then 
            ShuffleConvs_2_Downs_40_we0 <= ap_const_logic_1;
        else 
            ShuffleConvs_2_Downs_40_we0 <= ap_const_logic_0;
        end if; 
    end process;


    ShuffleConvs_2_Downs_40_we1_assign_proc : process(ap_block_pp1_stage0_flag00011001, ap_reg_pp1_iter2_co9_mid2_reg_9591, ap_enable_reg_pp1_iter3, tmp_99_fu_8334_p3)
    begin
        if (((ap_block_pp1_stage0_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp1_iter3) and (ap_const_lv1_1 = tmp_99_fu_8334_p3) and (ap_reg_pp1_iter2_co9_mid2_reg_9591 = ap_const_lv7_3B))) then 
            ShuffleConvs_2_Downs_40_we1 <= ap_const_logic_1;
        else 
            ShuffleConvs_2_Downs_40_we1 <= ap_const_logic_0;
        end if; 
    end process;


    ShuffleConvs_2_Downs_41_address0_assign_proc : process(ap_enable_reg_pp0_iter2, ShuffleConvs_2_Downs_406_reg_8535, ap_enable_reg_pp1_iter2, ap_CS_fsm_state13, ap_CS_fsm_state14, ap_block_pp0_stage0_flag00000000, ap_block_pp1_stage0_flag00000000, tmp_183_cast_fu_5410_p1, tmp_234_cast_fu_8032_p1)
    begin
        if (((ap_const_logic_1 = ap_enable_reg_pp1_iter2) and (ap_block_pp1_stage0_flag00000000 = ap_const_boolean_0))) then 
            ShuffleConvs_2_Downs_41_address0 <= tmp_234_cast_fu_8032_p1(7 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_CS_fsm_state13) or (ap_const_logic_1 = ap_CS_fsm_state14))) then 
            ShuffleConvs_2_Downs_41_address0 <= ShuffleConvs_2_Downs_406_reg_8535;
        elsif (((ap_const_logic_1 = ap_enable_reg_pp0_iter2) and (ap_block_pp0_stage0_flag00000000 = ap_const_boolean_0))) then 
            ShuffleConvs_2_Downs_41_address0 <= tmp_183_cast_fu_5410_p1(7 - 1 downto 0);
        else 
            ShuffleConvs_2_Downs_41_address0 <= "XXXXXXX";
        end if; 
    end process;

    ShuffleConvs_2_Downs_41_address1 <= ShuffleConvs_2_Downs_670_reg_10180;

    ShuffleConvs_2_Downs_41_ce0_assign_proc : process(ap_block_pp0_stage0_flag00011001, ap_enable_reg_pp0_iter2, ap_block_pp1_stage0_flag00011001, ap_enable_reg_pp1_iter2, ap_CS_fsm_state13, ap_CS_fsm_state14)
    begin
        if ((((ap_block_pp0_stage0_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter2)) or ((ap_block_pp1_stage0_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp1_iter2)) or (ap_const_logic_1 = ap_CS_fsm_state13) or (ap_const_logic_1 = ap_CS_fsm_state14))) then 
            ShuffleConvs_2_Downs_41_ce0 <= ap_const_logic_1;
        else 
            ShuffleConvs_2_Downs_41_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    ShuffleConvs_2_Downs_41_ce1_assign_proc : process(ap_block_pp1_stage0_flag00011001, ap_enable_reg_pp1_iter3)
    begin
        if (((ap_block_pp1_stage0_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp1_iter3))) then 
            ShuffleConvs_2_Downs_41_ce1 <= ap_const_logic_1;
        else 
            ShuffleConvs_2_Downs_41_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    ShuffleConvs_2_Downs_41_d0_assign_proc : process(bias_V_q0, ap_enable_reg_pp0_iter2, ap_CS_fsm_state14, ap_block_pp0_stage0_flag00000000, tmp_22_s_fu_6074_p2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            ShuffleConvs_2_Downs_41_d0 <= tmp_22_s_fu_6074_p2;
        elsif (((ap_const_logic_1 = ap_enable_reg_pp0_iter2) and (ap_block_pp0_stage0_flag00000000 = ap_const_boolean_0))) then 
            ShuffleConvs_2_Downs_41_d0 <= bias_V_q0;
        else 
            ShuffleConvs_2_Downs_41_d0 <= "XXXXXXXX";
        end if; 
    end process;

    ShuffleConvs_2_Downs_41_d1 <= ap_const_lv8_0;

    ShuffleConvs_2_Downs_41_we0_assign_proc : process(ap_block_pp0_stage0_flag00011001, co_cast_mid2_v_reg_8364, ap_enable_reg_pp0_iter2, ap_CS_fsm_state14)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state14) or ((ap_block_pp0_stage0_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter2) and (co_cast_mid2_v_reg_8364 = ap_const_lv7_3A)))) then 
            ShuffleConvs_2_Downs_41_we0 <= ap_const_logic_1;
        else 
            ShuffleConvs_2_Downs_41_we0 <= ap_const_logic_0;
        end if; 
    end process;


    ShuffleConvs_2_Downs_41_we1_assign_proc : process(ap_block_pp1_stage0_flag00011001, ap_reg_pp1_iter2_co9_mid2_reg_9591, ap_enable_reg_pp1_iter3, tmp_99_fu_8334_p3)
    begin
        if (((ap_block_pp1_stage0_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp1_iter3) and (ap_const_lv1_1 = tmp_99_fu_8334_p3) and (ap_reg_pp1_iter2_co9_mid2_reg_9591 = ap_const_lv7_3A))) then 
            ShuffleConvs_2_Downs_41_we1 <= ap_const_logic_1;
        else 
            ShuffleConvs_2_Downs_41_we1 <= ap_const_logic_0;
        end if; 
    end process;


    ShuffleConvs_2_Downs_42_address0_assign_proc : process(ap_enable_reg_pp0_iter2, ShuffleConvs_2_Downs_388_reg_8445, ap_enable_reg_pp1_iter2, ap_CS_fsm_state13, ap_CS_fsm_state14, ap_block_pp0_stage0_flag00000000, ap_block_pp1_stage0_flag00000000, tmp_183_cast_fu_5410_p1, tmp_234_cast_fu_8032_p1)
    begin
        if (((ap_const_logic_1 = ap_enable_reg_pp1_iter2) and (ap_block_pp1_stage0_flag00000000 = ap_const_boolean_0))) then 
            ShuffleConvs_2_Downs_42_address0 <= tmp_234_cast_fu_8032_p1(7 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_CS_fsm_state13) or (ap_const_logic_1 = ap_CS_fsm_state14))) then 
            ShuffleConvs_2_Downs_42_address0 <= ShuffleConvs_2_Downs_388_reg_8445;
        elsif (((ap_const_logic_1 = ap_enable_reg_pp0_iter2) and (ap_block_pp0_stage0_flag00000000 = ap_const_boolean_0))) then 
            ShuffleConvs_2_Downs_42_address0 <= tmp_183_cast_fu_5410_p1(7 - 1 downto 0);
        else 
            ShuffleConvs_2_Downs_42_address0 <= "XXXXXXX";
        end if; 
    end process;

    ShuffleConvs_2_Downs_42_address1 <= ShuffleConvs_2_Downs_582_reg_9652;

    ShuffleConvs_2_Downs_42_ce0_assign_proc : process(ap_block_pp0_stage0_flag00011001, ap_enable_reg_pp0_iter2, ap_block_pp1_stage0_flag00011001, ap_enable_reg_pp1_iter2, ap_CS_fsm_state13, ap_CS_fsm_state14)
    begin
        if ((((ap_block_pp0_stage0_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter2)) or ((ap_block_pp1_stage0_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp1_iter2)) or (ap_const_logic_1 = ap_CS_fsm_state13) or (ap_const_logic_1 = ap_CS_fsm_state14))) then 
            ShuffleConvs_2_Downs_42_ce0 <= ap_const_logic_1;
        else 
            ShuffleConvs_2_Downs_42_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    ShuffleConvs_2_Downs_42_ce1_assign_proc : process(ap_block_pp1_stage0_flag00011001, ap_enable_reg_pp1_iter3)
    begin
        if (((ap_block_pp1_stage0_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp1_iter3))) then 
            ShuffleConvs_2_Downs_42_ce1 <= ap_const_logic_1;
        else 
            ShuffleConvs_2_Downs_42_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    ShuffleConvs_2_Downs_42_d0_assign_proc : process(bias_V_q0, ap_enable_reg_pp0_iter2, ap_CS_fsm_state14, ap_block_pp0_stage0_flag00000000, tmp_22_9_fu_6044_p2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            ShuffleConvs_2_Downs_42_d0 <= tmp_22_9_fu_6044_p2;
        elsif (((ap_const_logic_1 = ap_enable_reg_pp0_iter2) and (ap_block_pp0_stage0_flag00000000 = ap_const_boolean_0))) then 
            ShuffleConvs_2_Downs_42_d0 <= bias_V_q0;
        else 
            ShuffleConvs_2_Downs_42_d0 <= "XXXXXXXX";
        end if; 
    end process;

    ShuffleConvs_2_Downs_42_d1 <= ap_const_lv8_0;

    ShuffleConvs_2_Downs_42_we0_assign_proc : process(ap_block_pp0_stage0_flag00011001, co_cast_mid2_v_reg_8364, ap_enable_reg_pp0_iter2, ap_CS_fsm_state14)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state14) or ((ap_block_pp0_stage0_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter2) and (co_cast_mid2_v_reg_8364 = ap_const_lv7_39)))) then 
            ShuffleConvs_2_Downs_42_we0 <= ap_const_logic_1;
        else 
            ShuffleConvs_2_Downs_42_we0 <= ap_const_logic_0;
        end if; 
    end process;


    ShuffleConvs_2_Downs_42_we1_assign_proc : process(ap_block_pp1_stage0_flag00011001, ap_reg_pp1_iter2_co9_mid2_reg_9591, ap_enable_reg_pp1_iter3, tmp_99_fu_8334_p3)
    begin
        if (((ap_block_pp1_stage0_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp1_iter3) and (ap_const_lv1_1 = tmp_99_fu_8334_p3) and (ap_reg_pp1_iter2_co9_mid2_reg_9591 = ap_const_lv7_39))) then 
            ShuffleConvs_2_Downs_42_we1 <= ap_const_logic_1;
        else 
            ShuffleConvs_2_Downs_42_we1 <= ap_const_logic_0;
        end if; 
    end process;


    ShuffleConvs_2_Downs_43_address0_assign_proc : process(ap_enable_reg_pp0_iter2, ShuffleConvs_2_Downs_391_reg_8460, ap_enable_reg_pp1_iter2, ap_CS_fsm_state13, ap_CS_fsm_state14, ap_block_pp0_stage0_flag00000000, ap_block_pp1_stage0_flag00000000, tmp_183_cast_fu_5410_p1, tmp_234_cast_fu_8032_p1)
    begin
        if (((ap_const_logic_1 = ap_enable_reg_pp1_iter2) and (ap_block_pp1_stage0_flag00000000 = ap_const_boolean_0))) then 
            ShuffleConvs_2_Downs_43_address0 <= tmp_234_cast_fu_8032_p1(7 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_CS_fsm_state13) or (ap_const_logic_1 = ap_CS_fsm_state14))) then 
            ShuffleConvs_2_Downs_43_address0 <= ShuffleConvs_2_Downs_391_reg_8460;
        elsif (((ap_const_logic_1 = ap_enable_reg_pp0_iter2) and (ap_block_pp0_stage0_flag00000000 = ap_const_boolean_0))) then 
            ShuffleConvs_2_Downs_43_address0 <= tmp_183_cast_fu_5410_p1(7 - 1 downto 0);
        else 
            ShuffleConvs_2_Downs_43_address0 <= "XXXXXXX";
        end if; 
    end process;

    ShuffleConvs_2_Downs_43_address1 <= ShuffleConvs_2_Downs_592_reg_9712;

    ShuffleConvs_2_Downs_43_ce0_assign_proc : process(ap_block_pp0_stage0_flag00011001, ap_enable_reg_pp0_iter2, ap_block_pp1_stage0_flag00011001, ap_enable_reg_pp1_iter2, ap_CS_fsm_state13, ap_CS_fsm_state14)
    begin
        if ((((ap_block_pp0_stage0_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter2)) or ((ap_block_pp1_stage0_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp1_iter2)) or (ap_const_logic_1 = ap_CS_fsm_state13) or (ap_const_logic_1 = ap_CS_fsm_state14))) then 
            ShuffleConvs_2_Downs_43_ce0 <= ap_const_logic_1;
        else 
            ShuffleConvs_2_Downs_43_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    ShuffleConvs_2_Downs_43_ce1_assign_proc : process(ap_block_pp1_stage0_flag00011001, ap_enable_reg_pp1_iter3)
    begin
        if (((ap_block_pp1_stage0_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp1_iter3))) then 
            ShuffleConvs_2_Downs_43_ce1 <= ap_const_logic_1;
        else 
            ShuffleConvs_2_Downs_43_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    ShuffleConvs_2_Downs_43_d0_assign_proc : process(bias_V_q0, ap_enable_reg_pp0_iter2, ap_CS_fsm_state14, ap_block_pp0_stage0_flag00000000, tmp_22_8_fu_6014_p2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            ShuffleConvs_2_Downs_43_d0 <= tmp_22_8_fu_6014_p2;
        elsif (((ap_const_logic_1 = ap_enable_reg_pp0_iter2) and (ap_block_pp0_stage0_flag00000000 = ap_const_boolean_0))) then 
            ShuffleConvs_2_Downs_43_d0 <= bias_V_q0;
        else 
            ShuffleConvs_2_Downs_43_d0 <= "XXXXXXXX";
        end if; 
    end process;

    ShuffleConvs_2_Downs_43_d1 <= ap_const_lv8_0;

    ShuffleConvs_2_Downs_43_we0_assign_proc : process(ap_block_pp0_stage0_flag00011001, co_cast_mid2_v_reg_8364, ap_enable_reg_pp0_iter2, ap_CS_fsm_state14)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state14) or ((ap_block_pp0_stage0_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter2) and (co_cast_mid2_v_reg_8364 = ap_const_lv7_38)))) then 
            ShuffleConvs_2_Downs_43_we0 <= ap_const_logic_1;
        else 
            ShuffleConvs_2_Downs_43_we0 <= ap_const_logic_0;
        end if; 
    end process;


    ShuffleConvs_2_Downs_43_we1_assign_proc : process(ap_block_pp1_stage0_flag00011001, ap_reg_pp1_iter2_co9_mid2_reg_9591, ap_enable_reg_pp1_iter3, tmp_99_fu_8334_p3)
    begin
        if (((ap_block_pp1_stage0_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp1_iter3) and (ap_const_lv1_1 = tmp_99_fu_8334_p3) and (ap_reg_pp1_iter2_co9_mid2_reg_9591 = ap_const_lv7_38))) then 
            ShuffleConvs_2_Downs_43_we1 <= ap_const_logic_1;
        else 
            ShuffleConvs_2_Downs_43_we1 <= ap_const_logic_0;
        end if; 
    end process;


    ShuffleConvs_2_Downs_44_address0_assign_proc : process(ap_enable_reg_pp0_iter2, ShuffleConvs_2_Downs_392_reg_8465, ap_enable_reg_pp1_iter2, ap_CS_fsm_state13, ap_CS_fsm_state14, ap_block_pp0_stage0_flag00000000, ap_block_pp1_stage0_flag00000000, tmp_183_cast_fu_5410_p1, tmp_234_cast_fu_8032_p1)
    begin
        if (((ap_const_logic_1 = ap_enable_reg_pp1_iter2) and (ap_block_pp1_stage0_flag00000000 = ap_const_boolean_0))) then 
            ShuffleConvs_2_Downs_44_address0 <= tmp_234_cast_fu_8032_p1(7 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_CS_fsm_state13) or (ap_const_logic_1 = ap_CS_fsm_state14))) then 
            ShuffleConvs_2_Downs_44_address0 <= ShuffleConvs_2_Downs_392_reg_8465;
        elsif (((ap_const_logic_1 = ap_enable_reg_pp0_iter2) and (ap_block_pp0_stage0_flag00000000 = ap_const_boolean_0))) then 
            ShuffleConvs_2_Downs_44_address0 <= tmp_183_cast_fu_5410_p1(7 - 1 downto 0);
        else 
            ShuffleConvs_2_Downs_44_address0 <= "XXXXXXX";
        end if; 
    end process;

    ShuffleConvs_2_Downs_44_address1 <= ShuffleConvs_2_Downs_593_reg_9718;

    ShuffleConvs_2_Downs_44_ce0_assign_proc : process(ap_block_pp0_stage0_flag00011001, ap_enable_reg_pp0_iter2, ap_block_pp1_stage0_flag00011001, ap_enable_reg_pp1_iter2, ap_CS_fsm_state13, ap_CS_fsm_state14)
    begin
        if ((((ap_block_pp0_stage0_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter2)) or ((ap_block_pp1_stage0_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp1_iter2)) or (ap_const_logic_1 = ap_CS_fsm_state13) or (ap_const_logic_1 = ap_CS_fsm_state14))) then 
            ShuffleConvs_2_Downs_44_ce0 <= ap_const_logic_1;
        else 
            ShuffleConvs_2_Downs_44_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    ShuffleConvs_2_Downs_44_ce1_assign_proc : process(ap_block_pp1_stage0_flag00011001, ap_enable_reg_pp1_iter3)
    begin
        if (((ap_block_pp1_stage0_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp1_iter3))) then 
            ShuffleConvs_2_Downs_44_ce1 <= ap_const_logic_1;
        else 
            ShuffleConvs_2_Downs_44_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    ShuffleConvs_2_Downs_44_d0_assign_proc : process(bias_V_q0, ap_enable_reg_pp0_iter2, ap_CS_fsm_state14, ap_block_pp0_stage0_flag00000000, tmp_22_7_fu_5984_p2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            ShuffleConvs_2_Downs_44_d0 <= tmp_22_7_fu_5984_p2;
        elsif (((ap_const_logic_1 = ap_enable_reg_pp0_iter2) and (ap_block_pp0_stage0_flag00000000 = ap_const_boolean_0))) then 
            ShuffleConvs_2_Downs_44_d0 <= bias_V_q0;
        else 
            ShuffleConvs_2_Downs_44_d0 <= "XXXXXXXX";
        end if; 
    end process;

    ShuffleConvs_2_Downs_44_d1 <= ap_const_lv8_0;

    ShuffleConvs_2_Downs_44_we0_assign_proc : process(ap_block_pp0_stage0_flag00011001, co_cast_mid2_v_reg_8364, ap_enable_reg_pp0_iter2, ap_CS_fsm_state14)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state14) or ((ap_block_pp0_stage0_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter2) and (co_cast_mid2_v_reg_8364 = ap_const_lv7_37)))) then 
            ShuffleConvs_2_Downs_44_we0 <= ap_const_logic_1;
        else 
            ShuffleConvs_2_Downs_44_we0 <= ap_const_logic_0;
        end if; 
    end process;


    ShuffleConvs_2_Downs_44_we1_assign_proc : process(ap_block_pp1_stage0_flag00011001, ap_reg_pp1_iter2_co9_mid2_reg_9591, ap_enable_reg_pp1_iter3, tmp_99_fu_8334_p3)
    begin
        if (((ap_block_pp1_stage0_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp1_iter3) and (ap_const_lv1_1 = tmp_99_fu_8334_p3) and (ap_reg_pp1_iter2_co9_mid2_reg_9591 = ap_const_lv7_37))) then 
            ShuffleConvs_2_Downs_44_we1 <= ap_const_logic_1;
        else 
            ShuffleConvs_2_Downs_44_we1 <= ap_const_logic_0;
        end if; 
    end process;


    ShuffleConvs_2_Downs_45_address0_assign_proc : process(ap_enable_reg_pp0_iter2, ShuffleConvs_2_Downs_390_reg_8455, ap_enable_reg_pp1_iter2, ap_CS_fsm_state13, ap_CS_fsm_state14, ap_block_pp0_stage0_flag00000000, ap_block_pp1_stage0_flag00000000, tmp_183_cast_fu_5410_p1, tmp_234_cast_fu_8032_p1)
    begin
        if (((ap_const_logic_1 = ap_enable_reg_pp1_iter2) and (ap_block_pp1_stage0_flag00000000 = ap_const_boolean_0))) then 
            ShuffleConvs_2_Downs_45_address0 <= tmp_234_cast_fu_8032_p1(7 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_CS_fsm_state13) or (ap_const_logic_1 = ap_CS_fsm_state14))) then 
            ShuffleConvs_2_Downs_45_address0 <= ShuffleConvs_2_Downs_390_reg_8455;
        elsif (((ap_const_logic_1 = ap_enable_reg_pp0_iter2) and (ap_block_pp0_stage0_flag00000000 = ap_const_boolean_0))) then 
            ShuffleConvs_2_Downs_45_address0 <= tmp_183_cast_fu_5410_p1(7 - 1 downto 0);
        else 
            ShuffleConvs_2_Downs_45_address0 <= "XXXXXXX";
        end if; 
    end process;

    ShuffleConvs_2_Downs_45_address1 <= ShuffleConvs_2_Downs_591_reg_9706;

    ShuffleConvs_2_Downs_45_ce0_assign_proc : process(ap_block_pp0_stage0_flag00011001, ap_enable_reg_pp0_iter2, ap_block_pp1_stage0_flag00011001, ap_enable_reg_pp1_iter2, ap_CS_fsm_state13, ap_CS_fsm_state14)
    begin
        if ((((ap_block_pp0_stage0_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter2)) or ((ap_block_pp1_stage0_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp1_iter2)) or (ap_const_logic_1 = ap_CS_fsm_state13) or (ap_const_logic_1 = ap_CS_fsm_state14))) then 
            ShuffleConvs_2_Downs_45_ce0 <= ap_const_logic_1;
        else 
            ShuffleConvs_2_Downs_45_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    ShuffleConvs_2_Downs_45_ce1_assign_proc : process(ap_block_pp1_stage0_flag00011001, ap_enable_reg_pp1_iter3)
    begin
        if (((ap_block_pp1_stage0_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp1_iter3))) then 
            ShuffleConvs_2_Downs_45_ce1 <= ap_const_logic_1;
        else 
            ShuffleConvs_2_Downs_45_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    ShuffleConvs_2_Downs_45_d0_assign_proc : process(bias_V_q0, ap_enable_reg_pp0_iter2, ap_CS_fsm_state14, ap_block_pp0_stage0_flag00000000, tmp_22_6_fu_5954_p2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            ShuffleConvs_2_Downs_45_d0 <= tmp_22_6_fu_5954_p2;
        elsif (((ap_const_logic_1 = ap_enable_reg_pp0_iter2) and (ap_block_pp0_stage0_flag00000000 = ap_const_boolean_0))) then 
            ShuffleConvs_2_Downs_45_d0 <= bias_V_q0;
        else 
            ShuffleConvs_2_Downs_45_d0 <= "XXXXXXXX";
        end if; 
    end process;

    ShuffleConvs_2_Downs_45_d1 <= ap_const_lv8_0;

    ShuffleConvs_2_Downs_45_we0_assign_proc : process(ap_block_pp0_stage0_flag00011001, co_cast_mid2_v_reg_8364, ap_enable_reg_pp0_iter2, ap_CS_fsm_state14)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state14) or ((ap_block_pp0_stage0_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter2) and (co_cast_mid2_v_reg_8364 = ap_const_lv7_36)))) then 
            ShuffleConvs_2_Downs_45_we0 <= ap_const_logic_1;
        else 
            ShuffleConvs_2_Downs_45_we0 <= ap_const_logic_0;
        end if; 
    end process;


    ShuffleConvs_2_Downs_45_we1_assign_proc : process(ap_block_pp1_stage0_flag00011001, ap_reg_pp1_iter2_co9_mid2_reg_9591, ap_enable_reg_pp1_iter3, tmp_99_fu_8334_p3)
    begin
        if (((ap_block_pp1_stage0_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp1_iter3) and (ap_const_lv1_1 = tmp_99_fu_8334_p3) and (ap_reg_pp1_iter2_co9_mid2_reg_9591 = ap_const_lv7_36))) then 
            ShuffleConvs_2_Downs_45_we1 <= ap_const_logic_1;
        else 
            ShuffleConvs_2_Downs_45_we1 <= ap_const_logic_0;
        end if; 
    end process;


    ShuffleConvs_2_Downs_46_address0_assign_proc : process(ap_enable_reg_pp0_iter2, ShuffleConvs_2_Downs_387_reg_8440, ap_enable_reg_pp1_iter2, ap_CS_fsm_state13, ap_CS_fsm_state14, ap_block_pp0_stage0_flag00000000, ap_block_pp1_stage0_flag00000000, tmp_183_cast_fu_5410_p1, tmp_234_cast_fu_8032_p1)
    begin
        if (((ap_const_logic_1 = ap_enable_reg_pp1_iter2) and (ap_block_pp1_stage0_flag00000000 = ap_const_boolean_0))) then 
            ShuffleConvs_2_Downs_46_address0 <= tmp_234_cast_fu_8032_p1(7 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_CS_fsm_state13) or (ap_const_logic_1 = ap_CS_fsm_state14))) then 
            ShuffleConvs_2_Downs_46_address0 <= ShuffleConvs_2_Downs_387_reg_8440;
        elsif (((ap_const_logic_1 = ap_enable_reg_pp0_iter2) and (ap_block_pp0_stage0_flag00000000 = ap_const_boolean_0))) then 
            ShuffleConvs_2_Downs_46_address0 <= tmp_183_cast_fu_5410_p1(7 - 1 downto 0);
        else 
            ShuffleConvs_2_Downs_46_address0 <= "XXXXXXX";
        end if; 
    end process;

    ShuffleConvs_2_Downs_46_address1 <= ShuffleConvs_2_Downs_579_reg_9634;

    ShuffleConvs_2_Downs_46_ce0_assign_proc : process(ap_block_pp0_stage0_flag00011001, ap_enable_reg_pp0_iter2, ap_block_pp1_stage0_flag00011001, ap_enable_reg_pp1_iter2, ap_CS_fsm_state13, ap_CS_fsm_state14)
    begin
        if ((((ap_block_pp0_stage0_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter2)) or ((ap_block_pp1_stage0_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp1_iter2)) or (ap_const_logic_1 = ap_CS_fsm_state13) or (ap_const_logic_1 = ap_CS_fsm_state14))) then 
            ShuffleConvs_2_Downs_46_ce0 <= ap_const_logic_1;
        else 
            ShuffleConvs_2_Downs_46_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    ShuffleConvs_2_Downs_46_ce1_assign_proc : process(ap_block_pp1_stage0_flag00011001, ap_enable_reg_pp1_iter3)
    begin
        if (((ap_block_pp1_stage0_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp1_iter3))) then 
            ShuffleConvs_2_Downs_46_ce1 <= ap_const_logic_1;
        else 
            ShuffleConvs_2_Downs_46_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    ShuffleConvs_2_Downs_46_d0_assign_proc : process(bias_V_q0, ap_enable_reg_pp0_iter2, ap_CS_fsm_state14, ap_block_pp0_stage0_flag00000000, tmp_22_5_fu_5924_p2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            ShuffleConvs_2_Downs_46_d0 <= tmp_22_5_fu_5924_p2;
        elsif (((ap_const_logic_1 = ap_enable_reg_pp0_iter2) and (ap_block_pp0_stage0_flag00000000 = ap_const_boolean_0))) then 
            ShuffleConvs_2_Downs_46_d0 <= bias_V_q0;
        else 
            ShuffleConvs_2_Downs_46_d0 <= "XXXXXXXX";
        end if; 
    end process;

    ShuffleConvs_2_Downs_46_d1 <= ap_const_lv8_0;

    ShuffleConvs_2_Downs_46_we0_assign_proc : process(ap_block_pp0_stage0_flag00011001, co_cast_mid2_v_reg_8364, ap_enable_reg_pp0_iter2, ap_CS_fsm_state14)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state14) or ((ap_block_pp0_stage0_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter2) and (co_cast_mid2_v_reg_8364 = ap_const_lv7_35)))) then 
            ShuffleConvs_2_Downs_46_we0 <= ap_const_logic_1;
        else 
            ShuffleConvs_2_Downs_46_we0 <= ap_const_logic_0;
        end if; 
    end process;


    ShuffleConvs_2_Downs_46_we1_assign_proc : process(ap_block_pp1_stage0_flag00011001, ap_reg_pp1_iter2_co9_mid2_reg_9591, ap_enable_reg_pp1_iter3, tmp_99_fu_8334_p3)
    begin
        if (((ap_block_pp1_stage0_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp1_iter3) and (ap_const_lv1_1 = tmp_99_fu_8334_p3) and (ap_reg_pp1_iter2_co9_mid2_reg_9591 = ap_const_lv7_35))) then 
            ShuffleConvs_2_Downs_46_we1 <= ap_const_logic_1;
        else 
            ShuffleConvs_2_Downs_46_we1 <= ap_const_logic_0;
        end if; 
    end process;


    ShuffleConvs_2_Downs_47_address0_assign_proc : process(ap_enable_reg_pp0_iter2, ShuffleConvs_2_Downs_395_reg_8480, ap_enable_reg_pp1_iter2, ap_CS_fsm_state13, ap_CS_fsm_state14, ap_block_pp0_stage0_flag00000000, ap_block_pp1_stage0_flag00000000, tmp_183_cast_fu_5410_p1, tmp_234_cast_fu_8032_p1)
    begin
        if (((ap_const_logic_1 = ap_enable_reg_pp1_iter2) and (ap_block_pp1_stage0_flag00000000 = ap_const_boolean_0))) then 
            ShuffleConvs_2_Downs_47_address0 <= tmp_234_cast_fu_8032_p1(7 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_CS_fsm_state13) or (ap_const_logic_1 = ap_CS_fsm_state14))) then 
            ShuffleConvs_2_Downs_47_address0 <= ShuffleConvs_2_Downs_395_reg_8480;
        elsif (((ap_const_logic_1 = ap_enable_reg_pp0_iter2) and (ap_block_pp0_stage0_flag00000000 = ap_const_boolean_0))) then 
            ShuffleConvs_2_Downs_47_address0 <= tmp_183_cast_fu_5410_p1(7 - 1 downto 0);
        else 
            ShuffleConvs_2_Downs_47_address0 <= "XXXXXXX";
        end if; 
    end process;

    ShuffleConvs_2_Downs_47_address1 <= ShuffleConvs_2_Downs_602_reg_9772;

    ShuffleConvs_2_Downs_47_ce0_assign_proc : process(ap_block_pp0_stage0_flag00011001, ap_enable_reg_pp0_iter2, ap_block_pp1_stage0_flag00011001, ap_enable_reg_pp1_iter2, ap_CS_fsm_state13, ap_CS_fsm_state14)
    begin
        if ((((ap_block_pp0_stage0_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter2)) or ((ap_block_pp1_stage0_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp1_iter2)) or (ap_const_logic_1 = ap_CS_fsm_state13) or (ap_const_logic_1 = ap_CS_fsm_state14))) then 
            ShuffleConvs_2_Downs_47_ce0 <= ap_const_logic_1;
        else 
            ShuffleConvs_2_Downs_47_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    ShuffleConvs_2_Downs_47_ce1_assign_proc : process(ap_block_pp1_stage0_flag00011001, ap_enable_reg_pp1_iter3)
    begin
        if (((ap_block_pp1_stage0_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp1_iter3))) then 
            ShuffleConvs_2_Downs_47_ce1 <= ap_const_logic_1;
        else 
            ShuffleConvs_2_Downs_47_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    ShuffleConvs_2_Downs_47_d0_assign_proc : process(bias_V_q0, ap_enable_reg_pp0_iter2, ap_CS_fsm_state14, ap_block_pp0_stage0_flag00000000, tmp_22_4_fu_5894_p2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            ShuffleConvs_2_Downs_47_d0 <= tmp_22_4_fu_5894_p2;
        elsif (((ap_const_logic_1 = ap_enable_reg_pp0_iter2) and (ap_block_pp0_stage0_flag00000000 = ap_const_boolean_0))) then 
            ShuffleConvs_2_Downs_47_d0 <= bias_V_q0;
        else 
            ShuffleConvs_2_Downs_47_d0 <= "XXXXXXXX";
        end if; 
    end process;

    ShuffleConvs_2_Downs_47_d1 <= ap_const_lv8_0;

    ShuffleConvs_2_Downs_47_we0_assign_proc : process(ap_block_pp0_stage0_flag00011001, co_cast_mid2_v_reg_8364, ap_enable_reg_pp0_iter2, ap_CS_fsm_state14)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state14) or ((ap_block_pp0_stage0_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter2) and (co_cast_mid2_v_reg_8364 = ap_const_lv7_34)))) then 
            ShuffleConvs_2_Downs_47_we0 <= ap_const_logic_1;
        else 
            ShuffleConvs_2_Downs_47_we0 <= ap_const_logic_0;
        end if; 
    end process;


    ShuffleConvs_2_Downs_47_we1_assign_proc : process(ap_block_pp1_stage0_flag00011001, ap_reg_pp1_iter2_co9_mid2_reg_9591, ap_enable_reg_pp1_iter3, tmp_99_fu_8334_p3)
    begin
        if (((ap_block_pp1_stage0_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp1_iter3) and (ap_const_lv1_1 = tmp_99_fu_8334_p3) and (ap_reg_pp1_iter2_co9_mid2_reg_9591 = ap_const_lv7_34))) then 
            ShuffleConvs_2_Downs_47_we1 <= ap_const_logic_1;
        else 
            ShuffleConvs_2_Downs_47_we1 <= ap_const_logic_0;
        end if; 
    end process;


    ShuffleConvs_2_Downs_48_address0_assign_proc : process(ap_enable_reg_pp0_iter2, ShuffleConvs_2_Downs_404_reg_8525, ap_enable_reg_pp1_iter2, ap_CS_fsm_state13, ap_CS_fsm_state14, ap_block_pp0_stage0_flag00000000, ap_block_pp1_stage0_flag00000000, tmp_183_cast_fu_5410_p1, tmp_234_cast_fu_8032_p1)
    begin
        if (((ap_const_logic_1 = ap_enable_reg_pp1_iter2) and (ap_block_pp1_stage0_flag00000000 = ap_const_boolean_0))) then 
            ShuffleConvs_2_Downs_48_address0 <= tmp_234_cast_fu_8032_p1(7 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_CS_fsm_state13) or (ap_const_logic_1 = ap_CS_fsm_state14))) then 
            ShuffleConvs_2_Downs_48_address0 <= ShuffleConvs_2_Downs_404_reg_8525;
        elsif (((ap_const_logic_1 = ap_enable_reg_pp0_iter2) and (ap_block_pp0_stage0_flag00000000 = ap_const_boolean_0))) then 
            ShuffleConvs_2_Downs_48_address0 <= tmp_183_cast_fu_5410_p1(7 - 1 downto 0);
        else 
            ShuffleConvs_2_Downs_48_address0 <= "XXXXXXX";
        end if; 
    end process;

    ShuffleConvs_2_Downs_48_address1 <= ShuffleConvs_2_Downs_667_reg_10162;

    ShuffleConvs_2_Downs_48_ce0_assign_proc : process(ap_block_pp0_stage0_flag00011001, ap_enable_reg_pp0_iter2, ap_block_pp1_stage0_flag00011001, ap_enable_reg_pp1_iter2, ap_CS_fsm_state13, ap_CS_fsm_state14)
    begin
        if ((((ap_block_pp0_stage0_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter2)) or ((ap_block_pp1_stage0_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp1_iter2)) or (ap_const_logic_1 = ap_CS_fsm_state13) or (ap_const_logic_1 = ap_CS_fsm_state14))) then 
            ShuffleConvs_2_Downs_48_ce0 <= ap_const_logic_1;
        else 
            ShuffleConvs_2_Downs_48_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    ShuffleConvs_2_Downs_48_ce1_assign_proc : process(ap_block_pp1_stage0_flag00011001, ap_enable_reg_pp1_iter3)
    begin
        if (((ap_block_pp1_stage0_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp1_iter3))) then 
            ShuffleConvs_2_Downs_48_ce1 <= ap_const_logic_1;
        else 
            ShuffleConvs_2_Downs_48_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    ShuffleConvs_2_Downs_48_d0_assign_proc : process(bias_V_q0, ap_enable_reg_pp0_iter2, ap_CS_fsm_state14, ap_block_pp0_stage0_flag00000000, tmp_22_3_fu_5864_p2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            ShuffleConvs_2_Downs_48_d0 <= tmp_22_3_fu_5864_p2;
        elsif (((ap_const_logic_1 = ap_enable_reg_pp0_iter2) and (ap_block_pp0_stage0_flag00000000 = ap_const_boolean_0))) then 
            ShuffleConvs_2_Downs_48_d0 <= bias_V_q0;
        else 
            ShuffleConvs_2_Downs_48_d0 <= "XXXXXXXX";
        end if; 
    end process;

    ShuffleConvs_2_Downs_48_d1 <= ap_const_lv8_0;

    ShuffleConvs_2_Downs_48_we0_assign_proc : process(ap_block_pp0_stage0_flag00011001, co_cast_mid2_v_reg_8364, ap_enable_reg_pp0_iter2, ap_CS_fsm_state14)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state14) or ((ap_block_pp0_stage0_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter2) and (co_cast_mid2_v_reg_8364 = ap_const_lv7_33)))) then 
            ShuffleConvs_2_Downs_48_we0 <= ap_const_logic_1;
        else 
            ShuffleConvs_2_Downs_48_we0 <= ap_const_logic_0;
        end if; 
    end process;


    ShuffleConvs_2_Downs_48_we1_assign_proc : process(ap_block_pp1_stage0_flag00011001, ap_reg_pp1_iter2_co9_mid2_reg_9591, ap_enable_reg_pp1_iter3, tmp_99_fu_8334_p3)
    begin
        if (((ap_block_pp1_stage0_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp1_iter3) and (ap_const_lv1_1 = tmp_99_fu_8334_p3) and (ap_reg_pp1_iter2_co9_mid2_reg_9591 = ap_const_lv7_33))) then 
            ShuffleConvs_2_Downs_48_we1 <= ap_const_logic_1;
        else 
            ShuffleConvs_2_Downs_48_we1 <= ap_const_logic_0;
        end if; 
    end process;


    ShuffleConvs_2_Downs_49_address0_assign_proc : process(ap_enable_reg_pp0_iter2, ShuffleConvs_2_Downs_402_reg_8515, ap_enable_reg_pp1_iter2, ap_CS_fsm_state13, ap_CS_fsm_state14, ap_block_pp0_stage0_flag00000000, ap_block_pp1_stage0_flag00000000, tmp_183_cast_fu_5410_p1, tmp_234_cast_fu_8032_p1)
    begin
        if (((ap_const_logic_1 = ap_enable_reg_pp1_iter2) and (ap_block_pp1_stage0_flag00000000 = ap_const_boolean_0))) then 
            ShuffleConvs_2_Downs_49_address0 <= tmp_234_cast_fu_8032_p1(7 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_CS_fsm_state13) or (ap_const_logic_1 = ap_CS_fsm_state14))) then 
            ShuffleConvs_2_Downs_49_address0 <= ShuffleConvs_2_Downs_402_reg_8515;
        elsif (((ap_const_logic_1 = ap_enable_reg_pp0_iter2) and (ap_block_pp0_stage0_flag00000000 = ap_const_boolean_0))) then 
            ShuffleConvs_2_Downs_49_address0 <= tmp_183_cast_fu_5410_p1(7 - 1 downto 0);
        else 
            ShuffleConvs_2_Downs_49_address0 <= "XXXXXXX";
        end if; 
    end process;

    ShuffleConvs_2_Downs_49_address1 <= ShuffleConvs_2_Downs_657_reg_10102;

    ShuffleConvs_2_Downs_49_ce0_assign_proc : process(ap_block_pp0_stage0_flag00011001, ap_enable_reg_pp0_iter2, ap_block_pp1_stage0_flag00011001, ap_enable_reg_pp1_iter2, ap_CS_fsm_state13, ap_CS_fsm_state14)
    begin
        if ((((ap_block_pp0_stage0_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter2)) or ((ap_block_pp1_stage0_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp1_iter2)) or (ap_const_logic_1 = ap_CS_fsm_state13) or (ap_const_logic_1 = ap_CS_fsm_state14))) then 
            ShuffleConvs_2_Downs_49_ce0 <= ap_const_logic_1;
        else 
            ShuffleConvs_2_Downs_49_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    ShuffleConvs_2_Downs_49_ce1_assign_proc : process(ap_block_pp1_stage0_flag00011001, ap_enable_reg_pp1_iter3)
    begin
        if (((ap_block_pp1_stage0_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp1_iter3))) then 
            ShuffleConvs_2_Downs_49_ce1 <= ap_const_logic_1;
        else 
            ShuffleConvs_2_Downs_49_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    ShuffleConvs_2_Downs_49_d0_assign_proc : process(bias_V_q0, ap_enable_reg_pp0_iter2, ap_CS_fsm_state14, ap_block_pp0_stage0_flag00000000, tmp_22_2_fu_5834_p2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            ShuffleConvs_2_Downs_49_d0 <= tmp_22_2_fu_5834_p2;
        elsif (((ap_const_logic_1 = ap_enable_reg_pp0_iter2) and (ap_block_pp0_stage0_flag00000000 = ap_const_boolean_0))) then 
            ShuffleConvs_2_Downs_49_d0 <= bias_V_q0;
        else 
            ShuffleConvs_2_Downs_49_d0 <= "XXXXXXXX";
        end if; 
    end process;

    ShuffleConvs_2_Downs_49_d1 <= ap_const_lv8_0;

    ShuffleConvs_2_Downs_49_we0_assign_proc : process(ap_block_pp0_stage0_flag00011001, co_cast_mid2_v_reg_8364, ap_enable_reg_pp0_iter2, ap_CS_fsm_state14)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state14) or ((ap_block_pp0_stage0_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter2) and (co_cast_mid2_v_reg_8364 = ap_const_lv7_32)))) then 
            ShuffleConvs_2_Downs_49_we0 <= ap_const_logic_1;
        else 
            ShuffleConvs_2_Downs_49_we0 <= ap_const_logic_0;
        end if; 
    end process;


    ShuffleConvs_2_Downs_49_we1_assign_proc : process(ap_block_pp1_stage0_flag00011001, ap_reg_pp1_iter2_co9_mid2_reg_9591, ap_enable_reg_pp1_iter3, tmp_99_fu_8334_p3)
    begin
        if (((ap_block_pp1_stage0_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp1_iter3) and (ap_const_lv1_1 = tmp_99_fu_8334_p3) and (ap_reg_pp1_iter2_co9_mid2_reg_9591 = ap_const_lv7_32))) then 
            ShuffleConvs_2_Downs_49_we1 <= ap_const_logic_1;
        else 
            ShuffleConvs_2_Downs_49_we1 <= ap_const_logic_0;
        end if; 
    end process;


    ShuffleConvs_2_Downs_4_address0_assign_proc : process(ap_enable_reg_pp0_iter2, ShuffleConvs_2_Downs_537_reg_9353, ap_enable_reg_pp1_iter2, ap_CS_fsm_state40, ap_CS_fsm_state41, ap_block_pp0_stage0_flag00000000, ap_block_pp1_stage0_flag00000000, tmp_183_cast_fu_5410_p1, tmp_234_cast_fu_8032_p1)
    begin
        if (((ap_const_logic_1 = ap_enable_reg_pp1_iter2) and (ap_block_pp1_stage0_flag00000000 = ap_const_boolean_0))) then 
            ShuffleConvs_2_Downs_4_address0 <= tmp_234_cast_fu_8032_p1(7 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_CS_fsm_state40) or (ap_const_logic_1 = ap_CS_fsm_state41))) then 
            ShuffleConvs_2_Downs_4_address0 <= ShuffleConvs_2_Downs_537_reg_9353;
        elsif (((ap_const_logic_1 = ap_enable_reg_pp0_iter2) and (ap_block_pp0_stage0_flag00000000 = ap_const_boolean_0))) then 
            ShuffleConvs_2_Downs_4_address0 <= tmp_183_cast_fu_5410_p1(7 - 1 downto 0);
        else 
            ShuffleConvs_2_Downs_4_address0 <= "XXXXXXX";
        end if; 
    end process;

    ShuffleConvs_2_Downs_4_address1 <= ShuffleConvs_2_Downs_643_reg_10018;

    ShuffleConvs_2_Downs_4_ce0_assign_proc : process(ap_block_pp0_stage0_flag00011001, ap_enable_reg_pp0_iter2, ap_block_pp1_stage0_flag00011001, ap_enable_reg_pp1_iter2, ap_CS_fsm_state40, ap_CS_fsm_state41)
    begin
        if ((((ap_block_pp0_stage0_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter2)) or ((ap_block_pp1_stage0_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp1_iter2)) or (ap_const_logic_1 = ap_CS_fsm_state40) or (ap_const_logic_1 = ap_CS_fsm_state41))) then 
            ShuffleConvs_2_Downs_4_ce0 <= ap_const_logic_1;
        else 
            ShuffleConvs_2_Downs_4_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    ShuffleConvs_2_Downs_4_ce1_assign_proc : process(ap_block_pp1_stage0_flag00011001, ap_enable_reg_pp1_iter3)
    begin
        if (((ap_block_pp1_stage0_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp1_iter3))) then 
            ShuffleConvs_2_Downs_4_ce1 <= ap_const_logic_1;
        else 
            ShuffleConvs_2_Downs_4_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    ShuffleConvs_2_Downs_4_d0_assign_proc : process(bias_V_q0, ap_enable_reg_pp0_iter2, ap_CS_fsm_state41, ap_block_pp0_stage0_flag00000000, tmp_38_7_fu_7772_p2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state41)) then 
            ShuffleConvs_2_Downs_4_d0 <= tmp_38_7_fu_7772_p2;
        elsif (((ap_const_logic_1 = ap_enable_reg_pp0_iter2) and (ap_block_pp0_stage0_flag00000000 = ap_const_boolean_0))) then 
            ShuffleConvs_2_Downs_4_d0 <= bias_V_q0;
        else 
            ShuffleConvs_2_Downs_4_d0 <= "XXXXXXXX";
        end if; 
    end process;

    ShuffleConvs_2_Downs_4_d1 <= ap_const_lv8_0;

    ShuffleConvs_2_Downs_4_we0_assign_proc : process(ap_block_pp0_stage0_flag00011001, co_cast_mid2_v_reg_8364, ap_enable_reg_pp0_iter2, ap_CS_fsm_state41)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state41) or ((ap_block_pp0_stage0_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter2) and (co_cast_mid2_v_reg_8364 = ap_const_lv7_5B)))) then 
            ShuffleConvs_2_Downs_4_we0 <= ap_const_logic_1;
        else 
            ShuffleConvs_2_Downs_4_we0 <= ap_const_logic_0;
        end if; 
    end process;


    ShuffleConvs_2_Downs_4_we1_assign_proc : process(ap_block_pp1_stage0_flag00011001, ap_reg_pp1_iter2_co9_mid2_reg_9591, ap_enable_reg_pp1_iter3, tmp_99_fu_8334_p3)
    begin
        if (((ap_block_pp1_stage0_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp1_iter3) and (ap_const_lv1_1 = tmp_99_fu_8334_p3) and (ap_reg_pp1_iter2_co9_mid2_reg_9591 = ap_const_lv7_5B))) then 
            ShuffleConvs_2_Downs_4_we1 <= ap_const_logic_1;
        else 
            ShuffleConvs_2_Downs_4_we1 <= ap_const_logic_0;
        end if; 
    end process;


    ShuffleConvs_2_Downs_50_address0_assign_proc : process(ap_enable_reg_pp0_iter2, ShuffleConvs_2_Downs_394_reg_8475, ap_enable_reg_pp1_iter2, ap_CS_fsm_state13, ap_CS_fsm_state14, ap_block_pp0_stage0_flag00000000, ap_block_pp1_stage0_flag00000000, tmp_183_cast_fu_5410_p1, tmp_234_cast_fu_8032_p1)
    begin
        if (((ap_const_logic_1 = ap_enable_reg_pp1_iter2) and (ap_block_pp1_stage0_flag00000000 = ap_const_boolean_0))) then 
            ShuffleConvs_2_Downs_50_address0 <= tmp_234_cast_fu_8032_p1(7 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_CS_fsm_state13) or (ap_const_logic_1 = ap_CS_fsm_state14))) then 
            ShuffleConvs_2_Downs_50_address0 <= ShuffleConvs_2_Downs_394_reg_8475;
        elsif (((ap_const_logic_1 = ap_enable_reg_pp0_iter2) and (ap_block_pp0_stage0_flag00000000 = ap_const_boolean_0))) then 
            ShuffleConvs_2_Downs_50_address0 <= tmp_183_cast_fu_5410_p1(7 - 1 downto 0);
        else 
            ShuffleConvs_2_Downs_50_address0 <= "XXXXXXX";
        end if; 
    end process;

    ShuffleConvs_2_Downs_50_address1 <= ShuffleConvs_2_Downs_598_reg_9748;

    ShuffleConvs_2_Downs_50_ce0_assign_proc : process(ap_block_pp0_stage0_flag00011001, ap_enable_reg_pp0_iter2, ap_block_pp1_stage0_flag00011001, ap_enable_reg_pp1_iter2, ap_CS_fsm_state13, ap_CS_fsm_state14)
    begin
        if ((((ap_block_pp0_stage0_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter2)) or ((ap_block_pp1_stage0_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp1_iter2)) or (ap_const_logic_1 = ap_CS_fsm_state13) or (ap_const_logic_1 = ap_CS_fsm_state14))) then 
            ShuffleConvs_2_Downs_50_ce0 <= ap_const_logic_1;
        else 
            ShuffleConvs_2_Downs_50_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    ShuffleConvs_2_Downs_50_ce1_assign_proc : process(ap_block_pp1_stage0_flag00011001, ap_enable_reg_pp1_iter3)
    begin
        if (((ap_block_pp1_stage0_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp1_iter3))) then 
            ShuffleConvs_2_Downs_50_ce1 <= ap_const_logic_1;
        else 
            ShuffleConvs_2_Downs_50_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    ShuffleConvs_2_Downs_50_d0_assign_proc : process(bias_V_q0, ap_enable_reg_pp0_iter2, ap_CS_fsm_state14, ap_block_pp0_stage0_flag00000000, tmp_20_5_fu_5913_p2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            ShuffleConvs_2_Downs_50_d0 <= tmp_20_5_fu_5913_p2;
        elsif (((ap_const_logic_1 = ap_enable_reg_pp0_iter2) and (ap_block_pp0_stage0_flag00000000 = ap_const_boolean_0))) then 
            ShuffleConvs_2_Downs_50_d0 <= bias_V_q0;
        else 
            ShuffleConvs_2_Downs_50_d0 <= "XXXXXXXX";
        end if; 
    end process;

    ShuffleConvs_2_Downs_50_d1 <= ap_const_lv8_0;

    ShuffleConvs_2_Downs_50_we0_assign_proc : process(ap_block_pp0_stage0_flag00011001, co_cast_mid2_v_reg_8364, ap_enable_reg_pp0_iter2, ap_CS_fsm_state14)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state14) or ((ap_block_pp0_stage0_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter2) and (co_cast_mid2_v_reg_8364 = ap_const_lv7_5)))) then 
            ShuffleConvs_2_Downs_50_we0 <= ap_const_logic_1;
        else 
            ShuffleConvs_2_Downs_50_we0 <= ap_const_logic_0;
        end if; 
    end process;


    ShuffleConvs_2_Downs_50_we1_assign_proc : process(ap_block_pp1_stage0_flag00011001, ap_reg_pp1_iter2_co9_mid2_reg_9591, ap_enable_reg_pp1_iter3, tmp_99_fu_8334_p3)
    begin
        if (((ap_block_pp1_stage0_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp1_iter3) and (ap_const_lv1_1 = tmp_99_fu_8334_p3) and (ap_reg_pp1_iter2_co9_mid2_reg_9591 = ap_const_lv7_5))) then 
            ShuffleConvs_2_Downs_50_we1 <= ap_const_logic_1;
        else 
            ShuffleConvs_2_Downs_50_we1 <= ap_const_logic_0;
        end if; 
    end process;


    ShuffleConvs_2_Downs_51_address0_assign_proc : process(ap_enable_reg_pp0_iter2, ShuffleConvs_2_Downs_403_reg_8520, ap_enable_reg_pp1_iter2, ap_CS_fsm_state13, ap_CS_fsm_state14, ap_block_pp0_stage0_flag00000000, ap_block_pp1_stage0_flag00000000, tmp_183_cast_fu_5410_p1, tmp_234_cast_fu_8032_p1)
    begin
        if (((ap_const_logic_1 = ap_enable_reg_pp1_iter2) and (ap_block_pp1_stage0_flag00000000 = ap_const_boolean_0))) then 
            ShuffleConvs_2_Downs_51_address0 <= tmp_234_cast_fu_8032_p1(7 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_CS_fsm_state13) or (ap_const_logic_1 = ap_CS_fsm_state14))) then 
            ShuffleConvs_2_Downs_51_address0 <= ShuffleConvs_2_Downs_403_reg_8520;
        elsif (((ap_const_logic_1 = ap_enable_reg_pp0_iter2) and (ap_block_pp0_stage0_flag00000000 = ap_const_boolean_0))) then 
            ShuffleConvs_2_Downs_51_address0 <= tmp_183_cast_fu_5410_p1(7 - 1 downto 0);
        else 
            ShuffleConvs_2_Downs_51_address0 <= "XXXXXXX";
        end if; 
    end process;

    ShuffleConvs_2_Downs_51_address1 <= ShuffleConvs_2_Downs_660_reg_10120;

    ShuffleConvs_2_Downs_51_ce0_assign_proc : process(ap_block_pp0_stage0_flag00011001, ap_enable_reg_pp0_iter2, ap_block_pp1_stage0_flag00011001, ap_enable_reg_pp1_iter2, ap_CS_fsm_state13, ap_CS_fsm_state14)
    begin
        if ((((ap_block_pp0_stage0_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter2)) or ((ap_block_pp1_stage0_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp1_iter2)) or (ap_const_logic_1 = ap_CS_fsm_state13) or (ap_const_logic_1 = ap_CS_fsm_state14))) then 
            ShuffleConvs_2_Downs_51_ce0 <= ap_const_logic_1;
        else 
            ShuffleConvs_2_Downs_51_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    ShuffleConvs_2_Downs_51_ce1_assign_proc : process(ap_block_pp1_stage0_flag00011001, ap_enable_reg_pp1_iter3)
    begin
        if (((ap_block_pp1_stage0_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp1_iter3))) then 
            ShuffleConvs_2_Downs_51_ce1 <= ap_const_logic_1;
        else 
            ShuffleConvs_2_Downs_51_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    ShuffleConvs_2_Downs_51_d0_assign_proc : process(bias_V_q0, ap_enable_reg_pp0_iter2, ap_CS_fsm_state14, ap_block_pp0_stage0_flag00000000, tmp_22_1_fu_5804_p2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            ShuffleConvs_2_Downs_51_d0 <= tmp_22_1_fu_5804_p2;
        elsif (((ap_const_logic_1 = ap_enable_reg_pp0_iter2) and (ap_block_pp0_stage0_flag00000000 = ap_const_boolean_0))) then 
            ShuffleConvs_2_Downs_51_d0 <= bias_V_q0;
        else 
            ShuffleConvs_2_Downs_51_d0 <= "XXXXXXXX";
        end if; 
    end process;

    ShuffleConvs_2_Downs_51_d1 <= ap_const_lv8_0;

    ShuffleConvs_2_Downs_51_we0_assign_proc : process(ap_block_pp0_stage0_flag00011001, co_cast_mid2_v_reg_8364, ap_enable_reg_pp0_iter2, ap_CS_fsm_state14)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state14) or ((ap_block_pp0_stage0_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter2) and (co_cast_mid2_v_reg_8364 = ap_const_lv7_31)))) then 
            ShuffleConvs_2_Downs_51_we0 <= ap_const_logic_1;
        else 
            ShuffleConvs_2_Downs_51_we0 <= ap_const_logic_0;
        end if; 
    end process;


    ShuffleConvs_2_Downs_51_we1_assign_proc : process(ap_block_pp1_stage0_flag00011001, ap_reg_pp1_iter2_co9_mid2_reg_9591, ap_enable_reg_pp1_iter3, tmp_99_fu_8334_p3)
    begin
        if (((ap_block_pp1_stage0_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp1_iter3) and (ap_const_lv1_1 = tmp_99_fu_8334_p3) and (ap_reg_pp1_iter2_co9_mid2_reg_9591 = ap_const_lv7_31))) then 
            ShuffleConvs_2_Downs_51_we1 <= ap_const_logic_1;
        else 
            ShuffleConvs_2_Downs_51_we1 <= ap_const_logic_0;
        end if; 
    end process;


    ShuffleConvs_2_Downs_52_address0_assign_proc : process(ap_enable_reg_pp0_iter2, ShuffleConvs_2_Downs_396_reg_8485, ap_enable_reg_pp1_iter2, ap_CS_fsm_state13, ap_CS_fsm_state14, ap_block_pp0_stage0_flag00000000, ap_block_pp1_stage0_flag00000000, tmp_183_cast_fu_5410_p1, tmp_234_cast_fu_8032_p1)
    begin
        if (((ap_const_logic_1 = ap_enable_reg_pp1_iter2) and (ap_block_pp1_stage0_flag00000000 = ap_const_boolean_0))) then 
            ShuffleConvs_2_Downs_52_address0 <= tmp_234_cast_fu_8032_p1(7 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_CS_fsm_state13) or (ap_const_logic_1 = ap_CS_fsm_state14))) then 
            ShuffleConvs_2_Downs_52_address0 <= ShuffleConvs_2_Downs_396_reg_8485;
        elsif (((ap_const_logic_1 = ap_enable_reg_pp0_iter2) and (ap_block_pp0_stage0_flag00000000 = ap_const_boolean_0))) then 
            ShuffleConvs_2_Downs_52_address0 <= tmp_183_cast_fu_5410_p1(7 - 1 downto 0);
        else 
            ShuffleConvs_2_Downs_52_address0 <= "XXXXXXX";
        end if; 
    end process;

    ShuffleConvs_2_Downs_52_address1 <= ShuffleConvs_2_Downs_605_reg_9790;

    ShuffleConvs_2_Downs_52_ce0_assign_proc : process(ap_block_pp0_stage0_flag00011001, ap_enable_reg_pp0_iter2, ap_block_pp1_stage0_flag00011001, ap_enable_reg_pp1_iter2, ap_CS_fsm_state13, ap_CS_fsm_state14)
    begin
        if ((((ap_block_pp0_stage0_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter2)) or ((ap_block_pp1_stage0_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp1_iter2)) or (ap_const_logic_1 = ap_CS_fsm_state13) or (ap_const_logic_1 = ap_CS_fsm_state14))) then 
            ShuffleConvs_2_Downs_52_ce0 <= ap_const_logic_1;
        else 
            ShuffleConvs_2_Downs_52_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    ShuffleConvs_2_Downs_52_ce1_assign_proc : process(ap_block_pp1_stage0_flag00011001, ap_enable_reg_pp1_iter3)
    begin
        if (((ap_block_pp1_stage0_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp1_iter3))) then 
            ShuffleConvs_2_Downs_52_ce1 <= ap_const_logic_1;
        else 
            ShuffleConvs_2_Downs_52_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    ShuffleConvs_2_Downs_52_d0_assign_proc : process(bias_V_q0, ap_enable_reg_pp0_iter2, ap_CS_fsm_state14, ap_block_pp0_stage0_flag00000000, tmp_5_fu_5774_p2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            ShuffleConvs_2_Downs_52_d0 <= tmp_5_fu_5774_p2;
        elsif (((ap_const_logic_1 = ap_enable_reg_pp0_iter2) and (ap_block_pp0_stage0_flag00000000 = ap_const_boolean_0))) then 
            ShuffleConvs_2_Downs_52_d0 <= bias_V_q0;
        else 
            ShuffleConvs_2_Downs_52_d0 <= "XXXXXXXX";
        end if; 
    end process;

    ShuffleConvs_2_Downs_52_d1 <= ap_const_lv8_0;

    ShuffleConvs_2_Downs_52_we0_assign_proc : process(ap_block_pp0_stage0_flag00011001, co_cast_mid2_v_reg_8364, ap_enable_reg_pp0_iter2, ap_CS_fsm_state14)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state14) or ((ap_block_pp0_stage0_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter2) and (co_cast_mid2_v_reg_8364 = ap_const_lv7_30)))) then 
            ShuffleConvs_2_Downs_52_we0 <= ap_const_logic_1;
        else 
            ShuffleConvs_2_Downs_52_we0 <= ap_const_logic_0;
        end if; 
    end process;


    ShuffleConvs_2_Downs_52_we1_assign_proc : process(ap_block_pp1_stage0_flag00011001, ap_reg_pp1_iter2_co9_mid2_reg_9591, ap_enable_reg_pp1_iter3, tmp_99_fu_8334_p3)
    begin
        if (((ap_block_pp1_stage0_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp1_iter3) and (ap_const_lv1_1 = tmp_99_fu_8334_p3) and (ap_reg_pp1_iter2_co9_mid2_reg_9591 = ap_const_lv7_30))) then 
            ShuffleConvs_2_Downs_52_we1 <= ap_const_logic_1;
        else 
            ShuffleConvs_2_Downs_52_we1 <= ap_const_logic_0;
        end if; 
    end process;


    ShuffleConvs_2_Downs_53_address0_assign_proc : process(ap_enable_reg_pp0_iter2, ShuffleConvs_2_Downs_549_reg_9413, ap_enable_reg_pp1_iter2, ap_CS_fsm_state40, ap_CS_fsm_state41, ap_block_pp0_stage0_flag00000000, ap_block_pp1_stage0_flag00000000, tmp_183_cast_fu_5410_p1, tmp_234_cast_fu_8032_p1)
    begin
        if (((ap_const_logic_1 = ap_enable_reg_pp1_iter2) and (ap_block_pp1_stage0_flag00000000 = ap_const_boolean_0))) then 
            ShuffleConvs_2_Downs_53_address0 <= tmp_234_cast_fu_8032_p1(7 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_CS_fsm_state40) or (ap_const_logic_1 = ap_CS_fsm_state41))) then 
            ShuffleConvs_2_Downs_53_address0 <= ShuffleConvs_2_Downs_549_reg_9413;
        elsif (((ap_const_logic_1 = ap_enable_reg_pp0_iter2) and (ap_block_pp0_stage0_flag00000000 = ap_const_boolean_0))) then 
            ShuffleConvs_2_Downs_53_address0 <= tmp_183_cast_fu_5410_p1(7 - 1 downto 0);
        else 
            ShuffleConvs_2_Downs_53_address0 <= "XXXXXXX";
        end if; 
    end process;

    ShuffleConvs_2_Downs_53_address1 <= ShuffleConvs_2_Downs_666_reg_10156;

    ShuffleConvs_2_Downs_53_ce0_assign_proc : process(ap_block_pp0_stage0_flag00011001, ap_enable_reg_pp0_iter2, ap_block_pp1_stage0_flag00011001, ap_enable_reg_pp1_iter2, ap_CS_fsm_state40, ap_CS_fsm_state41)
    begin
        if ((((ap_block_pp0_stage0_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter2)) or ((ap_block_pp1_stage0_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp1_iter2)) or (ap_const_logic_1 = ap_CS_fsm_state40) or (ap_const_logic_1 = ap_CS_fsm_state41))) then 
            ShuffleConvs_2_Downs_53_ce0 <= ap_const_logic_1;
        else 
            ShuffleConvs_2_Downs_53_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    ShuffleConvs_2_Downs_53_ce1_assign_proc : process(ap_block_pp1_stage0_flag00011001, ap_enable_reg_pp1_iter3)
    begin
        if (((ap_block_pp1_stage0_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp1_iter3))) then 
            ShuffleConvs_2_Downs_53_ce1 <= ap_const_logic_1;
        else 
            ShuffleConvs_2_Downs_53_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    ShuffleConvs_2_Downs_53_d0_assign_proc : process(bias_V_q0, ap_enable_reg_pp0_iter2, ap_CS_fsm_state41, ap_block_pp0_stage0_flag00000000, tmp_36_10_fu_7881_p2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state41)) then 
            ShuffleConvs_2_Downs_53_d0 <= tmp_36_10_fu_7881_p2;
        elsif (((ap_const_logic_1 = ap_enable_reg_pp0_iter2) and (ap_block_pp0_stage0_flag00000000 = ap_const_boolean_0))) then 
            ShuffleConvs_2_Downs_53_d0 <= bias_V_q0;
        else 
            ShuffleConvs_2_Downs_53_d0 <= "XXXXXXXX";
        end if; 
    end process;

    ShuffleConvs_2_Downs_53_d1 <= ap_const_lv8_0;

    ShuffleConvs_2_Downs_53_we0_assign_proc : process(ap_block_pp0_stage0_flag00011001, co_cast_mid2_v_reg_8364, ap_enable_reg_pp0_iter2, ap_CS_fsm_state41)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state41) or ((ap_block_pp0_stage0_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter2) and (co_cast_mid2_v_reg_8364 = ap_const_lv7_2F)))) then 
            ShuffleConvs_2_Downs_53_we0 <= ap_const_logic_1;
        else 
            ShuffleConvs_2_Downs_53_we0 <= ap_const_logic_0;
        end if; 
    end process;


    ShuffleConvs_2_Downs_53_we1_assign_proc : process(ap_block_pp1_stage0_flag00011001, ap_reg_pp1_iter2_co9_mid2_reg_9591, ap_enable_reg_pp1_iter3, tmp_99_fu_8334_p3)
    begin
        if (((ap_block_pp1_stage0_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp1_iter3) and (ap_const_lv1_1 = tmp_99_fu_8334_p3) and (ap_reg_pp1_iter2_co9_mid2_reg_9591 = ap_const_lv7_2F))) then 
            ShuffleConvs_2_Downs_53_we1 <= ap_const_logic_1;
        else 
            ShuffleConvs_2_Downs_53_we1 <= ap_const_logic_0;
        end if; 
    end process;


    ShuffleConvs_2_Downs_54_address0_assign_proc : process(ap_enable_reg_pp0_iter2, ShuffleConvs_2_Downs_527_reg_9303, ap_enable_reg_pp1_iter2, ap_CS_fsm_state40, ap_CS_fsm_state41, ap_block_pp0_stage0_flag00000000, ap_block_pp1_stage0_flag00000000, tmp_183_cast_fu_5410_p1, tmp_234_cast_fu_8032_p1)
    begin
        if (((ap_const_logic_1 = ap_enable_reg_pp1_iter2) and (ap_block_pp1_stage0_flag00000000 = ap_const_boolean_0))) then 
            ShuffleConvs_2_Downs_54_address0 <= tmp_234_cast_fu_8032_p1(7 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_CS_fsm_state40) or (ap_const_logic_1 = ap_CS_fsm_state41))) then 
            ShuffleConvs_2_Downs_54_address0 <= ShuffleConvs_2_Downs_527_reg_9303;
        elsif (((ap_const_logic_1 = ap_enable_reg_pp0_iter2) and (ap_block_pp0_stage0_flag00000000 = ap_const_boolean_0))) then 
            ShuffleConvs_2_Downs_54_address0 <= tmp_183_cast_fu_5410_p1(7 - 1 downto 0);
        else 
            ShuffleConvs_2_Downs_54_address0 <= "XXXXXXX";
        end if; 
    end process;

    ShuffleConvs_2_Downs_54_address1 <= ShuffleConvs_2_Downs_581_reg_9646;

    ShuffleConvs_2_Downs_54_ce0_assign_proc : process(ap_block_pp0_stage0_flag00011001, ap_enable_reg_pp0_iter2, ap_block_pp1_stage0_flag00011001, ap_enable_reg_pp1_iter2, ap_CS_fsm_state40, ap_CS_fsm_state41)
    begin
        if ((((ap_block_pp0_stage0_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter2)) or ((ap_block_pp1_stage0_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp1_iter2)) or (ap_const_logic_1 = ap_CS_fsm_state40) or (ap_const_logic_1 = ap_CS_fsm_state41))) then 
            ShuffleConvs_2_Downs_54_ce0 <= ap_const_logic_1;
        else 
            ShuffleConvs_2_Downs_54_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    ShuffleConvs_2_Downs_54_ce1_assign_proc : process(ap_block_pp1_stage0_flag00011001, ap_enable_reg_pp1_iter3)
    begin
        if (((ap_block_pp1_stage0_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp1_iter3))) then 
            ShuffleConvs_2_Downs_54_ce1 <= ap_const_logic_1;
        else 
            ShuffleConvs_2_Downs_54_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    ShuffleConvs_2_Downs_54_d0_assign_proc : process(bias_V_q0, ap_enable_reg_pp0_iter2, ap_CS_fsm_state41, ap_block_pp0_stage0_flag00000000, tmp_36_s_fu_7851_p2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state41)) then 
            ShuffleConvs_2_Downs_54_d0 <= tmp_36_s_fu_7851_p2;
        elsif (((ap_const_logic_1 = ap_enable_reg_pp0_iter2) and (ap_block_pp0_stage0_flag00000000 = ap_const_boolean_0))) then 
            ShuffleConvs_2_Downs_54_d0 <= bias_V_q0;
        else 
            ShuffleConvs_2_Downs_54_d0 <= "XXXXXXXX";
        end if; 
    end process;

    ShuffleConvs_2_Downs_54_d1 <= ap_const_lv8_0;

    ShuffleConvs_2_Downs_54_we0_assign_proc : process(ap_block_pp0_stage0_flag00011001, co_cast_mid2_v_reg_8364, ap_enable_reg_pp0_iter2, ap_CS_fsm_state41)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state41) or ((ap_block_pp0_stage0_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter2) and (co_cast_mid2_v_reg_8364 = ap_const_lv7_2E)))) then 
            ShuffleConvs_2_Downs_54_we0 <= ap_const_logic_1;
        else 
            ShuffleConvs_2_Downs_54_we0 <= ap_const_logic_0;
        end if; 
    end process;


    ShuffleConvs_2_Downs_54_we1_assign_proc : process(ap_block_pp1_stage0_flag00011001, ap_reg_pp1_iter2_co9_mid2_reg_9591, ap_enable_reg_pp1_iter3, tmp_99_fu_8334_p3)
    begin
        if (((ap_block_pp1_stage0_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp1_iter3) and (ap_const_lv1_1 = tmp_99_fu_8334_p3) and (ap_reg_pp1_iter2_co9_mid2_reg_9591 = ap_const_lv7_2E))) then 
            ShuffleConvs_2_Downs_54_we1 <= ap_const_logic_1;
        else 
            ShuffleConvs_2_Downs_54_we1 <= ap_const_logic_0;
        end if; 
    end process;


    ShuffleConvs_2_Downs_55_address0_assign_proc : process(ap_enable_reg_pp0_iter2, ShuffleConvs_2_Downs_550_reg_9418, ap_enable_reg_pp1_iter2, ap_CS_fsm_state40, ap_CS_fsm_state41, ap_block_pp0_stage0_flag00000000, ap_block_pp1_stage0_flag00000000, tmp_183_cast_fu_5410_p1, tmp_234_cast_fu_8032_p1)
    begin
        if (((ap_const_logic_1 = ap_enable_reg_pp1_iter2) and (ap_block_pp1_stage0_flag00000000 = ap_const_boolean_0))) then 
            ShuffleConvs_2_Downs_55_address0 <= tmp_234_cast_fu_8032_p1(7 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_CS_fsm_state40) or (ap_const_logic_1 = ap_CS_fsm_state41))) then 
            ShuffleConvs_2_Downs_55_address0 <= ShuffleConvs_2_Downs_550_reg_9418;
        elsif (((ap_const_logic_1 = ap_enable_reg_pp0_iter2) and (ap_block_pp0_stage0_flag00000000 = ap_const_boolean_0))) then 
            ShuffleConvs_2_Downs_55_address0 <= tmp_183_cast_fu_5410_p1(7 - 1 downto 0);
        else 
            ShuffleConvs_2_Downs_55_address0 <= "XXXXXXX";
        end if; 
    end process;

    ShuffleConvs_2_Downs_55_address1 <= ShuffleConvs_2_Downs_669_reg_10174;

    ShuffleConvs_2_Downs_55_ce0_assign_proc : process(ap_block_pp0_stage0_flag00011001, ap_enable_reg_pp0_iter2, ap_block_pp1_stage0_flag00011001, ap_enable_reg_pp1_iter2, ap_CS_fsm_state40, ap_CS_fsm_state41)
    begin
        if ((((ap_block_pp0_stage0_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter2)) or ((ap_block_pp1_stage0_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp1_iter2)) or (ap_const_logic_1 = ap_CS_fsm_state40) or (ap_const_logic_1 = ap_CS_fsm_state41))) then 
            ShuffleConvs_2_Downs_55_ce0 <= ap_const_logic_1;
        else 
            ShuffleConvs_2_Downs_55_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    ShuffleConvs_2_Downs_55_ce1_assign_proc : process(ap_block_pp1_stage0_flag00011001, ap_enable_reg_pp1_iter3)
    begin
        if (((ap_block_pp1_stage0_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp1_iter3))) then 
            ShuffleConvs_2_Downs_55_ce1 <= ap_const_logic_1;
        else 
            ShuffleConvs_2_Downs_55_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    ShuffleConvs_2_Downs_55_d0_assign_proc : process(bias_V_q0, ap_enable_reg_pp0_iter2, ap_CS_fsm_state41, ap_block_pp0_stage0_flag00000000, tmp_36_9_fu_7821_p2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state41)) then 
            ShuffleConvs_2_Downs_55_d0 <= tmp_36_9_fu_7821_p2;
        elsif (((ap_const_logic_1 = ap_enable_reg_pp0_iter2) and (ap_block_pp0_stage0_flag00000000 = ap_const_boolean_0))) then 
            ShuffleConvs_2_Downs_55_d0 <= bias_V_q0;
        else 
            ShuffleConvs_2_Downs_55_d0 <= "XXXXXXXX";
        end if; 
    end process;

    ShuffleConvs_2_Downs_55_d1 <= ap_const_lv8_0;

    ShuffleConvs_2_Downs_55_we0_assign_proc : process(ap_block_pp0_stage0_flag00011001, co_cast_mid2_v_reg_8364, ap_enable_reg_pp0_iter2, ap_CS_fsm_state41)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state41) or ((ap_block_pp0_stage0_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter2) and (co_cast_mid2_v_reg_8364 = ap_const_lv7_2D)))) then 
            ShuffleConvs_2_Downs_55_we0 <= ap_const_logic_1;
        else 
            ShuffleConvs_2_Downs_55_we0 <= ap_const_logic_0;
        end if; 
    end process;


    ShuffleConvs_2_Downs_55_we1_assign_proc : process(ap_block_pp1_stage0_flag00011001, ap_reg_pp1_iter2_co9_mid2_reg_9591, ap_enable_reg_pp1_iter3, tmp_99_fu_8334_p3)
    begin
        if (((ap_block_pp1_stage0_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp1_iter3) and (ap_const_lv1_1 = tmp_99_fu_8334_p3) and (ap_reg_pp1_iter2_co9_mid2_reg_9591 = ap_const_lv7_2D))) then 
            ShuffleConvs_2_Downs_55_we1 <= ap_const_logic_1;
        else 
            ShuffleConvs_2_Downs_55_we1 <= ap_const_logic_0;
        end if; 
    end process;


    ShuffleConvs_2_Downs_56_address0_assign_proc : process(ap_enable_reg_pp0_iter2, ShuffleConvs_2_Downs_548_reg_9408, ap_enable_reg_pp1_iter2, ap_CS_fsm_state40, ap_CS_fsm_state41, ap_block_pp0_stage0_flag00000000, ap_block_pp1_stage0_flag00000000, tmp_183_cast_fu_5410_p1, tmp_234_cast_fu_8032_p1)
    begin
        if (((ap_const_logic_1 = ap_enable_reg_pp1_iter2) and (ap_block_pp1_stage0_flag00000000 = ap_const_boolean_0))) then 
            ShuffleConvs_2_Downs_56_address0 <= tmp_234_cast_fu_8032_p1(7 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_CS_fsm_state40) or (ap_const_logic_1 = ap_CS_fsm_state41))) then 
            ShuffleConvs_2_Downs_56_address0 <= ShuffleConvs_2_Downs_548_reg_9408;
        elsif (((ap_const_logic_1 = ap_enable_reg_pp0_iter2) and (ap_block_pp0_stage0_flag00000000 = ap_const_boolean_0))) then 
            ShuffleConvs_2_Downs_56_address0 <= tmp_183_cast_fu_5410_p1(7 - 1 downto 0);
        else 
            ShuffleConvs_2_Downs_56_address0 <= "XXXXXXX";
        end if; 
    end process;

    ShuffleConvs_2_Downs_56_address1 <= ShuffleConvs_2_Downs_665_reg_10150;

    ShuffleConvs_2_Downs_56_ce0_assign_proc : process(ap_block_pp0_stage0_flag00011001, ap_enable_reg_pp0_iter2, ap_block_pp1_stage0_flag00011001, ap_enable_reg_pp1_iter2, ap_CS_fsm_state40, ap_CS_fsm_state41)
    begin
        if ((((ap_block_pp0_stage0_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter2)) or ((ap_block_pp1_stage0_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp1_iter2)) or (ap_const_logic_1 = ap_CS_fsm_state40) or (ap_const_logic_1 = ap_CS_fsm_state41))) then 
            ShuffleConvs_2_Downs_56_ce0 <= ap_const_logic_1;
        else 
            ShuffleConvs_2_Downs_56_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    ShuffleConvs_2_Downs_56_ce1_assign_proc : process(ap_block_pp1_stage0_flag00011001, ap_enable_reg_pp1_iter3)
    begin
        if (((ap_block_pp1_stage0_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp1_iter3))) then 
            ShuffleConvs_2_Downs_56_ce1 <= ap_const_logic_1;
        else 
            ShuffleConvs_2_Downs_56_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    ShuffleConvs_2_Downs_56_d0_assign_proc : process(bias_V_q0, ap_enable_reg_pp0_iter2, ap_CS_fsm_state41, ap_block_pp0_stage0_flag00000000, tmp_36_8_fu_7791_p2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state41)) then 
            ShuffleConvs_2_Downs_56_d0 <= tmp_36_8_fu_7791_p2;
        elsif (((ap_const_logic_1 = ap_enable_reg_pp0_iter2) and (ap_block_pp0_stage0_flag00000000 = ap_const_boolean_0))) then 
            ShuffleConvs_2_Downs_56_d0 <= bias_V_q0;
        else 
            ShuffleConvs_2_Downs_56_d0 <= "XXXXXXXX";
        end if; 
    end process;

    ShuffleConvs_2_Downs_56_d1 <= ap_const_lv8_0;

    ShuffleConvs_2_Downs_56_we0_assign_proc : process(ap_block_pp0_stage0_flag00011001, co_cast_mid2_v_reg_8364, ap_enable_reg_pp0_iter2, ap_CS_fsm_state41)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state41) or ((ap_block_pp0_stage0_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter2) and (co_cast_mid2_v_reg_8364 = ap_const_lv7_2C)))) then 
            ShuffleConvs_2_Downs_56_we0 <= ap_const_logic_1;
        else 
            ShuffleConvs_2_Downs_56_we0 <= ap_const_logic_0;
        end if; 
    end process;


    ShuffleConvs_2_Downs_56_we1_assign_proc : process(ap_block_pp1_stage0_flag00011001, ap_reg_pp1_iter2_co9_mid2_reg_9591, ap_enable_reg_pp1_iter3, tmp_99_fu_8334_p3)
    begin
        if (((ap_block_pp1_stage0_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp1_iter3) and (ap_const_lv1_1 = tmp_99_fu_8334_p3) and (ap_reg_pp1_iter2_co9_mid2_reg_9591 = ap_const_lv7_2C))) then 
            ShuffleConvs_2_Downs_56_we1 <= ap_const_logic_1;
        else 
            ShuffleConvs_2_Downs_56_we1 <= ap_const_logic_0;
        end if; 
    end process;


    ShuffleConvs_2_Downs_57_address0_assign_proc : process(ap_enable_reg_pp0_iter2, ShuffleConvs_2_Downs_531_reg_9323, ap_enable_reg_pp1_iter2, ap_CS_fsm_state40, ap_CS_fsm_state41, ap_block_pp0_stage0_flag00000000, ap_block_pp1_stage0_flag00000000, tmp_183_cast_fu_5410_p1, tmp_234_cast_fu_8032_p1)
    begin
        if (((ap_const_logic_1 = ap_enable_reg_pp1_iter2) and (ap_block_pp1_stage0_flag00000000 = ap_const_boolean_0))) then 
            ShuffleConvs_2_Downs_57_address0 <= tmp_234_cast_fu_8032_p1(7 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_CS_fsm_state40) or (ap_const_logic_1 = ap_CS_fsm_state41))) then 
            ShuffleConvs_2_Downs_57_address0 <= ShuffleConvs_2_Downs_531_reg_9323;
        elsif (((ap_const_logic_1 = ap_enable_reg_pp0_iter2) and (ap_block_pp0_stage0_flag00000000 = ap_const_boolean_0))) then 
            ShuffleConvs_2_Downs_57_address0 <= tmp_183_cast_fu_5410_p1(7 - 1 downto 0);
        else 
            ShuffleConvs_2_Downs_57_address0 <= "XXXXXXX";
        end if; 
    end process;

    ShuffleConvs_2_Downs_57_address1 <= ShuffleConvs_2_Downs_601_reg_9766;

    ShuffleConvs_2_Downs_57_ce0_assign_proc : process(ap_block_pp0_stage0_flag00011001, ap_enable_reg_pp0_iter2, ap_block_pp1_stage0_flag00011001, ap_enable_reg_pp1_iter2, ap_CS_fsm_state40, ap_CS_fsm_state41)
    begin
        if ((((ap_block_pp0_stage0_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter2)) or ((ap_block_pp1_stage0_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp1_iter2)) or (ap_const_logic_1 = ap_CS_fsm_state40) or (ap_const_logic_1 = ap_CS_fsm_state41))) then 
            ShuffleConvs_2_Downs_57_ce0 <= ap_const_logic_1;
        else 
            ShuffleConvs_2_Downs_57_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    ShuffleConvs_2_Downs_57_ce1_assign_proc : process(ap_block_pp1_stage0_flag00011001, ap_enable_reg_pp1_iter3)
    begin
        if (((ap_block_pp1_stage0_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp1_iter3))) then 
            ShuffleConvs_2_Downs_57_ce1 <= ap_const_logic_1;
        else 
            ShuffleConvs_2_Downs_57_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    ShuffleConvs_2_Downs_57_d0_assign_proc : process(bias_V_q0, ap_enable_reg_pp0_iter2, ap_CS_fsm_state41, ap_block_pp0_stage0_flag00000000, tmp_36_7_fu_7761_p2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state41)) then 
            ShuffleConvs_2_Downs_57_d0 <= tmp_36_7_fu_7761_p2;
        elsif (((ap_const_logic_1 = ap_enable_reg_pp0_iter2) and (ap_block_pp0_stage0_flag00000000 = ap_const_boolean_0))) then 
            ShuffleConvs_2_Downs_57_d0 <= bias_V_q0;
        else 
            ShuffleConvs_2_Downs_57_d0 <= "XXXXXXXX";
        end if; 
    end process;

    ShuffleConvs_2_Downs_57_d1 <= ap_const_lv8_0;

    ShuffleConvs_2_Downs_57_we0_assign_proc : process(ap_block_pp0_stage0_flag00011001, co_cast_mid2_v_reg_8364, ap_enable_reg_pp0_iter2, ap_CS_fsm_state41)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state41) or ((ap_block_pp0_stage0_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter2) and (co_cast_mid2_v_reg_8364 = ap_const_lv7_2B)))) then 
            ShuffleConvs_2_Downs_57_we0 <= ap_const_logic_1;
        else 
            ShuffleConvs_2_Downs_57_we0 <= ap_const_logic_0;
        end if; 
    end process;


    ShuffleConvs_2_Downs_57_we1_assign_proc : process(ap_block_pp1_stage0_flag00011001, ap_reg_pp1_iter2_co9_mid2_reg_9591, ap_enable_reg_pp1_iter3, tmp_99_fu_8334_p3)
    begin
        if (((ap_block_pp1_stage0_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp1_iter3) and (ap_const_lv1_1 = tmp_99_fu_8334_p3) and (ap_reg_pp1_iter2_co9_mid2_reg_9591 = ap_const_lv7_2B))) then 
            ShuffleConvs_2_Downs_57_we1 <= ap_const_logic_1;
        else 
            ShuffleConvs_2_Downs_57_we1 <= ap_const_logic_0;
        end if; 
    end process;


    ShuffleConvs_2_Downs_58_address0_assign_proc : process(ap_enable_reg_pp0_iter2, ShuffleConvs_2_Downs_547_reg_9403, ap_enable_reg_pp1_iter2, ap_CS_fsm_state40, ap_CS_fsm_state41, ap_block_pp0_stage0_flag00000000, ap_block_pp1_stage0_flag00000000, tmp_183_cast_fu_5410_p1, tmp_234_cast_fu_8032_p1)
    begin
        if (((ap_const_logic_1 = ap_enable_reg_pp1_iter2) and (ap_block_pp1_stage0_flag00000000 = ap_const_boolean_0))) then 
            ShuffleConvs_2_Downs_58_address0 <= tmp_234_cast_fu_8032_p1(7 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_CS_fsm_state40) or (ap_const_logic_1 = ap_CS_fsm_state41))) then 
            ShuffleConvs_2_Downs_58_address0 <= ShuffleConvs_2_Downs_547_reg_9403;
        elsif (((ap_const_logic_1 = ap_enable_reg_pp0_iter2) and (ap_block_pp0_stage0_flag00000000 = ap_const_boolean_0))) then 
            ShuffleConvs_2_Downs_58_address0 <= tmp_183_cast_fu_5410_p1(7 - 1 downto 0);
        else 
            ShuffleConvs_2_Downs_58_address0 <= "XXXXXXX";
        end if; 
    end process;

    ShuffleConvs_2_Downs_58_address1 <= ShuffleConvs_2_Downs_664_reg_10144;

    ShuffleConvs_2_Downs_58_ce0_assign_proc : process(ap_block_pp0_stage0_flag00011001, ap_enable_reg_pp0_iter2, ap_block_pp1_stage0_flag00011001, ap_enable_reg_pp1_iter2, ap_CS_fsm_state40, ap_CS_fsm_state41)
    begin
        if ((((ap_block_pp0_stage0_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter2)) or ((ap_block_pp1_stage0_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp1_iter2)) or (ap_const_logic_1 = ap_CS_fsm_state40) or (ap_const_logic_1 = ap_CS_fsm_state41))) then 
            ShuffleConvs_2_Downs_58_ce0 <= ap_const_logic_1;
        else 
            ShuffleConvs_2_Downs_58_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    ShuffleConvs_2_Downs_58_ce1_assign_proc : process(ap_block_pp1_stage0_flag00011001, ap_enable_reg_pp1_iter3)
    begin
        if (((ap_block_pp1_stage0_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp1_iter3))) then 
            ShuffleConvs_2_Downs_58_ce1 <= ap_const_logic_1;
        else 
            ShuffleConvs_2_Downs_58_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    ShuffleConvs_2_Downs_58_d0_assign_proc : process(bias_V_q0, ap_enable_reg_pp0_iter2, ap_CS_fsm_state41, ap_block_pp0_stage0_flag00000000, tmp_36_6_fu_7731_p2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state41)) then 
            ShuffleConvs_2_Downs_58_d0 <= tmp_36_6_fu_7731_p2;
        elsif (((ap_const_logic_1 = ap_enable_reg_pp0_iter2) and (ap_block_pp0_stage0_flag00000000 = ap_const_boolean_0))) then 
            ShuffleConvs_2_Downs_58_d0 <= bias_V_q0;
        else 
            ShuffleConvs_2_Downs_58_d0 <= "XXXXXXXX";
        end if; 
    end process;

    ShuffleConvs_2_Downs_58_d1 <= ap_const_lv8_0;

    ShuffleConvs_2_Downs_58_we0_assign_proc : process(ap_block_pp0_stage0_flag00011001, co_cast_mid2_v_reg_8364, ap_enable_reg_pp0_iter2, ap_CS_fsm_state41)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state41) or ((ap_block_pp0_stage0_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter2) and (co_cast_mid2_v_reg_8364 = ap_const_lv7_2A)))) then 
            ShuffleConvs_2_Downs_58_we0 <= ap_const_logic_1;
        else 
            ShuffleConvs_2_Downs_58_we0 <= ap_const_logic_0;
        end if; 
    end process;


    ShuffleConvs_2_Downs_58_we1_assign_proc : process(ap_block_pp1_stage0_flag00011001, ap_reg_pp1_iter2_co9_mid2_reg_9591, ap_enable_reg_pp1_iter3, tmp_99_fu_8334_p3)
    begin
        if (((ap_block_pp1_stage0_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp1_iter3) and (ap_const_lv1_1 = tmp_99_fu_8334_p3) and (ap_reg_pp1_iter2_co9_mid2_reg_9591 = ap_const_lv7_2A))) then 
            ShuffleConvs_2_Downs_58_we1 <= ap_const_logic_1;
        else 
            ShuffleConvs_2_Downs_58_we1 <= ap_const_logic_0;
        end if; 
    end process;


    ShuffleConvs_2_Downs_59_address0_assign_proc : process(ap_enable_reg_pp0_iter2, ShuffleConvs_2_Downs_541_reg_9373, ap_enable_reg_pp1_iter2, ap_CS_fsm_state40, ap_CS_fsm_state41, ap_block_pp0_stage0_flag00000000, ap_block_pp1_stage0_flag00000000, tmp_183_cast_fu_5410_p1, tmp_234_cast_fu_8032_p1)
    begin
        if (((ap_const_logic_1 = ap_enable_reg_pp1_iter2) and (ap_block_pp1_stage0_flag00000000 = ap_const_boolean_0))) then 
            ShuffleConvs_2_Downs_59_address0 <= tmp_234_cast_fu_8032_p1(7 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_CS_fsm_state40) or (ap_const_logic_1 = ap_CS_fsm_state41))) then 
            ShuffleConvs_2_Downs_59_address0 <= ShuffleConvs_2_Downs_541_reg_9373;
        elsif (((ap_const_logic_1 = ap_enable_reg_pp0_iter2) and (ap_block_pp0_stage0_flag00000000 = ap_const_boolean_0))) then 
            ShuffleConvs_2_Downs_59_address0 <= tmp_183_cast_fu_5410_p1(7 - 1 downto 0);
        else 
            ShuffleConvs_2_Downs_59_address0 <= "XXXXXXX";
        end if; 
    end process;

    ShuffleConvs_2_Downs_59_address1 <= ShuffleConvs_2_Downs_654_reg_10084;

    ShuffleConvs_2_Downs_59_ce0_assign_proc : process(ap_block_pp0_stage0_flag00011001, ap_enable_reg_pp0_iter2, ap_block_pp1_stage0_flag00011001, ap_enable_reg_pp1_iter2, ap_CS_fsm_state40, ap_CS_fsm_state41)
    begin
        if ((((ap_block_pp0_stage0_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter2)) or ((ap_block_pp1_stage0_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp1_iter2)) or (ap_const_logic_1 = ap_CS_fsm_state40) or (ap_const_logic_1 = ap_CS_fsm_state41))) then 
            ShuffleConvs_2_Downs_59_ce0 <= ap_const_logic_1;
        else 
            ShuffleConvs_2_Downs_59_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    ShuffleConvs_2_Downs_59_ce1_assign_proc : process(ap_block_pp1_stage0_flag00011001, ap_enable_reg_pp1_iter3)
    begin
        if (((ap_block_pp1_stage0_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp1_iter3))) then 
            ShuffleConvs_2_Downs_59_ce1 <= ap_const_logic_1;
        else 
            ShuffleConvs_2_Downs_59_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    ShuffleConvs_2_Downs_59_d0_assign_proc : process(bias_V_q0, ap_enable_reg_pp0_iter2, ap_CS_fsm_state41, ap_block_pp0_stage0_flag00000000, tmp_36_5_fu_7701_p2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state41)) then 
            ShuffleConvs_2_Downs_59_d0 <= tmp_36_5_fu_7701_p2;
        elsif (((ap_const_logic_1 = ap_enable_reg_pp0_iter2) and (ap_block_pp0_stage0_flag00000000 = ap_const_boolean_0))) then 
            ShuffleConvs_2_Downs_59_d0 <= bias_V_q0;
        else 
            ShuffleConvs_2_Downs_59_d0 <= "XXXXXXXX";
        end if; 
    end process;

    ShuffleConvs_2_Downs_59_d1 <= ap_const_lv8_0;

    ShuffleConvs_2_Downs_59_we0_assign_proc : process(ap_block_pp0_stage0_flag00011001, co_cast_mid2_v_reg_8364, ap_enable_reg_pp0_iter2, ap_CS_fsm_state41)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state41) or ((ap_block_pp0_stage0_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter2) and (co_cast_mid2_v_reg_8364 = ap_const_lv7_29)))) then 
            ShuffleConvs_2_Downs_59_we0 <= ap_const_logic_1;
        else 
            ShuffleConvs_2_Downs_59_we0 <= ap_const_logic_0;
        end if; 
    end process;


    ShuffleConvs_2_Downs_59_we1_assign_proc : process(ap_block_pp1_stage0_flag00011001, ap_reg_pp1_iter2_co9_mid2_reg_9591, ap_enable_reg_pp1_iter3, tmp_99_fu_8334_p3)
    begin
        if (((ap_block_pp1_stage0_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp1_iter3) and (ap_const_lv1_1 = tmp_99_fu_8334_p3) and (ap_reg_pp1_iter2_co9_mid2_reg_9591 = ap_const_lv7_29))) then 
            ShuffleConvs_2_Downs_59_we1 <= ap_const_logic_1;
        else 
            ShuffleConvs_2_Downs_59_we1 <= ap_const_logic_0;
        end if; 
    end process;


    ShuffleConvs_2_Downs_5_address0_assign_proc : process(ap_enable_reg_pp0_iter2, ShuffleConvs_2_Downs_540_reg_9368, ap_enable_reg_pp1_iter2, ap_CS_fsm_state40, ap_CS_fsm_state41, ap_block_pp0_stage0_flag00000000, ap_block_pp1_stage0_flag00000000, tmp_183_cast_fu_5410_p1, tmp_234_cast_fu_8032_p1)
    begin
        if (((ap_const_logic_1 = ap_enable_reg_pp1_iter2) and (ap_block_pp1_stage0_flag00000000 = ap_const_boolean_0))) then 
            ShuffleConvs_2_Downs_5_address0 <= tmp_234_cast_fu_8032_p1(7 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_CS_fsm_state40) or (ap_const_logic_1 = ap_CS_fsm_state41))) then 
            ShuffleConvs_2_Downs_5_address0 <= ShuffleConvs_2_Downs_540_reg_9368;
        elsif (((ap_const_logic_1 = ap_enable_reg_pp0_iter2) and (ap_block_pp0_stage0_flag00000000 = ap_const_boolean_0))) then 
            ShuffleConvs_2_Downs_5_address0 <= tmp_183_cast_fu_5410_p1(7 - 1 downto 0);
        else 
            ShuffleConvs_2_Downs_5_address0 <= "XXXXXXX";
        end if; 
    end process;

    ShuffleConvs_2_Downs_5_address1 <= ShuffleConvs_2_Downs_647_reg_10042;

    ShuffleConvs_2_Downs_5_ce0_assign_proc : process(ap_block_pp0_stage0_flag00011001, ap_enable_reg_pp0_iter2, ap_block_pp1_stage0_flag00011001, ap_enable_reg_pp1_iter2, ap_CS_fsm_state40, ap_CS_fsm_state41)
    begin
        if ((((ap_block_pp0_stage0_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter2)) or ((ap_block_pp1_stage0_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp1_iter2)) or (ap_const_logic_1 = ap_CS_fsm_state40) or (ap_const_logic_1 = ap_CS_fsm_state41))) then 
            ShuffleConvs_2_Downs_5_ce0 <= ap_const_logic_1;
        else 
            ShuffleConvs_2_Downs_5_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    ShuffleConvs_2_Downs_5_ce1_assign_proc : process(ap_block_pp1_stage0_flag00011001, ap_enable_reg_pp1_iter3)
    begin
        if (((ap_block_pp1_stage0_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp1_iter3))) then 
            ShuffleConvs_2_Downs_5_ce1 <= ap_const_logic_1;
        else 
            ShuffleConvs_2_Downs_5_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    ShuffleConvs_2_Downs_5_d0_assign_proc : process(bias_V_q0, ap_enable_reg_pp0_iter2, ap_CS_fsm_state41, ap_block_pp0_stage0_flag00000000, tmp_38_6_fu_7742_p2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state41)) then 
            ShuffleConvs_2_Downs_5_d0 <= tmp_38_6_fu_7742_p2;
        elsif (((ap_const_logic_1 = ap_enable_reg_pp0_iter2) and (ap_block_pp0_stage0_flag00000000 = ap_const_boolean_0))) then 
            ShuffleConvs_2_Downs_5_d0 <= bias_V_q0;
        else 
            ShuffleConvs_2_Downs_5_d0 <= "XXXXXXXX";
        end if; 
    end process;

    ShuffleConvs_2_Downs_5_d1 <= ap_const_lv8_0;

    ShuffleConvs_2_Downs_5_we0_assign_proc : process(ap_block_pp0_stage0_flag00011001, co_cast_mid2_v_reg_8364, ap_enable_reg_pp0_iter2, ap_CS_fsm_state41)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state41) or ((ap_block_pp0_stage0_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter2) and (co_cast_mid2_v_reg_8364 = ap_const_lv7_5A)))) then 
            ShuffleConvs_2_Downs_5_we0 <= ap_const_logic_1;
        else 
            ShuffleConvs_2_Downs_5_we0 <= ap_const_logic_0;
        end if; 
    end process;


    ShuffleConvs_2_Downs_5_we1_assign_proc : process(ap_block_pp1_stage0_flag00011001, ap_reg_pp1_iter2_co9_mid2_reg_9591, ap_enable_reg_pp1_iter3, tmp_99_fu_8334_p3)
    begin
        if (((ap_block_pp1_stage0_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp1_iter3) and (ap_const_lv1_1 = tmp_99_fu_8334_p3) and (ap_reg_pp1_iter2_co9_mid2_reg_9591 = ap_const_lv7_5A))) then 
            ShuffleConvs_2_Downs_5_we1 <= ap_const_logic_1;
        else 
            ShuffleConvs_2_Downs_5_we1 <= ap_const_logic_0;
        end if; 
    end process;


    ShuffleConvs_2_Downs_60_address0_assign_proc : process(ap_enable_reg_pp0_iter2, ShuffleConvs_2_Downs_528_reg_9308, ap_enable_reg_pp1_iter2, ap_CS_fsm_state40, ap_CS_fsm_state41, ap_block_pp0_stage0_flag00000000, ap_block_pp1_stage0_flag00000000, tmp_183_cast_fu_5410_p1, tmp_234_cast_fu_8032_p1)
    begin
        if (((ap_const_logic_1 = ap_enable_reg_pp1_iter2) and (ap_block_pp1_stage0_flag00000000 = ap_const_boolean_0))) then 
            ShuffleConvs_2_Downs_60_address0 <= tmp_234_cast_fu_8032_p1(7 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_CS_fsm_state40) or (ap_const_logic_1 = ap_CS_fsm_state41))) then 
            ShuffleConvs_2_Downs_60_address0 <= ShuffleConvs_2_Downs_528_reg_9308;
        elsif (((ap_const_logic_1 = ap_enable_reg_pp0_iter2) and (ap_block_pp0_stage0_flag00000000 = ap_const_boolean_0))) then 
            ShuffleConvs_2_Downs_60_address0 <= tmp_183_cast_fu_5410_p1(7 - 1 downto 0);
        else 
            ShuffleConvs_2_Downs_60_address0 <= "XXXXXXX";
        end if; 
    end process;

    ShuffleConvs_2_Downs_60_address1 <= ShuffleConvs_2_Downs_584_reg_9664;

    ShuffleConvs_2_Downs_60_ce0_assign_proc : process(ap_block_pp0_stage0_flag00011001, ap_enable_reg_pp0_iter2, ap_block_pp1_stage0_flag00011001, ap_enable_reg_pp1_iter2, ap_CS_fsm_state40, ap_CS_fsm_state41)
    begin
        if ((((ap_block_pp0_stage0_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter2)) or ((ap_block_pp1_stage0_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp1_iter2)) or (ap_const_logic_1 = ap_CS_fsm_state40) or (ap_const_logic_1 = ap_CS_fsm_state41))) then 
            ShuffleConvs_2_Downs_60_ce0 <= ap_const_logic_1;
        else 
            ShuffleConvs_2_Downs_60_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    ShuffleConvs_2_Downs_60_ce1_assign_proc : process(ap_block_pp1_stage0_flag00011001, ap_enable_reg_pp1_iter3)
    begin
        if (((ap_block_pp1_stage0_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp1_iter3))) then 
            ShuffleConvs_2_Downs_60_ce1 <= ap_const_logic_1;
        else 
            ShuffleConvs_2_Downs_60_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    ShuffleConvs_2_Downs_60_d0_assign_proc : process(bias_V_q0, ap_enable_reg_pp0_iter2, ap_CS_fsm_state41, ap_block_pp0_stage0_flag00000000, tmp_36_4_fu_7671_p2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state41)) then 
            ShuffleConvs_2_Downs_60_d0 <= tmp_36_4_fu_7671_p2;
        elsif (((ap_const_logic_1 = ap_enable_reg_pp0_iter2) and (ap_block_pp0_stage0_flag00000000 = ap_const_boolean_0))) then 
            ShuffleConvs_2_Downs_60_d0 <= bias_V_q0;
        else 
            ShuffleConvs_2_Downs_60_d0 <= "XXXXXXXX";
        end if; 
    end process;

    ShuffleConvs_2_Downs_60_d1 <= ap_const_lv8_0;

    ShuffleConvs_2_Downs_60_we0_assign_proc : process(ap_block_pp0_stage0_flag00011001, co_cast_mid2_v_reg_8364, ap_enable_reg_pp0_iter2, ap_CS_fsm_state41)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state41) or ((ap_block_pp0_stage0_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter2) and (co_cast_mid2_v_reg_8364 = ap_const_lv7_28)))) then 
            ShuffleConvs_2_Downs_60_we0 <= ap_const_logic_1;
        else 
            ShuffleConvs_2_Downs_60_we0 <= ap_const_logic_0;
        end if; 
    end process;


    ShuffleConvs_2_Downs_60_we1_assign_proc : process(ap_block_pp1_stage0_flag00011001, ap_reg_pp1_iter2_co9_mid2_reg_9591, ap_enable_reg_pp1_iter3, tmp_99_fu_8334_p3)
    begin
        if (((ap_block_pp1_stage0_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp1_iter3) and (ap_const_lv1_1 = tmp_99_fu_8334_p3) and (ap_reg_pp1_iter2_co9_mid2_reg_9591 = ap_const_lv7_28))) then 
            ShuffleConvs_2_Downs_60_we1 <= ap_const_logic_1;
        else 
            ShuffleConvs_2_Downs_60_we1 <= ap_const_logic_0;
        end if; 
    end process;


    ShuffleConvs_2_Downs_61_address0_assign_proc : process(ap_enable_reg_pp0_iter2, ShuffleConvs_2_Downs_393_reg_8470, ap_enable_reg_pp1_iter2, ap_CS_fsm_state13, ap_CS_fsm_state14, ap_block_pp0_stage0_flag00000000, ap_block_pp1_stage0_flag00000000, tmp_183_cast_fu_5410_p1, tmp_234_cast_fu_8032_p1)
    begin
        if (((ap_const_logic_1 = ap_enable_reg_pp1_iter2) and (ap_block_pp1_stage0_flag00000000 = ap_const_boolean_0))) then 
            ShuffleConvs_2_Downs_61_address0 <= tmp_234_cast_fu_8032_p1(7 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_CS_fsm_state13) or (ap_const_logic_1 = ap_CS_fsm_state14))) then 
            ShuffleConvs_2_Downs_61_address0 <= ShuffleConvs_2_Downs_393_reg_8470;
        elsif (((ap_const_logic_1 = ap_enable_reg_pp0_iter2) and (ap_block_pp0_stage0_flag00000000 = ap_const_boolean_0))) then 
            ShuffleConvs_2_Downs_61_address0 <= tmp_183_cast_fu_5410_p1(7 - 1 downto 0);
        else 
            ShuffleConvs_2_Downs_61_address0 <= "XXXXXXX";
        end if; 
    end process;

    ShuffleConvs_2_Downs_61_address1 <= ShuffleConvs_2_Downs_594_reg_9724;

    ShuffleConvs_2_Downs_61_ce0_assign_proc : process(ap_block_pp0_stage0_flag00011001, ap_enable_reg_pp0_iter2, ap_block_pp1_stage0_flag00011001, ap_enable_reg_pp1_iter2, ap_CS_fsm_state13, ap_CS_fsm_state14)
    begin
        if ((((ap_block_pp0_stage0_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter2)) or ((ap_block_pp1_stage0_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp1_iter2)) or (ap_const_logic_1 = ap_CS_fsm_state13) or (ap_const_logic_1 = ap_CS_fsm_state14))) then 
            ShuffleConvs_2_Downs_61_ce0 <= ap_const_logic_1;
        else 
            ShuffleConvs_2_Downs_61_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    ShuffleConvs_2_Downs_61_ce1_assign_proc : process(ap_block_pp1_stage0_flag00011001, ap_enable_reg_pp1_iter3)
    begin
        if (((ap_block_pp1_stage0_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp1_iter3))) then 
            ShuffleConvs_2_Downs_61_ce1 <= ap_const_logic_1;
        else 
            ShuffleConvs_2_Downs_61_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    ShuffleConvs_2_Downs_61_d0_assign_proc : process(bias_V_q0, ap_enable_reg_pp0_iter2, ap_CS_fsm_state14, ap_block_pp0_stage0_flag00000000, tmp_20_4_fu_5883_p2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            ShuffleConvs_2_Downs_61_d0 <= tmp_20_4_fu_5883_p2;
        elsif (((ap_const_logic_1 = ap_enable_reg_pp0_iter2) and (ap_block_pp0_stage0_flag00000000 = ap_const_boolean_0))) then 
            ShuffleConvs_2_Downs_61_d0 <= bias_V_q0;
        else 
            ShuffleConvs_2_Downs_61_d0 <= "XXXXXXXX";
        end if; 
    end process;

    ShuffleConvs_2_Downs_61_d1 <= ap_const_lv8_0;

    ShuffleConvs_2_Downs_61_we0_assign_proc : process(ap_block_pp0_stage0_flag00011001, co_cast_mid2_v_reg_8364, ap_enable_reg_pp0_iter2, ap_CS_fsm_state14)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state14) or ((ap_block_pp0_stage0_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter2) and (co_cast_mid2_v_reg_8364 = ap_const_lv7_4)))) then 
            ShuffleConvs_2_Downs_61_we0 <= ap_const_logic_1;
        else 
            ShuffleConvs_2_Downs_61_we0 <= ap_const_logic_0;
        end if; 
    end process;


    ShuffleConvs_2_Downs_61_we1_assign_proc : process(ap_block_pp1_stage0_flag00011001, ap_reg_pp1_iter2_co9_mid2_reg_9591, ap_enable_reg_pp1_iter3, tmp_99_fu_8334_p3)
    begin
        if (((ap_block_pp1_stage0_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp1_iter3) and (ap_const_lv1_1 = tmp_99_fu_8334_p3) and (ap_reg_pp1_iter2_co9_mid2_reg_9591 = ap_const_lv7_4))) then 
            ShuffleConvs_2_Downs_61_we1 <= ap_const_logic_1;
        else 
            ShuffleConvs_2_Downs_61_we1 <= ap_const_logic_0;
        end if; 
    end process;


    ShuffleConvs_2_Downs_62_address0_assign_proc : process(ap_enable_reg_pp0_iter2, ShuffleConvs_2_Downs_542_reg_9378, ap_enable_reg_pp1_iter2, ap_CS_fsm_state40, ap_CS_fsm_state41, ap_block_pp0_stage0_flag00000000, ap_block_pp1_stage0_flag00000000, tmp_183_cast_fu_5410_p1, tmp_234_cast_fu_8032_p1)
    begin
        if (((ap_const_logic_1 = ap_enable_reg_pp1_iter2) and (ap_block_pp1_stage0_flag00000000 = ap_const_boolean_0))) then 
            ShuffleConvs_2_Downs_62_address0 <= tmp_234_cast_fu_8032_p1(7 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_CS_fsm_state40) or (ap_const_logic_1 = ap_CS_fsm_state41))) then 
            ShuffleConvs_2_Downs_62_address0 <= ShuffleConvs_2_Downs_542_reg_9378;
        elsif (((ap_const_logic_1 = ap_enable_reg_pp0_iter2) and (ap_block_pp0_stage0_flag00000000 = ap_const_boolean_0))) then 
            ShuffleConvs_2_Downs_62_address0 <= tmp_183_cast_fu_5410_p1(7 - 1 downto 0);
        else 
            ShuffleConvs_2_Downs_62_address0 <= "XXXXXXX";
        end if; 
    end process;

    ShuffleConvs_2_Downs_62_address1 <= ShuffleConvs_2_Downs_655_reg_10090;

    ShuffleConvs_2_Downs_62_ce0_assign_proc : process(ap_block_pp0_stage0_flag00011001, ap_enable_reg_pp0_iter2, ap_block_pp1_stage0_flag00011001, ap_enable_reg_pp1_iter2, ap_CS_fsm_state40, ap_CS_fsm_state41)
    begin
        if ((((ap_block_pp0_stage0_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter2)) or ((ap_block_pp1_stage0_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp1_iter2)) or (ap_const_logic_1 = ap_CS_fsm_state40) or (ap_const_logic_1 = ap_CS_fsm_state41))) then 
            ShuffleConvs_2_Downs_62_ce0 <= ap_const_logic_1;
        else 
            ShuffleConvs_2_Downs_62_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    ShuffleConvs_2_Downs_62_ce1_assign_proc : process(ap_block_pp1_stage0_flag00011001, ap_enable_reg_pp1_iter3)
    begin
        if (((ap_block_pp1_stage0_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp1_iter3))) then 
            ShuffleConvs_2_Downs_62_ce1 <= ap_const_logic_1;
        else 
            ShuffleConvs_2_Downs_62_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    ShuffleConvs_2_Downs_62_d0_assign_proc : process(bias_V_q0, ap_enable_reg_pp0_iter2, ap_CS_fsm_state41, ap_block_pp0_stage0_flag00000000, tmp_36_3_fu_7641_p2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state41)) then 
            ShuffleConvs_2_Downs_62_d0 <= tmp_36_3_fu_7641_p2;
        elsif (((ap_const_logic_1 = ap_enable_reg_pp0_iter2) and (ap_block_pp0_stage0_flag00000000 = ap_const_boolean_0))) then 
            ShuffleConvs_2_Downs_62_d0 <= bias_V_q0;
        else 
            ShuffleConvs_2_Downs_62_d0 <= "XXXXXXXX";
        end if; 
    end process;

    ShuffleConvs_2_Downs_62_d1 <= ap_const_lv8_0;

    ShuffleConvs_2_Downs_62_we0_assign_proc : process(ap_block_pp0_stage0_flag00011001, co_cast_mid2_v_reg_8364, ap_enable_reg_pp0_iter2, ap_CS_fsm_state41)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state41) or ((ap_block_pp0_stage0_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter2) and (co_cast_mid2_v_reg_8364 = ap_const_lv7_27)))) then 
            ShuffleConvs_2_Downs_62_we0 <= ap_const_logic_1;
        else 
            ShuffleConvs_2_Downs_62_we0 <= ap_const_logic_0;
        end if; 
    end process;


    ShuffleConvs_2_Downs_62_we1_assign_proc : process(ap_block_pp1_stage0_flag00011001, ap_reg_pp1_iter2_co9_mid2_reg_9591, ap_enable_reg_pp1_iter3, tmp_99_fu_8334_p3)
    begin
        if (((ap_block_pp1_stage0_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp1_iter3) and (ap_const_lv1_1 = tmp_99_fu_8334_p3) and (ap_reg_pp1_iter2_co9_mid2_reg_9591 = ap_const_lv7_27))) then 
            ShuffleConvs_2_Downs_62_we1 <= ap_const_logic_1;
        else 
            ShuffleConvs_2_Downs_62_we1 <= ap_const_logic_0;
        end if; 
    end process;


    ShuffleConvs_2_Downs_63_address0_assign_proc : process(ap_enable_reg_pp0_iter2, ShuffleConvs_2_Downs_546_reg_9398, ap_enable_reg_pp1_iter2, ap_CS_fsm_state40, ap_CS_fsm_state41, ap_block_pp0_stage0_flag00000000, ap_block_pp1_stage0_flag00000000, tmp_183_cast_fu_5410_p1, tmp_234_cast_fu_8032_p1)
    begin
        if (((ap_const_logic_1 = ap_enable_reg_pp1_iter2) and (ap_block_pp1_stage0_flag00000000 = ap_const_boolean_0))) then 
            ShuffleConvs_2_Downs_63_address0 <= tmp_234_cast_fu_8032_p1(7 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_CS_fsm_state40) or (ap_const_logic_1 = ap_CS_fsm_state41))) then 
            ShuffleConvs_2_Downs_63_address0 <= ShuffleConvs_2_Downs_546_reg_9398;
        elsif (((ap_const_logic_1 = ap_enable_reg_pp0_iter2) and (ap_block_pp0_stage0_flag00000000 = ap_const_boolean_0))) then 
            ShuffleConvs_2_Downs_63_address0 <= tmp_183_cast_fu_5410_p1(7 - 1 downto 0);
        else 
            ShuffleConvs_2_Downs_63_address0 <= "XXXXXXX";
        end if; 
    end process;

    ShuffleConvs_2_Downs_63_address1 <= ShuffleConvs_2_Downs_663_reg_10138;

    ShuffleConvs_2_Downs_63_ce0_assign_proc : process(ap_block_pp0_stage0_flag00011001, ap_enable_reg_pp0_iter2, ap_block_pp1_stage0_flag00011001, ap_enable_reg_pp1_iter2, ap_CS_fsm_state40, ap_CS_fsm_state41)
    begin
        if ((((ap_block_pp0_stage0_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter2)) or ((ap_block_pp1_stage0_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp1_iter2)) or (ap_const_logic_1 = ap_CS_fsm_state40) or (ap_const_logic_1 = ap_CS_fsm_state41))) then 
            ShuffleConvs_2_Downs_63_ce0 <= ap_const_logic_1;
        else 
            ShuffleConvs_2_Downs_63_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    ShuffleConvs_2_Downs_63_ce1_assign_proc : process(ap_block_pp1_stage0_flag00011001, ap_enable_reg_pp1_iter3)
    begin
        if (((ap_block_pp1_stage0_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp1_iter3))) then 
            ShuffleConvs_2_Downs_63_ce1 <= ap_const_logic_1;
        else 
            ShuffleConvs_2_Downs_63_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    ShuffleConvs_2_Downs_63_d0_assign_proc : process(bias_V_q0, ap_enable_reg_pp0_iter2, ap_CS_fsm_state41, ap_block_pp0_stage0_flag00000000, tmp_36_2_fu_7611_p2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state41)) then 
            ShuffleConvs_2_Downs_63_d0 <= tmp_36_2_fu_7611_p2;
        elsif (((ap_const_logic_1 = ap_enable_reg_pp0_iter2) and (ap_block_pp0_stage0_flag00000000 = ap_const_boolean_0))) then 
            ShuffleConvs_2_Downs_63_d0 <= bias_V_q0;
        else 
            ShuffleConvs_2_Downs_63_d0 <= "XXXXXXXX";
        end if; 
    end process;

    ShuffleConvs_2_Downs_63_d1 <= ap_const_lv8_0;

    ShuffleConvs_2_Downs_63_we0_assign_proc : process(ap_block_pp0_stage0_flag00011001, co_cast_mid2_v_reg_8364, ap_enable_reg_pp0_iter2, ap_CS_fsm_state41)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state41) or ((ap_block_pp0_stage0_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter2) and (co_cast_mid2_v_reg_8364 = ap_const_lv7_26)))) then 
            ShuffleConvs_2_Downs_63_we0 <= ap_const_logic_1;
        else 
            ShuffleConvs_2_Downs_63_we0 <= ap_const_logic_0;
        end if; 
    end process;


    ShuffleConvs_2_Downs_63_we1_assign_proc : process(ap_block_pp1_stage0_flag00011001, ap_reg_pp1_iter2_co9_mid2_reg_9591, ap_enable_reg_pp1_iter3, tmp_99_fu_8334_p3)
    begin
        if (((ap_block_pp1_stage0_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp1_iter3) and (ap_const_lv1_1 = tmp_99_fu_8334_p3) and (ap_reg_pp1_iter2_co9_mid2_reg_9591 = ap_const_lv7_26))) then 
            ShuffleConvs_2_Downs_63_we1 <= ap_const_logic_1;
        else 
            ShuffleConvs_2_Downs_63_we1 <= ap_const_logic_0;
        end if; 
    end process;


    ShuffleConvs_2_Downs_64_address0_assign_proc : process(ap_enable_reg_pp0_iter2, ShuffleConvs_2_Downs_529_reg_9313, ap_enable_reg_pp1_iter2, ap_CS_fsm_state40, ap_CS_fsm_state41, ap_block_pp0_stage0_flag00000000, ap_block_pp1_stage0_flag00000000, tmp_183_cast_fu_5410_p1, tmp_234_cast_fu_8032_p1)
    begin
        if (((ap_const_logic_1 = ap_enable_reg_pp1_iter2) and (ap_block_pp1_stage0_flag00000000 = ap_const_boolean_0))) then 
            ShuffleConvs_2_Downs_64_address0 <= tmp_234_cast_fu_8032_p1(7 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_CS_fsm_state40) or (ap_const_logic_1 = ap_CS_fsm_state41))) then 
            ShuffleConvs_2_Downs_64_address0 <= ShuffleConvs_2_Downs_529_reg_9313;
        elsif (((ap_const_logic_1 = ap_enable_reg_pp0_iter2) and (ap_block_pp0_stage0_flag00000000 = ap_const_boolean_0))) then 
            ShuffleConvs_2_Downs_64_address0 <= tmp_183_cast_fu_5410_p1(7 - 1 downto 0);
        else 
            ShuffleConvs_2_Downs_64_address0 <= "XXXXXXX";
        end if; 
    end process;

    ShuffleConvs_2_Downs_64_address1 <= ShuffleConvs_2_Downs_599_reg_9754;

    ShuffleConvs_2_Downs_64_ce0_assign_proc : process(ap_block_pp0_stage0_flag00011001, ap_enable_reg_pp0_iter2, ap_block_pp1_stage0_flag00011001, ap_enable_reg_pp1_iter2, ap_CS_fsm_state40, ap_CS_fsm_state41)
    begin
        if ((((ap_block_pp0_stage0_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter2)) or ((ap_block_pp1_stage0_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp1_iter2)) or (ap_const_logic_1 = ap_CS_fsm_state40) or (ap_const_logic_1 = ap_CS_fsm_state41))) then 
            ShuffleConvs_2_Downs_64_ce0 <= ap_const_logic_1;
        else 
            ShuffleConvs_2_Downs_64_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    ShuffleConvs_2_Downs_64_ce1_assign_proc : process(ap_block_pp1_stage0_flag00011001, ap_enable_reg_pp1_iter3)
    begin
        if (((ap_block_pp1_stage0_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp1_iter3))) then 
            ShuffleConvs_2_Downs_64_ce1 <= ap_const_logic_1;
        else 
            ShuffleConvs_2_Downs_64_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    ShuffleConvs_2_Downs_64_d0_assign_proc : process(bias_V_q0, ap_enable_reg_pp0_iter2, ap_CS_fsm_state41, ap_block_pp0_stage0_flag00000000, tmp_36_1_fu_7581_p2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state41)) then 
            ShuffleConvs_2_Downs_64_d0 <= tmp_36_1_fu_7581_p2;
        elsif (((ap_const_logic_1 = ap_enable_reg_pp0_iter2) and (ap_block_pp0_stage0_flag00000000 = ap_const_boolean_0))) then 
            ShuffleConvs_2_Downs_64_d0 <= bias_V_q0;
        else 
            ShuffleConvs_2_Downs_64_d0 <= "XXXXXXXX";
        end if; 
    end process;

    ShuffleConvs_2_Downs_64_d1 <= ap_const_lv8_0;

    ShuffleConvs_2_Downs_64_we0_assign_proc : process(ap_block_pp0_stage0_flag00011001, co_cast_mid2_v_reg_8364, ap_enable_reg_pp0_iter2, ap_CS_fsm_state41)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state41) or ((ap_block_pp0_stage0_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter2) and (co_cast_mid2_v_reg_8364 = ap_const_lv7_25)))) then 
            ShuffleConvs_2_Downs_64_we0 <= ap_const_logic_1;
        else 
            ShuffleConvs_2_Downs_64_we0 <= ap_const_logic_0;
        end if; 
    end process;


    ShuffleConvs_2_Downs_64_we1_assign_proc : process(ap_block_pp1_stage0_flag00011001, ap_reg_pp1_iter2_co9_mid2_reg_9591, ap_enable_reg_pp1_iter3, tmp_99_fu_8334_p3)
    begin
        if (((ap_block_pp1_stage0_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp1_iter3) and (ap_const_lv1_1 = tmp_99_fu_8334_p3) and (ap_reg_pp1_iter2_co9_mid2_reg_9591 = ap_const_lv7_25))) then 
            ShuffleConvs_2_Downs_64_we1 <= ap_const_logic_1;
        else 
            ShuffleConvs_2_Downs_64_we1 <= ap_const_logic_0;
        end if; 
    end process;


    ShuffleConvs_2_Downs_65_address0_assign_proc : process(ap_enable_reg_pp0_iter2, ShuffleConvs_2_Downs_530_reg_9318, ap_enable_reg_pp1_iter2, ap_CS_fsm_state40, ap_CS_fsm_state41, ap_block_pp0_stage0_flag00000000, ap_block_pp1_stage0_flag00000000, tmp_183_cast_fu_5410_p1, tmp_234_cast_fu_8032_p1)
    begin
        if (((ap_const_logic_1 = ap_enable_reg_pp1_iter2) and (ap_block_pp1_stage0_flag00000000 = ap_const_boolean_0))) then 
            ShuffleConvs_2_Downs_65_address0 <= tmp_234_cast_fu_8032_p1(7 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_CS_fsm_state40) or (ap_const_logic_1 = ap_CS_fsm_state41))) then 
            ShuffleConvs_2_Downs_65_address0 <= ShuffleConvs_2_Downs_530_reg_9318;
        elsif (((ap_const_logic_1 = ap_enable_reg_pp0_iter2) and (ap_block_pp0_stage0_flag00000000 = ap_const_boolean_0))) then 
            ShuffleConvs_2_Downs_65_address0 <= tmp_183_cast_fu_5410_p1(7 - 1 downto 0);
        else 
            ShuffleConvs_2_Downs_65_address0 <= "XXXXXXX";
        end if; 
    end process;

    ShuffleConvs_2_Downs_65_address1 <= ShuffleConvs_2_Downs_600_reg_9760;

    ShuffleConvs_2_Downs_65_ce0_assign_proc : process(ap_block_pp0_stage0_flag00011001, ap_enable_reg_pp0_iter2, ap_block_pp1_stage0_flag00011001, ap_enable_reg_pp1_iter2, ap_CS_fsm_state40, ap_CS_fsm_state41)
    begin
        if ((((ap_block_pp0_stage0_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter2)) or ((ap_block_pp1_stage0_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp1_iter2)) or (ap_const_logic_1 = ap_CS_fsm_state40) or (ap_const_logic_1 = ap_CS_fsm_state41))) then 
            ShuffleConvs_2_Downs_65_ce0 <= ap_const_logic_1;
        else 
            ShuffleConvs_2_Downs_65_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    ShuffleConvs_2_Downs_65_ce1_assign_proc : process(ap_block_pp1_stage0_flag00011001, ap_enable_reg_pp1_iter3)
    begin
        if (((ap_block_pp1_stage0_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp1_iter3))) then 
            ShuffleConvs_2_Downs_65_ce1 <= ap_const_logic_1;
        else 
            ShuffleConvs_2_Downs_65_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    ShuffleConvs_2_Downs_65_d0_assign_proc : process(bias_V_q0, ap_enable_reg_pp0_iter2, ap_CS_fsm_state41, ap_block_pp0_stage0_flag00000000, tmp_16_fu_7551_p2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state41)) then 
            ShuffleConvs_2_Downs_65_d0 <= tmp_16_fu_7551_p2;
        elsif (((ap_const_logic_1 = ap_enable_reg_pp0_iter2) and (ap_block_pp0_stage0_flag00000000 = ap_const_boolean_0))) then 
            ShuffleConvs_2_Downs_65_d0 <= bias_V_q0;
        else 
            ShuffleConvs_2_Downs_65_d0 <= "XXXXXXXX";
        end if; 
    end process;

    ShuffleConvs_2_Downs_65_d1 <= ap_const_lv8_0;

    ShuffleConvs_2_Downs_65_we0_assign_proc : process(ap_block_pp0_stage0_flag00011001, co_cast_mid2_v_reg_8364, ap_enable_reg_pp0_iter2, ap_CS_fsm_state41)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state41) or ((ap_block_pp0_stage0_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter2) and (co_cast_mid2_v_reg_8364 = ap_const_lv7_24)))) then 
            ShuffleConvs_2_Downs_65_we0 <= ap_const_logic_1;
        else 
            ShuffleConvs_2_Downs_65_we0 <= ap_const_logic_0;
        end if; 
    end process;


    ShuffleConvs_2_Downs_65_we1_assign_proc : process(ap_block_pp1_stage0_flag00011001, ap_reg_pp1_iter2_co9_mid2_reg_9591, ap_enable_reg_pp1_iter3, tmp_99_fu_8334_p3)
    begin
        if (((ap_block_pp1_stage0_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp1_iter3) and (ap_const_lv1_1 = tmp_99_fu_8334_p3) and (ap_reg_pp1_iter2_co9_mid2_reg_9591 = ap_const_lv7_24))) then 
            ShuffleConvs_2_Downs_65_we1 <= ap_const_logic_1;
        else 
            ShuffleConvs_2_Downs_65_we1 <= ap_const_logic_0;
        end if; 
    end process;


    ShuffleConvs_2_Downs_66_address0_assign_proc : process(ap_enable_reg_pp0_iter2, ShuffleConvs_2_Downs_502_reg_9123, ap_enable_reg_pp1_iter2, ap_CS_fsm_state31, ap_CS_fsm_state32, ap_block_pp0_stage0_flag00000000, ap_block_pp1_stage0_flag00000000, tmp_183_cast_fu_5410_p1, tmp_234_cast_fu_8032_p1)
    begin
        if (((ap_const_logic_1 = ap_enable_reg_pp1_iter2) and (ap_block_pp1_stage0_flag00000000 = ap_const_boolean_0))) then 
            ShuffleConvs_2_Downs_66_address0 <= tmp_234_cast_fu_8032_p1(7 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_CS_fsm_state31) or (ap_const_logic_1 = ap_CS_fsm_state32))) then 
            ShuffleConvs_2_Downs_66_address0 <= ShuffleConvs_2_Downs_502_reg_9123;
        elsif (((ap_const_logic_1 = ap_enable_reg_pp0_iter2) and (ap_block_pp0_stage0_flag00000000 = ap_const_boolean_0))) then 
            ShuffleConvs_2_Downs_66_address0 <= tmp_183_cast_fu_5410_p1(7 - 1 downto 0);
        else 
            ShuffleConvs_2_Downs_66_address0 <= "XXXXXXX";
        end if; 
    end process;

    ShuffleConvs_2_Downs_66_address1 <= ShuffleConvs_2_Downs_662_reg_10132;

    ShuffleConvs_2_Downs_66_ce0_assign_proc : process(ap_block_pp0_stage0_flag00011001, ap_enable_reg_pp0_iter2, ap_block_pp1_stage0_flag00011001, ap_enable_reg_pp1_iter2, ap_CS_fsm_state31, ap_CS_fsm_state32)
    begin
        if ((((ap_block_pp0_stage0_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter2)) or ((ap_block_pp1_stage0_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp1_iter2)) or (ap_const_logic_1 = ap_CS_fsm_state31) or (ap_const_logic_1 = ap_CS_fsm_state32))) then 
            ShuffleConvs_2_Downs_66_ce0 <= ap_const_logic_1;
        else 
            ShuffleConvs_2_Downs_66_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    ShuffleConvs_2_Downs_66_ce1_assign_proc : process(ap_block_pp1_stage0_flag00011001, ap_enable_reg_pp1_iter3)
    begin
        if (((ap_block_pp1_stage0_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp1_iter3))) then 
            ShuffleConvs_2_Downs_66_ce1 <= ap_const_logic_1;
        else 
            ShuffleConvs_2_Downs_66_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    ShuffleConvs_2_Downs_66_d0_assign_proc : process(bias_V_q0, ap_enable_reg_pp0_iter2, ap_CS_fsm_state32, ap_block_pp0_stage0_flag00000000, tmp_30_10_fu_7285_p2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state32)) then 
            ShuffleConvs_2_Downs_66_d0 <= tmp_30_10_fu_7285_p2;
        elsif (((ap_const_logic_1 = ap_enable_reg_pp0_iter2) and (ap_block_pp0_stage0_flag00000000 = ap_const_boolean_0))) then 
            ShuffleConvs_2_Downs_66_d0 <= bias_V_q0;
        else 
            ShuffleConvs_2_Downs_66_d0 <= "XXXXXXXX";
        end if; 
    end process;

    ShuffleConvs_2_Downs_66_d1 <= ap_const_lv8_0;

    ShuffleConvs_2_Downs_66_we0_assign_proc : process(ap_block_pp0_stage0_flag00011001, co_cast_mid2_v_reg_8364, ap_enable_reg_pp0_iter2, ap_CS_fsm_state32)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state32) or ((ap_block_pp0_stage0_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter2) and (co_cast_mid2_v_reg_8364 = ap_const_lv7_23)))) then 
            ShuffleConvs_2_Downs_66_we0 <= ap_const_logic_1;
        else 
            ShuffleConvs_2_Downs_66_we0 <= ap_const_logic_0;
        end if; 
    end process;


    ShuffleConvs_2_Downs_66_we1_assign_proc : process(ap_block_pp1_stage0_flag00011001, ap_reg_pp1_iter2_co9_mid2_reg_9591, ap_enable_reg_pp1_iter3, tmp_99_fu_8334_p3)
    begin
        if (((ap_block_pp1_stage0_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp1_iter3) and (ap_const_lv1_1 = tmp_99_fu_8334_p3) and (ap_reg_pp1_iter2_co9_mid2_reg_9591 = ap_const_lv7_23))) then 
            ShuffleConvs_2_Downs_66_we1 <= ap_const_logic_1;
        else 
            ShuffleConvs_2_Downs_66_we1 <= ap_const_logic_0;
        end if; 
    end process;


    ShuffleConvs_2_Downs_67_address0_assign_proc : process(ap_enable_reg_pp0_iter2, ShuffleConvs_2_Downs_484_reg_9033, ap_enable_reg_pp1_iter2, ap_CS_fsm_state31, ap_CS_fsm_state32, ap_block_pp0_stage0_flag00000000, ap_block_pp1_stage0_flag00000000, tmp_183_cast_fu_5410_p1, tmp_234_cast_fu_8032_p1)
    begin
        if (((ap_const_logic_1 = ap_enable_reg_pp1_iter2) and (ap_block_pp1_stage0_flag00000000 = ap_const_boolean_0))) then 
            ShuffleConvs_2_Downs_67_address0 <= tmp_234_cast_fu_8032_p1(7 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_CS_fsm_state31) or (ap_const_logic_1 = ap_CS_fsm_state32))) then 
            ShuffleConvs_2_Downs_67_address0 <= ShuffleConvs_2_Downs_484_reg_9033;
        elsif (((ap_const_logic_1 = ap_enable_reg_pp0_iter2) and (ap_block_pp0_stage0_flag00000000 = ap_const_boolean_0))) then 
            ShuffleConvs_2_Downs_67_address0 <= tmp_183_cast_fu_5410_p1(7 - 1 downto 0);
        else 
            ShuffleConvs_2_Downs_67_address0 <= "XXXXXXX";
        end if; 
    end process;

    ShuffleConvs_2_Downs_67_address1 <= ShuffleConvs_2_Downs_603_reg_9778;

    ShuffleConvs_2_Downs_67_ce0_assign_proc : process(ap_block_pp0_stage0_flag00011001, ap_enable_reg_pp0_iter2, ap_block_pp1_stage0_flag00011001, ap_enable_reg_pp1_iter2, ap_CS_fsm_state31, ap_CS_fsm_state32)
    begin
        if ((((ap_block_pp0_stage0_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter2)) or ((ap_block_pp1_stage0_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp1_iter2)) or (ap_const_logic_1 = ap_CS_fsm_state31) or (ap_const_logic_1 = ap_CS_fsm_state32))) then 
            ShuffleConvs_2_Downs_67_ce0 <= ap_const_logic_1;
        else 
            ShuffleConvs_2_Downs_67_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    ShuffleConvs_2_Downs_67_ce1_assign_proc : process(ap_block_pp1_stage0_flag00011001, ap_enable_reg_pp1_iter3)
    begin
        if (((ap_block_pp1_stage0_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp1_iter3))) then 
            ShuffleConvs_2_Downs_67_ce1 <= ap_const_logic_1;
        else 
            ShuffleConvs_2_Downs_67_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    ShuffleConvs_2_Downs_67_d0_assign_proc : process(bias_V_q0, ap_enable_reg_pp0_iter2, ap_CS_fsm_state32, ap_block_pp0_stage0_flag00000000, tmp_30_s_fu_7255_p2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state32)) then 
            ShuffleConvs_2_Downs_67_d0 <= tmp_30_s_fu_7255_p2;
        elsif (((ap_const_logic_1 = ap_enable_reg_pp0_iter2) and (ap_block_pp0_stage0_flag00000000 = ap_const_boolean_0))) then 
            ShuffleConvs_2_Downs_67_d0 <= bias_V_q0;
        else 
            ShuffleConvs_2_Downs_67_d0 <= "XXXXXXXX";
        end if; 
    end process;

    ShuffleConvs_2_Downs_67_d1 <= ap_const_lv8_0;

    ShuffleConvs_2_Downs_67_we0_assign_proc : process(ap_block_pp0_stage0_flag00011001, co_cast_mid2_v_reg_8364, ap_enable_reg_pp0_iter2, ap_CS_fsm_state32)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state32) or ((ap_block_pp0_stage0_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter2) and (co_cast_mid2_v_reg_8364 = ap_const_lv7_22)))) then 
            ShuffleConvs_2_Downs_67_we0 <= ap_const_logic_1;
        else 
            ShuffleConvs_2_Downs_67_we0 <= ap_const_logic_0;
        end if; 
    end process;


    ShuffleConvs_2_Downs_67_we1_assign_proc : process(ap_block_pp1_stage0_flag00011001, ap_reg_pp1_iter2_co9_mid2_reg_9591, ap_enable_reg_pp1_iter3, tmp_99_fu_8334_p3)
    begin
        if (((ap_block_pp1_stage0_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp1_iter3) and (ap_const_lv1_1 = tmp_99_fu_8334_p3) and (ap_reg_pp1_iter2_co9_mid2_reg_9591 = ap_const_lv7_22))) then 
            ShuffleConvs_2_Downs_67_we1 <= ap_const_logic_1;
        else 
            ShuffleConvs_2_Downs_67_we1 <= ap_const_logic_0;
        end if; 
    end process;


    ShuffleConvs_2_Downs_68_address0_assign_proc : process(ap_enable_reg_pp0_iter2, ShuffleConvs_2_Downs_501_reg_9118, ap_enable_reg_pp1_iter2, ap_CS_fsm_state31, ap_CS_fsm_state32, ap_block_pp0_stage0_flag00000000, ap_block_pp1_stage0_flag00000000, tmp_183_cast_fu_5410_p1, tmp_234_cast_fu_8032_p1)
    begin
        if (((ap_const_logic_1 = ap_enable_reg_pp1_iter2) and (ap_block_pp1_stage0_flag00000000 = ap_const_boolean_0))) then 
            ShuffleConvs_2_Downs_68_address0 <= tmp_234_cast_fu_8032_p1(7 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_CS_fsm_state31) or (ap_const_logic_1 = ap_CS_fsm_state32))) then 
            ShuffleConvs_2_Downs_68_address0 <= ShuffleConvs_2_Downs_501_reg_9118;
        elsif (((ap_const_logic_1 = ap_enable_reg_pp0_iter2) and (ap_block_pp0_stage0_flag00000000 = ap_const_boolean_0))) then 
            ShuffleConvs_2_Downs_68_address0 <= tmp_183_cast_fu_5410_p1(7 - 1 downto 0);
        else 
            ShuffleConvs_2_Downs_68_address0 <= "XXXXXXX";
        end if; 
    end process;

    ShuffleConvs_2_Downs_68_address1 <= ShuffleConvs_2_Downs_661_reg_10126;

    ShuffleConvs_2_Downs_68_ce0_assign_proc : process(ap_block_pp0_stage0_flag00011001, ap_enable_reg_pp0_iter2, ap_block_pp1_stage0_flag00011001, ap_enable_reg_pp1_iter2, ap_CS_fsm_state31, ap_CS_fsm_state32)
    begin
        if ((((ap_block_pp0_stage0_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter2)) or ((ap_block_pp1_stage0_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp1_iter2)) or (ap_const_logic_1 = ap_CS_fsm_state31) or (ap_const_logic_1 = ap_CS_fsm_state32))) then 
            ShuffleConvs_2_Downs_68_ce0 <= ap_const_logic_1;
        else 
            ShuffleConvs_2_Downs_68_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    ShuffleConvs_2_Downs_68_ce1_assign_proc : process(ap_block_pp1_stage0_flag00011001, ap_enable_reg_pp1_iter3)
    begin
        if (((ap_block_pp1_stage0_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp1_iter3))) then 
            ShuffleConvs_2_Downs_68_ce1 <= ap_const_logic_1;
        else 
            ShuffleConvs_2_Downs_68_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    ShuffleConvs_2_Downs_68_d0_assign_proc : process(bias_V_q0, ap_enable_reg_pp0_iter2, ap_CS_fsm_state32, ap_block_pp0_stage0_flag00000000, tmp_30_9_fu_7225_p2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state32)) then 
            ShuffleConvs_2_Downs_68_d0 <= tmp_30_9_fu_7225_p2;
        elsif (((ap_const_logic_1 = ap_enable_reg_pp0_iter2) and (ap_block_pp0_stage0_flag00000000 = ap_const_boolean_0))) then 
            ShuffleConvs_2_Downs_68_d0 <= bias_V_q0;
        else 
            ShuffleConvs_2_Downs_68_d0 <= "XXXXXXXX";
        end if; 
    end process;

    ShuffleConvs_2_Downs_68_d1 <= ap_const_lv8_0;

    ShuffleConvs_2_Downs_68_we0_assign_proc : process(ap_block_pp0_stage0_flag00011001, co_cast_mid2_v_reg_8364, ap_enable_reg_pp0_iter2, ap_CS_fsm_state32)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state32) or ((ap_block_pp0_stage0_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter2) and (co_cast_mid2_v_reg_8364 = ap_const_lv7_21)))) then 
            ShuffleConvs_2_Downs_68_we0 <= ap_const_logic_1;
        else 
            ShuffleConvs_2_Downs_68_we0 <= ap_const_logic_0;
        end if; 
    end process;


    ShuffleConvs_2_Downs_68_we1_assign_proc : process(ap_block_pp1_stage0_flag00011001, ap_reg_pp1_iter2_co9_mid2_reg_9591, ap_enable_reg_pp1_iter3, tmp_99_fu_8334_p3)
    begin
        if (((ap_block_pp1_stage0_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp1_iter3) and (ap_const_lv1_1 = tmp_99_fu_8334_p3) and (ap_reg_pp1_iter2_co9_mid2_reg_9591 = ap_const_lv7_21))) then 
            ShuffleConvs_2_Downs_68_we1 <= ap_const_logic_1;
        else 
            ShuffleConvs_2_Downs_68_we1 <= ap_const_logic_0;
        end if; 
    end process;


    ShuffleConvs_2_Downs_69_address0_assign_proc : process(ap_enable_reg_pp0_iter2, ShuffleConvs_2_Downs_499_reg_9108, ap_enable_reg_pp1_iter2, ap_CS_fsm_state31, ap_CS_fsm_state32, ap_block_pp0_stage0_flag00000000, ap_block_pp1_stage0_flag00000000, tmp_183_cast_fu_5410_p1, tmp_234_cast_fu_8032_p1)
    begin
        if (((ap_const_logic_1 = ap_enable_reg_pp1_iter2) and (ap_block_pp1_stage0_flag00000000 = ap_const_boolean_0))) then 
            ShuffleConvs_2_Downs_69_address0 <= tmp_234_cast_fu_8032_p1(7 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_CS_fsm_state31) or (ap_const_logic_1 = ap_CS_fsm_state32))) then 
            ShuffleConvs_2_Downs_69_address0 <= ShuffleConvs_2_Downs_499_reg_9108;
        elsif (((ap_const_logic_1 = ap_enable_reg_pp0_iter2) and (ap_block_pp0_stage0_flag00000000 = ap_const_boolean_0))) then 
            ShuffleConvs_2_Downs_69_address0 <= tmp_183_cast_fu_5410_p1(7 - 1 downto 0);
        else 
            ShuffleConvs_2_Downs_69_address0 <= "XXXXXXX";
        end if; 
    end process;

    ShuffleConvs_2_Downs_69_address1 <= ShuffleConvs_2_Downs_652_reg_10072;

    ShuffleConvs_2_Downs_69_ce0_assign_proc : process(ap_block_pp0_stage0_flag00011001, ap_enable_reg_pp0_iter2, ap_block_pp1_stage0_flag00011001, ap_enable_reg_pp1_iter2, ap_CS_fsm_state31, ap_CS_fsm_state32)
    begin
        if ((((ap_block_pp0_stage0_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter2)) or ((ap_block_pp1_stage0_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp1_iter2)) or (ap_const_logic_1 = ap_CS_fsm_state31) or (ap_const_logic_1 = ap_CS_fsm_state32))) then 
            ShuffleConvs_2_Downs_69_ce0 <= ap_const_logic_1;
        else 
            ShuffleConvs_2_Downs_69_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    ShuffleConvs_2_Downs_69_ce1_assign_proc : process(ap_block_pp1_stage0_flag00011001, ap_enable_reg_pp1_iter3)
    begin
        if (((ap_block_pp1_stage0_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp1_iter3))) then 
            ShuffleConvs_2_Downs_69_ce1 <= ap_const_logic_1;
        else 
            ShuffleConvs_2_Downs_69_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    ShuffleConvs_2_Downs_69_d0_assign_proc : process(bias_V_q0, ap_enable_reg_pp0_iter2, ap_CS_fsm_state32, ap_block_pp0_stage0_flag00000000, tmp_30_8_fu_7195_p2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state32)) then 
            ShuffleConvs_2_Downs_69_d0 <= tmp_30_8_fu_7195_p2;
        elsif (((ap_const_logic_1 = ap_enable_reg_pp0_iter2) and (ap_block_pp0_stage0_flag00000000 = ap_const_boolean_0))) then 
            ShuffleConvs_2_Downs_69_d0 <= bias_V_q0;
        else 
            ShuffleConvs_2_Downs_69_d0 <= "XXXXXXXX";
        end if; 
    end process;

    ShuffleConvs_2_Downs_69_d1 <= ap_const_lv8_0;

    ShuffleConvs_2_Downs_69_we0_assign_proc : process(ap_block_pp0_stage0_flag00011001, co_cast_mid2_v_reg_8364, ap_enable_reg_pp0_iter2, ap_CS_fsm_state32)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state32) or ((ap_block_pp0_stage0_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter2) and (co_cast_mid2_v_reg_8364 = ap_const_lv7_20)))) then 
            ShuffleConvs_2_Downs_69_we0 <= ap_const_logic_1;
        else 
            ShuffleConvs_2_Downs_69_we0 <= ap_const_logic_0;
        end if; 
    end process;


    ShuffleConvs_2_Downs_69_we1_assign_proc : process(ap_block_pp1_stage0_flag00011001, ap_reg_pp1_iter2_co9_mid2_reg_9591, ap_enable_reg_pp1_iter3, tmp_99_fu_8334_p3)
    begin
        if (((ap_block_pp1_stage0_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp1_iter3) and (ap_const_lv1_1 = tmp_99_fu_8334_p3) and (ap_reg_pp1_iter2_co9_mid2_reg_9591 = ap_const_lv7_20))) then 
            ShuffleConvs_2_Downs_69_we1 <= ap_const_logic_1;
        else 
            ShuffleConvs_2_Downs_69_we1 <= ap_const_logic_0;
        end if; 
    end process;


    ShuffleConvs_2_Downs_6_address0_assign_proc : process(ap_enable_reg_pp0_iter2, ShuffleConvs_2_Downs_401_reg_8510, ap_enable_reg_pp1_iter2, ap_CS_fsm_state13, ap_CS_fsm_state14, ap_block_pp0_stage0_flag00000000, ap_block_pp1_stage0_flag00000000, tmp_183_cast_fu_5410_p1, tmp_234_cast_fu_8032_p1)
    begin
        if (((ap_const_logic_1 = ap_enable_reg_pp1_iter2) and (ap_block_pp1_stage0_flag00000000 = ap_const_boolean_0))) then 
            ShuffleConvs_2_Downs_6_address0 <= tmp_234_cast_fu_8032_p1(7 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_CS_fsm_state13) or (ap_const_logic_1 = ap_CS_fsm_state14))) then 
            ShuffleConvs_2_Downs_6_address0 <= ShuffleConvs_2_Downs_401_reg_8510;
        elsif (((ap_const_logic_1 = ap_enable_reg_pp0_iter2) and (ap_block_pp0_stage0_flag00000000 = ap_const_boolean_0))) then 
            ShuffleConvs_2_Downs_6_address0 <= tmp_183_cast_fu_5410_p1(7 - 1 downto 0);
        else 
            ShuffleConvs_2_Downs_6_address0 <= "XXXXXXX";
        end if; 
    end process;

    ShuffleConvs_2_Downs_6_address1 <= ShuffleConvs_2_Downs_650_reg_10060;

    ShuffleConvs_2_Downs_6_ce0_assign_proc : process(ap_block_pp0_stage0_flag00011001, ap_enable_reg_pp0_iter2, ap_block_pp1_stage0_flag00011001, ap_enable_reg_pp1_iter2, ap_CS_fsm_state13, ap_CS_fsm_state14)
    begin
        if ((((ap_block_pp0_stage0_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter2)) or ((ap_block_pp1_stage0_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp1_iter2)) or (ap_const_logic_1 = ap_CS_fsm_state13) or (ap_const_logic_1 = ap_CS_fsm_state14))) then 
            ShuffleConvs_2_Downs_6_ce0 <= ap_const_logic_1;
        else 
            ShuffleConvs_2_Downs_6_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    ShuffleConvs_2_Downs_6_ce1_assign_proc : process(ap_block_pp1_stage0_flag00011001, ap_enable_reg_pp1_iter3)
    begin
        if (((ap_block_pp1_stage0_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp1_iter3))) then 
            ShuffleConvs_2_Downs_6_ce1 <= ap_const_logic_1;
        else 
            ShuffleConvs_2_Downs_6_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    ShuffleConvs_2_Downs_6_d0_assign_proc : process(bias_V_q0, ap_enable_reg_pp0_iter2, ap_CS_fsm_state14, ap_block_pp0_stage0_flag00000000, tmp_20_9_fu_6033_p2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            ShuffleConvs_2_Downs_6_d0 <= tmp_20_9_fu_6033_p2;
        elsif (((ap_const_logic_1 = ap_enable_reg_pp0_iter2) and (ap_block_pp0_stage0_flag00000000 = ap_const_boolean_0))) then 
            ShuffleConvs_2_Downs_6_d0 <= bias_V_q0;
        else 
            ShuffleConvs_2_Downs_6_d0 <= "XXXXXXXX";
        end if; 
    end process;

    ShuffleConvs_2_Downs_6_d1 <= ap_const_lv8_0;

    ShuffleConvs_2_Downs_6_we0_assign_proc : process(ap_block_pp0_stage0_flag00011001, co_cast_mid2_v_reg_8364, ap_enable_reg_pp0_iter2, ap_CS_fsm_state14)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state14) or ((ap_block_pp0_stage0_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter2) and (co_cast_mid2_v_reg_8364 = ap_const_lv7_9)))) then 
            ShuffleConvs_2_Downs_6_we0 <= ap_const_logic_1;
        else 
            ShuffleConvs_2_Downs_6_we0 <= ap_const_logic_0;
        end if; 
    end process;


    ShuffleConvs_2_Downs_6_we1_assign_proc : process(ap_block_pp1_stage0_flag00011001, ap_reg_pp1_iter2_co9_mid2_reg_9591, ap_enable_reg_pp1_iter3, tmp_99_fu_8334_p3)
    begin
        if (((ap_block_pp1_stage0_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp1_iter3) and (ap_const_lv1_1 = tmp_99_fu_8334_p3) and (ap_reg_pp1_iter2_co9_mid2_reg_9591 = ap_const_lv7_9))) then 
            ShuffleConvs_2_Downs_6_we1 <= ap_const_logic_1;
        else 
            ShuffleConvs_2_Downs_6_we1 <= ap_const_logic_0;
        end if; 
    end process;


    ShuffleConvs_2_Downs_70_address0_assign_proc : process(ap_enable_reg_pp0_iter2, ShuffleConvs_2_Downs_481_reg_9018, ap_enable_reg_pp1_iter2, ap_CS_fsm_state31, ap_CS_fsm_state32, ap_block_pp0_stage0_flag00000000, ap_block_pp1_stage0_flag00000000, tmp_183_cast_fu_5410_p1, tmp_234_cast_fu_8032_p1)
    begin
        if (((ap_const_logic_1 = ap_enable_reg_pp1_iter2) and (ap_block_pp1_stage0_flag00000000 = ap_const_boolean_0))) then 
            ShuffleConvs_2_Downs_70_address0 <= tmp_234_cast_fu_8032_p1(7 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_CS_fsm_state31) or (ap_const_logic_1 = ap_CS_fsm_state32))) then 
            ShuffleConvs_2_Downs_70_address0 <= ShuffleConvs_2_Downs_481_reg_9018;
        elsif (((ap_const_logic_1 = ap_enable_reg_pp0_iter2) and (ap_block_pp0_stage0_flag00000000 = ap_const_boolean_0))) then 
            ShuffleConvs_2_Downs_70_address0 <= tmp_183_cast_fu_5410_p1(7 - 1 downto 0);
        else 
            ShuffleConvs_2_Downs_70_address0 <= "XXXXXXX";
        end if; 
    end process;

    ShuffleConvs_2_Downs_70_address1 <= ShuffleConvs_2_Downs_595_reg_9730;

    ShuffleConvs_2_Downs_70_ce0_assign_proc : process(ap_block_pp0_stage0_flag00011001, ap_enable_reg_pp0_iter2, ap_block_pp1_stage0_flag00011001, ap_enable_reg_pp1_iter2, ap_CS_fsm_state31, ap_CS_fsm_state32)
    begin
        if ((((ap_block_pp0_stage0_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter2)) or ((ap_block_pp1_stage0_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp1_iter2)) or (ap_const_logic_1 = ap_CS_fsm_state31) or (ap_const_logic_1 = ap_CS_fsm_state32))) then 
            ShuffleConvs_2_Downs_70_ce0 <= ap_const_logic_1;
        else 
            ShuffleConvs_2_Downs_70_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    ShuffleConvs_2_Downs_70_ce1_assign_proc : process(ap_block_pp1_stage0_flag00011001, ap_enable_reg_pp1_iter3)
    begin
        if (((ap_block_pp1_stage0_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp1_iter3))) then 
            ShuffleConvs_2_Downs_70_ce1 <= ap_const_logic_1;
        else 
            ShuffleConvs_2_Downs_70_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    ShuffleConvs_2_Downs_70_d0_assign_proc : process(bias_V_q0, ap_enable_reg_pp0_iter2, ap_CS_fsm_state32, ap_block_pp0_stage0_flag00000000, tmp_30_7_fu_7165_p2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state32)) then 
            ShuffleConvs_2_Downs_70_d0 <= tmp_30_7_fu_7165_p2;
        elsif (((ap_const_logic_1 = ap_enable_reg_pp0_iter2) and (ap_block_pp0_stage0_flag00000000 = ap_const_boolean_0))) then 
            ShuffleConvs_2_Downs_70_d0 <= bias_V_q0;
        else 
            ShuffleConvs_2_Downs_70_d0 <= "XXXXXXXX";
        end if; 
    end process;

    ShuffleConvs_2_Downs_70_d1 <= ap_const_lv8_0;

    ShuffleConvs_2_Downs_70_we0_assign_proc : process(ap_block_pp0_stage0_flag00011001, co_cast_mid2_v_reg_8364, ap_enable_reg_pp0_iter2, ap_CS_fsm_state32)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state32) or ((ap_block_pp0_stage0_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter2) and (co_cast_mid2_v_reg_8364 = ap_const_lv7_1F)))) then 
            ShuffleConvs_2_Downs_70_we0 <= ap_const_logic_1;
        else 
            ShuffleConvs_2_Downs_70_we0 <= ap_const_logic_0;
        end if; 
    end process;


    ShuffleConvs_2_Downs_70_we1_assign_proc : process(ap_block_pp1_stage0_flag00011001, ap_reg_pp1_iter2_co9_mid2_reg_9591, ap_enable_reg_pp1_iter3, tmp_99_fu_8334_p3)
    begin
        if (((ap_block_pp1_stage0_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp1_iter3) and (ap_const_lv1_1 = tmp_99_fu_8334_p3) and (ap_reg_pp1_iter2_co9_mid2_reg_9591 = ap_const_lv7_1F))) then 
            ShuffleConvs_2_Downs_70_we1 <= ap_const_logic_1;
        else 
            ShuffleConvs_2_Downs_70_we1 <= ap_const_logic_0;
        end if; 
    end process;


    ShuffleConvs_2_Downs_71_address0_assign_proc : process(ap_enable_reg_pp0_iter2, ShuffleConvs_2_Downs_498_reg_9103, ap_enable_reg_pp1_iter2, ap_CS_fsm_state31, ap_CS_fsm_state32, ap_block_pp0_stage0_flag00000000, ap_block_pp1_stage0_flag00000000, tmp_183_cast_fu_5410_p1, tmp_234_cast_fu_8032_p1)
    begin
        if (((ap_const_logic_1 = ap_enable_reg_pp1_iter2) and (ap_block_pp1_stage0_flag00000000 = ap_const_boolean_0))) then 
            ShuffleConvs_2_Downs_71_address0 <= tmp_234_cast_fu_8032_p1(7 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_CS_fsm_state31) or (ap_const_logic_1 = ap_CS_fsm_state32))) then 
            ShuffleConvs_2_Downs_71_address0 <= ShuffleConvs_2_Downs_498_reg_9103;
        elsif (((ap_const_logic_1 = ap_enable_reg_pp0_iter2) and (ap_block_pp0_stage0_flag00000000 = ap_const_boolean_0))) then 
            ShuffleConvs_2_Downs_71_address0 <= tmp_183_cast_fu_5410_p1(7 - 1 downto 0);
        else 
            ShuffleConvs_2_Downs_71_address0 <= "XXXXXXX";
        end if; 
    end process;

    ShuffleConvs_2_Downs_71_address1 <= ShuffleConvs_2_Downs_651_reg_10066;

    ShuffleConvs_2_Downs_71_ce0_assign_proc : process(ap_block_pp0_stage0_flag00011001, ap_enable_reg_pp0_iter2, ap_block_pp1_stage0_flag00011001, ap_enable_reg_pp1_iter2, ap_CS_fsm_state31, ap_CS_fsm_state32)
    begin
        if ((((ap_block_pp0_stage0_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter2)) or ((ap_block_pp1_stage0_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp1_iter2)) or (ap_const_logic_1 = ap_CS_fsm_state31) or (ap_const_logic_1 = ap_CS_fsm_state32))) then 
            ShuffleConvs_2_Downs_71_ce0 <= ap_const_logic_1;
        else 
            ShuffleConvs_2_Downs_71_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    ShuffleConvs_2_Downs_71_ce1_assign_proc : process(ap_block_pp1_stage0_flag00011001, ap_enable_reg_pp1_iter3)
    begin
        if (((ap_block_pp1_stage0_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp1_iter3))) then 
            ShuffleConvs_2_Downs_71_ce1 <= ap_const_logic_1;
        else 
            ShuffleConvs_2_Downs_71_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    ShuffleConvs_2_Downs_71_d0_assign_proc : process(bias_V_q0, ap_enable_reg_pp0_iter2, ap_CS_fsm_state32, ap_block_pp0_stage0_flag00000000, tmp_30_6_fu_7135_p2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state32)) then 
            ShuffleConvs_2_Downs_71_d0 <= tmp_30_6_fu_7135_p2;
        elsif (((ap_const_logic_1 = ap_enable_reg_pp0_iter2) and (ap_block_pp0_stage0_flag00000000 = ap_const_boolean_0))) then 
            ShuffleConvs_2_Downs_71_d0 <= bias_V_q0;
        else 
            ShuffleConvs_2_Downs_71_d0 <= "XXXXXXXX";
        end if; 
    end process;

    ShuffleConvs_2_Downs_71_d1 <= ap_const_lv8_0;

    ShuffleConvs_2_Downs_71_we0_assign_proc : process(ap_block_pp0_stage0_flag00011001, co_cast_mid2_v_reg_8364, ap_enable_reg_pp0_iter2, ap_CS_fsm_state32)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state32) or ((ap_block_pp0_stage0_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter2) and (co_cast_mid2_v_reg_8364 = ap_const_lv7_1E)))) then 
            ShuffleConvs_2_Downs_71_we0 <= ap_const_logic_1;
        else 
            ShuffleConvs_2_Downs_71_we0 <= ap_const_logic_0;
        end if; 
    end process;


    ShuffleConvs_2_Downs_71_we1_assign_proc : process(ap_block_pp1_stage0_flag00011001, ap_reg_pp1_iter2_co9_mid2_reg_9591, ap_enable_reg_pp1_iter3, tmp_99_fu_8334_p3)
    begin
        if (((ap_block_pp1_stage0_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp1_iter3) and (ap_const_lv1_1 = tmp_99_fu_8334_p3) and (ap_reg_pp1_iter2_co9_mid2_reg_9591 = ap_const_lv7_1E))) then 
            ShuffleConvs_2_Downs_71_we1 <= ap_const_logic_1;
        else 
            ShuffleConvs_2_Downs_71_we1 <= ap_const_logic_0;
        end if; 
    end process;


    ShuffleConvs_2_Downs_72_address0_assign_proc : process(ap_enable_reg_pp0_iter2, ShuffleConvs_2_Downs_400_reg_8505, ap_enable_reg_pp1_iter2, ap_CS_fsm_state13, ap_CS_fsm_state14, ap_block_pp0_stage0_flag00000000, ap_block_pp1_stage0_flag00000000, tmp_183_cast_fu_5410_p1, tmp_234_cast_fu_8032_p1)
    begin
        if (((ap_const_logic_1 = ap_enable_reg_pp1_iter2) and (ap_block_pp1_stage0_flag00000000 = ap_const_boolean_0))) then 
            ShuffleConvs_2_Downs_72_address0 <= tmp_234_cast_fu_8032_p1(7 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_CS_fsm_state13) or (ap_const_logic_1 = ap_CS_fsm_state14))) then 
            ShuffleConvs_2_Downs_72_address0 <= ShuffleConvs_2_Downs_400_reg_8505;
        elsif (((ap_const_logic_1 = ap_enable_reg_pp0_iter2) and (ap_block_pp0_stage0_flag00000000 = ap_const_boolean_0))) then 
            ShuffleConvs_2_Downs_72_address0 <= tmp_183_cast_fu_5410_p1(7 - 1 downto 0);
        else 
            ShuffleConvs_2_Downs_72_address0 <= "XXXXXXX";
        end if; 
    end process;

    ShuffleConvs_2_Downs_72_address1 <= ShuffleConvs_2_Downs_649_reg_10054;

    ShuffleConvs_2_Downs_72_ce0_assign_proc : process(ap_block_pp0_stage0_flag00011001, ap_enable_reg_pp0_iter2, ap_block_pp1_stage0_flag00011001, ap_enable_reg_pp1_iter2, ap_CS_fsm_state13, ap_CS_fsm_state14)
    begin
        if ((((ap_block_pp0_stage0_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter2)) or ((ap_block_pp1_stage0_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp1_iter2)) or (ap_const_logic_1 = ap_CS_fsm_state13) or (ap_const_logic_1 = ap_CS_fsm_state14))) then 
            ShuffleConvs_2_Downs_72_ce0 <= ap_const_logic_1;
        else 
            ShuffleConvs_2_Downs_72_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    ShuffleConvs_2_Downs_72_ce1_assign_proc : process(ap_block_pp1_stage0_flag00011001, ap_enable_reg_pp1_iter3)
    begin
        if (((ap_block_pp1_stage0_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp1_iter3))) then 
            ShuffleConvs_2_Downs_72_ce1 <= ap_const_logic_1;
        else 
            ShuffleConvs_2_Downs_72_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    ShuffleConvs_2_Downs_72_d0_assign_proc : process(bias_V_q0, ap_enable_reg_pp0_iter2, ap_CS_fsm_state14, ap_block_pp0_stage0_flag00000000, tmp_20_3_fu_5853_p2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            ShuffleConvs_2_Downs_72_d0 <= tmp_20_3_fu_5853_p2;
        elsif (((ap_const_logic_1 = ap_enable_reg_pp0_iter2) and (ap_block_pp0_stage0_flag00000000 = ap_const_boolean_0))) then 
            ShuffleConvs_2_Downs_72_d0 <= bias_V_q0;
        else 
            ShuffleConvs_2_Downs_72_d0 <= "XXXXXXXX";
        end if; 
    end process;

    ShuffleConvs_2_Downs_72_d1 <= ap_const_lv8_0;

    ShuffleConvs_2_Downs_72_we0_assign_proc : process(ap_block_pp0_stage0_flag00011001, co_cast_mid2_v_reg_8364, ap_enable_reg_pp0_iter2, ap_CS_fsm_state14)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state14) or ((ap_block_pp0_stage0_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter2) and (co_cast_mid2_v_reg_8364 = ap_const_lv7_3)))) then 
            ShuffleConvs_2_Downs_72_we0 <= ap_const_logic_1;
        else 
            ShuffleConvs_2_Downs_72_we0 <= ap_const_logic_0;
        end if; 
    end process;


    ShuffleConvs_2_Downs_72_we1_assign_proc : process(ap_block_pp1_stage0_flag00011001, ap_reg_pp1_iter2_co9_mid2_reg_9591, ap_enable_reg_pp1_iter3, tmp_99_fu_8334_p3)
    begin
        if (((ap_block_pp1_stage0_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp1_iter3) and (ap_const_lv1_1 = tmp_99_fu_8334_p3) and (ap_reg_pp1_iter2_co9_mid2_reg_9591 = ap_const_lv7_3))) then 
            ShuffleConvs_2_Downs_72_we1 <= ap_const_logic_1;
        else 
            ShuffleConvs_2_Downs_72_we1 <= ap_const_logic_0;
        end if; 
    end process;


    ShuffleConvs_2_Downs_73_address0_assign_proc : process(ap_enable_reg_pp0_iter2, ShuffleConvs_2_Downs_497_reg_9098, ap_enable_reg_pp1_iter2, ap_CS_fsm_state31, ap_CS_fsm_state32, ap_block_pp0_stage0_flag00000000, ap_block_pp1_stage0_flag00000000, tmp_183_cast_fu_5410_p1, tmp_234_cast_fu_8032_p1)
    begin
        if (((ap_const_logic_1 = ap_enable_reg_pp1_iter2) and (ap_block_pp1_stage0_flag00000000 = ap_const_boolean_0))) then 
            ShuffleConvs_2_Downs_73_address0 <= tmp_234_cast_fu_8032_p1(7 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_CS_fsm_state31) or (ap_const_logic_1 = ap_CS_fsm_state32))) then 
            ShuffleConvs_2_Downs_73_address0 <= ShuffleConvs_2_Downs_497_reg_9098;
        elsif (((ap_const_logic_1 = ap_enable_reg_pp0_iter2) and (ap_block_pp0_stage0_flag00000000 = ap_const_boolean_0))) then 
            ShuffleConvs_2_Downs_73_address0 <= tmp_183_cast_fu_5410_p1(7 - 1 downto 0);
        else 
            ShuffleConvs_2_Downs_73_address0 <= "XXXXXXX";
        end if; 
    end process;

    ShuffleConvs_2_Downs_73_address1 <= ShuffleConvs_2_Downs_648_reg_10048;

    ShuffleConvs_2_Downs_73_ce0_assign_proc : process(ap_block_pp0_stage0_flag00011001, ap_enable_reg_pp0_iter2, ap_block_pp1_stage0_flag00011001, ap_enable_reg_pp1_iter2, ap_CS_fsm_state31, ap_CS_fsm_state32)
    begin
        if ((((ap_block_pp0_stage0_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter2)) or ((ap_block_pp1_stage0_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp1_iter2)) or (ap_const_logic_1 = ap_CS_fsm_state31) or (ap_const_logic_1 = ap_CS_fsm_state32))) then 
            ShuffleConvs_2_Downs_73_ce0 <= ap_const_logic_1;
        else 
            ShuffleConvs_2_Downs_73_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    ShuffleConvs_2_Downs_73_ce1_assign_proc : process(ap_block_pp1_stage0_flag00011001, ap_enable_reg_pp1_iter3)
    begin
        if (((ap_block_pp1_stage0_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp1_iter3))) then 
            ShuffleConvs_2_Downs_73_ce1 <= ap_const_logic_1;
        else 
            ShuffleConvs_2_Downs_73_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    ShuffleConvs_2_Downs_73_d0_assign_proc : process(bias_V_q0, ap_enable_reg_pp0_iter2, ap_CS_fsm_state32, ap_block_pp0_stage0_flag00000000, tmp_30_5_fu_7105_p2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state32)) then 
            ShuffleConvs_2_Downs_73_d0 <= tmp_30_5_fu_7105_p2;
        elsif (((ap_const_logic_1 = ap_enable_reg_pp0_iter2) and (ap_block_pp0_stage0_flag00000000 = ap_const_boolean_0))) then 
            ShuffleConvs_2_Downs_73_d0 <= bias_V_q0;
        else 
            ShuffleConvs_2_Downs_73_d0 <= "XXXXXXXX";
        end if; 
    end process;

    ShuffleConvs_2_Downs_73_d1 <= ap_const_lv8_0;

    ShuffleConvs_2_Downs_73_we0_assign_proc : process(ap_block_pp0_stage0_flag00011001, co_cast_mid2_v_reg_8364, ap_enable_reg_pp0_iter2, ap_CS_fsm_state32)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state32) or ((ap_block_pp0_stage0_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter2) and (co_cast_mid2_v_reg_8364 = ap_const_lv7_1D)))) then 
            ShuffleConvs_2_Downs_73_we0 <= ap_const_logic_1;
        else 
            ShuffleConvs_2_Downs_73_we0 <= ap_const_logic_0;
        end if; 
    end process;


    ShuffleConvs_2_Downs_73_we1_assign_proc : process(ap_block_pp1_stage0_flag00011001, ap_reg_pp1_iter2_co9_mid2_reg_9591, ap_enable_reg_pp1_iter3, tmp_99_fu_8334_p3)
    begin
        if (((ap_block_pp1_stage0_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp1_iter3) and (ap_const_lv1_1 = tmp_99_fu_8334_p3) and (ap_reg_pp1_iter2_co9_mid2_reg_9591 = ap_const_lv7_1D))) then 
            ShuffleConvs_2_Downs_73_we1 <= ap_const_logic_1;
        else 
            ShuffleConvs_2_Downs_73_we1 <= ap_const_logic_0;
        end if; 
    end process;


    ShuffleConvs_2_Downs_74_address0_assign_proc : process(ap_enable_reg_pp0_iter2, ShuffleConvs_2_Downs_483_reg_9028, ap_enable_reg_pp1_iter2, ap_CS_fsm_state31, ap_CS_fsm_state32, ap_block_pp0_stage0_flag00000000, ap_block_pp1_stage0_flag00000000, tmp_183_cast_fu_5410_p1, tmp_234_cast_fu_8032_p1)
    begin
        if (((ap_const_logic_1 = ap_enable_reg_pp1_iter2) and (ap_block_pp1_stage0_flag00000000 = ap_const_boolean_0))) then 
            ShuffleConvs_2_Downs_74_address0 <= tmp_234_cast_fu_8032_p1(7 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_CS_fsm_state31) or (ap_const_logic_1 = ap_CS_fsm_state32))) then 
            ShuffleConvs_2_Downs_74_address0 <= ShuffleConvs_2_Downs_483_reg_9028;
        elsif (((ap_const_logic_1 = ap_enable_reg_pp0_iter2) and (ap_block_pp0_stage0_flag00000000 = ap_const_boolean_0))) then 
            ShuffleConvs_2_Downs_74_address0 <= tmp_183_cast_fu_5410_p1(7 - 1 downto 0);
        else 
            ShuffleConvs_2_Downs_74_address0 <= "XXXXXXX";
        end if; 
    end process;

    ShuffleConvs_2_Downs_74_address1 <= ShuffleConvs_2_Downs_597_reg_9742;

    ShuffleConvs_2_Downs_74_ce0_assign_proc : process(ap_block_pp0_stage0_flag00011001, ap_enable_reg_pp0_iter2, ap_block_pp1_stage0_flag00011001, ap_enable_reg_pp1_iter2, ap_CS_fsm_state31, ap_CS_fsm_state32)
    begin
        if ((((ap_block_pp0_stage0_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter2)) or ((ap_block_pp1_stage0_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp1_iter2)) or (ap_const_logic_1 = ap_CS_fsm_state31) or (ap_const_logic_1 = ap_CS_fsm_state32))) then 
            ShuffleConvs_2_Downs_74_ce0 <= ap_const_logic_1;
        else 
            ShuffleConvs_2_Downs_74_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    ShuffleConvs_2_Downs_74_ce1_assign_proc : process(ap_block_pp1_stage0_flag00011001, ap_enable_reg_pp1_iter3)
    begin
        if (((ap_block_pp1_stage0_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp1_iter3))) then 
            ShuffleConvs_2_Downs_74_ce1 <= ap_const_logic_1;
        else 
            ShuffleConvs_2_Downs_74_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    ShuffleConvs_2_Downs_74_d0_assign_proc : process(bias_V_q0, ap_enable_reg_pp0_iter2, ap_CS_fsm_state32, ap_block_pp0_stage0_flag00000000, tmp_30_4_fu_7075_p2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state32)) then 
            ShuffleConvs_2_Downs_74_d0 <= tmp_30_4_fu_7075_p2;
        elsif (((ap_const_logic_1 = ap_enable_reg_pp0_iter2) and (ap_block_pp0_stage0_flag00000000 = ap_const_boolean_0))) then 
            ShuffleConvs_2_Downs_74_d0 <= bias_V_q0;
        else 
            ShuffleConvs_2_Downs_74_d0 <= "XXXXXXXX";
        end if; 
    end process;

    ShuffleConvs_2_Downs_74_d1 <= ap_const_lv8_0;

    ShuffleConvs_2_Downs_74_we0_assign_proc : process(ap_block_pp0_stage0_flag00011001, co_cast_mid2_v_reg_8364, ap_enable_reg_pp0_iter2, ap_CS_fsm_state32)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state32) or ((ap_block_pp0_stage0_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter2) and (co_cast_mid2_v_reg_8364 = ap_const_lv7_1C)))) then 
            ShuffleConvs_2_Downs_74_we0 <= ap_const_logic_1;
        else 
            ShuffleConvs_2_Downs_74_we0 <= ap_const_logic_0;
        end if; 
    end process;


    ShuffleConvs_2_Downs_74_we1_assign_proc : process(ap_block_pp1_stage0_flag00011001, ap_reg_pp1_iter2_co9_mid2_reg_9591, ap_enable_reg_pp1_iter3, tmp_99_fu_8334_p3)
    begin
        if (((ap_block_pp1_stage0_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp1_iter3) and (ap_const_lv1_1 = tmp_99_fu_8334_p3) and (ap_reg_pp1_iter2_co9_mid2_reg_9591 = ap_const_lv7_1C))) then 
            ShuffleConvs_2_Downs_74_we1 <= ap_const_logic_1;
        else 
            ShuffleConvs_2_Downs_74_we1 <= ap_const_logic_0;
        end if; 
    end process;


    ShuffleConvs_2_Downs_75_address0_assign_proc : process(ap_enable_reg_pp0_iter2, ShuffleConvs_2_Downs_479_reg_9008, ap_enable_reg_pp1_iter2, ap_CS_fsm_state31, ap_CS_fsm_state32, ap_block_pp0_stage0_flag00000000, ap_block_pp1_stage0_flag00000000, tmp_183_cast_fu_5410_p1, tmp_234_cast_fu_8032_p1)
    begin
        if (((ap_const_logic_1 = ap_enable_reg_pp1_iter2) and (ap_block_pp1_stage0_flag00000000 = ap_const_boolean_0))) then 
            ShuffleConvs_2_Downs_75_address0 <= tmp_234_cast_fu_8032_p1(7 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_CS_fsm_state31) or (ap_const_logic_1 = ap_CS_fsm_state32))) then 
            ShuffleConvs_2_Downs_75_address0 <= ShuffleConvs_2_Downs_479_reg_9008;
        elsif (((ap_const_logic_1 = ap_enable_reg_pp0_iter2) and (ap_block_pp0_stage0_flag00000000 = ap_const_boolean_0))) then 
            ShuffleConvs_2_Downs_75_address0 <= tmp_183_cast_fu_5410_p1(7 - 1 downto 0);
        else 
            ShuffleConvs_2_Downs_75_address0 <= "XXXXXXX";
        end if; 
    end process;

    ShuffleConvs_2_Downs_75_address1 <= ShuffleConvs_2_Downs_589_reg_9694;

    ShuffleConvs_2_Downs_75_ce0_assign_proc : process(ap_block_pp0_stage0_flag00011001, ap_enable_reg_pp0_iter2, ap_block_pp1_stage0_flag00011001, ap_enable_reg_pp1_iter2, ap_CS_fsm_state31, ap_CS_fsm_state32)
    begin
        if ((((ap_block_pp0_stage0_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter2)) or ((ap_block_pp1_stage0_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp1_iter2)) or (ap_const_logic_1 = ap_CS_fsm_state31) or (ap_const_logic_1 = ap_CS_fsm_state32))) then 
            ShuffleConvs_2_Downs_75_ce0 <= ap_const_logic_1;
        else 
            ShuffleConvs_2_Downs_75_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    ShuffleConvs_2_Downs_75_ce1_assign_proc : process(ap_block_pp1_stage0_flag00011001, ap_enable_reg_pp1_iter3)
    begin
        if (((ap_block_pp1_stage0_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp1_iter3))) then 
            ShuffleConvs_2_Downs_75_ce1 <= ap_const_logic_1;
        else 
            ShuffleConvs_2_Downs_75_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    ShuffleConvs_2_Downs_75_d0_assign_proc : process(bias_V_q0, ap_enable_reg_pp0_iter2, ap_CS_fsm_state32, ap_block_pp0_stage0_flag00000000, tmp_30_3_fu_7045_p2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state32)) then 
            ShuffleConvs_2_Downs_75_d0 <= tmp_30_3_fu_7045_p2;
        elsif (((ap_const_logic_1 = ap_enable_reg_pp0_iter2) and (ap_block_pp0_stage0_flag00000000 = ap_const_boolean_0))) then 
            ShuffleConvs_2_Downs_75_d0 <= bias_V_q0;
        else 
            ShuffleConvs_2_Downs_75_d0 <= "XXXXXXXX";
        end if; 
    end process;

    ShuffleConvs_2_Downs_75_d1 <= ap_const_lv8_0;

    ShuffleConvs_2_Downs_75_we0_assign_proc : process(ap_block_pp0_stage0_flag00011001, co_cast_mid2_v_reg_8364, ap_enable_reg_pp0_iter2, ap_CS_fsm_state32)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state32) or ((ap_block_pp0_stage0_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter2) and (co_cast_mid2_v_reg_8364 = ap_const_lv7_1B)))) then 
            ShuffleConvs_2_Downs_75_we0 <= ap_const_logic_1;
        else 
            ShuffleConvs_2_Downs_75_we0 <= ap_const_logic_0;
        end if; 
    end process;


    ShuffleConvs_2_Downs_75_we1_assign_proc : process(ap_block_pp1_stage0_flag00011001, ap_reg_pp1_iter2_co9_mid2_reg_9591, ap_enable_reg_pp1_iter3, tmp_99_fu_8334_p3)
    begin
        if (((ap_block_pp1_stage0_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp1_iter3) and (ap_const_lv1_1 = tmp_99_fu_8334_p3) and (ap_reg_pp1_iter2_co9_mid2_reg_9591 = ap_const_lv7_1B))) then 
            ShuffleConvs_2_Downs_75_we1 <= ap_const_logic_1;
        else 
            ShuffleConvs_2_Downs_75_we1 <= ap_const_logic_0;
        end if; 
    end process;


    ShuffleConvs_2_Downs_76_address0_assign_proc : process(ap_enable_reg_pp0_iter2, ShuffleConvs_2_Downs_480_reg_9013, ap_enable_reg_pp1_iter2, ap_CS_fsm_state31, ap_CS_fsm_state32, ap_block_pp0_stage0_flag00000000, ap_block_pp1_stage0_flag00000000, tmp_183_cast_fu_5410_p1, tmp_234_cast_fu_8032_p1)
    begin
        if (((ap_const_logic_1 = ap_enable_reg_pp1_iter2) and (ap_block_pp1_stage0_flag00000000 = ap_const_boolean_0))) then 
            ShuffleConvs_2_Downs_76_address0 <= tmp_234_cast_fu_8032_p1(7 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_CS_fsm_state31) or (ap_const_logic_1 = ap_CS_fsm_state32))) then 
            ShuffleConvs_2_Downs_76_address0 <= ShuffleConvs_2_Downs_480_reg_9013;
        elsif (((ap_const_logic_1 = ap_enable_reg_pp0_iter2) and (ap_block_pp0_stage0_flag00000000 = ap_const_boolean_0))) then 
            ShuffleConvs_2_Downs_76_address0 <= tmp_183_cast_fu_5410_p1(7 - 1 downto 0);
        else 
            ShuffleConvs_2_Downs_76_address0 <= "XXXXXXX";
        end if; 
    end process;

    ShuffleConvs_2_Downs_76_address1 <= ShuffleConvs_2_Downs_590_reg_9700;

    ShuffleConvs_2_Downs_76_ce0_assign_proc : process(ap_block_pp0_stage0_flag00011001, ap_enable_reg_pp0_iter2, ap_block_pp1_stage0_flag00011001, ap_enable_reg_pp1_iter2, ap_CS_fsm_state31, ap_CS_fsm_state32)
    begin
        if ((((ap_block_pp0_stage0_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter2)) or ((ap_block_pp1_stage0_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp1_iter2)) or (ap_const_logic_1 = ap_CS_fsm_state31) or (ap_const_logic_1 = ap_CS_fsm_state32))) then 
            ShuffleConvs_2_Downs_76_ce0 <= ap_const_logic_1;
        else 
            ShuffleConvs_2_Downs_76_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    ShuffleConvs_2_Downs_76_ce1_assign_proc : process(ap_block_pp1_stage0_flag00011001, ap_enable_reg_pp1_iter3)
    begin
        if (((ap_block_pp1_stage0_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp1_iter3))) then 
            ShuffleConvs_2_Downs_76_ce1 <= ap_const_logic_1;
        else 
            ShuffleConvs_2_Downs_76_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    ShuffleConvs_2_Downs_76_d0_assign_proc : process(bias_V_q0, ap_enable_reg_pp0_iter2, ap_CS_fsm_state32, ap_block_pp0_stage0_flag00000000, tmp_30_2_fu_7015_p2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state32)) then 
            ShuffleConvs_2_Downs_76_d0 <= tmp_30_2_fu_7015_p2;
        elsif (((ap_const_logic_1 = ap_enable_reg_pp0_iter2) and (ap_block_pp0_stage0_flag00000000 = ap_const_boolean_0))) then 
            ShuffleConvs_2_Downs_76_d0 <= bias_V_q0;
        else 
            ShuffleConvs_2_Downs_76_d0 <= "XXXXXXXX";
        end if; 
    end process;

    ShuffleConvs_2_Downs_76_d1 <= ap_const_lv8_0;

    ShuffleConvs_2_Downs_76_we0_assign_proc : process(ap_block_pp0_stage0_flag00011001, co_cast_mid2_v_reg_8364, ap_enable_reg_pp0_iter2, ap_CS_fsm_state32)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state32) or ((ap_block_pp0_stage0_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter2) and (co_cast_mid2_v_reg_8364 = ap_const_lv7_1A)))) then 
            ShuffleConvs_2_Downs_76_we0 <= ap_const_logic_1;
        else 
            ShuffleConvs_2_Downs_76_we0 <= ap_const_logic_0;
        end if; 
    end process;


    ShuffleConvs_2_Downs_76_we1_assign_proc : process(ap_block_pp1_stage0_flag00011001, ap_reg_pp1_iter2_co9_mid2_reg_9591, ap_enable_reg_pp1_iter3, tmp_99_fu_8334_p3)
    begin
        if (((ap_block_pp1_stage0_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp1_iter3) and (ap_const_lv1_1 = tmp_99_fu_8334_p3) and (ap_reg_pp1_iter2_co9_mid2_reg_9591 = ap_const_lv7_1A))) then 
            ShuffleConvs_2_Downs_76_we1 <= ap_const_logic_1;
        else 
            ShuffleConvs_2_Downs_76_we1 <= ap_const_logic_0;
        end if; 
    end process;


    ShuffleConvs_2_Downs_77_address0_assign_proc : process(ap_enable_reg_pp0_iter2, ShuffleConvs_2_Downs_482_reg_9023, ap_enable_reg_pp1_iter2, ap_CS_fsm_state31, ap_CS_fsm_state32, ap_block_pp0_stage0_flag00000000, ap_block_pp1_stage0_flag00000000, tmp_183_cast_fu_5410_p1, tmp_234_cast_fu_8032_p1)
    begin
        if (((ap_const_logic_1 = ap_enable_reg_pp1_iter2) and (ap_block_pp1_stage0_flag00000000 = ap_const_boolean_0))) then 
            ShuffleConvs_2_Downs_77_address0 <= tmp_234_cast_fu_8032_p1(7 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_CS_fsm_state31) or (ap_const_logic_1 = ap_CS_fsm_state32))) then 
            ShuffleConvs_2_Downs_77_address0 <= ShuffleConvs_2_Downs_482_reg_9023;
        elsif (((ap_const_logic_1 = ap_enable_reg_pp0_iter2) and (ap_block_pp0_stage0_flag00000000 = ap_const_boolean_0))) then 
            ShuffleConvs_2_Downs_77_address0 <= tmp_183_cast_fu_5410_p1(7 - 1 downto 0);
        else 
            ShuffleConvs_2_Downs_77_address0 <= "XXXXXXX";
        end if; 
    end process;

    ShuffleConvs_2_Downs_77_address1 <= ShuffleConvs_2_Downs_596_reg_9736;

    ShuffleConvs_2_Downs_77_ce0_assign_proc : process(ap_block_pp0_stage0_flag00011001, ap_enable_reg_pp0_iter2, ap_block_pp1_stage0_flag00011001, ap_enable_reg_pp1_iter2, ap_CS_fsm_state31, ap_CS_fsm_state32)
    begin
        if ((((ap_block_pp0_stage0_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter2)) or ((ap_block_pp1_stage0_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp1_iter2)) or (ap_const_logic_1 = ap_CS_fsm_state31) or (ap_const_logic_1 = ap_CS_fsm_state32))) then 
            ShuffleConvs_2_Downs_77_ce0 <= ap_const_logic_1;
        else 
            ShuffleConvs_2_Downs_77_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    ShuffleConvs_2_Downs_77_ce1_assign_proc : process(ap_block_pp1_stage0_flag00011001, ap_enable_reg_pp1_iter3)
    begin
        if (((ap_block_pp1_stage0_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp1_iter3))) then 
            ShuffleConvs_2_Downs_77_ce1 <= ap_const_logic_1;
        else 
            ShuffleConvs_2_Downs_77_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    ShuffleConvs_2_Downs_77_d0_assign_proc : process(bias_V_q0, ap_enable_reg_pp0_iter2, ap_CS_fsm_state32, ap_block_pp0_stage0_flag00000000, tmp_30_1_fu_6985_p2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state32)) then 
            ShuffleConvs_2_Downs_77_d0 <= tmp_30_1_fu_6985_p2;
        elsif (((ap_const_logic_1 = ap_enable_reg_pp0_iter2) and (ap_block_pp0_stage0_flag00000000 = ap_const_boolean_0))) then 
            ShuffleConvs_2_Downs_77_d0 <= bias_V_q0;
        else 
            ShuffleConvs_2_Downs_77_d0 <= "XXXXXXXX";
        end if; 
    end process;

    ShuffleConvs_2_Downs_77_d1 <= ap_const_lv8_0;

    ShuffleConvs_2_Downs_77_we0_assign_proc : process(ap_block_pp0_stage0_flag00011001, co_cast_mid2_v_reg_8364, ap_enable_reg_pp0_iter2, ap_CS_fsm_state32)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state32) or ((ap_block_pp0_stage0_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter2) and (co_cast_mid2_v_reg_8364 = ap_const_lv7_19)))) then 
            ShuffleConvs_2_Downs_77_we0 <= ap_const_logic_1;
        else 
            ShuffleConvs_2_Downs_77_we0 <= ap_const_logic_0;
        end if; 
    end process;


    ShuffleConvs_2_Downs_77_we1_assign_proc : process(ap_block_pp1_stage0_flag00011001, ap_reg_pp1_iter2_co9_mid2_reg_9591, ap_enable_reg_pp1_iter3, tmp_99_fu_8334_p3)
    begin
        if (((ap_block_pp1_stage0_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp1_iter3) and (ap_const_lv1_1 = tmp_99_fu_8334_p3) and (ap_reg_pp1_iter2_co9_mid2_reg_9591 = ap_const_lv7_19))) then 
            ShuffleConvs_2_Downs_77_we1 <= ap_const_logic_1;
        else 
            ShuffleConvs_2_Downs_77_we1 <= ap_const_logic_0;
        end if; 
    end process;


    ShuffleConvs_2_Downs_78_address0_assign_proc : process(ap_enable_reg_pp0_iter2, ShuffleConvs_2_Downs_485_reg_9038, ap_enable_reg_pp1_iter2, ap_CS_fsm_state31, ap_CS_fsm_state32, ap_block_pp0_stage0_flag00000000, ap_block_pp1_stage0_flag00000000, tmp_183_cast_fu_5410_p1, tmp_234_cast_fu_8032_p1)
    begin
        if (((ap_const_logic_1 = ap_enable_reg_pp1_iter2) and (ap_block_pp1_stage0_flag00000000 = ap_const_boolean_0))) then 
            ShuffleConvs_2_Downs_78_address0 <= tmp_234_cast_fu_8032_p1(7 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_CS_fsm_state31) or (ap_const_logic_1 = ap_CS_fsm_state32))) then 
            ShuffleConvs_2_Downs_78_address0 <= ShuffleConvs_2_Downs_485_reg_9038;
        elsif (((ap_const_logic_1 = ap_enable_reg_pp0_iter2) and (ap_block_pp0_stage0_flag00000000 = ap_const_boolean_0))) then 
            ShuffleConvs_2_Downs_78_address0 <= tmp_183_cast_fu_5410_p1(7 - 1 downto 0);
        else 
            ShuffleConvs_2_Downs_78_address0 <= "XXXXXXX";
        end if; 
    end process;

    ShuffleConvs_2_Downs_78_address1 <= ShuffleConvs_2_Downs_607_reg_9802;

    ShuffleConvs_2_Downs_78_ce0_assign_proc : process(ap_block_pp0_stage0_flag00011001, ap_enable_reg_pp0_iter2, ap_block_pp1_stage0_flag00011001, ap_enable_reg_pp1_iter2, ap_CS_fsm_state31, ap_CS_fsm_state32)
    begin
        if ((((ap_block_pp0_stage0_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter2)) or ((ap_block_pp1_stage0_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp1_iter2)) or (ap_const_logic_1 = ap_CS_fsm_state31) or (ap_const_logic_1 = ap_CS_fsm_state32))) then 
            ShuffleConvs_2_Downs_78_ce0 <= ap_const_logic_1;
        else 
            ShuffleConvs_2_Downs_78_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    ShuffleConvs_2_Downs_78_ce1_assign_proc : process(ap_block_pp1_stage0_flag00011001, ap_enable_reg_pp1_iter3)
    begin
        if (((ap_block_pp1_stage0_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp1_iter3))) then 
            ShuffleConvs_2_Downs_78_ce1 <= ap_const_logic_1;
        else 
            ShuffleConvs_2_Downs_78_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    ShuffleConvs_2_Downs_78_d0_assign_proc : process(bias_V_q0, ap_enable_reg_pp0_iter2, ap_CS_fsm_state32, ap_block_pp0_stage0_flag00000000, tmp_11_fu_6955_p2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state32)) then 
            ShuffleConvs_2_Downs_78_d0 <= tmp_11_fu_6955_p2;
        elsif (((ap_const_logic_1 = ap_enable_reg_pp0_iter2) and (ap_block_pp0_stage0_flag00000000 = ap_const_boolean_0))) then 
            ShuffleConvs_2_Downs_78_d0 <= bias_V_q0;
        else 
            ShuffleConvs_2_Downs_78_d0 <= "XXXXXXXX";
        end if; 
    end process;

    ShuffleConvs_2_Downs_78_d1 <= ap_const_lv8_0;

    ShuffleConvs_2_Downs_78_we0_assign_proc : process(ap_block_pp0_stage0_flag00011001, co_cast_mid2_v_reg_8364, ap_enable_reg_pp0_iter2, ap_CS_fsm_state32)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state32) or ((ap_block_pp0_stage0_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter2) and (co_cast_mid2_v_reg_8364 = ap_const_lv7_18)))) then 
            ShuffleConvs_2_Downs_78_we0 <= ap_const_logic_1;
        else 
            ShuffleConvs_2_Downs_78_we0 <= ap_const_logic_0;
        end if; 
    end process;


    ShuffleConvs_2_Downs_78_we1_assign_proc : process(ap_block_pp1_stage0_flag00011001, ap_reg_pp1_iter2_co9_mid2_reg_9591, ap_enable_reg_pp1_iter3, tmp_99_fu_8334_p3)
    begin
        if (((ap_block_pp1_stage0_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp1_iter3) and (ap_const_lv1_1 = tmp_99_fu_8334_p3) and (ap_reg_pp1_iter2_co9_mid2_reg_9591 = ap_const_lv7_18))) then 
            ShuffleConvs_2_Downs_78_we1 <= ap_const_logic_1;
        else 
            ShuffleConvs_2_Downs_78_we1 <= ap_const_logic_0;
        end if; 
    end process;


    ShuffleConvs_2_Downs_79_address0_assign_proc : process(ap_enable_reg_pp0_iter2, ShuffleConvs_2_Downs_436_reg_8739, ap_enable_reg_pp1_iter2, ap_CS_fsm_state22, ap_CS_fsm_state23, ap_block_pp0_stage0_flag00000000, ap_block_pp1_stage0_flag00000000, tmp_183_cast_fu_5410_p1, tmp_234_cast_fu_8032_p1)
    begin
        if (((ap_const_logic_1 = ap_enable_reg_pp1_iter2) and (ap_block_pp1_stage0_flag00000000 = ap_const_boolean_0))) then 
            ShuffleConvs_2_Downs_79_address0 <= tmp_234_cast_fu_8032_p1(7 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_CS_fsm_state22) or (ap_const_logic_1 = ap_CS_fsm_state23))) then 
            ShuffleConvs_2_Downs_79_address0 <= ShuffleConvs_2_Downs_436_reg_8739;
        elsif (((ap_const_logic_1 = ap_enable_reg_pp0_iter2) and (ap_block_pp0_stage0_flag00000000 = ap_const_boolean_0))) then 
            ShuffleConvs_2_Downs_79_address0 <= tmp_183_cast_fu_5410_p1(7 - 1 downto 0);
        else 
            ShuffleConvs_2_Downs_79_address0 <= "XXXXXXX";
        end if; 
    end process;

    ShuffleConvs_2_Downs_79_address1 <= ShuffleConvs_2_Downs_604_reg_9784;

    ShuffleConvs_2_Downs_79_ce0_assign_proc : process(ap_block_pp0_stage0_flag00011001, ap_enable_reg_pp0_iter2, ap_block_pp1_stage0_flag00011001, ap_enable_reg_pp1_iter2, ap_CS_fsm_state22, ap_CS_fsm_state23)
    begin
        if ((((ap_block_pp0_stage0_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter2)) or ((ap_block_pp1_stage0_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp1_iter2)) or (ap_const_logic_1 = ap_CS_fsm_state22) or (ap_const_logic_1 = ap_CS_fsm_state23))) then 
            ShuffleConvs_2_Downs_79_ce0 <= ap_const_logic_1;
        else 
            ShuffleConvs_2_Downs_79_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    ShuffleConvs_2_Downs_79_ce1_assign_proc : process(ap_block_pp1_stage0_flag00011001, ap_enable_reg_pp1_iter3)
    begin
        if (((ap_block_pp1_stage0_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp1_iter3))) then 
            ShuffleConvs_2_Downs_79_ce1 <= ap_const_logic_1;
        else 
            ShuffleConvs_2_Downs_79_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    ShuffleConvs_2_Downs_79_d0_assign_proc : process(bias_V_q0, ap_enable_reg_pp0_iter2, ap_CS_fsm_state23, ap_block_pp0_stage0_flag00000000, tmp_25_10_fu_6689_p2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state23)) then 
            ShuffleConvs_2_Downs_79_d0 <= tmp_25_10_fu_6689_p2;
        elsif (((ap_const_logic_1 = ap_enable_reg_pp0_iter2) and (ap_block_pp0_stage0_flag00000000 = ap_const_boolean_0))) then 
            ShuffleConvs_2_Downs_79_d0 <= bias_V_q0;
        else 
            ShuffleConvs_2_Downs_79_d0 <= "XXXXXXXX";
        end if; 
    end process;

    ShuffleConvs_2_Downs_79_d1 <= ap_const_lv8_0;

    ShuffleConvs_2_Downs_79_we0_assign_proc : process(ap_block_pp0_stage0_flag00011001, co_cast_mid2_v_reg_8364, ap_enable_reg_pp0_iter2, ap_CS_fsm_state23)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state23) or ((ap_block_pp0_stage0_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter2) and (co_cast_mid2_v_reg_8364 = ap_const_lv7_17)))) then 
            ShuffleConvs_2_Downs_79_we0 <= ap_const_logic_1;
        else 
            ShuffleConvs_2_Downs_79_we0 <= ap_const_logic_0;
        end if; 
    end process;


    ShuffleConvs_2_Downs_79_we1_assign_proc : process(ap_block_pp1_stage0_flag00011001, ap_reg_pp1_iter2_co9_mid2_reg_9591, ap_enable_reg_pp1_iter3, tmp_99_fu_8334_p3)
    begin
        if (((ap_block_pp1_stage0_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp1_iter3) and (ap_const_lv1_1 = tmp_99_fu_8334_p3) and (ap_reg_pp1_iter2_co9_mid2_reg_9591 = ap_const_lv7_17))) then 
            ShuffleConvs_2_Downs_79_we1 <= ap_const_logic_1;
        else 
            ShuffleConvs_2_Downs_79_we1 <= ap_const_logic_0;
        end if; 
    end process;


    ShuffleConvs_2_Downs_7_address0_assign_proc : process(ap_enable_reg_pp0_iter2, ShuffleConvs_2_Downs_536_reg_9348, ap_enable_reg_pp1_iter2, ap_CS_fsm_state40, ap_CS_fsm_state41, ap_block_pp0_stage0_flag00000000, ap_block_pp1_stage0_flag00000000, tmp_183_cast_fu_5410_p1, tmp_234_cast_fu_8032_p1)
    begin
        if (((ap_const_logic_1 = ap_enable_reg_pp1_iter2) and (ap_block_pp1_stage0_flag00000000 = ap_const_boolean_0))) then 
            ShuffleConvs_2_Downs_7_address0 <= tmp_234_cast_fu_8032_p1(7 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_CS_fsm_state40) or (ap_const_logic_1 = ap_CS_fsm_state41))) then 
            ShuffleConvs_2_Downs_7_address0 <= ShuffleConvs_2_Downs_536_reg_9348;
        elsif (((ap_const_logic_1 = ap_enable_reg_pp0_iter2) and (ap_block_pp0_stage0_flag00000000 = ap_const_boolean_0))) then 
            ShuffleConvs_2_Downs_7_address0 <= tmp_183_cast_fu_5410_p1(7 - 1 downto 0);
        else 
            ShuffleConvs_2_Downs_7_address0 <= "XXXXXXX";
        end if; 
    end process;

    ShuffleConvs_2_Downs_7_address1 <= ShuffleConvs_2_Downs_642_reg_10012;

    ShuffleConvs_2_Downs_7_ce0_assign_proc : process(ap_block_pp0_stage0_flag00011001, ap_enable_reg_pp0_iter2, ap_block_pp1_stage0_flag00011001, ap_enable_reg_pp1_iter2, ap_CS_fsm_state40, ap_CS_fsm_state41)
    begin
        if ((((ap_block_pp0_stage0_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter2)) or ((ap_block_pp1_stage0_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp1_iter2)) or (ap_const_logic_1 = ap_CS_fsm_state40) or (ap_const_logic_1 = ap_CS_fsm_state41))) then 
            ShuffleConvs_2_Downs_7_ce0 <= ap_const_logic_1;
        else 
            ShuffleConvs_2_Downs_7_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    ShuffleConvs_2_Downs_7_ce1_assign_proc : process(ap_block_pp1_stage0_flag00011001, ap_enable_reg_pp1_iter3)
    begin
        if (((ap_block_pp1_stage0_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp1_iter3))) then 
            ShuffleConvs_2_Downs_7_ce1 <= ap_const_logic_1;
        else 
            ShuffleConvs_2_Downs_7_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    ShuffleConvs_2_Downs_7_d0_assign_proc : process(bias_V_q0, ap_enable_reg_pp0_iter2, ap_CS_fsm_state41, ap_block_pp0_stage0_flag00000000, tmp_38_5_fu_7712_p2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state41)) then 
            ShuffleConvs_2_Downs_7_d0 <= tmp_38_5_fu_7712_p2;
        elsif (((ap_const_logic_1 = ap_enable_reg_pp0_iter2) and (ap_block_pp0_stage0_flag00000000 = ap_const_boolean_0))) then 
            ShuffleConvs_2_Downs_7_d0 <= bias_V_q0;
        else 
            ShuffleConvs_2_Downs_7_d0 <= "XXXXXXXX";
        end if; 
    end process;

    ShuffleConvs_2_Downs_7_d1 <= ap_const_lv8_0;

    ShuffleConvs_2_Downs_7_we0_assign_proc : process(ap_block_pp0_stage0_flag00011001, co_cast_mid2_v_reg_8364, ap_enable_reg_pp0_iter2, ap_CS_fsm_state41)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state41) or ((ap_block_pp0_stage0_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter2) and (co_cast_mid2_v_reg_8364 = ap_const_lv7_59)))) then 
            ShuffleConvs_2_Downs_7_we0 <= ap_const_logic_1;
        else 
            ShuffleConvs_2_Downs_7_we0 <= ap_const_logic_0;
        end if; 
    end process;


    ShuffleConvs_2_Downs_7_we1_assign_proc : process(ap_block_pp1_stage0_flag00011001, ap_reg_pp1_iter2_co9_mid2_reg_9591, ap_enable_reg_pp1_iter3, tmp_99_fu_8334_p3)
    begin
        if (((ap_block_pp1_stage0_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp1_iter3) and (ap_const_lv1_1 = tmp_99_fu_8334_p3) and (ap_reg_pp1_iter2_co9_mid2_reg_9591 = ap_const_lv7_59))) then 
            ShuffleConvs_2_Downs_7_we1 <= ap_const_logic_1;
        else 
            ShuffleConvs_2_Downs_7_we1 <= ap_const_logic_0;
        end if; 
    end process;


    ShuffleConvs_2_Downs_80_address0_assign_proc : process(ap_enable_reg_pp0_iter2, ShuffleConvs_2_Downs_437_reg_8744, ap_enable_reg_pp1_iter2, ap_CS_fsm_state22, ap_CS_fsm_state23, ap_block_pp0_stage0_flag00000000, ap_block_pp1_stage0_flag00000000, tmp_183_cast_fu_5410_p1, tmp_234_cast_fu_8032_p1)
    begin
        if (((ap_const_logic_1 = ap_enable_reg_pp1_iter2) and (ap_block_pp1_stage0_flag00000000 = ap_const_boolean_0))) then 
            ShuffleConvs_2_Downs_80_address0 <= tmp_234_cast_fu_8032_p1(7 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_CS_fsm_state22) or (ap_const_logic_1 = ap_CS_fsm_state23))) then 
            ShuffleConvs_2_Downs_80_address0 <= ShuffleConvs_2_Downs_437_reg_8744;
        elsif (((ap_const_logic_1 = ap_enable_reg_pp0_iter2) and (ap_block_pp0_stage0_flag00000000 = ap_const_boolean_0))) then 
            ShuffleConvs_2_Downs_80_address0 <= tmp_183_cast_fu_5410_p1(7 - 1 downto 0);
        else 
            ShuffleConvs_2_Downs_80_address0 <= "XXXXXXX";
        end if; 
    end process;

    ShuffleConvs_2_Downs_80_address1 <= ShuffleConvs_2_Downs_606_reg_9796;

    ShuffleConvs_2_Downs_80_ce0_assign_proc : process(ap_block_pp0_stage0_flag00011001, ap_enable_reg_pp0_iter2, ap_block_pp1_stage0_flag00011001, ap_enable_reg_pp1_iter2, ap_CS_fsm_state22, ap_CS_fsm_state23)
    begin
        if ((((ap_block_pp0_stage0_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter2)) or ((ap_block_pp1_stage0_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp1_iter2)) or (ap_const_logic_1 = ap_CS_fsm_state22) or (ap_const_logic_1 = ap_CS_fsm_state23))) then 
            ShuffleConvs_2_Downs_80_ce0 <= ap_const_logic_1;
        else 
            ShuffleConvs_2_Downs_80_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    ShuffleConvs_2_Downs_80_ce1_assign_proc : process(ap_block_pp1_stage0_flag00011001, ap_enable_reg_pp1_iter3)
    begin
        if (((ap_block_pp1_stage0_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp1_iter3))) then 
            ShuffleConvs_2_Downs_80_ce1 <= ap_const_logic_1;
        else 
            ShuffleConvs_2_Downs_80_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    ShuffleConvs_2_Downs_80_d0_assign_proc : process(bias_V_q0, ap_enable_reg_pp0_iter2, ap_CS_fsm_state23, ap_block_pp0_stage0_flag00000000, tmp_25_s_fu_6659_p2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state23)) then 
            ShuffleConvs_2_Downs_80_d0 <= tmp_25_s_fu_6659_p2;
        elsif (((ap_const_logic_1 = ap_enable_reg_pp0_iter2) and (ap_block_pp0_stage0_flag00000000 = ap_const_boolean_0))) then 
            ShuffleConvs_2_Downs_80_d0 <= bias_V_q0;
        else 
            ShuffleConvs_2_Downs_80_d0 <= "XXXXXXXX";
        end if; 
    end process;

    ShuffleConvs_2_Downs_80_d1 <= ap_const_lv8_0;

    ShuffleConvs_2_Downs_80_we0_assign_proc : process(ap_block_pp0_stage0_flag00011001, co_cast_mid2_v_reg_8364, ap_enable_reg_pp0_iter2, ap_CS_fsm_state23)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state23) or ((ap_block_pp0_stage0_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter2) and (co_cast_mid2_v_reg_8364 = ap_const_lv7_16)))) then 
            ShuffleConvs_2_Downs_80_we0 <= ap_const_logic_1;
        else 
            ShuffleConvs_2_Downs_80_we0 <= ap_const_logic_0;
        end if; 
    end process;


    ShuffleConvs_2_Downs_80_we1_assign_proc : process(ap_block_pp1_stage0_flag00011001, ap_reg_pp1_iter2_co9_mid2_reg_9591, ap_enable_reg_pp1_iter3, tmp_99_fu_8334_p3)
    begin
        if (((ap_block_pp1_stage0_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp1_iter3) and (ap_const_lv1_1 = tmp_99_fu_8334_p3) and (ap_reg_pp1_iter2_co9_mid2_reg_9591 = ap_const_lv7_16))) then 
            ShuffleConvs_2_Downs_80_we1 <= ap_const_logic_1;
        else 
            ShuffleConvs_2_Downs_80_we1 <= ap_const_logic_0;
        end if; 
    end process;


    ShuffleConvs_2_Downs_81_address0_assign_proc : process(ap_enable_reg_pp0_iter2, ShuffleConvs_2_Downs_434_reg_8729, ap_enable_reg_pp1_iter2, ap_CS_fsm_state22, ap_CS_fsm_state23, ap_block_pp0_stage0_flag00000000, ap_block_pp1_stage0_flag00000000, tmp_183_cast_fu_5410_p1, tmp_234_cast_fu_8032_p1)
    begin
        if (((ap_const_logic_1 = ap_enable_reg_pp1_iter2) and (ap_block_pp1_stage0_flag00000000 = ap_const_boolean_0))) then 
            ShuffleConvs_2_Downs_81_address0 <= tmp_234_cast_fu_8032_p1(7 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_CS_fsm_state22) or (ap_const_logic_1 = ap_CS_fsm_state23))) then 
            ShuffleConvs_2_Downs_81_address0 <= ShuffleConvs_2_Downs_434_reg_8729;
        elsif (((ap_const_logic_1 = ap_enable_reg_pp0_iter2) and (ap_block_pp0_stage0_flag00000000 = ap_const_boolean_0))) then 
            ShuffleConvs_2_Downs_81_address0 <= tmp_183_cast_fu_5410_p1(7 - 1 downto 0);
        else 
            ShuffleConvs_2_Downs_81_address0 <= "XXXXXXX";
        end if; 
    end process;

    ShuffleConvs_2_Downs_81_address1 <= ShuffleConvs_2_Downs_587_reg_9682;

    ShuffleConvs_2_Downs_81_ce0_assign_proc : process(ap_block_pp0_stage0_flag00011001, ap_enable_reg_pp0_iter2, ap_block_pp1_stage0_flag00011001, ap_enable_reg_pp1_iter2, ap_CS_fsm_state22, ap_CS_fsm_state23)
    begin
        if ((((ap_block_pp0_stage0_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter2)) or ((ap_block_pp1_stage0_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp1_iter2)) or (ap_const_logic_1 = ap_CS_fsm_state22) or (ap_const_logic_1 = ap_CS_fsm_state23))) then 
            ShuffleConvs_2_Downs_81_ce0 <= ap_const_logic_1;
        else 
            ShuffleConvs_2_Downs_81_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    ShuffleConvs_2_Downs_81_ce1_assign_proc : process(ap_block_pp1_stage0_flag00011001, ap_enable_reg_pp1_iter3)
    begin
        if (((ap_block_pp1_stage0_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp1_iter3))) then 
            ShuffleConvs_2_Downs_81_ce1 <= ap_const_logic_1;
        else 
            ShuffleConvs_2_Downs_81_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    ShuffleConvs_2_Downs_81_d0_assign_proc : process(bias_V_q0, ap_enable_reg_pp0_iter2, ap_CS_fsm_state23, ap_block_pp0_stage0_flag00000000, tmp_25_9_fu_6629_p2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state23)) then 
            ShuffleConvs_2_Downs_81_d0 <= tmp_25_9_fu_6629_p2;
        elsif (((ap_const_logic_1 = ap_enable_reg_pp0_iter2) and (ap_block_pp0_stage0_flag00000000 = ap_const_boolean_0))) then 
            ShuffleConvs_2_Downs_81_d0 <= bias_V_q0;
        else 
            ShuffleConvs_2_Downs_81_d0 <= "XXXXXXXX";
        end if; 
    end process;

    ShuffleConvs_2_Downs_81_d1 <= ap_const_lv8_0;

    ShuffleConvs_2_Downs_81_we0_assign_proc : process(ap_block_pp0_stage0_flag00011001, co_cast_mid2_v_reg_8364, ap_enable_reg_pp0_iter2, ap_CS_fsm_state23)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state23) or ((ap_block_pp0_stage0_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter2) and (co_cast_mid2_v_reg_8364 = ap_const_lv7_15)))) then 
            ShuffleConvs_2_Downs_81_we0 <= ap_const_logic_1;
        else 
            ShuffleConvs_2_Downs_81_we0 <= ap_const_logic_0;
        end if; 
    end process;


    ShuffleConvs_2_Downs_81_we1_assign_proc : process(ap_block_pp1_stage0_flag00011001, ap_reg_pp1_iter2_co9_mid2_reg_9591, ap_enable_reg_pp1_iter3, tmp_99_fu_8334_p3)
    begin
        if (((ap_block_pp1_stage0_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp1_iter3) and (ap_const_lv1_1 = tmp_99_fu_8334_p3) and (ap_reg_pp1_iter2_co9_mid2_reg_9591 = ap_const_lv7_15))) then 
            ShuffleConvs_2_Downs_81_we1 <= ap_const_logic_1;
        else 
            ShuffleConvs_2_Downs_81_we1 <= ap_const_logic_0;
        end if; 
    end process;


    ShuffleConvs_2_Downs_82_address0_assign_proc : process(ap_enable_reg_pp0_iter2, ShuffleConvs_2_Downs_445_reg_8784, ap_enable_reg_pp1_iter2, ap_CS_fsm_state22, ap_CS_fsm_state23, ap_block_pp0_stage0_flag00000000, ap_block_pp1_stage0_flag00000000, tmp_183_cast_fu_5410_p1, tmp_234_cast_fu_8032_p1)
    begin
        if (((ap_const_logic_1 = ap_enable_reg_pp1_iter2) and (ap_block_pp1_stage0_flag00000000 = ap_const_boolean_0))) then 
            ShuffleConvs_2_Downs_82_address0 <= tmp_234_cast_fu_8032_p1(7 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_CS_fsm_state22) or (ap_const_logic_1 = ap_CS_fsm_state23))) then 
            ShuffleConvs_2_Downs_82_address0 <= ShuffleConvs_2_Downs_445_reg_8784;
        elsif (((ap_const_logic_1 = ap_enable_reg_pp0_iter2) and (ap_block_pp0_stage0_flag00000000 = ap_const_boolean_0))) then 
            ShuffleConvs_2_Downs_82_address0 <= tmp_183_cast_fu_5410_p1(7 - 1 downto 0);
        else 
            ShuffleConvs_2_Downs_82_address0 <= "XXXXXXX";
        end if; 
    end process;

    ShuffleConvs_2_Downs_82_address1 <= ShuffleConvs_2_Downs_616_reg_9856;

    ShuffleConvs_2_Downs_82_ce0_assign_proc : process(ap_block_pp0_stage0_flag00011001, ap_enable_reg_pp0_iter2, ap_block_pp1_stage0_flag00011001, ap_enable_reg_pp1_iter2, ap_CS_fsm_state22, ap_CS_fsm_state23)
    begin
        if ((((ap_block_pp0_stage0_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter2)) or ((ap_block_pp1_stage0_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp1_iter2)) or (ap_const_logic_1 = ap_CS_fsm_state22) or (ap_const_logic_1 = ap_CS_fsm_state23))) then 
            ShuffleConvs_2_Downs_82_ce0 <= ap_const_logic_1;
        else 
            ShuffleConvs_2_Downs_82_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    ShuffleConvs_2_Downs_82_ce1_assign_proc : process(ap_block_pp1_stage0_flag00011001, ap_enable_reg_pp1_iter3)
    begin
        if (((ap_block_pp1_stage0_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp1_iter3))) then 
            ShuffleConvs_2_Downs_82_ce1 <= ap_const_logic_1;
        else 
            ShuffleConvs_2_Downs_82_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    ShuffleConvs_2_Downs_82_d0_assign_proc : process(bias_V_q0, ap_enable_reg_pp0_iter2, ap_CS_fsm_state23, ap_block_pp0_stage0_flag00000000, tmp_25_8_fu_6599_p2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state23)) then 
            ShuffleConvs_2_Downs_82_d0 <= tmp_25_8_fu_6599_p2;
        elsif (((ap_const_logic_1 = ap_enable_reg_pp0_iter2) and (ap_block_pp0_stage0_flag00000000 = ap_const_boolean_0))) then 
            ShuffleConvs_2_Downs_82_d0 <= bias_V_q0;
        else 
            ShuffleConvs_2_Downs_82_d0 <= "XXXXXXXX";
        end if; 
    end process;

    ShuffleConvs_2_Downs_82_d1 <= ap_const_lv8_0;

    ShuffleConvs_2_Downs_82_we0_assign_proc : process(ap_block_pp0_stage0_flag00011001, co_cast_mid2_v_reg_8364, ap_enable_reg_pp0_iter2, ap_CS_fsm_state23)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state23) or ((ap_block_pp0_stage0_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter2) and (co_cast_mid2_v_reg_8364 = ap_const_lv7_14)))) then 
            ShuffleConvs_2_Downs_82_we0 <= ap_const_logic_1;
        else 
            ShuffleConvs_2_Downs_82_we0 <= ap_const_logic_0;
        end if; 
    end process;


    ShuffleConvs_2_Downs_82_we1_assign_proc : process(ap_block_pp1_stage0_flag00011001, ap_reg_pp1_iter2_co9_mid2_reg_9591, ap_enable_reg_pp1_iter3, tmp_99_fu_8334_p3)
    begin
        if (((ap_block_pp1_stage0_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp1_iter3) and (ap_const_lv1_1 = tmp_99_fu_8334_p3) and (ap_reg_pp1_iter2_co9_mid2_reg_9591 = ap_const_lv7_14))) then 
            ShuffleConvs_2_Downs_82_we1 <= ap_const_logic_1;
        else 
            ShuffleConvs_2_Downs_82_we1 <= ap_const_logic_0;
        end if; 
    end process;


    ShuffleConvs_2_Downs_83_address0_assign_proc : process(ap_enable_reg_pp0_iter2, ShuffleConvs_2_Downs_397_reg_8490, ap_enable_reg_pp1_iter2, ap_CS_fsm_state13, ap_CS_fsm_state14, ap_block_pp0_stage0_flag00000000, ap_block_pp1_stage0_flag00000000, tmp_183_cast_fu_5410_p1, tmp_234_cast_fu_8032_p1)
    begin
        if (((ap_const_logic_1 = ap_enable_reg_pp1_iter2) and (ap_block_pp1_stage0_flag00000000 = ap_const_boolean_0))) then 
            ShuffleConvs_2_Downs_83_address0 <= tmp_234_cast_fu_8032_p1(7 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_CS_fsm_state13) or (ap_const_logic_1 = ap_CS_fsm_state14))) then 
            ShuffleConvs_2_Downs_83_address0 <= ShuffleConvs_2_Downs_397_reg_8490;
        elsif (((ap_const_logic_1 = ap_enable_reg_pp0_iter2) and (ap_block_pp0_stage0_flag00000000 = ap_const_boolean_0))) then 
            ShuffleConvs_2_Downs_83_address0 <= tmp_183_cast_fu_5410_p1(7 - 1 downto 0);
        else 
            ShuffleConvs_2_Downs_83_address0 <= "XXXXXXX";
        end if; 
    end process;

    ShuffleConvs_2_Downs_83_address1 <= ShuffleConvs_2_Downs_608_reg_9808;

    ShuffleConvs_2_Downs_83_ce0_assign_proc : process(ap_block_pp0_stage0_flag00011001, ap_enable_reg_pp0_iter2, ap_block_pp1_stage0_flag00011001, ap_enable_reg_pp1_iter2, ap_CS_fsm_state13, ap_CS_fsm_state14)
    begin
        if ((((ap_block_pp0_stage0_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter2)) or ((ap_block_pp1_stage0_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp1_iter2)) or (ap_const_logic_1 = ap_CS_fsm_state13) or (ap_const_logic_1 = ap_CS_fsm_state14))) then 
            ShuffleConvs_2_Downs_83_ce0 <= ap_const_logic_1;
        else 
            ShuffleConvs_2_Downs_83_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    ShuffleConvs_2_Downs_83_ce1_assign_proc : process(ap_block_pp1_stage0_flag00011001, ap_enable_reg_pp1_iter3)
    begin
        if (((ap_block_pp1_stage0_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp1_iter3))) then 
            ShuffleConvs_2_Downs_83_ce1 <= ap_const_logic_1;
        else 
            ShuffleConvs_2_Downs_83_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    ShuffleConvs_2_Downs_83_d0_assign_proc : process(bias_V_q0, ap_enable_reg_pp0_iter2, ap_CS_fsm_state14, ap_block_pp0_stage0_flag00000000, tmp_20_2_fu_5823_p2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            ShuffleConvs_2_Downs_83_d0 <= tmp_20_2_fu_5823_p2;
        elsif (((ap_const_logic_1 = ap_enable_reg_pp0_iter2) and (ap_block_pp0_stage0_flag00000000 = ap_const_boolean_0))) then 
            ShuffleConvs_2_Downs_83_d0 <= bias_V_q0;
        else 
            ShuffleConvs_2_Downs_83_d0 <= "XXXXXXXX";
        end if; 
    end process;

    ShuffleConvs_2_Downs_83_d1 <= ap_const_lv8_0;

    ShuffleConvs_2_Downs_83_we0_assign_proc : process(ap_block_pp0_stage0_flag00011001, co_cast_mid2_v_reg_8364, ap_enable_reg_pp0_iter2, ap_CS_fsm_state14)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state14) or ((ap_block_pp0_stage0_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter2) and (co_cast_mid2_v_reg_8364 = ap_const_lv7_2)))) then 
            ShuffleConvs_2_Downs_83_we0 <= ap_const_logic_1;
        else 
            ShuffleConvs_2_Downs_83_we0 <= ap_const_logic_0;
        end if; 
    end process;


    ShuffleConvs_2_Downs_83_we1_assign_proc : process(ap_block_pp1_stage0_flag00011001, ap_reg_pp1_iter2_co9_mid2_reg_9591, ap_enable_reg_pp1_iter3, tmp_99_fu_8334_p3)
    begin
        if (((ap_block_pp1_stage0_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp1_iter3) and (ap_const_lv1_1 = tmp_99_fu_8334_p3) and (ap_reg_pp1_iter2_co9_mid2_reg_9591 = ap_const_lv7_2))) then 
            ShuffleConvs_2_Downs_83_we1 <= ap_const_logic_1;
        else 
            ShuffleConvs_2_Downs_83_we1 <= ap_const_logic_0;
        end if; 
    end process;


    ShuffleConvs_2_Downs_84_address0_assign_proc : process(ap_enable_reg_pp0_iter2, ShuffleConvs_2_Downs_435_reg_8734, ap_enable_reg_pp1_iter2, ap_CS_fsm_state22, ap_CS_fsm_state23, ap_block_pp0_stage0_flag00000000, ap_block_pp1_stage0_flag00000000, tmp_183_cast_fu_5410_p1, tmp_234_cast_fu_8032_p1)
    begin
        if (((ap_const_logic_1 = ap_enable_reg_pp1_iter2) and (ap_block_pp1_stage0_flag00000000 = ap_const_boolean_0))) then 
            ShuffleConvs_2_Downs_84_address0 <= tmp_234_cast_fu_8032_p1(7 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_CS_fsm_state22) or (ap_const_logic_1 = ap_CS_fsm_state23))) then 
            ShuffleConvs_2_Downs_84_address0 <= ShuffleConvs_2_Downs_435_reg_8734;
        elsif (((ap_const_logic_1 = ap_enable_reg_pp0_iter2) and (ap_block_pp0_stage0_flag00000000 = ap_const_boolean_0))) then 
            ShuffleConvs_2_Downs_84_address0 <= tmp_183_cast_fu_5410_p1(7 - 1 downto 0);
        else 
            ShuffleConvs_2_Downs_84_address0 <= "XXXXXXX";
        end if; 
    end process;

    ShuffleConvs_2_Downs_84_address1 <= ShuffleConvs_2_Downs_588_reg_9688;

    ShuffleConvs_2_Downs_84_ce0_assign_proc : process(ap_block_pp0_stage0_flag00011001, ap_enable_reg_pp0_iter2, ap_block_pp1_stage0_flag00011001, ap_enable_reg_pp1_iter2, ap_CS_fsm_state22, ap_CS_fsm_state23)
    begin
        if ((((ap_block_pp0_stage0_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter2)) or ((ap_block_pp1_stage0_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp1_iter2)) or (ap_const_logic_1 = ap_CS_fsm_state22) or (ap_const_logic_1 = ap_CS_fsm_state23))) then 
            ShuffleConvs_2_Downs_84_ce0 <= ap_const_logic_1;
        else 
            ShuffleConvs_2_Downs_84_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    ShuffleConvs_2_Downs_84_ce1_assign_proc : process(ap_block_pp1_stage0_flag00011001, ap_enable_reg_pp1_iter3)
    begin
        if (((ap_block_pp1_stage0_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp1_iter3))) then 
            ShuffleConvs_2_Downs_84_ce1 <= ap_const_logic_1;
        else 
            ShuffleConvs_2_Downs_84_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    ShuffleConvs_2_Downs_84_d0_assign_proc : process(bias_V_q0, ap_enable_reg_pp0_iter2, ap_CS_fsm_state23, ap_block_pp0_stage0_flag00000000, tmp_25_7_fu_6569_p2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state23)) then 
            ShuffleConvs_2_Downs_84_d0 <= tmp_25_7_fu_6569_p2;
        elsif (((ap_const_logic_1 = ap_enable_reg_pp0_iter2) and (ap_block_pp0_stage0_flag00000000 = ap_const_boolean_0))) then 
            ShuffleConvs_2_Downs_84_d0 <= bias_V_q0;
        else 
            ShuffleConvs_2_Downs_84_d0 <= "XXXXXXXX";
        end if; 
    end process;

    ShuffleConvs_2_Downs_84_d1 <= ap_const_lv8_0;

    ShuffleConvs_2_Downs_84_we0_assign_proc : process(ap_block_pp0_stage0_flag00011001, co_cast_mid2_v_reg_8364, ap_enable_reg_pp0_iter2, ap_CS_fsm_state23)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state23) or ((ap_block_pp0_stage0_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter2) and (co_cast_mid2_v_reg_8364 = ap_const_lv7_13)))) then 
            ShuffleConvs_2_Downs_84_we0 <= ap_const_logic_1;
        else 
            ShuffleConvs_2_Downs_84_we0 <= ap_const_logic_0;
        end if; 
    end process;


    ShuffleConvs_2_Downs_84_we1_assign_proc : process(ap_block_pp1_stage0_flag00011001, ap_reg_pp1_iter2_co9_mid2_reg_9591, ap_enable_reg_pp1_iter3, tmp_99_fu_8334_p3)
    begin
        if (((ap_block_pp1_stage0_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp1_iter3) and (ap_const_lv1_1 = tmp_99_fu_8334_p3) and (ap_reg_pp1_iter2_co9_mid2_reg_9591 = ap_const_lv7_13))) then 
            ShuffleConvs_2_Downs_84_we1 <= ap_const_logic_1;
        else 
            ShuffleConvs_2_Downs_84_we1 <= ap_const_logic_0;
        end if; 
    end process;


    ShuffleConvs_2_Downs_85_address0_assign_proc : process(ap_enable_reg_pp0_iter2, ShuffleConvs_2_Downs_438_reg_8749, ap_enable_reg_pp1_iter2, ap_CS_fsm_state22, ap_CS_fsm_state23, ap_block_pp0_stage0_flag00000000, ap_block_pp1_stage0_flag00000000, tmp_183_cast_fu_5410_p1, tmp_234_cast_fu_8032_p1)
    begin
        if (((ap_const_logic_1 = ap_enable_reg_pp1_iter2) and (ap_block_pp1_stage0_flag00000000 = ap_const_boolean_0))) then 
            ShuffleConvs_2_Downs_85_address0 <= tmp_234_cast_fu_8032_p1(7 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_CS_fsm_state22) or (ap_const_logic_1 = ap_CS_fsm_state23))) then 
            ShuffleConvs_2_Downs_85_address0 <= ShuffleConvs_2_Downs_438_reg_8749;
        elsif (((ap_const_logic_1 = ap_enable_reg_pp0_iter2) and (ap_block_pp0_stage0_flag00000000 = ap_const_boolean_0))) then 
            ShuffleConvs_2_Downs_85_address0 <= tmp_183_cast_fu_5410_p1(7 - 1 downto 0);
        else 
            ShuffleConvs_2_Downs_85_address0 <= "XXXXXXX";
        end if; 
    end process;

    ShuffleConvs_2_Downs_85_address1 <= ShuffleConvs_2_Downs_609_reg_9814;

    ShuffleConvs_2_Downs_85_ce0_assign_proc : process(ap_block_pp0_stage0_flag00011001, ap_enable_reg_pp0_iter2, ap_block_pp1_stage0_flag00011001, ap_enable_reg_pp1_iter2, ap_CS_fsm_state22, ap_CS_fsm_state23)
    begin
        if ((((ap_block_pp0_stage0_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter2)) or ((ap_block_pp1_stage0_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp1_iter2)) or (ap_const_logic_1 = ap_CS_fsm_state22) or (ap_const_logic_1 = ap_CS_fsm_state23))) then 
            ShuffleConvs_2_Downs_85_ce0 <= ap_const_logic_1;
        else 
            ShuffleConvs_2_Downs_85_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    ShuffleConvs_2_Downs_85_ce1_assign_proc : process(ap_block_pp1_stage0_flag00011001, ap_enable_reg_pp1_iter3)
    begin
        if (((ap_block_pp1_stage0_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp1_iter3))) then 
            ShuffleConvs_2_Downs_85_ce1 <= ap_const_logic_1;
        else 
            ShuffleConvs_2_Downs_85_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    ShuffleConvs_2_Downs_85_d0_assign_proc : process(bias_V_q0, ap_enable_reg_pp0_iter2, ap_CS_fsm_state23, ap_block_pp0_stage0_flag00000000, tmp_25_6_fu_6539_p2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state23)) then 
            ShuffleConvs_2_Downs_85_d0 <= tmp_25_6_fu_6539_p2;
        elsif (((ap_const_logic_1 = ap_enable_reg_pp0_iter2) and (ap_block_pp0_stage0_flag00000000 = ap_const_boolean_0))) then 
            ShuffleConvs_2_Downs_85_d0 <= bias_V_q0;
        else 
            ShuffleConvs_2_Downs_85_d0 <= "XXXXXXXX";
        end if; 
    end process;

    ShuffleConvs_2_Downs_85_d1 <= ap_const_lv8_0;

    ShuffleConvs_2_Downs_85_we0_assign_proc : process(ap_block_pp0_stage0_flag00011001, co_cast_mid2_v_reg_8364, ap_enable_reg_pp0_iter2, ap_CS_fsm_state23)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state23) or ((ap_block_pp0_stage0_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter2) and (co_cast_mid2_v_reg_8364 = ap_const_lv7_12)))) then 
            ShuffleConvs_2_Downs_85_we0 <= ap_const_logic_1;
        else 
            ShuffleConvs_2_Downs_85_we0 <= ap_const_logic_0;
        end if; 
    end process;


    ShuffleConvs_2_Downs_85_we1_assign_proc : process(ap_block_pp1_stage0_flag00011001, ap_reg_pp1_iter2_co9_mid2_reg_9591, ap_enable_reg_pp1_iter3, tmp_99_fu_8334_p3)
    begin
        if (((ap_block_pp1_stage0_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp1_iter3) and (ap_const_lv1_1 = tmp_99_fu_8334_p3) and (ap_reg_pp1_iter2_co9_mid2_reg_9591 = ap_const_lv7_12))) then 
            ShuffleConvs_2_Downs_85_we1 <= ap_const_logic_1;
        else 
            ShuffleConvs_2_Downs_85_we1 <= ap_const_logic_0;
        end if; 
    end process;


    ShuffleConvs_2_Downs_86_address0_assign_proc : process(ap_enable_reg_pp0_iter2, ShuffleConvs_2_Downs_439_reg_8754, ap_enable_reg_pp1_iter2, ap_CS_fsm_state22, ap_CS_fsm_state23, ap_block_pp0_stage0_flag00000000, ap_block_pp1_stage0_flag00000000, tmp_183_cast_fu_5410_p1, tmp_234_cast_fu_8032_p1)
    begin
        if (((ap_const_logic_1 = ap_enable_reg_pp1_iter2) and (ap_block_pp1_stage0_flag00000000 = ap_const_boolean_0))) then 
            ShuffleConvs_2_Downs_86_address0 <= tmp_234_cast_fu_8032_p1(7 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_CS_fsm_state22) or (ap_const_logic_1 = ap_CS_fsm_state23))) then 
            ShuffleConvs_2_Downs_86_address0 <= ShuffleConvs_2_Downs_439_reg_8754;
        elsif (((ap_const_logic_1 = ap_enable_reg_pp0_iter2) and (ap_block_pp0_stage0_flag00000000 = ap_const_boolean_0))) then 
            ShuffleConvs_2_Downs_86_address0 <= tmp_183_cast_fu_5410_p1(7 - 1 downto 0);
        else 
            ShuffleConvs_2_Downs_86_address0 <= "XXXXXXX";
        end if; 
    end process;

    ShuffleConvs_2_Downs_86_address1 <= ShuffleConvs_2_Downs_610_reg_9820;

    ShuffleConvs_2_Downs_86_ce0_assign_proc : process(ap_block_pp0_stage0_flag00011001, ap_enable_reg_pp0_iter2, ap_block_pp1_stage0_flag00011001, ap_enable_reg_pp1_iter2, ap_CS_fsm_state22, ap_CS_fsm_state23)
    begin
        if ((((ap_block_pp0_stage0_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter2)) or ((ap_block_pp1_stage0_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp1_iter2)) or (ap_const_logic_1 = ap_CS_fsm_state22) or (ap_const_logic_1 = ap_CS_fsm_state23))) then 
            ShuffleConvs_2_Downs_86_ce0 <= ap_const_logic_1;
        else 
            ShuffleConvs_2_Downs_86_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    ShuffleConvs_2_Downs_86_ce1_assign_proc : process(ap_block_pp1_stage0_flag00011001, ap_enable_reg_pp1_iter3)
    begin
        if (((ap_block_pp1_stage0_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp1_iter3))) then 
            ShuffleConvs_2_Downs_86_ce1 <= ap_const_logic_1;
        else 
            ShuffleConvs_2_Downs_86_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    ShuffleConvs_2_Downs_86_d0_assign_proc : process(bias_V_q0, ap_enable_reg_pp0_iter2, ap_CS_fsm_state23, ap_block_pp0_stage0_flag00000000, tmp_25_5_fu_6509_p2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state23)) then 
            ShuffleConvs_2_Downs_86_d0 <= tmp_25_5_fu_6509_p2;
        elsif (((ap_const_logic_1 = ap_enable_reg_pp0_iter2) and (ap_block_pp0_stage0_flag00000000 = ap_const_boolean_0))) then 
            ShuffleConvs_2_Downs_86_d0 <= bias_V_q0;
        else 
            ShuffleConvs_2_Downs_86_d0 <= "XXXXXXXX";
        end if; 
    end process;

    ShuffleConvs_2_Downs_86_d1 <= ap_const_lv8_0;

    ShuffleConvs_2_Downs_86_we0_assign_proc : process(ap_block_pp0_stage0_flag00011001, co_cast_mid2_v_reg_8364, ap_enable_reg_pp0_iter2, ap_CS_fsm_state23)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state23) or ((ap_block_pp0_stage0_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter2) and (co_cast_mid2_v_reg_8364 = ap_const_lv7_11)))) then 
            ShuffleConvs_2_Downs_86_we0 <= ap_const_logic_1;
        else 
            ShuffleConvs_2_Downs_86_we0 <= ap_const_logic_0;
        end if; 
    end process;


    ShuffleConvs_2_Downs_86_we1_assign_proc : process(ap_block_pp1_stage0_flag00011001, ap_reg_pp1_iter2_co9_mid2_reg_9591, ap_enable_reg_pp1_iter3, tmp_99_fu_8334_p3)
    begin
        if (((ap_block_pp1_stage0_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp1_iter3) and (ap_const_lv1_1 = tmp_99_fu_8334_p3) and (ap_reg_pp1_iter2_co9_mid2_reg_9591 = ap_const_lv7_11))) then 
            ShuffleConvs_2_Downs_86_we1 <= ap_const_logic_1;
        else 
            ShuffleConvs_2_Downs_86_we1 <= ap_const_logic_0;
        end if; 
    end process;


    ShuffleConvs_2_Downs_87_address0_assign_proc : process(ap_enable_reg_pp0_iter2, ShuffleConvs_2_Downs_440_reg_8759, ap_enable_reg_pp1_iter2, ap_CS_fsm_state22, ap_CS_fsm_state23, ap_block_pp0_stage0_flag00000000, ap_block_pp1_stage0_flag00000000, tmp_183_cast_fu_5410_p1, tmp_234_cast_fu_8032_p1)
    begin
        if (((ap_const_logic_1 = ap_enable_reg_pp1_iter2) and (ap_block_pp1_stage0_flag00000000 = ap_const_boolean_0))) then 
            ShuffleConvs_2_Downs_87_address0 <= tmp_234_cast_fu_8032_p1(7 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_CS_fsm_state22) or (ap_const_logic_1 = ap_CS_fsm_state23))) then 
            ShuffleConvs_2_Downs_87_address0 <= ShuffleConvs_2_Downs_440_reg_8759;
        elsif (((ap_const_logic_1 = ap_enable_reg_pp0_iter2) and (ap_block_pp0_stage0_flag00000000 = ap_const_boolean_0))) then 
            ShuffleConvs_2_Downs_87_address0 <= tmp_183_cast_fu_5410_p1(7 - 1 downto 0);
        else 
            ShuffleConvs_2_Downs_87_address0 <= "XXXXXXX";
        end if; 
    end process;

    ShuffleConvs_2_Downs_87_address1 <= ShuffleConvs_2_Downs_611_reg_9826;

    ShuffleConvs_2_Downs_87_ce0_assign_proc : process(ap_block_pp0_stage0_flag00011001, ap_enable_reg_pp0_iter2, ap_block_pp1_stage0_flag00011001, ap_enable_reg_pp1_iter2, ap_CS_fsm_state22, ap_CS_fsm_state23)
    begin
        if ((((ap_block_pp0_stage0_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter2)) or ((ap_block_pp1_stage0_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp1_iter2)) or (ap_const_logic_1 = ap_CS_fsm_state22) or (ap_const_logic_1 = ap_CS_fsm_state23))) then 
            ShuffleConvs_2_Downs_87_ce0 <= ap_const_logic_1;
        else 
            ShuffleConvs_2_Downs_87_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    ShuffleConvs_2_Downs_87_ce1_assign_proc : process(ap_block_pp1_stage0_flag00011001, ap_enable_reg_pp1_iter3)
    begin
        if (((ap_block_pp1_stage0_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp1_iter3))) then 
            ShuffleConvs_2_Downs_87_ce1 <= ap_const_logic_1;
        else 
            ShuffleConvs_2_Downs_87_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    ShuffleConvs_2_Downs_87_d0_assign_proc : process(bias_V_q0, ap_enable_reg_pp0_iter2, ap_CS_fsm_state23, ap_block_pp0_stage0_flag00000000, tmp_25_4_fu_6479_p2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state23)) then 
            ShuffleConvs_2_Downs_87_d0 <= tmp_25_4_fu_6479_p2;
        elsif (((ap_const_logic_1 = ap_enable_reg_pp0_iter2) and (ap_block_pp0_stage0_flag00000000 = ap_const_boolean_0))) then 
            ShuffleConvs_2_Downs_87_d0 <= bias_V_q0;
        else 
            ShuffleConvs_2_Downs_87_d0 <= "XXXXXXXX";
        end if; 
    end process;

    ShuffleConvs_2_Downs_87_d1 <= ap_const_lv8_0;

    ShuffleConvs_2_Downs_87_we0_assign_proc : process(ap_block_pp0_stage0_flag00011001, co_cast_mid2_v_reg_8364, ap_enable_reg_pp0_iter2, ap_CS_fsm_state23)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state23) or ((ap_block_pp0_stage0_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter2) and (co_cast_mid2_v_reg_8364 = ap_const_lv7_10)))) then 
            ShuffleConvs_2_Downs_87_we0 <= ap_const_logic_1;
        else 
            ShuffleConvs_2_Downs_87_we0 <= ap_const_logic_0;
        end if; 
    end process;


    ShuffleConvs_2_Downs_87_we1_assign_proc : process(ap_block_pp1_stage0_flag00011001, ap_reg_pp1_iter2_co9_mid2_reg_9591, ap_enable_reg_pp1_iter3, tmp_99_fu_8334_p3)
    begin
        if (((ap_block_pp1_stage0_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp1_iter3) and (ap_const_lv1_1 = tmp_99_fu_8334_p3) and (ap_reg_pp1_iter2_co9_mid2_reg_9591 = ap_const_lv7_10))) then 
            ShuffleConvs_2_Downs_87_we1 <= ap_const_logic_1;
        else 
            ShuffleConvs_2_Downs_87_we1 <= ap_const_logic_0;
        end if; 
    end process;


    ShuffleConvs_2_Downs_88_address0_assign_proc : process(ap_enable_reg_pp0_iter2, ShuffleConvs_2_Downs_441_reg_8764, ap_enable_reg_pp1_iter2, ap_CS_fsm_state22, ap_CS_fsm_state23, ap_block_pp0_stage0_flag00000000, ap_block_pp1_stage0_flag00000000, tmp_183_cast_fu_5410_p1, tmp_234_cast_fu_8032_p1)
    begin
        if (((ap_const_logic_1 = ap_enable_reg_pp1_iter2) and (ap_block_pp1_stage0_flag00000000 = ap_const_boolean_0))) then 
            ShuffleConvs_2_Downs_88_address0 <= tmp_234_cast_fu_8032_p1(7 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_CS_fsm_state22) or (ap_const_logic_1 = ap_CS_fsm_state23))) then 
            ShuffleConvs_2_Downs_88_address0 <= ShuffleConvs_2_Downs_441_reg_8764;
        elsif (((ap_const_logic_1 = ap_enable_reg_pp0_iter2) and (ap_block_pp0_stage0_flag00000000 = ap_const_boolean_0))) then 
            ShuffleConvs_2_Downs_88_address0 <= tmp_183_cast_fu_5410_p1(7 - 1 downto 0);
        else 
            ShuffleConvs_2_Downs_88_address0 <= "XXXXXXX";
        end if; 
    end process;

    ShuffleConvs_2_Downs_88_address1 <= ShuffleConvs_2_Downs_612_reg_9832;

    ShuffleConvs_2_Downs_88_ce0_assign_proc : process(ap_block_pp0_stage0_flag00011001, ap_enable_reg_pp0_iter2, ap_block_pp1_stage0_flag00011001, ap_enable_reg_pp1_iter2, ap_CS_fsm_state22, ap_CS_fsm_state23)
    begin
        if ((((ap_block_pp0_stage0_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter2)) or ((ap_block_pp1_stage0_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp1_iter2)) or (ap_const_logic_1 = ap_CS_fsm_state22) or (ap_const_logic_1 = ap_CS_fsm_state23))) then 
            ShuffleConvs_2_Downs_88_ce0 <= ap_const_logic_1;
        else 
            ShuffleConvs_2_Downs_88_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    ShuffleConvs_2_Downs_88_ce1_assign_proc : process(ap_block_pp1_stage0_flag00011001, ap_enable_reg_pp1_iter3)
    begin
        if (((ap_block_pp1_stage0_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp1_iter3))) then 
            ShuffleConvs_2_Downs_88_ce1 <= ap_const_logic_1;
        else 
            ShuffleConvs_2_Downs_88_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    ShuffleConvs_2_Downs_88_d0_assign_proc : process(bias_V_q0, ap_enable_reg_pp0_iter2, ap_CS_fsm_state23, ap_block_pp0_stage0_flag00000000, tmp_25_3_fu_6449_p2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state23)) then 
            ShuffleConvs_2_Downs_88_d0 <= tmp_25_3_fu_6449_p2;
        elsif (((ap_const_logic_1 = ap_enable_reg_pp0_iter2) and (ap_block_pp0_stage0_flag00000000 = ap_const_boolean_0))) then 
            ShuffleConvs_2_Downs_88_d0 <= bias_V_q0;
        else 
            ShuffleConvs_2_Downs_88_d0 <= "XXXXXXXX";
        end if; 
    end process;

    ShuffleConvs_2_Downs_88_d1 <= ap_const_lv8_0;

    ShuffleConvs_2_Downs_88_we0_assign_proc : process(ap_block_pp0_stage0_flag00011001, co_cast_mid2_v_reg_8364, ap_enable_reg_pp0_iter2, ap_CS_fsm_state23)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state23) or ((ap_block_pp0_stage0_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter2) and (co_cast_mid2_v_reg_8364 = ap_const_lv7_F)))) then 
            ShuffleConvs_2_Downs_88_we0 <= ap_const_logic_1;
        else 
            ShuffleConvs_2_Downs_88_we0 <= ap_const_logic_0;
        end if; 
    end process;


    ShuffleConvs_2_Downs_88_we1_assign_proc : process(ap_block_pp1_stage0_flag00011001, ap_reg_pp1_iter2_co9_mid2_reg_9591, ap_enable_reg_pp1_iter3, tmp_99_fu_8334_p3)
    begin
        if (((ap_block_pp1_stage0_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp1_iter3) and (ap_const_lv1_1 = tmp_99_fu_8334_p3) and (ap_reg_pp1_iter2_co9_mid2_reg_9591 = ap_const_lv7_F))) then 
            ShuffleConvs_2_Downs_88_we1 <= ap_const_logic_1;
        else 
            ShuffleConvs_2_Downs_88_we1 <= ap_const_logic_0;
        end if; 
    end process;


    ShuffleConvs_2_Downs_89_address0_assign_proc : process(ap_enable_reg_pp0_iter2, ShuffleConvs_2_Downs_442_reg_8769, ap_enable_reg_pp1_iter2, ap_CS_fsm_state22, ap_CS_fsm_state23, ap_block_pp0_stage0_flag00000000, ap_block_pp1_stage0_flag00000000, tmp_183_cast_fu_5410_p1, tmp_234_cast_fu_8032_p1)
    begin
        if (((ap_const_logic_1 = ap_enable_reg_pp1_iter2) and (ap_block_pp1_stage0_flag00000000 = ap_const_boolean_0))) then 
            ShuffleConvs_2_Downs_89_address0 <= tmp_234_cast_fu_8032_p1(7 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_CS_fsm_state22) or (ap_const_logic_1 = ap_CS_fsm_state23))) then 
            ShuffleConvs_2_Downs_89_address0 <= ShuffleConvs_2_Downs_442_reg_8769;
        elsif (((ap_const_logic_1 = ap_enable_reg_pp0_iter2) and (ap_block_pp0_stage0_flag00000000 = ap_const_boolean_0))) then 
            ShuffleConvs_2_Downs_89_address0 <= tmp_183_cast_fu_5410_p1(7 - 1 downto 0);
        else 
            ShuffleConvs_2_Downs_89_address0 <= "XXXXXXX";
        end if; 
    end process;

    ShuffleConvs_2_Downs_89_address1 <= ShuffleConvs_2_Downs_613_reg_9838;

    ShuffleConvs_2_Downs_89_ce0_assign_proc : process(ap_block_pp0_stage0_flag00011001, ap_enable_reg_pp0_iter2, ap_block_pp1_stage0_flag00011001, ap_enable_reg_pp1_iter2, ap_CS_fsm_state22, ap_CS_fsm_state23)
    begin
        if ((((ap_block_pp0_stage0_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter2)) or ((ap_block_pp1_stage0_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp1_iter2)) or (ap_const_logic_1 = ap_CS_fsm_state22) or (ap_const_logic_1 = ap_CS_fsm_state23))) then 
            ShuffleConvs_2_Downs_89_ce0 <= ap_const_logic_1;
        else 
            ShuffleConvs_2_Downs_89_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    ShuffleConvs_2_Downs_89_ce1_assign_proc : process(ap_block_pp1_stage0_flag00011001, ap_enable_reg_pp1_iter3)
    begin
        if (((ap_block_pp1_stage0_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp1_iter3))) then 
            ShuffleConvs_2_Downs_89_ce1 <= ap_const_logic_1;
        else 
            ShuffleConvs_2_Downs_89_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    ShuffleConvs_2_Downs_89_d0_assign_proc : process(bias_V_q0, ap_enable_reg_pp0_iter2, ap_CS_fsm_state23, ap_block_pp0_stage0_flag00000000, tmp_25_2_fu_6419_p2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state23)) then 
            ShuffleConvs_2_Downs_89_d0 <= tmp_25_2_fu_6419_p2;
        elsif (((ap_const_logic_1 = ap_enable_reg_pp0_iter2) and (ap_block_pp0_stage0_flag00000000 = ap_const_boolean_0))) then 
            ShuffleConvs_2_Downs_89_d0 <= bias_V_q0;
        else 
            ShuffleConvs_2_Downs_89_d0 <= "XXXXXXXX";
        end if; 
    end process;

    ShuffleConvs_2_Downs_89_d1 <= ap_const_lv8_0;

    ShuffleConvs_2_Downs_89_we0_assign_proc : process(ap_block_pp0_stage0_flag00011001, co_cast_mid2_v_reg_8364, ap_enable_reg_pp0_iter2, ap_CS_fsm_state23)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state23) or ((ap_block_pp0_stage0_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter2) and (co_cast_mid2_v_reg_8364 = ap_const_lv7_E)))) then 
            ShuffleConvs_2_Downs_89_we0 <= ap_const_logic_1;
        else 
            ShuffleConvs_2_Downs_89_we0 <= ap_const_logic_0;
        end if; 
    end process;


    ShuffleConvs_2_Downs_89_we1_assign_proc : process(ap_block_pp1_stage0_flag00011001, ap_reg_pp1_iter2_co9_mid2_reg_9591, ap_enable_reg_pp1_iter3, tmp_99_fu_8334_p3)
    begin
        if (((ap_block_pp1_stage0_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp1_iter3) and (ap_const_lv1_1 = tmp_99_fu_8334_p3) and (ap_reg_pp1_iter2_co9_mid2_reg_9591 = ap_const_lv7_E))) then 
            ShuffleConvs_2_Downs_89_we1 <= ap_const_logic_1;
        else 
            ShuffleConvs_2_Downs_89_we1 <= ap_const_logic_0;
        end if; 
    end process;


    ShuffleConvs_2_Downs_8_address0_assign_proc : process(ap_enable_reg_pp0_iter2, ShuffleConvs_2_Downs_544_reg_9388, ap_enable_reg_pp1_iter2, ap_CS_fsm_state40, ap_CS_fsm_state41, ap_block_pp0_stage0_flag00000000, ap_block_pp1_stage0_flag00000000, tmp_183_cast_fu_5410_p1, tmp_234_cast_fu_8032_p1)
    begin
        if (((ap_const_logic_1 = ap_enable_reg_pp1_iter2) and (ap_block_pp1_stage0_flag00000000 = ap_const_boolean_0))) then 
            ShuffleConvs_2_Downs_8_address0 <= tmp_234_cast_fu_8032_p1(7 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_CS_fsm_state40) or (ap_const_logic_1 = ap_CS_fsm_state41))) then 
            ShuffleConvs_2_Downs_8_address0 <= ShuffleConvs_2_Downs_544_reg_9388;
        elsif (((ap_const_logic_1 = ap_enable_reg_pp0_iter2) and (ap_block_pp0_stage0_flag00000000 = ap_const_boolean_0))) then 
            ShuffleConvs_2_Downs_8_address0 <= tmp_183_cast_fu_5410_p1(7 - 1 downto 0);
        else 
            ShuffleConvs_2_Downs_8_address0 <= "XXXXXXX";
        end if; 
    end process;

    ShuffleConvs_2_Downs_8_address1 <= ShuffleConvs_2_Downs_658_reg_10108;

    ShuffleConvs_2_Downs_8_ce0_assign_proc : process(ap_block_pp0_stage0_flag00011001, ap_enable_reg_pp0_iter2, ap_block_pp1_stage0_flag00011001, ap_enable_reg_pp1_iter2, ap_CS_fsm_state40, ap_CS_fsm_state41)
    begin
        if ((((ap_block_pp0_stage0_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter2)) or ((ap_block_pp1_stage0_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp1_iter2)) or (ap_const_logic_1 = ap_CS_fsm_state40) or (ap_const_logic_1 = ap_CS_fsm_state41))) then 
            ShuffleConvs_2_Downs_8_ce0 <= ap_const_logic_1;
        else 
            ShuffleConvs_2_Downs_8_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    ShuffleConvs_2_Downs_8_ce1_assign_proc : process(ap_block_pp1_stage0_flag00011001, ap_enable_reg_pp1_iter3)
    begin
        if (((ap_block_pp1_stage0_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp1_iter3))) then 
            ShuffleConvs_2_Downs_8_ce1 <= ap_const_logic_1;
        else 
            ShuffleConvs_2_Downs_8_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    ShuffleConvs_2_Downs_8_d0_assign_proc : process(bias_V_q0, ap_enable_reg_pp0_iter2, ap_CS_fsm_state41, ap_block_pp0_stage0_flag00000000, tmp_38_4_fu_7682_p2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state41)) then 
            ShuffleConvs_2_Downs_8_d0 <= tmp_38_4_fu_7682_p2;
        elsif (((ap_const_logic_1 = ap_enable_reg_pp0_iter2) and (ap_block_pp0_stage0_flag00000000 = ap_const_boolean_0))) then 
            ShuffleConvs_2_Downs_8_d0 <= bias_V_q0;
        else 
            ShuffleConvs_2_Downs_8_d0 <= "XXXXXXXX";
        end if; 
    end process;

    ShuffleConvs_2_Downs_8_d1 <= ap_const_lv8_0;

    ShuffleConvs_2_Downs_8_we0_assign_proc : process(ap_block_pp0_stage0_flag00011001, co_cast_mid2_v_reg_8364, ap_enable_reg_pp0_iter2, ap_CS_fsm_state41)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state41) or ((ap_block_pp0_stage0_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter2) and (co_cast_mid2_v_reg_8364 = ap_const_lv7_58)))) then 
            ShuffleConvs_2_Downs_8_we0 <= ap_const_logic_1;
        else 
            ShuffleConvs_2_Downs_8_we0 <= ap_const_logic_0;
        end if; 
    end process;


    ShuffleConvs_2_Downs_8_we1_assign_proc : process(ap_block_pp1_stage0_flag00011001, ap_reg_pp1_iter2_co9_mid2_reg_9591, ap_enable_reg_pp1_iter3, tmp_99_fu_8334_p3)
    begin
        if (((ap_block_pp1_stage0_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp1_iter3) and (ap_const_lv1_1 = tmp_99_fu_8334_p3) and (ap_reg_pp1_iter2_co9_mid2_reg_9591 = ap_const_lv7_58))) then 
            ShuffleConvs_2_Downs_8_we1 <= ap_const_logic_1;
        else 
            ShuffleConvs_2_Downs_8_we1 <= ap_const_logic_0;
        end if; 
    end process;


    ShuffleConvs_2_Downs_90_address0_assign_proc : process(ap_enable_reg_pp0_iter2, ShuffleConvs_2_Downs_443_reg_8774, ap_enable_reg_pp1_iter2, ap_CS_fsm_state22, ap_CS_fsm_state23, ap_block_pp0_stage0_flag00000000, ap_block_pp1_stage0_flag00000000, tmp_183_cast_fu_5410_p1, tmp_234_cast_fu_8032_p1)
    begin
        if (((ap_const_logic_1 = ap_enable_reg_pp1_iter2) and (ap_block_pp1_stage0_flag00000000 = ap_const_boolean_0))) then 
            ShuffleConvs_2_Downs_90_address0 <= tmp_234_cast_fu_8032_p1(7 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_CS_fsm_state22) or (ap_const_logic_1 = ap_CS_fsm_state23))) then 
            ShuffleConvs_2_Downs_90_address0 <= ShuffleConvs_2_Downs_443_reg_8774;
        elsif (((ap_const_logic_1 = ap_enable_reg_pp0_iter2) and (ap_block_pp0_stage0_flag00000000 = ap_const_boolean_0))) then 
            ShuffleConvs_2_Downs_90_address0 <= tmp_183_cast_fu_5410_p1(7 - 1 downto 0);
        else 
            ShuffleConvs_2_Downs_90_address0 <= "XXXXXXX";
        end if; 
    end process;

    ShuffleConvs_2_Downs_90_address1 <= ShuffleConvs_2_Downs_614_reg_9844;

    ShuffleConvs_2_Downs_90_ce0_assign_proc : process(ap_block_pp0_stage0_flag00011001, ap_enable_reg_pp0_iter2, ap_block_pp1_stage0_flag00011001, ap_enable_reg_pp1_iter2, ap_CS_fsm_state22, ap_CS_fsm_state23)
    begin
        if ((((ap_block_pp0_stage0_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter2)) or ((ap_block_pp1_stage0_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp1_iter2)) or (ap_const_logic_1 = ap_CS_fsm_state22) or (ap_const_logic_1 = ap_CS_fsm_state23))) then 
            ShuffleConvs_2_Downs_90_ce0 <= ap_const_logic_1;
        else 
            ShuffleConvs_2_Downs_90_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    ShuffleConvs_2_Downs_90_ce1_assign_proc : process(ap_block_pp1_stage0_flag00011001, ap_enable_reg_pp1_iter3)
    begin
        if (((ap_block_pp1_stage0_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp1_iter3))) then 
            ShuffleConvs_2_Downs_90_ce1 <= ap_const_logic_1;
        else 
            ShuffleConvs_2_Downs_90_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    ShuffleConvs_2_Downs_90_d0_assign_proc : process(bias_V_q0, ap_enable_reg_pp0_iter2, ap_CS_fsm_state23, ap_block_pp0_stage0_flag00000000, tmp_25_1_fu_6389_p2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state23)) then 
            ShuffleConvs_2_Downs_90_d0 <= tmp_25_1_fu_6389_p2;
        elsif (((ap_const_logic_1 = ap_enable_reg_pp0_iter2) and (ap_block_pp0_stage0_flag00000000 = ap_const_boolean_0))) then 
            ShuffleConvs_2_Downs_90_d0 <= bias_V_q0;
        else 
            ShuffleConvs_2_Downs_90_d0 <= "XXXXXXXX";
        end if; 
    end process;

    ShuffleConvs_2_Downs_90_d1 <= ap_const_lv8_0;

    ShuffleConvs_2_Downs_90_we0_assign_proc : process(ap_block_pp0_stage0_flag00011001, co_cast_mid2_v_reg_8364, ap_enable_reg_pp0_iter2, ap_CS_fsm_state23)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state23) or ((ap_block_pp0_stage0_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter2) and (co_cast_mid2_v_reg_8364 = ap_const_lv7_D)))) then 
            ShuffleConvs_2_Downs_90_we0 <= ap_const_logic_1;
        else 
            ShuffleConvs_2_Downs_90_we0 <= ap_const_logic_0;
        end if; 
    end process;


    ShuffleConvs_2_Downs_90_we1_assign_proc : process(ap_block_pp1_stage0_flag00011001, ap_reg_pp1_iter2_co9_mid2_reg_9591, ap_enable_reg_pp1_iter3, tmp_99_fu_8334_p3)
    begin
        if (((ap_block_pp1_stage0_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp1_iter3) and (ap_const_lv1_1 = tmp_99_fu_8334_p3) and (ap_reg_pp1_iter2_co9_mid2_reg_9591 = ap_const_lv7_D))) then 
            ShuffleConvs_2_Downs_90_we1 <= ap_const_logic_1;
        else 
            ShuffleConvs_2_Downs_90_we1 <= ap_const_logic_0;
        end if; 
    end process;


    ShuffleConvs_2_Downs_91_address0_assign_proc : process(ap_enable_reg_pp0_iter2, ShuffleConvs_2_Downs_444_reg_8779, ap_enable_reg_pp1_iter2, ap_CS_fsm_state22, ap_CS_fsm_state23, ap_block_pp0_stage0_flag00000000, ap_block_pp1_stage0_flag00000000, tmp_183_cast_fu_5410_p1, tmp_234_cast_fu_8032_p1)
    begin
        if (((ap_const_logic_1 = ap_enable_reg_pp1_iter2) and (ap_block_pp1_stage0_flag00000000 = ap_const_boolean_0))) then 
            ShuffleConvs_2_Downs_91_address0 <= tmp_234_cast_fu_8032_p1(7 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_CS_fsm_state22) or (ap_const_logic_1 = ap_CS_fsm_state23))) then 
            ShuffleConvs_2_Downs_91_address0 <= ShuffleConvs_2_Downs_444_reg_8779;
        elsif (((ap_const_logic_1 = ap_enable_reg_pp0_iter2) and (ap_block_pp0_stage0_flag00000000 = ap_const_boolean_0))) then 
            ShuffleConvs_2_Downs_91_address0 <= tmp_183_cast_fu_5410_p1(7 - 1 downto 0);
        else 
            ShuffleConvs_2_Downs_91_address0 <= "XXXXXXX";
        end if; 
    end process;

    ShuffleConvs_2_Downs_91_address1 <= ShuffleConvs_2_Downs_615_reg_9850;

    ShuffleConvs_2_Downs_91_ce0_assign_proc : process(ap_block_pp0_stage0_flag00011001, ap_enable_reg_pp0_iter2, ap_block_pp1_stage0_flag00011001, ap_enable_reg_pp1_iter2, ap_CS_fsm_state22, ap_CS_fsm_state23)
    begin
        if ((((ap_block_pp0_stage0_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter2)) or ((ap_block_pp1_stage0_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp1_iter2)) or (ap_const_logic_1 = ap_CS_fsm_state22) or (ap_const_logic_1 = ap_CS_fsm_state23))) then 
            ShuffleConvs_2_Downs_91_ce0 <= ap_const_logic_1;
        else 
            ShuffleConvs_2_Downs_91_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    ShuffleConvs_2_Downs_91_ce1_assign_proc : process(ap_block_pp1_stage0_flag00011001, ap_enable_reg_pp1_iter3)
    begin
        if (((ap_block_pp1_stage0_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp1_iter3))) then 
            ShuffleConvs_2_Downs_91_ce1 <= ap_const_logic_1;
        else 
            ShuffleConvs_2_Downs_91_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    ShuffleConvs_2_Downs_91_d0_assign_proc : process(bias_V_q0, ap_enable_reg_pp0_iter2, ap_CS_fsm_state23, ap_block_pp0_stage0_flag00000000, tmp_7_fu_6359_p2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state23)) then 
            ShuffleConvs_2_Downs_91_d0 <= tmp_7_fu_6359_p2;
        elsif (((ap_const_logic_1 = ap_enable_reg_pp0_iter2) and (ap_block_pp0_stage0_flag00000000 = ap_const_boolean_0))) then 
            ShuffleConvs_2_Downs_91_d0 <= bias_V_q0;
        else 
            ShuffleConvs_2_Downs_91_d0 <= "XXXXXXXX";
        end if; 
    end process;

    ShuffleConvs_2_Downs_91_d1 <= ap_const_lv8_0;

    ShuffleConvs_2_Downs_91_we0_assign_proc : process(ap_block_pp0_stage0_flag00011001, co_cast_mid2_v_reg_8364, ap_enable_reg_pp0_iter2, ap_CS_fsm_state23)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state23) or ((ap_block_pp0_stage0_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter2) and (co_cast_mid2_v_reg_8364 = ap_const_lv7_C)))) then 
            ShuffleConvs_2_Downs_91_we0 <= ap_const_logic_1;
        else 
            ShuffleConvs_2_Downs_91_we0 <= ap_const_logic_0;
        end if; 
    end process;


    ShuffleConvs_2_Downs_91_we1_assign_proc : process(ap_block_pp1_stage0_flag00011001, ap_reg_pp1_iter2_co9_mid2_reg_9591, ap_enable_reg_pp1_iter3, tmp_99_fu_8334_p3)
    begin
        if (((ap_block_pp1_stage0_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp1_iter3) and (ap_const_lv1_1 = tmp_99_fu_8334_p3) and (ap_reg_pp1_iter2_co9_mid2_reg_9591 = ap_const_lv7_C))) then 
            ShuffleConvs_2_Downs_91_we1 <= ap_const_logic_1;
        else 
            ShuffleConvs_2_Downs_91_we1 <= ap_const_logic_0;
        end if; 
    end process;


    ShuffleConvs_2_Downs_92_address0_assign_proc : process(ap_enable_reg_pp0_iter2, ShuffleConvs_2_Downs_385_reg_8430, ap_enable_reg_pp1_iter2, ap_CS_fsm_state13, ap_CS_fsm_state14, ap_block_pp0_stage0_flag00000000, ap_block_pp1_stage0_flag00000000, tmp_183_cast_fu_5410_p1, tmp_234_cast_fu_8032_p1)
    begin
        if (((ap_const_logic_1 = ap_enable_reg_pp1_iter2) and (ap_block_pp1_stage0_flag00000000 = ap_const_boolean_0))) then 
            ShuffleConvs_2_Downs_92_address0 <= tmp_234_cast_fu_8032_p1(7 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_CS_fsm_state13) or (ap_const_logic_1 = ap_CS_fsm_state14))) then 
            ShuffleConvs_2_Downs_92_address0 <= ShuffleConvs_2_Downs_385_reg_8430;
        elsif (((ap_const_logic_1 = ap_enable_reg_pp0_iter2) and (ap_block_pp0_stage0_flag00000000 = ap_const_boolean_0))) then 
            ShuffleConvs_2_Downs_92_address0 <= tmp_183_cast_fu_5410_p1(7 - 1 downto 0);
        else 
            ShuffleConvs_2_Downs_92_address0 <= "XXXXXXX";
        end if; 
    end process;

    ShuffleConvs_2_Downs_92_address1 <= ShuffleConvs_2_Downs_577_reg_9622;

    ShuffleConvs_2_Downs_92_ce0_assign_proc : process(ap_block_pp0_stage0_flag00011001, ap_enable_reg_pp0_iter2, ap_block_pp1_stage0_flag00011001, ap_enable_reg_pp1_iter2, ap_CS_fsm_state13, ap_CS_fsm_state14)
    begin
        if ((((ap_block_pp0_stage0_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter2)) or ((ap_block_pp1_stage0_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp1_iter2)) or (ap_const_logic_1 = ap_CS_fsm_state13) or (ap_const_logic_1 = ap_CS_fsm_state14))) then 
            ShuffleConvs_2_Downs_92_ce0 <= ap_const_logic_1;
        else 
            ShuffleConvs_2_Downs_92_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    ShuffleConvs_2_Downs_92_ce1_assign_proc : process(ap_block_pp1_stage0_flag00011001, ap_enable_reg_pp1_iter3)
    begin
        if (((ap_block_pp1_stage0_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp1_iter3))) then 
            ShuffleConvs_2_Downs_92_ce1 <= ap_const_logic_1;
        else 
            ShuffleConvs_2_Downs_92_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    ShuffleConvs_2_Downs_92_d0_assign_proc : process(bias_V_q0, ap_enable_reg_pp0_iter2, ap_CS_fsm_state14, ap_block_pp0_stage0_flag00000000, tmp_20_10_fu_6093_p2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            ShuffleConvs_2_Downs_92_d0 <= tmp_20_10_fu_6093_p2;
        elsif (((ap_const_logic_1 = ap_enable_reg_pp0_iter2) and (ap_block_pp0_stage0_flag00000000 = ap_const_boolean_0))) then 
            ShuffleConvs_2_Downs_92_d0 <= bias_V_q0;
        else 
            ShuffleConvs_2_Downs_92_d0 <= "XXXXXXXX";
        end if; 
    end process;

    ShuffleConvs_2_Downs_92_d1 <= ap_const_lv8_0;

    ShuffleConvs_2_Downs_92_we0_assign_proc : process(ap_block_pp0_stage0_flag00011001, co_cast_mid2_v_reg_8364, ap_enable_reg_pp0_iter2, ap_CS_fsm_state14)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state14) or ((ap_block_pp0_stage0_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter2) and (co_cast_mid2_v_reg_8364 = ap_const_lv7_B)))) then 
            ShuffleConvs_2_Downs_92_we0 <= ap_const_logic_1;
        else 
            ShuffleConvs_2_Downs_92_we0 <= ap_const_logic_0;
        end if; 
    end process;


    ShuffleConvs_2_Downs_92_we1_assign_proc : process(ap_block_pp1_stage0_flag00011001, ap_reg_pp1_iter2_co9_mid2_reg_9591, ap_enable_reg_pp1_iter3, tmp_99_fu_8334_p3)
    begin
        if (((ap_block_pp1_stage0_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp1_iter3) and (ap_const_lv1_1 = tmp_99_fu_8334_p3) and (ap_reg_pp1_iter2_co9_mid2_reg_9591 = ap_const_lv7_B))) then 
            ShuffleConvs_2_Downs_92_we1 <= ap_const_logic_1;
        else 
            ShuffleConvs_2_Downs_92_we1 <= ap_const_logic_0;
        end if; 
    end process;


    ShuffleConvs_2_Downs_93_address0_assign_proc : process(ap_enable_reg_pp0_iter2, ShuffleConvs_2_Downs_384_reg_8425, ap_enable_reg_pp1_iter2, ap_CS_fsm_state13, ap_CS_fsm_state14, ap_block_pp0_stage0_flag00000000, ap_block_pp1_stage0_flag00000000, tmp_183_cast_fu_5410_p1, tmp_234_cast_fu_8032_p1)
    begin
        if (((ap_const_logic_1 = ap_enable_reg_pp1_iter2) and (ap_block_pp1_stage0_flag00000000 = ap_const_boolean_0))) then 
            ShuffleConvs_2_Downs_93_address0 <= tmp_234_cast_fu_8032_p1(7 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_CS_fsm_state13) or (ap_const_logic_1 = ap_CS_fsm_state14))) then 
            ShuffleConvs_2_Downs_93_address0 <= ShuffleConvs_2_Downs_384_reg_8425;
        elsif (((ap_const_logic_1 = ap_enable_reg_pp0_iter2) and (ap_block_pp0_stage0_flag00000000 = ap_const_boolean_0))) then 
            ShuffleConvs_2_Downs_93_address0 <= tmp_183_cast_fu_5410_p1(7 - 1 downto 0);
        else 
            ShuffleConvs_2_Downs_93_address0 <= "XXXXXXX";
        end if; 
    end process;

    ShuffleConvs_2_Downs_93_address1 <= ShuffleConvs_2_Downs_576_reg_9616;

    ShuffleConvs_2_Downs_93_ce0_assign_proc : process(ap_block_pp0_stage0_flag00011001, ap_enable_reg_pp0_iter2, ap_block_pp1_stage0_flag00011001, ap_enable_reg_pp1_iter2, ap_CS_fsm_state13, ap_CS_fsm_state14)
    begin
        if ((((ap_block_pp0_stage0_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter2)) or ((ap_block_pp1_stage0_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp1_iter2)) or (ap_const_logic_1 = ap_CS_fsm_state13) or (ap_const_logic_1 = ap_CS_fsm_state14))) then 
            ShuffleConvs_2_Downs_93_ce0 <= ap_const_logic_1;
        else 
            ShuffleConvs_2_Downs_93_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    ShuffleConvs_2_Downs_93_ce1_assign_proc : process(ap_block_pp1_stage0_flag00011001, ap_enable_reg_pp1_iter3)
    begin
        if (((ap_block_pp1_stage0_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp1_iter3))) then 
            ShuffleConvs_2_Downs_93_ce1 <= ap_const_logic_1;
        else 
            ShuffleConvs_2_Downs_93_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    ShuffleConvs_2_Downs_93_d0_assign_proc : process(bias_V_q0, ap_enable_reg_pp0_iter2, ap_CS_fsm_state14, ap_block_pp0_stage0_flag00000000, tmp_20_s_fu_6063_p2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            ShuffleConvs_2_Downs_93_d0 <= tmp_20_s_fu_6063_p2;
        elsif (((ap_const_logic_1 = ap_enable_reg_pp0_iter2) and (ap_block_pp0_stage0_flag00000000 = ap_const_boolean_0))) then 
            ShuffleConvs_2_Downs_93_d0 <= bias_V_q0;
        else 
            ShuffleConvs_2_Downs_93_d0 <= "XXXXXXXX";
        end if; 
    end process;

    ShuffleConvs_2_Downs_93_d1 <= ap_const_lv8_0;

    ShuffleConvs_2_Downs_93_we0_assign_proc : process(ap_block_pp0_stage0_flag00011001, co_cast_mid2_v_reg_8364, ap_enable_reg_pp0_iter2, ap_CS_fsm_state14)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state14) or ((ap_block_pp0_stage0_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter2) and (co_cast_mid2_v_reg_8364 = ap_const_lv7_A)))) then 
            ShuffleConvs_2_Downs_93_we0 <= ap_const_logic_1;
        else 
            ShuffleConvs_2_Downs_93_we0 <= ap_const_logic_0;
        end if; 
    end process;


    ShuffleConvs_2_Downs_93_we1_assign_proc : process(ap_block_pp1_stage0_flag00011001, ap_reg_pp1_iter2_co9_mid2_reg_9591, ap_enable_reg_pp1_iter3, tmp_99_fu_8334_p3)
    begin
        if (((ap_block_pp1_stage0_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp1_iter3) and (ap_const_lv1_1 = tmp_99_fu_8334_p3) and (ap_reg_pp1_iter2_co9_mid2_reg_9591 = ap_const_lv7_A))) then 
            ShuffleConvs_2_Downs_93_we1 <= ap_const_logic_1;
        else 
            ShuffleConvs_2_Downs_93_we1 <= ap_const_logic_0;
        end if; 
    end process;


    ShuffleConvs_2_Downs_94_address0_assign_proc : process(ap_enable_reg_pp0_iter2, ShuffleConvs_2_Downs_383_reg_8420, ap_enable_reg_pp1_iter2, ap_CS_fsm_state13, ap_CS_fsm_state14, ap_block_pp0_stage0_flag00000000, ap_block_pp1_stage0_flag00000000, tmp_183_cast_fu_5410_p1, tmp_234_cast_fu_8032_p1)
    begin
        if (((ap_const_logic_1 = ap_enable_reg_pp1_iter2) and (ap_block_pp1_stage0_flag00000000 = ap_const_boolean_0))) then 
            ShuffleConvs_2_Downs_94_address0 <= tmp_234_cast_fu_8032_p1(7 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_CS_fsm_state13) or (ap_const_logic_1 = ap_CS_fsm_state14))) then 
            ShuffleConvs_2_Downs_94_address0 <= ShuffleConvs_2_Downs_383_reg_8420;
        elsif (((ap_const_logic_1 = ap_enable_reg_pp0_iter2) and (ap_block_pp0_stage0_flag00000000 = ap_const_boolean_0))) then 
            ShuffleConvs_2_Downs_94_address0 <= tmp_183_cast_fu_5410_p1(7 - 1 downto 0);
        else 
            ShuffleConvs_2_Downs_94_address0 <= "XXXXXXX";
        end if; 
    end process;

    ShuffleConvs_2_Downs_94_address1 <= ShuffleConvs_2_Downs_575_reg_9610;

    ShuffleConvs_2_Downs_94_ce0_assign_proc : process(ap_block_pp0_stage0_flag00011001, ap_enable_reg_pp0_iter2, ap_block_pp1_stage0_flag00011001, ap_enable_reg_pp1_iter2, ap_CS_fsm_state13, ap_CS_fsm_state14)
    begin
        if ((((ap_block_pp0_stage0_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter2)) or ((ap_block_pp1_stage0_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp1_iter2)) or (ap_const_logic_1 = ap_CS_fsm_state13) or (ap_const_logic_1 = ap_CS_fsm_state14))) then 
            ShuffleConvs_2_Downs_94_ce0 <= ap_const_logic_1;
        else 
            ShuffleConvs_2_Downs_94_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    ShuffleConvs_2_Downs_94_ce1_assign_proc : process(ap_block_pp1_stage0_flag00011001, ap_enable_reg_pp1_iter3)
    begin
        if (((ap_block_pp1_stage0_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp1_iter3))) then 
            ShuffleConvs_2_Downs_94_ce1 <= ap_const_logic_1;
        else 
            ShuffleConvs_2_Downs_94_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    ShuffleConvs_2_Downs_94_d0_assign_proc : process(bias_V_q0, ap_enable_reg_pp0_iter2, ap_CS_fsm_state14, ap_block_pp0_stage0_flag00000000, tmp_20_1_fu_5793_p2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            ShuffleConvs_2_Downs_94_d0 <= tmp_20_1_fu_5793_p2;
        elsif (((ap_const_logic_1 = ap_enable_reg_pp0_iter2) and (ap_block_pp0_stage0_flag00000000 = ap_const_boolean_0))) then 
            ShuffleConvs_2_Downs_94_d0 <= bias_V_q0;
        else 
            ShuffleConvs_2_Downs_94_d0 <= "XXXXXXXX";
        end if; 
    end process;

    ShuffleConvs_2_Downs_94_d1 <= ap_const_lv8_0;

    ShuffleConvs_2_Downs_94_we0_assign_proc : process(ap_block_pp0_stage0_flag00011001, co_cast_mid2_v_reg_8364, ap_enable_reg_pp0_iter2, ap_CS_fsm_state14)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state14) or ((ap_block_pp0_stage0_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter2) and (co_cast_mid2_v_reg_8364 = ap_const_lv7_1)))) then 
            ShuffleConvs_2_Downs_94_we0 <= ap_const_logic_1;
        else 
            ShuffleConvs_2_Downs_94_we0 <= ap_const_logic_0;
        end if; 
    end process;


    ShuffleConvs_2_Downs_94_we1_assign_proc : process(ap_block_pp1_stage0_flag00011001, ap_reg_pp1_iter2_co9_mid2_reg_9591, ap_enable_reg_pp1_iter3, tmp_99_fu_8334_p3)
    begin
        if (((ap_block_pp1_stage0_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp1_iter3) and (ap_const_lv1_1 = tmp_99_fu_8334_p3) and (ap_reg_pp1_iter2_co9_mid2_reg_9591 = ap_const_lv7_1))) then 
            ShuffleConvs_2_Downs_94_we1 <= ap_const_logic_1;
        else 
            ShuffleConvs_2_Downs_94_we1 <= ap_const_logic_0;
        end if; 
    end process;


    ShuffleConvs_2_Downs_95_address0_assign_proc : process(ap_enable_reg_pp0_iter2, ShuffleConvs_2_Downs_386_reg_8435, ap_enable_reg_pp1_iter2, ap_CS_fsm_state13, ap_CS_fsm_state14, ap_block_pp0_stage0_flag00000000, ap_block_pp1_stage0_flag00000000, tmp_183_cast_fu_5410_p1, tmp_234_cast_fu_8032_p1)
    begin
        if (((ap_const_logic_1 = ap_enable_reg_pp1_iter2) and (ap_block_pp1_stage0_flag00000000 = ap_const_boolean_0))) then 
            ShuffleConvs_2_Downs_95_address0 <= tmp_234_cast_fu_8032_p1(7 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_CS_fsm_state13) or (ap_const_logic_1 = ap_CS_fsm_state14))) then 
            ShuffleConvs_2_Downs_95_address0 <= ShuffleConvs_2_Downs_386_reg_8435;
        elsif (((ap_const_logic_1 = ap_enable_reg_pp0_iter2) and (ap_block_pp0_stage0_flag00000000 = ap_const_boolean_0))) then 
            ShuffleConvs_2_Downs_95_address0 <= tmp_183_cast_fu_5410_p1(7 - 1 downto 0);
        else 
            ShuffleConvs_2_Downs_95_address0 <= "XXXXXXX";
        end if; 
    end process;

    ShuffleConvs_2_Downs_95_address1 <= ShuffleConvs_2_Downs_578_reg_9628;

    ShuffleConvs_2_Downs_95_ce0_assign_proc : process(ap_block_pp0_stage0_flag00011001, ap_enable_reg_pp0_iter2, ap_block_pp1_stage0_flag00011001, ap_enable_reg_pp1_iter2, ap_CS_fsm_state13, ap_CS_fsm_state14)
    begin
        if ((((ap_block_pp0_stage0_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter2)) or ((ap_block_pp1_stage0_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp1_iter2)) or (ap_const_logic_1 = ap_CS_fsm_state13) or (ap_const_logic_1 = ap_CS_fsm_state14))) then 
            ShuffleConvs_2_Downs_95_ce0 <= ap_const_logic_1;
        else 
            ShuffleConvs_2_Downs_95_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    ShuffleConvs_2_Downs_95_ce1_assign_proc : process(ap_block_pp1_stage0_flag00011001, ap_enable_reg_pp1_iter3)
    begin
        if (((ap_block_pp1_stage0_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp1_iter3))) then 
            ShuffleConvs_2_Downs_95_ce1 <= ap_const_logic_1;
        else 
            ShuffleConvs_2_Downs_95_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    ShuffleConvs_2_Downs_95_d0_assign_proc : process(bias_V_q0, ap_enable_reg_pp0_iter2, ap_CS_fsm_state14, ap_block_pp0_stage0_flag00000000, tmp_3_fu_5763_p2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            ShuffleConvs_2_Downs_95_d0 <= tmp_3_fu_5763_p2;
        elsif (((ap_const_logic_1 = ap_enable_reg_pp0_iter2) and (ap_block_pp0_stage0_flag00000000 = ap_const_boolean_0))) then 
            ShuffleConvs_2_Downs_95_d0 <= bias_V_q0;
        else 
            ShuffleConvs_2_Downs_95_d0 <= "XXXXXXXX";
        end if; 
    end process;

    ShuffleConvs_2_Downs_95_d1 <= ap_const_lv8_0;

    ShuffleConvs_2_Downs_95_we0_assign_proc : process(ap_block_pp0_stage0_flag00011001, co_cast_mid2_v_reg_8364, ap_enable_reg_pp0_iter2, ap_CS_fsm_state14)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state14) or ((ap_block_pp0_stage0_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter2) and (co_cast_mid2_v_reg_8364 = ap_const_lv7_0)))) then 
            ShuffleConvs_2_Downs_95_we0 <= ap_const_logic_1;
        else 
            ShuffleConvs_2_Downs_95_we0 <= ap_const_logic_0;
        end if; 
    end process;


    ShuffleConvs_2_Downs_95_we1_assign_proc : process(ap_block_pp1_stage0_flag00011001, ap_reg_pp1_iter2_co9_mid2_reg_9591, ap_enable_reg_pp1_iter3, tmp_99_fu_8334_p3)
    begin
        if (((ap_block_pp1_stage0_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp1_iter3) and (ap_const_lv1_1 = tmp_99_fu_8334_p3) and (ap_reg_pp1_iter2_co9_mid2_reg_9591 = ap_const_lv7_0))) then 
            ShuffleConvs_2_Downs_95_we1 <= ap_const_logic_1;
        else 
            ShuffleConvs_2_Downs_95_we1 <= ap_const_logic_0;
        end if; 
    end process;


    ShuffleConvs_2_Downs_9_address0_assign_proc : process(ap_enable_reg_pp0_iter2, ShuffleConvs_2_Downs_539_reg_9363, ap_enable_reg_pp1_iter2, ap_CS_fsm_state40, ap_CS_fsm_state41, ap_block_pp0_stage0_flag00000000, ap_block_pp1_stage0_flag00000000, tmp_183_cast_fu_5410_p1, tmp_234_cast_fu_8032_p1)
    begin
        if (((ap_const_logic_1 = ap_enable_reg_pp1_iter2) and (ap_block_pp1_stage0_flag00000000 = ap_const_boolean_0))) then 
            ShuffleConvs_2_Downs_9_address0 <= tmp_234_cast_fu_8032_p1(7 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_CS_fsm_state40) or (ap_const_logic_1 = ap_CS_fsm_state41))) then 
            ShuffleConvs_2_Downs_9_address0 <= ShuffleConvs_2_Downs_539_reg_9363;
        elsif (((ap_const_logic_1 = ap_enable_reg_pp0_iter2) and (ap_block_pp0_stage0_flag00000000 = ap_const_boolean_0))) then 
            ShuffleConvs_2_Downs_9_address0 <= tmp_183_cast_fu_5410_p1(7 - 1 downto 0);
        else 
            ShuffleConvs_2_Downs_9_address0 <= "XXXXXXX";
        end if; 
    end process;

    ShuffleConvs_2_Downs_9_address1 <= ShuffleConvs_2_Downs_646_reg_10036;

    ShuffleConvs_2_Downs_9_ce0_assign_proc : process(ap_block_pp0_stage0_flag00011001, ap_enable_reg_pp0_iter2, ap_block_pp1_stage0_flag00011001, ap_enable_reg_pp1_iter2, ap_CS_fsm_state40, ap_CS_fsm_state41)
    begin
        if ((((ap_block_pp0_stage0_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter2)) or ((ap_block_pp1_stage0_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp1_iter2)) or (ap_const_logic_1 = ap_CS_fsm_state40) or (ap_const_logic_1 = ap_CS_fsm_state41))) then 
            ShuffleConvs_2_Downs_9_ce0 <= ap_const_logic_1;
        else 
            ShuffleConvs_2_Downs_9_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    ShuffleConvs_2_Downs_9_ce1_assign_proc : process(ap_block_pp1_stage0_flag00011001, ap_enable_reg_pp1_iter3)
    begin
        if (((ap_block_pp1_stage0_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp1_iter3))) then 
            ShuffleConvs_2_Downs_9_ce1 <= ap_const_logic_1;
        else 
            ShuffleConvs_2_Downs_9_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    ShuffleConvs_2_Downs_9_d0_assign_proc : process(bias_V_q0, ap_enable_reg_pp0_iter2, ap_CS_fsm_state41, ap_block_pp0_stage0_flag00000000, tmp_38_3_fu_7652_p2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state41)) then 
            ShuffleConvs_2_Downs_9_d0 <= tmp_38_3_fu_7652_p2;
        elsif (((ap_const_logic_1 = ap_enable_reg_pp0_iter2) and (ap_block_pp0_stage0_flag00000000 = ap_const_boolean_0))) then 
            ShuffleConvs_2_Downs_9_d0 <= bias_V_q0;
        else 
            ShuffleConvs_2_Downs_9_d0 <= "XXXXXXXX";
        end if; 
    end process;

    ShuffleConvs_2_Downs_9_d1 <= ap_const_lv8_0;

    ShuffleConvs_2_Downs_9_we0_assign_proc : process(ap_block_pp0_stage0_flag00011001, co_cast_mid2_v_reg_8364, ap_enable_reg_pp0_iter2, ap_CS_fsm_state41)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state41) or ((ap_block_pp0_stage0_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter2) and (co_cast_mid2_v_reg_8364 = ap_const_lv7_57)))) then 
            ShuffleConvs_2_Downs_9_we0 <= ap_const_logic_1;
        else 
            ShuffleConvs_2_Downs_9_we0 <= ap_const_logic_0;
        end if; 
    end process;


    ShuffleConvs_2_Downs_9_we1_assign_proc : process(ap_block_pp1_stage0_flag00011001, ap_reg_pp1_iter2_co9_mid2_reg_9591, ap_enable_reg_pp1_iter3, tmp_99_fu_8334_p3)
    begin
        if (((ap_block_pp1_stage0_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp1_iter3) and (ap_const_lv1_1 = tmp_99_fu_8334_p3) and (ap_reg_pp1_iter2_co9_mid2_reg_9591 = ap_const_lv7_57))) then 
            ShuffleConvs_2_Downs_9_we1 <= ap_const_logic_1;
        else 
            ShuffleConvs_2_Downs_9_we1 <= ap_const_logic_0;
        end if; 
    end process;


    ShuffleConvs_2_Downs_address0_assign_proc : process(ap_enable_reg_pp0_iter2, ShuffleConvs_2_Downs_535_reg_9343, ap_enable_reg_pp1_iter2, ap_CS_fsm_state40, ap_CS_fsm_state41, ap_block_pp0_stage0_flag00000000, ap_block_pp1_stage0_flag00000000, tmp_183_cast_fu_5410_p1, tmp_234_cast_fu_8032_p1)
    begin
        if (((ap_const_logic_1 = ap_enable_reg_pp1_iter2) and (ap_block_pp1_stage0_flag00000000 = ap_const_boolean_0))) then 
            ShuffleConvs_2_Downs_address0 <= tmp_234_cast_fu_8032_p1(7 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_CS_fsm_state40) or (ap_const_logic_1 = ap_CS_fsm_state41))) then 
            ShuffleConvs_2_Downs_address0 <= ShuffleConvs_2_Downs_535_reg_9343;
        elsif (((ap_const_logic_1 = ap_enable_reg_pp0_iter2) and (ap_block_pp0_stage0_flag00000000 = ap_const_boolean_0))) then 
            ShuffleConvs_2_Downs_address0 <= tmp_183_cast_fu_5410_p1(7 - 1 downto 0);
        else 
            ShuffleConvs_2_Downs_address0 <= "XXXXXXX";
        end if; 
    end process;

    ShuffleConvs_2_Downs_address1 <= ShuffleConvs_2_Downs_640_reg_10000;

    ShuffleConvs_2_Downs_ce0_assign_proc : process(ap_block_pp0_stage0_flag00011001, ap_enable_reg_pp0_iter2, ap_block_pp1_stage0_flag00011001, ap_enable_reg_pp1_iter2, ap_CS_fsm_state40, ap_CS_fsm_state41)
    begin
        if ((((ap_block_pp0_stage0_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter2)) or ((ap_block_pp1_stage0_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp1_iter2)) or (ap_const_logic_1 = ap_CS_fsm_state40) or (ap_const_logic_1 = ap_CS_fsm_state41))) then 
            ShuffleConvs_2_Downs_ce0 <= ap_const_logic_1;
        else 
            ShuffleConvs_2_Downs_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    ShuffleConvs_2_Downs_ce1_assign_proc : process(ap_block_pp1_stage0_flag00011001, ap_enable_reg_pp1_iter3)
    begin
        if (((ap_block_pp1_stage0_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp1_iter3))) then 
            ShuffleConvs_2_Downs_ce1 <= ap_const_logic_1;
        else 
            ShuffleConvs_2_Downs_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    ShuffleConvs_2_Downs_d0_assign_proc : process(bias_V_q0, ap_enable_reg_pp0_iter2, ap_CS_fsm_state41, ap_block_pp0_stage0_flag00000000, tmp_38_10_fu_7892_p2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state41)) then 
            ShuffleConvs_2_Downs_d0 <= tmp_38_10_fu_7892_p2;
        elsif (((ap_const_logic_1 = ap_enable_reg_pp0_iter2) and (ap_block_pp0_stage0_flag00000000 = ap_const_boolean_0))) then 
            ShuffleConvs_2_Downs_d0 <= bias_V_q0;
        else 
            ShuffleConvs_2_Downs_d0 <= "XXXXXXXX";
        end if; 
    end process;

    ShuffleConvs_2_Downs_d1 <= ap_const_lv8_0;

    ShuffleConvs_2_Downs_we0_assign_proc : process(ap_block_pp0_stage0_flag00011001, co_cast_mid2_v_reg_8364, ap_enable_reg_pp0_iter2, ap_CS_fsm_state41)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state41) or ((ap_block_pp0_stage0_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter2) and not((co_cast_mid2_v_reg_8364 = ap_const_lv7_0)) and not((co_cast_mid2_v_reg_8364 = ap_const_lv7_1)) and not((co_cast_mid2_v_reg_8364 = ap_const_lv7_2)) and not((co_cast_mid2_v_reg_8364 = ap_const_lv7_3)) and not((co_cast_mid2_v_reg_8364 = ap_const_lv7_4)) and not((co_cast_mid2_v_reg_8364 = ap_const_lv7_5)) and not((co_cast_mid2_v_reg_8364 = ap_const_lv7_6)) and not((co_cast_mid2_v_reg_8364 = ap_const_lv7_7)) and not((co_cast_mid2_v_reg_8364 = ap_const_lv7_8)) and not((co_cast_mid2_v_reg_8364 = ap_const_lv7_9)) and not((co_cast_mid2_v_reg_8364 = ap_const_lv7_A)) and not((co_cast_mid2_v_reg_8364 = ap_const_lv7_B)) and not((co_cast_mid2_v_reg_8364 = ap_const_lv7_C)) and not((co_cast_mid2_v_reg_8364 = ap_const_lv7_D)) and not((co_cast_mid2_v_reg_8364 = ap_const_lv7_E)) and not((co_cast_mid2_v_reg_8364 = ap_const_lv7_F)) and not((co_cast_mid2_v_reg_8364 = ap_const_lv7_10)) and not((co_cast_mid2_v_reg_8364 = ap_const_lv7_11)) and not((co_cast_mid2_v_reg_8364 = ap_const_lv7_12)) and not((co_cast_mid2_v_reg_8364 = ap_const_lv7_13)) and not((co_cast_mid2_v_reg_8364 = ap_const_lv7_14)) and not((co_cast_mid2_v_reg_8364 = ap_const_lv7_15)) and not((co_cast_mid2_v_reg_8364 = ap_const_lv7_16)) and not((co_cast_mid2_v_reg_8364 = ap_const_lv7_17)) and not((co_cast_mid2_v_reg_8364 = ap_const_lv7_18)) and not((co_cast_mid2_v_reg_8364 = ap_const_lv7_19)) and not((co_cast_mid2_v_reg_8364 = ap_const_lv7_1A)) and not((co_cast_mid2_v_reg_8364 = ap_const_lv7_1B)) and not((co_cast_mid2_v_reg_8364 = ap_const_lv7_1C)) and not((co_cast_mid2_v_reg_8364 = ap_const_lv7_1D)) and not((co_cast_mid2_v_reg_8364 = ap_const_lv7_1E)) and not((co_cast_mid2_v_reg_8364 = ap_const_lv7_1F)) and not((co_cast_mid2_v_reg_8364 = ap_const_lv7_20)) and not((co_cast_mid2_v_reg_8364 = ap_const_lv7_21)) and not((co_cast_mid2_v_reg_8364 = ap_const_lv7_22)) and not((co_cast_mid2_v_reg_8364 = ap_const_lv7_23)) and not((co_cast_mid2_v_reg_8364 = ap_const_lv7_24)) and not((co_cast_mid2_v_reg_8364 = ap_const_lv7_25)) and not((co_cast_mid2_v_reg_8364 = ap_const_lv7_26)) and not((co_cast_mid2_v_reg_8364 = ap_const_lv7_27)) and not((co_cast_mid2_v_reg_8364 = ap_const_lv7_28)) and not((co_cast_mid2_v_reg_8364 = ap_const_lv7_29)) and not((co_cast_mid2_v_reg_8364 = ap_const_lv7_2A)) and not((co_cast_mid2_v_reg_8364 = ap_const_lv7_2B)) and not((co_cast_mid2_v_reg_8364 = ap_const_lv7_2C)) and not((co_cast_mid2_v_reg_8364 = ap_const_lv7_2D)) and not((co_cast_mid2_v_reg_8364 = ap_const_lv7_2E)) and not((co_cast_mid2_v_reg_8364 = ap_const_lv7_2F)) and not((co_cast_mid2_v_reg_8364 = ap_const_lv7_30)) and not((co_cast_mid2_v_reg_8364 = ap_const_lv7_31)) and not((co_cast_mid2_v_reg_8364 = ap_const_lv7_32)) and not((co_cast_mid2_v_reg_8364 = ap_const_lv7_33)) and not((co_cast_mid2_v_reg_8364 = ap_const_lv7_34)) and not((co_cast_mid2_v_reg_8364 = ap_const_lv7_35)) and not((co_cast_mid2_v_reg_8364 = ap_const_lv7_36)) and not((co_cast_mid2_v_reg_8364 = ap_const_lv7_37)) and not((co_cast_mid2_v_reg_8364 = ap_const_lv7_38)) and not((co_cast_mid2_v_reg_8364 = ap_const_lv7_39)) and not((co_cast_mid2_v_reg_8364 = ap_const_lv7_3A)) and not((co_cast_mid2_v_reg_8364 = ap_const_lv7_3B)) and not((co_cast_mid2_v_reg_8364 = ap_const_lv7_3C)) and not((co_cast_mid2_v_reg_8364 = ap_const_lv7_3D)) and not((co_cast_mid2_v_reg_8364 = ap_const_lv7_3E)) and not((co_cast_mid2_v_reg_8364 = ap_const_lv7_3F)) and not((co_cast_mid2_v_reg_8364 = ap_const_lv7_40)) and not((co_cast_mid2_v_reg_8364 = ap_const_lv7_41)) and not((co_cast_mid2_v_reg_8364 = ap_const_lv7_42)) and not((co_cast_mid2_v_reg_8364 = ap_const_lv7_43)) and not((co_cast_mid2_v_reg_8364 = ap_const_lv7_44)) and not((co_cast_mid2_v_reg_8364 = ap_const_lv7_45)) and not((co_cast_mid2_v_reg_8364 = ap_const_lv7_46)) and not((co_cast_mid2_v_reg_8364 = ap_const_lv7_47)) and not((co_cast_mid2_v_reg_8364 = ap_const_lv7_48)) and not((co_cast_mid2_v_reg_8364 = ap_const_lv7_49)) and not((co_cast_mid2_v_reg_8364 = ap_const_lv7_4A)) and not((co_cast_mid2_v_reg_8364 = ap_const_lv7_4B)) and not((co_cast_mid2_v_reg_8364 = ap_const_lv7_4C)) and not((co_cast_mid2_v_reg_8364 = ap_const_lv7_4D)) and not((co_cast_mid2_v_reg_8364 = ap_const_lv7_4E)) and not((co_cast_mid2_v_reg_8364 = ap_const_lv7_4F)) and not((co_cast_mid2_v_reg_8364 = ap_const_lv7_50)) and not((co_cast_mid2_v_reg_8364 = ap_const_lv7_51)) and not((co_cast_mid2_v_reg_8364 = ap_const_lv7_52)) and not((co_cast_mid2_v_reg_8364 = ap_const_lv7_53)) and not((co_cast_mid2_v_reg_8364 = ap_const_lv7_54)) and not((co_cast_mid2_v_reg_8364 = ap_const_lv7_55)) and not((co_cast_mid2_v_reg_8364 = ap_const_lv7_56)) and not((co_cast_mid2_v_reg_8364 = ap_const_lv7_57)) and not((co_cast_mid2_v_reg_8364 = ap_const_lv7_58)) and not((co_cast_mid2_v_reg_8364 = ap_const_lv7_59)) and not((co_cast_mid2_v_reg_8364 = ap_const_lv7_5A)) and not((co_cast_mid2_v_reg_8364 = ap_const_lv7_5B)) and not((co_cast_mid2_v_reg_8364 = ap_const_lv7_5C)) and not((co_cast_mid2_v_reg_8364 = ap_const_lv7_5D)) and not((co_cast_mid2_v_reg_8364 = ap_const_lv7_5E))))) then 
            ShuffleConvs_2_Downs_we0 <= ap_const_logic_1;
        else 
            ShuffleConvs_2_Downs_we0 <= ap_const_logic_0;
        end if; 
    end process;


    ShuffleConvs_2_Downs_we1_assign_proc : process(ap_block_pp1_stage0_flag00011001, ap_reg_pp1_iter2_co9_mid2_reg_9591, ap_enable_reg_pp1_iter3, tmp_99_fu_8334_p3)
    begin
        if (((ap_block_pp1_stage0_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp1_iter3) and (ap_const_lv1_1 = tmp_99_fu_8334_p3) and not((ap_reg_pp1_iter2_co9_mid2_reg_9591 = ap_const_lv7_0)) and not((ap_reg_pp1_iter2_co9_mid2_reg_9591 = ap_const_lv7_1)) and not((ap_reg_pp1_iter2_co9_mid2_reg_9591 = ap_const_lv7_2)) and not((ap_reg_pp1_iter2_co9_mid2_reg_9591 = ap_const_lv7_3)) and not((ap_reg_pp1_iter2_co9_mid2_reg_9591 = ap_const_lv7_4)) and not((ap_reg_pp1_iter2_co9_mid2_reg_9591 = ap_const_lv7_5)) and not((ap_reg_pp1_iter2_co9_mid2_reg_9591 = ap_const_lv7_6)) and not((ap_reg_pp1_iter2_co9_mid2_reg_9591 = ap_const_lv7_7)) and not((ap_reg_pp1_iter2_co9_mid2_reg_9591 = ap_const_lv7_8)) and not((ap_reg_pp1_iter2_co9_mid2_reg_9591 = ap_const_lv7_9)) and not((ap_reg_pp1_iter2_co9_mid2_reg_9591 = ap_const_lv7_A)) and not((ap_reg_pp1_iter2_co9_mid2_reg_9591 = ap_const_lv7_B)) and not((ap_reg_pp1_iter2_co9_mid2_reg_9591 = ap_const_lv7_C)) and not((ap_reg_pp1_iter2_co9_mid2_reg_9591 = ap_const_lv7_D)) and not((ap_reg_pp1_iter2_co9_mid2_reg_9591 = ap_const_lv7_E)) and not((ap_reg_pp1_iter2_co9_mid2_reg_9591 = ap_const_lv7_F)) and not((ap_reg_pp1_iter2_co9_mid2_reg_9591 = ap_const_lv7_10)) and not((ap_reg_pp1_iter2_co9_mid2_reg_9591 = ap_const_lv7_11)) and not((ap_reg_pp1_iter2_co9_mid2_reg_9591 = ap_const_lv7_12)) and not((ap_reg_pp1_iter2_co9_mid2_reg_9591 = ap_const_lv7_13)) and not((ap_reg_pp1_iter2_co9_mid2_reg_9591 = ap_const_lv7_14)) and not((ap_reg_pp1_iter2_co9_mid2_reg_9591 = ap_const_lv7_15)) and not((ap_reg_pp1_iter2_co9_mid2_reg_9591 = ap_const_lv7_16)) and not((ap_reg_pp1_iter2_co9_mid2_reg_9591 = ap_const_lv7_17)) and not((ap_reg_pp1_iter2_co9_mid2_reg_9591 = ap_const_lv7_18)) and not((ap_reg_pp1_iter2_co9_mid2_reg_9591 = ap_const_lv7_19)) and not((ap_reg_pp1_iter2_co9_mid2_reg_9591 = ap_const_lv7_1A)) and not((ap_reg_pp1_iter2_co9_mid2_reg_9591 = ap_const_lv7_1B)) and not((ap_reg_pp1_iter2_co9_mid2_reg_9591 = ap_const_lv7_1C)) and not((ap_reg_pp1_iter2_co9_mid2_reg_9591 = ap_const_lv7_1D)) and not((ap_reg_pp1_iter2_co9_mid2_reg_9591 = ap_const_lv7_1E)) and not((ap_reg_pp1_iter2_co9_mid2_reg_9591 = ap_const_lv7_1F)) and not((ap_reg_pp1_iter2_co9_mid2_reg_9591 = ap_const_lv7_20)) and not((ap_reg_pp1_iter2_co9_mid2_reg_9591 = ap_const_lv7_21)) and not((ap_reg_pp1_iter2_co9_mid2_reg_9591 = ap_const_lv7_22)) and not((ap_reg_pp1_iter2_co9_mid2_reg_9591 = ap_const_lv7_23)) and not((ap_reg_pp1_iter2_co9_mid2_reg_9591 = ap_const_lv7_24)) and not((ap_reg_pp1_iter2_co9_mid2_reg_9591 = ap_const_lv7_25)) and not((ap_reg_pp1_iter2_co9_mid2_reg_9591 = ap_const_lv7_26)) and not((ap_reg_pp1_iter2_co9_mid2_reg_9591 = ap_const_lv7_27)) and not((ap_reg_pp1_iter2_co9_mid2_reg_9591 = ap_const_lv7_28)) and not((ap_reg_pp1_iter2_co9_mid2_reg_9591 = ap_const_lv7_29)) and not((ap_reg_pp1_iter2_co9_mid2_reg_9591 = ap_const_lv7_2A)) and not((ap_reg_pp1_iter2_co9_mid2_reg_9591 = ap_const_lv7_2B)) and not((ap_reg_pp1_iter2_co9_mid2_reg_9591 = ap_const_lv7_2C)) and not((ap_reg_pp1_iter2_co9_mid2_reg_9591 = ap_const_lv7_2D)) and not((ap_reg_pp1_iter2_co9_mid2_reg_9591 = ap_const_lv7_2E)) and not((ap_reg_pp1_iter2_co9_mid2_reg_9591 = ap_const_lv7_2F)) and not((ap_reg_pp1_iter2_co9_mid2_reg_9591 = ap_const_lv7_30)) and not((ap_reg_pp1_iter2_co9_mid2_reg_9591 = ap_const_lv7_31)) and not((ap_reg_pp1_iter2_co9_mid2_reg_9591 = ap_const_lv7_32)) and not((ap_reg_pp1_iter2_co9_mid2_reg_9591 = ap_const_lv7_33)) and not((ap_reg_pp1_iter2_co9_mid2_reg_9591 = ap_const_lv7_34)) and not((ap_reg_pp1_iter2_co9_mid2_reg_9591 = ap_const_lv7_35)) and not((ap_reg_pp1_iter2_co9_mid2_reg_9591 = ap_const_lv7_36)) and not((ap_reg_pp1_iter2_co9_mid2_reg_9591 = ap_const_lv7_37)) and not((ap_reg_pp1_iter2_co9_mid2_reg_9591 = ap_const_lv7_38)) and not((ap_reg_pp1_iter2_co9_mid2_reg_9591 = ap_const_lv7_39)) and not((ap_reg_pp1_iter2_co9_mid2_reg_9591 = ap_const_lv7_3A)) and not((ap_reg_pp1_iter2_co9_mid2_reg_9591 = ap_const_lv7_3B)) and not((ap_reg_pp1_iter2_co9_mid2_reg_9591 = ap_const_lv7_3C)) and not((ap_reg_pp1_iter2_co9_mid2_reg_9591 = ap_const_lv7_3D)) and not((ap_reg_pp1_iter2_co9_mid2_reg_9591 = ap_const_lv7_3E)) and not((ap_reg_pp1_iter2_co9_mid2_reg_9591 = ap_const_lv7_3F)) and not((ap_reg_pp1_iter2_co9_mid2_reg_9591 = ap_const_lv7_40)) and not((ap_reg_pp1_iter2_co9_mid2_reg_9591 = ap_const_lv7_41)) and not((ap_reg_pp1_iter2_co9_mid2_reg_9591 = ap_const_lv7_42)) and not((ap_reg_pp1_iter2_co9_mid2_reg_9591 = ap_const_lv7_43)) and not((ap_reg_pp1_iter2_co9_mid2_reg_9591 = ap_const_lv7_44)) and not((ap_reg_pp1_iter2_co9_mid2_reg_9591 = ap_const_lv7_45)) and not((ap_reg_pp1_iter2_co9_mid2_reg_9591 = ap_const_lv7_46)) and not((ap_reg_pp1_iter2_co9_mid2_reg_9591 = ap_const_lv7_47)) and not((ap_reg_pp1_iter2_co9_mid2_reg_9591 = ap_const_lv7_48)) and not((ap_reg_pp1_iter2_co9_mid2_reg_9591 = ap_const_lv7_49)) and not((ap_reg_pp1_iter2_co9_mid2_reg_9591 = ap_const_lv7_4A)) and not((ap_reg_pp1_iter2_co9_mid2_reg_9591 = ap_const_lv7_4B)) and not((ap_reg_pp1_iter2_co9_mid2_reg_9591 = ap_const_lv7_4C)) and not((ap_reg_pp1_iter2_co9_mid2_reg_9591 = ap_const_lv7_4D)) and not((ap_reg_pp1_iter2_co9_mid2_reg_9591 = ap_const_lv7_4E)) and not((ap_reg_pp1_iter2_co9_mid2_reg_9591 = ap_const_lv7_4F)) and not((ap_reg_pp1_iter2_co9_mid2_reg_9591 = ap_const_lv7_50)) and not((ap_reg_pp1_iter2_co9_mid2_reg_9591 = ap_const_lv7_51)) and not((ap_reg_pp1_iter2_co9_mid2_reg_9591 = ap_const_lv7_52)) and not((ap_reg_pp1_iter2_co9_mid2_reg_9591 = ap_const_lv7_53)) and not((ap_reg_pp1_iter2_co9_mid2_reg_9591 = ap_const_lv7_54)) and not((ap_reg_pp1_iter2_co9_mid2_reg_9591 = ap_const_lv7_55)) and not((ap_reg_pp1_iter2_co9_mid2_reg_9591 = ap_const_lv7_56)) and not((ap_reg_pp1_iter2_co9_mid2_reg_9591 = ap_const_lv7_57)) and not((ap_reg_pp1_iter2_co9_mid2_reg_9591 = ap_const_lv7_58)) and not((ap_reg_pp1_iter2_co9_mid2_reg_9591 = ap_const_lv7_59)) and not((ap_reg_pp1_iter2_co9_mid2_reg_9591 = ap_const_lv7_5A)) and not((ap_reg_pp1_iter2_co9_mid2_reg_9591 = ap_const_lv7_5B)) and not((ap_reg_pp1_iter2_co9_mid2_reg_9591 = ap_const_lv7_5C)) and not((ap_reg_pp1_iter2_co9_mid2_reg_9591 = ap_const_lv7_5D)) and not((ap_reg_pp1_iter2_co9_mid2_reg_9591 = ap_const_lv7_5E)))) then 
            ShuffleConvs_2_Downs_we1 <= ap_const_logic_1;
        else 
            ShuffleConvs_2_Downs_we1 <= ap_const_logic_0;
        end if; 
    end process;

    ap_CS_fsm_pp0_stage0 <= ap_CS_fsm(1);
    ap_CS_fsm_pp1_stage0 <= ap_CS_fsm(39);
    ap_CS_fsm_state1 <= ap_CS_fsm(0);
    ap_CS_fsm_state10 <= ap_CS_fsm(7);
    ap_CS_fsm_state11 <= ap_CS_fsm(8);
    ap_CS_fsm_state12 <= ap_CS_fsm(9);
    ap_CS_fsm_state13 <= ap_CS_fsm(10);
    ap_CS_fsm_state14 <= ap_CS_fsm(11);
    ap_CS_fsm_state15 <= ap_CS_fsm(12);
    ap_CS_fsm_state16 <= ap_CS_fsm(13);
    ap_CS_fsm_state17 <= ap_CS_fsm(14);
    ap_CS_fsm_state18 <= ap_CS_fsm(15);
    ap_CS_fsm_state19 <= ap_CS_fsm(16);
    ap_CS_fsm_state20 <= ap_CS_fsm(17);
    ap_CS_fsm_state21 <= ap_CS_fsm(18);
    ap_CS_fsm_state22 <= ap_CS_fsm(19);
    ap_CS_fsm_state23 <= ap_CS_fsm(20);
    ap_CS_fsm_state24 <= ap_CS_fsm(21);
    ap_CS_fsm_state25 <= ap_CS_fsm(22);
    ap_CS_fsm_state26 <= ap_CS_fsm(23);
    ap_CS_fsm_state27 <= ap_CS_fsm(24);
    ap_CS_fsm_state28 <= ap_CS_fsm(25);
    ap_CS_fsm_state29 <= ap_CS_fsm(26);
    ap_CS_fsm_state30 <= ap_CS_fsm(27);
    ap_CS_fsm_state31 <= ap_CS_fsm(28);
    ap_CS_fsm_state32 <= ap_CS_fsm(29);
    ap_CS_fsm_state33 <= ap_CS_fsm(30);
    ap_CS_fsm_state34 <= ap_CS_fsm(31);
    ap_CS_fsm_state35 <= ap_CS_fsm(32);
    ap_CS_fsm_state36 <= ap_CS_fsm(33);
    ap_CS_fsm_state37 <= ap_CS_fsm(34);
    ap_CS_fsm_state38 <= ap_CS_fsm(35);
    ap_CS_fsm_state39 <= ap_CS_fsm(36);
    ap_CS_fsm_state40 <= ap_CS_fsm(37);
    ap_CS_fsm_state41 <= ap_CS_fsm(38);
    ap_CS_fsm_state46 <= ap_CS_fsm(40);
    ap_CS_fsm_state5 <= ap_CS_fsm(2);
    ap_CS_fsm_state6 <= ap_CS_fsm(3);
    ap_CS_fsm_state7 <= ap_CS_fsm(4);
    ap_CS_fsm_state8 <= ap_CS_fsm(5);
    ap_CS_fsm_state9 <= ap_CS_fsm(6);
        ap_block_pp0_stage0_flag00000000 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage0_flag00011001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage0_flag00011011 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp1_stage0_flag00000000 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp1_stage0_flag00011001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp1_stage0_flag00011011 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state2_pp0_stage0_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state3_pp0_stage0_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state42_pp1_stage0_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state43_pp1_stage0_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state44_pp1_stage0_iter2 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state45_pp1_stage0_iter3 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state4_pp0_stage0_iter2 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_condition_pp0_exit_iter0_state2_assign_proc : process(exitcond_flatten1_fu_5272_p2)
    begin
        if ((exitcond_flatten1_fu_5272_p2 = ap_const_lv1_1)) then 
            ap_condition_pp0_exit_iter0_state2 <= ap_const_logic_1;
        else 
            ap_condition_pp0_exit_iter0_state2 <= ap_const_logic_0;
        end if; 
    end process;


    ap_condition_pp1_exit_iter0_state42_assign_proc : process(exitcond_flatten3_fu_7899_p2)
    begin
        if ((ap_const_lv1_1 = exitcond_flatten3_fu_7899_p2)) then 
            ap_condition_pp1_exit_iter0_state42 <= ap_const_logic_1;
        else 
            ap_condition_pp1_exit_iter0_state42 <= ap_const_logic_0;
        end if; 
    end process;


    ap_done_assign_proc : process(ap_start, ap_CS_fsm_state1, ap_CS_fsm_state46)
    begin
        if ((((ap_const_logic_0 = ap_start) and (ap_const_logic_1 = ap_CS_fsm_state1)) or (ap_const_logic_1 = ap_CS_fsm_state46))) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_const_logic_0;
        end if; 
    end process;

    ap_enable_pp0 <= (ap_idle_pp0 xor ap_const_logic_1);
    ap_enable_pp1 <= (ap_idle_pp1 xor ap_const_logic_1);

    ap_idle_assign_proc : process(ap_start, ap_CS_fsm_state1)
    begin
        if (((ap_const_logic_0 = ap_start) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2)
    begin
        if (((ap_const_logic_0 = ap_enable_reg_pp0_iter0) and (ap_const_logic_0 = ap_enable_reg_pp0_iter1) and (ap_const_logic_0 = ap_enable_reg_pp0_iter2))) then 
            ap_idle_pp0 <= ap_const_logic_1;
        else 
            ap_idle_pp0 <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp1_assign_proc : process(ap_enable_reg_pp1_iter0, ap_enable_reg_pp1_iter1, ap_enable_reg_pp1_iter2, ap_enable_reg_pp1_iter3)
    begin
        if (((ap_const_logic_0 = ap_enable_reg_pp1_iter0) and (ap_const_logic_0 = ap_enable_reg_pp1_iter1) and (ap_const_logic_0 = ap_enable_reg_pp1_iter2) and (ap_const_logic_0 = ap_enable_reg_pp1_iter3))) then 
            ap_idle_pp1 <= ap_const_logic_1;
        else 
            ap_idle_pp1 <= ap_const_logic_0;
        end if; 
    end process;


    ap_ready_assign_proc : process(ap_CS_fsm_state46)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state46)) then 
            ap_ready <= ap_const_logic_1;
        else 
            ap_ready <= ap_const_logic_0;
        end if; 
    end process;

    bias_V_address0 <= co_cast_mid2_fu_5324_p1(7 - 1 downto 0);

    bias_V_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_flag00011001, ap_enable_reg_pp0_iter1)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_block_pp0_stage0_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter1))) then 
            bias_V_ce0 <= ap_const_logic_1;
        else 
            bias_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    ci2_cast7_fu_6808_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ci2_reg_4972),32));
    ci3_cast4_fu_7404_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ci3_reg_5007),32));
    ci6_cast_fu_6212_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ci6_reg_4937),32));
    ci_1_fu_5739_p2 <= std_logic_vector(unsigned(ci_reg_4902) + unsigned(ap_const_lv7_1));
    ci_2_fu_6335_p2 <= std_logic_vector(unsigned(ci6_reg_4937) + unsigned(ap_const_lv7_1));
    ci_3_fu_6931_p2 <= std_logic_vector(unsigned(ci2_reg_4972) + unsigned(ap_const_lv7_1));
    ci_4_fu_7527_p2 <= std_logic_vector(unsigned(ci3_reg_5007) + unsigned(ap_const_lv7_1));
    ci_cast_fu_5616_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ci_reg_4902),32));
    co9_mid2_fu_7961_p3 <= 
        co_8_fu_7931_p2 when (exitcond_flatten2_reg_9578(0) = '1') else 
        co9_phi_fu_5033_p4;

    co9_phi_fu_5033_p4_assign_proc : process(co9_reg_5029, ap_reg_pp1_iter1_exitcond_flatten3_reg_9569, co9_mid2_reg_9591, ap_enable_reg_pp1_iter2, ap_block_pp1_stage0_flag00000000)
    begin
        if (((ap_const_lv1_0 = ap_reg_pp1_iter1_exitcond_flatten3_reg_9569) and (ap_const_logic_1 = ap_enable_reg_pp1_iter2) and (ap_block_pp1_stage0_flag00000000 = ap_const_boolean_0))) then 
            co9_phi_fu_5033_p4 <= co9_mid2_reg_9591;
        else 
            co9_phi_fu_5033_p4 <= co9_reg_5029;
        end if; 
    end process;

    co_7_fu_5304_p2 <= std_logic_vector(unsigned(co_phi_fu_4835_p4) + unsigned(ap_const_lv7_1));
    co_8_fu_7931_p2 <= std_logic_vector(unsigned(co9_phi_fu_5033_p4) + unsigned(ap_const_lv7_1));
    co_cast_mid2_fu_5324_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(co_cast_mid2_v_fu_5317_p3),32));
    co_cast_mid2_v_fu_5317_p3 <= 
        co_7_fu_5304_p2 when (exitcond_flatten_reg_8351(0) = '1') else 
        co_phi_fu_4835_p4;

    co_phi_fu_4835_p4_assign_proc : process(co_reg_4831, ap_reg_pp0_iter1_exitcond_flatten1_reg_8342, co_cast_mid2_v_reg_8364, ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_flag00000000)
    begin
        if (((ap_const_logic_1 = ap_enable_reg_pp0_iter2) and (ap_reg_pp0_iter1_exitcond_flatten1_reg_8342 = ap_const_lv1_0) and (ap_block_pp0_stage0_flag00000000 = ap_const_boolean_0))) then 
            co_phi_fu_4835_p4 <= co_cast_mid2_v_reg_8364;
        else 
            co_phi_fu_4835_p4 <= co_reg_4831;
        end if; 
    end process;

    exitcond10_fu_7392_p2 <= "1" when (w10_reg_4995 = ap_const_lv4_9) else "0";
    exitcond11_fu_6925_p2 <= "1" when (ci2_reg_4972 = ap_const_lv7_60) else "0";
    exitcond12_fu_7949_p2 <= "1" when (w11_phi_fu_5068_p4 = ap_const_lv4_9) else "0";
    exitcond13_fu_7521_p2 <= "1" when (ci3_reg_5007 = ap_const_lv7_60) else "0";
    exitcond1_fu_5553_p2 <= "1" when (h1_reg_4878 = ap_const_lv4_9) else "0";
    exitcond2_fu_7341_p2 <= "1" when (h9_reg_4983 = ap_const_lv4_9) else "0";
    exitcond3_fu_6149_p2 <= "1" when (h4_reg_4913 = ap_const_lv4_9) else "0";
    exitcond4_fu_5604_p2 <= "1" when (w2_reg_4890 = ap_const_lv4_9) else "0";
    exitcond5_fu_6329_p2 <= "1" when (ci6_reg_4937 = ap_const_lv7_60) else "0";
    exitcond5_mid_fu_5340_p2 <= (exitcond_fu_5334_p2 and not_exitcond_flatten_fu_5329_p2);
    exitcond6_fu_6745_p2 <= "1" when (h8_reg_4948 = ap_const_lv4_9) else "0";
    exitcond7_fu_6200_p2 <= "1" when (w5_reg_4925 = ap_const_lv4_9) else "0";
    exitcond8_fu_5733_p2 <= "1" when (ci_reg_4902 = ap_const_lv7_60) else "0";
    exitcond9_fu_6796_p2 <= "1" when (w9_reg_4960 = ap_const_lv4_9) else "0";
    exitcond_flatten1_fu_5272_p2 <= "1" when (indvar_flatten1_reg_4820 = ap_const_lv13_1800) else "0";
    exitcond_flatten2_fu_7911_p2 <= "1" when (indvar_flatten3_reg_5041 = ap_const_lv8_40) else "0";
    exitcond_flatten3_fu_7899_p2 <= "1" when (indvar_flatten2_reg_5018 = ap_const_lv13_1800) else "0";
    exitcond_flatten_fu_5284_p2 <= "1" when (indvar_flatten_reg_4843 = ap_const_lv8_40) else "0";
    exitcond_fu_5334_p2 <= "1" when (w_phi_fu_4870_p4 = ap_const_lv4_9) else "0";
    exitcond_mid_fu_7955_p2 <= (exitcond12_fu_7949_p2 and not_exitcond_flatten_2_fu_7944_p2);

    grp_MUL_DP_fu_5076_a_V_assign_proc : process(weight_0_V_q0, weight_12_V_q0, weight_24_V_q0, weight_36_V_q0, ap_CS_fsm_state11, ap_CS_fsm_state20, ap_CS_fsm_state29, ap_CS_fsm_state38)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state38)) then 
            grp_MUL_DP_fu_5076_a_V <= weight_36_V_q0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state29)) then 
            grp_MUL_DP_fu_5076_a_V <= weight_24_V_q0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state20)) then 
            grp_MUL_DP_fu_5076_a_V <= weight_12_V_q0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            grp_MUL_DP_fu_5076_a_V <= weight_0_V_q0;
        else 
            grp_MUL_DP_fu_5076_a_V <= "XXXXXXXX";
        end if; 
    end process;


    grp_MUL_DP_fu_5076_ap_ce_assign_proc : process(ap_CS_fsm_state11, ap_CS_fsm_state12, ap_CS_fsm_state13, ap_CS_fsm_state14, ap_CS_fsm_state20, ap_CS_fsm_state21, ap_CS_fsm_state22, ap_CS_fsm_state23, ap_CS_fsm_state29, ap_CS_fsm_state30, ap_CS_fsm_state31, ap_CS_fsm_state32, ap_CS_fsm_state38, ap_CS_fsm_state39, ap_CS_fsm_state40, ap_CS_fsm_state41)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state11) or (ap_const_logic_1 = ap_CS_fsm_state12) or (ap_const_logic_1 = ap_CS_fsm_state13) or (ap_const_logic_1 = ap_CS_fsm_state14) or (ap_const_logic_1 = ap_CS_fsm_state20) or (ap_const_logic_1 = ap_CS_fsm_state21) or (ap_const_logic_1 = ap_CS_fsm_state22) or (ap_const_logic_1 = ap_CS_fsm_state23) or (ap_const_logic_1 = ap_CS_fsm_state29) or (ap_const_logic_1 = ap_CS_fsm_state30) or (ap_const_logic_1 = ap_CS_fsm_state31) or (ap_const_logic_1 = ap_CS_fsm_state32) or (ap_const_logic_1 = ap_CS_fsm_state38) or (ap_const_logic_1 = ap_CS_fsm_state39) or (ap_const_logic_1 = ap_CS_fsm_state40) or (ap_const_logic_1 = ap_CS_fsm_state41))) then 
            grp_MUL_DP_fu_5076_ap_ce <= ap_const_logic_1;
        else 
            grp_MUL_DP_fu_5076_ap_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_MUL_DP_fu_5076_b_V_assign_proc : process(weight_48_V_q0, weight_60_V_q0, weight_72_V_q0, weight_84_V_q0, ap_CS_fsm_state11, ap_CS_fsm_state20, ap_CS_fsm_state29, ap_CS_fsm_state38)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state38)) then 
            grp_MUL_DP_fu_5076_b_V <= weight_84_V_q0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state29)) then 
            grp_MUL_DP_fu_5076_b_V <= weight_72_V_q0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state20)) then 
            grp_MUL_DP_fu_5076_b_V <= weight_60_V_q0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            grp_MUL_DP_fu_5076_b_V <= weight_48_V_q0;
        else 
            grp_MUL_DP_fu_5076_b_V <= "XXXXXXXX";
        end if; 
    end process;


    grp_MUL_DP_fu_5085_a_V_assign_proc : process(weight_1_V_q0, weight_13_V_q0, weight_25_V_q0, weight_37_V_q0, ap_CS_fsm_state11, ap_CS_fsm_state20, ap_CS_fsm_state29, ap_CS_fsm_state38)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state38)) then 
            grp_MUL_DP_fu_5085_a_V <= weight_37_V_q0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state29)) then 
            grp_MUL_DP_fu_5085_a_V <= weight_25_V_q0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state20)) then 
            grp_MUL_DP_fu_5085_a_V <= weight_13_V_q0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            grp_MUL_DP_fu_5085_a_V <= weight_1_V_q0;
        else 
            grp_MUL_DP_fu_5085_a_V <= "XXXXXXXX";
        end if; 
    end process;


    grp_MUL_DP_fu_5085_ap_ce_assign_proc : process(ap_CS_fsm_state11, ap_CS_fsm_state12, ap_CS_fsm_state13, ap_CS_fsm_state14, ap_CS_fsm_state20, ap_CS_fsm_state21, ap_CS_fsm_state22, ap_CS_fsm_state23, ap_CS_fsm_state29, ap_CS_fsm_state30, ap_CS_fsm_state31, ap_CS_fsm_state32, ap_CS_fsm_state38, ap_CS_fsm_state39, ap_CS_fsm_state40, ap_CS_fsm_state41)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state11) or (ap_const_logic_1 = ap_CS_fsm_state12) or (ap_const_logic_1 = ap_CS_fsm_state13) or (ap_const_logic_1 = ap_CS_fsm_state14) or (ap_const_logic_1 = ap_CS_fsm_state20) or (ap_const_logic_1 = ap_CS_fsm_state21) or (ap_const_logic_1 = ap_CS_fsm_state22) or (ap_const_logic_1 = ap_CS_fsm_state23) or (ap_const_logic_1 = ap_CS_fsm_state29) or (ap_const_logic_1 = ap_CS_fsm_state30) or (ap_const_logic_1 = ap_CS_fsm_state31) or (ap_const_logic_1 = ap_CS_fsm_state32) or (ap_const_logic_1 = ap_CS_fsm_state38) or (ap_const_logic_1 = ap_CS_fsm_state39) or (ap_const_logic_1 = ap_CS_fsm_state40) or (ap_const_logic_1 = ap_CS_fsm_state41))) then 
            grp_MUL_DP_fu_5085_ap_ce <= ap_const_logic_1;
        else 
            grp_MUL_DP_fu_5085_ap_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_MUL_DP_fu_5085_b_V_assign_proc : process(weight_49_V_q0, weight_61_V_q0, weight_73_V_q0, weight_85_V_q0, ap_CS_fsm_state11, ap_CS_fsm_state20, ap_CS_fsm_state29, ap_CS_fsm_state38)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state38)) then 
            grp_MUL_DP_fu_5085_b_V <= weight_85_V_q0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state29)) then 
            grp_MUL_DP_fu_5085_b_V <= weight_73_V_q0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state20)) then 
            grp_MUL_DP_fu_5085_b_V <= weight_61_V_q0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            grp_MUL_DP_fu_5085_b_V <= weight_49_V_q0;
        else 
            grp_MUL_DP_fu_5085_b_V <= "XXXXXXXX";
        end if; 
    end process;


    grp_MUL_DP_fu_5094_a_V_assign_proc : process(weight_2_V_q0, weight_14_V_q0, weight_26_V_q0, weight_38_V_q0, ap_CS_fsm_state11, ap_CS_fsm_state20, ap_CS_fsm_state29, ap_CS_fsm_state38)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state38)) then 
            grp_MUL_DP_fu_5094_a_V <= weight_38_V_q0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state29)) then 
            grp_MUL_DP_fu_5094_a_V <= weight_26_V_q0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state20)) then 
            grp_MUL_DP_fu_5094_a_V <= weight_14_V_q0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            grp_MUL_DP_fu_5094_a_V <= weight_2_V_q0;
        else 
            grp_MUL_DP_fu_5094_a_V <= "XXXXXXXX";
        end if; 
    end process;


    grp_MUL_DP_fu_5094_ap_ce_assign_proc : process(ap_CS_fsm_state11, ap_CS_fsm_state12, ap_CS_fsm_state13, ap_CS_fsm_state14, ap_CS_fsm_state20, ap_CS_fsm_state21, ap_CS_fsm_state22, ap_CS_fsm_state23, ap_CS_fsm_state29, ap_CS_fsm_state30, ap_CS_fsm_state31, ap_CS_fsm_state32, ap_CS_fsm_state38, ap_CS_fsm_state39, ap_CS_fsm_state40, ap_CS_fsm_state41)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state11) or (ap_const_logic_1 = ap_CS_fsm_state12) or (ap_const_logic_1 = ap_CS_fsm_state13) or (ap_const_logic_1 = ap_CS_fsm_state14) or (ap_const_logic_1 = ap_CS_fsm_state20) or (ap_const_logic_1 = ap_CS_fsm_state21) or (ap_const_logic_1 = ap_CS_fsm_state22) or (ap_const_logic_1 = ap_CS_fsm_state23) or (ap_const_logic_1 = ap_CS_fsm_state29) or (ap_const_logic_1 = ap_CS_fsm_state30) or (ap_const_logic_1 = ap_CS_fsm_state31) or (ap_const_logic_1 = ap_CS_fsm_state32) or (ap_const_logic_1 = ap_CS_fsm_state38) or (ap_const_logic_1 = ap_CS_fsm_state39) or (ap_const_logic_1 = ap_CS_fsm_state40) or (ap_const_logic_1 = ap_CS_fsm_state41))) then 
            grp_MUL_DP_fu_5094_ap_ce <= ap_const_logic_1;
        else 
            grp_MUL_DP_fu_5094_ap_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_MUL_DP_fu_5094_b_V_assign_proc : process(weight_50_V_q0, weight_62_V_q0, weight_74_V_q0, weight_86_V_q0, ap_CS_fsm_state11, ap_CS_fsm_state20, ap_CS_fsm_state29, ap_CS_fsm_state38)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state38)) then 
            grp_MUL_DP_fu_5094_b_V <= weight_86_V_q0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state29)) then 
            grp_MUL_DP_fu_5094_b_V <= weight_74_V_q0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state20)) then 
            grp_MUL_DP_fu_5094_b_V <= weight_62_V_q0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            grp_MUL_DP_fu_5094_b_V <= weight_50_V_q0;
        else 
            grp_MUL_DP_fu_5094_b_V <= "XXXXXXXX";
        end if; 
    end process;


    grp_MUL_DP_fu_5103_a_V_assign_proc : process(weight_3_V_q0, weight_15_V_q0, weight_27_V_q0, weight_39_V_q0, ap_CS_fsm_state11, ap_CS_fsm_state20, ap_CS_fsm_state29, ap_CS_fsm_state38)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state38)) then 
            grp_MUL_DP_fu_5103_a_V <= weight_39_V_q0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state29)) then 
            grp_MUL_DP_fu_5103_a_V <= weight_27_V_q0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state20)) then 
            grp_MUL_DP_fu_5103_a_V <= weight_15_V_q0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            grp_MUL_DP_fu_5103_a_V <= weight_3_V_q0;
        else 
            grp_MUL_DP_fu_5103_a_V <= "XXXXXXXX";
        end if; 
    end process;


    grp_MUL_DP_fu_5103_ap_ce_assign_proc : process(ap_CS_fsm_state11, ap_CS_fsm_state12, ap_CS_fsm_state13, ap_CS_fsm_state14, ap_CS_fsm_state20, ap_CS_fsm_state21, ap_CS_fsm_state22, ap_CS_fsm_state23, ap_CS_fsm_state29, ap_CS_fsm_state30, ap_CS_fsm_state31, ap_CS_fsm_state32, ap_CS_fsm_state38, ap_CS_fsm_state39, ap_CS_fsm_state40, ap_CS_fsm_state41)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state11) or (ap_const_logic_1 = ap_CS_fsm_state12) or (ap_const_logic_1 = ap_CS_fsm_state13) or (ap_const_logic_1 = ap_CS_fsm_state14) or (ap_const_logic_1 = ap_CS_fsm_state20) or (ap_const_logic_1 = ap_CS_fsm_state21) or (ap_const_logic_1 = ap_CS_fsm_state22) or (ap_const_logic_1 = ap_CS_fsm_state23) or (ap_const_logic_1 = ap_CS_fsm_state29) or (ap_const_logic_1 = ap_CS_fsm_state30) or (ap_const_logic_1 = ap_CS_fsm_state31) or (ap_const_logic_1 = ap_CS_fsm_state32) or (ap_const_logic_1 = ap_CS_fsm_state38) or (ap_const_logic_1 = ap_CS_fsm_state39) or (ap_const_logic_1 = ap_CS_fsm_state40) or (ap_const_logic_1 = ap_CS_fsm_state41))) then 
            grp_MUL_DP_fu_5103_ap_ce <= ap_const_logic_1;
        else 
            grp_MUL_DP_fu_5103_ap_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_MUL_DP_fu_5103_b_V_assign_proc : process(weight_51_V_q0, weight_63_V_q0, weight_75_V_q0, weight_87_V_q0, ap_CS_fsm_state11, ap_CS_fsm_state20, ap_CS_fsm_state29, ap_CS_fsm_state38)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state38)) then 
            grp_MUL_DP_fu_5103_b_V <= weight_87_V_q0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state29)) then 
            grp_MUL_DP_fu_5103_b_V <= weight_75_V_q0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state20)) then 
            grp_MUL_DP_fu_5103_b_V <= weight_63_V_q0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            grp_MUL_DP_fu_5103_b_V <= weight_51_V_q0;
        else 
            grp_MUL_DP_fu_5103_b_V <= "XXXXXXXX";
        end if; 
    end process;


    grp_MUL_DP_fu_5112_a_V_assign_proc : process(weight_4_V_q0, weight_16_V_q0, weight_28_V_q0, weight_40_V_q0, ap_CS_fsm_state11, ap_CS_fsm_state20, ap_CS_fsm_state29, ap_CS_fsm_state38)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state38)) then 
            grp_MUL_DP_fu_5112_a_V <= weight_40_V_q0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state29)) then 
            grp_MUL_DP_fu_5112_a_V <= weight_28_V_q0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state20)) then 
            grp_MUL_DP_fu_5112_a_V <= weight_16_V_q0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            grp_MUL_DP_fu_5112_a_V <= weight_4_V_q0;
        else 
            grp_MUL_DP_fu_5112_a_V <= "XXXXXXXX";
        end if; 
    end process;


    grp_MUL_DP_fu_5112_ap_ce_assign_proc : process(ap_CS_fsm_state11, ap_CS_fsm_state12, ap_CS_fsm_state13, ap_CS_fsm_state14, ap_CS_fsm_state20, ap_CS_fsm_state21, ap_CS_fsm_state22, ap_CS_fsm_state23, ap_CS_fsm_state29, ap_CS_fsm_state30, ap_CS_fsm_state31, ap_CS_fsm_state32, ap_CS_fsm_state38, ap_CS_fsm_state39, ap_CS_fsm_state40, ap_CS_fsm_state41)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state11) or (ap_const_logic_1 = ap_CS_fsm_state12) or (ap_const_logic_1 = ap_CS_fsm_state13) or (ap_const_logic_1 = ap_CS_fsm_state14) or (ap_const_logic_1 = ap_CS_fsm_state20) or (ap_const_logic_1 = ap_CS_fsm_state21) or (ap_const_logic_1 = ap_CS_fsm_state22) or (ap_const_logic_1 = ap_CS_fsm_state23) or (ap_const_logic_1 = ap_CS_fsm_state29) or (ap_const_logic_1 = ap_CS_fsm_state30) or (ap_const_logic_1 = ap_CS_fsm_state31) or (ap_const_logic_1 = ap_CS_fsm_state32) or (ap_const_logic_1 = ap_CS_fsm_state38) or (ap_const_logic_1 = ap_CS_fsm_state39) or (ap_const_logic_1 = ap_CS_fsm_state40) or (ap_const_logic_1 = ap_CS_fsm_state41))) then 
            grp_MUL_DP_fu_5112_ap_ce <= ap_const_logic_1;
        else 
            grp_MUL_DP_fu_5112_ap_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_MUL_DP_fu_5112_b_V_assign_proc : process(weight_52_V_q0, weight_64_V_q0, weight_76_V_q0, weight_88_V_q0, ap_CS_fsm_state11, ap_CS_fsm_state20, ap_CS_fsm_state29, ap_CS_fsm_state38)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state38)) then 
            grp_MUL_DP_fu_5112_b_V <= weight_88_V_q0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state29)) then 
            grp_MUL_DP_fu_5112_b_V <= weight_76_V_q0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state20)) then 
            grp_MUL_DP_fu_5112_b_V <= weight_64_V_q0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            grp_MUL_DP_fu_5112_b_V <= weight_52_V_q0;
        else 
            grp_MUL_DP_fu_5112_b_V <= "XXXXXXXX";
        end if; 
    end process;


    grp_MUL_DP_fu_5121_a_V_assign_proc : process(weight_5_V_q0, weight_17_V_q0, weight_29_V_q0, weight_41_V_q0, ap_CS_fsm_state11, ap_CS_fsm_state20, ap_CS_fsm_state29, ap_CS_fsm_state38)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state38)) then 
            grp_MUL_DP_fu_5121_a_V <= weight_41_V_q0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state29)) then 
            grp_MUL_DP_fu_5121_a_V <= weight_29_V_q0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state20)) then 
            grp_MUL_DP_fu_5121_a_V <= weight_17_V_q0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            grp_MUL_DP_fu_5121_a_V <= weight_5_V_q0;
        else 
            grp_MUL_DP_fu_5121_a_V <= "XXXXXXXX";
        end if; 
    end process;


    grp_MUL_DP_fu_5121_ap_ce_assign_proc : process(ap_CS_fsm_state11, ap_CS_fsm_state12, ap_CS_fsm_state13, ap_CS_fsm_state14, ap_CS_fsm_state20, ap_CS_fsm_state21, ap_CS_fsm_state22, ap_CS_fsm_state23, ap_CS_fsm_state29, ap_CS_fsm_state30, ap_CS_fsm_state31, ap_CS_fsm_state32, ap_CS_fsm_state38, ap_CS_fsm_state39, ap_CS_fsm_state40, ap_CS_fsm_state41)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state11) or (ap_const_logic_1 = ap_CS_fsm_state12) or (ap_const_logic_1 = ap_CS_fsm_state13) or (ap_const_logic_1 = ap_CS_fsm_state14) or (ap_const_logic_1 = ap_CS_fsm_state20) or (ap_const_logic_1 = ap_CS_fsm_state21) or (ap_const_logic_1 = ap_CS_fsm_state22) or (ap_const_logic_1 = ap_CS_fsm_state23) or (ap_const_logic_1 = ap_CS_fsm_state29) or (ap_const_logic_1 = ap_CS_fsm_state30) or (ap_const_logic_1 = ap_CS_fsm_state31) or (ap_const_logic_1 = ap_CS_fsm_state32) or (ap_const_logic_1 = ap_CS_fsm_state38) or (ap_const_logic_1 = ap_CS_fsm_state39) or (ap_const_logic_1 = ap_CS_fsm_state40) or (ap_const_logic_1 = ap_CS_fsm_state41))) then 
            grp_MUL_DP_fu_5121_ap_ce <= ap_const_logic_1;
        else 
            grp_MUL_DP_fu_5121_ap_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_MUL_DP_fu_5121_b_V_assign_proc : process(weight_53_V_q0, weight_65_V_q0, weight_77_V_q0, weight_89_V_q0, ap_CS_fsm_state11, ap_CS_fsm_state20, ap_CS_fsm_state29, ap_CS_fsm_state38)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state38)) then 
            grp_MUL_DP_fu_5121_b_V <= weight_89_V_q0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state29)) then 
            grp_MUL_DP_fu_5121_b_V <= weight_77_V_q0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state20)) then 
            grp_MUL_DP_fu_5121_b_V <= weight_65_V_q0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            grp_MUL_DP_fu_5121_b_V <= weight_53_V_q0;
        else 
            grp_MUL_DP_fu_5121_b_V <= "XXXXXXXX";
        end if; 
    end process;


    grp_MUL_DP_fu_5130_a_V_assign_proc : process(weight_6_V_q0, weight_18_V_q0, weight_30_V_q0, weight_42_V_q0, ap_CS_fsm_state11, ap_CS_fsm_state20, ap_CS_fsm_state29, ap_CS_fsm_state38)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state38)) then 
            grp_MUL_DP_fu_5130_a_V <= weight_42_V_q0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state29)) then 
            grp_MUL_DP_fu_5130_a_V <= weight_30_V_q0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state20)) then 
            grp_MUL_DP_fu_5130_a_V <= weight_18_V_q0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            grp_MUL_DP_fu_5130_a_V <= weight_6_V_q0;
        else 
            grp_MUL_DP_fu_5130_a_V <= "XXXXXXXX";
        end if; 
    end process;


    grp_MUL_DP_fu_5130_ap_ce_assign_proc : process(ap_CS_fsm_state11, ap_CS_fsm_state12, ap_CS_fsm_state13, ap_CS_fsm_state14, ap_CS_fsm_state20, ap_CS_fsm_state21, ap_CS_fsm_state22, ap_CS_fsm_state23, ap_CS_fsm_state29, ap_CS_fsm_state30, ap_CS_fsm_state31, ap_CS_fsm_state32, ap_CS_fsm_state38, ap_CS_fsm_state39, ap_CS_fsm_state40, ap_CS_fsm_state41)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state11) or (ap_const_logic_1 = ap_CS_fsm_state12) or (ap_const_logic_1 = ap_CS_fsm_state13) or (ap_const_logic_1 = ap_CS_fsm_state14) or (ap_const_logic_1 = ap_CS_fsm_state20) or (ap_const_logic_1 = ap_CS_fsm_state21) or (ap_const_logic_1 = ap_CS_fsm_state22) or (ap_const_logic_1 = ap_CS_fsm_state23) or (ap_const_logic_1 = ap_CS_fsm_state29) or (ap_const_logic_1 = ap_CS_fsm_state30) or (ap_const_logic_1 = ap_CS_fsm_state31) or (ap_const_logic_1 = ap_CS_fsm_state32) or (ap_const_logic_1 = ap_CS_fsm_state38) or (ap_const_logic_1 = ap_CS_fsm_state39) or (ap_const_logic_1 = ap_CS_fsm_state40) or (ap_const_logic_1 = ap_CS_fsm_state41))) then 
            grp_MUL_DP_fu_5130_ap_ce <= ap_const_logic_1;
        else 
            grp_MUL_DP_fu_5130_ap_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_MUL_DP_fu_5130_b_V_assign_proc : process(weight_54_V_q0, weight_66_V_q0, weight_78_V_q0, weight_90_V_q0, ap_CS_fsm_state11, ap_CS_fsm_state20, ap_CS_fsm_state29, ap_CS_fsm_state38)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state38)) then 
            grp_MUL_DP_fu_5130_b_V <= weight_90_V_q0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state29)) then 
            grp_MUL_DP_fu_5130_b_V <= weight_78_V_q0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state20)) then 
            grp_MUL_DP_fu_5130_b_V <= weight_66_V_q0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            grp_MUL_DP_fu_5130_b_V <= weight_54_V_q0;
        else 
            grp_MUL_DP_fu_5130_b_V <= "XXXXXXXX";
        end if; 
    end process;


    grp_MUL_DP_fu_5139_a_V_assign_proc : process(weight_7_V_q0, weight_19_V_q0, weight_31_V_q0, weight_43_V_q0, ap_CS_fsm_state11, ap_CS_fsm_state20, ap_CS_fsm_state29, ap_CS_fsm_state38)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state38)) then 
            grp_MUL_DP_fu_5139_a_V <= weight_43_V_q0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state29)) then 
            grp_MUL_DP_fu_5139_a_V <= weight_31_V_q0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state20)) then 
            grp_MUL_DP_fu_5139_a_V <= weight_19_V_q0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            grp_MUL_DP_fu_5139_a_V <= weight_7_V_q0;
        else 
            grp_MUL_DP_fu_5139_a_V <= "XXXXXXXX";
        end if; 
    end process;


    grp_MUL_DP_fu_5139_ap_ce_assign_proc : process(ap_CS_fsm_state11, ap_CS_fsm_state12, ap_CS_fsm_state13, ap_CS_fsm_state14, ap_CS_fsm_state20, ap_CS_fsm_state21, ap_CS_fsm_state22, ap_CS_fsm_state23, ap_CS_fsm_state29, ap_CS_fsm_state30, ap_CS_fsm_state31, ap_CS_fsm_state32, ap_CS_fsm_state38, ap_CS_fsm_state39, ap_CS_fsm_state40, ap_CS_fsm_state41)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state11) or (ap_const_logic_1 = ap_CS_fsm_state12) or (ap_const_logic_1 = ap_CS_fsm_state13) or (ap_const_logic_1 = ap_CS_fsm_state14) or (ap_const_logic_1 = ap_CS_fsm_state20) or (ap_const_logic_1 = ap_CS_fsm_state21) or (ap_const_logic_1 = ap_CS_fsm_state22) or (ap_const_logic_1 = ap_CS_fsm_state23) or (ap_const_logic_1 = ap_CS_fsm_state29) or (ap_const_logic_1 = ap_CS_fsm_state30) or (ap_const_logic_1 = ap_CS_fsm_state31) or (ap_const_logic_1 = ap_CS_fsm_state32) or (ap_const_logic_1 = ap_CS_fsm_state38) or (ap_const_logic_1 = ap_CS_fsm_state39) or (ap_const_logic_1 = ap_CS_fsm_state40) or (ap_const_logic_1 = ap_CS_fsm_state41))) then 
            grp_MUL_DP_fu_5139_ap_ce <= ap_const_logic_1;
        else 
            grp_MUL_DP_fu_5139_ap_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_MUL_DP_fu_5139_b_V_assign_proc : process(weight_55_V_q0, weight_67_V_q0, weight_79_V_q0, weight_91_V_q0, ap_CS_fsm_state11, ap_CS_fsm_state20, ap_CS_fsm_state29, ap_CS_fsm_state38)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state38)) then 
            grp_MUL_DP_fu_5139_b_V <= weight_91_V_q0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state29)) then 
            grp_MUL_DP_fu_5139_b_V <= weight_79_V_q0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state20)) then 
            grp_MUL_DP_fu_5139_b_V <= weight_67_V_q0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            grp_MUL_DP_fu_5139_b_V <= weight_55_V_q0;
        else 
            grp_MUL_DP_fu_5139_b_V <= "XXXXXXXX";
        end if; 
    end process;


    grp_MUL_DP_fu_5148_a_V_assign_proc : process(weight_8_V_q0, weight_20_V_q0, weight_32_V_q0, weight_44_V_q0, ap_CS_fsm_state11, ap_CS_fsm_state20, ap_CS_fsm_state29, ap_CS_fsm_state38)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state38)) then 
            grp_MUL_DP_fu_5148_a_V <= weight_44_V_q0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state29)) then 
            grp_MUL_DP_fu_5148_a_V <= weight_32_V_q0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state20)) then 
            grp_MUL_DP_fu_5148_a_V <= weight_20_V_q0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            grp_MUL_DP_fu_5148_a_V <= weight_8_V_q0;
        else 
            grp_MUL_DP_fu_5148_a_V <= "XXXXXXXX";
        end if; 
    end process;


    grp_MUL_DP_fu_5148_ap_ce_assign_proc : process(ap_CS_fsm_state11, ap_CS_fsm_state12, ap_CS_fsm_state13, ap_CS_fsm_state14, ap_CS_fsm_state20, ap_CS_fsm_state21, ap_CS_fsm_state22, ap_CS_fsm_state23, ap_CS_fsm_state29, ap_CS_fsm_state30, ap_CS_fsm_state31, ap_CS_fsm_state32, ap_CS_fsm_state38, ap_CS_fsm_state39, ap_CS_fsm_state40, ap_CS_fsm_state41)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state11) or (ap_const_logic_1 = ap_CS_fsm_state12) or (ap_const_logic_1 = ap_CS_fsm_state13) or (ap_const_logic_1 = ap_CS_fsm_state14) or (ap_const_logic_1 = ap_CS_fsm_state20) or (ap_const_logic_1 = ap_CS_fsm_state21) or (ap_const_logic_1 = ap_CS_fsm_state22) or (ap_const_logic_1 = ap_CS_fsm_state23) or (ap_const_logic_1 = ap_CS_fsm_state29) or (ap_const_logic_1 = ap_CS_fsm_state30) or (ap_const_logic_1 = ap_CS_fsm_state31) or (ap_const_logic_1 = ap_CS_fsm_state32) or (ap_const_logic_1 = ap_CS_fsm_state38) or (ap_const_logic_1 = ap_CS_fsm_state39) or (ap_const_logic_1 = ap_CS_fsm_state40) or (ap_const_logic_1 = ap_CS_fsm_state41))) then 
            grp_MUL_DP_fu_5148_ap_ce <= ap_const_logic_1;
        else 
            grp_MUL_DP_fu_5148_ap_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_MUL_DP_fu_5148_b_V_assign_proc : process(weight_56_V_q0, weight_68_V_q0, weight_80_V_q0, weight_92_V_q0, ap_CS_fsm_state11, ap_CS_fsm_state20, ap_CS_fsm_state29, ap_CS_fsm_state38)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state38)) then 
            grp_MUL_DP_fu_5148_b_V <= weight_92_V_q0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state29)) then 
            grp_MUL_DP_fu_5148_b_V <= weight_80_V_q0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state20)) then 
            grp_MUL_DP_fu_5148_b_V <= weight_68_V_q0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            grp_MUL_DP_fu_5148_b_V <= weight_56_V_q0;
        else 
            grp_MUL_DP_fu_5148_b_V <= "XXXXXXXX";
        end if; 
    end process;


    grp_MUL_DP_fu_5157_a_V_assign_proc : process(weight_9_V_q0, weight_21_V_q0, weight_33_V_q0, weight_45_V_q0, ap_CS_fsm_state11, ap_CS_fsm_state20, ap_CS_fsm_state29, ap_CS_fsm_state38)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state38)) then 
            grp_MUL_DP_fu_5157_a_V <= weight_45_V_q0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state29)) then 
            grp_MUL_DP_fu_5157_a_V <= weight_33_V_q0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state20)) then 
            grp_MUL_DP_fu_5157_a_V <= weight_21_V_q0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            grp_MUL_DP_fu_5157_a_V <= weight_9_V_q0;
        else 
            grp_MUL_DP_fu_5157_a_V <= "XXXXXXXX";
        end if; 
    end process;


    grp_MUL_DP_fu_5157_ap_ce_assign_proc : process(ap_CS_fsm_state11, ap_CS_fsm_state12, ap_CS_fsm_state13, ap_CS_fsm_state14, ap_CS_fsm_state20, ap_CS_fsm_state21, ap_CS_fsm_state22, ap_CS_fsm_state23, ap_CS_fsm_state29, ap_CS_fsm_state30, ap_CS_fsm_state31, ap_CS_fsm_state32, ap_CS_fsm_state38, ap_CS_fsm_state39, ap_CS_fsm_state40, ap_CS_fsm_state41)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state11) or (ap_const_logic_1 = ap_CS_fsm_state12) or (ap_const_logic_1 = ap_CS_fsm_state13) or (ap_const_logic_1 = ap_CS_fsm_state14) or (ap_const_logic_1 = ap_CS_fsm_state20) or (ap_const_logic_1 = ap_CS_fsm_state21) or (ap_const_logic_1 = ap_CS_fsm_state22) or (ap_const_logic_1 = ap_CS_fsm_state23) or (ap_const_logic_1 = ap_CS_fsm_state29) or (ap_const_logic_1 = ap_CS_fsm_state30) or (ap_const_logic_1 = ap_CS_fsm_state31) or (ap_const_logic_1 = ap_CS_fsm_state32) or (ap_const_logic_1 = ap_CS_fsm_state38) or (ap_const_logic_1 = ap_CS_fsm_state39) or (ap_const_logic_1 = ap_CS_fsm_state40) or (ap_const_logic_1 = ap_CS_fsm_state41))) then 
            grp_MUL_DP_fu_5157_ap_ce <= ap_const_logic_1;
        else 
            grp_MUL_DP_fu_5157_ap_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_MUL_DP_fu_5157_b_V_assign_proc : process(weight_57_V_q0, weight_69_V_q0, weight_81_V_q0, weight_93_V_q0, ap_CS_fsm_state11, ap_CS_fsm_state20, ap_CS_fsm_state29, ap_CS_fsm_state38)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state38)) then 
            grp_MUL_DP_fu_5157_b_V <= weight_93_V_q0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state29)) then 
            grp_MUL_DP_fu_5157_b_V <= weight_81_V_q0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state20)) then 
            grp_MUL_DP_fu_5157_b_V <= weight_69_V_q0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            grp_MUL_DP_fu_5157_b_V <= weight_57_V_q0;
        else 
            grp_MUL_DP_fu_5157_b_V <= "XXXXXXXX";
        end if; 
    end process;


    grp_MUL_DP_fu_5166_a_V_assign_proc : process(weight_10_V_q0, weight_22_V_q0, weight_34_V_q0, weight_46_V_q0, ap_CS_fsm_state11, ap_CS_fsm_state20, ap_CS_fsm_state29, ap_CS_fsm_state38)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state38)) then 
            grp_MUL_DP_fu_5166_a_V <= weight_46_V_q0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state29)) then 
            grp_MUL_DP_fu_5166_a_V <= weight_34_V_q0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state20)) then 
            grp_MUL_DP_fu_5166_a_V <= weight_22_V_q0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            grp_MUL_DP_fu_5166_a_V <= weight_10_V_q0;
        else 
            grp_MUL_DP_fu_5166_a_V <= "XXXXXXXX";
        end if; 
    end process;


    grp_MUL_DP_fu_5166_ap_ce_assign_proc : process(ap_CS_fsm_state11, ap_CS_fsm_state12, ap_CS_fsm_state13, ap_CS_fsm_state14, ap_CS_fsm_state20, ap_CS_fsm_state21, ap_CS_fsm_state22, ap_CS_fsm_state23, ap_CS_fsm_state29, ap_CS_fsm_state30, ap_CS_fsm_state31, ap_CS_fsm_state32, ap_CS_fsm_state38, ap_CS_fsm_state39, ap_CS_fsm_state40, ap_CS_fsm_state41)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state11) or (ap_const_logic_1 = ap_CS_fsm_state12) or (ap_const_logic_1 = ap_CS_fsm_state13) or (ap_const_logic_1 = ap_CS_fsm_state14) or (ap_const_logic_1 = ap_CS_fsm_state20) or (ap_const_logic_1 = ap_CS_fsm_state21) or (ap_const_logic_1 = ap_CS_fsm_state22) or (ap_const_logic_1 = ap_CS_fsm_state23) or (ap_const_logic_1 = ap_CS_fsm_state29) or (ap_const_logic_1 = ap_CS_fsm_state30) or (ap_const_logic_1 = ap_CS_fsm_state31) or (ap_const_logic_1 = ap_CS_fsm_state32) or (ap_const_logic_1 = ap_CS_fsm_state38) or (ap_const_logic_1 = ap_CS_fsm_state39) or (ap_const_logic_1 = ap_CS_fsm_state40) or (ap_const_logic_1 = ap_CS_fsm_state41))) then 
            grp_MUL_DP_fu_5166_ap_ce <= ap_const_logic_1;
        else 
            grp_MUL_DP_fu_5166_ap_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_MUL_DP_fu_5166_b_V_assign_proc : process(weight_58_V_q0, weight_70_V_q0, weight_82_V_q0, weight_94_V_q0, ap_CS_fsm_state11, ap_CS_fsm_state20, ap_CS_fsm_state29, ap_CS_fsm_state38)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state38)) then 
            grp_MUL_DP_fu_5166_b_V <= weight_94_V_q0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state29)) then 
            grp_MUL_DP_fu_5166_b_V <= weight_82_V_q0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state20)) then 
            grp_MUL_DP_fu_5166_b_V <= weight_70_V_q0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            grp_MUL_DP_fu_5166_b_V <= weight_58_V_q0;
        else 
            grp_MUL_DP_fu_5166_b_V <= "XXXXXXXX";
        end if; 
    end process;


    grp_MUL_DP_fu_5175_a_V_assign_proc : process(weight_11_V_q0, weight_23_V_q0, weight_35_V_q0, weight_47_V_q0, ap_CS_fsm_state11, ap_CS_fsm_state20, ap_CS_fsm_state29, ap_CS_fsm_state38)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state38)) then 
            grp_MUL_DP_fu_5175_a_V <= weight_47_V_q0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state29)) then 
            grp_MUL_DP_fu_5175_a_V <= weight_35_V_q0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state20)) then 
            grp_MUL_DP_fu_5175_a_V <= weight_23_V_q0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            grp_MUL_DP_fu_5175_a_V <= weight_11_V_q0;
        else 
            grp_MUL_DP_fu_5175_a_V <= "XXXXXXXX";
        end if; 
    end process;


    grp_MUL_DP_fu_5175_ap_ce_assign_proc : process(ap_CS_fsm_state11, ap_CS_fsm_state12, ap_CS_fsm_state13, ap_CS_fsm_state14, ap_CS_fsm_state20, ap_CS_fsm_state21, ap_CS_fsm_state22, ap_CS_fsm_state23, ap_CS_fsm_state29, ap_CS_fsm_state30, ap_CS_fsm_state31, ap_CS_fsm_state32, ap_CS_fsm_state38, ap_CS_fsm_state39, ap_CS_fsm_state40, ap_CS_fsm_state41)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state11) or (ap_const_logic_1 = ap_CS_fsm_state12) or (ap_const_logic_1 = ap_CS_fsm_state13) or (ap_const_logic_1 = ap_CS_fsm_state14) or (ap_const_logic_1 = ap_CS_fsm_state20) or (ap_const_logic_1 = ap_CS_fsm_state21) or (ap_const_logic_1 = ap_CS_fsm_state22) or (ap_const_logic_1 = ap_CS_fsm_state23) or (ap_const_logic_1 = ap_CS_fsm_state29) or (ap_const_logic_1 = ap_CS_fsm_state30) or (ap_const_logic_1 = ap_CS_fsm_state31) or (ap_const_logic_1 = ap_CS_fsm_state32) or (ap_const_logic_1 = ap_CS_fsm_state38) or (ap_const_logic_1 = ap_CS_fsm_state39) or (ap_const_logic_1 = ap_CS_fsm_state40) or (ap_const_logic_1 = ap_CS_fsm_state41))) then 
            grp_MUL_DP_fu_5175_ap_ce <= ap_const_logic_1;
        else 
            grp_MUL_DP_fu_5175_ap_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_MUL_DP_fu_5175_b_V_assign_proc : process(weight_59_V_q0, weight_71_V_q0, weight_83_V_q0, weight_95_V_q0, ap_CS_fsm_state11, ap_CS_fsm_state20, ap_CS_fsm_state29, ap_CS_fsm_state38)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state38)) then 
            grp_MUL_DP_fu_5175_b_V <= weight_95_V_q0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state29)) then 
            grp_MUL_DP_fu_5175_b_V <= weight_83_V_q0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state20)) then 
            grp_MUL_DP_fu_5175_b_V <= weight_71_V_q0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            grp_MUL_DP_fu_5175_b_V <= weight_59_V_q0;
        else 
            grp_MUL_DP_fu_5175_b_V <= "XXXXXXXX";
        end if; 
    end process;

    h11_cast2_mid2_fu_7987_p3 <= 
        h_13_fu_7968_p2 when (exitcond_mid_fu_7955_p2(0) = '1') else 
        h11_mid_fu_7937_p3;
    h11_mid_fu_7937_p3 <= 
        ap_const_lv4_1 when (exitcond_flatten2_reg_9578(0) = '1') else 
        h11_phi_fu_5056_p4;

    h11_phi_fu_5056_p4_assign_proc : process(h11_reg_5052, ap_reg_pp1_iter1_exitcond_flatten3_reg_9569, h11_cast2_mid2_reg_9603, ap_enable_reg_pp1_iter2, ap_block_pp1_stage0_flag00000000)
    begin
        if (((ap_const_lv1_0 = ap_reg_pp1_iter1_exitcond_flatten3_reg_9569) and (ap_const_logic_1 = ap_enable_reg_pp1_iter2) and (ap_block_pp1_stage0_flag00000000 = ap_const_boolean_0))) then 
            h11_phi_fu_5056_p4 <= h11_cast2_mid2_reg_9603;
        else 
            h11_phi_fu_5056_p4 <= h11_reg_5052;
        end if; 
    end process;

    h1_cast_cast1_fu_5515_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(h1_reg_4878),7));
    h1_cast_cast_fu_5519_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(h1_reg_4878),11));
    h4_cast_cast1_fu_6111_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(h4_reg_4913),7));
    h4_cast_cast_fu_6115_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(h4_reg_4913),11));
    h8_cast9_cast1_fu_6707_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(h8_reg_4948),7));
    h8_cast9_cast_fu_6711_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(h8_reg_4948),11));
    h9_cast6_cast1_fu_7303_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(h9_reg_4983),7));
    h9_cast6_cast_fu_7307_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(h9_reg_4983),11));
    h_10_fu_6802_p2 <= std_logic_vector(unsigned(h8_reg_4948) + unsigned(ap_const_lv4_1));
    h_13_fu_7968_p2 <= std_logic_vector(unsigned(h11_mid_fu_7937_p3) + unsigned(ap_const_lv4_1));
    h_1_fu_7398_p2 <= std_logic_vector(unsigned(h9_reg_4983) + unsigned(ap_const_lv4_1));
    h_7_fu_5610_p2 <= std_logic_vector(unsigned(h1_reg_4878) + unsigned(ap_const_lv4_1));
    h_8_fu_5346_p2 <= std_logic_vector(unsigned(h_mid_fu_5310_p3) + unsigned(ap_const_lv4_1));
    h_9_fu_6206_p2 <= std_logic_vector(unsigned(h4_reg_4913) + unsigned(ap_const_lv4_1));
    h_cast_mid2_fu_5365_p3 <= 
        h_8_fu_5346_p2 when (exitcond5_mid_fu_5340_p2(0) = '1') else 
        h_mid_fu_5310_p3;
    h_mid_fu_5310_p3 <= 
        ap_const_lv4_1 when (exitcond_flatten_reg_8351(0) = '1') else 
        h_phi_fu_4858_p4;

    h_phi_fu_4858_p4_assign_proc : process(h_reg_4854, ap_reg_pp0_iter1_exitcond_flatten1_reg_8342, h_cast_mid2_reg_8375, ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_flag00000000)
    begin
        if (((ap_const_logic_1 = ap_enable_reg_pp0_iter2) and (ap_reg_pp0_iter1_exitcond_flatten1_reg_8342 = ap_const_lv1_0) and (ap_block_pp0_stage0_flag00000000 = ap_const_boolean_0))) then 
            h_phi_fu_4858_p4 <= h_cast_mid2_reg_8375;
        else 
            h_phi_fu_4858_p4 <= h_reg_4854;
        end if; 
    end process;

    indvar_flatten21_op_fu_7917_p2 <= std_logic_vector(unsigned(indvar_flatten3_reg_5041) + unsigned(ap_const_lv8_1));
    indvar_flatten_next1_fu_5278_p2 <= std_logic_vector(unsigned(indvar_flatten1_reg_4820) + unsigned(ap_const_lv13_1));
    indvar_flatten_next2_fu_7923_p3 <= 
        ap_const_lv8_1 when (exitcond_flatten2_fu_7911_p2(0) = '1') else 
        indvar_flatten21_op_fu_7917_p2;
    indvar_flatten_next3_fu_7905_p2 <= std_logic_vector(unsigned(indvar_flatten2_reg_5018) + unsigned(ap_const_lv13_1));
    indvar_flatten_next_fu_5296_p3 <= 
        ap_const_lv8_1 when (exitcond_flatten_fu_5284_p2(0) = '1') else 
        indvar_flatten_op_fu_5290_p2;
    indvar_flatten_op_fu_5290_p2 <= std_logic_vector(unsigned(indvar_flatten_reg_4843) + unsigned(ap_const_lv8_1));

    input_V_address0_assign_proc : process(input_V_addr_reg_8548, input_V_addr_1_reg_8842, input_V_addr_2_reg_9136, input_V_addr_3_reg_9431, ap_CS_fsm_state9, ap_CS_fsm_state18, ap_CS_fsm_state27, ap_CS_fsm_state36)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state36)) then 
            input_V_address0 <= input_V_addr_3_reg_9431;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state27)) then 
            input_V_address0 <= input_V_addr_2_reg_9136;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state18)) then 
            input_V_address0 <= input_V_addr_1_reg_8842;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            input_V_address0 <= input_V_addr_reg_8548;
        else 
            input_V_address0 <= "XXXXXXXXXXXXXX";
        end if; 
    end process;


    input_V_ce0_assign_proc : process(ap_CS_fsm_state9, ap_CS_fsm_state18, ap_CS_fsm_state27, ap_CS_fsm_state36)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state9) or (ap_const_logic_1 = ap_CS_fsm_state18) or (ap_const_logic_1 = ap_CS_fsm_state27) or (ap_const_logic_1 = ap_CS_fsm_state36))) then 
            input_V_ce0 <= ap_const_logic_1;
        else 
            input_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    not_exitcond_flatten_2_fu_7944_p2 <= (exitcond_flatten2_reg_9578 xor ap_const_lv1_1);
    not_exitcond_flatten_fu_5329_p2 <= (exitcond_flatten_reg_8351 xor ap_const_lv1_1);
    p_shl10_cast_fu_6271_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_69_fu_6263_p3),15));
    p_shl11_cast_fu_6283_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_70_fu_6275_p3),15));
    p_shl12_cast_fu_6236_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_169_fu_6228_p3),11));
    p_shl13_cast_fu_6248_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_170_fu_6240_p3),11));
    p_shl14_cast_fu_6723_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_153_fu_6715_p3),8));
    p_shl15_cast_fu_6735_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_154_fu_6727_p3),8));
    p_shl16_cast_fu_6867_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_95_fu_6859_p3),15));
    p_shl17_cast_fu_6879_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_96_fu_6871_p3),15));
    p_shl18_cast_fu_6832_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_178_fu_6824_p3),11));
    p_shl19_cast_fu_6844_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_179_fu_6836_p3),11));
    p_shl1_cast_fu_5391_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_42_fu_5384_p3),8));
    p_shl20_cast_fu_7319_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_165_fu_7311_p3),8));
    p_shl21_cast_fu_7331_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_166_fu_7323_p3),8));
    p_shl22_cast_fu_7463_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_124_fu_7455_p3),15));
    p_shl23_cast_fu_7475_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_125_fu_7467_p3),15));
    p_shl24_cast_fu_7428_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_189_fu_7420_p3),11));
    p_shl25_cast_fu_7440_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_190_fu_7432_p3),11));
    p_shl26_cast_fu_8002_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_97_fu_7995_p3),8));
    p_shl27_cast_fu_8013_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_98_fu_8006_p3),8));
    p_shl2_cast_fu_5531_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_146_fu_5523_p3),8));
    p_shl3_cast_fu_5543_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_147_fu_5535_p3),8));
    p_shl4_cast_fu_5675_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_43_fu_5667_p3),15));
    p_shl5_cast_fu_5687_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_44_fu_5679_p3),15));
    p_shl6_cast_fu_5640_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_157_fu_5632_p3),11));
    p_shl7_cast_fu_5652_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_158_fu_5644_p3),11));
    p_shl8_cast_fu_6127_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_149_fu_6119_p3),8));
    p_shl9_cast_fu_6139_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_150_fu_6131_p3),8));
    p_shl_cast_fu_5380_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_41_fu_5373_p3),8));
    tmp_100_fu_6951_p1 <= grp_MUL_DP_fu_5076_ap_return_0(8 - 1 downto 0);
    tmp_101_fu_6962_p1 <= grp_MUL_DP_fu_5076_ap_return_1(8 - 1 downto 0);
    tmp_102_fu_6981_p1 <= grp_MUL_DP_fu_5085_ap_return_0(8 - 1 downto 0);
    tmp_103_fu_6992_p1 <= grp_MUL_DP_fu_5085_ap_return_1(8 - 1 downto 0);
    tmp_104_fu_7011_p1 <= grp_MUL_DP_fu_5094_ap_return_0(8 - 1 downto 0);
    tmp_105_fu_7022_p1 <= grp_MUL_DP_fu_5094_ap_return_1(8 - 1 downto 0);
    tmp_106_fu_7041_p1 <= grp_MUL_DP_fu_5103_ap_return_0(8 - 1 downto 0);
    tmp_107_fu_7052_p1 <= grp_MUL_DP_fu_5103_ap_return_1(8 - 1 downto 0);
    tmp_108_fu_7071_p1 <= grp_MUL_DP_fu_5112_ap_return_0(8 - 1 downto 0);
    tmp_109_fu_7082_p1 <= grp_MUL_DP_fu_5112_ap_return_1(8 - 1 downto 0);
    tmp_110_fu_7101_p1 <= grp_MUL_DP_fu_5121_ap_return_0(8 - 1 downto 0);
    tmp_111_fu_7112_p1 <= grp_MUL_DP_fu_5121_ap_return_1(8 - 1 downto 0);
    tmp_112_fu_7131_p1 <= grp_MUL_DP_fu_5130_ap_return_0(8 - 1 downto 0);
    tmp_113_fu_7142_p1 <= grp_MUL_DP_fu_5130_ap_return_1(8 - 1 downto 0);
    tmp_114_fu_7161_p1 <= grp_MUL_DP_fu_5139_ap_return_0(8 - 1 downto 0);
    tmp_115_fu_7172_p1 <= grp_MUL_DP_fu_5139_ap_return_1(8 - 1 downto 0);
    tmp_116_fu_7191_p1 <= grp_MUL_DP_fu_5148_ap_return_0(8 - 1 downto 0);
    tmp_117_fu_7202_p1 <= grp_MUL_DP_fu_5148_ap_return_1(8 - 1 downto 0);
    tmp_118_fu_7221_p1 <= grp_MUL_DP_fu_5157_ap_return_0(8 - 1 downto 0);
    tmp_119_fu_7232_p1 <= grp_MUL_DP_fu_5157_ap_return_1(8 - 1 downto 0);
    tmp_11_fu_6955_p2 <= std_logic_vector(unsigned(ShuffleConvs_2_Downs_78_q0) + unsigned(tmp_100_fu_6951_p1));
    tmp_120_fu_7251_p1 <= grp_MUL_DP_fu_5166_ap_return_0(8 - 1 downto 0);
    tmp_121_fu_7262_p1 <= grp_MUL_DP_fu_5166_ap_return_1(8 - 1 downto 0);
    tmp_122_fu_7281_p1 <= grp_MUL_DP_fu_5175_ap_return_0(8 - 1 downto 0);
    tmp_123_fu_7292_p1 <= grp_MUL_DP_fu_5175_ap_return_1(8 - 1 downto 0);
    tmp_124_fu_7455_p3 <= (tmp_192_fu_7450_p2 & ap_const_lv3_0);
    tmp_125_fu_7467_p3 <= (tmp_192_fu_7450_p2 & ap_const_lv1_0);
    tmp_126_fu_7547_p1 <= grp_MUL_DP_fu_5076_ap_return_0(8 - 1 downto 0);
    tmp_127_fu_7558_p1 <= grp_MUL_DP_fu_5076_ap_return_1(8 - 1 downto 0);
    tmp_128_fu_7577_p1 <= grp_MUL_DP_fu_5085_ap_return_0(8 - 1 downto 0);
    tmp_129_fu_7588_p1 <= grp_MUL_DP_fu_5085_ap_return_1(8 - 1 downto 0);
    tmp_130_fu_7607_p1 <= grp_MUL_DP_fu_5094_ap_return_0(8 - 1 downto 0);
    tmp_131_fu_7618_p1 <= grp_MUL_DP_fu_5094_ap_return_1(8 - 1 downto 0);
    tmp_132_fu_7637_p1 <= grp_MUL_DP_fu_5103_ap_return_0(8 - 1 downto 0);
    tmp_133_fu_7648_p1 <= grp_MUL_DP_fu_5103_ap_return_1(8 - 1 downto 0);
    tmp_134_fu_7667_p1 <= grp_MUL_DP_fu_5112_ap_return_0(8 - 1 downto 0);
    tmp_135_fu_7678_p1 <= grp_MUL_DP_fu_5112_ap_return_1(8 - 1 downto 0);
    tmp_136_fu_7697_p1 <= grp_MUL_DP_fu_5121_ap_return_0(8 - 1 downto 0);
    tmp_137_fu_7708_p1 <= grp_MUL_DP_fu_5121_ap_return_1(8 - 1 downto 0);
    tmp_138_fu_7727_p1 <= grp_MUL_DP_fu_5130_ap_return_0(8 - 1 downto 0);
    tmp_139_fu_7738_p1 <= grp_MUL_DP_fu_5130_ap_return_1(8 - 1 downto 0);
    tmp_140_fu_7757_p1 <= grp_MUL_DP_fu_5139_ap_return_0(8 - 1 downto 0);
    tmp_141_fu_7768_p1 <= grp_MUL_DP_fu_5139_ap_return_1(8 - 1 downto 0);
    tmp_142_fu_7787_p1 <= grp_MUL_DP_fu_5148_ap_return_0(8 - 1 downto 0);
    tmp_143_fu_7798_p1 <= grp_MUL_DP_fu_5148_ap_return_1(8 - 1 downto 0);
    tmp_144_fu_5395_p2 <= std_logic_vector(unsigned(p_shl_cast_fu_5380_p1) + unsigned(p_shl1_cast_fu_5391_p1));
    tmp_145_fu_5404_p2 <= std_logic_vector(unsigned(w_cast_cast_fu_5401_p1) + unsigned(tmp_144_fu_5395_p2));
    tmp_146_fu_5523_p3 <= (h1_reg_4878 & ap_const_lv3_0);
    tmp_147_fu_5535_p3 <= (h1_reg_4878 & ap_const_lv1_0);
    tmp_148_fu_5547_p2 <= std_logic_vector(unsigned(p_shl3_cast_fu_5543_p1) + unsigned(p_shl2_cast_fu_5531_p1));
    tmp_149_fu_6119_p3 <= (h4_reg_4913 & ap_const_lv3_0);
    tmp_14_fu_6966_p2 <= std_logic_vector(unsigned(ShuffleConvs_2_Downs_25_q0) + unsigned(tmp_101_fu_6962_p1));
    tmp_150_fu_6131_p3 <= (h4_reg_4913 & ap_const_lv1_0);
    tmp_151_fu_6143_p2 <= std_logic_vector(unsigned(p_shl9_cast_fu_6139_p1) + unsigned(p_shl8_cast_fu_6127_p1));
    tmp_152_fu_5571_p2 <= std_logic_vector(unsigned(tmp_148_reg_8402) + unsigned(w2_cast_cast_fu_5567_p1));
    tmp_153_fu_6715_p3 <= (h8_reg_4948 & ap_const_lv3_0);
    tmp_154_fu_6727_p3 <= (h8_reg_4948 & ap_const_lv1_0);
    tmp_155_fu_6739_p2 <= std_logic_vector(unsigned(p_shl15_cast_fu_6735_p1) + unsigned(p_shl14_cast_fu_6723_p1));
    tmp_156_fu_6167_p2 <= std_logic_vector(unsigned(tmp_151_reg_8696) + unsigned(w5_cast_cast_fu_6163_p1));
    tmp_157_fu_5632_p3 <= (ci_reg_4902 & ap_const_lv3_0);
    tmp_158_fu_5644_p3 <= (ci_reg_4902 & ap_const_lv1_0);
    tmp_159_fu_5656_p2 <= std_logic_vector(unsigned(p_shl6_cast_fu_5640_p1) + unsigned(p_shl7_cast_fu_5652_p1));
    tmp_160_fu_5662_p2 <= std_logic_vector(unsigned(h1_cast_cast_reg_8397) + unsigned(tmp_159_fu_5656_p2));
    tmp_161_fu_5691_p2 <= std_logic_vector(unsigned(p_shl4_cast_fu_5675_p1) + unsigned(p_shl5_cast_fu_5687_p1));
    tmp_162_fu_5697_p2 <= std_logic_vector(unsigned(w2_cast_cast2_reg_8415) + unsigned(tmp_161_fu_5691_p2));
    tmp_163_fu_5707_p2 <= std_logic_vector(unsigned(h1_cast_cast1_reg_8392) + unsigned(ci_reg_4902));
    tmp_164_fu_5712_p2 <= std_logic_vector(unsigned(w2_cast_cast1_reg_8410) + unsigned(tmp_163_fu_5707_p2));
    tmp_165_fu_7311_p3 <= (h9_reg_4983 & ap_const_lv3_0);
    tmp_166_fu_7323_p3 <= (h9_reg_4983 & ap_const_lv1_0);
    tmp_167_fu_7335_p2 <= std_logic_vector(unsigned(p_shl21_cast_fu_7331_p1) + unsigned(p_shl20_cast_fu_7319_p1));
    tmp_168_fu_6763_p2 <= std_logic_vector(unsigned(tmp_155_reg_8990) + unsigned(w9_cast8_cast_fu_6759_p1));
    tmp_169_fu_6228_p3 <= (ci6_reg_4937 & ap_const_lv3_0);
    tmp_16_fu_7551_p2 <= std_logic_vector(unsigned(ShuffleConvs_2_Downs_65_q0) + unsigned(tmp_126_fu_7547_p1));
    tmp_170_fu_6240_p3 <= (ci6_reg_4937 & ap_const_lv1_0);
    tmp_171_fu_6252_p2 <= std_logic_vector(unsigned(p_shl12_cast_fu_6236_p1) + unsigned(p_shl13_cast_fu_6248_p1));
    tmp_172_fu_6258_p2 <= std_logic_vector(unsigned(h4_cast_cast_reg_8691) + unsigned(tmp_171_fu_6252_p2));
    tmp_173_fu_6287_p2 <= std_logic_vector(unsigned(p_shl10_cast_fu_6271_p1) + unsigned(p_shl11_cast_fu_6283_p1));
    tmp_174_fu_6293_p2 <= std_logic_vector(unsigned(w5_cast_cast2_reg_8709) + unsigned(tmp_173_fu_6287_p2));
    tmp_175_fu_6303_p2 <= std_logic_vector(unsigned(h4_cast_cast1_reg_8686) + unsigned(ci6_reg_4937));
    tmp_176_fu_6308_p2 <= std_logic_vector(unsigned(w5_cast_cast1_reg_8704) + unsigned(tmp_175_fu_6303_p2));
    tmp_177_fu_7359_p2 <= std_logic_vector(unsigned(tmp_167_reg_9284) + unsigned(w10_cast5_cast_fu_7355_p1));
    tmp_178_fu_6824_p3 <= (ci2_reg_4972 & ap_const_lv3_0);
    tmp_179_fu_6836_p3 <= (ci2_reg_4972 & ap_const_lv1_0);
    tmp_180_fu_6848_p2 <= std_logic_vector(unsigned(p_shl18_cast_fu_6832_p1) + unsigned(p_shl19_cast_fu_6844_p1));
    tmp_181_fu_6854_p2 <= std_logic_vector(unsigned(h8_cast9_cast_reg_8985) + unsigned(tmp_180_fu_6848_p2));
    tmp_182_fu_6883_p2 <= std_logic_vector(unsigned(p_shl16_cast_fu_6867_p1) + unsigned(p_shl17_cast_fu_6879_p1));
    tmp_183_cast_fu_5410_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_145_fu_5404_p2),32));
    tmp_183_fu_6889_p2 <= std_logic_vector(unsigned(w9_cast8_cast2_reg_9003) + unsigned(tmp_182_fu_6883_p2));
    tmp_184_fu_6899_p2 <= std_logic_vector(unsigned(h8_cast9_cast1_reg_8980) + unsigned(ci2_reg_4972));
    tmp_185_fu_6904_p2 <= std_logic_vector(unsigned(w9_cast8_cast1_reg_8998) + unsigned(tmp_184_fu_6899_p2));
    tmp_186_fu_7974_p2 <= (exitcond_mid_fu_7955_p2 or exitcond_flatten2_reg_9578);
    tmp_187_fu_8017_p2 <= std_logic_vector(unsigned(p_shl26_cast_fu_8002_p1) + unsigned(p_shl27_cast_fu_8013_p1));
    tmp_188_fu_8026_p2 <= std_logic_vector(unsigned(w12_cast1_cast_fu_8023_p1) + unsigned(tmp_187_fu_8017_p2));
    tmp_189_fu_7420_p3 <= (ci3_reg_5007 & ap_const_lv3_0);
    tmp_18_fu_7562_p2 <= std_logic_vector(unsigned(ShuffleConvs_2_Downs_12_q0) + unsigned(tmp_127_fu_7558_p1));
    tmp_190_cast_fu_5576_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_152_fu_5571_p2),32));
    tmp_190_fu_7432_p3 <= (ci3_reg_5007 & ap_const_lv1_0);
    tmp_191_fu_7444_p2 <= std_logic_vector(unsigned(p_shl24_cast_fu_7428_p1) + unsigned(p_shl25_cast_fu_7440_p1));
    tmp_192_fu_7450_p2 <= std_logic_vector(unsigned(h9_cast6_cast_reg_9279) + unsigned(tmp_191_fu_7444_p2));
    tmp_193_fu_7479_p2 <= std_logic_vector(unsigned(p_shl22_cast_fu_7463_p1) + unsigned(p_shl23_cast_fu_7475_p1));
    tmp_194_cast_fu_6172_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_156_fu_6167_p2),32));
    tmp_194_fu_7485_p2 <= std_logic_vector(unsigned(w10_cast5_cast2_reg_9298) + unsigned(tmp_193_fu_7479_p2));
    tmp_195_fu_7495_p2 <= std_logic_vector(unsigned(h9_cast6_cast1_reg_9274) + unsigned(ci3_reg_5007));
    tmp_196_fu_7500_p2 <= std_logic_vector(unsigned(w10_cast5_cast1_reg_9293) + unsigned(tmp_195_fu_7495_p2));
    tmp_197_fu_7817_p1 <= grp_MUL_DP_fu_5157_ap_return_0(8 - 1 downto 0);
    tmp_198_fu_7828_p1 <= grp_MUL_DP_fu_5157_ap_return_1(8 - 1 downto 0);
    tmp_199_fu_7847_p1 <= grp_MUL_DP_fu_5166_ap_return_0(8 - 1 downto 0);
    tmp_200_fu_7858_p1 <= grp_MUL_DP_fu_5166_ap_return_1(8 - 1 downto 0);
    tmp_201_fu_7877_p1 <= grp_MUL_DP_fu_5175_ap_return_0(8 - 1 downto 0);
    tmp_202_cast_fu_5702_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_162_fu_5697_p2),32));
    tmp_202_fu_7888_p1 <= grp_MUL_DP_fu_5175_ap_return_1(8 - 1 downto 0);
    tmp_204_cast_fu_5717_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_164_fu_5712_p2),32));
    tmp_208_cast_fu_6768_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_168_fu_6763_p2),32));
    tmp_20_10_fu_6093_p2 <= std_logic_vector(unsigned(ShuffleConvs_2_Downs_92_q0) + unsigned(tmp_67_fu_6089_p1));
    tmp_20_1_fu_5793_p2 <= std_logic_vector(unsigned(ShuffleConvs_2_Downs_94_q0) + unsigned(tmp_47_fu_5789_p1));
    tmp_20_2_fu_5823_p2 <= std_logic_vector(unsigned(ShuffleConvs_2_Downs_83_q0) + unsigned(tmp_49_fu_5819_p1));
    tmp_20_3_fu_5853_p2 <= std_logic_vector(unsigned(ShuffleConvs_2_Downs_72_q0) + unsigned(tmp_51_fu_5849_p1));
    tmp_20_4_fu_5883_p2 <= std_logic_vector(unsigned(ShuffleConvs_2_Downs_61_q0) + unsigned(tmp_53_fu_5879_p1));
    tmp_20_5_fu_5913_p2 <= std_logic_vector(unsigned(ShuffleConvs_2_Downs_50_q0) + unsigned(tmp_55_fu_5909_p1));
    tmp_20_6_fu_5943_p2 <= std_logic_vector(unsigned(ShuffleConvs_2_Downs_39_q0) + unsigned(tmp_57_fu_5939_p1));
    tmp_20_7_fu_5973_p2 <= std_logic_vector(unsigned(ShuffleConvs_2_Downs_28_q0) + unsigned(tmp_59_fu_5969_p1));
    tmp_20_8_fu_6003_p2 <= std_logic_vector(unsigned(ShuffleConvs_2_Downs_17_q0) + unsigned(tmp_61_fu_5999_p1));
    tmp_20_9_fu_6033_p2 <= std_logic_vector(unsigned(ShuffleConvs_2_Downs_6_q0) + unsigned(tmp_63_fu_6029_p1));
    tmp_20_s_fu_6063_p2 <= std_logic_vector(unsigned(ShuffleConvs_2_Downs_93_q0) + unsigned(tmp_65_fu_6059_p1));
    tmp_216_cast_fu_6298_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_174_fu_6293_p2),32));
    tmp_218_cast_fu_6313_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_176_fu_6308_p2),32));
    tmp_219_cast_fu_7364_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_177_fu_7359_p2),32));
    tmp_227_cast_fu_6894_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_183_fu_6889_p2),32));
    tmp_229_cast_fu_6909_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_185_fu_6904_p2),32));
    tmp_22_10_fu_6104_p2 <= std_logic_vector(unsigned(ShuffleConvs_2_Downs_40_q0) + unsigned(tmp_68_fu_6100_p1));
    tmp_22_1_fu_5804_p2 <= std_logic_vector(unsigned(ShuffleConvs_2_Downs_51_q0) + unsigned(tmp_48_fu_5800_p1));
    tmp_22_2_fu_5834_p2 <= std_logic_vector(unsigned(ShuffleConvs_2_Downs_49_q0) + unsigned(tmp_50_fu_5830_p1));
    tmp_22_3_fu_5864_p2 <= std_logic_vector(unsigned(ShuffleConvs_2_Downs_48_q0) + unsigned(tmp_52_fu_5860_p1));
    tmp_22_4_fu_5894_p2 <= std_logic_vector(unsigned(ShuffleConvs_2_Downs_47_q0) + unsigned(tmp_54_fu_5890_p1));
    tmp_22_5_fu_5924_p2 <= std_logic_vector(unsigned(ShuffleConvs_2_Downs_46_q0) + unsigned(tmp_56_fu_5920_p1));
    tmp_22_6_fu_5954_p2 <= std_logic_vector(unsigned(ShuffleConvs_2_Downs_45_q0) + unsigned(tmp_58_fu_5950_p1));
    tmp_22_7_fu_5984_p2 <= std_logic_vector(unsigned(ShuffleConvs_2_Downs_44_q0) + unsigned(tmp_60_fu_5980_p1));
    tmp_22_8_fu_6014_p2 <= std_logic_vector(unsigned(ShuffleConvs_2_Downs_43_q0) + unsigned(tmp_62_fu_6010_p1));
    tmp_22_9_fu_6044_p2 <= std_logic_vector(unsigned(ShuffleConvs_2_Downs_42_q0) + unsigned(tmp_64_fu_6040_p1));
    tmp_22_s_fu_6074_p2 <= std_logic_vector(unsigned(ShuffleConvs_2_Downs_41_q0) + unsigned(tmp_66_fu_6070_p1));
    tmp_234_cast_fu_8032_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_188_fu_8026_p2),32));
    tmp_242_cast_fu_7490_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_194_fu_7485_p2),32));
    tmp_244_cast_fu_7505_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_196_fu_7500_p2),32));
    tmp_25_10_fu_6689_p2 <= std_logic_vector(unsigned(ShuffleConvs_2_Downs_79_q0) + unsigned(tmp_93_fu_6685_p1));
    tmp_25_1_fu_6389_p2 <= std_logic_vector(unsigned(ShuffleConvs_2_Downs_90_q0) + unsigned(tmp_73_fu_6385_p1));
    tmp_25_2_fu_6419_p2 <= std_logic_vector(unsigned(ShuffleConvs_2_Downs_89_q0) + unsigned(tmp_75_fu_6415_p1));
    tmp_25_3_fu_6449_p2 <= std_logic_vector(unsigned(ShuffleConvs_2_Downs_88_q0) + unsigned(tmp_77_fu_6445_p1));
    tmp_25_4_fu_6479_p2 <= std_logic_vector(unsigned(ShuffleConvs_2_Downs_87_q0) + unsigned(tmp_79_fu_6475_p1));
    tmp_25_5_fu_6509_p2 <= std_logic_vector(unsigned(ShuffleConvs_2_Downs_86_q0) + unsigned(tmp_81_fu_6505_p1));
    tmp_25_6_fu_6539_p2 <= std_logic_vector(unsigned(ShuffleConvs_2_Downs_85_q0) + unsigned(tmp_83_fu_6535_p1));
    tmp_25_7_fu_6569_p2 <= std_logic_vector(unsigned(ShuffleConvs_2_Downs_84_q0) + unsigned(tmp_85_fu_6565_p1));
    tmp_25_8_fu_6599_p2 <= std_logic_vector(unsigned(ShuffleConvs_2_Downs_82_q0) + unsigned(tmp_87_fu_6595_p1));
    tmp_25_9_fu_6629_p2 <= std_logic_vector(unsigned(ShuffleConvs_2_Downs_81_q0) + unsigned(tmp_89_fu_6625_p1));
    tmp_25_s_fu_6659_p2 <= std_logic_vector(unsigned(ShuffleConvs_2_Downs_80_q0) + unsigned(tmp_91_fu_6655_p1));
    tmp_27_10_fu_6700_p2 <= std_logic_vector(unsigned(ShuffleConvs_2_Downs_26_q0) + unsigned(tmp_94_fu_6696_p1));
    tmp_27_1_fu_6400_p2 <= std_logic_vector(unsigned(ShuffleConvs_2_Downs_37_q0) + unsigned(tmp_74_fu_6396_p1));
    tmp_27_2_fu_6430_p2 <= std_logic_vector(unsigned(ShuffleConvs_2_Downs_36_q0) + unsigned(tmp_76_fu_6426_p1));
    tmp_27_3_fu_6460_p2 <= std_logic_vector(unsigned(ShuffleConvs_2_Downs_35_q0) + unsigned(tmp_78_fu_6456_p1));
    tmp_27_4_fu_6490_p2 <= std_logic_vector(unsigned(ShuffleConvs_2_Downs_34_q0) + unsigned(tmp_80_fu_6486_p1));
    tmp_27_5_fu_6520_p2 <= std_logic_vector(unsigned(ShuffleConvs_2_Downs_33_q0) + unsigned(tmp_82_fu_6516_p1));
    tmp_27_6_fu_6550_p2 <= std_logic_vector(unsigned(ShuffleConvs_2_Downs_32_q0) + unsigned(tmp_84_fu_6546_p1));
    tmp_27_7_fu_6580_p2 <= std_logic_vector(unsigned(ShuffleConvs_2_Downs_31_q0) + unsigned(tmp_86_fu_6576_p1));
    tmp_27_8_fu_6610_p2 <= std_logic_vector(unsigned(ShuffleConvs_2_Downs_30_q0) + unsigned(tmp_88_fu_6606_p1));
    tmp_27_9_fu_6640_p2 <= std_logic_vector(unsigned(ShuffleConvs_2_Downs_29_q0) + unsigned(tmp_90_fu_6636_p1));
    tmp_27_s_fu_6670_p2 <= std_logic_vector(unsigned(ShuffleConvs_2_Downs_27_q0) + unsigned(tmp_92_fu_6666_p1));
    tmp_30_10_fu_7285_p2 <= std_logic_vector(unsigned(ShuffleConvs_2_Downs_66_q0) + unsigned(tmp_122_fu_7281_p1));
    tmp_30_1_fu_6985_p2 <= std_logic_vector(unsigned(ShuffleConvs_2_Downs_77_q0) + unsigned(tmp_102_fu_6981_p1));
    tmp_30_2_fu_7015_p2 <= std_logic_vector(unsigned(ShuffleConvs_2_Downs_76_q0) + unsigned(tmp_104_fu_7011_p1));
    tmp_30_3_fu_7045_p2 <= std_logic_vector(unsigned(ShuffleConvs_2_Downs_75_q0) + unsigned(tmp_106_fu_7041_p1));
    tmp_30_4_fu_7075_p2 <= std_logic_vector(unsigned(ShuffleConvs_2_Downs_74_q0) + unsigned(tmp_108_fu_7071_p1));
    tmp_30_5_fu_7105_p2 <= std_logic_vector(unsigned(ShuffleConvs_2_Downs_73_q0) + unsigned(tmp_110_fu_7101_p1));
    tmp_30_6_fu_7135_p2 <= std_logic_vector(unsigned(ShuffleConvs_2_Downs_71_q0) + unsigned(tmp_112_fu_7131_p1));
    tmp_30_7_fu_7165_p2 <= std_logic_vector(unsigned(ShuffleConvs_2_Downs_70_q0) + unsigned(tmp_114_fu_7161_p1));
    tmp_30_8_fu_7195_p2 <= std_logic_vector(unsigned(ShuffleConvs_2_Downs_69_q0) + unsigned(tmp_116_fu_7191_p1));
    tmp_30_9_fu_7225_p2 <= std_logic_vector(unsigned(ShuffleConvs_2_Downs_68_q0) + unsigned(tmp_118_fu_7221_p1));
    tmp_30_s_fu_7255_p2 <= std_logic_vector(unsigned(ShuffleConvs_2_Downs_67_q0) + unsigned(tmp_120_fu_7251_p1));
    tmp_32_10_fu_7296_p2 <= std_logic_vector(unsigned(ShuffleConvs_2_Downs_13_q0) + unsigned(tmp_123_fu_7292_p1));
    tmp_32_1_fu_6996_p2 <= std_logic_vector(unsigned(ShuffleConvs_2_Downs_24_q0) + unsigned(tmp_103_fu_6992_p1));
    tmp_32_2_fu_7026_p2 <= std_logic_vector(unsigned(ShuffleConvs_2_Downs_23_q0) + unsigned(tmp_105_fu_7022_p1));
    tmp_32_3_fu_7056_p2 <= std_logic_vector(unsigned(ShuffleConvs_2_Downs_22_q0) + unsigned(tmp_107_fu_7052_p1));
    tmp_32_4_fu_7086_p2 <= std_logic_vector(unsigned(ShuffleConvs_2_Downs_21_q0) + unsigned(tmp_109_fu_7082_p1));
    tmp_32_5_fu_7116_p2 <= std_logic_vector(unsigned(ShuffleConvs_2_Downs_20_q0) + unsigned(tmp_111_fu_7112_p1));
    tmp_32_6_fu_7146_p2 <= std_logic_vector(unsigned(ShuffleConvs_2_Downs_19_q0) + unsigned(tmp_113_fu_7142_p1));
    tmp_32_7_fu_7176_p2 <= std_logic_vector(unsigned(ShuffleConvs_2_Downs_18_q0) + unsigned(tmp_115_fu_7172_p1));
    tmp_32_8_fu_7206_p2 <= std_logic_vector(unsigned(ShuffleConvs_2_Downs_16_q0) + unsigned(tmp_117_fu_7202_p1));
    tmp_32_9_fu_7236_p2 <= std_logic_vector(unsigned(ShuffleConvs_2_Downs_15_q0) + unsigned(tmp_119_fu_7232_p1));
    tmp_32_s_fu_7266_p2 <= std_logic_vector(unsigned(ShuffleConvs_2_Downs_14_q0) + unsigned(tmp_121_fu_7262_p1));
    tmp_36_10_fu_7881_p2 <= std_logic_vector(unsigned(ShuffleConvs_2_Downs_53_q0) + unsigned(tmp_201_fu_7877_p1));
    tmp_36_1_fu_7581_p2 <= std_logic_vector(unsigned(ShuffleConvs_2_Downs_64_q0) + unsigned(tmp_128_fu_7577_p1));
    tmp_36_2_fu_7611_p2 <= std_logic_vector(unsigned(ShuffleConvs_2_Downs_63_q0) + unsigned(tmp_130_fu_7607_p1));
    tmp_36_3_fu_7641_p2 <= std_logic_vector(unsigned(ShuffleConvs_2_Downs_62_q0) + unsigned(tmp_132_fu_7637_p1));
    tmp_36_4_fu_7671_p2 <= std_logic_vector(unsigned(ShuffleConvs_2_Downs_60_q0) + unsigned(tmp_134_fu_7667_p1));
    tmp_36_5_fu_7701_p2 <= std_logic_vector(unsigned(ShuffleConvs_2_Downs_59_q0) + unsigned(tmp_136_fu_7697_p1));
    tmp_36_6_fu_7731_p2 <= std_logic_vector(unsigned(ShuffleConvs_2_Downs_58_q0) + unsigned(tmp_138_fu_7727_p1));
    tmp_36_7_fu_7761_p2 <= std_logic_vector(unsigned(ShuffleConvs_2_Downs_57_q0) + unsigned(tmp_140_fu_7757_p1));
    tmp_36_8_fu_7791_p2 <= std_logic_vector(unsigned(ShuffleConvs_2_Downs_56_q0) + unsigned(tmp_142_fu_7787_p1));
    tmp_36_9_fu_7821_p2 <= std_logic_vector(unsigned(ShuffleConvs_2_Downs_55_q0) + unsigned(tmp_197_fu_7817_p1));
    tmp_36_s_fu_7851_p2 <= std_logic_vector(unsigned(ShuffleConvs_2_Downs_54_q0) + unsigned(tmp_199_fu_7847_p1));
    tmp_38_10_fu_7892_p2 <= std_logic_vector(unsigned(ShuffleConvs_2_Downs_q0) + unsigned(tmp_202_fu_7888_p1));
    tmp_38_1_fu_7592_p2 <= std_logic_vector(unsigned(ShuffleConvs_2_Downs_11_q0) + unsigned(tmp_129_fu_7588_p1));
    tmp_38_2_fu_7622_p2 <= std_logic_vector(unsigned(ShuffleConvs_2_Downs_10_q0) + unsigned(tmp_131_fu_7618_p1));
    tmp_38_3_fu_7652_p2 <= std_logic_vector(unsigned(ShuffleConvs_2_Downs_9_q0) + unsigned(tmp_133_fu_7648_p1));
    tmp_38_4_fu_7682_p2 <= std_logic_vector(unsigned(ShuffleConvs_2_Downs_8_q0) + unsigned(tmp_135_fu_7678_p1));
    tmp_38_5_fu_7712_p2 <= std_logic_vector(unsigned(ShuffleConvs_2_Downs_7_q0) + unsigned(tmp_137_fu_7708_p1));
    tmp_38_6_fu_7742_p2 <= std_logic_vector(unsigned(ShuffleConvs_2_Downs_5_q0) + unsigned(tmp_139_fu_7738_p1));
    tmp_38_7_fu_7772_p2 <= std_logic_vector(unsigned(ShuffleConvs_2_Downs_4_q0) + unsigned(tmp_141_fu_7768_p1));
    tmp_38_8_fu_7802_p2 <= std_logic_vector(unsigned(ShuffleConvs_2_Downs_3_q0) + unsigned(tmp_143_fu_7798_p1));
    tmp_38_9_fu_7832_p2 <= std_logic_vector(unsigned(ShuffleConvs_2_Downs_2_q0) + unsigned(tmp_198_fu_7828_p1));
    tmp_38_s_fu_7862_p2 <= std_logic_vector(unsigned(ShuffleConvs_2_Downs_1_q0) + unsigned(tmp_200_fu_7858_p1));
    tmp_3_fu_5763_p2 <= std_logic_vector(unsigned(ShuffleConvs_2_Downs_95_q0) + unsigned(tmp_45_fu_5759_p1));
    tmp_41_fu_5373_p3 <= (h_cast_mid2_reg_8375 & ap_const_lv3_0);
    tmp_42_fu_5384_p3 <= (h_cast_mid2_reg_8375 & ap_const_lv1_0);
    tmp_43_fu_5667_p3 <= (tmp_160_fu_5662_p2 & ap_const_lv3_0);
    tmp_44_fu_5679_p3 <= (tmp_160_fu_5662_p2 & ap_const_lv1_0);
    tmp_45_fu_5759_p1 <= grp_MUL_DP_fu_5076_ap_return_0(8 - 1 downto 0);
    tmp_46_fu_5770_p1 <= grp_MUL_DP_fu_5076_ap_return_1(8 - 1 downto 0);
    tmp_47_fu_5789_p1 <= grp_MUL_DP_fu_5085_ap_return_0(8 - 1 downto 0);
    tmp_48_fu_5800_p1 <= grp_MUL_DP_fu_5085_ap_return_1(8 - 1 downto 0);
    tmp_49_fu_5819_p1 <= grp_MUL_DP_fu_5094_ap_return_0(8 - 1 downto 0);
    tmp_50_fu_5830_p1 <= grp_MUL_DP_fu_5094_ap_return_1(8 - 1 downto 0);
    tmp_51_fu_5849_p1 <= grp_MUL_DP_fu_5103_ap_return_0(8 - 1 downto 0);
    tmp_52_fu_5860_p1 <= grp_MUL_DP_fu_5103_ap_return_1(8 - 1 downto 0);
    tmp_53_fu_5879_p1 <= grp_MUL_DP_fu_5112_ap_return_0(8 - 1 downto 0);
    tmp_54_fu_5890_p1 <= grp_MUL_DP_fu_5112_ap_return_1(8 - 1 downto 0);
    tmp_55_fu_5909_p1 <= grp_MUL_DP_fu_5121_ap_return_0(8 - 1 downto 0);
    tmp_56_fu_5920_p1 <= grp_MUL_DP_fu_5121_ap_return_1(8 - 1 downto 0);
    tmp_57_fu_5939_p1 <= grp_MUL_DP_fu_5130_ap_return_0(8 - 1 downto 0);
    tmp_58_fu_5950_p1 <= grp_MUL_DP_fu_5130_ap_return_1(8 - 1 downto 0);
    tmp_59_fu_5969_p1 <= grp_MUL_DP_fu_5139_ap_return_0(8 - 1 downto 0);
    tmp_5_fu_5774_p2 <= std_logic_vector(unsigned(ShuffleConvs_2_Downs_52_q0) + unsigned(tmp_46_fu_5770_p1));
    tmp_60_fu_5980_p1 <= grp_MUL_DP_fu_5139_ap_return_1(8 - 1 downto 0);
    tmp_61_fu_5999_p1 <= grp_MUL_DP_fu_5148_ap_return_0(8 - 1 downto 0);
    tmp_62_fu_6010_p1 <= grp_MUL_DP_fu_5148_ap_return_1(8 - 1 downto 0);
    tmp_63_fu_6029_p1 <= grp_MUL_DP_fu_5157_ap_return_0(8 - 1 downto 0);
    tmp_64_fu_6040_p1 <= grp_MUL_DP_fu_5157_ap_return_1(8 - 1 downto 0);
    tmp_65_fu_6059_p1 <= grp_MUL_DP_fu_5166_ap_return_0(8 - 1 downto 0);
    tmp_66_fu_6070_p1 <= grp_MUL_DP_fu_5166_ap_return_1(8 - 1 downto 0);
    tmp_67_fu_6089_p1 <= grp_MUL_DP_fu_5175_ap_return_0(8 - 1 downto 0);
    tmp_68_fu_6100_p1 <= grp_MUL_DP_fu_5175_ap_return_1(8 - 1 downto 0);
    tmp_69_fu_6263_p3 <= (tmp_172_fu_6258_p2 & ap_const_lv3_0);
    tmp_70_fu_6275_p3 <= (tmp_172_fu_6258_p2 & ap_const_lv1_0);
    tmp_71_fu_6355_p1 <= grp_MUL_DP_fu_5076_ap_return_0(8 - 1 downto 0);
    tmp_72_fu_6366_p1 <= grp_MUL_DP_fu_5076_ap_return_1(8 - 1 downto 0);
    tmp_73_fu_6385_p1 <= grp_MUL_DP_fu_5085_ap_return_0(8 - 1 downto 0);
    tmp_74_fu_6396_p1 <= grp_MUL_DP_fu_5085_ap_return_1(8 - 1 downto 0);
    tmp_75_fu_6415_p1 <= grp_MUL_DP_fu_5094_ap_return_0(8 - 1 downto 0);
    tmp_76_fu_6426_p1 <= grp_MUL_DP_fu_5094_ap_return_1(8 - 1 downto 0);
    tmp_77_fu_6445_p1 <= grp_MUL_DP_fu_5103_ap_return_0(8 - 1 downto 0);
    tmp_78_fu_6456_p1 <= grp_MUL_DP_fu_5103_ap_return_1(8 - 1 downto 0);
    tmp_79_fu_6475_p1 <= grp_MUL_DP_fu_5112_ap_return_0(8 - 1 downto 0);
    tmp_7_fu_6359_p2 <= std_logic_vector(unsigned(ShuffleConvs_2_Downs_91_q0) + unsigned(tmp_71_fu_6355_p1));
    tmp_80_fu_6486_p1 <= grp_MUL_DP_fu_5112_ap_return_1(8 - 1 downto 0);
    tmp_81_fu_6505_p1 <= grp_MUL_DP_fu_5121_ap_return_0(8 - 1 downto 0);
    tmp_82_fu_6516_p1 <= grp_MUL_DP_fu_5121_ap_return_1(8 - 1 downto 0);
    tmp_83_fu_6535_p1 <= grp_MUL_DP_fu_5130_ap_return_0(8 - 1 downto 0);
    tmp_84_fu_6546_p1 <= grp_MUL_DP_fu_5130_ap_return_1(8 - 1 downto 0);
    tmp_85_fu_6565_p1 <= grp_MUL_DP_fu_5139_ap_return_0(8 - 1 downto 0);
    tmp_86_fu_6576_p1 <= grp_MUL_DP_fu_5139_ap_return_1(8 - 1 downto 0);
    tmp_87_fu_6595_p1 <= grp_MUL_DP_fu_5148_ap_return_0(8 - 1 downto 0);
    tmp_88_fu_6606_p1 <= grp_MUL_DP_fu_5148_ap_return_1(8 - 1 downto 0);
    tmp_89_fu_6625_p1 <= grp_MUL_DP_fu_5157_ap_return_0(8 - 1 downto 0);
    tmp_90_fu_6636_p1 <= grp_MUL_DP_fu_5157_ap_return_1(8 - 1 downto 0);
    tmp_91_fu_6655_p1 <= grp_MUL_DP_fu_5166_ap_return_0(8 - 1 downto 0);
    tmp_92_fu_6666_p1 <= grp_MUL_DP_fu_5166_ap_return_1(8 - 1 downto 0);
    tmp_93_fu_6685_p1 <= grp_MUL_DP_fu_5175_ap_return_0(8 - 1 downto 0);
    tmp_94_fu_6696_p1 <= grp_MUL_DP_fu_5175_ap_return_1(8 - 1 downto 0);
    tmp_95_fu_6859_p3 <= (tmp_181_fu_6854_p2 & ap_const_lv3_0);
    tmp_96_fu_6871_p3 <= (tmp_181_fu_6854_p2 & ap_const_lv1_0);
    tmp_97_fu_7995_p3 <= (h11_cast2_mid2_reg_9603 & ap_const_lv3_0);
    tmp_98_fu_8006_p3 <= (h11_cast2_mid2_reg_9603 & ap_const_lv1_0);
    tmp_99_fu_8334_p3 <= tmp_2_fu_8137_p98(7 downto 7);
    tmp_9_fu_6370_p2 <= std_logic_vector(unsigned(ShuffleConvs_2_Downs_38_q0) + unsigned(tmp_72_fu_6366_p1));
    tmp_s_fu_5352_p2 <= (exitcond5_mid_fu_5340_p2 or exitcond_flatten_reg_8351);
    w10_cast5_cast1_fu_7347_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(w10_reg_4995),7));
    w10_cast5_cast2_fu_7351_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(w10_reg_4995),15));
    w10_cast5_cast_fu_7355_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(w10_reg_4995),8));

    w11_phi_fu_5068_p4_assign_proc : process(w11_reg_5064, ap_reg_pp1_iter1_exitcond_flatten3_reg_9569, w_14_fu_8132_p2, ap_enable_reg_pp1_iter2, ap_block_pp1_stage0_flag00000000)
    begin
        if (((ap_const_lv1_0 = ap_reg_pp1_iter1_exitcond_flatten3_reg_9569) and (ap_const_logic_1 = ap_enable_reg_pp1_iter2) and (ap_block_pp1_stage0_flag00000000 = ap_const_boolean_0))) then 
            w11_phi_fu_5068_p4 <= w_14_fu_8132_p2;
        else 
            w11_phi_fu_5068_p4 <= w11_reg_5064;
        end if; 
    end process;

    w12_cast1_cast_fu_8023_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(w12_mid2_reg_9597),8));
    w12_mid2_fu_7979_p3 <= 
        ap_const_lv4_1 when (tmp_186_fu_7974_p2(0) = '1') else 
        w11_phi_fu_5068_p4;
    w2_cast_cast1_fu_5559_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(w2_reg_4890),7));
    w2_cast_cast2_fu_5563_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(w2_reg_4890),15));
    w2_cast_cast_fu_5567_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(w2_reg_4890),8));
    w5_cast_cast1_fu_6155_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(w5_reg_4925),7));
    w5_cast_cast2_fu_6159_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(w5_reg_4925),15));
    w5_cast_cast_fu_6163_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(w5_reg_4925),8));
    w9_cast8_cast1_fu_6751_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(w9_reg_4960),7));
    w9_cast8_cast2_fu_6755_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(w9_reg_4960),15));
    w9_cast8_cast_fu_6759_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(w9_reg_4960),8));
    w_12_fu_6937_p2 <= std_logic_vector(unsigned(w9_reg_4960) + unsigned(ap_const_lv4_1));
    w_13_fu_7533_p2 <= std_logic_vector(unsigned(w10_reg_4995) + unsigned(ap_const_lv4_1));
    w_14_fu_8132_p2 <= std_logic_vector(unsigned(w12_mid2_reg_9597) + unsigned(ap_const_lv4_1));
    w_7_fu_5510_p2 <= std_logic_vector(unsigned(w_mid2_reg_8369) + unsigned(ap_const_lv4_1));
    w_8_fu_5745_p2 <= std_logic_vector(unsigned(w2_reg_4890) + unsigned(ap_const_lv4_1));
    w_9_fu_6341_p2 <= std_logic_vector(unsigned(w5_reg_4925) + unsigned(ap_const_lv4_1));
    w_cast_cast_fu_5401_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(w_mid2_reg_8369),8));
    w_mid2_fu_5357_p3 <= 
        ap_const_lv4_1 when (tmp_s_fu_5352_p2(0) = '1') else 
        w_phi_fu_4870_p4;

    w_phi_fu_4870_p4_assign_proc : process(w_reg_4866, ap_reg_pp0_iter1_exitcond_flatten1_reg_8342, w_7_fu_5510_p2, ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_flag00000000)
    begin
        if (((ap_const_logic_1 = ap_enable_reg_pp0_iter2) and (ap_reg_pp0_iter1_exitcond_flatten1_reg_8342 = ap_const_lv1_0) and (ap_block_pp0_stage0_flag00000000 = ap_const_boolean_0))) then 
            w_phi_fu_4870_p4 <= w_7_fu_5510_p2;
        else 
            w_phi_fu_4870_p4 <= w_reg_4866;
        end if; 
    end process;

    weight_0_V_address0 <= weight_0_V_addr_reg_8553;

    weight_0_V_ce0_assign_proc : process(ap_CS_fsm_state10)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            weight_0_V_ce0 <= ap_const_logic_1;
        else 
            weight_0_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    weight_10_V_address0 <= weight_10_V_addr_reg_8603;

    weight_10_V_ce0_assign_proc : process(ap_CS_fsm_state10)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            weight_10_V_ce0 <= ap_const_logic_1;
        else 
            weight_10_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    weight_11_V_address0 <= weight_11_V_addr_reg_8608;

    weight_11_V_ce0_assign_proc : process(ap_CS_fsm_state10)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            weight_11_V_ce0 <= ap_const_logic_1;
        else 
            weight_11_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    weight_12_V_address0 <= weight_12_V_addr_reg_8847;

    weight_12_V_ce0_assign_proc : process(ap_CS_fsm_state19)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state19)) then 
            weight_12_V_ce0 <= ap_const_logic_1;
        else 
            weight_12_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    weight_13_V_address0 <= weight_13_V_addr_reg_8852;

    weight_13_V_ce0_assign_proc : process(ap_CS_fsm_state19)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state19)) then 
            weight_13_V_ce0 <= ap_const_logic_1;
        else 
            weight_13_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    weight_14_V_address0 <= weight_14_V_addr_reg_8857;

    weight_14_V_ce0_assign_proc : process(ap_CS_fsm_state19)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state19)) then 
            weight_14_V_ce0 <= ap_const_logic_1;
        else 
            weight_14_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    weight_15_V_address0 <= weight_15_V_addr_reg_8862;

    weight_15_V_ce0_assign_proc : process(ap_CS_fsm_state19)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state19)) then 
            weight_15_V_ce0 <= ap_const_logic_1;
        else 
            weight_15_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    weight_16_V_address0 <= weight_16_V_addr_reg_8867;

    weight_16_V_ce0_assign_proc : process(ap_CS_fsm_state19)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state19)) then 
            weight_16_V_ce0 <= ap_const_logic_1;
        else 
            weight_16_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    weight_17_V_address0 <= weight_17_V_addr_reg_8872;

    weight_17_V_ce0_assign_proc : process(ap_CS_fsm_state19)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state19)) then 
            weight_17_V_ce0 <= ap_const_logic_1;
        else 
            weight_17_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    weight_18_V_address0 <= weight_18_V_addr_reg_8877;

    weight_18_V_ce0_assign_proc : process(ap_CS_fsm_state19)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state19)) then 
            weight_18_V_ce0 <= ap_const_logic_1;
        else 
            weight_18_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    weight_19_V_address0 <= weight_19_V_addr_reg_8882;

    weight_19_V_ce0_assign_proc : process(ap_CS_fsm_state19)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state19)) then 
            weight_19_V_ce0 <= ap_const_logic_1;
        else 
            weight_19_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    weight_1_V_address0 <= weight_1_V_addr_reg_8558;

    weight_1_V_ce0_assign_proc : process(ap_CS_fsm_state10)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            weight_1_V_ce0 <= ap_const_logic_1;
        else 
            weight_1_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    weight_20_V_address0 <= weight_20_V_addr_reg_8887;

    weight_20_V_ce0_assign_proc : process(ap_CS_fsm_state19)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state19)) then 
            weight_20_V_ce0 <= ap_const_logic_1;
        else 
            weight_20_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    weight_21_V_address0 <= weight_21_V_addr_reg_8892;

    weight_21_V_ce0_assign_proc : process(ap_CS_fsm_state19)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state19)) then 
            weight_21_V_ce0 <= ap_const_logic_1;
        else 
            weight_21_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    weight_22_V_address0 <= weight_22_V_addr_reg_8897;

    weight_22_V_ce0_assign_proc : process(ap_CS_fsm_state19)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state19)) then 
            weight_22_V_ce0 <= ap_const_logic_1;
        else 
            weight_22_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    weight_23_V_address0 <= weight_23_V_addr_reg_8902;

    weight_23_V_ce0_assign_proc : process(ap_CS_fsm_state19)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state19)) then 
            weight_23_V_ce0 <= ap_const_logic_1;
        else 
            weight_23_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    weight_24_V_address0 <= weight_24_V_addr_reg_9141;

    weight_24_V_ce0_assign_proc : process(ap_CS_fsm_state28)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state28)) then 
            weight_24_V_ce0 <= ap_const_logic_1;
        else 
            weight_24_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    weight_25_V_address0 <= weight_25_V_addr_reg_9146;

    weight_25_V_ce0_assign_proc : process(ap_CS_fsm_state28)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state28)) then 
            weight_25_V_ce0 <= ap_const_logic_1;
        else 
            weight_25_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    weight_26_V_address0 <= weight_26_V_addr_reg_9151;

    weight_26_V_ce0_assign_proc : process(ap_CS_fsm_state28)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state28)) then 
            weight_26_V_ce0 <= ap_const_logic_1;
        else 
            weight_26_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    weight_27_V_address0 <= weight_27_V_addr_reg_9156;

    weight_27_V_ce0_assign_proc : process(ap_CS_fsm_state28)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state28)) then 
            weight_27_V_ce0 <= ap_const_logic_1;
        else 
            weight_27_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    weight_28_V_address0 <= weight_28_V_addr_reg_9161;

    weight_28_V_ce0_assign_proc : process(ap_CS_fsm_state28)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state28)) then 
            weight_28_V_ce0 <= ap_const_logic_1;
        else 
            weight_28_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    weight_29_V_address0 <= weight_29_V_addr_reg_9166;

    weight_29_V_ce0_assign_proc : process(ap_CS_fsm_state28)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state28)) then 
            weight_29_V_ce0 <= ap_const_logic_1;
        else 
            weight_29_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    weight_2_V_address0 <= weight_2_V_addr_reg_8563;

    weight_2_V_ce0_assign_proc : process(ap_CS_fsm_state10)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            weight_2_V_ce0 <= ap_const_logic_1;
        else 
            weight_2_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    weight_30_V_address0 <= weight_30_V_addr_reg_9171;

    weight_30_V_ce0_assign_proc : process(ap_CS_fsm_state28)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state28)) then 
            weight_30_V_ce0 <= ap_const_logic_1;
        else 
            weight_30_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    weight_31_V_address0 <= weight_31_V_addr_reg_9176;

    weight_31_V_ce0_assign_proc : process(ap_CS_fsm_state28)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state28)) then 
            weight_31_V_ce0 <= ap_const_logic_1;
        else 
            weight_31_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    weight_32_V_address0 <= weight_32_V_addr_reg_9181;

    weight_32_V_ce0_assign_proc : process(ap_CS_fsm_state28)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state28)) then 
            weight_32_V_ce0 <= ap_const_logic_1;
        else 
            weight_32_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    weight_33_V_address0 <= weight_33_V_addr_reg_9186;

    weight_33_V_ce0_assign_proc : process(ap_CS_fsm_state28)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state28)) then 
            weight_33_V_ce0 <= ap_const_logic_1;
        else 
            weight_33_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    weight_34_V_address0 <= weight_34_V_addr_reg_9191;

    weight_34_V_ce0_assign_proc : process(ap_CS_fsm_state28)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state28)) then 
            weight_34_V_ce0 <= ap_const_logic_1;
        else 
            weight_34_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    weight_35_V_address0 <= weight_35_V_addr_reg_9196;

    weight_35_V_ce0_assign_proc : process(ap_CS_fsm_state28)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state28)) then 
            weight_35_V_ce0 <= ap_const_logic_1;
        else 
            weight_35_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    weight_36_V_address0 <= weight_36_V_addr_reg_9436;

    weight_36_V_ce0_assign_proc : process(ap_CS_fsm_state37)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state37)) then 
            weight_36_V_ce0 <= ap_const_logic_1;
        else 
            weight_36_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    weight_37_V_address0 <= weight_37_V_addr_reg_9441;

    weight_37_V_ce0_assign_proc : process(ap_CS_fsm_state37)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state37)) then 
            weight_37_V_ce0 <= ap_const_logic_1;
        else 
            weight_37_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    weight_38_V_address0 <= weight_38_V_addr_reg_9446;

    weight_38_V_ce0_assign_proc : process(ap_CS_fsm_state37)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state37)) then 
            weight_38_V_ce0 <= ap_const_logic_1;
        else 
            weight_38_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    weight_39_V_address0 <= weight_39_V_addr_reg_9451;

    weight_39_V_ce0_assign_proc : process(ap_CS_fsm_state37)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state37)) then 
            weight_39_V_ce0 <= ap_const_logic_1;
        else 
            weight_39_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    weight_3_V_address0 <= weight_3_V_addr_reg_8568;

    weight_3_V_ce0_assign_proc : process(ap_CS_fsm_state10)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            weight_3_V_ce0 <= ap_const_logic_1;
        else 
            weight_3_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    weight_40_V_address0 <= weight_40_V_addr_reg_9456;

    weight_40_V_ce0_assign_proc : process(ap_CS_fsm_state37)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state37)) then 
            weight_40_V_ce0 <= ap_const_logic_1;
        else 
            weight_40_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    weight_41_V_address0 <= weight_41_V_addr_reg_9461;

    weight_41_V_ce0_assign_proc : process(ap_CS_fsm_state37)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state37)) then 
            weight_41_V_ce0 <= ap_const_logic_1;
        else 
            weight_41_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    weight_42_V_address0 <= weight_42_V_addr_reg_9466;

    weight_42_V_ce0_assign_proc : process(ap_CS_fsm_state37)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state37)) then 
            weight_42_V_ce0 <= ap_const_logic_1;
        else 
            weight_42_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    weight_43_V_address0 <= weight_43_V_addr_reg_9471;

    weight_43_V_ce0_assign_proc : process(ap_CS_fsm_state37)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state37)) then 
            weight_43_V_ce0 <= ap_const_logic_1;
        else 
            weight_43_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    weight_44_V_address0 <= weight_44_V_addr_reg_9476;

    weight_44_V_ce0_assign_proc : process(ap_CS_fsm_state37)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state37)) then 
            weight_44_V_ce0 <= ap_const_logic_1;
        else 
            weight_44_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    weight_45_V_address0 <= weight_45_V_addr_reg_9481;

    weight_45_V_ce0_assign_proc : process(ap_CS_fsm_state37)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state37)) then 
            weight_45_V_ce0 <= ap_const_logic_1;
        else 
            weight_45_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    weight_46_V_address0 <= weight_46_V_addr_reg_9486;

    weight_46_V_ce0_assign_proc : process(ap_CS_fsm_state37)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state37)) then 
            weight_46_V_ce0 <= ap_const_logic_1;
        else 
            weight_46_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    weight_47_V_address0 <= weight_47_V_addr_reg_9491;

    weight_47_V_ce0_assign_proc : process(ap_CS_fsm_state37)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state37)) then 
            weight_47_V_ce0 <= ap_const_logic_1;
        else 
            weight_47_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    weight_48_V_address0 <= weight_48_V_addr_reg_8613;

    weight_48_V_ce0_assign_proc : process(ap_CS_fsm_state10)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            weight_48_V_ce0 <= ap_const_logic_1;
        else 
            weight_48_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    weight_49_V_address0 <= weight_49_V_addr_reg_8618;

    weight_49_V_ce0_assign_proc : process(ap_CS_fsm_state10)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            weight_49_V_ce0 <= ap_const_logic_1;
        else 
            weight_49_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    weight_4_V_address0 <= weight_4_V_addr_reg_8573;

    weight_4_V_ce0_assign_proc : process(ap_CS_fsm_state10)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            weight_4_V_ce0 <= ap_const_logic_1;
        else 
            weight_4_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    weight_50_V_address0 <= weight_50_V_addr_reg_8623;

    weight_50_V_ce0_assign_proc : process(ap_CS_fsm_state10)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            weight_50_V_ce0 <= ap_const_logic_1;
        else 
            weight_50_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    weight_51_V_address0 <= weight_51_V_addr_reg_8628;

    weight_51_V_ce0_assign_proc : process(ap_CS_fsm_state10)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            weight_51_V_ce0 <= ap_const_logic_1;
        else 
            weight_51_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    weight_52_V_address0 <= weight_52_V_addr_reg_8633;

    weight_52_V_ce0_assign_proc : process(ap_CS_fsm_state10)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            weight_52_V_ce0 <= ap_const_logic_1;
        else 
            weight_52_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    weight_53_V_address0 <= weight_53_V_addr_reg_8638;

    weight_53_V_ce0_assign_proc : process(ap_CS_fsm_state10)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            weight_53_V_ce0 <= ap_const_logic_1;
        else 
            weight_53_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    weight_54_V_address0 <= weight_54_V_addr_reg_8643;

    weight_54_V_ce0_assign_proc : process(ap_CS_fsm_state10)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            weight_54_V_ce0 <= ap_const_logic_1;
        else 
            weight_54_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    weight_55_V_address0 <= weight_55_V_addr_reg_8648;

    weight_55_V_ce0_assign_proc : process(ap_CS_fsm_state10)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            weight_55_V_ce0 <= ap_const_logic_1;
        else 
            weight_55_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    weight_56_V_address0 <= weight_56_V_addr_reg_8653;

    weight_56_V_ce0_assign_proc : process(ap_CS_fsm_state10)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            weight_56_V_ce0 <= ap_const_logic_1;
        else 
            weight_56_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    weight_57_V_address0 <= weight_57_V_addr_reg_8658;

    weight_57_V_ce0_assign_proc : process(ap_CS_fsm_state10)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            weight_57_V_ce0 <= ap_const_logic_1;
        else 
            weight_57_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    weight_58_V_address0 <= weight_58_V_addr_reg_8663;

    weight_58_V_ce0_assign_proc : process(ap_CS_fsm_state10)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            weight_58_V_ce0 <= ap_const_logic_1;
        else 
            weight_58_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    weight_59_V_address0 <= weight_59_V_addr_reg_8668;

    weight_59_V_ce0_assign_proc : process(ap_CS_fsm_state10)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            weight_59_V_ce0 <= ap_const_logic_1;
        else 
            weight_59_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    weight_5_V_address0 <= weight_5_V_addr_reg_8578;

    weight_5_V_ce0_assign_proc : process(ap_CS_fsm_state10)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            weight_5_V_ce0 <= ap_const_logic_1;
        else 
            weight_5_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    weight_60_V_address0 <= weight_60_V_addr_reg_8907;

    weight_60_V_ce0_assign_proc : process(ap_CS_fsm_state19)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state19)) then 
            weight_60_V_ce0 <= ap_const_logic_1;
        else 
            weight_60_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    weight_61_V_address0 <= weight_61_V_addr_reg_8912;

    weight_61_V_ce0_assign_proc : process(ap_CS_fsm_state19)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state19)) then 
            weight_61_V_ce0 <= ap_const_logic_1;
        else 
            weight_61_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    weight_62_V_address0 <= weight_62_V_addr_reg_8917;

    weight_62_V_ce0_assign_proc : process(ap_CS_fsm_state19)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state19)) then 
            weight_62_V_ce0 <= ap_const_logic_1;
        else 
            weight_62_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    weight_63_V_address0 <= weight_63_V_addr_reg_8922;

    weight_63_V_ce0_assign_proc : process(ap_CS_fsm_state19)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state19)) then 
            weight_63_V_ce0 <= ap_const_logic_1;
        else 
            weight_63_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    weight_64_V_address0 <= weight_64_V_addr_reg_8927;

    weight_64_V_ce0_assign_proc : process(ap_CS_fsm_state19)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state19)) then 
            weight_64_V_ce0 <= ap_const_logic_1;
        else 
            weight_64_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    weight_65_V_address0 <= weight_65_V_addr_reg_8932;

    weight_65_V_ce0_assign_proc : process(ap_CS_fsm_state19)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state19)) then 
            weight_65_V_ce0 <= ap_const_logic_1;
        else 
            weight_65_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    weight_66_V_address0 <= weight_66_V_addr_reg_8937;

    weight_66_V_ce0_assign_proc : process(ap_CS_fsm_state19)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state19)) then 
            weight_66_V_ce0 <= ap_const_logic_1;
        else 
            weight_66_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    weight_67_V_address0 <= weight_67_V_addr_reg_8942;

    weight_67_V_ce0_assign_proc : process(ap_CS_fsm_state19)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state19)) then 
            weight_67_V_ce0 <= ap_const_logic_1;
        else 
            weight_67_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    weight_68_V_address0 <= weight_68_V_addr_reg_8947;

    weight_68_V_ce0_assign_proc : process(ap_CS_fsm_state19)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state19)) then 
            weight_68_V_ce0 <= ap_const_logic_1;
        else 
            weight_68_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    weight_69_V_address0 <= weight_69_V_addr_reg_8952;

    weight_69_V_ce0_assign_proc : process(ap_CS_fsm_state19)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state19)) then 
            weight_69_V_ce0 <= ap_const_logic_1;
        else 
            weight_69_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    weight_6_V_address0 <= weight_6_V_addr_reg_8583;

    weight_6_V_ce0_assign_proc : process(ap_CS_fsm_state10)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            weight_6_V_ce0 <= ap_const_logic_1;
        else 
            weight_6_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    weight_70_V_address0 <= weight_70_V_addr_reg_8957;

    weight_70_V_ce0_assign_proc : process(ap_CS_fsm_state19)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state19)) then 
            weight_70_V_ce0 <= ap_const_logic_1;
        else 
            weight_70_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    weight_71_V_address0 <= weight_71_V_addr_reg_8962;

    weight_71_V_ce0_assign_proc : process(ap_CS_fsm_state19)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state19)) then 
            weight_71_V_ce0 <= ap_const_logic_1;
        else 
            weight_71_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    weight_72_V_address0 <= weight_72_V_addr_reg_9201;

    weight_72_V_ce0_assign_proc : process(ap_CS_fsm_state28)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state28)) then 
            weight_72_V_ce0 <= ap_const_logic_1;
        else 
            weight_72_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    weight_73_V_address0 <= weight_73_V_addr_reg_9206;

    weight_73_V_ce0_assign_proc : process(ap_CS_fsm_state28)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state28)) then 
            weight_73_V_ce0 <= ap_const_logic_1;
        else 
            weight_73_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    weight_74_V_address0 <= weight_74_V_addr_reg_9211;

    weight_74_V_ce0_assign_proc : process(ap_CS_fsm_state28)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state28)) then 
            weight_74_V_ce0 <= ap_const_logic_1;
        else 
            weight_74_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    weight_75_V_address0 <= weight_75_V_addr_reg_9216;

    weight_75_V_ce0_assign_proc : process(ap_CS_fsm_state28)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state28)) then 
            weight_75_V_ce0 <= ap_const_logic_1;
        else 
            weight_75_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    weight_76_V_address0 <= weight_76_V_addr_reg_9221;

    weight_76_V_ce0_assign_proc : process(ap_CS_fsm_state28)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state28)) then 
            weight_76_V_ce0 <= ap_const_logic_1;
        else 
            weight_76_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    weight_77_V_address0 <= weight_77_V_addr_reg_9226;

    weight_77_V_ce0_assign_proc : process(ap_CS_fsm_state28)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state28)) then 
            weight_77_V_ce0 <= ap_const_logic_1;
        else 
            weight_77_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    weight_78_V_address0 <= weight_78_V_addr_reg_9231;

    weight_78_V_ce0_assign_proc : process(ap_CS_fsm_state28)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state28)) then 
            weight_78_V_ce0 <= ap_const_logic_1;
        else 
            weight_78_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    weight_79_V_address0 <= weight_79_V_addr_reg_9236;

    weight_79_V_ce0_assign_proc : process(ap_CS_fsm_state28)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state28)) then 
            weight_79_V_ce0 <= ap_const_logic_1;
        else 
            weight_79_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    weight_7_V_address0 <= weight_7_V_addr_reg_8588;

    weight_7_V_ce0_assign_proc : process(ap_CS_fsm_state10)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            weight_7_V_ce0 <= ap_const_logic_1;
        else 
            weight_7_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    weight_80_V_address0 <= weight_80_V_addr_reg_9241;

    weight_80_V_ce0_assign_proc : process(ap_CS_fsm_state28)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state28)) then 
            weight_80_V_ce0 <= ap_const_logic_1;
        else 
            weight_80_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    weight_81_V_address0 <= weight_81_V_addr_reg_9246;

    weight_81_V_ce0_assign_proc : process(ap_CS_fsm_state28)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state28)) then 
            weight_81_V_ce0 <= ap_const_logic_1;
        else 
            weight_81_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    weight_82_V_address0 <= weight_82_V_addr_reg_9251;

    weight_82_V_ce0_assign_proc : process(ap_CS_fsm_state28)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state28)) then 
            weight_82_V_ce0 <= ap_const_logic_1;
        else 
            weight_82_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    weight_83_V_address0 <= weight_83_V_addr_reg_9256;

    weight_83_V_ce0_assign_proc : process(ap_CS_fsm_state28)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state28)) then 
            weight_83_V_ce0 <= ap_const_logic_1;
        else 
            weight_83_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    weight_84_V_address0 <= weight_84_V_addr_reg_9496;

    weight_84_V_ce0_assign_proc : process(ap_CS_fsm_state37)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state37)) then 
            weight_84_V_ce0 <= ap_const_logic_1;
        else 
            weight_84_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    weight_85_V_address0 <= weight_85_V_addr_reg_9501;

    weight_85_V_ce0_assign_proc : process(ap_CS_fsm_state37)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state37)) then 
            weight_85_V_ce0 <= ap_const_logic_1;
        else 
            weight_85_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    weight_86_V_address0 <= weight_86_V_addr_reg_9506;

    weight_86_V_ce0_assign_proc : process(ap_CS_fsm_state37)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state37)) then 
            weight_86_V_ce0 <= ap_const_logic_1;
        else 
            weight_86_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    weight_87_V_address0 <= weight_87_V_addr_reg_9511;

    weight_87_V_ce0_assign_proc : process(ap_CS_fsm_state37)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state37)) then 
            weight_87_V_ce0 <= ap_const_logic_1;
        else 
            weight_87_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    weight_88_V_address0 <= weight_88_V_addr_reg_9516;

    weight_88_V_ce0_assign_proc : process(ap_CS_fsm_state37)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state37)) then 
            weight_88_V_ce0 <= ap_const_logic_1;
        else 
            weight_88_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    weight_89_V_address0 <= weight_89_V_addr_reg_9521;

    weight_89_V_ce0_assign_proc : process(ap_CS_fsm_state37)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state37)) then 
            weight_89_V_ce0 <= ap_const_logic_1;
        else 
            weight_89_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    weight_8_V_address0 <= weight_8_V_addr_reg_8593;

    weight_8_V_ce0_assign_proc : process(ap_CS_fsm_state10)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            weight_8_V_ce0 <= ap_const_logic_1;
        else 
            weight_8_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    weight_90_V_address0 <= weight_90_V_addr_reg_9526;

    weight_90_V_ce0_assign_proc : process(ap_CS_fsm_state37)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state37)) then 
            weight_90_V_ce0 <= ap_const_logic_1;
        else 
            weight_90_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    weight_91_V_address0 <= weight_91_V_addr_reg_9531;

    weight_91_V_ce0_assign_proc : process(ap_CS_fsm_state37)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state37)) then 
            weight_91_V_ce0 <= ap_const_logic_1;
        else 
            weight_91_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    weight_92_V_address0 <= weight_92_V_addr_reg_9536;

    weight_92_V_ce0_assign_proc : process(ap_CS_fsm_state37)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state37)) then 
            weight_92_V_ce0 <= ap_const_logic_1;
        else 
            weight_92_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    weight_93_V_address0 <= weight_93_V_addr_reg_9541;

    weight_93_V_ce0_assign_proc : process(ap_CS_fsm_state37)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state37)) then 
            weight_93_V_ce0 <= ap_const_logic_1;
        else 
            weight_93_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    weight_94_V_address0 <= weight_94_V_addr_reg_9546;

    weight_94_V_ce0_assign_proc : process(ap_CS_fsm_state37)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state37)) then 
            weight_94_V_ce0 <= ap_const_logic_1;
        else 
            weight_94_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    weight_95_V_address0 <= weight_95_V_addr_reg_9551;

    weight_95_V_ce0_assign_proc : process(ap_CS_fsm_state37)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state37)) then 
            weight_95_V_ce0 <= ap_const_logic_1;
        else 
            weight_95_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    weight_9_V_address0 <= weight_9_V_addr_reg_8598;

    weight_9_V_ce0_assign_proc : process(ap_CS_fsm_state10)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            weight_9_V_ce0 <= ap_const_logic_1;
        else 
            weight_9_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;

end behav;
