[
    {
        "CollectPEBSRecord": "2",
        "PublicDescription": "This event counts the number of demand Data Read requests that miss L2 cache. Only not rejected loads are counted.",
        "EventCode": "0x24",
        "Counter": "\"0,1,2,3,4,5,6,7\"",
        "UMask": "0x21",
        "PEBScounters": "\"0,1,2,3,4,5,6,7\"",
        "EventName": "L2_RQSTS.DEMAND_DATA_RD_MISS",
        "SampleAfterValue": "200003",
        "BriefDescription": "Demand Data Read miss L2, no rejects"
    },
    {
        "CollectPEBSRecord": "2",
        "EventCode": "0x24",
        "Counter": "\"0,1,2,3,4,5,6,7\"",
        "UMask": "0x22",
        "PEBScounters": "\"0,1,2,3,4,5,6,7\"",
        "EventName": "L2_RQSTS.RFO_MISS",
        "SampleAfterValue": "200003",
        "BriefDescription": "RFO requests that miss L2 cache"
    },
    {
        "CollectPEBSRecord": "2",
        "EventCode": "0x24",
        "Counter": "\"0,1,2,3,4,5,6,7\"",
        "UMask": "0x24",
        "PEBScounters": "\"0,1,2,3,4,5,6,7\"",
        "EventName": "L2_RQSTS.CODE_RD_MISS",
        "SampleAfterValue": "200003",
        "BriefDescription": "L2 cache misses when fetching instructions"
    },
    {
        "CollectPEBSRecord": "2",
        "EventCode": "0x24",
        "Counter": "\"0,1,2,3,4,5,6,7\"",
        "UMask": "0x27",
        "PEBScounters": "\"0,1,2,3,4,5,6,7\"",
        "EventName": "L2_RQSTS.ALL_DEMAND_MISS",
        "SampleAfterValue": "200003",
        "BriefDescription": "Demand requests that miss L2 cache"
    },
    {
        "CollectPEBSRecord": "2",
        "EventCode": "0x24",
        "Counter": "\"0,1,2,3,4,5,6,7\"",
        "UMask": "0x3f",
        "PEBScounters": "\"0,1,2,3,4,5,6,7\"",
        "EventName": "L2_RQSTS.MISS",
        "SampleAfterValue": "200003",
        "BriefDescription": "All requests that miss L2 cache"
    },
    {
        "CollectPEBSRecord": "2",
        "PublicDescription": "This event counts the number of demand Data Read requests that hit L2 cache. Only not rejected loads are counted.",
        "EventCode": "0x24",
        "Counter": "\"0,1,2,3,4,5,6,7\"",
        "UMask": "0x41",
        "PEBScounters": "\"0,1,2,3,4,5,6,7\"",
        "EventName": "L2_RQSTS.DEMAND_DATA_RD_HIT",
        "SampleAfterValue": "200003",
        "BriefDescription": "Demand Data Read requests that hit L2 cache"
    },
    {
        "CollectPEBSRecord": "2",
        "EventCode": "0x24",
        "Counter": "\"0,1,2,3,4,5,6,7\"",
        "UMask": "0x42",
        "PEBScounters": "\"0,1,2,3,4,5,6,7\"",
        "EventName": "L2_RQSTS.RFO_HIT",
        "SampleAfterValue": "200003",
        "BriefDescription": "RFO requests that hit L2 cache"
    },
    {
        "CollectPEBSRecord": "2",
        "EventCode": "0x24",
        "Counter": "\"0,1,2,3,4,5,6,7\"",
        "UMask": "0x44",
        "PEBScounters": "\"0,1,2,3,4,5,6,7\"",
        "EventName": "L2_RQSTS.CODE_RD_HIT",
        "SampleAfterValue": "200003",
        "BriefDescription": "L2 cache hits when fetching instructions, code reads."
    },
    {
        "CollectPEBSRecord": "2",
        "PublicDescription": "This event counts the number of demand Data Read requests (including requests from L1D hardware prefetchers). These loads may hit or miss L2 cache. Only non rejected loads are counted.",
        "EventCode": "0x24",
        "Counter": "\"0,1,2,3,4,5,6,7\"",
        "UMask": "0xe1",
        "PEBScounters": "\"0,1,2,3,4,5,6,7\"",
        "EventName": "L2_RQSTS.ALL_DEMAND_DATA_RD",
        "SampleAfterValue": "200003",
        "BriefDescription": "Demand Data Read requests"
    },
    {
        "CollectPEBSRecord": "2",
        "PublicDescription": "This event counts the total number of RFO (read for ownership) requests to L2 cache. L2 RFO requests include both L1D demand RFO misses as well as L1D RFO prefetches.",
        "EventCode": "0x24",
        "Counter": "\"0,1,2,3,4,5,6,7\"",
        "UMask": "0xe2",
        "PEBScounters": "\"0,1,2,3,4,5,6,7\"",
        "EventName": "L2_RQSTS.ALL_RFO",
        "SampleAfterValue": "200003",
        "BriefDescription": "RFO requests to L2 cache"
    },
    {
        "CollectPEBSRecord": "2",
        "PublicDescription": "This event counts the total number of L2 code requests.",
        "EventCode": "0x24",
        "Counter": "\"0,1,2,3,4,5,6,7\"",
        "UMask": "0xe4",
        "PEBScounters": "\"0,1,2,3,4,5,6,7\"",
        "EventName": "L2_RQSTS.ALL_CODE_RD",
        "SampleAfterValue": "200003",
        "BriefDescription": "L2 code requests"
    },
    {
        "CollectPEBSRecord": "2",
        "EventCode": "0x24",
        "Counter": "\"0,1,2,3,4,5,6,7\"",
        "UMask": "0xe7",
        "PEBScounters": "\"0,1,2,3,4,5,6,7\"",
        "EventName": "L2_RQSTS.ALL_DEMAND_REFERENCES",
        "SampleAfterValue": "200003",
        "BriefDescription": "Demand requests to L2 cache"
    },
    {
        "CollectPEBSRecord": "2",
        "EventCode": "0x24",
        "Counter": "\"0,1,2,3,4,5,6,7\"",
        "UMask": "0xff",
        "PEBScounters": "\"0,1,2,3,4,5,6,7\"",
        "EventName": "L2_RQSTS.REFERENCES",
        "SampleAfterValue": "200003",
        "BriefDescription": "All L2 requests"
    },
    {
        "CollectPEBSRecord": "2",
        "EventCode": "0x2E",
        "Counter": "\"0,1,2,3,4,5,6,7\"",
        "UMask": "0x1",
        "PEBScounters": "\"0,1,2,3,4,5,6,7\"",
        "EventName": "LONGEST_LAT_CACHE.MISS",
        "SampleAfterValue": "100003",
        "BriefDescription": "Core-originated cacheable read-requests who miss the LLC (L3). Read-requests include as Loads/RFO/I2M/IFetch (incl. any L1 HW prefetch or pagewalk), MLC- or LLC-prefetch for Loads/RFO/IFetch -  architectural event"
    },
    {
        "CollectPEBSRecord": "2",
        "EventCode": "0x2E",
        "Counter": "\"0,1,2,3,4,5,6,7\"",
        "UMask": "0x2",
        "PEBScounters": "\"0,1,2,3,4,5,6,7\"",
        "EventName": "LONGEST_LAT_CACHE.REFERENCE",
        "SampleAfterValue": "100003",
        "BriefDescription": "Core-originated cacheable read-requests who access the LLC (L3). Read-requests include as Loads/RFO/I2M/IFetch (incl. any L1 HW prefetch or pagewalk), MLC- or LLC-prefetch for Loads/RFO/IFetch -  architectural event"
    },
    {
        "CollectPEBSRecord": "2",
        "EventCode": "0x48",
        "Counter": "\"0,1,2,3\"",
        "UMask": "0x1",
        "PEBScounters": "\"0,1,2,3\"",
        "EventName": "L1D_PEND_MISS.PENDING",
        "SampleAfterValue": "2000003",
        "BriefDescription": "Count each cycle number of Fill Buffers outstanding required by DemandReads(*). Required means FB either held by demand loads(1) or held by non-demand and got hit at least once by demand(2). The outstanding interval is defined, per each of these two cases:\n(1) from FB allocation by demand until *any* demand WB, or FB-complete (the earliest among them)\n(2) from demand hit (merged) into a FB allocated by non-demand, until *any* demand that successf"
    },
    {
        "CollectPEBSRecord": "2",
        "EventCode": "0x48",
        "Counter": "\"0,1,2,3,4,5,6,7\"",
        "UMask": "0x1",
        "PEBScounters": "\"0,1,2,3,4,5,6,7\"",
        "EventName": "L1D_PEND_MISS.PENDING_CYCLES",
        "SampleAfterValue": "2000003",
        "CounterMask": "1"
    },
    {
        "CollectPEBSRecord": "2",
        "EventCode": "0x48",
        "Counter": "\"0,1,2,3\"",
        "UMask": "0x2",
        "PEBScounters": "\"0,1,2,3\"",
        "EventName": "L1D_PEND_MISS.FB_FULL",
        "SampleAfterValue": "2000003",
        "BriefDescription": "Cycles a demand request of this thread is blocked due to FB-unavailability until any FB entry is deallocated. Demand request accounts for cacheable/uncacheable access by load / store / lock / SW prefetch and Homeless HW prefetch [starting GLC]. FB-unavailability indicates almost all Fill Buffer entries were occupied regardless by which thread or what request type."
    },
    {
        "PEBS": "2",
        "CollectPEBSRecord": "2",
        "EventCode": "0x48",
        "Counter": "\"0,1,2,3,4,5,6,7\"",
        "UMask": "0x2",
        "PEBScounters": "\"0,1,2,3,4,5,6,7\"",
        "EventName": "L1D_PEND_MISS.FB_FULL_PERIODS",
        "SampleAfterValue": "2000003",
        "CounterMask": "1",
        "EdgeDetect": "1"
    },
    {
        "CollectPEBSRecord": "2",
        "EventCode": "0x48",
        "Counter": "\"0,1,2,3\"",
        "UMask": "0x4",
        "PEBScounters": "\"0,1,2,3\"",
        "EventName": "L1D_PEND_MISS.L2_STALL",
        "SampleAfterValue": "2000003",
        "BriefDescription": "Cycles MLC backpressure blocked DCU pending requests. Examples when this can happen: SQ full; Bank conflict;"
    },
    {
        "CollectPEBSRecord": "2",
        "EventCode": "0x51",
        "Counter": "\"0,1,2,3\"",
        "UMask": "0x1",
        "PEBScounters": "\"0,1,2,3\"",
        "EventName": "L1D.REPLACEMENT",
        "SampleAfterValue": "2000003",
        "BriefDescription": "DL1 Data line replacements. Account for opportunistic replacements; replacements that required either stall-for-replace or block-for-replace."
    },
    {
        "CollectPEBSRecord": "2",
        "EventCode": "0x60",
        "Counter": "\"0,1,2,3\"",
        "UMask": "0x1",
        "PEBScounters": "\"0,1,2,3\"",
        "EventName": "OFFCORE_REQUESTS_OUTSTANDING.DEMAND_DATA_RD",
        "SampleAfterValue": "2000003",
        "BriefDescription": "Counts number of Offcore outstanding True Demand Load* transactions in the superQ every cycle. Transaction is considered in \"Offcore outstanding\" state in the interval that starts by MLC miss and lasts till Data is accepted i.e. when both chunks are sent to DCU (aka \"count ending point\"). \nA True Demand Load* hitting a SQ entry allocated for MLC- or Homeless-prefetch (aka SQ promotion) should be counted in interval that starts from promotion poin"
    },
    {
        "CollectPEBSRecord": "2",
        "EventCode": "0x60",
        "Counter": "\"0,1,2,3,4,5,6,7\"",
        "UMask": "0x1",
        "PEBScounters": "\"0,1,2,3,4,5,6,7\"",
        "EventName": "OFFCORE_REQUESTS_OUTSTANDING.CYCLES_WITH_DEMAND_DATA_RD",
        "SampleAfterValue": "2000003",
        "CounterMask": "1"
    },
    {
        "CollectPEBSRecord": "2",
        "EventCode": "0x60",
        "Counter": "\"0,1,2,3,4,5,6,7\"",
        "UMask": "0x1",
        "PEBScounters": "\"0,1,2,3,4,5,6,7\"",
        "EventName": "OFFCORE_REQUESTS_OUTSTANDING.DEMAND_DATA_RD_GE_6",
        "SampleAfterValue": "2000003",
        "CounterMask": "6"
    },
    {
        "CollectPEBSRecord": "2",
        "EventCode": "0x60",
        "Counter": "\"0,1,2,3\"",
        "UMask": "0x4",
        "PEBScounters": "\"0,1,2,3\"",
        "EventName": "OFFCORE_REQUESTS_OUTSTANDING.DEMAND_RFO",
        "SampleAfterValue": "2000003",
        "BriefDescription": "Counts number of Offcore outstanding RFO transactions in the superQ every cycle. Transaction is considered in \"Offcore outstanding\" state in the interval that starts by MLC miss and lasts till transaction completion sent to requestor (see RTL comment)"
    },
    {
        "CollectPEBSRecord": "2",
        "EventCode": "0x60",
        "Counter": "\"0,1,2,3,4,5,6,7\"",
        "UMask": "0x4",
        "PEBScounters": "\"0,1,2,3,4,5,6,7\"",
        "EventName": "OFFCORE_REQUESTS_OUTSTANDING.CYCLES_WITH_DEMAND_RFO",
        "SampleAfterValue": "2000003",
        "CounterMask": "1"
    },
    {
        "CollectPEBSRecord": "2",
        "EventCode": "0x60",
        "Counter": "\"0,1,2,3\"",
        "UMask": "0x8",
        "PEBScounters": "\"0,1,2,3\"",
        "EventName": "OFFCORE_REQUESTS_OUTSTANDING.ALL_DATA_RD",
        "SampleAfterValue": "2000003",
        "BriefDescription": "Counts number of Offcore outstanding all Core Data Read* transactions in the superQ every cycle. Transaction is considered in \"Offcore outstanding\" state in the interval that starts by MLC miss and lasts till:\nI. Data is sent to DCU for demand DRD \nII. The SQ entry fills into MLC in case of HW prefetch (MLC, Homeless) [SNC fix]\nIII. Data is sent to DCU if entry is promoted [SNC fix]\nFor Core Data Read definition, See corresponding SubEv under OFFCORE_REQUESTS."
    },
    {
        "CollectPEBSRecord": "2",
        "EventCode": "0x60",
        "Counter": "\"0,1,2,3,4,5,6,7\"",
        "UMask": "0x8",
        "PEBScounters": "\"0,1,2,3,4,5,6,7\"",
        "EventName": "OFFCORE_REQUESTS_OUTSTANDING.CYCLES_WITH_DATA_RD",
        "SampleAfterValue": "2000003",
        "CounterMask": "1"
    },
    {
        "CollectPEBSRecord": "2",
        "EventCode": "0x63",
        "Counter": "\"0,1,2,3\"",
        "UMask": "0x2",
        "PEBScounters": "\"0,1,2,3\"",
        "EventName": "LOCK_CYCLES.CACHE_LOCK_DURATION",
        "SampleAfterValue": "2000003",
        "BriefDescription": "Number of cycles that the DCU is locked - specifically Cycles in which the L1 and L2 (DCU and MLC) are locked, due to a UC lock or split lock) or normal cacheable locks."
    },
    {
        "CollectPEBSRecord": "2",
        "EventCode": "0xB0",
        "Counter": "\"0,1,2,3\"",
        "UMask": "0x1",
        "PEBScounters": "\"0,1,2,3\"",
        "EventName": "OFFCORE_REQUESTS.DEMAND_DATA_RD",
        "SampleAfterValue": "100003",
        "BriefDescription": "True Demand Load* requests sent to uncore by any MLC slice.\nTrue Demand Load* includes cacheable and uncacheable True Demand data loads, reads due to page walks originated from any request type and SQ promotions (a demand load hitting a SQ entry allocated by HW prefetch of Load (read) or RFO types). Un-cacheable include partial or full UC reads, not IO reads. Count is at cacheline granularity. DCU Homeless prefetch are not counted as True-demand on their L2-miss (unless promoted later)."
    },
    {
        "CollectPEBSRecord": "2",
        "EventCode": "0xB0",
        "Counter": "\"0,1,2,3\"",
        "UMask": "0x4",
        "PEBScounters": "\"0,1,2,3\"",
        "EventName": "OFFCORE_REQUESTS.DEMAND_RFO",
        "SampleAfterValue": "100003",
        "BriefDescription": "Demand RFOs sent to uncore. Includes regular RFO, Locks, I2M."
    },
    {
        "CollectPEBSRecord": "2",
        "EventCode": "0xB0",
        "Counter": "\"0,1,2,3\"",
        "UMask": "0x8",
        "PEBScounters": "\"0,1,2,3\"",
        "EventName": "OFFCORE_REQUESTS.ALL_DATA_RD",
        "SampleAfterValue": "100003",
        "BriefDescription": "Core Data Read* requests sent to uncore. Core Data Read includes True Demand Load* (see OFFCORE_REQUESTS.DEMAND_DATA), L1 and L2 HW prefetch loads (excluding LLC prefetches) and non-data (MPL_RFO, MPL_CRD, DCU_HLREAD, DCU_HLRFO) read requests promoted to demand loads."
    },
    {
        "CollectPEBSRecord": "2",
        "EventCode": "0xB0",
        "Counter": "\"0,1,2,3\"",
        "UMask": "0x80",
        "PEBScounters": "\"0,1,2,3\"",
        "EventName": "OFFCORE_REQUESTS.ALL_REQUESTS",
        "SampleAfterValue": "100003",
        "BriefDescription": "Any memory transaction sent to uncore. This includes requests initiated by the core, include all LLC prefetches, page walks, etc. Plus MLC dirty fills. Interrupts (and non memory related transactions) are not counted."
    },
    {
        "CollectPEBSRecord": "2",
        "EventCode": "0xB7, 0xBB",
        "Counter": "\"0,1,2,3,4,5,6,7\"",
        "UMask": "0x1",
        "PEBScounters": "\"0,1,2,3,4,5,6,7\"",
        "EventName": "OFFCORE_RESPONSE",
        "SampleAfterValue": "100003",
        "BriefDescription": "Offcore response can be programmed only with a specific pair of event select and counter MSR, and with specific event codes and predefine mask bit value in a dedicated MSR to specify attributes of the offcore transaction"
    },
    {
        "PEBS": "2",
        "CollectPEBSRecord": "2",
        "EventCode": "0xD0",
        "Counter": "\"0,1,2,3,4,5,6,7\"",
        "UMask": "0x11",
        "PEBScounters": "\"0,1,2,3,4,5,6,7\"",
        "EventName": "MEM_INST_RETIRED.STLB_MISS_LOADS",
        "SampleAfterValue": "100003",
        "Data_LA": "1"
    },
    {
        "PEBS": "2",
        "CollectPEBSRecord": "2",
        "EventCode": "0xD0",
        "Counter": "\"0,1,2,3,4,5,6,7\"",
        "UMask": "0x12",
        "PEBScounters": "\"0,1,2,3,4,5,6,7\"",
        "EventName": "MEM_INST_RETIRED.STLB_MISS_STORES",
        "SampleAfterValue": "100003",
        "Data_LA": "1",
        "L1_Hit_Indication": "1"
    },
    {
        "PEBS": "2",
        "CollectPEBSRecord": "2",
        "EventCode": "0xD0",
        "Counter": "\"0,1,2,3,4,5,6,7\"",
        "UMask": "0x21",
        "PEBScounters": "\"0,1,2,3,4,5,6,7\"",
        "EventName": "MEM_INST_RETIRED.LOCK_LOADS",
        "SampleAfterValue": "100007",
        "Data_LA": "1"
    },
    {
        "PEBS": "2",
        "CollectPEBSRecord": "2",
        "EventCode": "0xD0",
        "Counter": "\"0,1,2,3,4,5,6,7\"",
        "UMask": "0x41",
        "PEBScounters": "\"0,1,2,3,4,5,6,7\"",
        "EventName": "MEM_INST_RETIRED.SPLIT_LOADS",
        "SampleAfterValue": "100003",
        "Data_LA": "1"
    },
    {
        "PEBS": "2",
        "CollectPEBSRecord": "2",
        "EventCode": "0xD0",
        "Counter": "\"0,1,2,3,4,5,6,7\"",
        "UMask": "0x42",
        "PEBScounters": "\"0,1,2,3,4,5,6,7\"",
        "EventName": "MEM_INST_RETIRED.SPLIT_STORES",
        "SampleAfterValue": "100003",
        "Data_LA": "1",
        "L1_Hit_Indication": "1"
    },
    {
        "PEBS": "2",
        "CollectPEBSRecord": "2",
        "EventCode": "0xD0",
        "Counter": "\"0,1,2,3,4,5,6,7\"",
        "UMask": "0x81",
        "PEBScounters": "\"0,1,2,3,4,5,6,7\"",
        "EventName": "MEM_INST_RETIRED.ALL_LOADS",
        "SampleAfterValue": "2000003",
        "Data_LA": "1"
    },
    {
        "PEBS": "2",
        "CollectPEBSRecord": "2",
        "EventCode": "0xD0",
        "Counter": "\"0,1,2,3,4,5,6,7\"",
        "UMask": "0x82",
        "PEBScounters": "\"0,1,2,3,4,5,6,7\"",
        "EventName": "MEM_INST_RETIRED.ALL_STORES",
        "SampleAfterValue": "2000003",
        "Data_LA": "1",
        "L1_Hit_Indication": "1"
    },
    {
        "PEBS": "2",
        "CollectPEBSRecord": "2",
        "EventCode": "0xD1",
        "Counter": "\"0,1,2,3\"",
        "UMask": "0x1",
        "PEBScounters": "\"0,1,2,3\"",
        "EventName": "MEM_LOAD_RETIRED.L1_HIT",
        "SampleAfterValue": "2000003",
        "BriefDescription": "Retired instruction with at least 1 load uop whose Data Source was: Hit in L1 cache. SW prefetches and LOCK instructions are counted as L1_HIT loads regardless of actual data-source. In SKL IN/OUT/FENCE instructions are counted too (excluded starting CNL)",
        "Data_LA": "1"
    },
    {
        "PEBS": "2",
        "CollectPEBSRecord": "2",
        "EventCode": "0xD1",
        "Counter": "\"0,1,2,3\"",
        "UMask": "0x2",
        "PEBScounters": "\"0,1,2,3\"",
        "EventName": "MEM_LOAD_RETIRED.L2_HIT",
        "SampleAfterValue": "100003",
        "BriefDescription": "Retired instruction with at least 1 load uop whose Data Source was: L2 cache",
        "Data_LA": "1"
    },
    {
        "PEBS": "2",
        "CollectPEBSRecord": "2",
        "EventCode": "0xD1",
        "Counter": "\"0,1,2,3\"",
        "UMask": "0x4",
        "PEBScounters": "\"0,1,2,3\"",
        "EventName": "MEM_LOAD_RETIRED.L3_HIT",
        "SampleAfterValue": "50021",
        "BriefDescription": "Retired instruction with at least 1 load uop whose Data Source was: L3 cache with no snoop needed",
        "Data_LA": "1"
    },
    {
        "PEBS": "2",
        "CollectPEBSRecord": "2",
        "EventCode": "0xD1",
        "Counter": "\"0,1,2,3\"",
        "UMask": "0x8",
        "PEBScounters": "\"0,1,2,3\"",
        "EventName": "MEM_LOAD_RETIRED.L1_MISS",
        "SampleAfterValue": "100003",
        "BriefDescription": "Retired instruction with at least 1 load uop whose Data Source was: Miss in L1 cache. Excludes Unknown and UC data-source.",
        "Data_LA": "1"
    },
    {
        "PEBS": "2",
        "CollectPEBSRecord": "2",
        "EventCode": "0xD1",
        "Counter": "\"0,1,2,3\"",
        "UMask": "0x10",
        "PEBScounters": "\"0,1,2,3\"",
        "EventName": "MEM_LOAD_RETIRED.L2_MISS",
        "SampleAfterValue": "50021",
        "BriefDescription": "Retired instruction with at least 1 load uop whose Data Source was: Miss in L2. Excludes Unknown and UC data-source.",
        "Data_LA": "1"
    },
    {
        "PEBS": "2",
        "CollectPEBSRecord": "2",
        "EventCode": "0xD1",
        "Counter": "\"0,1,2,3\"",
        "UMask": "0x20",
        "PEBScounters": "\"0,1,2,3\"",
        "EventName": "MEM_LOAD_RETIRED.L3_MISS",
        "SampleAfterValue": "100007",
        "BriefDescription": "Retired instruction with at least 1 load uop whose Data Source was: Miss in L3 cache. Excludes Unknown data-source.",
        "Data_LA": "1"
    },
    {
        "PEBS": "2",
        "CollectPEBSRecord": "2",
        "EventCode": "0xD1",
        "Counter": "\"0,1,2,3\"",
        "UMask": "0x40",
        "PEBScounters": "\"0,1,2,3\"",
        "EventName": "MEM_LOAD_RETIRED.FB_HIT",
        "SampleAfterValue": "100007",
        "BriefDescription": "Retired instruction with at least 1 load uop whose Data Source was: L1 cache Fill Buffer (FB). FB data-source applies when a load was squashed once, i.e. it missed L1 cache but hit FB entry to same line whose data not-ready.",
        "Data_LA": "1"
    },
    {
        "PEBS": "2",
        "CollectPEBSRecord": "2",
        "EventCode": "0xD2",
        "Counter": "\"0,1,2,3\"",
        "UMask": "0x1",
        "PEBScounters": "\"0,1,2,3\"",
        "EventName": "MEM_LOAD_L3_HIT_RETIRED.XSNP_MISS",
        "SampleAfterValue": "20011",
        "BriefDescription": "Retired instruction with at least 1 load uop whose Data Source was: LLC Hit and a cross-core Snoop missed in on-package core cache",
        "Data_LA": "1"
    },
    {
        "PEBS": "2",
        "CollectPEBSRecord": "2",
        "EventCode": "0xD2",
        "Counter": "\"0,1,2,3\"",
        "UMask": "0x2",
        "PEBScounters": "\"0,1,2,3\"",
        "EventName": "MEM_LOAD_L3_HIT_RETIRED.XSNP_HIT",
        "SampleAfterValue": "20011",
        "BriefDescription": "Retired instruction with at least 1 load uop whose Data Source was: LLC Hit and a cross-core Snoop hits in on-package core cache",
        "Data_LA": "1"
    },
    {
        "PEBS": "2",
        "CollectPEBSRecord": "2",
        "EventCode": "0xD2",
        "Counter": "\"0,1,2,3\"",
        "UMask": "0x4",
        "PEBScounters": "\"0,1,2,3\"",
        "EventName": "MEM_LOAD_L3_HIT_RETIRED.XSNP_HITM",
        "SampleAfterValue": "20011",
        "BriefDescription": "Retired instruction with at least 1 load uop whose Data Source was: HitM Response from a core on same socket (shared LLC).",
        "Data_LA": "1"
    },
    {
        "PEBS": "2",
        "CollectPEBSRecord": "2",
        "EventCode": "0xD2",
        "Counter": "\"0,1,2,3\"",
        "UMask": "0x8",
        "PEBScounters": "\"0,1,2,3\"",
        "EventName": "MEM_LOAD_L3_HIT_RETIRED.XSNP_NONE",
        "SampleAfterValue": "100003",
        "BriefDescription": "Retired instruction with at least 1 load uop whose Data Source was: Hit in L3 cache with no snoop needed.",
        "Data_LA": "1"
    },
    {
        "CollectPEBSRecord": "2",
        "EventCode": "0xF0",
        "Counter": "\"0,1,2,3\"",
        "UMask": "0x40",
        "PEBScounters": "\"0,1,2,3\"",
        "EventName": "L2_TRANS.L2_WB",
        "SampleAfterValue": "200003",
        "BriefDescription": "counts for evicting thread"
    },
    {
        "CollectPEBSRecord": "2",
        "EventCode": "0xF1",
        "Counter": "\"0,1,2,3,4,5,6,7\"",
        "UMask": "0x1f",
        "PEBScounters": "\"0,1,2,3,4,5,6,7\"",
        "EventName": "L2_LINES_IN.ALL",
        "SampleAfterValue": "100003"
    },
    {
        "CollectPEBSRecord": "2",
        "EventCode": "0xF2",
        "Counter": "\"0,1,2,3\"",
        "UMask": "0x1",
        "PEBScounters": "\"0,1,2,3\"",
        "EventName": "L2_LINES_OUT.SILENT",
        "SampleAfterValue": "200003",
        "BriefDescription": "A cache-line is silently evicted (dropped). For client config, an E, S or I-state line is evicted. For server, An S or I-state line is evicted. A non-threaded event."
    },
    {
        "CollectPEBSRecord": "2",
        "EventCode": "0xF2",
        "Counter": "\"0,1,2,3\"",
        "UMask": "0x2",
        "PEBScounters": "\"0,1,2,3\"",
        "EventName": "L2_LINES_OUT.NON_SILENT",
        "SampleAfterValue": "200003",
        "BriefDescription": "A cache-line is written-back to uncore whether modified or not. For client config it is an M-state line. For server, An M-, E or F-state line is evicted. A threaded event (by the thread who originally allocated the line that is now being evicted)."
    },
    {
        "CollectPEBSRecord": "2",
        "EventCode": "0xF2",
        "Counter": "\"0,1,2,3\"",
        "UMask": "0x4",
        "PEBScounters": "\"0,1,2,3\"",
        "EventName": "L2_LINES_OUT.USELESS_HWPF",
        "SampleAfterValue": "200003",
        "BriefDescription": "A cache-line is evicted from MLC, where it was brought by MLC-prefetch but never used by demand. A threaded event (by the thread who originally prefetched the line that is now being evicted). Counts non-silent evictions only."
    },
    {
        "CollectPEBSRecord": "2",
        "EventCode": "0xF4",
        "Counter": "\"0,1,2,3\"",
        "UMask": "0x4",
        "PEBScounters": "\"0,1,2,3\"",
        "EventName": "SQ_MISC.SQ_FULL",
        "SampleAfterValue": "100003",
        "BriefDescription": "SuperQ buffer cannot take more entries and the thread is active. Account for all entries asking the MLC (regardless of hit or miss), for either thread and per slice SQ separately."
    }
]