 
****************************************
Report : qor
Design : i2c_master_top
Version: V-2023.12
Date   : Thu May  9 20:14:28 2024
****************************************


  Timing Path Group 'INPUTS'
  -----------------------------------
  Levels of Logic:               9.00
  Critical Path Length:          0.97
  Critical Path Slack:           3.18
  Critical Path Clk Period:      5.00
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------

  Timing Path Group 'OUTPUTS'
  -----------------------------------
  Levels of Logic:               0.00
  Critical Path Length:          0.19
  Critical Path Slack:           3.42
  Critical Path Clk Period:      5.00
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------

  Timing Path Group 'wb_clk_i'
  -----------------------------------
  Levels of Logic:              29.00
  Critical Path Length:          1.10
  Critical Path Slack:           3.55
  Critical Path Clk Period:      5.00
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:         -0.14
  Total Hold Violation:         -8.14
  No. of Hold Violations:      150.00
  -----------------------------------


  Cell Count
  -----------------------------------
  Hierarchical Cell Count:          4
  Hierarchical Port Count:        150
  Leaf Cell Count:                565
  Buf/Inv Cell Count:              72
  Buf Cell Count:                   0
  Inv Cell Count:                  72
  CT Buf/Inv Cell Count:            0
  Combinational Cell Count:       412
  Sequential Cell Count:          153
  Macro Count:                      0
  -----------------------------------


  Area
  -----------------------------------
  Combinational Area:     3731.558392
  Noncombinational Area:  4827.340860
  Buf/Inv Area:            398.131210
  Total Buffer Area:             0.00
  Total Inverter Area:         398.13
  Macro/Black Box Area:      0.000000
  Net Area:                505.989257
  -----------------------------------
  Cell Area:              8558.899252
  Design Area:            9064.888509


  Design Rules
  -----------------------------------
  Total Number of Nets:           640
  Nets With Violations:             0
  Max Trans Violations:             0
  Max Cap Violations:               0
  -----------------------------------


  Hostname: elc-vlsi-sm-1-lnx

  Compile CPU Statistics
  -----------------------------------------
  Resource Sharing:                    0.04
  Logic Optimization:                  0.13
  Mapping Optimization:                0.26
  -----------------------------------------
  Overall Compile Time:                0.96
  Overall Compile Wall Clock Time:     1.05

  --------------------------------------------------------------------

  Design  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0


  Design (Hold)  WNS: 0.14  TNS: 8.14  Number of Violating Paths: 150

  --------------------------------------------------------------------


1
