
===========================================================================
report_checks -path_delay min (Hold)
============================================================================
======================= min_tt_025C_1v80 Corner ===================================

Startpoint: wbs_stb_i (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  1.860000    6.510000 v input external delay
     1    0.003752    0.150000    0.000000    6.510000 v wbs_stb_i (in)
                                                         wbs_stb_i (net)
                      0.150061    0.000029    6.510029 v input49/A (sky130_fd_sc_hd__buf_1)
     2    0.011163    0.071489    0.160420    6.670448 v input49/X (sky130_fd_sc_hd__buf_1)
                                                         net49 (net)
                      0.071490    0.000373    6.670821 v _4_/B (sky130_fd_sc_hd__and2_4)
     1    0.094402    0.123962    0.249672    6.920493 v _4_/X (sky130_fd_sc_hd__and2_4)
                                                         ram_controller.EN (net)
                      0.124216    0.003836    6.924330 v SRAM_0/EN (EF_SRAM_1024x32_wrapper)
                                              6.924330   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.062728    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.626723    0.008780    5.578780 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.062536    0.090185    0.311879    5.890659 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.090190    0.000587    5.891246 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.133663    0.147427    0.230599    6.121845 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.148782    0.011858    6.133702 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                  0.100000    6.233702   clock uncertainty
                                  0.000000    6.233702   clock reconvergence pessimism
                                  0.346601    6.580303   library hold time
                                              6.580303   data required time
---------------------------------------------------------------------------------------------
                                              6.580303   data required time
                                             -6.924330   data arrival time
---------------------------------------------------------------------------------------------
                                              0.344027   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  1.190000    5.840000 v input external delay
     1    0.003895    0.090000    0.000000    5.840000 v wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.090081    0.000038    5.840038 v hold87/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002135    0.049653    0.534009    6.374047 v hold87/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net179 (net)
                      0.049653    0.000019    6.374066 v hold85/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.009672    0.085054    0.564994    6.939060 v hold85/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net177 (net)
                      0.085054    0.000117    6.939178 v input46/A (sky130_fd_sc_hd__buf_12)
     1    0.026715    0.031529    0.139154    7.078331 v input46/X (sky130_fd_sc_hd__buf_12)
                                                         net46 (net)
                      0.031749    0.001753    7.080084 v hold86/A (sky130_fd_sc_hd__buf_12)
     8    0.190717    0.107285    0.166603    7.246687 v hold86/X (sky130_fd_sc_hd__buf_12)
                                                         net178 (net)
                      0.110350    0.013748    7.260435 v SRAM_0/BEN[15] (EF_SRAM_1024x32_wrapper)
                                              7.260435   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.062728    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.626723    0.008780    5.578780 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.062536    0.090185    0.311879    5.890659 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.090190    0.000587    5.891246 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.133663    0.147427    0.230599    6.121845 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.148782    0.011858    6.133702 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                  0.100000    6.233702   clock uncertainty
                                  0.000000    6.233702   clock reconvergence pessimism
                                  0.579065    6.812767   library hold time
                                              6.812767   data required time
---------------------------------------------------------------------------------------------
                                              6.812767   data required time
                                             -7.260435   data arrival time
---------------------------------------------------------------------------------------------
                                              0.447669   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  1.190000    5.840000 v input external delay
     1    0.003895    0.090000    0.000000    5.840000 v wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.090081    0.000038    5.840038 v hold87/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002135    0.049653    0.534009    6.374047 v hold87/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net179 (net)
                      0.049653    0.000019    6.374066 v hold85/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.009672    0.085054    0.564994    6.939060 v hold85/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net177 (net)
                      0.085054    0.000117    6.939178 v input46/A (sky130_fd_sc_hd__buf_12)
     1    0.026715    0.031529    0.139154    7.078331 v input46/X (sky130_fd_sc_hd__buf_12)
                                                         net46 (net)
                      0.031749    0.001753    7.080084 v hold86/A (sky130_fd_sc_hd__buf_12)
     8    0.190717    0.107285    0.166603    7.246687 v hold86/X (sky130_fd_sc_hd__buf_12)
                                                         net178 (net)
                      0.111553    0.015993    7.262680 v SRAM_0/BEN[14] (EF_SRAM_1024x32_wrapper)
                                              7.262680   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.062728    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.626723    0.008780    5.578780 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.062536    0.090185    0.311879    5.890659 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.090190    0.000587    5.891246 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.133663    0.147427    0.230599    6.121845 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.148782    0.011858    6.133702 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                  0.100000    6.233702   clock uncertainty
                                  0.000000    6.233702   clock reconvergence pessimism
                                  0.578785    6.812487   library hold time
                                              6.812487   data required time
---------------------------------------------------------------------------------------------
                                              6.812487   data required time
                                             -7.262680   data arrival time
---------------------------------------------------------------------------------------------
                                              0.450192   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  1.190000    5.840000 v input external delay
     1    0.003895    0.090000    0.000000    5.840000 v wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.090081    0.000038    5.840038 v hold87/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002135    0.049653    0.534009    6.374047 v hold87/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net179 (net)
                      0.049653    0.000019    6.374066 v hold85/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.009672    0.085054    0.564994    6.939060 v hold85/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net177 (net)
                      0.085054    0.000117    6.939178 v input46/A (sky130_fd_sc_hd__buf_12)
     1    0.026715    0.031529    0.139154    7.078331 v input46/X (sky130_fd_sc_hd__buf_12)
                                                         net46 (net)
                      0.031749    0.001753    7.080084 v hold86/A (sky130_fd_sc_hd__buf_12)
     8    0.190717    0.107285    0.166603    7.246687 v hold86/X (sky130_fd_sc_hd__buf_12)
                                                         net178 (net)
                      0.112185    0.017048    7.263735 v SRAM_0/BEN[13] (EF_SRAM_1024x32_wrapper)
                                              7.263735   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.062728    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.626723    0.008780    5.578780 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.062536    0.090185    0.311879    5.890659 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.090190    0.000587    5.891246 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.133663    0.147427    0.230599    6.121845 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.148782    0.011858    6.133702 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                  0.100000    6.233702   clock uncertainty
                                  0.000000    6.233702   clock reconvergence pessimism
                                  0.578638    6.812340   library hold time
                                              6.812340   data required time
---------------------------------------------------------------------------------------------
                                              6.812340   data required time
                                             -7.263735   data arrival time
---------------------------------------------------------------------------------------------
                                              0.451395   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  1.190000    5.840000 v input external delay
     1    0.003895    0.090000    0.000000    5.840000 v wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.090081    0.000038    5.840038 v hold87/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002135    0.049653    0.534009    6.374047 v hold87/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net179 (net)
                      0.049653    0.000019    6.374066 v hold85/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.009672    0.085054    0.564994    6.939060 v hold85/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net177 (net)
                      0.085054    0.000117    6.939178 v input46/A (sky130_fd_sc_hd__buf_12)
     1    0.026715    0.031529    0.139154    7.078331 v input46/X (sky130_fd_sc_hd__buf_12)
                                                         net46 (net)
                      0.031749    0.001753    7.080084 v hold86/A (sky130_fd_sc_hd__buf_12)
     8    0.190717    0.107285    0.166603    7.246687 v hold86/X (sky130_fd_sc_hd__buf_12)
                                                         net178 (net)
                      0.112635    0.017760    7.264447 v SRAM_0/BEN[12] (EF_SRAM_1024x32_wrapper)
                                              7.264447   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.062728    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.626723    0.008780    5.578780 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.062536    0.090185    0.311879    5.890659 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.090190    0.000587    5.891246 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.133663    0.147427    0.230599    6.121845 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.148782    0.011858    6.133702 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                  0.100000    6.233702   clock uncertainty
                                  0.000000    6.233702   clock reconvergence pessimism
                                  0.578534    6.812236   library hold time
                                              6.812236   data required time
---------------------------------------------------------------------------------------------
                                              6.812236   data required time
                                             -7.264447   data arrival time
---------------------------------------------------------------------------------------------
                                              0.452211   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  1.190000    5.840000 v input external delay
     1    0.003895    0.090000    0.000000    5.840000 v wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.090081    0.000038    5.840038 v hold87/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002135    0.049653    0.534009    6.374047 v hold87/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net179 (net)
                      0.049653    0.000019    6.374066 v hold85/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.009672    0.085054    0.564994    6.939060 v hold85/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net177 (net)
                      0.085054    0.000117    6.939178 v input46/A (sky130_fd_sc_hd__buf_12)
     1    0.026715    0.031529    0.139154    7.078331 v input46/X (sky130_fd_sc_hd__buf_12)
                                                         net46 (net)
                      0.031749    0.001753    7.080084 v hold86/A (sky130_fd_sc_hd__buf_12)
     8    0.190717    0.107285    0.166603    7.246687 v hold86/X (sky130_fd_sc_hd__buf_12)
                                                         net178 (net)
                      0.113100    0.018467    7.265154 v SRAM_0/BEN[11] (EF_SRAM_1024x32_wrapper)
                                              7.265154   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.062728    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.626723    0.008780    5.578780 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.062536    0.090185    0.311879    5.890659 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.090190    0.000587    5.891246 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.133663    0.147427    0.230599    6.121845 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.148782    0.011858    6.133702 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                  0.100000    6.233702   clock uncertainty
                                  0.000000    6.233702   clock reconvergence pessimism
                                  0.578425    6.812128   library hold time
                                              6.812128   data required time
---------------------------------------------------------------------------------------------
                                              6.812128   data required time
                                             -7.265154   data arrival time
---------------------------------------------------------------------------------------------
                                              0.453027   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  1.190000    5.840000 v input external delay
     1    0.003895    0.090000    0.000000    5.840000 v wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.090081    0.000038    5.840038 v hold87/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002135    0.049653    0.534009    6.374047 v hold87/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net179 (net)
                      0.049653    0.000019    6.374066 v hold85/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.009672    0.085054    0.564994    6.939060 v hold85/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net177 (net)
                      0.085054    0.000117    6.939178 v input46/A (sky130_fd_sc_hd__buf_12)
     1    0.026715    0.031529    0.139154    7.078331 v input46/X (sky130_fd_sc_hd__buf_12)
                                                         net46 (net)
                      0.031749    0.001753    7.080084 v hold86/A (sky130_fd_sc_hd__buf_12)
     8    0.190717    0.107285    0.166603    7.246687 v hold86/X (sky130_fd_sc_hd__buf_12)
                                                         net178 (net)
                      0.113423    0.018943    7.265630 v SRAM_0/BEN[10] (EF_SRAM_1024x32_wrapper)
                                              7.265630   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.062728    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.626723    0.008780    5.578780 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.062536    0.090185    0.311879    5.890659 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.090190    0.000587    5.891246 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.133663    0.147427    0.230599    6.121845 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.148782    0.011858    6.133702 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                  0.100000    6.233702   clock uncertainty
                                  0.000000    6.233702   clock reconvergence pessimism
                                  0.578350    6.812052   library hold time
                                              6.812052   data required time
---------------------------------------------------------------------------------------------
                                              6.812052   data required time
                                             -7.265630   data arrival time
---------------------------------------------------------------------------------------------
                                              0.453578   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  1.190000    5.840000 v input external delay
     1    0.003895    0.090000    0.000000    5.840000 v wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.090081    0.000038    5.840038 v hold87/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002135    0.049653    0.534009    6.374047 v hold87/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net179 (net)
                      0.049653    0.000019    6.374066 v hold85/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.009672    0.085054    0.564994    6.939060 v hold85/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net177 (net)
                      0.085054    0.000117    6.939178 v input46/A (sky130_fd_sc_hd__buf_12)
     1    0.026715    0.031529    0.139154    7.078331 v input46/X (sky130_fd_sc_hd__buf_12)
                                                         net46 (net)
                      0.031749    0.001753    7.080084 v hold86/A (sky130_fd_sc_hd__buf_12)
     8    0.190717    0.107285    0.166603    7.246687 v hold86/X (sky130_fd_sc_hd__buf_12)
                                                         net178 (net)
                      0.113625    0.019235    7.265922 v SRAM_0/BEN[9] (EF_SRAM_1024x32_wrapper)
                                              7.265922   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.062728    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.626723    0.008780    5.578780 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.062536    0.090185    0.311879    5.890659 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.090190    0.000587    5.891246 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.133663    0.147427    0.230599    6.121845 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.148782    0.011858    6.133702 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                  0.100000    6.233702   clock uncertainty
                                  0.000000    6.233702   clock reconvergence pessimism
                                  0.578303    6.812006   library hold time
                                              6.812006   data required time
---------------------------------------------------------------------------------------------
                                              6.812006   data required time
                                             -7.265922   data arrival time
---------------------------------------------------------------------------------------------
                                              0.453917   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  1.190000    5.840000 v input external delay
     1    0.003895    0.090000    0.000000    5.840000 v wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.090081    0.000038    5.840038 v hold87/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002135    0.049653    0.534009    6.374047 v hold87/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net179 (net)
                      0.049653    0.000019    6.374066 v hold85/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.009672    0.085054    0.564994    6.939060 v hold85/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net177 (net)
                      0.085054    0.000117    6.939178 v input46/A (sky130_fd_sc_hd__buf_12)
     1    0.026715    0.031529    0.139154    7.078331 v input46/X (sky130_fd_sc_hd__buf_12)
                                                         net46 (net)
                      0.031749    0.001753    7.080084 v hold86/A (sky130_fd_sc_hd__buf_12)
     8    0.190717    0.107285    0.166603    7.246687 v hold86/X (sky130_fd_sc_hd__buf_12)
                                                         net178 (net)
                      0.113737    0.019396    7.266083 v SRAM_0/BEN[8] (EF_SRAM_1024x32_wrapper)
                                              7.266083   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.062728    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.626723    0.008780    5.578780 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.062536    0.090185    0.311879    5.890659 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.090190    0.000587    5.891246 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.133663    0.147427    0.230599    6.121845 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.148782    0.011858    6.133702 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                  0.100000    6.233702   clock uncertainty
                                  0.000000    6.233702   clock reconvergence pessimism
                                  0.578277    6.811980   library hold time
                                              6.811980   data required time
---------------------------------------------------------------------------------------------
                                              6.811980   data required time
                                             -7.266083   data arrival time
---------------------------------------------------------------------------------------------
                                              0.454103   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  1.190000    5.840000 v input external delay
     1    0.004202    0.090000    0.000000    5.840000 v wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.090088    0.000042    5.840042 v hold90/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002545    0.051477    0.537550    6.377592 v hold90/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net182 (net)
                      0.051477    0.000027    6.377618 v hold88/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.009592    0.084708    0.565318    6.942936 v hold88/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net180 (net)
                      0.084708    0.000095    6.943031 v input45/A (sky130_fd_sc_hd__buf_12)
     1    0.022049    0.029566    0.136570    7.079602 v input45/X (sky130_fd_sc_hd__buf_12)
                                                         net45 (net)
                      0.029598    0.001447    7.081049 v hold89/A (sky130_fd_sc_hd__buf_12)
     8    0.215677    0.119993    0.157018    7.238067 v hold89/X (sky130_fd_sc_hd__buf_12)
                                                         net181 (net)
                      0.142103    0.037337    7.275404 v SRAM_0/BEN[7] (EF_SRAM_1024x32_wrapper)
                                              7.275404   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.062728    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.626723    0.008780    5.578780 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.062536    0.090185    0.311879    5.890659 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.090190    0.000587    5.891246 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.133663    0.147427    0.230599    6.121845 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.148782    0.011858    6.133702 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                  0.100000    6.233702   clock uncertainty
                                  0.000000    6.233702   clock reconvergence pessimism
                                  0.571685    6.805387   library hold time
                                              6.805387   data required time
---------------------------------------------------------------------------------------------
                                              6.805387   data required time
                                             -7.275404   data arrival time
---------------------------------------------------------------------------------------------
                                              0.470017   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  1.190000    5.840000 v input external delay
     1    0.004202    0.090000    0.000000    5.840000 v wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.090088    0.000042    5.840042 v hold90/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002545    0.051477    0.537550    6.377592 v hold90/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net182 (net)
                      0.051477    0.000027    6.377618 v hold88/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.009592    0.084708    0.565318    6.942936 v hold88/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net180 (net)
                      0.084708    0.000095    6.943031 v input45/A (sky130_fd_sc_hd__buf_12)
     1    0.022049    0.029566    0.136570    7.079602 v input45/X (sky130_fd_sc_hd__buf_12)
                                                         net45 (net)
                      0.029598    0.001447    7.081049 v hold89/A (sky130_fd_sc_hd__buf_12)
     8    0.215677    0.119993    0.157018    7.238067 v hold89/X (sky130_fd_sc_hd__buf_12)
                                                         net181 (net)
                      0.143356    0.038523    7.276590 v SRAM_0/BEN[6] (EF_SRAM_1024x32_wrapper)
                                              7.276590   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.062728    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.626723    0.008780    5.578780 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.062536    0.090185    0.311879    5.890659 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.090190    0.000587    5.891246 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.133663    0.147427    0.230599    6.121845 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.148782    0.011858    6.133702 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                  0.100000    6.233702   clock uncertainty
                                  0.000000    6.233702   clock reconvergence pessimism
                                  0.571393    6.805095   library hold time
                                              6.805095   data required time
---------------------------------------------------------------------------------------------
                                              6.805095   data required time
                                             -7.276590   data arrival time
---------------------------------------------------------------------------------------------
                                              0.471494   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  1.190000    5.840000 v input external delay
     1    0.004202    0.090000    0.000000    5.840000 v wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.090088    0.000042    5.840042 v hold90/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002545    0.051477    0.537550    6.377592 v hold90/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net182 (net)
                      0.051477    0.000027    6.377618 v hold88/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.009592    0.084708    0.565318    6.942936 v hold88/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net180 (net)
                      0.084708    0.000095    6.943031 v input45/A (sky130_fd_sc_hd__buf_12)
     1    0.022049    0.029566    0.136570    7.079602 v input45/X (sky130_fd_sc_hd__buf_12)
                                                         net45 (net)
                      0.029598    0.001447    7.081049 v hold89/A (sky130_fd_sc_hd__buf_12)
     8    0.215677    0.119993    0.157018    7.238067 v hold89/X (sky130_fd_sc_hd__buf_12)
                                                         net181 (net)
                      0.144523    0.039610    7.277677 v SRAM_0/BEN[5] (EF_SRAM_1024x32_wrapper)
                                              7.277677   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.062728    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.626723    0.008780    5.578780 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.062536    0.090185    0.311879    5.890659 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.090190    0.000587    5.891246 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.133663    0.147427    0.230599    6.121845 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.148782    0.011858    6.133702 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                  0.100000    6.233702   clock uncertainty
                                  0.000000    6.233702   clock reconvergence pessimism
                                  0.571122    6.804824   library hold time
                                              6.804824   data required time
---------------------------------------------------------------------------------------------
                                              6.804824   data required time
                                             -7.277677   data arrival time
---------------------------------------------------------------------------------------------
                                              0.472852   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  1.190000    5.840000 v input external delay
     1    0.004202    0.090000    0.000000    5.840000 v wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.090088    0.000042    5.840042 v hold90/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002545    0.051477    0.537550    6.377592 v hold90/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net182 (net)
                      0.051477    0.000027    6.377618 v hold88/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.009592    0.084708    0.565318    6.942936 v hold88/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net180 (net)
                      0.084708    0.000095    6.943031 v input45/A (sky130_fd_sc_hd__buf_12)
     1    0.022049    0.029566    0.136570    7.079602 v input45/X (sky130_fd_sc_hd__buf_12)
                                                         net45 (net)
                      0.029598    0.001447    7.081049 v hold89/A (sky130_fd_sc_hd__buf_12)
     8    0.215677    0.119993    0.157018    7.238067 v hold89/X (sky130_fd_sc_hd__buf_12)
                                                         net181 (net)
                      0.145410    0.040428    7.278494 v SRAM_0/BEN[4] (EF_SRAM_1024x32_wrapper)
                                              7.278494   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.062728    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.626723    0.008780    5.578780 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.062536    0.090185    0.311879    5.890659 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.090190    0.000587    5.891246 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.133663    0.147427    0.230599    6.121845 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.148782    0.011858    6.133702 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                  0.100000    6.233702   clock uncertainty
                                  0.000000    6.233702   clock reconvergence pessimism
                                  0.570916    6.804618   library hold time
                                              6.804618   data required time
---------------------------------------------------------------------------------------------
                                              6.804618   data required time
                                             -7.278494   data arrival time
---------------------------------------------------------------------------------------------
                                              0.473876   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  1.190000    5.840000 v input external delay
     1    0.004202    0.090000    0.000000    5.840000 v wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.090088    0.000042    5.840042 v hold90/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002545    0.051477    0.537550    6.377592 v hold90/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net182 (net)
                      0.051477    0.000027    6.377618 v hold88/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.009592    0.084708    0.565318    6.942936 v hold88/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net180 (net)
                      0.084708    0.000095    6.943031 v input45/A (sky130_fd_sc_hd__buf_12)
     1    0.022049    0.029566    0.136570    7.079602 v input45/X (sky130_fd_sc_hd__buf_12)
                                                         net45 (net)
                      0.029598    0.001447    7.081049 v hold89/A (sky130_fd_sc_hd__buf_12)
     8    0.215677    0.119993    0.157018    7.238067 v hold89/X (sky130_fd_sc_hd__buf_12)
                                                         net181 (net)
                      0.146684    0.041588    7.279655 v SRAM_0/BEN[3] (EF_SRAM_1024x32_wrapper)
                                              7.279655   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.062728    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.626723    0.008780    5.578780 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.062536    0.090185    0.311879    5.890659 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.090190    0.000587    5.891246 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.133663    0.147427    0.230599    6.121845 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.148782    0.011858    6.133702 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                  0.100000    6.233702   clock uncertainty
                                  0.000000    6.233702   clock reconvergence pessimism
                                  0.570620    6.804322   library hold time
                                              6.804322   data required time
---------------------------------------------------------------------------------------------
                                              6.804322   data required time
                                             -7.279655   data arrival time
---------------------------------------------------------------------------------------------
                                              0.475332   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  1.190000    5.840000 v input external delay
     1    0.004202    0.090000    0.000000    5.840000 v wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.090088    0.000042    5.840042 v hold90/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002545    0.051477    0.537550    6.377592 v hold90/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net182 (net)
                      0.051477    0.000027    6.377618 v hold88/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.009592    0.084708    0.565318    6.942936 v hold88/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net180 (net)
                      0.084708    0.000095    6.943031 v input45/A (sky130_fd_sc_hd__buf_12)
     1    0.022049    0.029566    0.136570    7.079602 v input45/X (sky130_fd_sc_hd__buf_12)
                                                         net45 (net)
                      0.029598    0.001447    7.081049 v hold89/A (sky130_fd_sc_hd__buf_12)
     8    0.215677    0.119993    0.157018    7.238067 v hold89/X (sky130_fd_sc_hd__buf_12)
                                                         net181 (net)
                      0.147589    0.042402    7.280469 v SRAM_0/BEN[2] (EF_SRAM_1024x32_wrapper)
                                              7.280469   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.062728    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.626723    0.008780    5.578780 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.062536    0.090185    0.311879    5.890659 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.090190    0.000587    5.891246 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.133663    0.147427    0.230599    6.121845 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.148782    0.011858    6.133702 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                  0.100000    6.233702   clock uncertainty
                                  0.000000    6.233702   clock reconvergence pessimism
                                  0.570410    6.804111   library hold time
                                              6.804111   data required time
---------------------------------------------------------------------------------------------
                                              6.804111   data required time
                                             -7.280469   data arrival time
---------------------------------------------------------------------------------------------
                                              0.476357   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  1.190000    5.840000 v input external delay
     1    0.004202    0.090000    0.000000    5.840000 v wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.090088    0.000042    5.840042 v hold90/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002545    0.051477    0.537550    6.377592 v hold90/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net182 (net)
                      0.051477    0.000027    6.377618 v hold88/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.009592    0.084708    0.565318    6.942936 v hold88/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net180 (net)
                      0.084708    0.000095    6.943031 v input45/A (sky130_fd_sc_hd__buf_12)
     1    0.022049    0.029566    0.136570    7.079602 v input45/X (sky130_fd_sc_hd__buf_12)
                                                         net45 (net)
                      0.029598    0.001447    7.081049 v hold89/A (sky130_fd_sc_hd__buf_12)
     8    0.215677    0.119993    0.157018    7.238067 v hold89/X (sky130_fd_sc_hd__buf_12)
                                                         net181 (net)
                      0.148500    0.043214    7.281281 v SRAM_0/BEN[1] (EF_SRAM_1024x32_wrapper)
                                              7.281281   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.062728    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.626723    0.008780    5.578780 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.062536    0.090185    0.311879    5.890659 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.090190    0.000587    5.891246 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.133663    0.147427    0.230599    6.121845 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.148782    0.011858    6.133702 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                  0.100000    6.233702   clock uncertainty
                                  0.000000    6.233702   clock reconvergence pessimism
                                  0.570198    6.803900   library hold time
                                              6.803900   data required time
---------------------------------------------------------------------------------------------
                                              6.803900   data required time
                                             -7.281281   data arrival time
---------------------------------------------------------------------------------------------
                                              0.477381   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  1.190000    5.840000 v input external delay
     1    0.004202    0.090000    0.000000    5.840000 v wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.090088    0.000042    5.840042 v hold90/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002545    0.051477    0.537550    6.377592 v hold90/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net182 (net)
                      0.051477    0.000027    6.377618 v hold88/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.009592    0.084708    0.565318    6.942936 v hold88/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net180 (net)
                      0.084708    0.000095    6.943031 v input45/A (sky130_fd_sc_hd__buf_12)
     1    0.022049    0.029566    0.136570    7.079602 v input45/X (sky130_fd_sc_hd__buf_12)
                                                         net45 (net)
                      0.029598    0.001447    7.081049 v hold89/A (sky130_fd_sc_hd__buf_12)
     8    0.215677    0.119993    0.157018    7.238067 v hold89/X (sky130_fd_sc_hd__buf_12)
                                                         net181 (net)
                      0.148678    0.043372    7.281438 v SRAM_0/BEN[0] (EF_SRAM_1024x32_wrapper)
                                              7.281438   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.062728    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.626723    0.008780    5.578780 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.062536    0.090185    0.311879    5.890659 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.090190    0.000587    5.891246 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.133663    0.147427    0.230599    6.121845 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.148782    0.011858    6.133702 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                  0.100000    6.233702   clock uncertainty
                                  0.000000    6.233702   clock reconvergence pessimism
                                  0.570157    6.803859   library hold time
                                              6.803859   data required time
---------------------------------------------------------------------------------------------
                                              6.803859   data required time
                                             -7.281438   data arrival time
---------------------------------------------------------------------------------------------
                                              0.477579   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  1.190000    5.840000 v input external delay
     1    0.002887    0.090000    0.000000    5.840000 v wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.090041    0.000020    5.840020 v hold93/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002060    0.049296    0.533342    6.373362 v hold93/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net185 (net)
                      0.049296    0.000019    6.373381 v hold91/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.010733    0.089558    0.569532    6.942913 v hold91/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net183 (net)
                      0.089558    0.000164    6.943077 v input47/A (sky130_fd_sc_hd__buf_12)
     1    0.059347    0.045511    0.154195    7.097272 v input47/X (sky130_fd_sc_hd__buf_12)
                                                         net47 (net)
                      0.049825    0.010056    7.107328 v hold92/A (sky130_fd_sc_hd__buf_12)
     8    0.191491    0.107966    0.171573    7.278901 v hold92/X (sky130_fd_sc_hd__buf_12)
                                                         net184 (net)
                      0.113392    0.017910    7.296811 v SRAM_0/BEN[16] (EF_SRAM_1024x32_wrapper)
                                              7.296811   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.062728    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.626723    0.008780    5.578780 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.062536    0.090185    0.311879    5.890659 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.090190    0.000587    5.891246 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.133663    0.147427    0.230599    6.121845 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.148782    0.011858    6.133702 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                  0.100000    6.233702   clock uncertainty
                                  0.000000    6.233702   clock reconvergence pessimism
                                  0.578358    6.812059   library hold time
                                              6.812059   data required time
---------------------------------------------------------------------------------------------
                                              6.812059   data required time
                                             -7.296811   data arrival time
---------------------------------------------------------------------------------------------
                                              0.484751   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  1.190000    5.840000 v input external delay
     1    0.002952    0.090000    0.000000    5.840000 v wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.090044    0.000021    5.840021 v hold96/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.001731    0.047678    0.530511    6.370532 v hold96/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net188 (net)
                      0.047678    0.000013    6.370545 v hold94/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.010453    0.088368    0.567699    6.938244 v hold94/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net186 (net)
                      0.088368    0.000164    6.938409 v input48/A (sky130_fd_sc_hd__buf_12)
     1    0.062809    0.047030    0.154866    7.093275 v input48/X (sky130_fd_sc_hd__buf_12)
                                                         net48 (net)
                      0.051746    0.010717    7.103992 v hold95/A (sky130_fd_sc_hd__buf_12)
     8    0.195110    0.110353    0.169079    7.273070 v hold95/X (sky130_fd_sc_hd__buf_12)
                                                         net187 (net)
                      0.119951    0.023502    7.296572 v SRAM_0/BEN[24] (EF_SRAM_1024x32_wrapper)
                                              7.296572   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.062728    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.626723    0.008780    5.578780 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.062536    0.090185    0.311879    5.890659 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.090190    0.000587    5.891246 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.133663    0.147427    0.230599    6.121845 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.148782    0.011858    6.133702 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                  0.100000    6.233702   clock uncertainty
                                  0.000000    6.233702   clock reconvergence pessimism
                                  0.576833    6.810535   library hold time
                                              6.810535   data required time
---------------------------------------------------------------------------------------------
                                              6.810535   data required time
                                             -7.296572   data arrival time
---------------------------------------------------------------------------------------------
                                              0.486037   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  1.190000    5.840000 v input external delay
     1    0.002887    0.090000    0.000000    5.840000 v wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.090041    0.000020    5.840020 v hold93/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002060    0.049296    0.533342    6.373362 v hold93/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net185 (net)
                      0.049296    0.000019    6.373381 v hold91/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.010733    0.089558    0.569532    6.942913 v hold91/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net183 (net)
                      0.089558    0.000164    6.943077 v input47/A (sky130_fd_sc_hd__buf_12)
     1    0.059347    0.045511    0.154195    7.097272 v input47/X (sky130_fd_sc_hd__buf_12)
                                                         net47 (net)
                      0.049825    0.010056    7.107328 v hold92/A (sky130_fd_sc_hd__buf_12)
     8    0.191491    0.107966    0.171573    7.278901 v hold92/X (sky130_fd_sc_hd__buf_12)
                                                         net184 (net)
                      0.114296    0.019222    7.298124 v SRAM_0/BEN[17] (EF_SRAM_1024x32_wrapper)
                                              7.298124   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.062728    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.626723    0.008780    5.578780 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.062536    0.090185    0.311879    5.890659 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.090190    0.000587    5.891246 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.133663    0.147427    0.230599    6.121845 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.148782    0.011858    6.133702 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                  0.100000    6.233702   clock uncertainty
                                  0.000000    6.233702   clock reconvergence pessimism
                                  0.578147    6.811850   library hold time
                                              6.811850   data required time
---------------------------------------------------------------------------------------------
                                              6.811850   data required time
                                             -7.298124   data arrival time
---------------------------------------------------------------------------------------------
                                              0.486274   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  1.190000    5.840000 v input external delay
     1    0.002887    0.090000    0.000000    5.840000 v wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.090041    0.000020    5.840020 v hold93/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002060    0.049296    0.533342    6.373362 v hold93/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net185 (net)
                      0.049296    0.000019    6.373381 v hold91/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.010733    0.089558    0.569532    6.942913 v hold91/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net183 (net)
                      0.089558    0.000164    6.943077 v input47/A (sky130_fd_sc_hd__buf_12)
     1    0.059347    0.045511    0.154195    7.097272 v input47/X (sky130_fd_sc_hd__buf_12)
                                                         net47 (net)
                      0.049825    0.010056    7.107328 v hold92/A (sky130_fd_sc_hd__buf_12)
     8    0.191491    0.107966    0.171573    7.278901 v hold92/X (sky130_fd_sc_hd__buf_12)
                                                         net184 (net)
                      0.114925    0.020084    7.298985 v SRAM_0/BEN[18] (EF_SRAM_1024x32_wrapper)
                                              7.298985   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.062728    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.626723    0.008780    5.578780 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.062536    0.090185    0.311879    5.890659 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.090190    0.000587    5.891246 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.133663    0.147427    0.230599    6.121845 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.148782    0.011858    6.133702 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                  0.100000    6.233702   clock uncertainty
                                  0.000000    6.233702   clock reconvergence pessimism
                                  0.578001    6.811703   library hold time
                                              6.811703   data required time
---------------------------------------------------------------------------------------------
                                              6.811703   data required time
                                             -7.298985   data arrival time
---------------------------------------------------------------------------------------------
                                              0.487282   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  1.190000    5.840000 v input external delay
     1    0.002952    0.090000    0.000000    5.840000 v wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.090044    0.000021    5.840021 v hold96/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.001731    0.047678    0.530511    6.370532 v hold96/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net188 (net)
                      0.047678    0.000013    6.370545 v hold94/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.010453    0.088368    0.567699    6.938244 v hold94/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net186 (net)
                      0.088368    0.000164    6.938409 v input48/A (sky130_fd_sc_hd__buf_12)
     1    0.062809    0.047030    0.154866    7.093275 v input48/X (sky130_fd_sc_hd__buf_12)
                                                         net48 (net)
                      0.051746    0.010717    7.103992 v hold95/A (sky130_fd_sc_hd__buf_12)
     8    0.195110    0.110353    0.169079    7.273070 v hold95/X (sky130_fd_sc_hd__buf_12)
                                                         net187 (net)
                      0.121107    0.024869    7.297939 v SRAM_0/BEN[25] (EF_SRAM_1024x32_wrapper)
                                              7.297939   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.062728    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.626723    0.008780    5.578780 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.062536    0.090185    0.311879    5.890659 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.090190    0.000587    5.891246 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.133663    0.147427    0.230599    6.121845 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.148782    0.011858    6.133702 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                  0.100000    6.233702   clock uncertainty
                                  0.000000    6.233702   clock reconvergence pessimism
                                  0.576564    6.810267   library hold time
                                              6.810267   data required time
---------------------------------------------------------------------------------------------
                                              6.810267   data required time
                                             -7.297939   data arrival time
---------------------------------------------------------------------------------------------
                                              0.487672   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  1.190000    5.840000 v input external delay
     1    0.002887    0.090000    0.000000    5.840000 v wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.090041    0.000020    5.840020 v hold93/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002060    0.049296    0.533342    6.373362 v hold93/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net185 (net)
                      0.049296    0.000019    6.373381 v hold91/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.010733    0.089558    0.569532    6.942913 v hold91/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net183 (net)
                      0.089558    0.000164    6.943077 v input47/A (sky130_fd_sc_hd__buf_12)
     1    0.059347    0.045511    0.154195    7.097272 v input47/X (sky130_fd_sc_hd__buf_12)
                                                         net47 (net)
                      0.049825    0.010056    7.107328 v hold92/A (sky130_fd_sc_hd__buf_12)
     8    0.191491    0.107966    0.171573    7.278901 v hold92/X (sky130_fd_sc_hd__buf_12)
                                                         net184 (net)
                      0.115551    0.020910    7.299812 v SRAM_0/BEN[19] (EF_SRAM_1024x32_wrapper)
                                              7.299812   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.062728    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.626723    0.008780    5.578780 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.062536    0.090185    0.311879    5.890659 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.090190    0.000587    5.891246 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.133663    0.147427    0.230599    6.121845 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.148782    0.011858    6.133702 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                  0.100000    6.233702   clock uncertainty
                                  0.000000    6.233702   clock reconvergence pessimism
                                  0.577856    6.811558   library hold time
                                              6.811558   data required time
---------------------------------------------------------------------------------------------
                                              6.811558   data required time
                                             -7.299812   data arrival time
---------------------------------------------------------------------------------------------
                                              0.488254   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  1.190000    5.840000 v input external delay
     1    0.002952    0.090000    0.000000    5.840000 v wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.090044    0.000021    5.840021 v hold96/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.001731    0.047678    0.530511    6.370532 v hold96/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net188 (net)
                      0.047678    0.000013    6.370545 v hold94/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.010453    0.088368    0.567699    6.938244 v hold94/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net186 (net)
                      0.088368    0.000164    6.938409 v input48/A (sky130_fd_sc_hd__buf_12)
     1    0.062809    0.047030    0.154866    7.093275 v input48/X (sky130_fd_sc_hd__buf_12)
                                                         net48 (net)
                      0.051746    0.010717    7.103992 v hold95/A (sky130_fd_sc_hd__buf_12)
     8    0.195110    0.110353    0.169079    7.273070 v hold95/X (sky130_fd_sc_hd__buf_12)
                                                         net187 (net)
                      0.121888    0.025768    7.298838 v SRAM_0/BEN[26] (EF_SRAM_1024x32_wrapper)
                                              7.298838   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.062728    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.626723    0.008780    5.578780 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.062536    0.090185    0.311879    5.890659 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.090190    0.000587    5.891246 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.133663    0.147427    0.230599    6.121845 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.148782    0.011858    6.133702 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                  0.100000    6.233702   clock uncertainty
                                  0.000000    6.233702   clock reconvergence pessimism
                                  0.576383    6.810085   library hold time
                                              6.810085   data required time
---------------------------------------------------------------------------------------------
                                              6.810085   data required time
                                             -7.298838   data arrival time
---------------------------------------------------------------------------------------------
                                              0.488753   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  1.190000    5.840000 v input external delay
     1    0.002887    0.090000    0.000000    5.840000 v wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.090041    0.000020    5.840020 v hold93/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002060    0.049296    0.533342    6.373362 v hold93/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net185 (net)
                      0.049296    0.000019    6.373381 v hold91/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.010733    0.089558    0.569532    6.942913 v hold91/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net183 (net)
                      0.089558    0.000164    6.943077 v input47/A (sky130_fd_sc_hd__buf_12)
     1    0.059347    0.045511    0.154195    7.097272 v input47/X (sky130_fd_sc_hd__buf_12)
                                                         net47 (net)
                      0.049825    0.010056    7.107328 v hold92/A (sky130_fd_sc_hd__buf_12)
     8    0.191491    0.107966    0.171573    7.278901 v hold92/X (sky130_fd_sc_hd__buf_12)
                                                         net184 (net)
                      0.116028    0.021525    7.300426 v SRAM_0/BEN[20] (EF_SRAM_1024x32_wrapper)
                                              7.300426   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.062728    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.626723    0.008780    5.578780 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.062536    0.090185    0.311879    5.890659 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.090190    0.000587    5.891246 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.133663    0.147427    0.230599    6.121845 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.148782    0.011858    6.133702 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                  0.100000    6.233702   clock uncertainty
                                  0.000000    6.233702   clock reconvergence pessimism
                                  0.577745    6.811447   library hold time
                                              6.811447   data required time
---------------------------------------------------------------------------------------------
                                              6.811447   data required time
                                             -7.300426   data arrival time
---------------------------------------------------------------------------------------------
                                              0.488979   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  1.190000    5.840000 v input external delay
     1    0.002887    0.090000    0.000000    5.840000 v wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.090041    0.000020    5.840020 v hold93/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002060    0.049296    0.533342    6.373362 v hold93/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net185 (net)
                      0.049296    0.000019    6.373381 v hold91/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.010733    0.089558    0.569532    6.942913 v hold91/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net183 (net)
                      0.089558    0.000164    6.943077 v input47/A (sky130_fd_sc_hd__buf_12)
     1    0.059347    0.045511    0.154195    7.097272 v input47/X (sky130_fd_sc_hd__buf_12)
                                                         net47 (net)
                      0.049825    0.010056    7.107328 v hold92/A (sky130_fd_sc_hd__buf_12)
     8    0.191491    0.107966    0.171573    7.278901 v hold92/X (sky130_fd_sc_hd__buf_12)
                                                         net184 (net)
                      0.116342    0.021925    7.300827 v SRAM_0/BEN[21] (EF_SRAM_1024x32_wrapper)
                                              7.300827   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.062728    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.626723    0.008780    5.578780 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.062536    0.090185    0.311879    5.890659 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.090190    0.000587    5.891246 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.133663    0.147427    0.230599    6.121845 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.148782    0.011858    6.133702 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                  0.100000    6.233702   clock uncertainty
                                  0.000000    6.233702   clock reconvergence pessimism
                                  0.577672    6.811374   library hold time
                                              6.811374   data required time
---------------------------------------------------------------------------------------------
                                              6.811374   data required time
                                             -7.300827   data arrival time
---------------------------------------------------------------------------------------------
                                              0.489452   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  1.190000    5.840000 v input external delay
     1    0.002952    0.090000    0.000000    5.840000 v wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.090044    0.000021    5.840021 v hold96/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.001731    0.047678    0.530511    6.370532 v hold96/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net188 (net)
                      0.047678    0.000013    6.370545 v hold94/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.010453    0.088368    0.567699    6.938244 v hold94/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net186 (net)
                      0.088368    0.000164    6.938409 v input48/A (sky130_fd_sc_hd__buf_12)
     1    0.062809    0.047030    0.154866    7.093275 v input48/X (sky130_fd_sc_hd__buf_12)
                                                         net48 (net)
                      0.051746    0.010717    7.103992 v hold95/A (sky130_fd_sc_hd__buf_12)
     8    0.195110    0.110353    0.169079    7.273070 v hold95/X (sky130_fd_sc_hd__buf_12)
                                                         net187 (net)
                      0.122519    0.026483    7.299553 v SRAM_0/BEN[27] (EF_SRAM_1024x32_wrapper)
                                              7.299553   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.062728    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.626723    0.008780    5.578780 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.062536    0.090185    0.311879    5.890659 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.090190    0.000587    5.891246 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.133663    0.147427    0.230599    6.121845 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.148782    0.011858    6.133702 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                  0.100000    6.233702   clock uncertainty
                                  0.000000    6.233702   clock reconvergence pessimism
                                  0.576236    6.809938   library hold time
                                              6.809938   data required time
---------------------------------------------------------------------------------------------
                                              6.809938   data required time
                                             -7.299553   data arrival time
---------------------------------------------------------------------------------------------
                                              0.489615   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  1.190000    5.840000 v input external delay
     1    0.002887    0.090000    0.000000    5.840000 v wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.090041    0.000020    5.840020 v hold93/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002060    0.049296    0.533342    6.373362 v hold93/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net185 (net)
                      0.049296    0.000019    6.373381 v hold91/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.010733    0.089558    0.569532    6.942913 v hold91/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net183 (net)
                      0.089558    0.000164    6.943077 v input47/A (sky130_fd_sc_hd__buf_12)
     1    0.059347    0.045511    0.154195    7.097272 v input47/X (sky130_fd_sc_hd__buf_12)
                                                         net47 (net)
                      0.049825    0.010056    7.107328 v hold92/A (sky130_fd_sc_hd__buf_12)
     8    0.191491    0.107966    0.171573    7.278901 v hold92/X (sky130_fd_sc_hd__buf_12)
                                                         net184 (net)
                      0.116581    0.022225    7.301126 v SRAM_0/BEN[22] (EF_SRAM_1024x32_wrapper)
                                              7.301126   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.062728    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.626723    0.008780    5.578780 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.062536    0.090185    0.311879    5.890659 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.090190    0.000587    5.891246 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.133663    0.147427    0.230599    6.121845 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.148782    0.011858    6.133702 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                  0.100000    6.233702   clock uncertainty
                                  0.000000    6.233702   clock reconvergence pessimism
                                  0.577616    6.811319   library hold time
                                              6.811319   data required time
---------------------------------------------------------------------------------------------
                                              6.811319   data required time
                                             -7.301126   data arrival time
---------------------------------------------------------------------------------------------
                                              0.489808   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  1.190000    5.840000 v input external delay
     1    0.002887    0.090000    0.000000    5.840000 v wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.090041    0.000020    5.840020 v hold93/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002060    0.049296    0.533342    6.373362 v hold93/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net185 (net)
                      0.049296    0.000019    6.373381 v hold91/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.010733    0.089558    0.569532    6.942913 v hold91/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net183 (net)
                      0.089558    0.000164    6.943077 v input47/A (sky130_fd_sc_hd__buf_12)
     1    0.059347    0.045511    0.154195    7.097272 v input47/X (sky130_fd_sc_hd__buf_12)
                                                         net47 (net)
                      0.049825    0.010056    7.107328 v hold92/A (sky130_fd_sc_hd__buf_12)
     8    0.191491    0.107966    0.171573    7.278901 v hold92/X (sky130_fd_sc_hd__buf_12)
                                                         net184 (net)
                      0.116700    0.022375    7.301276 v SRAM_0/BEN[23] (EF_SRAM_1024x32_wrapper)
                                              7.301276   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.062728    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.626723    0.008780    5.578780 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.062536    0.090185    0.311879    5.890659 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.090190    0.000587    5.891246 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.133663    0.147427    0.230599    6.121845 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.148782    0.011858    6.133702 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                  0.100000    6.233702   clock uncertainty
                                  0.000000    6.233702   clock reconvergence pessimism
                                  0.577589    6.811291   library hold time
                                              6.811291   data required time
---------------------------------------------------------------------------------------------
                                              6.811291   data required time
                                             -7.301276   data arrival time
---------------------------------------------------------------------------------------------
                                              0.489985   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  1.190000    5.840000 v input external delay
     1    0.002952    0.090000    0.000000    5.840000 v wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.090044    0.000021    5.840021 v hold96/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.001731    0.047678    0.530511    6.370532 v hold96/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net188 (net)
                      0.047678    0.000013    6.370545 v hold94/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.010453    0.088368    0.567699    6.938244 v hold94/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net186 (net)
                      0.088368    0.000164    6.938409 v input48/A (sky130_fd_sc_hd__buf_12)
     1    0.062809    0.047030    0.154866    7.093275 v input48/X (sky130_fd_sc_hd__buf_12)
                                                         net48 (net)
                      0.051746    0.010717    7.103992 v hold95/A (sky130_fd_sc_hd__buf_12)
     8    0.195110    0.110353    0.169079    7.273070 v hold95/X (sky130_fd_sc_hd__buf_12)
                                                         net187 (net)
                      0.123136    0.027172    7.300242 v SRAM_0/BEN[28] (EF_SRAM_1024x32_wrapper)
                                              7.300242   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.062728    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.626723    0.008780    5.578780 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.062536    0.090185    0.311879    5.890659 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.090190    0.000587    5.891246 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.133663    0.147427    0.230599    6.121845 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.148782    0.011858    6.133702 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                  0.100000    6.233702   clock uncertainty
                                  0.000000    6.233702   clock reconvergence pessimism
                                  0.576093    6.809795   library hold time
                                              6.809795   data required time
---------------------------------------------------------------------------------------------
                                              6.809795   data required time
                                             -7.300242   data arrival time
---------------------------------------------------------------------------------------------
                                              0.490447   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  1.190000    5.840000 v input external delay
     1    0.002952    0.090000    0.000000    5.840000 v wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.090044    0.000021    5.840021 v hold96/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.001731    0.047678    0.530511    6.370532 v hold96/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net188 (net)
                      0.047678    0.000013    6.370545 v hold94/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.010453    0.088368    0.567699    6.938244 v hold94/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net186 (net)
                      0.088368    0.000164    6.938409 v input48/A (sky130_fd_sc_hd__buf_12)
     1    0.062809    0.047030    0.154866    7.093275 v input48/X (sky130_fd_sc_hd__buf_12)
                                                         net48 (net)
                      0.051746    0.010717    7.103992 v hold95/A (sky130_fd_sc_hd__buf_12)
     8    0.195110    0.110353    0.169079    7.273070 v hold95/X (sky130_fd_sc_hd__buf_12)
                                                         net187 (net)
                      0.123555    0.027633    7.300704 v SRAM_0/BEN[29] (EF_SRAM_1024x32_wrapper)
                                              7.300704   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.062728    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.626723    0.008780    5.578780 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.062536    0.090185    0.311879    5.890659 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.090190    0.000587    5.891246 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.133663    0.147427    0.230599    6.121845 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.148782    0.011858    6.133702 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                  0.100000    6.233702   clock uncertainty
                                  0.000000    6.233702   clock reconvergence pessimism
                                  0.575995    6.809698   library hold time
                                              6.809698   data required time
---------------------------------------------------------------------------------------------
                                              6.809698   data required time
                                             -7.300704   data arrival time
---------------------------------------------------------------------------------------------
                                              0.491006   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  1.190000    5.840000 v input external delay
     1    0.002952    0.090000    0.000000    5.840000 v wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.090044    0.000021    5.840021 v hold96/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.001731    0.047678    0.530511    6.370532 v hold96/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net188 (net)
                      0.047678    0.000013    6.370545 v hold94/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.010453    0.088368    0.567699    6.938244 v hold94/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net186 (net)
                      0.088368    0.000164    6.938409 v input48/A (sky130_fd_sc_hd__buf_12)
     1    0.062809    0.047030    0.154866    7.093275 v input48/X (sky130_fd_sc_hd__buf_12)
                                                         net48 (net)
                      0.051746    0.010717    7.103992 v hold95/A (sky130_fd_sc_hd__buf_12)
     8    0.195110    0.110353    0.169079    7.273070 v hold95/X (sky130_fd_sc_hd__buf_12)
                                                         net187 (net)
                      0.123820    0.027923    7.300994 v SRAM_0/BEN[30] (EF_SRAM_1024x32_wrapper)
                                              7.300994   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.062728    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.626723    0.008780    5.578780 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.062536    0.090185    0.311879    5.890659 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.090190    0.000587    5.891246 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.133663    0.147427    0.230599    6.121845 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.148782    0.011858    6.133702 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                  0.100000    6.233702   clock uncertainty
                                  0.000000    6.233702   clock reconvergence pessimism
                                  0.575934    6.809636   library hold time
                                              6.809636   data required time
---------------------------------------------------------------------------------------------
                                              6.809636   data required time
                                             -7.300994   data arrival time
---------------------------------------------------------------------------------------------
                                              0.491358   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  1.190000    5.840000 v input external delay
     1    0.002952    0.090000    0.000000    5.840000 v wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.090044    0.000021    5.840021 v hold96/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.001731    0.047678    0.530511    6.370532 v hold96/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net188 (net)
                      0.047678    0.000013    6.370545 v hold94/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.010453    0.088368    0.567699    6.938244 v hold94/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net186 (net)
                      0.088368    0.000164    6.938409 v input48/A (sky130_fd_sc_hd__buf_12)
     1    0.062809    0.047030    0.154866    7.093275 v input48/X (sky130_fd_sc_hd__buf_12)
                                                         net48 (net)
                      0.051746    0.010717    7.103992 v hold95/A (sky130_fd_sc_hd__buf_12)
     8    0.195110    0.110353    0.169079    7.273070 v hold95/X (sky130_fd_sc_hd__buf_12)
                                                         net187 (net)
                      0.123959    0.028075    7.301146 v SRAM_0/BEN[31] (EF_SRAM_1024x32_wrapper)
                                              7.301146   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.062728    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.626723    0.008780    5.578780 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.062536    0.090185    0.311879    5.890659 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.090190    0.000587    5.891246 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.133663    0.147427    0.230599    6.121845 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.148782    0.011858    6.133702 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                  0.100000    6.233702   clock uncertainty
                                  0.000000    6.233702   clock reconvergence pessimism
                                  0.575902    6.809604   library hold time
                                              6.809604   data required time
---------------------------------------------------------------------------------------------
                                              6.809604   data required time
                                             -7.301146   data arrival time
---------------------------------------------------------------------------------------------
                                              0.491542   slack (MET)


Startpoint: _6_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _6_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock source latency
     1    0.062728    0.610000    0.000000    4.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.626723    0.007943    4.657944 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.062536    0.090185    0.282177    4.940120 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.090971    0.006215    4.946334 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.012603    0.035606    0.128407    5.074742 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.035607    0.000575    5.075317 ^ _6_/CLK (sky130_fd_sc_hd__dfrtp_1)
     2    0.014370    0.136068    0.366765    5.442082 ^ _6_/Q (sky130_fd_sc_hd__dfrtp_1)
                                                         net51 (net)
                      0.136068    0.000109    5.442191 ^ _5_/A_N (sky130_fd_sc_hd__and3b_1)
     1    0.003277    0.035727    0.183619    5.625810 v _5_/X (sky130_fd_sc_hd__and3b_1)
                                                         _0_ (net)
                      0.035727    0.000041    5.625851 v _6_/D (sky130_fd_sc_hd__dfrtp_1)
                                              5.625851   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.062728    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.626723    0.008780    5.578780 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.062536    0.090185    0.311879    5.890659 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.090971    0.006869    5.897528 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.012603    0.035606    0.141923    6.039451 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.035607    0.000635    6.040087 ^ _6_/CLK (sky130_fd_sc_hd__dfrtp_1)
                                  0.100000    6.140087   clock uncertainty
                                 -0.964710    5.175377   clock reconvergence pessimism
                                 -0.044143    5.131235   library hold time
                                              5.131235   data required time
---------------------------------------------------------------------------------------------
                                              5.131235   data required time
                                             -5.625851   data arrival time
---------------------------------------------------------------------------------------------
                                              0.494616   slack (MET)


Startpoint: wbs_we_i (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  1.650000    6.300000 v input external delay
     1    0.003373    0.090000    0.000000    6.300000 v wbs_we_i (in)
                                                         wbs_we_i (net)
                      0.090049    0.000024    6.300024 v hold98/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.003021    0.054401    0.541629    6.841653 v hold98/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net190 (net)
                      0.054401    0.000037    6.841690 v input50/A (sky130_fd_sc_hd__dlymetal6s2s_1)
     1    0.017791    0.100158    0.185557    7.027247 v input50/X (sky130_fd_sc_hd__dlymetal6s2s_1)
                                                         net50 (net)
                      0.100162    0.000751    7.027998 v _2_/A (sky130_fd_sc_hd__clkinv_4)
     1    0.072426    0.142092    0.144894    7.172893 ^ _2_/Y (sky130_fd_sc_hd__clkinv_4)
                                                         ram_controller.R_WB (net)
                      0.142156    0.002352    7.175245 ^ SRAM_0/R_WB (EF_SRAM_1024x32_wrapper)
                                              7.175245   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.062728    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.626723    0.008780    5.578780 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.062536    0.090185    0.311879    5.890659 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.090190    0.000587    5.891246 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.133663    0.147427    0.230599    6.121845 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.148782    0.011858    6.133702 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                  0.100000    6.233702   clock uncertainty
                                  0.000000    6.233702   clock reconvergence pessimism
                                  0.298620    6.532322   library hold time
                                              6.532322   data required time
---------------------------------------------------------------------------------------------
                                              6.532322   data required time
                                             -7.175245   data arrival time
---------------------------------------------------------------------------------------------
                                              0.642922   slack (MET)


Startpoint: wbs_dat_i[15] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  1.040000    5.690000 v input external delay
     1    0.003313    0.070000    0.000000    5.690000 v wbs_dat_i[15] (in)
                                                         wbs_dat_i[15] (net)
                      0.070052    0.000025    5.690025 v hold99/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.001949    0.048722    0.523745    6.213770 v hold99/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net191 (net)
                      0.048722    0.000016    6.213787 v hold1/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.001741    0.048559    0.513014    6.726800 v hold1/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net93 (net)
                      0.048559    0.000006    6.726807 v input19/A (sky130_fd_sc_hd__buf_2)
     1    0.009469    0.038228    0.126863    6.853669 v input19/X (sky130_fd_sc_hd__buf_2)
                                                         net19 (net)
                      0.038230    0.000322    6.853991 v hold2/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.029553    0.169302    0.641946    7.495937 v hold2/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net94 (net)
                      0.169311    0.001353    7.497290 v SRAM_0/DI[15] (EF_SRAM_1024x32_wrapper)
                                              7.497290   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.062728    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.626723    0.008780    5.578780 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.062536    0.090185    0.311879    5.890659 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.090190    0.000587    5.891246 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.133663    0.147427    0.230599    6.121845 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.148782    0.011858    6.133702 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                  0.100000    6.233702   clock uncertainty
                                  0.000000    6.233702   clock reconvergence pessimism
                                  0.575407    6.809110   library hold time
                                              6.809110   data required time
---------------------------------------------------------------------------------------------
                                              6.809110   data required time
                                             -7.497290   data arrival time
---------------------------------------------------------------------------------------------
                                              0.688181   slack (MET)


Startpoint: wbs_dat_i[12] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  1.040000    5.690000 v input external delay
     1    0.002904    0.070000    0.000000    5.690000 v wbs_dat_i[12] (in)
                                                         wbs_dat_i[12] (net)
                      0.070037    0.000018    5.690018 v hold102/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002155    0.049692    0.525523    6.215541 v hold102/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net194 (net)
                      0.049692    0.000019    6.215560 v hold31/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002745    0.052647    0.522038    6.737597 v hold31/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net123 (net)
                      0.052647    0.000032    6.737629 v input16/A (sky130_fd_sc_hd__buf_2)
     1    0.008494    0.035942    0.126219    6.863848 v input16/X (sky130_fd_sc_hd__buf_2)
                                                         net16 (net)
                      0.035944    0.000282    6.864130 v hold32/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.038128    0.206750    0.670252    7.534382 v hold32/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net124 (net)
                      0.206795    0.002818    7.537200 v SRAM_0/DI[12] (EF_SRAM_1024x32_wrapper)
                                              7.537200   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.062728    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.626723    0.008780    5.578780 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.062536    0.090185    0.311879    5.890659 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.090190    0.000587    5.891246 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.133663    0.147427    0.230599    6.121845 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.148782    0.011858    6.133702 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                  0.100000    6.233702   clock uncertainty
                                  0.000000    6.233702   clock reconvergence pessimism
                                  0.565506    6.799209   library hold time
                                              6.799209   data required time
---------------------------------------------------------------------------------------------
                                              6.799209   data required time
                                             -7.537200   data arrival time
---------------------------------------------------------------------------------------------
                                              0.737992   slack (MET)


Startpoint: wbs_dat_i[11] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  1.040000    5.690000 v input external delay
     1    0.002600    0.070000    0.000000    5.690000 v wbs_dat_i[11] (in)
                                                         wbs_dat_i[11] (net)
                      0.070030    0.000015    5.690015 v hold103/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002334    0.050339    0.527062    6.217077 v hold103/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net195 (net)
                      0.050339    0.000023    6.217100 v hold37/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.001746    0.048576    0.513653    6.730752 v hold37/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net129 (net)
                      0.048576    0.000006    6.730758 v input15/A (sky130_fd_sc_hd__buf_2)
     1    0.013409    0.045766    0.135794    6.866551 v input15/X (sky130_fd_sc_hd__buf_2)
                                                         net15 (net)
                      0.045773    0.000556    6.867108 v hold38/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.038433    0.208231    0.674693    7.541801 v hold38/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net130 (net)
                      0.208292    0.003223    7.545024 v SRAM_0/DI[11] (EF_SRAM_1024x32_wrapper)
                                              7.545024   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.062728    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.626723    0.008780    5.578780 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.062536    0.090185    0.311879    5.890659 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.090190    0.000587    5.891246 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.133663    0.147427    0.230599    6.121845 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.148782    0.011858    6.133702 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                  0.100000    6.233702   clock uncertainty
                                  0.000000    6.233702   clock reconvergence pessimism
                                  0.565111    6.798813   library hold time
                                              6.798813   data required time
---------------------------------------------------------------------------------------------
                                              6.798813   data required time
                                             -7.545024   data arrival time
---------------------------------------------------------------------------------------------
                                              0.746211   slack (MET)


Startpoint: wbs_dat_i[13] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  1.040000    5.690000 v input external delay
     1    0.002882    0.070000    0.000000    5.690000 v wbs_dat_i[13] (in)
                                                         wbs_dat_i[13] (net)
                      0.070040    0.000019    5.690019 v hold101/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.001934    0.048651    0.523617    6.213635 v hold101/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net193 (net)
                      0.048651    0.000016    6.213652 v hold19/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002015    0.050186    0.515354    6.729006 v hold19/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net111 (net)
                      0.050186    0.000009    6.729015 v input17/A (sky130_fd_sc_hd__buf_2)
     1    0.010209    0.040025    0.129251    6.858267 v input17/X (sky130_fd_sc_hd__buf_2)
                                                         net17 (net)
                      0.040029    0.000397    6.858664 v hold20/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.043211    0.229154    0.689078    7.547741 v hold20/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net112 (net)
                      0.229233    0.003813    7.551554 v SRAM_0/DI[13] (EF_SRAM_1024x32_wrapper)
                                              7.551554   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.062728    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.626723    0.008780    5.578780 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.062536    0.090185    0.311879    5.890659 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.090190    0.000587    5.891246 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.133663    0.147427    0.230599    6.121845 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.148782    0.011858    6.133702 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                  0.100000    6.233702   clock uncertainty
                                  0.000000    6.233702   clock reconvergence pessimism
                                  0.559579    6.793282   library hold time
                                              6.793282   data required time
---------------------------------------------------------------------------------------------
                                              6.793282   data required time
                                             -7.551554   data arrival time
---------------------------------------------------------------------------------------------
                                              0.758273   slack (MET)


Startpoint: wbs_dat_i[14] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  1.040000    5.690000 v input external delay
     1    0.002634    0.070000    0.000000    5.690000 v wbs_dat_i[14] (in)
                                                         wbs_dat_i[14] (net)
                      0.070032    0.000015    5.690015 v hold100/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.003378    0.056841    0.536069    6.226085 v hold100/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net192 (net)
                      0.056841    0.000047    6.226132 v hold11/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.003706    0.057896    0.532423    6.758555 v hold11/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net103 (net)
                      0.057896    0.000055    6.758609 v input18/A (sky130_fd_sc_hd__buf_2)
     1    0.009886    0.039204    0.131794    6.890403 v input18/X (sky130_fd_sc_hd__buf_2)
                                                         net18 (net)
                      0.039207    0.000332    6.890735 v hold12/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.039833    0.214208    0.677367    7.568102 v hold12/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net104 (net)
                      0.214261    0.003062    7.571164 v SRAM_0/DI[14] (EF_SRAM_1024x32_wrapper)
                                              7.571164   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.062728    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.626723    0.008780    5.578780 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.062536    0.090185    0.311879    5.890659 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.090190    0.000587    5.891246 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.133663    0.147427    0.230599    6.121845 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.148782    0.011858    6.133702 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                  0.100000    6.233702   clock uncertainty
                                  0.000000    6.233702   clock reconvergence pessimism
                                  0.563534    6.797236   library hold time
                                              6.797236   data required time
---------------------------------------------------------------------------------------------
                                              6.797236   data required time
                                             -7.571164   data arrival time
---------------------------------------------------------------------------------------------
                                              0.773928   slack (MET)


Startpoint: wbs_dat_i[10] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  1.040000    5.690000 v input external delay
     1    0.003818    0.070000    0.000000    5.690000 v wbs_dat_i[10] (in)
                                                         wbs_dat_i[10] (net)
                      0.070071    0.000034    5.690034 v hold104/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.001670    0.048129    0.521348    6.211382 v hold104/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net196 (net)
                      0.048129    0.000006    6.211388 v hold5/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002722    0.052522    0.521263    6.732651 v hold5/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net97 (net)
                      0.052522    0.000026    6.732677 v input14/A (sky130_fd_sc_hd__clkbuf_4)
     1    0.011435    0.040519    0.140901    6.873578 v input14/X (sky130_fd_sc_hd__clkbuf_4)
                                                         net14 (net)
                      0.040522    0.000379    6.873956 v hold6/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.044816    0.236339    0.694544    7.568501 v hold6/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net98 (net)
                      0.236432    0.004142    7.572643 v SRAM_0/DI[10] (EF_SRAM_1024x32_wrapper)
                                              7.572643   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.062728    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.626723    0.008780    5.578780 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.062536    0.090185    0.311879    5.890659 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.090190    0.000587    5.891246 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.133663    0.147427    0.230599    6.121845 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.148782    0.011858    6.133702 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                  0.100000    6.233702   clock uncertainty
                                  0.000000    6.233702   clock reconvergence pessimism
                                  0.557678    6.791380   library hold time
                                              6.791380   data required time
---------------------------------------------------------------------------------------------
                                              6.791380   data required time
                                             -7.572643   data arrival time
---------------------------------------------------------------------------------------------
                                              0.781263   slack (MET)


Startpoint: wbs_dat_i[7] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  1.040000    5.690000 v input external delay
     1    0.002986    0.070000    0.000000    5.690000 v wbs_dat_i[7] (in)
                                                         wbs_dat_i[7] (net)
                      0.070043    0.000020    5.690021 v hold107/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.001755    0.047767    0.522075    6.212095 v hold107/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net199 (net)
                      0.047767    0.000014    6.212109 v hold29/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002453    0.050951    0.518809    6.730918 v hold29/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net121 (net)
                      0.050951    0.000021    6.730939 v input42/A (sky130_fd_sc_hd__clkbuf_4)
     1    0.013189    0.043901    0.143641    6.874580 v input42/X (sky130_fd_sc_hd__clkbuf_4)
                                                         net42 (net)
                      0.043907    0.000520    6.875100 v hold30/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.047284    0.247495    0.703726    7.578826 v hold30/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net122 (net)
                      0.247637    0.005153    7.583979 v SRAM_0/DI[7] (EF_SRAM_1024x32_wrapper)
                                              7.583979   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.062728    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.626723    0.008780    5.578780 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.062536    0.090185    0.311879    5.890659 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.090190    0.000587    5.891246 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.133663    0.147427    0.230599    6.121845 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.148782    0.011858    6.133702 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                  0.100000    6.233702   clock uncertainty
                                  0.000000    6.233702   clock reconvergence pessimism
                                  0.554718    6.788421   library hold time
                                              6.788421   data required time
---------------------------------------------------------------------------------------------
                                              6.788421   data required time
                                             -7.583979   data arrival time
---------------------------------------------------------------------------------------------
                                              0.795558   slack (MET)


Startpoint: wbs_dat_i[31] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  1.040000    5.690000 v input external delay
     1    0.002660    0.070000    0.000000    5.690000 v wbs_dat_i[31] (in)
                                                         wbs_dat_i[31] (net)
                      0.070032    0.000016    5.690016 v hold130/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002077    0.049354    0.524847    6.214862 v hold130/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net222 (net)
                      0.049354    0.000012    6.214875 v hold35/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.003083    0.054799    0.524832    6.739707 v hold35/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net127 (net)
                      0.054799    0.000033    6.739740 v input37/A (sky130_fd_sc_hd__buf_4)
     1    0.036224    0.062341    0.163190    6.902930 v input37/X (sky130_fd_sc_hd__buf_4)
                                                         net37 (net)
                      0.063082    0.004940    6.907870 v hold36/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.041586    0.221444    0.691915    7.599784 v hold36/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net128 (net)
                      0.221608    0.005271    7.605055 v SRAM_0/DI[31] (EF_SRAM_1024x32_wrapper)
                                              7.605055   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.062728    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.626723    0.008780    5.578780 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.062536    0.090185    0.311879    5.890659 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.090190    0.000587    5.891246 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.133663    0.147427    0.230599    6.121845 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.148782    0.011858    6.133702 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                  0.100000    6.233702   clock uncertainty
                                  0.000000    6.233702   clock reconvergence pessimism
                                  0.561594    6.795296   library hold time
                                              6.795296   data required time
---------------------------------------------------------------------------------------------
                                              6.795296   data required time
                                             -7.605055   data arrival time
---------------------------------------------------------------------------------------------
                                              0.809760   slack (MET)


Startpoint: wbs_dat_i[27] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  1.040000    5.690000 v input external delay
     1    0.003312    0.070000    0.000000    5.690000 v wbs_dat_i[27] (in)
                                                         wbs_dat_i[27] (net)
                      0.070053    0.000025    5.690025 v hold125/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.001972    0.048836    0.523945    6.213970 v hold125/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net217 (net)
                      0.048836    0.000016    6.213987 v hold15/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002344    0.052137    0.518265    6.732251 v hold15/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net107 (net)
                      0.052137    0.000008    6.732259 v input32/A (sky130_fd_sc_hd__buf_4)
     1    0.030314    0.055302    0.156875    6.889134 v input32/X (sky130_fd_sc_hd__buf_4)
                                                         net32 (net)
                      0.055762    0.003554    6.892689 v hold16/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.045885    0.240436    0.702933    7.595622 v hold16/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net108 (net)
                      0.240626    0.005820    7.601442 v SRAM_0/DI[27] (EF_SRAM_1024x32_wrapper)
                                              7.601442   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.062728    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.626723    0.008780    5.578780 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.062536    0.090185    0.311879    5.890659 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.090190    0.000587    5.891246 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.133663    0.147427    0.230599    6.121845 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.148782    0.011858    6.133702 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                  0.100000    6.233702   clock uncertainty
                                  0.000000    6.233702   clock reconvergence pessimism
                                  0.556570    6.790273   library hold time
                                              6.790273   data required time
---------------------------------------------------------------------------------------------
                                              6.790273   data required time
                                             -7.601442   data arrival time
---------------------------------------------------------------------------------------------
                                              0.811170   slack (MET)


Startpoint: wbs_dat_i[26] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  1.040000    5.690000 v input external delay
     1    0.003270    0.070000    0.000000    5.690000 v wbs_dat_i[26] (in)
                                                         wbs_dat_i[26] (net)
                      0.070049    0.000024    5.690024 v hold122/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002082    0.049379    0.524893    6.214917 v hold122/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net214 (net)
                      0.049379    0.000018    6.214935 v hold7/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002801    0.052995    0.522407    6.737342 v hold7/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net99 (net)
                      0.052995    0.000024    6.737367 v input31/A (sky130_fd_sc_hd__buf_4)
     1    0.031543    0.056614    0.158702    6.896069 v input31/X (sky130_fd_sc_hd__buf_4)
                                                         net31 (net)
                      0.056999    0.003305    6.899374 v hold8/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.044621    0.234785    0.699534    7.598908 v hold8/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net100 (net)
                      0.234953    0.005446    7.604355 v SRAM_0/DI[26] (EF_SRAM_1024x32_wrapper)
                                              7.604355   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.062728    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.626723    0.008780    5.578780 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.062536    0.090185    0.311879    5.890659 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.090190    0.000587    5.891246 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.133663    0.147427    0.230599    6.121845 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.148782    0.011858    6.133702 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                  0.100000    6.233702   clock uncertainty
                                  0.000000    6.233702   clock reconvergence pessimism
                                  0.558069    6.791771   library hold time
                                              6.791771   data required time
---------------------------------------------------------------------------------------------
                                              6.791771   data required time
                                             -7.604355   data arrival time
---------------------------------------------------------------------------------------------
                                              0.812584   slack (MET)


Startpoint: wbs_adr_i[9] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  0.790000    5.440000 v input external delay
     1    0.003278    0.070000    0.000000    5.440000 v wbs_adr_i[9] (in)
                                                         wbs_adr_i[9] (net)
                      0.070056    0.000027    5.440027 v hold131/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.001778    0.047878    0.522275    5.962302 v hold131/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net223 (net)
                      0.047878    0.000014    5.962316 v hold51/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002586    0.051715    0.519995    6.482311 v hold51/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net143 (net)
                      0.051715    0.000021    6.482332 v input11/A (sky130_fd_sc_hd__buf_4)
     1    0.038513    0.064839    0.164635    6.646967 v input11/X (sky130_fd_sc_hd__buf_4)
                                                         net11 (net)
                      0.065487    0.004769    6.651736 v hold52/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.040481    0.217288    0.689721    7.341457 v hold52/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net144 (net)
                      0.217351    0.003324    7.344781 v SRAM_0/AD[9] (EF_SRAM_1024x32_wrapper)
                                              7.344781   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.062728    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.626723    0.008780    5.578780 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.062536    0.090185    0.311879    5.890659 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.090190    0.000587    5.891246 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.133663    0.147427    0.230599    6.121845 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.148782    0.011858    6.133702 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                  0.100000    6.233702   clock uncertainty
                                  0.000000    6.233702   clock reconvergence pessimism
                                  0.297761    6.531464   library hold time
                                              6.531464   data required time
---------------------------------------------------------------------------------------------
                                              6.531464   data required time
                                             -7.344781   data arrival time
---------------------------------------------------------------------------------------------
                                              0.813317   slack (MET)


Startpoint: wbs_dat_i[19] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  1.040000    5.690000 v input external delay
     1    0.002983    0.070000    0.000000    5.690000 v wbs_dat_i[19] (in)
                                                         wbs_dat_i[19] (net)
                      0.070040    0.000019    5.690019 v hold115/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002038    0.049162    0.524509    6.214529 v hold115/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net207 (net)
                      0.049162    0.000018    6.214546 v hold49/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002270    0.050109    0.517737    6.732284 v hold49/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net141 (net)
                      0.050109    0.000018    6.732302 v input23/A (sky130_fd_sc_hd__clkbuf_4)
     1    0.033183    0.078224    0.172582    6.904883 v input23/X (sky130_fd_sc_hd__clkbuf_4)
                                                         net23 (net)
                      0.078533    0.003487    6.908370 v hold50/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.041027    0.219925    0.696744    7.605115 v hold50/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net142 (net)
                      0.220025    0.004117    7.609231 v SRAM_0/DI[19] (EF_SRAM_1024x32_wrapper)
                                              7.609231   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.062728    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.626723    0.008780    5.578780 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.062536    0.090185    0.311879    5.890659 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.090190    0.000587    5.891246 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.133663    0.147427    0.230599    6.121845 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.148782    0.011858    6.133702 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                  0.100000    6.233702   clock uncertainty
                                  0.000000    6.233702   clock reconvergence pessimism
                                  0.562012    6.795714   library hold time
                                              6.795714   data required time
---------------------------------------------------------------------------------------------
                                              6.795714   data required time
                                             -7.609231   data arrival time
---------------------------------------------------------------------------------------------
                                              0.813518   slack (MET)


Startpoint: wbs_dat_i[28] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  1.040000    5.690000 v input external delay
     1    0.002312    0.070000    0.000000    5.690000 v wbs_dat_i[28] (in)
                                                         wbs_dat_i[28] (net)
                      0.070025    0.000012    5.690012 v hold127/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002057    0.049259    0.524673    6.214685 v hold127/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net219 (net)
                      0.049259    0.000018    6.214704 v hold21/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002881    0.053497    0.523057    6.737761 v hold21/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net113 (net)
                      0.053497    0.000026    6.737786 v input33/A (sky130_fd_sc_hd__buf_4)
     1    0.032187    0.057502    0.159137    6.896924 v input33/X (sky130_fd_sc_hd__buf_4)
                                                         net33 (net)
                      0.058031    0.003933    6.900856 v hold22/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.044753    0.236234    0.700825    7.601681 v hold22/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net114 (net)
                      0.236365    0.004871    7.606552 v SRAM_0/DI[28] (EF_SRAM_1024x32_wrapper)
                                              7.606552   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.062728    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.626723    0.008780    5.578780 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.062536    0.090185    0.311879    5.890659 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.090190    0.000587    5.891246 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.133663    0.147427    0.230599    6.121845 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.148782    0.011858    6.133702 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                  0.100000    6.233702   clock uncertainty
                                  0.000000    6.233702   clock reconvergence pessimism
                                  0.557696    6.791398   library hold time
                                              6.791398   data required time
---------------------------------------------------------------------------------------------
                                              6.791398   data required time
                                             -7.606552   data arrival time
---------------------------------------------------------------------------------------------
                                              0.815154   slack (MET)


Startpoint: wbs_dat_i[30] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  1.040000    5.690000 v input external delay
     1    0.003242    0.070000    0.000000    5.690000 v wbs_dat_i[30] (in)
                                                         wbs_dat_i[30] (net)
                      0.070050    0.000024    5.690024 v hold129/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002025    0.049101    0.524408    6.214432 v hold129/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net221 (net)
                      0.049101    0.000017    6.214449 v hold27/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002473    0.052903    0.519480    6.733930 v hold27/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net119 (net)
                      0.052903    0.000009    6.733939 v input36/A (sky130_fd_sc_hd__buf_4)
     1    0.030177    0.055174    0.156953    6.890892 v input36/X (sky130_fd_sc_hd__buf_4)
                                                         net36 (net)
                      0.055717    0.003852    6.894744 v hold28/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.046593    0.243579    0.705194    7.599938 v hold28/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net120 (net)
                      0.243794    0.006210    7.606148 v SRAM_0/DI[30] (EF_SRAM_1024x32_wrapper)
                                              7.606148   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.062728    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.626723    0.008780    5.578780 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.062536    0.090185    0.311879    5.890659 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.090190    0.000587    5.891246 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.133663    0.147427    0.230599    6.121845 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.148782    0.011858    6.133702 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                  0.100000    6.233702   clock uncertainty
                                  0.000000    6.233702   clock reconvergence pessimism
                                  0.555733    6.789435   library hold time
                                              6.789435   data required time
---------------------------------------------------------------------------------------------
                                              6.789435   data required time
                                             -7.606148   data arrival time
---------------------------------------------------------------------------------------------
                                              0.816712   slack (MET)


Startpoint: wbs_dat_i[9] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  1.040000    5.690000 v input external delay
     1    0.003461    0.070000    0.000000    5.690000 v wbs_dat_i[9] (in)
                                                         wbs_dat_i[9] (net)
                      0.070058    0.000028    5.690028 v hold105/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002084    0.049389    0.524915    6.214942 v hold105/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net197 (net)
                      0.049389    0.000019    6.214961 v hold13/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002325    0.050314    0.518298    6.733260 v hold13/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net105 (net)
                      0.050314    0.000020    6.733279 v input44/A (sky130_fd_sc_hd__clkbuf_4)
     1    0.013640    0.044894    0.144103    6.877382 v input44/X (sky130_fd_sc_hd__clkbuf_4)
                                                         net44 (net)
                      0.044908    0.000728    6.878111 v hold14/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.050990    0.263993    0.716573    7.594683 v hold14/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net106 (net)
                      0.264192    0.006240    7.600924 v SRAM_0/DI[9] (EF_SRAM_1024x32_wrapper)
                                              7.600924   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.062728    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.626723    0.008780    5.578780 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.062536    0.090185    0.311879    5.890659 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.090190    0.000587    5.891246 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.133663    0.147427    0.230599    6.121845 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.148782    0.011858    6.133702 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                  0.100000    6.233702   clock uncertainty
                                  0.000000    6.233702   clock reconvergence pessimism
                                  0.550345    6.784048   library hold time
                                              6.784048   data required time
---------------------------------------------------------------------------------------------
                                              6.784048   data required time
                                             -7.600924   data arrival time
---------------------------------------------------------------------------------------------
                                              0.816876   slack (MET)


Startpoint: wbs_dat_i[17] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  1.040000    5.690000 v input external delay
     1    0.003869    0.070000    0.000000    5.690000 v wbs_dat_i[17] (in)
                                                         wbs_dat_i[17] (net)
                      0.070070    0.000033    5.690033 v hold112/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002615    0.051858    0.529503    6.219536 v hold112/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net204 (net)
                      0.051858    0.000028    6.219564 v hold45/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002186    0.051179    0.518021    6.737585 v hold45/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net137 (net)
                      0.051179    0.000008    6.737593 v input21/A (sky130_fd_sc_hd__clkbuf_4)
     1    0.029510    0.071567    0.168006    6.905599 v input21/X (sky130_fd_sc_hd__clkbuf_4)
                                                         net21 (net)
                      0.071824    0.002954    6.908553 v hold46/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.042335    0.225614    0.698452    7.607005 v hold46/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net138 (net)
                      0.225720    0.004300    7.611305 v SRAM_0/DI[17] (EF_SRAM_1024x32_wrapper)
                                              7.611305   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.062728    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.626723    0.008780    5.578780 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.062536    0.090185    0.311879    5.890659 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.090190    0.000587    5.891246 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.133663    0.147427    0.230599    6.121845 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.148782    0.011858    6.133702 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                  0.100000    6.233702   clock uncertainty
                                  0.000000    6.233702   clock reconvergence pessimism
                                  0.560508    6.794210   library hold time
                                              6.794210   data required time
---------------------------------------------------------------------------------------------
                                              6.794210   data required time
                                             -7.611305   data arrival time
---------------------------------------------------------------------------------------------
                                              0.817095   slack (MET)


Startpoint: wbs_dat_i[8] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  1.040000    5.690000 v input external delay
     1    0.003339    0.070000    0.000000    5.690000 v wbs_dat_i[8] (in)
                                                         wbs_dat_i[8] (net)
                      0.070059    0.000028    5.690028 v hold106/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.001670    0.048129    0.521343    6.211371 v hold106/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net198 (net)
                      0.048129    0.000006    6.211377 v hold23/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002151    0.050998    0.516339    6.727715 v hold23/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net115 (net)
                      0.050998    0.000008    6.727724 v input43/A (sky130_fd_sc_hd__clkbuf_4)
     1    0.016246    0.048383    0.149611    6.877335 v input43/X (sky130_fd_sc_hd__clkbuf_4)
                                                         net43 (net)
                      0.048401    0.000798    6.878132 v hold24/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.052187    0.269215    0.722198    7.600330 v hold24/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net116 (net)
                      0.269392    0.005956    7.606287 v SRAM_0/DI[8] (EF_SRAM_1024x32_wrapper)
                                              7.606287   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.062728    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.626723    0.008780    5.578780 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.062536    0.090185    0.311879    5.890659 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.090190    0.000587    5.891246 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.133663    0.147427    0.230599    6.121845 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.148782    0.011858    6.133702 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                  0.100000    6.233702   clock uncertainty
                                  0.000000    6.233702   clock reconvergence pessimism
                                  0.548972    6.782674   library hold time
                                              6.782674   data required time
---------------------------------------------------------------------------------------------
                                              6.782674   data required time
                                             -7.606287   data arrival time
---------------------------------------------------------------------------------------------
                                              0.823612   slack (MET)


Startpoint: wbs_dat_i[6] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  1.040000    5.690000 v input external delay
     1    0.002711    0.070000    0.000000    5.690000 v wbs_dat_i[6] (in)
                                                         wbs_dat_i[6] (net)
                      0.070036    0.000017    5.690018 v hold108/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.001950    0.048731    0.523755    6.213772 v hold108/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net200 (net)
                      0.048731    0.000016    6.213789 v hold33/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.003027    0.054435    0.524118    6.737906 v hold33/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net125 (net)
                      0.054435    0.000034    6.737941 v input41/A (sky130_fd_sc_hd__clkbuf_4)
     1    0.012736    0.043101    0.144112    6.882053 v input41/X (sky130_fd_sc_hd__clkbuf_4)
                                                         net41 (net)
                      0.043113    0.000671    6.882724 v hold34/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.051767    0.267445    0.718551    7.601275 v hold34/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net126 (net)
                      0.267626    0.005998    7.607273 v SRAM_0/DI[6] (EF_SRAM_1024x32_wrapper)
                                              7.607273   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.062728    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.626723    0.008780    5.578780 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.062536    0.090185    0.311879    5.890659 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.090190    0.000587    5.891246 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.133663    0.147427    0.230599    6.121845 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.148782    0.011858    6.133702 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                  0.100000    6.233702   clock uncertainty
                                  0.000000    6.233702   clock reconvergence pessimism
                                  0.549438    6.783141   library hold time
                                              6.783141   data required time
---------------------------------------------------------------------------------------------
                                              6.783141   data required time
                                             -7.607273   data arrival time
---------------------------------------------------------------------------------------------
                                              0.824133   slack (MET)


Startpoint: wbs_dat_i[20] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  1.040000    5.690000 v input external delay
     1    0.002854    0.070000    0.000000    5.690000 v wbs_dat_i[20] (in)
                                                         wbs_dat_i[20] (net)
                      0.070039    0.000018    5.690018 v hold113/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002384    0.050534    0.527497    6.217515 v hold113/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net205 (net)
                      0.050534    0.000025    6.217540 v hold53/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002108    0.050724    0.516855    6.734395 v hold53/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net145 (net)
                      0.050724    0.000008    6.734403 v input25/A (sky130_fd_sc_hd__clkbuf_4)
     1    0.034174    0.079991    0.174265    6.908667 v input25/X (sky130_fd_sc_hd__clkbuf_4)
                                                         net25 (net)
                      0.080299    0.003501    6.912168 v hold54/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.042552    0.226700    0.702602    7.614770 v hold54/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net146 (net)
                      0.226813    0.004436    7.619206 v SRAM_0/DI[20] (EF_SRAM_1024x32_wrapper)
                                              7.619206   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.062728    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.626723    0.008780    5.578780 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.062536    0.090185    0.311879    5.890659 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.090190    0.000587    5.891246 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.133663    0.147427    0.230599    6.121845 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.148782    0.011858    6.133702 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                  0.100000    6.233702   clock uncertainty
                                  0.000000    6.233702   clock reconvergence pessimism
                                  0.560219    6.793921   library hold time
                                              6.793921   data required time
---------------------------------------------------------------------------------------------
                                              6.793921   data required time
                                             -7.619206   data arrival time
---------------------------------------------------------------------------------------------
                                              0.825285   slack (MET)


Startpoint: wbs_dat_i[22] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  1.040000    5.690000 v input external delay
     1    0.002673    0.070000    0.000000    5.690000 v wbs_dat_i[22] (in)
                                                         wbs_dat_i[22] (net)
                      0.070034    0.000016    5.690017 v hold116/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.001635    0.047927    0.521038    6.211054 v hold116/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net208 (net)
                      0.047927    0.000006    6.211061 v hold61/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002645    0.052060    0.520520    6.731580 v hold61/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net153 (net)
                      0.052060    0.000024    6.731605 v input27/A (sky130_fd_sc_hd__clkbuf_4)
     1    0.032038    0.076164    0.171713    6.903317 v input27/X (sky130_fd_sc_hd__clkbuf_4)
                                                         net27 (net)
                      0.076477    0.003413    6.906731 v hold62/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.044263    0.233217    0.706777    7.613508 v hold62/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net154 (net)
                      0.233354    0.004912    7.618420 v SRAM_0/DI[22] (EF_SRAM_1024x32_wrapper)
                                              7.618420   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.062728    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.626723    0.008780    5.578780 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.062536    0.090185    0.311879    5.890659 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.090190    0.000587    5.891246 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.133663    0.147427    0.230599    6.121845 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.148782    0.011858    6.133702 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                  0.100000    6.233702   clock uncertainty
                                  0.000000    6.233702   clock reconvergence pessimism
                                  0.558491    6.792193   library hold time
                                              6.792193   data required time
---------------------------------------------------------------------------------------------
                                              6.792193   data required time
                                             -7.618420   data arrival time
---------------------------------------------------------------------------------------------
                                              0.826227   slack (MET)


Startpoint: wbs_adr_i[6] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  0.790000    5.440000 v input external delay
     1    0.003168    0.070000    0.000000    5.440000 v wbs_adr_i[6] (in)
                                                         wbs_adr_i[6] (net)
                      0.070051    0.000024    5.440024 v hold134/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.001797    0.047974    0.522439    5.962463 v hold134/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net226 (net)
                      0.047974    0.000014    5.962477 v hold69/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.003059    0.054654    0.524115    6.486592 v hold69/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net161 (net)
                      0.054654    0.000032    6.486623 v input8/A (sky130_fd_sc_hd__buf_4)
     1    0.040461    0.067171    0.167659    6.654283 v input8/X (sky130_fd_sc_hd__buf_4)
                                                         net8 (net)
                      0.067881    0.005085    6.659368 v hold70/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.042657    0.226796    0.698363    7.357731 v hold70/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net162 (net)
                      0.226859    0.003427    7.361157 v SRAM_0/AD[6] (EF_SRAM_1024x32_wrapper)
                                              7.361157   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.062728    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.626723    0.008780    5.578780 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.062536    0.090185    0.311879    5.890659 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.090190    0.000587    5.891246 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.133663    0.147427    0.230599    6.121845 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.148782    0.011858    6.133702 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                  0.100000    6.233702   clock uncertainty
                                  0.000000    6.233702   clock reconvergence pessimism
                                  0.297784    6.531487   library hold time
                                              6.531487   data required time
---------------------------------------------------------------------------------------------
                                              6.531487   data required time
                                             -7.361157   data arrival time
---------------------------------------------------------------------------------------------
                                              0.829671   slack (MET)


Startpoint: wbs_adr_i[7] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  0.790000    5.440000 v input external delay
     1    0.002868    0.070000    0.000000    5.440000 v wbs_adr_i[7] (in)
                                                         wbs_adr_i[7] (net)
                      0.070039    0.000019    5.440019 v hold133/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.001866    0.048313    0.523026    5.963045 v hold133/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net225 (net)
                      0.048313    0.000015    5.963059 v hold65/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002620    0.051910    0.520448    6.483508 v hold65/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net157 (net)
                      0.051910    0.000022    6.483530 v input9/A (sky130_fd_sc_hd__buf_4)
     1    0.046757    0.074732    0.172735    6.656265 v input9/X (sky130_fd_sc_hd__buf_4)
                                                         net9 (net)
                      0.075498    0.005616    6.661880 v hold66/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.041263    0.220728    0.696750    7.358630 v hold66/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net158 (net)
                      0.220792    0.003386    7.362016 v SRAM_0/AD[7] (EF_SRAM_1024x32_wrapper)
                                              7.362016   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.062728    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.626723    0.008780    5.578780 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.062536    0.090185    0.311879    5.890659 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.090190    0.000587    5.891246 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.133663    0.147427    0.230599    6.121845 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.148782    0.011858    6.133702 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                  0.100000    6.233702   clock uncertainty
                                  0.000000    6.233702   clock reconvergence pessimism
                                  0.297770    6.531472   library hold time
                                              6.531472   data required time
---------------------------------------------------------------------------------------------
                                              6.531472   data required time
                                             -7.362016   data arrival time
---------------------------------------------------------------------------------------------
                                              0.830544   slack (MET)


Startpoint: wbs_adr_i[8] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  0.790000    5.440000 v input external delay
     1    0.002747    0.070000    0.000000    5.440000 v wbs_adr_i[8] (in)
                                                         wbs_adr_i[8] (net)
                      0.070032    0.000015    5.440015 v hold132/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002583    0.051668    0.529207    5.969222 v hold132/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net224 (net)
                      0.051668    0.000030    5.969252 v hold59/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002785    0.052879    0.523119    6.492371 v hold59/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net151 (net)
                      0.052879    0.000025    6.492396 v input10/A (sky130_fd_sc_hd__buf_4)
     1    0.038823    0.065120    0.165573    6.657969 v input10/X (sky130_fd_sc_hd__buf_4)
                                                         net10 (net)
                      0.065774    0.004768    6.662737 v hold60/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.042409    0.225725    0.696556    7.359293 v hold60/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net152 (net)
                      0.225794    0.003542    7.362834 v SRAM_0/AD[8] (EF_SRAM_1024x32_wrapper)
                                              7.362834   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.062728    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.626723    0.008780    5.578780 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.062536    0.090185    0.311879    5.890659 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.090190    0.000587    5.891246 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.133663    0.147427    0.230599    6.121845 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.148782    0.011858    6.133702 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                  0.100000    6.233702   clock uncertainty
                                  0.000000    6.233702   clock reconvergence pessimism
                                  0.297782    6.531484   library hold time
                                              6.531484   data required time
---------------------------------------------------------------------------------------------
                                              6.531484   data required time
                                             -7.362834   data arrival time
---------------------------------------------------------------------------------------------
                                              0.831351   slack (MET)


Startpoint: wbs_dat_i[18] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  1.040000    5.690000 v input external delay
     1    0.003025    0.070000    0.000000    5.690000 v wbs_dat_i[18] (in)
                                                         wbs_dat_i[18] (net)
                      0.070043    0.000020    5.690021 v hold110/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002757    0.052712    0.530719    6.220740 v hold110/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net202 (net)
                      0.052712    0.000031    6.220771 v hold43/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002169    0.051069    0.518185    6.738956 v hold43/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net135 (net)
                      0.051069    0.000008    6.738964 v input22/A (sky130_fd_sc_hd__clkbuf_4)
     1    0.032318    0.076641    0.171860    6.910825 v input22/X (sky130_fd_sc_hd__clkbuf_4)
                                                         net22 (net)
                      0.076897    0.003132    6.913956 v hold44/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.044205    0.233929    0.706895    7.620851 v hold44/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net136 (net)
                      0.234050    0.004662    7.625513 v SRAM_0/DI[18] (EF_SRAM_1024x32_wrapper)
                                              7.625513   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.062728    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.626723    0.008780    5.578780 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.062536    0.090185    0.311879    5.890659 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.090190    0.000587    5.891246 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.133663    0.147427    0.230599    6.121845 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.148782    0.011858    6.133702 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                  0.100000    6.233702   clock uncertainty
                                  0.000000    6.233702   clock reconvergence pessimism
                                  0.558307    6.792009   library hold time
                                              6.792009   data required time
---------------------------------------------------------------------------------------------
                                              6.792009   data required time
                                             -7.625513   data arrival time
---------------------------------------------------------------------------------------------
                                              0.833503   slack (MET)


Startpoint: wbs_dat_i[24] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  1.040000    5.690000 v input external delay
     1    0.002390    0.070000    0.000000    5.690000 v wbs_dat_i[24] (in)
                                                         wbs_dat_i[24] (net)
                      0.070026    0.000012    5.690012 v hold121/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002219    0.049915    0.526068    6.216080 v hold121/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net213 (net)
                      0.049915    0.000020    6.216101 v hold67/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002331    0.050332    0.518543    6.734643 v hold67/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net159 (net)
                      0.050332    0.000019    6.734662 v input29/A (sky130_fd_sc_hd__clkbuf_4)
     1    0.031321    0.074944    0.169820    6.904481 v input29/X (sky130_fd_sc_hd__clkbuf_4)
                                                         net29 (net)
                      0.075271    0.003485    6.907967 v hold68/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.045922    0.240528    0.711752    7.619719 v hold68/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net160 (net)
                      0.240691    0.005413    7.625132 v SRAM_0/DI[24] (EF_SRAM_1024x32_wrapper)
                                              7.625132   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.062728    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.626723    0.008780    5.578780 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.062536    0.090185    0.311879    5.890659 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.090190    0.000587    5.891246 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.133663    0.147427    0.230599    6.121845 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.148782    0.011858    6.133702 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                  0.100000    6.233702   clock uncertainty
                                  0.000000    6.233702   clock reconvergence pessimism
                                  0.556553    6.790255   library hold time
                                              6.790255   data required time
---------------------------------------------------------------------------------------------
                                              6.790255   data required time
                                             -7.625132   data arrival time
---------------------------------------------------------------------------------------------
                                              0.834877   slack (MET)


Startpoint: wbs_dat_i[4] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  1.040000    5.690000 v input external delay
     1    0.003035    0.070000    0.000000    5.690000 v wbs_dat_i[4] (in)
                                                         wbs_dat_i[4] (net)
                      0.070044    0.000021    5.690021 v hold111/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.001747    0.047727    0.522005    6.212026 v hold111/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net203 (net)
                      0.047727    0.000014    6.212040 v hold41/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002400    0.050652    0.518336    6.730376 v hold41/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net133 (net)
                      0.050652    0.000020    6.730396 v input39/A (sky130_fd_sc_hd__clkbuf_4)
     1    0.015520    0.047625    0.147939    6.878335 v input39/X (sky130_fd_sc_hd__clkbuf_4)
                                                         net39 (net)
                      0.047645    0.000871    6.879206 v hold42/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.055087    0.282008    0.731409    7.610615 v hold42/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net134 (net)
                      0.282242    0.006961    7.617575 v SRAM_0/DI[4] (EF_SRAM_1024x32_wrapper)
                                              7.617575   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.062728    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.626723    0.008780    5.578780 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.062536    0.090185    0.311879    5.890659 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.090190    0.000587    5.891246 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.133663    0.147427    0.230599    6.121845 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.148782    0.011858    6.133702 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                  0.100000    6.233702   clock uncertainty
                                  0.000000    6.233702   clock reconvergence pessimism
                                  0.545578    6.779280   library hold time
                                              6.779280   data required time
---------------------------------------------------------------------------------------------
                                              6.779280   data required time
                                             -7.617575   data arrival time
---------------------------------------------------------------------------------------------
                                              0.838295   slack (MET)


Startpoint: wbs_dat_i[5] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  1.040000    5.690000 v input external delay
     1    0.002944    0.070000    0.000000    5.690000 v wbs_dat_i[5] (in)
                                                         wbs_dat_i[5] (net)
                      0.070043    0.000020    5.690020 v hold109/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.001737    0.047676    0.521917    6.211937 v hold109/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net201 (net)
                      0.047676    0.000013    6.211950 v hold39/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002391    0.050600    0.518237    6.730188 v hold39/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net131 (net)
                      0.050600    0.000021    6.730208 v input40/A (sky130_fd_sc_hd__clkbuf_4)
     1    0.015815    0.047804    0.148467    6.878676 v input40/X (sky130_fd_sc_hd__clkbuf_4)
                                                         net40 (net)
                      0.047824    0.000854    6.879529 v hold40/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.055374    0.282140    0.732376    7.611905 v hold40/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net132 (net)
                      0.282393    0.007206    7.619111 v SRAM_0/DI[5] (EF_SRAM_1024x32_wrapper)
                                              7.619111   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.062728    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.626723    0.008780    5.578780 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.062536    0.090185    0.311879    5.890659 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.090190    0.000587    5.891246 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.133663    0.147427    0.230599    6.121845 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.148782    0.011858    6.133702 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                  0.100000    6.233702   clock uncertainty
                                  0.000000    6.233702   clock reconvergence pessimism
                                  0.545538    6.779240   library hold time
                                              6.779240   data required time
---------------------------------------------------------------------------------------------
                                              6.779240   data required time
                                             -7.619111   data arrival time
---------------------------------------------------------------------------------------------
                                              0.839871   slack (MET)


Startpoint: wbs_dat_i[25] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  1.040000    5.690000 v input external delay
     1    0.003483    0.070000    0.000000    5.690000 v wbs_dat_i[25] (in)
                                                         wbs_dat_i[25] (net)
                      0.070057    0.000027    5.690027 v hold124/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002693    0.052320    0.530168    6.220196 v hold124/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net216 (net)
                      0.052320    0.000029    6.220224 v hold73/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.005060    0.064001    0.538919    6.759144 v hold73/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net165 (net)
                      0.064001    0.000082    6.759225 v input30/A (sky130_fd_sc_hd__clkbuf_4)
     1    0.026298    0.065904    0.168740    6.927966 v input30/X (sky130_fd_sc_hd__clkbuf_4)
                                                         net30 (net)
                      0.066173    0.002867    6.930833 v hold74/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.044137    0.232662    0.701866    7.632699 v hold74/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net166 (net)
                      0.232814    0.005169    7.637868 v SRAM_0/DI[25] (EF_SRAM_1024x32_wrapper)
                                              7.637868   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.062728    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.626723    0.008780    5.578780 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.062536    0.090185    0.311879    5.890659 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.090190    0.000587    5.891246 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.133663    0.147427    0.230599    6.121845 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.148782    0.011858    6.133702 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                  0.100000    6.233702   clock uncertainty
                                  0.000000    6.233702   clock reconvergence pessimism
                                  0.558634    6.792336   library hold time
                                              6.792336   data required time
---------------------------------------------------------------------------------------------
                                              6.792336   data required time
                                             -7.637868   data arrival time
---------------------------------------------------------------------------------------------
                                              0.845533   slack (MET)


Startpoint: wbs_adr_i[4] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  0.790000    5.440000 v input external delay
     1    0.003306    0.070000    0.000000    5.440000 v wbs_adr_i[4] (in)
                                                         wbs_adr_i[4] (net)
                      0.070049    0.000024    5.440024 v hold136/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.001745    0.047714    0.521985    5.962009 v hold136/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net228 (net)
                      0.047714    0.000014    5.962023 v hold75/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.003178    0.055455    0.525044    6.487067 v hold75/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net167 (net)
                      0.055455    0.000035    6.487102 v input6/A (sky130_fd_sc_hd__buf_4)
     1    0.047010    0.074991    0.174627    6.661729 v input6/X (sky130_fd_sc_hd__buf_4)
                                                         net6 (net)
                      0.075581    0.004970    6.666698 v hold76/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.044142    0.233390    0.706688    7.373386 v hold76/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net168 (net)
                      0.233467    0.003783    7.377169 v SRAM_0/AD[4] (EF_SRAM_1024x32_wrapper)
                                              7.377169   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.062728    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.626723    0.008780    5.578780 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.062536    0.090185    0.311879    5.890659 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.090190    0.000587    5.891246 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.133663    0.147427    0.230599    6.121845 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.148782    0.011858    6.133702 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                  0.100000    6.233702   clock uncertainty
                                  0.000000    6.233702   clock reconvergence pessimism
                                  0.297800    6.531503   library hold time
                                              6.531503   data required time
---------------------------------------------------------------------------------------------
                                              6.531503   data required time
                                             -7.377169   data arrival time
---------------------------------------------------------------------------------------------
                                              0.845667   slack (MET)


Startpoint: wbs_dat_i[16] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  1.040000    5.690000 v input external delay
     1    0.002558    0.070000    0.000000    5.690000 v wbs_dat_i[16] (in)
                                                         wbs_dat_i[16] (net)
                      0.070029    0.000014    5.690014 v hold114/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.003482    0.057193    0.536729    6.226743 v hold114/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net206 (net)
                      0.057193    0.000043    6.226786 v hold47/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.003281    0.056129    0.529690    6.756475 v hold47/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net139 (net)
                      0.056129    0.000040    6.756515 v input20/A (sky130_fd_sc_hd__clkbuf_4)
     1    0.038185    0.087254    0.182177    6.938692 v input20/X (sky130_fd_sc_hd__clkbuf_4)
                                                         net20 (net)
                      0.087606    0.004006    6.942698 v hold48/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.040551    0.217695    0.699365    7.642063 v hold48/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net140 (net)
                      0.217772    0.003644    7.645708 v SRAM_0/DI[16] (EF_SRAM_1024x32_wrapper)
                                              7.645708   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.062728    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.626723    0.008780    5.578780 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.062536    0.090185    0.311879    5.890659 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.090190    0.000587    5.891246 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.133663    0.147427    0.230599    6.121845 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.148782    0.011858    6.133702 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                  0.100000    6.233702   clock uncertainty
                                  0.000000    6.233702   clock reconvergence pessimism
                                  0.562607    6.796309   library hold time
                                              6.796309   data required time
---------------------------------------------------------------------------------------------
                                              6.796309   data required time
                                             -7.645708   data arrival time
---------------------------------------------------------------------------------------------
                                              0.849398   slack (MET)


Startpoint: wbs_dat_i[21] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  1.040000    5.690000 v input external delay
     1    0.002766    0.070000    0.000000    5.690000 v wbs_dat_i[21] (in)
                                                         wbs_dat_i[21] (net)
                      0.070036    0.000017    5.690017 v hold118/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.003178    0.055431    0.534349    6.224367 v hold118/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net210 (net)
                      0.055431    0.000036    6.224403 v hold55/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.003528    0.057313    0.530714    6.755116 v hold55/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net147 (net)
                      0.057313    0.000042    6.755159 v input26/A (sky130_fd_sc_hd__clkbuf_4)
     1    0.033630    0.079000    0.176270    6.931429 v input26/X (sky130_fd_sc_hd__clkbuf_4)
                                                         net26 (net)
                      0.079313    0.003507    6.934937 v hold56/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.043361    0.229236    0.705026    7.639963 v hold56/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net148 (net)
                      0.229361    0.004667    7.644630 v SRAM_0/DI[21] (EF_SRAM_1024x32_wrapper)
                                              7.644630   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.062728    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.626723    0.008780    5.578780 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.062536    0.090185    0.311879    5.890659 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.090190    0.000587    5.891246 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.133663    0.147427    0.230599    6.121845 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.148782    0.011858    6.133702 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                  0.100000    6.233702   clock uncertainty
                                  0.000000    6.233702   clock reconvergence pessimism
                                  0.559546    6.793248   library hold time
                                              6.793248   data required time
---------------------------------------------------------------------------------------------
                                              6.793248   data required time
                                             -7.644630   data arrival time
---------------------------------------------------------------------------------------------
                                              0.851382   slack (MET)


Startpoint: wbs_dat_i[29] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  1.040000    5.690000 v input external delay
     1    0.003235    0.070000    0.000000    5.690000 v wbs_dat_i[29] (in)
                                                         wbs_dat_i[29] (net)
                      0.070050    0.000024    5.690024 v hold128/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002623    0.051904    0.529561    6.219584 v hold128/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net220 (net)
                      0.051904    0.000030    6.219615 v hold25/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.003733    0.057988    0.530537    6.750151 v hold25/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net117 (net)
                      0.057988    0.000041    6.750193 v input34/A (sky130_fd_sc_hd__buf_4)
     1    0.026693    0.051062    0.156134    6.906326 v input34/X (sky130_fd_sc_hd__buf_4)
                                                         net34 (net)
                      0.051475    0.003083    6.909410 v hold26/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.052209    0.269779    0.721967    7.631377 v hold26/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net118 (net)
                      0.270035    0.007080    7.638456 v SRAM_0/DI[29] (EF_SRAM_1024x32_wrapper)
                                              7.638456   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.062728    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.626723    0.008780    5.578780 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.062536    0.090185    0.311879    5.890659 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.090190    0.000587    5.891246 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.133663    0.147427    0.230599    6.121845 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.148782    0.011858    6.133702 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                  0.100000    6.233702   clock uncertainty
                                  0.000000    6.233702   clock reconvergence pessimism
                                  0.548802    6.782504   library hold time
                                              6.782504   data required time
---------------------------------------------------------------------------------------------
                                              6.782504   data required time
                                             -7.638456   data arrival time
---------------------------------------------------------------------------------------------
                                              0.855952   slack (MET)


Startpoint: wbs_dat_i[23] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  1.040000    5.690000 v input external delay
     1    0.002767    0.070000    0.000000    5.690000 v wbs_dat_i[23] (in)
                                                         wbs_dat_i[23] (net)
                      0.070036    0.000017    5.690017 v hold120/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.003137    0.055148    0.533990    6.224007 v hold120/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net212 (net)
                      0.055148    0.000036    6.224043 v hold63/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.003474    0.057141    0.530256    6.754299 v hold63/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net155 (net)
                      0.057141    0.000040    6.754339 v input28/A (sky130_fd_sc_hd__clkbuf_4)
     1    0.031799    0.075789    0.173362    6.927701 v input28/X (sky130_fd_sc_hd__clkbuf_4)
                                                         net28 (net)
                      0.076137    0.003636    6.931337 v hold64/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.045899    0.240404    0.712146    7.643483 v hold64/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net156 (net)
                      0.240556    0.005227    7.648710 v SRAM_0/DI[23] (EF_SRAM_1024x32_wrapper)
                                              7.648710   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.062728    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.626723    0.008780    5.578780 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.062536    0.090185    0.311879    5.890659 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.090190    0.000587    5.891246 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.133663    0.147427    0.230599    6.121845 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.148782    0.011858    6.133702 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                  0.100000    6.233702   clock uncertainty
                                  0.000000    6.233702   clock reconvergence pessimism
                                  0.556589    6.790291   library hold time
                                              6.790291   data required time
---------------------------------------------------------------------------------------------
                                              6.790291   data required time
                                             -7.648710   data arrival time
---------------------------------------------------------------------------------------------
                                              0.858420   slack (MET)


Startpoint: wbs_adr_i[5] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  0.790000    5.440000 v input external delay
     1    0.004094    0.070000    0.000000    5.440000 v wbs_adr_i[5] (in)
                                                         wbs_adr_i[5] (net)
                      0.070067    0.000032    5.440032 v hold135/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.003201    0.055583    0.534552    5.974585 v hold135/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net227 (net)
                      0.055583    0.000044    5.974628 v hold71/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002825    0.053111    0.525058    6.499686 v hold71/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net163 (net)
                      0.053111    0.000025    6.499711 v input7/A (sky130_fd_sc_hd__buf_4)
     1    0.050029    0.078709    0.176369    6.676080 v input7/X (sky130_fd_sc_hd__buf_4)
                                                         net7 (net)
                      0.079550    0.006100    6.682180 v hold72/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.043576    0.230852    0.706560    7.388740 v hold72/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net164 (net)
                      0.230923    0.003650    7.392390 v SRAM_0/AD[5] (EF_SRAM_1024x32_wrapper)
                                              7.392390   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.062728    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.626723    0.008780    5.578780 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.062536    0.090185    0.311879    5.890659 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.090190    0.000587    5.891246 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.133663    0.147427    0.230599    6.121845 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.148782    0.011858    6.133702 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                  0.100000    6.233702   clock uncertainty
                                  0.000000    6.233702   clock reconvergence pessimism
                                  0.297794    6.531497   library hold time
                                              6.531497   data required time
---------------------------------------------------------------------------------------------
                                              6.531497   data required time
                                             -7.392390   data arrival time
---------------------------------------------------------------------------------------------
                                              0.860894   slack (MET)


Startpoint: wbs_dat_i[3] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  1.040000    5.690000 v input external delay
     1    0.003304    0.070000    0.000000    5.690000 v wbs_dat_i[3] (in)
                                                         wbs_dat_i[3] (net)
                      0.070046    0.000022    5.690022 v hold119/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002951    0.053926    0.532396    6.222418 v hold119/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net211 (net)
                      0.053926    0.000035    6.222454 v hold57/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002571    0.051581    0.522150    6.744603 v hold57/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net149 (net)
                      0.051581    0.000022    6.744626 v input38/A (sky130_fd_sc_hd__clkbuf_4)
     1    0.017773    0.050907    0.151974    6.896600 v input38/X (sky130_fd_sc_hd__clkbuf_4)
                                                         net38 (net)
                      0.050933    0.001005    6.897605 v hold58/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.056223    0.287639    0.735330    7.632935 v hold58/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net150 (net)
                      0.287969    0.008251    7.641186 v SRAM_0/DI[3] (EF_SRAM_1024x32_wrapper)
                                              7.641186   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.062728    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.626723    0.008780    5.578780 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.062536    0.090185    0.311879    5.890659 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.090190    0.000587    5.891246 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.133663    0.147427    0.230599    6.121845 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.148782    0.011858    6.133702 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                  0.100000    6.233702   clock uncertainty
                                  0.000000    6.233702   clock reconvergence pessimism
                                  0.544065    6.777768   library hold time
                                              6.777768   data required time
---------------------------------------------------------------------------------------------
                                              6.777768   data required time
                                             -7.641186   data arrival time
---------------------------------------------------------------------------------------------
                                              0.863418   slack (MET)


Startpoint: wbs_adr_i[1] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  0.790000    5.440000 v input external delay
     1    0.003786    0.070000    0.000000    5.440000 v wbs_adr_i[1] (in)
                                                         wbs_adr_i[1] (net)
                      0.070076    0.000036    5.440036 v hold139/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002321    0.050289    0.526966    5.967002 v hold139/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net231 (net)
                      0.050289    0.000023    5.967025 v hold81/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.003210    0.055651    0.526271    6.493296 v hold81/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net173 (net)
                      0.055651    0.000036    6.493331 v input3/A (sky130_fd_sc_hd__buf_4)
     1    0.057543    0.082548    0.184624    6.677955 v input3/X (sky130_fd_sc_hd__buf_4)
                                                         net3 (net)
                      0.083500    0.006671    6.684626 v hold82/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.043447    0.230359    0.707678    7.392304 v hold82/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net174 (net)
                      0.230433    0.003704    7.396008 v SRAM_0/AD[1] (EF_SRAM_1024x32_wrapper)
                                              7.396008   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.062728    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.626723    0.008780    5.578780 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.062536    0.090185    0.311879    5.890659 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.090190    0.000587    5.891246 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.133663    0.147427    0.230599    6.121845 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.148782    0.011858    6.133702 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                  0.100000    6.233702   clock uncertainty
                                  0.000000    6.233702   clock reconvergence pessimism
                                  0.297793    6.531495   library hold time
                                              6.531495   data required time
---------------------------------------------------------------------------------------------
                                              6.531495   data required time
                                             -7.396008   data arrival time
---------------------------------------------------------------------------------------------
                                              0.864513   slack (MET)


Startpoint: wbs_adr_i[2] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  0.790000    5.440000 v input external delay
     1    0.003093    0.070000    0.000000    5.440000 v wbs_adr_i[2] (in)
                                                         wbs_adr_i[2] (net)
                      0.070049    0.000023    5.440023 v hold138/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002673    0.052205    0.529999    5.970022 v hold138/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net230 (net)
                      0.052205    0.000029    5.970051 v hold79/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002892    0.053539    0.524239    6.494291 v hold79/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net171 (net)
                      0.053539    0.000029    6.494319 v input4/A (sky130_fd_sc_hd__buf_4)
     1    0.058641    0.083720    0.184663    6.678983 v input4/X (sky130_fd_sc_hd__buf_4)
                                                         net4 (net)
                      0.084679    0.006751    6.685734 v hold80/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.044417    0.234562    0.711654    7.397388 v hold80/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net172 (net)
                      0.234640    0.003832    7.401221 v SRAM_0/AD[2] (EF_SRAM_1024x32_wrapper)
                                              7.401221   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.062728    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.626723    0.008780    5.578780 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.062536    0.090185    0.311879    5.890659 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.090190    0.000587    5.891246 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.133663    0.147427    0.230599    6.121845 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.148782    0.011858    6.133702 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                  0.100000    6.233702   clock uncertainty
                                  0.000000    6.233702   clock reconvergence pessimism
                                  0.297803    6.531505   library hold time
                                              6.531505   data required time
---------------------------------------------------------------------------------------------
                                              6.531505   data required time
                                             -7.401221   data arrival time
---------------------------------------------------------------------------------------------
                                              0.869716   slack (MET)


Startpoint: wbs_dat_i[2] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  1.040000    5.690000 v input external delay
     1    0.003600    0.070000    0.000000    5.690000 v wbs_dat_i[2] (in)
                                                         wbs_dat_i[2] (net)
                      0.070068    0.000032    5.690032 v hold117/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002221    0.049921    0.526101    6.216134 v hold117/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net209 (net)
                      0.049921    0.000020    6.216155 v hold3/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002578    0.051648    0.520678    6.736832 v hold3/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net95 (net)
                      0.051648    0.000021    6.736854 v input35/A (sky130_fd_sc_hd__buf_4)
     1    0.014802    0.038805    0.141018    6.877872 v input35/X (sky130_fd_sc_hd__buf_4)
                                                         net35 (net)
                      0.038821    0.000720    6.878591 v hold4/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.064631    0.315988    0.759245    7.637836 v hold4/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net96 (net)
                      0.316387    0.009511    7.647347 v SRAM_0/DI[2] (EF_SRAM_1024x32_wrapper)
                                              7.647347   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.062728    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.626723    0.008780    5.578780 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.062536    0.090185    0.311879    5.890659 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.090190    0.000587    5.891246 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.133663    0.147427    0.230599    6.121845 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.148782    0.011858    6.133702 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                  0.100000    6.233702   clock uncertainty
                                  0.000000    6.233702   clock reconvergence pessimism
                                  0.538323    6.772025   library hold time
                                              6.772025   data required time
---------------------------------------------------------------------------------------------
                                              6.772025   data required time
                                             -7.647347   data arrival time
---------------------------------------------------------------------------------------------
                                              0.875322   slack (MET)


Startpoint: wbs_dat_i[0] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  1.040000    5.690000 v input external delay
     1    0.003130    0.070000    0.000000    5.690000 v wbs_dat_i[0] (in)
                                                         wbs_dat_i[0] (net)
                      0.070049    0.000023    5.690023 v hold126/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002255    0.050043    0.526385    6.216408 v hold126/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net218 (net)
                      0.050043    0.000021    6.216429 v hold17/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002344    0.052128    0.518711    6.735140 v hold17/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net109 (net)
                      0.052128    0.000008    6.735148 v input13/A (sky130_fd_sc_hd__buf_4)
     1    0.018427    0.042081    0.145984    6.881132 v input13/X (sky130_fd_sc_hd__buf_4)
                                                         net13 (net)
                      0.042176    0.001170    6.882302 v hold18/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.065732    0.323140    0.761924    7.644226 v hold18/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net110 (net)
                      0.323826    0.012441    7.656667 v SRAM_0/DI[0] (EF_SRAM_1024x32_wrapper)
                                              7.656667   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.062728    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.626723    0.008780    5.578780 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.062536    0.090185    0.311879    5.890659 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.090190    0.000587    5.891246 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.133663    0.147427    0.230599    6.121845 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.148782    0.011858    6.133702 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                  0.100000    6.233702   clock uncertainty
                                  0.000000    6.233702   clock reconvergence pessimism
                                  0.537158    6.770861   library hold time
                                              6.770861   data required time
---------------------------------------------------------------------------------------------
                                              6.770861   data required time
                                             -7.656667   data arrival time
---------------------------------------------------------------------------------------------
                                              0.885806   slack (MET)


Startpoint: wbs_adr_i[3] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  0.790000    5.440000 v input external delay
     1    0.002645    0.070000    0.000000    5.440000 v wbs_adr_i[3] (in)
                                                         wbs_adr_i[3] (net)
                      0.070035    0.000016    5.440017 v hold137/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.001735    0.047666    0.521896    5.961913 v hold137/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net229 (net)
                      0.047666    0.000014    5.961926 v hold77/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.003285    0.056202    0.525953    6.487879 v hold77/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net169 (net)
                      0.056202    0.000037    6.487916 v input5/A (sky130_fd_sc_hd__buf_4)
     1    0.017058    0.040836    0.146409    6.634325 v input5/X (sky130_fd_sc_hd__buf_4)
                                                         net5 (net)
                      0.040856    0.000858    6.635183 v hold78/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.070425    0.343878    0.776815    7.411998 v hold78/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net170 (net)
                      0.344444    0.011760    7.423758 v SRAM_0/AD[3] (EF_SRAM_1024x32_wrapper)
                                              7.423758   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.062728    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.626723    0.008780    5.578780 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.062536    0.090185    0.311879    5.890659 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.090190    0.000587    5.891246 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.133663    0.147427    0.230599    6.121845 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.148782    0.011858    6.133702 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                  0.100000    6.233702   clock uncertainty
                                  0.000000    6.233702   clock reconvergence pessimism
                                  0.298294    6.531996   library hold time
                                              6.531996   data required time
---------------------------------------------------------------------------------------------
                                              6.531996   data required time
                                             -7.423758   data arrival time
---------------------------------------------------------------------------------------------
                                              0.891762   slack (MET)


Startpoint: wbs_dat_i[1] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  1.040000    5.690000 v input external delay
     1    0.002972    0.070000    0.000000    5.690000 v wbs_dat_i[1] (in)
                                                         wbs_dat_i[1] (net)
                      0.070043    0.000020    5.690021 v hold123/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002149    0.050968    0.525479    6.215499 v hold123/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net215 (net)
                      0.050968    0.000011    6.215510 v hold9/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.004553    0.061742    0.535276    6.750786 v hold9/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net101 (net)
                      0.061742    0.000076    6.750862 v input24/A (sky130_fd_sc_hd__buf_4)
     1    0.014160    0.037903    0.144303    6.895165 v input24/X (sky130_fd_sc_hd__buf_4)
                                                         net24 (net)
                      0.037918    0.000686    6.895851 v hold10/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.069597    0.340111    0.773235    7.669086 v hold10/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net102 (net)
                      0.340715    0.012089    7.681175 v SRAM_0/DI[1] (EF_SRAM_1024x32_wrapper)
                                              7.681175   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.062728    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.626723    0.008780    5.578780 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.062536    0.090185    0.311879    5.890659 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.090190    0.000587    5.891246 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.133663    0.147427    0.230599    6.121845 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.148782    0.011858    6.133702 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                  0.100000    6.233702   clock uncertainty
                                  0.000000    6.233702   clock reconvergence pessimism
                                  0.534515    6.768218   library hold time
                                              6.768218   data required time
---------------------------------------------------------------------------------------------
                                              6.768218   data required time
                                             -7.681175   data arrival time
---------------------------------------------------------------------------------------------
                                              0.912957   slack (MET)


Startpoint: wbs_adr_i[0] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  0.790000    5.440000 v input external delay
     1    0.003876    0.070000    0.000000    5.440000 v wbs_adr_i[0] (in)
                                                         wbs_adr_i[0] (net)
                      0.070077    0.000036    5.440037 v hold140/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.005097    0.064265    0.546722    5.986758 v hold140/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net232 (net)
                      0.064265    0.000094    5.986853 v hold83/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.003865    0.058462    0.536611    6.523464 v hold83/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net175 (net)
                      0.058462    0.000054    6.523518 v input2/A (sky130_fd_sc_hd__buf_4)
     1    0.016714    0.040394    0.146719    6.670237 v input2/X (sky130_fd_sc_hd__buf_4)
                                                         net2 (net)
                      0.040430    0.001078    6.671314 v hold84/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.075726    0.367940    0.792192    7.463507 v hold84/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net176 (net)
                      0.368680    0.013793    7.477299 v SRAM_0/AD[0] (EF_SRAM_1024x32_wrapper)
                                              7.477299   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.062728    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.626723    0.008780    5.578780 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.062536    0.090185    0.311879    5.890659 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.090190    0.000587    5.891246 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.133663    0.147427    0.230599    6.121845 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.148782    0.011858    6.133702 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                  0.100000    6.233702   clock uncertainty
                                  0.000000    6.233702   clock reconvergence pessimism
                                  0.298476    6.532178   library hold time
                                              6.532178   data required time
---------------------------------------------------------------------------------------------
                                              6.532178   data required time
                                             -7.477299   data arrival time
---------------------------------------------------------------------------------------------
                                              0.945121   slack (MET)


Startpoint: _6_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_ack_o (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock source latency
     1    0.062728    0.610000    0.000000    4.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.626723    0.007943    4.657944 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.062536    0.090185    0.282177    4.940120 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.090971    0.006215    4.946334 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.012603    0.035606    0.128407    5.074742 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.035607    0.000575    5.075317 ^ _6_/CLK (sky130_fd_sc_hd__dfrtp_1)
     2    0.013405    0.085432    0.381887    5.457204 v _6_/Q (sky130_fd_sc_hd__dfrtp_1)
                                                         net51 (net)
                      0.085432    0.000234    5.457438 v output51/A (sky130_fd_sc_hd__buf_12)
     1    0.190792    0.102234    0.202358    5.659796 v output51/X (sky130_fd_sc_hd__buf_12)
                                                         wbs_ack_o (net)
                      0.102257    0.001399    5.661195 v wbs_ack_o (out)
                                              5.661195   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  0.100000    5.670000   clock uncertainty
                                  0.000000    5.670000   clock reconvergence pessimism
                                 -1.370000    4.300000   output external delay
                                              4.300000   data required time
---------------------------------------------------------------------------------------------
                                              4.300000   data required time
                                             -5.661195   data arrival time
---------------------------------------------------------------------------------------------
                                              1.361195   slack (MET)


Startpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[15] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock source latency
     1    0.062728    0.610000    0.000000    4.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.626723    0.007943    4.657944 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.062536    0.090185    0.282177    4.940120 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.090190    0.000531    4.940651 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.133663    0.147427    0.208637    5.149288 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.148782    0.010728    5.160016 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
     1    0.027181    0.036562    1.840299    7.000315 v SRAM_0/DO[15] (EF_SRAM_1024x32_wrapper)
                                                         net58 (net)
                      0.036562    0.002151    7.002466 v output58/A (sky130_fd_sc_hd__buf_12)
     1    0.190951    0.102404    0.181468    7.183934 v output58/X (sky130_fd_sc_hd__buf_12)
                                                         wbs_dat_o[15] (net)
                      0.102441    0.001710    7.185644 v wbs_dat_o[15] (out)
                                              7.185644   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  0.100000    5.670000   clock uncertainty
                                  0.000000    5.670000   clock reconvergence pessimism
                                 -1.130000    4.540000   output external delay
                                              4.540000   data required time
---------------------------------------------------------------------------------------------
                                              4.540000   data required time
                                             -7.185644   data arrival time
---------------------------------------------------------------------------------------------
                                              2.645644   slack (MET)


Startpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[14] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock source latency
     1    0.062728    0.610000    0.000000    4.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.626723    0.007943    4.657944 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.062536    0.090185    0.282177    4.940120 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.090190    0.000531    4.940651 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.133663    0.147427    0.208637    5.149288 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.148782    0.010728    5.160016 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
     1    0.034522    0.037571    1.843103    7.003119 v SRAM_0/DO[14] (EF_SRAM_1024x32_wrapper)
                                                         net57 (net)
                      0.037571    0.002950    7.006069 v output57/A (sky130_fd_sc_hd__buf_12)
     1    0.190837    0.102322    0.181916    7.187985 v output57/X (sky130_fd_sc_hd__buf_12)
                                                         wbs_dat_o[14] (net)
                      0.102355    0.001626    7.189611 v wbs_dat_o[14] (out)
                                              7.189611   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  0.100000    5.670000   clock uncertainty
                                  0.000000    5.670000   clock reconvergence pessimism
                                 -1.130000    4.540000   output external delay
                                              4.540000   data required time
---------------------------------------------------------------------------------------------
                                              4.540000   data required time
                                             -7.189611   data arrival time
---------------------------------------------------------------------------------------------
                                              2.649611   slack (MET)


Startpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[13] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock source latency
     1    0.062728    0.610000    0.000000    4.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.626723    0.007943    4.657944 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.062536    0.090185    0.282177    4.940120 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.090190    0.000531    4.940651 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.133663    0.147427    0.208637    5.149288 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.148782    0.010728    5.160016 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
     1    0.035866    0.037680    1.843540    7.003556 v SRAM_0/DO[13] (EF_SRAM_1024x32_wrapper)
                                                         net56 (net)
                      0.037680    0.003375    7.006931 v output56/A (sky130_fd_sc_hd__buf_12)
     1    0.191232    0.102575    0.181940    7.188870 v output56/X (sky130_fd_sc_hd__buf_12)
                                                         wbs_dat_o[13] (net)
                      0.102617    0.001837    7.190708 v wbs_dat_o[13] (out)
                                              7.190708   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  0.100000    5.670000   clock uncertainty
                                  0.000000    5.670000   clock reconvergence pessimism
                                 -1.130000    4.540000   output external delay
                                              4.540000   data required time
---------------------------------------------------------------------------------------------
                                              4.540000   data required time
                                             -7.190708   data arrival time
---------------------------------------------------------------------------------------------
                                              2.650708   slack (MET)


Startpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[12] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock source latency
     1    0.062728    0.610000    0.000000    4.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.626723    0.007943    4.657944 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.062536    0.090185    0.282177    4.940120 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.090190    0.000531    4.940651 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.133663    0.147427    0.208637    5.149288 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.148782    0.010728    5.160016 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
     1    0.040659    0.038757    1.845189    7.005206 v SRAM_0/DO[12] (EF_SRAM_1024x32_wrapper)
                                                         net55 (net)
                      0.038757    0.004329    7.009534 v output55/A (sky130_fd_sc_hd__buf_12)
     1    0.190446    0.101991    0.182598    7.192132 v output55/X (sky130_fd_sc_hd__buf_12)
                                                         wbs_dat_o[12] (net)
                      0.102007    0.001210    7.193342 v wbs_dat_o[12] (out)
                                              7.193342   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  0.100000    5.670000   clock uncertainty
                                  0.000000    5.670000   clock reconvergence pessimism
                                 -1.130000    4.540000   output external delay
                                              4.540000   data required time
---------------------------------------------------------------------------------------------
                                              4.540000   data required time
                                             -7.193342   data arrival time
---------------------------------------------------------------------------------------------
                                              2.653342   slack (MET)


Startpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[9] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock source latency
     1    0.062728    0.610000    0.000000    4.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.626723    0.007943    4.657944 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.062536    0.090185    0.282177    4.940120 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.090190    0.000531    4.940651 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.133663    0.147427    0.208637    5.149288 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.148782    0.010728    5.160016 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
     1    0.043271    0.039210    1.845946    7.005962 v SRAM_0/DO[9] (EF_SRAM_1024x32_wrapper)
                                                         net83 (net)
                      0.039242    0.005348    7.011310 v output83/A (sky130_fd_sc_hd__buf_12)
     1    0.191565    0.102357    0.182401    7.193711 v output83/X (sky130_fd_sc_hd__buf_12)
                                                         wbs_dat_o[9] (net)
                      0.102431    0.002347    7.196058 v wbs_dat_o[9] (out)
                                              7.196058   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  0.100000    5.670000   clock uncertainty
                                  0.000000    5.670000   clock reconvergence pessimism
                                 -1.130000    4.540000   output external delay
                                              4.540000   data required time
---------------------------------------------------------------------------------------------
                                              4.540000   data required time
                                             -7.196058   data arrival time
---------------------------------------------------------------------------------------------
                                              2.656058   slack (MET)


Startpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[10] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock source latency
     1    0.062728    0.610000    0.000000    4.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.626723    0.007943    4.657944 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.062536    0.090185    0.282177    4.940120 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.090190    0.000531    4.940651 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.133663    0.147427    0.208637    5.149288 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.148782    0.010728    5.160016 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
     1    0.045802    0.040252    1.846968    7.006984 v SRAM_0/DO[10] (EF_SRAM_1024x32_wrapper)
                                                         net53 (net)
                      0.040252    0.005214    7.012197 v output53/A (sky130_fd_sc_hd__buf_12)
     1    0.190999    0.102396    0.183100    7.195298 v output53/X (sky130_fd_sc_hd__buf_12)
                                                         wbs_dat_o[10] (net)
                      0.102429    0.001628    7.196926 v wbs_dat_o[10] (out)
                                              7.196926   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  0.100000    5.670000   clock uncertainty
                                  0.000000    5.670000   clock reconvergence pessimism
                                 -1.130000    4.540000   output external delay
                                              4.540000   data required time
---------------------------------------------------------------------------------------------
                                              4.540000   data required time
                                             -7.196926   data arrival time
---------------------------------------------------------------------------------------------
                                              2.656926   slack (MET)


Startpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[11] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock source latency
     1    0.062728    0.610000    0.000000    4.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.626723    0.007943    4.657944 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.062536    0.090185    0.282177    4.940120 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.090190    0.000531    4.940651 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.133663    0.147427    0.208637    5.149288 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.148782    0.010728    5.160016 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
     1    0.046382    0.040090    1.847041    7.007057 v SRAM_0/DO[11] (EF_SRAM_1024x32_wrapper)
                                                         net54 (net)
                      0.040173    0.005792    7.012849 v output54/A (sky130_fd_sc_hd__buf_12)
     1    0.191170    0.102518    0.183031    7.195879 v output54/X (sky130_fd_sc_hd__buf_12)
                                                         wbs_dat_o[11] (net)
                      0.102556    0.001754    7.197633 v wbs_dat_o[11] (out)
                                              7.197633   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  0.100000    5.670000   clock uncertainty
                                  0.000000    5.670000   clock reconvergence pessimism
                                 -1.130000    4.540000   output external delay
                                              4.540000   data required time
---------------------------------------------------------------------------------------------
                                              4.540000   data required time
                                             -7.197633   data arrival time
---------------------------------------------------------------------------------------------
                                              2.657633   slack (MET)


Startpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[20] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock source latency
     1    0.062728    0.610000    0.000000    4.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.626723    0.007943    4.657944 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.062536    0.090185    0.282177    4.940120 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.090190    0.000531    4.940651 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.133663    0.147427    0.208637    5.149288 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.148782    0.010728    5.160016 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
     1    0.052564    0.041143    1.847609    7.007625 v SRAM_0/DO[20] (EF_SRAM_1024x32_wrapper)
                                                         net64 (net)
                      0.043925    0.007637    7.015262 v output64/A (sky130_fd_sc_hd__buf_12)
     1    0.190847    0.102328    0.184594    7.199856 v output64/X (sky130_fd_sc_hd__buf_12)
                                                         wbs_dat_o[20] (net)
                      0.102361    0.001626    7.201482 v wbs_dat_o[20] (out)
                                              7.201482   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  0.100000    5.670000   clock uncertainty
                                  0.000000    5.670000   clock reconvergence pessimism
                                 -1.130000    4.540000   output external delay
                                              4.540000   data required time
---------------------------------------------------------------------------------------------
                                              4.540000   data required time
                                             -7.201482   data arrival time
---------------------------------------------------------------------------------------------
                                              2.661482   slack (MET)


Startpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[6] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock source latency
     1    0.062728    0.610000    0.000000    4.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.626723    0.007943    4.657944 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.062536    0.090185    0.282177    4.940120 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.090190    0.000531    4.940651 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.133663    0.147427    0.208637    5.149288 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.148782    0.010728    5.160016 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
     1    0.051638    0.042327    1.848413    7.008430 v SRAM_0/DO[6] (EF_SRAM_1024x32_wrapper)
                                                         net80 (net)
                      0.042946    0.007296    7.015726 v output80/A (sky130_fd_sc_hd__buf_12)
     1    0.191064    0.102492    0.184113    7.199839 v output80/X (sky130_fd_sc_hd__buf_12)
                                                         wbs_dat_o[6] (net)
                      0.102534    0.001814    7.201653 v wbs_dat_o[6] (out)
                                              7.201653   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  0.100000    5.670000   clock uncertainty
                                  0.000000    5.670000   clock reconvergence pessimism
                                 -1.130000    4.540000   output external delay
                                              4.540000   data required time
---------------------------------------------------------------------------------------------
                                              4.540000   data required time
                                             -7.201653   data arrival time
---------------------------------------------------------------------------------------------
                                              2.661653   slack (MET)


Startpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[8] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock source latency
     1    0.062728    0.610000    0.000000    4.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.626723    0.007943    4.657944 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.062536    0.090185    0.282177    4.940120 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.090190    0.000531    4.940651 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.133663    0.147427    0.208637    5.149288 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.148782    0.010728    5.160016 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
     1    0.051760    0.042127    1.848613    7.008629 v SRAM_0/DO[8] (EF_SRAM_1024x32_wrapper)
                                                         net82 (net)
                      0.042587    0.007054    7.015683 v output82/A (sky130_fd_sc_hd__buf_12)
     1    0.190657    0.102632    0.184841    7.200524 v output82/X (sky130_fd_sc_hd__buf_12)
                                                         wbs_dat_o[8] (net)
                      0.102652    0.001336    7.201860 v wbs_dat_o[8] (out)
                                              7.201860   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  0.100000    5.670000   clock uncertainty
                                  0.000000    5.670000   clock reconvergence pessimism
                                 -1.130000    4.540000   output external delay
                                              4.540000   data required time
---------------------------------------------------------------------------------------------
                                              4.540000   data required time
                                             -7.201860   data arrival time
---------------------------------------------------------------------------------------------
                                              2.661860   slack (MET)


Startpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[7] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock source latency
     1    0.062728    0.610000    0.000000    4.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.626723    0.007943    4.657944 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.062536    0.090185    0.282177    4.940120 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.090190    0.000531    4.940651 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.133663    0.147427    0.208637    5.149288 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.148782    0.010728    5.160016 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
     1    0.052900    0.042581    1.848871    7.008887 v SRAM_0/DO[7] (EF_SRAM_1024x32_wrapper)
                                                         net81 (net)
                      0.043204    0.007457    7.016344 v output81/A (sky130_fd_sc_hd__buf_12)
     1    0.190470    0.102387    0.185081    7.201426 v output81/X (sky130_fd_sc_hd__buf_12)
                                                         wbs_dat_o[7] (net)
                      0.102402    0.001148    7.202574 v wbs_dat_o[7] (out)
                                              7.202574   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  0.100000    5.670000   clock uncertainty
                                  0.000000    5.670000   clock reconvergence pessimism
                                 -1.130000    4.540000   output external delay
                                              4.540000   data required time
---------------------------------------------------------------------------------------------
                                              4.540000   data required time
                                             -7.202574   data arrival time
---------------------------------------------------------------------------------------------
                                              2.662574   slack (MET)


Startpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[25] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock source latency
     1    0.062728    0.610000    0.000000    4.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.626723    0.007943    4.657944 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.062536    0.090185    0.282177    4.940120 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.090190    0.000531    4.940651 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.133663    0.147427    0.208637    5.149288 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.148782    0.010728    5.160016 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
     1    0.054532    0.041233    1.848717    7.008733 v SRAM_0/DO[25] (EF_SRAM_1024x32_wrapper)
                                                         net69 (net)
                      0.043818    0.007585    7.016319 v output69/A (sky130_fd_sc_hd__buf_12)
     1    0.191170    0.102540    0.184516    7.200835 v output69/X (sky130_fd_sc_hd__buf_12)
                                                         wbs_dat_o[25] (net)
                      0.102582    0.001815    7.202651 v wbs_dat_o[25] (out)
                                              7.202651   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  0.100000    5.670000   clock uncertainty
                                  0.000000    5.670000   clock reconvergence pessimism
                                 -1.130000    4.540000   output external delay
                                              4.540000   data required time
---------------------------------------------------------------------------------------------
                                              4.540000   data required time
                                             -7.202651   data arrival time
---------------------------------------------------------------------------------------------
                                              2.662651   slack (MET)


Startpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[22] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock source latency
     1    0.062728    0.610000    0.000000    4.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.626723    0.007943    4.657944 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.062536    0.090185    0.282177    4.940120 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.090190    0.000531    4.940651 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.133663    0.147427    0.208637    5.149288 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.148782    0.010728    5.160016 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
     1    0.057252    0.042758    1.848778    7.008794 v SRAM_0/DO[22] (EF_SRAM_1024x32_wrapper)
                                                         net66 (net)
                      0.046729    0.006986    7.015780 v output66/A (sky130_fd_sc_hd__buf_12)
     1    0.190848    0.102328    0.185774    7.201554 v output66/X (sky130_fd_sc_hd__buf_12)
                                                         wbs_dat_o[22] (net)
                      0.102361    0.001626    7.203179 v wbs_dat_o[22] (out)
                                              7.203179   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  0.100000    5.670000   clock uncertainty
                                  0.000000    5.670000   clock reconvergence pessimism
                                 -1.130000    4.540000   output external delay
                                              4.540000   data required time
---------------------------------------------------------------------------------------------
                                              4.540000   data required time
                                             -7.203179   data arrival time
---------------------------------------------------------------------------------------------
                                              2.663180   slack (MET)


Startpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[17] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock source latency
     1    0.062728    0.610000    0.000000    4.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.626723    0.007943    4.657944 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.062536    0.090185    0.282177    4.940120 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.090190    0.000531    4.940651 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.133663    0.147427    0.208637    5.149288 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.148782    0.010728    5.160016 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
     1    0.055811    0.042846    1.848893    7.008909 v SRAM_0/DO[17] (EF_SRAM_1024x32_wrapper)
                                                         net60 (net)
                      0.045506    0.007705    7.016614 v output60/A (sky130_fd_sc_hd__buf_12)
     1    0.191011    0.102480    0.185149    7.201763 v output60/X (sky130_fd_sc_hd__buf_12)
                                                         wbs_dat_o[17] (net)
                      0.102523    0.001845    7.203608 v wbs_dat_o[17] (out)
                                              7.203608   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  0.100000    5.670000   clock uncertainty
                                  0.000000    5.670000   clock reconvergence pessimism
                                 -1.130000    4.540000   output external delay
                                              4.540000   data required time
---------------------------------------------------------------------------------------------
                                              4.540000   data required time
                                             -7.203608   data arrival time
---------------------------------------------------------------------------------------------
                                              2.663608   slack (MET)


Startpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[26] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock source latency
     1    0.062728    0.610000    0.000000    4.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.626723    0.007943    4.657944 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.062536    0.090185    0.282177    4.940120 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.090190    0.000531    4.940651 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.133663    0.147427    0.208637    5.149288 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.148782    0.010728    5.160016 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
     1    0.062377    0.047146    1.854601    7.014617 v SRAM_0/DO[26] (EF_SRAM_1024x32_wrapper)
                                                         net70 (net)
                      0.047146    0.002708    7.017325 v output70/A (sky130_fd_sc_hd__buf_12)
     1    0.191454    0.102262    0.185857    7.203182 v output70/X (sky130_fd_sc_hd__buf_12)
                                                         wbs_dat_o[26] (net)
                      0.102321    0.002140    7.205322 v wbs_dat_o[26] (out)
                                              7.205322   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  0.100000    5.670000   clock uncertainty
                                  0.000000    5.670000   clock reconvergence pessimism
                                 -1.130000    4.540000   output external delay
                                              4.540000   data required time
---------------------------------------------------------------------------------------------
                                              4.540000   data required time
                                             -7.205322   data arrival time
---------------------------------------------------------------------------------------------
                                              2.665322   slack (MET)


Startpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[4] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock source latency
     1    0.062728    0.610000    0.000000    4.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.626723    0.007943    4.657944 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.062536    0.090185    0.282177    4.940120 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.090190    0.000531    4.940651 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.133663    0.147427    0.208637    5.149288 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.148782    0.010728    5.160016 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
     1    0.057753    0.044260    1.850423    7.010439 v SRAM_0/DO[4] (EF_SRAM_1024x32_wrapper)
                                                         net78 (net)
                      0.045722    0.008194    7.018633 v output78/A (sky130_fd_sc_hd__buf_12)
     1    0.190938    0.102369    0.185381    7.204014 v output78/X (sky130_fd_sc_hd__buf_12)
                                                         wbs_dat_o[4] (net)
                      0.102401    0.001627    7.205641 v wbs_dat_o[4] (out)
                                              7.205641   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  0.100000    5.670000   clock uncertainty
                                  0.000000    5.670000   clock reconvergence pessimism
                                 -1.130000    4.540000   output external delay
                                              4.540000   data required time
---------------------------------------------------------------------------------------------
                                              4.540000   data required time
                                             -7.205641   data arrival time
---------------------------------------------------------------------------------------------
                                              2.665641   slack (MET)


Startpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[16] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock source latency
     1    0.062728    0.610000    0.000000    4.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.626723    0.007943    4.657944 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.062536    0.090185    0.282177    4.940120 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.090190    0.000531    4.940651 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.133663    0.147427    0.208637    5.149288 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.148782    0.010728    5.160016 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
     1    0.060165    0.045603    1.850188    7.010204 v SRAM_0/DO[16] (EF_SRAM_1024x32_wrapper)
                                                         net59 (net)
                      0.048222    0.007557    7.017761 v output59/A (sky130_fd_sc_hd__buf_12)
     1    0.190885    0.102346    0.186414    7.204175 v output59/X (sky130_fd_sc_hd__buf_12)
                                                         wbs_dat_o[16] (net)
                      0.102378    0.001626    7.205802 v wbs_dat_o[16] (out)
                                              7.205802   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  0.100000    5.670000   clock uncertainty
                                  0.000000    5.670000   clock reconvergence pessimism
                                 -1.130000    4.540000   output external delay
                                              4.540000   data required time
---------------------------------------------------------------------------------------------
                                              4.540000   data required time
                                             -7.205802   data arrival time
---------------------------------------------------------------------------------------------
                                              2.665802   slack (MET)


Startpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[5] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock source latency
     1    0.062728    0.610000    0.000000    4.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.626723    0.007943    4.657944 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.062536    0.090185    0.282177    4.940120 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.090190    0.000531    4.940651 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.133663    0.147427    0.208637    5.149288 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.148782    0.010728    5.160016 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
     1    0.058200    0.043948    1.850363    7.010380 v SRAM_0/DO[5] (EF_SRAM_1024x32_wrapper)
                                                         net79 (net)
                      0.045915    0.008031    7.018411 v output79/A (sky130_fd_sc_hd__buf_12)
     1    0.190499    0.102437    0.186203    7.204613 v output79/X (sky130_fd_sc_hd__buf_12)
                                                         wbs_dat_o[5] (net)
                      0.102454    0.001211    7.205824 v wbs_dat_o[5] (out)
                                              7.205824   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  0.100000    5.670000   clock uncertainty
                                  0.000000    5.670000   clock reconvergence pessimism
                                 -1.130000    4.540000   output external delay
                                              4.540000   data required time
---------------------------------------------------------------------------------------------
                                              4.540000   data required time
                                             -7.205824   data arrival time
---------------------------------------------------------------------------------------------
                                              2.665824   slack (MET)


Startpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[19] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock source latency
     1    0.062728    0.610000    0.000000    4.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.626723    0.007943    4.657944 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.062536    0.090185    0.282177    4.940120 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.090190    0.000531    4.940651 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.133663    0.147427    0.208637    5.149288 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.148782    0.010728    5.160016 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
     1    0.058663    0.046649    1.849394    7.009410 v SRAM_0/DO[19] (EF_SRAM_1024x32_wrapper)
                                                         net62 (net)
                      0.052525    0.006732    7.016142 v output62/A (sky130_fd_sc_hd__buf_12)
     1    0.190713    0.102207    0.188292    7.204434 v output62/X (sky130_fd_sc_hd__buf_12)
                                                         wbs_dat_o[19] (net)
                      0.102233    0.001460    7.205894 v wbs_dat_o[19] (out)
                                              7.205894   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  0.100000    5.670000   clock uncertainty
                                  0.000000    5.670000   clock reconvergence pessimism
                                 -1.130000    4.540000   output external delay
                                              4.540000   data required time
---------------------------------------------------------------------------------------------
                                              4.540000   data required time
                                             -7.205894   data arrival time
---------------------------------------------------------------------------------------------
                                              2.665894   slack (MET)


Startpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[18] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock source latency
     1    0.062728    0.610000    0.000000    4.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.626723    0.007943    4.657944 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.062536    0.090185    0.282177    4.940120 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.090190    0.000531    4.940651 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.133663    0.147427    0.208637    5.149288 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.148782    0.010728    5.160016 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
     1    0.060730    0.045783    1.850235    7.010251 v SRAM_0/DO[18] (EF_SRAM_1024x32_wrapper)
                                                         net61 (net)
                      0.048689    0.007470    7.017721 v output61/A (sky130_fd_sc_hd__buf_12)
     1    0.190844    0.102327    0.186597    7.204318 v output61/X (sky130_fd_sc_hd__buf_12)
                                                         wbs_dat_o[18] (net)
                      0.102359    0.001626    7.205944 v wbs_dat_o[18] (out)
                                              7.205944   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  0.100000    5.670000   clock uncertainty
                                  0.000000    5.670000   clock reconvergence pessimism
                                 -1.130000    4.540000   output external delay
                                              4.540000   data required time
---------------------------------------------------------------------------------------------
                                              4.540000   data required time
                                             -7.205944   data arrival time
---------------------------------------------------------------------------------------------
                                              2.665944   slack (MET)


Startpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[21] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock source latency
     1    0.062728    0.610000    0.000000    4.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.626723    0.007943    4.657944 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.062536    0.090185    0.282177    4.940120 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.090190    0.000531    4.940651 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.133663    0.147427    0.208637    5.149288 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.148782    0.010728    5.160016 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
     1    0.065391    0.048510    1.855713    7.015729 v SRAM_0/DO[21] (EF_SRAM_1024x32_wrapper)
                                                         net65 (net)
                      0.048510    0.002674    7.018404 v output65/A (sky130_fd_sc_hd__buf_12)
     1    0.190579    0.102099    0.186652    7.205056 v output65/X (sky130_fd_sc_hd__buf_12)
                                                         wbs_dat_o[21] (net)
                      0.102120    0.001335    7.206391 v wbs_dat_o[21] (out)
                                              7.206391   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  0.100000    5.670000   clock uncertainty
                                  0.000000    5.670000   clock reconvergence pessimism
                                 -1.130000    4.540000   output external delay
                                              4.540000   data required time
---------------------------------------------------------------------------------------------
                                              4.540000   data required time
                                             -7.206391   data arrival time
---------------------------------------------------------------------------------------------
                                              2.666391   slack (MET)


Startpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[0] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock source latency
     1    0.062728    0.610000    0.000000    4.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.626723    0.007943    4.657944 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.062536    0.090185    0.282177    4.940120 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.090190    0.000531    4.940651 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.133663    0.147427    0.208637    5.149288 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.148782    0.010728    5.160016 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
     1    0.070791    0.050596    1.858112    7.018128 v SRAM_0/DO[0] (EF_SRAM_1024x32_wrapper)
                                                         net52 (net)
                      0.050596    0.002921    7.021049 v output52/A (sky130_fd_sc_hd__buf_12)
     1    0.191159    0.102100    0.187319    7.208369 v output52/X (sky130_fd_sc_hd__buf_12)
                                                         wbs_dat_o[0] (net)
                      0.102151    0.001996    7.210364 v wbs_dat_o[0] (out)
                                              7.210364   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  0.100000    5.670000   clock uncertainty
                                  0.000000    5.670000   clock reconvergence pessimism
                                 -1.130000    4.540000   output external delay
                                              4.540000   data required time
---------------------------------------------------------------------------------------------
                                              4.540000   data required time
                                             -7.210364   data arrival time
---------------------------------------------------------------------------------------------
                                              2.670364   slack (MET)


Startpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[3] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock source latency
     1    0.062728    0.610000    0.000000    4.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.626723    0.007943    4.657944 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.062536    0.090185    0.282177    4.940120 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.090190    0.000531    4.940651 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.133663    0.147427    0.208637    5.149288 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.148782    0.010728    5.160016 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
     1    0.070503    0.050558    1.857500    7.017516 v SRAM_0/DO[3] (EF_SRAM_1024x32_wrapper)
                                                         net77 (net)
                      0.050558    0.003975    7.021491 v output77/A (sky130_fd_sc_hd__buf_12)
     1    0.190964    0.102381    0.187427    7.208918 v output77/X (sky130_fd_sc_hd__buf_12)
                                                         wbs_dat_o[3] (net)
                      0.102413    0.001626    7.210544 v wbs_dat_o[3] (out)
                                              7.210544   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  0.100000    5.670000   clock uncertainty
                                  0.000000    5.670000   clock reconvergence pessimism
                                 -1.130000    4.540000   output external delay
                                              4.540000   data required time
---------------------------------------------------------------------------------------------
                                              4.540000   data required time
                                             -7.210544   data arrival time
---------------------------------------------------------------------------------------------
                                              2.670543   slack (MET)


Startpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[2] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock source latency
     1    0.062728    0.610000    0.000000    4.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.626723    0.007943    4.657944 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.062536    0.090185    0.282177    4.940120 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.090190    0.000531    4.940651 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.133663    0.147427    0.208637    5.149288 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.148782    0.010728    5.160016 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
     1    0.071457    0.050578    1.858197    7.018213 v SRAM_0/DO[2] (EF_SRAM_1024x32_wrapper)
                                                         net74 (net)
                      0.050578    0.003705    7.021918 v output74/A (sky130_fd_sc_hd__buf_12)
     1    0.190704    0.102265    0.187343    7.209261 v output74/X (sky130_fd_sc_hd__buf_12)
                                                         wbs_dat_o[2] (net)
                      0.102297    0.001624    7.210886 v wbs_dat_o[2] (out)
                                              7.210886   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  0.100000    5.670000   clock uncertainty
                                  0.000000    5.670000   clock reconvergence pessimism
                                 -1.130000    4.540000   output external delay
                                              4.540000   data required time
---------------------------------------------------------------------------------------------
                                              4.540000   data required time
                                             -7.210886   data arrival time
---------------------------------------------------------------------------------------------
                                              2.670886   slack (MET)


Startpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[27] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock source latency
     1    0.062728    0.610000    0.000000    4.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.626723    0.007943    4.657944 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.062536    0.090185    0.282177    4.940120 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.090190    0.000531    4.940651 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.133663    0.147427    0.208637    5.149288 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.148782    0.010728    5.160016 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
     1    0.072485    0.051326    1.858282    7.018298 v SRAM_0/DO[27] (EF_SRAM_1024x32_wrapper)
                                                         net71 (net)
                      0.051326    0.003512    7.021810 v output71/A (sky130_fd_sc_hd__buf_12)
     1    0.190886    0.102377    0.187657    7.209466 v output71/X (sky130_fd_sc_hd__buf_12)
                                                         wbs_dat_o[27] (net)
                      0.102413    0.001710    7.211176 v wbs_dat_o[27] (out)
                                              7.211176   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  0.100000    5.670000   clock uncertainty
                                  0.000000    5.670000   clock reconvergence pessimism
                                 -1.130000    4.540000   output external delay
                                              4.540000   data required time
---------------------------------------------------------------------------------------------
                                              4.540000   data required time
                                             -7.211176   data arrival time
---------------------------------------------------------------------------------------------
                                              2.671176   slack (MET)


Startpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[24] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock source latency
     1    0.062728    0.610000    0.000000    4.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.626723    0.007943    4.657944 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.062536    0.090185    0.282177    4.940120 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.090190    0.000531    4.940651 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.133663    0.147427    0.208637    5.149288 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.148782    0.010728    5.160016 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
     1    0.058763    0.046648    1.849084    7.009099 v SRAM_0/DO[24] (EF_SRAM_1024x32_wrapper)
                                                         net68 (net)
                      0.053043    0.011511    7.020610 v output68/A (sky130_fd_sc_hd__buf_12)
     1    0.191721    0.102418    0.188296    7.208906 v output68/X (sky130_fd_sc_hd__buf_12)
                                                         wbs_dat_o[24] (net)
                      0.102489    0.002307    7.211213 v wbs_dat_o[24] (out)
                                              7.211213   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  0.100000    5.670000   clock uncertainty
                                  0.000000    5.670000   clock reconvergence pessimism
                                 -1.130000    4.540000   output external delay
                                              4.540000   data required time
---------------------------------------------------------------------------------------------
                                              4.540000   data required time
                                             -7.211213   data arrival time
---------------------------------------------------------------------------------------------
                                              2.671213   slack (MET)


Startpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[29] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock source latency
     1    0.062728    0.610000    0.000000    4.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.626723    0.007943    4.657944 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.062536    0.090185    0.282177    4.940120 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.090190    0.000531    4.940651 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.133663    0.147427    0.208637    5.149288 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.148782    0.010728    5.160016 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
     1    0.058915    0.046691    1.849231    7.009247 v SRAM_0/DO[29] (EF_SRAM_1024x32_wrapper)
                                                         net73 (net)
                      0.052490    0.012546    7.021792 v output73/A (sky130_fd_sc_hd__buf_12)
     1    0.191046    0.102486    0.188122    7.209914 v output73/X (sky130_fd_sc_hd__buf_12)
                                                         wbs_dat_o[29] (net)
                      0.102527    0.001815    7.211728 v wbs_dat_o[29] (out)
                                              7.211728   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  0.100000    5.670000   clock uncertainty
                                  0.000000    5.670000   clock reconvergence pessimism
                                 -1.130000    4.540000   output external delay
                                              4.540000   data required time
---------------------------------------------------------------------------------------------
                                              4.540000   data required time
                                             -7.211728   data arrival time
---------------------------------------------------------------------------------------------
                                              2.671728   slack (MET)


Startpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[1] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock source latency
     1    0.062728    0.610000    0.000000    4.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.626723    0.007943    4.657944 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.062536    0.090185    0.282177    4.940120 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.090190    0.000531    4.940651 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.133663    0.147427    0.208637    5.149288 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.148782    0.010728    5.160016 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
     1    0.078268    0.053560    1.861075    7.021091 v SRAM_0/DO[1] (EF_SRAM_1024x32_wrapper)
                                                         net63 (net)
                      0.053560    0.002871    7.023963 v output63/A (sky130_fd_sc_hd__buf_12)
     1    0.190423    0.102359    0.189415    7.213377 v output63/X (sky130_fd_sc_hd__buf_12)
                                                         wbs_dat_o[1] (net)
                      0.102373    0.001148    7.214526 v wbs_dat_o[1] (out)
                                              7.214526   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  0.100000    5.670000   clock uncertainty
                                  0.000000    5.670000   clock reconvergence pessimism
                                 -1.130000    4.540000   output external delay
                                              4.540000   data required time
---------------------------------------------------------------------------------------------
                                              4.540000   data required time
                                             -7.214526   data arrival time
---------------------------------------------------------------------------------------------
                                              2.674525   slack (MET)


Startpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[28] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock source latency
     1    0.062728    0.610000    0.000000    4.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.626723    0.007943    4.657944 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.062536    0.090185    0.282177    4.940120 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.090190    0.000531    4.940651 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.133663    0.147427    0.208637    5.149288 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.148782    0.010728    5.160016 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
     1    0.062980    0.047750    1.850040    7.010056 v SRAM_0/DO[28] (EF_SRAM_1024x32_wrapper)
                                                         net72 (net)
                      0.055860    0.012977    7.023033 v output72/A (sky130_fd_sc_hd__buf_12)
     1    0.191124    0.102096    0.189476    7.212510 v output72/X (sky130_fd_sc_hd__buf_12)
                                                         wbs_dat_o[28] (net)
                      0.102151    0.002052    7.214561 v wbs_dat_o[28] (out)
                                              7.214561   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  0.100000    5.670000   clock uncertainty
                                  0.000000    5.670000   clock reconvergence pessimism
                                 -1.130000    4.540000   output external delay
                                              4.540000   data required time
---------------------------------------------------------------------------------------------
                                              4.540000   data required time
                                             -7.214561   data arrival time
---------------------------------------------------------------------------------------------
                                              2.674561   slack (MET)


Startpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[23] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock source latency
     1    0.062728    0.610000    0.000000    4.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.626723    0.007943    4.657944 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.062536    0.090185    0.282177    4.940120 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.090190    0.000531    4.940651 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.133663    0.147427    0.208637    5.149288 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.148782    0.010728    5.160016 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
     1    0.063698    0.047937    1.850148    7.010164 v SRAM_0/DO[23] (EF_SRAM_1024x32_wrapper)
                                                         net67 (net)
                      0.056620    0.013104    7.023268 v output67/A (sky130_fd_sc_hd__buf_12)
     1    0.190474    0.102005    0.190123    7.213391 v output67/X (sky130_fd_sc_hd__buf_12)
                                                         wbs_dat_o[23] (net)
                      0.102021    0.001210    7.214602 v wbs_dat_o[23] (out)
                                              7.214602   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  0.100000    5.670000   clock uncertainty
                                  0.000000    5.670000   clock reconvergence pessimism
                                 -1.130000    4.540000   output external delay
                                              4.540000   data required time
---------------------------------------------------------------------------------------------
                                              4.540000   data required time
                                             -7.214602   data arrival time
---------------------------------------------------------------------------------------------
                                              2.674602   slack (MET)


Startpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[31] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock source latency
     1    0.062728    0.610000    0.000000    4.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.626723    0.007943    4.657944 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.062536    0.090185    0.282177    4.940120 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.090190    0.000531    4.940651 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.133663    0.147427    0.208637    5.149288 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.148782    0.010728    5.160016 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
     1    0.067587    0.048754    1.850398    7.010414 v SRAM_0/DO[31] (EF_SRAM_1024x32_wrapper)
                                                         net76 (net)
                      0.060377    0.016837    7.027251 v output76/A (sky130_fd_sc_hd__buf_12)
     1    0.190880    0.102411    0.191384    7.218636 v output76/X (sky130_fd_sc_hd__buf_12)
                                                         wbs_dat_o[31] (net)
                      0.102453    0.001812    7.220448 v wbs_dat_o[31] (out)
                                              7.220448   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  0.100000    5.670000   clock uncertainty
                                  0.000000    5.670000   clock reconvergence pessimism
                                 -1.130000    4.540000   output external delay
                                              4.540000   data required time
---------------------------------------------------------------------------------------------
                                              4.540000   data required time
                                             -7.220448   data arrival time
---------------------------------------------------------------------------------------------
                                              2.680448   slack (MET)


Startpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[30] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock source latency
     1    0.062728    0.610000    0.000000    4.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.626723    0.007943    4.657944 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.062536    0.090185    0.282177    4.940120 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.090190    0.000531    4.940651 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.133663    0.147427    0.208637    5.149288 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.148782    0.010728    5.160016 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
     1    0.071193    0.050015    1.850625    7.010641 v SRAM_0/DO[30] (EF_SRAM_1024x32_wrapper)
                                                         net75 (net)
                      0.064075    0.018286    7.028926 v output75/A (sky130_fd_sc_hd__buf_12)
     1    0.191162    0.102578    0.192950    7.221877 v output75/X (sky130_fd_sc_hd__buf_12)
                                                         wbs_dat_o[30] (net)
                      0.102625    0.001929    7.223805 v wbs_dat_o[30] (out)
                                              7.223805   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  0.100000    5.670000   clock uncertainty
                                  0.000000    5.670000   clock reconvergence pessimism
                                 -1.130000    4.540000   output external delay
                                              4.540000   data required time
---------------------------------------------------------------------------------------------
                                              4.540000   data required time
                                             -7.223805   data arrival time
---------------------------------------------------------------------------------------------
                                              2.683805   slack (MET)


Startpoint: wb_rst_i (input port clocked by clk)
Endpoint: _6_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                 12.500000   17.150000 v input external delay
     1    0.002550    0.000000    0.000000   17.150000 v wb_rst_i (in)
                                                         wb_rst_i (net)
                      0.000023    0.000011   17.150009 v input1/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.007863    0.052850    0.087704   17.237715 v input1/X (sky130_fd_sc_hd__clkbuf_1)
                                                         net1 (net)
                      0.052850    0.000211   17.237925 v _3_/A (sky130_fd_sc_hd__inv_2)
     1    0.004593    0.029728    0.047407   17.285334 ^ _3_/Y (sky130_fd_sc_hd__inv_2)
                                                         _1_ (net)
                      0.029728    0.000027   17.285360 ^ _6_/RESET_B (sky130_fd_sc_hd__dfrtp_1)
                                             17.285360   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.062728    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.626723    0.008780    5.578780 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.062536    0.090185    0.311879    5.890659 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.090971    0.006869    5.897528 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.012603    0.035606    0.141923    6.039451 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.035607    0.000635    6.040087 ^ _6_/CLK (sky130_fd_sc_hd__dfrtp_1)
                                  0.100000    6.140087   clock uncertainty
                                  0.000000    6.140087   clock reconvergence pessimism
                                  0.313486    6.453573   library removal time
                                              6.453573   data required time
---------------------------------------------------------------------------------------------
                                              6.453573   data required time
                                            -17.285360   data arrival time
---------------------------------------------------------------------------------------------
                                             10.831787   slack (MET)



