Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (lin64) Build 2258646 Thu Jun 14 20:02:38 MDT 2018
| Date         : Tue Aug  7 14:07:30 2018
| Host         : duazel-portable running 64-bit Ubuntu 16.04.5 LTS
| Command      : report_control_sets -verbose -file kernel_jacobi_1d_imper_control_sets_placed.rpt
| Design       : kernel_jacobi_1d_imper
| Device       : xc7k160t
---------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    22 |
| Unused register locations in slices containing registers |    30 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      8 |            1 |
|     14 |            2 |
|    16+ |           19 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             898 |          127 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              56 |           10 |
| Yes          | No                    | No                     |             836 |          133 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |             220 |           34 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+--------------+--------------------------------------------------------------------------+---------------------------------------------------------------+------------------+----------------+
| Clock Signal |                               Enable Signal                              |                        Set/Reset Signal                       | Slice Load Count | Bel Load Count |
+--------------+--------------------------------------------------------------------------+---------------------------------------------------------------+------------------+----------------+
|  ap_clk      | grp_operator_double_div3_fu_133/ap_CS_fsm_state2                         |                                                               |                1 |              8 |
|  ap_clk      | ap_NS_fsm1                                                               | t_reg_99                                                      |                2 |             14 |
|  ap_clk      | ap_CS_fsm_state2                                                         |                                                               |                3 |             14 |
|  ap_clk      | grp_operator_double_div3_fu_133/ap_CS_fsm_state3                         |                                                               |                2 |             16 |
|  ap_clk      | grp_operator_double_div3_fu_133/ap_CS_fsm_state4                         |                                                               |                3 |             16 |
|  ap_clk      | grp_operator_double_div3_fu_133/ap_CS_fsm_state7                         |                                                               |                2 |             16 |
|  ap_clk      | grp_operator_double_div3_fu_133/ap_CS_fsm_state5                         |                                                               |                3 |             16 |
|  ap_clk      | grp_operator_double_div3_fu_133/ap_CS_fsm_state6                         |                                                               |                2 |             16 |
|  ap_clk      | grp_operator_double_div3_fu_133/p_Repl2_1_reg_5680                       | grp_operator_double_div3_fu_133/p_Repl2_1_reg_568[10]_i_1_n_2 |                2 |             22 |
|  ap_clk      | tmp_4_reg_2321                                                           |                                                               |                5 |             28 |
|  ap_clk      | ap_CS_fsm_state8                                                         |                                                               |                5 |             28 |
|  ap_clk      | A_we1                                                                    | ap_NS_fsm11_out                                               |                3 |             28 |
|  ap_clk      | B_we0                                                                    | i_reg_1100                                                    |                5 |             28 |
|  ap_clk      |                                                                          | ap_rst                                                        |               10 |             56 |
|  ap_clk      | j_1_reg_2750                                                             |                                                               |                9 |             56 |
|  ap_clk      | grp_operator_double_div3_fu_133/ap_NS_fsm1                               |                                                               |               15 |            110 |
|  ap_clk      | ap_CS_fsm_state4                                                         |                                                               |               25 |            128 |
|  ap_clk      | grp_operator_double_div3_fu_133/E[0]                                     |                                                               |               19 |            128 |
|  ap_clk      | grp_operator_double_div3_fu_133/grp_operator_double_div3_fu_133_ap_ready | ap_rst                                                        |               22 |            128 |
|  ap_clk      | reg_1420                                                                 |                                                               |               24 |            128 |
|  ap_clk      | reg_1480                                                                 |                                                               |               15 |            128 |
|  ap_clk      |                                                                          |                                                               |              127 |            898 |
+--------------+--------------------------------------------------------------------------+---------------------------------------------------------------+------------------+----------------+


