OpenROAD autotuner-v1-2861-g832b18e7 
This program is licensed under the BSD-3 license. See the LICENSE file for details.
Components of this program may be licensed under more restrictive licenses which must be honored.
[INFO ORD-0030] Using 16 thread(s).
detailed_route arguments: -bottom_routing_layer metal2 -top_routing_layer metal10 -save_guide_updates -verbose 1 -drc_report_iter_step 5
[INFO DRT-0149] Reading tech and libs.

Units:                2000
Number of layers:     21
Number of macros:     140
Number of vias:       27
Number of viarulegen: 19

[INFO DRT-0150] Reading design.

Design:                   black_parrot
Die area:                 ( 0 0 ) ( 2700000 2600000 )
Number of track patterns: 20
Number of DEF vias:       0
Number of components:     717137
Number of terminals:      1198
Number of snets:          2
Number of nets:           334506

[WARNING DRT-0419] No routing tracks pass through the center of Term multi_top/me/genblk1_0__bp_cce_top/bp_cce/directory.wg_ram.macro_mem0.mem/w_mask_in[0]
[WARNING DRT-0419] No routing tracks pass through the center of Term multi_top/me/genblk1_0__bp_cce_top/bp_cce/directory.wg_ram.macro_mem0.mem/w_mask_in[1]
[WARNING DRT-0419] No routing tracks pass through the center of Term multi_top/me/genblk1_0__bp_cce_top/bp_cce/directory.wg_ram.macro_mem0.mem/w_mask_in[2]
[WARNING DRT-0419] No routing tracks pass through the center of Term multi_top/me/genblk1_0__bp_cce_top/bp_cce/directory.wg_ram.macro_mem0.mem/w_mask_in[3]
[WARNING DRT-0419] No routing tracks pass through the center of Term multi_top/me/genblk1_0__bp_cce_top/bp_cce/directory.wg_ram.macro_mem0.mem/w_mask_in[4]
[WARNING DRT-0419] No routing tracks pass through the center of Term multi_top/me/genblk1_0__bp_cce_top/bp_cce/directory.wg_ram.macro_mem0.mem/w_mask_in[5]
[WARNING DRT-0419] No routing tracks pass through the center of Term multi_top/me/genblk1_0__bp_cce_top/bp_cce/directory.wg_ram.macro_mem0.mem/w_mask_in[6]
[WARNING DRT-0419] No routing tracks pass through the center of Term multi_top/me/genblk1_0__bp_cce_top/bp_cce/directory.wg_ram.macro_mem0.mem/w_mask_in[7]
[WARNING DRT-0419] No routing tracks pass through the center of Term multi_top/me/genblk1_0__bp_cce_top/bp_cce/directory.wg_ram.macro_mem0.mem/w_mask_in[8]
[WARNING DRT-0419] No routing tracks pass through the center of Term multi_top/me/genblk1_0__bp_cce_top/bp_cce/directory.wg_ram.macro_mem0.mem/w_mask_in[9]
[WARNING DRT-0419] No routing tracks pass through the center of Term multi_top/me/genblk1_0__bp_cce_top/bp_cce/directory.wg_ram.macro_mem0.mem/w_mask_in[10]
[WARNING DRT-0419] No routing tracks pass through the center of Term multi_top/me/genblk1_0__bp_cce_top/bp_cce/directory.wg_ram.macro_mem0.mem/w_mask_in[11]
[WARNING DRT-0419] No routing tracks pass through the center of Term multi_top/me/genblk1_0__bp_cce_top/bp_cce/directory.wg_ram.macro_mem0.mem/w_mask_in[12]
[WARNING DRT-0419] No routing tracks pass through the center of Term multi_top/me/genblk1_0__bp_cce_top/bp_cce/directory.wg_ram.macro_mem0.mem/w_mask_in[13]
[WARNING DRT-0419] No routing tracks pass through the center of Term multi_top/me/genblk1_0__bp_cce_top/bp_cce/directory.wg_ram.macro_mem0.mem/w_mask_in[14]
[WARNING DRT-0419] No routing tracks pass through the center of Term multi_top/me/genblk1_0__bp_cce_top/bp_cce/directory.wg_ram.macro_mem0.mem/w_mask_in[15]
[WARNING DRT-0419] No routing tracks pass through the center of Term multi_top/me/genblk1_0__bp_cce_top/bp_cce/directory.wg_ram.macro_mem0.mem/w_mask_in[16]
[WARNING DRT-0419] No routing tracks pass through the center of Term multi_top/me/genblk1_0__bp_cce_top/bp_cce/directory.wg_ram.macro_mem0.mem/w_mask_in[17]
[WARNING DRT-0419] No routing tracks pass through the center of Term multi_top/me/genblk1_0__bp_cce_top/bp_cce/directory.wg_ram.macro_mem0.mem/w_mask_in[18]
[WARNING DRT-0419] No routing tracks pass through the center of Term multi_top/me/genblk1_0__bp_cce_top/bp_cce/directory.wg_ram.macro_mem0.mem/w_mask_in[19]
[WARNING DRT-0419] No routing tracks pass through the center of Term multi_top/me/genblk1_0__bp_cce_top/bp_cce/directory.wg_ram.macro_mem0.mem/w_mask_in[20]
[WARNING DRT-0419] No routing tracks pass through the center of Term multi_top/me/genblk1_0__bp_cce_top/bp_cce/directory.wg_ram.macro_mem0.mem/w_mask_in[21]
[WARNING DRT-0419] No routing tracks pass through the center of Term multi_top/me/genblk1_0__bp_cce_top/bp_cce/directory.wg_ram.macro_mem0.mem/w_mask_in[22]
[WARNING DRT-0419] No routing tracks pass through the center of Term multi_top/me/genblk1_0__bp_cce_top/bp_cce/directory.wg_ram.macro_mem0.mem/w_mask_in[23]
[WARNING DRT-0419] No routing tracks pass through the center of Term multi_top/me/genblk1_0__bp_cce_top/bp_cce/directory.wg_ram.macro_mem0.mem/w_mask_in[24]
[WARNING DRT-0419] No routing tracks pass through the center of Term multi_top/me/genblk1_0__bp_cce_top/bp_cce/directory.wg_ram.macro_mem0.mem/w_mask_in[25]
[WARNING DRT-0419] No routing tracks pass through the center of Term multi_top/me/genblk1_0__bp_cce_top/bp_cce/directory.wg_ram.macro_mem0.mem/w_mask_in[26]
[WARNING DRT-0419] No routing tracks pass through the center of Term multi_top/me/genblk1_0__bp_cce_top/bp_cce/directory.wg_ram.macro_mem0.mem/w_mask_in[27]
[WARNING DRT-0419] No routing tracks pass through the center of Term multi_top/me/genblk1_0__bp_cce_top/bp_cce/directory.wg_ram.macro_mem0.mem/w_mask_in[28]
[WARNING DRT-0419] No routing tracks pass through the center of Term multi_top/me/genblk1_0__bp_cce_top/bp_cce/directory.wg_ram.macro_mem0.mem/w_mask_in[29]
[WARNING DRT-0419] No routing tracks pass through the center of Term multi_top/me/genblk1_0__bp_cce_top/bp_cce/directory.wg_ram.macro_mem0.mem/w_mask_in[30]
[WARNING DRT-0419] No routing tracks pass through the center of Term multi_top/me/genblk1_0__bp_cce_top/bp_cce/directory.wg_ram.macro_mem0.mem/w_mask_in[31]
[WARNING DRT-0419] No routing tracks pass through the center of Term multi_top/me/genblk1_0__bp_cce_top/bp_cce/directory.wg_ram.macro_mem0.mem/w_mask_in[32]
[WARNING DRT-0419] No routing tracks pass through the center of Term multi_top/me/genblk1_0__bp_cce_top/bp_cce/directory.wg_ram.macro_mem0.mem/w_mask_in[33]
[WARNING DRT-0419] No routing tracks pass through the center of Term multi_top/me/genblk1_0__bp_cce_top/bp_cce/directory.wg_ram.macro_mem0.mem/w_mask_in[34]
[WARNING DRT-0419] No routing tracks pass through the center of Term multi_top/me/genblk1_0__bp_cce_top/bp_cce/directory.wg_ram.macro_mem0.mem/w_mask_in[35]
[WARNING DRT-0419] No routing tracks pass through the center of Term multi_top/me/genblk1_0__bp_cce_top/bp_cce/directory.wg_ram.macro_mem0.mem/w_mask_in[36]
[WARNING DRT-0419] No routing tracks pass through the center of Term multi_top/me/genblk1_0__bp_cce_top/bp_cce/directory.wg_ram.macro_mem0.mem/w_mask_in[37]
[WARNING DRT-0419] No routing tracks pass through the center of Term multi_top/me/genblk1_0__bp_cce_top/bp_cce/directory.wg_ram.macro_mem0.mem/w_mask_in[38]
[WARNING DRT-0419] No routing tracks pass through the center of Term multi_top/me/genblk1_0__bp_cce_top/bp_cce/directory.wg_ram.macro_mem0.mem/w_mask_in[39]
[WARNING DRT-0419] No routing tracks pass through the center of Term multi_top/me/genblk1_0__bp_cce_top/bp_cce/directory.wg_ram.macro_mem0.mem/w_mask_in[40]
[WARNING DRT-0419] No routing tracks pass through the center of Term multi_top/me/genblk1_0__bp_cce_top/bp_cce/directory.wg_ram.macro_mem0.mem/w_mask_in[41]
[WARNING DRT-0419] No routing tracks pass through the center of Term multi_top/me/genblk1_0__bp_cce_top/bp_cce/directory.wg_ram.macro_mem0.mem/w_mask_in[42]
[WARNING DRT-0419] No routing tracks pass through the center of Term multi_top/me/genblk1_0__bp_cce_top/bp_cce/directory.wg_ram.macro_mem0.mem/w_mask_in[43]
[WARNING DRT-0419] No routing tracks pass through the center of Term multi_top/me/genblk1_0__bp_cce_top/bp_cce/directory.wg_ram.macro_mem0.mem/w_mask_in[44]
[WARNING DRT-0419] No routing tracks pass through the center of Term multi_top/me/genblk1_0__bp_cce_top/bp_cce/directory.wg_ram.macro_mem0.mem/w_mask_in[45]
[WARNING DRT-0419] No routing tracks pass through the center of Term multi_top/me/genblk1_0__bp_cce_top/bp_cce/directory.wg_ram.macro_mem0.mem/w_mask_in[46]
[WARNING DRT-0419] No routing tracks pass through the center of Term multi_top/me/genblk1_0__bp_cce_top/bp_cce/directory.wg_ram.macro_mem0.mem/w_mask_in[47]
[WARNING DRT-0419] No routing tracks pass through the center of Term multi_top/me/genblk1_0__bp_cce_top/bp_cce/directory.wg_ram.macro_mem0.mem/w_mask_in[48]
[WARNING DRT-0419] No routing tracks pass through the center of Term multi_top/me/genblk1_0__bp_cce_top/bp_cce/directory.wg_ram.macro_mem0.mem/w_mask_in[49]
[WARNING DRT-0419] No routing tracks pass through the center of Term multi_top/me/genblk1_0__bp_cce_top/bp_cce/directory.wg_ram.macro_mem0.mem/w_mask_in[50]
[WARNING DRT-0419] No routing tracks pass through the center of Term multi_top/me/genblk1_0__bp_cce_top/bp_cce/directory.wg_ram.macro_mem0.mem/w_mask_in[51]
[WARNING DRT-0419] No routing tracks pass through the center of Term multi_top/me/genblk1_0__bp_cce_top/bp_cce/directory.wg_ram.macro_mem0.mem/w_mask_in[52]
[WARNING DRT-0419] No routing tracks pass through the center of Term multi_top/me/genblk1_0__bp_cce_top/bp_cce/directory.wg_ram.macro_mem0.mem/w_mask_in[53]
[WARNING DRT-0419] No routing tracks pass through the center of Term multi_top/me/genblk1_0__bp_cce_top/bp_cce/directory.wg_ram.macro_mem0.mem/w_mask_in[54]
[WARNING DRT-0419] No routing tracks pass through the center of Term multi_top/me/genblk1_0__bp_cce_top/bp_cce/directory.wg_ram.macro_mem0.mem/w_mask_in[55]
[WARNING DRT-0419] No routing tracks pass through the center of Term multi_top/me/genblk1_0__bp_cce_top/bp_cce/directory.wg_ram.macro_mem0.mem/w_mask_in[56]
[WARNING DRT-0419] No routing tracks pass through the center of Term multi_top/me/genblk1_0__bp_cce_top/bp_cce/directory.wg_ram.macro_mem0.mem/w_mask_in[57]
[WARNING DRT-0419] No routing tracks pass through the center of Term multi_top/me/genblk1_0__bp_cce_top/bp_cce/directory.wg_ram.macro_mem0.mem/w_mask_in[58]
[WARNING DRT-0419] No routing tracks pass through the center of Term multi_top/me/genblk1_0__bp_cce_top/bp_cce/directory.wg_ram.macro_mem0.mem/w_mask_in[59]
[WARNING DRT-0419] No routing tracks pass through the center of Term multi_top/me/genblk1_0__bp_cce_top/bp_cce/directory.wg_ram.macro_mem0.mem/w_mask_in[60]
[WARNING DRT-0419] No routing tracks pass through the center of Term multi_top/me/genblk1_0__bp_cce_top/bp_cce/directory.wg_ram.macro_mem0.mem/w_mask_in[61]
[WARNING DRT-0419] No routing tracks pass through the center of Term multi_top/me/genblk1_0__bp_cce_top/bp_cce/directory.wg_ram.macro_mem0.mem/w_mask_in[62]
[WARNING DRT-0419] No routing tracks pass through the center of Term multi_top/me/genblk1_0__bp_cce_top/bp_cce/directory.wg_ram.macro_mem0.mem/w_mask_in[63]
[WARNING DRT-0419] No routing tracks pass through the center of Term multi_top/me/genblk1_0__bp_cce_top/bp_cce/directory.wg_ram.macro_mem0.mem/w_mask_in[64]
[WARNING DRT-0419] No routing tracks pass through the center of Term multi_top/me/genblk1_0__bp_cce_top/bp_cce/directory.wg_ram.macro_mem0.mem/w_mask_in[65]
[WARNING DRT-0419] No routing tracks pass through the center of Term multi_top/me/genblk1_0__bp_cce_top/bp_cce/directory.wg_ram.macro_mem0.mem/w_mask_in[66]
[WARNING DRT-0419] No routing tracks pass through the center of Term multi_top/me/genblk1_0__bp_cce_top/bp_cce/directory.wg_ram.macro_mem0.mem/w_mask_in[67]
[WARNING DRT-0419] No routing tracks pass through the center of Term multi_top/me/genblk1_0__bp_cce_top/bp_cce/directory.wg_ram.macro_mem0.mem/w_mask_in[68]
[WARNING DRT-0419] No routing tracks pass through the center of Term multi_top/me/genblk1_0__bp_cce_top/bp_cce/directory.wg_ram.macro_mem0.mem/w_mask_in[69]
[WARNING DRT-0419] No routing tracks pass through the center of Term multi_top/me/genblk1_0__bp_cce_top/bp_cce/directory.wg_ram.macro_mem0.mem/w_mask_in[70]
[WARNING DRT-0419] No routing tracks pass through the center of Term multi_top/me/genblk1_0__bp_cce_top/bp_cce/directory.wg_ram.macro_mem0.mem/w_mask_in[71]
[WARNING DRT-0419] No routing tracks pass through the center of Term multi_top/me/genblk1_0__bp_cce_top/bp_cce/directory.wg_ram.macro_mem0.mem/w_mask_in[72]
[WARNING DRT-0419] No routing tracks pass through the center of Term multi_top/me/genblk1_0__bp_cce_top/bp_cce/directory.wg_ram.macro_mem0.mem/w_mask_in[73]
[WARNING DRT-0419] No routing tracks pass through the center of Term multi_top/me/genblk1_0__bp_cce_top/bp_cce/directory.wg_ram.macro_mem0.mem/w_mask_in[74]
[WARNING DRT-0419] No routing tracks pass through the center of Term multi_top/me/genblk1_0__bp_cce_top/bp_cce/directory.wg_ram.macro_mem0.mem/w_mask_in[75]
[WARNING DRT-0419] No routing tracks pass through the center of Term multi_top/me/genblk1_0__bp_cce_top/bp_cce/directory.wg_ram.macro_mem0.mem/w_mask_in[76]
[WARNING DRT-0419] No routing tracks pass through the center of Term multi_top/me/genblk1_0__bp_cce_top/bp_cce/directory.wg_ram.macro_mem0.mem/w_mask_in[77]
[WARNING DRT-0419] No routing tracks pass through the center of Term multi_top/me/genblk1_0__bp_cce_top/bp_cce/directory.wg_ram.macro_mem0.mem/w_mask_in[78]
[WARNING DRT-0419] No routing tracks pass through the center of Term multi_top/me/genblk1_0__bp_cce_top/bp_cce/directory.wg_ram.macro_mem0.mem/w_mask_in[79]
[WARNING DRT-0419] No routing tracks pass through the center of Term multi_top/me/genblk1_0__bp_cce_top/bp_cce/directory.wg_ram.macro_mem0.mem/w_mask_in[80]
[WARNING DRT-0419] No routing tracks pass through the center of Term multi_top/me/genblk1_0__bp_cce_top/bp_cce/directory.wg_ram.macro_mem0.mem/w_mask_in[81]
[WARNING DRT-0419] No routing tracks pass through the center of Term multi_top/me/genblk1_0__bp_cce_top/bp_cce/directory.wg_ram.macro_mem0.mem/w_mask_in[82]
[WARNING DRT-0419] No routing tracks pass through the center of Term multi_top/me/genblk1_0__bp_cce_top/bp_cce/directory.wg_ram.macro_mem0.mem/w_mask_in[83]
[WARNING DRT-0419] No routing tracks pass through the center of Term multi_top/me/genblk1_0__bp_cce_top/bp_cce/directory.wg_ram.macro_mem0.mem/w_mask_in[84]
[WARNING DRT-0419] No routing tracks pass through the center of Term multi_top/me/genblk1_0__bp_cce_top/bp_cce/directory.wg_ram.macro_mem0.mem/w_mask_in[85]
[WARNING DRT-0419] No routing tracks pass through the center of Term multi_top/me/genblk1_0__bp_cce_top/bp_cce/directory.wg_ram.macro_mem0.mem/w_mask_in[86]
[WARNING DRT-0419] No routing tracks pass through the center of Term multi_top/me/genblk1_0__bp_cce_top/bp_cce/directory.wg_ram.macro_mem0.mem/w_mask_in[87]
[WARNING DRT-0419] No routing tracks pass through the center of Term multi_top/me/genblk1_0__bp_cce_top/bp_cce/directory.wg_ram.macro_mem0.mem/w_mask_in[88]
[WARNING DRT-0419] No routing tracks pass through the center of Term multi_top/me/genblk1_0__bp_cce_top/bp_cce/directory.wg_ram.macro_mem0.mem/w_mask_in[89]
[WARNING DRT-0419] No routing tracks pass through the center of Term multi_top/me/genblk1_0__bp_cce_top/bp_cce/directory.wg_ram.macro_mem0.mem/w_mask_in[90]
[WARNING DRT-0419] No routing tracks pass through the center of Term multi_top/me/genblk1_0__bp_cce_top/bp_cce/directory.wg_ram.macro_mem0.mem/w_mask_in[91]
[WARNING DRT-0419] No routing tracks pass through the center of Term multi_top/me/genblk1_0__bp_cce_top/bp_cce/directory.wg_ram.macro_mem0.mem/w_mask_in[92]
[WARNING DRT-0419] No routing tracks pass through the center of Term multi_top/me/genblk1_0__bp_cce_top/bp_cce/directory.wg_ram.macro_mem0.mem/w_mask_in[93]
[WARNING DRT-0419] No routing tracks pass through the center of Term multi_top/me/genblk1_0__bp_cce_top/bp_cce/directory.wg_ram.macro_mem0.mem/w_mask_in[94]
[WARNING DRT-0419] No routing tracks pass through the center of Term multi_top/me/genblk1_0__bp_cce_top/bp_cce/directory.wg_ram.macro_mem0.mem/w_mask_in[95]
[WARNING DRT-0419] No routing tracks pass through the center of Term multi_top/me/genblk1_0__bp_cce_top/bp_cce/directory.wg_ram.macro_mem0.mem/rd_out[0]
[WARNING DRT-0419] No routing tracks pass through the center of Term multi_top/me/genblk1_0__bp_cce_top/bp_cce/directory.wg_ram.macro_mem0.mem/rd_out[1]
[WARNING DRT-0419] No routing tracks pass through the center of Term multi_top/me/genblk1_0__bp_cce_top/bp_cce/directory.wg_ram.macro_mem0.mem/rd_out[2]
[WARNING DRT-0419] No routing tracks pass through the center of Term multi_top/me/genblk1_0__bp_cce_top/bp_cce/directory.wg_ram.macro_mem0.mem/rd_out[3]
[WARNING DRT-0419] No routing tracks pass through the center of Term multi_top/me/genblk1_0__bp_cce_top/bp_cce/directory.wg_ram.macro_mem0.mem/rd_out[4]
[WARNING DRT-0419] No routing tracks pass through the center of Term multi_top/me/genblk1_0__bp_cce_top/bp_cce/directory.wg_ram.macro_mem0.mem/rd_out[5]
[WARNING DRT-0419] No routing tracks pass through the center of Term multi_top/me/genblk1_0__bp_cce_top/bp_cce/directory.wg_ram.macro_mem0.mem/rd_out[6]
[WARNING DRT-0419] No routing tracks pass through the center of Term multi_top/me/genblk1_0__bp_cce_top/bp_cce/directory.wg_ram.macro_mem0.mem/rd_out[7]
[WARNING DRT-0419] No routing tracks pass through the center of Term multi_top/me/genblk1_0__bp_cce_top/bp_cce/directory.wg_ram.macro_mem0.mem/rd_out[8]
[WARNING DRT-0419] No routing tracks pass through the center of Term multi_top/me/genblk1_0__bp_cce_top/bp_cce/directory.wg_ram.macro_mem0.mem/rd_out[9]
[WARNING DRT-0419] No routing tracks pass through the center of Term multi_top/me/genblk1_0__bp_cce_top/bp_cce/directory.wg_ram.macro_mem0.mem/rd_out[10]
[WARNING DRT-0419] No routing tracks pass through the center of Term multi_top/me/genblk1_0__bp_cce_top/bp_cce/directory.wg_ram.macro_mem0.mem/rd_out[11]
[WARNING DRT-0419] No routing tracks pass through the center of Term multi_top/me/genblk1_0__bp_cce_top/bp_cce/directory.wg_ram.macro_mem0.mem/rd_out[12]
[WARNING DRT-0419] No routing tracks pass through the center of Term multi_top/me/genblk1_0__bp_cce_top/bp_cce/directory.wg_ram.macro_mem0.mem/rd_out[13]
[WARNING DRT-0419] No routing tracks pass through the center of Term multi_top/me/genblk1_0__bp_cce_top/bp_cce/directory.wg_ram.macro_mem0.mem/rd_out[14]
[WARNING DRT-0419] No routing tracks pass through the center of Term multi_top/me/genblk1_0__bp_cce_top/bp_cce/directory.wg_ram.macro_mem0.mem/rd_out[15]
[WARNING DRT-0419] No routing tracks pass through the center of Term multi_top/me/genblk1_0__bp_cce_top/bp_cce/directory.wg_ram.macro_mem0.mem/rd_out[16]
[WARNING DRT-0419] No routing tracks pass through the center of Term multi_top/me/genblk1_0__bp_cce_top/bp_cce/directory.wg_ram.macro_mem0.mem/rd_out[17]
[WARNING DRT-0419] No routing tracks pass through the center of Term multi_top/me/genblk1_0__bp_cce_top/bp_cce/directory.wg_ram.macro_mem0.mem/rd_out[18]
[WARNING DRT-0419] No routing tracks pass through the center of Term multi_top/me/genblk1_0__bp_cce_top/bp_cce/directory.wg_ram.macro_mem0.mem/rd_out[19]
[WARNING DRT-0419] No routing tracks pass through the center of Term multi_top/me/genblk1_0__bp_cce_top/bp_cce/directory.wg_ram.macro_mem0.mem/rd_out[20]
[WARNING DRT-0419] No routing tracks pass through the center of Term multi_top/me/genblk1_0__bp_cce_top/bp_cce/directory.wg_ram.macro_mem0.mem/rd_out[21]
[WARNING DRT-0419] No routing tracks pass through the center of Term multi_top/me/genblk1_0__bp_cce_top/bp_cce/directory.wg_ram.macro_mem0.mem/rd_out[22]
[WARNING DRT-0419] No routing tracks pass through the center of Term multi_top/me/genblk1_0__bp_cce_top/bp_cce/directory.wg_ram.macro_mem0.mem/rd_out[23]
[WARNING DRT-0419] No routing tracks pass through the center of Term multi_top/me/genblk1_0__bp_cce_top/bp_cce/directory.wg_ram.macro_mem0.mem/rd_out[24]
[WARNING DRT-0419] No routing tracks pass through the center of Term multi_top/me/genblk1_0__bp_cce_top/bp_cce/directory.wg_ram.macro_mem0.mem/rd_out[25]
[WARNING DRT-0419] No routing tracks pass through the center of Term multi_top/me/genblk1_0__bp_cce_top/bp_cce/directory.wg_ram.macro_mem0.mem/rd_out[26]
[WARNING DRT-0419] No routing tracks pass through the center of Term multi_top/me/genblk1_0__bp_cce_top/bp_cce/directory.wg_ram.macro_mem0.mem/rd_out[27]
[WARNING DRT-0419] No routing tracks pass through the center of Term multi_top/me/genblk1_0__bp_cce_top/bp_cce/directory.wg_ram.macro_mem0.mem/rd_out[28]
[WARNING DRT-0419] No routing tracks pass through the center of Term multi_top/me/genblk1_0__bp_cce_top/bp_cce/directory.wg_ram.macro_mem0.mem/rd_out[29]
[WARNING DRT-0419] No routing tracks pass through the center of Term multi_top/me/genblk1_0__bp_cce_top/bp_cce/directory.wg_ram.macro_mem0.mem/rd_out[30]
[WARNING DRT-0419] No routing tracks pass through the center of Term multi_top/me/genblk1_0__bp_cce_top/bp_cce/directory.wg_ram.macro_mem0.mem/rd_out[31]
[WARNING DRT-0419] No routing tracks pass through the center of Term multi_top/me/genblk1_0__bp_cce_top/bp_cce/directory.wg_ram.macro_mem0.mem/rd_out[32]
[WARNING DRT-0419] No routing tracks pass through the center of Term multi_top/me/genblk1_0__bp_cce_top/bp_cce/directory.wg_ram.macro_mem0.mem/rd_out[33]
[WARNING DRT-0419] No routing tracks pass through the center of Term multi_top/me/genblk1_0__bp_cce_top/bp_cce/directory.wg_ram.macro_mem0.mem/rd_out[34]
[WARNING DRT-0419] No routing tracks pass through the center of Term multi_top/me/genblk1_0__bp_cce_top/bp_cce/directory.wg_ram.macro_mem0.mem/rd_out[35]
[WARNING DRT-0419] No routing tracks pass through the center of Term multi_top/me/genblk1_0__bp_cce_top/bp_cce/directory.wg_ram.macro_mem0.mem/rd_out[36]
[WARNING DRT-0419] No routing tracks pass through the center of Term multi_top/me/genblk1_0__bp_cce_top/bp_cce/directory.wg_ram.macro_mem0.mem/rd_out[37]
[WARNING DRT-0419] No routing tracks pass through the center of Term multi_top/me/genblk1_0__bp_cce_top/bp_cce/directory.wg_ram.macro_mem0.mem/rd_out[38]
[WARNING DRT-0419] No routing tracks pass through the center of Term multi_top/me/genblk1_0__bp_cce_top/bp_cce/directory.wg_ram.macro_mem0.mem/rd_out[39]
[WARNING DRT-0419] No routing tracks pass through the center of Term multi_top/me/genblk1_0__bp_cce_top/bp_cce/directory.wg_ram.macro_mem0.mem/rd_out[40]
[WARNING DRT-0419] No routing tracks pass through the center of Term multi_top/me/genblk1_0__bp_cce_top/bp_cce/directory.wg_ram.macro_mem0.mem/rd_out[41]
[WARNING DRT-0419] No routing tracks pass through the center of Term multi_top/me/genblk1_0__bp_cce_top/bp_cce/directory.wg_ram.macro_mem0.mem/rd_out[42]
[WARNING DRT-0419] No routing tracks pass through the center of Term multi_top/me/genblk1_0__bp_cce_top/bp_cce/directory.wg_ram.macro_mem0.mem/rd_out[43]
[WARNING DRT-0419] No routing tracks pass through the center of Term multi_top/me/genblk1_0__bp_cce_top/bp_cce/directory.wg_ram.macro_mem0.mem/rd_out[44]
[WARNING DRT-0419] No routing tracks pass through the center of Term multi_top/me/genblk1_0__bp_cce_top/bp_cce/directory.wg_ram.macro_mem0.mem/rd_out[45]
[WARNING DRT-0419] No routing tracks pass through the center of Term multi_top/me/genblk1_0__bp_cce_top/bp_cce/directory.wg_ram.macro_mem0.mem/rd_out[46]
[WARNING DRT-0419] No routing tracks pass through the center of Term multi_top/me/genblk1_0__bp_cce_top/bp_cce/directory.wg_ram.macro_mem0.mem/rd_out[47]
[WARNING DRT-0419] No routing tracks pass through the center of Term multi_top/me/genblk1_0__bp_cce_top/bp_cce/directory.wg_ram.macro_mem0.mem/rd_out[48]
[WARNING DRT-0419] No routing tracks pass through the center of Term multi_top/me/genblk1_0__bp_cce_top/bp_cce/directory.wg_ram.macro_mem0.mem/rd_out[49]
[WARNING DRT-0419] No routing tracks pass through the center of Term multi_top/me/genblk1_0__bp_cce_top/bp_cce/directory.wg_ram.macro_mem0.mem/rd_out[50]
[WARNING DRT-0419] No routing tracks pass through the center of Term multi_top/me/genblk1_0__bp_cce_top/bp_cce/directory.wg_ram.macro_mem0.mem/rd_out[51]
[WARNING DRT-0419] No routing tracks pass through the center of Term multi_top/me/genblk1_0__bp_cce_top/bp_cce/directory.wg_ram.macro_mem0.mem/rd_out[52]
[WARNING DRT-0419] No routing tracks pass through the center of Term multi_top/me/genblk1_0__bp_cce_top/bp_cce/directory.wg_ram.macro_mem0.mem/rd_out[53]
[WARNING DRT-0419] No routing tracks pass through the center of Term multi_top/me/genblk1_0__bp_cce_top/bp_cce/directory.wg_ram.macro_mem0.mem/rd_out[54]
[WARNING DRT-0419] No routing tracks pass through the center of Term multi_top/me/genblk1_0__bp_cce_top/bp_cce/directory.wg_ram.macro_mem0.mem/rd_out[55]
[WARNING DRT-0419] No routing tracks pass through the center of Term multi_top/me/genblk1_0__bp_cce_top/bp_cce/directory.wg_ram.macro_mem0.mem/rd_out[56]
[WARNING DRT-0419] No routing tracks pass through the center of Term multi_top/me/genblk1_0__bp_cce_top/bp_cce/directory.wg_ram.macro_mem0.mem/rd_out[57]
[WARNING DRT-0419] No routing tracks pass through the center of Term multi_top/me/genblk1_0__bp_cce_top/bp_cce/directory.wg_ram.macro_mem0.mem/rd_out[58]
[WARNING DRT-0419] No routing tracks pass through the center of Term multi_top/me/genblk1_0__bp_cce_top/bp_cce/directory.wg_ram.macro_mem0.mem/rd_out[59]
[WARNING DRT-0419] No routing tracks pass through the center of Term multi_top/me/genblk1_0__bp_cce_top/bp_cce/directory.wg_ram.macro_mem0.mem/rd_out[60]
[WARNING DRT-0419] No routing tracks pass through the center of Term multi_top/me/genblk1_0__bp_cce_top/bp_cce/directory.wg_ram.macro_mem0.mem/rd_out[61]
[WARNING DRT-0419] No routing tracks pass through the center of Term multi_top/me/genblk1_0__bp_cce_top/bp_cce/directory.wg_ram.macro_mem0.mem/rd_out[62]
[WARNING DRT-0419] No routing tracks pass through the center of Term multi_top/me/genblk1_0__bp_cce_top/bp_cce/directory.wg_ram.macro_mem0.mem/rd_out[63]
[WARNING DRT-0419] No routing tracks pass through the center of Term multi_top/me/genblk1_0__bp_cce_top/bp_cce/directory.wg_ram.macro_mem0.mem/rd_out[64]
[WARNING DRT-0419] No routing tracks pass through the center of Term multi_top/me/genblk1_0__bp_cce_top/bp_cce/directory.wg_ram.macro_mem0.mem/rd_out[65]
[WARNING DRT-0419] No routing tracks pass through the center of Term multi_top/me/genblk1_0__bp_cce_top/bp_cce/directory.wg_ram.macro_mem0.mem/rd_out[66]
[WARNING DRT-0419] No routing tracks pass through the center of Term multi_top/me/genblk1_0__bp_cce_top/bp_cce/directory.wg_ram.macro_mem0.mem/rd_out[67]
[WARNING DRT-0419] No routing tracks pass through the center of Term multi_top/me/genblk1_0__bp_cce_top/bp_cce/directory.wg_ram.macro_mem0.mem/rd_out[68]
[WARNING DRT-0419] No routing tracks pass through the center of Term multi_top/me/genblk1_0__bp_cce_top/bp_cce/directory.wg_ram.macro_mem0.mem/rd_out[69]
[WARNING DRT-0419] No routing tracks pass through the center of Term multi_top/me/genblk1_0__bp_cce_top/bp_cce/directory.wg_ram.macro_mem0.mem/rd_out[70]
[WARNING DRT-0419] No routing tracks pass through the center of Term multi_top/me/genblk1_0__bp_cce_top/bp_cce/directory.wg_ram.macro_mem0.mem/rd_out[71]
[WARNING DRT-0419] No routing tracks pass through the center of Term multi_top/me/genblk1_0__bp_cce_top/bp_cce/directory.wg_ram.macro_mem0.mem/rd_out[72]
[WARNING DRT-0419] No routing tracks pass through the center of Term multi_top/me/genblk1_0__bp_cce_top/bp_cce/directory.wg_ram.macro_mem0.mem/rd_out[73]
[WARNING DRT-0419] No routing tracks pass through the center of Term multi_top/me/genblk1_0__bp_cce_top/bp_cce/directory.wg_ram.macro_mem0.mem/rd_out[74]
[WARNING DRT-0419] No routing tracks pass through the center of Term multi_top/me/genblk1_0__bp_cce_top/bp_cce/directory.wg_ram.macro_mem0.mem/rd_out[75]
[WARNING DRT-0419] No routing tracks pass through the center of Term multi_top/me/genblk1_0__bp_cce_top/bp_cce/directory.wg_ram.macro_mem0.mem/rd_out[76]
[WARNING DRT-0419] No routing tracks pass through the center of Term multi_top/me/genblk1_0__bp_cce_top/bp_cce/directory.wg_ram.macro_mem0.mem/rd_out[77]
[WARNING DRT-0419] No routing tracks pass through the center of Term multi_top/me/genblk1_0__bp_cce_top/bp_cce/directory.wg_ram.macro_mem0.mem/rd_out[78]
[WARNING DRT-0419] No routing tracks pass through the center of Term multi_top/me/genblk1_0__bp_cce_top/bp_cce/directory.wg_ram.macro_mem0.mem/rd_out[79]
[WARNING DRT-0419] No routing tracks pass through the center of Term multi_top/me/genblk1_0__bp_cce_top/bp_cce/directory.wg_ram.macro_mem0.mem/rd_out[80]
[WARNING DRT-0419] No routing tracks pass through the center of Term multi_top/me/genblk1_0__bp_cce_top/bp_cce/directory.wg_ram.macro_mem0.mem/rd_out[81]
[WARNING DRT-0419] No routing tracks pass through the center of Term multi_top/me/genblk1_0__bp_cce_top/bp_cce/directory.wg_ram.macro_mem0.mem/rd_out[82]
[WARNING DRT-0419] No routing tracks pass through the center of Term multi_top/me/genblk1_0__bp_cce_top/bp_cce/directory.wg_ram.macro_mem0.mem/rd_out[83]
[WARNING DRT-0419] No routing tracks pass through the center of Term multi_top/me/genblk1_0__bp_cce_top/bp_cce/directory.wg_ram.macro_mem0.mem/rd_out[84]
[WARNING DRT-0419] No routing tracks pass through the center of Term multi_top/me/genblk1_0__bp_cce_top/bp_cce/directory.wg_ram.macro_mem0.mem/rd_out[85]
[WARNING DRT-0419] No routing tracks pass through the center of Term multi_top/me/genblk1_0__bp_cce_top/bp_cce/directory.wg_ram.macro_mem0.mem/rd_out[86]
[WARNING DRT-0419] No routing tracks pass through the center of Term multi_top/me/genblk1_0__bp_cce_top/bp_cce/directory.wg_ram.macro_mem0.mem/rd_out[87]
[WARNING DRT-0419] No routing tracks pass through the center of Term multi_top/me/genblk1_0__bp_cce_top/bp_cce/directory.wg_ram.macro_mem0.mem/rd_out[88]
[WARNING DRT-0419] No routing tracks pass through the center of Term multi_top/me/genblk1_0__bp_cce_top/bp_cce/directory.wg_ram.macro_mem0.mem/rd_out[89]
[WARNING DRT-0419] No routing tracks pass through the center of Term multi_top/me/genblk1_0__bp_cce_top/bp_cce/directory.wg_ram.macro_mem0.mem/rd_out[90]
[WARNING DRT-0419] No routing tracks pass through the center of Term multi_top/me/genblk1_0__bp_cce_top/bp_cce/directory.wg_ram.macro_mem0.mem/rd_out[91]
[WARNING DRT-0419] No routing tracks pass through the center of Term multi_top/me/genblk1_0__bp_cce_top/bp_cce/directory.wg_ram.macro_mem0.mem/rd_out[92]
[WARNING DRT-0419] No routing tracks pass through the center of Term multi_top/me/genblk1_0__bp_cce_top/bp_cce/directory.wg_ram.macro_mem0.mem/rd_out[93]
[WARNING DRT-0419] No routing tracks pass through the center of Term multi_top/me/genblk1_0__bp_cce_top/bp_cce/directory.wg_ram.macro_mem0.mem/rd_out[94]
[WARNING DRT-0419] No routing tracks pass through the center of Term multi_top/me/genblk1_0__bp_cce_top/bp_cce/directory.wg_ram.macro_mem0.mem/rd_out[95]
[WARNING DRT-0419] No routing tracks pass through the center of Term multi_top/me/genblk1_0__bp_cce_top/bp_cce/directory.wg_ram.macro_mem0.mem/wd_in[0]
[WARNING DRT-0419] No routing tracks pass through the center of Term multi_top/me/genblk1_0__bp_cce_top/bp_cce/directory.wg_ram.macro_mem0.mem/wd_in[1]
[WARNING DRT-0419] No routing tracks pass through the center of Term multi_top/me/genblk1_0__bp_cce_top/bp_cce/directory.wg_ram.macro_mem0.mem/wd_in[2]
[WARNING DRT-0419] No routing tracks pass through the center of Term multi_top/me/genblk1_0__bp_cce_top/bp_cce/directory.wg_ram.macro_mem0.mem/wd_in[3]
[WARNING DRT-0419] No routing tracks pass through the center of Term multi_top/me/genblk1_0__bp_cce_top/bp_cce/directory.wg_ram.macro_mem0.mem/wd_in[4]
[WARNING DRT-0419] No routing tracks pass through the center of Term multi_top/me/genblk1_0__bp_cce_top/bp_cce/directory.wg_ram.macro_mem0.mem/wd_in[5]
[WARNING DRT-0419] No routing tracks pass through the center of Term multi_top/me/genblk1_0__bp_cce_top/bp_cce/directory.wg_ram.macro_mem0.mem/wd_in[6]
[WARNING DRT-0419] No routing tracks pass through the center of Term multi_top/me/genblk1_0__bp_cce_top/bp_cce/directory.wg_ram.macro_mem0.mem/wd_in[7]
[WARNING DRT-0419] No routing tracks pass through the center of Term multi_top/me/genblk1_0__bp_cce_top/bp_cce/directory.wg_ram.macro_mem0.mem/wd_in[8]
[WARNING DRT-0419] No routing tracks pass through the center of Term multi_top/me/genblk1_0__bp_cce_top/bp_cce/directory.wg_ram.macro_mem0.mem/wd_in[9]
[WARNING DRT-0419] No routing tracks pass through the center of Term multi_top/me/genblk1_0__bp_cce_top/bp_cce/directory.wg_ram.macro_mem0.mem/wd_in[10]
[WARNING DRT-0419] No routing tracks pass through the center of Term multi_top/me/genblk1_0__bp_cce_top/bp_cce/directory.wg_ram.macro_mem0.mem/wd_in[11]
[WARNING DRT-0419] No routing tracks pass through the center of Term multi_top/me/genblk1_0__bp_cce_top/bp_cce/directory.wg_ram.macro_mem0.mem/wd_in[12]
[WARNING DRT-0419] No routing tracks pass through the center of Term multi_top/me/genblk1_0__bp_cce_top/bp_cce/directory.wg_ram.macro_mem0.mem/wd_in[13]
[WARNING DRT-0419] No routing tracks pass through the center of Term multi_top/me/genblk1_0__bp_cce_top/bp_cce/directory.wg_ram.macro_mem0.mem/wd_in[14]
[WARNING DRT-0419] No routing tracks pass through the center of Term multi_top/me/genblk1_0__bp_cce_top/bp_cce/directory.wg_ram.macro_mem0.mem/wd_in[15]
[WARNING DRT-0419] No routing tracks pass through the center of Term multi_top/me/genblk1_0__bp_cce_top/bp_cce/directory.wg_ram.macro_mem0.mem/wd_in[16]
[WARNING DRT-0419] No routing tracks pass through the center of Term multi_top/me/genblk1_0__bp_cce_top/bp_cce/directory.wg_ram.macro_mem0.mem/wd_in[17]
[WARNING DRT-0419] No routing tracks pass through the center of Term multi_top/me/genblk1_0__bp_cce_top/bp_cce/directory.wg_ram.macro_mem0.mem/wd_in[18]
[WARNING DRT-0419] No routing tracks pass through the center of Term multi_top/me/genblk1_0__bp_cce_top/bp_cce/directory.wg_ram.macro_mem0.mem/wd_in[19]
[WARNING DRT-0419] No routing tracks pass through the center of Term multi_top/me/genblk1_0__bp_cce_top/bp_cce/directory.wg_ram.macro_mem0.mem/wd_in[20]
[WARNING DRT-0419] No routing tracks pass through the center of Term multi_top/me/genblk1_0__bp_cce_top/bp_cce/directory.wg_ram.macro_mem0.mem/wd_in[21]
[WARNING DRT-0419] No routing tracks pass through the center of Term multi_top/me/genblk1_0__bp_cce_top/bp_cce/directory.wg_ram.macro_mem0.mem/wd_in[22]
[WARNING DRT-0419] No routing tracks pass through the center of Term multi_top/me/genblk1_0__bp_cce_top/bp_cce/directory.wg_ram.macro_mem0.mem/wd_in[23]
[WARNING DRT-0419] No routing tracks pass through the center of Term multi_top/me/genblk1_0__bp_cce_top/bp_cce/directory.wg_ram.macro_mem0.mem/wd_in[24]
[WARNING DRT-0419] No routing tracks pass through the center of Term multi_top/me/genblk1_0__bp_cce_top/bp_cce/directory.wg_ram.macro_mem0.mem/wd_in[25]
[WARNING DRT-0419] No routing tracks pass through the center of Term multi_top/me/genblk1_0__bp_cce_top/bp_cce/directory.wg_ram.macro_mem0.mem/wd_in[26]
[WARNING DRT-0419] No routing tracks pass through the center of Term multi_top/me/genblk1_0__bp_cce_top/bp_cce/directory.wg_ram.macro_mem0.mem/wd_in[27]
[WARNING DRT-0419] No routing tracks pass through the center of Term multi_top/me/genblk1_0__bp_cce_top/bp_cce/directory.wg_ram.macro_mem0.mem/wd_in[28]
[WARNING DRT-0419] No routing tracks pass through the center of Term multi_top/me/genblk1_0__bp_cce_top/bp_cce/directory.wg_ram.macro_mem0.mem/wd_in[29]
[WARNING DRT-0419] No routing tracks pass through the center of Term multi_top/me/genblk1_0__bp_cce_top/bp_cce/directory.wg_ram.macro_mem0.mem/wd_in[30]
[WARNING DRT-0419] No routing tracks pass through the center of Term multi_top/me/genblk1_0__bp_cce_top/bp_cce/directory.wg_ram.macro_mem0.mem/wd_in[31]
[WARNING DRT-0419] No routing tracks pass through the center of Term multi_top/me/genblk1_0__bp_cce_top/bp_cce/directory.wg_ram.macro_mem0.mem/wd_in[32]
[WARNING DRT-0419] No routing tracks pass through the center of Term multi_top/me/genblk1_0__bp_cce_top/bp_cce/directory.wg_ram.macro_mem0.mem/wd_in[33]
[WARNING DRT-0419] No routing tracks pass through the center of Term multi_top/me/genblk1_0__bp_cce_top/bp_cce/directory.wg_ram.macro_mem0.mem/wd_in[34]
[WARNING DRT-0419] No routing tracks pass through the center of Term multi_top/me/genblk1_0__bp_cce_top/bp_cce/directory.wg_ram.macro_mem0.mem/wd_in[35]
[WARNING DRT-0419] No routing tracks pass through the center of Term multi_top/me/genblk1_0__bp_cce_top/bp_cce/directory.wg_ram.macro_mem0.mem/wd_in[36]
[WARNING DRT-0419] No routing tracks pass through the center of Term multi_top/me/genblk1_0__bp_cce_top/bp_cce/directory.wg_ram.macro_mem0.mem/wd_in[37]
[WARNING DRT-0419] No routing tracks pass through the center of Term multi_top/me/genblk1_0__bp_cce_top/bp_cce/directory.wg_ram.macro_mem0.mem/wd_in[38]
[WARNING DRT-0419] No routing tracks pass through the center of Term multi_top/me/genblk1_0__bp_cce_top/bp_cce/directory.wg_ram.macro_mem0.mem/wd_in[39]
[WARNING DRT-0419] No routing tracks pass through the center of Term multi_top/me/genblk1_0__bp_cce_top/bp_cce/directory.wg_ram.macro_mem0.mem/wd_in[40]
[WARNING DRT-0419] No routing tracks pass through the center of Term multi_top/me/genblk1_0__bp_cce_top/bp_cce/directory.wg_ram.macro_mem0.mem/wd_in[41]
[WARNING DRT-0419] No routing tracks pass through the center of Term multi_top/me/genblk1_0__bp_cce_top/bp_cce/directory.wg_ram.macro_mem0.mem/wd_in[42]
[WARNING DRT-0419] No routing tracks pass through the center of Term multi_top/me/genblk1_0__bp_cce_top/bp_cce/directory.wg_ram.macro_mem0.mem/wd_in[43]
[WARNING DRT-0419] No routing tracks pass through the center of Term multi_top/me/genblk1_0__bp_cce_top/bp_cce/directory.wg_ram.macro_mem0.mem/wd_in[44]
[WARNING DRT-0419] No routing tracks pass through the center of Term multi_top/me/genblk1_0__bp_cce_top/bp_cce/directory.wg_ram.macro_mem0.mem/wd_in[45]
[WARNING DRT-0419] No routing tracks pass through the center of Term multi_top/me/genblk1_0__bp_cce_top/bp_cce/directory.wg_ram.macro_mem0.mem/wd_in[46]
[WARNING DRT-0419] No routing tracks pass through the center of Term multi_top/me/genblk1_0__bp_cce_top/bp_cce/directory.wg_ram.macro_mem0.mem/wd_in[47]
[WARNING DRT-0419] No routing tracks pass through the center of Term multi_top/me/genblk1_0__bp_cce_top/bp_cce/directory.wg_ram.macro_mem0.mem/wd_in[48]
[WARNING DRT-0419] No routing tracks pass through the center of Term multi_top/me/genblk1_0__bp_cce_top/bp_cce/directory.wg_ram.macro_mem0.mem/wd_in[49]
[WARNING DRT-0419] No routing tracks pass through the center of Term multi_top/me/genblk1_0__bp_cce_top/bp_cce/directory.wg_ram.macro_mem0.mem/wd_in[50]
[WARNING DRT-0419] No routing tracks pass through the center of Term multi_top/me/genblk1_0__bp_cce_top/bp_cce/directory.wg_ram.macro_mem0.mem/wd_in[51]
[WARNING DRT-0419] No routing tracks pass through the center of Term multi_top/me/genblk1_0__bp_cce_top/bp_cce/directory.wg_ram.macro_mem0.mem/wd_in[52]
[WARNING DRT-0419] No routing tracks pass through the center of Term multi_top/me/genblk1_0__bp_cce_top/bp_cce/directory.wg_ram.macro_mem0.mem/wd_in[53]
[WARNING DRT-0419] No routing tracks pass through the center of Term multi_top/me/genblk1_0__bp_cce_top/bp_cce/directory.wg_ram.macro_mem0.mem/wd_in[54]
[WARNING DRT-0419] No routing tracks pass through the center of Term multi_top/me/genblk1_0__bp_cce_top/bp_cce/directory.wg_ram.macro_mem0.mem/wd_in[55]
[WARNING DRT-0419] No routing tracks pass through the center of Term multi_top/me/genblk1_0__bp_cce_top/bp_cce/directory.wg_ram.macro_mem0.mem/wd_in[56]
[WARNING DRT-0419] No routing tracks pass through the center of Term multi_top/me/genblk1_0__bp_cce_top/bp_cce/directory.wg_ram.macro_mem0.mem/wd_in[57]
[WARNING DRT-0419] No routing tracks pass through the center of Term multi_top/me/genblk1_0__bp_cce_top/bp_cce/directory.wg_ram.macro_mem0.mem/wd_in[58]
[WARNING DRT-0419] No routing tracks pass through the center of Term multi_top/me/genblk1_0__bp_cce_top/bp_cce/directory.wg_ram.macro_mem0.mem/wd_in[59]
[WARNING DRT-0419] No routing tracks pass through the center of Term multi_top/me/genblk1_0__bp_cce_top/bp_cce/directory.wg_ram.macro_mem0.mem/wd_in[60]
[WARNING DRT-0419] No routing tracks pass through the center of Term multi_top/me/genblk1_0__bp_cce_top/bp_cce/directory.wg_ram.macro_mem0.mem/wd_in[61]
[WARNING DRT-0419] No routing tracks pass through the center of Term multi_top/me/genblk1_0__bp_cce_top/bp_cce/directory.wg_ram.macro_mem0.mem/wd_in[62]
[WARNING DRT-0419] No routing tracks pass through the center of Term multi_top/me/genblk1_0__bp_cce_top/bp_cce/directory.wg_ram.macro_mem0.mem/wd_in[63]
[WARNING DRT-0419] No routing tracks pass through the center of Term multi_top/me/genblk1_0__bp_cce_top/bp_cce/directory.wg_ram.macro_mem0.mem/wd_in[64]
[WARNING DRT-0419] No routing tracks pass through the center of Term multi_top/me/genblk1_0__bp_cce_top/bp_cce/directory.wg_ram.macro_mem0.mem/wd_in[65]
[WARNING DRT-0419] No routing tracks pass through the center of Term multi_top/me/genblk1_0__bp_cce_top/bp_cce/directory.wg_ram.macro_mem0.mem/wd_in[66]
[WARNING DRT-0419] No routing tracks pass through the center of Term multi_top/me/genblk1_0__bp_cce_top/bp_cce/directory.wg_ram.macro_mem0.mem/wd_in[67]
[WARNING DRT-0419] No routing tracks pass through the center of Term multi_top/me/genblk1_0__bp_cce_top/bp_cce/directory.wg_ram.macro_mem0.mem/wd_in[68]
[WARNING DRT-0419] No routing tracks pass through the center of Term multi_top/me/genblk1_0__bp_cce_top/bp_cce/directory.wg_ram.macro_mem0.mem/wd_in[69]
[WARNING DRT-0419] No routing tracks pass through the center of Term multi_top/me/genblk1_0__bp_cce_top/bp_cce/directory.wg_ram.macro_mem0.mem/wd_in[70]
[WARNING DRT-0419] No routing tracks pass through the center of Term multi_top/me/genblk1_0__bp_cce_top/bp_cce/directory.wg_ram.macro_mem0.mem/wd_in[71]
[WARNING DRT-0419] No routing tracks pass through the center of Term multi_top/me/genblk1_0__bp_cce_top/bp_cce/directory.wg_ram.macro_mem0.mem/wd_in[72]
[WARNING DRT-0419] No routing tracks pass through the center of Term multi_top/me/genblk1_0__bp_cce_top/bp_cce/directory.wg_ram.macro_mem0.mem/wd_in[73]
[WARNING DRT-0419] No routing tracks pass through the center of Term multi_top/me/genblk1_0__bp_cce_top/bp_cce/directory.wg_ram.macro_mem0.mem/wd_in[74]
[WARNING DRT-0419] No routing tracks pass through the center of Term multi_top/me/genblk1_0__bp_cce_top/bp_cce/directory.wg_ram.macro_mem0.mem/wd_in[75]
[WARNING DRT-0419] No routing tracks pass through the center of Term multi_top/me/genblk1_0__bp_cce_top/bp_cce/directory.wg_ram.macro_mem0.mem/wd_in[76]
[WARNING DRT-0419] No routing tracks pass through the center of Term multi_top/me/genblk1_0__bp_cce_top/bp_cce/directory.wg_ram.macro_mem0.mem/wd_in[77]
[WARNING DRT-0419] No routing tracks pass through the center of Term multi_top/me/genblk1_0__bp_cce_top/bp_cce/directory.wg_ram.macro_mem0.mem/wd_in[78]
[WARNING DRT-0419] No routing tracks pass through the center of Term multi_top/me/genblk1_0__bp_cce_top/bp_cce/directory.wg_ram.macro_mem0.mem/wd_in[79]
[WARNING DRT-0419] No routing tracks pass through the center of Term multi_top/me/genblk1_0__bp_cce_top/bp_cce/directory.wg_ram.macro_mem0.mem/wd_in[80]
[WARNING DRT-0419] No routing tracks pass through the center of Term multi_top/me/genblk1_0__bp_cce_top/bp_cce/directory.wg_ram.macro_mem0.mem/wd_in[81]
[WARNING DRT-0419] No routing tracks pass through the center of Term multi_top/me/genblk1_0__bp_cce_top/bp_cce/directory.wg_ram.macro_mem0.mem/wd_in[82]
[WARNING DRT-0419] No routing tracks pass through the center of Term multi_top/me/genblk1_0__bp_cce_top/bp_cce/directory.wg_ram.macro_mem0.mem/wd_in[83]
[WARNING DRT-0419] No routing tracks pass through the center of Term multi_top/me/genblk1_0__bp_cce_top/bp_cce/directory.wg_ram.macro_mem0.mem/wd_in[84]
[WARNING DRT-0419] No routing tracks pass through the center of Term multi_top/me/genblk1_0__bp_cce_top/bp_cce/directory.wg_ram.macro_mem0.mem/wd_in[85]
[WARNING DRT-0419] No routing tracks pass through the center of Term multi_top/me/genblk1_0__bp_cce_top/bp_cce/directory.wg_ram.macro_mem0.mem/wd_in[86]
[WARNING DRT-0419] No routing tracks pass through the center of Term multi_top/me/genblk1_0__bp_cce_top/bp_cce/directory.wg_ram.macro_mem0.mem/wd_in[87]
[WARNING DRT-0419] No routing tracks pass through the center of Term multi_top/me/genblk1_0__bp_cce_top/bp_cce/directory.wg_ram.macro_mem0.mem/wd_in[88]
[WARNING DRT-0419] No routing tracks pass through the center of Term multi_top/me/genblk1_0__bp_cce_top/bp_cce/directory.wg_ram.macro_mem0.mem/wd_in[89]
[WARNING DRT-0419] No routing tracks pass through the center of Term multi_top/me/genblk1_0__bp_cce_top/bp_cce/directory.wg_ram.macro_mem0.mem/wd_in[90]
[WARNING DRT-0419] No routing tracks pass through the center of Term multi_top/me/genblk1_0__bp_cce_top/bp_cce/directory.wg_ram.macro_mem0.mem/wd_in[91]
[WARNING DRT-0419] No routing tracks pass through the center of Term multi_top/me/genblk1_0__bp_cce_top/bp_cce/directory.wg_ram.macro_mem0.mem/wd_in[92]
[WARNING DRT-0419] No routing tracks pass through the center of Term multi_top/me/genblk1_0__bp_cce_top/bp_cce/directory.wg_ram.macro_mem0.mem/wd_in[93]
[WARNING DRT-0419] No routing tracks pass through the center of Term multi_top/me/genblk1_0__bp_cce_top/bp_cce/directory.wg_ram.macro_mem0.mem/wd_in[94]
[WARNING DRT-0419] No routing tracks pass through the center of Term multi_top/me/genblk1_0__bp_cce_top/bp_cce/directory.wg_ram.macro_mem0.mem/wd_in[95]
[WARNING DRT-0419] No routing tracks pass through the center of Term multi_top/me/genblk1_0__bp_cce_top/bp_cce/directory.wg_ram.macro_mem0.mem/addr_in[0]
[WARNING DRT-0419] No routing tracks pass through the center of Term multi_top/me/genblk1_0__bp_cce_top/bp_cce/directory.wg_ram.macro_mem0.mem/addr_in[1]
[WARNING DRT-0419] No routing tracks pass through the center of Term multi_top/me/genblk1_0__bp_cce_top/bp_cce/directory.wg_ram.macro_mem0.mem/addr_in[2]
[WARNING DRT-0419] No routing tracks pass through the center of Term multi_top/me/genblk1_0__bp_cce_top/bp_cce/directory.wg_ram.macro_mem0.mem/addr_in[3]
[WARNING DRT-0419] No routing tracks pass through the center of Term multi_top/me/genblk1_0__bp_cce_top/bp_cce/directory.wg_ram.macro_mem0.mem/addr_in[4]
[WARNING DRT-0419] No routing tracks pass through the center of Term multi_top/me/genblk1_0__bp_cce_top/bp_cce/directory.wg_ram.macro_mem0.mem/addr_in[5]
[WARNING DRT-0419] No routing tracks pass through the center of Term multi_top/me/genblk1_0__bp_cce_top/bp_cce/directory.wg_ram.macro_mem0.mem/we_in
[WARNING DRT-0419] No routing tracks pass through the center of Term multi_top/me/genblk1_0__bp_cce_top/bp_cce/directory.wg_ram.macro_mem0.mem/ce_in
[WARNING DRT-0419] No routing tracks pass through the center of Term multi_top/me/genblk1_0__bp_cce_top/bp_cce/directory.wg_ram.macro_mem0.mem/clk
[WARNING DRT-0419] No routing tracks pass through the center of Term multi_top/me/genblk1_0__bp_cce_top/bp_cce/directory.wg_ram.macro_mem1.mem/w_mask_in[0]
[WARNING DRT-0419] No routing tracks pass through the center of Term multi_top/me/genblk1_0__bp_cce_top/bp_cce/directory.wg_ram.macro_mem1.mem/w_mask_in[1]
[WARNING DRT-0419] No routing tracks pass through the center of Term multi_top/me/genblk1_0__bp_cce_top/bp_cce/directory.wg_ram.macro_mem1.mem/w_mask_in[2]
[WARNING DRT-0419] No routing tracks pass through the center of Term multi_top/me/genblk1_0__bp_cce_top/bp_cce/directory.wg_ram.macro_mem1.mem/w_mask_in[3]
[WARNING DRT-0419] No routing tracks pass through the center of Term multi_top/me/genblk1_0__bp_cce_top/bp_cce/directory.wg_ram.macro_mem1.mem/w_mask_in[4]
[WARNING DRT-0419] No routing tracks pass through the center of Term multi_top/me/genblk1_0__bp_cce_top/bp_cce/directory.wg_ram.macro_mem1.mem/w_mask_in[5]
[WARNING DRT-0419] No routing tracks pass through the center of Term multi_top/me/genblk1_0__bp_cce_top/bp_cce/directory.wg_ram.macro_mem1.mem/w_mask_in[6]
[WARNING DRT-0419] No routing tracks pass through the center of Term multi_top/me/genblk1_0__bp_cce_top/bp_cce/directory.wg_ram.macro_mem1.mem/w_mask_in[7]
[WARNING DRT-0419] No routing tracks pass through the center of Term multi_top/me/genblk1_0__bp_cce_top/bp_cce/directory.wg_ram.macro_mem1.mem/w_mask_in[8]
[WARNING DRT-0419] No routing tracks pass through the center of Term multi_top/me/genblk1_0__bp_cce_top/bp_cce/directory.wg_ram.macro_mem1.mem/w_mask_in[9]
[WARNING DRT-0419] No routing tracks pass through the center of Term multi_top/me/genblk1_0__bp_cce_top/bp_cce/directory.wg_ram.macro_mem1.mem/w_mask_in[10]
[WARNING DRT-0419] No routing tracks pass through the center of Term multi_top/me/genblk1_0__bp_cce_top/bp_cce/directory.wg_ram.macro_mem1.mem/w_mask_in[11]
[WARNING DRT-0419] No routing tracks pass through the center of Term multi_top/me/genblk1_0__bp_cce_top/bp_cce/directory.wg_ram.macro_mem1.mem/w_mask_in[12]
[WARNING DRT-0419] No routing tracks pass through the center of Term multi_top/me/genblk1_0__bp_cce_top/bp_cce/directory.wg_ram.macro_mem1.mem/w_mask_in[13]
[WARNING DRT-0419] No routing tracks pass through the center of Term multi_top/me/genblk1_0__bp_cce_top/bp_cce/directory.wg_ram.macro_mem1.mem/w_mask_in[14]
[WARNING DRT-0419] No routing tracks pass through the center of Term multi_top/me/genblk1_0__bp_cce_top/bp_cce/directory.wg_ram.macro_mem1.mem/w_mask_in[15]
[WARNING DRT-0419] No routing tracks pass through the center of Term multi_top/me/genblk1_0__bp_cce_top/bp_cce/directory.wg_ram.macro_mem1.mem/w_mask_in[16]
[WARNING DRT-0419] No routing tracks pass through the center of Term multi_top/me/genblk1_0__bp_cce_top/bp_cce/directory.wg_ram.macro_mem1.mem/w_mask_in[17]
[WARNING DRT-0419] No routing tracks pass through the center of Term multi_top/me/genblk1_0__bp_cce_top/bp_cce/directory.wg_ram.macro_mem1.mem/w_mask_in[18]
[WARNING DRT-0419] No routing tracks pass through the center of Term multi_top/me/genblk1_0__bp_cce_top/bp_cce/directory.wg_ram.macro_mem1.mem/w_mask_in[19]
[WARNING DRT-0419] No routing tracks pass through the center of Term multi_top/me/genblk1_0__bp_cce_top/bp_cce/directory.wg_ram.macro_mem1.mem/w_mask_in[20]
[WARNING DRT-0419] No routing tracks pass through the center of Term multi_top/me/genblk1_0__bp_cce_top/bp_cce/directory.wg_ram.macro_mem1.mem/w_mask_in[21]
[WARNING DRT-0419] No routing tracks pass through the center of Term multi_top/me/genblk1_0__bp_cce_top/bp_cce/directory.wg_ram.macro_mem1.mem/w_mask_in[22]
[WARNING DRT-0419] No routing tracks pass through the center of Term multi_top/me/genblk1_0__bp_cce_top/bp_cce/directory.wg_ram.macro_mem1.mem/w_mask_in[23]
[WARNING DRT-0419] No routing tracks pass through the center of Term multi_top/me/genblk1_0__bp_cce_top/bp_cce/directory.wg_ram.macro_mem1.mem/w_mask_in[24]
[WARNING DRT-0419] No routing tracks pass through the center of Term multi_top/me/genblk1_0__bp_cce_top/bp_cce/directory.wg_ram.macro_mem1.mem/w_mask_in[25]
[WARNING DRT-0419] No routing tracks pass through the center of Term multi_top/me/genblk1_0__bp_cce_top/bp_cce/directory.wg_ram.macro_mem1.mem/w_mask_in[26]
[WARNING DRT-0419] No routing tracks pass through the center of Term multi_top/me/genblk1_0__bp_cce_top/bp_cce/directory.wg_ram.macro_mem1.mem/w_mask_in[27]
[WARNING DRT-0419] No routing tracks pass through the center of Term multi_top/me/genblk1_0__bp_cce_top/bp_cce/directory.wg_ram.macro_mem1.mem/w_mask_in[28]
[WARNING DRT-0419] No routing tracks pass through the center of Term multi_top/me/genblk1_0__bp_cce_top/bp_cce/directory.wg_ram.macro_mem1.mem/w_mask_in[29]
[WARNING DRT-0419] No routing tracks pass through the center of Term multi_top/me/genblk1_0__bp_cce_top/bp_cce/directory.wg_ram.macro_mem1.mem/w_mask_in[30]
[WARNING DRT-0419] No routing tracks pass through the center of Term multi_top/me/genblk1_0__bp_cce_top/bp_cce/directory.wg_ram.macro_mem1.mem/w_mask_in[31]
[WARNING DRT-0419] No routing tracks pass through the center of Term multi_top/me/genblk1_0__bp_cce_top/bp_cce/directory.wg_ram.macro_mem1.mem/w_mask_in[32]
[WARNING DRT-0419] No routing tracks pass through the center of Term multi_top/me/genblk1_0__bp_cce_top/bp_cce/directory.wg_ram.macro_mem1.mem/w_mask_in[33]
[WARNING DRT-0419] No routing tracks pass through the center of Term multi_top/me/genblk1_0__bp_cce_top/bp_cce/directory.wg_ram.macro_mem1.mem/w_mask_in[34]
[WARNING DRT-0419] No routing tracks pass through the center of Term multi_top/me/genblk1_0__bp_cce_top/bp_cce/directory.wg_ram.macro_mem1.mem/w_mask_in[35]
[WARNING DRT-0419] No routing tracks pass through the center of Term multi_top/me/genblk1_0__bp_cce_top/bp_cce/directory.wg_ram.macro_mem1.mem/w_mask_in[36]
[WARNING DRT-0419] No routing tracks pass through the center of Term multi_top/me/genblk1_0__bp_cce_top/bp_cce/directory.wg_ram.macro_mem1.mem/w_mask_in[37]
[WARNING DRT-0419] No routing tracks pass through the center of Term multi_top/me/genblk1_0__bp_cce_top/bp_cce/directory.wg_ram.macro_mem1.mem/w_mask_in[38]
[WARNING DRT-0419] No routing tracks pass through the center of Term multi_top/me/genblk1_0__bp_cce_top/bp_cce/directory.wg_ram.macro_mem1.mem/w_mask_in[39]
[WARNING DRT-0419] No routing tracks pass through the center of Term multi_top/me/genblk1_0__bp_cce_top/bp_cce/directory.wg_ram.macro_mem1.mem/w_mask_in[40]
[WARNING DRT-0419] No routing tracks pass through the center of Term multi_top/me/genblk1_0__bp_cce_top/bp_cce/directory.wg_ram.macro_mem1.mem/w_mask_in[41]
[WARNING DRT-0419] No routing tracks pass through the center of Term multi_top/me/genblk1_0__bp_cce_top/bp_cce/directory.wg_ram.macro_mem1.mem/w_mask_in[42]
[WARNING DRT-0419] No routing tracks pass through the center of Term multi_top/me/genblk1_0__bp_cce_top/bp_cce/directory.wg_ram.macro_mem1.mem/w_mask_in[43]
[WARNING DRT-0419] No routing tracks pass through the center of Term multi_top/me/genblk1_0__bp_cce_top/bp_cce/directory.wg_ram.macro_mem1.mem/w_mask_in[44]
[WARNING DRT-0419] No routing tracks pass through the center of Term multi_top/me/genblk1_0__bp_cce_top/bp_cce/directory.wg_ram.macro_mem1.mem/w_mask_in[45]
[WARNING DRT-0419] No routing tracks pass through the center of Term multi_top/me/genblk1_0__bp_cce_top/bp_cce/directory.wg_ram.macro_mem1.mem/w_mask_in[46]
[WARNING DRT-0419] No routing tracks pass through the center of Term multi_top/me/genblk1_0__bp_cce_top/bp_cce/directory.wg_ram.macro_mem1.mem/w_mask_in[47]
[WARNING DRT-0419] No routing tracks pass through the center of Term multi_top/me/genblk1_0__bp_cce_top/bp_cce/directory.wg_ram.macro_mem1.mem/w_mask_in[48]
[WARNING DRT-0419] No routing tracks pass through the center of Term multi_top/me/genblk1_0__bp_cce_top/bp_cce/directory.wg_ram.macro_mem1.mem/w_mask_in[49]
[WARNING DRT-0419] No routing tracks pass through the center of Term multi_top/me/genblk1_0__bp_cce_top/bp_cce/directory.wg_ram.macro_mem1.mem/w_mask_in[50]
[WARNING DRT-0419] No routing tracks pass through the center of Term multi_top/me/genblk1_0__bp_cce_top/bp_cce/directory.wg_ram.macro_mem1.mem/w_mask_in[51]
[WARNING DRT-0419] No routing tracks pass through the center of Term multi_top/me/genblk1_0__bp_cce_top/bp_cce/directory.wg_ram.macro_mem1.mem/w_mask_in[52]
[WARNING DRT-0419] No routing tracks pass through the center of Term multi_top/me/genblk1_0__bp_cce_top/bp_cce/directory.wg_ram.macro_mem1.mem/w_mask_in[53]
[WARNING DRT-0419] No routing tracks pass through the center of Term multi_top/me/genblk1_0__bp_cce_top/bp_cce/directory.wg_ram.macro_mem1.mem/w_mask_in[54]
[WARNING DRT-0419] No routing tracks pass through the center of Term multi_top/me/genblk1_0__bp_cce_top/bp_cce/directory.wg_ram.macro_mem1.mem/w_mask_in[55]
[WARNING DRT-0419] No routing tracks pass through the center of Term multi_top/me/genblk1_0__bp_cce_top/bp_cce/directory.wg_ram.macro_mem1.mem/w_mask_in[56]
[WARNING DRT-0419] No routing tracks pass through the center of Term multi_top/me/genblk1_0__bp_cce_top/bp_cce/directory.wg_ram.macro_mem1.mem/w_mask_in[57]
[WARNING DRT-0419] No routing tracks pass through the center of Term multi_top/me/genblk1_0__bp_cce_top/bp_cce/directory.wg_ram.macro_mem1.mem/w_mask_in[58]
[WARNING DRT-0419] No routing tracks pass through the center of Term multi_top/me/genblk1_0__bp_cce_top/bp_cce/directory.wg_ram.macro_mem1.mem/w_mask_in[59]
[WARNING DRT-0419] No routing tracks pass through the center of Term multi_top/me/genblk1_0__bp_cce_top/bp_cce/directory.wg_ram.macro_mem1.mem/w_mask_in[60]
[WARNING DRT-0419] No routing tracks pass through the center of Term multi_top/me/genblk1_0__bp_cce_top/bp_cce/directory.wg_ram.macro_mem1.mem/w_mask_in[61]
[WARNING DRT-0419] No routing tracks pass through the center of Term multi_top/me/genblk1_0__bp_cce_top/bp_cce/directory.wg_ram.macro_mem1.mem/w_mask_in[62]
[WARNING DRT-0419] No routing tracks pass through the center of Term multi_top/me/genblk1_0__bp_cce_top/bp_cce/directory.wg_ram.macro_mem1.mem/w_mask_in[63]
[WARNING DRT-0419] No routing tracks pass through the center of Term multi_top/me/genblk1_0__bp_cce_top/bp_cce/directory.wg_ram.macro_mem1.mem/w_mask_in[64]
[WARNING DRT-0419] No routing tracks pass through the center of Term multi_top/me/genblk1_0__bp_cce_top/bp_cce/directory.wg_ram.macro_mem1.mem/w_mask_in[65]
[WARNING DRT-0419] No routing tracks pass through the center of Term multi_top/me/genblk1_0__bp_cce_top/bp_cce/directory.wg_ram.macro_mem1.mem/w_mask_in[66]
[WARNING DRT-0419] No routing tracks pass through the center of Term multi_top/me/genblk1_0__bp_cce_top/bp_cce/directory.wg_ram.macro_mem1.mem/w_mask_in[67]
[WARNING DRT-0419] No routing tracks pass through the center of Term multi_top/me/genblk1_0__bp_cce_top/bp_cce/directory.wg_ram.macro_mem1.mem/w_mask_in[68]
[WARNING DRT-0419] No routing tracks pass through the center of Term multi_top/me/genblk1_0__bp_cce_top/bp_cce/directory.wg_ram.macro_mem1.mem/w_mask_in[69]
[WARNING DRT-0419] No routing tracks pass through the center of Term multi_top/me/genblk1_0__bp_cce_top/bp_cce/directory.wg_ram.macro_mem1.mem/w_mask_in[70]
[WARNING DRT-0419] No routing tracks pass through the center of Term multi_top/me/genblk1_0__bp_cce_top/bp_cce/directory.wg_ram.macro_mem1.mem/w_mask_in[71]
[WARNING DRT-0419] No routing tracks pass through the center of Term multi_top/me/genblk1_0__bp_cce_top/bp_cce/directory.wg_ram.macro_mem1.mem/w_mask_in[72]
[WARNING DRT-0419] No routing tracks pass through the center of Term multi_top/me/genblk1_0__bp_cce_top/bp_cce/directory.wg_ram.macro_mem1.mem/w_mask_in[73]
[WARNING DRT-0419] No routing tracks pass through the center of Term multi_top/me/genblk1_0__bp_cce_top/bp_cce/directory.wg_ram.macro_mem1.mem/w_mask_in[74]
[WARNING DRT-0419] No routing tracks pass through the center of Term multi_top/me/genblk1_0__bp_cce_top/bp_cce/directory.wg_ram.macro_mem1.mem/w_mask_in[75]
[WARNING DRT-0419] No routing tracks pass through the center of Term multi_top/me/genblk1_0__bp_cce_top/bp_cce/directory.wg_ram.macro_mem1.mem/w_mask_in[76]
[WARNING DRT-0419] No routing tracks pass through the center of Term multi_top/me/genblk1_0__bp_cce_top/bp_cce/directory.wg_ram.macro_mem1.mem/w_mask_in[77]
[WARNING DRT-0419] No routing tracks pass through the center of Term multi_top/me/genblk1_0__bp_cce_top/bp_cce/directory.wg_ram.macro_mem1.mem/w_mask_in[78]
[WARNING DRT-0419] No routing tracks pass through the center of Term multi_top/me/genblk1_0__bp_cce_top/bp_cce/directory.wg_ram.macro_mem1.mem/w_mask_in[79]
[WARNING DRT-0419] No routing tracks pass through the center of Term multi_top/me/genblk1_0__bp_cce_top/bp_cce/directory.wg_ram.macro_mem1.mem/w_mask_in[80]
[WARNING DRT-0419] No routing tracks pass through the center of Term multi_top/me/genblk1_0__bp_cce_top/bp_cce/directory.wg_ram.macro_mem1.mem/w_mask_in[81]
[WARNING DRT-0419] No routing tracks pass through the center of Term multi_top/me/genblk1_0__bp_cce_top/bp_cce/directory.wg_ram.macro_mem1.mem/w_mask_in[82]
[WARNING DRT-0419] No routing tracks pass through the center of Term multi_top/me/genblk1_0__bp_cce_top/bp_cce/directory.wg_ram.macro_mem1.mem/w_mask_in[83]
[WARNING DRT-0419] No routing tracks pass through the center of Term multi_top/me/genblk1_0__bp_cce_top/bp_cce/directory.wg_ram.macro_mem1.mem/w_mask_in[84]
[WARNING DRT-0419] No routing tracks pass through the center of Term multi_top/me/genblk1_0__bp_cce_top/bp_cce/directory.wg_ram.macro_mem1.mem/w_mask_in[85]
[WARNING DRT-0419] No routing tracks pass through the center of Term multi_top/me/genblk1_0__bp_cce_top/bp_cce/directory.wg_ram.macro_mem1.mem/w_mask_in[86]
[WARNING DRT-0419] No routing tracks pass through the center of Term multi_top/me/genblk1_0__bp_cce_top/bp_cce/directory.wg_ram.macro_mem1.mem/w_mask_in[87]
[WARNING DRT-0419] No routing tracks pass through the center of Term multi_top/me/genblk1_0__bp_cce_top/bp_cce/directory.wg_ram.macro_mem1.mem/w_mask_in[88]
[WARNING DRT-0419] No routing tracks pass through the center of Term multi_top/me/genblk1_0__bp_cce_top/bp_cce/directory.wg_ram.macro_mem1.mem/w_mask_in[89]
[WARNING DRT-0419] No routing tracks pass through the center of Term multi_top/me/genblk1_0__bp_cce_top/bp_cce/directory.wg_ram.macro_mem1.mem/w_mask_in[90]
[WARNING DRT-0419] No routing tracks pass through the center of Term multi_top/me/genblk1_0__bp_cce_top/bp_cce/directory.wg_ram.macro_mem1.mem/w_mask_in[91]
[WARNING DRT-0419] No routing tracks pass through the center of Term multi_top/me/genblk1_0__bp_cce_top/bp_cce/directory.wg_ram.macro_mem1.mem/w_mask_in[92]
[WARNING DRT-0419] No routing tracks pass through the center of Term multi_top/me/genblk1_0__bp_cce_top/bp_cce/directory.wg_ram.macro_mem1.mem/w_mask_in[93]
[WARNING DRT-0419] No routing tracks pass through the center of Term multi_top/me/genblk1_0__bp_cce_top/bp_cce/directory.wg_ram.macro_mem1.mem/w_mask_in[94]
[WARNING DRT-0419] No routing tracks pass through the center of Term multi_top/me/genblk1_0__bp_cce_top/bp_cce/directory.wg_ram.macro_mem1.mem/w_mask_in[95]
[WARNING DRT-0419] No routing tracks pass through the center of Term multi_top/me/genblk1_0__bp_cce_top/bp_cce/directory.wg_ram.macro_mem1.mem/rd_out[0]
[WARNING DRT-0419] No routing tracks pass through the center of Term multi_top/me/genblk1_0__bp_cce_top/bp_cce/directory.wg_ram.macro_mem1.mem/rd_out[1]
[WARNING DRT-0419] No routing tracks pass through the center of Term multi_top/me/genblk1_0__bp_cce_top/bp_cce/directory.wg_ram.macro_mem1.mem/rd_out[2]
[WARNING DRT-0419] No routing tracks pass through the center of Term multi_top/me/genblk1_0__bp_cce_top/bp_cce/directory.wg_ram.macro_mem1.mem/rd_out[3]
[WARNING DRT-0419] No routing tracks pass through the center of Term multi_top/me/genblk1_0__bp_cce_top/bp_cce/directory.wg_ram.macro_mem1.mem/rd_out[4]
[WARNING DRT-0419] No routing tracks pass through the center of Term multi_top/me/genblk1_0__bp_cce_top/bp_cce/directory.wg_ram.macro_mem1.mem/rd_out[5]
[WARNING DRT-0419] No routing tracks pass through the center of Term multi_top/me/genblk1_0__bp_cce_top/bp_cce/directory.wg_ram.macro_mem1.mem/rd_out[6]
[WARNING DRT-0419] No routing tracks pass through the center of Term multi_top/me/genblk1_0__bp_cce_top/bp_cce/directory.wg_ram.macro_mem1.mem/rd_out[7]
[WARNING DRT-0419] No routing tracks pass through the center of Term multi_top/me/genblk1_0__bp_cce_top/bp_cce/directory.wg_ram.macro_mem1.mem/rd_out[8]
[WARNING DRT-0419] No routing tracks pass through the center of Term multi_top/me/genblk1_0__bp_cce_top/bp_cce/directory.wg_ram.macro_mem1.mem/rd_out[9]
[WARNING DRT-0419] No routing tracks pass through the center of Term multi_top/me/genblk1_0__bp_cce_top/bp_cce/directory.wg_ram.macro_mem1.mem/rd_out[10]
[WARNING DRT-0419] No routing tracks pass through the center of Term multi_top/me/genblk1_0__bp_cce_top/bp_cce/directory.wg_ram.macro_mem1.mem/rd_out[11]
[WARNING DRT-0419] No routing tracks pass through the center of Term multi_top/me/genblk1_0__bp_cce_top/bp_cce/directory.wg_ram.macro_mem1.mem/rd_out[12]
[WARNING DRT-0419] No routing tracks pass through the center of Term multi_top/me/genblk1_0__bp_cce_top/bp_cce/directory.wg_ram.macro_mem1.mem/rd_out[13]
[WARNING DRT-0419] No routing tracks pass through the center of Term multi_top/me/genblk1_0__bp_cce_top/bp_cce/directory.wg_ram.macro_mem1.mem/rd_out[14]
[WARNING DRT-0419] No routing tracks pass through the center of Term multi_top/me/genblk1_0__bp_cce_top/bp_cce/directory.wg_ram.macro_mem1.mem/rd_out[15]
[WARNING DRT-0419] No routing tracks pass through the center of Term multi_top/me/genblk1_0__bp_cce_top/bp_cce/directory.wg_ram.macro_mem1.mem/rd_out[16]
[WARNING DRT-0419] No routing tracks pass through the center of Term multi_top/me/genblk1_0__bp_cce_top/bp_cce/directory.wg_ram.macro_mem1.mem/rd_out[17]
[WARNING DRT-0419] No routing tracks pass through the center of Term multi_top/me/genblk1_0__bp_cce_top/bp_cce/directory.wg_ram.macro_mem1.mem/rd_out[18]
[WARNING DRT-0419] No routing tracks pass through the center of Term multi_top/me/genblk1_0__bp_cce_top/bp_cce/directory.wg_ram.macro_mem1.mem/rd_out[19]
[WARNING DRT-0419] No routing tracks pass through the center of Term multi_top/me/genblk1_0__bp_cce_top/bp_cce/directory.wg_ram.macro_mem1.mem/rd_out[20]
[WARNING DRT-0419] No routing tracks pass through the center of Term multi_top/me/genblk1_0__bp_cce_top/bp_cce/directory.wg_ram.macro_mem1.mem/rd_out[21]
[WARNING DRT-0419] No routing tracks pass through the center of Term multi_top/me/genblk1_0__bp_cce_top/bp_cce/directory.wg_ram.macro_mem1.mem/rd_out[22]
[WARNING DRT-0419] No routing tracks pass through the center of Term multi_top/me/genblk1_0__bp_cce_top/bp_cce/directory.wg_ram.macro_mem1.mem/rd_out[23]
[WARNING DRT-0419] No routing tracks pass through the center of Term multi_top/me/genblk1_0__bp_cce_top/bp_cce/directory.wg_ram.macro_mem1.mem/rd_out[24]
[WARNING DRT-0419] No routing tracks pass through the center of Term multi_top/me/genblk1_0__bp_cce_top/bp_cce/directory.wg_ram.macro_mem1.mem/rd_out[25]
[WARNING DRT-0419] No routing tracks pass through the center of Term multi_top/me/genblk1_0__bp_cce_top/bp_cce/directory.wg_ram.macro_mem1.mem/rd_out[26]
[WARNING DRT-0419] No routing tracks pass through the center of Term multi_top/me/genblk1_0__bp_cce_top/bp_cce/directory.wg_ram.macro_mem1.mem/rd_out[27]
[WARNING DRT-0419] No routing tracks pass through the center of Term multi_top/me/genblk1_0__bp_cce_top/bp_cce/directory.wg_ram.macro_mem1.mem/rd_out[28]
[WARNING DRT-0419] No routing tracks pass through the center of Term multi_top/me/genblk1_0__bp_cce_top/bp_cce/directory.wg_ram.macro_mem1.mem/rd_out[29]
[WARNING DRT-0419] No routing tracks pass through the center of Term multi_top/me/genblk1_0__bp_cce_top/bp_cce/directory.wg_ram.macro_mem1.mem/rd_out[30]
[WARNING DRT-0419] No routing tracks pass through the center of Term multi_top/me/genblk1_0__bp_cce_top/bp_cce/directory.wg_ram.macro_mem1.mem/rd_out[31]
[WARNING DRT-0419] No routing tracks pass through the center of Term multi_top/me/genblk1_0__bp_cce_top/bp_cce/directory.wg_ram.macro_mem1.mem/rd_out[32]
[WARNING DRT-0419] No routing tracks pass through the center of Term multi_top/me/genblk1_0__bp_cce_top/bp_cce/directory.wg_ram.macro_mem1.mem/rd_out[33]
[WARNING DRT-0419] No routing tracks pass through the center of Term multi_top/me/genblk1_0__bp_cce_top/bp_cce/directory.wg_ram.macro_mem1.mem/rd_out[34]
[WARNING DRT-0419] No routing tracks pass through the center of Term multi_top/me/genblk1_0__bp_cce_top/bp_cce/directory.wg_ram.macro_mem1.mem/rd_out[35]
[WARNING DRT-0419] No routing tracks pass through the center of Term multi_top/me/genblk1_0__bp_cce_top/bp_cce/directory.wg_ram.macro_mem1.mem/rd_out[36]
[WARNING DRT-0419] No routing tracks pass through the center of Term multi_top/me/genblk1_0__bp_cce_top/bp_cce/directory.wg_ram.macro_mem1.mem/rd_out[37]
[WARNING DRT-0419] No routing tracks pass through the center of Term multi_top/me/genblk1_0__bp_cce_top/bp_cce/directory.wg_ram.macro_mem1.mem/rd_out[38]
[WARNING DRT-0419] No routing tracks pass through the center of Term multi_top/me/genblk1_0__bp_cce_top/bp_cce/directory.wg_ram.macro_mem1.mem/rd_out[39]
[WARNING DRT-0419] No routing tracks pass through the center of Term multi_top/me/genblk1_0__bp_cce_top/bp_cce/directory.wg_ram.macro_mem1.mem/rd_out[40]
[WARNING DRT-0419] No routing tracks pass through the center of Term multi_top/me/genblk1_0__bp_cce_top/bp_cce/directory.wg_ram.macro_mem1.mem/rd_out[41]
[WARNING DRT-0419] No routing tracks pass through the center of Term multi_top/me/genblk1_0__bp_cce_top/bp_cce/directory.wg_ram.macro_mem1.mem/rd_out[42]
[WARNING DRT-0419] No routing tracks pass through the center of Term multi_top/me/genblk1_0__bp_cce_top/bp_cce/directory.wg_ram.macro_mem1.mem/rd_out[43]
[WARNING DRT-0419] No routing tracks pass through the center of Term multi_top/me/genblk1_0__bp_cce_top/bp_cce/directory.wg_ram.macro_mem1.mem/rd_out[44]
[WARNING DRT-0419] No routing tracks pass through the center of Term multi_top/me/genblk1_0__bp_cce_top/bp_cce/directory.wg_ram.macro_mem1.mem/rd_out[45]
[WARNING DRT-0419] No routing tracks pass through the center of Term multi_top/me/genblk1_0__bp_cce_top/bp_cce/directory.wg_ram.macro_mem1.mem/rd_out[46]
[WARNING DRT-0419] No routing tracks pass through the center of Term multi_top/me/genblk1_0__bp_cce_top/bp_cce/directory.wg_ram.macro_mem1.mem/rd_out[47]
[WARNING DRT-0419] No routing tracks pass through the center of Term multi_top/me/genblk1_0__bp_cce_top/bp_cce/directory.wg_ram.macro_mem1.mem/rd_out[48]
[WARNING DRT-0419] No routing tracks pass through the center of Term multi_top/me/genblk1_0__bp_cce_top/bp_cce/directory.wg_ram.macro_mem1.mem/rd_out[49]
[WARNING DRT-0419] No routing tracks pass through the center of Term multi_top/me/genblk1_0__bp_cce_top/bp_cce/directory.wg_ram.macro_mem1.mem/rd_out[50]
[WARNING DRT-0419] No routing tracks pass through the center of Term multi_top/me/genblk1_0__bp_cce_top/bp_cce/directory.wg_ram.macro_mem1.mem/rd_out[51]
[WARNING DRT-0419] No routing tracks pass through the center of Term multi_top/me/genblk1_0__bp_cce_top/bp_cce/directory.wg_ram.macro_mem1.mem/rd_out[52]
[WARNING DRT-0419] No routing tracks pass through the center of Term multi_top/me/genblk1_0__bp_cce_top/bp_cce/directory.wg_ram.macro_mem1.mem/rd_out[53]
[WARNING DRT-0419] No routing tracks pass through the center of Term multi_top/me/genblk1_0__bp_cce_top/bp_cce/directory.wg_ram.macro_mem1.mem/rd_out[54]
[WARNING DRT-0419] No routing tracks pass through the center of Term multi_top/me/genblk1_0__bp_cce_top/bp_cce/directory.wg_ram.macro_mem1.mem/rd_out[55]
[WARNING DRT-0419] No routing tracks pass through the center of Term multi_top/me/genblk1_0__bp_cce_top/bp_cce/directory.wg_ram.macro_mem1.mem/rd_out[56]
[WARNING DRT-0419] No routing tracks pass through the center of Term multi_top/me/genblk1_0__bp_cce_top/bp_cce/directory.wg_ram.macro_mem1.mem/rd_out[57]
[WARNING DRT-0419] No routing tracks pass through the center of Term multi_top/me/genblk1_0__bp_cce_top/bp_cce/directory.wg_ram.macro_mem1.mem/rd_out[58]
[WARNING DRT-0419] No routing tracks pass through the center of Term multi_top/me/genblk1_0__bp_cce_top/bp_cce/directory.wg_ram.macro_mem1.mem/rd_out[59]
[WARNING DRT-0419] No routing tracks pass through the center of Term multi_top/me/genblk1_0__bp_cce_top/bp_cce/directory.wg_ram.macro_mem1.mem/rd_out[60]
[WARNING DRT-0419] No routing tracks pass through the center of Term multi_top/me/genblk1_0__bp_cce_top/bp_cce/directory.wg_ram.macro_mem1.mem/rd_out[61]
[WARNING DRT-0419] No routing tracks pass through the center of Term multi_top/me/genblk1_0__bp_cce_top/bp_cce/directory.wg_ram.macro_mem1.mem/rd_out[62]
[WARNING DRT-0419] No routing tracks pass through the center of Term multi_top/me/genblk1_0__bp_cce_top/bp_cce/directory.wg_ram.macro_mem1.mem/rd_out[63]
[WARNING DRT-0419] No routing tracks pass through the center of Term multi_top/me/genblk1_0__bp_cce_top/bp_cce/directory.wg_ram.macro_mem1.mem/rd_out[64]
[WARNING DRT-0419] No routing tracks pass through the center of Term multi_top/me/genblk1_0__bp_cce_top/bp_cce/directory.wg_ram.macro_mem1.mem/rd_out[65]
[WARNING DRT-0419] No routing tracks pass through the center of Term multi_top/me/genblk1_0__bp_cce_top/bp_cce/directory.wg_ram.macro_mem1.mem/rd_out[66]
[WARNING DRT-0419] No routing tracks pass through the center of Term multi_top/me/genblk1_0__bp_cce_top/bp_cce/directory.wg_ram.macro_mem1.mem/rd_out[67]
[WARNING DRT-0419] No routing tracks pass through the center of Term multi_top/me/genblk1_0__bp_cce_top/bp_cce/directory.wg_ram.macro_mem1.mem/rd_out[68]
[WARNING DRT-0419] No routing tracks pass through the center of Term multi_top/me/genblk1_0__bp_cce_top/bp_cce/directory.wg_ram.macro_mem1.mem/rd_out[69]
[WARNING DRT-0419] No routing tracks pass through the center of Term multi_top/me/genblk1_0__bp_cce_top/bp_cce/directory.wg_ram.macro_mem1.mem/rd_out[70]
[WARNING DRT-0419] No routing tracks pass through the center of Term multi_top/me/genblk1_0__bp_cce_top/bp_cce/directory.wg_ram.macro_mem1.mem/rd_out[71]
[WARNING DRT-0419] No routing tracks pass through the center of Term multi_top/me/genblk1_0__bp_cce_top/bp_cce/directory.wg_ram.macro_mem1.mem/rd_out[72]
[WARNING DRT-0419] No routing tracks pass through the center of Term multi_top/me/genblk1_0__bp_cce_top/bp_cce/directory.wg_ram.macro_mem1.mem/rd_out[73]
[WARNING DRT-0419] No routing tracks pass through the center of Term multi_top/me/genblk1_0__bp_cce_top/bp_cce/directory.wg_ram.macro_mem1.mem/rd_out[74]
[WARNING DRT-0419] No routing tracks pass through the center of Term multi_top/me/genblk1_0__bp_cce_top/bp_cce/directory.wg_ram.macro_mem1.mem/rd_out[75]
[WARNING DRT-0419] No routing tracks pass through the center of Term multi_top/me/genblk1_0__bp_cce_top/bp_cce/directory.wg_ram.macro_mem1.mem/rd_out[76]
[WARNING DRT-0419] No routing tracks pass through the center of Term multi_top/me/genblk1_0__bp_cce_top/bp_cce/directory.wg_ram.macro_mem1.mem/rd_out[77]
[WARNING DRT-0419] No routing tracks pass through the center of Term multi_top/me/genblk1_0__bp_cce_top/bp_cce/directory.wg_ram.macro_mem1.mem/rd_out[78]
[WARNING DRT-0419] No routing tracks pass through the center of Term multi_top/me/genblk1_0__bp_cce_top/bp_cce/directory.wg_ram.macro_mem1.mem/rd_out[79]
[WARNING DRT-0419] No routing tracks pass through the center of Term multi_top/me/genblk1_0__bp_cce_top/bp_cce/directory.wg_ram.macro_mem1.mem/rd_out[80]
[WARNING DRT-0419] No routing tracks pass through the center of Term multi_top/me/genblk1_0__bp_cce_top/bp_cce/directory.wg_ram.macro_mem1.mem/rd_out[81]
[WARNING DRT-0419] No routing tracks pass through the center of Term multi_top/me/genblk1_0__bp_cce_top/bp_cce/directory.wg_ram.macro_mem1.mem/rd_out[82]
[WARNING DRT-0419] No routing tracks pass through the center of Term multi_top/me/genblk1_0__bp_cce_top/bp_cce/directory.wg_ram.macro_mem1.mem/rd_out[83]
[WARNING DRT-0419] No routing tracks pass through the center of Term multi_top/me/genblk1_0__bp_cce_top/bp_cce/directory.wg_ram.macro_mem1.mem/rd_out[84]
[WARNING DRT-0419] No routing tracks pass through the center of Term multi_top/me/genblk1_0__bp_cce_top/bp_cce/directory.wg_ram.macro_mem1.mem/rd_out[85]
[WARNING DRT-0419] No routing tracks pass through the center of Term multi_top/me/genblk1_0__bp_cce_top/bp_cce/directory.wg_ram.macro_mem1.mem/rd_out[86]
[WARNING DRT-0419] No routing tracks pass through the center of Term multi_top/me/genblk1_0__bp_cce_top/bp_cce/directory.wg_ram.macro_mem1.mem/rd_out[87]
[WARNING DRT-0419] No routing tracks pass through the center of Term multi_top/me/genblk1_0__bp_cce_top/bp_cce/directory.wg_ram.macro_mem1.mem/rd_out[88]
[WARNING DRT-0419] No routing tracks pass through the center of Term multi_top/me/genblk1_0__bp_cce_top/bp_cce/directory.wg_ram.macro_mem1.mem/rd_out[89]
[WARNING DRT-0419] No routing tracks pass through the center of Term multi_top/me/genblk1_0__bp_cce_top/bp_cce/directory.wg_ram.macro_mem1.mem/rd_out[90]
[WARNING DRT-0419] No routing tracks pass through the center of Term multi_top/me/genblk1_0__bp_cce_top/bp_cce/directory.wg_ram.macro_mem1.mem/rd_out[91]
[WARNING DRT-0419] No routing tracks pass through the center of Term multi_top/me/genblk1_0__bp_cce_top/bp_cce/directory.wg_ram.macro_mem1.mem/rd_out[92]
[WARNING DRT-0419] No routing tracks pass through the center of Term multi_top/me/genblk1_0__bp_cce_top/bp_cce/directory.wg_ram.macro_mem1.mem/rd_out[93]
[WARNING DRT-0419] No routing tracks pass through the center of Term multi_top/me/genblk1_0__bp_cce_top/bp_cce/directory.wg_ram.macro_mem1.mem/rd_out[94]
[WARNING DRT-0419] No routing tracks pass through the center of Term multi_top/me/genblk1_0__bp_cce_top/bp_cce/directory.wg_ram.macro_mem1.mem/rd_out[95]
[WARNING DRT-0419] No routing tracks pass through the center of Term multi_top/me/genblk1_0__bp_cce_top/bp_cce/directory.wg_ram.macro_mem1.mem/wd_in[0]
[WARNING DRT-0419] No routing tracks pass through the center of Term multi_top/me/genblk1_0__bp_cce_top/bp_cce/directory.wg_ram.macro_mem1.mem/wd_in[1]
[WARNING DRT-0419] No routing tracks pass through the center of Term multi_top/me/genblk1_0__bp_cce_top/bp_cce/directory.wg_ram.macro_mem1.mem/wd_in[2]
[WARNING DRT-0419] No routing tracks pass through the center of Term multi_top/me/genblk1_0__bp_cce_top/bp_cce/directory.wg_ram.macro_mem1.mem/wd_in[3]
[WARNING DRT-0419] No routing tracks pass through the center of Term multi_top/me/genblk1_0__bp_cce_top/bp_cce/directory.wg_ram.macro_mem1.mem/wd_in[4]
[WARNING DRT-0419] No routing tracks pass through the center of Term multi_top/me/genblk1_0__bp_cce_top/bp_cce/directory.wg_ram.macro_mem1.mem/wd_in[5]
[WARNING DRT-0419] No routing tracks pass through the center of Term multi_top/me/genblk1_0__bp_cce_top/bp_cce/directory.wg_ram.macro_mem1.mem/wd_in[6]
[WARNING DRT-0419] No routing tracks pass through the center of Term multi_top/me/genblk1_0__bp_cce_top/bp_cce/directory.wg_ram.macro_mem1.mem/wd_in[7]
[WARNING DRT-0419] No routing tracks pass through the center of Term multi_top/me/genblk1_0__bp_cce_top/bp_cce/directory.wg_ram.macro_mem1.mem/wd_in[8]
[WARNING DRT-0419] No routing tracks pass through the center of Term multi_top/me/genblk1_0__bp_cce_top/bp_cce/directory.wg_ram.macro_mem1.mem/wd_in[9]
[WARNING DRT-0419] No routing tracks pass through the center of Term multi_top/me/genblk1_0__bp_cce_top/bp_cce/directory.wg_ram.macro_mem1.mem/wd_in[10]
[WARNING DRT-0419] No routing tracks pass through the center of Term multi_top/me/genblk1_0__bp_cce_top/bp_cce/directory.wg_ram.macro_mem1.mem/wd_in[11]
[WARNING DRT-0419] No routing tracks pass through the center of Term multi_top/me/genblk1_0__bp_cce_top/bp_cce/directory.wg_ram.macro_mem1.mem/wd_in[12]
[WARNING DRT-0419] No routing tracks pass through the center of Term multi_top/me/genblk1_0__bp_cce_top/bp_cce/directory.wg_ram.macro_mem1.mem/wd_in[13]
[WARNING DRT-0419] No routing tracks pass through the center of Term multi_top/me/genblk1_0__bp_cce_top/bp_cce/directory.wg_ram.macro_mem1.mem/wd_in[14]
[WARNING DRT-0419] No routing tracks pass through the center of Term multi_top/me/genblk1_0__bp_cce_top/bp_cce/directory.wg_ram.macro_mem1.mem/wd_in[15]
[WARNING DRT-0419] No routing tracks pass through the center of Term multi_top/me/genblk1_0__bp_cce_top/bp_cce/directory.wg_ram.macro_mem1.mem/wd_in[16]
[WARNING DRT-0419] No routing tracks pass through the center of Term multi_top/me/genblk1_0__bp_cce_top/bp_cce/directory.wg_ram.macro_mem1.mem/wd_in[17]
[WARNING DRT-0419] No routing tracks pass through the center of Term multi_top/me/genblk1_0__bp_cce_top/bp_cce/directory.wg_ram.macro_mem1.mem/wd_in[18]
[WARNING DRT-0419] No routing tracks pass through the center of Term multi_top/me/genblk1_0__bp_cce_top/bp_cce/directory.wg_ram.macro_mem1.mem/wd_in[19]
[WARNING DRT-0419] No routing tracks pass through the center of Term multi_top/me/genblk1_0__bp_cce_top/bp_cce/directory.wg_ram.macro_mem1.mem/wd_in[20]
[WARNING DRT-0419] No routing tracks pass through the center of Term multi_top/me/genblk1_0__bp_cce_top/bp_cce/directory.wg_ram.macro_mem1.mem/wd_in[21]
[WARNING DRT-0419] No routing tracks pass through the center of Term multi_top/me/genblk1_0__bp_cce_top/bp_cce/directory.wg_ram.macro_mem1.mem/wd_in[22]
[WARNING DRT-0419] No routing tracks pass through the center of Term multi_top/me/genblk1_0__bp_cce_top/bp_cce/directory.wg_ram.macro_mem1.mem/wd_in[23]
[WARNING DRT-0419] No routing tracks pass through the center of Term multi_top/me/genblk1_0__bp_cce_top/bp_cce/directory.wg_ram.macro_mem1.mem/wd_in[24]
[WARNING DRT-0419] No routing tracks pass through the center of Term multi_top/me/genblk1_0__bp_cce_top/bp_cce/directory.wg_ram.macro_mem1.mem/wd_in[25]
[WARNING DRT-0419] No routing tracks pass through the center of Term multi_top/me/genblk1_0__bp_cce_top/bp_cce/directory.wg_ram.macro_mem1.mem/wd_in[26]
[WARNING DRT-0419] No routing tracks pass through the center of Term multi_top/me/genblk1_0__bp_cce_top/bp_cce/directory.wg_ram.macro_mem1.mem/wd_in[27]
[WARNING DRT-0419] No routing tracks pass through the center of Term multi_top/me/genblk1_0__bp_cce_top/bp_cce/directory.wg_ram.macro_mem1.mem/wd_in[28]
[WARNING DRT-0419] No routing tracks pass through the center of Term multi_top/me/genblk1_0__bp_cce_top/bp_cce/directory.wg_ram.macro_mem1.mem/wd_in[29]
[WARNING DRT-0419] No routing tracks pass through the center of Term multi_top/me/genblk1_0__bp_cce_top/bp_cce/directory.wg_ram.macro_mem1.mem/wd_in[30]
[WARNING DRT-0419] No routing tracks pass through the center of Term multi_top/me/genblk1_0__bp_cce_top/bp_cce/directory.wg_ram.macro_mem1.mem/wd_in[31]
[WARNING DRT-0419] No routing tracks pass through the center of Term multi_top/me/genblk1_0__bp_cce_top/bp_cce/directory.wg_ram.macro_mem1.mem/wd_in[32]
[WARNING DRT-0419] No routing tracks pass through the center of Term multi_top/me/genblk1_0__bp_cce_top/bp_cce/directory.wg_ram.macro_mem1.mem/wd_in[33]
[WARNING DRT-0419] No routing tracks pass through the center of Term multi_top/me/genblk1_0__bp_cce_top/bp_cce/directory.wg_ram.macro_mem1.mem/wd_in[34]
[WARNING DRT-0419] No routing tracks pass through the center of Term multi_top/me/genblk1_0__bp_cce_top/bp_cce/directory.wg_ram.macro_mem1.mem/wd_in[35]
[WARNING DRT-0419] No routing tracks pass through the center of Term multi_top/me/genblk1_0__bp_cce_top/bp_cce/directory.wg_ram.macro_mem1.mem/wd_in[36]
[WARNING DRT-0419] No routing tracks pass through the center of Term multi_top/me/genblk1_0__bp_cce_top/bp_cce/directory.wg_ram.macro_mem1.mem/wd_in[37]
[WARNING DRT-0419] No routing tracks pass through the center of Term multi_top/me/genblk1_0__bp_cce_top/bp_cce/directory.wg_ram.macro_mem1.mem/wd_in[38]
[WARNING DRT-0419] No routing tracks pass through the center of Term multi_top/me/genblk1_0__bp_cce_top/bp_cce/directory.wg_ram.macro_mem1.mem/wd_in[39]
[WARNING DRT-0419] No routing tracks pass through the center of Term multi_top/me/genblk1_0__bp_cce_top/bp_cce/directory.wg_ram.macro_mem1.mem/wd_in[40]
[WARNING DRT-0419] No routing tracks pass through the center of Term multi_top/me/genblk1_0__bp_cce_top/bp_cce/directory.wg_ram.macro_mem1.mem/wd_in[41]
[WARNING DRT-0419] No routing tracks pass through the center of Term multi_top/me/genblk1_0__bp_cce_top/bp_cce/directory.wg_ram.macro_mem1.mem/wd_in[42]
[WARNING DRT-0419] No routing tracks pass through the center of Term multi_top/me/genblk1_0__bp_cce_top/bp_cce/directory.wg_ram.macro_mem1.mem/wd_in[43]
[WARNING DRT-0419] No routing tracks pass through the center of Term multi_top/me/genblk1_0__bp_cce_top/bp_cce/directory.wg_ram.macro_mem1.mem/wd_in[44]
[WARNING DRT-0419] No routing tracks pass through the center of Term multi_top/me/genblk1_0__bp_cce_top/bp_cce/directory.wg_ram.macro_mem1.mem/wd_in[45]
[WARNING DRT-0419] No routing tracks pass through the center of Term multi_top/me/genblk1_0__bp_cce_top/bp_cce/directory.wg_ram.macro_mem1.mem/wd_in[46]
[WARNING DRT-0419] No routing tracks pass through the center of Term multi_top/me/genblk1_0__bp_cce_top/bp_cce/directory.wg_ram.macro_mem1.mem/wd_in[47]
[WARNING DRT-0419] No routing tracks pass through the center of Term multi_top/me/genblk1_0__bp_cce_top/bp_cce/directory.wg_ram.macro_mem1.mem/wd_in[48]
[WARNING DRT-0419] No routing tracks pass through the center of Term multi_top/me/genblk1_0__bp_cce_top/bp_cce/directory.wg_ram.macro_mem1.mem/wd_in[49]
[WARNING DRT-0419] No routing tracks pass through the center of Term multi_top/me/genblk1_0__bp_cce_top/bp_cce/directory.wg_ram.macro_mem1.mem/wd_in[50]
[WARNING DRT-0419] No routing tracks pass through the center of Term multi_top/me/genblk1_0__bp_cce_top/bp_cce/directory.wg_ram.macro_mem1.mem/wd_in[51]
[WARNING DRT-0419] No routing tracks pass through the center of Term multi_top/me/genblk1_0__bp_cce_top/bp_cce/directory.wg_ram.macro_mem1.mem/wd_in[52]
[WARNING DRT-0419] No routing tracks pass through the center of Term multi_top/me/genblk1_0__bp_cce_top/bp_cce/directory.wg_ram.macro_mem1.mem/wd_in[53]
[WARNING DRT-0419] No routing tracks pass through the center of Term multi_top/me/genblk1_0__bp_cce_top/bp_cce/directory.wg_ram.macro_mem1.mem/wd_in[54]
[WARNING DRT-0419] No routing tracks pass through the center of Term multi_top/me/genblk1_0__bp_cce_top/bp_cce/directory.wg_ram.macro_mem1.mem/wd_in[55]
[WARNING DRT-0419] No routing tracks pass through the center of Term multi_top/me/genblk1_0__bp_cce_top/bp_cce/directory.wg_ram.macro_mem1.mem/wd_in[56]
[WARNING DRT-0419] No routing tracks pass through the center of Term multi_top/me/genblk1_0__bp_cce_top/bp_cce/directory.wg_ram.macro_mem1.mem/wd_in[57]
[WARNING DRT-0419] No routing tracks pass through the center of Term multi_top/me/genblk1_0__bp_cce_top/bp_cce/directory.wg_ram.macro_mem1.mem/wd_in[58]
[WARNING DRT-0419] No routing tracks pass through the center of Term multi_top/me/genblk1_0__bp_cce_top/bp_cce/directory.wg_ram.macro_mem1.mem/wd_in[59]
[WARNING DRT-0419] No routing tracks pass through the center of Term multi_top/me/genblk1_0__bp_cce_top/bp_cce/directory.wg_ram.macro_mem1.mem/wd_in[60]
[WARNING DRT-0419] No routing tracks pass through the center of Term multi_top/me/genblk1_0__bp_cce_top/bp_cce/directory.wg_ram.macro_mem1.mem/wd_in[61]
[WARNING DRT-0419] No routing tracks pass through the center of Term multi_top/me/genblk1_0__bp_cce_top/bp_cce/directory.wg_ram.macro_mem1.mem/wd_in[62]
[WARNING DRT-0419] No routing tracks pass through the center of Term multi_top/me/genblk1_0__bp_cce_top/bp_cce/directory.wg_ram.macro_mem1.mem/wd_in[63]
[WARNING DRT-0419] No routing tracks pass through the center of Term multi_top/me/genblk1_0__bp_cce_top/bp_cce/directory.wg_ram.macro_mem1.mem/wd_in[64]
[WARNING DRT-0419] No routing tracks pass through the center of Term multi_top/me/genblk1_0__bp_cce_top/bp_cce/directory.wg_ram.macro_mem1.mem/wd_in[65]
[WARNING DRT-0419] No routing tracks pass through the center of Term multi_top/me/genblk1_0__bp_cce_top/bp_cce/directory.wg_ram.macro_mem1.mem/wd_in[66]
[WARNING DRT-0419] No routing tracks pass through the center of Term multi_top/me/genblk1_0__bp_cce_top/bp_cce/directory.wg_ram.macro_mem1.mem/wd_in[67]
[WARNING DRT-0419] No routing tracks pass through the center of Term multi_top/me/genblk1_0__bp_cce_top/bp_cce/directory.wg_ram.macro_mem1.mem/wd_in[68]
[WARNING DRT-0419] No routing tracks pass through the center of Term multi_top/me/genblk1_0__bp_cce_top/bp_cce/directory.wg_ram.macro_mem1.mem/wd_in[69]
[WARNING DRT-0419] No routing tracks pass through the center of Term multi_top/me/genblk1_0__bp_cce_top/bp_cce/directory.wg_ram.macro_mem1.mem/wd_in[70]
[WARNING DRT-0419] No routing tracks pass through the center of Term multi_top/me/genblk1_0__bp_cce_top/bp_cce/directory.wg_ram.macro_mem1.mem/wd_in[71]
[WARNING DRT-0419] No routing tracks pass through the center of Term multi_top/me/genblk1_0__bp_cce_top/bp_cce/directory.wg_ram.macro_mem1.mem/wd_in[72]
[WARNING DRT-0419] No routing tracks pass through the center of Term multi_top/me/genblk1_0__bp_cce_top/bp_cce/directory.wg_ram.macro_mem1.mem/wd_in[73]
[WARNING DRT-0419] No routing tracks pass through the center of Term multi_top/me/genblk1_0__bp_cce_top/bp_cce/directory.wg_ram.macro_mem1.mem/wd_in[74]
[WARNING DRT-0419] No routing tracks pass through the center of Term multi_top/me/genblk1_0__bp_cce_top/bp_cce/directory.wg_ram.macro_mem1.mem/wd_in[75]
[WARNING DRT-0419] No routing tracks pass through the center of Term multi_top/me/genblk1_0__bp_cce_top/bp_cce/directory.wg_ram.macro_mem1.mem/wd_in[76]
[WARNING DRT-0419] No routing tracks pass through the center of Term multi_top/me/genblk1_0__bp_cce_top/bp_cce/directory.wg_ram.macro_mem1.mem/wd_in[77]
[WARNING DRT-0419] No routing tracks pass through the center of Term multi_top/me/genblk1_0__bp_cce_top/bp_cce/directory.wg_ram.macro_mem1.mem/wd_in[78]
[WARNING DRT-0419] No routing tracks pass through the center of Term multi_top/me/genblk1_0__bp_cce_top/bp_cce/directory.wg_ram.macro_mem1.mem/wd_in[79]
[WARNING DRT-0419] No routing tracks pass through the center of Term multi_top/me/genblk1_0__bp_cce_top/bp_cce/directory.wg_ram.macro_mem1.mem/wd_in[80]
[WARNING DRT-0419] No routing tracks pass through the center of Term multi_top/me/genblk1_0__bp_cce_top/bp_cce/directory.wg_ram.macro_mem1.mem/wd_in[81]
[WARNING DRT-0419] No routing tracks pass through the center of Term multi_top/me/genblk1_0__bp_cce_top/bp_cce/directory.wg_ram.macro_mem1.mem/wd_in[82]
[WARNING DRT-0419] No routing tracks pass through the center of Term multi_top/me/genblk1_0__bp_cce_top/bp_cce/directory.wg_ram.macro_mem1.mem/wd_in[83]
[WARNING DRT-0419] No routing tracks pass through the center of Term multi_top/me/genblk1_0__bp_cce_top/bp_cce/directory.wg_ram.macro_mem1.mem/wd_in[84]
[WARNING DRT-0419] No routing tracks pass through the center of Term multi_top/me/genblk1_0__bp_cce_top/bp_cce/directory.wg_ram.macro_mem1.mem/wd_in[85]
[WARNING DRT-0419] No routing tracks pass through the center of Term multi_top/me/genblk1_0__bp_cce_top/bp_cce/directory.wg_ram.macro_mem1.mem/wd_in[86]
[WARNING DRT-0419] No routing tracks pass through the center of Term multi_top/me/genblk1_0__bp_cce_top/bp_cce/directory.wg_ram.macro_mem1.mem/wd_in[87]
[WARNING DRT-0419] No routing tracks pass through the center of Term multi_top/me/genblk1_0__bp_cce_top/bp_cce/directory.wg_ram.macro_mem1.mem/wd_in[88]
[WARNING DRT-0419] No routing tracks pass through the center of Term multi_top/me/genblk1_0__bp_cce_top/bp_cce/directory.wg_ram.macro_mem1.mem/wd_in[89]
[WARNING DRT-0419] No routing tracks pass through the center of Term multi_top/me/genblk1_0__bp_cce_top/bp_cce/directory.wg_ram.macro_mem1.mem/wd_in[90]
[WARNING DRT-0419] No routing tracks pass through the center of Term multi_top/me/genblk1_0__bp_cce_top/bp_cce/directory.wg_ram.macro_mem1.mem/wd_in[91]
[WARNING DRT-0419] No routing tracks pass through the center of Term multi_top/me/genblk1_0__bp_cce_top/bp_cce/directory.wg_ram.macro_mem1.mem/wd_in[92]
[WARNING DRT-0419] No routing tracks pass through the center of Term multi_top/me/genblk1_0__bp_cce_top/bp_cce/directory.wg_ram.macro_mem1.mem/wd_in[93]
[WARNING DRT-0419] No routing tracks pass through the center of Term multi_top/me/genblk1_0__bp_cce_top/bp_cce/directory.wg_ram.macro_mem1.mem/wd_in[94]
[WARNING DRT-0419] No routing tracks pass through the center of Term multi_top/me/genblk1_0__bp_cce_top/bp_cce/directory.wg_ram.macro_mem1.mem/wd_in[95]
[WARNING DRT-0419] No routing tracks pass through the center of Term multi_top/me/genblk1_0__bp_cce_top/bp_cce/directory.wg_ram.macro_mem1.mem/addr_in[0]
[WARNING DRT-0419] No routing tracks pass through the center of Term multi_top/me/genblk1_0__bp_cce_top/bp_cce/directory.wg_ram.macro_mem1.mem/addr_in[1]
[WARNING DRT-0419] No routing tracks pass through the center of Term multi_top/me/genblk1_0__bp_cce_top/bp_cce/directory.wg_ram.macro_mem1.mem/addr_in[2]
[WARNING DRT-0419] No routing tracks pass through the center of Term multi_top/me/genblk1_0__bp_cce_top/bp_cce/directory.wg_ram.macro_mem1.mem/addr_in[3]
[WARNING DRT-0419] No routing tracks pass through the center of Term multi_top/me/genblk1_0__bp_cce_top/bp_cce/directory.wg_ram.macro_mem1.mem/addr_in[4]
[WARNING DRT-0419] No routing tracks pass through the center of Term multi_top/me/genblk1_0__bp_cce_top/bp_cce/directory.wg_ram.macro_mem1.mem/addr_in[5]
[WARNING DRT-0419] No routing tracks pass through the center of Term multi_top/me/genblk1_0__bp_cce_top/bp_cce/directory.wg_ram.macro_mem1.mem/we_in
[WARNING DRT-0419] No routing tracks pass through the center of Term multi_top/me/genblk1_0__bp_cce_top/bp_cce/directory.wg_ram.macro_mem1.mem/ce_in
[WARNING DRT-0419] No routing tracks pass through the center of Term multi_top/me/genblk1_0__bp_cce_top/bp_cce/directory.wg_ram.macro_mem1.mem/clk
[WARNING DRT-0419] No routing tracks pass through the center of Term multi_top/me/genblk1_0__bp_cce_top/bp_cce/pc_inst_ram/cce_inst_ram/macro_mem/mem/w_mask_in[0]
[WARNING DRT-0419] No routing tracks pass through the center of Term multi_top/me/genblk1_0__bp_cce_top/bp_cce/pc_inst_ram/cce_inst_ram/macro_mem/mem/w_mask_in[1]
[WARNING DRT-0419] No routing tracks pass through the center of Term multi_top/me/genblk1_0__bp_cce_top/bp_cce/pc_inst_ram/cce_inst_ram/macro_mem/mem/w_mask_in[2]
[WARNING DRT-0419] No routing tracks pass through the center of Term multi_top/me/genblk1_0__bp_cce_top/bp_cce/pc_inst_ram/cce_inst_ram/macro_mem/mem/w_mask_in[3]
[WARNING DRT-0419] No routing tracks pass through the center of Term multi_top/me/genblk1_0__bp_cce_top/bp_cce/pc_inst_ram/cce_inst_ram/macro_mem/mem/w_mask_in[4]
[WARNING DRT-0419] No routing tracks pass through the center of Term multi_top/me/genblk1_0__bp_cce_top/bp_cce/pc_inst_ram/cce_inst_ram/macro_mem/mem/w_mask_in[5]
[WARNING DRT-0419] No routing tracks pass through the center of Term multi_top/me/genblk1_0__bp_cce_top/bp_cce/pc_inst_ram/cce_inst_ram/macro_mem/mem/w_mask_in[6]
[WARNING DRT-0419] No routing tracks pass through the center of Term multi_top/me/genblk1_0__bp_cce_top/bp_cce/pc_inst_ram/cce_inst_ram/macro_mem/mem/w_mask_in[7]
[WARNING DRT-0419] No routing tracks pass through the center of Term multi_top/me/genblk1_0__bp_cce_top/bp_cce/pc_inst_ram/cce_inst_ram/macro_mem/mem/w_mask_in[8]
[WARNING DRT-0419] No routing tracks pass through the center of Term multi_top/me/genblk1_0__bp_cce_top/bp_cce/pc_inst_ram/cce_inst_ram/macro_mem/mem/w_mask_in[9]
[WARNING DRT-0419] No routing tracks pass through the center of Term multi_top/me/genblk1_0__bp_cce_top/bp_cce/pc_inst_ram/cce_inst_ram/macro_mem/mem/w_mask_in[10]
[WARNING DRT-0419] No routing tracks pass through the center of Term multi_top/me/genblk1_0__bp_cce_top/bp_cce/pc_inst_ram/cce_inst_ram/macro_mem/mem/w_mask_in[11]
[WARNING DRT-0419] No routing tracks pass through the center of Term multi_top/me/genblk1_0__bp_cce_top/bp_cce/pc_inst_ram/cce_inst_ram/macro_mem/mem/w_mask_in[12]
[WARNING DRT-0419] No routing tracks pass through the center of Term multi_top/me/genblk1_0__bp_cce_top/bp_cce/pc_inst_ram/cce_inst_ram/macro_mem/mem/w_mask_in[13]
[WARNING DRT-0419] No routing tracks pass through the center of Term multi_top/me/genblk1_0__bp_cce_top/bp_cce/pc_inst_ram/cce_inst_ram/macro_mem/mem/w_mask_in[14]
[WARNING DRT-0419] No routing tracks pass through the center of Term multi_top/me/genblk1_0__bp_cce_top/bp_cce/pc_inst_ram/cce_inst_ram/macro_mem/mem/w_mask_in[15]
[WARNING DRT-0419] No routing tracks pass through the center of Term multi_top/me/genblk1_0__bp_cce_top/bp_cce/pc_inst_ram/cce_inst_ram/macro_mem/mem/w_mask_in[16]
[WARNING DRT-0419] No routing tracks pass through the center of Term multi_top/me/genblk1_0__bp_cce_top/bp_cce/pc_inst_ram/cce_inst_ram/macro_mem/mem/w_mask_in[17]
[WARNING DRT-0419] No routing tracks pass through the center of Term multi_top/me/genblk1_0__bp_cce_top/bp_cce/pc_inst_ram/cce_inst_ram/macro_mem/mem/w_mask_in[18]
[WARNING DRT-0419] No routing tracks pass through the center of Term multi_top/me/genblk1_0__bp_cce_top/bp_cce/pc_inst_ram/cce_inst_ram/macro_mem/mem/w_mask_in[19]
[WARNING DRT-0419] No routing tracks pass through the center of Term multi_top/me/genblk1_0__bp_cce_top/bp_cce/pc_inst_ram/cce_inst_ram/macro_mem/mem/w_mask_in[20]
[WARNING DRT-0419] No routing tracks pass through the center of Term multi_top/me/genblk1_0__bp_cce_top/bp_cce/pc_inst_ram/cce_inst_ram/macro_mem/mem/w_mask_in[21]
[WARNING DRT-0419] No routing tracks pass through the center of Term multi_top/me/genblk1_0__bp_cce_top/bp_cce/pc_inst_ram/cce_inst_ram/macro_mem/mem/w_mask_in[22]
[WARNING DRT-0419] No routing tracks pass through the center of Term multi_top/me/genblk1_0__bp_cce_top/bp_cce/pc_inst_ram/cce_inst_ram/macro_mem/mem/w_mask_in[23]
[WARNING DRT-0419] No routing tracks pass through the center of Term multi_top/me/genblk1_0__bp_cce_top/bp_cce/pc_inst_ram/cce_inst_ram/macro_mem/mem/w_mask_in[24]
[WARNING DRT-0419] No routing tracks pass through the center of Term multi_top/me/genblk1_0__bp_cce_top/bp_cce/pc_inst_ram/cce_inst_ram/macro_mem/mem/w_mask_in[25]
[WARNING DRT-0419] No routing tracks pass through the center of Term multi_top/me/genblk1_0__bp_cce_top/bp_cce/pc_inst_ram/cce_inst_ram/macro_mem/mem/w_mask_in[26]
[WARNING DRT-0419] No routing tracks pass through the center of Term multi_top/me/genblk1_0__bp_cce_top/bp_cce/pc_inst_ram/cce_inst_ram/macro_mem/mem/w_mask_in[27]
[WARNING DRT-0419] No routing tracks pass through the center of Term multi_top/me/genblk1_0__bp_cce_top/bp_cce/pc_inst_ram/cce_inst_ram/macro_mem/mem/w_mask_in[28]
[WARNING DRT-0419] No routing tracks pass through the center of Term multi_top/me/genblk1_0__bp_cce_top/bp_cce/pc_inst_ram/cce_inst_ram/macro_mem/mem/w_mask_in[29]
[WARNING DRT-0419] No routing tracks pass through the center of Term multi_top/me/genblk1_0__bp_cce_top/bp_cce/pc_inst_ram/cce_inst_ram/macro_mem/mem/w_mask_in[30]
[WARNING DRT-0419] No routing tracks pass through the center of Term multi_top/me/genblk1_0__bp_cce_top/bp_cce/pc_inst_ram/cce_inst_ram/macro_mem/mem/w_mask_in[31]
[WARNING DRT-0419] No routing tracks pass through the center of Term multi_top/me/genblk1_0__bp_cce_top/bp_cce/pc_inst_ram/cce_inst_ram/macro_mem/mem/w_mask_in[32]
[WARNING DRT-0419] No routing tracks pass through the center of Term multi_top/me/genblk1_0__bp_cce_top/bp_cce/pc_inst_ram/cce_inst_ram/macro_mem/mem/w_mask_in[33]
[WARNING DRT-0419] No routing tracks pass through the center of Term multi_top/me/genblk1_0__bp_cce_top/bp_cce/pc_inst_ram/cce_inst_ram/macro_mem/mem/w_mask_in[34]
[WARNING DRT-0419] No routing tracks pass through the center of Term multi_top/me/genblk1_0__bp_cce_top/bp_cce/pc_inst_ram/cce_inst_ram/macro_mem/mem/w_mask_in[35]
[WARNING DRT-0419] No routing tracks pass through the center of Term multi_top/me/genblk1_0__bp_cce_top/bp_cce/pc_inst_ram/cce_inst_ram/macro_mem/mem/w_mask_in[36]
[WARNING DRT-0419] No routing tracks pass through the center of Term multi_top/me/genblk1_0__bp_cce_top/bp_cce/pc_inst_ram/cce_inst_ram/macro_mem/mem/w_mask_in[37]
[WARNING DRT-0419] No routing tracks pass through the center of Term multi_top/me/genblk1_0__bp_cce_top/bp_cce/pc_inst_ram/cce_inst_ram/macro_mem/mem/w_mask_in[38]
[WARNING DRT-0419] No routing tracks pass through the center of Term multi_top/me/genblk1_0__bp_cce_top/bp_cce/pc_inst_ram/cce_inst_ram/macro_mem/mem/w_mask_in[39]
[WARNING DRT-0419] No routing tracks pass through the center of Term multi_top/me/genblk1_0__bp_cce_top/bp_cce/pc_inst_ram/cce_inst_ram/macro_mem/mem/w_mask_in[40]
[WARNING DRT-0419] No routing tracks pass through the center of Term multi_top/me/genblk1_0__bp_cce_top/bp_cce/pc_inst_ram/cce_inst_ram/macro_mem/mem/w_mask_in[41]
[WARNING DRT-0419] No routing tracks pass through the center of Term multi_top/me/genblk1_0__bp_cce_top/bp_cce/pc_inst_ram/cce_inst_ram/macro_mem/mem/w_mask_in[42]
[WARNING DRT-0419] No routing tracks pass through the center of Term multi_top/me/genblk1_0__bp_cce_top/bp_cce/pc_inst_ram/cce_inst_ram/macro_mem/mem/w_mask_in[43]
[WARNING DRT-0419] No routing tracks pass through the center of Term multi_top/me/genblk1_0__bp_cce_top/bp_cce/pc_inst_ram/cce_inst_ram/macro_mem/mem/w_mask_in[44]
[WARNING DRT-0419] No routing tracks pass through the center of Term multi_top/me/genblk1_0__bp_cce_top/bp_cce/pc_inst_ram/cce_inst_ram/macro_mem/mem/w_mask_in[45]
[WARNING DRT-0419] No routing tracks pass through the center of Term multi_top/me/genblk1_0__bp_cce_top/bp_cce/pc_inst_ram/cce_inst_ram/macro_mem/mem/w_mask_in[46]
[WARNING DRT-0419] No routing tracks pass through the center of Term multi_top/me/genblk1_0__bp_cce_top/bp_cce/pc_inst_ram/cce_inst_ram/macro_mem/mem/w_mask_in[47]
[WARNING DRT-0419] No routing tracks pass through the center of Term multi_top/me/genblk1_0__bp_cce_top/bp_cce/pc_inst_ram/cce_inst_ram/macro_mem/mem/w_mask_in[48]
[WARNING DRT-0419] No routing tracks pass through the center of Term multi_top/me/genblk1_0__bp_cce_top/bp_cce/pc_inst_ram/cce_inst_ram/macro_mem/mem/w_mask_in[49]
[WARNING DRT-0419] No routing tracks pass through the center of Term multi_top/me/genblk1_0__bp_cce_top/bp_cce/pc_inst_ram/cce_inst_ram/macro_mem/mem/w_mask_in[50]
[WARNING DRT-0419] No routing tracks pass through the center of Term multi_top/me/genblk1_0__bp_cce_top/bp_cce/pc_inst_ram/cce_inst_ram/macro_mem/mem/w_mask_in[51]
[WARNING DRT-0419] No routing tracks pass through the center of Term multi_top/me/genblk1_0__bp_cce_top/bp_cce/pc_inst_ram/cce_inst_ram/macro_mem/mem/w_mask_in[52]
[WARNING DRT-0419] No routing tracks pass through the center of Term multi_top/me/genblk1_0__bp_cce_top/bp_cce/pc_inst_ram/cce_inst_ram/macro_mem/mem/w_mask_in[53]
[WARNING DRT-0419] No routing tracks pass through the center of Term multi_top/me/genblk1_0__bp_cce_top/bp_cce/pc_inst_ram/cce_inst_ram/macro_mem/mem/w_mask_in[54]
[WARNING DRT-0419] No routing tracks pass through the center of Term multi_top/me/genblk1_0__bp_cce_top/bp_cce/pc_inst_ram/cce_inst_ram/macro_mem/mem/w_mask_in[55]
[WARNING DRT-0419] No routing tracks pass through the center of Term multi_top/me/genblk1_0__bp_cce_top/bp_cce/pc_inst_ram/cce_inst_ram/macro_mem/mem/w_mask_in[56]
[WARNING DRT-0419] No routing tracks pass through the center of Term multi_top/me/genblk1_0__bp_cce_top/bp_cce/pc_inst_ram/cce_inst_ram/macro_mem/mem/w_mask_in[57]
[WARNING DRT-0419] No routing tracks pass through the center of Term multi_top/me/genblk1_0__bp_cce_top/bp_cce/pc_inst_ram/cce_inst_ram/macro_mem/mem/w_mask_in[58]
[WARNING DRT-0419] No routing tracks pass through the center of Term multi_top/me/genblk1_0__bp_cce_top/bp_cce/pc_inst_ram/cce_inst_ram/macro_mem/mem/w_mask_in[59]
[WARNING DRT-0419] No routing tracks pass through the center of Term multi_top/me/genblk1_0__bp_cce_top/bp_cce/pc_inst_ram/cce_inst_ram/macro_mem/mem/w_mask_in[60]
[WARNING DRT-0419] No routing tracks pass through the center of Term multi_top/me/genblk1_0__bp_cce_top/bp_cce/pc_inst_ram/cce_inst_ram/macro_mem/mem/w_mask_in[61]
[WARNING DRT-0419] No routing tracks pass through the center of Term multi_top/me/genblk1_0__bp_cce_top/bp_cce/pc_inst_ram/cce_inst_ram/macro_mem/mem/w_mask_in[62]
[WARNING DRT-0419] No routing tracks pass through the center of Term multi_top/me/genblk1_0__bp_cce_top/bp_cce/pc_inst_ram/cce_inst_ram/macro_mem/mem/w_mask_in[63]
[WARNING DRT-0419] No routing tracks pass through the center of Term multi_top/me/genblk1_0__bp_cce_top/bp_cce/pc_inst_ram/cce_inst_ram/macro_mem/mem/w_mask_in[64]
[WARNING DRT-0419] No routing tracks pass through the center of Term multi_top/me/genblk1_0__bp_cce_top/bp_cce/pc_inst_ram/cce_inst_ram/macro_mem/mem/w_mask_in[65]
[WARNING DRT-0419] No routing tracks pass through the center of Term multi_top/me/genblk1_0__bp_cce_top/bp_cce/pc_inst_ram/cce_inst_ram/macro_mem/mem/w_mask_in[66]
[WARNING DRT-0419] No routing tracks pass through the center of Term multi_top/me/genblk1_0__bp_cce_top/bp_cce/pc_inst_ram/cce_inst_ram/macro_mem/mem/w_mask_in[67]
[WARNING DRT-0419] No routing tracks pass through the center of Term multi_top/me/genblk1_0__bp_cce_top/bp_cce/pc_inst_ram/cce_inst_ram/macro_mem/mem/w_mask_in[68]
[WARNING DRT-0419] No routing tracks pass through the center of Term multi_top/me/genblk1_0__bp_cce_top/bp_cce/pc_inst_ram/cce_inst_ram/macro_mem/mem/w_mask_in[69]
[WARNING DRT-0419] No routing tracks pass through the center of Term multi_top/me/genblk1_0__bp_cce_top/bp_cce/pc_inst_ram/cce_inst_ram/macro_mem/mem/w_mask_in[70]
[WARNING DRT-0419] No routing tracks pass through the center of Term multi_top/me/genblk1_0__bp_cce_top/bp_cce/pc_inst_ram/cce_inst_ram/macro_mem/mem/w_mask_in[71]
[WARNING DRT-0419] No routing tracks pass through the center of Term multi_top/me/genblk1_0__bp_cce_top/bp_cce/pc_inst_ram/cce_inst_ram/macro_mem/mem/w_mask_in[72]
[WARNING DRT-0419] No routing tracks pass through the center of Term multi_top/me/genblk1_0__bp_cce_top/bp_cce/pc_inst_ram/cce_inst_ram/macro_mem/mem/w_mask_in[73]
[WARNING DRT-0419] No routing tracks pass through the center of Term multi_top/me/genblk1_0__bp_cce_top/bp_cce/pc_inst_ram/cce_inst_ram/macro_mem/mem/w_mask_in[74]
[WARNING DRT-0419] No routing tracks pass through the center of Term multi_top/me/genblk1_0__bp_cce_top/bp_cce/pc_inst_ram/cce_inst_ram/macro_mem/mem/w_mask_in[75]
[WARNING DRT-0419] No routing tracks pass through the center of Term multi_top/me/genblk1_0__bp_cce_top/bp_cce/pc_inst_ram/cce_inst_ram/macro_mem/mem/w_mask_in[76]
[WARNING DRT-0419] No routing tracks pass through the center of Term multi_top/me/genblk1_0__bp_cce_top/bp_cce/pc_inst_ram/cce_inst_ram/macro_mem/mem/w_mask_in[77]
[WARNING DRT-0419] No routing tracks pass through the center of Term multi_top/me/genblk1_0__bp_cce_top/bp_cce/pc_inst_ram/cce_inst_ram/macro_mem/mem/w_mask_in[78]
[WARNING DRT-0419] No routing tracks pass through the center of Term multi_top/me/genblk1_0__bp_cce_top/bp_cce/pc_inst_ram/cce_inst_ram/macro_mem/mem/w_mask_in[79]
[WARNING DRT-0419] No routing tracks pass through the center of Term multi_top/me/genblk1_0__bp_cce_top/bp_cce/pc_inst_ram/cce_inst_ram/macro_mem/mem/w_mask_in[80]
[WARNING DRT-0419] No routing tracks pass through the center of Term multi_top/me/genblk1_0__bp_cce_top/bp_cce/pc_inst_ram/cce_inst_ram/macro_mem/mem/w_mask_in[81]
[WARNING DRT-0419] No routing tracks pass through the center of Term multi_top/me/genblk1_0__bp_cce_top/bp_cce/pc_inst_ram/cce_inst_ram/macro_mem/mem/w_mask_in[82]
[WARNING DRT-0419] No routing tracks pass through the center of Term multi_top/me/genblk1_0__bp_cce_top/bp_cce/pc_inst_ram/cce_inst_ram/macro_mem/mem/w_mask_in[83]
[WARNING DRT-0419] No routing tracks pass through the center of Term multi_top/me/genblk1_0__bp_cce_top/bp_cce/pc_inst_ram/cce_inst_ram/macro_mem/mem/w_mask_in[84]
[WARNING DRT-0419] No routing tracks pass through the center of Term multi_top/me/genblk1_0__bp_cce_top/bp_cce/pc_inst_ram/cce_inst_ram/macro_mem/mem/w_mask_in[85]
[WARNING DRT-0419] No routing tracks pass through the center of Term multi_top/me/genblk1_0__bp_cce_top/bp_cce/pc_inst_ram/cce_inst_ram/macro_mem/mem/w_mask_in[86]
[WARNING DRT-0419] No routing tracks pass through the center of Term multi_top/me/genblk1_0__bp_cce_top/bp_cce/pc_inst_ram/cce_inst_ram/macro_mem/mem/w_mask_in[87]
[WARNING DRT-0419] No routing tracks pass through the center of Term multi_top/me/genblk1_0__bp_cce_top/bp_cce/pc_inst_ram/cce_inst_ram/macro_mem/mem/w_mask_in[88]
[WARNING DRT-0419] No routing tracks pass through the center of Term multi_top/me/genblk1_0__bp_cce_top/bp_cce/pc_inst_ram/cce_inst_ram/macro_mem/mem/w_mask_in[89]
[WARNING DRT-0419] No routing tracks pass through the center of Term multi_top/me/genblk1_0__bp_cce_top/bp_cce/pc_inst_ram/cce_inst_ram/macro_mem/mem/w_mask_in[90]
[WARNING DRT-0419] No routing tracks pass through the center of Term multi_top/me/genblk1_0__bp_cce_top/bp_cce/pc_inst_ram/cce_inst_ram/macro_mem/mem/w_mask_in[91]
[WARNING DRT-0419] No routing tracks pass through the center of Term multi_top/me/genblk1_0__bp_cce_top/bp_cce/pc_inst_ram/cce_inst_ram/macro_mem/mem/w_mask_in[92]
[WARNING DRT-0419] No routing tracks pass through the center of Term multi_top/me/genblk1_0__bp_cce_top/bp_cce/pc_inst_ram/cce_inst_ram/macro_mem/mem/w_mask_in[93]
[WARNING DRT-0419] No routing tracks pass through the center of Term multi_top/me/genblk1_0__bp_cce_top/bp_cce/pc_inst_ram/cce_inst_ram/macro_mem/mem/w_mask_in[94]
[WARNING DRT-0419] No routing tracks pass through the center of Term multi_top/me/genblk1_0__bp_cce_top/bp_cce/pc_inst_ram/cce_inst_ram/macro_mem/mem/rd_out[0]
[WARNING DRT-0419] No routing tracks pass through the center of Term multi_top/me/genblk1_0__bp_cce_top/bp_cce/pc_inst_ram/cce_inst_ram/macro_mem/mem/rd_out[1]
[WARNING DRT-0419] No routing tracks pass through the center of Term multi_top/me/genblk1_0__bp_cce_top/bp_cce/pc_inst_ram/cce_inst_ram/macro_mem/mem/rd_out[2]
[WARNING DRT-0419] No routing tracks pass through the center of Term multi_top/me/genblk1_0__bp_cce_top/bp_cce/pc_inst_ram/cce_inst_ram/macro_mem/mem/rd_out[3]
[WARNING DRT-0419] No routing tracks pass through the center of Term multi_top/me/genblk1_0__bp_cce_top/bp_cce/pc_inst_ram/cce_inst_ram/macro_mem/mem/rd_out[4]
[WARNING DRT-0419] No routing tracks pass through the center of Term multi_top/me/genblk1_0__bp_cce_top/bp_cce/pc_inst_ram/cce_inst_ram/macro_mem/mem/rd_out[5]
[WARNING DRT-0419] No routing tracks pass through the center of Term multi_top/me/genblk1_0__bp_cce_top/bp_cce/pc_inst_ram/cce_inst_ram/macro_mem/mem/rd_out[6]
[WARNING DRT-0419] No routing tracks pass through the center of Term multi_top/me/genblk1_0__bp_cce_top/bp_cce/pc_inst_ram/cce_inst_ram/macro_mem/mem/rd_out[7]
[WARNING DRT-0419] No routing tracks pass through the center of Term multi_top/me/genblk1_0__bp_cce_top/bp_cce/pc_inst_ram/cce_inst_ram/macro_mem/mem/rd_out[8]
[WARNING DRT-0419] No routing tracks pass through the center of Term multi_top/me/genblk1_0__bp_cce_top/bp_cce/pc_inst_ram/cce_inst_ram/macro_mem/mem/rd_out[9]
[WARNING DRT-0419] No routing tracks pass through the center of Term multi_top/me/genblk1_0__bp_cce_top/bp_cce/pc_inst_ram/cce_inst_ram/macro_mem/mem/rd_out[10]
[WARNING DRT-0419] No routing tracks pass through the center of Term multi_top/me/genblk1_0__bp_cce_top/bp_cce/pc_inst_ram/cce_inst_ram/macro_mem/mem/rd_out[11]
[WARNING DRT-0419] No routing tracks pass through the center of Term multi_top/me/genblk1_0__bp_cce_top/bp_cce/pc_inst_ram/cce_inst_ram/macro_mem/mem/rd_out[12]
[WARNING DRT-0419] No routing tracks pass through the center of Term multi_top/me/genblk1_0__bp_cce_top/bp_cce/pc_inst_ram/cce_inst_ram/macro_mem/mem/rd_out[13]
[WARNING DRT-0419] No routing tracks pass through the center of Term multi_top/me/genblk1_0__bp_cce_top/bp_cce/pc_inst_ram/cce_inst_ram/macro_mem/mem/rd_out[14]
[WARNING DRT-0419] No routing tracks pass through the center of Term multi_top/me/genblk1_0__bp_cce_top/bp_cce/pc_inst_ram/cce_inst_ram/macro_mem/mem/rd_out[15]
[WARNING DRT-0419] No routing tracks pass through the center of Term multi_top/me/genblk1_0__bp_cce_top/bp_cce/pc_inst_ram/cce_inst_ram/macro_mem/mem/rd_out[16]
[WARNING DRT-0419] No routing tracks pass through the center of Term multi_top/me/genblk1_0__bp_cce_top/bp_cce/pc_inst_ram/cce_inst_ram/macro_mem/mem/rd_out[17]
[WARNING DRT-0419] No routing tracks pass through the center of Term multi_top/me/genblk1_0__bp_cce_top/bp_cce/pc_inst_ram/cce_inst_ram/macro_mem/mem/rd_out[18]
[WARNING DRT-0419] No routing tracks pass through the center of Term multi_top/me/genblk1_0__bp_cce_top/bp_cce/pc_inst_ram/cce_inst_ram/macro_mem/mem/rd_out[19]
[WARNING DRT-0419] No routing tracks pass through the center of Term multi_top/me/genblk1_0__bp_cce_top/bp_cce/pc_inst_ram/cce_inst_ram/macro_mem/mem/rd_out[20]
[WARNING DRT-0419] No routing tracks pass through the center of Term multi_top/me/genblk1_0__bp_cce_top/bp_cce/pc_inst_ram/cce_inst_ram/macro_mem/mem/rd_out[21]
[WARNING DRT-0419] No routing tracks pass through the center of Term multi_top/me/genblk1_0__bp_cce_top/bp_cce/pc_inst_ram/cce_inst_ram/macro_mem/mem/rd_out[22]
[WARNING DRT-0419] No routing tracks pass through the center of Term multi_top/me/genblk1_0__bp_cce_top/bp_cce/pc_inst_ram/cce_inst_ram/macro_mem/mem/rd_out[23]
[WARNING DRT-0419] No routing tracks pass through the center of Term multi_top/me/genblk1_0__bp_cce_top/bp_cce/pc_inst_ram/cce_inst_ram/macro_mem/mem/rd_out[24]
[WARNING DRT-0419] No routing tracks pass through the center of Term multi_top/me/genblk1_0__bp_cce_top/bp_cce/pc_inst_ram/cce_inst_ram/macro_mem/mem/rd_out[25]
[WARNING DRT-0419] No routing tracks pass through the center of Term multi_top/me/genblk1_0__bp_cce_top/bp_cce/pc_inst_ram/cce_inst_ram/macro_mem/mem/rd_out[26]
[WARNING DRT-0419] No routing tracks pass through the center of Term multi_top/me/genblk1_0__bp_cce_top/bp_cce/pc_inst_ram/cce_inst_ram/macro_mem/mem/rd_out[27]
[WARNING DRT-0419] No routing tracks pass through the center of Term multi_top/me/genblk1_0__bp_cce_top/bp_cce/pc_inst_ram/cce_inst_ram/macro_mem/mem/rd_out[28]
[WARNING DRT-0419] No routing tracks pass through the center of Term multi_top/me/genblk1_0__bp_cce_top/bp_cce/pc_inst_ram/cce_inst_ram/macro_mem/mem/rd_out[29]
[WARNING DRT-0419] No routing tracks pass through the center of Term multi_top/me/genblk1_0__bp_cce_top/bp_cce/pc_inst_ram/cce_inst_ram/macro_mem/mem/rd_out[30]
[WARNING DRT-0419] No routing tracks pass through the center of Term multi_top/me/genblk1_0__bp_cce_top/bp_cce/pc_inst_ram/cce_inst_ram/macro_mem/mem/rd_out[31]
[WARNING DRT-0419] No routing tracks pass through the center of Term multi_top/me/genblk1_0__bp_cce_top/bp_cce/pc_inst_ram/cce_inst_ram/macro_mem/mem/rd_out[32]
[WARNING DRT-0419] No routing tracks pass through the center of Term multi_top/me/genblk1_0__bp_cce_top/bp_cce/pc_inst_ram/cce_inst_ram/macro_mem/mem/rd_out[33]
[WARNING DRT-0419] No routing tracks pass through the center of Term multi_top/me/genblk1_0__bp_cce_top/bp_cce/pc_inst_ram/cce_inst_ram/macro_mem/mem/rd_out[34]
[WARNING DRT-0419] No routing tracks pass through the center of Term multi_top/me/genblk1_0__bp_cce_top/bp_cce/pc_inst_ram/cce_inst_ram/macro_mem/mem/rd_out[35]
[WARNING DRT-0419] No routing tracks pass through the center of Term multi_top/me/genblk1_0__bp_cce_top/bp_cce/pc_inst_ram/cce_inst_ram/macro_mem/mem/rd_out[36]
[WARNING DRT-0419] No routing tracks pass through the center of Term multi_top/me/genblk1_0__bp_cce_top/bp_cce/pc_inst_ram/cce_inst_ram/macro_mem/mem/rd_out[37]
[WARNING DRT-0419] No routing tracks pass through the center of Term multi_top/me/genblk1_0__bp_cce_top/bp_cce/pc_inst_ram/cce_inst_ram/macro_mem/mem/rd_out[38]
[WARNING DRT-0419] No routing tracks pass through the center of Term multi_top/me/genblk1_0__bp_cce_top/bp_cce/pc_inst_ram/cce_inst_ram/macro_mem/mem/rd_out[39]
[WARNING DRT-0419] No routing tracks pass through the center of Term multi_top/me/genblk1_0__bp_cce_top/bp_cce/pc_inst_ram/cce_inst_ram/macro_mem/mem/rd_out[40]
[WARNING DRT-0419] No routing tracks pass through the center of Term multi_top/me/genblk1_0__bp_cce_top/bp_cce/pc_inst_ram/cce_inst_ram/macro_mem/mem/rd_out[41]
[WARNING DRT-0419] No routing tracks pass through the center of Term multi_top/me/genblk1_0__bp_cce_top/bp_cce/pc_inst_ram/cce_inst_ram/macro_mem/mem/rd_out[42]
[WARNING DRT-0419] No routing tracks pass through the center of Term multi_top/me/genblk1_0__bp_cce_top/bp_cce/pc_inst_ram/cce_inst_ram/macro_mem/mem/rd_out[43]
[WARNING DRT-0419] No routing tracks pass through the center of Term multi_top/me/genblk1_0__bp_cce_top/bp_cce/pc_inst_ram/cce_inst_ram/macro_mem/mem/rd_out[44]
[WARNING DRT-0419] No routing tracks pass through the center of Term multi_top/me/genblk1_0__bp_cce_top/bp_cce/pc_inst_ram/cce_inst_ram/macro_mem/mem/rd_out[45]
[WARNING DRT-0419] No routing tracks pass through the center of Term multi_top/me/genblk1_0__bp_cce_top/bp_cce/pc_inst_ram/cce_inst_ram/macro_mem/mem/rd_out[46]
[WARNING DRT-0419] No routing tracks pass through the center of Term multi_top/me/genblk1_0__bp_cce_top/bp_cce/pc_inst_ram/cce_inst_ram/macro_mem/mem/rd_out[47]
[WARNING DRT-0419] No routing tracks pass through the center of Term multi_top/me/genblk1_0__bp_cce_top/bp_cce/pc_inst_ram/cce_inst_ram/macro_mem/mem/rd_out[48]
[WARNING DRT-0419] No routing tracks pass through the center of Term multi_top/me/genblk1_0__bp_cce_top/bp_cce/pc_inst_ram/cce_inst_ram/macro_mem/mem/rd_out[49]
[WARNING DRT-0419] No routing tracks pass through the center of Term multi_top/me/genblk1_0__bp_cce_top/bp_cce/pc_inst_ram/cce_inst_ram/macro_mem/mem/rd_out[50]
[WARNING DRT-0419] No routing tracks pass through the center of Term multi_top/me/genblk1_0__bp_cce_top/bp_cce/pc_inst_ram/cce_inst_ram/macro_mem/mem/rd_out[51]
[WARNING DRT-0419] No routing tracks pass through the center of Term multi_top/me/genblk1_0__bp_cce_top/bp_cce/pc_inst_ram/cce_inst_ram/macro_mem/mem/rd_out[52]
[WARNING DRT-0419] No routing tracks pass through the center of Term multi_top/me/genblk1_0__bp_cce_top/bp_cce/pc_inst_ram/cce_inst_ram/macro_mem/mem/rd_out[53]
[WARNING DRT-0419] No routing tracks pass through the center of Term multi_top/me/genblk1_0__bp_cce_top/bp_cce/pc_inst_ram/cce_inst_ram/macro_mem/mem/rd_out[54]
[WARNING DRT-0419] No routing tracks pass through the center of Term multi_top/me/genblk1_0__bp_cce_top/bp_cce/pc_inst_ram/cce_inst_ram/macro_mem/mem/rd_out[55]
[WARNING DRT-0419] No routing tracks pass through the center of Term multi_top/me/genblk1_0__bp_cce_top/bp_cce/pc_inst_ram/cce_inst_ram/macro_mem/mem/rd_out[56]
[WARNING DRT-0419] No routing tracks pass through the center of Term multi_top/me/genblk1_0__bp_cce_top/bp_cce/pc_inst_ram/cce_inst_ram/macro_mem/mem/rd_out[57]
[WARNING DRT-0419] No routing tracks pass through the center of Term multi_top/me/genblk1_0__bp_cce_top/bp_cce/pc_inst_ram/cce_inst_ram/macro_mem/mem/rd_out[58]
[WARNING DRT-0419] No routing tracks pass through the center of Term multi_top/me/genblk1_0__bp_cce_top/bp_cce/pc_inst_ram/cce_inst_ram/macro_mem/mem/rd_out[59]
[WARNING DRT-0419] No routing tracks pass through the center of Term multi_top/me/genblk1_0__bp_cce_top/bp_cce/pc_inst_ram/cce_inst_ram/macro_mem/mem/rd_out[60]
[WARNING DRT-0419] No routing tracks pass through the center of Term multi_top/me/genblk1_0__bp_cce_top/bp_cce/pc_inst_ram/cce_inst_ram/macro_mem/mem/rd_out[61]
[WARNING DRT-0419] No routing tracks pass through the center of Term multi_top/me/genblk1_0__bp_cce_top/bp_cce/pc_inst_ram/cce_inst_ram/macro_mem/mem/rd_out[62]
[WARNING DRT-0419] No routing tracks pass through the center of Term multi_top/me/genblk1_0__bp_cce_top/bp_cce/pc_inst_ram/cce_inst_ram/macro_mem/mem/rd_out[63]
[WARNING DRT-0419] No routing tracks pass through the center of Term multi_top/me/genblk1_0__bp_cce_top/bp_cce/pc_inst_ram/cce_inst_ram/macro_mem/mem/rd_out[64]
[WARNING DRT-0419] No routing tracks pass through the center of Term multi_top/me/genblk1_0__bp_cce_top/bp_cce/pc_inst_ram/cce_inst_ram/macro_mem/mem/rd_out[65]
[WARNING DRT-0419] No routing tracks pass through the center of Term multi_top/me/genblk1_0__bp_cce_top/bp_cce/pc_inst_ram/cce_inst_ram/macro_mem/mem/rd_out[66]
[WARNING DRT-0419] No routing tracks pass through the center of Term multi_top/me/genblk1_0__bp_cce_top/bp_cce/pc_inst_ram/cce_inst_ram/macro_mem/mem/rd_out[67]
[WARNING DRT-0419] No routing tracks pass through the center of Term multi_top/me/genblk1_0__bp_cce_top/bp_cce/pc_inst_ram/cce_inst_ram/macro_mem/mem/rd_out[68]
[WARNING DRT-0419] No routing tracks pass through the center of Term multi_top/me/genblk1_0__bp_cce_top/bp_cce/pc_inst_ram/cce_inst_ram/macro_mem/mem/rd_out[69]
[WARNING DRT-0419] No routing tracks pass through the center of Term multi_top/me/genblk1_0__bp_cce_top/bp_cce/pc_inst_ram/cce_inst_ram/macro_mem/mem/rd_out[70]
[WARNING DRT-0419] No routing tracks pass through the center of Term multi_top/me/genblk1_0__bp_cce_top/bp_cce/pc_inst_ram/cce_inst_ram/macro_mem/mem/rd_out[71]
[WARNING DRT-0419] No routing tracks pass through the center of Term multi_top/me/genblk1_0__bp_cce_top/bp_cce/pc_inst_ram/cce_inst_ram/macro_mem/mem/rd_out[72]
[WARNING DRT-0419] No routing tracks pass through the center of Term multi_top/me/genblk1_0__bp_cce_top/bp_cce/pc_inst_ram/cce_inst_ram/macro_mem/mem/rd_out[73]
[WARNING DRT-0419] No routing tracks pass through the center of Term multi_top/me/genblk1_0__bp_cce_top/bp_cce/pc_inst_ram/cce_inst_ram/macro_mem/mem/rd_out[74]
[WARNING DRT-0419] No routing tracks pass through the center of Term multi_top/me/genblk1_0__bp_cce_top/bp_cce/pc_inst_ram/cce_inst_ram/macro_mem/mem/rd_out[75]
[WARNING DRT-0419] No routing tracks pass through the center of Term multi_top/me/genblk1_0__bp_cce_top/bp_cce/pc_inst_ram/cce_inst_ram/macro_mem/mem/rd_out[76]
[WARNING DRT-0419] No routing tracks pass through the center of Term multi_top/me/genblk1_0__bp_cce_top/bp_cce/pc_inst_ram/cce_inst_ram/macro_mem/mem/rd_out[77]
[WARNING DRT-0419] No routing tracks pass through the center of Term multi_top/me/genblk1_0__bp_cce_top/bp_cce/pc_inst_ram/cce_inst_ram/macro_mem/mem/rd_out[78]
[WARNING DRT-0419] No routing tracks pass through the center of Term multi_top/me/genblk1_0__bp_cce_top/bp_cce/pc_inst_ram/cce_inst_ram/macro_mem/mem/rd_out[79]
[WARNING DRT-0419] No routing tracks pass through the center of Term multi_top/me/genblk1_0__bp_cce_top/bp_cce/pc_inst_ram/cce_inst_ram/macro_mem/mem/rd_out[80]
[WARNING DRT-0419] No routing tracks pass through the center of Term multi_top/me/genblk1_0__bp_cce_top/bp_cce/pc_inst_ram/cce_inst_ram/macro_mem/mem/rd_out[81]
[WARNING DRT-0419] No routing tracks pass through the center of Term multi_top/me/genblk1_0__bp_cce_top/bp_cce/pc_inst_ram/cce_inst_ram/macro_mem/mem/rd_out[82]
[WARNING DRT-0419] No routing tracks pass through the center of Term multi_top/me/genblk1_0__bp_cce_top/bp_cce/pc_inst_ram/cce_inst_ram/macro_mem/mem/rd_out[83]
[WARNING DRT-0419] No routing tracks pass through the center of Term multi_top/me/genblk1_0__bp_cce_top/bp_cce/pc_inst_ram/cce_inst_ram/macro_mem/mem/rd_out[84]
[WARNING DRT-0419] No routing tracks pass through the center of Term multi_top/me/genblk1_0__bp_cce_top/bp_cce/pc_inst_ram/cce_inst_ram/macro_mem/mem/rd_out[85]
[WARNING DRT-0419] No routing tracks pass through the center of Term multi_top/me/genblk1_0__bp_cce_top/bp_cce/pc_inst_ram/cce_inst_ram/macro_mem/mem/rd_out[86]
[WARNING DRT-0419] No routing tracks pass through the center of Term multi_top/me/genblk1_0__bp_cce_top/bp_cce/pc_inst_ram/cce_inst_ram/macro_mem/mem/rd_out[87]
[WARNING DRT-0419] No routing tracks pass through the center of Term multi_top/me/genblk1_0__bp_cce_top/bp_cce/pc_inst_ram/cce_inst_ram/macro_mem/mem/rd_out[88]
[WARNING DRT-0419] No routing tracks pass through the center of Term multi_top/me/genblk1_0__bp_cce_top/bp_cce/pc_inst_ram/cce_inst_ram/macro_mem/mem/rd_out[89]
[WARNING DRT-0419] No routing tracks pass through the center of Term multi_top/me/genblk1_0__bp_cce_top/bp_cce/pc_inst_ram/cce_inst_ram/macro_mem/mem/rd_out[90]
[WARNING DRT-0419] No routing tracks pass through the center of Term multi_top/me/genblk1_0__bp_cce_top/bp_cce/pc_inst_ram/cce_inst_ram/macro_mem/mem/rd_out[91]
[WARNING DRT-0419] No routing tracks pass through the center of Term multi_top/me/genblk1_0__bp_cce_top/bp_cce/pc_inst_ram/cce_inst_ram/macro_mem/mem/rd_out[92]
[WARNING DRT-0419] No routing tracks pass through the center of Term multi_top/me/genblk1_0__bp_cce_top/bp_cce/pc_inst_ram/cce_inst_ram/macro_mem/mem/rd_out[93]
[WARNING DRT-0419] No routing tracks pass through the center of Term multi_top/me/genblk1_0__bp_cce_top/bp_cce/pc_inst_ram/cce_inst_ram/macro_mem/mem/rd_out[94]
[WARNING DRT-0419] No routing tracks pass through the center of Term multi_top/me/genblk1_0__bp_cce_top/bp_cce/pc_inst_ram/cce_inst_ram/macro_mem/mem/wd_in[0]
[WARNING DRT-0419] No routing tracks pass through the center of Term multi_top/me/genblk1_0__bp_cce_top/bp_cce/pc_inst_ram/cce_inst_ram/macro_mem/mem/wd_in[1]
[WARNING DRT-0419] No routing tracks pass through the center of Term multi_top/me/genblk1_0__bp_cce_top/bp_cce/pc_inst_ram/cce_inst_ram/macro_mem/mem/wd_in[2]
[WARNING DRT-0419] No routing tracks pass through the center of Term multi_top/me/genblk1_0__bp_cce_top/bp_cce/pc_inst_ram/cce_inst_ram/macro_mem/mem/wd_in[3]
[WARNING DRT-0419] No routing tracks pass through the center of Term multi_top/me/genblk1_0__bp_cce_top/bp_cce/pc_inst_ram/cce_inst_ram/macro_mem/mem/wd_in[4]
[WARNING DRT-0419] No routing tracks pass through the center of Term multi_top/me/genblk1_0__bp_cce_top/bp_cce/pc_inst_ram/cce_inst_ram/macro_mem/mem/wd_in[5]
[WARNING DRT-0419] No routing tracks pass through the center of Term multi_top/me/genblk1_0__bp_cce_top/bp_cce/pc_inst_ram/cce_inst_ram/macro_mem/mem/wd_in[6]
[WARNING DRT-0419] No routing tracks pass through the center of Term multi_top/me/genblk1_0__bp_cce_top/bp_cce/pc_inst_ram/cce_inst_ram/macro_mem/mem/wd_in[7]
[WARNING DRT-0419] No routing tracks pass through the center of Term multi_top/me/genblk1_0__bp_cce_top/bp_cce/pc_inst_ram/cce_inst_ram/macro_mem/mem/wd_in[8]
[WARNING DRT-0419] No routing tracks pass through the center of Term multi_top/me/genblk1_0__bp_cce_top/bp_cce/pc_inst_ram/cce_inst_ram/macro_mem/mem/wd_in[9]
[WARNING DRT-0419] No routing tracks pass through the center of Term multi_top/me/genblk1_0__bp_cce_top/bp_cce/pc_inst_ram/cce_inst_ram/macro_mem/mem/wd_in[10]
[WARNING DRT-0419] No routing tracks pass through the center of Term multi_top/me/genblk1_0__bp_cce_top/bp_cce/pc_inst_ram/cce_inst_ram/macro_mem/mem/wd_in[11]
[WARNING DRT-0419] No routing tracks pass through the center of Term multi_top/me/genblk1_0__bp_cce_top/bp_cce/pc_inst_ram/cce_inst_ram/macro_mem/mem/wd_in[12]
[WARNING DRT-0419] No routing tracks pass through the center of Term multi_top/me/genblk1_0__bp_cce_top/bp_cce/pc_inst_ram/cce_inst_ram/macro_mem/mem/wd_in[13]
[WARNING DRT-0419] No routing tracks pass through the center of Term multi_top/me/genblk1_0__bp_cce_top/bp_cce/pc_inst_ram/cce_inst_ram/macro_mem/mem/wd_in[14]
[WARNING DRT-0419] No routing tracks pass through the center of Term multi_top/me/genblk1_0__bp_cce_top/bp_cce/pc_inst_ram/cce_inst_ram/macro_mem/mem/wd_in[15]
[WARNING DRT-0419] No routing tracks pass through the center of Term multi_top/me/genblk1_0__bp_cce_top/bp_cce/pc_inst_ram/cce_inst_ram/macro_mem/mem/wd_in[16]
[WARNING DRT-0419] No routing tracks pass through the center of Term multi_top/me/genblk1_0__bp_cce_top/bp_cce/pc_inst_ram/cce_inst_ram/macro_mem/mem/wd_in[17]
[WARNING DRT-0419] No routing tracks pass through the center of Term multi_top/me/genblk1_0__bp_cce_top/bp_cce/pc_inst_ram/cce_inst_ram/macro_mem/mem/wd_in[18]
[WARNING DRT-0419] No routing tracks pass through the center of Term multi_top/me/genblk1_0__bp_cce_top/bp_cce/pc_inst_ram/cce_inst_ram/macro_mem/mem/wd_in[19]
[WARNING DRT-0419] No routing tracks pass through the center of Term multi_top/me/genblk1_0__bp_cce_top/bp_cce/pc_inst_ram/cce_inst_ram/macro_mem/mem/wd_in[20]
[WARNING DRT-0419] No routing tracks pass through the center of Term multi_top/me/genblk1_0__bp_cce_top/bp_cce/pc_inst_ram/cce_inst_ram/macro_mem/mem/wd_in[21]
[WARNING DRT-0419] No routing tracks pass through the center of Term multi_top/me/genblk1_0__bp_cce_top/bp_cce/pc_inst_ram/cce_inst_ram/macro_mem/mem/wd_in[22]
[WARNING DRT-0419] No routing tracks pass through the center of Term multi_top/me/genblk1_0__bp_cce_top/bp_cce/pc_inst_ram/cce_inst_ram/macro_mem/mem/wd_in[23]
[WARNING DRT-0419] No routing tracks pass through the center of Term multi_top/me/genblk1_0__bp_cce_top/bp_cce/pc_inst_ram/cce_inst_ram/macro_mem/mem/wd_in[24]
[WARNING DRT-0419] No routing tracks pass through the center of Term multi_top/me/genblk1_0__bp_cce_top/bp_cce/pc_inst_ram/cce_inst_ram/macro_mem/mem/wd_in[25]
[WARNING DRT-0419] No routing tracks pass through the center of Term multi_top/me/genblk1_0__bp_cce_top/bp_cce/pc_inst_ram/cce_inst_ram/macro_mem/mem/wd_in[26]
[WARNING DRT-0419] No routing tracks pass through the center of Term multi_top/me/genblk1_0__bp_cce_top/bp_cce/pc_inst_ram/cce_inst_ram/macro_mem/mem/wd_in[27]
[WARNING DRT-0419] No routing tracks pass through the center of Term multi_top/me/genblk1_0__bp_cce_top/bp_cce/pc_inst_ram/cce_inst_ram/macro_mem/mem/wd_in[28]
[WARNING DRT-0419] No routing tracks pass through the center of Term multi_top/me/genblk1_0__bp_cce_top/bp_cce/pc_inst_ram/cce_inst_ram/macro_mem/mem/wd_in[29]
[WARNING DRT-0419] No routing tracks pass through the center of Term multi_top/me/genblk1_0__bp_cce_top/bp_cce/pc_inst_ram/cce_inst_ram/macro_mem/mem/wd_in[30]
[WARNING DRT-0419] No routing tracks pass through the center of Term multi_top/me/genblk1_0__bp_cce_top/bp_cce/pc_inst_ram/cce_inst_ram/macro_mem/mem/wd_in[31]
[WARNING DRT-0419] No routing tracks pass through the center of Term multi_top/me/genblk1_0__bp_cce_top/bp_cce/pc_inst_ram/cce_inst_ram/macro_mem/mem/wd_in[32]
[WARNING DRT-0419] No routing tracks pass through the center of Term multi_top/me/genblk1_0__bp_cce_top/bp_cce/pc_inst_ram/cce_inst_ram/macro_mem/mem/wd_in[33]
[WARNING DRT-0419] No routing tracks pass through the center of Term multi_top/me/genblk1_0__bp_cce_top/bp_cce/pc_inst_ram/cce_inst_ram/macro_mem/mem/wd_in[34]
[WARNING DRT-0419] No routing tracks pass through the center of Term multi_top/me/genblk1_0__bp_cce_top/bp_cce/pc_inst_ram/cce_inst_ram/macro_mem/mem/wd_in[35]
[WARNING DRT-0419] No routing tracks pass through the center of Term multi_top/me/genblk1_0__bp_cce_top/bp_cce/pc_inst_ram/cce_inst_ram/macro_mem/mem/wd_in[36]
[WARNING DRT-0419] No routing tracks pass through the center of Term multi_top/me/genblk1_0__bp_cce_top/bp_cce/pc_inst_ram/cce_inst_ram/macro_mem/mem/wd_in[37]
[WARNING DRT-0419] No routing tracks pass through the center of Term multi_top/me/genblk1_0__bp_cce_top/bp_cce/pc_inst_ram/cce_inst_ram/macro_mem/mem/wd_in[38]
[WARNING DRT-0419] No routing tracks pass through the center of Term multi_top/me/genblk1_0__bp_cce_top/bp_cce/pc_inst_ram/cce_inst_ram/macro_mem/mem/wd_in[39]
[WARNING DRT-0419] No routing tracks pass through the center of Term multi_top/me/genblk1_0__bp_cce_top/bp_cce/pc_inst_ram/cce_inst_ram/macro_mem/mem/wd_in[40]
[WARNING DRT-0419] No routing tracks pass through the center of Term multi_top/me/genblk1_0__bp_cce_top/bp_cce/pc_inst_ram/cce_inst_ram/macro_mem/mem/wd_in[41]
[WARNING DRT-0419] No routing tracks pass through the center of Term multi_top/me/genblk1_0__bp_cce_top/bp_cce/pc_inst_ram/cce_inst_ram/macro_mem/mem/wd_in[42]
[WARNING DRT-0419] No routing tracks pass through the center of Term multi_top/me/genblk1_0__bp_cce_top/bp_cce/pc_inst_ram/cce_inst_ram/macro_mem/mem/wd_in[43]
[WARNING DRT-0419] No routing tracks pass through the center of Term multi_top/me/genblk1_0__bp_cce_top/bp_cce/pc_inst_ram/cce_inst_ram/macro_mem/mem/wd_in[44]
[WARNING DRT-0419] No routing tracks pass through the center of Term multi_top/me/genblk1_0__bp_cce_top/bp_cce/pc_inst_ram/cce_inst_ram/macro_mem/mem/wd_in[45]
[WARNING DRT-0419] No routing tracks pass through the center of Term multi_top/me/genblk1_0__bp_cce_top/bp_cce/pc_inst_ram/cce_inst_ram/macro_mem/mem/wd_in[46]
[WARNING DRT-0419] No routing tracks pass through the center of Term multi_top/me/genblk1_0__bp_cce_top/bp_cce/pc_inst_ram/cce_inst_ram/macro_mem/mem/wd_in[47]
[WARNING DRT-0419] No routing tracks pass through the center of Term multi_top/me/genblk1_0__bp_cce_top/bp_cce/pc_inst_ram/cce_inst_ram/macro_mem/mem/wd_in[48]
[WARNING DRT-0419] No routing tracks pass through the center of Term multi_top/me/genblk1_0__bp_cce_top/bp_cce/pc_inst_ram/cce_inst_ram/macro_mem/mem/wd_in[49]
[WARNING DRT-0419] No routing tracks pass through the center of Term multi_top/me/genblk1_0__bp_cce_top/bp_cce/pc_inst_ram/cce_inst_ram/macro_mem/mem/wd_in[50]
[WARNING DRT-0419] No routing tracks pass through the center of Term multi_top/me/genblk1_0__bp_cce_top/bp_cce/pc_inst_ram/cce_inst_ram/macro_mem/mem/wd_in[51]
[WARNING DRT-0419] No routing tracks pass through the center of Term multi_top/me/genblk1_0__bp_cce_top/bp_cce/pc_inst_ram/cce_inst_ram/macro_mem/mem/wd_in[52]
[WARNING DRT-0419] No routing tracks pass through the center of Term multi_top/me/genblk1_0__bp_cce_top/bp_cce/pc_inst_ram/cce_inst_ram/macro_mem/mem/wd_in[53]
[WARNING DRT-0419] No routing tracks pass through the center of Term multi_top/me/genblk1_0__bp_cce_top/bp_cce/pc_inst_ram/cce_inst_ram/macro_mem/mem/wd_in[54]
[WARNING DRT-0419] No routing tracks pass through the center of Term multi_top/me/genblk1_0__bp_cce_top/bp_cce/pc_inst_ram/cce_inst_ram/macro_mem/mem/wd_in[55]
[WARNING DRT-0419] No routing tracks pass through the center of Term multi_top/me/genblk1_0__bp_cce_top/bp_cce/pc_inst_ram/cce_inst_ram/macro_mem/mem/wd_in[56]
[WARNING DRT-0419] No routing tracks pass through the center of Term multi_top/me/genblk1_0__bp_cce_top/bp_cce/pc_inst_ram/cce_inst_ram/macro_mem/mem/wd_in[57]
[WARNING DRT-0419] No routing tracks pass through the center of Term multi_top/me/genblk1_0__bp_cce_top/bp_cce/pc_inst_ram/cce_inst_ram/macro_mem/mem/wd_in[58]
[WARNING DRT-0419] No routing tracks pass through the center of Term multi_top/me/genblk1_0__bp_cce_top/bp_cce/pc_inst_ram/cce_inst_ram/macro_mem/mem/wd_in[59]
[WARNING DRT-0419] No routing tracks pass through the center of Term multi_top/me/genblk1_0__bp_cce_top/bp_cce/pc_inst_ram/cce_inst_ram/macro_mem/mem/wd_in[60]
[WARNING DRT-0419] No routing tracks pass through the center of Term multi_top/me/genblk1_0__bp_cce_top/bp_cce/pc_inst_ram/cce_inst_ram/macro_mem/mem/wd_in[61]
[WARNING DRT-0419] No routing tracks pass through the center of Term multi_top/me/genblk1_0__bp_cce_top/bp_cce/pc_inst_ram/cce_inst_ram/macro_mem/mem/wd_in[62]
[WARNING DRT-0419] No routing tracks pass through the center of Term multi_top/me/genblk1_0__bp_cce_top/bp_cce/pc_inst_ram/cce_inst_ram/macro_mem/mem/wd_in[63]
[WARNING DRT-0419] No routing tracks pass through the center of Term multi_top/me/genblk1_0__bp_cce_top/bp_cce/pc_inst_ram/cce_inst_ram/macro_mem/mem/wd_in[64]
[WARNING DRT-0419] No routing tracks pass through the center of Term multi_top/me/genblk1_0__bp_cce_top/bp_cce/pc_inst_ram/cce_inst_ram/macro_mem/mem/wd_in[65]
[WARNING DRT-0419] No routing tracks pass through the center of Term multi_top/me/genblk1_0__bp_cce_top/bp_cce/pc_inst_ram/cce_inst_ram/macro_mem/mem/wd_in[66]
[WARNING DRT-0419] No routing tracks pass through the center of Term multi_top/me/genblk1_0__bp_cce_top/bp_cce/pc_inst_ram/cce_inst_ram/macro_mem/mem/wd_in[67]
[WARNING DRT-0419] No routing tracks pass through the center of Term multi_top/me/genblk1_0__bp_cce_top/bp_cce/pc_inst_ram/cce_inst_ram/macro_mem/mem/wd_in[68]
[WARNING DRT-0419] No routing tracks pass through the center of Term multi_top/me/genblk1_0__bp_cce_top/bp_cce/pc_inst_ram/cce_inst_ram/macro_mem/mem/wd_in[69]
[WARNING DRT-0419] No routing tracks pass through the center of Term multi_top/me/genblk1_0__bp_cce_top/bp_cce/pc_inst_ram/cce_inst_ram/macro_mem/mem/wd_in[70]
[WARNING DRT-0419] No routing tracks pass through the center of Term multi_top/me/genblk1_0__bp_cce_top/bp_cce/pc_inst_ram/cce_inst_ram/macro_mem/mem/wd_in[71]
[WARNING DRT-0419] No routing tracks pass through the center of Term multi_top/me/genblk1_0__bp_cce_top/bp_cce/pc_inst_ram/cce_inst_ram/macro_mem/mem/wd_in[72]
[WARNING DRT-0419] No routing tracks pass through the center of Term multi_top/me/genblk1_0__bp_cce_top/bp_cce/pc_inst_ram/cce_inst_ram/macro_mem/mem/wd_in[73]
[WARNING DRT-0419] No routing tracks pass through the center of Term multi_top/me/genblk1_0__bp_cce_top/bp_cce/pc_inst_ram/cce_inst_ram/macro_mem/mem/wd_in[74]
[WARNING DRT-0419] No routing tracks pass through the center of Term multi_top/me/genblk1_0__bp_cce_top/bp_cce/pc_inst_ram/cce_inst_ram/macro_mem/mem/wd_in[75]
[WARNING DRT-0419] No routing tracks pass through the center of Term multi_top/me/genblk1_0__bp_cce_top/bp_cce/pc_inst_ram/cce_inst_ram/macro_mem/mem/wd_in[76]
[WARNING DRT-0419] No routing tracks pass through the center of Term multi_top/me/genblk1_0__bp_cce_top/bp_cce/pc_inst_ram/cce_inst_ram/macro_mem/mem/wd_in[77]
[WARNING DRT-0419] No routing tracks pass through the center of Term multi_top/me/genblk1_0__bp_cce_top/bp_cce/pc_inst_ram/cce_inst_ram/macro_mem/mem/wd_in[78]
[WARNING DRT-0419] No routing tracks pass through the center of Term multi_top/me/genblk1_0__bp_cce_top/bp_cce/pc_inst_ram/cce_inst_ram/macro_mem/mem/wd_in[79]
[WARNING DRT-0419] No routing tracks pass through the center of Term multi_top/me/genblk1_0__bp_cce_top/bp_cce/pc_inst_ram/cce_inst_ram/macro_mem/mem/wd_in[80]
[WARNING DRT-0419] No routing tracks pass through the center of Term multi_top/me/genblk1_0__bp_cce_top/bp_cce/pc_inst_ram/cce_inst_ram/macro_mem/mem/wd_in[81]
[WARNING DRT-0419] No routing tracks pass through the center of Term multi_top/me/genblk1_0__bp_cce_top/bp_cce/pc_inst_ram/cce_inst_ram/macro_mem/mem/wd_in[82]
[WARNING DRT-0419] No routing tracks pass through the center of Term multi_top/me/genblk1_0__bp_cce_top/bp_cce/pc_inst_ram/cce_inst_ram/macro_mem/mem/wd_in[83]
[WARNING DRT-0419] No routing tracks pass through the center of Term multi_top/me/genblk1_0__bp_cce_top/bp_cce/pc_inst_ram/cce_inst_ram/macro_mem/mem/wd_in[84]
[WARNING DRT-0419] No routing tracks pass through the center of Term multi_top/me/genblk1_0__bp_cce_top/bp_cce/pc_inst_ram/cce_inst_ram/macro_mem/mem/wd_in[85]
[WARNING DRT-0419] No routing tracks pass through the center of Term multi_top/me/genblk1_0__bp_cce_top/bp_cce/pc_inst_ram/cce_inst_ram/macro_mem/mem/wd_in[86]
[WARNING DRT-0419] No routing tracks pass through the center of Term multi_top/me/genblk1_0__bp_cce_top/bp_cce/pc_inst_ram/cce_inst_ram/macro_mem/mem/wd_in[87]
[WARNING DRT-0419] No routing tracks pass through the center of Term multi_top/me/genblk1_0__bp_cce_top/bp_cce/pc_inst_ram/cce_inst_ram/macro_mem/mem/wd_in[88]
[WARNING DRT-0419] No routing tracks pass through the center of Term multi_top/me/genblk1_0__bp_cce_top/bp_cce/pc_inst_ram/cce_inst_ram/macro_mem/mem/wd_in[89]
[WARNING DRT-0419] No routing tracks pass through the center of Term multi_top/me/genblk1_0__bp_cce_top/bp_cce/pc_inst_ram/cce_inst_ram/macro_mem/mem/wd_in[90]
[WARNING DRT-0419] No routing tracks pass through the center of Term multi_top/me/genblk1_0__bp_cce_top/bp_cce/pc_inst_ram/cce_inst_ram/macro_mem/mem/wd_in[91]
[WARNING DRT-0419] No routing tracks pass through the center of Term multi_top/me/genblk1_0__bp_cce_top/bp_cce/pc_inst_ram/cce_inst_ram/macro_mem/mem/wd_in[92]
[WARNING DRT-0419] No routing tracks pass through the center of Term multi_top/me/genblk1_0__bp_cce_top/bp_cce/pc_inst_ram/cce_inst_ram/macro_mem/mem/wd_in[93]
[WARNING DRT-0419] No routing tracks pass through the center of Term multi_top/me/genblk1_0__bp_cce_top/bp_cce/pc_inst_ram/cce_inst_ram/macro_mem/mem/wd_in[94]
[WARNING DRT-0419] No routing tracks pass through the center of Term multi_top/me/genblk1_0__bp_cce_top/bp_cce/pc_inst_ram/cce_inst_ram/macro_mem/mem/addr_in[0]
[WARNING DRT-0419] No routing tracks pass through the center of Term multi_top/me/genblk1_0__bp_cce_top/bp_cce/pc_inst_ram/cce_inst_ram/macro_mem/mem/addr_in[1]
[WARNING DRT-0419] No routing tracks pass through the center of Term multi_top/me/genblk1_0__bp_cce_top/bp_cce/pc_inst_ram/cce_inst_ram/macro_mem/mem/addr_in[2]
[WARNING DRT-0419] No routing tracks pass through the center of Term multi_top/me/genblk1_0__bp_cce_top/bp_cce/pc_inst_ram/cce_inst_ram/macro_mem/mem/addr_in[3]
[WARNING DRT-0419] No routing tracks pass through the center of Term multi_top/me/genblk1_0__bp_cce_top/bp_cce/pc_inst_ram/cce_inst_ram/macro_mem/mem/addr_in[4]
[WARNING DRT-0419] No routing tracks pass through the center of Term multi_top/me/genblk1_0__bp_cce_top/bp_cce/pc_inst_ram/cce_inst_ram/macro_mem/mem/addr_in[5]
[WARNING DRT-0419] No routing tracks pass through the center of Term multi_top/me/genblk1_0__bp_cce_top/bp_cce/pc_inst_ram/cce_inst_ram/macro_mem/mem/addr_in[6]
[WARNING DRT-0419] No routing tracks pass through the center of Term multi_top/me/genblk1_0__bp_cce_top/bp_cce/pc_inst_ram/cce_inst_ram/macro_mem/mem/addr_in[7]
[WARNING DRT-0419] No routing tracks pass through the center of Term multi_top/me/genblk1_0__bp_cce_top/bp_cce/pc_inst_ram/cce_inst_ram/macro_mem/mem/we_in
[WARNING DRT-0419] No routing tracks pass through the center of Term multi_top/me/genblk1_0__bp_cce_top/bp_cce/pc_inst_ram/cce_inst_ram/macro_mem/mem/ce_in
[WARNING DRT-0419] No routing tracks pass through the center of Term multi_top/me/genblk1_0__bp_cce_top/bp_cce/pc_inst_ram/cce_inst_ram/macro_mem/mem/clk
[WARNING DRT-0419] No routing tracks pass through the center of Term multi_top/rof1_0__core/be/be_mmu/dcache/data_mem_0__data_mem/macro_mem/mem/w_mask_in[0]
[WARNING DRT-0419] No routing tracks pass through the center of Term multi_top/rof1_0__core/be/be_mmu/dcache/data_mem_0__data_mem/macro_mem/mem/w_mask_in[1]
[WARNING DRT-0419] No routing tracks pass through the center of Term multi_top/rof1_0__core/be/be_mmu/dcache/data_mem_0__data_mem/macro_mem/mem/w_mask_in[2]
[WARNING DRT-0419] No routing tracks pass through the center of Term multi_top/rof1_0__core/be/be_mmu/dcache/data_mem_0__data_mem/macro_mem/mem/w_mask_in[3]
[WARNING DRT-0419] No routing tracks pass through the center of Term multi_top/rof1_0__core/be/be_mmu/dcache/data_mem_0__data_mem/macro_mem/mem/w_mask_in[4]
[WARNING DRT-0419] No routing tracks pass through the center of Term multi_top/rof1_0__core/be/be_mmu/dcache/data_mem_0__data_mem/macro_mem/mem/w_mask_in[5]
[WARNING DRT-0419] No routing tracks pass through the center of Term multi_top/rof1_0__core/be/be_mmu/dcache/data_mem_0__data_mem/macro_mem/mem/w_mask_in[6]
[WARNING DRT-0419] No routing tracks pass through the center of Term multi_top/rof1_0__core/be/be_mmu/dcache/data_mem_0__data_mem/macro_mem/mem/w_mask_in[7]
[WARNING DRT-0419] No routing tracks pass through the center of Term multi_top/rof1_0__core/be/be_mmu/dcache/data_mem_0__data_mem/macro_mem/mem/w_mask_in[8]
[WARNING DRT-0419] No routing tracks pass through the center of Term multi_top/rof1_0__core/be/be_mmu/dcache/data_mem_0__data_mem/macro_mem/mem/w_mask_in[9]
[WARNING DRT-0419] No routing tracks pass through the center of Term multi_top/rof1_0__core/be/be_mmu/dcache/data_mem_0__data_mem/macro_mem/mem/w_mask_in[10]
[WARNING DRT-0419] No routing tracks pass through the center of Term multi_top/rof1_0__core/be/be_mmu/dcache/data_mem_0__data_mem/macro_mem/mem/w_mask_in[11]
[WARNING DRT-0419] No routing tracks pass through the center of Term multi_top/rof1_0__core/be/be_mmu/dcache/data_mem_0__data_mem/macro_mem/mem/w_mask_in[12]
[WARNING DRT-0419] No routing tracks pass through the center of Term multi_top/rof1_0__core/be/be_mmu/dcache/data_mem_0__data_mem/macro_mem/mem/w_mask_in[13]
[WARNING DRT-0419] No routing tracks pass through the center of Term multi_top/rof1_0__core/be/be_mmu/dcache/data_mem_0__data_mem/macro_mem/mem/w_mask_in[14]
[WARNING DRT-0419] No routing tracks pass through the center of Term multi_top/rof1_0__core/be/be_mmu/dcache/data_mem_0__data_mem/macro_mem/mem/w_mask_in[15]
[WARNING DRT-0419] No routing tracks pass through the center of Term multi_top/rof1_0__core/be/be_mmu/dcache/data_mem_0__data_mem/macro_mem/mem/w_mask_in[16]
[WARNING DRT-0419] No routing tracks pass through the center of Term multi_top/rof1_0__core/be/be_mmu/dcache/data_mem_0__data_mem/macro_mem/mem/w_mask_in[17]
[WARNING DRT-0419] No routing tracks pass through the center of Term multi_top/rof1_0__core/be/be_mmu/dcache/data_mem_0__data_mem/macro_mem/mem/w_mask_in[18]
[WARNING DRT-0419] No routing tracks pass through the center of Term multi_top/rof1_0__core/be/be_mmu/dcache/data_mem_0__data_mem/macro_mem/mem/w_mask_in[19]
[WARNING DRT-0419] No routing tracks pass through the center of Term multi_top/rof1_0__core/be/be_mmu/dcache/data_mem_0__data_mem/macro_mem/mem/w_mask_in[20]
[WARNING DRT-0419] No routing tracks pass through the center of Term multi_top/rof1_0__core/be/be_mmu/dcache/data_mem_0__data_mem/macro_mem/mem/w_mask_in[21]
[WARNING DRT-0419] No routing tracks pass through the center of Term multi_top/rof1_0__core/be/be_mmu/dcache/data_mem_0__data_mem/macro_mem/mem/w_mask_in[22]
[WARNING DRT-0419] No routing tracks pass through the center of Term multi_top/rof1_0__core/be/be_mmu/dcache/data_mem_0__data_mem/macro_mem/mem/w_mask_in[23]
[WARNING DRT-0419] No routing tracks pass through the center of Term multi_top/rof1_0__core/be/be_mmu/dcache/data_mem_0__data_mem/macro_mem/mem/w_mask_in[24]
[WARNING DRT-0419] No routing tracks pass through the center of Term multi_top/rof1_0__core/be/be_mmu/dcache/data_mem_0__data_mem/macro_mem/mem/w_mask_in[25]
[WARNING DRT-0419] No routing tracks pass through the center of Term multi_top/rof1_0__core/be/be_mmu/dcache/data_mem_0__data_mem/macro_mem/mem/w_mask_in[26]
[WARNING DRT-0419] No routing tracks pass through the center of Term multi_top/rof1_0__core/be/be_mmu/dcache/data_mem_0__data_mem/macro_mem/mem/w_mask_in[27]
[WARNING DRT-0419] No routing tracks pass through the center of Term multi_top/rof1_0__core/be/be_mmu/dcache/data_mem_0__data_mem/macro_mem/mem/w_mask_in[28]
[WARNING DRT-0419] No routing tracks pass through the center of Term multi_top/rof1_0__core/be/be_mmu/dcache/data_mem_0__data_mem/macro_mem/mem/w_mask_in[29]
[WARNING DRT-0419] No routing tracks pass through the center of Term multi_top/rof1_0__core/be/be_mmu/dcache/data_mem_0__data_mem/macro_mem/mem/w_mask_in[30]
[WARNING DRT-0419] No routing tracks pass through the center of Term multi_top/rof1_0__core/be/be_mmu/dcache/data_mem_0__data_mem/macro_mem/mem/w_mask_in[31]
[WARNING DRT-0419] No routing tracks pass through the center of Term multi_top/rof1_0__core/be/be_mmu/dcache/data_mem_0__data_mem/macro_mem/mem/w_mask_in[32]
[WARNING DRT-0419] No routing tracks pass through the center of Term multi_top/rof1_0__core/be/be_mmu/dcache/data_mem_0__data_mem/macro_mem/mem/w_mask_in[33]
[WARNING DRT-0419] No routing tracks pass through the center of Term multi_top/rof1_0__core/be/be_mmu/dcache/data_mem_0__data_mem/macro_mem/mem/w_mask_in[34]
[WARNING DRT-0419] No routing tracks pass through the center of Term multi_top/rof1_0__core/be/be_mmu/dcache/data_mem_0__data_mem/macro_mem/mem/w_mask_in[35]
[WARNING DRT-0419] No routing tracks pass through the center of Term multi_top/rof1_0__core/be/be_mmu/dcache/data_mem_0__data_mem/macro_mem/mem/w_mask_in[36]
[WARNING DRT-0419] No routing tracks pass through the center of Term multi_top/rof1_0__core/be/be_mmu/dcache/data_mem_0__data_mem/macro_mem/mem/w_mask_in[37]
[WARNING DRT-0419] No routing tracks pass through the center of Term multi_top/rof1_0__core/be/be_mmu/dcache/data_mem_0__data_mem/macro_mem/mem/w_mask_in[38]
[WARNING DRT-0419] No routing tracks pass through the center of Term multi_top/rof1_0__core/be/be_mmu/dcache/data_mem_0__data_mem/macro_mem/mem/w_mask_in[39]
[WARNING DRT-0419] No routing tracks pass through the center of Term multi_top/rof1_0__core/be/be_mmu/dcache/data_mem_0__data_mem/macro_mem/mem/w_mask_in[40]
[WARNING DRT-0419] No routing tracks pass through the center of Term multi_top/rof1_0__core/be/be_mmu/dcache/data_mem_0__data_mem/macro_mem/mem/w_mask_in[41]
[WARNING DRT-0419] No routing tracks pass through the center of Term multi_top/rof1_0__core/be/be_mmu/dcache/data_mem_0__data_mem/macro_mem/mem/w_mask_in[42]
[WARNING DRT-0419] No routing tracks pass through the center of Term multi_top/rof1_0__core/be/be_mmu/dcache/data_mem_0__data_mem/macro_mem/mem/w_mask_in[43]
[WARNING DRT-0419] No routing tracks pass through the center of Term multi_top/rof1_0__core/be/be_mmu/dcache/data_mem_0__data_mem/macro_mem/mem/w_mask_in[44]
[WARNING DRT-0419] No routing tracks pass through the center of Term multi_top/rof1_0__core/be/be_mmu/dcache/data_mem_0__data_mem/macro_mem/mem/w_mask_in[45]
[WARNING DRT-0419] No routing tracks pass through the center of Term multi_top/rof1_0__core/be/be_mmu/dcache/data_mem_0__data_mem/macro_mem/mem/w_mask_in[46]
[WARNING DRT-0419] No routing tracks pass through the center of Term multi_top/rof1_0__core/be/be_mmu/dcache/data_mem_0__data_mem/macro_mem/mem/w_mask_in[47]
[WARNING DRT-0419] No routing tracks pass through the center of Term multi_top/rof1_0__core/be/be_mmu/dcache/data_mem_0__data_mem/macro_mem/mem/w_mask_in[48]
[WARNING DRT-0419] No routing tracks pass through the center of Term multi_top/rof1_0__core/be/be_mmu/dcache/data_mem_0__data_mem/macro_mem/mem/w_mask_in[49]
[WARNING DRT-0419] No routing tracks pass through the center of Term multi_top/rof1_0__core/be/be_mmu/dcache/data_mem_0__data_mem/macro_mem/mem/w_mask_in[50]
[WARNING DRT-0419] No routing tracks pass through the center of Term multi_top/rof1_0__core/be/be_mmu/dcache/data_mem_0__data_mem/macro_mem/mem/w_mask_in[51]
[WARNING DRT-0419] No routing tracks pass through the center of Term multi_top/rof1_0__core/be/be_mmu/dcache/data_mem_0__data_mem/macro_mem/mem/w_mask_in[52]
[WARNING DRT-0419] No routing tracks pass through the center of Term multi_top/rof1_0__core/be/be_mmu/dcache/data_mem_0__data_mem/macro_mem/mem/w_mask_in[53]
[WARNING DRT-0419] No routing tracks pass through the center of Term multi_top/rof1_0__core/be/be_mmu/dcache/data_mem_0__data_mem/macro_mem/mem/w_mask_in[54]
[WARNING DRT-0419] No routing tracks pass through the center of Term multi_top/rof1_0__core/be/be_mmu/dcache/data_mem_0__data_mem/macro_mem/mem/w_mask_in[55]
[WARNING DRT-0419] No routing tracks pass through the center of Term multi_top/rof1_0__core/be/be_mmu/dcache/data_mem_0__data_mem/macro_mem/mem/w_mask_in[56]
[WARNING DRT-0419] No routing tracks pass through the center of Term multi_top/rof1_0__core/be/be_mmu/dcache/data_mem_0__data_mem/macro_mem/mem/w_mask_in[57]
[WARNING DRT-0419] No routing tracks pass through the center of Term multi_top/rof1_0__core/be/be_mmu/dcache/data_mem_0__data_mem/macro_mem/mem/w_mask_in[58]
[WARNING DRT-0419] No routing tracks pass through the center of Term multi_top/rof1_0__core/be/be_mmu/dcache/data_mem_0__data_mem/macro_mem/mem/w_mask_in[59]
[WARNING DRT-0419] No routing tracks pass through the center of Term multi_top/rof1_0__core/be/be_mmu/dcache/data_mem_0__data_mem/macro_mem/mem/w_mask_in[60]
[WARNING DRT-0419] No routing tracks pass through the center of Term multi_top/rof1_0__core/be/be_mmu/dcache/data_mem_0__data_mem/macro_mem/mem/w_mask_in[61]
[WARNING DRT-0419] No routing tracks pass through the center of Term multi_top/rof1_0__core/be/be_mmu/dcache/data_mem_0__data_mem/macro_mem/mem/w_mask_in[62]
[WARNING DRT-0419] No routing tracks pass through the center of Term multi_top/rof1_0__core/be/be_mmu/dcache/data_mem_0__data_mem/macro_mem/mem/w_mask_in[63]
[WARNING DRT-0419] No routing tracks pass through the center of Term multi_top/rof1_0__core/be/be_mmu/dcache/data_mem_0__data_mem/macro_mem/mem/rd_out[0]
[WARNING DRT-0419] No routing tracks pass through the center of Term multi_top/rof1_0__core/be/be_mmu/dcache/data_mem_0__data_mem/macro_mem/mem/rd_out[1]
[WARNING DRT-0419] No routing tracks pass through the center of Term multi_top/rof1_0__core/be/be_mmu/dcache/data_mem_0__data_mem/macro_mem/mem/rd_out[2]
[WARNING DRT-0419] No routing tracks pass through the center of Term multi_top/rof1_0__core/be/be_mmu/dcache/data_mem_0__data_mem/macro_mem/mem/rd_out[3]
[WARNING DRT-0419] No routing tracks pass through the center of Term multi_top/rof1_0__core/be/be_mmu/dcache/data_mem_0__data_mem/macro_mem/mem/rd_out[4]
[WARNING DRT-0419] No routing tracks pass through the center of Term multi_top/rof1_0__core/be/be_mmu/dcache/data_mem_0__data_mem/macro_mem/mem/rd_out[5]
[WARNING DRT-0419] No routing tracks pass through the center of Term multi_top/rof1_0__core/be/be_mmu/dcache/data_mem_0__data_mem/macro_mem/mem/rd_out[6]
[WARNING DRT-0419] No routing tracks pass through the center of Term multi_top/rof1_0__core/be/be_mmu/dcache/data_mem_0__data_mem/macro_mem/mem/rd_out[7]
[WARNING DRT-0419] No routing tracks pass through the center of Term multi_top/rof1_0__core/be/be_mmu/dcache/data_mem_0__data_mem/macro_mem/mem/rd_out[8]
[WARNING DRT-0419] No routing tracks pass through the center of Term multi_top/rof1_0__core/be/be_mmu/dcache/data_mem_0__data_mem/macro_mem/mem/rd_out[9]
[WARNING DRT-0419] No routing tracks pass through the center of Term multi_top/rof1_0__core/be/be_mmu/dcache/data_mem_0__data_mem/macro_mem/mem/rd_out[10]
[WARNING DRT-0419] No routing tracks pass through the center of Term multi_top/rof1_0__core/be/be_mmu/dcache/data_mem_0__data_mem/macro_mem/mem/rd_out[11]
[WARNING DRT-0419] No routing tracks pass through the center of Term multi_top/rof1_0__core/be/be_mmu/dcache/data_mem_0__data_mem/macro_mem/mem/rd_out[12]
[WARNING DRT-0419] No routing tracks pass through the center of Term multi_top/rof1_0__core/be/be_mmu/dcache/data_mem_0__data_mem/macro_mem/mem/rd_out[13]
[WARNING DRT-0419] No routing tracks pass through the center of Term multi_top/rof1_0__core/be/be_mmu/dcache/data_mem_0__data_mem/macro_mem/mem/rd_out[14]
[WARNING DRT-0419] No routing tracks pass through the center of Term multi_top/rof1_0__core/be/be_mmu/dcache/data_mem_0__data_mem/macro_mem/mem/rd_out[15]
[WARNING DRT-0419] No routing tracks pass through the center of Term multi_top/rof1_0__core/be/be_mmu/dcache/data_mem_0__data_mem/macro_mem/mem/rd_out[16]
[WARNING DRT-0419] No routing tracks pass through the center of Term multi_top/rof1_0__core/be/be_mmu/dcache/data_mem_0__data_mem/macro_mem/mem/rd_out[17]
[WARNING DRT-0419] No routing tracks pass through the center of Term multi_top/rof1_0__core/be/be_mmu/dcache/data_mem_0__data_mem/macro_mem/mem/rd_out[18]
[WARNING DRT-0419] No routing tracks pass through the center of Term multi_top/rof1_0__core/be/be_mmu/dcache/data_mem_0__data_mem/macro_mem/mem/rd_out[19]
[WARNING DRT-0419] No routing tracks pass through the center of Term multi_top/rof1_0__core/be/be_mmu/dcache/data_mem_0__data_mem/macro_mem/mem/rd_out[20]
[WARNING DRT-0419] No routing tracks pass through the center of Term multi_top/rof1_0__core/be/be_mmu/dcache/data_mem_0__data_mem/macro_mem/mem/rd_out[21]
[WARNING DRT-0419] No routing tracks pass through the center of Term multi_top/rof1_0__core/be/be_mmu/dcache/data_mem_0__data_mem/macro_mem/mem/rd_out[22]
[WARNING DRT-0419] No routing tracks pass through the center of Term multi_top/rof1_0__core/be/be_mmu/dcache/data_mem_0__data_mem/macro_mem/mem/rd_out[23]
[WARNING DRT-0419] No routing tracks pass through the center of Term multi_top/rof1_0__core/be/be_mmu/dcache/data_mem_0__data_mem/macro_mem/mem/rd_out[24]
[WARNING DRT-0419] No routing tracks pass through the center of Term multi_top/rof1_0__core/be/be_mmu/dcache/data_mem_0__data_mem/macro_mem/mem/rd_out[25]
[WARNING DRT-0419] No routing tracks pass through the center of Term multi_top/rof1_0__core/be/be_mmu/dcache/data_mem_0__data_mem/macro_mem/mem/rd_out[26]
[WARNING DRT-0419] No routing tracks pass through the center of Term multi_top/rof1_0__core/be/be_mmu/dcache/data_mem_0__data_mem/macro_mem/mem/rd_out[27]
[WARNING DRT-0419] No routing tracks pass through the center of Term multi_top/rof1_0__core/be/be_mmu/dcache/data_mem_0__data_mem/macro_mem/mem/rd_out[28]
[WARNING DRT-0419] No routing tracks pass through the center of Term multi_top/rof1_0__core/be/be_mmu/dcache/data_mem_0__data_mem/macro_mem/mem/rd_out[29]
[WARNING DRT-0419] No routing tracks pass through the center of Term multi_top/rof1_0__core/be/be_mmu/dcache/data_mem_0__data_mem/macro_mem/mem/rd_out[30]
[WARNING DRT-0419] No routing tracks pass through the center of Term multi_top/rof1_0__core/be/be_mmu/dcache/data_mem_0__data_mem/macro_mem/mem/rd_out[31]
[WARNING DRT-0419] No routing tracks pass through the center of Term multi_top/rof1_0__core/be/be_mmu/dcache/data_mem_0__data_mem/macro_mem/mem/rd_out[32]
[WARNING DRT-0419] No routing tracks pass through the center of Term multi_top/rof1_0__core/be/be_mmu/dcache/data_mem_0__data_mem/macro_mem/mem/rd_out[33]
[WARNING DRT-0419] No routing tracks pass through the center of Term multi_top/rof1_0__core/be/be_mmu/dcache/data_mem_0__data_mem/macro_mem/mem/rd_out[34]
[WARNING DRT-0419] No routing tracks pass through the center of Term multi_top/rof1_0__core/be/be_mmu/dcache/data_mem_0__data_mem/macro_mem/mem/rd_out[35]
[WARNING DRT-0419] No routing tracks pass through the center of Term multi_top/rof1_0__core/be/be_mmu/dcache/data_mem_0__data_mem/macro_mem/mem/rd_out[36]
[WARNING DRT-0419] No routing tracks pass through the center of Term multi_top/rof1_0__core/be/be_mmu/dcache/data_mem_0__data_mem/macro_mem/mem/rd_out[37]
[WARNING DRT-0419] No routing tracks pass through the center of Term multi_top/rof1_0__core/be/be_mmu/dcache/data_mem_0__data_mem/macro_mem/mem/rd_out[38]
[WARNING DRT-0419] No routing tracks pass through the center of Term multi_top/rof1_0__core/be/be_mmu/dcache/data_mem_0__data_mem/macro_mem/mem/rd_out[39]
[WARNING DRT-0419] No routing tracks pass through the center of Term multi_top/rof1_0__core/be/be_mmu/dcache/data_mem_0__data_mem/macro_mem/mem/rd_out[40]
[WARNING DRT-0419] No routing tracks pass through the center of Term multi_top/rof1_0__core/be/be_mmu/dcache/data_mem_0__data_mem/macro_mem/mem/rd_out[41]
[WARNING DRT-0419] No routing tracks pass through the center of Term multi_top/rof1_0__core/be/be_mmu/dcache/data_mem_0__data_mem/macro_mem/mem/rd_out[42]
[WARNING DRT-0419] No routing tracks pass through the center of Term multi_top/rof1_0__core/be/be_mmu/dcache/data_mem_0__data_mem/macro_mem/mem/rd_out[43]
[WARNING DRT-0419] No routing tracks pass through the center of Term multi_top/rof1_0__core/be/be_mmu/dcache/data_mem_0__data_mem/macro_mem/mem/rd_out[44]
[WARNING DRT-0419] No routing tracks pass through the center of Term multi_top/rof1_0__core/be/be_mmu/dcache/data_mem_0__data_mem/macro_mem/mem/rd_out[45]
[WARNING DRT-0419] message limit reached, this message will no longer print
[INFO DRT-0167] List of default vias:
  Layer via2
    default via: via2_5
  Layer via3
    default via: via3_2
  Layer via4
    default via: via4_0
  Layer via5
    default via: via5_0
  Layer via6
    default via: via6_0
  Layer via7
    default via: via7_0
  Layer via8
    default via: via8_0
  Layer via9
    default via: via9_0
[INFO DRT-0162] Library cell analysis.
[INFO DRT-0163] Instance analysis.
  Complete 10000 instances.
  Complete 20000 instances.
  Complete 30000 instances.
  Complete 40000 instances.
  Complete 50000 instances.
  Complete 60000 instances.
  Complete 70000 instances.
  Complete 80000 instances.
  Complete 90000 instances.
  Complete 100000 instances.
  Complete 200000 instances.
  Complete 300000 instances.
  Complete 400000 instances.
  Complete 500000 instances.
  Complete 600000 instances.
  Complete 700000 instances.
[INFO DRT-0164] Number of unique instances = 184.
[INFO DRT-0168] Init region query.
[INFO DRT-0018]   Complete 10000 insts.
[INFO DRT-0018]   Complete 20000 insts.
[INFO DRT-0018]   Complete 30000 insts.
[INFO DRT-0018]   Complete 40000 insts.
[INFO DRT-0018]   Complete 50000 insts.
[INFO DRT-0018]   Complete 60000 insts.
[INFO DRT-0018]   Complete 70000 insts.
[INFO DRT-0018]   Complete 80000 insts.
[INFO DRT-0018]   Complete 90000 insts.
[INFO DRT-0019]   Complete 100000 insts.
[INFO DRT-0019]   Complete 200000 insts.
[INFO DRT-0019]   Complete 300000 insts.
[INFO DRT-0019]   Complete 400000 insts.
[INFO DRT-0019]   Complete 500000 insts.
[INFO DRT-0019]   Complete 600000 insts.
[INFO DRT-0019]   Complete 700000 insts.
[INFO DRT-0024]   Complete active.
[INFO DRT-0024]   Complete Fr_VIA.
[INFO DRT-0024]   Complete metal1.
[INFO DRT-0024]   Complete via1.
[INFO DRT-0024]   Complete metal2.
[INFO DRT-0024]   Complete via2.
[INFO DRT-0024]   Complete metal3.
[INFO DRT-0024]   Complete via3.
[INFO DRT-0024]   Complete metal4.
[INFO DRT-0024]   Complete via4.
[INFO DRT-0024]   Complete metal5.
[INFO DRT-0024]   Complete via5.
[INFO DRT-0024]   Complete metal6.
[INFO DRT-0024]   Complete via6.
[INFO DRT-0024]   Complete metal7.
[INFO DRT-0024]   Complete via7.
[INFO DRT-0024]   Complete metal8.
[INFO DRT-0024]   Complete via8.
[INFO DRT-0024]   Complete metal9.
[INFO DRT-0024]   Complete via9.
[INFO DRT-0024]   Complete metal10.
[INFO DRT-0033] active shape region query size = 0.
[INFO DRT-0033] FR_VIA shape region query size = 0.
[INFO DRT-0033] metal1 shape region query size = 5895798.
[INFO DRT-0033] via1 shape region query size = 55845.
[INFO DRT-0033] metal2 shape region query size = 37254.
[INFO DRT-0033] via2 shape region query size = 55845.
[INFO DRT-0033] metal3 shape region query size = 47350.
[INFO DRT-0033] via3 shape region query size = 55845.
[INFO DRT-0033] metal4 shape region query size = 41593.
[INFO DRT-0033] via4 shape region query size = 70656.
[INFO DRT-0033] metal5 shape region query size = 28342.
[INFO DRT-0033] via5 shape region query size = 78609.
[INFO DRT-0033] metal6 shape region query size = 14347.
[INFO DRT-0033] via6 shape region query size = 24864.
[INFO DRT-0033] metal7 shape region query size = 4112.
[INFO DRT-0033] via7 shape region query size = 0.
[INFO DRT-0033] metal8 shape region query size = 0.
[INFO DRT-0033] via8 shape region query size = 0.
[INFO DRT-0033] metal9 shape region query size = 0.
[INFO DRT-0033] via9 shape region query size = 0.
[INFO DRT-0033] metal10 shape region query size = 0.
[INFO DRT-0165] Start pin access.
[INFO DRT-0076]   Complete 100 pins.
[INFO DRT-0076]   Complete 200 pins.
[INFO DRT-0076]   Complete 300 pins.
[INFO DRT-0076]   Complete 400 pins.
[INFO DRT-0076]   Complete 500 pins.
[INFO DRT-0076]   Complete 600 pins.
[INFO DRT-0076]   Complete 700 pins.
[INFO DRT-0076]   Complete 800 pins.
[INFO DRT-0076]   Complete 900 pins.
[INFO DRT-0077]   Complete 1000 pins.
[INFO DRT-0077]   Complete 2000 pins.
[INFO DRT-0077]   Complete 3000 pins.
[INFO DRT-0078]   Complete 3138 pins.
[INFO DRT-0079]   Complete 100 unique inst patterns.
[INFO DRT-0081]   Complete 152 unique inst patterns.
[INFO DRT-0082]   Complete 1000 groups.
[INFO DRT-0082]   Complete 2000 groups.
[INFO DRT-0082]   Complete 3000 groups.
[INFO DRT-0082]   Complete 4000 groups.
[INFO DRT-0082]   Complete 5000 groups.
[INFO DRT-0082]   Complete 6000 groups.
[INFO DRT-0082]   Complete 7000 groups.
[INFO DRT-0082]   Complete 8000 groups.
[INFO DRT-0082]   Complete 9000 groups.
[INFO DRT-0083]   Complete 10000 groups.
[INFO DRT-0083]   Complete 20000 groups.
[INFO DRT-0083]   Complete 30000 groups.
[INFO DRT-0083]   Complete 40000 groups.
[INFO DRT-0083]   Complete 50000 groups.
[INFO DRT-0083]   Complete 60000 groups.
[INFO DRT-0083]   Complete 70000 groups.
[INFO DRT-0083]   Complete 80000 groups.
[INFO DRT-0083]   Complete 90000 groups.
[INFO DRT-0083]   Complete 100000 groups.
[INFO DRT-0083]   Complete 110000 groups.
[INFO DRT-0083]   Complete 120000 groups.
[INFO DRT-0083]   Complete 130000 groups.
[INFO DRT-0083]   Complete 140000 groups.
[INFO DRT-0083]   Complete 150000 groups.
[INFO DRT-0083]   Complete 160000 groups.
[INFO DRT-0083]   Complete 170000 groups.
[INFO DRT-0084]   Complete 179009 groups.
#scanned instances     = 717137
#unique  instances     = 180
#stdCellGenAp          = 5595
#stdCellValidPlanarAp  = 0
#stdCellValidViaAp     = 3884
#stdCellPinNoAp        = 0
#stdCellPinCnt         = 980143
#instTermValidViaApCnt = 0
#macroGenAp            = 4645
#macroValidPlanarAp    = 4645
#macroValidViaAp       = 0
#macroNoAp             = 0
[INFO DRT-0166] Complete pin access.
[INFO DRT-0267] cpu time = 00:21:46, elapsed time = 00:01:24, memory = 2105.11 (MB), peak = 2209.44 (MB)
[INFO DRT-0156] guideIn read 100000 guides.
[INFO DRT-0156] guideIn read 200000 guides.
[INFO DRT-0156] guideIn read 300000 guides.
[INFO DRT-0156] guideIn read 400000 guides.
[INFO DRT-0156] guideIn read 500000 guides.
[INFO DRT-0156] guideIn read 600000 guides.
[INFO DRT-0156] guideIn read 700000 guides.
[INFO DRT-0156] guideIn read 800000 guides.
[INFO DRT-0156] guideIn read 900000 guides.
[INFO DRT-0157] guideIn read 1000000 guides.
[INFO DRT-0157] guideIn read 2000000 guides.

Number of guides:     2588453

[INFO DRT-0169] Post process guides.
[INFO DRT-0176] GCELLGRID X 0 DO 642 STEP 4200 ;
[INFO DRT-0177] GCELLGRID Y 0 DO 619 STEP 4200 ;
[INFO DRT-0026]   Complete 10000 origin guides.
[INFO DRT-0026]   Complete 20000 origin guides.
[INFO DRT-0026]   Complete 30000 origin guides.
[INFO DRT-0026]   Complete 40000 origin guides.
[INFO DRT-0026]   Complete 50000 origin guides.
[INFO DRT-0026]   Complete 60000 origin guides.
[INFO DRT-0026]   Complete 70000 origin guides.
[INFO DRT-0026]   Complete 80000 origin guides.
[INFO DRT-0026]   Complete 90000 origin guides.
[INFO DRT-0027]   Complete 100000 origin guides.
[INFO DRT-0027]   Complete 200000 origin guides.
[INFO DRT-0027]   Complete 300000 origin guides.
[INFO DRT-0027]   Complete 400000 origin guides.
[INFO DRT-0027]   Complete 500000 origin guides.
[INFO DRT-0027]   Complete 600000 origin guides.
[INFO DRT-0027]   Complete 700000 origin guides.
[INFO DRT-0027]   Complete 800000 origin guides.
[INFO DRT-0027]   Complete 900000 origin guides.
[INFO DRT-0027]   Complete 1000000 origin guides.
[INFO DRT-0027]   Complete 1100000 origin guides.
[INFO DRT-0027]   Complete 1200000 origin guides.
[INFO DRT-0027]   Complete 1300000 origin guides.
[INFO DRT-0027]   Complete 1400000 origin guides.
[INFO DRT-0027]   Complete 1500000 origin guides.
[INFO DRT-0027]   Complete 1600000 origin guides.
[INFO DRT-0027]   Complete 1700000 origin guides.
[INFO DRT-0027]   Complete 1800000 origin guides.
[INFO DRT-0027]   Complete 1900000 origin guides.
[INFO DRT-0027]   Complete 2000000 origin guides.
[INFO DRT-0027]   Complete 2100000 origin guides.
[INFO DRT-0027]   Complete 2200000 origin guides.
[INFO DRT-0027]   Complete 2300000 origin guides.
[INFO DRT-0027]   Complete 2400000 origin guides.
[INFO DRT-0027]   Complete 2500000 origin guides.
[INFO DRT-0028]   Complete active.
[INFO DRT-0028]   Complete Fr_VIA.
[INFO DRT-0028]   Complete metal1.
[INFO DRT-0028]   Complete via1.
[INFO DRT-0028]   Complete metal2.
[INFO DRT-0028]   Complete via2.
[INFO DRT-0028]   Complete metal3.
[INFO DRT-0028]   Complete via3.
[INFO DRT-0028]   Complete metal4.
[INFO DRT-0028]   Complete via4.
[INFO DRT-0028]   Complete metal5.
[INFO DRT-0028]   Complete via5.
[INFO DRT-0028]   Complete metal6.
[INFO DRT-0028]   Complete via6.
[INFO DRT-0028]   Complete metal7.
[INFO DRT-0028]   Complete via7.
[INFO DRT-0028]   Complete metal8.
[INFO DRT-0028]   Complete via8.
[INFO DRT-0028]   Complete metal9.
[INFO DRT-0028]   Complete via9.
[INFO DRT-0028]   Complete metal10.
  complete 10000 nets.
  complete 20000 nets.
  complete 30000 nets.
  complete 40000 nets.
  complete 50000 nets.
  complete 60000 nets.
  complete 70000 nets.
  complete 80000 nets.
  complete 90000 nets.
  complete 100000 nets.
  complete 200000 nets.
[INFO DRT-0178] Init guide query.
[INFO DRT-0029]   Complete 10000 nets (guide).
[INFO DRT-0029]   Complete 20000 nets (guide).
[INFO DRT-0029]   Complete 30000 nets (guide).
[INFO DRT-0029]   Complete 40000 nets (guide).
[INFO DRT-0029]   Complete 50000 nets (guide).
[INFO DRT-0029]   Complete 60000 nets (guide).
[INFO DRT-0029]   Complete 70000 nets (guide).
[INFO DRT-0029]   Complete 80000 nets (guide).
[INFO DRT-0029]   Complete 90000 nets (guide).
[INFO DRT-0030]   Complete 100000 nets (guide).
[INFO DRT-0030]   Complete 200000 nets (guide).
[INFO DRT-0030]   Complete 300000 nets (guide).
[INFO DRT-0035]   Complete active (guide).
[INFO DRT-0035]   Complete Fr_VIA (guide).
[INFO DRT-0035]   Complete metal1 (guide).
[INFO DRT-0035]   Complete via1 (guide).
[INFO DRT-0035]   Complete metal2 (guide).
[INFO DRT-0035]   Complete via2 (guide).
[INFO DRT-0035]   Complete metal3 (guide).
[INFO DRT-0035]   Complete via3 (guide).
[INFO DRT-0035]   Complete metal4 (guide).
[INFO DRT-0035]   Complete via4 (guide).
[INFO DRT-0035]   Complete metal5 (guide).
[INFO DRT-0035]   Complete via5 (guide).
[INFO DRT-0035]   Complete metal6 (guide).
[INFO DRT-0035]   Complete via6 (guide).
[INFO DRT-0035]   Complete metal7 (guide).
[INFO DRT-0035]   Complete via7 (guide).
[INFO DRT-0035]   Complete metal8 (guide).
[INFO DRT-0035]   Complete via8 (guide).
[INFO DRT-0035]   Complete metal9 (guide).
[INFO DRT-0035]   Complete via9 (guide).
[INFO DRT-0035]   Complete metal10 (guide).
[INFO DRT-0036] active guide region query size = 0.
[INFO DRT-0036] FR_VIA guide region query size = 0.
[INFO DRT-0036] metal1 guide region query size = 787508.
[INFO DRT-0036] via1 guide region query size = 0.
[INFO DRT-0036] metal2 guide region query size = 662239.
[INFO DRT-0036] via2 guide region query size = 0.
[INFO DRT-0036] metal3 guide region query size = 421765.
[INFO DRT-0036] via3 guide region query size = 0.
[INFO DRT-0036] metal4 guide region query size = 83425.
[INFO DRT-0036] via4 guide region query size = 0.
[INFO DRT-0036] metal5 guide region query size = 32805.
[INFO DRT-0036] via5 guide region query size = 0.
[INFO DRT-0036] metal6 guide region query size = 9732.
[INFO DRT-0036] via6 guide region query size = 0.
[INFO DRT-0036] metal7 guide region query size = 1739.
[INFO DRT-0036] via7 guide region query size = 0.
[INFO DRT-0036] metal8 guide region query size = 999.
[INFO DRT-0036] via8 guide region query size = 0.
[INFO DRT-0036] metal9 guide region query size = 548.
[INFO DRT-0036] via9 guide region query size = 0.
[INFO DRT-0036] metal10 guide region query size = 126.
[INFO DRT-0179] Init gr pin query.
[INFO DRT-0185] Post process initialize RPin region query.
[INFO DRT-0181] Start track assignment.
[INFO DRT-0184] Done with 756521 vertical wires in 13 frboxes and 1244365 horizontal wires in 13 frboxes.
[INFO DRT-0186] Done with 212187 vertical wires in 13 frboxes and 275064 horizontal wires in 13 frboxes.
[INFO DRT-0182] Complete track assignment.
[INFO DRT-0267] cpu time = 00:03:41, elapsed time = 00:00:40, memory = 5965.84 (MB), peak = 6107.87 (MB)
[INFO DRT-0187] Start routing data preparation.
[INFO DRT-0267] cpu time = 00:00:01, elapsed time = 00:00:01, memory = 6472.69 (MB), peak = 6472.69 (MB)
[INFO DRT-0194] Start detail routing.
[INFO DRT-0195] Start 0th optimization iteration.
    Completing 10% with 0 violations.
    elapsed time = 00:00:31, memory = 7341.09 (MB).
    Completing 20% with 7165 violations.
    elapsed time = 00:01:20, memory = 7820.01 (MB).
    Completing 30% with 15952 violations.
    elapsed time = 00:01:51, memory = 8341.70 (MB).
    Completing 40% with 24107 violations.
    elapsed time = 00:02:49, memory = 8442.76 (MB).
    Completing 50% with 24107 violations.
    elapsed time = 00:03:35, memory = 8578.67 (MB).
    Completing 60% with 33458 violations.
    elapsed time = 00:04:12, memory = 8647.51 (MB).
    Completing 70% with 40855 violations.
    elapsed time = 00:05:05, memory = 8738.52 (MB).
    Completing 80% with 49717 violations.
    elapsed time = 00:05:36, memory = 8817.80 (MB).
    Completing 90% with 58115 violations.
    elapsed time = 00:06:40, memory = 8980.48 (MB).
    Completing 100% with 68079 violations.
    elapsed time = 00:07:32, memory = 8997.25 (MB).
[INFO DRT-0199]   Number of violations = 145537.
Viol/Layer      metal1   via1 metal2   via2 metal3   via3 metal4   via4 metal5   via5 metal6   via6 metal7   via7 metal8 metal9   via9
Cut Spacing          0    264      0    311      0     50      0    342      0    259      0     41      0      6      0      0      2
Metal Spacing     1746      0   6159      0    406      0     11      0    398      0    237      0     25      0      0      0      0
NS Metal             0      0      1      0      1      0      0      0      0      0      0      0      0      0      0      0      0
Recheck             32      0  50472      0  23056      0   2299      0    951      0    447      0    191      0      9      1      0
Short               96     27  45709     50   7986      3    281      0   1885     24   1716      9     25      4      5      0      0
[INFO DRT-0267] cpu time = 01:54:20, elapsed time = 00:07:41, memory = 9000.60 (MB), peak = 9000.60 (MB)
Total wire length = 7860521 um.
Total wire length on LAYER metal1 = 0 um.
Total wire length on LAYER metal2 = 1854192 um.
Total wire length on LAYER metal3 = 2399695 um.
Total wire length on LAYER metal4 = 1325206 um.
Total wire length on LAYER metal5 = 1155812 um.
Total wire length on LAYER metal6 = 902190 um.
Total wire length on LAYER metal7 = 83654 um.
Total wire length on LAYER metal8 = 69351 um.
Total wire length on LAYER metal9 = 44386 um.
Total wire length on LAYER metal10 = 26030 um.
Total number of vias = 1969760.
Up-via summary (total 1969760):.

------------------
 active          0
 metal1     932086
 metal2     856699
 metal3     112046
 metal4      45877
 metal5      17821
 metal6       2855
 metal7       1361
 metal8        773
 metal9        242
------------------
           1969760


[INFO DRT-0195] Start 1st optimization iteration.
    Completing 10% with 145537 violations.
    elapsed time = 00:00:27, memory = 9000.60 (MB).
    Completing 20% with 131758 violations.
    elapsed time = 00:01:15, memory = 9003.95 (MB).
    Completing 30% with 113863 violations.
    elapsed time = 00:01:43, memory = 9070.55 (MB).
    Completing 40% with 99289 violations.
    elapsed time = 00:02:34, memory = 9087.52 (MB).
    Completing 50% with 99289 violations.
    elapsed time = 00:03:11, memory = 9124.73 (MB).
    Completing 60% with 81274 violations.
    elapsed time = 00:03:46, memory = 9143.04 (MB).
    Completing 70% with 68592 violations.
    elapsed time = 00:04:32, memory = 9143.60 (MB).
    Completing 80% with 53079 violations.
    elapsed time = 00:05:01, memory = 9164.69 (MB).
    Completing 90% with 38715 violations.
    elapsed time = 00:05:52, memory = 9152.94 (MB).
    Completing 100% with 22933 violations.
    elapsed time = 00:06:31, memory = 9108.47 (MB).
[INFO DRT-0199]   Number of violations = 22936.
Viol/Layer      metal1   via1 metal2   via2 metal3   via3 metal4   via4 metal5   via5 metal6 metal7
Cut Spacing          0     15      0     48      0      5      0     42      0      2      0      0
Metal Spacing        8      0   3884      0    194      0      2      0     19      0     21      1
NS Metal             0      0      1      0      0      0      0      0      0      0      0      0
Recheck              0      0     25      0      9      0      1      0      0      0      0      0
Short                0      0  16012      3   1679      0     29      0    598      0    337      1
[INFO DRT-0267] cpu time = 01:36:28, elapsed time = 00:06:40, memory = 9017.45 (MB), peak = 9176.08 (MB)
Total wire length = 7836243 um.
Total wire length on LAYER metal1 = 0 um.
Total wire length on LAYER metal2 = 1846949 um.
Total wire length on LAYER metal3 = 2390526 um.
Total wire length on LAYER metal4 = 1322641 um.
Total wire length on LAYER metal5 = 1152231 um.
Total wire length on LAYER metal6 = 900294 um.
Total wire length on LAYER metal7 = 83686 um.
Total wire length on LAYER metal8 = 69661 um.
Total wire length on LAYER metal9 = 44236 um.
Total wire length on LAYER metal10 = 26016 um.
Total number of vias = 1960644.
Up-via summary (total 1960644):.

------------------
 active          0
 metal1     931973
 metal2     851200
 metal3     110797
 metal4      45248
 metal5      16642
 metal6       2548
 metal7       1272
 metal8        732
 metal9        232
------------------
           1960644


[INFO DRT-0195] Start 2nd optimization iteration.
    Completing 10% with 22936 violations.
    elapsed time = 00:00:23, memory = 9017.45 (MB).
    Completing 20% with 22540 violations.
    elapsed time = 00:01:01, memory = 9017.45 (MB).
    Completing 30% with 21916 violations.
    elapsed time = 00:01:20, memory = 9017.45 (MB).
    Completing 40% with 21347 violations.
    elapsed time = 00:02:02, memory = 9017.45 (MB).
    Completing 50% with 20398 violations.
    elapsed time = 00:02:36, memory = 9030.33 (MB).
    Completing 60% with 20394 violations.
    elapsed time = 00:02:56, memory = 9031.11 (MB).
    Completing 70% with 19927 violations.
    elapsed time = 00:03:35, memory = 9031.11 (MB).
    Completing 80% with 19341 violations.
    elapsed time = 00:03:56, memory = 9031.11 (MB).
    Completing 90% with 18491 violations.
    elapsed time = 00:04:38, memory = 9031.11 (MB).
    Completing 100% with 17477 violations.
    elapsed time = 00:05:11, memory = 9031.11 (MB).
[INFO DRT-0199]   Number of violations = 17479.
Viol/Layer      metal1   via1 metal2   via2 metal3   via3 metal4   via4 metal5   via5 metal6 metal7 metal8
Cut Spacing          0      9      0     30      0      1      0     36      0      2      0      0      0
Metal Spacing        2      0   2981      0    179      0      3      0     16      0      1      2      0
Recheck              0      0      4      0      2      0      1      0      0      0      0      0      0
Short                0      0  12304      2   1296      0     25      0    427      0    154      0      2
[INFO DRT-0267] cpu time = 01:16:37, elapsed time = 00:05:20, memory = 8951.11 (MB), peak = 9176.08 (MB)
Total wire length = 7828348 um.
Total wire length on LAYER metal1 = 0 um.
Total wire length on LAYER metal2 = 1844133 um.
Total wire length on LAYER metal3 = 2386526 um.
Total wire length on LAYER metal4 = 1322129 um.
Total wire length on LAYER metal5 = 1151379 um.
Total wire length on LAYER metal6 = 900657 um.
Total wire length on LAYER metal7 = 83787 um.
Total wire length on LAYER metal8 = 69541 um.
Total wire length on LAYER metal9 = 44179 um.
Total wire length on LAYER metal10 = 26016 um.
Total number of vias = 1955240.
Up-via summary (total 1955240):.

------------------
 active          0
 metal1     931973
 metal2     846716
 metal3     110269
 metal4      45067
 metal5      16560
 metal6       2485
 metal7       1222
 metal8        716
 metal9        232
------------------
           1955240


[INFO DRT-0195] Start 3rd optimization iteration.
    Completing 10% with 17479 violations.
    elapsed time = 00:00:08, memory = 8951.11 (MB).
    Completing 20% with 15671 violations.
    elapsed time = 00:00:25, memory = 8902.91 (MB).
    Completing 30% with 13527 violations.
    elapsed time = 00:00:35, memory = 8902.91 (MB).
    Completing 40% with 11544 violations.
    elapsed time = 00:00:55, memory = 8669.64 (MB).
    Completing 50% with 11544 violations.
    elapsed time = 00:01:11, memory = 8675.05 (MB).
    Completing 60% with 9176 violations.
    elapsed time = 00:01:23, memory = 8677.16 (MB).
    Completing 70% with 7399 violations.
    elapsed time = 00:01:42, memory = 8630.82 (MB).
    Completing 80% with 5224 violations.
    elapsed time = 00:01:51, memory = 8630.82 (MB).
    Completing 90% with 3156 violations.
    elapsed time = 00:02:24, memory = 8630.83 (MB).
    Completing 100% with 839 violations.
    elapsed time = 00:02:40, memory = 8670.01 (MB).
[INFO DRT-0199]   Number of violations = 839.
Viol/Layer      metal2   via2 metal3   via3 metal4   via4 metal5   via5 metal6 metal8
Cut Spacing          0      4      0      2      0      1      0      1      0      0
Metal Spacing       98      0     43      0      0      0      1      0      0      0
Short              416      1    147      0      1      0     88      0     35      1
[INFO DRT-0267] cpu time = 00:34:42, elapsed time = 00:02:44, memory = 8670.01 (MB), peak = 9176.08 (MB)
Total wire length = 7830330 um.
Total wire length on LAYER metal1 = 0 um.
Total wire length on LAYER metal2 = 1833160 um.
Total wire length on LAYER metal3 = 2392630 um.
Total wire length on LAYER metal4 = 1330018 um.
Total wire length on LAYER metal5 = 1149827 um.
Total wire length on LAYER metal6 = 900401 um.
Total wire length on LAYER metal7 = 84317 um.
Total wire length on LAYER metal8 = 69767 um.
Total wire length on LAYER metal9 = 44192 um.
Total wire length on LAYER metal10 = 26016 um.
Total number of vias = 1973088.
Up-via summary (total 1973088):.

------------------
 active          0
 metal1     931973
 metal2     860260
 metal3     113752
 metal4      45261
 metal5      16917
 metal6       2687
 metal7       1288
 metal8        718
 metal9        232
------------------
           1973088


[INFO DRT-0195] Start 4th optimization iteration.
    Completing 10% with 839 violations.
    elapsed time = 00:00:00, memory = 8670.01 (MB).
    Completing 20% with 811 violations.
    elapsed time = 00:00:03, memory = 8670.01 (MB).
    Completing 30% with 762 violations.
    elapsed time = 00:00:04, memory = 8670.01 (MB).
    Completing 40% with 677 violations.
    elapsed time = 00:00:06, memory = 8670.01 (MB).
    Completing 50% with 677 violations.
    elapsed time = 00:00:09, memory = 8670.01 (MB).
    Completing 60% with 516 violations.
    elapsed time = 00:00:10, memory = 8670.01 (MB).
    Completing 70% with 450 violations.
    elapsed time = 00:00:21, memory = 8670.01 (MB).
    Completing 80% with 412 violations.
    elapsed time = 00:00:23, memory = 8670.01 (MB).
    Completing 90% with 292 violations.
    elapsed time = 00:00:30, memory = 8670.01 (MB).
    Completing 100% with 172 violations.
    elapsed time = 00:00:33, memory = 8670.01 (MB).
[INFO DRT-0199]   Number of violations = 172.
Viol/Layer      metal2 metal3   via4 metal5   via5 metal6
Cut Spacing          0      0      1      0      1      0
Metal Spacing        1     29      0      1      0      0
Short                3     79      0     42      0     15
[INFO DRT-0267] cpu time = 00:02:04, elapsed time = 00:00:35, memory = 8642.98 (MB), peak = 9176.08 (MB)
Total wire length = 7830371 um.
Total wire length on LAYER metal1 = 0 um.
Total wire length on LAYER metal2 = 1832785 um.
Total wire length on LAYER metal3 = 2392807 um.
Total wire length on LAYER metal4 = 1330252 um.
Total wire length on LAYER metal5 = 1149615 um.
Total wire length on LAYER metal6 = 900364 um.
Total wire length on LAYER metal7 = 84496 um.
Total wire length on LAYER metal8 = 69842 um.
Total wire length on LAYER metal9 = 44190 um.
Total wire length on LAYER metal10 = 26016 um.
Total number of vias = 1973460.
Up-via summary (total 1973460):.

------------------
 active          0
 metal1     931973
 metal2     860469
 metal3     113786
 metal4      45260
 metal5      16965
 metal6       2745
 metal7       1312
 metal8        718
 metal9        232
------------------
           1973460


[INFO DRT-0195] Start 5th optimization iteration.
    Completing 10% with 172 violations.
    elapsed time = 00:00:00, memory = 8642.98 (MB).
    Completing 20% with 172 violations.
    elapsed time = 00:00:03, memory = 8642.98 (MB).
    Completing 30% with 163 violations.
    elapsed time = 00:00:04, memory = 8642.98 (MB).
    Completing 40% with 162 violations.
    elapsed time = 00:00:04, memory = 8642.98 (MB).
    Completing 50% with 162 violations.
    elapsed time = 00:00:05, memory = 8642.98 (MB).
    Completing 60% with 155 violations.
    elapsed time = 00:00:05, memory = 8642.98 (MB).
    Completing 70% with 153 violations.
    elapsed time = 00:00:19, memory = 8642.98 (MB).
    Completing 80% with 146 violations.
    elapsed time = 00:00:20, memory = 8642.98 (MB).
    Completing 90% with 143 violations.
    elapsed time = 00:00:22, memory = 8642.98 (MB).
    Completing 100% with 136 violations.
    elapsed time = 00:00:22, memory = 8642.98 (MB).
[INFO DRT-0199]   Number of violations = 136.
Viol/Layer      metal3   via4 metal5 metal6
Cut Spacing          0      1      0      0
Metal Spacing       29      0      0      0
Short               77      0     23      6
[INFO DRT-0267] cpu time = 00:00:28, elapsed time = 00:00:22, memory = 8642.98 (MB), peak = 9176.08 (MB)
Total wire length = 7830438 um.
Total wire length on LAYER metal1 = 0 um.
Total wire length on LAYER metal2 = 1832785 um.
Total wire length on LAYER metal3 = 2392812 um.
Total wire length on LAYER metal4 = 1330251 um.
Total wire length on LAYER metal5 = 1149550 um.
Total wire length on LAYER metal6 = 900325 um.
Total wire length on LAYER metal7 = 84576 um.
Total wire length on LAYER metal8 = 69930 um.
Total wire length on LAYER metal9 = 44190 um.
Total wire length on LAYER metal10 = 26016 um.
Total number of vias = 1973542.
Up-via summary (total 1973542):.

------------------
 active          0
 metal1     931973
 metal2     860473
 metal3     113788
 metal4      45256
 metal5      16993
 metal6       2775
 metal7       1334
 metal8        718
 metal9        232
------------------
           1973542


[INFO DRT-0195] Start 6th optimization iteration.
    Completing 10% with 136 violations.
    elapsed time = 00:00:00, memory = 8642.98 (MB).
    Completing 20% with 133 violations.
    elapsed time = 00:00:00, memory = 8642.98 (MB).
    Completing 30% with 128 violations.
    elapsed time = 00:00:00, memory = 8642.98 (MB).
    Completing 40% with 128 violations.
    elapsed time = 00:00:00, memory = 8642.98 (MB).
    Completing 50% with 128 violations.
    elapsed time = 00:00:00, memory = 8642.98 (MB).
    Completing 60% with 125 violations.
    elapsed time = 00:00:00, memory = 8642.98 (MB).
    Completing 70% with 123 violations.
    elapsed time = 00:00:16, memory = 8642.98 (MB).
    Completing 80% with 123 violations.
    elapsed time = 00:00:17, memory = 8642.98 (MB).
    Completing 90% with 122 violations.
    elapsed time = 00:00:21, memory = 8642.98 (MB).
    Completing 100% with 119 violations.
    elapsed time = 00:00:21, memory = 8642.98 (MB).
[INFO DRT-0199]   Number of violations = 119.
Viol/Layer      metal3   via4 metal5 metal6
Cut Spacing          0      1      0      0
Metal Spacing       29      0      0      0
Short               76      0     10      3
[INFO DRT-0267] cpu time = 00:00:23, elapsed time = 00:00:21, memory = 8642.98 (MB), peak = 9176.08 (MB)
Total wire length = 7830505 um.
Total wire length on LAYER metal1 = 0 um.
Total wire length on LAYER metal2 = 1832785 um.
Total wire length on LAYER metal3 = 2392822 um.
Total wire length on LAYER metal4 = 1330255 um.
Total wire length on LAYER metal5 = 1149506 um.
Total wire length on LAYER metal6 = 900261 um.
Total wire length on LAYER metal7 = 84649 um.
Total wire length on LAYER metal8 = 70017 um.
Total wire length on LAYER metal9 = 44190 um.
Total wire length on LAYER metal10 = 26016 um.
Total number of vias = 1973620.
Up-via summary (total 1973620):.

------------------
 active          0
 metal1     931973
 metal2     860475
 metal3     113790
 metal4      45258
 metal5      17023
 metal6       2799
 metal7       1352
 metal8        718
 metal9        232
------------------
           1973620


[INFO DRT-0195] Start 7th optimization iteration.
    Completing 10% with 119 violations.
    elapsed time = 00:00:00, memory = 8642.98 (MB).
    Completing 20% with 119 violations.
    elapsed time = 00:00:00, memory = 8642.98 (MB).
    Completing 30% with 119 violations.
    elapsed time = 00:00:00, memory = 8642.98 (MB).
    Completing 40% with 119 violations.
    elapsed time = 00:00:00, memory = 8642.98 (MB).
    Completing 50% with 119 violations.
    elapsed time = 00:00:00, memory = 8642.98 (MB).
    Completing 60% with 119 violations.
    elapsed time = 00:00:00, memory = 8642.98 (MB).
    Completing 70% with 119 violations.
    elapsed time = 00:00:14, memory = 8642.98 (MB).
    Completing 80% with 119 violations.
    elapsed time = 00:00:14, memory = 8642.98 (MB).
    Completing 90% with 119 violations.
    elapsed time = 00:00:17, memory = 8642.98 (MB).
    Completing 100% with 119 violations.
    elapsed time = 00:00:17, memory = 8642.98 (MB).
[INFO DRT-0199]   Number of violations = 119.
Viol/Layer      metal3   via4 metal5 metal6
Cut Spacing          0      1      0      0
Metal Spacing       29      0      0      0
Short               76      0     10      3
[INFO DRT-0267] cpu time = 00:00:19, elapsed time = 00:00:17, memory = 8642.98 (MB), peak = 9176.08 (MB)
Total wire length = 7830505 um.
Total wire length on LAYER metal1 = 0 um.
Total wire length on LAYER metal2 = 1832785 um.
Total wire length on LAYER metal3 = 2392822 um.
Total wire length on LAYER metal4 = 1330255 um.
Total wire length on LAYER metal5 = 1149506 um.
Total wire length on LAYER metal6 = 900261 um.
Total wire length on LAYER metal7 = 84649 um.
Total wire length on LAYER metal8 = 70017 um.
Total wire length on LAYER metal9 = 44190 um.
Total wire length on LAYER metal10 = 26016 um.
Total number of vias = 1973620.
Up-via summary (total 1973620):.

------------------
 active          0
 metal1     931973
 metal2     860475
 metal3     113790
 metal4      45258
 metal5      17023
 metal6       2799
 metal7       1352
 metal8        718
 metal9        232
------------------
           1973620


[INFO DRT-0195] Start 8th optimization iteration.
    Completing 10% with 119 violations.
    elapsed time = 00:00:00, memory = 8642.98 (MB).
    Completing 20% with 119 violations.
    elapsed time = 00:00:00, memory = 8642.98 (MB).
    Completing 30% with 119 violations.
    elapsed time = 00:00:00, memory = 8642.98 (MB).
    Completing 40% with 119 violations.
    elapsed time = 00:00:00, memory = 8642.98 (MB).
    Completing 50% with 119 violations.
    elapsed time = 00:00:00, memory = 8642.98 (MB).
    Completing 60% with 119 violations.
    elapsed time = 00:00:00, memory = 8642.98 (MB).
    Completing 70% with 119 violations.
    elapsed time = 00:00:00, memory = 8642.98 (MB).
    Completing 80% with 119 violations.
    elapsed time = 00:00:00, memory = 8642.98 (MB).
    Completing 90% with 119 violations.
    elapsed time = 00:00:00, memory = 8642.98 (MB).
    Completing 100% with 117 violations.
    elapsed time = 00:00:32, memory = 8642.98 (MB).
[INFO DRT-0199]   Number of violations = 117.
Viol/Layer      metal3   via4 metal5 metal6
Cut Spacing          0      1      0      0
Metal Spacing       29      0      0      0
Short               76      0      8      3
[INFO DRT-0267] cpu time = 00:00:34, elapsed time = 00:00:32, memory = 8642.98 (MB), peak = 9176.08 (MB)
Total wire length = 7830503 um.
Total wire length on LAYER metal1 = 0 um.
Total wire length on LAYER metal2 = 1832785 um.
Total wire length on LAYER metal3 = 2392822 um.
Total wire length on LAYER metal4 = 1330255 um.
Total wire length on LAYER metal5 = 1149509 um.
Total wire length on LAYER metal6 = 900262 um.
Total wire length on LAYER metal7 = 84645 um.
Total wire length on LAYER metal8 = 70017 um.
Total wire length on LAYER metal9 = 44190 um.
Total wire length on LAYER metal10 = 26016 um.
Total number of vias = 1973616.
Up-via summary (total 1973616):.

------------------
 active          0
 metal1     931973
 metal2     860475
 metal3     113790
 metal4      45258
 metal5      17021
 metal6       2797
 metal7       1352
 metal8        718
 metal9        232
------------------
           1973616


[INFO DRT-0195] Start 9th optimization iteration.
    Completing 10% with 117 violations.
    elapsed time = 00:00:00, memory = 8642.98 (MB).
    Completing 20% with 117 violations.
    elapsed time = 00:00:00, memory = 8642.98 (MB).
    Completing 30% with 115 violations.
    elapsed time = 00:00:06, memory = 8642.98 (MB).
    Completing 40% with 115 violations.
    elapsed time = 00:00:06, memory = 8642.98 (MB).
    Completing 50% with 115 violations.
    elapsed time = 00:00:06, memory = 8642.98 (MB).
    Completing 60% with 114 violations.
    elapsed time = 00:00:16, memory = 8642.98 (MB).
    Completing 70% with 114 violations.
    elapsed time = 00:00:16, memory = 8642.98 (MB).
    Completing 80% with 114 violations.
    elapsed time = 00:00:17, memory = 8642.98 (MB).
    Completing 90% with 114 violations.
    elapsed time = 00:00:17, memory = 8642.98 (MB).
    Completing 100% with 114 violations.
    elapsed time = 00:00:18, memory = 8642.98 (MB).
[INFO DRT-0199]   Number of violations = 114.
Viol/Layer      metal3   via4 metal5 metal6
Cut Spacing          0      1      0      0
Metal Spacing       29      0      2      0
Short               76      0      5      1
[INFO DRT-0267] cpu time = 00:00:19, elapsed time = 00:00:18, memory = 8642.98 (MB), peak = 9176.08 (MB)
Total wire length = 7830591 um.
Total wire length on LAYER metal1 = 0 um.
Total wire length on LAYER metal2 = 1832785 um.
Total wire length on LAYER metal3 = 2392822 um.
Total wire length on LAYER metal4 = 1330255 um.
Total wire length on LAYER metal5 = 1149507 um.
Total wire length on LAYER metal6 = 900214 um.
Total wire length on LAYER metal7 = 84701 um.
Total wire length on LAYER metal8 = 70098 um.
Total wire length on LAYER metal9 = 44190 um.
Total wire length on LAYER metal10 = 26016 um.
Total number of vias = 1973660.
Up-via summary (total 1973660):.

------------------
 active          0
 metal1     931973
 metal2     860475
 metal3     113790
 metal4      45258
 metal5      17039
 metal6       2809
 metal7       1366
 metal8        718
 metal9        232
------------------
           1973660


[INFO DRT-0195] Start 10th optimization iteration.
    Completing 10% with 114 violations.
    elapsed time = 00:00:00, memory = 8642.98 (MB).
    Completing 20% with 114 violations.
    elapsed time = 00:00:00, memory = 8642.98 (MB).
    Completing 30% with 114 violations.
    elapsed time = 00:00:10, memory = 8642.98 (MB).
    Completing 40% with 114 violations.
    elapsed time = 00:00:10, memory = 8642.98 (MB).
    Completing 50% with 114 violations.
    elapsed time = 00:00:11, memory = 8642.98 (MB).
    Completing 60% with 77 violations.
    elapsed time = 00:00:11, memory = 8642.98 (MB).
    Completing 70% with 77 violations.
    elapsed time = 00:00:11, memory = 8642.98 (MB).
    Completing 80% with 77 violations.
    elapsed time = 00:00:11, memory = 8642.98 (MB).
    Completing 90% with 77 violations.
    elapsed time = 00:00:11, memory = 8642.98 (MB).
    Completing 100% with 73 violations.
    elapsed time = 00:00:11, memory = 8642.98 (MB).
[INFO DRT-0199]   Number of violations = 73.
Viol/Layer      metal3   via4 metal5
Cut Spacing          0      1      0
Metal Spacing       19      0      0
Short               50      0      3
[INFO DRT-0267] cpu time = 00:00:14, elapsed time = 00:00:12, memory = 8642.98 (MB), peak = 9176.08 (MB)
Total wire length = 7830587 um.
Total wire length on LAYER metal1 = 0 um.
Total wire length on LAYER metal2 = 1832823 um.
Total wire length on LAYER metal3 = 2392841 um.
Total wire length on LAYER metal4 = 1330274 um.
Total wire length on LAYER metal5 = 1149472 um.
Total wire length on LAYER metal6 = 900158 um.
Total wire length on LAYER metal7 = 84712 um.
Total wire length on LAYER metal8 = 70098 um.
Total wire length on LAYER metal9 = 44190 um.
Total wire length on LAYER metal10 = 26016 um.
Total number of vias = 1973661.
Up-via summary (total 1973661):.

------------------
 active          0
 metal1     931973
 metal2     860486
 metal3     113790
 metal4      45258
 metal5      17027
 metal6       2811
 metal7       1366
 metal8        718
 metal9        232
------------------
           1973661


[INFO DRT-0195] Start 11th optimization iteration.
    Completing 10% with 73 violations.
    elapsed time = 00:00:00, memory = 8642.98 (MB).
    Completing 20% with 73 violations.
    elapsed time = 00:00:00, memory = 8642.98 (MB).
    Completing 30% with 73 violations.
    elapsed time = 00:00:00, memory = 8642.98 (MB).
    Completing 40% with 73 violations.
    elapsed time = 00:00:00, memory = 8642.98 (MB).
    Completing 50% with 73 violations.
    elapsed time = 00:00:00, memory = 8642.98 (MB).
    Completing 60% with 73 violations.
    elapsed time = 00:00:00, memory = 8642.98 (MB).
    Completing 70% with 73 violations.
    elapsed time = 00:00:00, memory = 8642.98 (MB).
    Completing 80% with 70 violations.
    elapsed time = 00:00:02, memory = 8642.98 (MB).
    Completing 90% with 70 violations.
    elapsed time = 00:00:02, memory = 8642.98 (MB).
    Completing 100% with 41 violations.
    elapsed time = 00:00:03, memory = 8642.98 (MB).
[INFO DRT-0199]   Number of violations = 41.
Viol/Layer      metal3   via4
Cut Spacing          0      1
Metal Spacing       17      0
Short               23      0
[INFO DRT-0267] cpu time = 00:00:04, elapsed time = 00:00:03, memory = 8642.98 (MB), peak = 9176.08 (MB)
Total wire length = 7830601 um.
Total wire length on LAYER metal1 = 0 um.
Total wire length on LAYER metal2 = 1832845 um.
Total wire length on LAYER metal3 = 2392840 um.
Total wire length on LAYER metal4 = 1330274 um.
Total wire length on LAYER metal5 = 1149401 um.
Total wire length on LAYER metal6 = 900139 um.
Total wire length on LAYER metal7 = 84783 um.
Total wire length on LAYER metal8 = 70110 um.
Total wire length on LAYER metal9 = 44190 um.
Total wire length on LAYER metal10 = 26016 um.
Total number of vias = 1973669.
Up-via summary (total 1973669):.

------------------
 active          0
 metal1     931973
 metal2     860490
 metal3     113788
 metal4      45256
 metal5      17027
 metal6       2813
 metal7       1372
 metal8        718
 metal9        232
------------------
           1973669


[INFO DRT-0195] Start 12th optimization iteration.
    Completing 10% with 41 violations.
    elapsed time = 00:00:00, memory = 8642.98 (MB).
    Completing 20% with 41 violations.
    elapsed time = 00:00:00, memory = 8642.98 (MB).
    Completing 30% with 41 violations.
    elapsed time = 00:00:00, memory = 8642.98 (MB).
    Completing 40% with 41 violations.
    elapsed time = 00:00:00, memory = 8642.98 (MB).
    Completing 50% with 41 violations.
    elapsed time = 00:00:07, memory = 8643.13 (MB).
    Completing 60% with 41 violations.
    elapsed time = 00:00:07, memory = 8643.13 (MB).
    Completing 70% with 41 violations.
    elapsed time = 00:00:07, memory = 8643.13 (MB).
    Completing 80% with 41 violations.
    elapsed time = 00:00:07, memory = 8643.13 (MB).
    Completing 90% with 41 violations.
    elapsed time = 00:00:07, memory = 8643.13 (MB).
    Completing 100% with 41 violations.
    elapsed time = 00:00:07, memory = 8643.13 (MB).
[INFO DRT-0199]   Number of violations = 41.
Viol/Layer      metal3   via4
Cut Spacing          0      1
Metal Spacing       17      0
Short               23      0
[INFO DRT-0267] cpu time = 00:00:08, elapsed time = 00:00:07, memory = 8643.13 (MB), peak = 9176.08 (MB)
Total wire length = 7830601 um.
Total wire length on LAYER metal1 = 0 um.
Total wire length on LAYER metal2 = 1832845 um.
Total wire length on LAYER metal3 = 2392840 um.
Total wire length on LAYER metal4 = 1330274 um.
Total wire length on LAYER metal5 = 1149401 um.
Total wire length on LAYER metal6 = 900139 um.
Total wire length on LAYER metal7 = 84783 um.
Total wire length on LAYER metal8 = 70110 um.
Total wire length on LAYER metal9 = 44190 um.
Total wire length on LAYER metal10 = 26016 um.
Total number of vias = 1973669.
Up-via summary (total 1973669):.

------------------
 active          0
 metal1     931973
 metal2     860490
 metal3     113788
 metal4      45256
 metal5      17027
 metal6       2813
 metal7       1372
 metal8        718
 metal9        232
------------------
           1973669


[INFO DRT-0195] Start 13th optimization iteration.
    Completing 10% with 41 violations.
    elapsed time = 00:00:00, memory = 8643.13 (MB).
    Completing 20% with 41 violations.
    elapsed time = 00:00:00, memory = 8643.13 (MB).
    Completing 30% with 41 violations.
    elapsed time = 00:00:00, memory = 8643.20 (MB).
    Completing 40% with 41 violations.
    elapsed time = 00:00:00, memory = 8643.20 (MB).
    Completing 50% with 41 violations.
    elapsed time = 00:00:02, memory = 8643.20 (MB).
    Completing 60% with 16 violations.
    elapsed time = 00:00:02, memory = 8643.20 (MB).
    Completing 70% with 16 violations.
    elapsed time = 00:00:02, memory = 8643.20 (MB).
    Completing 80% with 16 violations.
    elapsed time = 00:00:02, memory = 8643.20 (MB).
    Completing 90% with 16 violations.
    elapsed time = 00:00:02, memory = 8643.20 (MB).
    Completing 100% with 16 violations.
    elapsed time = 00:00:02, memory = 8643.20 (MB).
[INFO DRT-0199]   Number of violations = 16.
Viol/Layer      metal3
Metal Spacing        6
Short               10
[INFO DRT-0267] cpu time = 00:00:03, elapsed time = 00:00:02, memory = 8643.20 (MB), peak = 9176.08 (MB)
Total wire length = 7830577 um.
Total wire length on LAYER metal1 = 0 um.
Total wire length on LAYER metal2 = 1832874 um.
Total wire length on LAYER metal3 = 2392824 um.
Total wire length on LAYER metal4 = 1330246 um.
Total wire length on LAYER metal5 = 1149394 um.
Total wire length on LAYER metal6 = 900137 um.
Total wire length on LAYER metal7 = 84783 um.
Total wire length on LAYER metal8 = 70110 um.
Total wire length on LAYER metal9 = 44188 um.
Total wire length on LAYER metal10 = 26016 um.
Total number of vias = 1973669.
Up-via summary (total 1973669):.

------------------
 active          0
 metal1     931973
 metal2     860494
 metal3     113786
 metal4      45254
 metal5      17027
 metal6       2813
 metal7       1372
 metal8        718
 metal9        232
------------------
           1973669


[INFO DRT-0195] Start 14th optimization iteration.
    Completing 10% with 16 violations.
    elapsed time = 00:00:00, memory = 8643.20 (MB).
    Completing 20% with 16 violations.
    elapsed time = 00:00:00, memory = 8643.20 (MB).
    Completing 30% with 16 violations.
    elapsed time = 00:00:01, memory = 8643.20 (MB).
    Completing 40% with 16 violations.
    elapsed time = 00:00:01, memory = 8643.20 (MB).
    Completing 50% with 16 violations.
    elapsed time = 00:00:01, memory = 8643.20 (MB).
    Completing 60% with 8 violations.
    elapsed time = 00:00:01, memory = 8643.20 (MB).
    Completing 70% with 8 violations.
    elapsed time = 00:00:01, memory = 8643.20 (MB).
    Completing 80% with 8 violations.
    elapsed time = 00:00:01, memory = 8643.20 (MB).
    Completing 90% with 8 violations.
    elapsed time = 00:00:01, memory = 8643.20 (MB).
    Completing 100% with 8 violations.
    elapsed time = 00:00:01, memory = 8643.20 (MB).
[INFO DRT-0199]   Number of violations = 8.
Viol/Layer      metal3
Metal Spacing        2
Short                6
[INFO DRT-0267] cpu time = 00:00:02, elapsed time = 00:00:01, memory = 8643.20 (MB), peak = 9176.08 (MB)
Total wire length = 7830572 um.
Total wire length on LAYER metal1 = 0 um.
Total wire length on LAYER metal2 = 1832878 um.
Total wire length on LAYER metal3 = 2392819 um.
Total wire length on LAYER metal4 = 1330247 um.
Total wire length on LAYER metal5 = 1149399 um.
Total wire length on LAYER metal6 = 900134 um.
Total wire length on LAYER metal7 = 84779 um.
Total wire length on LAYER metal8 = 70108 um.
Total wire length on LAYER metal9 = 44188 um.
Total wire length on LAYER metal10 = 26016 um.
Total number of vias = 1973669.
Up-via summary (total 1973669):.

------------------
 active          0
 metal1     931973
 metal2     860496
 metal3     113786
 metal4      45254
 metal5      17027
 metal6       2811
 metal7       1372
 metal8        718
 metal9        232
------------------
           1973669


[INFO DRT-0195] Start 15th optimization iteration.
    Completing 10% with 8 violations.
    elapsed time = 00:00:00, memory = 8643.20 (MB).
    Completing 20% with 8 violations.
    elapsed time = 00:00:00, memory = 8643.20 (MB).
    Completing 30% with 8 violations.
    elapsed time = 00:00:00, memory = 8643.20 (MB).
    Completing 40% with 8 violations.
    elapsed time = 00:00:00, memory = 8643.20 (MB).
    Completing 50% with 8 violations.
    elapsed time = 00:00:00, memory = 8643.20 (MB).
    Completing 60% with 8 violations.
    elapsed time = 00:00:00, memory = 8643.20 (MB).
    Completing 70% with 8 violations.
    elapsed time = 00:00:00, memory = 8643.20 (MB).
    Completing 80% with 8 violations.
    elapsed time = 00:00:00, memory = 8643.20 (MB).
    Completing 90% with 8 violations.
    elapsed time = 00:00:00, memory = 8643.20 (MB).
    Completing 100% with 8 violations.
    elapsed time = 00:00:00, memory = 8643.20 (MB).
[INFO DRT-0199]   Number of violations = 8.
Viol/Layer      metal3
Metal Spacing        2
Short                6
[INFO DRT-0267] cpu time = 00:00:01, elapsed time = 00:00:00, memory = 8643.20 (MB), peak = 9176.08 (MB)
Total wire length = 7830572 um.
Total wire length on LAYER metal1 = 0 um.
Total wire length on LAYER metal2 = 1832878 um.
Total wire length on LAYER metal3 = 2392819 um.
Total wire length on LAYER metal4 = 1330247 um.
Total wire length on LAYER metal5 = 1149399 um.
Total wire length on LAYER metal6 = 900134 um.
Total wire length on LAYER metal7 = 84779 um.
Total wire length on LAYER metal8 = 70108 um.
Total wire length on LAYER metal9 = 44188 um.
Total wire length on LAYER metal10 = 26016 um.
Total number of vias = 1973669.
Up-via summary (total 1973669):.

------------------
 active          0
 metal1     931973
 metal2     860496
 metal3     113786
 metal4      45254
 metal5      17027
 metal6       2811
 metal7       1372
 metal8        718
 metal9        232
------------------
           1973669


[INFO DRT-0195] Start 16th optimization iteration.
    Completing 10% with 8 violations.
    elapsed time = 00:00:00, memory = 8643.20 (MB).
    Completing 20% with 8 violations.
    elapsed time = 00:00:00, memory = 8643.20 (MB).
    Completing 30% with 8 violations.
    elapsed time = 00:00:00, memory = 8643.20 (MB).
    Completing 40% with 8 violations.
    elapsed time = 00:00:00, memory = 8643.20 (MB).
    Completing 50% with 8 violations.
    elapsed time = 00:00:00, memory = 8643.20 (MB).
    Completing 60% with 8 violations.
    elapsed time = 00:00:00, memory = 8643.20 (MB).
    Completing 70% with 8 violations.
    elapsed time = 00:00:00, memory = 8643.20 (MB).
    Completing 80% with 8 violations.
    elapsed time = 00:00:00, memory = 8643.20 (MB).
    Completing 90% with 8 violations.
    elapsed time = 00:00:00, memory = 8643.20 (MB).
    Completing 100% with 8 violations.
    elapsed time = 00:00:00, memory = 8643.20 (MB).
[INFO DRT-0199]   Number of violations = 8.
Viol/Layer      metal3
Metal Spacing        2
Short                6
[INFO DRT-0267] cpu time = 00:00:01, elapsed time = 00:00:00, memory = 8643.20 (MB), peak = 9176.08 (MB)
Total wire length = 7830572 um.
Total wire length on LAYER metal1 = 0 um.
Total wire length on LAYER metal2 = 1832878 um.
Total wire length on LAYER metal3 = 2392819 um.
Total wire length on LAYER metal4 = 1330247 um.
Total wire length on LAYER metal5 = 1149399 um.
Total wire length on LAYER metal6 = 900134 um.
Total wire length on LAYER metal7 = 84779 um.
Total wire length on LAYER metal8 = 70108 um.
Total wire length on LAYER metal9 = 44188 um.
Total wire length on LAYER metal10 = 26016 um.
Total number of vias = 1973669.
Up-via summary (total 1973669):.

------------------
 active          0
 metal1     931973
 metal2     860496
 metal3     113786
 metal4      45254
 metal5      17027
 metal6       2811
 metal7       1372
 metal8        718
 metal9        232
------------------
           1973669


[INFO DRT-0195] Start 17th optimization iteration.
    Completing 10% with 8 violations.
    elapsed time = 00:00:00, memory = 8643.20 (MB).
    Completing 20% with 8 violations.
    elapsed time = 00:00:00, memory = 8643.20 (MB).
    Completing 30% with 8 violations.
    elapsed time = 00:00:00, memory = 8643.20 (MB).
    Completing 40% with 8 violations.
    elapsed time = 00:00:00, memory = 8643.20 (MB).
    Completing 50% with 8 violations.
    elapsed time = 00:00:00, memory = 8643.20 (MB).
    Completing 60% with 8 violations.
    elapsed time = 00:00:00, memory = 8643.20 (MB).
    Completing 70% with 8 violations.
    elapsed time = 00:00:06, memory = 8643.20 (MB).
    Completing 80% with 8 violations.
    elapsed time = 00:00:06, memory = 8643.20 (MB).
    Completing 90% with 8 violations.
    elapsed time = 00:00:06, memory = 8643.20 (MB).
    Completing 100% with 8 violations.
    elapsed time = 00:00:06, memory = 8643.20 (MB).
[INFO DRT-0199]   Number of violations = 8.
Viol/Layer      metal3
Metal Spacing        2
Short                6
[INFO DRT-0267] cpu time = 00:00:07, elapsed time = 00:00:06, memory = 8643.20 (MB), peak = 9176.08 (MB)
Total wire length = 7830572 um.
Total wire length on LAYER metal1 = 0 um.
Total wire length on LAYER metal2 = 1832878 um.
Total wire length on LAYER metal3 = 2392819 um.
Total wire length on LAYER metal4 = 1330247 um.
Total wire length on LAYER metal5 = 1149399 um.
Total wire length on LAYER metal6 = 900134 um.
Total wire length on LAYER metal7 = 84779 um.
Total wire length on LAYER metal8 = 70108 um.
Total wire length on LAYER metal9 = 44188 um.
Total wire length on LAYER metal10 = 26016 um.
Total number of vias = 1973669.
Up-via summary (total 1973669):.

------------------
 active          0
 metal1     931973
 metal2     860496
 metal3     113786
 metal4      45254
 metal5      17027
 metal6       2811
 metal7       1372
 metal8        718
 metal9        232
------------------
           1973669


[INFO DRT-0195] Start 18th optimization iteration.
    Completing 10% with 8 violations.
    elapsed time = 00:00:00, memory = 8643.20 (MB).
    Completing 20% with 8 violations.
    elapsed time = 00:00:00, memory = 8643.20 (MB).
    Completing 30% with 8 violations.
    elapsed time = 00:00:00, memory = 8643.20 (MB).
    Completing 40% with 8 violations.
    elapsed time = 00:00:00, memory = 8643.20 (MB).
    Completing 50% with 8 violations.
    elapsed time = 00:00:00, memory = 8643.20 (MB).
    Completing 60% with 8 violations.
    elapsed time = 00:00:00, memory = 8643.20 (MB).
    Completing 70% with 8 violations.
    elapsed time = 00:00:00, memory = 8643.20 (MB).
    Completing 80% with 8 violations.
    elapsed time = 00:00:00, memory = 8643.20 (MB).
    Completing 90% with 8 violations.
    elapsed time = 00:00:00, memory = 8643.20 (MB).
    Completing 100% with 8 violations.
    elapsed time = 00:00:00, memory = 8643.20 (MB).
[INFO DRT-0199]   Number of violations = 8.
Viol/Layer      metal3
Metal Spacing        2
Short                6
[INFO DRT-0267] cpu time = 00:00:02, elapsed time = 00:00:01, memory = 8643.20 (MB), peak = 9176.08 (MB)
Total wire length = 7830572 um.
Total wire length on LAYER metal1 = 0 um.
Total wire length on LAYER metal2 = 1832878 um.
Total wire length on LAYER metal3 = 2392819 um.
Total wire length on LAYER metal4 = 1330247 um.
Total wire length on LAYER metal5 = 1149399 um.
Total wire length on LAYER metal6 = 900134 um.
Total wire length on LAYER metal7 = 84779 um.
Total wire length on LAYER metal8 = 70108 um.
Total wire length on LAYER metal9 = 44188 um.
Total wire length on LAYER metal10 = 26016 um.
Total number of vias = 1973669.
Up-via summary (total 1973669):.

------------------
 active          0
 metal1     931973
 metal2     860496
 metal3     113786
 metal4      45254
 metal5      17027
 metal6       2811
 metal7       1372
 metal8        718
 metal9        232
------------------
           1973669


[INFO DRT-0195] Start 19th optimization iteration.
    Completing 10% with 8 violations.
    elapsed time = 00:00:00, memory = 8643.20 (MB).
    Completing 20% with 8 violations.
    elapsed time = 00:00:00, memory = 8643.20 (MB).
    Completing 30% with 8 violations.
    elapsed time = 00:00:00, memory = 8643.20 (MB).
    Completing 40% with 8 violations.
    elapsed time = 00:00:00, memory = 8643.20 (MB).
    Completing 50% with 8 violations.
    elapsed time = 00:00:00, memory = 8643.20 (MB).
    Completing 60% with 8 violations.
    elapsed time = 00:00:01, memory = 8643.20 (MB).
    Completing 70% with 8 violations.
    elapsed time = 00:00:01, memory = 8643.20 (MB).
    Completing 80% with 8 violations.
    elapsed time = 00:00:01, memory = 8643.20 (MB).
    Completing 90% with 8 violations.
    elapsed time = 00:00:01, memory = 8643.20 (MB).
    Completing 100% with 8 violations.
    elapsed time = 00:00:01, memory = 8643.20 (MB).
[INFO DRT-0199]   Number of violations = 8.
Viol/Layer      metal3
Metal Spacing        2
Short                6
[INFO DRT-0267] cpu time = 00:00:02, elapsed time = 00:00:01, memory = 8643.20 (MB), peak = 9176.08 (MB)
Total wire length = 7830572 um.
Total wire length on LAYER metal1 = 0 um.
Total wire length on LAYER metal2 = 1832878 um.
Total wire length on LAYER metal3 = 2392819 um.
Total wire length on LAYER metal4 = 1330247 um.
Total wire length on LAYER metal5 = 1149399 um.
Total wire length on LAYER metal6 = 900134 um.
Total wire length on LAYER metal7 = 84779 um.
Total wire length on LAYER metal8 = 70108 um.
Total wire length on LAYER metal9 = 44188 um.
Total wire length on LAYER metal10 = 26016 um.
Total number of vias = 1973669.
Up-via summary (total 1973669):.

------------------
 active          0
 metal1     931973
 metal2     860496
 metal3     113786
 metal4      45254
 metal5      17027
 metal6       2811
 metal7       1372
 metal8        718
 metal9        232
------------------
           1973669


[INFO DRT-0195] Start 20th optimization iteration.
    Completing 10% with 8 violations.
    elapsed time = 00:00:00, memory = 8643.20 (MB).
    Completing 20% with 8 violations.
    elapsed time = 00:00:00, memory = 8643.20 (MB).
    Completing 30% with 8 violations.
    elapsed time = 00:00:00, memory = 8643.20 (MB).
    Completing 40% with 8 violations.
    elapsed time = 00:00:00, memory = 8643.20 (MB).
    Completing 50% with 8 violations.
    elapsed time = 00:00:00, memory = 8643.20 (MB).
    Completing 60% with 8 violations.
    elapsed time = 00:00:00, memory = 8643.20 (MB).
    Completing 70% with 8 violations.
    elapsed time = 00:00:00, memory = 8643.20 (MB).
    Completing 80% with 8 violations.
    elapsed time = 00:00:00, memory = 8643.20 (MB).
    Completing 90% with 8 violations.
    elapsed time = 00:00:00, memory = 8643.20 (MB).
    Completing 100% with 8 violations.
    elapsed time = 00:00:00, memory = 8643.20 (MB).
[INFO DRT-0199]   Number of violations = 8.
Viol/Layer      metal3
Metal Spacing        2
Short                6
[INFO DRT-0267] cpu time = 00:00:01, elapsed time = 00:00:00, memory = 8643.20 (MB), peak = 9176.08 (MB)
Total wire length = 7830572 um.
Total wire length on LAYER metal1 = 0 um.
Total wire length on LAYER metal2 = 1832878 um.
Total wire length on LAYER metal3 = 2392819 um.
Total wire length on LAYER metal4 = 1330247 um.
Total wire length on LAYER metal5 = 1149399 um.
Total wire length on LAYER metal6 = 900134 um.
Total wire length on LAYER metal7 = 84779 um.
Total wire length on LAYER metal8 = 70108 um.
Total wire length on LAYER metal9 = 44188 um.
Total wire length on LAYER metal10 = 26016 um.
Total number of vias = 1973669.
Up-via summary (total 1973669):.

------------------
 active          0
 metal1     931973
 metal2     860496
 metal3     113786
 metal4      45254
 metal5      17027
 metal6       2811
 metal7       1372
 metal8        718
 metal9        232
------------------
           1973669


[INFO DRT-0195] Start 21st optimization iteration.
    Completing 10% with 8 violations.
    elapsed time = 00:00:00, memory = 8643.20 (MB).
    Completing 20% with 8 violations.
    elapsed time = 00:00:00, memory = 8643.20 (MB).
    Completing 30% with 8 violations.
    elapsed time = 00:00:00, memory = 8643.20 (MB).
    Completing 40% with 8 violations.
    elapsed time = 00:00:00, memory = 8643.20 (MB).
    Completing 50% with 8 violations.
    elapsed time = 00:00:00, memory = 8643.20 (MB).
    Completing 60% with 8 violations.
    elapsed time = 00:00:00, memory = 8643.20 (MB).
    Completing 70% with 8 violations.
    elapsed time = 00:00:00, memory = 8643.20 (MB).
    Completing 80% with 8 violations.
    elapsed time = 00:00:00, memory = 8643.20 (MB).
    Completing 90% with 8 violations.
    elapsed time = 00:00:00, memory = 8643.20 (MB).
    Completing 100% with 8 violations.
    elapsed time = 00:00:00, memory = 8643.20 (MB).
[INFO DRT-0199]   Number of violations = 8.
Viol/Layer      metal3
Metal Spacing        2
Short                6
[INFO DRT-0267] cpu time = 00:00:01, elapsed time = 00:00:00, memory = 8643.20 (MB), peak = 9176.08 (MB)
Total wire length = 7830572 um.
Total wire length on LAYER metal1 = 0 um.
Total wire length on LAYER metal2 = 1832878 um.
Total wire length on LAYER metal3 = 2392819 um.
Total wire length on LAYER metal4 = 1330247 um.
Total wire length on LAYER metal5 = 1149399 um.
Total wire length on LAYER metal6 = 900134 um.
Total wire length on LAYER metal7 = 84779 um.
Total wire length on LAYER metal8 = 70108 um.
Total wire length on LAYER metal9 = 44188 um.
Total wire length on LAYER metal10 = 26016 um.
Total number of vias = 1973669.
Up-via summary (total 1973669):.

------------------
 active          0
 metal1     931973
 metal2     860496
 metal3     113786
 metal4      45254
 metal5      17027
 metal6       2811
 metal7       1372
 metal8        718
 metal9        232
------------------
           1973669


[INFO DRT-0195] Start 22nd optimization iteration.
    Completing 10% with 8 violations.
    elapsed time = 00:00:00, memory = 8643.20 (MB).
    Completing 20% with 8 violations.
    elapsed time = 00:00:00, memory = 8643.20 (MB).
    Completing 30% with 8 violations.
    elapsed time = 00:00:00, memory = 8643.20 (MB).
    Completing 40% with 8 violations.
    elapsed time = 00:00:00, memory = 8643.20 (MB).
    Completing 50% with 8 violations.
    elapsed time = 00:00:00, memory = 8643.20 (MB).
    Completing 60% with 8 violations.
    elapsed time = 00:00:00, memory = 8643.20 (MB).
    Completing 70% with 8 violations.
    elapsed time = 00:00:00, memory = 8643.20 (MB).
    Completing 80% with 8 violations.
    elapsed time = 00:00:00, memory = 8643.20 (MB).
    Completing 90% with 8 violations.
    elapsed time = 00:00:00, memory = 8643.20 (MB).
    Completing 100% with 8 violations.
    elapsed time = 00:00:00, memory = 8643.20 (MB).
[INFO DRT-0199]   Number of violations = 8.
Viol/Layer      metal3
Metal Spacing        2
Short                6
[INFO DRT-0267] cpu time = 00:00:01, elapsed time = 00:00:00, memory = 8643.20 (MB), peak = 9176.08 (MB)
Total wire length = 7830572 um.
Total wire length on LAYER metal1 = 0 um.
Total wire length on LAYER metal2 = 1832878 um.
Total wire length on LAYER metal3 = 2392819 um.
Total wire length on LAYER metal4 = 1330247 um.
Total wire length on LAYER metal5 = 1149399 um.
Total wire length on LAYER metal6 = 900134 um.
Total wire length on LAYER metal7 = 84779 um.
Total wire length on LAYER metal8 = 70108 um.
Total wire length on LAYER metal9 = 44188 um.
Total wire length on LAYER metal10 = 26016 um.
Total number of vias = 1973669.
Up-via summary (total 1973669):.

------------------
 active          0
 metal1     931973
 metal2     860496
 metal3     113786
 metal4      45254
 metal5      17027
 metal6       2811
 metal7       1372
 metal8        718
 metal9        232
------------------
           1973669


[INFO DRT-0195] Start 23rd optimization iteration.
    Completing 10% with 8 violations.
    elapsed time = 00:00:00, memory = 8643.20 (MB).
    Completing 20% with 8 violations.
    elapsed time = 00:00:00, memory = 8643.20 (MB).
    Completing 30% with 8 violations.
    elapsed time = 00:00:00, memory = 8643.20 (MB).
    Completing 40% with 8 violations.
    elapsed time = 00:00:00, memory = 8643.20 (MB).
    Completing 50% with 8 violations.
    elapsed time = 00:00:00, memory = 8643.20 (MB).
    Completing 60% with 8 violations.
    elapsed time = 00:00:00, memory = 8643.20 (MB).
    Completing 70% with 8 violations.
    elapsed time = 00:00:00, memory = 8643.20 (MB).
    Completing 80% with 8 violations.
    elapsed time = 00:00:01, memory = 8643.20 (MB).
    Completing 90% with 8 violations.
    elapsed time = 00:00:01, memory = 8643.20 (MB).
    Completing 100% with 8 violations.
    elapsed time = 00:00:01, memory = 8643.20 (MB).
[INFO DRT-0199]   Number of violations = 8.
Viol/Layer      metal3
Metal Spacing        2
Short                6
[INFO DRT-0267] cpu time = 00:00:02, elapsed time = 00:00:01, memory = 8643.20 (MB), peak = 9176.08 (MB)
Total wire length = 7830572 um.
Total wire length on LAYER metal1 = 0 um.
Total wire length on LAYER metal2 = 1832878 um.
Total wire length on LAYER metal3 = 2392819 um.
Total wire length on LAYER metal4 = 1330247 um.
Total wire length on LAYER metal5 = 1149399 um.
Total wire length on LAYER metal6 = 900134 um.
Total wire length on LAYER metal7 = 84779 um.
Total wire length on LAYER metal8 = 70108 um.
Total wire length on LAYER metal9 = 44188 um.
Total wire length on LAYER metal10 = 26016 um.
Total number of vias = 1973669.
Up-via summary (total 1973669):.

------------------
 active          0
 metal1     931973
 metal2     860496
 metal3     113786
 metal4      45254
 metal5      17027
 metal6       2811
 metal7       1372
 metal8        718
 metal9        232
------------------
           1973669


[INFO DRT-0195] Start 24th optimization iteration.
    Completing 10% with 8 violations.
    elapsed time = 00:00:00, memory = 8643.20 (MB).
    Completing 20% with 8 violations.
    elapsed time = 00:00:00, memory = 8643.20 (MB).
    Completing 30% with 8 violations.
    elapsed time = 00:00:00, memory = 8643.20 (MB).
    Completing 40% with 8 violations.
    elapsed time = 00:00:00, memory = 8643.20 (MB).
    Completing 50% with 8 violations.
    elapsed time = 00:00:00, memory = 8643.20 (MB).
    Completing 60% with 8 violations.
    elapsed time = 00:00:00, memory = 8643.20 (MB).
    Completing 70% with 8 violations.
    elapsed time = 00:00:00, memory = 8643.20 (MB).
    Completing 80% with 8 violations.
    elapsed time = 00:00:00, memory = 8643.20 (MB).
    Completing 90% with 8 violations.
    elapsed time = 00:00:00, memory = 8643.20 (MB).
    Completing 100% with 8 violations.
    elapsed time = 00:00:00, memory = 8643.20 (MB).
[INFO DRT-0199]   Number of violations = 8.
Viol/Layer      metal3
Metal Spacing        2
Short                6
[INFO DRT-0267] cpu time = 00:00:01, elapsed time = 00:00:00, memory = 8643.20 (MB), peak = 9176.08 (MB)
Total wire length = 7830572 um.
Total wire length on LAYER metal1 = 0 um.
Total wire length on LAYER metal2 = 1832878 um.
Total wire length on LAYER metal3 = 2392819 um.
Total wire length on LAYER metal4 = 1330247 um.
Total wire length on LAYER metal5 = 1149399 um.
Total wire length on LAYER metal6 = 900134 um.
Total wire length on LAYER metal7 = 84779 um.
Total wire length on LAYER metal8 = 70108 um.
Total wire length on LAYER metal9 = 44188 um.
Total wire length on LAYER metal10 = 26016 um.
Total number of vias = 1973669.
Up-via summary (total 1973669):.

------------------
 active          0
 metal1     931973
 metal2     860496
 metal3     113786
 metal4      45254
 metal5      17027
 metal6       2811
 metal7       1372
 metal8        718
 metal9        232
------------------
           1973669


[INFO DRT-0195] Start 25th optimization iteration.
    Completing 10% with 8 violations.
    elapsed time = 00:00:00, memory = 8643.20 (MB).
    Completing 20% with 8 violations.
    elapsed time = 00:00:00, memory = 8643.20 (MB).
    Completing 30% with 8 violations.
    elapsed time = 00:00:00, memory = 8643.20 (MB).
    Completing 40% with 8 violations.
    elapsed time = 00:00:00, memory = 8643.20 (MB).
    Completing 50% with 8 violations.
    elapsed time = 00:00:00, memory = 8643.20 (MB).
    Completing 60% with 8 violations.
    elapsed time = 00:00:02, memory = 8643.20 (MB).
    Completing 70% with 8 violations.
    elapsed time = 00:00:02, memory = 8643.20 (MB).
    Completing 80% with 8 violations.
    elapsed time = 00:00:02, memory = 8643.20 (MB).
    Completing 90% with 8 violations.
    elapsed time = 00:00:02, memory = 8643.20 (MB).
    Completing 100% with 8 violations.
    elapsed time = 00:00:02, memory = 8643.20 (MB).
[INFO DRT-0199]   Number of violations = 8.
Viol/Layer      metal3
Metal Spacing        2
Short                6
[INFO DRT-0267] cpu time = 00:00:03, elapsed time = 00:00:02, memory = 8643.20 (MB), peak = 9176.08 (MB)
Total wire length = 7830572 um.
Total wire length on LAYER metal1 = 0 um.
Total wire length on LAYER metal2 = 1832878 um.
Total wire length on LAYER metal3 = 2392819 um.
Total wire length on LAYER metal4 = 1330247 um.
Total wire length on LAYER metal5 = 1149399 um.
Total wire length on LAYER metal6 = 900134 um.
Total wire length on LAYER metal7 = 84779 um.
Total wire length on LAYER metal8 = 70108 um.
Total wire length on LAYER metal9 = 44188 um.
Total wire length on LAYER metal10 = 26016 um.
Total number of vias = 1973669.
Up-via summary (total 1973669):.

------------------
 active          0
 metal1     931973
 metal2     860496
 metal3     113786
 metal4      45254
 metal5      17027
 metal6       2811
 metal7       1372
 metal8        718
 metal9        232
------------------
           1973669


[INFO DRT-0195] Start 26th optimization iteration.
    Completing 10% with 8 violations.
    elapsed time = 00:00:00, memory = 8643.20 (MB).
    Completing 20% with 8 violations.
    elapsed time = 00:00:00, memory = 8643.20 (MB).
    Completing 30% with 8 violations.
    elapsed time = 00:00:00, memory = 8643.20 (MB).
    Completing 40% with 8 violations.
    elapsed time = 00:00:00, memory = 8643.20 (MB).
    Completing 50% with 8 violations.
    elapsed time = 00:00:00, memory = 8643.20 (MB).
    Completing 60% with 8 violations.
    elapsed time = 00:00:00, memory = 8643.20 (MB).
    Completing 70% with 8 violations.
    elapsed time = 00:00:00, memory = 8643.20 (MB).
    Completing 80% with 8 violations.
    elapsed time = 00:00:00, memory = 8643.20 (MB).
    Completing 90% with 8 violations.
    elapsed time = 00:00:00, memory = 8643.20 (MB).
    Completing 100% with 8 violations.
    elapsed time = 00:00:00, memory = 8643.20 (MB).
[INFO DRT-0199]   Number of violations = 8.
Viol/Layer      metal3
Metal Spacing        2
Short                6
[INFO DRT-0267] cpu time = 00:00:01, elapsed time = 00:00:00, memory = 8643.20 (MB), peak = 9176.08 (MB)
Total wire length = 7830572 um.
Total wire length on LAYER metal1 = 0 um.
Total wire length on LAYER metal2 = 1832878 um.
Total wire length on LAYER metal3 = 2392819 um.
Total wire length on LAYER metal4 = 1330247 um.
Total wire length on LAYER metal5 = 1149399 um.
Total wire length on LAYER metal6 = 900134 um.
Total wire length on LAYER metal7 = 84779 um.
Total wire length on LAYER metal8 = 70108 um.
Total wire length on LAYER metal9 = 44188 um.
Total wire length on LAYER metal10 = 26016 um.
Total number of vias = 1973669.
Up-via summary (total 1973669):.

------------------
 active          0
 metal1     931973
 metal2     860496
 metal3     113786
 metal4      45254
 metal5      17027
 metal6       2811
 metal7       1372
 metal8        718
 metal9        232
------------------
           1973669


[INFO DRT-0195] Start 27th optimization iteration.
    Completing 10% with 8 violations.
    elapsed time = 00:00:00, memory = 8643.20 (MB).
    Completing 20% with 8 violations.
    elapsed time = 00:00:00, memory = 8643.20 (MB).
    Completing 30% with 8 violations.
    elapsed time = 00:00:00, memory = 8643.20 (MB).
    Completing 40% with 8 violations.
    elapsed time = 00:00:00, memory = 8643.20 (MB).
    Completing 50% with 8 violations.
    elapsed time = 00:00:00, memory = 8643.20 (MB).
    Completing 60% with 8 violations.
    elapsed time = 00:00:00, memory = 8643.20 (MB).
    Completing 70% with 8 violations.
    elapsed time = 00:00:00, memory = 8643.20 (MB).
    Completing 80% with 8 violations.
    elapsed time = 00:00:00, memory = 8643.20 (MB).
    Completing 90% with 8 violations.
    elapsed time = 00:00:00, memory = 8643.20 (MB).
    Completing 100% with 8 violations.
    elapsed time = 00:00:00, memory = 8643.20 (MB).
[INFO DRT-0199]   Number of violations = 8.
Viol/Layer      metal3
Metal Spacing        2
Short                6
[INFO DRT-0267] cpu time = 00:00:02, elapsed time = 00:00:01, memory = 8643.20 (MB), peak = 9176.08 (MB)
Total wire length = 7830572 um.
Total wire length on LAYER metal1 = 0 um.
Total wire length on LAYER metal2 = 1832878 um.
Total wire length on LAYER metal3 = 2392819 um.
Total wire length on LAYER metal4 = 1330247 um.
Total wire length on LAYER metal5 = 1149399 um.
Total wire length on LAYER metal6 = 900134 um.
Total wire length on LAYER metal7 = 84779 um.
Total wire length on LAYER metal8 = 70108 um.
Total wire length on LAYER metal9 = 44188 um.
Total wire length on LAYER metal10 = 26016 um.
Total number of vias = 1973669.
Up-via summary (total 1973669):.

------------------
 active          0
 metal1     931973
 metal2     860496
 metal3     113786
 metal4      45254
 metal5      17027
 metal6       2811
 metal7       1372
 metal8        718
 metal9        232
------------------
           1973669


[INFO DRT-0195] Start 28th optimization iteration.
    Completing 10% with 8 violations.
    elapsed time = 00:00:00, memory = 8643.20 (MB).
    Completing 20% with 8 violations.
    elapsed time = 00:00:00, memory = 8643.20 (MB).
    Completing 30% with 8 violations.
    elapsed time = 00:00:00, memory = 8643.20 (MB).
    Completing 40% with 8 violations.
    elapsed time = 00:00:00, memory = 8643.20 (MB).
    Completing 50% with 8 violations.
    elapsed time = 00:00:00, memory = 8643.20 (MB).
    Completing 60% with 8 violations.
    elapsed time = 00:00:00, memory = 8643.20 (MB).
    Completing 70% with 8 violations.
    elapsed time = 00:00:00, memory = 8643.20 (MB).
    Completing 80% with 8 violations.
    elapsed time = 00:00:00, memory = 8643.20 (MB).
    Completing 90% with 8 violations.
    elapsed time = 00:00:00, memory = 8643.20 (MB).
    Completing 100% with 8 violations.
    elapsed time = 00:00:00, memory = 8643.20 (MB).
[INFO DRT-0199]   Number of violations = 8.
Viol/Layer      metal3
Metal Spacing        2
Short                6
[INFO DRT-0267] cpu time = 00:00:01, elapsed time = 00:00:00, memory = 8643.20 (MB), peak = 9176.08 (MB)
Total wire length = 7830572 um.
Total wire length on LAYER metal1 = 0 um.
Total wire length on LAYER metal2 = 1832878 um.
Total wire length on LAYER metal3 = 2392819 um.
Total wire length on LAYER metal4 = 1330247 um.
Total wire length on LAYER metal5 = 1149399 um.
Total wire length on LAYER metal6 = 900134 um.
Total wire length on LAYER metal7 = 84779 um.
Total wire length on LAYER metal8 = 70108 um.
Total wire length on LAYER metal9 = 44188 um.
Total wire length on LAYER metal10 = 26016 um.
Total number of vias = 1973669.
Up-via summary (total 1973669):.

------------------
 active          0
 metal1     931973
 metal2     860496
 metal3     113786
 metal4      45254
 metal5      17027
 metal6       2811
 metal7       1372
 metal8        718
 metal9        232
------------------
           1973669


[INFO DRT-0195] Start 29th optimization iteration.
    Completing 10% with 8 violations.
    elapsed time = 00:00:00, memory = 8643.20 (MB).
    Completing 20% with 8 violations.
    elapsed time = 00:00:00, memory = 8643.20 (MB).
    Completing 30% with 8 violations.
    elapsed time = 00:00:00, memory = 8643.20 (MB).
    Completing 40% with 8 violations.
    elapsed time = 00:00:00, memory = 8643.20 (MB).
    Completing 50% with 8 violations.
    elapsed time = 00:00:00, memory = 8643.20 (MB).
    Completing 60% with 8 violations.
    elapsed time = 00:00:00, memory = 8643.20 (MB).
    Completing 70% with 8 violations.
    elapsed time = 00:00:00, memory = 8643.20 (MB).
    Completing 80% with 8 violations.
    elapsed time = 00:00:00, memory = 8643.20 (MB).
    Completing 90% with 8 violations.
    elapsed time = 00:00:00, memory = 8643.20 (MB).
    Completing 100% with 8 violations.
    elapsed time = 00:00:00, memory = 8643.20 (MB).
[INFO DRT-0199]   Number of violations = 8.
Viol/Layer      metal3
Metal Spacing        2
Short                6
[INFO DRT-0267] cpu time = 00:00:01, elapsed time = 00:00:00, memory = 8643.20 (MB), peak = 9176.08 (MB)
Total wire length = 7830572 um.
Total wire length on LAYER metal1 = 0 um.
Total wire length on LAYER metal2 = 1832878 um.
Total wire length on LAYER metal3 = 2392819 um.
Total wire length on LAYER metal4 = 1330247 um.
Total wire length on LAYER metal5 = 1149399 um.
Total wire length on LAYER metal6 = 900134 um.
Total wire length on LAYER metal7 = 84779 um.
Total wire length on LAYER metal8 = 70108 um.
Total wire length on LAYER metal9 = 44188 um.
Total wire length on LAYER metal10 = 26016 um.
Total number of vias = 1973669.
Up-via summary (total 1973669):.

------------------
 active          0
 metal1     931973
 metal2     860496
 metal3     113786
 metal4      45254
 metal5      17027
 metal6       2811
 metal7       1372
 metal8        718
 metal9        232
------------------
           1973669


[INFO DRT-0195] Start 30th optimization iteration.
    Completing 10% with 8 violations.
    elapsed time = 00:00:00, memory = 8643.20 (MB).
    Completing 20% with 8 violations.
    elapsed time = 00:00:00, memory = 8643.20 (MB).
    Completing 30% with 8 violations.
    elapsed time = 00:00:00, memory = 8643.20 (MB).
    Completing 40% with 8 violations.
    elapsed time = 00:00:00, memory = 8643.20 (MB).
    Completing 50% with 8 violations.
    elapsed time = 00:00:00, memory = 8643.20 (MB).
    Completing 60% with 8 violations.
    elapsed time = 00:00:00, memory = 8643.20 (MB).
    Completing 70% with 8 violations.
    elapsed time = 00:00:00, memory = 8643.20 (MB).
    Completing 80% with 8 violations.
    elapsed time = 00:00:03, memory = 8643.20 (MB).
    Completing 90% with 8 violations.
    elapsed time = 00:00:03, memory = 8643.20 (MB).
    Completing 100% with 8 violations.
    elapsed time = 00:00:03, memory = 8643.20 (MB).
[INFO DRT-0199]   Number of violations = 8.
Viol/Layer      metal3
Metal Spacing        2
Short                6
[INFO DRT-0267] cpu time = 00:00:04, elapsed time = 00:00:03, memory = 8643.20 (MB), peak = 9176.08 (MB)
Total wire length = 7830572 um.
Total wire length on LAYER metal1 = 0 um.
Total wire length on LAYER metal2 = 1832878 um.
Total wire length on LAYER metal3 = 2392819 um.
Total wire length on LAYER metal4 = 1330247 um.
Total wire length on LAYER metal5 = 1149399 um.
Total wire length on LAYER metal6 = 900134 um.
Total wire length on LAYER metal7 = 84779 um.
Total wire length on LAYER metal8 = 70108 um.
Total wire length on LAYER metal9 = 44188 um.
Total wire length on LAYER metal10 = 26016 um.
Total number of vias = 1973669.
Up-via summary (total 1973669):.

------------------
 active          0
 metal1     931973
 metal2     860496
 metal3     113786
 metal4      45254
 metal5      17027
 metal6       2811
 metal7       1372
 metal8        718
 metal9        232
------------------
           1973669


[INFO DRT-0195] Start 31st optimization iteration.
    Completing 10% with 8 violations.
    elapsed time = 00:00:00, memory = 8643.20 (MB).
    Completing 20% with 8 violations.
    elapsed time = 00:00:00, memory = 8643.20 (MB).
    Completing 30% with 4 violations.
    elapsed time = 00:00:00, memory = 8643.20 (MB).
    Completing 40% with 4 violations.
    elapsed time = 00:00:00, memory = 8643.20 (MB).
    Completing 50% with 4 violations.
    elapsed time = 00:00:00, memory = 8643.20 (MB).
    Completing 60% with 4 violations.
    elapsed time = 00:00:00, memory = 8643.20 (MB).
    Completing 70% with 4 violations.
    elapsed time = 00:00:00, memory = 8643.20 (MB).
    Completing 80% with 4 violations.
    elapsed time = 00:00:00, memory = 8643.20 (MB).
    Completing 90% with 4 violations.
    elapsed time = 00:00:00, memory = 8643.20 (MB).
    Completing 100% with 4 violations.
    elapsed time = 00:00:00, memory = 8643.20 (MB).
[INFO DRT-0199]   Number of violations = 4.
Viol/Layer      metal3
Metal Spacing        1
Short                3
[INFO DRT-0267] cpu time = 00:00:01, elapsed time = 00:00:00, memory = 8643.20 (MB), peak = 9176.08 (MB)
Total wire length = 7830572 um.
Total wire length on LAYER metal1 = 0 um.
Total wire length on LAYER metal2 = 1832878 um.
Total wire length on LAYER metal3 = 2392819 um.
Total wire length on LAYER metal4 = 1330247 um.
Total wire length on LAYER metal5 = 1149399 um.
Total wire length on LAYER metal6 = 900134 um.
Total wire length on LAYER metal7 = 84779 um.
Total wire length on LAYER metal8 = 70108 um.
Total wire length on LAYER metal9 = 44188 um.
Total wire length on LAYER metal10 = 26016 um.
Total number of vias = 1973669.
Up-via summary (total 1973669):.

------------------
 active          0
 metal1     931973
 metal2     860496
 metal3     113786
 metal4      45254
 metal5      17027
 metal6       2811
 metal7       1372
 metal8        718
 metal9        232
------------------
           1973669


[INFO DRT-0195] Start 32nd optimization iteration.
    Completing 10% with 4 violations.
    elapsed time = 00:00:00, memory = 8643.20 (MB).
    Completing 20% with 4 violations.
    elapsed time = 00:00:00, memory = 8643.20 (MB).
    Completing 30% with 4 violations.
    elapsed time = 00:00:00, memory = 8643.20 (MB).
    Completing 40% with 4 violations.
    elapsed time = 00:00:00, memory = 8643.20 (MB).
    Completing 50% with 4 violations.
    elapsed time = 00:00:00, memory = 8643.20 (MB).
    Completing 60% with 4 violations.
    elapsed time = 00:00:00, memory = 8643.20 (MB).
    Completing 70% with 4 violations.
    elapsed time = 00:00:00, memory = 8643.20 (MB).
    Completing 80% with 4 violations.
    elapsed time = 00:00:00, memory = 8643.20 (MB).
    Completing 90% with 4 violations.
    elapsed time = 00:00:00, memory = 8643.20 (MB).
    Completing 100% with 4 violations.
    elapsed time = 00:00:00, memory = 8643.20 (MB).
[INFO DRT-0199]   Number of violations = 4.
Viol/Layer      metal3
Metal Spacing        1
Short                3
[INFO DRT-0267] cpu time = 00:00:01, elapsed time = 00:00:00, memory = 8643.20 (MB), peak = 9176.08 (MB)
Total wire length = 7830572 um.
Total wire length on LAYER metal1 = 0 um.
Total wire length on LAYER metal2 = 1832878 um.
Total wire length on LAYER metal3 = 2392819 um.
Total wire length on LAYER metal4 = 1330247 um.
Total wire length on LAYER metal5 = 1149399 um.
Total wire length on LAYER metal6 = 900134 um.
Total wire length on LAYER metal7 = 84779 um.
Total wire length on LAYER metal8 = 70108 um.
Total wire length on LAYER metal9 = 44188 um.
Total wire length on LAYER metal10 = 26016 um.
Total number of vias = 1973669.
Up-via summary (total 1973669):.

------------------
 active          0
 metal1     931973
 metal2     860496
 metal3     113786
 metal4      45254
 metal5      17027
 metal6       2811
 metal7       1372
 metal8        718
 metal9        232
------------------
           1973669


[INFO DRT-0195] Start 33rd optimization iteration.
    Completing 10% with 4 violations.
    elapsed time = 00:00:00, memory = 8643.20 (MB).
    Completing 20% with 4 violations.
    elapsed time = 00:00:00, memory = 8643.20 (MB).
    Completing 30% with 4 violations.
    elapsed time = 00:00:00, memory = 8643.20 (MB).
    Completing 40% with 4 violations.
    elapsed time = 00:00:00, memory = 8643.20 (MB).
    Completing 50% with 4 violations.
    elapsed time = 00:00:00, memory = 8643.20 (MB).
    Completing 60% with 4 violations.
    elapsed time = 00:00:00, memory = 8643.20 (MB).
    Completing 70% with 4 violations.
    elapsed time = 00:00:00, memory = 8643.20 (MB).
    Completing 80% with 4 violations.
    elapsed time = 00:00:00, memory = 8643.20 (MB).
    Completing 90% with 4 violations.
    elapsed time = 00:00:01, memory = 8643.20 (MB).
    Completing 100% with 4 violations.
    elapsed time = 00:00:01, memory = 8643.20 (MB).
[INFO DRT-0199]   Number of violations = 4.
Viol/Layer      metal3
Metal Spacing        1
Short                3
[INFO DRT-0267] cpu time = 00:00:02, elapsed time = 00:00:01, memory = 8643.20 (MB), peak = 9176.08 (MB)
Total wire length = 7830572 um.
Total wire length on LAYER metal1 = 0 um.
Total wire length on LAYER metal2 = 1832878 um.
Total wire length on LAYER metal3 = 2392819 um.
Total wire length on LAYER metal4 = 1330247 um.
Total wire length on LAYER metal5 = 1149399 um.
Total wire length on LAYER metal6 = 900134 um.
Total wire length on LAYER metal7 = 84779 um.
Total wire length on LAYER metal8 = 70108 um.
Total wire length on LAYER metal9 = 44188 um.
Total wire length on LAYER metal10 = 26016 um.
Total number of vias = 1973669.
Up-via summary (total 1973669):.

------------------
 active          0
 metal1     931973
 metal2     860496
 metal3     113786
 metal4      45254
 metal5      17027
 metal6       2811
 metal7       1372
 metal8        718
 metal9        232
------------------
           1973669


[INFO DRT-0195] Start 34th optimization iteration.
    Completing 10% with 4 violations.
    elapsed time = 00:00:00, memory = 8643.20 (MB).
    Completing 20% with 4 violations.
    elapsed time = 00:00:00, memory = 8643.20 (MB).
    Completing 30% with 4 violations.
    elapsed time = 00:00:01, memory = 8643.20 (MB).
    Completing 40% with 4 violations.
    elapsed time = 00:00:01, memory = 8643.20 (MB).
    Completing 50% with 4 violations.
    elapsed time = 00:00:01, memory = 8643.20 (MB).
    Completing 60% with 4 violations.
    elapsed time = 00:00:01, memory = 8643.20 (MB).
    Completing 70% with 4 violations.
    elapsed time = 00:00:01, memory = 8643.20 (MB).
    Completing 80% with 4 violations.
    elapsed time = 00:00:01, memory = 8643.20 (MB).
    Completing 90% with 4 violations.
    elapsed time = 00:00:01, memory = 8643.20 (MB).
    Completing 100% with 4 violations.
    elapsed time = 00:00:01, memory = 8643.20 (MB).
[INFO DRT-0199]   Number of violations = 4.
Viol/Layer      metal3
Metal Spacing        1
Short                3
[INFO DRT-0267] cpu time = 00:00:02, elapsed time = 00:00:01, memory = 8643.20 (MB), peak = 9176.08 (MB)
Total wire length = 7830572 um.
Total wire length on LAYER metal1 = 0 um.
Total wire length on LAYER metal2 = 1832878 um.
Total wire length on LAYER metal3 = 2392819 um.
Total wire length on LAYER metal4 = 1330247 um.
Total wire length on LAYER metal5 = 1149399 um.
Total wire length on LAYER metal6 = 900134 um.
Total wire length on LAYER metal7 = 84779 um.
Total wire length on LAYER metal8 = 70108 um.
Total wire length on LAYER metal9 = 44188 um.
Total wire length on LAYER metal10 = 26016 um.
Total number of vias = 1973669.
Up-via summary (total 1973669):.

------------------
 active          0
 metal1     931973
 metal2     860496
 metal3     113786
 metal4      45254
 metal5      17027
 metal6       2811
 metal7       1372
 metal8        718
 metal9        232
------------------
           1973669


[INFO DRT-0195] Start 35th optimization iteration.
    Completing 10% with 4 violations.
    elapsed time = 00:00:00, memory = 8643.20 (MB).
    Completing 20% with 4 violations.
    elapsed time = 00:00:00, memory = 8643.20 (MB).
    Completing 30% with 4 violations.
    elapsed time = 00:00:01, memory = 8643.20 (MB).
    Completing 40% with 4 violations.
    elapsed time = 00:00:01, memory = 8643.20 (MB).
    Completing 50% with 4 violations.
    elapsed time = 00:00:01, memory = 8643.20 (MB).
    Completing 60% with 4 violations.
    elapsed time = 00:00:01, memory = 8643.20 (MB).
    Completing 70% with 4 violations.
    elapsed time = 00:00:01, memory = 8643.20 (MB).
    Completing 80% with 4 violations.
    elapsed time = 00:00:01, memory = 8643.20 (MB).
    Completing 90% with 4 violations.
    elapsed time = 00:00:01, memory = 8643.20 (MB).
    Completing 100% with 4 violations.
    elapsed time = 00:00:01, memory = 8643.20 (MB).
[INFO DRT-0199]   Number of violations = 4.
Viol/Layer      metal3
Metal Spacing        1
Short                3
[INFO DRT-0267] cpu time = 00:00:02, elapsed time = 00:00:01, memory = 8643.20 (MB), peak = 9176.08 (MB)
Total wire length = 7830572 um.
Total wire length on LAYER metal1 = 0 um.
Total wire length on LAYER metal2 = 1832878 um.
Total wire length on LAYER metal3 = 2392819 um.
Total wire length on LAYER metal4 = 1330247 um.
Total wire length on LAYER metal5 = 1149399 um.
Total wire length on LAYER metal6 = 900134 um.
Total wire length on LAYER metal7 = 84779 um.
Total wire length on LAYER metal8 = 70108 um.
Total wire length on LAYER metal9 = 44188 um.
Total wire length on LAYER metal10 = 26016 um.
Total number of vias = 1973669.
Up-via summary (total 1973669):.

------------------
 active          0
 metal1     931973
 metal2     860496
 metal3     113786
 metal4      45254
 metal5      17027
 metal6       2811
 metal7       1372
 metal8        718
 metal9        232
------------------
           1973669


[INFO DRT-0195] Start 36th optimization iteration.
    Completing 10% with 4 violations.
    elapsed time = 00:00:00, memory = 8643.20 (MB).
    Completing 20% with 4 violations.
    elapsed time = 00:00:00, memory = 8643.20 (MB).
    Completing 30% with 4 violations.
    elapsed time = 00:00:01, memory = 8643.20 (MB).
    Completing 40% with 4 violations.
    elapsed time = 00:00:01, memory = 8643.20 (MB).
    Completing 50% with 4 violations.
    elapsed time = 00:00:01, memory = 8643.20 (MB).
    Completing 60% with 4 violations.
    elapsed time = 00:00:01, memory = 8643.20 (MB).
    Completing 70% with 4 violations.
    elapsed time = 00:00:01, memory = 8643.20 (MB).
    Completing 80% with 4 violations.
    elapsed time = 00:00:01, memory = 8643.20 (MB).
    Completing 90% with 4 violations.
    elapsed time = 00:00:01, memory = 8643.20 (MB).
    Completing 100% with 4 violations.
    elapsed time = 00:00:01, memory = 8643.20 (MB).
[INFO DRT-0199]   Number of violations = 4.
Viol/Layer      metal3
Metal Spacing        1
Short                3
[INFO DRT-0267] cpu time = 00:00:02, elapsed time = 00:00:01, memory = 8643.20 (MB), peak = 9176.08 (MB)
Total wire length = 7830572 um.
Total wire length on LAYER metal1 = 0 um.
Total wire length on LAYER metal2 = 1832878 um.
Total wire length on LAYER metal3 = 2392819 um.
Total wire length on LAYER metal4 = 1330247 um.
Total wire length on LAYER metal5 = 1149399 um.
Total wire length on LAYER metal6 = 900134 um.
Total wire length on LAYER metal7 = 84779 um.
Total wire length on LAYER metal8 = 70108 um.
Total wire length on LAYER metal9 = 44188 um.
Total wire length on LAYER metal10 = 26016 um.
Total number of vias = 1973669.
Up-via summary (total 1973669):.

------------------
 active          0
 metal1     931973
 metal2     860496
 metal3     113786
 metal4      45254
 metal5      17027
 metal6       2811
 metal7       1372
 metal8        718
 metal9        232
------------------
           1973669


[INFO DRT-0195] Start 37th optimization iteration.
    Completing 10% with 4 violations.
    elapsed time = 00:00:00, memory = 8643.20 (MB).
    Completing 20% with 4 violations.
    elapsed time = 00:00:00, memory = 8643.20 (MB).
    Completing 30% with 4 violations.
    elapsed time = 00:00:01, memory = 8643.20 (MB).
    Completing 40% with 4 violations.
    elapsed time = 00:00:01, memory = 8643.20 (MB).
    Completing 50% with 4 violations.
    elapsed time = 00:00:01, memory = 8643.20 (MB).
    Completing 60% with 4 violations.
    elapsed time = 00:00:01, memory = 8643.20 (MB).
    Completing 70% with 4 violations.
    elapsed time = 00:00:01, memory = 8643.20 (MB).
    Completing 80% with 4 violations.
    elapsed time = 00:00:01, memory = 8643.20 (MB).
    Completing 90% with 4 violations.
    elapsed time = 00:00:01, memory = 8643.20 (MB).
    Completing 100% with 4 violations.
    elapsed time = 00:00:01, memory = 8643.20 (MB).
[INFO DRT-0199]   Number of violations = 4.
Viol/Layer      metal3
Metal Spacing        1
Short                3
[INFO DRT-0267] cpu time = 00:00:02, elapsed time = 00:00:01, memory = 8643.20 (MB), peak = 9176.08 (MB)
Total wire length = 7830572 um.
Total wire length on LAYER metal1 = 0 um.
Total wire length on LAYER metal2 = 1832878 um.
Total wire length on LAYER metal3 = 2392819 um.
Total wire length on LAYER metal4 = 1330247 um.
Total wire length on LAYER metal5 = 1149399 um.
Total wire length on LAYER metal6 = 900134 um.
Total wire length on LAYER metal7 = 84779 um.
Total wire length on LAYER metal8 = 70108 um.
Total wire length on LAYER metal9 = 44188 um.
Total wire length on LAYER metal10 = 26016 um.
Total number of vias = 1973669.
Up-via summary (total 1973669):.

------------------
 active          0
 metal1     931973
 metal2     860496
 metal3     113786
 metal4      45254
 metal5      17027
 metal6       2811
 metal7       1372
 metal8        718
 metal9        232
------------------
           1973669


[INFO DRT-0195] Start 38th optimization iteration.
    Completing 10% with 4 violations.
    elapsed time = 00:00:00, memory = 8643.20 (MB).
    Completing 20% with 4 violations.
    elapsed time = 00:00:00, memory = 8643.20 (MB).
    Completing 30% with 4 violations.
    elapsed time = 00:00:00, memory = 8643.20 (MB).
    Completing 40% with 4 violations.
    elapsed time = 00:00:00, memory = 8643.20 (MB).
    Completing 50% with 4 violations.
    elapsed time = 00:00:00, memory = 8643.20 (MB).
    Completing 60% with 4 violations.
    elapsed time = 00:00:00, memory = 8643.20 (MB).
    Completing 70% with 4 violations.
    elapsed time = 00:00:00, memory = 8643.20 (MB).
    Completing 80% with 4 violations.
    elapsed time = 00:00:00, memory = 8643.20 (MB).
    Completing 90% with 4 violations.
    elapsed time = 00:00:00, memory = 8643.20 (MB).
    Completing 100% with 4 violations.
    elapsed time = 00:00:00, memory = 8643.20 (MB).
[INFO DRT-0199]   Number of violations = 4.
Viol/Layer      metal3
Metal Spacing        1
Short                3
[INFO DRT-0267] cpu time = 00:00:01, elapsed time = 00:00:00, memory = 8643.20 (MB), peak = 9176.08 (MB)
Total wire length = 7830572 um.
Total wire length on LAYER metal1 = 0 um.
Total wire length on LAYER metal2 = 1832878 um.
Total wire length on LAYER metal3 = 2392819 um.
Total wire length on LAYER metal4 = 1330247 um.
Total wire length on LAYER metal5 = 1149399 um.
Total wire length on LAYER metal6 = 900134 um.
Total wire length on LAYER metal7 = 84779 um.
Total wire length on LAYER metal8 = 70108 um.
Total wire length on LAYER metal9 = 44188 um.
Total wire length on LAYER metal10 = 26016 um.
Total number of vias = 1973669.
Up-via summary (total 1973669):.

------------------
 active          0
 metal1     931973
 metal2     860496
 metal3     113786
 metal4      45254
 metal5      17027
 metal6       2811
 metal7       1372
 metal8        718
 metal9        232
------------------
           1973669


[INFO DRT-0195] Start 39th optimization iteration.
    Completing 10% with 4 violations.
    elapsed time = 00:00:00, memory = 8643.20 (MB).
    Completing 20% with 4 violations.
    elapsed time = 00:00:00, memory = 8643.20 (MB).
    Completing 30% with 4 violations.
    elapsed time = 00:00:00, memory = 8643.20 (MB).
    Completing 40% with 4 violations.
    elapsed time = 00:00:00, memory = 8643.20 (MB).
    Completing 50% with 4 violations.
    elapsed time = 00:00:00, memory = 8643.20 (MB).
    Completing 60% with 4 violations.
    elapsed time = 00:00:00, memory = 8643.20 (MB).
    Completing 70% with 4 violations.
    elapsed time = 00:00:00, memory = 8643.20 (MB).
    Completing 80% with 4 violations.
    elapsed time = 00:00:00, memory = 8643.20 (MB).
    Completing 90% with 4 violations.
    elapsed time = 00:00:00, memory = 8643.20 (MB).
    Completing 100% with 4 violations.
    elapsed time = 00:00:00, memory = 8643.20 (MB).
[INFO DRT-0199]   Number of violations = 4.
Viol/Layer      metal3
Metal Spacing        1
Short                3
[INFO DRT-0267] cpu time = 00:00:01, elapsed time = 00:00:00, memory = 8643.20 (MB), peak = 9176.08 (MB)
Total wire length = 7830572 um.
Total wire length on LAYER metal1 = 0 um.
Total wire length on LAYER metal2 = 1832878 um.
Total wire length on LAYER metal3 = 2392819 um.
Total wire length on LAYER metal4 = 1330247 um.
Total wire length on LAYER metal5 = 1149399 um.
Total wire length on LAYER metal6 = 900134 um.
Total wire length on LAYER metal7 = 84779 um.
Total wire length on LAYER metal8 = 70108 um.
Total wire length on LAYER metal9 = 44188 um.
Total wire length on LAYER metal10 = 26016 um.
Total number of vias = 1973669.
Up-via summary (total 1973669):.

------------------
 active          0
 metal1     931973
 metal2     860496
 metal3     113786
 metal4      45254
 metal5      17027
 metal6       2811
 metal7       1372
 metal8        718
 metal9        232
------------------
           1973669


[INFO DRT-0195] Start 40th optimization iteration.
    Completing 10% with 4 violations.
    elapsed time = 00:00:00, memory = 8643.20 (MB).
    Completing 20% with 4 violations.
    elapsed time = 00:00:00, memory = 8643.20 (MB).
    Completing 30% with 4 violations.
    elapsed time = 00:00:00, memory = 8643.20 (MB).
    Completing 40% with 4 violations.
    elapsed time = 00:00:00, memory = 8643.20 (MB).
    Completing 50% with 4 violations.
    elapsed time = 00:00:00, memory = 8643.20 (MB).
    Completing 60% with 4 violations.
    elapsed time = 00:00:00, memory = 8643.20 (MB).
    Completing 70% with 4 violations.
    elapsed time = 00:00:00, memory = 8643.20 (MB).
    Completing 80% with 4 violations.
    elapsed time = 00:00:00, memory = 8643.20 (MB).
    Completing 90% with 4 violations.
    elapsed time = 00:00:00, memory = 8643.20 (MB).
    Completing 100% with 4 violations.
    elapsed time = 00:00:00, memory = 8643.20 (MB).
[INFO DRT-0199]   Number of violations = 4.
Viol/Layer      metal3
Metal Spacing        1
Short                3
[INFO DRT-0267] cpu time = 00:00:01, elapsed time = 00:00:00, memory = 8643.20 (MB), peak = 9176.08 (MB)
Total wire length = 7830572 um.
Total wire length on LAYER metal1 = 0 um.
Total wire length on LAYER metal2 = 1832878 um.
Total wire length on LAYER metal3 = 2392819 um.
Total wire length on LAYER metal4 = 1330247 um.
Total wire length on LAYER metal5 = 1149399 um.
Total wire length on LAYER metal6 = 900134 um.
Total wire length on LAYER metal7 = 84779 um.
Total wire length on LAYER metal8 = 70108 um.
Total wire length on LAYER metal9 = 44188 um.
Total wire length on LAYER metal10 = 26016 um.
Total number of vias = 1973669.
Up-via summary (total 1973669):.

------------------
 active          0
 metal1     931973
 metal2     860496
 metal3     113786
 metal4      45254
 metal5      17027
 metal6       2811
 metal7       1372
 metal8        718
 metal9        232
------------------
           1973669


[INFO DRT-0195] Start 41st optimization iteration.
    Completing 10% with 4 violations.
    elapsed time = 00:00:00, memory = 8643.20 (MB).
    Completing 20% with 4 violations.
    elapsed time = 00:00:00, memory = 8643.20 (MB).
    Completing 30% with 4 violations.
    elapsed time = 00:00:00, memory = 8643.20 (MB).
    Completing 40% with 4 violations.
    elapsed time = 00:00:00, memory = 8643.20 (MB).
    Completing 50% with 4 violations.
    elapsed time = 00:00:00, memory = 8643.20 (MB).
    Completing 60% with 4 violations.
    elapsed time = 00:00:01, memory = 8643.20 (MB).
    Completing 70% with 4 violations.
    elapsed time = 00:00:01, memory = 8643.20 (MB).
    Completing 80% with 4 violations.
    elapsed time = 00:00:01, memory = 8643.20 (MB).
    Completing 90% with 4 violations.
    elapsed time = 00:00:01, memory = 8643.20 (MB).
    Completing 100% with 4 violations.
    elapsed time = 00:00:01, memory = 8643.20 (MB).
[INFO DRT-0199]   Number of violations = 4.
Viol/Layer      metal3
Metal Spacing        1
Short                3
[INFO DRT-0267] cpu time = 00:00:03, elapsed time = 00:00:01, memory = 8643.20 (MB), peak = 9176.08 (MB)
Total wire length = 7830572 um.
Total wire length on LAYER metal1 = 0 um.
Total wire length on LAYER metal2 = 1832878 um.
Total wire length on LAYER metal3 = 2392819 um.
Total wire length on LAYER metal4 = 1330247 um.
Total wire length on LAYER metal5 = 1149399 um.
Total wire length on LAYER metal6 = 900134 um.
Total wire length on LAYER metal7 = 84779 um.
Total wire length on LAYER metal8 = 70108 um.
Total wire length on LAYER metal9 = 44188 um.
Total wire length on LAYER metal10 = 26016 um.
Total number of vias = 1973669.
Up-via summary (total 1973669):.

------------------
 active          0
 metal1     931973
 metal2     860496
 metal3     113786
 metal4      45254
 metal5      17027
 metal6       2811
 metal7       1372
 metal8        718
 metal9        232
------------------
           1973669


[INFO DRT-0195] Start 42nd optimization iteration.
    Completing 10% with 4 violations.
    elapsed time = 00:00:00, memory = 8643.20 (MB).
    Completing 20% with 4 violations.
    elapsed time = 00:00:00, memory = 8643.20 (MB).
    Completing 30% with 4 violations.
    elapsed time = 00:00:00, memory = 8643.20 (MB).
    Completing 40% with 4 violations.
    elapsed time = 00:00:00, memory = 8643.20 (MB).
    Completing 50% with 4 violations.
    elapsed time = 00:00:00, memory = 8643.20 (MB).
    Completing 60% with 4 violations.
    elapsed time = 00:00:00, memory = 8643.20 (MB).
    Completing 70% with 4 violations.
    elapsed time = 00:00:00, memory = 8643.20 (MB).
    Completing 80% with 4 violations.
    elapsed time = 00:00:02, memory = 8643.20 (MB).
    Completing 90% with 4 violations.
    elapsed time = 00:00:02, memory = 8643.20 (MB).
    Completing 100% with 4 violations.
    elapsed time = 00:00:02, memory = 8643.20 (MB).
[INFO DRT-0199]   Number of violations = 4.
Viol/Layer      metal3
Metal Spacing        1
Short                3
[INFO DRT-0267] cpu time = 00:00:03, elapsed time = 00:00:02, memory = 8643.20 (MB), peak = 9176.08 (MB)
Total wire length = 7830572 um.
Total wire length on LAYER metal1 = 0 um.
Total wire length on LAYER metal2 = 1832878 um.
Total wire length on LAYER metal3 = 2392819 um.
Total wire length on LAYER metal4 = 1330247 um.
Total wire length on LAYER metal5 = 1149399 um.
Total wire length on LAYER metal6 = 900134 um.
Total wire length on LAYER metal7 = 84779 um.
Total wire length on LAYER metal8 = 70108 um.
Total wire length on LAYER metal9 = 44188 um.
Total wire length on LAYER metal10 = 26016 um.
Total number of vias = 1973669.
Up-via summary (total 1973669):.

------------------
 active          0
 metal1     931973
 metal2     860496
 metal3     113786
 metal4      45254
 metal5      17027
 metal6       2811
 metal7       1372
 metal8        718
 metal9        232
------------------
           1973669


[INFO DRT-0195] Start 43rd optimization iteration.
    Completing 10% with 4 violations.
    elapsed time = 00:00:00, memory = 8643.20 (MB).
    Completing 20% with 4 violations.
    elapsed time = 00:00:00, memory = 8643.20 (MB).
    Completing 30% with 4 violations.
    elapsed time = 00:00:00, memory = 8643.20 (MB).
    Completing 40% with 4 violations.
    elapsed time = 00:00:00, memory = 8643.20 (MB).
    Completing 50% with 4 violations.
    elapsed time = 00:00:00, memory = 8643.20 (MB).
    Completing 60% with 4 violations.
    elapsed time = 00:00:00, memory = 8643.20 (MB).
    Completing 70% with 4 violations.
    elapsed time = 00:00:00, memory = 8643.20 (MB).
    Completing 80% with 4 violations.
    elapsed time = 00:00:02, memory = 8643.20 (MB).
    Completing 90% with 4 violations.
    elapsed time = 00:00:02, memory = 8643.20 (MB).
    Completing 100% with 4 violations.
    elapsed time = 00:00:02, memory = 8643.20 (MB).
[INFO DRT-0199]   Number of violations = 4.
Viol/Layer      metal3
Metal Spacing        1
Short                3
[INFO DRT-0267] cpu time = 00:00:03, elapsed time = 00:00:02, memory = 8643.20 (MB), peak = 9176.08 (MB)
Total wire length = 7830572 um.
Total wire length on LAYER metal1 = 0 um.
Total wire length on LAYER metal2 = 1832878 um.
Total wire length on LAYER metal3 = 2392819 um.
Total wire length on LAYER metal4 = 1330247 um.
Total wire length on LAYER metal5 = 1149399 um.
Total wire length on LAYER metal6 = 900134 um.
Total wire length on LAYER metal7 = 84779 um.
Total wire length on LAYER metal8 = 70108 um.
Total wire length on LAYER metal9 = 44188 um.
Total wire length on LAYER metal10 = 26016 um.
Total number of vias = 1973669.
Up-via summary (total 1973669):.

------------------
 active          0
 metal1     931973
 metal2     860496
 metal3     113786
 metal4      45254
 metal5      17027
 metal6       2811
 metal7       1372
 metal8        718
 metal9        232
------------------
           1973669


[INFO DRT-0195] Start 44th optimization iteration.
    Completing 10% with 4 violations.
    elapsed time = 00:00:00, memory = 8643.20 (MB).
    Completing 20% with 4 violations.
    elapsed time = 00:00:00, memory = 8643.20 (MB).
    Completing 30% with 4 violations.
    elapsed time = 00:00:12, memory = 8643.20 (MB).
    Completing 40% with 4 violations.
    elapsed time = 00:00:12, memory = 8643.20 (MB).
    Completing 50% with 4 violations.
    elapsed time = 00:00:12, memory = 8643.20 (MB).
    Completing 60% with 4 violations.
    elapsed time = 00:00:12, memory = 8643.20 (MB).
    Completing 70% with 4 violations.
    elapsed time = 00:00:12, memory = 8643.20 (MB).
    Completing 80% with 4 violations.
    elapsed time = 00:00:12, memory = 8643.20 (MB).
    Completing 90% with 4 violations.
    elapsed time = 00:00:12, memory = 8643.20 (MB).
    Completing 100% with 4 violations.
    elapsed time = 00:00:12, memory = 8643.20 (MB).
[INFO DRT-0199]   Number of violations = 4.
Viol/Layer      metal3
Metal Spacing        1
Short                3
[INFO DRT-0267] cpu time = 00:00:13, elapsed time = 00:00:12, memory = 8643.20 (MB), peak = 9176.08 (MB)
Total wire length = 7830572 um.
Total wire length on LAYER metal1 = 0 um.
Total wire length on LAYER metal2 = 1832878 um.
Total wire length on LAYER metal3 = 2392819 um.
Total wire length on LAYER metal4 = 1330247 um.
Total wire length on LAYER metal5 = 1149399 um.
Total wire length on LAYER metal6 = 900134 um.
Total wire length on LAYER metal7 = 84779 um.
Total wire length on LAYER metal8 = 70108 um.
Total wire length on LAYER metal9 = 44188 um.
Total wire length on LAYER metal10 = 26016 um.
Total number of vias = 1973669.
Up-via summary (total 1973669):.

------------------
 active          0
 metal1     931973
 metal2     860496
 metal3     113786
 metal4      45254
 metal5      17027
 metal6       2811
 metal7       1372
 metal8        718
 metal9        232
------------------
           1973669


[INFO DRT-0195] Start 45th optimization iteration.
    Completing 10% with 4 violations.
    elapsed time = 00:00:00, memory = 8643.20 (MB).
    Completing 20% with 4 violations.
    elapsed time = 00:00:00, memory = 8643.20 (MB).
    Completing 30% with 4 violations.
    elapsed time = 00:00:00, memory = 8643.20 (MB).
    Completing 40% with 4 violations.
    elapsed time = 00:00:00, memory = 8643.20 (MB).
    Completing 50% with 4 violations.
    elapsed time = 00:00:00, memory = 8643.20 (MB).
    Completing 60% with 4 violations.
    elapsed time = 00:00:01, memory = 8643.20 (MB).
    Completing 70% with 4 violations.
    elapsed time = 00:00:01, memory = 8643.20 (MB).
    Completing 80% with 4 violations.
    elapsed time = 00:00:01, memory = 8643.20 (MB).
    Completing 90% with 4 violations.
    elapsed time = 00:00:01, memory = 8643.20 (MB).
    Completing 100% with 4 violations.
    elapsed time = 00:00:01, memory = 8643.20 (MB).
[INFO DRT-0199]   Number of violations = 4.
Viol/Layer      metal3
Metal Spacing        1
Short                3
[INFO DRT-0267] cpu time = 00:00:02, elapsed time = 00:00:01, memory = 8643.20 (MB), peak = 9176.08 (MB)
Total wire length = 7830572 um.
Total wire length on LAYER metal1 = 0 um.
Total wire length on LAYER metal2 = 1832878 um.
Total wire length on LAYER metal3 = 2392819 um.
Total wire length on LAYER metal4 = 1330247 um.
Total wire length on LAYER metal5 = 1149399 um.
Total wire length on LAYER metal6 = 900134 um.
Total wire length on LAYER metal7 = 84779 um.
Total wire length on LAYER metal8 = 70108 um.
Total wire length on LAYER metal9 = 44188 um.
Total wire length on LAYER metal10 = 26016 um.
Total number of vias = 1973669.
Up-via summary (total 1973669):.

------------------
 active          0
 metal1     931973
 metal2     860496
 metal3     113786
 metal4      45254
 metal5      17027
 metal6       2811
 metal7       1372
 metal8        718
 metal9        232
------------------
           1973669


[INFO DRT-0195] Start 46th optimization iteration.
    Completing 10% with 4 violations.
    elapsed time = 00:00:00, memory = 8643.20 (MB).
    Completing 20% with 4 violations.
    elapsed time = 00:00:00, memory = 8643.20 (MB).
    Completing 30% with 4 violations.
    elapsed time = 00:00:00, memory = 8643.20 (MB).
    Completing 40% with 4 violations.
    elapsed time = 00:00:00, memory = 8643.20 (MB).
    Completing 50% with 4 violations.
    elapsed time = 00:00:00, memory = 8643.20 (MB).
    Completing 60% with 4 violations.
    elapsed time = 00:00:01, memory = 8643.20 (MB).
    Completing 70% with 4 violations.
    elapsed time = 00:00:01, memory = 8643.20 (MB).
    Completing 80% with 4 violations.
    elapsed time = 00:00:01, memory = 8643.20 (MB).
    Completing 90% with 4 violations.
    elapsed time = 00:00:01, memory = 8643.20 (MB).
    Completing 100% with 4 violations.
    elapsed time = 00:00:01, memory = 8643.20 (MB).
[INFO DRT-0199]   Number of violations = 4.
Viol/Layer      metal3
Metal Spacing        1
Short                3
[INFO DRT-0267] cpu time = 00:00:02, elapsed time = 00:00:01, memory = 8643.20 (MB), peak = 9176.08 (MB)
Total wire length = 7830572 um.
Total wire length on LAYER metal1 = 0 um.
Total wire length on LAYER metal2 = 1832878 um.
Total wire length on LAYER metal3 = 2392819 um.
Total wire length on LAYER metal4 = 1330247 um.
Total wire length on LAYER metal5 = 1149399 um.
Total wire length on LAYER metal6 = 900134 um.
Total wire length on LAYER metal7 = 84779 um.
Total wire length on LAYER metal8 = 70108 um.
Total wire length on LAYER metal9 = 44188 um.
Total wire length on LAYER metal10 = 26016 um.
Total number of vias = 1973669.
Up-via summary (total 1973669):.

------------------
 active          0
 metal1     931973
 metal2     860496
 metal3     113786
 metal4      45254
 metal5      17027
 metal6       2811
 metal7       1372
 metal8        718
 metal9        232
------------------
           1973669


[INFO DRT-0195] Start 47th optimization iteration.
    Completing 10% with 4 violations.
    elapsed time = 00:00:00, memory = 8643.20 (MB).
    Completing 20% with 4 violations.
    elapsed time = 00:00:00, memory = 8643.20 (MB).
    Completing 30% with 4 violations.
    elapsed time = 00:00:00, memory = 8643.20 (MB).
    Completing 40% with 4 violations.
    elapsed time = 00:00:00, memory = 8643.20 (MB).
    Completing 50% with 4 violations.
    elapsed time = 00:00:00, memory = 8643.20 (MB).
    Completing 60% with 4 violations.
    elapsed time = 00:00:01, memory = 8643.20 (MB).
    Completing 70% with 4 violations.
    elapsed time = 00:00:01, memory = 8643.20 (MB).
    Completing 80% with 4 violations.
    elapsed time = 00:00:01, memory = 8643.20 (MB).
    Completing 90% with 4 violations.
    elapsed time = 00:00:01, memory = 8643.20 (MB).
    Completing 100% with 4 violations.
    elapsed time = 00:00:01, memory = 8643.20 (MB).
[INFO DRT-0199]   Number of violations = 4.
Viol/Layer      metal3
Metal Spacing        1
Short                3
[INFO DRT-0267] cpu time = 00:00:02, elapsed time = 00:00:01, memory = 8643.20 (MB), peak = 9176.08 (MB)
Total wire length = 7830572 um.
Total wire length on LAYER metal1 = 0 um.
Total wire length on LAYER metal2 = 1832878 um.
Total wire length on LAYER metal3 = 2392819 um.
Total wire length on LAYER metal4 = 1330247 um.
Total wire length on LAYER metal5 = 1149399 um.
Total wire length on LAYER metal6 = 900134 um.
Total wire length on LAYER metal7 = 84779 um.
Total wire length on LAYER metal8 = 70108 um.
Total wire length on LAYER metal9 = 44188 um.
Total wire length on LAYER metal10 = 26016 um.
Total number of vias = 1973669.
Up-via summary (total 1973669):.

------------------
 active          0
 metal1     931973
 metal2     860496
 metal3     113786
 metal4      45254
 metal5      17027
 metal6       2811
 metal7       1372
 metal8        718
 metal9        232
------------------
           1973669


[INFO DRT-0195] Start 48th optimization iteration.
    Completing 10% with 4 violations.
    elapsed time = 00:00:00, memory = 8643.20 (MB).
    Completing 20% with 4 violations.
    elapsed time = 00:00:00, memory = 8643.20 (MB).
    Completing 30% with 4 violations.
    elapsed time = 00:00:00, memory = 8643.20 (MB).
    Completing 40% with 4 violations.
    elapsed time = 00:00:00, memory = 8643.20 (MB).
    Completing 50% with 4 violations.
    elapsed time = 00:00:00, memory = 8643.20 (MB).
    Completing 60% with 4 violations.
    elapsed time = 00:00:01, memory = 8643.20 (MB).
    Completing 70% with 4 violations.
    elapsed time = 00:00:01, memory = 8643.20 (MB).
    Completing 80% with 4 violations.
    elapsed time = 00:00:01, memory = 8643.20 (MB).
    Completing 90% with 4 violations.
    elapsed time = 00:00:01, memory = 8643.20 (MB).
    Completing 100% with 4 violations.
    elapsed time = 00:00:01, memory = 8643.20 (MB).
[INFO DRT-0199]   Number of violations = 4.
Viol/Layer      metal3
Metal Spacing        1
Short                3
[INFO DRT-0267] cpu time = 00:00:02, elapsed time = 00:00:01, memory = 8643.20 (MB), peak = 9176.08 (MB)
Total wire length = 7830572 um.
Total wire length on LAYER metal1 = 0 um.
Total wire length on LAYER metal2 = 1832878 um.
Total wire length on LAYER metal3 = 2392819 um.
Total wire length on LAYER metal4 = 1330247 um.
Total wire length on LAYER metal5 = 1149399 um.
Total wire length on LAYER metal6 = 900134 um.
Total wire length on LAYER metal7 = 84779 um.
Total wire length on LAYER metal8 = 70108 um.
Total wire length on LAYER metal9 = 44188 um.
Total wire length on LAYER metal10 = 26016 um.
Total number of vias = 1973669.
Up-via summary (total 1973669):.

------------------
 active          0
 metal1     931973
 metal2     860496
 metal3     113786
 metal4      45254
 metal5      17027
 metal6       2811
 metal7       1372
 metal8        718
 metal9        232
------------------
           1973669


[INFO DRT-0195] Start 49th optimization iteration.
    Completing 10% with 4 violations.
    elapsed time = 00:00:00, memory = 8643.20 (MB).
    Completing 20% with 4 violations.
    elapsed time = 00:00:00, memory = 8643.20 (MB).
    Completing 30% with 4 violations.
    elapsed time = 00:00:00, memory = 8643.20 (MB).
    Completing 40% with 4 violations.
    elapsed time = 00:00:00, memory = 8643.20 (MB).
    Completing 50% with 4 violations.
    elapsed time = 00:00:00, memory = 8643.20 (MB).
    Completing 60% with 4 violations.
    elapsed time = 00:00:00, memory = 8643.20 (MB).
    Completing 70% with 4 violations.
    elapsed time = 00:00:00, memory = 8643.20 (MB).
    Completing 80% with 4 violations.
    elapsed time = 00:00:00, memory = 8643.20 (MB).
    Completing 90% with 4 violations.
    elapsed time = 00:00:00, memory = 8643.20 (MB).
    Completing 100% with 4 violations.
    elapsed time = 00:00:00, memory = 8643.20 (MB).
[INFO DRT-0199]   Number of violations = 4.
Viol/Layer      metal3
Metal Spacing        1
Short                3
[INFO DRT-0267] cpu time = 00:00:02, elapsed time = 00:00:00, memory = 8643.20 (MB), peak = 9176.08 (MB)
Total wire length = 7830572 um.
Total wire length on LAYER metal1 = 0 um.
Total wire length on LAYER metal2 = 1832878 um.
Total wire length on LAYER metal3 = 2392819 um.
Total wire length on LAYER metal4 = 1330247 um.
Total wire length on LAYER metal5 = 1149399 um.
Total wire length on LAYER metal6 = 900134 um.
Total wire length on LAYER metal7 = 84779 um.
Total wire length on LAYER metal8 = 70108 um.
Total wire length on LAYER metal9 = 44188 um.
Total wire length on LAYER metal10 = 26016 um.
Total number of vias = 1973669.
Up-via summary (total 1973669):.

------------------
 active          0
 metal1     931973
 metal2     860496
 metal3     113786
 metal4      45254
 metal5      17027
 metal6       2811
 metal7       1372
 metal8        718
 metal9        232
------------------
           1973669


[INFO DRT-0195] Start 50th optimization iteration.
    Completing 10% with 4 violations.
    elapsed time = 00:00:00, memory = 8643.20 (MB).
    Completing 20% with 4 violations.
    elapsed time = 00:00:00, memory = 8643.20 (MB).
    Completing 30% with 4 violations.
    elapsed time = 00:00:00, memory = 8643.20 (MB).
    Completing 40% with 4 violations.
    elapsed time = 00:00:00, memory = 8643.20 (MB).
    Completing 50% with 4 violations.
    elapsed time = 00:00:00, memory = 8643.20 (MB).
    Completing 60% with 4 violations.
    elapsed time = 00:00:00, memory = 8643.20 (MB).
    Completing 70% with 4 violations.
    elapsed time = 00:00:00, memory = 8643.20 (MB).
    Completing 80% with 4 violations.
    elapsed time = 00:00:00, memory = 8643.20 (MB).
    Completing 90% with 4 violations.
    elapsed time = 00:00:00, memory = 8643.20 (MB).
    Completing 100% with 4 violations.
    elapsed time = 00:00:04, memory = 8643.20 (MB).
[INFO DRT-0199]   Number of violations = 4.
Viol/Layer      metal3
Metal Spacing        1
Short                3
[INFO DRT-0267] cpu time = 00:00:06, elapsed time = 00:00:04, memory = 8643.20 (MB), peak = 9176.08 (MB)
Total wire length = 7830572 um.
Total wire length on LAYER metal1 = 0 um.
Total wire length on LAYER metal2 = 1832878 um.
Total wire length on LAYER metal3 = 2392819 um.
Total wire length on LAYER metal4 = 1330247 um.
Total wire length on LAYER metal5 = 1149399 um.
Total wire length on LAYER metal6 = 900134 um.
Total wire length on LAYER metal7 = 84779 um.
Total wire length on LAYER metal8 = 70108 um.
Total wire length on LAYER metal9 = 44188 um.
Total wire length on LAYER metal10 = 26016 um.
Total number of vias = 1973669.
Up-via summary (total 1973669):.

------------------
 active          0
 metal1     931973
 metal2     860496
 metal3     113786
 metal4      45254
 metal5      17027
 metal6       2811
 metal7       1372
 metal8        718
 metal9        232
------------------
           1973669


[INFO DRT-0195] Start 51st optimization iteration.
    Completing 10% with 4 violations.
    elapsed time = 00:00:00, memory = 8643.20 (MB).
    Completing 20% with 4 violations.
    elapsed time = 00:00:00, memory = 8643.20 (MB).
    Completing 30% with 4 violations.
    elapsed time = 00:00:00, memory = 8643.20 (MB).
    Completing 40% with 4 violations.
    elapsed time = 00:00:00, memory = 8643.20 (MB).
    Completing 50% with 4 violations.
    elapsed time = 00:00:00, memory = 8643.20 (MB).
    Completing 60% with 4 violations.
    elapsed time = 00:00:00, memory = 8643.20 (MB).
    Completing 70% with 4 violations.
    elapsed time = 00:00:00, memory = 8643.20 (MB).
    Completing 80% with 4 violations.
    elapsed time = 00:00:00, memory = 8643.20 (MB).
    Completing 90% with 4 violations.
    elapsed time = 00:00:00, memory = 8643.20 (MB).
    Completing 100% with 4 violations.
    elapsed time = 00:00:18, memory = 8643.20 (MB).
[INFO DRT-0199]   Number of violations = 4.
Viol/Layer      metal3
Metal Spacing        1
Short                3
[INFO DRT-0267] cpu time = 00:00:19, elapsed time = 00:00:18, memory = 8643.20 (MB), peak = 9176.08 (MB)
Total wire length = 7830572 um.
Total wire length on LAYER metal1 = 0 um.
Total wire length on LAYER metal2 = 1832878 um.
Total wire length on LAYER metal3 = 2392819 um.
Total wire length on LAYER metal4 = 1330247 um.
Total wire length on LAYER metal5 = 1149399 um.
Total wire length on LAYER metal6 = 900134 um.
Total wire length on LAYER metal7 = 84779 um.
Total wire length on LAYER metal8 = 70108 um.
Total wire length on LAYER metal9 = 44188 um.
Total wire length on LAYER metal10 = 26016 um.
Total number of vias = 1973669.
Up-via summary (total 1973669):.

------------------
 active          0
 metal1     931973
 metal2     860496
 metal3     113786
 metal4      45254
 metal5      17027
 metal6       2811
 metal7       1372
 metal8        718
 metal9        232
------------------
           1973669


[INFO DRT-0195] Start 52nd optimization iteration.
    Completing 10% with 4 violations.
    elapsed time = 00:00:00, memory = 8643.20 (MB).
    Completing 20% with 4 violations.
    elapsed time = 00:00:00, memory = 8643.20 (MB).
    Completing 30% with 4 violations.
    elapsed time = 00:00:00, memory = 8643.20 (MB).
    Completing 40% with 4 violations.
    elapsed time = 00:00:00, memory = 8643.20 (MB).
    Completing 50% with 4 violations.
    elapsed time = 00:00:00, memory = 8643.20 (MB).
    Completing 60% with 4 violations.
    elapsed time = 00:00:00, memory = 8643.20 (MB).
    Completing 70% with 4 violations.
    elapsed time = 00:00:00, memory = 8643.20 (MB).
    Completing 80% with 4 violations.
    elapsed time = 00:00:00, memory = 8643.20 (MB).
    Completing 90% with 4 violations.
    elapsed time = 00:00:00, memory = 8643.20 (MB).
    Completing 100% with 4 violations.
    elapsed time = 00:00:03, memory = 8643.20 (MB).
[INFO DRT-0199]   Number of violations = 4.
Viol/Layer      metal3
Metal Spacing        1
Short                3
[INFO DRT-0267] cpu time = 00:00:04, elapsed time = 00:00:03, memory = 8643.20 (MB), peak = 9176.08 (MB)
Total wire length = 7830572 um.
Total wire length on LAYER metal1 = 0 um.
Total wire length on LAYER metal2 = 1832878 um.
Total wire length on LAYER metal3 = 2392819 um.
Total wire length on LAYER metal4 = 1330247 um.
Total wire length on LAYER metal5 = 1149399 um.
Total wire length on LAYER metal6 = 900134 um.
Total wire length on LAYER metal7 = 84779 um.
Total wire length on LAYER metal8 = 70108 um.
Total wire length on LAYER metal9 = 44188 um.
Total wire length on LAYER metal10 = 26016 um.
Total number of vias = 1973669.
Up-via summary (total 1973669):.

------------------
 active          0
 metal1     931973
 metal2     860496
 metal3     113786
 metal4      45254
 metal5      17027
 metal6       2811
 metal7       1372
 metal8        718
 metal9        232
------------------
           1973669


[INFO DRT-0195] Start 53rd optimization iteration.
    Completing 10% with 4 violations.
    elapsed time = 00:00:00, memory = 8643.20 (MB).
    Completing 20% with 4 violations.
    elapsed time = 00:00:00, memory = 8643.20 (MB).
    Completing 30% with 4 violations.
    elapsed time = 00:00:00, memory = 8643.20 (MB).
    Completing 40% with 4 violations.
    elapsed time = 00:00:00, memory = 8643.20 (MB).
    Completing 50% with 4 violations.
    elapsed time = 00:00:00, memory = 8643.20 (MB).
    Completing 60% with 4 violations.
    elapsed time = 00:00:00, memory = 8643.20 (MB).
    Completing 70% with 4 violations.
    elapsed time = 00:00:00, memory = 8643.20 (MB).
    Completing 80% with 4 violations.
    elapsed time = 00:00:00, memory = 8643.20 (MB).
    Completing 90% with 4 violations.
    elapsed time = 00:00:00, memory = 8643.20 (MB).
    Completing 100% with 4 violations.
    elapsed time = 00:00:03, memory = 8643.20 (MB).
[INFO DRT-0199]   Number of violations = 4.
Viol/Layer      metal3
Metal Spacing        1
Short                3
[INFO DRT-0267] cpu time = 00:00:03, elapsed time = 00:00:03, memory = 8643.20 (MB), peak = 9176.08 (MB)
Total wire length = 7830572 um.
Total wire length on LAYER metal1 = 0 um.
Total wire length on LAYER metal2 = 1832878 um.
Total wire length on LAYER metal3 = 2392819 um.
Total wire length on LAYER metal4 = 1330247 um.
Total wire length on LAYER metal5 = 1149399 um.
Total wire length on LAYER metal6 = 900134 um.
Total wire length on LAYER metal7 = 84779 um.
Total wire length on LAYER metal8 = 70108 um.
Total wire length on LAYER metal9 = 44188 um.
Total wire length on LAYER metal10 = 26016 um.
Total number of vias = 1973669.
Up-via summary (total 1973669):.

------------------
 active          0
 metal1     931973
 metal2     860496
 metal3     113786
 metal4      45254
 metal5      17027
 metal6       2811
 metal7       1372
 metal8        718
 metal9        232
------------------
           1973669


[INFO DRT-0195] Start 54th optimization iteration.
    Completing 10% with 4 violations.
    elapsed time = 00:00:00, memory = 8643.20 (MB).
    Completing 20% with 4 violations.
    elapsed time = 00:00:00, memory = 8643.20 (MB).
    Completing 30% with 4 violations.
    elapsed time = 00:00:00, memory = 8643.20 (MB).
    Completing 40% with 4 violations.
    elapsed time = 00:00:00, memory = 8643.20 (MB).
    Completing 50% with 4 violations.
    elapsed time = 00:00:00, memory = 8643.20 (MB).
    Completing 60% with 4 violations.
    elapsed time = 00:00:00, memory = 8643.20 (MB).
    Completing 70% with 4 violations.
    elapsed time = 00:00:00, memory = 8643.20 (MB).
    Completing 80% with 4 violations.
    elapsed time = 00:00:00, memory = 8643.20 (MB).
    Completing 90% with 4 violations.
    elapsed time = 00:00:00, memory = 8643.20 (MB).
    Completing 100% with 4 violations.
    elapsed time = 00:00:02, memory = 8643.20 (MB).
[INFO DRT-0199]   Number of violations = 4.
Viol/Layer      metal3
Metal Spacing        1
Short                3
[INFO DRT-0267] cpu time = 00:00:03, elapsed time = 00:00:02, memory = 8643.20 (MB), peak = 9176.08 (MB)
Total wire length = 7830572 um.
Total wire length on LAYER metal1 = 0 um.
Total wire length on LAYER metal2 = 1832878 um.
Total wire length on LAYER metal3 = 2392819 um.
Total wire length on LAYER metal4 = 1330247 um.
Total wire length on LAYER metal5 = 1149399 um.
Total wire length on LAYER metal6 = 900134 um.
Total wire length on LAYER metal7 = 84779 um.
Total wire length on LAYER metal8 = 70108 um.
Total wire length on LAYER metal9 = 44188 um.
Total wire length on LAYER metal10 = 26016 um.
Total number of vias = 1973669.
Up-via summary (total 1973669):.

------------------
 active          0
 metal1     931973
 metal2     860496
 metal3     113786
 metal4      45254
 metal5      17027
 metal6       2811
 metal7       1372
 metal8        718
 metal9        232
------------------
           1973669


[INFO DRT-0195] Start 55th optimization iteration.
    Completing 10% with 4 violations.
    elapsed time = 00:00:00, memory = 8643.20 (MB).
    Completing 20% with 4 violations.
    elapsed time = 00:00:00, memory = 8643.20 (MB).
    Completing 30% with 4 violations.
    elapsed time = 00:00:00, memory = 8643.20 (MB).
    Completing 40% with 4 violations.
    elapsed time = 00:00:00, memory = 8643.20 (MB).
    Completing 50% with 4 violations.
    elapsed time = 00:00:00, memory = 8643.20 (MB).
    Completing 60% with 4 violations.
    elapsed time = 00:00:00, memory = 8643.20 (MB).
    Completing 70% with 4 violations.
    elapsed time = 00:00:00, memory = 8643.20 (MB).
    Completing 80% with 4 violations.
    elapsed time = 00:00:00, memory = 8643.20 (MB).
    Completing 90% with 4 violations.
    elapsed time = 00:00:00, memory = 8643.20 (MB).
    Completing 100% with 4 violations.
    elapsed time = 00:00:03, memory = 8643.20 (MB).
[INFO DRT-0199]   Number of violations = 4.
Viol/Layer      metal3
Metal Spacing        1
Short                3
[INFO DRT-0267] cpu time = 00:00:05, elapsed time = 00:00:03, memory = 8643.20 (MB), peak = 9176.08 (MB)
Total wire length = 7830572 um.
Total wire length on LAYER metal1 = 0 um.
Total wire length on LAYER metal2 = 1832878 um.
Total wire length on LAYER metal3 = 2392819 um.
Total wire length on LAYER metal4 = 1330247 um.
Total wire length on LAYER metal5 = 1149399 um.
Total wire length on LAYER metal6 = 900134 um.
Total wire length on LAYER metal7 = 84779 um.
Total wire length on LAYER metal8 = 70108 um.
Total wire length on LAYER metal9 = 44188 um.
Total wire length on LAYER metal10 = 26016 um.
Total number of vias = 1973669.
Up-via summary (total 1973669):.

------------------
 active          0
 metal1     931973
 metal2     860496
 metal3     113786
 metal4      45254
 metal5      17027
 metal6       2811
 metal7       1372
 metal8        718
 metal9        232
------------------
           1973669


[INFO DRT-0195] Start 56th optimization iteration.
    Completing 10% with 4 violations.
    elapsed time = 00:00:00, memory = 8643.20 (MB).
    Completing 20% with 4 violations.
    elapsed time = 00:00:00, memory = 8643.20 (MB).
    Completing 30% with 4 violations.
    elapsed time = 00:00:00, memory = 8643.20 (MB).
    Completing 40% with 4 violations.
    elapsed time = 00:00:00, memory = 8643.20 (MB).
    Completing 50% with 4 violations.
    elapsed time = 00:00:00, memory = 8643.20 (MB).
    Completing 60% with 4 violations.
    elapsed time = 00:00:00, memory = 8643.20 (MB).
    Completing 70% with 4 violations.
    elapsed time = 00:00:00, memory = 8643.20 (MB).
    Completing 80% with 4 violations.
    elapsed time = 00:00:03, memory = 8643.20 (MB).
    Completing 90% with 4 violations.
    elapsed time = 00:00:03, memory = 8643.20 (MB).
    Completing 100% with 4 violations.
    elapsed time = 00:00:03, memory = 8643.20 (MB).
[INFO DRT-0199]   Number of violations = 4.
Viol/Layer      metal3
Metal Spacing        1
Short                3
[INFO DRT-0267] cpu time = 00:00:04, elapsed time = 00:00:03, memory = 8643.20 (MB), peak = 9176.08 (MB)
Total wire length = 7830572 um.
Total wire length on LAYER metal1 = 0 um.
Total wire length on LAYER metal2 = 1832878 um.
Total wire length on LAYER metal3 = 2392819 um.
Total wire length on LAYER metal4 = 1330247 um.
Total wire length on LAYER metal5 = 1149399 um.
Total wire length on LAYER metal6 = 900134 um.
Total wire length on LAYER metal7 = 84779 um.
Total wire length on LAYER metal8 = 70108 um.
Total wire length on LAYER metal9 = 44188 um.
Total wire length on LAYER metal10 = 26016 um.
Total number of vias = 1973669.
Up-via summary (total 1973669):.

------------------
 active          0
 metal1     931973
 metal2     860496
 metal3     113786
 metal4      45254
 metal5      17027
 metal6       2811
 metal7       1372
 metal8        718
 metal9        232
------------------
           1973669


[INFO DRT-0195] Start 57th optimization iteration.
    Completing 10% with 4 violations.
    elapsed time = 00:00:00, memory = 8643.20 (MB).
    Completing 20% with 4 violations.
    elapsed time = 00:00:00, memory = 8643.20 (MB).
    Completing 30% with 4 violations.
    elapsed time = 00:00:00, memory = 8643.20 (MB).
    Completing 40% with 4 violations.
    elapsed time = 00:00:00, memory = 8643.20 (MB).
    Completing 50% with 4 violations.
    elapsed time = 00:00:00, memory = 8643.20 (MB).
    Completing 60% with 4 violations.
    elapsed time = 00:00:01, memory = 8643.20 (MB).
    Completing 70% with 4 violations.
    elapsed time = 00:00:01, memory = 8643.20 (MB).
    Completing 80% with 4 violations.
    elapsed time = 00:00:01, memory = 8643.20 (MB).
    Completing 90% with 4 violations.
    elapsed time = 00:00:01, memory = 8643.20 (MB).
    Completing 100% with 4 violations.
    elapsed time = 00:00:01, memory = 8643.20 (MB).
[INFO DRT-0199]   Number of violations = 4.
Viol/Layer      metal3
Metal Spacing        1
Short                3
[INFO DRT-0267] cpu time = 00:00:02, elapsed time = 00:00:01, memory = 8643.20 (MB), peak = 9176.08 (MB)
Total wire length = 7830572 um.
Total wire length on LAYER metal1 = 0 um.
Total wire length on LAYER metal2 = 1832878 um.
Total wire length on LAYER metal3 = 2392819 um.
Total wire length on LAYER metal4 = 1330247 um.
Total wire length on LAYER metal5 = 1149399 um.
Total wire length on LAYER metal6 = 900134 um.
Total wire length on LAYER metal7 = 84779 um.
Total wire length on LAYER metal8 = 70108 um.
Total wire length on LAYER metal9 = 44188 um.
Total wire length on LAYER metal10 = 26016 um.
Total number of vias = 1973669.
Up-via summary (total 1973669):.

------------------
 active          0
 metal1     931973
 metal2     860496
 metal3     113786
 metal4      45254
 metal5      17027
 metal6       2811
 metal7       1372
 metal8        718
 metal9        232
------------------
           1973669


[INFO DRT-0195] Start 58th optimization iteration.
    Completing 10% with 4 violations.
    elapsed time = 00:00:00, memory = 8643.20 (MB).
    Completing 20% with 4 violations.
    elapsed time = 00:00:00, memory = 8643.20 (MB).
    Completing 30% with 4 violations.
    elapsed time = 00:00:00, memory = 8643.20 (MB).
    Completing 40% with 4 violations.
    elapsed time = 00:00:00, memory = 8643.20 (MB).
    Completing 50% with 4 violations.
    elapsed time = 00:00:00, memory = 8643.20 (MB).
    Completing 60% with 4 violations.
    elapsed time = 00:00:00, memory = 8643.20 (MB).
    Completing 70% with 4 violations.
    elapsed time = 00:00:00, memory = 8643.20 (MB).
    Completing 80% with 4 violations.
    elapsed time = 00:00:00, memory = 8643.20 (MB).
    Completing 90% with 4 violations.
    elapsed time = 00:00:00, memory = 8643.20 (MB).
    Completing 100% with 4 violations.
    elapsed time = 00:03:54, memory = 8643.20 (MB).
[INFO DRT-0199]   Number of violations = 4.
Viol/Layer      metal3
Metal Spacing        1
Short                3
[INFO DRT-0267] cpu time = 00:03:55, elapsed time = 00:03:54, memory = 8643.20 (MB), peak = 9176.08 (MB)
Total wire length = 7830572 um.
Total wire length on LAYER metal1 = 0 um.
Total wire length on LAYER metal2 = 1832878 um.
Total wire length on LAYER metal3 = 2392819 um.
Total wire length on LAYER metal4 = 1330247 um.
Total wire length on LAYER metal5 = 1149399 um.
Total wire length on LAYER metal6 = 900134 um.
Total wire length on LAYER metal7 = 84779 um.
Total wire length on LAYER metal8 = 70108 um.
Total wire length on LAYER metal9 = 44188 um.
Total wire length on LAYER metal10 = 26016 um.
Total number of vias = 1973669.
Up-via summary (total 1973669):.

------------------
 active          0
 metal1     931973
 metal2     860496
 metal3     113786
 metal4      45254
 metal5      17027
 metal6       2811
 metal7       1372
 metal8        718
 metal9        232
------------------
           1973669


[INFO DRT-0195] Start 59th optimization iteration.
    Completing 10% with 4 violations.
    elapsed time = 00:00:00, memory = 8643.20 (MB).
    Completing 20% with 4 violations.
    elapsed time = 00:00:00, memory = 8643.20 (MB).
    Completing 30% with 4 violations.
    elapsed time = 00:00:00, memory = 8643.20 (MB).
    Completing 40% with 4 violations.
    elapsed time = 00:00:00, memory = 8643.20 (MB).
    Completing 50% with 4 violations.
    elapsed time = 00:00:00, memory = 8643.20 (MB).
    Completing 60% with 4 violations.
    elapsed time = 00:00:00, memory = 8643.20 (MB).
    Completing 70% with 4 violations.
    elapsed time = 00:00:00, memory = 8643.20 (MB).
    Completing 80% with 4 violations.
    elapsed time = 00:00:00, memory = 8643.20 (MB).
    Completing 90% with 4 violations.
    elapsed time = 00:00:00, memory = 8643.20 (MB).
    Completing 100% with 4 violations.
    elapsed time = 00:00:16, memory = 8643.20 (MB).
[INFO DRT-0199]   Number of violations = 4.
Viol/Layer      metal3
Metal Spacing        1
Short                3
[INFO DRT-0267] cpu time = 00:00:17, elapsed time = 00:00:16, memory = 8643.20 (MB), peak = 9176.08 (MB)
Total wire length = 7830572 um.
Total wire length on LAYER metal1 = 0 um.
Total wire length on LAYER metal2 = 1832878 um.
Total wire length on LAYER metal3 = 2392819 um.
Total wire length on LAYER metal4 = 1330247 um.
Total wire length on LAYER metal5 = 1149399 um.
Total wire length on LAYER metal6 = 900134 um.
Total wire length on LAYER metal7 = 84779 um.
Total wire length on LAYER metal8 = 70108 um.
Total wire length on LAYER metal9 = 44188 um.
Total wire length on LAYER metal10 = 26016 um.
Total number of vias = 1973669.
Up-via summary (total 1973669):.

------------------
 active          0
 metal1     931973
 metal2     860496
 metal3     113786
 metal4      45254
 metal5      17027
 metal6       2811
 metal7       1372
 metal8        718
 metal9        232
------------------
           1973669


[INFO DRT-0195] Start 60th optimization iteration.
    Completing 10% with 4 violations.
    elapsed time = 00:00:00, memory = 8643.20 (MB).
    Completing 20% with 4 violations.
    elapsed time = 00:00:00, memory = 8643.20 (MB).
    Completing 30% with 4 violations.
    elapsed time = 00:00:00, memory = 8643.20 (MB).
    Completing 40% with 4 violations.
    elapsed time = 00:00:00, memory = 8643.20 (MB).
    Completing 50% with 4 violations.
    elapsed time = 00:00:00, memory = 8643.20 (MB).
    Completing 60% with 4 violations.
    elapsed time = 00:00:00, memory = 8643.20 (MB).
    Completing 70% with 4 violations.
    elapsed time = 00:00:00, memory = 8643.20 (MB).
    Completing 80% with 4 violations.
    elapsed time = 00:00:00, memory = 8643.20 (MB).
    Completing 90% with 4 violations.
    elapsed time = 00:00:00, memory = 8643.20 (MB).
    Completing 100% with 4 violations.
    elapsed time = 00:00:14, memory = 8643.20 (MB).
[INFO DRT-0199]   Number of violations = 4.
Viol/Layer      metal3
Metal Spacing        1
Short                3
[INFO DRT-0267] cpu time = 00:00:15, elapsed time = 00:00:14, memory = 8643.20 (MB), peak = 9176.08 (MB)
Total wire length = 7830572 um.
Total wire length on LAYER metal1 = 0 um.
Total wire length on LAYER metal2 = 1832878 um.
Total wire length on LAYER metal3 = 2392819 um.
Total wire length on LAYER metal4 = 1330247 um.
Total wire length on LAYER metal5 = 1149399 um.
Total wire length on LAYER metal6 = 900134 um.
Total wire length on LAYER metal7 = 84779 um.
Total wire length on LAYER metal8 = 70108 um.
Total wire length on LAYER metal9 = 44188 um.
Total wire length on LAYER metal10 = 26016 um.
Total number of vias = 1973669.
Up-via summary (total 1973669):.

------------------
 active          0
 metal1     931973
 metal2     860496
 metal3     113786
 metal4      45254
 metal5      17027
 metal6       2811
 metal7       1372
 metal8        718
 metal9        232
------------------
           1973669


[INFO DRT-0195] Start 61st optimization iteration.
    Completing 10% with 4 violations.
    elapsed time = 00:00:00, memory = 8643.20 (MB).
    Completing 20% with 4 violations.
    elapsed time = 00:00:00, memory = 8643.20 (MB).
    Completing 30% with 4 violations.
    elapsed time = 00:00:00, memory = 8643.20 (MB).
    Completing 40% with 4 violations.
    elapsed time = 00:00:00, memory = 8643.20 (MB).
    Completing 50% with 4 violations.
    elapsed time = 00:00:00, memory = 8643.20 (MB).
    Completing 60% with 4 violations.
    elapsed time = 00:00:00, memory = 8643.20 (MB).
    Completing 70% with 4 violations.
    elapsed time = 00:00:10, memory = 8643.20 (MB).
    Completing 80% with 4 violations.
    elapsed time = 00:00:10, memory = 8643.20 (MB).
    Completing 90% with 4 violations.
    elapsed time = 00:00:10, memory = 8643.20 (MB).
    Completing 100% with 4 violations.
    elapsed time = 00:00:10, memory = 8643.20 (MB).
[INFO DRT-0199]   Number of violations = 4.
Viol/Layer      metal3
Metal Spacing        1
Short                3
[INFO DRT-0267] cpu time = 00:00:12, elapsed time = 00:00:10, memory = 8643.20 (MB), peak = 9176.08 (MB)
Total wire length = 7830572 um.
Total wire length on LAYER metal1 = 0 um.
Total wire length on LAYER metal2 = 1832878 um.
Total wire length on LAYER metal3 = 2392819 um.
Total wire length on LAYER metal4 = 1330247 um.
Total wire length on LAYER metal5 = 1149399 um.
Total wire length on LAYER metal6 = 900134 um.
Total wire length on LAYER metal7 = 84779 um.
Total wire length on LAYER metal8 = 70108 um.
Total wire length on LAYER metal9 = 44188 um.
Total wire length on LAYER metal10 = 26016 um.
Total number of vias = 1973669.
Up-via summary (total 1973669):.

------------------
 active          0
 metal1     931973
 metal2     860496
 metal3     113786
 metal4      45254
 metal5      17027
 metal6       2811
 metal7       1372
 metal8        718
 metal9        232
------------------
           1973669


[INFO DRT-0195] Start 62nd optimization iteration.
    Completing 10% with 4 violations.
    elapsed time = 00:00:00, memory = 8643.20 (MB).
    Completing 20% with 4 violations.
    elapsed time = 00:00:00, memory = 8643.20 (MB).
    Completing 30% with 4 violations.
    elapsed time = 00:00:00, memory = 8643.20 (MB).
    Completing 40% with 4 violations.
    elapsed time = 00:00:00, memory = 8643.20 (MB).
    Completing 50% with 4 violations.
    elapsed time = 00:00:00, memory = 8643.20 (MB).
    Completing 60% with 4 violations.
    elapsed time = 00:00:00, memory = 8643.20 (MB).
    Completing 70% with 4 violations.
    elapsed time = 00:00:09, memory = 8643.20 (MB).
    Completing 80% with 4 violations.
    elapsed time = 00:00:09, memory = 8643.20 (MB).
    Completing 90% with 4 violations.
    elapsed time = 00:00:09, memory = 8643.20 (MB).
    Completing 100% with 4 violations.
    elapsed time = 00:00:09, memory = 8643.20 (MB).
[INFO DRT-0199]   Number of violations = 4.
Viol/Layer      metal3
Metal Spacing        1
Short                3
[INFO DRT-0267] cpu time = 00:00:10, elapsed time = 00:00:09, memory = 8643.20 (MB), peak = 9176.08 (MB)
Total wire length = 7830572 um.
Total wire length on LAYER metal1 = 0 um.
Total wire length on LAYER metal2 = 1832878 um.
Total wire length on LAYER metal3 = 2392819 um.
Total wire length on LAYER metal4 = 1330247 um.
Total wire length on LAYER metal5 = 1149399 um.
Total wire length on LAYER metal6 = 900134 um.
Total wire length on LAYER metal7 = 84779 um.
Total wire length on LAYER metal8 = 70108 um.
Total wire length on LAYER metal9 = 44188 um.
Total wire length on LAYER metal10 = 26016 um.
Total number of vias = 1973669.
Up-via summary (total 1973669):.

------------------
 active          0
 metal1     931973
 metal2     860496
 metal3     113786
 metal4      45254
 metal5      17027
 metal6       2811
 metal7       1372
 metal8        718
 metal9        232
------------------
           1973669


[INFO DRT-0195] Start 63rd optimization iteration.
    Completing 10% with 4 violations.
    elapsed time = 00:00:00, memory = 8643.20 (MB).
    Completing 20% with 4 violations.
    elapsed time = 00:00:00, memory = 8643.20 (MB).
    Completing 30% with 4 violations.
    elapsed time = 00:00:00, memory = 8643.20 (MB).
    Completing 40% with 4 violations.
    elapsed time = 00:00:00, memory = 8643.20 (MB).
    Completing 50% with 4 violations.
    elapsed time = 00:00:00, memory = 8643.20 (MB).
    Completing 60% with 4 violations.
    elapsed time = 00:00:00, memory = 8643.20 (MB).
    Completing 70% with 4 violations.
    elapsed time = 00:00:08, memory = 8643.20 (MB).
    Completing 80% with 4 violations.
    elapsed time = 00:00:08, memory = 8643.20 (MB).
    Completing 90% with 4 violations.
    elapsed time = 00:00:08, memory = 8643.20 (MB).
    Completing 100% with 4 violations.
    elapsed time = 00:00:08, memory = 8643.20 (MB).
[INFO DRT-0199]   Number of violations = 4.
Viol/Layer      metal3
Metal Spacing        1
Short                3
[INFO DRT-0267] cpu time = 00:00:09, elapsed time = 00:00:08, memory = 8643.20 (MB), peak = 9176.08 (MB)
Total wire length = 7830572 um.
Total wire length on LAYER metal1 = 0 um.
Total wire length on LAYER metal2 = 1832878 um.
Total wire length on LAYER metal3 = 2392819 um.
Total wire length on LAYER metal4 = 1330247 um.
Total wire length on LAYER metal5 = 1149399 um.
Total wire length on LAYER metal6 = 900134 um.
Total wire length on LAYER metal7 = 84779 um.
Total wire length on LAYER metal8 = 70108 um.
Total wire length on LAYER metal9 = 44188 um.
Total wire length on LAYER metal10 = 26016 um.
Total number of vias = 1973669.
Up-via summary (total 1973669):.

------------------
 active          0
 metal1     931973
 metal2     860496
 metal3     113786
 metal4      45254
 metal5      17027
 metal6       2811
 metal7       1372
 metal8        718
 metal9        232
------------------
           1973669


[INFO DRT-0195] Start 64th optimization iteration.
    Completing 10% with 4 violations.
    elapsed time = 00:00:00, memory = 8643.20 (MB).
    Completing 20% with 4 violations.
    elapsed time = 00:00:00, memory = 8643.20 (MB).
    Completing 30% with 4 violations.
    elapsed time = 00:00:00, memory = 8643.20 (MB).
    Completing 40% with 4 violations.
    elapsed time = 00:00:00, memory = 8643.20 (MB).
    Completing 50% with 4 violations.
    elapsed time = 00:00:00, memory = 8643.20 (MB).
    Completing 60% with 4 violations.
    elapsed time = 00:00:00, memory = 8643.20 (MB).
    Completing 70% with 4 violations.
    elapsed time = 00:00:07, memory = 8643.20 (MB).
    Completing 80% with 4 violations.
    elapsed time = 00:00:07, memory = 8643.20 (MB).
    Completing 90% with 4 violations.
    elapsed time = 00:00:07, memory = 8643.20 (MB).
    Completing 100% with 4 violations.
    elapsed time = 00:00:07, memory = 8643.20 (MB).
[INFO DRT-0199]   Number of violations = 4.
Viol/Layer      metal3
Metal Spacing        1
Short                3
[INFO DRT-0267] cpu time = 00:00:08, elapsed time = 00:00:07, memory = 8643.20 (MB), peak = 9176.08 (MB)
Total wire length = 7830572 um.
Total wire length on LAYER metal1 = 0 um.
Total wire length on LAYER metal2 = 1832878 um.
Total wire length on LAYER metal3 = 2392819 um.
Total wire length on LAYER metal4 = 1330247 um.
Total wire length on LAYER metal5 = 1149399 um.
Total wire length on LAYER metal6 = 900134 um.
Total wire length on LAYER metal7 = 84779 um.
Total wire length on LAYER metal8 = 70108 um.
Total wire length on LAYER metal9 = 44188 um.
Total wire length on LAYER metal10 = 26016 um.
Total number of vias = 1973669.
Up-via summary (total 1973669):.

------------------
 active          0
 metal1     931973
 metal2     860496
 metal3     113786
 metal4      45254
 metal5      17027
 metal6       2811
 metal7       1372
 metal8        718
 metal9        232
------------------
           1973669


[INFO DRT-0198] Complete detail routing.
Total wire length = 7830572 um.
Total wire length on LAYER metal1 = 0 um.
Total wire length on LAYER metal2 = 1832878 um.
Total wire length on LAYER metal3 = 2392819 um.
Total wire length on LAYER metal4 = 1330247 um.
Total wire length on LAYER metal5 = 1149399 um.
Total wire length on LAYER metal6 = 900134 um.
Total wire length on LAYER metal7 = 84779 um.
Total wire length on LAYER metal8 = 70108 um.
Total wire length on LAYER metal9 = 44188 um.
Total wire length on LAYER metal10 = 26016 um.
Total number of vias = 1973669.
Up-via summary (total 1973669):.

------------------
 active          0
 metal1     931973
 metal2     860496
 metal3     113786
 metal4      45254
 metal5      17027
 metal6       2811
 metal7       1372
 metal8        718
 metal9        232
------------------
           1973669


[INFO DRT-0267] cpu time = 05:34:53, elapsed time = 00:32:29, memory = 8643.20 (MB), peak = 9176.08 (MB)

[INFO DRT-0180] Post processing.
Elapsed time: 34:57.09[h:]min:sec. CPU time: user 21637.36 sys 6.08 (1032%). Peak memory: 9396308KB.
