

================================================================
== Vitis HLS Report for 'PE_wrapper_12_0_x2'
================================================================
* Date:           Sun Sep 18 12:38:26 2022

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)
* Project:        top
* Solution:       solution (Vitis Kernel Flow Target)
* Product family: virtexuplus
* Target device:  xcu250-figd2104-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.33 ns|  4.166 ns|     0.90 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+---------+---------+---------+
    |  Latency (cycles) |  Latency (absolute) |      Interval     | Pipeline|
    |   min   |   max   |    min   |    max   |   min   |   max   |   Type  |
    +---------+---------+----------+----------+---------+---------+---------+
    |  2196610|  2196610|  9.151 ms|  9.151 ms|  2196610|  2196610|     none|
    +---------+---------+----------+----------+---------+---------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------------------------------------------------------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |                                                                                 |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip |          |
        |                                    Loop Name                                    |   min   |   max   |  Latency |  achieved |   target  | Count | Pipelined|
        +---------------------------------------------------------------------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |- PE_wrapper_12_0_x2_loop_1                                                      |     1152|     1152|        18|          -|          -|     64|        no|
        | + PE_wrapper_12_0_x2_loop_2                                                     |       16|       16|         1|          -|          -|     16|        no|
        |- PE_wrapper_12_0_x2_loop_3_PE_wrapper_12_0_x2_loop_4_PE_wrapper_12_0_x2_loop_5  |  2195456|  2195456|        67|          -|          -|  32768|        no|
        | + PE_wrapper_12_0_x2_loop_6                                                     |        8|        8|         1|          1|          1|      8|       yes|
        | + PE_wrapper_12_0_x2_loop_7                                                     |        8|        8|         1|          1|          1|      8|       yes|
        | + PE_wrapper_12_0_x2_loop_8                                                     |       38|       38|        11|          4|          4|      8|       yes|
        +---------------------------------------------------------------------------------+---------+---------+----------+-----------+-----------+-------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 1
  * Pipeline-1: initiation interval (II) = 1, depth = 1
  * Pipeline-2: initiation interval (II) = 4, depth = 11


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 26
* Pipeline : 3
  Pipeline-0 : II = 1, D = 1, States = { 6 }
  Pipeline-1 : II = 1, D = 1, States = { 8 }
  Pipeline-2 : II = 4, D = 11, States = { 11 12 13 14 15 16 17 18 19 20 21 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 4 
3 --> 3 2 
4 --> 5 
5 --> 6 
6 --> 7 6 
7 --> 8 
8 --> 9 8 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 22 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 11 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 4 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.38>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %fifo_C_drain_PE_12_0_x295, void @empty_272, i32 0, i32 0, void @empty_822, i32 0, i32 0, void @empty_822, void @empty_822, void @empty_822, i32 0, i32 0, i32 0, i32 0, void @empty_822, void @empty_822"   --->   Operation 27 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %fifo_B_PE_13_0_x268, void @empty_272, i32 0, i32 0, void @empty_822, i32 0, i32 0, void @empty_822, void @empty_822, void @empty_822, i32 0, i32 0, i32 0, i32 0, void @empty_822, void @empty_822"   --->   Operation 28 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %fifo_B_PE_12_0_x267, void @empty_272, i32 0, i32 0, void @empty_822, i32 0, i32 0, void @empty_822, void @empty_822, void @empty_822, i32 0, i32 0, i32 0, i32 0, void @empty_822, void @empty_822"   --->   Operation 29 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %fifo_A_PE_12_1_x253, void @empty_272, i32 0, i32 0, void @empty_822, i32 0, i32 0, void @empty_822, void @empty_822, void @empty_822, i32 0, i32 0, i32 0, i32 0, void @empty_822, void @empty_822"   --->   Operation 30 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %fifo_A_PE_12_0_x252, void @empty_272, i32 0, i32 0, void @empty_822, i32 0, i32 0, void @empty_822, void @empty_822, void @empty_822, i32 0, i32 0, i32 0, i32 0, void @empty_822, void @empty_822"   --->   Operation 31 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%local_A_0 = alloca i64 1" [./dut.cpp:13772]   --->   Operation 32 'alloca' 'local_A_0' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%local_B_0 = alloca i64 1" [./dut.cpp:13773]   --->   Operation 33 'alloca' 'local_B_0' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%local_C = alloca i64 1" [./dut.cpp:13774]   --->   Operation 34 'alloca' 'local_C' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%specmemcore_ln13774 = specmemcore void @_ssdm_op_SpecMemCore, i32 %local_C, i64 666, i64 22, i64 18446744073709551615" [./dut.cpp:13774]   --->   Operation 35 'specmemcore' 'specmemcore_ln13774' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%specmemcore_ln13775 = specmemcore void @_ssdm_op_SpecMemCore, i32 %local_C, i64 666, i64 22, i64 18446744073709551615" [./dut.cpp:13775]   --->   Operation 36 'specmemcore' 'specmemcore_ln13775' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.38ns)   --->   "%br_ln13782 = br void" [./dut.cpp:13782]   --->   Operation 37 'br' 'br_ln13782' <Predicate = true> <Delay = 0.38>

State 2 <SV = 1> <Delay = 0.70>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%c6_V = phi i7 %add_ln691, void, i7 0, void"   --->   Operation 38 'phi' 'c6_V' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (0.70ns)   --->   "%add_ln691 = add i7 %c6_V, i7 1"   --->   Operation 39 'add' 'add_ln691' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%zext_ln890 = zext i7 %c6_V"   --->   Operation 40 'zext' 'zext_ln890' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (0.59ns)   --->   "%icmp_ln890 = icmp_eq  i7 %c6_V, i7 64"   --->   Operation 41 'icmp' 'icmp_ln890' <Predicate = true> <Delay = 0.59> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 64, i64 64, i64 64"   --->   Operation 42 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%br_ln13782 = br i1 %icmp_ln890, void %.split42, void" [./dut.cpp:13782]   --->   Operation 43 'br' 'br_ln13782' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%specloopname_ln13782 = specloopname void @_ssdm_op_SpecLoopName, void @empty_795" [./dut.cpp:13782]   --->   Operation 44 'specloopname' 'specloopname_ln13782' <Predicate = (!icmp_ln890)> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (0.38ns)   --->   "%br_ln13784 = br void" [./dut.cpp:13784]   --->   Operation 45 'br' 'br_ln13784' <Predicate = (!icmp_ln890)> <Delay = 0.38>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%local_B_0_addr = getelementptr i32 %local_B_0, i64 0, i64 7"   --->   Operation 46 'getelementptr' 'local_B_0_addr' <Predicate = (icmp_ln890)> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%local_B_0_addr_172 = getelementptr i32 %local_B_0, i64 0, i64 6"   --->   Operation 47 'getelementptr' 'local_B_0_addr_172' <Predicate = (icmp_ln890)> <Delay = 0.00>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "%local_B_0_addr_173 = getelementptr i32 %local_B_0, i64 0, i64 5"   --->   Operation 48 'getelementptr' 'local_B_0_addr_173' <Predicate = (icmp_ln890)> <Delay = 0.00>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "%local_B_0_addr_174 = getelementptr i32 %local_B_0, i64 0, i64 4"   --->   Operation 49 'getelementptr' 'local_B_0_addr_174' <Predicate = (icmp_ln890)> <Delay = 0.00>
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "%local_B_0_addr_175 = getelementptr i32 %local_B_0, i64 0, i64 3"   --->   Operation 50 'getelementptr' 'local_B_0_addr_175' <Predicate = (icmp_ln890)> <Delay = 0.00>
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "%local_B_0_addr_176 = getelementptr i32 %local_B_0, i64 0, i64 2"   --->   Operation 51 'getelementptr' 'local_B_0_addr_176' <Predicate = (icmp_ln890)> <Delay = 0.00>
ST_2 : Operation 52 [1/1] (0.00ns)   --->   "%local_B_0_addr_177 = getelementptr i32 %local_B_0, i64 0, i64 1"   --->   Operation 52 'getelementptr' 'local_B_0_addr_177' <Predicate = (icmp_ln890)> <Delay = 0.00>
ST_2 : Operation 53 [1/1] (0.00ns)   --->   "%local_B_0_addr_178 = getelementptr i32 %local_B_0, i64 0, i64 0"   --->   Operation 53 'getelementptr' 'local_B_0_addr_178' <Predicate = (icmp_ln890)> <Delay = 0.00>
ST_2 : Operation 54 [1/1] (0.00ns)   --->   "%local_A_0_addr = getelementptr i32 %local_A_0, i64 0, i64 7"   --->   Operation 54 'getelementptr' 'local_A_0_addr' <Predicate = (icmp_ln890)> <Delay = 0.00>
ST_2 : Operation 55 [1/1] (0.00ns)   --->   "%local_A_0_addr_172 = getelementptr i32 %local_A_0, i64 0, i64 6"   --->   Operation 55 'getelementptr' 'local_A_0_addr_172' <Predicate = (icmp_ln890)> <Delay = 0.00>
ST_2 : Operation 56 [1/1] (0.00ns)   --->   "%local_A_0_addr_173 = getelementptr i32 %local_A_0, i64 0, i64 5"   --->   Operation 56 'getelementptr' 'local_A_0_addr_173' <Predicate = (icmp_ln890)> <Delay = 0.00>
ST_2 : Operation 57 [1/1] (0.00ns)   --->   "%local_A_0_addr_174 = getelementptr i32 %local_A_0, i64 0, i64 4"   --->   Operation 57 'getelementptr' 'local_A_0_addr_174' <Predicate = (icmp_ln890)> <Delay = 0.00>
ST_2 : Operation 58 [1/1] (0.00ns)   --->   "%local_A_0_addr_175 = getelementptr i32 %local_A_0, i64 0, i64 3"   --->   Operation 58 'getelementptr' 'local_A_0_addr_175' <Predicate = (icmp_ln890)> <Delay = 0.00>
ST_2 : Operation 59 [1/1] (0.00ns)   --->   "%local_A_0_addr_176 = getelementptr i32 %local_A_0, i64 0, i64 2"   --->   Operation 59 'getelementptr' 'local_A_0_addr_176' <Predicate = (icmp_ln890)> <Delay = 0.00>
ST_2 : Operation 60 [1/1] (0.00ns)   --->   "%local_A_0_addr_177 = getelementptr i32 %local_A_0, i64 0, i64 1"   --->   Operation 60 'getelementptr' 'local_A_0_addr_177' <Predicate = (icmp_ln890)> <Delay = 0.00>
ST_2 : Operation 61 [1/1] (0.00ns)   --->   "%local_A_0_addr_178 = getelementptr i32 %local_A_0, i64 0, i64 0"   --->   Operation 61 'getelementptr' 'local_A_0_addr_178' <Predicate = (icmp_ln890)> <Delay = 0.00>
ST_2 : Operation 62 [1/1] (0.38ns)   --->   "%br_ln13792 = br void" [./dut.cpp:13792]   --->   Operation 62 'br' 'br_ln13792' <Predicate = (icmp_ln890)> <Delay = 0.38>

State 3 <SV = 2> <Delay = 1.92>
ST_3 : Operation 63 [1/1] (0.00ns)   --->   "%c7_V = phi i5 %add_ln691_288, void %.split40, i5 0, void %.split42"   --->   Operation 63 'phi' 'c7_V' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 64 [1/1] (0.70ns)   --->   "%add_ln691_288 = add i5 %c7_V, i5 1"   --->   Operation 64 'add' 'add_ln691_288' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 65 [1/1] (0.00ns)   --->   "%trunc_ln13787 = trunc i5 %c7_V" [./dut.cpp:13787]   --->   Operation 65 'trunc' 'trunc_ln13787' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 66 [1/1] (0.00ns)   --->   "%tmp_156_cast = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i4.i6, i4 %trunc_ln13787, i6 0" [./dut.cpp:13787]   --->   Operation 66 'bitconcatenate' 'tmp_156_cast' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 67 [1/1] (0.72ns)   --->   "%add_ln13787 = add i10 %tmp_156_cast, i10 %zext_ln890" [./dut.cpp:13787]   --->   Operation 67 'add' 'add_ln13787' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 68 [1/1] (0.00ns)   --->   "%zext_ln13787 = zext i10 %add_ln13787" [./dut.cpp:13787]   --->   Operation 68 'zext' 'zext_ln13787' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 69 [1/1] (0.00ns)   --->   "%local_C_addr = getelementptr i32 %local_C, i64 0, i64 %zext_ln13787" [./dut.cpp:13787]   --->   Operation 69 'getelementptr' 'local_C_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 70 [1/1] (0.63ns)   --->   "%icmp_ln890_211 = icmp_eq  i5 %c7_V, i5 16"   --->   Operation 70 'icmp' 'icmp_ln890_211' <Predicate = true> <Delay = 0.63> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 71 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 16, i64 16, i64 16"   --->   Operation 71 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 72 [1/1] (0.00ns)   --->   "%br_ln13784 = br i1 %icmp_ln890_211, void %.split40, void" [./dut.cpp:13784]   --->   Operation 72 'br' 'br_ln13784' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 73 [1/1] (0.00ns)   --->   "%specloopname_ln13784 = specloopname void @_ssdm_op_SpecLoopName, void @empty_692" [./dut.cpp:13784]   --->   Operation 73 'specloopname' 'specloopname_ln13784' <Predicate = (!icmp_ln890_211)> <Delay = 0.00>
ST_3 : Operation 74 [1/1] (1.20ns)   --->   "%store_ln13787 = store i32 0, i10 %local_C_addr" [./dut.cpp:13787]   --->   Operation 74 'store' 'store_ln13787' <Predicate = (!icmp_ln890_211)> <Delay = 1.20> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_3 : Operation 75 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 75 'br' 'br_ln0' <Predicate = (!icmp_ln890_211)> <Delay = 0.00>
ST_3 : Operation 76 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 76 'br' 'br_ln0' <Predicate = (icmp_ln890_211)> <Delay = 0.00>

State 4 <SV = 2> <Delay = 1.60>
ST_4 : Operation 77 [1/1] (0.00ns)   --->   "%indvar_flatten13 = phi i16 0, void, i16 %add_ln890_96, void %._crit_edge"   --->   Operation 77 'phi' 'indvar_flatten13' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 78 [1/1] (0.00ns)   --->   "%c5_V = phi i6 0, void, i6 %select_ln890, void %._crit_edge"   --->   Operation 78 'phi' 'c5_V' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 79 [1/1] (0.00ns)   --->   "%indvar_flatten = phi i12 0, void, i12 %select_ln890_250, void %._crit_edge"   --->   Operation 79 'phi' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 80 [1/1] (0.00ns)   --->   "%c6_V_58 = phi i7 0, void, i7 %select_ln890_249, void %._crit_edge"   --->   Operation 80 'phi' 'c6_V_58' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 81 [1/1] (0.00ns)   --->   "%c7_V_58 = phi i5 0, void, i5 %add_ln691_294, void %._crit_edge"   --->   Operation 81 'phi' 'c7_V_58' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 82 [1/1] (0.78ns)   --->   "%add_ln890_96 = add i16 %indvar_flatten13, i16 1"   --->   Operation 82 'add' 'add_ln890_96' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 83 [1/1] (0.67ns)   --->   "%icmp_ln890_210 = icmp_eq  i16 %indvar_flatten13, i16 32768"   --->   Operation 83 'icmp' 'icmp_ln890_210' <Predicate = true> <Delay = 0.67> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 84 [1/1] (0.00ns)   --->   "%br_ln890 = br i1 %icmp_ln890_210, void %.split38, void"   --->   Operation 84 'br' 'br_ln890' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 85 [1/1] (0.70ns)   --->   "%add_ln691_289 = add i6 %c5_V, i6 1"   --->   Operation 85 'add' 'add_ln691_289' <Predicate = (!icmp_ln890_210)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 86 [1/1] (0.62ns)   --->   "%icmp_ln890_212 = icmp_eq  i12 %indvar_flatten, i12 1024"   --->   Operation 86 'icmp' 'icmp_ln890_212' <Predicate = (!icmp_ln890_210)> <Delay = 0.62> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 87 [1/1] (0.61ns)   --->   "%cmp_i_i_mid1 = icmp_eq  i6 %add_ln691_289, i6 31"   --->   Operation 87 'icmp' 'cmp_i_i_mid1' <Predicate = (!icmp_ln890_210)> <Delay = 0.61> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 88 [1/1] (0.61ns)   --->   "%cmp_i_i144 = icmp_eq  i6 %c5_V, i6 31"   --->   Operation 88 'icmp' 'cmp_i_i144' <Predicate = (!icmp_ln890_210)> <Delay = 0.61> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 89 [1/1] (0.27ns)   --->   "%select_ln13792_1 = select i1 %icmp_ln890_212, i1 %cmp_i_i_mid1, i1 %cmp_i_i144" [./dut.cpp:13792]   --->   Operation 89 'select' 'select_ln13792_1' <Predicate = (!icmp_ln890_210)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 90 [1/1] (0.29ns)   --->   "%select_ln890 = select i1 %icmp_ln890_212, i6 %add_ln691_289, i6 %c5_V"   --->   Operation 90 'select' 'select_ln890' <Predicate = (!icmp_ln890_210)> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 91 [1/1] (0.00ns)   --->   "%ret_ln13869 = ret" [./dut.cpp:13869]   --->   Operation 91 'ret' 'ret_ln13869' <Predicate = (icmp_ln890_210)> <Delay = 0.00>

State 5 <SV = 3> <Delay = 2.04>
ST_5 : Operation 92 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @PE_wrapper_12_0_x2_loop_3_PE_wrapper_12_0_x2_loop_4_PE_wrapper_12_0_x2_loop_5_str"   --->   Operation 92 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 93 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 32768, i64 32768, i64 32768"   --->   Operation 93 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 94 [1/1] (0.30ns)   --->   "%select_ln13792 = select i1 %icmp_ln890_212, i7 0, i7 %c6_V_58" [./dut.cpp:13792]   --->   Operation 94 'select' 'select_ln13792' <Predicate = true> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 95 [1/1] (0.00ns) (grouped into LUT with out node and_ln13792)   --->   "%xor_ln13792 = xor i1 %icmp_ln890_212, i1 1" [./dut.cpp:13792]   --->   Operation 95 'xor' 'xor_ln13792' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 96 [1/1] (0.63ns)   --->   "%icmp_ln890_213 = icmp_eq  i5 %c7_V_58, i5 16"   --->   Operation 96 'icmp' 'icmp_ln890_213' <Predicate = true> <Delay = 0.63> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 97 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln13792 = and i1 %icmp_ln890_213, i1 %xor_ln13792" [./dut.cpp:13792]   --->   Operation 97 'and' 'and_ln13792' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 98 [1/1] (0.70ns)   --->   "%add_ln691_290 = add i7 %select_ln13792, i7 1"   --->   Operation 98 'add' 'add_ln691_290' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 99 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @PE_wrapper_12_0_x2_loop_4_PE_wrapper_12_0_x2_loop_5_str"   --->   Operation 99 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 100 [1/1] (0.00ns) (grouped into LUT with out node select_ln890_248)   --->   "%or_ln890 = or i1 %and_ln13792, i1 %icmp_ln890_212"   --->   Operation 100 'or' 'or_ln890' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 101 [1/1] (0.27ns) (out node of the LUT)   --->   "%select_ln890_248 = select i1 %or_ln890, i5 0, i5 %c7_V_58"   --->   Operation 101 'select' 'select_ln890_248' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 102 [1/1] (0.30ns)   --->   "%select_ln890_249 = select i1 %and_ln13792, i7 %add_ln691_290, i7 %select_ln13792"   --->   Operation 102 'select' 'select_ln890_249' <Predicate = true> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 103 [1/1] (0.00ns)   --->   "%zext_ln890_39 = zext i7 %select_ln890_249"   --->   Operation 103 'zext' 'zext_ln890_39' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 104 [1/1] (0.00ns)   --->   "%empty_1435 = trunc i5 %select_ln890_248"   --->   Operation 104 'trunc' 'empty_1435' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 105 [1/1] (0.00ns)   --->   "%tmp_157_cast = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i4.i6, i4 %empty_1435, i6 0"   --->   Operation 105 'bitconcatenate' 'tmp_157_cast' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 106 [1/1] (0.72ns)   --->   "%empty_1436 = add i10 %tmp_157_cast, i10 %zext_ln890_39"   --->   Operation 106 'add' 'empty_1436' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 107 [1/1] (0.00ns)   --->   "%p_cast = zext i10 %empty_1436"   --->   Operation 107 'zext' 'p_cast' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 108 [1/1] (0.00ns)   --->   "%local_C_addr_58 = getelementptr i32 %local_C, i64 0, i64 %p_cast"   --->   Operation 108 'getelementptr' 'local_C_addr_58' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 109 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @empty_679" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:0]   --->   Operation 109 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 110 [1/1] (1.21ns)   --->   "%tmp_20 = read i256 @_ssdm_op_Read.ap_fifo.volatile.i256P0A, i256 %fifo_A_PE_12_0_x252" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 110 'read' 'tmp_20' <Predicate = true> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 256> <Depth = 2> <FIFO>
ST_5 : Operation 111 [1/1] (0.38ns)   --->   "%br_ln13801 = br void" [./dut.cpp:13801]   --->   Operation 111 'br' 'br_ln13801' <Predicate = true> <Delay = 0.38>

State 6 <SV = 4> <Delay = 1.35>
ST_6 : Operation 112 [1/1] (0.00ns)   --->   "%n_V = phi i4 %add_ln691_291, void %.split, i4 0, void %.split38"   --->   Operation 112 'phi' 'n_V' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 113 [1/1] (0.00ns)   --->   "%p_Val2_s = phi i256 %zext_ln1497, void %.split, i256 %tmp_20, void %.split38"   --->   Operation 113 'phi' 'p_Val2_s' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 114 [1/1] (0.70ns)   --->   "%add_ln691_291 = add i4 %n_V, i4 1"   --->   Operation 114 'add' 'add_ln691_291' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 115 [1/1] (0.65ns)   --->   "%icmp_ln878 = icmp_eq  i4 %n_V, i4 8"   --->   Operation 115 'icmp' 'icmp_ln878' <Predicate = true> <Delay = 0.65> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 116 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 8, i64 8, i64 8"   --->   Operation 116 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 117 [1/1] (0.00ns)   --->   "%br_ln13801 = br i1 %icmp_ln878, void %.split, void" [./dut.cpp:13801]   --->   Operation 117 'br' 'br_ln13801' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 118 [1/1] (0.00ns)   --->   "%zext_ln878 = zext i4 %n_V"   --->   Operation 118 'zext' 'zext_ln878' <Predicate = (!icmp_ln878)> <Delay = 0.00>
ST_6 : Operation 119 [1/1] (0.00ns)   --->   "%specpipeline_ln708 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_822"   --->   Operation 119 'specpipeline' 'specpipeline_ln708' <Predicate = (!icmp_ln878)> <Delay = 0.00>
ST_6 : Operation 120 [1/1] (0.00ns)   --->   "%specloopname_ln708 = specloopname void @_ssdm_op_SpecLoopName, void @empty_799"   --->   Operation 120 'specloopname' 'specloopname_ln708' <Predicate = (!icmp_ln878)> <Delay = 0.00>
ST_6 : Operation 121 [1/1] (0.00ns)   --->   "%u = trunc i256 %p_Val2_s"   --->   Operation 121 'trunc' 'u' <Predicate = (!icmp_ln878)> <Delay = 0.00>
ST_6 : Operation 122 [1/1] (0.00ns)   --->   "%bitcast_ln13807 = bitcast i32 %u" [./dut.cpp:13807]   --->   Operation 122 'bitcast' 'bitcast_ln13807' <Predicate = (!icmp_ln878)> <Delay = 0.00>
ST_6 : Operation 123 [1/1] (0.00ns)   --->   "%local_A_0_addr_179 = getelementptr i32 %local_A_0, i64 0, i64 %zext_ln878" [./dut.cpp:13807]   --->   Operation 123 'getelementptr' 'local_A_0_addr_179' <Predicate = (!icmp_ln878)> <Delay = 0.00>
ST_6 : Operation 124 [1/1] (0.69ns)   --->   "%store_ln13807 = store i32 %bitcast_ln13807, i3 %local_A_0_addr_179" [./dut.cpp:13807]   --->   Operation 124 'store' 'store_ln13807' <Predicate = (!icmp_ln878)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_6 : Operation 125 [1/1] (0.00ns)   --->   "%r = partselect i224 @_ssdm_op_PartSelect.i224.i256.i32.i32, i256 %p_Val2_s, i32 32, i32 255"   --->   Operation 125 'partselect' 'r' <Predicate = (!icmp_ln878)> <Delay = 0.00>
ST_6 : Operation 126 [1/1] (0.00ns)   --->   "%zext_ln1497 = zext i224 %r"   --->   Operation 126 'zext' 'zext_ln1497' <Predicate = (!icmp_ln878)> <Delay = 0.00>
ST_6 : Operation 127 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 127 'br' 'br_ln0' <Predicate = (!icmp_ln878)> <Delay = 0.00>

State 7 <SV = 5> <Delay = 1.21>
ST_7 : Operation 128 [1/1] (1.21ns)   --->   "%tmp = read i256 @_ssdm_op_Read.ap_fifo.volatile.i256P0A, i256 %fifo_B_PE_12_0_x267" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 128 'read' 'tmp' <Predicate = true> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 256> <Depth = 2> <FIFO>
ST_7 : Operation 129 [1/1] (0.38ns)   --->   "%br_ln13814 = br void" [./dut.cpp:13814]   --->   Operation 129 'br' 'br_ln13814' <Predicate = true> <Delay = 0.38>

State 8 <SV = 6> <Delay = 1.35>
ST_8 : Operation 130 [1/1] (0.00ns)   --->   "%n_V_20 = phi i4 %add_ln691_292, void %.split30, i4 0, void"   --->   Operation 130 'phi' 'n_V_20' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 131 [1/1] (0.00ns)   --->   "%p_Val2_20 = phi i256 %zext_ln1497_20, void %.split30, i256 %tmp, void"   --->   Operation 131 'phi' 'p_Val2_20' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 132 [1/1] (0.70ns)   --->   "%add_ln691_292 = add i4 %n_V_20, i4 1"   --->   Operation 132 'add' 'add_ln691_292' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 133 [1/1] (0.65ns)   --->   "%icmp_ln878_20 = icmp_eq  i4 %n_V_20, i4 8"   --->   Operation 133 'icmp' 'icmp_ln878_20' <Predicate = true> <Delay = 0.65> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 134 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 8, i64 8, i64 8"   --->   Operation 134 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 135 [1/1] (0.00ns)   --->   "%br_ln13814 = br i1 %icmp_ln878_20, void %.split30, void" [./dut.cpp:13814]   --->   Operation 135 'br' 'br_ln13814' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 136 [1/1] (0.00ns)   --->   "%zext_ln878_20 = zext i4 %n_V_20"   --->   Operation 136 'zext' 'zext_ln878_20' <Predicate = (!icmp_ln878_20)> <Delay = 0.00>
ST_8 : Operation 137 [1/1] (0.00ns)   --->   "%specpipeline_ln708 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_822"   --->   Operation 137 'specpipeline' 'specpipeline_ln708' <Predicate = (!icmp_ln878_20)> <Delay = 0.00>
ST_8 : Operation 138 [1/1] (0.00ns)   --->   "%specloopname_ln708 = specloopname void @_ssdm_op_SpecLoopName, void @empty_792"   --->   Operation 138 'specloopname' 'specloopname_ln708' <Predicate = (!icmp_ln878_20)> <Delay = 0.00>
ST_8 : Operation 139 [1/1] (0.00ns)   --->   "%u_20 = trunc i256 %p_Val2_20"   --->   Operation 139 'trunc' 'u_20' <Predicate = (!icmp_ln878_20)> <Delay = 0.00>
ST_8 : Operation 140 [1/1] (0.00ns)   --->   "%bitcast_ln13820 = bitcast i32 %u_20" [./dut.cpp:13820]   --->   Operation 140 'bitcast' 'bitcast_ln13820' <Predicate = (!icmp_ln878_20)> <Delay = 0.00>
ST_8 : Operation 141 [1/1] (0.00ns)   --->   "%local_B_0_addr_179 = getelementptr i32 %local_B_0, i64 0, i64 %zext_ln878_20" [./dut.cpp:13820]   --->   Operation 141 'getelementptr' 'local_B_0_addr_179' <Predicate = (!icmp_ln878_20)> <Delay = 0.00>
ST_8 : Operation 142 [1/1] (0.69ns)   --->   "%store_ln13820 = store i32 %bitcast_ln13820, i3 %local_B_0_addr_179" [./dut.cpp:13820]   --->   Operation 142 'store' 'store_ln13820' <Predicate = (!icmp_ln878_20)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_8 : Operation 143 [1/1] (0.00ns)   --->   "%r_20 = partselect i224 @_ssdm_op_PartSelect.i224.i256.i32.i32, i256 %p_Val2_20, i32 32, i32 255"   --->   Operation 143 'partselect' 'r_20' <Predicate = (!icmp_ln878_20)> <Delay = 0.00>
ST_8 : Operation 144 [1/1] (0.00ns)   --->   "%zext_ln1497_20 = zext i224 %r_20"   --->   Operation 144 'zext' 'zext_ln1497_20' <Predicate = (!icmp_ln878_20)> <Delay = 0.00>
ST_8 : Operation 145 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 145 'br' 'br_ln0' <Predicate = (!icmp_ln878_20)> <Delay = 0.00>

State 9 <SV = 7> <Delay = 1.20>
ST_9 : Operation 146 [2/2] (1.20ns)   --->   "%local_C_load = load i10 %local_C_addr_58" [./dut.cpp:13826]   --->   Operation 146 'load' 'local_C_load' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 10 <SV = 8> <Delay = 1.20>
ST_10 : Operation 147 [1/2] (1.20ns)   --->   "%local_C_load = load i10 %local_C_addr_58" [./dut.cpp:13826]   --->   Operation 147 'load' 'local_C_load' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_10 : Operation 148 [1/1] (0.38ns)   --->   "%br_ln13825 = br void" [./dut.cpp:13825]   --->   Operation 148 'br' 'br_ln13825' <Predicate = true> <Delay = 0.38>

State 11 <SV = 9> <Delay = 0.69>
ST_11 : Operation 149 [1/1] (0.00ns)   --->   "%c8_V = phi i4 %add_ln691_293, void %.split32, i4 0, void"   --->   Operation 149 'phi' 'c8_V' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 150 [1/1] (0.65ns)   --->   "%icmp_ln890_214 = icmp_eq  i4 %c8_V, i4 8"   --->   Operation 150 'icmp' 'icmp_ln890_214' <Predicate = true> <Delay = 0.65> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 151 [1/1] (0.00ns)   --->   "%br_ln13825 = br i1 %icmp_ln890_214, void %.split32, void" [./dut.cpp:13825]   --->   Operation 151 'br' 'br_ln13825' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 152 [1/1] (0.00ns)   --->   "%zext_ln890_40 = zext i4 %c8_V"   --->   Operation 152 'zext' 'zext_ln890_40' <Predicate = (!icmp_ln890_214)> <Delay = 0.00>
ST_11 : Operation 153 [1/1] (0.00ns)   --->   "%local_A_0_addr_180 = getelementptr i32 %local_A_0, i64 0, i64 %zext_ln890_40" [./dut.cpp:13826]   --->   Operation 153 'getelementptr' 'local_A_0_addr_180' <Predicate = (!icmp_ln890_214)> <Delay = 0.00>
ST_11 : Operation 154 [2/2] (0.69ns)   --->   "%local_A_0_load = load i3 %local_A_0_addr_180" [./dut.cpp:13826]   --->   Operation 154 'load' 'local_A_0_load' <Predicate = (!icmp_ln890_214)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_11 : Operation 155 [1/1] (0.00ns)   --->   "%local_B_0_addr_180 = getelementptr i32 %local_B_0, i64 0, i64 %zext_ln890_40" [./dut.cpp:13826]   --->   Operation 155 'getelementptr' 'local_B_0_addr_180' <Predicate = (!icmp_ln890_214)> <Delay = 0.00>
ST_11 : Operation 156 [2/2] (0.69ns)   --->   "%local_B_0_load = load i3 %local_B_0_addr_180" [./dut.cpp:13826]   --->   Operation 156 'load' 'local_B_0_load' <Predicate = (!icmp_ln890_214)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>

State 12 <SV = 10> <Delay = 0.69>
ST_12 : Operation 157 [1/2] (0.69ns)   --->   "%local_A_0_load = load i3 %local_A_0_addr_180" [./dut.cpp:13826]   --->   Operation 157 'load' 'local_A_0_load' <Predicate = (!icmp_ln890_214)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_12 : Operation 158 [1/2] (0.69ns)   --->   "%local_B_0_load = load i3 %local_B_0_addr_180" [./dut.cpp:13826]   --->   Operation 158 'load' 'local_B_0_load' <Predicate = (!icmp_ln890_214)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>

State 13 <SV = 11> <Delay = 2.32>
ST_13 : Operation 159 [4/4] (2.32ns)   --->   "%mul = fmul i32 %local_A_0_load, i32 %local_B_0_load" [./dut.cpp:13826]   --->   Operation 159 'fmul' 'mul' <Predicate = (!icmp_ln890_214)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 12> <Delay = 2.32>
ST_14 : Operation 160 [1/1] (0.70ns)   --->   "%add_ln691_293 = add i4 %c8_V, i4 1"   --->   Operation 160 'add' 'add_ln691_293' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 161 [3/4] (2.32ns)   --->   "%mul = fmul i32 %local_A_0_load, i32 %local_B_0_load" [./dut.cpp:13826]   --->   Operation 161 'fmul' 'mul' <Predicate = (!icmp_ln890_214)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 13> <Delay = 2.32>
ST_15 : Operation 162 [2/4] (2.32ns)   --->   "%mul = fmul i32 %local_A_0_load, i32 %local_B_0_load" [./dut.cpp:13826]   --->   Operation 162 'fmul' 'mul' <Predicate = (!icmp_ln890_214)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 14> <Delay = 2.32>
ST_16 : Operation 163 [1/1] (0.00ns)   --->   "%empty = phi i32 %add, void %.split32, i32 %local_C_load, void" [./dut.cpp:13826]   --->   Operation 163 'phi' 'empty' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 164 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 8, i64 8, i64 8"   --->   Operation 164 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 165 [1/4] (2.32ns)   --->   "%mul = fmul i32 %local_A_0_load, i32 %local_B_0_load" [./dut.cpp:13826]   --->   Operation 165 'fmul' 'mul' <Predicate = (!icmp_ln890_214)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 15> <Delay = 2.08>
ST_17 : Operation 166 [5/5] (2.08ns)   --->   "%add = fadd i32 %empty, i32 %mul" [./dut.cpp:13826]   --->   Operation 166 'fadd' 'add' <Predicate = (!icmp_ln890_214)> <Delay = 2.08> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 4> <II = 1> <Delay = 2.08> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 16> <Delay = 4.16>
ST_18 : Operation 167 [4/5] (2.08ns)   --->   "%add = fadd i32 %empty, i32 %mul" [./dut.cpp:13826]   --->   Operation 167 'fadd' 'add' <Predicate = (!icmp_ln890_214)> <Delay = 2.08> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 4> <II = 1> <Delay = 2.08> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 17> <Delay = 4.16>
ST_19 : Operation 168 [3/5] (2.08ns)   --->   "%add = fadd i32 %empty, i32 %mul" [./dut.cpp:13826]   --->   Operation 168 'fadd' 'add' <Predicate = (!icmp_ln890_214)> <Delay = 2.08> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 4> <II = 1> <Delay = 2.08> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 18> <Delay = 4.16>
ST_20 : Operation 169 [2/5] (2.08ns)   --->   "%add = fadd i32 %empty, i32 %mul" [./dut.cpp:13826]   --->   Operation 169 'fadd' 'add' <Predicate = (!icmp_ln890_214)> <Delay = 2.08> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 4> <II = 1> <Delay = 2.08> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 19> <Delay = 4.16>
ST_21 : Operation 170 [1/1] (0.00ns)   --->   "%specpipeline_ln13825 = specpipeline void @_ssdm_op_SpecPipeline, i32 4, i32 0, i32 0, i32 0, void @empty_822" [./dut.cpp:13825]   --->   Operation 170 'specpipeline' 'specpipeline_ln13825' <Predicate = (!icmp_ln890_214)> <Delay = 0.00>
ST_21 : Operation 171 [1/1] (0.00ns)   --->   "%specloopname_ln13825 = specloopname void @_ssdm_op_SpecLoopName, void @empty_552" [./dut.cpp:13825]   --->   Operation 171 'specloopname' 'specloopname_ln13825' <Predicate = (!icmp_ln890_214)> <Delay = 0.00>
ST_21 : Operation 172 [1/5] (2.08ns)   --->   "%add = fadd i32 %empty, i32 %mul" [./dut.cpp:13826]   --->   Operation 172 'fadd' 'add' <Predicate = (!icmp_ln890_214)> <Delay = 2.08> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 4> <II = 1> <Delay = 2.08> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 173 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 173 'br' 'br_ln0' <Predicate = (!icmp_ln890_214)> <Delay = 0.00>

State 22 <SV = 15> <Delay = 1.21>
ST_22 : Operation 174 [1/1] (1.20ns)   --->   "%store_ln13826 = store i32 %empty, i10 %local_C_addr_58" [./dut.cpp:13826]   --->   Operation 174 'store' 'store_ln13826' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_22 : Operation 175 [1/1] (0.00ns)   --->   "%br_ln13828 = br i1 %select_ln13792_1, void %._crit_edge, void" [./dut.cpp:13828]   --->   Operation 175 'br' 'br_ln13828' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 176 [1/1] (0.00ns)   --->   "%bitcast_ln174 = bitcast i32 %empty" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 176 'bitcast' 'bitcast_ln174' <Predicate = (select_ln13792_1)> <Delay = 0.00>
ST_22 : Operation 177 [1/1] (1.21ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %fifo_C_drain_PE_12_0_x295, i32 %bitcast_ln174" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 177 'write' 'write_ln174' <Predicate = (select_ln13792_1)> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_22 : Operation 178 [1/1] (0.00ns)   --->   "%br_ln13829 = br void %._crit_edge" [./dut.cpp:13829]   --->   Operation 178 'br' 'br_ln13829' <Predicate = (select_ln13792_1)> <Delay = 0.00>
ST_22 : Operation 179 [2/2] (0.69ns)   --->   "%u7 = load i3 %local_B_0_addr" [./dut.cpp:13836]   --->   Operation 179 'load' 'u7' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_22 : Operation 180 [2/2] (0.69ns)   --->   "%u6 = load i3 %local_B_0_addr_172" [./dut.cpp:13837]   --->   Operation 180 'load' 'u6' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_22 : Operation 181 [2/2] (0.69ns)   --->   "%u7_58 = load i3 %local_A_0_addr" [./dut.cpp:13853]   --->   Operation 181 'load' 'u7_58' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_22 : Operation 182 [2/2] (0.69ns)   --->   "%u6_58 = load i3 %local_A_0_addr_172" [./dut.cpp:13854]   --->   Operation 182 'load' 'u6_58' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_22 : Operation 183 [1/1] (0.70ns)   --->   "%add_ln691_294 = add i5 %select_ln890_248, i5 1"   --->   Operation 183 'add' 'add_ln691_294' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 184 [1/1] (0.74ns)   --->   "%add_ln890 = add i12 %indvar_flatten, i12 1"   --->   Operation 184 'add' 'add_ln890' <Predicate = (!icmp_ln890_212)> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 185 [1/1] (0.29ns)   --->   "%select_ln890_250 = select i1 %icmp_ln890_212, i12 1, i12 %add_ln890"   --->   Operation 185 'select' 'select_ln890_250' <Predicate = true> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 23 <SV = 16> <Delay = 0.69>
ST_23 : Operation 186 [1/2] (0.69ns)   --->   "%u7 = load i3 %local_B_0_addr" [./dut.cpp:13836]   --->   Operation 186 'load' 'u7' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_23 : Operation 187 [1/2] (0.69ns)   --->   "%u6 = load i3 %local_B_0_addr_172" [./dut.cpp:13837]   --->   Operation 187 'load' 'u6' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_23 : Operation 188 [2/2] (0.69ns)   --->   "%u5 = load i3 %local_B_0_addr_173" [./dut.cpp:13838]   --->   Operation 188 'load' 'u5' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_23 : Operation 189 [2/2] (0.69ns)   --->   "%u4 = load i3 %local_B_0_addr_174" [./dut.cpp:13839]   --->   Operation 189 'load' 'u4' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_23 : Operation 190 [1/2] (0.69ns)   --->   "%u7_58 = load i3 %local_A_0_addr" [./dut.cpp:13853]   --->   Operation 190 'load' 'u7_58' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_23 : Operation 191 [1/2] (0.69ns)   --->   "%u6_58 = load i3 %local_A_0_addr_172" [./dut.cpp:13854]   --->   Operation 191 'load' 'u6_58' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_23 : Operation 192 [2/2] (0.69ns)   --->   "%u5_58 = load i3 %local_A_0_addr_173" [./dut.cpp:13855]   --->   Operation 192 'load' 'u5_58' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_23 : Operation 193 [2/2] (0.69ns)   --->   "%u4_58 = load i3 %local_A_0_addr_174" [./dut.cpp:13856]   --->   Operation 193 'load' 'u4_58' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>

State 24 <SV = 17> <Delay = 0.69>
ST_24 : Operation 194 [1/2] (0.69ns)   --->   "%u5 = load i3 %local_B_0_addr_173" [./dut.cpp:13838]   --->   Operation 194 'load' 'u5' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_24 : Operation 195 [1/2] (0.69ns)   --->   "%u4 = load i3 %local_B_0_addr_174" [./dut.cpp:13839]   --->   Operation 195 'load' 'u4' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_24 : Operation 196 [2/2] (0.69ns)   --->   "%u3 = load i3 %local_B_0_addr_175" [./dut.cpp:13840]   --->   Operation 196 'load' 'u3' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_24 : Operation 197 [2/2] (0.69ns)   --->   "%u2 = load i3 %local_B_0_addr_176" [./dut.cpp:13841]   --->   Operation 197 'load' 'u2' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_24 : Operation 198 [1/2] (0.69ns)   --->   "%u5_58 = load i3 %local_A_0_addr_173" [./dut.cpp:13855]   --->   Operation 198 'load' 'u5_58' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_24 : Operation 199 [1/2] (0.69ns)   --->   "%u4_58 = load i3 %local_A_0_addr_174" [./dut.cpp:13856]   --->   Operation 199 'load' 'u4_58' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_24 : Operation 200 [2/2] (0.69ns)   --->   "%u3_58 = load i3 %local_A_0_addr_175" [./dut.cpp:13857]   --->   Operation 200 'load' 'u3_58' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_24 : Operation 201 [2/2] (0.69ns)   --->   "%u2_58 = load i3 %local_A_0_addr_176" [./dut.cpp:13858]   --->   Operation 201 'load' 'u2_58' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>

State 25 <SV = 18> <Delay = 0.69>
ST_25 : Operation 202 [1/2] (0.69ns)   --->   "%u3 = load i3 %local_B_0_addr_175" [./dut.cpp:13840]   --->   Operation 202 'load' 'u3' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_25 : Operation 203 [1/2] (0.69ns)   --->   "%u2 = load i3 %local_B_0_addr_176" [./dut.cpp:13841]   --->   Operation 203 'load' 'u2' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_25 : Operation 204 [2/2] (0.69ns)   --->   "%u1 = load i3 %local_B_0_addr_177" [./dut.cpp:13842]   --->   Operation 204 'load' 'u1' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_25 : Operation 205 [2/2] (0.69ns)   --->   "%u0 = load i3 %local_B_0_addr_178" [./dut.cpp:13843]   --->   Operation 205 'load' 'u0' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_25 : Operation 206 [1/2] (0.69ns)   --->   "%u3_58 = load i3 %local_A_0_addr_175" [./dut.cpp:13857]   --->   Operation 206 'load' 'u3_58' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_25 : Operation 207 [1/2] (0.69ns)   --->   "%u2_58 = load i3 %local_A_0_addr_176" [./dut.cpp:13858]   --->   Operation 207 'load' 'u2_58' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_25 : Operation 208 [2/2] (0.69ns)   --->   "%u1_58 = load i3 %local_A_0_addr_177" [./dut.cpp:13859]   --->   Operation 208 'load' 'u1_58' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_25 : Operation 209 [2/2] (0.69ns)   --->   "%u0_58 = load i3 %local_A_0_addr_178" [./dut.cpp:13860]   --->   Operation 209 'load' 'u0_58' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>

State 26 <SV = 19> <Delay = 1.91>
ST_26 : Operation 210 [1/2] (0.69ns)   --->   "%u1 = load i3 %local_B_0_addr_177" [./dut.cpp:13842]   --->   Operation 210 'load' 'u1' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_26 : Operation 211 [1/2] (0.69ns)   --->   "%u0 = load i3 %local_B_0_addr_178" [./dut.cpp:13843]   --->   Operation 211 'load' 'u0' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_26 : Operation 212 [1/1] (0.00ns)   --->   "%v1_V = bitcast i32 %u7" [./dut.cpp:13844]   --->   Operation 212 'bitcast' 'v1_V' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 213 [1/1] (0.00ns)   --->   "%v2_V_1034 = bitcast i32 %u6" [./dut.cpp:13844]   --->   Operation 213 'bitcast' 'v2_V_1034' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 214 [1/1] (0.00ns)   --->   "%v2_V_1033 = bitcast i32 %u5" [./dut.cpp:13844]   --->   Operation 214 'bitcast' 'v2_V_1033' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 215 [1/1] (0.00ns)   --->   "%v2_V_1032 = bitcast i32 %u4" [./dut.cpp:13844]   --->   Operation 215 'bitcast' 'v2_V_1032' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 216 [1/1] (0.00ns)   --->   "%v2_V_1031 = bitcast i32 %u3" [./dut.cpp:13844]   --->   Operation 216 'bitcast' 'v2_V_1031' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 217 [1/1] (0.00ns)   --->   "%v2_V_1030 = bitcast i32 %u2" [./dut.cpp:13844]   --->   Operation 217 'bitcast' 'v2_V_1030' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 218 [1/1] (0.00ns)   --->   "%v2_V_1029 = bitcast i32 %u1" [./dut.cpp:13844]   --->   Operation 218 'bitcast' 'v2_V_1029' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 219 [1/1] (0.00ns)   --->   "%v2_V = bitcast i32 %u0" [./dut.cpp:13844]   --->   Operation 219 'bitcast' 'v2_V' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 220 [1/1] (0.00ns)   --->   "%p_Result_s = bitconcatenate i256 @_ssdm_op_BitConcatenate.i256.i32.i32.i32.i32.i32.i32.i32.i32, i32 %v1_V, i32 %v2_V_1034, i32 %v2_V_1033, i32 %v2_V_1032, i32 %v2_V_1031, i32 %v2_V_1030, i32 %v2_V_1029, i32 %v2_V"   --->   Operation 220 'bitconcatenate' 'p_Result_s' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 221 [1/1] (1.21ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i256P0A, i256 %fifo_B_PE_13_0_x268, i256 %p_Result_s" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 221 'write' 'write_ln174' <Predicate = true> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 256> <Depth = 2> <FIFO>
ST_26 : Operation 222 [1/2] (0.69ns)   --->   "%u1_58 = load i3 %local_A_0_addr_177" [./dut.cpp:13859]   --->   Operation 222 'load' 'u1_58' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_26 : Operation 223 [1/2] (0.69ns)   --->   "%u0_58 = load i3 %local_A_0_addr_178" [./dut.cpp:13860]   --->   Operation 223 'load' 'u0_58' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_26 : Operation 224 [1/1] (0.00ns)   --->   "%v1_V_58 = bitcast i32 %u7_58" [./dut.cpp:13861]   --->   Operation 224 'bitcast' 'v1_V_58' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 225 [1/1] (0.00ns)   --->   "%v2_V_1041 = bitcast i32 %u6_58" [./dut.cpp:13861]   --->   Operation 225 'bitcast' 'v2_V_1041' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 226 [1/1] (0.00ns)   --->   "%v2_V_1040 = bitcast i32 %u5_58" [./dut.cpp:13861]   --->   Operation 226 'bitcast' 'v2_V_1040' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 227 [1/1] (0.00ns)   --->   "%v2_V_1039 = bitcast i32 %u4_58" [./dut.cpp:13861]   --->   Operation 227 'bitcast' 'v2_V_1039' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 228 [1/1] (0.00ns)   --->   "%v2_V_1038 = bitcast i32 %u3_58" [./dut.cpp:13861]   --->   Operation 228 'bitcast' 'v2_V_1038' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 229 [1/1] (0.00ns)   --->   "%v2_V_1037 = bitcast i32 %u2_58" [./dut.cpp:13861]   --->   Operation 229 'bitcast' 'v2_V_1037' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 230 [1/1] (0.00ns)   --->   "%v2_V_1036 = bitcast i32 %u1_58" [./dut.cpp:13861]   --->   Operation 230 'bitcast' 'v2_V_1036' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 231 [1/1] (0.00ns)   --->   "%v2_V_1035 = bitcast i32 %u0_58" [./dut.cpp:13861]   --->   Operation 231 'bitcast' 'v2_V_1035' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 232 [1/1] (0.00ns)   --->   "%p_Result_58 = bitconcatenate i256 @_ssdm_op_BitConcatenate.i256.i32.i32.i32.i32.i32.i32.i32.i32, i32 %v1_V_58, i32 %v2_V_1041, i32 %v2_V_1040, i32 %v2_V_1039, i32 %v2_V_1038, i32 %v2_V_1037, i32 %v2_V_1036, i32 %v2_V_1035"   --->   Operation 232 'bitconcatenate' 'p_Result_58' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 233 [1/1] (1.21ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i256P0A, i256 %fifo_A_PE_12_1_x253, i256 %p_Result_58" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 233 'write' 'write_ln174' <Predicate = true> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 256> <Depth = 2> <FIFO>
ST_26 : Operation 234 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 234 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 3.33ns, clock uncertainty: 0.9ns.

 <State 1>: 0.387ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('c6.V') with incoming values : ('add_ln691') [18]  (0.387 ns)

 <State 2>: 0.706ns
The critical path consists of the following:
	'phi' operation ('c6.V') with incoming values : ('add_ln691') [18]  (0 ns)
	'add' operation ('add_ln691') [19]  (0.706 ns)

 <State 3>: 1.92ns
The critical path consists of the following:
	'phi' operation ('c7.V') with incoming values : ('add_ln691_288') [28]  (0 ns)
	'add' operation ('add_ln13787', ./dut.cpp:13787) [32]  (0.725 ns)
	'getelementptr' operation ('local_C_addr', ./dut.cpp:13787) [34]  (0 ns)
	'store' operation ('store_ln13787', ./dut.cpp:13787) of constant 0 on array 'local_C', ./dut.cpp:13774 [40]  (1.2 ns)

 <State 4>: 1.6ns
The critical path consists of the following:
	'phi' operation ('c5.V') with incoming values : ('select_ln890') [64]  (0 ns)
	'add' operation ('add_ln691_289') [72]  (0.706 ns)
	'icmp' operation ('cmp_i_i_mid1') [77]  (0.619 ns)
	'select' operation ('select_ln13792_1', ./dut.cpp:13792) [79]  (0.278 ns)

 <State 5>: 2.05ns
The critical path consists of the following:
	'select' operation ('select_ln13792', ./dut.cpp:13792) [76]  (0.308 ns)
	'add' operation ('add_ln691_290') [84]  (0.706 ns)
	'select' operation ('select_ln890_249') [88]  (0.308 ns)
	'add' operation ('empty_1436') [92]  (0.725 ns)

 <State 6>: 1.35ns
The critical path consists of the following:
	'phi' operation ('n.V') with incoming values : ('add_ln691_291') [99]  (0 ns)
	'add' operation ('add_ln691_291') [101]  (0.708 ns)
	blocking operation 0.647 ns on control path)

 <State 7>: 1.22ns
The critical path consists of the following:
	fifo read on port 'fifo_B_PE_12_0_x267' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145) [117]  (1.22 ns)

 <State 8>: 1.35ns
The critical path consists of the following:
	'phi' operation ('n.V') with incoming values : ('add_ln691_292') [120]  (0 ns)
	'add' operation ('add_ln691_292') [122]  (0.708 ns)
	blocking operation 0.647 ns on control path)

 <State 9>: 1.2ns
The critical path consists of the following:
	'load' operation ('local_C_load', ./dut.cpp:13826) on array 'local_C', ./dut.cpp:13774 [138]  (1.2 ns)

 <State 10>: 1.2ns
The critical path consists of the following:
	'load' operation ('local_C_load', ./dut.cpp:13826) on array 'local_C', ./dut.cpp:13774 [138]  (1.2 ns)

 <State 11>: 0.699ns
The critical path consists of the following:
	'phi' operation ('c8.V') with incoming values : ('add_ln691_293') [141]  (0 ns)
	'getelementptr' operation ('local_A_0_addr_180', ./dut.cpp:13826) [151]  (0 ns)
	'load' operation ('local_A_0_load', ./dut.cpp:13826) on array 'local_A[0]', ./dut.cpp:13772 [152]  (0.699 ns)

 <State 12>: 0.699ns
The critical path consists of the following:
	'load' operation ('local_A_0_load', ./dut.cpp:13826) on array 'local_A[0]', ./dut.cpp:13772 [152]  (0.699 ns)

 <State 13>: 2.32ns
The critical path consists of the following:
	'fmul' operation ('mul', ./dut.cpp:13826) [155]  (2.32 ns)

 <State 14>: 2.32ns
The critical path consists of the following:
	'fmul' operation ('mul', ./dut.cpp:13826) [155]  (2.32 ns)

 <State 15>: 2.32ns
The critical path consists of the following:
	'fmul' operation ('mul', ./dut.cpp:13826) [155]  (2.32 ns)

 <State 16>: 2.32ns
The critical path consists of the following:
	'fmul' operation ('mul', ./dut.cpp:13826) [155]  (2.32 ns)

 <State 17>: 2.08ns
The critical path consists of the following:
	'fadd' operation ('add', ./dut.cpp:13826) [156]  (2.08 ns)

 <State 18>: 4.17ns
The critical path consists of the following:
	'fadd' operation ('add', ./dut.cpp:13826) [156]  (2.08 ns)
	'phi' operation ('empty', ./dut.cpp:13826) with incoming values : ('local_C_load', ./dut.cpp:13826) ('add', ./dut.cpp:13826) [142]  (0 ns)
	'fadd' operation ('add', ./dut.cpp:13826) [156]  (2.08 ns)

 <State 19>: 4.17ns
The critical path consists of the following:
	'fadd' operation ('add', ./dut.cpp:13826) [156]  (2.08 ns)
	'phi' operation ('empty', ./dut.cpp:13826) with incoming values : ('local_C_load', ./dut.cpp:13826) ('add', ./dut.cpp:13826) [142]  (0 ns)
	'fadd' operation ('add', ./dut.cpp:13826) [156]  (2.08 ns)

 <State 20>: 4.17ns
The critical path consists of the following:
	'fadd' operation ('add', ./dut.cpp:13826) [156]  (2.08 ns)
	'phi' operation ('empty', ./dut.cpp:13826) with incoming values : ('local_C_load', ./dut.cpp:13826) ('add', ./dut.cpp:13826) [142]  (0 ns)
	'fadd' operation ('add', ./dut.cpp:13826) [156]  (2.08 ns)

 <State 21>: 4.17ns
The critical path consists of the following:
	'fadd' operation ('add', ./dut.cpp:13826) [156]  (2.08 ns)
	'phi' operation ('empty', ./dut.cpp:13826) with incoming values : ('local_C_load', ./dut.cpp:13826) ('add', ./dut.cpp:13826) [142]  (0 ns)
	'fadd' operation ('add', ./dut.cpp:13826) [156]  (2.08 ns)

 <State 22>: 1.22ns
The critical path consists of the following:
	fifo write on port 'fifo_C_drain_PE_12_0_x295' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174) [163]  (1.22 ns)

 <State 23>: 0.699ns
The critical path consists of the following:
	'load' operation ('u7', ./dut.cpp:13836) on array 'local_B[0]', ./dut.cpp:13773 [166]  (0.699 ns)

 <State 24>: 0.699ns
The critical path consists of the following:
	'load' operation ('u5', ./dut.cpp:13838) on array 'local_B[0]', ./dut.cpp:13773 [168]  (0.699 ns)

 <State 25>: 0.699ns
The critical path consists of the following:
	'load' operation ('u3', ./dut.cpp:13840) on array 'local_B[0]', ./dut.cpp:13773 [170]  (0.699 ns)

 <State 26>: 1.92ns
The critical path consists of the following:
	'load' operation ('u1', ./dut.cpp:13842) on array 'local_B[0]', ./dut.cpp:13773 [172]  (0.699 ns)
	fifo write on port 'fifo_B_PE_13_0_x268' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174) [183]  (1.22 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
