#! /usr/local/iverilog/bin/vvp
:ivl_version "11.0 (devel)" "(s20150603-642-g3bdb50da)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "vhdl_textio";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0000000000869110 .scope module, "TOP" "TOP" 2 40;
 .timescale 0 0;
v00000000008c6140_0 .var "CLOCK", 0 0;
v00000000008c4de0_0 .net "cur_AB", 1 0, L_0000000000867fd0;  1 drivers
v00000000008c5100_0 .net "nxt_AB", 1 0, L_00000000008c56a0;  1 drivers
v00000000008c5ce0_0 .var "t_reset", 0 0;
v00000000008c60a0_0 .var "x", 0 0;
v00000000008c5e20_0 .net "y", 0 0, L_0000000000867a90;  1 drivers
S_0000000000876b00 .scope module, "O1" "One_detector" 2 48, 2 2 0, S_0000000000869110;
 .timescale 0 0;
    .port_info 0 /OUTPUT 2 "s_out";
    .port_info 1 /OUTPUT 2 "n_out";
    .port_info 2 /OUTPUT 1 "y";
    .port_info 3 /INPUT 1 "x_in";
    .port_info 4 /INPUT 1 "clock";
    .port_info 5 /INPUT 1 "reset";
P_000000000096d7a0 .param/l "S0" 0 2 11, C4<00>;
P_000000000096d7d8 .param/l "S1" 0 2 11, C4<01>;
P_000000000096d810 .param/l "S2" 0 2 11, C4<10>;
P_000000000096d848 .param/l "S3" 0 2 11, C4<11>;
L_0000000000867fd0 .functor BUFZ 2, v0000000000866f80_0, C4<00>, C4<00>, C4<00>;
L_0000000000867a90 .functor AND 1, L_00000000008c6000, L_00000000008c6820, C4<1>, C4<1>;
L_0000000000867940 .functor OR 1, L_00000000008c6320, L_00000000008c51a0, C4<0>, C4<0>;
L_0000000000867b00 .functor AND 1, L_0000000000867940, v00000000008c60a0_0, C4<1>, C4<1>;
L_0000000000867be0 .functor NOT 1, L_00000000008c5a60, C4<0>, C4<0>, C4<0>;
L_0000000000867ef0 .functor OR 1, L_00000000008c61e0, L_0000000000867be0, C4<0>, C4<0>;
L_0000000000867cc0 .functor AND 1, L_0000000000867ef0, v00000000008c60a0_0, C4<1>, C4<1>;
v0000000000866580_0 .net *"_s11", 0 0, L_00000000008c6320;  1 drivers
v0000000000866620_0 .net *"_s13", 0 0, L_00000000008c51a0;  1 drivers
v0000000000866760_0 .net *"_s14", 0 0, L_0000000000867940;  1 drivers
v0000000000866300_0 .net *"_s16", 0 0, L_0000000000867b00;  1 drivers
v0000000000867020_0 .net *"_s22", 0 0, L_00000000008c61e0;  1 drivers
v00000000008663a0_0 .net *"_s24", 0 0, L_00000000008c5a60;  1 drivers
v0000000000866440_0 .net *"_s25", 0 0, L_0000000000867be0;  1 drivers
v0000000000866800_0 .net *"_s27", 0 0, L_0000000000867ef0;  1 drivers
v0000000000866a80_0 .net *"_s29", 0 0, L_0000000000867cc0;  1 drivers
v0000000000866b20_0 .net *"_s3", 0 0, L_00000000008c6000;  1 drivers
v0000000000866bc0_0 .net *"_s5", 0 0, L_00000000008c6820;  1 drivers
v0000000000866c60_0 .net "clock", 0 0, v00000000008c6140_0;  1 drivers
v0000000000866da0_0 .net "n_out", 1 0, L_00000000008c56a0;  alias, 1 drivers
v0000000000866ee0_0 .var "next_state", 1 0;
v0000000000866e40_0 .net "reset", 0 0, v00000000008c5ce0_0;  1 drivers
v0000000000866120_0 .net "s_out", 1 0, L_0000000000867fd0;  alias, 1 drivers
v0000000000866f80_0 .var "state", 1 0;
v00000000008c5f60_0 .net "x_in", 0 0, v00000000008c60a0_0;  1 drivers
v00000000008c4d40_0 .net "y", 0 0, L_0000000000867a90;  alias, 1 drivers
E_0000000000863ea0 .event edge, v0000000000866f80_0, v00000000008c5f60_0;
E_00000000008645a0/0 .event negedge, v0000000000866e40_0;
E_00000000008645a0/1 .event posedge, v0000000000866c60_0;
E_00000000008645a0 .event/or E_00000000008645a0/0, E_00000000008645a0/1;
L_00000000008c6000 .part v0000000000866f80_0, 0, 1;
L_00000000008c6820 .part v0000000000866f80_0, 1, 1;
L_00000000008c6320 .part v0000000000866f80_0, 1, 1;
L_00000000008c51a0 .part v0000000000866f80_0, 0, 1;
L_00000000008c56a0 .concat8 [ 1 1 0 0], L_0000000000867cc0, L_0000000000867b00;
L_00000000008c61e0 .part v0000000000866f80_0, 1, 1;
L_00000000008c5a60 .part v0000000000866f80_0, 0, 1;
    .scope S_0000000000876b00;
T_0 ;
    %wait E_00000000008645a0;
    %load/vec4 v0000000000866e40_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_0.0, 4;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0000000000866f80_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0000000000866ee0_0;
    %assign/vec4 v0000000000866f80_0, 0;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0000000000876b00;
T_1 ;
    %wait E_0000000000863ea0;
    %load/vec4 v0000000000866f80_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_1.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_1.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_1.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_1.3, 6;
    %pushi/vec4 3, 3, 2;
    %store/vec4 v0000000000866ee0_0, 0, 2;
    %jmp T_1.5;
T_1.0 ;
    %load/vec4 v00000000008c5f60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.6, 8;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0000000000866ee0_0, 0, 2;
    %jmp T_1.7;
T_1.6 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0000000000866ee0_0, 0, 2;
T_1.7 ;
    %jmp T_1.5;
T_1.1 ;
    %load/vec4 v00000000008c5f60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.8, 8;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0000000000866ee0_0, 0, 2;
    %jmp T_1.9;
T_1.8 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0000000000866ee0_0, 0, 2;
T_1.9 ;
    %jmp T_1.5;
T_1.2 ;
    %load/vec4 v00000000008c5f60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.10, 8;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0000000000866ee0_0, 0, 2;
    %jmp T_1.11;
T_1.10 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0000000000866ee0_0, 0, 2;
T_1.11 ;
    %jmp T_1.5;
T_1.3 ;
    %load/vec4 v00000000008c5f60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.12, 8;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0000000000866ee0_0, 0, 2;
    %jmp T_1.13;
T_1.12 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0000000000866ee0_0, 0, 2;
T_1.13 ;
    %jmp T_1.5;
T_1.5 ;
    %pop/vec4 1;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0000000000869110;
T_2 ;
    %delay 200, 0;
    %vpi_call 2 50 "$finish" {0 0 0};
    %end;
    .thread T_2;
    .scope S_0000000000869110;
T_3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000008c5ce0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000008c6140_0, 0, 1;
    %delay 5, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000008c5ce0_0, 0, 1;
    %pushi/vec4 16, 0, 32;
T_3.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.1, 5;
    %jmp/1 T_3.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %delay 5, 0;
    %load/vec4 v00000000008c6140_0;
    %inv;
    %store/vec4 v00000000008c6140_0, 0, 1;
    %jmp T_3.0;
T_3.1 ;
    %pop/vec4 1;
    %end;
    .thread T_3;
    .scope S_0000000000869110;
T_4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000008c60a0_0, 0, 1;
    %delay 12, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000008c60a0_0, 0, 1;
    %pushi/vec4 8, 0, 32;
T_4.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_4.1, 5;
    %jmp/1 T_4.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %delay 30, 0;
    %load/vec4 v00000000008c60a0_0;
    %inv;
    %store/vec4 v00000000008c60a0_0, 0, 1;
    %jmp T_4.0;
T_4.1 ;
    %pop/vec4 1;
    %end;
    .thread T_4;
    .scope S_0000000000869110;
T_5 ;
    %vpi_call 2 67 "$dumpfile", "test_output.vcd" {0 0 0};
    %vpi_call 2 68 "$dumpvars" {0 0 0};
    %end;
    .thread T_5;
# The file index is used to find the file name in the following table.
:file_names 3;
    "N/A";
    "<interactive>";
    "c:\Users\19±è±ÔÁø\Downloads\GitHub\KIM_GYUJIN_base_files\Folder_verilog\test.v";
