{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1736370023678 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1736370023678 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jan 09 02:30:23 2025 " "Processing started: Thu Jan 09 02:30:23 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1736370023678 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1736370023678 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Task-4 -c Task-4 " "Command: quartus_map --read_settings_files=on --write_settings_files=off Task-4 -c Task-4" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1736370023678 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1736370024114 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1736370024114 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart_rx.v 1 1 " "Found 1 design units, including 1 entities, in source file uart_rx.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart_rx " "Found entity 1: uart_rx" {  } { { "uart_rx.v" "" { Text "C:/Users/dell/Desktop/Final_E-Yantra/Main-Version-In-Use(T4)/Top_Module/uart_rx.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1736370032601 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1736370032601 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "uart_tx.v(59) " "Verilog HDL information at uart_tx.v(59): always construct contains both blocking and non-blocking assignments" {  } { { "uart_tx.v" "" { Text "C:/Users/dell/Desktop/Final_E-Yantra/Main-Version-In-Use(T4)/Top_Module/uart_tx.v" 59 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1736370032616 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart_tx.v 1 1 " "Found 1 design units, including 1 entities, in source file uart_tx.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart_tx " "Found entity 1: uart_tx" {  } { { "uart_tx.v" "" { Text "C:/Users/dell/Desktop/Final_E-Yantra/Main-Version-In-Use(T4)/Top_Module/uart_tx.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1736370032618 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1736370032618 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "frequency_scaling.v 1 1 " "Found 1 design units, including 1 entities, in source file frequency_scaling.v" { { "Info" "ISGN_ENTITY_NAME" "1 Frequency_Scaling " "Found entity 1: Frequency_Scaling" {  } { { "Frequency_Scaling.v" "" { Text "C:/Users/dell/Desktop/Final_E-Yantra/Main-Version-In-Use(T4)/Top_Module/Frequency_Scaling.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1736370032618 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1736370032618 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "start START UART_Tx_Wrapper.v(6) " "Verilog HDL Declaration information at UART_Tx_Wrapper.v(6): object \"start\" differs only in case from object \"START\" in the same scope" {  } { { "UART_Tx_Wrapper.v" "" { Text "C:/Users/dell/Desktop/Final_E-Yantra/Main-Version-In-Use(T4)/Top_Module/UART_Tx_Wrapper.v" 6 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1736370032618 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DATA data UART_Tx_Wrapper.v(25) " "Verilog HDL Declaration information at UART_Tx_Wrapper.v(25): object \"DATA\" differs only in case from object \"data\" in the same scope" {  } { { "UART_Tx_Wrapper.v" "" { Text "C:/Users/dell/Desktop/Final_E-Yantra/Main-Version-In-Use(T4)/Top_Module/UART_Tx_Wrapper.v" 25 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1736370032618 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart_tx_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file uart_tx_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 UART_Tx_Wrapper " "Found entity 1: UART_Tx_Wrapper" {  } { { "UART_Tx_Wrapper.v" "" { Text "C:/Users/dell/Desktop/Final_E-Yantra/Main-Version-In-Use(T4)/Top_Module/UART_Tx_Wrapper.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1736370032618 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1736370032618 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart_tx_wrapperr.v 1 1 " "Found 1 design units, including 1 entities, in source file uart_tx_wrapperr.v" { { "Info" "ISGN_ENTITY_NAME" "1 UART_Tx_Wrapperr " "Found entity 1: UART_Tx_Wrapperr" {  } { { "UART_Tx_Wrapperr.v" "" { Text "C:/Users/dell/Desktop/Final_E-Yantra/Main-Version-In-Use(T4)/Top_Module/UART_Tx_Wrapperr.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1736370032618 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1736370032618 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pwm_generator.v 1 1 " "Found 1 design units, including 1 entities, in source file pwm_generator.v" { { "Info" "ISGN_ENTITY_NAME" "1 pwm_generator " "Found entity 1: pwm_generator" {  } { { "pwm_generator.v" "" { Text "C:/Users/dell/Desktop/Final_E-Yantra/Main-Version-In-Use(T4)/Top_Module/pwm_generator.v" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1736370032618 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1736370032618 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "black_line.v 1 1 " "Found 1 design units, including 1 entities, in source file black_line.v" { { "Info" "ISGN_ENTITY_NAME" "1 Black_Line " "Found entity 1: Black_Line" {  } { { "Black_Line.v" "" { Text "C:/Users/dell/Desktop/Final_E-Yantra/Main-Version-In-Use(T4)/Top_Module/Black_Line.v" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1736370032618 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1736370032618 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adc_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file adc_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 ADC_Controller " "Found entity 1: ADC_Controller" {  } { { "ADC_Controller.v" "" { Text "C:/Users/dell/Desktop/Final_E-Yantra/Main-Version-In-Use(T4)/Top_Module/ADC_Controller.v" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1736370032618 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1736370032618 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "color_Sensor.v(50) " "Verilog HDL information at color_Sensor.v(50): always construct contains both blocking and non-blocking assignments" {  } { { "color_Sensor.v" "" { Text "C:/Users/dell/Desktop/Final_E-Yantra/Main-Version-In-Use(T4)/Top_Module/color_Sensor.v" 50 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1736370032618 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "color_sensor.v 1 1 " "Found 1 design units, including 1 entities, in source file color_sensor.v" { { "Info" "ISGN_ENTITY_NAME" "1 color_Sensor " "Found entity 1: color_Sensor" {  } { { "color_Sensor.v" "" { Text "C:/Users/dell/Desktop/Final_E-Yantra/Main-Version-In-Use(T4)/Top_Module/color_Sensor.v" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1736370032618 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1736370032618 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "start Start task_4.v(115) " "Verilog HDL Declaration information at task_4.v(115): object \"start\" differs only in case from object \"Start\" in the same scope" {  } { { "task_4.v" "" { Text "C:/Users/dell/Desktop/Final_E-Yantra/Main-Version-In-Use(T4)/Top_Module/task_4.v" 115 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1736370032632 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "task_4.v 1 1 " "Found 1 design units, including 1 entities, in source file task_4.v" { { "Info" "ISGN_ENTITY_NAME" "1 task_4 " "Found entity 1: task_4" {  } { { "task_4.v" "" { Text "C:/Users/dell/Desktop/Final_E-Yantra/Main-Version-In-Use(T4)/Top_Module/task_4.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1736370032632 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1736370032632 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "task_4 " "Elaborating entity \"task_4\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1736370032695 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "repeat_counter task_4.v(117) " "Verilog HDL or VHDL warning at task_4.v(117): object \"repeat_counter\" assigned a value but never read" {  } { { "task_4.v" "" { Text "C:/Users/dell/Desktop/Final_E-Yantra/Main-Version-In-Use(T4)/Top_Module/task_4.v" 117 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1736370032695 "|task_4"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 31 task_4.v(161) " "Verilog HDL assignment warning at task_4.v(161): truncated value with size 32 to match size of target (31)" {  } { { "task_4.v" "" { Text "C:/Users/dell/Desktop/Final_E-Yantra/Main-Version-In-Use(T4)/Top_Module/task_4.v" 161 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1736370032695 "|task_4"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 31 task_4.v(220) " "Verilog HDL assignment warning at task_4.v(220): truncated value with size 32 to match size of target (31)" {  } { { "task_4.v" "" { Text "C:/Users/dell/Desktop/Final_E-Yantra/Main-Version-In-Use(T4)/Top_Module/task_4.v" 220 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1736370032695 "|task_4"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 31 task_4.v(299) " "Verilog HDL assignment warning at task_4.v(299): truncated value with size 32 to match size of target (31)" {  } { { "task_4.v" "" { Text "C:/Users/dell/Desktop/Final_E-Yantra/Main-Version-In-Use(T4)/Top_Module/task_4.v" 299 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1736370032695 "|task_4"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 31 task_4.v(312) " "Verilog HDL assignment warning at task_4.v(312): truncated value with size 32 to match size of target (31)" {  } { { "task_4.v" "" { Text "C:/Users/dell/Desktop/Final_E-Yantra/Main-Version-In-Use(T4)/Top_Module/task_4.v" 312 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1736370032695 "|task_4"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 31 task_4.v(341) " "Verilog HDL assignment warning at task_4.v(341): truncated value with size 32 to match size of target (31)" {  } { { "task_4.v" "" { Text "C:/Users/dell/Desktop/Final_E-Yantra/Main-Version-In-Use(T4)/Top_Module/task_4.v" 341 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1736370032695 "|task_4"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 31 task_4.v(365) " "Verilog HDL assignment warning at task_4.v(365): truncated value with size 32 to match size of target (31)" {  } { { "task_4.v" "" { Text "C:/Users/dell/Desktop/Final_E-Yantra/Main-Version-In-Use(T4)/Top_Module/task_4.v" 365 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1736370032695 "|task_4"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 31 task_4.v(460) " "Verilog HDL assignment warning at task_4.v(460): truncated value with size 32 to match size of target (31)" {  } { { "task_4.v" "" { Text "C:/Users/dell/Desktop/Final_E-Yantra/Main-Version-In-Use(T4)/Top_Module/task_4.v" 460 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1736370032695 "|task_4"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 31 task_4.v(539) " "Verilog HDL assignment warning at task_4.v(539): truncated value with size 32 to match size of target (31)" {  } { { "task_4.v" "" { Text "C:/Users/dell/Desktop/Final_E-Yantra/Main-Version-In-Use(T4)/Top_Module/task_4.v" 539 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1736370032695 "|task_4"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 31 task_4.v(551) " "Verilog HDL assignment warning at task_4.v(551): truncated value with size 32 to match size of target (31)" {  } { { "task_4.v" "" { Text "C:/Users/dell/Desktop/Final_E-Yantra/Main-Version-In-Use(T4)/Top_Module/task_4.v" 551 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1736370032695 "|task_4"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 31 task_4.v(568) " "Verilog HDL assignment warning at task_4.v(568): truncated value with size 32 to match size of target (31)" {  } { { "task_4.v" "" { Text "C:/Users/dell/Desktop/Final_E-Yantra/Main-Version-In-Use(T4)/Top_Module/task_4.v" 568 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1736370032711 "|task_4"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 31 task_4.v(603) " "Verilog HDL assignment warning at task_4.v(603): truncated value with size 32 to match size of target (31)" {  } { { "task_4.v" "" { Text "C:/Users/dell/Desktop/Final_E-Yantra/Main-Version-In-Use(T4)/Top_Module/task_4.v" 603 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1736370032711 "|task_4"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_rx uart_rx:u_uart_rx " "Elaborating entity \"uart_rx\" for hierarchy \"uart_rx:u_uart_rx\"" {  } { { "task_4.v" "u_uart_rx" { Text "C:/Users/dell/Desktop/Final_E-Yantra/Main-Version-In-Use(T4)/Top_Module/task_4.v" 36 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1736370032821 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 uart_rx.v(87) " "Verilog HDL assignment warning at uart_rx.v(87): truncated value with size 32 to match size of target (6)" {  } { { "uart_rx.v" "" { Text "C:/Users/dell/Desktop/Final_E-Yantra/Main-Version-In-Use(T4)/Top_Module/uart_rx.v" 87 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1736370032836 "|task_4|uart_rx:u_uart_rx"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 uart_rx.v(101) " "Verilog HDL assignment warning at uart_rx.v(101): truncated value with size 32 to match size of target (3)" {  } { { "uart_rx.v" "" { Text "C:/Users/dell/Desktop/Final_E-Yantra/Main-Version-In-Use(T4)/Top_Module/uart_rx.v" 101 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1736370032836 "|task_4|uart_rx:u_uart_rx"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 uart_rx.v(107) " "Verilog HDL assignment warning at uart_rx.v(107): truncated value with size 32 to match size of target (6)" {  } { { "uart_rx.v" "" { Text "C:/Users/dell/Desktop/Final_E-Yantra/Main-Version-In-Use(T4)/Top_Module/uart_rx.v" 107 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1736370032836 "|task_4|uart_rx:u_uart_rx"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 uart_rx.v(128) " "Verilog HDL assignment warning at uart_rx.v(128): truncated value with size 32 to match size of target (6)" {  } { { "uart_rx.v" "" { Text "C:/Users/dell/Desktop/Final_E-Yantra/Main-Version-In-Use(T4)/Top_Module/uart_rx.v" 128 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1736370032836 "|task_4|uart_rx:u_uart_rx"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 uart_rx.v(141) " "Verilog HDL assignment warning at uart_rx.v(141): truncated value with size 32 to match size of target (6)" {  } { { "uart_rx.v" "" { Text "C:/Users/dell/Desktop/Final_E-Yantra/Main-Version-In-Use(T4)/Top_Module/uart_rx.v" 141 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1736370032836 "|task_4|uart_rx:u_uart_rx"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UART_Tx_Wrapper UART_Tx_Wrapper:u_UART_Tx_Wrapper " "Elaborating entity \"UART_Tx_Wrapper\" for hierarchy \"UART_Tx_Wrapper:u_UART_Tx_Wrapper\"" {  } { { "task_4.v" "u_UART_Tx_Wrapper" { Text "C:/Users/dell/Desktop/Final_E-Yantra/Main-Version-In-Use(T4)/Top_Module/task_4.v" 57 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1736370032836 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 UART_Tx_Wrapper.v(91) " "Verilog HDL assignment warning at UART_Tx_Wrapper.v(91): truncated value with size 32 to match size of target (4)" {  } { { "UART_Tx_Wrapper.v" "" { Text "C:/Users/dell/Desktop/Final_E-Yantra/Main-Version-In-Use(T4)/Top_Module/UART_Tx_Wrapper.v" 91 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1736370032836 "|task_4|UART_Tx_Wrapper:u_UART_Tx_Wrapper"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 25 UART_Tx_Wrapper.v(103) " "Verilog HDL assignment warning at UART_Tx_Wrapper.v(103): truncated value with size 32 to match size of target (25)" {  } { { "UART_Tx_Wrapper.v" "" { Text "C:/Users/dell/Desktop/Final_E-Yantra/Main-Version-In-Use(T4)/Top_Module/UART_Tx_Wrapper.v" 103 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1736370032836 "|task_4|UART_Tx_Wrapper:u_UART_Tx_Wrapper"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "done UART_Tx_Wrapper.v(21) " "Output port \"done\" at UART_Tx_Wrapper.v(21) has no driver" {  } { { "UART_Tx_Wrapper.v" "" { Text "C:/Users/dell/Desktop/Final_E-Yantra/Main-Version-In-Use(T4)/Top_Module/UART_Tx_Wrapper.v" 21 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1736370032852 "|task_4|UART_Tx_Wrapper:u_UART_Tx_Wrapper"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_tx UART_Tx_Wrapper:u_UART_Tx_Wrapper\|uart_tx:u_uart_tx " "Elaborating entity \"uart_tx\" for hierarchy \"UART_Tx_Wrapper:u_UART_Tx_Wrapper\|uart_tx:u_uart_tx\"" {  } { { "UART_Tx_Wrapper.v" "u_uart_tx" { Text "C:/Users/dell/Desktop/Final_E-Yantra/Main-Version-In-Use(T4)/Top_Module/UART_Tx_Wrapper.v" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1736370032852 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 25 uart_tx.v(78) " "Verilog HDL assignment warning at uart_tx.v(78): truncated value with size 32 to match size of target (25)" {  } { { "uart_tx.v" "" { Text "C:/Users/dell/Desktop/Final_E-Yantra/Main-Version-In-Use(T4)/Top_Module/uart_tx.v" 78 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1736370032852 "|task_4|UART_Tx_Wrapper:u_UART_Tx_Wrapper|uart_tx:u_uart_tx"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 uart_tx.v(95) " "Verilog HDL assignment warning at uart_tx.v(95): truncated value with size 32 to match size of target (3)" {  } { { "uart_tx.v" "" { Text "C:/Users/dell/Desktop/Final_E-Yantra/Main-Version-In-Use(T4)/Top_Module/uart_tx.v" 95 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1736370032852 "|task_4|UART_Tx_Wrapper:u_UART_Tx_Wrapper|uart_tx:u_uart_tx"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 25 uart_tx.v(100) " "Verilog HDL assignment warning at uart_tx.v(100): truncated value with size 32 to match size of target (25)" {  } { { "uart_tx.v" "" { Text "C:/Users/dell/Desktop/Final_E-Yantra/Main-Version-In-Use(T4)/Top_Module/uart_tx.v" 100 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1736370032852 "|task_4|UART_Tx_Wrapper:u_UART_Tx_Wrapper|uart_tx:u_uart_tx"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 25 uart_tx.v(110) " "Verilog HDL assignment warning at uart_tx.v(110): truncated value with size 32 to match size of target (25)" {  } { { "uart_tx.v" "" { Text "C:/Users/dell/Desktop/Final_E-Yantra/Main-Version-In-Use(T4)/Top_Module/uart_tx.v" 110 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1736370032852 "|task_4|UART_Tx_Wrapper:u_UART_Tx_Wrapper|uart_tx:u_uart_tx"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 25 uart_tx.v(122) " "Verilog HDL assignment warning at uart_tx.v(122): truncated value with size 32 to match size of target (25)" {  } { { "uart_tx.v" "" { Text "C:/Users/dell/Desktop/Final_E-Yantra/Main-Version-In-Use(T4)/Top_Module/uart_tx.v" 122 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1736370032852 "|task_4|UART_Tx_Wrapper:u_UART_Tx_Wrapper|uart_tx:u_uart_tx"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "color_Sensor color_Sensor:u_color_Sensor " "Elaborating entity \"color_Sensor\" for hierarchy \"color_Sensor:u_color_Sensor\"" {  } { { "task_4.v" "u_color_Sensor" { Text "C:/Users/dell/Desktop/Final_E-Yantra/Main-Version-In-Use(T4)/Top_Module/task_4.v" 67 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1736370032868 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 color_Sensor.v(46) " "Verilog HDL assignment warning at color_Sensor.v(46): truncated value with size 32 to match size of target (13)" {  } { { "color_Sensor.v" "" { Text "C:/Users/dell/Desktop/Final_E-Yantra/Main-Version-In-Use(T4)/Top_Module/color_Sensor.v" 46 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1736370032868 "|task_4|color_Sensor:u_color_Sensor"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 color_Sensor.v(55) " "Verilog HDL assignment warning at color_Sensor.v(55): truncated value with size 32 to match size of target (13)" {  } { { "color_Sensor.v" "" { Text "C:/Users/dell/Desktop/Final_E-Yantra/Main-Version-In-Use(T4)/Top_Module/color_Sensor.v" 55 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1736370032868 "|task_4|color_Sensor:u_color_Sensor"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 color_Sensor.v(60) " "Verilog HDL assignment warning at color_Sensor.v(60): truncated value with size 32 to match size of target (2)" {  } { { "color_Sensor.v" "" { Text "C:/Users/dell/Desktop/Final_E-Yantra/Main-Version-In-Use(T4)/Top_Module/color_Sensor.v" 60 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1736370032868 "|task_4|color_Sensor:u_color_Sensor"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 color_Sensor.v(67) " "Verilog HDL assignment warning at color_Sensor.v(67): truncated value with size 32 to match size of target (13)" {  } { { "color_Sensor.v" "" { Text "C:/Users/dell/Desktop/Final_E-Yantra/Main-Version-In-Use(T4)/Top_Module/color_Sensor.v" 67 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1736370032868 "|task_4|color_Sensor:u_color_Sensor"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 color_Sensor.v(72) " "Verilog HDL assignment warning at color_Sensor.v(72): truncated value with size 32 to match size of target (2)" {  } { { "color_Sensor.v" "" { Text "C:/Users/dell/Desktop/Final_E-Yantra/Main-Version-In-Use(T4)/Top_Module/color_Sensor.v" 72 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1736370032868 "|task_4|color_Sensor:u_color_Sensor"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 color_Sensor.v(79) " "Verilog HDL assignment warning at color_Sensor.v(79): truncated value with size 32 to match size of target (13)" {  } { { "color_Sensor.v" "" { Text "C:/Users/dell/Desktop/Final_E-Yantra/Main-Version-In-Use(T4)/Top_Module/color_Sensor.v" 79 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1736370032868 "|task_4|color_Sensor:u_color_Sensor"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 color_Sensor.v(84) " "Verilog HDL assignment warning at color_Sensor.v(84): truncated value with size 32 to match size of target (2)" {  } { { "color_Sensor.v" "" { Text "C:/Users/dell/Desktop/Final_E-Yantra/Main-Version-In-Use(T4)/Top_Module/color_Sensor.v" 84 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1736370032868 "|task_4|color_Sensor:u_color_Sensor"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 color_Sensor.v(99) " "Verilog HDL assignment warning at color_Sensor.v(99): truncated value with size 32 to match size of target (2)" {  } { { "color_Sensor.v" "" { Text "C:/Users/dell/Desktop/Final_E-Yantra/Main-Version-In-Use(T4)/Top_Module/color_Sensor.v" 99 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1736370032868 "|task_4|color_Sensor:u_color_Sensor"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 color_Sensor.v(109) " "Verilog HDL assignment warning at color_Sensor.v(109): truncated value with size 32 to match size of target (9)" {  } { { "color_Sensor.v" "" { Text "C:/Users/dell/Desktop/Final_E-Yantra/Main-Version-In-Use(T4)/Top_Module/color_Sensor.v" 109 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1736370032868 "|task_4|color_Sensor:u_color_Sensor"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ADC_Controller ADC_Controller:u_ADC_Controller " "Elaborating entity \"ADC_Controller\" for hierarchy \"ADC_Controller:u_ADC_Controller\"" {  } { { "task_4.v" "u_ADC_Controller" { Text "C:/Users/dell/Desktop/Final_E-Yantra/Main-Version-In-Use(T4)/Top_Module/task_4.v" 77 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1736370032883 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Black_Line Black_Line:u_Black_Line " "Elaborating entity \"Black_Line\" for hierarchy \"Black_Line:u_Black_Line\"" {  } { { "task_4.v" "u_Black_Line" { Text "C:/Users/dell/Desktop/Final_E-Yantra/Main-Version-In-Use(T4)/Top_Module/task_4.v" 94 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1736370032899 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pwm_generator pwm_generator:left_pwm_generator " "Elaborating entity \"pwm_generator\" for hierarchy \"pwm_generator:left_pwm_generator\"" {  } { { "task_4.v" "left_pwm_generator" { Text "C:/Users/dell/Desktop/Final_E-Yantra/Main-Version-In-Use(T4)/Top_Module/task_4.v" 100 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1736370032919 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 pwm_generator.v(32) " "Verilog HDL assignment warning at pwm_generator.v(32): truncated value with size 32 to match size of target (13)" {  } { { "pwm_generator.v" "" { Text "C:/Users/dell/Desktop/Final_E-Yantra/Main-Version-In-Use(T4)/Top_Module/pwm_generator.v" 32 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1736370032919 "|task_4|pwm_generator:left_pwm_generator"}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_k724.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_k724.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_k724 " "Found entity 1: altsyncram_k724" {  } { { "db/altsyncram_k724.tdf" "" { Text "C:/Users/dell/Desktop/Final_E-Yantra/Main-Version-In-Use(T4)/Top_Module/db/altsyncram_k724.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1736370034689 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1736370034689 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_psc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_psc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_psc " "Found entity 1: mux_psc" {  } { { "db/mux_psc.tdf" "" { Text "C:/Users/dell/Desktop/Final_E-Yantra/Main-Version-In-Use(T4)/Top_Module/db/mux_psc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1736370034893 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1736370034893 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_dvf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_dvf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_dvf " "Found entity 1: decode_dvf" {  } { { "db/decode_dvf.tdf" "" { Text "C:/Users/dell/Desktop/Final_E-Yantra/Main-Version-In-Use(T4)/Top_Module/db/decode_dvf.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1736370034987 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1736370034987 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_1fi.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_1fi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_1fi " "Found entity 1: cntr_1fi" {  } { { "db/cntr_1fi.tdf" "" { Text "C:/Users/dell/Desktop/Final_E-Yantra/Main-Version-In-Use(T4)/Top_Module/db/cntr_1fi.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1736370035097 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1736370035097 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_qgc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_qgc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_qgc " "Found entity 1: cmpr_qgc" {  } { { "db/cmpr_qgc.tdf" "" { Text "C:/Users/dell/Desktop/Final_E-Yantra/Main-Version-In-Use(T4)/Top_Module/db/cmpr_qgc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1736370035160 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1736370035160 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_89j.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_89j.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_89j " "Found entity 1: cntr_89j" {  } { { "db/cntr_89j.tdf" "" { Text "C:/Users/dell/Desktop/Final_E-Yantra/Main-Version-In-Use(T4)/Top_Module/db/cntr_89j.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1736370035224 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1736370035224 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_cgi.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_cgi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_cgi " "Found entity 1: cntr_cgi" {  } { { "db/cntr_cgi.tdf" "" { Text "C:/Users/dell/Desktop/Final_E-Yantra/Main-Version-In-Use(T4)/Top_Module/db/cntr_cgi.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1736370035333 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1736370035333 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_rgc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_rgc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_rgc " "Found entity 1: cmpr_rgc" {  } { { "db/cmpr_rgc.tdf" "" { Text "C:/Users/dell/Desktop/Final_E-Yantra/Main-Version-In-Use(T4)/Top_Module/db/cmpr_rgc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1736370035379 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1736370035379 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_23j.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_23j.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_23j " "Found entity 1: cntr_23j" {  } { { "db/cntr_23j.tdf" "" { Text "C:/Users/dell/Desktop/Final_E-Yantra/Main-Version-In-Use(T4)/Top_Module/db/cntr_23j.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1736370035458 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1736370035458 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_ngc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_ngc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_ngc " "Found entity 1: cmpr_ngc" {  } { { "db/cmpr_ngc.tdf" "" { Text "C:/Users/dell/Desktop/Final_E-Yantra/Main-Version-In-Use(T4)/Top_Module/db/cmpr_ngc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1736370035520 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1736370035520 ""}
{ "Info" "ISGN_AE_SUCCESSFUL" "auto_signaltap_0 " "Analysis and Synthesis generated Signal Tap or debug node instance \"auto_signaltap_0\"" {  } {  } 0 12033 "Analysis and Synthesis generated Signal Tap or debug node instance \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1736370036023 ""}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "alt_sld_fab " "Starting IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11170 "Starting IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1736370036133 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2025.01.09.02:30:39 Progress: Loading sld7924f78a/alt_sld_fab_wrapper_hw.tcl " "2025.01.09.02:30:39 Progress: Loading sld7924f78a/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1736370039662 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1736370042156 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1736370042266 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1736370045254 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1736370045348 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1736370045458 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1736370045605 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1736370045605 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1736370045605 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "alt_sld_fab " "Finished IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11171 "Finished IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1736370046354 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld7924f78a/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld7924f78a/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/sld7924f78a/alt_sld_fab.v" "" { Text "C:/Users/dell/Desktop/Final_E-Yantra/Main-Version-In-Use(T4)/Top_Module/db/ip/sld7924f78a/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1736370046574 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1736370046574 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld7924f78a/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld7924f78a/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/sld7924f78a/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "C:/Users/dell/Desktop/Final_E-Yantra/Main-Version-In-Use(T4)/Top_Module/db/ip/sld7924f78a/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1736370046652 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1736370046652 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld7924f78a/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld7924f78a/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/sld7924f78a/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "C:/Users/dell/Desktop/Final_E-Yantra/Main-Version-In-Use(T4)/Top_Module/db/ip/sld7924f78a/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1736370046652 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1736370046652 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld7924f78a/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld7924f78a/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/sld7924f78a/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "C:/Users/dell/Desktop/Final_E-Yantra/Main-Version-In-Use(T4)/Top_Module/db/ip/sld7924f78a/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1736370046746 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1736370046746 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld7924f78a/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/sld7924f78a/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/sld7924f78a/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/Users/dell/Desktop/Final_E-Yantra/Main-Version-In-Use(T4)/Top_Module/db/ip/sld7924f78a/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 102 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1736370046856 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/sld7924f78a/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/Users/dell/Desktop/Final_E-Yantra/Main-Version-In-Use(T4)/Top_Module/db/ip/sld7924f78a/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1736370046856 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1736370046856 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld7924f78a/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld7924f78a/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/sld7924f78a/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "C:/Users/dell/Desktop/Final_E-Yantra/Main-Version-In-Use(T4)/Top_Module/db/ip/sld7924f78a/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1736370046934 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1736370046934 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "2 " "Inferred 2 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "pwm_generator:right_pwm_generator\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"pwm_generator:right_pwm_generator\|Div0\"" {  } { { "pwm_generator.v" "Div0" { Text "C:/Users/dell/Desktop/Final_E-Yantra/Main-Version-In-Use(T4)/Top_Module/pwm_generator.v" 42 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1736370048927 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "pwm_generator:left_pwm_generator\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"pwm_generator:left_pwm_generator\|Div0\"" {  } { { "pwm_generator.v" "Div0" { Text "C:/Users/dell/Desktop/Final_E-Yantra/Main-Version-In-Use(T4)/Top_Module/pwm_generator.v" 42 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1736370048927 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1736370048927 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "pwm_generator:right_pwm_generator\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"pwm_generator:right_pwm_generator\|lpm_divide:Div0\"" {  } { { "pwm_generator.v" "" { Text "C:/Users/dell/Desktop/Final_E-Yantra/Main-Version-In-Use(T4)/Top_Module/pwm_generator.v" 42 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1736370048975 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "pwm_generator:right_pwm_generator\|lpm_divide:Div0 " "Instantiated megafunction \"pwm_generator:right_pwm_generator\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 7 " "Parameter \"LPM_WIDTHN\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1736370048975 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1736370048975 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1736370048975 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1736370048975 ""}  } { { "pwm_generator.v" "" { Text "C:/Users/dell/Desktop/Final_E-Yantra/Main-Version-In-Use(T4)/Top_Module/pwm_generator.v" 42 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1736370048975 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_ihm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_ihm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_ihm " "Found entity 1: lpm_divide_ihm" {  } { { "db/lpm_divide_ihm.tdf" "" { Text "C:/Users/dell/Desktop/Final_E-Yantra/Main-Version-In-Use(T4)/Top_Module/db/lpm_divide_ihm.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1736370049022 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1736370049022 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_akh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_akh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_akh " "Found entity 1: sign_div_unsign_akh" {  } { { "db/sign_div_unsign_akh.tdf" "" { Text "C:/Users/dell/Desktop/Final_E-Yantra/Main-Version-In-Use(T4)/Top_Module/db/sign_div_unsign_akh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1736370049037 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1736370049037 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_84f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_84f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_84f " "Found entity 1: alt_u_div_84f" {  } { { "db/alt_u_div_84f.tdf" "" { Text "C:/Users/dell/Desktop/Final_E-Yantra/Main-Version-In-Use(T4)/Top_Module/db/alt_u_div_84f.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1736370049068 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1736370049068 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_7pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_7pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_7pc " "Found entity 1: add_sub_7pc" {  } { { "db/add_sub_7pc.tdf" "" { Text "C:/Users/dell/Desktop/Final_E-Yantra/Main-Version-In-Use(T4)/Top_Module/db/add_sub_7pc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1736370049131 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1736370049131 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_8pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_8pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_8pc " "Found entity 1: add_sub_8pc" {  } { { "db/add_sub_8pc.tdf" "" { Text "C:/Users/dell/Desktop/Final_E-Yantra/Main-Version-In-Use(T4)/Top_Module/db/add_sub_8pc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1736370049178 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1736370049178 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "4 " "4 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1736370049445 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "S_0 VCC " "Pin \"S_0\" is stuck at VCC" {  } { { "task_4.v" "" { Text "C:/Users/dell/Desktop/Final_E-Yantra/Main-Version-In-Use(T4)/Top_Module/task_4.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1736370049995 "|task_4|S_0"} { "Warning" "WMLS_MLS_STUCK_PIN" "S_1 GND " "Pin \"S_1\" is stuck at GND" {  } { { "task_4.v" "" { Text "C:/Users/dell/Desktop/Final_E-Yantra/Main-Version-In-Use(T4)/Top_Module/task_4.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1736370049995 "|task_4|S_1"} { "Warning" "WMLS_MLS_STUCK_PIN" "IN3 GND " "Pin \"IN3\" is stuck at GND" {  } { { "task_4.v" "" { Text "C:/Users/dell/Desktop/Final_E-Yantra/Main-Version-In-Use(T4)/Top_Module/task_4.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1736370049995 "|task_4|IN3"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1736370049995 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1736370050074 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "15 " "15 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1736370050936 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/dell/Desktop/Final_E-Yantra/Main-Version-In-Use(T4)/Top_Module/output_files/Task-4.map.smsg " "Generated suppressed messages file C:/Users/dell/Desktop/Final_E-Yantra/Main-Version-In-Use(T4)/Top_Module/output_files/Task-4.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1736370051172 ""}
{ "Critical Warning" "WAMERGE_SLD_INSTANCE_WITH_INVALID_CONNECTIONS" "auto_signaltap_0 33 51 0 0 18 " "Partially connected in-system debug instance \"auto_signaltap_0\" to 33 of its 51 required data inputs, trigger inputs, acquisition clocks, and dynamic pins.  There were 0 illegal, 0 inaccessible, and 18 missing sources or connections." {  } {  } 1 35025 "Partially connected in-system debug instance \"%1!s!\" to %2!d! of its %3!d! required data inputs, trigger inputs, acquisition clocks, and dynamic pins.  There were %4!d! illegal, %5!d! inaccessible, and %6!d! missing sources or connections." 0 0 "Analysis & Synthesis" 0 -1 1736370052176 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1736370052207 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1736370052207 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1635 " "Implemented 1635 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "7 " "Implemented 7 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1736370052427 ""} { "Info" "ICUT_CUT_TM_OPINS" "27 " "Implemented 27 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1736370052427 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1591 " "Implemented 1591 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1736370052427 ""} { "Info" "ICUT_CUT_TM_RAMS" "9 " "Implemented 9 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1736370052427 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1736370052427 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 42 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 42 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4835 " "Peak virtual memory: 4835 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1736370052474 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jan 09 02:30:52 2025 " "Processing ended: Thu Jan 09 02:30:52 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1736370052474 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:29 " "Elapsed time: 00:00:29" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1736370052474 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:38 " "Total CPU time (on all processors): 00:00:38" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1736370052474 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1736370052474 ""}
