


                              Fusion Compiler (TM)

             Version U-2022.12-SP6 for linux64 - Aug 25, 2023 -SLE

                    Copyright (c) 1988 - 2023 Synopsys, Inc.
   This software and the associated documentation are proprietary to Synopsys,
 Inc. This software may only be used in accordance with the terms and conditions
 of a written license agreement with Synopsys, Inc. All other use, reproduction,
   or distribution of this software is strictly prohibited.  Licensed Products
     communicate with Synopsys servers for the purpose of providing software
    updates, detecting software piracy and verifying that customers are using
    Licensed Products in conformity with the applicable License Key for such
  Licensed Products. Synopsys will use information gathered in connection with
    this process to deliver software updates and pursue software pirates and
                                   infringers.

 Inclusivity & Diversity - Visit SolvNetPlus to read the "Synopsys Statement on
            Inclusivity and Diversity" (Refer to article 000036315 at
                        https://solvnetplus.synopsys.com)
 
Information: Term was not able to be set up using xterm-256color . Using "xterm" by default instead. (CLE-10)
#####################################
#####          Routing          #####
#####################################
# Sourcing setup script
source -echo ../../setup/icc2_dp_setup.tcl
set CURR_DIR  [pwd]
set PROY_HOME ${CURR_DIR}/../..;
set TSMC_HOME "/mnt/vol_NFS_rh003/profesores/pmendoza/KITS/TSMCHOME";
############################
## RTL file name and type ##
############################
set DESIGN_NAME "top"
set HDL "sverilog"
set DESIGN_LIBRARY "${DESIGN_NAME}_lib"
#################################
set time [get_date]
puts "Command Start at: ${time}"
Command Start at: Sun May 25 01:24:41 2025
####################################
### 1. Variables for design prep ###
####################################
### SDC File
set SDCNAME "${DESIGN_NAME}"
### Ref Libs
set NDM_LIBS_PATH "../../setup/ndm_libraries/ndm/"
set STD_TIME_FRAME "../../setup/ndm_libraries/ndm/tcbn65lphpbwp_1.ndm"
set REFERENCE_LIBRARY "{${STD_TIME_FRAME} }"
set REFERENCE_LIBRARY 		[list   ${NDM_LIBS_PATH}/tcbn65lphpbwpcghvt_1_physical_only.ndm \
									${NDM_LIBS_PATH}/tcbn65lphpbwp_1_physical_only.ndm \
									${NDM_LIBS_PATH}/tpdn65lpgv2od3_sd_physical_only.ndm \
									${NDM_LIBS_PATH}/tpfn65lpgv2od3_physical_only.ndm \
									${NDM_LIBS_PATH}/tpbn65v_physical_only.ndm \
									${NDM_LIBS_PATH}/tpin65gv_physical_only.ndm \
									${NDM_LIBS_PATH}/tcbn65lphpbwpcghvt_1.ndm \
									${NDM_LIBS_PATH}/tcbn65lphpbwp_1.ndm \
									${NDM_LIBS_PATH}/tpdn65lpgv2od3_sdml.ndm \
									${NDM_LIBS_PATH}/tpfn65lpgv2od3ml.ndm \
									${NDM_LIBS_PATH}/ts1n65lpa2048x32m4_140a_5m.ndm ];
################################
### 2. Tech files and setup ####
################################
set TECH_FILE "${TSMC_HOME}/digital/Back_End/milkyway/tcbn65lphpbwp_140a/techfiles/tsmcn65_9lmT2.tf"
set TECH_LIB ""
#######################
## Layers and widths ##
#######################
set STANDARD_CELLS_WIDTH 0.42
set MAX_ROUTING_LAYER   "M6"
set MIN_ROUTING_LAYER   "M2"
set TARGET_SKEW         0.1
set RTL_PATH		"${CURR_DIR}/../../../common/rtl"
set SDC_PATH		"${CURR_DIR}/../../../common/sdc"
set SDC_FILE		"${CURR_DIR}/${DESIGN_NAME}.sdc"
####################################################
set VERILOG_PATH	"${RTL_PATH}/verilog"
set SVERILOG_PATH	"${RTL_PATH}/sverilog" 
set VHDL_PATH		"${RTL_PATH}/vhdl"
set RESULTS_PATH	"${CURR_DIR}/../../results"
set REPORTS_PATH	"${CURR_DIR}/../../reports"
###########
## Paths ##
###########
set DRC_RUNSET_FILE	"${CURR_DIR}/../../DRC/ICVLN65S_9M_6X2Z.26_1a"
set GDS_MAP_FILE        "${TSMC_HOME}/digital/Back_End/milkyway/tcbn65lphpbwpcg_200a/gdsout_6X2Z.map"
set ICV                "-I /mnt/vol_synopsys2023/pdks/xfab/design/xkit/xh018/synopsys/v9_0/ICValidator/v9_0_2"
####################
## Auto-floorplan ##
####################
set CONTROL_AUTO           "core"
# Percentage of cell area usage
set CORE_UTILIZATION_AUTO  0.5
# Move the nucleus 10 units
set CORE_OFFSET_AUTO       10
# Core shape
set SHAPE_AUTO             "R"
# Aspect ratio
set SIDE_RATIO_AUTO        {1 1.5}
# Flip the first row of the cell
set FFR_AUTO               "true"
# Using the M3 layer for pins
set LAYER_PIN_AUTO         {M3}
# Allows pins on all sides of the cell
set SIDES_AUTO             {1 2 3 4}
# Distance between pins
set PIN_SPACE_AUTO         4
######################
## Floorplan manual ##
######################
set CONTROL_M            "core"
# Percentage of cell area usage
set CORE_UTILIZATION_M   0.5
# Move the nucleus 10 units 
set CORE_OFFSET_M        10
# Core shape
set SHAPE_M              "R"
# Aspect ratio 
set SIDE_RATIO_M         {1.5 1}
# Flip the first row of the cell
set FFR_M                "true" 
# Using the M3 layer for pins
set LAYER_PIN_M          {M3}
# Allows pins on all sides of the cell
set SIDES_M              {1 2 3 4}
# Distance between pins
set PIN_SPACE_M          4 
#########################
## Configure MultiCore ##
#########################
set_host_options -name Oculi -max_cores 2
#report_host_options
source ${CURR_DIR}/../../setup/utilities.tcl
set UNSELECT_RULES "PO.DN.2* OD.DN.2* M*.DN.1* CSR.R.1* DM*.R.1*"
PO.DN.2* OD.DN.2* M*.DN.1* CSR.R.1* DM*.R.1*
#### ----- Open lib and create new block from previous script (06_clock_opt.tcl) ----- ####
# Open the design library
open_lib ${DESIGN_LIBRARY}
Information: Loading library file '/mnt/vol_NFS_rh003/estudiantes/DANIELA_VARGAS/Version_final/0516/versiones_finales/semana14/Registro_Hamming/Hamming_32/FLOW/fc_flow/flow/work/top_lib' (FILE-007)
Information: Loading library file '/mnt/vol_NFS_rh003/estudiantes/DANIELA_VARGAS/Version_final/0516/versiones_finales/semana14/Registro_Hamming/Hamming_32/FLOW/fc_flow/setup/ndm_libraries/ndm/tcbn65lphpbwpcghvt_1_physical_only.ndm' (FILE-007)
Information: Loading library file '/mnt/vol_NFS_rh003/estudiantes/DANIELA_VARGAS/Version_final/0516/versiones_finales/semana14/Registro_Hamming/Hamming_32/FLOW/fc_flow/setup/ndm_libraries/ndm/tcbn65lphpbwp_1_physical_only.ndm' (FILE-007)
Information: Loading library file '/mnt/vol_NFS_rh003/estudiantes/DANIELA_VARGAS/Version_final/0516/versiones_finales/semana14/Registro_Hamming/Hamming_32/FLOW/fc_flow/setup/ndm_libraries/ndm/tpdn65lpgv2od3_sd_physical_only.ndm' (FILE-007)
Information: Loading library file '/mnt/vol_NFS_rh003/estudiantes/DANIELA_VARGAS/Version_final/0516/versiones_finales/semana14/Registro_Hamming/Hamming_32/FLOW/fc_flow/setup/ndm_libraries/ndm/tpfn65lpgv2od3_physical_only.ndm' (FILE-007)
Information: Loading library file '/mnt/vol_NFS_rh003/estudiantes/DANIELA_VARGAS/Version_final/0516/versiones_finales/semana14/Registro_Hamming/Hamming_32/FLOW/fc_flow/setup/ndm_libraries/ndm/tpbn65v_physical_only.ndm' (FILE-007)
Information: Loading library file '/mnt/vol_NFS_rh003/estudiantes/DANIELA_VARGAS/Version_final/0516/versiones_finales/semana14/Registro_Hamming/Hamming_32/FLOW/fc_flow/setup/ndm_libraries/ndm/tpin65gv_physical_only.ndm' (FILE-007)
Information: Loading library file '/mnt/vol_NFS_rh003/estudiantes/DANIELA_VARGAS/Version_final/0516/versiones_finales/semana14/Registro_Hamming/Hamming_32/FLOW/fc_flow/setup/ndm_libraries/ndm/tcbn65lphpbwpcghvt_1.ndm' (FILE-007)
Information: Loading library file '/mnt/vol_NFS_rh003/estudiantes/DANIELA_VARGAS/Version_final/0516/versiones_finales/semana14/Registro_Hamming/Hamming_32/FLOW/fc_flow/setup/ndm_libraries/ndm/tcbn65lphpbwp_1.ndm' (FILE-007)
Information: Loading library file '/mnt/vol_NFS_rh003/estudiantes/DANIELA_VARGAS/Version_final/0516/versiones_finales/semana14/Registro_Hamming/Hamming_32/FLOW/fc_flow/setup/ndm_libraries/ndm/tpdn65lpgv2od3_sdml.ndm' (FILE-007)
Information: Loading library file '/mnt/vol_NFS_rh003/estudiantes/DANIELA_VARGAS/Version_final/0516/versiones_finales/semana14/Registro_Hamming/Hamming_32/FLOW/fc_flow/setup/ndm_libraries/ndm/tpfn65lpgv2od3ml.ndm' (FILE-007)
Information: Loading library file '/mnt/vol_NFS_rh003/estudiantes/DANIELA_VARGAS/Version_final/0516/versiones_finales/semana14/Registro_Hamming/Hamming_32/FLOW/fc_flow/setup/ndm_libraries/ndm/ts1n65lpa2048x32m4_140a_5m.ndm' (FILE-007)
Warning: Technology used to create frame-view and current technology have inconsistency: Fat table contents are different. (FRAM-054)
Warning: Technology 'tcbn65lphpbwpcghvt.tf' used for frame-view creation in library 'tcbn65lphpbwpcghvt_1_physical_only', is inconsistent with the current technology 'tsmcn65_9lmT2.tf' of library 'top_lib'. Please run derive_design_level_via_regions to generate up-do-date via region in the design library. (NDM-102)
Warning: Technology used to create frame-view and current technology have inconsistency: Fat table contents are different. (FRAM-054)
Warning: Technology 'tpdn65lpgv2od3_sd.tf' used for frame-view creation in library 'tpdn65lpgv2od3_sd_physical_only', is inconsistent with the current technology 'tsmcn65_9lmT2.tf' of library 'top_lib'. Please run derive_design_level_via_regions to generate up-do-date via region in the design library. (NDM-102)
Warning: Technology used to create frame-view and current technology have inconsistency: Fat table contents are different. (FRAM-054)
Warning: Technology 'tpfn65lpgv2od3.tf' used for frame-view creation in library 'tpfn65lpgv2od3_physical_only', is inconsistent with the current technology 'tsmcn65_9lmT2.tf' of library 'top_lib'. Please run derive_design_level_via_regions to generate up-do-date via region in the design library. (NDM-102)
Warning: Technology used to create frame-view and current technology have inconsistency: Fat table contents are different. (FRAM-054)
Warning: Technology 'tcbn65lphpbwpcghvt.tf' used for frame-view creation in library 'tcbn65lphpbwpcghvt_1', is inconsistent with the current technology 'tsmcn65_9lmT2.tf' of library 'top_lib'. Please run derive_design_level_via_regions to generate up-do-date via region in the design library. (NDM-102)
Warning: Technology used to create frame-view and current technology have inconsistency: Fat table contents are different. (FRAM-054)
Warning: Technology 'tpdn65lpgv2od3_sd.tf' used for frame-view creation in library 'tpdn65lpgv2od3_sdml', is inconsistent with the current technology 'tsmcn65_9lmT2.tf' of library 'top_lib'. Please run derive_design_level_via_regions to generate up-do-date via region in the design library. (NDM-102)
Warning: Technology used to create frame-view and current technology have inconsistency: Fat table contents are different. (FRAM-054)
Warning: Technology 'tpfn65lpgv2od3.tf' used for frame-view creation in library 'tpfn65lpgv2od3ml', is inconsistent with the current technology 'tsmcn65_9lmT2.tf' of library 'top_lib'. Please run derive_design_level_via_regions to generate up-do-date via region in the design library. (NDM-102)
{top_lib}
# Copy and open block
copy_block -from ${DESIGN_NAME}/clock_opt -to ${DESIGN_NAME}/route_opt
Information: User units loaded from library 'tcbn65lphpbwpcghvt_1' (LNK-040)
{top_lib:top/route_opt.design}
open_block ${DESIGN_NAME}/route_opt
Information: Incrementing open_count of block 'top_lib:top/route_opt.design' to 2. (DES-021)
{top_lib:top/route_opt.design}
#### ----- Setup application options ----- ####
set_app_options -name route.global.force_rerun_after_global_route_opt -value true
Warning: application option <route.global.force_rerun_after_global_route_opt> is deprecated and scheduled for removal in a future release. See the man page for this  application option for migration assistance. (NDMUI-441)
route.global.force_rerun_after_global_route_opt true
set_app_options -name route.global.timing_driven -value true
route.global.timing_driven true
set_app_options -name route.track.timing_driven -value true
route.track.timing_driven true
set_app_options -name route.detail.timing_driven -value true
route.detail.timing_driven true
set_app_options -name route.detail.antenna_fixing_preference -value use_diodes
route.detail.antenna_fixing_preference use_diodes
set_app_options -name route.detail.insert_diodes_during_routing -value true
route.detail.insert_diodes_during_routing true
set_app_options -name route.detail.diode_libcell_names -value */ANTENNAHPBWP
route.detail.diode_libcell_names */ANTENNAHPBWP
# Improve routability ----------------- ALSO CHECK THIS WITH PABLO
set_app_options    -name route.common.wire_on_grid_by_layer_name   -value {{M1 true } {M2 true} {M3 true}}
route.common.wire_on_grid_by_layer_name {{M1 true} {M2 true} {M3 true}}
set_app_options    -name route.common.via_on_grid_by_layer_name    -value {{VIA1_C false} {VIA2_C true}}
route.common.via_on_grid_by_layer_name {{VIA1_C false} {VIA2_C true}}
#### ----- Routing constraint ---- ####
set_ignored_layers \
    -min_routing_layer ${MIN_ROUTING_LAYER} \
    -max_routing_layer ${MAX_ROUTING_LAYER}
Using libraries: top_lib tcbn65lphpbwpcghvt_1_physical_only tcbn65lphpbwp_1_physical_only tpdn65lpgv2od3_sd_physical_only tpfn65lpgv2od3_physical_only tpbn65v_physical_only tpin65gv_physical_only tcbn65lphpbwpcghvt_1 tcbn65lphpbwp_1 tpdn65lpgv2od3_sdml tpfn65lpgv2od3ml ts1n65lpa2048x32m4_140a_5m
Updating block top_lib:top/route_opt.design
Information: Total 1 mismatches are found on block 'top_lib:top/route_opt.design'. (DMM-116)
Design 'top' was successfully linked.
1
#### ----- Routing blockage example ----- ####
#create_routing_blockage -boundary {{7.9600 8.0000} {7.9600 14.0000} {15.9520 14.0000} {15.9520 8.0000}} -net_types {signal} -layers {M4} -name_prefix RB -zero_spacing
#### -----  Routing flow ----- ####
# Generate reports
sizeof_collection [get_nets -hierarchical *]
497
report_ignored_layers
****************************************
Report : Ignored Layers
Design : top
Version: U-2022.12-SP6
Date   : Sun May 25 01:24:41 2025
****************************************
Layer Attribute                 Value
--------------------------------------------------------------------------------
Min Routing Layer               M2
Max Routing Layer               M6
RC Estimation Ignored Layers    PO M1 M7 M8 M9 AP 
1
report_scenarios
****************************************
Report : scenario
Design : top
Version: U-2022.12-SP6
Date   : Sun May 25 01:24:41 2025
****************************************

                                                                     Leakage  Dynamic                              Cell  Signal
Name            Mode            Corner          Active  Setup  Hold  Power    Power    Max_tran  Max_cap  Min_cap  EM    EM
-------------------------------------------------------------------------------------------------------------------------------
scenarioFF *    mode1           cornerFF        true    false  true  true     true     true      true     true     false false
scenarioSS *    mode1           cornerSS        true    true   false true     true     true      true     true     false false

1
# Check the design
check_routability

=========================================================
==     Check for PG Net Open  ==
=========================================================


>>>>>> No PG net open

=========================================================
==     Check for global route app-option  ==
=========================================================

>>> The option values are suggested.

Cell Min-Routing-Layer = M2
Cell Max-Routing-Layer = M6
Error: The 'VIA1_C' value specified for the 'common.via_on_grid_by_layer_name' option is invalid. (ZRT-476)
Error: The 'VIA2_C' value specified for the 'common.via_on_grid_by_layer_name' option is invalid. (ZRT-476)
Found antenna rule mode 1, diode mode 4:
	layer M1: , diode ratio {0 0 1 0 0} 
	layer M2: , diode ratio {0 0 1 0 0} 
	layer M3: , diode ratio {0 0 1 0 0} 
	layer M4: , diode ratio {0 0 1 0 0} 
	layer M5: , diode ratio {0 0 1 0 0} 
	layer M6: , diode ratio {0 0 1 0 0} 
	layer M7: , diode ratio {0 0 1 0 0} 
	layer M8: , diode ratio {0 0 1 0 0} 
	layer M9:  max ratio 5000, diode ratio {0.06 0 8000 50000} 
	layer AP: , diode ratio {0 0 1 0 0} 
	layer CO: , diode ratio {0 0 1 0 0} 
	layer VIA1:  max ratio 20, diode ratio {0 0 1 0 0} 
	layer VIA2:  max ratio 20, diode ratio {0 0 1 0 0} 
	layer VIA3:  max ratio 20, diode ratio {0 0 1 0 0} 
	layer VIA4:  max ratio 20, diode ratio {0 0 1 0 0} 
	layer VIA5:  max ratio 20, diode ratio {0 0 1 0 0} 
	layer VIA6:  max ratio 20, diode ratio {0 0 1 0 0} 
	layer VIA7:  max ratio 20, diode ratio {0 0 1 0 0} 
	layer VIA8:  max ratio 20, diode ratio {0 0 1 0 0} 
	layer RV:  max ratio 200, diode ratio {0.06 0 83 400} 
Found antenna rule mode 2, diode mode 4:
	layer M1:  max ratio 5000 metal scale 1, diode ratio {0.06 0 456 43000} 
	layer M2:  max ratio 5000 metal scale 1, diode ratio {0.06 0 456 43000} 
	layer M3:  max ratio 5000 metal scale 1, diode ratio {0.06 0 456 43000} 
	layer M4:  max ratio 5000 metal scale 1, diode ratio {0.06 0 456 43000} 
	layer M5:  max ratio 5000 metal scale 1, diode ratio {0.06 0 456 43000} 
	layer M6:  max ratio 5000 metal scale 1, diode ratio {0.06 0 456 43000} 
	layer M7:  max ratio 5000 metal scale 1, diode ratio {0.06 0 456 43000} 
	layer M8:  max ratio 5000 metal scale 1, diode ratio {0.06 0 456 43000} 
	layer M9:  max ratio 5000 metal scale 1, diode ratio {0 1 0 0} 
	layer AP:  metal scale 1, diode ratio {0 0 1 0 0} 
	layer CO: , diode ratio {0 0 1 0 0} 
	layer VIA1:  max ratio 900 cut scale 1, diode ratio {0.06 0 210 900} 
	layer VIA2:  max ratio 900 cut scale 1, diode ratio {0.06 0 210 900} 
	layer VIA3:  max ratio 900 cut scale 1, diode ratio {0.06 0 210 900} 
	layer VIA4:  max ratio 900 cut scale 1, diode ratio {0.06 0 210 900} 
	layer VIA5:  max ratio 900 cut scale 1, diode ratio {0.06 0 210 900} 
	layer VIA6:  max ratio 900 cut scale 1, diode ratio {0.06 0 210 900} 
	layer VIA7:  max ratio 900 cut scale 1, diode ratio {0.06 0 210 900} 
	layer VIA8:  max ratio 900 cut scale 1, diode ratio {0.06 0 210 900} 
	layer RV:  cut scale 1, diode ratio {0 0 1 0 0} 
Found antenna rule mode 4, diode mode 4:
	layer M1: , diode ratio {0 0 1 0 0} 
	layer M2: , diode ratio {0 0 1 0 0} 
	layer M3: , diode ratio {0 0 1 0 0} 
	layer M4: , diode ratio {0 0 1 0 0} 
	layer M5: , diode ratio {0 0 1 0 0} 
	layer M6: , diode ratio {0 0 1 0 0} 
	layer M7: , diode ratio {0 0 1 0 0} 
	layer M8: , diode ratio {0 0 1 0 0} 
	layer M9: , diode ratio {0 0 1 0 0} 
	layer AP:  max ratio 2000, diode ratio {0.06 0 8000 30000} 
	layer CO: , diode ratio {0 0 1 0 0} 
	layer VIA1: , diode ratio {0 0 1 0 0} 
	layer VIA2: , diode ratio {0 0 1 0 0} 
	layer VIA3: , diode ratio {0 0 1 0 0} 
	layer VIA4: , diode ratio {0 0 1 0 0} 
	layer VIA5: , diode ratio {0 0 1 0 0} 
	layer VIA6: , diode ratio {0 0 1 0 0} 
	layer VIA7: , diode ratio {0 0 1 0 0} 
	layer VIA8: , diode ratio {0 0 1 0 0} 
	layer RV: , diode ratio {0 0 1 0 0} 
Information: Option route.detail.force_end_on_preferred_grid will be ignored since none of the layers have preferred grid. (ZRT-703)
Skipping 1 internal pins that are not physical. Set route.common.verbose_level to > 0 and run routing command to get skipped pin names.
Info: number of net_type_blockage: 0 
Information: Via ladder engine would be activated for pattern must join connection in certain commands. Please refer to man-page for the command list. (ZRT-619)
Via on layer (VIA1) needs more than one tracks
Warning: Layer M1 pitch 0.200 may be too small: wire/via-down 0.180, wire/via-up 0.225. (ZRT-026)
Via on layer (VIA7) needs more than one tracks
Warning: Layer M7 pitch 0.200 may be too small: wire/via-down 0.200, wire/via-up 0.350. (ZRT-026)
Via on layer (RV) needs more than one tracks
Warning: Layer M9 pitch 0.800 may be too small: wire/via-down 0.800, wire/via-up 3.600. (ZRT-026)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 3.35 outside the layer range. (ZRT-707)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 3.35 outside the layer range on clock nets. (ZRT-718)
Information: When applicable layer based tapering will taper up to 0.00 in distance from the pin. (ZRT-706)
Warning: High fanout net VDD can affect runtime for antenna fixing. (ZRT-626)
Warning: High fanout net VSS can affect runtime for antenna fixing. (ZRT-626)
Printing options for 'route.common.*'
common.via_on_grid_by_layer_name                        :	 {VIA1_C false} {VIA2_C true}
common.wire_on_grid_by_layer_name                       :	 {M1 true} {M2 true} {M3 true}

Printing options for 'route.detail.*'
detail.antenna_fixing_preference                        :	 use_diodes          
detail.diode_libcell_names                              :	 */ANTENNAHPBWP      
detail.insert_diodes_during_routing                     :	 true                
detail.timing_driven                                    :	 true                

Printing options for 'route.auto_via_ladder.*'


============================================
==  Check for design                      ==
============================================

>>> No net contains a large number of ports 

>>> No port contains a large number of pins 


================================
==  Check for PG DPT on Track ==
================================
>>>>>> Number of PG rails cross even number of track: 0

============================================
==  Check for PG PreRoute setting         ==
============================================
 No number_of_secondary_pg_pin_connections setting and skip checking 
 
============================================
==        Check for pins         ==
============================================

>>>>>> found 40 nonzero-spacing blockages overlap pins

============================================
==  Check for overlap of standard cells   ==
============================================

>>>>>> No overlap of standard cells found

============================================
==     Check for min-grid violations      ==
============================================

  >>>> No Library min-grid violations found

  >>>> No Design min-grid violations found

>>>>>> No min-grid violations found


============================================
==    Check for out-of-boundary ports     ==
============================================

>>>>>> No out-of-boundary error found

============================================
==        Check for blocked ports         ==
============================================

>>>>>> Port might be blocked by layer constraints - min/max and freeze layer settings

>>>>>> Port might be blocked by check port access

>>>>>> No blocked ports found

>>>>>> Net blocked by layer constraints - min/max and freeze layer settings

>>>>>> No blocked nets found

============================================
==     Check for shielding violations     ==
============================================

>>>>>> The following Non-PG net has a shape with shape_use shield_route

>>> No non-PG net has a shape with shape_use shield_route.

>>>>>> The following PG net has shape with shape_use detail_route and shape length is too long.

>>> No PG net has shape with shape_use detail_route and shape length is too long.

>>>>>> The following nets with shield non-default rule has no internal data representation in Zroute.

>>> No nets with shield non-default rule has no internal data representation in Zroute.


>>> No valid P/G net specified in route.common.shielding_nets.

============================================
==     Check for via cut blockage violation   ==
============================================

>>>>>> The following via cut blockages are wrongly treated as real vias.

>>> No via cut blockage is wrongly treated as real via.

============================================
==     Check for custom via definition    ==
============================================

>>> No custom via definition has too many cuts

============================================
==          Check for via master          ==
============================================

>>> The total number of via master definition is 164

===============================================
==     Check non-default rule setting        ==
===============================================

>>> No NDR width is larger than signalRouteMaxWidth

>>> No NDR shield width is larger than signalRouteMaxWidth

======================================================
==     Check redundant duplicated PG shapes         ==
======================================================

>>> No redundant duplicated PG shapes overlap with each other.

===========================================================
==     Check library cell has non-routing layer pins     ==
===========================================================

>>> No cell has non-routing layer pins to be connected.

============================================
==     Check over promoted nets           ==
============================================

>>> No over promoted nets.

End of check_routability
rtapiOptAttrInterf: set attribute check_routability_called=1748157884 
# Global routing
route_global
Information: Forcing rerun of global router after global_route_opt due to app option route.global.force_rerun_after_global_route_opt being set. (ZRT-608)
Generating Timing information  
Information: Timer using 1 threads
Information: Corner cornerFF: no PVT mismatches. (PVT-032)
Information: Corner cornerSS: no PVT mismatches. (PVT-032)
Information: The stitching and editing of coupling caps is turned OFF for design 'top_lib:top/route_opt.design'. (TIM-125)
Information: Design top has 497 nets, 0 global routed, 5 detail routed. (NEX-024)
Information: The RC mode used is CTO for design 'top'. (NEX-022)
Information: Design Average RC for design top  (NEX-011)
Information: r = 0.949925 ohm/um, via_r = 1.815407 ohm/cut, c = 0.165238 ff/um, cc = 0.000000 ff/um (X dir) (NEX-017)
Information: r = 0.862118 ohm/um, via_r = 1.815407 ohm/cut, c = 0.162294 ff/um, cc = 0.000000 ff/um (Y dir) (NEX-017)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 495, routed nets = 5, across physical hierarchy nets = 0, parasitics cached nets = 495, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)
************************************************************
Timer Settings:
Delay Calculation Style:                   auto
Signal Integrity Analysis:                 disabled
Timing Window Analysis:                    disabled
Advanced Waveform Propagation:             disabled
Variation Type:                            fixed_derate
Clock Reconvergence Pessimism Removal:     disabled
Advanced Receiver Model:                   disabled
ML Acceleration:                           off
************************************************************
Design  Scenario scenarioSS (Mode mode1 Corner cornerSS)
Generating Timing information  ... Done
Information: The net parasitics of block top are cleared. (TIM-123)
[End of Generating Timing Information] Elapsed real time: 0:00:00 
[End of Generating Timing Information] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Start Global Route ... 
[Init] Elapsed real time: 0:00:00 
[Init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Init] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Init] Total (MB): Used    7  Alloctr    7  Proc 7585 
Info: route.global.delay_based_route_rejection is 16.
Printing options for 'route.common.*'
common.via_on_grid_by_layer_name                        :	 {VIA1_C false} {VIA2_C true}
common.wire_on_grid_by_layer_name                       :	 {M1 true} {M2 true} {M3 true}

Printing options for 'route.global.*'
global.force_rerun_after_global_route_opt               :	 true                
global.timing_driven                                    :	 true                

Begin global routing.
Cell Min-Routing-Layer = M2
Cell Max-Routing-Layer = M6
Error: The 'VIA1_C' value specified for the 'common.via_on_grid_by_layer_name' option is invalid. (ZRT-476)
Error: The 'VIA2_C' value specified for the 'common.via_on_grid_by_layer_name' option is invalid. (ZRT-476)
Found antenna rule mode 1, diode mode 4:
	layer M1: , diode ratio {0 0 1 0 0} 
	layer M2: , diode ratio {0 0 1 0 0} 
	layer M3: , diode ratio {0 0 1 0 0} 
	layer M4: , diode ratio {0 0 1 0 0} 
	layer M5: , diode ratio {0 0 1 0 0} 
	layer M6: , diode ratio {0 0 1 0 0} 
	layer M7: , diode ratio {0 0 1 0 0} 
	layer M8: , diode ratio {0 0 1 0 0} 
	layer M9:  max ratio 5000, diode ratio {0.06 0 8000 50000} 
	layer AP: , diode ratio {0 0 1 0 0} 
	layer CO: , diode ratio {0 0 1 0 0} 
	layer VIA1:  max ratio 20, diode ratio {0 0 1 0 0} 
	layer VIA2:  max ratio 20, diode ratio {0 0 1 0 0} 
	layer VIA3:  max ratio 20, diode ratio {0 0 1 0 0} 
	layer VIA4:  max ratio 20, diode ratio {0 0 1 0 0} 
	layer VIA5:  max ratio 20, diode ratio {0 0 1 0 0} 
	layer VIA6:  max ratio 20, diode ratio {0 0 1 0 0} 
	layer VIA7:  max ratio 20, diode ratio {0 0 1 0 0} 
	layer VIA8:  max ratio 20, diode ratio {0 0 1 0 0} 
	layer RV:  max ratio 200, diode ratio {0.06 0 83 400} 
Found antenna rule mode 2, diode mode 4:
	layer M1:  max ratio 5000 metal scale 1, diode ratio {0.06 0 456 43000} 
	layer M2:  max ratio 5000 metal scale 1, diode ratio {0.06 0 456 43000} 
	layer M3:  max ratio 5000 metal scale 1, diode ratio {0.06 0 456 43000} 
	layer M4:  max ratio 5000 metal scale 1, diode ratio {0.06 0 456 43000} 
	layer M5:  max ratio 5000 metal scale 1, diode ratio {0.06 0 456 43000} 
	layer M6:  max ratio 5000 metal scale 1, diode ratio {0.06 0 456 43000} 
	layer M7:  max ratio 5000 metal scale 1, diode ratio {0.06 0 456 43000} 
	layer M8:  max ratio 5000 metal scale 1, diode ratio {0.06 0 456 43000} 
	layer M9:  max ratio 5000 metal scale 1, diode ratio {0 1 0 0} 
	layer AP:  metal scale 1, diode ratio {0 0 1 0 0} 
	layer CO: , diode ratio {0 0 1 0 0} 
	layer VIA1:  max ratio 900 cut scale 1, diode ratio {0.06 0 210 900} 
	layer VIA2:  max ratio 900 cut scale 1, diode ratio {0.06 0 210 900} 
	layer VIA3:  max ratio 900 cut scale 1, diode ratio {0.06 0 210 900} 
	layer VIA4:  max ratio 900 cut scale 1, diode ratio {0.06 0 210 900} 
	layer VIA5:  max ratio 900 cut scale 1, diode ratio {0.06 0 210 900} 
	layer VIA6:  max ratio 900 cut scale 1, diode ratio {0.06 0 210 900} 
	layer VIA7:  max ratio 900 cut scale 1, diode ratio {0.06 0 210 900} 
	layer VIA8:  max ratio 900 cut scale 1, diode ratio {0.06 0 210 900} 
	layer RV:  cut scale 1, diode ratio {0 0 1 0 0} 
Found antenna rule mode 4, diode mode 4:
	layer M1: , diode ratio {0 0 1 0 0} 
	layer M2: , diode ratio {0 0 1 0 0} 
	layer M3: , diode ratio {0 0 1 0 0} 
	layer M4: , diode ratio {0 0 1 0 0} 
	layer M5: , diode ratio {0 0 1 0 0} 
	layer M6: , diode ratio {0 0 1 0 0} 
	layer M7: , diode ratio {0 0 1 0 0} 
	layer M8: , diode ratio {0 0 1 0 0} 
	layer M9: , diode ratio {0 0 1 0 0} 
	layer AP:  max ratio 2000, diode ratio {0.06 0 8000 30000} 
	layer CO: , diode ratio {0 0 1 0 0} 
	layer VIA1: , diode ratio {0 0 1 0 0} 
	layer VIA2: , diode ratio {0 0 1 0 0} 
	layer VIA3: , diode ratio {0 0 1 0 0} 
	layer VIA4: , diode ratio {0 0 1 0 0} 
	layer VIA5: , diode ratio {0 0 1 0 0} 
	layer VIA6: , diode ratio {0 0 1 0 0} 
	layer VIA7: , diode ratio {0 0 1 0 0} 
	layer VIA8: , diode ratio {0 0 1 0 0} 
	layer RV: , diode ratio {0 0 1 0 0} 
Information: Option route.detail.force_end_on_preferred_grid will be ignored since none of the layers have preferred grid. (ZRT-703)
Skipping 1 internal pins that are not physical. Set route.common.verbose_level to > 0 and run routing command to get skipped pin names.
Info: number of net_type_blockage: 0 
Information: Via ladder engine would be activated for pattern must join connection in certain commands. Please refer to man-page for the command list. (ZRT-619)
Via on layer (VIA1) needs more than one tracks
Warning: Layer M1 pitch 0.200 may be too small: wire/via-down 0.180, wire/via-up 0.225. (ZRT-026)
Via on layer (VIA7) needs more than one tracks
Warning: Layer M7 pitch 0.200 may be too small: wire/via-down 0.200, wire/via-up 0.350. (ZRT-026)
Via on layer (RV) needs more than one tracks
Warning: Layer M9 pitch 0.800 may be too small: wire/via-down 0.800, wire/via-up 3.600. (ZRT-026)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 3.35 outside the layer range. (ZRT-707)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 3.35 outside the layer range on clock nets. (ZRT-718)
Information: When applicable layer based tapering will taper up to 0.00 in distance from the pin. (ZRT-706)
Current Stage stats:
[End of Read DB] Elapsed real time: 0:00:00 
[End of Read DB] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Read DB] Stage (MB): Used   20  Alloctr   20  Proc    0 
[End of Read DB] Total (MB): Used   28  Alloctr   28  Proc 7585 
Info: route.global.delay_based_route_rejection is 16.
Loading timing information to the router from design
Timing information loaded to the router.
[End of Loading Timing] Elapsed real time: 0:00:00 
[End of Loading Timing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Constructing data structure ...
Design statistics:
Design Bounding Box (0.00um,0.00um,93.00um,68.00um)
Number of routing layers = 10
layer M1, dir Hor, min width = 0.09um, min space = 0.09um pitch = 0.2um
layer M2, dir Ver, min width = 0.1um, min space = 0.1um pitch = 0.2um
layer M3, dir Hor, min width = 0.1um, min space = 0.1um pitch = 0.2um
layer M4, dir Ver, min width = 0.1um, min space = 0.1um pitch = 0.2um
layer M5, dir Hor, min width = 0.1um, min space = 0.1um pitch = 0.2um
layer M6, dir Ver, min width = 0.1um, min space = 0.1um pitch = 0.2um
layer M7, dir Hor, min width = 0.1um, min space = 0.1um pitch = 0.2um
layer M8, dir Ver, min width = 0.4um, min space = 0.4um pitch = 0.8um
layer M9, dir Hor, min width = 0.4um, min space = 0.4um pitch = 0.8um
layer AP, dir Ver, min width = 3um, min space = 2um pitch = 6.5um
Current Stage stats:
[End of Build Tech Data] Elapsed real time: 0:00:00 
[End of Build Tech Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Tech Data] Stage (MB): Used    1  Alloctr    1  Proc    0 
[End of Build Tech Data] Total (MB): Used   29  Alloctr   30  Proc 7585 
Net statistics:
Total number of nets     = 497
Number of nets to route  = 492
Number of nets with max-layer-mode hard = 5
2 nets are partially connected,
 of which 2 are detail routed and 0 are global routed.
5 nets are fully connected,
 of which 5 are detail routed and 0 are global routed.
5 nets have non-default rule CLK_NDR
	 5 non-user-specified nets, 5 non-user-specified clock nets, 0 user-specified nets
Net length statistics: 
Net Count(Ignore Fully Rted) 492, Total Half Perimeter Wire Length (HPWL) 8626 microns
HPWL   0 ~   50 microns: Net Count      452	Total HPWL         5791 microns
HPWL  50 ~  100 microns: Net Count       40	Total HPWL         2835 microns
HPWL 100 ~  200 microns: Net Count        0	Total HPWL            0 microns
HPWL 200 ~  300 microns: Net Count        0	Total HPWL            0 microns
HPWL 300 ~  400 microns: Net Count        0	Total HPWL            0 microns
HPWL 400 ~  500 microns: Net Count        0	Total HPWL            0 microns
HPWL 500 ~  600 microns: Net Count        0	Total HPWL            0 microns
HPWL 600 ~  700 microns: Net Count        0	Total HPWL            0 microns
HPWL 700 ~  800 microns: Net Count        0	Total HPWL            0 microns
HPWL 800 ~  900 microns: Net Count        0	Total HPWL            0 microns
HPWL 900 ~ 1000 microns: Net Count        0	Total HPWL            0 microns
HPWL     > 1000 microns: Net Count        0	Total HPWL            0 microns
Current Stage stats:
[End of Build All Nets] Elapsed real time: 0:00:00 
[End of Build All Nets] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build All Nets] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Build All Nets] Total (MB): Used   30  Alloctr   30  Proc 7585 
Number of partitions: 1 (1 x 1)
Size of partitions: 47 gCells x 34 gCells
Average gCell capacity  4.13	 on layer (1)	 M1
Average gCell capacity  6.24	 on layer (2)	 M2
Average gCell capacity  7.19	 on layer (3)	 M3
Average gCell capacity  9.21	 on layer (4)	 M4
Average gCell capacity  9.97	 on layer (5)	 M5
Average gCell capacity  9.87	 on layer (6)	 M6
Average gCell capacity  9.97	 on layer (7)	 M7
Average gCell capacity  0.00	 on layer (8)	 M8
Average gCell capacity  0.00	 on layer (9)	 M9
Average gCell capacity  0.00	 on layer (10)	 AP
Average number of tracks per gCell 10.03	 on layer (1)	 M1
Average number of tracks per gCell 9.91	 on layer (2)	 M2
Average number of tracks per gCell 10.03	 on layer (3)	 M3
Average number of tracks per gCell 9.91	 on layer (4)	 M4
Average number of tracks per gCell 10.03	 on layer (5)	 M5
Average number of tracks per gCell 9.91	 on layer (6)	 M6
Average number of tracks per gCell 10.03	 on layer (7)	 M7
Average number of tracks per gCell 2.49	 on layer (8)	 M8
Average number of tracks per gCell 2.53	 on layer (9)	 M9
Average number of tracks per gCell 0.32	 on layer (10)	 AP
Number of gCells = 15980
Current Stage stats:
[End of Build Congestion Map] Elapsed real time: 0:00:00 
[End of Build Congestion Map] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Congestion Map] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Build Congestion Map] Total (MB): Used   30  Alloctr   31  Proc 7585 
Current Stage stats:
[End of Add Nets Demand] Elapsed real time: 0:00:00 
[End of Add Nets Demand] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Add Nets Demand] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Add Nets Demand] Total (MB): Used   30  Alloctr   31  Proc 7585 
Number of user frozen nets = 0
Timing criticality report: total 69 (13.88)% critical nets.
   Number of criticality 1 nets = 69 (13.88)%
Information: RC layer preference is turned off for this design. (ZRT-613)
Total stats:
[End of Build Data] Elapsed real time: 0:00:00 
[End of Build Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Data] Stage (MB): Used    2  Alloctr    2  Proc    0 
[End of Build Data] Total (MB): Used   30  Alloctr   31  Proc 7585 
Number of partitions: 1 (1 x 1)
Size of partitions: 47 gCells x 34 gCells
Current Stage stats:
[End of Blocked Pin Detection] Elapsed real time: 0:00:00 
[End of Blocked Pin Detection] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Blocked Pin Detection] Stage (MB): Used  176  Alloctr  176  Proc   80 
[End of Blocked Pin Detection] Total (MB): Used  206  Alloctr  207  Proc 7665 
Information: Using 1 threads for routing. (ZRT-444)
Information: Multiple gcell levels ON
Information: Buffer distance is estimated to be ~1417.0000um (708 gCells)

Start GR phase 0
Number of partitions: 1 (1 x 1)
Size of partitions: 47 gCells x 34 gCells
[rtAllBotParts] Elapsed real time: 0:00:00 
[rtAllBotParts] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[rtTop] Elapsed real time: 0:00:00 
[rtTop] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Current Stage stats:
[End of Initial Routing] Elapsed real time: 0:00:00 
[End of Initial Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Initial Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Initial Routing] Total (MB): Used  206  Alloctr  207  Proc 7665 
Initial. Routing result:
Initial. Both Dirs: Dmd-Cap  =     0 Max = 0 GRCs =     0 (0.00%)
Initial. H routing: Dmd-Cap  =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. V routing: Dmd-Cap  =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. Both Dirs: Overflow =   400 Max = 5 GRCs =   233 (7.29%)
Initial. H routing: Overflow =   313 Max = 5 (GRCs =  1) GRCs =   158 (9.89%)
Initial. V routing: Overflow =    87 Max = 3 (GRCs =  7) GRCs =    75 (4.69%)
Initial. M1         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M2         Overflow =    86 Max = 3 (GRCs =  7) GRCs =    74 (4.63%)
Initial. M3         Overflow =   313 Max = 5 (GRCs =  1) GRCs =   158 (9.89%)
Initial. M4         Overflow =     1 Max = 1 (GRCs =  1) GRCs =     1 (0.06%)
Initial. M5         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M6         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M7         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M8         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. AP         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)


Density distribution:
Layer    0.0  0.1  0.2  0.3  0.4  0.5  0.6  0.7  0.8  0.9  1.0  1.1  1.2  > 1.2 
M1       100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
M2       64.8 5.19 4.07 4.51 2.19 4.88 3.25 2.32 2.44 0.00 3.57 0.00 1.69 1.06
M3       58.5 18.7 1.31 8.14 0.38 1.63 0.75 0.50 0.06 0.00 0.00 0.00 0.00 9.89
M4       41.8 26.5 4.32 9.76 3.44 7.07 2.38 2.69 1.13 0.38 0.38 0.06 0.00 0.00
M5       36.6 31.8 0.00 22.1 0.00 7.32 1.63 0.31 0.06 0.00 0.00 0.00 0.00 0.00
M6       92.0 7.95 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
M7       100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
M8       100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
M9       100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
AP       100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
Total    72.3 12.1 1.30 5.99 0.81 2.81 1.08 0.78 0.50 0.05 0.53 0.01 0.23 1.47


Initial. Total Wire Length = 8855.97
Initial. Layer M1 wire length = 0.00
Initial. Layer M2 wire length = 1435.97
Initial. Layer M3 wire length = 698.90
Initial. Layer M4 wire length = 2115.91
Initial. Layer M5 wire length = 4373.31
Initial. Layer M6 wire length = 231.89
Initial. Layer M7 wire length = 0.00
Initial. Layer M8 wire length = 0.00
Initial. Layer M9 wire length = 0.00
Initial. Layer AP wire length = 0.00
Initial. Total Number of Contacts = 5427
Initial. Via VIA12 count = 1696
Initial. Via VIA23 count = 1319
Initial. Via VIA34 count = 1207
Initial. Via VIA45 count = 1181
Initial. Via VIA56 count = 24
Initial. Via VIA67 count = 0
Initial. Via VIA78 count = 0
Initial. Via VIA89 count = 0
Initial. Via VIA910 count = 0
Initial. completed.

Start GR phase 1
Sun May 25 01:24:45 2025
Number of partitions: 1 (1 x 1)
Size of partitions: 47 gCells x 34 gCells
[rtAllParts] Elapsed real time: 0:00:00 
[rtAllParts] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Current Stage stats:
[End of Phase1 Routing] Elapsed real time: 0:00:00 
[End of Phase1 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Phase1 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase1 Routing] Total (MB): Used  207  Alloctr  207  Proc 7665 
phase1. Routing result:
phase1. Both Dirs: Dmd-Cap  =     0 Max = 0 GRCs =     0 (0.00%)
phase1. H routing: Dmd-Cap  =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. V routing: Dmd-Cap  =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. Both Dirs: Overflow =   363 Max = 4 GRCs =   322 (10.08%)
phase1. H routing: Overflow =   267 Max = 3 (GRCs =  4) GRCs =   244 (15.27%)
phase1. V routing: Overflow =    96 Max = 4 (GRCs =  1) GRCs =    78 (4.88%)
phase1. M1         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M2         Overflow =    96 Max = 4 (GRCs =  1) GRCs =    78 (4.88%)
phase1. M3         Overflow =   267 Max = 3 (GRCs =  4) GRCs =   244 (15.27%)
phase1. M4         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M5         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M6         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M7         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M8         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. AP         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)


Density distribution:
Layer    0.0  0.1  0.2  0.3  0.4  0.5  0.6  0.7  0.8  0.9  1.0  1.1  1.2  > 1.2 
M1       100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
M2       59.6 4.19 4.63 4.57 2.44 5.07 5.13 3.63 3.32 0.00 4.13 0.38 1.81 1.06
M3       52.4 19.1 1.31 8.26 0.31 1.88 0.88 0.31 0.19 0.00 0.00 0.00 0.00 15.2
M4       37.7 28.4 4.63 12.0 4.07 6.57 2.13 2.82 0.56 0.50 0.50 0.00 0.00 0.00
M5       32.8 34.6 0.00 25.8 0.00 4.88 1.44 0.31 0.00 0.00 0.00 0.00 0.00 0.00
M6       87.2 12.3 0.00 0.44 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
M7       100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
M8       100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
M9       100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
AP       100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
Total    69.0 13.2 1.42 6.88 0.92 2.47 1.29 0.95 0.55 0.07 0.62 0.05 0.24 2.20


phase1. Total Wire Length = 10433.94
phase1. Layer M1 wire length = 0.00
phase1. Layer M2 wire length = 2454.87
phase1. Layer M3 wire length = 720.97
phase1. Layer M4 wire length = 2414.87
phase1. Layer M5 wire length = 4410.21
phase1. Layer M6 wire length = 433.02
phase1. Layer M7 wire length = 0.00
phase1. Layer M8 wire length = 0.00
phase1. Layer M9 wire length = 0.00
phase1. Layer AP wire length = 0.00
phase1. Total Number of Contacts = 5439
phase1. Via VIA12 count = 1710
phase1. Via VIA23 count = 1305
phase1. Via VIA34 count = 1196
phase1. Via VIA45 count = 1164
phase1. Via VIA56 count = 64
phase1. Via VIA67 count = 0
phase1. Via VIA78 count = 0
phase1. Via VIA89 count = 0
phase1. Via VIA910 count = 0
phase1. completed.

Start GR phase 2
Sun May 25 01:24:45 2025
Number of partitions: 1 (1 x 1)
Size of partitions: 47 gCells x 34 gCells
[rtAllParts] Elapsed real time: 0:00:00 
[rtAllParts] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[updNetsDmd] Elapsed real time: 0:00:00 
[updNetsDmd] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Current Stage stats:
[End of Phase2 Routing] Elapsed real time: 0:00:00 
[End of Phase2 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Phase2 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase2 Routing] Total (MB): Used  207  Alloctr  207  Proc 7665 
phase2. Routing result:
phase2. Both Dirs: Dmd-Cap  =     0 Max = 0 GRCs =     0 (0.00%)
phase2. H routing: Dmd-Cap  =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. V routing: Dmd-Cap  =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. Both Dirs: Overflow =   428 Max = 5 GRCs =   334 (10.45%)
phase2. H routing: Overflow =   361 Max = 5 (GRCs =  1) GRCs =   268 (16.77%)
phase2. V routing: Overflow =    67 Max = 3 (GRCs =  2) GRCs =    66 (4.13%)
phase2. M1         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M2         Overflow =    67 Max = 3 (GRCs =  2) GRCs =    66 (4.13%)
phase2. M3         Overflow =   361 Max = 5 (GRCs =  1) GRCs =   268 (16.77%)
phase2. M4         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M5         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M6         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M7         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M8         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. AP         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)


Density distribution:
Layer    0.0  0.1  0.2  0.3  0.4  0.5  0.6  0.7  0.8  0.9  1.0  1.1  1.2  > 1.2 
M1       100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
M2       59.3 3.94 4.19 5.26 2.88 5.69 4.63 3.38 4.13 0.00 4.51 0.06 1.44 0.56
M3       50.6 17.9 1.31 9.20 0.44 1.94 1.00 0.69 0.00 0.00 0.06 0.00 0.00 16.7
M4       36.5 28.5 4.88 13.0 4.13 6.32 2.50 2.38 0.63 0.56 0.44 0.00 0.00 0.00
M5       33.9 33.9 0.00 25.0 0.00 5.32 1.44 0.31 0.00 0.00 0.00 0.00 0.00 0.00
M6       84.5 15.2 0.00 0.19 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
M7       100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
M8       100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
M9       100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
AP       100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
Total    68.4 13.4 1.40 7.09 1.00 2.59 1.29 0.91 0.64 0.08 0.67 0.01 0.19 2.33


phase2. Total Wire Length = 10814.39
phase2. Layer M1 wire length = 0.00
phase2. Layer M2 wire length = 2589.43
phase2. Layer M3 wire length = 723.99
phase2. Layer M4 wire length = 2542.92
phase2. Layer M5 wire length = 4402.94
phase2. Layer M6 wire length = 555.11
phase2. Layer M7 wire length = 0.00
phase2. Layer M8 wire length = 0.00
phase2. Layer M9 wire length = 0.00
phase2. Layer AP wire length = 0.00
phase2. Total Number of Contacts = 5458
phase2. Via VIA12 count = 1710
phase2. Via VIA23 count = 1308
phase2. Via VIA34 count = 1192
phase2. Via VIA45 count = 1164
phase2. Via VIA56 count = 84
phase2. Via VIA67 count = 0
phase2. Via VIA78 count = 0
phase2. Via VIA89 count = 0
phase2. Via VIA910 count = 0
phase2. completed.
[End of Whole Chip Routing] Elapsed real time: 0:00:01 
[End of Whole Chip Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
[End of Whole Chip Routing] Stage (MB): Used  178  Alloctr  178  Proc   80 
[End of Whole Chip Routing] Total (MB): Used  207  Alloctr  207  Proc 7665 

Congestion utilization per direction:
Average vertical track utilization   = 13.85 %
Peak    vertical track utilization   = 66.67 %
Average horizontal track utilization =  8.79 %
Peak    horizontal track utilization = 50.00 %

[End of Global Routing] Elapsed real time: 0:00:01 
[End of Global Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
[End of Global Routing] Stage (MB): Used  178  Alloctr  178  Proc   80 
[End of Global Routing] Total (MB): Used  206  Alloctr  207  Proc 7665 
Updating the database ...
Updating congestion ...
Information: Extraction observers are detached as design net change threshold is reached.
[End of dbOut] Elapsed real time: 0:00:00 
[End of dbOut] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of dbOut] Stage (MB): Used  -20  Alloctr  -20  Proc    0 
[End of dbOut] Total (MB): Used   36  Alloctr   37  Proc 7665 
rtapiOptAttrInterf: set attribute check_routability_called=1748157886 
# Track assignment and net routing
route_track

Start track assignment

Cell Min-Routing-Layer = M2
Cell Max-Routing-Layer = M6
Error: The 'VIA1_C' value specified for the 'common.via_on_grid_by_layer_name' option is invalid. (ZRT-476)
Error: The 'VIA2_C' value specified for the 'common.via_on_grid_by_layer_name' option is invalid. (ZRT-476)
Found antenna rule mode 1, diode mode 4:
	layer M1: , diode ratio {0 0 1 0 0} 
	layer M2: , diode ratio {0 0 1 0 0} 
	layer M3: , diode ratio {0 0 1 0 0} 
	layer M4: , diode ratio {0 0 1 0 0} 
	layer M5: , diode ratio {0 0 1 0 0} 
	layer M6: , diode ratio {0 0 1 0 0} 
	layer M7: , diode ratio {0 0 1 0 0} 
	layer M8: , diode ratio {0 0 1 0 0} 
	layer M9:  max ratio 5000, diode ratio {0.06 0 8000 50000} 
	layer AP: , diode ratio {0 0 1 0 0} 
	layer CO: , diode ratio {0 0 1 0 0} 
	layer VIA1:  max ratio 20, diode ratio {0 0 1 0 0} 
	layer VIA2:  max ratio 20, diode ratio {0 0 1 0 0} 
	layer VIA3:  max ratio 20, diode ratio {0 0 1 0 0} 
	layer VIA4:  max ratio 20, diode ratio {0 0 1 0 0} 
	layer VIA5:  max ratio 20, diode ratio {0 0 1 0 0} 
	layer VIA6:  max ratio 20, diode ratio {0 0 1 0 0} 
	layer VIA7:  max ratio 20, diode ratio {0 0 1 0 0} 
	layer VIA8:  max ratio 20, diode ratio {0 0 1 0 0} 
	layer RV:  max ratio 200, diode ratio {0.06 0 83 400} 
Found antenna rule mode 2, diode mode 4:
	layer M1:  max ratio 5000 metal scale 1, diode ratio {0.06 0 456 43000} 
	layer M2:  max ratio 5000 metal scale 1, diode ratio {0.06 0 456 43000} 
	layer M3:  max ratio 5000 metal scale 1, diode ratio {0.06 0 456 43000} 
	layer M4:  max ratio 5000 metal scale 1, diode ratio {0.06 0 456 43000} 
	layer M5:  max ratio 5000 metal scale 1, diode ratio {0.06 0 456 43000} 
	layer M6:  max ratio 5000 metal scale 1, diode ratio {0.06 0 456 43000} 
	layer M7:  max ratio 5000 metal scale 1, diode ratio {0.06 0 456 43000} 
	layer M8:  max ratio 5000 metal scale 1, diode ratio {0.06 0 456 43000} 
	layer M9:  max ratio 5000 metal scale 1, diode ratio {0 1 0 0} 
	layer AP:  metal scale 1, diode ratio {0 0 1 0 0} 
	layer CO: , diode ratio {0 0 1 0 0} 
	layer VIA1:  max ratio 900 cut scale 1, diode ratio {0.06 0 210 900} 
	layer VIA2:  max ratio 900 cut scale 1, diode ratio {0.06 0 210 900} 
	layer VIA3:  max ratio 900 cut scale 1, diode ratio {0.06 0 210 900} 
	layer VIA4:  max ratio 900 cut scale 1, diode ratio {0.06 0 210 900} 
	layer VIA5:  max ratio 900 cut scale 1, diode ratio {0.06 0 210 900} 
	layer VIA6:  max ratio 900 cut scale 1, diode ratio {0.06 0 210 900} 
	layer VIA7:  max ratio 900 cut scale 1, diode ratio {0.06 0 210 900} 
	layer VIA8:  max ratio 900 cut scale 1, diode ratio {0.06 0 210 900} 
	layer RV:  cut scale 1, diode ratio {0 0 1 0 0} 
Found antenna rule mode 4, diode mode 4:
	layer M1: , diode ratio {0 0 1 0 0} 
	layer M2: , diode ratio {0 0 1 0 0} 
	layer M3: , diode ratio {0 0 1 0 0} 
	layer M4: , diode ratio {0 0 1 0 0} 
	layer M5: , diode ratio {0 0 1 0 0} 
	layer M6: , diode ratio {0 0 1 0 0} 
	layer M7: , diode ratio {0 0 1 0 0} 
	layer M8: , diode ratio {0 0 1 0 0} 
	layer M9: , diode ratio {0 0 1 0 0} 
	layer AP:  max ratio 2000, diode ratio {0.06 0 8000 30000} 
	layer CO: , diode ratio {0 0 1 0 0} 
	layer VIA1: , diode ratio {0 0 1 0 0} 
	layer VIA2: , diode ratio {0 0 1 0 0} 
	layer VIA3: , diode ratio {0 0 1 0 0} 
	layer VIA4: , diode ratio {0 0 1 0 0} 
	layer VIA5: , diode ratio {0 0 1 0 0} 
	layer VIA6: , diode ratio {0 0 1 0 0} 
	layer VIA7: , diode ratio {0 0 1 0 0} 
	layer VIA8: , diode ratio {0 0 1 0 0} 
	layer RV: , diode ratio {0 0 1 0 0} 
Information: Option route.detail.force_end_on_preferred_grid will be ignored since none of the layers have preferred grid. (ZRT-703)
Skipping 1 internal pins that are not physical. Set route.common.verbose_level to > 0 and run routing command to get skipped pin names.
Info: number of net_type_blockage: 0 
Information: Via ladder engine would be activated for pattern must join connection in certain commands. Please refer to man-page for the command list. (ZRT-619)
Via on layer (VIA1) needs more than one tracks
Warning: Layer M1 pitch 0.200 may be too small: wire/via-down 0.180, wire/via-up 0.225. (ZRT-026)
Via on layer (VIA7) needs more than one tracks
Warning: Layer M7 pitch 0.200 may be too small: wire/via-down 0.200, wire/via-up 0.350. (ZRT-026)
Via on layer (RV) needs more than one tracks
Warning: Layer M9 pitch 0.800 may be too small: wire/via-down 0.800, wire/via-up 3.600. (ZRT-026)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 3.35 outside the layer range. (ZRT-707)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 3.35 outside the layer range on clock nets. (ZRT-718)
Information: When applicable layer based tapering will taper up to 0.00 in distance from the pin. (ZRT-706)
Printing options for 'route.common.*'
common.via_on_grid_by_layer_name                        :	 {VIA1_C false} {VIA2_C true}
common.wire_on_grid_by_layer_name                       :	 {M1 true} {M2 true} {M3 true}

Printing options for 'route.track.*'
track.deterministic                                     :	 false               
track.timing_driven                                     :	 true                

Loading timing information to the router from design
Timing information loaded to the router.
Information: Using 1 threads for routing. (ZRT-444)
Information: RC layer preference is turned off for this design. (ZRT-613)

[Track Assign: TA init] Elapsed real time: 0:00:00 
[Track Assign: TA init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Track Assign: TA init] Stage (MB): Used   18  Alloctr   18  Proc    0 
[Track Assign: TA init] Total (MB): Used   21  Alloctr   22  Proc 7665 

Start initial assignment

Assign Horizontal partitions, iteration 0 
Routed partition 1/12       
Routed partition 2/12       
Routed partition 3/12       
Routed partition 4/12       
Routed partition 5/12       
Routed partition 6/12       
Routed partition 7/12       
Routed partition 8/12       
Routed partition 9/12       
Routed partition 10/12      
Routed partition 11/12      
Routed partition 12/12      

Assign Vertical partitions, iteration 0 
Routed partition 1/12       
Routed partition 2/12       
Routed partition 3/12       
Routed partition 4/12       
Routed partition 5/12       
Routed partition 6/12       
Routed partition 7/12       
Routed partition 8/12       
Routed partition 9/12       
Routed partition 10/12      
Routed partition 11/12      
Routed partition 12/12      

Number of wires with overlap after iteration 0 = 5865 of 8104


[Track Assign: Iteration 0] Elapsed real time: 0:00:00 
[Track Assign: Iteration 0] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Track Assign: Iteration 0] Stage (MB): Used   18  Alloctr   18  Proc    0 
[Track Assign: Iteration 0] Total (MB): Used   21  Alloctr   22  Proc 7665 

Reroute to fix overlaps (iter = 1)

Assign Horizontal partitions, iteration 1 
Routed partition 1/12       
Routed partition 2/12       
Routed partition 3/12       
Routed partition 4/12       
Routed partition 5/12       
Routed partition 6/12       
Routed partition 7/12       
Routed partition 8/12       
Routed partition 9/12       
Routed partition 10/12      
Routed partition 11/12      
Routed partition 12/12      

Assign Vertical partitions, iteration 1 
Routed partition 1/12       
Routed partition 2/12       
Routed partition 3/12       
Routed partition 4/12       
Routed partition 5/12       
Routed partition 6/12       
Routed partition 7/12       
Routed partition 8/12       
Routed partition 9/12       
Routed partition 10/12      
Routed partition 11/12      
Routed partition 12/12      

[Track Assign: Iteration 1] Elapsed real time: 0:00:01 
[Track Assign: Iteration 1] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
[Track Assign: Iteration 1] Stage (MB): Used   18  Alloctr   18  Proc    0 
[Track Assign: Iteration 1] Total (MB): Used   21  Alloctr   22  Proc 7665 

Number of wires with overlap after iteration 1 = 3763 of 5243


Wire length and via report:
---------------------------
Number of M1 wires: 684 		 CONT1: 0
Number of M2 wires: 1535 		 VIA12: 1863
Number of M3 wires: 936 		 VIA23: 1889
Number of M4 wires: 1005 		 VIA34: 1458
Number of M5 wires: 1005 		 VIA45: 1560
Number of M6 wires: 78 		 VIA56: 145
Number of M7 wires: 0 		 VIA67: 0
Number of M8 wires: 0 		 VIA78: 0
Number of M9 wires: 0 		 VIA89: 0
Number of AP wires: 0 		 VIA910: 0
Total number of wires: 5243 		 vias: 6915

Total M1 wire length: 180.9
Total M2 wire length: 2192.3
Total M3 wire length: 757.7
Total M4 wire length: 2472.8
Total M5 wire length: 4710.3
Total M6 wire length: 618.0
Total M7 wire length: 0.0
Total M8 wire length: 0.0
Total M9 wire length: 0.0
Total AP wire length: 0.0
Total wire length: 10932.0

Longest M1 wire length: 1.5
Longest M2 wire length: 33.6
Longest M3 wire length: 9.1
Longest M4 wire length: 40.0
Longest M5 wire length: 63.6
Longest M6 wire length: 31.2
Longest M7 wire length: 0.0
Longest M8 wire length: 0.0
Longest M9 wire length: 0.0
Longest AP wire length: 0.0

Updating the database ...

[Track Assign: Done] Elapsed real time: 0:00:01 
[Track Assign: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
[Track Assign: Done] Stage (MB): Used   -2  Alloctr   -2  Proc    0 
[Track Assign: Done] Total (MB): Used    0  Alloctr    1  Proc 7665 
# Detail routing and DRC fixing
route_detail 
Cell Min-Routing-Layer = M2
Cell Max-Routing-Layer = M6
Error: The 'VIA1_C' value specified for the 'common.via_on_grid_by_layer_name' option is invalid. (ZRT-476)
Error: The 'VIA2_C' value specified for the 'common.via_on_grid_by_layer_name' option is invalid. (ZRT-476)
Found antenna rule mode 1, diode mode 4:
	layer M1: , diode ratio {0 0 1 0 0} 
	layer M2: , diode ratio {0 0 1 0 0} 
	layer M3: , diode ratio {0 0 1 0 0} 
	layer M4: , diode ratio {0 0 1 0 0} 
	layer M5: , diode ratio {0 0 1 0 0} 
	layer M6: , diode ratio {0 0 1 0 0} 
	layer M7: , diode ratio {0 0 1 0 0} 
	layer M8: , diode ratio {0 0 1 0 0} 
	layer M9:  max ratio 5000, diode ratio {0.06 0 8000 50000} 
	layer AP: , diode ratio {0 0 1 0 0} 
	layer CO: , diode ratio {0 0 1 0 0} 
	layer VIA1:  max ratio 20, diode ratio {0 0 1 0 0} 
	layer VIA2:  max ratio 20, diode ratio {0 0 1 0 0} 
	layer VIA3:  max ratio 20, diode ratio {0 0 1 0 0} 
	layer VIA4:  max ratio 20, diode ratio {0 0 1 0 0} 
	layer VIA5:  max ratio 20, diode ratio {0 0 1 0 0} 
	layer VIA6:  max ratio 20, diode ratio {0 0 1 0 0} 
	layer VIA7:  max ratio 20, diode ratio {0 0 1 0 0} 
	layer VIA8:  max ratio 20, diode ratio {0 0 1 0 0} 
	layer RV:  max ratio 200, diode ratio {0.06 0 83 400} 
Found antenna rule mode 2, diode mode 4:
	layer M1:  max ratio 5000 metal scale 1, diode ratio {0.06 0 456 43000} 
	layer M2:  max ratio 5000 metal scale 1, diode ratio {0.06 0 456 43000} 
	layer M3:  max ratio 5000 metal scale 1, diode ratio {0.06 0 456 43000} 
	layer M4:  max ratio 5000 metal scale 1, diode ratio {0.06 0 456 43000} 
	layer M5:  max ratio 5000 metal scale 1, diode ratio {0.06 0 456 43000} 
	layer M6:  max ratio 5000 metal scale 1, diode ratio {0.06 0 456 43000} 
	layer M7:  max ratio 5000 metal scale 1, diode ratio {0.06 0 456 43000} 
	layer M8:  max ratio 5000 metal scale 1, diode ratio {0.06 0 456 43000} 
	layer M9:  max ratio 5000 metal scale 1, diode ratio {0 1 0 0} 
	layer AP:  metal scale 1, diode ratio {0 0 1 0 0} 
	layer CO: , diode ratio {0 0 1 0 0} 
	layer VIA1:  max ratio 900 cut scale 1, diode ratio {0.06 0 210 900} 
	layer VIA2:  max ratio 900 cut scale 1, diode ratio {0.06 0 210 900} 
	layer VIA3:  max ratio 900 cut scale 1, diode ratio {0.06 0 210 900} 
	layer VIA4:  max ratio 900 cut scale 1, diode ratio {0.06 0 210 900} 
	layer VIA5:  max ratio 900 cut scale 1, diode ratio {0.06 0 210 900} 
	layer VIA6:  max ratio 900 cut scale 1, diode ratio {0.06 0 210 900} 
	layer VIA7:  max ratio 900 cut scale 1, diode ratio {0.06 0 210 900} 
	layer VIA8:  max ratio 900 cut scale 1, diode ratio {0.06 0 210 900} 
	layer RV:  cut scale 1, diode ratio {0 0 1 0 0} 
Found antenna rule mode 4, diode mode 4:
	layer M1: , diode ratio {0 0 1 0 0} 
	layer M2: , diode ratio {0 0 1 0 0} 
	layer M3: , diode ratio {0 0 1 0 0} 
	layer M4: , diode ratio {0 0 1 0 0} 
	layer M5: , diode ratio {0 0 1 0 0} 
	layer M6: , diode ratio {0 0 1 0 0} 
	layer M7: , diode ratio {0 0 1 0 0} 
	layer M8: , diode ratio {0 0 1 0 0} 
	layer M9: , diode ratio {0 0 1 0 0} 
	layer AP:  max ratio 2000, diode ratio {0.06 0 8000 30000} 
	layer CO: , diode ratio {0 0 1 0 0} 
	layer VIA1: , diode ratio {0 0 1 0 0} 
	layer VIA2: , diode ratio {0 0 1 0 0} 
	layer VIA3: , diode ratio {0 0 1 0 0} 
	layer VIA4: , diode ratio {0 0 1 0 0} 
	layer VIA5: , diode ratio {0 0 1 0 0} 
	layer VIA6: , diode ratio {0 0 1 0 0} 
	layer VIA7: , diode ratio {0 0 1 0 0} 
	layer VIA8: , diode ratio {0 0 1 0 0} 
	layer RV: , diode ratio {0 0 1 0 0} 
Information: Option route.detail.force_end_on_preferred_grid will be ignored since none of the layers have preferred grid. (ZRT-703)
Skipping 1 internal pins that are not physical. Set route.common.verbose_level to > 0 and run routing command to get skipped pin names.
Info: number of net_type_blockage: 0 
Information: Via ladder engine would be activated for pattern must join connection in certain commands. Please refer to man-page for the command list. (ZRT-619)
Via on layer (VIA1) needs more than one tracks
Warning: Layer M1 pitch 0.200 may be too small: wire/via-down 0.180, wire/via-up 0.225. (ZRT-026)
Via on layer (VIA7) needs more than one tracks
Warning: Layer M7 pitch 0.200 may be too small: wire/via-down 0.200, wire/via-up 0.350. (ZRT-026)
Via on layer (RV) needs more than one tracks
Warning: Layer M9 pitch 0.800 may be too small: wire/via-down 0.800, wire/via-up 3.600. (ZRT-026)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 3.35 outside the layer range. (ZRT-707)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 3.35 outside the layer range on clock nets. (ZRT-718)
Information: When applicable layer based tapering will taper up to 0.00 in distance from the pin. (ZRT-706)
Warning: Standard cell pin ANTENNAHPBWP/I has no valid via regions. (ZRT-044)
Loading timing information to the router from design
Timing information loaded to the router.
Printing options for 'route.common.*'
common.via_on_grid_by_layer_name                        :	 {VIA1_C false} {VIA2_C true}
common.wire_on_grid_by_layer_name                       :	 {M1 true} {M2 true} {M3 true}

Printing options for 'route.detail.*'
detail.antenna_fixing_preference                        :	 use_diodes          
detail.diode_libcell_names                              :	 */ANTENNAHPBWP      
detail.insert_diodes_during_routing                     :	 true                
detail.timing_driven                                    :	 true                

Printing options for 'route.auto_via_ladder.*'

Information: RC layer preference is turned off for this design. (ZRT-613)
[Dr init] Elapsed real time: 0:00:00 
[Dr init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Dr init] Stage (MB): Used   29  Alloctr   28  Proc   31 
[Dr init] Total (MB): Used   32  Alloctr   32  Proc 7696 
Warning: No antenna diodes found, or could not link them. (ZRT-302)
Warning: Antenna diode insertion will be off. (ZRT-301)
Total number of nets = 497, of which 0 are not extracted
Total number of open nets = 0, of which 0 are frozen
Information: Using 1 threads for routing. (ZRT-444)
*****Start reporting antenna related parameters*****
  Antenna/diode mode:
    Antenna mode 1; diode mode 4
      Metal lay (M1)0; maxRatio 2147483648.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 1.000 0.000 0.000)
      Cut lay (VIA1)1; maxRatio 20.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 1.000 0.000 0.000)
      Metal lay (M2)1; maxRatio 2147483648.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 1.000 0.000 0.000)
      Cut lay (VIA2)2; maxRatio 20.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 1.000 0.000 0.000)
      Metal lay (M3)2; maxRatio 2147483648.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 1.000 0.000 0.000)
      Cut lay (VIA3)3; maxRatio 20.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 1.000 0.000 0.000)
      Metal lay (M4)3; maxRatio 2147483648.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 1.000 0.000 0.000)
      Cut lay (VIA4)4; maxRatio 20.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 1.000 0.000 0.000)
      Metal lay (M5)4; maxRatio 2147483648.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 1.000 0.000 0.000)
      Cut lay (VIA5)5; maxRatio 20.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 1.000 0.000 0.000)
      Metal lay (M6)5; maxRatio 2147483648.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 1.000 0.000 0.000)
      Cut lay (VIA6)6; maxRatio 20.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 1.000 0.000 0.000)
      Metal lay (M7)6; maxRatio 2147483648.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 1.000 0.000 0.000)
      Cut lay (VIA7)7; maxRatio 20.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 1.000 0.000 0.000)
      Metal lay (M8)7; maxRatio 2147483648.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 1.000 0.000 0.000)
      Cut lay (VIA8)8; maxRatio 20.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 1.000 0.000 0.000)
      Metal lay (M9)8; maxRatio 5000.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 8000.000 50000.000 0.000)
      Cut lay (RV)9; maxRatio 200.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 83.000 400.000 0.000)
      Metal lay (AP)9; maxRatio 2147483648.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 1.000 0.000 0.000)
    Antenna mode 2; diode mode 4
      Metal lay (M1)0; maxRatio 5000.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 456.000 43000.000 0.000); protectedMetalScale 1.000
      Cut lay (VIA1)1; maxRatio 900.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 210.000 900.000 0.000); protectedCutScale 1.000
      Metal lay (M2)1; maxRatio 5000.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 456.000 43000.000 0.000); protectedMetalScale 1.000
      Cut lay (VIA2)2; maxRatio 900.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 210.000 900.000 0.000); protectedCutScale 1.000
      Metal lay (M3)2; maxRatio 5000.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 456.000 43000.000 0.000); protectedMetalScale 1.000
      Cut lay (VIA3)3; maxRatio 900.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 210.000 900.000 0.000); protectedCutScale 1.000
      Metal lay (M4)3; maxRatio 5000.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 456.000 43000.000 0.000); protectedMetalScale 1.000
      Cut lay (VIA4)4; maxRatio 900.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 210.000 900.000 0.000); protectedCutScale 1.000
      Metal lay (M5)4; maxRatio 5000.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 456.000 43000.000 0.000); protectedMetalScale 1.000
      Cut lay (VIA5)5; maxRatio 900.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 210.000 900.000 0.000); protectedCutScale 1.000
      Metal lay (M6)5; maxRatio 5000.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 456.000 43000.000 0.000); protectedMetalScale 1.000
      Cut lay (VIA6)6; maxRatio 900.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 210.000 900.000 0.000); protectedCutScale 1.000
      Metal lay (M7)6; maxRatio 5000.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 456.000 43000.000 0.000); protectedMetalScale 1.000
      Cut lay (VIA7)7; maxRatio 900.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 210.000 900.000 0.000); protectedCutScale 1.000
      Metal lay (M8)7; maxRatio 5000.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 456.000 43000.000 0.000); protectedMetalScale 1.000
      Cut lay (VIA8)8; maxRatio 900.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 210.000 900.000 0.000); protectedCutScale 1.000
      Metal lay (M9)8; maxRatio 5000.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 1.000 0.000 0.000 0.000); protectedMetalScale 1.000
      Cut lay (RV)9; maxRatio 2147483648.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 1.000 0.000 0.000); protectedCutScale 1.000
      Metal lay (AP)9; maxRatio 2147483648.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 1.000 0.000 0.000); protectedMetalScale 1.000
    Antenna mode 4; diode mode 4
      Metal lay (M1)0; maxRatio 2147483648.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 1.000 0.000 0.000)
      Cut lay (VIA1)1; maxRatio 2147483648.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 1.000 0.000 0.000)
      Metal lay (M2)1; maxRatio 2147483648.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 1.000 0.000 0.000)
      Cut lay (VIA2)2; maxRatio 2147483648.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 1.000 0.000 0.000)
      Metal lay (M3)2; maxRatio 2147483648.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 1.000 0.000 0.000)
      Cut lay (VIA3)3; maxRatio 2147483648.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 1.000 0.000 0.000)
      Metal lay (M4)3; maxRatio 2147483648.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 1.000 0.000 0.000)
      Cut lay (VIA4)4; maxRatio 2147483648.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 1.000 0.000 0.000)
      Metal lay (M5)4; maxRatio 2147483648.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 1.000 0.000 0.000)
      Cut lay (VIA5)5; maxRatio 2147483648.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 1.000 0.000 0.000)
      Metal lay (M6)5; maxRatio 2147483648.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 1.000 0.000 0.000)
      Cut lay (VIA6)6; maxRatio 2147483648.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 1.000 0.000 0.000)
      Metal lay (M7)6; maxRatio 2147483648.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 1.000 0.000 0.000)
      Cut lay (VIA7)7; maxRatio 2147483648.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 1.000 0.000 0.000)
      Metal lay (M8)7; maxRatio 2147483648.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 1.000 0.000 0.000)
      Cut lay (VIA8)8; maxRatio 2147483648.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 1.000 0.000 0.000)
      Metal lay (M9)8; maxRatio 2147483648.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 1.000 0.000 0.000)
      Cut lay (RV)9; maxRatio 2147483648.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 1.000 0.000 0.000)
      Metal lay (AP)9; maxRatio 2000.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 8000.000 30000.000 0.000)
  Top lay antenna ratio fix threshold == -1
  Antenna max pin count threshold == -1
  Check PG net == false
  MergeGate == true
  Break antenna to port mode == float
  Break antenna to macro pin mode == normal
*****End reporting antenna related parameters*****
Warning: Skipping antenna analysis for net mode[1]. The pin mode[1] on cell top does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net mode[0]. The pin mode[0] on cell top does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net parallel_in[31]. The pin parallel_in[31] on cell top does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net parallel_in[30]. The pin parallel_in[30] on cell top does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net parallel_in[29]. The pin parallel_in[29] on cell top does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net parallel_in[28]. The pin parallel_in[28] on cell top does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net parallel_in[27]. The pin parallel_in[27] on cell top does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net parallel_in[26]. The pin parallel_in[26] on cell top does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net parallel_in[25]. The pin parallel_in[25] on cell top does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net parallel_in[24]. The pin parallel_in[24] on cell top does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net parallel_in[23]. The pin parallel_in[23] on cell top does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net parallel_in[22]. The pin parallel_in[22] on cell top does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net parallel_in[21]. The pin parallel_in[21] on cell top does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net parallel_in[20]. The pin parallel_in[20] on cell top does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net parallel_in[19]. The pin parallel_in[19] on cell top does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net parallel_in[18]. The pin parallel_in[18] on cell top does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net parallel_in[17]. The pin parallel_in[17] on cell top does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net parallel_in[16]. The pin parallel_in[16] on cell top does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net parallel_in[15]. The pin parallel_in[15] on cell top does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net parallel_in[14]. The pin parallel_in[14] on cell top does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net parallel_in[13]. The pin parallel_in[13] on cell top does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net parallel_in[12]. The pin parallel_in[12] on cell top does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net parallel_in[11]. The pin parallel_in[11] on cell top does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net parallel_in[10]. The pin parallel_in[10] on cell top does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net parallel_in[9]. The pin parallel_in[9] on cell top does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net parallel_in[8]. The pin parallel_in[8] on cell top does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net parallel_in[7]. The pin parallel_in[7] on cell top does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net parallel_in[6]. The pin parallel_in[6] on cell top does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net parallel_in[5]. The pin parallel_in[5] on cell top does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net parallel_in[4]. The pin parallel_in[4] on cell top does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net parallel_in[3]. The pin parallel_in[3] on cell top does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net parallel_in[2]. The pin parallel_in[2] on cell top does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net parallel_in[1]. The pin parallel_in[1] on cell top does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net parallel_in[0]. The pin parallel_in[0] on cell top does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net clk. The pin clk on cell top does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net rst. The pin rst on cell top does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net enable. The pin enable on cell top does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net load. The pin load on cell top does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net serial_in. The pin serial_in on cell top does not have enough gate area information. (ZRT-311)
Skipping antenna analysis for 39 nets as they don't have enough gate area info.
Start DR iteration 0: uniform partition
Routed	1/20 Partitions, Violations =	27
Routed	2/20 Partitions, Violations =	27
Routed	3/20 Partitions, Violations =	25
Routed	4/20 Partitions, Violations =	38
Routed	5/20 Partitions, Violations =	133
Routed	6/20 Partitions, Violations =	133
Routed	7/20 Partitions, Violations =	133
Routed	8/20 Partitions, Violations =	121
Routed	9/20 Partitions, Violations =	155
Routed	10/20 Partitions, Violations =	155
Routed	11/20 Partitions, Violations =	147
Routed	12/20 Partitions, Violations =	147
Routed	13/20 Partitions, Violations =	147
Routed	14/20 Partitions, Violations =	120
Routed	15/20 Partitions, Violations =	107
Routed	16/20 Partitions, Violations =	75
Routed	17/20 Partitions, Violations =	68
Routed	18/20 Partitions, Violations =	45
Routed	19/20 Partitions, Violations =	45
Routed	20/20 Partitions, Violations =	45

DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	45
	@@@@ Total number of instance ports with antenna violations =	0

	Diff net spacing : 17
	Diff net via-cut spacing : 1
	End of line spacing : 4
	Less than minimum area : 1
	Less than minimum edge length : 3
	Less than minimum width : 1
	Less than NDR width : 4
	Off-grid : 8
	Same net spacing : 2
	Short : 3
	Soft spacing (shielding) : 1

[Iter 0] Elapsed real time: 0:00:12 
[Iter 0] Elapsed cpu  time: sys=0:00:00 usr=0:00:12 total=0:00:12
[Iter 0] Stage (MB): Used   89  Alloctr   90  Proc   31 
[Iter 0] Total (MB): Used   93  Alloctr   94  Proc 7696 

End DR iteration 0 with 20 parts

Start DR iteration 1: non-uniform partition
Routed	1/9 Partitions, Violations =	37
Routed	2/9 Partitions, Violations =	35
Routed	3/9 Partitions, Violations =	25
Routed	4/9 Partitions, Violations =	10
Routed	5/9 Partitions, Violations =	10
Routed	6/9 Partitions, Violations =	10
Routed	7/9 Partitions, Violations =	9
Routed	8/9 Partitions, Violations =	9
Routed	9/9 Partitions, Violations =	7

DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	7
	@@@@ Total number of instance ports with antenna violations =	0

	Diff net spacing : 2
	Less than minimum edge length : 1
	Off-grid : 1
	Short : 3

[Iter 1] Elapsed real time: 0:00:13 
[Iter 1] Elapsed cpu  time: sys=0:00:00 usr=0:00:13 total=0:00:13
[Iter 1] Stage (MB): Used   89  Alloctr   90  Proc   31 
[Iter 1] Total (MB): Used   93  Alloctr   94  Proc 7696 

End DR iteration 1 with 9 parts

Start DR iteration 2: non-uniform partition
Routed	1/3 Partitions, Violations =	8
Routed	2/3 Partitions, Violations =	4
Routed	3/3 Partitions, Violations =	4

DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	4
	@@@@ Total number of instance ports with antenna violations =	0

	Diff net spacing : 2
	Less than minimum edge length : 1
	Off-grid : 1

[Iter 2] Elapsed real time: 0:00:13 
[Iter 2] Elapsed cpu  time: sys=0:00:00 usr=0:00:13 total=0:00:13
[Iter 2] Stage (MB): Used   89  Alloctr   90  Proc   31 
[Iter 2] Total (MB): Used   93  Alloctr   94  Proc 7696 

End DR iteration 2 with 3 parts

Start DR iteration 3: non-uniform partition
Routed	1/2 Partitions, Violations =	14
Routed	2/2 Partitions, Violations =	18

DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	18
	@@@@ Total number of instance ports with antenna violations =	0

	Diff net spacing : 3
	End of line spacing : 3
	Less than minimum edge length : 4
	Off-grid : 4
	Same net via-cut spacing : 1
	Short : 3

[Iter 3] Elapsed real time: 0:00:14 
[Iter 3] Elapsed cpu  time: sys=0:00:00 usr=0:00:14 total=0:00:14
[Iter 3] Stage (MB): Used   89  Alloctr   90  Proc   31 
[Iter 3] Total (MB): Used   93  Alloctr   94  Proc 7696 

End DR iteration 3 with 2 parts

Start DR iteration 4: non-uniform partition
Routed	1/2 Partitions, Violations =	10
Routed	2/2 Partitions, Violations =	3

DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	3
	@@@@ Total number of instance ports with antenna violations =	0

	Diff net spacing : 2
	Off-grid : 1

[Iter 4] Elapsed real time: 0:00:14 
[Iter 4] Elapsed cpu  time: sys=0:00:00 usr=0:00:14 total=0:00:14
[Iter 4] Stage (MB): Used   89  Alloctr   90  Proc   31 
[Iter 4] Total (MB): Used   93  Alloctr   94  Proc 7696 

End DR iteration 4 with 2 parts

Start DR iteration 5: non-uniform partition
Routed	1/2 Partitions, Violations =	3
Routed	2/2 Partitions, Violations =	10

DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	10
	@@@@ Total number of instance ports with antenna violations =	0

	Diff net spacing : 2
	Less than minimum edge length : 2
	Less than NDR width : 4
	Off-grid : 2

[Iter 5] Elapsed real time: 0:00:15 
[Iter 5] Elapsed cpu  time: sys=0:00:00 usr=0:00:15 total=0:00:15
[Iter 5] Stage (MB): Used   89  Alloctr   90  Proc   31 
[Iter 5] Total (MB): Used   93  Alloctr   94  Proc 7696 

End DR iteration 5 with 2 parts

Start DR iteration 6: non-uniform partition
Routed	1/2 Partitions, Violations =	5
Routed	2/2 Partitions, Violations =	5

DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	5
	@@@@ Total number of instance ports with antenna violations =	0

	Diff net spacing : 4
	Short : 1

[Iter 6] Elapsed real time: 0:00:15 
[Iter 6] Elapsed cpu  time: sys=0:00:00 usr=0:00:15 total=0:00:15
[Iter 6] Stage (MB): Used   89  Alloctr   90  Proc   31 
[Iter 6] Total (MB): Used   93  Alloctr   94  Proc 7696 

End DR iteration 6 with 2 parts

Start DR iteration 7: non-uniform partition
Routed	1/1 Partitions, Violations =	2

DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	2
	@@@@ Total number of instance ports with antenna violations =	0

	Diff net spacing : 2

[Iter 7] Elapsed real time: 0:00:16 
[Iter 7] Elapsed cpu  time: sys=0:00:00 usr=0:00:16 total=0:00:16
[Iter 7] Stage (MB): Used   89  Alloctr   90  Proc   31 
[Iter 7] Total (MB): Used   93  Alloctr   94  Proc 7696 

End DR iteration 7 with 1 parts

Start DR iteration 8: non-uniform partition
Routed	1/1 Partitions, Violations =	2

DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	2
	@@@@ Total number of instance ports with antenna violations =	0

	Diff net spacing : 2

[Iter 8] Elapsed real time: 0:00:16 
[Iter 8] Elapsed cpu  time: sys=0:00:00 usr=0:00:16 total=0:00:16
[Iter 8] Stage (MB): Used   89  Alloctr   90  Proc   31 
[Iter 8] Total (MB): Used   93  Alloctr   94  Proc 7696 

End DR iteration 8 with 1 parts

Start DR iteration 9: non-uniform partition
Routed	1/1 Partitions, Violations =	2

DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	2
	@@@@ Total number of instance ports with antenna violations =	0

	Diff net spacing : 2

[Iter 9] Elapsed real time: 0:00:16 
[Iter 9] Elapsed cpu  time: sys=0:00:00 usr=0:00:16 total=0:00:16
[Iter 9] Stage (MB): Used   89  Alloctr   90  Proc   31 
[Iter 9] Total (MB): Used   93  Alloctr   94  Proc 7696 

End DR iteration 9 with 1 parts

Start DR iteration 10: non-uniform partition
Routed	1/1 Partitions, Violations =	2

DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	2
	@@@@ Total number of instance ports with antenna violations =	0

	Diff net spacing : 2

[Iter 10] Elapsed real time: 0:00:16 
[Iter 10] Elapsed cpu  time: sys=0:00:00 usr=0:00:16 total=0:00:16
[Iter 10] Stage (MB): Used   89  Alloctr   90  Proc   31 
[Iter 10] Total (MB): Used   93  Alloctr   94  Proc 7696 

End DR iteration 10 with 1 parts

Start DR iteration 11: non-uniform partition
Routed	1/1 Partitions, Violations =	2

DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	2
	@@@@ Total number of instance ports with antenna violations =	0

	Diff net spacing : 2

[Iter 11] Elapsed real time: 0:00:16 
[Iter 11] Elapsed cpu  time: sys=0:00:00 usr=0:00:16 total=0:00:16
[Iter 11] Stage (MB): Used   89  Alloctr   90  Proc   31 
[Iter 11] Total (MB): Used   93  Alloctr   94  Proc 7696 

End DR iteration 11 with 1 parts

Start DR iteration 12: non-uniform partition
Routed	1/1 Partitions, Violations =	2

DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	2
	@@@@ Total number of instance ports with antenna violations =	0

	Diff net spacing : 2

[Iter 12] Elapsed real time: 0:00:16 
[Iter 12] Elapsed cpu  time: sys=0:00:00 usr=0:00:16 total=0:00:16
[Iter 12] Stage (MB): Used   89  Alloctr   90  Proc   31 
[Iter 12] Total (MB): Used   93  Alloctr   94  Proc 7696 

End DR iteration 12 with 1 parts

Incremental DRC patching before early termination:
Routed	1/1 Partitions, Violations =	2

DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	2
	@@@@ Total number of instance ports with antenna violations =	0

	Diff net spacing : 2

[Iter 13] Elapsed real time: 0:00:17 
[Iter 13] Elapsed cpu  time: sys=0:00:00 usr=0:00:16 total=0:00:16
[Iter 13] Stage (MB): Used   89  Alloctr   90  Proc   31 
[Iter 13] Total (MB): Used   93  Alloctr   94  Proc 7696 

End DR iteration 13 with 1 parts

Stop DR since not converging

	@@@@ Total nets not meeting constraints =	0

[DR] Elapsed real time: 0:00:17 
[DR] Elapsed cpu  time: sys=0:00:00 usr=0:00:16 total=0:00:16
[DR] Stage (MB): Used   18  Alloctr   18  Proc   31 
[DR] Total (MB): Used   21  Alloctr   22  Proc 7696 
[DR: Done] Elapsed real time: 0:00:17 
[DR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:16 total=0:00:16
[DR: Done] Stage (MB): Used   18  Alloctr   18  Proc   31 
[DR: Done] Total (MB): Used   21  Alloctr   22  Proc 7696 

DR finished with 0 open nets, of which 0 are frozen

DR finished with 2 violations and 0 instance ports antenna violations

DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	2
	Diff net spacing : 2



Total Wire Length =                    12867 micron
Total Number of Contacts =             6074
Total Number of Wires =                6217
Total Number of PtConns =              1773
Total Number of Routed Wires =       5883
Total Routed Wire Length =           11394 micron
Total Number of Routed Contacts =       5963
	Layer                M1 :         35 micron
	Layer                M2 :       2592 micron
	Layer                M3 :        964 micron
	Layer                M4 :       2966 micron
	Layer                M5 :       4292 micron
	Layer                M6 :        545 micron
	Layer                M7 :          0 micron
	Layer                M8 :          0 micron
	Layer                M9 :          0 micron
	Layer                AP :          0 micron
	Via               VIA56 :        133
	Via               VIA45 :       1098
	Via               VIA34 :       1223
	Via          VIA34(rot) :          8
	Via   FATVIA34(rot)_1x2 :          0
	Via        FATVIA34_1x2 :          0
	Via        FATVIA34_2x2 :          0
	Via   FATVIA34_2x2(rot) :          0
	Via   FATVIA34(rot)_1x4 :          0
	Via        FATVIA34_1x4 :          0
	Via               VIA23 :       1585
	Via          VIA23(rot) :          5
	Via               VIA12 :       1749
	Via          VIA12(rot) :        160
	Via   FATVIA12(rot)_1x2 :          2

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate =  0.79% (48 / 6074 vias)
 
    Layer VIA1       =  0.10% (2      / 1911    vias)
        Weight 1     =  0.10% (2       vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 99.90% (1909    vias)
    Layer VIA2       =  0.00% (0      / 1590    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (1590    vias)
    Layer VIA3       =  3.55% (46     / 1297    vias)
        Weight 1     =  3.55% (46      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 96.45% (1251    vias)
    Layer VIA4       =  0.00% (0      / 1141    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (1141    vias)
    Layer VIA5       =  0.00% (0      / 135     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (135     vias)
 
  Total double via conversion rate    =  0.79% (48 / 6074 vias)
 
    Layer VIA1       =  0.10% (2      / 1911    vias)
    Layer VIA2       =  0.00% (0      / 1590    vias)
    Layer VIA3       =  3.55% (46     / 1297    vias)
    Layer VIA4       =  0.00% (0      / 1141    vias)
    Layer VIA5       =  0.00% (0      / 135     vias)
 
  The optimized via conversion rate based on total routed via count =  0.79% (48 / 6074 vias)
 
    Layer VIA1       =  0.10% (2      / 1911    vias)
        Weight 1     =  0.10% (2       vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 99.90% (1909    vias)
    Layer VIA2       =  0.00% (0      / 1590    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (1590    vias)
    Layer VIA3       =  3.55% (46     / 1297    vias)
        Weight 1     =  3.55% (46      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 96.45% (1251    vias)
    Layer VIA4       =  0.00% (0      / 1141    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (1141    vias)
    Layer VIA5       =  0.00% (0      / 135     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (135     vias)
 

Total number of nets = 497
0 open nets, of which 0 are frozen
Total number of excluded ports = 0 ports of 0 unplaced cells connected to 0 nets
                                 0 ports without pins of 0 cells connected to 0 nets
                                 0 ports of 0 cover cells connected to 0 non-pg nets
Total number of DRCs = 2
Total number of antenna violations = 0
Information: Routes in non-preferred voltage areas = 0 (ZRT-559)

Topology ECO not run, no qualifying violations or in frozen nets.
Updating the database ...
# ---- route_auto command will run above 3 steps
# Logic optimization: This optimization improves the timing, area, and power QoR and fixes logical DRC violations and performs legalization and ECO routing
compute_clock_latency
Information: The stitching and editing of coupling caps is turned OFF for design 'top_lib:top/route_opt.design'. (TIM-125)
Information: Design top has 497 nets, 0 global routed, 495 detail routed. (NEX-024)
Information: Freeing timing information from routing. (ZRT-574)
Information: The stitching and editing of coupling caps is turned OFF for design 'top_lib:top/route_opt.design'. (TIM-125)
Information: The RC mode used is DR for design 'top'. (NEX-022)
---extraction options---
Corner: cornerSS
 late_cap_scale                : 1
 late_res_scale                : 1
 early_cap_scale               : 1
 early_res_scale               : 1
Corner: cornerFF
 late_cap_scale                : 1
 late_res_scale                : 1
 early_cap_scale               : 1
 early_res_scale               : 1
Global options:
 reference_direction       : use_from_tluplus
 real_metalfill_extraction : none
 virtual_shield_extraction : true
---app options---
 host.max_cores                   : 1
 extract.connect_open           : true
 extract.enable_coupling_cap    : false
Extracting design: top 
NEX: virtual shield is applied in extraction.
Information: coupling capacitance is lumped to ground. (NEX-030)
Information: 495 nets are successfully extracted. (NEX-028)
Warning: Advanced receiver model has not been enabled for detailed routed design. (TIM-204)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 495, routed nets = 5, across physical hierarchy nets = 0, parasitics cached nets = 5, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)

Mode:mode1            Latency(early)   Latency(late)
Clock        Updated   rise    fall    rise    fall   Corner
------------------------------------------------------------
SYS_CLK      Yes     0.1541  0.1541  0.1541  0.1541   cornerFF
SYS_CLK      Yes     0.2884  0.2884  0.2884  0.2884   cornerSS

Information: The value of option cts.compile.enable_cell_relocation has been overridden to "leaf_only" to support latency-driven placement. (CTS-973)
Information: The stitching and editing of coupling caps is turned OFF for design 'top_lib:top/route_opt.design'. (TIM-125)
Warning: Advanced receiver model has not been enabled for detailed routed design. (TIM-204)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 495, routed nets = 495, across physical hierarchy nets = 0, parasitics cached nets = 495, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)
CCD app option: ccd.targeted_ccd_path_groups:  **clock_gating_default**
Target path group: scenario scenarioFF pathgroup **clock_gating_default**
Target path group: scenario scenarioSS pathgroup **clock_gating_default**
Information: CCD will use corner cornerSS for honoring max prepone/postpone limits
CCD-Info: Adjusting IO clock latencies to improve timing (ccd.adjust_io_clock_latency = true)
@ CG solver holdWeight = 0.100000
@ CG solver setupWeight = 1.000000
@ CG solver delayCostWeight = 5.000000
@ CG solver zeroDirWeight = 5.000000
@ CG solver wnsWeight = 10.000000
INFO: Clock latencies not changed

Summary of messages during CTS:
===============================================================
  Tag   Count  Type           Description
---------------------------------------------------------------
 No error or warning message.
1
# Routing optimization
route_opt
Information: Starting 'route_opt' (FLW-8000)
Information: Time: 2025-05-25 01:25:05 / Session: 0.01 hr / Command: 0.00 hr / Memory: 719 MB (FLW-8100)
INFO: route_opt is running in balanced flow mode
Warning: SI analysis is not enabled for post-route optimization. (ROPT-002)
Warning: Cannot find any max transition constraint on the design. (OPT-070)
INFO: Total Power Aware Optimization Enabled (Dynamic + Leakage)
Route-opt command begin                   CPU:    30 s (  0.01 hr )  ELAPSE:    34 s (  0.01 hr )  MEM-PEAK:   719 MB
Warning: SI analysis is not enabled for post-route optimization. (ROPT-002)
Warning: Cannot find any max transition constraint on the design. (OPT-070)
INFO: place.legalize.enable_advanced_legalizer not set - need to revert CLO
INFO: Concurrent Legalization and Optimization (CLO) Reverted
INFO: place.legalize.enable_advanced_legalizer not set - need to revert CLO
Info: update em.

Route-opt timing update complete          CPU:    30 s (  0.01 hr )  ELAPSE:    34 s (  0.01 hr )  MEM-PEAK:   719 MB
INFO: Propagating Switching Activities
Information: Activity propagation will be performed for scenario scenarioFF.
Warning: Mapping to scan cell 'GSDFCNQD1HPBWP' in library is not possible because cell has 'dont_use' attribute. (SQM-1067)
Information: Doing activity propagation for mode 'mode1' and corner 'cornerFF' with effort level 'medium'. (POW-024)
Information: Timer-derived activity data is cached on scenario scenarioFF (POW-052)
Information: Running switching activity propagation in scalar mode!

 **** Information : No. of simulation cycles = 7 ****
Information: Propagated activity on scenario scenarioSS identical to that on scenarioFF (POW-006)
INFO: Switching Activity propagation took     0.00002 sec
INFO: Propagating Switching Activity for all power flows 

Route-opt initial QoR
_____________________
Scenario Mapping Table
1: scenarioFF
2: scenarioSS

Pathgroup Mapping Table
1: **default**
2: **async_default**
3: **clock_gating_default**
4: **in2reg_default**
5: **reg2out_default**
6: **in2out_default**
7: SYS_CLK

-------------------------------------------------------------------------------------------------------------------------------------------------------------
PATHGROUP QOR 
-------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS    NSV      WHV        THV    NHV
    1   1        -          -      -   0.0000     0.0000      0
    1   2        -          -      -   0.0000     0.0000      0
    1   3        -          -      -   0.0000     0.0000      0
    1   4        -          -      -   0.0000     0.0000      0
    1   5        -          -      -   0.0000     0.0000      0
    1   6        -          -      -   0.0000     0.0000      0
    1   7        -          -      -   0.0000     0.0000      0
    2   1   0.0000     0.0000      0        -          -      -
    2   2   0.0000     0.0000      0        -          -      -
    2   3   0.0000     0.0000      0        -          -      -
    2   4   0.0000     0.0000      0        -          -      -
    2   5   0.0000     0.0000      0        -          -      -
    2   6   0.0000     0.0000      0        -          -      -
    2   7   0.0000     0.0000      0        -          -      -
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
SCENARIO QOR 
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV   MaxTranC  MaxCapV    Leakage
    1   *        -          -        -      -   0.0000     0.0000      0        0     0.0000        1  42119.109
    2   *   0.0000     0.0000   0.0000      0        -          -      -        0     0.0000        1    466.399
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
DESIGN QOR 
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV   MaxTranC  MaxCapV    Leakage         Area    InstCnt
    *   *   0.0000     0.0000   0.0000      0   0.0000     0.0000      0        0     0.0000        1  42119.109      1800.40        418
----------------------------------------------------------------------------------------------------------------------------------------------------------------------

Route-opt initial QoR Summary       WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV  MaxCapV    Leakage         Area    InstCnt
Route-opt initial QoR Summary    0.0000     0.0000   0.0000      0   0.0000     0.0000      0        0        1  42119.109      1800.40        418
Information: The netlist change observers are disabled for incremental extraction. (TIM-126)
INFO: using 1 threads
Route-opt initialization complete         CPU:    36 s (  0.01 hr )  ELAPSE:    40 s (  0.01 hr )  MEM-PEAK:   719 MB
Information: Initializing classic cellmap without advanced rules enabled and with PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Information: Creating classic rule checker.
Warning: Routing direction of metal layer PO is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
PDC app_options settings =========
	place.legalize.enable_prerouted_net_check: 1
	place.legalize.num_tracks_for_access_check: 1
	place.legalize.use_eol_spacing_for_access_check: 0
	place.legalize.allow_touch_track_for_access_check: 1
	place.legalize.reduce_conservatism_in_eol_check: 0
	place.legalize.preroute_shape_merge_distance: 0.0
	place.legalize.enable_non_preferred_direction_span_check: 0

Layer M1: cached 0 shapes out of 199 total shapes.
Layer M2: cached 0 shapes out of 3244 total shapes.
Cached 624 vias out of 6806 total vias.
Total 0.1677 seconds to build cellmap data
INFO: creating 12(r) x 16(c) GridCells YDim 6 XDim 6
INFO: number of GridCells (0x9d1812c0): 192
INFO: creating 12(r) x 16(c) GridCells YDim 6 XDim 6
INFO: number of GridCells (0x9d1812c0): 192
Total 0.0116 seconds to load 741 cell instances into cellmap
Moveable cells: 414; Application fixed cells: 4; Macro cells: 0; User fixed cells: 323
490 out of 490 data nets are detail routed, 5 out of 5 clock nets are detail routed and total 495 nets have been analyzed
Estimated current stage is after clock and data detail route stage
Average cell width 2.1536, cell height 2.0000, cell area 4.3072 for total 418 placed and application fixed cells
Route-opt optimization summary            SETUP-COST    R2R-COST HOLD-COST LDRC-COST          AREA     LEAKAGE     INSTCNT            ELAPSE       MEM
Warning: Cannot find any max transition constraint on the design. (OPT-070)
INFO: place.legalize.enable_advanced_legalizer not set - need to revert CLO


Route-opt optimization Phase 2 Iter  1          0.00        0.00      0.00         0       1800.40    42119.11         418              0.01       719

Route-opt optimization Phase 3 Iter  1          0.00        0.00      0.00         0       1800.40    42119.11         418              0.01       719
INFO: New Levelizer turned on

INFO: New Levelizer turned on
Route-opt optimization Phase 4 Iter  1          0.00        0.00      0.00         0       1804.00    41932.45         418              0.01       719
Route-opt optimization Phase 4 Iter  2          0.00        0.00      0.00         0       1804.00    41932.45         418              0.01       719
Route-opt optimization Phase 4 Iter  3          0.00        0.00      0.00         0       1804.00    41932.45         418              0.01       719
Route-opt optimization Phase 4 Iter  4          0.00        0.00      0.00         0       1804.00    41932.45         418              0.01       719


Route-opt optimization Phase 6 Iter  1          0.00        0.00      0.00         0       1804.00    41932.45         418              0.01       719
Route-opt optimization Phase 6 Iter  2          0.00        0.00      0.00         0       1804.00    41932.45         418              0.01       719
Route-opt optimization Phase 6 Iter  3          0.00        0.00      0.00         0       1804.00    41932.45         418              0.01       719
Route-opt optimization Phase 6 Iter  4          0.00        0.00      0.00         0       1804.00    41932.45         418              0.01       719
Route-opt optimization Phase 6 Iter  5          0.00        0.00      0.00         0       1804.00    41932.45         418              0.01       719
Route-opt optimization Phase 6 Iter  6          0.00        0.00      0.00         0       1804.00    41932.45         418              0.01       719
Route-opt optimization Phase 6 Iter  7          0.00        0.00      0.00         0       1804.00    41932.45         418              0.01       719

Route-opt optimization Phase 7 Iter  1          0.00        0.00      0.00         0       1804.00    41932.45         418              0.01       719
Route-opt optimization Phase 7 Iter  2          0.00        0.00      0.00         0       1804.00    41932.45         418              0.01       719

Enable clock slack update
INFO: cellmap features:  adv-rules=(Y), pdc=(Y), clock-rules=(Y)
Route-opt optimization Phase 8 Iter  1          0.00        0.00      0.00         0       1804.00    41932.45         418              0.01       719
INFO: cellmap features:  adv-rules=(N), pdc=(Y), clock-rules=(Y)

Route-opt optimization Phase 9 Iter  1          0.00        0.00      0.00         0       1804.00    41932.45         418              0.01       719
Route-opt optimization Phase 9 Iter  2          0.00        0.00      0.00         0       1804.00    41932.45         418              0.01       719
Route-opt optimization Phase 9 Iter  3          0.00        0.00      0.00         0       1804.00    41932.45         418              0.01       719
Route-opt optimization Phase 9 Iter  4          0.00        0.00      0.00         0       1804.00    41932.45         418              0.01       719


Enable clock slack update
INFO: cellmap features:  adv-rules=(Y), pdc=(Y), clock-rules=(Y)
Route-opt optimization Phase 11 Iter  1         0.00        0.00      0.00         0       1804.00    41932.45         418              0.01       719
INFO: cellmap features:  adv-rules=(N), pdc=(Y), clock-rules=(Y)

Route-opt optimization Phase 12 Iter  1         0.00        0.00      0.00         0       1804.00    41932.45         418              0.01       719
INFO: New Levelizer turned on
Route-opt optimization Phase 12 Iter  2         0.00        0.00      0.00         0       1804.00    41932.45         418              0.01       719
INFO: New Levelizer turned on

Route-opt optimization Phase 13 Iter  1         0.00        0.00      0.00         0       1808.00    41635.73         418              0.01       719

Route-opt optimization Phase 14 Iter  1         0.00        0.00      0.00         0       1808.00    41635.73         418              0.01       719
Warning: Design includes unreasonable large hold violation(s). (OPT-209)
Route-opt optimization Phase 14 Iter  2         0.00        0.00      0.00         0       1808.00    41635.73         418              0.01       719
Warning: Design includes unreasonable large hold violation(s). (OPT-209)


Route-opt route preserve complete         CPU:    38 s (  0.01 hr )  ELAPSE:    41 s (  0.01 hr )  MEM-PEAK:   719 MB

INFO: Sending timing info to router
Generating Timing information  
Design  Scenario scenarioSS (Mode mode1 Corner cornerSS)
Generating Timing information  ... Done
Information: The net parasitics of block top are cleared. (TIM-123)
[End of Generating Timing Information] Elapsed real time: 0:00:00 
[End of Generating Timing Information] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Information: The netlist change observers are enabled for incremental extraction. (TIM-127)
nplDplc2Placer::setParam(effort,1)
nplDplc2Placer::setParam(debug,0)
nplDplc2Placer::setParam(site_check,2)
nplDplc2Placer::setParam(app_firm_wgt,0)
Warning: Routing direction of metal layer PO is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
PDC app_options settings =========
	place.legalize.enable_prerouted_net_check: 1
	place.legalize.num_tracks_for_access_check: 1
	place.legalize.use_eol_spacing_for_access_check: 0
	place.legalize.allow_touch_track_for_access_check: 1
	place.legalize.reduce_conservatism_in_eol_check: 0
	place.legalize.preroute_shape_merge_distance: 0.0
	place.legalize.enable_non_preferred_direction_span_check: 0

Layer M1: cached 0 shapes out of 199 total shapes.
Layer M2: cached 0 shapes out of 3244 total shapes.
Cached 624 vias out of 6806 total vias.

Legalizing Top Level Design top ... 
Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.0578 seconds to build cellmap data
Information: Creating classic rule checker.
Warning: Routing direction of metal layer PO is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
=====> Processed 55 ref cells (12 fillers) from library

Bounds/Regions In This Design:
        Area    Num Cells  Exclusive Name
 (square um)
        3504          741        Yes DEFAULT_VA

Warning: max_legality_failures=5000 ignored.
	To use it, set limit_legality_checks to true.
Warning: max_legality_check_range=500 ignored.
	To use it, set limit_legality_checks to true.
Starting legalizer.
Warning: Exclusive bound 'DEFAULT' has no cells.
Optimizing Exclusive Bound 'DEFAULT_VA' (2/2)
    Done Exclusive Bound 'DEFAULT_VA' (2/2) (0 sec)
Legalization complete (0 total sec)

****************************************
  Report : Placement Attempts
  Site   : unit
****************************************

number of cells:                    741
number of references:                55
number of site rows:                 24
number of locations attempted:     5735
number of locations failed:           0  (0.0%)

Legality of references at locations:
0 references had failures.

Legality of references in rows:
0 references had row failures.

****************************************
  Report : Cell Displacements
****************************************

number of cells aggregated:         414 (4478 total sites)
avg row height over cells:        2.000 um
rms cell displacement:            0.017 um ( 0.01 row height)
rms weighted cell displacement:   0.017 um ( 0.01 row height)
max cell displacement:            0.200 um ( 0.10 row height)
avg cell displacement:            0.001 um ( 0.00 row height)
avg weighted cell displacement:   0.001 um ( 0.00 row height)
number of cells moved:                3
number of large displacements:        0
large displacement threshold:     3.000 row height

Displacements of worst 10 cells:
Cell: ctmi_1387 (AO22D0HPBWP)
  Input location: (21.8,38)
  Legal location: (21.6,38)
  Displacement:   0.200 um ( 0.10 row height)
Cell: ctmi_1359 (NR3D0HPBWP)
  Input location: (35.6,52)
  Legal location: (35.8,52)
  Displacement:   0.200 um ( 0.10 row height)
Cell: ctmi_1096 (XNR3D0HPBWP)
  Input location: (36.8,52)
  Legal location: (37,52)
  Displacement:   0.200 um ( 0.10 row height)
Cell: ctmi_1376 (AO22D0HPBWP)
  Input location: (74,26)
  Legal location: (74,26)
  Displacement:   0.000 um ( 0.00 row height)
Cell: ctmi_1375 (AO22D0HPBWP)
  Input location: (71.4,32)
  Legal location: (71.4,32)
  Displacement:   0.000 um ( 0.00 row height)
Cell: ctmi_1374 (AO22D0HPBWP)
  Input location: (73.6,32)
  Legal location: (73.6,32)
  Displacement:   0.000 um ( 0.00 row height)
Cell: ctmi_1377 (AO22D0HPBWP)
  Input location: (74.4,24)
  Legal location: (74.4,24)
  Displacement:   0.000 um ( 0.00 row height)
Cell: ctmi_1373 (AO22D0HPBWP)
  Input location: (73.6,42)
  Legal location: (73.6,42)
  Displacement:   0.000 um ( 0.00 row height)
Cell: ctmi_1372 (AO22D0HPBWP)
  Input location: (74,48)
  Legal location: (74,48)
  Displacement:   0.000 um ( 0.00 row height)
Cell: ctmi_1371 (AO22D0HPBWP)
  Input location: (73.8,40)
  Legal location: (73.8,40)
  Displacement:   0.000 um ( 0.00 row height)

Legalization succeeded.
Total Legalizer CPU: 0.274
Total Legalizer Wall Time: 0.275
----------------------------------------------------------------

Route-opt optimization summary            SETUP-COST    R2R-COST HOLD-COST LDRC-COST          AREA     LEAKAGE     INSTCNT            ELAPSE       MEM
Route-opt legalization complete           CPU:    38 s (  0.01 hr )  ELAPSE:    42 s (  0.01 hr )  MEM-PEAK:   719 MB
INFO: Router Max Iterations set to : 5 
Cell Min-Routing-Layer = M2
Cell Max-Routing-Layer = M6
Error: The 'VIA1_C' value specified for the 'common.via_on_grid_by_layer_name' option is invalid. (ZRT-476)
Error: The 'VIA2_C' value specified for the 'common.via_on_grid_by_layer_name' option is invalid. (ZRT-476)
Found antenna rule mode 1, diode mode 4:
	layer M1: , diode ratio {0 0 1 0 0} 
	layer M2: , diode ratio {0 0 1 0 0} 
	layer M3: , diode ratio {0 0 1 0 0} 
	layer M4: , diode ratio {0 0 1 0 0} 
	layer M5: , diode ratio {0 0 1 0 0} 
	layer M6: , diode ratio {0 0 1 0 0} 
	layer M7: , diode ratio {0 0 1 0 0} 
	layer M8: , diode ratio {0 0 1 0 0} 
	layer M9:  max ratio 5000, diode ratio {0.06 0 8000 50000} 
	layer AP: , diode ratio {0 0 1 0 0} 
	layer CO: , diode ratio {0 0 1 0 0} 
	layer VIA1:  max ratio 20, diode ratio {0 0 1 0 0} 
	layer VIA2:  max ratio 20, diode ratio {0 0 1 0 0} 
	layer VIA3:  max ratio 20, diode ratio {0 0 1 0 0} 
	layer VIA4:  max ratio 20, diode ratio {0 0 1 0 0} 
	layer VIA5:  max ratio 20, diode ratio {0 0 1 0 0} 
	layer VIA6:  max ratio 20, diode ratio {0 0 1 0 0} 
	layer VIA7:  max ratio 20, diode ratio {0 0 1 0 0} 
	layer VIA8:  max ratio 20, diode ratio {0 0 1 0 0} 
	layer RV:  max ratio 200, diode ratio {0.06 0 83 400} 
Found antenna rule mode 2, diode mode 4:
	layer M1:  max ratio 5000 metal scale 1, diode ratio {0.06 0 456 43000} 
	layer M2:  max ratio 5000 metal scale 1, diode ratio {0.06 0 456 43000} 
	layer M3:  max ratio 5000 metal scale 1, diode ratio {0.06 0 456 43000} 
	layer M4:  max ratio 5000 metal scale 1, diode ratio {0.06 0 456 43000} 
	layer M5:  max ratio 5000 metal scale 1, diode ratio {0.06 0 456 43000} 
	layer M6:  max ratio 5000 metal scale 1, diode ratio {0.06 0 456 43000} 
	layer M7:  max ratio 5000 metal scale 1, diode ratio {0.06 0 456 43000} 
	layer M8:  max ratio 5000 metal scale 1, diode ratio {0.06 0 456 43000} 
	layer M9:  max ratio 5000 metal scale 1, diode ratio {0 1 0 0} 
	layer AP:  metal scale 1, diode ratio {0 0 1 0 0} 
	layer CO: , diode ratio {0 0 1 0 0} 
	layer VIA1:  max ratio 900 cut scale 1, diode ratio {0.06 0 210 900} 
	layer VIA2:  max ratio 900 cut scale 1, diode ratio {0.06 0 210 900} 
	layer VIA3:  max ratio 900 cut scale 1, diode ratio {0.06 0 210 900} 
	layer VIA4:  max ratio 900 cut scale 1, diode ratio {0.06 0 210 900} 
	layer VIA5:  max ratio 900 cut scale 1, diode ratio {0.06 0 210 900} 
	layer VIA6:  max ratio 900 cut scale 1, diode ratio {0.06 0 210 900} 
	layer VIA7:  max ratio 900 cut scale 1, diode ratio {0.06 0 210 900} 
	layer VIA8:  max ratio 900 cut scale 1, diode ratio {0.06 0 210 900} 
	layer RV:  cut scale 1, diode ratio {0 0 1 0 0} 
Found antenna rule mode 4, diode mode 4:
	layer M1: , diode ratio {0 0 1 0 0} 
	layer M2: , diode ratio {0 0 1 0 0} 
	layer M3: , diode ratio {0 0 1 0 0} 
	layer M4: , diode ratio {0 0 1 0 0} 
	layer M5: , diode ratio {0 0 1 0 0} 
	layer M6: , diode ratio {0 0 1 0 0} 
	layer M7: , diode ratio {0 0 1 0 0} 
	layer M8: , diode ratio {0 0 1 0 0} 
	layer M9: , diode ratio {0 0 1 0 0} 
	layer AP:  max ratio 2000, diode ratio {0.06 0 8000 30000} 
	layer CO: , diode ratio {0 0 1 0 0} 
	layer VIA1: , diode ratio {0 0 1 0 0} 
	layer VIA2: , diode ratio {0 0 1 0 0} 
	layer VIA3: , diode ratio {0 0 1 0 0} 
	layer VIA4: , diode ratio {0 0 1 0 0} 
	layer VIA5: , diode ratio {0 0 1 0 0} 
	layer VIA6: , diode ratio {0 0 1 0 0} 
	layer VIA7: , diode ratio {0 0 1 0 0} 
	layer VIA8: , diode ratio {0 0 1 0 0} 
	layer RV: , diode ratio {0 0 1 0 0} 
Information: Option route.detail.force_end_on_preferred_grid will be ignored since none of the layers have preferred grid. (ZRT-703)
Skipping 1 internal pins that are not physical. Set route.common.verbose_level to > 0 and run routing command to get skipped pin names.
Info: number of net_type_blockage: 0 
Information: Via ladder engine would be activated for pattern must join connection in certain commands. Please refer to man-page for the command list. (ZRT-619)
Via on layer (VIA1) needs more than one tracks
Warning: Layer M1 pitch 0.200 may be too small: wire/via-down 0.180, wire/via-up 0.225. (ZRT-026)
Via on layer (VIA7) needs more than one tracks
Warning: Layer M7 pitch 0.200 may be too small: wire/via-down 0.200, wire/via-up 0.350. (ZRT-026)
Via on layer (RV) needs more than one tracks
Warning: Layer M9 pitch 0.800 may be too small: wire/via-down 0.800, wire/via-up 3.600. (ZRT-026)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 3.35 outside the layer range. (ZRT-707)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 3.35 outside the layer range on clock nets. (ZRT-718)
Information: When applicable layer based tapering will taper up to 0.00 in distance from the pin. (ZRT-706)
Warning: Standard cell pin ANTENNAHPBWP/I has no valid via regions. (ZRT-044)
[ECO: DbIn With Extraction] Elapsed real time: 0:00:00 
[ECO: DbIn With Extraction] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[ECO: DbIn With Extraction] Stage (MB): Used   17  Alloctr   17  Proc    0 
[ECO: DbIn With Extraction] Total (MB): Used   20  Alloctr   21  Proc 7696 
[ECO: Before Refresh Via Ladder Phase] Elapsed real time: 0:00:00 
[ECO: Before Refresh Via Ladder Phase] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[ECO: Before Refresh Via Ladder Phase] Stage (MB): Used   17  Alloctr   17  Proc    0 
[ECO: Before Refresh Via Ladder Phase] Total (MB): Used   20  Alloctr   21  Proc 7696 

    Found 0 via ladders to verify.

VIA LADDER INFO: found 0 via ladder DRCs across 0 nets.
Updating the database ...

    Via ladders will be inserted on 0 of 0 ports with via ladder constraints.

Updating the database ...
[ECO: After Refresh Via Ladder Phase] Elapsed real time: 0:00:00 
[ECO: After Refresh Via Ladder Phase] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[ECO: After Refresh Via Ladder Phase] Stage (MB): Used   17  Alloctr   17  Proc    0 
[ECO: After Refresh Via Ladder Phase] Total (MB): Used   21  Alloctr   21  Proc 7696 
[ECO: Analysis] Elapsed real time: 0:00:00 
[ECO: Analysis] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[ECO: Analysis] Stage (MB): Used   17  Alloctr   17  Proc    0 
[ECO: Analysis] Total (MB): Used   21  Alloctr   21  Proc 7696 
Num of eco nets = 497
Num of open eco nets = 61
[ECO: Init] Elapsed real time: 0:00:00 
[ECO: Init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[ECO: Init] Stage (MB): Used   18  Alloctr   17  Proc    0 
[ECO: Init] Total (MB): Used   21  Alloctr   21  Proc 7696 
Start Global Route ... 
[Init] Elapsed real time: 0:00:00 
[Init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Init] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Init] Total (MB): Used   25  Alloctr   26  Proc 7696 
Printing options for 'route.common.*'
common.via_on_grid_by_layer_name                        :	 {VIA1_C false} {VIA2_C true}
common.wire_on_grid_by_layer_name                       :	 {M1 true} {M2 true} {M3 true}

Printing options for 'route.global.*'
global.force_rerun_after_global_route_opt               :	 true                
global.timing_driven                                    :	 true                

Begin global routing.
Loading timing information to the router from design
Timing information loaded to the router.
[End of Loading Timing] Elapsed real time: 0:00:00 
[End of Loading Timing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Constructing data structure ...
Design statistics:
Design Bounding Box (0.00um,0.00um,93.00um,68.00um)
Number of routing layers = 10
layer M1, dir Hor, min width = 0.09um, min space = 0.09um pitch = 0.2um
layer M2, dir Ver, min width = 0.1um, min space = 0.1um pitch = 0.2um
layer M3, dir Hor, min width = 0.1um, min space = 0.1um pitch = 0.2um
layer M4, dir Ver, min width = 0.1um, min space = 0.1um pitch = 0.2um
layer M5, dir Hor, min width = 0.1um, min space = 0.1um pitch = 0.2um
layer M6, dir Ver, min width = 0.1um, min space = 0.1um pitch = 0.2um
layer M7, dir Hor, min width = 0.1um, min space = 0.1um pitch = 0.2um
layer M8, dir Ver, min width = 0.4um, min space = 0.4um pitch = 0.8um
layer M9, dir Hor, min width = 0.4um, min space = 0.4um pitch = 0.8um
layer AP, dir Ver, min width = 3um, min space = 2um pitch = 6.5um
Current Stage stats:
[End of Build Tech Data] Elapsed real time: 0:00:00 
[End of Build Tech Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Tech Data] Stage (MB): Used    1  Alloctr    1  Proc    0 
[End of Build Tech Data] Total (MB): Used   30  Alloctr   31  Proc 7696 
Warning: No existing global route is available for reuse in incremental global routing. (ZRT-586)
Net statistics:
Total number of nets     = 497
Number of nets to route  = 61
Number of nets with max-layer-mode hard = 5
61 nets are partially connected,
 of which 61 are detail routed and 0 are global routed.
436 nets are fully connected,
 of which 436 are detail routed and 0 are global routed.
5 nets have non-default rule CLK_NDR
	 5 non-user-specified nets, 5 non-user-specified clock nets, 0 user-specified nets
Net length statistics: 
Net Count(Ignore Fully Rted) 61, Total Half Perimeter Wire Length (HPWL) 1031 microns
HPWL   0 ~   50 microns: Net Count       57	Total HPWL          713 microns
HPWL  50 ~  100 microns: Net Count        4	Total HPWL          318 microns
HPWL 100 ~  200 microns: Net Count        0	Total HPWL            0 microns
HPWL 200 ~  300 microns: Net Count        0	Total HPWL            0 microns
HPWL 300 ~  400 microns: Net Count        0	Total HPWL            0 microns
HPWL 400 ~  500 microns: Net Count        0	Total HPWL            0 microns
HPWL 500 ~  600 microns: Net Count        0	Total HPWL            0 microns
HPWL 600 ~  700 microns: Net Count        0	Total HPWL            0 microns
HPWL 700 ~  800 microns: Net Count        0	Total HPWL            0 microns
HPWL 800 ~  900 microns: Net Count        0	Total HPWL            0 microns
HPWL 900 ~ 1000 microns: Net Count        0	Total HPWL            0 microns
HPWL     > 1000 microns: Net Count        0	Total HPWL            0 microns
Current Stage stats:
[End of Build All Nets] Elapsed real time: 0:00:00 
[End of Build All Nets] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build All Nets] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Build All Nets] Total (MB): Used   31  Alloctr   31  Proc 7696 
Number of partitions: 1 (1 x 1)
Size of partitions: 47 gCells x 34 gCells
Average gCell capacity  4.14	 on layer (1)	 M1
Average gCell capacity  6.28	 on layer (2)	 M2
Average gCell capacity  7.19	 on layer (3)	 M3
Average gCell capacity  9.18	 on layer (4)	 M4
Average gCell capacity  9.97	 on layer (5)	 M5
Average gCell capacity  9.87	 on layer (6)	 M6
Average gCell capacity  9.97	 on layer (7)	 M7
Average gCell capacity  0.00	 on layer (8)	 M8
Average gCell capacity  0.00	 on layer (9)	 M9
Average gCell capacity  0.00	 on layer (10)	 AP
Average number of tracks per gCell 10.03	 on layer (1)	 M1
Average number of tracks per gCell 9.91	 on layer (2)	 M2
Average number of tracks per gCell 10.03	 on layer (3)	 M3
Average number of tracks per gCell 9.91	 on layer (4)	 M4
Average number of tracks per gCell 10.03	 on layer (5)	 M5
Average number of tracks per gCell 9.91	 on layer (6)	 M6
Average number of tracks per gCell 10.03	 on layer (7)	 M7
Average number of tracks per gCell 2.49	 on layer (8)	 M8
Average number of tracks per gCell 2.53	 on layer (9)	 M9
Average number of tracks per gCell 0.32	 on layer (10)	 AP
Number of gCells = 15980
Current Stage stats:
[End of Build Congestion Map] Elapsed real time: 0:00:00 
[End of Build Congestion Map] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Congestion Map] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Build Congestion Map] Total (MB): Used   31  Alloctr   32  Proc 7696 
Current Stage stats:
[End of Add Nets Demand] Elapsed real time: 0:00:00 
[End of Add Nets Demand] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Add Nets Demand] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Add Nets Demand] Total (MB): Used   31  Alloctr   32  Proc 7696 
Number of user frozen nets = 0
Information: RC layer preference is turned off for this design. (ZRT-613)
Total stats:
[End of Build Data] Elapsed real time: 0:00:00 
[End of Build Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Data] Stage (MB): Used    2  Alloctr    2  Proc    0 
[End of Build Data] Total (MB): Used   31  Alloctr   32  Proc 7696 
Number of partitions: 1 (1 x 1)
Size of partitions: 47 gCells x 34 gCells
Current Stage stats:
[End of Blocked Pin Detection] Elapsed real time: 0:00:00 
[End of Blocked Pin Detection] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Blocked Pin Detection] Stage (MB): Used  176  Alloctr  176  Proc  112 
[End of Blocked Pin Detection] Total (MB): Used  207  Alloctr  208  Proc 7809 
Information: Using 1 threads for routing. (ZRT-444)
Information: Multiple gcell levels ON
Information: Buffer distance is estimated to be ~1417.0000um (708 gCells)

Start GR phase 0
Number of partitions: 1 (1 x 1)
Size of partitions: 47 gCells x 34 gCells
[rtAllBotParts] Elapsed real time: 0:00:00 
[rtAllBotParts] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[rtTop] Elapsed real time: 0:00:00 
[rtTop] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Current Stage stats:
[End of Initial Routing] Elapsed real time: 0:00:00 
[End of Initial Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Initial Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Initial Routing] Total (MB): Used  207  Alloctr  208  Proc 7809 
Initial. Routing result:
Initial. Both Dirs: Dmd-Cap  =     0 Max = 0 GRCs =     0 (0.00%)
Initial. H routing: Dmd-Cap  =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. V routing: Dmd-Cap  =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. Both Dirs: Overflow =   296 Max = 8 GRCs =   144 (4.51%)
Initial. H routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. V routing: Overflow =   296 Max = 8 (GRCs =  1) GRCs =   144 (9.01%)
Initial. M1         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M2         Overflow =   279 Max = 8 (GRCs =  1) GRCs =   138 (8.64%)
Initial. M3         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M4         Overflow =    17 Max = 6 (GRCs =  1) GRCs =     6 (0.38%)
Initial. M5         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M6         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M7         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M8         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. AP         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)


Density distribution:
Layer    0.0  0.1  0.2  0.3  0.4  0.5  0.6  0.7  0.8  0.9  1.0  1.1  1.2  > 1.2 
M1       99.8 0.06 0.00 0.00 0.00 0.06 0.00 0.00 0.00 0.00 0.06 0.00 0.00 0.00
M2       58.9 3.50 3.00 4.38 1.44 4.76 4.32 4.13 2.25 0.00 4.69 0.25 2.82 5.51
M3       69.0 20.5 1.13 6.13 0.19 2.07 0.75 0.19 0.00 0.00 0.00 0.00 0.00 0.00
M4       38.4 31.7 4.07 11.5 2.25 5.76 1.88 1.88 1.13 0.13 0.81 0.00 0.13 0.25
M5       35.9 36.4 0.00 17.9 0.00 6.57 2.25 0.50 0.25 0.06 0.00 0.00 0.00 0.00
M6       83.6 15.5 0.00 0.75 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
M7       100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
M8       100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
M9       100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
AP       100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
Total    71.2 14.5 1.10 5.49 0.52 2.58 1.24 0.90 0.49 0.03 0.75 0.03 0.40 0.77


Initial. Total Wire Length = 15.45
Initial. Layer M1 wire length = 0.00
Initial. Layer M2 wire length = 2.90
Initial. Layer M3 wire length = 3.46
Initial. Layer M4 wire length = 0.00
Initial. Layer M5 wire length = 3.10
Initial. Layer M6 wire length = 5.99
Initial. Layer M7 wire length = 0.00
Initial. Layer M8 wire length = 0.00
Initial. Layer M9 wire length = 0.00
Initial. Layer AP wire length = 0.00
Initial. Total Number of Contacts = 29
Initial. Via VIA12 count = 13
Initial. Via VIA23 count = 9
Initial. Via VIA34 count = 2
Initial. Via VIA45 count = 2
Initial. Via VIA56 count = 3
Initial. Via VIA67 count = 0
Initial. Via VIA78 count = 0
Initial. Via VIA89 count = 0
Initial. Via VIA910 count = 0
Initial. completed.

Start GR phase 1
Sun May 25 01:25:14 2025
Number of partitions: 1 (1 x 1)
Size of partitions: 47 gCells x 34 gCells
[rtAllParts] Elapsed real time: 0:00:00 
[rtAllParts] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Current Stage stats:
[End of Phase1 Routing] Elapsed real time: 0:00:00 
[End of Phase1 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Phase1 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase1 Routing] Total (MB): Used  207  Alloctr  208  Proc 7809 
phase1. Routing result:
phase1. Both Dirs: Dmd-Cap  =     0 Max = 0 GRCs =     0 (0.00%)
phase1. H routing: Dmd-Cap  =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. V routing: Dmd-Cap  =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. Both Dirs: Overflow =   296 Max = 8 GRCs =   144 (4.51%)
phase1. H routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. V routing: Overflow =   296 Max = 8 (GRCs =  1) GRCs =   144 (9.01%)
phase1. M1         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M2         Overflow =   279 Max = 8 (GRCs =  1) GRCs =   138 (8.64%)
phase1. M3         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M4         Overflow =    17 Max = 6 (GRCs =  1) GRCs =     6 (0.38%)
phase1. M5         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M6         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M7         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M8         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. AP         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)


Density distribution:
Layer    0.0  0.1  0.2  0.3  0.4  0.5  0.6  0.7  0.8  0.9  1.0  1.1  1.2  > 1.2 
M1       99.8 0.06 0.00 0.00 0.00 0.06 0.00 0.00 0.00 0.00 0.06 0.00 0.00 0.00
M2       58.9 3.50 3.00 4.38 1.44 4.76 4.32 4.13 2.25 0.00 4.69 0.25 2.82 5.51
M3       69.0 20.5 1.13 6.13 0.19 2.07 0.75 0.19 0.00 0.00 0.00 0.00 0.00 0.00
M4       38.4 31.7 4.07 11.5 2.25 5.76 1.88 1.88 1.13 0.13 0.81 0.00 0.13 0.25
M5       35.9 36.4 0.00 17.9 0.00 6.57 2.25 0.50 0.25 0.06 0.00 0.00 0.00 0.00
M6       83.6 15.5 0.00 0.75 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
M7       100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
M8       100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
M9       100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
AP       100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
Total    71.2 14.5 1.10 5.49 0.52 2.58 1.24 0.90 0.49 0.03 0.75 0.03 0.40 0.77


phase1. Total Wire Length = 15.45
phase1. Layer M1 wire length = 0.00
phase1. Layer M2 wire length = 2.90
phase1. Layer M3 wire length = 3.46
phase1. Layer M4 wire length = 0.00
phase1. Layer M5 wire length = 3.10
phase1. Layer M6 wire length = 5.99
phase1. Layer M7 wire length = 0.00
phase1. Layer M8 wire length = 0.00
phase1. Layer M9 wire length = 0.00
phase1. Layer AP wire length = 0.00
phase1. Total Number of Contacts = 29
phase1. Via VIA12 count = 13
phase1. Via VIA23 count = 9
phase1. Via VIA34 count = 2
phase1. Via VIA45 count = 2
phase1. Via VIA56 count = 3
phase1. Via VIA67 count = 0
phase1. Via VIA78 count = 0
phase1. Via VIA89 count = 0
phase1. Via VIA910 count = 0
phase1. completed.

Start GR phase 2
Sun May 25 01:25:14 2025
Number of partitions: 1 (1 x 1)
Size of partitions: 47 gCells x 34 gCells
[rtAllParts] Elapsed real time: 0:00:00 
[rtAllParts] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Current Stage stats:
[End of Phase2 Routing] Elapsed real time: 0:00:00 
[End of Phase2 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Phase2 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase2 Routing] Total (MB): Used  207  Alloctr  208  Proc 7809 
phase2. Routing result:
phase2. Both Dirs: Dmd-Cap  =     0 Max = 0 GRCs =     0 (0.00%)
phase2. H routing: Dmd-Cap  =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. V routing: Dmd-Cap  =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. Both Dirs: Overflow =   296 Max = 8 GRCs =   144 (4.51%)
phase2. H routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. V routing: Overflow =   296 Max = 8 (GRCs =  1) GRCs =   144 (9.01%)
phase2. M1         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M2         Overflow =   279 Max = 8 (GRCs =  1) GRCs =   138 (8.64%)
phase2. M3         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M4         Overflow =    17 Max = 6 (GRCs =  1) GRCs =     6 (0.38%)
phase2. M5         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M6         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M7         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M8         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. AP         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)


Density distribution:
Layer    0.0  0.1  0.2  0.3  0.4  0.5  0.6  0.7  0.8  0.9  1.0  1.1  1.2  > 1.2 
M1       99.8 0.06 0.00 0.00 0.00 0.06 0.00 0.00 0.00 0.00 0.06 0.00 0.00 0.00
M2       58.9 3.50 3.00 4.38 1.44 4.76 4.32 4.13 2.25 0.00 4.69 0.25 2.82 5.51
M3       69.0 20.5 1.13 6.13 0.19 2.07 0.75 0.19 0.00 0.00 0.00 0.00 0.00 0.00
M4       38.4 31.7 4.07 11.5 2.25 5.76 1.88 1.88 1.13 0.13 0.81 0.00 0.13 0.25
M5       35.9 36.4 0.00 17.9 0.00 6.57 2.25 0.50 0.25 0.06 0.00 0.00 0.00 0.00
M6       83.6 15.5 0.00 0.75 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
M7       100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
M8       100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
M9       100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
AP       100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
Total    71.2 14.5 1.10 5.49 0.52 2.58 1.24 0.90 0.49 0.03 0.75 0.03 0.40 0.77


phase2. Total Wire Length = 15.45
phase2. Layer M1 wire length = 0.00
phase2. Layer M2 wire length = 2.90
phase2. Layer M3 wire length = 3.46
phase2. Layer M4 wire length = 0.00
phase2. Layer M5 wire length = 3.10
phase2. Layer M6 wire length = 5.99
phase2. Layer M7 wire length = 0.00
phase2. Layer M8 wire length = 0.00
phase2. Layer M9 wire length = 0.00
phase2. Layer AP wire length = 0.00
phase2. Total Number of Contacts = 29
phase2. Via VIA12 count = 13
phase2. Via VIA23 count = 9
phase2. Via VIA34 count = 2
phase2. Via VIA45 count = 2
phase2. Via VIA56 count = 3
phase2. Via VIA67 count = 0
phase2. Via VIA78 count = 0
phase2. Via VIA89 count = 0
phase2. Via VIA910 count = 0
phase2. completed.
[End of Whole Chip Routing] Elapsed real time: 0:00:00 
[End of Whole Chip Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Whole Chip Routing] Stage (MB): Used  178  Alloctr  178  Proc  112 
[End of Whole Chip Routing] Total (MB): Used  207  Alloctr  208  Proc 7809 

Congestion utilization per direction:
Average vertical track utilization   = 13.62 %
Peak    vertical track utilization   = 92.31 %
Average horizontal track utilization =  7.45 %
Peak    horizontal track utilization = 50.00 %

[End of Global Routing] Elapsed real time: 0:00:00 
[End of Global Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Global Routing] Stage (MB): Used  177  Alloctr  178  Proc  112 
[End of Global Routing] Total (MB): Used  207  Alloctr  207  Proc 7809 
Updating congestion ...
Updating congestion ...
[End of dbOut] Elapsed real time: 0:00:00 
[End of dbOut] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of dbOut] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of dbOut] Total (MB): Used   57  Alloctr   58  Proc 7809 
[ECO: GR] Elapsed real time: 0:00:00 
[ECO: GR] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[ECO: GR] Stage (MB): Used   36  Alloctr   37  Proc  112 
[ECO: GR] Total (MB): Used   57  Alloctr   58  Proc 7809 

Start track assignment

Printing options for 'route.common.*'
common.via_on_grid_by_layer_name                        :	 {VIA1_C false} {VIA2_C true}
common.wire_on_grid_by_layer_name                       :	 {M1 true} {M2 true} {M3 true}

Printing options for 'route.track.*'
track.deterministic                                     :	 false               
track.timing_driven                                     :	 true                

Information: Using 1 threads for routing. (ZRT-444)
Information: RC layer preference is turned off for this design. (ZRT-613)

[Track Assign: TA init] Elapsed real time: 0:00:00 
[Track Assign: TA init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Track Assign: TA init] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Track Assign: TA init] Total (MB): Used   21  Alloctr   22  Proc 7809 

Start initial assignment

Assign Horizontal partitions, iteration 0 
Routed partition 1/12       
Routed partition 2/12       
Routed partition 3/12       
Routed partition 4/12       
Routed partition 5/12       
Routed partition 6/12       
Routed partition 7/12       
Routed partition 8/12       
Routed partition 9/12       
Routed partition 10/12      
Routed partition 11/12      
Routed partition 12/12      

Assign Vertical partitions, iteration 0 
Routed partition 1/12       
Routed partition 2/12       
Routed partition 3/12       
Routed partition 4/12       
Routed partition 5/12       
Routed partition 6/12       
Routed partition 7/12       
Routed partition 8/12       
Routed partition 9/12       
Routed partition 10/12      
Routed partition 11/12      
Routed partition 12/12      

Number of wires with overlap after iteration 0 = 349 of 431


[Track Assign: Iteration 0] Elapsed real time: 0:00:00 
[Track Assign: Iteration 0] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Track Assign: Iteration 0] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Track Assign: Iteration 0] Total (MB): Used   22  Alloctr   22  Proc 7809 

Reroute to fix overlaps (iter = 1)

Assign Horizontal partitions, iteration 1 
Routed partition 1/12       
Routed partition 2/12       
Routed partition 3/12       
Routed partition 4/12       
Routed partition 5/12       
Routed partition 6/12       
Routed partition 7/12       
Routed partition 8/12       
Routed partition 9/12       
Routed partition 10/12      
Routed partition 11/12      
Routed partition 12/12      

Assign Vertical partitions, iteration 1 
Routed partition 1/12       
Routed partition 2/12       
Routed partition 3/12       
Routed partition 4/12       
Routed partition 5/12       
Routed partition 6/12       
Routed partition 7/12       
Routed partition 8/12       
Routed partition 9/12       
Routed partition 10/12      
Routed partition 11/12      
Routed partition 12/12      

[Track Assign: Iteration 1] Elapsed real time: 0:00:00 
[Track Assign: Iteration 1] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Track Assign: Iteration 1] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Track Assign: Iteration 1] Total (MB): Used   22  Alloctr   22  Proc 7809 

Number of wires with overlap after iteration 1 = 189 of 245


Wire length and via report:
---------------------------
Number of M1 wires: 109 		 CONT1: 0
Number of M2 wires: 91 		 VIA12: 121
Number of M3 wires: 35 		 VIA23: 75
Number of M4 wires: 2 		 VIA34: 10
Number of M5 wires: 6 		 VIA45: 10
Number of M6 wires: 2 		 VIA56: 3
Number of M7 wires: 0 		 VIA67: 0
Number of M8 wires: 0 		 VIA78: 0
Number of M9 wires: 0 		 VIA89: 0
Number of AP wires: 0 		 VIA910: 0
Total number of wires: 245 		 vias: 219

Total M1 wire length: 20.9
Total M2 wire length: 24.7
Total M3 wire length: 21.9
Total M4 wire length: 2.8
Total M5 wire length: 5.8
Total M6 wire length: 3.2
Total M7 wire length: 0.0
Total M8 wire length: 0.0
Total M9 wire length: 0.0
Total AP wire length: 0.0
Total wire length: 79.3

Longest M1 wire length: 1.1
Longest M2 wire length: 2.0
Longest M3 wire length: 1.2
Longest M4 wire length: 2.2
Longest M5 wire length: 1.6
Longest M6 wire length: 2.6
Longest M7 wire length: 0.0
Longest M8 wire length: 0.0
Longest M9 wire length: 0.0
Longest AP wire length: 0.0


[Track Assign: Done] Elapsed real time: 0:00:00 
[Track Assign: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Track Assign: Done] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Track Assign: Done] Total (MB): Used   21  Alloctr   22  Proc 7809 
[ECO: CDR] Elapsed real time: 0:00:01 
[ECO: CDR] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
[ECO: CDR] Stage (MB): Used   18  Alloctr   18  Proc  112 
[ECO: CDR] Total (MB): Used   21  Alloctr   22  Proc 7809 
Printing options for 'route.common.*'
common.via_on_grid_by_layer_name                        :	 {VIA1_C false} {VIA2_C true}
common.wire_on_grid_by_layer_name                       :	 {M1 true} {M2 true} {M3 true}

Printing options for 'route.detail.*'
detail.antenna_fixing_preference                        :	 use_diodes          
detail.diode_libcell_names                              :	 */ANTENNAHPBWP      
detail.eco_route_use_soft_spacing_for_timing_optimization:	 false               
detail.insert_diodes_during_routing                     :	 true                
detail.timing_driven                                    :	 true                

Printing options for 'route.auto_via_ladder.*'

Information: RC layer preference is turned off for this design. (ZRT-613)
Warning: No antenna diodes found, or could not link them. (ZRT-302)
Warning: Antenna diode insertion will be off. (ZRT-301)
Total number of nets = 497, of which 0 are not extracted
Total number of open nets = 0, of which 0 are frozen
Information: Using 1 threads for routing. (ZRT-444)
*****Start reporting antenna related parameters*****
  Antenna/diode mode:
    Antenna mode 1; diode mode 4
      Metal lay (M1)0; maxRatio 2147483648.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 1.000 0.000 0.000)
      Cut lay (VIA1)1; maxRatio 20.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 1.000 0.000 0.000)
      Metal lay (M2)1; maxRatio 2147483648.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 1.000 0.000 0.000)
      Cut lay (VIA2)2; maxRatio 20.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 1.000 0.000 0.000)
      Metal lay (M3)2; maxRatio 2147483648.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 1.000 0.000 0.000)
      Cut lay (VIA3)3; maxRatio 20.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 1.000 0.000 0.000)
      Metal lay (M4)3; maxRatio 2147483648.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 1.000 0.000 0.000)
      Cut lay (VIA4)4; maxRatio 20.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 1.000 0.000 0.000)
      Metal lay (M5)4; maxRatio 2147483648.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 1.000 0.000 0.000)
      Cut lay (VIA5)5; maxRatio 20.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 1.000 0.000 0.000)
      Metal lay (M6)5; maxRatio 2147483648.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 1.000 0.000 0.000)
      Cut lay (VIA6)6; maxRatio 20.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 1.000 0.000 0.000)
      Metal lay (M7)6; maxRatio 2147483648.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 1.000 0.000 0.000)
      Cut lay (VIA7)7; maxRatio 20.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 1.000 0.000 0.000)
      Metal lay (M8)7; maxRatio 2147483648.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 1.000 0.000 0.000)
      Cut lay (VIA8)8; maxRatio 20.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 1.000 0.000 0.000)
      Metal lay (M9)8; maxRatio 5000.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 8000.000 50000.000 0.000)
      Cut lay (RV)9; maxRatio 200.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 83.000 400.000 0.000)
      Metal lay (AP)9; maxRatio 2147483648.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 1.000 0.000 0.000)
    Antenna mode 2; diode mode 4
      Metal lay (M1)0; maxRatio 5000.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 456.000 43000.000 0.000); protectedMetalScale 1.000
      Cut lay (VIA1)1; maxRatio 900.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 210.000 900.000 0.000); protectedCutScale 1.000
      Metal lay (M2)1; maxRatio 5000.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 456.000 43000.000 0.000); protectedMetalScale 1.000
      Cut lay (VIA2)2; maxRatio 900.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 210.000 900.000 0.000); protectedCutScale 1.000
      Metal lay (M3)2; maxRatio 5000.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 456.000 43000.000 0.000); protectedMetalScale 1.000
      Cut lay (VIA3)3; maxRatio 900.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 210.000 900.000 0.000); protectedCutScale 1.000
      Metal lay (M4)3; maxRatio 5000.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 456.000 43000.000 0.000); protectedMetalScale 1.000
      Cut lay (VIA4)4; maxRatio 900.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 210.000 900.000 0.000); protectedCutScale 1.000
      Metal lay (M5)4; maxRatio 5000.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 456.000 43000.000 0.000); protectedMetalScale 1.000
      Cut lay (VIA5)5; maxRatio 900.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 210.000 900.000 0.000); protectedCutScale 1.000
      Metal lay (M6)5; maxRatio 5000.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 456.000 43000.000 0.000); protectedMetalScale 1.000
      Cut lay (VIA6)6; maxRatio 900.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 210.000 900.000 0.000); protectedCutScale 1.000
      Metal lay (M7)6; maxRatio 5000.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 456.000 43000.000 0.000); protectedMetalScale 1.000
      Cut lay (VIA7)7; maxRatio 900.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 210.000 900.000 0.000); protectedCutScale 1.000
      Metal lay (M8)7; maxRatio 5000.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 456.000 43000.000 0.000); protectedMetalScale 1.000
      Cut lay (VIA8)8; maxRatio 900.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 210.000 900.000 0.000); protectedCutScale 1.000
      Metal lay (M9)8; maxRatio 5000.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 1.000 0.000 0.000 0.000); protectedMetalScale 1.000
      Cut lay (RV)9; maxRatio 2147483648.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 1.000 0.000 0.000); protectedCutScale 1.000
      Metal lay (AP)9; maxRatio 2147483648.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 1.000 0.000 0.000); protectedMetalScale 1.000
    Antenna mode 4; diode mode 4
      Metal lay (M1)0; maxRatio 2147483648.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 1.000 0.000 0.000)
      Cut lay (VIA1)1; maxRatio 2147483648.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 1.000 0.000 0.000)
      Metal lay (M2)1; maxRatio 2147483648.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 1.000 0.000 0.000)
      Cut lay (VIA2)2; maxRatio 2147483648.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 1.000 0.000 0.000)
      Metal lay (M3)2; maxRatio 2147483648.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 1.000 0.000 0.000)
      Cut lay (VIA3)3; maxRatio 2147483648.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 1.000 0.000 0.000)
      Metal lay (M4)3; maxRatio 2147483648.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 1.000 0.000 0.000)
      Cut lay (VIA4)4; maxRatio 2147483648.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 1.000 0.000 0.000)
      Metal lay (M5)4; maxRatio 2147483648.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 1.000 0.000 0.000)
      Cut lay (VIA5)5; maxRatio 2147483648.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 1.000 0.000 0.000)
      Metal lay (M6)5; maxRatio 2147483648.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 1.000 0.000 0.000)
      Cut lay (VIA6)6; maxRatio 2147483648.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 1.000 0.000 0.000)
      Metal lay (M7)6; maxRatio 2147483648.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 1.000 0.000 0.000)
      Cut lay (VIA7)7; maxRatio 2147483648.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 1.000 0.000 0.000)
      Metal lay (M8)7; maxRatio 2147483648.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 1.000 0.000 0.000)
      Cut lay (VIA8)8; maxRatio 2147483648.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 1.000 0.000 0.000)
      Metal lay (M9)8; maxRatio 2147483648.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 1.000 0.000 0.000)
      Cut lay (RV)9; maxRatio 2147483648.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 1.000 0.000 0.000)
      Metal lay (AP)9; maxRatio 2000.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 8000.000 30000.000 0.000)
  Top lay antenna ratio fix threshold == -1
  Antenna max pin count threshold == -1
  Check PG net == false
  MergeGate == true
  Break antenna to port mode == float
  Break antenna to macro pin mode == normal
*****End reporting antenna related parameters*****
Warning: Skipping antenna analysis for net mode[1]. The pin mode[1] on cell top does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net mode[0]. The pin mode[0] on cell top does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net parallel_in[31]. The pin parallel_in[31] on cell top does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net parallel_in[30]. The pin parallel_in[30] on cell top does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net parallel_in[29]. The pin parallel_in[29] on cell top does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net parallel_in[28]. The pin parallel_in[28] on cell top does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net parallel_in[27]. The pin parallel_in[27] on cell top does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net parallel_in[26]. The pin parallel_in[26] on cell top does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net parallel_in[25]. The pin parallel_in[25] on cell top does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net parallel_in[24]. The pin parallel_in[24] on cell top does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net parallel_in[23]. The pin parallel_in[23] on cell top does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net parallel_in[22]. The pin parallel_in[22] on cell top does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net parallel_in[21]. The pin parallel_in[21] on cell top does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net parallel_in[20]. The pin parallel_in[20] on cell top does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net parallel_in[19]. The pin parallel_in[19] on cell top does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net parallel_in[18]. The pin parallel_in[18] on cell top does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net parallel_in[17]. The pin parallel_in[17] on cell top does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net parallel_in[16]. The pin parallel_in[16] on cell top does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net parallel_in[15]. The pin parallel_in[15] on cell top does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net parallel_in[14]. The pin parallel_in[14] on cell top does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net parallel_in[13]. The pin parallel_in[13] on cell top does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net parallel_in[12]. The pin parallel_in[12] on cell top does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net parallel_in[11]. The pin parallel_in[11] on cell top does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net parallel_in[10]. The pin parallel_in[10] on cell top does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net parallel_in[9]. The pin parallel_in[9] on cell top does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net parallel_in[8]. The pin parallel_in[8] on cell top does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net parallel_in[7]. The pin parallel_in[7] on cell top does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net parallel_in[6]. The pin parallel_in[6] on cell top does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net parallel_in[5]. The pin parallel_in[5] on cell top does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net parallel_in[4]. The pin parallel_in[4] on cell top does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net parallel_in[3]. The pin parallel_in[3] on cell top does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net parallel_in[2]. The pin parallel_in[2] on cell top does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net parallel_in[1]. The pin parallel_in[1] on cell top does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net parallel_in[0]. The pin parallel_in[0] on cell top does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net clk. The pin clk on cell top does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net rst. The pin rst on cell top does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net enable. The pin enable on cell top does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net load. The pin load on cell top does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net serial_in. The pin serial_in on cell top does not have enough gate area information. (ZRT-311)
Skipping antenna analysis for 39 nets as they don't have enough gate area info.
Start DR iteration 0: uniform partition
Routed	1/20 Partitions, Violations =	4
Routed	2/20 Partitions, Violations =	4
Routed	3/20 Partitions, Violations =	4
Routed	4/20 Partitions, Violations =	3
Routed	5/20 Partitions, Violations =	9
Routed	6/20 Partitions, Violations =	9
Routed	7/20 Partitions, Violations =	9
Routed	8/20 Partitions, Violations =	9
Routed	9/20 Partitions, Violations =	8
Routed	10/20 Partitions, Violations =	8
Routed	11/20 Partitions, Violations =	7
Routed	12/20 Partitions, Violations =	7
Routed	13/20 Partitions, Violations =	7
Routed	14/20 Partitions, Violations =	7
Routed	15/20 Partitions, Violations =	7
Routed	16/20 Partitions, Violations =	6
Routed	17/20 Partitions, Violations =	6
Routed	18/20 Partitions, Violations =	6
Routed	19/20 Partitions, Violations =	6
Routed	20/20 Partitions, Violations =	6

DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	6
	@@@@ Total number of instance ports with antenna violations =	0

	Diff net spacing : 5
	Off-grid : 1

[Iter 0] Elapsed real time: 0:00:02 
[Iter 0] Elapsed cpu  time: sys=0:00:00 usr=0:00:02 total=0:00:02
[Iter 0] Stage (MB): Used   71  Alloctr   72  Proc   58 
[Iter 0] Total (MB): Used   93  Alloctr   94  Proc 7867 

End DR iteration 0 with 20 parts

Start DR iteration 1: non-uniform partition
Routed	1/3 Partitions, Violations =	16
Routed	2/3 Partitions, Violations =	13
Routed	3/3 Partitions, Violations =	14

DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	14
	@@@@ Total number of instance ports with antenna violations =	0

	Diff net spacing : 2
	End of line spacing : 4
	Less than minimum edge length : 3
	Off-grid : 2
	Same net spacing : 2
	Short : 1

[Iter 1] Elapsed real time: 0:00:02 
[Iter 1] Elapsed cpu  time: sys=0:00:00 usr=0:00:02 total=0:00:02
[Iter 1] Stage (MB): Used   71  Alloctr   72  Proc   58 
[Iter 1] Total (MB): Used   93  Alloctr   94  Proc 7867 

End DR iteration 1 with 3 parts

Start DR iteration 2: non-uniform partition
Routed	1/2 Partitions, Violations =	15
Routed	2/2 Partitions, Violations =	4

DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	4
	@@@@ Total number of instance ports with antenna violations =	0

	Diff net spacing : 2
	Off-grid : 2

[Iter 2] Elapsed real time: 0:00:02 
[Iter 2] Elapsed cpu  time: sys=0:00:00 usr=0:00:02 total=0:00:02
[Iter 2] Stage (MB): Used   71  Alloctr   72  Proc   58 
[Iter 2] Total (MB): Used   93  Alloctr   94  Proc 7867 

End DR iteration 2 with 2 parts

Start DR iteration 3: non-uniform partition
Routed	1/1 Partitions, Violations =	2

DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	2
	@@@@ Total number of instance ports with antenna violations =	0

	Diff net spacing : 2

[Iter 3] Elapsed real time: 0:00:03 
[Iter 3] Elapsed cpu  time: sys=0:00:00 usr=0:00:03 total=0:00:03
[Iter 3] Stage (MB): Used   71  Alloctr   72  Proc   58 
[Iter 3] Total (MB): Used   93  Alloctr   94  Proc 7867 

End DR iteration 3 with 1 parts

Start DR iteration 4: non-uniform partition
Routed	1/1 Partitions, Violations =	9

DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	9
	@@@@ Total number of instance ports with antenna violations =	0

	Diff net spacing : 2
	Less than minimum edge length : 1
	Less than NDR width : 4
	Off-grid : 2

[Iter 4] Elapsed real time: 0:00:03 
[Iter 4] Elapsed cpu  time: sys=0:00:00 usr=0:00:03 total=0:00:03
[Iter 4] Stage (MB): Used   71  Alloctr   72  Proc   58 
[Iter 4] Total (MB): Used   93  Alloctr   94  Proc 7867 

End DR iteration 4 with 1 parts

Incremental DRC patching:
Routed	1/1 Partitions, Violations =	5

DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	5
	@@@@ Total number of instance ports with antenna violations =	0

	Diff net spacing : 2
	Off-grid : 3

	@@@@ Total nets not meeting constraints =	0

Stop DR since reached max number of iterations


Nets that have been changed:
Net 1 = mode[1]
Net 2 = parallel_out[31]
Net 3 = parallel_out[10]
Net 4 = rst
Net 5 = enable
Net 6 = place_optHFSNET_4
Net 7 = ctmn_1168
Net 8 = p3[4]
Net 9 = p3[3]
Net 10 = N16
Net 11 = N18
Net 12 = reg_data[15]
Net 13 = N37
Net 14 = p1[3]
Net 15 = p1[0]
Net 16 = p2[7]
Net 17 = p2[6]
Net 18 = p2[5]
Net 19 = p2[2]
Net 20 = p2[1]
Net 21 = p2[0]
Net 22 = ctmn_1097
Net 23 = ctmn_1179
Net 24 = ctmn_1162
Net 25 = ctmn_1087
Net 26 = ctmn_1177
Net 27 = ctmn_1178
Net 28 = ctmn_1128
Net 29 = ctmn_1118
Net 30 = ctmn_1169
Net 31 = ctmn_1170
Net 32 = ctmn_997
Net 33 = ctmn_1108
Net 34 = ctmn_1163
Net 35 = ctmn_1098
Net 36 = ctmn_1156
Net 37 = ctmn_1088
Net 38 = phfnn_69
Net 39 = ctmn_1078
Net 40 = ctmn_1147
Net 41 = ctmn_1068
Net 42 = ctmn_1035
Net 43 = ctmn_1058
Net 44 = ctmn_1135
Net 45 = ctmn_1136
Net 46 = ctmn_1100
Net 47 = ctmn_1110
Net 48 = ctmn_1137
Net 49 = ctmn_1143
Net 50 = ctmn_1165
Net 51 = ctmn_1171
Net 52 = place_optHFSNET_1
Net 53 = ctmn_1138
Net 54 = ctmn_1063
Net 55 = ctmn_1144
Net 56 = ctmn_1073
Net 57 = ctmn_1159
Net 58 = ctmn_1083
Net 59 = ctmn_1160
Net 60 = ctmn_1093
Net 61 = ctmn_1166
Net 62 = ctmn_1101
Net 63 = ctmn_1102
Net 64 = ctmn_1103
Net 65 = ctmn_1112
Net 66 = ctmn_1113
Net 67 = ctmn_1121
Net 68 = ctmn_1122
Net 69 = ctmn_1123
Net 70 = ctmn_1131
Net 71 = ctmn_1132
Net 72 = place_optHFSNET_2
Net 73 = ctmn_1045
Net 74 = ctmn_1046
Net 75 = ctmn_1047
Net 76 = ctmn_1048
Net 77 = place_optHFSNET_5
Net 78 = ctmn_1064
Net 79 = ctmn_1065
Net 80 = ctmn_1066
Net 81 = ctmn_1074
Net 82 = ctmn_1084
Net 83 = ctmn_1085
Net 84 = ctmn_1086
Net 85 = ctmn_1094
Net 86 = ctmn_1095
Net 87 = ctmn_1096
Net 88 = ctmn_1104
Net 89 = ctmn_1114
Net 90 = ctmn_882
Net 91 = ctmn_906
Net 92 = ctmn_908
Net 93 = ctmn_927
Net 94 = ctmn_942
Net 95 = ctmn_943
Net 96 = ctmn_944
Net 97 = clock_optZCTSNET_6
Net 98 = clock_optZCTSNET_8
Net 99 = ctmn_965
Net 100 = ctmn_966
.... and 9 other nets
Total number of changed nets = 109 (out of 497)

[DR: Done] Elapsed real time: 0:00:03 
[DR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:03 total=0:00:03
[DR: Done] Stage (MB): Used    0  Alloctr    0  Proc   58 
[DR: Done] Total (MB): Used   21  Alloctr   22  Proc 7867 
[ECO: DR] Elapsed real time: 0:00:04 
[ECO: DR] Elapsed cpu  time: sys=0:00:00 usr=0:00:04 total=0:00:04
[ECO: DR] Stage (MB): Used   18  Alloctr   18  Proc  170 
[ECO: DR] Total (MB): Used   21  Alloctr   22  Proc 7867 

ECO Route finished with 0 open nets, of which 0 are frozen
Information: Merged away 1 aligned/redundant DRCs. (ZRT-305)

ECO Route finished with 4 violations and 0 instance ports antenna violations

DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	4
	Diff net spacing : 2
	Off-grid : 2



Total Wire Length =                    12883 micron
Total Number of Contacts =             6060
Total Number of Wires =                6210
Total Number of PtConns =              1783
Total Number of Routed Wires =       5885
Total Routed Wire Length =           11412 micron
Total Number of Routed Contacts =       5949
	Layer                M1 :         33 micron
	Layer                M2 :       2619 micron
	Layer                M3 :        967 micron
	Layer                M4 :       2963 micron
	Layer                M5 :       4285 micron
	Layer                M6 :        545 micron
	Layer                M7 :          0 micron
	Layer                M8 :          0 micron
	Layer                M9 :          0 micron
	Layer                AP :          0 micron
	Via               VIA56 :        133
	Via               VIA45 :       1089
	Via               VIA34 :       1218
	Via          VIA34(rot) :          8
	Via   FATVIA34(rot)_1x2 :          0
	Via        FATVIA34_1x2 :          0
	Via        FATVIA34_2x2 :          0
	Via   FATVIA34_2x2(rot) :          0
	Via   FATVIA34(rot)_1x4 :          0
	Via        FATVIA34_1x4 :          0
	Via               VIA23 :       1585
	Via          VIA23(rot) :          5
	Via               VIA12 :       1744
	Via          VIA12(rot) :        165
	Via   FATVIA12(rot)_1x2 :          2

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate =  0.79% (48 / 6060 vias)
 
    Layer VIA1       =  0.10% (2      / 1911    vias)
        Weight 1     =  0.10% (2       vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 99.90% (1909    vias)
    Layer VIA2       =  0.00% (0      / 1590    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (1590    vias)
    Layer VIA3       =  3.56% (46     / 1292    vias)
        Weight 1     =  3.56% (46      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 96.44% (1246    vias)
    Layer VIA4       =  0.00% (0      / 1132    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (1132    vias)
    Layer VIA5       =  0.00% (0      / 135     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (135     vias)
 
  Total double via conversion rate    =  0.79% (48 / 6060 vias)
 
    Layer VIA1       =  0.10% (2      / 1911    vias)
    Layer VIA2       =  0.00% (0      / 1590    vias)
    Layer VIA3       =  3.56% (46     / 1292    vias)
    Layer VIA4       =  0.00% (0      / 1132    vias)
    Layer VIA5       =  0.00% (0      / 135     vias)
 
  The optimized via conversion rate based on total routed via count =  0.79% (48 / 6060 vias)
 
    Layer VIA1       =  0.10% (2      / 1911    vias)
        Weight 1     =  0.10% (2       vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 99.90% (1909    vias)
    Layer VIA2       =  0.00% (0      / 1590    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (1590    vias)
    Layer VIA3       =  3.56% (46     / 1292    vias)
        Weight 1     =  3.56% (46      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 96.44% (1246    vias)
    Layer VIA4       =  0.00% (0      / 1132    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (1132    vias)
    Layer VIA5       =  0.00% (0      / 135     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (135     vias)
 

Total number of nets = 497
0 open nets, of which 0 are frozen
Total number of excluded ports = 0 ports of 0 unplaced cells connected to 0 nets
                                 0 ports without pins of 0 cells connected to 0 nets
                                 0 ports of 0 cover cells connected to 0 non-pg nets
Total number of DRCs = 4
Total number of antenna violations = 0
Information: Routes in non-preferred voltage areas = 0 (ZRT-559)

Total Wire Length =                    12883 micron
Total Number of Contacts =             6060
Total Number of Wires =                6210
Total Number of PtConns =              1783
Total Number of Routed Wires =       5885
Total Routed Wire Length =           11412 micron
Total Number of Routed Contacts =       5949
	Layer                M1 :         33 micron
	Layer                M2 :       2619 micron
	Layer                M3 :        967 micron
	Layer                M4 :       2963 micron
	Layer                M5 :       4285 micron
	Layer                M6 :        545 micron
	Layer                M7 :          0 micron
	Layer                M8 :          0 micron
	Layer                M9 :          0 micron
	Layer                AP :          0 micron
	Via               VIA56 :        133
	Via               VIA45 :       1089
	Via               VIA34 :       1218
	Via          VIA34(rot) :          8
	Via   FATVIA34(rot)_1x2 :          0
	Via        FATVIA34_1x2 :          0
	Via        FATVIA34_2x2 :          0
	Via   FATVIA34_2x2(rot) :          0
	Via   FATVIA34(rot)_1x4 :          0
	Via        FATVIA34_1x4 :          0
	Via               VIA23 :       1585
	Via          VIA23(rot) :          5
	Via               VIA12 :       1744
	Via          VIA12(rot) :        165
	Via   FATVIA12(rot)_1x2 :          2

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate =  0.79% (48 / 6060 vias)
 
    Layer VIA1       =  0.10% (2      / 1911    vias)
        Weight 1     =  0.10% (2       vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 99.90% (1909    vias)
    Layer VIA2       =  0.00% (0      / 1590    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (1590    vias)
    Layer VIA3       =  3.56% (46     / 1292    vias)
        Weight 1     =  3.56% (46      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 96.44% (1246    vias)
    Layer VIA4       =  0.00% (0      / 1132    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (1132    vias)
    Layer VIA5       =  0.00% (0      / 135     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (135     vias)
 
  Total double via conversion rate    =  0.79% (48 / 6060 vias)
 
    Layer VIA1       =  0.10% (2      / 1911    vias)
    Layer VIA2       =  0.00% (0      / 1590    vias)
    Layer VIA3       =  3.56% (46     / 1292    vias)
    Layer VIA4       =  0.00% (0      / 1132    vias)
    Layer VIA5       =  0.00% (0      / 135     vias)
 
  The optimized via conversion rate based on total routed via count =  0.79% (48 / 6060 vias)
 
    Layer VIA1       =  0.10% (2      / 1911    vias)
        Weight 1     =  0.10% (2       vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 99.90% (1909    vias)
    Layer VIA2       =  0.00% (0      / 1590    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (1590    vias)
    Layer VIA3       =  3.56% (46     / 1292    vias)
        Weight 1     =  3.56% (46      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 96.44% (1246    vias)
    Layer VIA4       =  0.00% (0      / 1132    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (1132    vias)
    Layer VIA5       =  0.00% (0      / 135     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (135     vias)
 
Topology ECO not run, no qualifying violations or in frozen nets.
Updating the database ...
...updated 109 nets with eco mode
[ECO: End] Elapsed real time: 0:00:04 
[ECO: End] Elapsed cpu  time: sys=0:00:00 usr=0:00:04 total=0:00:04
[ECO: End] Stage (MB): Used   -2  Alloctr   -2  Proc  170 
[ECO: End] Total (MB): Used    0  Alloctr    1  Proc 7867 
Information: The stitching and editing of coupling caps is turned OFF for design 'top_lib:top/route_opt.design'. (TIM-125)
Information: Design top has 497 nets, 0 global routed, 495 detail routed. (NEX-024)
Information: Serialized np data
INFO: timer data saved to /tmp/top_3232075_601452416.timdat

Route-opt ECO routing complete            CPU:    43 s (  0.01 hr )  ELAPSE:    47 s (  0.01 hr )  MEM-PEAK:   889 MB
Co-efficient Ratio Summary:
4.193421605155  6.578038173730  2.479639287277  7.744187540401  0.485050000353  3.179565833784  5.567214754587  2.894454387461  6.565921217863  9.017937605874  3.108881710860  9.863519549853  6.078164764085
2.744208341123  8.318115604907  9.699225026083  2.464623950064  1.382370221226  9.387184029619  3.142429406669  0.968752789964  6.613180723294  4.146578893224  7.870569828049  2.191215143698  0.963775941094
2.700148443881  3.840450064440  3.750206053169  7.663458842299  6.212201167950  7.759678473967  7.862243056717  0.402387977150  0.032845095897  0.596111612371  4.705498206729  7.205215552161  8.278392198268
1.183725190997  3.334436408244  5.867609731622  7.173894385364  9.669819999761  7.591487347087  7.632106393266  7.679078063326  9.831314288630  1.878805917928  3.234165587060  1.226350437326  7.050491294780
2.403928173631  6.139852544054  4.100210066110  1.274718589655  4.570746653063  5.624878808820  7.826857253678  4.759133418263  5.409027926377  2.609823752834  0.620235772105  6.381756052919  9.187415822495
0.513656796621  5.027570618562  6.119813446103  6.181472312107  1.581675365776  7.486041822107  9.584562469756  2.041727387119  3.921160867338  0.650488782345  9.476541146930  3.368564794994  4.897152349020
6.860149244452  2.000104051691  9.095345907689  2.197041709512  0.915900067443  5.466092308426  8.142690055883  4.607193265224  8.244463794567  3.504870805451  1.686809256319  7.173513118510  9.939503508373
3.617852772683  8.946772637652  1.169969532707  4.529946656262  3.090979409795  5.580726136993  1.131397763510  0.721709625254  7.515947417690  0.649322309371  1.011124287044  5.811699066269  5.826771683342
4.349383292435  0.216216918317  9.612142422527  7.311156782104  0.823519141628  0.356161286693  8.022019569284  2.603132585844  5.024802551363  1.359359621353  5.401656695732  2.804203877518  1.265341852200
0.417760313533  1.833872465081  6.448557737188  4.848373112548  2.936801055033  8.671494124225  4.212305316610  9.007627270112  3.308107178452  5.607471209985  8.518836884954  2.764756379434  9.324257738770
1.551199989997  2.300508202625  0.754685030179  1.961421411696  2.781303341418  3.355375155650  9.437909893602  9.136702642545  9.020209208464  9.978471595117  7.461540978578  3.171354121421  9.815961540044
4.331414637138  0.413524984361  3.309910198619  7.452798206103  1.902827924529  5.623407259547  7.269363008696  3.367403103784  7.093641515702  7.411336256476  6.948339110181  5.239645321087  4.802120447382
3.894401463832  4.531610419342  1.605155657803  8.173730247963  9.287277774418  7.540401048505  0.000353317956  5.833784556721  4.754587289445  4.387461756592  1.211926474121  7.505954110467  0.800974786343
9.509851607812  3.964085274420  8.341123831811  5.604907969922  5.026083246462  3.950064138237  0.221226938718  4.029619314242  9.406669096875  2.789964761318  0.727357987085  8.793304587635  8.918153019113
5.103696096373  4.141094270014  8.443881384045  0.064440375020  6.053169766345  8.842299621220  1.167950775967  8.473967786224  3.056717040238  7.977150103284  5.099950522049  1.512451270128  7.396833520513
5.512169827835  1.398268118372  5.190997333443  6.408244586760  9.731622717389  4.385364966981  9.999761759148  7.347087763210  6.393266767907  8.063326083131  4.282793650218  5.817008123007  2.343570922627
Information: The stitching and editing of coupling caps is turned OFF for design 'top_lib:top/route_opt.design'. (TIM-125)
Information: Design top has 497 nets, 0 global routed, 495 detail routed. (NEX-024)
Information: The RC mode used is DR for design 'top'. (NEX-022)
---extraction options---
Corner: cornerSS
 late_cap_scale                : 1
 late_res_scale                : 1
 early_cap_scale               : 1
 early_res_scale               : 1
Corner: cornerFF
 late_cap_scale                : 1
 late_res_scale                : 1
 early_cap_scale               : 1
 early_res_scale               : 1
Global options:
 reference_direction       : use_from_tluplus
 real_metalfill_extraction : none
 virtual_shield_extraction : true
---app options---
 host.max_cores                   : 1
 extract.connect_open           : true
 extract.enable_coupling_cap    : false
Extracting design: top 
NEX: virtual shield is applied in extraction.
Information: coupling capacitance is lumped to ground. (NEX-030)
Information: 495 nets are successfully extracted. (NEX-028)
Warning: Advanced receiver model has not been enabled for detailed routed design. (TIM-204)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 495, routed nets = 495, across physical hierarchy nets = 0, parasitics cached nets = 495, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)
Information: Freeing timing information from routing. (ZRT-574)

Route-opt final QoR
___________________
Scenario Mapping Table
1: scenarioFF
2: scenarioSS

Pathgroup Mapping Table
1: **default**
2: **async_default**
3: **clock_gating_default**
4: **in2reg_default**
5: **reg2out_default**
6: **in2out_default**
7: SYS_CLK

-------------------------------------------------------------------------------------------------------------------------------------------------------------
PATHGROUP QOR 
-------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS    NSV      WHV        THV    NHV
    1   1        -          -      -   0.0000     0.0000      0
    1   2        -          -      -   0.0000     0.0000      0
    1   3        -          -      -   0.0000     0.0000      0
    1   4        -          -      -   0.0000     0.0000      0
    1   5        -          -      -   0.0000     0.0000      0
    1   6        -          -      -   0.0000     0.0000      0
    1   7        -          -      -   0.0000     0.0000      0
    2   1   0.0000     0.0000      0        -          -      -
    2   2   0.0000     0.0000      0        -          -      -
    2   3   0.0000     0.0000      0        -          -      -
    2   4   0.0000     0.0000      0        -          -      -
    2   5   0.0000     0.0000      0        -          -      -
    2   6   0.0000     0.0000      0        -          -      -
    2   7   0.0000     0.0000      0        -          -      -
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
SCENARIO QOR 
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV   MaxTranC  MaxCapV    Leakage
    1   *        -          -        -      -   0.0000     0.0000      0        0     0.0000        1  41635.734
    2   *   0.0000     0.0000   0.0000      0        -          -      -        0     0.0000        1    461.006
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
DESIGN QOR 
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV   MaxTranC  MaxCapV    Leakage         Area    InstCnt
    *   *   0.0000     0.0000   0.0000      0   0.0000     0.0000      0        0     0.0000        1  41635.734      1808.00        418
----------------------------------------------------------------------------------------------------------------------------------------------------------------------

Route-opt final QoR Summary         WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV  MaxCapV    Leakage         Area    InstCnt
Route-opt final QoR Summary      0.0000     0.0000   0.0000      0   0.0000     0.0000      0        0        1  41635.734      1808.00        418

Route-opt optimization complete                 0.00        0.00      0.00         0       1808.00    41635.73         418              0.01       889

Route-opt command complete                CPU:    43 s (  0.01 hr )  ELAPSE:    47 s (  0.01 hr )  MEM-PEAK:   889 MB
Route-opt command statistics  CPU=13 sec (0.00 hr) ELAPSED=13 sec (0.00 hr) MEM-PEAK=0.868 GB
Information: Ending 'route_opt' (FLW-8001)
Information: Time: 2025-05-25 01:25:19 / Session: 0.01 hr / Command: 0.00 hr / Memory: 890 MB (FLW-8100)
1
# Add redundant VIAs
add_redundant_vias 
Cell Min-Routing-Layer = M2
Cell Max-Routing-Layer = M6
Error: The 'VIA1_C' value specified for the 'common.via_on_grid_by_layer_name' option is invalid. (ZRT-476)
Error: The 'VIA2_C' value specified for the 'common.via_on_grid_by_layer_name' option is invalid. (ZRT-476)
Found antenna rule mode 1, diode mode 4:
	layer M1: , diode ratio {0 0 1 0 0} 
	layer M2: , diode ratio {0 0 1 0 0} 
	layer M3: , diode ratio {0 0 1 0 0} 
	layer M4: , diode ratio {0 0 1 0 0} 
	layer M5: , diode ratio {0 0 1 0 0} 
	layer M6: , diode ratio {0 0 1 0 0} 
	layer M7: , diode ratio {0 0 1 0 0} 
	layer M8: , diode ratio {0 0 1 0 0} 
	layer M9:  max ratio 5000, diode ratio {0.06 0 8000 50000} 
	layer AP: , diode ratio {0 0 1 0 0} 
	layer CO: , diode ratio {0 0 1 0 0} 
	layer VIA1:  max ratio 20, diode ratio {0 0 1 0 0} 
	layer VIA2:  max ratio 20, diode ratio {0 0 1 0 0} 
	layer VIA3:  max ratio 20, diode ratio {0 0 1 0 0} 
	layer VIA4:  max ratio 20, diode ratio {0 0 1 0 0} 
	layer VIA5:  max ratio 20, diode ratio {0 0 1 0 0} 
	layer VIA6:  max ratio 20, diode ratio {0 0 1 0 0} 
	layer VIA7:  max ratio 20, diode ratio {0 0 1 0 0} 
	layer VIA8:  max ratio 20, diode ratio {0 0 1 0 0} 
	layer RV:  max ratio 200, diode ratio {0.06 0 83 400} 
Found antenna rule mode 2, diode mode 4:
	layer M1:  max ratio 5000 metal scale 1, diode ratio {0.06 0 456 43000} 
	layer M2:  max ratio 5000 metal scale 1, diode ratio {0.06 0 456 43000} 
	layer M3:  max ratio 5000 metal scale 1, diode ratio {0.06 0 456 43000} 
	layer M4:  max ratio 5000 metal scale 1, diode ratio {0.06 0 456 43000} 
	layer M5:  max ratio 5000 metal scale 1, diode ratio {0.06 0 456 43000} 
	layer M6:  max ratio 5000 metal scale 1, diode ratio {0.06 0 456 43000} 
	layer M7:  max ratio 5000 metal scale 1, diode ratio {0.06 0 456 43000} 
	layer M8:  max ratio 5000 metal scale 1, diode ratio {0.06 0 456 43000} 
	layer M9:  max ratio 5000 metal scale 1, diode ratio {0 1 0 0} 
	layer AP:  metal scale 1, diode ratio {0 0 1 0 0} 
	layer CO: , diode ratio {0 0 1 0 0} 
	layer VIA1:  max ratio 900 cut scale 1, diode ratio {0.06 0 210 900} 
	layer VIA2:  max ratio 900 cut scale 1, diode ratio {0.06 0 210 900} 
	layer VIA3:  max ratio 900 cut scale 1, diode ratio {0.06 0 210 900} 
	layer VIA4:  max ratio 900 cut scale 1, diode ratio {0.06 0 210 900} 
	layer VIA5:  max ratio 900 cut scale 1, diode ratio {0.06 0 210 900} 
	layer VIA6:  max ratio 900 cut scale 1, diode ratio {0.06 0 210 900} 
	layer VIA7:  max ratio 900 cut scale 1, diode ratio {0.06 0 210 900} 
	layer VIA8:  max ratio 900 cut scale 1, diode ratio {0.06 0 210 900} 
	layer RV:  cut scale 1, diode ratio {0 0 1 0 0} 
Found antenna rule mode 4, diode mode 4:
	layer M1: , diode ratio {0 0 1 0 0} 
	layer M2: , diode ratio {0 0 1 0 0} 
	layer M3: , diode ratio {0 0 1 0 0} 
	layer M4: , diode ratio {0 0 1 0 0} 
	layer M5: , diode ratio {0 0 1 0 0} 
	layer M6: , diode ratio {0 0 1 0 0} 
	layer M7: , diode ratio {0 0 1 0 0} 
	layer M8: , diode ratio {0 0 1 0 0} 
	layer M9: , diode ratio {0 0 1 0 0} 
	layer AP:  max ratio 2000, diode ratio {0.06 0 8000 30000} 
	layer CO: , diode ratio {0 0 1 0 0} 
	layer VIA1: , diode ratio {0 0 1 0 0} 
	layer VIA2: , diode ratio {0 0 1 0 0} 
	layer VIA3: , diode ratio {0 0 1 0 0} 
	layer VIA4: , diode ratio {0 0 1 0 0} 
	layer VIA5: , diode ratio {0 0 1 0 0} 
	layer VIA6: , diode ratio {0 0 1 0 0} 
	layer VIA7: , diode ratio {0 0 1 0 0} 
	layer VIA8: , diode ratio {0 0 1 0 0} 
	layer RV: , diode ratio {0 0 1 0 0} 
Information: Option route.detail.force_end_on_preferred_grid will be ignored since none of the layers have preferred grid. (ZRT-703)
Skipping 1 internal pins that are not physical. Set route.common.verbose_level to > 0 and run routing command to get skipped pin names.
Info: number of net_type_blockage: 0 
Information: Via ladder engine would be activated for pattern must join connection in certain commands. Please refer to man-page for the command list. (ZRT-619)
Via on layer (VIA1) needs more than one tracks
Warning: Layer M1 pitch 0.200 may be too small: wire/via-down 0.180, wire/via-up 0.225. (ZRT-026)
Via on layer (VIA7) needs more than one tracks
Warning: Layer M7 pitch 0.200 may be too small: wire/via-down 0.200, wire/via-up 0.350. (ZRT-026)
Via on layer (RV) needs more than one tracks
Warning: Layer M9 pitch 0.800 may be too small: wire/via-down 0.800, wire/via-up 3.600. (ZRT-026)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 3.35 outside the layer range. (ZRT-707)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 3.35 outside the layer range on clock nets. (ZRT-718)
Information: When applicable layer based tapering will taper up to 0.00 in distance from the pin. (ZRT-706)
Warning: Standard cell pin ANTENNAHPBWP/I has no valid via regions. (ZRT-044)
Printing options for 'route.common.*'
common.eco_route_fix_existing_drc                       :	 true                
common.via_on_grid_by_layer_name                        :	 {VIA1_C false} {VIA2_C true}
common.wire_on_grid_by_layer_name                       :	 {M1 true} {M2 true} {M3 true}

Printing options for 'route.detail.*'
detail.antenna_fixing_preference                        :	 use_diodes          
detail.diode_libcell_names                              :	 */ANTENNAHPBWP      
detail.eco_route_use_soft_spacing_for_timing_optimization:	 true                
detail.insert_diodes_during_routing                     :	 true                
detail.timing_driven                                    :	 true                

Printing options for 'route.auto_via_ladder.*'

[Dr init] Elapsed real time: 0:00:00 
[Dr init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Dr init] Stage (MB): Used   11  Alloctr   11  Proc    0 
[Dr init] Total (MB): Used   32  Alloctr   32  Proc 7867 

Redundant via optimization will attempt to replace the following vias: 

       VIA12    ->  VIA12_2x1(r)  VIA12_2x1     VIA12_1x2(r)  VIA12_1x2   

       VIA12(r) ->  VIA12_2x1(r)  VIA12_2x1     VIA12_1x2(r)  VIA12_1x2   

       VIA23    ->  VIA23_1x2     VIA23_1x2(r)  VIA23_2x1     VIA23_2x1(r)

       VIA23(r) ->  VIA23_1x2     VIA23_1x2(r)  VIA23_2x1     VIA23_2x1(r)

       VIA34    ->  VIA34_2x1     VIA34_2x1(r)  VIA34_1x2     VIA34_1x2(r)

       VIA34(r) ->  VIA34_2x1     VIA34_2x1(r)  VIA34_1x2     VIA34_1x2(r)

       VIA45    ->  VIA45_1x2     VIA45_1x2(r)  VIA45_2x1     VIA45_2x1(r)

       VIA45(r) ->  VIA45_1x2     VIA45_1x2(r)  VIA45_2x1     VIA45_2x1(r)

       VIA56    ->  VIA56_2x1     VIA56_2x1(r)  VIA56_1x2     VIA56_1x2(r)

       VIA56(r) ->  VIA56_2x1     VIA56_2x1(r)  VIA56_1x2     VIA56_1x2(r)

       VIA67    ->  VIA67_1x2     VIA67_1x2(r)  VIA67_2x1     VIA67_2x1(r)

       VIA67(r) ->  VIA67_1x2     VIA67_1x2(r)  VIA67_2x1     VIA67_2x1(r)

       VIA78    ->  VIA78_2x1     VIA78_1x2(r)  VIA78_2x1(r)  VIA78_1x2   

       VIA78(r) ->  VIA78_2x1     VIA78_1x2(r)  VIA78_2x1(r)  VIA78_1x2   

       VIA89    ->  VIA89_1x2     VIA89_1x2(r)  VIA89_2x1     VIA89_2x1(r)

       VIA89(r) ->  VIA89_1x2     VIA89_1x2(r)  VIA89_2x1     VIA89_2x1(r)

  VIA12_OPTI    ->  VIA12_2x1(r)  VIA12_2x1     VIA12_1x2(r)  VIA12_1x2   

  VIA12_OPTI(r) ->  VIA12_2x1(r)  VIA12_2x1     VIA12_1x2(r)  VIA12_1x2   

  VIA23_OPTI    ->  VIA23_1x2     VIA23_1x2(r)  VIA23_2x1     VIA23_2x1(r)

  VIA23_OPTI(r) ->  VIA23_1x2     VIA23_1x2(r)  VIA23_2x1     VIA23_2x1(r)

  VIA34_OPTI    ->  VIA34_2x1     VIA34_2x1(r)  VIA34_1x2     VIA34_1x2(r)

  VIA34_OPTI(r) ->  VIA34_2x1     VIA34_2x1(r)  VIA34_1x2     VIA34_1x2(r)

  VIA45_OPTI    ->  VIA45_1x2     VIA45_1x2(r)  VIA45_2x1     VIA45_2x1(r)

  VIA45_OPTI(r) ->  VIA45_1x2     VIA45_1x2(r)  VIA45_2x1     VIA45_2x1(r)

  VIA56_OPTI    ->  VIA56_2x1     VIA56_2x1(r)  VIA56_1x2     VIA56_1x2(r)

  VIA56_OPTI(r) ->  VIA56_2x1     VIA56_2x1(r)  VIA56_1x2     VIA56_1x2(r)

  VIA67_OPTI    ->  VIA67_1x2     VIA67_1x2(r)  VIA67_2x1     VIA67_2x1(r)

  VIA67_OPTI(r) ->  VIA67_1x2     VIA67_1x2(r)  VIA67_2x1     VIA67_2x1(r)

  VIA78_OPTI    ->  VIA78_2x1     VIA78_1x2(r)  VIA78_2x1(r)  VIA78_1x2   

  VIA78_OPTI(r) ->  VIA78_2x1     VIA78_1x2(r)  VIA78_2x1(r)  VIA78_1x2   

  VIA89_OPTI    ->  VIA89_1x2     VIA89_1x2(r)  VIA89_2x1     VIA89_2x1(r)

  VIA89_OPTI(r) ->  VIA89_1x2     VIA89_1x2(r)  VIA89_2x1     VIA89_2x1(r)

  VIA12_OPTI_SQ    ->  VIA12_2x1(r)  VIA12_2x1     VIA12_1x2(r)  VIA12_1x2   

  VIA23_OPTI_SQ    ->  VIA23_1x2     VIA23_1x2(r)  VIA23_2x1     VIA23_2x1(r)

  VIA34_OPTI_SQ    ->  VIA34_2x1     VIA34_2x1(r)  VIA34_1x2     VIA34_1x2(r)

  VIA45_OPTI_SQ    ->  VIA45_1x2     VIA45_1x2(r)  VIA45_2x1     VIA45_2x1(r)

  VIA56_OPTI_SQ    ->  VIA56_2x1     VIA56_2x1(r)  VIA56_1x2     VIA56_1x2(r)

  VIA67_OPTI_SQ    ->  VIA67_1x2     VIA67_1x2(r)  VIA67_2x1     VIA67_2x1(r)

  VIA78_OPTI_SQ    ->  VIA78_2x1     VIA78_1x2(r)  VIA78_2x1(r)  VIA78_1x2   

  VIA89_OPTI_SQ    ->  VIA89_1x2     VIA89_1x2(r)  VIA89_2x1     VIA89_2x1(r)

      VIA910    -> VIA910_2x1    VIA910_1x2   



	There were 0 out of 1897 pins with no spots.

[Technology Processing] Elapsed real time: 0:00:00 
[Technology Processing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Technology Processing] Stage (MB): Used   11  Alloctr   11  Proc    0 
[Technology Processing] Total (MB): Used   32  Alloctr   33  Proc 7867 

Begin Redundant via insertion ...

Routed	1/2 Partitions, Violations =	5
Routed	2/2 Partitions, Violations =	43

RedundantVia finished with 43 violations


DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	43
	Diff net spacing : 10
	Diff net var rule spacing : 2
	Less than minimum edge length : 14
	Less than minimum width : 1
	Less than NDR width : 8
	Off-grid : 5
	Same net spacing : 3


Total Wire Length =                    12470 micron
Total Number of Contacts =             6060
Total Number of Wires =                5824
Total Number of PtConns =              763
Total Number of Routed Wires =       5447
Total Routed Wire Length =           11294 micron
Total Number of Routed Contacts =       5949
	Layer                M1 :         32 micron
	Layer                M2 :       2573 micron
	Layer                M3 :        927 micron
	Layer                M4 :       2940 micron
	Layer                M5 :       4277 micron
	Layer                M6 :        545 micron
	Layer                M7 :          0 micron
	Layer                M8 :          0 micron
	Layer                M9 :          0 micron
	Layer                AP :          0 micron
	Via           VIA56_1x2 :         12
	Via           VIA56_2x1 :        121
	Via               VIA45 :         40
	Via           VIA45_1x2 :        789
	Via      VIA45(rot)_2x1 :          1
	Via      VIA45(rot)_1x2 :          1
	Via           VIA45_2x1 :        258
	Via               VIA34 :         58
	Via          VIA34(rot) :          1
	Via   FATVIA34(rot)_1x2 :          0
	Via        FATVIA34_1x2 :          0
	Via        FATVIA34_2x2 :          0
	Via   FATVIA34_2x2(rot) :          0
	Via   FATVIA34(rot)_1x4 :          0
	Via        FATVIA34_1x4 :          0
	Via           VIA34_1x2 :        563
	Via      VIA34(rot)_2x1 :          3
	Via      VIA34(rot)_1x2 :          9
	Via           VIA34_2x1 :        592
	Via               VIA23 :        118
	Via          VIA23(rot) :          1
	Via           VIA23_1x2 :       1111
	Via      VIA23(rot)_2x1 :         27
	Via      VIA23(rot)_1x2 :         37
	Via           VIA23_2x1 :        296
	Via               VIA12 :        415
	Via          VIA12(rot) :         61
	Via   FATVIA12(rot)_1x2 :          2
	Via           VIA12_1x2 :        877
	Via      VIA12(rot)_2x1 :        206
	Via      VIA12(rot)_1x2 :         94
	Via           VIA12_2x1 :        256

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate = 87.87% (5325 / 6060 vias)
 
    Layer VIA1       = 75.09% (1435   / 1911    vias)
        Weight 1     = 75.09% (1435    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 24.91% (476     vias)
    Layer VIA2       = 92.52% (1471   / 1590    vias)
        Weight 1     = 92.52% (1471    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    =  7.48% (119     vias)
    Layer VIA3       = 94.35% (1219   / 1292    vias)
        Weight 1     = 94.35% (1219    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    =  5.65% (73      vias)
    Layer VIA4       = 94.08% (1065   / 1132    vias)
        Weight 1     = 94.08% (1065    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    =  5.92% (67      vias)
    Layer VIA5       = 100.00% (135    / 135     vias)
        Weight 1     = 100.00% (135     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    =  0.00% (0       vias)
 
  Total double via conversion rate    = 87.87% (5325 / 6060 vias)
 
    Layer VIA1       = 75.09% (1435   / 1911    vias)
    Layer VIA2       = 92.52% (1471   / 1590    vias)
    Layer VIA3       = 94.35% (1219   / 1292    vias)
    Layer VIA4       = 94.08% (1065   / 1132    vias)
    Layer VIA5       = 100.00% (135    / 135     vias)
 
  The optimized via conversion rate based on total routed via count = 87.87% (5325 / 6060 vias)
 
    Layer VIA1       = 75.09% (1435   / 1911    vias)
        Weight 1     = 75.09% (1435    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 24.91% (476     vias)
    Layer VIA2       = 92.52% (1471   / 1590    vias)
        Weight 1     = 92.52% (1471    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    =  7.48% (119     vias)
    Layer VIA3       = 94.35% (1219   / 1292    vias)
        Weight 1     = 94.35% (1219    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    =  5.65% (73      vias)
    Layer VIA4       = 94.08% (1065   / 1132    vias)
        Weight 1     = 94.08% (1065    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    =  5.92% (67      vias)
    Layer VIA5       = 100.00% (135    / 135     vias)
        Weight 1     = 100.00% (135     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    =  0.00% (0       vias)
 

[RedundantVia] Elapsed real time: 0:00:04 
[RedundantVia] Elapsed cpu  time: sys=0:00:00 usr=0:00:04 total=0:00:04
[RedundantVia] Stage (MB): Used   72  Alloctr   72  Proc    0 
[RedundantVia] Total (MB): Used   93  Alloctr   94  Proc 7867 

Begin DRC fixing ...

[Dr init] Elapsed real time: 0:00:04 
[Dr init] Elapsed cpu  time: sys=0:00:00 usr=0:00:04 total=0:00:04
[Dr init] Stage (MB): Used   72  Alloctr   72  Proc    0 
[Dr init] Total (MB): Used   93  Alloctr   94  Proc 7867 
Warning: No antenna diodes found, or could not link them. (ZRT-302)
Warning: Antenna diode insertion will be off. (ZRT-301)
Total number of nets = 497, of which 0 are not extracted
Total number of open nets = 0, of which 0 are frozen
Information: Using 1 threads for routing. (ZRT-444)
*****Start reporting antenna related parameters*****
  Antenna/diode mode:
    Antenna mode 1; diode mode 4
      Metal lay (M1)0; maxRatio 2147483648.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 1.000 0.000 0.000)
      Cut lay (VIA1)1; maxRatio 20.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 1.000 0.000 0.000)
      Metal lay (M2)1; maxRatio 2147483648.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 1.000 0.000 0.000)
      Cut lay (VIA2)2; maxRatio 20.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 1.000 0.000 0.000)
      Metal lay (M3)2; maxRatio 2147483648.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 1.000 0.000 0.000)
      Cut lay (VIA3)3; maxRatio 20.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 1.000 0.000 0.000)
      Metal lay (M4)3; maxRatio 2147483648.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 1.000 0.000 0.000)
      Cut lay (VIA4)4; maxRatio 20.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 1.000 0.000 0.000)
      Metal lay (M5)4; maxRatio 2147483648.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 1.000 0.000 0.000)
      Cut lay (VIA5)5; maxRatio 20.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 1.000 0.000 0.000)
      Metal lay (M6)5; maxRatio 2147483648.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 1.000 0.000 0.000)
      Cut lay (VIA6)6; maxRatio 20.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 1.000 0.000 0.000)
      Metal lay (M7)6; maxRatio 2147483648.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 1.000 0.000 0.000)
      Cut lay (VIA7)7; maxRatio 20.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 1.000 0.000 0.000)
      Metal lay (M8)7; maxRatio 2147483648.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 1.000 0.000 0.000)
      Cut lay (VIA8)8; maxRatio 20.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 1.000 0.000 0.000)
      Metal lay (M9)8; maxRatio 5000.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 8000.000 50000.000 0.000)
      Cut lay (RV)9; maxRatio 200.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 83.000 400.000 0.000)
      Metal lay (AP)9; maxRatio 2147483648.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 1.000 0.000 0.000)
    Antenna mode 2; diode mode 4
      Metal lay (M1)0; maxRatio 5000.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 456.000 43000.000 0.000); protectedMetalScale 1.000
      Cut lay (VIA1)1; maxRatio 900.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 210.000 900.000 0.000); protectedCutScale 1.000
      Metal lay (M2)1; maxRatio 5000.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 456.000 43000.000 0.000); protectedMetalScale 1.000
      Cut lay (VIA2)2; maxRatio 900.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 210.000 900.000 0.000); protectedCutScale 1.000
      Metal lay (M3)2; maxRatio 5000.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 456.000 43000.000 0.000); protectedMetalScale 1.000
      Cut lay (VIA3)3; maxRatio 900.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 210.000 900.000 0.000); protectedCutScale 1.000
      Metal lay (M4)3; maxRatio 5000.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 456.000 43000.000 0.000); protectedMetalScale 1.000
      Cut lay (VIA4)4; maxRatio 900.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 210.000 900.000 0.000); protectedCutScale 1.000
      Metal lay (M5)4; maxRatio 5000.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 456.000 43000.000 0.000); protectedMetalScale 1.000
      Cut lay (VIA5)5; maxRatio 900.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 210.000 900.000 0.000); protectedCutScale 1.000
      Metal lay (M6)5; maxRatio 5000.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 456.000 43000.000 0.000); protectedMetalScale 1.000
      Cut lay (VIA6)6; maxRatio 900.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 210.000 900.000 0.000); protectedCutScale 1.000
      Metal lay (M7)6; maxRatio 5000.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 456.000 43000.000 0.000); protectedMetalScale 1.000
      Cut lay (VIA7)7; maxRatio 900.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 210.000 900.000 0.000); protectedCutScale 1.000
      Metal lay (M8)7; maxRatio 5000.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 456.000 43000.000 0.000); protectedMetalScale 1.000
      Cut lay (VIA8)8; maxRatio 900.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 210.000 900.000 0.000); protectedCutScale 1.000
      Metal lay (M9)8; maxRatio 5000.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 1.000 0.000 0.000 0.000); protectedMetalScale 1.000
      Cut lay (RV)9; maxRatio 2147483648.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 1.000 0.000 0.000); protectedCutScale 1.000
      Metal lay (AP)9; maxRatio 2147483648.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 1.000 0.000 0.000); protectedMetalScale 1.000
    Antenna mode 4; diode mode 4
      Metal lay (M1)0; maxRatio 2147483648.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 1.000 0.000 0.000)
      Cut lay (VIA1)1; maxRatio 2147483648.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 1.000 0.000 0.000)
      Metal lay (M2)1; maxRatio 2147483648.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 1.000 0.000 0.000)
      Cut lay (VIA2)2; maxRatio 2147483648.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 1.000 0.000 0.000)
      Metal lay (M3)2; maxRatio 2147483648.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 1.000 0.000 0.000)
      Cut lay (VIA3)3; maxRatio 2147483648.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 1.000 0.000 0.000)
      Metal lay (M4)3; maxRatio 2147483648.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 1.000 0.000 0.000)
      Cut lay (VIA4)4; maxRatio 2147483648.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 1.000 0.000 0.000)
      Metal lay (M5)4; maxRatio 2147483648.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 1.000 0.000 0.000)
      Cut lay (VIA5)5; maxRatio 2147483648.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 1.000 0.000 0.000)
      Metal lay (M6)5; maxRatio 2147483648.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 1.000 0.000 0.000)
      Cut lay (VIA6)6; maxRatio 2147483648.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 1.000 0.000 0.000)
      Metal lay (M7)6; maxRatio 2147483648.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 1.000 0.000 0.000)
      Cut lay (VIA7)7; maxRatio 2147483648.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 1.000 0.000 0.000)
      Metal lay (M8)7; maxRatio 2147483648.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 1.000 0.000 0.000)
      Cut lay (VIA8)8; maxRatio 2147483648.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 1.000 0.000 0.000)
      Metal lay (M9)8; maxRatio 2147483648.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 1.000 0.000 0.000)
      Cut lay (RV)9; maxRatio 2147483648.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 1.000 0.000 0.000)
      Metal lay (AP)9; maxRatio 2000.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 8000.000 30000.000 0.000)
  Top lay antenna ratio fix threshold == -1
  Antenna max pin count threshold == -1
  Check PG net == false
  MergeGate == true
  Break antenna to port mode == float
  Break antenna to macro pin mode == normal
*****End reporting antenna related parameters*****
Warning: Skipping antenna analysis for net mode[1]. The pin mode[1] on cell top does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net mode[0]. The pin mode[0] on cell top does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net parallel_in[31]. The pin parallel_in[31] on cell top does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net parallel_in[30]. The pin parallel_in[30] on cell top does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net parallel_in[29]. The pin parallel_in[29] on cell top does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net parallel_in[28]. The pin parallel_in[28] on cell top does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net parallel_in[27]. The pin parallel_in[27] on cell top does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net parallel_in[26]. The pin parallel_in[26] on cell top does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net parallel_in[25]. The pin parallel_in[25] on cell top does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net parallel_in[24]. The pin parallel_in[24] on cell top does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net parallel_in[23]. The pin parallel_in[23] on cell top does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net parallel_in[22]. The pin parallel_in[22] on cell top does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net parallel_in[21]. The pin parallel_in[21] on cell top does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net parallel_in[20]. The pin parallel_in[20] on cell top does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net parallel_in[19]. The pin parallel_in[19] on cell top does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net parallel_in[18]. The pin parallel_in[18] on cell top does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net parallel_in[17]. The pin parallel_in[17] on cell top does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net parallel_in[16]. The pin parallel_in[16] on cell top does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net parallel_in[15]. The pin parallel_in[15] on cell top does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net parallel_in[14]. The pin parallel_in[14] on cell top does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net parallel_in[13]. The pin parallel_in[13] on cell top does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net parallel_in[12]. The pin parallel_in[12] on cell top does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net parallel_in[11]. The pin parallel_in[11] on cell top does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net parallel_in[10]. The pin parallel_in[10] on cell top does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net parallel_in[9]. The pin parallel_in[9] on cell top does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net parallel_in[8]. The pin parallel_in[8] on cell top does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net parallel_in[7]. The pin parallel_in[7] on cell top does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net parallel_in[6]. The pin parallel_in[6] on cell top does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net parallel_in[5]. The pin parallel_in[5] on cell top does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net parallel_in[4]. The pin parallel_in[4] on cell top does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net parallel_in[3]. The pin parallel_in[3] on cell top does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net parallel_in[2]. The pin parallel_in[2] on cell top does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net parallel_in[1]. The pin parallel_in[1] on cell top does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net parallel_in[0]. The pin parallel_in[0] on cell top does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net clk. The pin clk on cell top does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net rst. The pin rst on cell top does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net enable. The pin enable on cell top does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net load. The pin load on cell top does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net serial_in. The pin serial_in on cell top does not have enough gate area information. (ZRT-311)
Skipping antenna analysis for 39 nets as they don't have enough gate area info.
Start DR iteration 1: non-uniform partition
Routed	1/11 Partitions, Violations =	41
Routed	2/11 Partitions, Violations =	37
Routed	3/11 Partitions, Violations =	24
Routed	4/11 Partitions, Violations =	21
Routed	5/11 Partitions, Violations =	25
Routed	6/11 Partitions, Violations =	23
Routed	7/11 Partitions, Violations =	22
Routed	8/11 Partitions, Violations =	18
Routed	9/11 Partitions, Violations =	17
Routed	10/11 Partitions, Violations =	16
Routed	11/11 Partitions, Violations =	15

DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	15
	@@@@ Total number of instance ports with antenna violations =	0

	Less than minimum edge length : 2
	Less than NDR width : 2
	Off-grid : 6
	Short : 5

[Iter 1] Elapsed real time: 0:00:05 
[Iter 1] Elapsed cpu  time: sys=0:00:00 usr=0:00:05 total=0:00:05
[Iter 1] Stage (MB): Used  133  Alloctr  133  Proc    0 
[Iter 1] Total (MB): Used  154  Alloctr  155  Proc 7867 

End DR iteration 1 with 11 parts

Information: Merged away 8 aligned/redundant DRCs. (ZRT-305)
Start DR iteration 2: non-uniform partition
Routed	1/2 Partitions, Violations =	11
Routed	2/2 Partitions, Violations =	4

DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	4
	@@@@ Total number of instance ports with antenna violations =	0

	Diff net spacing : 3
	Off-grid : 1

[Iter 2] Elapsed real time: 0:00:05 
[Iter 2] Elapsed cpu  time: sys=0:00:00 usr=0:00:05 total=0:00:05
[Iter 2] Stage (MB): Used  133  Alloctr  133  Proc    0 
[Iter 2] Total (MB): Used  154  Alloctr  155  Proc 7867 

End DR iteration 2 with 2 parts

[DR] Elapsed real time: 0:00:05 
[DR] Elapsed cpu  time: sys=0:00:00 usr=0:00:05 total=0:00:05
[DR] Stage (MB): Used   61  Alloctr   61  Proc    0 
[DR] Total (MB): Used   82  Alloctr   83  Proc 7867 

Redundant via insertion finished with 0 open nets, of which 0 are frozen

Redundant via insertion finished with 4 violations and 0 instance ports antenna violations

DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	4
	Diff net spacing : 3
	Off-grid : 1



Total Wire Length =                    12478 micron
Total Number of Contacts =             6057
Total Number of Wires =                5830
Total Number of PtConns =              773
Total Number of Routed Wires =       5461
Total Routed Wire Length =           11301 micron
Total Number of Routed Contacts =       5948
	Layer                M1 :         31 micron
	Layer                M2 :       2575 micron
	Layer                M3 :        923 micron
	Layer                M4 :       2932 micron
	Layer                M5 :       4286 micron
	Layer                M6 :        553 micron
	Layer                M7 :          0 micron
	Layer                M8 :          0 micron
	Layer                M9 :          0 micron
	Layer                AP :          0 micron
	Via               VIA56 :          4
	Via           VIA56_1x2 :         12
	Via           VIA56_2x1 :        121
	Via               VIA45 :         50
	Via           VIA45_1x2 :        782
	Via      VIA45(rot)_2x1 :          1
	Via      VIA45(rot)_1x2 :          1
	Via           VIA45_2x1 :        256
	Via               VIA34 :         74
	Via          VIA34(rot) :          1
	Via   FATVIA34(rot)_1x2 :          0
	Via        FATVIA34_1x2 :          0
	Via        FATVIA34_2x2 :          0
	Via   FATVIA34_2x2(rot) :          0
	Via   FATVIA34(rot)_1x4 :          0
	Via        FATVIA34_1x4 :          0
	Via           VIA34_1x2 :        555
	Via      VIA34(rot)_2x1 :          3
	Via      VIA34(rot)_1x2 :          9
	Via           VIA34_2x1 :        584
	Via               VIA23 :        137
	Via          VIA23(rot) :          1
	Via           VIA23_1x2 :       1092
	Via      VIA23(rot)_2x1 :         26
	Via      VIA23(rot)_1x2 :         37
	Via           VIA23_2x1 :        293
	Via               VIA12 :        433
	Via          VIA12(rot) :         60
	Via   FATVIA12(rot)_1x2 :          2
	Via           VIA12_1x2 :        866
	Via      VIA12(rot)_2x1 :        204
	Via      VIA12(rot)_1x2 :         92
	Via           VIA12_2x1 :        252

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate = 86.78% (5256 / 6057 vias)
 
    Layer VIA1       = 74.17% (1416   / 1909    vias)
        Weight 1     = 74.17% (1416    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 25.83% (493     vias)
    Layer VIA2       = 91.30% (1448   / 1586    vias)
        Weight 1     = 91.30% (1448    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    =  8.70% (138     vias)
    Layer VIA3       = 93.10% (1201   / 1290    vias)
        Weight 1     = 93.10% (1201    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    =  6.90% (89      vias)
    Layer VIA4       = 93.20% (1056   / 1133    vias)
        Weight 1     = 93.20% (1056    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    =  6.80% (77      vias)
    Layer VIA5       = 97.12% (135    / 139     vias)
        Weight 1     = 97.12% (135     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    =  2.88% (4       vias)
 
  Total double via conversion rate    = 86.78% (5256 / 6057 vias)
 
    Layer VIA1       = 74.17% (1416   / 1909    vias)
    Layer VIA2       = 91.30% (1448   / 1586    vias)
    Layer VIA3       = 93.10% (1201   / 1290    vias)
    Layer VIA4       = 93.20% (1056   / 1133    vias)
    Layer VIA5       = 97.12% (135    / 139     vias)
 
  The optimized via conversion rate based on total routed via count = 86.78% (5256 / 6057 vias)
 
    Layer VIA1       = 74.17% (1416   / 1909    vias)
        Weight 1     = 74.17% (1416    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 25.83% (493     vias)
    Layer VIA2       = 91.30% (1448   / 1586    vias)
        Weight 1     = 91.30% (1448    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    =  8.70% (138     vias)
    Layer VIA3       = 93.10% (1201   / 1290    vias)
        Weight 1     = 93.10% (1201    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    =  6.90% (89      vias)
    Layer VIA4       = 93.20% (1056   / 1133    vias)
        Weight 1     = 93.20% (1056    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    =  6.80% (77      vias)
    Layer VIA5       = 97.12% (135    / 139     vias)
        Weight 1     = 97.12% (135     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    =  2.88% (4       vias)
 

Total number of nets = 497
0 open nets, of which 0 are frozen
Total number of excluded ports = 0 ports of 0 unplaced cells connected to 0 nets
                                 0 ports without pins of 0 cells connected to 0 nets
                                 0 ports of 0 cover cells connected to 0 non-pg nets
Total number of DRCs = 4
Total number of antenna violations = 0
Information: Routes in non-preferred voltage areas = 0 (ZRT-559)

Updating the database ...
Information: Extraction observers are detached as design net change threshold is reached.
Information: The net parasitics of block top are cleared. (TIM-123)
# ECO routing fix
route_eco
Generating Timing information  
Information: The stitching and editing of coupling caps is turned OFF for design 'top_lib:top/route_opt.design'. (TIM-125)
Information: Design top has 497 nets, 0 global routed, 495 detail routed. (NEX-024)
Information: The RC mode used is DR for design 'top'. (NEX-022)
---extraction options---
Corner: cornerSS
 late_cap_scale                : 1
 late_res_scale                : 1
 early_cap_scale               : 1
 early_res_scale               : 1
Corner: cornerFF
 late_cap_scale                : 1
 late_res_scale                : 1
 early_cap_scale               : 1
 early_res_scale               : 1
Global options:
 reference_direction       : use_from_tluplus
 real_metalfill_extraction : none
 virtual_shield_extraction : true
---app options---
 host.max_cores                   : 1
 extract.connect_open           : true
 extract.enable_coupling_cap    : false
Extracting design: top 
NEX: virtual shield is applied in extraction.
Information: coupling capacitance is lumped to ground. (NEX-030)
Information: 495 nets are successfully extracted. (NEX-028)
Warning: Advanced receiver model has not been enabled for detailed routed design. (TIM-204)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 495, routed nets = 495, across physical hierarchy nets = 0, parasitics cached nets = 495, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)
Design  Scenario scenarioSS (Mode mode1 Corner cornerSS)
Generating Timing information  ... Done
Information: Serialized np data
INFO: timer data saved to /tmp/top_3232075_601452416.timdat
[End of Generating Timing Information] Elapsed real time: 0:00:00 
[End of Generating Timing Information] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Cell Min-Routing-Layer = M2
Cell Max-Routing-Layer = M6
Error: The 'VIA1_C' value specified for the 'common.via_on_grid_by_layer_name' option is invalid. (ZRT-476)
Error: The 'VIA2_C' value specified for the 'common.via_on_grid_by_layer_name' option is invalid. (ZRT-476)
Found antenna rule mode 1, diode mode 4:
	layer M1: , diode ratio {0 0 1 0 0} 
	layer M2: , diode ratio {0 0 1 0 0} 
	layer M3: , diode ratio {0 0 1 0 0} 
	layer M4: , diode ratio {0 0 1 0 0} 
	layer M5: , diode ratio {0 0 1 0 0} 
	layer M6: , diode ratio {0 0 1 0 0} 
	layer M7: , diode ratio {0 0 1 0 0} 
	layer M8: , diode ratio {0 0 1 0 0} 
	layer M9:  max ratio 5000, diode ratio {0.06 0 8000 50000} 
	layer AP: , diode ratio {0 0 1 0 0} 
	layer CO: , diode ratio {0 0 1 0 0} 
	layer VIA1:  max ratio 20, diode ratio {0 0 1 0 0} 
	layer VIA2:  max ratio 20, diode ratio {0 0 1 0 0} 
	layer VIA3:  max ratio 20, diode ratio {0 0 1 0 0} 
	layer VIA4:  max ratio 20, diode ratio {0 0 1 0 0} 
	layer VIA5:  max ratio 20, diode ratio {0 0 1 0 0} 
	layer VIA6:  max ratio 20, diode ratio {0 0 1 0 0} 
	layer VIA7:  max ratio 20, diode ratio {0 0 1 0 0} 
	layer VIA8:  max ratio 20, diode ratio {0 0 1 0 0} 
	layer RV:  max ratio 200, diode ratio {0.06 0 83 400} 
Found antenna rule mode 2, diode mode 4:
	layer M1:  max ratio 5000 metal scale 1, diode ratio {0.06 0 456 43000} 
	layer M2:  max ratio 5000 metal scale 1, diode ratio {0.06 0 456 43000} 
	layer M3:  max ratio 5000 metal scale 1, diode ratio {0.06 0 456 43000} 
	layer M4:  max ratio 5000 metal scale 1, diode ratio {0.06 0 456 43000} 
	layer M5:  max ratio 5000 metal scale 1, diode ratio {0.06 0 456 43000} 
	layer M6:  max ratio 5000 metal scale 1, diode ratio {0.06 0 456 43000} 
	layer M7:  max ratio 5000 metal scale 1, diode ratio {0.06 0 456 43000} 
	layer M8:  max ratio 5000 metal scale 1, diode ratio {0.06 0 456 43000} 
	layer M9:  max ratio 5000 metal scale 1, diode ratio {0 1 0 0} 
	layer AP:  metal scale 1, diode ratio {0 0 1 0 0} 
	layer CO: , diode ratio {0 0 1 0 0} 
	layer VIA1:  max ratio 900 cut scale 1, diode ratio {0.06 0 210 900} 
	layer VIA2:  max ratio 900 cut scale 1, diode ratio {0.06 0 210 900} 
	layer VIA3:  max ratio 900 cut scale 1, diode ratio {0.06 0 210 900} 
	layer VIA4:  max ratio 900 cut scale 1, diode ratio {0.06 0 210 900} 
	layer VIA5:  max ratio 900 cut scale 1, diode ratio {0.06 0 210 900} 
	layer VIA6:  max ratio 900 cut scale 1, diode ratio {0.06 0 210 900} 
	layer VIA7:  max ratio 900 cut scale 1, diode ratio {0.06 0 210 900} 
	layer VIA8:  max ratio 900 cut scale 1, diode ratio {0.06 0 210 900} 
	layer RV:  cut scale 1, diode ratio {0 0 1 0 0} 
Found antenna rule mode 4, diode mode 4:
	layer M1: , diode ratio {0 0 1 0 0} 
	layer M2: , diode ratio {0 0 1 0 0} 
	layer M3: , diode ratio {0 0 1 0 0} 
	layer M4: , diode ratio {0 0 1 0 0} 
	layer M5: , diode ratio {0 0 1 0 0} 
	layer M6: , diode ratio {0 0 1 0 0} 
	layer M7: , diode ratio {0 0 1 0 0} 
	layer M8: , diode ratio {0 0 1 0 0} 
	layer M9: , diode ratio {0 0 1 0 0} 
	layer AP:  max ratio 2000, diode ratio {0.06 0 8000 30000} 
	layer CO: , diode ratio {0 0 1 0 0} 
	layer VIA1: , diode ratio {0 0 1 0 0} 
	layer VIA2: , diode ratio {0 0 1 0 0} 
	layer VIA3: , diode ratio {0 0 1 0 0} 
	layer VIA4: , diode ratio {0 0 1 0 0} 
	layer VIA5: , diode ratio {0 0 1 0 0} 
	layer VIA6: , diode ratio {0 0 1 0 0} 
	layer VIA7: , diode ratio {0 0 1 0 0} 
	layer VIA8: , diode ratio {0 0 1 0 0} 
	layer RV: , diode ratio {0 0 1 0 0} 
Information: Option route.detail.force_end_on_preferred_grid will be ignored since none of the layers have preferred grid. (ZRT-703)
Skipping 1 internal pins that are not physical. Set route.common.verbose_level to > 0 and run routing command to get skipped pin names.
Info: number of net_type_blockage: 0 
Information: Via ladder engine would be activated for pattern must join connection in certain commands. Please refer to man-page for the command list. (ZRT-619)
Via on layer (VIA1) needs more than one tracks
Warning: Layer M1 pitch 0.200 may be too small: wire/via-down 0.180, wire/via-up 0.225. (ZRT-026)
Via on layer (VIA7) needs more than one tracks
Warning: Layer M7 pitch 0.200 may be too small: wire/via-down 0.200, wire/via-up 0.350. (ZRT-026)
Via on layer (RV) needs more than one tracks
Warning: Layer M9 pitch 0.800 may be too small: wire/via-down 0.800, wire/via-up 3.600. (ZRT-026)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 3.35 outside the layer range. (ZRT-707)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 3.35 outside the layer range on clock nets. (ZRT-718)
Information: When applicable layer based tapering will taper up to 0.00 in distance from the pin. (ZRT-706)
Warning: Standard cell pin ANTENNAHPBWP/I has no valid via regions. (ZRT-044)
[ECO: DbIn With Extraction] Elapsed real time: 0:00:00 
[ECO: DbIn With Extraction] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[ECO: DbIn With Extraction] Stage (MB): Used   17  Alloctr   17  Proc    0 
[ECO: DbIn With Extraction] Total (MB): Used   20  Alloctr   21  Proc 7867 
[ECO: Before Refresh Via Ladder Phase] Elapsed real time: 0:00:00 
[ECO: Before Refresh Via Ladder Phase] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[ECO: Before Refresh Via Ladder Phase] Stage (MB): Used   17  Alloctr   17  Proc    0 
[ECO: Before Refresh Via Ladder Phase] Total (MB): Used   20  Alloctr   21  Proc 7867 

    Found 0 via ladders to verify.

VIA LADDER INFO: found 0 via ladder DRCs across 0 nets.
Updating the database ...

    Via ladders will be inserted on 0 of 0 ports with via ladder constraints.

Updating the database ...
[ECO: After Refresh Via Ladder Phase] Elapsed real time: 0:00:00 
[ECO: After Refresh Via Ladder Phase] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[ECO: After Refresh Via Ladder Phase] Stage (MB): Used   18  Alloctr   18  Proc    0 
[ECO: After Refresh Via Ladder Phase] Total (MB): Used   21  Alloctr   22  Proc 7867 
[ECO: Analysis] Elapsed real time: 0:00:00 
[ECO: Analysis] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[ECO: Analysis] Stage (MB): Used   18  Alloctr   18  Proc    0 
[ECO: Analysis] Total (MB): Used   21  Alloctr   22  Proc 7867 
Num of eco nets = 497
Num of open eco nets = 0
[ECO: Init] Elapsed real time: 0:00:00 
[ECO: Init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[ECO: Init] Stage (MB): Used   18  Alloctr   18  Proc    0 
[ECO: Init] Total (MB): Used   21  Alloctr   22  Proc 7867 
Loading timing information to the router from design
Timing information loaded to the router.
Printing options for 'route.common.*'
common.eco_route_fix_existing_drc                       :	 true                
common.via_on_grid_by_layer_name                        :	 {VIA1_C false} {VIA2_C true}
common.wire_on_grid_by_layer_name                       :	 {M1 true} {M2 true} {M3 true}

Printing options for 'route.detail.*'
detail.antenna_fixing_preference                        :	 use_diodes          
detail.diode_libcell_names                              :	 */ANTENNAHPBWP      
detail.eco_route_use_soft_spacing_for_timing_optimization:	 true                
detail.insert_diodes_during_routing                     :	 true                
detail.timing_driven                                    :	 true                

Printing options for 'route.auto_via_ladder.*'

Information: RC layer preference is turned off for this design. (ZRT-613)
*****Start reporting antenna related parameters*****
  Antenna/diode mode:
    Antenna mode 1; diode mode 4
      Metal lay (M1)0; maxRatio 2147483648.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 1.000 0.000 0.000)
      Cut lay (VIA1)1; maxRatio 20.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 1.000 0.000 0.000)
      Metal lay (M2)1; maxRatio 2147483648.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 1.000 0.000 0.000)
      Cut lay (VIA2)2; maxRatio 20.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 1.000 0.000 0.000)
      Metal lay (M3)2; maxRatio 2147483648.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 1.000 0.000 0.000)
      Cut lay (VIA3)3; maxRatio 20.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 1.000 0.000 0.000)
      Metal lay (M4)3; maxRatio 2147483648.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 1.000 0.000 0.000)
      Cut lay (VIA4)4; maxRatio 20.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 1.000 0.000 0.000)
      Metal lay (M5)4; maxRatio 2147483648.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 1.000 0.000 0.000)
      Cut lay (VIA5)5; maxRatio 20.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 1.000 0.000 0.000)
      Metal lay (M6)5; maxRatio 2147483648.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 1.000 0.000 0.000)
      Cut lay (VIA6)6; maxRatio 20.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 1.000 0.000 0.000)
      Metal lay (M7)6; maxRatio 2147483648.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 1.000 0.000 0.000)
      Cut lay (VIA7)7; maxRatio 20.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 1.000 0.000 0.000)
      Metal lay (M8)7; maxRatio 2147483648.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 1.000 0.000 0.000)
      Cut lay (VIA8)8; maxRatio 20.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 1.000 0.000 0.000)
      Metal lay (M9)8; maxRatio 5000.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 8000.000 50000.000 0.000)
      Cut lay (RV)9; maxRatio 200.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 83.000 400.000 0.000)
      Metal lay (AP)9; maxRatio 2147483648.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 1.000 0.000 0.000)
    Antenna mode 2; diode mode 4
      Metal lay (M1)0; maxRatio 5000.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 456.000 43000.000 0.000); protectedMetalScale 1.000
      Cut lay (VIA1)1; maxRatio 900.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 210.000 900.000 0.000); protectedCutScale 1.000
      Metal lay (M2)1; maxRatio 5000.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 456.000 43000.000 0.000); protectedMetalScale 1.000
      Cut lay (VIA2)2; maxRatio 900.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 210.000 900.000 0.000); protectedCutScale 1.000
      Metal lay (M3)2; maxRatio 5000.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 456.000 43000.000 0.000); protectedMetalScale 1.000
      Cut lay (VIA3)3; maxRatio 900.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 210.000 900.000 0.000); protectedCutScale 1.000
      Metal lay (M4)3; maxRatio 5000.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 456.000 43000.000 0.000); protectedMetalScale 1.000
      Cut lay (VIA4)4; maxRatio 900.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 210.000 900.000 0.000); protectedCutScale 1.000
      Metal lay (M5)4; maxRatio 5000.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 456.000 43000.000 0.000); protectedMetalScale 1.000
      Cut lay (VIA5)5; maxRatio 900.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 210.000 900.000 0.000); protectedCutScale 1.000
      Metal lay (M6)5; maxRatio 5000.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 456.000 43000.000 0.000); protectedMetalScale 1.000
      Cut lay (VIA6)6; maxRatio 900.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 210.000 900.000 0.000); protectedCutScale 1.000
      Metal lay (M7)6; maxRatio 5000.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 456.000 43000.000 0.000); protectedMetalScale 1.000
      Cut lay (VIA7)7; maxRatio 900.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 210.000 900.000 0.000); protectedCutScale 1.000
      Metal lay (M8)7; maxRatio 5000.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 456.000 43000.000 0.000); protectedMetalScale 1.000
      Cut lay (VIA8)8; maxRatio 900.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 210.000 900.000 0.000); protectedCutScale 1.000
      Metal lay (M9)8; maxRatio 5000.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 1.000 0.000 0.000 0.000); protectedMetalScale 1.000
      Cut lay (RV)9; maxRatio 2147483648.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 1.000 0.000 0.000); protectedCutScale 1.000
      Metal lay (AP)9; maxRatio 2147483648.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 1.000 0.000 0.000); protectedMetalScale 1.000
    Antenna mode 4; diode mode 4
      Metal lay (M1)0; maxRatio 2147483648.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 1.000 0.000 0.000)
      Cut lay (VIA1)1; maxRatio 2147483648.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 1.000 0.000 0.000)
      Metal lay (M2)1; maxRatio 2147483648.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 1.000 0.000 0.000)
      Cut lay (VIA2)2; maxRatio 2147483648.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 1.000 0.000 0.000)
      Metal lay (M3)2; maxRatio 2147483648.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 1.000 0.000 0.000)
      Cut lay (VIA3)3; maxRatio 2147483648.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 1.000 0.000 0.000)
      Metal lay (M4)3; maxRatio 2147483648.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 1.000 0.000 0.000)
      Cut lay (VIA4)4; maxRatio 2147483648.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 1.000 0.000 0.000)
      Metal lay (M5)4; maxRatio 2147483648.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 1.000 0.000 0.000)
      Cut lay (VIA5)5; maxRatio 2147483648.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 1.000 0.000 0.000)
      Metal lay (M6)5; maxRatio 2147483648.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 1.000 0.000 0.000)
      Cut lay (VIA6)6; maxRatio 2147483648.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 1.000 0.000 0.000)
      Metal lay (M7)6; maxRatio 2147483648.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 1.000 0.000 0.000)
      Cut lay (VIA7)7; maxRatio 2147483648.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 1.000 0.000 0.000)
      Metal lay (M8)7; maxRatio 2147483648.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 1.000 0.000 0.000)
      Cut lay (VIA8)8; maxRatio 2147483648.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 1.000 0.000 0.000)
      Metal lay (M9)8; maxRatio 2147483648.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 1.000 0.000 0.000)
      Cut lay (RV)9; maxRatio 2147483648.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 1.000 0.000 0.000)
      Metal lay (AP)9; maxRatio 2000.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 8000.000 30000.000 0.000)
  Top lay antenna ratio fix threshold == -1
  Antenna max pin count threshold == -1
  Check PG net == false
  MergeGate == true
  Break antenna to port mode == float
  Break antenna to macro pin mode == normal
*****End reporting antenna related parameters*****
Warning: Skipping antenna analysis for net mode[1]. The pin mode[1] on cell top does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net mode[0]. The pin mode[0] on cell top does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net parallel_in[31]. The pin parallel_in[31] on cell top does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net parallel_in[30]. The pin parallel_in[30] on cell top does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net parallel_in[29]. The pin parallel_in[29] on cell top does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net parallel_in[28]. The pin parallel_in[28] on cell top does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net parallel_in[27]. The pin parallel_in[27] on cell top does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net parallel_in[26]. The pin parallel_in[26] on cell top does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net parallel_in[25]. The pin parallel_in[25] on cell top does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net parallel_in[24]. The pin parallel_in[24] on cell top does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net parallel_in[23]. The pin parallel_in[23] on cell top does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net parallel_in[22]. The pin parallel_in[22] on cell top does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net parallel_in[21]. The pin parallel_in[21] on cell top does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net parallel_in[20]. The pin parallel_in[20] on cell top does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net parallel_in[19]. The pin parallel_in[19] on cell top does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net parallel_in[18]. The pin parallel_in[18] on cell top does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net parallel_in[17]. The pin parallel_in[17] on cell top does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net parallel_in[16]. The pin parallel_in[16] on cell top does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net parallel_in[15]. The pin parallel_in[15] on cell top does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net parallel_in[14]. The pin parallel_in[14] on cell top does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net parallel_in[13]. The pin parallel_in[13] on cell top does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net parallel_in[12]. The pin parallel_in[12] on cell top does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net parallel_in[11]. The pin parallel_in[11] on cell top does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net parallel_in[10]. The pin parallel_in[10] on cell top does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net parallel_in[9]. The pin parallel_in[9] on cell top does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net parallel_in[8]. The pin parallel_in[8] on cell top does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net parallel_in[7]. The pin parallel_in[7] on cell top does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net parallel_in[6]. The pin parallel_in[6] on cell top does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net parallel_in[5]. The pin parallel_in[5] on cell top does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net parallel_in[4]. The pin parallel_in[4] on cell top does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net parallel_in[3]. The pin parallel_in[3] on cell top does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net parallel_in[2]. The pin parallel_in[2] on cell top does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net parallel_in[1]. The pin parallel_in[1] on cell top does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net parallel_in[0]. The pin parallel_in[0] on cell top does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net clk. The pin clk on cell top does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net rst. The pin rst on cell top does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net enable. The pin enable on cell top does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net load. The pin load on cell top does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net serial_in. The pin serial_in on cell top does not have enough gate area information. (ZRT-311)
Skipping antenna analysis for 39 nets as they don't have enough gate area info.

Begin ECO DRC check ...

Checked	1/2 Partitions, Violations =	0
Checked	2/2 Partitions, Violations =	4

DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	4

[DRC CHECK] Elapsed real time: 0:00:00 
[DRC CHECK] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[DRC CHECK] Stage (MB): Used    0  Alloctr    0  Proc   21 
[DRC CHECK] Total (MB): Used   93  Alloctr   94  Proc 7913 

Total Wire Length =                    12483 micron
Total Number of Contacts =             6057
Total Number of Wires =                5797
Total Number of PtConns =              791
Total Number of Routed Wires =       5458
Total Routed Wire Length =           11307 micron
Total Number of Routed Contacts =       5948
	Layer                M1 :         32 micron
	Layer                M2 :       2578 micron
	Layer                M3 :        924 micron
	Layer                M4 :       2934 micron
	Layer                M5 :       4286 micron
	Layer                M6 :        553 micron
	Layer                M7 :          0 micron
	Layer                M8 :          0 micron
	Layer                M9 :          0 micron
	Layer                AP :          0 micron
	Via               VIA56 :          4
	Via           VIA56_2x1 :        121
	Via           VIA56_1x2 :         12
	Via               VIA45 :         50
	Via      VIA45(rot)_1x2 :          1
	Via           VIA45_2x1 :        256
	Via           VIA45_1x2 :        782
	Via      VIA45(rot)_2x1 :          1
	Via               VIA34 :         74
	Via          VIA34(rot) :          1
	Via   FATVIA34(rot)_1x2 :          0
	Via        FATVIA34_1x2 :          0
	Via        FATVIA34_2x2 :          0
	Via   FATVIA34_2x2(rot) :          0
	Via   FATVIA34(rot)_1x4 :          0
	Via        FATVIA34_1x4 :          0
	Via           VIA34_2x1 :        584
	Via      VIA34(rot)_1x2 :          9
	Via      VIA34(rot)_2x1 :          3
	Via           VIA34_1x2 :        555
	Via               VIA23 :        137
	Via          VIA23(rot) :          1
	Via           VIA23_1x2 :       1092
	Via      VIA23(rot)_2x1 :         26
	Via      VIA23(rot)_1x2 :         37
	Via           VIA23_2x1 :        293
	Via               VIA12 :        433
	Via          VIA12(rot) :         60
	Via   FATVIA12(rot)_1x2 :          2
	Via           VIA12_1x2 :        866
	Via      VIA12(rot)_2x1 :        204
	Via      VIA12(rot)_1x2 :         92
	Via           VIA12_2x1 :        252

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate = 86.78% (5256 / 6057 vias)
 
    Layer VIA1       = 74.17% (1416   / 1909    vias)
        Weight 1     = 74.17% (1416    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 25.83% (493     vias)
    Layer VIA2       = 91.30% (1448   / 1586    vias)
        Weight 1     = 91.30% (1448    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    =  8.70% (138     vias)
    Layer VIA3       = 93.10% (1201   / 1290    vias)
        Weight 1     = 93.10% (1201    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    =  6.90% (89      vias)
    Layer VIA4       = 93.20% (1056   / 1133    vias)
        Weight 1     = 93.20% (1056    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    =  6.80% (77      vias)
    Layer VIA5       = 97.12% (135    / 139     vias)
        Weight 1     = 97.12% (135     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    =  2.88% (4       vias)
 
  Total double via conversion rate    = 86.78% (5256 / 6057 vias)
 
    Layer VIA1       = 74.17% (1416   / 1909    vias)
    Layer VIA2       = 91.30% (1448   / 1586    vias)
    Layer VIA3       = 93.10% (1201   / 1290    vias)
    Layer VIA4       = 93.20% (1056   / 1133    vias)
    Layer VIA5       = 97.12% (135    / 139     vias)
 
  The optimized via conversion rate based on total routed via count = 86.78% (5256 / 6057 vias)
 
    Layer VIA1       = 74.17% (1416   / 1909    vias)
        Weight 1     = 74.17% (1416    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 25.83% (493     vias)
    Layer VIA2       = 91.30% (1448   / 1586    vias)
        Weight 1     = 91.30% (1448    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    =  8.70% (138     vias)
    Layer VIA3       = 93.10% (1201   / 1290    vias)
        Weight 1     = 93.10% (1201    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    =  6.90% (89      vias)
    Layer VIA4       = 93.20% (1056   / 1133    vias)
        Weight 1     = 93.20% (1056    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    =  6.80% (77      vias)
    Layer VIA5       = 97.12% (135    / 139     vias)
        Weight 1     = 97.12% (135     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    =  2.88% (4       vias)
 
Start net based rule analysis
Found 0 antenna instance ports
End net based rule analysis
[Antenna analysis] Elapsed real time: 0:00:00 
[Antenna analysis] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Antenna analysis] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Antenna analysis] Total (MB): Used   93  Alloctr   94  Proc 7913 
Warning: No antenna diodes found, or could not link them. (ZRT-302)
Warning: Antenna diode insertion will be off. (ZRT-301)
Total number of nets = 497, of which 0 are not extracted
Total number of open nets = 0, of which 0 are frozen
Information: Using 1 threads for routing. (ZRT-444)
*****Start reporting antenna related parameters*****
  Antenna/diode mode:
    Antenna mode 1; diode mode 4
      Metal lay (M1)0; maxRatio 2147483648.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 1.000 0.000 0.000)
      Cut lay (VIA1)1; maxRatio 20.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 1.000 0.000 0.000)
      Metal lay (M2)1; maxRatio 2147483648.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 1.000 0.000 0.000)
      Cut lay (VIA2)2; maxRatio 20.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 1.000 0.000 0.000)
      Metal lay (M3)2; maxRatio 2147483648.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 1.000 0.000 0.000)
      Cut lay (VIA3)3; maxRatio 20.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 1.000 0.000 0.000)
      Metal lay (M4)3; maxRatio 2147483648.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 1.000 0.000 0.000)
      Cut lay (VIA4)4; maxRatio 20.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 1.000 0.000 0.000)
      Metal lay (M5)4; maxRatio 2147483648.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 1.000 0.000 0.000)
      Cut lay (VIA5)5; maxRatio 20.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 1.000 0.000 0.000)
      Metal lay (M6)5; maxRatio 2147483648.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 1.000 0.000 0.000)
      Cut lay (VIA6)6; maxRatio 20.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 1.000 0.000 0.000)
      Metal lay (M7)6; maxRatio 2147483648.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 1.000 0.000 0.000)
      Cut lay (VIA7)7; maxRatio 20.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 1.000 0.000 0.000)
      Metal lay (M8)7; maxRatio 2147483648.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 1.000 0.000 0.000)
      Cut lay (VIA8)8; maxRatio 20.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 1.000 0.000 0.000)
      Metal lay (M9)8; maxRatio 5000.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 8000.000 50000.000 0.000)
      Cut lay (RV)9; maxRatio 200.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 83.000 400.000 0.000)
      Metal lay (AP)9; maxRatio 2147483648.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 1.000 0.000 0.000)
    Antenna mode 2; diode mode 4
      Metal lay (M1)0; maxRatio 5000.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 456.000 43000.000 0.000); protectedMetalScale 1.000
      Cut lay (VIA1)1; maxRatio 900.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 210.000 900.000 0.000); protectedCutScale 1.000
      Metal lay (M2)1; maxRatio 5000.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 456.000 43000.000 0.000); protectedMetalScale 1.000
      Cut lay (VIA2)2; maxRatio 900.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 210.000 900.000 0.000); protectedCutScale 1.000
      Metal lay (M3)2; maxRatio 5000.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 456.000 43000.000 0.000); protectedMetalScale 1.000
      Cut lay (VIA3)3; maxRatio 900.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 210.000 900.000 0.000); protectedCutScale 1.000
      Metal lay (M4)3; maxRatio 5000.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 456.000 43000.000 0.000); protectedMetalScale 1.000
      Cut lay (VIA4)4; maxRatio 900.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 210.000 900.000 0.000); protectedCutScale 1.000
      Metal lay (M5)4; maxRatio 5000.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 456.000 43000.000 0.000); protectedMetalScale 1.000
      Cut lay (VIA5)5; maxRatio 900.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 210.000 900.000 0.000); protectedCutScale 1.000
      Metal lay (M6)5; maxRatio 5000.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 456.000 43000.000 0.000); protectedMetalScale 1.000
      Cut lay (VIA6)6; maxRatio 900.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 210.000 900.000 0.000); protectedCutScale 1.000
      Metal lay (M7)6; maxRatio 5000.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 456.000 43000.000 0.000); protectedMetalScale 1.000
      Cut lay (VIA7)7; maxRatio 900.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 210.000 900.000 0.000); protectedCutScale 1.000
      Metal lay (M8)7; maxRatio 5000.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 456.000 43000.000 0.000); protectedMetalScale 1.000
      Cut lay (VIA8)8; maxRatio 900.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 210.000 900.000 0.000); protectedCutScale 1.000
      Metal lay (M9)8; maxRatio 5000.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 1.000 0.000 0.000 0.000); protectedMetalScale 1.000
      Cut lay (RV)9; maxRatio 2147483648.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 1.000 0.000 0.000); protectedCutScale 1.000
      Metal lay (AP)9; maxRatio 2147483648.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 1.000 0.000 0.000); protectedMetalScale 1.000
    Antenna mode 4; diode mode 4
      Metal lay (M1)0; maxRatio 2147483648.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 1.000 0.000 0.000)
      Cut lay (VIA1)1; maxRatio 2147483648.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 1.000 0.000 0.000)
      Metal lay (M2)1; maxRatio 2147483648.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 1.000 0.000 0.000)
      Cut lay (VIA2)2; maxRatio 2147483648.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 1.000 0.000 0.000)
      Metal lay (M3)2; maxRatio 2147483648.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 1.000 0.000 0.000)
      Cut lay (VIA3)3; maxRatio 2147483648.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 1.000 0.000 0.000)
      Metal lay (M4)3; maxRatio 2147483648.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 1.000 0.000 0.000)
      Cut lay (VIA4)4; maxRatio 2147483648.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 1.000 0.000 0.000)
      Metal lay (M5)4; maxRatio 2147483648.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 1.000 0.000 0.000)
      Cut lay (VIA5)5; maxRatio 2147483648.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 1.000 0.000 0.000)
      Metal lay (M6)5; maxRatio 2147483648.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 1.000 0.000 0.000)
      Cut lay (VIA6)6; maxRatio 2147483648.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 1.000 0.000 0.000)
      Metal lay (M7)6; maxRatio 2147483648.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 1.000 0.000 0.000)
      Cut lay (VIA7)7; maxRatio 2147483648.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 1.000 0.000 0.000)
      Metal lay (M8)7; maxRatio 2147483648.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 1.000 0.000 0.000)
      Cut lay (VIA8)8; maxRatio 2147483648.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 1.000 0.000 0.000)
      Metal lay (M9)8; maxRatio 2147483648.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 1.000 0.000 0.000)
      Cut lay (RV)9; maxRatio 2147483648.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 1.000 0.000 0.000)
      Metal lay (AP)9; maxRatio 2000.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 8000.000 30000.000 0.000)
  Top lay antenna ratio fix threshold == -1
  Antenna max pin count threshold == -1
  Check PG net == false
  MergeGate == true
  Break antenna to port mode == float
  Break antenna to macro pin mode == normal
*****End reporting antenna related parameters*****
Warning: Skipping antenna analysis for net mode[1]. The pin mode[1] on cell top does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net mode[0]. The pin mode[0] on cell top does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net parallel_in[31]. The pin parallel_in[31] on cell top does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net parallel_in[30]. The pin parallel_in[30] on cell top does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net parallel_in[29]. The pin parallel_in[29] on cell top does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net parallel_in[28]. The pin parallel_in[28] on cell top does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net parallel_in[27]. The pin parallel_in[27] on cell top does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net parallel_in[26]. The pin parallel_in[26] on cell top does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net parallel_in[25]. The pin parallel_in[25] on cell top does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net parallel_in[24]. The pin parallel_in[24] on cell top does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net parallel_in[23]. The pin parallel_in[23] on cell top does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net parallel_in[22]. The pin parallel_in[22] on cell top does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net parallel_in[21]. The pin parallel_in[21] on cell top does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net parallel_in[20]. The pin parallel_in[20] on cell top does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net parallel_in[19]. The pin parallel_in[19] on cell top does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net parallel_in[18]. The pin parallel_in[18] on cell top does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net parallel_in[17]. The pin parallel_in[17] on cell top does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net parallel_in[16]. The pin parallel_in[16] on cell top does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net parallel_in[15]. The pin parallel_in[15] on cell top does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net parallel_in[14]. The pin parallel_in[14] on cell top does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net parallel_in[13]. The pin parallel_in[13] on cell top does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net parallel_in[12]. The pin parallel_in[12] on cell top does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net parallel_in[11]. The pin parallel_in[11] on cell top does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net parallel_in[10]. The pin parallel_in[10] on cell top does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net parallel_in[9]. The pin parallel_in[9] on cell top does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net parallel_in[8]. The pin parallel_in[8] on cell top does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net parallel_in[7]. The pin parallel_in[7] on cell top does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net parallel_in[6]. The pin parallel_in[6] on cell top does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net parallel_in[5]. The pin parallel_in[5] on cell top does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net parallel_in[4]. The pin parallel_in[4] on cell top does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net parallel_in[3]. The pin parallel_in[3] on cell top does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net parallel_in[2]. The pin parallel_in[2] on cell top does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net parallel_in[1]. The pin parallel_in[1] on cell top does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net parallel_in[0]. The pin parallel_in[0] on cell top does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net clk. The pin clk on cell top does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net rst. The pin rst on cell top does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net enable. The pin enable on cell top does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net load. The pin load on cell top does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net serial_in. The pin serial_in on cell top does not have enough gate area information. (ZRT-311)
Skipping antenna analysis for 39 nets as they don't have enough gate area info.
Start DR iteration 0: non-uniform partition
Routed	1/1 Partitions, Violations =	0

DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	0
	@@@@ Total number of instance ports with antenna violations =	0


[Iter 0] Elapsed real time: 0:00:00 
[Iter 0] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Iter 0] Stage (MB): Used   71  Alloctr   72  Proc   45 
[Iter 0] Total (MB): Used   93  Alloctr   94  Proc 7913 

End DR iteration 0 with 1 parts

Start DR iteration 1: non-uniform partition

DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	0
	@@@@ Total number of instance ports with antenna violations =	0


[Iter 1] Elapsed real time: 0:00:00 
[Iter 1] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Iter 1] Stage (MB): Used   71  Alloctr   72  Proc   45 
[Iter 1] Total (MB): Used   93  Alloctr   94  Proc 7913 

End DR iteration 1 with 0 parts

	@@@@ Total nets not meeting constraints =	0

Finish DR since reached 0 DRC


DR finished with 0 violations


DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	0


Total Wire Length =                    12484 micron
Total Number of Contacts =             6055
Total Number of Wires =                5799
Total Number of PtConns =              798
Total Number of Routed Wires =       5459
Total Routed Wire Length =           11307 micron
Total Number of Routed Contacts =       5946
	Layer                M1 :         32 micron
	Layer                M2 :       2578 micron
	Layer                M3 :        924 micron
	Layer                M4 :       2934 micron
	Layer                M5 :       4286 micron
	Layer                M6 :        553 micron
	Layer                M7 :          0 micron
	Layer                M8 :          0 micron
	Layer                M9 :          0 micron
	Layer                AP :          0 micron
	Via               VIA56 :          4
	Via           VIA56_2x1 :        121
	Via           VIA56_1x2 :         12
	Via               VIA45 :         50
	Via      VIA45(rot)_1x2 :          1
	Via           VIA45_2x1 :        256
	Via           VIA45_1x2 :        782
	Via      VIA45(rot)_2x1 :          1
	Via               VIA34 :         79
	Via          VIA34(rot) :          1
	Via   FATVIA34(rot)_1x2 :          0
	Via        FATVIA34_1x2 :          0
	Via        FATVIA34_2x2 :          0
	Via   FATVIA34_2x2(rot) :          0
	Via   FATVIA34(rot)_1x4 :          0
	Via        FATVIA34_1x4 :          0
	Via           VIA34_2x1 :        583
	Via      VIA34(rot)_1x2 :          9
	Via      VIA34(rot)_2x1 :          3
	Via           VIA34_1x2 :        551
	Via               VIA23 :        142
	Via          VIA23(rot) :          1
	Via           VIA23_1x2 :       1088
	Via      VIA23(rot)_2x1 :         26
	Via      VIA23(rot)_1x2 :         36
	Via           VIA23_2x1 :        291
	Via               VIA12 :        433
	Via          VIA12(rot) :         60
	Via   FATVIA12(rot)_1x2 :          2
	Via           VIA12_1x2 :        866
	Via      VIA12(rot)_2x1 :        204
	Via      VIA12(rot)_1x2 :         92
	Via           VIA12_2x1 :        252

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate = 86.61% (5244 / 6055 vias)
 
    Layer VIA1       = 74.17% (1416   / 1909    vias)
        Weight 1     = 74.17% (1416    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 25.83% (493     vias)
    Layer VIA2       = 90.97% (1441   / 1584    vias)
        Weight 1     = 90.97% (1441    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    =  9.03% (143     vias)
    Layer VIA3       = 92.71% (1196   / 1290    vias)
        Weight 1     = 92.71% (1196    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    =  7.29% (94      vias)
    Layer VIA4       = 93.20% (1056   / 1133    vias)
        Weight 1     = 93.20% (1056    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    =  6.80% (77      vias)
    Layer VIA5       = 97.12% (135    / 139     vias)
        Weight 1     = 97.12% (135     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    =  2.88% (4       vias)
 
  Total double via conversion rate    = 86.61% (5244 / 6055 vias)
 
    Layer VIA1       = 74.17% (1416   / 1909    vias)
    Layer VIA2       = 90.97% (1441   / 1584    vias)
    Layer VIA3       = 92.71% (1196   / 1290    vias)
    Layer VIA4       = 93.20% (1056   / 1133    vias)
    Layer VIA5       = 97.12% (135    / 139     vias)
 
  The optimized via conversion rate based on total routed via count = 86.61% (5244 / 6055 vias)
 
    Layer VIA1       = 74.17% (1416   / 1909    vias)
        Weight 1     = 74.17% (1416    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 25.83% (493     vias)
    Layer VIA2       = 90.97% (1441   / 1584    vias)
        Weight 1     = 90.97% (1441    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    =  9.03% (143     vias)
    Layer VIA3       = 92.71% (1196   / 1290    vias)
        Weight 1     = 92.71% (1196    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    =  7.29% (94      vias)
    Layer VIA4       = 93.20% (1056   / 1133    vias)
        Weight 1     = 93.20% (1056    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    =  6.80% (77      vias)
    Layer VIA5       = 97.12% (135    / 139     vias)
        Weight 1     = 97.12% (135     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    =  2.88% (4       vias)
 



Begin timing optimization in DR ...

Printing options for 'route.common.*'
common.eco_route_fix_existing_drc                       :	 true                
common.via_on_grid_by_layer_name                        :	 {VIA1_C false} {VIA2_C true}
common.wire_on_grid_by_layer_name                       :	 {M1 true} {M2 true} {M3 true}

Printing options for 'route.detail.*'
detail.antenna_fixing_preference                        :	 use_diodes          
detail.diode_libcell_names                              :	 */ANTENNAHPBWP      
detail.eco_route_use_soft_spacing_for_timing_optimization:	 true                
detail.insert_diodes_during_routing                     :	 true                
detail.timing_driven                                    :	 true                

Printing options for 'route.auto_via_ladder.*'

Information: RC layer preference is turned off for this design. (ZRT-613)
[Dr init] Elapsed real time: 0:00:01 
[Dr init] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
[Dr init] Stage (MB): Used   11  Alloctr   11  Proc   45 
[Dr init] Total (MB): Used   32  Alloctr   33  Proc 7913 

Begin timing soft drc check ...

Created 0 soft drcs


DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	0
[SOFT DRC] Elapsed real time: 0:00:00 
[SOFT DRC] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[SOFT DRC] Stage (MB): Used    0  Alloctr    0  Proc    0 
[SOFT DRC] Total (MB): Used   32  Alloctr   33  Proc 7913 
[DR] Elapsed real time: 0:00:01 
[DR] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
[DR] Stage (MB): Used    0  Alloctr    0  Proc   45 
[DR] Total (MB): Used   21  Alloctr   22  Proc 7913 
[DR: Done] Elapsed real time: 0:00:01 
[DR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
[DR: Done] Stage (MB): Used    0  Alloctr    0  Proc   45 
[DR: Done] Total (MB): Used   21  Alloctr   22  Proc 7913 


Finished timing optimization in DR ...


Nets that have been changed:
Net 1 = clk
Net 2 = place_optHFSNET_5
Net 3 = clock_optZCTSNET_6
Net 4 = clock_optZCTSNET_7
Net 5 = clock_optZCTSNET_8
Net 6 = clk_clock_gate_reg_data_reg
Total number of changed nets = 6 (out of 497)

[DR: Done] Elapsed real time: 0:00:01 
[DR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
[DR: Done] Stage (MB): Used    0  Alloctr    0  Proc   45 
[DR: Done] Total (MB): Used   21  Alloctr   22  Proc 7913 
[ECO: DR] Elapsed real time: 0:00:01 
[ECO: DR] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
[ECO: DR] Stage (MB): Used   18  Alloctr   18  Proc   45 
[ECO: DR] Total (MB): Used   21  Alloctr   22  Proc 7913 

ECO Route finished with 0 open nets, of which 0 are frozen

ECO Route finished with 0 violations and 0 instance ports antenna violations

DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	0



Total Wire Length =                    12484 micron
Total Number of Contacts =             6055
Total Number of Wires =                5799
Total Number of PtConns =              798
Total Number of Routed Wires =       5459
Total Routed Wire Length =           11307 micron
Total Number of Routed Contacts =       5946
	Layer                M1 :         32 micron
	Layer                M2 :       2578 micron
	Layer                M3 :        924 micron
	Layer                M4 :       2934 micron
	Layer                M5 :       4286 micron
	Layer                M6 :        553 micron
	Layer                M7 :          0 micron
	Layer                M8 :          0 micron
	Layer                M9 :          0 micron
	Layer                AP :          0 micron
	Via               VIA56 :          4
	Via           VIA56_2x1 :        121
	Via           VIA56_1x2 :         12
	Via               VIA45 :         50
	Via      VIA45(rot)_1x2 :          1
	Via           VIA45_2x1 :        256
	Via           VIA45_1x2 :        782
	Via      VIA45(rot)_2x1 :          1
	Via               VIA34 :         79
	Via          VIA34(rot) :          1
	Via   FATVIA34(rot)_1x2 :          0
	Via        FATVIA34_1x2 :          0
	Via        FATVIA34_2x2 :          0
	Via   FATVIA34_2x2(rot) :          0
	Via   FATVIA34(rot)_1x4 :          0
	Via        FATVIA34_1x4 :          0
	Via           VIA34_2x1 :        583
	Via      VIA34(rot)_1x2 :          9
	Via      VIA34(rot)_2x1 :          3
	Via           VIA34_1x2 :        551
	Via               VIA23 :        142
	Via          VIA23(rot) :          1
	Via           VIA23_1x2 :       1088
	Via      VIA23(rot)_2x1 :         26
	Via      VIA23(rot)_1x2 :         36
	Via           VIA23_2x1 :        291
	Via               VIA12 :        433
	Via          VIA12(rot) :         60
	Via   FATVIA12(rot)_1x2 :          2
	Via           VIA12_1x2 :        866
	Via      VIA12(rot)_2x1 :        204
	Via      VIA12(rot)_1x2 :         92
	Via           VIA12_2x1 :        252

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate = 86.61% (5244 / 6055 vias)
 
    Layer VIA1       = 74.17% (1416   / 1909    vias)
        Weight 1     = 74.17% (1416    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 25.83% (493     vias)
    Layer VIA2       = 90.97% (1441   / 1584    vias)
        Weight 1     = 90.97% (1441    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    =  9.03% (143     vias)
    Layer VIA3       = 92.71% (1196   / 1290    vias)
        Weight 1     = 92.71% (1196    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    =  7.29% (94      vias)
    Layer VIA4       = 93.20% (1056   / 1133    vias)
        Weight 1     = 93.20% (1056    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    =  6.80% (77      vias)
    Layer VIA5       = 97.12% (135    / 139     vias)
        Weight 1     = 97.12% (135     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    =  2.88% (4       vias)
 
  Total double via conversion rate    = 86.61% (5244 / 6055 vias)
 
    Layer VIA1       = 74.17% (1416   / 1909    vias)
    Layer VIA2       = 90.97% (1441   / 1584    vias)
    Layer VIA3       = 92.71% (1196   / 1290    vias)
    Layer VIA4       = 93.20% (1056   / 1133    vias)
    Layer VIA5       = 97.12% (135    / 139     vias)
 
  The optimized via conversion rate based on total routed via count = 86.61% (5244 / 6055 vias)
 
    Layer VIA1       = 74.17% (1416   / 1909    vias)
        Weight 1     = 74.17% (1416    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 25.83% (493     vias)
    Layer VIA2       = 90.97% (1441   / 1584    vias)
        Weight 1     = 90.97% (1441    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    =  9.03% (143     vias)
    Layer VIA3       = 92.71% (1196   / 1290    vias)
        Weight 1     = 92.71% (1196    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    =  7.29% (94      vias)
    Layer VIA4       = 93.20% (1056   / 1133    vias)
        Weight 1     = 93.20% (1056    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    =  6.80% (77      vias)
    Layer VIA5       = 97.12% (135    / 139     vias)
        Weight 1     = 97.12% (135     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    =  2.88% (4       vias)
 

Total number of nets = 497
0 open nets, of which 0 are frozen
Total number of excluded ports = 0 ports of 0 unplaced cells connected to 0 nets
                                 0 ports without pins of 0 cells connected to 0 nets
                                 0 ports of 0 cover cells connected to 0 non-pg nets
Total number of DRCs = 0
Total number of antenna violations = 0
Information: Routes in non-preferred voltage areas = 0 (ZRT-559)

Total Wire Length =                    12484 micron
Total Number of Contacts =             6055
Total Number of Wires =                5799
Total Number of PtConns =              798
Total Number of Routed Wires =       5459
Total Routed Wire Length =           11307 micron
Total Number of Routed Contacts =       5946
	Layer                M1 :         32 micron
	Layer                M2 :       2578 micron
	Layer                M3 :        924 micron
	Layer                M4 :       2934 micron
	Layer                M5 :       4286 micron
	Layer                M6 :        553 micron
	Layer                M7 :          0 micron
	Layer                M8 :          0 micron
	Layer                M9 :          0 micron
	Layer                AP :          0 micron
	Via               VIA56 :          4
	Via           VIA56_2x1 :        121
	Via           VIA56_1x2 :         12
	Via               VIA45 :         50
	Via      VIA45(rot)_1x2 :          1
	Via           VIA45_2x1 :        256
	Via           VIA45_1x2 :        782
	Via      VIA45(rot)_2x1 :          1
	Via               VIA34 :         79
	Via          VIA34(rot) :          1
	Via   FATVIA34(rot)_1x2 :          0
	Via        FATVIA34_1x2 :          0
	Via        FATVIA34_2x2 :          0
	Via   FATVIA34_2x2(rot) :          0
	Via   FATVIA34(rot)_1x4 :          0
	Via        FATVIA34_1x4 :          0
	Via           VIA34_2x1 :        583
	Via      VIA34(rot)_1x2 :          9
	Via      VIA34(rot)_2x1 :          3
	Via           VIA34_1x2 :        551
	Via               VIA23 :        142
	Via          VIA23(rot) :          1
	Via           VIA23_1x2 :       1088
	Via      VIA23(rot)_2x1 :         26
	Via      VIA23(rot)_1x2 :         36
	Via           VIA23_2x1 :        291
	Via               VIA12 :        433
	Via          VIA12(rot) :         60
	Via   FATVIA12(rot)_1x2 :          2
	Via           VIA12_1x2 :        866
	Via      VIA12(rot)_2x1 :        204
	Via      VIA12(rot)_1x2 :         92
	Via           VIA12_2x1 :        252

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate = 86.61% (5244 / 6055 vias)
 
    Layer VIA1       = 74.17% (1416   / 1909    vias)
        Weight 1     = 74.17% (1416    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 25.83% (493     vias)
    Layer VIA2       = 90.97% (1441   / 1584    vias)
        Weight 1     = 90.97% (1441    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    =  9.03% (143     vias)
    Layer VIA3       = 92.71% (1196   / 1290    vias)
        Weight 1     = 92.71% (1196    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    =  7.29% (94      vias)
    Layer VIA4       = 93.20% (1056   / 1133    vias)
        Weight 1     = 93.20% (1056    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    =  6.80% (77      vias)
    Layer VIA5       = 97.12% (135    / 139     vias)
        Weight 1     = 97.12% (135     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    =  2.88% (4       vias)
 
  Total double via conversion rate    = 86.61% (5244 / 6055 vias)
 
    Layer VIA1       = 74.17% (1416   / 1909    vias)
    Layer VIA2       = 90.97% (1441   / 1584    vias)
    Layer VIA3       = 92.71% (1196   / 1290    vias)
    Layer VIA4       = 93.20% (1056   / 1133    vias)
    Layer VIA5       = 97.12% (135    / 139     vias)
 
  The optimized via conversion rate based on total routed via count = 86.61% (5244 / 6055 vias)
 
    Layer VIA1       = 74.17% (1416   / 1909    vias)
        Weight 1     = 74.17% (1416    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 25.83% (493     vias)
    Layer VIA2       = 90.97% (1441   / 1584    vias)
        Weight 1     = 90.97% (1441    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    =  9.03% (143     vias)
    Layer VIA3       = 92.71% (1196   / 1290    vias)
        Weight 1     = 92.71% (1196    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    =  7.29% (94      vias)
    Layer VIA4       = 93.20% (1056   / 1133    vias)
        Weight 1     = 93.20% (1056    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    =  6.80% (77      vias)
    Layer VIA5       = 97.12% (135    / 139     vias)
        Weight 1     = 97.12% (135     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    =  2.88% (4       vias)
 
Topology ECO not run, no qualifying violations or in frozen nets.
Updating the database ...
...updated 6 nets with eco mode
[ECO: End] Elapsed real time: 0:00:01 
[ECO: End] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
[ECO: End] Stage (MB): Used   -2  Alloctr   -2  Proc   45 
[ECO: End] Total (MB): Used    0  Alloctr    1  Proc 7913 
# Check the routing
check_routes
Cell Min-Routing-Layer = M2
Cell Max-Routing-Layer = M6
Error: The 'VIA1_C' value specified for the 'common.via_on_grid_by_layer_name' option is invalid. (ZRT-476)
Error: The 'VIA2_C' value specified for the 'common.via_on_grid_by_layer_name' option is invalid. (ZRT-476)
Found antenna rule mode 1, diode mode 4:
	layer M1: , diode ratio {0 0 1 0 0} 
	layer M2: , diode ratio {0 0 1 0 0} 
	layer M3: , diode ratio {0 0 1 0 0} 
	layer M4: , diode ratio {0 0 1 0 0} 
	layer M5: , diode ratio {0 0 1 0 0} 
	layer M6: , diode ratio {0 0 1 0 0} 
	layer M7: , diode ratio {0 0 1 0 0} 
	layer M8: , diode ratio {0 0 1 0 0} 
	layer M9:  max ratio 5000, diode ratio {0.06 0 8000 50000} 
	layer AP: , diode ratio {0 0 1 0 0} 
	layer CO: , diode ratio {0 0 1 0 0} 
	layer VIA1:  max ratio 20, diode ratio {0 0 1 0 0} 
	layer VIA2:  max ratio 20, diode ratio {0 0 1 0 0} 
	layer VIA3:  max ratio 20, diode ratio {0 0 1 0 0} 
	layer VIA4:  max ratio 20, diode ratio {0 0 1 0 0} 
	layer VIA5:  max ratio 20, diode ratio {0 0 1 0 0} 
	layer VIA6:  max ratio 20, diode ratio {0 0 1 0 0} 
	layer VIA7:  max ratio 20, diode ratio {0 0 1 0 0} 
	layer VIA8:  max ratio 20, diode ratio {0 0 1 0 0} 
	layer RV:  max ratio 200, diode ratio {0.06 0 83 400} 
Found antenna rule mode 2, diode mode 4:
	layer M1:  max ratio 5000 metal scale 1, diode ratio {0.06 0 456 43000} 
	layer M2:  max ratio 5000 metal scale 1, diode ratio {0.06 0 456 43000} 
	layer M3:  max ratio 5000 metal scale 1, diode ratio {0.06 0 456 43000} 
	layer M4:  max ratio 5000 metal scale 1, diode ratio {0.06 0 456 43000} 
	layer M5:  max ratio 5000 metal scale 1, diode ratio {0.06 0 456 43000} 
	layer M6:  max ratio 5000 metal scale 1, diode ratio {0.06 0 456 43000} 
	layer M7:  max ratio 5000 metal scale 1, diode ratio {0.06 0 456 43000} 
	layer M8:  max ratio 5000 metal scale 1, diode ratio {0.06 0 456 43000} 
	layer M9:  max ratio 5000 metal scale 1, diode ratio {0 1 0 0} 
	layer AP:  metal scale 1, diode ratio {0 0 1 0 0} 
	layer CO: , diode ratio {0 0 1 0 0} 
	layer VIA1:  max ratio 900 cut scale 1, diode ratio {0.06 0 210 900} 
	layer VIA2:  max ratio 900 cut scale 1, diode ratio {0.06 0 210 900} 
	layer VIA3:  max ratio 900 cut scale 1, diode ratio {0.06 0 210 900} 
	layer VIA4:  max ratio 900 cut scale 1, diode ratio {0.06 0 210 900} 
	layer VIA5:  max ratio 900 cut scale 1, diode ratio {0.06 0 210 900} 
	layer VIA6:  max ratio 900 cut scale 1, diode ratio {0.06 0 210 900} 
	layer VIA7:  max ratio 900 cut scale 1, diode ratio {0.06 0 210 900} 
	layer VIA8:  max ratio 900 cut scale 1, diode ratio {0.06 0 210 900} 
	layer RV:  cut scale 1, diode ratio {0 0 1 0 0} 
Found antenna rule mode 4, diode mode 4:
	layer M1: , diode ratio {0 0 1 0 0} 
	layer M2: , diode ratio {0 0 1 0 0} 
	layer M3: , diode ratio {0 0 1 0 0} 
	layer M4: , diode ratio {0 0 1 0 0} 
	layer M5: , diode ratio {0 0 1 0 0} 
	layer M6: , diode ratio {0 0 1 0 0} 
	layer M7: , diode ratio {0 0 1 0 0} 
	layer M8: , diode ratio {0 0 1 0 0} 
	layer M9: , diode ratio {0 0 1 0 0} 
	layer AP:  max ratio 2000, diode ratio {0.06 0 8000 30000} 
	layer CO: , diode ratio {0 0 1 0 0} 
	layer VIA1: , diode ratio {0 0 1 0 0} 
	layer VIA2: , diode ratio {0 0 1 0 0} 
	layer VIA3: , diode ratio {0 0 1 0 0} 
	layer VIA4: , diode ratio {0 0 1 0 0} 
	layer VIA5: , diode ratio {0 0 1 0 0} 
	layer VIA6: , diode ratio {0 0 1 0 0} 
	layer VIA7: , diode ratio {0 0 1 0 0} 
	layer VIA8: , diode ratio {0 0 1 0 0} 
	layer RV: , diode ratio {0 0 1 0 0} 
Information: Option route.detail.force_end_on_preferred_grid will be ignored since none of the layers have preferred grid. (ZRT-703)
Skipping 1 internal pins that are not physical. Set route.common.verbose_level to > 0 and run routing command to get skipped pin names.
Info: number of net_type_blockage: 0 
Information: Via ladder engine would be activated for pattern must join connection in certain commands. Please refer to man-page for the command list. (ZRT-619)
Via on layer (VIA1) needs more than one tracks
Warning: Layer M1 pitch 0.200 may be too small: wire/via-down 0.180, wire/via-up 0.225. (ZRT-026)
Via on layer (VIA7) needs more than one tracks
Warning: Layer M7 pitch 0.200 may be too small: wire/via-down 0.200, wire/via-up 0.350. (ZRT-026)
Via on layer (RV) needs more than one tracks
Warning: Layer M9 pitch 0.800 may be too small: wire/via-down 0.800, wire/via-up 3.600. (ZRT-026)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 5.03 outside the layer range. (ZRT-707)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 5.03 outside the layer range on clock nets. (ZRT-718)
Information: When applicable layer based tapering will taper up to 0.00 in distance from the pin. (ZRT-706)


Start checking for open nets ... 

Total number of nets = 497, of which 0 are not extracted
Total number of open nets = 0, of which 0 are frozen

Check 497 nets, 0 have Errors

[CHECK OPEN NETS] Elapsed real time: 0:00:00 
[CHECK OPEN NETS] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[CHECK OPEN NETS] Stage (MB): Used    0  Alloctr    0  Proc    0 
[CHECK OPEN NETS] Total (MB): Used   21  Alloctr   21  Proc 7913 
Printing options for 'route.common.*'
common.eco_route_fix_existing_drc                       :	 true                
common.via_on_grid_by_layer_name                        :	 {VIA1_C false} {VIA2_C true}
common.wire_on_grid_by_layer_name                       :	 {M1 true} {M2 true} {M3 true}

Printing options for 'route.detail.*'
detail.antenna_fixing_preference                        :	 use_diodes          
detail.diode_libcell_names                              :	 */ANTENNAHPBWP      
detail.eco_route_use_soft_spacing_for_timing_optimization:	 true                
detail.insert_diodes_during_routing                     :	 true                
detail.timing_driven                                    :	 true                

Printing options for 'route.auto_via_ladder.*'

*****Start reporting antenna related parameters*****
  Antenna/diode mode:
    Antenna mode 1; diode mode 4
      Metal lay (M1)0; maxRatio 2147483648.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 1.000 0.000 0.000)
      Cut lay (VIA1)1; maxRatio 20.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 1.000 0.000 0.000)
      Metal lay (M2)1; maxRatio 2147483648.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 1.000 0.000 0.000)
      Cut lay (VIA2)2; maxRatio 20.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 1.000 0.000 0.000)
      Metal lay (M3)2; maxRatio 2147483648.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 1.000 0.000 0.000)
      Cut lay (VIA3)3; maxRatio 20.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 1.000 0.000 0.000)
      Metal lay (M4)3; maxRatio 2147483648.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 1.000 0.000 0.000)
      Cut lay (VIA4)4; maxRatio 20.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 1.000 0.000 0.000)
      Metal lay (M5)4; maxRatio 2147483648.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 1.000 0.000 0.000)
      Cut lay (VIA5)5; maxRatio 20.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 1.000 0.000 0.000)
      Metal lay (M6)5; maxRatio 2147483648.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 1.000 0.000 0.000)
      Cut lay (VIA6)6; maxRatio 20.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 1.000 0.000 0.000)
      Metal lay (M7)6; maxRatio 2147483648.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 1.000 0.000 0.000)
      Cut lay (VIA7)7; maxRatio 20.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 1.000 0.000 0.000)
      Metal lay (M8)7; maxRatio 2147483648.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 1.000 0.000 0.000)
      Cut lay (VIA8)8; maxRatio 20.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 1.000 0.000 0.000)
      Metal lay (M9)8; maxRatio 5000.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 8000.000 50000.000 0.000)
      Cut lay (RV)9; maxRatio 200.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 83.000 400.000 0.000)
      Metal lay (AP)9; maxRatio 2147483648.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 1.000 0.000 0.000)
    Antenna mode 2; diode mode 4
      Metal lay (M1)0; maxRatio 5000.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 456.000 43000.000 0.000); protectedMetalScale 1.000
      Cut lay (VIA1)1; maxRatio 900.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 210.000 900.000 0.000); protectedCutScale 1.000
      Metal lay (M2)1; maxRatio 5000.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 456.000 43000.000 0.000); protectedMetalScale 1.000
      Cut lay (VIA2)2; maxRatio 900.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 210.000 900.000 0.000); protectedCutScale 1.000
      Metal lay (M3)2; maxRatio 5000.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 456.000 43000.000 0.000); protectedMetalScale 1.000
      Cut lay (VIA3)3; maxRatio 900.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 210.000 900.000 0.000); protectedCutScale 1.000
      Metal lay (M4)3; maxRatio 5000.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 456.000 43000.000 0.000); protectedMetalScale 1.000
      Cut lay (VIA4)4; maxRatio 900.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 210.000 900.000 0.000); protectedCutScale 1.000
      Metal lay (M5)4; maxRatio 5000.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 456.000 43000.000 0.000); protectedMetalScale 1.000
      Cut lay (VIA5)5; maxRatio 900.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 210.000 900.000 0.000); protectedCutScale 1.000
      Metal lay (M6)5; maxRatio 5000.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 456.000 43000.000 0.000); protectedMetalScale 1.000
      Cut lay (VIA6)6; maxRatio 900.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 210.000 900.000 0.000); protectedCutScale 1.000
      Metal lay (M7)6; maxRatio 5000.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 456.000 43000.000 0.000); protectedMetalScale 1.000
      Cut lay (VIA7)7; maxRatio 900.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 210.000 900.000 0.000); protectedCutScale 1.000
      Metal lay (M8)7; maxRatio 5000.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 456.000 43000.000 0.000); protectedMetalScale 1.000
      Cut lay (VIA8)8; maxRatio 900.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 210.000 900.000 0.000); protectedCutScale 1.000
      Metal lay (M9)8; maxRatio 5000.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 1.000 0.000 0.000 0.000); protectedMetalScale 1.000
      Cut lay (RV)9; maxRatio 2147483648.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 1.000 0.000 0.000); protectedCutScale 1.000
      Metal lay (AP)9; maxRatio 2147483648.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 1.000 0.000 0.000); protectedMetalScale 1.000
    Antenna mode 4; diode mode 4
      Metal lay (M1)0; maxRatio 2147483648.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 1.000 0.000 0.000)
      Cut lay (VIA1)1; maxRatio 2147483648.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 1.000 0.000 0.000)
      Metal lay (M2)1; maxRatio 2147483648.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 1.000 0.000 0.000)
      Cut lay (VIA2)2; maxRatio 2147483648.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 1.000 0.000 0.000)
      Metal lay (M3)2; maxRatio 2147483648.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 1.000 0.000 0.000)
      Cut lay (VIA3)3; maxRatio 2147483648.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 1.000 0.000 0.000)
      Metal lay (M4)3; maxRatio 2147483648.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 1.000 0.000 0.000)
      Cut lay (VIA4)4; maxRatio 2147483648.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 1.000 0.000 0.000)
      Metal lay (M5)4; maxRatio 2147483648.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 1.000 0.000 0.000)
      Cut lay (VIA5)5; maxRatio 2147483648.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 1.000 0.000 0.000)
      Metal lay (M6)5; maxRatio 2147483648.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 1.000 0.000 0.000)
      Cut lay (VIA6)6; maxRatio 2147483648.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 1.000 0.000 0.000)
      Metal lay (M7)6; maxRatio 2147483648.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 1.000 0.000 0.000)
      Cut lay (VIA7)7; maxRatio 2147483648.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 1.000 0.000 0.000)
      Metal lay (M8)7; maxRatio 2147483648.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 1.000 0.000 0.000)
      Cut lay (VIA8)8; maxRatio 2147483648.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 1.000 0.000 0.000)
      Metal lay (M9)8; maxRatio 2147483648.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 1.000 0.000 0.000)
      Cut lay (RV)9; maxRatio 2147483648.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 1.000 0.000 0.000)
      Metal lay (AP)9; maxRatio 2000.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 8000.000 30000.000 0.000)
  Top lay antenna ratio fix threshold == -1
  Antenna max pin count threshold == -1
  Check PG net == false
  MergeGate == true
  Break antenna to port mode == float
  Break antenna to macro pin mode == normal
*****End reporting antenna related parameters*****
Warning: Skipping antenna analysis for net mode[1]. The pin mode[1] on cell top does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net mode[0]. The pin mode[0] on cell top does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net parallel_in[31]. The pin parallel_in[31] on cell top does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net parallel_in[30]. The pin parallel_in[30] on cell top does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net parallel_in[29]. The pin parallel_in[29] on cell top does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net parallel_in[28]. The pin parallel_in[28] on cell top does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net parallel_in[27]. The pin parallel_in[27] on cell top does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net parallel_in[26]. The pin parallel_in[26] on cell top does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net parallel_in[25]. The pin parallel_in[25] on cell top does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net parallel_in[24]. The pin parallel_in[24] on cell top does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net parallel_in[23]. The pin parallel_in[23] on cell top does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net parallel_in[22]. The pin parallel_in[22] on cell top does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net parallel_in[21]. The pin parallel_in[21] on cell top does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net parallel_in[20]. The pin parallel_in[20] on cell top does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net parallel_in[19]. The pin parallel_in[19] on cell top does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net parallel_in[18]. The pin parallel_in[18] on cell top does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net parallel_in[17]. The pin parallel_in[17] on cell top does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net parallel_in[16]. The pin parallel_in[16] on cell top does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net parallel_in[15]. The pin parallel_in[15] on cell top does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net parallel_in[14]. The pin parallel_in[14] on cell top does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net parallel_in[13]. The pin parallel_in[13] on cell top does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net parallel_in[12]. The pin parallel_in[12] on cell top does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net parallel_in[11]. The pin parallel_in[11] on cell top does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net parallel_in[10]. The pin parallel_in[10] on cell top does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net parallel_in[9]. The pin parallel_in[9] on cell top does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net parallel_in[8]. The pin parallel_in[8] on cell top does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net parallel_in[7]. The pin parallel_in[7] on cell top does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net parallel_in[6]. The pin parallel_in[6] on cell top does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net parallel_in[5]. The pin parallel_in[5] on cell top does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net parallel_in[4]. The pin parallel_in[4] on cell top does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net parallel_in[3]. The pin parallel_in[3] on cell top does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net parallel_in[2]. The pin parallel_in[2] on cell top does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net parallel_in[1]. The pin parallel_in[1] on cell top does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net parallel_in[0]. The pin parallel_in[0] on cell top does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net clk. The pin clk on cell top does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net rst. The pin rst on cell top does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net enable. The pin enable on cell top does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net load. The pin load on cell top does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net serial_in. The pin serial_in on cell top does not have enough gate area information. (ZRT-311)
Skipping antenna analysis for 39 nets as they don't have enough gate area info.

Begin full DRC check ...

Information: Using 1 threads for routing. (ZRT-444)
Checked	1/2 Partitions, Violations =	0
Checked	2/2 Partitions, Violations =	0
[DRC CHECK] Elapsed real time: 0:00:00 
[DRC CHECK] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[DRC CHECK] Stage (MB): Used    0  Alloctr    0  Proc    0 
[DRC CHECK] Total (MB): Used   92  Alloctr   93  Proc 7913 
Start net based rule analysis
Found 0 antenna instance ports
End net based rule analysis
[Antenna analysis] Elapsed real time: 0:00:00 
[Antenna analysis] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Antenna analysis] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Antenna analysis] Total (MB): Used   93  Alloctr   94  Proc 7913 

DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	0


Total Wire Length =                    12484 micron
Total Number of Contacts =             6055
Total Number of Wires =                5807
Total Number of PtConns =              798
Total Number of Routed Wires =       5467
Total Routed Wire Length =           11307 micron
Total Number of Routed Contacts =       5946
	Layer                M1 :         32 micron
	Layer                M2 :       2578 micron
	Layer                M3 :        924 micron
	Layer                M4 :       2934 micron
	Layer                M5 :       4286 micron
	Layer                M6 :        553 micron
	Layer                M7 :          0 micron
	Layer                M8 :          0 micron
	Layer                M9 :          0 micron
	Layer                AP :          0 micron
	Via               VIA56 :          4
	Via           VIA56_1x2 :         12
	Via           VIA56_2x1 :        121
	Via               VIA45 :         50
	Via      VIA45(rot)_1x2 :          1
	Via      VIA45(rot)_2x1 :          1
	Via           VIA45_1x2 :        782
	Via           VIA45_2x1 :        256
	Via               VIA34 :         79
	Via          VIA34(rot) :          1
	Via   FATVIA34(rot)_1x2 :          0
	Via        FATVIA34_1x2 :          0
	Via        FATVIA34_2x2 :          0
	Via   FATVIA34_2x2(rot) :          0
	Via   FATVIA34(rot)_1x4 :          0
	Via        FATVIA34_1x4 :          0
	Via      VIA34(rot)_1x2 :          9
	Via      VIA34(rot)_2x1 :          3
	Via           VIA34_1x2 :        551
	Via           VIA34_2x1 :        583
	Via               VIA23 :        142
	Via          VIA23(rot) :          1
	Via      VIA23(rot)_1x2 :         36
	Via      VIA23(rot)_2x1 :         26
	Via           VIA23_1x2 :       1088
	Via           VIA23_2x1 :        291
	Via               VIA12 :        433
	Via          VIA12(rot) :         60
	Via   FATVIA12(rot)_1x2 :          2
	Via      VIA12(rot)_1x2 :         92
	Via      VIA12(rot)_2x1 :        204
	Via           VIA12_1x2 :        866
	Via           VIA12_2x1 :        252

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate = 86.61% (5244 / 6055 vias)
 
    Layer VIA1       = 74.17% (1416   / 1909    vias)
        Weight 1     = 74.17% (1416    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 25.83% (493     vias)
    Layer VIA2       = 90.97% (1441   / 1584    vias)
        Weight 1     = 90.97% (1441    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    =  9.03% (143     vias)
    Layer VIA3       = 92.71% (1196   / 1290    vias)
        Weight 1     = 92.71% (1196    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    =  7.29% (94      vias)
    Layer VIA4       = 93.20% (1056   / 1133    vias)
        Weight 1     = 93.20% (1056    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    =  6.80% (77      vias)
    Layer VIA5       = 97.12% (135    / 139     vias)
        Weight 1     = 97.12% (135     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    =  2.88% (4       vias)
 
  Total double via conversion rate    = 86.61% (5244 / 6055 vias)
 
    Layer VIA1       = 74.17% (1416   / 1909    vias)
    Layer VIA2       = 90.97% (1441   / 1584    vias)
    Layer VIA3       = 92.71% (1196   / 1290    vias)
    Layer VIA4       = 93.20% (1056   / 1133    vias)
    Layer VIA5       = 97.12% (135    / 139     vias)
 
  The optimized via conversion rate based on total routed via count = 86.61% (5244 / 6055 vias)
 
    Layer VIA1       = 74.17% (1416   / 1909    vias)
        Weight 1     = 74.17% (1416    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 25.83% (493     vias)
    Layer VIA2       = 90.97% (1441   / 1584    vias)
        Weight 1     = 90.97% (1441    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    =  9.03% (143     vias)
    Layer VIA3       = 92.71% (1196   / 1290    vias)
        Weight 1     = 92.71% (1196    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    =  7.29% (94      vias)
    Layer VIA4       = 93.20% (1056   / 1133    vias)
        Weight 1     = 93.20% (1056    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    =  6.80% (77      vias)
    Layer VIA5       = 97.12% (135    / 139     vias)
        Weight 1     = 97.12% (135     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    =  2.88% (4       vias)
 


Verify Summary:

Total number of nets = 497, of which 0 are not extracted
Total number of open nets = 0, of which 0 are frozen
Total number of excluded ports = 0 ports of 0 unplaced cells connected to 0 nets
                                 0 ports without pins of 0 cells connected to 0 nets
                                 0 ports of 0 cover cells connected to 0 non-pg nets
Total number of DRCs = 0
Total number of antenna violations = 0
Total number of tie to rail violations = not checked
Total number of tie to rail directly violations = not checked


check_lvs
Information: Using 1 threads for LVS
[Check Short] Stage 1	Elapsed =    0:00:00, CPU =    0:00:00
[Check Short] Stage 1-2	Elapsed =    0:00:00, CPU =    0:00:00
[Check Short] Stage 2	Elapsed =    0:00:00, CPU =    0:00:00
[Check Short] Stage 2-2	Elapsed =    0:00:00, CPU =    0:00:00
[Check Short] Stage 3	Elapsed =    0:00:00, CPU =    0:00:00
[Check Short] End	Elapsed =    0:00:00, CPU =    0:00:00
[Check Net] Init	Elapsed =    0:00:00, CPU =    0:00:00
[Check Net] 10% 	Elapsed =    0:00:00, CPU =    0:00:00
[Check Net] 20% 	Elapsed =    0:00:00, CPU =    0:00:00
[Check Net] 30% 	Elapsed =    0:00:00, CPU =    0:00:00
[Check Net] 40% 	Elapsed =    0:00:00, CPU =    0:00:00
[Check Net] 50% 	Elapsed =    0:00:00, CPU =    0:00:00
[Check Net] 60% 	Elapsed =    0:00:00, CPU =    0:00:00
[Check Net] 70% 	Elapsed =    0:00:00, CPU =    0:00:00
[Check Net] 80% 	Elapsed =    0:00:00, CPU =    0:00:00
[Check Net] 90% 	Elapsed =    0:00:00, CPU =    0:00:00
[Check Net] All nets are submitted.
[Check Net] 100%	Elapsed =    0:00:00, CPU =    0:00:00

===============================================================
    Maximum number of violations is set to 20
    Abort checking when more than 20 violations are found
    All violations might not be found.
===============================================================
Total number of input nets is 497.
Total number of short violations is 0.
Total number of open nets is 0.
Total number of floating route violations is 0.

Elapsed =    0:00:00, CPU =    0:00:00
1
# Connect PG nets
connect_pg_net -net VDD [get_pins -hierarchical  */VDD]
1
connect_pg_net -net VSS [get_pins -hierarchical  */VSS]
1
#### ----- Analyze the design and generate reports ----- ####
check_legality 
Information: The command 'check_legality' cleared the undo history. (UNDO-016)

************************

running check_legality

Warning: Routing direction of metal layer PO is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
PDC app_options settings =========
	place.legalize.enable_prerouted_net_check: 1
	place.legalize.num_tracks_for_access_check: 1
	place.legalize.use_eol_spacing_for_access_check: 0
	place.legalize.allow_touch_track_for_access_check: 1
	place.legalize.reduce_conservatism_in_eol_check: 0
	place.legalize.preroute_shape_merge_distance: 0.0
	place.legalize.enable_non_preferred_direction_span_check: 0

Layer M1: cached 0 shapes out of 172 total shapes.
Layer M2: cached 0 shapes out of 2924 total shapes.
Cached 624 vias out of 6787 total vias.

check_legality for block design top ... 
Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.0541 seconds to build cellmap data
Information: Creating classic rule checker.
Warning: Routing direction of metal layer PO is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
=====> Processed 55 ref cells (12 fillers) from library
Design has no advanced rules
Checking legality
Checking cell legality:
0%....10%....20%....30%....40%....50%....60%....70%....80%....90%....100%
Sorting rows.
Checking spacing rule legality.
0%....10%....20%....30%....40%....50%....60%....70%....80%....90%....100%
Checking packing rule legality.


****************************************
  Report : Legality
****************************************

VIOLATIONS BY CATEGORY:
   MOVABLE  APP-FIXED USER-FIXED  DESCRIPTION
         0          0          0  Two objects overlap.
         0          0          0  A cell violates a pnet.
         0          0          0  A cell is illegal at a site.
         0          0          0  A cell is not aligned with a site.
         0          0          0  A cell has an illegal orientation.
         0          0          0  A cell spacing rule is violated.
         0          0          0  A layer rule is violated.
         0          0          0  A cell is in the wrong region.
         0          0          0  Two cells violate cts margins.
         0          0          0  Two cells violate coloring.

         0          0          0  TOTAL

TOTAL 0 Violations.

VIOLATIONS BY SUBCATEGORY:
     MOVABLE  APP-FIXED USER-FIXED  DESCRIPTION

         0          0          0    Two objects overlap.
           0          0          0    Two cells overlap.
           0          0          0    Two cells have overlapping keepout margins.
           0          0          0    A cell overlaps a blockage.
           0          0          0    A cell keepout margin overlaps a blockage.

         0          0          0    A cell violates a pnet.

         0          0          0    A cell is illegal at a site.
           0          0          0    A cell violates pin-track alignment rules.
           0          0          0    A cell is illegal at a site.
           0          0          0    A cell violates legal index rule.
           0          0          0    A cell has the wrong variant for its location.

         0          0          0    A cell is not aligned with a site.
           0          0          0    A cell is not aligned with the base site.
           0          0          0    A cell is not aligned with an overlaid site.

         0          0          0    A cell has an illegal orientation.

         0          0          0    A cell spacing rule is violated.
           0          0          0    A spacing rule is violated in a row.
           0          0          0    A spacing rule is violated between adjacent rows.
           0          0          0    A cell violates vertical abutment rule.
           0          0          0    A cell violates metal spacing rule.

         0          0          0    A layer rule is violated.
           0          0          0    A layer VTH rule is violated.
           0          0          0    A layer OD rule is violated.
           0          0          0    A layer OD max-width rule is violated.
           0          0          0    A layer ALL_OD corner rule is violated.
           0          0          0    A layer max-vertical-length rule is violated.
           0          0          0    A layer TPO rule is violated.
           0          0          0    Filler cell insertion cannot satisfy layer rules.

         0          0          0    A cell is in the wrong region.
           0          0          0    A cell is outside its hard bound.
           0          0          0    A cell is in the wrong voltage area.
           0          0          0    A cell violates an exclusive movebound.

         0          0          0    Two cells violate cts margins.

         0          0          0    Two cells violate coloring.


check_legality for block design top succeeded!


check_legality succeeded.

**************************

1
report_congestion 
****************************************
Report : congestion
Design : top
Version: U-2022.12-SP6
Date   : Sun May 25 01:25:27 2025
****************************************

Layer     |    overflow     |              # GRCs has
Name      |  total  |  max  | overflow (%)      | max overflow
---------------------------------------------------------------
Both Dirs |     297 |     8 |     144  ( 4.51%) |       1
H routing |       0 |     0 |       0  ( 0.00%) |       0
V routing |     297 |     8 |     144  ( 9.01%) |       1

1
report_utilization
****************************************
Report : report_utilization
Design : top
Version: U-2022.12-SP6
Date   : Sun May 25 01:25:27 2025
****************************************
Utilization Ratio:			0.5160
Utilization options:
 - Area calculation based on:		site_row of block top/route_opt
 - Categories of objects excluded:	hard_macros macro_keepouts soft_macros io_cells hard_blockages 
Total Area:				3504.0000
Total Capacity Area:			3504.0000
Total Area of cells:			1808.0000
Area of excluded objects:
 - hard_macros         :		0.0000
 - macro_keepouts      :		0.0000
 - soft_macros         :		0.0000
 - io_cells            :		0.0000
 - hard_blockages      :		0.0000
Total Area of excluded objects:		0.0000
Ratio of excluded objects:		0.0000

Utilization of site-rows with:
 - Site 'unit':				0.5160

0.5160
collect_reports route_opt 
Collecting reports for route_opt stage...
Reports are generated for route_opt stage.
#### ---- Save and exit ----- ####
get_blocks -all
{top_lib:top.design top_lib:top/rtl_read.design top_lib:top/inital_syn.design top_lib:top/auto_floorplan.design top_lib:top/manual_floorplan.design top_lib:top/final_floorplan.design top_lib:top/place_opt.design top_lib:top/clock_opt.design top_lib:top/route_opt.design}
list_blocks
Lib top_lib /mnt/vol_NFS_rh003/estudiantes/DANIELA_VARGAS/Version_final/0516/versiones_finales/semana14/Registro_Hamming/Hamming_32/FLOW/fc_flow/flow/work/top_lib tech current
  -   0 top.design May-25-01:17
  -   0 top/auto_floorplan.design May-25-01:19
  -   0 top/clock_opt.design May-25-01:24
  -   0 top/final_floorplan.design May-25-01:19
  -   0 top/inital_syn.design May-25-01:17
  -   0 top/manual_floorplan.design May-25-01:19
  -   0 top/place_opt.design May-25-01:22
  *>  0 top/route_opt.design May-25-01:25 current
  -   0 top/rtl_read.design May-25-01:17
9
save_block
Information: Saving block 'top_lib:top/route_opt.design'
1
save_lib
Saving library 'top_lib'
1
if {[info exists ::env(NO_GUI)]} {
    exit
} else {
	gui_start
}
Maximum memory usage for this session: 935.91 MB
Maximum memory usage for this session including child processes: 935.91 MB
CPU usage for this session:     52 seconds (  0.01 hours)
Elapsed time for this session:     56 seconds (  0.02 hours)
Thank you for using Fusion Compiler.
