*design* DebussyLib (btIdent Verdi_O-2018.09-SP2)
Command arguments:
    +define+verilog
    -sv
    -f /home/soke/ICdesign/base/sim/../tb/spi/filelist.f
        /home/soke/ICdesign/base/sim/../tb/spi/spi_apb_if_tb.sv
    -f /home/soke/ICdesign/base/sim/../rtl/spi/filelist.f
        /home/soke/ICdesign/base/sim/../rtl/spi/spi_apb_if.sv

Highest level modules:
spi_apb_if_tb

Total	0 error(s),   0 warning(s)
