--------------------------------------------------------------------------------
Release 12.3 Trace  (nt64)
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.

D:\Xilinx\12.3\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 4
-n 3 -fastpaths -xml CPU.twx CPU.ncd -o CPU.twr CPU.pcf -ucf CPU.ucf

Design file:              CPU.ncd
Physical constraint file: CPU.pcf
Device,package,speed:     xc3s1200e,fg320,-4 (PRODUCTION 1.27 2010-09-15)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock clk_50 to Pad
------------+------------+------------------+--------+
            | clk (edge) |                  | Clock  |
Destination |   to PAD   |Internal Clock(s) | Phase  |
------------+------------+------------------+--------+
DYP0<1>     |   12.196(R)|clk_50_BUFGP      |   0.000|
DYP0<2>     |   14.096(R)|clk_50_BUFGP      |   0.000|
DYP0<3>     |   13.798(R)|clk_50_BUFGP      |   0.000|
DYP0<4>     |   13.384(R)|clk_50_BUFGP      |   0.000|
DYP0<5>     |   13.660(R)|clk_50_BUFGP      |   0.000|
DYP0<6>     |   13.660(R)|clk_50_BUFGP      |   0.000|
L<0>        |   15.801(R)|clk_50_BUFGP      |   0.000|
L<1>        |   16.080(R)|clk_50_BUFGP      |   0.000|
L<2>        |   15.334(R)|clk_50_BUFGP      |   0.000|
L<3>        |   14.986(R)|clk_50_BUFGP      |   0.000|
L<4>        |   15.496(R)|clk_50_BUFGP      |   0.000|
L<5>        |   14.979(R)|clk_50_BUFGP      |   0.000|
L<6>        |   14.456(R)|clk_50_BUFGP      |   0.000|
L<7>        |   14.995(R)|clk_50_BUFGP      |   0.000|
L<8>        |   15.255(R)|clk_50_BUFGP      |   0.000|
L<9>        |   16.525(R)|clk_50_BUFGP      |   0.000|
L<10>       |   14.735(R)|clk_50_BUFGP      |   0.000|
L<11>       |   14.903(R)|clk_50_BUFGP      |   0.000|
L<12>       |   15.116(R)|clk_50_BUFGP      |   0.000|
L<13>       |   16.733(R)|clk_50_BUFGP      |   0.000|
L<14>       |   15.572(R)|clk_50_BUFGP      |   0.000|
L<15>       |   14.492(R)|clk_50_BUFGP      |   0.000|
Ram2OE      |    9.083(R)|clk_50_BUFGP      |   0.000|
------------+------------+------------------+--------+

Clock to Setup on destination clock clk_50
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk_50         |    3.682|         |         |         |
---------------+---------+---------+---------+---------+

Pad to Pad
---------------+---------------+---------+
Source Pad     |Destination Pad|  Delay  |
---------------+---------------+---------+
SW<0>          |L<0>           |   14.615|
SW<0>          |L<1>           |   14.983|
SW<0>          |L<2>           |   15.169|
SW<0>          |L<3>           |   14.416|
SW<0>          |L<4>           |   16.655|
SW<0>          |L<5>           |   15.546|
SW<0>          |L<6>           |   15.623|
SW<0>          |L<7>           |   16.865|
SW<0>          |L<8>           |   16.820|
SW<0>          |L<9>           |   16.392|
SW<0>          |L<10>          |   15.477|
SW<0>          |L<11>          |   15.984|
SW<0>          |L<12>          |   16.121|
SW<0>          |L<13>          |   18.098|
SW<0>          |L<14>          |   14.015|
SW<0>          |L<15>          |   15.006|
SW<1>          |L<0>           |   15.013|
SW<1>          |L<1>           |   15.008|
SW<1>          |L<2>           |   14.317|
SW<1>          |L<3>           |   14.688|
SW<1>          |L<4>           |   17.089|
SW<1>          |L<5>           |   15.577|
SW<1>          |L<6>           |   16.067|
SW<1>          |L<7>           |   16.343|
SW<1>          |L<8>           |   15.781|
SW<1>          |L<9>           |   16.545|
SW<1>          |L<10>          |   14.495|
SW<1>          |L<11>          |   14.232|
SW<1>          |L<12>          |   16.528|
SW<1>          |L<13>          |   17.653|
SW<1>          |L<14>          |   14.428|
SW<1>          |L<15>          |   14.647|
SW<2>          |L<0>           |   14.017|
SW<2>          |L<1>           |   14.000|
SW<2>          |L<2>           |   12.839|
SW<2>          |L<3>           |   12.410|
SW<2>          |L<4>           |   13.680|
SW<2>          |L<5>           |   12.870|
SW<2>          |L<6>           |   12.934|
SW<2>          |L<7>           |   13.912|
SW<2>          |L<8>           |   14.248|
SW<2>          |L<9>           |   14.448|
SW<2>          |L<10>          |   13.464|
SW<2>          |L<11>          |   14.053|
SW<2>          |L<12>          |   13.976|
SW<2>          |L<13>          |   15.557|
SW<2>          |L<14>          |   14.252|
SW<2>          |L<15>          |   12.793|
SW<12>         |L<0>           |   14.979|
SW<12>         |L<1>           |   14.691|
SW<12>         |L<2>           |   12.911|
SW<12>         |L<3>           |   12.179|
SW<12>         |L<4>           |   14.822|
SW<12>         |L<5>           |   12.514|
SW<12>         |L<6>           |   11.737|
SW<12>         |L<7>           |   11.718|
SW<12>         |L<8>           |   13.334|
SW<12>         |L<9>           |   15.497|
SW<12>         |L<10>          |   12.115|
SW<12>         |L<11>          |   13.163|
SW<12>         |L<12>          |   14.367|
SW<12>         |L<13>          |   14.610|
SW<12>         |L<14>          |   13.330|
SW<12>         |L<15>          |   12.545|
SW<13>         |L<0>           |   14.111|
SW<13>         |L<1>           |   13.070|
SW<13>         |L<2>           |   12.433|
SW<13>         |L<3>           |   11.860|
SW<13>         |L<4>           |   12.779|
SW<13>         |L<5>           |   11.856|
SW<13>         |L<6>           |   11.846|
SW<13>         |L<7>           |   11.877|
SW<13>         |L<8>           |   11.955|
SW<13>         |L<9>           |   14.600|
SW<13>         |L<10>          |   12.731|
SW<13>         |L<11>          |   12.486|
SW<13>         |L<12>          |   12.295|
SW<13>         |L<13>          |   13.233|
SW<13>         |L<14>          |   12.940|
SW<13>         |L<15>          |   13.236|
SW<14>         |L<0>           |   14.340|
SW<14>         |L<1>           |   13.463|
SW<14>         |L<2>           |   11.848|
SW<14>         |L<3>           |   11.187|
SW<14>         |L<4>           |   11.885|
SW<14>         |L<5>           |   11.759|
SW<14>         |L<6>           |   11.494|
SW<14>         |L<7>           |   11.604|
SW<14>         |L<8>           |   11.644|
SW<14>         |L<9>           |   13.820|
SW<14>         |L<10>          |   12.153|
SW<14>         |L<11>          |   12.199|
SW<14>         |L<12>          |   12.259|
SW<14>         |L<13>          |   14.704|
SW<14>         |L<14>          |   13.576|
SW<14>         |L<15>          |   11.587|
SW<15>         |L<0>           |   10.168|
SW<15>         |L<1>           |    9.512|
SW<15>         |L<2>           |   10.318|
SW<15>         |L<3>           |    9.983|
SW<15>         |L<4>           |    9.356|
SW<15>         |L<5>           |   10.536|
SW<15>         |L<6>           |   10.519|
SW<15>         |L<7>           |   10.568|
SW<15>         |L<8>           |   10.393|
SW<15>         |L<9>           |   10.604|
SW<15>         |L<10>          |   10.930|
SW<15>         |L<11>          |   11.147|
SW<15>         |L<12>          |   10.507|
SW<15>         |L<13>          |   10.187|
SW<15>         |L<14>          |   12.168|
SW<15>         |L<15>          |   10.610|
---------------+---------------+---------+


Analysis completed Mon Dec 08 07:34:10 2014 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 196 MB



