#-----------------------------------------------------------
# Vivado v2020.1 (64-bit)
# SW Build 2902540 on Wed May 27 19:54:49 MDT 2020
# IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
# Start of session at: Tue Nov  8 23:37:42 2022
# Process ID: 42880
# Current directory: E:/Class/FPGA_class/Example/SHNU_InClassExample_5/SHNU_InClassExample_5.runs/synth_1
# Command line: vivado.exe -log MooreEdgeDetect.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source MooreEdgeDetect.tcl
# Log file: E:/Class/FPGA_class/Example/SHNU_InClassExample_5/SHNU_InClassExample_5.runs/synth_1/MooreEdgeDetect.vds
# Journal file: E:/Class/FPGA_class/Example/SHNU_InClassExample_5/SHNU_InClassExample_5.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source MooreEdgeDetect.tcl -notrace
Command: synth_design -top MooreEdgeDetect -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 6004
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1014.039 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'MooreEdgeDetect' [E:/Class/FPGA_class/Example/SHNU_InClassExample_5/SHNU_InClassExample_5.srcs/sources_1/new/example.v:23]
	Parameter RESET bound to: 0 - type: integer 
	Parameter LOW bound to: 1 - type: integer 
	Parameter HIGH bound to: 2 - type: integer 
	Parameter RISING bound to: 3 - type: integer 
	Parameter FALLING bound to: 4 - type: integer 
WARNING: [Synth 8-6090] variable 'nextstate' is written by both blocking and non-blocking assignments, entire logic could be removed [E:/Class/FPGA_class/Example/SHNU_InClassExample_5/SHNU_InClassExample_5.srcs/sources_1/new/example.v:51]
WARNING: [Synth 8-6090] variable 'nextstate' is written by both blocking and non-blocking assignments, entire logic could be removed [E:/Class/FPGA_class/Example/SHNU_InClassExample_5/SHNU_InClassExample_5.srcs/sources_1/new/example.v:55]
WARNING: [Synth 8-6090] variable 'nextstate' is written by both blocking and non-blocking assignments, entire logic could be removed [E:/Class/FPGA_class/Example/SHNU_InClassExample_5/SHNU_InClassExample_5.srcs/sources_1/new/example.v:61]
WARNING: [Synth 8-6090] variable 'nextstate' is written by both blocking and non-blocking assignments, entire logic could be removed [E:/Class/FPGA_class/Example/SHNU_InClassExample_5/SHNU_InClassExample_5.srcs/sources_1/new/example.v:67]
WARNING: [Synth 8-6090] variable 'nextstate' is written by both blocking and non-blocking assignments, entire logic could be removed [E:/Class/FPGA_class/Example/SHNU_InClassExample_5/SHNU_InClassExample_5.srcs/sources_1/new/example.v:74]
WARNING: [Synth 8-6090] variable 'nextstate' is written by both blocking and non-blocking assignments, entire logic could be removed [E:/Class/FPGA_class/Example/SHNU_InClassExample_5/SHNU_InClassExample_5.srcs/sources_1/new/example.v:78]
WARNING: [Synth 8-6090] variable 'nextstate' is written by both blocking and non-blocking assignments, entire logic could be removed [E:/Class/FPGA_class/Example/SHNU_InClassExample_5/SHNU_InClassExample_5.srcs/sources_1/new/example.v:85]
WARNING: [Synth 8-6090] variable 'nextstate' is written by both blocking and non-blocking assignments, entire logic could be removed [E:/Class/FPGA_class/Example/SHNU_InClassExample_5/SHNU_InClassExample_5.srcs/sources_1/new/example.v:89]
INFO: [Synth 8-6155] done synthesizing module 'MooreEdgeDetect' (1#1) [E:/Class/FPGA_class/Example/SHNU_InClassExample_5/SHNU_InClassExample_5.srcs/sources_1/new/example.v:23]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1014.039 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1014.039 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1014.039 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'MooreEdgeDetect'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                   RESET |                              000 |                              000
                    HIGH |                              001 |                              010
                 FALLING |                              010 |                              100
                     LOW |                              011 |                              001
                  RISING |                              100 |                              011
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'MooreEdgeDetect'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1014.039 ; gain = 0.000
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Muxes : 
	   5 Input    3 Bit        Muxes := 1     
	   2 Input    3 Bit        Muxes := 5     
	   5 Input    1 Bit        Muxes := 3     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:06 ; elapsed = 00:00:09 . Memory (MB): peak = 1014.039 ; gain = 0.000
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:06 ; elapsed = 00:00:09 . Memory (MB): peak = 1014.039 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:06 ; elapsed = 00:00:09 . Memory (MB): peak = 1014.039 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 1014.039 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 1014.039 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 1014.039 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 1014.039 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 1014.039 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 1014.039 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |BUFG |     1|
|2     |LUT3 |     2|
|3     |LUT5 |     3|
|4     |FDRE |     3|
|5     |IBUF |     3|
|6     |OBUF |     2|
+------+-----+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |    14|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 1014.039 ; gain = 0.000
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 8 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 1014.039 ; gain = 0.000
Synthesis Optimization Complete : Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 1014.039 ; gain = 0.000
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1014.039 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1014.039 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
14 Infos, 8 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:11 ; elapsed = 00:00:15 . Memory (MB): peak = 1014.039 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'E:/Class/FPGA_class/Example/SHNU_InClassExample_5/SHNU_InClassExample_5.runs/synth_1/MooreEdgeDetect.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file MooreEdgeDetect_utilization_synth.rpt -pb MooreEdgeDetect_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Tue Nov  8 23:38:00 2022...
