// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2018.2
// Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module Matrix_Vector_Activa_5 (
        ap_clk,
        ap_rst,
        ap_start,
        start_full_n,
        ap_done,
        ap_continue,
        ap_idle,
        ap_ready,
        start_out,
        start_write,
        in_V_V_dout,
        in_V_V_empty_n,
        in_V_V_read,
        out_V_V_din,
        out_V_V_full_n,
        out_V_V_write,
        reps_dout,
        reps_empty_n,
        reps_read,
        reps_out_din,
        reps_out_full_n,
        reps_out_write,
        weights6_m_weights_V_address0,
        weights6_m_weights_V_ce0,
        weights6_m_weights_V_q0,
        threshs6_m_threshold_address0,
        threshs6_m_threshold_ce0,
        threshs6_m_threshold_q0
);

parameter    ap_ST_fsm_state1 = 3'd1;
parameter    ap_ST_fsm_pp0_stage0 = 3'd2;
parameter    ap_ST_fsm_state7 = 3'd4;

input   ap_clk;
input   ap_rst;
input   ap_start;
input   start_full_n;
output   ap_done;
input   ap_continue;
output   ap_idle;
output   ap_ready;
output   start_out;
output   start_write;
input  [3:0] in_V_V_dout;
input   in_V_V_empty_n;
output   in_V_V_read;
output  [0:0] out_V_V_din;
input   out_V_V_full_n;
output   out_V_V_write;
input  [31:0] reps_dout;
input   reps_empty_n;
output   reps_read;
output  [31:0] reps_out_din;
input   reps_out_full_n;
output   reps_out_write;
output  [14:0] weights6_m_weights_V_address0;
output   weights6_m_weights_V_ce0;
input  [3:0] weights6_m_weights_V_q0;
output  [8:0] threshs6_m_threshold_address0;
output   threshs6_m_threshold_ce0;
input  [15:0] threshs6_m_threshold_q0;

reg ap_done;
reg ap_idle;
reg start_write;
reg in_V_V_read;
reg out_V_V_write;
reg reps_read;
reg reps_out_write;
reg weights6_m_weights_V_ce0;
reg threshs6_m_threshold_ce0;

reg    real_start;
reg    start_once_reg;
reg    ap_done_reg;
(* fsm_encoding = "none" *) reg   [2:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg    internal_ap_ready;
reg    in_V_V_blk_n;
wire    ap_CS_fsm_pp0_stage0;
reg    ap_enable_reg_pp0_iter1;
wire    ap_block_pp0_stage0;
reg   [0:0] exitcond_i_reg_2037;
reg   [0:0] tmp_i_reg_2046;
reg    out_V_V_blk_n;
reg    ap_enable_reg_pp0_iter4;
reg   [0:0] tmp_36_i_reg_2064;
reg   [0:0] tmp_36_i_reg_2064_pp0_iter3_reg;
reg    reps_blk_n;
reg    reps_out_blk_n;
reg   [31:0] i_i_reg_519;
wire   [31:0] tmp_1254_fu_670_p2;
reg   [31:0] tmp_1254_reg_2032;
reg    ap_block_state1;
wire   [0:0] exitcond_i_fu_686_p2;
wire    ap_block_state2_pp0_stage0_iter0;
reg    ap_predicate_op183_read_state3;
reg    ap_block_state3_pp0_stage0_iter1;
wire    ap_block_state4_pp0_stage0_iter2;
wire    ap_block_state5_pp0_stage0_iter3;
reg    ap_block_state6_pp0_stage0_iter4;
reg    ap_block_pp0_stage0_11001;
wire   [31:0] i_fu_691_p2;
reg    ap_enable_reg_pp0_iter0;
wire   [0:0] tmp_i_fu_700_p2;
wire   [5:0] tmp_1256_fu_709_p1;
reg   [5:0] tmp_1256_reg_2050;
wire   [5:0] tmp_1255_fu_713_p1;
reg   [5:0] tmp_1255_reg_2055;
wire   [0:0] tmp_34_i_fu_720_p2;
reg   [0:0] tmp_34_i_reg_2059;
reg   [0:0] tmp_34_i_reg_2059_pp0_iter1_reg;
reg   [0:0] tmp_34_i_reg_2059_pp0_iter2_reg;
wire   [0:0] tmp_36_i_fu_732_p2;
reg   [0:0] tmp_36_i_reg_2064_pp0_iter1_reg;
reg   [0:0] tmp_36_i_reg_2064_pp0_iter2_reg;
wire   [0:0] tmp_38_i_fu_757_p2;
reg   [0:0] tmp_38_i_reg_2073;
wire   [3:0] inElem_V_4_fu_968_p66;
reg   [15:0] threshs6_m_threshold_2_reg_2156;
reg   [15:0] threshs6_m_threshold_2_reg_2156_pp0_iter2_reg;
wire   [0:0] tmp_126_1_i_fu_1498_p2;
reg   [0:0] tmp_126_1_i_reg_2161;
wire   [1:0] tmp71_fu_1574_p2;
reg   [1:0] tmp71_reg_2166;
wire   [0:0] outElem_V_fu_1613_p2;
reg   [0:0] outElem_V_reg_2171;
reg    ap_block_pp0_stage0_subdone;
reg    ap_condition_pp0_exit_iter0_state2;
reg    ap_enable_reg_pp0_iter2;
reg    ap_enable_reg_pp0_iter3;
wire   [3:0] ap_phi_reg_pp0_iter0_act_m_val_V_reg_530;
reg   [3:0] ap_phi_reg_pp0_iter1_act_m_val_V_reg_530;
reg   [3:0] ap_phi_reg_pp0_iter2_act_m_val_V_reg_530;
wire   [63:0] tmp_37_i_fu_746_p1;
wire   [63:0] tmp_35_i_fu_1424_p1;
reg    ap_block_pp0_stage0_01001;
reg   [15:0] accu_V_0_i_fu_194;
wire   [15:0] accu_0_V_fu_1602_p2;
reg   [31:0] tile_assign_fu_198;
wire   [31:0] tile_fu_1429_p2;
wire   [31:0] tile_2_fu_1440_p3;
reg   [31:0] sf_4_fu_202;
wire   [31:0] sf_fu_726_p2;
reg   [3:0] tmp_V_fu_206;
reg   [3:0] tmp_V_175_fu_210;
reg   [3:0] tmp_V_176_fu_214;
reg   [3:0] tmp_V_177_fu_218;
reg   [3:0] tmp_V_178_fu_222;
reg   [3:0] tmp_V_179_fu_226;
reg   [3:0] tmp_V_180_fu_230;
reg   [3:0] tmp_V_181_fu_234;
reg   [3:0] tmp_V_182_fu_238;
reg   [3:0] tmp_V_183_fu_242;
reg   [3:0] tmp_V_184_fu_246;
reg   [3:0] tmp_V_185_fu_250;
reg   [3:0] tmp_V_186_fu_254;
reg   [3:0] tmp_V_187_fu_258;
reg   [3:0] tmp_V_188_fu_262;
reg   [3:0] tmp_V_189_fu_266;
reg   [3:0] tmp_V_190_fu_270;
reg   [3:0] tmp_V_191_fu_274;
reg   [3:0] tmp_V_192_fu_278;
reg   [3:0] tmp_V_193_fu_282;
reg   [3:0] tmp_V_194_fu_286;
reg   [3:0] tmp_V_195_fu_290;
reg   [3:0] tmp_V_196_fu_294;
reg   [3:0] tmp_V_197_fu_298;
reg   [3:0] tmp_V_198_fu_302;
reg   [3:0] tmp_V_199_fu_306;
reg   [3:0] tmp_V_200_fu_310;
reg   [3:0] tmp_V_201_fu_314;
reg   [3:0] tmp_V_202_fu_318;
reg   [3:0] tmp_V_203_fu_322;
reg   [3:0] tmp_V_204_fu_326;
reg   [3:0] tmp_V_205_fu_330;
reg   [3:0] tmp_V_206_fu_334;
reg   [3:0] tmp_V_207_fu_338;
reg   [3:0] tmp_V_208_fu_342;
reg   [3:0] tmp_V_209_fu_346;
reg   [3:0] tmp_V_210_fu_350;
reg   [3:0] tmp_V_211_fu_354;
reg   [3:0] tmp_V_212_fu_358;
reg   [3:0] tmp_V_213_fu_362;
reg   [3:0] tmp_V_214_fu_366;
reg   [3:0] tmp_V_215_fu_370;
reg   [3:0] tmp_V_216_fu_374;
reg   [3:0] tmp_V_217_fu_378;
reg   [3:0] tmp_V_218_fu_382;
reg   [3:0] tmp_V_219_fu_386;
reg   [3:0] tmp_V_220_fu_390;
reg   [3:0] tmp_V_221_fu_394;
reg   [3:0] tmp_V_222_fu_398;
reg   [3:0] tmp_V_223_fu_402;
reg   [3:0] tmp_V_224_fu_406;
reg   [3:0] tmp_V_225_fu_410;
reg   [3:0] tmp_V_226_fu_414;
reg   [3:0] tmp_V_227_fu_418;
reg   [3:0] tmp_V_228_fu_422;
reg   [3:0] tmp_V_229_fu_426;
reg   [3:0] tmp_V_230_fu_430;
reg   [3:0] tmp_V_231_fu_434;
reg   [3:0] tmp_V_232_fu_438;
reg   [3:0] tmp_V_233_fu_442;
reg   [3:0] tmp_V_234_fu_446;
reg   [3:0] tmp_V_235_fu_450;
reg   [3:0] tmp_V_236_fu_454;
reg   [3:0] tmp_V_237_fu_458;
reg   [31:0] nf_assign_fu_462;
wire   [31:0] nf_2_fu_763_p3;
wire   [31:0] nf_fu_751_p2;
wire   [0:0] tmp_1258_fu_1456_p1;
wire   [0:0] tmp_1257_fu_1452_p1;
wire   [0:0] tmp_fu_1460_p2;
wire   [0:0] tmp_126_i_fu_1466_p2;
wire   [0:0] tmp_1260_fu_1484_p3;
wire   [0:0] tmp_1259_fu_1476_p3;
wire   [0:0] tmp65_fu_1492_p2;
wire   [0:0] tmp_1262_fu_1512_p3;
wire   [0:0] tmp_1261_fu_1504_p3;
wire   [0:0] tmp66_fu_1520_p2;
wire   [0:0] tmp_126_2_i_fu_1526_p2;
wire   [0:0] tmp_1264_fu_1544_p3;
wire   [0:0] tmp_1263_fu_1536_p3;
wire   [0:0] tmp69_fu_1552_p2;
wire   [0:0] tmp_126_3_i_fu_1558_p2;
wire   [1:0] tmp_127_3_i_cast_fu_1564_p1;
wire   [1:0] tmp_127_i_cast_fu_1472_p1;
wire   [1:0] tmp_127_2_i_cast_fu_1532_p1;
wire   [1:0] tmp72_fu_1568_p2;
wire   [15:0] tmp_127_1_i_fu_1590_p1;
wire   [15:0] res_V_fu_1583_p3;
wire   [15:0] tmp70_fu_1593_p2;
wire   [15:0] tmp71_cast_fu_1599_p1;
wire    ap_CS_fsm_state7;
reg   [2:0] ap_NS_fsm;
reg    ap_idle_pp0;
wire    ap_enable_pp0;

// power-on initialization
initial begin
#0 start_once_reg = 1'b0;
#0 ap_done_reg = 1'b0;
#0 ap_CS_fsm = 3'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter4 = 1'b0;
#0 ap_enable_reg_pp0_iter0 = 1'b0;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
#0 ap_enable_reg_pp0_iter3 = 1'b0;
end

BBJ_u96_cnvW1A1_mOgC #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 4 ),
    .din1_WIDTH( 4 ),
    .din2_WIDTH( 4 ),
    .din3_WIDTH( 4 ),
    .din4_WIDTH( 4 ),
    .din5_WIDTH( 4 ),
    .din6_WIDTH( 4 ),
    .din7_WIDTH( 4 ),
    .din8_WIDTH( 4 ),
    .din9_WIDTH( 4 ),
    .din10_WIDTH( 4 ),
    .din11_WIDTH( 4 ),
    .din12_WIDTH( 4 ),
    .din13_WIDTH( 4 ),
    .din14_WIDTH( 4 ),
    .din15_WIDTH( 4 ),
    .din16_WIDTH( 4 ),
    .din17_WIDTH( 4 ),
    .din18_WIDTH( 4 ),
    .din19_WIDTH( 4 ),
    .din20_WIDTH( 4 ),
    .din21_WIDTH( 4 ),
    .din22_WIDTH( 4 ),
    .din23_WIDTH( 4 ),
    .din24_WIDTH( 4 ),
    .din25_WIDTH( 4 ),
    .din26_WIDTH( 4 ),
    .din27_WIDTH( 4 ),
    .din28_WIDTH( 4 ),
    .din29_WIDTH( 4 ),
    .din30_WIDTH( 4 ),
    .din31_WIDTH( 4 ),
    .din32_WIDTH( 4 ),
    .din33_WIDTH( 4 ),
    .din34_WIDTH( 4 ),
    .din35_WIDTH( 4 ),
    .din36_WIDTH( 4 ),
    .din37_WIDTH( 4 ),
    .din38_WIDTH( 4 ),
    .din39_WIDTH( 4 ),
    .din40_WIDTH( 4 ),
    .din41_WIDTH( 4 ),
    .din42_WIDTH( 4 ),
    .din43_WIDTH( 4 ),
    .din44_WIDTH( 4 ),
    .din45_WIDTH( 4 ),
    .din46_WIDTH( 4 ),
    .din47_WIDTH( 4 ),
    .din48_WIDTH( 4 ),
    .din49_WIDTH( 4 ),
    .din50_WIDTH( 4 ),
    .din51_WIDTH( 4 ),
    .din52_WIDTH( 4 ),
    .din53_WIDTH( 4 ),
    .din54_WIDTH( 4 ),
    .din55_WIDTH( 4 ),
    .din56_WIDTH( 4 ),
    .din57_WIDTH( 4 ),
    .din58_WIDTH( 4 ),
    .din59_WIDTH( 4 ),
    .din60_WIDTH( 4 ),
    .din61_WIDTH( 4 ),
    .din62_WIDTH( 4 ),
    .din63_WIDTH( 4 ),
    .din64_WIDTH( 6 ),
    .dout_WIDTH( 4 ))
BBJ_u96_cnvW1A1_mOgC_U361(
    .din0(tmp_V_fu_206),
    .din1(tmp_V_175_fu_210),
    .din2(tmp_V_176_fu_214),
    .din3(tmp_V_177_fu_218),
    .din4(tmp_V_178_fu_222),
    .din5(tmp_V_179_fu_226),
    .din6(tmp_V_180_fu_230),
    .din7(tmp_V_181_fu_234),
    .din8(tmp_V_182_fu_238),
    .din9(tmp_V_183_fu_242),
    .din10(tmp_V_184_fu_246),
    .din11(tmp_V_185_fu_250),
    .din12(tmp_V_186_fu_254),
    .din13(tmp_V_187_fu_258),
    .din14(tmp_V_188_fu_262),
    .din15(tmp_V_189_fu_266),
    .din16(tmp_V_190_fu_270),
    .din17(tmp_V_191_fu_274),
    .din18(tmp_V_192_fu_278),
    .din19(tmp_V_193_fu_282),
    .din20(tmp_V_194_fu_286),
    .din21(tmp_V_195_fu_290),
    .din22(tmp_V_196_fu_294),
    .din23(tmp_V_197_fu_298),
    .din24(tmp_V_198_fu_302),
    .din25(tmp_V_199_fu_306),
    .din26(tmp_V_200_fu_310),
    .din27(tmp_V_201_fu_314),
    .din28(tmp_V_202_fu_318),
    .din29(tmp_V_203_fu_322),
    .din30(tmp_V_204_fu_326),
    .din31(tmp_V_205_fu_330),
    .din32(tmp_V_206_fu_334),
    .din33(tmp_V_207_fu_338),
    .din34(tmp_V_208_fu_342),
    .din35(tmp_V_209_fu_346),
    .din36(tmp_V_210_fu_350),
    .din37(tmp_V_211_fu_354),
    .din38(tmp_V_212_fu_358),
    .din39(tmp_V_213_fu_362),
    .din40(tmp_V_214_fu_366),
    .din41(tmp_V_215_fu_370),
    .din42(tmp_V_216_fu_374),
    .din43(tmp_V_217_fu_378),
    .din44(tmp_V_218_fu_382),
    .din45(tmp_V_219_fu_386),
    .din46(tmp_V_220_fu_390),
    .din47(tmp_V_221_fu_394),
    .din48(tmp_V_222_fu_398),
    .din49(tmp_V_223_fu_402),
    .din50(tmp_V_224_fu_406),
    .din51(tmp_V_225_fu_410),
    .din52(tmp_V_226_fu_414),
    .din53(tmp_V_227_fu_418),
    .din54(tmp_V_228_fu_422),
    .din55(tmp_V_229_fu_426),
    .din56(tmp_V_230_fu_430),
    .din57(tmp_V_231_fu_434),
    .din58(tmp_V_232_fu_438),
    .din59(tmp_V_233_fu_442),
    .din60(tmp_V_234_fu_446),
    .din61(tmp_V_235_fu_450),
    .din62(tmp_V_236_fu_454),
    .din63(tmp_V_237_fu_458),
    .din64(tmp_1256_reg_2050),
    .dout(inElem_V_4_fu_968_p66)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if ((1'b1 == ap_CS_fsm_state7)) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter0 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_condition_pp0_exit_iter0_state2))) begin
            ap_enable_reg_pp0_iter0 <= 1'b0;
        end else if ((~((real_start == 1'b0) | (reps_out_full_n == 1'b0) | (reps_empty_n == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
            ap_enable_reg_pp0_iter0 <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            if ((1'b1 == ap_condition_pp0_exit_iter0_state2)) begin
                ap_enable_reg_pp0_iter1 <= (1'b1 ^ ap_condition_pp0_exit_iter0_state2);
            end else if ((1'b1 == 1'b1)) begin
                ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
            end
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter3 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter4 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter4 <= ap_enable_reg_pp0_iter3;
        end else if ((~((real_start == 1'b0) | (reps_out_full_n == 1'b0) | (reps_empty_n == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
            ap_enable_reg_pp0_iter4 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        start_once_reg <= 1'b0;
    end else begin
        if (((internal_ap_ready == 1'b0) & (real_start == 1'b1))) begin
            start_once_reg <= 1'b1;
        end else if ((internal_ap_ready == 1'b1)) begin
            start_once_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_i_reg_2046 == 1'd0) & (exitcond_i_reg_2037 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter2_act_m_val_V_reg_530 <= inElem_V_4_fu_968_p66;
    end else if ((((tmp_i_reg_2046 == 1'd1) & (exitcond_i_reg_2037 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_1255_reg_2055 == 6'd0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((tmp_i_reg_2046 == 1'd1) & (exitcond_i_reg_2037 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_1255_reg_2055 == 6'd1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((tmp_i_reg_2046 == 1'd1) & (exitcond_i_reg_2037 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_1255_reg_2055 == 6'd2) & (1'b0 == ap_block_pp0_stage0_11001)) | ((tmp_i_reg_2046 == 1'd1) & (exitcond_i_reg_2037 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_1255_reg_2055 == 6'd3) & (1'b0 == ap_block_pp0_stage0_11001)) | ((tmp_i_reg_2046 == 1'd1) & (exitcond_i_reg_2037 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_1255_reg_2055 == 6'd4) & (1'b0 == ap_block_pp0_stage0_11001)) | ((tmp_i_reg_2046 == 1'd1) & (exitcond_i_reg_2037 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_1255_reg_2055 == 6'd5) & (1'b0 == ap_block_pp0_stage0_11001)) | ((tmp_i_reg_2046 == 1'd1) & (exitcond_i_reg_2037 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_1255_reg_2055 == 6'd6) & (1'b0 == ap_block_pp0_stage0_11001)) | ((tmp_i_reg_2046 == 1'd1) & (exitcond_i_reg_2037 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_1255_reg_2055 == 6'd7) & (1'b0 == ap_block_pp0_stage0_11001)) | ((tmp_i_reg_2046 == 1'd1) & (exitcond_i_reg_2037 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_1255_reg_2055 == 6'd8) & (1'b0 == ap_block_pp0_stage0_11001)) | ((tmp_i_reg_2046 == 1'd1) & (exitcond_i_reg_2037 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_1255_reg_2055 == 6'd9) & (1'b0 == ap_block_pp0_stage0_11001)) | ((tmp_i_reg_2046 == 1'd1) & (exitcond_i_reg_2037 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_1255_reg_2055 == 6'd10) & (1'b0 == ap_block_pp0_stage0_11001)) | ((tmp_i_reg_2046 == 1'd1) & (exitcond_i_reg_2037 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_1255_reg_2055 == 6'd11) & (1'b0 == ap_block_pp0_stage0_11001)) | ((tmp_i_reg_2046 == 1'd1) & (exitcond_i_reg_2037 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_1255_reg_2055 == 6'd12) & (1'b0 == ap_block_pp0_stage0_11001)) | ((tmp_i_reg_2046 == 1'd1) & (exitcond_i_reg_2037 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_1255_reg_2055 == 6'd13) & (1'b0 == ap_block_pp0_stage0_11001)) | ((tmp_i_reg_2046 == 1'd1) & (exitcond_i_reg_2037 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_1255_reg_2055 == 6'd14) & (1'b0 == ap_block_pp0_stage0_11001)) | ((tmp_i_reg_2046 == 1'd1) & (exitcond_i_reg_2037 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_1255_reg_2055 == 6'd15) & (1'b0 == ap_block_pp0_stage0_11001)) | ((tmp_i_reg_2046 == 1'd1) & (exitcond_i_reg_2037 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_1255_reg_2055 == 6'd16) & (1'b0 == ap_block_pp0_stage0_11001)) | ((tmp_i_reg_2046 == 1'd1) & (exitcond_i_reg_2037 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_1255_reg_2055 == 6'd17) & (1'b0 == ap_block_pp0_stage0_11001)) | ((tmp_i_reg_2046 == 1'd1) & (exitcond_i_reg_2037 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_1255_reg_2055 == 6'd18) & (1'b0 == ap_block_pp0_stage0_11001)) | ((tmp_i_reg_2046 == 1'd1) & (exitcond_i_reg_2037 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_1255_reg_2055 == 6'd19) & (1'b0 == ap_block_pp0_stage0_11001)) | ((tmp_i_reg_2046 == 1'd1) & (exitcond_i_reg_2037 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_1255_reg_2055 == 6'd20) & (1'b0 == ap_block_pp0_stage0_11001)) | ((tmp_i_reg_2046 == 1'd1) & (exitcond_i_reg_2037 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_1255_reg_2055 == 6'd21) & (1'b0 == ap_block_pp0_stage0_11001)) | ((tmp_i_reg_2046 == 1'd1) & (exitcond_i_reg_2037 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_1255_reg_2055 == 6'd22) & (1'b0 == ap_block_pp0_stage0_11001)) | ((tmp_i_reg_2046 == 1'd1) & (exitcond_i_reg_2037 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_1255_reg_2055 == 6'd23) & (1'b0 == ap_block_pp0_stage0_11001)) | ((tmp_i_reg_2046 == 1'd1) & (exitcond_i_reg_2037 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_1255_reg_2055 == 6'd24) & (1'b0 == ap_block_pp0_stage0_11001)) | ((tmp_i_reg_2046 == 1'd1) & (exitcond_i_reg_2037 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_1255_reg_2055 == 6'd25) & (1'b0 == ap_block_pp0_stage0_11001)) | ((tmp_i_reg_2046 == 1'd1) & (exitcond_i_reg_2037 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_1255_reg_2055 == 6'd26) & (1'b0 == ap_block_pp0_stage0_11001)) | ((tmp_i_reg_2046 == 1'd1) & (exitcond_i_reg_2037 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_1255_reg_2055 == 6'd27) & (1'b0 == ap_block_pp0_stage0_11001)) | ((tmp_i_reg_2046 == 1'd1) & (exitcond_i_reg_2037 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_1255_reg_2055 == 6'd28) & (1'b0 == ap_block_pp0_stage0_11001)) | ((tmp_i_reg_2046 == 1'd1) & (exitcond_i_reg_2037 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_1255_reg_2055 == 6'd29) & (1'b0 == ap_block_pp0_stage0_11001)) | ((tmp_i_reg_2046 == 1'd1) & (exitcond_i_reg_2037 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_1255_reg_2055 == 6'd30) & (1'b0 == ap_block_pp0_stage0_11001)) | ((tmp_i_reg_2046 == 1'd1) & (exitcond_i_reg_2037 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_1255_reg_2055 == 6'd31) & (1'b0 == ap_block_pp0_stage0_11001)) | ((tmp_i_reg_2046 == 1'd1) & (exitcond_i_reg_2037 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_1255_reg_2055 == 6'd32) & (1'b0 == ap_block_pp0_stage0_11001)) | ((tmp_i_reg_2046 == 1'd1) & (exitcond_i_reg_2037 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_1255_reg_2055 == 6'd33) & (1'b0 == ap_block_pp0_stage0_11001)) | ((tmp_i_reg_2046 == 1'd1) & (exitcond_i_reg_2037 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_1255_reg_2055 == 6'd34) & (1'b0 == ap_block_pp0_stage0_11001)) | ((tmp_i_reg_2046 == 1'd1) & (exitcond_i_reg_2037 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_1255_reg_2055 == 6'd35) & (1'b0 == ap_block_pp0_stage0_11001)) | ((tmp_i_reg_2046 == 1'd1) & (exitcond_i_reg_2037 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_1255_reg_2055 == 6'd36) & (1'b0 == ap_block_pp0_stage0_11001)) | ((tmp_i_reg_2046 == 1'd1) & (exitcond_i_reg_2037 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_1255_reg_2055 == 6'd37) & (1'b0 == ap_block_pp0_stage0_11001)) | ((tmp_i_reg_2046 == 1'd1) & (exitcond_i_reg_2037 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_1255_reg_2055 == 6'd38) & (1'b0 == ap_block_pp0_stage0_11001)) | ((tmp_i_reg_2046 == 1'd1) & (exitcond_i_reg_2037 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_1255_reg_2055 == 6'd39) & (1'b0 == ap_block_pp0_stage0_11001)) | ((tmp_i_reg_2046 == 1'd1) & (exitcond_i_reg_2037 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_1255_reg_2055 == 6'd40) & (1'b0 == ap_block_pp0_stage0_11001)) | ((tmp_i_reg_2046 == 1'd1) & (exitcond_i_reg_2037 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_1255_reg_2055 == 6'd41) & (1'b0 == ap_block_pp0_stage0_11001)) | ((tmp_i_reg_2046 == 1'd1) & (exitcond_i_reg_2037 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_1255_reg_2055 == 6'd42) & (1'b0 == ap_block_pp0_stage0_11001)) | ((tmp_i_reg_2046 == 1'd1) & (exitcond_i_reg_2037 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_1255_reg_2055 == 6'd43) & (1'b0 == ap_block_pp0_stage0_11001)) | ((tmp_i_reg_2046 == 1'd1) & (exitcond_i_reg_2037 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_1255_reg_2055 == 6'd44) & (1'b0 == ap_block_pp0_stage0_11001)) | ((tmp_i_reg_2046 == 1'd1) & (exitcond_i_reg_2037 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_1255_reg_2055 == 6'd45) & (1'b0 == ap_block_pp0_stage0_11001)) | ((tmp_i_reg_2046 == 1'd1) & (exitcond_i_reg_2037 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_1255_reg_2055 == 6'd46) & (1'b0 == ap_block_pp0_stage0_11001)) | ((tmp_i_reg_2046 == 1'd1) & (exitcond_i_reg_2037 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_1255_reg_2055 == 6'd47) & (1'b0 == ap_block_pp0_stage0_11001)) | ((tmp_i_reg_2046 == 1'd1) & (exitcond_i_reg_2037 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_1255_reg_2055 == 6'd48) & (1'b0 == ap_block_pp0_stage0_11001)) | ((tmp_i_reg_2046 == 1'd1) & (exitcond_i_reg_2037 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_1255_reg_2055 == 6'd49) & (1'b0 == ap_block_pp0_stage0_11001)) | ((tmp_i_reg_2046 == 1'd1) & (exitcond_i_reg_2037 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_1255_reg_2055 == 6'd50) & (1'b0 == ap_block_pp0_stage0_11001)) | ((tmp_i_reg_2046 == 1'd1) & (exitcond_i_reg_2037 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_1255_reg_2055 == 6'd51) & (1'b0 == ap_block_pp0_stage0_11001)) | ((tmp_i_reg_2046 == 1'd1) & (exitcond_i_reg_2037 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_1255_reg_2055 == 6'd52) & (1'b0 == ap_block_pp0_stage0_11001)) | ((tmp_i_reg_2046 == 1'd1) & (exitcond_i_reg_2037 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_1255_reg_2055 == 6'd53) & (1'b0 == ap_block_pp0_stage0_11001)) | ((tmp_i_reg_2046 == 1'd1) & (exitcond_i_reg_2037 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_1255_reg_2055 == 6'd54) & (1'b0 == ap_block_pp0_stage0_11001)) | ((tmp_i_reg_2046 == 1'd1) & (exitcond_i_reg_2037 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_1255_reg_2055 == 6'd55) & (1'b0 == ap_block_pp0_stage0_11001)) | ((tmp_i_reg_2046 == 1'd1) & (exitcond_i_reg_2037 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_1255_reg_2055 == 6'd56) & (1'b0 == ap_block_pp0_stage0_11001)) | ((tmp_i_reg_2046 == 1'd1) & (exitcond_i_reg_2037 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_1255_reg_2055 == 6'd57) & (1'b0 == ap_block_pp0_stage0_11001)) | ((tmp_i_reg_2046 == 1'd1) & (exitcond_i_reg_2037 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_1255_reg_2055 == 6'd58) & (1'b0 == ap_block_pp0_stage0_11001)) | ((tmp_i_reg_2046 == 1'd1) & (exitcond_i_reg_2037 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_1255_reg_2055 == 6'd59) & (1'b0 == ap_block_pp0_stage0_11001)) | ((tmp_i_reg_2046 == 1'd1) & (exitcond_i_reg_2037 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_1255_reg_2055 == 6'd60) & (1'b0 == ap_block_pp0_stage0_11001)) | ((tmp_i_reg_2046 == 1'd1) & (exitcond_i_reg_2037 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_1255_reg_2055 == 6'd61) & (1'b0 == ap_block_pp0_stage0_11001)) | ((tmp_i_reg_2046 == 1'd1) & (exitcond_i_reg_2037 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_1255_reg_2055 == 6'd62) & (1'b0 == ap_block_pp0_stage0_11001)) | ((tmp_i_reg_2046 == 1'd1) & (exitcond_i_reg_2037 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_1255_reg_2055 == 6'd63) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        ap_phi_reg_pp0_iter2_act_m_val_V_reg_530 <= in_V_V_dout;
    end else if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter2_act_m_val_V_reg_530 <= ap_phi_reg_pp0_iter1_act_m_val_V_reg_530;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond_i_fu_686_p2 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        i_i_reg_519 <= i_fu_691_p2;
    end else if ((~((real_start == 1'b0) | (reps_out_full_n == 1'b0) | (reps_empty_n == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        i_i_reg_519 <= 32'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_36_i_fu_732_p2 == 1'd1) & (exitcond_i_fu_686_p2 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        nf_assign_fu_462 <= nf_2_fu_763_p3;
    end else if ((~((real_start == 1'b0) | (reps_out_full_n == 1'b0) | (reps_empty_n == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        nf_assign_fu_462 <= 32'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_36_i_fu_732_p2 == 1'd0) & (exitcond_i_fu_686_p2 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        sf_4_fu_202 <= sf_fu_726_p2;
    end else if ((((tmp_36_i_fu_732_p2 == 1'd1) & (exitcond_i_fu_686_p2 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | (~((real_start == 1'b0) | (reps_out_full_n == 1'b0) | (reps_empty_n == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1)))) begin
        sf_4_fu_202 <= 32'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_36_i_reg_2064 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tile_assign_fu_198 <= tile_2_fu_1440_p3;
    end else if (((tmp_36_i_reg_2064 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tile_assign_fu_198 <= tile_fu_1429_p2;
    end else if ((~((real_start == 1'b0) | (reps_out_full_n == 1'b0) | (reps_empty_n == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        tile_assign_fu_198 <= 32'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        accu_V_0_i_fu_194 <= accu_0_V_fu_1602_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter1_act_m_val_V_reg_530 <= ap_phi_reg_pp0_iter0_act_m_val_V_reg_530;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        exitcond_i_reg_2037 <= exitcond_i_fu_686_p2;
        tmp_34_i_reg_2059_pp0_iter1_reg <= tmp_34_i_reg_2059;
        tmp_36_i_reg_2064_pp0_iter1_reg <= tmp_36_i_reg_2064;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_36_i_reg_2064_pp0_iter2_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        outElem_V_reg_2171 <= outElem_V_fu_1613_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_36_i_reg_2064 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        threshs6_m_threshold_2_reg_2156 <= threshs6_m_threshold_q0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        threshs6_m_threshold_2_reg_2156_pp0_iter2_reg <= threshs6_m_threshold_2_reg_2156;
        tmp71_reg_2166 <= tmp71_fu_1574_p2;
        tmp_126_1_i_reg_2161 <= tmp_126_1_i_fu_1498_p2;
        tmp_34_i_reg_2059_pp0_iter2_reg <= tmp_34_i_reg_2059_pp0_iter1_reg;
        tmp_36_i_reg_2064_pp0_iter2_reg <= tmp_36_i_reg_2064_pp0_iter1_reg;
        tmp_36_i_reg_2064_pp0_iter3_reg <= tmp_36_i_reg_2064_pp0_iter2_reg;
    end
end

always @ (posedge ap_clk) begin
    if ((~((real_start == 1'b0) | (reps_out_full_n == 1'b0) | (reps_empty_n == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        tmp_1254_reg_2032[31 : 15] <= tmp_1254_fu_670_p2[31 : 15];
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_i_fu_700_p2 == 1'd1) & (exitcond_i_fu_686_p2 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tmp_1255_reg_2055 <= tmp_1255_fu_713_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_i_fu_700_p2 == 1'd0) & (exitcond_i_fu_686_p2 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tmp_1256_reg_2050 <= tmp_1256_fu_709_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond_i_fu_686_p2 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tmp_34_i_reg_2059 <= tmp_34_i_fu_720_p2;
        tmp_36_i_reg_2064 <= tmp_36_i_fu_732_p2;
        tmp_i_reg_2046 <= tmp_i_fu_700_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_36_i_fu_732_p2 == 1'd1) & (exitcond_i_fu_686_p2 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tmp_38_i_reg_2073 <= tmp_38_i_fu_757_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_i_reg_2046 == 1'd1) & (exitcond_i_reg_2037 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_1255_reg_2055 == 6'd1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tmp_V_175_fu_210 <= in_V_V_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_i_reg_2046 == 1'd1) & (exitcond_i_reg_2037 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_1255_reg_2055 == 6'd2) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tmp_V_176_fu_214 <= in_V_V_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_i_reg_2046 == 1'd1) & (exitcond_i_reg_2037 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_1255_reg_2055 == 6'd3) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tmp_V_177_fu_218 <= in_V_V_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_i_reg_2046 == 1'd1) & (exitcond_i_reg_2037 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_1255_reg_2055 == 6'd4) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tmp_V_178_fu_222 <= in_V_V_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_i_reg_2046 == 1'd1) & (exitcond_i_reg_2037 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_1255_reg_2055 == 6'd5) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tmp_V_179_fu_226 <= in_V_V_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_i_reg_2046 == 1'd1) & (exitcond_i_reg_2037 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_1255_reg_2055 == 6'd6) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tmp_V_180_fu_230 <= in_V_V_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_i_reg_2046 == 1'd1) & (exitcond_i_reg_2037 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_1255_reg_2055 == 6'd7) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tmp_V_181_fu_234 <= in_V_V_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_i_reg_2046 == 1'd1) & (exitcond_i_reg_2037 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_1255_reg_2055 == 6'd8) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tmp_V_182_fu_238 <= in_V_V_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_i_reg_2046 == 1'd1) & (exitcond_i_reg_2037 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_1255_reg_2055 == 6'd9) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tmp_V_183_fu_242 <= in_V_V_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_i_reg_2046 == 1'd1) & (exitcond_i_reg_2037 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_1255_reg_2055 == 6'd10) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tmp_V_184_fu_246 <= in_V_V_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_i_reg_2046 == 1'd1) & (exitcond_i_reg_2037 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_1255_reg_2055 == 6'd11) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tmp_V_185_fu_250 <= in_V_V_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_i_reg_2046 == 1'd1) & (exitcond_i_reg_2037 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_1255_reg_2055 == 6'd12) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tmp_V_186_fu_254 <= in_V_V_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_i_reg_2046 == 1'd1) & (exitcond_i_reg_2037 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_1255_reg_2055 == 6'd13) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tmp_V_187_fu_258 <= in_V_V_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_i_reg_2046 == 1'd1) & (exitcond_i_reg_2037 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_1255_reg_2055 == 6'd14) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tmp_V_188_fu_262 <= in_V_V_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_i_reg_2046 == 1'd1) & (exitcond_i_reg_2037 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_1255_reg_2055 == 6'd15) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tmp_V_189_fu_266 <= in_V_V_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_i_reg_2046 == 1'd1) & (exitcond_i_reg_2037 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_1255_reg_2055 == 6'd16) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tmp_V_190_fu_270 <= in_V_V_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_i_reg_2046 == 1'd1) & (exitcond_i_reg_2037 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_1255_reg_2055 == 6'd17) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tmp_V_191_fu_274 <= in_V_V_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_i_reg_2046 == 1'd1) & (exitcond_i_reg_2037 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_1255_reg_2055 == 6'd18) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tmp_V_192_fu_278 <= in_V_V_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_i_reg_2046 == 1'd1) & (exitcond_i_reg_2037 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_1255_reg_2055 == 6'd19) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tmp_V_193_fu_282 <= in_V_V_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_i_reg_2046 == 1'd1) & (exitcond_i_reg_2037 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_1255_reg_2055 == 6'd20) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tmp_V_194_fu_286 <= in_V_V_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_i_reg_2046 == 1'd1) & (exitcond_i_reg_2037 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_1255_reg_2055 == 6'd21) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tmp_V_195_fu_290 <= in_V_V_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_i_reg_2046 == 1'd1) & (exitcond_i_reg_2037 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_1255_reg_2055 == 6'd22) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tmp_V_196_fu_294 <= in_V_V_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_i_reg_2046 == 1'd1) & (exitcond_i_reg_2037 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_1255_reg_2055 == 6'd23) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tmp_V_197_fu_298 <= in_V_V_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_i_reg_2046 == 1'd1) & (exitcond_i_reg_2037 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_1255_reg_2055 == 6'd24) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tmp_V_198_fu_302 <= in_V_V_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_i_reg_2046 == 1'd1) & (exitcond_i_reg_2037 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_1255_reg_2055 == 6'd25) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tmp_V_199_fu_306 <= in_V_V_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_i_reg_2046 == 1'd1) & (exitcond_i_reg_2037 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_1255_reg_2055 == 6'd26) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tmp_V_200_fu_310 <= in_V_V_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_i_reg_2046 == 1'd1) & (exitcond_i_reg_2037 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_1255_reg_2055 == 6'd27) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tmp_V_201_fu_314 <= in_V_V_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_i_reg_2046 == 1'd1) & (exitcond_i_reg_2037 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_1255_reg_2055 == 6'd28) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tmp_V_202_fu_318 <= in_V_V_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_i_reg_2046 == 1'd1) & (exitcond_i_reg_2037 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_1255_reg_2055 == 6'd29) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tmp_V_203_fu_322 <= in_V_V_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_i_reg_2046 == 1'd1) & (exitcond_i_reg_2037 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_1255_reg_2055 == 6'd30) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tmp_V_204_fu_326 <= in_V_V_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_i_reg_2046 == 1'd1) & (exitcond_i_reg_2037 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_1255_reg_2055 == 6'd31) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tmp_V_205_fu_330 <= in_V_V_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_i_reg_2046 == 1'd1) & (exitcond_i_reg_2037 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_1255_reg_2055 == 6'd32) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tmp_V_206_fu_334 <= in_V_V_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_i_reg_2046 == 1'd1) & (exitcond_i_reg_2037 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_1255_reg_2055 == 6'd33) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tmp_V_207_fu_338 <= in_V_V_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_i_reg_2046 == 1'd1) & (exitcond_i_reg_2037 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_1255_reg_2055 == 6'd34) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tmp_V_208_fu_342 <= in_V_V_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_i_reg_2046 == 1'd1) & (exitcond_i_reg_2037 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_1255_reg_2055 == 6'd35) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tmp_V_209_fu_346 <= in_V_V_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_i_reg_2046 == 1'd1) & (exitcond_i_reg_2037 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_1255_reg_2055 == 6'd36) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tmp_V_210_fu_350 <= in_V_V_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_i_reg_2046 == 1'd1) & (exitcond_i_reg_2037 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_1255_reg_2055 == 6'd37) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tmp_V_211_fu_354 <= in_V_V_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_i_reg_2046 == 1'd1) & (exitcond_i_reg_2037 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_1255_reg_2055 == 6'd38) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tmp_V_212_fu_358 <= in_V_V_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_i_reg_2046 == 1'd1) & (exitcond_i_reg_2037 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_1255_reg_2055 == 6'd39) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tmp_V_213_fu_362 <= in_V_V_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_i_reg_2046 == 1'd1) & (exitcond_i_reg_2037 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_1255_reg_2055 == 6'd40) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tmp_V_214_fu_366 <= in_V_V_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_i_reg_2046 == 1'd1) & (exitcond_i_reg_2037 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_1255_reg_2055 == 6'd41) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tmp_V_215_fu_370 <= in_V_V_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_i_reg_2046 == 1'd1) & (exitcond_i_reg_2037 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_1255_reg_2055 == 6'd42) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tmp_V_216_fu_374 <= in_V_V_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_i_reg_2046 == 1'd1) & (exitcond_i_reg_2037 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_1255_reg_2055 == 6'd43) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tmp_V_217_fu_378 <= in_V_V_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_i_reg_2046 == 1'd1) & (exitcond_i_reg_2037 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_1255_reg_2055 == 6'd44) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tmp_V_218_fu_382 <= in_V_V_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_i_reg_2046 == 1'd1) & (exitcond_i_reg_2037 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_1255_reg_2055 == 6'd45) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tmp_V_219_fu_386 <= in_V_V_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_i_reg_2046 == 1'd1) & (exitcond_i_reg_2037 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_1255_reg_2055 == 6'd46) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tmp_V_220_fu_390 <= in_V_V_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_i_reg_2046 == 1'd1) & (exitcond_i_reg_2037 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_1255_reg_2055 == 6'd47) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tmp_V_221_fu_394 <= in_V_V_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_i_reg_2046 == 1'd1) & (exitcond_i_reg_2037 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_1255_reg_2055 == 6'd48) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tmp_V_222_fu_398 <= in_V_V_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_i_reg_2046 == 1'd1) & (exitcond_i_reg_2037 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_1255_reg_2055 == 6'd49) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tmp_V_223_fu_402 <= in_V_V_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_i_reg_2046 == 1'd1) & (exitcond_i_reg_2037 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_1255_reg_2055 == 6'd50) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tmp_V_224_fu_406 <= in_V_V_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_i_reg_2046 == 1'd1) & (exitcond_i_reg_2037 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_1255_reg_2055 == 6'd51) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tmp_V_225_fu_410 <= in_V_V_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_i_reg_2046 == 1'd1) & (exitcond_i_reg_2037 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_1255_reg_2055 == 6'd52) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tmp_V_226_fu_414 <= in_V_V_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_i_reg_2046 == 1'd1) & (exitcond_i_reg_2037 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_1255_reg_2055 == 6'd53) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tmp_V_227_fu_418 <= in_V_V_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_i_reg_2046 == 1'd1) & (exitcond_i_reg_2037 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_1255_reg_2055 == 6'd54) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tmp_V_228_fu_422 <= in_V_V_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_i_reg_2046 == 1'd1) & (exitcond_i_reg_2037 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_1255_reg_2055 == 6'd55) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tmp_V_229_fu_426 <= in_V_V_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_i_reg_2046 == 1'd1) & (exitcond_i_reg_2037 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_1255_reg_2055 == 6'd56) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tmp_V_230_fu_430 <= in_V_V_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_i_reg_2046 == 1'd1) & (exitcond_i_reg_2037 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_1255_reg_2055 == 6'd57) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tmp_V_231_fu_434 <= in_V_V_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_i_reg_2046 == 1'd1) & (exitcond_i_reg_2037 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_1255_reg_2055 == 6'd58) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tmp_V_232_fu_438 <= in_V_V_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_i_reg_2046 == 1'd1) & (exitcond_i_reg_2037 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_1255_reg_2055 == 6'd59) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tmp_V_233_fu_442 <= in_V_V_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_i_reg_2046 == 1'd1) & (exitcond_i_reg_2037 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_1255_reg_2055 == 6'd60) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tmp_V_234_fu_446 <= in_V_V_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_i_reg_2046 == 1'd1) & (exitcond_i_reg_2037 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_1255_reg_2055 == 6'd61) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tmp_V_235_fu_450 <= in_V_V_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_i_reg_2046 == 1'd1) & (exitcond_i_reg_2037 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_1255_reg_2055 == 6'd62) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tmp_V_236_fu_454 <= in_V_V_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_i_reg_2046 == 1'd1) & (exitcond_i_reg_2037 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_1255_reg_2055 == 6'd63) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tmp_V_237_fu_458 <= in_V_V_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_i_reg_2046 == 1'd1) & (exitcond_i_reg_2037 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_1255_reg_2055 == 6'd0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tmp_V_fu_206 <= in_V_V_dout;
    end
end

always @ (*) begin
    if ((exitcond_i_fu_686_p2 == 1'd1)) begin
        ap_condition_pp0_exit_iter0_state2 = 1'b1;
    end else begin
        ap_condition_pp0_exit_iter0_state2 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        ap_done = 1'b1;
    end else begin
        ap_done = ap_done_reg;
    end
end

always @ (*) begin
    if (((real_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter4 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((tmp_i_reg_2046 == 1'd1) & (exitcond_i_reg_2037 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        in_V_V_blk_n = in_V_V_empty_n;
    end else begin
        in_V_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_predicate_op183_read_state3 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        in_V_V_read = 1'b1;
    end else begin
        in_V_V_read = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        internal_ap_ready = 1'b1;
    end else begin
        internal_ap_ready = 1'b0;
    end
end

always @ (*) begin
    if (((tmp_36_i_reg_2064_pp0_iter3_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
        out_V_V_blk_n = out_V_V_full_n;
    end else begin
        out_V_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((tmp_36_i_reg_2064_pp0_iter3_reg == 1'd1) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        out_V_V_write = 1'b1;
    end else begin
        out_V_V_write = 1'b0;
    end
end

always @ (*) begin
    if (((start_once_reg == 1'b0) & (start_full_n == 1'b0))) begin
        real_start = 1'b0;
    end else begin
        real_start = ap_start;
    end
end

always @ (*) begin
    if ((~((real_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        reps_blk_n = reps_empty_n;
    end else begin
        reps_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((real_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        reps_out_blk_n = reps_out_full_n;
    end else begin
        reps_out_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((real_start == 1'b0) | (reps_out_full_n == 1'b0) | (reps_empty_n == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        reps_out_write = 1'b1;
    end else begin
        reps_out_write = 1'b0;
    end
end

always @ (*) begin
    if ((~((real_start == 1'b0) | (reps_out_full_n == 1'b0) | (reps_empty_n == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        reps_read = 1'b1;
    end else begin
        reps_read = 1'b0;
    end
end

always @ (*) begin
    if (((start_once_reg == 1'b0) & (real_start == 1'b1))) begin
        start_write = 1'b1;
    end else begin
        start_write = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        threshs6_m_threshold_ce0 = 1'b1;
    end else begin
        threshs6_m_threshold_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        weights6_m_weights_V_ce0 = 1'b1;
    end else begin
        weights6_m_weights_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if ((~((real_start == 1'b0) | (reps_out_full_n == 1'b0) | (reps_empty_n == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_pp0_stage0 : begin
            if ((~((exitcond_i_fu_686_p2 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b0) & (1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1)) & ~((ap_enable_reg_pp0_iter3 == 1'b0) & (1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter4 == 1'b1)))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else if ((((ap_enable_reg_pp0_iter3 == 1'b0) & (1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((exitcond_i_fu_686_p2 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b0) & (1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1)))) begin
                ap_NS_fsm = ap_ST_fsm_state7;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end
        end
        ap_ST_fsm_state7 : begin
            ap_NS_fsm = ap_ST_fsm_state1;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign accu_0_V_fu_1602_p2 = (tmp70_fu_1593_p2 + tmp71_cast_fu_1599_p1);

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state7 = ap_CS_fsm[32'd2];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage0_01001 = (((tmp_36_i_reg_2064_pp0_iter3_reg == 1'd1) & (out_V_V_full_n == 1'b0) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((in_V_V_empty_n == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (ap_predicate_op183_read_state3 == 1'b1)));
end

always @ (*) begin
    ap_block_pp0_stage0_11001 = (((tmp_36_i_reg_2064_pp0_iter3_reg == 1'd1) & (out_V_V_full_n == 1'b0) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((in_V_V_empty_n == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (ap_predicate_op183_read_state3 == 1'b1)));
end

always @ (*) begin
    ap_block_pp0_stage0_subdone = (((tmp_36_i_reg_2064_pp0_iter3_reg == 1'd1) & (out_V_V_full_n == 1'b0) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((in_V_V_empty_n == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (ap_predicate_op183_read_state3 == 1'b1)));
end

always @ (*) begin
    ap_block_state1 = ((real_start == 1'b0) | (reps_out_full_n == 1'b0) | (reps_empty_n == 1'b0) | (ap_done_reg == 1'b1));
end

assign ap_block_state2_pp0_stage0_iter0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state3_pp0_stage0_iter1 = ((in_V_V_empty_n == 1'b0) & (ap_predicate_op183_read_state3 == 1'b1));
end

assign ap_block_state4_pp0_stage0_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter3 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state6_pp0_stage0_iter4 = ((tmp_36_i_reg_2064_pp0_iter3_reg == 1'd1) & (out_V_V_full_n == 1'b0));
end

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_phi_reg_pp0_iter0_act_m_val_V_reg_530 = 'bx;

always @ (*) begin
    ap_predicate_op183_read_state3 = ((tmp_i_reg_2046 == 1'd1) & (exitcond_i_reg_2037 == 1'd0));
end

assign ap_ready = internal_ap_ready;

assign exitcond_i_fu_686_p2 = ((i_i_reg_519 == tmp_1254_reg_2032) ? 1'b1 : 1'b0);

assign i_fu_691_p2 = (i_i_reg_519 + 32'd1);

assign nf_2_fu_763_p3 = ((tmp_38_i_fu_757_p2[0:0] === 1'b1) ? 32'd0 : nf_fu_751_p2);

assign nf_fu_751_p2 = (nf_assign_fu_462 + 32'd1);

assign outElem_V_fu_1613_p2 = (($signed(accu_0_V_fu_1602_p2) > $signed(threshs6_m_threshold_2_reg_2156_pp0_iter2_reg)) ? 1'b1 : 1'b0);

assign out_V_V_din = outElem_V_reg_2171;

assign reps_out_din = reps_dout;

assign res_V_fu_1583_p3 = ((tmp_34_i_reg_2059_pp0_iter2_reg[0:0] === 1'b1) ? 16'd0 : accu_V_0_i_fu_194);

assign sf_fu_726_p2 = (32'd1 + sf_4_fu_202);

assign start_out = real_start;

assign threshs6_m_threshold_address0 = tmp_37_i_fu_746_p1;

assign tile_2_fu_1440_p3 = ((tmp_38_i_reg_2073[0:0] === 1'b1) ? 32'd0 : tile_fu_1429_p2);

assign tile_fu_1429_p2 = (32'd1 + tile_assign_fu_198);

assign tmp65_fu_1492_p2 = (tmp_1260_fu_1484_p3 ^ tmp_1259_fu_1476_p3);

assign tmp66_fu_1520_p2 = (tmp_1262_fu_1512_p3 ^ tmp_1261_fu_1504_p3);

assign tmp69_fu_1552_p2 = (tmp_1264_fu_1544_p3 ^ tmp_1263_fu_1536_p3);

assign tmp70_fu_1593_p2 = (tmp_127_1_i_fu_1590_p1 + res_V_fu_1583_p3);

assign tmp71_cast_fu_1599_p1 = tmp71_reg_2166;

assign tmp71_fu_1574_p2 = (tmp_127_2_i_cast_fu_1532_p1 + tmp72_fu_1568_p2);

assign tmp72_fu_1568_p2 = (tmp_127_3_i_cast_fu_1564_p1 + tmp_127_i_cast_fu_1472_p1);

assign tmp_1254_fu_670_p2 = reps_dout << 32'd15;

assign tmp_1255_fu_713_p1 = sf_4_fu_202[5:0];

assign tmp_1256_fu_709_p1 = sf_4_fu_202[5:0];

assign tmp_1257_fu_1452_p1 = weights6_m_weights_V_q0[0:0];

assign tmp_1258_fu_1456_p1 = ap_phi_reg_pp0_iter2_act_m_val_V_reg_530[0:0];

assign tmp_1259_fu_1476_p3 = weights6_m_weights_V_q0[32'd1];

assign tmp_1260_fu_1484_p3 = ap_phi_reg_pp0_iter2_act_m_val_V_reg_530[32'd1];

assign tmp_1261_fu_1504_p3 = weights6_m_weights_V_q0[32'd2];

assign tmp_1262_fu_1512_p3 = ap_phi_reg_pp0_iter2_act_m_val_V_reg_530[32'd2];

assign tmp_1263_fu_1536_p3 = weights6_m_weights_V_q0[32'd3];

assign tmp_1264_fu_1544_p3 = ap_phi_reg_pp0_iter2_act_m_val_V_reg_530[32'd3];

assign tmp_126_1_i_fu_1498_p2 = (tmp65_fu_1492_p2 ^ 1'd1);

assign tmp_126_2_i_fu_1526_p2 = (tmp66_fu_1520_p2 ^ 1'd1);

assign tmp_126_3_i_fu_1558_p2 = (tmp69_fu_1552_p2 ^ 1'd1);

assign tmp_126_i_fu_1466_p2 = (tmp_fu_1460_p2 ^ 1'd1);

assign tmp_127_1_i_fu_1590_p1 = tmp_126_1_i_reg_2161;

assign tmp_127_2_i_cast_fu_1532_p1 = tmp_126_2_i_fu_1526_p2;

assign tmp_127_3_i_cast_fu_1564_p1 = tmp_126_3_i_fu_1558_p2;

assign tmp_127_i_cast_fu_1472_p1 = tmp_126_i_fu_1466_p2;

assign tmp_34_i_fu_720_p2 = ((sf_4_fu_202 == 32'd0) ? 1'b1 : 1'b0);

assign tmp_35_i_fu_1424_p1 = tile_assign_fu_198;

assign tmp_36_i_fu_732_p2 = ((sf_fu_726_p2 == 32'd64) ? 1'b1 : 1'b0);

assign tmp_37_i_fu_746_p1 = nf_assign_fu_462;

assign tmp_38_i_fu_757_p2 = ((nf_fu_751_p2 == 32'd512) ? 1'b1 : 1'b0);

assign tmp_fu_1460_p2 = (tmp_1258_fu_1456_p1 ^ tmp_1257_fu_1452_p1);

assign tmp_i_fu_700_p2 = ((nf_assign_fu_462 == 32'd0) ? 1'b1 : 1'b0);

assign weights6_m_weights_V_address0 = tmp_35_i_fu_1424_p1;

always @ (posedge ap_clk) begin
    tmp_1254_reg_2032[14:0] <= 15'b000000000000000;
end

endmodule //Matrix_Vector_Activa_5
