{"vcs1":{"timestamp_begin":1745162824.261738057, "rt":7.43, "ut":7.49, "st":0.49}}
{"vcselab":{"timestamp_begin":1745162831.774814027, "rt":0.30, "ut":0.19, "st":0.10}}
{"link":{"timestamp_begin":1745162832.140859550, "rt":0.35, "ut":0.15, "st":0.20}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1745162823.645738169}
{"VCS_COMP_START_TIME": 1745162823.645738169}
{"VCS_COMP_END_TIME": 1745162832.635292005}
{"VCS_USER_OPTIONS": "-full64 -ntb_opts uvm -sverilog -debug_all -kdb -timescale=1ns/1ns -f filelist.f -o simv"}
{"vcs1": {"peak_mem": 475636}}
{"vcselab": {"peak_mem": 166732}}
