
 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2020  Claire Xenia Wolf <claire@yosyshq.com>         |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.17+41 (git sha1 c525b5f91, clang 6.0.0-1ubuntu2 -fPIC -Os)

[TCL: yosys -import] Command name collision: found pre-existing command `cd' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `eval' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `exec' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `read' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `trace' -> skip.

1. Executing Verilog-2005 frontend: ../yosys_help_test/toggle.sv
Parsing SystemVerilog input from `../yosys_help_test/toggle.sv' to AST representation.
Storing AST representation for module `$abstract\toggle'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

3. Executing AST frontend in derive mode using pre-parsed AST for module `\toggle'.
Generating RTLIL representation for module `\toggle'.

3.1. Analyzing design hierarchy..
Top module:  \toggle

3.2. Analyzing design hierarchy..
Top module:  \toggle
Removing unused module `$abstract\toggle'.
Removed 1 unused modules.

4. Executing SYNTH_XILINX pass.

4.1. Executing Verilog-2005 frontend: /home/jacobdbrown4/yosys/share/xilinx/cells_sim.v
Parsing Verilog input from `/home/jacobdbrown4/yosys/share/xilinx/cells_sim.v' to AST representation.
Generating RTLIL representation for module `\VCC'.
Generating RTLIL representation for module `\GND'.
Generating RTLIL representation for module `\IBUF'.
Generating RTLIL representation for module `\IBUFG'.
Generating RTLIL representation for module `\OBUF'.
Generating RTLIL representation for module `\IOBUF'.
Generating RTLIL representation for module `\OBUFT'.
Generating RTLIL representation for module `\BUFG'.
Generating RTLIL representation for module `\BUFGCTRL'.
Generating RTLIL representation for module `\BUFHCE'.
Generating RTLIL representation for module `\INV'.
Generating RTLIL representation for module `\LUT1'.
Generating RTLIL representation for module `\LUT2'.
Generating RTLIL representation for module `\LUT3'.
Generating RTLIL representation for module `\LUT4'.
Generating RTLIL representation for module `\LUT5'.
Generating RTLIL representation for module `\LUT6'.
Generating RTLIL representation for module `\LUT6_2'.
Generating RTLIL representation for module `\$__ABC9_LUT7'.
Generating RTLIL representation for module `\$__ABC9_LUT8'.
Generating RTLIL representation for module `\MUXCY'.
Generating RTLIL representation for module `\MUXF5'.
Generating RTLIL representation for module `\MUXF6'.
Generating RTLIL representation for module `\MUXF7'.
Generating RTLIL representation for module `\MUXF8'.
Generating RTLIL representation for module `\MUXF9'.
Generating RTLIL representation for module `\XORCY'.
Generating RTLIL representation for module `\CARRY4'.
Generating RTLIL representation for module `\CARRY8'.
Generating RTLIL representation for module `\ORCY'.
Generating RTLIL representation for module `\MULT_AND'.
Generating RTLIL representation for module `\FDRE'.
Generating RTLIL representation for module `\FDRE_1'.
Generating RTLIL representation for module `\FDSE'.
Generating RTLIL representation for module `\FDSE_1'.
Generating RTLIL representation for module `\FDRSE'.
Generating RTLIL representation for module `\FDRSE_1'.
Generating RTLIL representation for module `\FDCE'.
Generating RTLIL representation for module `\FDCE_1'.
Generating RTLIL representation for module `\FDPE'.
Generating RTLIL representation for module `\FDPE_1'.
Generating RTLIL representation for module `\FDCPE'.
Generating RTLIL representation for module `\FDCPE_1'.
Generating RTLIL representation for module `\LDCE'.
Generating RTLIL representation for module `\LDPE'.
Generating RTLIL representation for module `\LDCPE'.
Generating RTLIL representation for module `\AND2B1L'.
Generating RTLIL representation for module `\OR2L'.
Generating RTLIL representation for module `\RAM16X1S'.
Generating RTLIL representation for module `\RAM16X1S_1'.
Generating RTLIL representation for module `\RAM32X1S'.
Generating RTLIL representation for module `\RAM32X1S_1'.
Generating RTLIL representation for module `\RAM64X1S'.
Generating RTLIL representation for module `\RAM64X1S_1'.
Generating RTLIL representation for module `\RAM128X1S'.
Generating RTLIL representation for module `\RAM128X1S_1'.
Generating RTLIL representation for module `\RAM256X1S'.
Generating RTLIL representation for module `\RAM512X1S'.
Generating RTLIL representation for module `\RAM16X2S'.
Generating RTLIL representation for module `\RAM32X2S'.
Generating RTLIL representation for module `\RAM64X2S'.
Generating RTLIL representation for module `\RAM16X4S'.
Generating RTLIL representation for module `\RAM32X4S'.
Generating RTLIL representation for module `\RAM16X8S'.
Generating RTLIL representation for module `\RAM32X8S'.
Generating RTLIL representation for module `\RAM16X1D'.
Generating RTLIL representation for module `\RAM16X1D_1'.
Generating RTLIL representation for module `\RAM32X1D'.
Generating RTLIL representation for module `\RAM32X1D_1'.
Generating RTLIL representation for module `\RAM64X1D'.
Generating RTLIL representation for module `\RAM64X1D_1'.
Generating RTLIL representation for module `\RAM128X1D'.
Generating RTLIL representation for module `\RAM256X1D'.
Generating RTLIL representation for module `\RAM32M'.
Generating RTLIL representation for module `\RAM32M16'.
Generating RTLIL representation for module `\RAM64M'.
Generating RTLIL representation for module `\RAM64M8'.
Generating RTLIL representation for module `\RAM32X16DR8'.
Generating RTLIL representation for module `\RAM64X8SW'.
Generating RTLIL representation for module `\ROM16X1'.
Generating RTLIL representation for module `\ROM32X1'.
Generating RTLIL representation for module `\ROM64X1'.
Generating RTLIL representation for module `\ROM128X1'.
Generating RTLIL representation for module `\ROM256X1'.
Generating RTLIL representation for module `\SRL16'.
Generating RTLIL representation for module `\SRL16E'.
Generating RTLIL representation for module `\SRLC16'.
Generating RTLIL representation for module `\SRLC16E'.
Generating RTLIL representation for module `\SRLC32E'.
Generating RTLIL representation for module `\CFGLUT5'.
Generating RTLIL representation for module `\MULT18X18'.
Generating RTLIL representation for module `\MULT18X18S'.
Generating RTLIL representation for module `\MULT18X18SIO'.
Generating RTLIL representation for module `\DSP48A'.
Generating RTLIL representation for module `\DSP48A1'.
Generating RTLIL representation for module `\DSP48'.
Generating RTLIL representation for module `\DSP48E1'.
Generating RTLIL representation for module `\RAMB18E1'.
Generating RTLIL representation for module `\RAMB36E1'.
Successfully finished Verilog frontend.

4.2. Executing Verilog-2005 frontend: /home/jacobdbrown4/yosys/share/xilinx/cells_xtra.v
Parsing Verilog input from `/home/jacobdbrown4/yosys/share/xilinx/cells_xtra.v' to AST representation.
Generating RTLIL representation for module `\RAMB4_S1'.
Generating RTLIL representation for module `\RAMB4_S2'.
Generating RTLIL representation for module `\RAMB4_S4'.
Generating RTLIL representation for module `\RAMB4_S8'.
Generating RTLIL representation for module `\RAMB4_S16'.
Generating RTLIL representation for module `\RAMB4_S1_S1'.
Generating RTLIL representation for module `\RAMB4_S1_S2'.
Generating RTLIL representation for module `\RAMB4_S1_S4'.
Generating RTLIL representation for module `\RAMB4_S1_S8'.
Generating RTLIL representation for module `\RAMB4_S1_S16'.
Generating RTLIL representation for module `\RAMB4_S2_S2'.
Generating RTLIL representation for module `\RAMB4_S2_S4'.
Generating RTLIL representation for module `\RAMB4_S2_S8'.
Generating RTLIL representation for module `\RAMB4_S2_S16'.
Generating RTLIL representation for module `\RAMB4_S4_S4'.
Generating RTLIL representation for module `\RAMB4_S4_S8'.
Generating RTLIL representation for module `\RAMB4_S4_S16'.
Generating RTLIL representation for module `\RAMB4_S8_S8'.
Generating RTLIL representation for module `\RAMB4_S8_S16'.
Generating RTLIL representation for module `\RAMB4_S16_S16'.
Generating RTLIL representation for module `\RAMB16_S1'.
Generating RTLIL representation for module `\RAMB16_S2'.
Generating RTLIL representation for module `\RAMB16_S4'.
Generating RTLIL representation for module `\RAMB16_S9'.
Generating RTLIL representation for module `\RAMB16_S18'.
Generating RTLIL representation for module `\RAMB16_S36'.
Generating RTLIL representation for module `\RAMB16_S1_S1'.
Generating RTLIL representation for module `\RAMB16_S1_S2'.
Generating RTLIL representation for module `\RAMB16_S1_S4'.
Generating RTLIL representation for module `\RAMB16_S1_S9'.
Generating RTLIL representation for module `\RAMB16_S1_S18'.
Generating RTLIL representation for module `\RAMB16_S1_S36'.
Generating RTLIL representation for module `\RAMB16_S2_S2'.
Generating RTLIL representation for module `\RAMB16_S2_S4'.
Generating RTLIL representation for module `\RAMB16_S2_S9'.
Generating RTLIL representation for module `\RAMB16_S2_S18'.
Generating RTLIL representation for module `\RAMB16_S2_S36'.
Generating RTLIL representation for module `\RAMB16_S4_S4'.
Generating RTLIL representation for module `\RAMB16_S4_S9'.
Generating RTLIL representation for module `\RAMB16_S4_S18'.
Generating RTLIL representation for module `\RAMB16_S4_S36'.
Generating RTLIL representation for module `\RAMB16_S9_S9'.
Generating RTLIL representation for module `\RAMB16_S9_S18'.
Generating RTLIL representation for module `\RAMB16_S9_S36'.
Generating RTLIL representation for module `\RAMB16_S18_S18'.
Generating RTLIL representation for module `\RAMB16_S18_S36'.
Generating RTLIL representation for module `\RAMB16_S36_S36'.
Generating RTLIL representation for module `\RAMB16BWE_S18'.
Generating RTLIL representation for module `\RAMB16BWE_S36'.
Generating RTLIL representation for module `\RAMB16BWE_S18_S9'.
Generating RTLIL representation for module `\RAMB16BWE_S18_S18'.
Generating RTLIL representation for module `\RAMB16BWE_S36_S9'.
Generating RTLIL representation for module `\RAMB16BWE_S36_S18'.
Generating RTLIL representation for module `\RAMB16BWE_S36_S36'.
Generating RTLIL representation for module `\RAMB16BWER'.
Generating RTLIL representation for module `\RAMB8BWER'.
Generating RTLIL representation for module `\FIFO16'.
Generating RTLIL representation for module `\RAMB16'.
Generating RTLIL representation for module `\RAMB32_S64_ECC'.
Generating RTLIL representation for module `\FIFO18'.
Generating RTLIL representation for module `\FIFO18_36'.
Generating RTLIL representation for module `\FIFO36'.
Generating RTLIL representation for module `\FIFO36_72'.
Generating RTLIL representation for module `\RAMB18'.
Generating RTLIL representation for module `\RAMB36'.
Generating RTLIL representation for module `\RAMB18SDP'.
Generating RTLIL representation for module `\RAMB36SDP'.
Generating RTLIL representation for module `\FIFO18E1'.
Generating RTLIL representation for module `\FIFO36E1'.
Generating RTLIL representation for module `\FIFO18E2'.
Generating RTLIL representation for module `\FIFO36E2'.
Generating RTLIL representation for module `\RAMB18E2'.
Generating RTLIL representation for module `\RAMB36E2'.
Generating RTLIL representation for module `\URAM288'.
Generating RTLIL representation for module `\URAM288_BASE'.
Generating RTLIL representation for module `\DSP48E'.
Generating RTLIL representation for module `\DSP48E2'.
Generating RTLIL representation for module `\FDDRCPE'.
Generating RTLIL representation for module `\FDDRRSE'.
Generating RTLIL representation for module `\IFDDRCPE'.
Generating RTLIL representation for module `\IFDDRRSE'.
Generating RTLIL representation for module `\OFDDRCPE'.
Generating RTLIL representation for module `\OFDDRRSE'.
Generating RTLIL representation for module `\OFDDRTCPE'.
Generating RTLIL representation for module `\OFDDRTRSE'.
Generating RTLIL representation for module `\IDDR2'.
Generating RTLIL representation for module `\ODDR2'.
Generating RTLIL representation for module `\IDDR'.
Generating RTLIL representation for module `\IDDR_2CLK'.
Generating RTLIL representation for module `\ODDR'.
Generating RTLIL representation for module `\IDELAYCTRL'.
Generating RTLIL representation for module `\IDELAY'.
Generating RTLIL representation for module `\ISERDES'.
Generating RTLIL representation for module `\OSERDES'.
Generating RTLIL representation for module `\IODELAY'.
Generating RTLIL representation for module `\ISERDES_NODELAY'.
Generating RTLIL representation for module `\IODELAYE1'.
Generating RTLIL representation for module `\ISERDESE1'.
Generating RTLIL representation for module `\OSERDESE1'.
Generating RTLIL representation for module `\IDELAYE2'.
Generating RTLIL representation for module `\ODELAYE2'.
Generating RTLIL representation for module `\ISERDESE2'.
Generating RTLIL representation for module `\OSERDESE2'.
Generating RTLIL representation for module `\PHASER_IN'.
Generating RTLIL representation for module `\PHASER_IN_PHY'.
Generating RTLIL representation for module `\PHASER_OUT'.
Generating RTLIL representation for module `\PHASER_OUT_PHY'.
Generating RTLIL representation for module `\PHASER_REF'.
Generating RTLIL representation for module `\PHY_CONTROL'.
Generating RTLIL representation for module `\IDDRE1'.
Generating RTLIL representation for module `\ODDRE1'.
Generating RTLIL representation for module `\IDELAYE3'.
Generating RTLIL representation for module `\ODELAYE3'.
Generating RTLIL representation for module `\ISERDESE3'.
Generating RTLIL representation for module `\OSERDESE3'.
Generating RTLIL representation for module `\BITSLICE_CONTROL'.
Generating RTLIL representation for module `\RIU_OR'.
Generating RTLIL representation for module `\RX_BITSLICE'.
Generating RTLIL representation for module `\RXTX_BITSLICE'.
Generating RTLIL representation for module `\TX_BITSLICE'.
Generating RTLIL representation for module `\TX_BITSLICE_TRI'.
Generating RTLIL representation for module `\IODELAY2'.
Generating RTLIL representation for module `\IODRP2'.
Generating RTLIL representation for module `\IODRP2_MCB'.
Generating RTLIL representation for module `\ISERDES2'.
Generating RTLIL representation for module `\OSERDES2'.
Generating RTLIL representation for module `\IBUF_DLY_ADJ'.
Generating RTLIL representation for module `\IBUF_IBUFDISABLE'.
Generating RTLIL representation for module `\IBUF_INTERMDISABLE'.
Generating RTLIL representation for module `\IBUF_ANALOG'.
Generating RTLIL representation for module `\IBUFE3'.
Generating RTLIL representation for module `\IBUFDS'.
Generating RTLIL representation for module `\IBUFDS_DLY_ADJ'.
Generating RTLIL representation for module `\IBUFDS_IBUFDISABLE'.
Generating RTLIL representation for module `\IBUFDS_INTERMDISABLE'.
Generating RTLIL representation for module `\IBUFDS_DIFF_OUT'.
Generating RTLIL representation for module `\IBUFDS_DIFF_OUT_IBUFDISABLE'.
Generating RTLIL representation for module `\IBUFDS_DIFF_OUT_INTERMDISABLE'.
Generating RTLIL representation for module `\IBUFDSE3'.
Generating RTLIL representation for module `\IBUFDS_DPHY'.
Generating RTLIL representation for module `\IBUFGDS'.
Generating RTLIL representation for module `\IBUFGDS_DIFF_OUT'.
Generating RTLIL representation for module `\IOBUF_DCIEN'.
Generating RTLIL representation for module `\IOBUF_INTERMDISABLE'.
Generating RTLIL representation for module `\IOBUFE3'.
Generating RTLIL representation for module `\IOBUFDS'.
Generating RTLIL representation for module `\IOBUFDS_DCIEN'.
Generating RTLIL representation for module `\IOBUFDS_INTERMDISABLE'.
Generating RTLIL representation for module `\IOBUFDS_DIFF_OUT'.
Generating RTLIL representation for module `\IOBUFDS_DIFF_OUT_DCIEN'.
Generating RTLIL representation for module `\IOBUFDS_DIFF_OUT_INTERMDISABLE'.
Generating RTLIL representation for module `\IOBUFDSE3'.
Generating RTLIL representation for module `\OBUFDS'.
Generating RTLIL representation for module `\OBUFDS_DPHY'.
Generating RTLIL representation for module `\OBUFTDS'.
Generating RTLIL representation for module `\KEEPER'.
Generating RTLIL representation for module `\PULLDOWN'.
Generating RTLIL representation for module `\PULLUP'.
Generating RTLIL representation for module `\DCIRESET'.
Generating RTLIL representation for module `\HPIO_VREF'.
Generating RTLIL representation for module `\BUFGCE'.
Generating RTLIL representation for module `\BUFGCE_1'.
Generating RTLIL representation for module `\BUFGMUX'.
Generating RTLIL representation for module `\BUFGMUX_1'.
Generating RTLIL representation for module `\BUFGMUX_CTRL'.
Generating RTLIL representation for module `\BUFGMUX_VIRTEX4'.
Generating RTLIL representation for module `\BUFG_GT'.
Generating RTLIL representation for module `\BUFG_GT_SYNC'.
Generating RTLIL representation for module `\BUFG_PS'.
Generating RTLIL representation for module `\BUFGCE_DIV'.
Generating RTLIL representation for module `\BUFH'.
Generating RTLIL representation for module `\BUFIO2'.
Generating RTLIL representation for module `\BUFIO2_2CLK'.
Generating RTLIL representation for module `\BUFIO2FB'.
Generating RTLIL representation for module `\BUFPLL'.
Generating RTLIL representation for module `\BUFPLL_MCB'.
Generating RTLIL representation for module `\BUFIO'.
Generating RTLIL representation for module `\BUFIODQS'.
Generating RTLIL representation for module `\BUFR'.
Generating RTLIL representation for module `\BUFMR'.
Generating RTLIL representation for module `\BUFMRCE'.
Generating RTLIL representation for module `\DCM'.
Generating RTLIL representation for module `\DCM_SP'.
Generating RTLIL representation for module `\DCM_CLKGEN'.
Generating RTLIL representation for module `\DCM_ADV'.
Generating RTLIL representation for module `\DCM_BASE'.
Generating RTLIL representation for module `\DCM_PS'.
Generating RTLIL representation for module `\PMCD'.
Generating RTLIL representation for module `\PLL_ADV'.
Generating RTLIL representation for module `\PLL_BASE'.
Generating RTLIL representation for module `\MMCM_ADV'.
Generating RTLIL representation for module `\MMCM_BASE'.
Generating RTLIL representation for module `\MMCME2_ADV'.
Generating RTLIL representation for module `\MMCME2_BASE'.
Generating RTLIL representation for module `\PLLE2_ADV'.
Generating RTLIL representation for module `\PLLE2_BASE'.
Generating RTLIL representation for module `\MMCME3_ADV'.
Generating RTLIL representation for module `\MMCME3_BASE'.
Generating RTLIL representation for module `\PLLE3_ADV'.
Generating RTLIL representation for module `\PLLE3_BASE'.
Generating RTLIL representation for module `\MMCME4_ADV'.
Generating RTLIL representation for module `\MMCME4_BASE'.
Generating RTLIL representation for module `\PLLE4_ADV'.
Generating RTLIL representation for module `\PLLE4_BASE'.
Generating RTLIL representation for module `\BUFT'.
Generating RTLIL representation for module `\IN_FIFO'.
Generating RTLIL representation for module `\OUT_FIFO'.
Generating RTLIL representation for module `\HARD_SYNC'.
Generating RTLIL representation for module `\STARTUP_SPARTAN3'.
Generating RTLIL representation for module `\STARTUP_SPARTAN3E'.
Generating RTLIL representation for module `\STARTUP_SPARTAN3A'.
Generating RTLIL representation for module `\STARTUP_SPARTAN6'.
Generating RTLIL representation for module `\STARTUP_VIRTEX4'.
Generating RTLIL representation for module `\STARTUP_VIRTEX5'.
Generating RTLIL representation for module `\STARTUP_VIRTEX6'.
Generating RTLIL representation for module `\STARTUPE2'.
Generating RTLIL representation for module `\STARTUPE3'.
Generating RTLIL representation for module `\CAPTURE_SPARTAN3'.
Generating RTLIL representation for module `\CAPTURE_SPARTAN3A'.
Generating RTLIL representation for module `\CAPTURE_VIRTEX4'.
Generating RTLIL representation for module `\CAPTURE_VIRTEX5'.
Generating RTLIL representation for module `\CAPTURE_VIRTEX6'.
Generating RTLIL representation for module `\CAPTUREE2'.
Generating RTLIL representation for module `\ICAP_SPARTAN3A'.
Generating RTLIL representation for module `\ICAP_SPARTAN6'.
Generating RTLIL representation for module `\ICAP_VIRTEX4'.
Generating RTLIL representation for module `\ICAP_VIRTEX5'.
Generating RTLIL representation for module `\ICAP_VIRTEX6'.
Generating RTLIL representation for module `\ICAPE2'.
Generating RTLIL representation for module `\ICAPE3'.
Generating RTLIL representation for module `\BSCAN_SPARTAN3'.
Generating RTLIL representation for module `\BSCAN_SPARTAN3A'.
Generating RTLIL representation for module `\BSCAN_SPARTAN6'.
Generating RTLIL representation for module `\BSCAN_VIRTEX4'.
Generating RTLIL representation for module `\BSCAN_VIRTEX5'.
Generating RTLIL representation for module `\BSCAN_VIRTEX6'.
Generating RTLIL representation for module `\BSCANE2'.
Generating RTLIL representation for module `\DNA_PORT'.
Generating RTLIL representation for module `\DNA_PORTE2'.
Generating RTLIL representation for module `\FRAME_ECC_VIRTEX4'.
Generating RTLIL representation for module `\FRAME_ECC_VIRTEX5'.
Generating RTLIL representation for module `\FRAME_ECC_VIRTEX6'.
Generating RTLIL representation for module `\FRAME_ECCE2'.
Generating RTLIL representation for module `\FRAME_ECCE3'.
Generating RTLIL representation for module `\FRAME_ECCE4'.
Generating RTLIL representation for module `\USR_ACCESS_VIRTEX4'.
Generating RTLIL representation for module `\USR_ACCESS_VIRTEX5'.
Generating RTLIL representation for module `\USR_ACCESS_VIRTEX6'.
Generating RTLIL representation for module `\USR_ACCESSE2'.
Generating RTLIL representation for module `\POST_CRC_INTERNAL'.
Generating RTLIL representation for module `\SUSPEND_SYNC'.
Generating RTLIL representation for module `\KEY_CLEAR'.
Generating RTLIL representation for module `\MASTER_JTAG'.
Generating RTLIL representation for module `\SPI_ACCESS'.
Generating RTLIL representation for module `\EFUSE_USR'.
Generating RTLIL representation for module `\SYSMON'.
Generating RTLIL representation for module `\XADC'.
Generating RTLIL representation for module `\SYSMONE1'.
Generating RTLIL representation for module `\SYSMONE4'.
Generating RTLIL representation for module `\GTPA1_DUAL'.
Generating RTLIL representation for module `\GT11_CUSTOM'.
Generating RTLIL representation for module `\GT11_DUAL'.
Generating RTLIL representation for module `\GT11CLK'.
Generating RTLIL representation for module `\GT11CLK_MGT'.
Generating RTLIL representation for module `\GTP_DUAL'.
Generating RTLIL representation for module `\GTX_DUAL'.
Generating RTLIL representation for module `\CRC32'.
Generating RTLIL representation for module `\CRC64'.
Generating RTLIL representation for module `\GTHE1_QUAD'.
Generating RTLIL representation for module `\GTXE1'.
Generating RTLIL representation for module `\IBUFDS_GTXE1'.
Generating RTLIL representation for module `\IBUFDS_GTHE1'.
Generating RTLIL representation for module `\GTHE2_CHANNEL'.
Generating RTLIL representation for module `\GTHE2_COMMON'.
Generating RTLIL representation for module `\GTPE2_CHANNEL'.
Generating RTLIL representation for module `\GTPE2_COMMON'.
Generating RTLIL representation for module `\GTXE2_CHANNEL'.
Generating RTLIL representation for module `\GTXE2_COMMON'.
Generating RTLIL representation for module `\IBUFDS_GTE2'.
Generating RTLIL representation for module `\GTHE3_CHANNEL'.
Generating RTLIL representation for module `\GTHE3_COMMON'.
Generating RTLIL representation for module `\GTYE3_CHANNEL'.
Generating RTLIL representation for module `\GTYE3_COMMON'.
Generating RTLIL representation for module `\IBUFDS_GTE3'.
Generating RTLIL representation for module `\OBUFDS_GTE3'.
Generating RTLIL representation for module `\OBUFDS_GTE3_ADV'.
Generating RTLIL representation for module `\GTHE4_CHANNEL'.
Generating RTLIL representation for module `\GTHE4_COMMON'.
Generating RTLIL representation for module `\GTYE4_CHANNEL'.
Generating RTLIL representation for module `\GTYE4_COMMON'.
Generating RTLIL representation for module `\IBUFDS_GTE4'.
Generating RTLIL representation for module `\OBUFDS_GTE4'.
Generating RTLIL representation for module `\OBUFDS_GTE4_ADV'.
Generating RTLIL representation for module `\GTM_DUAL'.
Generating RTLIL representation for module `\IBUFDS_GTM'.
Generating RTLIL representation for module `\OBUFDS_GTM'.
Generating RTLIL representation for module `\OBUFDS_GTM_ADV'.
Generating RTLIL representation for module `\HSDAC'.
Generating RTLIL representation for module `\HSADC'.
Generating RTLIL representation for module `\RFDAC'.
Generating RTLIL representation for module `\RFADC'.
Generating RTLIL representation for module `\PCIE_A1'.
Generating RTLIL representation for module `\PCIE_EP'.
Generating RTLIL representation for module `\PCIE_2_0'.
Generating RTLIL representation for module `\PCIE_2_1'.
Generating RTLIL representation for module `\PCIE_3_0'.
Generating RTLIL representation for module `\PCIE_3_1'.
Generating RTLIL representation for module `\PCIE40E4'.
Generating RTLIL representation for module `\PCIE4CE4'.
Generating RTLIL representation for module `\EMAC'.
Generating RTLIL representation for module `\TEMAC'.
Generating RTLIL representation for module `\TEMAC_SINGLE'.
Generating RTLIL representation for module `\CMAC'.
Generating RTLIL representation for module `\CMACE4'.
Generating RTLIL representation for module `\MCB'.
Generating RTLIL representation for module `\HBM_REF_CLK'.
Generating RTLIL representation for module `\HBM_SNGLBLI_INTF_APB'.
Generating RTLIL representation for module `\HBM_SNGLBLI_INTF_AXI'.
Generating RTLIL representation for module `\HBM_ONE_STACK_INTF'.
Generating RTLIL representation for module `\HBM_TWO_STACK_INTF'.
Generating RTLIL representation for module `\PPC405_ADV'.
Generating RTLIL representation for module `\PPC440'.
Generating RTLIL representation for module `\PS7'.
Generating RTLIL representation for module `\PS8'.
Generating RTLIL representation for module `\ILKN'.
Generating RTLIL representation for module `\ILKNE4'.
Generating RTLIL representation for module `\VCU'.
Generating RTLIL representation for module `\FE'.
Successfully finished Verilog frontend.

4.3. Executing HIERARCHY pass (managing design hierarchy).

4.3.1. Analyzing design hierarchy..
Top module:  \toggle

4.3.2. Analyzing design hierarchy..
Top module:  \toggle
Removed 0 unused modules.

4.4. Executing PROC pass (convert processes to netlists).

4.4.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

4.4.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Marked 1 switch rules as full_case in process $proc$/home/jacobdbrown4/yosys/share/xilinx/cells_sim.v:1981$1101 in module RAM64M.
Marked 1 switch rules as full_case in process $proc$/home/jacobdbrown4/yosys/share/xilinx/cells_sim.v:1807$929 in module RAM32M.
Marked 1 switch rules as full_case in process $proc$/home/jacobdbrown4/yosys/share/xilinx/cells_sim.v:1711$859 in module RAM128X1D.
Marked 1 switch rules as full_case in process $proc$/home/jacobdbrown4/yosys/share/xilinx/cells_sim.v:1606$811 in module RAM64X1D.
Marked 1 switch rules as full_case in process $proc$/home/jacobdbrown4/yosys/share/xilinx/cells_sim.v:1560$784 in module RAM32X1D_1.
Marked 1 switch rules as full_case in process $proc$/home/jacobdbrown4/yosys/share/xilinx/cells_sim.v:1501$745 in module RAM32X1D.
Marked 1 switch rules as full_case in process $proc$/home/jacobdbrown4/yosys/share/xilinx/cells_sim.v:810$608 in module FDPE_1.
Marked 1 switch rules as full_case in process $proc$/home/jacobdbrown4/yosys/share/xilinx/cells_sim.v:769$605 in module FDPE.
Marked 1 switch rules as full_case in process $proc$/home/jacobdbrown4/yosys/share/xilinx/cells_sim.v:731$590 in module FDCE_1.
Marked 1 switch rules as full_case in process $proc$/home/jacobdbrown4/yosys/share/xilinx/cells_sim.v:690$587 in module FDCE.
Marked 1 switch rules as full_case in process $proc$/home/jacobdbrown4/yosys/share/xilinx/cells_sim.v:587$572 in module FDSE_1.
Marked 1 switch rules as full_case in process $proc$/home/jacobdbrown4/yosys/share/xilinx/cells_sim.v:554$568 in module FDSE.
Marked 1 switch rules as full_case in process $proc$/home/jacobdbrown4/yosys/share/xilinx/cells_sim.v:522$550 in module FDRE_1.
Marked 1 switch rules as full_case in process $proc$/home/jacobdbrown4/yosys/share/xilinx/cells_sim.v:489$546 in module FDRE.
Marked 1 switch rules as full_case in process $proc$../yosys_help_test/toggle.sv:22$1 in module toggle.
Removed a total of 0 dead cases.

4.4.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 1 redundant assignment.
Promoted 87 assignments to connections.

4.4.4. Executing PROC_INIT pass (extract init attributes).
Found init rule in `\SRLC32E.$proc$/home/jacobdbrown4/yosys/share/xilinx/cells_sim.v:2400$1306'.
  Set init value: \r = 0
Found init rule in `\SRLC16E.$proc$/home/jacobdbrown4/yosys/share/xilinx/cells_sim.v:2356$1299'.
  Set init value: \r = 16'0000000000000000
Found init rule in `\SRLC16.$proc$/home/jacobdbrown4/yosys/share/xilinx/cells_sim.v:2324$1292'.
  Set init value: \r = 16'0000000000000000
Found init rule in `\SRL16E.$proc$/home/jacobdbrown4/yosys/share/xilinx/cells_sim.v:2287$1289'.
  Set init value: \r = 16'0000000000000000
Found init rule in `\SRL16.$proc$/home/jacobdbrown4/yosys/share/xilinx/cells_sim.v:2259$1282'.
  Set init value: \r = 16'0000000000000000
Found init rule in `\RAM64M.$proc$/home/jacobdbrown4/yosys/share/xilinx/cells_sim.v:1975$1207'.
  Set init value: \mem_d = 64'0000000000000000000000000000000000000000000000000000000000000000
Found init rule in `\RAM64M.$proc$/home/jacobdbrown4/yosys/share/xilinx/cells_sim.v:1974$1206'.
  Set init value: \mem_c = 64'0000000000000000000000000000000000000000000000000000000000000000
Found init rule in `\RAM64M.$proc$/home/jacobdbrown4/yosys/share/xilinx/cells_sim.v:1973$1205'.
  Set init value: \mem_b = 64'0000000000000000000000000000000000000000000000000000000000000000
Found init rule in `\RAM64M.$proc$/home/jacobdbrown4/yosys/share/xilinx/cells_sim.v:1972$1204'.
  Set init value: \mem_a = 64'0000000000000000000000000000000000000000000000000000000000000000
Found init rule in `\RAM32M.$proc$/home/jacobdbrown4/yosys/share/xilinx/cells_sim.v:1801$1055'.
  Set init value: \mem_d = 64'0000000000000000000000000000000000000000000000000000000000000000
Found init rule in `\RAM32M.$proc$/home/jacobdbrown4/yosys/share/xilinx/cells_sim.v:1800$1054'.
  Set init value: \mem_c = 64'0000000000000000000000000000000000000000000000000000000000000000
Found init rule in `\RAM32M.$proc$/home/jacobdbrown4/yosys/share/xilinx/cells_sim.v:1799$1053'.
  Set init value: \mem_b = 64'0000000000000000000000000000000000000000000000000000000000000000
Found init rule in `\RAM32M.$proc$/home/jacobdbrown4/yosys/share/xilinx/cells_sim.v:1798$1052'.
  Set init value: \mem_a = 64'0000000000000000000000000000000000000000000000000000000000000000
Found init rule in `\RAM128X1D.$proc$/home/jacobdbrown4/yosys/share/xilinx/cells_sim.v:1707$896'.
  Set init value: \mem = 128'00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
Found init rule in `\RAM64X1D.$proc$/home/jacobdbrown4/yosys/share/xilinx/cells_sim.v:1602$848'.
  Set init value: \mem = 64'0000000000000000000000000000000000000000000000000000000000000000
Found init rule in `\RAM32X1D_1.$proc$/home/jacobdbrown4/yosys/share/xilinx/cells_sim.v:1556$803'.
  Set init value: \mem = 0
Found init rule in `\RAM32X1D.$proc$/home/jacobdbrown4/yosys/share/xilinx/cells_sim.v:1497$776'.
  Set init value: \mem = 0
Found init rule in `\FDPE_1.$proc$/home/jacobdbrown4/yosys/share/xilinx/cells_sim.v:0$611'.
  Set init value: \Q = 1'1
Found init rule in `\FDPE.$proc$/home/jacobdbrown4/yosys/share/xilinx/cells_sim.v:0$607'.
  Set init value: \Q = 1'1
Found init rule in `\FDCE_1.$proc$/home/jacobdbrown4/yosys/share/xilinx/cells_sim.v:0$593'.
  Set init value: \Q = 1'0
Found init rule in `\FDCE.$proc$/home/jacobdbrown4/yosys/share/xilinx/cells_sim.v:0$589'.
  Set init value: \Q = 1'0
Found init rule in `\FDSE_1.$proc$/home/jacobdbrown4/yosys/share/xilinx/cells_sim.v:0$575'.
  Set init value: \Q = 1'1
Found init rule in `\FDSE.$proc$/home/jacobdbrown4/yosys/share/xilinx/cells_sim.v:0$571'.
  Set init value: \Q = 1'1
Found init rule in `\FDRE_1.$proc$/home/jacobdbrown4/yosys/share/xilinx/cells_sim.v:0$553'.
  Set init value: \Q = 1'0
Found init rule in `\FDRE.$proc$/home/jacobdbrown4/yosys/share/xilinx/cells_sim.v:0$549'.
  Set init value: \Q = 1'0

4.4.5. Executing PROC_ARST pass (detect async resets in processes).
Found async reset \PRE in `\FDPE_1.$proc$/home/jacobdbrown4/yosys/share/xilinx/cells_sim.v:810$608'.
Found async reset \PRE in `\FDPE.$proc$/home/jacobdbrown4/yosys/share/xilinx/cells_sim.v:769$605'.
Found async reset \CLR in `\FDCE_1.$proc$/home/jacobdbrown4/yosys/share/xilinx/cells_sim.v:731$590'.
Found async reset \CLR in `\FDCE.$proc$/home/jacobdbrown4/yosys/share/xilinx/cells_sim.v:690$587'.

4.4.6. Executing PROC_ROM pass (convert switches to ROMs).
Converted 0 switches.
<suppressed ~22 debug messages>

4.4.7. Executing PROC_MUX pass (convert decision trees to multiplexers).
Creating decoders for process `\SRLC32E.$proc$/home/jacobdbrown4/yosys/share/xilinx/cells_sim.v:2400$1306'.
Creating decoders for process `\SRLC32E.$proc$/home/jacobdbrown4/yosys/share/xilinx/cells_sim.v:2408$1305'.
     1/1: $0\r[31:0]
Creating decoders for process `\SRLC16E.$proc$/home/jacobdbrown4/yosys/share/xilinx/cells_sim.v:2356$1299'.
Creating decoders for process `\SRLC16E.$proc$/home/jacobdbrown4/yosys/share/xilinx/cells_sim.v:2364$1298'.
     1/1: $0\r[15:0]
Creating decoders for process `\SRLC16.$proc$/home/jacobdbrown4/yosys/share/xilinx/cells_sim.v:2324$1292'.
Creating decoders for process `\SRLC16.$proc$/home/jacobdbrown4/yosys/share/xilinx/cells_sim.v:2327$1291'.
Creating decoders for process `\SRL16E.$proc$/home/jacobdbrown4/yosys/share/xilinx/cells_sim.v:2287$1289'.
Creating decoders for process `\SRL16E.$proc$/home/jacobdbrown4/yosys/share/xilinx/cells_sim.v:2294$1288'.
     1/1: $0\r[15:0]
Creating decoders for process `\SRL16.$proc$/home/jacobdbrown4/yosys/share/xilinx/cells_sim.v:2259$1282'.
Creating decoders for process `\SRL16.$proc$/home/jacobdbrown4/yosys/share/xilinx/cells_sim.v:2261$1281'.
Creating decoders for process `\RAM64M.$proc$/home/jacobdbrown4/yosys/share/xilinx/cells_sim.v:1975$1207'.
Creating decoders for process `\RAM64M.$proc$/home/jacobdbrown4/yosys/share/xilinx/cells_sim.v:1974$1206'.
Creating decoders for process `\RAM64M.$proc$/home/jacobdbrown4/yosys/share/xilinx/cells_sim.v:1973$1205'.
Creating decoders for process `\RAM64M.$proc$/home/jacobdbrown4/yosys/share/xilinx/cells_sim.v:1972$1204'.
Creating decoders for process `\RAM64M.$proc$/home/jacobdbrown4/yosys/share/xilinx/cells_sim.v:1981$1101'.
     1/16: $1$lookahead\mem_d$1100[63:0]$1133
     2/16: $1$bitselwrite$data$/home/jacobdbrown4/yosys/share/xilinx/cells_sim.v:1986$1090[63:0]$1128
     3/16: $1$bitselwrite$mask$/home/jacobdbrown4/yosys/share/xilinx/cells_sim.v:1986$1089[63:0]$1127
     4/16: $1$bitselwrite$sel$/home/jacobdbrown4/yosys/share/xilinx/cells_sim.v:1986$1091[5:0]$1129
     5/16: $1$lookahead\mem_c$1099[63:0]$1132
     6/16: $1$bitselwrite$data$/home/jacobdbrown4/yosys/share/xilinx/cells_sim.v:1985$1087[63:0]$1125
     7/16: $1$bitselwrite$mask$/home/jacobdbrown4/yosys/share/xilinx/cells_sim.v:1985$1086[63:0]$1124
     8/16: $1$bitselwrite$sel$/home/jacobdbrown4/yosys/share/xilinx/cells_sim.v:1985$1088[5:0]$1126
     9/16: $1$lookahead\mem_b$1098[63:0]$1131
    10/16: $1$bitselwrite$data$/home/jacobdbrown4/yosys/share/xilinx/cells_sim.v:1984$1084[63:0]$1122
    11/16: $1$bitselwrite$mask$/home/jacobdbrown4/yosys/share/xilinx/cells_sim.v:1984$1083[63:0]$1121
    12/16: $1$bitselwrite$sel$/home/jacobdbrown4/yosys/share/xilinx/cells_sim.v:1984$1085[5:0]$1123
    13/16: $1$lookahead\mem_a$1097[63:0]$1130
    14/16: $1$bitselwrite$data$/home/jacobdbrown4/yosys/share/xilinx/cells_sim.v:1983$1081[63:0]$1119
    15/16: $1$bitselwrite$mask$/home/jacobdbrown4/yosys/share/xilinx/cells_sim.v:1983$1080[63:0]$1118
    16/16: $1$bitselwrite$sel$/home/jacobdbrown4/yosys/share/xilinx/cells_sim.v:1983$1082[5:0]$1120
Creating decoders for process `\RAM32M.$proc$/home/jacobdbrown4/yosys/share/xilinx/cells_sim.v:1801$1055'.
Creating decoders for process `\RAM32M.$proc$/home/jacobdbrown4/yosys/share/xilinx/cells_sim.v:1800$1054'.
Creating decoders for process `\RAM32M.$proc$/home/jacobdbrown4/yosys/share/xilinx/cells_sim.v:1799$1053'.
Creating decoders for process `\RAM32M.$proc$/home/jacobdbrown4/yosys/share/xilinx/cells_sim.v:1798$1052'.
Creating decoders for process `\RAM32M.$proc$/home/jacobdbrown4/yosys/share/xilinx/cells_sim.v:1807$929'.
     1/16: $1$lookahead\mem_d$928[63:0]$961
     2/16: $1$bitselwrite$data$/home/jacobdbrown4/yosys/share/xilinx/cells_sim.v:1812$910[63:0]$956
     3/16: $1$bitselwrite$mask$/home/jacobdbrown4/yosys/share/xilinx/cells_sim.v:1812$909[63:0]$955
     4/16: $1$bitselwrite$sel$/home/jacobdbrown4/yosys/share/xilinx/cells_sim.v:1812$911[31:0]$957
     5/16: $1$lookahead\mem_c$927[63:0]$960
     6/16: $1$bitselwrite$data$/home/jacobdbrown4/yosys/share/xilinx/cells_sim.v:1811$907[63:0]$953
     7/16: $1$bitselwrite$mask$/home/jacobdbrown4/yosys/share/xilinx/cells_sim.v:1811$906[63:0]$952
     8/16: $1$bitselwrite$sel$/home/jacobdbrown4/yosys/share/xilinx/cells_sim.v:1811$908[31:0]$954
     9/16: $1$lookahead\mem_b$926[63:0]$959
    10/16: $1$bitselwrite$data$/home/jacobdbrown4/yosys/share/xilinx/cells_sim.v:1810$904[63:0]$950
    11/16: $1$bitselwrite$mask$/home/jacobdbrown4/yosys/share/xilinx/cells_sim.v:1810$903[63:0]$949
    12/16: $1$bitselwrite$sel$/home/jacobdbrown4/yosys/share/xilinx/cells_sim.v:1810$905[31:0]$951
    13/16: $1$lookahead\mem_a$925[63:0]$958
    14/16: $1$bitselwrite$data$/home/jacobdbrown4/yosys/share/xilinx/cells_sim.v:1809$901[63:0]$947
    15/16: $1$bitselwrite$mask$/home/jacobdbrown4/yosys/share/xilinx/cells_sim.v:1809$900[63:0]$946
    16/16: $1$bitselwrite$sel$/home/jacobdbrown4/yosys/share/xilinx/cells_sim.v:1809$902[31:0]$948
Creating decoders for process `\RAM128X1D.$proc$/home/jacobdbrown4/yosys/share/xilinx/cells_sim.v:1707$896'.
Creating decoders for process `\RAM128X1D.$proc$/home/jacobdbrown4/yosys/share/xilinx/cells_sim.v:1711$859'.
     1/4: $1$lookahead\mem$858[127:0]$867
     2/4: $1$bitselwrite$data$/home/jacobdbrown4/yosys/share/xilinx/cells_sim.v:1711$853[127:0]$865
     3/4: $1$bitselwrite$mask$/home/jacobdbrown4/yosys/share/xilinx/cells_sim.v:1711$852[127:0]$864
     4/4: $1$bitselwrite$sel$/home/jacobdbrown4/yosys/share/xilinx/cells_sim.v:1711$854[6:0]$866
Creating decoders for process `\RAM64X1D.$proc$/home/jacobdbrown4/yosys/share/xilinx/cells_sim.v:1602$848'.
Creating decoders for process `\RAM64X1D.$proc$/home/jacobdbrown4/yosys/share/xilinx/cells_sim.v:1606$811'.
     1/4: $1$lookahead\mem$810[63:0]$819
     2/4: $1$bitselwrite$data$/home/jacobdbrown4/yosys/share/xilinx/cells_sim.v:1606$805[63:0]$817
     3/4: $1$bitselwrite$mask$/home/jacobdbrown4/yosys/share/xilinx/cells_sim.v:1606$804[63:0]$816
     4/4: $1$bitselwrite$sel$/home/jacobdbrown4/yosys/share/xilinx/cells_sim.v:1606$806[5:0]$818
Creating decoders for process `\RAM32X1D_1.$proc$/home/jacobdbrown4/yosys/share/xilinx/cells_sim.v:1556$803'.
Creating decoders for process `\RAM32X1D_1.$proc$/home/jacobdbrown4/yosys/share/xilinx/cells_sim.v:1560$784'.
     1/4: $1$lookahead\mem$783[31:0]$792
     2/4: $1$bitselwrite$data$/home/jacobdbrown4/yosys/share/xilinx/cells_sim.v:1560$778[31:0]$790
     3/4: $1$bitselwrite$mask$/home/jacobdbrown4/yosys/share/xilinx/cells_sim.v:1560$777[31:0]$789
     4/4: $1$bitselwrite$sel$/home/jacobdbrown4/yosys/share/xilinx/cells_sim.v:1560$779[4:0]$791
Creating decoders for process `\RAM32X1D.$proc$/home/jacobdbrown4/yosys/share/xilinx/cells_sim.v:1497$776'.
Creating decoders for process `\RAM32X1D.$proc$/home/jacobdbrown4/yosys/share/xilinx/cells_sim.v:1501$745'.
     1/4: $1$lookahead\mem$744[31:0]$753
     2/4: $1$bitselwrite$data$/home/jacobdbrown4/yosys/share/xilinx/cells_sim.v:1501$739[31:0]$751
     3/4: $1$bitselwrite$mask$/home/jacobdbrown4/yosys/share/xilinx/cells_sim.v:1501$738[31:0]$750
     4/4: $1$bitselwrite$sel$/home/jacobdbrown4/yosys/share/xilinx/cells_sim.v:1501$740[4:0]$752
Creating decoders for process `\FDPE_1.$proc$/home/jacobdbrown4/yosys/share/xilinx/cells_sim.v:0$611'.
Creating decoders for process `\FDPE_1.$proc$/home/jacobdbrown4/yosys/share/xilinx/cells_sim.v:810$608'.
     1/1: $0\Q[0:0]
Creating decoders for process `\FDPE.$proc$/home/jacobdbrown4/yosys/share/xilinx/cells_sim.v:0$607'.
Creating decoders for process `\FDPE.$proc$/home/jacobdbrown4/yosys/share/xilinx/cells_sim.v:769$605'.
     1/1: $0\Q[0:0]
Creating decoders for process `\FDCE_1.$proc$/home/jacobdbrown4/yosys/share/xilinx/cells_sim.v:0$593'.
Creating decoders for process `\FDCE_1.$proc$/home/jacobdbrown4/yosys/share/xilinx/cells_sim.v:731$590'.
     1/1: $0\Q[0:0]
Creating decoders for process `\FDCE.$proc$/home/jacobdbrown4/yosys/share/xilinx/cells_sim.v:0$589'.
Creating decoders for process `\FDCE.$proc$/home/jacobdbrown4/yosys/share/xilinx/cells_sim.v:690$587'.
     1/1: $0\Q[0:0]
Creating decoders for process `\FDSE_1.$proc$/home/jacobdbrown4/yosys/share/xilinx/cells_sim.v:0$575'.
Creating decoders for process `\FDSE_1.$proc$/home/jacobdbrown4/yosys/share/xilinx/cells_sim.v:587$572'.
     1/1: $0\Q[0:0]
Creating decoders for process `\FDSE.$proc$/home/jacobdbrown4/yosys/share/xilinx/cells_sim.v:0$571'.
Creating decoders for process `\FDSE.$proc$/home/jacobdbrown4/yosys/share/xilinx/cells_sim.v:554$568'.
     1/1: $0\Q[0:0]
Creating decoders for process `\FDRE_1.$proc$/home/jacobdbrown4/yosys/share/xilinx/cells_sim.v:0$553'.
Creating decoders for process `\FDRE_1.$proc$/home/jacobdbrown4/yosys/share/xilinx/cells_sim.v:522$550'.
     1/1: $0\Q[0:0]
Creating decoders for process `\FDRE.$proc$/home/jacobdbrown4/yosys/share/xilinx/cells_sim.v:0$549'.
Creating decoders for process `\FDRE.$proc$/home/jacobdbrown4/yosys/share/xilinx/cells_sim.v:489$546'.
     1/1: $0\Q[0:0]
Creating decoders for process `\toggle.$proc$../yosys_help_test/toggle.sv:22$1'.
     1/1: $0\out[0:0]

4.4.8. Executing PROC_DLATCH pass (convert process syncs to latches).

4.4.9. Executing PROC_DFF pass (convert process syncs to FFs).
Creating register for signal `\SRLC32E.\r' using process `\SRLC32E.$proc$/home/jacobdbrown4/yosys/share/xilinx/cells_sim.v:2408$1305'.
  created $dff cell `$procdff$1540' with positive edge clock.
Creating register for signal `\SRLC16E.\r' using process `\SRLC16E.$proc$/home/jacobdbrown4/yosys/share/xilinx/cells_sim.v:2364$1298'.
  created $dff cell `$procdff$1541' with positive edge clock.
Creating register for signal `\SRLC16.\r' using process `\SRLC16.$proc$/home/jacobdbrown4/yosys/share/xilinx/cells_sim.v:2327$1291'.
  created $dff cell `$procdff$1542' with positive edge clock.
Creating register for signal `\SRL16E.\r' using process `\SRL16E.$proc$/home/jacobdbrown4/yosys/share/xilinx/cells_sim.v:2294$1288'.
  created $dff cell `$procdff$1543' with positive edge clock.
Creating register for signal `\SRL16.\r' using process `\SRL16.$proc$/home/jacobdbrown4/yosys/share/xilinx/cells_sim.v:2261$1281'.
  created $dff cell `$procdff$1544' with positive edge clock.
Creating register for signal `\RAM64M.\mem_a' using process `\RAM64M.$proc$/home/jacobdbrown4/yosys/share/xilinx/cells_sim.v:1981$1101'.
  created $dff cell `$procdff$1545' with positive edge clock.
Creating register for signal `\RAM64M.\mem_b' using process `\RAM64M.$proc$/home/jacobdbrown4/yosys/share/xilinx/cells_sim.v:1981$1101'.
  created $dff cell `$procdff$1546' with positive edge clock.
Creating register for signal `\RAM64M.\mem_c' using process `\RAM64M.$proc$/home/jacobdbrown4/yosys/share/xilinx/cells_sim.v:1981$1101'.
  created $dff cell `$procdff$1547' with positive edge clock.
Creating register for signal `\RAM64M.\mem_d' using process `\RAM64M.$proc$/home/jacobdbrown4/yosys/share/xilinx/cells_sim.v:1981$1101'.
  created $dff cell `$procdff$1548' with positive edge clock.
Creating register for signal `\RAM64M.$bitselwrite$mask$/home/jacobdbrown4/yosys/share/xilinx/cells_sim.v:1983$1080' using process `\RAM64M.$proc$/home/jacobdbrown4/yosys/share/xilinx/cells_sim.v:1981$1101'.
  created $dff cell `$procdff$1549' with positive edge clock.
Creating register for signal `\RAM64M.$bitselwrite$data$/home/jacobdbrown4/yosys/share/xilinx/cells_sim.v:1983$1081' using process `\RAM64M.$proc$/home/jacobdbrown4/yosys/share/xilinx/cells_sim.v:1981$1101'.
  created $dff cell `$procdff$1550' with positive edge clock.
Creating register for signal `\RAM64M.$bitselwrite$sel$/home/jacobdbrown4/yosys/share/xilinx/cells_sim.v:1983$1082' using process `\RAM64M.$proc$/home/jacobdbrown4/yosys/share/xilinx/cells_sim.v:1981$1101'.
  created $dff cell `$procdff$1551' with positive edge clock.
Creating register for signal `\RAM64M.$bitselwrite$mask$/home/jacobdbrown4/yosys/share/xilinx/cells_sim.v:1984$1083' using process `\RAM64M.$proc$/home/jacobdbrown4/yosys/share/xilinx/cells_sim.v:1981$1101'.
  created $dff cell `$procdff$1552' with positive edge clock.
Creating register for signal `\RAM64M.$bitselwrite$data$/home/jacobdbrown4/yosys/share/xilinx/cells_sim.v:1984$1084' using process `\RAM64M.$proc$/home/jacobdbrown4/yosys/share/xilinx/cells_sim.v:1981$1101'.
  created $dff cell `$procdff$1553' with positive edge clock.
Creating register for signal `\RAM64M.$bitselwrite$sel$/home/jacobdbrown4/yosys/share/xilinx/cells_sim.v:1984$1085' using process `\RAM64M.$proc$/home/jacobdbrown4/yosys/share/xilinx/cells_sim.v:1981$1101'.
  created $dff cell `$procdff$1554' with positive edge clock.
Creating register for signal `\RAM64M.$bitselwrite$mask$/home/jacobdbrown4/yosys/share/xilinx/cells_sim.v:1985$1086' using process `\RAM64M.$proc$/home/jacobdbrown4/yosys/share/xilinx/cells_sim.v:1981$1101'.
  created $dff cell `$procdff$1555' with positive edge clock.
Creating register for signal `\RAM64M.$bitselwrite$data$/home/jacobdbrown4/yosys/share/xilinx/cells_sim.v:1985$1087' using process `\RAM64M.$proc$/home/jacobdbrown4/yosys/share/xilinx/cells_sim.v:1981$1101'.
  created $dff cell `$procdff$1556' with positive edge clock.
Creating register for signal `\RAM64M.$bitselwrite$sel$/home/jacobdbrown4/yosys/share/xilinx/cells_sim.v:1985$1088' using process `\RAM64M.$proc$/home/jacobdbrown4/yosys/share/xilinx/cells_sim.v:1981$1101'.
  created $dff cell `$procdff$1557' with positive edge clock.
Creating register for signal `\RAM64M.$bitselwrite$mask$/home/jacobdbrown4/yosys/share/xilinx/cells_sim.v:1986$1089' using process `\RAM64M.$proc$/home/jacobdbrown4/yosys/share/xilinx/cells_sim.v:1981$1101'.
  created $dff cell `$procdff$1558' with positive edge clock.
Creating register for signal `\RAM64M.$bitselwrite$data$/home/jacobdbrown4/yosys/share/xilinx/cells_sim.v:1986$1090' using process `\RAM64M.$proc$/home/jacobdbrown4/yosys/share/xilinx/cells_sim.v:1981$1101'.
  created $dff cell `$procdff$1559' with positive edge clock.
Creating register for signal `\RAM64M.$bitselwrite$sel$/home/jacobdbrown4/yosys/share/xilinx/cells_sim.v:1986$1091' using process `\RAM64M.$proc$/home/jacobdbrown4/yosys/share/xilinx/cells_sim.v:1981$1101'.
  created $dff cell `$procdff$1560' with positive edge clock.
Creating register for signal `\RAM64M.$lookahead\mem_a$1097' using process `\RAM64M.$proc$/home/jacobdbrown4/yosys/share/xilinx/cells_sim.v:1981$1101'.
  created $dff cell `$procdff$1561' with positive edge clock.
Creating register for signal `\RAM64M.$lookahead\mem_b$1098' using process `\RAM64M.$proc$/home/jacobdbrown4/yosys/share/xilinx/cells_sim.v:1981$1101'.
  created $dff cell `$procdff$1562' with positive edge clock.
Creating register for signal `\RAM64M.$lookahead\mem_c$1099' using process `\RAM64M.$proc$/home/jacobdbrown4/yosys/share/xilinx/cells_sim.v:1981$1101'.
  created $dff cell `$procdff$1563' with positive edge clock.
Creating register for signal `\RAM64M.$lookahead\mem_d$1100' using process `\RAM64M.$proc$/home/jacobdbrown4/yosys/share/xilinx/cells_sim.v:1981$1101'.
  created $dff cell `$procdff$1564' with positive edge clock.
Creating register for signal `\RAM32M.\mem_a' using process `\RAM32M.$proc$/home/jacobdbrown4/yosys/share/xilinx/cells_sim.v:1807$929'.
  created $dff cell `$procdff$1565' with positive edge clock.
Creating register for signal `\RAM32M.\mem_b' using process `\RAM32M.$proc$/home/jacobdbrown4/yosys/share/xilinx/cells_sim.v:1807$929'.
  created $dff cell `$procdff$1566' with positive edge clock.
Creating register for signal `\RAM32M.\mem_c' using process `\RAM32M.$proc$/home/jacobdbrown4/yosys/share/xilinx/cells_sim.v:1807$929'.
  created $dff cell `$procdff$1567' with positive edge clock.
Creating register for signal `\RAM32M.\mem_d' using process `\RAM32M.$proc$/home/jacobdbrown4/yosys/share/xilinx/cells_sim.v:1807$929'.
  created $dff cell `$procdff$1568' with positive edge clock.
Creating register for signal `\RAM32M.$bitselwrite$mask$/home/jacobdbrown4/yosys/share/xilinx/cells_sim.v:1809$900' using process `\RAM32M.$proc$/home/jacobdbrown4/yosys/share/xilinx/cells_sim.v:1807$929'.
  created $dff cell `$procdff$1569' with positive edge clock.
Creating register for signal `\RAM32M.$bitselwrite$data$/home/jacobdbrown4/yosys/share/xilinx/cells_sim.v:1809$901' using process `\RAM32M.$proc$/home/jacobdbrown4/yosys/share/xilinx/cells_sim.v:1807$929'.
  created $dff cell `$procdff$1570' with positive edge clock.
Creating register for signal `\RAM32M.$bitselwrite$sel$/home/jacobdbrown4/yosys/share/xilinx/cells_sim.v:1809$902' using process `\RAM32M.$proc$/home/jacobdbrown4/yosys/share/xilinx/cells_sim.v:1807$929'.
  created $dff cell `$procdff$1571' with positive edge clock.
Creating register for signal `\RAM32M.$bitselwrite$mask$/home/jacobdbrown4/yosys/share/xilinx/cells_sim.v:1810$903' using process `\RAM32M.$proc$/home/jacobdbrown4/yosys/share/xilinx/cells_sim.v:1807$929'.
  created $dff cell `$procdff$1572' with positive edge clock.
Creating register for signal `\RAM32M.$bitselwrite$data$/home/jacobdbrown4/yosys/share/xilinx/cells_sim.v:1810$904' using process `\RAM32M.$proc$/home/jacobdbrown4/yosys/share/xilinx/cells_sim.v:1807$929'.
  created $dff cell `$procdff$1573' with positive edge clock.
Creating register for signal `\RAM32M.$bitselwrite$sel$/home/jacobdbrown4/yosys/share/xilinx/cells_sim.v:1810$905' using process `\RAM32M.$proc$/home/jacobdbrown4/yosys/share/xilinx/cells_sim.v:1807$929'.
  created $dff cell `$procdff$1574' with positive edge clock.
Creating register for signal `\RAM32M.$bitselwrite$mask$/home/jacobdbrown4/yosys/share/xilinx/cells_sim.v:1811$906' using process `\RAM32M.$proc$/home/jacobdbrown4/yosys/share/xilinx/cells_sim.v:1807$929'.
  created $dff cell `$procdff$1575' with positive edge clock.
Creating register for signal `\RAM32M.$bitselwrite$data$/home/jacobdbrown4/yosys/share/xilinx/cells_sim.v:1811$907' using process `\RAM32M.$proc$/home/jacobdbrown4/yosys/share/xilinx/cells_sim.v:1807$929'.
  created $dff cell `$procdff$1576' with positive edge clock.
Creating register for signal `\RAM32M.$bitselwrite$sel$/home/jacobdbrown4/yosys/share/xilinx/cells_sim.v:1811$908' using process `\RAM32M.$proc$/home/jacobdbrown4/yosys/share/xilinx/cells_sim.v:1807$929'.
  created $dff cell `$procdff$1577' with positive edge clock.
Creating register for signal `\RAM32M.$bitselwrite$mask$/home/jacobdbrown4/yosys/share/xilinx/cells_sim.v:1812$909' using process `\RAM32M.$proc$/home/jacobdbrown4/yosys/share/xilinx/cells_sim.v:1807$929'.
  created $dff cell `$procdff$1578' with positive edge clock.
Creating register for signal `\RAM32M.$bitselwrite$data$/home/jacobdbrown4/yosys/share/xilinx/cells_sim.v:1812$910' using process `\RAM32M.$proc$/home/jacobdbrown4/yosys/share/xilinx/cells_sim.v:1807$929'.
  created $dff cell `$procdff$1579' with positive edge clock.
Creating register for signal `\RAM32M.$bitselwrite$sel$/home/jacobdbrown4/yosys/share/xilinx/cells_sim.v:1812$911' using process `\RAM32M.$proc$/home/jacobdbrown4/yosys/share/xilinx/cells_sim.v:1807$929'.
  created $dff cell `$procdff$1580' with positive edge clock.
Creating register for signal `\RAM32M.$lookahead\mem_a$925' using process `\RAM32M.$proc$/home/jacobdbrown4/yosys/share/xilinx/cells_sim.v:1807$929'.
  created $dff cell `$procdff$1581' with positive edge clock.
Creating register for signal `\RAM32M.$lookahead\mem_b$926' using process `\RAM32M.$proc$/home/jacobdbrown4/yosys/share/xilinx/cells_sim.v:1807$929'.
  created $dff cell `$procdff$1582' with positive edge clock.
Creating register for signal `\RAM32M.$lookahead\mem_c$927' using process `\RAM32M.$proc$/home/jacobdbrown4/yosys/share/xilinx/cells_sim.v:1807$929'.
  created $dff cell `$procdff$1583' with positive edge clock.
Creating register for signal `\RAM32M.$lookahead\mem_d$928' using process `\RAM32M.$proc$/home/jacobdbrown4/yosys/share/xilinx/cells_sim.v:1807$929'.
  created $dff cell `$procdff$1584' with positive edge clock.
Creating register for signal `\RAM128X1D.\mem' using process `\RAM128X1D.$proc$/home/jacobdbrown4/yosys/share/xilinx/cells_sim.v:1711$859'.
  created $dff cell `$procdff$1585' with positive edge clock.
Creating register for signal `\RAM128X1D.$bitselwrite$mask$/home/jacobdbrown4/yosys/share/xilinx/cells_sim.v:1711$852' using process `\RAM128X1D.$proc$/home/jacobdbrown4/yosys/share/xilinx/cells_sim.v:1711$859'.
  created $dff cell `$procdff$1586' with positive edge clock.
Creating register for signal `\RAM128X1D.$bitselwrite$data$/home/jacobdbrown4/yosys/share/xilinx/cells_sim.v:1711$853' using process `\RAM128X1D.$proc$/home/jacobdbrown4/yosys/share/xilinx/cells_sim.v:1711$859'.
  created $dff cell `$procdff$1587' with positive edge clock.
Creating register for signal `\RAM128X1D.$bitselwrite$sel$/home/jacobdbrown4/yosys/share/xilinx/cells_sim.v:1711$854' using process `\RAM128X1D.$proc$/home/jacobdbrown4/yosys/share/xilinx/cells_sim.v:1711$859'.
  created $dff cell `$procdff$1588' with positive edge clock.
Creating register for signal `\RAM128X1D.$lookahead\mem$858' using process `\RAM128X1D.$proc$/home/jacobdbrown4/yosys/share/xilinx/cells_sim.v:1711$859'.
  created $dff cell `$procdff$1589' with positive edge clock.
Creating register for signal `\RAM64X1D.\mem' using process `\RAM64X1D.$proc$/home/jacobdbrown4/yosys/share/xilinx/cells_sim.v:1606$811'.
  created $dff cell `$procdff$1590' with positive edge clock.
Creating register for signal `\RAM64X1D.$bitselwrite$mask$/home/jacobdbrown4/yosys/share/xilinx/cells_sim.v:1606$804' using process `\RAM64X1D.$proc$/home/jacobdbrown4/yosys/share/xilinx/cells_sim.v:1606$811'.
  created $dff cell `$procdff$1591' with positive edge clock.
Creating register for signal `\RAM64X1D.$bitselwrite$data$/home/jacobdbrown4/yosys/share/xilinx/cells_sim.v:1606$805' using process `\RAM64X1D.$proc$/home/jacobdbrown4/yosys/share/xilinx/cells_sim.v:1606$811'.
  created $dff cell `$procdff$1592' with positive edge clock.
Creating register for signal `\RAM64X1D.$bitselwrite$sel$/home/jacobdbrown4/yosys/share/xilinx/cells_sim.v:1606$806' using process `\RAM64X1D.$proc$/home/jacobdbrown4/yosys/share/xilinx/cells_sim.v:1606$811'.
  created $dff cell `$procdff$1593' with positive edge clock.
Creating register for signal `\RAM64X1D.$lookahead\mem$810' using process `\RAM64X1D.$proc$/home/jacobdbrown4/yosys/share/xilinx/cells_sim.v:1606$811'.
  created $dff cell `$procdff$1594' with positive edge clock.
Creating register for signal `\RAM32X1D_1.\mem' using process `\RAM32X1D_1.$proc$/home/jacobdbrown4/yosys/share/xilinx/cells_sim.v:1560$784'.
  created $dff cell `$procdff$1595' with negative edge clock.
Creating register for signal `\RAM32X1D_1.$bitselwrite$mask$/home/jacobdbrown4/yosys/share/xilinx/cells_sim.v:1560$777' using process `\RAM32X1D_1.$proc$/home/jacobdbrown4/yosys/share/xilinx/cells_sim.v:1560$784'.
  created $dff cell `$procdff$1596' with negative edge clock.
Creating register for signal `\RAM32X1D_1.$bitselwrite$data$/home/jacobdbrown4/yosys/share/xilinx/cells_sim.v:1560$778' using process `\RAM32X1D_1.$proc$/home/jacobdbrown4/yosys/share/xilinx/cells_sim.v:1560$784'.
  created $dff cell `$procdff$1597' with negative edge clock.
Creating register for signal `\RAM32X1D_1.$bitselwrite$sel$/home/jacobdbrown4/yosys/share/xilinx/cells_sim.v:1560$779' using process `\RAM32X1D_1.$proc$/home/jacobdbrown4/yosys/share/xilinx/cells_sim.v:1560$784'.
  created $dff cell `$procdff$1598' with negative edge clock.
Creating register for signal `\RAM32X1D_1.$lookahead\mem$783' using process `\RAM32X1D_1.$proc$/home/jacobdbrown4/yosys/share/xilinx/cells_sim.v:1560$784'.
  created $dff cell `$procdff$1599' with negative edge clock.
Creating register for signal `\RAM32X1D.\mem' using process `\RAM32X1D.$proc$/home/jacobdbrown4/yosys/share/xilinx/cells_sim.v:1501$745'.
  created $dff cell `$procdff$1600' with positive edge clock.
Creating register for signal `\RAM32X1D.$bitselwrite$mask$/home/jacobdbrown4/yosys/share/xilinx/cells_sim.v:1501$738' using process `\RAM32X1D.$proc$/home/jacobdbrown4/yosys/share/xilinx/cells_sim.v:1501$745'.
  created $dff cell `$procdff$1601' with positive edge clock.
Creating register for signal `\RAM32X1D.$bitselwrite$data$/home/jacobdbrown4/yosys/share/xilinx/cells_sim.v:1501$739' using process `\RAM32X1D.$proc$/home/jacobdbrown4/yosys/share/xilinx/cells_sim.v:1501$745'.
  created $dff cell `$procdff$1602' with positive edge clock.
Creating register for signal `\RAM32X1D.$bitselwrite$sel$/home/jacobdbrown4/yosys/share/xilinx/cells_sim.v:1501$740' using process `\RAM32X1D.$proc$/home/jacobdbrown4/yosys/share/xilinx/cells_sim.v:1501$745'.
  created $dff cell `$procdff$1603' with positive edge clock.
Creating register for signal `\RAM32X1D.$lookahead\mem$744' using process `\RAM32X1D.$proc$/home/jacobdbrown4/yosys/share/xilinx/cells_sim.v:1501$745'.
  created $dff cell `$procdff$1604' with positive edge clock.
Creating register for signal `\FDPE_1.\Q' using process `\FDPE_1.$proc$/home/jacobdbrown4/yosys/share/xilinx/cells_sim.v:810$608'.
  created $adff cell `$procdff$1605' with negative edge clock and positive level reset.
Creating register for signal `\FDPE.\Q' using process `\FDPE.$proc$/home/jacobdbrown4/yosys/share/xilinx/cells_sim.v:769$605'.
  created $adff cell `$procdff$1606' with positive edge clock and positive level reset.
Creating register for signal `\FDCE_1.\Q' using process `\FDCE_1.$proc$/home/jacobdbrown4/yosys/share/xilinx/cells_sim.v:731$590'.
  created $adff cell `$procdff$1607' with negative edge clock and positive level reset.
Creating register for signal `\FDCE.\Q' using process `\FDCE.$proc$/home/jacobdbrown4/yosys/share/xilinx/cells_sim.v:690$587'.
  created $adff cell `$procdff$1608' with positive edge clock and positive level reset.
Creating register for signal `\FDSE_1.\Q' using process `\FDSE_1.$proc$/home/jacobdbrown4/yosys/share/xilinx/cells_sim.v:587$572'.
  created $dff cell `$procdff$1609' with negative edge clock.
Creating register for signal `\FDSE.\Q' using process `\FDSE.$proc$/home/jacobdbrown4/yosys/share/xilinx/cells_sim.v:554$568'.
  created $dff cell `$procdff$1610' with positive edge clock.
Creating register for signal `\FDRE_1.\Q' using process `\FDRE_1.$proc$/home/jacobdbrown4/yosys/share/xilinx/cells_sim.v:522$550'.
  created $dff cell `$procdff$1611' with negative edge clock.
Creating register for signal `\FDRE.\Q' using process `\FDRE.$proc$/home/jacobdbrown4/yosys/share/xilinx/cells_sim.v:489$546'.
  created $dff cell `$procdff$1612' with positive edge clock.
Creating register for signal `\toggle.\out' using process `\toggle.$proc$../yosys_help_test/toggle.sv:22$1'.
  created $dff cell `$procdff$1613' with positive edge clock.

4.4.10. Executing PROC_MEMWR pass (convert process memory writes to cells).

4.4.11. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Removing empty process `SRLC32E.$proc$/home/jacobdbrown4/yosys/share/xilinx/cells_sim.v:2400$1306'.
Found and cleaned up 1 empty switch in `\SRLC32E.$proc$/home/jacobdbrown4/yosys/share/xilinx/cells_sim.v:2408$1305'.
Removing empty process `SRLC32E.$proc$/home/jacobdbrown4/yosys/share/xilinx/cells_sim.v:2408$1305'.
Removing empty process `SRLC16E.$proc$/home/jacobdbrown4/yosys/share/xilinx/cells_sim.v:2356$1299'.
Found and cleaned up 1 empty switch in `\SRLC16E.$proc$/home/jacobdbrown4/yosys/share/xilinx/cells_sim.v:2364$1298'.
Removing empty process `SRLC16E.$proc$/home/jacobdbrown4/yosys/share/xilinx/cells_sim.v:2364$1298'.
Removing empty process `SRLC16.$proc$/home/jacobdbrown4/yosys/share/xilinx/cells_sim.v:2324$1292'.
Removing empty process `SRLC16.$proc$/home/jacobdbrown4/yosys/share/xilinx/cells_sim.v:2327$1291'.
Removing empty process `SRL16E.$proc$/home/jacobdbrown4/yosys/share/xilinx/cells_sim.v:2287$1289'.
Found and cleaned up 1 empty switch in `\SRL16E.$proc$/home/jacobdbrown4/yosys/share/xilinx/cells_sim.v:2294$1288'.
Removing empty process `SRL16E.$proc$/home/jacobdbrown4/yosys/share/xilinx/cells_sim.v:2294$1288'.
Removing empty process `SRL16.$proc$/home/jacobdbrown4/yosys/share/xilinx/cells_sim.v:2259$1282'.
Removing empty process `SRL16.$proc$/home/jacobdbrown4/yosys/share/xilinx/cells_sim.v:2261$1281'.
Removing empty process `RAM64M.$proc$/home/jacobdbrown4/yosys/share/xilinx/cells_sim.v:1975$1207'.
Removing empty process `RAM64M.$proc$/home/jacobdbrown4/yosys/share/xilinx/cells_sim.v:1974$1206'.
Removing empty process `RAM64M.$proc$/home/jacobdbrown4/yosys/share/xilinx/cells_sim.v:1973$1205'.
Removing empty process `RAM64M.$proc$/home/jacobdbrown4/yosys/share/xilinx/cells_sim.v:1972$1204'.
Found and cleaned up 1 empty switch in `\RAM64M.$proc$/home/jacobdbrown4/yosys/share/xilinx/cells_sim.v:1981$1101'.
Removing empty process `RAM64M.$proc$/home/jacobdbrown4/yosys/share/xilinx/cells_sim.v:1981$1101'.
Removing empty process `RAM32M.$proc$/home/jacobdbrown4/yosys/share/xilinx/cells_sim.v:1801$1055'.
Removing empty process `RAM32M.$proc$/home/jacobdbrown4/yosys/share/xilinx/cells_sim.v:1800$1054'.
Removing empty process `RAM32M.$proc$/home/jacobdbrown4/yosys/share/xilinx/cells_sim.v:1799$1053'.
Removing empty process `RAM32M.$proc$/home/jacobdbrown4/yosys/share/xilinx/cells_sim.v:1798$1052'.
Found and cleaned up 1 empty switch in `\RAM32M.$proc$/home/jacobdbrown4/yosys/share/xilinx/cells_sim.v:1807$929'.
Removing empty process `RAM32M.$proc$/home/jacobdbrown4/yosys/share/xilinx/cells_sim.v:1807$929'.
Removing empty process `RAM128X1D.$proc$/home/jacobdbrown4/yosys/share/xilinx/cells_sim.v:1707$896'.
Found and cleaned up 1 empty switch in `\RAM128X1D.$proc$/home/jacobdbrown4/yosys/share/xilinx/cells_sim.v:1711$859'.
Removing empty process `RAM128X1D.$proc$/home/jacobdbrown4/yosys/share/xilinx/cells_sim.v:1711$859'.
Removing empty process `RAM64X1D.$proc$/home/jacobdbrown4/yosys/share/xilinx/cells_sim.v:1602$848'.
Found and cleaned up 1 empty switch in `\RAM64X1D.$proc$/home/jacobdbrown4/yosys/share/xilinx/cells_sim.v:1606$811'.
Removing empty process `RAM64X1D.$proc$/home/jacobdbrown4/yosys/share/xilinx/cells_sim.v:1606$811'.
Removing empty process `RAM32X1D_1.$proc$/home/jacobdbrown4/yosys/share/xilinx/cells_sim.v:1556$803'.
Found and cleaned up 1 empty switch in `\RAM32X1D_1.$proc$/home/jacobdbrown4/yosys/share/xilinx/cells_sim.v:1560$784'.
Removing empty process `RAM32X1D_1.$proc$/home/jacobdbrown4/yosys/share/xilinx/cells_sim.v:1560$784'.
Removing empty process `RAM32X1D.$proc$/home/jacobdbrown4/yosys/share/xilinx/cells_sim.v:1497$776'.
Found and cleaned up 1 empty switch in `\RAM32X1D.$proc$/home/jacobdbrown4/yosys/share/xilinx/cells_sim.v:1501$745'.
Removing empty process `RAM32X1D.$proc$/home/jacobdbrown4/yosys/share/xilinx/cells_sim.v:1501$745'.
Removing empty process `FDPE_1.$proc$/home/jacobdbrown4/yosys/share/xilinx/cells_sim.v:0$611'.
Found and cleaned up 1 empty switch in `\FDPE_1.$proc$/home/jacobdbrown4/yosys/share/xilinx/cells_sim.v:810$608'.
Removing empty process `FDPE_1.$proc$/home/jacobdbrown4/yosys/share/xilinx/cells_sim.v:810$608'.
Removing empty process `FDPE.$proc$/home/jacobdbrown4/yosys/share/xilinx/cells_sim.v:0$607'.
Found and cleaned up 1 empty switch in `\FDPE.$proc$/home/jacobdbrown4/yosys/share/xilinx/cells_sim.v:769$605'.
Removing empty process `FDPE.$proc$/home/jacobdbrown4/yosys/share/xilinx/cells_sim.v:769$605'.
Removing empty process `FDCE_1.$proc$/home/jacobdbrown4/yosys/share/xilinx/cells_sim.v:0$593'.
Found and cleaned up 1 empty switch in `\FDCE_1.$proc$/home/jacobdbrown4/yosys/share/xilinx/cells_sim.v:731$590'.
Removing empty process `FDCE_1.$proc$/home/jacobdbrown4/yosys/share/xilinx/cells_sim.v:731$590'.
Removing empty process `FDCE.$proc$/home/jacobdbrown4/yosys/share/xilinx/cells_sim.v:0$589'.
Found and cleaned up 1 empty switch in `\FDCE.$proc$/home/jacobdbrown4/yosys/share/xilinx/cells_sim.v:690$587'.
Removing empty process `FDCE.$proc$/home/jacobdbrown4/yosys/share/xilinx/cells_sim.v:690$587'.
Removing empty process `FDSE_1.$proc$/home/jacobdbrown4/yosys/share/xilinx/cells_sim.v:0$575'.
Found and cleaned up 2 empty switches in `\FDSE_1.$proc$/home/jacobdbrown4/yosys/share/xilinx/cells_sim.v:587$572'.
Removing empty process `FDSE_1.$proc$/home/jacobdbrown4/yosys/share/xilinx/cells_sim.v:587$572'.
Removing empty process `FDSE.$proc$/home/jacobdbrown4/yosys/share/xilinx/cells_sim.v:0$571'.
Found and cleaned up 2 empty switches in `\FDSE.$proc$/home/jacobdbrown4/yosys/share/xilinx/cells_sim.v:554$568'.
Removing empty process `FDSE.$proc$/home/jacobdbrown4/yosys/share/xilinx/cells_sim.v:554$568'.
Removing empty process `FDRE_1.$proc$/home/jacobdbrown4/yosys/share/xilinx/cells_sim.v:0$553'.
Found and cleaned up 2 empty switches in `\FDRE_1.$proc$/home/jacobdbrown4/yosys/share/xilinx/cells_sim.v:522$550'.
Removing empty process `FDRE_1.$proc$/home/jacobdbrown4/yosys/share/xilinx/cells_sim.v:522$550'.
Removing empty process `FDRE.$proc$/home/jacobdbrown4/yosys/share/xilinx/cells_sim.v:0$549'.
Found and cleaned up 2 empty switches in `\FDRE.$proc$/home/jacobdbrown4/yosys/share/xilinx/cells_sim.v:489$546'.
Removing empty process `FDRE.$proc$/home/jacobdbrown4/yosys/share/xilinx/cells_sim.v:489$546'.
Found and cleaned up 1 empty switch in `\toggle.$proc$../yosys_help_test/toggle.sv:22$1'.
Removing empty process `toggle.$proc$../yosys_help_test/toggle.sv:22$1'.
Cleaned up 22 empty switches.

4.4.12. Executing OPT_EXPR pass (perform const folding).
Optimizing module toggle.

4.5. Executing TRIBUF pass.

4.6. Executing DEMINOUT pass (demote inout ports to input or output).

4.7. Executing OPT_EXPR pass (perform const folding).
Optimizing module toggle.

4.8. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \toggle..
Removed 0 unused cells and 2 unused wires.
<suppressed ~1 debug messages>

4.9. Executing CHECK pass (checking for obvious problems).
Checking module toggle...
Found and reported 0 problems.

4.10. Executing OPT pass (performing simple optimizations).

4.10.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module toggle.

4.10.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\toggle'.
Removed a total of 0 cells.

4.10.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \toggle..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

4.10.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \toggle.
Performed a total of 0 changes.

4.10.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\toggle'.
Removed a total of 0 cells.

4.10.6. Executing OPT_DFF pass (perform DFF optimizations).

4.10.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \toggle..

4.10.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module toggle.

4.10.9. Finished OPT passes. (There is nothing left to do.)

4.11. Executing FSM pass (extract and optimize FSM).

4.11.1. Executing FSM_DETECT pass (finding FSMs in design).

4.11.2. Executing FSM_EXTRACT pass (extracting FSM from design).

4.11.3. Executing FSM_OPT pass (simple optimizations of FSMs).

4.11.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \toggle..

4.11.5. Executing FSM_OPT pass (simple optimizations of FSMs).

4.11.6. Executing FSM_RECODE pass (re-assigning FSM state encoding).

4.11.7. Executing FSM_INFO pass (dumping all available information on FSM cells).

4.11.8. Executing FSM_MAP pass (mapping FSMs to basic logic).

4.12. Executing OPT pass (performing simple optimizations).

4.12.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module toggle.

4.12.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\toggle'.
Removed a total of 0 cells.

4.12.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \toggle..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

4.12.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \toggle.
Performed a total of 0 changes.

4.12.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\toggle'.
Removed a total of 0 cells.

4.12.6. Executing OPT_DFF pass (perform DFF optimizations).
Adding SRST signal on $procdff$1613 ($dff) from module toggle (D = $not$../yosys_help_test/toggle.sv:26$2_Y, Q = \out, rval = 1'0).

4.12.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \toggle..
Removed 1 unused cells and 1 unused wires.
<suppressed ~2 debug messages>

4.12.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module toggle.

4.12.9. Rerunning OPT passes. (Maybe there is more to do..)

4.12.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \toggle..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

4.12.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \toggle.
Performed a total of 0 changes.

4.12.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\toggle'.
Removed a total of 0 cells.

4.12.13. Executing OPT_DFF pass (perform DFF optimizations).

4.12.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \toggle..

4.12.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module toggle.

4.12.16. Finished OPT passes. (There is nothing left to do.)

4.13. Executing WREDUCE pass (reducing word size of cells).

4.14. Executing PEEPOPT pass (run peephole optimizers).

4.15. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \toggle..

4.16. Executing PMUX2SHIFTX pass.

4.17. Executing MEMORY_DFF pass (merging $dff cells to $memrd).

4.18. Executing TECHMAP pass (map to technology primitives).

4.18.1. Executing Verilog-2005 frontend: /home/jacobdbrown4/yosys/share/mul2dsp.v
Parsing Verilog input from `/home/jacobdbrown4/yosys/share/mul2dsp.v' to AST representation.
Generating RTLIL representation for module `\_80_mul'.
Generating RTLIL representation for module `\_90_soft_mul'.
Successfully finished Verilog frontend.

4.18.2. Executing Verilog-2005 frontend: /home/jacobdbrown4/yosys/share/xilinx/xc7_dsp_map.v
Parsing Verilog input from `/home/jacobdbrown4/yosys/share/xilinx/xc7_dsp_map.v' to AST representation.
Generating RTLIL representation for module `\$__MUL25X18'.
Successfully finished Verilog frontend.

4.18.3. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~5 debug messages>

4.19. Executing OPT_EXPR pass (perform const folding).

4.20. Executing WREDUCE pass (reducing word size of cells).

4.21. Executing XILINX_DSP pass (pack resources into DSPs).

4.22. Executing TECHMAP pass (map to technology primitives).

4.22.1. Executing Verilog-2005 frontend: /home/jacobdbrown4/yosys/share/cmp2lut.v
Parsing Verilog input from `/home/jacobdbrown4/yosys/share/cmp2lut.v' to AST representation.
Generating RTLIL representation for module `\_90_lut_cmp_'.
Successfully finished Verilog frontend.

4.22.2. Executing Verilog-2005 frontend: /home/jacobdbrown4/yosys/share/cmp2lcu.v
Parsing Verilog input from `/home/jacobdbrown4/yosys/share/cmp2lcu.v' to AST representation.
Generating RTLIL representation for module `\_80_lcu_cmp_'.
Generating RTLIL representation for module `\$__CMP2LCU'.
Successfully finished Verilog frontend.

4.22.3. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~7 debug messages>

4.23. Executing ALUMACC pass (create $alu and $macc cells).
Extracting $alu and $macc cells in module toggle:
  created 0 $alu and 0 $macc cells.

4.24. Executing SHARE pass (SAT-based resource sharing).

4.25. Executing OPT pass (performing simple optimizations).

4.25.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module toggle.

4.25.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\toggle'.
Removed a total of 0 cells.

4.25.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \toggle..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

4.25.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \toggle.
Performed a total of 0 changes.

4.25.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\toggle'.
Removed a total of 0 cells.

4.25.6. Executing OPT_DFF pass (perform DFF optimizations).

4.25.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \toggle..

4.25.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module toggle.

4.25.9. Finished OPT passes. (There is nothing left to do.)

4.26. Executing MEMORY pass.

4.26.1. Executing OPT_MEM pass (optimize memories).
Performed a total of 0 transformations.

4.26.2. Executing OPT_MEM_PRIORITY pass (removing unnecessary memory write priority relations).
Performed a total of 0 transformations.

4.26.3. Executing OPT_MEM_FEEDBACK pass (finding memory read-to-write feedback paths).

4.26.4. Executing MEMORY_BMUX2ROM pass (converting muxes to ROMs).

4.26.5. Executing MEMORY_DFF pass (merging $dff cells to $memrd).

4.26.6. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \toggle..

4.26.7. Executing MEMORY_SHARE pass (consolidating $memrd/$memwr cells).

4.26.8. Executing OPT_MEM_WIDEN pass (optimize memories where all ports are wide).
Performed a total of 0 transformations.

4.26.9. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \toggle..

4.26.10. Executing MEMORY_COLLECT pass (generating $mem cells).

4.27. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \toggle..

4.28. Executing MEMORY_LIBMAP pass (mapping memories to cells).

4.29. Executing TECHMAP pass (map to technology primitives).

4.29.1. Executing Verilog-2005 frontend: /home/jacobdbrown4/yosys/share/xilinx/lutrams_xc5v_map.v
Parsing Verilog input from `/home/jacobdbrown4/yosys/share/xilinx/lutrams_xc5v_map.v' to AST representation.
Generating RTLIL representation for module `\$__XILINX_LUTRAM_SP_'.
Generating RTLIL representation for module `\$__XILINX_LUTRAM_DP_'.
Generating RTLIL representation for module `\$__XILINX_LUTRAM_QP_'.
Generating RTLIL representation for module `\$__XILINX_LUTRAM_OP_'.
Generating RTLIL representation for module `\$__XILINX_LUTRAM_SDP_'.
Generating RTLIL representation for module `\$__XILINX_LUTRAM_64X8SW_'.
Generating RTLIL representation for module `\$__XILINX_LUTRAM_32X16DR8_'.
Successfully finished Verilog frontend.

4.29.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~9 debug messages>

4.30. Executing TECHMAP pass (map to technology primitives).

4.30.1. Executing Verilog-2005 frontend: /home/jacobdbrown4/yosys/share/xilinx/brams_xc6v_map.v
Parsing Verilog input from `/home/jacobdbrown4/yosys/share/xilinx/brams_xc6v_map.v' to AST representation.
Generating RTLIL representation for module `\$__XILINX_BLOCKRAM_TDP_'.
Generating RTLIL representation for module `\$__XILINX_BLOCKRAM_SDP_'.
Successfully finished Verilog frontend.

4.30.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~4 debug messages>

4.31. Executing OPT pass (performing simple optimizations).

4.31.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module toggle.

4.31.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\toggle'.
Removed a total of 0 cells.

4.31.3. Executing OPT_DFF pass (perform DFF optimizations).

4.31.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \toggle..

4.31.5. Finished fast OPT passes.

4.32. Executing MEMORY_MAP pass (converting memories to logic and flip-flops).

4.33. Executing OPT pass (performing simple optimizations).

4.33.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module toggle.

4.33.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\toggle'.
Removed a total of 0 cells.

4.33.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \toggle..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

4.33.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \toggle.
Performed a total of 0 changes.

4.33.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\toggle'.
Removed a total of 0 cells.

4.33.6. Executing OPT_SHARE pass.

4.33.7. Executing OPT_DFF pass (perform DFF optimizations).

4.33.8. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \toggle..

4.33.9. Executing OPT_EXPR pass (perform const folding).
Optimizing module toggle.

4.33.10. Finished OPT passes. (There is nothing left to do.)

4.34. Executing XILINX_SRL pass (Xilinx shift register extraction).

4.35. Executing TECHMAP pass (map to technology primitives).

4.35.1. Executing Verilog-2005 frontend: /home/jacobdbrown4/yosys/share/techmap.v
Parsing Verilog input from `/home/jacobdbrown4/yosys/share/techmap.v' to AST representation.
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `\$__div_mod_u'.
Generating RTLIL representation for module `\$__div_mod_trunc'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `\$__div_mod_floor'.
Generating RTLIL representation for module `\_90_divfloor'.
Generating RTLIL representation for module `\_90_modfloor'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_demux'.
Generating RTLIL representation for module `\_90_lut'.
Successfully finished Verilog frontend.

4.35.2. Executing Verilog-2005 frontend: /home/jacobdbrown4/yosys/share/xilinx/arith_map.v
Parsing Verilog input from `/home/jacobdbrown4/yosys/share/xilinx/arith_map.v' to AST representation.
Generating RTLIL representation for module `\_80_xilinx_lcu'.
Generating RTLIL representation for module `\_80_xilinx_alu'.
Successfully finished Verilog frontend.

4.35.3. Continuing TECHMAP pass.
Using extmapper simplemap for cells of type $not.
Using extmapper simplemap for cells of type $sdff.
No more expansions possible.
<suppressed ~73 debug messages>

4.36. Executing OPT pass (performing simple optimizations).

4.36.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module toggle.

4.36.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\toggle'.
Removed a total of 0 cells.

4.36.3. Executing OPT_DFF pass (perform DFF optimizations).

4.36.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \toggle..

4.36.5. Finished fast OPT passes.

4.37. Executing IOPADMAP pass (mapping inputs/outputs to IO-PAD cells).
Mapping port toggle.clk using IBUF.
Mapping port toggle.out using OBUF.
Mapping port toggle.reset using IBUF.

4.38. Executing TECHMAP pass (map to technology primitives).

4.38.1. Executing Verilog-2005 frontend: /home/jacobdbrown4/yosys/share/techmap.v
Parsing Verilog input from `/home/jacobdbrown4/yosys/share/techmap.v' to AST representation.
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `\$__div_mod_u'.
Generating RTLIL representation for module `\$__div_mod_trunc'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `\$__div_mod_floor'.
Generating RTLIL representation for module `\_90_divfloor'.
Generating RTLIL representation for module `\_90_modfloor'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_demux'.
Generating RTLIL representation for module `\_90_lut'.
Successfully finished Verilog frontend.

4.38.2. Executing Verilog-2005 frontend: /home/jacobdbrown4/yosys/share/xilinx/cells_map.v
Parsing Verilog input from `/home/jacobdbrown4/yosys/share/xilinx/cells_map.v' to AST representation.
Generating RTLIL representation for module `\$__SHREG_'.
Generating RTLIL representation for module `\$__XILINX_SHREG_'.
Generating RTLIL representation for module `\$__XILINX_MUXF78'.
Successfully finished Verilog frontend.

4.38.3. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~74 debug messages>

4.39. Executing DFFLEGALIZE pass (convert FFs to types supported by the target).

4.40. Executing OPT_EXPR pass (perform const folding).
Optimizing module toggle.

4.41. Executing ABC pass (technology mapping using ABC).

4.41.1. Extracting gate netlist of module `\toggle' to `<abc-temp-dir>/input.blif'..
Extracted 1 gates and 2 wires to a netlist network with 1 inputs and 1 outputs.

4.41.1.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/yosys-abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_lut <abc-temp-dir>/lutdefs.txt 
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: Warning: The network is combinational (run "fraig" or "fraig_sweep").
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + dch -f 
ABC: + if 
ABC: + mfs2 
ABC: + write_blif <abc-temp-dir>/output.blif 

4.41.1.2. Re-integrating ABC results.
ABC RESULTS:              $lut cells:        1
ABC RESULTS:        internal signals:        0
ABC RESULTS:           input signals:        1
ABC RESULTS:          output signals:        1
Removing temp directory.
Removed 0 unused cells and 2 unused wires.

4.42. Executing TECHMAP pass (map to technology primitives).

4.42.1. Executing Verilog-2005 frontend: /home/jacobdbrown4/yosys/share/xilinx/ff_map.v
Parsing Verilog input from `/home/jacobdbrown4/yosys/share/xilinx/ff_map.v' to AST representation.
Generating RTLIL representation for module `\$_DFFE_NP0P_'.
Generating RTLIL representation for module `\$_DFFE_PP0P_'.
Generating RTLIL representation for module `\$_DFFE_NP1P_'.
Generating RTLIL representation for module `\$_DFFE_PP1P_'.
Generating RTLIL representation for module `\$_DFFSRE_NPPP_'.
Generating RTLIL representation for module `\$_DFFSRE_PPPP_'.
Generating RTLIL representation for module `\$_SDFFE_NP0P_'.
Generating RTLIL representation for module `\$_SDFFE_PP0P_'.
Generating RTLIL representation for module `\$_SDFFE_NP1P_'.
Generating RTLIL representation for module `\$_SDFFE_PP1P_'.
Generating RTLIL representation for module `\$_DLATCH_NP0_'.
Generating RTLIL representation for module `\$_DLATCH_PP0_'.
Generating RTLIL representation for module `\$_DLATCH_NP1_'.
Generating RTLIL representation for module `\$_DLATCH_PP1_'.
Generating RTLIL representation for module `\$_DLATCH_NPP_'.
Generating RTLIL representation for module `\$_DLATCH_PPP_'.
Successfully finished Verilog frontend.

4.42.2. Continuing TECHMAP pass.
Using template $paramod\$_SDFFE_PP0P_\_TECHMAP_WIREINIT_Q_=1'x for cells of type $_SDFFE_PP0P_.
No more expansions possible.
<suppressed ~30 debug messages>

4.43. Executing XILINX_SRL pass (Xilinx shift register extraction).

4.44. Executing TECHMAP pass (map to technology primitives).

4.44.1. Executing Verilog-2005 frontend: /home/jacobdbrown4/yosys/share/xilinx/lut_map.v
Parsing Verilog input from `/home/jacobdbrown4/yosys/share/xilinx/lut_map.v' to AST representation.
Generating RTLIL representation for module `\$lut'.
Successfully finished Verilog frontend.

4.44.2. Executing Verilog-2005 frontend: /home/jacobdbrown4/yosys/share/xilinx/cells_map.v
Parsing Verilog input from `/home/jacobdbrown4/yosys/share/xilinx/cells_map.v' to AST representation.
Generating RTLIL representation for module `\$__SHREG_'.
Generating RTLIL representation for module `\$__XILINX_SHREG_'.
Generating RTLIL representation for module `\$__XILINX_MUXF78'.
Successfully finished Verilog frontend.

4.44.3. Continuing TECHMAP pass.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000001\LUT=2'01 for cells of type $lut.
No more expansions possible.
<suppressed ~20 debug messages>

4.45. Executing XILINX_DFFOPT pass (optimize FF control signal usage).
Optimizing FFs in toggle.

4.46. Executing OPT_LUT_INS pass (discard unused LUT inputs).
Optimizing LUTs in toggle.

4.47. Executing CLKBUFMAP pass (inserting clock buffers).
Inserting BUFG on toggle.$iopadmap$clk[0].
Removed 0 unused cells and 8 unused wires.

4.48. Executing HIERARCHY pass (managing design hierarchy).

4.48.1. Analyzing design hierarchy..
Top module:  \toggle

4.48.2. Analyzing design hierarchy..
Top module:  \toggle
Removed 0 unused modules.

4.49. Printing statistics.

=== toggle ===

   Number of wires:                  8
   Number of wire bits:              8
   Number of public wires:           3
   Number of public wire bits:       3
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  6
     BUFG                            1
     FDRE                            1
     IBUF                            2
     INV                             1
     OBUF                            1

   Estimated number of LCs:          0

4.50. Executing CHECK pass (checking for obvious problems).
Checking module toggle...
Found and reported 0 problems.

5. Executing BLIF backend.

6. Executing RTLIL backend.
Output filename: original.rtlil

7. Executing APPLY_TMR Pass
Running replicate with args:  -suffix TMR_dude -amount 3 -verbose

7.1. Executing REPLICATE Pass
Old design stuff
Cell: $specify$31
Cell: $specify$32
Cell: $specify$33
Cell: $specify$34
Cell: $specify$35
Cell: $specify$36
Cell: $specify$37
Cell: $specify$38
Cell: $specify$39
Cell: $specify$40
Cell: $specify$41
Cell: $specify$42
Cell: $specify$43
Cell: $specify$44
Cell: $specify$45
Cell: $specify$8
Cell: $logic_and$/home/jacobdbrown4/yosys/share/xilinx/cells_sim.v:3513$1355
Cell: $logic_and$/home/jacobdbrown4/yosys/share/xilinx/cells_sim.v:3514$1356
Cell: $logic_and$/home/jacobdbrown4/yosys/share/xilinx/cells_sim.v:3515$1357
Cell: $logic_and$/home/jacobdbrown4/yosys/share/xilinx/cells_sim.v:3516$1358
Cell: genblk1.$specify$461
Cell: genblk1.$specify$462
Cell: genblk2.$specify$465
Cell: genblk2.$specify$466
Cell: genblk3.$specify$469
Cell: genblk3.$specify$470
Cell: genblk4.$specify$473
Cell: genblk4.$specify$474
Cell: genblk5.$specify$477
Cell: genblk5.$specify$478
Cell: genblk6.$specify$479
Cell: genblk6.$specify$480
Cell: genblk6.$specify$481
Cell: genblk6.$specify$482
Cell: $specify$3
Cell: $specify$9
Cell: $specify$5
Cell: $specify$6
Cell: $specify$10
Cell: $specify$11
Cell: $specify$12
Cell: $specify$13
Cell: $specify$14
Cell: $specify$15
Cell: $specify$16
Cell: $specify$17
Cell: $specify$18
Cell: $specify$19
Cell: $specify$20
Cell: $specify$21
Cell: $specify$22
Cell: $specify$23
Cell: $specify$24
Cell: $specify$25
Cell: $specify$26
Cell: $specify$27
Cell: $specify$28
Cell: $specify$29
Cell: $specify$30
Cell: $specify$4
Cell: $specify$7
Cell: $specify$241
Cell: $specify$242
Cell: $specify$243
Cell: $specify$244
Cell: $specify$245
Cell: $specify$246
Cell: $specify$247
Cell: $specify$248
Cell: $specify$249
Cell: $specify$250
Cell: $specify$251
Cell: $specify$252
Cell: $specify$253
Cell: $specify$254
Cell: $specify$255
Cell: $specify$256
Cell: $specify$257
Cell: $specify$258
Cell: $specify$259
Cell: $specify$260
Cell: $specify$261
Cell: $specify$262
Cell: $specify$483
Cell: $specify$484
Cell: $specify$485
Cell: $specify$486
Cell: $specify$487
Cell: $specify$488
Cell: $specify$489
Cell: $specify$490
Cell: $specify$491
Cell: $specify$492
Cell: $specify$493
Cell: $specify$494
Cell: $specify$495
Cell: $specify$496
Cell: $specify$497
Cell: $specify$498
Cell: $specify$499
Cell: $specify$500
Cell: $specify$501
Cell: $specify$502
Cell: $specify$503
Cell: $specify$504
Cell: $specify$505
Cell: $specify$506
Cell: $specify$507
Cell: $specify$508
Cell: $specify$509
Cell: $specify$510
Cell: $specify$511
Cell: $specify$512
Cell: $specify$513
Cell: $specify$514
Cell: $specify$515
Cell: $specify$516
Cell: $specify$517
Cell: $specify$518
Cell: $specify$519
Cell: $specify$520
Cell: $specify$521
Cell: $specify$522
Cell: $abc$2116$auto$blifparse.cc:515:parse_blif$2117
Cell: $auto$clkbufmap.cc:261:execute$2123
Cell: $auto$ff.cc:262:slice$2035
Cell: $iopadmap$toggle.clk
Cell: $iopadmap$toggle.out
Cell: $iopadmap$toggle.reset
Will not replicate inside blackbox module \$__ABC9_LUT7
Will not replicate inside blackbox module \$__ABC9_LUT8
Will not replicate inside blackbox module AND2B1L
Will not replicate inside blackbox module BITSLICE_CONTROL
Will not replicate inside blackbox module BSCANE2
Will not replicate inside blackbox module BSCAN_SPARTAN3
Will not replicate inside blackbox module BSCAN_SPARTAN3A
Will not replicate inside blackbox module BSCAN_SPARTAN6
Will not replicate inside blackbox module BSCAN_VIRTEX4
Will not replicate inside blackbox module BSCAN_VIRTEX5
Will not replicate inside blackbox module BSCAN_VIRTEX6
Will not replicate inside blackbox module BUFG
Will not replicate inside blackbox module BUFGCE
Will not replicate inside blackbox module BUFGCE_1
Will not replicate inside blackbox module BUFGCE_DIV
Will not replicate inside blackbox module BUFGCTRL
Will not replicate inside blackbox module BUFGMUX
Will not replicate inside blackbox module BUFGMUX_1
Will not replicate inside blackbox module BUFGMUX_CTRL
Will not replicate inside blackbox module BUFGMUX_VIRTEX4
Will not replicate inside blackbox module BUFG_GT
Will not replicate inside blackbox module BUFG_GT_SYNC
Will not replicate inside blackbox module BUFG_PS
Will not replicate inside blackbox module BUFH
Will not replicate inside blackbox module BUFHCE
Will not replicate inside blackbox module BUFIO
Will not replicate inside blackbox module BUFIO2
Will not replicate inside blackbox module BUFIO2FB
Will not replicate inside blackbox module BUFIO2_2CLK
Will not replicate inside blackbox module BUFIODQS
Will not replicate inside blackbox module BUFMR
Will not replicate inside blackbox module BUFMRCE
Will not replicate inside blackbox module BUFPLL
Will not replicate inside blackbox module BUFPLL_MCB
Will not replicate inside blackbox module BUFR
Will not replicate inside blackbox module BUFT
Will not replicate inside blackbox module CAPTUREE2
Will not replicate inside blackbox module CAPTURE_SPARTAN3
Will not replicate inside blackbox module CAPTURE_SPARTAN3A
Will not replicate inside blackbox module CAPTURE_VIRTEX4
Will not replicate inside blackbox module CAPTURE_VIRTEX5
Will not replicate inside blackbox module CAPTURE_VIRTEX6
Will not replicate inside blackbox module CARRY4
Will not replicate inside blackbox module CARRY8
Will not replicate inside blackbox module CFGLUT5
Will not replicate inside blackbox module CMAC
Will not replicate inside blackbox module CMACE4
Will not replicate inside blackbox module CRC32
Will not replicate inside blackbox module CRC64
Will not replicate inside blackbox module DCIRESET
Will not replicate inside blackbox module DCM
Will not replicate inside blackbox module DCM_ADV
Will not replicate inside blackbox module DCM_BASE
Will not replicate inside blackbox module DCM_CLKGEN
Will not replicate inside blackbox module DCM_PS
Will not replicate inside blackbox module DCM_SP
Will not replicate inside blackbox module DNA_PORT
Will not replicate inside blackbox module DNA_PORTE2
Will not replicate inside blackbox module DSP48
Will not replicate inside blackbox module DSP48A
Will not replicate inside blackbox module DSP48A1
Will not replicate inside blackbox module DSP48E
Will not replicate inside blackbox module DSP48E1
Will not replicate inside blackbox module DSP48E2
Will not replicate inside blackbox module EFUSE_USR
Will not replicate inside blackbox module EMAC
Will not replicate inside blackbox module FDCE
Will not replicate inside blackbox module FDCE_1
Will not replicate inside blackbox module FDCPE
Will not replicate inside blackbox module FDCPE_1
Will not replicate inside blackbox module FDDRCPE
Will not replicate inside blackbox module FDDRRSE
Will not replicate inside blackbox module FDPE
Will not replicate inside blackbox module FDPE_1
Will not replicate inside blackbox module FDRE
Will not replicate inside blackbox module FDRE_1
Will not replicate inside blackbox module FDRSE
Will not replicate inside blackbox module FDRSE_1
Will not replicate inside blackbox module FDSE
Will not replicate inside blackbox module FDSE_1
Will not replicate inside blackbox module FE
Will not replicate inside blackbox module FIFO16
Will not replicate inside blackbox module FIFO18
Will not replicate inside blackbox module FIFO18E1
Will not replicate inside blackbox module FIFO18E2
Will not replicate inside blackbox module FIFO18_36
Will not replicate inside blackbox module FIFO36
Will not replicate inside blackbox module FIFO36E1
Will not replicate inside blackbox module FIFO36E2
Will not replicate inside blackbox module FIFO36_72
Will not replicate inside blackbox module FRAME_ECCE2
Will not replicate inside blackbox module FRAME_ECCE3
Will not replicate inside blackbox module FRAME_ECCE4
Will not replicate inside blackbox module FRAME_ECC_VIRTEX4
Will not replicate inside blackbox module FRAME_ECC_VIRTEX5
Will not replicate inside blackbox module FRAME_ECC_VIRTEX6
Will not replicate inside blackbox module GND
Will not replicate inside blackbox module GT11CLK
Will not replicate inside blackbox module GT11CLK_MGT
Will not replicate inside blackbox module GT11_CUSTOM
Will not replicate inside blackbox module GT11_DUAL
Will not replicate inside blackbox module GTHE1_QUAD
Will not replicate inside blackbox module GTHE2_CHANNEL
Will not replicate inside blackbox module GTHE2_COMMON
Will not replicate inside blackbox module GTHE3_CHANNEL
Will not replicate inside blackbox module GTHE3_COMMON
Will not replicate inside blackbox module GTHE4_CHANNEL
Will not replicate inside blackbox module GTHE4_COMMON
Will not replicate inside blackbox module GTM_DUAL
Will not replicate inside blackbox module GTPA1_DUAL
Will not replicate inside blackbox module GTPE2_CHANNEL
Will not replicate inside blackbox module GTPE2_COMMON
Will not replicate inside blackbox module GTP_DUAL
Will not replicate inside blackbox module GTXE1
Will not replicate inside blackbox module GTXE2_CHANNEL
Will not replicate inside blackbox module GTXE2_COMMON
Will not replicate inside blackbox module GTX_DUAL
Will not replicate inside blackbox module GTYE3_CHANNEL
Will not replicate inside blackbox module GTYE3_COMMON
Will not replicate inside blackbox module GTYE4_CHANNEL
Will not replicate inside blackbox module GTYE4_COMMON
Will not replicate inside blackbox module HARD_SYNC
Will not replicate inside blackbox module HBM_ONE_STACK_INTF
Will not replicate inside blackbox module HBM_REF_CLK
Will not replicate inside blackbox module HBM_SNGLBLI_INTF_APB
Will not replicate inside blackbox module HBM_SNGLBLI_INTF_AXI
Will not replicate inside blackbox module HBM_TWO_STACK_INTF
Will not replicate inside blackbox module HPIO_VREF
Will not replicate inside blackbox module HSADC
Will not replicate inside blackbox module HSDAC
Will not replicate inside blackbox module IBUF
Will not replicate inside blackbox module IBUFDS
Will not replicate inside blackbox module IBUFDSE3
Will not replicate inside blackbox module IBUFDS_DIFF_OUT
Will not replicate inside blackbox module IBUFDS_DIFF_OUT_IBUFDISABLE
Will not replicate inside blackbox module IBUFDS_DIFF_OUT_INTERMDISABLE
Will not replicate inside blackbox module IBUFDS_DLY_ADJ
Will not replicate inside blackbox module IBUFDS_DPHY
Will not replicate inside blackbox module IBUFDS_GTE2
Will not replicate inside blackbox module IBUFDS_GTE3
Will not replicate inside blackbox module IBUFDS_GTE4
Will not replicate inside blackbox module IBUFDS_GTHE1
Will not replicate inside blackbox module IBUFDS_GTM
Will not replicate inside blackbox module IBUFDS_GTXE1
Will not replicate inside blackbox module IBUFDS_IBUFDISABLE
Will not replicate inside blackbox module IBUFDS_INTERMDISABLE
Will not replicate inside blackbox module IBUFE3
Will not replicate inside blackbox module IBUFG
Will not replicate inside blackbox module IBUFGDS
Will not replicate inside blackbox module IBUFGDS_DIFF_OUT
Will not replicate inside blackbox module IBUF_ANALOG
Will not replicate inside blackbox module IBUF_DLY_ADJ
Will not replicate inside blackbox module IBUF_IBUFDISABLE
Will not replicate inside blackbox module IBUF_INTERMDISABLE
Will not replicate inside blackbox module ICAPE2
Will not replicate inside blackbox module ICAPE3
Will not replicate inside blackbox module ICAP_SPARTAN3A
Will not replicate inside blackbox module ICAP_SPARTAN6
Will not replicate inside blackbox module ICAP_VIRTEX4
Will not replicate inside blackbox module ICAP_VIRTEX5
Will not replicate inside blackbox module ICAP_VIRTEX6
Will not replicate inside blackbox module IDDR
Will not replicate inside blackbox module IDDR2
Will not replicate inside blackbox module IDDRE1
Will not replicate inside blackbox module IDDR_2CLK
Will not replicate inside blackbox module IDELAY
Will not replicate inside blackbox module IDELAYCTRL
Will not replicate inside blackbox module IDELAYE2
Will not replicate inside blackbox module IDELAYE3
Will not replicate inside blackbox module IFDDRCPE
Will not replicate inside blackbox module IFDDRRSE
Will not replicate inside blackbox module ILKN
Will not replicate inside blackbox module ILKNE4
Will not replicate inside blackbox module INV
Will not replicate inside blackbox module IN_FIFO
Will not replicate inside blackbox module IOBUF
Will not replicate inside blackbox module IOBUFDS
Will not replicate inside blackbox module IOBUFDSE3
Will not replicate inside blackbox module IOBUFDS_DCIEN
Will not replicate inside blackbox module IOBUFDS_DIFF_OUT
Will not replicate inside blackbox module IOBUFDS_DIFF_OUT_DCIEN
Will not replicate inside blackbox module IOBUFDS_DIFF_OUT_INTERMDISABLE
Will not replicate inside blackbox module IOBUFDS_INTERMDISABLE
Will not replicate inside blackbox module IOBUFE3
Will not replicate inside blackbox module IOBUF_DCIEN
Will not replicate inside blackbox module IOBUF_INTERMDISABLE
Will not replicate inside blackbox module IODELAY
Will not replicate inside blackbox module IODELAY2
Will not replicate inside blackbox module IODELAYE1
Will not replicate inside blackbox module IODRP2
Will not replicate inside blackbox module IODRP2_MCB
Will not replicate inside blackbox module ISERDES
Will not replicate inside blackbox module ISERDES2
Will not replicate inside blackbox module ISERDESE1
Will not replicate inside blackbox module ISERDESE2
Will not replicate inside blackbox module ISERDESE3
Will not replicate inside blackbox module ISERDES_NODELAY
Will not replicate inside blackbox module KEEPER
Will not replicate inside blackbox module KEY_CLEAR
Will not replicate inside blackbox module LDCE
Will not replicate inside blackbox module LDCPE
Will not replicate inside blackbox module LDPE
Will not replicate inside blackbox module LUT1
Will not replicate inside blackbox module LUT2
Will not replicate inside blackbox module LUT3
Will not replicate inside blackbox module LUT4
Will not replicate inside blackbox module LUT5
Will not replicate inside blackbox module LUT6
Will not replicate inside blackbox module LUT6_2
Will not replicate inside blackbox module MASTER_JTAG
Will not replicate inside blackbox module MCB
Will not replicate inside blackbox module MMCME2_ADV
Will not replicate inside blackbox module MMCME2_BASE
Will not replicate inside blackbox module MMCME3_ADV
Will not replicate inside blackbox module MMCME3_BASE
Will not replicate inside blackbox module MMCME4_ADV
Will not replicate inside blackbox module MMCME4_BASE
Will not replicate inside blackbox module MMCM_ADV
Will not replicate inside blackbox module MMCM_BASE
Will not replicate inside blackbox module MULT18X18
Will not replicate inside blackbox module MULT18X18S
Will not replicate inside blackbox module MULT18X18SIO
Will not replicate inside blackbox module MULT_AND
Will not replicate inside blackbox module MUXCY
Will not replicate inside blackbox module MUXF5
Will not replicate inside blackbox module MUXF6
Will not replicate inside blackbox module MUXF7
Will not replicate inside blackbox module MUXF8
Will not replicate inside blackbox module MUXF9
Will not replicate inside blackbox module OBUF
Will not replicate inside blackbox module OBUFDS
Will not replicate inside blackbox module OBUFDS_DPHY
Will not replicate inside blackbox module OBUFDS_GTE3
Will not replicate inside blackbox module OBUFDS_GTE3_ADV
Will not replicate inside blackbox module OBUFDS_GTE4
Will not replicate inside blackbox module OBUFDS_GTE4_ADV
Will not replicate inside blackbox module OBUFDS_GTM
Will not replicate inside blackbox module OBUFDS_GTM_ADV
Will not replicate inside blackbox module OBUFT
Will not replicate inside blackbox module OBUFTDS
Will not replicate inside blackbox module ODDR
Will not replicate inside blackbox module ODDR2
Will not replicate inside blackbox module ODDRE1
Will not replicate inside blackbox module ODELAYE2
Will not replicate inside blackbox module ODELAYE3
Will not replicate inside blackbox module OFDDRCPE
Will not replicate inside blackbox module OFDDRRSE
Will not replicate inside blackbox module OFDDRTCPE
Will not replicate inside blackbox module OFDDRTRSE
Will not replicate inside blackbox module OR2L
Will not replicate inside blackbox module ORCY
Will not replicate inside blackbox module OSERDES
Will not replicate inside blackbox module OSERDES2
Will not replicate inside blackbox module OSERDESE1
Will not replicate inside blackbox module OSERDESE2
Will not replicate inside blackbox module OSERDESE3
Will not replicate inside blackbox module OUT_FIFO
Will not replicate inside blackbox module PCIE40E4
Will not replicate inside blackbox module PCIE4CE4
Will not replicate inside blackbox module PCIE_2_0
Will not replicate inside blackbox module PCIE_2_1
Will not replicate inside blackbox module PCIE_3_0
Will not replicate inside blackbox module PCIE_3_1
Will not replicate inside blackbox module PCIE_A1
Will not replicate inside blackbox module PCIE_EP
Will not replicate inside blackbox module PHASER_IN
Will not replicate inside blackbox module PHASER_IN_PHY
Will not replicate inside blackbox module PHASER_OUT
Will not replicate inside blackbox module PHASER_OUT_PHY
Will not replicate inside blackbox module PHASER_REF
Will not replicate inside blackbox module PHY_CONTROL
Will not replicate inside blackbox module PLLE2_ADV
Will not replicate inside blackbox module PLLE2_BASE
Will not replicate inside blackbox module PLLE3_ADV
Will not replicate inside blackbox module PLLE3_BASE
Will not replicate inside blackbox module PLLE4_ADV
Will not replicate inside blackbox module PLLE4_BASE
Will not replicate inside blackbox module PLL_ADV
Will not replicate inside blackbox module PLL_BASE
Will not replicate inside blackbox module PMCD
Will not replicate inside blackbox module POST_CRC_INTERNAL
Will not replicate inside blackbox module PPC405_ADV
Will not replicate inside blackbox module PPC440
Will not replicate inside blackbox module PS7
Will not replicate inside blackbox module PS8
Will not replicate inside blackbox module PULLDOWN
Will not replicate inside blackbox module PULLUP
Will not replicate inside blackbox module RAM128X1D
Will not replicate inside blackbox module RAM128X1S
Will not replicate inside blackbox module RAM128X1S_1
Will not replicate inside blackbox module RAM16X1D
Will not replicate inside blackbox module RAM16X1D_1
Will not replicate inside blackbox module RAM16X1S
Will not replicate inside blackbox module RAM16X1S_1
Will not replicate inside blackbox module RAM16X2S
Will not replicate inside blackbox module RAM16X4S
Will not replicate inside blackbox module RAM16X8S
Will not replicate inside blackbox module RAM256X1D
Will not replicate inside blackbox module RAM256X1S
Will not replicate inside blackbox module RAM32M
Will not replicate inside blackbox module RAM32M16
Will not replicate inside blackbox module RAM32X16DR8
Will not replicate inside blackbox module RAM32X1D
Will not replicate inside blackbox module RAM32X1D_1
Will not replicate inside blackbox module RAM32X1S
Will not replicate inside blackbox module RAM32X1S_1
Will not replicate inside blackbox module RAM32X2S
Will not replicate inside blackbox module RAM32X4S
Will not replicate inside blackbox module RAM32X8S
Will not replicate inside blackbox module RAM512X1S
Will not replicate inside blackbox module RAM64M
Will not replicate inside blackbox module RAM64M8
Will not replicate inside blackbox module RAM64X1D
Will not replicate inside blackbox module RAM64X1D_1
Will not replicate inside blackbox module RAM64X1S
Will not replicate inside blackbox module RAM64X1S_1
Will not replicate inside blackbox module RAM64X2S
Will not replicate inside blackbox module RAM64X8SW
Will not replicate inside blackbox module RAMB16
Will not replicate inside blackbox module RAMB16BWER
Will not replicate inside blackbox module RAMB16BWE_S18
Will not replicate inside blackbox module RAMB16BWE_S18_S18
Will not replicate inside blackbox module RAMB16BWE_S18_S9
Will not replicate inside blackbox module RAMB16BWE_S36
Will not replicate inside blackbox module RAMB16BWE_S36_S18
Will not replicate inside blackbox module RAMB16BWE_S36_S36
Will not replicate inside blackbox module RAMB16BWE_S36_S9
Will not replicate inside blackbox module RAMB16_S1
Will not replicate inside blackbox module RAMB16_S18
Will not replicate inside blackbox module RAMB16_S18_S18
Will not replicate inside blackbox module RAMB16_S18_S36
Will not replicate inside blackbox module RAMB16_S1_S1
Will not replicate inside blackbox module RAMB16_S1_S18
Will not replicate inside blackbox module RAMB16_S1_S2
Will not replicate inside blackbox module RAMB16_S1_S36
Will not replicate inside blackbox module RAMB16_S1_S4
Will not replicate inside blackbox module RAMB16_S1_S9
Will not replicate inside blackbox module RAMB16_S2
Will not replicate inside blackbox module RAMB16_S2_S18
Will not replicate inside blackbox module RAMB16_S2_S2
Will not replicate inside blackbox module RAMB16_S2_S36
Will not replicate inside blackbox module RAMB16_S2_S4
Will not replicate inside blackbox module RAMB16_S2_S9
Will not replicate inside blackbox module RAMB16_S36
Will not replicate inside blackbox module RAMB16_S36_S36
Will not replicate inside blackbox module RAMB16_S4
Will not replicate inside blackbox module RAMB16_S4_S18
Will not replicate inside blackbox module RAMB16_S4_S36
Will not replicate inside blackbox module RAMB16_S4_S4
Will not replicate inside blackbox module RAMB16_S4_S9
Will not replicate inside blackbox module RAMB16_S9
Will not replicate inside blackbox module RAMB16_S9_S18
Will not replicate inside blackbox module RAMB16_S9_S36
Will not replicate inside blackbox module RAMB16_S9_S9
Will not replicate inside blackbox module RAMB18
Will not replicate inside blackbox module RAMB18E1
Will not replicate inside blackbox module RAMB18E2
Will not replicate inside blackbox module RAMB18SDP
Will not replicate inside blackbox module RAMB32_S64_ECC
Will not replicate inside blackbox module RAMB36
Will not replicate inside blackbox module RAMB36E1
Will not replicate inside blackbox module RAMB36E2
Will not replicate inside blackbox module RAMB36SDP
Will not replicate inside blackbox module RAMB4_S1
Will not replicate inside blackbox module RAMB4_S16
Will not replicate inside blackbox module RAMB4_S16_S16
Will not replicate inside blackbox module RAMB4_S1_S1
Will not replicate inside blackbox module RAMB4_S1_S16
Will not replicate inside blackbox module RAMB4_S1_S2
Will not replicate inside blackbox module RAMB4_S1_S4
Will not replicate inside blackbox module RAMB4_S1_S8
Will not replicate inside blackbox module RAMB4_S2
Will not replicate inside blackbox module RAMB4_S2_S16
Will not replicate inside blackbox module RAMB4_S2_S2
Will not replicate inside blackbox module RAMB4_S2_S4
Will not replicate inside blackbox module RAMB4_S2_S8
Will not replicate inside blackbox module RAMB4_S4
Will not replicate inside blackbox module RAMB4_S4_S16
Will not replicate inside blackbox module RAMB4_S4_S4
Will not replicate inside blackbox module RAMB4_S4_S8
Will not replicate inside blackbox module RAMB4_S8
Will not replicate inside blackbox module RAMB4_S8_S16
Will not replicate inside blackbox module RAMB4_S8_S8
Will not replicate inside blackbox module RAMB8BWER
Will not replicate inside blackbox module RFADC
Will not replicate inside blackbox module RFDAC
Will not replicate inside blackbox module RIU_OR
Will not replicate inside blackbox module ROM128X1
Will not replicate inside blackbox module ROM16X1
Will not replicate inside blackbox module ROM256X1
Will not replicate inside blackbox module ROM32X1
Will not replicate inside blackbox module ROM64X1
Will not replicate inside blackbox module RXTX_BITSLICE
Will not replicate inside blackbox module RX_BITSLICE
Will not replicate inside blackbox module SPI_ACCESS
Will not replicate inside blackbox module SRL16
Will not replicate inside blackbox module SRL16E
Will not replicate inside blackbox module SRLC16
Will not replicate inside blackbox module SRLC16E
Will not replicate inside blackbox module SRLC32E
Will not replicate inside blackbox module STARTUPE2
Will not replicate inside blackbox module STARTUPE3
Will not replicate inside blackbox module STARTUP_SPARTAN3
Will not replicate inside blackbox module STARTUP_SPARTAN3A
Will not replicate inside blackbox module STARTUP_SPARTAN3E
Will not replicate inside blackbox module STARTUP_SPARTAN6
Will not replicate inside blackbox module STARTUP_VIRTEX4
Will not replicate inside blackbox module STARTUP_VIRTEX5
Will not replicate inside blackbox module STARTUP_VIRTEX6
Will not replicate inside blackbox module SUSPEND_SYNC
Will not replicate inside blackbox module SYSMON
Will not replicate inside blackbox module SYSMONE1
Will not replicate inside blackbox module SYSMONE4
Will not replicate inside blackbox module TEMAC
Will not replicate inside blackbox module TEMAC_SINGLE
Will not replicate inside blackbox module TX_BITSLICE
Will not replicate inside blackbox module TX_BITSLICE_TRI
Will not replicate inside blackbox module URAM288
Will not replicate inside blackbox module URAM288_BASE
Will not replicate inside blackbox module USR_ACCESSE2
Will not replicate inside blackbox module USR_ACCESS_VIRTEX4
Will not replicate inside blackbox module USR_ACCESS_VIRTEX5
Will not replicate inside blackbox module USR_ACCESS_VIRTEX6
Will not replicate inside blackbox module VCC
Will not replicate inside blackbox module VCU
Will not replicate inside blackbox module XADC
Will not replicate inside blackbox module XORCY
Replicating module: toggle
Connection Map for Module: toggle
Key: $abc$2116$not$../yosys_help_test/toggle.sv:26$2_Y_0
	Driver: $abc$2116$auto$blifparse.cc:515:parse_blif$2117
	Driven Cells: 
		$auto$ff.cc:262:slice$2035
Key: $auto$clkbufmap.cc:262:execute$2124_0
	Driver: $iopadmap$toggle.clk
	Driven Cells: 
		$auto$clkbufmap.cc:261:execute$2123
Key: $iopadmap$clk_0
	Driver: $auto$clkbufmap.cc:261:execute$2123
	Driven Cells: 
		$auto$ff.cc:262:slice$2035
Key: $iopadmap$reset_0
	Driver: $iopadmap$toggle.reset
	Driven Cells: 
		$auto$ff.cc:262:slice$2035
Key: $techmap2122$abc$2116$auto$blifparse.cc:515:parse_blif$2117.A_0
	Driver: $auto$ff.cc:262:slice$2035
	Driven Cells: 
		$abc$2116$auto$blifparse.cc:515:parse_blif$2117
		$iopadmap$toggle.out
Key: clk_0
	Driver: NULL
	Driven Cells: 
		$iopadmap$toggle.clk
Key: out_0
	Driver: $iopadmap$toggle.out
	Driven Cells: 
Key: reset_0
	Driver: NULL
	Driven Cells: 
		$iopadmap$toggle.reset
Identifying cells to not replicate in module toggle
Cell $iopadmap$toggle.clk of type IBUF will not be replicated
Cell $iopadmap$toggle.out of type OBUF will not be replicated
Cell $iopadmap$toggle.reset of type IBUF will not be replicated
Identifying wires to not replicate in module toggle
Wire clk going into cell $iopadmap$toggle.clk will not be replicated
Wire $auto$clkbufmap.cc:262:execute$2124 leaving cell $iopadmap$toggle.clk will not be replicated
Wire out leaving cell $iopadmap$toggle.out will not be replicated
Wire reset going into cell $iopadmap$toggle.reset will not be replicated
Wire $iopadmap$reset leaving cell $iopadmap$toggle.reset will not be replicated
Replicating wires...
Replicated wire $iopadmap$clk into wire \$iopadmap$clk_TMR_dude_0
Replicated wire $iopadmap$clk into wire \$iopadmap$clk_TMR_dude_1
Replicated wire $iopadmap$clk into wire \$iopadmap$clk_TMR_dude_2
Replicated wire $techmap2122$abc$2116$auto$blifparse.cc:515:parse_blif$2117.A into wire \$techmap2122$abc$2116$auto$blifparse.cc:515:parse_blif$2117.A_TMR_dude_0
Replicated wire $techmap2122$abc$2116$auto$blifparse.cc:515:parse_blif$2117.A into wire \$techmap2122$abc$2116$auto$blifparse.cc:515:parse_blif$2117.A_TMR_dude_1
Replicated wire $techmap2122$abc$2116$auto$blifparse.cc:515:parse_blif$2117.A into wire \$techmap2122$abc$2116$auto$blifparse.cc:515:parse_blif$2117.A_TMR_dude_2
Replicated wire $abc$2116$not$../yosys_help_test/toggle.sv:26$2_Y into wire \$abc$2116$not$../yosys_help_test/toggle.sv:26$2_Y_TMR_dude_0
Replicated wire $abc$2116$not$../yosys_help_test/toggle.sv:26$2_Y into wire \$abc$2116$not$../yosys_help_test/toggle.sv:26$2_Y_TMR_dude_1
Replicated wire $abc$2116$not$../yosys_help_test/toggle.sv:26$2_Y into wire \$abc$2116$not$../yosys_help_test/toggle.sv:26$2_Y_TMR_dude_2
Replicating cells in module toggle
Replicated cell$abc$2116$auto$blifparse.cc:515:parse_blif$2117 into cell $abc$2116$auto$blifparse.cc:515:parse_blif$2117_TMR_dude_0
Replicated cell$abc$2116$auto$blifparse.cc:515:parse_blif$2117 into cell $abc$2116$auto$blifparse.cc:515:parse_blif$2117_TMR_dude_1
Replicated cell$abc$2116$auto$blifparse.cc:515:parse_blif$2117 into cell $abc$2116$auto$blifparse.cc:515:parse_blif$2117_TMR_dude_2
Replicated cell$auto$clkbufmap.cc:261:execute$2123 into cell $auto$clkbufmap.cc:261:execute$2123_TMR_dude_0
Replicated cell$auto$clkbufmap.cc:261:execute$2123 into cell $auto$clkbufmap.cc:261:execute$2123_TMR_dude_1
Replicated cell$auto$clkbufmap.cc:261:execute$2123 into cell $auto$clkbufmap.cc:261:execute$2123_TMR_dude_2
Replicated cell$auto$ff.cc:262:slice$2035 into cell $auto$ff.cc:262:slice$2035_TMR_dude_0
Replicated cell$auto$ff.cc:262:slice$2035 into cell $auto$ff.cc:262:slice$2035_TMR_dude_1
Replicated cell$auto$ff.cc:262:slice$2035 into cell $auto$ff.cc:262:slice$2035_TMR_dude_2
Connecting wire to wire connections...

Checking replication of toggle module
Replication of module toggle passed check

New design stuff
Cell: $iopadmap$toggle.reset
Cell: $iopadmap$toggle.out
Cell: $iopadmap$toggle.clk
Cell: $auto$ff.cc:262:slice$2035_TMR_dude_2
Cell: $auto$ff.cc:262:slice$2035_TMR_dude_1
Cell: $auto$ff.cc:262:slice$2035_TMR_dude_0
Cell: $auto$clkbufmap.cc:261:execute$2123_TMR_dude_2
Cell: $auto$clkbufmap.cc:261:execute$2123_TMR_dude_1
Cell: $auto$clkbufmap.cc:261:execute$2123_TMR_dude_0
Cell: $abc$2116$auto$blifparse.cc:515:parse_blif$2117_TMR_dude_2
Cell: $abc$2116$auto$blifparse.cc:515:parse_blif$2117_TMR_dude_1
Cell: $abc$2116$auto$blifparse.cc:515:parse_blif$2117_TMR_dude_0
Cell: $specify$522
Cell: $specify$521
Cell: $specify$520
Cell: $specify$519
Cell: $specify$518
Cell: $specify$517
Cell: $specify$516
Cell: $specify$515
Cell: $specify$514
Cell: $specify$513
Cell: $specify$512
Cell: $specify$511
Cell: $specify$510
Cell: $specify$509
Cell: $specify$508
Cell: $specify$507
Cell: $specify$506
Cell: $specify$505
Cell: $specify$504
Cell: $specify$503
Cell: $specify$502
Cell: $specify$501
Cell: $specify$500
Cell: $specify$499
Cell: $specify$498
Cell: $specify$497
Cell: $specify$496
Cell: $specify$495
Cell: $specify$494
Cell: $specify$493
Cell: $specify$492
Cell: $specify$491
Cell: $specify$490
Cell: $specify$489
Cell: $specify$488
Cell: $specify$487
Cell: $specify$486
Cell: $specify$485
Cell: $specify$484
Cell: $specify$483
Cell: $specify$262
Cell: $specify$261
Cell: $specify$260
Cell: $specify$259
Cell: $specify$258
Cell: $specify$257
Cell: $specify$256
Cell: $specify$255
Cell: $specify$254
Cell: $specify$253
Cell: $specify$252
Cell: $specify$251
Cell: $specify$250
Cell: $specify$249
Cell: $specify$248
Cell: $specify$247
Cell: $specify$246
Cell: $specify$245
Cell: $specify$244
Cell: $specify$243
Cell: $specify$242
Cell: $specify$241
Cell: $specify$7
Cell: $specify$4
Cell: $specify$30
Cell: $specify$29
Cell: $specify$28
Cell: $specify$27
Cell: $specify$26
Cell: $specify$25
Cell: $specify$24
Cell: $specify$23
Cell: $specify$22
Cell: $specify$21
Cell: $specify$20
Cell: $specify$19
Cell: $specify$18
Cell: $specify$17
Cell: $specify$16
Cell: $specify$15
Cell: $specify$14
Cell: $specify$13
Cell: $specify$12
Cell: $specify$11
Cell: $specify$10
Cell: $specify$6
Cell: $specify$5
Cell: $specify$9
Cell: $specify$3
Cell: genblk6.$specify$482
Cell: genblk6.$specify$481
Cell: genblk6.$specify$480
Cell: genblk6.$specify$479
Cell: genblk5.$specify$478
Cell: genblk5.$specify$477
Cell: genblk4.$specify$474
Cell: genblk4.$specify$473
Cell: genblk3.$specify$470
Cell: genblk3.$specify$469
Cell: genblk2.$specify$466
Cell: genblk2.$specify$465
Cell: genblk1.$specify$462
Cell: genblk1.$specify$461
Cell: $logic_and$/home/jacobdbrown4/yosys/share/xilinx/cells_sim.v:3516$1358
Cell: $logic_and$/home/jacobdbrown4/yosys/share/xilinx/cells_sim.v:3515$1357
Cell: $logic_and$/home/jacobdbrown4/yosys/share/xilinx/cells_sim.v:3514$1356
Cell: $logic_and$/home/jacobdbrown4/yosys/share/xilinx/cells_sim.v:3513$1355
Cell: $specify$8
Cell: $specify$45
Cell: $specify$44
Cell: $specify$43
Cell: $specify$42
Cell: $specify$41
Cell: $specify$40
Cell: $specify$39
Cell: $specify$38
Cell: $specify$37
Cell: $specify$36
Cell: $specify$35
Cell: $specify$34
Cell: $specify$33
Cell: $specify$32
Cell: $specify$31
Running insert_voters with args:  -suffix TMR_dude -amount 3 -verbose -voter_type LUT3 -voter_name VOTER -reduction -ff

7.2. Executing INSERT_VOTERS Pass
Initializing Voter Information
Voter type is LUT3
Creating map of cell connections in module: toggle
Identifying reduction points in module toggle
Identifying points after ff in module toggle
Removing redundant reduction voters...
Inserting voters in module toggle
Added voter: \\$techmap2122$abc$2116$auto$blifparse.cc:515:parse_blif$2117.A_TMR_dude_0_VOTER_0
	Connections:
	Port: O is connected to \$techmap2122$abc$2116$auto$blifparse.cc:515:parse_blif$2117.A_TMR_dude_0
	Port: I2 is connected to \\$techmap2122$abc$2116$auto$blifparse.cc:515:parse_blif$2117.A_TMR_dude_0_VOTER_wire_0
	Port: I1 is connected to \\$techmap2122$abc$2116$auto$blifparse.cc:515:parse_blif$2117.A_TMR_dude_1_VOTER_wire_0
	Port: I0 is connected to \\$techmap2122$abc$2116$auto$blifparse.cc:515:parse_blif$2117.A_TMR_dude_2_VOTER_wire_0
Added voter: \\$techmap2122$abc$2116$auto$blifparse.cc:515:parse_blif$2117.A_TMR_dude_1_VOTER_0
	Connections:
	Port: O is connected to \$techmap2122$abc$2116$auto$blifparse.cc:515:parse_blif$2117.A_TMR_dude_1
	Port: I2 is connected to \\$techmap2122$abc$2116$auto$blifparse.cc:515:parse_blif$2117.A_TMR_dude_0_VOTER_wire_0
	Port: I1 is connected to \\$techmap2122$abc$2116$auto$blifparse.cc:515:parse_blif$2117.A_TMR_dude_1_VOTER_wire_0
	Port: I0 is connected to \\$techmap2122$abc$2116$auto$blifparse.cc:515:parse_blif$2117.A_TMR_dude_2_VOTER_wire_0
Added voter: \\$techmap2122$abc$2116$auto$blifparse.cc:515:parse_blif$2117.A_TMR_dude_2_VOTER_0
	Connections:
	Port: O is connected to \$techmap2122$abc$2116$auto$blifparse.cc:515:parse_blif$2117.A_TMR_dude_2
	Port: I2 is connected to \\$techmap2122$abc$2116$auto$blifparse.cc:515:parse_blif$2117.A_TMR_dude_0_VOTER_wire_0
	Port: I1 is connected to \\$techmap2122$abc$2116$auto$blifparse.cc:515:parse_blif$2117.A_TMR_dude_1_VOTER_wire_0
	Port: I0 is connected to \\$techmap2122$abc$2116$auto$blifparse.cc:515:parse_blif$2117.A_TMR_dude_2_VOTER_wire_0
Inserted 3 Voters

8. Executing CHECK pass (checking for obvious problems).
Checking module toggle...
Found and reported 0 problems.

9. Executing BLIF backend.

End of script. Logfile hash: 6009f9ab2e, CPU: user 4.27s system 0.11s, MEM: 140.75 MB peak
Yosys 0.17+41 (git sha1 c525b5f91, clang 6.0.0-1ubuntu2 -fPIC -Os)
Time spent: 62% 19x read_verilog (2 sec), 7% 13x opt_clean (0 sec), ...
