[1]	G. M. TangG. M. Tang and P. Y. Qu and X. C. Ye and D. R. Fan et al. 2018. Logic Design of a 16-bit Bit-Slice Arithmetic Logic Unit for 32-/64-bit RSFQ Microprocessors. IEEE Transactions on Applied Superconductivity. 28, 4(2018), 1-5. DOI:https://doi.org/

[2]	A. LevaA. Leva and F. Terraneo and I. Giacomello and W. Fornaciari et al. 2018. Event-Based Power/Performance-Aware Thermal Management for High-Density Microprocessors. IEEE Transactions on Control Systems Technology. 26, 2(2018), 535-550. DOI:https://doi.org/

[3]	M. FyrbiakM. Fyrbiak and S. Rokicki and N. Bissantz and R. Tessier and C. Paar et al. 2018. Hybrid Obfuscation to Protect Against Disclosure Attacks on Embedded Microprocessors. IEEE Transactions on Computers. 67, 3(2018), 307-321. DOI:https://doi.org/

[4]	T. AdegbijaT. Adegbija and A. Rogacs and C. Patel and A. Gordon-Ross et al. 2018. Microprocessor Optimizations for the Internet of Things: A Survey. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems. 37, 1(2018), 7-20. DOI:https://doi.org/

[5]	X. LiX. Li and X. Wei and W. Zhou et al. 2017. Heuristic thermal sensor allocation methods for overheating detection of real microprocessors. IET Circuits, Devices Systems. 11, 6(2017), 559-567. DOI:https://doi.org/

[6]	T. KimT. Kim and Z. Sun and H. B. Chen and H. Wang and S. X. D. Tan et al. 2017. Energy and Lifetime Optimizations for Dark Silicon Manycore Microprocessor Considering Both Hard and Soft Errors. IEEE Transactions on Very Large Scale Integration (VLSI) Systems. 25, 9(2017), 2561-2574. DOI:https://doi.org/

[7]	F. M. LinsF. M. Lins and L. A. Tambara and F. L. Kastensmidt and P. Rech et al. 2017. Register File Criticality and Compiler Optimization Effects on Embedded Microprocessor Reliability. IEEE Transactions on Nuclear Science. 64, 8(2017), 2179-2187. DOI:https://doi.org/

[8]	A. AloisioA. Aloisio and F. Ameli and A. Anastasio and P. Branchini and F. Di Capua and R. Giordano and V. Izzo and G. Tortone et al. 2017. uSOP: A Microprocessor-Based Service-Oriented Platform for Control and Monitoring. IEEE Transactions on Nuclear Science. 64, 6(2017), 1185-1190. DOI:https://doi.org/

[9]	M. Oma√aM. Oma√a and M. Padovani and K. Veliu and C. Metra and J. Alt and R. Galivanche et al. 2017. New Approaches for Power Binning of High Performance Microprocessors. IEEE Transactions on Computers. 66, 7(2017), 1159-1171. DOI:https://doi.org/

