INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado2017/Lab/czy_2023.9.21/czy_2023.9.21.sim/sim_1/synth/timing/xsim/tb_cpu_no_ram_time_synth.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-311] analyzing module alu_mux
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0
INFO: [VRFC 10-311] analyzing module blk_mem_gen_1
INFO: [VRFC 10-311] analyzing module control_unit
INFO: [VRFC 10-311] analyzing module cpu
INFO: [VRFC 10-311] analyzing module data_memory_module
INFO: [VRFC 10-311] analyzing module data_path
INFO: [VRFC 10-311] analyzing module instruction_memory_module
INFO: [VRFC 10-311] analyzing module ir
INFO: [VRFC 10-311] analyzing module pc
INFO: [VRFC 10-311] analyzing module reg_group
INFO: [VRFC 10-311] analyzing module reg_group_mux
INFO: [VRFC 10-311] analyzing module register
INFO: [VRFC 10-311] analyzing module register_0
INFO: [VRFC 10-311] analyzing module register_1
INFO: [VRFC 10-311] analyzing module register_2
INFO: [VRFC 10-311] analyzing module state_transition
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0_blk_mem_gen_generic_cstr
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0_blk_mem_gen_prim_width
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0_blk_mem_gen_prim_wrapper_init
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0_blk_mem_gen_top
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0_blk_mem_gen_v8_4_1
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0_blk_mem_gen_v8_4_1_synth
INFO: [VRFC 10-311] analyzing module blk_mem_gen_1_blk_mem_gen_generic_cstr
INFO: [VRFC 10-311] analyzing module blk_mem_gen_1_blk_mem_gen_prim_width
INFO: [VRFC 10-311] analyzing module blk_mem_gen_1_blk_mem_gen_prim_wrapper_init
INFO: [VRFC 10-311] analyzing module blk_mem_gen_1_blk_mem_gen_top
INFO: [VRFC 10-311] analyzing module blk_mem_gen_1_blk_mem_gen_v8_4_1
INFO: [VRFC 10-311] analyzing module blk_mem_gen_1_blk_mem_gen_v8_4_1_synth
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado2017/Lab/czy_2023.9.21/czy_2023.9.21.srcs/sim_1/new/tb_cpu_no_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_cpu_no_ram
