Item(by='mithro', descendants=None, kids=None, score=None, time=1609889490, title=None, item_type='comment', url=None, parent=25646143, text='FWIW Google is working on improving the support for SystemVerilog in open source tools.<p>On the developer tooling side, there is <a href="https:&#x2F;&#x2F;github.com&#x2F;google&#x2F;verible" rel="nofollow">https:&#x2F;&#x2F;github.com&#x2F;google&#x2F;verible</a> for linting, code formatting and code indexing.<p>On the actual compilation side with there are <a href="https:&#x2F;&#x2F;github.com&#x2F;alainmarcel&#x2F;Surelog" rel="nofollow">https:&#x2F;&#x2F;github.com&#x2F;alainmarcel&#x2F;Surelog</a> and <a href="https:&#x2F;&#x2F;github.com&#x2F;alainmarcel&#x2F;UHDM" rel="nofollow">https:&#x2F;&#x2F;github.com&#x2F;alainmarcel&#x2F;UHDM</a> which are then being coupled with open source tools like Yosys to allow targeting Xilinx 7 Series and Lattice ECP5 FPGA ICs with fully open source flows using fully open source FPGA tools like symbiflow.github.io')