
****************************************************

****************************************************


module d_latch_rst_bh (q,en,d,rst);

input rst, en, d;
output reg q;

always @ (rst,en,d) 

	if (rst)
		q = 1â€™b0;
	else if (en)
		q = d;

endmodule
