$date
	Mon May 26 23:16:38 2025
$end

$version
	Synopsys VCS version R-2020.12-SP2_Full64
$end

$timescale
	1ps
$end

$comment Csum: 1 a5cf45ff96c60dad $end


$scope module universal_register_4bit_tb $end
$var reg 1 ! clk $end
$var reg 1 " rst $end
$var reg 1 # enable $end
$var reg 2 $ mode [1:0] $end
$var reg 1 % load $end
$var reg 1 & serial_in $end
$var reg 4 ' parallel_in [3:0] $end
$var reg 1 ( serial_out $end
$var reg 4 ) parallel_out [3:0] $end

$scope module dut $end
$var reg 1 * clk $end
$var reg 1 + rst $end
$var reg 1 , enable $end
$var reg 1 - load $end
$var reg 1 . serial_in $end
$var reg 2 / mode [1:0] $end
$var reg 4 0 parallel_in [3:0] $end
$var reg 1 1 serial_out $end
$var reg 4 2 parallel_out [3:0] $end
$var reg 4 3 parallel_out_1 [3:0] $end
$var reg 4 4 parallel_out_2 [3:0] $end
$var reg 4 5 parallel_out_3 [3:0] $end
$var reg 1 6 serial_out_1 $end
$var reg 1 7 serial_out_2 $end
$var reg 1 8 serial_out_3 $end
$var reg 4 9 voted_parallel [3:0] $end
$var reg 1 : voted_serial $end
$var reg 1 ; fault_1 $end
$var reg 1 < fault_2 $end
$var reg 1 = fault_3 $end

$scope module voter_inst $end
$var reg 4 > parallel_out_1 [3:0] $end
$var reg 4 ? parallel_out_2 [3:0] $end
$var reg 4 @ parallel_out_3 [3:0] $end
$var reg 1 A serial_out_1 $end
$var reg 1 B serial_out_2 $end
$var reg 1 C serial_out_3 $end
$var reg 4 D parallel_out_voted [3:0] $end
$var reg 1 E serial_out_voted $end
$upscope $end


$scope module register_1 $end
$var reg 1 F clk $end
$var reg 1 G rst $end
$var reg 1 H enable $end
$var reg 1 I load $end
$var reg 1 J serial_in $end
$var reg 2 K mode [1:0] $end
$var reg 4 L parallel_in [3:0] $end
$var reg 1 M fault $end
$var reg 4 N corrected_data [3:0] $end
$var reg 1 O serial_out $end
$var reg 4 P parallel_out [3:0] $end
$var reg 4 Q reg_data [3:0] $end
$var reg 4 R reg_data_next [3:0] $end
$var reg 4 S base_data [3:0] $end
$upscope $end


$scope module register_2 $end
$var reg 1 T clk $end
$var reg 1 U rst $end
$var reg 1 V enable $end
$var reg 1 W load $end
$var reg 1 X serial_in $end
$var reg 2 Y mode [1:0] $end
$var reg 4 Z parallel_in [3:0] $end
$var reg 1 [ fault $end
$var reg 4 \ corrected_data [3:0] $end
$var reg 1 ] serial_out $end
$var reg 4 ^ parallel_out [3:0] $end
$var reg 4 _ reg_data [3:0] $end
$var reg 4 ` reg_data_next [3:0] $end
$var reg 4 a base_data [3:0] $end
$upscope $end


$scope module register_3 $end
$var reg 1 b clk $end
$var reg 1 c rst $end
$var reg 1 d enable $end
$var reg 1 e load $end
$var reg 1 f serial_in $end
$var reg 2 g mode [1:0] $end
$var reg 4 h parallel_in [3:0] $end
$var reg 1 i fault $end
$var reg 4 j corrected_data [3:0] $end
$var reg 1 k serial_out $end
$var reg 4 l parallel_out [3:0] $end
$var reg 4 m reg_data [3:0] $end
$var reg 4 n reg_data_next [3:0] $end
$var reg 4 o base_data [3:0] $end
$upscope $end

$upscope $end

$upscope $end

$enddefinitions $end

#0
$dumpvars
0!
01
0#
0%
0"
0&
0(
0E
0:
0A
0B
0C
b00 /
b0000 0
b0000 2
b00 $
b0000 '
b0000 )
b0000 3
b0000 4
b0000 5
b0000 D
b0000 9
b0000 >
b0000 ?
b0000 @
b0000 S
b0000 N
b00 K
b0000 L
b0000 P
b0000 Q
b0000 R
b0000 a
b0000 \
b00 Y
b0000 Z
b0000 ^
b0000 _
b0000 `
b0000 o
b0000 j
b00 g
b0000 h
b0000 l
b0000 m
b0000 n
0*
0F
0T
0b
0+
0G
0U
0c
0,
0H
0V
0d
0-
0I
0W
0e
0.
0J
0X
0f
0;
0M
0<
0[
0=
0i
0O
06
0]
07
0k
08
$end
#5000
1!
1*
1F
1T
1b
1"
1+
1G
1U
1c
1#
1,
1H
1V
1d
#10000
0!
0*
0F
0T
0b
#15000
1!
1*
1F
1T
1b
1&
1.
1J
1X
1f
b1000 R
b1000 `
b1000 n
#20000
0!
0*
0F
0T
0b
#25000
1!
1*
1F
1T
1b
0&
0.
0J
0X
0f
b1000 Q
b1000 P
b1000 3
b1000 >
1;
1M
b1000 _
b1000 ^
b1000 4
b1000 ?
1<
1[
b1000 m
b1000 l
b1000 5
b1000 @
1=
1i
b0000 R
b0000 `
b0000 n
b1000 D
b1000 9
b1000 j
b1000 \
b1000 N
b1000 2
b1000 )
0=
0i
0<
0[
0;
0M
b1000 o
b1000 a
b1000 S
b0100 n
b0100 `
b0100 R
#30000
0!
0*
0F
0T
0b
#35000
1!
1*
1F
1T
1b
b0100 Q
b0100 P
b0100 3
b0100 >
1;
1M
b0100 _
b0100 ^
b0100 4
b0100 ?
1<
1[
b0100 m
b0100 l
b0100 5
b0100 @
1=
1i
b0100 D
b0100 9
b0100 j
b0100 \
b0100 N
b0100 2
b0100 )
0=
0i
0<
0[
0;
0M
b0100 o
b0100 a
b0100 S
b0010 n
b0010 `
b0010 R
#40000
0!
0*
0F
0T
0b
#45000
1!
1*
1F
1T
1b
b0010 Q
b0010 P
b0010 3
b0010 >
1;
1M
b0010 _
b0010 ^
b0010 4
b0010 ?
1<
1[
b0010 m
b0010 l
b0010 5
b0010 @
1=
1i
b0010 D
b0010 9
b0010 j
b0010 \
b0010 N
b0010 2
b0010 )
0=
0i
0<
0[
0;
0M
b0010 o
b0010 a
b0010 S
b0001 n
b0001 `
b0001 R
#50000
0!
0*
0F
0T
0b
#55000
1!
1*
1F
1T
1b
b0001 Q
b0001 P
b0001 3
b0001 >
1;
1M
b0001 _
b0001 ^
b0001 4
b0001 ?
1<
1[
b0001 m
b0001 l
b0001 5
b0001 @
1=
1i
1O
16
1A
1]
17
1B
1k
18
1C
b0001 D
b0001 9
b0001 j
b0001 \
b0001 N
b0001 2
b0001 )
0=
0i
0<
0[
0;
0M
1E
1:
11
1(
b0001 o
b0001 a
b0001 S
b0000 n
b0000 `
b0000 R
#60000
0!
0*
0F
0T
0b
#65000
1!
1*
1F
1T
1b
b0000 Q
b0000 P
b0000 3
b0000 >
1;
1M
b0000 _
b0000 ^
b0000 4
b0000 ?
1<
1[
b0000 m
b0000 l
b0000 5
b0000 @
1=
1i
0O
06
0A
0]
07
0B
0k
08
0C
b0000 D
b0000 9
b0000 j
b0000 \
b0000 N
b0000 2
b0000 )
0=
0i
0<
0[
0;
0M
0E
0:
01
0(
b0000 o
b0000 a
b0000 S
#70000
0!
0*
0F
0T
0b
#75000
1!
1*
1F
1T
1b
#80000
0!
0*
0F
0T
0b
#85000
1!
1*
1F
1T
1b
b01 $
b01 /
b01 g
b01 Y
b01 K
1&
1.
1J
1X
1f
b0001 n
b0001 `
b0001 R
#90000
0!
0*
0F
0T
0b
#95000
1!
1*
1F
1T
1b
0&
0.
0J
0X
0f
b0001 Q
b0001 P
b0001 3
b0001 >
1;
1M
b0001 _
b0001 ^
b0001 4
b0001 ?
1<
1[
b0001 m
b0001 l
b0001 5
b0001 @
1=
1i
b0000 R
b0000 `
b0000 n
b0001 D
b0001 9
b0001 j
b0001 \
b0001 N
b0001 2
b0001 )
0=
0i
0<
0[
0;
0M
b0001 o
b0001 a
b0001 S
b0010 n
b0010 `
b0010 R
#100000
0!
0*
0F
0T
0b
#105000
1!
1*
1F
1T
1b
b0010 Q
b0010 P
b0010 3
b0010 >
1;
1M
b0010 _
b0010 ^
b0010 4
b0010 ?
1<
1[
b0010 m
b0010 l
b0010 5
b0010 @
1=
1i
b0010 D
b0010 9
b0010 j
b0010 \
b0010 N
b0010 2
b0010 )
0=
0i
0<
0[
0;
0M
b0010 o
b0010 a
b0010 S
b0100 n
b0100 `
b0100 R
#110000
0!
0*
0F
0T
0b
#115000
1!
1*
1F
1T
1b
1&
1.
1J
1X
1f
b0100 Q
b0100 P
b0100 3
b0100 >
1;
1M
b0100 _
b0100 ^
b0100 4
b0100 ?
1<
1[
b0100 m
b0100 l
b0100 5
b0100 @
1=
1i
b0101 R
b0101 `
b0101 n
b0100 D
b0100 9
b0100 j
b0100 \
b0100 N
b0100 2
b0100 )
0=
0i
0<
0[
0;
0M
b0100 o
b0100 a
b0100 S
b1001 n
b1001 `
b1001 R
#120000
0!
0*
0F
0T
0b
#125000
1!
1*
1F
1T
1b
b10 $
b10 /
b10 g
b10 Y
b10 K
1%
1-
1I
1W
1e
b0110 '
b0110 0
b0110 h
b0110 Z
b0110 L
b1001 Q
b1001 P
b1001 3
b1001 >
1;
1M
b1001 _
b1001 ^
b1001 4
b1001 ?
1<
1[
b1001 m
b1001 l
b1001 5
b1001 @
1=
1i
b0110 n
b0110 `
b0110 R
1O
16
1A
1]
17
1B
1k
18
1C
b1001 D
b1001 9
b1001 j
b1001 \
b1001 N
b1001 2
b1001 )
0=
0i
0<
0[
0;
0M
1E
1:
11
1(
b1001 o
b1001 a
b1001 S
#130000
0!
0*
0F
0T
0b
#135000
1!
1*
1F
1T
1b
0%
0-
0I
0W
0e
b0110 Q
b0110 P
b0110 3
b0110 >
1;
1M
b0110 _
b0110 ^
b0110 4
b0110 ?
1<
1[
b0110 m
b0110 l
b0110 5
b0110 @
1=
1i
b0100 R
b0100 `
b0100 n
0O
06
0A
0]
07
0B
0k
08
0C
b0110 D
b0110 9
b0110 j
b0110 \
b0110 N
b0110 2
b0110 )
0=
0i
0<
0[
0;
0M
0E
0:
01
0(
b0110 o
b0110 a
b0110 S
b0011 n
b0011 `
b0011 R
#140000
0!
0*
0F
0T
0b
#145000
1!
1*
1F
1T
1b
b0011 Q
b0011 P
b0011 3
b0011 >
1;
1M
b0011 _
b0011 ^
b0011 4
b0011 ?
1<
1[
b0011 m
b0011 l
b0011 5
b0011 @
1=
1i
1O
16
1A
1]
17
1B
1k
18
1C
b0011 D
b0011 9
b0011 j
b0011 \
b0011 N
b0011 2
b0011 )
0=
0i
0<
0[
0;
0M
1E
1:
11
1(
b0011 o
b0011 a
b0011 S
b0001 n
b0001 `
b0001 R
#150000
0!
0*
0F
0T
0b
#155000
1!
1*
1F
1T
1b
b0001 Q
b0001 P
b0001 3
b0001 >
1;
1M
b0001 _
b0001 ^
b0001 4
b0001 ?
1<
1[
b0001 m
b0001 l
b0001 5
b0001 @
1=
1i
b0001 D
b0001 9
b0001 j
b0001 \
b0001 N
b0001 2
b0001 )
0=
0i
0<
0[
0;
0M
b0001 o
b0001 a
b0001 S
b0000 n
b0000 `
b0000 R
#160000
0!
0*
0F
0T
0b
#165000
1!
1*
1F
1T
1b
0#
0,
0H
0V
0d
b0000 Q
b0000 P
b0000 3
b0000 >
1;
1M
b0000 _
b0000 ^
b0000 4
b0000 ?
1<
1[
b0000 m
b0000 l
b0000 5
b0000 @
1=
1i
0O
06
0A
0]
07
0B
0k
08
0C
b0000 D
b0000 9
b0000 j
b0000 \
b0000 N
b0000 2
b0000 )
0=
0i
0<
0[
0;
0M
0E
0:
01
0(
b0000 o
b0000 a
b0000 S
#170000
0!
0*
0F
0T
0b
#175000
1!
1*
1F
1T
1b
1#
1,
1H
1V
1d
#180000
0!
0*
0F
0T
0b
#185000
1!
1*
1F
1T
1b
b11 $
b11 /
b11 g
b11 Y
b11 K
1%
1-
1I
1W
1e
b1111 '
b1111 0
b1111 h
b1111 Z
b1111 L
b1111 n
b1111 `
b1111 R
#190000
0!
0*
0F
0T
0b
#195000
1!
1*
1F
1T
1b
0%
0-
0I
0W
0e
b01 $
b01 /
b01 g
b01 Y
b01 K
b1111 Q
b1111 P
b1111 3
b1111 >
1;
1M
b1111 _
b1111 ^
b1111 4
b1111 ?
1<
1[
b1111 m
b1111 l
b1111 5
b1111 @
1=
1i
b0001 R
b0001 `
b0001 n
1O
16
1A
1]
17
1B
1k
18
1C
b1111 D
b1111 9
b1111 j
b1111 \
b1111 N
b1111 2
b1111 )
0=
0i
0<
0[
0;
0M
1E
1:
11
1(
b1111 o
b1111 a
b1111 S
b1111 n
b1111 `
b1111 R
#200000
0!
0*
0F
0T
0b
#205000
1!
1*
1F
1T
1b
#210000
0!
0*
0F
0T
0b
#215000
1!
1*
1F
1T
1b
0&
0.
0J
0X
0f
b1110 R
b1110 `
b1110 n
#220000
0!
0*
0F
0T
0b
#225000
1!
1*
1F
1T
1b
b1110 Q
b1110 P
b1110 3
b1110 >
1;
1M
b1110 _
b1110 ^
b1110 4
b1110 ?
1<
1[
b1110 m
b1110 l
b1110 5
b1110 @
1=
1i
b1110 D
b1110 9
b1110 j
b1110 \
b1110 N
b1110 2
b1110 )
0=
0i
0<
0[
0;
0M
b1110 o
b1110 a
b1110 S
b1100 n
b1100 `
b1100 R
#230000
0!
0*
0F
0T
0b
#235000
1!
1*
1F
1T
1b
b1100 Q
b1100 P
b1100 3
b1100 >
1;
1M
b1100 _
b1100 ^
b1100 4
b1100 ?
1<
1[
b1100 m
b1100 l
b1100 5
b1100 @
1=
1i
b1100 D
b1100 9
b1100 j
b1100 \
b1100 N
b1100 2
b1100 )
0=
0i
0<
0[
0;
0M
b1100 o
b1100 a
b1100 S
b1000 n
b1000 `
b1000 R
#240000
0!
0*
0F
0T
0b
#245000
1!
1*
1F
1T
1b
b1000 Q
b1000 P
b1000 3
b1000 >
1;
1M
b1000 _
b1000 ^
b1000 4
b1000 ?
1<
1[
b1000 m
b1000 l
b1000 5
b1000 @
1=
1i
b1000 D
b1000 9
b1000 j
b1000 \
b1000 N
b1000 2
b1000 )
0=
0i
0<
0[
0;
0M
b1000 o
b1000 a
b1000 S
b0000 n
b0000 `
b0000 R
#250000
0!
0*
0F
0T
0b
#255000
1!
1*
1F
1T
1b
b0000 Q
b0000 P
b0000 3
b0000 >
1;
1M
b0000 _
b0000 ^
b0000 4
b0000 ?
1<
1[
b0000 m
b0000 l
b0000 5
b0000 @
1=
1i
0O
06
0A
0]
07
0B
0k
08
0C
b0000 D
b0000 9
b0000 j
b0000 \
b0000 N
b0000 2
b0000 )
0=
0i
0<
0[
0;
0M
0E
0:
01
0(
b0000 o
b0000 a
b0000 S
#260000
0!
0*
0F
0T
0b
#265000
1!
1*
1F
1T
1b
#270000
0!
0*
0F
0T
0b
#275000
1!
1*
1F
1T
1b
#280000
0!
0*
0F
0T
0b
#285000
1!
1*
1F
1T
1b
#290000
0!
0*
0F
0T
0b
#295000
1!
1*
1F
1T
1b
#300000
0!
0*
0F
0T
0b
#305000
1!
1*
1F
1T
1b
#310000
0!
0*
0F
0T
0b
