<!DOCTYPE html>
<html>
  <head>
    <meta charset="UTF-8" />
    <link rel="stylesheet" type="text/css" href="../../../../../../../code.css">
  </head>
  <body>
    third_party/cores/blackparrot/bp_be/src/v/bp_be_calculator/bp_be_regfile.v
    <table class="highlighttable"><tr><td class="linenos"><div class="linenodiv"><pre><a href="#l-1">  1</a>
<a href="#l-2">  2</a>
<a href="#l-3">  3</a>
<a href="#l-4">  4</a>
<a href="#l-5">  5</a>
<a href="#l-6">  6</a>
<a href="#l-7">  7</a>
<a href="#l-8">  8</a>
<a href="#l-9">  9</a>
<a href="#l-10"> 10</a>
<a href="#l-11"> 11</a>
<a href="#l-12"> 12</a>
<a href="#l-13"> 13</a>
<a href="#l-14"> 14</a>
<a href="#l-15"> 15</a>
<a href="#l-16"> 16</a>
<a href="#l-17"> 17</a>
<a href="#l-18"> 18</a>
<a href="#l-19"> 19</a>
<a href="#l-20"> 20</a>
<a href="#l-21"> 21</a>
<a href="#l-22"> 22</a>
<a href="#l-23"> 23</a>
<a href="#l-24"> 24</a>
<a href="#l-25"> 25</a>
<a href="#l-26"> 26</a>
<a href="#l-27"> 27</a>
<a href="#l-28"> 28</a>
<a href="#l-29"> 29</a>
<a href="#l-30"> 30</a>
<a href="#l-31"> 31</a>
<a href="#l-32"> 32</a>
<a href="#l-33"> 33</a>
<a href="#l-34"> 34</a>
<a href="#l-35"> 35</a>
<a href="#l-36"> 36</a>
<a href="#l-37"> 37</a>
<a href="#l-38"> 38</a>
<a href="#l-39"> 39</a>
<a href="#l-40"> 40</a>
<a href="#l-41"> 41</a>
<a href="#l-42"> 42</a>
<a href="#l-43"> 43</a>
<a href="#l-44"> 44</a>
<a href="#l-45"> 45</a>
<a href="#l-46"> 46</a>
<a href="#l-47"> 47</a>
<a href="#l-48"> 48</a>
<a href="#l-49"> 49</a>
<a href="#l-50"> 50</a>
<a href="#l-51"> 51</a>
<a href="#l-52"> 52</a>
<a href="#l-53"> 53</a>
<a href="#l-54"> 54</a>
<a href="#l-55"> 55</a>
<a href="#l-56"> 56</a>
<a href="#l-57"> 57</a>
<a href="#l-58"> 58</a>
<a href="#l-59"> 59</a>
<a href="#l-60"> 60</a>
<a href="#l-61"> 61</a>
<a href="#l-62"> 62</a>
<a href="#l-63"> 63</a>
<a href="#l-64"> 64</a>
<a href="#l-65"> 65</a>
<a href="#l-66"> 66</a>
<a href="#l-67"> 67</a>
<a href="#l-68"> 68</a>
<a href="#l-69"> 69</a>
<a href="#l-70"> 70</a>
<a href="#l-71"> 71</a>
<a href="#l-72"> 72</a>
<a href="#l-73"> 73</a>
<a href="#l-74"> 74</a>
<a href="#l-75"> 75</a>
<a href="#l-76"> 76</a>
<a href="#l-77"> 77</a>
<a href="#l-78"> 78</a>
<a href="#l-79"> 79</a>
<a href="#l-80"> 80</a>
<a href="#l-81"> 81</a>
<a href="#l-82"> 82</a>
<a href="#l-83"> 83</a>
<a href="#l-84"> 84</a>
<a href="#l-85"> 85</a>
<a href="#l-86"> 86</a>
<a href="#l-87"> 87</a>
<a href="#l-88"> 88</a>
<a href="#l-89"> 89</a>
<a href="#l-90"> 90</a>
<a href="#l-91"> 91</a>
<a href="#l-92"> 92</a>
<a href="#l-93"> 93</a>
<a href="#l-94"> 94</a>
<a href="#l-95"> 95</a>
<a href="#l-96"> 96</a>
<a href="#l-97"> 97</a>
<a href="#l-98"> 98</a>
<a href="#l-99"> 99</a>
<a href="#l-100">100</a>
<a href="#l-101">101</a>
<a href="#l-102">102</a>
<a href="#l-103">103</a>
<a href="#l-104">104</a>
<a href="#l-105">105</a>
<a href="#l-106">106</a>
<a href="#l-107">107</a>
<a href="#l-108">108</a>
<a href="#l-109">109</a>
<a href="#l-110">110</a>
<a href="#l-111">111</a>
<a href="#l-112">112</a>
<a href="#l-113">113</a>
<a href="#l-114">114</a>
<a href="#l-115">115</a>
<a href="#l-116">116</a>
<a href="#l-117">117</a>
<a href="#l-118">118</a>
<a href="#l-119">119</a>
<a href="#l-120">120</a></pre></div></td><td class="code"><div class="highlight"><pre><span></span><a name="l-1"></a><span class="cm">/**</span>
<a name="l-2"></a><span class="cm"> *</span>
<a name="l-3"></a><span class="cm"> * Name:</span>
<a name="l-4"></a><span class="cm"> *   bp_be_regfile.v</span>
<a name="l-5"></a><span class="cm"> * </span>
<a name="l-6"></a><span class="cm"> * Description:</span>
<a name="l-7"></a><span class="cm"> *   Synchronous register file wrapper for integer and floating point RISC-V registers. Inlcudes</span>
<a name="l-8"></a><span class="cm"> *     logic to maintain the source register values during pipeline stalls.</span>
<a name="l-9"></a><span class="cm"> *</span>
<a name="l-10"></a><span class="cm"> * Notes:</span>
<a name="l-11"></a><span class="cm"> *   - Is it okay to continuously read on stalls? There&#39;s no switching, so energy may not </span>
<a name="l-12"></a><span class="cm"> *       be an issue.  An alternative would be to save the read data, but that&#39;s more flops / power</span>
<a name="l-13"></a><span class="cm"> *   - Should we read the regfile at all for x0? The memory will be a power of 2 size, so it comes </span>
<a name="l-14"></a><span class="cm"> *       down to if writing / reading x0 and then muxing is less power than checking x == 0 on input.</span>
<a name="l-15"></a><span class="cm"> */</span>
<a name="l-16"></a>
<a name="l-17"></a><span class="k">module</span> <span class="n">bp_be_regfile</span>
<a name="l-18"></a> <span class="kn">import</span> <span class="nn">bp_common_pkg::*</span><span class="p">;</span>
<a name="l-19"></a> <span class="kn">import</span> <span class="nn">bp_common_aviary_pkg::*</span><span class="p">;</span>
<a name="l-20"></a> <span class="kn">import</span> <span class="nn">bp_common_rv64_pkg::*</span><span class="p">;</span>
<a name="l-21"></a> <span class="p">#(</span><span class="k">parameter</span> <span class="n">bp_cfg_e</span> <span class="n">cfg_p</span> <span class="o">=</span> <span class="n">e_bp_inv_cfg</span>
<a name="l-22"></a>    <span class="no">`declare_bp_proc_params</span><span class="p">(</span><span class="n">cfg_p</span><span class="p">)</span>
<a name="l-23"></a>   <span class="p">)</span>
<a name="l-24"></a>  <span class="p">(</span><span class="k">input</span>                           <span class="n">clk_i</span>
<a name="l-25"></a>   <span class="p">,</span> <span class="k">input</span>                         <span class="n">reset_i</span>
<a name="l-26"></a>
<a name="l-27"></a>   <span class="c1">// Pipeline control signals</span>
<a name="l-28"></a>   <span class="p">,</span> <span class="k">input</span>                         <span class="n">issue_v_i</span>
<a name="l-29"></a>   <span class="p">,</span> <span class="k">input</span>                         <span class="n">dispatch_v_i</span>
<a name="l-30"></a>
<a name="l-31"></a>   <span class="c1">// rd write bus</span>
<a name="l-32"></a>   <span class="p">,</span> <span class="k">input</span>                         <span class="n">rd_w_v_i</span>
<a name="l-33"></a>   <span class="p">,</span> <span class="k">input</span> <span class="p">[</span><span class="n">reg_addr_width_p</span><span class="o">-</span><span class="mh">1</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span>  <span class="n">rd_addr_i</span>
<a name="l-34"></a>   <span class="p">,</span> <span class="k">input</span> <span class="p">[</span><span class="n">dword_width_p</span><span class="o">-</span><span class="mh">1</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span>     <span class="n">rd_data_i</span>
<a name="l-35"></a>
<a name="l-36"></a>   <span class="c1">// rs1 read bus</span>
<a name="l-37"></a>   <span class="p">,</span> <span class="k">input</span>                         <span class="n">rs1_r_v_i</span>
<a name="l-38"></a>   <span class="p">,</span> <span class="k">input</span>  <span class="p">[</span><span class="n">reg_addr_width_p</span><span class="o">-</span><span class="mh">1</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span> <span class="n">rs1_addr_i</span>
<a name="l-39"></a>   <span class="p">,</span> <span class="k">output</span> <span class="p">[</span><span class="n">dword_width_p</span><span class="o">-</span><span class="mh">1</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span>    <span class="n">rs1_data_o</span>
<a name="l-40"></a>   
<a name="l-41"></a>   <span class="c1">// rs2 read bus</span>
<a name="l-42"></a>   <span class="p">,</span> <span class="k">input</span>                         <span class="n">rs2_r_v_i</span>
<a name="l-43"></a>   <span class="p">,</span> <span class="k">input</span>  <span class="p">[</span><span class="n">reg_addr_width_p</span><span class="o">-</span><span class="mh">1</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span> <span class="n">rs2_addr_i</span>
<a name="l-44"></a>   <span class="p">,</span> <span class="k">output</span> <span class="p">[</span><span class="n">dword_width_p</span><span class="o">-</span><span class="mh">1</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span>    <span class="n">rs2_data_o</span>
<a name="l-45"></a>   <span class="p">);</span>
<a name="l-46"></a>
<a name="l-47"></a><span class="c1">// Intermediate connections</span>
<a name="l-48"></a><span class="k">logic</span>                        <span class="n">rs1_read_v</span>     <span class="p">,</span> <span class="n">rs2_read_v</span><span class="p">;</span>
<a name="l-49"></a><span class="k">logic</span>                        <span class="n">rs1_issue_v</span>    <span class="p">,</span> <span class="n">rs2_issue_v</span><span class="p">;</span>
<a name="l-50"></a><span class="k">logic</span> <span class="p">[</span><span class="n">dword_width_p</span><span class="o">-</span><span class="mh">1</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span>    <span class="n">rs1_reg_data</span>   <span class="p">,</span> <span class="n">rs2_reg_data</span><span class="p">;</span>
<a name="l-51"></a><span class="k">logic</span> <span class="p">[</span><span class="n">reg_addr_width_p</span><span class="o">-</span><span class="mh">1</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span> <span class="n">rs1_addr_r</span>     <span class="p">,</span> <span class="n">rs2_addr_r</span><span class="p">,</span>      <span class="n">rd_addr_r</span><span class="p">;</span>
<a name="l-52"></a><span class="k">logic</span> <span class="p">[</span><span class="n">reg_addr_width_p</span><span class="o">-</span><span class="mh">1</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span> <span class="n">rs1_reread_addr</span><span class="p">,</span> <span class="n">rs2_reread_addr</span><span class="p">;</span>
<a name="l-53"></a><span class="k">logic</span> <span class="p">[</span><span class="n">dword_width_p</span><span class="o">-</span><span class="mh">1</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span>    <span class="n">rd_data_r</span><span class="p">;</span>
<a name="l-54"></a>
<a name="l-55"></a><span class="k">localparam</span> <span class="n">rf_els_lp</span> <span class="o">=</span> <span class="mh">2</span><span class="o">**</span><span class="n">reg_addr_width_p</span><span class="p">;</span>
<a name="l-56"></a><span class="n">bsg_mem_2r1w_sync</span> 
<a name="l-57"></a> <span class="p">#(.</span><span class="n">width_p</span><span class="p">(</span><span class="n">dword_width_p</span><span class="p">),</span> <span class="p">.</span><span class="n">els_p</span><span class="p">(</span><span class="n">rf_els_lp</span><span class="p">))</span>
<a name="l-58"></a> <span class="n">rf</span>
<a name="l-59"></a>  <span class="p">(.</span><span class="n">clk_i</span><span class="p">(</span><span class="n">clk_i</span><span class="p">)</span>
<a name="l-60"></a>   <span class="p">,.</span><span class="n">reset_i</span><span class="p">(</span><span class="n">reset_i</span><span class="p">)</span>
<a name="l-61"></a>
<a name="l-62"></a>   <span class="p">,.</span><span class="n">w_v_i</span><span class="p">(</span><span class="n">rd_w_v_i</span><span class="p">)</span>
<a name="l-63"></a>   <span class="p">,.</span><span class="n">w_addr_i</span><span class="p">(</span><span class="n">rd_addr_i</span><span class="p">)</span>
<a name="l-64"></a>   <span class="p">,.</span><span class="n">w_data_i</span><span class="p">(</span><span class="n">rd_data_i</span><span class="p">)</span>
<a name="l-65"></a>
<a name="l-66"></a>   <span class="p">,.</span><span class="n">r0_v_i</span><span class="p">(</span><span class="n">rs1_read_v</span><span class="p">)</span>
<a name="l-67"></a>   <span class="p">,.</span><span class="n">r0_addr_i</span><span class="p">(</span><span class="n">rs1_reread_addr</span><span class="p">)</span>
<a name="l-68"></a>   <span class="p">,.</span><span class="n">r0_data_o</span><span class="p">(</span><span class="n">rs1_reg_data</span><span class="p">)</span>
<a name="l-69"></a>
<a name="l-70"></a>   <span class="p">,.</span><span class="n">r1_v_i</span><span class="p">(</span><span class="n">rs2_read_v</span><span class="p">)</span>
<a name="l-71"></a>   <span class="p">,.</span><span class="n">r1_addr_i</span><span class="p">(</span><span class="n">rs2_reread_addr</span><span class="p">)</span>
<a name="l-72"></a>   <span class="p">,.</span><span class="n">r1_data_o</span><span class="p">(</span><span class="n">rs2_reg_data</span><span class="p">)</span>
<a name="l-73"></a>   <span class="p">);</span>
<a name="l-74"></a>
<a name="l-75"></a><span class="c1">// Save the last issued register addresses</span>
<a name="l-76"></a><span class="n">bsg_dff_reset_en</span> 
<a name="l-77"></a> <span class="p">#(.</span><span class="n">width_p</span><span class="p">(</span><span class="mh">2</span><span class="o">*</span><span class="n">reg_addr_width_p</span><span class="p">))</span>
<a name="l-78"></a> <span class="n">rs1_addr</span>
<a name="l-79"></a>  <span class="p">(.</span><span class="n">clk_i</span><span class="p">(</span><span class="n">clk_i</span><span class="p">)</span>
<a name="l-80"></a>   <span class="p">,.</span><span class="n">reset_i</span><span class="p">(</span><span class="n">reset_i</span><span class="p">)</span>
<a name="l-81"></a>   <span class="p">,.</span><span class="n">en_i</span><span class="p">(</span><span class="n">rs1_issue_v</span> <span class="o">|</span> <span class="n">rs2_issue_v</span><span class="p">)</span>
<a name="l-82"></a>
<a name="l-83"></a>   <span class="p">,.</span><span class="n">data_i</span><span class="p">({</span><span class="n">rs1_addr_i</span><span class="p">,</span> <span class="n">rs2_addr_i</span><span class="p">})</span>
<a name="l-84"></a>   <span class="p">,.</span><span class="n">data_o</span><span class="p">({</span><span class="n">rs1_addr_r</span><span class="p">,</span> <span class="n">rs2_addr_r</span><span class="p">})</span>
<a name="l-85"></a>   <span class="p">);</span>
<a name="l-86"></a>
<a name="l-87"></a><span class="k">logic</span> <span class="n">zero_rs1_r</span><span class="p">,</span> <span class="n">zero_rs2_r</span><span class="p">,</span> <span class="n">fwd_rs1_r</span><span class="p">,</span> <span class="n">fwd_rs2_r</span><span class="p">;</span>
<a name="l-88"></a><span class="k">wire</span> <span class="n">fwd_rs1</span>  <span class="o">=</span> <span class="n">rd_w_v_i</span> <span class="o">&amp;</span> <span class="p">(</span><span class="n">rd_addr_i</span> <span class="o">==</span> <span class="n">rs1_reread_addr</span><span class="p">);</span>
<a name="l-89"></a><span class="k">wire</span> <span class="n">fwd_rs2</span>  <span class="o">=</span> <span class="n">rd_w_v_i</span> <span class="o">&amp;</span> <span class="p">(</span><span class="n">rd_addr_i</span> <span class="o">==</span> <span class="n">rs2_reread_addr</span><span class="p">);</span>
<a name="l-90"></a><span class="k">wire</span> <span class="n">zero_rs1</span> <span class="o">=</span> <span class="p">(</span><span class="n">rs1_reread_addr</span> <span class="o">==</span> <span class="m">&#39;0</span><span class="p">);</span>
<a name="l-91"></a><span class="k">wire</span> <span class="n">zero_rs2</span> <span class="o">=</span> <span class="p">(</span><span class="n">rs2_reread_addr</span> <span class="o">==</span> <span class="m">&#39;0</span><span class="p">);</span>
<a name="l-92"></a><span class="n">bsg_dff</span>
<a name="l-93"></a> <span class="p">#(.</span><span class="n">width_p</span><span class="p">(</span><span class="mh">4</span><span class="o">+</span><span class="n">dword_width_p</span><span class="p">))</span>
<a name="l-94"></a> <span class="n">rw_fwd_reg</span>
<a name="l-95"></a>  <span class="p">(.</span><span class="n">clk_i</span><span class="p">(</span><span class="n">clk_i</span><span class="p">)</span>
<a name="l-96"></a>   <span class="p">,.</span><span class="n">data_i</span><span class="p">({</span><span class="n">zero_rs1</span><span class="p">,</span> <span class="n">zero_rs2</span><span class="p">,</span> <span class="n">fwd_rs1</span><span class="p">,</span> <span class="n">fwd_rs2</span><span class="p">,</span> <span class="n">rd_data_i</span><span class="p">})</span>
<a name="l-97"></a>   <span class="p">,.</span><span class="n">data_o</span><span class="p">({</span><span class="n">zero_rs1_r</span><span class="p">,</span> <span class="n">zero_rs2_r</span><span class="p">,</span> <span class="n">fwd_rs1_r</span><span class="p">,</span> <span class="n">fwd_rs2_r</span><span class="p">,</span> <span class="n">rd_data_r</span><span class="p">})</span>
<a name="l-98"></a>   <span class="p">);</span>
<a name="l-99"></a>
<a name="l-100"></a><span class="k">always_comb</span> 
<a name="l-101"></a>  <span class="k">begin</span>
<a name="l-102"></a>    <span class="c1">// Instruction has been issued, don&#39;t bother reading if the register data is not used</span>
<a name="l-103"></a>    <span class="n">rs1_issue_v</span> <span class="o">=</span> <span class="p">(</span><span class="n">issue_v_i</span> <span class="o">&amp;</span> <span class="n">rs1_r_v_i</span><span class="p">);</span>
<a name="l-104"></a>    <span class="n">rs2_issue_v</span> <span class="o">=</span> <span class="p">(</span><span class="n">issue_v_i</span> <span class="o">&amp;</span> <span class="n">rs2_r_v_i</span><span class="p">);</span>
<a name="l-105"></a>  
<a name="l-106"></a>    <span class="c1">// We need to read from the regfile if we have issued a new request, or if we have stalled</span>
<a name="l-107"></a>    <span class="n">rs1_read_v</span> <span class="o">=</span> <span class="p">(</span><span class="n">rs1_issue_v</span> <span class="o">|</span> <span class="o">~</span><span class="n">dispatch_v_i</span><span class="p">)</span> <span class="o">&amp;</span> <span class="o">~</span><span class="n">fwd_rs1</span><span class="p">;</span>
<a name="l-108"></a>    <span class="n">rs2_read_v</span> <span class="o">=</span> <span class="p">(</span><span class="n">rs2_issue_v</span> <span class="o">|</span> <span class="o">~</span><span class="n">dispatch_v_i</span><span class="p">)</span> <span class="o">&amp;</span> <span class="o">~</span><span class="n">fwd_rs2</span><span class="p">;</span>
<a name="l-109"></a>  
<a name="l-110"></a>    <span class="c1">// If we have issued a new instruction, use input address to read, </span>
<a name="l-111"></a>    <span class="c1">//   else use last request address to read</span>
<a name="l-112"></a>    <span class="n">rs1_reread_addr</span> <span class="o">=</span> <span class="n">rs1_issue_v</span> <span class="o">?</span> <span class="n">rs1_addr_i</span> <span class="o">:</span> <span class="n">rs1_addr_r</span><span class="p">;</span>
<a name="l-113"></a>    <span class="n">rs2_reread_addr</span> <span class="o">=</span> <span class="n">rs2_issue_v</span> <span class="o">?</span> <span class="n">rs2_addr_i</span> <span class="o">:</span> <span class="n">rs2_addr_r</span><span class="p">;</span>
<a name="l-114"></a><span class="k">end</span>
<a name="l-115"></a>
<a name="l-116"></a><span class="c1">// RISC-V defines x0 as 0. Else, forward if we read/wrote, else pass out the register data</span>
<a name="l-117"></a><span class="k">assign</span> <span class="n">rs1_data_o</span> <span class="o">=</span> <span class="n">zero_rs1_r</span> <span class="o">?</span> <span class="m">&#39;0</span> <span class="o">:</span> <span class="n">fwd_rs1_r</span> <span class="o">?</span> <span class="n">rd_data_r</span> <span class="o">:</span> <span class="n">rs1_reg_data</span><span class="p">;</span>
<a name="l-118"></a><span class="k">assign</span> <span class="n">rs2_data_o</span> <span class="o">=</span> <span class="n">zero_rs2_r</span> <span class="o">?</span> <span class="m">&#39;0</span> <span class="o">:</span> <span class="n">fwd_rs2_r</span> <span class="o">?</span> <span class="n">rd_data_r</span> <span class="o">:</span> <span class="n">rs2_reg_data</span><span class="p">;</span>
<a name="l-119"></a>
<a name="l-120"></a><span class="k">endmodule</span> 
</pre></div>
</td></tr></table>
  </body>
</html>