

================================================================
== Vivado HLS Report for 'fixed_point_mul'
================================================================
* Date:           Mon Apr 12 14:59:45 2021

* Version:        2016.4 (Build 1756540 on Mon Jan 23 19:31:01 MST 2017)
* Project:        cnn_conv_d26x26_k3x3
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      6.08|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+----------+
    |  Latency  |  Interval | Pipeline |
    | min | max | min | max |   Type   |
    +-----+-----+-----+-----+----------+
    |    7|    7|    1|    1| function |
    +-----+-----+-----+-----+----------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      -|       0|    218|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      4|       0|      0|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|      -|
|Register         |        -|      -|     150|     64|
+-----------------+---------+-------+--------+-------+
|Total            |        0|      4|     150|    282|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|      1|   ~0   |   ~0  |
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    +-------------------------+----------------------+---------+-------+---+----+
    |         Instance        |        Module        | BRAM_18K| DSP48E| FF| LUT|
    +-------------------------+----------------------+---------+-------+---+----+
    |cnn_conv_d26x26_kbkb_U0  |cnn_conv_d26x26_kbkb  |        0|      4|  0|   0|
    +-------------------------+----------------------+---------+-------+---+----+
    |Total                    |                      |        0|      4|  0|   0|
    +-------------------------+----------------------+---------+-------+---+----+

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-------------------+----------+-------+---+----+------------+------------+
    |   Variable Name   | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------+----------+-------+---+----+------------+------------+
    |tmp_3_fu_38_p2     |     -    |      0|  0|  32|           1|          32|
    |tmp_5_fu_60_p2     |     -    |      0|  0|  32|           1|          32|
    |tmp_8_fu_103_p2    |     -    |      0|  0|  23|           1|          23|
    |a_assign_fu_44_p3  |  select  |      0|  0|  32|           1|          32|
    |ap_return          |  select  |      0|  0|  23|           1|          23|
    |b_assign_fu_66_p3  |  select  |      0|  0|  32|           1|          32|
    |tmp_fu_88_p2       |    xor   |      0|  0|  44|          32|          32|
    +-------------------+----------+-------+---+----+------------+------------+
    |Total              |          |      0|  0| 218|          38|         206|
    +-------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    N/A

    * Register: 
    +------------------+----+----+-----+-----------+
    |       Name       | FF | LUT| Bits| Const Bits|
    +------------------+----+----+-----+-----------+
    |a_assign_reg_127  |  32|   0|   32|          0|
    |a_read_reg_122    |  32|   0|   32|          0|
    |b_assign_reg_132  |  32|   0|   32|          0|
    |b_read_reg_117    |  32|   0|   32|          0|
    |tmp_1_reg_137     |  22|   0|   22|          0|
    |a_read_reg_122    |   0|  32|   32|          0|
    |b_read_reg_117    |   0|  32|   32|          0|
    +------------------+----+----+-----+-----------+
    |Total             | 150|  64|  214|          0|
    +------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------+-----+-----+------------+-----------------+--------------+
| RTL Ports | Dir | Bits|  Protocol  |  Source Object  |    C Type    |
+-----------+-----+-----+------------+-----------------+--------------+
|ap_clk     |  in |    1| ap_ctrl_hs | fixed_point_mul | return value |
|ap_rst     |  in |    1| ap_ctrl_hs | fixed_point_mul | return value |
|ap_return  | out |   23| ap_ctrl_hs | fixed_point_mul | return value |
|ap_ce      |  in |    1| ap_ctrl_hs | fixed_point_mul | return value |
|a          |  in |   32|   ap_none  |        a        |    scalar    |
|b          |  in |   32|   ap_none  |        b        |    scalar    |
+-----------+-----+-----+------------+-----------------+--------------+

