Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Tue Jan 31 14:55:44 2023
| Host         : MSI running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file RS232_timing_summary_routed.rpt -pb RS232_timing_summary_routed.pb -rpx RS232_timing_summary_routed.rpx -warn_on_violation
| Design       : RS232
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  132         

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (132)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (310)
5. checking no_input_delay (2)
6. checking no_output_delay (30)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (132)
--------------------------
 There are 53 register/latch pins with no clock driven by root clock pin: clockin (HIGH)

 There are 79 register/latch pins with no clock driven by root clock pin: scherm/klok25_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (310)
--------------------------------------------------
 There are 310 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (30)
--------------------------------
 There are 30 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      8.148        0.000                      0                    3        0.283        0.000                      0                    3        4.500        0.000                       0                     4  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         8.148        0.000                      0                    3        0.283        0.000                      0                    3        4.500        0.000                       0                     4  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        8.148ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.283ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.148ns  (required time - arrival time)
  Source:                 scherm/klok25_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            scherm/klok25_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.846ns  (logic 0.580ns (31.426%)  route 1.266ns (68.574%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.300ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=3, routed)           1.565     5.086    scherm/klok25_reg_0
    SLICE_X36Y46         FDRE                                         r  scherm/klok25_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.456     5.542 r  scherm/klok25_reg/Q
                         net (fo=2, routed)           1.266     6.808    scherm/klok25
    SLICE_X36Y46         LUT3 (Prop_lut3_I2_O)        0.124     6.932 r  scherm/klok25_i_1/O
                         net (fo=1, routed)           0.000     6.932    scherm/klok25_i_1_n_0
    SLICE_X36Y46         FDRE                                         r  scherm/klok25_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=3, routed)           1.445    14.786    scherm/klok25_reg_0
    SLICE_X36Y46         FDRE                                         r  scherm/klok25_reg/C
                         clock pessimism              0.300    15.086    
                         clock uncertainty           -0.035    15.051    
    SLICE_X36Y46         FDRE (Setup_fdre_C_D)        0.029    15.080    scherm/klok25_reg
  -------------------------------------------------------------------
                         required time                         15.080    
                         arrival time                          -6.932    
  -------------------------------------------------------------------
                         slack                                  8.148    

Slack (MET) :             8.744ns  (required time - arrival time)
  Source:                 scherm/tel1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            scherm/tel1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.252ns  (logic 0.580ns (46.336%)  route 0.672ns (53.664%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.300ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=3, routed)           1.565     5.086    scherm/klok25_reg_0
    SLICE_X36Y46         FDRE                                         r  scherm/tel1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.456     5.542 f  scherm/tel1_reg[0]/Q
                         net (fo=3, routed)           0.672     6.214    scherm/tel1[0]
    SLICE_X36Y46         LUT1 (Prop_lut1_I0_O)        0.124     6.338 r  scherm/tel1[0]_i_1/O
                         net (fo=1, routed)           0.000     6.338    scherm/tel1[0]_i_1_n_0
    SLICE_X36Y46         FDRE                                         r  scherm/tel1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=3, routed)           1.445    14.786    scherm/klok25_reg_0
    SLICE_X36Y46         FDRE                                         r  scherm/tel1_reg[0]/C
                         clock pessimism              0.300    15.086    
                         clock uncertainty           -0.035    15.051    
    SLICE_X36Y46         FDRE (Setup_fdre_C_D)        0.031    15.082    scherm/tel1_reg[0]
  -------------------------------------------------------------------
                         required time                         15.082    
                         arrival time                          -6.338    
  -------------------------------------------------------------------
                         slack                                  8.744    

Slack (MET) :             8.763ns  (required time - arrival time)
  Source:                 scherm/tel1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            scherm/tel1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.277ns  (logic 0.608ns (47.610%)  route 0.669ns (52.390%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.300ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=3, routed)           1.565     5.086    scherm/klok25_reg_0
    SLICE_X36Y46         FDRE                                         r  scherm/tel1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.456     5.542 f  scherm/tel1_reg[0]/Q
                         net (fo=3, routed)           0.669     6.211    scherm/tel1[0]
    SLICE_X36Y46         LUT2 (Prop_lut2_I1_O)        0.152     6.363 r  scherm/tel1[1]_i_1/O
                         net (fo=1, routed)           0.000     6.363    scherm/tel1[1]_i_1_n_0
    SLICE_X36Y46         FDRE                                         r  scherm/tel1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=3, routed)           1.445    14.786    scherm/klok25_reg_0
    SLICE_X36Y46         FDRE                                         r  scherm/tel1_reg[1]/C
                         clock pessimism              0.300    15.086    
                         clock uncertainty           -0.035    15.051    
    SLICE_X36Y46         FDRE (Setup_fdre_C_D)        0.075    15.126    scherm/tel1_reg[1]
  -------------------------------------------------------------------
                         required time                         15.126    
                         arrival time                          -6.363    
  -------------------------------------------------------------------
                         slack                                  8.763    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.283ns  (arrival time - required time)
  Source:                 scherm/tel1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            scherm/tel1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.390ns  (logic 0.230ns (58.916%)  route 0.160ns (41.084%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=3, routed)           0.563     1.446    scherm/klok25_reg_0
    SLICE_X36Y46         FDRE                                         r  scherm/tel1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.128     1.574 r  scherm/tel1_reg[1]/Q
                         net (fo=2, routed)           0.160     1.735    scherm/tel1[1]
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.102     1.837 r  scherm/tel1[1]_i_1/O
                         net (fo=1, routed)           0.000     1.837    scherm/tel1[1]_i_1_n_0
    SLICE_X36Y46         FDRE                                         r  scherm/tel1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=3, routed)           0.832     1.959    scherm/klok25_reg_0
    SLICE_X36Y46         FDRE                                         r  scherm/tel1_reg[1]/C
                         clock pessimism             -0.513     1.446    
    SLICE_X36Y46         FDRE (Hold_fdre_C_D)         0.107     1.553    scherm/tel1_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.553    
                         arrival time                           1.837    
  -------------------------------------------------------------------
                         slack                                  0.283    

Slack (MET) :             0.296ns  (arrival time - required time)
  Source:                 scherm/tel1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            scherm/klok25_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.387ns  (logic 0.227ns (58.598%)  route 0.160ns (41.402%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=3, routed)           0.563     1.446    scherm/klok25_reg_0
    SLICE_X36Y46         FDRE                                         r  scherm/tel1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.128     1.574 r  scherm/tel1_reg[1]/Q
                         net (fo=2, routed)           0.160     1.735    scherm/tel1[1]
    SLICE_X36Y46         LUT3 (Prop_lut3_I0_O)        0.099     1.834 r  scherm/klok25_i_1/O
                         net (fo=1, routed)           0.000     1.834    scherm/klok25_i_1_n_0
    SLICE_X36Y46         FDRE                                         r  scherm/klok25_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=3, routed)           0.832     1.959    scherm/klok25_reg_0
    SLICE_X36Y46         FDRE                                         r  scherm/klok25_reg/C
                         clock pessimism             -0.513     1.446    
    SLICE_X36Y46         FDRE (Hold_fdre_C_D)         0.091     1.537    scherm/klok25_reg
  -------------------------------------------------------------------
                         required time                         -1.537    
                         arrival time                           1.834    
  -------------------------------------------------------------------
                         slack                                  0.296    

Slack (MET) :             0.330ns  (arrival time - required time)
  Source:                 scherm/tel1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            scherm/tel1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.422ns  (logic 0.186ns (44.105%)  route 0.236ns (55.895%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=3, routed)           0.563     1.446    scherm/klok25_reg_0
    SLICE_X36Y46         FDRE                                         r  scherm/tel1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.141     1.587 f  scherm/tel1_reg[0]/Q
                         net (fo=3, routed)           0.236     1.823    scherm/tel1[0]
    SLICE_X36Y46         LUT1 (Prop_lut1_I0_O)        0.045     1.868 r  scherm/tel1[0]_i_1/O
                         net (fo=1, routed)           0.000     1.868    scherm/tel1[0]_i_1_n_0
    SLICE_X36Y46         FDRE                                         r  scherm/tel1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=3, routed)           0.832     1.959    scherm/klok25_reg_0
    SLICE_X36Y46         FDRE                                         r  scherm/tel1_reg[0]/C
                         clock pessimism             -0.513     1.446    
    SLICE_X36Y46         FDRE (Hold_fdre_C_D)         0.092     1.538    scherm/tel1_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.538    
                         arrival time                           1.868    
  -------------------------------------------------------------------
                         slack                                  0.330    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X36Y46   scherm/klok25_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X36Y46   scherm/tel1_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X36Y46   scherm/tel1_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y46   scherm/klok25_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y46   scherm/klok25_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y46   scherm/tel1_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y46   scherm/tel1_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y46   scherm/tel1_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y46   scherm/tel1_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y46   scherm/klok25_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y46   scherm/klok25_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y46   scherm/tel1_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y46   scherm/tel1_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y46   scherm/tel1_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y46   scherm/tel1_reg[1]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           340 Endpoints
Min Delay           340 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 led_reg[15]/C
                            (rising edge-triggered cell FDRE)
  Destination:            led[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.528ns  (logic 3.977ns (41.744%)  route 5.551ns (58.256%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y11          FDRE                         0.000     0.000 r  led_reg[15]/C
    SLICE_X9Y11          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  led_reg[15]/Q
                         net (fo=1, routed)           5.551     6.007    led_OBUF[15]
    L1                   OBUF (Prop_obuf_I_O)         3.521     9.528 r  led_OBUF[15]_inst/O
                         net (fo=0)                   0.000     9.528    led[15]
    L1                                                                r  led[15] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led_reg[12]/C
                            (rising edge-triggered cell FDRE)
  Destination:            led[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.194ns  (logic 4.036ns (43.899%)  route 5.158ns (56.101%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y10         FDRE                         0.000     0.000 r  led_reg[12]/C
    SLICE_X10Y10         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  led_reg[12]/Q
                         net (fo=1, routed)           5.158     5.676    led_OBUF[12]
    P3                   OBUF (Prop_obuf_I_O)         3.518     9.194 r  led_OBUF[12]_inst/O
                         net (fo=0)                   0.000     9.194    led[12]
    P3                                                                r  led[12] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led_reg[13]/C
                            (rising edge-triggered cell FDRE)
  Destination:            led[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.135ns  (logic 3.963ns (43.386%)  route 5.172ns (56.614%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y11          FDRE                         0.000     0.000 r  led_reg[13]/C
    SLICE_X9Y11          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  led_reg[13]/Q
                         net (fo=1, routed)           5.172     5.628    led_OBUF[13]
    N3                   OBUF (Prop_obuf_I_O)         3.507     9.135 r  led_OBUF[13]_inst/O
                         net (fo=0)                   0.000     9.135    led[13]
    N3                                                                r  led[13] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led_reg[14]/C
                            (rising edge-triggered cell FDRE)
  Destination:            led[14]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.535ns  (logic 3.971ns (46.533%)  route 4.563ns (53.467%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y11          FDRE                         0.000     0.000 r  led_reg[14]/C
    SLICE_X9Y11          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  led_reg[14]/Q
                         net (fo=1, routed)           4.563     5.019    led_OBUF[14]
    P1                   OBUF (Prop_obuf_I_O)         3.515     8.535 r  led_OBUF[14]_inst/O
                         net (fo=0)                   0.000     8.535    led[14]
    P1                                                                r  led[14] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led_reg[10]/C
                            (rising edge-triggered cell FDRE)
  Destination:            led[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.111ns  (logic 4.043ns (49.847%)  route 4.068ns (50.153%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y10         FDRE                         0.000     0.000 r  led_reg[10]/C
    SLICE_X10Y10         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  led_reg[10]/Q
                         net (fo=1, routed)           4.068     4.586    led_OBUF[10]
    W3                   OBUF (Prop_obuf_I_O)         3.525     8.111 r  led_OBUF[10]_inst/O
                         net (fo=0)                   0.000     8.111    led[10]
    W3                                                                r  led[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led_reg[11]/C
                            (rising edge-triggered cell FDRE)
  Destination:            led[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.882ns  (logic 4.022ns (51.023%)  route 3.860ns (48.977%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y10         FDRE                         0.000     0.000 r  led_reg[11]/C
    SLICE_X10Y10         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  led_reg[11]/Q
                         net (fo=1, routed)           3.860     4.378    led_OBUF[11]
    U3                   OBUF (Prop_obuf_I_O)         3.504     7.882 r  led_OBUF[11]_inst/O
                         net (fo=0)                   0.000     7.882    led[11]
    U3                                                                r  led[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led_reg[9]/C
                            (rising edge-triggered cell FDRE)
  Destination:            led[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.752ns  (logic 3.964ns (51.135%)  route 3.788ns (48.865%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y11          FDRE                         0.000     0.000 r  led_reg[9]/C
    SLICE_X9Y11          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  led_reg[9]/Q
                         net (fo=1, routed)           3.788     4.244    led_OBUF[9]
    V3                   OBUF (Prop_obuf_I_O)         3.508     7.752 r  led_OBUF[9]_inst/O
                         net (fo=0)                   0.000     7.752    led[9]
    V3                                                                r  led[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 scherm/hPos_reg[25]/C
                            (rising edge-triggered cell FDCE)
  Destination:            scherm/vPos_reg[26]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.848ns  (logic 1.091ns (15.932%)  route 5.757ns (84.068%))
  Logic Levels:           4  (FDCE=1 LUT2=1 LUT4=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y15         FDCE                         0.000     0.000 r  scherm/hPos_reg[25]/C
    SLICE_X11Y15         FDCE (Prop_fdce_C_Q)         0.456     0.456 f  scherm/hPos_reg[25]/Q
                         net (fo=9, routed)           1.300     1.756    scherm/hPos[25]
    SLICE_X8Y14          LUT2 (Prop_lut2_I1_O)        0.156     1.912 f  scherm/hPos[31]_i_8/O
                         net (fo=1, routed)           0.164     2.076    scherm/hPos[31]_i_8_n_0
    SLICE_X8Y14          LUT6 (Prop_lut6_I5_O)        0.355     2.431 f  scherm/hPos[31]_i_2/O
                         net (fo=32, routed)          2.147     4.579    scherm/hPos[31]_i_2_n_0
    SLICE_X8Y9           LUT4 (Prop_lut4_I0_O)        0.124     4.703 r  scherm/vPos[31]_i_1/O
                         net (fo=32, routed)          2.145     6.848    scherm/vPos_0
    SLICE_X5Y16          FDCE                                         r  scherm/vPos_reg[26]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 scherm/hPos_reg[25]/C
                            (rising edge-triggered cell FDCE)
  Destination:            scherm/vPos_reg[27]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.848ns  (logic 1.091ns (15.932%)  route 5.757ns (84.068%))
  Logic Levels:           4  (FDCE=1 LUT2=1 LUT4=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y15         FDCE                         0.000     0.000 r  scherm/hPos_reg[25]/C
    SLICE_X11Y15         FDCE (Prop_fdce_C_Q)         0.456     0.456 f  scherm/hPos_reg[25]/Q
                         net (fo=9, routed)           1.300     1.756    scherm/hPos[25]
    SLICE_X8Y14          LUT2 (Prop_lut2_I1_O)        0.156     1.912 f  scherm/hPos[31]_i_8/O
                         net (fo=1, routed)           0.164     2.076    scherm/hPos[31]_i_8_n_0
    SLICE_X8Y14          LUT6 (Prop_lut6_I5_O)        0.355     2.431 f  scherm/hPos[31]_i_2/O
                         net (fo=32, routed)          2.147     4.579    scherm/hPos[31]_i_2_n_0
    SLICE_X8Y9           LUT4 (Prop_lut4_I0_O)        0.124     4.703 r  scherm/vPos[31]_i_1/O
                         net (fo=32, routed)          2.145     6.848    scherm/vPos_0
    SLICE_X5Y16          FDCE                                         r  scherm/vPos_reg[27]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 scherm/hPos_reg[25]/C
                            (rising edge-triggered cell FDCE)
  Destination:            scherm/vPos_reg[29]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.848ns  (logic 1.091ns (15.932%)  route 5.757ns (84.068%))
  Logic Levels:           4  (FDCE=1 LUT2=1 LUT4=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y15         FDCE                         0.000     0.000 r  scherm/hPos_reg[25]/C
    SLICE_X11Y15         FDCE (Prop_fdce_C_Q)         0.456     0.456 f  scherm/hPos_reg[25]/Q
                         net (fo=9, routed)           1.300     1.756    scherm/hPos[25]
    SLICE_X8Y14          LUT2 (Prop_lut2_I1_O)        0.156     1.912 f  scherm/hPos[31]_i_8/O
                         net (fo=1, routed)           0.164     2.076    scherm/hPos[31]_i_8_n_0
    SLICE_X8Y14          LUT6 (Prop_lut6_I5_O)        0.355     2.431 f  scherm/hPos[31]_i_2/O
                         net (fo=32, routed)          2.147     4.579    scherm/hPos[31]_i_2_n_0
    SLICE_X8Y9           LUT4 (Prop_lut4_I0_O)        0.124     4.703 r  scherm/vPos[31]_i_1/O
                         net (fo=32, routed)          2.145     6.848    scherm/vPos_0
    SLICE_X5Y16          FDCE                                         r  scherm/vPos_reg[29]/CE
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rs232.datashifter_reg[11]/C
                            (rising edge-triggered cell FDRE)
  Destination:            data32_reg[11]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.264ns  (logic 0.141ns (53.387%)  route 0.123ns (46.613%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y8           FDRE                         0.000     0.000 r  rs232.datashifter_reg[11]/C
    SLICE_X7Y8           FDRE (Prop_fdre_C_Q)         0.141     0.141 r  rs232.datashifter_reg[11]/Q
                         net (fo=2, routed)           0.123     0.264    mux4_out[12]
    SLICE_X7Y9           FDRE                                         r  data32_reg[11]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rs232.datashifter_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            data32_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.267ns  (logic 0.141ns (52.713%)  route 0.126ns (47.287%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y7           FDRE                         0.000     0.000 r  rs232.datashifter_reg[0]/C
    SLICE_X4Y7           FDRE (Prop_fdre_C_Q)         0.141     0.141 r  rs232.datashifter_reg[0]/Q
                         net (fo=2, routed)           0.126     0.267    mux4_out[23]
    SLICE_X4Y8           FDRE                                         r  data32_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rs232.datashifter_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            data32_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.268ns  (logic 0.141ns (52.702%)  route 0.127ns (47.298%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y8           FDRE                         0.000     0.000 r  rs232.datashifter_reg[2]/C
    SLICE_X5Y8           FDRE (Prop_fdre_C_Q)         0.141     0.141 r  rs232.datashifter_reg[2]/Q
                         net (fo=2, routed)           0.127     0.268    mux4_out[21]
    SLICE_X3Y8           FDRE                                         r  data32_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rs232.datashifter_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            data32_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.268ns  (logic 0.141ns (52.559%)  route 0.127ns (47.441%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y8           FDRE                         0.000     0.000 r  rs232.datashifter_reg[3]/C
    SLICE_X5Y8           FDRE (Prop_fdre_C_Q)         0.141     0.141 r  rs232.datashifter_reg[3]/Q
                         net (fo=2, routed)           0.127     0.268    mux4_out[20]
    SLICE_X4Y8           FDRE                                         r  data32_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rs232.datashifter_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            data32_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.268ns  (logic 0.141ns (52.559%)  route 0.127ns (47.441%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y7           FDRE                         0.000     0.000 r  rs232.datashifter_reg[5]/C
    SLICE_X3Y7           FDRE (Prop_fdre_C_Q)         0.141     0.141 r  rs232.datashifter_reg[5]/Q
                         net (fo=2, routed)           0.127     0.268    mux4_out[18]
    SLICE_X2Y7           FDRE                                         r  data32_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rs232.datashifter_reg[9]/C
                            (rising edge-triggered cell FDRE)
  Destination:            data32_reg[9]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.269ns  (logic 0.141ns (52.485%)  route 0.128ns (47.515%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y7           FDRE                         0.000     0.000 r  rs232.datashifter_reg[9]/C
    SLICE_X7Y7           FDRE (Prop_fdre_C_Q)         0.141     0.141 r  rs232.datashifter_reg[9]/Q
                         net (fo=2, routed)           0.128     0.269    mux4_out[14]
    SLICE_X6Y7           FDRE                                         r  data32_reg[9]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 data32_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            led_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.269ns  (logic 0.141ns (52.437%)  route 0.128ns (47.563%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y8           FDRE                         0.000     0.000 r  data32_reg[4]/C
    SLICE_X4Y8           FDRE (Prop_fdre_C_Q)         0.141     0.141 r  data32_reg[4]/Q
                         net (fo=5, routed)           0.128     0.269    data32_reg_n_0_[4]
    SLICE_X3Y8           FDRE                                         r  led_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rs232.datashifter_reg[14]/C
                            (rising edge-triggered cell FDRE)
  Destination:            data32_reg[14]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.287ns  (logic 0.164ns (57.121%)  route 0.123ns (42.879%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y6           FDRE                         0.000     0.000 r  rs232.datashifter_reg[14]/C
    SLICE_X6Y6           FDRE (Prop_fdre_C_Q)         0.164     0.164 r  rs232.datashifter_reg[14]/Q
                         net (fo=2, routed)           0.123     0.287    mux4_out[9]
    SLICE_X6Y7           FDRE                                         r  data32_reg[14]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rs232.datashifter_reg[13]/C
                            (rising edge-triggered cell FDRE)
  Destination:            data32_reg[13]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.292ns  (logic 0.164ns (56.232%)  route 0.128ns (43.768%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y7           FDRE                         0.000     0.000 r  rs232.datashifter_reg[13]/C
    SLICE_X8Y7           FDRE (Prop_fdre_C_Q)         0.164     0.164 r  rs232.datashifter_reg[13]/Q
                         net (fo=2, routed)           0.128     0.292    mux4_out[10]
    SLICE_X9Y7           FDRE                                         r  data32_reg[13]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rs232.tel32_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            rs232.datashifter_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.293ns  (logic 0.186ns (63.469%)  route 0.107ns (36.531%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y7           FDRE                         0.000     0.000 r  rs232.tel32_reg[4]/C
    SLICE_X5Y7           FDRE (Prop_fdre_C_Q)         0.141     0.141 r  rs232.tel32_reg[4]/Q
                         net (fo=37, routed)          0.107     0.248    rs232.tel32_reg[4]
    SLICE_X4Y7           LUT5 (Prop_lut5_I1_O)        0.045     0.293 r  rs232.datashifter[0]_i_1/O
                         net (fo=1, routed)           0.000     0.293    rs232.datashifter[0]_i_1_n_0
    SLICE_X4Y7           FDRE                                         r  rs232.datashifter_reg[0]/D
  -------------------------------------------------------------------    -------------------





