
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.108894                       # Number of seconds simulated
sim_ticks                                108893542500                       # Number of ticks simulated
final_tick                               108893542500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                1253411                       # Simulator instruction rate (inst/s)
host_op_rate                                  1332508                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                             3124608953                       # Simulator tick rate (ticks/s)
host_mem_usage                                 669856                       # Number of bytes of host memory used
host_seconds                                    34.85                       # Real time elapsed on the host
sim_insts                                    43681711                       # Number of instructions simulated
sim_ops                                      46438296                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 108893542500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst         429824                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data        8491776                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            8921600                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst       429824                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        429824                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks       867968                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total          867968                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst            3358                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data           66342                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               69700                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks         6781                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total               6781                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst           3947195                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data          77982365                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total              81929560                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst      3947195                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          3947195                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks        7970794                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total              7970794                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks        7970794                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst          3947195                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data         77982365                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total             89900354                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples     12551.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples      6716.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples    122247.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.013298314500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds          709                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds          709                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              216447                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              11921                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                       69700                       # Number of read requests accepted
system.mem_ctrls.writeReqs                       6781                       # Number of write requests accepted
system.mem_ctrls.readBursts                    139400                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    13562                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                8253632                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                  667968                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                  801792                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                 8921600                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys               867968                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                  10437                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                  1011                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             21526                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             22136                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              8012                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              1460                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4               428                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              1750                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              4772                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             11141                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              2458                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              1672                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10              134                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11              360                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             1298                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            10160                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            20104                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            21552                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0               128                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1               128                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2               218                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                10                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                14                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5               136                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              2575                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              8729                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12              118                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13              216                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14              128                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15              128                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                  108893440500                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                139400                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                13562                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   64633                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   64330                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    528                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    547                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                    689                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                    711                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                    713                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                    713                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                    711                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                    712                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                    713                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                    711                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                    710                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                    712                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                    711                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                    709                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                    711                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                    710                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                    710                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                    710                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                    105                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        22261                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    406.674992                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   312.433750                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   289.704581                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127           94      0.42%      0.42% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         7258     32.60%     33.03% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         3562     16.00%     49.03% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         3074     13.81%     62.84% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         3210     14.42%     77.26% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         1300      5.84%     83.10% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          918      4.12%     87.22% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          717      3.22%     90.44% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         2128      9.56%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        22261                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples          709                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     181.834979                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean    120.482805                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    159.922102                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-63            204     28.77%     28.77% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-127          114     16.08%     44.85% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-191          105     14.81%     59.66% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-255          105     14.81%     74.47% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-319           74     10.44%     84.91% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::320-383           41      5.78%     90.69% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-447           22      3.10%     93.79% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::448-511           19      2.68%     96.47% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-575            7      0.99%     97.46% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::576-639            5      0.71%     98.17% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::640-703            4      0.56%     98.73% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::704-767            3      0.42%     99.15% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-831            3      0.42%     99.58% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::832-895            2      0.28%     99.86% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1600-1663            1      0.14%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           709                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          709                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      17.669958                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     17.638569                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.046092                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16              167     23.55%     23.55% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               12      1.69%     25.25% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              441     62.20%     87.45% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               72     10.16%     97.60% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               12      1.69%     99.29% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                4      0.56%     99.86% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22                1      0.14%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           709                       # Writes before turning the bus around for reads
system.mem_ctrls.masterReadBytes::.cpu.inst       429824                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data      7823808                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks       801792                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 3947194.573084992822                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 71848227.363895341754                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 7363081.240561165847                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst         6716                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data       132684                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks        13562                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst    403230500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data   8219379750                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 2562890694500                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     60040.28                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     61947.03                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks 188975865.99                       # Per-master write average memory access latency
system.mem_ctrls.totQLat                   6204554000                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat              8622610250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                  644815000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     48111.12                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                66861.12                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                        75.80                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         7.36                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                     81.93                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      7.97                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.65                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.59                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.06                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       2.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.42                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                   107858                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   11365                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 83.63                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                90.55                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                    1423797.29                       # Average gap between requests
system.mem_ctrls.pageHitRate                    84.25                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                 90121080                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                 47881515                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy               508546500                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy               62316360                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy         5130400080.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy           2025664860                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy            294791040                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.actPowerDownEnergy     18108187500                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_0.prePowerDownEnergy      7907613120                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_0.selfRefreshEnergy      11472036240                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_0.totalEnergy            45654762225                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            419.260511                       # Core power per rank (mW)
system.mem_ctrls_0.totalIdleTime         103666852250                       # Total Idle time Per DRAM Rank
system.mem_ctrls_0.memoryStateTime::IDLE    571895500                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF    2170220000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::SREF  43363844000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN  20592819750                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT    2483730000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN  39711033250                       # Time in different power states
system.mem_ctrls_1.actEnergy                 68872440                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                 36598980                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy               412249320                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy                3079800                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy         4941705600.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy           1479058230                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy            292719360                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.actPowerDownEnergy     17347044270                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_1.prePowerDownEnergy      8093470080                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_1.selfRefreshEnergy      12049325520                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_1.totalEnergy            44728929900                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            410.758332                       # Core power per rank (mW)
system.mem_ctrls_1.totalIdleTime         104876897750                       # Total Idle time Per DRAM Rank
system.mem_ctrls_1.memoryStateTime::IDLE    572014000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF    2090400000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::SREF  45758444750                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN  21076758750                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT    1354183750                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN  38041741250                       # Time in different power states
system.pwrStateResidencyTicks::UNDEFINED 108893542500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.dstage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 108893542500                       # Cumulative time (in ticks) in various power states
system.cpu.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dstage2_mmu.stage2_tlb.hits              0                       # DTB hits
system.cpu.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 108893542500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.istage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 108893542500                       # Cumulative time (in ticks) in various power states
system.cpu.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.istage2_mmu.stage2_tlb.hits              0                       # DTB hits
system.cpu.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 108893542500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.workload.numSyscalls                   239                       # Number of system calls
system.cpu.pwrStateResidencyTicks::ON    108893542500                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                        217787085                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.committedInsts                    43681711                       # Number of instructions committed
system.cpu.committedOps                      46438296                       # Number of ops (including micro ops) committed
system.cpu.num_int_alu_accesses              36551152                       # Number of integer alu accesses
system.cpu.num_fp_alu_accesses                     16                       # Number of float alu accesses
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_func_calls                      479840                       # number of times a function call or return occured
system.cpu.num_conditional_control_insts      9756863                       # number of instructions that are conditional controls
system.cpu.num_int_insts                     36551152                       # number of integer instructions
system.cpu.num_fp_insts                            16                       # number of float instructions
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_int_register_reads            62405820                       # number of times the integer registers were read
system.cpu.num_int_register_writes           21331323                       # number of times the integer registers were written
system.cpu.num_fp_register_reads                   16                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.num_cc_register_reads            167328399                       # number of times the CC registers were read
system.cpu.num_cc_register_writes            30215580                       # number of times the CC registers were written
system.cpu.num_mem_refs                      14199997                       # number of memory refs
system.cpu.num_load_insts                     9180679                       # Number of load instructions
system.cpu.num_store_insts                    5019318                       # Number of store instructions
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_busy_cycles                  217787085                       # Number of busy cycles
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.Branches                          10612420                       # Number of branches fetched
system.cpu.op_class::No_OpClass                     0      0.00%      0.00% # Class of executed instruction
system.cpu.op_class::IntAlu                  32367985     69.48%     69.48% # Class of executed instruction
system.cpu.op_class::IntMult                    19468      0.04%     69.52% # Class of executed instruction
system.cpu.op_class::IntDiv                         0      0.00%     69.52% # Class of executed instruction
system.cpu.op_class::FloatAdd                       0      0.00%     69.52% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     69.52% # Class of executed instruction
system.cpu.op_class::FloatCvt                       0      0.00%     69.52% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     69.52% # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0      0.00%     69.52% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%     69.52% # Class of executed instruction
system.cpu.op_class::FloatMisc                      0      0.00%     69.52% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     69.52% # Class of executed instruction
system.cpu.op_class::SimdAdd                        0      0.00%     69.52% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     69.52% # Class of executed instruction
system.cpu.op_class::SimdAlu                        0      0.00%     69.52% # Class of executed instruction
system.cpu.op_class::SimdCmp                        0      0.00%     69.52% # Class of executed instruction
system.cpu.op_class::SimdCvt                        0      0.00%     69.52% # Class of executed instruction
system.cpu.op_class::SimdMisc                       0      0.00%     69.52% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     69.52% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     69.52% # Class of executed instruction
system.cpu.op_class::SimdShift                      0      0.00%     69.52% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     69.52% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     69.52% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0      0.00%     69.52% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     69.52% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     69.52% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0      0.00%     69.52% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0      0.00%     69.52% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     69.52% # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0      0.00%     69.52% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     69.52% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     69.52% # Class of executed instruction
system.cpu.op_class::MemRead                  9180679     19.71%     89.23% # Class of executed instruction
system.cpu.op_class::MemWrite                 5019302     10.77%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemWrite                 16      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                   46587450                       # Class of executed instruction
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 108893542500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse             7.999943                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            14066380                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs           2690257                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs              5.228638                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            275500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data     7.999943                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.999993                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999993                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024            8                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            8                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          30823017                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         30823017                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 108893542500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::.cpu.data      6507962                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         6507962                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::.cpu.data      4677701                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        4677701                       # number of WriteReq hits
system.cpu.dcache.LoadLockedReq_hits::.cpu.data        95230                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total        95230                       # number of LoadLockedReq hits
system.cpu.dcache.StoreCondReq_hits::.cpu.data        95230                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total        95230                       # number of StoreCondReq hits
system.cpu.dcache.demand_hits::.cpu.data     11185663                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         11185663                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     11185663                       # number of overall hits
system.cpu.dcache.overall_hits::total        11185663                       # number of overall hits
system.cpu.dcache.ReadReq_misses::.cpu.data      2505559                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total       2505559                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::.cpu.data       184698                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       184698                       # number of WriteReq misses
system.cpu.dcache.demand_misses::.cpu.data      2690257                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        2690257                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data      2690257                       # number of overall misses
system.cpu.dcache.overall_misses::total       2690257                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data  39416671500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  39416671500                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::.cpu.data   2663290500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   2663290500                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::.cpu.data  42079962000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  42079962000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data  42079962000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  42079962000                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data      9013521                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      9013521                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.cpu.data      4862399                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      4862399                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data        95230                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total        95230                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::.cpu.data        95230                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total        95230                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::.cpu.data     13875920                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     13875920                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     13875920                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     13875920                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.277978                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.277978                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.037985                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.037985                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.193880                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.193880                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.193880                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.193880                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 15731.687619                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 15731.687619                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 14419.704057                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 14419.704057                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 15641.614165                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 15641.614165                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 15641.614165                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 15641.614165                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks      1801635                       # number of writebacks
system.cpu.dcache.writebacks::total           1801635                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data      2505559                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total      2505559                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data       184698                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       184698                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::.cpu.data      2690257                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      2690257                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data      2690257                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      2690257                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data  36911112500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  36911112500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data   2478592500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   2478592500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data  39389705000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  39389705000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data  39389705000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  39389705000                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.277978                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.277978                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.037985                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.037985                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.193880                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.193880                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.193880                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.193880                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 14731.687619                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 14731.687619                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 13419.704057                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 13419.704057                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 14641.614165                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 14641.614165                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 14641.614165                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 14641.614165                       # average overall mshr miss latency
system.cpu.dcache.replacements                2690249                       # number of replacements
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 108893542500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse            15.999502                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            43814015                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs            852627                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             51.387084                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             92500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst    15.999502                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.999969                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999969                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           16                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          44666642                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         44666642                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 108893542500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::.cpu.inst     42961388                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        42961388                       # number of ReadReq hits
system.cpu.icache.demand_hits::.cpu.inst     42961388                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         42961388                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst     42961388                       # number of overall hits
system.cpu.icache.overall_hits::total        42961388                       # number of overall hits
system.cpu.icache.ReadReq_misses::.cpu.inst       852627                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total        852627                       # number of ReadReq misses
system.cpu.icache.demand_misses::.cpu.inst       852627                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total         852627                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst       852627                       # number of overall misses
system.cpu.icache.overall_misses::total        852627                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst  11516028000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total  11516028000                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::.cpu.inst  11516028000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total  11516028000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst  11516028000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total  11516028000                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst     43814015                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     43814015                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::.cpu.inst     43814015                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     43814015                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst     43814015                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     43814015                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.019460                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.019460                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.019460                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.019460                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.019460                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.019460                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 13506.525128                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 13506.525128                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 13506.525128                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 13506.525128                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 13506.525128                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 13506.525128                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks       852611                       # number of writebacks
system.cpu.icache.writebacks::total            852611                       # number of writebacks
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst       852627                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total       852627                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::.cpu.inst       852627                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total       852627                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst       852627                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total       852627                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst  10663401000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total  10663401000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst  10663401000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total  10663401000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst  10663401000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total  10663401000                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.019460                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.019460                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.019460                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.019460                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.019460                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.019460                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 12506.525128                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 12506.525128                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 12506.525128                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 12506.525128                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 12506.525128                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 12506.525128                       # average overall mshr miss latency
system.cpu.icache.replacements                 852611                       # number of replacements
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 108893542500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                   127.991102                       # Cycle average of tags in use
system.l2.tags.total_refs                     7043323                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     70512                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     99.888289                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     82000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks       2.396595                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst        22.800076                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data       102.794431                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.018723                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.178126                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.803081                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999930                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024           128                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           52                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           67                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4            7                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                 112763680                       # Number of tag accesses
system.l2.tags.data_accesses                112763680                       # Number of data accesses
system.l2.pwrStateResidencyTicks::UNDEFINED 108893542500                       # Cumulative time (in ticks) in various power states
system.l2.WritebackDirty_hits::.writebacks      1801635                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          1801635                       # number of WritebackDirty hits
system.l2.WritebackClean_hits::.writebacks       821658                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total           821658                       # number of WritebackClean hits
system.l2.ReadExReq_hits::.cpu.data            184030                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                184030                       # number of ReadExReq hits
system.l2.ReadCleanReq_hits::.cpu.inst         849269                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total             849269                       # number of ReadCleanReq hits
system.l2.ReadSharedReq_hits::.cpu.data       2439885                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total           2439885                       # number of ReadSharedReq hits
system.l2.demand_hits::.cpu.inst               849269                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data              2623915                       # number of demand (read+write) hits
system.l2.demand_hits::total                  3473184                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst              849269                       # number of overall hits
system.l2.overall_hits::.cpu.data             2623915                       # number of overall hits
system.l2.overall_hits::total                 3473184                       # number of overall hits
system.l2.ReadExReq_misses::.cpu.data             668                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                 668                       # number of ReadExReq misses
system.l2.ReadCleanReq_misses::.cpu.inst         3358                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             3358                       # number of ReadCleanReq misses
system.l2.ReadSharedReq_misses::.cpu.data        65674                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total           65674                       # number of ReadSharedReq misses
system.l2.demand_misses::.cpu.inst               3358                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data              66342                       # number of demand (read+write) misses
system.l2.demand_misses::total                  69700                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst              3358                       # number of overall misses
system.l2.overall_misses::.cpu.data             66342                       # number of overall misses
system.l2.overall_misses::total                 69700                       # number of overall misses
system.l2.ReadExReq_miss_latency::.cpu.data    237691500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total     237691500                       # number of ReadExReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu.inst    381262000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    381262000                       # number of ReadCleanReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu.data   7357137000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total   7357137000                       # number of ReadSharedReq miss cycles
system.l2.demand_miss_latency::.cpu.inst    381262000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data   7594828500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       7976090500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst    381262000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data   7594828500                       # number of overall miss cycles
system.l2.overall_miss_latency::total      7976090500                       # number of overall miss cycles
system.l2.WritebackDirty_accesses::.writebacks      1801635                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      1801635                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_accesses::.writebacks       821658                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total       821658                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu.data        184698                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            184698                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu.inst       852627                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total         852627                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu.data      2505559                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total       2505559                       # number of ReadSharedReq accesses(hits+misses)
system.l2.demand_accesses::.cpu.inst           852627                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data          2690257                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              3542884                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst          852627                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data         2690257                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             3542884                       # number of overall (read+write) accesses
system.l2.ReadExReq_miss_rate::.cpu.data     0.003617                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.003617                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.003938                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.003938                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.026211                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.026211                       # miss rate for ReadSharedReq accesses
system.l2.demand_miss_rate::.cpu.inst        0.003938                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.024660                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.019673                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.003938                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.024660                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.019673                       # miss rate for overall accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 355825.598802                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 355825.598802                       # average ReadExReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 113538.415724                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 113538.415724                       # average ReadCleanReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 112025.108871                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 112025.108871                       # average ReadSharedReq miss latency
system.l2.demand_avg_miss_latency::.cpu.inst 113538.415724                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 114479.944831                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 114434.583931                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 113538.415724                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 114479.944831                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 114434.583931                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks                6781                       # number of writebacks
system.l2.writebacks::total                      6781                       # number of writebacks
system.l2.ReadExReq_mshr_misses::.cpu.data          668                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total            668                       # number of ReadExReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu.inst         3358                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         3358                       # number of ReadCleanReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu.data        65674                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total        65674                       # number of ReadSharedReq MSHR misses
system.l2.demand_mshr_misses::.cpu.inst          3358                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data         66342                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             69700                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst         3358                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data        66342                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            69700                       # number of overall MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data    231011500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    231011500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst    347682000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    347682000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data   6700397000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total   6700397000                       # number of ReadSharedReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.inst    347682000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data   6931408500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   7279090500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst    347682000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data   6931408500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   7279090500                       # number of overall MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.003617                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.003617                       # mshr miss rate for ReadExReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.003938                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.003938                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.026211                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.026211                       # mshr miss rate for ReadSharedReq accesses
system.l2.demand_mshr_miss_rate::.cpu.inst     0.003938                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.024660                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.019673                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.003938                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.024660                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.019673                       # mshr miss rate for overall accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 345825.598802                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 345825.598802                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 103538.415724                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 103538.415724                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 102025.108871                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 102025.108871                       # average ReadSharedReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 103538.415724                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 104479.944831                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 104434.583931                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 103538.415724                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 104479.944831                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 104434.583931                       # average overall mshr miss latency
system.l2.replacements                          70384                       # number of replacements
system.membus.snoop_filter.tot_requests        139272                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests        69572                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED 108893542500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              69032                       # Transaction distribution
system.membus.trans_dist::WritebackDirty         6781                       # Transaction distribution
system.membus.trans_dist::CleanEvict            62791                       # Transaction distribution
system.membus.trans_dist::ReadExReq               668                       # Transaction distribution
system.membus.trans_dist::ReadExResp              668                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         69032                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port       208972                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 208972                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port      9789568                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 9789568                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             69700                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   69700    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               69700                       # Request fanout histogram
system.membus.reqLayer0.occupancy           200211500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.2                       # Layer utilization (%)
system.membus.respLayer1.occupancy          647623000                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.6                       # Layer utilization (%)
system.tol2bus.snoop_filter.tot_requests      7085744                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_requests      3542860                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_requests        42421                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.tot_snoops            812                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_snoops          812                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 108893542500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp           3358186                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      1808416                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean       852611                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          952217                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           184698                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          184698                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq        852627                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq      2505559                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side      2557865                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side      8070763                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              10628628                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side    218270464                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side    574962176                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              793232640                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                           70384                       # Total snoops (count)
system.tol2bus.snoopTraffic                    867968                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          3613268                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.011965                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.108729                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                3570035     98.80%     98.80% # Request fanout histogram
system.tol2bus.snoop_fanout::1                  43233      1.20%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            3613268                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         8851364000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              8.1                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy        2131567500                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             2.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        6725642500                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             6.2                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
