// Verilated -*- C++ -*-
// DESCRIPTION: Verilator output: Design implementation internals
// See VNV_nvdla.h for the primary calling header

#include "VNV_nvdla__pch.h"
#include "VNV_nvdla_NV_NVDLA_CDP_WDMA_dat_fifo.h"

VL_ATTR_COLD void VNV_nvdla_NV_NVDLA_CDP_WDMA_dat_fifo___ctor_var_reset(VNV_nvdla_NV_NVDLA_CDP_WDMA_dat_fifo* vlSelf) {
    VL_DEBUG_IF(VL_DBG_MSGF("+              VNV_nvdla_NV_NVDLA_CDP_WDMA_dat_fifo___ctor_var_reset\n"); );
    VNV_nvdla__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;
    auto& vlSelfRef = std::ref(*vlSelf).get();
    // Body
    vlSelf->nvdla_core_clk = VL_RAND_RESET_I(1);
    vlSelf->nvdla_core_rstn = VL_RAND_RESET_I(1);
    vlSelf->dat_fifo_wr_prdy = VL_RAND_RESET_I(1);
    vlSelf->dat_fifo_wr_pvld = VL_RAND_RESET_I(1);
    vlSelf->dat_fifo_wr_pd = VL_RAND_RESET_I(8);
    vlSelf->dat_fifo_rd_prdy = VL_RAND_RESET_I(1);
    vlSelf->dat_fifo_rd_pvld = VL_RAND_RESET_I(1);
    vlSelf->dat_fifo_rd_pd = VL_RAND_RESET_I(8);
    vlSelf->pwrbus_ram_pd = VL_RAND_RESET_I(32);
    vlSelf->__PVT__nvdla_core_clk_mgated = VL_RAND_RESET_I(1);
    vlSelf->__PVT__wr_reserving = VL_RAND_RESET_I(1);
    vlSelf->__PVT__dat_fifo_wr_busy_int = VL_RAND_RESET_I(1);
    vlSelf->__PVT__wr_popping = VL_RAND_RESET_I(1);
    vlSelf->__PVT__dat_fifo_wr_count = VL_RAND_RESET_I(4);
    vlSelf->__PVT__wr_count_next_no_wr_popping = VL_RAND_RESET_I(4);
    vlSelf->__PVT__wr_count_next = VL_RAND_RESET_I(4);
    vlSelf->__PVT__wr_count_next_is_8 = VL_RAND_RESET_I(1);
    vlSelf->__PVT__dat_fifo_wr_adr = VL_RAND_RESET_I(3);
    vlSelf->__PVT__dat_fifo_rd_adr = VL_RAND_RESET_I(3);
    vlSelf->__PVT__ram_we = VL_RAND_RESET_I(1);
    vlSelf->__Vcellinp__ram__ra = VL_RAND_RESET_I(4);
    vlSelf->__PVT__rd_adr_next_popping = VL_RAND_RESET_I(3);
    vlSelf->__PVT__dat_fifo_rd_pvld_p = VL_RAND_RESET_I(1);
    vlSelf->__PVT__dat_fifo_rd_pvld_int = VL_RAND_RESET_I(1);
    vlSelf->__PVT__dat_fifo_rd_count_p = VL_RAND_RESET_I(4);
    vlSelf->__PVT__rd_count_p_next = VL_RAND_RESET_I(4);
    vlSelf->__PVT__prand_inst0__Vstatic__diff = VL_RAND_RESET_Q(33);
    vlSelf->__PVT__prand_inst1__Vstatic__diff = VL_RAND_RESET_Q(33);
    vlSelf->__VdfgRegularize_hfb9d5854_0_2 = VL_RAND_RESET_I(1);
    vlSelf->__PVT__nvdla_core_clk_mgate__DOT__p_clkgate__DOT__qd = VL_RAND_RESET_I(1);
    vlSelf->__PVT__ram__DOT__ram_ff0 = VL_RAND_RESET_I(8);
    vlSelf->__PVT__ram__DOT__ram_ff1 = VL_RAND_RESET_I(8);
    vlSelf->__PVT__ram__DOT__ram_ff2 = VL_RAND_RESET_I(8);
    vlSelf->__PVT__ram__DOT__ram_ff3 = VL_RAND_RESET_I(8);
    vlSelf->__PVT__ram__DOT__ram_ff4 = VL_RAND_RESET_I(8);
    vlSelf->__PVT__ram__DOT__ram_ff5 = VL_RAND_RESET_I(8);
    vlSelf->__PVT__ram__DOT__ram_ff6 = VL_RAND_RESET_I(8);
    vlSelf->__PVT__ram__DOT__ram_ff7 = VL_RAND_RESET_I(8);
    vlSelf->__Vdly__dat_fifo_wr_adr = VL_RAND_RESET_I(3);
}
