// Seed: 235705800
module module_0 (
    id_1,
    id_2
);
  input wire id_2;
  output supply1 id_1;
  assign id_1 = -1 | -1;
  wire id_3;
  wire id_4, id_5;
  reg [!  -1 : 1] id_6;
  always id_6 <= -1;
  wire id_7;
  integer id_8, id_9 = -1 - - -1;
endmodule
module module_1 #(
    parameter id_12 = 32'd72
) (
    input wire id_0,
    input tri id_1[1 : id_12],
    input supply0 id_2,
    input uwire id_3,
    output tri id_4,
    input uwire id_5,
    output uwire id_6,
    output wire id_7,
    input tri1 id_8,
    input supply1 id_9,
    input tri1 id_10,
    input tri id_11,
    input wand _id_12,
    input supply0 id_13,
    input supply1 id_14,
    output wor id_15,
    input wor id_16,
    input uwire id_17,
    input uwire id_18,
    input tri id_19
);
  logic id_21;
  assign id_6 = -1;
  module_0 modCall_1 (
      id_21,
      id_21
  );
  assign id_6  = !id_19;
  assign id_15 = id_1;
  logic id_22;
  assign id_4  = id_8;
  assign id_22 = 1;
endmodule
