

================================================================
== Vitis HLS Report for 'fully2_cnn'
================================================================
* Date:           Tue Jul 20 14:31:27 2021

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:45 MST 2020)
* Project:        fully2_cnn
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu7ev-ffvc1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  5.334 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       39|       39|  0.390 us|  0.390 us|   40|   40|     none|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_19_1   |        2|        2|         2|          1|          1|     2|       yes|
        |- fc_layer2_label1  |       27|       27|         3|          3|         64|     9|       yes|
        |- fc_layer2_label2  |        3|        3|         3|          1|          1|     2|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2
  * Pipeline-1: initiation interval (II) = 3, depth = 3
  * Pipeline-2: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 13
* Pipeline : 3
  Pipeline-0 : II = 1, D = 2, States = { 2 3 }
  Pipeline-1 : II = 3, D = 3, States = { 6 7 8 }
  Pipeline-2 : II = 1, D = 3, States = { 10 11 12 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 4 3 
3 --> 2 
4 --> 5 
5 --> 6 
6 --> 9 7 
7 --> 8 
8 --> 6 
9 --> 10 
10 --> 13 11 
11 --> 12 
12 --> 10 
13 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.47>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%spectopmodule_ln0 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_2"   --->   Operation 14 'spectopmodule' 'spectopmodule_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty_3, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1"   --->   Operation 15 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %in_V, void @empty, i32 1, i32 1, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1"   --->   Operation 16 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %in_V"   --->   Operation 17 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %out_V, void @empty, i32 1, i32 1, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1"   --->   Operation 18 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %out_V"   --->   Operation 19 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (1.23ns)   --->   "%output_V = alloca i64 1" [fully2_cnn.cpp:15]   --->   Operation 20 'alloca' 'output_V' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 200> <RAM>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%output_V_addr = getelementptr i32 %output_V, i64 0, i64 0"   --->   Operation 21 'getelementptr' 'output_V_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (1.23ns)   --->   "%store_ln731 = store i32 0, i8 %output_V_addr"   --->   Operation 22 'store' 'store_ln731' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 200> <RAM>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%read_V = read i32 @_ssdm_op_Read.axis.volatile.i32P128A, i32 %in_V" [C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 23 'read' 'read_V' <Predicate = true> <Delay = 0.00> <CoreInst = "axis">   --->   Core 123 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%sext_ln19 = sext i32 %read_V" [fully2_cnn.cpp:19]   --->   Operation 24 'sext' 'sext_ln19' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.42ns)   --->   "%br_ln19 = br void" [fully2_cnn.cpp:19]   --->   Operation 25 'br' 'br_ln19' <Predicate = true> <Delay = 0.42>

State 2 <SV = 1> <Delay = 0.67>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%i = phi i2 %add_ln19, void %.split, i2 0, void" [fully2_cnn.cpp:19]   --->   Operation 26 'phi' 'i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.54ns)   --->   "%add_ln19 = add i2 %i, i2 1" [fully2_cnn.cpp:19]   --->   Operation 27 'add' 'add_ln19' <Predicate = true> <Delay = 0.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.00> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 28 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (0.44ns)   --->   "%icmp_ln19 = icmp_eq  i2 %i, i2 2" [fully2_cnn.cpp:19]   --->   Operation 29 'icmp' 'icmp_ln19' <Predicate = true> <Delay = 0.44> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 2, i64 2, i64 2"   --->   Operation 30 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%br_ln19 = br i1 %icmp_ln19, void %.split, void" [fully2_cnn.cpp:19]   --->   Operation 31 'br' 'br_ln19' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%i_cast = zext i2 %i" [fully2_cnn.cpp:19]   --->   Operation 32 'zext' 'i_cast' <Predicate = (!icmp_ln19)> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%fc_layer2_weights_V_addr = getelementptr i25 %fc_layer2_weights_V, i64 0, i64 %i_cast"   --->   Operation 33 'getelementptr' 'fc_layer2_weights_V_addr' <Predicate = (!icmp_ln19)> <Delay = 0.00>
ST_2 : Operation 34 [2/2] (0.67ns)   --->   "%r_V = load i5 %fc_layer2_weights_V_addr"   --->   Operation 34 'load' 'r_V' <Predicate = (!icmp_ln19)> <Delay = 0.67> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 25> <Depth = 20> <ROM>

State 3 <SV = 2> <Delay = 5.33>
ST_3 : Operation 35 [1/1] (0.00ns)   --->   "%specloopname_ln16 = specloopname void @_ssdm_op_SpecLoopName, void @empty_6" [fully2_cnn.cpp:16]   --->   Operation 35 'specloopname' 'specloopname_ln16' <Predicate = (!icmp_ln19)> <Delay = 0.00>
ST_3 : Operation 36 [1/2] (0.67ns)   --->   "%r_V = load i5 %fc_layer2_weights_V_addr"   --->   Operation 36 'load' 'r_V' <Predicate = (!icmp_ln19)> <Delay = 0.67> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 25> <Depth = 20> <ROM>
ST_3 : Operation 37 [1/1] (0.00ns)   --->   "%sext_ln1115 = sext i25 %r_V"   --->   Operation 37 'sext' 'sext_ln1115' <Predicate = (!icmp_ln19)> <Delay = 0.00>
ST_3 : Operation 38 [1/1] (3.42ns)   --->   "%r_V_1 = mul i56 %sext_ln1115, i56 %sext_ln19"   --->   Operation 38 'mul' 'r_V_1' <Predicate = (!icmp_ln19)> <Delay = 3.42> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 39 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i32 @_ssdm_op_PartSelect.i32.i56.i32.i32, i56 %r_V_1, i32 24, i32 55"   --->   Operation 39 'partselect' 'trunc_ln' <Predicate = (!icmp_ln19)> <Delay = 0.00>
ST_3 : Operation 40 [1/1] (0.00ns)   --->   "%output_V_addr_2 = getelementptr i32 %output_V, i64 0, i64 %i_cast" [fully2_cnn.cpp:20]   --->   Operation 40 'getelementptr' 'output_V_addr_2' <Predicate = (!icmp_ln19)> <Delay = 0.00>
ST_3 : Operation 41 [1/1] (1.23ns)   --->   "%store_ln20 = store i32 %trunc_ln, i8 %output_V_addr_2" [fully2_cnn.cpp:20]   --->   Operation 41 'store' 'store_ln20' <Predicate = (!icmp_ln19)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 200> <RAM>
ST_3 : Operation 42 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 42 'br' 'br_ln0' <Predicate = (!icmp_ln19)> <Delay = 0.00>

State 4 <SV = 2> <Delay = 1.23>
ST_4 : Operation 43 [1/1] (0.00ns)   --->   "%output_V_addr_1 = getelementptr i32 %output_V, i64 0, i64 1"   --->   Operation 43 'getelementptr' 'output_V_addr_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 44 [2/2] (1.23ns)   --->   "%output_V_load = load i8 %output_V_addr"   --->   Operation 44 'load' 'output_V_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 200> <RAM>
ST_4 : Operation 45 [2/2] (1.23ns)   --->   "%output_V_load_1 = load i8 %output_V_addr_1"   --->   Operation 45 'load' 'output_V_load_1' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 200> <RAM>

State 5 <SV = 3> <Delay = 1.23>
ST_5 : Operation 46 [1/2] (1.23ns)   --->   "%output_V_load = load i8 %output_V_addr"   --->   Operation 46 'load' 'output_V_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 200> <RAM>
ST_5 : Operation 47 [1/2] (1.23ns)   --->   "%output_V_load_1 = load i8 %output_V_addr_1"   --->   Operation 47 'load' 'output_V_load_1' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 200> <RAM>
ST_5 : Operation 48 [1/1] (0.42ns)   --->   "%br_ln22 = br void %_ZN13ap_fixed_baseILi65ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i" [fully2_cnn.cpp:22]   --->   Operation 48 'br' 'br_ln22' <Predicate = true> <Delay = 0.42>

State 6 <SV = 4> <Delay = 0.72>
ST_6 : Operation 49 [1/1] (0.00ns)   --->   "%j = phi i4 %add_ln22, void %_ZN13ap_fixed_baseILi65ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.split, i4 1, void" [fully2_cnn.cpp:22]   --->   Operation 49 'phi' 'j' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 50 [1/1] (0.00ns)   --->   "%lhs_2 = phi i32 %trunc_ln708_2, void %_ZN13ap_fixed_baseILi65ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.split, i32 %output_V_load_1, void"   --->   Operation 50 'phi' 'lhs_2' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 51 [1/1] (0.00ns)   --->   "%lhs = phi i32 %trunc_ln708_1, void %_ZN13ap_fixed_baseILi65ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.split, i32 %output_V_load, void"   --->   Operation 51 'phi' 'lhs' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 52 [1/1] (0.72ns)   --->   "%icmp_ln22 = icmp_eq  i4 %j, i4 10" [fully2_cnn.cpp:22]   --->   Operation 52 'icmp' 'icmp_ln22' <Predicate = true> <Delay = 0.72> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 53 [1/1] (0.00ns)   --->   "%empty_12 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 9, i64 9, i64 9"   --->   Operation 53 'speclooptripcount' 'empty_12' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 54 [1/1] (0.00ns)   --->   "%br_ln22 = br i1 %icmp_ln22, void %_ZN13ap_fixed_baseILi65ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.split, void" [fully2_cnn.cpp:22]   --->   Operation 54 'br' 'br_ln22' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 55 [1/1] (0.00ns)   --->   "%tmp = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i4.i1, i4 %j, i1 0"   --->   Operation 55 'bitconcatenate' 'tmp' <Predicate = (!icmp_ln22)> <Delay = 0.00>
ST_6 : Operation 56 [1/1] (0.00ns)   --->   "%zext_ln1116 = zext i5 %tmp"   --->   Operation 56 'zext' 'zext_ln1116' <Predicate = (!icmp_ln22)> <Delay = 0.00>
ST_6 : Operation 57 [1/1] (0.00ns)   --->   "%fc_layer2_weights_V_addr_1 = getelementptr i25 %fc_layer2_weights_V, i64 0, i64 %zext_ln1116"   --->   Operation 57 'getelementptr' 'fc_layer2_weights_V_addr_1' <Predicate = (!icmp_ln22)> <Delay = 0.00>
ST_6 : Operation 58 [2/2] (0.67ns)   --->   "%r_V_2 = load i5 %fc_layer2_weights_V_addr_1"   --->   Operation 58 'load' 'r_V_2' <Predicate = (!icmp_ln22)> <Delay = 0.67> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 25> <Depth = 20> <ROM>

State 7 <SV = 5> <Delay = 5.19>
ST_7 : Operation 59 [1/1] (0.00ns)   --->   "%or_ln1116 = or i5 %tmp, i5 1"   --->   Operation 59 'or' 'or_ln1116' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 60 [1/1] (0.00ns)   --->   "%tmp_1 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i59.i5, i59 0, i5 %or_ln1116"   --->   Operation 60 'bitconcatenate' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 61 [1/1] (0.00ns)   --->   "%fc_layer2_weights_V_addr_2 = getelementptr i25 %fc_layer2_weights_V, i64 0, i64 %tmp_1"   --->   Operation 61 'getelementptr' 'fc_layer2_weights_V_addr_2' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 62 [1/1] (0.00ns)   --->   "%read_V_1 = read i32 @_ssdm_op_Read.axis.volatile.i32P128A, i32 %in_V" [C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 62 'read' 'read_V_1' <Predicate = true> <Delay = 0.00> <CoreInst = "axis">   --->   Core 123 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_7 : Operation 63 [1/1] (0.00ns)   --->   "%sext_ln1116 = sext i32 %read_V_1"   --->   Operation 63 'sext' 'sext_ln1116' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 64 [1/2] (0.67ns)   --->   "%r_V_2 = load i5 %fc_layer2_weights_V_addr_1"   --->   Operation 64 'load' 'r_V_2' <Predicate = true> <Delay = 0.67> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 25> <Depth = 20> <ROM>
ST_7 : Operation 65 [1/1] (0.00ns)   --->   "%sext_ln1115_1 = sext i25 %r_V_2"   --->   Operation 65 'sext' 'sext_ln1115_1' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 66 [1/1] (3.42ns)   --->   "%r_V_3 = mul i56 %sext_ln1115_1, i56 %sext_ln1116"   --->   Operation 66 'mul' 'r_V_3' <Predicate = true> <Delay = 3.42> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 67 [1/1] (0.00ns)   --->   "%lhs_1 = bitconcatenate i56 @_ssdm_op_BitConcatenate.i56.i32.i24, i32 %lhs, i24 0"   --->   Operation 67 'bitconcatenate' 'lhs_1' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 68 [1/1] (1.09ns)   --->   "%ret_V = add i56 %lhs_1, i56 %r_V_3"   --->   Operation 68 'add' 'ret_V' <Predicate = true> <Delay = 1.09> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.00> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 69 [1/1] (0.00ns)   --->   "%trunc_ln708_1 = partselect i32 @_ssdm_op_PartSelect.i32.i56.i32.i32, i56 %ret_V, i32 24, i32 55"   --->   Operation 69 'partselect' 'trunc_ln708_1' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 70 [2/2] (0.67ns)   --->   "%r_V_4 = load i5 %fc_layer2_weights_V_addr_2"   --->   Operation 70 'load' 'r_V_4' <Predicate = true> <Delay = 0.67> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 25> <Depth = 20> <ROM>
ST_7 : Operation 71 [1/1] (0.00ns)   --->   "%lhs_3 = bitconcatenate i56 @_ssdm_op_BitConcatenate.i56.i32.i24, i32 %lhs_2, i24 0"   --->   Operation 71 'bitconcatenate' 'lhs_3' <Predicate = true> <Delay = 0.00>

State 8 <SV = 6> <Delay = 5.19>
ST_8 : Operation 72 [1/1] (0.79ns)   --->   "%add_ln22 = add i4 %j, i4 1" [fully2_cnn.cpp:22]   --->   Operation 72 'add' 'add_ln22' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.00> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 73 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 64, i32 0, i32 0, i32 0, void @empty_1" [C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:0]   --->   Operation 73 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 74 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @empty_5" [C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:0]   --->   Operation 74 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 75 [1/2] (0.67ns)   --->   "%r_V_4 = load i5 %fc_layer2_weights_V_addr_2"   --->   Operation 75 'load' 'r_V_4' <Predicate = true> <Delay = 0.67> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 25> <Depth = 20> <ROM>
ST_8 : Operation 76 [1/1] (0.00ns)   --->   "%sext_ln1115_2 = sext i25 %r_V_4"   --->   Operation 76 'sext' 'sext_ln1115_2' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 77 [1/1] (3.42ns)   --->   "%r_V_5 = mul i56 %sext_ln1115_2, i56 %sext_ln1116"   --->   Operation 77 'mul' 'r_V_5' <Predicate = true> <Delay = 3.42> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 78 [1/1] (1.09ns)   --->   "%ret_V_1 = add i56 %lhs_3, i56 %r_V_5"   --->   Operation 78 'add' 'ret_V_1' <Predicate = true> <Delay = 1.09> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.00> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 79 [1/1] (0.00ns)   --->   "%trunc_ln708_2 = partselect i32 @_ssdm_op_PartSelect.i32.i56.i32.i32, i56 %ret_V_1, i32 24, i32 55"   --->   Operation 79 'partselect' 'trunc_ln708_2' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 80 [1/1] (0.00ns)   --->   "%br_ln0 = br void %_ZN13ap_fixed_baseILi65ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i"   --->   Operation 80 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 9 <SV = 5> <Delay = 1.23>
ST_9 : Operation 81 [1/1] (1.23ns)   --->   "%store_ln727 = store i32 %lhs, i8 %output_V_addr"   --->   Operation 81 'store' 'store_ln727' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 200> <RAM>
ST_9 : Operation 82 [1/1] (1.23ns)   --->   "%store_ln727 = store i32 %lhs_2, i8 %output_V_addr_1"   --->   Operation 82 'store' 'store_ln727' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 200> <RAM>
ST_9 : Operation 83 [1/1] (0.42ns)   --->   "%br_ln30 = br void %_ZN13ap_fixed_baseILi33ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i" [fully2_cnn.cpp:30]   --->   Operation 83 'br' 'br_ln30' <Predicate = true> <Delay = 0.42>

State 10 <SV = 6> <Delay = 1.23>
ST_10 : Operation 84 [1/1] (0.00ns)   --->   "%i_1 = phi i2 %add_ln30, void %_ZN13ap_fixed_baseILi33ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split, i2 0, void" [fully2_cnn.cpp:30]   --->   Operation 84 'phi' 'i_1' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 85 [1/1] (0.54ns)   --->   "%add_ln30 = add i2 %i_1, i2 1" [fully2_cnn.cpp:30]   --->   Operation 85 'add' 'add_ln30' <Predicate = true> <Delay = 0.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.00> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 86 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 86 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 87 [1/1] (0.44ns)   --->   "%icmp_ln30 = icmp_eq  i2 %i_1, i2 2" [fully2_cnn.cpp:30]   --->   Operation 87 'icmp' 'icmp_ln30' <Predicate = true> <Delay = 0.44> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 88 [1/1] (0.00ns)   --->   "%empty_13 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 2, i64 2, i64 2"   --->   Operation 88 'speclooptripcount' 'empty_13' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 89 [1/1] (0.00ns)   --->   "%br_ln30 = br i1 %icmp_ln30, void %_ZN13ap_fixed_baseILi33ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split, void %_Z9fc_layer2RN3hls6streamI8ap_fixedILi32ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EELi0EEES6_PA2_S4_PS4_.exit" [fully2_cnn.cpp:30]   --->   Operation 89 'br' 'br_ln30' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 90 [1/1] (0.00ns)   --->   "%i_1_cast = zext i2 %i_1" [fully2_cnn.cpp:30]   --->   Operation 90 'zext' 'i_1_cast' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_10 : Operation 91 [1/1] (0.00ns)   --->   "%output_V_addr_3 = getelementptr i32 %output_V, i64 0, i64 %i_1_cast"   --->   Operation 91 'getelementptr' 'output_V_addr_3' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_10 : Operation 92 [2/2] (1.23ns)   --->   "%output_V_load_2 = load i8 %output_V_addr_3"   --->   Operation 92 'load' 'output_V_load_2' <Predicate = (!icmp_ln30)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 200> <RAM>
ST_10 : Operation 93 [1/1] (0.00ns)   --->   "%trunc_ln703 = trunc i2 %i_1"   --->   Operation 93 'trunc' 'trunc_ln703' <Predicate = (!icmp_ln30)> <Delay = 0.00>

State 11 <SV = 7> <Delay = 3.66>
ST_11 : Operation 94 [1/2] (1.23ns)   --->   "%output_V_load_2 = load i8 %output_V_addr_3"   --->   Operation 94 'load' 'output_V_load_2' <Predicate = (!icmp_ln30)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 200> <RAM>
ST_11 : Operation 95 [1/1] (0.00ns) (grouped into LUT with out node a_V)   --->   "%select_ln703 = select i1 %trunc_ln703, i32 5783106, i32 8761062"   --->   Operation 95 'select' 'select_ln703' <Predicate = (!icmp_ln30)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 96 [1/1] (0.00ns) (grouped into LUT with out node add_ln32)   --->   "%select_ln703_1 = select i1 %trunc_ln703, i31 5783106, i31 8761062"   --->   Operation 96 'select' 'select_ln703_1' <Predicate = (!icmp_ln30)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 97 [1/1] (0.00ns) (grouped into LUT with out node add_ln32)   --->   "%trunc_ln703_1 = trunc i32 %output_V_load_2"   --->   Operation 97 'trunc' 'trunc_ln703_1' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_11 : Operation 98 [1/1] (1.01ns) (out node of the LUT)   --->   "%a_V = add i32 %output_V_load_2, i32 %select_ln703"   --->   Operation 98 'add' 'a_V' <Predicate = (!icmp_ln30)> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.00> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 99 [1/1] (1.00ns) (out node of the LUT)   --->   "%add_ln32 = add i31 %trunc_ln703_1, i31 %select_ln703_1" [./headers1/activations.h:32]   --->   Operation 99 'add' 'add_ln32' <Predicate = (!icmp_ln30)> <Delay = 1.00> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.00> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 100 [1/1] (0.99ns)   --->   "%icmp_ln1494 = icmp_sgt  i32 %a_V, i32 0"   --->   Operation 100 'icmp' 'icmp_ln1494' <Predicate = (!icmp_ln30)> <Delay = 0.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 101 [1/1] (0.41ns)   --->   "%select_ln34 = select i1 %icmp_ln1494, i31 %add_ln32, i31 0" [./headers1/activations.h:34]   --->   Operation 101 'select' 'select_ln34' <Predicate = (!icmp_ln30)> <Delay = 0.41> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 102 [1/1] (0.00ns)   --->   "%zext_ln0 = zext i31 %select_ln34" [C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:0]   --->   Operation 102 'zext' 'zext_ln0' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_11 : Operation 103 [2/2] (0.00ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.axis.volatile.i32P128A, i32 %out_V, i32 %zext_ln0" [C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 103 'write' 'write_ln174' <Predicate = (!icmp_ln30)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 123 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >

State 12 <SV = 8> <Delay = 0.00>
ST_12 : Operation 104 [1/1] (0.00ns)   --->   "%specloopname_ln16 = specloopname void @_ssdm_op_SpecLoopName, void @empty_4" [fully2_cnn.cpp:16]   --->   Operation 104 'specloopname' 'specloopname_ln16' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_12 : Operation 105 [1/2] (0.00ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.axis.volatile.i32P128A, i32 %out_V, i32 %zext_ln0" [C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 105 'write' 'write_ln174' <Predicate = (!icmp_ln30)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 123 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_12 : Operation 106 [1/1] (0.00ns)   --->   "%br_ln0 = br void %_ZN13ap_fixed_baseILi33ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i"   --->   Operation 106 'br' 'br_ln0' <Predicate = (!icmp_ln30)> <Delay = 0.00>

State 13 <SV = 7> <Delay = 0.00>
ST_13 : Operation 107 [1/1] (0.00ns)   --->   "%ret_ln46 = ret" [fully2_cnn.cpp:46]   --->   Operation 107 'ret' 'ret_ln46' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_none:ce=0
Port [ in_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ out_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ fc_layer2_weights_V]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
spectopmodule_ln0          (spectopmodule    ) [ 00000000000000]
specinterface_ln0          (specinterface    ) [ 00000000000000]
specinterface_ln0          (specinterface    ) [ 00000000000000]
specbitsmap_ln0            (specbitsmap      ) [ 00000000000000]
specinterface_ln0          (specinterface    ) [ 00000000000000]
specbitsmap_ln0            (specbitsmap      ) [ 00000000000000]
output_V                   (alloca           ) [ 00111111111110]
output_V_addr              (getelementptr    ) [ 00111111110000]
store_ln731                (store            ) [ 00000000000000]
read_V                     (read             ) [ 00000000000000]
sext_ln19                  (sext             ) [ 00110000000000]
br_ln19                    (br               ) [ 01110000000000]
i                          (phi              ) [ 00100000000000]
add_ln19                   (add              ) [ 01110000000000]
specpipeline_ln0           (specpipeline     ) [ 00000000000000]
icmp_ln19                  (icmp             ) [ 00110000000000]
empty                      (speclooptripcount) [ 00000000000000]
br_ln19                    (br               ) [ 00000000000000]
i_cast                     (zext             ) [ 00110000000000]
fc_layer2_weights_V_addr   (getelementptr    ) [ 00110000000000]
specloopname_ln16          (specloopname     ) [ 00000000000000]
r_V                        (load             ) [ 00000000000000]
sext_ln1115                (sext             ) [ 00000000000000]
r_V_1                      (mul              ) [ 00000000000000]
trunc_ln                   (partselect       ) [ 00000000000000]
output_V_addr_2            (getelementptr    ) [ 00000000000000]
store_ln20                 (store            ) [ 00000000000000]
br_ln0                     (br               ) [ 01110000000000]
output_V_addr_1            (getelementptr    ) [ 00000111110000]
output_V_load              (load             ) [ 00000111100000]
output_V_load_1            (load             ) [ 00000111100000]
br_ln22                    (br               ) [ 00000111100000]
j                          (phi              ) [ 00000011100000]
lhs_2                      (phi              ) [ 00000011010000]
lhs                        (phi              ) [ 00000011010000]
icmp_ln22                  (icmp             ) [ 00000011100000]
empty_12                   (speclooptripcount) [ 00000000000000]
br_ln22                    (br               ) [ 00000000000000]
tmp                        (bitconcatenate   ) [ 00000001000000]
zext_ln1116                (zext             ) [ 00000000000000]
fc_layer2_weights_V_addr_1 (getelementptr    ) [ 00000001000000]
or_ln1116                  (or               ) [ 00000000000000]
tmp_1                      (bitconcatenate   ) [ 00000000000000]
fc_layer2_weights_V_addr_2 (getelementptr    ) [ 00000000100000]
read_V_1                   (read             ) [ 00000000000000]
sext_ln1116                (sext             ) [ 00000000100000]
r_V_2                      (load             ) [ 00000000000000]
sext_ln1115_1              (sext             ) [ 00000000000000]
r_V_3                      (mul              ) [ 00000000000000]
lhs_1                      (bitconcatenate   ) [ 00000000000000]
ret_V                      (add              ) [ 00000000000000]
trunc_ln708_1              (partselect       ) [ 00000110100000]
lhs_3                      (bitconcatenate   ) [ 00000000100000]
add_ln22                   (add              ) [ 00000111100000]
specpipeline_ln0           (specpipeline     ) [ 00000000000000]
specloopname_ln0           (specloopname     ) [ 00000000000000]
r_V_4                      (load             ) [ 00000000000000]
sext_ln1115_2              (sext             ) [ 00000000000000]
r_V_5                      (mul              ) [ 00000000000000]
ret_V_1                    (add              ) [ 00000000000000]
trunc_ln708_2              (partselect       ) [ 00000111100000]
br_ln0                     (br               ) [ 00000111100000]
store_ln727                (store            ) [ 00000000000000]
store_ln727                (store            ) [ 00000000000000]
br_ln30                    (br               ) [ 00000000011110]
i_1                        (phi              ) [ 00000000001000]
add_ln30                   (add              ) [ 00000000011110]
specpipeline_ln0           (specpipeline     ) [ 00000000000000]
icmp_ln30                  (icmp             ) [ 00000000001110]
empty_13                   (speclooptripcount) [ 00000000000000]
br_ln30                    (br               ) [ 00000000000000]
i_1_cast                   (zext             ) [ 00000000000000]
output_V_addr_3            (getelementptr    ) [ 00000000001100]
trunc_ln703                (trunc            ) [ 00000000001100]
output_V_load_2            (load             ) [ 00000000000000]
select_ln703               (select           ) [ 00000000000000]
select_ln703_1             (select           ) [ 00000000000000]
trunc_ln703_1              (trunc            ) [ 00000000000000]
a_V                        (add              ) [ 00000000000000]
add_ln32                   (add              ) [ 00000000000000]
icmp_ln1494                (icmp             ) [ 00000000000000]
select_ln34                (select           ) [ 00000000000000]
zext_ln0                   (zext             ) [ 00000000001010]
specloopname_ln16          (specloopname     ) [ 00000000000000]
write_ln174                (write            ) [ 00000000000000]
br_ln0                     (br               ) [ 00000000011110]
ret_ln46                   (ret              ) [ 00000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="in_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="out_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="fc_layer2_weights_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fc_layer2_weights_V"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_3"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.axis.volatile.i32P128A"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_6"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i32.i56.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i5.i4.i1"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i64.i59.i5"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i56.i32.i24"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_5"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.axis.volatile.i32P128A"/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_4"/></StgValue>
</bind>
</comp>

<comp id="96" class="1004" name="output_V_alloca_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="1" slack="0"/>
<pin id="98" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="output_V/1 "/>
</bind>
</comp>

<comp id="100" class="1004" name="grp_read_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="32" slack="0"/>
<pin id="102" dir="0" index="1" bw="32" slack="0"/>
<pin id="103" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="read_V/1 read_V_1/7 "/>
</bind>
</comp>

<comp id="106" class="1004" name="grp_write_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="0" slack="0"/>
<pin id="108" dir="0" index="1" bw="32" slack="0"/>
<pin id="109" dir="0" index="2" bw="31" slack="0"/>
<pin id="110" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln174/11 "/>
</bind>
</comp>

<comp id="113" class="1004" name="output_V_addr_gep_fu_113">
<pin_list>
<pin id="114" dir="0" index="0" bw="32" slack="0"/>
<pin id="115" dir="0" index="1" bw="1" slack="0"/>
<pin id="116" dir="0" index="2" bw="1" slack="0"/>
<pin id="117" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="output_V_addr/1 "/>
</bind>
</comp>

<comp id="121" class="1004" name="grp_access_fu_121">
<pin_list>
<pin id="122" dir="0" index="0" bw="8" slack="0"/>
<pin id="123" dir="0" index="1" bw="32" slack="0"/>
<pin id="124" dir="0" index="2" bw="0" slack="0"/>
<pin id="155" dir="0" index="4" bw="8" slack="1"/>
<pin id="156" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="157" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="125" dir="1" index="3" bw="32" slack="1"/>
<pin id="158" dir="1" index="7" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="store_ln731/1 store_ln20/3 output_V_load/4 output_V_load_1/4 store_ln727/9 store_ln727/9 output_V_load_2/10 "/>
</bind>
</comp>

<comp id="128" class="1004" name="fc_layer2_weights_V_addr_gep_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="25" slack="0"/>
<pin id="130" dir="0" index="1" bw="1" slack="0"/>
<pin id="131" dir="0" index="2" bw="2" slack="0"/>
<pin id="132" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="fc_layer2_weights_V_addr/2 "/>
</bind>
</comp>

<comp id="135" class="1004" name="grp_access_fu_135">
<pin_list>
<pin id="136" dir="0" index="0" bw="5" slack="0"/>
<pin id="137" dir="0" index="1" bw="25" slack="2147483647"/>
<pin id="138" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="139" dir="1" index="3" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="r_V/2 r_V_2/6 r_V_4/7 "/>
</bind>
</comp>

<comp id="141" class="1004" name="output_V_addr_2_gep_fu_141">
<pin_list>
<pin id="142" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="143" dir="0" index="1" bw="1" slack="0"/>
<pin id="144" dir="0" index="2" bw="2" slack="1"/>
<pin id="145" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="output_V_addr_2/3 "/>
</bind>
</comp>

<comp id="148" class="1004" name="output_V_addr_1_gep_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="150" dir="0" index="1" bw="1" slack="0"/>
<pin id="151" dir="0" index="2" bw="1" slack="0"/>
<pin id="152" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="output_V_addr_1/4 "/>
</bind>
</comp>

<comp id="160" class="1004" name="fc_layer2_weights_V_addr_1_gep_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="25" slack="0"/>
<pin id="162" dir="0" index="1" bw="1" slack="0"/>
<pin id="163" dir="0" index="2" bw="5" slack="0"/>
<pin id="164" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="fc_layer2_weights_V_addr_1/6 "/>
</bind>
</comp>

<comp id="168" class="1004" name="fc_layer2_weights_V_addr_2_gep_fu_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="25" slack="0"/>
<pin id="170" dir="0" index="1" bw="1" slack="0"/>
<pin id="171" dir="0" index="2" bw="64" slack="0"/>
<pin id="172" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="fc_layer2_weights_V_addr_2/7 "/>
</bind>
</comp>

<comp id="176" class="1004" name="output_V_addr_3_gep_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="178" dir="0" index="1" bw="1" slack="0"/>
<pin id="179" dir="0" index="2" bw="2" slack="0"/>
<pin id="180" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="output_V_addr_3/10 "/>
</bind>
</comp>

<comp id="183" class="1005" name="i_reg_183">
<pin_list>
<pin id="184" dir="0" index="0" bw="2" slack="1"/>
<pin id="185" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="i (phireg) "/>
</bind>
</comp>

<comp id="187" class="1004" name="i_phi_fu_187">
<pin_list>
<pin id="188" dir="0" index="0" bw="2" slack="0"/>
<pin id="189" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="190" dir="0" index="2" bw="1" slack="1"/>
<pin id="191" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="192" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i/2 "/>
</bind>
</comp>

<comp id="194" class="1005" name="j_reg_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="4" slack="1"/>
<pin id="196" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="j (phireg) "/>
</bind>
</comp>

<comp id="198" class="1004" name="j_phi_fu_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="4" slack="1"/>
<pin id="200" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="201" dir="0" index="2" bw="1" slack="1"/>
<pin id="202" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="203" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j/6 "/>
</bind>
</comp>

<comp id="206" class="1005" name="lhs_2_reg_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="32" slack="1"/>
<pin id="208" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="lhs_2 (phireg) "/>
</bind>
</comp>

<comp id="210" class="1004" name="lhs_2_phi_fu_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="32" slack="1"/>
<pin id="212" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="213" dir="0" index="2" bw="32" slack="1"/>
<pin id="214" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="215" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="lhs_2/6 "/>
</bind>
</comp>

<comp id="217" class="1005" name="lhs_reg_217">
<pin_list>
<pin id="218" dir="0" index="0" bw="32" slack="1"/>
<pin id="219" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="lhs (phireg) "/>
</bind>
</comp>

<comp id="221" class="1004" name="lhs_phi_fu_221">
<pin_list>
<pin id="222" dir="0" index="0" bw="32" slack="1"/>
<pin id="223" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="224" dir="0" index="2" bw="32" slack="1"/>
<pin id="225" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="226" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="lhs/6 "/>
</bind>
</comp>

<comp id="228" class="1005" name="i_1_reg_228">
<pin_list>
<pin id="229" dir="0" index="0" bw="2" slack="1"/>
<pin id="230" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="i_1 (phireg) "/>
</bind>
</comp>

<comp id="232" class="1004" name="i_1_phi_fu_232">
<pin_list>
<pin id="233" dir="0" index="0" bw="2" slack="0"/>
<pin id="234" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="235" dir="0" index="2" bw="1" slack="1"/>
<pin id="236" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="237" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_1/10 "/>
</bind>
</comp>

<comp id="239" class="1004" name="sext_ln19_fu_239">
<pin_list>
<pin id="240" dir="0" index="0" bw="32" slack="0"/>
<pin id="241" dir="1" index="1" bw="56" slack="2"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln19/1 "/>
</bind>
</comp>

<comp id="243" class="1004" name="add_ln19_fu_243">
<pin_list>
<pin id="244" dir="0" index="0" bw="2" slack="0"/>
<pin id="245" dir="0" index="1" bw="1" slack="0"/>
<pin id="246" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln19/2 "/>
</bind>
</comp>

<comp id="249" class="1004" name="icmp_ln19_fu_249">
<pin_list>
<pin id="250" dir="0" index="0" bw="2" slack="0"/>
<pin id="251" dir="0" index="1" bw="2" slack="0"/>
<pin id="252" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln19/2 "/>
</bind>
</comp>

<comp id="255" class="1004" name="i_cast_fu_255">
<pin_list>
<pin id="256" dir="0" index="0" bw="2" slack="0"/>
<pin id="257" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="i_cast/2 "/>
</bind>
</comp>

<comp id="260" class="1004" name="sext_ln1115_fu_260">
<pin_list>
<pin id="261" dir="0" index="0" bw="25" slack="0"/>
<pin id="262" dir="1" index="1" bw="56" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1115/3 "/>
</bind>
</comp>

<comp id="264" class="1004" name="r_V_1_fu_264">
<pin_list>
<pin id="265" dir="0" index="0" bw="25" slack="0"/>
<pin id="266" dir="0" index="1" bw="32" slack="2"/>
<pin id="267" dir="1" index="2" bw="56" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="r_V_1/3 "/>
</bind>
</comp>

<comp id="269" class="1004" name="trunc_ln_fu_269">
<pin_list>
<pin id="270" dir="0" index="0" bw="32" slack="0"/>
<pin id="271" dir="0" index="1" bw="56" slack="0"/>
<pin id="272" dir="0" index="2" bw="6" slack="0"/>
<pin id="273" dir="0" index="3" bw="7" slack="0"/>
<pin id="274" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln/3 "/>
</bind>
</comp>

<comp id="280" class="1004" name="icmp_ln22_fu_280">
<pin_list>
<pin id="281" dir="0" index="0" bw="4" slack="0"/>
<pin id="282" dir="0" index="1" bw="4" slack="0"/>
<pin id="283" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln22/6 "/>
</bind>
</comp>

<comp id="286" class="1004" name="tmp_fu_286">
<pin_list>
<pin id="287" dir="0" index="0" bw="5" slack="0"/>
<pin id="288" dir="0" index="1" bw="4" slack="0"/>
<pin id="289" dir="0" index="2" bw="1" slack="0"/>
<pin id="290" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp/6 "/>
</bind>
</comp>

<comp id="294" class="1004" name="zext_ln1116_fu_294">
<pin_list>
<pin id="295" dir="0" index="0" bw="5" slack="0"/>
<pin id="296" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1116/6 "/>
</bind>
</comp>

<comp id="299" class="1004" name="or_ln1116_fu_299">
<pin_list>
<pin id="300" dir="0" index="0" bw="5" slack="1"/>
<pin id="301" dir="0" index="1" bw="1" slack="0"/>
<pin id="302" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln1116/7 "/>
</bind>
</comp>

<comp id="304" class="1004" name="tmp_1_fu_304">
<pin_list>
<pin id="305" dir="0" index="0" bw="64" slack="0"/>
<pin id="306" dir="0" index="1" bw="1" slack="0"/>
<pin id="307" dir="0" index="2" bw="5" slack="0"/>
<pin id="308" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_1/7 "/>
</bind>
</comp>

<comp id="313" class="1004" name="sext_ln1116_fu_313">
<pin_list>
<pin id="314" dir="0" index="0" bw="32" slack="0"/>
<pin id="315" dir="1" index="1" bw="56" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1116/7 "/>
</bind>
</comp>

<comp id="317" class="1004" name="sext_ln1115_1_fu_317">
<pin_list>
<pin id="318" dir="0" index="0" bw="25" slack="0"/>
<pin id="319" dir="1" index="1" bw="56" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1115_1/7 "/>
</bind>
</comp>

<comp id="321" class="1004" name="r_V_3_fu_321">
<pin_list>
<pin id="322" dir="0" index="0" bw="25" slack="0"/>
<pin id="323" dir="0" index="1" bw="32" slack="0"/>
<pin id="324" dir="1" index="2" bw="56" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="r_V_3/7 "/>
</bind>
</comp>

<comp id="327" class="1004" name="lhs_1_fu_327">
<pin_list>
<pin id="328" dir="0" index="0" bw="56" slack="0"/>
<pin id="329" dir="0" index="1" bw="32" slack="1"/>
<pin id="330" dir="0" index="2" bw="1" slack="0"/>
<pin id="331" dir="1" index="3" bw="56" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="lhs_1/7 "/>
</bind>
</comp>

<comp id="335" class="1004" name="ret_V_fu_335">
<pin_list>
<pin id="336" dir="0" index="0" bw="56" slack="0"/>
<pin id="337" dir="0" index="1" bw="56" slack="0"/>
<pin id="338" dir="1" index="2" bw="56" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_V/7 "/>
</bind>
</comp>

<comp id="341" class="1004" name="trunc_ln708_1_fu_341">
<pin_list>
<pin id="342" dir="0" index="0" bw="32" slack="0"/>
<pin id="343" dir="0" index="1" bw="56" slack="0"/>
<pin id="344" dir="0" index="2" bw="6" slack="0"/>
<pin id="345" dir="0" index="3" bw="7" slack="0"/>
<pin id="346" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln708_1/7 "/>
</bind>
</comp>

<comp id="351" class="1004" name="lhs_3_fu_351">
<pin_list>
<pin id="352" dir="0" index="0" bw="56" slack="0"/>
<pin id="353" dir="0" index="1" bw="32" slack="1"/>
<pin id="354" dir="0" index="2" bw="1" slack="0"/>
<pin id="355" dir="1" index="3" bw="56" slack="1"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="lhs_3/7 "/>
</bind>
</comp>

<comp id="359" class="1004" name="add_ln22_fu_359">
<pin_list>
<pin id="360" dir="0" index="0" bw="4" slack="2"/>
<pin id="361" dir="0" index="1" bw="1" slack="0"/>
<pin id="362" dir="1" index="2" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln22/8 "/>
</bind>
</comp>

<comp id="365" class="1004" name="sext_ln1115_2_fu_365">
<pin_list>
<pin id="366" dir="0" index="0" bw="25" slack="0"/>
<pin id="367" dir="1" index="1" bw="56" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1115_2/8 "/>
</bind>
</comp>

<comp id="369" class="1004" name="r_V_5_fu_369">
<pin_list>
<pin id="370" dir="0" index="0" bw="25" slack="0"/>
<pin id="371" dir="0" index="1" bw="32" slack="1"/>
<pin id="372" dir="1" index="2" bw="56" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="r_V_5/8 "/>
</bind>
</comp>

<comp id="374" class="1004" name="ret_V_1_fu_374">
<pin_list>
<pin id="375" dir="0" index="0" bw="56" slack="1"/>
<pin id="376" dir="0" index="1" bw="56" slack="0"/>
<pin id="377" dir="1" index="2" bw="56" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_V_1/8 "/>
</bind>
</comp>

<comp id="379" class="1004" name="trunc_ln708_2_fu_379">
<pin_list>
<pin id="380" dir="0" index="0" bw="32" slack="0"/>
<pin id="381" dir="0" index="1" bw="56" slack="0"/>
<pin id="382" dir="0" index="2" bw="6" slack="0"/>
<pin id="383" dir="0" index="3" bw="7" slack="0"/>
<pin id="384" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln708_2/8 "/>
</bind>
</comp>

<comp id="389" class="1004" name="add_ln30_fu_389">
<pin_list>
<pin id="390" dir="0" index="0" bw="2" slack="0"/>
<pin id="391" dir="0" index="1" bw="1" slack="0"/>
<pin id="392" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln30/10 "/>
</bind>
</comp>

<comp id="395" class="1004" name="icmp_ln30_fu_395">
<pin_list>
<pin id="396" dir="0" index="0" bw="2" slack="0"/>
<pin id="397" dir="0" index="1" bw="2" slack="0"/>
<pin id="398" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln30/10 "/>
</bind>
</comp>

<comp id="401" class="1004" name="i_1_cast_fu_401">
<pin_list>
<pin id="402" dir="0" index="0" bw="2" slack="0"/>
<pin id="403" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="i_1_cast/10 "/>
</bind>
</comp>

<comp id="406" class="1004" name="trunc_ln703_fu_406">
<pin_list>
<pin id="407" dir="0" index="0" bw="2" slack="0"/>
<pin id="408" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln703/10 "/>
</bind>
</comp>

<comp id="410" class="1004" name="select_ln703_fu_410">
<pin_list>
<pin id="411" dir="0" index="0" bw="1" slack="1"/>
<pin id="412" dir="0" index="1" bw="24" slack="0"/>
<pin id="413" dir="0" index="2" bw="25" slack="0"/>
<pin id="414" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln703/11 "/>
</bind>
</comp>

<comp id="417" class="1004" name="select_ln703_1_fu_417">
<pin_list>
<pin id="418" dir="0" index="0" bw="1" slack="1"/>
<pin id="419" dir="0" index="1" bw="24" slack="0"/>
<pin id="420" dir="0" index="2" bw="25" slack="0"/>
<pin id="421" dir="1" index="3" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln703_1/11 "/>
</bind>
</comp>

<comp id="424" class="1004" name="trunc_ln703_1_fu_424">
<pin_list>
<pin id="425" dir="0" index="0" bw="32" slack="0"/>
<pin id="426" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln703_1/11 "/>
</bind>
</comp>

<comp id="428" class="1004" name="a_V_fu_428">
<pin_list>
<pin id="429" dir="0" index="0" bw="32" slack="0"/>
<pin id="430" dir="0" index="1" bw="25" slack="0"/>
<pin id="431" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="a_V/11 "/>
</bind>
</comp>

<comp id="434" class="1004" name="add_ln32_fu_434">
<pin_list>
<pin id="435" dir="0" index="0" bw="31" slack="0"/>
<pin id="436" dir="0" index="1" bw="25" slack="0"/>
<pin id="437" dir="1" index="2" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln32/11 "/>
</bind>
</comp>

<comp id="440" class="1004" name="icmp_ln1494_fu_440">
<pin_list>
<pin id="441" dir="0" index="0" bw="32" slack="0"/>
<pin id="442" dir="0" index="1" bw="1" slack="0"/>
<pin id="443" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1494/11 "/>
</bind>
</comp>

<comp id="446" class="1004" name="select_ln34_fu_446">
<pin_list>
<pin id="447" dir="0" index="0" bw="1" slack="0"/>
<pin id="448" dir="0" index="1" bw="31" slack="0"/>
<pin id="449" dir="0" index="2" bw="1" slack="0"/>
<pin id="450" dir="1" index="3" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln34/11 "/>
</bind>
</comp>

<comp id="454" class="1004" name="zext_ln0_fu_454">
<pin_list>
<pin id="455" dir="0" index="0" bw="31" slack="0"/>
<pin id="456" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln0/11 "/>
</bind>
</comp>

<comp id="459" class="1005" name="output_V_addr_reg_459">
<pin_list>
<pin id="460" dir="0" index="0" bw="8" slack="2"/>
<pin id="461" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="output_V_addr "/>
</bind>
</comp>

<comp id="465" class="1005" name="sext_ln19_reg_465">
<pin_list>
<pin id="466" dir="0" index="0" bw="56" slack="2"/>
<pin id="467" dir="1" index="1" bw="56" slack="2"/>
</pin_list>
<bind>
<opset="sext_ln19 "/>
</bind>
</comp>

<comp id="470" class="1005" name="add_ln19_reg_470">
<pin_list>
<pin id="471" dir="0" index="0" bw="2" slack="0"/>
<pin id="472" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="add_ln19 "/>
</bind>
</comp>

<comp id="475" class="1005" name="icmp_ln19_reg_475">
<pin_list>
<pin id="476" dir="0" index="0" bw="1" slack="1"/>
<pin id="477" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln19 "/>
</bind>
</comp>

<comp id="479" class="1005" name="i_cast_reg_479">
<pin_list>
<pin id="480" dir="0" index="0" bw="64" slack="1"/>
<pin id="481" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="i_cast "/>
</bind>
</comp>

<comp id="484" class="1005" name="fc_layer2_weights_V_addr_reg_484">
<pin_list>
<pin id="485" dir="0" index="0" bw="5" slack="1"/>
<pin id="486" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="fc_layer2_weights_V_addr "/>
</bind>
</comp>

<comp id="489" class="1005" name="output_V_addr_1_reg_489">
<pin_list>
<pin id="490" dir="0" index="0" bw="8" slack="1"/>
<pin id="491" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="output_V_addr_1 "/>
</bind>
</comp>

<comp id="495" class="1005" name="output_V_load_reg_495">
<pin_list>
<pin id="496" dir="0" index="0" bw="32" slack="1"/>
<pin id="497" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="output_V_load "/>
</bind>
</comp>

<comp id="500" class="1005" name="output_V_load_1_reg_500">
<pin_list>
<pin id="501" dir="0" index="0" bw="32" slack="1"/>
<pin id="502" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="output_V_load_1 "/>
</bind>
</comp>

<comp id="508" class="1005" name="tmp_reg_508">
<pin_list>
<pin id="509" dir="0" index="0" bw="5" slack="1"/>
<pin id="510" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="513" class="1005" name="fc_layer2_weights_V_addr_1_reg_513">
<pin_list>
<pin id="514" dir="0" index="0" bw="5" slack="1"/>
<pin id="515" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="fc_layer2_weights_V_addr_1 "/>
</bind>
</comp>

<comp id="518" class="1005" name="fc_layer2_weights_V_addr_2_reg_518">
<pin_list>
<pin id="519" dir="0" index="0" bw="5" slack="1"/>
<pin id="520" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="fc_layer2_weights_V_addr_2 "/>
</bind>
</comp>

<comp id="523" class="1005" name="sext_ln1116_reg_523">
<pin_list>
<pin id="524" dir="0" index="0" bw="56" slack="1"/>
<pin id="525" dir="1" index="1" bw="56" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln1116 "/>
</bind>
</comp>

<comp id="528" class="1005" name="trunc_ln708_1_reg_528">
<pin_list>
<pin id="529" dir="0" index="0" bw="32" slack="1"/>
<pin id="530" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln708_1 "/>
</bind>
</comp>

<comp id="533" class="1005" name="lhs_3_reg_533">
<pin_list>
<pin id="534" dir="0" index="0" bw="56" slack="1"/>
<pin id="535" dir="1" index="1" bw="56" slack="1"/>
</pin_list>
<bind>
<opset="lhs_3 "/>
</bind>
</comp>

<comp id="538" class="1005" name="add_ln22_reg_538">
<pin_list>
<pin id="539" dir="0" index="0" bw="4" slack="1"/>
<pin id="540" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="add_ln22 "/>
</bind>
</comp>

<comp id="543" class="1005" name="trunc_ln708_2_reg_543">
<pin_list>
<pin id="544" dir="0" index="0" bw="32" slack="1"/>
<pin id="545" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln708_2 "/>
</bind>
</comp>

<comp id="548" class="1005" name="add_ln30_reg_548">
<pin_list>
<pin id="549" dir="0" index="0" bw="2" slack="0"/>
<pin id="550" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="add_ln30 "/>
</bind>
</comp>

<comp id="553" class="1005" name="icmp_ln30_reg_553">
<pin_list>
<pin id="554" dir="0" index="0" bw="1" slack="1"/>
<pin id="555" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln30 "/>
</bind>
</comp>

<comp id="557" class="1005" name="output_V_addr_3_reg_557">
<pin_list>
<pin id="558" dir="0" index="0" bw="8" slack="1"/>
<pin id="559" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="output_V_addr_3 "/>
</bind>
</comp>

<comp id="562" class="1005" name="trunc_ln703_reg_562">
<pin_list>
<pin id="563" dir="0" index="0" bw="1" slack="1"/>
<pin id="564" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln703 "/>
</bind>
</comp>

<comp id="568" class="1005" name="zext_ln0_reg_568">
<pin_list>
<pin id="569" dir="0" index="0" bw="32" slack="1"/>
<pin id="570" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln0 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="99"><net_src comp="26" pin="0"/><net_sink comp="96" pin=0"/></net>

<net id="104"><net_src comp="30" pin="0"/><net_sink comp="100" pin=0"/></net>

<net id="105"><net_src comp="0" pin="0"/><net_sink comp="100" pin=1"/></net>

<net id="111"><net_src comp="92" pin="0"/><net_sink comp="106" pin=0"/></net>

<net id="112"><net_src comp="2" pin="0"/><net_sink comp="106" pin=1"/></net>

<net id="118"><net_src comp="96" pin="1"/><net_sink comp="113" pin=0"/></net>

<net id="119"><net_src comp="28" pin="0"/><net_sink comp="113" pin=1"/></net>

<net id="120"><net_src comp="28" pin="0"/><net_sink comp="113" pin=2"/></net>

<net id="126"><net_src comp="12" pin="0"/><net_sink comp="121" pin=1"/></net>

<net id="127"><net_src comp="113" pin="3"/><net_sink comp="121" pin=0"/></net>

<net id="133"><net_src comp="4" pin="0"/><net_sink comp="128" pin=0"/></net>

<net id="134"><net_src comp="28" pin="0"/><net_sink comp="128" pin=1"/></net>

<net id="140"><net_src comp="128" pin="3"/><net_sink comp="135" pin=0"/></net>

<net id="146"><net_src comp="28" pin="0"/><net_sink comp="141" pin=1"/></net>

<net id="147"><net_src comp="141" pin="3"/><net_sink comp="121" pin=0"/></net>

<net id="153"><net_src comp="28" pin="0"/><net_sink comp="148" pin=1"/></net>

<net id="154"><net_src comp="26" pin="0"/><net_sink comp="148" pin=2"/></net>

<net id="159"><net_src comp="148" pin="3"/><net_sink comp="121" pin=0"/></net>

<net id="165"><net_src comp="4" pin="0"/><net_sink comp="160" pin=0"/></net>

<net id="166"><net_src comp="28" pin="0"/><net_sink comp="160" pin=1"/></net>

<net id="167"><net_src comp="160" pin="3"/><net_sink comp="135" pin=0"/></net>

<net id="173"><net_src comp="4" pin="0"/><net_sink comp="168" pin=0"/></net>

<net id="174"><net_src comp="28" pin="0"/><net_sink comp="168" pin=1"/></net>

<net id="175"><net_src comp="168" pin="3"/><net_sink comp="135" pin=0"/></net>

<net id="181"><net_src comp="28" pin="0"/><net_sink comp="176" pin=1"/></net>

<net id="182"><net_src comp="176" pin="3"/><net_sink comp="121" pin=2"/></net>

<net id="186"><net_src comp="32" pin="0"/><net_sink comp="183" pin=0"/></net>

<net id="193"><net_src comp="183" pin="1"/><net_sink comp="187" pin=2"/></net>

<net id="197"><net_src comp="58" pin="0"/><net_sink comp="194" pin=0"/></net>

<net id="204"><net_src comp="194" pin="1"/><net_sink comp="198" pin=2"/></net>

<net id="205"><net_src comp="198" pin="4"/><net_sink comp="194" pin=0"/></net>

<net id="209"><net_src comp="206" pin="1"/><net_sink comp="121" pin=4"/></net>

<net id="216"><net_src comp="210" pin="4"/><net_sink comp="206" pin=0"/></net>

<net id="220"><net_src comp="217" pin="1"/><net_sink comp="121" pin=1"/></net>

<net id="227"><net_src comp="221" pin="4"/><net_sink comp="217" pin=0"/></net>

<net id="231"><net_src comp="32" pin="0"/><net_sink comp="228" pin=0"/></net>

<net id="238"><net_src comp="228" pin="1"/><net_sink comp="232" pin=2"/></net>

<net id="242"><net_src comp="100" pin="2"/><net_sink comp="239" pin=0"/></net>

<net id="247"><net_src comp="187" pin="4"/><net_sink comp="243" pin=0"/></net>

<net id="248"><net_src comp="34" pin="0"/><net_sink comp="243" pin=1"/></net>

<net id="253"><net_src comp="187" pin="4"/><net_sink comp="249" pin=0"/></net>

<net id="254"><net_src comp="42" pin="0"/><net_sink comp="249" pin=1"/></net>

<net id="258"><net_src comp="187" pin="4"/><net_sink comp="255" pin=0"/></net>

<net id="259"><net_src comp="255" pin="1"/><net_sink comp="128" pin=2"/></net>

<net id="263"><net_src comp="135" pin="3"/><net_sink comp="260" pin=0"/></net>

<net id="268"><net_src comp="260" pin="1"/><net_sink comp="264" pin=0"/></net>

<net id="275"><net_src comp="52" pin="0"/><net_sink comp="269" pin=0"/></net>

<net id="276"><net_src comp="264" pin="2"/><net_sink comp="269" pin=1"/></net>

<net id="277"><net_src comp="54" pin="0"/><net_sink comp="269" pin=2"/></net>

<net id="278"><net_src comp="56" pin="0"/><net_sink comp="269" pin=3"/></net>

<net id="279"><net_src comp="269" pin="4"/><net_sink comp="121" pin=1"/></net>

<net id="284"><net_src comp="198" pin="4"/><net_sink comp="280" pin=0"/></net>

<net id="285"><net_src comp="60" pin="0"/><net_sink comp="280" pin=1"/></net>

<net id="291"><net_src comp="64" pin="0"/><net_sink comp="286" pin=0"/></net>

<net id="292"><net_src comp="198" pin="4"/><net_sink comp="286" pin=1"/></net>

<net id="293"><net_src comp="66" pin="0"/><net_sink comp="286" pin=2"/></net>

<net id="297"><net_src comp="286" pin="3"/><net_sink comp="294" pin=0"/></net>

<net id="298"><net_src comp="294" pin="1"/><net_sink comp="160" pin=2"/></net>

<net id="303"><net_src comp="68" pin="0"/><net_sink comp="299" pin=1"/></net>

<net id="309"><net_src comp="70" pin="0"/><net_sink comp="304" pin=0"/></net>

<net id="310"><net_src comp="72" pin="0"/><net_sink comp="304" pin=1"/></net>

<net id="311"><net_src comp="299" pin="2"/><net_sink comp="304" pin=2"/></net>

<net id="312"><net_src comp="304" pin="3"/><net_sink comp="168" pin=2"/></net>

<net id="316"><net_src comp="100" pin="2"/><net_sink comp="313" pin=0"/></net>

<net id="320"><net_src comp="135" pin="3"/><net_sink comp="317" pin=0"/></net>

<net id="325"><net_src comp="317" pin="1"/><net_sink comp="321" pin=0"/></net>

<net id="326"><net_src comp="313" pin="1"/><net_sink comp="321" pin=1"/></net>

<net id="332"><net_src comp="74" pin="0"/><net_sink comp="327" pin=0"/></net>

<net id="333"><net_src comp="217" pin="1"/><net_sink comp="327" pin=1"/></net>

<net id="334"><net_src comp="76" pin="0"/><net_sink comp="327" pin=2"/></net>

<net id="339"><net_src comp="327" pin="3"/><net_sink comp="335" pin=0"/></net>

<net id="340"><net_src comp="321" pin="2"/><net_sink comp="335" pin=1"/></net>

<net id="347"><net_src comp="52" pin="0"/><net_sink comp="341" pin=0"/></net>

<net id="348"><net_src comp="335" pin="2"/><net_sink comp="341" pin=1"/></net>

<net id="349"><net_src comp="54" pin="0"/><net_sink comp="341" pin=2"/></net>

<net id="350"><net_src comp="56" pin="0"/><net_sink comp="341" pin=3"/></net>

<net id="356"><net_src comp="74" pin="0"/><net_sink comp="351" pin=0"/></net>

<net id="357"><net_src comp="206" pin="1"/><net_sink comp="351" pin=1"/></net>

<net id="358"><net_src comp="76" pin="0"/><net_sink comp="351" pin=2"/></net>

<net id="363"><net_src comp="194" pin="1"/><net_sink comp="359" pin=0"/></net>

<net id="364"><net_src comp="58" pin="0"/><net_sink comp="359" pin=1"/></net>

<net id="368"><net_src comp="135" pin="3"/><net_sink comp="365" pin=0"/></net>

<net id="373"><net_src comp="365" pin="1"/><net_sink comp="369" pin=0"/></net>

<net id="378"><net_src comp="369" pin="2"/><net_sink comp="374" pin=1"/></net>

<net id="385"><net_src comp="52" pin="0"/><net_sink comp="379" pin=0"/></net>

<net id="386"><net_src comp="374" pin="2"/><net_sink comp="379" pin=1"/></net>

<net id="387"><net_src comp="54" pin="0"/><net_sink comp="379" pin=2"/></net>

<net id="388"><net_src comp="56" pin="0"/><net_sink comp="379" pin=3"/></net>

<net id="393"><net_src comp="232" pin="4"/><net_sink comp="389" pin=0"/></net>

<net id="394"><net_src comp="34" pin="0"/><net_sink comp="389" pin=1"/></net>

<net id="399"><net_src comp="232" pin="4"/><net_sink comp="395" pin=0"/></net>

<net id="400"><net_src comp="42" pin="0"/><net_sink comp="395" pin=1"/></net>

<net id="404"><net_src comp="232" pin="4"/><net_sink comp="401" pin=0"/></net>

<net id="405"><net_src comp="401" pin="1"/><net_sink comp="176" pin=2"/></net>

<net id="409"><net_src comp="232" pin="4"/><net_sink comp="406" pin=0"/></net>

<net id="415"><net_src comp="82" pin="0"/><net_sink comp="410" pin=1"/></net>

<net id="416"><net_src comp="84" pin="0"/><net_sink comp="410" pin=2"/></net>

<net id="422"><net_src comp="86" pin="0"/><net_sink comp="417" pin=1"/></net>

<net id="423"><net_src comp="88" pin="0"/><net_sink comp="417" pin=2"/></net>

<net id="427"><net_src comp="121" pin="7"/><net_sink comp="424" pin=0"/></net>

<net id="432"><net_src comp="121" pin="7"/><net_sink comp="428" pin=0"/></net>

<net id="433"><net_src comp="410" pin="3"/><net_sink comp="428" pin=1"/></net>

<net id="438"><net_src comp="424" pin="1"/><net_sink comp="434" pin=0"/></net>

<net id="439"><net_src comp="417" pin="3"/><net_sink comp="434" pin=1"/></net>

<net id="444"><net_src comp="428" pin="2"/><net_sink comp="440" pin=0"/></net>

<net id="445"><net_src comp="12" pin="0"/><net_sink comp="440" pin=1"/></net>

<net id="451"><net_src comp="440" pin="2"/><net_sink comp="446" pin=0"/></net>

<net id="452"><net_src comp="434" pin="2"/><net_sink comp="446" pin=1"/></net>

<net id="453"><net_src comp="90" pin="0"/><net_sink comp="446" pin=2"/></net>

<net id="457"><net_src comp="446" pin="3"/><net_sink comp="454" pin=0"/></net>

<net id="458"><net_src comp="454" pin="1"/><net_sink comp="106" pin=2"/></net>

<net id="462"><net_src comp="113" pin="3"/><net_sink comp="459" pin=0"/></net>

<net id="463"><net_src comp="459" pin="1"/><net_sink comp="121" pin=2"/></net>

<net id="464"><net_src comp="459" pin="1"/><net_sink comp="121" pin=0"/></net>

<net id="468"><net_src comp="239" pin="1"/><net_sink comp="465" pin=0"/></net>

<net id="469"><net_src comp="465" pin="1"/><net_sink comp="264" pin=1"/></net>

<net id="473"><net_src comp="243" pin="2"/><net_sink comp="470" pin=0"/></net>

<net id="474"><net_src comp="470" pin="1"/><net_sink comp="187" pin=0"/></net>

<net id="478"><net_src comp="249" pin="2"/><net_sink comp="475" pin=0"/></net>

<net id="482"><net_src comp="255" pin="1"/><net_sink comp="479" pin=0"/></net>

<net id="483"><net_src comp="479" pin="1"/><net_sink comp="141" pin=2"/></net>

<net id="487"><net_src comp="128" pin="3"/><net_sink comp="484" pin=0"/></net>

<net id="488"><net_src comp="484" pin="1"/><net_sink comp="135" pin=0"/></net>

<net id="492"><net_src comp="148" pin="3"/><net_sink comp="489" pin=0"/></net>

<net id="493"><net_src comp="489" pin="1"/><net_sink comp="121" pin=0"/></net>

<net id="494"><net_src comp="489" pin="1"/><net_sink comp="121" pin=2"/></net>

<net id="498"><net_src comp="121" pin="7"/><net_sink comp="495" pin=0"/></net>

<net id="499"><net_src comp="495" pin="1"/><net_sink comp="221" pin=2"/></net>

<net id="503"><net_src comp="121" pin="3"/><net_sink comp="500" pin=0"/></net>

<net id="504"><net_src comp="500" pin="1"/><net_sink comp="210" pin=2"/></net>

<net id="511"><net_src comp="286" pin="3"/><net_sink comp="508" pin=0"/></net>

<net id="512"><net_src comp="508" pin="1"/><net_sink comp="299" pin=0"/></net>

<net id="516"><net_src comp="160" pin="3"/><net_sink comp="513" pin=0"/></net>

<net id="517"><net_src comp="513" pin="1"/><net_sink comp="135" pin=0"/></net>

<net id="521"><net_src comp="168" pin="3"/><net_sink comp="518" pin=0"/></net>

<net id="522"><net_src comp="518" pin="1"/><net_sink comp="135" pin=0"/></net>

<net id="526"><net_src comp="313" pin="1"/><net_sink comp="523" pin=0"/></net>

<net id="527"><net_src comp="523" pin="1"/><net_sink comp="369" pin=1"/></net>

<net id="531"><net_src comp="341" pin="4"/><net_sink comp="528" pin=0"/></net>

<net id="532"><net_src comp="528" pin="1"/><net_sink comp="221" pin=0"/></net>

<net id="536"><net_src comp="351" pin="3"/><net_sink comp="533" pin=0"/></net>

<net id="537"><net_src comp="533" pin="1"/><net_sink comp="374" pin=0"/></net>

<net id="541"><net_src comp="359" pin="2"/><net_sink comp="538" pin=0"/></net>

<net id="542"><net_src comp="538" pin="1"/><net_sink comp="198" pin=0"/></net>

<net id="546"><net_src comp="379" pin="4"/><net_sink comp="543" pin=0"/></net>

<net id="547"><net_src comp="543" pin="1"/><net_sink comp="210" pin=0"/></net>

<net id="551"><net_src comp="389" pin="2"/><net_sink comp="548" pin=0"/></net>

<net id="552"><net_src comp="548" pin="1"/><net_sink comp="232" pin=0"/></net>

<net id="556"><net_src comp="395" pin="2"/><net_sink comp="553" pin=0"/></net>

<net id="560"><net_src comp="176" pin="3"/><net_sink comp="557" pin=0"/></net>

<net id="561"><net_src comp="557" pin="1"/><net_sink comp="121" pin=2"/></net>

<net id="565"><net_src comp="406" pin="1"/><net_sink comp="562" pin=0"/></net>

<net id="566"><net_src comp="562" pin="1"/><net_sink comp="410" pin=0"/></net>

<net id="567"><net_src comp="562" pin="1"/><net_sink comp="417" pin=0"/></net>

<net id="571"><net_src comp="454" pin="1"/><net_sink comp="568" pin=0"/></net>

<net id="572"><net_src comp="568" pin="1"/><net_sink comp="106" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: out_V | {12 }
 - Input state : 
	Port: fully2_cnn : in_V | {1 7 }
	Port: fully2_cnn : fc_layer2_weights_V | {2 3 6 7 8 }
  - Chain level:
	State 1
		output_V_addr : 1
		store_ln731 : 2
	State 2
		add_ln19 : 1
		icmp_ln19 : 1
		br_ln19 : 2
		i_cast : 1
		fc_layer2_weights_V_addr : 2
		r_V : 3
	State 3
		sext_ln1115 : 1
		r_V_1 : 2
		trunc_ln : 3
		store_ln20 : 4
	State 4
		output_V_load_1 : 1
	State 5
	State 6
		icmp_ln22 : 1
		br_ln22 : 2
		tmp : 1
		zext_ln1116 : 2
		fc_layer2_weights_V_addr_1 : 3
		r_V_2 : 4
	State 7
		fc_layer2_weights_V_addr_2 : 1
		sext_ln1115_1 : 1
		r_V_3 : 2
		ret_V : 3
		trunc_ln708_1 : 4
		r_V_4 : 2
	State 8
		sext_ln1115_2 : 1
		r_V_5 : 2
		ret_V_1 : 3
		trunc_ln708_2 : 4
	State 9
	State 10
		add_ln30 : 1
		icmp_ln30 : 1
		br_ln30 : 2
		i_1_cast : 1
		output_V_addr_3 : 2
		output_V_load_2 : 3
		trunc_ln703 : 1
	State 11
		trunc_ln703_1 : 1
		a_V : 1
		add_ln32 : 2
		icmp_ln1494 : 2
		select_ln34 : 3
		zext_ln0 : 4
		write_ln174 : 5
	State 12
	State 13


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------|---------|---------|---------|
| Operation|    Functional Unit    |   DSP   |    FF   |   LUT   |
|----------|-----------------------|---------|---------|---------|
|          |    add_ln19_fu_243    |    0    |    0    |    9    |
|          |      ret_V_fu_335     |    0    |    0    |    63   |
|          |    add_ln22_fu_359    |    0    |    0    |    12   |
|    add   |     ret_V_1_fu_374    |    0    |    0    |    63   |
|          |    add_ln30_fu_389    |    0    |    0    |    9    |
|          |       a_V_fu_428      |    0    |    0    |    39   |
|          |    add_ln32_fu_434    |    0    |    0    |    38   |
|----------|-----------------------|---------|---------|---------|
|          |  select_ln703_fu_410  |    0    |    0    |    25   |
|  select  | select_ln703_1_fu_417 |    0    |    0    |    25   |
|          |   select_ln34_fu_446  |    0    |    0    |    31   |
|----------|-----------------------|---------|---------|---------|
|          |      r_V_1_fu_264     |    1    |    0    |    20   |
|    mul   |      r_V_3_fu_321     |    1    |    0    |    20   |
|          |      r_V_5_fu_369     |    1    |    0    |    20   |
|----------|-----------------------|---------|---------|---------|
|          |    icmp_ln19_fu_249   |    0    |    0    |    8    |
|   icmp   |    icmp_ln22_fu_280   |    0    |    0    |    9    |
|          |    icmp_ln30_fu_395   |    0    |    0    |    8    |
|          |   icmp_ln1494_fu_440  |    0    |    0    |    20   |
|----------|-----------------------|---------|---------|---------|
|   read   |    grp_read_fu_100    |    0    |    0    |    0    |
|----------|-----------------------|---------|---------|---------|
|   write  |    grp_write_fu_106   |    0    |    0    |    0    |
|----------|-----------------------|---------|---------|---------|
|          |    sext_ln19_fu_239   |    0    |    0    |    0    |
|          |   sext_ln1115_fu_260  |    0    |    0    |    0    |
|   sext   |   sext_ln1116_fu_313  |    0    |    0    |    0    |
|          |  sext_ln1115_1_fu_317 |    0    |    0    |    0    |
|          |  sext_ln1115_2_fu_365 |    0    |    0    |    0    |
|----------|-----------------------|---------|---------|---------|
|          |     i_cast_fu_255     |    0    |    0    |    0    |
|   zext   |   zext_ln1116_fu_294  |    0    |    0    |    0    |
|          |    i_1_cast_fu_401    |    0    |    0    |    0    |
|          |    zext_ln0_fu_454    |    0    |    0    |    0    |
|----------|-----------------------|---------|---------|---------|
|          |    trunc_ln_fu_269    |    0    |    0    |    0    |
|partselect|  trunc_ln708_1_fu_341 |    0    |    0    |    0    |
|          |  trunc_ln708_2_fu_379 |    0    |    0    |    0    |
|----------|-----------------------|---------|---------|---------|
|          |       tmp_fu_286      |    0    |    0    |    0    |
|bitconcatenate|      tmp_1_fu_304     |    0    |    0    |    0    |
|          |      lhs_1_fu_327     |    0    |    0    |    0    |
|          |      lhs_3_fu_351     |    0    |    0    |    0    |
|----------|-----------------------|---------|---------|---------|
|    or    |    or_ln1116_fu_299   |    0    |    0    |    0    |
|----------|-----------------------|---------|---------|---------|
|   trunc  |   trunc_ln703_fu_406  |    0    |    0    |    0    |
|          |  trunc_ln703_1_fu_424 |    0    |    0    |    0    |
|----------|-----------------------|---------|---------|---------|
|   Total  |                       |    3    |    0    |   419   |
|----------|-----------------------|---------|---------|---------|

Memories:
+-------------------+--------+--------+--------+
|                   |  BRAM  |   FF   |   LUT  |
+-------------------+--------+--------+--------+
|fc_layer2_weights_V|    0   |   25   |    8   |
|      output_V     |    2   |    0   |    0   |
+-------------------+--------+--------+--------+
|       Total       |    2   |   25   |    8   |
+-------------------+--------+--------+--------+

* Register list:
+----------------------------------+--------+
|                                  |   FF   |
+----------------------------------+--------+
|         add_ln19_reg_470         |    2   |
|         add_ln22_reg_538         |    4   |
|         add_ln30_reg_548         |    2   |
|fc_layer2_weights_V_addr_1_reg_513|    5   |
|fc_layer2_weights_V_addr_2_reg_518|    5   |
| fc_layer2_weights_V_addr_reg_484 |    5   |
|            i_1_reg_228           |    2   |
|          i_cast_reg_479          |   64   |
|             i_reg_183            |    2   |
|         icmp_ln19_reg_475        |    1   |
|         icmp_ln30_reg_553        |    1   |
|             j_reg_194            |    4   |
|           lhs_2_reg_206          |   32   |
|           lhs_3_reg_533          |   56   |
|            lhs_reg_217           |   32   |
|      output_V_addr_1_reg_489     |    8   |
|      output_V_addr_3_reg_557     |    8   |
|       output_V_addr_reg_459      |    8   |
|      output_V_load_1_reg_500     |   32   |
|       output_V_load_reg_495      |   32   |
|        sext_ln1116_reg_523       |   56   |
|         sext_ln19_reg_465        |   56   |
|            tmp_reg_508           |    5   |
|        trunc_ln703_reg_562       |    1   |
|       trunc_ln708_1_reg_528      |   32   |
|       trunc_ln708_2_reg_543      |   32   |
|         zext_ln0_reg_568         |   32   |
+----------------------------------+--------+
|               Total              |   519  |
+----------------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
|  grp_write_fu_106 |  p2  |   2  |  31  |   62   ||    9    |
| grp_access_fu_121 |  p0  |   5  |   8  |   40   ||    26   |
| grp_access_fu_121 |  p1  |   3  |  32  |   96   ||    14   |
| grp_access_fu_121 |  p2  |   4  |   0  |    0   ||    20   |
| grp_access_fu_135 |  p0  |   6  |   5  |   30   ||    31   |
|     j_reg_194     |  p0  |   2  |   4  |    8   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   236  ||  3.052  ||   109   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+
|           |  BRAM  |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+--------+
|  Function |    -   |    3   |    -   |    0   |   419  |
|   Memory  |    2   |    -   |    -   |   25   |    8   |
|Multiplexer|    -   |    -   |    3   |    -   |   109  |
|  Register |    -   |    -   |    -   |   519  |    -   |
+-----------+--------+--------+--------+--------+--------+
|   Total   |    2   |    3   |    3   |   544  |   536  |
+-----------+--------+--------+--------+--------+--------+
