# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../Project 2.srcs/sources_1/new/LogicCircuit_1Bit_20335015.vhd" \
"../../../../Project 2.srcs/sources_1/new/LogicCircuit_32Bit_20335015.vhd" \
"../../../../Project 2.srcs/sources_1/new/Multiplexer_1Bit_4to1_20335015.vhd" \
"../../../../Project 2.srcs/sources_1/new/LogicCircuit_32Bit_20355015_TB.vhd" \

# Do not sort compile order
nosort
