<?xml version="1.0" encoding="utf-8"?>
<Messages>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 155.922 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1312" tag="" content="Analyzing design file &apos;forward_fcc/fwprop.cpp&apos; ..." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Source Code Analysis and Preprocessing: CPU user time: 0.42 seconds. CPU system time: 0.21 seconds. Elapsed time: 0.32 seconds; current allocated memory: 157.047 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-777]" key="HLS 200-777" tag="" content="Using interface defaults for &apos;Vivado&apos; flow target." resolution=""/>
	<Message severity="WARNING" prefix="[HLS 214-205]" key="HLS 214-205" tag="" content="The INTERFACE pragma must have a max_widen_bitwidth setting that is both a power of 2 and in the range [0, 1024]. The current value of &apos;0&apos; will be ignored, in &apos;forward_fcc(float volatile*, float volatile*, float volatile*, float volatile*, int, int)&apos; (forward_fcc/fwprop.cpp:7:0)" resolution=""/>
	<Message severity="WARNING" prefix="[HLS 214-205]" key="HLS 214-205" tag="" content="The INTERFACE pragma must have a max_widen_bitwidth setting that is both a power of 2 and in the range [0, 1024]. The current value of &apos;0&apos; will be ignored, in &apos;forward_fcc(float volatile*, float volatile*, float volatile*, float volatile*, int, int)&apos; (forward_fcc/fwprop.cpp:7:0)" resolution=""/>
	<Message severity="WARNING" prefix="[HLS 214-205]" key="HLS 214-205" tag="" content="The INTERFACE pragma must have a max_widen_bitwidth setting that is both a power of 2 and in the range [0, 1024]. The current value of &apos;0&apos; will be ignored, in &apos;forward_fcc(float volatile*, float volatile*, float volatile*, float volatile*, int, int)&apos; (forward_fcc/fwprop.cpp:7:0)" resolution=""/>
	<Message severity="WARNING" prefix="[HLS 214-205]" key="HLS 214-205" tag="" content="The INTERFACE pragma must have a max_widen_bitwidth setting that is both a power of 2 and in the range [0, 1024]. The current value of &apos;0&apos; will be ignored, in &apos;forward_fcc(float volatile*, float volatile*, float volatile*, float volatile*, int, int)&apos; (forward_fcc/fwprop.cpp:7:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-115]" key="HLS 214-115" tag="VITIS_INTERFACE" content="Multiple burst reads of variable length and bit width 32 in loop &apos;anonymous&apos;() has been inferred on port &apos;gmem&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-115]" key="HLS 214-115" tag="VITIS_INTERFACE" content="Multiple burst writes of variable length and bit width 32 in loop &apos;anonymous&apos;() has been inferred on port &apos;gmem&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-115]" key="HLS 214-115" tag="VITIS_INTERFACE" content="Multiple burst reads of variable length and bit width 32 in loop &apos;anonymous&apos;() has been inferred on port &apos;gmem&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-115]" key="HLS 214-115" tag="VITIS_INTERFACE" content="Multiple burst reads of variable length and bit width 32 in loop &apos;anonymous&apos;() has been inferred on port &apos;gmem&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Compiling Optimization and Transform: CPU user time: 3.4 seconds. CPU system time: 0.32 seconds. Elapsed time: 3.38 seconds; current allocated memory: 159.199 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 159.200 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1467" tag="" content="Starting code transformations ..." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Standard Transforms: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 160.630 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1472" tag="" content="Checking synthesizability ..." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Checking Synthesizability: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 159.770 MB." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-510]" key="XFORM_AUTO_PIPELINE_STATUS_244" tag="" content="Pipelining loop &apos;Loop-2&apos; in function &apos;forward_fcc&apos; automatically." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-510]" key="XFORM_AUTO_PIPELINE_STATUS_244" tag="" content="Pipelining loop &apos;Loop-3&apos; in function &apos;forward_fcc&apos; automatically." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-510]" key="XFORM_AUTO_PIPELINE_STATUS_244" tag="" content="Pipelining loop &apos;Loop-4&apos; in function &apos;forward_fcc&apos; automatically." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-510]" key="XFORM_AUTO_PIPELINE_STATUS_244" tag="" content="Pipelining loop &apos;VITIS_LOOP_43_1&apos; (forward_fcc/fwprop.cpp:43) in function &apos;forward_fcc&apos; automatically." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-510]" key="XFORM_AUTO_PIPELINE_STATUS_244" tag="" content="Pipelining loop &apos;Loop-7&apos; in function &apos;forward_fcc&apos; automatically." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-501]" key="XFORM_UNROLL_STATUS_310" tag="" content="Unrolling loop &apos;LOOP1&apos; (forward_fcc/fwprop.cpp:33) in function &apos;forward_fcc&apos; partially with a factor of 10." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Loop, function and other optimizations: CPU user time: 0.3 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.3 seconds; current allocated memory: 181.232 MB." resolution=""/>
	<Message severity="WARNING" prefix="[HLS 200-960]" key="HLS 200-960" tag="LOOP,VITIS_LATENCY" content="Cannot flatten loop &apos;LOOP1&apos; (forward_fcc/fwprop.cpp:33:19) in function &apos;forward_fcc&apos; more than one sub loop." resolution="http://www.xilinx.com/cgi-bin/docs/rdoc?v=2020.2;t=hls+guidance;d=200-960.html"/>
	<Message severity="INFO" prefix="[HLS 200-472]" key="HLS 200-472" tag="" content="Inferring partial write operation for &apos;x_t&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-472]" key="HLS 200-472" tag="" content="Inferring partial write operation for &apos;b_t&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-472]" key="HLS 200-472" tag="" content="Inferring partial write operation for &apos;w_t&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-472]" key="HLS 200-472" tag="" content="Inferring partial write operation for &apos;y_t&apos; (forward_fcc/fwprop.cpp:35:8)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-472]" key="HLS 200-472" tag="" content="Inferring partial write operation for &apos;y_t&apos; (forward_fcc/fwprop.cpp:40:8)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-472]" key="HLS 200-472" tag="" content="Inferring partial write operation for &apos;y_t&apos; (forward_fcc/fwprop.cpp:44:13)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Architecture Synthesis: CPU user time: 0.24 seconds. CPU system time: 0 seconds. Elapsed time: 0.26 seconds; current allocated memory: 176.306 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1317" tag="" content="Starting hardware synthesis ..." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1385" tag="" content="Synthesizing &apos;forward_fcc&apos; ..." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1477" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-42]" key="HLS_42_1438" tag="" content="-- Implementing module &apos;forward_fcc&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1478" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_597" tag="" content="Starting scheduling ..." resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-61]" key="SCHED_PIPELINING_STATUS_41" tag="" content="Pipelining loop &apos;Loop 1&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1470]" key="HLS 200-1470" tag="SCHEDULE,VITIS_THROUGHPUT" content="Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop &apos;Loop 1&apos;" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-61]" key="SCHED_PIPELINING_STATUS_41" tag="" content="Pipelining loop &apos;Loop 2&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1470]" key="HLS 200-1470" tag="SCHEDULE,VITIS_THROUGHPUT" content="Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop &apos;Loop 2&apos;" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-61]" key="SCHED_PIPELINING_STATUS_41" tag="" content="Pipelining loop &apos;Loop 3&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1470]" key="HLS 200-1470" tag="SCHEDULE,VITIS_THROUGHPUT" content="Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop &apos;Loop 3&apos;" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-61]" key="SCHED_PIPELINING_STATUS_41" tag="" content="Pipelining loop &apos;LOOP2&apos;." resolution=""/>
	<Message severity="WARNING" prefix="[HLS 200-881]" key="HLS 200-881" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="Unable to enforce a carried constraint (II = 1) between &apos;fadd&apos; operation (&apos;add1&apos;, forward_fcc/fwprop.cpp:40) and &apos;fadd&apos; operation (&apos;add1&apos;, forward_fcc/fwprop.cpp:40)." resolution="http://www.xilinx.com/cgi-bin/docs/rdoc?v=2020.2;t=hls+guidance;d=200-881.html"/>
	<Message severity="WARNING" prefix="[HLS 200-881]" key="HLS 200-881" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="Unable to enforce a carried constraint (II = 2) between &apos;fadd&apos; operation (&apos;add1&apos;, forward_fcc/fwprop.cpp:40) and &apos;fadd&apos; operation (&apos;add1&apos;, forward_fcc/fwprop.cpp:40)." resolution="http://www.xilinx.com/cgi-bin/docs/rdoc?v=2020.2;t=hls+guidance;d=200-881.html"/>
	<Message severity="WARNING" prefix="[HLS 200-881]" key="HLS 200-881" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="Unable to enforce a carried constraint (II = 3) between &apos;fadd&apos; operation (&apos;add1&apos;, forward_fcc/fwprop.cpp:40) and &apos;fadd&apos; operation (&apos;add1&apos;, forward_fcc/fwprop.cpp:40)." resolution="http://www.xilinx.com/cgi-bin/docs/rdoc?v=2020.2;t=hls+guidance;d=200-881.html"/>
	<Message severity="INFO" prefix="[HLS 200-1470]" key="HLS 200-1470" tag="SCHEDULE,VITIS_THROUGHPUT" content="Pipelining result : Target II = 1, Final II = 4, Depth = 11, loop &apos;LOOP2&apos;" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-61]" key="SCHED_PIPELINING_STATUS_41" tag="" content="Pipelining loop &apos;LOOP2&apos;." resolution=""/>
	<Message severity="WARNING" prefix="[HLS 200-881]" key="HLS 200-881" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="Unable to enforce a carried constraint (II = 1) between &apos;fadd&apos; operation (&apos;add1_1&apos;, forward_fcc/fwprop.cpp:40) and &apos;fadd&apos; operation (&apos;add1_1&apos;, forward_fcc/fwprop.cpp:40)." resolution="http://www.xilinx.com/cgi-bin/docs/rdoc?v=2020.2;t=hls+guidance;d=200-881.html"/>
	<Message severity="WARNING" prefix="[HLS 200-881]" key="HLS 200-881" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="Unable to enforce a carried constraint (II = 2) between &apos;fadd&apos; operation (&apos;add1_1&apos;, forward_fcc/fwprop.cpp:40) and &apos;fadd&apos; operation (&apos;add1_1&apos;, forward_fcc/fwprop.cpp:40)." resolution="http://www.xilinx.com/cgi-bin/docs/rdoc?v=2020.2;t=hls+guidance;d=200-881.html"/>
	<Message severity="WARNING" prefix="[HLS 200-881]" key="HLS 200-881" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="Unable to enforce a carried constraint (II = 3) between &apos;fadd&apos; operation (&apos;add1_1&apos;, forward_fcc/fwprop.cpp:40) and &apos;fadd&apos; operation (&apos;add1_1&apos;, forward_fcc/fwprop.cpp:40)." resolution="http://www.xilinx.com/cgi-bin/docs/rdoc?v=2020.2;t=hls+guidance;d=200-881.html"/>
	<Message severity="INFO" prefix="[HLS 200-1470]" key="HLS 200-1470" tag="SCHEDULE,VITIS_THROUGHPUT" content="Pipelining result : Target II = 1, Final II = 4, Depth = 11, loop &apos;LOOP2&apos;" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-61]" key="SCHED_PIPELINING_STATUS_41" tag="" content="Pipelining loop &apos;LOOP2&apos;." resolution=""/>
	<Message severity="WARNING" prefix="[HLS 200-881]" key="HLS 200-881" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="Unable to enforce a carried constraint (II = 1) between &apos;fadd&apos; operation (&apos;add1_2&apos;, forward_fcc/fwprop.cpp:40) and &apos;fadd&apos; operation (&apos;add1_2&apos;, forward_fcc/fwprop.cpp:40)." resolution="http://www.xilinx.com/cgi-bin/docs/rdoc?v=2020.2;t=hls+guidance;d=200-881.html"/>
	<Message severity="WARNING" prefix="[HLS 200-881]" key="HLS 200-881" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="Unable to enforce a carried constraint (II = 2) between &apos;fadd&apos; operation (&apos;add1_2&apos;, forward_fcc/fwprop.cpp:40) and &apos;fadd&apos; operation (&apos;add1_2&apos;, forward_fcc/fwprop.cpp:40)." resolution="http://www.xilinx.com/cgi-bin/docs/rdoc?v=2020.2;t=hls+guidance;d=200-881.html"/>
	<Message severity="WARNING" prefix="[HLS 200-881]" key="HLS 200-881" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="Unable to enforce a carried constraint (II = 3) between &apos;fadd&apos; operation (&apos;add1_2&apos;, forward_fcc/fwprop.cpp:40) and &apos;fadd&apos; operation (&apos;add1_2&apos;, forward_fcc/fwprop.cpp:40)." resolution="http://www.xilinx.com/cgi-bin/docs/rdoc?v=2020.2;t=hls+guidance;d=200-881.html"/>
	<Message severity="INFO" prefix="[HLS 200-1470]" key="HLS 200-1470" tag="SCHEDULE,VITIS_THROUGHPUT" content="Pipelining result : Target II = 1, Final II = 4, Depth = 11, loop &apos;LOOP2&apos;" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-61]" key="SCHED_PIPELINING_STATUS_41" tag="" content="Pipelining loop &apos;LOOP2&apos;." resolution=""/>
	<Message severity="WARNING" prefix="[HLS 200-881]" key="HLS 200-881" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="Unable to enforce a carried constraint (II = 1) between &apos;fadd&apos; operation (&apos;add1_3&apos;, forward_fcc/fwprop.cpp:40) and &apos;fadd&apos; operation (&apos;add1_3&apos;, forward_fcc/fwprop.cpp:40)." resolution="http://www.xilinx.com/cgi-bin/docs/rdoc?v=2020.2;t=hls+guidance;d=200-881.html"/>
	<Message severity="WARNING" prefix="[HLS 200-881]" key="HLS 200-881" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="Unable to enforce a carried constraint (II = 2) between &apos;fadd&apos; operation (&apos;add1_3&apos;, forward_fcc/fwprop.cpp:40) and &apos;fadd&apos; operation (&apos;add1_3&apos;, forward_fcc/fwprop.cpp:40)." resolution="http://www.xilinx.com/cgi-bin/docs/rdoc?v=2020.2;t=hls+guidance;d=200-881.html"/>
	<Message severity="WARNING" prefix="[HLS 200-881]" key="HLS 200-881" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="Unable to enforce a carried constraint (II = 3) between &apos;fadd&apos; operation (&apos;add1_3&apos;, forward_fcc/fwprop.cpp:40) and &apos;fadd&apos; operation (&apos;add1_3&apos;, forward_fcc/fwprop.cpp:40)." resolution="http://www.xilinx.com/cgi-bin/docs/rdoc?v=2020.2;t=hls+guidance;d=200-881.html"/>
	<Message severity="INFO" prefix="[HLS 200-1470]" key="HLS 200-1470" tag="SCHEDULE,VITIS_THROUGHPUT" content="Pipelining result : Target II = 1, Final II = 4, Depth = 11, loop &apos;LOOP2&apos;" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-61]" key="SCHED_PIPELINING_STATUS_41" tag="" content="Pipelining loop &apos;LOOP2&apos;." resolution=""/>
	<Message severity="WARNING" prefix="[HLS 200-881]" key="HLS 200-881" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="Unable to enforce a carried constraint (II = 1) between &apos;fadd&apos; operation (&apos;add1_4&apos;, forward_fcc/fwprop.cpp:40) and &apos;fadd&apos; operation (&apos;add1_4&apos;, forward_fcc/fwprop.cpp:40)." resolution="http://www.xilinx.com/cgi-bin/docs/rdoc?v=2020.2;t=hls+guidance;d=200-881.html"/>
	<Message severity="WARNING" prefix="[HLS 200-881]" key="HLS 200-881" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="Unable to enforce a carried constraint (II = 2) between &apos;fadd&apos; operation (&apos;add1_4&apos;, forward_fcc/fwprop.cpp:40) and &apos;fadd&apos; operation (&apos;add1_4&apos;, forward_fcc/fwprop.cpp:40)." resolution="http://www.xilinx.com/cgi-bin/docs/rdoc?v=2020.2;t=hls+guidance;d=200-881.html"/>
	<Message severity="WARNING" prefix="[HLS 200-881]" key="HLS 200-881" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="Unable to enforce a carried constraint (II = 3) between &apos;fadd&apos; operation (&apos;add1_4&apos;, forward_fcc/fwprop.cpp:40) and &apos;fadd&apos; operation (&apos;add1_4&apos;, forward_fcc/fwprop.cpp:40)." resolution="http://www.xilinx.com/cgi-bin/docs/rdoc?v=2020.2;t=hls+guidance;d=200-881.html"/>
	<Message severity="INFO" prefix="[HLS 200-1470]" key="HLS 200-1470" tag="SCHEDULE,VITIS_THROUGHPUT" content="Pipelining result : Target II = 1, Final II = 4, Depth = 11, loop &apos;LOOP2&apos;" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-61]" key="SCHED_PIPELINING_STATUS_41" tag="" content="Pipelining loop &apos;LOOP2&apos;." resolution=""/>
	<Message severity="WARNING" prefix="[HLS 200-881]" key="HLS 200-881" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="Unable to enforce a carried constraint (II = 1) between &apos;fadd&apos; operation (&apos;add1_5&apos;, forward_fcc/fwprop.cpp:40) and &apos;fadd&apos; operation (&apos;add1_5&apos;, forward_fcc/fwprop.cpp:40)." resolution="http://www.xilinx.com/cgi-bin/docs/rdoc?v=2020.2;t=hls+guidance;d=200-881.html"/>
	<Message severity="WARNING" prefix="[HLS 200-881]" key="HLS 200-881" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="Unable to enforce a carried constraint (II = 2) between &apos;fadd&apos; operation (&apos;add1_5&apos;, forward_fcc/fwprop.cpp:40) and &apos;fadd&apos; operation (&apos;add1_5&apos;, forward_fcc/fwprop.cpp:40)." resolution="http://www.xilinx.com/cgi-bin/docs/rdoc?v=2020.2;t=hls+guidance;d=200-881.html"/>
	<Message severity="WARNING" prefix="[HLS 200-881]" key="HLS 200-881" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="Unable to enforce a carried constraint (II = 3) between &apos;fadd&apos; operation (&apos;add1_5&apos;, forward_fcc/fwprop.cpp:40) and &apos;fadd&apos; operation (&apos;add1_5&apos;, forward_fcc/fwprop.cpp:40)." resolution="http://www.xilinx.com/cgi-bin/docs/rdoc?v=2020.2;t=hls+guidance;d=200-881.html"/>
	<Message severity="INFO" prefix="[HLS 200-1470]" key="HLS 200-1470" tag="SCHEDULE,VITIS_THROUGHPUT" content="Pipelining result : Target II = 1, Final II = 4, Depth = 11, loop &apos;LOOP2&apos;" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-61]" key="SCHED_PIPELINING_STATUS_41" tag="" content="Pipelining loop &apos;LOOP2&apos;." resolution=""/>
	<Message severity="WARNING" prefix="[HLS 200-881]" key="HLS 200-881" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="Unable to enforce a carried constraint (II = 1) between &apos;fadd&apos; operation (&apos;add1_6&apos;, forward_fcc/fwprop.cpp:40) and &apos;fadd&apos; operation (&apos;add1_6&apos;, forward_fcc/fwprop.cpp:40)." resolution="http://www.xilinx.com/cgi-bin/docs/rdoc?v=2020.2;t=hls+guidance;d=200-881.html"/>
	<Message severity="WARNING" prefix="[HLS 200-881]" key="HLS 200-881" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="Unable to enforce a carried constraint (II = 2) between &apos;fadd&apos; operation (&apos;add1_6&apos;, forward_fcc/fwprop.cpp:40) and &apos;fadd&apos; operation (&apos;add1_6&apos;, forward_fcc/fwprop.cpp:40)." resolution="http://www.xilinx.com/cgi-bin/docs/rdoc?v=2020.2;t=hls+guidance;d=200-881.html"/>
	<Message severity="WARNING" prefix="[HLS 200-881]" key="HLS 200-881" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="Unable to enforce a carried constraint (II = 3) between &apos;fadd&apos; operation (&apos;add1_6&apos;, forward_fcc/fwprop.cpp:40) and &apos;fadd&apos; operation (&apos;add1_6&apos;, forward_fcc/fwprop.cpp:40)." resolution="http://www.xilinx.com/cgi-bin/docs/rdoc?v=2020.2;t=hls+guidance;d=200-881.html"/>
	<Message severity="INFO" prefix="[HLS 200-1470]" key="HLS 200-1470" tag="SCHEDULE,VITIS_THROUGHPUT" content="Pipelining result : Target II = 1, Final II = 4, Depth = 11, loop &apos;LOOP2&apos;" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-61]" key="SCHED_PIPELINING_STATUS_41" tag="" content="Pipelining loop &apos;LOOP2&apos;." resolution=""/>
	<Message severity="WARNING" prefix="[HLS 200-881]" key="HLS 200-881" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="Unable to enforce a carried constraint (II = 1) between &apos;fadd&apos; operation (&apos;add1_7&apos;, forward_fcc/fwprop.cpp:40) and &apos;fadd&apos; operation (&apos;add1_7&apos;, forward_fcc/fwprop.cpp:40)." resolution="http://www.xilinx.com/cgi-bin/docs/rdoc?v=2020.2;t=hls+guidance;d=200-881.html"/>
	<Message severity="WARNING" prefix="[HLS 200-881]" key="HLS 200-881" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="Unable to enforce a carried constraint (II = 2) between &apos;fadd&apos; operation (&apos;add1_7&apos;, forward_fcc/fwprop.cpp:40) and &apos;fadd&apos; operation (&apos;add1_7&apos;, forward_fcc/fwprop.cpp:40)." resolution="http://www.xilinx.com/cgi-bin/docs/rdoc?v=2020.2;t=hls+guidance;d=200-881.html"/>
	<Message severity="WARNING" prefix="[HLS 200-881]" key="HLS 200-881" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="Unable to enforce a carried constraint (II = 3) between &apos;fadd&apos; operation (&apos;add1_7&apos;, forward_fcc/fwprop.cpp:40) and &apos;fadd&apos; operation (&apos;add1_7&apos;, forward_fcc/fwprop.cpp:40)." resolution="http://www.xilinx.com/cgi-bin/docs/rdoc?v=2020.2;t=hls+guidance;d=200-881.html"/>
	<Message severity="INFO" prefix="[HLS 200-1470]" key="HLS 200-1470" tag="SCHEDULE,VITIS_THROUGHPUT" content="Pipelining result : Target II = 1, Final II = 4, Depth = 11, loop &apos;LOOP2&apos;" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-61]" key="SCHED_PIPELINING_STATUS_41" tag="" content="Pipelining loop &apos;LOOP2&apos;." resolution=""/>
	<Message severity="WARNING" prefix="[HLS 200-881]" key="HLS 200-881" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="Unable to enforce a carried constraint (II = 1) between &apos;fadd&apos; operation (&apos;add1_8&apos;, forward_fcc/fwprop.cpp:40) and &apos;fadd&apos; operation (&apos;add1_8&apos;, forward_fcc/fwprop.cpp:40)." resolution="http://www.xilinx.com/cgi-bin/docs/rdoc?v=2020.2;t=hls+guidance;d=200-881.html"/>
	<Message severity="WARNING" prefix="[HLS 200-881]" key="HLS 200-881" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="Unable to enforce a carried constraint (II = 2) between &apos;fadd&apos; operation (&apos;add1_8&apos;, forward_fcc/fwprop.cpp:40) and &apos;fadd&apos; operation (&apos;add1_8&apos;, forward_fcc/fwprop.cpp:40)." resolution="http://www.xilinx.com/cgi-bin/docs/rdoc?v=2020.2;t=hls+guidance;d=200-881.html"/>
	<Message severity="WARNING" prefix="[HLS 200-881]" key="HLS 200-881" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="Unable to enforce a carried constraint (II = 3) between &apos;fadd&apos; operation (&apos;add1_8&apos;, forward_fcc/fwprop.cpp:40) and &apos;fadd&apos; operation (&apos;add1_8&apos;, forward_fcc/fwprop.cpp:40)." resolution="http://www.xilinx.com/cgi-bin/docs/rdoc?v=2020.2;t=hls+guidance;d=200-881.html"/>
	<Message severity="INFO" prefix="[HLS 200-1470]" key="HLS 200-1470" tag="SCHEDULE,VITIS_THROUGHPUT" content="Pipelining result : Target II = 1, Final II = 4, Depth = 11, loop &apos;LOOP2&apos;" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-61]" key="SCHED_PIPELINING_STATUS_41" tag="" content="Pipelining loop &apos;LOOP2&apos;." resolution=""/>
	<Message severity="WARNING" prefix="[HLS 200-881]" key="HLS 200-881" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="Unable to enforce a carried constraint (II = 1) between &apos;fadd&apos; operation (&apos;add1_9&apos;, forward_fcc/fwprop.cpp:40) and &apos;fadd&apos; operation (&apos;add1_9&apos;, forward_fcc/fwprop.cpp:40)." resolution="http://www.xilinx.com/cgi-bin/docs/rdoc?v=2020.2;t=hls+guidance;d=200-881.html"/>
	<Message severity="WARNING" prefix="[HLS 200-881]" key="HLS 200-881" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="Unable to enforce a carried constraint (II = 2) between &apos;fadd&apos; operation (&apos;add1_9&apos;, forward_fcc/fwprop.cpp:40) and &apos;fadd&apos; operation (&apos;add1_9&apos;, forward_fcc/fwprop.cpp:40)." resolution="http://www.xilinx.com/cgi-bin/docs/rdoc?v=2020.2;t=hls+guidance;d=200-881.html"/>
	<Message severity="WARNING" prefix="[HLS 200-881]" key="HLS 200-881" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="Unable to enforce a carried constraint (II = 3) between &apos;fadd&apos; operation (&apos;add1_9&apos;, forward_fcc/fwprop.cpp:40) and &apos;fadd&apos; operation (&apos;add1_9&apos;, forward_fcc/fwprop.cpp:40)." resolution="http://www.xilinx.com/cgi-bin/docs/rdoc?v=2020.2;t=hls+guidance;d=200-881.html"/>
	<Message severity="INFO" prefix="[HLS 200-1470]" key="HLS 200-1470" tag="SCHEDULE,VITIS_THROUGHPUT" content="Pipelining result : Target II = 1, Final II = 4, Depth = 11, loop &apos;LOOP2&apos;" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-61]" key="SCHED_PIPELINING_STATUS_41" tag="" content="Pipelining loop &apos;VITIS_LOOP_43_1&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1470]" key="HLS 200-1470" tag="SCHEDULE,VITIS_THROUGHPUT" content="Pipelining result : Target II = 1, Final II = 1, Depth = 8, loop &apos;VITIS_LOOP_43_1&apos;" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-61]" key="SCHED_PIPELINING_STATUS_41" tag="" content="Pipelining loop &apos;Loop 6&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1470]" key="HLS 200-1470" tag="SCHEDULE,VITIS_THROUGHPUT" content="Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop &apos;Loop 6&apos;" resolution=""/>
	<Message severity="WARNING" prefix="[HLS 200-871]" key="HLS 200-871" tag="SCHEDULE,VITIS_KERNEL" content="Estimated clock period (14.512ns) exceeds the target (target clock period: 10ns, clock uncertainty: 2.7ns, effective delay budget: 7.3ns)." resolution="http://www.xilinx.com/cgi-bin/docs/rdoc?v=2020.2;t=hls+guidance;d=200-871.html"/>
	<Message severity="WARNING" prefix="[HLS 200-1016]" key="HLS 200-1016" tag="SCHEDULE,VITIS_KERNEL" content="The critical path in module &apos;forward_fcc&apos; consists of the following:	&apos;fadd&apos; operation (&apos;add1&apos;, forward_fcc/fwprop.cpp:40) [161]  (7.26 ns)
	&apos;phi&apos; operation (&apos;add1714_0&apos;, forward_fcc/fwprop.cpp:40) with incoming values : (&apos;add1&apos;, forward_fcc/fwprop.cpp:40) [143]  (0 ns)
	&apos;fadd&apos; operation (&apos;add1&apos;, forward_fcc/fwprop.cpp:40) [161]  (7.26 ns)" resolution="http://www.xilinx.com/cgi-bin/docs/rdoc?v=2020.2;t=hls+guidance;d=200-1016.html"/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_596" tag="" content="Finished scheduling." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Scheduling: CPU user time: 0.61 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.64 seconds; current allocated memory: 178.201 MB." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_926" tag="" content="Starting micro-architecture generation ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_698" tag="" content="Performing variable lifetime analysis." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_697" tag="" content="Exploring resource sharing." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_693" tag="" content="Binding ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_925" tag="" content="Finished micro-architecture generation." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Binding: CPU user time: 0.7 seconds. CPU system time: 0 seconds. Elapsed time: 0.7 seconds; current allocated memory: 180.464 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1483" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1484" tag="" content="-- Generating RTL for module &apos;forward_fcc&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1485" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_918" tag="" content="Design contains AXI ports. Reset is fixed to synchronous and active low." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;forward_fcc/gmem&apos; to &apos;m_axi&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;forward_fcc/x&apos; to &apos;s_axilite &amp; ap_none&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;forward_fcc/w&apos; to &apos;s_axilite &amp; ap_none&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;forward_fcc/y&apos; to &apos;s_axilite &amp; ap_none&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;forward_fcc/b&apos; to &apos;s_axilite &amp; ap_none&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;forward_fcc/xdimension&apos; to &apos;s_axilite &amp; ap_none&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;forward_fcc/ydimension&apos; to &apos;s_axilite &amp; ap_none&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on function &apos;forward_fcc&apos; to &apos;s_axilite &amp; ap_ctrl_hs&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_851" tag="" content="Bundling port &apos;x&apos;, &apos;w&apos;, &apos;y&apos;, &apos;b&apos;, &apos;xdimension&apos;, &apos;ydimension&apos; to AXI-Lite port CTRL." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;fadd_32ns_32ns_32_5_full_dsp_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;fmul_32ns_32ns_32_4_max_dsp_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;mul_32s_32s_32_2_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;mul_7s_7s_7_1_1&apos;: 10 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_856" tag="" content="Finished creating RTL model for &apos;forward_fcc&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Creating RTL model: CPU user time: 0.5 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.51 seconds; current allocated memory: 185.181 MB." resolution=""/>
	<Message severity="INFO" prefix="[RTMG 210-282]" key="RTMG_282_1796" tag="" content="Generating pipelined core: &apos;forward_fcc_mul_32s_32s_32_2_1_Multiplier_0&apos;" resolution=""/>
	<Message severity="INFO" prefix="[RTMG 210-282]" key="RTMG_282_1796" tag="" content="Generating pipelined core: &apos;forward_fcc_mul_7s_7s_7_1_1_Multiplier_1&apos;" resolution=""/>
	<Message severity="INFO" prefix="[RTMG 210-278]" key="RTMG_278_1790" tag="" content="Implementing memory &apos;forward_fcc_x_t_ram (RAM)&apos; using auto RAMs." resolution=""/>
	<Message severity="INFO" prefix="[RTMG 210-278]" key="RTMG_278_1790" tag="" content="Implementing memory &apos;forward_fcc_y_t_ram (RAM)&apos; using auto RAMs." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Generating all RTL models: CPU user time: 2.26 seconds. CPU system time: 0.04 seconds. Elapsed time: 2.3 seconds; current allocated memory: 201.710 MB." resolution=""/>
	<Message severity="INFO" prefix="[VHDL 208-304]" key="VHDL_304_1066" tag="" content="Generating VHDL RTL for forward_fcc." resolution=""/>
	<Message severity="INFO" prefix="[VLOG 209-307]" key="VLOG_307_1067" tag="" content="Generating Verilog RTL for forward_fcc." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-790]" key="HLS 200-790" tag="LOOP,VITIS_KERNEL" content="**** Loop Constraint Status: All loop constraints were NOT satisfied." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-789]" key="HLS 200-789" tag="THROUGHPUT,VITIS_KERNEL" content="**** Estimated Fmax: 68.91 MHz" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Command csynth_design CPU user time: 8.63 seconds. CPU system time: 0.61 seconds. Elapsed time: 8.61 seconds; current allocated memory: 202.257 MB." resolution=""/>
</Messages>
