
---------- Begin Simulation Statistics ----------
final_tick                               487804300500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 100831                       # Simulator instruction rate (inst/s)
host_mem_usage                                 739332                       # Number of bytes of host memory used
host_op_rate                                   101166                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  6083.42                       # Real time elapsed on the host
host_tick_rate                               80185829                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   613398619                       # Number of instructions simulated
sim_ops                                     615437377                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.487804                       # Number of seconds simulated
sim_ticks                                487804300500                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            85.965083                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits               76016341                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups            88426997                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect          6417052                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted        119483671                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits          11641795                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups       11746135                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses          104340                       # Number of indirect misses.
system.cpu0.branchPred.lookups              154940937                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted      1052192                       # Number of mispredicted indirect branches.
system.cpu0.commit.amos                        509398                       # Number of atomic instructions committed
system.cpu0.commit.branchMispredicts          4549393                       # The number of times a branch was mispredicted
system.cpu0.commit.branches                 138963836                       # Number of branches committed
system.cpu0.commit.bw_lim_events             17196655                       # number cycles where commit BW limit reached
system.cpu0.commit.commitNonSpecStalls        1532351                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.commitSquashedInsts       53096250                       # The number of squashed insts skipped by commit
system.cpu0.commit.committedInsts           561789271                       # Number of instructions committed
system.cpu0.commit.committedOps             562299934                       # Number of ops (including micro ops) committed
system.cpu0.commit.committed_per_cycle::samples    881944559                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.637568                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     1.430599                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0    617121570     69.97%     69.97% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1    158399804     17.96%     87.93% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2     34419453      3.90%     91.84% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3     34948922      3.96%     95.80% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4     12223419      1.39%     97.18% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5      4333045      0.49%     97.68% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6      1029520      0.12%     97.79% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7      2272171      0.26%     98.05% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8     17196655      1.95%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total    881944559                       # Number of insts commited each cycle
system.cpu0.commit.fp_insts                        50                       # Number of committed floating point instructions.
system.cpu0.commit.function_calls            11671930                       # Number of function calls committed.
system.cpu0.commit.int_insts                543440497                       # Number of committed integer instructions.
system.cpu0.commit.loads                    174758549                       # Number of loads committed
system.cpu0.commit.membars                    1019944                       # Number of memory barriers committed
system.cpu0.commit.op_class_0::No_OpClass      1019950      0.18%      0.18% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu       311039930     55.32%     55.50% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult        4137156      0.74%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv         1017773      0.18%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd             0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp             4      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt            12      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult            0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv             2      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc            4      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdDiv              0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAdd            0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAlu            0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceCmp            0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAes              0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAesMix            0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash            0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash2            0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash            0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash2            0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma2            0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma3            0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdPredAlu            0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead      175267939     31.17%     87.58% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite      69817136     12.42%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead            8      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite           20      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total        562299934                       # Class of committed instruction
system.cpu0.commit.refs                     245085103                       # Number of memory references committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.committedInsts                  561789271                       # Number of Instructions Simulated
system.cpu0.committedOps                    562299934                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              1.712710                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        1.712710                       # CPI: Total CPI of All Threads
system.cpu0.decode.BlockedCycles            108310177                       # Number of cycles decode is blocked
system.cpu0.decode.BranchMispred              1872227                       # Number of times decode detected a branch misprediction
system.cpu0.decode.BranchResolved            74461242                       # Number of times decode resolved a branch
system.cpu0.decode.DecodedInsts             626317947                       # Number of instructions handled by decode
system.cpu0.decode.IdleCycles               343096610                       # Number of cycles decode is idle
system.cpu0.decode.RunCycles                433032172                       # Number of cycles decode is running
system.cpu0.decode.SquashCycles               4554364                       # Number of cycles decode is squashing
system.cpu0.decode.SquashedInsts              8465251                       # Number of squashed instructions handled by decode
system.cpu0.decode.UnblockCycles              2396053                       # Number of cycles decode is unblocking
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.fetch.Branches                  154940937                       # Number of branches that fetch encountered
system.cpu0.fetch.CacheLines                 99978485                       # Number of cache lines fetched
system.cpu0.fetch.Cycles                    549373009                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.IcacheSquashes              2338049                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.IcacheWaitRetryStallCycles          144                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.Insts                     643597329                       # Number of instructions fetch has processed
system.cpu0.fetch.MiscStallCycles                  33                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.PendingTrapStallCycles          128                       # Number of stall cycles due to pending traps
system.cpu0.fetch.SquashCycles               12844086                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.branchRate                 0.161031                       # Number of branch fetches per cycle
system.cpu0.fetch.icacheStallCycles         335594019                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.predictedBranches          87658136                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.rate                       0.668893                       # Number of inst fetches per cycle
system.cpu0.fetch.rateDist::samples         891389376                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             0.722589                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            0.937248                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0               441451988     49.52%     49.52% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1               332092098     37.26%     86.78% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2                60951019      6.84%     93.62% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3                43480976      4.88%     98.50% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                10557304      1.18%     99.68% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                 1735844      0.19%     99.87% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                   98866      0.01%     99.89% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                     465      0.00%     99.89% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                 1020816      0.11%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total           891389376                       # Number of instructions fetched each cycle (Total)
system.cpu0.fp_regfile_reads                       44                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                      25                       # number of floating regfile writes
system.cpu0.idleCycles                       70792861                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.iew.branchMispredicts             4655538                       # Number of branch mispredicts detected at execute
system.cpu0.iew.exec_branches               146231272                       # Number of branches executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_rate                    0.634350                       # Inst execution rate
system.cpu0.iew.exec_refs                   274643559                       # number of memory reference insts executed
system.cpu0.iew.exec_stores                  77207043                       # Number of stores executed
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.iewBlockCycles               89139244                       # Number of cycles IEW is blocking
system.cpu0.iew.iewDispLoadInsts            197113122                       # Number of dispatched load instructions
system.cpu0.iew.iewDispNonSpecInsts            512667                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewDispSquashedInsts          2267480                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispStoreInsts            78181917                       # Number of dispatched store instructions
system.cpu0.iew.iewDispatchedInsts          615383766                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewExecLoadInsts            197436516                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts          3872633                       # Number of squashed instructions skipped in execute
system.cpu0.iew.iewExecutedInsts            610360560                       # Number of executed instructions
system.cpu0.iew.iewIQFullEvents                465016                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewLSQFullEvents              1715871                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.iewSquashCycles               4554364                       # Number of cycles IEW is squashing
system.cpu0.iew.iewUnblockCycles              2729375                       # Number of cycles IEW is unblocking
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.cacheBlocked        70476                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.lsq.thread0.forwLoads         9187771                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.ignoredResponses        29075                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.memOrderViolation         5069                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.rescheduledLoads      3525273                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.squashedLoads     22354573                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.squashedStores      7855363                       # Number of stores squashed
system.cpu0.iew.memOrderViolationEvents          5069                       # Number of memory order violations
system.cpu0.iew.predictedNotTakenIncorrect       819774                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.predictedTakenIncorrect       3835764                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.wb_consumers                270848301                       # num instructions consuming a value
system.cpu0.iew.wb_count                    603917390                       # cumulative count of insts written-back
system.cpu0.iew.wb_fanout                    0.838310                       # average fanout of values written-back
system.cpu0.iew.wb_producers                227054971                       # num instructions producing a value
system.cpu0.iew.wb_rate                      0.627654                       # insts written-back per cycle
system.cpu0.iew.wb_sent                     604040472                       # cumulative count of insts sent to commit
system.cpu0.int_regfile_reads               742839745                       # number of integer regfile reads
system.cpu0.int_regfile_writes              386177983                       # number of integer regfile writes
system.cpu0.ipc                              0.583870                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.583870                       # IPC: Total IPC of All Threads
system.cpu0.iq.FU_type_0::No_OpClass          1020973      0.17%      0.17% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu            331679305     54.00%     54.17% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult             4213213      0.69%     54.85% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv              1018062      0.17%     55.02% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd                  0      0.00%     55.02% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                  4      0.00%     55.02% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt                 12      0.00%     55.02% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                 0      0.00%     55.02% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc              0      0.00%     55.02% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv                  2      0.00%     55.02% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc                 4      0.00%     55.02% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     55.02% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     55.02% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     55.02% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     55.02% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     55.02% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     55.02% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     55.02% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     55.02% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     55.02% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     55.02% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     55.02% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdDiv                   0      0.00%     55.02% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     55.02% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     55.02% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     55.02% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     55.02% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     55.02% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     55.02% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     55.02% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     55.02% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     55.02% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     55.02% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAdd             0      0.00%     55.02% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAlu             0      0.00%     55.02% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceCmp             0      0.00%     55.02% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     55.02% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     55.02% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAes                   0      0.00%     55.02% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAesMix                0      0.00%     55.02% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash              0      0.00%     55.02% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash2             0      0.00%     55.02% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash            0      0.00%     55.02% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     55.02% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma2             0      0.00%     55.02% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma3             0      0.00%     55.02% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdPredAlu               0      0.00%     55.02% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead           199234304     32.44%     87.45% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite           77067278     12.55%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead             16      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite            20      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total             614233193                       # Type of FU issued
system.cpu0.iq.fp_alu_accesses                     62                       # Number of floating point alu accesses
system.cpu0.iq.fp_inst_queue_reads                120                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_wakeup_accesses           53                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_writes                74                       # Number of floating instruction queue writes
system.cpu0.iq.fu_busy_cnt                     701632                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.001142                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                 122799     17.50%     17.50% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                     8      0.00%     17.50% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                      0      0.00%     17.50% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    0      0.00%     17.50% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%     17.50% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0      0.00%     17.50% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%     17.50% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%     17.50% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0      0.00%     17.50% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc                   0      0.00%     17.50% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     17.50% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     17.50% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     17.50% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     17.50% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     17.50% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     17.50% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     17.50% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     17.50% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     17.50% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     17.50% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     17.50% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdDiv                     0      0.00%     17.50% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     17.50% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     17.50% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     17.50% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     17.50% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     17.50% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     17.50% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     17.50% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     17.50% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     17.50% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     17.50% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAdd               0      0.00%     17.50% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAlu               0      0.00%     17.50% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceCmp               0      0.00%     17.50% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     17.50% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     17.50% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAes                     0      0.00%     17.50% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAesMix                  0      0.00%     17.50% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash                0      0.00%     17.50% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash2               0      0.00%     17.50% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash              0      0.00%     17.50% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash2             0      0.00%     17.50% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma2               0      0.00%     17.50% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma3               0      0.00%     17.50% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdPredAlu                 0      0.00%     17.50% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead                492935     70.26%     87.76% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite                85886     12.24%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite               4      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.int_alu_accesses             613913790                       # Number of integer alu accesses
system.cpu0.iq.int_inst_queue_reads        2120613108                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_wakeup_accesses    603917337                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.int_inst_queue_writes        668471955                       # Number of integer instruction queue writes
system.cpu0.iq.iqInstsAdded                 613850921                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqInstsIssued                614233193                       # Number of instructions issued
system.cpu0.iq.iqNonSpecInstsAdded            1532845                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqSquashedInstsExamined       53083829                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedInstsIssued            55834                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedNonSpecRemoved           494                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.iqSquashedOperandsExamined     11577062                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.issued_per_cycle::samples    891389376                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.689074                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       0.869299                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0          463973840     52.05%     52.05% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1          285530288     32.03%     84.08% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2          104488359     11.72%     95.80% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3           31111531      3.49%     99.29% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4            5592602      0.63%     99.92% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5             302858      0.03%     99.96% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6             273724      0.03%     99.99% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7              64840      0.01%     99.99% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8              51334      0.01%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total      891389376                       # Number of insts issued each cycle
system.cpu0.iq.rate                          0.638375                       # Inst issue rate
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.memDep0.conflictingLoads          7375547                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores         1352378                       # Number of conflicting stores.
system.cpu0.memDep0.insertedLoads           197113122                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores           78181917                       # Number of stores inserted to the mem dependence unit.
system.cpu0.misc_regfile_reads                   1033                       # number of misc regfile reads
system.cpu0.misc_regfile_writes                    22                       # number of misc regfile writes
system.cpu0.numCycles                       962182237                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.quiesceCycles                    13426384                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.rename.BlockCycles               96163136                       # Number of cycles rename is blocking
system.cpu0.rename.CommittedMaps            357818069                       # Number of HB maps that are committed
system.cpu0.rename.IQFullEvents               3640543                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.IdleCycles               347506552                       # Number of cycles rename is idle
system.cpu0.rename.LQFullEvents               3109765                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.ROBFullEvents                 6075                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.RenameLookups            759792418                       # Number of register rename lookups that rename has made
system.cpu0.rename.RenamedInsts             623135674                       # Number of instructions processed by rename
system.cpu0.rename.RenamedOperands          399627394                       # Number of destination operands rename has renamed
system.cpu0.rename.RunCycles                430709159                       # Number of cycles rename is running
system.cpu0.rename.SQFullEvents               5538130                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.SquashCycles               4554364                       # Number of cycles rename is squashing
system.cpu0.rename.UnblockCycles             12348328                       # Number of cycles rename is unblocking
system.cpu0.rename.UndoneMaps                41809321                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.fp_rename_lookups               44                       # Number of floating rename lookups
system.cpu0.rename.int_rename_lookups       759792374                       # Number of integer rename lookups
system.cpu0.rename.serializeStallCycles        107837                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.serializingInsts              3152                       # count of serializing insts renamed
system.cpu0.rename.skidInsts                  7403312                       # count of insts added to the skid buffer
system.cpu0.rename.tempSerializingInsts          3141                       # count of temporary serializing insts renamed
system.cpu0.rob.rob_reads                  1480131192                       # The number of ROB reads
system.cpu0.rob.rob_writes                 1240244036                       # The number of ROB writes
system.cpu0.timesIdled                       11601247                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.workload.numSyscalls                 1000                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            79.931134                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits                2899374                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups             3627340                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect           388150                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted          4809194                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits            136357                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups         139605                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses            3248                       # Number of indirect misses.
system.cpu1.branchPred.lookups                5427098                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted         8789                       # Number of mispredicted indirect branches.
system.cpu1.commit.amos                        509186                       # Number of atomic instructions committed
system.cpu1.commit.branchMispredicts           288497                       # The number of times a branch was mispredicted
system.cpu1.commit.branches                   4419498                       # Number of branches committed
system.cpu1.commit.bw_lim_events               459599                       # number cycles where commit BW limit reached
system.cpu1.commit.commitNonSpecStalls        1528238                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.commitSquashedInsts        2266834                       # The number of squashed insts skipped by commit
system.cpu1.commit.committedInsts            19243900                       # Number of instructions committed
system.cpu1.commit.committedOps              19753295                       # Number of ops (including micro ops) committed
system.cpu1.commit.committed_per_cycle::samples    114439554                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.172609                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     0.815514                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0    106143825     92.75%     92.75% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1      4139959      3.62%     96.37% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2      1420178      1.24%     97.61% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3      1286585      1.12%     98.73% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4       323821      0.28%     99.02% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5       121696      0.11%     99.12% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6       474568      0.41%     99.54% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7        69323      0.06%     99.60% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8       459599      0.40%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total    114439554                       # Number of insts commited each cycle
system.cpu1.commit.fp_insts                        12                       # Number of committed floating point instructions.
system.cpu1.commit.function_calls              227428                       # Number of function calls committed.
system.cpu1.commit.int_insts                 18552740                       # Number of committed integer instructions.
system.cpu1.commit.loads                      5320242                       # Number of loads committed
system.cpu1.commit.membars                    1018446                       # Number of memory barriers committed
system.cpu1.commit.op_class_0::No_OpClass      1018446      5.16%      5.16% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu        11645723     58.96%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult             42      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv              84      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd             0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt             0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv             0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdDiv              0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAdd            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAlu            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceCmp            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAes              0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAesMix            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash2            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash2            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma2            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma3            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdPredAlu            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead        5829428     29.51%     93.62% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite       1259560      6.38%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite           12      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total         19753295                       # Class of committed instruction
system.cpu1.commit.refs                       7089000                       # Number of memory references committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.committedInsts                   19243900                       # Number of Instructions Simulated
system.cpu1.committedOps                     19753295                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              5.993688                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        5.993688                       # CPI: Total CPI of All Threads
system.cpu1.decode.BlockedCycles            100830105                       # Number of cycles decode is blocked
system.cpu1.decode.BranchMispred               105004                       # Number of times decode detected a branch misprediction
system.cpu1.decode.BranchResolved             2759334                       # Number of times decode resolved a branch
system.cpu1.decode.DecodedInsts              23050739                       # Number of instructions handled by decode
system.cpu1.decode.IdleCycles                 3877937                       # Number of cycles decode is idle
system.cpu1.decode.RunCycles                  8750770                       # Number of cycles decode is running
system.cpu1.decode.SquashCycles                288946                       # Number of cycles decode is squashing
system.cpu1.decode.SquashedInsts               261016                       # Number of squashed instructions handled by decode
system.cpu1.decode.UnblockCycles              1170793                       # Number of cycles decode is unblocking
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.fetch.Branches                    5427098                       # Number of branches that fetch encountered
system.cpu1.fetch.CacheLines                  3603959                       # Number of cache lines fetched
system.cpu1.fetch.Cycles                    110493312                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.IcacheSquashes                71475                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.IcacheWaitRetryStallCycles            2                       # Number of stall cycles due to full MSHR
system.cpu1.fetch.Insts                      23596568                       # Number of instructions fetch has processed
system.cpu1.fetch.MiscStallCycles                   3                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu1.fetch.PendingTrapStallCycles            8                       # Number of stall cycles due to pending traps
system.cpu1.fetch.SquashCycles                 777198                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.branchRate                 0.047052                       # Number of branch fetches per cycle
system.cpu1.fetch.icacheStallCycles           4036627                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.predictedBranches           3035731                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.rate                       0.204579                       # Number of inst fetches per cycle
system.cpu1.fetch.rateDist::samples         114918551                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             0.209775                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            0.640118                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0                99984891     87.01%     87.01% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1                 9115286      7.93%     94.94% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                 3493896      3.04%     97.98% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                 1635489      1.42%     99.40% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                  465658      0.41%     99.81% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                  105526      0.09%     99.90% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                  117620      0.10%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                       9      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                     176      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total           114918551                       # Number of instructions fetched each cycle (Total)
system.cpu1.fp_regfile_reads                       12                       # number of floating regfile reads
system.cpu1.idleCycles                         423380                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.iew.branchMispredicts              306108                       # Number of branch mispredicts detected at execute
system.cpu1.iew.exec_branches                 4752562                       # Number of branches executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_rate                    0.185151                       # Inst execution rate
system.cpu1.iew.exec_refs                     7697588                       # number of memory reference insts executed
system.cpu1.iew.exec_stores                   1849497                       # Number of stores executed
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.iewBlockCycles               88248129                       # Number of cycles IEW is blocking
system.cpu1.iew.iewDispLoadInsts              5925125                       # Number of dispatched load instructions
system.cpu1.iew.iewDispNonSpecInsts            509998                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewDispSquashedInsts           309058                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispStoreInsts             1921621                       # Number of dispatched store instructions
system.cpu1.iew.iewDispatchedInsts           22015000                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewExecLoadInsts              5848091                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts           270122                       # Number of squashed instructions skipped in execute
system.cpu1.iew.iewExecutedInsts             21355622                       # Number of executed instructions
system.cpu1.iew.iewIQFullEvents                530022                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewLSQFullEvents               997899                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.iewSquashCycles                288946                       # Number of cycles IEW is squashing
system.cpu1.iew.iewUnblockCycles              2093048                       # Number of cycles IEW is unblocking
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.cacheBlocked        15662                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.lsq.thread0.forwLoads          144250                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.ignoredResponses         6760                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.memOrderViolation          459                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.rescheduledLoads         1153                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.squashedLoads       604883                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.squashedStores       152863                       # Number of stores squashed
system.cpu1.iew.memOrderViolationEvents           459                       # Number of memory order violations
system.cpu1.iew.predictedNotTakenIncorrect        92051                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.predictedTakenIncorrect        214057                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.wb_consumers                 11995727                       # num instructions consuming a value
system.cpu1.iew.wb_count                     21115059                       # cumulative count of insts written-back
system.cpu1.iew.wb_fanout                    0.850337                       # average fanout of values written-back
system.cpu1.iew.wb_producers                 10200409                       # num instructions producing a value
system.cpu1.iew.wb_rate                      0.183065                       # insts written-back per cycle
system.cpu1.iew.wb_sent                      21123629                       # cumulative count of insts sent to commit
system.cpu1.int_regfile_reads                26624567                       # number of integer regfile reads
system.cpu1.int_regfile_writes               14139246                       # number of integer regfile writes
system.cpu1.ipc                              0.166842                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.166842                       # IPC: Total IPC of All Threads
system.cpu1.iq.FU_type_0::No_OpClass          1018652      4.71%      4.71% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu             12825011     59.30%     64.01% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult                  48      0.00%     64.01% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                   86      0.00%     64.02% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd                  0      0.00%     64.02% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     64.02% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt                  0      0.00%     64.02% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     64.02% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc              0      0.00%     64.02% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv                  0      0.00%     64.02% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc                 0      0.00%     64.02% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     64.02% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     64.02% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     64.02% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     64.02% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     64.02% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     64.02% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     64.02% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     64.02% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     64.02% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     64.02% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     64.02% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdDiv                   0      0.00%     64.02% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     64.02% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     64.02% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     64.02% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     64.02% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     64.02% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     64.02% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     64.02% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     64.02% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     64.02% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     64.02% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAdd             0      0.00%     64.02% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAlu             0      0.00%     64.02% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceCmp             0      0.00%     64.02% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     64.02% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     64.02% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAes                   0      0.00%     64.02% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAesMix                0      0.00%     64.02% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash              0      0.00%     64.02% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash2             0      0.00%     64.02% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash            0      0.00%     64.02% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     64.02% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma2             0      0.00%     64.02% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma3             0      0.00%     64.02% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdPredAlu               0      0.00%     64.02% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead             6425802     29.71%     93.73% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite            1356133      6.27%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite            12      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total              21625744                       # Type of FU issued
system.cpu1.iq.fp_alu_accesses                     16                       # Number of floating point alu accesses
system.cpu1.iq.fp_inst_queue_reads                 28                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_wakeup_accesses           12                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_writes                12                       # Number of floating instruction queue writes
system.cpu1.iq.fu_busy_cnt                     559703                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.025881                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                  92560     16.54%     16.54% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0      0.00%     16.54% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%     16.54% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0      0.00%     16.54% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%     16.54% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0      0.00%     16.54% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%     16.54% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%     16.54% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0      0.00%     16.54% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc                   0      0.00%     16.54% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     16.54% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     16.54% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     16.54% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     16.54% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     16.54% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     16.54% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     16.54% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     16.54% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     16.54% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     16.54% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     16.54% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdDiv                     0      0.00%     16.54% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     16.54% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     16.54% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     16.54% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     16.54% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     16.54% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     16.54% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     16.54% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     16.54% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     16.54% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     16.54% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAdd               0      0.00%     16.54% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAlu               0      0.00%     16.54% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceCmp               0      0.00%     16.54% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     16.54% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     16.54% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAes                     0      0.00%     16.54% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAesMix                  0      0.00%     16.54% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash                0      0.00%     16.54% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash2               0      0.00%     16.54% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash              0      0.00%     16.54% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash2             0      0.00%     16.54% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma2               0      0.00%     16.54% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma3               0      0.00%     16.54% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdPredAlu                 0      0.00%     16.54% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead                417255     74.55%     91.09% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite                49884      8.91%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite               4      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.int_alu_accesses              21166779                       # Number of integer alu accesses
system.cpu1.iq.int_inst_queue_reads         158757575                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_wakeup_accesses     21115047                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.int_inst_queue_writes         24276976                       # Number of integer instruction queue writes
system.cpu1.iq.iqInstsAdded                  20486425                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqInstsIssued                 21625744                       # Number of instructions issued
system.cpu1.iq.iqNonSpecInstsAdded            1528575                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqSquashedInstsExamined        2261704                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedInstsIssued            27861                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedNonSpecRemoved           337                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.iqSquashedOperandsExamined       974835                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.issued_per_cycle::samples    114918551                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.188183                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       0.630374                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0          101430340     88.26%     88.26% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1            8807299      7.66%     95.93% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2            2757271      2.40%     98.33% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3             943468      0.82%     99.15% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4             697937      0.61%     99.75% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5              92372      0.08%     99.83% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6             132566      0.12%     99.95% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7              33889      0.03%     99.98% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8              23409      0.02%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total      114918551                       # Number of insts issued each cycle
system.cpu1.iq.rate                          0.187492                       # Inst issue rate
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.memDep0.conflictingLoads          3266923                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores          353640                       # Number of conflicting stores.
system.cpu1.memDep0.insertedLoads             5925125                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores            1921621                       # Number of stores inserted to the mem dependence unit.
system.cpu1.misc_regfile_reads                    205                       # number of misc regfile reads
system.cpu1.numCycles                       115341931                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.quiesceCycles                   860248345                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.rename.BlockCycles               94018476                       # Number of cycles rename is blocking
system.cpu1.rename.CommittedMaps             13165417                       # Number of HB maps that are committed
system.cpu1.rename.IQFullEvents               3175534                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.IdleCycles                 4426486                       # Number of cycles rename is idle
system.cpu1.rename.LQFullEvents                780050                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.ROBFullEvents                 5198                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.RenameLookups             28424099                       # Number of register rename lookups that rename has made
system.cpu1.rename.RenamedInsts              22688914                       # Number of instructions processed by rename
system.cpu1.rename.RenamedOperands           15185944                       # Number of destination operands rename has renamed
system.cpu1.rename.RunCycles                  9107036                       # Number of cycles rename is running
system.cpu1.rename.SQFullEvents               2970584                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.SquashCycles                288946                       # Number of cycles rename is squashing
system.cpu1.rename.UnblockCycles              7054039                       # Number of cycles rename is unblocking
system.cpu1.rename.UndoneMaps                 2020527                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.fp_rename_lookups               12                       # Number of floating rename lookups
system.cpu1.rename.int_rename_lookups        28424087                       # Number of integer rename lookups
system.cpu1.rename.serializeStallCycles         23568                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.serializingInsts               775                       # count of serializing insts renamed
system.cpu1.rename.skidInsts                  6545555                       # count of insts added to the skid buffer
system.cpu1.rename.tempSerializingInsts           773                       # count of temporary serializing insts renamed
system.cpu1.rob.rob_reads                   135999122                       # The number of ROB reads
system.cpu1.rob.rob_writes                   44520233                       # The number of ROB writes
system.cpu1.timesIdled                          12657                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct            79.663999                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits                2231724                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups             2801421                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect           254961                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted          3947846                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits             98197                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups         100895                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses            2698                       # Number of indirect misses.
system.cpu2.branchPred.lookups                4348160                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted         2678                       # Number of mispredicted indirect branches.
system.cpu2.commit.amos                        509168                       # Number of atomic instructions committed
system.cpu2.commit.branchMispredicts           170834                       # The number of times a branch was mispredicted
system.cpu2.commit.branches                   3647156                       # Number of branches committed
system.cpu2.commit.bw_lim_events               397413                       # number cycles where commit BW limit reached
system.cpu2.commit.commitNonSpecStalls        1528177                       # The number of times commit has been forced to stall to communicate backwards
system.cpu2.commit.commitSquashedInsts        1582583                       # The number of squashed insts skipped by commit
system.cpu2.commit.committedInsts            16504988                       # Number of instructions committed
system.cpu2.commit.committedOps              17014344                       # Number of ops (including micro ops) committed
system.cpu2.commit.committed_per_cycle::samples    113157434                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean     0.150360                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev     0.769475                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0    106102483     93.77%     93.77% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1      3506927      3.10%     96.86% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2      1195449      1.06%     97.92% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3      1101181      0.97%     98.89% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4       227136      0.20%     99.09% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5        95367      0.08%     99.18% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6       472053      0.42%     99.60% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7        59425      0.05%     99.65% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8       397413      0.35%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total    113157434                       # Number of insts commited each cycle
system.cpu2.commit.fp_insts                        12                       # Number of committed floating point instructions.
system.cpu2.commit.function_calls              174067                       # Number of function calls committed.
system.cpu2.commit.int_insts                 15892780                       # Number of committed integer instructions.
system.cpu2.commit.loads                      4697162                       # Number of loads committed
system.cpu2.commit.membars                    1018405                       # Number of memory barriers committed
system.cpu2.commit.op_class_0::No_OpClass      1018405      5.99%      5.99% # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu         9796492     57.58%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult             42      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv              84      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdDiv              0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAdd            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAlu            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceCmp            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAes              0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAesMix            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash2            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash2            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma2            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma3            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdPredAlu            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead        5206330     30.60%     94.16% # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite        992979      5.84%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite           12      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::total         17014344                       # Class of committed instruction
system.cpu2.commit.refs                       6199321                       # Number of memory references committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.committedInsts                   16504988                       # Number of Instructions Simulated
system.cpu2.committedOps                     17014344                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                              6.887918                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                        6.887918                       # CPI: Total CPI of All Threads
system.cpu2.decode.BlockedCycles            102875869                       # Number of cycles decode is blocked
system.cpu2.decode.BranchMispred                86780                       # Number of times decode detected a branch misprediction
system.cpu2.decode.BranchResolved             2126289                       # Number of times decode resolved a branch
system.cpu2.decode.DecodedInsts              19208453                       # Number of instructions handled by decode
system.cpu2.decode.IdleCycles                 2905296                       # Number of cycles decode is idle
system.cpu2.decode.RunCycles                  6491603                       # Number of cycles decode is running
system.cpu2.decode.SquashCycles                171132                       # Number of cycles decode is squashing
system.cpu2.decode.SquashedInsts               223535                       # Number of squashed instructions handled by decode
system.cpu2.decode.UnblockCycles              1031709                       # Number of cycles decode is unblocking
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.fetch.Branches                    4348160                       # Number of branches that fetch encountered
system.cpu2.fetch.CacheLines                  3057351                       # Number of cache lines fetched
system.cpu2.fetch.Cycles                    109967912                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu2.fetch.IcacheSquashes                46690                       # Number of outstanding Icache misses that were squashed
system.cpu2.fetch.IcacheWaitRetryStallCycles           11                       # Number of stall cycles due to full MSHR
system.cpu2.fetch.Insts                      19532539                       # Number of instructions fetch has processed
system.cpu2.fetch.MiscStallCycles                   6                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu2.fetch.PendingTrapStallCycles           22                       # Number of stall cycles due to pending traps
system.cpu2.fetch.SquashCycles                 510524                       # Number of cycles fetch has spent squashing
system.cpu2.fetch.branchRate                 0.038247                       # Number of branch fetches per cycle
system.cpu2.fetch.icacheStallCycles           3252396                       # Number of cycles fetch is stalled on an Icache miss
system.cpu2.fetch.predictedBranches           2329921                       # Number of branches that fetch has predicted taken
system.cpu2.fetch.rate                       0.171813                       # Number of inst fetches per cycle
system.cpu2.fetch.rateDist::samples         113475609                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean             0.176633                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev            0.591019                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0               101156019     89.14%     89.14% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                 7368035      6.49%     95.64% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                 2966516      2.61%     98.25% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                 1414177      1.25%     99.50% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                  420606      0.37%     99.87% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                   84373      0.07%     99.94% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                   65690      0.06%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                       9      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                     184      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total           113475609                       # Number of instructions fetched each cycle (Total)
system.cpu2.fp_regfile_reads                       12                       # number of floating regfile reads
system.cpu2.idleCycles                         209402                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu2.iew.branchMispredicts              183734                       # Number of branch mispredicts detected at execute
system.cpu2.iew.exec_branches                 3906640                       # Number of branches executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_rate                    0.159694                       # Inst execution rate
system.cpu2.iew.exec_refs                     6593767                       # number of memory reference insts executed
system.cpu2.iew.exec_stores                   1525569                       # Number of stores executed
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.iewBlockCycles               90241757                       # Number of cycles IEW is blocking
system.cpu2.iew.iewDispLoadInsts              5087689                       # Number of dispatched load instructions
system.cpu2.iew.iewDispNonSpecInsts            510013                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewDispSquashedInsts           180945                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispStoreInsts             1553691                       # Number of dispatched store instructions
system.cpu2.iew.iewDispatchedInsts           18592895                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewExecLoadInsts              5068198                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts           153742                       # Number of squashed instructions skipped in execute
system.cpu2.iew.iewExecutedInsts             18154851                       # Number of executed instructions
system.cpu2.iew.iewIQFullEvents                508291                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewLSQFullEvents              1061740                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.iewSquashCycles                171132                       # Number of cycles IEW is squashing
system.cpu2.iew.iewUnblockCycles              2125188                       # Number of cycles IEW is unblocking
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.cacheBlocked        12873                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.lsq.thread0.forwLoads          102836                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.ignoredResponses         4078                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.memOrderViolation          154                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.rescheduledLoads          493                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.squashedLoads       390527                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.squashedStores        51532                       # Number of stores squashed
system.cpu2.iew.memOrderViolationEvents           154                       # Number of memory order violations
system.cpu2.iew.predictedNotTakenIncorrect        48287                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.predictedTakenIncorrect        135447                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.wb_consumers                 10480616                       # num instructions consuming a value
system.cpu2.iew.wb_count                     18017944                       # cumulative count of insts written-back
system.cpu2.iew.wb_fanout                    0.859670                       # average fanout of values written-back
system.cpu2.iew.wb_producers                  9009874                       # num instructions producing a value
system.cpu2.iew.wb_rate                      0.158490                       # insts written-back per cycle
system.cpu2.iew.wb_sent                      18022768                       # cumulative count of insts sent to commit
system.cpu2.int_regfile_reads                22420271                       # number of integer regfile reads
system.cpu2.int_regfile_writes               12181992                       # number of integer regfile writes
system.cpu2.ipc                              0.145182                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                        0.145182                       # IPC: Total IPC of All Threads
system.cpu2.iq.FU_type_0::No_OpClass          1018611      5.56%      5.56% # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu             10655922     58.20%     63.77% # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                  45      0.00%     63.77% # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                   86      0.00%     63.77% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0      0.00%     63.77% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0      0.00%     63.77% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0      0.00%     63.77% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0      0.00%     63.77% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0      0.00%     63.77% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0      0.00%     63.77% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc                 0      0.00%     63.77% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0      0.00%     63.77% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0      0.00%     63.77% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0      0.00%     63.77% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0      0.00%     63.77% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0      0.00%     63.77% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0      0.00%     63.77% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0      0.00%     63.77% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0      0.00%     63.77% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0      0.00%     63.77% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0      0.00%     63.77% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0      0.00%     63.77% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdDiv                   0      0.00%     63.77% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0      0.00%     63.77% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0      0.00%     63.77% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0      0.00%     63.77% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0      0.00%     63.77% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0      0.00%     63.77% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0      0.00%     63.77% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0      0.00%     63.77% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0      0.00%     63.77% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     63.77% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0      0.00%     63.77% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAdd             0      0.00%     63.77% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAlu             0      0.00%     63.77% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceCmp             0      0.00%     63.77% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     63.77% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     63.77% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAes                   0      0.00%     63.77% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAesMix                0      0.00%     63.77% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash              0      0.00%     63.77% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash2             0      0.00%     63.77% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash            0      0.00%     63.77% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash2            0      0.00%     63.77% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma2             0      0.00%     63.77% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma3             0      0.00%     63.77% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdPredAlu               0      0.00%     63.77% # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead             5612107     30.65%     94.42% # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite            1021810      5.58%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite            12      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::total              18308593                       # Type of FU issued
system.cpu2.iq.fp_alu_accesses                     16                       # Number of floating point alu accesses
system.cpu2.iq.fp_inst_queue_reads                 28                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_wakeup_accesses           12                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_writes                12                       # Number of floating instruction queue writes
system.cpu2.iq.fu_busy_cnt                     538236                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                  0.029398                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                  88391     16.42%     16.42% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0      0.00%     16.42% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0      0.00%     16.42% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0      0.00%     16.42% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0      0.00%     16.42% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0      0.00%     16.42% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0      0.00%     16.42% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0      0.00%     16.42% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0      0.00%     16.42% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                   0      0.00%     16.42% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0      0.00%     16.42% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0      0.00%     16.42% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0      0.00%     16.42% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0      0.00%     16.42% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0      0.00%     16.42% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0      0.00%     16.42% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0      0.00%     16.42% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0      0.00%     16.42% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0      0.00%     16.42% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0      0.00%     16.42% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0      0.00%     16.42% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdDiv                     0      0.00%     16.42% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0      0.00%     16.42% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0      0.00%     16.42% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0      0.00%     16.42% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0      0.00%     16.42% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0      0.00%     16.42% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0      0.00%     16.42% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0      0.00%     16.42% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0      0.00%     16.42% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0      0.00%     16.42% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0      0.00%     16.42% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAdd               0      0.00%     16.42% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAlu               0      0.00%     16.42% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceCmp               0      0.00%     16.42% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceAdd            0      0.00%     16.42% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceCmp            0      0.00%     16.42% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAes                     0      0.00%     16.42% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAesMix                  0      0.00%     16.42% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash                0      0.00%     16.42% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash2               0      0.00%     16.42% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash              0      0.00%     16.42% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash2             0      0.00%     16.42% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma2               0      0.00%     16.42% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma3               0      0.00%     16.42% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdPredAlu                 0      0.00%     16.42% # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                406582     75.54%     91.96% # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                43259      8.04%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite               4      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.int_alu_accesses              17828202                       # Number of integer alu accesses
system.cpu2.iq.int_inst_queue_reads         150661389                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_wakeup_accesses     18017932                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.int_inst_queue_writes         20171541                       # Number of integer instruction queue writes
system.cpu2.iq.iqInstsAdded                  17064364                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu2.iq.iqInstsIssued                 18308593                       # Number of instructions issued
system.cpu2.iq.iqNonSpecInstsAdded            1528531                       # Number of non-speculative instructions added to the IQ
system.cpu2.iq.iqSquashedInstsExamined        1578550                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu2.iq.iqSquashedInstsIssued            30386                       # Number of squashed instructions issued
system.cpu2.iq.iqSquashedNonSpecRemoved           354                       # Number of squashed non-spec instructions that were removed
system.cpu2.iq.iqSquashedOperandsExamined       615299                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu2.iq.issued_per_cycle::samples    113475609                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean        0.161344                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev       0.587823                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0          101897156     89.80%     89.80% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1            7886582      6.95%     96.75% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2            2036846      1.79%     98.54% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3             746622      0.66%     99.20% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4             659871      0.58%     99.78% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5              81301      0.07%     99.85% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6             123915      0.11%     99.96% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7              27554      0.02%     99.99% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8              15762      0.01%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total      113475609                       # Number of insts issued each cycle
system.cpu2.iq.rate                          0.161047                       # Inst issue rate
system.cpu2.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu2.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu2.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.memDep0.conflictingLoads          3195452                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores          358708                       # Number of conflicting stores.
system.cpu2.memDep0.insertedLoads             5087689                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores            1553691                       # Number of stores inserted to the mem dependence unit.
system.cpu2.misc_regfile_reads                    203                       # number of misc regfile reads
system.cpu2.numCycles                       113685011                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.quiesceCycles                   861904252                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu2.rename.BlockCycles               96032794                       # Number of cycles rename is blocking
system.cpu2.rename.CommittedMaps             11441860                       # Number of HB maps that are committed
system.cpu2.rename.IQFullEvents               3317193                       # Number of times rename has blocked due to IQ full
system.cpu2.rename.IdleCycles                 3398396                       # Number of cycles rename is idle
system.cpu2.rename.LQFullEvents                853527                       # Number of times rename has blocked due to LQ full
system.cpu2.rename.ROBFullEvents                 3974                       # Number of times rename has blocked due to ROB full
system.cpu2.rename.RenameLookups             23502261                       # Number of register rename lookups that rename has made
system.cpu2.rename.RenamedInsts              18986476                       # Number of instructions processed by rename
system.cpu2.rename.RenamedOperands           12853728                       # Number of destination operands rename has renamed
system.cpu2.rename.RunCycles                  6842618                       # Number of cycles rename is running
system.cpu2.rename.SQFullEvents               2815025                       # Number of times rename has blocked due to SQ full
system.cpu2.rename.SquashCycles                171132                       # Number of cycles rename is squashing
system.cpu2.rename.UnblockCycles              7004516                       # Number of cycles rename is unblocking
system.cpu2.rename.UndoneMaps                 1411868                       # Number of HB maps that are undone due to squashing
system.cpu2.rename.fp_rename_lookups               12                       # Number of floating rename lookups
system.cpu2.rename.int_rename_lookups        23502249                       # Number of integer rename lookups
system.cpu2.rename.serializeStallCycles         26153                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.serializingInsts               850                       # count of serializing insts renamed
system.cpu2.rename.skidInsts                  6362344                       # count of insts added to the skid buffer
system.cpu2.rename.tempSerializingInsts           848                       # count of temporary serializing insts renamed
system.cpu2.rob.rob_reads                   131355986                       # The number of ROB reads
system.cpu2.rob.rob_writes                   37512284                       # The number of ROB writes
system.cpu2.timesIdled                           4685                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct            73.294061                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits                2161543                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups             2949138                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect           388721                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted          3776732                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits            112472                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups         203067                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses           90595                       # Number of indirect misses.
system.cpu3.branchPred.lookups                4256540                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted         1258                       # Number of mispredicted indirect branches.
system.cpu3.commit.amos                        509146                       # Number of atomic instructions committed
system.cpu3.commit.branchMispredicts           227599                       # The number of times a branch was mispredicted
system.cpu3.commit.branches                   3470545                       # Number of branches committed
system.cpu3.commit.bw_lim_events               347557                       # number cycles where commit BW limit reached
system.cpu3.commit.commitNonSpecStalls        1528166                       # The number of times commit has been forced to stall to communicate backwards
system.cpu3.commit.commitSquashedInsts        1979363                       # The number of squashed insts skipped by commit
system.cpu3.commit.committedInsts            15860460                       # Number of instructions committed
system.cpu3.commit.committedOps              16369804                       # Number of ops (including micro ops) committed
system.cpu3.commit.committed_per_cycle::samples    106823770                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean     0.153241                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev     0.767459                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0     99917035     93.53%     93.53% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1      3436836      3.22%     96.75% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2      1235002      1.16%     97.91% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3      1063565      1.00%     98.90% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4       212341      0.20%     99.10% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5        82720      0.08%     99.18% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6       472149      0.44%     99.62% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7        56565      0.05%     99.67% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8       347557      0.33%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total    106823770                       # Number of insts commited each cycle
system.cpu3.commit.fp_insts                        12                       # Number of committed floating point instructions.
system.cpu3.commit.function_calls              151204                       # Number of function calls committed.
system.cpu3.commit.int_insts                 15254857                       # Number of committed integer instructions.
system.cpu3.commit.loads                      4568793                       # Number of loads committed
system.cpu3.commit.membars                    1018382                       # Number of memory barriers committed
system.cpu3.commit.op_class_0::No_OpClass      1018382      6.22%      6.22% # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu         9353584     57.14%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult             42      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv              84      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdDiv              0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAdd            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAlu            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceCmp            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAes              0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAesMix            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash2            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash2            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma2            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma3            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdPredAlu            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead        5077939     31.02%     94.38% # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite        919761      5.62%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite           12      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::total         16369804                       # Class of committed instruction
system.cpu3.commit.refs                       5997712                       # Number of memory references committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.committedInsts                   15860460                       # Number of Instructions Simulated
system.cpu3.committedOps                     16369804                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                              6.771375                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                        6.771375                       # CPI: Total CPI of All Threads
system.cpu3.decode.BlockedCycles             96481788                       # Number of cycles decode is blocked
system.cpu3.decode.BranchMispred               161809                       # Number of times decode detected a branch misprediction
system.cpu3.decode.BranchResolved             2074201                       # Number of times decode resolved a branch
system.cpu3.decode.DecodedInsts              19460886                       # Number of instructions handled by decode
system.cpu3.decode.IdleCycles                 3027660                       # Number of cycles decode is idle
system.cpu3.decode.RunCycles                  6414853                       # Number of cycles decode is running
system.cpu3.decode.SquashCycles                227880                       # Number of cycles decode is squashing
system.cpu3.decode.SquashedInsts               292494                       # Number of squashed instructions handled by decode
system.cpu3.decode.UnblockCycles              1066727                       # Number of cycles decode is unblocking
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.fetch.Branches                    4256540                       # Number of branches that fetch encountered
system.cpu3.fetch.CacheLines                  3105808                       # Number of cache lines fetched
system.cpu3.fetch.Cycles                    103521830                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu3.fetch.IcacheSquashes                42618                       # Number of outstanding Icache misses that were squashed
system.cpu3.fetch.Insts                      19902679                       # Number of instructions fetch has processed
system.cpu3.fetch.MiscStallCycles                   1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu3.fetch.SquashCycles                 778004                       # Number of cycles fetch has spent squashing
system.cpu3.fetch.branchRate                 0.039634                       # Number of branch fetches per cycle
system.cpu3.fetch.icacheStallCycles           3308075                       # Number of cycles fetch is stalled on an Icache miss
system.cpu3.fetch.predictedBranches           2274015                       # Number of branches that fetch has predicted taken
system.cpu3.fetch.rate                       0.185319                       # Number of inst fetches per cycle
system.cpu3.fetch.rateDist::samples         107218908                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean             0.190391                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev            0.615222                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0                94801927     88.42%     88.42% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                 7392667      6.89%     95.31% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                 2830163      2.64%     97.95% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                 1631040      1.52%     99.47% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                  413484      0.39%     99.86% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                   84733      0.08%     99.94% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                   64684      0.06%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                      12      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                     198      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total           107218908                       # Number of instructions fetched each cycle (Total)
system.cpu3.fp_regfile_reads                       12                       # number of floating regfile reads
system.cpu3.idleCycles                         178211                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu3.iew.branchMispredicts              238507                       # Number of branch mispredicts detected at execute
system.cpu3.iew.exec_branches                 3749547                       # Number of branches executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_rate                    0.163839                       # Inst execution rate
system.cpu3.iew.exec_refs                     6352074                       # number of memory reference insts executed
system.cpu3.iew.exec_stores                   1441458                       # Number of stores executed
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.iewBlockCycles               83587109                       # Number of cycles IEW is blocking
system.cpu3.iew.iewDispLoadInsts              4935661                       # Number of dispatched load instructions
system.cpu3.iew.iewDispNonSpecInsts            510051                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewDispSquashedInsts           394553                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispStoreInsts             1458808                       # Number of dispatched store instructions
system.cpu3.iew.iewDispatchedInsts           18345568                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewExecLoadInsts              4910616                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts           304497                       # Number of squashed instructions skipped in execute
system.cpu3.iew.iewExecutedInsts             17595846                       # Number of executed instructions
system.cpu3.iew.iewIQFullEvents                413387                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewLSQFullEvents              1164574                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.iewSquashCycles                227880                       # Number of cycles IEW is squashing
system.cpu3.iew.iewUnblockCycles              2215594                       # Number of cycles IEW is unblocking
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.cacheBlocked        11569                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.lsq.thread0.forwLoads           92672                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.ignoredResponses         2199                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.memOrderViolation          105                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.rescheduledLoads          145                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.squashedLoads       366868                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.squashedStores        29889                       # Number of stores squashed
system.cpu3.iew.memOrderViolationEvents           105                       # Number of memory order violations
system.cpu3.iew.predictedNotTakenIncorrect        42854                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.predictedTakenIncorrect        195653                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.wb_consumers                 10227269                       # num instructions consuming a value
system.cpu3.iew.wb_count                     17477353                       # cumulative count of insts written-back
system.cpu3.iew.wb_fanout                    0.856329                       # average fanout of values written-back
system.cpu3.iew.wb_producers                  8757910                       # num instructions producing a value
system.cpu3.iew.wb_rate                      0.162736                       # insts written-back per cycle
system.cpu3.iew.wb_sent                      17481936                       # cumulative count of insts sent to commit
system.cpu3.int_regfile_reads                21604058                       # number of integer regfile reads
system.cpu3.int_regfile_writes               11874292                       # number of integer regfile writes
system.cpu3.ipc                              0.147680                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                        0.147680                       # IPC: Total IPC of All Threads
system.cpu3.iq.FU_type_0::No_OpClass          1018587      5.69%      5.69% # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu             10497096     58.64%     64.33% # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                  43      0.00%     64.33% # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                   84      0.00%     64.33% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0      0.00%     64.33% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0      0.00%     64.33% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0      0.00%     64.33% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0      0.00%     64.33% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0      0.00%     64.33% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0      0.00%     64.33% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc                 0      0.00%     64.33% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0      0.00%     64.33% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0      0.00%     64.33% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0      0.00%     64.33% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0      0.00%     64.33% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0      0.00%     64.33% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0      0.00%     64.33% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0      0.00%     64.33% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0      0.00%     64.33% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0      0.00%     64.33% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0      0.00%     64.33% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0      0.00%     64.33% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdDiv                   0      0.00%     64.33% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0      0.00%     64.33% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0      0.00%     64.33% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0      0.00%     64.33% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0      0.00%     64.33% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0      0.00%     64.33% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0      0.00%     64.33% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0      0.00%     64.33% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0      0.00%     64.33% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     64.33% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0      0.00%     64.33% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAdd             0      0.00%     64.33% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAlu             0      0.00%     64.33% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceCmp             0      0.00%     64.33% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     64.33% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     64.33% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAes                   0      0.00%     64.33% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAesMix                0      0.00%     64.33% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash              0      0.00%     64.33% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash2             0      0.00%     64.33% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash            0      0.00%     64.33% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash2            0      0.00%     64.33% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma2             0      0.00%     64.33% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma3             0      0.00%     64.33% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdPredAlu               0      0.00%     64.33% # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead             5448699     30.44%     94.77% # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite             935822      5.23%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite            12      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::total              17900343                       # Type of FU issued
system.cpu3.iq.fp_alu_accesses                     16                       # Number of floating point alu accesses
system.cpu3.iq.fp_inst_queue_reads                 28                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_wakeup_accesses           12                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_writes                12                       # Number of floating instruction queue writes
system.cpu3.iq.fu_busy_cnt                     533171                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                  0.029786                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                  89698     16.82%     16.82% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0      0.00%     16.82% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0      0.00%     16.82% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0      0.00%     16.82% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0      0.00%     16.82% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0      0.00%     16.82% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0      0.00%     16.82% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0      0.00%     16.82% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0      0.00%     16.82% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                   0      0.00%     16.82% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0      0.00%     16.82% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0      0.00%     16.82% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0      0.00%     16.82% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0      0.00%     16.82% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0      0.00%     16.82% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0      0.00%     16.82% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0      0.00%     16.82% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0      0.00%     16.82% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0      0.00%     16.82% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0      0.00%     16.82% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0      0.00%     16.82% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdDiv                     0      0.00%     16.82% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0      0.00%     16.82% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0      0.00%     16.82% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0      0.00%     16.82% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0      0.00%     16.82% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0      0.00%     16.82% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0      0.00%     16.82% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0      0.00%     16.82% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0      0.00%     16.82% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0      0.00%     16.82% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0      0.00%     16.82% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAdd               0      0.00%     16.82% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAlu               0      0.00%     16.82% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceCmp               0      0.00%     16.82% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceAdd            0      0.00%     16.82% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceCmp            0      0.00%     16.82% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAes                     0      0.00%     16.82% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAesMix                  0      0.00%     16.82% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash                0      0.00%     16.82% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash2               0      0.00%     16.82% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash              0      0.00%     16.82% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash2             0      0.00%     16.82% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma2               0      0.00%     16.82% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma3               0      0.00%     16.82% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdPredAlu                 0      0.00%     16.82% # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                402600     75.51%     92.33% # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                40869      7.67%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite               4      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.int_alu_accesses              17414911                       # Number of integer alu accesses
system.cpu3.iq.int_inst_queue_reads         143595203                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_wakeup_accesses     17477341                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.int_inst_queue_writes         20321406                       # Number of integer instruction queue writes
system.cpu3.iq.iqInstsAdded                  16817037                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu3.iq.iqInstsIssued                 17900343                       # Number of instructions issued
system.cpu3.iq.iqNonSpecInstsAdded            1528531                       # Number of non-speculative instructions added to the IQ
system.cpu3.iq.iqSquashedInstsExamined        1975763                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu3.iq.iqSquashedInstsIssued            42466                       # Number of squashed instructions issued
system.cpu3.iq.iqSquashedNonSpecRemoved           365                       # Number of squashed non-spec instructions that were removed
system.cpu3.iq.iqSquashedOperandsExamined       865733                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu3.iq.issued_per_cycle::samples    107218908                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean        0.166951                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev       0.595240                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0           95822226     89.37%     89.37% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1            7846941      7.32%     96.69% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2            1937593      1.81%     98.50% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3             722509      0.67%     99.17% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4             654162      0.61%     99.78% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5              74250      0.07%     99.85% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6             120731      0.11%     99.96% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7              25563      0.02%     99.99% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8              14933      0.01%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total      107218908                       # Number of insts issued each cycle
system.cpu3.iq.rate                          0.166674                       # Inst issue rate
system.cpu3.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu3.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu3.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.memDep0.conflictingLoads          3180419                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores          356817                       # Number of conflicting stores.
system.cpu3.memDep0.insertedLoads             4935661                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores            1458808                       # Number of stores inserted to the mem dependence unit.
system.cpu3.misc_regfile_reads                    205                       # number of misc regfile reads
system.cpu3.numCycles                       107397119                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.quiesceCycles                   868192132                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu3.rename.BlockCycles               89421313                       # Number of cycles rename is blocking
system.cpu3.rename.CommittedMaps             11036769                       # Number of HB maps that are committed
system.cpu3.rename.IQFullEvents               3312896                       # Number of times rename has blocked due to IQ full
system.cpu3.rename.IdleCycles                 3603009                       # Number of cycles rename is idle
system.cpu3.rename.LQFullEvents                923375                       # Number of times rename has blocked due to LQ full
system.cpu3.rename.ROBFullEvents                 2730                       # Number of times rename has blocked due to ROB full
system.cpu3.rename.RenameLookups             23638148                       # Number of register rename lookups that rename has made
system.cpu3.rename.RenamedInsts              19189784                       # Number of instructions processed by rename
system.cpu3.rename.RenamedOperands           13236743                       # Number of destination operands rename has renamed
system.cpu3.rename.RunCycles                  6576051                       # Number of cycles rename is running
system.cpu3.rename.SQFullEvents               2913318                       # Number of times rename has blocked due to SQ full
system.cpu3.rename.SquashCycles                227880                       # Number of cycles rename is squashing
system.cpu3.rename.UnblockCycles              7361820                       # Number of cycles rename is unblocking
system.cpu3.rename.UndoneMaps                 2199974                       # Number of HB maps that are undone due to squashing
system.cpu3.rename.fp_rename_lookups               12                       # Number of floating rename lookups
system.cpu3.rename.int_rename_lookups        23638136                       # Number of integer rename lookups
system.cpu3.rename.serializeStallCycles         28835                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.serializingInsts               901                       # count of serializing insts renamed
system.cpu3.rename.skidInsts                  6790703                       # count of insts added to the skid buffer
system.cpu3.rename.tempSerializingInsts           897                       # count of temporary serializing insts renamed
system.cpu3.rob.rob_reads                   124824132                       # The number of ROB reads
system.cpu3.rob.rob_writes                   37094212                       # The number of ROB writes
system.cpu3.timesIdled                           2448                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.l2.prefetcher.num_hwpf_issued          3858131                       # number of hwpf issued
system.l2.prefetcher.pfBufferHit                45597                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfIdentified             3967230                       # number of prefetch candidates identified
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull                  0                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage                 91656                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      5265211                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests      10498479                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests       312208                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops        63665                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests     25934602                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops      2173830                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests     51996380                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops        2237495                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 487804300500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp            3974501                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      1568419                       # Transaction distribution
system.membus.trans_dist::CleanEvict          3664729                       # Transaction distribution
system.membus.trans_dist::UpgradeReq             1007                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq            654                       # Transaction distribution
system.membus.trans_dist::ReadExReq           1288232                       # Transaction distribution
system.membus.trans_dist::ReadExResp          1288195                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       3974501                       # Transaction distribution
system.membus.trans_dist::InvalidateReq           934                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port     15761172                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               15761172                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    437191360                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               437191360                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                             1431                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           5265328                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 5265328    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             5265328                       # Request fanout histogram
system.membus.respLayer1.occupancy        27106030185                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              5.6                       # Layer utilization (%)
system.membus.reqLayer0.occupancy         17915934515                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               3.7                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.cpu2.numPwrStateTransitions                257                       # Number of power state transitions
system.cpu2.pwrStateClkGateDist::samples          129                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::mean    3338268158.914729                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::stdev   20104375074.345570                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::1000-5e+10          126     97.67%     97.67% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::5e+10-1e+11            1      0.78%     98.45% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::1e+11-1.5e+11            1      0.78%     99.22% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::1.5e+11-2e+11            1      0.78%    100.00% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::min_value        53500                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::max_value 197660840000                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::total            129                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateResidencyTicks::ON    57167708000                       # Cumulative time (in ticks) in various power states
system.cpu2.pwrStateResidencyTicks::CLK_GATED 430636592500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED 487804300500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.demand_hits::.cpu2.inst      3051372                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total         3051372                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::.cpu2.inst      3051372                       # number of overall hits
system.cpu2.icache.overall_hits::total        3051372                       # number of overall hits
system.cpu2.icache.demand_misses::.cpu2.inst         5979                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total          5979                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::.cpu2.inst         5979                       # number of overall misses
system.cpu2.icache.overall_misses::total         5979                       # number of overall misses
system.cpu2.icache.demand_miss_latency::.cpu2.inst    217983499                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total    217983499                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::.cpu2.inst    217983499                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total    217983499                       # number of overall miss cycles
system.cpu2.icache.demand_accesses::.cpu2.inst      3057351                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total      3057351                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::.cpu2.inst      3057351                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total      3057351                       # number of overall (read+write) accesses
system.cpu2.icache.demand_miss_rate::.cpu2.inst     0.001956                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.001956                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::.cpu2.inst     0.001956                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.001956                       # miss rate for overall accesses
system.cpu2.icache.demand_avg_miss_latency::.cpu2.inst 36458.186821                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 36458.186821                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::.cpu2.inst 36458.186821                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 36458.186821                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs          181                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                6                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs    30.166667                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.writebacks::.writebacks         5388                       # number of writebacks
system.cpu2.icache.writebacks::total             5388                       # number of writebacks
system.cpu2.icache.demand_mshr_hits::.cpu2.inst          559                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total          559                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::.cpu2.inst          559                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total          559                       # number of overall MSHR hits
system.cpu2.icache.demand_mshr_misses::.cpu2.inst         5420                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total         5420                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::.cpu2.inst         5420                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total         5420                       # number of overall MSHR misses
system.cpu2.icache.demand_mshr_miss_latency::.cpu2.inst    200119999                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total    200119999                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::.cpu2.inst    200119999                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total    200119999                       # number of overall MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_rate::.cpu2.inst     0.001773                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.001773                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::.cpu2.inst     0.001773                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.001773                       # mshr miss rate for overall accesses
system.cpu2.icache.demand_avg_mshr_miss_latency::.cpu2.inst 36922.509041                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 36922.509041                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::.cpu2.inst 36922.509041                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 36922.509041                       # average overall mshr miss latency
system.cpu2.icache.replacements                  5388                       # number of replacements
system.cpu2.icache.ReadReq_hits::.cpu2.inst      3051372                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total        3051372                       # number of ReadReq hits
system.cpu2.icache.ReadReq_misses::.cpu2.inst         5979                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total         5979                       # number of ReadReq misses
system.cpu2.icache.ReadReq_miss_latency::.cpu2.inst    217983499                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total    217983499                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_accesses::.cpu2.inst      3057351                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total      3057351                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_miss_rate::.cpu2.inst     0.001956                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.001956                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_miss_latency::.cpu2.inst 36458.186821                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 36458.186821                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_mshr_hits::.cpu2.inst          559                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total          559                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::.cpu2.inst         5420                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total         5420                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::.cpu2.inst    200119999                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total    200119999                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::.cpu2.inst     0.001773                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.001773                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::.cpu2.inst 36922.509041                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 36922.509041                       # average ReadReq mshr miss latency
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED 487804300500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse           31.978439                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs            3019172                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs             5388                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs           560.351151                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle        325281000                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::.cpu2.inst    31.978439                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::.cpu2.inst     0.999326                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total     0.999326                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::0            5                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::1           12                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::3           14                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses          6120122                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses         6120122                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED 487804300500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.demand_hits::.cpu2.data      4766788                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total         4766788                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::.cpu2.data      4766788                       # number of overall hits
system.cpu2.dcache.overall_hits::total        4766788                       # number of overall hits
system.cpu2.dcache.demand_misses::.cpu2.data      1135122                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total       1135122                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::.cpu2.data      1135122                       # number of overall misses
system.cpu2.dcache.overall_misses::total      1135122                       # number of overall misses
system.cpu2.dcache.demand_miss_latency::.cpu2.data 129648191211                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total 129648191211                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::.cpu2.data 129648191211                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total 129648191211                       # number of overall miss cycles
system.cpu2.dcache.demand_accesses::.cpu2.data      5901910                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total      5901910                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::.cpu2.data      5901910                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total      5901910                       # number of overall (read+write) accesses
system.cpu2.dcache.demand_miss_rate::.cpu2.data     0.192331                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.192331                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::.cpu2.data     0.192331                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.192331                       # miss rate for overall accesses
system.cpu2.dcache.demand_avg_miss_latency::.cpu2.data 114215.204367                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 114215.204367                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::.cpu2.data 114215.204367                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 114215.204367                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs      1012049                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets        43792                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs            13991                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets            432                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs    72.335716                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets   101.370370                       # average number of cycles each access was blocked
system.cpu2.dcache.writebacks::.writebacks       531004                       # number of writebacks
system.cpu2.dcache.writebacks::total           531004                       # number of writebacks
system.cpu2.dcache.demand_mshr_hits::.cpu2.data       809903                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total       809903                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::.cpu2.data       809903                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total       809903                       # number of overall MSHR hits
system.cpu2.dcache.demand_mshr_misses::.cpu2.data       325219                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total       325219                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::.cpu2.data       325219                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total       325219                       # number of overall MSHR misses
system.cpu2.dcache.demand_mshr_miss_latency::.cpu2.data  34512958877                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total  34512958877                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::.cpu2.data  34512958877                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total  34512958877                       # number of overall MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_rate::.cpu2.data     0.055104                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.055104                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::.cpu2.data     0.055104                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.055104                       # mshr miss rate for overall accesses
system.cpu2.dcache.demand_avg_mshr_miss_latency::.cpu2.data 106122.209579                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 106122.209579                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::.cpu2.data 106122.209579                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 106122.209579                       # average overall mshr miss latency
system.cpu2.dcache.replacements                531004                       # number of replacements
system.cpu2.dcache.ReadReq_hits::.cpu2.data      4238546                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total        4238546                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_misses::.cpu2.data       670774                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total       670774                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_miss_latency::.cpu2.data  67010034000                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total  67010034000                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_accesses::.cpu2.data      4909320                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total      4909320                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_miss_rate::.cpu2.data     0.136633                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.136633                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::.cpu2.data 99899.569751                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 99899.569751                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_mshr_hits::.cpu2.data       516006                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total       516006                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::.cpu2.data       154768                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total       154768                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::.cpu2.data  13846220000                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total  13846220000                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::.cpu2.data     0.031525                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.031525                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::.cpu2.data 89464.359558                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 89464.359558                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_hits::.cpu2.data       528242                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total        528242                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_misses::.cpu2.data       464348                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total       464348                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_miss_latency::.cpu2.data  62638157211                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total  62638157211                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_accesses::.cpu2.data       992590                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total       992590                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_miss_rate::.cpu2.data     0.467815                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.467815                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_miss_latency::.cpu2.data 134894.857329                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 134894.857329                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_mshr_hits::.cpu2.data       293897                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total       293897                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_misses::.cpu2.data       170451                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total       170451                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_miss_latency::.cpu2.data  20666738877                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total  20666738877                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_rate::.cpu2.data     0.171723                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.171723                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::.cpu2.data 121247.390024                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 121247.390024                       # average WriteReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_hits::.cpu2.data          323                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total          323                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_misses::.cpu2.data          189                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_misses::total          189                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_miss_latency::.cpu2.data      4712500                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_latency::total      4712500                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_accesses::.cpu2.data          512                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total          512                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_miss_rate::.cpu2.data     0.369141                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::total     0.369141                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::.cpu2.data 24933.862434                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::total 24933.862434                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_mshr_hits::.cpu2.data          140                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_hits::total          140                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_misses::.cpu2.data           49                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_misses::total           49                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::.cpu2.data       553500                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::total       553500                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::.cpu2.data     0.095703                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::total     0.095703                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu2.data 11295.918367                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::total 11295.918367                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.StoreCondReq_hits::.cpu2.data          202                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total          202                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_misses::.cpu2.data          169                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_misses::total          169                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_miss_latency::.cpu2.data      1216500                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_miss_latency::total      1216500                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_accesses::.cpu2.data          371                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total          371                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_miss_rate::.cpu2.data     0.455526                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::total     0.455526                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_avg_miss_latency::.cpu2.data  7198.224852                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_avg_miss_latency::total  7198.224852                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_mshr_misses::.cpu2.data          167                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_misses::total          167                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::.cpu2.data      1077500                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::total      1077500                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::.cpu2.data     0.450135                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::total     0.450135                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu2.data  6452.095808                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::total  6452.095808                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_miss_latency::.cpu2.data       712500                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.StoreCondFailReq_miss_latency::total       712500                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::.cpu2.data          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::.cpu2.data       684500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::total       684500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu2.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.SwapReq_hits::.cpu2.data       284835                       # number of SwapReq hits
system.cpu2.dcache.SwapReq_hits::total         284835                       # number of SwapReq hits
system.cpu2.dcache.SwapReq_misses::.cpu2.data       224333                       # number of SwapReq misses
system.cpu2.dcache.SwapReq_misses::total       224333                       # number of SwapReq misses
system.cpu2.dcache.SwapReq_miss_latency::.cpu2.data  21436403000                       # number of SwapReq miss cycles
system.cpu2.dcache.SwapReq_miss_latency::total  21436403000                       # number of SwapReq miss cycles
system.cpu2.dcache.SwapReq_accesses::.cpu2.data       509168                       # number of SwapReq accesses(hits+misses)
system.cpu2.dcache.SwapReq_accesses::total       509168                       # number of SwapReq accesses(hits+misses)
system.cpu2.dcache.SwapReq_miss_rate::.cpu2.data     0.440587                       # miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_miss_rate::total     0.440587                       # miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_avg_miss_latency::.cpu2.data 95556.173189                       # average SwapReq miss latency
system.cpu2.dcache.SwapReq_avg_miss_latency::total 95556.173189                       # average SwapReq miss latency
system.cpu2.dcache.SwapReq_mshr_misses::.cpu2.data       224333                       # number of SwapReq MSHR misses
system.cpu2.dcache.SwapReq_mshr_misses::total       224333                       # number of SwapReq MSHR misses
system.cpu2.dcache.SwapReq_mshr_miss_latency::.cpu2.data  21212070000                       # number of SwapReq MSHR miss cycles
system.cpu2.dcache.SwapReq_mshr_miss_latency::total  21212070000                       # number of SwapReq MSHR miss cycles
system.cpu2.dcache.SwapReq_mshr_miss_rate::.cpu2.data     0.440587                       # mshr miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_mshr_miss_rate::total     0.440587                       # mshr miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_avg_mshr_miss_latency::.cpu2.data 94556.173189                       # average SwapReq mshr miss latency
system.cpu2.dcache.SwapReq_avg_mshr_miss_latency::total 94556.173189                       # average SwapReq mshr miss latency
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED 487804300500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse           28.572883                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs            5599649                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs           549391                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs            10.192466                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle        325292500                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::.cpu2.data    28.572883                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::.cpu2.data     0.892903                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.892903                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024           28                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::1            3                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::3           25                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024     0.875000                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses         13373341                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses        13373341                       # Number of data accesses
system.cpu3.numPwrStateTransitions                217                       # Number of power state transitions
system.cpu3.pwrStateClkGateDist::samples          109                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::mean    3979587949.541285                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::stdev   21828800679.312679                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::1000-5e+10          106     97.25%     97.25% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::5e+10-1e+11            1      0.92%     98.17% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::1e+11-1.5e+11            1      0.92%     99.08% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::1.5e+11-2e+11            1      0.92%    100.00% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::min_value        12500                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::max_value 197660608000                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::total            109                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateResidencyTicks::ON    54029214000                       # Cumulative time (in ticks) in various power states
system.cpu3.pwrStateResidencyTicks::CLK_GATED 433775086500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED 487804300500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.demand_hits::.cpu3.inst      3102672                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total         3102672                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::.cpu3.inst      3102672                       # number of overall hits
system.cpu3.icache.overall_hits::total        3102672                       # number of overall hits
system.cpu3.icache.demand_misses::.cpu3.inst         3136                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total          3136                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::.cpu3.inst         3136                       # number of overall misses
system.cpu3.icache.overall_misses::total         3136                       # number of overall misses
system.cpu3.icache.demand_miss_latency::.cpu3.inst    171723000                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total    171723000                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::.cpu3.inst    171723000                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total    171723000                       # number of overall miss cycles
system.cpu3.icache.demand_accesses::.cpu3.inst      3105808                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total      3105808                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::.cpu3.inst      3105808                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total      3105808                       # number of overall (read+write) accesses
system.cpu3.icache.demand_miss_rate::.cpu3.inst     0.001010                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.001010                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::.cpu3.inst     0.001010                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.001010                       # miss rate for overall accesses
system.cpu3.icache.demand_avg_miss_latency::.cpu3.inst 54758.609694                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 54758.609694                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::.cpu3.inst 54758.609694                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 54758.609694                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs          251                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                6                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs    41.833333                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.writebacks::.writebacks         2902                       # number of writebacks
system.cpu3.icache.writebacks::total             2902                       # number of writebacks
system.cpu3.icache.demand_mshr_hits::.cpu3.inst          202                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total          202                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::.cpu3.inst          202                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total          202                       # number of overall MSHR hits
system.cpu3.icache.demand_mshr_misses::.cpu3.inst         2934                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total         2934                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::.cpu3.inst         2934                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total         2934                       # number of overall MSHR misses
system.cpu3.icache.demand_mshr_miss_latency::.cpu3.inst    158807500                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total    158807500                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::.cpu3.inst    158807500                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total    158807500                       # number of overall MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_rate::.cpu3.inst     0.000945                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000945                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::.cpu3.inst     0.000945                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000945                       # mshr miss rate for overall accesses
system.cpu3.icache.demand_avg_mshr_miss_latency::.cpu3.inst 54126.618950                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 54126.618950                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::.cpu3.inst 54126.618950                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 54126.618950                       # average overall mshr miss latency
system.cpu3.icache.replacements                  2902                       # number of replacements
system.cpu3.icache.ReadReq_hits::.cpu3.inst      3102672                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total        3102672                       # number of ReadReq hits
system.cpu3.icache.ReadReq_misses::.cpu3.inst         3136                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total         3136                       # number of ReadReq misses
system.cpu3.icache.ReadReq_miss_latency::.cpu3.inst    171723000                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total    171723000                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_accesses::.cpu3.inst      3105808                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total      3105808                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_miss_rate::.cpu3.inst     0.001010                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.001010                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_miss_latency::.cpu3.inst 54758.609694                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 54758.609694                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_mshr_hits::.cpu3.inst          202                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total          202                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::.cpu3.inst         2934                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total         2934                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::.cpu3.inst    158807500                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total    158807500                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::.cpu3.inst     0.000945                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000945                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::.cpu3.inst 54126.618950                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 54126.618950                       # average ReadReq mshr miss latency
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED 487804300500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse           31.978216                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs            3047751                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs             2902                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs          1050.224328                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle        330723000                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::.cpu3.inst    31.978216                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::.cpu3.inst     0.999319                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total     0.999319                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::0            8                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::1            5                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::3           15                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::4            4                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses          6214550                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses         6214550                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED 487804300500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.demand_hits::.cpu3.data      4593757                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total         4593757                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::.cpu3.data      4593757                       # number of overall hits
system.cpu3.dcache.overall_hits::total        4593757                       # number of overall hits
system.cpu3.dcache.demand_misses::.cpu3.data      1094615                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total       1094615                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::.cpu3.data      1094615                       # number of overall misses
system.cpu3.dcache.overall_misses::total      1094615                       # number of overall misses
system.cpu3.dcache.demand_miss_latency::.cpu3.data 128403819523                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total 128403819523                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::.cpu3.data 128403819523                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total 128403819523                       # number of overall miss cycles
system.cpu3.dcache.demand_accesses::.cpu3.data      5688372                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total      5688372                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::.cpu3.data      5688372                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total      5688372                       # number of overall (read+write) accesses
system.cpu3.dcache.demand_miss_rate::.cpu3.data     0.192430                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.192430                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::.cpu3.data     0.192430                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.192430                       # miss rate for overall accesses
system.cpu3.dcache.demand_avg_miss_latency::.cpu3.data 117305.006347                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 117305.006347                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::.cpu3.data 117305.006347                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 117305.006347                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs       973333                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets        28585                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs            12641                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets            288                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs    76.998101                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets    99.253472                       # average number of cycles each access was blocked
system.cpu3.dcache.writebacks::.writebacks       495801                       # number of writebacks
system.cpu3.dcache.writebacks::total           495801                       # number of writebacks
system.cpu3.dcache.demand_mshr_hits::.cpu3.data       789113                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total       789113                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::.cpu3.data       789113                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total       789113                       # number of overall MSHR hits
system.cpu3.dcache.demand_mshr_misses::.cpu3.data       305502                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total       305502                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::.cpu3.data       305502                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total       305502                       # number of overall MSHR misses
system.cpu3.dcache.demand_mshr_miss_latency::.cpu3.data  32278563984                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total  32278563984                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::.cpu3.data  32278563984                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total  32278563984                       # number of overall MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_rate::.cpu3.data     0.053706                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.053706                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::.cpu3.data     0.053706                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.053706                       # mshr miss rate for overall accesses
system.cpu3.dcache.demand_avg_mshr_miss_latency::.cpu3.data 105657.455545                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 105657.455545                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::.cpu3.data 105657.455545                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 105657.455545                       # average overall mshr miss latency
system.cpu3.dcache.replacements                495801                       # number of replacements
system.cpu3.dcache.ReadReq_hits::.cpu3.data      4109725                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total        4109725                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_misses::.cpu3.data       659307                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total       659307                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_miss_latency::.cpu3.data  66969316500                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total  66969316500                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_accesses::.cpu3.data      4769032                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total      4769032                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_miss_rate::.cpu3.data     0.138248                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.138248                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::.cpu3.data 101575.315445                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 101575.315445                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_mshr_hits::.cpu3.data       509461                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total       509461                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::.cpu3.data       149846                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total       149846                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::.cpu3.data  13641368000                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total  13641368000                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::.cpu3.data     0.031421                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.031421                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::.cpu3.data 91035.916875                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 91035.916875                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_hits::.cpu3.data       484032                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total        484032                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_misses::.cpu3.data       435308                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total       435308                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_miss_latency::.cpu3.data  61434503023                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total  61434503023                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_accesses::.cpu3.data       919340                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total       919340                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_miss_rate::.cpu3.data     0.473501                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.473501                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_miss_latency::.cpu3.data 141128.816891                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 141128.816891                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_mshr_hits::.cpu3.data       279652                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total       279652                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_misses::.cpu3.data       155656                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total       155656                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_miss_latency::.cpu3.data  18637195984                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total  18637195984                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_rate::.cpu3.data     0.169313                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.169313                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::.cpu3.data 119733.232153                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 119733.232153                       # average WriteReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_hits::.cpu3.data          330                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total          330                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_misses::.cpu3.data          233                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_misses::total          233                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_miss_latency::.cpu3.data      4667000                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_miss_latency::total      4667000                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_accesses::.cpu3.data          563                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total          563                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_miss_rate::.cpu3.data     0.413854                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::total     0.413854                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::.cpu3.data 20030.042918                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::total 20030.042918                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_mshr_hits::.cpu3.data          163                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_hits::total          163                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_misses::.cpu3.data           70                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_misses::total           70                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::.cpu3.data       789500                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::total       789500                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::.cpu3.data     0.124334                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::total     0.124334                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu3.data 11278.571429                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::total 11278.571429                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.StoreCondReq_hits::.cpu3.data          196                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total          196                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_misses::.cpu3.data          188                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_misses::total          188                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_miss_latency::.cpu3.data      1598000                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_miss_latency::total      1598000                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_accesses::.cpu3.data          384                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total          384                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_miss_rate::.cpu3.data     0.489583                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::total     0.489583                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_avg_miss_latency::.cpu3.data         8500                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_avg_miss_latency::total         8500                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_mshr_misses::.cpu3.data          183                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_misses::total          183                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::.cpu3.data      1431000                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::total      1431000                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::.cpu3.data     0.476562                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::total     0.476562                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu3.data  7819.672131                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::total  7819.672131                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_miss_latency::.cpu3.data       374500                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.StoreCondFailReq_miss_latency::total       374500                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::.cpu3.data          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::.cpu3.data       358500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::total       358500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu3.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.SwapReq_hits::.cpu3.data       305696                       # number of SwapReq hits
system.cpu3.dcache.SwapReq_hits::total         305696                       # number of SwapReq hits
system.cpu3.dcache.SwapReq_misses::.cpu3.data       203450                       # number of SwapReq misses
system.cpu3.dcache.SwapReq_misses::total       203450                       # number of SwapReq misses
system.cpu3.dcache.SwapReq_miss_latency::.cpu3.data  19729529500                       # number of SwapReq miss cycles
system.cpu3.dcache.SwapReq_miss_latency::total  19729529500                       # number of SwapReq miss cycles
system.cpu3.dcache.SwapReq_accesses::.cpu3.data       509146                       # number of SwapReq accesses(hits+misses)
system.cpu3.dcache.SwapReq_accesses::total       509146                       # number of SwapReq accesses(hits+misses)
system.cpu3.dcache.SwapReq_miss_rate::.cpu3.data     0.399591                       # miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_miss_rate::total     0.399591                       # miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_avg_miss_latency::.cpu3.data 96974.831654                       # average SwapReq miss latency
system.cpu3.dcache.SwapReq_avg_miss_latency::total 96974.831654                       # average SwapReq miss latency
system.cpu3.dcache.SwapReq_mshr_misses::.cpu3.data       203450                       # number of SwapReq MSHR misses
system.cpu3.dcache.SwapReq_mshr_misses::total       203450                       # number of SwapReq MSHR misses
system.cpu3.dcache.SwapReq_mshr_miss_latency::.cpu3.data  19526079500                       # number of SwapReq MSHR miss cycles
system.cpu3.dcache.SwapReq_mshr_miss_latency::total  19526079500                       # number of SwapReq MSHR miss cycles
system.cpu3.dcache.SwapReq_mshr_miss_rate::.cpu3.data     0.399591                       # mshr miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_mshr_miss_rate::total     0.399591                       # mshr miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_avg_mshr_miss_latency::.cpu3.data 95974.831654                       # average SwapReq mshr miss latency
system.cpu3.dcache.SwapReq_avg_mshr_miss_latency::total 95974.831654                       # average SwapReq mshr miss latency
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED 487804300500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse           29.197538                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs            5407428                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs           508750                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs            10.628851                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle        330734500                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::.cpu3.data    29.197538                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::.cpu3.data     0.912423                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.912423                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024           25                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::1            2                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::3           23                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024     0.781250                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses         12905705                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses        12905705                       # Number of data accesses
system.cpu0.numPwrStateTransitions                 20                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples           10                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean       671319700                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   922751604.194494                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10           10    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value       228000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value   2428087000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total             10                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON   481091103500                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED   6713197000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 487804300500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst     86169635                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        86169635                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst     86169635                       # number of overall hits
system.cpu0.icache.overall_hits::total       86169635                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst     13808850                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total      13808850                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst     13808850                       # number of overall misses
system.cpu0.icache.overall_misses::total     13808850                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst 179275913996                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total 179275913996                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst 179275913996                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total 179275913996                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst     99978485                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     99978485                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst     99978485                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     99978485                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.138118                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.138118                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.138118                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.138118                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 12982.682410                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 12982.682410                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 12982.682410                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 12982.682410                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs         3253                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs               61                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    53.327869                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks     12797298                       # number of writebacks
system.cpu0.icache.writebacks::total         12797298                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.cpu0.inst      1011519                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total      1011519                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.cpu0.inst      1011519                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total      1011519                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.cpu0.inst     12797331                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total     12797331                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst     12797331                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total     12797331                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst 157261982997                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total 157261982997                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst 157261982997                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total 157261982997                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.128001                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.128001                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.128001                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.128001                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 12288.654798                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 12288.654798                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 12288.654798                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 12288.654798                       # average overall mshr miss latency
system.cpu0.icache.replacements              12797298                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst     86169635                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       86169635                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst     13808850                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total     13808850                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst 179275913996                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total 179275913996                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst     99978485                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     99978485                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.138118                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.138118                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 12982.682410                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 12982.682410                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.cpu0.inst      1011519                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total      1011519                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst     12797331                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total     12797331                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst 157261982997                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total 157261982997                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.128001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.128001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 12288.654798                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 12288.654798                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 487804300500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse           31.999921                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs           98965543                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs         12797298                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs             7.733316                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle            97500                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst    31.999921                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.999998                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999998                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           31                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::1            1                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses        212754300                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses       212754300                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 487804300500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data    238783762                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total       238783762                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data    238783762                       # number of overall hits
system.cpu0.dcache.overall_hits::total      238783762                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data     15442378                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total      15442378                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data     15442378                       # number of overall misses
system.cpu0.dcache.overall_misses::total     15442378                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data 428864043569                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 428864043569                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data 428864043569                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 428864043569                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data    254226140                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total    254226140                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data    254226140                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total    254226140                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.060743                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.060743                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.060743                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.060743                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 27771.891322                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 27771.891322                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 27771.891322                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 27771.891322                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs      4281485                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets       142269                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs            81106                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets           1664                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    52.788758                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets    85.498197                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks     11570091                       # number of writebacks
system.cpu0.dcache.writebacks::total         11570091                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data      4042737                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total      4042737                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data      4042737                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total      4042737                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data     11399641                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total     11399641                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data     11399641                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total     11399641                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data 209519974950                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 209519974950                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data 209519974950                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 209519974950                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.044841                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.044841                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.044841                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.044841                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 18379.523965                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 18379.523965                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 18379.523965                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 18379.523965                       # average overall mshr miss latency
system.cpu0.dcache.replacements              11570091                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data    172640792                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total      172640792                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data     11770196                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total     11770196                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data 281762802000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 281762802000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data    184410988                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total    184410988                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.063826                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.063826                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 23938.666952                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 23938.666952                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data      2311091                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total      2311091                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data      9459105                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total      9459105                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data 157768170500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total 157768170500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.051294                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.051294                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 16678.974438                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 16678.974438                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data     66142970                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total      66142970                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data      3672182                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total      3672182                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data 147101241569                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total 147101241569                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data     69815152                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total     69815152                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.052599                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.052599                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 40058.265513                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 40058.265513                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data      1731646                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total      1731646                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data      1940536                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total      1940536                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data  51751804450                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total  51751804450                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.027795                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.027795                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 26668.819568                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 26668.819568                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data         1202                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         1202                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data          903                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total          903                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data      9555500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total      9555500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data         2105                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         2105                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.428979                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.428979                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data 10581.949059                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total 10581.949059                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.cpu0.data          871                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total          871                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.cpu0.data           32                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total           32                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.cpu0.data      1566000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total      1566000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.cpu0.data     0.015202                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.015202                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu0.data 48937.500000                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 48937.500000                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data         1733                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         1733                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data          270                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total          270                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.cpu0.data      2790000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total      2790000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data         2003                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         2003                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.134798                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.134798                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.cpu0.data 10333.333333                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total 10333.333333                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.cpu0.data          265                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total          265                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.cpu0.data      2527000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total      2527000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.cpu0.data     0.132302                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.132302                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu0.data  9535.849057                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total  9535.849057                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_miss_latency::.cpu0.data        11500                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_miss_latency::total        11500                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::.cpu0.data         9500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::total         9500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.SwapReq_hits::.cpu0.data       318411                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_hits::total         318411                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_misses::.cpu0.data       190987                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_misses::total       190987                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_miss_latency::.cpu0.data  16859415000                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_miss_latency::total  16859415000                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_accesses::.cpu0.data       509398                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_accesses::total       509398                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_miss_rate::.cpu0.data     0.374927                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_miss_rate::total     0.374927                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_miss_latency::.cpu0.data 88275.196741                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_avg_miss_latency::total 88275.196741                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_mshr_misses::.cpu0.data       190987                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_misses::total       190987                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_miss_latency::.cpu0.data  16668428000                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_latency::total  16668428000                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_rate::.cpu0.data     0.374927                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_mshr_miss_rate::total     0.374927                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::.cpu0.data 87275.196741                       # average SwapReq mshr miss latency
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::total 87275.196741                       # average SwapReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 487804300500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           31.850609                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs          250696106                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs         11590343                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            21.629740                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle           294500                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    31.850609                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.995332                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.995332                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses        521069667                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses       521069667                       # Number of data accesses
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 487804300500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst            12767970                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data            10883782                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst               12555                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data               95658                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu2.inst                3934                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu2.data               82822                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu3.inst                1543                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu3.data               81269                       # number of demand (read+write) hits
system.l2.demand_hits::total                 23929533                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst           12767970                       # number of overall hits
system.l2.overall_hits::.cpu0.data           10883782                       # number of overall hits
system.l2.overall_hits::.cpu1.inst              12555                       # number of overall hits
system.l2.overall_hits::.cpu1.data              95658                       # number of overall hits
system.l2.overall_hits::.cpu2.inst               3934                       # number of overall hits
system.l2.overall_hits::.cpu2.data              82822                       # number of overall hits
system.l2.overall_hits::.cpu3.inst               1543                       # number of overall hits
system.l2.overall_hits::.cpu3.data              81269                       # number of overall hits
system.l2.overall_hits::total                23929533                       # number of overall hits
system.l2.demand_misses::.cpu0.inst             29360                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data            684139                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst              2505                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data            446946                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu2.inst              1486                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu2.data            448560                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu3.inst              1391                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu3.data            415056                       # number of demand (read+write) misses
system.l2.demand_misses::total                2029443                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst            29360                       # number of overall misses
system.l2.overall_misses::.cpu0.data           684139                       # number of overall misses
system.l2.overall_misses::.cpu1.inst             2505                       # number of overall misses
system.l2.overall_misses::.cpu1.data           446946                       # number of overall misses
system.l2.overall_misses::.cpu2.inst             1486                       # number of overall misses
system.l2.overall_misses::.cpu2.data           448560                       # number of overall misses
system.l2.overall_misses::.cpu3.inst             1391                       # number of overall misses
system.l2.overall_misses::.cpu3.data           415056                       # number of overall misses
system.l2.overall_misses::total               2029443                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst   2677705490                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data  72570436668                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst    265256992                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data  53823672762                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu2.inst    146334498                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu2.data  53700627341                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu3.inst    135728997                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu3.data  49888400323                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     233208163071                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst   2677705490                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data  72570436668                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst    265256992                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data  53823672762                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu2.inst    146334498                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu2.data  53700627341                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu3.inst    135728997                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu3.data  49888400323                       # number of overall miss cycles
system.l2.overall_miss_latency::total    233208163071                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst        12797330                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data        11567921                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst           15060                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data          542604                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu2.inst            5420                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu2.data          531382                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu3.inst            2934                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu3.data          496325                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             25958976                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst       12797330                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data       11567921                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst          15060                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data         542604                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu2.inst           5420                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu2.data         531382                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu3.inst           2934                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu3.data         496325                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            25958976                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.002294                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.059141                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.166335                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.823706                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu2.inst       0.274170                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu2.data       0.844138                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu3.inst       0.474097                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu3.data       0.836258                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.078179                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.002294                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.059141                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.166335                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.823706                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu2.inst      0.274170                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu2.data      0.844138                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu3.inst      0.474097                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu3.data      0.836258                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.078179                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 91202.503065                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 106075.573338                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 105891.014770                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 120425.449074                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu2.inst 98475.436070                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu2.data 119717.824463                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu3.inst 97576.561467                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu3.data 120196.793500                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 114912.398659                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 91202.503065                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 106075.573338                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 105891.014770                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 120425.449074                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu2.inst 98475.436070                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu2.data 119717.824463                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu3.inst 97576.561467                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu3.data 120196.793500                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 114912.398659                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs             213709                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                      4291                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs      49.804008                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.unused_prefetches                   3122487                       # number of HardPF blocks evicted w/o reference
system.l2.writebacks::.writebacks             1568419                       # number of writebacks
system.l2.writebacks::total                   1568419                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.inst             93                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu0.data         112338                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.inst            308                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.data          34016                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu2.inst            307                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu2.data          31798                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu3.inst            238                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu3.data          30413                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total              209511                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.inst            93                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu0.data        112338                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.inst           308                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.data         34016                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu2.inst           307                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu2.data         31798                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu3.inst           238                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu3.data         30413                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total             209511                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.inst        29267                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data       571801                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst         2197                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data       412930                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu2.inst         1179                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu2.data       416762                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu3.inst         1153                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu3.data       384643                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           1819932                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst        29267                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data       571801                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst         2197                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data       412930                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu2.inst         1179                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu2.data       416762                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu3.inst         1153                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu3.data       384643                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher      3543206                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          5363138                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst   2378930493                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data  57568097789                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst    220033992                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data  45583245369                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu2.inst    110224498                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu2.data  45717941421                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu3.inst    107320497                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu3.data  42196864401                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 193882658460                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst   2378930493                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data  57568097789                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst    220033992                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data  45583245369                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu2.inst    110224498                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu2.data  45717941421                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu3.inst    107320497                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu3.data  42196864401                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher 331540939507                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 525423597967                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.002287                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.049430                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.145883                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.761015                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu2.inst     0.217528                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu2.data     0.784298                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu3.inst     0.392979                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu3.data     0.774982                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.070108                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.002287                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.049430                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.145883                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.761015                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu2.inst     0.217528                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu2.data     0.784298                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu3.inst     0.392979                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu3.data     0.774982                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.206601                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 81283.715208                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 100678.553883                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 100152.021848                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 110389.764292                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu2.inst 93489.820187                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu2.data 109697.960517                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu3.inst 93079.355594                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu3.data 109703.970698                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 106532.913570                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 81283.715208                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 100678.553883                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 100152.021848                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 110389.764292                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu2.inst 93489.820187                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu2.data 109697.960517                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu3.inst 93079.355594                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu3.data 109703.970698                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 93570.890179                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 97969.434679                       # average overall mshr miss latency
system.l2.replacements                        7357202                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      3383265                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          3383265                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks      3383265                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      3383265                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks     22465760                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total         22465760                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks     22465760                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total     22465760                       # number of WritebackClean accesses(hits+misses)
system.l2.HardPFReq_mshr_misses::.l2.prefetcher      3543206                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total        3543206                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher 331540939507                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total 331540939507                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 93570.890179                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 93570.890179                       # average HardPFReq mshr miss latency
system.l2.UpgradeReq_hits::.cpu0.data               5                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu1.data              12                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu2.data              18                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu3.data              19                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                   54                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu0.data            73                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu1.data            21                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu2.data            19                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu3.data            22                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                135                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu0.data       639000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu3.data        71500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total       710500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu0.data           78                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu1.data           33                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu2.data           37                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu3.data           41                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total              189                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu0.data     0.935897                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu1.data     0.636364                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu2.data     0.513514                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu3.data     0.536585                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.714286                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu0.data  8753.424658                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu3.data         3250                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total  5262.962963                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_hits::.cpu0.data            1                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::.cpu3.data            1                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::total               2                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_misses::.cpu0.data           72                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu1.data           21                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu2.data           19                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu3.data           21                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total           133                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu0.data      1485500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu1.data       423000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu2.data       384500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu3.data       423500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total      2716500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu0.data     0.923077                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu1.data     0.636364                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu2.data     0.513514                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu3.data     0.512195                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.703704                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu0.data 20631.944444                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu1.data 20142.857143                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu2.data 20236.842105                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu3.data 20166.666667                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 20424.812030                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_hits::.cpu0.data            16                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu1.data             6                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu2.data            10                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu3.data             9                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                 41                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_misses::.cpu0.data           55                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu1.data           16                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu2.data           18                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu3.data           29                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total              118                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_miss_latency::.cpu1.data        29500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::.cpu2.data        69000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::total        98500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_accesses::.cpu0.data           71                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu1.data           22                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu2.data           28                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu3.data           38                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total            159                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.cpu0.data     0.774648                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu1.data     0.727273                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu2.data     0.642857                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu3.data     0.763158                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.742138                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_miss_latency::.cpu1.data  1843.750000                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::.cpu2.data  3833.333333                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::total   834.745763                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_mshr_hits::.cpu2.data            1                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_hits::total             1                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_misses::.cpu0.data           55                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu1.data           16                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu2.data           17                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu3.data           29                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total          117                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu0.data      1095500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu1.data       320000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu2.data       338500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu3.data       578500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total      2332500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu0.data     0.774648                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu1.data     0.727273                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu2.data     0.607143                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu3.data     0.763158                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.735849                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu0.data 19918.181818                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu1.data        20000                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu2.data 19911.764706                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu3.data 19948.275862                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 19935.897436                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu0.data          1697838                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data            43162                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu2.data            38247                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu3.data            39392                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total               1818639                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data         417792                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data         330352                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu2.data         338863                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu3.data         307655                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total             1394662                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data  46714509838                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data  40031468426                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu2.data  40675279443                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu3.data  37022802948                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total  164444060655                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data      2115630                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data       373514                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu2.data       377110                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu3.data       347047                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           3213301                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.197479                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.884443                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu2.data     0.898579                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu3.data     0.886494                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.434028                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 111812.839494                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 121178.223307                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu2.data 120034.584605                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu3.data 120338.700648                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 117909.615846                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_hits::.cpu0.data        60035                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu1.data        18375                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu2.data        17492                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu3.data        17147                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total           113049                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_misses::.cpu0.data       357757                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data       311977                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu2.data       321371                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu3.data       290508                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total        1281613                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data  37710796376                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data  34529305468                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu2.data  35260134971                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu3.data  31850078471                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total 139350315286                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.169102                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.835248                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu2.data     0.852194                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu3.data     0.837085                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.398846                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 105408.968590                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 110679.009889                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu2.data 109717.849373                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu3.data 109635.805110                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 108730.416503                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst      12767970                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst         12555                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu2.inst          3934                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu3.inst          1543                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total           12786002                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst        29360                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst         2505                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu2.inst         1486                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu3.inst         1391                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total            34742                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst   2677705490                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst    265256992                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu2.inst    146334498                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu3.inst    135728997                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total   3225025977                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst     12797330                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst        15060                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu2.inst         5420                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu3.inst         2934                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total       12820744                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.002294                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.166335                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu2.inst     0.274170                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu3.inst     0.474097                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.002710                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 91202.503065                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 105891.014770                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu2.inst 98475.436070                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu3.inst 97576.561467                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 92827.873381                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.inst           93                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.inst          308                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu2.inst          307                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu3.inst          238                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total           946                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst        29267                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst         2197                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu2.inst         1179                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu3.inst         1153                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total        33796                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst   2378930493                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst    220033992                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu2.inst    110224498                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu3.inst    107320497                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total   2816509480                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.002287                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.145883                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu2.inst     0.217528                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu3.inst     0.392979                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.002636                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 81283.715208                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 100152.021848                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu2.inst 93489.820187                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu3.inst 93079.355594                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 83338.545390                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data      9185944                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data        52496                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu2.data        44575                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu3.data        41877                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total           9324892                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data       266347                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data       116594                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu2.data       109697                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu3.data       107401                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total          600039                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data  25855926830                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data  13792204336                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu2.data  13025347898                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu3.data  12865597375                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total  65539076439                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data      9452291                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data       169090                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu2.data       154272                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu3.data       149278                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total       9924931                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.028178                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.689538                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu2.data     0.711062                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu3.data     0.719470                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.060458                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 97076.095582                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 118292.573683                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu2.data 118739.326490                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu3.data 119790.294085                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 109224.694460                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu0.data        52303                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu1.data        15641                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu2.data        14306                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu3.data        13266                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total        95516                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu0.data       214044                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data       100953                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu2.data        95391                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu3.data        94135                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total       504523                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data  19857301413                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data  11053939901                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu2.data  10457806450                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu3.data  10346785930                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total  51715833694                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.022645                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.597037                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu2.data     0.618330                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu3.data     0.630602                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.050834                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 92772.053470                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 109495.903054                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu2.data 109630.955226                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu3.data 109914.335051                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 102504.412473                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu0.data           82                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu1.data            5                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu2.data            2                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu3.data            3                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total                92                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.cpu0.data         1178                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu1.data           36                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu2.data           16                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu3.data           18                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total            1248                       # number of InvalidateReq misses
system.l2.InvalidateReq_miss_latency::.cpu0.data     21901496                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::.cpu1.data       993999                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::.cpu2.data      1009499                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::.cpu3.data       403497                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::total     24308491                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_accesses::.cpu0.data         1260                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu1.data           41                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu2.data           18                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu3.data           21                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total          1340                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu0.data     0.934921                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu1.data     0.878049                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu2.data     0.888889                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu3.data     0.857143                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.931343                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_miss_latency::.cpu0.data 18592.101868                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::.cpu1.data 27611.083333                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::.cpu2.data 63093.687500                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::.cpu3.data 22416.500000                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::total 19477.957532                       # average InvalidateReq miss latency
system.l2.InvalidateReq_mshr_hits::.cpu0.data          293                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::.cpu1.data           14                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::.cpu2.data            8                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::.cpu3.data            9                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::total          324                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_misses::.cpu0.data          885                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu1.data           22                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu2.data            8                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu3.data            9                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total          924                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu0.data     17557482                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu1.data       447998                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu2.data       165497                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu3.data       180499                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total     18351476                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu0.data     0.702381                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu1.data     0.536585                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu2.data     0.444444                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu3.data     0.428571                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.689552                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu0.data 19838.962712                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu1.data 20363.545455                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu2.data 20687.125000                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu3.data 20055.444444                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 19860.904762                       # average InvalidateReq mshr miss latency
system.l2.prefetcher.pwrStateResidencyTicks::UNDEFINED 487804300500                       # Cumulative time (in ticks) in various power states
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 487804300500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                    63.999881                       # Cycle average of tags in use
system.l2.tags.total_refs                    55041019                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   7357608                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      7.480831                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      29.639705                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        2.879942                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data        9.330633                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        0.021795                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data        0.432502                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.inst        0.018654                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.data        0.425260                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu3.inst        0.003950                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu3.data        0.355870                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher    20.891569                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.463120                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.044999                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.145791                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.000341                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.006758                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.inst       0.000291                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.data       0.006645                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu3.inst       0.000062                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu3.data       0.005560                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.326431                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999998                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022            54                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024            10                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::0           54                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0            7                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1            2                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.843750                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.156250                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                 421835192                       # Number of tag accesses
system.l2.tags.data_accesses                421835192                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 487804300500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst       1873088                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data      36764864                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst        140608                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data      26534784                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu2.inst         75456                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu2.data      26775552                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu3.inst         73792                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu3.data      24714112                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.l2.prefetcher    219860288                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          336812544                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst      1873088                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst       140608                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu2.inst        75456                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu3.inst        73792                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       2162944                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks    100378816                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       100378816                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst          29267                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data         574451                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst           2197                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data         414606                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu2.inst           1179                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu2.data         418368                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu3.inst           1153                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu3.data         386158                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.l2.prefetcher      3435317                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             5262696                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks      1568419                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            1568419                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst          3839835                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data         75368060                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst           288247                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data         54396372                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu2.inst           154685                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu2.data         54889947                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu3.inst           151274                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu3.data         50663990                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.l2.prefetcher    450714124                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             690466533                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst      3839835                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst       288247                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu2.inst       154685                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu3.inst       151274                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          4434040                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      205776816                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            205776816                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      205776816                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst         3839835                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data        75368060                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst          288247                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data        54396372                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu2.inst          154685                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu2.data        54889947                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu3.inst          151274                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu3.data        50663990                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.l2.prefetcher    450714124                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            896243349                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples   1555415.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples     29266.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples    555877.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples      2197.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples    409368.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu2.inst::samples      1179.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu2.data::samples    412025.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu3.inst::samples      1153.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu3.data::samples    378105.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.l2.prefetcher::samples   3421602.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.002411036750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        95962                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        95962                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             8651205                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            1468420                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     5262696                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    1568419                       # Number of write requests accepted
system.mem_ctrls.readBursts                   5262696                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  1568419                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                  51924                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                 13004                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            254092                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            250742                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            263518                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            340396                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            307441                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            381366                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            364074                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            331383                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            391007                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            429416                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           436105                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           323160                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           319154                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           280230                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           271510                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           267178                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             74327                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             70981                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             67737                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             66487                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4            103170                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5            126415                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            113289                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            102003                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            128705                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9            141843                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10           121560                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11           102169                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            96464                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            83891                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            80508                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            75844                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       3.36                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.94                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                 242989769927                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                26053860000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            340691744927                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     46632.20                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                65382.20                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         3                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  3995606                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  953544                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 76.68                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                61.30                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               5262696                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              1568419                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  470744                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  547073                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                  652386                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                  587118                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  581178                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                  531250                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                  442455                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                  367680                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                  283865                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                  200582                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                 170728                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                 156808                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                  90625                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                  56454                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                  32015                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                  16741                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                  11352                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                   8074                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                   2623                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                   1021                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   7449                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   7916                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  17005                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  34894                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  59076                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  81384                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  95793                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 103305                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 105817                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 106354                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 106802                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 108961                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 104383                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 102408                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                 100575                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  98915                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  97625                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  98388                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                  14394                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   6920                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   3975                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   2550                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   1844                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   1531                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                   1404                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                   1679                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                   2135                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                   2672                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                   3138                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                   3664                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                   4249                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                   5008                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                   5794                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                   6293                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                   6758                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                   6867                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                   6878                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                   6925                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                   7253                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                   8434                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                   5504                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                   1456                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                    555                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                    253                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                    106                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                     62                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                     27                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                     17                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      5                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      1817010                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    238.321938                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   174.356315                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   223.132055                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       482052     26.53%     26.53% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       858702     47.26%     73.79% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383       165116      9.09%     82.88% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511       128864      7.09%     89.97% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        48237      2.65%     92.62% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        25013      1.38%     94.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        19616      1.08%     95.08% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        13274      0.73%     95.81% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        76136      4.19%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      1817010                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        95962                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      54.300296                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     49.535837                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    266.660807                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-4095        95957     99.99%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-8191            4      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::77824-81919            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         95962                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        95962                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.208426                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.194126                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.716388                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            87475     91.16%     91.16% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              527      0.55%     91.71% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             5546      5.78%     97.48% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19             1627      1.70%     99.18% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20              546      0.57%     99.75% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21              158      0.16%     99.91% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22               60      0.06%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23               17      0.02%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24                6      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         95962                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              333489408                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                 3323136                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                99545152                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               336812544                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            100378816                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       683.65                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       204.07                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    690.47                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    205.78                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         6.94                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     5.34                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.59                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  487804287500                       # Total gap between requests
system.mem_ctrls.avgGap                      71409.18                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst      1873024                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data     35576128                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst       140608                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data     26199552                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu2.inst        75456                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu2.data     26369600                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu3.inst        73792                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu3.data     24198720                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.l2.prefetcher    218982528                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks     99545152                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 3839703.746113242581                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 72931148.748656839132                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 288246.741276935500                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 53709145.190285176039                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu2.inst 154684.983143152902                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu2.data 54057744.003017455339                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu3.inst 151273.779104372603                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu3.data 49607434.733962535858                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.l2.prefetcher 448914713.903798401356                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 204067803.211177289486                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst        29267                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data       574451                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst         2197                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data       414606                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu2.inst         1179                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu2.data       418368                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu3.inst         1153                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu3.data       386158                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.l2.prefetcher      3435317                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks      1568419                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst   1164867529                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data  33815936010                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst    126910159                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data  28282395735                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu2.inst     60233071                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu2.data  28266912385                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu3.inst     58491330                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu3.data  26121513090                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.l2.prefetcher 222794485618                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 11686114415109                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     39801.40                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     58866.53                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     57765.21                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     68215.11                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu2.inst     51088.27                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu2.data     67564.71                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu3.inst     50729.69                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu3.data     67644.62                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.l2.prefetcher     64854.13                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   7450888.07                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    73.15                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy           6966205260                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy           3702618315                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy         19404806400                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         4337736480                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     38506581360.000008                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      77487374910                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy     122064325440                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       272469648165                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        558.563440                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE 316476156322                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  16288740000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 155039404178                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy           6007281840                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy           3192934635                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy         17800105680                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         3781414980                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     38506581360.000008                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     128043388110                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      79490840640                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       276822547245                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        567.486894                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE 205264084691                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  16288740000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 266251475809                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.numPwrStateTransitions                261                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples          131                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean    3281026622.137404                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   19947342045.905704                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10          128     97.71%     97.71% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::5e+10-1e+11            1      0.76%     98.47% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1e+11-1.5e+11            1      0.76%     99.24% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1.5e+11-2e+11            1      0.76%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value        12500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value 197660890500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total            131                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON    57989813000                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED 429814487500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 487804300500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst      3587005                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         3587005                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst      3587005                       # number of overall hits
system.cpu1.icache.overall_hits::total        3587005                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst        16954                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total         16954                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst        16954                       # number of overall misses
system.cpu1.icache.overall_misses::total        16954                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst    478804500                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total    478804500                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst    478804500                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total    478804500                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst      3603959                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      3603959                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst      3603959                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      3603959                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.004704                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.004704                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.004704                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.004704                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 28241.388463                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 28241.388463                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 28241.388463                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 28241.388463                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs          416                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs               11                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs    37.818182                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks        15029                       # number of writebacks
system.cpu1.icache.writebacks::total            15029                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.cpu1.inst         1893                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total         1893                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.cpu1.inst         1893                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total         1893                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.cpu1.inst        15061                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total        15061                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst        15061                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total        15061                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst    431256000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total    431256000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst    431256000                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total    431256000                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.004179                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.004179                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.004179                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.004179                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 28633.955249                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 28633.955249                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 28633.955249                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 28633.955249                       # average overall mshr miss latency
system.cpu1.icache.replacements                 15029                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst      3587005                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        3587005                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst        16954                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total        16954                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst    478804500                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total    478804500                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst      3603959                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      3603959                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.004704                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.004704                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 28241.388463                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 28241.388463                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.cpu1.inst         1893                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total         1893                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst        15061                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total        15061                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst    431256000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total    431256000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.004179                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.004179                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 28633.955249                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 28633.955249                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 487804300500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse           31.978783                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs            3502626                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs            15029                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs           233.057822                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle        318927000                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst    31.978783                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.999337                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.999337                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::0           11                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::1            4                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3           16                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses          7222979                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses         7222979                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 487804300500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data      5651770                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         5651770                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data      5651770                       # number of overall hits
system.cpu1.dcache.overall_hits::total        5651770                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data      1239799                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total       1239799                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data      1239799                       # number of overall misses
system.cpu1.dcache.overall_misses::total      1239799                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data 139901489721                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 139901489721                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data 139901489721                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 139901489721                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data      6891569                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total      6891569                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data      6891569                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total      6891569                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.179901                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.179901                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.179901                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.179901                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 112842.073369                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 112842.073369                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 112842.073369                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 112842.073369                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs      1090065                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets        78894                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs            16700                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets            787                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    65.273353                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets   100.246506                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks       542535                       # number of writebacks
system.cpu1.dcache.writebacks::total           542535                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data       893297                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total       893297                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data       893297                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total       893297                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data       346502                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total       346502                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data       346502                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total       346502                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data  36256757107                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total  36256757107                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data  36256757107                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total  36256757107                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.050279                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.050279                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.050279                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.050279                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 104636.501685                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 104636.501685                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 104636.501685                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 104636.501685                       # average overall mshr miss latency
system.cpu1.dcache.replacements                542535                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data      4896335                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        4896335                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data       736063                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       736063                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data  72221723500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total  72221723500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data      5632398                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      5632398                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.130684                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.130684                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 98118.942944                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 98118.942944                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data       566435                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total       566435                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data       169628                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total       169628                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data  14737791000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total  14737791000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.030116                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.030116                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 86883.008701                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 86883.008701                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data       755435                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total        755435                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data       503736                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total       503736                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data  67679766221                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total  67679766221                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data      1259171                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      1259171                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.400054                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.400054                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 134355.627196                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 134355.627196                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data       326862                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total       326862                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data       176874                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total       176874                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data  21518966107                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total  21518966107                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.140469                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.140469                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 121662.687037                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 121662.687037                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data          283                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total          283                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data          249                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total          249                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.cpu1.data      5907000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total      5907000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data          532                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total          532                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.468045                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.468045                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.cpu1.data 23722.891566                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 23722.891566                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.cpu1.data          163                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total          163                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_misses::.cpu1.data           86                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total           86                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.cpu1.data       964000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total       964000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.cpu1.data     0.161654                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.161654                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu1.data 11209.302326                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 11209.302326                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data          187                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total          187                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data          148                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total          148                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.cpu1.data      1032000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total      1032000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data          335                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total          335                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.441791                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.441791                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.cpu1.data  6972.972973                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  6972.972973                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.cpu1.data          146                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total          146                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.cpu1.data       905000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total       905000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.cpu1.data     0.435821                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.435821                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu1.data  6198.630137                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  6198.630137                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_miss_latency::.cpu1.data       467500                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::total       467500                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::.cpu1.data       448500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::total       448500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.SwapReq_hits::.cpu1.data       292163                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_hits::total         292163                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_misses::.cpu1.data       217023                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_misses::total       217023                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_miss_latency::.cpu1.data  19999863000                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_miss_latency::total  19999863000                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_accesses::.cpu1.data       509186                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_accesses::total       509186                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_miss_rate::.cpu1.data     0.426216                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_miss_rate::total     0.426216                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_miss_latency::.cpu1.data 92155.499648                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_avg_miss_latency::total 92155.499648                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_mshr_misses::.cpu1.data       217023                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_misses::total       217023                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_miss_latency::.cpu1.data  19782840000                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_latency::total  19782840000                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_rate::.cpu1.data     0.426216                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_mshr_miss_rate::total     0.426216                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::.cpu1.data 91155.499648                       # average SwapReq mshr miss latency
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::total 91155.499648                       # average SwapReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 487804300500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           29.626339                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs            6506705                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs           563349                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            11.550043                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle        318938500                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    29.626339                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.925823                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.925823                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           30                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0            3                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1            2                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::3           25                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.937500                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses         15366623                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses        15366623                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 487804300500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp          22748106                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      4951684                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean     22576755                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         5788783                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq          5645118                       # Transaction distribution
system.tol2bus.trans_dist::HardPFResp              31                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq            1046                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq           696                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp           1742                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq           65                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp           65                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          3283182                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         3283182                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq      12820746                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq      9927361                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq         1340                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp         1340                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side     38391958                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side     34730347                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side        45150                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side      1649006                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.icache.mem_side::system.l2.cpu_side        16228                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.dcache.mem_side::system.l2.cpu_side      1612247                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.icache.mem_side::system.l2.cpu_side         8770                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.dcache.mem_side::system.l2.cpu_side      1501444                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              77955150                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side   1638056128                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side   1480832768                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side      1925696                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side     69449152                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.icache.mem_side::system.l2.cpu_side       691712                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.dcache.mem_side::system.l2.cpu_side     67992512                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.icache.mem_side::system.l2.cpu_side       373504                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.dcache.mem_side::system.l2.cpu_side     63496192                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             3322817664                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                        13076123                       # Total snoops (count)
system.tol2bus.snoopTraffic                 105012992                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         39037682                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.072909                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.306937                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               36514541     93.54%     93.54% # Request fanout histogram
system.tol2bus.snoop_fanout::1                2360286      6.05%     99.58% # Request fanout histogram
system.tol2bus.snoop_fanout::2                  38921      0.10%     99.68% # Request fanout histogram
system.tol2bus.snoop_fanout::3                  87679      0.22%     99.91% # Request fanout histogram
system.tol2bus.snoop_fanout::4                  36244      0.09%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                     11      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              5                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           39037682                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy        51959148118                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             10.7                       # Layer utilization (%)
system.tol2bus.respLayer5.occupancy         824918715                       # Layer occupancy (ticks)
system.tol2bus.respLayer5.utilization             0.2                       # Layer utilization (%)
system.tol2bus.respLayer4.occupancy           8284120                       # Layer occupancy (ticks)
system.tol2bus.respLayer4.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer7.occupancy         763948311                       # Layer occupancy (ticks)
system.tol2bus.respLayer7.utilization             0.2                       # Layer utilization (%)
system.tol2bus.respLayer6.occupancy           4519692                       # Layer occupancy (ticks)
system.tol2bus.respLayer6.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       17386953741                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             3.6                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy       19232319202                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             3.9                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy         845895133                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             0.2                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy          22756114                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (%)
system.tol2bus.snoopLayer0.occupancy            46519                       # Layer occupancy (ticks)
system.tol2bus.snoopLayer0.utilization            0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               531452032000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 434591                       # Simulator instruction rate (inst/s)
host_mem_usage                                 747188                       # Number of bytes of host memory used
host_op_rate                                   435961                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  1653.63                       # Real time elapsed on the host
host_tick_rate                               26395171                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   718650134                       # Number of instructions simulated
sim_ops                                     720915954                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.043648                       # Number of seconds simulated
sim_ticks                                 43647731500                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            95.088142                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits                7451839                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups             7836770                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect          1359027                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted         13501821                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits             34764                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups          56732                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses           21968                       # Number of indirect misses.
system.cpu0.branchPred.lookups               14502154                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted        12383                       # Number of mispredicted indirect branches.
system.cpu0.commit.amos                          4256                       # Number of atomic instructions committed
system.cpu0.commit.branchMispredicts          1140499                       # The number of times a branch was mispredicted
system.cpu0.commit.branches                   5976252                       # Number of branches committed
system.cpu0.commit.bw_lim_events              1413412                       # number cycles where commit BW limit reached
system.cpu0.commit.commitNonSpecStalls         140270                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.commitSquashedInsts       22804243                       # The number of squashed insts skipped by commit
system.cpu0.commit.committedInsts            27469108                       # Number of instructions committed
system.cpu0.commit.committedOps              27534250                       # Number of ops (including micro ops) committed
system.cpu0.commit.committed_per_cycle::samples     70764993                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.389094                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     1.352492                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0     60551570     85.57%     85.57% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1      5606768      7.92%     93.49% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2      1431999      2.02%     95.51% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3       756623      1.07%     96.58% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4       350632      0.50%     97.08% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5       162254      0.23%     97.31% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6       169624      0.24%     97.55% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7       322111      0.46%     98.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8      1413412      2.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total     70764993                       # Number of insts commited each cycle
system.cpu0.commit.fp_insts                      3262                       # Number of committed floating point instructions.
system.cpu0.commit.function_calls               70067                       # Number of function calls committed.
system.cpu0.commit.int_insts                 27094550                       # Number of committed integer instructions.
system.cpu0.commit.loads                      6791393                       # Number of loads committed
system.cpu0.commit.membars                      98085                       # Number of memory barriers committed
system.cpu0.commit.op_class_0::No_OpClass        98769      0.36%      0.36% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu        19566069     71.06%     71.42% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult           6774      0.02%     71.44% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv            1882      0.01%     71.45% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd            16      0.00%     71.45% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp           456      0.00%     71.45% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt          1369      0.00%     71.46% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult            0      0.00%     71.46% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     71.46% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv           228      0.00%     71.46% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc          310      0.00%     71.46% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     71.46% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     71.46% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     71.46% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     71.46% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     71.46% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     71.46% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     71.46% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     71.46% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     71.46% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     71.46% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     71.46% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdDiv              0      0.00%     71.46% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     71.46% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     71.46% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     71.46% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     71.46% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     71.46% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     71.46% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     71.46% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     71.46% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     71.46% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     71.46% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAdd            0      0.00%     71.46% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAlu            0      0.00%     71.46% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceCmp            0      0.00%     71.46% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     71.46% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     71.46% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAes              0      0.00%     71.46% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAesMix            0      0.00%     71.46% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash            0      0.00%     71.46% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash2            0      0.00%     71.46% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash            0      0.00%     71.46% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash2            0      0.00%     71.46% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma2            0      0.00%     71.46% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma3            0      0.00%     71.46% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdPredAlu            0      0.00%     71.46% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead        6795075     24.68%     96.14% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite       1062419      3.86%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead          574      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite          309      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total         27534250                       # Class of committed instruction
system.cpu0.commit.refs                       7858377                       # Number of memory references committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.committedInsts                   27469108                       # Number of Instructions Simulated
system.cpu0.committedOps                     27534250                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              3.061402                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        3.061402                       # CPI: Total CPI of All Threads
system.cpu0.decode.BlockedCycles             36842825                       # Number of cycles decode is blocked
system.cpu0.decode.BranchMispred               220517                       # Number of times decode detected a branch misprediction
system.cpu0.decode.BranchResolved             6420655                       # Number of times decode resolved a branch
system.cpu0.decode.DecodedInsts              55769978                       # Number of instructions handled by decode
system.cpu0.decode.IdleCycles                 7734170                       # Number of cycles decode is idle
system.cpu0.decode.RunCycles                 28008155                       # Number of cycles decode is running
system.cpu0.decode.SquashCycles               1143292                       # Number of cycles decode is squashing
system.cpu0.decode.SquashedInsts               670962                       # Number of squashed instructions handled by decode
system.cpu0.decode.UnblockCycles              1035966                       # Number of cycles decode is unblocking
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.fetch.Branches                   14502154                       # Number of branches that fetch encountered
system.cpu0.fetch.CacheLines                  3800803                       # Number of cache lines fetched
system.cpu0.fetch.Cycles                     66431057                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.IcacheSquashes                86557                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.IcacheWaitRetryStallCycles          706                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.Insts                      63844714                       # Number of instructions fetch has processed
system.cpu0.fetch.MiscStallCycles                 109                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.PendingTrapStallCycles          144                       # Number of stall cycles due to pending traps
system.cpu0.fetch.SquashCycles                2723664                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.branchRate                 0.172452                       # Number of branch fetches per cycle
system.cpu0.fetch.icacheStallCycles           6970560                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.predictedBranches           7486603                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.rate                       0.759207                       # Number of inst fetches per cycle
system.cpu0.fetch.rateDist::samples          74764408                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             0.858981                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            1.046111                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0                36375653     48.65%     48.65% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1                20321719     27.18%     75.83% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2                11833850     15.83%     91.66% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3                 5492664      7.35%     99.01% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                  253266      0.34%     99.35% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                  291512      0.39%     99.74% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                  133099      0.18%     99.92% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                   16591      0.02%     99.94% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                   46054      0.06%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total            74764408                       # Number of instructions fetched each cycle (Total)
system.cpu0.fp_regfile_reads                     2836                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                    2053                       # number of floating regfile writes
system.cpu0.idleCycles                        9329575                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.iew.branchMispredicts             1273671                       # Number of branch mispredicts detected at execute
system.cpu0.iew.exec_branches                 9415797                       # Number of branches executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_rate                    0.526214                       # Inst execution rate
system.cpu0.iew.exec_refs                    12703820                       # number of memory reference insts executed
system.cpu0.iew.exec_stores                   1165384                       # Number of stores executed
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.iewBlockCycles               10967730                       # Number of cycles IEW is blocking
system.cpu0.iew.iewDispLoadInsts             12451289                       # Number of dispatched load instructions
system.cpu0.iew.iewDispNonSpecInsts             70772                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewDispSquashedInsts           586568                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispStoreInsts             1259922                       # Number of dispatched store instructions
system.cpu0.iew.iewDispatchedInsts           50292801                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewExecLoadInsts             11538436                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts          1329280                       # Number of squashed instructions skipped in execute
system.cpu0.iew.iewExecutedInsts             44251438                       # Number of executed instructions
system.cpu0.iew.iewIQFullEvents                 70557                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewLSQFullEvents              4197842                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.iewSquashCycles               1143292                       # Number of cycles IEW is squashing
system.cpu0.iew.iewUnblockCycles              4318430                       # Number of cycles IEW is unblocking
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.cacheBlocked        99781                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.lsq.thread0.forwLoads           20946                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.ignoredResponses          188                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.memOrderViolation          242                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.rescheduledLoads           12                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.squashedLoads      5659896                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.squashedStores       192938                       # Number of stores squashed
system.cpu0.iew.memOrderViolationEvents           242                       # Number of memory order violations
system.cpu0.iew.predictedNotTakenIncorrect       447281                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.predictedTakenIncorrect        826390                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.wb_consumers                 30976505                       # num instructions consuming a value
system.cpu0.iew.wb_count                     42454809                       # cumulative count of insts written-back
system.cpu0.iew.wb_fanout                    0.821875                       # average fanout of values written-back
system.cpu0.iew.wb_producers                 25458816                       # num instructions producing a value
system.cpu0.iew.wb_rate                      0.504850                       # insts written-back per cycle
system.cpu0.iew.wb_sent                      42756827                       # cumulative count of insts sent to commit
system.cpu0.int_regfile_reads                56846364                       # number of integer regfile reads
system.cpu0.int_regfile_writes               32164387                       # number of integer regfile writes
system.cpu0.ipc                              0.326648                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.326648                       # IPC: Total IPC of All Threads
system.cpu0.iq.FU_type_0::No_OpClass           101378      0.22%      0.22% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu             32216395     70.68%     70.90% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult                7060      0.02%     70.92% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv                 1961      0.00%     70.92% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd                 18      0.00%     70.92% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                456      0.00%     70.92% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt               1381      0.00%     70.93% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                 0      0.00%     70.93% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc              0      0.00%     70.93% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv                228      0.00%     70.93% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc               316      0.00%     70.93% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     70.93% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     70.93% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     70.93% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     70.93% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     70.93% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     70.93% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     70.93% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     70.93% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     70.93% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     70.93% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     70.93% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdDiv                   0      0.00%     70.93% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     70.93% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     70.93% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     70.93% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     70.93% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     70.93% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     70.93% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     70.93% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     70.93% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     70.93% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     70.93% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAdd             0      0.00%     70.93% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAlu             0      0.00%     70.93% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceCmp             0      0.00%     70.93% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     70.93% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     70.93% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAes                   0      0.00%     70.93% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAesMix                0      0.00%     70.93% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash              0      0.00%     70.93% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash2             0      0.00%     70.93% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash            0      0.00%     70.93% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     70.93% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma2             0      0.00%     70.93% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma3             0      0.00%     70.93% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdPredAlu               0      0.00%     70.93% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead            12077939     26.50%     97.43% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite            1172639      2.57%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead            614      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite           333      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total              45580718                       # Type of FU issued
system.cpu0.iq.fp_alu_accesses                   3391                       # Number of floating point alu accesses
system.cpu0.iq.fp_inst_queue_reads               6745                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_wakeup_accesses         3309                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_writes              3478                       # Number of floating instruction queue writes
system.cpu0.iq.fu_busy_cnt                     260386                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.005713                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                 153890     59.10%     59.10% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                    25      0.01%     59.11% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                     65      0.02%     59.14% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    0      0.00%     59.14% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%     59.14% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0      0.00%     59.14% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%     59.14% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%     59.14% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0      0.00%     59.14% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc                  18      0.01%     59.14% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     59.14% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     59.14% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     59.14% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     59.14% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     59.14% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     59.14% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     59.14% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     59.14% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     59.14% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     59.14% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     59.14% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdDiv                     0      0.00%     59.14% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     59.14% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     59.14% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     59.14% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     59.14% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     59.14% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     59.14% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     59.14% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     59.14% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     59.14% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     59.14% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAdd               0      0.00%     59.14% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAlu               0      0.00%     59.14% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceCmp               0      0.00%     59.14% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     59.14% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     59.14% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAes                     0      0.00%     59.14% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAesMix                  0      0.00%     59.14% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash                0      0.00%     59.14% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash2               0      0.00%     59.14% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash              0      0.00%     59.14% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash2             0      0.00%     59.14% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma2               0      0.00%     59.14% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma3               0      0.00%     59.14% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdPredAlu                 0      0.00%     59.14% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead                 92731     35.61%     94.76% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite                13630      5.23%     99.99% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead               24      0.01%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite               3      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.int_alu_accesses              45736335                       # Number of integer alu accesses
system.cpu0.iq.int_inst_queue_reads         166248720                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_wakeup_accesses     42451500                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.int_inst_queue_writes         73048103                       # Number of integer instruction queue writes
system.cpu0.iq.iqInstsAdded                  50083954                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqInstsIssued                 45580718                       # Number of instructions issued
system.cpu0.iq.iqNonSpecInstsAdded             208847                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqSquashedInstsExamined       22758553                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedInstsIssued            69235                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedNonSpecRemoved         68577                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.iqSquashedOperandsExamined      9176190                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.issued_per_cycle::samples     74764408                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.609658                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       1.116298                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0           50322454     67.31%     67.31% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1           12990934     17.38%     84.68% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2            6013535      8.04%     92.73% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3            2804921      3.75%     96.48% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4            1725572      2.31%     98.79% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5             436480      0.58%     99.37% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6             271690      0.36%     99.73% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7             157453      0.21%     99.94% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8              41369      0.06%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total       74764408                       # Number of insts issued each cycle
system.cpu0.iq.rate                          0.542021                       # Inst issue rate
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.memDep0.conflictingLoads           144521                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores           11327                       # Number of conflicting stores.
system.cpu0.memDep0.insertedLoads            12451289                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores            1259922                       # Number of stores inserted to the mem dependence unit.
system.cpu0.misc_regfile_reads                   6151                       # number of misc regfile reads
system.cpu0.misc_regfile_writes                  2379                       # number of misc regfile writes
system.cpu0.numCycles                        84093983                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.quiesceCycles                     3201487                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.rename.BlockCycles               21428936                       # Number of cycles rename is blocking
system.cpu0.rename.CommittedMaps             20468057                       # Number of HB maps that are committed
system.cpu0.rename.IQFullEvents                443505                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.IdleCycles                 9080977                       # Number of cycles rename is idle
system.cpu0.rename.LQFullEvents              10247218                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.ROBFullEvents               282656                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.RenameLookups             69235238                       # Number of register rename lookups that rename has made
system.cpu0.rename.RenamedInsts              53437333                       # Number of instructions processed by rename
system.cpu0.rename.RenamedOperands           40123260                       # Number of destination operands rename has renamed
system.cpu0.rename.RunCycles                 27421245                       # Number of cycles rename is running
system.cpu0.rename.SQFullEvents                547260                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.SquashCycles               1143292                       # Number of cycles rename is squashing
system.cpu0.rename.UnblockCycles             11500832                       # Number of cycles rename is unblocking
system.cpu0.rename.UndoneMaps                19655207                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.fp_rename_lookups             2915                       # Number of floating rename lookups
system.cpu0.rename.int_rename_lookups        69232323                       # Number of integer rename lookups
system.cpu0.rename.serializeStallCycles       4189126                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.serializingInsts             64729                       # count of serializing insts renamed
system.cpu0.rename.skidInsts                  2564287                       # count of insts added to the skid buffer
system.cpu0.rename.tempSerializingInsts         64738                       # count of temporary serializing insts renamed
system.cpu0.rob.rob_reads                   119658744                       # The number of ROB reads
system.cpu0.rob.rob_writes                  104684224                       # The number of ROB writes
system.cpu0.timesIdled                         113094                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.workload.numSyscalls                 2596                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            98.420150                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits                7425758                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups             7544957                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect          1335735                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted         13367694                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits             12462                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups          16545                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses            4083                       # Number of indirect misses.
system.cpu1.branchPred.lookups               14282184                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted         2008                       # Number of mispredicted indirect branches.
system.cpu1.commit.amos                          4072                       # Number of atomic instructions committed
system.cpu1.commit.branchMispredicts          1138612                       # The number of times a branch was mispredicted
system.cpu1.commit.branches                   5718919                       # Number of branches committed
system.cpu1.commit.bw_lim_events              1299817                       # number cycles where commit BW limit reached
system.cpu1.commit.commitNonSpecStalls         128809                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.commitSquashedInsts       23264372                       # The number of squashed insts skipped by commit
system.cpu1.commit.committedInsts            26120721                       # Number of instructions committed
system.cpu1.commit.committedOps              26182049                       # Number of ops (including micro ops) committed
system.cpu1.commit.committed_per_cycle::samples     67195661                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.389639                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     1.342985                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0     57271814     85.23%     85.23% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1      5560534      8.28%     93.51% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2      1377328      2.05%     95.56% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3       712030      1.06%     96.62% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4       334700      0.50%     97.11% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5       158195      0.24%     97.35% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6       166243      0.25%     97.60% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7       315000      0.47%     98.07% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8      1299817      1.93%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total     67195661                       # Number of insts commited each cycle
system.cpu1.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu1.commit.function_calls               20454                       # Number of function calls committed.
system.cpu1.commit.int_insts                 25758714                       # Number of committed integer instructions.
system.cpu1.commit.loads                      6533197                       # Number of loads committed
system.cpu1.commit.membars                      92216                       # Number of memory barriers committed
system.cpu1.commit.op_class_0::No_OpClass        92216      0.35%      0.35% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu        18798492     71.80%     72.15% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult            185      0.00%     72.15% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv             354      0.00%     72.15% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd             0      0.00%     72.15% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     72.15% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt             0      0.00%     72.15% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     72.15% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     72.15% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv             0      0.00%     72.15% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc            0      0.00%     72.15% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     72.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     72.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     72.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     72.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     72.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     72.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     72.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     72.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     72.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     72.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     72.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdDiv              0      0.00%     72.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     72.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     72.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     72.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     72.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     72.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     72.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     72.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     72.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     72.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     72.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAdd            0      0.00%     72.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAlu            0      0.00%     72.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceCmp            0      0.00%     72.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     72.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     72.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAes              0      0.00%     72.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAesMix            0      0.00%     72.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash            0      0.00%     72.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash2            0      0.00%     72.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash            0      0.00%     72.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash2            0      0.00%     72.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma2            0      0.00%     72.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma3            0      0.00%     72.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdPredAlu            0      0.00%     72.15% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead        6537269     24.97%     97.12% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite        753533      2.88%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total         26182049                       # Class of committed instruction
system.cpu1.commit.refs                       7290802                       # Number of memory references committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.committedInsts                   26120721                       # Number of Instructions Simulated
system.cpu1.committedOps                     26182049                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              2.814921                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        2.814921                       # CPI: Total CPI of All Threads
system.cpu1.decode.BlockedCycles             35601269                       # Number of cycles decode is blocked
system.cpu1.decode.BranchMispred               198256                       # Number of times decode detected a branch misprediction
system.cpu1.decode.BranchResolved             6422564                       # Number of times decode resolved a branch
system.cpu1.decode.DecodedInsts              54949895                       # Number of instructions handled by decode
system.cpu1.decode.IdleCycles                 5683929                       # Number of cycles decode is idle
system.cpu1.decode.RunCycles                 27783664                       # Number of cycles decode is running
system.cpu1.decode.SquashCycles               1140211                       # Number of cycles decode is squashing
system.cpu1.decode.SquashedInsts               617916                       # Number of squashed instructions handled by decode
system.cpu1.decode.UnblockCycles              1026400                       # Number of cycles decode is unblocking
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.fetch.Branches                   14282184                       # Number of branches that fetch encountered
system.cpu1.fetch.CacheLines                  3612602                       # Number of cache lines fetched
system.cpu1.fetch.Cycles                     65252991                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.IcacheSquashes                58778                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.IcacheWaitRetryStallCycles           35                       # Number of stall cycles due to full MSHR
system.cpu1.fetch.Insts                      62924805                       # Number of instructions fetch has processed
system.cpu1.fetch.MiscStallCycles                   3                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu1.fetch.SquashCycles                2674668                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.branchRate                 0.194242                       # Number of branch fetches per cycle
system.cpu1.fetch.icacheStallCycles           4645110                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.predictedBranches           7438220                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.rate                       0.855797                       # Number of inst fetches per cycle
system.cpu1.fetch.rateDist::samples          71235473                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             0.887790                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            1.038698                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0                33212097     46.62%     46.62% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1                20172590     28.32%     74.94% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                11770589     16.52%     91.46% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                 5446146      7.65%     99.11% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                  212173      0.30%     99.41% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                  273678      0.38%     99.79% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                  100247      0.14%     99.93% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                   12238      0.02%     99.95% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                   35715      0.05%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total            71235473                       # Number of instructions fetched each cycle (Total)
system.cpu1.idleCycles                        2292286                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.iew.branchMispredicts             1277203                       # Number of branch mispredicts detected at execute
system.cpu1.iew.exec_branches                 9230851                       # Number of branches executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_rate                    0.587202                       # Inst execution rate
system.cpu1.iew.exec_refs                    12183539                       # number of memory reference insts executed
system.cpu1.iew.exec_stores                    880890                       # Number of stores executed
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.iewBlockCycles               11129659                       # Number of cycles IEW is blocking
system.cpu1.iew.iewDispLoadInsts             12256931                       # Number of dispatched load instructions
system.cpu1.iew.iewDispNonSpecInsts             59351                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewDispSquashedInsts           579678                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispStoreInsts             1022468                       # Number of dispatched store instructions
system.cpu1.iew.iewDispatchedInsts           49404345                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewExecLoadInsts             11302649                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts          1333147                       # Number of squashed instructions skipped in execute
system.cpu1.iew.iewExecutedInsts             43175670                       # Number of executed instructions
system.cpu1.iew.iewIQFullEvents                 70413                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewLSQFullEvents              3702073                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.iewSquashCycles               1140211                       # Number of cycles IEW is squashing
system.cpu1.iew.iewUnblockCycles              3824104                       # Number of cycles IEW is unblocking
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.cacheBlocked        78753                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.lsq.thread0.forwLoads           11273                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.ignoredResponses           65                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.memOrderViolation           70                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.squashedLoads      5723734                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.squashedStores       264863                       # Number of stores squashed
system.cpu1.iew.memOrderViolationEvents            70                       # Number of memory order violations
system.cpu1.iew.predictedNotTakenIncorrect       460658                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.predictedTakenIncorrect        816545                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.wb_consumers                 30424553                       # num instructions consuming a value
system.cpu1.iew.wb_count                     41409047                       # cumulative count of insts written-back
system.cpu1.iew.wb_fanout                    0.822463                       # average fanout of values written-back
system.cpu1.iew.wb_producers                 25023084                       # num instructions producing a value
system.cpu1.iew.wb_rate                      0.563176                       # insts written-back per cycle
system.cpu1.iew.wb_sent                      41744897                       # cumulative count of insts sent to commit
system.cpu1.int_regfile_reads                55439520                       # number of integer regfile reads
system.cpu1.int_regfile_writes               31598245                       # number of integer regfile writes
system.cpu1.ipc                              0.355250                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.355250                       # IPC: Total IPC of All Threads
system.cpu1.iq.FU_type_0::No_OpClass            93761      0.21%      0.21% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu             31689784     71.20%     71.41% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult                 236      0.00%     71.41% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                  354      0.00%     71.41% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd                  0      0.00%     71.41% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     71.41% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt                  0      0.00%     71.41% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     71.41% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc              0      0.00%     71.41% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv                  0      0.00%     71.41% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc                 0      0.00%     71.41% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     71.41% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     71.41% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     71.41% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     71.41% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     71.41% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     71.41% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     71.41% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     71.41% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     71.41% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     71.41% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     71.41% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdDiv                   0      0.00%     71.41% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     71.41% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     71.41% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     71.41% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     71.41% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     71.41% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     71.41% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     71.41% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     71.41% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     71.41% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     71.41% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAdd             0      0.00%     71.41% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAlu             0      0.00%     71.41% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceCmp             0      0.00%     71.41% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     71.41% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     71.41% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAes                   0      0.00%     71.41% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAesMix                0      0.00%     71.41% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash              0      0.00%     71.41% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash2             0      0.00%     71.41% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash            0      0.00%     71.41% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     71.41% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma2             0      0.00%     71.41% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma3             0      0.00%     71.41% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdPredAlu               0      0.00%     71.41% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead            11836616     26.59%     98.00% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite             888066      2.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite             0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total              44508817                       # Type of FU issued
system.cpu1.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu1.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu1.iq.fu_busy_cnt                     222401                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.004997                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                 145946     65.62%     65.62% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0      0.00%     65.62% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%     65.62% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0      0.00%     65.62% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%     65.62% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0      0.00%     65.62% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%     65.62% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%     65.62% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0      0.00%     65.62% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc                   0      0.00%     65.62% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     65.62% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     65.62% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     65.62% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     65.62% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     65.62% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     65.62% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     65.62% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     65.62% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     65.62% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     65.62% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     65.62% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdDiv                     0      0.00%     65.62% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     65.62% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     65.62% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     65.62% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     65.62% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     65.62% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     65.62% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     65.62% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     65.62% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     65.62% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     65.62% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAdd               0      0.00%     65.62% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAlu               0      0.00%     65.62% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceCmp               0      0.00%     65.62% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     65.62% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     65.62% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAes                     0      0.00%     65.62% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAesMix                  0      0.00%     65.62% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash                0      0.00%     65.62% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash2               0      0.00%     65.62% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash              0      0.00%     65.62% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash2             0      0.00%     65.62% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma2               0      0.00%     65.62% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma3               0      0.00%     65.62% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdPredAlu                 0      0.00%     65.62% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead                 75818     34.09%     99.71% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite                  637      0.29%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite               0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.int_alu_accesses              44637457                       # Number of integer alu accesses
system.cpu1.iq.int_inst_queue_reads         160549860                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_wakeup_accesses     41409047                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.int_inst_queue_writes         72626703                       # Number of integer instruction queue writes
system.cpu1.iq.iqInstsAdded                  49221130                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqInstsIssued                 44508817                       # Number of instructions issued
system.cpu1.iq.iqNonSpecInstsAdded             183215                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqSquashedInstsExamined       23222296                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedInstsIssued            74352                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedNonSpecRemoved         54406                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.iqSquashedOperandsExamined      9455176                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.issued_per_cycle::samples     71235473                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.624813                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       1.120340                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0           47371899     66.50%     66.50% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1           12531577     17.59%     84.09% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2            6025312      8.46%     92.55% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3            2786150      3.91%     96.46% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4            1682432      2.36%     98.82% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5             410073      0.58%     99.40% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6             245716      0.34%     99.74% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7             144735      0.20%     99.95% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8              37579      0.05%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total       71235473                       # Number of insts issued each cycle
system.cpu1.iq.rate                          0.605334                       # Inst issue rate
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.memDep0.conflictingLoads           135636                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores            9573                       # Number of conflicting stores.
system.cpu1.memDep0.insertedLoads            12256931                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores            1022468                       # Number of stores inserted to the mem dependence unit.
system.cpu1.misc_regfile_reads                   1545                       # number of misc regfile reads
system.cpu1.numCycles                        73527759                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.quiesceCycles                    13690860                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.rename.BlockCycles               21121188                       # Number of cycles rename is blocking
system.cpu1.rename.CommittedMaps             19659605                       # Number of HB maps that are committed
system.cpu1.rename.IQFullEvents                462080                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.IdleCycles                 7020695                       # Number of cycles rename is idle
system.cpu1.rename.LQFullEvents              10115060                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.ROBFullEvents               271095                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.RenameLookups             68228840                       # Number of register rename lookups that rename has made
system.cpu1.rename.RenamedInsts              52588432                       # Number of instructions processed by rename
system.cpu1.rename.RenamedOperands           39641801                       # Number of destination operands rename has renamed
system.cpu1.rename.RunCycles                 27190114                       # Number of cycles rename is running
system.cpu1.rename.SQFullEvents                126481                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.SquashCycles               1140211                       # Number of cycles rename is squashing
system.cpu1.rename.UnblockCycles             10945188                       # Number of cycles rename is unblocking
system.cpu1.rename.UndoneMaps                19982196                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.int_rename_lookups        68228840                       # Number of integer rename lookups
system.cpu1.rename.serializeStallCycles       3818077                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.serializingInsts             54445                       # count of serializing insts renamed
system.cpu1.rename.skidInsts                  2451374                       # count of insts added to the skid buffer
system.cpu1.rename.tempSerializingInsts         54424                       # count of temporary serializing insts renamed
system.cpu1.rob.rob_reads                   115333470                       # The number of ROB reads
system.cpu1.rob.rob_writes                  102940226                       # The number of ROB writes
system.cpu1.timesIdled                          23391                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct            96.781546                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits                7466765                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups             7715071                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect          1349810                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted         13342899                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits             12362                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups          16880                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses            4518                       # Number of indirect misses.
system.cpu2.branchPred.lookups               14238146                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted         1955                       # Number of mispredicted indirect branches.
system.cpu2.commit.amos                          4039                       # Number of atomic instructions committed
system.cpu2.commit.branchMispredicts          1152811                       # The number of times a branch was mispredicted
system.cpu2.commit.branches                   5692250                       # Number of branches committed
system.cpu2.commit.bw_lim_events              1244167                       # number cycles where commit BW limit reached
system.cpu2.commit.commitNonSpecStalls         115158                       # The number of times commit has been forced to stall to communicate backwards
system.cpu2.commit.commitSquashedInsts       23530793                       # The number of squashed insts skipped by commit
system.cpu2.commit.committedInsts            25945356                       # Number of instructions committed
system.cpu2.commit.committedOps              25999852                       # Number of ops (including micro ops) committed
system.cpu2.commit.committed_per_cycle::samples     66620895                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean     0.390266                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev     1.330852                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0     56543763     84.87%     84.87% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1      5717697      8.58%     93.46% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2      1423714      2.14%     95.59% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3       711865      1.07%     96.66% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4       334491      0.50%     97.16% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5       171085      0.26%     97.42% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6       166384      0.25%     97.67% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7       307729      0.46%     98.13% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8      1244167      1.87%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total     66620895                       # Number of insts commited each cycle
system.cpu2.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu2.commit.function_calls               20530                       # Number of function calls committed.
system.cpu2.commit.int_insts                 25589352                       # Number of committed integer instructions.
system.cpu2.commit.loads                      6479756                       # Number of loads committed
system.cpu2.commit.membars                      81987                       # Number of memory barriers committed
system.cpu2.commit.op_class_0::No_OpClass        81987      0.32%      0.32% # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu        18705841     71.95%     72.26% # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult            213      0.00%     72.26% # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv             354      0.00%     72.26% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0      0.00%     72.26% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0      0.00%     72.26% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0      0.00%     72.26% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0      0.00%     72.26% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0      0.00%     72.26% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0      0.00%     72.26% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc            0      0.00%     72.26% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0      0.00%     72.26% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0      0.00%     72.26% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0      0.00%     72.26% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0      0.00%     72.26% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0      0.00%     72.26% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0      0.00%     72.26% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0      0.00%     72.26% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0      0.00%     72.26% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0      0.00%     72.26% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0      0.00%     72.26% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0      0.00%     72.26% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdDiv              0      0.00%     72.26% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0      0.00%     72.26% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0      0.00%     72.26% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0      0.00%     72.26% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0      0.00%     72.26% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0      0.00%     72.26% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0      0.00%     72.26% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0      0.00%     72.26% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0      0.00%     72.26% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0      0.00%     72.26% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0      0.00%     72.26% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAdd            0      0.00%     72.26% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAlu            0      0.00%     72.26% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceCmp            0      0.00%     72.26% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     72.26% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     72.26% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAes              0      0.00%     72.26% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAesMix            0      0.00%     72.26% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash            0      0.00%     72.26% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash2            0      0.00%     72.26% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash            0      0.00%     72.26% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash2            0      0.00%     72.26% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma2            0      0.00%     72.26% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma3            0      0.00%     72.26% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdPredAlu            0      0.00%     72.26% # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead        6483795     24.94%     97.20% # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite        727662      2.80%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::total         25999852                       # Class of committed instruction
system.cpu2.commit.refs                       7211457                       # Number of memory references committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.committedInsts                   25945356                       # Number of Instructions Simulated
system.cpu2.committedOps                     25999852                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                              2.814143                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                        2.814143                       # CPI: Total CPI of All Threads
system.cpu2.decode.BlockedCycles             34744716                       # Number of cycles decode is blocked
system.cpu2.decode.BranchMispred               198133                       # Number of times decode detected a branch misprediction
system.cpu2.decode.BranchResolved             6463167                       # Number of times decode resolved a branch
system.cpu2.decode.DecodedInsts              55080933                       # Number of instructions handled by decode
system.cpu2.decode.IdleCycles                 5769886                       # Number of cycles decode is idle
system.cpu2.decode.RunCycles                 28005552                       # Number of cycles decode is running
system.cpu2.decode.SquashCycles               1154399                       # Number of cycles decode is squashing
system.cpu2.decode.SquashedInsts               620197                       # Number of squashed instructions handled by decode
system.cpu2.decode.UnblockCycles              1018213                       # Number of cycles decode is unblocking
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.fetch.Branches                   14238146                       # Number of branches that fetch encountered
system.cpu2.fetch.CacheLines                  3673329                       # Number of cache lines fetched
system.cpu2.fetch.Cycles                     64650217                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu2.fetch.IcacheSquashes                59986                       # Number of outstanding Icache misses that were squashed
system.cpu2.fetch.IcacheWaitRetryStallCycles           39                       # Number of stall cycles due to full MSHR
system.cpu2.fetch.Insts                      63117633                       # Number of instructions fetch has processed
system.cpu2.fetch.MiscStallCycles                   4                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu2.fetch.SquashCycles                2702796                       # Number of cycles fetch has spent squashing
system.cpu2.fetch.branchRate                 0.195006                       # Number of branch fetches per cycle
system.cpu2.fetch.icacheStallCycles           4691108                       # Number of cycles fetch is stalled on an Icache miss
system.cpu2.fetch.predictedBranches           7479127                       # Number of branches that fetch has predicted taken
system.cpu2.fetch.rate                       0.864460                       # Number of inst fetches per cycle
system.cpu2.fetch.rateDist::samples          70692766                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean             0.896948                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev            1.035646                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0                32487168     45.96%     45.96% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                20308519     28.73%     74.68% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                11824116     16.73%     91.41% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                 5452001      7.71%     99.12% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                  209585      0.30%     99.42% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                  277972      0.39%     99.81% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                   94749      0.13%     99.95% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                   10989      0.02%     99.96% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                   27667      0.04%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total            70692766                       # Number of instructions fetched each cycle (Total)
system.cpu2.idleCycles                        2321173                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu2.iew.branchMispredicts             1292235                       # Number of branch mispredicts detected at execute
system.cpu2.iew.exec_branches                 9209950                       # Number of branches executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_rate                    0.591235                       # Inst execution rate
system.cpu2.iew.exec_refs                    12131943                       # number of memory reference insts executed
system.cpu2.iew.exec_stores                    873287                       # Number of stores executed
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.iewBlockCycles               11126554                       # Number of cycles IEW is blocking
system.cpu2.iew.iewDispLoadInsts             12201966                       # Number of dispatched load instructions
system.cpu2.iew.iewDispNonSpecInsts             53802                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewDispSquashedInsts           576780                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispStoreInsts             1049095                       # Number of dispatched store instructions
system.cpu2.iew.iewDispatchedInsts           49490976                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewExecLoadInsts             11258656                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts          1345205                       # Number of squashed instructions skipped in execute
system.cpu2.iew.iewExecutedInsts             43168392                       # Number of executed instructions
system.cpu2.iew.iewIQFullEvents                 71424                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewLSQFullEvents              3469840                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.iewSquashCycles               1154399                       # Number of cycles IEW is squashing
system.cpu2.iew.iewUnblockCycles              3594338                       # Number of cycles IEW is unblocking
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.cacheBlocked        76016                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.lsq.thread0.forwLoads           10710                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.ignoredResponses           61                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.memOrderViolation           59                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.squashedLoads      5722210                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.squashedStores       317394                       # Number of stores squashed
system.cpu2.iew.memOrderViolationEvents            59                       # Number of memory order violations
system.cpu2.iew.predictedNotTakenIncorrect       472468                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.predictedTakenIncorrect        819767                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.wb_consumers                 30251023                       # num instructions consuming a value
system.cpu2.iew.wb_count                     41413604                       # cumulative count of insts written-back
system.cpu2.iew.wb_fanout                    0.821501                       # average fanout of values written-back
system.cpu2.iew.wb_producers                 24851244                       # num instructions producing a value
system.cpu2.iew.wb_rate                      0.567201                       # insts written-back per cycle
system.cpu2.iew.wb_sent                      41756705                       # cumulative count of insts sent to commit
system.cpu2.int_regfile_reads                55431414                       # number of integer regfile reads
system.cpu2.int_regfile_writes               31644628                       # number of integer regfile writes
system.cpu2.ipc                              0.355348                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                        0.355348                       # IPC: Total IPC of All Threads
system.cpu2.iq.FU_type_0::No_OpClass            83524      0.19%      0.19% # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu             31766112     71.36%     71.55% # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                 266      0.00%     71.55% # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                  354      0.00%     71.55% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0      0.00%     71.55% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0      0.00%     71.55% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0      0.00%     71.55% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0      0.00%     71.55% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0      0.00%     71.55% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0      0.00%     71.55% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc                 0      0.00%     71.55% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0      0.00%     71.55% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0      0.00%     71.55% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0      0.00%     71.55% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0      0.00%     71.55% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0      0.00%     71.55% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0      0.00%     71.55% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0      0.00%     71.55% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0      0.00%     71.55% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0      0.00%     71.55% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0      0.00%     71.55% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0      0.00%     71.55% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdDiv                   0      0.00%     71.55% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0      0.00%     71.55% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0      0.00%     71.55% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0      0.00%     71.55% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0      0.00%     71.55% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0      0.00%     71.55% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0      0.00%     71.55% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0      0.00%     71.55% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0      0.00%     71.55% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     71.55% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0      0.00%     71.55% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAdd             0      0.00%     71.55% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAlu             0      0.00%     71.55% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceCmp             0      0.00%     71.55% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     71.55% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     71.55% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAes                   0      0.00%     71.55% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAesMix                0      0.00%     71.55% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash              0      0.00%     71.55% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash2             0      0.00%     71.55% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash            0      0.00%     71.55% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash2            0      0.00%     71.55% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma2             0      0.00%     71.55% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma3             0      0.00%     71.55% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdPredAlu               0      0.00%     71.55% # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead            11787294     26.48%     98.03% # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite             876047      1.97%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite             0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::total              44513597                       # Type of FU issued
system.cpu2.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu2.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu2.iq.fu_busy_cnt                     214348                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                  0.004815                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                 140202     65.41%     65.41% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0      0.00%     65.41% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0      0.00%     65.41% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0      0.00%     65.41% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0      0.00%     65.41% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0      0.00%     65.41% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0      0.00%     65.41% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0      0.00%     65.41% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0      0.00%     65.41% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                   0      0.00%     65.41% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0      0.00%     65.41% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0      0.00%     65.41% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0      0.00%     65.41% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0      0.00%     65.41% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0      0.00%     65.41% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0      0.00%     65.41% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0      0.00%     65.41% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0      0.00%     65.41% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0      0.00%     65.41% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0      0.00%     65.41% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0      0.00%     65.41% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdDiv                     0      0.00%     65.41% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0      0.00%     65.41% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0      0.00%     65.41% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0      0.00%     65.41% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0      0.00%     65.41% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0      0.00%     65.41% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0      0.00%     65.41% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0      0.00%     65.41% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0      0.00%     65.41% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0      0.00%     65.41% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0      0.00%     65.41% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAdd               0      0.00%     65.41% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAlu               0      0.00%     65.41% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceCmp               0      0.00%     65.41% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceAdd            0      0.00%     65.41% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceCmp            0      0.00%     65.41% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAes                     0      0.00%     65.41% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAesMix                  0      0.00%     65.41% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash                0      0.00%     65.41% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash2               0      0.00%     65.41% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash              0      0.00%     65.41% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash2             0      0.00%     65.41% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma2               0      0.00%     65.41% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma3               0      0.00%     65.41% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdPredAlu                 0      0.00%     65.41% # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                 73303     34.20%     99.61% # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                  843      0.39%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite               0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.int_alu_accesses              44644421                       # Number of integer alu accesses
system.cpu2.iq.int_inst_queue_reads         160012714                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_wakeup_accesses     41413604                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.int_inst_queue_writes         72982155                       # Number of integer instruction queue writes
system.cpu2.iq.iqInstsAdded                  49327680                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu2.iq.iqInstsIssued                 44513597                       # Number of instructions issued
system.cpu2.iq.iqNonSpecInstsAdded             163296                       # Number of non-speculative instructions added to the IQ
system.cpu2.iq.iqSquashedInstsExamined       23491124                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu2.iq.iqSquashedInstsIssued            78406                       # Number of squashed instructions issued
system.cpu2.iq.iqSquashedNonSpecRemoved         48138                       # Number of squashed non-spec instructions that were removed
system.cpu2.iq.iqSquashedOperandsExamined      9586387                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu2.iq.issued_per_cycle::samples     70692766                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean        0.629677                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev       1.117623                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0           46780849     66.17%     66.17% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1           12501938     17.68%     83.86% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2            6105143      8.64%     92.50% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3            2812828      3.98%     96.47% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4            1695768      2.40%     98.87% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5             398574      0.56%     99.44% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6             230363      0.33%     99.76% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7             133655      0.19%     99.95% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8              33648      0.05%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total       70692766                       # Number of insts issued each cycle
system.cpu2.iq.rate                          0.609659                       # Inst issue rate
system.cpu2.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu2.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu2.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.memDep0.conflictingLoads           127508                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores            8819                       # Number of conflicting stores.
system.cpu2.memDep0.insertedLoads            12201966                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores            1049095                       # Number of stores inserted to the mem dependence unit.
system.cpu2.misc_regfile_reads                   1537                       # number of misc regfile reads
system.cpu2.numCycles                        73013939                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.quiesceCycles                    14205939                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu2.rename.BlockCycles               20928360                       # Number of cycles rename is blocking
system.cpu2.rename.CommittedMaps             19536834                       # Number of HB maps that are committed
system.cpu2.rename.IQFullEvents                434481                       # Number of times rename has blocked due to IQ full
system.cpu2.rename.IdleCycles                 7118344                       # Number of cycles rename is idle
system.cpu2.rename.LQFullEvents              10112360                       # Number of times rename has blocked due to LQ full
system.cpu2.rename.ROBFullEvents               275159                       # Number of times rename has blocked due to ROB full
system.cpu2.rename.RenameLookups             68410010                       # Number of register rename lookups that rename has made
system.cpu2.rename.RenamedInsts              52684771                       # Number of instructions processed by rename
system.cpu2.rename.RenamedOperands           39757820                       # Number of destination operands rename has renamed
system.cpu2.rename.RunCycles                 27389728                       # Number of cycles rename is running
system.cpu2.rename.SQFullEvents                 78049                       # Number of times rename has blocked due to SQ full
system.cpu2.rename.SquashCycles               1154399                       # Number of cycles rename is squashing
system.cpu2.rename.UnblockCycles             10872499                       # Number of cycles rename is unblocking
system.cpu2.rename.UndoneMaps                20220986                       # Number of HB maps that are undone due to squashing
system.cpu2.rename.int_rename_lookups        68410010                       # Number of integer rename lookups
system.cpu2.rename.serializeStallCycles       3229436                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.serializingInsts             48826                       # count of serializing insts renamed
system.cpu2.rename.skidInsts                  2417144                       # count of insts added to the skid buffer
system.cpu2.rename.tempSerializingInsts         48797                       # count of temporary serializing insts renamed
system.cpu2.rob.rob_reads                   114898247                       # The number of ROB reads
system.cpu2.rob.rob_writes                  103140569                       # The number of ROB writes
system.cpu2.timesIdled                          23600                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct            97.058057                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits                7293615                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups             7514693                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect          1323495                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted         13095158                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits             12510                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups          16919                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses            4409                       # Number of indirect misses.
system.cpu3.branchPred.lookups               13992624                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted         1834                       # Number of mispredicted indirect branches.
system.cpu3.commit.amos                          3795                       # Number of atomic instructions committed
system.cpu3.commit.branchMispredicts          1126874                       # The number of times a branch was mispredicted
system.cpu3.commit.branches                   5635026                       # Number of branches committed
system.cpu3.commit.bw_lim_events              1249250                       # number cycles where commit BW limit reached
system.cpu3.commit.commitNonSpecStalls          98157                       # The number of times commit has been forced to stall to communicate backwards
system.cpu3.commit.commitSquashedInsts       23282601                       # The number of squashed insts skipped by commit
system.cpu3.commit.committedInsts            25716330                       # Number of instructions committed
system.cpu3.commit.committedOps              25762426                       # Number of ops (including micro ops) committed
system.cpu3.commit.committed_per_cycle::samples     65163661                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean     0.395350                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev     1.341146                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0     55227981     84.75%     84.75% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1      5614667      8.62%     93.37% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2      1390162      2.13%     95.50% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3       727542      1.12%     96.62% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4       328706      0.50%     97.12% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5       167893      0.26%     97.38% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6       165700      0.25%     97.64% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7       291760      0.45%     98.08% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8      1249250      1.92%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total     65163661                       # Number of insts commited each cycle
system.cpu3.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu3.commit.function_calls               20189                       # Number of function calls committed.
system.cpu3.commit.int_insts                 25365241                       # Number of committed integer instructions.
system.cpu3.commit.loads                      6383224                       # Number of loads committed
system.cpu3.commit.membars                      69498                       # Number of memory barriers committed
system.cpu3.commit.op_class_0::No_OpClass        69498      0.27%      0.27% # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu        18581108     72.12%     72.39% # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult            233      0.00%     72.40% # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv             354      0.00%     72.40% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0      0.00%     72.40% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0      0.00%     72.40% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0      0.00%     72.40% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0      0.00%     72.40% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0      0.00%     72.40% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0      0.00%     72.40% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc            0      0.00%     72.40% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0      0.00%     72.40% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0      0.00%     72.40% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0      0.00%     72.40% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0      0.00%     72.40% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0      0.00%     72.40% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0      0.00%     72.40% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0      0.00%     72.40% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0      0.00%     72.40% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0      0.00%     72.40% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0      0.00%     72.40% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0      0.00%     72.40% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdDiv              0      0.00%     72.40% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0      0.00%     72.40% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0      0.00%     72.40% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0      0.00%     72.40% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0      0.00%     72.40% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0      0.00%     72.40% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0      0.00%     72.40% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0      0.00%     72.40% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0      0.00%     72.40% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0      0.00%     72.40% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0      0.00%     72.40% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAdd            0      0.00%     72.40% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAlu            0      0.00%     72.40% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceCmp            0      0.00%     72.40% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     72.40% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     72.40% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAes              0      0.00%     72.40% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAesMix            0      0.00%     72.40% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash            0      0.00%     72.40% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash2            0      0.00%     72.40% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash            0      0.00%     72.40% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash2            0      0.00%     72.40% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma2            0      0.00%     72.40% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma3            0      0.00%     72.40% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdPredAlu            0      0.00%     72.40% # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead        6387019     24.79%     97.19% # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite        724214      2.81%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::total         25762426                       # Class of committed instruction
system.cpu3.commit.refs                       7111233                       # Number of memory references committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.committedInsts                   25716330                       # Number of Instructions Simulated
system.cpu3.committedOps                     25762426                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                              2.780525                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                        2.780525                       # CPI: Total CPI of All Threads
system.cpu3.decode.BlockedCycles             33696640                       # Number of cycles decode is blocked
system.cpu3.decode.BranchMispred               197733                       # Number of times decode detected a branch misprediction
system.cpu3.decode.BranchResolved             6333605                       # Number of times decode resolved a branch
system.cpu3.decode.DecodedInsts              54496038                       # Number of instructions handled by decode
system.cpu3.decode.IdleCycles                 5695590                       # Number of cycles decode is idle
system.cpu3.decode.RunCycles                 27658940                       # Number of cycles decode is running
system.cpu3.decode.SquashCycles               1128306                       # Number of cycles decode is squashing
system.cpu3.decode.SquashedInsts               623191                       # Number of squashed instructions handled by decode
system.cpu3.decode.UnblockCycles              1004742                       # Number of cycles decode is unblocking
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.fetch.Branches                   13992624                       # Number of branches that fetch encountered
system.cpu3.fetch.CacheLines                  3593623                       # Number of cache lines fetched
system.cpu3.fetch.Cycles                     63249347                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu3.fetch.IcacheSquashes                56586                       # Number of outstanding Icache misses that were squashed
system.cpu3.fetch.IcacheWaitRetryStallCycles          123                       # Number of stall cycles due to full MSHR
system.cpu3.fetch.Insts                      62358140                       # Number of instructions fetch has processed
system.cpu3.fetch.MiscStallCycles                   7                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu3.fetch.SquashCycles                2649854                       # Number of cycles fetch has spent squashing
system.cpu3.fetch.branchRate                 0.195688                       # Number of branch fetches per cycle
system.cpu3.fetch.icacheStallCycles           4609814                       # Number of cycles fetch is stalled on an Icache miss
system.cpu3.fetch.predictedBranches           7306125                       # Number of branches that fetch has predicted taken
system.cpu3.fetch.rate                       0.872082                       # Number of inst fetches per cycle
system.cpu3.fetch.rateDist::samples          69184218                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean             0.905137                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev            1.036789                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0                31486439     45.51%     45.51% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                20012824     28.93%     74.44% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                11648768     16.84%     91.28% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                 5415000      7.83%     99.10% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                  221966      0.32%     99.42% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                  278203      0.40%     99.83% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                   86223      0.12%     99.95% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                    8749      0.01%     99.96% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                   26046      0.04%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total            69184218                       # Number of instructions fetched each cycle (Total)
system.cpu3.idleCycles                        2320670                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu3.iew.branchMispredicts             1263680                       # Number of branch mispredicts detected at execute
system.cpu3.iew.exec_branches                 9095559                       # Number of branches executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_rate                    0.597632                       # Inst execution rate
system.cpu3.iew.exec_refs                    11931267                       # number of memory reference insts executed
system.cpu3.iew.exec_stores                    851429                       # Number of stores executed
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.iewBlockCycles               11122886                       # Number of cycles IEW is blocking
system.cpu3.iew.iewDispLoadInsts             12049670                       # Number of dispatched load instructions
system.cpu3.iew.iewDispNonSpecInsts             46639                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewDispSquashedInsts           552961                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispStoreInsts             1015659                       # Number of dispatched store instructions
system.cpu3.iew.iewDispatchedInsts           49006729                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewExecLoadInsts             11079838                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts          1336982                       # Number of squashed instructions skipped in execute
system.cpu3.iew.iewExecutedInsts             42733609                       # Number of executed instructions
system.cpu3.iew.iewIQFullEvents                 73562                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewLSQFullEvents              3219398                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.iewSquashCycles               1128306                       # Number of cycles IEW is squashing
system.cpu3.iew.iewUnblockCycles              3346398                       # Number of cycles IEW is unblocking
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.cacheBlocked        70528                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.lsq.thread0.forwLoads           11158                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.ignoredResponses           53                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.memOrderViolation           59                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.squashedLoads      5666446                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.squashedStores       287650                       # Number of stores squashed
system.cpu3.iew.memOrderViolationEvents            59                       # Number of memory order violations
system.cpu3.iew.predictedNotTakenIncorrect       462129                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.predictedTakenIncorrect        801551                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.wb_consumers                 30009364                       # num instructions consuming a value
system.cpu3.iew.wb_count                     41031046                       # cumulative count of insts written-back
system.cpu3.iew.wb_fanout                    0.821164                       # average fanout of values written-back
system.cpu3.iew.wb_producers                 24642615                       # num instructions producing a value
system.cpu3.iew.wb_rate                      0.573822                       # insts written-back per cycle
system.cpu3.iew.wb_sent                      41360676                       # cumulative count of insts sent to commit
system.cpu3.int_regfile_reads                54853279                       # number of integer regfile reads
system.cpu3.int_regfile_writes               31392490                       # number of integer regfile writes
system.cpu3.ipc                              0.359644                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                        0.359644                       # IPC: Total IPC of All Threads
system.cpu3.iq.FU_type_0::No_OpClass            70884      0.16%      0.16% # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu             31536014     71.56%     71.72% # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                 277      0.00%     71.72% # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                  354      0.00%     71.72% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0      0.00%     71.72% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0      0.00%     71.72% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0      0.00%     71.72% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0      0.00%     71.72% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0      0.00%     71.72% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0      0.00%     71.72% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc                 0      0.00%     71.72% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0      0.00%     71.72% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0      0.00%     71.72% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0      0.00%     71.72% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0      0.00%     71.72% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0      0.00%     71.72% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0      0.00%     71.72% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0      0.00%     71.72% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0      0.00%     71.72% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0      0.00%     71.72% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0      0.00%     71.72% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0      0.00%     71.72% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdDiv                   0      0.00%     71.72% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0      0.00%     71.72% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0      0.00%     71.72% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0      0.00%     71.72% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0      0.00%     71.72% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0      0.00%     71.72% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0      0.00%     71.72% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0      0.00%     71.72% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0      0.00%     71.72% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     71.72% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0      0.00%     71.72% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAdd             0      0.00%     71.72% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAlu             0      0.00%     71.72% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceCmp             0      0.00%     71.72% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     71.72% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     71.72% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAes                   0      0.00%     71.72% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAesMix                0      0.00%     71.72% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash              0      0.00%     71.72% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash2             0      0.00%     71.72% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash            0      0.00%     71.72% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash2            0      0.00%     71.72% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma2             0      0.00%     71.72% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma3             0      0.00%     71.72% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdPredAlu               0      0.00%     71.72% # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead            11610412     26.35%     98.07% # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite             852650      1.93%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite             0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::total              44070591                       # Type of FU issued
system.cpu3.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu3.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu3.iq.fu_busy_cnt                     215089                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                  0.004881                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                 144361     67.12%     67.12% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0      0.00%     67.12% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0      0.00%     67.12% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0      0.00%     67.12% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0      0.00%     67.12% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0      0.00%     67.12% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0      0.00%     67.12% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0      0.00%     67.12% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0      0.00%     67.12% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                   0      0.00%     67.12% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0      0.00%     67.12% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0      0.00%     67.12% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0      0.00%     67.12% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0      0.00%     67.12% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0      0.00%     67.12% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0      0.00%     67.12% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0      0.00%     67.12% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0      0.00%     67.12% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0      0.00%     67.12% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0      0.00%     67.12% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0      0.00%     67.12% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdDiv                     0      0.00%     67.12% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0      0.00%     67.12% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0      0.00%     67.12% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0      0.00%     67.12% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0      0.00%     67.12% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0      0.00%     67.12% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0      0.00%     67.12% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0      0.00%     67.12% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0      0.00%     67.12% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0      0.00%     67.12% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0      0.00%     67.12% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAdd               0      0.00%     67.12% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAlu               0      0.00%     67.12% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceCmp               0      0.00%     67.12% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceAdd            0      0.00%     67.12% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceCmp            0      0.00%     67.12% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAes                     0      0.00%     67.12% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAesMix                  0      0.00%     67.12% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash                0      0.00%     67.12% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash2               0      0.00%     67.12% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash              0      0.00%     67.12% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash2             0      0.00%     67.12% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma2               0      0.00%     67.12% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma3               0      0.00%     67.12% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdPredAlu                 0      0.00%     67.12% # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                 69662     32.39%     99.50% # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                 1066      0.50%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite               0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.int_alu_accesses              44214796                       # Number of integer alu accesses
system.cpu3.iq.int_inst_queue_reads         157615435                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_wakeup_accesses     41031046                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.int_inst_queue_writes         72251090                       # Number of integer instruction queue writes
system.cpu3.iq.iqInstsAdded                  48868317                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu3.iq.iqInstsIssued                 44070591                       # Number of instructions issued
system.cpu3.iq.iqNonSpecInstsAdded             138412                       # Number of non-speculative instructions added to the IQ
system.cpu3.iq.iqSquashedInstsExamined       23244303                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu3.iq.iqSquashedInstsIssued            74946                       # Number of squashed instructions issued
system.cpu3.iq.iqSquashedNonSpecRemoved         40255                       # Number of squashed non-spec instructions that were removed
system.cpu3.iq.iqSquashedOperandsExamined      9454381                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu3.iq.issued_per_cycle::samples     69184218                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean        0.637004                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev       1.124853                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0           45600334     65.91%     65.91% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1           12253067     17.71%     83.62% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2            6051859      8.75%     92.37% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3            2807839      4.06%     96.43% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4            1672197      2.42%     98.85% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5             396045      0.57%     99.42% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6             233092      0.34%     99.75% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7             135556      0.20%     99.95% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8              34229      0.05%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total       69184218                       # Number of insts issued each cycle
system.cpu3.iq.rate                          0.616330                       # Inst issue rate
system.cpu3.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu3.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu3.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.memDep0.conflictingLoads           109285                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores            9357                       # Number of conflicting stores.
system.cpu3.memDep0.insertedLoads            12049670                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores            1015659                       # Number of stores inserted to the mem dependence unit.
system.cpu3.misc_regfile_reads                   1386                       # number of misc regfile reads
system.cpu3.numCycles                        71504888                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.quiesceCycles                    15715003                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu3.rename.BlockCycles               20622627                       # Number of cycles rename is blocking
system.cpu3.rename.CommittedMaps             19368246                       # Number of HB maps that are committed
system.cpu3.rename.IQFullEvents                444218                       # Number of times rename has blocked due to IQ full
system.cpu3.rename.IdleCycles                 7006468                       # Number of cycles rename is idle
system.cpu3.rename.LQFullEvents               9894223                       # Number of times rename has blocked due to LQ full
system.cpu3.rename.ROBFullEvents               265716                       # Number of times rename has blocked due to ROB full
system.cpu3.rename.RenameLookups             67679983                       # Number of register rename lookups that rename has made
system.cpu3.rename.RenamedInsts              52166506                       # Number of instructions processed by rename
system.cpu3.rename.RenamedOperands           39455744                       # Number of destination operands rename has renamed
system.cpu3.rename.RunCycles                 27070860                       # Number of cycles rename is running
system.cpu3.rename.SQFullEvents                100080                       # Number of times rename has blocked due to SQ full
system.cpu3.rename.SquashCycles               1128306                       # Number of cycles rename is squashing
system.cpu3.rename.UnblockCycles             10672497                       # Number of cycles rename is unblocking
system.cpu3.rename.UndoneMaps                20087498                       # Number of HB maps that are undone due to squashing
system.cpu3.rename.int_rename_lookups        67679983                       # Number of integer rename lookups
system.cpu3.rename.serializeStallCycles       2683460                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.serializingInsts             41763                       # count of serializing insts renamed
system.cpu3.rename.skidInsts                  2360274                       # count of insts added to the skid buffer
system.cpu3.rename.tempSerializingInsts         41746                       # count of temporary serializing insts renamed
system.cpu3.rob.rob_reads                   112950767                       # The number of ROB reads
system.cpu3.rob.rob_writes                  102118093                       # The number of ROB writes
system.cpu3.timesIdled                          22682                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.l2.prefetcher.num_hwpf_issued          3711195                       # number of hwpf issued
system.l2.prefetcher.pfBufferHit                37657                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfIdentified             3834481                       # number of prefetch candidates identified
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull              28512                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage                 84503                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      4573688                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       8934801                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests       737920                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops       255002                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      2566314                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops      2010423                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      5600437                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops        2265425                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED  43647731500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp            4455396                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       385784                       # Transaction distribution
system.membus.trans_dist::WritebackClean            5                       # Transaction distribution
system.membus.trans_dist::CleanEvict          3976600                       # Transaction distribution
system.membus.trans_dist::UpgradeReq            13327                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq          21604                       # Transaction distribution
system.membus.trans_dist::ReadExReq             81967                       # Transaction distribution
system.membus.trans_dist::ReadExResp            81532                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       4455399                       # Transaction distribution
system.membus.trans_dist::InvalidateReq           115                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port     13471729                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               13471729                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    315053888                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               315053888                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                            30803                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           4572412                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 4572412    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             4572412                       # Request fanout histogram
system.membus.respLayer1.occupancy        23283304264                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization             53.3                       # Layer utilization (%)
system.membus.reqLayer0.occupancy         11435067260                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization              26.2                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.cpu2.numPwrStateTransitions               1684                       # Number of power state transitions
system.cpu2.pwrStateClkGateDist::samples          843                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::mean    8471154.211151                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::stdev   12693773.739138                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::1000-5e+10          843    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::min_value         7000                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::max_value    127407500                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::total            843                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateResidencyTicks::ON    36506548500                       # Cumulative time (in ticks) in various power states
system.cpu2.pwrStateResidencyTicks::CLK_GATED   7141183000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED  43647731500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.demand_hits::.cpu2.inst      3648439                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total         3648439                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::.cpu2.inst      3648439                       # number of overall hits
system.cpu2.icache.overall_hits::total        3648439                       # number of overall hits
system.cpu2.icache.demand_misses::.cpu2.inst        24890                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total         24890                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::.cpu2.inst        24890                       # number of overall misses
system.cpu2.icache.overall_misses::total        24890                       # number of overall misses
system.cpu2.icache.demand_miss_latency::.cpu2.inst   1808746998                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total   1808746998                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::.cpu2.inst   1808746998                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total   1808746998                       # number of overall miss cycles
system.cpu2.icache.demand_accesses::.cpu2.inst      3673329                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total      3673329                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::.cpu2.inst      3673329                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total      3673329                       # number of overall (read+write) accesses
system.cpu2.icache.demand_miss_rate::.cpu2.inst     0.006776                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.006776                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::.cpu2.inst     0.006776                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.006776                       # miss rate for overall accesses
system.cpu2.icache.demand_avg_miss_latency::.cpu2.inst 72669.626276                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 72669.626276                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::.cpu2.inst 72669.626276                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 72669.626276                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs         1297                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets           52                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs               39                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              1                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs    33.256410                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets           52                       # average number of cycles each access was blocked
system.cpu2.icache.writebacks::.writebacks        23241                       # number of writebacks
system.cpu2.icache.writebacks::total            23241                       # number of writebacks
system.cpu2.icache.demand_mshr_hits::.cpu2.inst         1649                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total         1649                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::.cpu2.inst         1649                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total         1649                       # number of overall MSHR hits
system.cpu2.icache.demand_mshr_misses::.cpu2.inst        23241                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total        23241                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::.cpu2.inst        23241                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total        23241                       # number of overall MSHR misses
system.cpu2.icache.demand_mshr_miss_latency::.cpu2.inst   1676002499                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total   1676002499                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::.cpu2.inst   1676002499                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total   1676002499                       # number of overall MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_rate::.cpu2.inst     0.006327                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.006327                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::.cpu2.inst     0.006327                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.006327                       # mshr miss rate for overall accesses
system.cpu2.icache.demand_avg_mshr_miss_latency::.cpu2.inst 72114.044103                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 72114.044103                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::.cpu2.inst 72114.044103                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 72114.044103                       # average overall mshr miss latency
system.cpu2.icache.replacements                 23241                       # number of replacements
system.cpu2.icache.ReadReq_hits::.cpu2.inst      3648439                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total        3648439                       # number of ReadReq hits
system.cpu2.icache.ReadReq_misses::.cpu2.inst        24890                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total        24890                       # number of ReadReq misses
system.cpu2.icache.ReadReq_miss_latency::.cpu2.inst   1808746998                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total   1808746998                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_accesses::.cpu2.inst      3673329                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total      3673329                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_miss_rate::.cpu2.inst     0.006776                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.006776                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_miss_latency::.cpu2.inst 72669.626276                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 72669.626276                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_mshr_hits::.cpu2.inst         1649                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total         1649                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::.cpu2.inst        23241                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total        23241                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::.cpu2.inst   1676002499                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total   1676002499                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::.cpu2.inst     0.006327                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.006327                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::.cpu2.inst 72114.044103                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 72114.044103                       # average ReadReq mshr miss latency
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED  43647731500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs            3709300                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs            23273                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs           159.382117                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::.cpu2.inst           32                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::.cpu2.inst            1                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::1           14                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::2           18                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses          7369899                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses         7369899                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED  43647731500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.demand_hits::.cpu2.data      8717822                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total         8717822                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::.cpu2.data      8717822                       # number of overall hits
system.cpu2.dcache.overall_hits::total        8717822                       # number of overall hits
system.cpu2.dcache.demand_misses::.cpu2.data      2831057                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total       2831057                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::.cpu2.data      2831057                       # number of overall misses
system.cpu2.dcache.overall_misses::total      2831057                       # number of overall misses
system.cpu2.dcache.demand_miss_latency::.cpu2.data 230792038100                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total 230792038100                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::.cpu2.data 230792038100                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total 230792038100                       # number of overall miss cycles
system.cpu2.dcache.demand_accesses::.cpu2.data     11548879                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     11548879                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::.cpu2.data     11548879                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     11548879                       # number of overall (read+write) accesses
system.cpu2.dcache.demand_miss_rate::.cpu2.data     0.245137                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.245137                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::.cpu2.data     0.245137                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.245137                       # miss rate for overall accesses
system.cpu2.dcache.demand_avg_miss_latency::.cpu2.data 81521.508786                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 81521.508786                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::.cpu2.data 81521.508786                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 81521.508786                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs      4357746                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets       130692                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs            82171                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets           1714                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs    53.032651                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets    76.249708                       # average number of cycles each access was blocked
system.cpu2.dcache.writebacks::.writebacks       621031                       # number of writebacks
system.cpu2.dcache.writebacks::total           621031                       # number of writebacks
system.cpu2.dcache.demand_mshr_hits::.cpu2.data      2198376                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total      2198376                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::.cpu2.data      2198376                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total      2198376                       # number of overall MSHR hits
system.cpu2.dcache.demand_mshr_misses::.cpu2.data       632681                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total       632681                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::.cpu2.data       632681                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total       632681                       # number of overall MSHR misses
system.cpu2.dcache.demand_mshr_miss_latency::.cpu2.data  53981858395                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total  53981858395                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::.cpu2.data  53981858395                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total  53981858395                       # number of overall MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_rate::.cpu2.data     0.054783                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.054783                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::.cpu2.data     0.054783                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.054783                       # mshr miss rate for overall accesses
system.cpu2.dcache.demand_avg_mshr_miss_latency::.cpu2.data 85322.395322                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 85322.395322                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::.cpu2.data 85322.395322                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 85322.395322                       # average overall mshr miss latency
system.cpu2.dcache.replacements                621031                       # number of replacements
system.cpu2.dcache.ReadReq_hits::.cpu2.data      8179628                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total        8179628                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_misses::.cpu2.data      2669184                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total      2669184                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_miss_latency::.cpu2.data 217778286000                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total 217778286000                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_accesses::.cpu2.data     10848812                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total     10848812                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_miss_rate::.cpu2.data     0.246035                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.246035                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::.cpu2.data 81589.836444                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 81589.836444                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_mshr_hits::.cpu2.data      2064979                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total      2064979                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::.cpu2.data       604205                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total       604205                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::.cpu2.data  51543830500                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total  51543830500                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::.cpu2.data     0.055693                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.055693                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::.cpu2.data 85308.513667                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 85308.513667                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_hits::.cpu2.data       538194                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total        538194                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_misses::.cpu2.data       161873                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total       161873                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_miss_latency::.cpu2.data  13013752100                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total  13013752100                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_accesses::.cpu2.data       700067                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total       700067                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_miss_rate::.cpu2.data     0.231225                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.231225                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_miss_latency::.cpu2.data 80394.828662                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 80394.828662                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_mshr_hits::.cpu2.data       133397                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total       133397                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_misses::.cpu2.data        28476                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total        28476                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_miss_latency::.cpu2.data   2438027895                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total   2438027895                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_rate::.cpu2.data     0.040676                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.040676                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::.cpu2.data 85616.936894                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 85616.936894                       # average WriteReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_hits::.cpu2.data        27060                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total        27060                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_misses::.cpu2.data         1582                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_misses::total         1582                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_miss_latency::.cpu2.data     39968500                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_latency::total     39968500                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_accesses::.cpu2.data        28642                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total        28642                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_miss_rate::.cpu2.data     0.055234                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::total     0.055234                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::.cpu2.data 25264.538559                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::total 25264.538559                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_mshr_hits::.cpu2.data          452                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_hits::total          452                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_misses::.cpu2.data         1130                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_misses::total         1130                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::.cpu2.data     17365000                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::total     17365000                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::.cpu2.data     0.039453                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::total     0.039453                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu2.data 15367.256637                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::total 15367.256637                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.StoreCondReq_hits::.cpu2.data        21796                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total        21796                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_misses::.cpu2.data         5522                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_misses::total         5522                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_miss_latency::.cpu2.data     41265000                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_miss_latency::total     41265000                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_accesses::.cpu2.data        27318                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total        27318                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_miss_rate::.cpu2.data     0.202138                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::total     0.202138                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_avg_miss_latency::.cpu2.data  7472.835929                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_avg_miss_latency::total  7472.835929                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_mshr_misses::.cpu2.data         5361                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_misses::total         5361                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::.cpu2.data     36028000                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::total     36028000                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::.cpu2.data     0.196244                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::total     0.196244                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu2.data  6720.387987                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::total  6720.387987                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_miss_latency::.cpu2.data      2667500                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.StoreCondFailReq_miss_latency::total      2667500                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::.cpu2.data          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::.cpu2.data      2543500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::total      2543500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu2.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.SwapReq_hits::.cpu2.data         1093                       # number of SwapReq hits
system.cpu2.dcache.SwapReq_hits::total           1093                       # number of SwapReq hits
system.cpu2.dcache.SwapReq_misses::.cpu2.data         2946                       # number of SwapReq misses
system.cpu2.dcache.SwapReq_misses::total         2946                       # number of SwapReq misses
system.cpu2.dcache.SwapReq_miss_latency::.cpu2.data     44132000                       # number of SwapReq miss cycles
system.cpu2.dcache.SwapReq_miss_latency::total     44132000                       # number of SwapReq miss cycles
system.cpu2.dcache.SwapReq_accesses::.cpu2.data         4039                       # number of SwapReq accesses(hits+misses)
system.cpu2.dcache.SwapReq_accesses::total         4039                       # number of SwapReq accesses(hits+misses)
system.cpu2.dcache.SwapReq_miss_rate::.cpu2.data     0.729388                       # miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_miss_rate::total     0.729388                       # miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_avg_miss_latency::.cpu2.data 14980.312288                       # average SwapReq miss latency
system.cpu2.dcache.SwapReq_avg_miss_latency::total 14980.312288                       # average SwapReq miss latency
system.cpu2.dcache.SwapReq_mshr_misses::.cpu2.data         2946                       # number of SwapReq MSHR misses
system.cpu2.dcache.SwapReq_mshr_misses::total         2946                       # number of SwapReq MSHR misses
system.cpu2.dcache.SwapReq_mshr_miss_latency::.cpu2.data     41186000                       # number of SwapReq MSHR miss cycles
system.cpu2.dcache.SwapReq_mshr_miss_latency::total     41186000                       # number of SwapReq MSHR miss cycles
system.cpu2.dcache.SwapReq_mshr_miss_rate::.cpu2.data     0.729388                       # mshr miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_mshr_miss_rate::total     0.729388                       # mshr miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_avg_mshr_miss_latency::.cpu2.data 13980.312288                       # average SwapReq mshr miss latency
system.cpu2.dcache.SwapReq_avg_mshr_miss_latency::total 13980.312288                       # average SwapReq mshr miss latency
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED  43647731500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse           30.989452                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs            9413491                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs           633885                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs            14.850471                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::.cpu2.data    30.989452                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::.cpu2.data     0.968420                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.968420                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024           30                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::1           30                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024     0.937500                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses         23851613                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses        23851613                       # Number of data accesses
system.cpu3.numPwrStateTransitions               1450                       # Number of power state transitions
system.cpu3.pwrStateClkGateDist::samples          726                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::mean    10875552.341598                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::stdev   17702337.924167                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::1000-5e+10          726    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::min_value        29000                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::max_value    250437000                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::total            726                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateResidencyTicks::ON    35752080500                       # Cumulative time (in ticks) in various power states
system.cpu3.pwrStateResidencyTicks::CLK_GATED   7895651000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED  43647731500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.demand_hits::.cpu3.inst      3569119                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total         3569119                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::.cpu3.inst      3569119                       # number of overall hits
system.cpu3.icache.overall_hits::total        3569119                       # number of overall hits
system.cpu3.icache.demand_misses::.cpu3.inst        24504                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total         24504                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::.cpu3.inst        24504                       # number of overall misses
system.cpu3.icache.overall_misses::total        24504                       # number of overall misses
system.cpu3.icache.demand_miss_latency::.cpu3.inst   1822346998                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total   1822346998                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::.cpu3.inst   1822346998                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total   1822346998                       # number of overall miss cycles
system.cpu3.icache.demand_accesses::.cpu3.inst      3593623                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total      3593623                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::.cpu3.inst      3593623                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total      3593623                       # number of overall (read+write) accesses
system.cpu3.icache.demand_miss_rate::.cpu3.inst     0.006819                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.006819                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::.cpu3.inst     0.006819                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.006819                       # miss rate for overall accesses
system.cpu3.icache.demand_avg_miss_latency::.cpu3.inst 74369.368185                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 74369.368185                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::.cpu3.inst 74369.368185                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 74369.368185                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs         2717                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs               48                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs    56.604167                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.writebacks::.writebacks        22871                       # number of writebacks
system.cpu3.icache.writebacks::total            22871                       # number of writebacks
system.cpu3.icache.demand_mshr_hits::.cpu3.inst         1633                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total         1633                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::.cpu3.inst         1633                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total         1633                       # number of overall MSHR hits
system.cpu3.icache.demand_mshr_misses::.cpu3.inst        22871                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total        22871                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::.cpu3.inst        22871                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total        22871                       # number of overall MSHR misses
system.cpu3.icache.demand_mshr_miss_latency::.cpu3.inst   1689818999                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total   1689818999                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::.cpu3.inst   1689818999                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total   1689818999                       # number of overall MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_rate::.cpu3.inst     0.006364                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.006364                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::.cpu3.inst     0.006364                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.006364                       # mshr miss rate for overall accesses
system.cpu3.icache.demand_avg_mshr_miss_latency::.cpu3.inst 73884.788553                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 73884.788553                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::.cpu3.inst 73884.788553                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 73884.788553                       # average overall mshr miss latency
system.cpu3.icache.replacements                 22871                       # number of replacements
system.cpu3.icache.ReadReq_hits::.cpu3.inst      3569119                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total        3569119                       # number of ReadReq hits
system.cpu3.icache.ReadReq_misses::.cpu3.inst        24504                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total        24504                       # number of ReadReq misses
system.cpu3.icache.ReadReq_miss_latency::.cpu3.inst   1822346998                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total   1822346998                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_accesses::.cpu3.inst      3593623                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total      3593623                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_miss_rate::.cpu3.inst     0.006819                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.006819                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_miss_latency::.cpu3.inst 74369.368185                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 74369.368185                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_mshr_hits::.cpu3.inst         1633                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total         1633                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::.cpu3.inst        22871                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total        22871                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::.cpu3.inst   1689818999                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total   1689818999                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::.cpu3.inst     0.006364                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.006364                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::.cpu3.inst 73884.788553                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 73884.788553                       # average ReadReq mshr miss latency
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED  43647731500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs            3649845                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs            22903                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs           159.361001                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::.cpu3.inst           32                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::.cpu3.inst            1                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::1           11                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::2           21                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses          7210117                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses         7210117                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED  43647731500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.demand_hits::.cpu3.data      8598407                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total         8598407                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::.cpu3.data      8598407                       # number of overall hits
system.cpu3.dcache.overall_hits::total        8598407                       # number of overall hits
system.cpu3.dcache.demand_misses::.cpu3.data      2804116                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total       2804116                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::.cpu3.data      2804116                       # number of overall misses
system.cpu3.dcache.overall_misses::total      2804116                       # number of overall misses
system.cpu3.dcache.demand_miss_latency::.cpu3.data 228761567302                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total 228761567302                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::.cpu3.data 228761567302                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total 228761567302                       # number of overall miss cycles
system.cpu3.dcache.demand_accesses::.cpu3.data     11402523                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total     11402523                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::.cpu3.data     11402523                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total     11402523                       # number of overall (read+write) accesses
system.cpu3.dcache.demand_miss_rate::.cpu3.data     0.245921                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.245921                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::.cpu3.data     0.245921                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.245921                       # miss rate for overall accesses
system.cpu3.dcache.demand_avg_miss_latency::.cpu3.data 81580.636215                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 81580.636215                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::.cpu3.data 81580.636215                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 81580.636215                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs      4046737                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets       123427                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs            76392                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets           1623                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs    52.973309                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets    76.048675                       # average number of cycles each access was blocked
system.cpu3.dcache.writebacks::.writebacks       607896                       # number of writebacks
system.cpu3.dcache.writebacks::total           607896                       # number of writebacks
system.cpu3.dcache.demand_mshr_hits::.cpu3.data      2183016                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total      2183016                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::.cpu3.data      2183016                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total      2183016                       # number of overall MSHR hits
system.cpu3.dcache.demand_mshr_misses::.cpu3.data       621100                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total       621100                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::.cpu3.data       621100                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total       621100                       # number of overall MSHR misses
system.cpu3.dcache.demand_mshr_miss_latency::.cpu3.data  52720466898                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total  52720466898                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::.cpu3.data  52720466898                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total  52720466898                       # number of overall MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_rate::.cpu3.data     0.054470                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.054470                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::.cpu3.data     0.054470                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.054470                       # mshr miss rate for overall accesses
system.cpu3.dcache.demand_avg_mshr_miss_latency::.cpu3.data 84882.413296                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 84882.413296                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::.cpu3.data 84882.413296                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 84882.413296                       # average overall mshr miss latency
system.cpu3.dcache.replacements                607895                       # number of replacements
system.cpu3.dcache.ReadReq_hits::.cpu3.data      8063978                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total        8063978                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_misses::.cpu3.data      2637809                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total      2637809                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_miss_latency::.cpu3.data 215206406000                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total 215206406000                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_accesses::.cpu3.data     10701787                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total     10701787                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_miss_rate::.cpu3.data     0.246483                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.246483                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::.cpu3.data 81585.287638                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 81585.287638                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_mshr_hits::.cpu3.data      2046847                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total      2046847                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::.cpu3.data       590962                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total       590962                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::.cpu3.data  50244085000                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total  50244085000                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::.cpu3.data     0.055221                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.055221                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::.cpu3.data 85020.838903                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 85020.838903                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_hits::.cpu3.data       534429                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total        534429                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_misses::.cpu3.data       166307                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total       166307                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_miss_latency::.cpu3.data  13555161302                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total  13555161302                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_accesses::.cpu3.data       700736                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total       700736                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_miss_rate::.cpu3.data     0.237332                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.237332                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_miss_latency::.cpu3.data 81506.859615                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 81506.859615                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_mshr_hits::.cpu3.data       136169                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total       136169                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_misses::.cpu3.data        30138                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total        30138                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_miss_latency::.cpu3.data   2476381898                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total   2476381898                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_rate::.cpu3.data     0.043009                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.043009                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::.cpu3.data 82168.090052                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 82168.090052                       # average WriteReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_hits::.cpu3.data        23023                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total        23023                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_misses::.cpu3.data         1548                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_misses::total         1548                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_miss_latency::.cpu3.data     48358500                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_miss_latency::total     48358500                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_accesses::.cpu3.data        24571                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total        24571                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_miss_rate::.cpu3.data     0.063001                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::total     0.063001                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::.cpu3.data 31239.341085                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::total 31239.341085                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_mshr_hits::.cpu3.data          485                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_hits::total          485                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_misses::.cpu3.data         1063                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_misses::total         1063                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::.cpu3.data     19580500                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::total     19580500                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::.cpu3.data     0.043262                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::total     0.043262                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu3.data 18420.037629                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::total 18420.037629                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.StoreCondReq_hits::.cpu3.data        18022                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total        18022                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_misses::.cpu3.data         5248                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_misses::total         5248                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_miss_latency::.cpu3.data     37737000                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_miss_latency::total     37737000                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_accesses::.cpu3.data        23270                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total        23270                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_miss_rate::.cpu3.data     0.225526                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::total     0.225526                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_avg_miss_latency::.cpu3.data  7190.739329                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_avg_miss_latency::total  7190.739329                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_mshr_misses::.cpu3.data         5095                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_misses::total         5095                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::.cpu3.data     32754000                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::total     32754000                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::.cpu3.data     0.218951                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::total     0.218951                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu3.data  6428.655545                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::total  6428.655545                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_miss_latency::.cpu3.data      2621500                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.StoreCondFailReq_miss_latency::total      2621500                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::.cpu3.data          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::.cpu3.data      2509500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::total      2509500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu3.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.SwapReq_hits::.cpu3.data         1145                       # number of SwapReq hits
system.cpu3.dcache.SwapReq_hits::total           1145                       # number of SwapReq hits
system.cpu3.dcache.SwapReq_misses::.cpu3.data         2650                       # number of SwapReq misses
system.cpu3.dcache.SwapReq_misses::total         2650                       # number of SwapReq misses
system.cpu3.dcache.SwapReq_miss_latency::.cpu3.data     42571500                       # number of SwapReq miss cycles
system.cpu3.dcache.SwapReq_miss_latency::total     42571500                       # number of SwapReq miss cycles
system.cpu3.dcache.SwapReq_accesses::.cpu3.data         3795                       # number of SwapReq accesses(hits+misses)
system.cpu3.dcache.SwapReq_accesses::total         3795                       # number of SwapReq accesses(hits+misses)
system.cpu3.dcache.SwapReq_miss_rate::.cpu3.data     0.698287                       # miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_miss_rate::total     0.698287                       # miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_avg_miss_latency::.cpu3.data 16064.716981                       # average SwapReq miss latency
system.cpu3.dcache.SwapReq_avg_miss_latency::total 16064.716981                       # average SwapReq miss latency
system.cpu3.dcache.SwapReq_mshr_hits::.cpu3.data            3                       # number of SwapReq MSHR hits
system.cpu3.dcache.SwapReq_mshr_hits::total            3                       # number of SwapReq MSHR hits
system.cpu3.dcache.SwapReq_mshr_misses::.cpu3.data         2647                       # number of SwapReq MSHR misses
system.cpu3.dcache.SwapReq_mshr_misses::total         2647                       # number of SwapReq MSHR misses
system.cpu3.dcache.SwapReq_mshr_miss_latency::.cpu3.data     39921500                       # number of SwapReq MSHR miss cycles
system.cpu3.dcache.SwapReq_mshr_miss_latency::total     39921500                       # number of SwapReq MSHR miss cycles
system.cpu3.dcache.SwapReq_mshr_miss_rate::.cpu3.data     0.697497                       # mshr miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_mshr_miss_rate::total     0.697497                       # mshr miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_avg_mshr_miss_latency::.cpu3.data 15081.790706                       # average SwapReq mshr miss latency
system.cpu3.dcache.SwapReq_avg_mshr_miss_latency::total 15081.790706                       # average SwapReq mshr miss latency
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED  43647731500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse           30.726357                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs            9273576                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs           621080                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs            14.931371                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::.cpu3.data    30.726357                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::.cpu3.data     0.960199                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.960199                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024           28                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::1           28                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024     0.875000                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses         23529373                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses        23529373                       # Number of data accesses
system.cpu0.numPwrStateTransitions                398                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples          199                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean    8044437.185930                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   15569010.947023                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10          199    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value        32000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value    105117500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total            199                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON    42046888500                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED   1600843000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED  43647731500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst      3682112                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total         3682112                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst      3682112                       # number of overall hits
system.cpu0.icache.overall_hits::total        3682112                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst       118690                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total        118690                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst       118690                       # number of overall misses
system.cpu0.icache.overall_misses::total       118690                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst   7582556988                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total   7582556988                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst   7582556988                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total   7582556988                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst      3800802                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total      3800802                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst      3800802                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total      3800802                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.031228                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.031228                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.031228                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.031228                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 63885.390412                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 63885.390412                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 63885.390412                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 63885.390412                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs        26582                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets           79                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs              434                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              1                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    61.248848                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets           79                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks       110331                       # number of writebacks
system.cpu0.icache.writebacks::total           110331                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.cpu0.inst         8358                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total         8358                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.cpu0.inst         8358                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total         8358                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.cpu0.inst       110332                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total       110332                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst       110332                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total       110332                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst   7034563989                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total   7034563989                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst   7034563989                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total   7034563989                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.029029                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.029029                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.029029                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.029029                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 63758.148035                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 63758.148035                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 63758.148035                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 63758.148035                       # average overall mshr miss latency
system.cpu0.icache.replacements                110331                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst      3682112                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total        3682112                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst       118690                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total       118690                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst   7582556988                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total   7582556988                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst      3800802                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total      3800802                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.031228                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.031228                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 63885.390412                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 63885.390412                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.cpu0.inst         8358                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total         8358                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst       110332                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total       110332                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst   7034563989                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total   7034563989                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.029029                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.029029                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 63758.148035                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 63758.148035                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED  43647731500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs            3793865                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs           110363                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs            34.376240                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst           32                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst            1                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses          7711935                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses         7711935                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED  43647731500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data      8970620                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total         8970620                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data      8970620                       # number of overall hits
system.cpu0.dcache.overall_hits::total        8970620                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data      3098999                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total       3098999                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data      3098999                       # number of overall misses
system.cpu0.dcache.overall_misses::total      3098999                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data 248141234856                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 248141234856                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data 248141234856                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 248141234856                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data     12069619                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     12069619                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data     12069619                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     12069619                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.256760                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.256760                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.256760                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.256760                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 80071.414949                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 80071.414949                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 80071.414949                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 80071.414949                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs      5759080                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets       121185                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs           109791                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets           1602                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    52.454937                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets    75.646067                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks       699834                       # number of writebacks
system.cpu0.dcache.writebacks::total           699834                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data      2387250                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total      2387250                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data      2387250                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total      2387250                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data       711749                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total       711749                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data       711749                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total       711749                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data  60214214293                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total  60214214293                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data  60214214293                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total  60214214293                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.058970                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.058970                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.058970                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.058970                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 84600.349692                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 84600.349692                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 84600.349692                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 84600.349692                       # average overall mshr miss latency
system.cpu0.dcache.replacements                699833                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data      8277146                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total        8277146                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data      2764393                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total      2764393                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data 222848517500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 222848517500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data     11041539                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     11041539                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.250363                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.250363                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 80613.906018                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 80613.906018                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data      2112109                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total      2112109                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data       652284                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total       652284                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data  55621870000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total  55621870000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.059075                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.059075                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 85272.473340                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 85272.473340                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data       693474                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total        693474                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data       334606                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total       334606                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data  25292717356                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total  25292717356                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data      1028080                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      1028080                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.325467                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.325467                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 75589.551162                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 75589.551162                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data       275141                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total       275141                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data        59465                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total        59465                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data   4592344293                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total   4592344293                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.057841                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.057841                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 77227.685075                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 77227.685075                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data        33002                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total        33002                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data         2673                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total         2673                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data     70915000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total     70915000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data        35675                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total        35675                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.074926                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.074926                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data 26530.115975                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total 26530.115975                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.cpu0.data         2024                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total         2024                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.cpu0.data          649                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total          649                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.cpu0.data      6892000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total      6892000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.cpu0.data     0.018192                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.018192                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu0.data 10619.414484                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 10619.414484                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data        27637                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total        27637                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data         6836                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total         6836                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.cpu0.data     63644500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total     63644500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data        34473                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total        34473                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.198300                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.198300                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.cpu0.data  9310.196021                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total  9310.196021                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.cpu0.data         6704                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total         6704                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.cpu0.data     56990500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total     56990500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.cpu0.data     0.194471                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.194471                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu0.data  8500.969570                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total  8500.969570                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_miss_latency::.cpu0.data      1044000                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_miss_latency::total      1044000                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::.cpu0.data       994000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::total       994000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.SwapReq_hits::.cpu0.data         2036                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_hits::total           2036                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_misses::.cpu0.data         2220                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_misses::total         2220                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_miss_latency::.cpu0.data     40768000                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_miss_latency::total     40768000                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_accesses::.cpu0.data         4256                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_accesses::total         4256                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_miss_rate::.cpu0.data     0.521617                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_miss_rate::total     0.521617                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_miss_latency::.cpu0.data 18363.963964                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_avg_miss_latency::total 18363.963964                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_mshr_hits::.cpu0.data            2                       # number of SwapReq MSHR hits
system.cpu0.dcache.SwapReq_mshr_hits::total            2                       # number of SwapReq MSHR hits
system.cpu0.dcache.SwapReq_mshr_misses::.cpu0.data         2218                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_misses::total         2218                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_miss_latency::.cpu0.data     38548000                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_latency::total     38548000                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_rate::.cpu0.data     0.521147                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_mshr_miss_rate::total     0.521147                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::.cpu0.data 17379.621280                       # average SwapReq mshr miss latency
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::total 17379.621280                       # average SwapReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED  43647731500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           31.746078                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs            9755832                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs           710706                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            13.726959                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    31.746078                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.992065                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.992065                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses         24998720                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses        24998720                       # Number of data accesses
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED  43647731500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst               42558                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data              185851                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst                8152                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data              177426                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu2.inst                8141                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu2.data              174644                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu3.inst                7728                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu3.data              172828                       # number of demand (read+write) hits
system.l2.demand_hits::total                   777328                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst              42558                       # number of overall hits
system.l2.overall_hits::.cpu0.data             185851                       # number of overall hits
system.l2.overall_hits::.cpu1.inst               8152                       # number of overall hits
system.l2.overall_hits::.cpu1.data             177426                       # number of overall hits
system.l2.overall_hits::.cpu2.inst               8141                       # number of overall hits
system.l2.overall_hits::.cpu2.data             174644                       # number of overall hits
system.l2.overall_hits::.cpu3.inst               7728                       # number of overall hits
system.l2.overall_hits::.cpu3.data             172828                       # number of overall hits
system.l2.overall_hits::total                  777328                       # number of overall hits
system.l2.demand_misses::.cpu0.inst             67773                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data            511325                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst             15102                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data            452460                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu2.inst             15100                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu2.data            446977                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu3.inst             15143                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu3.data            435603                       # number of demand (read+write) misses
system.l2.demand_misses::total                1959483                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst            67773                       # number of overall misses
system.l2.overall_misses::.cpu0.data           511325                       # number of overall misses
system.l2.overall_misses::.cpu1.inst            15102                       # number of overall misses
system.l2.overall_misses::.cpu1.data           452460                       # number of overall misses
system.l2.overall_misses::.cpu2.inst            15100                       # number of overall misses
system.l2.overall_misses::.cpu2.data           446977                       # number of overall misses
system.l2.overall_misses::.cpu3.inst            15143                       # number of overall misses
system.l2.overall_misses::.cpu3.data           435603                       # number of overall misses
system.l2.overall_misses::total               1959483                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst   6396175360                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data  56511722032                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst   1535677896                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data  51340375109                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu2.inst   1537144900                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu2.data  50564891085                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu3.inst   1557247375                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu3.data  49328837444                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     218772071201                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst   6396175360                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data  56511722032                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst   1535677896                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data  51340375109                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu2.inst   1537144900                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu2.data  50564891085                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu3.inst   1557247375                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu3.data  49328837444                       # number of overall miss cycles
system.l2.overall_miss_latency::total    218772071201                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst          110331                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data          697176                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst           23254                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data          629886                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu2.inst           23241                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu2.data          621621                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu3.inst           22871                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu3.data          608431                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              2736811                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst         110331                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data         697176                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst          23254                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data         629886                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu2.inst          23241                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu2.data         621621                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu3.inst          22871                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu3.data         608431                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             2736811                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.614270                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.733423                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.649437                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.718320                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu2.inst       0.649714                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu2.data       0.719051                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu3.inst       0.662105                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu3.data       0.715945                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.715973                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.614270                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.733423                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.649437                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.718320                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu2.inst      0.649714                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu2.data      0.719051                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu3.inst      0.662105                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu3.data      0.715945                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.715973                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 94376.453160                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 110520.162386                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 101687.054430                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 113469.422952                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu2.inst 101797.675497                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu2.data 113126.382532                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu3.inst 102836.120650                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu3.data 113242.648568                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 111647.853644                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 94376.453160                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 110520.162386                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 101687.054430                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 113469.422952                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu2.inst 101797.675497                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu2.data 113126.382532                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu3.inst 102836.120650                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu3.data 113242.648568                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 111647.853644                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs            1562058                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                     73383                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs      21.286374                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.unused_prefetches                   2615319                       # number of HardPF blocks evicted w/o reference
system.l2.writebacks::.writebacks              385780                       # number of writebacks
system.l2.writebacks::total                    385780                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.inst            729                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu0.data          80234                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.inst           3858                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.data          66454                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu2.inst           3896                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu2.data          64509                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu3.inst           3349                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu3.data          63294                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total              286323                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.inst           729                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu0.data         80234                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.inst          3858                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.data         66454                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu2.inst          3896                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu2.data         64509                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu3.inst          3349                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu3.data         63294                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total             286323                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.inst        67044                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data       431091                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst        11244                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data       386006                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu2.inst        11204                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu2.data       382468                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu3.inst        11794                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu3.data       372309                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           1673160                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst        67044                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data       431091                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst        11244                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data       386006                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu2.inst        11204                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu2.data       382468                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu3.inst        11794                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu3.data       372309                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher      3079353                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          4752513                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst   5672995385                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data  46637800470                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst   1069439424                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data  42770048118                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu2.inst   1066345944                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu2.data  42257193534                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu3.inst   1126407407                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu3.data  41215441889                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 181815672171                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst   5672995385                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data  46637800470                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst   1069439424                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data  42770048118                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu2.inst   1066345944                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu2.data  42257193534                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu3.inst   1126407407                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu3.data  41215441889                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher 272148664270                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 453964336441                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.607662                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.618339                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.483530                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.612819                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu2.inst     0.482079                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu2.data     0.615275                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu3.inst     0.515675                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu3.data     0.611917                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.611354                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.607662                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.618339                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.483530                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.612819                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu2.inst     0.482079                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu2.data     0.615275                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu3.inst     0.515675                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu3.data     0.611917                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      1.736515                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 84616.004191                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 108185.511806                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 95112.008538                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 110801.511163                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu2.inst 95175.468047                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu2.data 110485.566202                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu3.inst 95506.817619                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu3.data 110702.244343                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 108666.040409                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 84616.004191                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 108185.511806                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 95112.008538                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 110801.511163                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu2.inst 95175.468047                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu2.data 110485.566202                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu3.inst 95506.817619                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu3.data 110702.244343                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 88378.521160                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 95520.903665                       # average overall mshr miss latency
system.l2.replacements                        6377497                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       450844                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           450844                       # number of WritebackDirty hits
system.l2.WritebackDirty_misses::.writebacks            4                       # number of WritebackDirty misses
system.l2.WritebackDirty_misses::total              4                       # number of WritebackDirty misses
system.l2.WritebackDirty_accesses::.writebacks       450848                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       450848                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_miss_rate::.writebacks     0.000009                       # miss rate for WritebackDirty accesses
system.l2.WritebackDirty_miss_rate::total     0.000009                       # miss rate for WritebackDirty accesses
system.l2.WritebackDirty_mshr_misses::.writebacks            4                       # number of WritebackDirty MSHR misses
system.l2.WritebackDirty_mshr_misses::total            4                       # number of WritebackDirty MSHR misses
system.l2.WritebackDirty_mshr_miss_rate::.writebacks     0.000009                       # mshr miss rate for WritebackDirty accesses
system.l2.WritebackDirty_mshr_miss_rate::total     0.000009                       # mshr miss rate for WritebackDirty accesses
system.l2.WritebackClean_hits::.writebacks      1836726                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total          1836726                       # number of WritebackClean hits
system.l2.WritebackClean_misses::.writebacks            5                       # number of WritebackClean misses
system.l2.WritebackClean_misses::total              5                       # number of WritebackClean misses
system.l2.WritebackClean_accesses::.writebacks      1836731                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total      1836731                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_miss_rate::.writebacks     0.000003                       # miss rate for WritebackClean accesses
system.l2.WritebackClean_miss_rate::total     0.000003                       # miss rate for WritebackClean accesses
system.l2.WritebackClean_mshr_misses::.writebacks            5                       # number of WritebackClean MSHR misses
system.l2.WritebackClean_mshr_misses::total            5                       # number of WritebackClean MSHR misses
system.l2.WritebackClean_mshr_miss_rate::.writebacks     0.000003                       # mshr miss rate for WritebackClean accesses
system.l2.WritebackClean_mshr_miss_rate::total     0.000003                       # mshr miss rate for WritebackClean accesses
system.l2.HardPFReq_mshr_misses::.l2.prefetcher      3079353                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total        3079353                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher 272148664270                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total 272148664270                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 88378.521160                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 88378.521160                       # average HardPFReq mshr miss latency
system.l2.UpgradeReq_hits::.cpu0.data             232                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu1.data             204                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu2.data             229                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu3.data             229                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                  894                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu0.data           544                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu1.data           318                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu2.data           333                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu3.data           398                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total               1593                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu0.data      2115500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu1.data       268500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu2.data       446499                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu3.data       648000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total      3478499                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu0.data          776                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu1.data          522                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu2.data          562                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu3.data          627                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total             2487                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu0.data     0.701031                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu1.data     0.609195                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu2.data     0.592527                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu3.data     0.634769                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.640531                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu0.data  3888.786765                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu1.data   844.339623                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu2.data  1340.837838                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu3.data  1628.140704                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total  2183.615191                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_hits::.cpu0.data            1                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::.cpu1.data            1                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::.cpu2.data            2                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::.cpu3.data            3                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::total               7                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_misses::.cpu0.data          543                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu1.data          317                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu2.data          331                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu3.data          395                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total          1586                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu0.data     10836499                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu1.data      6455999                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu2.data      6701999                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu3.data      8165997                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total     32160494                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu0.data     0.699742                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu1.data     0.607280                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu2.data     0.588968                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu3.data     0.629984                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.637716                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu0.data 19956.720074                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu1.data 20365.927445                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu2.data 20247.731118                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu3.data 20673.410127                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 20277.738966                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_hits::.cpu0.data           231                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu1.data           214                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu2.data           235                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu3.data           205                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                885                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_misses::.cpu0.data         1177                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu1.data          694                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu2.data          595                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu3.data          525                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total             2991                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_miss_latency::.cpu0.data      4687498                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::.cpu1.data      3390499                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::.cpu2.data      3218999                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::.cpu3.data      2844999                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::total     14141995                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_accesses::.cpu0.data         1408                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu1.data          908                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu2.data          830                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu3.data          730                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total           3876                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.cpu0.data     0.835938                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu1.data     0.764317                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu2.data     0.716867                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu3.data     0.719178                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.771672                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_miss_latency::.cpu0.data  3982.581138                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::.cpu1.data  4885.445245                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::.cpu2.data  5410.082353                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::.cpu3.data  5419.045714                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::total  4728.182882                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_mshr_hits::.cpu0.data           12                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_hits::.cpu1.data           16                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_hits::.cpu2.data           16                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_hits::.cpu3.data           12                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_hits::total            56                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_misses::.cpu0.data         1165                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu1.data          678                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu2.data          579                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu3.data          513                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total         2935                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu0.data     24018996                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu1.data     14060499                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu2.data     12047499                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu3.data     10575000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total     60701994                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu0.data     0.827415                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu1.data     0.746696                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu2.data     0.697590                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu3.data     0.702740                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.757224                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu0.data 20617.163948                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu1.data 20738.199115                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu2.data 20807.424870                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu3.data 20614.035088                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 20682.110392                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu0.data             9907                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data             6682                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu2.data             7017                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu3.data             7053                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 30659                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data          45929                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data          20395                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu2.data          19894                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu3.data          20439                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              106657                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data   4355522892                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data   2368508907                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu2.data   2311055899                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu3.data   2336539913                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   11371627611                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data        55836                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data        27077                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu2.data        26911                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu3.data        27492                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            137316                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.822570                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.753222                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu2.data     0.739252                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu3.data     0.743453                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.776727                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 94831.650852                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 116131.841481                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu2.data 116168.487936                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu3.data 114317.721660                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 106618.671170                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_hits::.cpu0.data        16676                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu1.data         3522                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu2.data         2335                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu3.data         2959                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total            25492                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_misses::.cpu0.data        29253                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data        16873                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu2.data        17559                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu3.data        17480                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          81165                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data   2958541924                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data   1960285437                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu2.data   1986093422                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu3.data   1971472939                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   8876393722                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.523909                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.623149                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu2.data     0.652484                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu3.data     0.635821                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.591082                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 101136.359484                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 116178.832276                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu2.data 113109.711373                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu3.data 112784.493078                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 109362.332557                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst         42558                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst          8152                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu2.inst          8141                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu3.inst          7728                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total              66579                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst        67773                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst        15102                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu2.inst        15100                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu3.inst        15143                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total           113118                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst   6396175360                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst   1535677896                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu2.inst   1537144900                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu3.inst   1557247375                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total  11026245531                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst       110331                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst        23254                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu2.inst        23241                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu3.inst        22871                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total         179697                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.614270                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.649437                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu2.inst     0.649714                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu3.inst     0.662105                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.629493                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 94376.453160                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 101687.054430                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu2.inst 101797.675497                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu3.inst 102836.120650                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 97475.605394                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.inst          729                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.inst         3858                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu2.inst         3896                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu3.inst         3349                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total         11832                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst        67044                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst        11244                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu2.inst        11204                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu3.inst        11794                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total       101286                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst   5672995385                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst   1069439424                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu2.inst   1066345944                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu3.inst   1126407407                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total   8935188160                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.607662                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.483530                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu2.inst     0.482079                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu3.inst     0.515675                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.563649                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 84616.004191                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 95112.008538                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu2.inst 95175.468047                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu3.inst 95506.817619                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 88217.405762                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data       175944                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data       170744                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu2.data       167627                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu3.data       165775                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            680090                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data       465396                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data       432065                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu2.data       427083                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu3.data       415164                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         1739708                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data  52156199140                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data  48971866202                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu2.data  48253835186                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu3.data  46992297531                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 196374198059                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data       641340                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data       602809                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu2.data       594710                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu3.data       580939                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total       2419798                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.725662                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.716753                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu2.data     0.718137                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu3.data     0.714643                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.718948                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 112068.430197                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 113343.747357                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu2.data 112984.677887                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu3.data 113189.721486                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 112877.677207                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu0.data        63558                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu1.data        62932                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu2.data        62174                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu3.data        60335                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total       248999                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu0.data       401838                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data       369133                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu2.data       364909                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu3.data       354829                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total      1490709                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data  43679258546                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data  40809762681                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu2.data  40271100112                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu3.data  39243968950                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 164004090289                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.626560                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.612355                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu2.data     0.613591                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu3.data     0.610785                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.616047                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 108698.675949                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 110555.714826                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu2.data 110359.295364                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu3.data 110599.666177                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 110017.508641                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu0.data           39                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu1.data            6                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu2.data            6                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu3.data            4                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total                55                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.cpu0.data           72                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu1.data           29                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu2.data           25                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu3.data           43                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total             169                       # number of InvalidateReq misses
system.l2.InvalidateReq_miss_latency::.cpu0.data      4094498                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::.cpu1.data       389996                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::.cpu2.data       192500                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::.cpu3.data       573497                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::total      5250491                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_accesses::.cpu0.data          111                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu1.data           35                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu2.data           31                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu3.data           47                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total           224                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu0.data     0.648649                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu1.data     0.828571                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu2.data     0.806452                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu3.data     0.914894                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.754464                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_miss_latency::.cpu0.data 56868.027778                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::.cpu1.data 13448.137931                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::.cpu2.data         7700                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::.cpu3.data 13337.139535                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::total 31067.994083                       # average InvalidateReq miss latency
system.l2.InvalidateReq_mshr_hits::.cpu0.data           44                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::.cpu1.data            7                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::.cpu2.data            2                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::.cpu3.data            6                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::total           59                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_misses::.cpu0.data           28                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu1.data           22                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu2.data           23                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu3.data           37                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total          110                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu0.data       603492                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu1.data       447499                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu2.data       467497                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu3.data       749998                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total      2268486                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu0.data     0.252252                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu1.data     0.628571                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu2.data     0.741935                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu3.data     0.787234                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.491071                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu0.data 21553.285714                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu1.data 20340.863636                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu2.data 20325.956522                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu3.data 20270.216216                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 20622.600000                       # average InvalidateReq mshr miss latency
system.l2.prefetcher.pwrStateResidencyTicks::UNDEFINED  43647731500                       # Cumulative time (in ticks) in various power states
system.l2.tags.pwrStateResidencyTicks::UNDEFINED  43647731500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                    63.999925                       # Cycle average of tags in use
system.l2.tags.total_refs                     7604593                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   6377670                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.192378                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      16.648508                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        0.598964                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data        3.056683                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        0.201827                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data        2.664404                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.inst        0.196822                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.data        2.572452                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu3.inst        0.260680                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu3.data        2.390814                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher    35.408771                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.260133                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.009359                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.047761                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.003154                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.041631                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.inst       0.003075                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.data       0.040195                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu3.inst       0.004073                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu3.data       0.037356                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.553262                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999999                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022            39                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024            25                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::0           31                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::1            8                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           22                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1            3                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.609375                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.390625                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  46626422                       # Number of tag accesses
system.l2.tags.data_accesses                 46626422                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  43647731500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst       4291072                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data      27647296                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst        719680                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data      24748160                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu2.inst        717056                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu2.data      24519040                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu3.inst        755136                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu3.data      23856128                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.l2.prefetcher    183109824                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          290363392                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst      4291072                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst       719680                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu2.inst       717056                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu3.inst       755136                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       6482944                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks     24690176                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        24690176                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst          67048                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data         431989                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst          11245                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data         386690                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu2.inst          11204                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu2.data         383110                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu3.inst          11799                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu3.data         372752                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.l2.prefetcher      2861091                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             4536928                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks       385784                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             385784                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst         98311455                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data        633418852                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst         16488371                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data        566997623                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu2.inst         16428254                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu2.data        561748324                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu3.inst         17300693                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu3.data        546560547                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.l2.prefetcher   4195173900                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            6652428019                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst     98311455                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst     16488371                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu2.inst     16428254                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu3.inst     17300693                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        148528773                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      565669169                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            565669169                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      565669169                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst        98311455                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data       633418852                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst        16488371                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data       566997623                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu2.inst        16428254                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu2.data       561748324                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu3.inst        17300693                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu3.data       546560547                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.l2.prefetcher   4195173900                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           7218097188                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    372994.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples     67049.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples    421638.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples     11244.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples    380624.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu2.inst::samples     11204.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu2.data::samples    376841.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu3.inst::samples     11798.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu3.data::samples    367280.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.l2.prefetcher::samples   2851003.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000245177250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        23134                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        23134                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             6111685                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             352872                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     4536931                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     385789                       # Number of write requests accepted
system.mem_ctrls.readBursts                   4536931                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   385789                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                  38250                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                 12795                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            181733                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            218426                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            212170                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            217657                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            296337                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            276024                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            291293                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            258219                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            272756                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            215685                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           286410                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           199393                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           204763                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           296722                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           447409                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           623684                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             17255                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             16258                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             15709                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             19891                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             28484                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             27440                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             29065                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             31836                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             30696                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             22229                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            18640                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            20124                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            16051                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            23176                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            28741                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            27390                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       8.57                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      26.76                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                 209298000396                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                22493405000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            293648269146                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     46524.30                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                65274.30                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  3824099                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  337373                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 85.00                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                90.45                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               4536931                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               385789                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  155647                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  198524                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                  258264                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                  275685                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  307466                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                  329503                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                  340275                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                  343346                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                  336118                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                  331600                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                 378905                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                 503482                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                 359507                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                 146818                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                 100276                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                  64394                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                  38651                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                  20350                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                   6760                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                   3110                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    622                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    801                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   7543                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  13054                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  16935                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  19730                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  21619                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  22863                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  23557                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  23963                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  24379                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  25259                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  24597                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  24004                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  23936                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  23744                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  23704                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  23809                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   5878                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   3521                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   2363                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   1726                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   1304                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   1037                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                   1027                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                    987                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                    965                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                    922                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                    947                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                    879                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                    850                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                    779                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                    746                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                    735                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                    710                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                    690                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                    672                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                    653                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                    611                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                    635                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                    170                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                     45                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                     15                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       710194                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    439.015683                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   311.035581                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   350.397552                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        63101      8.89%      8.89% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       251076     35.35%     44.24% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        95008     13.38%     57.62% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        68742      9.68%     67.30% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        32798      4.62%     71.91% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        20328      2.86%     74.78% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        16681      2.35%     77.12% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        12934      1.82%     78.95% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       149526     21.05%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       710194                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        23134                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     194.453618                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean    120.607883                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    200.940989                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127         11483     49.64%     49.64% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-255         4728     20.44%     70.07% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-383         3886     16.80%     86.87% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-511         1803      7.79%     94.67% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-639          657      2.84%     97.51% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::640-767          259      1.12%     98.63% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-895           94      0.41%     99.03% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::896-1023           62      0.27%     99.30% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1151           55      0.24%     99.54% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1152-1279           34      0.15%     99.68% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1280-1407           20      0.09%     99.77% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1408-1535           12      0.05%     99.82% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1536-1663            8      0.03%     99.86% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1664-1791            8      0.03%     99.89% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1792-1919            4      0.02%     99.91% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1920-2047            4      0.02%     99.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2175            2      0.01%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2176-2303            1      0.00%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2304-2431            1      0.00%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2560-2687            3      0.01%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2688-2815            5      0.02%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3072-3199            2      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3200-3327            1      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3712-3839            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3840-3967            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         23134                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        23134                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.122806                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.111878                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.643396                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            22022     95.19%     95.19% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              240      1.04%     96.23% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              459      1.98%     98.21% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              203      0.88%     99.09% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20              103      0.45%     99.54% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21               50      0.22%     99.75% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22               25      0.11%     99.86% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23               16      0.07%     99.93% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24                7      0.03%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25                2      0.01%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26                3      0.01%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::27                2      0.01%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::28                2      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         23134                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              287915584                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                 2448000                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                23871040                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               290363584                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             24690496                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      6596.35                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       546.90                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   6652.43                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    565.68                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        55.81                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    51.53                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    4.27                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   43647708000                       # Total gap between requests
system.mem_ctrls.avgGap                       8866.58                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst      4291136                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data     26984832                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst       719616                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data     24359936                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu2.inst       717056                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu2.data     24117824                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu3.inst       755072                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu3.data     23505920                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.l2.prefetcher    182464192                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks     23871040                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 98312921.485965430737                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 618241339.758974671364                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 16486904.938003478572                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 558103139.907740712166                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu2.inst 16428253.550817411393                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu2.data 552556184.964618325233                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu3.inst 17299226.650530509651                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu3.data 538537037.142468690872                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.l2.prefetcher 4180382020.540975570679                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 546902191.239881515503                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst        67049                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data       431989                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst        11245                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data       386690                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu2.inst        11204                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu2.data       383110                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu3.inst        11799                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu3.data       372752                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.l2.prefetcher      2861093                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       385789                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst   2883350897                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data  28663478524                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst    594168133                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data  26638600632                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu2.inst    592485146                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu2.data  26277498405                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu3.inst    629031151                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu3.data  25662929876                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.l2.prefetcher 181706726382                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 1131001777842                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     43003.64                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     66352.33                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     52838.43                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     68888.78                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu2.inst     52881.57                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu2.data     68589.96                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu3.inst     53312.24                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu3.data     68847.20                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.l2.prefetcher     63509.55                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   2931658.96                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    85.42                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy           2997807540                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy           1593376290                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy         18184309080                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          976385340                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     3445671840.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      19705910040                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy        166278240                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        47069738370                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower       1078.400566                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE    265683001                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   1457560000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  41924488499                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy           2072977620                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy           1101809940                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy         13936273260                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          970596360                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     3445671840.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      19190466450                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy        600336000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        41318131470                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        946.627237                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   1395668227                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   1457560000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  40794503273                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.numPwrStateTransitions               1758                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples          880                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean    7823059.659091                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   10747892.782286                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10          880    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value         3500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value     65810000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total            880                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON    36763439000                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED   6884292500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED  43647731500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst      3587716                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         3587716                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst      3587716                       # number of overall hits
system.cpu1.icache.overall_hits::total        3587716                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst        24886                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total         24886                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst        24886                       # number of overall misses
system.cpu1.icache.overall_misses::total        24886                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst   1811303498                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total   1811303498                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst   1811303498                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total   1811303498                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst      3612602                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      3612602                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst      3612602                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      3612602                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.006889                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.006889                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.006889                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.006889                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 72784.035120                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 72784.035120                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 72784.035120                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 72784.035120                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs         2089                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs               44                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs    47.477273                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks        23254                       # number of writebacks
system.cpu1.icache.writebacks::total            23254                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.cpu1.inst         1632                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total         1632                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.cpu1.inst         1632                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total         1632                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.cpu1.inst        23254                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total        23254                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst        23254                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total        23254                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst   1675093998                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total   1675093998                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst   1675093998                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total   1675093998                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.006437                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.006437                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.006437                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.006437                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 72034.660618                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 72034.660618                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 72034.660618                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 72034.660618                       # average overall mshr miss latency
system.cpu1.icache.replacements                 23254                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst      3587716                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        3587716                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst        24886                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total        24886                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst   1811303498                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total   1811303498                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst      3612602                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      3612602                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.006889                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.006889                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 72784.035120                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 72784.035120                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.cpu1.inst         1632                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total         1632                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst        23254                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total        23254                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst   1675093998                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total   1675093998                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.006437                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.006437                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 72034.660618                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 72034.660618                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED  43647731500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs            3710410                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs            23286                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs           159.340806                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst           32                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::1           15                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2           17                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses          7248458                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses         7248458                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED  43647731500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data      8741491                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         8741491                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data      8741491                       # number of overall hits
system.cpu1.dcache.overall_hits::total        8741491                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data      2864706                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total       2864706                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data      2864706                       # number of overall misses
system.cpu1.dcache.overall_misses::total      2864706                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data 234314170754                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 234314170754                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data 234314170754                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 234314170754                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data     11606197                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     11606197                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data     11606197                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     11606197                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.246826                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.246826                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.246826                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.246826                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 81793.444337                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 81793.444337                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 81793.444337                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 81793.444337                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs      4602309                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets       115663                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs            85472                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets           1539                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    53.845809                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets    75.154646                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks       629584                       # number of writebacks
system.cpu1.dcache.writebacks::total           629584                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data      2222966                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total      2222966                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data      2222966                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total      2222966                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data       641740                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total       641740                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data       641740                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total       641740                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data  54820937410                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total  54820937410                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data  54820937410                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total  54820937410                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.055293                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.055293                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.055293                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.055293                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 85425.464222                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 85425.464222                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 85425.464222                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 85425.464222                       # average overall mshr miss latency
system.cpu1.dcache.replacements                629583                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data      8194547                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        8194547                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data      2689093                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total      2689093                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data 219293566000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 219293566000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data     10883640                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     10883640                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.247077                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.247077                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 81549.268099                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 81549.268099                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data      2076140                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total      2076140                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data       612953                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total       612953                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data  52324115000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total  52324115000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.056319                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.056319                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 85363.992019                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 85363.992019                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data       546944                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total        546944                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data       175613                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total       175613                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data  15020604754                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total  15020604754                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data       722557                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total       722557                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.243044                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.243044                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 85532.419320                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 85532.419320                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data       146826                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total       146826                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data        28787                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total        28787                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data   2496822410                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total   2496822410                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.039840                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.039840                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 86734.373502                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 86734.373502                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data        30468                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        30468                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data         1588                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total         1588                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.cpu1.data     43352000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total     43352000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data        32056                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total        32056                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.049538                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.049538                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.cpu1.data 27299.748111                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 27299.748111                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.cpu1.data          439                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total          439                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_misses::.cpu1.data         1149                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total         1149                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.cpu1.data     18697500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total     18697500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.cpu1.data     0.035844                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.035844                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu1.data 16272.845953                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 16272.845953                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data        24747                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total        24747                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data         5923                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total         5923                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.cpu1.data     45398000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total     45398000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data        30670                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        30670                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.193120                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.193120                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.cpu1.data  7664.696944                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  7664.696944                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.cpu1.data         5781                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total         5781                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.cpu1.data     39755000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total     39755000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.cpu1.data     0.188490                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.188490                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu1.data  6876.837917                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  6876.837917                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_miss_latency::.cpu1.data      3466500                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::total      3466500                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::.cpu1.data      3328500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::total      3328500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.SwapReq_hits::.cpu1.data         1031                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_hits::total           1031                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_misses::.cpu1.data         3041                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_misses::total         3041                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_miss_latency::.cpu1.data     43565500                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_miss_latency::total     43565500                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_accesses::.cpu1.data         4072                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_accesses::total         4072                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_miss_rate::.cpu1.data     0.746807                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_miss_rate::total     0.746807                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_miss_latency::.cpu1.data 14326.044064                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_avg_miss_latency::total 14326.044064                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_mshr_hits::.cpu1.data            2                       # number of SwapReq MSHR hits
system.cpu1.dcache.SwapReq_mshr_hits::total            2                       # number of SwapReq MSHR hits
system.cpu1.dcache.SwapReq_mshr_misses::.cpu1.data         3039                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_misses::total         3039                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_miss_latency::.cpu1.data     40524500                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_latency::total     40524500                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_rate::.cpu1.data     0.746316                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_mshr_miss_rate::total     0.746316                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::.cpu1.data 13334.814084                       # average SwapReq mshr miss latency
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::total 13334.814084                       # average SwapReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED  43647731500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           31.092731                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs            9452222                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs           643004                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            14.700098                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    31.092731                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.971648                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.971648                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           29                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1           29                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.906250                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses         23988964                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses        23988964                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED  43647731500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp           2643272                       # Transaction distribution
system.tol2bus.trans_dist::ReadRespWithInvalidate           14                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       836628                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean      2287179                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         5991722                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq          4792725                       # Transaction distribution
system.tol2bus.trans_dist::HardPFResp               5                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq           14214                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq         22517                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp          36731                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq          424                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp          424                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           144326                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          144326                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq        179697                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq      2463589                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq          224                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp          224                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side       330993                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side      2120680                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side        69762                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side      1912717                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.icache.mem_side::system.l2.cpu_side        69723                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.dcache.mem_side::system.l2.cpu_side      1886244                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.icache.mem_side::system.l2.cpu_side        68613                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.dcache.mem_side::system.l2.cpu_side      1847689                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               8306421                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side     14122368                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side     89408704                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side      2976512                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side     80605824                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.icache.mem_side::system.l2.cpu_side      2974848                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.dcache.mem_side::system.l2.cpu_side     79529472                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.icache.mem_side::system.l2.cpu_side      2927488                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.dcache.mem_side::system.l2.cpu_side     77844736                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              350389952                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                        11251825                       # Total snoops (count)
system.tol2bus.snoopTraffic                  27968640                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         14017206                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.256908                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.593896                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               11203386     79.93%     79.93% # Request fanout histogram
system.tol2bus.snoop_fanout::1                2318005     16.54%     96.46% # Request fanout histogram
system.tol2bus.snoop_fanout::2                 259535      1.85%     98.31% # Request fanout histogram
system.tol2bus.snoop_fanout::3                 181060      1.29%     99.61% # Request fanout histogram
system.tol2bus.snoop_fanout::4                  55220      0.39%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              4                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           14017206                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         5556558295                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             12.7                       # Layer utilization (%)
system.tol2bus.respLayer5.occupancy         959549464                       # Layer occupancy (ticks)
system.tol2bus.respLayer5.utilization             2.2                       # Layer utilization (%)
system.tol2bus.respLayer4.occupancy          36785573                       # Layer occupancy (ticks)
system.tol2bus.respLayer4.utilization             0.1                       # Layer utilization (%)
system.tol2bus.respLayer7.occupancy         940508315                       # Layer occupancy (ticks)
system.tol2bus.respLayer7.utilization             2.2                       # Layer utilization (%)
system.tol2bus.respLayer6.occupancy          35932820                       # Layer occupancy (ticks)
system.tol2bus.respLayer6.utilization             0.1                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        1075437698                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             2.5                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy         165737454                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.4                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy         973509408                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             2.2                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy          36781596                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.1                       # Layer utilization (%)
system.tol2bus.snoopLayer0.occupancy             7503                       # Layer occupancy (ticks)
system.tol2bus.snoopLayer0.utilization            0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
