// Seed: 2393225921
module module_0 (
    output supply1 id_0,
    output uwire id_1,
    input supply1 id_2,
    output wire id_3,
    input supply0 id_4,
    input supply0 id_5,
    input wire id_6,
    output tri1 id_7,
    input wand id_8,
    output tri1 id_9,
    input uwire id_10,
    output wire id_11,
    output uwire id_12,
    input wand id_13,
    input wor id_14,
    input uwire id_15
);
  assign id_0 = 1;
endmodule
module module_1 (
    input tri1 id_0,
    output wand id_1,
    output uwire id_2,
    input supply1 id_3,
    input tri id_4,
    input uwire id_5,
    input tri0 id_6,
    input supply0 id_7,
    input tri0 id_8,
    output wand id_9
    , id_24,
    output uwire id_10,
    input tri id_11,
    input tri1 id_12,
    input wand id_13,
    output supply1 id_14,
    input tri0 id_15,
    input tri1 id_16,
    output wor id_17,
    input wand id_18,
    output wire id_19,
    output supply0 id_20,
    output uwire id_21,
    output wire id_22
);
  assign id_24 = !id_18;
  module_0(
      id_2,
      id_2,
      id_13,
      id_2,
      id_16,
      id_16,
      id_18,
      id_20,
      id_8,
      id_9,
      id_18,
      id_9,
      id_22,
      id_8,
      id_6,
      id_18
  );
endmodule
