
lcd_rtos.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001f8  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000d7fc  08000200  08000200  00010200  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00001eec  0800d9fc  0800d9fc  0001d9fc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800f8e8  0800f8e8  0002008c  2**0
                  CONTENTS
  4 .ARM          00000008  0800f8e8  0800f8e8  0001f8e8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800f8f0  0800f8f0  0002008c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800f8f0  0800f8f0  0001f8f0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800f8f4  0800f8f4  0001f8f4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         0000008c  20000000  0800f8f8  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000057a4  2000008c  0800f984  0002008c  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20005830  0800f984  00025830  2**0
                  ALLOC
 11 .ARM.attributes 0000002e  00000000  00000000  0002008c  2**0
                  CONTENTS, READONLY
 12 .debug_info   0002b9e4  00000000  00000000  000200ba  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000054da  00000000  00000000  0004ba9e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001d20  00000000  00000000  00050f78  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00001ac8  00000000  00000000  00052c98  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00034784  00000000  00000000  00054760  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   000241b1  00000000  00000000  00088ee4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00134613  00000000  00000000  000ad095  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000053  00000000  00000000  001e16a8  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00007c88  00000000  00000000  001e16fc  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000200 <__do_global_dtors_aux>:
 8000200:	b510      	push	{r4, lr}
 8000202:	4c05      	ldr	r4, [pc, #20]	; (8000218 <__do_global_dtors_aux+0x18>)
 8000204:	7823      	ldrb	r3, [r4, #0]
 8000206:	b933      	cbnz	r3, 8000216 <__do_global_dtors_aux+0x16>
 8000208:	4b04      	ldr	r3, [pc, #16]	; (800021c <__do_global_dtors_aux+0x1c>)
 800020a:	b113      	cbz	r3, 8000212 <__do_global_dtors_aux+0x12>
 800020c:	4804      	ldr	r0, [pc, #16]	; (8000220 <__do_global_dtors_aux+0x20>)
 800020e:	f3af 8000 	nop.w
 8000212:	2301      	movs	r3, #1
 8000214:	7023      	strb	r3, [r4, #0]
 8000216:	bd10      	pop	{r4, pc}
 8000218:	2000008c 	.word	0x2000008c
 800021c:	00000000 	.word	0x00000000
 8000220:	0800d9e4 	.word	0x0800d9e4

08000224 <frame_dummy>:
 8000224:	b508      	push	{r3, lr}
 8000226:	4b03      	ldr	r3, [pc, #12]	; (8000234 <frame_dummy+0x10>)
 8000228:	b11b      	cbz	r3, 8000232 <frame_dummy+0xe>
 800022a:	4903      	ldr	r1, [pc, #12]	; (8000238 <frame_dummy+0x14>)
 800022c:	4803      	ldr	r0, [pc, #12]	; (800023c <frame_dummy+0x18>)
 800022e:	f3af 8000 	nop.w
 8000232:	bd08      	pop	{r3, pc}
 8000234:	00000000 	.word	0x00000000
 8000238:	20000090 	.word	0x20000090
 800023c:	0800d9e4 	.word	0x0800d9e4

08000240 <memchr>:
 8000240:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8000244:	2a10      	cmp	r2, #16
 8000246:	db2b      	blt.n	80002a0 <memchr+0x60>
 8000248:	f010 0f07 	tst.w	r0, #7
 800024c:	d008      	beq.n	8000260 <memchr+0x20>
 800024e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000252:	3a01      	subs	r2, #1
 8000254:	428b      	cmp	r3, r1
 8000256:	d02d      	beq.n	80002b4 <memchr+0x74>
 8000258:	f010 0f07 	tst.w	r0, #7
 800025c:	b342      	cbz	r2, 80002b0 <memchr+0x70>
 800025e:	d1f6      	bne.n	800024e <memchr+0xe>
 8000260:	b4f0      	push	{r4, r5, r6, r7}
 8000262:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000266:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800026a:	f022 0407 	bic.w	r4, r2, #7
 800026e:	f07f 0700 	mvns.w	r7, #0
 8000272:	2300      	movs	r3, #0
 8000274:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000278:	3c08      	subs	r4, #8
 800027a:	ea85 0501 	eor.w	r5, r5, r1
 800027e:	ea86 0601 	eor.w	r6, r6, r1
 8000282:	fa85 f547 	uadd8	r5, r5, r7
 8000286:	faa3 f587 	sel	r5, r3, r7
 800028a:	fa86 f647 	uadd8	r6, r6, r7
 800028e:	faa5 f687 	sel	r6, r5, r7
 8000292:	b98e      	cbnz	r6, 80002b8 <memchr+0x78>
 8000294:	d1ee      	bne.n	8000274 <memchr+0x34>
 8000296:	bcf0      	pop	{r4, r5, r6, r7}
 8000298:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800029c:	f002 0207 	and.w	r2, r2, #7
 80002a0:	b132      	cbz	r2, 80002b0 <memchr+0x70>
 80002a2:	f810 3b01 	ldrb.w	r3, [r0], #1
 80002a6:	3a01      	subs	r2, #1
 80002a8:	ea83 0301 	eor.w	r3, r3, r1
 80002ac:	b113      	cbz	r3, 80002b4 <memchr+0x74>
 80002ae:	d1f8      	bne.n	80002a2 <memchr+0x62>
 80002b0:	2000      	movs	r0, #0
 80002b2:	4770      	bx	lr
 80002b4:	3801      	subs	r0, #1
 80002b6:	4770      	bx	lr
 80002b8:	2d00      	cmp	r5, #0
 80002ba:	bf06      	itte	eq
 80002bc:	4635      	moveq	r5, r6
 80002be:	3803      	subeq	r0, #3
 80002c0:	3807      	subne	r0, #7
 80002c2:	f015 0f01 	tst.w	r5, #1
 80002c6:	d107      	bne.n	80002d8 <memchr+0x98>
 80002c8:	3001      	adds	r0, #1
 80002ca:	f415 7f80 	tst.w	r5, #256	; 0x100
 80002ce:	bf02      	ittt	eq
 80002d0:	3001      	addeq	r0, #1
 80002d2:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 80002d6:	3001      	addeq	r0, #1
 80002d8:	bcf0      	pop	{r4, r5, r6, r7}
 80002da:	3801      	subs	r0, #1
 80002dc:	4770      	bx	lr
 80002de:	bf00      	nop

080002e0 <__aeabi_uldivmod>:
 80002e0:	b953      	cbnz	r3, 80002f8 <__aeabi_uldivmod+0x18>
 80002e2:	b94a      	cbnz	r2, 80002f8 <__aeabi_uldivmod+0x18>
 80002e4:	2900      	cmp	r1, #0
 80002e6:	bf08      	it	eq
 80002e8:	2800      	cmpeq	r0, #0
 80002ea:	bf1c      	itt	ne
 80002ec:	f04f 31ff 	movne.w	r1, #4294967295
 80002f0:	f04f 30ff 	movne.w	r0, #4294967295
 80002f4:	f000 b96e 	b.w	80005d4 <__aeabi_idiv0>
 80002f8:	f1ad 0c08 	sub.w	ip, sp, #8
 80002fc:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000300:	f000 f806 	bl	8000310 <__udivmoddi4>
 8000304:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000308:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800030c:	b004      	add	sp, #16
 800030e:	4770      	bx	lr

08000310 <__udivmoddi4>:
 8000310:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000314:	9d08      	ldr	r5, [sp, #32]
 8000316:	4604      	mov	r4, r0
 8000318:	468c      	mov	ip, r1
 800031a:	2b00      	cmp	r3, #0
 800031c:	f040 8083 	bne.w	8000426 <__udivmoddi4+0x116>
 8000320:	428a      	cmp	r2, r1
 8000322:	4617      	mov	r7, r2
 8000324:	d947      	bls.n	80003b6 <__udivmoddi4+0xa6>
 8000326:	fab2 f282 	clz	r2, r2
 800032a:	b142      	cbz	r2, 800033e <__udivmoddi4+0x2e>
 800032c:	f1c2 0020 	rsb	r0, r2, #32
 8000330:	fa24 f000 	lsr.w	r0, r4, r0
 8000334:	4091      	lsls	r1, r2
 8000336:	4097      	lsls	r7, r2
 8000338:	ea40 0c01 	orr.w	ip, r0, r1
 800033c:	4094      	lsls	r4, r2
 800033e:	ea4f 4817 	mov.w	r8, r7, lsr #16
 8000342:	0c23      	lsrs	r3, r4, #16
 8000344:	fbbc f6f8 	udiv	r6, ip, r8
 8000348:	fa1f fe87 	uxth.w	lr, r7
 800034c:	fb08 c116 	mls	r1, r8, r6, ip
 8000350:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000354:	fb06 f10e 	mul.w	r1, r6, lr
 8000358:	4299      	cmp	r1, r3
 800035a:	d909      	bls.n	8000370 <__udivmoddi4+0x60>
 800035c:	18fb      	adds	r3, r7, r3
 800035e:	f106 30ff 	add.w	r0, r6, #4294967295
 8000362:	f080 8119 	bcs.w	8000598 <__udivmoddi4+0x288>
 8000366:	4299      	cmp	r1, r3
 8000368:	f240 8116 	bls.w	8000598 <__udivmoddi4+0x288>
 800036c:	3e02      	subs	r6, #2
 800036e:	443b      	add	r3, r7
 8000370:	1a5b      	subs	r3, r3, r1
 8000372:	b2a4      	uxth	r4, r4
 8000374:	fbb3 f0f8 	udiv	r0, r3, r8
 8000378:	fb08 3310 	mls	r3, r8, r0, r3
 800037c:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000380:	fb00 fe0e 	mul.w	lr, r0, lr
 8000384:	45a6      	cmp	lr, r4
 8000386:	d909      	bls.n	800039c <__udivmoddi4+0x8c>
 8000388:	193c      	adds	r4, r7, r4
 800038a:	f100 33ff 	add.w	r3, r0, #4294967295
 800038e:	f080 8105 	bcs.w	800059c <__udivmoddi4+0x28c>
 8000392:	45a6      	cmp	lr, r4
 8000394:	f240 8102 	bls.w	800059c <__udivmoddi4+0x28c>
 8000398:	3802      	subs	r0, #2
 800039a:	443c      	add	r4, r7
 800039c:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 80003a0:	eba4 040e 	sub.w	r4, r4, lr
 80003a4:	2600      	movs	r6, #0
 80003a6:	b11d      	cbz	r5, 80003b0 <__udivmoddi4+0xa0>
 80003a8:	40d4      	lsrs	r4, r2
 80003aa:	2300      	movs	r3, #0
 80003ac:	e9c5 4300 	strd	r4, r3, [r5]
 80003b0:	4631      	mov	r1, r6
 80003b2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80003b6:	b902      	cbnz	r2, 80003ba <__udivmoddi4+0xaa>
 80003b8:	deff      	udf	#255	; 0xff
 80003ba:	fab2 f282 	clz	r2, r2
 80003be:	2a00      	cmp	r2, #0
 80003c0:	d150      	bne.n	8000464 <__udivmoddi4+0x154>
 80003c2:	1bcb      	subs	r3, r1, r7
 80003c4:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80003c8:	fa1f f887 	uxth.w	r8, r7
 80003cc:	2601      	movs	r6, #1
 80003ce:	fbb3 fcfe 	udiv	ip, r3, lr
 80003d2:	0c21      	lsrs	r1, r4, #16
 80003d4:	fb0e 331c 	mls	r3, lr, ip, r3
 80003d8:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 80003dc:	fb08 f30c 	mul.w	r3, r8, ip
 80003e0:	428b      	cmp	r3, r1
 80003e2:	d907      	bls.n	80003f4 <__udivmoddi4+0xe4>
 80003e4:	1879      	adds	r1, r7, r1
 80003e6:	f10c 30ff 	add.w	r0, ip, #4294967295
 80003ea:	d202      	bcs.n	80003f2 <__udivmoddi4+0xe2>
 80003ec:	428b      	cmp	r3, r1
 80003ee:	f200 80e9 	bhi.w	80005c4 <__udivmoddi4+0x2b4>
 80003f2:	4684      	mov	ip, r0
 80003f4:	1ac9      	subs	r1, r1, r3
 80003f6:	b2a3      	uxth	r3, r4
 80003f8:	fbb1 f0fe 	udiv	r0, r1, lr
 80003fc:	fb0e 1110 	mls	r1, lr, r0, r1
 8000400:	ea43 4401 	orr.w	r4, r3, r1, lsl #16
 8000404:	fb08 f800 	mul.w	r8, r8, r0
 8000408:	45a0      	cmp	r8, r4
 800040a:	d907      	bls.n	800041c <__udivmoddi4+0x10c>
 800040c:	193c      	adds	r4, r7, r4
 800040e:	f100 33ff 	add.w	r3, r0, #4294967295
 8000412:	d202      	bcs.n	800041a <__udivmoddi4+0x10a>
 8000414:	45a0      	cmp	r8, r4
 8000416:	f200 80d9 	bhi.w	80005cc <__udivmoddi4+0x2bc>
 800041a:	4618      	mov	r0, r3
 800041c:	eba4 0408 	sub.w	r4, r4, r8
 8000420:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 8000424:	e7bf      	b.n	80003a6 <__udivmoddi4+0x96>
 8000426:	428b      	cmp	r3, r1
 8000428:	d909      	bls.n	800043e <__udivmoddi4+0x12e>
 800042a:	2d00      	cmp	r5, #0
 800042c:	f000 80b1 	beq.w	8000592 <__udivmoddi4+0x282>
 8000430:	2600      	movs	r6, #0
 8000432:	e9c5 0100 	strd	r0, r1, [r5]
 8000436:	4630      	mov	r0, r6
 8000438:	4631      	mov	r1, r6
 800043a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800043e:	fab3 f683 	clz	r6, r3
 8000442:	2e00      	cmp	r6, #0
 8000444:	d14a      	bne.n	80004dc <__udivmoddi4+0x1cc>
 8000446:	428b      	cmp	r3, r1
 8000448:	d302      	bcc.n	8000450 <__udivmoddi4+0x140>
 800044a:	4282      	cmp	r2, r0
 800044c:	f200 80b8 	bhi.w	80005c0 <__udivmoddi4+0x2b0>
 8000450:	1a84      	subs	r4, r0, r2
 8000452:	eb61 0103 	sbc.w	r1, r1, r3
 8000456:	2001      	movs	r0, #1
 8000458:	468c      	mov	ip, r1
 800045a:	2d00      	cmp	r5, #0
 800045c:	d0a8      	beq.n	80003b0 <__udivmoddi4+0xa0>
 800045e:	e9c5 4c00 	strd	r4, ip, [r5]
 8000462:	e7a5      	b.n	80003b0 <__udivmoddi4+0xa0>
 8000464:	f1c2 0320 	rsb	r3, r2, #32
 8000468:	fa20 f603 	lsr.w	r6, r0, r3
 800046c:	4097      	lsls	r7, r2
 800046e:	fa01 f002 	lsl.w	r0, r1, r2
 8000472:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000476:	40d9      	lsrs	r1, r3
 8000478:	4330      	orrs	r0, r6
 800047a:	0c03      	lsrs	r3, r0, #16
 800047c:	fbb1 f6fe 	udiv	r6, r1, lr
 8000480:	fa1f f887 	uxth.w	r8, r7
 8000484:	fb0e 1116 	mls	r1, lr, r6, r1
 8000488:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 800048c:	fb06 f108 	mul.w	r1, r6, r8
 8000490:	4299      	cmp	r1, r3
 8000492:	fa04 f402 	lsl.w	r4, r4, r2
 8000496:	d909      	bls.n	80004ac <__udivmoddi4+0x19c>
 8000498:	18fb      	adds	r3, r7, r3
 800049a:	f106 3cff 	add.w	ip, r6, #4294967295
 800049e:	f080 808d 	bcs.w	80005bc <__udivmoddi4+0x2ac>
 80004a2:	4299      	cmp	r1, r3
 80004a4:	f240 808a 	bls.w	80005bc <__udivmoddi4+0x2ac>
 80004a8:	3e02      	subs	r6, #2
 80004aa:	443b      	add	r3, r7
 80004ac:	1a5b      	subs	r3, r3, r1
 80004ae:	b281      	uxth	r1, r0
 80004b0:	fbb3 f0fe 	udiv	r0, r3, lr
 80004b4:	fb0e 3310 	mls	r3, lr, r0, r3
 80004b8:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 80004bc:	fb00 f308 	mul.w	r3, r0, r8
 80004c0:	428b      	cmp	r3, r1
 80004c2:	d907      	bls.n	80004d4 <__udivmoddi4+0x1c4>
 80004c4:	1879      	adds	r1, r7, r1
 80004c6:	f100 3cff 	add.w	ip, r0, #4294967295
 80004ca:	d273      	bcs.n	80005b4 <__udivmoddi4+0x2a4>
 80004cc:	428b      	cmp	r3, r1
 80004ce:	d971      	bls.n	80005b4 <__udivmoddi4+0x2a4>
 80004d0:	3802      	subs	r0, #2
 80004d2:	4439      	add	r1, r7
 80004d4:	1acb      	subs	r3, r1, r3
 80004d6:	ea40 4606 	orr.w	r6, r0, r6, lsl #16
 80004da:	e778      	b.n	80003ce <__udivmoddi4+0xbe>
 80004dc:	f1c6 0c20 	rsb	ip, r6, #32
 80004e0:	fa03 f406 	lsl.w	r4, r3, r6
 80004e4:	fa22 f30c 	lsr.w	r3, r2, ip
 80004e8:	431c      	orrs	r4, r3
 80004ea:	fa20 f70c 	lsr.w	r7, r0, ip
 80004ee:	fa01 f306 	lsl.w	r3, r1, r6
 80004f2:	ea4f 4e14 	mov.w	lr, r4, lsr #16
 80004f6:	fa21 f10c 	lsr.w	r1, r1, ip
 80004fa:	431f      	orrs	r7, r3
 80004fc:	0c3b      	lsrs	r3, r7, #16
 80004fe:	fbb1 f9fe 	udiv	r9, r1, lr
 8000502:	fa1f f884 	uxth.w	r8, r4
 8000506:	fb0e 1119 	mls	r1, lr, r9, r1
 800050a:	ea43 4101 	orr.w	r1, r3, r1, lsl #16
 800050e:	fb09 fa08 	mul.w	sl, r9, r8
 8000512:	458a      	cmp	sl, r1
 8000514:	fa02 f206 	lsl.w	r2, r2, r6
 8000518:	fa00 f306 	lsl.w	r3, r0, r6
 800051c:	d908      	bls.n	8000530 <__udivmoddi4+0x220>
 800051e:	1861      	adds	r1, r4, r1
 8000520:	f109 30ff 	add.w	r0, r9, #4294967295
 8000524:	d248      	bcs.n	80005b8 <__udivmoddi4+0x2a8>
 8000526:	458a      	cmp	sl, r1
 8000528:	d946      	bls.n	80005b8 <__udivmoddi4+0x2a8>
 800052a:	f1a9 0902 	sub.w	r9, r9, #2
 800052e:	4421      	add	r1, r4
 8000530:	eba1 010a 	sub.w	r1, r1, sl
 8000534:	b2bf      	uxth	r7, r7
 8000536:	fbb1 f0fe 	udiv	r0, r1, lr
 800053a:	fb0e 1110 	mls	r1, lr, r0, r1
 800053e:	ea47 4701 	orr.w	r7, r7, r1, lsl #16
 8000542:	fb00 f808 	mul.w	r8, r0, r8
 8000546:	45b8      	cmp	r8, r7
 8000548:	d907      	bls.n	800055a <__udivmoddi4+0x24a>
 800054a:	19e7      	adds	r7, r4, r7
 800054c:	f100 31ff 	add.w	r1, r0, #4294967295
 8000550:	d22e      	bcs.n	80005b0 <__udivmoddi4+0x2a0>
 8000552:	45b8      	cmp	r8, r7
 8000554:	d92c      	bls.n	80005b0 <__udivmoddi4+0x2a0>
 8000556:	3802      	subs	r0, #2
 8000558:	4427      	add	r7, r4
 800055a:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 800055e:	eba7 0708 	sub.w	r7, r7, r8
 8000562:	fba0 8902 	umull	r8, r9, r0, r2
 8000566:	454f      	cmp	r7, r9
 8000568:	46c6      	mov	lr, r8
 800056a:	4649      	mov	r1, r9
 800056c:	d31a      	bcc.n	80005a4 <__udivmoddi4+0x294>
 800056e:	d017      	beq.n	80005a0 <__udivmoddi4+0x290>
 8000570:	b15d      	cbz	r5, 800058a <__udivmoddi4+0x27a>
 8000572:	ebb3 020e 	subs.w	r2, r3, lr
 8000576:	eb67 0701 	sbc.w	r7, r7, r1
 800057a:	fa07 fc0c 	lsl.w	ip, r7, ip
 800057e:	40f2      	lsrs	r2, r6
 8000580:	ea4c 0202 	orr.w	r2, ip, r2
 8000584:	40f7      	lsrs	r7, r6
 8000586:	e9c5 2700 	strd	r2, r7, [r5]
 800058a:	2600      	movs	r6, #0
 800058c:	4631      	mov	r1, r6
 800058e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000592:	462e      	mov	r6, r5
 8000594:	4628      	mov	r0, r5
 8000596:	e70b      	b.n	80003b0 <__udivmoddi4+0xa0>
 8000598:	4606      	mov	r6, r0
 800059a:	e6e9      	b.n	8000370 <__udivmoddi4+0x60>
 800059c:	4618      	mov	r0, r3
 800059e:	e6fd      	b.n	800039c <__udivmoddi4+0x8c>
 80005a0:	4543      	cmp	r3, r8
 80005a2:	d2e5      	bcs.n	8000570 <__udivmoddi4+0x260>
 80005a4:	ebb8 0e02 	subs.w	lr, r8, r2
 80005a8:	eb69 0104 	sbc.w	r1, r9, r4
 80005ac:	3801      	subs	r0, #1
 80005ae:	e7df      	b.n	8000570 <__udivmoddi4+0x260>
 80005b0:	4608      	mov	r0, r1
 80005b2:	e7d2      	b.n	800055a <__udivmoddi4+0x24a>
 80005b4:	4660      	mov	r0, ip
 80005b6:	e78d      	b.n	80004d4 <__udivmoddi4+0x1c4>
 80005b8:	4681      	mov	r9, r0
 80005ba:	e7b9      	b.n	8000530 <__udivmoddi4+0x220>
 80005bc:	4666      	mov	r6, ip
 80005be:	e775      	b.n	80004ac <__udivmoddi4+0x19c>
 80005c0:	4630      	mov	r0, r6
 80005c2:	e74a      	b.n	800045a <__udivmoddi4+0x14a>
 80005c4:	f1ac 0c02 	sub.w	ip, ip, #2
 80005c8:	4439      	add	r1, r7
 80005ca:	e713      	b.n	80003f4 <__udivmoddi4+0xe4>
 80005cc:	3802      	subs	r0, #2
 80005ce:	443c      	add	r4, r7
 80005d0:	e724      	b.n	800041c <__udivmoddi4+0x10c>
 80005d2:	bf00      	nop

080005d4 <__aeabi_idiv0>:
 80005d4:	4770      	bx	lr
 80005d6:	bf00      	nop

080005d8 <Storage_OpenReadFile>:
  * @param  BufferAddress: A pointer to a buffer to copy the file to
  * @param  FileLen: the File lenght
  * @retval err: Error status (0=> success, 1=> fail)
  */
uint32_t Storage_OpenReadFile(uint8_t *Address, const char* BmpName)
{
 80005d8:	b580      	push	{r7, lr}
 80005da:	f5ad 7d12 	sub.w	sp, sp, #584	; 0x248
 80005de:	af00      	add	r7, sp, #0
 80005e0:	1d3b      	adds	r3, r7, #4
 80005e2:	6018      	str	r0, [r3, #0]
 80005e4:	463b      	mov	r3, r7
 80005e6:	6019      	str	r1, [r3, #0]
  uint32_t index = 0, size = 0, i1 = 0;
 80005e8:	2300      	movs	r3, #0
 80005ea:	f8c7 3244 	str.w	r3, [r7, #580]	; 0x244
 80005ee:	2300      	movs	r3, #0
 80005f0:	f8c7 3240 	str.w	r3, [r7, #576]	; 0x240
 80005f4:	2300      	movs	r3, #0
 80005f6:	f8c7 323c 	str.w	r3, [r7, #572]	; 0x23c
  uint32_t BmpAddress;
  FIL F1;

  if (f_open(&F1, (TCHAR const*)BmpName, FA_READ) != FR_OK)
 80005fa:	463b      	mov	r3, r7
 80005fc:	f107 0008 	add.w	r0, r7, #8
 8000600:	2201      	movs	r2, #1
 8000602:	6819      	ldr	r1, [r3, #0]
 8000604:	f00b ff7c 	bl	800c500 <f_open>
 8000608:	4603      	mov	r3, r0
 800060a:	2b00      	cmp	r3, #0
 800060c:	d000      	beq.n	8000610 <Storage_OpenReadFile+0x38>
  {
    while(1)
 800060e:	e7fe      	b.n	800060e <Storage_OpenReadFile+0x36>
    {
    } 
  }
  if (f_read (&F1, sector, 30, (UINT *)&BytesRead) != FR_OK)
 8000610:	f107 0008 	add.w	r0, r7, #8
 8000614:	4b44      	ldr	r3, [pc, #272]	; (8000728 <Storage_OpenReadFile+0x150>)
 8000616:	221e      	movs	r2, #30
 8000618:	4944      	ldr	r1, [pc, #272]	; (800072c <Storage_OpenReadFile+0x154>)
 800061a:	f00c f92f 	bl	800c87c <f_read>
 800061e:	4603      	mov	r3, r0
 8000620:	2b00      	cmp	r3, #0
 8000622:	d000      	beq.n	8000626 <Storage_OpenReadFile+0x4e>
  {
    while(1)
 8000624:	e7fe      	b.n	8000624 <Storage_OpenReadFile+0x4c>
    {
    } 
  }
  
  BmpAddress = (uint32_t)sector;
 8000626:	4b41      	ldr	r3, [pc, #260]	; (800072c <Storage_OpenReadFile+0x154>)
 8000628:	f8c7 3238 	str.w	r3, [r7, #568]	; 0x238

  /* Read bitmap size */
  size = *(uint16_t *) (BmpAddress + 2);
 800062c:	f8d7 3238 	ldr.w	r3, [r7, #568]	; 0x238
 8000630:	3302      	adds	r3, #2
 8000632:	881b      	ldrh	r3, [r3, #0]
 8000634:	f8c7 3240 	str.w	r3, [r7, #576]	; 0x240
  size |= (*(uint16_t *) (BmpAddress + 4)) << 16;  
 8000638:	f8d7 3238 	ldr.w	r3, [r7, #568]	; 0x238
 800063c:	3304      	adds	r3, #4
 800063e:	881b      	ldrh	r3, [r3, #0]
 8000640:	041b      	lsls	r3, r3, #16
 8000642:	461a      	mov	r2, r3
 8000644:	f8d7 3240 	ldr.w	r3, [r7, #576]	; 0x240
 8000648:	4313      	orrs	r3, r2
 800064a:	f8c7 3240 	str.w	r3, [r7, #576]	; 0x240
 
  /* Get bitmap data address offset */
  index = *(uint16_t *) (BmpAddress + 10);
 800064e:	f8d7 3238 	ldr.w	r3, [r7, #568]	; 0x238
 8000652:	330a      	adds	r3, #10
 8000654:	881b      	ldrh	r3, [r3, #0]
 8000656:	f8c7 3244 	str.w	r3, [r7, #580]	; 0x244
  index |= (*(uint16_t *) (BmpAddress + 12)) << 16;  
 800065a:	f8d7 3238 	ldr.w	r3, [r7, #568]	; 0x238
 800065e:	330c      	adds	r3, #12
 8000660:	881b      	ldrh	r3, [r3, #0]
 8000662:	041b      	lsls	r3, r3, #16
 8000664:	461a      	mov	r2, r3
 8000666:	f8d7 3244 	ldr.w	r3, [r7, #580]	; 0x244
 800066a:	4313      	orrs	r3, r2
 800066c:	f8c7 3244 	str.w	r3, [r7, #580]	; 0x244
  
  f_close (&F1);
 8000670:	f107 0308 	add.w	r3, r7, #8
 8000674:	4618      	mov	r0, r3
 8000676:	f00c fabe 	bl	800cbf6 <f_close>
  
  f_open (&F1, (TCHAR const*)BmpName, FA_READ);
 800067a:	463b      	mov	r3, r7
 800067c:	f107 0008 	add.w	r0, r7, #8
 8000680:	2201      	movs	r2, #1
 8000682:	6819      	ldr	r1, [r3, #0]
 8000684:	f00b ff3c 	bl	800c500 <f_open>

  do
  {
    if (size < 256*2)
 8000688:	f8d7 3240 	ldr.w	r3, [r7, #576]	; 0x240
 800068c:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8000690:	d204      	bcs.n	800069c <Storage_OpenReadFile+0xc4>
    {
      i1 = size;
 8000692:	f8d7 3240 	ldr.w	r3, [r7, #576]	; 0x240
 8000696:	f8c7 323c 	str.w	r3, [r7, #572]	; 0x23c
 800069a:	e003      	b.n	80006a4 <Storage_OpenReadFile+0xcc>
    }
    else
    {
      i1 = 256*2;
 800069c:	f44f 7300 	mov.w	r3, #512	; 0x200
 80006a0:	f8c7 323c 	str.w	r3, [r7, #572]	; 0x23c
    }
    size -= i1;
 80006a4:	f8d7 2240 	ldr.w	r2, [r7, #576]	; 0x240
 80006a8:	f8d7 323c 	ldr.w	r3, [r7, #572]	; 0x23c
 80006ac:	1ad3      	subs	r3, r2, r3
 80006ae:	f8c7 3240 	str.w	r3, [r7, #576]	; 0x240
    f_read (&F1, sector, i1, (UINT *)&BytesRead);
 80006b2:	f107 0008 	add.w	r0, r7, #8
 80006b6:	4b1c      	ldr	r3, [pc, #112]	; (8000728 <Storage_OpenReadFile+0x150>)
 80006b8:	f8d7 223c 	ldr.w	r2, [r7, #572]	; 0x23c
 80006bc:	491b      	ldr	r1, [pc, #108]	; (800072c <Storage_OpenReadFile+0x154>)
 80006be:	f00c f8dd 	bl	800c87c <f_read>

    for (index = 0; index < i1; index++)
 80006c2:	2300      	movs	r3, #0
 80006c4:	f8c7 3244 	str.w	r3, [r7, #580]	; 0x244
 80006c8:	e015      	b.n	80006f6 <Storage_OpenReadFile+0x11e>
    {
      *(__IO uint8_t*) (Address) = *(__IO uint8_t *)BmpAddress;
 80006ca:	f8d7 3238 	ldr.w	r3, [r7, #568]	; 0x238
 80006ce:	781b      	ldrb	r3, [r3, #0]
 80006d0:	b2da      	uxtb	r2, r3
 80006d2:	1d3b      	adds	r3, r7, #4
 80006d4:	681b      	ldr	r3, [r3, #0]
 80006d6:	701a      	strb	r2, [r3, #0]
      
      BmpAddress++;  
 80006d8:	f8d7 3238 	ldr.w	r3, [r7, #568]	; 0x238
 80006dc:	3301      	adds	r3, #1
 80006de:	f8c7 3238 	str.w	r3, [r7, #568]	; 0x238
      Address++;
 80006e2:	1d3b      	adds	r3, r7, #4
 80006e4:	1d3a      	adds	r2, r7, #4
 80006e6:	6812      	ldr	r2, [r2, #0]
 80006e8:	3201      	adds	r2, #1
 80006ea:	601a      	str	r2, [r3, #0]
    for (index = 0; index < i1; index++)
 80006ec:	f8d7 3244 	ldr.w	r3, [r7, #580]	; 0x244
 80006f0:	3301      	adds	r3, #1
 80006f2:	f8c7 3244 	str.w	r3, [r7, #580]	; 0x244
 80006f6:	f8d7 2244 	ldr.w	r2, [r7, #580]	; 0x244
 80006fa:	f8d7 323c 	ldr.w	r3, [r7, #572]	; 0x23c
 80006fe:	429a      	cmp	r2, r3
 8000700:	d3e3      	bcc.n	80006ca <Storage_OpenReadFile+0xf2>
    }  
    
    BmpAddress = (uint32_t)sector;
 8000702:	4b0a      	ldr	r3, [pc, #40]	; (800072c <Storage_OpenReadFile+0x154>)
 8000704:	f8c7 3238 	str.w	r3, [r7, #568]	; 0x238
  }
  while (size > 0);
 8000708:	f8d7 3240 	ldr.w	r3, [r7, #576]	; 0x240
 800070c:	2b00      	cmp	r3, #0
 800070e:	d1bb      	bne.n	8000688 <Storage_OpenReadFile+0xb0>

  f_close (&F1);
 8000710:	f107 0308 	add.w	r3, r7, #8
 8000714:	4618      	mov	r0, r3
 8000716:	f00c fa6e 	bl	800cbf6 <f_close>
  
  return 1;
 800071a:	2301      	movs	r3, #1
}
 800071c:	4618      	mov	r0, r3
 800071e:	f507 7712 	add.w	r7, r7, #584	; 0x248
 8000722:	46bd      	mov	sp, r7
 8000724:	bd80      	pop	{r7, pc}
 8000726:	bf00      	nop
 8000728:	200000a8 	.word	0x200000a8
 800072c:	20004eb4 	.word	0x20004eb4

08000730 <Storage_CheckBitmapFile>:
  * @param  BufferAddress: A pointer to a buffer to copy the file to
  * @param  FileLen: the File lenght
  * @retval err: Error status (0=> success, 1=> fail)
  */
uint32_t Storage_CheckBitmapFile(const char* BmpName, uint32_t *FileLen)
{
 8000730:	b580      	push	{r7, lr}
 8000732:	b082      	sub	sp, #8
 8000734:	af00      	add	r7, sp, #0
 8000736:	6078      	str	r0, [r7, #4]
 8000738:	6039      	str	r1, [r7, #0]
  if(f_mount(&fs, (TCHAR const*)"",0))
 800073a:	2200      	movs	r2, #0
 800073c:	4913      	ldr	r1, [pc, #76]	; (800078c <Storage_CheckBitmapFile+0x5c>)
 800073e:	4814      	ldr	r0, [pc, #80]	; (8000790 <Storage_CheckBitmapFile+0x60>)
 8000740:	f00b fe98 	bl	800c474 <f_mount>
 8000744:	4603      	mov	r3, r0
 8000746:	2b00      	cmp	r3, #0
 8000748:	d001      	beq.n	800074e <Storage_CheckBitmapFile+0x1e>
  {
    return 1;
 800074a:	2301      	movs	r3, #1
 800074c:	e01a      	b.n	8000784 <Storage_CheckBitmapFile+0x54>
  }
  if(f_open (&F, (TCHAR const*)BmpName, FA_READ))
 800074e:	2201      	movs	r2, #1
 8000750:	6879      	ldr	r1, [r7, #4]
 8000752:	4810      	ldr	r0, [pc, #64]	; (8000794 <Storage_CheckBitmapFile+0x64>)
 8000754:	f00b fed4 	bl	800c500 <f_open>
 8000758:	4603      	mov	r3, r0
 800075a:	2b00      	cmp	r3, #0
 800075c:	d001      	beq.n	8000762 <Storage_CheckBitmapFile+0x32>
  {
    return 2;
 800075e:	2302      	movs	r3, #2
 8000760:	e010      	b.n	8000784 <Storage_CheckBitmapFile+0x54>
  }
  
  f_read (&F, sector, 6, (UINT *)&BytesRead);
 8000762:	4b0d      	ldr	r3, [pc, #52]	; (8000798 <Storage_CheckBitmapFile+0x68>)
 8000764:	2206      	movs	r2, #6
 8000766:	490d      	ldr	r1, [pc, #52]	; (800079c <Storage_CheckBitmapFile+0x6c>)
 8000768:	480a      	ldr	r0, [pc, #40]	; (8000794 <Storage_CheckBitmapFile+0x64>)
 800076a:	f00c f887 	bl	800c87c <f_read>
  
  if (Buffercmp((uint8_t *)SlidesCheck, (uint8_t *) sector, 2) != 0)
 800076e:	2202      	movs	r2, #2
 8000770:	490a      	ldr	r1, [pc, #40]	; (800079c <Storage_CheckBitmapFile+0x6c>)
 8000772:	480b      	ldr	r0, [pc, #44]	; (80007a0 <Storage_CheckBitmapFile+0x70>)
 8000774:	f000 f866 	bl	8000844 <Buffercmp>
 8000778:	4603      	mov	r3, r0
 800077a:	2b00      	cmp	r3, #0
 800077c:	d001      	beq.n	8000782 <Storage_CheckBitmapFile+0x52>
  {
    return 3;
 800077e:	2303      	movs	r3, #3
 8000780:	e000      	b.n	8000784 <Storage_CheckBitmapFile+0x54>
  }
  return 0;
 8000782:	2300      	movs	r3, #0
}
 8000784:	4618      	mov	r0, r3
 8000786:	3708      	adds	r7, #8
 8000788:	46bd      	mov	sp, r7
 800078a:	bd80      	pop	{r7, pc}
 800078c:	0800d9fc 	.word	0x0800d9fc
 8000790:	20004c84 	.word	0x20004c84
 8000794:	200050e8 	.word	0x200050e8
 8000798:	200000a8 	.word	0x200000a8
 800079c:	20004eb4 	.word	0x20004eb4
 80007a0:	0800db14 	.word	0x0800db14

080007a4 <Storage_GetDirectoryBitmapFiles>:
  * @brief  List up to 25 file on the root directory with extension .BMP
  * @param  None
  * @retval The number of the found files
  */
uint32_t Storage_GetDirectoryBitmapFiles (const char* DirName, char* Files[])
{
 80007a4:	b580      	push	{r7, lr}
 80007a6:	b084      	sub	sp, #16
 80007a8:	af00      	add	r7, sp, #0
 80007aa:	6078      	str	r0, [r7, #4]
 80007ac:	6039      	str	r1, [r7, #0]
  FRESULT res;
  uint32_t index = 0;
 80007ae:	2300      	movs	r3, #0
 80007b0:	60bb      	str	r3, [r7, #8]

  /* Open filesystem */
  if(f_mount(&fs, (TCHAR const*)"",0) != FR_OK)
 80007b2:	2200      	movs	r2, #0
 80007b4:	491c      	ldr	r1, [pc, #112]	; (8000828 <Storage_GetDirectoryBitmapFiles+0x84>)
 80007b6:	481d      	ldr	r0, [pc, #116]	; (800082c <Storage_GetDirectoryBitmapFiles+0x88>)
 80007b8:	f00b fe5c 	bl	800c474 <f_mount>
 80007bc:	4603      	mov	r3, r0
 80007be:	2b00      	cmp	r3, #0
 80007c0:	d001      	beq.n	80007c6 <Storage_GetDirectoryBitmapFiles+0x22>
  {
    return 0;
 80007c2:	2300      	movs	r3, #0
 80007c4:	e02c      	b.n	8000820 <Storage_GetDirectoryBitmapFiles+0x7c>
  }

  /* Start to search for wave files */
  res = f_findfirst(&dir, &fno, DirName, "*.bmp");
 80007c6:	4b1a      	ldr	r3, [pc, #104]	; (8000830 <Storage_GetDirectoryBitmapFiles+0x8c>)
 80007c8:	687a      	ldr	r2, [r7, #4]
 80007ca:	491a      	ldr	r1, [pc, #104]	; (8000834 <Storage_GetDirectoryBitmapFiles+0x90>)
 80007cc:	481a      	ldr	r0, [pc, #104]	; (8000838 <Storage_GetDirectoryBitmapFiles+0x94>)
 80007ce:	f00c fb3a 	bl	800ce46 <f_findfirst>
 80007d2:	4603      	mov	r3, r0
 80007d4:	73fb      	strb	r3, [r7, #15]

  /* Repeat while an item is found */
  while (fno.fname[0])
 80007d6:	e01b      	b.n	8000810 <Storage_GetDirectoryBitmapFiles+0x6c>
  {
    if(res == FR_OK)
 80007d8:	7bfb      	ldrb	r3, [r7, #15]
 80007da:	2b00      	cmp	r3, #0
 80007dc:	d115      	bne.n	800080a <Storage_GetDirectoryBitmapFiles+0x66>
    {
      if(index < MAX_BMP_FILES)
 80007de:	68bb      	ldr	r3, [r7, #8]
 80007e0:	2b18      	cmp	r3, #24
 80007e2:	d80b      	bhi.n	80007fc <Storage_GetDirectoryBitmapFiles+0x58>
      {
        sprintf (Files[index++], "%s", fno.fname);
 80007e4:	68bb      	ldr	r3, [r7, #8]
 80007e6:	1c5a      	adds	r2, r3, #1
 80007e8:	60ba      	str	r2, [r7, #8]
 80007ea:	009b      	lsls	r3, r3, #2
 80007ec:	683a      	ldr	r2, [r7, #0]
 80007ee:	4413      	add	r3, r2
 80007f0:	681b      	ldr	r3, [r3, #0]
 80007f2:	4a12      	ldr	r2, [pc, #72]	; (800083c <Storage_GetDirectoryBitmapFiles+0x98>)
 80007f4:	4912      	ldr	r1, [pc, #72]	; (8000840 <Storage_GetDirectoryBitmapFiles+0x9c>)
 80007f6:	4618      	mov	r0, r3
 80007f8:	f00c fd8e 	bl	800d318 <siprintf>
      }
      /* Search for next item */
      res = f_findnext(&dir, &fno);
 80007fc:	490d      	ldr	r1, [pc, #52]	; (8000834 <Storage_GetDirectoryBitmapFiles+0x90>)
 80007fe:	480e      	ldr	r0, [pc, #56]	; (8000838 <Storage_GetDirectoryBitmapFiles+0x94>)
 8000800:	f00c faf9 	bl	800cdf6 <f_findnext>
 8000804:	4603      	mov	r3, r0
 8000806:	73fb      	strb	r3, [r7, #15]
 8000808:	e002      	b.n	8000810 <Storage_GetDirectoryBitmapFiles+0x6c>
    }
    else
    {
      index = 0;
 800080a:	2300      	movs	r3, #0
 800080c:	60bb      	str	r3, [r7, #8]
      break;
 800080e:	e003      	b.n	8000818 <Storage_GetDirectoryBitmapFiles+0x74>
  while (fno.fname[0])
 8000810:	4b08      	ldr	r3, [pc, #32]	; (8000834 <Storage_GetDirectoryBitmapFiles+0x90>)
 8000812:	7a5b      	ldrb	r3, [r3, #9]
 8000814:	2b00      	cmp	r3, #0
 8000816:	d1df      	bne.n	80007d8 <Storage_GetDirectoryBitmapFiles+0x34>
    }
  }

  f_closedir(&dir);
 8000818:	4807      	ldr	r0, [pc, #28]	; (8000838 <Storage_GetDirectoryBitmapFiles+0x94>)
 800081a:	f00c fa89 	bl	800cd30 <f_closedir>

  return index;
 800081e:	68bb      	ldr	r3, [r7, #8]
}
 8000820:	4618      	mov	r0, r3
 8000822:	3710      	adds	r7, #16
 8000824:	46bd      	mov	sp, r7
 8000826:	bd80      	pop	{r7, pc}
 8000828:	0800d9fc 	.word	0x0800d9fc
 800082c:	20004c84 	.word	0x20004c84
 8000830:	0800da00 	.word	0x0800da00
 8000834:	20004c6c 	.word	0x20004c6c
 8000838:	200050b4 	.word	0x200050b4
 800083c:	20004c75 	.word	0x20004c75
 8000840:	0800da08 	.word	0x0800da08

08000844 <Buffercmp>:
  * @param  BufferLength: buffer's length.
  * @retval  0: pBuffer1 identical to pBuffer2
  *          1: pBuffer1 differs from pBuffer2
  */
uint8_t Buffercmp(uint8_t* pBuffer1, uint8_t* pBuffer2, uint16_t BufferLength)
{
 8000844:	b480      	push	{r7}
 8000846:	b085      	sub	sp, #20
 8000848:	af00      	add	r7, sp, #0
 800084a:	60f8      	str	r0, [r7, #12]
 800084c:	60b9      	str	r1, [r7, #8]
 800084e:	4613      	mov	r3, r2
 8000850:	80fb      	strh	r3, [r7, #6]
  while (BufferLength--)
 8000852:	e00d      	b.n	8000870 <Buffercmp+0x2c>
  {
    if (*pBuffer1 != *pBuffer2)
 8000854:	68fb      	ldr	r3, [r7, #12]
 8000856:	781a      	ldrb	r2, [r3, #0]
 8000858:	68bb      	ldr	r3, [r7, #8]
 800085a:	781b      	ldrb	r3, [r3, #0]
 800085c:	429a      	cmp	r2, r3
 800085e:	d001      	beq.n	8000864 <Buffercmp+0x20>
    {
      return 1;
 8000860:	2301      	movs	r3, #1
 8000862:	e00b      	b.n	800087c <Buffercmp+0x38>
    }

    pBuffer1++;
 8000864:	68fb      	ldr	r3, [r7, #12]
 8000866:	3301      	adds	r3, #1
 8000868:	60fb      	str	r3, [r7, #12]
    pBuffer2++;
 800086a:	68bb      	ldr	r3, [r7, #8]
 800086c:	3301      	adds	r3, #1
 800086e:	60bb      	str	r3, [r7, #8]
  while (BufferLength--)
 8000870:	88fb      	ldrh	r3, [r7, #6]
 8000872:	1e5a      	subs	r2, r3, #1
 8000874:	80fa      	strh	r2, [r7, #6]
 8000876:	2b00      	cmp	r3, #0
 8000878:	d1ec      	bne.n	8000854 <Buffercmp+0x10>
  }

  return 0;
 800087a:	2300      	movs	r3, #0
}
 800087c:	4618      	mov	r0, r3
 800087e:	3714      	adds	r7, #20
 8000880:	46bd      	mov	sp, r7
 8000882:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000886:	4770      	bx	lr

08000888 <__NVIC_SystemReset>:
/**
  \brief   System Reset
  \details Initiates a system reset request to reset the MCU.
 */
__NO_RETURN __STATIC_INLINE void __NVIC_SystemReset(void)
{
 8000888:	b480      	push	{r7}
 800088a:	af00      	add	r7, sp, #0
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
 800088c:	f3bf 8f4f 	dsb	sy
}
 8000890:	bf00      	nop
  __DSB();                                                          /* Ensure all outstanding memory accesses included
                                                                       buffered write are completed before reset */
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
                           (SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) |
 8000892:	4b06      	ldr	r3, [pc, #24]	; (80008ac <__NVIC_SystemReset+0x24>)
 8000894:	68db      	ldr	r3, [r3, #12]
 8000896:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
 800089a:	4904      	ldr	r1, [pc, #16]	; (80008ac <__NVIC_SystemReset+0x24>)
 800089c:	4b04      	ldr	r3, [pc, #16]	; (80008b0 <__NVIC_SystemReset+0x28>)
 800089e:	4313      	orrs	r3, r2
 80008a0:	60cb      	str	r3, [r1, #12]
  __ASM volatile ("dsb 0xF":::"memory");
 80008a2:	f3bf 8f4f 	dsb	sy
}
 80008a6:	bf00      	nop
                            SCB_AIRCR_SYSRESETREQ_Msk    );         /* Keep priority group unchanged */
  __DSB();                                                          /* Ensure completion of memory access */

  for(;;)                                                           /* wait until reset */
  {
    __NOP();
 80008a8:	bf00      	nop
 80008aa:	e7fd      	b.n	80008a8 <__NVIC_SystemReset+0x20>
 80008ac:	e000ed00 	.word	0xe000ed00
 80008b0:	05fa0004 	.word	0x05fa0004

080008b4 <SCB_EnableICache>:
/**
  \brief   Enable I-Cache
  \details Turns on I-Cache
  */
__STATIC_INLINE void SCB_EnableICache (void)
{
 80008b4:	b480      	push	{r7}
 80008b6:	af00      	add	r7, sp, #0
  __ASM volatile ("dsb 0xF":::"memory");
 80008b8:	f3bf 8f4f 	dsb	sy
}
 80008bc:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 80008be:	f3bf 8f6f 	isb	sy
}
 80008c2:	bf00      	nop
  #if defined (__ICACHE_PRESENT) && (__ICACHE_PRESENT == 1U)
    __DSB();
    __ISB();
    SCB->ICIALLU = 0UL;                     /* invalidate I-Cache */
 80008c4:	4b0d      	ldr	r3, [pc, #52]	; (80008fc <SCB_EnableICache+0x48>)
 80008c6:	2200      	movs	r2, #0
 80008c8:	f8c3 2250 	str.w	r2, [r3, #592]	; 0x250
  __ASM volatile ("dsb 0xF":::"memory");
 80008cc:	f3bf 8f4f 	dsb	sy
}
 80008d0:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 80008d2:	f3bf 8f6f 	isb	sy
}
 80008d6:	bf00      	nop
    __DSB();
    __ISB();
    SCB->CCR |=  (uint32_t)SCB_CCR_IC_Msk;  /* enable I-Cache */
 80008d8:	4b08      	ldr	r3, [pc, #32]	; (80008fc <SCB_EnableICache+0x48>)
 80008da:	695b      	ldr	r3, [r3, #20]
 80008dc:	4a07      	ldr	r2, [pc, #28]	; (80008fc <SCB_EnableICache+0x48>)
 80008de:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80008e2:	6153      	str	r3, [r2, #20]
  __ASM volatile ("dsb 0xF":::"memory");
 80008e4:	f3bf 8f4f 	dsb	sy
}
 80008e8:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 80008ea:	f3bf 8f6f 	isb	sy
}
 80008ee:	bf00      	nop
    __DSB();
    __ISB();
  #endif
}
 80008f0:	bf00      	nop
 80008f2:	46bd      	mov	sp, r7
 80008f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80008f8:	4770      	bx	lr
 80008fa:	bf00      	nop
 80008fc:	e000ed00 	.word	0xe000ed00

08000900 <SCB_EnableDCache>:
/**
  \brief   Enable D-Cache
  \details Turns on D-Cache
  */
__STATIC_INLINE void SCB_EnableDCache (void)
{
 8000900:	b480      	push	{r7}
 8000902:	b085      	sub	sp, #20
 8000904:	af00      	add	r7, sp, #0
  #if defined (__DCACHE_PRESENT) && (__DCACHE_PRESENT == 1U)
    uint32_t ccsidr;
    uint32_t sets;
    uint32_t ways;

    SCB->CSSELR = 0U; /*(0U << 1U) | 0U;*/  /* Level 1 data cache */
 8000906:	4b1f      	ldr	r3, [pc, #124]	; (8000984 <SCB_EnableDCache+0x84>)
 8000908:	2200      	movs	r2, #0
 800090a:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
  __ASM volatile ("dsb 0xF":::"memory");
 800090e:	f3bf 8f4f 	dsb	sy
}
 8000912:	bf00      	nop
    __DSB();

    ccsidr = SCB->CCSIDR;
 8000914:	4b1b      	ldr	r3, [pc, #108]	; (8000984 <SCB_EnableDCache+0x84>)
 8000916:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800091a:	607b      	str	r3, [r7, #4]

                                            /* invalidate D-Cache */
    sets = (uint32_t)(CCSIDR_SETS(ccsidr));
 800091c:	687b      	ldr	r3, [r7, #4]
 800091e:	0b5b      	lsrs	r3, r3, #13
 8000920:	f3c3 030e 	ubfx	r3, r3, #0, #15
 8000924:	60fb      	str	r3, [r7, #12]
    do {
      ways = (uint32_t)(CCSIDR_WAYS(ccsidr));
 8000926:	687b      	ldr	r3, [r7, #4]
 8000928:	08db      	lsrs	r3, r3, #3
 800092a:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800092e:	60bb      	str	r3, [r7, #8]
      do {
        SCB->DCISW = (((sets << SCB_DCISW_SET_Pos) & SCB_DCISW_SET_Msk) |
 8000930:	68fb      	ldr	r3, [r7, #12]
 8000932:	015a      	lsls	r2, r3, #5
 8000934:	f643 73e0 	movw	r3, #16352	; 0x3fe0
 8000938:	4013      	ands	r3, r2
                      ((ways << SCB_DCISW_WAY_Pos) & SCB_DCISW_WAY_Msk)  );
 800093a:	68ba      	ldr	r2, [r7, #8]
 800093c:	0792      	lsls	r2, r2, #30
        SCB->DCISW = (((sets << SCB_DCISW_SET_Pos) & SCB_DCISW_SET_Msk) |
 800093e:	4911      	ldr	r1, [pc, #68]	; (8000984 <SCB_EnableDCache+0x84>)
 8000940:	4313      	orrs	r3, r2
 8000942:	f8c1 3260 	str.w	r3, [r1, #608]	; 0x260
        #if defined ( __CC_ARM )
          __schedule_barrier();
        #endif
      } while (ways-- != 0U);
 8000946:	68bb      	ldr	r3, [r7, #8]
 8000948:	1e5a      	subs	r2, r3, #1
 800094a:	60ba      	str	r2, [r7, #8]
 800094c:	2b00      	cmp	r3, #0
 800094e:	d1ef      	bne.n	8000930 <SCB_EnableDCache+0x30>
    } while(sets-- != 0U);
 8000950:	68fb      	ldr	r3, [r7, #12]
 8000952:	1e5a      	subs	r2, r3, #1
 8000954:	60fa      	str	r2, [r7, #12]
 8000956:	2b00      	cmp	r3, #0
 8000958:	d1e5      	bne.n	8000926 <SCB_EnableDCache+0x26>
  __ASM volatile ("dsb 0xF":::"memory");
 800095a:	f3bf 8f4f 	dsb	sy
}
 800095e:	bf00      	nop
    __DSB();

    SCB->CCR |=  (uint32_t)SCB_CCR_DC_Msk;  /* enable D-Cache */
 8000960:	4b08      	ldr	r3, [pc, #32]	; (8000984 <SCB_EnableDCache+0x84>)
 8000962:	695b      	ldr	r3, [r3, #20]
 8000964:	4a07      	ldr	r2, [pc, #28]	; (8000984 <SCB_EnableDCache+0x84>)
 8000966:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800096a:	6153      	str	r3, [r2, #20]
  __ASM volatile ("dsb 0xF":::"memory");
 800096c:	f3bf 8f4f 	dsb	sy
}
 8000970:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 8000972:	f3bf 8f6f 	isb	sy
}
 8000976:	bf00      	nop

    __DSB();
    __ISB();
  #endif
}
 8000978:	bf00      	nop
 800097a:	3714      	adds	r7, #20
 800097c:	46bd      	mov	sp, r7
 800097e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000982:	4770      	bx	lr
 8000984:	e000ed00 	.word	0xe000ed00

08000988 <main>:
  * @brief  The application entry point.
  * @retval int
  */

int main(void)
{/*uint32_t  transparency = 0;
 8000988:	b580      	push	{r7, lr}
 800098a:	b082      	sub	sp, #8
 800098c:	af00      	add	r7, sp, #0
uint8_t str[30];
uwInternalBuffer = (uint8_t *)INTERNAL_BUFFER_START_ADDRESS;*/
	__HAL_RCC_GPIOA_CLK_ENABLE();
 800098e:	4b38      	ldr	r3, [pc, #224]	; (8000a70 <main+0xe8>)
 8000990:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000992:	4a37      	ldr	r2, [pc, #220]	; (8000a70 <main+0xe8>)
 8000994:	f043 0301 	orr.w	r3, r3, #1
 8000998:	6313      	str	r3, [r2, #48]	; 0x30
 800099a:	4b35      	ldr	r3, [pc, #212]	; (8000a70 <main+0xe8>)
 800099c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800099e:	f003 0301 	and.w	r3, r3, #1
 80009a2:	607b      	str	r3, [r7, #4]
 80009a4:	687b      	ldr	r3, [r7, #4]
	__HAL_RCC_GPIOJ_CLK_ENABLE();
 80009a6:	4b32      	ldr	r3, [pc, #200]	; (8000a70 <main+0xe8>)
 80009a8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80009aa:	4a31      	ldr	r2, [pc, #196]	; (8000a70 <main+0xe8>)
 80009ac:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80009b0:	6313      	str	r3, [r2, #48]	; 0x30
 80009b2:	4b2f      	ldr	r3, [pc, #188]	; (8000a70 <main+0xe8>)
 80009b4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80009b6:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80009ba:	603b      	str	r3, [r7, #0]
 80009bc:	683b      	ldr	r3, [r7, #0]
	uwInternalBuffer = (uint8_t *)INTERNAL_BUFFER_START_ADDRESS;
 80009be:	4b2d      	ldr	r3, [pc, #180]	; (8000a74 <main+0xec>)
 80009c0:	4a2d      	ldr	r2, [pc, #180]	; (8000a78 <main+0xf0>)
 80009c2:	601a      	str	r2, [r3, #0]
  /* USER CODE BEGIN 1 */
	init_structure_A.Pin = GPIO_PIN_0 ;
 80009c4:	4b2d      	ldr	r3, [pc, #180]	; (8000a7c <main+0xf4>)
 80009c6:	2201      	movs	r2, #1
 80009c8:	601a      	str	r2, [r3, #0]
	  init_structure_A.Mode = GPIO_MODE_INPUT;
 80009ca:	4b2c      	ldr	r3, [pc, #176]	; (8000a7c <main+0xf4>)
 80009cc:	2200      	movs	r2, #0
 80009ce:	605a      	str	r2, [r3, #4]
	  init_structure_A.Pull = GPIO_NOPULL;
 80009d0:	4b2a      	ldr	r3, [pc, #168]	; (8000a7c <main+0xf4>)
 80009d2:	2200      	movs	r2, #0
 80009d4:	609a      	str	r2, [r3, #8]
	  init_structure_A.Speed = GPIO_SPEED_FREQ_LOW;
 80009d6:	4b29      	ldr	r3, [pc, #164]	; (8000a7c <main+0xf4>)
 80009d8:	2200      	movs	r2, #0
 80009da:	60da      	str	r2, [r3, #12]
	  HAL_GPIO_Init(GPIOA, &init_structure_A);
 80009dc:	4927      	ldr	r1, [pc, #156]	; (8000a7c <main+0xf4>)
 80009de:	4828      	ldr	r0, [pc, #160]	; (8000a80 <main+0xf8>)
 80009e0:	f003 faec 	bl	8003fbc <HAL_GPIO_Init>


	  init_structure_D.Pin = GPIO_PIN_13 | GPIO_PIN_5 ;
 80009e4:	4b27      	ldr	r3, [pc, #156]	; (8000a84 <main+0xfc>)
 80009e6:	f242 0220 	movw	r2, #8224	; 0x2020
 80009ea:	601a      	str	r2, [r3, #0]
	      init_structure_D.Mode = GPIO_MODE_OUTPUT_PP;
 80009ec:	4b25      	ldr	r3, [pc, #148]	; (8000a84 <main+0xfc>)
 80009ee:	2201      	movs	r2, #1
 80009f0:	605a      	str	r2, [r3, #4]
	      init_structure_D.Pull = GPIO_NOPULL;
 80009f2:	4b24      	ldr	r3, [pc, #144]	; (8000a84 <main+0xfc>)
 80009f4:	2200      	movs	r2, #0
 80009f6:	609a      	str	r2, [r3, #8]
	      init_structure_D.Speed = GPIO_SPEED_FREQ_LOW;
 80009f8:	4b22      	ldr	r3, [pc, #136]	; (8000a84 <main+0xfc>)
 80009fa:	2200      	movs	r2, #0
 80009fc:	60da      	str	r2, [r3, #12]
	      HAL_GPIO_Init(GPIOJ, &init_structure_D);
 80009fe:	4921      	ldr	r1, [pc, #132]	; (8000a84 <main+0xfc>)
 8000a00:	4821      	ldr	r0, [pc, #132]	; (8000a88 <main+0x100>)
 8000a02:	f003 fadb 	bl	8003fbc <HAL_GPIO_Init>

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */

  MPU_Config();
 8000a06:	f000 f9fd 	bl	8000e04 <MPU_Config>
  CPU_CACHE_Enable();
 8000a0a:	f000 f9f3 	bl	8000df4 <CPU_CACHE_Enable>
  HAL_Init();
 8000a0e:	f001 ff75 	bl	80028fc <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000a12:	f000 f845 	bl	8000aa0 <SystemClock_Config>
  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  /* USER CODE BEGIN 2 */
here:
  LCD_Config();
 8000a16:	f000 f9bd 	bl	8000d94 <LCD_Config>

  // preverjanje kartice SD
  if(!BSP_SD_IsDetected())  {
 8000a1a:	f001 fc1d 	bl	8002258 <BSP_SD_IsDetected>
 8000a1e:	4603      	mov	r3, r0
 8000a20:	2b00      	cmp	r3, #0
 8000a22:	d114      	bne.n	8000a4e <main+0xc6>

	BSP_LCD_Clear(LCD_COLOR_WHITE);
 8000a24:	f04f 30ff 	mov.w	r0, #4294967295
 8000a28:	f000 ffd8 	bl	80019dc <BSP_LCD_Clear>
	BSP_LCD_SetTextColor(LCD_COLOR_RED);
 8000a2c:	4817      	ldr	r0, [pc, #92]	; (8000a8c <main+0x104>)
 8000a2e:	f000 ff8d 	bl	800194c <BSP_LCD_SetTextColor>
	BSP_LCD_DisplayStringAtLine(8, (uint8_t*)"SD cart not inserted");
 8000a32:	4917      	ldr	r1, [pc, #92]	; (8000a90 <main+0x108>)
 8000a34:	2008      	movs	r0, #8
 8000a36:	f001 f905 	bl	8001c44 <BSP_LCD_DisplayStringAtLine>
	while(1)
	{
	  if(BSP_SD_IsDetected())  {
 8000a3a:	f001 fc0d 	bl	8002258 <BSP_SD_IsDetected>
 8000a3e:	4603      	mov	r3, r0
 8000a40:	2b00      	cmp	r3, #0
 8000a42:	d0fa      	beq.n	8000a3a <main+0xb2>
		  BSP_LCD_Clear(LCD_COLOR_BLACK);
 8000a44:	f04f 407f 	mov.w	r0, #4278190080	; 0xff000000
 8000a48:	f000 ffc8 	bl	80019dc <BSP_LCD_Clear>
		  goto here;
 8000a4c:	e7e3      	b.n	8000a16 <main+0x8e>
	  }
	}
  }

  sd_init();
 8000a4e:	f000 f893 	bl	8000b78 <sd_init>


  one_image(1);
 8000a52:	2001      	movs	r0, #1
 8000a54:	f000 f8fa 	bl	8000c4c <one_image>
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* creation of defaultTask */
  defaultTaskHandle = osThreadNew(one_image, NULL, &defaultTask_attributes);
 8000a58:	4a0e      	ldr	r2, [pc, #56]	; (8000a94 <main+0x10c>)
 8000a5a:	2100      	movs	r1, #0
 8000a5c:	480e      	ldr	r0, [pc, #56]	; (8000a98 <main+0x110>)
 8000a5e:	f007 f977 	bl	8007d50 <osThreadNew>
 8000a62:	4603      	mov	r3, r0
 8000a64:	4a0d      	ldr	r2, [pc, #52]	; (8000a9c <main+0x114>)
 8000a66:	6013      	str	r3, [r2, #0]
  /* add events, ... */
  /* USER CODE END RTOS_EVENTS */

  /* Start scheduler */
  //osKernelStart();
  vTaskStartScheduler();
 8000a68:	f008 f9b4 	bl	8008dd4 <vTaskStartScheduler>
  /* We should never get here as control is now taken by the scheduler */
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8000a6c:	e7fe      	b.n	8000a6c <main+0xe4>
 8000a6e:	bf00      	nop
 8000a70:	40023800 	.word	0x40023800
 8000a74:	200053ac 	.word	0x200053ac
 8000a78:	c02ee000 	.word	0xc02ee000
 8000a7c:	20005380 	.word	0x20005380
 8000a80:	40020000 	.word	0x40020000
 8000a84:	20005394 	.word	0x20005394
 8000a88:	40022400 	.word	0x40022400
 8000a8c:	ffff0000 	.word	0xffff0000
 8000a90:	0800da34 	.word	0x0800da34
 8000a94:	0800db18 	.word	0x0800db18
 8000a98:	08000c4d 	.word	0x08000c4d
 8000a9c:	20005318 	.word	0x20005318

08000aa0 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000aa0:	b580      	push	{r7, lr}
 8000aa2:	b096      	sub	sp, #88	; 0x58
 8000aa4:	af00      	add	r7, sp, #0
  RCC_ClkInitTypeDef RCC_ClkInitStruct;
  RCC_OscInitTypeDef RCC_OscInitStruct;
  HAL_StatusTypeDef  ret = HAL_OK;
 8000aa6:	2300      	movs	r3, #0
 8000aa8:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57

  /* Enable Power Control clock */
  __HAL_RCC_PWR_CLK_ENABLE();
 8000aac:	4b30      	ldr	r3, [pc, #192]	; (8000b70 <SystemClock_Config+0xd0>)
 8000aae:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000ab0:	4a2f      	ldr	r2, [pc, #188]	; (8000b70 <SystemClock_Config+0xd0>)
 8000ab2:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000ab6:	6413      	str	r3, [r2, #64]	; 0x40
 8000ab8:	4b2d      	ldr	r3, [pc, #180]	; (8000b70 <SystemClock_Config+0xd0>)
 8000aba:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000abc:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000ac0:	60bb      	str	r3, [r7, #8]
 8000ac2:	68bb      	ldr	r3, [r7, #8]

  /* The voltage scaling allows optimizing the power consumption when the device is
	 clocked below the maximum system frequency, to update the voltage scaling value
	 regarding system frequency refer to product datasheet.  */
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8000ac4:	4b2b      	ldr	r3, [pc, #172]	; (8000b74 <SystemClock_Config+0xd4>)
 8000ac6:	681b      	ldr	r3, [r3, #0]
 8000ac8:	4a2a      	ldr	r2, [pc, #168]	; (8000b74 <SystemClock_Config+0xd4>)
 8000aca:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8000ace:	6013      	str	r3, [r2, #0]
 8000ad0:	4b28      	ldr	r3, [pc, #160]	; (8000b74 <SystemClock_Config+0xd4>)
 8000ad2:	681b      	ldr	r3, [r3, #0]
 8000ad4:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8000ad8:	607b      	str	r3, [r7, #4]
 8000ada:	687b      	ldr	r3, [r7, #4]

  /* Enable HSE Oscillator and activate PLL with HSE as source */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8000adc:	2301      	movs	r3, #1
 8000ade:	60fb      	str	r3, [r7, #12]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8000ae0:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8000ae4:	613b      	str	r3, [r7, #16]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000ae6:	2302      	movs	r3, #2
 8000ae8:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8000aea:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8000aee:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.PLL.PLLM = 25;
 8000af0:	2319      	movs	r3, #25
 8000af2:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.PLL.PLLN = 432;
 8000af4:	f44f 73d8 	mov.w	r3, #432	; 0x1b0
 8000af8:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8000afa:	2302      	movs	r3, #2
 8000afc:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLQ = 9;
 8000afe:	2309      	movs	r3, #9
 8000b00:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLR = 7;
 8000b02:	2307      	movs	r3, #7
 8000b04:	63fb      	str	r3, [r7, #60]	; 0x3c

  ret = HAL_RCC_OscConfig(&RCC_OscInitStruct);
 8000b06:	f107 030c 	add.w	r3, r7, #12
 8000b0a:	4618      	mov	r0, r3
 8000b0c:	f003 fffa 	bl	8004b04 <HAL_RCC_OscConfig>
 8000b10:	4603      	mov	r3, r0
 8000b12:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
  if(ret != HAL_OK)
 8000b16:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8000b1a:	2b00      	cmp	r3, #0
 8000b1c:	d000      	beq.n	8000b20 <SystemClock_Config+0x80>
  {
	while(1) { ; }
 8000b1e:	e7fe      	b.n	8000b1e <SystemClock_Config+0x7e>
  }

  /* Activate the OverDrive to reach the 216 MHz Frequency */
  ret = HAL_PWREx_EnableOverDrive();
 8000b20:	f003 ffa0 	bl	8004a64 <HAL_PWREx_EnableOverDrive>
 8000b24:	4603      	mov	r3, r0
 8000b26:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
  if(ret != HAL_OK)
 8000b2a:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8000b2e:	2b00      	cmp	r3, #0
 8000b30:	d000      	beq.n	8000b34 <SystemClock_Config+0x94>
  {
	while(1) { ; }
 8000b32:	e7fe      	b.n	8000b32 <SystemClock_Config+0x92>
  }

  /* Select PLL as system clock source and configure the HCLK, PCLK1 and PCLK2 clocks dividers */
  RCC_ClkInitStruct.ClockType = (RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2);
 8000b34:	230f      	movs	r3, #15
 8000b36:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000b38:	2302      	movs	r3, #2
 8000b3a:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000b3c:	2300      	movs	r3, #0
 8000b3e:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8000b40:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 8000b44:	64fb      	str	r3, [r7, #76]	; 0x4c
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 8000b46:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8000b4a:	653b      	str	r3, [r7, #80]	; 0x50

  ret = HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_7);
 8000b4c:	f107 0340 	add.w	r3, r7, #64	; 0x40
 8000b50:	2107      	movs	r1, #7
 8000b52:	4618      	mov	r0, r3
 8000b54:	f004 fa84 	bl	8005060 <HAL_RCC_ClockConfig>
 8000b58:	4603      	mov	r3, r0
 8000b5a:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
  if(ret != HAL_OK)
 8000b5e:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8000b62:	2b00      	cmp	r3, #0
 8000b64:	d000      	beq.n	8000b68 <SystemClock_Config+0xc8>
  {
	while(1) { ; }
 8000b66:	e7fe      	b.n	8000b66 <SystemClock_Config+0xc6>
  }
}
 8000b68:	bf00      	nop
 8000b6a:	3758      	adds	r7, #88	; 0x58
 8000b6c:	46bd      	mov	sp, r7
 8000b6e:	bd80      	pop	{r7, pc}
 8000b70:	40023800 	.word	0x40023800
 8000b74:	40007000 	.word	0x40007000

08000b78 <sd_init>:

void sd_init() {
 8000b78:	b598      	push	{r3, r4, r7, lr}
 8000b7a:	af00      	add	r7, sp, #0
	if(FATFS_LinkDriver(&SD_Driver, SD_Path) == 0)
 8000b7c:	492a      	ldr	r1, [pc, #168]	; (8000c28 <sd_init+0xb0>)
 8000b7e:	482b      	ldr	r0, [pc, #172]	; (8000c2c <sd_init+0xb4>)
 8000b80:	f00c f9cc 	bl	800cf1c <FATFS_LinkDriver>
 8000b84:	4603      	mov	r3, r0
 8000b86:	2b00      	cmp	r3, #0
 8000b88:	d14b      	bne.n	8000c22 <sd_init+0xaa>
		{
		  // incializacija kazalcev na slike
		  for (counter = 0; counter < MAX_BMP_FILES; counter++)
 8000b8a:	4b29      	ldr	r3, [pc, #164]	; (8000c30 <sd_init+0xb8>)
 8000b8c:	2200      	movs	r2, #0
 8000b8e:	601a      	str	r2, [r3, #0]
 8000b90:	e01d      	b.n	8000bce <sd_init+0x56>
		  {
			pDirectoryFiles[counter] = malloc(MAX_BMP_FILE_NAME);
 8000b92:	4b27      	ldr	r3, [pc, #156]	; (8000c30 <sd_init+0xb8>)
 8000b94:	681c      	ldr	r4, [r3, #0]
 8000b96:	200b      	movs	r0, #11
 8000b98:	f00c fade 	bl	800d158 <malloc>
 8000b9c:	4603      	mov	r3, r0
 8000b9e:	461a      	mov	r2, r3
 8000ba0:	4b24      	ldr	r3, [pc, #144]	; (8000c34 <sd_init+0xbc>)
 8000ba2:	f843 2024 	str.w	r2, [r3, r4, lsl #2]
			if(pDirectoryFiles[counter] == NULL)
 8000ba6:	4b22      	ldr	r3, [pc, #136]	; (8000c30 <sd_init+0xb8>)
 8000ba8:	681b      	ldr	r3, [r3, #0]
 8000baa:	4a22      	ldr	r2, [pc, #136]	; (8000c34 <sd_init+0xbc>)
 8000bac:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000bb0:	2b00      	cmp	r3, #0
 8000bb2:	d107      	bne.n	8000bc4 <sd_init+0x4c>
			{
			  // barva texta
			  BSP_LCD_SetTextColor(LCD_COLOR_RED);
 8000bb4:	4820      	ldr	r0, [pc, #128]	; (8000c38 <sd_init+0xc0>)
 8000bb6:	f000 fec9 	bl	800194c <BSP_LCD_SetTextColor>

			  BSP_LCD_DisplayStringAtLine(8, (uint8_t*)"Prevelika datoteka ");
 8000bba:	4920      	ldr	r1, [pc, #128]	; (8000c3c <sd_init+0xc4>)
 8000bbc:	2008      	movs	r0, #8
 8000bbe:	f001 f841 	bl	8001c44 <BSP_LCD_DisplayStringAtLine>
			  while(1) { ; }
 8000bc2:	e7fe      	b.n	8000bc2 <sd_init+0x4a>
		  for (counter = 0; counter < MAX_BMP_FILES; counter++)
 8000bc4:	4b1a      	ldr	r3, [pc, #104]	; (8000c30 <sd_init+0xb8>)
 8000bc6:	681b      	ldr	r3, [r3, #0]
 8000bc8:	3301      	adds	r3, #1
 8000bca:	4a19      	ldr	r2, [pc, #100]	; (8000c30 <sd_init+0xb8>)
 8000bcc:	6013      	str	r3, [r2, #0]
 8000bce:	4b18      	ldr	r3, [pc, #96]	; (8000c30 <sd_init+0xb8>)
 8000bd0:	681b      	ldr	r3, [r3, #0]
 8000bd2:	2b18      	cmp	r3, #24
 8000bd4:	d9dd      	bls.n	8000b92 <sd_init+0x1a>
			}
		  }
		  // doloanje tevila datotek
		  ubNumberOfFiles = Storage_GetDirectoryBitmapFiles("/Media", pDirectoryFiles);
 8000bd6:	4917      	ldr	r1, [pc, #92]	; (8000c34 <sd_init+0xbc>)
 8000bd8:	4819      	ldr	r0, [pc, #100]	; (8000c40 <sd_init+0xc8>)
 8000bda:	f7ff fde3 	bl	80007a4 <Storage_GetDirectoryBitmapFiles>
 8000bde:	4603      	mov	r3, r0
 8000be0:	b2da      	uxtb	r2, r3
 8000be2:	4b18      	ldr	r3, [pc, #96]	; (8000c44 <sd_init+0xcc>)
 8000be4:	701a      	strb	r2, [r3, #0]

			  if (ubNumberOfFiles == 0)
 8000be6:	4b17      	ldr	r3, [pc, #92]	; (8000c44 <sd_init+0xcc>)
 8000be8:	781b      	ldrb	r3, [r3, #0]
 8000bea:	2b00      	cmp	r3, #0
 8000bec:	d119      	bne.n	8000c22 <sd_init+0xaa>
			  {
				for (counter = 0; counter < MAX_BMP_FILES; counter++)
 8000bee:	4b10      	ldr	r3, [pc, #64]	; (8000c30 <sd_init+0xb8>)
 8000bf0:	2200      	movs	r2, #0
 8000bf2:	601a      	str	r2, [r3, #0]
 8000bf4:	e00c      	b.n	8000c10 <sd_init+0x98>
				{
				  free(pDirectoryFiles[counter]);
 8000bf6:	4b0e      	ldr	r3, [pc, #56]	; (8000c30 <sd_init+0xb8>)
 8000bf8:	681b      	ldr	r3, [r3, #0]
 8000bfa:	4a0e      	ldr	r2, [pc, #56]	; (8000c34 <sd_init+0xbc>)
 8000bfc:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000c00:	4618      	mov	r0, r3
 8000c02:	f00c fab1 	bl	800d168 <free>
				for (counter = 0; counter < MAX_BMP_FILES; counter++)
 8000c06:	4b0a      	ldr	r3, [pc, #40]	; (8000c30 <sd_init+0xb8>)
 8000c08:	681b      	ldr	r3, [r3, #0]
 8000c0a:	3301      	adds	r3, #1
 8000c0c:	4a08      	ldr	r2, [pc, #32]	; (8000c30 <sd_init+0xb8>)
 8000c0e:	6013      	str	r3, [r2, #0]
 8000c10:	4b07      	ldr	r3, [pc, #28]	; (8000c30 <sd_init+0xb8>)
 8000c12:	681b      	ldr	r3, [r3, #0]
 8000c14:	2b18      	cmp	r3, #24
 8000c16:	d9ee      	bls.n	8000bf6 <sd_init+0x7e>
				}
				BSP_LCD_DisplayStringAtLine(8, (uint8_t*)" Ni bitnih slik  ");
 8000c18:	490b      	ldr	r1, [pc, #44]	; (8000c48 <sd_init+0xd0>)
 8000c1a:	2008      	movs	r0, #8
 8000c1c:	f001 f812 	bl	8001c44 <BSP_LCD_DisplayStringAtLine>
				while(1) { ; }
 8000c20:	e7fe      	b.n	8000c20 <sd_init+0xa8>
			  }

		}
	return;
 8000c22:	bf00      	nop
}
 8000c24:	bd98      	pop	{r3, r4, r7, pc}
 8000c26:	bf00      	nop
 8000c28:	200053a8 	.word	0x200053a8
 8000c2c:	0800f8a0 	.word	0x0800f8a0
 8000c30:	200000b4 	.word	0x200000b4
 8000c34:	2000531c 	.word	0x2000531c
 8000c38:	ffff0000 	.word	0xffff0000
 8000c3c:	0800da4c 	.word	0x0800da4c
 8000c40:	0800da60 	.word	0x0800da60
 8000c44:	200000ac 	.word	0x200000ac
 8000c48:	0800da68 	.word	0x0800da68

08000c4c <one_image>:
/* USER CODE BEGIN 4 */
void one_image(void *argument)
{
 8000c4c:	b580      	push	{r7, lr}
 8000c4e:	b082      	sub	sp, #8
 8000c50:	af00      	add	r7, sp, #0
 8000c52:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 5 */
  /* Infinite loop */


  for(;;)
  {HAL_GPIO_TogglePin(GPIOJ,GPIO_PIN_5);
 8000c54:	2120      	movs	r1, #32
 8000c56:	4843      	ldr	r0, [pc, #268]	; (8000d64 <one_image+0x118>)
 8000c58:	f003 fb8d 	bl	8004376 <HAL_GPIO_TogglePin>
  //vTaskSuspendAll();
	  	  counter=0;
 8000c5c:	4b42      	ldr	r3, [pc, #264]	; (8000d68 <one_image+0x11c>)
 8000c5e:	2200      	movs	r2, #0
 8000c60:	601a      	str	r2, [r3, #0]
	      while ((counter) < ubNumberOfFiles)
 8000c62:	e076      	b.n	8000d52 <one_image+0x106>
	      {
	        /* brisanje lcd zaslona in formatiranje stringa oz. poti do slike*/
	    	BSP_LCD_Clear(LCD_COLOR_BLACK);
 8000c64:	f04f 407f 	mov.w	r0, #4278190080	; 0xff000000
 8000c68:	f000 feb8 	bl	80019dc <BSP_LCD_Clear>
	        sprintf ((char*)str, "Media/%-11.11s", pDirectoryFiles[counter]);
 8000c6c:	4b3e      	ldr	r3, [pc, #248]	; (8000d68 <one_image+0x11c>)
 8000c6e:	681b      	ldr	r3, [r3, #0]
 8000c70:	4a3e      	ldr	r2, [pc, #248]	; (8000d6c <one_image+0x120>)
 8000c72:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000c76:	461a      	mov	r2, r3
 8000c78:	493d      	ldr	r1, [pc, #244]	; (8000d70 <one_image+0x124>)
 8000c7a:	483e      	ldr	r0, [pc, #248]	; (8000d74 <one_image+0x128>)
 8000c7c:	f00c fb4c 	bl	800d318 <siprintf>

	        if (Storage_CheckBitmapFile((const char*)str, &uwBmplen) == 0)
 8000c80:	493d      	ldr	r1, [pc, #244]	; (8000d78 <one_image+0x12c>)
 8000c82:	483c      	ldr	r0, [pc, #240]	; (8000d74 <one_image+0x128>)
 8000c84:	f7ff fd54 	bl	8000730 <Storage_CheckBitmapFile>
 8000c88:	4603      	mov	r3, r0
 8000c8a:	2b00      	cmp	r3, #0
 8000c8c:	d14e      	bne.n	8000d2c <one_image+0xe0>
	        {
	        	 // formatiranje stringa

	        	sprintf ((char*)str, "Media/%-11.11s", pDirectoryFiles[counter]);
 8000c8e:	4b36      	ldr	r3, [pc, #216]	; (8000d68 <one_image+0x11c>)
 8000c90:	681b      	ldr	r3, [r3, #0]
 8000c92:	4a36      	ldr	r2, [pc, #216]	; (8000d6c <one_image+0x120>)
 8000c94:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000c98:	461a      	mov	r2, r3
 8000c9a:	4935      	ldr	r1, [pc, #212]	; (8000d70 <one_image+0x124>)
 8000c9c:	4835      	ldr	r0, [pc, #212]	; (8000d74 <one_image+0x128>)
 8000c9e:	f00c fb3b 	bl	800d318 <siprintf>



	          //aktivacina sloja zaslona
	          BSP_LCD_SelectLayer(LTDC_ACTIVE_LAYER_FOREGROUND);
 8000ca2:	2001      	movs	r0, #1
 8000ca4:	f000 fe30 	bl	8001908 <BSP_LCD_SelectLayer>

	          // branje slike
	          Storage_OpenReadFile(uwInternalBuffer, (const char*)str);
 8000ca8:	4b34      	ldr	r3, [pc, #208]	; (8000d7c <one_image+0x130>)
 8000caa:	681b      	ldr	r3, [r3, #0]
 8000cac:	4931      	ldr	r1, [pc, #196]	; (8000d74 <one_image+0x128>)
 8000cae:	4618      	mov	r0, r3
 8000cb0:	f7ff fc92 	bl	80005d8 <Storage_OpenReadFile>

	          // izris slike na zaslon
	          BSP_LCD_DrawBitmap(0, 0, uwInternalBuffer);
 8000cb4:	4b31      	ldr	r3, [pc, #196]	; (8000d7c <one_image+0x130>)
 8000cb6:	681b      	ldr	r3, [r3, #0]
 8000cb8:	461a      	mov	r2, r3
 8000cba:	2100      	movs	r1, #0
 8000cbc:	2000      	movs	r0, #0
 8000cbe:	f000 ffd9 	bl	8001c74 <BSP_LCD_DrawBitmap>


	          HAL_Delay(1000);
 8000cc2:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8000cc6:	f001 fe77 	bl	80029b8 <HAL_Delay>



	            while(1) {
	            	// akanje na gumb
	            	if(HAL_GPIO_ReadPin(GPIOA,GPIO_PIN_0))
 8000cca:	2101      	movs	r1, #1
 8000ccc:	482c      	ldr	r0, [pc, #176]	; (8000d80 <one_image+0x134>)
 8000cce:	f003 fb21 	bl	8004314 <HAL_GPIO_ReadPin>
 8000cd2:	4603      	mov	r3, r0
 8000cd4:	2b00      	cmp	r3, #0
 8000cd6:	d11a      	bne.n	8000d0e <one_image+0xc2>
	            		break;
	            	if(!BSP_SD_IsDetected())  {
 8000cd8:	f001 fabe 	bl	8002258 <BSP_SD_IsDetected>
 8000cdc:	4603      	mov	r3, r0
 8000cde:	2b00      	cmp	r3, #0
 8000ce0:	d1f3      	bne.n	8000cca <one_image+0x7e>
	            		// v primeru izgube kartice
	            		BSP_LCD_Clear(LCD_COLOR_WHITE);
 8000ce2:	f04f 30ff 	mov.w	r0, #4294967295
 8000ce6:	f000 fe79 	bl	80019dc <BSP_LCD_Clear>
	            		BSP_LCD_SetTextColor(LCD_COLOR_RED);
 8000cea:	4826      	ldr	r0, [pc, #152]	; (8000d84 <one_image+0x138>)
 8000cec:	f000 fe2e 	bl	800194c <BSP_LCD_SetTextColor>
	            		BSP_LCD_DisplayStringAtLine(8, (uint8_t*)"SD ni zaznana");
 8000cf0:	4925      	ldr	r1, [pc, #148]	; (8000d88 <one_image+0x13c>)
 8000cf2:	2008      	movs	r0, #8
 8000cf4:	f000 ffa6 	bl	8001c44 <BSP_LCD_DisplayStringAtLine>

	            		while(1)
	            		{
	            			// v primeru vrnitve sd kartice
	            		  if(BSP_SD_IsDetected())  {
 8000cf8:	f001 faae 	bl	8002258 <BSP_SD_IsDetected>
 8000cfc:	4603      	mov	r3, r0
 8000cfe:	2b00      	cmp	r3, #0
 8000d00:	d0fa      	beq.n	8000cf8 <one_image+0xac>
	            			  BSP_LCD_Clear(LCD_COLOR_BLACK);
 8000d02:	f04f 407f 	mov.w	r0, #4278190080	; 0xff000000
 8000d06:	f000 fe69 	bl	80019dc <BSP_LCD_Clear>

	            			  NVIC_SystemReset();
 8000d0a:	f7ff fdbd 	bl	8000888 <__NVIC_SystemReset>
	            		break;
 8000d0e:	bf00      	nop

	            		  }
	            		}
	            	  }
	            }
	            BSP_LCD_Clear(LCD_COLOR_BLACK);
 8000d10:	f04f 407f 	mov.w	r0, #4278190080	; 0xff000000
 8000d14:	f000 fe62 	bl	80019dc <BSP_LCD_Clear>
	            HAL_Delay(1000);
 8000d18:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8000d1c:	f001 fe4c 	bl	80029b8 <HAL_Delay>
	            counter++;
 8000d20:	4b11      	ldr	r3, [pc, #68]	; (8000d68 <one_image+0x11c>)
 8000d22:	681b      	ldr	r3, [r3, #0]
 8000d24:	3301      	adds	r3, #1
 8000d26:	4a10      	ldr	r2, [pc, #64]	; (8000d68 <one_image+0x11c>)
 8000d28:	6013      	str	r3, [r2, #0]
 8000d2a:	e012      	b.n	8000d52 <one_image+0x106>
	          }
	          else if (Storage_CheckBitmapFile((const char*)str, &uwBmplen) == 0)
 8000d2c:	4912      	ldr	r1, [pc, #72]	; (8000d78 <one_image+0x12c>)
 8000d2e:	4811      	ldr	r0, [pc, #68]	; (8000d74 <one_image+0x128>)
 8000d30:	f7ff fcfe 	bl	8000730 <Storage_CheckBitmapFile>
 8000d34:	4603      	mov	r3, r0
 8000d36:	2b00      	cmp	r3, #0
 8000d38:	d10b      	bne.n	8000d52 <one_image+0x106>
	          {
	            /* Barva izpisanega besedila */
	            BSP_LCD_SetTextColor(LCD_COLOR_RED);
 8000d3a:	4812      	ldr	r0, [pc, #72]	; (8000d84 <one_image+0x138>)
 8000d3c:	f000 fe06 	bl	800194c <BSP_LCD_SetTextColor>
	            // Prikaz texta
	            BSP_LCD_DisplayStringAtLine(7, (uint8_t *) str);
 8000d40:	490c      	ldr	r1, [pc, #48]	; (8000d74 <one_image+0x128>)
 8000d42:	2007      	movs	r0, #7
 8000d44:	f000 ff7e 	bl	8001c44 <BSP_LCD_DisplayStringAtLine>
	            BSP_LCD_DisplayStringAtLine(8, (uint8_t*)"  Neveljaven tip datoteke");
 8000d48:	4910      	ldr	r1, [pc, #64]	; (8000d8c <one_image+0x140>)
 8000d4a:	2008      	movs	r0, #8
 8000d4c:	f000 ff7a 	bl	8001c44 <BSP_LCD_DisplayStringAtLine>
	            while(1) { ; }
 8000d50:	e7fe      	b.n	8000d50 <one_image+0x104>
	      while ((counter) < ubNumberOfFiles)
 8000d52:	4b0f      	ldr	r3, [pc, #60]	; (8000d90 <one_image+0x144>)
 8000d54:	781b      	ldrb	r3, [r3, #0]
 8000d56:	461a      	mov	r2, r3
 8000d58:	4b03      	ldr	r3, [pc, #12]	; (8000d68 <one_image+0x11c>)
 8000d5a:	681b      	ldr	r3, [r3, #0]
 8000d5c:	429a      	cmp	r2, r3
 8000d5e:	d881      	bhi.n	8000c64 <one_image+0x18>
  {HAL_GPIO_TogglePin(GPIOJ,GPIO_PIN_5);
 8000d60:	e778      	b.n	8000c54 <one_image+0x8>
 8000d62:	bf00      	nop
 8000d64:	40022400 	.word	0x40022400
 8000d68:	200000b4 	.word	0x200000b4
 8000d6c:	2000531c 	.word	0x2000531c
 8000d70:	0800da7c 	.word	0x0800da7c
 8000d74:	200053b4 	.word	0x200053b4
 8000d78:	200000b0 	.word	0x200000b0
 8000d7c:	200053ac 	.word	0x200053ac
 8000d80:	40020000 	.word	0x40020000
 8000d84:	ffff0000 	.word	0xffff0000
 8000d88:	0800da8c 	.word	0x0800da8c
 8000d8c:	0800da9c 	.word	0x0800da9c
 8000d90:	200000ac 	.word	0x200000ac

08000d94 <LCD_Config>:
	}

}

static void LCD_Config(void)
{
 8000d94:	b580      	push	{r7, lr}
 8000d96:	b082      	sub	sp, #8
 8000d98:	af00      	add	r7, sp, #0
  uint8_t lcd_status = LCD_OK;
 8000d9a:	2300      	movs	r3, #0
 8000d9c:	71fb      	strb	r3, [r7, #7]

  /* LCD DSI initialization in mode Video Burst */
  /* Initialize DSI LCD */
  BSP_LCD_Init();
 8000d9e:	f000 fbb6 	bl	800150e <BSP_LCD_Init>
  while(lcd_status != LCD_OK);
 8000da2:	79fb      	ldrb	r3, [r7, #7]
 8000da4:	2b00      	cmp	r3, #0
 8000da6:	d1fc      	bne.n	8000da2 <LCD_Config+0xe>

  BSP_LCD_LayerDefaultInit(LTDC_ACTIVE_LAYER_BACKGROUND, LCD_FB_START_ADDRESS);
 8000da8:	f04f 4140 	mov.w	r1, #3221225472	; 0xc0000000
 8000dac:	2000      	movs	r0, #0
 8000dae:	f000 fd4b 	bl	8001848 <BSP_LCD_LayerDefaultInit>

  /* Select the LCD Background Layer */
  BSP_LCD_SelectLayer(LTDC_ACTIVE_LAYER_BACKGROUND);
 8000db2:	2000      	movs	r0, #0
 8000db4:	f000 fda8 	bl	8001908 <BSP_LCD_SelectLayer>

  /* Clear the Background Layer */
  BSP_LCD_Clear(LCD_COLOR_BLACK);
 8000db8:	f04f 407f 	mov.w	r0, #4278190080	; 0xff000000
 8000dbc:	f000 fe0e 	bl	80019dc <BSP_LCD_Clear>

  BSP_LCD_LayerDefaultInit(LTDC_ACTIVE_LAYER_FOREGROUND, LCD_BG_LAYER_ADDRESS);
 8000dc0:	490b      	ldr	r1, [pc, #44]	; (8000df0 <LCD_Config+0x5c>)
 8000dc2:	2001      	movs	r0, #1
 8000dc4:	f000 fd40 	bl	8001848 <BSP_LCD_LayerDefaultInit>

  /* Select the LCD Foreground Layer */
  BSP_LCD_SelectLayer(LTDC_ACTIVE_LAYER_FOREGROUND);
 8000dc8:	2001      	movs	r0, #1
 8000dca:	f000 fd9d 	bl	8001908 <BSP_LCD_SelectLayer>

  /* Clear the Foreground Layer */
  BSP_LCD_Clear(LCD_COLOR_BLACK);
 8000dce:	f04f 407f 	mov.w	r0, #4278190080	; 0xff000000
 8000dd2:	f000 fe03 	bl	80019dc <BSP_LCD_Clear>

  /* Configure the transparency for foreground and background :
  Increase the transparency */
  BSP_LCD_SetTransparency(LTDC_ACTIVE_LAYER_BACKGROUND, 0);
 8000dd6:	2100      	movs	r1, #0
 8000dd8:	2000      	movs	r0, #0
 8000dda:	f000 fda5 	bl	8001928 <BSP_LCD_SetTransparency>
  BSP_LCD_SetTransparency(LTDC_ACTIVE_LAYER_FOREGROUND, 200);
 8000dde:	21c8      	movs	r1, #200	; 0xc8
 8000de0:	2001      	movs	r0, #1
 8000de2:	f000 fda1 	bl	8001928 <BSP_LCD_SetTransparency>
}
 8000de6:	bf00      	nop
 8000de8:	3708      	adds	r7, #8
 8000dea:	46bd      	mov	sp, r7
 8000dec:	bd80      	pop	{r7, pc}
 8000dee:	bf00      	nop
 8000df0:	c0177000 	.word	0xc0177000

08000df4 <CPU_CACHE_Enable>:

static void CPU_CACHE_Enable(void)
{
 8000df4:	b580      	push	{r7, lr}
 8000df6:	af00      	add	r7, sp, #0
  /* Enable I-Cache */
  SCB_EnableICache();
 8000df8:	f7ff fd5c 	bl	80008b4 <SCB_EnableICache>

  /* Enable D-Cache */
  SCB_EnableDCache();
 8000dfc:	f7ff fd80 	bl	8000900 <SCB_EnableDCache>
}
 8000e00:	bf00      	nop
 8000e02:	bd80      	pop	{r7, pc}

08000e04 <MPU_Config>:

static void MPU_Config(void)
{
 8000e04:	b580      	push	{r7, lr}
 8000e06:	b084      	sub	sp, #16
 8000e08:	af00      	add	r7, sp, #0
  MPU_Region_InitTypeDef MPU_InitStruct;

  /* Disable the MPU */
  HAL_MPU_Disable();
 8000e0a:	f001 ff0b 	bl	8002c24 <HAL_MPU_Disable>

  /* Configure the MPU as Strongly ordered for not defined regions */
  MPU_InitStruct.Enable = MPU_REGION_ENABLE;
 8000e0e:	2301      	movs	r3, #1
 8000e10:	703b      	strb	r3, [r7, #0]
  MPU_InitStruct.BaseAddress = 0x00;
 8000e12:	2300      	movs	r3, #0
 8000e14:	607b      	str	r3, [r7, #4]
  MPU_InitStruct.Size = MPU_REGION_SIZE_4GB;
 8000e16:	231f      	movs	r3, #31
 8000e18:	723b      	strb	r3, [r7, #8]
  MPU_InitStruct.AccessPermission = MPU_REGION_NO_ACCESS;
 8000e1a:	2300      	movs	r3, #0
 8000e1c:	72fb      	strb	r3, [r7, #11]
  MPU_InitStruct.IsBufferable = MPU_ACCESS_NOT_BUFFERABLE;
 8000e1e:	2300      	movs	r3, #0
 8000e20:	73fb      	strb	r3, [r7, #15]
  MPU_InitStruct.IsCacheable = MPU_ACCESS_NOT_CACHEABLE;
 8000e22:	2300      	movs	r3, #0
 8000e24:	73bb      	strb	r3, [r7, #14]
  MPU_InitStruct.IsShareable = MPU_ACCESS_SHAREABLE;
 8000e26:	2301      	movs	r3, #1
 8000e28:	737b      	strb	r3, [r7, #13]
  MPU_InitStruct.Number = MPU_REGION_NUMBER0;
 8000e2a:	2300      	movs	r3, #0
 8000e2c:	707b      	strb	r3, [r7, #1]
  MPU_InitStruct.TypeExtField = MPU_TEX_LEVEL0;
 8000e2e:	2300      	movs	r3, #0
 8000e30:	72bb      	strb	r3, [r7, #10]
  MPU_InitStruct.SubRegionDisable = 0x87;
 8000e32:	2387      	movs	r3, #135	; 0x87
 8000e34:	727b      	strb	r3, [r7, #9]
  MPU_InitStruct.DisableExec = MPU_INSTRUCTION_ACCESS_DISABLE;
 8000e36:	2301      	movs	r3, #1
 8000e38:	733b      	strb	r3, [r7, #12]

  HAL_MPU_ConfigRegion(&MPU_InitStruct);
 8000e3a:	463b      	mov	r3, r7
 8000e3c:	4618      	mov	r0, r3
 8000e3e:	f001 ff29 	bl	8002c94 <HAL_MPU_ConfigRegion>

  /* Configure the MPU attributes as WT for SDRAM */
  MPU_InitStruct.Enable = MPU_REGION_ENABLE;
 8000e42:	2301      	movs	r3, #1
 8000e44:	703b      	strb	r3, [r7, #0]
  MPU_InitStruct.BaseAddress = 0xC0000000;
 8000e46:	f04f 4340 	mov.w	r3, #3221225472	; 0xc0000000
 8000e4a:	607b      	str	r3, [r7, #4]
  MPU_InitStruct.Size = MPU_REGION_SIZE_32MB;
 8000e4c:	2318      	movs	r3, #24
 8000e4e:	723b      	strb	r3, [r7, #8]
  MPU_InitStruct.AccessPermission = MPU_REGION_FULL_ACCESS;
 8000e50:	2303      	movs	r3, #3
 8000e52:	72fb      	strb	r3, [r7, #11]
  MPU_InitStruct.IsBufferable = MPU_ACCESS_NOT_BUFFERABLE;
 8000e54:	2300      	movs	r3, #0
 8000e56:	73fb      	strb	r3, [r7, #15]
  MPU_InitStruct.IsCacheable = MPU_ACCESS_CACHEABLE;
 8000e58:	2301      	movs	r3, #1
 8000e5a:	73bb      	strb	r3, [r7, #14]
  MPU_InitStruct.IsShareable = MPU_ACCESS_NOT_SHAREABLE;
 8000e5c:	2300      	movs	r3, #0
 8000e5e:	737b      	strb	r3, [r7, #13]
  MPU_InitStruct.Number = MPU_REGION_NUMBER1;
 8000e60:	2301      	movs	r3, #1
 8000e62:	707b      	strb	r3, [r7, #1]
  MPU_InitStruct.TypeExtField = MPU_TEX_LEVEL0;
 8000e64:	2300      	movs	r3, #0
 8000e66:	72bb      	strb	r3, [r7, #10]
  MPU_InitStruct.SubRegionDisable = 0x00;
 8000e68:	2300      	movs	r3, #0
 8000e6a:	727b      	strb	r3, [r7, #9]
  MPU_InitStruct.DisableExec = MPU_INSTRUCTION_ACCESS_ENABLE;
 8000e6c:	2300      	movs	r3, #0
 8000e6e:	733b      	strb	r3, [r7, #12]

  HAL_MPU_ConfigRegion(&MPU_InitStruct);
 8000e70:	463b      	mov	r3, r7
 8000e72:	4618      	mov	r0, r3
 8000e74:	f001 ff0e 	bl	8002c94 <HAL_MPU_ConfigRegion>

  /* Configure the MPU attributes FMC control registers */
  MPU_InitStruct.Enable = MPU_REGION_ENABLE;
 8000e78:	2301      	movs	r3, #1
 8000e7a:	703b      	strb	r3, [r7, #0]
  MPU_InitStruct.BaseAddress = 0xA0000000;
 8000e7c:	f04f 4320 	mov.w	r3, #2684354560	; 0xa0000000
 8000e80:	607b      	str	r3, [r7, #4]
  MPU_InitStruct.Size = MPU_REGION_SIZE_8KB;
 8000e82:	230c      	movs	r3, #12
 8000e84:	723b      	strb	r3, [r7, #8]
  MPU_InitStruct.AccessPermission = MPU_REGION_FULL_ACCESS;
 8000e86:	2303      	movs	r3, #3
 8000e88:	72fb      	strb	r3, [r7, #11]
  MPU_InitStruct.IsBufferable = MPU_ACCESS_BUFFERABLE;
 8000e8a:	2301      	movs	r3, #1
 8000e8c:	73fb      	strb	r3, [r7, #15]
  MPU_InitStruct.IsCacheable = MPU_ACCESS_NOT_CACHEABLE;
 8000e8e:	2300      	movs	r3, #0
 8000e90:	73bb      	strb	r3, [r7, #14]
  MPU_InitStruct.IsShareable = MPU_ACCESS_SHAREABLE;
 8000e92:	2301      	movs	r3, #1
 8000e94:	737b      	strb	r3, [r7, #13]
  MPU_InitStruct.Number = MPU_REGION_NUMBER2;
 8000e96:	2302      	movs	r3, #2
 8000e98:	707b      	strb	r3, [r7, #1]
  MPU_InitStruct.TypeExtField = MPU_TEX_LEVEL0;
 8000e9a:	2300      	movs	r3, #0
 8000e9c:	72bb      	strb	r3, [r7, #10]
  MPU_InitStruct.SubRegionDisable = 0x0;
 8000e9e:	2300      	movs	r3, #0
 8000ea0:	727b      	strb	r3, [r7, #9]
  MPU_InitStruct.DisableExec = MPU_INSTRUCTION_ACCESS_DISABLE;
 8000ea2:	2301      	movs	r3, #1
 8000ea4:	733b      	strb	r3, [r7, #12]

  HAL_MPU_ConfigRegion(&MPU_InitStruct);
 8000ea6:	463b      	mov	r3, r7
 8000ea8:	4618      	mov	r0, r3
 8000eaa:	f001 fef3 	bl	8002c94 <HAL_MPU_ConfigRegion>

  /* Enable the MPU */
  HAL_MPU_Enable(MPU_PRIVILEGED_DEFAULT);
 8000eae:	2004      	movs	r0, #4
 8000eb0:	f001 fed0 	bl	8002c54 <HAL_MPU_Enable>
}
 8000eb4:	bf00      	nop
 8000eb6:	3710      	adds	r7, #16
 8000eb8:	46bd      	mov	sp, r7
 8000eba:	bd80      	pop	{r7, pc}

08000ebc <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000ebc:	b580      	push	{r7, lr}
 8000ebe:	b082      	sub	sp, #8
 8000ec0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_PWR_CLK_ENABLE();
 8000ec2:	4b11      	ldr	r3, [pc, #68]	; (8000f08 <HAL_MspInit+0x4c>)
 8000ec4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000ec6:	4a10      	ldr	r2, [pc, #64]	; (8000f08 <HAL_MspInit+0x4c>)
 8000ec8:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000ecc:	6413      	str	r3, [r2, #64]	; 0x40
 8000ece:	4b0e      	ldr	r3, [pc, #56]	; (8000f08 <HAL_MspInit+0x4c>)
 8000ed0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000ed2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000ed6:	607b      	str	r3, [r7, #4]
 8000ed8:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000eda:	4b0b      	ldr	r3, [pc, #44]	; (8000f08 <HAL_MspInit+0x4c>)
 8000edc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000ede:	4a0a      	ldr	r2, [pc, #40]	; (8000f08 <HAL_MspInit+0x4c>)
 8000ee0:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8000ee4:	6453      	str	r3, [r2, #68]	; 0x44
 8000ee6:	4b08      	ldr	r3, [pc, #32]	; (8000f08 <HAL_MspInit+0x4c>)
 8000ee8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000eea:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8000eee:	603b      	str	r3, [r7, #0]
 8000ef0:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 8000ef2:	2200      	movs	r2, #0
 8000ef4:	210f      	movs	r1, #15
 8000ef6:	f06f 0001 	mvn.w	r0, #1
 8000efa:	f001 fe5c 	bl	8002bb6 <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000efe:	bf00      	nop
 8000f00:	3708      	adds	r7, #8
 8000f02:	46bd      	mov	sp, r7
 8000f04:	bd80      	pop	{r7, pc}
 8000f06:	bf00      	nop
 8000f08:	40023800 	.word	0x40023800

08000f0c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000f0c:	b480      	push	{r7}
 8000f0e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8000f10:	e7fe      	b.n	8000f10 <NMI_Handler+0x4>

08000f12 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000f12:	b480      	push	{r7}
 8000f14:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000f16:	e7fe      	b.n	8000f16 <HardFault_Handler+0x4>

08000f18 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000f18:	b480      	push	{r7}
 8000f1a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000f1c:	e7fe      	b.n	8000f1c <MemManage_Handler+0x4>

08000f1e <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000f1e:	b480      	push	{r7}
 8000f20:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000f22:	e7fe      	b.n	8000f22 <BusFault_Handler+0x4>

08000f24 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000f24:	b480      	push	{r7}
 8000f26:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000f28:	e7fe      	b.n	8000f28 <UsageFault_Handler+0x4>

08000f2a <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000f2a:	b480      	push	{r7}
 8000f2c:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000f2e:	bf00      	nop
 8000f30:	46bd      	mov	sp, r7
 8000f32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f36:	4770      	bx	lr

08000f38 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000f38:	b580      	push	{r7, lr}
 8000f3a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000f3c:	f001 fd1c 	bl	8002978 <HAL_IncTick>
#if (INCLUDE_xTaskGetSchedulerState == 1 )
  if (xTaskGetSchedulerState() != taskSCHEDULER_NOT_STARTED)
 8000f40:	f008 fb96 	bl	8009670 <xTaskGetSchedulerState>
 8000f44:	4603      	mov	r3, r0
 8000f46:	2b01      	cmp	r3, #1
 8000f48:	d001      	beq.n	8000f4e <SysTick_Handler+0x16>
  {
#endif /* INCLUDE_xTaskGetSchedulerState */
  xPortSysTickHandler();
 8000f4a:	f009 f975 	bl	800a238 <xPortSysTickHandler>
  }
#endif /* INCLUDE_xTaskGetSchedulerState */
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000f4e:	bf00      	nop
 8000f50:	bd80      	pop	{r7, pc}

08000f52 <EXTI15_10_IRQHandler>:
/* please refer to the startup file (startup_stm32f7xx.s).                    */
/******************************************************************************/

/* USER CODE BEGIN 1 */
void EXTI15_10_IRQHandler(void)
{
 8000f52:	b580      	push	{r7, lr}
 8000f54:	af00      	add	r7, sp, #0

  HAL_GPIO_EXTI_IRQHandler(TS_INT_PIN); // Reset the GPIO_PIN_13 Interrupt - Touch Screen
 8000f56:	f44f 5000 	mov.w	r0, #8192	; 0x2000
 8000f5a:	f003 fa27 	bl	80043ac <HAL_GPIO_EXTI_IRQHandler>

}
 8000f5e:	bf00      	nop
 8000f60:	bd80      	pop	{r7, pc}
	...

08000f64 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8000f64:	b580      	push	{r7, lr}
 8000f66:	b086      	sub	sp, #24
 8000f68:	af00      	add	r7, sp, #0
 8000f6a:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8000f6c:	4a14      	ldr	r2, [pc, #80]	; (8000fc0 <_sbrk+0x5c>)
 8000f6e:	4b15      	ldr	r3, [pc, #84]	; (8000fc4 <_sbrk+0x60>)
 8000f70:	1ad3      	subs	r3, r2, r3
 8000f72:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8000f74:	697b      	ldr	r3, [r7, #20]
 8000f76:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8000f78:	4b13      	ldr	r3, [pc, #76]	; (8000fc8 <_sbrk+0x64>)
 8000f7a:	681b      	ldr	r3, [r3, #0]
 8000f7c:	2b00      	cmp	r3, #0
 8000f7e:	d102      	bne.n	8000f86 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8000f80:	4b11      	ldr	r3, [pc, #68]	; (8000fc8 <_sbrk+0x64>)
 8000f82:	4a12      	ldr	r2, [pc, #72]	; (8000fcc <_sbrk+0x68>)
 8000f84:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8000f86:	4b10      	ldr	r3, [pc, #64]	; (8000fc8 <_sbrk+0x64>)
 8000f88:	681a      	ldr	r2, [r3, #0]
 8000f8a:	687b      	ldr	r3, [r7, #4]
 8000f8c:	4413      	add	r3, r2
 8000f8e:	693a      	ldr	r2, [r7, #16]
 8000f90:	429a      	cmp	r2, r3
 8000f92:	d207      	bcs.n	8000fa4 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8000f94:	f00c f8b6 	bl	800d104 <__errno>
 8000f98:	4603      	mov	r3, r0
 8000f9a:	220c      	movs	r2, #12
 8000f9c:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8000f9e:	f04f 33ff 	mov.w	r3, #4294967295
 8000fa2:	e009      	b.n	8000fb8 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8000fa4:	4b08      	ldr	r3, [pc, #32]	; (8000fc8 <_sbrk+0x64>)
 8000fa6:	681b      	ldr	r3, [r3, #0]
 8000fa8:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8000faa:	4b07      	ldr	r3, [pc, #28]	; (8000fc8 <_sbrk+0x64>)
 8000fac:	681a      	ldr	r2, [r3, #0]
 8000fae:	687b      	ldr	r3, [r7, #4]
 8000fb0:	4413      	add	r3, r2
 8000fb2:	4a05      	ldr	r2, [pc, #20]	; (8000fc8 <_sbrk+0x64>)
 8000fb4:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8000fb6:	68fb      	ldr	r3, [r7, #12]
}
 8000fb8:	4618      	mov	r0, r3
 8000fba:	3718      	adds	r7, #24
 8000fbc:	46bd      	mov	sp, r7
 8000fbe:	bd80      	pop	{r7, pc}
 8000fc0:	20080000 	.word	0x20080000
 8000fc4:	00000400 	.word	0x00000400
 8000fc8:	200000b8 	.word	0x200000b8
 8000fcc:	20005830 	.word	0x20005830

08000fd0 <SystemInit>:
  *         SystemFrequency variable.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8000fd0:	b480      	push	{r7}
 8000fd2:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8000fd4:	4b06      	ldr	r3, [pc, #24]	; (8000ff0 <SystemInit+0x20>)
 8000fd6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8000fda:	4a05      	ldr	r2, [pc, #20]	; (8000ff0 <SystemInit+0x20>)
 8000fdc:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8000fe0:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000fe4:	bf00      	nop
 8000fe6:	46bd      	mov	sp, r7
 8000fe8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fec:	4770      	bx	lr
 8000fee:	bf00      	nop
 8000ff0:	e000ed00 	.word	0xe000ed00

08000ff4 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 8000ff4:	f8df d034 	ldr.w	sp, [pc, #52]	; 800102c <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8000ff8:	480d      	ldr	r0, [pc, #52]	; (8001030 <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 8000ffa:	490e      	ldr	r1, [pc, #56]	; (8001034 <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 8000ffc:	4a0e      	ldr	r2, [pc, #56]	; (8001038 <LoopFillZerobss+0x1e>)
  movs r3, #0
 8000ffe:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001000:	e002      	b.n	8001008 <LoopCopyDataInit>

08001002 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001002:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001004:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001006:	3304      	adds	r3, #4

08001008 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001008:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800100a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 800100c:	d3f9      	bcc.n	8001002 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800100e:	4a0b      	ldr	r2, [pc, #44]	; (800103c <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 8001010:	4c0b      	ldr	r4, [pc, #44]	; (8001040 <LoopFillZerobss+0x26>)
  movs r3, #0
 8001012:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001014:	e001      	b.n	800101a <LoopFillZerobss>

08001016 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001016:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001018:	3204      	adds	r2, #4

0800101a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800101a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 800101c:	d3fb      	bcc.n	8001016 <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 800101e:	f7ff ffd7 	bl	8000fd0 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8001022:	f00c f875 	bl	800d110 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8001026:	f7ff fcaf 	bl	8000988 <main>
  bx  lr    
 800102a:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 800102c:	20080000 	.word	0x20080000
  ldr r0, =_sdata
 8001030:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001034:	2000008c 	.word	0x2000008c
  ldr r2, =_sidata
 8001038:	0800f8f8 	.word	0x0800f8f8
  ldr r2, =_sbss
 800103c:	2000008c 	.word	0x2000008c
  ldr r4, =_ebss
 8001040:	20005830 	.word	0x20005830

08001044 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8001044:	e7fe      	b.n	8001044 <ADC_IRQHandler>
	...

08001048 <OTM8009A_Init>:
  * @param  hdsi_eval : pointer on DSI configuration structure
  * @param  hdsivideo_handle : pointer on DSI video mode configuration structure
  * @retval Status
  */
uint8_t OTM8009A_Init(uint32_t ColorCoding, uint32_t orientation)
{
 8001048:	b580      	push	{r7, lr}
 800104a:	b082      	sub	sp, #8
 800104c:	af00      	add	r7, sp, #0
 800104e:	6078      	str	r0, [r7, #4]
 8001050:	6039      	str	r1, [r7, #0]
  /* Enable CMD2 to access vendor specific commands                               */
  /* Enter in command 2 mode and set EXTC to enable address shift function (0x00) */
  DSI_IO_WriteCmd(0, (uint8_t *)ShortRegData1);
 8001052:	49c1      	ldr	r1, [pc, #772]	; (8001358 <OTM8009A_Init+0x310>)
 8001054:	2000      	movs	r0, #0
 8001056:	f000 febf 	bl	8001dd8 <DSI_IO_WriteCmd>
  DSI_IO_WriteCmd( 3, (uint8_t *)lcdRegData1);
 800105a:	49c0      	ldr	r1, [pc, #768]	; (800135c <OTM8009A_Init+0x314>)
 800105c:	2003      	movs	r0, #3
 800105e:	f000 febb 	bl	8001dd8 <DSI_IO_WriteCmd>

  /* Enter ORISE Command 2 */
  DSI_IO_WriteCmd(0, (uint8_t *)ShortRegData2); /* Shift address to 0x80 */
 8001062:	49bf      	ldr	r1, [pc, #764]	; (8001360 <OTM8009A_Init+0x318>)
 8001064:	2000      	movs	r0, #0
 8001066:	f000 feb7 	bl	8001dd8 <DSI_IO_WriteCmd>
  DSI_IO_WriteCmd( 2, (uint8_t *)lcdRegData2);
 800106a:	49be      	ldr	r1, [pc, #760]	; (8001364 <OTM8009A_Init+0x31c>)
 800106c:	2002      	movs	r0, #2
 800106e:	f000 feb3 	bl	8001dd8 <DSI_IO_WriteCmd>

  /////////////////////////////////////////////////////////////////////
  /* SD_PCH_CTRL - 0xC480h - 129th parameter - Default 0x00          */
  /* Set SD_PT                                                       */
  /* -> Source output level during porch and non-display area to GND */
  DSI_IO_WriteCmd(0, (uint8_t *)ShortRegData2);
 8001072:	49bb      	ldr	r1, [pc, #748]	; (8001360 <OTM8009A_Init+0x318>)
 8001074:	2000      	movs	r0, #0
 8001076:	f000 feaf 	bl	8001dd8 <DSI_IO_WriteCmd>
  DSI_IO_WriteCmd(0, (uint8_t *)ShortRegData3);
 800107a:	49bb      	ldr	r1, [pc, #748]	; (8001368 <OTM8009A_Init+0x320>)
 800107c:	2000      	movs	r0, #0
 800107e:	f000 feab 	bl	8001dd8 <DSI_IO_WriteCmd>
  OTM8009A_IO_Delay(10);
 8001082:	200a      	movs	r0, #10
 8001084:	f000 fa38 	bl	80014f8 <OTM8009A_IO_Delay>
  /* Not documented */
  DSI_IO_WriteCmd(0, (uint8_t *)ShortRegData4);
 8001088:	49b8      	ldr	r1, [pc, #736]	; (800136c <OTM8009A_Init+0x324>)
 800108a:	2000      	movs	r0, #0
 800108c:	f000 fea4 	bl	8001dd8 <DSI_IO_WriteCmd>
  DSI_IO_WriteCmd(0, (uint8_t *)ShortRegData5);
 8001090:	49b7      	ldr	r1, [pc, #732]	; (8001370 <OTM8009A_Init+0x328>)
 8001092:	2000      	movs	r0, #0
 8001094:	f000 fea0 	bl	8001dd8 <DSI_IO_WriteCmd>
  OTM8009A_IO_Delay(10);
 8001098:	200a      	movs	r0, #10
 800109a:	f000 fa2d 	bl	80014f8 <OTM8009A_IO_Delay>
  /////////////////////////////////////////////////////////////////////

  /* PWR_CTRL4 - 0xC4B0h - 178th parameter - Default 0xA8 */
  /* Set gvdd_en_test                                     */
  /* -> enable GVDD test mode !!!                         */
  DSI_IO_WriteCmd(0, (uint8_t *)ShortRegData6);
 800109e:	49b5      	ldr	r1, [pc, #724]	; (8001374 <OTM8009A_Init+0x32c>)
 80010a0:	2000      	movs	r0, #0
 80010a2:	f000 fe99 	bl	8001dd8 <DSI_IO_WriteCmd>
  DSI_IO_WriteCmd(0, (uint8_t *)ShortRegData7);
 80010a6:	49b4      	ldr	r1, [pc, #720]	; (8001378 <OTM8009A_Init+0x330>)
 80010a8:	2000      	movs	r0, #0
 80010aa:	f000 fe95 	bl	8001dd8 <DSI_IO_WriteCmd>
  /* PWR_CTRL2 - 0xC590h - 146th parameter - Default 0x79      */
  /* Set pump 4 vgh voltage                                    */
  /* -> from 15.0v down to 13.0v                               */
  /* Set pump 5 vgh voltage                                    */
  /* -> from -12.0v downto -9.0v                               */
  DSI_IO_WriteCmd(0, (uint8_t *)ShortRegData8);
 80010ae:	49b3      	ldr	r1, [pc, #716]	; (800137c <OTM8009A_Init+0x334>)
 80010b0:	2000      	movs	r0, #0
 80010b2:	f000 fe91 	bl	8001dd8 <DSI_IO_WriteCmd>
  DSI_IO_WriteCmd(0, (uint8_t *)ShortRegData9);
 80010b6:	49b2      	ldr	r1, [pc, #712]	; (8001380 <OTM8009A_Init+0x338>)
 80010b8:	2000      	movs	r0, #0
 80010ba:	f000 fe8d 	bl	8001dd8 <DSI_IO_WriteCmd>

  /* P_DRV_M - 0xC0B4h - 181th parameter - Default 0x00 */
  /* -> Column inversion                                */
  DSI_IO_WriteCmd(0, (uint8_t *)ShortRegData10);
 80010be:	49b1      	ldr	r1, [pc, #708]	; (8001384 <OTM8009A_Init+0x33c>)
 80010c0:	2000      	movs	r0, #0
 80010c2:	f000 fe89 	bl	8001dd8 <DSI_IO_WriteCmd>
  DSI_IO_WriteCmd(0, (uint8_t *)ShortRegData11);
 80010c6:	49b0      	ldr	r1, [pc, #704]	; (8001388 <OTM8009A_Init+0x340>)
 80010c8:	2000      	movs	r0, #0
 80010ca:	f000 fe85 	bl	8001dd8 <DSI_IO_WriteCmd>

  /* VCOMDC - 0xD900h - 1st parameter - Default 0x39h */
  /* VCOM Voltage settings                            */
  /* -> from -1.0000v downto -1.2625v                 */
  DSI_IO_WriteCmd(0, (uint8_t *)ShortRegData1);
 80010ce:	49a2      	ldr	r1, [pc, #648]	; (8001358 <OTM8009A_Init+0x310>)
 80010d0:	2000      	movs	r0, #0
 80010d2:	f000 fe81 	bl	8001dd8 <DSI_IO_WriteCmd>
  DSI_IO_WriteCmd(0, (uint8_t *)ShortRegData12);
 80010d6:	49ad      	ldr	r1, [pc, #692]	; (800138c <OTM8009A_Init+0x344>)
 80010d8:	2000      	movs	r0, #0
 80010da:	f000 fe7d 	bl	8001dd8 <DSI_IO_WriteCmd>

  /* Oscillator adjustment for Idle/Normal mode (LPDT only) set to 65Hz (default is 60Hz) */
  DSI_IO_WriteCmd(0, (uint8_t *)ShortRegData13);
 80010de:	49ac      	ldr	r1, [pc, #688]	; (8001390 <OTM8009A_Init+0x348>)
 80010e0:	2000      	movs	r0, #0
 80010e2:	f000 fe79 	bl	8001dd8 <DSI_IO_WriteCmd>
  DSI_IO_WriteCmd(0, (uint8_t *)ShortRegData14);
 80010e6:	49ab      	ldr	r1, [pc, #684]	; (8001394 <OTM8009A_Init+0x34c>)
 80010e8:	2000      	movs	r0, #0
 80010ea:	f000 fe75 	bl	8001dd8 <DSI_IO_WriteCmd>

  /* Video mode internal */
  DSI_IO_WriteCmd(0, (uint8_t *)ShortRegData15);
 80010ee:	49aa      	ldr	r1, [pc, #680]	; (8001398 <OTM8009A_Init+0x350>)
 80010f0:	2000      	movs	r0, #0
 80010f2:	f000 fe71 	bl	8001dd8 <DSI_IO_WriteCmd>
  DSI_IO_WriteCmd(0, (uint8_t *)ShortRegData16);
 80010f6:	49a9      	ldr	r1, [pc, #676]	; (800139c <OTM8009A_Init+0x354>)
 80010f8:	2000      	movs	r0, #0
 80010fa:	f000 fe6d 	bl	8001dd8 <DSI_IO_WriteCmd>

  /* PWR_CTRL2 - 0xC590h - 147h parameter - Default 0x00 */
  /* Set pump 4&5 x6                                     */
  /* -> ONLY VALID when PUMP4_EN_ASDM_HV = "0"           */
  DSI_IO_WriteCmd(0, (uint8_t *)ShortRegData17);
 80010fe:	49a8      	ldr	r1, [pc, #672]	; (80013a0 <OTM8009A_Init+0x358>)
 8001100:	2000      	movs	r0, #0
 8001102:	f000 fe69 	bl	8001dd8 <DSI_IO_WriteCmd>
  DSI_IO_WriteCmd(0, (uint8_t *)ShortRegData18);
 8001106:	49a7      	ldr	r1, [pc, #668]	; (80013a4 <OTM8009A_Init+0x35c>)
 8001108:	2000      	movs	r0, #0
 800110a:	f000 fe65 	bl	8001dd8 <DSI_IO_WriteCmd>

  /* PWR_CTRL2 - 0xC590h - 150th parameter - Default 0x33h */
  /* Change pump4 clock ratio                              */
  /* -> from 1 line to 1/2 line                            */
  DSI_IO_WriteCmd(0, (uint8_t *)ShortRegData19);
 800110e:	49a6      	ldr	r1, [pc, #664]	; (80013a8 <OTM8009A_Init+0x360>)
 8001110:	2000      	movs	r0, #0
 8001112:	f000 fe61 	bl	8001dd8 <DSI_IO_WriteCmd>
  DSI_IO_WriteCmd(0, (uint8_t *)ShortRegData9);
 8001116:	499a      	ldr	r1, [pc, #616]	; (8001380 <OTM8009A_Init+0x338>)
 8001118:	2000      	movs	r0, #0
 800111a:	f000 fe5d 	bl	8001dd8 <DSI_IO_WriteCmd>

  /* GVDD/NGVDD settings */
  DSI_IO_WriteCmd(0, (uint8_t *)ShortRegData1);
 800111e:	498e      	ldr	r1, [pc, #568]	; (8001358 <OTM8009A_Init+0x310>)
 8001120:	2000      	movs	r0, #0
 8001122:	f000 fe59 	bl	8001dd8 <DSI_IO_WriteCmd>
  DSI_IO_WriteCmd( 2, (uint8_t *)lcdRegData5);
 8001126:	49a1      	ldr	r1, [pc, #644]	; (80013ac <OTM8009A_Init+0x364>)
 8001128:	2002      	movs	r0, #2
 800112a:	f000 fe55 	bl	8001dd8 <DSI_IO_WriteCmd>

  /* PWR_CTRL2 - 0xC590h - 149th parameter - Default 0x33h */
  /* Rewrite the default value !                           */
  DSI_IO_WriteCmd(0, (uint8_t *)ShortRegData20);
 800112e:	49a0      	ldr	r1, [pc, #640]	; (80013b0 <OTM8009A_Init+0x368>)
 8001130:	2000      	movs	r0, #0
 8001132:	f000 fe51 	bl	8001dd8 <DSI_IO_WriteCmd>
  DSI_IO_WriteCmd(0, (uint8_t *)ShortRegData21);
 8001136:	499f      	ldr	r1, [pc, #636]	; (80013b4 <OTM8009A_Init+0x36c>)
 8001138:	2000      	movs	r0, #0
 800113a:	f000 fe4d 	bl	8001dd8 <DSI_IO_WriteCmd>

  /* Panel display timing Setting 3 */
  DSI_IO_WriteCmd(0, (uint8_t *)ShortRegData22);
 800113e:	499e      	ldr	r1, [pc, #632]	; (80013b8 <OTM8009A_Init+0x370>)
 8001140:	2000      	movs	r0, #0
 8001142:	f000 fe49 	bl	8001dd8 <DSI_IO_WriteCmd>
  DSI_IO_WriteCmd(0, (uint8_t *)ShortRegData23);
 8001146:	499d      	ldr	r1, [pc, #628]	; (80013bc <OTM8009A_Init+0x374>)
 8001148:	2000      	movs	r0, #0
 800114a:	f000 fe45 	bl	8001dd8 <DSI_IO_WriteCmd>

  /* Power control 1 */
  DSI_IO_WriteCmd(0, (uint8_t *)ShortRegData24);
 800114e:	499c      	ldr	r1, [pc, #624]	; (80013c0 <OTM8009A_Init+0x378>)
 8001150:	2000      	movs	r0, #0
 8001152:	f000 fe41 	bl	8001dd8 <DSI_IO_WriteCmd>
  DSI_IO_WriteCmd(0, (uint8_t *)ShortRegData25);
 8001156:	499b      	ldr	r1, [pc, #620]	; (80013c4 <OTM8009A_Init+0x37c>)
 8001158:	2000      	movs	r0, #0
 800115a:	f000 fe3d 	bl	8001dd8 <DSI_IO_WriteCmd>

  /* Source driver precharge */
  DSI_IO_WriteCmd(0, (uint8_t *)ShortRegData13);
 800115e:	498c      	ldr	r1, [pc, #560]	; (8001390 <OTM8009A_Init+0x348>)
 8001160:	2000      	movs	r0, #0
 8001162:	f000 fe39 	bl	8001dd8 <DSI_IO_WriteCmd>
  DSI_IO_WriteCmd(0, (uint8_t *)ShortRegData26);
 8001166:	4998      	ldr	r1, [pc, #608]	; (80013c8 <OTM8009A_Init+0x380>)
 8001168:	2000      	movs	r0, #0
 800116a:	f000 fe35 	bl	8001dd8 <DSI_IO_WriteCmd>

  DSI_IO_WriteCmd(0, (uint8_t *)ShortRegData15);
 800116e:	498a      	ldr	r1, [pc, #552]	; (8001398 <OTM8009A_Init+0x350>)
 8001170:	2000      	movs	r0, #0
 8001172:	f000 fe31 	bl	8001dd8 <DSI_IO_WriteCmd>
  DSI_IO_WriteCmd(0, (uint8_t *)ShortRegData27);
 8001176:	4995      	ldr	r1, [pc, #596]	; (80013cc <OTM8009A_Init+0x384>)
 8001178:	2000      	movs	r0, #0
 800117a:	f000 fe2d 	bl	8001dd8 <DSI_IO_WriteCmd>

  DSI_IO_WriteCmd(0, (uint8_t *)ShortRegData28);
 800117e:	4994      	ldr	r1, [pc, #592]	; (80013d0 <OTM8009A_Init+0x388>)
 8001180:	2000      	movs	r0, #0
 8001182:	f000 fe29 	bl	8001dd8 <DSI_IO_WriteCmd>
  DSI_IO_WriteCmd( 2, (uint8_t *)lcdRegData6);
 8001186:	4993      	ldr	r1, [pc, #588]	; (80013d4 <OTM8009A_Init+0x38c>)
 8001188:	2002      	movs	r0, #2
 800118a:	f000 fe25 	bl	8001dd8 <DSI_IO_WriteCmd>

  /* GOAVST */
  DSI_IO_WriteCmd(0, (uint8_t *)ShortRegData2);
 800118e:	4974      	ldr	r1, [pc, #464]	; (8001360 <OTM8009A_Init+0x318>)
 8001190:	2000      	movs	r0, #0
 8001192:	f000 fe21 	bl	8001dd8 <DSI_IO_WriteCmd>
  DSI_IO_WriteCmd( 6, (uint8_t *)lcdRegData7);
 8001196:	4990      	ldr	r1, [pc, #576]	; (80013d8 <OTM8009A_Init+0x390>)
 8001198:	2006      	movs	r0, #6
 800119a:	f000 fe1d 	bl	8001dd8 <DSI_IO_WriteCmd>

  DSI_IO_WriteCmd(0, (uint8_t *)ShortRegData29);
 800119e:	498f      	ldr	r1, [pc, #572]	; (80013dc <OTM8009A_Init+0x394>)
 80011a0:	2000      	movs	r0, #0
 80011a2:	f000 fe19 	bl	8001dd8 <DSI_IO_WriteCmd>
  DSI_IO_WriteCmd( 14, (uint8_t *)lcdRegData8);
 80011a6:	498e      	ldr	r1, [pc, #568]	; (80013e0 <OTM8009A_Init+0x398>)
 80011a8:	200e      	movs	r0, #14
 80011aa:	f000 fe15 	bl	8001dd8 <DSI_IO_WriteCmd>

  DSI_IO_WriteCmd(0, (uint8_t *)ShortRegData30);
 80011ae:	498d      	ldr	r1, [pc, #564]	; (80013e4 <OTM8009A_Init+0x39c>)
 80011b0:	2000      	movs	r0, #0
 80011b2:	f000 fe11 	bl	8001dd8 <DSI_IO_WriteCmd>
  DSI_IO_WriteCmd( 14, (uint8_t *)lcdRegData9);
 80011b6:	498c      	ldr	r1, [pc, #560]	; (80013e8 <OTM8009A_Init+0x3a0>)
 80011b8:	200e      	movs	r0, #14
 80011ba:	f000 fe0d 	bl	8001dd8 <DSI_IO_WriteCmd>

  DSI_IO_WriteCmd(0, (uint8_t *)ShortRegData31);
 80011be:	498b      	ldr	r1, [pc, #556]	; (80013ec <OTM8009A_Init+0x3a4>)
 80011c0:	2000      	movs	r0, #0
 80011c2:	f000 fe09 	bl	8001dd8 <DSI_IO_WriteCmd>
  DSI_IO_WriteCmd( 10, (uint8_t *)lcdRegData10);
 80011c6:	498a      	ldr	r1, [pc, #552]	; (80013f0 <OTM8009A_Init+0x3a8>)
 80011c8:	200a      	movs	r0, #10
 80011ca:	f000 fe05 	bl	8001dd8 <DSI_IO_WriteCmd>

  DSI_IO_WriteCmd(0, (uint8_t *)ShortRegData32);
 80011ce:	4989      	ldr	r1, [pc, #548]	; (80013f4 <OTM8009A_Init+0x3ac>)
 80011d0:	2000      	movs	r0, #0
 80011d2:	f000 fe01 	bl	8001dd8 <DSI_IO_WriteCmd>
  DSI_IO_WriteCmd(0, (uint8_t *)ShortRegData46);
 80011d6:	4988      	ldr	r1, [pc, #544]	; (80013f8 <OTM8009A_Init+0x3b0>)
 80011d8:	2000      	movs	r0, #0
 80011da:	f000 fdfd 	bl	8001dd8 <DSI_IO_WriteCmd>

  DSI_IO_WriteCmd(0, (uint8_t *)ShortRegData2);
 80011de:	4960      	ldr	r1, [pc, #384]	; (8001360 <OTM8009A_Init+0x318>)
 80011e0:	2000      	movs	r0, #0
 80011e2:	f000 fdf9 	bl	8001dd8 <DSI_IO_WriteCmd>
  DSI_IO_WriteCmd( 10, (uint8_t *)lcdRegData11);
 80011e6:	4985      	ldr	r1, [pc, #532]	; (80013fc <OTM8009A_Init+0x3b4>)
 80011e8:	200a      	movs	r0, #10
 80011ea:	f000 fdf5 	bl	8001dd8 <DSI_IO_WriteCmd>

  DSI_IO_WriteCmd(0, (uint8_t *)ShortRegData33);
 80011ee:	4984      	ldr	r1, [pc, #528]	; (8001400 <OTM8009A_Init+0x3b8>)
 80011f0:	2000      	movs	r0, #0
 80011f2:	f000 fdf1 	bl	8001dd8 <DSI_IO_WriteCmd>
  DSI_IO_WriteCmd( 15, (uint8_t *)lcdRegData12);
 80011f6:	4983      	ldr	r1, [pc, #524]	; (8001404 <OTM8009A_Init+0x3bc>)
 80011f8:	200f      	movs	r0, #15
 80011fa:	f000 fded 	bl	8001dd8 <DSI_IO_WriteCmd>

  DSI_IO_WriteCmd(0, (uint8_t *)ShortRegData29);
 80011fe:	4977      	ldr	r1, [pc, #476]	; (80013dc <OTM8009A_Init+0x394>)
 8001200:	2000      	movs	r0, #0
 8001202:	f000 fde9 	bl	8001dd8 <DSI_IO_WriteCmd>
  DSI_IO_WriteCmd( 15, (uint8_t *)lcdRegData13);
 8001206:	4980      	ldr	r1, [pc, #512]	; (8001408 <OTM8009A_Init+0x3c0>)
 8001208:	200f      	movs	r0, #15
 800120a:	f000 fde5 	bl	8001dd8 <DSI_IO_WriteCmd>

  DSI_IO_WriteCmd(0, (uint8_t *)ShortRegData30);
 800120e:	4975      	ldr	r1, [pc, #468]	; (80013e4 <OTM8009A_Init+0x39c>)
 8001210:	2000      	movs	r0, #0
 8001212:	f000 fde1 	bl	8001dd8 <DSI_IO_WriteCmd>
  DSI_IO_WriteCmd( 10, (uint8_t *)lcdRegData14);
 8001216:	497d      	ldr	r1, [pc, #500]	; (800140c <OTM8009A_Init+0x3c4>)
 8001218:	200a      	movs	r0, #10
 800121a:	f000 fddd 	bl	8001dd8 <DSI_IO_WriteCmd>

  DSI_IO_WriteCmd(0, (uint8_t *)ShortRegData31);
 800121e:	4973      	ldr	r1, [pc, #460]	; (80013ec <OTM8009A_Init+0x3a4>)
 8001220:	2000      	movs	r0, #0
 8001222:	f000 fdd9 	bl	8001dd8 <DSI_IO_WriteCmd>
  DSI_IO_WriteCmd( 15, (uint8_t *)lcdRegData15);
 8001226:	497a      	ldr	r1, [pc, #488]	; (8001410 <OTM8009A_Init+0x3c8>)
 8001228:	200f      	movs	r0, #15
 800122a:	f000 fdd5 	bl	8001dd8 <DSI_IO_WriteCmd>

  DSI_IO_WriteCmd(0, (uint8_t *)ShortRegData32);
 800122e:	4971      	ldr	r1, [pc, #452]	; (80013f4 <OTM8009A_Init+0x3ac>)
 8001230:	2000      	movs	r0, #0
 8001232:	f000 fdd1 	bl	8001dd8 <DSI_IO_WriteCmd>
  DSI_IO_WriteCmd( 15, (uint8_t *)lcdRegData16);
 8001236:	4977      	ldr	r1, [pc, #476]	; (8001414 <OTM8009A_Init+0x3cc>)
 8001238:	200f      	movs	r0, #15
 800123a:	f000 fdcd 	bl	8001dd8 <DSI_IO_WriteCmd>

  DSI_IO_WriteCmd(0, (uint8_t *)ShortRegData34);
 800123e:	4976      	ldr	r1, [pc, #472]	; (8001418 <OTM8009A_Init+0x3d0>)
 8001240:	2000      	movs	r0, #0
 8001242:	f000 fdc9 	bl	8001dd8 <DSI_IO_WriteCmd>
  DSI_IO_WriteCmd( 10, (uint8_t *)lcdRegData17);
 8001246:	4975      	ldr	r1, [pc, #468]	; (800141c <OTM8009A_Init+0x3d4>)
 8001248:	200a      	movs	r0, #10
 800124a:	f000 fdc5 	bl	8001dd8 <DSI_IO_WriteCmd>

  DSI_IO_WriteCmd(0, (uint8_t *)ShortRegData35);
 800124e:	4974      	ldr	r1, [pc, #464]	; (8001420 <OTM8009A_Init+0x3d8>)
 8001250:	2000      	movs	r0, #0
 8001252:	f000 fdc1 	bl	8001dd8 <DSI_IO_WriteCmd>
  DSI_IO_WriteCmd( 10, (uint8_t *)lcdRegData18);
 8001256:	4973      	ldr	r1, [pc, #460]	; (8001424 <OTM8009A_Init+0x3dc>)
 8001258:	200a      	movs	r0, #10
 800125a:	f000 fdbd 	bl	8001dd8 <DSI_IO_WriteCmd>

  DSI_IO_WriteCmd(0, (uint8_t *)ShortRegData2);
 800125e:	4940      	ldr	r1, [pc, #256]	; (8001360 <OTM8009A_Init+0x318>)
 8001260:	2000      	movs	r0, #0
 8001262:	f000 fdb9 	bl	8001dd8 <DSI_IO_WriteCmd>
  DSI_IO_WriteCmd( 10, (uint8_t *)lcdRegData19);
 8001266:	4970      	ldr	r1, [pc, #448]	; (8001428 <OTM8009A_Init+0x3e0>)
 8001268:	200a      	movs	r0, #10
 800126a:	f000 fdb5 	bl	8001dd8 <DSI_IO_WriteCmd>

  DSI_IO_WriteCmd(0, (uint8_t *)ShortRegData33);
 800126e:	4964      	ldr	r1, [pc, #400]	; (8001400 <OTM8009A_Init+0x3b8>)
 8001270:	2000      	movs	r0, #0
 8001272:	f000 fdb1 	bl	8001dd8 <DSI_IO_WriteCmd>
  DSI_IO_WriteCmd( 15, (uint8_t *)lcdRegData20);
 8001276:	496d      	ldr	r1, [pc, #436]	; (800142c <OTM8009A_Init+0x3e4>)
 8001278:	200f      	movs	r0, #15
 800127a:	f000 fdad 	bl	8001dd8 <DSI_IO_WriteCmd>

  DSI_IO_WriteCmd(0, (uint8_t *)ShortRegData29);
 800127e:	4957      	ldr	r1, [pc, #348]	; (80013dc <OTM8009A_Init+0x394>)
 8001280:	2000      	movs	r0, #0
 8001282:	f000 fda9 	bl	8001dd8 <DSI_IO_WriteCmd>
  DSI_IO_WriteCmd( 15, (uint8_t *)lcdRegData21);
 8001286:	496a      	ldr	r1, [pc, #424]	; (8001430 <OTM8009A_Init+0x3e8>)
 8001288:	200f      	movs	r0, #15
 800128a:	f000 fda5 	bl	8001dd8 <DSI_IO_WriteCmd>

  DSI_IO_WriteCmd(0, (uint8_t *)ShortRegData30);
 800128e:	4955      	ldr	r1, [pc, #340]	; (80013e4 <OTM8009A_Init+0x39c>)
 8001290:	2000      	movs	r0, #0
 8001292:	f000 fda1 	bl	8001dd8 <DSI_IO_WriteCmd>
  DSI_IO_WriteCmd( 10, (uint8_t *)lcdRegData22);
 8001296:	4967      	ldr	r1, [pc, #412]	; (8001434 <OTM8009A_Init+0x3ec>)
 8001298:	200a      	movs	r0, #10
 800129a:	f000 fd9d 	bl	8001dd8 <DSI_IO_WriteCmd>

  DSI_IO_WriteCmd(0, (uint8_t *)ShortRegData31);
 800129e:	4953      	ldr	r1, [pc, #332]	; (80013ec <OTM8009A_Init+0x3a4>)
 80012a0:	2000      	movs	r0, #0
 80012a2:	f000 fd99 	bl	8001dd8 <DSI_IO_WriteCmd>
  DSI_IO_WriteCmd( 15, (uint8_t *)lcdRegData23);
 80012a6:	4964      	ldr	r1, [pc, #400]	; (8001438 <OTM8009A_Init+0x3f0>)
 80012a8:	200f      	movs	r0, #15
 80012aa:	f000 fd95 	bl	8001dd8 <DSI_IO_WriteCmd>

  DSI_IO_WriteCmd(0, (uint8_t *)ShortRegData32);
 80012ae:	4951      	ldr	r1, [pc, #324]	; (80013f4 <OTM8009A_Init+0x3ac>)
 80012b0:	2000      	movs	r0, #0
 80012b2:	f000 fd91 	bl	8001dd8 <DSI_IO_WriteCmd>
  DSI_IO_WriteCmd( 15, (uint8_t *)lcdRegData24);
 80012b6:	4961      	ldr	r1, [pc, #388]	; (800143c <OTM8009A_Init+0x3f4>)
 80012b8:	200f      	movs	r0, #15
 80012ba:	f000 fd8d 	bl	8001dd8 <DSI_IO_WriteCmd>

  /////////////////////////////////////////////////////////////////////////////
  /* PWR_CTRL1 - 0xc580h - 130th parameter - default 0x00 */
  /* Pump 1 min and max DM                                */
  DSI_IO_WriteCmd(0, (uint8_t *)ShortRegData13);
 80012be:	4934      	ldr	r1, [pc, #208]	; (8001390 <OTM8009A_Init+0x348>)
 80012c0:	2000      	movs	r0, #0
 80012c2:	f000 fd89 	bl	8001dd8 <DSI_IO_WriteCmd>
  DSI_IO_WriteCmd(0, (uint8_t *)ShortRegData47);
 80012c6:	495e      	ldr	r1, [pc, #376]	; (8001440 <OTM8009A_Init+0x3f8>)
 80012c8:	2000      	movs	r0, #0
 80012ca:	f000 fd85 	bl	8001dd8 <DSI_IO_WriteCmd>
  DSI_IO_WriteCmd(0, (uint8_t *)ShortRegData48);
 80012ce:	495d      	ldr	r1, [pc, #372]	; (8001444 <OTM8009A_Init+0x3fc>)
 80012d0:	2000      	movs	r0, #0
 80012d2:	f000 fd81 	bl	8001dd8 <DSI_IO_WriteCmd>
  DSI_IO_WriteCmd(0, (uint8_t *)ShortRegData49);
 80012d6:	495c      	ldr	r1, [pc, #368]	; (8001448 <OTM8009A_Init+0x400>)
 80012d8:	2000      	movs	r0, #0
 80012da:	f000 fd7d 	bl	8001dd8 <DSI_IO_WriteCmd>
  /////////////////////////////////////////////////////////////////////////////

  /* CABC LEDPWM frequency adjusted to 19,5kHz */
  DSI_IO_WriteCmd(0, (uint8_t *)ShortRegData50);
 80012de:	495b      	ldr	r1, [pc, #364]	; (800144c <OTM8009A_Init+0x404>)
 80012e0:	2000      	movs	r0, #0
 80012e2:	f000 fd79 	bl	8001dd8 <DSI_IO_WriteCmd>
  DSI_IO_WriteCmd(0, (uint8_t *)ShortRegData51);
 80012e6:	495a      	ldr	r1, [pc, #360]	; (8001450 <OTM8009A_Init+0x408>)
 80012e8:	2000      	movs	r0, #0
 80012ea:	f000 fd75 	bl	8001dd8 <DSI_IO_WriteCmd>
  
  /* Exit CMD2 mode */
  DSI_IO_WriteCmd(0, (uint8_t *)ShortRegData1);
 80012ee:	491a      	ldr	r1, [pc, #104]	; (8001358 <OTM8009A_Init+0x310>)
 80012f0:	2000      	movs	r0, #0
 80012f2:	f000 fd71 	bl	8001dd8 <DSI_IO_WriteCmd>
  DSI_IO_WriteCmd( 3, (uint8_t *)lcdRegData25);
 80012f6:	4957      	ldr	r1, [pc, #348]	; (8001454 <OTM8009A_Init+0x40c>)
 80012f8:	2003      	movs	r0, #3
 80012fa:	f000 fd6d 	bl	8001dd8 <DSI_IO_WriteCmd>
  /*************************************************************************** */
  /* Standard DCS Initialization TO KEEP CAN BE DONE IN HSDT                   */
  /*************************************************************************** */

  /* NOP - goes back to DCS std command ? */
  DSI_IO_WriteCmd(0, (uint8_t *)ShortRegData1);
 80012fe:	4916      	ldr	r1, [pc, #88]	; (8001358 <OTM8009A_Init+0x310>)
 8001300:	2000      	movs	r0, #0
 8001302:	f000 fd69 	bl	8001dd8 <DSI_IO_WriteCmd>
          
  /* Gamma correction 2.2+ table (HSDT possible) */
  DSI_IO_WriteCmd(0, (uint8_t *)ShortRegData1);
 8001306:	4914      	ldr	r1, [pc, #80]	; (8001358 <OTM8009A_Init+0x310>)
 8001308:	2000      	movs	r0, #0
 800130a:	f000 fd65 	bl	8001dd8 <DSI_IO_WriteCmd>
  DSI_IO_WriteCmd( 16, (uint8_t *)lcdRegData3);
 800130e:	4952      	ldr	r1, [pc, #328]	; (8001458 <OTM8009A_Init+0x410>)
 8001310:	2010      	movs	r0, #16
 8001312:	f000 fd61 	bl	8001dd8 <DSI_IO_WriteCmd>
  
  /* Gamma correction 2.2- table (HSDT possible) */
  DSI_IO_WriteCmd(0, (uint8_t *)ShortRegData1);
 8001316:	4910      	ldr	r1, [pc, #64]	; (8001358 <OTM8009A_Init+0x310>)
 8001318:	2000      	movs	r0, #0
 800131a:	f000 fd5d 	bl	8001dd8 <DSI_IO_WriteCmd>
  DSI_IO_WriteCmd( 16, (uint8_t *)lcdRegData4);
 800131e:	494f      	ldr	r1, [pc, #316]	; (800145c <OTM8009A_Init+0x414>)
 8001320:	2010      	movs	r0, #16
 8001322:	f000 fd59 	bl	8001dd8 <DSI_IO_WriteCmd>
          
  /* Send Sleep Out command to display : no parameter */
  DSI_IO_WriteCmd(0, (uint8_t *)ShortRegData36);
 8001326:	494e      	ldr	r1, [pc, #312]	; (8001460 <OTM8009A_Init+0x418>)
 8001328:	2000      	movs	r0, #0
 800132a:	f000 fd55 	bl	8001dd8 <DSI_IO_WriteCmd>
  
  /* Wait for sleep out exit */
  OTM8009A_IO_Delay(120);
 800132e:	2078      	movs	r0, #120	; 0x78
 8001330:	f000 f8e2 	bl	80014f8 <OTM8009A_IO_Delay>

  switch(ColorCoding)
 8001334:	687b      	ldr	r3, [r7, #4]
 8001336:	2b00      	cmp	r3, #0
 8001338:	d008      	beq.n	800134c <OTM8009A_Init+0x304>
 800133a:	687b      	ldr	r3, [r7, #4]
 800133c:	2b02      	cmp	r3, #2
 800133e:	f040 8095 	bne.w	800146c <OTM8009A_Init+0x424>
  {
  case OTM8009A_FORMAT_RBG565 :
    /* Set Pixel color format to RGB565 */
    DSI_IO_WriteCmd(0, (uint8_t *)ShortRegData37);
 8001342:	4948      	ldr	r1, [pc, #288]	; (8001464 <OTM8009A_Init+0x41c>)
 8001344:	2000      	movs	r0, #0
 8001346:	f000 fd47 	bl	8001dd8 <DSI_IO_WriteCmd>
    break;
 800134a:	e090      	b.n	800146e <OTM8009A_Init+0x426>
  case OTM8009A_FORMAT_RGB888 :
    /* Set Pixel color format to RGB888 */
    DSI_IO_WriteCmd(0, (uint8_t *)ShortRegData38);
 800134c:	4946      	ldr	r1, [pc, #280]	; (8001468 <OTM8009A_Init+0x420>)
 800134e:	2000      	movs	r0, #0
 8001350:	f000 fd42 	bl	8001dd8 <DSI_IO_WriteCmd>
    break;
 8001354:	e08b      	b.n	800146e <OTM8009A_Init+0x426>
 8001356:	bf00      	nop
 8001358:	0800dc94 	.word	0x0800dc94
 800135c:	0800db4c 	.word	0x0800db4c
 8001360:	0800dc98 	.word	0x0800dc98
 8001364:	0800db50 	.word	0x0800db50
 8001368:	0800dc9c 	.word	0x0800dc9c
 800136c:	0800dca0 	.word	0x0800dca0
 8001370:	0800dca4 	.word	0x0800dca4
 8001374:	0800dca8 	.word	0x0800dca8
 8001378:	0800dcac 	.word	0x0800dcac
 800137c:	0800dcb0 	.word	0x0800dcb0
 8001380:	0800dcb4 	.word	0x0800dcb4
 8001384:	0800dcb8 	.word	0x0800dcb8
 8001388:	0800dcbc 	.word	0x0800dcbc
 800138c:	0800dcc0 	.word	0x0800dcc0
 8001390:	0800dcc4 	.word	0x0800dcc4
 8001394:	0800dcc8 	.word	0x0800dcc8
 8001398:	0800dccc 	.word	0x0800dccc
 800139c:	0800dcd0 	.word	0x0800dcd0
 80013a0:	0800dcd4 	.word	0x0800dcd4
 80013a4:	0800dcd8 	.word	0x0800dcd8
 80013a8:	0800dcdc 	.word	0x0800dcdc
 80013ac:	0800db7c 	.word	0x0800db7c
 80013b0:	0800dce0 	.word	0x0800dce0
 80013b4:	0800dce4 	.word	0x0800dce4
 80013b8:	0800dce8 	.word	0x0800dce8
 80013bc:	0800dcec 	.word	0x0800dcec
 80013c0:	0800dcf0 	.word	0x0800dcf0
 80013c4:	0800dcf4 	.word	0x0800dcf4
 80013c8:	0800dcf8 	.word	0x0800dcf8
 80013cc:	0800dcfc 	.word	0x0800dcfc
 80013d0:	0800dd00 	.word	0x0800dd00
 80013d4:	0800db80 	.word	0x0800db80
 80013d8:	0800db84 	.word	0x0800db84
 80013dc:	0800dd04 	.word	0x0800dd04
 80013e0:	0800db8c 	.word	0x0800db8c
 80013e4:	0800dd08 	.word	0x0800dd08
 80013e8:	0800db9c 	.word	0x0800db9c
 80013ec:	0800dd0c 	.word	0x0800dd0c
 80013f0:	0800dbac 	.word	0x0800dbac
 80013f4:	0800dd10 	.word	0x0800dd10
 80013f8:	0800dd48 	.word	0x0800dd48
 80013fc:	0800dbb8 	.word	0x0800dbb8
 8001400:	0800dd14 	.word	0x0800dd14
 8001404:	0800dbc4 	.word	0x0800dbc4
 8001408:	0800dbd4 	.word	0x0800dbd4
 800140c:	0800dbe4 	.word	0x0800dbe4
 8001410:	0800dbf0 	.word	0x0800dbf0
 8001414:	0800dc00 	.word	0x0800dc00
 8001418:	0800dd18 	.word	0x0800dd18
 800141c:	0800dc10 	.word	0x0800dc10
 8001420:	0800dd1c 	.word	0x0800dd1c
 8001424:	0800dc1c 	.word	0x0800dc1c
 8001428:	0800dc28 	.word	0x0800dc28
 800142c:	0800dc34 	.word	0x0800dc34
 8001430:	0800dc44 	.word	0x0800dc44
 8001434:	0800dc54 	.word	0x0800dc54
 8001438:	0800dc60 	.word	0x0800dc60
 800143c:	0800dc70 	.word	0x0800dc70
 8001440:	0800dd4c 	.word	0x0800dd4c
 8001444:	0800dd50 	.word	0x0800dd50
 8001448:	0800dd54 	.word	0x0800dd54
 800144c:	0800dd58 	.word	0x0800dd58
 8001450:	0800dd5c 	.word	0x0800dd5c
 8001454:	0800dc80 	.word	0x0800dc80
 8001458:	0800db54 	.word	0x0800db54
 800145c:	0800db68 	.word	0x0800db68
 8001460:	0800dd20 	.word	0x0800dd20
 8001464:	0800dd24 	.word	0x0800dd24
 8001468:	0800dd28 	.word	0x0800dd28
  default :
    break;
 800146c:	bf00      	nop
  }

  /* Send command to configure display in landscape orientation mode. By default
      the orientation mode is portrait  */
  if(orientation == OTM8009A_ORIENTATION_LANDSCAPE)
 800146e:	683b      	ldr	r3, [r7, #0]
 8001470:	2b01      	cmp	r3, #1
 8001472:	d10b      	bne.n	800148c <OTM8009A_Init+0x444>
  {
    DSI_IO_WriteCmd(0, (uint8_t *)ShortRegData39);
 8001474:	4916      	ldr	r1, [pc, #88]	; (80014d0 <OTM8009A_Init+0x488>)
 8001476:	2000      	movs	r0, #0
 8001478:	f000 fcae 	bl	8001dd8 <DSI_IO_WriteCmd>
    DSI_IO_WriteCmd( 4, (uint8_t *)lcdRegData27);
 800147c:	4915      	ldr	r1, [pc, #84]	; (80014d4 <OTM8009A_Init+0x48c>)
 800147e:	2004      	movs	r0, #4
 8001480:	f000 fcaa 	bl	8001dd8 <DSI_IO_WriteCmd>
    DSI_IO_WriteCmd( 4, (uint8_t *)lcdRegData28);
 8001484:	4914      	ldr	r1, [pc, #80]	; (80014d8 <OTM8009A_Init+0x490>)
 8001486:	2004      	movs	r0, #4
 8001488:	f000 fca6 	bl	8001dd8 <DSI_IO_WriteCmd>
  }

  /** CABC : Content Adaptive Backlight Control section start >> */
  /* Note : defaut is 0 (lowest Brightness), 0xFF is highest Brightness, try 0x7F : intermediate value */
  DSI_IO_WriteCmd(0, (uint8_t *)ShortRegData40);
 800148c:	4913      	ldr	r1, [pc, #76]	; (80014dc <OTM8009A_Init+0x494>)
 800148e:	2000      	movs	r0, #0
 8001490:	f000 fca2 	bl	8001dd8 <DSI_IO_WriteCmd>

  /* defaut is 0, try 0x2C - Brightness Control Block, Display Dimming & BackLight on */
  DSI_IO_WriteCmd(0, (uint8_t *)ShortRegData41);
 8001494:	4912      	ldr	r1, [pc, #72]	; (80014e0 <OTM8009A_Init+0x498>)
 8001496:	2000      	movs	r0, #0
 8001498:	f000 fc9e 	bl	8001dd8 <DSI_IO_WriteCmd>

  /* defaut is 0, try 0x02 - image Content based Adaptive Brightness [Still Picture] */
  DSI_IO_WriteCmd(0, (uint8_t *)ShortRegData42);
 800149c:	4911      	ldr	r1, [pc, #68]	; (80014e4 <OTM8009A_Init+0x49c>)
 800149e:	2000      	movs	r0, #0
 80014a0:	f000 fc9a 	bl	8001dd8 <DSI_IO_WriteCmd>

  /* defaut is 0 (lowest Brightness), 0xFF is highest Brightness */
  DSI_IO_WriteCmd(0, (uint8_t *)ShortRegData43);
 80014a4:	4910      	ldr	r1, [pc, #64]	; (80014e8 <OTM8009A_Init+0x4a0>)
 80014a6:	2000      	movs	r0, #0
 80014a8:	f000 fc96 	bl	8001dd8 <DSI_IO_WriteCmd>

  /** CABC : Content Adaptive Backlight Control section end << */

  /* Send Command Display On */
  DSI_IO_WriteCmd(0, (uint8_t *)ShortRegData44);
 80014ac:	490f      	ldr	r1, [pc, #60]	; (80014ec <OTM8009A_Init+0x4a4>)
 80014ae:	2000      	movs	r0, #0
 80014b0:	f000 fc92 	bl	8001dd8 <DSI_IO_WriteCmd>

  /* NOP command */
  DSI_IO_WriteCmd(0, (uint8_t *)ShortRegData1);
 80014b4:	490e      	ldr	r1, [pc, #56]	; (80014f0 <OTM8009A_Init+0x4a8>)
 80014b6:	2000      	movs	r0, #0
 80014b8:	f000 fc8e 	bl	8001dd8 <DSI_IO_WriteCmd>

  /* Send Command GRAM memory write (no parameters) : this initiates frame write via other DSI commands sent by */
  /* DSI host from LTDC incoming pixels in video mode */
  DSI_IO_WriteCmd(0, (uint8_t *)ShortRegData45);
 80014bc:	490d      	ldr	r1, [pc, #52]	; (80014f4 <OTM8009A_Init+0x4ac>)
 80014be:	2000      	movs	r0, #0
 80014c0:	f000 fc8a 	bl	8001dd8 <DSI_IO_WriteCmd>

  return 0;
 80014c4:	2300      	movs	r3, #0
}
 80014c6:	4618      	mov	r0, r3
 80014c8:	3708      	adds	r7, #8
 80014ca:	46bd      	mov	sp, r7
 80014cc:	bd80      	pop	{r7, pc}
 80014ce:	bf00      	nop
 80014d0:	0800dd2c 	.word	0x0800dd2c
 80014d4:	0800dc84 	.word	0x0800dc84
 80014d8:	0800dc8c 	.word	0x0800dc8c
 80014dc:	0800dd30 	.word	0x0800dd30
 80014e0:	0800dd34 	.word	0x0800dd34
 80014e4:	0800dd38 	.word	0x0800dd38
 80014e8:	0800dd3c 	.word	0x0800dd3c
 80014ec:	0800dd40 	.word	0x0800dd40
 80014f0:	0800dc94 	.word	0x0800dc94
 80014f4:	0800dd44 	.word	0x0800dd44

080014f8 <OTM8009A_IO_Delay>:
/**
  * @brief  OTM8009A delay
  * @param  Delay: Delay in ms
  */
void OTM8009A_IO_Delay(uint32_t Delay)
{
 80014f8:	b580      	push	{r7, lr}
 80014fa:	b082      	sub	sp, #8
 80014fc:	af00      	add	r7, sp, #0
 80014fe:	6078      	str	r0, [r7, #4]
  HAL_Delay(Delay);
 8001500:	6878      	ldr	r0, [r7, #4]
 8001502:	f001 fa59 	bl	80029b8 <HAL_Delay>
}
 8001506:	bf00      	nop
 8001508:	3708      	adds	r7, #8
 800150a:	46bd      	mov	sp, r7
 800150c:	bd80      	pop	{r7, pc}

0800150e <BSP_LCD_Init>:
/**
  * @brief  Initializes the DSI LCD.
  * @retval LCD state
  */
uint8_t BSP_LCD_Init(void)
{
 800150e:	b580      	push	{r7, lr}
 8001510:	af00      	add	r7, sp, #0
  return (BSP_LCD_InitEx(LCD_ORIENTATION_LANDSCAPE));
 8001512:	2001      	movs	r0, #1
 8001514:	f000 f804 	bl	8001520 <BSP_LCD_InitEx>
 8001518:	4603      	mov	r3, r0
}
 800151a:	4618      	mov	r0, r3
 800151c:	bd80      	pop	{r7, pc}
	...

08001520 <BSP_LCD_InitEx>:
  *     - OTM8009A LCD Display IC Driver ititialization
  * @param  orientation: LCD orientation, can be LCD_ORIENTATION_PORTRAIT or LCD_ORIENTATION_LANDSCAPE
  * @retval LCD state
  */
uint8_t BSP_LCD_InitEx(LCD_OrientationTypeDef orientation)
{
 8001520:	b580      	push	{r7, lr}
 8001522:	b090      	sub	sp, #64	; 0x40
 8001524:	af00      	add	r7, sp, #0
 8001526:	4603      	mov	r3, r0
 8001528:	71fb      	strb	r3, [r7, #7]
  DSI_PLLInitTypeDef dsiPllInit;
  static RCC_PeriphCLKInitTypeDef  PeriphClkInitStruct;
  uint32_t LcdClock  = 27429; /*!< LcdClk = 27429 kHz */
 800152a:	f646 3325 	movw	r3, #27429	; 0x6b25
 800152e:	63fb      	str	r3, [r7, #60]	; 0x3c
  uint16_t read_id = 0;
 8001530:	2300      	movs	r3, #0
 8001532:	877b      	strh	r3, [r7, #58]	; 0x3a

  uint32_t laneByteClk_kHz = 0;
 8001534:	2300      	movs	r3, #0
 8001536:	637b      	str	r3, [r7, #52]	; 0x34
  uint32_t                   HFP; /*!< Horizontal Front Porch time in units of lcdClk */
  uint32_t                   HACT; /*!< Horizontal Active time in units of lcdClk = imageSize X in pixels to display */

  /* Toggle Hardware Reset of the DSI LCD using
  * its XRES signal (active low) */
  BSP_LCD_Reset();
 8001538:	f000 f936 	bl	80017a8 <BSP_LCD_Reset>

  /* Check the connected monitor */
  read_id = LCD_IO_GetID();
 800153c:	f000 fc76 	bl	8001e2c <LCD_IO_GetID>
 8001540:	4603      	mov	r3, r0
 8001542:	877b      	strh	r3, [r7, #58]	; 0x3a
  else if(read_id != LCD_DSI_ID)
  {
    return LCD_ERROR;  
  }
#else
  if(read_id != LCD_DSI_ID)
 8001544:	8f7b      	ldrh	r3, [r7, #58]	; 0x3a
 8001546:	2b11      	cmp	r3, #17
 8001548:	d001      	beq.n	800154e <BSP_LCD_InitEx+0x2e>
  {
    return LCD_ERROR;  
 800154a:	2301      	movs	r3, #1
 800154c:	e113      	b.n	8001776 <BSP_LCD_InitEx+0x256>
  * This will set IP blocks LTDC, DSI and DMA2D
  * - out of reset
  * - clocked
  * - NVIC IRQ related to IP blocks enabled
  */
  BSP_LCD_MspInit();
 800154e:	f000 fc75 	bl	8001e3c <BSP_LCD_MspInit>

/*************************DSI Initialization***********************************/  

  /* Base address of DSI Host/Wrapper registers to be set before calling De-Init */
  hdsi_discovery.Instance = DSI;
 8001552:	4b8b      	ldr	r3, [pc, #556]	; (8001780 <BSP_LCD_InitEx+0x260>)
 8001554:	4a8b      	ldr	r2, [pc, #556]	; (8001784 <BSP_LCD_InitEx+0x264>)
 8001556:	601a      	str	r2, [r3, #0]

  HAL_DSI_DeInit(&(hdsi_discovery));
 8001558:	4889      	ldr	r0, [pc, #548]	; (8001780 <BSP_LCD_InitEx+0x260>)
 800155a:	f002 f9b1 	bl	80038c0 <HAL_DSI_DeInit>

  dsiPllInit.PLLNDIV  = 100;
 800155e:	2364      	movs	r3, #100	; 0x64
 8001560:	60bb      	str	r3, [r7, #8]
  dsiPllInit.PLLIDF   = DSI_PLL_IN_DIV5;
 8001562:	2305      	movs	r3, #5
 8001564:	60fb      	str	r3, [r7, #12]
  dsiPllInit.PLLODF  = DSI_PLL_OUT_DIV1;
 8001566:	2300      	movs	r3, #0
 8001568:	613b      	str	r3, [r7, #16]
  laneByteClk_kHz = 62500; /* 500 MHz / 8 = 62.5 MHz = 62500 kHz */
 800156a:	f24f 4324 	movw	r3, #62500	; 0xf424
 800156e:	637b      	str	r3, [r7, #52]	; 0x34

  /* Set number of Lanes */
  hdsi_discovery.Init.NumberOfLanes = DSI_TWO_DATA_LANES;
 8001570:	4b83      	ldr	r3, [pc, #524]	; (8001780 <BSP_LCD_InitEx+0x260>)
 8001572:	2201      	movs	r2, #1
 8001574:	60da      	str	r2, [r3, #12]

  /* TXEscapeCkdiv = f(LaneByteClk)/15.62 = 4 */
  hdsi_discovery.Init.TXEscapeCkdiv = laneByteClk_kHz/15620; 
 8001576:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001578:	089b      	lsrs	r3, r3, #2
 800157a:	4a83      	ldr	r2, [pc, #524]	; (8001788 <BSP_LCD_InitEx+0x268>)
 800157c:	fba2 2303 	umull	r2, r3, r2, r3
 8001580:	0a9b      	lsrs	r3, r3, #10
 8001582:	4a7f      	ldr	r2, [pc, #508]	; (8001780 <BSP_LCD_InitEx+0x260>)
 8001584:	6093      	str	r3, [r2, #8]

  HAL_DSI_Init(&(hdsi_discovery), &(dsiPllInit));
 8001586:	f107 0308 	add.w	r3, r7, #8
 800158a:	4619      	mov	r1, r3
 800158c:	487c      	ldr	r0, [pc, #496]	; (8001780 <BSP_LCD_InitEx+0x260>)
 800158e:	f002 f87d 	bl	800368c <HAL_DSI_Init>

  /* Timing parameters for all Video modes
  * Set Timing parameters of LTDC depending on its chosen orientation
  */
  if(orientation == LCD_ORIENTATION_PORTRAIT)
 8001592:	79fb      	ldrb	r3, [r7, #7]
 8001594:	2b00      	cmp	r3, #0
 8001596:	d108      	bne.n	80015aa <BSP_LCD_InitEx+0x8a>
  {
    lcd_x_size = OTM8009A_480X800_WIDTH;  /* 480 */
 8001598:	4b7c      	ldr	r3, [pc, #496]	; (800178c <BSP_LCD_InitEx+0x26c>)
 800159a:	f44f 72f0 	mov.w	r2, #480	; 0x1e0
 800159e:	601a      	str	r2, [r3, #0]
    lcd_y_size = OTM8009A_480X800_HEIGHT; /* 800 */                                
 80015a0:	4b7b      	ldr	r3, [pc, #492]	; (8001790 <BSP_LCD_InitEx+0x270>)
 80015a2:	f44f 7248 	mov.w	r2, #800	; 0x320
 80015a6:	601a      	str	r2, [r3, #0]
 80015a8:	e007      	b.n	80015ba <BSP_LCD_InitEx+0x9a>
  }
  else
  {
    /* lcd_orientation == LCD_ORIENTATION_LANDSCAPE */
    lcd_x_size = OTM8009A_800X480_WIDTH;  /* 800 */
 80015aa:	4b78      	ldr	r3, [pc, #480]	; (800178c <BSP_LCD_InitEx+0x26c>)
 80015ac:	f44f 7248 	mov.w	r2, #800	; 0x320
 80015b0:	601a      	str	r2, [r3, #0]
    lcd_y_size = OTM8009A_800X480_HEIGHT; /* 480 */                                
 80015b2:	4b77      	ldr	r3, [pc, #476]	; (8001790 <BSP_LCD_InitEx+0x270>)
 80015b4:	f44f 72f0 	mov.w	r2, #480	; 0x1e0
 80015b8:	601a      	str	r2, [r3, #0]
  }

  HACT = lcd_x_size;
 80015ba:	4b74      	ldr	r3, [pc, #464]	; (800178c <BSP_LCD_InitEx+0x26c>)
 80015bc:	681b      	ldr	r3, [r3, #0]
 80015be:	633b      	str	r3, [r7, #48]	; 0x30
  VACT = lcd_y_size;
 80015c0:	4b73      	ldr	r3, [pc, #460]	; (8001790 <BSP_LCD_InitEx+0x270>)
 80015c2:	681b      	ldr	r3, [r3, #0]
 80015c4:	62fb      	str	r3, [r7, #44]	; 0x2c

  /* The following values are same for portrait and landscape orientations */
  VSA  = OTM8009A_480X800_VSYNC;        /* 12  */
 80015c6:	2301      	movs	r3, #1
 80015c8:	62bb      	str	r3, [r7, #40]	; 0x28
  VBP  = OTM8009A_480X800_VBP;          /* 12  */
 80015ca:	230f      	movs	r3, #15
 80015cc:	627b      	str	r3, [r7, #36]	; 0x24
  VFP  = OTM8009A_480X800_VFP;          /* 12  */
 80015ce:	2310      	movs	r3, #16
 80015d0:	623b      	str	r3, [r7, #32]
  HSA  = OTM8009A_480X800_HSYNC;        /* 63  */
 80015d2:	2302      	movs	r3, #2
 80015d4:	61fb      	str	r3, [r7, #28]
  HBP  = OTM8009A_480X800_HBP;          /* 120 */
 80015d6:	2322      	movs	r3, #34	; 0x22
 80015d8:	61bb      	str	r3, [r7, #24]
  HFP  = OTM8009A_480X800_HFP;          /* 120 */   
 80015da:	2322      	movs	r3, #34	; 0x22
 80015dc:	617b      	str	r3, [r7, #20]

  hdsivideo_handle.VirtualChannelID = LCD_OTM8009A_ID;
 80015de:	4b6d      	ldr	r3, [pc, #436]	; (8001794 <BSP_LCD_InitEx+0x274>)
 80015e0:	2200      	movs	r2, #0
 80015e2:	601a      	str	r2, [r3, #0]
  hdsivideo_handle.ColorCoding = LCD_DSI_PIXEL_DATA_FMT_RBG888;
 80015e4:	4b6b      	ldr	r3, [pc, #428]	; (8001794 <BSP_LCD_InitEx+0x274>)
 80015e6:	2205      	movs	r2, #5
 80015e8:	605a      	str	r2, [r3, #4]
  hdsivideo_handle.VSPolarity = DSI_VSYNC_ACTIVE_HIGH;
 80015ea:	4b6a      	ldr	r3, [pc, #424]	; (8001794 <BSP_LCD_InitEx+0x274>)
 80015ec:	2200      	movs	r2, #0
 80015ee:	621a      	str	r2, [r3, #32]
  hdsivideo_handle.HSPolarity = DSI_HSYNC_ACTIVE_HIGH;
 80015f0:	4b68      	ldr	r3, [pc, #416]	; (8001794 <BSP_LCD_InitEx+0x274>)
 80015f2:	2200      	movs	r2, #0
 80015f4:	61da      	str	r2, [r3, #28]
  hdsivideo_handle.DEPolarity = DSI_DATA_ENABLE_ACTIVE_HIGH;  
 80015f6:	4b67      	ldr	r3, [pc, #412]	; (8001794 <BSP_LCD_InitEx+0x274>)
 80015f8:	2200      	movs	r2, #0
 80015fa:	625a      	str	r2, [r3, #36]	; 0x24
  hdsivideo_handle.Mode = DSI_VID_MODE_BURST; /* Mode Video burst ie : one LgP per line */
 80015fc:	4b65      	ldr	r3, [pc, #404]	; (8001794 <BSP_LCD_InitEx+0x274>)
 80015fe:	2202      	movs	r2, #2
 8001600:	60da      	str	r2, [r3, #12]
  hdsivideo_handle.NullPacketSize = 0xFFF;
 8001602:	4b64      	ldr	r3, [pc, #400]	; (8001794 <BSP_LCD_InitEx+0x274>)
 8001604:	f640 72ff 	movw	r2, #4095	; 0xfff
 8001608:	619a      	str	r2, [r3, #24]
  hdsivideo_handle.NumberOfChunks = 0;
 800160a:	4b62      	ldr	r3, [pc, #392]	; (8001794 <BSP_LCD_InitEx+0x274>)
 800160c:	2200      	movs	r2, #0
 800160e:	615a      	str	r2, [r3, #20]
  hdsivideo_handle.PacketSize                = HACT; /* Value depending on display orientation choice portrait/landscape */ 
 8001610:	4a60      	ldr	r2, [pc, #384]	; (8001794 <BSP_LCD_InitEx+0x274>)
 8001612:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001614:	6113      	str	r3, [r2, #16]
  hdsivideo_handle.HorizontalSyncActive      = (HSA * laneByteClk_kHz)/LcdClock;
 8001616:	69fb      	ldr	r3, [r7, #28]
 8001618:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800161a:	fb02 f203 	mul.w	r2, r2, r3
 800161e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8001620:	fbb2 f3f3 	udiv	r3, r2, r3
 8001624:	4a5b      	ldr	r2, [pc, #364]	; (8001794 <BSP_LCD_InitEx+0x274>)
 8001626:	6293      	str	r3, [r2, #40]	; 0x28
  hdsivideo_handle.HorizontalBackPorch       = (HBP * laneByteClk_kHz)/LcdClock;
 8001628:	69bb      	ldr	r3, [r7, #24]
 800162a:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800162c:	fb02 f203 	mul.w	r2, r2, r3
 8001630:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8001632:	fbb2 f3f3 	udiv	r3, r2, r3
 8001636:	4a57      	ldr	r2, [pc, #348]	; (8001794 <BSP_LCD_InitEx+0x274>)
 8001638:	62d3      	str	r3, [r2, #44]	; 0x2c
  hdsivideo_handle.HorizontalLine            = ((HACT + HSA + HBP + HFP) * laneByteClk_kHz)/LcdClock; /* Value depending on display orientation choice portrait/landscape */
 800163a:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800163c:	69fb      	ldr	r3, [r7, #28]
 800163e:	441a      	add	r2, r3
 8001640:	69bb      	ldr	r3, [r7, #24]
 8001642:	441a      	add	r2, r3
 8001644:	697b      	ldr	r3, [r7, #20]
 8001646:	4413      	add	r3, r2
 8001648:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800164a:	fb02 f203 	mul.w	r2, r2, r3
 800164e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8001650:	fbb2 f3f3 	udiv	r3, r2, r3
 8001654:	4a4f      	ldr	r2, [pc, #316]	; (8001794 <BSP_LCD_InitEx+0x274>)
 8001656:	6313      	str	r3, [r2, #48]	; 0x30
  hdsivideo_handle.VerticalSyncActive        = VSA;
 8001658:	4a4e      	ldr	r2, [pc, #312]	; (8001794 <BSP_LCD_InitEx+0x274>)
 800165a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800165c:	6353      	str	r3, [r2, #52]	; 0x34
  hdsivideo_handle.VerticalBackPorch         = VBP;
 800165e:	4a4d      	ldr	r2, [pc, #308]	; (8001794 <BSP_LCD_InitEx+0x274>)
 8001660:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001662:	6393      	str	r3, [r2, #56]	; 0x38
  hdsivideo_handle.VerticalFrontPorch        = VFP;
 8001664:	4a4b      	ldr	r2, [pc, #300]	; (8001794 <BSP_LCD_InitEx+0x274>)
 8001666:	6a3b      	ldr	r3, [r7, #32]
 8001668:	63d3      	str	r3, [r2, #60]	; 0x3c
  hdsivideo_handle.VerticalActive            = VACT; /* Value depending on display orientation choice portrait/landscape */
 800166a:	4a4a      	ldr	r2, [pc, #296]	; (8001794 <BSP_LCD_InitEx+0x274>)
 800166c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800166e:	6413      	str	r3, [r2, #64]	; 0x40

  /* Enable or disable sending LP command while streaming is active in video mode */
  hdsivideo_handle.LPCommandEnable = DSI_LP_COMMAND_ENABLE; /* Enable sending commands in mode LP (Low Power) */
 8001670:	4b48      	ldr	r3, [pc, #288]	; (8001794 <BSP_LCD_InitEx+0x274>)
 8001672:	f44f 4200 	mov.w	r2, #32768	; 0x8000
 8001676:	645a      	str	r2, [r3, #68]	; 0x44

  /* Largest packet size possible to transmit in LP mode in VSA, VBP, VFP regions */
  /* Only useful when sending LP packets is allowed while streaming is active in video mode */
  hdsivideo_handle.LPLargestPacketSize = 16;
 8001678:	4b46      	ldr	r3, [pc, #280]	; (8001794 <BSP_LCD_InitEx+0x274>)
 800167a:	2210      	movs	r2, #16
 800167c:	649a      	str	r2, [r3, #72]	; 0x48

  /* Largest packet size possible to transmit in LP mode in HFP region during VACT period */
  /* Only useful when sending LP packets is allowed while streaming is active in video mode */
  hdsivideo_handle.LPVACTLargestPacketSize = 0;
 800167e:	4b45      	ldr	r3, [pc, #276]	; (8001794 <BSP_LCD_InitEx+0x274>)
 8001680:	2200      	movs	r2, #0
 8001682:	64da      	str	r2, [r3, #76]	; 0x4c

  /* Specify for each region of the video frame, if the transmission of command in LP mode is allowed in this region */
  /* while streaming is active in video mode                                                                         */
  hdsivideo_handle.LPHorizontalFrontPorchEnable = DSI_LP_HFP_ENABLE;   /* Allow sending LP commands during HFP period */
 8001684:	4b43      	ldr	r3, [pc, #268]	; (8001794 <BSP_LCD_InitEx+0x274>)
 8001686:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 800168a:	651a      	str	r2, [r3, #80]	; 0x50
  hdsivideo_handle.LPHorizontalBackPorchEnable  = DSI_LP_HBP_ENABLE;   /* Allow sending LP commands during HBP period */
 800168c:	4b41      	ldr	r3, [pc, #260]	; (8001794 <BSP_LCD_InitEx+0x274>)
 800168e:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8001692:	655a      	str	r2, [r3, #84]	; 0x54
  hdsivideo_handle.LPVerticalActiveEnable = DSI_LP_VACT_ENABLE;  /* Allow sending LP commands during VACT period */
 8001694:	4b3f      	ldr	r3, [pc, #252]	; (8001794 <BSP_LCD_InitEx+0x274>)
 8001696:	f44f 6200 	mov.w	r2, #2048	; 0x800
 800169a:	659a      	str	r2, [r3, #88]	; 0x58
  hdsivideo_handle.LPVerticalFrontPorchEnable = DSI_LP_VFP_ENABLE;   /* Allow sending LP commands during VFP period */
 800169c:	4b3d      	ldr	r3, [pc, #244]	; (8001794 <BSP_LCD_InitEx+0x274>)
 800169e:	f44f 6280 	mov.w	r2, #1024	; 0x400
 80016a2:	65da      	str	r2, [r3, #92]	; 0x5c
  hdsivideo_handle.LPVerticalBackPorchEnable = DSI_LP_VBP_ENABLE;   /* Allow sending LP commands during VBP period */
 80016a4:	4b3b      	ldr	r3, [pc, #236]	; (8001794 <BSP_LCD_InitEx+0x274>)
 80016a6:	f44f 7200 	mov.w	r2, #512	; 0x200
 80016aa:	661a      	str	r2, [r3, #96]	; 0x60
  hdsivideo_handle.LPVerticalSyncActiveEnable = DSI_LP_VSYNC_ENABLE; /* Allow sending LP commands during VSync = VSA period */
 80016ac:	4b39      	ldr	r3, [pc, #228]	; (8001794 <BSP_LCD_InitEx+0x274>)
 80016ae:	f44f 7280 	mov.w	r2, #256	; 0x100
 80016b2:	665a      	str	r2, [r3, #100]	; 0x64

  /* Configure DSI Video mode timings with settings set above */
  HAL_DSI_ConfigVideoMode(&(hdsi_discovery), &(hdsivideo_handle));
 80016b4:	4937      	ldr	r1, [pc, #220]	; (8001794 <BSP_LCD_InitEx+0x274>)
 80016b6:	4832      	ldr	r0, [pc, #200]	; (8001780 <BSP_LCD_InitEx+0x260>)
 80016b8:	f002 f98a 	bl	80039d0 <HAL_DSI_ConfigVideoMode>
  
  
/************************LTDC Initialization***********************************/  

  /* Timing Configuration */    
  hltdc_discovery.Init.HorizontalSync = (HSA - 1);
 80016bc:	69fb      	ldr	r3, [r7, #28]
 80016be:	3b01      	subs	r3, #1
 80016c0:	4a35      	ldr	r2, [pc, #212]	; (8001798 <BSP_LCD_InitEx+0x278>)
 80016c2:	6153      	str	r3, [r2, #20]
  hltdc_discovery.Init.AccumulatedHBP = (HSA + HBP - 1);
 80016c4:	69fa      	ldr	r2, [r7, #28]
 80016c6:	69bb      	ldr	r3, [r7, #24]
 80016c8:	4413      	add	r3, r2
 80016ca:	3b01      	subs	r3, #1
 80016cc:	4a32      	ldr	r2, [pc, #200]	; (8001798 <BSP_LCD_InitEx+0x278>)
 80016ce:	61d3      	str	r3, [r2, #28]
  hltdc_discovery.Init.AccumulatedActiveW = (lcd_x_size + HSA + HBP - 1);
 80016d0:	4b2e      	ldr	r3, [pc, #184]	; (800178c <BSP_LCD_InitEx+0x26c>)
 80016d2:	681a      	ldr	r2, [r3, #0]
 80016d4:	69fb      	ldr	r3, [r7, #28]
 80016d6:	441a      	add	r2, r3
 80016d8:	69bb      	ldr	r3, [r7, #24]
 80016da:	4413      	add	r3, r2
 80016dc:	3b01      	subs	r3, #1
 80016de:	4a2e      	ldr	r2, [pc, #184]	; (8001798 <BSP_LCD_InitEx+0x278>)
 80016e0:	6253      	str	r3, [r2, #36]	; 0x24
  hltdc_discovery.Init.TotalWidth = (lcd_x_size + HSA + HBP + HFP - 1);
 80016e2:	4b2a      	ldr	r3, [pc, #168]	; (800178c <BSP_LCD_InitEx+0x26c>)
 80016e4:	681a      	ldr	r2, [r3, #0]
 80016e6:	69fb      	ldr	r3, [r7, #28]
 80016e8:	441a      	add	r2, r3
 80016ea:	69bb      	ldr	r3, [r7, #24]
 80016ec:	441a      	add	r2, r3
 80016ee:	697b      	ldr	r3, [r7, #20]
 80016f0:	4413      	add	r3, r2
 80016f2:	3b01      	subs	r3, #1
 80016f4:	4a28      	ldr	r2, [pc, #160]	; (8001798 <BSP_LCD_InitEx+0x278>)
 80016f6:	62d3      	str	r3, [r2, #44]	; 0x2c

  /* Initialize the LCD pixel width and pixel height */
  hltdc_discovery.LayerCfg->ImageWidth  = lcd_x_size;
 80016f8:	4b24      	ldr	r3, [pc, #144]	; (800178c <BSP_LCD_InitEx+0x26c>)
 80016fa:	681b      	ldr	r3, [r3, #0]
 80016fc:	4a26      	ldr	r2, [pc, #152]	; (8001798 <BSP_LCD_InitEx+0x278>)
 80016fe:	6613      	str	r3, [r2, #96]	; 0x60
  hltdc_discovery.LayerCfg->ImageHeight = lcd_y_size;   
 8001700:	4b23      	ldr	r3, [pc, #140]	; (8001790 <BSP_LCD_InitEx+0x270>)
 8001702:	681b      	ldr	r3, [r3, #0]
 8001704:	4a24      	ldr	r2, [pc, #144]	; (8001798 <BSP_LCD_InitEx+0x278>)
 8001706:	6653      	str	r3, [r2, #100]	; 0x64
    * PLLSAI_VCO Input = HSE_VALUE/PLL_M = 1 Mhz 
    * PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN = 384 Mhz 
    * PLLLCDCLK = PLLSAI_VCO Output/PLLSAIR = 384 MHz / 7 = 54.85 MHz 
    * LTDC clock frequency = PLLLCDCLK / LTDC_PLLSAI_DIVR_2 = 54.85 MHz / 2 = 27.429 MHz 
    */
  PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_LTDC;
 8001708:	4b24      	ldr	r3, [pc, #144]	; (800179c <BSP_LCD_InitEx+0x27c>)
 800170a:	2208      	movs	r2, #8
 800170c:	601a      	str	r2, [r3, #0]
  PeriphClkInitStruct.PLLSAI.PLLSAIN = 384;
 800170e:	4b23      	ldr	r3, [pc, #140]	; (800179c <BSP_LCD_InitEx+0x27c>)
 8001710:	f44f 72c0 	mov.w	r2, #384	; 0x180
 8001714:	615a      	str	r2, [r3, #20]
  PeriphClkInitStruct.PLLSAI.PLLSAIR = 7;
 8001716:	4b21      	ldr	r3, [pc, #132]	; (800179c <BSP_LCD_InitEx+0x27c>)
 8001718:	2207      	movs	r2, #7
 800171a:	61da      	str	r2, [r3, #28]
  PeriphClkInitStruct.PLLSAIDivR = RCC_PLLSAIDIVR_2;
 800171c:	4b1f      	ldr	r3, [pc, #124]	; (800179c <BSP_LCD_InitEx+0x27c>)
 800171e:	2200      	movs	r2, #0
 8001720:	62da      	str	r2, [r3, #44]	; 0x2c
  HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct);
 8001722:	481e      	ldr	r0, [pc, #120]	; (800179c <BSP_LCD_InitEx+0x27c>)
 8001724:	f003 fe3e 	bl	80053a4 <HAL_RCCEx_PeriphCLKConfig>

  /* Background value */
  hltdc_discovery.Init.Backcolor.Blue = 0;
 8001728:	4b1b      	ldr	r3, [pc, #108]	; (8001798 <BSP_LCD_InitEx+0x278>)
 800172a:	2200      	movs	r2, #0
 800172c:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  hltdc_discovery.Init.Backcolor.Green = 0;
 8001730:	4b19      	ldr	r3, [pc, #100]	; (8001798 <BSP_LCD_InitEx+0x278>)
 8001732:	2200      	movs	r2, #0
 8001734:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
  hltdc_discovery.Init.Backcolor.Red = 0;
 8001738:	4b17      	ldr	r3, [pc, #92]	; (8001798 <BSP_LCD_InitEx+0x278>)
 800173a:	2200      	movs	r2, #0
 800173c:	f883 2036 	strb.w	r2, [r3, #54]	; 0x36
  hltdc_discovery.Init.PCPolarity = LTDC_PCPOLARITY_IPC;
 8001740:	4b15      	ldr	r3, [pc, #84]	; (8001798 <BSP_LCD_InitEx+0x278>)
 8001742:	2200      	movs	r2, #0
 8001744:	611a      	str	r2, [r3, #16]
  hltdc_discovery.Instance = LTDC;
 8001746:	4b14      	ldr	r3, [pc, #80]	; (8001798 <BSP_LCD_InitEx+0x278>)
 8001748:	4a15      	ldr	r2, [pc, #84]	; (80017a0 <BSP_LCD_InitEx+0x280>)
 800174a:	601a      	str	r2, [r3, #0]

  /* Get LTDC Configuration from DSI Configuration */
  HAL_LTDC_StructInitFromVideoConfig(&(hltdc_discovery), &(hdsivideo_handle));
 800174c:	4911      	ldr	r1, [pc, #68]	; (8001794 <BSP_LCD_InitEx+0x274>)
 800174e:	4812      	ldr	r0, [pc, #72]	; (8001798 <BSP_LCD_InitEx+0x278>)
 8001750:	f003 f938 	bl	80049c4 <HAL_LTDCEx_StructInitFromVideoConfig>

  /* Initialize the LTDC */  
  HAL_LTDC_Init(&hltdc_discovery);
 8001754:	4810      	ldr	r0, [pc, #64]	; (8001798 <BSP_LCD_InitEx+0x278>)
 8001756:	f002 fe4d 	bl	80043f4 <HAL_LTDC_Init>

  /* Enable the DSI host and wrapper after the LTDC initialization
     To avoid any synchronization issue, the DSI shall be started after enabling the LTDC */
  HAL_DSI_Start(&hdsi_discovery);
 800175a:	4809      	ldr	r0, [pc, #36]	; (8001780 <BSP_LCD_InitEx+0x260>)
 800175c:	f002 fb38 	bl	8003dd0 <HAL_DSI_Start>

#if !defined(DATA_IN_ExtSDRAM)
  /* Initialize the SDRAM */
  BSP_SDRAM_Init();
 8001760:	f000 ff14 	bl	800258c <BSP_SDRAM_Init>
#endif /* DATA_IN_ExtSDRAM */

  /* Initialize the font */
  BSP_LCD_SetFont(&LCD_DEFAULT_FONT);
 8001764:	480f      	ldr	r0, [pc, #60]	; (80017a4 <BSP_LCD_InitEx+0x284>)
 8001766:	f000 f909 	bl	800197c <BSP_LCD_SetFont>
/***********************OTM8009A Initialization********************************/ 

  /* Initialize the OTM8009A LCD Display IC Driver (KoD LCD IC Driver)
  *  depending on configuration set in 'hdsivideo_handle'.
  */
  OTM8009A_Init(OTM8009A_FORMAT_RGB888, orientation);
 800176a:	79fb      	ldrb	r3, [r7, #7]
 800176c:	4619      	mov	r1, r3
 800176e:	2000      	movs	r0, #0
 8001770:	f7ff fc6a 	bl	8001048 <OTM8009A_Init>

/***********************End OTM8009A Initialization****************************/ 

  return LCD_OK; 
 8001774:	2300      	movs	r3, #0
}
 8001776:	4618      	mov	r0, r3
 8001778:	3740      	adds	r7, #64	; 0x40
 800177a:	46bd      	mov	sp, r7
 800177c:	bd80      	pop	{r7, pc}
 800177e:	bf00      	nop
 8001780:	20005708 	.word	0x20005708
 8001784:	40016c00 	.word	0x40016c00
 8001788:	43215e57 	.word	0x43215e57
 800178c:	2000000c 	.word	0x2000000c
 8001790:	20000010 	.word	0x20000010
 8001794:	200000bc 	.word	0x200000bc
 8001798:	20005660 	.word	0x20005660
 800179c:	20000144 	.word	0x20000144
 80017a0:	40016800 	.word	0x40016800
 80017a4:	20000004 	.word	0x20000004

080017a8 <BSP_LCD_Reset>:
  * @brief  BSP LCD Reset
  *         Hw reset the LCD DSI activating its XRES signal (active low for some time)
  *         and desactivating it later.
  */
void BSP_LCD_Reset(void)
{
 80017a8:	b580      	push	{r7, lr}
 80017aa:	b086      	sub	sp, #24
 80017ac:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef  gpio_init_structure;

  __HAL_RCC_GPIOJ_CLK_ENABLE();
 80017ae:	4b18      	ldr	r3, [pc, #96]	; (8001810 <BSP_LCD_Reset+0x68>)
 80017b0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80017b2:	4a17      	ldr	r2, [pc, #92]	; (8001810 <BSP_LCD_Reset+0x68>)
 80017b4:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80017b8:	6313      	str	r3, [r2, #48]	; 0x30
 80017ba:	4b15      	ldr	r3, [pc, #84]	; (8001810 <BSP_LCD_Reset+0x68>)
 80017bc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80017be:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80017c2:	603b      	str	r3, [r7, #0]
 80017c4:	683b      	ldr	r3, [r7, #0]

    /* Configure the GPIO on PJ15 */
    gpio_init_structure.Pin   = GPIO_PIN_15;
 80017c6:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80017ca:	607b      	str	r3, [r7, #4]
    gpio_init_structure.Mode  = GPIO_MODE_OUTPUT_PP;
 80017cc:	2301      	movs	r3, #1
 80017ce:	60bb      	str	r3, [r7, #8]
    gpio_init_structure.Pull  = GPIO_PULLUP;
 80017d0:	2301      	movs	r3, #1
 80017d2:	60fb      	str	r3, [r7, #12]
    gpio_init_structure.Speed = GPIO_SPEED_HIGH;
 80017d4:	2303      	movs	r3, #3
 80017d6:	613b      	str	r3, [r7, #16]

    HAL_GPIO_Init(GPIOJ, &gpio_init_structure);
 80017d8:	1d3b      	adds	r3, r7, #4
 80017da:	4619      	mov	r1, r3
 80017dc:	480d      	ldr	r0, [pc, #52]	; (8001814 <BSP_LCD_Reset+0x6c>)
 80017de:	f002 fbed 	bl	8003fbc <HAL_GPIO_Init>

    /* Activate XRES active low */
    HAL_GPIO_WritePin(GPIOJ, GPIO_PIN_15, GPIO_PIN_RESET);
 80017e2:	2200      	movs	r2, #0
 80017e4:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80017e8:	480a      	ldr	r0, [pc, #40]	; (8001814 <BSP_LCD_Reset+0x6c>)
 80017ea:	f002 fdab 	bl	8004344 <HAL_GPIO_WritePin>

    HAL_Delay(20); /* wait 20 ms */
 80017ee:	2014      	movs	r0, #20
 80017f0:	f001 f8e2 	bl	80029b8 <HAL_Delay>

    /* Desactivate XRES */
    HAL_GPIO_WritePin(GPIOJ, GPIO_PIN_15, GPIO_PIN_SET);
 80017f4:	2201      	movs	r2, #1
 80017f6:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80017fa:	4806      	ldr	r0, [pc, #24]	; (8001814 <BSP_LCD_Reset+0x6c>)
 80017fc:	f002 fda2 	bl	8004344 <HAL_GPIO_WritePin>
    
    /* Wait for 10ms after releasing XRES before sending commands */
    HAL_Delay(10);
 8001800:	200a      	movs	r0, #10
 8001802:	f001 f8d9 	bl	80029b8 <HAL_Delay>
}
 8001806:	bf00      	nop
 8001808:	3718      	adds	r7, #24
 800180a:	46bd      	mov	sp, r7
 800180c:	bd80      	pop	{r7, pc}
 800180e:	bf00      	nop
 8001810:	40023800 	.word	0x40023800
 8001814:	40022400 	.word	0x40022400

08001818 <BSP_LCD_GetXSize>:
/**
  * @brief  Gets the LCD X size.
  * @retval Used LCD X size
  */
uint32_t BSP_LCD_GetXSize(void)
{
 8001818:	b480      	push	{r7}
 800181a:	af00      	add	r7, sp, #0
  return (lcd_x_size);
 800181c:	4b03      	ldr	r3, [pc, #12]	; (800182c <BSP_LCD_GetXSize+0x14>)
 800181e:	681b      	ldr	r3, [r3, #0]
}
 8001820:	4618      	mov	r0, r3
 8001822:	46bd      	mov	sp, r7
 8001824:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001828:	4770      	bx	lr
 800182a:	bf00      	nop
 800182c:	2000000c 	.word	0x2000000c

08001830 <BSP_LCD_GetYSize>:
/**
  * @brief  Gets the LCD Y size.
  * @retval Used LCD Y size
  */
uint32_t BSP_LCD_GetYSize(void)
{
 8001830:	b480      	push	{r7}
 8001832:	af00      	add	r7, sp, #0
  return (lcd_y_size);
 8001834:	4b03      	ldr	r3, [pc, #12]	; (8001844 <BSP_LCD_GetYSize+0x14>)
 8001836:	681b      	ldr	r3, [r3, #0]
}
 8001838:	4618      	mov	r0, r3
 800183a:	46bd      	mov	sp, r7
 800183c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001840:	4770      	bx	lr
 8001842:	bf00      	nop
 8001844:	20000010 	.word	0x20000010

08001848 <BSP_LCD_LayerDefaultInit>:
  * @param  LayerIndex: Layer foreground or background
  * @param  FB_Address: Layer frame buffer
  * @retval None
  */
void BSP_LCD_LayerDefaultInit(uint16_t LayerIndex, uint32_t FB_Address)
{
 8001848:	b580      	push	{r7, lr}
 800184a:	b090      	sub	sp, #64	; 0x40
 800184c:	af00      	add	r7, sp, #0
 800184e:	4603      	mov	r3, r0
 8001850:	6039      	str	r1, [r7, #0]
 8001852:	80fb      	strh	r3, [r7, #6]
    LCD_LayerCfgTypeDef  Layercfg;

  /* Layer Init */
  Layercfg.WindowX0 = 0;
 8001854:	2300      	movs	r3, #0
 8001856:	60fb      	str	r3, [r7, #12]
  Layercfg.WindowX1 = BSP_LCD_GetXSize();
 8001858:	f7ff ffde 	bl	8001818 <BSP_LCD_GetXSize>
 800185c:	4603      	mov	r3, r0
 800185e:	613b      	str	r3, [r7, #16]
  Layercfg.WindowY0 = 0;
 8001860:	2300      	movs	r3, #0
 8001862:	617b      	str	r3, [r7, #20]
  Layercfg.WindowY1 = BSP_LCD_GetYSize(); 
 8001864:	f7ff ffe4 	bl	8001830 <BSP_LCD_GetYSize>
 8001868:	4603      	mov	r3, r0
 800186a:	61bb      	str	r3, [r7, #24]
  Layercfg.PixelFormat = LTDC_PIXEL_FORMAT_ARGB8888;
 800186c:	2300      	movs	r3, #0
 800186e:	61fb      	str	r3, [r7, #28]
  Layercfg.FBStartAdress = FB_Address;
 8001870:	683b      	ldr	r3, [r7, #0]
 8001872:	633b      	str	r3, [r7, #48]	; 0x30
  Layercfg.Alpha = 255;
 8001874:	23ff      	movs	r3, #255	; 0xff
 8001876:	623b      	str	r3, [r7, #32]
  Layercfg.Alpha0 = 0;
 8001878:	2300      	movs	r3, #0
 800187a:	627b      	str	r3, [r7, #36]	; 0x24
  Layercfg.Backcolor.Blue = 0;
 800187c:	2300      	movs	r3, #0
 800187e:	f887 303c 	strb.w	r3, [r7, #60]	; 0x3c
  Layercfg.Backcolor.Green = 0;
 8001882:	2300      	movs	r3, #0
 8001884:	f887 303d 	strb.w	r3, [r7, #61]	; 0x3d
  Layercfg.Backcolor.Red = 0;
 8001888:	2300      	movs	r3, #0
 800188a:	f887 303e 	strb.w	r3, [r7, #62]	; 0x3e
  Layercfg.BlendingFactor1 = LTDC_BLENDING_FACTOR1_PAxCA;
 800188e:	f44f 63c0 	mov.w	r3, #1536	; 0x600
 8001892:	62bb      	str	r3, [r7, #40]	; 0x28
  Layercfg.BlendingFactor2 = LTDC_BLENDING_FACTOR2_PAxCA;
 8001894:	2307      	movs	r3, #7
 8001896:	62fb      	str	r3, [r7, #44]	; 0x2c
  Layercfg.ImageWidth = BSP_LCD_GetXSize();
 8001898:	f7ff ffbe 	bl	8001818 <BSP_LCD_GetXSize>
 800189c:	4603      	mov	r3, r0
 800189e:	637b      	str	r3, [r7, #52]	; 0x34
  Layercfg.ImageHeight = BSP_LCD_GetYSize();
 80018a0:	f7ff ffc6 	bl	8001830 <BSP_LCD_GetYSize>
 80018a4:	4603      	mov	r3, r0
 80018a6:	63bb      	str	r3, [r7, #56]	; 0x38
  
  HAL_LTDC_ConfigLayer(&hltdc_discovery, &Layercfg, LayerIndex); 
 80018a8:	88fa      	ldrh	r2, [r7, #6]
 80018aa:	f107 030c 	add.w	r3, r7, #12
 80018ae:	4619      	mov	r1, r3
 80018b0:	4812      	ldr	r0, [pc, #72]	; (80018fc <BSP_LCD_LayerDefaultInit+0xb4>)
 80018b2:	f002 fe79 	bl	80045a8 <HAL_LTDC_ConfigLayer>
  
  DrawProp[LayerIndex].BackColor = LCD_COLOR_WHITE;
 80018b6:	88fa      	ldrh	r2, [r7, #6]
 80018b8:	4911      	ldr	r1, [pc, #68]	; (8001900 <BSP_LCD_LayerDefaultInit+0xb8>)
 80018ba:	4613      	mov	r3, r2
 80018bc:	005b      	lsls	r3, r3, #1
 80018be:	4413      	add	r3, r2
 80018c0:	009b      	lsls	r3, r3, #2
 80018c2:	440b      	add	r3, r1
 80018c4:	3304      	adds	r3, #4
 80018c6:	f04f 32ff 	mov.w	r2, #4294967295
 80018ca:	601a      	str	r2, [r3, #0]
  DrawProp[LayerIndex].pFont     = &Font24;
 80018cc:	88fa      	ldrh	r2, [r7, #6]
 80018ce:	490c      	ldr	r1, [pc, #48]	; (8001900 <BSP_LCD_LayerDefaultInit+0xb8>)
 80018d0:	4613      	mov	r3, r2
 80018d2:	005b      	lsls	r3, r3, #1
 80018d4:	4413      	add	r3, r2
 80018d6:	009b      	lsls	r3, r3, #2
 80018d8:	440b      	add	r3, r1
 80018da:	3308      	adds	r3, #8
 80018dc:	4a09      	ldr	r2, [pc, #36]	; (8001904 <BSP_LCD_LayerDefaultInit+0xbc>)
 80018de:	601a      	str	r2, [r3, #0]
  DrawProp[LayerIndex].TextColor = LCD_COLOR_BLACK;
 80018e0:	88fa      	ldrh	r2, [r7, #6]
 80018e2:	4907      	ldr	r1, [pc, #28]	; (8001900 <BSP_LCD_LayerDefaultInit+0xb8>)
 80018e4:	4613      	mov	r3, r2
 80018e6:	005b      	lsls	r3, r3, #1
 80018e8:	4413      	add	r3, r2
 80018ea:	009b      	lsls	r3, r3, #2
 80018ec:	440b      	add	r3, r1
 80018ee:	f04f 427f 	mov.w	r2, #4278190080	; 0xff000000
 80018f2:	601a      	str	r2, [r3, #0]
}
 80018f4:	bf00      	nop
 80018f6:	3740      	adds	r7, #64	; 0x40
 80018f8:	46bd      	mov	sp, r7
 80018fa:	bd80      	pop	{r7, pc}
 80018fc:	20005660 	.word	0x20005660
 8001900:	2000012c 	.word	0x2000012c
 8001904:	20000004 	.word	0x20000004

08001908 <BSP_LCD_SelectLayer>:
/**
  * @brief  Selects the LCD Layer.
  * @param  LayerIndex: Layer foreground or background
  */
void BSP_LCD_SelectLayer(uint32_t LayerIndex)
{
 8001908:	b480      	push	{r7}
 800190a:	b083      	sub	sp, #12
 800190c:	af00      	add	r7, sp, #0
 800190e:	6078      	str	r0, [r7, #4]
  ActiveLayer = LayerIndex;
 8001910:	4a04      	ldr	r2, [pc, #16]	; (8001924 <BSP_LCD_SelectLayer+0x1c>)
 8001912:	687b      	ldr	r3, [r7, #4]
 8001914:	6013      	str	r3, [r2, #0]
}
 8001916:	bf00      	nop
 8001918:	370c      	adds	r7, #12
 800191a:	46bd      	mov	sp, r7
 800191c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001920:	4770      	bx	lr
 8001922:	bf00      	nop
 8001924:	20000128 	.word	0x20000128

08001928 <BSP_LCD_SetTransparency>:
  * @param  LayerIndex: Layer foreground or background.
  * @param  Transparency: Transparency
  *           This parameter must be a number between Min_Data = 0x00 and Max_Data = 0xFF
  */
void BSP_LCD_SetTransparency(uint32_t LayerIndex, uint8_t Transparency)
{
 8001928:	b580      	push	{r7, lr}
 800192a:	b082      	sub	sp, #8
 800192c:	af00      	add	r7, sp, #0
 800192e:	6078      	str	r0, [r7, #4]
 8001930:	460b      	mov	r3, r1
 8001932:	70fb      	strb	r3, [r7, #3]
  
  HAL_LTDC_SetAlpha(&(hltdc_discovery), Transparency, LayerIndex);
 8001934:	78fb      	ldrb	r3, [r7, #3]
 8001936:	687a      	ldr	r2, [r7, #4]
 8001938:	4619      	mov	r1, r3
 800193a:	4803      	ldr	r0, [pc, #12]	; (8001948 <BSP_LCD_SetTransparency+0x20>)
 800193c:	f002 fe72 	bl	8004624 <HAL_LTDC_SetAlpha>
  
}
 8001940:	bf00      	nop
 8001942:	3708      	adds	r7, #8
 8001944:	46bd      	mov	sp, r7
 8001946:	bd80      	pop	{r7, pc}
 8001948:	20005660 	.word	0x20005660

0800194c <BSP_LCD_SetTextColor>:
/**
  * @brief  Sets the LCD text color.
  * @param  Color: Text color code ARGB(8-8-8-8)
  */
void BSP_LCD_SetTextColor(uint32_t Color)
{
 800194c:	b480      	push	{r7}
 800194e:	b083      	sub	sp, #12
 8001950:	af00      	add	r7, sp, #0
 8001952:	6078      	str	r0, [r7, #4]
  DrawProp[ActiveLayer].TextColor = Color;
 8001954:	4b07      	ldr	r3, [pc, #28]	; (8001974 <BSP_LCD_SetTextColor+0x28>)
 8001956:	681a      	ldr	r2, [r3, #0]
 8001958:	4907      	ldr	r1, [pc, #28]	; (8001978 <BSP_LCD_SetTextColor+0x2c>)
 800195a:	4613      	mov	r3, r2
 800195c:	005b      	lsls	r3, r3, #1
 800195e:	4413      	add	r3, r2
 8001960:	009b      	lsls	r3, r3, #2
 8001962:	440b      	add	r3, r1
 8001964:	687a      	ldr	r2, [r7, #4]
 8001966:	601a      	str	r2, [r3, #0]
}
 8001968:	bf00      	nop
 800196a:	370c      	adds	r7, #12
 800196c:	46bd      	mov	sp, r7
 800196e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001972:	4770      	bx	lr
 8001974:	20000128 	.word	0x20000128
 8001978:	2000012c 	.word	0x2000012c

0800197c <BSP_LCD_SetFont>:
/**
  * @brief  Sets the LCD text font.
  * @param  fonts: Layer font to be used
  */
void BSP_LCD_SetFont(sFONT *fonts)
{
 800197c:	b480      	push	{r7}
 800197e:	b083      	sub	sp, #12
 8001980:	af00      	add	r7, sp, #0
 8001982:	6078      	str	r0, [r7, #4]
  DrawProp[ActiveLayer].pFont = fonts;
 8001984:	4b08      	ldr	r3, [pc, #32]	; (80019a8 <BSP_LCD_SetFont+0x2c>)
 8001986:	681a      	ldr	r2, [r3, #0]
 8001988:	4908      	ldr	r1, [pc, #32]	; (80019ac <BSP_LCD_SetFont+0x30>)
 800198a:	4613      	mov	r3, r2
 800198c:	005b      	lsls	r3, r3, #1
 800198e:	4413      	add	r3, r2
 8001990:	009b      	lsls	r3, r3, #2
 8001992:	440b      	add	r3, r1
 8001994:	3308      	adds	r3, #8
 8001996:	687a      	ldr	r2, [r7, #4]
 8001998:	601a      	str	r2, [r3, #0]
}
 800199a:	bf00      	nop
 800199c:	370c      	adds	r7, #12
 800199e:	46bd      	mov	sp, r7
 80019a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019a4:	4770      	bx	lr
 80019a6:	bf00      	nop
 80019a8:	20000128 	.word	0x20000128
 80019ac:	2000012c 	.word	0x2000012c

080019b0 <BSP_LCD_GetFont>:
/**
  * @brief  Gets the LCD text font.
  * @retval Used layer font
  */
sFONT *BSP_LCD_GetFont(void)
{
 80019b0:	b480      	push	{r7}
 80019b2:	af00      	add	r7, sp, #0
  return DrawProp[ActiveLayer].pFont;
 80019b4:	4b07      	ldr	r3, [pc, #28]	; (80019d4 <BSP_LCD_GetFont+0x24>)
 80019b6:	681a      	ldr	r2, [r3, #0]
 80019b8:	4907      	ldr	r1, [pc, #28]	; (80019d8 <BSP_LCD_GetFont+0x28>)
 80019ba:	4613      	mov	r3, r2
 80019bc:	005b      	lsls	r3, r3, #1
 80019be:	4413      	add	r3, r2
 80019c0:	009b      	lsls	r3, r3, #2
 80019c2:	440b      	add	r3, r1
 80019c4:	3308      	adds	r3, #8
 80019c6:	681b      	ldr	r3, [r3, #0]
}
 80019c8:	4618      	mov	r0, r3
 80019ca:	46bd      	mov	sp, r7
 80019cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019d0:	4770      	bx	lr
 80019d2:	bf00      	nop
 80019d4:	20000128 	.word	0x20000128
 80019d8:	2000012c 	.word	0x2000012c

080019dc <BSP_LCD_Clear>:
/**
  * @brief  Clears the whole currently active layer of LTDC.
  * @param  Color: Color of the background
  */
void BSP_LCD_Clear(uint32_t Color)
{
 80019dc:	b5f0      	push	{r4, r5, r6, r7, lr}
 80019de:	b085      	sub	sp, #20
 80019e0:	af02      	add	r7, sp, #8
 80019e2:	6078      	str	r0, [r7, #4]
  /* Clear the LCD */
  LL_FillBuffer(ActiveLayer, (uint32_t *)(hltdc_discovery.LayerCfg[ActiveLayer].FBStartAdress), BSP_LCD_GetXSize(), BSP_LCD_GetYSize(), 0, Color);
 80019e4:	4b0f      	ldr	r3, [pc, #60]	; (8001a24 <BSP_LCD_Clear+0x48>)
 80019e6:	681c      	ldr	r4, [r3, #0]
 80019e8:	4b0e      	ldr	r3, [pc, #56]	; (8001a24 <BSP_LCD_Clear+0x48>)
 80019ea:	681b      	ldr	r3, [r3, #0]
 80019ec:	4a0e      	ldr	r2, [pc, #56]	; (8001a28 <BSP_LCD_Clear+0x4c>)
 80019ee:	2134      	movs	r1, #52	; 0x34
 80019f0:	fb01 f303 	mul.w	r3, r1, r3
 80019f4:	4413      	add	r3, r2
 80019f6:	335c      	adds	r3, #92	; 0x5c
 80019f8:	681b      	ldr	r3, [r3, #0]
 80019fa:	461e      	mov	r6, r3
 80019fc:	f7ff ff0c 	bl	8001818 <BSP_LCD_GetXSize>
 8001a00:	4605      	mov	r5, r0
 8001a02:	f7ff ff15 	bl	8001830 <BSP_LCD_GetYSize>
 8001a06:	4602      	mov	r2, r0
 8001a08:	687b      	ldr	r3, [r7, #4]
 8001a0a:	9301      	str	r3, [sp, #4]
 8001a0c:	2300      	movs	r3, #0
 8001a0e:	9300      	str	r3, [sp, #0]
 8001a10:	4613      	mov	r3, r2
 8001a12:	462a      	mov	r2, r5
 8001a14:	4631      	mov	r1, r6
 8001a16:	4620      	mov	r0, r4
 8001a18:	f000 fb58 	bl	80020cc <LL_FillBuffer>
}
 8001a1c:	bf00      	nop
 8001a1e:	370c      	adds	r7, #12
 8001a20:	46bd      	mov	sp, r7
 8001a22:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001a24:	20000128 	.word	0x20000128
 8001a28:	20005660 	.word	0x20005660

08001a2c <BSP_LCD_DisplayChar>:
  * @param  Ypos: Line where to display the character shape.
  * @param  Ascii: Character ascii code
  *           This parameter must be a number between Min_Data = 0x20 and Max_Data = 0x7E
  */
void BSP_LCD_DisplayChar(uint16_t Xpos, uint16_t Ypos, uint8_t Ascii)
{
 8001a2c:	b590      	push	{r4, r7, lr}
 8001a2e:	b083      	sub	sp, #12
 8001a30:	af00      	add	r7, sp, #0
 8001a32:	4603      	mov	r3, r0
 8001a34:	80fb      	strh	r3, [r7, #6]
 8001a36:	460b      	mov	r3, r1
 8001a38:	80bb      	strh	r3, [r7, #4]
 8001a3a:	4613      	mov	r3, r2
 8001a3c:	70fb      	strb	r3, [r7, #3]
  DrawChar(Xpos, Ypos, &DrawProp[ActiveLayer].pFont->table[(Ascii-' ') *\
 8001a3e:	4b1b      	ldr	r3, [pc, #108]	; (8001aac <BSP_LCD_DisplayChar+0x80>)
 8001a40:	681a      	ldr	r2, [r3, #0]
 8001a42:	491b      	ldr	r1, [pc, #108]	; (8001ab0 <BSP_LCD_DisplayChar+0x84>)
 8001a44:	4613      	mov	r3, r2
 8001a46:	005b      	lsls	r3, r3, #1
 8001a48:	4413      	add	r3, r2
 8001a4a:	009b      	lsls	r3, r3, #2
 8001a4c:	440b      	add	r3, r1
 8001a4e:	3308      	adds	r3, #8
 8001a50:	681b      	ldr	r3, [r3, #0]
 8001a52:	6819      	ldr	r1, [r3, #0]
 8001a54:	78fb      	ldrb	r3, [r7, #3]
 8001a56:	f1a3 0020 	sub.w	r0, r3, #32
    DrawProp[ActiveLayer].pFont->Height * ((DrawProp[ActiveLayer].pFont->Width + 7) / 8)]);
 8001a5a:	4b14      	ldr	r3, [pc, #80]	; (8001aac <BSP_LCD_DisplayChar+0x80>)
 8001a5c:	681a      	ldr	r2, [r3, #0]
 8001a5e:	4c14      	ldr	r4, [pc, #80]	; (8001ab0 <BSP_LCD_DisplayChar+0x84>)
 8001a60:	4613      	mov	r3, r2
 8001a62:	005b      	lsls	r3, r3, #1
 8001a64:	4413      	add	r3, r2
 8001a66:	009b      	lsls	r3, r3, #2
 8001a68:	4423      	add	r3, r4
 8001a6a:	3308      	adds	r3, #8
 8001a6c:	681b      	ldr	r3, [r3, #0]
 8001a6e:	88db      	ldrh	r3, [r3, #6]
  DrawChar(Xpos, Ypos, &DrawProp[ActiveLayer].pFont->table[(Ascii-' ') *\
 8001a70:	fb03 f000 	mul.w	r0, r3, r0
    DrawProp[ActiveLayer].pFont->Height * ((DrawProp[ActiveLayer].pFont->Width + 7) / 8)]);
 8001a74:	4b0d      	ldr	r3, [pc, #52]	; (8001aac <BSP_LCD_DisplayChar+0x80>)
 8001a76:	681a      	ldr	r2, [r3, #0]
 8001a78:	4c0d      	ldr	r4, [pc, #52]	; (8001ab0 <BSP_LCD_DisplayChar+0x84>)
 8001a7a:	4613      	mov	r3, r2
 8001a7c:	005b      	lsls	r3, r3, #1
 8001a7e:	4413      	add	r3, r2
 8001a80:	009b      	lsls	r3, r3, #2
 8001a82:	4423      	add	r3, r4
 8001a84:	3308      	adds	r3, #8
 8001a86:	681b      	ldr	r3, [r3, #0]
 8001a88:	889b      	ldrh	r3, [r3, #4]
 8001a8a:	3307      	adds	r3, #7
 8001a8c:	2b00      	cmp	r3, #0
 8001a8e:	da00      	bge.n	8001a92 <BSP_LCD_DisplayChar+0x66>
 8001a90:	3307      	adds	r3, #7
 8001a92:	10db      	asrs	r3, r3, #3
 8001a94:	fb03 f300 	mul.w	r3, r3, r0
  DrawChar(Xpos, Ypos, &DrawProp[ActiveLayer].pFont->table[(Ascii-' ') *\
 8001a98:	18ca      	adds	r2, r1, r3
 8001a9a:	88b9      	ldrh	r1, [r7, #4]
 8001a9c:	88fb      	ldrh	r3, [r7, #6]
 8001a9e:	4618      	mov	r0, r3
 8001aa0:	f000 fa5c 	bl	8001f5c <DrawChar>
}
 8001aa4:	bf00      	nop
 8001aa6:	370c      	adds	r7, #12
 8001aa8:	46bd      	mov	sp, r7
 8001aaa:	bd90      	pop	{r4, r7, pc}
 8001aac:	20000128 	.word	0x20000128
 8001ab0:	2000012c 	.word	0x2000012c

08001ab4 <BSP_LCD_DisplayStringAt>:
  *            @arg  CENTER_MODE
  *            @arg  RIGHT_MODE
  *            @arg  LEFT_MODE
  */
void BSP_LCD_DisplayStringAt(uint16_t Xpos, uint16_t Ypos, uint8_t *Text, Text_AlignModeTypdef Mode)
{
 8001ab4:	b5b0      	push	{r4, r5, r7, lr}
 8001ab6:	b088      	sub	sp, #32
 8001ab8:	af00      	add	r7, sp, #0
 8001aba:	60ba      	str	r2, [r7, #8]
 8001abc:	461a      	mov	r2, r3
 8001abe:	4603      	mov	r3, r0
 8001ac0:	81fb      	strh	r3, [r7, #14]
 8001ac2:	460b      	mov	r3, r1
 8001ac4:	81bb      	strh	r3, [r7, #12]
 8001ac6:	4613      	mov	r3, r2
 8001ac8:	71fb      	strb	r3, [r7, #7]
  uint16_t refcolumn = 1, i = 0;
 8001aca:	2301      	movs	r3, #1
 8001acc:	83fb      	strh	r3, [r7, #30]
 8001ace:	2300      	movs	r3, #0
 8001ad0:	83bb      	strh	r3, [r7, #28]
  uint32_t size = 0, xsize = 0;
 8001ad2:	2300      	movs	r3, #0
 8001ad4:	61bb      	str	r3, [r7, #24]
 8001ad6:	2300      	movs	r3, #0
 8001ad8:	613b      	str	r3, [r7, #16]
  uint8_t  *ptr = Text;
 8001ada:	68bb      	ldr	r3, [r7, #8]
 8001adc:	617b      	str	r3, [r7, #20]

  /* Get the text size */
  while (*ptr++) size ++ ;
 8001ade:	e002      	b.n	8001ae6 <BSP_LCD_DisplayStringAt+0x32>
 8001ae0:	69bb      	ldr	r3, [r7, #24]
 8001ae2:	3301      	adds	r3, #1
 8001ae4:	61bb      	str	r3, [r7, #24]
 8001ae6:	697b      	ldr	r3, [r7, #20]
 8001ae8:	1c5a      	adds	r2, r3, #1
 8001aea:	617a      	str	r2, [r7, #20]
 8001aec:	781b      	ldrb	r3, [r3, #0]
 8001aee:	2b00      	cmp	r3, #0
 8001af0:	d1f6      	bne.n	8001ae0 <BSP_LCD_DisplayStringAt+0x2c>

  /* Characters number per line */
  xsize = (BSP_LCD_GetXSize()/DrawProp[ActiveLayer].pFont->Width);
 8001af2:	f7ff fe91 	bl	8001818 <BSP_LCD_GetXSize>
 8001af6:	4601      	mov	r1, r0
 8001af8:	4b50      	ldr	r3, [pc, #320]	; (8001c3c <BSP_LCD_DisplayStringAt+0x188>)
 8001afa:	681a      	ldr	r2, [r3, #0]
 8001afc:	4850      	ldr	r0, [pc, #320]	; (8001c40 <BSP_LCD_DisplayStringAt+0x18c>)
 8001afe:	4613      	mov	r3, r2
 8001b00:	005b      	lsls	r3, r3, #1
 8001b02:	4413      	add	r3, r2
 8001b04:	009b      	lsls	r3, r3, #2
 8001b06:	4403      	add	r3, r0
 8001b08:	3308      	adds	r3, #8
 8001b0a:	681b      	ldr	r3, [r3, #0]
 8001b0c:	889b      	ldrh	r3, [r3, #4]
 8001b0e:	fbb1 f3f3 	udiv	r3, r1, r3
 8001b12:	613b      	str	r3, [r7, #16]

  switch (Mode)
 8001b14:	79fb      	ldrb	r3, [r7, #7]
 8001b16:	2b03      	cmp	r3, #3
 8001b18:	d01c      	beq.n	8001b54 <BSP_LCD_DisplayStringAt+0xa0>
 8001b1a:	2b03      	cmp	r3, #3
 8001b1c:	dc33      	bgt.n	8001b86 <BSP_LCD_DisplayStringAt+0xd2>
 8001b1e:	2b01      	cmp	r3, #1
 8001b20:	d002      	beq.n	8001b28 <BSP_LCD_DisplayStringAt+0x74>
 8001b22:	2b02      	cmp	r3, #2
 8001b24:	d019      	beq.n	8001b5a <BSP_LCD_DisplayStringAt+0xa6>
 8001b26:	e02e      	b.n	8001b86 <BSP_LCD_DisplayStringAt+0xd2>
  {
  case CENTER_MODE:
    {
      refcolumn = Xpos + ((xsize - size)* DrawProp[ActiveLayer].pFont->Width) / 2;
 8001b28:	693a      	ldr	r2, [r7, #16]
 8001b2a:	69bb      	ldr	r3, [r7, #24]
 8001b2c:	1ad1      	subs	r1, r2, r3
 8001b2e:	4b43      	ldr	r3, [pc, #268]	; (8001c3c <BSP_LCD_DisplayStringAt+0x188>)
 8001b30:	681a      	ldr	r2, [r3, #0]
 8001b32:	4843      	ldr	r0, [pc, #268]	; (8001c40 <BSP_LCD_DisplayStringAt+0x18c>)
 8001b34:	4613      	mov	r3, r2
 8001b36:	005b      	lsls	r3, r3, #1
 8001b38:	4413      	add	r3, r2
 8001b3a:	009b      	lsls	r3, r3, #2
 8001b3c:	4403      	add	r3, r0
 8001b3e:	3308      	adds	r3, #8
 8001b40:	681b      	ldr	r3, [r3, #0]
 8001b42:	889b      	ldrh	r3, [r3, #4]
 8001b44:	fb03 f301 	mul.w	r3, r3, r1
 8001b48:	085b      	lsrs	r3, r3, #1
 8001b4a:	b29a      	uxth	r2, r3
 8001b4c:	89fb      	ldrh	r3, [r7, #14]
 8001b4e:	4413      	add	r3, r2
 8001b50:	83fb      	strh	r3, [r7, #30]
      break;
 8001b52:	e01b      	b.n	8001b8c <BSP_LCD_DisplayStringAt+0xd8>
    }
  case LEFT_MODE:
    {
      refcolumn = Xpos;
 8001b54:	89fb      	ldrh	r3, [r7, #14]
 8001b56:	83fb      	strh	r3, [r7, #30]
      break;
 8001b58:	e018      	b.n	8001b8c <BSP_LCD_DisplayStringAt+0xd8>
    }
  case RIGHT_MODE:
    {
      refcolumn = - Xpos + ((xsize - size)*DrawProp[ActiveLayer].pFont->Width);
 8001b5a:	693a      	ldr	r2, [r7, #16]
 8001b5c:	69bb      	ldr	r3, [r7, #24]
 8001b5e:	1ad3      	subs	r3, r2, r3
 8001b60:	b299      	uxth	r1, r3
 8001b62:	4b36      	ldr	r3, [pc, #216]	; (8001c3c <BSP_LCD_DisplayStringAt+0x188>)
 8001b64:	681a      	ldr	r2, [r3, #0]
 8001b66:	4836      	ldr	r0, [pc, #216]	; (8001c40 <BSP_LCD_DisplayStringAt+0x18c>)
 8001b68:	4613      	mov	r3, r2
 8001b6a:	005b      	lsls	r3, r3, #1
 8001b6c:	4413      	add	r3, r2
 8001b6e:	009b      	lsls	r3, r3, #2
 8001b70:	4403      	add	r3, r0
 8001b72:	3308      	adds	r3, #8
 8001b74:	681b      	ldr	r3, [r3, #0]
 8001b76:	889b      	ldrh	r3, [r3, #4]
 8001b78:	fb11 f303 	smulbb	r3, r1, r3
 8001b7c:	b29a      	uxth	r2, r3
 8001b7e:	89fb      	ldrh	r3, [r7, #14]
 8001b80:	1ad3      	subs	r3, r2, r3
 8001b82:	83fb      	strh	r3, [r7, #30]
      break;
 8001b84:	e002      	b.n	8001b8c <BSP_LCD_DisplayStringAt+0xd8>
    }
  default:
    {
      refcolumn = Xpos;
 8001b86:	89fb      	ldrh	r3, [r7, #14]
 8001b88:	83fb      	strh	r3, [r7, #30]
      break;
 8001b8a:	bf00      	nop
    }
  }

  /* Check that the Start column is located in the screen */
  if ((refcolumn < 1) || (refcolumn >= 0x8000))
 8001b8c:	8bfb      	ldrh	r3, [r7, #30]
 8001b8e:	2b00      	cmp	r3, #0
 8001b90:	d003      	beq.n	8001b9a <BSP_LCD_DisplayStringAt+0xe6>
 8001b92:	f9b7 301e 	ldrsh.w	r3, [r7, #30]
 8001b96:	2b00      	cmp	r3, #0
 8001b98:	da1d      	bge.n	8001bd6 <BSP_LCD_DisplayStringAt+0x122>
  {
    refcolumn = 1;
 8001b9a:	2301      	movs	r3, #1
 8001b9c:	83fb      	strh	r3, [r7, #30]
  }

  /* Send the string character by character on LCD */
  while ((*Text != 0) & (((BSP_LCD_GetXSize() - (i*DrawProp[ActiveLayer].pFont->Width)) & 0xFFFF) >= DrawProp[ActiveLayer].pFont->Width))
 8001b9e:	e01a      	b.n	8001bd6 <BSP_LCD_DisplayStringAt+0x122>
  {
    /* Display one character on LCD */
    BSP_LCD_DisplayChar(refcolumn, Ypos, *Text);
 8001ba0:	68bb      	ldr	r3, [r7, #8]
 8001ba2:	781a      	ldrb	r2, [r3, #0]
 8001ba4:	89b9      	ldrh	r1, [r7, #12]
 8001ba6:	8bfb      	ldrh	r3, [r7, #30]
 8001ba8:	4618      	mov	r0, r3
 8001baa:	f7ff ff3f 	bl	8001a2c <BSP_LCD_DisplayChar>
    /* Decrement the column position by 16 */
    refcolumn += DrawProp[ActiveLayer].pFont->Width;
 8001bae:	4b23      	ldr	r3, [pc, #140]	; (8001c3c <BSP_LCD_DisplayStringAt+0x188>)
 8001bb0:	681a      	ldr	r2, [r3, #0]
 8001bb2:	4923      	ldr	r1, [pc, #140]	; (8001c40 <BSP_LCD_DisplayStringAt+0x18c>)
 8001bb4:	4613      	mov	r3, r2
 8001bb6:	005b      	lsls	r3, r3, #1
 8001bb8:	4413      	add	r3, r2
 8001bba:	009b      	lsls	r3, r3, #2
 8001bbc:	440b      	add	r3, r1
 8001bbe:	3308      	adds	r3, #8
 8001bc0:	681b      	ldr	r3, [r3, #0]
 8001bc2:	889a      	ldrh	r2, [r3, #4]
 8001bc4:	8bfb      	ldrh	r3, [r7, #30]
 8001bc6:	4413      	add	r3, r2
 8001bc8:	83fb      	strh	r3, [r7, #30]

    /* Point on the next character */
    Text++;
 8001bca:	68bb      	ldr	r3, [r7, #8]
 8001bcc:	3301      	adds	r3, #1
 8001bce:	60bb      	str	r3, [r7, #8]
    i++;
 8001bd0:	8bbb      	ldrh	r3, [r7, #28]
 8001bd2:	3301      	adds	r3, #1
 8001bd4:	83bb      	strh	r3, [r7, #28]
  while ((*Text != 0) & (((BSP_LCD_GetXSize() - (i*DrawProp[ActiveLayer].pFont->Width)) & 0xFFFF) >= DrawProp[ActiveLayer].pFont->Width))
 8001bd6:	68bb      	ldr	r3, [r7, #8]
 8001bd8:	781b      	ldrb	r3, [r3, #0]
 8001bda:	2b00      	cmp	r3, #0
 8001bdc:	bf14      	ite	ne
 8001bde:	2301      	movne	r3, #1
 8001be0:	2300      	moveq	r3, #0
 8001be2:	b2dc      	uxtb	r4, r3
 8001be4:	f7ff fe18 	bl	8001818 <BSP_LCD_GetXSize>
 8001be8:	8bb9      	ldrh	r1, [r7, #28]
 8001bea:	4b14      	ldr	r3, [pc, #80]	; (8001c3c <BSP_LCD_DisplayStringAt+0x188>)
 8001bec:	681a      	ldr	r2, [r3, #0]
 8001bee:	4d14      	ldr	r5, [pc, #80]	; (8001c40 <BSP_LCD_DisplayStringAt+0x18c>)
 8001bf0:	4613      	mov	r3, r2
 8001bf2:	005b      	lsls	r3, r3, #1
 8001bf4:	4413      	add	r3, r2
 8001bf6:	009b      	lsls	r3, r3, #2
 8001bf8:	442b      	add	r3, r5
 8001bfa:	3308      	adds	r3, #8
 8001bfc:	681b      	ldr	r3, [r3, #0]
 8001bfe:	889b      	ldrh	r3, [r3, #4]
 8001c00:	fb03 f301 	mul.w	r3, r3, r1
 8001c04:	1ac3      	subs	r3, r0, r3
 8001c06:	b299      	uxth	r1, r3
 8001c08:	4b0c      	ldr	r3, [pc, #48]	; (8001c3c <BSP_LCD_DisplayStringAt+0x188>)
 8001c0a:	681a      	ldr	r2, [r3, #0]
 8001c0c:	480c      	ldr	r0, [pc, #48]	; (8001c40 <BSP_LCD_DisplayStringAt+0x18c>)
 8001c0e:	4613      	mov	r3, r2
 8001c10:	005b      	lsls	r3, r3, #1
 8001c12:	4413      	add	r3, r2
 8001c14:	009b      	lsls	r3, r3, #2
 8001c16:	4403      	add	r3, r0
 8001c18:	3308      	adds	r3, #8
 8001c1a:	681b      	ldr	r3, [r3, #0]
 8001c1c:	889b      	ldrh	r3, [r3, #4]
 8001c1e:	4299      	cmp	r1, r3
 8001c20:	bf2c      	ite	cs
 8001c22:	2301      	movcs	r3, #1
 8001c24:	2300      	movcc	r3, #0
 8001c26:	b2db      	uxtb	r3, r3
 8001c28:	4023      	ands	r3, r4
 8001c2a:	b2db      	uxtb	r3, r3
 8001c2c:	2b00      	cmp	r3, #0
 8001c2e:	d1b7      	bne.n	8001ba0 <BSP_LCD_DisplayStringAt+0xec>
  }

}
 8001c30:	bf00      	nop
 8001c32:	bf00      	nop
 8001c34:	3720      	adds	r7, #32
 8001c36:	46bd      	mov	sp, r7
 8001c38:	bdb0      	pop	{r4, r5, r7, pc}
 8001c3a:	bf00      	nop
 8001c3c:	20000128 	.word	0x20000128
 8001c40:	2000012c 	.word	0x2000012c

08001c44 <BSP_LCD_DisplayStringAtLine>:
  * @brief  Displays a maximum of 60 characters on the LCD.
  * @param  Line: Line where to display the character shape
  * @param  ptr: Pointer to string to display on LCD
  */
void BSP_LCD_DisplayStringAtLine(uint16_t Line, uint8_t *ptr)
{
 8001c44:	b580      	push	{r7, lr}
 8001c46:	b082      	sub	sp, #8
 8001c48:	af00      	add	r7, sp, #0
 8001c4a:	4603      	mov	r3, r0
 8001c4c:	6039      	str	r1, [r7, #0]
 8001c4e:	80fb      	strh	r3, [r7, #6]
  BSP_LCD_DisplayStringAt(0, LINE(Line), ptr, LEFT_MODE);
 8001c50:	f7ff feae 	bl	80019b0 <BSP_LCD_GetFont>
 8001c54:	4603      	mov	r3, r0
 8001c56:	88db      	ldrh	r3, [r3, #6]
 8001c58:	88fa      	ldrh	r2, [r7, #6]
 8001c5a:	fb12 f303 	smulbb	r3, r2, r3
 8001c5e:	b299      	uxth	r1, r3
 8001c60:	2303      	movs	r3, #3
 8001c62:	683a      	ldr	r2, [r7, #0]
 8001c64:	2000      	movs	r0, #0
 8001c66:	f7ff ff25 	bl	8001ab4 <BSP_LCD_DisplayStringAt>
}
 8001c6a:	bf00      	nop
 8001c6c:	3708      	adds	r7, #8
 8001c6e:	46bd      	mov	sp, r7
 8001c70:	bd80      	pop	{r7, pc}
	...

08001c74 <BSP_LCD_DrawBitmap>:
  * @param  Xpos: Bmp X position in the LCD
  * @param  Ypos: Bmp Y position in the LCD
  * @param  pbmp: Pointer to Bmp picture address in the internal Flash
  */
void BSP_LCD_DrawBitmap(uint32_t Xpos, uint32_t Ypos, uint8_t *pbmp)
{
 8001c74:	b590      	push	{r4, r7, lr}
 8001c76:	b08b      	sub	sp, #44	; 0x2c
 8001c78:	af00      	add	r7, sp, #0
 8001c7a:	60f8      	str	r0, [r7, #12]
 8001c7c:	60b9      	str	r1, [r7, #8]
 8001c7e:	607a      	str	r2, [r7, #4]
  uint32_t index = 0, width = 0, height = 0, bit_pixel = 0;
 8001c80:	2300      	movs	r3, #0
 8001c82:	627b      	str	r3, [r7, #36]	; 0x24
 8001c84:	2300      	movs	r3, #0
 8001c86:	61bb      	str	r3, [r7, #24]
 8001c88:	2300      	movs	r3, #0
 8001c8a:	617b      	str	r3, [r7, #20]
 8001c8c:	2300      	movs	r3, #0
 8001c8e:	613b      	str	r3, [r7, #16]
  uint32_t Address;
  uint32_t InputColorMode = 0;
 8001c90:	2300      	movs	r3, #0
 8001c92:	61fb      	str	r3, [r7, #28]

  /* Get bitmap data address offset */
  index = pbmp[10] + (pbmp[11] << 8) + (pbmp[12] << 16)  + (pbmp[13] << 24);
 8001c94:	687b      	ldr	r3, [r7, #4]
 8001c96:	330a      	adds	r3, #10
 8001c98:	781b      	ldrb	r3, [r3, #0]
 8001c9a:	461a      	mov	r2, r3
 8001c9c:	687b      	ldr	r3, [r7, #4]
 8001c9e:	330b      	adds	r3, #11
 8001ca0:	781b      	ldrb	r3, [r3, #0]
 8001ca2:	021b      	lsls	r3, r3, #8
 8001ca4:	441a      	add	r2, r3
 8001ca6:	687b      	ldr	r3, [r7, #4]
 8001ca8:	330c      	adds	r3, #12
 8001caa:	781b      	ldrb	r3, [r3, #0]
 8001cac:	041b      	lsls	r3, r3, #16
 8001cae:	441a      	add	r2, r3
 8001cb0:	687b      	ldr	r3, [r7, #4]
 8001cb2:	330d      	adds	r3, #13
 8001cb4:	781b      	ldrb	r3, [r3, #0]
 8001cb6:	061b      	lsls	r3, r3, #24
 8001cb8:	4413      	add	r3, r2
 8001cba:	627b      	str	r3, [r7, #36]	; 0x24

  /* Read bitmap width */
  width = pbmp[18] + (pbmp[19] << 8) + (pbmp[20] << 16)  + (pbmp[21] << 24);
 8001cbc:	687b      	ldr	r3, [r7, #4]
 8001cbe:	3312      	adds	r3, #18
 8001cc0:	781b      	ldrb	r3, [r3, #0]
 8001cc2:	461a      	mov	r2, r3
 8001cc4:	687b      	ldr	r3, [r7, #4]
 8001cc6:	3313      	adds	r3, #19
 8001cc8:	781b      	ldrb	r3, [r3, #0]
 8001cca:	021b      	lsls	r3, r3, #8
 8001ccc:	441a      	add	r2, r3
 8001cce:	687b      	ldr	r3, [r7, #4]
 8001cd0:	3314      	adds	r3, #20
 8001cd2:	781b      	ldrb	r3, [r3, #0]
 8001cd4:	041b      	lsls	r3, r3, #16
 8001cd6:	441a      	add	r2, r3
 8001cd8:	687b      	ldr	r3, [r7, #4]
 8001cda:	3315      	adds	r3, #21
 8001cdc:	781b      	ldrb	r3, [r3, #0]
 8001cde:	061b      	lsls	r3, r3, #24
 8001ce0:	4413      	add	r3, r2
 8001ce2:	61bb      	str	r3, [r7, #24]

  /* Read bitmap height */
  height = pbmp[22] + (pbmp[23] << 8) + (pbmp[24] << 16)  + (pbmp[25] << 24);
 8001ce4:	687b      	ldr	r3, [r7, #4]
 8001ce6:	3316      	adds	r3, #22
 8001ce8:	781b      	ldrb	r3, [r3, #0]
 8001cea:	461a      	mov	r2, r3
 8001cec:	687b      	ldr	r3, [r7, #4]
 8001cee:	3317      	adds	r3, #23
 8001cf0:	781b      	ldrb	r3, [r3, #0]
 8001cf2:	021b      	lsls	r3, r3, #8
 8001cf4:	441a      	add	r2, r3
 8001cf6:	687b      	ldr	r3, [r7, #4]
 8001cf8:	3318      	adds	r3, #24
 8001cfa:	781b      	ldrb	r3, [r3, #0]
 8001cfc:	041b      	lsls	r3, r3, #16
 8001cfe:	441a      	add	r2, r3
 8001d00:	687b      	ldr	r3, [r7, #4]
 8001d02:	3319      	adds	r3, #25
 8001d04:	781b      	ldrb	r3, [r3, #0]
 8001d06:	061b      	lsls	r3, r3, #24
 8001d08:	4413      	add	r3, r2
 8001d0a:	617b      	str	r3, [r7, #20]

  /* Read bit/pixel */
  bit_pixel = pbmp[28] + (pbmp[29] << 8);
 8001d0c:	687b      	ldr	r3, [r7, #4]
 8001d0e:	331c      	adds	r3, #28
 8001d10:	781b      	ldrb	r3, [r3, #0]
 8001d12:	461a      	mov	r2, r3
 8001d14:	687b      	ldr	r3, [r7, #4]
 8001d16:	331d      	adds	r3, #29
 8001d18:	781b      	ldrb	r3, [r3, #0]
 8001d1a:	021b      	lsls	r3, r3, #8
 8001d1c:	4413      	add	r3, r2
 8001d1e:	613b      	str	r3, [r7, #16]

  /* Set the address */
  Address = hltdc_discovery.LayerCfg[ActiveLayer].FBStartAdress + (((BSP_LCD_GetXSize()*Ypos) + Xpos)*(4));
 8001d20:	4b2b      	ldr	r3, [pc, #172]	; (8001dd0 <BSP_LCD_DrawBitmap+0x15c>)
 8001d22:	681b      	ldr	r3, [r3, #0]
 8001d24:	4a2b      	ldr	r2, [pc, #172]	; (8001dd4 <BSP_LCD_DrawBitmap+0x160>)
 8001d26:	2134      	movs	r1, #52	; 0x34
 8001d28:	fb01 f303 	mul.w	r3, r1, r3
 8001d2c:	4413      	add	r3, r2
 8001d2e:	335c      	adds	r3, #92	; 0x5c
 8001d30:	681c      	ldr	r4, [r3, #0]
 8001d32:	f7ff fd71 	bl	8001818 <BSP_LCD_GetXSize>
 8001d36:	4602      	mov	r2, r0
 8001d38:	68bb      	ldr	r3, [r7, #8]
 8001d3a:	fb03 f202 	mul.w	r2, r3, r2
 8001d3e:	68fb      	ldr	r3, [r7, #12]
 8001d40:	4413      	add	r3, r2
 8001d42:	009b      	lsls	r3, r3, #2
 8001d44:	4423      	add	r3, r4
 8001d46:	623b      	str	r3, [r7, #32]

  /* Get the layer pixel format */
  if ((bit_pixel/8) == 4)
 8001d48:	693b      	ldr	r3, [r7, #16]
 8001d4a:	3b20      	subs	r3, #32
 8001d4c:	2b07      	cmp	r3, #7
 8001d4e:	d802      	bhi.n	8001d56 <BSP_LCD_DrawBitmap+0xe2>
  {
    InputColorMode = DMA2D_INPUT_ARGB8888;
 8001d50:	2300      	movs	r3, #0
 8001d52:	61fb      	str	r3, [r7, #28]
 8001d54:	e008      	b.n	8001d68 <BSP_LCD_DrawBitmap+0xf4>
  }
  else if ((bit_pixel/8) == 2)
 8001d56:	693b      	ldr	r3, [r7, #16]
 8001d58:	3b10      	subs	r3, #16
 8001d5a:	2b07      	cmp	r3, #7
 8001d5c:	d802      	bhi.n	8001d64 <BSP_LCD_DrawBitmap+0xf0>
  {
    InputColorMode = DMA2D_INPUT_RGB565;
 8001d5e:	2302      	movs	r3, #2
 8001d60:	61fb      	str	r3, [r7, #28]
 8001d62:	e001      	b.n	8001d68 <BSP_LCD_DrawBitmap+0xf4>
  }
  else
  {
    InputColorMode = DMA2D_INPUT_RGB888;
 8001d64:	2301      	movs	r3, #1
 8001d66:	61fb      	str	r3, [r7, #28]
  }

  /* Bypass the bitmap header */
  pbmp += (index + (width * (height - 1) * (bit_pixel/8)));
 8001d68:	697b      	ldr	r3, [r7, #20]
 8001d6a:	3b01      	subs	r3, #1
 8001d6c:	69ba      	ldr	r2, [r7, #24]
 8001d6e:	fb02 f303 	mul.w	r3, r2, r3
 8001d72:	693a      	ldr	r2, [r7, #16]
 8001d74:	08d2      	lsrs	r2, r2, #3
 8001d76:	fb02 f203 	mul.w	r2, r2, r3
 8001d7a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001d7c:	4413      	add	r3, r2
 8001d7e:	687a      	ldr	r2, [r7, #4]
 8001d80:	4413      	add	r3, r2
 8001d82:	607b      	str	r3, [r7, #4]

  /* Convert picture to ARGB8888 pixel format */
  for(index=0; index < height; index++)
 8001d84:	2300      	movs	r3, #0
 8001d86:	627b      	str	r3, [r7, #36]	; 0x24
 8001d88:	e018      	b.n	8001dbc <BSP_LCD_DrawBitmap+0x148>
  {
    /* Pixel format conversion */
    LL_ConvertLineToARGB8888((uint32_t *)pbmp, (uint32_t *)Address, width, InputColorMode);
 8001d8a:	6a39      	ldr	r1, [r7, #32]
 8001d8c:	69fb      	ldr	r3, [r7, #28]
 8001d8e:	69ba      	ldr	r2, [r7, #24]
 8001d90:	6878      	ldr	r0, [r7, #4]
 8001d92:	f000 f9d3 	bl	800213c <LL_ConvertLineToARGB8888>

    /* Increment the source and destination buffers */
    Address+=  (BSP_LCD_GetXSize()*4);
 8001d96:	f7ff fd3f 	bl	8001818 <BSP_LCD_GetXSize>
 8001d9a:	4603      	mov	r3, r0
 8001d9c:	009b      	lsls	r3, r3, #2
 8001d9e:	6a3a      	ldr	r2, [r7, #32]
 8001da0:	4413      	add	r3, r2
 8001da2:	623b      	str	r3, [r7, #32]
    pbmp -= width*(bit_pixel/8);
 8001da4:	693b      	ldr	r3, [r7, #16]
 8001da6:	08db      	lsrs	r3, r3, #3
 8001da8:	69ba      	ldr	r2, [r7, #24]
 8001daa:	fb02 f303 	mul.w	r3, r2, r3
 8001dae:	425b      	negs	r3, r3
 8001db0:	687a      	ldr	r2, [r7, #4]
 8001db2:	4413      	add	r3, r2
 8001db4:	607b      	str	r3, [r7, #4]
  for(index=0; index < height; index++)
 8001db6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001db8:	3301      	adds	r3, #1
 8001dba:	627b      	str	r3, [r7, #36]	; 0x24
 8001dbc:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8001dbe:	697b      	ldr	r3, [r7, #20]
 8001dc0:	429a      	cmp	r2, r3
 8001dc2:	d3e2      	bcc.n	8001d8a <BSP_LCD_DrawBitmap+0x116>
  }
}
 8001dc4:	bf00      	nop
 8001dc6:	bf00      	nop
 8001dc8:	372c      	adds	r7, #44	; 0x2c
 8001dca:	46bd      	mov	sp, r7
 8001dcc:	bd90      	pop	{r4, r7, pc}
 8001dce:	bf00      	nop
 8001dd0:	20000128 	.word	0x20000128
 8001dd4:	20005660 	.word	0x20005660

08001dd8 <DSI_IO_WriteCmd>:
  *                 If inferior to 2, a long write command is performed else short.
  * @param  pParams: Pointer to parameter values table.
  * @retval HAL status
  */
void DSI_IO_WriteCmd(uint32_t NbrParams, uint8_t *pParams)
{
 8001dd8:	b580      	push	{r7, lr}
 8001dda:	b084      	sub	sp, #16
 8001ddc:	af02      	add	r7, sp, #8
 8001dde:	6078      	str	r0, [r7, #4]
 8001de0:	6039      	str	r1, [r7, #0]
  if(NbrParams <= 1)
 8001de2:	687b      	ldr	r3, [r7, #4]
 8001de4:	2b01      	cmp	r3, #1
 8001de6:	d80d      	bhi.n	8001e04 <DSI_IO_WriteCmd+0x2c>
  {
   HAL_DSI_ShortWrite(&hdsi_discovery, LCD_OTM8009A_ID, DSI_DCS_SHORT_PKT_WRITE_P1, pParams[0], pParams[1]); 
 8001de8:	683b      	ldr	r3, [r7, #0]
 8001dea:	781b      	ldrb	r3, [r3, #0]
 8001dec:	461a      	mov	r2, r3
 8001dee:	683b      	ldr	r3, [r7, #0]
 8001df0:	3301      	adds	r3, #1
 8001df2:	781b      	ldrb	r3, [r3, #0]
 8001df4:	9300      	str	r3, [sp, #0]
 8001df6:	4613      	mov	r3, r2
 8001df8:	2215      	movs	r2, #21
 8001dfa:	2100      	movs	r1, #0
 8001dfc:	480a      	ldr	r0, [pc, #40]	; (8001e28 <DSI_IO_WriteCmd+0x50>)
 8001dfe:	f002 f823 	bl	8003e48 <HAL_DSI_ShortWrite>
  }
  else
  {
   HAL_DSI_LongWrite(&hdsi_discovery,  LCD_OTM8009A_ID, DSI_DCS_LONG_PKT_WRITE, NbrParams, pParams[NbrParams], pParams); 
  } 
}
 8001e02:	e00d      	b.n	8001e20 <DSI_IO_WriteCmd+0x48>
   HAL_DSI_LongWrite(&hdsi_discovery,  LCD_OTM8009A_ID, DSI_DCS_LONG_PKT_WRITE, NbrParams, pParams[NbrParams], pParams); 
 8001e04:	683a      	ldr	r2, [r7, #0]
 8001e06:	687b      	ldr	r3, [r7, #4]
 8001e08:	4413      	add	r3, r2
 8001e0a:	781b      	ldrb	r3, [r3, #0]
 8001e0c:	461a      	mov	r2, r3
 8001e0e:	683b      	ldr	r3, [r7, #0]
 8001e10:	9301      	str	r3, [sp, #4]
 8001e12:	9200      	str	r2, [sp, #0]
 8001e14:	687b      	ldr	r3, [r7, #4]
 8001e16:	2239      	movs	r2, #57	; 0x39
 8001e18:	2100      	movs	r1, #0
 8001e1a:	4803      	ldr	r0, [pc, #12]	; (8001e28 <DSI_IO_WriteCmd+0x50>)
 8001e1c:	f002 f836 	bl	8003e8c <HAL_DSI_LongWrite>
}
 8001e20:	bf00      	nop
 8001e22:	3708      	adds	r7, #8
 8001e24:	46bd      	mov	sp, r7
 8001e26:	bd80      	pop	{r7, pc}
 8001e28:	20005708 	.word	0x20005708

08001e2c <LCD_IO_GetID>:
  * @brief  Returns the ID of connected screen by checking the HDMI
  *        (adv7533 component) ID or LCD DSI (via TS ID) ID.
  * @retval LCD ID
  */
static uint16_t LCD_IO_GetID(void)
{ 
 8001e2c:	b480      	push	{r7}
 8001e2e:	af00      	add	r7, sp, #0
  else
  {
    return 0;
  }
#else 
  return LCD_DSI_ID; 
 8001e30:	2311      	movs	r3, #17
#endif /* USE_LCD_HDMI */
}
 8001e32:	4618      	mov	r0, r3
 8001e34:	46bd      	mov	sp, r7
 8001e36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e3a:	4770      	bx	lr

08001e3c <BSP_LCD_MspInit>:
/**
  * @brief  Initialize the BSP LCD Msp.
  * Application can surcharge if needed this function implementation
  */
__weak void BSP_LCD_MspInit(void)
{
 8001e3c:	b580      	push	{r7, lr}
 8001e3e:	b084      	sub	sp, #16
 8001e40:	af00      	add	r7, sp, #0
  /** @brief Enable the LTDC clock */
  __HAL_RCC_LTDC_CLK_ENABLE();
 8001e42:	4b32      	ldr	r3, [pc, #200]	; (8001f0c <BSP_LCD_MspInit+0xd0>)
 8001e44:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001e46:	4a31      	ldr	r2, [pc, #196]	; (8001f0c <BSP_LCD_MspInit+0xd0>)
 8001e48:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8001e4c:	6453      	str	r3, [r2, #68]	; 0x44
 8001e4e:	4b2f      	ldr	r3, [pc, #188]	; (8001f0c <BSP_LCD_MspInit+0xd0>)
 8001e50:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001e52:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8001e56:	60fb      	str	r3, [r7, #12]
 8001e58:	68fb      	ldr	r3, [r7, #12]

  /** @brief Toggle Sw reset of LTDC IP */
  __HAL_RCC_LTDC_FORCE_RESET();
 8001e5a:	4b2c      	ldr	r3, [pc, #176]	; (8001f0c <BSP_LCD_MspInit+0xd0>)
 8001e5c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001e5e:	4a2b      	ldr	r2, [pc, #172]	; (8001f0c <BSP_LCD_MspInit+0xd0>)
 8001e60:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8001e64:	6253      	str	r3, [r2, #36]	; 0x24
  __HAL_RCC_LTDC_RELEASE_RESET();
 8001e66:	4b29      	ldr	r3, [pc, #164]	; (8001f0c <BSP_LCD_MspInit+0xd0>)
 8001e68:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001e6a:	4a28      	ldr	r2, [pc, #160]	; (8001f0c <BSP_LCD_MspInit+0xd0>)
 8001e6c:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 8001e70:	6253      	str	r3, [r2, #36]	; 0x24

  /** @brief Enable the DMA2D clock */
  __HAL_RCC_DMA2D_CLK_ENABLE();
 8001e72:	4b26      	ldr	r3, [pc, #152]	; (8001f0c <BSP_LCD_MspInit+0xd0>)
 8001e74:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001e76:	4a25      	ldr	r2, [pc, #148]	; (8001f0c <BSP_LCD_MspInit+0xd0>)
 8001e78:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 8001e7c:	6313      	str	r3, [r2, #48]	; 0x30
 8001e7e:	4b23      	ldr	r3, [pc, #140]	; (8001f0c <BSP_LCD_MspInit+0xd0>)
 8001e80:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001e82:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8001e86:	60bb      	str	r3, [r7, #8]
 8001e88:	68bb      	ldr	r3, [r7, #8]

  /** @brief Toggle Sw reset of DMA2D IP */
  __HAL_RCC_DMA2D_FORCE_RESET();
 8001e8a:	4b20      	ldr	r3, [pc, #128]	; (8001f0c <BSP_LCD_MspInit+0xd0>)
 8001e8c:	691b      	ldr	r3, [r3, #16]
 8001e8e:	4a1f      	ldr	r2, [pc, #124]	; (8001f0c <BSP_LCD_MspInit+0xd0>)
 8001e90:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 8001e94:	6113      	str	r3, [r2, #16]
  __HAL_RCC_DMA2D_RELEASE_RESET();
 8001e96:	4b1d      	ldr	r3, [pc, #116]	; (8001f0c <BSP_LCD_MspInit+0xd0>)
 8001e98:	691b      	ldr	r3, [r3, #16]
 8001e9a:	4a1c      	ldr	r2, [pc, #112]	; (8001f0c <BSP_LCD_MspInit+0xd0>)
 8001e9c:	f423 0300 	bic.w	r3, r3, #8388608	; 0x800000
 8001ea0:	6113      	str	r3, [r2, #16]

  /** @brief Enable DSI Host and wrapper clocks */
  __HAL_RCC_DSI_CLK_ENABLE();
 8001ea2:	4b1a      	ldr	r3, [pc, #104]	; (8001f0c <BSP_LCD_MspInit+0xd0>)
 8001ea4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001ea6:	4a19      	ldr	r2, [pc, #100]	; (8001f0c <BSP_LCD_MspInit+0xd0>)
 8001ea8:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 8001eac:	6453      	str	r3, [r2, #68]	; 0x44
 8001eae:	4b17      	ldr	r3, [pc, #92]	; (8001f0c <BSP_LCD_MspInit+0xd0>)
 8001eb0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001eb2:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8001eb6:	607b      	str	r3, [r7, #4]
 8001eb8:	687b      	ldr	r3, [r7, #4]

  /** @brief Soft Reset the DSI Host and wrapper */
  __HAL_RCC_DSI_FORCE_RESET();
 8001eba:	4b14      	ldr	r3, [pc, #80]	; (8001f0c <BSP_LCD_MspInit+0xd0>)
 8001ebc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001ebe:	4a13      	ldr	r2, [pc, #76]	; (8001f0c <BSP_LCD_MspInit+0xd0>)
 8001ec0:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 8001ec4:	6253      	str	r3, [r2, #36]	; 0x24
  __HAL_RCC_DSI_RELEASE_RESET();
 8001ec6:	4b11      	ldr	r3, [pc, #68]	; (8001f0c <BSP_LCD_MspInit+0xd0>)
 8001ec8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001eca:	4a10      	ldr	r2, [pc, #64]	; (8001f0c <BSP_LCD_MspInit+0xd0>)
 8001ecc:	f023 6300 	bic.w	r3, r3, #134217728	; 0x8000000
 8001ed0:	6253      	str	r3, [r2, #36]	; 0x24

  /** @brief NVIC configuration for LTDC interrupt that is now enabled */
  HAL_NVIC_SetPriority(LTDC_IRQn, 3, 0);
 8001ed2:	2200      	movs	r2, #0
 8001ed4:	2103      	movs	r1, #3
 8001ed6:	2058      	movs	r0, #88	; 0x58
 8001ed8:	f000 fe6d 	bl	8002bb6 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(LTDC_IRQn);
 8001edc:	2058      	movs	r0, #88	; 0x58
 8001ede:	f000 fe86 	bl	8002bee <HAL_NVIC_EnableIRQ>

  /** @brief NVIC configuration for DMA2D interrupt that is now enabled */
  HAL_NVIC_SetPriority(DMA2D_IRQn, 3, 0);
 8001ee2:	2200      	movs	r2, #0
 8001ee4:	2103      	movs	r1, #3
 8001ee6:	205a      	movs	r0, #90	; 0x5a
 8001ee8:	f000 fe65 	bl	8002bb6 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2D_IRQn);
 8001eec:	205a      	movs	r0, #90	; 0x5a
 8001eee:	f000 fe7e 	bl	8002bee <HAL_NVIC_EnableIRQ>

  /** @brief NVIC configuration for DSI interrupt that is now enabled */
  HAL_NVIC_SetPriority(DSI_IRQn, 3, 0);
 8001ef2:	2200      	movs	r2, #0
 8001ef4:	2103      	movs	r1, #3
 8001ef6:	2062      	movs	r0, #98	; 0x62
 8001ef8:	f000 fe5d 	bl	8002bb6 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DSI_IRQn);
 8001efc:	2062      	movs	r0, #98	; 0x62
 8001efe:	f000 fe76 	bl	8002bee <HAL_NVIC_EnableIRQ>
}
 8001f02:	bf00      	nop
 8001f04:	3710      	adds	r7, #16
 8001f06:	46bd      	mov	sp, r7
 8001f08:	bd80      	pop	{r7, pc}
 8001f0a:	bf00      	nop
 8001f0c:	40023800 	.word	0x40023800

08001f10 <BSP_LCD_DrawPixel>:
  * @param  Xpos: X position
  * @param  Ypos: Y position
  * @param  RGB_Code: Pixel color in ARGB mode (8-8-8-8)
  */
void BSP_LCD_DrawPixel(uint16_t Xpos, uint16_t Ypos, uint32_t RGB_Code)
{
 8001f10:	b5b0      	push	{r4, r5, r7, lr}
 8001f12:	b082      	sub	sp, #8
 8001f14:	af00      	add	r7, sp, #0
 8001f16:	4603      	mov	r3, r0
 8001f18:	603a      	str	r2, [r7, #0]
 8001f1a:	80fb      	strh	r3, [r7, #6]
 8001f1c:	460b      	mov	r3, r1
 8001f1e:	80bb      	strh	r3, [r7, #4]
  /* Write data value to all SDRAM memory */
  *(__IO uint32_t*) (hltdc_discovery.LayerCfg[ActiveLayer].FBStartAdress + (4*(Ypos*BSP_LCD_GetXSize() + Xpos))) = RGB_Code;
 8001f20:	4b0c      	ldr	r3, [pc, #48]	; (8001f54 <BSP_LCD_DrawPixel+0x44>)
 8001f22:	681b      	ldr	r3, [r3, #0]
 8001f24:	4a0c      	ldr	r2, [pc, #48]	; (8001f58 <BSP_LCD_DrawPixel+0x48>)
 8001f26:	2134      	movs	r1, #52	; 0x34
 8001f28:	fb01 f303 	mul.w	r3, r1, r3
 8001f2c:	4413      	add	r3, r2
 8001f2e:	335c      	adds	r3, #92	; 0x5c
 8001f30:	681c      	ldr	r4, [r3, #0]
 8001f32:	88bd      	ldrh	r5, [r7, #4]
 8001f34:	f7ff fc70 	bl	8001818 <BSP_LCD_GetXSize>
 8001f38:	4603      	mov	r3, r0
 8001f3a:	fb03 f205 	mul.w	r2, r3, r5
 8001f3e:	88fb      	ldrh	r3, [r7, #6]
 8001f40:	4413      	add	r3, r2
 8001f42:	009b      	lsls	r3, r3, #2
 8001f44:	4423      	add	r3, r4
 8001f46:	461a      	mov	r2, r3
 8001f48:	683b      	ldr	r3, [r7, #0]
 8001f4a:	6013      	str	r3, [r2, #0]
}
 8001f4c:	bf00      	nop
 8001f4e:	3708      	adds	r7, #8
 8001f50:	46bd      	mov	sp, r7
 8001f52:	bdb0      	pop	{r4, r5, r7, pc}
 8001f54:	20000128 	.word	0x20000128
 8001f58:	20005660 	.word	0x20005660

08001f5c <DrawChar>:
  * @param  Xpos: Line where to display the character shape
  * @param  Ypos: Start column address
  * @param  c: Pointer to the character data
  */
static void DrawChar(uint16_t Xpos, uint16_t Ypos, const uint8_t *c)
{
 8001f5c:	b580      	push	{r7, lr}
 8001f5e:	b088      	sub	sp, #32
 8001f60:	af00      	add	r7, sp, #0
 8001f62:	4603      	mov	r3, r0
 8001f64:	603a      	str	r2, [r7, #0]
 8001f66:	80fb      	strh	r3, [r7, #6]
 8001f68:	460b      	mov	r3, r1
 8001f6a:	80bb      	strh	r3, [r7, #4]
  uint32_t i = 0, j = 0;
 8001f6c:	2300      	movs	r3, #0
 8001f6e:	61fb      	str	r3, [r7, #28]
 8001f70:	2300      	movs	r3, #0
 8001f72:	61bb      	str	r3, [r7, #24]
  uint16_t height, width;
  uint8_t  offset;
  uint8_t  *pchar;
  uint32_t line;

  height = DrawProp[ActiveLayer].pFont->Height;
 8001f74:	4b53      	ldr	r3, [pc, #332]	; (80020c4 <DrawChar+0x168>)
 8001f76:	681a      	ldr	r2, [r3, #0]
 8001f78:	4953      	ldr	r1, [pc, #332]	; (80020c8 <DrawChar+0x16c>)
 8001f7a:	4613      	mov	r3, r2
 8001f7c:	005b      	lsls	r3, r3, #1
 8001f7e:	4413      	add	r3, r2
 8001f80:	009b      	lsls	r3, r3, #2
 8001f82:	440b      	add	r3, r1
 8001f84:	3308      	adds	r3, #8
 8001f86:	681b      	ldr	r3, [r3, #0]
 8001f88:	88db      	ldrh	r3, [r3, #6]
 8001f8a:	827b      	strh	r3, [r7, #18]
  width  = DrawProp[ActiveLayer].pFont->Width;
 8001f8c:	4b4d      	ldr	r3, [pc, #308]	; (80020c4 <DrawChar+0x168>)
 8001f8e:	681a      	ldr	r2, [r3, #0]
 8001f90:	494d      	ldr	r1, [pc, #308]	; (80020c8 <DrawChar+0x16c>)
 8001f92:	4613      	mov	r3, r2
 8001f94:	005b      	lsls	r3, r3, #1
 8001f96:	4413      	add	r3, r2
 8001f98:	009b      	lsls	r3, r3, #2
 8001f9a:	440b      	add	r3, r1
 8001f9c:	3308      	adds	r3, #8
 8001f9e:	681b      	ldr	r3, [r3, #0]
 8001fa0:	889b      	ldrh	r3, [r3, #4]
 8001fa2:	823b      	strh	r3, [r7, #16]

  offset =  8 *((width + 7)/8) -  width ;
 8001fa4:	8a3b      	ldrh	r3, [r7, #16]
 8001fa6:	3307      	adds	r3, #7
 8001fa8:	2b00      	cmp	r3, #0
 8001faa:	da00      	bge.n	8001fae <DrawChar+0x52>
 8001fac:	3307      	adds	r3, #7
 8001fae:	10db      	asrs	r3, r3, #3
 8001fb0:	b2db      	uxtb	r3, r3
 8001fb2:	00db      	lsls	r3, r3, #3
 8001fb4:	b2da      	uxtb	r2, r3
 8001fb6:	8a3b      	ldrh	r3, [r7, #16]
 8001fb8:	b2db      	uxtb	r3, r3
 8001fba:	1ad3      	subs	r3, r2, r3
 8001fbc:	73fb      	strb	r3, [r7, #15]

  for(i = 0; i < height; i++)
 8001fbe:	2300      	movs	r3, #0
 8001fc0:	61fb      	str	r3, [r7, #28]
 8001fc2:	e076      	b.n	80020b2 <DrawChar+0x156>
  {
    pchar = ((uint8_t *)c + (width + 7)/8 * i);
 8001fc4:	8a3b      	ldrh	r3, [r7, #16]
 8001fc6:	3307      	adds	r3, #7
 8001fc8:	2b00      	cmp	r3, #0
 8001fca:	da00      	bge.n	8001fce <DrawChar+0x72>
 8001fcc:	3307      	adds	r3, #7
 8001fce:	10db      	asrs	r3, r3, #3
 8001fd0:	461a      	mov	r2, r3
 8001fd2:	69fb      	ldr	r3, [r7, #28]
 8001fd4:	fb03 f302 	mul.w	r3, r3, r2
 8001fd8:	683a      	ldr	r2, [r7, #0]
 8001fda:	4413      	add	r3, r2
 8001fdc:	60bb      	str	r3, [r7, #8]

    switch(((width + 7)/8))
 8001fde:	8a3b      	ldrh	r3, [r7, #16]
 8001fe0:	3307      	adds	r3, #7
 8001fe2:	2b00      	cmp	r3, #0
 8001fe4:	da00      	bge.n	8001fe8 <DrawChar+0x8c>
 8001fe6:	3307      	adds	r3, #7
 8001fe8:	10db      	asrs	r3, r3, #3
 8001fea:	2b01      	cmp	r3, #1
 8001fec:	d002      	beq.n	8001ff4 <DrawChar+0x98>
 8001fee:	2b02      	cmp	r3, #2
 8001ff0:	d004      	beq.n	8001ffc <DrawChar+0xa0>
 8001ff2:	e00c      	b.n	800200e <DrawChar+0xb2>
    {

    case 1:
      line =  pchar[0];
 8001ff4:	68bb      	ldr	r3, [r7, #8]
 8001ff6:	781b      	ldrb	r3, [r3, #0]
 8001ff8:	617b      	str	r3, [r7, #20]
      break;
 8001ffa:	e016      	b.n	800202a <DrawChar+0xce>

    case 2:
      line =  (pchar[0]<< 8) | pchar[1];
 8001ffc:	68bb      	ldr	r3, [r7, #8]
 8001ffe:	781b      	ldrb	r3, [r3, #0]
 8002000:	021b      	lsls	r3, r3, #8
 8002002:	68ba      	ldr	r2, [r7, #8]
 8002004:	3201      	adds	r2, #1
 8002006:	7812      	ldrb	r2, [r2, #0]
 8002008:	4313      	orrs	r3, r2
 800200a:	617b      	str	r3, [r7, #20]
      break;
 800200c:	e00d      	b.n	800202a <DrawChar+0xce>

    case 3:
    default:
      line =  (pchar[0]<< 16) | (pchar[1]<< 8) | pchar[2];
 800200e:	68bb      	ldr	r3, [r7, #8]
 8002010:	781b      	ldrb	r3, [r3, #0]
 8002012:	041a      	lsls	r2, r3, #16
 8002014:	68bb      	ldr	r3, [r7, #8]
 8002016:	3301      	adds	r3, #1
 8002018:	781b      	ldrb	r3, [r3, #0]
 800201a:	021b      	lsls	r3, r3, #8
 800201c:	4313      	orrs	r3, r2
 800201e:	68ba      	ldr	r2, [r7, #8]
 8002020:	3202      	adds	r2, #2
 8002022:	7812      	ldrb	r2, [r2, #0]
 8002024:	4313      	orrs	r3, r2
 8002026:	617b      	str	r3, [r7, #20]
      break;
 8002028:	bf00      	nop
    }

    for (j = 0; j < width; j++)
 800202a:	2300      	movs	r3, #0
 800202c:	61bb      	str	r3, [r7, #24]
 800202e:	e036      	b.n	800209e <DrawChar+0x142>
    {
      if(line & (1 << (width- j + offset- 1)))
 8002030:	8a3a      	ldrh	r2, [r7, #16]
 8002032:	69bb      	ldr	r3, [r7, #24]
 8002034:	1ad2      	subs	r2, r2, r3
 8002036:	7bfb      	ldrb	r3, [r7, #15]
 8002038:	4413      	add	r3, r2
 800203a:	3b01      	subs	r3, #1
 800203c:	2201      	movs	r2, #1
 800203e:	fa02 f303 	lsl.w	r3, r2, r3
 8002042:	461a      	mov	r2, r3
 8002044:	697b      	ldr	r3, [r7, #20]
 8002046:	4013      	ands	r3, r2
 8002048:	2b00      	cmp	r3, #0
 800204a:	d012      	beq.n	8002072 <DrawChar+0x116>
      {
        BSP_LCD_DrawPixel((Xpos + j), Ypos, DrawProp[ActiveLayer].TextColor);
 800204c:	69bb      	ldr	r3, [r7, #24]
 800204e:	b29a      	uxth	r2, r3
 8002050:	88fb      	ldrh	r3, [r7, #6]
 8002052:	4413      	add	r3, r2
 8002054:	b298      	uxth	r0, r3
 8002056:	4b1b      	ldr	r3, [pc, #108]	; (80020c4 <DrawChar+0x168>)
 8002058:	681a      	ldr	r2, [r3, #0]
 800205a:	491b      	ldr	r1, [pc, #108]	; (80020c8 <DrawChar+0x16c>)
 800205c:	4613      	mov	r3, r2
 800205e:	005b      	lsls	r3, r3, #1
 8002060:	4413      	add	r3, r2
 8002062:	009b      	lsls	r3, r3, #2
 8002064:	440b      	add	r3, r1
 8002066:	681a      	ldr	r2, [r3, #0]
 8002068:	88bb      	ldrh	r3, [r7, #4]
 800206a:	4619      	mov	r1, r3
 800206c:	f7ff ff50 	bl	8001f10 <BSP_LCD_DrawPixel>
 8002070:	e012      	b.n	8002098 <DrawChar+0x13c>
      }
      else
      {
        BSP_LCD_DrawPixel((Xpos + j), Ypos, DrawProp[ActiveLayer].BackColor);
 8002072:	69bb      	ldr	r3, [r7, #24]
 8002074:	b29a      	uxth	r2, r3
 8002076:	88fb      	ldrh	r3, [r7, #6]
 8002078:	4413      	add	r3, r2
 800207a:	b298      	uxth	r0, r3
 800207c:	4b11      	ldr	r3, [pc, #68]	; (80020c4 <DrawChar+0x168>)
 800207e:	681a      	ldr	r2, [r3, #0]
 8002080:	4911      	ldr	r1, [pc, #68]	; (80020c8 <DrawChar+0x16c>)
 8002082:	4613      	mov	r3, r2
 8002084:	005b      	lsls	r3, r3, #1
 8002086:	4413      	add	r3, r2
 8002088:	009b      	lsls	r3, r3, #2
 800208a:	440b      	add	r3, r1
 800208c:	3304      	adds	r3, #4
 800208e:	681a      	ldr	r2, [r3, #0]
 8002090:	88bb      	ldrh	r3, [r7, #4]
 8002092:	4619      	mov	r1, r3
 8002094:	f7ff ff3c 	bl	8001f10 <BSP_LCD_DrawPixel>
    for (j = 0; j < width; j++)
 8002098:	69bb      	ldr	r3, [r7, #24]
 800209a:	3301      	adds	r3, #1
 800209c:	61bb      	str	r3, [r7, #24]
 800209e:	8a3b      	ldrh	r3, [r7, #16]
 80020a0:	69ba      	ldr	r2, [r7, #24]
 80020a2:	429a      	cmp	r2, r3
 80020a4:	d3c4      	bcc.n	8002030 <DrawChar+0xd4>
      }
    }
    Ypos++;
 80020a6:	88bb      	ldrh	r3, [r7, #4]
 80020a8:	3301      	adds	r3, #1
 80020aa:	80bb      	strh	r3, [r7, #4]
  for(i = 0; i < height; i++)
 80020ac:	69fb      	ldr	r3, [r7, #28]
 80020ae:	3301      	adds	r3, #1
 80020b0:	61fb      	str	r3, [r7, #28]
 80020b2:	8a7b      	ldrh	r3, [r7, #18]
 80020b4:	69fa      	ldr	r2, [r7, #28]
 80020b6:	429a      	cmp	r2, r3
 80020b8:	d384      	bcc.n	8001fc4 <DrawChar+0x68>
  }
}
 80020ba:	bf00      	nop
 80020bc:	bf00      	nop
 80020be:	3720      	adds	r7, #32
 80020c0:	46bd      	mov	sp, r7
 80020c2:	bd80      	pop	{r7, pc}
 80020c4:	20000128 	.word	0x20000128
 80020c8:	2000012c 	.word	0x2000012c

080020cc <LL_FillBuffer>:
  * @param  ySize: Buffer height
  * @param  OffLine: Offset
  * @param  ColorIndex: Color index
  */
static void LL_FillBuffer(uint32_t LayerIndex, void *pDst, uint32_t xSize, uint32_t ySize, uint32_t OffLine, uint32_t ColorIndex)
{
 80020cc:	b580      	push	{r7, lr}
 80020ce:	b086      	sub	sp, #24
 80020d0:	af02      	add	r7, sp, #8
 80020d2:	60f8      	str	r0, [r7, #12]
 80020d4:	60b9      	str	r1, [r7, #8]
 80020d6:	607a      	str	r2, [r7, #4]
 80020d8:	603b      	str	r3, [r7, #0]
  /* Register to memory mode with ARGB8888 as color Mode */
  hdma2d_discovery.Init.Mode         = DMA2D_R2M;
 80020da:	4b16      	ldr	r3, [pc, #88]	; (8002134 <LL_FillBuffer+0x68>)
 80020dc:	f44f 3240 	mov.w	r2, #196608	; 0x30000
 80020e0:	605a      	str	r2, [r3, #4]
  hdma2d_discovery.Init.ColorMode    = DMA2D_OUTPUT_ARGB8888;
 80020e2:	4b14      	ldr	r3, [pc, #80]	; (8002134 <LL_FillBuffer+0x68>)
 80020e4:	2200      	movs	r2, #0
 80020e6:	609a      	str	r2, [r3, #8]
  hdma2d_discovery.Init.OutputOffset = OffLine;
 80020e8:	4a12      	ldr	r2, [pc, #72]	; (8002134 <LL_FillBuffer+0x68>)
 80020ea:	69bb      	ldr	r3, [r7, #24]
 80020ec:	60d3      	str	r3, [r2, #12]

  hdma2d_discovery.Instance = DMA2D;
 80020ee:	4b11      	ldr	r3, [pc, #68]	; (8002134 <LL_FillBuffer+0x68>)
 80020f0:	4a11      	ldr	r2, [pc, #68]	; (8002138 <LL_FillBuffer+0x6c>)
 80020f2:	601a      	str	r2, [r3, #0]

  /* DMA2D Initialization */
  if(HAL_DMA2D_Init(&hdma2d_discovery) == HAL_OK)
 80020f4:	480f      	ldr	r0, [pc, #60]	; (8002134 <LL_FillBuffer+0x68>)
 80020f6:	f000 ffcf 	bl	8003098 <HAL_DMA2D_Init>
 80020fa:	4603      	mov	r3, r0
 80020fc:	2b00      	cmp	r3, #0
 80020fe:	d115      	bne.n	800212c <LL_FillBuffer+0x60>
  {
    if(HAL_DMA2D_ConfigLayer(&hdma2d_discovery, LayerIndex) == HAL_OK)
 8002100:	68f9      	ldr	r1, [r7, #12]
 8002102:	480c      	ldr	r0, [pc, #48]	; (8002134 <LL_FillBuffer+0x68>)
 8002104:	f001 f940 	bl	8003388 <HAL_DMA2D_ConfigLayer>
 8002108:	4603      	mov	r3, r0
 800210a:	2b00      	cmp	r3, #0
 800210c:	d10e      	bne.n	800212c <LL_FillBuffer+0x60>
    {
      if (HAL_DMA2D_Start(&hdma2d_discovery, ColorIndex, (uint32_t)pDst, xSize, ySize) == HAL_OK)
 800210e:	68ba      	ldr	r2, [r7, #8]
 8002110:	683b      	ldr	r3, [r7, #0]
 8002112:	9300      	str	r3, [sp, #0]
 8002114:	687b      	ldr	r3, [r7, #4]
 8002116:	69f9      	ldr	r1, [r7, #28]
 8002118:	4806      	ldr	r0, [pc, #24]	; (8002134 <LL_FillBuffer+0x68>)
 800211a:	f001 f821 	bl	8003160 <HAL_DMA2D_Start>
 800211e:	4603      	mov	r3, r0
 8002120:	2b00      	cmp	r3, #0
 8002122:	d103      	bne.n	800212c <LL_FillBuffer+0x60>
      {
        /* Polling For DMA transfer */
        HAL_DMA2D_PollForTransfer(&hdma2d_discovery, 10);
 8002124:	210a      	movs	r1, #10
 8002126:	4803      	ldr	r0, [pc, #12]	; (8002134 <LL_FillBuffer+0x68>)
 8002128:	f001 f845 	bl	80031b6 <HAL_DMA2D_PollForTransfer>
      }
    }
  }
}
 800212c:	bf00      	nop
 800212e:	3710      	adds	r7, #16
 8002130:	46bd      	mov	sp, r7
 8002132:	bd80      	pop	{r7, pc}
 8002134:	20005608 	.word	0x20005608
 8002138:	4002b000 	.word	0x4002b000

0800213c <LL_ConvertLineToARGB8888>:
  * @param  pDst: Output color
  * @param  xSize: Buffer width
  * @param  ColorMode: Input color mode
  */
static void LL_ConvertLineToARGB8888(void *pSrc, void *pDst, uint32_t xSize, uint32_t ColorMode)
{
 800213c:	b580      	push	{r7, lr}
 800213e:	b086      	sub	sp, #24
 8002140:	af02      	add	r7, sp, #8
 8002142:	60f8      	str	r0, [r7, #12]
 8002144:	60b9      	str	r1, [r7, #8]
 8002146:	607a      	str	r2, [r7, #4]
 8002148:	603b      	str	r3, [r7, #0]
  /* Configure the DMA2D Mode, Color Mode and output offset */
  hdma2d_discovery.Init.Mode         = DMA2D_M2M_PFC;
 800214a:	4b1c      	ldr	r3, [pc, #112]	; (80021bc <LL_ConvertLineToARGB8888+0x80>)
 800214c:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 8002150:	605a      	str	r2, [r3, #4]
  hdma2d_discovery.Init.ColorMode    = DMA2D_OUTPUT_ARGB8888;
 8002152:	4b1a      	ldr	r3, [pc, #104]	; (80021bc <LL_ConvertLineToARGB8888+0x80>)
 8002154:	2200      	movs	r2, #0
 8002156:	609a      	str	r2, [r3, #8]
  hdma2d_discovery.Init.OutputOffset = 0;
 8002158:	4b18      	ldr	r3, [pc, #96]	; (80021bc <LL_ConvertLineToARGB8888+0x80>)
 800215a:	2200      	movs	r2, #0
 800215c:	60da      	str	r2, [r3, #12]

  /* Foreground Configuration */
  hdma2d_discovery.LayerCfg[1].AlphaMode = DMA2D_NO_MODIF_ALPHA;
 800215e:	4b17      	ldr	r3, [pc, #92]	; (80021bc <LL_ConvertLineToARGB8888+0x80>)
 8002160:	2200      	movs	r2, #0
 8002162:	641a      	str	r2, [r3, #64]	; 0x40
  hdma2d_discovery.LayerCfg[1].InputAlpha = 0xFF;
 8002164:	4b15      	ldr	r3, [pc, #84]	; (80021bc <LL_ConvertLineToARGB8888+0x80>)
 8002166:	22ff      	movs	r2, #255	; 0xff
 8002168:	645a      	str	r2, [r3, #68]	; 0x44
  hdma2d_discovery.LayerCfg[1].InputColorMode = ColorMode;
 800216a:	4a14      	ldr	r2, [pc, #80]	; (80021bc <LL_ConvertLineToARGB8888+0x80>)
 800216c:	683b      	ldr	r3, [r7, #0]
 800216e:	63d3      	str	r3, [r2, #60]	; 0x3c
  hdma2d_discovery.LayerCfg[1].InputOffset = 0;
 8002170:	4b12      	ldr	r3, [pc, #72]	; (80021bc <LL_ConvertLineToARGB8888+0x80>)
 8002172:	2200      	movs	r2, #0
 8002174:	639a      	str	r2, [r3, #56]	; 0x38

  hdma2d_discovery.Instance = DMA2D;
 8002176:	4b11      	ldr	r3, [pc, #68]	; (80021bc <LL_ConvertLineToARGB8888+0x80>)
 8002178:	4a11      	ldr	r2, [pc, #68]	; (80021c0 <LL_ConvertLineToARGB8888+0x84>)
 800217a:	601a      	str	r2, [r3, #0]

  /* DMA2D Initialization */
  if(HAL_DMA2D_Init(&hdma2d_discovery) == HAL_OK)
 800217c:	480f      	ldr	r0, [pc, #60]	; (80021bc <LL_ConvertLineToARGB8888+0x80>)
 800217e:	f000 ff8b 	bl	8003098 <HAL_DMA2D_Init>
 8002182:	4603      	mov	r3, r0
 8002184:	2b00      	cmp	r3, #0
 8002186:	d115      	bne.n	80021b4 <LL_ConvertLineToARGB8888+0x78>
  {
    if(HAL_DMA2D_ConfigLayer(&hdma2d_discovery, 1) == HAL_OK)
 8002188:	2101      	movs	r1, #1
 800218a:	480c      	ldr	r0, [pc, #48]	; (80021bc <LL_ConvertLineToARGB8888+0x80>)
 800218c:	f001 f8fc 	bl	8003388 <HAL_DMA2D_ConfigLayer>
 8002190:	4603      	mov	r3, r0
 8002192:	2b00      	cmp	r3, #0
 8002194:	d10e      	bne.n	80021b4 <LL_ConvertLineToARGB8888+0x78>
    {
      if (HAL_DMA2D_Start(&hdma2d_discovery, (uint32_t)pSrc, (uint32_t)pDst, xSize, 1) == HAL_OK)
 8002196:	68f9      	ldr	r1, [r7, #12]
 8002198:	68ba      	ldr	r2, [r7, #8]
 800219a:	2301      	movs	r3, #1
 800219c:	9300      	str	r3, [sp, #0]
 800219e:	687b      	ldr	r3, [r7, #4]
 80021a0:	4806      	ldr	r0, [pc, #24]	; (80021bc <LL_ConvertLineToARGB8888+0x80>)
 80021a2:	f000 ffdd 	bl	8003160 <HAL_DMA2D_Start>
 80021a6:	4603      	mov	r3, r0
 80021a8:	2b00      	cmp	r3, #0
 80021aa:	d103      	bne.n	80021b4 <LL_ConvertLineToARGB8888+0x78>
      {
        /* Polling For DMA transfer */
        HAL_DMA2D_PollForTransfer(&hdma2d_discovery, 10);
 80021ac:	210a      	movs	r1, #10
 80021ae:	4803      	ldr	r0, [pc, #12]	; (80021bc <LL_ConvertLineToARGB8888+0x80>)
 80021b0:	f001 f801 	bl	80031b6 <HAL_DMA2D_PollForTransfer>
      }
    }
  }
}
 80021b4:	bf00      	nop
 80021b6:	3710      	adds	r7, #16
 80021b8:	46bd      	mov	sp, r7
 80021ba:	bd80      	pop	{r7, pc}
 80021bc:	20005608 	.word	0x20005608
 80021c0:	4002b000 	.word	0x4002b000

080021c4 <BSP_SD_Init>:
/**
  * @brief  Initializes the SD card device.
  * @retval SD status
  */
uint8_t BSP_SD_Init(void)
{
 80021c4:	b580      	push	{r7, lr}
 80021c6:	b082      	sub	sp, #8
 80021c8:	af00      	add	r7, sp, #0
  uint8_t sd_state = MSD_OK;
 80021ca:	2300      	movs	r3, #0
 80021cc:	71fb      	strb	r3, [r7, #7]

  /* PLLSAI is dedicated to LCD periph. Do not use it to get 48MHz*/

  /* uSD device interface configuration */
    uSdHandle.Instance = SDMMC2;
 80021ce:	4b20      	ldr	r3, [pc, #128]	; (8002250 <BSP_SD_Init+0x8c>)
 80021d0:	4a20      	ldr	r2, [pc, #128]	; (8002254 <BSP_SD_Init+0x90>)
 80021d2:	601a      	str	r2, [r3, #0]
    uSdHandle.Init.ClockEdge           = SDMMC_CLOCK_EDGE_RISING;
 80021d4:	4b1e      	ldr	r3, [pc, #120]	; (8002250 <BSP_SD_Init+0x8c>)
 80021d6:	2200      	movs	r2, #0
 80021d8:	605a      	str	r2, [r3, #4]
    uSdHandle.Init.ClockBypass         = SDMMC_CLOCK_BYPASS_DISABLE;
 80021da:	4b1d      	ldr	r3, [pc, #116]	; (8002250 <BSP_SD_Init+0x8c>)
 80021dc:	2200      	movs	r2, #0
 80021de:	609a      	str	r2, [r3, #8]
    uSdHandle.Init.ClockPowerSave      = SDMMC_CLOCK_POWER_SAVE_DISABLE;
 80021e0:	4b1b      	ldr	r3, [pc, #108]	; (8002250 <BSP_SD_Init+0x8c>)
 80021e2:	2200      	movs	r2, #0
 80021e4:	60da      	str	r2, [r3, #12]
    uSdHandle.Init.BusWide             = SDMMC_BUS_WIDE_1B;
 80021e6:	4b1a      	ldr	r3, [pc, #104]	; (8002250 <BSP_SD_Init+0x8c>)
 80021e8:	2200      	movs	r2, #0
 80021ea:	611a      	str	r2, [r3, #16]
    uSdHandle.Init.HardwareFlowControl = SDMMC_HARDWARE_FLOW_CONTROL_DISABLE;
 80021ec:	4b18      	ldr	r3, [pc, #96]	; (8002250 <BSP_SD_Init+0x8c>)
 80021ee:	2200      	movs	r2, #0
 80021f0:	615a      	str	r2, [r3, #20]
    uSdHandle.Init.ClockDiv            = SDMMC_TRANSFER_CLK_DIV;
 80021f2:	4b17      	ldr	r3, [pc, #92]	; (8002250 <BSP_SD_Init+0x8c>)
 80021f4:	2200      	movs	r2, #0
 80021f6:	619a      	str	r2, [r3, #24]

  /* Msp SD Detect pin initialization */
  BSP_SD_Detect_MspInit(&uSdHandle, NULL);
 80021f8:	2100      	movs	r1, #0
 80021fa:	4815      	ldr	r0, [pc, #84]	; (8002250 <BSP_SD_Init+0x8c>)
 80021fc:	f000 f980 	bl	8002500 <BSP_SD_Detect_MspInit>
  if(BSP_SD_IsDetected() != SD_PRESENT)   /* Check if SD card is present */
 8002200:	f000 f82a 	bl	8002258 <BSP_SD_IsDetected>
 8002204:	4603      	mov	r3, r0
 8002206:	2b01      	cmp	r3, #1
 8002208:	d001      	beq.n	800220e <BSP_SD_Init+0x4a>
  {
    return MSD_ERROR_SD_NOT_PRESENT;
 800220a:	2302      	movs	r3, #2
 800220c:	e01c      	b.n	8002248 <BSP_SD_Init+0x84>
  }

  /* Msp SD initialization */
  BSP_SD_MspInit(&uSdHandle, NULL);
 800220e:	2100      	movs	r1, #0
 8002210:	480f      	ldr	r0, [pc, #60]	; (8002250 <BSP_SD_Init+0x8c>)
 8002212:	f000 f871 	bl	80022f8 <BSP_SD_MspInit>

  /* HAL SD initialization */
  if(HAL_SD_Init(&uSdHandle) != HAL_OK)
 8002216:	480e      	ldr	r0, [pc, #56]	; (8002250 <BSP_SD_Init+0x8c>)
 8002218:	f003 fcec 	bl	8005bf4 <HAL_SD_Init>
 800221c:	4603      	mov	r3, r0
 800221e:	2b00      	cmp	r3, #0
 8002220:	d001      	beq.n	8002226 <BSP_SD_Init+0x62>
  {
    sd_state = MSD_ERROR;
 8002222:	2301      	movs	r3, #1
 8002224:	71fb      	strb	r3, [r7, #7]
  }

  /* Configure SD Bus width */
  if(sd_state == MSD_OK)
 8002226:	79fb      	ldrb	r3, [r7, #7]
 8002228:	2b00      	cmp	r3, #0
 800222a:	d10c      	bne.n	8002246 <BSP_SD_Init+0x82>
  {
    /* Enable wide operation */
    if(HAL_SD_ConfigWideBusOperation(&uSdHandle, SDMMC_BUS_WIDE_4B) != HAL_OK)
 800222c:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8002230:	4807      	ldr	r0, [pc, #28]	; (8002250 <BSP_SD_Init+0x8c>)
 8002232:	f004 fad5 	bl	80067e0 <HAL_SD_ConfigWideBusOperation>
 8002236:	4603      	mov	r3, r0
 8002238:	2b00      	cmp	r3, #0
 800223a:	d002      	beq.n	8002242 <BSP_SD_Init+0x7e>
    {
      sd_state = MSD_ERROR;
 800223c:	2301      	movs	r3, #1
 800223e:	71fb      	strb	r3, [r7, #7]
 8002240:	e001      	b.n	8002246 <BSP_SD_Init+0x82>
    }
    else
    {
      sd_state = MSD_OK;
 8002242:	2300      	movs	r3, #0
 8002244:	71fb      	strb	r3, [r7, #7]
    }
  }
  return  sd_state;
 8002246:	79fb      	ldrb	r3, [r7, #7]
}
 8002248:	4618      	mov	r0, r3
 800224a:	3708      	adds	r7, #8
 800224c:	46bd      	mov	sp, r7
 800224e:	bd80      	pop	{r7, pc}
 8002250:	20005724 	.word	0x20005724
 8002254:	40011c00 	.word	0x40011c00

08002258 <BSP_SD_IsDetected>:
/**
 * @brief  Detects if SD card is correctly plugged in the memory slot or not.
 * @retval Returns if SD is detected or not
 */
uint8_t BSP_SD_IsDetected(void)
{
 8002258:	b580      	push	{r7, lr}
 800225a:	b082      	sub	sp, #8
 800225c:	af00      	add	r7, sp, #0
  __IO uint8_t  status = SD_PRESENT;
 800225e:	2301      	movs	r3, #1
 8002260:	71fb      	strb	r3, [r7, #7]

  /* Check SD card detect pin */
  if (HAL_GPIO_ReadPin(SD_DETECT_GPIO_PORT, SD_DETECT_PIN) == GPIO_PIN_SET)
 8002262:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8002266:	4807      	ldr	r0, [pc, #28]	; (8002284 <BSP_SD_IsDetected+0x2c>)
 8002268:	f002 f854 	bl	8004314 <HAL_GPIO_ReadPin>
 800226c:	4603      	mov	r3, r0
 800226e:	2b01      	cmp	r3, #1
 8002270:	d101      	bne.n	8002276 <BSP_SD_IsDetected+0x1e>
  {
    status = SD_NOT_PRESENT;
 8002272:	2300      	movs	r3, #0
 8002274:	71fb      	strb	r3, [r7, #7]
  }

    return status;
 8002276:	79fb      	ldrb	r3, [r7, #7]
 8002278:	b2db      	uxtb	r3, r3
}
 800227a:	4618      	mov	r0, r3
 800227c:	3708      	adds	r7, #8
 800227e:	46bd      	mov	sp, r7
 8002280:	bd80      	pop	{r7, pc}
 8002282:	bf00      	nop
 8002284:	40022000 	.word	0x40022000

08002288 <BSP_SD_ReadBlocks>:
  * @param  NumOfBlocks: Number of SD blocks to read
  * @param  Timeout: Timeout for read operation
  * @retval SD status
  */
uint8_t BSP_SD_ReadBlocks(uint32_t *pData, uint32_t ReadAddr, uint32_t NumOfBlocks, uint32_t Timeout)
{
 8002288:	b580      	push	{r7, lr}
 800228a:	b086      	sub	sp, #24
 800228c:	af02      	add	r7, sp, #8
 800228e:	60f8      	str	r0, [r7, #12]
 8002290:	60b9      	str	r1, [r7, #8]
 8002292:	607a      	str	r2, [r7, #4]
 8002294:	603b      	str	r3, [r7, #0]
  if(HAL_SD_ReadBlocks(&uSdHandle, (uint8_t *)pData, ReadAddr, NumOfBlocks, Timeout) != HAL_OK)
 8002296:	683b      	ldr	r3, [r7, #0]
 8002298:	9300      	str	r3, [sp, #0]
 800229a:	687b      	ldr	r3, [r7, #4]
 800229c:	68ba      	ldr	r2, [r7, #8]
 800229e:	68f9      	ldr	r1, [r7, #12]
 80022a0:	4806      	ldr	r0, [pc, #24]	; (80022bc <BSP_SD_ReadBlocks+0x34>)
 80022a2:	f003 fd69 	bl	8005d78 <HAL_SD_ReadBlocks>
 80022a6:	4603      	mov	r3, r0
 80022a8:	2b00      	cmp	r3, #0
 80022aa:	d001      	beq.n	80022b0 <BSP_SD_ReadBlocks+0x28>
  {
    return MSD_ERROR;
 80022ac:	2301      	movs	r3, #1
 80022ae:	e000      	b.n	80022b2 <BSP_SD_ReadBlocks+0x2a>
  }
  else
  {
    return MSD_OK;
 80022b0:	2300      	movs	r3, #0
  }
}
 80022b2:	4618      	mov	r0, r3
 80022b4:	3710      	adds	r7, #16
 80022b6:	46bd      	mov	sp, r7
 80022b8:	bd80      	pop	{r7, pc}
 80022ba:	bf00      	nop
 80022bc:	20005724 	.word	0x20005724

080022c0 <BSP_SD_WriteBlocks>:
  * @param  NumOfBlocks: Number of SD blocks to write
  * @param  Timeout: Timeout for write operation
  * @retval SD status
  */
uint8_t BSP_SD_WriteBlocks(uint32_t *pData, uint32_t WriteAddr, uint32_t NumOfBlocks, uint32_t Timeout)
{
 80022c0:	b580      	push	{r7, lr}
 80022c2:	b086      	sub	sp, #24
 80022c4:	af02      	add	r7, sp, #8
 80022c6:	60f8      	str	r0, [r7, #12]
 80022c8:	60b9      	str	r1, [r7, #8]
 80022ca:	607a      	str	r2, [r7, #4]
 80022cc:	603b      	str	r3, [r7, #0]
  if(HAL_SD_WriteBlocks(&uSdHandle, (uint8_t *)pData, WriteAddr, NumOfBlocks, Timeout) != HAL_OK)
 80022ce:	683b      	ldr	r3, [r7, #0]
 80022d0:	9300      	str	r3, [sp, #0]
 80022d2:	687b      	ldr	r3, [r7, #4]
 80022d4:	68ba      	ldr	r2, [r7, #8]
 80022d6:	68f9      	ldr	r1, [r7, #12]
 80022d8:	4806      	ldr	r0, [pc, #24]	; (80022f4 <BSP_SD_WriteBlocks+0x34>)
 80022da:	f003 ff2b 	bl	8006134 <HAL_SD_WriteBlocks>
 80022de:	4603      	mov	r3, r0
 80022e0:	2b00      	cmp	r3, #0
 80022e2:	d001      	beq.n	80022e8 <BSP_SD_WriteBlocks+0x28>
  {
    return MSD_ERROR;
 80022e4:	2301      	movs	r3, #1
 80022e6:	e000      	b.n	80022ea <BSP_SD_WriteBlocks+0x2a>
  }
  else
  {
    return MSD_OK;
 80022e8:	2300      	movs	r3, #0
  }
}
 80022ea:	4618      	mov	r0, r3
 80022ec:	3710      	adds	r7, #16
 80022ee:	46bd      	mov	sp, r7
 80022f0:	bd80      	pop	{r7, pc}
 80022f2:	bf00      	nop
 80022f4:	20005724 	.word	0x20005724

080022f8 <BSP_SD_MspInit>:
  * @brief  Initializes the SD MSP.
  * @param  hsd: SD handle
  * @param  Params : pointer on additional configuration parameters, can be NULL.
  */
__weak void BSP_SD_MspInit(SD_HandleTypeDef *hsd, void *Params)
{
 80022f8:	b580      	push	{r7, lr}
 80022fa:	b08c      	sub	sp, #48	; 0x30
 80022fc:	af00      	add	r7, sp, #0
 80022fe:	6078      	str	r0, [r7, #4]
 8002300:	6039      	str	r1, [r7, #0]
  static DMA_HandleTypeDef dma_rx_handle;
  static DMA_HandleTypeDef dma_tx_handle;
  GPIO_InitTypeDef gpio_init_structure;

  /* Enable SDMMC2 clock */
  __HAL_RCC_SDMMC2_CLK_ENABLE();
 8002302:	4b77      	ldr	r3, [pc, #476]	; (80024e0 <BSP_SD_MspInit+0x1e8>)
 8002304:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002306:	4a76      	ldr	r2, [pc, #472]	; (80024e0 <BSP_SD_MspInit+0x1e8>)
 8002308:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800230c:	6453      	str	r3, [r2, #68]	; 0x44
 800230e:	4b74      	ldr	r3, [pc, #464]	; (80024e0 <BSP_SD_MspInit+0x1e8>)
 8002310:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002312:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002316:	61bb      	str	r3, [r7, #24]
 8002318:	69bb      	ldr	r3, [r7, #24]

  /* Enable DMA2 clocks */
  __DMAx_TxRx_CLK_ENABLE();
 800231a:	4b71      	ldr	r3, [pc, #452]	; (80024e0 <BSP_SD_MspInit+0x1e8>)
 800231c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800231e:	4a70      	ldr	r2, [pc, #448]	; (80024e0 <BSP_SD_MspInit+0x1e8>)
 8002320:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8002324:	6313      	str	r3, [r2, #48]	; 0x30
 8002326:	4b6e      	ldr	r3, [pc, #440]	; (80024e0 <BSP_SD_MspInit+0x1e8>)
 8002328:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800232a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800232e:	617b      	str	r3, [r7, #20]
 8002330:	697b      	ldr	r3, [r7, #20]

  /* Enable GPIOs clock */
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8002332:	4b6b      	ldr	r3, [pc, #428]	; (80024e0 <BSP_SD_MspInit+0x1e8>)
 8002334:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002336:	4a6a      	ldr	r2, [pc, #424]	; (80024e0 <BSP_SD_MspInit+0x1e8>)
 8002338:	f043 0302 	orr.w	r3, r3, #2
 800233c:	6313      	str	r3, [r2, #48]	; 0x30
 800233e:	4b68      	ldr	r3, [pc, #416]	; (80024e0 <BSP_SD_MspInit+0x1e8>)
 8002340:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002342:	f003 0302 	and.w	r3, r3, #2
 8002346:	613b      	str	r3, [r7, #16]
 8002348:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 800234a:	4b65      	ldr	r3, [pc, #404]	; (80024e0 <BSP_SD_MspInit+0x1e8>)
 800234c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800234e:	4a64      	ldr	r2, [pc, #400]	; (80024e0 <BSP_SD_MspInit+0x1e8>)
 8002350:	f043 0308 	orr.w	r3, r3, #8
 8002354:	6313      	str	r3, [r2, #48]	; 0x30
 8002356:	4b62      	ldr	r3, [pc, #392]	; (80024e0 <BSP_SD_MspInit+0x1e8>)
 8002358:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800235a:	f003 0308 	and.w	r3, r3, #8
 800235e:	60fb      	str	r3, [r7, #12]
 8002360:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 8002362:	4b5f      	ldr	r3, [pc, #380]	; (80024e0 <BSP_SD_MspInit+0x1e8>)
 8002364:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002366:	4a5e      	ldr	r2, [pc, #376]	; (80024e0 <BSP_SD_MspInit+0x1e8>)
 8002368:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800236c:	6313      	str	r3, [r2, #48]	; 0x30
 800236e:	4b5c      	ldr	r3, [pc, #368]	; (80024e0 <BSP_SD_MspInit+0x1e8>)
 8002370:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002372:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002376:	60bb      	str	r3, [r7, #8]
 8002378:	68bb      	ldr	r3, [r7, #8]
  
  /* Common GPIO configuration */
  gpio_init_structure.Mode      = GPIO_MODE_AF_PP;
 800237a:	2302      	movs	r3, #2
 800237c:	623b      	str	r3, [r7, #32]
  gpio_init_structure.Pull      = GPIO_PULLUP;
 800237e:	2301      	movs	r3, #1
 8002380:	627b      	str	r3, [r7, #36]	; 0x24
  gpio_init_structure.Speed     = GPIO_SPEED_HIGH;
 8002382:	2303      	movs	r3, #3
 8002384:	62bb      	str	r3, [r7, #40]	; 0x28

  /* GPIOB configuration */
  gpio_init_structure.Alternate = GPIO_AF10_SDMMC2;  
 8002386:	230a      	movs	r3, #10
 8002388:	62fb      	str	r3, [r7, #44]	; 0x2c
  gpio_init_structure.Pin = GPIO_PIN_3 | GPIO_PIN_4;
 800238a:	2318      	movs	r3, #24
 800238c:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &gpio_init_structure);
 800238e:	f107 031c 	add.w	r3, r7, #28
 8002392:	4619      	mov	r1, r3
 8002394:	4853      	ldr	r0, [pc, #332]	; (80024e4 <BSP_SD_MspInit+0x1ec>)
 8002396:	f001 fe11 	bl	8003fbc <HAL_GPIO_Init>

  /* GPIOD configuration */
  gpio_init_structure.Alternate = GPIO_AF11_SDMMC2;  
 800239a:	230b      	movs	r3, #11
 800239c:	62fb      	str	r3, [r7, #44]	; 0x2c
  gpio_init_structure.Pin = GPIO_PIN_6 | GPIO_PIN_7;
 800239e:	23c0      	movs	r3, #192	; 0xc0
 80023a0:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOD, &gpio_init_structure);
 80023a2:	f107 031c 	add.w	r3, r7, #28
 80023a6:	4619      	mov	r1, r3
 80023a8:	484f      	ldr	r0, [pc, #316]	; (80024e8 <BSP_SD_MspInit+0x1f0>)
 80023aa:	f001 fe07 	bl	8003fbc <HAL_GPIO_Init>
  
  /* GPIOG configuration */ 
  gpio_init_structure.Pin = GPIO_PIN_9 | GPIO_PIN_10;
 80023ae:	f44f 63c0 	mov.w	r3, #1536	; 0x600
 80023b2:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOG, &gpio_init_structure);
 80023b4:	f107 031c 	add.w	r3, r7, #28
 80023b8:	4619      	mov	r1, r3
 80023ba:	484c      	ldr	r0, [pc, #304]	; (80024ec <BSP_SD_MspInit+0x1f4>)
 80023bc:	f001 fdfe 	bl	8003fbc <HAL_GPIO_Init>
  
  /* NVIC configuration for SDMMC2 interrupts */
  HAL_NVIC_SetPriority(SDMMC2_IRQn, 0x0E, 0);
 80023c0:	2200      	movs	r2, #0
 80023c2:	210e      	movs	r1, #14
 80023c4:	2067      	movs	r0, #103	; 0x67
 80023c6:	f000 fbf6 	bl	8002bb6 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(SDMMC2_IRQn);  
 80023ca:	2067      	movs	r0, #103	; 0x67
 80023cc:	f000 fc0f 	bl	8002bee <HAL_NVIC_EnableIRQ>

  /* Configure DMA Rx parameters */
  dma_rx_handle.Init.Channel             = SD_DMAx_Rx_CHANNEL;
 80023d0:	4b47      	ldr	r3, [pc, #284]	; (80024f0 <BSP_SD_MspInit+0x1f8>)
 80023d2:	f04f 52b0 	mov.w	r2, #369098752	; 0x16000000
 80023d6:	605a      	str	r2, [r3, #4]
  dma_rx_handle.Init.Direction           = DMA_PERIPH_TO_MEMORY;
 80023d8:	4b45      	ldr	r3, [pc, #276]	; (80024f0 <BSP_SD_MspInit+0x1f8>)
 80023da:	2200      	movs	r2, #0
 80023dc:	609a      	str	r2, [r3, #8]
  dma_rx_handle.Init.PeriphInc           = DMA_PINC_DISABLE;
 80023de:	4b44      	ldr	r3, [pc, #272]	; (80024f0 <BSP_SD_MspInit+0x1f8>)
 80023e0:	2200      	movs	r2, #0
 80023e2:	60da      	str	r2, [r3, #12]
  dma_rx_handle.Init.MemInc              = DMA_MINC_ENABLE;
 80023e4:	4b42      	ldr	r3, [pc, #264]	; (80024f0 <BSP_SD_MspInit+0x1f8>)
 80023e6:	f44f 6280 	mov.w	r2, #1024	; 0x400
 80023ea:	611a      	str	r2, [r3, #16]
  dma_rx_handle.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 80023ec:	4b40      	ldr	r3, [pc, #256]	; (80024f0 <BSP_SD_MspInit+0x1f8>)
 80023ee:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 80023f2:	615a      	str	r2, [r3, #20]
  dma_rx_handle.Init.MemDataAlignment    = DMA_MDATAALIGN_WORD;
 80023f4:	4b3e      	ldr	r3, [pc, #248]	; (80024f0 <BSP_SD_MspInit+0x1f8>)
 80023f6:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 80023fa:	619a      	str	r2, [r3, #24]
  dma_rx_handle.Init.Mode                = DMA_PFCTRL;
 80023fc:	4b3c      	ldr	r3, [pc, #240]	; (80024f0 <BSP_SD_MspInit+0x1f8>)
 80023fe:	2220      	movs	r2, #32
 8002400:	61da      	str	r2, [r3, #28]
  dma_rx_handle.Init.Priority            = DMA_PRIORITY_VERY_HIGH;
 8002402:	4b3b      	ldr	r3, [pc, #236]	; (80024f0 <BSP_SD_MspInit+0x1f8>)
 8002404:	f44f 3240 	mov.w	r2, #196608	; 0x30000
 8002408:	621a      	str	r2, [r3, #32]
  dma_rx_handle.Init.FIFOMode            = DMA_FIFOMODE_ENABLE;
 800240a:	4b39      	ldr	r3, [pc, #228]	; (80024f0 <BSP_SD_MspInit+0x1f8>)
 800240c:	2204      	movs	r2, #4
 800240e:	625a      	str	r2, [r3, #36]	; 0x24
  dma_rx_handle.Init.FIFOThreshold       = DMA_FIFO_THRESHOLD_FULL;
 8002410:	4b37      	ldr	r3, [pc, #220]	; (80024f0 <BSP_SD_MspInit+0x1f8>)
 8002412:	2203      	movs	r2, #3
 8002414:	629a      	str	r2, [r3, #40]	; 0x28
  dma_rx_handle.Init.MemBurst            = DMA_MBURST_INC4;
 8002416:	4b36      	ldr	r3, [pc, #216]	; (80024f0 <BSP_SD_MspInit+0x1f8>)
 8002418:	f44f 0200 	mov.w	r2, #8388608	; 0x800000
 800241c:	62da      	str	r2, [r3, #44]	; 0x2c
  dma_rx_handle.Init.PeriphBurst         = DMA_PBURST_INC4;
 800241e:	4b34      	ldr	r3, [pc, #208]	; (80024f0 <BSP_SD_MspInit+0x1f8>)
 8002420:	f44f 1200 	mov.w	r2, #2097152	; 0x200000
 8002424:	631a      	str	r2, [r3, #48]	; 0x30

  dma_rx_handle.Instance = SD_DMAx_Rx_STREAM;
 8002426:	4b32      	ldr	r3, [pc, #200]	; (80024f0 <BSP_SD_MspInit+0x1f8>)
 8002428:	4a32      	ldr	r2, [pc, #200]	; (80024f4 <BSP_SD_MspInit+0x1fc>)
 800242a:	601a      	str	r2, [r3, #0]

  /* Associate the DMA handle */
  __HAL_LINKDMA(hsd, hdmarx, dma_rx_handle);
 800242c:	687b      	ldr	r3, [r7, #4]
 800242e:	4a30      	ldr	r2, [pc, #192]	; (80024f0 <BSP_SD_MspInit+0x1f8>)
 8002430:	641a      	str	r2, [r3, #64]	; 0x40
 8002432:	4a2f      	ldr	r2, [pc, #188]	; (80024f0 <BSP_SD_MspInit+0x1f8>)
 8002434:	687b      	ldr	r3, [r7, #4]
 8002436:	6393      	str	r3, [r2, #56]	; 0x38

  /* Deinitialize the stream for new transfer */
  HAL_DMA_DeInit(&dma_rx_handle);
 8002438:	482d      	ldr	r0, [pc, #180]	; (80024f0 <BSP_SD_MspInit+0x1f8>)
 800243a:	f000 fd1d 	bl	8002e78 <HAL_DMA_DeInit>

  /* Configure the DMA stream */
  HAL_DMA_Init(&dma_rx_handle);
 800243e:	482c      	ldr	r0, [pc, #176]	; (80024f0 <BSP_SD_MspInit+0x1f8>)
 8002440:	f000 fc6c 	bl	8002d1c <HAL_DMA_Init>

  /* Configure DMA Tx parameters */
  dma_tx_handle.Init.Channel             = SD_DMAx_Tx_CHANNEL;
 8002444:	4b2c      	ldr	r3, [pc, #176]	; (80024f8 <BSP_SD_MspInit+0x200>)
 8002446:	f04f 52b0 	mov.w	r2, #369098752	; 0x16000000
 800244a:	605a      	str	r2, [r3, #4]
  dma_tx_handle.Init.Direction           = DMA_MEMORY_TO_PERIPH;
 800244c:	4b2a      	ldr	r3, [pc, #168]	; (80024f8 <BSP_SD_MspInit+0x200>)
 800244e:	2240      	movs	r2, #64	; 0x40
 8002450:	609a      	str	r2, [r3, #8]
  dma_tx_handle.Init.PeriphInc           = DMA_PINC_DISABLE;
 8002452:	4b29      	ldr	r3, [pc, #164]	; (80024f8 <BSP_SD_MspInit+0x200>)
 8002454:	2200      	movs	r2, #0
 8002456:	60da      	str	r2, [r3, #12]
  dma_tx_handle.Init.MemInc              = DMA_MINC_ENABLE;
 8002458:	4b27      	ldr	r3, [pc, #156]	; (80024f8 <BSP_SD_MspInit+0x200>)
 800245a:	f44f 6280 	mov.w	r2, #1024	; 0x400
 800245e:	611a      	str	r2, [r3, #16]
  dma_tx_handle.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 8002460:	4b25      	ldr	r3, [pc, #148]	; (80024f8 <BSP_SD_MspInit+0x200>)
 8002462:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8002466:	615a      	str	r2, [r3, #20]
  dma_tx_handle.Init.MemDataAlignment    = DMA_MDATAALIGN_WORD;
 8002468:	4b23      	ldr	r3, [pc, #140]	; (80024f8 <BSP_SD_MspInit+0x200>)
 800246a:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 800246e:	619a      	str	r2, [r3, #24]
  dma_tx_handle.Init.Mode                = DMA_PFCTRL;
 8002470:	4b21      	ldr	r3, [pc, #132]	; (80024f8 <BSP_SD_MspInit+0x200>)
 8002472:	2220      	movs	r2, #32
 8002474:	61da      	str	r2, [r3, #28]
  dma_tx_handle.Init.Priority            = DMA_PRIORITY_VERY_HIGH;
 8002476:	4b20      	ldr	r3, [pc, #128]	; (80024f8 <BSP_SD_MspInit+0x200>)
 8002478:	f44f 3240 	mov.w	r2, #196608	; 0x30000
 800247c:	621a      	str	r2, [r3, #32]
  dma_tx_handle.Init.FIFOMode            = DMA_FIFOMODE_ENABLE;
 800247e:	4b1e      	ldr	r3, [pc, #120]	; (80024f8 <BSP_SD_MspInit+0x200>)
 8002480:	2204      	movs	r2, #4
 8002482:	625a      	str	r2, [r3, #36]	; 0x24
  dma_tx_handle.Init.FIFOThreshold       = DMA_FIFO_THRESHOLD_FULL;
 8002484:	4b1c      	ldr	r3, [pc, #112]	; (80024f8 <BSP_SD_MspInit+0x200>)
 8002486:	2203      	movs	r2, #3
 8002488:	629a      	str	r2, [r3, #40]	; 0x28
  dma_tx_handle.Init.MemBurst            = DMA_MBURST_INC4;
 800248a:	4b1b      	ldr	r3, [pc, #108]	; (80024f8 <BSP_SD_MspInit+0x200>)
 800248c:	f44f 0200 	mov.w	r2, #8388608	; 0x800000
 8002490:	62da      	str	r2, [r3, #44]	; 0x2c
  dma_tx_handle.Init.PeriphBurst         = DMA_PBURST_INC4;
 8002492:	4b19      	ldr	r3, [pc, #100]	; (80024f8 <BSP_SD_MspInit+0x200>)
 8002494:	f44f 1200 	mov.w	r2, #2097152	; 0x200000
 8002498:	631a      	str	r2, [r3, #48]	; 0x30

  dma_tx_handle.Instance = SD_DMAx_Tx_STREAM;
 800249a:	4b17      	ldr	r3, [pc, #92]	; (80024f8 <BSP_SD_MspInit+0x200>)
 800249c:	4a17      	ldr	r2, [pc, #92]	; (80024fc <BSP_SD_MspInit+0x204>)
 800249e:	601a      	str	r2, [r3, #0]

  /* Associate the DMA handle */
  __HAL_LINKDMA(hsd, hdmatx, dma_tx_handle);
 80024a0:	687b      	ldr	r3, [r7, #4]
 80024a2:	4a15      	ldr	r2, [pc, #84]	; (80024f8 <BSP_SD_MspInit+0x200>)
 80024a4:	63da      	str	r2, [r3, #60]	; 0x3c
 80024a6:	4a14      	ldr	r2, [pc, #80]	; (80024f8 <BSP_SD_MspInit+0x200>)
 80024a8:	687b      	ldr	r3, [r7, #4]
 80024aa:	6393      	str	r3, [r2, #56]	; 0x38

  /* Deinitialize the stream for new transfer */
  HAL_DMA_DeInit(&dma_tx_handle);
 80024ac:	4812      	ldr	r0, [pc, #72]	; (80024f8 <BSP_SD_MspInit+0x200>)
 80024ae:	f000 fce3 	bl	8002e78 <HAL_DMA_DeInit>

  /* Configure the DMA stream */
  HAL_DMA_Init(&dma_tx_handle);
 80024b2:	4811      	ldr	r0, [pc, #68]	; (80024f8 <BSP_SD_MspInit+0x200>)
 80024b4:	f000 fc32 	bl	8002d1c <HAL_DMA_Init>

  /* NVIC configuration for DMA transfer complete interrupt */
  HAL_NVIC_SetPriority(SD_DMAx_Rx_IRQn, 0x0F, 0);
 80024b8:	2200      	movs	r2, #0
 80024ba:	210f      	movs	r1, #15
 80024bc:	2038      	movs	r0, #56	; 0x38
 80024be:	f000 fb7a 	bl	8002bb6 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(SD_DMAx_Rx_IRQn);
 80024c2:	2038      	movs	r0, #56	; 0x38
 80024c4:	f000 fb93 	bl	8002bee <HAL_NVIC_EnableIRQ>

  /* NVIC configuration for DMA transfer complete interrupt */
  HAL_NVIC_SetPriority(SD_DMAx_Tx_IRQn, 0x0F, 0);
 80024c8:	2200      	movs	r2, #0
 80024ca:	210f      	movs	r1, #15
 80024cc:	2044      	movs	r0, #68	; 0x44
 80024ce:	f000 fb72 	bl	8002bb6 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(SD_DMAx_Tx_IRQn);
 80024d2:	2044      	movs	r0, #68	; 0x44
 80024d4:	f000 fb8b 	bl	8002bee <HAL_NVIC_EnableIRQ>
}
 80024d8:	bf00      	nop
 80024da:	3730      	adds	r7, #48	; 0x30
 80024dc:	46bd      	mov	sp, r7
 80024de:	bd80      	pop	{r7, pc}
 80024e0:	40023800 	.word	0x40023800
 80024e4:	40020400 	.word	0x40020400
 80024e8:	40020c00 	.word	0x40020c00
 80024ec:	40021800 	.word	0x40021800
 80024f0:	200001d4 	.word	0x200001d4
 80024f4:	40026410 	.word	0x40026410
 80024f8:	20000234 	.word	0x20000234
 80024fc:	40026488 	.word	0x40026488

08002500 <BSP_SD_Detect_MspInit>:
  * @param  hsd: SD handle
  * @param  Params : pointer on additional configuration parameters, can be NULL.  
  * @retval None
  */
__weak void BSP_SD_Detect_MspInit(SD_HandleTypeDef *hsd, void *Params)
{
 8002500:	b580      	push	{r7, lr}
 8002502:	b088      	sub	sp, #32
 8002504:	af00      	add	r7, sp, #0
 8002506:	6078      	str	r0, [r7, #4]
 8002508:	6039      	str	r1, [r7, #0]
  GPIO_InitTypeDef  gpio_init_structure;

  SD_DETECT_GPIO_CLK_ENABLE();
 800250a:	4b0f      	ldr	r3, [pc, #60]	; (8002548 <BSP_SD_Detect_MspInit+0x48>)
 800250c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800250e:	4a0e      	ldr	r2, [pc, #56]	; (8002548 <BSP_SD_Detect_MspInit+0x48>)
 8002510:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002514:	6313      	str	r3, [r2, #48]	; 0x30
 8002516:	4b0c      	ldr	r3, [pc, #48]	; (8002548 <BSP_SD_Detect_MspInit+0x48>)
 8002518:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800251a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800251e:	60bb      	str	r3, [r7, #8]
 8002520:	68bb      	ldr	r3, [r7, #8]

  /* GPIO configuration in input for uSD_Detect signal */
  gpio_init_structure.Pin       = SD_DETECT_PIN;
 8002522:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8002526:	60fb      	str	r3, [r7, #12]
  gpio_init_structure.Mode      = GPIO_MODE_INPUT;
 8002528:	2300      	movs	r3, #0
 800252a:	613b      	str	r3, [r7, #16]
  gpio_init_structure.Pull      = GPIO_PULLUP;
 800252c:	2301      	movs	r3, #1
 800252e:	617b      	str	r3, [r7, #20]
  gpio_init_structure.Speed     = GPIO_SPEED_HIGH;
 8002530:	2303      	movs	r3, #3
 8002532:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(SD_DETECT_GPIO_PORT, &gpio_init_structure);
 8002534:	f107 030c 	add.w	r3, r7, #12
 8002538:	4619      	mov	r1, r3
 800253a:	4804      	ldr	r0, [pc, #16]	; (800254c <BSP_SD_Detect_MspInit+0x4c>)
 800253c:	f001 fd3e 	bl	8003fbc <HAL_GPIO_Init>
}
 8002540:	bf00      	nop
 8002542:	3720      	adds	r7, #32
 8002544:	46bd      	mov	sp, r7
 8002546:	bd80      	pop	{r7, pc}
 8002548:	40023800 	.word	0x40023800
 800254c:	40022000 	.word	0x40022000

08002550 <BSP_SD_GetCardState>:
  *          This value can be one of the following values:
  *            @arg  SD_TRANSFER_OK: No data transfer is acting
  *            @arg  SD_TRANSFER_BUSY: Data transfer is acting
  */
uint8_t BSP_SD_GetCardState(void)
{
 8002550:	b580      	push	{r7, lr}
 8002552:	af00      	add	r7, sp, #0
  return((HAL_SD_GetCardState(&uSdHandle) == HAL_SD_CARD_TRANSFER ) ? SD_TRANSFER_OK : SD_TRANSFER_BUSY);
 8002554:	4805      	ldr	r0, [pc, #20]	; (800256c <BSP_SD_GetCardState+0x1c>)
 8002556:	f004 f9dd 	bl	8006914 <HAL_SD_GetCardState>
 800255a:	4603      	mov	r3, r0
 800255c:	2b04      	cmp	r3, #4
 800255e:	bf14      	ite	ne
 8002560:	2301      	movne	r3, #1
 8002562:	2300      	moveq	r3, #0
 8002564:	b2db      	uxtb	r3, r3
}
 8002566:	4618      	mov	r0, r3
 8002568:	bd80      	pop	{r7, pc}
 800256a:	bf00      	nop
 800256c:	20005724 	.word	0x20005724

08002570 <BSP_SD_GetCardInfo>:
  * @brief  Get SD information about specific SD card.
  * @param  CardInfo: Pointer to HAL_SD_CardInfoTypedef structure
  * @retval None 
  */
void BSP_SD_GetCardInfo(HAL_SD_CardInfoTypeDef *CardInfo)
{
 8002570:	b580      	push	{r7, lr}
 8002572:	b082      	sub	sp, #8
 8002574:	af00      	add	r7, sp, #0
 8002576:	6078      	str	r0, [r7, #4]
  /* Get SD card Information */
  HAL_SD_GetCardInfo(&uSdHandle, CardInfo);
 8002578:	6879      	ldr	r1, [r7, #4]
 800257a:	4803      	ldr	r0, [pc, #12]	; (8002588 <BSP_SD_GetCardInfo+0x18>)
 800257c:	f004 f904 	bl	8006788 <HAL_SD_GetCardInfo>
}
 8002580:	bf00      	nop
 8002582:	3708      	adds	r7, #8
 8002584:	46bd      	mov	sp, r7
 8002586:	bd80      	pop	{r7, pc}
 8002588:	20005724 	.word	0x20005724

0800258c <BSP_SDRAM_Init>:
/**
  * @brief  Initializes the SDRAM device.
  * @retval SDRAM status
  */
uint8_t BSP_SDRAM_Init(void)
{ 
 800258c:	b580      	push	{r7, lr}
 800258e:	af00      	add	r7, sp, #0
  static uint8_t sdramstatus = SDRAM_ERROR;
  /* SDRAM device configuration */
  sdramHandle.Instance = FMC_SDRAM_DEVICE;
 8002590:	4b29      	ldr	r3, [pc, #164]	; (8002638 <BSP_SDRAM_Init+0xac>)
 8002592:	4a2a      	ldr	r2, [pc, #168]	; (800263c <BSP_SDRAM_Init+0xb0>)
 8002594:	601a      	str	r2, [r3, #0]
    
  /* Timing configuration for 100Mhz as SDRAM clock frequency (System clock is up to 200Mhz) */
  Timing.LoadToActiveDelay    = 2;
 8002596:	4b2a      	ldr	r3, [pc, #168]	; (8002640 <BSP_SDRAM_Init+0xb4>)
 8002598:	2202      	movs	r2, #2
 800259a:	601a      	str	r2, [r3, #0]
  Timing.ExitSelfRefreshDelay = 7;
 800259c:	4b28      	ldr	r3, [pc, #160]	; (8002640 <BSP_SDRAM_Init+0xb4>)
 800259e:	2207      	movs	r2, #7
 80025a0:	605a      	str	r2, [r3, #4]
  Timing.SelfRefreshTime      = 4;
 80025a2:	4b27      	ldr	r3, [pc, #156]	; (8002640 <BSP_SDRAM_Init+0xb4>)
 80025a4:	2204      	movs	r2, #4
 80025a6:	609a      	str	r2, [r3, #8]
  Timing.RowCycleDelay        = 7;
 80025a8:	4b25      	ldr	r3, [pc, #148]	; (8002640 <BSP_SDRAM_Init+0xb4>)
 80025aa:	2207      	movs	r2, #7
 80025ac:	60da      	str	r2, [r3, #12]
  Timing.WriteRecoveryTime    = 2;
 80025ae:	4b24      	ldr	r3, [pc, #144]	; (8002640 <BSP_SDRAM_Init+0xb4>)
 80025b0:	2202      	movs	r2, #2
 80025b2:	611a      	str	r2, [r3, #16]
  Timing.RPDelay              = 2;
 80025b4:	4b22      	ldr	r3, [pc, #136]	; (8002640 <BSP_SDRAM_Init+0xb4>)
 80025b6:	2202      	movs	r2, #2
 80025b8:	615a      	str	r2, [r3, #20]
  Timing.RCDDelay             = 2;
 80025ba:	4b21      	ldr	r3, [pc, #132]	; (8002640 <BSP_SDRAM_Init+0xb4>)
 80025bc:	2202      	movs	r2, #2
 80025be:	619a      	str	r2, [r3, #24]
  
  sdramHandle.Init.SDBank             = FMC_SDRAM_BANK1;
 80025c0:	4b1d      	ldr	r3, [pc, #116]	; (8002638 <BSP_SDRAM_Init+0xac>)
 80025c2:	2200      	movs	r2, #0
 80025c4:	605a      	str	r2, [r3, #4]
  sdramHandle.Init.ColumnBitsNumber   = FMC_SDRAM_COLUMN_BITS_NUM_8;
 80025c6:	4b1c      	ldr	r3, [pc, #112]	; (8002638 <BSP_SDRAM_Init+0xac>)
 80025c8:	2200      	movs	r2, #0
 80025ca:	609a      	str	r2, [r3, #8]
  sdramHandle.Init.RowBitsNumber      = FMC_SDRAM_ROW_BITS_NUM_12;
 80025cc:	4b1a      	ldr	r3, [pc, #104]	; (8002638 <BSP_SDRAM_Init+0xac>)
 80025ce:	2204      	movs	r2, #4
 80025d0:	60da      	str	r2, [r3, #12]
  sdramHandle.Init.MemoryDataWidth    = SDRAM_MEMORY_WIDTH;
 80025d2:	4b19      	ldr	r3, [pc, #100]	; (8002638 <BSP_SDRAM_Init+0xac>)
 80025d4:	2220      	movs	r2, #32
 80025d6:	611a      	str	r2, [r3, #16]
  sdramHandle.Init.InternalBankNumber = FMC_SDRAM_INTERN_BANKS_NUM_4;
 80025d8:	4b17      	ldr	r3, [pc, #92]	; (8002638 <BSP_SDRAM_Init+0xac>)
 80025da:	2240      	movs	r2, #64	; 0x40
 80025dc:	615a      	str	r2, [r3, #20]
  sdramHandle.Init.CASLatency         = FMC_SDRAM_CAS_LATENCY_3;
 80025de:	4b16      	ldr	r3, [pc, #88]	; (8002638 <BSP_SDRAM_Init+0xac>)
 80025e0:	f44f 72c0 	mov.w	r2, #384	; 0x180
 80025e4:	619a      	str	r2, [r3, #24]
  sdramHandle.Init.WriteProtection    = FMC_SDRAM_WRITE_PROTECTION_DISABLE;
 80025e6:	4b14      	ldr	r3, [pc, #80]	; (8002638 <BSP_SDRAM_Init+0xac>)
 80025e8:	2200      	movs	r2, #0
 80025ea:	61da      	str	r2, [r3, #28]
  sdramHandle.Init.SDClockPeriod      = SDCLOCK_PERIOD;
 80025ec:	4b12      	ldr	r3, [pc, #72]	; (8002638 <BSP_SDRAM_Init+0xac>)
 80025ee:	f44f 6200 	mov.w	r2, #2048	; 0x800
 80025f2:	621a      	str	r2, [r3, #32]
  sdramHandle.Init.ReadBurst          = FMC_SDRAM_RBURST_ENABLE;
 80025f4:	4b10      	ldr	r3, [pc, #64]	; (8002638 <BSP_SDRAM_Init+0xac>)
 80025f6:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 80025fa:	625a      	str	r2, [r3, #36]	; 0x24
  sdramHandle.Init.ReadPipeDelay      = FMC_SDRAM_RPIPE_DELAY_0;
 80025fc:	4b0e      	ldr	r3, [pc, #56]	; (8002638 <BSP_SDRAM_Init+0xac>)
 80025fe:	2200      	movs	r2, #0
 8002600:	629a      	str	r2, [r3, #40]	; 0x28
  
  /* SDRAM controller initialization */

  BSP_SDRAM_MspInit(&sdramHandle, NULL); /* __weak function can be rewritten by the application */
 8002602:	2100      	movs	r1, #0
 8002604:	480c      	ldr	r0, [pc, #48]	; (8002638 <BSP_SDRAM_Init+0xac>)
 8002606:	f000 f87f 	bl	8002708 <BSP_SDRAM_MspInit>

  if(HAL_SDRAM_Init(&sdramHandle, &Timing) != HAL_OK)
 800260a:	490d      	ldr	r1, [pc, #52]	; (8002640 <BSP_SDRAM_Init+0xb4>)
 800260c:	480a      	ldr	r0, [pc, #40]	; (8002638 <BSP_SDRAM_Init+0xac>)
 800260e:	f004 fc8c 	bl	8006f2a <HAL_SDRAM_Init>
 8002612:	4603      	mov	r3, r0
 8002614:	2b00      	cmp	r3, #0
 8002616:	d003      	beq.n	8002620 <BSP_SDRAM_Init+0x94>
  {
    sdramstatus = SDRAM_ERROR;
 8002618:	4b0a      	ldr	r3, [pc, #40]	; (8002644 <BSP_SDRAM_Init+0xb8>)
 800261a:	2201      	movs	r2, #1
 800261c:	701a      	strb	r2, [r3, #0]
 800261e:	e002      	b.n	8002626 <BSP_SDRAM_Init+0x9a>
  }
  else
  {
    sdramstatus = SDRAM_OK;
 8002620:	4b08      	ldr	r3, [pc, #32]	; (8002644 <BSP_SDRAM_Init+0xb8>)
 8002622:	2200      	movs	r2, #0
 8002624:	701a      	strb	r2, [r3, #0]
  }
  
  /* SDRAM initialization sequence */
  BSP_SDRAM_Initialization_sequence(REFRESH_COUNT);
 8002626:	f240 6003 	movw	r0, #1539	; 0x603
 800262a:	f000 f80d 	bl	8002648 <BSP_SDRAM_Initialization_sequence>
  
  return sdramstatus;
 800262e:	4b05      	ldr	r3, [pc, #20]	; (8002644 <BSP_SDRAM_Init+0xb8>)
 8002630:	781b      	ldrb	r3, [r3, #0]
}
 8002632:	4618      	mov	r0, r3
 8002634:	bd80      	pop	{r7, pc}
 8002636:	bf00      	nop
 8002638:	200057a8 	.word	0x200057a8
 800263c:	a0000140 	.word	0xa0000140
 8002640:	20000294 	.word	0x20000294
 8002644:	20000014 	.word	0x20000014

08002648 <BSP_SDRAM_Initialization_sequence>:
  * @brief  Programs the SDRAM device.
  * @param  RefreshCount: SDRAM refresh counter value 
  * @retval None
  */
void BSP_SDRAM_Initialization_sequence(uint32_t RefreshCount)
{
 8002648:	b580      	push	{r7, lr}
 800264a:	b084      	sub	sp, #16
 800264c:	af00      	add	r7, sp, #0
 800264e:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpmrd = 0;
 8002650:	2300      	movs	r3, #0
 8002652:	60fb      	str	r3, [r7, #12]
  
  /* Step 1: Configure a clock configuration enable command */
  Command.CommandMode            = FMC_SDRAM_CMD_CLK_ENABLE;
 8002654:	4b2a      	ldr	r3, [pc, #168]	; (8002700 <BSP_SDRAM_Initialization_sequence+0xb8>)
 8002656:	2201      	movs	r2, #1
 8002658:	601a      	str	r2, [r3, #0]
  Command.CommandTarget          = FMC_SDRAM_CMD_TARGET_BANK1;
 800265a:	4b29      	ldr	r3, [pc, #164]	; (8002700 <BSP_SDRAM_Initialization_sequence+0xb8>)
 800265c:	2210      	movs	r2, #16
 800265e:	605a      	str	r2, [r3, #4]
  Command.AutoRefreshNumber      = 1;
 8002660:	4b27      	ldr	r3, [pc, #156]	; (8002700 <BSP_SDRAM_Initialization_sequence+0xb8>)
 8002662:	2201      	movs	r2, #1
 8002664:	609a      	str	r2, [r3, #8]
  Command.ModeRegisterDefinition = 0;
 8002666:	4b26      	ldr	r3, [pc, #152]	; (8002700 <BSP_SDRAM_Initialization_sequence+0xb8>)
 8002668:	2200      	movs	r2, #0
 800266a:	60da      	str	r2, [r3, #12]

  /* Send the command */
  HAL_SDRAM_SendCommand(&sdramHandle, &Command, SDRAM_TIMEOUT);
 800266c:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8002670:	4923      	ldr	r1, [pc, #140]	; (8002700 <BSP_SDRAM_Initialization_sequence+0xb8>)
 8002672:	4824      	ldr	r0, [pc, #144]	; (8002704 <BSP_SDRAM_Initialization_sequence+0xbc>)
 8002674:	f004 fc97 	bl	8006fa6 <HAL_SDRAM_SendCommand>

  /* Step 2: Insert 100 us minimum delay */ 
  /* Inserted delay is equal to 1 ms due to systick time base unit (ms) */
  HAL_Delay(1);
 8002678:	2001      	movs	r0, #1
 800267a:	f000 f99d 	bl	80029b8 <HAL_Delay>
    
  /* Step 3: Configure a PALL (precharge all) command */ 
  Command.CommandMode            = FMC_SDRAM_CMD_PALL;
 800267e:	4b20      	ldr	r3, [pc, #128]	; (8002700 <BSP_SDRAM_Initialization_sequence+0xb8>)
 8002680:	2202      	movs	r2, #2
 8002682:	601a      	str	r2, [r3, #0]
  Command.CommandTarget          = FMC_SDRAM_CMD_TARGET_BANK1;
 8002684:	4b1e      	ldr	r3, [pc, #120]	; (8002700 <BSP_SDRAM_Initialization_sequence+0xb8>)
 8002686:	2210      	movs	r2, #16
 8002688:	605a      	str	r2, [r3, #4]
  Command.AutoRefreshNumber      = 1;
 800268a:	4b1d      	ldr	r3, [pc, #116]	; (8002700 <BSP_SDRAM_Initialization_sequence+0xb8>)
 800268c:	2201      	movs	r2, #1
 800268e:	609a      	str	r2, [r3, #8]
  Command.ModeRegisterDefinition = 0;
 8002690:	4b1b      	ldr	r3, [pc, #108]	; (8002700 <BSP_SDRAM_Initialization_sequence+0xb8>)
 8002692:	2200      	movs	r2, #0
 8002694:	60da      	str	r2, [r3, #12]

  /* Send the command */
  HAL_SDRAM_SendCommand(&sdramHandle, &Command, SDRAM_TIMEOUT);  
 8002696:	f64f 72ff 	movw	r2, #65535	; 0xffff
 800269a:	4919      	ldr	r1, [pc, #100]	; (8002700 <BSP_SDRAM_Initialization_sequence+0xb8>)
 800269c:	4819      	ldr	r0, [pc, #100]	; (8002704 <BSP_SDRAM_Initialization_sequence+0xbc>)
 800269e:	f004 fc82 	bl	8006fa6 <HAL_SDRAM_SendCommand>
  
  /* Step 4: Configure an Auto Refresh command */ 
  Command.CommandMode            = FMC_SDRAM_CMD_AUTOREFRESH_MODE;
 80026a2:	4b17      	ldr	r3, [pc, #92]	; (8002700 <BSP_SDRAM_Initialization_sequence+0xb8>)
 80026a4:	2203      	movs	r2, #3
 80026a6:	601a      	str	r2, [r3, #0]
  Command.CommandTarget          = FMC_SDRAM_CMD_TARGET_BANK1;
 80026a8:	4b15      	ldr	r3, [pc, #84]	; (8002700 <BSP_SDRAM_Initialization_sequence+0xb8>)
 80026aa:	2210      	movs	r2, #16
 80026ac:	605a      	str	r2, [r3, #4]
  Command.AutoRefreshNumber      = 8;
 80026ae:	4b14      	ldr	r3, [pc, #80]	; (8002700 <BSP_SDRAM_Initialization_sequence+0xb8>)
 80026b0:	2208      	movs	r2, #8
 80026b2:	609a      	str	r2, [r3, #8]
  Command.ModeRegisterDefinition = 0;
 80026b4:	4b12      	ldr	r3, [pc, #72]	; (8002700 <BSP_SDRAM_Initialization_sequence+0xb8>)
 80026b6:	2200      	movs	r2, #0
 80026b8:	60da      	str	r2, [r3, #12]

  /* Send the command */
  HAL_SDRAM_SendCommand(&sdramHandle, &Command, SDRAM_TIMEOUT);
 80026ba:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80026be:	4910      	ldr	r1, [pc, #64]	; (8002700 <BSP_SDRAM_Initialization_sequence+0xb8>)
 80026c0:	4810      	ldr	r0, [pc, #64]	; (8002704 <BSP_SDRAM_Initialization_sequence+0xbc>)
 80026c2:	f004 fc70 	bl	8006fa6 <HAL_SDRAM_SendCommand>
  
  /* Step 5: Program the external memory mode register */
  tmpmrd = (uint32_t)SDRAM_MODEREG_BURST_LENGTH_1          |\
 80026c6:	f44f 730c 	mov.w	r3, #560	; 0x230
 80026ca:	60fb      	str	r3, [r7, #12]
                     SDRAM_MODEREG_BURST_TYPE_SEQUENTIAL   |\
                     SDRAM_MODEREG_CAS_LATENCY_3           |\
                     SDRAM_MODEREG_OPERATING_MODE_STANDARD |\
                     SDRAM_MODEREG_WRITEBURST_MODE_SINGLE;
  
  Command.CommandMode            = FMC_SDRAM_CMD_LOAD_MODE;
 80026cc:	4b0c      	ldr	r3, [pc, #48]	; (8002700 <BSP_SDRAM_Initialization_sequence+0xb8>)
 80026ce:	2204      	movs	r2, #4
 80026d0:	601a      	str	r2, [r3, #0]
  Command.CommandTarget          = FMC_SDRAM_CMD_TARGET_BANK1;
 80026d2:	4b0b      	ldr	r3, [pc, #44]	; (8002700 <BSP_SDRAM_Initialization_sequence+0xb8>)
 80026d4:	2210      	movs	r2, #16
 80026d6:	605a      	str	r2, [r3, #4]
  Command.AutoRefreshNumber      = 1;
 80026d8:	4b09      	ldr	r3, [pc, #36]	; (8002700 <BSP_SDRAM_Initialization_sequence+0xb8>)
 80026da:	2201      	movs	r2, #1
 80026dc:	609a      	str	r2, [r3, #8]
  Command.ModeRegisterDefinition = tmpmrd;
 80026de:	68fb      	ldr	r3, [r7, #12]
 80026e0:	4a07      	ldr	r2, [pc, #28]	; (8002700 <BSP_SDRAM_Initialization_sequence+0xb8>)
 80026e2:	60d3      	str	r3, [r2, #12]

  /* Send the command */
  HAL_SDRAM_SendCommand(&sdramHandle, &Command, SDRAM_TIMEOUT);
 80026e4:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80026e8:	4905      	ldr	r1, [pc, #20]	; (8002700 <BSP_SDRAM_Initialization_sequence+0xb8>)
 80026ea:	4806      	ldr	r0, [pc, #24]	; (8002704 <BSP_SDRAM_Initialization_sequence+0xbc>)
 80026ec:	f004 fc5b 	bl	8006fa6 <HAL_SDRAM_SendCommand>
  
  /* Step 6: Set the refresh rate counter */
  /* Set the device refresh rate */
  HAL_SDRAM_ProgramRefreshRate(&sdramHandle, RefreshCount); 
 80026f0:	6879      	ldr	r1, [r7, #4]
 80026f2:	4804      	ldr	r0, [pc, #16]	; (8002704 <BSP_SDRAM_Initialization_sequence+0xbc>)
 80026f4:	f004 fc8c 	bl	8007010 <HAL_SDRAM_ProgramRefreshRate>
}
 80026f8:	bf00      	nop
 80026fa:	3710      	adds	r7, #16
 80026fc:	46bd      	mov	sp, r7
 80026fe:	bd80      	pop	{r7, pc}
 8002700:	200002b0 	.word	0x200002b0
 8002704:	200057a8 	.word	0x200057a8

08002708 <BSP_SDRAM_MspInit>:
  * @param  hsdram: SDRAM handle
  * @param  Params  
  * @retval None
  */
__weak void BSP_SDRAM_MspInit(SDRAM_HandleTypeDef  *hsdram, void *Params)
{  
 8002708:	b580      	push	{r7, lr}
 800270a:	b090      	sub	sp, #64	; 0x40
 800270c:	af00      	add	r7, sp, #0
 800270e:	6078      	str	r0, [r7, #4]
 8002710:	6039      	str	r1, [r7, #0]
  static DMA_HandleTypeDef dma_handle;
  GPIO_InitTypeDef gpio_init_structure;
  
  /* Enable FMC clock */
  __HAL_RCC_FMC_CLK_ENABLE();
 8002712:	4b71      	ldr	r3, [pc, #452]	; (80028d8 <BSP_SDRAM_MspInit+0x1d0>)
 8002714:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002716:	4a70      	ldr	r2, [pc, #448]	; (80028d8 <BSP_SDRAM_MspInit+0x1d0>)
 8002718:	f043 0301 	orr.w	r3, r3, #1
 800271c:	6393      	str	r3, [r2, #56]	; 0x38
 800271e:	4b6e      	ldr	r3, [pc, #440]	; (80028d8 <BSP_SDRAM_MspInit+0x1d0>)
 8002720:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002722:	f003 0301 	and.w	r3, r3, #1
 8002726:	62bb      	str	r3, [r7, #40]	; 0x28
 8002728:	6abb      	ldr	r3, [r7, #40]	; 0x28
  
  /* Enable chosen DMAx clock */
  __DMAx_CLK_ENABLE();
 800272a:	4b6b      	ldr	r3, [pc, #428]	; (80028d8 <BSP_SDRAM_MspInit+0x1d0>)
 800272c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800272e:	4a6a      	ldr	r2, [pc, #424]	; (80028d8 <BSP_SDRAM_MspInit+0x1d0>)
 8002730:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8002734:	6313      	str	r3, [r2, #48]	; 0x30
 8002736:	4b68      	ldr	r3, [pc, #416]	; (80028d8 <BSP_SDRAM_MspInit+0x1d0>)
 8002738:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800273a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800273e:	627b      	str	r3, [r7, #36]	; 0x24
 8002740:	6a7b      	ldr	r3, [r7, #36]	; 0x24

  /* Enable GPIOs clock */
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8002742:	4b65      	ldr	r3, [pc, #404]	; (80028d8 <BSP_SDRAM_MspInit+0x1d0>)
 8002744:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002746:	4a64      	ldr	r2, [pc, #400]	; (80028d8 <BSP_SDRAM_MspInit+0x1d0>)
 8002748:	f043 0308 	orr.w	r3, r3, #8
 800274c:	6313      	str	r3, [r2, #48]	; 0x30
 800274e:	4b62      	ldr	r3, [pc, #392]	; (80028d8 <BSP_SDRAM_MspInit+0x1d0>)
 8002750:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002752:	f003 0308 	and.w	r3, r3, #8
 8002756:	623b      	str	r3, [r7, #32]
 8002758:	6a3b      	ldr	r3, [r7, #32]
  __HAL_RCC_GPIOE_CLK_ENABLE();
 800275a:	4b5f      	ldr	r3, [pc, #380]	; (80028d8 <BSP_SDRAM_MspInit+0x1d0>)
 800275c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800275e:	4a5e      	ldr	r2, [pc, #376]	; (80028d8 <BSP_SDRAM_MspInit+0x1d0>)
 8002760:	f043 0310 	orr.w	r3, r3, #16
 8002764:	6313      	str	r3, [r2, #48]	; 0x30
 8002766:	4b5c      	ldr	r3, [pc, #368]	; (80028d8 <BSP_SDRAM_MspInit+0x1d0>)
 8002768:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800276a:	f003 0310 	and.w	r3, r3, #16
 800276e:	61fb      	str	r3, [r7, #28]
 8002770:	69fb      	ldr	r3, [r7, #28]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8002772:	4b59      	ldr	r3, [pc, #356]	; (80028d8 <BSP_SDRAM_MspInit+0x1d0>)
 8002774:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002776:	4a58      	ldr	r2, [pc, #352]	; (80028d8 <BSP_SDRAM_MspInit+0x1d0>)
 8002778:	f043 0320 	orr.w	r3, r3, #32
 800277c:	6313      	str	r3, [r2, #48]	; 0x30
 800277e:	4b56      	ldr	r3, [pc, #344]	; (80028d8 <BSP_SDRAM_MspInit+0x1d0>)
 8002780:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002782:	f003 0320 	and.w	r3, r3, #32
 8002786:	61bb      	str	r3, [r7, #24]
 8002788:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 800278a:	4b53      	ldr	r3, [pc, #332]	; (80028d8 <BSP_SDRAM_MspInit+0x1d0>)
 800278c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800278e:	4a52      	ldr	r2, [pc, #328]	; (80028d8 <BSP_SDRAM_MspInit+0x1d0>)
 8002790:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8002794:	6313      	str	r3, [r2, #48]	; 0x30
 8002796:	4b50      	ldr	r3, [pc, #320]	; (80028d8 <BSP_SDRAM_MspInit+0x1d0>)
 8002798:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800279a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800279e:	617b      	str	r3, [r7, #20]
 80027a0:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 80027a2:	4b4d      	ldr	r3, [pc, #308]	; (80028d8 <BSP_SDRAM_MspInit+0x1d0>)
 80027a4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80027a6:	4a4c      	ldr	r2, [pc, #304]	; (80028d8 <BSP_SDRAM_MspInit+0x1d0>)
 80027a8:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80027ac:	6313      	str	r3, [r2, #48]	; 0x30
 80027ae:	4b4a      	ldr	r3, [pc, #296]	; (80028d8 <BSP_SDRAM_MspInit+0x1d0>)
 80027b0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80027b2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80027b6:	613b      	str	r3, [r7, #16]
 80027b8:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOI_CLK_ENABLE();
 80027ba:	4b47      	ldr	r3, [pc, #284]	; (80028d8 <BSP_SDRAM_MspInit+0x1d0>)
 80027bc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80027be:	4a46      	ldr	r2, [pc, #280]	; (80028d8 <BSP_SDRAM_MspInit+0x1d0>)
 80027c0:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80027c4:	6313      	str	r3, [r2, #48]	; 0x30
 80027c6:	4b44      	ldr	r3, [pc, #272]	; (80028d8 <BSP_SDRAM_MspInit+0x1d0>)
 80027c8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80027ca:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80027ce:	60fb      	str	r3, [r7, #12]
 80027d0:	68fb      	ldr	r3, [r7, #12]
  
  /* Common GPIO configuration */
  gpio_init_structure.Mode      = GPIO_MODE_AF_PP;
 80027d2:	2302      	movs	r3, #2
 80027d4:	633b      	str	r3, [r7, #48]	; 0x30
  gpio_init_structure.Pull      = GPIO_PULLUP;
 80027d6:	2301      	movs	r3, #1
 80027d8:	637b      	str	r3, [r7, #52]	; 0x34
  gpio_init_structure.Speed     = GPIO_SPEED_HIGH;
 80027da:	2303      	movs	r3, #3
 80027dc:	63bb      	str	r3, [r7, #56]	; 0x38
  gpio_init_structure.Alternate = GPIO_AF12_FMC;
 80027de:	230c      	movs	r3, #12
 80027e0:	63fb      	str	r3, [r7, #60]	; 0x3c
  
  /* GPIOD configuration */
  gpio_init_structure.Pin   = GPIO_PIN_0 | GPIO_PIN_1 | GPIO_PIN_8| GPIO_PIN_9 | GPIO_PIN_10 |\
 80027e2:	f24c 7303 	movw	r3, #50947	; 0xc703
 80027e6:	62fb      	str	r3, [r7, #44]	; 0x2c
                              GPIO_PIN_14 | GPIO_PIN_15;
 
   
  HAL_GPIO_Init(GPIOD, &gpio_init_structure);
 80027e8:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 80027ec:	4619      	mov	r1, r3
 80027ee:	483b      	ldr	r0, [pc, #236]	; (80028dc <BSP_SDRAM_MspInit+0x1d4>)
 80027f0:	f001 fbe4 	bl	8003fbc <HAL_GPIO_Init>

  /* GPIOE configuration */  
  gpio_init_structure.Pin   = GPIO_PIN_0 | GPIO_PIN_1 | GPIO_PIN_7| GPIO_PIN_8 | GPIO_PIN_9 |\
 80027f4:	f64f 7383 	movw	r3, #65411	; 0xff83
 80027f8:	62fb      	str	r3, [r7, #44]	; 0x2c
                              GPIO_PIN_10 | GPIO_PIN_11 | GPIO_PIN_12 | GPIO_PIN_13 | GPIO_PIN_14 |\
                              GPIO_PIN_15;
      
  HAL_GPIO_Init(GPIOE, &gpio_init_structure);
 80027fa:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 80027fe:	4619      	mov	r1, r3
 8002800:	4837      	ldr	r0, [pc, #220]	; (80028e0 <BSP_SDRAM_MspInit+0x1d8>)
 8002802:	f001 fbdb 	bl	8003fbc <HAL_GPIO_Init>
  
  /* GPIOF configuration */  
  gpio_init_structure.Pin   = GPIO_PIN_0 | GPIO_PIN_1 | GPIO_PIN_2| GPIO_PIN_3 | GPIO_PIN_4 |\
 8002806:	f64f 033f 	movw	r3, #63551	; 0xf83f
 800280a:	62fb      	str	r3, [r7, #44]	; 0x2c
                              GPIO_PIN_5 | GPIO_PIN_11 | GPIO_PIN_12 | GPIO_PIN_13 | GPIO_PIN_14 |\
                              GPIO_PIN_15;
    
  HAL_GPIO_Init(GPIOF, &gpio_init_structure);
 800280c:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8002810:	4619      	mov	r1, r3
 8002812:	4834      	ldr	r0, [pc, #208]	; (80028e4 <BSP_SDRAM_MspInit+0x1dc>)
 8002814:	f001 fbd2 	bl	8003fbc <HAL_GPIO_Init>
  
  /* GPIOG configuration */  
  gpio_init_structure.Pin   = GPIO_PIN_0 | GPIO_PIN_1 | GPIO_PIN_2 | GPIO_PIN_4|\
 8002818:	f248 1337 	movw	r3, #33079	; 0x8137
 800281c:	62fb      	str	r3, [r7, #44]	; 0x2c
                              GPIO_PIN_5 | GPIO_PIN_8 | GPIO_PIN_15;
  HAL_GPIO_Init(GPIOG, &gpio_init_structure);
 800281e:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8002822:	4619      	mov	r1, r3
 8002824:	4830      	ldr	r0, [pc, #192]	; (80028e8 <BSP_SDRAM_MspInit+0x1e0>)
 8002826:	f001 fbc9 	bl	8003fbc <HAL_GPIO_Init>

  /* GPIOH configuration */  
  gpio_init_structure.Pin   = GPIO_PIN_2 | GPIO_PIN_3 | GPIO_PIN_5 | GPIO_PIN_8 | GPIO_PIN_9 |\
 800282a:	f64f 732c 	movw	r3, #65324	; 0xff2c
 800282e:	62fb      	str	r3, [r7, #44]	; 0x2c
                              GPIO_PIN_10 | GPIO_PIN_11 | GPIO_PIN_12 | GPIO_PIN_13 | GPIO_PIN_14 |\
                              GPIO_PIN_15;
  HAL_GPIO_Init(GPIOH, &gpio_init_structure); 
 8002830:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8002834:	4619      	mov	r1, r3
 8002836:	482d      	ldr	r0, [pc, #180]	; (80028ec <BSP_SDRAM_MspInit+0x1e4>)
 8002838:	f001 fbc0 	bl	8003fbc <HAL_GPIO_Init>
  
  /* GPIOI configuration */  
  gpio_init_structure.Pin   = GPIO_PIN_0 | GPIO_PIN_1 | GPIO_PIN_2 | GPIO_PIN_3 | GPIO_PIN_4 |\
 800283c:	f240 63ff 	movw	r3, #1791	; 0x6ff
 8002840:	62fb      	str	r3, [r7, #44]	; 0x2c
                              GPIO_PIN_5 | GPIO_PIN_6 | GPIO_PIN_7 | GPIO_PIN_9 | GPIO_PIN_10;
  HAL_GPIO_Init(GPIOI, &gpio_init_structure);  
 8002842:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8002846:	4619      	mov	r1, r3
 8002848:	4829      	ldr	r0, [pc, #164]	; (80028f0 <BSP_SDRAM_MspInit+0x1e8>)
 800284a:	f001 fbb7 	bl	8003fbc <HAL_GPIO_Init>
  
  /* Configure common DMA parameters */
  dma_handle.Init.Channel             = SDRAM_DMAx_CHANNEL;
 800284e:	4b29      	ldr	r3, [pc, #164]	; (80028f4 <BSP_SDRAM_MspInit+0x1ec>)
 8002850:	2200      	movs	r2, #0
 8002852:	605a      	str	r2, [r3, #4]
  dma_handle.Init.Direction           = DMA_MEMORY_TO_MEMORY;
 8002854:	4b27      	ldr	r3, [pc, #156]	; (80028f4 <BSP_SDRAM_MspInit+0x1ec>)
 8002856:	2280      	movs	r2, #128	; 0x80
 8002858:	609a      	str	r2, [r3, #8]
  dma_handle.Init.PeriphInc           = DMA_PINC_ENABLE;
 800285a:	4b26      	ldr	r3, [pc, #152]	; (80028f4 <BSP_SDRAM_MspInit+0x1ec>)
 800285c:	f44f 7200 	mov.w	r2, #512	; 0x200
 8002860:	60da      	str	r2, [r3, #12]
  dma_handle.Init.MemInc              = DMA_MINC_ENABLE;
 8002862:	4b24      	ldr	r3, [pc, #144]	; (80028f4 <BSP_SDRAM_MspInit+0x1ec>)
 8002864:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8002868:	611a      	str	r2, [r3, #16]
  dma_handle.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 800286a:	4b22      	ldr	r3, [pc, #136]	; (80028f4 <BSP_SDRAM_MspInit+0x1ec>)
 800286c:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8002870:	615a      	str	r2, [r3, #20]
  dma_handle.Init.MemDataAlignment    = DMA_MDATAALIGN_WORD;
 8002872:	4b20      	ldr	r3, [pc, #128]	; (80028f4 <BSP_SDRAM_MspInit+0x1ec>)
 8002874:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8002878:	619a      	str	r2, [r3, #24]
  dma_handle.Init.Mode                = DMA_NORMAL;
 800287a:	4b1e      	ldr	r3, [pc, #120]	; (80028f4 <BSP_SDRAM_MspInit+0x1ec>)
 800287c:	2200      	movs	r2, #0
 800287e:	61da      	str	r2, [r3, #28]
  dma_handle.Init.Priority            = DMA_PRIORITY_HIGH;
 8002880:	4b1c      	ldr	r3, [pc, #112]	; (80028f4 <BSP_SDRAM_MspInit+0x1ec>)
 8002882:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8002886:	621a      	str	r2, [r3, #32]
  dma_handle.Init.FIFOMode            = DMA_FIFOMODE_DISABLE;         
 8002888:	4b1a      	ldr	r3, [pc, #104]	; (80028f4 <BSP_SDRAM_MspInit+0x1ec>)
 800288a:	2200      	movs	r2, #0
 800288c:	625a      	str	r2, [r3, #36]	; 0x24
  dma_handle.Init.FIFOThreshold       = DMA_FIFO_THRESHOLD_FULL;
 800288e:	4b19      	ldr	r3, [pc, #100]	; (80028f4 <BSP_SDRAM_MspInit+0x1ec>)
 8002890:	2203      	movs	r2, #3
 8002892:	629a      	str	r2, [r3, #40]	; 0x28
  dma_handle.Init.MemBurst            = DMA_MBURST_SINGLE;
 8002894:	4b17      	ldr	r3, [pc, #92]	; (80028f4 <BSP_SDRAM_MspInit+0x1ec>)
 8002896:	2200      	movs	r2, #0
 8002898:	62da      	str	r2, [r3, #44]	; 0x2c
  dma_handle.Init.PeriphBurst         = DMA_PBURST_SINGLE; 
 800289a:	4b16      	ldr	r3, [pc, #88]	; (80028f4 <BSP_SDRAM_MspInit+0x1ec>)
 800289c:	2200      	movs	r2, #0
 800289e:	631a      	str	r2, [r3, #48]	; 0x30
  
  dma_handle.Instance = SDRAM_DMAx_STREAM;
 80028a0:	4b14      	ldr	r3, [pc, #80]	; (80028f4 <BSP_SDRAM_MspInit+0x1ec>)
 80028a2:	4a15      	ldr	r2, [pc, #84]	; (80028f8 <BSP_SDRAM_MspInit+0x1f0>)
 80028a4:	601a      	str	r2, [r3, #0]
  
   /* Associate the DMA handle */
  __HAL_LINKDMA(hsdram, hdma, dma_handle);
 80028a6:	687b      	ldr	r3, [r7, #4]
 80028a8:	4a12      	ldr	r2, [pc, #72]	; (80028f4 <BSP_SDRAM_MspInit+0x1ec>)
 80028aa:	631a      	str	r2, [r3, #48]	; 0x30
 80028ac:	4a11      	ldr	r2, [pc, #68]	; (80028f4 <BSP_SDRAM_MspInit+0x1ec>)
 80028ae:	687b      	ldr	r3, [r7, #4]
 80028b0:	6393      	str	r3, [r2, #56]	; 0x38
  
  /* Deinitialize the stream for new transfer */
  HAL_DMA_DeInit(&dma_handle);
 80028b2:	4810      	ldr	r0, [pc, #64]	; (80028f4 <BSP_SDRAM_MspInit+0x1ec>)
 80028b4:	f000 fae0 	bl	8002e78 <HAL_DMA_DeInit>
  
  /* Configure the DMA stream */
  HAL_DMA_Init(&dma_handle); 
 80028b8:	480e      	ldr	r0, [pc, #56]	; (80028f4 <BSP_SDRAM_MspInit+0x1ec>)
 80028ba:	f000 fa2f 	bl	8002d1c <HAL_DMA_Init>
  
  /* NVIC configuration for DMA transfer complete interrupt */
  HAL_NVIC_SetPriority(SDRAM_DMAx_IRQn, 0x0F, 0);
 80028be:	2200      	movs	r2, #0
 80028c0:	210f      	movs	r1, #15
 80028c2:	2038      	movs	r0, #56	; 0x38
 80028c4:	f000 f977 	bl	8002bb6 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(SDRAM_DMAx_IRQn);
 80028c8:	2038      	movs	r0, #56	; 0x38
 80028ca:	f000 f990 	bl	8002bee <HAL_NVIC_EnableIRQ>
}
 80028ce:	bf00      	nop
 80028d0:	3740      	adds	r7, #64	; 0x40
 80028d2:	46bd      	mov	sp, r7
 80028d4:	bd80      	pop	{r7, pc}
 80028d6:	bf00      	nop
 80028d8:	40023800 	.word	0x40023800
 80028dc:	40020c00 	.word	0x40020c00
 80028e0:	40021000 	.word	0x40021000
 80028e4:	40021400 	.word	0x40021400
 80028e8:	40021800 	.word	0x40021800
 80028ec:	40021c00 	.word	0x40021c00
 80028f0:	40022000 	.word	0x40022000
 80028f4:	200002c0 	.word	0x200002c0
 80028f8:	40026410 	.word	0x40026410

080028fc <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80028fc:	b580      	push	{r7, lr}
 80028fe:	af00      	add	r7, sp, #0
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002900:	2003      	movs	r0, #3
 8002902:	f000 f94d 	bl	8002ba0 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8002906:	200f      	movs	r0, #15
 8002908:	f000 f806 	bl	8002918 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 800290c:	f7fe fad6 	bl	8000ebc <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8002910:	2300      	movs	r3, #0
}
 8002912:	4618      	mov	r0, r3
 8002914:	bd80      	pop	{r7, pc}
	...

08002918 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002918:	b580      	push	{r7, lr}
 800291a:	b082      	sub	sp, #8
 800291c:	af00      	add	r7, sp, #0
 800291e:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8002920:	4b12      	ldr	r3, [pc, #72]	; (800296c <HAL_InitTick+0x54>)
 8002922:	681a      	ldr	r2, [r3, #0]
 8002924:	4b12      	ldr	r3, [pc, #72]	; (8002970 <HAL_InitTick+0x58>)
 8002926:	781b      	ldrb	r3, [r3, #0]
 8002928:	4619      	mov	r1, r3
 800292a:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800292e:	fbb3 f3f1 	udiv	r3, r3, r1
 8002932:	fbb2 f3f3 	udiv	r3, r2, r3
 8002936:	4618      	mov	r0, r3
 8002938:	f000 f967 	bl	8002c0a <HAL_SYSTICK_Config>
 800293c:	4603      	mov	r3, r0
 800293e:	2b00      	cmp	r3, #0
 8002940:	d001      	beq.n	8002946 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8002942:	2301      	movs	r3, #1
 8002944:	e00e      	b.n	8002964 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8002946:	687b      	ldr	r3, [r7, #4]
 8002948:	2b0f      	cmp	r3, #15
 800294a:	d80a      	bhi.n	8002962 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 800294c:	2200      	movs	r2, #0
 800294e:	6879      	ldr	r1, [r7, #4]
 8002950:	f04f 30ff 	mov.w	r0, #4294967295
 8002954:	f000 f92f 	bl	8002bb6 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8002958:	4a06      	ldr	r2, [pc, #24]	; (8002974 <HAL_InitTick+0x5c>)
 800295a:	687b      	ldr	r3, [r7, #4]
 800295c:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 800295e:	2300      	movs	r3, #0
 8002960:	e000      	b.n	8002964 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8002962:	2301      	movs	r3, #1
}
 8002964:	4618      	mov	r0, r3
 8002966:	3708      	adds	r7, #8
 8002968:	46bd      	mov	sp, r7
 800296a:	bd80      	pop	{r7, pc}
 800296c:	20000000 	.word	0x20000000
 8002970:	2000001c 	.word	0x2000001c
 8002974:	20000018 	.word	0x20000018

08002978 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002978:	b480      	push	{r7}
 800297a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 800297c:	4b06      	ldr	r3, [pc, #24]	; (8002998 <HAL_IncTick+0x20>)
 800297e:	781b      	ldrb	r3, [r3, #0]
 8002980:	461a      	mov	r2, r3
 8002982:	4b06      	ldr	r3, [pc, #24]	; (800299c <HAL_IncTick+0x24>)
 8002984:	681b      	ldr	r3, [r3, #0]
 8002986:	4413      	add	r3, r2
 8002988:	4a04      	ldr	r2, [pc, #16]	; (800299c <HAL_IncTick+0x24>)
 800298a:	6013      	str	r3, [r2, #0]
}
 800298c:	bf00      	nop
 800298e:	46bd      	mov	sp, r7
 8002990:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002994:	4770      	bx	lr
 8002996:	bf00      	nop
 8002998:	2000001c 	.word	0x2000001c
 800299c:	200057dc 	.word	0x200057dc

080029a0 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80029a0:	b480      	push	{r7}
 80029a2:	af00      	add	r7, sp, #0
  return uwTick;
 80029a4:	4b03      	ldr	r3, [pc, #12]	; (80029b4 <HAL_GetTick+0x14>)
 80029a6:	681b      	ldr	r3, [r3, #0]
}
 80029a8:	4618      	mov	r0, r3
 80029aa:	46bd      	mov	sp, r7
 80029ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029b0:	4770      	bx	lr
 80029b2:	bf00      	nop
 80029b4:	200057dc 	.word	0x200057dc

080029b8 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80029b8:	b580      	push	{r7, lr}
 80029ba:	b084      	sub	sp, #16
 80029bc:	af00      	add	r7, sp, #0
 80029be:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80029c0:	f7ff ffee 	bl	80029a0 <HAL_GetTick>
 80029c4:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80029c6:	687b      	ldr	r3, [r7, #4]
 80029c8:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80029ca:	68fb      	ldr	r3, [r7, #12]
 80029cc:	f1b3 3fff 	cmp.w	r3, #4294967295
 80029d0:	d005      	beq.n	80029de <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80029d2:	4b0a      	ldr	r3, [pc, #40]	; (80029fc <HAL_Delay+0x44>)
 80029d4:	781b      	ldrb	r3, [r3, #0]
 80029d6:	461a      	mov	r2, r3
 80029d8:	68fb      	ldr	r3, [r7, #12]
 80029da:	4413      	add	r3, r2
 80029dc:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 80029de:	bf00      	nop
 80029e0:	f7ff ffde 	bl	80029a0 <HAL_GetTick>
 80029e4:	4602      	mov	r2, r0
 80029e6:	68bb      	ldr	r3, [r7, #8]
 80029e8:	1ad3      	subs	r3, r2, r3
 80029ea:	68fa      	ldr	r2, [r7, #12]
 80029ec:	429a      	cmp	r2, r3
 80029ee:	d8f7      	bhi.n	80029e0 <HAL_Delay+0x28>
  {
  }
}
 80029f0:	bf00      	nop
 80029f2:	bf00      	nop
 80029f4:	3710      	adds	r7, #16
 80029f6:	46bd      	mov	sp, r7
 80029f8:	bd80      	pop	{r7, pc}
 80029fa:	bf00      	nop
 80029fc:	2000001c 	.word	0x2000001c

08002a00 <__NVIC_SetPriorityGrouping>:
{
 8002a00:	b480      	push	{r7}
 8002a02:	b085      	sub	sp, #20
 8002a04:	af00      	add	r7, sp, #0
 8002a06:	6078      	str	r0, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002a08:	687b      	ldr	r3, [r7, #4]
 8002a0a:	f003 0307 	and.w	r3, r3, #7
 8002a0e:	60fb      	str	r3, [r7, #12]
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002a10:	4b0b      	ldr	r3, [pc, #44]	; (8002a40 <__NVIC_SetPriorityGrouping+0x40>)
 8002a12:	68db      	ldr	r3, [r3, #12]
 8002a14:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002a16:	68ba      	ldr	r2, [r7, #8]
 8002a18:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8002a1c:	4013      	ands	r3, r2
 8002a1e:	60bb      	str	r3, [r7, #8]
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8002a20:	68fb      	ldr	r3, [r7, #12]
 8002a22:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002a24:	68bb      	ldr	r3, [r7, #8]
 8002a26:	431a      	orrs	r2, r3
  reg_value  =  (reg_value                                   |
 8002a28:	4b06      	ldr	r3, [pc, #24]	; (8002a44 <__NVIC_SetPriorityGrouping+0x44>)
 8002a2a:	4313      	orrs	r3, r2
 8002a2c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8002a2e:	4a04      	ldr	r2, [pc, #16]	; (8002a40 <__NVIC_SetPriorityGrouping+0x40>)
 8002a30:	68bb      	ldr	r3, [r7, #8]
 8002a32:	60d3      	str	r3, [r2, #12]
}
 8002a34:	bf00      	nop
 8002a36:	3714      	adds	r7, #20
 8002a38:	46bd      	mov	sp, r7
 8002a3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a3e:	4770      	bx	lr
 8002a40:	e000ed00 	.word	0xe000ed00
 8002a44:	05fa0000 	.word	0x05fa0000

08002a48 <__NVIC_GetPriorityGrouping>:
{
 8002a48:	b480      	push	{r7}
 8002a4a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002a4c:	4b04      	ldr	r3, [pc, #16]	; (8002a60 <__NVIC_GetPriorityGrouping+0x18>)
 8002a4e:	68db      	ldr	r3, [r3, #12]
 8002a50:	0a1b      	lsrs	r3, r3, #8
 8002a52:	f003 0307 	and.w	r3, r3, #7
}
 8002a56:	4618      	mov	r0, r3
 8002a58:	46bd      	mov	sp, r7
 8002a5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a5e:	4770      	bx	lr
 8002a60:	e000ed00 	.word	0xe000ed00

08002a64 <__NVIC_EnableIRQ>:
{
 8002a64:	b480      	push	{r7}
 8002a66:	b083      	sub	sp, #12
 8002a68:	af00      	add	r7, sp, #0
 8002a6a:	4603      	mov	r3, r0
 8002a6c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002a6e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002a72:	2b00      	cmp	r3, #0
 8002a74:	db0b      	blt.n	8002a8e <__NVIC_EnableIRQ+0x2a>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002a76:	79fb      	ldrb	r3, [r7, #7]
 8002a78:	f003 021f 	and.w	r2, r3, #31
 8002a7c:	4907      	ldr	r1, [pc, #28]	; (8002a9c <__NVIC_EnableIRQ+0x38>)
 8002a7e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002a82:	095b      	lsrs	r3, r3, #5
 8002a84:	2001      	movs	r0, #1
 8002a86:	fa00 f202 	lsl.w	r2, r0, r2
 8002a8a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 8002a8e:	bf00      	nop
 8002a90:	370c      	adds	r7, #12
 8002a92:	46bd      	mov	sp, r7
 8002a94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a98:	4770      	bx	lr
 8002a9a:	bf00      	nop
 8002a9c:	e000e100 	.word	0xe000e100

08002aa0 <__NVIC_SetPriority>:
{
 8002aa0:	b480      	push	{r7}
 8002aa2:	b083      	sub	sp, #12
 8002aa4:	af00      	add	r7, sp, #0
 8002aa6:	4603      	mov	r3, r0
 8002aa8:	6039      	str	r1, [r7, #0]
 8002aaa:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002aac:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002ab0:	2b00      	cmp	r3, #0
 8002ab2:	db0a      	blt.n	8002aca <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002ab4:	683b      	ldr	r3, [r7, #0]
 8002ab6:	b2da      	uxtb	r2, r3
 8002ab8:	490c      	ldr	r1, [pc, #48]	; (8002aec <__NVIC_SetPriority+0x4c>)
 8002aba:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002abe:	0112      	lsls	r2, r2, #4
 8002ac0:	b2d2      	uxtb	r2, r2
 8002ac2:	440b      	add	r3, r1
 8002ac4:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 8002ac8:	e00a      	b.n	8002ae0 <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002aca:	683b      	ldr	r3, [r7, #0]
 8002acc:	b2da      	uxtb	r2, r3
 8002ace:	4908      	ldr	r1, [pc, #32]	; (8002af0 <__NVIC_SetPriority+0x50>)
 8002ad0:	79fb      	ldrb	r3, [r7, #7]
 8002ad2:	f003 030f 	and.w	r3, r3, #15
 8002ad6:	3b04      	subs	r3, #4
 8002ad8:	0112      	lsls	r2, r2, #4
 8002ada:	b2d2      	uxtb	r2, r2
 8002adc:	440b      	add	r3, r1
 8002ade:	761a      	strb	r2, [r3, #24]
}
 8002ae0:	bf00      	nop
 8002ae2:	370c      	adds	r7, #12
 8002ae4:	46bd      	mov	sp, r7
 8002ae6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002aea:	4770      	bx	lr
 8002aec:	e000e100 	.word	0xe000e100
 8002af0:	e000ed00 	.word	0xe000ed00

08002af4 <NVIC_EncodePriority>:
{
 8002af4:	b480      	push	{r7}
 8002af6:	b089      	sub	sp, #36	; 0x24
 8002af8:	af00      	add	r7, sp, #0
 8002afa:	60f8      	str	r0, [r7, #12]
 8002afc:	60b9      	str	r1, [r7, #8]
 8002afe:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002b00:	68fb      	ldr	r3, [r7, #12]
 8002b02:	f003 0307 	and.w	r3, r3, #7
 8002b06:	61fb      	str	r3, [r7, #28]
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002b08:	69fb      	ldr	r3, [r7, #28]
 8002b0a:	f1c3 0307 	rsb	r3, r3, #7
 8002b0e:	2b04      	cmp	r3, #4
 8002b10:	bf28      	it	cs
 8002b12:	2304      	movcs	r3, #4
 8002b14:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002b16:	69fb      	ldr	r3, [r7, #28]
 8002b18:	3304      	adds	r3, #4
 8002b1a:	2b06      	cmp	r3, #6
 8002b1c:	d902      	bls.n	8002b24 <NVIC_EncodePriority+0x30>
 8002b1e:	69fb      	ldr	r3, [r7, #28]
 8002b20:	3b03      	subs	r3, #3
 8002b22:	e000      	b.n	8002b26 <NVIC_EncodePriority+0x32>
 8002b24:	2300      	movs	r3, #0
 8002b26:	617b      	str	r3, [r7, #20]
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002b28:	f04f 32ff 	mov.w	r2, #4294967295
 8002b2c:	69bb      	ldr	r3, [r7, #24]
 8002b2e:	fa02 f303 	lsl.w	r3, r2, r3
 8002b32:	43da      	mvns	r2, r3
 8002b34:	68bb      	ldr	r3, [r7, #8]
 8002b36:	401a      	ands	r2, r3
 8002b38:	697b      	ldr	r3, [r7, #20]
 8002b3a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002b3c:	f04f 31ff 	mov.w	r1, #4294967295
 8002b40:	697b      	ldr	r3, [r7, #20]
 8002b42:	fa01 f303 	lsl.w	r3, r1, r3
 8002b46:	43d9      	mvns	r1, r3
 8002b48:	687b      	ldr	r3, [r7, #4]
 8002b4a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002b4c:	4313      	orrs	r3, r2
}
 8002b4e:	4618      	mov	r0, r3
 8002b50:	3724      	adds	r7, #36	; 0x24
 8002b52:	46bd      	mov	sp, r7
 8002b54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b58:	4770      	bx	lr
	...

08002b5c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8002b5c:	b580      	push	{r7, lr}
 8002b5e:	b082      	sub	sp, #8
 8002b60:	af00      	add	r7, sp, #0
 8002b62:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002b64:	687b      	ldr	r3, [r7, #4]
 8002b66:	3b01      	subs	r3, #1
 8002b68:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8002b6c:	d301      	bcc.n	8002b72 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8002b6e:	2301      	movs	r3, #1
 8002b70:	e00f      	b.n	8002b92 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8002b72:	4a0a      	ldr	r2, [pc, #40]	; (8002b9c <SysTick_Config+0x40>)
 8002b74:	687b      	ldr	r3, [r7, #4]
 8002b76:	3b01      	subs	r3, #1
 8002b78:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8002b7a:	210f      	movs	r1, #15
 8002b7c:	f04f 30ff 	mov.w	r0, #4294967295
 8002b80:	f7ff ff8e 	bl	8002aa0 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002b84:	4b05      	ldr	r3, [pc, #20]	; (8002b9c <SysTick_Config+0x40>)
 8002b86:	2200      	movs	r2, #0
 8002b88:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8002b8a:	4b04      	ldr	r3, [pc, #16]	; (8002b9c <SysTick_Config+0x40>)
 8002b8c:	2207      	movs	r2, #7
 8002b8e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8002b90:	2300      	movs	r3, #0
}
 8002b92:	4618      	mov	r0, r3
 8002b94:	3708      	adds	r7, #8
 8002b96:	46bd      	mov	sp, r7
 8002b98:	bd80      	pop	{r7, pc}
 8002b9a:	bf00      	nop
 8002b9c:	e000e010 	.word	0xe000e010

08002ba0 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002ba0:	b580      	push	{r7, lr}
 8002ba2:	b082      	sub	sp, #8
 8002ba4:	af00      	add	r7, sp, #0
 8002ba6:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002ba8:	6878      	ldr	r0, [r7, #4]
 8002baa:	f7ff ff29 	bl	8002a00 <__NVIC_SetPriorityGrouping>
}
 8002bae:	bf00      	nop
 8002bb0:	3708      	adds	r7, #8
 8002bb2:	46bd      	mov	sp, r7
 8002bb4:	bd80      	pop	{r7, pc}

08002bb6 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8002bb6:	b580      	push	{r7, lr}
 8002bb8:	b086      	sub	sp, #24
 8002bba:	af00      	add	r7, sp, #0
 8002bbc:	4603      	mov	r3, r0
 8002bbe:	60b9      	str	r1, [r7, #8]
 8002bc0:	607a      	str	r2, [r7, #4]
 8002bc2:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 8002bc4:	2300      	movs	r3, #0
 8002bc6:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8002bc8:	f7ff ff3e 	bl	8002a48 <__NVIC_GetPriorityGrouping>
 8002bcc:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002bce:	687a      	ldr	r2, [r7, #4]
 8002bd0:	68b9      	ldr	r1, [r7, #8]
 8002bd2:	6978      	ldr	r0, [r7, #20]
 8002bd4:	f7ff ff8e 	bl	8002af4 <NVIC_EncodePriority>
 8002bd8:	4602      	mov	r2, r0
 8002bda:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002bde:	4611      	mov	r1, r2
 8002be0:	4618      	mov	r0, r3
 8002be2:	f7ff ff5d 	bl	8002aa0 <__NVIC_SetPriority>
}
 8002be6:	bf00      	nop
 8002be8:	3718      	adds	r7, #24
 8002bea:	46bd      	mov	sp, r7
 8002bec:	bd80      	pop	{r7, pc}

08002bee <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f7xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002bee:	b580      	push	{r7, lr}
 8002bf0:	b082      	sub	sp, #8
 8002bf2:	af00      	add	r7, sp, #0
 8002bf4:	4603      	mov	r3, r0
 8002bf6:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002bf8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002bfc:	4618      	mov	r0, r3
 8002bfe:	f7ff ff31 	bl	8002a64 <__NVIC_EnableIRQ>
}
 8002c02:	bf00      	nop
 8002c04:	3708      	adds	r7, #8
 8002c06:	46bd      	mov	sp, r7
 8002c08:	bd80      	pop	{r7, pc}

08002c0a <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8002c0a:	b580      	push	{r7, lr}
 8002c0c:	b082      	sub	sp, #8
 8002c0e:	af00      	add	r7, sp, #0
 8002c10:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8002c12:	6878      	ldr	r0, [r7, #4]
 8002c14:	f7ff ffa2 	bl	8002b5c <SysTick_Config>
 8002c18:	4603      	mov	r3, r0
}
 8002c1a:	4618      	mov	r0, r3
 8002c1c:	3708      	adds	r7, #8
 8002c1e:	46bd      	mov	sp, r7
 8002c20:	bd80      	pop	{r7, pc}
	...

08002c24 <HAL_MPU_Disable>:
/**
  * @brief  Disables the MPU
  * @retval None
  */
void HAL_MPU_Disable(void)
{
 8002c24:	b480      	push	{r7}
 8002c26:	af00      	add	r7, sp, #0
  \details Ensures the apparent order of the explicit memory operations before
           and after the instruction, without ensuring their completion.
 */
__STATIC_FORCEINLINE void __DMB(void)
{
  __ASM volatile ("dmb 0xF":::"memory");
 8002c28:	f3bf 8f5f 	dmb	sy
}
 8002c2c:	bf00      	nop
  /* Make sure outstanding transfers are done */
  __DMB();

  /* Disable fault exceptions */
  SCB->SHCSR &= ~SCB_SHCSR_MEMFAULTENA_Msk;
 8002c2e:	4b07      	ldr	r3, [pc, #28]	; (8002c4c <HAL_MPU_Disable+0x28>)
 8002c30:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002c32:	4a06      	ldr	r2, [pc, #24]	; (8002c4c <HAL_MPU_Disable+0x28>)
 8002c34:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8002c38:	6253      	str	r3, [r2, #36]	; 0x24
  
  /* Disable the MPU and clear the control register*/
  MPU->CTRL = 0;
 8002c3a:	4b05      	ldr	r3, [pc, #20]	; (8002c50 <HAL_MPU_Disable+0x2c>)
 8002c3c:	2200      	movs	r2, #0
 8002c3e:	605a      	str	r2, [r3, #4]
}
 8002c40:	bf00      	nop
 8002c42:	46bd      	mov	sp, r7
 8002c44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c48:	4770      	bx	lr
 8002c4a:	bf00      	nop
 8002c4c:	e000ed00 	.word	0xe000ed00
 8002c50:	e000ed90 	.word	0xe000ed90

08002c54 <HAL_MPU_Enable>:
  *            @arg MPU_PRIVILEGED_DEFAULT
  *            @arg MPU_HFNMI_PRIVDEF
  * @retval None
  */
void HAL_MPU_Enable(uint32_t MPU_Control)
{
 8002c54:	b480      	push	{r7}
 8002c56:	b083      	sub	sp, #12
 8002c58:	af00      	add	r7, sp, #0
 8002c5a:	6078      	str	r0, [r7, #4]
  /* Enable the MPU */
  MPU->CTRL = MPU_Control | MPU_CTRL_ENABLE_Msk;
 8002c5c:	4a0b      	ldr	r2, [pc, #44]	; (8002c8c <HAL_MPU_Enable+0x38>)
 8002c5e:	687b      	ldr	r3, [r7, #4]
 8002c60:	f043 0301 	orr.w	r3, r3, #1
 8002c64:	6053      	str	r3, [r2, #4]
  
  /* Enable fault exceptions */
  SCB->SHCSR |= SCB_SHCSR_MEMFAULTENA_Msk;
 8002c66:	4b0a      	ldr	r3, [pc, #40]	; (8002c90 <HAL_MPU_Enable+0x3c>)
 8002c68:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002c6a:	4a09      	ldr	r2, [pc, #36]	; (8002c90 <HAL_MPU_Enable+0x3c>)
 8002c6c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002c70:	6253      	str	r3, [r2, #36]	; 0x24
  __ASM volatile ("dsb 0xF":::"memory");
 8002c72:	f3bf 8f4f 	dsb	sy
}
 8002c76:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 8002c78:	f3bf 8f6f 	isb	sy
}
 8002c7c:	bf00      	nop
  
  /* Ensure MPU setting take effects */
  __DSB();
  __ISB();
}
 8002c7e:	bf00      	nop
 8002c80:	370c      	adds	r7, #12
 8002c82:	46bd      	mov	sp, r7
 8002c84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c88:	4770      	bx	lr
 8002c8a:	bf00      	nop
 8002c8c:	e000ed90 	.word	0xe000ed90
 8002c90:	e000ed00 	.word	0xe000ed00

08002c94 <HAL_MPU_ConfigRegion>:
  * @param  MPU_Init Pointer to a MPU_Region_InitTypeDef structure that contains
  *                the initialization and configuration information.
  * @retval None
  */
void HAL_MPU_ConfigRegion(MPU_Region_InitTypeDef *MPU_Init)
{
 8002c94:	b480      	push	{r7}
 8002c96:	b083      	sub	sp, #12
 8002c98:	af00      	add	r7, sp, #0
 8002c9a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_MPU_REGION_NUMBER(MPU_Init->Number));
  assert_param(IS_MPU_REGION_ENABLE(MPU_Init->Enable));

  /* Set the Region number */
  MPU->RNR = MPU_Init->Number;
 8002c9c:	687b      	ldr	r3, [r7, #4]
 8002c9e:	785a      	ldrb	r2, [r3, #1]
 8002ca0:	4b1d      	ldr	r3, [pc, #116]	; (8002d18 <HAL_MPU_ConfigRegion+0x84>)
 8002ca2:	609a      	str	r2, [r3, #8]

  if ((MPU_Init->Enable) != RESET)
 8002ca4:	687b      	ldr	r3, [r7, #4]
 8002ca6:	781b      	ldrb	r3, [r3, #0]
 8002ca8:	2b00      	cmp	r3, #0
 8002caa:	d029      	beq.n	8002d00 <HAL_MPU_ConfigRegion+0x6c>
    assert_param(IS_MPU_ACCESS_CACHEABLE(MPU_Init->IsCacheable));
    assert_param(IS_MPU_ACCESS_BUFFERABLE(MPU_Init->IsBufferable));
    assert_param(IS_MPU_SUB_REGION_DISABLE(MPU_Init->SubRegionDisable));
    assert_param(IS_MPU_REGION_SIZE(MPU_Init->Size));
    
    MPU->RBAR = MPU_Init->BaseAddress;
 8002cac:	4a1a      	ldr	r2, [pc, #104]	; (8002d18 <HAL_MPU_ConfigRegion+0x84>)
 8002cae:	687b      	ldr	r3, [r7, #4]
 8002cb0:	685b      	ldr	r3, [r3, #4]
 8002cb2:	60d3      	str	r3, [r2, #12]
    MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 8002cb4:	687b      	ldr	r3, [r7, #4]
 8002cb6:	7b1b      	ldrb	r3, [r3, #12]
 8002cb8:	071a      	lsls	r2, r3, #28
                ((uint32_t)MPU_Init->AccessPermission        << MPU_RASR_AP_Pos)   |
 8002cba:	687b      	ldr	r3, [r7, #4]
 8002cbc:	7adb      	ldrb	r3, [r3, #11]
 8002cbe:	061b      	lsls	r3, r3, #24
    MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 8002cc0:	431a      	orrs	r2, r3
                ((uint32_t)MPU_Init->TypeExtField            << MPU_RASR_TEX_Pos)  |
 8002cc2:	687b      	ldr	r3, [r7, #4]
 8002cc4:	7a9b      	ldrb	r3, [r3, #10]
 8002cc6:	04db      	lsls	r3, r3, #19
                ((uint32_t)MPU_Init->AccessPermission        << MPU_RASR_AP_Pos)   |
 8002cc8:	431a      	orrs	r2, r3
                ((uint32_t)MPU_Init->IsShareable             << MPU_RASR_S_Pos)    |
 8002cca:	687b      	ldr	r3, [r7, #4]
 8002ccc:	7b5b      	ldrb	r3, [r3, #13]
 8002cce:	049b      	lsls	r3, r3, #18
                ((uint32_t)MPU_Init->TypeExtField            << MPU_RASR_TEX_Pos)  |
 8002cd0:	431a      	orrs	r2, r3
                ((uint32_t)MPU_Init->IsCacheable             << MPU_RASR_C_Pos)    |
 8002cd2:	687b      	ldr	r3, [r7, #4]
 8002cd4:	7b9b      	ldrb	r3, [r3, #14]
 8002cd6:	045b      	lsls	r3, r3, #17
                ((uint32_t)MPU_Init->IsShareable             << MPU_RASR_S_Pos)    |
 8002cd8:	431a      	orrs	r2, r3
                ((uint32_t)MPU_Init->IsBufferable            << MPU_RASR_B_Pos)    |
 8002cda:	687b      	ldr	r3, [r7, #4]
 8002cdc:	7bdb      	ldrb	r3, [r3, #15]
 8002cde:	041b      	lsls	r3, r3, #16
                ((uint32_t)MPU_Init->IsCacheable             << MPU_RASR_C_Pos)    |
 8002ce0:	431a      	orrs	r2, r3
                ((uint32_t)MPU_Init->SubRegionDisable        << MPU_RASR_SRD_Pos)  |
 8002ce2:	687b      	ldr	r3, [r7, #4]
 8002ce4:	7a5b      	ldrb	r3, [r3, #9]
 8002ce6:	021b      	lsls	r3, r3, #8
                ((uint32_t)MPU_Init->IsBufferable            << MPU_RASR_B_Pos)    |
 8002ce8:	431a      	orrs	r2, r3
                ((uint32_t)MPU_Init->Size                    << MPU_RASR_SIZE_Pos) |
 8002cea:	687b      	ldr	r3, [r7, #4]
 8002cec:	7a1b      	ldrb	r3, [r3, #8]
 8002cee:	005b      	lsls	r3, r3, #1
                ((uint32_t)MPU_Init->SubRegionDisable        << MPU_RASR_SRD_Pos)  |
 8002cf0:	4313      	orrs	r3, r2
                ((uint32_t)MPU_Init->Enable                  << MPU_RASR_ENABLE_Pos);
 8002cf2:	687a      	ldr	r2, [r7, #4]
 8002cf4:	7812      	ldrb	r2, [r2, #0]
 8002cf6:	4611      	mov	r1, r2
    MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 8002cf8:	4a07      	ldr	r2, [pc, #28]	; (8002d18 <HAL_MPU_ConfigRegion+0x84>)
                ((uint32_t)MPU_Init->Size                    << MPU_RASR_SIZE_Pos) |
 8002cfa:	430b      	orrs	r3, r1
    MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 8002cfc:	6113      	str	r3, [r2, #16]
  else
  {
    MPU->RBAR = 0x00;
    MPU->RASR = 0x00;
  }
}
 8002cfe:	e005      	b.n	8002d0c <HAL_MPU_ConfigRegion+0x78>
    MPU->RBAR = 0x00;
 8002d00:	4b05      	ldr	r3, [pc, #20]	; (8002d18 <HAL_MPU_ConfigRegion+0x84>)
 8002d02:	2200      	movs	r2, #0
 8002d04:	60da      	str	r2, [r3, #12]
    MPU->RASR = 0x00;
 8002d06:	4b04      	ldr	r3, [pc, #16]	; (8002d18 <HAL_MPU_ConfigRegion+0x84>)
 8002d08:	2200      	movs	r2, #0
 8002d0a:	611a      	str	r2, [r3, #16]
}
 8002d0c:	bf00      	nop
 8002d0e:	370c      	adds	r7, #12
 8002d10:	46bd      	mov	sp, r7
 8002d12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d16:	4770      	bx	lr
 8002d18:	e000ed90 	.word	0xe000ed90

08002d1c <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8002d1c:	b580      	push	{r7, lr}
 8002d1e:	b086      	sub	sp, #24
 8002d20:	af00      	add	r7, sp, #0
 8002d22:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8002d24:	2300      	movs	r3, #0
 8002d26:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 8002d28:	f7ff fe3a 	bl	80029a0 <HAL_GetTick>
 8002d2c:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 8002d2e:	687b      	ldr	r3, [r7, #4]
 8002d30:	2b00      	cmp	r3, #0
 8002d32:	d101      	bne.n	8002d38 <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 8002d34:	2301      	movs	r3, #1
 8002d36:	e099      	b.n	8002e6c <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }
  
  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8002d38:	687b      	ldr	r3, [r7, #4]
 8002d3a:	2202      	movs	r2, #2
 8002d3c:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
  
  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 8002d40:	687b      	ldr	r3, [r7, #4]
 8002d42:	2200      	movs	r2, #0
 8002d44:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 8002d48:	687b      	ldr	r3, [r7, #4]
 8002d4a:	681b      	ldr	r3, [r3, #0]
 8002d4c:	681a      	ldr	r2, [r3, #0]
 8002d4e:	687b      	ldr	r3, [r7, #4]
 8002d50:	681b      	ldr	r3, [r3, #0]
 8002d52:	f022 0201 	bic.w	r2, r2, #1
 8002d56:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8002d58:	e00f      	b.n	8002d7a <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8002d5a:	f7ff fe21 	bl	80029a0 <HAL_GetTick>
 8002d5e:	4602      	mov	r2, r0
 8002d60:	693b      	ldr	r3, [r7, #16]
 8002d62:	1ad3      	subs	r3, r2, r3
 8002d64:	2b05      	cmp	r3, #5
 8002d66:	d908      	bls.n	8002d7a <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8002d68:	687b      	ldr	r3, [r7, #4]
 8002d6a:	2220      	movs	r2, #32
 8002d6c:	655a      	str	r2, [r3, #84]	; 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 8002d6e:	687b      	ldr	r3, [r7, #4]
 8002d70:	2203      	movs	r2, #3
 8002d72:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
      
      return HAL_TIMEOUT;
 8002d76:	2303      	movs	r3, #3
 8002d78:	e078      	b.n	8002e6c <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8002d7a:	687b      	ldr	r3, [r7, #4]
 8002d7c:	681b      	ldr	r3, [r3, #0]
 8002d7e:	681b      	ldr	r3, [r3, #0]
 8002d80:	f003 0301 	and.w	r3, r3, #1
 8002d84:	2b00      	cmp	r3, #0
 8002d86:	d1e8      	bne.n	8002d5a <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 8002d88:	687b      	ldr	r3, [r7, #4]
 8002d8a:	681b      	ldr	r3, [r3, #0]
 8002d8c:	681b      	ldr	r3, [r3, #0]
 8002d8e:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8002d90:	697a      	ldr	r2, [r7, #20]
 8002d92:	4b38      	ldr	r3, [pc, #224]	; (8002e74 <HAL_DMA_Init+0x158>)
 8002d94:	4013      	ands	r3, r2
 8002d96:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8002d98:	687b      	ldr	r3, [r7, #4]
 8002d9a:	685a      	ldr	r2, [r3, #4]
 8002d9c:	687b      	ldr	r3, [r7, #4]
 8002d9e:	689b      	ldr	r3, [r3, #8]
 8002da0:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002da2:	687b      	ldr	r3, [r7, #4]
 8002da4:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8002da6:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002da8:	687b      	ldr	r3, [r7, #4]
 8002daa:	691b      	ldr	r3, [r3, #16]
 8002dac:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002dae:	687b      	ldr	r3, [r7, #4]
 8002db0:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002db2:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002db4:	687b      	ldr	r3, [r7, #4]
 8002db6:	699b      	ldr	r3, [r3, #24]
 8002db8:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8002dba:	687b      	ldr	r3, [r7, #4]
 8002dbc:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002dbe:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8002dc0:	687b      	ldr	r3, [r7, #4]
 8002dc2:	6a1b      	ldr	r3, [r3, #32]
 8002dc4:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8002dc6:	697a      	ldr	r2, [r7, #20]
 8002dc8:	4313      	orrs	r3, r2
 8002dca:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8002dcc:	687b      	ldr	r3, [r7, #4]
 8002dce:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002dd0:	2b04      	cmp	r3, #4
 8002dd2:	d107      	bne.n	8002de4 <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8002dd4:	687b      	ldr	r3, [r7, #4]
 8002dd6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002dd8:	687b      	ldr	r3, [r7, #4]
 8002dda:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002ddc:	4313      	orrs	r3, r2
 8002dde:	697a      	ldr	r2, [r7, #20]
 8002de0:	4313      	orrs	r3, r2
 8002de2:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 8002de4:	687b      	ldr	r3, [r7, #4]
 8002de6:	681b      	ldr	r3, [r3, #0]
 8002de8:	697a      	ldr	r2, [r7, #20]
 8002dea:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 8002dec:	687b      	ldr	r3, [r7, #4]
 8002dee:	681b      	ldr	r3, [r3, #0]
 8002df0:	695b      	ldr	r3, [r3, #20]
 8002df2:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8002df4:	697b      	ldr	r3, [r7, #20]
 8002df6:	f023 0307 	bic.w	r3, r3, #7
 8002dfa:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 8002dfc:	687b      	ldr	r3, [r7, #4]
 8002dfe:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002e00:	697a      	ldr	r2, [r7, #20]
 8002e02:	4313      	orrs	r3, r2
 8002e04:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8002e06:	687b      	ldr	r3, [r7, #4]
 8002e08:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002e0a:	2b04      	cmp	r3, #4
 8002e0c:	d117      	bne.n	8002e3e <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 8002e0e:	687b      	ldr	r3, [r7, #4]
 8002e10:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002e12:	697a      	ldr	r2, [r7, #20]
 8002e14:	4313      	orrs	r3, r2
 8002e16:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8002e18:	687b      	ldr	r3, [r7, #4]
 8002e1a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002e1c:	2b00      	cmp	r3, #0
 8002e1e:	d00e      	beq.n	8002e3e <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8002e20:	6878      	ldr	r0, [r7, #4]
 8002e22:	f000 f8bd 	bl	8002fa0 <DMA_CheckFifoParam>
 8002e26:	4603      	mov	r3, r0
 8002e28:	2b00      	cmp	r3, #0
 8002e2a:	d008      	beq.n	8002e3e <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8002e2c:	687b      	ldr	r3, [r7, #4]
 8002e2e:	2240      	movs	r2, #64	; 0x40
 8002e30:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8002e32:	687b      	ldr	r3, [r7, #4]
 8002e34:	2201      	movs	r2, #1
 8002e36:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        return HAL_ERROR; 
 8002e3a:	2301      	movs	r3, #1
 8002e3c:	e016      	b.n	8002e6c <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 8002e3e:	687b      	ldr	r3, [r7, #4]
 8002e40:	681b      	ldr	r3, [r3, #0]
 8002e42:	697a      	ldr	r2, [r7, #20]
 8002e44:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8002e46:	6878      	ldr	r0, [r7, #4]
 8002e48:	f000 f874 	bl	8002f34 <DMA_CalcBaseAndBitshift>
 8002e4c:	4603      	mov	r3, r0
 8002e4e:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8002e50:	687b      	ldr	r3, [r7, #4]
 8002e52:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002e54:	223f      	movs	r2, #63	; 0x3f
 8002e56:	409a      	lsls	r2, r3
 8002e58:	68fb      	ldr	r3, [r7, #12]
 8002e5a:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8002e5c:	687b      	ldr	r3, [r7, #4]
 8002e5e:	2200      	movs	r2, #0
 8002e60:	655a      	str	r2, [r3, #84]	; 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8002e62:	687b      	ldr	r3, [r7, #4]
 8002e64:	2201      	movs	r2, #1
 8002e66:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  return HAL_OK;
 8002e6a:	2300      	movs	r3, #0
}
 8002e6c:	4618      	mov	r0, r3
 8002e6e:	3718      	adds	r7, #24
 8002e70:	46bd      	mov	sp, r7
 8002e72:	bd80      	pop	{r7, pc}
 8002e74:	e010803f 	.word	0xe010803f

08002e78 <HAL_DMA_DeInit>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_DeInit(DMA_HandleTypeDef *hdma)
{
 8002e78:	b580      	push	{r7, lr}
 8002e7a:	b084      	sub	sp, #16
 8002e7c:	af00      	add	r7, sp, #0
 8002e7e:	6078      	str	r0, [r7, #4]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 8002e80:	687b      	ldr	r3, [r7, #4]
 8002e82:	2b00      	cmp	r3, #0
 8002e84:	d101      	bne.n	8002e8a <HAL_DMA_DeInit+0x12>
  {
    return HAL_ERROR;
 8002e86:	2301      	movs	r3, #1
 8002e88:	e050      	b.n	8002f2c <HAL_DMA_DeInit+0xb4>
  }
  
  /* Check the DMA peripheral state */
  if(hdma->State == HAL_DMA_STATE_BUSY)
 8002e8a:	687b      	ldr	r3, [r7, #4]
 8002e8c:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8002e90:	b2db      	uxtb	r3, r3
 8002e92:	2b02      	cmp	r3, #2
 8002e94:	d101      	bne.n	8002e9a <HAL_DMA_DeInit+0x22>
  {
    /* Return error status */
    return HAL_BUSY;
 8002e96:	2302      	movs	r3, #2
 8002e98:	e048      	b.n	8002f2c <HAL_DMA_DeInit+0xb4>

  /* Check the parameters */
  assert_param(IS_DMA_STREAM_ALL_INSTANCE(hdma->Instance));

  /* Disable the selected DMA Streamx */
  __HAL_DMA_DISABLE(hdma);
 8002e9a:	687b      	ldr	r3, [r7, #4]
 8002e9c:	681b      	ldr	r3, [r3, #0]
 8002e9e:	681a      	ldr	r2, [r3, #0]
 8002ea0:	687b      	ldr	r3, [r7, #4]
 8002ea2:	681b      	ldr	r3, [r3, #0]
 8002ea4:	f022 0201 	bic.w	r2, r2, #1
 8002ea8:	601a      	str	r2, [r3, #0]

  /* Reset DMA Streamx control register */
  hdma->Instance->CR   = 0U;
 8002eaa:	687b      	ldr	r3, [r7, #4]
 8002eac:	681b      	ldr	r3, [r3, #0]
 8002eae:	2200      	movs	r2, #0
 8002eb0:	601a      	str	r2, [r3, #0]

  /* Reset DMA Streamx number of data to transfer register */
  hdma->Instance->NDTR = 0U;
 8002eb2:	687b      	ldr	r3, [r7, #4]
 8002eb4:	681b      	ldr	r3, [r3, #0]
 8002eb6:	2200      	movs	r2, #0
 8002eb8:	605a      	str	r2, [r3, #4]

  /* Reset DMA Streamx peripheral address register */
  hdma->Instance->PAR  = 0U;
 8002eba:	687b      	ldr	r3, [r7, #4]
 8002ebc:	681b      	ldr	r3, [r3, #0]
 8002ebe:	2200      	movs	r2, #0
 8002ec0:	609a      	str	r2, [r3, #8]

  /* Reset DMA Streamx memory 0 address register */
  hdma->Instance->M0AR = 0U;
 8002ec2:	687b      	ldr	r3, [r7, #4]
 8002ec4:	681b      	ldr	r3, [r3, #0]
 8002ec6:	2200      	movs	r2, #0
 8002ec8:	60da      	str	r2, [r3, #12]
  
  /* Reset DMA Streamx memory 1 address register */
  hdma->Instance->M1AR = 0U;
 8002eca:	687b      	ldr	r3, [r7, #4]
 8002ecc:	681b      	ldr	r3, [r3, #0]
 8002ece:	2200      	movs	r2, #0
 8002ed0:	611a      	str	r2, [r3, #16]
  
  /* Reset DMA Streamx FIFO control register */
  hdma->Instance->FCR  = (uint32_t)0x00000021U;
 8002ed2:	687b      	ldr	r3, [r7, #4]
 8002ed4:	681b      	ldr	r3, [r3, #0]
 8002ed6:	2221      	movs	r2, #33	; 0x21
 8002ed8:	615a      	str	r2, [r3, #20]
  
  /* Get DMA steam Base Address */  
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8002eda:	6878      	ldr	r0, [r7, #4]
 8002edc:	f000 f82a 	bl	8002f34 <DMA_CalcBaseAndBitshift>
 8002ee0:	4603      	mov	r3, r0
 8002ee2:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags at correct offset within the register */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8002ee4:	687b      	ldr	r3, [r7, #4]
 8002ee6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002ee8:	223f      	movs	r2, #63	; 0x3f
 8002eea:	409a      	lsls	r2, r3
 8002eec:	68fb      	ldr	r3, [r7, #12]
 8002eee:	609a      	str	r2, [r3, #8]
  
  /* Clean all callbacks */
  hdma->XferCpltCallback = NULL;
 8002ef0:	687b      	ldr	r3, [r7, #4]
 8002ef2:	2200      	movs	r2, #0
 8002ef4:	63da      	str	r2, [r3, #60]	; 0x3c
  hdma->XferHalfCpltCallback = NULL;
 8002ef6:	687b      	ldr	r3, [r7, #4]
 8002ef8:	2200      	movs	r2, #0
 8002efa:	641a      	str	r2, [r3, #64]	; 0x40
  hdma->XferM1CpltCallback = NULL;
 8002efc:	687b      	ldr	r3, [r7, #4]
 8002efe:	2200      	movs	r2, #0
 8002f00:	645a      	str	r2, [r3, #68]	; 0x44
  hdma->XferM1HalfCpltCallback = NULL;
 8002f02:	687b      	ldr	r3, [r7, #4]
 8002f04:	2200      	movs	r2, #0
 8002f06:	649a      	str	r2, [r3, #72]	; 0x48
  hdma->XferErrorCallback = NULL;
 8002f08:	687b      	ldr	r3, [r7, #4]
 8002f0a:	2200      	movs	r2, #0
 8002f0c:	64da      	str	r2, [r3, #76]	; 0x4c
  hdma->XferAbortCallback = NULL;  
 8002f0e:	687b      	ldr	r3, [r7, #4]
 8002f10:	2200      	movs	r2, #0
 8002f12:	651a      	str	r2, [r3, #80]	; 0x50

  /* Reset the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8002f14:	687b      	ldr	r3, [r7, #4]
 8002f16:	2200      	movs	r2, #0
 8002f18:	655a      	str	r2, [r3, #84]	; 0x54

  /* Reset the DMA state */
  hdma->State = HAL_DMA_STATE_RESET;
 8002f1a:	687b      	ldr	r3, [r7, #4]
 8002f1c:	2200      	movs	r2, #0
 8002f1e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  /* Release Lock */
  __HAL_UNLOCK(hdma);
 8002f22:	687b      	ldr	r3, [r7, #4]
 8002f24:	2200      	movs	r2, #0
 8002f26:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  return HAL_OK;
 8002f2a:	2300      	movs	r3, #0
}
 8002f2c:	4618      	mov	r0, r3
 8002f2e:	3710      	adds	r7, #16
 8002f30:	46bd      	mov	sp, r7
 8002f32:	bd80      	pop	{r7, pc}

08002f34 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8002f34:	b480      	push	{r7}
 8002f36:	b085      	sub	sp, #20
 8002f38:	af00      	add	r7, sp, #0
 8002f3a:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 8002f3c:	687b      	ldr	r3, [r7, #4]
 8002f3e:	681b      	ldr	r3, [r3, #0]
 8002f40:	b2db      	uxtb	r3, r3
 8002f42:	3b10      	subs	r3, #16
 8002f44:	4a13      	ldr	r2, [pc, #76]	; (8002f94 <DMA_CalcBaseAndBitshift+0x60>)
 8002f46:	fba2 2303 	umull	r2, r3, r2, r3
 8002f4a:	091b      	lsrs	r3, r3, #4
 8002f4c:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 8002f4e:	4a12      	ldr	r2, [pc, #72]	; (8002f98 <DMA_CalcBaseAndBitshift+0x64>)
 8002f50:	68fb      	ldr	r3, [r7, #12]
 8002f52:	4413      	add	r3, r2
 8002f54:	781b      	ldrb	r3, [r3, #0]
 8002f56:	461a      	mov	r2, r3
 8002f58:	687b      	ldr	r3, [r7, #4]
 8002f5a:	65da      	str	r2, [r3, #92]	; 0x5c
  
  if (stream_number > 3U)
 8002f5c:	68fb      	ldr	r3, [r7, #12]
 8002f5e:	2b03      	cmp	r3, #3
 8002f60:	d908      	bls.n	8002f74 <DMA_CalcBaseAndBitshift+0x40>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 8002f62:	687b      	ldr	r3, [r7, #4]
 8002f64:	681b      	ldr	r3, [r3, #0]
 8002f66:	461a      	mov	r2, r3
 8002f68:	4b0c      	ldr	r3, [pc, #48]	; (8002f9c <DMA_CalcBaseAndBitshift+0x68>)
 8002f6a:	4013      	ands	r3, r2
 8002f6c:	1d1a      	adds	r2, r3, #4
 8002f6e:	687b      	ldr	r3, [r7, #4]
 8002f70:	659a      	str	r2, [r3, #88]	; 0x58
 8002f72:	e006      	b.n	8002f82 <DMA_CalcBaseAndBitshift+0x4e>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 8002f74:	687b      	ldr	r3, [r7, #4]
 8002f76:	681b      	ldr	r3, [r3, #0]
 8002f78:	461a      	mov	r2, r3
 8002f7a:	4b08      	ldr	r3, [pc, #32]	; (8002f9c <DMA_CalcBaseAndBitshift+0x68>)
 8002f7c:	4013      	ands	r3, r2
 8002f7e:	687a      	ldr	r2, [r7, #4]
 8002f80:	6593      	str	r3, [r2, #88]	; 0x58
  }
  
  return hdma->StreamBaseAddress;
 8002f82:	687b      	ldr	r3, [r7, #4]
 8002f84:	6d9b      	ldr	r3, [r3, #88]	; 0x58
}
 8002f86:	4618      	mov	r0, r3
 8002f88:	3714      	adds	r7, #20
 8002f8a:	46bd      	mov	sp, r7
 8002f8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f90:	4770      	bx	lr
 8002f92:	bf00      	nop
 8002f94:	aaaaaaab 	.word	0xaaaaaaab
 8002f98:	0800f818 	.word	0x0800f818
 8002f9c:	fffffc00 	.word	0xfffffc00

08002fa0 <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 8002fa0:	b480      	push	{r7}
 8002fa2:	b085      	sub	sp, #20
 8002fa4:	af00      	add	r7, sp, #0
 8002fa6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8002fa8:	2300      	movs	r3, #0
 8002faa:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 8002fac:	687b      	ldr	r3, [r7, #4]
 8002fae:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002fb0:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 8002fb2:	687b      	ldr	r3, [r7, #4]
 8002fb4:	699b      	ldr	r3, [r3, #24]
 8002fb6:	2b00      	cmp	r3, #0
 8002fb8:	d11f      	bne.n	8002ffa <DMA_CheckFifoParam+0x5a>
 8002fba:	68bb      	ldr	r3, [r7, #8]
 8002fbc:	2b03      	cmp	r3, #3
 8002fbe:	d856      	bhi.n	800306e <DMA_CheckFifoParam+0xce>
 8002fc0:	a201      	add	r2, pc, #4	; (adr r2, 8002fc8 <DMA_CheckFifoParam+0x28>)
 8002fc2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002fc6:	bf00      	nop
 8002fc8:	08002fd9 	.word	0x08002fd9
 8002fcc:	08002feb 	.word	0x08002feb
 8002fd0:	08002fd9 	.word	0x08002fd9
 8002fd4:	0800306f 	.word	0x0800306f
  {
    switch (tmp)
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8002fd8:	687b      	ldr	r3, [r7, #4]
 8002fda:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002fdc:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8002fe0:	2b00      	cmp	r3, #0
 8002fe2:	d046      	beq.n	8003072 <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 8002fe4:	2301      	movs	r3, #1
 8002fe6:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8002fe8:	e043      	b.n	8003072 <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8002fea:	687b      	ldr	r3, [r7, #4]
 8002fec:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002fee:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8002ff2:	d140      	bne.n	8003076 <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 8002ff4:	2301      	movs	r3, #1
 8002ff6:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8002ff8:	e03d      	b.n	8003076 <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8002ffa:	687b      	ldr	r3, [r7, #4]
 8002ffc:	699b      	ldr	r3, [r3, #24]
 8002ffe:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8003002:	d121      	bne.n	8003048 <DMA_CheckFifoParam+0xa8>
 8003004:	68bb      	ldr	r3, [r7, #8]
 8003006:	2b03      	cmp	r3, #3
 8003008:	d837      	bhi.n	800307a <DMA_CheckFifoParam+0xda>
 800300a:	a201      	add	r2, pc, #4	; (adr r2, 8003010 <DMA_CheckFifoParam+0x70>)
 800300c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003010:	08003021 	.word	0x08003021
 8003014:	08003027 	.word	0x08003027
 8003018:	08003021 	.word	0x08003021
 800301c:	08003039 	.word	0x08003039
  {
    switch (tmp)
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 8003020:	2301      	movs	r3, #1
 8003022:	73fb      	strb	r3, [r7, #15]
      break;
 8003024:	e030      	b.n	8003088 <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8003026:	687b      	ldr	r3, [r7, #4]
 8003028:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800302a:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 800302e:	2b00      	cmp	r3, #0
 8003030:	d025      	beq.n	800307e <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 8003032:	2301      	movs	r3, #1
 8003034:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003036:	e022      	b.n	800307e <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8003038:	687b      	ldr	r3, [r7, #4]
 800303a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800303c:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8003040:	d11f      	bne.n	8003082 <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 8003042:	2301      	movs	r3, #1
 8003044:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 8003046:	e01c      	b.n	8003082 <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 8003048:	68bb      	ldr	r3, [r7, #8]
 800304a:	2b02      	cmp	r3, #2
 800304c:	d903      	bls.n	8003056 <DMA_CheckFifoParam+0xb6>
 800304e:	68bb      	ldr	r3, [r7, #8]
 8003050:	2b03      	cmp	r3, #3
 8003052:	d003      	beq.n	800305c <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 8003054:	e018      	b.n	8003088 <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 8003056:	2301      	movs	r3, #1
 8003058:	73fb      	strb	r3, [r7, #15]
      break;
 800305a:	e015      	b.n	8003088 <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 800305c:	687b      	ldr	r3, [r7, #4]
 800305e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003060:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8003064:	2b00      	cmp	r3, #0
 8003066:	d00e      	beq.n	8003086 <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 8003068:	2301      	movs	r3, #1
 800306a:	73fb      	strb	r3, [r7, #15]
      break;
 800306c:	e00b      	b.n	8003086 <DMA_CheckFifoParam+0xe6>
      break;
 800306e:	bf00      	nop
 8003070:	e00a      	b.n	8003088 <DMA_CheckFifoParam+0xe8>
      break;
 8003072:	bf00      	nop
 8003074:	e008      	b.n	8003088 <DMA_CheckFifoParam+0xe8>
      break;
 8003076:	bf00      	nop
 8003078:	e006      	b.n	8003088 <DMA_CheckFifoParam+0xe8>
      break;
 800307a:	bf00      	nop
 800307c:	e004      	b.n	8003088 <DMA_CheckFifoParam+0xe8>
      break;
 800307e:	bf00      	nop
 8003080:	e002      	b.n	8003088 <DMA_CheckFifoParam+0xe8>
      break;   
 8003082:	bf00      	nop
 8003084:	e000      	b.n	8003088 <DMA_CheckFifoParam+0xe8>
      break;
 8003086:	bf00      	nop
    }
  } 
  
  return status; 
 8003088:	7bfb      	ldrb	r3, [r7, #15]
}
 800308a:	4618      	mov	r0, r3
 800308c:	3714      	adds	r7, #20
 800308e:	46bd      	mov	sp, r7
 8003090:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003094:	4770      	bx	lr
 8003096:	bf00      	nop

08003098 <HAL_DMA2D_Init>:
  * @param  hdma2d pointer to a DMA2D_HandleTypeDef structure that contains
  *                 the configuration information for the DMA2D.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA2D_Init(DMA2D_HandleTypeDef *hdma2d)
{
 8003098:	b580      	push	{r7, lr}
 800309a:	b082      	sub	sp, #8
 800309c:	af00      	add	r7, sp, #0
 800309e:	6078      	str	r0, [r7, #4]
  /* Check the DMA2D peripheral state */
  if (hdma2d == NULL)
 80030a0:	687b      	ldr	r3, [r7, #4]
 80030a2:	2b00      	cmp	r3, #0
 80030a4:	d101      	bne.n	80030aa <HAL_DMA2D_Init+0x12>
  {
    return HAL_ERROR;
 80030a6:	2301      	movs	r3, #1
 80030a8:	e049      	b.n	800313e <HAL_DMA2D_Init+0xa6>

    /* Init the low level hardware */
    hdma2d->MspInitCallback(hdma2d);
  }
#else
  if (hdma2d->State == HAL_DMA2D_STATE_RESET)
 80030aa:	687b      	ldr	r3, [r7, #4]
 80030ac:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 80030b0:	b2db      	uxtb	r3, r3
 80030b2:	2b00      	cmp	r3, #0
 80030b4:	d106      	bne.n	80030c4 <HAL_DMA2D_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hdma2d->Lock = HAL_UNLOCKED;
 80030b6:	687b      	ldr	r3, [r7, #4]
 80030b8:	2200      	movs	r2, #0
 80030ba:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
    /* Init the low level hardware */
    HAL_DMA2D_MspInit(hdma2d);
 80030be:	6878      	ldr	r0, [r7, #4]
 80030c0:	f000 f844 	bl	800314c <HAL_DMA2D_MspInit>
  }
#endif /* (USE_HAL_DMA2D_REGISTER_CALLBACKS) */

  /* Change DMA2D peripheral state */
  hdma2d->State = HAL_DMA2D_STATE_BUSY;
 80030c4:	687b      	ldr	r3, [r7, #4]
 80030c6:	2202      	movs	r2, #2
 80030c8:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* DMA2D CR register configuration -------------------------------------------*/
  MODIFY_REG(hdma2d->Instance->CR, DMA2D_CR_MODE, hdma2d->Init.Mode);
 80030cc:	687b      	ldr	r3, [r7, #4]
 80030ce:	681b      	ldr	r3, [r3, #0]
 80030d0:	681b      	ldr	r3, [r3, #0]
 80030d2:	f423 3140 	bic.w	r1, r3, #196608	; 0x30000
 80030d6:	687b      	ldr	r3, [r7, #4]
 80030d8:	685a      	ldr	r2, [r3, #4]
 80030da:	687b      	ldr	r3, [r7, #4]
 80030dc:	681b      	ldr	r3, [r3, #0]
 80030de:	430a      	orrs	r2, r1
 80030e0:	601a      	str	r2, [r3, #0]

  /* DMA2D OPFCCR register configuration ---------------------------------------*/
  MODIFY_REG(hdma2d->Instance->OPFCCR, DMA2D_OPFCCR_CM, hdma2d->Init.ColorMode);
 80030e2:	687b      	ldr	r3, [r7, #4]
 80030e4:	681b      	ldr	r3, [r3, #0]
 80030e6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80030e8:	f023 0107 	bic.w	r1, r3, #7
 80030ec:	687b      	ldr	r3, [r7, #4]
 80030ee:	689a      	ldr	r2, [r3, #8]
 80030f0:	687b      	ldr	r3, [r7, #4]
 80030f2:	681b      	ldr	r3, [r3, #0]
 80030f4:	430a      	orrs	r2, r1
 80030f6:	635a      	str	r2, [r3, #52]	; 0x34

  /* DMA2D OOR register configuration ------------------------------------------*/
  MODIFY_REG(hdma2d->Instance->OOR, DMA2D_OOR_LO, hdma2d->Init.OutputOffset);
 80030f8:	687b      	ldr	r3, [r7, #4]
 80030fa:	681b      	ldr	r3, [r3, #0]
 80030fc:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80030fe:	4b12      	ldr	r3, [pc, #72]	; (8003148 <HAL_DMA2D_Init+0xb0>)
 8003100:	4013      	ands	r3, r2
 8003102:	687a      	ldr	r2, [r7, #4]
 8003104:	68d1      	ldr	r1, [r2, #12]
 8003106:	687a      	ldr	r2, [r7, #4]
 8003108:	6812      	ldr	r2, [r2, #0]
 800310a:	430b      	orrs	r3, r1
 800310c:	6413      	str	r3, [r2, #64]	; 0x40
#if defined (DMA2D_ALPHA_INV_RB_SWAP_SUPPORT)
  /* DMA2D OPFCCR AI and RBS fields setting (Output Alpha Inversion)*/
  MODIFY_REG(hdma2d->Instance->OPFCCR, (DMA2D_OPFCCR_AI | DMA2D_OPFCCR_RBS),
 800310e:	687b      	ldr	r3, [r7, #4]
 8003110:	681b      	ldr	r3, [r3, #0]
 8003112:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003114:	f423 1140 	bic.w	r1, r3, #3145728	; 0x300000
 8003118:	687b      	ldr	r3, [r7, #4]
 800311a:	691b      	ldr	r3, [r3, #16]
 800311c:	051a      	lsls	r2, r3, #20
 800311e:	687b      	ldr	r3, [r7, #4]
 8003120:	695b      	ldr	r3, [r3, #20]
 8003122:	055b      	lsls	r3, r3, #21
 8003124:	431a      	orrs	r2, r3
 8003126:	687b      	ldr	r3, [r7, #4]
 8003128:	681b      	ldr	r3, [r3, #0]
 800312a:	430a      	orrs	r2, r1
 800312c:	635a      	str	r2, [r3, #52]	; 0x34
              (hdma2d->Init.RedBlueSwap << DMA2D_OPFCCR_RBS_Pos)));
#endif /* DMA2D_ALPHA_INV_RB_SWAP_SUPPORT */


  /* Update error code */
  hdma2d->ErrorCode = HAL_DMA2D_ERROR_NONE;
 800312e:	687b      	ldr	r3, [r7, #4]
 8003130:	2200      	movs	r2, #0
 8003132:	655a      	str	r2, [r3, #84]	; 0x54

  /* Initialize the DMA2D state*/
  hdma2d->State  = HAL_DMA2D_STATE_READY;
 8003134:	687b      	ldr	r3, [r7, #4]
 8003136:	2201      	movs	r2, #1
 8003138:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  return HAL_OK;
 800313c:	2300      	movs	r3, #0
}
 800313e:	4618      	mov	r0, r3
 8003140:	3708      	adds	r7, #8
 8003142:	46bd      	mov	sp, r7
 8003144:	bd80      	pop	{r7, pc}
 8003146:	bf00      	nop
 8003148:	ffffc000 	.word	0xffffc000

0800314c <HAL_DMA2D_MspInit>:
  * @param  hdma2d pointer to a DMA2D_HandleTypeDef structure that contains
  *                 the configuration information for the DMA2D.
  * @retval None
  */
__weak void HAL_DMA2D_MspInit(DMA2D_HandleTypeDef *hdma2d)
{
 800314c:	b480      	push	{r7}
 800314e:	b083      	sub	sp, #12
 8003150:	af00      	add	r7, sp, #0
 8003152:	6078      	str	r0, [r7, #4]
  UNUSED(hdma2d);

  /* NOTE : This function should not be modified; when the callback is needed,
            the HAL_DMA2D_MspInit can be implemented in the user file.
   */
}
 8003154:	bf00      	nop
 8003156:	370c      	adds	r7, #12
 8003158:	46bd      	mov	sp, r7
 800315a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800315e:	4770      	bx	lr

08003160 <HAL_DMA2D_Start>:
  * @param  Height     The height of data to be transferred from source to destination (expressed in number of lines).
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA2D_Start(DMA2D_HandleTypeDef *hdma2d, uint32_t pdata, uint32_t DstAddress, uint32_t Width,
                                  uint32_t Height)
{
 8003160:	b580      	push	{r7, lr}
 8003162:	b086      	sub	sp, #24
 8003164:	af02      	add	r7, sp, #8
 8003166:	60f8      	str	r0, [r7, #12]
 8003168:	60b9      	str	r1, [r7, #8]
 800316a:	607a      	str	r2, [r7, #4]
 800316c:	603b      	str	r3, [r7, #0]
  /* Check the parameters */
  assert_param(IS_DMA2D_LINE(Height));
  assert_param(IS_DMA2D_PIXEL(Width));

  /* Process locked */
  __HAL_LOCK(hdma2d);
 800316e:	68fb      	ldr	r3, [r7, #12]
 8003170:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8003174:	2b01      	cmp	r3, #1
 8003176:	d101      	bne.n	800317c <HAL_DMA2D_Start+0x1c>
 8003178:	2302      	movs	r3, #2
 800317a:	e018      	b.n	80031ae <HAL_DMA2D_Start+0x4e>
 800317c:	68fb      	ldr	r3, [r7, #12]
 800317e:	2201      	movs	r2, #1
 8003180:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Change DMA2D peripheral state */
  hdma2d->State = HAL_DMA2D_STATE_BUSY;
 8003184:	68fb      	ldr	r3, [r7, #12]
 8003186:	2202      	movs	r2, #2
 8003188:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Configure the source, destination address and the data size */
  DMA2D_SetConfig(hdma2d, pdata, DstAddress, Width, Height);
 800318c:	69bb      	ldr	r3, [r7, #24]
 800318e:	9300      	str	r3, [sp, #0]
 8003190:	683b      	ldr	r3, [r7, #0]
 8003192:	687a      	ldr	r2, [r7, #4]
 8003194:	68b9      	ldr	r1, [r7, #8]
 8003196:	68f8      	ldr	r0, [r7, #12]
 8003198:	f000 f994 	bl	80034c4 <DMA2D_SetConfig>

  /* Enable the Peripheral */
  __HAL_DMA2D_ENABLE(hdma2d);
 800319c:	68fb      	ldr	r3, [r7, #12]
 800319e:	681b      	ldr	r3, [r3, #0]
 80031a0:	681a      	ldr	r2, [r3, #0]
 80031a2:	68fb      	ldr	r3, [r7, #12]
 80031a4:	681b      	ldr	r3, [r3, #0]
 80031a6:	f042 0201 	orr.w	r2, r2, #1
 80031aa:	601a      	str	r2, [r3, #0]

  return HAL_OK;
 80031ac:	2300      	movs	r3, #0
}
 80031ae:	4618      	mov	r0, r3
 80031b0:	3710      	adds	r7, #16
 80031b2:	46bd      	mov	sp, r7
 80031b4:	bd80      	pop	{r7, pc}

080031b6 <HAL_DMA2D_PollForTransfer>:
  *                 the configuration information for the DMA2D.
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA2D_PollForTransfer(DMA2D_HandleTypeDef *hdma2d, uint32_t Timeout)
{
 80031b6:	b580      	push	{r7, lr}
 80031b8:	b086      	sub	sp, #24
 80031ba:	af00      	add	r7, sp, #0
 80031bc:	6078      	str	r0, [r7, #4]
 80031be:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t layer_start;
  __IO uint32_t isrflags = 0x0U;
 80031c0:	2300      	movs	r3, #0
 80031c2:	60fb      	str	r3, [r7, #12]

  /* Polling for DMA2D transfer */
  if ((hdma2d->Instance->CR & DMA2D_CR_START) != 0U)
 80031c4:	687b      	ldr	r3, [r7, #4]
 80031c6:	681b      	ldr	r3, [r3, #0]
 80031c8:	681b      	ldr	r3, [r3, #0]
 80031ca:	f003 0301 	and.w	r3, r3, #1
 80031ce:	2b00      	cmp	r3, #0
 80031d0:	d056      	beq.n	8003280 <HAL_DMA2D_PollForTransfer+0xca>
  {
    /* Get tick */
    tickstart = HAL_GetTick();
 80031d2:	f7ff fbe5 	bl	80029a0 <HAL_GetTick>
 80031d6:	6178      	str	r0, [r7, #20]

    while (__HAL_DMA2D_GET_FLAG(hdma2d, DMA2D_FLAG_TC) == 0U)
 80031d8:	e04b      	b.n	8003272 <HAL_DMA2D_PollForTransfer+0xbc>
    {
      isrflags = READ_REG(hdma2d->Instance->ISR);
 80031da:	687b      	ldr	r3, [r7, #4]
 80031dc:	681b      	ldr	r3, [r3, #0]
 80031de:	685b      	ldr	r3, [r3, #4]
 80031e0:	60fb      	str	r3, [r7, #12]
      if ((isrflags & (DMA2D_FLAG_CE | DMA2D_FLAG_TE)) != 0U)
 80031e2:	68fb      	ldr	r3, [r7, #12]
 80031e4:	f003 0321 	and.w	r3, r3, #33	; 0x21
 80031e8:	2b00      	cmp	r3, #0
 80031ea:	d023      	beq.n	8003234 <HAL_DMA2D_PollForTransfer+0x7e>
      {
        if ((isrflags & DMA2D_FLAG_CE) != 0U)
 80031ec:	68fb      	ldr	r3, [r7, #12]
 80031ee:	f003 0320 	and.w	r3, r3, #32
 80031f2:	2b00      	cmp	r3, #0
 80031f4:	d005      	beq.n	8003202 <HAL_DMA2D_PollForTransfer+0x4c>
        {
          hdma2d->ErrorCode |= HAL_DMA2D_ERROR_CE;
 80031f6:	687b      	ldr	r3, [r7, #4]
 80031f8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80031fa:	f043 0202 	orr.w	r2, r3, #2
 80031fe:	687b      	ldr	r3, [r7, #4]
 8003200:	655a      	str	r2, [r3, #84]	; 0x54
        }
        if ((isrflags & DMA2D_FLAG_TE) != 0U)
 8003202:	68fb      	ldr	r3, [r7, #12]
 8003204:	f003 0301 	and.w	r3, r3, #1
 8003208:	2b00      	cmp	r3, #0
 800320a:	d005      	beq.n	8003218 <HAL_DMA2D_PollForTransfer+0x62>
        {
          hdma2d->ErrorCode |= HAL_DMA2D_ERROR_TE;
 800320c:	687b      	ldr	r3, [r7, #4]
 800320e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003210:	f043 0201 	orr.w	r2, r3, #1
 8003214:	687b      	ldr	r3, [r7, #4]
 8003216:	655a      	str	r2, [r3, #84]	; 0x54
        }
        /* Clear the transfer and configuration error flags */
        __HAL_DMA2D_CLEAR_FLAG(hdma2d, DMA2D_FLAG_CE | DMA2D_FLAG_TE);
 8003218:	687b      	ldr	r3, [r7, #4]
 800321a:	681b      	ldr	r3, [r3, #0]
 800321c:	2221      	movs	r2, #33	; 0x21
 800321e:	609a      	str	r2, [r3, #8]

        /* Change DMA2D state */
        hdma2d->State = HAL_DMA2D_STATE_ERROR;
 8003220:	687b      	ldr	r3, [r7, #4]
 8003222:	2204      	movs	r2, #4
 8003224:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

        /* Process unlocked */
        __HAL_UNLOCK(hdma2d);
 8003228:	687b      	ldr	r3, [r7, #4]
 800322a:	2200      	movs	r2, #0
 800322c:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

        return HAL_ERROR;
 8003230:	2301      	movs	r3, #1
 8003232:	e0a5      	b.n	8003380 <HAL_DMA2D_PollForTransfer+0x1ca>
      }
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 8003234:	683b      	ldr	r3, [r7, #0]
 8003236:	f1b3 3fff 	cmp.w	r3, #4294967295
 800323a:	d01a      	beq.n	8003272 <HAL_DMA2D_PollForTransfer+0xbc>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 800323c:	f7ff fbb0 	bl	80029a0 <HAL_GetTick>
 8003240:	4602      	mov	r2, r0
 8003242:	697b      	ldr	r3, [r7, #20]
 8003244:	1ad3      	subs	r3, r2, r3
 8003246:	683a      	ldr	r2, [r7, #0]
 8003248:	429a      	cmp	r2, r3
 800324a:	d302      	bcc.n	8003252 <HAL_DMA2D_PollForTransfer+0x9c>
 800324c:	683b      	ldr	r3, [r7, #0]
 800324e:	2b00      	cmp	r3, #0
 8003250:	d10f      	bne.n	8003272 <HAL_DMA2D_PollForTransfer+0xbc>
        {
          /* Update error code */
          hdma2d->ErrorCode |= HAL_DMA2D_ERROR_TIMEOUT;
 8003252:	687b      	ldr	r3, [r7, #4]
 8003254:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003256:	f043 0220 	orr.w	r2, r3, #32
 800325a:	687b      	ldr	r3, [r7, #4]
 800325c:	655a      	str	r2, [r3, #84]	; 0x54

          /* Change the DMA2D state */
          hdma2d->State = HAL_DMA2D_STATE_TIMEOUT;
 800325e:	687b      	ldr	r3, [r7, #4]
 8003260:	2203      	movs	r2, #3
 8003262:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

          /* Process unlocked */
          __HAL_UNLOCK(hdma2d);
 8003266:	687b      	ldr	r3, [r7, #4]
 8003268:	2200      	movs	r2, #0
 800326a:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

          return HAL_TIMEOUT;
 800326e:	2303      	movs	r3, #3
 8003270:	e086      	b.n	8003380 <HAL_DMA2D_PollForTransfer+0x1ca>
    while (__HAL_DMA2D_GET_FLAG(hdma2d, DMA2D_FLAG_TC) == 0U)
 8003272:	687b      	ldr	r3, [r7, #4]
 8003274:	681b      	ldr	r3, [r3, #0]
 8003276:	685b      	ldr	r3, [r3, #4]
 8003278:	f003 0302 	and.w	r3, r3, #2
 800327c:	2b00      	cmp	r3, #0
 800327e:	d0ac      	beq.n	80031da <HAL_DMA2D_PollForTransfer+0x24>
        }
      }
    }
  }
  /* Polling for CLUT loading (foreground or background) */
  layer_start = hdma2d->Instance->FGPFCCR & DMA2D_FGPFCCR_START;
 8003280:	687b      	ldr	r3, [r7, #4]
 8003282:	681b      	ldr	r3, [r3, #0]
 8003284:	69db      	ldr	r3, [r3, #28]
 8003286:	f003 0320 	and.w	r3, r3, #32
 800328a:	613b      	str	r3, [r7, #16]
  layer_start |= hdma2d->Instance->BGPFCCR & DMA2D_BGPFCCR_START;
 800328c:	687b      	ldr	r3, [r7, #4]
 800328e:	681b      	ldr	r3, [r3, #0]
 8003290:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003292:	f003 0320 	and.w	r3, r3, #32
 8003296:	693a      	ldr	r2, [r7, #16]
 8003298:	4313      	orrs	r3, r2
 800329a:	613b      	str	r3, [r7, #16]
  if (layer_start != 0U)
 800329c:	693b      	ldr	r3, [r7, #16]
 800329e:	2b00      	cmp	r3, #0
 80032a0:	d061      	beq.n	8003366 <HAL_DMA2D_PollForTransfer+0x1b0>
  {
    /* Get tick */
    tickstart = HAL_GetTick();
 80032a2:	f7ff fb7d 	bl	80029a0 <HAL_GetTick>
 80032a6:	6178      	str	r0, [r7, #20]

    while (__HAL_DMA2D_GET_FLAG(hdma2d, DMA2D_FLAG_CTC) == 0U)
 80032a8:	e056      	b.n	8003358 <HAL_DMA2D_PollForTransfer+0x1a2>
    {
      isrflags = READ_REG(hdma2d->Instance->ISR);
 80032aa:	687b      	ldr	r3, [r7, #4]
 80032ac:	681b      	ldr	r3, [r3, #0]
 80032ae:	685b      	ldr	r3, [r3, #4]
 80032b0:	60fb      	str	r3, [r7, #12]
      if ((isrflags & (DMA2D_FLAG_CAE | DMA2D_FLAG_CE | DMA2D_FLAG_TE)) != 0U)
 80032b2:	68fb      	ldr	r3, [r7, #12]
 80032b4:	f003 0329 	and.w	r3, r3, #41	; 0x29
 80032b8:	2b00      	cmp	r3, #0
 80032ba:	d02e      	beq.n	800331a <HAL_DMA2D_PollForTransfer+0x164>
      {
        if ((isrflags & DMA2D_FLAG_CAE) != 0U)
 80032bc:	68fb      	ldr	r3, [r7, #12]
 80032be:	f003 0308 	and.w	r3, r3, #8
 80032c2:	2b00      	cmp	r3, #0
 80032c4:	d005      	beq.n	80032d2 <HAL_DMA2D_PollForTransfer+0x11c>
        {
          hdma2d->ErrorCode |= HAL_DMA2D_ERROR_CAE;
 80032c6:	687b      	ldr	r3, [r7, #4]
 80032c8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80032ca:	f043 0204 	orr.w	r2, r3, #4
 80032ce:	687b      	ldr	r3, [r7, #4]
 80032d0:	655a      	str	r2, [r3, #84]	; 0x54
        }
        if ((isrflags & DMA2D_FLAG_CE) != 0U)
 80032d2:	68fb      	ldr	r3, [r7, #12]
 80032d4:	f003 0320 	and.w	r3, r3, #32
 80032d8:	2b00      	cmp	r3, #0
 80032da:	d005      	beq.n	80032e8 <HAL_DMA2D_PollForTransfer+0x132>
        {
          hdma2d->ErrorCode |= HAL_DMA2D_ERROR_CE;
 80032dc:	687b      	ldr	r3, [r7, #4]
 80032de:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80032e0:	f043 0202 	orr.w	r2, r3, #2
 80032e4:	687b      	ldr	r3, [r7, #4]
 80032e6:	655a      	str	r2, [r3, #84]	; 0x54
        }
        if ((isrflags & DMA2D_FLAG_TE) != 0U)
 80032e8:	68fb      	ldr	r3, [r7, #12]
 80032ea:	f003 0301 	and.w	r3, r3, #1
 80032ee:	2b00      	cmp	r3, #0
 80032f0:	d005      	beq.n	80032fe <HAL_DMA2D_PollForTransfer+0x148>
        {
          hdma2d->ErrorCode |= HAL_DMA2D_ERROR_TE;
 80032f2:	687b      	ldr	r3, [r7, #4]
 80032f4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80032f6:	f043 0201 	orr.w	r2, r3, #1
 80032fa:	687b      	ldr	r3, [r7, #4]
 80032fc:	655a      	str	r2, [r3, #84]	; 0x54
        }
        /* Clear the CLUT Access Error, Configuration Error and Transfer Error flags */
        __HAL_DMA2D_CLEAR_FLAG(hdma2d, DMA2D_FLAG_CAE | DMA2D_FLAG_CE | DMA2D_FLAG_TE);
 80032fe:	687b      	ldr	r3, [r7, #4]
 8003300:	681b      	ldr	r3, [r3, #0]
 8003302:	2229      	movs	r2, #41	; 0x29
 8003304:	609a      	str	r2, [r3, #8]

        /* Change DMA2D state */
        hdma2d->State = HAL_DMA2D_STATE_ERROR;
 8003306:	687b      	ldr	r3, [r7, #4]
 8003308:	2204      	movs	r2, #4
 800330a:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

        /* Process unlocked */
        __HAL_UNLOCK(hdma2d);
 800330e:	687b      	ldr	r3, [r7, #4]
 8003310:	2200      	movs	r2, #0
 8003312:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

        return HAL_ERROR;
 8003316:	2301      	movs	r3, #1
 8003318:	e032      	b.n	8003380 <HAL_DMA2D_PollForTransfer+0x1ca>
      }
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 800331a:	683b      	ldr	r3, [r7, #0]
 800331c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003320:	d01a      	beq.n	8003358 <HAL_DMA2D_PollForTransfer+0x1a2>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 8003322:	f7ff fb3d 	bl	80029a0 <HAL_GetTick>
 8003326:	4602      	mov	r2, r0
 8003328:	697b      	ldr	r3, [r7, #20]
 800332a:	1ad3      	subs	r3, r2, r3
 800332c:	683a      	ldr	r2, [r7, #0]
 800332e:	429a      	cmp	r2, r3
 8003330:	d302      	bcc.n	8003338 <HAL_DMA2D_PollForTransfer+0x182>
 8003332:	683b      	ldr	r3, [r7, #0]
 8003334:	2b00      	cmp	r3, #0
 8003336:	d10f      	bne.n	8003358 <HAL_DMA2D_PollForTransfer+0x1a2>
        {
          /* Update error code */
          hdma2d->ErrorCode |= HAL_DMA2D_ERROR_TIMEOUT;
 8003338:	687b      	ldr	r3, [r7, #4]
 800333a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800333c:	f043 0220 	orr.w	r2, r3, #32
 8003340:	687b      	ldr	r3, [r7, #4]
 8003342:	655a      	str	r2, [r3, #84]	; 0x54

          /* Change the DMA2D state */
          hdma2d->State = HAL_DMA2D_STATE_TIMEOUT;
 8003344:	687b      	ldr	r3, [r7, #4]
 8003346:	2203      	movs	r2, #3
 8003348:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

          /* Process unlocked */
          __HAL_UNLOCK(hdma2d);
 800334c:	687b      	ldr	r3, [r7, #4]
 800334e:	2200      	movs	r2, #0
 8003350:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

          return HAL_TIMEOUT;
 8003354:	2303      	movs	r3, #3
 8003356:	e013      	b.n	8003380 <HAL_DMA2D_PollForTransfer+0x1ca>
    while (__HAL_DMA2D_GET_FLAG(hdma2d, DMA2D_FLAG_CTC) == 0U)
 8003358:	687b      	ldr	r3, [r7, #4]
 800335a:	681b      	ldr	r3, [r3, #0]
 800335c:	685b      	ldr	r3, [r3, #4]
 800335e:	f003 0310 	and.w	r3, r3, #16
 8003362:	2b00      	cmp	r3, #0
 8003364:	d0a1      	beq.n	80032aa <HAL_DMA2D_PollForTransfer+0xf4>
      }
    }
  }

  /* Clear the transfer complete and CLUT loading flags */
  __HAL_DMA2D_CLEAR_FLAG(hdma2d, DMA2D_FLAG_TC | DMA2D_FLAG_CTC);
 8003366:	687b      	ldr	r3, [r7, #4]
 8003368:	681b      	ldr	r3, [r3, #0]
 800336a:	2212      	movs	r2, #18
 800336c:	609a      	str	r2, [r3, #8]

  /* Change DMA2D state */
  hdma2d->State = HAL_DMA2D_STATE_READY;
 800336e:	687b      	ldr	r3, [r7, #4]
 8003370:	2201      	movs	r2, #1
 8003372:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Process unlocked */
  __HAL_UNLOCK(hdma2d);
 8003376:	687b      	ldr	r3, [r7, #4]
 8003378:	2200      	movs	r2, #0
 800337a:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  return HAL_OK;
 800337e:	2300      	movs	r3, #0
}
 8003380:	4618      	mov	r0, r3
 8003382:	3718      	adds	r7, #24
 8003384:	46bd      	mov	sp, r7
 8003386:	bd80      	pop	{r7, pc}

08003388 <HAL_DMA2D_ConfigLayer>:
  *                   This parameter can be one of the following values:
  *                   DMA2D_BACKGROUND_LAYER(0) / DMA2D_FOREGROUND_LAYER(1)
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA2D_ConfigLayer(DMA2D_HandleTypeDef *hdma2d, uint32_t LayerIdx)
{
 8003388:	b480      	push	{r7}
 800338a:	b087      	sub	sp, #28
 800338c:	af00      	add	r7, sp, #0
 800338e:	6078      	str	r0, [r7, #4]
 8003390:	6039      	str	r1, [r7, #0]
  uint32_t regValue;

  /* Check the parameters */
  assert_param(IS_DMA2D_LAYER(LayerIdx));
  assert_param(IS_DMA2D_OFFSET(hdma2d->LayerCfg[LayerIdx].InputOffset));
  if (hdma2d->Init.Mode != DMA2D_R2M)
 8003392:	687b      	ldr	r3, [r7, #4]
 8003394:	685b      	ldr	r3, [r3, #4]
 8003396:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
  assert_param(IS_DMA2D_ALPHA_INVERTED(hdma2d->LayerCfg[LayerIdx].AlphaInverted));
  assert_param(IS_DMA2D_RB_SWAP(hdma2d->LayerCfg[LayerIdx].RedBlueSwap));
#endif /* DMA2D_ALPHA_INV_RB_SWAP_SUPPORT */

  /* Process locked */
  __HAL_LOCK(hdma2d);
 800339a:	687b      	ldr	r3, [r7, #4]
 800339c:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 80033a0:	2b01      	cmp	r3, #1
 80033a2:	d101      	bne.n	80033a8 <HAL_DMA2D_ConfigLayer+0x20>
 80033a4:	2302      	movs	r3, #2
 80033a6:	e084      	b.n	80034b2 <HAL_DMA2D_ConfigLayer+0x12a>
 80033a8:	687b      	ldr	r3, [r7, #4]
 80033aa:	2201      	movs	r2, #1
 80033ac:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Change DMA2D peripheral state */
  hdma2d->State = HAL_DMA2D_STATE_BUSY;
 80033b0:	687b      	ldr	r3, [r7, #4]
 80033b2:	2202      	movs	r2, #2
 80033b4:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  pLayerCfg = &hdma2d->LayerCfg[LayerIdx];
 80033b8:	683a      	ldr	r2, [r7, #0]
 80033ba:	4613      	mov	r3, r2
 80033bc:	005b      	lsls	r3, r3, #1
 80033be:	4413      	add	r3, r2
 80033c0:	00db      	lsls	r3, r3, #3
 80033c2:	3320      	adds	r3, #32
 80033c4:	687a      	ldr	r2, [r7, #4]
 80033c6:	4413      	add	r3, r2
 80033c8:	613b      	str	r3, [r7, #16]

  /* Prepare the value to be written to the BGPFCCR or FGPFCCR register */
#if defined (DMA2D_ALPHA_INV_RB_SWAP_SUPPORT)
  regValue = pLayerCfg->InputColorMode | (pLayerCfg->AlphaMode << DMA2D_BGPFCCR_AM_Pos) | \
 80033ca:	693b      	ldr	r3, [r7, #16]
 80033cc:	685a      	ldr	r2, [r3, #4]
 80033ce:	693b      	ldr	r3, [r7, #16]
 80033d0:	689b      	ldr	r3, [r3, #8]
 80033d2:	041b      	lsls	r3, r3, #16
 80033d4:	431a      	orrs	r2, r3
             (pLayerCfg->AlphaInverted << DMA2D_BGPFCCR_AI_Pos) | (pLayerCfg->RedBlueSwap << DMA2D_BGPFCCR_RBS_Pos);
 80033d6:	693b      	ldr	r3, [r7, #16]
 80033d8:	691b      	ldr	r3, [r3, #16]
 80033da:	051b      	lsls	r3, r3, #20
  regValue = pLayerCfg->InputColorMode | (pLayerCfg->AlphaMode << DMA2D_BGPFCCR_AM_Pos) | \
 80033dc:	431a      	orrs	r2, r3
             (pLayerCfg->AlphaInverted << DMA2D_BGPFCCR_AI_Pos) | (pLayerCfg->RedBlueSwap << DMA2D_BGPFCCR_RBS_Pos);
 80033de:	693b      	ldr	r3, [r7, #16]
 80033e0:	695b      	ldr	r3, [r3, #20]
 80033e2:	055b      	lsls	r3, r3, #21
  regValue = pLayerCfg->InputColorMode | (pLayerCfg->AlphaMode << DMA2D_BGPFCCR_AM_Pos) | \
 80033e4:	4313      	orrs	r3, r2
 80033e6:	617b      	str	r3, [r7, #20]
  regMask  = (DMA2D_BGPFCCR_CM | DMA2D_BGPFCCR_AM | DMA2D_BGPFCCR_ALPHA | DMA2D_BGPFCCR_AI | DMA2D_BGPFCCR_RBS);
 80033e8:	4b35      	ldr	r3, [pc, #212]	; (80034c0 <HAL_DMA2D_ConfigLayer+0x138>)
 80033ea:	60fb      	str	r3, [r7, #12]
  regValue = pLayerCfg->InputColorMode | (pLayerCfg->AlphaMode << DMA2D_BGPFCCR_AM_Pos);
  regMask  = DMA2D_BGPFCCR_CM | DMA2D_BGPFCCR_AM | DMA2D_BGPFCCR_ALPHA;
#endif /* DMA2D_ALPHA_INV_RB_SWAP_SUPPORT */


  if ((pLayerCfg->InputColorMode == DMA2D_INPUT_A4) || (pLayerCfg->InputColorMode == DMA2D_INPUT_A8))
 80033ec:	693b      	ldr	r3, [r7, #16]
 80033ee:	685b      	ldr	r3, [r3, #4]
 80033f0:	2b0a      	cmp	r3, #10
 80033f2:	d003      	beq.n	80033fc <HAL_DMA2D_ConfigLayer+0x74>
 80033f4:	693b      	ldr	r3, [r7, #16]
 80033f6:	685b      	ldr	r3, [r3, #4]
 80033f8:	2b09      	cmp	r3, #9
 80033fa:	d107      	bne.n	800340c <HAL_DMA2D_ConfigLayer+0x84>
  {
    regValue |= (pLayerCfg->InputAlpha & DMA2D_BGPFCCR_ALPHA);
 80033fc:	693b      	ldr	r3, [r7, #16]
 80033fe:	68db      	ldr	r3, [r3, #12]
 8003400:	f003 437f 	and.w	r3, r3, #4278190080	; 0xff000000
 8003404:	697a      	ldr	r2, [r7, #20]
 8003406:	4313      	orrs	r3, r2
 8003408:	617b      	str	r3, [r7, #20]
 800340a:	e005      	b.n	8003418 <HAL_DMA2D_ConfigLayer+0x90>
  }
  else
  {
    regValue |= (pLayerCfg->InputAlpha << DMA2D_BGPFCCR_ALPHA_Pos);
 800340c:	693b      	ldr	r3, [r7, #16]
 800340e:	68db      	ldr	r3, [r3, #12]
 8003410:	061b      	lsls	r3, r3, #24
 8003412:	697a      	ldr	r2, [r7, #20]
 8003414:	4313      	orrs	r3, r2
 8003416:	617b      	str	r3, [r7, #20]
  }

  /* Configure the background DMA2D layer */
  if (LayerIdx == DMA2D_BACKGROUND_LAYER)
 8003418:	683b      	ldr	r3, [r7, #0]
 800341a:	2b00      	cmp	r3, #0
 800341c:	d120      	bne.n	8003460 <HAL_DMA2D_ConfigLayer+0xd8>
  {
    /* Write DMA2D BGPFCCR register */
    MODIFY_REG(hdma2d->Instance->BGPFCCR, regMask, regValue);
 800341e:	687b      	ldr	r3, [r7, #4]
 8003420:	681b      	ldr	r3, [r3, #0]
 8003422:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8003424:	68fb      	ldr	r3, [r7, #12]
 8003426:	43db      	mvns	r3, r3
 8003428:	ea02 0103 	and.w	r1, r2, r3
 800342c:	687b      	ldr	r3, [r7, #4]
 800342e:	681b      	ldr	r3, [r3, #0]
 8003430:	697a      	ldr	r2, [r7, #20]
 8003432:	430a      	orrs	r2, r1
 8003434:	625a      	str	r2, [r3, #36]	; 0x24

    /* DMA2D BGOR register configuration -------------------------------------*/
    WRITE_REG(hdma2d->Instance->BGOR, pLayerCfg->InputOffset);
 8003436:	687b      	ldr	r3, [r7, #4]
 8003438:	681b      	ldr	r3, [r3, #0]
 800343a:	693a      	ldr	r2, [r7, #16]
 800343c:	6812      	ldr	r2, [r2, #0]
 800343e:	619a      	str	r2, [r3, #24]

    /* DMA2D BGCOLR register configuration -------------------------------------*/
    if ((pLayerCfg->InputColorMode == DMA2D_INPUT_A4) || (pLayerCfg->InputColorMode == DMA2D_INPUT_A8))
 8003440:	693b      	ldr	r3, [r7, #16]
 8003442:	685b      	ldr	r3, [r3, #4]
 8003444:	2b0a      	cmp	r3, #10
 8003446:	d003      	beq.n	8003450 <HAL_DMA2D_ConfigLayer+0xc8>
 8003448:	693b      	ldr	r3, [r7, #16]
 800344a:	685b      	ldr	r3, [r3, #4]
 800344c:	2b09      	cmp	r3, #9
 800344e:	d127      	bne.n	80034a0 <HAL_DMA2D_ConfigLayer+0x118>
    {
      WRITE_REG(hdma2d->Instance->BGCOLR, pLayerCfg->InputAlpha & (DMA2D_BGCOLR_BLUE | DMA2D_BGCOLR_GREEN | \
 8003450:	693b      	ldr	r3, [r7, #16]
 8003452:	68da      	ldr	r2, [r3, #12]
 8003454:	687b      	ldr	r3, [r7, #4]
 8003456:	681b      	ldr	r3, [r3, #0]
 8003458:	f022 427f 	bic.w	r2, r2, #4278190080	; 0xff000000
 800345c:	629a      	str	r2, [r3, #40]	; 0x28
 800345e:	e01f      	b.n	80034a0 <HAL_DMA2D_ConfigLayer+0x118>
  else
  {


    /* Write DMA2D FGPFCCR register */
    MODIFY_REG(hdma2d->Instance->FGPFCCR, regMask, regValue);
 8003460:	687b      	ldr	r3, [r7, #4]
 8003462:	681b      	ldr	r3, [r3, #0]
 8003464:	69da      	ldr	r2, [r3, #28]
 8003466:	68fb      	ldr	r3, [r7, #12]
 8003468:	43db      	mvns	r3, r3
 800346a:	ea02 0103 	and.w	r1, r2, r3
 800346e:	687b      	ldr	r3, [r7, #4]
 8003470:	681b      	ldr	r3, [r3, #0]
 8003472:	697a      	ldr	r2, [r7, #20]
 8003474:	430a      	orrs	r2, r1
 8003476:	61da      	str	r2, [r3, #28]

    /* DMA2D FGOR register configuration -------------------------------------*/
    WRITE_REG(hdma2d->Instance->FGOR, pLayerCfg->InputOffset);
 8003478:	687b      	ldr	r3, [r7, #4]
 800347a:	681b      	ldr	r3, [r3, #0]
 800347c:	693a      	ldr	r2, [r7, #16]
 800347e:	6812      	ldr	r2, [r2, #0]
 8003480:	611a      	str	r2, [r3, #16]

    /* DMA2D FGCOLR register configuration -------------------------------------*/
    if ((pLayerCfg->InputColorMode == DMA2D_INPUT_A4) || (pLayerCfg->InputColorMode == DMA2D_INPUT_A8))
 8003482:	693b      	ldr	r3, [r7, #16]
 8003484:	685b      	ldr	r3, [r3, #4]
 8003486:	2b0a      	cmp	r3, #10
 8003488:	d003      	beq.n	8003492 <HAL_DMA2D_ConfigLayer+0x10a>
 800348a:	693b      	ldr	r3, [r7, #16]
 800348c:	685b      	ldr	r3, [r3, #4]
 800348e:	2b09      	cmp	r3, #9
 8003490:	d106      	bne.n	80034a0 <HAL_DMA2D_ConfigLayer+0x118>
    {
      WRITE_REG(hdma2d->Instance->FGCOLR, pLayerCfg->InputAlpha & (DMA2D_FGCOLR_BLUE | DMA2D_FGCOLR_GREEN | \
 8003492:	693b      	ldr	r3, [r7, #16]
 8003494:	68da      	ldr	r2, [r3, #12]
 8003496:	687b      	ldr	r3, [r7, #4]
 8003498:	681b      	ldr	r3, [r3, #0]
 800349a:	f022 427f 	bic.w	r2, r2, #4278190080	; 0xff000000
 800349e:	621a      	str	r2, [r3, #32]
                                                                   DMA2D_FGCOLR_RED));
    }
  }
  /* Initialize the DMA2D state*/
  hdma2d->State = HAL_DMA2D_STATE_READY;
 80034a0:	687b      	ldr	r3, [r7, #4]
 80034a2:	2201      	movs	r2, #1
 80034a4:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Process unlocked */
  __HAL_UNLOCK(hdma2d);
 80034a8:	687b      	ldr	r3, [r7, #4]
 80034aa:	2200      	movs	r2, #0
 80034ac:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  return HAL_OK;
 80034b0:	2300      	movs	r3, #0
}
 80034b2:	4618      	mov	r0, r3
 80034b4:	371c      	adds	r7, #28
 80034b6:	46bd      	mov	sp, r7
 80034b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034bc:	4770      	bx	lr
 80034be:	bf00      	nop
 80034c0:	ff33000f 	.word	0xff33000f

080034c4 <DMA2D_SetConfig>:
  * @param  Height     The height of data to be transferred from source to destination.
  * @retval HAL status
  */
static void DMA2D_SetConfig(DMA2D_HandleTypeDef *hdma2d, uint32_t pdata, uint32_t DstAddress, uint32_t Width,
                            uint32_t Height)
{
 80034c4:	b480      	push	{r7}
 80034c6:	b08b      	sub	sp, #44	; 0x2c
 80034c8:	af00      	add	r7, sp, #0
 80034ca:	60f8      	str	r0, [r7, #12]
 80034cc:	60b9      	str	r1, [r7, #8]
 80034ce:	607a      	str	r2, [r7, #4]
 80034d0:	603b      	str	r3, [r7, #0]
  uint32_t tmp2;
  uint32_t tmp3;
  uint32_t tmp4;

  /* Configure DMA2D data size */
  MODIFY_REG(hdma2d->Instance->NLR, (DMA2D_NLR_NL | DMA2D_NLR_PL), (Height | (Width << DMA2D_NLR_PL_Pos)));
 80034d2:	68fb      	ldr	r3, [r7, #12]
 80034d4:	681b      	ldr	r3, [r3, #0]
 80034d6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80034d8:	f003 4140 	and.w	r1, r3, #3221225472	; 0xc0000000
 80034dc:	683b      	ldr	r3, [r7, #0]
 80034de:	041a      	lsls	r2, r3, #16
 80034e0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80034e2:	431a      	orrs	r2, r3
 80034e4:	68fb      	ldr	r3, [r7, #12]
 80034e6:	681b      	ldr	r3, [r3, #0]
 80034e8:	430a      	orrs	r2, r1
 80034ea:	645a      	str	r2, [r3, #68]	; 0x44

  /* Configure DMA2D destination address */
  WRITE_REG(hdma2d->Instance->OMAR, DstAddress);
 80034ec:	68fb      	ldr	r3, [r7, #12]
 80034ee:	681b      	ldr	r3, [r3, #0]
 80034f0:	687a      	ldr	r2, [r7, #4]
 80034f2:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Register to memory DMA2D mode selected */
  if (hdma2d->Init.Mode == DMA2D_R2M)
 80034f4:	68fb      	ldr	r3, [r7, #12]
 80034f6:	685b      	ldr	r3, [r3, #4]
 80034f8:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
 80034fc:	d174      	bne.n	80035e8 <DMA2D_SetConfig+0x124>
  {
    tmp1 = pdata & DMA2D_OCOLR_ALPHA_1;
 80034fe:	68bb      	ldr	r3, [r7, #8]
 8003500:	f003 437f 	and.w	r3, r3, #4278190080	; 0xff000000
 8003504:	623b      	str	r3, [r7, #32]
    tmp2 = pdata & DMA2D_OCOLR_RED_1;
 8003506:	68bb      	ldr	r3, [r7, #8]
 8003508:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
 800350c:	61fb      	str	r3, [r7, #28]
    tmp3 = pdata & DMA2D_OCOLR_GREEN_1;
 800350e:	68bb      	ldr	r3, [r7, #8]
 8003510:	f403 437f 	and.w	r3, r3, #65280	; 0xff00
 8003514:	61bb      	str	r3, [r7, #24]
    tmp4 = pdata & DMA2D_OCOLR_BLUE_1;
 8003516:	68bb      	ldr	r3, [r7, #8]
 8003518:	b2db      	uxtb	r3, r3
 800351a:	617b      	str	r3, [r7, #20]

    /* Prepare the value to be written to the OCOLR register according to the color mode */
    if (hdma2d->Init.ColorMode == DMA2D_OUTPUT_ARGB8888)
 800351c:	68fb      	ldr	r3, [r7, #12]
 800351e:	689b      	ldr	r3, [r3, #8]
 8003520:	2b00      	cmp	r3, #0
 8003522:	d108      	bne.n	8003536 <DMA2D_SetConfig+0x72>
    {
      tmp = (tmp3 | tmp2 | tmp1 | tmp4);
 8003524:	69ba      	ldr	r2, [r7, #24]
 8003526:	69fb      	ldr	r3, [r7, #28]
 8003528:	431a      	orrs	r2, r3
 800352a:	6a3b      	ldr	r3, [r7, #32]
 800352c:	4313      	orrs	r3, r2
 800352e:	697a      	ldr	r2, [r7, #20]
 8003530:	4313      	orrs	r3, r2
 8003532:	627b      	str	r3, [r7, #36]	; 0x24
 8003534:	e053      	b.n	80035de <DMA2D_SetConfig+0x11a>
    }
    else if (hdma2d->Init.ColorMode == DMA2D_OUTPUT_RGB888)
 8003536:	68fb      	ldr	r3, [r7, #12]
 8003538:	689b      	ldr	r3, [r3, #8]
 800353a:	2b01      	cmp	r3, #1
 800353c:	d106      	bne.n	800354c <DMA2D_SetConfig+0x88>
    {
      tmp = (tmp3 | tmp2 | tmp4);
 800353e:	69ba      	ldr	r2, [r7, #24]
 8003540:	69fb      	ldr	r3, [r7, #28]
 8003542:	4313      	orrs	r3, r2
 8003544:	697a      	ldr	r2, [r7, #20]
 8003546:	4313      	orrs	r3, r2
 8003548:	627b      	str	r3, [r7, #36]	; 0x24
 800354a:	e048      	b.n	80035de <DMA2D_SetConfig+0x11a>
    }
    else if (hdma2d->Init.ColorMode == DMA2D_OUTPUT_RGB565)
 800354c:	68fb      	ldr	r3, [r7, #12]
 800354e:	689b      	ldr	r3, [r3, #8]
 8003550:	2b02      	cmp	r3, #2
 8003552:	d111      	bne.n	8003578 <DMA2D_SetConfig+0xb4>
    {
      tmp2 = (tmp2 >> 19U);
 8003554:	69fb      	ldr	r3, [r7, #28]
 8003556:	0cdb      	lsrs	r3, r3, #19
 8003558:	61fb      	str	r3, [r7, #28]
      tmp3 = (tmp3 >> 10U);
 800355a:	69bb      	ldr	r3, [r7, #24]
 800355c:	0a9b      	lsrs	r3, r3, #10
 800355e:	61bb      	str	r3, [r7, #24]
      tmp4 = (tmp4 >> 3U);
 8003560:	697b      	ldr	r3, [r7, #20]
 8003562:	08db      	lsrs	r3, r3, #3
 8003564:	617b      	str	r3, [r7, #20]
      tmp  = ((tmp3 << 5U) | (tmp2 << 11U) | tmp4);
 8003566:	69bb      	ldr	r3, [r7, #24]
 8003568:	015a      	lsls	r2, r3, #5
 800356a:	69fb      	ldr	r3, [r7, #28]
 800356c:	02db      	lsls	r3, r3, #11
 800356e:	4313      	orrs	r3, r2
 8003570:	697a      	ldr	r2, [r7, #20]
 8003572:	4313      	orrs	r3, r2
 8003574:	627b      	str	r3, [r7, #36]	; 0x24
 8003576:	e032      	b.n	80035de <DMA2D_SetConfig+0x11a>
    }
    else if (hdma2d->Init.ColorMode == DMA2D_OUTPUT_ARGB1555)
 8003578:	68fb      	ldr	r3, [r7, #12]
 800357a:	689b      	ldr	r3, [r3, #8]
 800357c:	2b03      	cmp	r3, #3
 800357e:	d117      	bne.n	80035b0 <DMA2D_SetConfig+0xec>
    {
      tmp1 = (tmp1 >> 31U);
 8003580:	6a3b      	ldr	r3, [r7, #32]
 8003582:	0fdb      	lsrs	r3, r3, #31
 8003584:	623b      	str	r3, [r7, #32]
      tmp2 = (tmp2 >> 19U);
 8003586:	69fb      	ldr	r3, [r7, #28]
 8003588:	0cdb      	lsrs	r3, r3, #19
 800358a:	61fb      	str	r3, [r7, #28]
      tmp3 = (tmp3 >> 11U);
 800358c:	69bb      	ldr	r3, [r7, #24]
 800358e:	0adb      	lsrs	r3, r3, #11
 8003590:	61bb      	str	r3, [r7, #24]
      tmp4 = (tmp4 >> 3U);
 8003592:	697b      	ldr	r3, [r7, #20]
 8003594:	08db      	lsrs	r3, r3, #3
 8003596:	617b      	str	r3, [r7, #20]
      tmp  = ((tmp3 << 5U) | (tmp2 << 10U) | (tmp1 << 15U) | tmp4);
 8003598:	69bb      	ldr	r3, [r7, #24]
 800359a:	015a      	lsls	r2, r3, #5
 800359c:	69fb      	ldr	r3, [r7, #28]
 800359e:	029b      	lsls	r3, r3, #10
 80035a0:	431a      	orrs	r2, r3
 80035a2:	6a3b      	ldr	r3, [r7, #32]
 80035a4:	03db      	lsls	r3, r3, #15
 80035a6:	4313      	orrs	r3, r2
 80035a8:	697a      	ldr	r2, [r7, #20]
 80035aa:	4313      	orrs	r3, r2
 80035ac:	627b      	str	r3, [r7, #36]	; 0x24
 80035ae:	e016      	b.n	80035de <DMA2D_SetConfig+0x11a>
    }
    else /* Dhdma2d->Init.ColorMode = DMA2D_OUTPUT_ARGB4444 */
    {
      tmp1 = (tmp1 >> 28U);
 80035b0:	6a3b      	ldr	r3, [r7, #32]
 80035b2:	0f1b      	lsrs	r3, r3, #28
 80035b4:	623b      	str	r3, [r7, #32]
      tmp2 = (tmp2 >> 20U);
 80035b6:	69fb      	ldr	r3, [r7, #28]
 80035b8:	0d1b      	lsrs	r3, r3, #20
 80035ba:	61fb      	str	r3, [r7, #28]
      tmp3 = (tmp3 >> 12U);
 80035bc:	69bb      	ldr	r3, [r7, #24]
 80035be:	0b1b      	lsrs	r3, r3, #12
 80035c0:	61bb      	str	r3, [r7, #24]
      tmp4 = (tmp4 >> 4U);
 80035c2:	697b      	ldr	r3, [r7, #20]
 80035c4:	091b      	lsrs	r3, r3, #4
 80035c6:	617b      	str	r3, [r7, #20]
      tmp  = ((tmp3 << 4U) | (tmp2 << 8U) | (tmp1 << 12U) | tmp4);
 80035c8:	69bb      	ldr	r3, [r7, #24]
 80035ca:	011a      	lsls	r2, r3, #4
 80035cc:	69fb      	ldr	r3, [r7, #28]
 80035ce:	021b      	lsls	r3, r3, #8
 80035d0:	431a      	orrs	r2, r3
 80035d2:	6a3b      	ldr	r3, [r7, #32]
 80035d4:	031b      	lsls	r3, r3, #12
 80035d6:	4313      	orrs	r3, r2
 80035d8:	697a      	ldr	r2, [r7, #20]
 80035da:	4313      	orrs	r3, r2
 80035dc:	627b      	str	r3, [r7, #36]	; 0x24
    }
    /* Write to DMA2D OCOLR register */
    WRITE_REG(hdma2d->Instance->OCOLR, tmp);
 80035de:	68fb      	ldr	r3, [r7, #12]
 80035e0:	681b      	ldr	r3, [r3, #0]
 80035e2:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80035e4:	639a      	str	r2, [r3, #56]	; 0x38
  else /* M2M, M2M_PFC or M2M_Blending DMA2D Mode */
  {
    /* Configure DMA2D source address */
    WRITE_REG(hdma2d->Instance->FGMAR, pdata);
  }
}
 80035e6:	e003      	b.n	80035f0 <DMA2D_SetConfig+0x12c>
    WRITE_REG(hdma2d->Instance->FGMAR, pdata);
 80035e8:	68fb      	ldr	r3, [r7, #12]
 80035ea:	681b      	ldr	r3, [r3, #0]
 80035ec:	68ba      	ldr	r2, [r7, #8]
 80035ee:	60da      	str	r2, [r3, #12]
}
 80035f0:	bf00      	nop
 80035f2:	372c      	adds	r7, #44	; 0x2c
 80035f4:	46bd      	mov	sp, r7
 80035f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035fa:	4770      	bx	lr

080035fc <DSI_ConfigPacketHeader>:
static void DSI_ConfigPacketHeader(DSI_TypeDef *DSIx,
                                   uint32_t ChannelID,
                                   uint32_t DataType,
                                   uint32_t Data0,
                                   uint32_t Data1)
{
 80035fc:	b480      	push	{r7}
 80035fe:	b085      	sub	sp, #20
 8003600:	af00      	add	r7, sp, #0
 8003602:	60f8      	str	r0, [r7, #12]
 8003604:	60b9      	str	r1, [r7, #8]
 8003606:	607a      	str	r2, [r7, #4]
 8003608:	603b      	str	r3, [r7, #0]
  /* Update the DSI packet header with new information */
  DSIx->GHCR = (DataType | (ChannelID << 6U) | (Data0 << 8U) | (Data1 << 16U));
 800360a:	68bb      	ldr	r3, [r7, #8]
 800360c:	019a      	lsls	r2, r3, #6
 800360e:	687b      	ldr	r3, [r7, #4]
 8003610:	431a      	orrs	r2, r3
 8003612:	683b      	ldr	r3, [r7, #0]
 8003614:	021b      	lsls	r3, r3, #8
 8003616:	431a      	orrs	r2, r3
 8003618:	69bb      	ldr	r3, [r7, #24]
 800361a:	041b      	lsls	r3, r3, #16
 800361c:	431a      	orrs	r2, r3
 800361e:	68fb      	ldr	r3, [r7, #12]
 8003620:	66da      	str	r2, [r3, #108]	; 0x6c
}
 8003622:	bf00      	nop
 8003624:	3714      	adds	r7, #20
 8003626:	46bd      	mov	sp, r7
 8003628:	f85d 7b04 	ldr.w	r7, [sp], #4
 800362c:	4770      	bx	lr

0800362e <DSI_ShortWrite>:
static HAL_StatusTypeDef DSI_ShortWrite(DSI_HandleTypeDef *hdsi,
                                        uint32_t ChannelID,
                                        uint32_t Mode,
                                        uint32_t Param1,
                                        uint32_t Param2)
{
 800362e:	b580      	push	{r7, lr}
 8003630:	b086      	sub	sp, #24
 8003632:	af00      	add	r7, sp, #0
 8003634:	60f8      	str	r0, [r7, #12]
 8003636:	60b9      	str	r1, [r7, #8]
 8003638:	607a      	str	r2, [r7, #4]
 800363a:	603b      	str	r3, [r7, #0]
  uint32_t tickstart;

  /* Get tick */
  tickstart = HAL_GetTick();
 800363c:	f7ff f9b0 	bl	80029a0 <HAL_GetTick>
 8003640:	6178      	str	r0, [r7, #20]

  /* Wait for Command FIFO Empty */
  while ((hdsi->Instance->GPSR & DSI_GPSR_CMDFE) == 0U)
 8003642:	e008      	b.n	8003656 <DSI_ShortWrite+0x28>
  {
    /* Check for the Timeout */
    if ((HAL_GetTick() - tickstart) > DSI_TIMEOUT_VALUE)
 8003644:	f7ff f9ac 	bl	80029a0 <HAL_GetTick>
 8003648:	4602      	mov	r2, r0
 800364a:	697b      	ldr	r3, [r7, #20]
 800364c:	1ad3      	subs	r3, r2, r3
 800364e:	2b64      	cmp	r3, #100	; 0x64
 8003650:	d901      	bls.n	8003656 <DSI_ShortWrite+0x28>
    {
      return HAL_TIMEOUT;
 8003652:	2303      	movs	r3, #3
 8003654:	e015      	b.n	8003682 <DSI_ShortWrite+0x54>
  while ((hdsi->Instance->GPSR & DSI_GPSR_CMDFE) == 0U)
 8003656:	68fb      	ldr	r3, [r7, #12]
 8003658:	681b      	ldr	r3, [r3, #0]
 800365a:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800365c:	f003 0301 	and.w	r3, r3, #1
 8003660:	2b00      	cmp	r3, #0
 8003662:	d0ef      	beq.n	8003644 <DSI_ShortWrite+0x16>
    }
  }

  /* Configure the packet to send a short DCS command with 0 or 1 parameter */
  /* Update the DSI packet header with new information */
  hdsi->Instance->GHCR = (Mode | (ChannelID << 6U) | (Param1 << 8U) | (Param2 << 16U));
 8003664:	68bb      	ldr	r3, [r7, #8]
 8003666:	019a      	lsls	r2, r3, #6
 8003668:	687b      	ldr	r3, [r7, #4]
 800366a:	431a      	orrs	r2, r3
 800366c:	683b      	ldr	r3, [r7, #0]
 800366e:	021b      	lsls	r3, r3, #8
 8003670:	ea42 0103 	orr.w	r1, r2, r3
 8003674:	6a3b      	ldr	r3, [r7, #32]
 8003676:	041a      	lsls	r2, r3, #16
 8003678:	68fb      	ldr	r3, [r7, #12]
 800367a:	681b      	ldr	r3, [r3, #0]
 800367c:	430a      	orrs	r2, r1
 800367e:	66da      	str	r2, [r3, #108]	; 0x6c

  return HAL_OK;
 8003680:	2300      	movs	r3, #0
}
 8003682:	4618      	mov	r0, r3
 8003684:	3718      	adds	r7, #24
 8003686:	46bd      	mov	sp, r7
 8003688:	bd80      	pop	{r7, pc}
	...

0800368c <HAL_DSI_Init>:
  * @param  PLLInit  pointer to a DSI_PLLInitTypeDef structure that contains
  *                  the PLL Clock structure definition for the DSI.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DSI_Init(DSI_HandleTypeDef *hdsi, DSI_PLLInitTypeDef *PLLInit)
{
 800368c:	b580      	push	{r7, lr}
 800368e:	b088      	sub	sp, #32
 8003690:	af00      	add	r7, sp, #0
 8003692:	6078      	str	r0, [r7, #4]
 8003694:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t unitIntervalx4;
  uint32_t tempIDF;

  /* Check the DSI handle allocation */
  if (hdsi == NULL)
 8003696:	687b      	ldr	r3, [r7, #4]
 8003698:	2b00      	cmp	r3, #0
 800369a:	d101      	bne.n	80036a0 <HAL_DSI_Init+0x14>
  {
    return HAL_ERROR;
 800369c:	2301      	movs	r3, #1
 800369e:	e107      	b.n	80038b0 <HAL_DSI_Init+0x224>
    }
    /* Initialize the low level hardware */
    hdsi->MspInitCallback(hdsi);
  }
#else
  if (hdsi->State == HAL_DSI_STATE_RESET)
 80036a0:	687b      	ldr	r3, [r7, #4]
 80036a2:	7c5b      	ldrb	r3, [r3, #17]
 80036a4:	b2db      	uxtb	r3, r3
 80036a6:	2b00      	cmp	r3, #0
 80036a8:	d102      	bne.n	80036b0 <HAL_DSI_Init+0x24>
  {
    /* Initialize the low level hardware */
    HAL_DSI_MspInit(hdsi);
 80036aa:	6878      	ldr	r0, [r7, #4]
 80036ac:	f000 f97c 	bl	80039a8 <HAL_DSI_MspInit>
  }
#endif /* USE_HAL_DSI_REGISTER_CALLBACKS */

  /* Change DSI peripheral state */
  hdsi->State = HAL_DSI_STATE_BUSY;
 80036b0:	687b      	ldr	r3, [r7, #4]
 80036b2:	2203      	movs	r2, #3
 80036b4:	745a      	strb	r2, [r3, #17]

  /**************** Turn on the regulator and enable the DSI PLL ****************/

  /* Enable the regulator */
  __HAL_DSI_REG_ENABLE(hdsi);
 80036b6:	2300      	movs	r3, #0
 80036b8:	613b      	str	r3, [r7, #16]
 80036ba:	687b      	ldr	r3, [r7, #4]
 80036bc:	681b      	ldr	r3, [r3, #0]
 80036be:	f8d3 2430 	ldr.w	r2, [r3, #1072]	; 0x430
 80036c2:	687b      	ldr	r3, [r7, #4]
 80036c4:	681b      	ldr	r3, [r3, #0]
 80036c6:	f042 7280 	orr.w	r2, r2, #16777216	; 0x1000000
 80036ca:	f8c3 2430 	str.w	r2, [r3, #1072]	; 0x430
 80036ce:	687b      	ldr	r3, [r7, #4]
 80036d0:	681b      	ldr	r3, [r3, #0]
 80036d2:	f8d3 3430 	ldr.w	r3, [r3, #1072]	; 0x430
 80036d6:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80036da:	613b      	str	r3, [r7, #16]
 80036dc:	693b      	ldr	r3, [r7, #16]

  /* Get tick */
  tickstart = HAL_GetTick();
 80036de:	f7ff f95f 	bl	80029a0 <HAL_GetTick>
 80036e2:	61f8      	str	r0, [r7, #28]

  /* Wait until the regulator is ready */
  while (__HAL_DSI_GET_FLAG(hdsi, DSI_FLAG_RRS) == 0U)
 80036e4:	e008      	b.n	80036f8 <HAL_DSI_Init+0x6c>
  {
    /* Check for the Timeout */
    if ((HAL_GetTick() - tickstart) > DSI_TIMEOUT_VALUE)
 80036e6:	f7ff f95b 	bl	80029a0 <HAL_GetTick>
 80036ea:	4602      	mov	r2, r0
 80036ec:	69fb      	ldr	r3, [r7, #28]
 80036ee:	1ad3      	subs	r3, r2, r3
 80036f0:	2b64      	cmp	r3, #100	; 0x64
 80036f2:	d901      	bls.n	80036f8 <HAL_DSI_Init+0x6c>
    {
      return HAL_TIMEOUT;
 80036f4:	2303      	movs	r3, #3
 80036f6:	e0db      	b.n	80038b0 <HAL_DSI_Init+0x224>
  while (__HAL_DSI_GET_FLAG(hdsi, DSI_FLAG_RRS) == 0U)
 80036f8:	687b      	ldr	r3, [r7, #4]
 80036fa:	681b      	ldr	r3, [r3, #0]
 80036fc:	f8d3 340c 	ldr.w	r3, [r3, #1036]	; 0x40c
 8003700:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8003704:	2b00      	cmp	r3, #0
 8003706:	d0ee      	beq.n	80036e6 <HAL_DSI_Init+0x5a>
    }
  }

  /* Set the PLL division factors */
  hdsi->Instance->WRPCR &= ~(DSI_WRPCR_PLL_NDIV | DSI_WRPCR_PLL_IDF | DSI_WRPCR_PLL_ODF);
 8003708:	687b      	ldr	r3, [r7, #4]
 800370a:	681b      	ldr	r3, [r3, #0]
 800370c:	f8d3 1430 	ldr.w	r1, [r3, #1072]	; 0x430
 8003710:	687b      	ldr	r3, [r7, #4]
 8003712:	681a      	ldr	r2, [r3, #0]
 8003714:	4b68      	ldr	r3, [pc, #416]	; (80038b8 <HAL_DSI_Init+0x22c>)
 8003716:	400b      	ands	r3, r1
 8003718:	f8c2 3430 	str.w	r3, [r2, #1072]	; 0x430
  hdsi->Instance->WRPCR |= (((PLLInit->PLLNDIV) << DSI_WRPCR_PLL_NDIV_Pos) | \
 800371c:	687b      	ldr	r3, [r7, #4]
 800371e:	681b      	ldr	r3, [r3, #0]
 8003720:	f8d3 1430 	ldr.w	r1, [r3, #1072]	; 0x430
 8003724:	683b      	ldr	r3, [r7, #0]
 8003726:	681b      	ldr	r3, [r3, #0]
 8003728:	009a      	lsls	r2, r3, #2
                            ((PLLInit->PLLIDF) << DSI_WRPCR_PLL_IDF_Pos) | \
 800372a:	683b      	ldr	r3, [r7, #0]
 800372c:	685b      	ldr	r3, [r3, #4]
 800372e:	02db      	lsls	r3, r3, #11
  hdsi->Instance->WRPCR |= (((PLLInit->PLLNDIV) << DSI_WRPCR_PLL_NDIV_Pos) | \
 8003730:	431a      	orrs	r2, r3
                            ((PLLInit->PLLODF) << DSI_WRPCR_PLL_ODF_Pos));
 8003732:	683b      	ldr	r3, [r7, #0]
 8003734:	689b      	ldr	r3, [r3, #8]
 8003736:	041b      	lsls	r3, r3, #16
                            ((PLLInit->PLLIDF) << DSI_WRPCR_PLL_IDF_Pos) | \
 8003738:	431a      	orrs	r2, r3
  hdsi->Instance->WRPCR |= (((PLLInit->PLLNDIV) << DSI_WRPCR_PLL_NDIV_Pos) | \
 800373a:	687b      	ldr	r3, [r7, #4]
 800373c:	681b      	ldr	r3, [r3, #0]
 800373e:	430a      	orrs	r2, r1
 8003740:	f8c3 2430 	str.w	r2, [r3, #1072]	; 0x430

  /* Enable the DSI PLL */
  __HAL_DSI_PLL_ENABLE(hdsi);
 8003744:	2300      	movs	r3, #0
 8003746:	60fb      	str	r3, [r7, #12]
 8003748:	687b      	ldr	r3, [r7, #4]
 800374a:	681b      	ldr	r3, [r3, #0]
 800374c:	f8d3 2430 	ldr.w	r2, [r3, #1072]	; 0x430
 8003750:	687b      	ldr	r3, [r7, #4]
 8003752:	681b      	ldr	r3, [r3, #0]
 8003754:	f042 0201 	orr.w	r2, r2, #1
 8003758:	f8c3 2430 	str.w	r2, [r3, #1072]	; 0x430
 800375c:	687b      	ldr	r3, [r7, #4]
 800375e:	681b      	ldr	r3, [r3, #0]
 8003760:	f8d3 3430 	ldr.w	r3, [r3, #1072]	; 0x430
 8003764:	f003 0301 	and.w	r3, r3, #1
 8003768:	60fb      	str	r3, [r7, #12]
 800376a:	68fb      	ldr	r3, [r7, #12]

  /* Requires min of 400s delay before reading the PLLLS flag */
  /* 1ms delay is inserted that is the minimum HAL delay granularity */
  HAL_Delay(1);
 800376c:	2001      	movs	r0, #1
 800376e:	f7ff f923 	bl	80029b8 <HAL_Delay>

  /* Get tick */
  tickstart = HAL_GetTick();
 8003772:	f7ff f915 	bl	80029a0 <HAL_GetTick>
 8003776:	61f8      	str	r0, [r7, #28]

  /* Wait for the lock of the PLL */
  while (__HAL_DSI_GET_FLAG(hdsi, DSI_FLAG_PLLLS) == 0U)
 8003778:	e008      	b.n	800378c <HAL_DSI_Init+0x100>
  {
    /* Check for the Timeout */
    if ((HAL_GetTick() - tickstart) > DSI_TIMEOUT_VALUE)
 800377a:	f7ff f911 	bl	80029a0 <HAL_GetTick>
 800377e:	4602      	mov	r2, r0
 8003780:	69fb      	ldr	r3, [r7, #28]
 8003782:	1ad3      	subs	r3, r2, r3
 8003784:	2b64      	cmp	r3, #100	; 0x64
 8003786:	d901      	bls.n	800378c <HAL_DSI_Init+0x100>
    {
      return HAL_TIMEOUT;
 8003788:	2303      	movs	r3, #3
 800378a:	e091      	b.n	80038b0 <HAL_DSI_Init+0x224>
  while (__HAL_DSI_GET_FLAG(hdsi, DSI_FLAG_PLLLS) == 0U)
 800378c:	687b      	ldr	r3, [r7, #4]
 800378e:	681b      	ldr	r3, [r3, #0]
 8003790:	f8d3 340c 	ldr.w	r3, [r3, #1036]	; 0x40c
 8003794:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003798:	2b00      	cmp	r3, #0
 800379a:	d0ee      	beq.n	800377a <HAL_DSI_Init+0xee>
  }

  /*************************** Set the PHY parameters ***************************/

  /* D-PHY clock and digital enable*/
  hdsi->Instance->PCTLR |= (DSI_PCTLR_CKE | DSI_PCTLR_DEN);
 800379c:	687b      	ldr	r3, [r7, #4]
 800379e:	681b      	ldr	r3, [r3, #0]
 80037a0:	f8d3 20a0 	ldr.w	r2, [r3, #160]	; 0xa0
 80037a4:	687b      	ldr	r3, [r7, #4]
 80037a6:	681b      	ldr	r3, [r3, #0]
 80037a8:	f042 0206 	orr.w	r2, r2, #6
 80037ac:	f8c3 20a0 	str.w	r2, [r3, #160]	; 0xa0

  /* Clock lane configuration */
  hdsi->Instance->CLCR &= ~(DSI_CLCR_DPCC | DSI_CLCR_ACR);
 80037b0:	687b      	ldr	r3, [r7, #4]
 80037b2:	681b      	ldr	r3, [r3, #0]
 80037b4:	f8d3 2094 	ldr.w	r2, [r3, #148]	; 0x94
 80037b8:	687b      	ldr	r3, [r7, #4]
 80037ba:	681b      	ldr	r3, [r3, #0]
 80037bc:	f022 0203 	bic.w	r2, r2, #3
 80037c0:	f8c3 2094 	str.w	r2, [r3, #148]	; 0x94
  hdsi->Instance->CLCR |= (DSI_CLCR_DPCC | hdsi->Init.AutomaticClockLaneControl);
 80037c4:	687b      	ldr	r3, [r7, #4]
 80037c6:	681b      	ldr	r3, [r3, #0]
 80037c8:	f8d3 2094 	ldr.w	r2, [r3, #148]	; 0x94
 80037cc:	687b      	ldr	r3, [r7, #4]
 80037ce:	685b      	ldr	r3, [r3, #4]
 80037d0:	431a      	orrs	r2, r3
 80037d2:	687b      	ldr	r3, [r7, #4]
 80037d4:	681b      	ldr	r3, [r3, #0]
 80037d6:	f042 0201 	orr.w	r2, r2, #1
 80037da:	f8c3 2094 	str.w	r2, [r3, #148]	; 0x94

  /* Configure the number of active data lanes */
  hdsi->Instance->PCONFR &= ~DSI_PCONFR_NL;
 80037de:	687b      	ldr	r3, [r7, #4]
 80037e0:	681b      	ldr	r3, [r3, #0]
 80037e2:	f8d3 20a4 	ldr.w	r2, [r3, #164]	; 0xa4
 80037e6:	687b      	ldr	r3, [r7, #4]
 80037e8:	681b      	ldr	r3, [r3, #0]
 80037ea:	f022 0203 	bic.w	r2, r2, #3
 80037ee:	f8c3 20a4 	str.w	r2, [r3, #164]	; 0xa4
  hdsi->Instance->PCONFR |= hdsi->Init.NumberOfLanes;
 80037f2:	687b      	ldr	r3, [r7, #4]
 80037f4:	681b      	ldr	r3, [r3, #0]
 80037f6:	f8d3 10a4 	ldr.w	r1, [r3, #164]	; 0xa4
 80037fa:	687b      	ldr	r3, [r7, #4]
 80037fc:	68da      	ldr	r2, [r3, #12]
 80037fe:	687b      	ldr	r3, [r7, #4]
 8003800:	681b      	ldr	r3, [r3, #0]
 8003802:	430a      	orrs	r2, r1
 8003804:	f8c3 20a4 	str.w	r2, [r3, #164]	; 0xa4

  /************************ Set the DSI clock parameters ************************/

  /* Set the TX escape clock division factor */
  hdsi->Instance->CCR &= ~DSI_CCR_TXECKDIV;
 8003808:	687b      	ldr	r3, [r7, #4]
 800380a:	681b      	ldr	r3, [r3, #0]
 800380c:	689a      	ldr	r2, [r3, #8]
 800380e:	687b      	ldr	r3, [r7, #4]
 8003810:	681b      	ldr	r3, [r3, #0]
 8003812:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 8003816:	609a      	str	r2, [r3, #8]
  hdsi->Instance->CCR |= hdsi->Init.TXEscapeCkdiv;
 8003818:	687b      	ldr	r3, [r7, #4]
 800381a:	681b      	ldr	r3, [r3, #0]
 800381c:	6899      	ldr	r1, [r3, #8]
 800381e:	687b      	ldr	r3, [r7, #4]
 8003820:	689a      	ldr	r2, [r3, #8]
 8003822:	687b      	ldr	r3, [r7, #4]
 8003824:	681b      	ldr	r3, [r3, #0]
 8003826:	430a      	orrs	r2, r1
 8003828:	609a      	str	r2, [r3, #8]

  /* Calculate the bit period in high-speed mode in unit of 0.25 ns (UIX4) */
  /* The equation is : UIX4 = IntegerPart( (1000/F_PHY_Mhz) * 4 )          */
  /* Where : F_PHY_Mhz = (NDIV * HSE_Mhz) / (IDF * ODF)                    */
  tempIDF = (PLLInit->PLLIDF > 0U) ? PLLInit->PLLIDF : 1U;
 800382a:	683b      	ldr	r3, [r7, #0]
 800382c:	685b      	ldr	r3, [r3, #4]
 800382e:	2b00      	cmp	r3, #0
 8003830:	d002      	beq.n	8003838 <HAL_DSI_Init+0x1ac>
 8003832:	683b      	ldr	r3, [r7, #0]
 8003834:	685b      	ldr	r3, [r3, #4]
 8003836:	e000      	b.n	800383a <HAL_DSI_Init+0x1ae>
 8003838:	2301      	movs	r3, #1
 800383a:	61bb      	str	r3, [r7, #24]
  unitIntervalx4 = (4000000U * tempIDF * ((1UL << (0x3U & PLLInit->PLLODF)))) / ((HSE_VALUE / 1000U) * PLLInit->PLLNDIV);
 800383c:	69bb      	ldr	r3, [r7, #24]
 800383e:	4a1f      	ldr	r2, [pc, #124]	; (80038bc <HAL_DSI_Init+0x230>)
 8003840:	fb02 f203 	mul.w	r2, r2, r3
 8003844:	683b      	ldr	r3, [r7, #0]
 8003846:	689b      	ldr	r3, [r3, #8]
 8003848:	f003 0303 	and.w	r3, r3, #3
 800384c:	409a      	lsls	r2, r3
 800384e:	683b      	ldr	r3, [r7, #0]
 8003850:	681b      	ldr	r3, [r3, #0]
 8003852:	f246 11a8 	movw	r1, #25000	; 0x61a8
 8003856:	fb01 f303 	mul.w	r3, r1, r3
 800385a:	fbb2 f3f3 	udiv	r3, r2, r3
 800385e:	617b      	str	r3, [r7, #20]

  /* Set the bit period in high-speed mode */
  hdsi->Instance->WPCR[0U] &= ~DSI_WPCR0_UIX4;
 8003860:	687b      	ldr	r3, [r7, #4]
 8003862:	681b      	ldr	r3, [r3, #0]
 8003864:	f8d3 2418 	ldr.w	r2, [r3, #1048]	; 0x418
 8003868:	687b      	ldr	r3, [r7, #4]
 800386a:	681b      	ldr	r3, [r3, #0]
 800386c:	f022 023f 	bic.w	r2, r2, #63	; 0x3f
 8003870:	f8c3 2418 	str.w	r2, [r3, #1048]	; 0x418
  hdsi->Instance->WPCR[0U] |= unitIntervalx4;
 8003874:	687b      	ldr	r3, [r7, #4]
 8003876:	681b      	ldr	r3, [r3, #0]
 8003878:	f8d3 1418 	ldr.w	r1, [r3, #1048]	; 0x418
 800387c:	687b      	ldr	r3, [r7, #4]
 800387e:	681b      	ldr	r3, [r3, #0]
 8003880:	697a      	ldr	r2, [r7, #20]
 8003882:	430a      	orrs	r2, r1
 8003884:	f8c3 2418 	str.w	r2, [r3, #1048]	; 0x418

  /****************************** Error management *****************************/

  /* Disable all error interrupts and reset the Error Mask */
  hdsi->Instance->IER[0U] = 0U;
 8003888:	687b      	ldr	r3, [r7, #4]
 800388a:	681b      	ldr	r3, [r3, #0]
 800388c:	2200      	movs	r2, #0
 800388e:	f8c3 20c4 	str.w	r2, [r3, #196]	; 0xc4
  hdsi->Instance->IER[1U] = 0U;
 8003892:	687b      	ldr	r3, [r7, #4]
 8003894:	681b      	ldr	r3, [r3, #0]
 8003896:	2200      	movs	r2, #0
 8003898:	f8c3 20c8 	str.w	r2, [r3, #200]	; 0xc8
  hdsi->ErrorMsk = 0U;
 800389c:	687b      	ldr	r3, [r7, #4]
 800389e:	2200      	movs	r2, #0
 80038a0:	619a      	str	r2, [r3, #24]

  /* Initialize the error code */
  hdsi->ErrorCode = HAL_DSI_ERROR_NONE;
 80038a2:	687b      	ldr	r3, [r7, #4]
 80038a4:	2200      	movs	r2, #0
 80038a6:	615a      	str	r2, [r3, #20]

  /* Initialize the DSI state*/
  hdsi->State = HAL_DSI_STATE_READY;
 80038a8:	687b      	ldr	r3, [r7, #4]
 80038aa:	2201      	movs	r2, #1
 80038ac:	745a      	strb	r2, [r3, #17]

  return HAL_OK;
 80038ae:	2300      	movs	r3, #0
}
 80038b0:	4618      	mov	r0, r3
 80038b2:	3720      	adds	r7, #32
 80038b4:	46bd      	mov	sp, r7
 80038b6:	bd80      	pop	{r7, pc}
 80038b8:	fffc8603 	.word	0xfffc8603
 80038bc:	003d0900 	.word	0x003d0900

080038c0 <HAL_DSI_DeInit>:
  * @param  hdsi  pointer to a DSI_HandleTypeDef structure that contains
  *               the configuration information for the DSI.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DSI_DeInit(DSI_HandleTypeDef *hdsi)
{
 80038c0:	b580      	push	{r7, lr}
 80038c2:	b086      	sub	sp, #24
 80038c4:	af00      	add	r7, sp, #0
 80038c6:	6078      	str	r0, [r7, #4]
  /* Check the DSI handle allocation */
  if (hdsi == NULL)
 80038c8:	687b      	ldr	r3, [r7, #4]
 80038ca:	2b00      	cmp	r3, #0
 80038cc:	d101      	bne.n	80038d2 <HAL_DSI_DeInit+0x12>
  {
    return HAL_ERROR;
 80038ce:	2301      	movs	r3, #1
 80038d0:	e066      	b.n	80039a0 <HAL_DSI_DeInit+0xe0>
  }

  /* Change DSI peripheral state */
  hdsi->State = HAL_DSI_STATE_BUSY;
 80038d2:	687b      	ldr	r3, [r7, #4]
 80038d4:	2203      	movs	r2, #3
 80038d6:	745a      	strb	r2, [r3, #17]

  /* Disable the DSI wrapper */
  __HAL_DSI_WRAPPER_DISABLE(hdsi);
 80038d8:	2300      	movs	r3, #0
 80038da:	617b      	str	r3, [r7, #20]
 80038dc:	687b      	ldr	r3, [r7, #4]
 80038de:	681b      	ldr	r3, [r3, #0]
 80038e0:	f8d3 2404 	ldr.w	r2, [r3, #1028]	; 0x404
 80038e4:	687b      	ldr	r3, [r7, #4]
 80038e6:	681b      	ldr	r3, [r3, #0]
 80038e8:	f022 0208 	bic.w	r2, r2, #8
 80038ec:	f8c3 2404 	str.w	r2, [r3, #1028]	; 0x404
 80038f0:	687b      	ldr	r3, [r7, #4]
 80038f2:	681b      	ldr	r3, [r3, #0]
 80038f4:	f8d3 3404 	ldr.w	r3, [r3, #1028]	; 0x404
 80038f8:	f003 0308 	and.w	r3, r3, #8
 80038fc:	617b      	str	r3, [r7, #20]
 80038fe:	697b      	ldr	r3, [r7, #20]

  /* Disable the DSI host */
  __HAL_DSI_DISABLE(hdsi);
 8003900:	2300      	movs	r3, #0
 8003902:	613b      	str	r3, [r7, #16]
 8003904:	687b      	ldr	r3, [r7, #4]
 8003906:	681b      	ldr	r3, [r3, #0]
 8003908:	685a      	ldr	r2, [r3, #4]
 800390a:	687b      	ldr	r3, [r7, #4]
 800390c:	681b      	ldr	r3, [r3, #0]
 800390e:	f022 0201 	bic.w	r2, r2, #1
 8003912:	605a      	str	r2, [r3, #4]
 8003914:	687b      	ldr	r3, [r7, #4]
 8003916:	681b      	ldr	r3, [r3, #0]
 8003918:	685b      	ldr	r3, [r3, #4]
 800391a:	f003 0301 	and.w	r3, r3, #1
 800391e:	613b      	str	r3, [r7, #16]
 8003920:	693b      	ldr	r3, [r7, #16]

  /* D-PHY clock and digital disable */
  hdsi->Instance->PCTLR &= ~(DSI_PCTLR_CKE | DSI_PCTLR_DEN);
 8003922:	687b      	ldr	r3, [r7, #4]
 8003924:	681b      	ldr	r3, [r3, #0]
 8003926:	f8d3 20a0 	ldr.w	r2, [r3, #160]	; 0xa0
 800392a:	687b      	ldr	r3, [r7, #4]
 800392c:	681b      	ldr	r3, [r3, #0]
 800392e:	f022 0206 	bic.w	r2, r2, #6
 8003932:	f8c3 20a0 	str.w	r2, [r3, #160]	; 0xa0

  /* Turn off the DSI PLL */
  __HAL_DSI_PLL_DISABLE(hdsi);
 8003936:	2300      	movs	r3, #0
 8003938:	60fb      	str	r3, [r7, #12]
 800393a:	687b      	ldr	r3, [r7, #4]
 800393c:	681b      	ldr	r3, [r3, #0]
 800393e:	f8d3 2430 	ldr.w	r2, [r3, #1072]	; 0x430
 8003942:	687b      	ldr	r3, [r7, #4]
 8003944:	681b      	ldr	r3, [r3, #0]
 8003946:	f022 0201 	bic.w	r2, r2, #1
 800394a:	f8c3 2430 	str.w	r2, [r3, #1072]	; 0x430
 800394e:	687b      	ldr	r3, [r7, #4]
 8003950:	681b      	ldr	r3, [r3, #0]
 8003952:	f8d3 3430 	ldr.w	r3, [r3, #1072]	; 0x430
 8003956:	f003 0301 	and.w	r3, r3, #1
 800395a:	60fb      	str	r3, [r7, #12]
 800395c:	68fb      	ldr	r3, [r7, #12]

  /* Disable the regulator */
  __HAL_DSI_REG_DISABLE(hdsi);
 800395e:	2300      	movs	r3, #0
 8003960:	60bb      	str	r3, [r7, #8]
 8003962:	687b      	ldr	r3, [r7, #4]
 8003964:	681b      	ldr	r3, [r3, #0]
 8003966:	f8d3 2430 	ldr.w	r2, [r3, #1072]	; 0x430
 800396a:	687b      	ldr	r3, [r7, #4]
 800396c:	681b      	ldr	r3, [r3, #0]
 800396e:	f022 7280 	bic.w	r2, r2, #16777216	; 0x1000000
 8003972:	f8c3 2430 	str.w	r2, [r3, #1072]	; 0x430
 8003976:	687b      	ldr	r3, [r7, #4]
 8003978:	681b      	ldr	r3, [r3, #0]
 800397a:	f8d3 3430 	ldr.w	r3, [r3, #1072]	; 0x430
 800397e:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8003982:	60bb      	str	r3, [r7, #8]
 8003984:	68bb      	ldr	r3, [r7, #8]
  }
  /* DeInit the low level hardware */
  hdsi->MspDeInitCallback(hdsi);
#else
  /* DeInit the low level hardware */
  HAL_DSI_MspDeInit(hdsi);
 8003986:	6878      	ldr	r0, [r7, #4]
 8003988:	f000 f818 	bl	80039bc <HAL_DSI_MspDeInit>
#endif /* USE_HAL_DSI_REGISTER_CALLBACKS */

  /* Initialize the error code */
  hdsi->ErrorCode = HAL_DSI_ERROR_NONE;
 800398c:	687b      	ldr	r3, [r7, #4]
 800398e:	2200      	movs	r2, #0
 8003990:	615a      	str	r2, [r3, #20]

  /* Initialize the DSI state*/
  hdsi->State = HAL_DSI_STATE_RESET;
 8003992:	687b      	ldr	r3, [r7, #4]
 8003994:	2200      	movs	r2, #0
 8003996:	745a      	strb	r2, [r3, #17]

  /* Release Lock */
  __HAL_UNLOCK(hdsi);
 8003998:	687b      	ldr	r3, [r7, #4]
 800399a:	2200      	movs	r2, #0
 800399c:	741a      	strb	r2, [r3, #16]

  return HAL_OK;
 800399e:	2300      	movs	r3, #0
}
 80039a0:	4618      	mov	r0, r3
 80039a2:	3718      	adds	r7, #24
 80039a4:	46bd      	mov	sp, r7
 80039a6:	bd80      	pop	{r7, pc}

080039a8 <HAL_DSI_MspInit>:
  * @param  hdsi  pointer to a DSI_HandleTypeDef structure that contains
  *               the configuration information for the DSI.
  * @retval None
  */
__weak void HAL_DSI_MspInit(DSI_HandleTypeDef *hdsi)
{
 80039a8:	b480      	push	{r7}
 80039aa:	b083      	sub	sp, #12
 80039ac:	af00      	add	r7, sp, #0
 80039ae:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hdsi);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_DSI_MspInit could be implemented in the user file
   */
}
 80039b0:	bf00      	nop
 80039b2:	370c      	adds	r7, #12
 80039b4:	46bd      	mov	sp, r7
 80039b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80039ba:	4770      	bx	lr

080039bc <HAL_DSI_MspDeInit>:
  * @param  hdsi  pointer to a DSI_HandleTypeDef structure that contains
  *               the configuration information for the DSI.
  * @retval None
  */
__weak void HAL_DSI_MspDeInit(DSI_HandleTypeDef *hdsi)
{
 80039bc:	b480      	push	{r7}
 80039be:	b083      	sub	sp, #12
 80039c0:	af00      	add	r7, sp, #0
 80039c2:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hdsi);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_DSI_MspDeInit could be implemented in the user file
   */
}
 80039c4:	bf00      	nop
 80039c6:	370c      	adds	r7, #12
 80039c8:	46bd      	mov	sp, r7
 80039ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80039ce:	4770      	bx	lr

080039d0 <HAL_DSI_ConfigVideoMode>:
  * @param  VidCfg pointer to a DSI_VidCfgTypeDef structure that contains
  *                the DSI video mode configuration parameters
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DSI_ConfigVideoMode(DSI_HandleTypeDef *hdsi, DSI_VidCfgTypeDef *VidCfg)
{
 80039d0:	b480      	push	{r7}
 80039d2:	b083      	sub	sp, #12
 80039d4:	af00      	add	r7, sp, #0
 80039d6:	6078      	str	r0, [r7, #4]
 80039d8:	6039      	str	r1, [r7, #0]
  /* Process locked */
  __HAL_LOCK(hdsi);
 80039da:	687b      	ldr	r3, [r7, #4]
 80039dc:	7c1b      	ldrb	r3, [r3, #16]
 80039de:	2b01      	cmp	r3, #1
 80039e0:	d101      	bne.n	80039e6 <HAL_DSI_ConfigVideoMode+0x16>
 80039e2:	2302      	movs	r3, #2
 80039e4:	e1ee      	b.n	8003dc4 <HAL_DSI_ConfigVideoMode+0x3f4>
 80039e6:	687b      	ldr	r3, [r7, #4]
 80039e8:	2201      	movs	r2, #1
 80039ea:	741a      	strb	r2, [r3, #16]
  {
    assert_param(IS_DSI_LOOSELY_PACKED(VidCfg->LooselyPacked));
  }

  /* Select video mode by resetting CMDM and DSIM bits */
  hdsi->Instance->MCR &= ~DSI_MCR_CMDM;
 80039ec:	687b      	ldr	r3, [r7, #4]
 80039ee:	681b      	ldr	r3, [r3, #0]
 80039f0:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80039f2:	687b      	ldr	r3, [r7, #4]
 80039f4:	681b      	ldr	r3, [r3, #0]
 80039f6:	f022 0201 	bic.w	r2, r2, #1
 80039fa:	635a      	str	r2, [r3, #52]	; 0x34
  hdsi->Instance->WCFGR &= ~DSI_WCFGR_DSIM;
 80039fc:	687b      	ldr	r3, [r7, #4]
 80039fe:	681b      	ldr	r3, [r3, #0]
 8003a00:	f8d3 2400 	ldr.w	r2, [r3, #1024]	; 0x400
 8003a04:	687b      	ldr	r3, [r7, #4]
 8003a06:	681b      	ldr	r3, [r3, #0]
 8003a08:	f022 0201 	bic.w	r2, r2, #1
 8003a0c:	f8c3 2400 	str.w	r2, [r3, #1024]	; 0x400

  /* Configure the video mode transmission type */
  hdsi->Instance->VMCR &= ~DSI_VMCR_VMT;
 8003a10:	687b      	ldr	r3, [r7, #4]
 8003a12:	681b      	ldr	r3, [r3, #0]
 8003a14:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8003a16:	687b      	ldr	r3, [r7, #4]
 8003a18:	681b      	ldr	r3, [r3, #0]
 8003a1a:	f022 0203 	bic.w	r2, r2, #3
 8003a1e:	639a      	str	r2, [r3, #56]	; 0x38
  hdsi->Instance->VMCR |= VidCfg->Mode;
 8003a20:	687b      	ldr	r3, [r7, #4]
 8003a22:	681b      	ldr	r3, [r3, #0]
 8003a24:	6b99      	ldr	r1, [r3, #56]	; 0x38
 8003a26:	683b      	ldr	r3, [r7, #0]
 8003a28:	68da      	ldr	r2, [r3, #12]
 8003a2a:	687b      	ldr	r3, [r7, #4]
 8003a2c:	681b      	ldr	r3, [r3, #0]
 8003a2e:	430a      	orrs	r2, r1
 8003a30:	639a      	str	r2, [r3, #56]	; 0x38

  /* Configure the video packet size */
  hdsi->Instance->VPCR &= ~DSI_VPCR_VPSIZE;
 8003a32:	687b      	ldr	r3, [r7, #4]
 8003a34:	681b      	ldr	r3, [r3, #0]
 8003a36:	6bd9      	ldr	r1, [r3, #60]	; 0x3c
 8003a38:	687b      	ldr	r3, [r7, #4]
 8003a3a:	681a      	ldr	r2, [r3, #0]
 8003a3c:	4b8b      	ldr	r3, [pc, #556]	; (8003c6c <HAL_DSI_ConfigVideoMode+0x29c>)
 8003a3e:	400b      	ands	r3, r1
 8003a40:	63d3      	str	r3, [r2, #60]	; 0x3c
  hdsi->Instance->VPCR |= VidCfg->PacketSize;
 8003a42:	687b      	ldr	r3, [r7, #4]
 8003a44:	681b      	ldr	r3, [r3, #0]
 8003a46:	6bd9      	ldr	r1, [r3, #60]	; 0x3c
 8003a48:	683b      	ldr	r3, [r7, #0]
 8003a4a:	691a      	ldr	r2, [r3, #16]
 8003a4c:	687b      	ldr	r3, [r7, #4]
 8003a4e:	681b      	ldr	r3, [r3, #0]
 8003a50:	430a      	orrs	r2, r1
 8003a52:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Set the chunks number to be transmitted through the DSI link */
  hdsi->Instance->VCCR &= ~DSI_VCCR_NUMC;
 8003a54:	687b      	ldr	r3, [r7, #4]
 8003a56:	681b      	ldr	r3, [r3, #0]
 8003a58:	6c19      	ldr	r1, [r3, #64]	; 0x40
 8003a5a:	687b      	ldr	r3, [r7, #4]
 8003a5c:	681a      	ldr	r2, [r3, #0]
 8003a5e:	4b84      	ldr	r3, [pc, #528]	; (8003c70 <HAL_DSI_ConfigVideoMode+0x2a0>)
 8003a60:	400b      	ands	r3, r1
 8003a62:	6413      	str	r3, [r2, #64]	; 0x40
  hdsi->Instance->VCCR |= VidCfg->NumberOfChunks;
 8003a64:	687b      	ldr	r3, [r7, #4]
 8003a66:	681b      	ldr	r3, [r3, #0]
 8003a68:	6c19      	ldr	r1, [r3, #64]	; 0x40
 8003a6a:	683b      	ldr	r3, [r7, #0]
 8003a6c:	695a      	ldr	r2, [r3, #20]
 8003a6e:	687b      	ldr	r3, [r7, #4]
 8003a70:	681b      	ldr	r3, [r3, #0]
 8003a72:	430a      	orrs	r2, r1
 8003a74:	641a      	str	r2, [r3, #64]	; 0x40

  /* Set the size of the null packet */
  hdsi->Instance->VNPCR &= ~DSI_VNPCR_NPSIZE;
 8003a76:	687b      	ldr	r3, [r7, #4]
 8003a78:	681b      	ldr	r3, [r3, #0]
 8003a7a:	6c59      	ldr	r1, [r3, #68]	; 0x44
 8003a7c:	687b      	ldr	r3, [r7, #4]
 8003a7e:	681a      	ldr	r2, [r3, #0]
 8003a80:	4b7b      	ldr	r3, [pc, #492]	; (8003c70 <HAL_DSI_ConfigVideoMode+0x2a0>)
 8003a82:	400b      	ands	r3, r1
 8003a84:	6453      	str	r3, [r2, #68]	; 0x44
  hdsi->Instance->VNPCR |= VidCfg->NullPacketSize;
 8003a86:	687b      	ldr	r3, [r7, #4]
 8003a88:	681b      	ldr	r3, [r3, #0]
 8003a8a:	6c59      	ldr	r1, [r3, #68]	; 0x44
 8003a8c:	683b      	ldr	r3, [r7, #0]
 8003a8e:	699a      	ldr	r2, [r3, #24]
 8003a90:	687b      	ldr	r3, [r7, #4]
 8003a92:	681b      	ldr	r3, [r3, #0]
 8003a94:	430a      	orrs	r2, r1
 8003a96:	645a      	str	r2, [r3, #68]	; 0x44

  /* Select the virtual channel for the LTDC interface traffic */
  hdsi->Instance->LVCIDR &= ~DSI_LVCIDR_VCID;
 8003a98:	687b      	ldr	r3, [r7, #4]
 8003a9a:	681b      	ldr	r3, [r3, #0]
 8003a9c:	68da      	ldr	r2, [r3, #12]
 8003a9e:	687b      	ldr	r3, [r7, #4]
 8003aa0:	681b      	ldr	r3, [r3, #0]
 8003aa2:	f022 0203 	bic.w	r2, r2, #3
 8003aa6:	60da      	str	r2, [r3, #12]
  hdsi->Instance->LVCIDR |= VidCfg->VirtualChannelID;
 8003aa8:	687b      	ldr	r3, [r7, #4]
 8003aaa:	681b      	ldr	r3, [r3, #0]
 8003aac:	68d9      	ldr	r1, [r3, #12]
 8003aae:	683b      	ldr	r3, [r7, #0]
 8003ab0:	681a      	ldr	r2, [r3, #0]
 8003ab2:	687b      	ldr	r3, [r7, #4]
 8003ab4:	681b      	ldr	r3, [r3, #0]
 8003ab6:	430a      	orrs	r2, r1
 8003ab8:	60da      	str	r2, [r3, #12]

  /* Configure the polarity of control signals */
  hdsi->Instance->LPCR &= ~(DSI_LPCR_DEP | DSI_LPCR_VSP | DSI_LPCR_HSP);
 8003aba:	687b      	ldr	r3, [r7, #4]
 8003abc:	681b      	ldr	r3, [r3, #0]
 8003abe:	695a      	ldr	r2, [r3, #20]
 8003ac0:	687b      	ldr	r3, [r7, #4]
 8003ac2:	681b      	ldr	r3, [r3, #0]
 8003ac4:	f022 0207 	bic.w	r2, r2, #7
 8003ac8:	615a      	str	r2, [r3, #20]
  hdsi->Instance->LPCR |= (VidCfg->DEPolarity | VidCfg->VSPolarity | VidCfg->HSPolarity);
 8003aca:	687b      	ldr	r3, [r7, #4]
 8003acc:	681b      	ldr	r3, [r3, #0]
 8003ace:	6959      	ldr	r1, [r3, #20]
 8003ad0:	683b      	ldr	r3, [r7, #0]
 8003ad2:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8003ad4:	683b      	ldr	r3, [r7, #0]
 8003ad6:	6a1b      	ldr	r3, [r3, #32]
 8003ad8:	431a      	orrs	r2, r3
 8003ada:	683b      	ldr	r3, [r7, #0]
 8003adc:	69db      	ldr	r3, [r3, #28]
 8003ade:	431a      	orrs	r2, r3
 8003ae0:	687b      	ldr	r3, [r7, #4]
 8003ae2:	681b      	ldr	r3, [r3, #0]
 8003ae4:	430a      	orrs	r2, r1
 8003ae6:	615a      	str	r2, [r3, #20]

  /* Select the color coding for the host */
  hdsi->Instance->LCOLCR &= ~DSI_LCOLCR_COLC;
 8003ae8:	687b      	ldr	r3, [r7, #4]
 8003aea:	681b      	ldr	r3, [r3, #0]
 8003aec:	691a      	ldr	r2, [r3, #16]
 8003aee:	687b      	ldr	r3, [r7, #4]
 8003af0:	681b      	ldr	r3, [r3, #0]
 8003af2:	f022 020f 	bic.w	r2, r2, #15
 8003af6:	611a      	str	r2, [r3, #16]
  hdsi->Instance->LCOLCR |= VidCfg->ColorCoding;
 8003af8:	687b      	ldr	r3, [r7, #4]
 8003afa:	681b      	ldr	r3, [r3, #0]
 8003afc:	6919      	ldr	r1, [r3, #16]
 8003afe:	683b      	ldr	r3, [r7, #0]
 8003b00:	685a      	ldr	r2, [r3, #4]
 8003b02:	687b      	ldr	r3, [r7, #4]
 8003b04:	681b      	ldr	r3, [r3, #0]
 8003b06:	430a      	orrs	r2, r1
 8003b08:	611a      	str	r2, [r3, #16]

  /* Select the color coding for the wrapper */
  hdsi->Instance->WCFGR &= ~DSI_WCFGR_COLMUX;
 8003b0a:	687b      	ldr	r3, [r7, #4]
 8003b0c:	681b      	ldr	r3, [r3, #0]
 8003b0e:	f8d3 2400 	ldr.w	r2, [r3, #1024]	; 0x400
 8003b12:	687b      	ldr	r3, [r7, #4]
 8003b14:	681b      	ldr	r3, [r3, #0]
 8003b16:	f022 020e 	bic.w	r2, r2, #14
 8003b1a:	f8c3 2400 	str.w	r2, [r3, #1024]	; 0x400
  hdsi->Instance->WCFGR |= ((VidCfg->ColorCoding) << 1U);
 8003b1e:	687b      	ldr	r3, [r7, #4]
 8003b20:	681b      	ldr	r3, [r3, #0]
 8003b22:	f8d3 1400 	ldr.w	r1, [r3, #1024]	; 0x400
 8003b26:	683b      	ldr	r3, [r7, #0]
 8003b28:	685b      	ldr	r3, [r3, #4]
 8003b2a:	005a      	lsls	r2, r3, #1
 8003b2c:	687b      	ldr	r3, [r7, #4]
 8003b2e:	681b      	ldr	r3, [r3, #0]
 8003b30:	430a      	orrs	r2, r1
 8003b32:	f8c3 2400 	str.w	r2, [r3, #1024]	; 0x400

  /* Enable/disable the loosely packed variant to 18-bit configuration */
  if (VidCfg->ColorCoding == DSI_RGB666)
 8003b36:	683b      	ldr	r3, [r7, #0]
 8003b38:	685b      	ldr	r3, [r3, #4]
 8003b3a:	2b03      	cmp	r3, #3
 8003b3c:	d110      	bne.n	8003b60 <HAL_DSI_ConfigVideoMode+0x190>
  {
    hdsi->Instance->LCOLCR &= ~DSI_LCOLCR_LPE;
 8003b3e:	687b      	ldr	r3, [r7, #4]
 8003b40:	681b      	ldr	r3, [r3, #0]
 8003b42:	691a      	ldr	r2, [r3, #16]
 8003b44:	687b      	ldr	r3, [r7, #4]
 8003b46:	681b      	ldr	r3, [r3, #0]
 8003b48:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8003b4c:	611a      	str	r2, [r3, #16]
    hdsi->Instance->LCOLCR |= VidCfg->LooselyPacked;
 8003b4e:	687b      	ldr	r3, [r7, #4]
 8003b50:	681b      	ldr	r3, [r3, #0]
 8003b52:	6919      	ldr	r1, [r3, #16]
 8003b54:	683b      	ldr	r3, [r7, #0]
 8003b56:	689a      	ldr	r2, [r3, #8]
 8003b58:	687b      	ldr	r3, [r7, #4]
 8003b5a:	681b      	ldr	r3, [r3, #0]
 8003b5c:	430a      	orrs	r2, r1
 8003b5e:	611a      	str	r2, [r3, #16]
  }

  /* Set the Horizontal Synchronization Active (HSA) in lane byte clock cycles */
  hdsi->Instance->VHSACR &= ~DSI_VHSACR_HSA;
 8003b60:	687b      	ldr	r3, [r7, #4]
 8003b62:	681b      	ldr	r3, [r3, #0]
 8003b64:	6c99      	ldr	r1, [r3, #72]	; 0x48
 8003b66:	687b      	ldr	r3, [r7, #4]
 8003b68:	681a      	ldr	r2, [r3, #0]
 8003b6a:	4b42      	ldr	r3, [pc, #264]	; (8003c74 <HAL_DSI_ConfigVideoMode+0x2a4>)
 8003b6c:	400b      	ands	r3, r1
 8003b6e:	6493      	str	r3, [r2, #72]	; 0x48
  hdsi->Instance->VHSACR |= VidCfg->HorizontalSyncActive;
 8003b70:	687b      	ldr	r3, [r7, #4]
 8003b72:	681b      	ldr	r3, [r3, #0]
 8003b74:	6c99      	ldr	r1, [r3, #72]	; 0x48
 8003b76:	683b      	ldr	r3, [r7, #0]
 8003b78:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8003b7a:	687b      	ldr	r3, [r7, #4]
 8003b7c:	681b      	ldr	r3, [r3, #0]
 8003b7e:	430a      	orrs	r2, r1
 8003b80:	649a      	str	r2, [r3, #72]	; 0x48

  /* Set the Horizontal Back Porch (HBP) in lane byte clock cycles */
  hdsi->Instance->VHBPCR &= ~DSI_VHBPCR_HBP;
 8003b82:	687b      	ldr	r3, [r7, #4]
 8003b84:	681b      	ldr	r3, [r3, #0]
 8003b86:	6cd9      	ldr	r1, [r3, #76]	; 0x4c
 8003b88:	687b      	ldr	r3, [r7, #4]
 8003b8a:	681a      	ldr	r2, [r3, #0]
 8003b8c:	4b39      	ldr	r3, [pc, #228]	; (8003c74 <HAL_DSI_ConfigVideoMode+0x2a4>)
 8003b8e:	400b      	ands	r3, r1
 8003b90:	64d3      	str	r3, [r2, #76]	; 0x4c
  hdsi->Instance->VHBPCR |= VidCfg->HorizontalBackPorch;
 8003b92:	687b      	ldr	r3, [r7, #4]
 8003b94:	681b      	ldr	r3, [r3, #0]
 8003b96:	6cd9      	ldr	r1, [r3, #76]	; 0x4c
 8003b98:	683b      	ldr	r3, [r7, #0]
 8003b9a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003b9c:	687b      	ldr	r3, [r7, #4]
 8003b9e:	681b      	ldr	r3, [r3, #0]
 8003ba0:	430a      	orrs	r2, r1
 8003ba2:	64da      	str	r2, [r3, #76]	; 0x4c

  /* Set the total line time (HLINE=HSA+HBP+HACT+HFP) in lane byte clock cycles */
  hdsi->Instance->VLCR &= ~DSI_VLCR_HLINE;
 8003ba4:	687b      	ldr	r3, [r7, #4]
 8003ba6:	681b      	ldr	r3, [r3, #0]
 8003ba8:	6d19      	ldr	r1, [r3, #80]	; 0x50
 8003baa:	687b      	ldr	r3, [r7, #4]
 8003bac:	681a      	ldr	r2, [r3, #0]
 8003bae:	4b32      	ldr	r3, [pc, #200]	; (8003c78 <HAL_DSI_ConfigVideoMode+0x2a8>)
 8003bb0:	400b      	ands	r3, r1
 8003bb2:	6513      	str	r3, [r2, #80]	; 0x50
  hdsi->Instance->VLCR |= VidCfg->HorizontalLine;
 8003bb4:	687b      	ldr	r3, [r7, #4]
 8003bb6:	681b      	ldr	r3, [r3, #0]
 8003bb8:	6d19      	ldr	r1, [r3, #80]	; 0x50
 8003bba:	683b      	ldr	r3, [r7, #0]
 8003bbc:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8003bbe:	687b      	ldr	r3, [r7, #4]
 8003bc0:	681b      	ldr	r3, [r3, #0]
 8003bc2:	430a      	orrs	r2, r1
 8003bc4:	651a      	str	r2, [r3, #80]	; 0x50

  /* Set the Vertical Synchronization Active (VSA) */
  hdsi->Instance->VVSACR &= ~DSI_VVSACR_VSA;
 8003bc6:	687b      	ldr	r3, [r7, #4]
 8003bc8:	681b      	ldr	r3, [r3, #0]
 8003bca:	6d59      	ldr	r1, [r3, #84]	; 0x54
 8003bcc:	687b      	ldr	r3, [r7, #4]
 8003bce:	681a      	ldr	r2, [r3, #0]
 8003bd0:	4b2a      	ldr	r3, [pc, #168]	; (8003c7c <HAL_DSI_ConfigVideoMode+0x2ac>)
 8003bd2:	400b      	ands	r3, r1
 8003bd4:	6553      	str	r3, [r2, #84]	; 0x54
  hdsi->Instance->VVSACR |= VidCfg->VerticalSyncActive;
 8003bd6:	687b      	ldr	r3, [r7, #4]
 8003bd8:	681b      	ldr	r3, [r3, #0]
 8003bda:	6d59      	ldr	r1, [r3, #84]	; 0x54
 8003bdc:	683b      	ldr	r3, [r7, #0]
 8003bde:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8003be0:	687b      	ldr	r3, [r7, #4]
 8003be2:	681b      	ldr	r3, [r3, #0]
 8003be4:	430a      	orrs	r2, r1
 8003be6:	655a      	str	r2, [r3, #84]	; 0x54

  /* Set the Vertical Back Porch (VBP)*/
  hdsi->Instance->VVBPCR &= ~DSI_VVBPCR_VBP;
 8003be8:	687b      	ldr	r3, [r7, #4]
 8003bea:	681b      	ldr	r3, [r3, #0]
 8003bec:	6d99      	ldr	r1, [r3, #88]	; 0x58
 8003bee:	687b      	ldr	r3, [r7, #4]
 8003bf0:	681a      	ldr	r2, [r3, #0]
 8003bf2:	4b22      	ldr	r3, [pc, #136]	; (8003c7c <HAL_DSI_ConfigVideoMode+0x2ac>)
 8003bf4:	400b      	ands	r3, r1
 8003bf6:	6593      	str	r3, [r2, #88]	; 0x58
  hdsi->Instance->VVBPCR |= VidCfg->VerticalBackPorch;
 8003bf8:	687b      	ldr	r3, [r7, #4]
 8003bfa:	681b      	ldr	r3, [r3, #0]
 8003bfc:	6d99      	ldr	r1, [r3, #88]	; 0x58
 8003bfe:	683b      	ldr	r3, [r7, #0]
 8003c00:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8003c02:	687b      	ldr	r3, [r7, #4]
 8003c04:	681b      	ldr	r3, [r3, #0]
 8003c06:	430a      	orrs	r2, r1
 8003c08:	659a      	str	r2, [r3, #88]	; 0x58

  /* Set the Vertical Front Porch (VFP)*/
  hdsi->Instance->VVFPCR &= ~DSI_VVFPCR_VFP;
 8003c0a:	687b      	ldr	r3, [r7, #4]
 8003c0c:	681b      	ldr	r3, [r3, #0]
 8003c0e:	6dd9      	ldr	r1, [r3, #92]	; 0x5c
 8003c10:	687b      	ldr	r3, [r7, #4]
 8003c12:	681a      	ldr	r2, [r3, #0]
 8003c14:	4b19      	ldr	r3, [pc, #100]	; (8003c7c <HAL_DSI_ConfigVideoMode+0x2ac>)
 8003c16:	400b      	ands	r3, r1
 8003c18:	65d3      	str	r3, [r2, #92]	; 0x5c
  hdsi->Instance->VVFPCR |= VidCfg->VerticalFrontPorch;
 8003c1a:	687b      	ldr	r3, [r7, #4]
 8003c1c:	681b      	ldr	r3, [r3, #0]
 8003c1e:	6dd9      	ldr	r1, [r3, #92]	; 0x5c
 8003c20:	683b      	ldr	r3, [r7, #0]
 8003c22:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8003c24:	687b      	ldr	r3, [r7, #4]
 8003c26:	681b      	ldr	r3, [r3, #0]
 8003c28:	430a      	orrs	r2, r1
 8003c2a:	65da      	str	r2, [r3, #92]	; 0x5c

  /* Set the Vertical Active period*/
  hdsi->Instance->VVACR &= ~DSI_VVACR_VA;
 8003c2c:	687b      	ldr	r3, [r7, #4]
 8003c2e:	681b      	ldr	r3, [r3, #0]
 8003c30:	6e19      	ldr	r1, [r3, #96]	; 0x60
 8003c32:	687b      	ldr	r3, [r7, #4]
 8003c34:	681a      	ldr	r2, [r3, #0]
 8003c36:	4b0d      	ldr	r3, [pc, #52]	; (8003c6c <HAL_DSI_ConfigVideoMode+0x29c>)
 8003c38:	400b      	ands	r3, r1
 8003c3a:	6613      	str	r3, [r2, #96]	; 0x60
  hdsi->Instance->VVACR |= VidCfg->VerticalActive;
 8003c3c:	687b      	ldr	r3, [r7, #4]
 8003c3e:	681b      	ldr	r3, [r3, #0]
 8003c40:	6e19      	ldr	r1, [r3, #96]	; 0x60
 8003c42:	683b      	ldr	r3, [r7, #0]
 8003c44:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8003c46:	687b      	ldr	r3, [r7, #4]
 8003c48:	681b      	ldr	r3, [r3, #0]
 8003c4a:	430a      	orrs	r2, r1
 8003c4c:	661a      	str	r2, [r3, #96]	; 0x60

  /* Configure the command transmission mode */
  hdsi->Instance->VMCR &= ~DSI_VMCR_LPCE;
 8003c4e:	687b      	ldr	r3, [r7, #4]
 8003c50:	681b      	ldr	r3, [r3, #0]
 8003c52:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8003c54:	687b      	ldr	r3, [r7, #4]
 8003c56:	681b      	ldr	r3, [r3, #0]
 8003c58:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8003c5c:	639a      	str	r2, [r3, #56]	; 0x38
  hdsi->Instance->VMCR |= VidCfg->LPCommandEnable;
 8003c5e:	687b      	ldr	r3, [r7, #4]
 8003c60:	681b      	ldr	r3, [r3, #0]
 8003c62:	6b99      	ldr	r1, [r3, #56]	; 0x38
 8003c64:	683b      	ldr	r3, [r7, #0]
 8003c66:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8003c68:	e00a      	b.n	8003c80 <HAL_DSI_ConfigVideoMode+0x2b0>
 8003c6a:	bf00      	nop
 8003c6c:	ffffc000 	.word	0xffffc000
 8003c70:	ffffe000 	.word	0xffffe000
 8003c74:	fffff000 	.word	0xfffff000
 8003c78:	ffff8000 	.word	0xffff8000
 8003c7c:	fffffc00 	.word	0xfffffc00
 8003c80:	687b      	ldr	r3, [r7, #4]
 8003c82:	681b      	ldr	r3, [r3, #0]
 8003c84:	430a      	orrs	r2, r1
 8003c86:	639a      	str	r2, [r3, #56]	; 0x38

  /* Low power largest packet size */
  hdsi->Instance->LPMCR &= ~DSI_LPMCR_LPSIZE;
 8003c88:	687b      	ldr	r3, [r7, #4]
 8003c8a:	681b      	ldr	r3, [r3, #0]
 8003c8c:	699a      	ldr	r2, [r3, #24]
 8003c8e:	687b      	ldr	r3, [r7, #4]
 8003c90:	681b      	ldr	r3, [r3, #0]
 8003c92:	f422 027f 	bic.w	r2, r2, #16711680	; 0xff0000
 8003c96:	619a      	str	r2, [r3, #24]
  hdsi->Instance->LPMCR |= ((VidCfg->LPLargestPacketSize) << 16U);
 8003c98:	687b      	ldr	r3, [r7, #4]
 8003c9a:	681b      	ldr	r3, [r3, #0]
 8003c9c:	6999      	ldr	r1, [r3, #24]
 8003c9e:	683b      	ldr	r3, [r7, #0]
 8003ca0:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003ca2:	041a      	lsls	r2, r3, #16
 8003ca4:	687b      	ldr	r3, [r7, #4]
 8003ca6:	681b      	ldr	r3, [r3, #0]
 8003ca8:	430a      	orrs	r2, r1
 8003caa:	619a      	str	r2, [r3, #24]

  /* Low power VACT largest packet size */
  hdsi->Instance->LPMCR &= ~DSI_LPMCR_VLPSIZE;
 8003cac:	687b      	ldr	r3, [r7, #4]
 8003cae:	681b      	ldr	r3, [r3, #0]
 8003cb0:	699a      	ldr	r2, [r3, #24]
 8003cb2:	687b      	ldr	r3, [r7, #4]
 8003cb4:	681b      	ldr	r3, [r3, #0]
 8003cb6:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 8003cba:	619a      	str	r2, [r3, #24]
  hdsi->Instance->LPMCR |= VidCfg->LPVACTLargestPacketSize;
 8003cbc:	687b      	ldr	r3, [r7, #4]
 8003cbe:	681b      	ldr	r3, [r3, #0]
 8003cc0:	6999      	ldr	r1, [r3, #24]
 8003cc2:	683b      	ldr	r3, [r7, #0]
 8003cc4:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8003cc6:	687b      	ldr	r3, [r7, #4]
 8003cc8:	681b      	ldr	r3, [r3, #0]
 8003cca:	430a      	orrs	r2, r1
 8003ccc:	619a      	str	r2, [r3, #24]

  /* Enable LP transition in HFP period */
  hdsi->Instance->VMCR &= ~DSI_VMCR_LPHFPE;
 8003cce:	687b      	ldr	r3, [r7, #4]
 8003cd0:	681b      	ldr	r3, [r3, #0]
 8003cd2:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8003cd4:	687b      	ldr	r3, [r7, #4]
 8003cd6:	681b      	ldr	r3, [r3, #0]
 8003cd8:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8003cdc:	639a      	str	r2, [r3, #56]	; 0x38
  hdsi->Instance->VMCR |= VidCfg->LPHorizontalFrontPorchEnable;
 8003cde:	687b      	ldr	r3, [r7, #4]
 8003ce0:	681b      	ldr	r3, [r3, #0]
 8003ce2:	6b99      	ldr	r1, [r3, #56]	; 0x38
 8003ce4:	683b      	ldr	r3, [r7, #0]
 8003ce6:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8003ce8:	687b      	ldr	r3, [r7, #4]
 8003cea:	681b      	ldr	r3, [r3, #0]
 8003cec:	430a      	orrs	r2, r1
 8003cee:	639a      	str	r2, [r3, #56]	; 0x38

  /* Enable LP transition in HBP period */
  hdsi->Instance->VMCR &= ~DSI_VMCR_LPHBPE;
 8003cf0:	687b      	ldr	r3, [r7, #4]
 8003cf2:	681b      	ldr	r3, [r3, #0]
 8003cf4:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8003cf6:	687b      	ldr	r3, [r7, #4]
 8003cf8:	681b      	ldr	r3, [r3, #0]
 8003cfa:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 8003cfe:	639a      	str	r2, [r3, #56]	; 0x38
  hdsi->Instance->VMCR |= VidCfg->LPHorizontalBackPorchEnable;
 8003d00:	687b      	ldr	r3, [r7, #4]
 8003d02:	681b      	ldr	r3, [r3, #0]
 8003d04:	6b99      	ldr	r1, [r3, #56]	; 0x38
 8003d06:	683b      	ldr	r3, [r7, #0]
 8003d08:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8003d0a:	687b      	ldr	r3, [r7, #4]
 8003d0c:	681b      	ldr	r3, [r3, #0]
 8003d0e:	430a      	orrs	r2, r1
 8003d10:	639a      	str	r2, [r3, #56]	; 0x38

  /* Enable LP transition in VACT period */
  hdsi->Instance->VMCR &= ~DSI_VMCR_LPVAE;
 8003d12:	687b      	ldr	r3, [r7, #4]
 8003d14:	681b      	ldr	r3, [r3, #0]
 8003d16:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8003d18:	687b      	ldr	r3, [r7, #4]
 8003d1a:	681b      	ldr	r3, [r3, #0]
 8003d1c:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8003d20:	639a      	str	r2, [r3, #56]	; 0x38
  hdsi->Instance->VMCR |= VidCfg->LPVerticalActiveEnable;
 8003d22:	687b      	ldr	r3, [r7, #4]
 8003d24:	681b      	ldr	r3, [r3, #0]
 8003d26:	6b99      	ldr	r1, [r3, #56]	; 0x38
 8003d28:	683b      	ldr	r3, [r7, #0]
 8003d2a:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 8003d2c:	687b      	ldr	r3, [r7, #4]
 8003d2e:	681b      	ldr	r3, [r3, #0]
 8003d30:	430a      	orrs	r2, r1
 8003d32:	639a      	str	r2, [r3, #56]	; 0x38

  /* Enable LP transition in VFP period */
  hdsi->Instance->VMCR &= ~DSI_VMCR_LPVFPE;
 8003d34:	687b      	ldr	r3, [r7, #4]
 8003d36:	681b      	ldr	r3, [r3, #0]
 8003d38:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8003d3a:	687b      	ldr	r3, [r7, #4]
 8003d3c:	681b      	ldr	r3, [r3, #0]
 8003d3e:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8003d42:	639a      	str	r2, [r3, #56]	; 0x38
  hdsi->Instance->VMCR |= VidCfg->LPVerticalFrontPorchEnable;
 8003d44:	687b      	ldr	r3, [r7, #4]
 8003d46:	681b      	ldr	r3, [r3, #0]
 8003d48:	6b99      	ldr	r1, [r3, #56]	; 0x38
 8003d4a:	683b      	ldr	r3, [r7, #0]
 8003d4c:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8003d4e:	687b      	ldr	r3, [r7, #4]
 8003d50:	681b      	ldr	r3, [r3, #0]
 8003d52:	430a      	orrs	r2, r1
 8003d54:	639a      	str	r2, [r3, #56]	; 0x38

  /* Enable LP transition in VBP period */
  hdsi->Instance->VMCR &= ~DSI_VMCR_LPVBPE;
 8003d56:	687b      	ldr	r3, [r7, #4]
 8003d58:	681b      	ldr	r3, [r3, #0]
 8003d5a:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8003d5c:	687b      	ldr	r3, [r7, #4]
 8003d5e:	681b      	ldr	r3, [r3, #0]
 8003d60:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 8003d64:	639a      	str	r2, [r3, #56]	; 0x38
  hdsi->Instance->VMCR |= VidCfg->LPVerticalBackPorchEnable;
 8003d66:	687b      	ldr	r3, [r7, #4]
 8003d68:	681b      	ldr	r3, [r3, #0]
 8003d6a:	6b99      	ldr	r1, [r3, #56]	; 0x38
 8003d6c:	683b      	ldr	r3, [r7, #0]
 8003d6e:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 8003d70:	687b      	ldr	r3, [r7, #4]
 8003d72:	681b      	ldr	r3, [r3, #0]
 8003d74:	430a      	orrs	r2, r1
 8003d76:	639a      	str	r2, [r3, #56]	; 0x38

  /* Enable LP transition in vertical sync period */
  hdsi->Instance->VMCR &= ~DSI_VMCR_LPVSAE;
 8003d78:	687b      	ldr	r3, [r7, #4]
 8003d7a:	681b      	ldr	r3, [r3, #0]
 8003d7c:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8003d7e:	687b      	ldr	r3, [r7, #4]
 8003d80:	681b      	ldr	r3, [r3, #0]
 8003d82:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8003d86:	639a      	str	r2, [r3, #56]	; 0x38
  hdsi->Instance->VMCR |= VidCfg->LPVerticalSyncActiveEnable;
 8003d88:	687b      	ldr	r3, [r7, #4]
 8003d8a:	681b      	ldr	r3, [r3, #0]
 8003d8c:	6b99      	ldr	r1, [r3, #56]	; 0x38
 8003d8e:	683b      	ldr	r3, [r7, #0]
 8003d90:	6e5a      	ldr	r2, [r3, #100]	; 0x64
 8003d92:	687b      	ldr	r3, [r7, #4]
 8003d94:	681b      	ldr	r3, [r3, #0]
 8003d96:	430a      	orrs	r2, r1
 8003d98:	639a      	str	r2, [r3, #56]	; 0x38

  /* Enable the request for an acknowledge response at the end of a frame */
  hdsi->Instance->VMCR &= ~DSI_VMCR_FBTAAE;
 8003d9a:	687b      	ldr	r3, [r7, #4]
 8003d9c:	681b      	ldr	r3, [r3, #0]
 8003d9e:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8003da0:	687b      	ldr	r3, [r7, #4]
 8003da2:	681b      	ldr	r3, [r3, #0]
 8003da4:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 8003da8:	639a      	str	r2, [r3, #56]	; 0x38
  hdsi->Instance->VMCR |= VidCfg->FrameBTAAcknowledgeEnable;
 8003daa:	687b      	ldr	r3, [r7, #4]
 8003dac:	681b      	ldr	r3, [r3, #0]
 8003dae:	6b99      	ldr	r1, [r3, #56]	; 0x38
 8003db0:	683b      	ldr	r3, [r7, #0]
 8003db2:	6e9a      	ldr	r2, [r3, #104]	; 0x68
 8003db4:	687b      	ldr	r3, [r7, #4]
 8003db6:	681b      	ldr	r3, [r3, #0]
 8003db8:	430a      	orrs	r2, r1
 8003dba:	639a      	str	r2, [r3, #56]	; 0x38

  /* Process unlocked */
  __HAL_UNLOCK(hdsi);
 8003dbc:	687b      	ldr	r3, [r7, #4]
 8003dbe:	2200      	movs	r2, #0
 8003dc0:	741a      	strb	r2, [r3, #16]

  return HAL_OK;
 8003dc2:	2300      	movs	r3, #0
}
 8003dc4:	4618      	mov	r0, r3
 8003dc6:	370c      	adds	r7, #12
 8003dc8:	46bd      	mov	sp, r7
 8003dca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003dce:	4770      	bx	lr

08003dd0 <HAL_DSI_Start>:
  * @param  hdsi  pointer to a DSI_HandleTypeDef structure that contains
  *               the configuration information for the DSI.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DSI_Start(DSI_HandleTypeDef *hdsi)
{
 8003dd0:	b480      	push	{r7}
 8003dd2:	b085      	sub	sp, #20
 8003dd4:	af00      	add	r7, sp, #0
 8003dd6:	6078      	str	r0, [r7, #4]
  /* Process locked */
  __HAL_LOCK(hdsi);
 8003dd8:	687b      	ldr	r3, [r7, #4]
 8003dda:	7c1b      	ldrb	r3, [r3, #16]
 8003ddc:	2b01      	cmp	r3, #1
 8003dde:	d101      	bne.n	8003de4 <HAL_DSI_Start+0x14>
 8003de0:	2302      	movs	r3, #2
 8003de2:	e02b      	b.n	8003e3c <HAL_DSI_Start+0x6c>
 8003de4:	687b      	ldr	r3, [r7, #4]
 8003de6:	2201      	movs	r2, #1
 8003de8:	741a      	strb	r2, [r3, #16]

  /* Enable the DSI host */
  __HAL_DSI_ENABLE(hdsi);
 8003dea:	2300      	movs	r3, #0
 8003dec:	60fb      	str	r3, [r7, #12]
 8003dee:	687b      	ldr	r3, [r7, #4]
 8003df0:	681b      	ldr	r3, [r3, #0]
 8003df2:	685a      	ldr	r2, [r3, #4]
 8003df4:	687b      	ldr	r3, [r7, #4]
 8003df6:	681b      	ldr	r3, [r3, #0]
 8003df8:	f042 0201 	orr.w	r2, r2, #1
 8003dfc:	605a      	str	r2, [r3, #4]
 8003dfe:	687b      	ldr	r3, [r7, #4]
 8003e00:	681b      	ldr	r3, [r3, #0]
 8003e02:	685b      	ldr	r3, [r3, #4]
 8003e04:	f003 0301 	and.w	r3, r3, #1
 8003e08:	60fb      	str	r3, [r7, #12]
 8003e0a:	68fb      	ldr	r3, [r7, #12]

  /* Enable the DSI wrapper */
  __HAL_DSI_WRAPPER_ENABLE(hdsi);
 8003e0c:	2300      	movs	r3, #0
 8003e0e:	60bb      	str	r3, [r7, #8]
 8003e10:	687b      	ldr	r3, [r7, #4]
 8003e12:	681b      	ldr	r3, [r3, #0]
 8003e14:	f8d3 2404 	ldr.w	r2, [r3, #1028]	; 0x404
 8003e18:	687b      	ldr	r3, [r7, #4]
 8003e1a:	681b      	ldr	r3, [r3, #0]
 8003e1c:	f042 0208 	orr.w	r2, r2, #8
 8003e20:	f8c3 2404 	str.w	r2, [r3, #1028]	; 0x404
 8003e24:	687b      	ldr	r3, [r7, #4]
 8003e26:	681b      	ldr	r3, [r3, #0]
 8003e28:	f8d3 3404 	ldr.w	r3, [r3, #1028]	; 0x404
 8003e2c:	f003 0308 	and.w	r3, r3, #8
 8003e30:	60bb      	str	r3, [r7, #8]
 8003e32:	68bb      	ldr	r3, [r7, #8]

  /* Process unlocked */
  __HAL_UNLOCK(hdsi);
 8003e34:	687b      	ldr	r3, [r7, #4]
 8003e36:	2200      	movs	r2, #0
 8003e38:	741a      	strb	r2, [r3, #16]

  return HAL_OK;
 8003e3a:	2300      	movs	r3, #0
}
 8003e3c:	4618      	mov	r0, r3
 8003e3e:	3714      	adds	r7, #20
 8003e40:	46bd      	mov	sp, r7
 8003e42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e46:	4770      	bx	lr

08003e48 <HAL_DSI_ShortWrite>:
HAL_StatusTypeDef HAL_DSI_ShortWrite(DSI_HandleTypeDef *hdsi,
                                     uint32_t ChannelID,
                                     uint32_t Mode,
                                     uint32_t Param1,
                                     uint32_t Param2)
{
 8003e48:	b580      	push	{r7, lr}
 8003e4a:	b088      	sub	sp, #32
 8003e4c:	af02      	add	r7, sp, #8
 8003e4e:	60f8      	str	r0, [r7, #12]
 8003e50:	60b9      	str	r1, [r7, #8]
 8003e52:	607a      	str	r2, [r7, #4]
 8003e54:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status;
  /* Check the parameters */
  assert_param(IS_DSI_SHORT_WRITE_PACKET_TYPE(Mode));

  /* Process locked */
  __HAL_LOCK(hdsi);
 8003e56:	68fb      	ldr	r3, [r7, #12]
 8003e58:	7c1b      	ldrb	r3, [r3, #16]
 8003e5a:	2b01      	cmp	r3, #1
 8003e5c:	d101      	bne.n	8003e62 <HAL_DSI_ShortWrite+0x1a>
 8003e5e:	2302      	movs	r3, #2
 8003e60:	e010      	b.n	8003e84 <HAL_DSI_ShortWrite+0x3c>
 8003e62:	68fb      	ldr	r3, [r7, #12]
 8003e64:	2201      	movs	r2, #1
 8003e66:	741a      	strb	r2, [r3, #16]

  status = DSI_ShortWrite(hdsi, ChannelID, Mode, Param1, Param2);
 8003e68:	6a3b      	ldr	r3, [r7, #32]
 8003e6a:	9300      	str	r3, [sp, #0]
 8003e6c:	683b      	ldr	r3, [r7, #0]
 8003e6e:	687a      	ldr	r2, [r7, #4]
 8003e70:	68b9      	ldr	r1, [r7, #8]
 8003e72:	68f8      	ldr	r0, [r7, #12]
 8003e74:	f7ff fbdb 	bl	800362e <DSI_ShortWrite>
 8003e78:	4603      	mov	r3, r0
 8003e7a:	75fb      	strb	r3, [r7, #23]

  /* Process unlocked */
  __HAL_UNLOCK(hdsi);
 8003e7c:	68fb      	ldr	r3, [r7, #12]
 8003e7e:	2200      	movs	r2, #0
 8003e80:	741a      	strb	r2, [r3, #16]

  return status;
 8003e82:	7dfb      	ldrb	r3, [r7, #23]
}
 8003e84:	4618      	mov	r0, r3
 8003e86:	3718      	adds	r7, #24
 8003e88:	46bd      	mov	sp, r7
 8003e8a:	bd80      	pop	{r7, pc}

08003e8c <HAL_DSI_LongWrite>:
                                    uint32_t ChannelID,
                                    uint32_t Mode,
                                    uint32_t NbParams,
                                    uint32_t Param1,
                                    uint8_t *ParametersTable)
{
 8003e8c:	b580      	push	{r7, lr}
 8003e8e:	b08c      	sub	sp, #48	; 0x30
 8003e90:	af02      	add	r7, sp, #8
 8003e92:	60f8      	str	r0, [r7, #12]
 8003e94:	60b9      	str	r1, [r7, #8]
 8003e96:	607a      	str	r2, [r7, #4]
 8003e98:	603b      	str	r3, [r7, #0]
  uint32_t uicounter;
  uint32_t nbBytes;
  uint32_t count;
  uint32_t tickstart;
  uint32_t fifoword;
  uint8_t *pparams = ParametersTable;
 8003e9a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8003e9c:	61bb      	str	r3, [r7, #24]

  /* Process locked */
  __HAL_LOCK(hdsi);
 8003e9e:	68fb      	ldr	r3, [r7, #12]
 8003ea0:	7c1b      	ldrb	r3, [r3, #16]
 8003ea2:	2b01      	cmp	r3, #1
 8003ea4:	d101      	bne.n	8003eaa <HAL_DSI_LongWrite+0x1e>
 8003ea6:	2302      	movs	r3, #2
 8003ea8:	e083      	b.n	8003fb2 <HAL_DSI_LongWrite+0x126>
 8003eaa:	68fb      	ldr	r3, [r7, #12]
 8003eac:	2201      	movs	r2, #1
 8003eae:	741a      	strb	r2, [r3, #16]

  /* Check the parameters */
  assert_param(IS_DSI_LONG_WRITE_PACKET_TYPE(Mode));

  /* Get tick */
  tickstart = HAL_GetTick();
 8003eb0:	f7fe fd76 	bl	80029a0 <HAL_GetTick>
 8003eb4:	6178      	str	r0, [r7, #20]

  /* Wait for Command FIFO Empty */
  while ((hdsi->Instance->GPSR & DSI_GPSR_CMDFE) == 0U)
 8003eb6:	e00b      	b.n	8003ed0 <HAL_DSI_LongWrite+0x44>
  {
    /* Check for the Timeout */
    if ((HAL_GetTick() - tickstart) > DSI_TIMEOUT_VALUE)
 8003eb8:	f7fe fd72 	bl	80029a0 <HAL_GetTick>
 8003ebc:	4602      	mov	r2, r0
 8003ebe:	697b      	ldr	r3, [r7, #20]
 8003ec0:	1ad3      	subs	r3, r2, r3
 8003ec2:	2b64      	cmp	r3, #100	; 0x64
 8003ec4:	d904      	bls.n	8003ed0 <HAL_DSI_LongWrite+0x44>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hdsi);
 8003ec6:	68fb      	ldr	r3, [r7, #12]
 8003ec8:	2200      	movs	r2, #0
 8003eca:	741a      	strb	r2, [r3, #16]

      return HAL_TIMEOUT;
 8003ecc:	2303      	movs	r3, #3
 8003ece:	e070      	b.n	8003fb2 <HAL_DSI_LongWrite+0x126>
  while ((hdsi->Instance->GPSR & DSI_GPSR_CMDFE) == 0U)
 8003ed0:	68fb      	ldr	r3, [r7, #12]
 8003ed2:	681b      	ldr	r3, [r3, #0]
 8003ed4:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8003ed6:	f003 0301 	and.w	r3, r3, #1
 8003eda:	2b00      	cmp	r3, #0
 8003edc:	d0ec      	beq.n	8003eb8 <HAL_DSI_LongWrite+0x2c>
    }
  }

  /* Set the DCS code on payload byte 1, and the other parameters on the write FIFO command*/
  fifoword = Param1;
 8003ede:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003ee0:	61fb      	str	r3, [r7, #28]
  nbBytes = (NbParams < 3U) ? NbParams : 3U;
 8003ee2:	683b      	ldr	r3, [r7, #0]
 8003ee4:	2b03      	cmp	r3, #3
 8003ee6:	bf28      	it	cs
 8003ee8:	2303      	movcs	r3, #3
 8003eea:	613b      	str	r3, [r7, #16]

  for (count = 0U; count < nbBytes; count++)
 8003eec:	2300      	movs	r3, #0
 8003eee:	623b      	str	r3, [r7, #32]
 8003ef0:	e00f      	b.n	8003f12 <HAL_DSI_LongWrite+0x86>
  {
    fifoword |= (((uint32_t)(*(pparams + count))) << (8U + (8U * count)));
 8003ef2:	69ba      	ldr	r2, [r7, #24]
 8003ef4:	6a3b      	ldr	r3, [r7, #32]
 8003ef6:	4413      	add	r3, r2
 8003ef8:	781b      	ldrb	r3, [r3, #0]
 8003efa:	461a      	mov	r2, r3
 8003efc:	6a3b      	ldr	r3, [r7, #32]
 8003efe:	3301      	adds	r3, #1
 8003f00:	00db      	lsls	r3, r3, #3
 8003f02:	fa02 f303 	lsl.w	r3, r2, r3
 8003f06:	69fa      	ldr	r2, [r7, #28]
 8003f08:	4313      	orrs	r3, r2
 8003f0a:	61fb      	str	r3, [r7, #28]
  for (count = 0U; count < nbBytes; count++)
 8003f0c:	6a3b      	ldr	r3, [r7, #32]
 8003f0e:	3301      	adds	r3, #1
 8003f10:	623b      	str	r3, [r7, #32]
 8003f12:	6a3a      	ldr	r2, [r7, #32]
 8003f14:	693b      	ldr	r3, [r7, #16]
 8003f16:	429a      	cmp	r2, r3
 8003f18:	d3eb      	bcc.n	8003ef2 <HAL_DSI_LongWrite+0x66>
  }
  hdsi->Instance->GPDR = fifoword;
 8003f1a:	68fb      	ldr	r3, [r7, #12]
 8003f1c:	681b      	ldr	r3, [r3, #0]
 8003f1e:	69fa      	ldr	r2, [r7, #28]
 8003f20:	671a      	str	r2, [r3, #112]	; 0x70

  uicounter = NbParams - nbBytes;
 8003f22:	683a      	ldr	r2, [r7, #0]
 8003f24:	693b      	ldr	r3, [r7, #16]
 8003f26:	1ad3      	subs	r3, r2, r3
 8003f28:	627b      	str	r3, [r7, #36]	; 0x24
  pparams += nbBytes;
 8003f2a:	69ba      	ldr	r2, [r7, #24]
 8003f2c:	693b      	ldr	r3, [r7, #16]
 8003f2e:	4413      	add	r3, r2
 8003f30:	61bb      	str	r3, [r7, #24]
  /* Set the Next parameters on the write FIFO command*/
  while (uicounter != 0U)
 8003f32:	e028      	b.n	8003f86 <HAL_DSI_LongWrite+0xfa>
  {
    nbBytes = (uicounter < 4U) ? uicounter : 4U;
 8003f34:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003f36:	2b04      	cmp	r3, #4
 8003f38:	bf28      	it	cs
 8003f3a:	2304      	movcs	r3, #4
 8003f3c:	613b      	str	r3, [r7, #16]
    fifoword = 0U;
 8003f3e:	2300      	movs	r3, #0
 8003f40:	61fb      	str	r3, [r7, #28]
    for (count = 0U; count < nbBytes; count++)
 8003f42:	2300      	movs	r3, #0
 8003f44:	623b      	str	r3, [r7, #32]
 8003f46:	e00e      	b.n	8003f66 <HAL_DSI_LongWrite+0xda>
    {
      fifoword |= (((uint32_t)(*(pparams + count))) << (8U * count));
 8003f48:	69ba      	ldr	r2, [r7, #24]
 8003f4a:	6a3b      	ldr	r3, [r7, #32]
 8003f4c:	4413      	add	r3, r2
 8003f4e:	781b      	ldrb	r3, [r3, #0]
 8003f50:	461a      	mov	r2, r3
 8003f52:	6a3b      	ldr	r3, [r7, #32]
 8003f54:	00db      	lsls	r3, r3, #3
 8003f56:	fa02 f303 	lsl.w	r3, r2, r3
 8003f5a:	69fa      	ldr	r2, [r7, #28]
 8003f5c:	4313      	orrs	r3, r2
 8003f5e:	61fb      	str	r3, [r7, #28]
    for (count = 0U; count < nbBytes; count++)
 8003f60:	6a3b      	ldr	r3, [r7, #32]
 8003f62:	3301      	adds	r3, #1
 8003f64:	623b      	str	r3, [r7, #32]
 8003f66:	6a3a      	ldr	r2, [r7, #32]
 8003f68:	693b      	ldr	r3, [r7, #16]
 8003f6a:	429a      	cmp	r2, r3
 8003f6c:	d3ec      	bcc.n	8003f48 <HAL_DSI_LongWrite+0xbc>
    }
    hdsi->Instance->GPDR = fifoword;
 8003f6e:	68fb      	ldr	r3, [r7, #12]
 8003f70:	681b      	ldr	r3, [r3, #0]
 8003f72:	69fa      	ldr	r2, [r7, #28]
 8003f74:	671a      	str	r2, [r3, #112]	; 0x70

    uicounter -= nbBytes;
 8003f76:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003f78:	693b      	ldr	r3, [r7, #16]
 8003f7a:	1ad3      	subs	r3, r2, r3
 8003f7c:	627b      	str	r3, [r7, #36]	; 0x24
    pparams += nbBytes;
 8003f7e:	69ba      	ldr	r2, [r7, #24]
 8003f80:	693b      	ldr	r3, [r7, #16]
 8003f82:	4413      	add	r3, r2
 8003f84:	61bb      	str	r3, [r7, #24]
  while (uicounter != 0U)
 8003f86:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003f88:	2b00      	cmp	r3, #0
 8003f8a:	d1d3      	bne.n	8003f34 <HAL_DSI_LongWrite+0xa8>
  }

  /* Configure the packet to send a long DCS command */
  DSI_ConfigPacketHeader(hdsi->Instance,
 8003f8c:	68fb      	ldr	r3, [r7, #12]
 8003f8e:	6818      	ldr	r0, [r3, #0]
                         ChannelID,
                         Mode,
                         ((NbParams + 1U) & 0x00FFU),
 8003f90:	683b      	ldr	r3, [r7, #0]
 8003f92:	3301      	adds	r3, #1
  DSI_ConfigPacketHeader(hdsi->Instance,
 8003f94:	b2da      	uxtb	r2, r3
                         (((NbParams + 1U) & 0xFF00U) >> 8U));
 8003f96:	683b      	ldr	r3, [r7, #0]
 8003f98:	3301      	adds	r3, #1
 8003f9a:	0a1b      	lsrs	r3, r3, #8
  DSI_ConfigPacketHeader(hdsi->Instance,
 8003f9c:	b2db      	uxtb	r3, r3
 8003f9e:	9300      	str	r3, [sp, #0]
 8003fa0:	4613      	mov	r3, r2
 8003fa2:	687a      	ldr	r2, [r7, #4]
 8003fa4:	68b9      	ldr	r1, [r7, #8]
 8003fa6:	f7ff fb29 	bl	80035fc <DSI_ConfigPacketHeader>

  /* Process unlocked */
  __HAL_UNLOCK(hdsi);
 8003faa:	68fb      	ldr	r3, [r7, #12]
 8003fac:	2200      	movs	r2, #0
 8003fae:	741a      	strb	r2, [r3, #16]

  return HAL_OK;
 8003fb0:	2300      	movs	r3, #0
}
 8003fb2:	4618      	mov	r0, r3
 8003fb4:	3728      	adds	r7, #40	; 0x28
 8003fb6:	46bd      	mov	sp, r7
 8003fb8:	bd80      	pop	{r7, pc}
	...

08003fbc <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8003fbc:	b480      	push	{r7}
 8003fbe:	b089      	sub	sp, #36	; 0x24
 8003fc0:	af00      	add	r7, sp, #0
 8003fc2:	6078      	str	r0, [r7, #4]
 8003fc4:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00;
 8003fc6:	2300      	movs	r3, #0
 8003fc8:	61fb      	str	r3, [r7, #28]
  uint32_t ioposition = 0x00;
 8003fca:	2300      	movs	r3, #0
 8003fcc:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00;
 8003fce:	2300      	movs	r3, #0
 8003fd0:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00;
 8003fd2:	2300      	movs	r3, #0
 8003fd4:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0; position < GPIO_NUMBER; position++)
 8003fd6:	2300      	movs	r3, #0
 8003fd8:	61fb      	str	r3, [r7, #28]
 8003fda:	e175      	b.n	80042c8 <HAL_GPIO_Init+0x30c>
  {
    /* Get the IO position */
    ioposition = ((uint32_t)0x01) << position;
 8003fdc:	2201      	movs	r2, #1
 8003fde:	69fb      	ldr	r3, [r7, #28]
 8003fe0:	fa02 f303 	lsl.w	r3, r2, r3
 8003fe4:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8003fe6:	683b      	ldr	r3, [r7, #0]
 8003fe8:	681b      	ldr	r3, [r3, #0]
 8003fea:	697a      	ldr	r2, [r7, #20]
 8003fec:	4013      	ands	r3, r2
 8003fee:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8003ff0:	693a      	ldr	r2, [r7, #16]
 8003ff2:	697b      	ldr	r3, [r7, #20]
 8003ff4:	429a      	cmp	r2, r3
 8003ff6:	f040 8164 	bne.w	80042c2 <HAL_GPIO_Init+0x306>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8003ffa:	683b      	ldr	r3, [r7, #0]
 8003ffc:	685b      	ldr	r3, [r3, #4]
 8003ffe:	f003 0303 	and.w	r3, r3, #3
 8004002:	2b01      	cmp	r3, #1
 8004004:	d005      	beq.n	8004012 <HAL_GPIO_Init+0x56>
 8004006:	683b      	ldr	r3, [r7, #0]
 8004008:	685b      	ldr	r3, [r3, #4]
 800400a:	f003 0303 	and.w	r3, r3, #3
 800400e:	2b02      	cmp	r3, #2
 8004010:	d130      	bne.n	8004074 <HAL_GPIO_Init+0xb8>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8004012:	687b      	ldr	r3, [r7, #4]
 8004014:	689b      	ldr	r3, [r3, #8]
 8004016:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2));
 8004018:	69fb      	ldr	r3, [r7, #28]
 800401a:	005b      	lsls	r3, r3, #1
 800401c:	2203      	movs	r2, #3
 800401e:	fa02 f303 	lsl.w	r3, r2, r3
 8004022:	43db      	mvns	r3, r3
 8004024:	69ba      	ldr	r2, [r7, #24]
 8004026:	4013      	ands	r3, r2
 8004028:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2));
 800402a:	683b      	ldr	r3, [r7, #0]
 800402c:	68da      	ldr	r2, [r3, #12]
 800402e:	69fb      	ldr	r3, [r7, #28]
 8004030:	005b      	lsls	r3, r3, #1
 8004032:	fa02 f303 	lsl.w	r3, r2, r3
 8004036:	69ba      	ldr	r2, [r7, #24]
 8004038:	4313      	orrs	r3, r2
 800403a:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 800403c:	687b      	ldr	r3, [r7, #4]
 800403e:	69ba      	ldr	r2, [r7, #24]
 8004040:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8004042:	687b      	ldr	r3, [r7, #4]
 8004044:	685b      	ldr	r3, [r3, #4]
 8004046:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8004048:	2201      	movs	r2, #1
 800404a:	69fb      	ldr	r3, [r7, #28]
 800404c:	fa02 f303 	lsl.w	r3, r2, r3
 8004050:	43db      	mvns	r3, r3
 8004052:	69ba      	ldr	r2, [r7, #24]
 8004054:	4013      	ands	r3, r2
 8004056:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8004058:	683b      	ldr	r3, [r7, #0]
 800405a:	685b      	ldr	r3, [r3, #4]
 800405c:	091b      	lsrs	r3, r3, #4
 800405e:	f003 0201 	and.w	r2, r3, #1
 8004062:	69fb      	ldr	r3, [r7, #28]
 8004064:	fa02 f303 	lsl.w	r3, r2, r3
 8004068:	69ba      	ldr	r2, [r7, #24]
 800406a:	4313      	orrs	r3, r2
 800406c:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 800406e:	687b      	ldr	r3, [r7, #4]
 8004070:	69ba      	ldr	r2, [r7, #24]
 8004072:	605a      	str	r2, [r3, #4]
      }
      
      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8004074:	683b      	ldr	r3, [r7, #0]
 8004076:	685b      	ldr	r3, [r3, #4]
 8004078:	f003 0303 	and.w	r3, r3, #3
 800407c:	2b03      	cmp	r3, #3
 800407e:	d017      	beq.n	80040b0 <HAL_GPIO_Init+0xf4>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8004080:	687b      	ldr	r3, [r7, #4]
 8004082:	68db      	ldr	r3, [r3, #12]
 8004084:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2));
 8004086:	69fb      	ldr	r3, [r7, #28]
 8004088:	005b      	lsls	r3, r3, #1
 800408a:	2203      	movs	r2, #3
 800408c:	fa02 f303 	lsl.w	r3, r2, r3
 8004090:	43db      	mvns	r3, r3
 8004092:	69ba      	ldr	r2, [r7, #24]
 8004094:	4013      	ands	r3, r2
 8004096:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2));
 8004098:	683b      	ldr	r3, [r7, #0]
 800409a:	689a      	ldr	r2, [r3, #8]
 800409c:	69fb      	ldr	r3, [r7, #28]
 800409e:	005b      	lsls	r3, r3, #1
 80040a0:	fa02 f303 	lsl.w	r3, r2, r3
 80040a4:	69ba      	ldr	r2, [r7, #24]
 80040a6:	4313      	orrs	r3, r2
 80040a8:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 80040aa:	687b      	ldr	r3, [r7, #4]
 80040ac:	69ba      	ldr	r2, [r7, #24]
 80040ae:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80040b0:	683b      	ldr	r3, [r7, #0]
 80040b2:	685b      	ldr	r3, [r3, #4]
 80040b4:	f003 0303 	and.w	r3, r3, #3
 80040b8:	2b02      	cmp	r3, #2
 80040ba:	d123      	bne.n	8004104 <HAL_GPIO_Init+0x148>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3];
 80040bc:	69fb      	ldr	r3, [r7, #28]
 80040be:	08da      	lsrs	r2, r3, #3
 80040c0:	687b      	ldr	r3, [r7, #4]
 80040c2:	3208      	adds	r2, #8
 80040c4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80040c8:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)0xF << ((uint32_t)(position & (uint32_t)0x07) * 4)) ;
 80040ca:	69fb      	ldr	r3, [r7, #28]
 80040cc:	f003 0307 	and.w	r3, r3, #7
 80040d0:	009b      	lsls	r3, r3, #2
 80040d2:	220f      	movs	r2, #15
 80040d4:	fa02 f303 	lsl.w	r3, r2, r3
 80040d8:	43db      	mvns	r3, r3
 80040da:	69ba      	ldr	r2, [r7, #24]
 80040dc:	4013      	ands	r3, r2
 80040de:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & (uint32_t)0x07) * 4));
 80040e0:	683b      	ldr	r3, [r7, #0]
 80040e2:	691a      	ldr	r2, [r3, #16]
 80040e4:	69fb      	ldr	r3, [r7, #28]
 80040e6:	f003 0307 	and.w	r3, r3, #7
 80040ea:	009b      	lsls	r3, r3, #2
 80040ec:	fa02 f303 	lsl.w	r3, r2, r3
 80040f0:	69ba      	ldr	r2, [r7, #24]
 80040f2:	4313      	orrs	r3, r2
 80040f4:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3] = temp;
 80040f6:	69fb      	ldr	r3, [r7, #28]
 80040f8:	08da      	lsrs	r2, r3, #3
 80040fa:	687b      	ldr	r3, [r7, #4]
 80040fc:	3208      	adds	r2, #8
 80040fe:	69b9      	ldr	r1, [r7, #24]
 8004100:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }
      
      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8004104:	687b      	ldr	r3, [r7, #4]
 8004106:	681b      	ldr	r3, [r3, #0]
 8004108:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2));
 800410a:	69fb      	ldr	r3, [r7, #28]
 800410c:	005b      	lsls	r3, r3, #1
 800410e:	2203      	movs	r2, #3
 8004110:	fa02 f303 	lsl.w	r3, r2, r3
 8004114:	43db      	mvns	r3, r3
 8004116:	69ba      	ldr	r2, [r7, #24]
 8004118:	4013      	ands	r3, r2
 800411a:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2));
 800411c:	683b      	ldr	r3, [r7, #0]
 800411e:	685b      	ldr	r3, [r3, #4]
 8004120:	f003 0203 	and.w	r2, r3, #3
 8004124:	69fb      	ldr	r3, [r7, #28]
 8004126:	005b      	lsls	r3, r3, #1
 8004128:	fa02 f303 	lsl.w	r3, r2, r3
 800412c:	69ba      	ldr	r2, [r7, #24]
 800412e:	4313      	orrs	r3, r2
 8004130:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8004132:	687b      	ldr	r3, [r7, #4]
 8004134:	69ba      	ldr	r2, [r7, #24]
 8004136:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8004138:	683b      	ldr	r3, [r7, #0]
 800413a:	685b      	ldr	r3, [r3, #4]
 800413c:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8004140:	2b00      	cmp	r3, #0
 8004142:	f000 80be 	beq.w	80042c2 <HAL_GPIO_Init+0x306>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8004146:	4b66      	ldr	r3, [pc, #408]	; (80042e0 <HAL_GPIO_Init+0x324>)
 8004148:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800414a:	4a65      	ldr	r2, [pc, #404]	; (80042e0 <HAL_GPIO_Init+0x324>)
 800414c:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8004150:	6453      	str	r3, [r2, #68]	; 0x44
 8004152:	4b63      	ldr	r3, [pc, #396]	; (80042e0 <HAL_GPIO_Init+0x324>)
 8004154:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004156:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800415a:	60fb      	str	r3, [r7, #12]
 800415c:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2];
 800415e:	4a61      	ldr	r2, [pc, #388]	; (80042e4 <HAL_GPIO_Init+0x328>)
 8004160:	69fb      	ldr	r3, [r7, #28]
 8004162:	089b      	lsrs	r3, r3, #2
 8004164:	3302      	adds	r3, #2
 8004166:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800416a:	61bb      	str	r3, [r7, #24]
        temp &= ~(((uint32_t)0x0F) << (4 * (position & 0x03)));
 800416c:	69fb      	ldr	r3, [r7, #28]
 800416e:	f003 0303 	and.w	r3, r3, #3
 8004172:	009b      	lsls	r3, r3, #2
 8004174:	220f      	movs	r2, #15
 8004176:	fa02 f303 	lsl.w	r3, r2, r3
 800417a:	43db      	mvns	r3, r3
 800417c:	69ba      	ldr	r2, [r7, #24]
 800417e:	4013      	ands	r3, r2
 8004180:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03)));
 8004182:	687b      	ldr	r3, [r7, #4]
 8004184:	4a58      	ldr	r2, [pc, #352]	; (80042e8 <HAL_GPIO_Init+0x32c>)
 8004186:	4293      	cmp	r3, r2
 8004188:	d037      	beq.n	80041fa <HAL_GPIO_Init+0x23e>
 800418a:	687b      	ldr	r3, [r7, #4]
 800418c:	4a57      	ldr	r2, [pc, #348]	; (80042ec <HAL_GPIO_Init+0x330>)
 800418e:	4293      	cmp	r3, r2
 8004190:	d031      	beq.n	80041f6 <HAL_GPIO_Init+0x23a>
 8004192:	687b      	ldr	r3, [r7, #4]
 8004194:	4a56      	ldr	r2, [pc, #344]	; (80042f0 <HAL_GPIO_Init+0x334>)
 8004196:	4293      	cmp	r3, r2
 8004198:	d02b      	beq.n	80041f2 <HAL_GPIO_Init+0x236>
 800419a:	687b      	ldr	r3, [r7, #4]
 800419c:	4a55      	ldr	r2, [pc, #340]	; (80042f4 <HAL_GPIO_Init+0x338>)
 800419e:	4293      	cmp	r3, r2
 80041a0:	d025      	beq.n	80041ee <HAL_GPIO_Init+0x232>
 80041a2:	687b      	ldr	r3, [r7, #4]
 80041a4:	4a54      	ldr	r2, [pc, #336]	; (80042f8 <HAL_GPIO_Init+0x33c>)
 80041a6:	4293      	cmp	r3, r2
 80041a8:	d01f      	beq.n	80041ea <HAL_GPIO_Init+0x22e>
 80041aa:	687b      	ldr	r3, [r7, #4]
 80041ac:	4a53      	ldr	r2, [pc, #332]	; (80042fc <HAL_GPIO_Init+0x340>)
 80041ae:	4293      	cmp	r3, r2
 80041b0:	d019      	beq.n	80041e6 <HAL_GPIO_Init+0x22a>
 80041b2:	687b      	ldr	r3, [r7, #4]
 80041b4:	4a52      	ldr	r2, [pc, #328]	; (8004300 <HAL_GPIO_Init+0x344>)
 80041b6:	4293      	cmp	r3, r2
 80041b8:	d013      	beq.n	80041e2 <HAL_GPIO_Init+0x226>
 80041ba:	687b      	ldr	r3, [r7, #4]
 80041bc:	4a51      	ldr	r2, [pc, #324]	; (8004304 <HAL_GPIO_Init+0x348>)
 80041be:	4293      	cmp	r3, r2
 80041c0:	d00d      	beq.n	80041de <HAL_GPIO_Init+0x222>
 80041c2:	687b      	ldr	r3, [r7, #4]
 80041c4:	4a50      	ldr	r2, [pc, #320]	; (8004308 <HAL_GPIO_Init+0x34c>)
 80041c6:	4293      	cmp	r3, r2
 80041c8:	d007      	beq.n	80041da <HAL_GPIO_Init+0x21e>
 80041ca:	687b      	ldr	r3, [r7, #4]
 80041cc:	4a4f      	ldr	r2, [pc, #316]	; (800430c <HAL_GPIO_Init+0x350>)
 80041ce:	4293      	cmp	r3, r2
 80041d0:	d101      	bne.n	80041d6 <HAL_GPIO_Init+0x21a>
 80041d2:	2309      	movs	r3, #9
 80041d4:	e012      	b.n	80041fc <HAL_GPIO_Init+0x240>
 80041d6:	230a      	movs	r3, #10
 80041d8:	e010      	b.n	80041fc <HAL_GPIO_Init+0x240>
 80041da:	2308      	movs	r3, #8
 80041dc:	e00e      	b.n	80041fc <HAL_GPIO_Init+0x240>
 80041de:	2307      	movs	r3, #7
 80041e0:	e00c      	b.n	80041fc <HAL_GPIO_Init+0x240>
 80041e2:	2306      	movs	r3, #6
 80041e4:	e00a      	b.n	80041fc <HAL_GPIO_Init+0x240>
 80041e6:	2305      	movs	r3, #5
 80041e8:	e008      	b.n	80041fc <HAL_GPIO_Init+0x240>
 80041ea:	2304      	movs	r3, #4
 80041ec:	e006      	b.n	80041fc <HAL_GPIO_Init+0x240>
 80041ee:	2303      	movs	r3, #3
 80041f0:	e004      	b.n	80041fc <HAL_GPIO_Init+0x240>
 80041f2:	2302      	movs	r3, #2
 80041f4:	e002      	b.n	80041fc <HAL_GPIO_Init+0x240>
 80041f6:	2301      	movs	r3, #1
 80041f8:	e000      	b.n	80041fc <HAL_GPIO_Init+0x240>
 80041fa:	2300      	movs	r3, #0
 80041fc:	69fa      	ldr	r2, [r7, #28]
 80041fe:	f002 0203 	and.w	r2, r2, #3
 8004202:	0092      	lsls	r2, r2, #2
 8004204:	4093      	lsls	r3, r2
 8004206:	69ba      	ldr	r2, [r7, #24]
 8004208:	4313      	orrs	r3, r2
 800420a:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2] = temp;
 800420c:	4935      	ldr	r1, [pc, #212]	; (80042e4 <HAL_GPIO_Init+0x328>)
 800420e:	69fb      	ldr	r3, [r7, #28]
 8004210:	089b      	lsrs	r3, r3, #2
 8004212:	3302      	adds	r3, #2
 8004214:	69ba      	ldr	r2, [r7, #24]
 8004216:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 800421a:	4b3d      	ldr	r3, [pc, #244]	; (8004310 <HAL_GPIO_Init+0x354>)
 800421c:	689b      	ldr	r3, [r3, #8]
 800421e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8004220:	693b      	ldr	r3, [r7, #16]
 8004222:	43db      	mvns	r3, r3
 8004224:	69ba      	ldr	r2, [r7, #24]
 8004226:	4013      	ands	r3, r2
 8004228:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 800422a:	683b      	ldr	r3, [r7, #0]
 800422c:	685b      	ldr	r3, [r3, #4]
 800422e:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8004232:	2b00      	cmp	r3, #0
 8004234:	d003      	beq.n	800423e <HAL_GPIO_Init+0x282>
        {
          temp |= iocurrent;
 8004236:	69ba      	ldr	r2, [r7, #24]
 8004238:	693b      	ldr	r3, [r7, #16]
 800423a:	4313      	orrs	r3, r2
 800423c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 800423e:	4a34      	ldr	r2, [pc, #208]	; (8004310 <HAL_GPIO_Init+0x354>)
 8004240:	69bb      	ldr	r3, [r7, #24]
 8004242:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8004244:	4b32      	ldr	r3, [pc, #200]	; (8004310 <HAL_GPIO_Init+0x354>)
 8004246:	68db      	ldr	r3, [r3, #12]
 8004248:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800424a:	693b      	ldr	r3, [r7, #16]
 800424c:	43db      	mvns	r3, r3
 800424e:	69ba      	ldr	r2, [r7, #24]
 8004250:	4013      	ands	r3, r2
 8004252:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8004254:	683b      	ldr	r3, [r7, #0]
 8004256:	685b      	ldr	r3, [r3, #4]
 8004258:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800425c:	2b00      	cmp	r3, #0
 800425e:	d003      	beq.n	8004268 <HAL_GPIO_Init+0x2ac>
        {
          temp |= iocurrent;
 8004260:	69ba      	ldr	r2, [r7, #24]
 8004262:	693b      	ldr	r3, [r7, #16]
 8004264:	4313      	orrs	r3, r2
 8004266:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8004268:	4a29      	ldr	r2, [pc, #164]	; (8004310 <HAL_GPIO_Init+0x354>)
 800426a:	69bb      	ldr	r3, [r7, #24]
 800426c:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 800426e:	4b28      	ldr	r3, [pc, #160]	; (8004310 <HAL_GPIO_Init+0x354>)
 8004270:	685b      	ldr	r3, [r3, #4]
 8004272:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8004274:	693b      	ldr	r3, [r7, #16]
 8004276:	43db      	mvns	r3, r3
 8004278:	69ba      	ldr	r2, [r7, #24]
 800427a:	4013      	ands	r3, r2
 800427c:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 800427e:	683b      	ldr	r3, [r7, #0]
 8004280:	685b      	ldr	r3, [r3, #4]
 8004282:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004286:	2b00      	cmp	r3, #0
 8004288:	d003      	beq.n	8004292 <HAL_GPIO_Init+0x2d6>
        {
          temp |= iocurrent;
 800428a:	69ba      	ldr	r2, [r7, #24]
 800428c:	693b      	ldr	r3, [r7, #16]
 800428e:	4313      	orrs	r3, r2
 8004290:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8004292:	4a1f      	ldr	r2, [pc, #124]	; (8004310 <HAL_GPIO_Init+0x354>)
 8004294:	69bb      	ldr	r3, [r7, #24]
 8004296:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8004298:	4b1d      	ldr	r3, [pc, #116]	; (8004310 <HAL_GPIO_Init+0x354>)
 800429a:	681b      	ldr	r3, [r3, #0]
 800429c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800429e:	693b      	ldr	r3, [r7, #16]
 80042a0:	43db      	mvns	r3, r3
 80042a2:	69ba      	ldr	r2, [r7, #24]
 80042a4:	4013      	ands	r3, r2
 80042a6:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 80042a8:	683b      	ldr	r3, [r7, #0]
 80042aa:	685b      	ldr	r3, [r3, #4]
 80042ac:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80042b0:	2b00      	cmp	r3, #0
 80042b2:	d003      	beq.n	80042bc <HAL_GPIO_Init+0x300>
        {
          temp |= iocurrent;
 80042b4:	69ba      	ldr	r2, [r7, #24]
 80042b6:	693b      	ldr	r3, [r7, #16]
 80042b8:	4313      	orrs	r3, r2
 80042ba:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 80042bc:	4a14      	ldr	r2, [pc, #80]	; (8004310 <HAL_GPIO_Init+0x354>)
 80042be:	69bb      	ldr	r3, [r7, #24]
 80042c0:	6013      	str	r3, [r2, #0]
  for(position = 0; position < GPIO_NUMBER; position++)
 80042c2:	69fb      	ldr	r3, [r7, #28]
 80042c4:	3301      	adds	r3, #1
 80042c6:	61fb      	str	r3, [r7, #28]
 80042c8:	69fb      	ldr	r3, [r7, #28]
 80042ca:	2b0f      	cmp	r3, #15
 80042cc:	f67f ae86 	bls.w	8003fdc <HAL_GPIO_Init+0x20>
      }
    }
  }
}
 80042d0:	bf00      	nop
 80042d2:	bf00      	nop
 80042d4:	3724      	adds	r7, #36	; 0x24
 80042d6:	46bd      	mov	sp, r7
 80042d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80042dc:	4770      	bx	lr
 80042de:	bf00      	nop
 80042e0:	40023800 	.word	0x40023800
 80042e4:	40013800 	.word	0x40013800
 80042e8:	40020000 	.word	0x40020000
 80042ec:	40020400 	.word	0x40020400
 80042f0:	40020800 	.word	0x40020800
 80042f4:	40020c00 	.word	0x40020c00
 80042f8:	40021000 	.word	0x40021000
 80042fc:	40021400 	.word	0x40021400
 8004300:	40021800 	.word	0x40021800
 8004304:	40021c00 	.word	0x40021c00
 8004308:	40022000 	.word	0x40022000
 800430c:	40022400 	.word	0x40022400
 8004310:	40013c00 	.word	0x40013c00

08004314 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8004314:	b480      	push	{r7}
 8004316:	b085      	sub	sp, #20
 8004318:	af00      	add	r7, sp, #0
 800431a:	6078      	str	r0, [r7, #4]
 800431c:	460b      	mov	r3, r1
 800431e:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8004320:	687b      	ldr	r3, [r7, #4]
 8004322:	691a      	ldr	r2, [r3, #16]
 8004324:	887b      	ldrh	r3, [r7, #2]
 8004326:	4013      	ands	r3, r2
 8004328:	2b00      	cmp	r3, #0
 800432a:	d002      	beq.n	8004332 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 800432c:	2301      	movs	r3, #1
 800432e:	73fb      	strb	r3, [r7, #15]
 8004330:	e001      	b.n	8004336 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8004332:	2300      	movs	r3, #0
 8004334:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8004336:	7bfb      	ldrb	r3, [r7, #15]
}
 8004338:	4618      	mov	r0, r3
 800433a:	3714      	adds	r7, #20
 800433c:	46bd      	mov	sp, r7
 800433e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004342:	4770      	bx	lr

08004344 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8004344:	b480      	push	{r7}
 8004346:	b083      	sub	sp, #12
 8004348:	af00      	add	r7, sp, #0
 800434a:	6078      	str	r0, [r7, #4]
 800434c:	460b      	mov	r3, r1
 800434e:	807b      	strh	r3, [r7, #2]
 8004350:	4613      	mov	r3, r2
 8004352:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8004354:	787b      	ldrb	r3, [r7, #1]
 8004356:	2b00      	cmp	r3, #0
 8004358:	d003      	beq.n	8004362 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 800435a:	887a      	ldrh	r2, [r7, #2]
 800435c:	687b      	ldr	r3, [r7, #4]
 800435e:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16;
  }
}
 8004360:	e003      	b.n	800436a <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16;
 8004362:	887b      	ldrh	r3, [r7, #2]
 8004364:	041a      	lsls	r2, r3, #16
 8004366:	687b      	ldr	r3, [r7, #4]
 8004368:	619a      	str	r2, [r3, #24]
}
 800436a:	bf00      	nop
 800436c:	370c      	adds	r7, #12
 800436e:	46bd      	mov	sp, r7
 8004370:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004374:	4770      	bx	lr

08004376 <HAL_GPIO_TogglePin>:
  * @param  GPIOx Where x can be (A..I) to select the GPIO peripheral.
  * @param  GPIO_Pin Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8004376:	b480      	push	{r7}
 8004378:	b085      	sub	sp, #20
 800437a:	af00      	add	r7, sp, #0
 800437c:	6078      	str	r0, [r7, #4]
 800437e:	460b      	mov	r3, r1
 8004380:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8004382:	687b      	ldr	r3, [r7, #4]
 8004384:	695b      	ldr	r3, [r3, #20]
 8004386:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8004388:	887a      	ldrh	r2, [r7, #2]
 800438a:	68fb      	ldr	r3, [r7, #12]
 800438c:	4013      	ands	r3, r2
 800438e:	041a      	lsls	r2, r3, #16
 8004390:	68fb      	ldr	r3, [r7, #12]
 8004392:	43d9      	mvns	r1, r3
 8004394:	887b      	ldrh	r3, [r7, #2]
 8004396:	400b      	ands	r3, r1
 8004398:	431a      	orrs	r2, r3
 800439a:	687b      	ldr	r3, [r7, #4]
 800439c:	619a      	str	r2, [r3, #24]
}
 800439e:	bf00      	nop
 80043a0:	3714      	adds	r7, #20
 80043a2:	46bd      	mov	sp, r7
 80043a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80043a8:	4770      	bx	lr
	...

080043ac <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 80043ac:	b580      	push	{r7, lr}
 80043ae:	b082      	sub	sp, #8
 80043b0:	af00      	add	r7, sp, #0
 80043b2:	4603      	mov	r3, r0
 80043b4:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 80043b6:	4b08      	ldr	r3, [pc, #32]	; (80043d8 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 80043b8:	695a      	ldr	r2, [r3, #20]
 80043ba:	88fb      	ldrh	r3, [r7, #6]
 80043bc:	4013      	ands	r3, r2
 80043be:	2b00      	cmp	r3, #0
 80043c0:	d006      	beq.n	80043d0 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 80043c2:	4a05      	ldr	r2, [pc, #20]	; (80043d8 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 80043c4:	88fb      	ldrh	r3, [r7, #6]
 80043c6:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 80043c8:	88fb      	ldrh	r3, [r7, #6]
 80043ca:	4618      	mov	r0, r3
 80043cc:	f000 f806 	bl	80043dc <HAL_GPIO_EXTI_Callback>
  }
}
 80043d0:	bf00      	nop
 80043d2:	3708      	adds	r7, #8
 80043d4:	46bd      	mov	sp, r7
 80043d6:	bd80      	pop	{r7, pc}
 80043d8:	40013c00 	.word	0x40013c00

080043dc <HAL_GPIO_EXTI_Callback>:
  * @brief  EXTI line detection callbacks.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
__weak void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 80043dc:	b480      	push	{r7}
 80043de:	b083      	sub	sp, #12
 80043e0:	af00      	add	r7, sp, #0
 80043e2:	4603      	mov	r3, r0
 80043e4:	80fb      	strh	r3, [r7, #6]
  UNUSED(GPIO_Pin);
  
  /* NOTE: This function Should not be modified, when the callback is needed,
           the HAL_GPIO_EXTI_Callback could be implemented in the user file
   */
}
 80043e6:	bf00      	nop
 80043e8:	370c      	adds	r7, #12
 80043ea:	46bd      	mov	sp, r7
 80043ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80043f0:	4770      	bx	lr
	...

080043f4 <HAL_LTDC_Init>:
  * @param  hltdc  pointer to a LTDC_HandleTypeDef structure that contains
  *                the configuration information for the LTDC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_LTDC_Init(LTDC_HandleTypeDef *hltdc)
{
 80043f4:	b580      	push	{r7, lr}
 80043f6:	b084      	sub	sp, #16
 80043f8:	af00      	add	r7, sp, #0
 80043fa:	6078      	str	r0, [r7, #4]
  uint32_t tmp, tmp1;

  /* Check the LTDC peripheral state */
  if (hltdc == NULL)
 80043fc:	687b      	ldr	r3, [r7, #4]
 80043fe:	2b00      	cmp	r3, #0
 8004400:	d101      	bne.n	8004406 <HAL_LTDC_Init+0x12>
  {
    return HAL_ERROR;
 8004402:	2301      	movs	r3, #1
 8004404:	e0bf      	b.n	8004586 <HAL_LTDC_Init+0x192>
    }
    /* Init the low level hardware */
    hltdc->MspInitCallback(hltdc);
  }
#else
  if (hltdc->State == HAL_LTDC_STATE_RESET)
 8004406:	687b      	ldr	r3, [r7, #4]
 8004408:	f893 30a1 	ldrb.w	r3, [r3, #161]	; 0xa1
 800440c:	b2db      	uxtb	r3, r3
 800440e:	2b00      	cmp	r3, #0
 8004410:	d106      	bne.n	8004420 <HAL_LTDC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hltdc->Lock = HAL_UNLOCKED;
 8004412:	687b      	ldr	r3, [r7, #4]
 8004414:	2200      	movs	r2, #0
 8004416:	f883 20a0 	strb.w	r2, [r3, #160]	; 0xa0
    /* Init the low level hardware */
    HAL_LTDC_MspInit(hltdc);
 800441a:	6878      	ldr	r0, [r7, #4]
 800441c:	f000 f8ba 	bl	8004594 <HAL_LTDC_MspInit>
  }
#endif /* USE_HAL_LTDC_REGISTER_CALLBACKS */

  /* Change LTDC peripheral state */
  hltdc->State = HAL_LTDC_STATE_BUSY;
 8004420:	687b      	ldr	r3, [r7, #4]
 8004422:	2202      	movs	r2, #2
 8004424:	f883 20a1 	strb.w	r2, [r3, #161]	; 0xa1

  /* Configure the HS, VS, DE and PC polarity */
  hltdc->Instance->GCR &= ~(LTDC_GCR_HSPOL | LTDC_GCR_VSPOL | LTDC_GCR_DEPOL | LTDC_GCR_PCPOL);
 8004428:	687b      	ldr	r3, [r7, #4]
 800442a:	681b      	ldr	r3, [r3, #0]
 800442c:	699a      	ldr	r2, [r3, #24]
 800442e:	687b      	ldr	r3, [r7, #4]
 8004430:	681b      	ldr	r3, [r3, #0]
 8004432:	f022 4270 	bic.w	r2, r2, #4026531840	; 0xf0000000
 8004436:	619a      	str	r2, [r3, #24]
  hltdc->Instance->GCR |= (uint32_t)(hltdc->Init.HSPolarity | hltdc->Init.VSPolarity | \
 8004438:	687b      	ldr	r3, [r7, #4]
 800443a:	681b      	ldr	r3, [r3, #0]
 800443c:	6999      	ldr	r1, [r3, #24]
 800443e:	687b      	ldr	r3, [r7, #4]
 8004440:	685a      	ldr	r2, [r3, #4]
 8004442:	687b      	ldr	r3, [r7, #4]
 8004444:	689b      	ldr	r3, [r3, #8]
 8004446:	431a      	orrs	r2, r3
                                     hltdc->Init.DEPolarity | hltdc->Init.PCPolarity);
 8004448:	687b      	ldr	r3, [r7, #4]
 800444a:	68db      	ldr	r3, [r3, #12]
  hltdc->Instance->GCR |= (uint32_t)(hltdc->Init.HSPolarity | hltdc->Init.VSPolarity | \
 800444c:	431a      	orrs	r2, r3
                                     hltdc->Init.DEPolarity | hltdc->Init.PCPolarity);
 800444e:	687b      	ldr	r3, [r7, #4]
 8004450:	691b      	ldr	r3, [r3, #16]
 8004452:	431a      	orrs	r2, r3
  hltdc->Instance->GCR |= (uint32_t)(hltdc->Init.HSPolarity | hltdc->Init.VSPolarity | \
 8004454:	687b      	ldr	r3, [r7, #4]
 8004456:	681b      	ldr	r3, [r3, #0]
 8004458:	430a      	orrs	r2, r1
 800445a:	619a      	str	r2, [r3, #24]

  /* Set Synchronization size */
  hltdc->Instance->SSCR &= ~(LTDC_SSCR_VSH | LTDC_SSCR_HSW);
 800445c:	687b      	ldr	r3, [r7, #4]
 800445e:	681b      	ldr	r3, [r3, #0]
 8004460:	6899      	ldr	r1, [r3, #8]
 8004462:	687b      	ldr	r3, [r7, #4]
 8004464:	681a      	ldr	r2, [r3, #0]
 8004466:	4b4a      	ldr	r3, [pc, #296]	; (8004590 <HAL_LTDC_Init+0x19c>)
 8004468:	400b      	ands	r3, r1
 800446a:	6093      	str	r3, [r2, #8]
  tmp = (hltdc->Init.HorizontalSync << 16U);
 800446c:	687b      	ldr	r3, [r7, #4]
 800446e:	695b      	ldr	r3, [r3, #20]
 8004470:	041b      	lsls	r3, r3, #16
 8004472:	60fb      	str	r3, [r7, #12]
  hltdc->Instance->SSCR |= (tmp | hltdc->Init.VerticalSync);
 8004474:	687b      	ldr	r3, [r7, #4]
 8004476:	681b      	ldr	r3, [r3, #0]
 8004478:	6899      	ldr	r1, [r3, #8]
 800447a:	687b      	ldr	r3, [r7, #4]
 800447c:	699a      	ldr	r2, [r3, #24]
 800447e:	68fb      	ldr	r3, [r7, #12]
 8004480:	431a      	orrs	r2, r3
 8004482:	687b      	ldr	r3, [r7, #4]
 8004484:	681b      	ldr	r3, [r3, #0]
 8004486:	430a      	orrs	r2, r1
 8004488:	609a      	str	r2, [r3, #8]

  /* Set Accumulated Back porch */
  hltdc->Instance->BPCR &= ~(LTDC_BPCR_AVBP | LTDC_BPCR_AHBP);
 800448a:	687b      	ldr	r3, [r7, #4]
 800448c:	681b      	ldr	r3, [r3, #0]
 800448e:	68d9      	ldr	r1, [r3, #12]
 8004490:	687b      	ldr	r3, [r7, #4]
 8004492:	681a      	ldr	r2, [r3, #0]
 8004494:	4b3e      	ldr	r3, [pc, #248]	; (8004590 <HAL_LTDC_Init+0x19c>)
 8004496:	400b      	ands	r3, r1
 8004498:	60d3      	str	r3, [r2, #12]
  tmp = (hltdc->Init.AccumulatedHBP << 16U);
 800449a:	687b      	ldr	r3, [r7, #4]
 800449c:	69db      	ldr	r3, [r3, #28]
 800449e:	041b      	lsls	r3, r3, #16
 80044a0:	60fb      	str	r3, [r7, #12]
  hltdc->Instance->BPCR |= (tmp | hltdc->Init.AccumulatedVBP);
 80044a2:	687b      	ldr	r3, [r7, #4]
 80044a4:	681b      	ldr	r3, [r3, #0]
 80044a6:	68d9      	ldr	r1, [r3, #12]
 80044a8:	687b      	ldr	r3, [r7, #4]
 80044aa:	6a1a      	ldr	r2, [r3, #32]
 80044ac:	68fb      	ldr	r3, [r7, #12]
 80044ae:	431a      	orrs	r2, r3
 80044b0:	687b      	ldr	r3, [r7, #4]
 80044b2:	681b      	ldr	r3, [r3, #0]
 80044b4:	430a      	orrs	r2, r1
 80044b6:	60da      	str	r2, [r3, #12]

  /* Set Accumulated Active Width */
  hltdc->Instance->AWCR &= ~(LTDC_AWCR_AAH | LTDC_AWCR_AAW);
 80044b8:	687b      	ldr	r3, [r7, #4]
 80044ba:	681b      	ldr	r3, [r3, #0]
 80044bc:	6919      	ldr	r1, [r3, #16]
 80044be:	687b      	ldr	r3, [r7, #4]
 80044c0:	681a      	ldr	r2, [r3, #0]
 80044c2:	4b33      	ldr	r3, [pc, #204]	; (8004590 <HAL_LTDC_Init+0x19c>)
 80044c4:	400b      	ands	r3, r1
 80044c6:	6113      	str	r3, [r2, #16]
  tmp = (hltdc->Init.AccumulatedActiveW << 16U);
 80044c8:	687b      	ldr	r3, [r7, #4]
 80044ca:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80044cc:	041b      	lsls	r3, r3, #16
 80044ce:	60fb      	str	r3, [r7, #12]
  hltdc->Instance->AWCR |= (tmp | hltdc->Init.AccumulatedActiveH);
 80044d0:	687b      	ldr	r3, [r7, #4]
 80044d2:	681b      	ldr	r3, [r3, #0]
 80044d4:	6919      	ldr	r1, [r3, #16]
 80044d6:	687b      	ldr	r3, [r7, #4]
 80044d8:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80044da:	68fb      	ldr	r3, [r7, #12]
 80044dc:	431a      	orrs	r2, r3
 80044de:	687b      	ldr	r3, [r7, #4]
 80044e0:	681b      	ldr	r3, [r3, #0]
 80044e2:	430a      	orrs	r2, r1
 80044e4:	611a      	str	r2, [r3, #16]

  /* Set Total Width */
  hltdc->Instance->TWCR &= ~(LTDC_TWCR_TOTALH | LTDC_TWCR_TOTALW);
 80044e6:	687b      	ldr	r3, [r7, #4]
 80044e8:	681b      	ldr	r3, [r3, #0]
 80044ea:	6959      	ldr	r1, [r3, #20]
 80044ec:	687b      	ldr	r3, [r7, #4]
 80044ee:	681a      	ldr	r2, [r3, #0]
 80044f0:	4b27      	ldr	r3, [pc, #156]	; (8004590 <HAL_LTDC_Init+0x19c>)
 80044f2:	400b      	ands	r3, r1
 80044f4:	6153      	str	r3, [r2, #20]
  tmp = (hltdc->Init.TotalWidth << 16U);
 80044f6:	687b      	ldr	r3, [r7, #4]
 80044f8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80044fa:	041b      	lsls	r3, r3, #16
 80044fc:	60fb      	str	r3, [r7, #12]
  hltdc->Instance->TWCR |= (tmp | hltdc->Init.TotalHeigh);
 80044fe:	687b      	ldr	r3, [r7, #4]
 8004500:	681b      	ldr	r3, [r3, #0]
 8004502:	6959      	ldr	r1, [r3, #20]
 8004504:	687b      	ldr	r3, [r7, #4]
 8004506:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8004508:	68fb      	ldr	r3, [r7, #12]
 800450a:	431a      	orrs	r2, r3
 800450c:	687b      	ldr	r3, [r7, #4]
 800450e:	681b      	ldr	r3, [r3, #0]
 8004510:	430a      	orrs	r2, r1
 8004512:	615a      	str	r2, [r3, #20]

  /* Set the background color value */
  tmp = ((uint32_t)(hltdc->Init.Backcolor.Green) << 8U);
 8004514:	687b      	ldr	r3, [r7, #4]
 8004516:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 800451a:	021b      	lsls	r3, r3, #8
 800451c:	60fb      	str	r3, [r7, #12]
  tmp1 = ((uint32_t)(hltdc->Init.Backcolor.Red) << 16U);
 800451e:	687b      	ldr	r3, [r7, #4]
 8004520:	f893 3036 	ldrb.w	r3, [r3, #54]	; 0x36
 8004524:	041b      	lsls	r3, r3, #16
 8004526:	60bb      	str	r3, [r7, #8]
  hltdc->Instance->BCCR &= ~(LTDC_BCCR_BCBLUE | LTDC_BCCR_BCGREEN | LTDC_BCCR_BCRED);
 8004528:	687b      	ldr	r3, [r7, #4]
 800452a:	681b      	ldr	r3, [r3, #0]
 800452c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800452e:	687b      	ldr	r3, [r7, #4]
 8004530:	681b      	ldr	r3, [r3, #0]
 8004532:	f002 427f 	and.w	r2, r2, #4278190080	; 0xff000000
 8004536:	62da      	str	r2, [r3, #44]	; 0x2c
  hltdc->Instance->BCCR |= (tmp1 | tmp | hltdc->Init.Backcolor.Blue);
 8004538:	687b      	ldr	r3, [r7, #4]
 800453a:	681b      	ldr	r3, [r3, #0]
 800453c:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 800453e:	68ba      	ldr	r2, [r7, #8]
 8004540:	68fb      	ldr	r3, [r7, #12]
 8004542:	4313      	orrs	r3, r2
 8004544:	687a      	ldr	r2, [r7, #4]
 8004546:	f892 2034 	ldrb.w	r2, [r2, #52]	; 0x34
 800454a:	431a      	orrs	r2, r3
 800454c:	687b      	ldr	r3, [r7, #4]
 800454e:	681b      	ldr	r3, [r3, #0]
 8004550:	430a      	orrs	r2, r1
 8004552:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Enable the Transfer Error and FIFO underrun interrupts */
  __HAL_LTDC_ENABLE_IT(hltdc, LTDC_IT_TE | LTDC_IT_FU);
 8004554:	687b      	ldr	r3, [r7, #4]
 8004556:	681b      	ldr	r3, [r3, #0]
 8004558:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800455a:	687b      	ldr	r3, [r7, #4]
 800455c:	681b      	ldr	r3, [r3, #0]
 800455e:	f042 0206 	orr.w	r2, r2, #6
 8004562:	635a      	str	r2, [r3, #52]	; 0x34

  /* Enable LTDC by setting LTDCEN bit */
  __HAL_LTDC_ENABLE(hltdc);
 8004564:	687b      	ldr	r3, [r7, #4]
 8004566:	681b      	ldr	r3, [r3, #0]
 8004568:	699a      	ldr	r2, [r3, #24]
 800456a:	687b      	ldr	r3, [r7, #4]
 800456c:	681b      	ldr	r3, [r3, #0]
 800456e:	f042 0201 	orr.w	r2, r2, #1
 8004572:	619a      	str	r2, [r3, #24]

  /* Initialize the error code */
  hltdc->ErrorCode = HAL_LTDC_ERROR_NONE;
 8004574:	687b      	ldr	r3, [r7, #4]
 8004576:	2200      	movs	r2, #0
 8004578:	f8c3 20a4 	str.w	r2, [r3, #164]	; 0xa4

  /* Initialize the LTDC state*/
  hltdc->State = HAL_LTDC_STATE_READY;
 800457c:	687b      	ldr	r3, [r7, #4]
 800457e:	2201      	movs	r2, #1
 8004580:	f883 20a1 	strb.w	r2, [r3, #161]	; 0xa1

  return HAL_OK;
 8004584:	2300      	movs	r3, #0
}
 8004586:	4618      	mov	r0, r3
 8004588:	3710      	adds	r7, #16
 800458a:	46bd      	mov	sp, r7
 800458c:	bd80      	pop	{r7, pc}
 800458e:	bf00      	nop
 8004590:	f000f800 	.word	0xf000f800

08004594 <HAL_LTDC_MspInit>:
  * @param  hltdc  pointer to a LTDC_HandleTypeDef structure that contains
  *                the configuration information for the LTDC.
  * @retval None
  */
__weak void HAL_LTDC_MspInit(LTDC_HandleTypeDef *hltdc)
{
 8004594:	b480      	push	{r7}
 8004596:	b083      	sub	sp, #12
 8004598:	af00      	add	r7, sp, #0
 800459a:	6078      	str	r0, [r7, #4]
  UNUSED(hltdc);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_LTDC_MspInit could be implemented in the user file
   */
}
 800459c:	bf00      	nop
 800459e:	370c      	adds	r7, #12
 80045a0:	46bd      	mov	sp, r7
 80045a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80045a6:	4770      	bx	lr

080045a8 <HAL_LTDC_ConfigLayer>:
  *                    This parameter can be one of the following values:
  *                    LTDC_LAYER_1 (0) or LTDC_LAYER_2 (1)
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_LTDC_ConfigLayer(LTDC_HandleTypeDef *hltdc, LTDC_LayerCfgTypeDef *pLayerCfg, uint32_t LayerIdx)
{
 80045a8:	b5b0      	push	{r4, r5, r7, lr}
 80045aa:	b084      	sub	sp, #16
 80045ac:	af00      	add	r7, sp, #0
 80045ae:	60f8      	str	r0, [r7, #12]
 80045b0:	60b9      	str	r1, [r7, #8]
 80045b2:	607a      	str	r2, [r7, #4]
  assert_param(IS_LTDC_BLENDING_FACTOR2(pLayerCfg->BlendingFactor2));
  assert_param(IS_LTDC_CFBLL(pLayerCfg->ImageWidth));
  assert_param(IS_LTDC_CFBLNBR(pLayerCfg->ImageHeight));

  /* Process locked */
  __HAL_LOCK(hltdc);
 80045b4:	68fb      	ldr	r3, [r7, #12]
 80045b6:	f893 30a0 	ldrb.w	r3, [r3, #160]	; 0xa0
 80045ba:	2b01      	cmp	r3, #1
 80045bc:	d101      	bne.n	80045c2 <HAL_LTDC_ConfigLayer+0x1a>
 80045be:	2302      	movs	r3, #2
 80045c0:	e02c      	b.n	800461c <HAL_LTDC_ConfigLayer+0x74>
 80045c2:	68fb      	ldr	r3, [r7, #12]
 80045c4:	2201      	movs	r2, #1
 80045c6:	f883 20a0 	strb.w	r2, [r3, #160]	; 0xa0

  /* Change LTDC peripheral state */
  hltdc->State = HAL_LTDC_STATE_BUSY;
 80045ca:	68fb      	ldr	r3, [r7, #12]
 80045cc:	2202      	movs	r2, #2
 80045ce:	f883 20a1 	strb.w	r2, [r3, #161]	; 0xa1

  /* Copy new layer configuration into handle structure */
  hltdc->LayerCfg[LayerIdx] = *pLayerCfg;
 80045d2:	68fa      	ldr	r2, [r7, #12]
 80045d4:	687b      	ldr	r3, [r7, #4]
 80045d6:	2134      	movs	r1, #52	; 0x34
 80045d8:	fb01 f303 	mul.w	r3, r1, r3
 80045dc:	4413      	add	r3, r2
 80045de:	f103 0238 	add.w	r2, r3, #56	; 0x38
 80045e2:	68bb      	ldr	r3, [r7, #8]
 80045e4:	4614      	mov	r4, r2
 80045e6:	461d      	mov	r5, r3
 80045e8:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80045ea:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80045ec:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80045ee:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80045f0:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80045f2:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80045f4:	682b      	ldr	r3, [r5, #0]
 80045f6:	6023      	str	r3, [r4, #0]

  /* Configure the LTDC Layer */
  LTDC_SetConfig(hltdc, pLayerCfg, LayerIdx);
 80045f8:	687a      	ldr	r2, [r7, #4]
 80045fa:	68b9      	ldr	r1, [r7, #8]
 80045fc:	68f8      	ldr	r0, [r7, #12]
 80045fe:	f000 f847 	bl	8004690 <LTDC_SetConfig>

  /* Set the Immediate Reload type */
  hltdc->Instance->SRCR = LTDC_SRCR_IMR;
 8004602:	68fb      	ldr	r3, [r7, #12]
 8004604:	681b      	ldr	r3, [r3, #0]
 8004606:	2201      	movs	r2, #1
 8004608:	625a      	str	r2, [r3, #36]	; 0x24

  /* Initialize the LTDC state*/
  hltdc->State  = HAL_LTDC_STATE_READY;
 800460a:	68fb      	ldr	r3, [r7, #12]
 800460c:	2201      	movs	r2, #1
 800460e:	f883 20a1 	strb.w	r2, [r3, #161]	; 0xa1

  /* Process unlocked */
  __HAL_UNLOCK(hltdc);
 8004612:	68fb      	ldr	r3, [r7, #12]
 8004614:	2200      	movs	r2, #0
 8004616:	f883 20a0 	strb.w	r2, [r3, #160]	; 0xa0

  return HAL_OK;
 800461a:	2300      	movs	r3, #0
}
 800461c:	4618      	mov	r0, r3
 800461e:	3710      	adds	r7, #16
 8004620:	46bd      	mov	sp, r7
 8004622:	bdb0      	pop	{r4, r5, r7, pc}

08004624 <HAL_LTDC_SetAlpha>:
  *                   This parameter can be one of the following values:
  *                   LTDC_LAYER_1 (0) or LTDC_LAYER_2 (1)
  * @retval  HAL status
  */
HAL_StatusTypeDef HAL_LTDC_SetAlpha(LTDC_HandleTypeDef *hltdc, uint32_t Alpha, uint32_t LayerIdx)
{
 8004624:	b580      	push	{r7, lr}
 8004626:	b086      	sub	sp, #24
 8004628:	af00      	add	r7, sp, #0
 800462a:	60f8      	str	r0, [r7, #12]
 800462c:	60b9      	str	r1, [r7, #8]
 800462e:	607a      	str	r2, [r7, #4]
  /* Check the parameters */
  assert_param(IS_LTDC_ALPHA(Alpha));
  assert_param(IS_LTDC_LAYER(LayerIdx));

  /* Process locked */
  __HAL_LOCK(hltdc);
 8004630:	68fb      	ldr	r3, [r7, #12]
 8004632:	f893 30a0 	ldrb.w	r3, [r3, #160]	; 0xa0
 8004636:	2b01      	cmp	r3, #1
 8004638:	d101      	bne.n	800463e <HAL_LTDC_SetAlpha+0x1a>
 800463a:	2302      	movs	r3, #2
 800463c:	e024      	b.n	8004688 <HAL_LTDC_SetAlpha+0x64>
 800463e:	68fb      	ldr	r3, [r7, #12]
 8004640:	2201      	movs	r2, #1
 8004642:	f883 20a0 	strb.w	r2, [r3, #160]	; 0xa0

  /* Change LTDC peripheral state */
  hltdc->State = HAL_LTDC_STATE_BUSY;
 8004646:	68fb      	ldr	r3, [r7, #12]
 8004648:	2202      	movs	r2, #2
 800464a:	f883 20a1 	strb.w	r2, [r3, #161]	; 0xa1

  /* Get layer configuration from handle structure */
  pLayerCfg = &hltdc->LayerCfg[LayerIdx];
 800464e:	687b      	ldr	r3, [r7, #4]
 8004650:	2234      	movs	r2, #52	; 0x34
 8004652:	fb02 f303 	mul.w	r3, r2, r3
 8004656:	3338      	adds	r3, #56	; 0x38
 8004658:	68fa      	ldr	r2, [r7, #12]
 800465a:	4413      	add	r3, r2
 800465c:	617b      	str	r3, [r7, #20]

  /* Reconfigure the Alpha value */
  pLayerCfg->Alpha = Alpha;
 800465e:	697b      	ldr	r3, [r7, #20]
 8004660:	68ba      	ldr	r2, [r7, #8]
 8004662:	615a      	str	r2, [r3, #20]

  /* Set LTDC parameters */
  LTDC_SetConfig(hltdc, pLayerCfg, LayerIdx);
 8004664:	687a      	ldr	r2, [r7, #4]
 8004666:	6979      	ldr	r1, [r7, #20]
 8004668:	68f8      	ldr	r0, [r7, #12]
 800466a:	f000 f811 	bl	8004690 <LTDC_SetConfig>

  /* Set the Immediate Reload type */
  hltdc->Instance->SRCR = LTDC_SRCR_IMR;
 800466e:	68fb      	ldr	r3, [r7, #12]
 8004670:	681b      	ldr	r3, [r3, #0]
 8004672:	2201      	movs	r2, #1
 8004674:	625a      	str	r2, [r3, #36]	; 0x24

  /* Change the LTDC state*/
  hltdc->State = HAL_LTDC_STATE_READY;
 8004676:	68fb      	ldr	r3, [r7, #12]
 8004678:	2201      	movs	r2, #1
 800467a:	f883 20a1 	strb.w	r2, [r3, #161]	; 0xa1

  /* Process unlocked */
  __HAL_UNLOCK(hltdc);
 800467e:	68fb      	ldr	r3, [r7, #12]
 8004680:	2200      	movs	r2, #0
 8004682:	f883 20a0 	strb.w	r2, [r3, #160]	; 0xa0

  return HAL_OK;
 8004686:	2300      	movs	r3, #0
}
 8004688:	4618      	mov	r0, r3
 800468a:	3718      	adds	r7, #24
 800468c:	46bd      	mov	sp, r7
 800468e:	bd80      	pop	{r7, pc}

08004690 <LTDC_SetConfig>:
  * @param  LayerIdx  LTDC Layer index.
  *                   This parameter can be one of the following values: LTDC_LAYER_1 (0) or LTDC_LAYER_2 (1)
  * @retval None
  */
static void LTDC_SetConfig(LTDC_HandleTypeDef *hltdc, LTDC_LayerCfgTypeDef *pLayerCfg, uint32_t LayerIdx)
{
 8004690:	b480      	push	{r7}
 8004692:	b089      	sub	sp, #36	; 0x24
 8004694:	af00      	add	r7, sp, #0
 8004696:	60f8      	str	r0, [r7, #12]
 8004698:	60b9      	str	r1, [r7, #8]
 800469a:	607a      	str	r2, [r7, #4]
  uint32_t tmp;
  uint32_t tmp1;
  uint32_t tmp2;

  /* Configure the horizontal start and stop position */
  tmp = ((pLayerCfg->WindowX1 + ((hltdc->Instance->BPCR & LTDC_BPCR_AHBP) >> 16U)) << 16U);
 800469c:	68bb      	ldr	r3, [r7, #8]
 800469e:	685a      	ldr	r2, [r3, #4]
 80046a0:	68fb      	ldr	r3, [r7, #12]
 80046a2:	681b      	ldr	r3, [r3, #0]
 80046a4:	68db      	ldr	r3, [r3, #12]
 80046a6:	0c1b      	lsrs	r3, r3, #16
 80046a8:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80046ac:	4413      	add	r3, r2
 80046ae:	041b      	lsls	r3, r3, #16
 80046b0:	61fb      	str	r3, [r7, #28]
  LTDC_LAYER(hltdc, LayerIdx)->WHPCR &= ~(LTDC_LxWHPCR_WHSTPOS | LTDC_LxWHPCR_WHSPPOS);
 80046b2:	68fb      	ldr	r3, [r7, #12]
 80046b4:	681b      	ldr	r3, [r3, #0]
 80046b6:	461a      	mov	r2, r3
 80046b8:	687b      	ldr	r3, [r7, #4]
 80046ba:	01db      	lsls	r3, r3, #7
 80046bc:	4413      	add	r3, r2
 80046be:	3384      	adds	r3, #132	; 0x84
 80046c0:	685b      	ldr	r3, [r3, #4]
 80046c2:	68fa      	ldr	r2, [r7, #12]
 80046c4:	6812      	ldr	r2, [r2, #0]
 80046c6:	4611      	mov	r1, r2
 80046c8:	687a      	ldr	r2, [r7, #4]
 80046ca:	01d2      	lsls	r2, r2, #7
 80046cc:	440a      	add	r2, r1
 80046ce:	3284      	adds	r2, #132	; 0x84
 80046d0:	f403 4370 	and.w	r3, r3, #61440	; 0xf000
 80046d4:	6053      	str	r3, [r2, #4]
  LTDC_LAYER(hltdc, LayerIdx)->WHPCR = ((pLayerCfg->WindowX0 + ((hltdc->Instance->BPCR & LTDC_BPCR_AHBP) >> 16U) + 1U) | tmp);
 80046d6:	68bb      	ldr	r3, [r7, #8]
 80046d8:	681a      	ldr	r2, [r3, #0]
 80046da:	68fb      	ldr	r3, [r7, #12]
 80046dc:	681b      	ldr	r3, [r3, #0]
 80046de:	68db      	ldr	r3, [r3, #12]
 80046e0:	0c1b      	lsrs	r3, r3, #16
 80046e2:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80046e6:	4413      	add	r3, r2
 80046e8:	1c5a      	adds	r2, r3, #1
 80046ea:	68fb      	ldr	r3, [r7, #12]
 80046ec:	681b      	ldr	r3, [r3, #0]
 80046ee:	4619      	mov	r1, r3
 80046f0:	687b      	ldr	r3, [r7, #4]
 80046f2:	01db      	lsls	r3, r3, #7
 80046f4:	440b      	add	r3, r1
 80046f6:	3384      	adds	r3, #132	; 0x84
 80046f8:	4619      	mov	r1, r3
 80046fa:	69fb      	ldr	r3, [r7, #28]
 80046fc:	4313      	orrs	r3, r2
 80046fe:	604b      	str	r3, [r1, #4]

  /* Configure the vertical start and stop position */
  tmp = ((pLayerCfg->WindowY1 + (hltdc->Instance->BPCR & LTDC_BPCR_AVBP)) << 16U);
 8004700:	68bb      	ldr	r3, [r7, #8]
 8004702:	68da      	ldr	r2, [r3, #12]
 8004704:	68fb      	ldr	r3, [r7, #12]
 8004706:	681b      	ldr	r3, [r3, #0]
 8004708:	68db      	ldr	r3, [r3, #12]
 800470a:	f3c3 030a 	ubfx	r3, r3, #0, #11
 800470e:	4413      	add	r3, r2
 8004710:	041b      	lsls	r3, r3, #16
 8004712:	61fb      	str	r3, [r7, #28]
  LTDC_LAYER(hltdc, LayerIdx)->WVPCR &= ~(LTDC_LxWVPCR_WVSTPOS | LTDC_LxWVPCR_WVSPPOS);
 8004714:	68fb      	ldr	r3, [r7, #12]
 8004716:	681b      	ldr	r3, [r3, #0]
 8004718:	461a      	mov	r2, r3
 800471a:	687b      	ldr	r3, [r7, #4]
 800471c:	01db      	lsls	r3, r3, #7
 800471e:	4413      	add	r3, r2
 8004720:	3384      	adds	r3, #132	; 0x84
 8004722:	689b      	ldr	r3, [r3, #8]
 8004724:	68fa      	ldr	r2, [r7, #12]
 8004726:	6812      	ldr	r2, [r2, #0]
 8004728:	4611      	mov	r1, r2
 800472a:	687a      	ldr	r2, [r7, #4]
 800472c:	01d2      	lsls	r2, r2, #7
 800472e:	440a      	add	r2, r1
 8004730:	3284      	adds	r2, #132	; 0x84
 8004732:	f403 4370 	and.w	r3, r3, #61440	; 0xf000
 8004736:	6093      	str	r3, [r2, #8]
  LTDC_LAYER(hltdc, LayerIdx)->WVPCR  = ((pLayerCfg->WindowY0 + (hltdc->Instance->BPCR & LTDC_BPCR_AVBP) + 1U) | tmp);
 8004738:	68bb      	ldr	r3, [r7, #8]
 800473a:	689a      	ldr	r2, [r3, #8]
 800473c:	68fb      	ldr	r3, [r7, #12]
 800473e:	681b      	ldr	r3, [r3, #0]
 8004740:	68db      	ldr	r3, [r3, #12]
 8004742:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8004746:	4413      	add	r3, r2
 8004748:	1c5a      	adds	r2, r3, #1
 800474a:	68fb      	ldr	r3, [r7, #12]
 800474c:	681b      	ldr	r3, [r3, #0]
 800474e:	4619      	mov	r1, r3
 8004750:	687b      	ldr	r3, [r7, #4]
 8004752:	01db      	lsls	r3, r3, #7
 8004754:	440b      	add	r3, r1
 8004756:	3384      	adds	r3, #132	; 0x84
 8004758:	4619      	mov	r1, r3
 800475a:	69fb      	ldr	r3, [r7, #28]
 800475c:	4313      	orrs	r3, r2
 800475e:	608b      	str	r3, [r1, #8]

  /* Specifies the pixel format */
  LTDC_LAYER(hltdc, LayerIdx)->PFCR &= ~(LTDC_LxPFCR_PF);
 8004760:	68fb      	ldr	r3, [r7, #12]
 8004762:	681b      	ldr	r3, [r3, #0]
 8004764:	461a      	mov	r2, r3
 8004766:	687b      	ldr	r3, [r7, #4]
 8004768:	01db      	lsls	r3, r3, #7
 800476a:	4413      	add	r3, r2
 800476c:	3384      	adds	r3, #132	; 0x84
 800476e:	691b      	ldr	r3, [r3, #16]
 8004770:	68fa      	ldr	r2, [r7, #12]
 8004772:	6812      	ldr	r2, [r2, #0]
 8004774:	4611      	mov	r1, r2
 8004776:	687a      	ldr	r2, [r7, #4]
 8004778:	01d2      	lsls	r2, r2, #7
 800477a:	440a      	add	r2, r1
 800477c:	3284      	adds	r2, #132	; 0x84
 800477e:	f023 0307 	bic.w	r3, r3, #7
 8004782:	6113      	str	r3, [r2, #16]
  LTDC_LAYER(hltdc, LayerIdx)->PFCR = (pLayerCfg->PixelFormat);
 8004784:	68fb      	ldr	r3, [r7, #12]
 8004786:	681b      	ldr	r3, [r3, #0]
 8004788:	461a      	mov	r2, r3
 800478a:	687b      	ldr	r3, [r7, #4]
 800478c:	01db      	lsls	r3, r3, #7
 800478e:	4413      	add	r3, r2
 8004790:	3384      	adds	r3, #132	; 0x84
 8004792:	461a      	mov	r2, r3
 8004794:	68bb      	ldr	r3, [r7, #8]
 8004796:	691b      	ldr	r3, [r3, #16]
 8004798:	6113      	str	r3, [r2, #16]

  /* Configure the default color values */
  tmp = ((uint32_t)(pLayerCfg->Backcolor.Green) << 8U);
 800479a:	68bb      	ldr	r3, [r7, #8]
 800479c:	f893 3031 	ldrb.w	r3, [r3, #49]	; 0x31
 80047a0:	021b      	lsls	r3, r3, #8
 80047a2:	61fb      	str	r3, [r7, #28]
  tmp1 = ((uint32_t)(pLayerCfg->Backcolor.Red) << 16U);
 80047a4:	68bb      	ldr	r3, [r7, #8]
 80047a6:	f893 3032 	ldrb.w	r3, [r3, #50]	; 0x32
 80047aa:	041b      	lsls	r3, r3, #16
 80047ac:	61bb      	str	r3, [r7, #24]
  tmp2 = (pLayerCfg->Alpha0 << 24U);
 80047ae:	68bb      	ldr	r3, [r7, #8]
 80047b0:	699b      	ldr	r3, [r3, #24]
 80047b2:	061b      	lsls	r3, r3, #24
 80047b4:	617b      	str	r3, [r7, #20]
  LTDC_LAYER(hltdc, LayerIdx)->DCCR &= ~(LTDC_LxDCCR_DCBLUE | LTDC_LxDCCR_DCGREEN | LTDC_LxDCCR_DCRED | LTDC_LxDCCR_DCALPHA);
 80047b6:	68fb      	ldr	r3, [r7, #12]
 80047b8:	681b      	ldr	r3, [r3, #0]
 80047ba:	461a      	mov	r2, r3
 80047bc:	687b      	ldr	r3, [r7, #4]
 80047be:	01db      	lsls	r3, r3, #7
 80047c0:	4413      	add	r3, r2
 80047c2:	3384      	adds	r3, #132	; 0x84
 80047c4:	699b      	ldr	r3, [r3, #24]
 80047c6:	68fb      	ldr	r3, [r7, #12]
 80047c8:	681b      	ldr	r3, [r3, #0]
 80047ca:	461a      	mov	r2, r3
 80047cc:	687b      	ldr	r3, [r7, #4]
 80047ce:	01db      	lsls	r3, r3, #7
 80047d0:	4413      	add	r3, r2
 80047d2:	3384      	adds	r3, #132	; 0x84
 80047d4:	461a      	mov	r2, r3
 80047d6:	2300      	movs	r3, #0
 80047d8:	6193      	str	r3, [r2, #24]
  LTDC_LAYER(hltdc, LayerIdx)->DCCR = (pLayerCfg->Backcolor.Blue | tmp | tmp1 | tmp2);
 80047da:	68bb      	ldr	r3, [r7, #8]
 80047dc:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 80047e0:	461a      	mov	r2, r3
 80047e2:	69fb      	ldr	r3, [r7, #28]
 80047e4:	431a      	orrs	r2, r3
 80047e6:	69bb      	ldr	r3, [r7, #24]
 80047e8:	431a      	orrs	r2, r3
 80047ea:	68fb      	ldr	r3, [r7, #12]
 80047ec:	681b      	ldr	r3, [r3, #0]
 80047ee:	4619      	mov	r1, r3
 80047f0:	687b      	ldr	r3, [r7, #4]
 80047f2:	01db      	lsls	r3, r3, #7
 80047f4:	440b      	add	r3, r1
 80047f6:	3384      	adds	r3, #132	; 0x84
 80047f8:	4619      	mov	r1, r3
 80047fa:	697b      	ldr	r3, [r7, #20]
 80047fc:	4313      	orrs	r3, r2
 80047fe:	618b      	str	r3, [r1, #24]

  /* Specifies the constant alpha value */
  LTDC_LAYER(hltdc, LayerIdx)->CACR &= ~(LTDC_LxCACR_CONSTA);
 8004800:	68fb      	ldr	r3, [r7, #12]
 8004802:	681b      	ldr	r3, [r3, #0]
 8004804:	461a      	mov	r2, r3
 8004806:	687b      	ldr	r3, [r7, #4]
 8004808:	01db      	lsls	r3, r3, #7
 800480a:	4413      	add	r3, r2
 800480c:	3384      	adds	r3, #132	; 0x84
 800480e:	695b      	ldr	r3, [r3, #20]
 8004810:	68fa      	ldr	r2, [r7, #12]
 8004812:	6812      	ldr	r2, [r2, #0]
 8004814:	4611      	mov	r1, r2
 8004816:	687a      	ldr	r2, [r7, #4]
 8004818:	01d2      	lsls	r2, r2, #7
 800481a:	440a      	add	r2, r1
 800481c:	3284      	adds	r2, #132	; 0x84
 800481e:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 8004822:	6153      	str	r3, [r2, #20]
  LTDC_LAYER(hltdc, LayerIdx)->CACR = (pLayerCfg->Alpha);
 8004824:	68fb      	ldr	r3, [r7, #12]
 8004826:	681b      	ldr	r3, [r3, #0]
 8004828:	461a      	mov	r2, r3
 800482a:	687b      	ldr	r3, [r7, #4]
 800482c:	01db      	lsls	r3, r3, #7
 800482e:	4413      	add	r3, r2
 8004830:	3384      	adds	r3, #132	; 0x84
 8004832:	461a      	mov	r2, r3
 8004834:	68bb      	ldr	r3, [r7, #8]
 8004836:	695b      	ldr	r3, [r3, #20]
 8004838:	6153      	str	r3, [r2, #20]

  /* Specifies the blending factors */
  LTDC_LAYER(hltdc, LayerIdx)->BFCR &= ~(LTDC_LxBFCR_BF2 | LTDC_LxBFCR_BF1);
 800483a:	68fb      	ldr	r3, [r7, #12]
 800483c:	681b      	ldr	r3, [r3, #0]
 800483e:	461a      	mov	r2, r3
 8004840:	687b      	ldr	r3, [r7, #4]
 8004842:	01db      	lsls	r3, r3, #7
 8004844:	4413      	add	r3, r2
 8004846:	3384      	adds	r3, #132	; 0x84
 8004848:	69da      	ldr	r2, [r3, #28]
 800484a:	68fb      	ldr	r3, [r7, #12]
 800484c:	681b      	ldr	r3, [r3, #0]
 800484e:	4619      	mov	r1, r3
 8004850:	687b      	ldr	r3, [r7, #4]
 8004852:	01db      	lsls	r3, r3, #7
 8004854:	440b      	add	r3, r1
 8004856:	3384      	adds	r3, #132	; 0x84
 8004858:	4619      	mov	r1, r3
 800485a:	4b58      	ldr	r3, [pc, #352]	; (80049bc <LTDC_SetConfig+0x32c>)
 800485c:	4013      	ands	r3, r2
 800485e:	61cb      	str	r3, [r1, #28]
  LTDC_LAYER(hltdc, LayerIdx)->BFCR = (pLayerCfg->BlendingFactor1 | pLayerCfg->BlendingFactor2);
 8004860:	68bb      	ldr	r3, [r7, #8]
 8004862:	69da      	ldr	r2, [r3, #28]
 8004864:	68bb      	ldr	r3, [r7, #8]
 8004866:	6a1b      	ldr	r3, [r3, #32]
 8004868:	68f9      	ldr	r1, [r7, #12]
 800486a:	6809      	ldr	r1, [r1, #0]
 800486c:	4608      	mov	r0, r1
 800486e:	6879      	ldr	r1, [r7, #4]
 8004870:	01c9      	lsls	r1, r1, #7
 8004872:	4401      	add	r1, r0
 8004874:	3184      	adds	r1, #132	; 0x84
 8004876:	4313      	orrs	r3, r2
 8004878:	61cb      	str	r3, [r1, #28]

  /* Configure the color frame buffer start address */
  LTDC_LAYER(hltdc, LayerIdx)->CFBAR &= ~(LTDC_LxCFBAR_CFBADD);
 800487a:	68fb      	ldr	r3, [r7, #12]
 800487c:	681b      	ldr	r3, [r3, #0]
 800487e:	461a      	mov	r2, r3
 8004880:	687b      	ldr	r3, [r7, #4]
 8004882:	01db      	lsls	r3, r3, #7
 8004884:	4413      	add	r3, r2
 8004886:	3384      	adds	r3, #132	; 0x84
 8004888:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800488a:	68fb      	ldr	r3, [r7, #12]
 800488c:	681b      	ldr	r3, [r3, #0]
 800488e:	461a      	mov	r2, r3
 8004890:	687b      	ldr	r3, [r7, #4]
 8004892:	01db      	lsls	r3, r3, #7
 8004894:	4413      	add	r3, r2
 8004896:	3384      	adds	r3, #132	; 0x84
 8004898:	461a      	mov	r2, r3
 800489a:	2300      	movs	r3, #0
 800489c:	6293      	str	r3, [r2, #40]	; 0x28
  LTDC_LAYER(hltdc, LayerIdx)->CFBAR = (pLayerCfg->FBStartAdress);
 800489e:	68fb      	ldr	r3, [r7, #12]
 80048a0:	681b      	ldr	r3, [r3, #0]
 80048a2:	461a      	mov	r2, r3
 80048a4:	687b      	ldr	r3, [r7, #4]
 80048a6:	01db      	lsls	r3, r3, #7
 80048a8:	4413      	add	r3, r2
 80048aa:	3384      	adds	r3, #132	; 0x84
 80048ac:	461a      	mov	r2, r3
 80048ae:	68bb      	ldr	r3, [r7, #8]
 80048b0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80048b2:	6293      	str	r3, [r2, #40]	; 0x28

  if (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_ARGB8888)
 80048b4:	68bb      	ldr	r3, [r7, #8]
 80048b6:	691b      	ldr	r3, [r3, #16]
 80048b8:	2b00      	cmp	r3, #0
 80048ba:	d102      	bne.n	80048c2 <LTDC_SetConfig+0x232>
  {
    tmp = 4U;
 80048bc:	2304      	movs	r3, #4
 80048be:	61fb      	str	r3, [r7, #28]
 80048c0:	e01b      	b.n	80048fa <LTDC_SetConfig+0x26a>
  }
  else if (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_RGB888)
 80048c2:	68bb      	ldr	r3, [r7, #8]
 80048c4:	691b      	ldr	r3, [r3, #16]
 80048c6:	2b01      	cmp	r3, #1
 80048c8:	d102      	bne.n	80048d0 <LTDC_SetConfig+0x240>
  {
    tmp = 3U;
 80048ca:	2303      	movs	r3, #3
 80048cc:	61fb      	str	r3, [r7, #28]
 80048ce:	e014      	b.n	80048fa <LTDC_SetConfig+0x26a>
  }
  else if ((pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_ARGB4444) || \
 80048d0:	68bb      	ldr	r3, [r7, #8]
 80048d2:	691b      	ldr	r3, [r3, #16]
 80048d4:	2b04      	cmp	r3, #4
 80048d6:	d00b      	beq.n	80048f0 <LTDC_SetConfig+0x260>
           (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_RGB565)   || \
 80048d8:	68bb      	ldr	r3, [r7, #8]
 80048da:	691b      	ldr	r3, [r3, #16]
  else if ((pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_ARGB4444) || \
 80048dc:	2b02      	cmp	r3, #2
 80048de:	d007      	beq.n	80048f0 <LTDC_SetConfig+0x260>
           (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_ARGB1555) || \
 80048e0:	68bb      	ldr	r3, [r7, #8]
 80048e2:	691b      	ldr	r3, [r3, #16]
           (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_RGB565)   || \
 80048e4:	2b03      	cmp	r3, #3
 80048e6:	d003      	beq.n	80048f0 <LTDC_SetConfig+0x260>
           (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_AL88))
 80048e8:	68bb      	ldr	r3, [r7, #8]
 80048ea:	691b      	ldr	r3, [r3, #16]
           (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_ARGB1555) || \
 80048ec:	2b07      	cmp	r3, #7
 80048ee:	d102      	bne.n	80048f6 <LTDC_SetConfig+0x266>
  {
    tmp = 2U;
 80048f0:	2302      	movs	r3, #2
 80048f2:	61fb      	str	r3, [r7, #28]
 80048f4:	e001      	b.n	80048fa <LTDC_SetConfig+0x26a>
  }
  else
  {
    tmp = 1U;
 80048f6:	2301      	movs	r3, #1
 80048f8:	61fb      	str	r3, [r7, #28]
  }

  /* Configure the color frame buffer pitch in byte */
  LTDC_LAYER(hltdc, LayerIdx)->CFBLR  &= ~(LTDC_LxCFBLR_CFBLL | LTDC_LxCFBLR_CFBP);
 80048fa:	68fb      	ldr	r3, [r7, #12]
 80048fc:	681b      	ldr	r3, [r3, #0]
 80048fe:	461a      	mov	r2, r3
 8004900:	687b      	ldr	r3, [r7, #4]
 8004902:	01db      	lsls	r3, r3, #7
 8004904:	4413      	add	r3, r2
 8004906:	3384      	adds	r3, #132	; 0x84
 8004908:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800490a:	68fa      	ldr	r2, [r7, #12]
 800490c:	6812      	ldr	r2, [r2, #0]
 800490e:	4611      	mov	r1, r2
 8004910:	687a      	ldr	r2, [r7, #4]
 8004912:	01d2      	lsls	r2, r2, #7
 8004914:	440a      	add	r2, r1
 8004916:	3284      	adds	r2, #132	; 0x84
 8004918:	f003 23e0 	and.w	r3, r3, #3758153728	; 0xe000e000
 800491c:	62d3      	str	r3, [r2, #44]	; 0x2c
  LTDC_LAYER(hltdc, LayerIdx)->CFBLR  = (((pLayerCfg->ImageWidth * tmp) << 16U) | (((pLayerCfg->WindowX1 - pLayerCfg->WindowX0) * tmp)  + 3U));
 800491e:	68bb      	ldr	r3, [r7, #8]
 8004920:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004922:	69fa      	ldr	r2, [r7, #28]
 8004924:	fb02 f303 	mul.w	r3, r2, r3
 8004928:	041a      	lsls	r2, r3, #16
 800492a:	68bb      	ldr	r3, [r7, #8]
 800492c:	6859      	ldr	r1, [r3, #4]
 800492e:	68bb      	ldr	r3, [r7, #8]
 8004930:	681b      	ldr	r3, [r3, #0]
 8004932:	1acb      	subs	r3, r1, r3
 8004934:	69f9      	ldr	r1, [r7, #28]
 8004936:	fb01 f303 	mul.w	r3, r1, r3
 800493a:	3303      	adds	r3, #3
 800493c:	68f9      	ldr	r1, [r7, #12]
 800493e:	6809      	ldr	r1, [r1, #0]
 8004940:	4608      	mov	r0, r1
 8004942:	6879      	ldr	r1, [r7, #4]
 8004944:	01c9      	lsls	r1, r1, #7
 8004946:	4401      	add	r1, r0
 8004948:	3184      	adds	r1, #132	; 0x84
 800494a:	4313      	orrs	r3, r2
 800494c:	62cb      	str	r3, [r1, #44]	; 0x2c
  /* Configure the frame buffer line number */
  LTDC_LAYER(hltdc, LayerIdx)->CFBLNR  &= ~(LTDC_LxCFBLNR_CFBLNBR);
 800494e:	68fb      	ldr	r3, [r7, #12]
 8004950:	681b      	ldr	r3, [r3, #0]
 8004952:	461a      	mov	r2, r3
 8004954:	687b      	ldr	r3, [r7, #4]
 8004956:	01db      	lsls	r3, r3, #7
 8004958:	4413      	add	r3, r2
 800495a:	3384      	adds	r3, #132	; 0x84
 800495c:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800495e:	68fb      	ldr	r3, [r7, #12]
 8004960:	681b      	ldr	r3, [r3, #0]
 8004962:	4619      	mov	r1, r3
 8004964:	687b      	ldr	r3, [r7, #4]
 8004966:	01db      	lsls	r3, r3, #7
 8004968:	440b      	add	r3, r1
 800496a:	3384      	adds	r3, #132	; 0x84
 800496c:	4619      	mov	r1, r3
 800496e:	4b14      	ldr	r3, [pc, #80]	; (80049c0 <LTDC_SetConfig+0x330>)
 8004970:	4013      	ands	r3, r2
 8004972:	630b      	str	r3, [r1, #48]	; 0x30
  LTDC_LAYER(hltdc, LayerIdx)->CFBLNR  = (pLayerCfg->ImageHeight);
 8004974:	68fb      	ldr	r3, [r7, #12]
 8004976:	681b      	ldr	r3, [r3, #0]
 8004978:	461a      	mov	r2, r3
 800497a:	687b      	ldr	r3, [r7, #4]
 800497c:	01db      	lsls	r3, r3, #7
 800497e:	4413      	add	r3, r2
 8004980:	3384      	adds	r3, #132	; 0x84
 8004982:	461a      	mov	r2, r3
 8004984:	68bb      	ldr	r3, [r7, #8]
 8004986:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004988:	6313      	str	r3, [r2, #48]	; 0x30

  /* Enable LTDC_Layer by setting LEN bit */
  LTDC_LAYER(hltdc, LayerIdx)->CR |= (uint32_t)LTDC_LxCR_LEN;
 800498a:	68fb      	ldr	r3, [r7, #12]
 800498c:	681b      	ldr	r3, [r3, #0]
 800498e:	461a      	mov	r2, r3
 8004990:	687b      	ldr	r3, [r7, #4]
 8004992:	01db      	lsls	r3, r3, #7
 8004994:	4413      	add	r3, r2
 8004996:	3384      	adds	r3, #132	; 0x84
 8004998:	681b      	ldr	r3, [r3, #0]
 800499a:	68fa      	ldr	r2, [r7, #12]
 800499c:	6812      	ldr	r2, [r2, #0]
 800499e:	4611      	mov	r1, r2
 80049a0:	687a      	ldr	r2, [r7, #4]
 80049a2:	01d2      	lsls	r2, r2, #7
 80049a4:	440a      	add	r2, r1
 80049a6:	3284      	adds	r2, #132	; 0x84
 80049a8:	f043 0301 	orr.w	r3, r3, #1
 80049ac:	6013      	str	r3, [r2, #0]
}
 80049ae:	bf00      	nop
 80049b0:	3724      	adds	r7, #36	; 0x24
 80049b2:	46bd      	mov	sp, r7
 80049b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80049b8:	4770      	bx	lr
 80049ba:	bf00      	nop
 80049bc:	fffff8f8 	.word	0xfffff8f8
 80049c0:	fffff800 	.word	0xfffff800

080049c4 <HAL_LTDCEx_StructInitFromVideoConfig>:
  * @note   The implementation of this function is taking into account the LTDC
  *         polarities inversion as described in the current LTDC specification
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_LTDCEx_StructInitFromVideoConfig(LTDC_HandleTypeDef *hltdc, DSI_VidCfgTypeDef *VidCfg)
{
 80049c4:	b480      	push	{r7}
 80049c6:	b083      	sub	sp, #12
 80049c8:	af00      	add	r7, sp, #0
 80049ca:	6078      	str	r0, [r7, #4]
 80049cc:	6039      	str	r1, [r7, #0]

  /* The following polarity is inverted:
                     LTDC_DEPOLARITY_AL <-> LTDC_DEPOLARITY_AH */

  /* Note 1 : Code in line w/ Current LTDC specification */
  hltdc->Init.DEPolarity = (VidCfg->DEPolarity == DSI_DATA_ENABLE_ACTIVE_HIGH) ? LTDC_DEPOLARITY_AL : LTDC_DEPOLARITY_AH;
 80049ce:	683b      	ldr	r3, [r7, #0]
 80049d0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80049d2:	2b00      	cmp	r3, #0
 80049d4:	d101      	bne.n	80049da <HAL_LTDCEx_StructInitFromVideoConfig+0x16>
 80049d6:	2200      	movs	r2, #0
 80049d8:	e001      	b.n	80049de <HAL_LTDCEx_StructInitFromVideoConfig+0x1a>
 80049da:	f04f 5200 	mov.w	r2, #536870912	; 0x20000000
 80049de:	687b      	ldr	r3, [r7, #4]
 80049e0:	60da      	str	r2, [r3, #12]
  hltdc->Init.VSPolarity = (VidCfg->VSPolarity == DSI_VSYNC_ACTIVE_HIGH) ? LTDC_VSPOLARITY_AH : LTDC_VSPOLARITY_AL;
 80049e2:	683b      	ldr	r3, [r7, #0]
 80049e4:	6a1b      	ldr	r3, [r3, #32]
 80049e6:	2b00      	cmp	r3, #0
 80049e8:	d102      	bne.n	80049f0 <HAL_LTDCEx_StructInitFromVideoConfig+0x2c>
 80049ea:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 80049ee:	e000      	b.n	80049f2 <HAL_LTDCEx_StructInitFromVideoConfig+0x2e>
 80049f0:	2200      	movs	r2, #0
 80049f2:	687b      	ldr	r3, [r7, #4]
 80049f4:	609a      	str	r2, [r3, #8]
  hltdc->Init.HSPolarity = (VidCfg->HSPolarity == DSI_HSYNC_ACTIVE_HIGH) ? LTDC_HSPOLARITY_AH : LTDC_HSPOLARITY_AL;
 80049f6:	683b      	ldr	r3, [r7, #0]
 80049f8:	69db      	ldr	r3, [r3, #28]
 80049fa:	2b00      	cmp	r3, #0
 80049fc:	d102      	bne.n	8004a04 <HAL_LTDCEx_StructInitFromVideoConfig+0x40>
 80049fe:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 8004a02:	e000      	b.n	8004a06 <HAL_LTDCEx_StructInitFromVideoConfig+0x42>
 8004a04:	2200      	movs	r2, #0
 8004a06:	687b      	ldr	r3, [r7, #4]
 8004a08:	605a      	str	r2, [r3, #4]
  /* hltdc->Init.DEPolarity = VidCfg->DEPolarity << 29;
     hltdc->Init.VSPolarity = VidCfg->VSPolarity << 29;
     hltdc->Init.HSPolarity = VidCfg->HSPolarity << 29; */

  /* Retrieve vertical timing parameters from DSI */
  hltdc->Init.VerticalSync       = VidCfg->VerticalSyncActive - 1U;
 8004a0a:	683b      	ldr	r3, [r7, #0]
 8004a0c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004a0e:	1e5a      	subs	r2, r3, #1
 8004a10:	687b      	ldr	r3, [r7, #4]
 8004a12:	619a      	str	r2, [r3, #24]
  hltdc->Init.AccumulatedVBP     = VidCfg->VerticalSyncActive + VidCfg->VerticalBackPorch - 1U;
 8004a14:	683b      	ldr	r3, [r7, #0]
 8004a16:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8004a18:	683b      	ldr	r3, [r7, #0]
 8004a1a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004a1c:	4413      	add	r3, r2
 8004a1e:	1e5a      	subs	r2, r3, #1
 8004a20:	687b      	ldr	r3, [r7, #4]
 8004a22:	621a      	str	r2, [r3, #32]
  hltdc->Init.AccumulatedActiveH = VidCfg->VerticalSyncActive + VidCfg->VerticalBackPorch + VidCfg->VerticalActive - 1U;
 8004a24:	683b      	ldr	r3, [r7, #0]
 8004a26:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8004a28:	683b      	ldr	r3, [r7, #0]
 8004a2a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004a2c:	441a      	add	r2, r3
 8004a2e:	683b      	ldr	r3, [r7, #0]
 8004a30:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004a32:	4413      	add	r3, r2
 8004a34:	1e5a      	subs	r2, r3, #1
 8004a36:	687b      	ldr	r3, [r7, #4]
 8004a38:	629a      	str	r2, [r3, #40]	; 0x28
  hltdc->Init.TotalHeigh         = VidCfg->VerticalSyncActive + VidCfg->VerticalBackPorch + VidCfg->VerticalActive + VidCfg->VerticalFrontPorch - 1U;
 8004a3a:	683b      	ldr	r3, [r7, #0]
 8004a3c:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8004a3e:	683b      	ldr	r3, [r7, #0]
 8004a40:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004a42:	441a      	add	r2, r3
 8004a44:	683b      	ldr	r3, [r7, #0]
 8004a46:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004a48:	441a      	add	r2, r3
 8004a4a:	683b      	ldr	r3, [r7, #0]
 8004a4c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004a4e:	4413      	add	r3, r2
 8004a50:	1e5a      	subs	r2, r3, #1
 8004a52:	687b      	ldr	r3, [r7, #4]
 8004a54:	631a      	str	r2, [r3, #48]	; 0x30

  return HAL_OK;
 8004a56:	2300      	movs	r3, #0
}
 8004a58:	4618      	mov	r0, r3
 8004a5a:	370c      	adds	r7, #12
 8004a5c:	46bd      	mov	sp, r7
 8004a5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a62:	4770      	bx	lr

08004a64 <HAL_PWREx_EnableOverDrive>:
  *         During the Over-drive switch activation, no peripheral clocks should be enabled.   
  *         The peripheral clocks must be enabled once the Over-drive mode is activated.   
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PWREx_EnableOverDrive(void)
{
 8004a64:	b580      	push	{r7, lr}
 8004a66:	b082      	sub	sp, #8
 8004a68:	af00      	add	r7, sp, #0
  uint32_t tickstart = 0;
 8004a6a:	2300      	movs	r3, #0
 8004a6c:	607b      	str	r3, [r7, #4]

  __HAL_RCC_PWR_CLK_ENABLE();
 8004a6e:	4b23      	ldr	r3, [pc, #140]	; (8004afc <HAL_PWREx_EnableOverDrive+0x98>)
 8004a70:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004a72:	4a22      	ldr	r2, [pc, #136]	; (8004afc <HAL_PWREx_EnableOverDrive+0x98>)
 8004a74:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8004a78:	6413      	str	r3, [r2, #64]	; 0x40
 8004a7a:	4b20      	ldr	r3, [pc, #128]	; (8004afc <HAL_PWREx_EnableOverDrive+0x98>)
 8004a7c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004a7e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004a82:	603b      	str	r3, [r7, #0]
 8004a84:	683b      	ldr	r3, [r7, #0]
  
  /* Enable the Over-drive to extend the clock frequency to 216 MHz */
  __HAL_PWR_OVERDRIVE_ENABLE();
 8004a86:	4b1e      	ldr	r3, [pc, #120]	; (8004b00 <HAL_PWREx_EnableOverDrive+0x9c>)
 8004a88:	681b      	ldr	r3, [r3, #0]
 8004a8a:	4a1d      	ldr	r2, [pc, #116]	; (8004b00 <HAL_PWREx_EnableOverDrive+0x9c>)
 8004a8c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004a90:	6013      	str	r3, [r2, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8004a92:	f7fd ff85 	bl	80029a0 <HAL_GetTick>
 8004a96:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 8004a98:	e009      	b.n	8004aae <HAL_PWREx_EnableOverDrive+0x4a>
  {
    if((HAL_GetTick() - tickstart ) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 8004a9a:	f7fd ff81 	bl	80029a0 <HAL_GetTick>
 8004a9e:	4602      	mov	r2, r0
 8004aa0:	687b      	ldr	r3, [r7, #4]
 8004aa2:	1ad3      	subs	r3, r2, r3
 8004aa4:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8004aa8:	d901      	bls.n	8004aae <HAL_PWREx_EnableOverDrive+0x4a>
    {
      return HAL_TIMEOUT;
 8004aaa:	2303      	movs	r3, #3
 8004aac:	e022      	b.n	8004af4 <HAL_PWREx_EnableOverDrive+0x90>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 8004aae:	4b14      	ldr	r3, [pc, #80]	; (8004b00 <HAL_PWREx_EnableOverDrive+0x9c>)
 8004ab0:	685b      	ldr	r3, [r3, #4]
 8004ab2:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8004ab6:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8004aba:	d1ee      	bne.n	8004a9a <HAL_PWREx_EnableOverDrive+0x36>
    }
  }
  
  /* Enable the Over-drive switch */
  __HAL_PWR_OVERDRIVESWITCHING_ENABLE();
 8004abc:	4b10      	ldr	r3, [pc, #64]	; (8004b00 <HAL_PWREx_EnableOverDrive+0x9c>)
 8004abe:	681b      	ldr	r3, [r3, #0]
 8004ac0:	4a0f      	ldr	r2, [pc, #60]	; (8004b00 <HAL_PWREx_EnableOverDrive+0x9c>)
 8004ac2:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8004ac6:	6013      	str	r3, [r2, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8004ac8:	f7fd ff6a 	bl	80029a0 <HAL_GetTick>
 8004acc:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 8004ace:	e009      	b.n	8004ae4 <HAL_PWREx_EnableOverDrive+0x80>
  {
    if((HAL_GetTick() - tickstart ) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 8004ad0:	f7fd ff66 	bl	80029a0 <HAL_GetTick>
 8004ad4:	4602      	mov	r2, r0
 8004ad6:	687b      	ldr	r3, [r7, #4]
 8004ad8:	1ad3      	subs	r3, r2, r3
 8004ada:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8004ade:	d901      	bls.n	8004ae4 <HAL_PWREx_EnableOverDrive+0x80>
    {
      return HAL_TIMEOUT;
 8004ae0:	2303      	movs	r3, #3
 8004ae2:	e007      	b.n	8004af4 <HAL_PWREx_EnableOverDrive+0x90>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 8004ae4:	4b06      	ldr	r3, [pc, #24]	; (8004b00 <HAL_PWREx_EnableOverDrive+0x9c>)
 8004ae6:	685b      	ldr	r3, [r3, #4]
 8004ae8:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004aec:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8004af0:	d1ee      	bne.n	8004ad0 <HAL_PWREx_EnableOverDrive+0x6c>
    }
  } 
  return HAL_OK;
 8004af2:	2300      	movs	r3, #0
}
 8004af4:	4618      	mov	r0, r3
 8004af6:	3708      	adds	r7, #8
 8004af8:	46bd      	mov	sp, r7
 8004afa:	bd80      	pop	{r7, pc}
 8004afc:	40023800 	.word	0x40023800
 8004b00:	40007000 	.word	0x40007000

08004b04 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8004b04:	b580      	push	{r7, lr}
 8004b06:	b086      	sub	sp, #24
 8004b08:	af00      	add	r7, sp, #0
 8004b0a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  FlagStatus pwrclkchanged = RESET;
 8004b0c:	2300      	movs	r3, #0
 8004b0e:	75fb      	strb	r3, [r7, #23]

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8004b10:	687b      	ldr	r3, [r7, #4]
 8004b12:	2b00      	cmp	r3, #0
 8004b14:	d101      	bne.n	8004b1a <HAL_RCC_OscConfig+0x16>
  {
    return HAL_ERROR;
 8004b16:	2301      	movs	r3, #1
 8004b18:	e29b      	b.n	8005052 <HAL_RCC_OscConfig+0x54e>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8004b1a:	687b      	ldr	r3, [r7, #4]
 8004b1c:	681b      	ldr	r3, [r3, #0]
 8004b1e:	f003 0301 	and.w	r3, r3, #1
 8004b22:	2b00      	cmp	r3, #0
 8004b24:	f000 8087 	beq.w	8004c36 <HAL_RCC_OscConfig+0x132>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL, It can not be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8004b28:	4b96      	ldr	r3, [pc, #600]	; (8004d84 <HAL_RCC_OscConfig+0x280>)
 8004b2a:	689b      	ldr	r3, [r3, #8]
 8004b2c:	f003 030c 	and.w	r3, r3, #12
 8004b30:	2b04      	cmp	r3, #4
 8004b32:	d00c      	beq.n	8004b4e <HAL_RCC_OscConfig+0x4a>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8004b34:	4b93      	ldr	r3, [pc, #588]	; (8004d84 <HAL_RCC_OscConfig+0x280>)
 8004b36:	689b      	ldr	r3, [r3, #8]
 8004b38:	f003 030c 	and.w	r3, r3, #12
 8004b3c:	2b08      	cmp	r3, #8
 8004b3e:	d112      	bne.n	8004b66 <HAL_RCC_OscConfig+0x62>
 8004b40:	4b90      	ldr	r3, [pc, #576]	; (8004d84 <HAL_RCC_OscConfig+0x280>)
 8004b42:	685b      	ldr	r3, [r3, #4]
 8004b44:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8004b48:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8004b4c:	d10b      	bne.n	8004b66 <HAL_RCC_OscConfig+0x62>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004b4e:	4b8d      	ldr	r3, [pc, #564]	; (8004d84 <HAL_RCC_OscConfig+0x280>)
 8004b50:	681b      	ldr	r3, [r3, #0]
 8004b52:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004b56:	2b00      	cmp	r3, #0
 8004b58:	d06c      	beq.n	8004c34 <HAL_RCC_OscConfig+0x130>
 8004b5a:	687b      	ldr	r3, [r7, #4]
 8004b5c:	685b      	ldr	r3, [r3, #4]
 8004b5e:	2b00      	cmp	r3, #0
 8004b60:	d168      	bne.n	8004c34 <HAL_RCC_OscConfig+0x130>
      {
        return HAL_ERROR;
 8004b62:	2301      	movs	r3, #1
 8004b64:	e275      	b.n	8005052 <HAL_RCC_OscConfig+0x54e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8004b66:	687b      	ldr	r3, [r7, #4]
 8004b68:	685b      	ldr	r3, [r3, #4]
 8004b6a:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8004b6e:	d106      	bne.n	8004b7e <HAL_RCC_OscConfig+0x7a>
 8004b70:	4b84      	ldr	r3, [pc, #528]	; (8004d84 <HAL_RCC_OscConfig+0x280>)
 8004b72:	681b      	ldr	r3, [r3, #0]
 8004b74:	4a83      	ldr	r2, [pc, #524]	; (8004d84 <HAL_RCC_OscConfig+0x280>)
 8004b76:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004b7a:	6013      	str	r3, [r2, #0]
 8004b7c:	e02e      	b.n	8004bdc <HAL_RCC_OscConfig+0xd8>
 8004b7e:	687b      	ldr	r3, [r7, #4]
 8004b80:	685b      	ldr	r3, [r3, #4]
 8004b82:	2b00      	cmp	r3, #0
 8004b84:	d10c      	bne.n	8004ba0 <HAL_RCC_OscConfig+0x9c>
 8004b86:	4b7f      	ldr	r3, [pc, #508]	; (8004d84 <HAL_RCC_OscConfig+0x280>)
 8004b88:	681b      	ldr	r3, [r3, #0]
 8004b8a:	4a7e      	ldr	r2, [pc, #504]	; (8004d84 <HAL_RCC_OscConfig+0x280>)
 8004b8c:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8004b90:	6013      	str	r3, [r2, #0]
 8004b92:	4b7c      	ldr	r3, [pc, #496]	; (8004d84 <HAL_RCC_OscConfig+0x280>)
 8004b94:	681b      	ldr	r3, [r3, #0]
 8004b96:	4a7b      	ldr	r2, [pc, #492]	; (8004d84 <HAL_RCC_OscConfig+0x280>)
 8004b98:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8004b9c:	6013      	str	r3, [r2, #0]
 8004b9e:	e01d      	b.n	8004bdc <HAL_RCC_OscConfig+0xd8>
 8004ba0:	687b      	ldr	r3, [r7, #4]
 8004ba2:	685b      	ldr	r3, [r3, #4]
 8004ba4:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8004ba8:	d10c      	bne.n	8004bc4 <HAL_RCC_OscConfig+0xc0>
 8004baa:	4b76      	ldr	r3, [pc, #472]	; (8004d84 <HAL_RCC_OscConfig+0x280>)
 8004bac:	681b      	ldr	r3, [r3, #0]
 8004bae:	4a75      	ldr	r2, [pc, #468]	; (8004d84 <HAL_RCC_OscConfig+0x280>)
 8004bb0:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8004bb4:	6013      	str	r3, [r2, #0]
 8004bb6:	4b73      	ldr	r3, [pc, #460]	; (8004d84 <HAL_RCC_OscConfig+0x280>)
 8004bb8:	681b      	ldr	r3, [r3, #0]
 8004bba:	4a72      	ldr	r2, [pc, #456]	; (8004d84 <HAL_RCC_OscConfig+0x280>)
 8004bbc:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004bc0:	6013      	str	r3, [r2, #0]
 8004bc2:	e00b      	b.n	8004bdc <HAL_RCC_OscConfig+0xd8>
 8004bc4:	4b6f      	ldr	r3, [pc, #444]	; (8004d84 <HAL_RCC_OscConfig+0x280>)
 8004bc6:	681b      	ldr	r3, [r3, #0]
 8004bc8:	4a6e      	ldr	r2, [pc, #440]	; (8004d84 <HAL_RCC_OscConfig+0x280>)
 8004bca:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8004bce:	6013      	str	r3, [r2, #0]
 8004bd0:	4b6c      	ldr	r3, [pc, #432]	; (8004d84 <HAL_RCC_OscConfig+0x280>)
 8004bd2:	681b      	ldr	r3, [r3, #0]
 8004bd4:	4a6b      	ldr	r2, [pc, #428]	; (8004d84 <HAL_RCC_OscConfig+0x280>)
 8004bd6:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8004bda:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8004bdc:	687b      	ldr	r3, [r7, #4]
 8004bde:	685b      	ldr	r3, [r3, #4]
 8004be0:	2b00      	cmp	r3, #0
 8004be2:	d013      	beq.n	8004c0c <HAL_RCC_OscConfig+0x108>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004be4:	f7fd fedc 	bl	80029a0 <HAL_GetTick>
 8004be8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004bea:	e008      	b.n	8004bfe <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8004bec:	f7fd fed8 	bl	80029a0 <HAL_GetTick>
 8004bf0:	4602      	mov	r2, r0
 8004bf2:	693b      	ldr	r3, [r7, #16]
 8004bf4:	1ad3      	subs	r3, r2, r3
 8004bf6:	2b64      	cmp	r3, #100	; 0x64
 8004bf8:	d901      	bls.n	8004bfe <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8004bfa:	2303      	movs	r3, #3
 8004bfc:	e229      	b.n	8005052 <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004bfe:	4b61      	ldr	r3, [pc, #388]	; (8004d84 <HAL_RCC_OscConfig+0x280>)
 8004c00:	681b      	ldr	r3, [r3, #0]
 8004c02:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004c06:	2b00      	cmp	r3, #0
 8004c08:	d0f0      	beq.n	8004bec <HAL_RCC_OscConfig+0xe8>
 8004c0a:	e014      	b.n	8004c36 <HAL_RCC_OscConfig+0x132>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004c0c:	f7fd fec8 	bl	80029a0 <HAL_GetTick>
 8004c10:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8004c12:	e008      	b.n	8004c26 <HAL_RCC_OscConfig+0x122>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8004c14:	f7fd fec4 	bl	80029a0 <HAL_GetTick>
 8004c18:	4602      	mov	r2, r0
 8004c1a:	693b      	ldr	r3, [r7, #16]
 8004c1c:	1ad3      	subs	r3, r2, r3
 8004c1e:	2b64      	cmp	r3, #100	; 0x64
 8004c20:	d901      	bls.n	8004c26 <HAL_RCC_OscConfig+0x122>
          {
            return HAL_TIMEOUT;
 8004c22:	2303      	movs	r3, #3
 8004c24:	e215      	b.n	8005052 <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8004c26:	4b57      	ldr	r3, [pc, #348]	; (8004d84 <HAL_RCC_OscConfig+0x280>)
 8004c28:	681b      	ldr	r3, [r3, #0]
 8004c2a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004c2e:	2b00      	cmp	r3, #0
 8004c30:	d1f0      	bne.n	8004c14 <HAL_RCC_OscConfig+0x110>
 8004c32:	e000      	b.n	8004c36 <HAL_RCC_OscConfig+0x132>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004c34:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8004c36:	687b      	ldr	r3, [r7, #4]
 8004c38:	681b      	ldr	r3, [r3, #0]
 8004c3a:	f003 0302 	and.w	r3, r3, #2
 8004c3e:	2b00      	cmp	r3, #0
 8004c40:	d069      	beq.n	8004d16 <HAL_RCC_OscConfig+0x212>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8004c42:	4b50      	ldr	r3, [pc, #320]	; (8004d84 <HAL_RCC_OscConfig+0x280>)
 8004c44:	689b      	ldr	r3, [r3, #8]
 8004c46:	f003 030c 	and.w	r3, r3, #12
 8004c4a:	2b00      	cmp	r3, #0
 8004c4c:	d00b      	beq.n	8004c66 <HAL_RCC_OscConfig+0x162>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8004c4e:	4b4d      	ldr	r3, [pc, #308]	; (8004d84 <HAL_RCC_OscConfig+0x280>)
 8004c50:	689b      	ldr	r3, [r3, #8]
 8004c52:	f003 030c 	and.w	r3, r3, #12
 8004c56:	2b08      	cmp	r3, #8
 8004c58:	d11c      	bne.n	8004c94 <HAL_RCC_OscConfig+0x190>
 8004c5a:	4b4a      	ldr	r3, [pc, #296]	; (8004d84 <HAL_RCC_OscConfig+0x280>)
 8004c5c:	685b      	ldr	r3, [r3, #4]
 8004c5e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8004c62:	2b00      	cmp	r3, #0
 8004c64:	d116      	bne.n	8004c94 <HAL_RCC_OscConfig+0x190>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8004c66:	4b47      	ldr	r3, [pc, #284]	; (8004d84 <HAL_RCC_OscConfig+0x280>)
 8004c68:	681b      	ldr	r3, [r3, #0]
 8004c6a:	f003 0302 	and.w	r3, r3, #2
 8004c6e:	2b00      	cmp	r3, #0
 8004c70:	d005      	beq.n	8004c7e <HAL_RCC_OscConfig+0x17a>
 8004c72:	687b      	ldr	r3, [r7, #4]
 8004c74:	68db      	ldr	r3, [r3, #12]
 8004c76:	2b01      	cmp	r3, #1
 8004c78:	d001      	beq.n	8004c7e <HAL_RCC_OscConfig+0x17a>
      {
        return HAL_ERROR;
 8004c7a:	2301      	movs	r3, #1
 8004c7c:	e1e9      	b.n	8005052 <HAL_RCC_OscConfig+0x54e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004c7e:	4b41      	ldr	r3, [pc, #260]	; (8004d84 <HAL_RCC_OscConfig+0x280>)
 8004c80:	681b      	ldr	r3, [r3, #0]
 8004c82:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8004c86:	687b      	ldr	r3, [r7, #4]
 8004c88:	691b      	ldr	r3, [r3, #16]
 8004c8a:	00db      	lsls	r3, r3, #3
 8004c8c:	493d      	ldr	r1, [pc, #244]	; (8004d84 <HAL_RCC_OscConfig+0x280>)
 8004c8e:	4313      	orrs	r3, r2
 8004c90:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8004c92:	e040      	b.n	8004d16 <HAL_RCC_OscConfig+0x212>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8004c94:	687b      	ldr	r3, [r7, #4]
 8004c96:	68db      	ldr	r3, [r3, #12]
 8004c98:	2b00      	cmp	r3, #0
 8004c9a:	d023      	beq.n	8004ce4 <HAL_RCC_OscConfig+0x1e0>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8004c9c:	4b39      	ldr	r3, [pc, #228]	; (8004d84 <HAL_RCC_OscConfig+0x280>)
 8004c9e:	681b      	ldr	r3, [r3, #0]
 8004ca0:	4a38      	ldr	r2, [pc, #224]	; (8004d84 <HAL_RCC_OscConfig+0x280>)
 8004ca2:	f043 0301 	orr.w	r3, r3, #1
 8004ca6:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004ca8:	f7fd fe7a 	bl	80029a0 <HAL_GetTick>
 8004cac:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004cae:	e008      	b.n	8004cc2 <HAL_RCC_OscConfig+0x1be>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8004cb0:	f7fd fe76 	bl	80029a0 <HAL_GetTick>
 8004cb4:	4602      	mov	r2, r0
 8004cb6:	693b      	ldr	r3, [r7, #16]
 8004cb8:	1ad3      	subs	r3, r2, r3
 8004cba:	2b02      	cmp	r3, #2
 8004cbc:	d901      	bls.n	8004cc2 <HAL_RCC_OscConfig+0x1be>
          {
            return HAL_TIMEOUT;
 8004cbe:	2303      	movs	r3, #3
 8004cc0:	e1c7      	b.n	8005052 <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004cc2:	4b30      	ldr	r3, [pc, #192]	; (8004d84 <HAL_RCC_OscConfig+0x280>)
 8004cc4:	681b      	ldr	r3, [r3, #0]
 8004cc6:	f003 0302 	and.w	r3, r3, #2
 8004cca:	2b00      	cmp	r3, #0
 8004ccc:	d0f0      	beq.n	8004cb0 <HAL_RCC_OscConfig+0x1ac>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004cce:	4b2d      	ldr	r3, [pc, #180]	; (8004d84 <HAL_RCC_OscConfig+0x280>)
 8004cd0:	681b      	ldr	r3, [r3, #0]
 8004cd2:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8004cd6:	687b      	ldr	r3, [r7, #4]
 8004cd8:	691b      	ldr	r3, [r3, #16]
 8004cda:	00db      	lsls	r3, r3, #3
 8004cdc:	4929      	ldr	r1, [pc, #164]	; (8004d84 <HAL_RCC_OscConfig+0x280>)
 8004cde:	4313      	orrs	r3, r2
 8004ce0:	600b      	str	r3, [r1, #0]
 8004ce2:	e018      	b.n	8004d16 <HAL_RCC_OscConfig+0x212>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8004ce4:	4b27      	ldr	r3, [pc, #156]	; (8004d84 <HAL_RCC_OscConfig+0x280>)
 8004ce6:	681b      	ldr	r3, [r3, #0]
 8004ce8:	4a26      	ldr	r2, [pc, #152]	; (8004d84 <HAL_RCC_OscConfig+0x280>)
 8004cea:	f023 0301 	bic.w	r3, r3, #1
 8004cee:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004cf0:	f7fd fe56 	bl	80029a0 <HAL_GetTick>
 8004cf4:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8004cf6:	e008      	b.n	8004d0a <HAL_RCC_OscConfig+0x206>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8004cf8:	f7fd fe52 	bl	80029a0 <HAL_GetTick>
 8004cfc:	4602      	mov	r2, r0
 8004cfe:	693b      	ldr	r3, [r7, #16]
 8004d00:	1ad3      	subs	r3, r2, r3
 8004d02:	2b02      	cmp	r3, #2
 8004d04:	d901      	bls.n	8004d0a <HAL_RCC_OscConfig+0x206>
          {
            return HAL_TIMEOUT;
 8004d06:	2303      	movs	r3, #3
 8004d08:	e1a3      	b.n	8005052 <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8004d0a:	4b1e      	ldr	r3, [pc, #120]	; (8004d84 <HAL_RCC_OscConfig+0x280>)
 8004d0c:	681b      	ldr	r3, [r3, #0]
 8004d0e:	f003 0302 	and.w	r3, r3, #2
 8004d12:	2b00      	cmp	r3, #0
 8004d14:	d1f0      	bne.n	8004cf8 <HAL_RCC_OscConfig+0x1f4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8004d16:	687b      	ldr	r3, [r7, #4]
 8004d18:	681b      	ldr	r3, [r3, #0]
 8004d1a:	f003 0308 	and.w	r3, r3, #8
 8004d1e:	2b00      	cmp	r3, #0
 8004d20:	d038      	beq.n	8004d94 <HAL_RCC_OscConfig+0x290>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8004d22:	687b      	ldr	r3, [r7, #4]
 8004d24:	695b      	ldr	r3, [r3, #20]
 8004d26:	2b00      	cmp	r3, #0
 8004d28:	d019      	beq.n	8004d5e <HAL_RCC_OscConfig+0x25a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8004d2a:	4b16      	ldr	r3, [pc, #88]	; (8004d84 <HAL_RCC_OscConfig+0x280>)
 8004d2c:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8004d2e:	4a15      	ldr	r2, [pc, #84]	; (8004d84 <HAL_RCC_OscConfig+0x280>)
 8004d30:	f043 0301 	orr.w	r3, r3, #1
 8004d34:	6753      	str	r3, [r2, #116]	; 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004d36:	f7fd fe33 	bl	80029a0 <HAL_GetTick>
 8004d3a:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8004d3c:	e008      	b.n	8004d50 <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8004d3e:	f7fd fe2f 	bl	80029a0 <HAL_GetTick>
 8004d42:	4602      	mov	r2, r0
 8004d44:	693b      	ldr	r3, [r7, #16]
 8004d46:	1ad3      	subs	r3, r2, r3
 8004d48:	2b02      	cmp	r3, #2
 8004d4a:	d901      	bls.n	8004d50 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8004d4c:	2303      	movs	r3, #3
 8004d4e:	e180      	b.n	8005052 <HAL_RCC_OscConfig+0x54e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8004d50:	4b0c      	ldr	r3, [pc, #48]	; (8004d84 <HAL_RCC_OscConfig+0x280>)
 8004d52:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8004d54:	f003 0302 	and.w	r3, r3, #2
 8004d58:	2b00      	cmp	r3, #0
 8004d5a:	d0f0      	beq.n	8004d3e <HAL_RCC_OscConfig+0x23a>
 8004d5c:	e01a      	b.n	8004d94 <HAL_RCC_OscConfig+0x290>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8004d5e:	4b09      	ldr	r3, [pc, #36]	; (8004d84 <HAL_RCC_OscConfig+0x280>)
 8004d60:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8004d62:	4a08      	ldr	r2, [pc, #32]	; (8004d84 <HAL_RCC_OscConfig+0x280>)
 8004d64:	f023 0301 	bic.w	r3, r3, #1
 8004d68:	6753      	str	r3, [r2, #116]	; 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004d6a:	f7fd fe19 	bl	80029a0 <HAL_GetTick>
 8004d6e:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8004d70:	e00a      	b.n	8004d88 <HAL_RCC_OscConfig+0x284>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8004d72:	f7fd fe15 	bl	80029a0 <HAL_GetTick>
 8004d76:	4602      	mov	r2, r0
 8004d78:	693b      	ldr	r3, [r7, #16]
 8004d7a:	1ad3      	subs	r3, r2, r3
 8004d7c:	2b02      	cmp	r3, #2
 8004d7e:	d903      	bls.n	8004d88 <HAL_RCC_OscConfig+0x284>
        {
          return HAL_TIMEOUT;
 8004d80:	2303      	movs	r3, #3
 8004d82:	e166      	b.n	8005052 <HAL_RCC_OscConfig+0x54e>
 8004d84:	40023800 	.word	0x40023800
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8004d88:	4b92      	ldr	r3, [pc, #584]	; (8004fd4 <HAL_RCC_OscConfig+0x4d0>)
 8004d8a:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8004d8c:	f003 0302 	and.w	r3, r3, #2
 8004d90:	2b00      	cmp	r3, #0
 8004d92:	d1ee      	bne.n	8004d72 <HAL_RCC_OscConfig+0x26e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8004d94:	687b      	ldr	r3, [r7, #4]
 8004d96:	681b      	ldr	r3, [r3, #0]
 8004d98:	f003 0304 	and.w	r3, r3, #4
 8004d9c:	2b00      	cmp	r3, #0
 8004d9e:	f000 80a4 	beq.w	8004eea <HAL_RCC_OscConfig+0x3e6>
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8004da2:	4b8c      	ldr	r3, [pc, #560]	; (8004fd4 <HAL_RCC_OscConfig+0x4d0>)
 8004da4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004da6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004daa:	2b00      	cmp	r3, #0
 8004dac:	d10d      	bne.n	8004dca <HAL_RCC_OscConfig+0x2c6>
    {
      /* Enable Power Clock*/
      __HAL_RCC_PWR_CLK_ENABLE();
 8004dae:	4b89      	ldr	r3, [pc, #548]	; (8004fd4 <HAL_RCC_OscConfig+0x4d0>)
 8004db0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004db2:	4a88      	ldr	r2, [pc, #544]	; (8004fd4 <HAL_RCC_OscConfig+0x4d0>)
 8004db4:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8004db8:	6413      	str	r3, [r2, #64]	; 0x40
 8004dba:	4b86      	ldr	r3, [pc, #536]	; (8004fd4 <HAL_RCC_OscConfig+0x4d0>)
 8004dbc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004dbe:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004dc2:	60bb      	str	r3, [r7, #8]
 8004dc4:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8004dc6:	2301      	movs	r3, #1
 8004dc8:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8004dca:	4b83      	ldr	r3, [pc, #524]	; (8004fd8 <HAL_RCC_OscConfig+0x4d4>)
 8004dcc:	681b      	ldr	r3, [r3, #0]
 8004dce:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004dd2:	2b00      	cmp	r3, #0
 8004dd4:	d118      	bne.n	8004e08 <HAL_RCC_OscConfig+0x304>
    {
      /* Enable write access to Backup domain */
      PWR->CR1 |= PWR_CR1_DBP;
 8004dd6:	4b80      	ldr	r3, [pc, #512]	; (8004fd8 <HAL_RCC_OscConfig+0x4d4>)
 8004dd8:	681b      	ldr	r3, [r3, #0]
 8004dda:	4a7f      	ldr	r2, [pc, #508]	; (8004fd8 <HAL_RCC_OscConfig+0x4d4>)
 8004ddc:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004de0:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8004de2:	f7fd fddd 	bl	80029a0 <HAL_GetTick>
 8004de6:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8004de8:	e008      	b.n	8004dfc <HAL_RCC_OscConfig+0x2f8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004dea:	f7fd fdd9 	bl	80029a0 <HAL_GetTick>
 8004dee:	4602      	mov	r2, r0
 8004df0:	693b      	ldr	r3, [r7, #16]
 8004df2:	1ad3      	subs	r3, r2, r3
 8004df4:	2b64      	cmp	r3, #100	; 0x64
 8004df6:	d901      	bls.n	8004dfc <HAL_RCC_OscConfig+0x2f8>
        {
          return HAL_TIMEOUT;
 8004df8:	2303      	movs	r3, #3
 8004dfa:	e12a      	b.n	8005052 <HAL_RCC_OscConfig+0x54e>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8004dfc:	4b76      	ldr	r3, [pc, #472]	; (8004fd8 <HAL_RCC_OscConfig+0x4d4>)
 8004dfe:	681b      	ldr	r3, [r3, #0]
 8004e00:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004e04:	2b00      	cmp	r3, #0
 8004e06:	d0f0      	beq.n	8004dea <HAL_RCC_OscConfig+0x2e6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8004e08:	687b      	ldr	r3, [r7, #4]
 8004e0a:	689b      	ldr	r3, [r3, #8]
 8004e0c:	2b01      	cmp	r3, #1
 8004e0e:	d106      	bne.n	8004e1e <HAL_RCC_OscConfig+0x31a>
 8004e10:	4b70      	ldr	r3, [pc, #448]	; (8004fd4 <HAL_RCC_OscConfig+0x4d0>)
 8004e12:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004e14:	4a6f      	ldr	r2, [pc, #444]	; (8004fd4 <HAL_RCC_OscConfig+0x4d0>)
 8004e16:	f043 0301 	orr.w	r3, r3, #1
 8004e1a:	6713      	str	r3, [r2, #112]	; 0x70
 8004e1c:	e02d      	b.n	8004e7a <HAL_RCC_OscConfig+0x376>
 8004e1e:	687b      	ldr	r3, [r7, #4]
 8004e20:	689b      	ldr	r3, [r3, #8]
 8004e22:	2b00      	cmp	r3, #0
 8004e24:	d10c      	bne.n	8004e40 <HAL_RCC_OscConfig+0x33c>
 8004e26:	4b6b      	ldr	r3, [pc, #428]	; (8004fd4 <HAL_RCC_OscConfig+0x4d0>)
 8004e28:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004e2a:	4a6a      	ldr	r2, [pc, #424]	; (8004fd4 <HAL_RCC_OscConfig+0x4d0>)
 8004e2c:	f023 0301 	bic.w	r3, r3, #1
 8004e30:	6713      	str	r3, [r2, #112]	; 0x70
 8004e32:	4b68      	ldr	r3, [pc, #416]	; (8004fd4 <HAL_RCC_OscConfig+0x4d0>)
 8004e34:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004e36:	4a67      	ldr	r2, [pc, #412]	; (8004fd4 <HAL_RCC_OscConfig+0x4d0>)
 8004e38:	f023 0304 	bic.w	r3, r3, #4
 8004e3c:	6713      	str	r3, [r2, #112]	; 0x70
 8004e3e:	e01c      	b.n	8004e7a <HAL_RCC_OscConfig+0x376>
 8004e40:	687b      	ldr	r3, [r7, #4]
 8004e42:	689b      	ldr	r3, [r3, #8]
 8004e44:	2b05      	cmp	r3, #5
 8004e46:	d10c      	bne.n	8004e62 <HAL_RCC_OscConfig+0x35e>
 8004e48:	4b62      	ldr	r3, [pc, #392]	; (8004fd4 <HAL_RCC_OscConfig+0x4d0>)
 8004e4a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004e4c:	4a61      	ldr	r2, [pc, #388]	; (8004fd4 <HAL_RCC_OscConfig+0x4d0>)
 8004e4e:	f043 0304 	orr.w	r3, r3, #4
 8004e52:	6713      	str	r3, [r2, #112]	; 0x70
 8004e54:	4b5f      	ldr	r3, [pc, #380]	; (8004fd4 <HAL_RCC_OscConfig+0x4d0>)
 8004e56:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004e58:	4a5e      	ldr	r2, [pc, #376]	; (8004fd4 <HAL_RCC_OscConfig+0x4d0>)
 8004e5a:	f043 0301 	orr.w	r3, r3, #1
 8004e5e:	6713      	str	r3, [r2, #112]	; 0x70
 8004e60:	e00b      	b.n	8004e7a <HAL_RCC_OscConfig+0x376>
 8004e62:	4b5c      	ldr	r3, [pc, #368]	; (8004fd4 <HAL_RCC_OscConfig+0x4d0>)
 8004e64:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004e66:	4a5b      	ldr	r2, [pc, #364]	; (8004fd4 <HAL_RCC_OscConfig+0x4d0>)
 8004e68:	f023 0301 	bic.w	r3, r3, #1
 8004e6c:	6713      	str	r3, [r2, #112]	; 0x70
 8004e6e:	4b59      	ldr	r3, [pc, #356]	; (8004fd4 <HAL_RCC_OscConfig+0x4d0>)
 8004e70:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004e72:	4a58      	ldr	r2, [pc, #352]	; (8004fd4 <HAL_RCC_OscConfig+0x4d0>)
 8004e74:	f023 0304 	bic.w	r3, r3, #4
 8004e78:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8004e7a:	687b      	ldr	r3, [r7, #4]
 8004e7c:	689b      	ldr	r3, [r3, #8]
 8004e7e:	2b00      	cmp	r3, #0
 8004e80:	d015      	beq.n	8004eae <HAL_RCC_OscConfig+0x3aa>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004e82:	f7fd fd8d 	bl	80029a0 <HAL_GetTick>
 8004e86:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004e88:	e00a      	b.n	8004ea0 <HAL_RCC_OscConfig+0x39c>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004e8a:	f7fd fd89 	bl	80029a0 <HAL_GetTick>
 8004e8e:	4602      	mov	r2, r0
 8004e90:	693b      	ldr	r3, [r7, #16]
 8004e92:	1ad3      	subs	r3, r2, r3
 8004e94:	f241 3288 	movw	r2, #5000	; 0x1388
 8004e98:	4293      	cmp	r3, r2
 8004e9a:	d901      	bls.n	8004ea0 <HAL_RCC_OscConfig+0x39c>
        {
          return HAL_TIMEOUT;
 8004e9c:	2303      	movs	r3, #3
 8004e9e:	e0d8      	b.n	8005052 <HAL_RCC_OscConfig+0x54e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004ea0:	4b4c      	ldr	r3, [pc, #304]	; (8004fd4 <HAL_RCC_OscConfig+0x4d0>)
 8004ea2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004ea4:	f003 0302 	and.w	r3, r3, #2
 8004ea8:	2b00      	cmp	r3, #0
 8004eaa:	d0ee      	beq.n	8004e8a <HAL_RCC_OscConfig+0x386>
 8004eac:	e014      	b.n	8004ed8 <HAL_RCC_OscConfig+0x3d4>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004eae:	f7fd fd77 	bl	80029a0 <HAL_GetTick>
 8004eb2:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8004eb4:	e00a      	b.n	8004ecc <HAL_RCC_OscConfig+0x3c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004eb6:	f7fd fd73 	bl	80029a0 <HAL_GetTick>
 8004eba:	4602      	mov	r2, r0
 8004ebc:	693b      	ldr	r3, [r7, #16]
 8004ebe:	1ad3      	subs	r3, r2, r3
 8004ec0:	f241 3288 	movw	r2, #5000	; 0x1388
 8004ec4:	4293      	cmp	r3, r2
 8004ec6:	d901      	bls.n	8004ecc <HAL_RCC_OscConfig+0x3c8>
        {
          return HAL_TIMEOUT;
 8004ec8:	2303      	movs	r3, #3
 8004eca:	e0c2      	b.n	8005052 <HAL_RCC_OscConfig+0x54e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8004ecc:	4b41      	ldr	r3, [pc, #260]	; (8004fd4 <HAL_RCC_OscConfig+0x4d0>)
 8004ece:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004ed0:	f003 0302 	and.w	r3, r3, #2
 8004ed4:	2b00      	cmp	r3, #0
 8004ed6:	d1ee      	bne.n	8004eb6 <HAL_RCC_OscConfig+0x3b2>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8004ed8:	7dfb      	ldrb	r3, [r7, #23]
 8004eda:	2b01      	cmp	r3, #1
 8004edc:	d105      	bne.n	8004eea <HAL_RCC_OscConfig+0x3e6>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8004ede:	4b3d      	ldr	r3, [pc, #244]	; (8004fd4 <HAL_RCC_OscConfig+0x4d0>)
 8004ee0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004ee2:	4a3c      	ldr	r2, [pc, #240]	; (8004fd4 <HAL_RCC_OscConfig+0x4d0>)
 8004ee4:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8004ee8:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8004eea:	687b      	ldr	r3, [r7, #4]
 8004eec:	699b      	ldr	r3, [r3, #24]
 8004eee:	2b00      	cmp	r3, #0
 8004ef0:	f000 80ae 	beq.w	8005050 <HAL_RCC_OscConfig+0x54c>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8004ef4:	4b37      	ldr	r3, [pc, #220]	; (8004fd4 <HAL_RCC_OscConfig+0x4d0>)
 8004ef6:	689b      	ldr	r3, [r3, #8]
 8004ef8:	f003 030c 	and.w	r3, r3, #12
 8004efc:	2b08      	cmp	r3, #8
 8004efe:	d06d      	beq.n	8004fdc <HAL_RCC_OscConfig+0x4d8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8004f00:	687b      	ldr	r3, [r7, #4]
 8004f02:	699b      	ldr	r3, [r3, #24]
 8004f04:	2b02      	cmp	r3, #2
 8004f06:	d14b      	bne.n	8004fa0 <HAL_RCC_OscConfig+0x49c>
#if defined (RCC_PLLCFGR_PLLR)
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
#endif

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004f08:	4b32      	ldr	r3, [pc, #200]	; (8004fd4 <HAL_RCC_OscConfig+0x4d0>)
 8004f0a:	681b      	ldr	r3, [r3, #0]
 8004f0c:	4a31      	ldr	r2, [pc, #196]	; (8004fd4 <HAL_RCC_OscConfig+0x4d0>)
 8004f0e:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8004f12:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004f14:	f7fd fd44 	bl	80029a0 <HAL_GetTick>
 8004f18:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004f1a:	e008      	b.n	8004f2e <HAL_RCC_OscConfig+0x42a>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004f1c:	f7fd fd40 	bl	80029a0 <HAL_GetTick>
 8004f20:	4602      	mov	r2, r0
 8004f22:	693b      	ldr	r3, [r7, #16]
 8004f24:	1ad3      	subs	r3, r2, r3
 8004f26:	2b02      	cmp	r3, #2
 8004f28:	d901      	bls.n	8004f2e <HAL_RCC_OscConfig+0x42a>
          {
            return HAL_TIMEOUT;
 8004f2a:	2303      	movs	r3, #3
 8004f2c:	e091      	b.n	8005052 <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004f2e:	4b29      	ldr	r3, [pc, #164]	; (8004fd4 <HAL_RCC_OscConfig+0x4d0>)
 8004f30:	681b      	ldr	r3, [r3, #0]
 8004f32:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004f36:	2b00      	cmp	r3, #0
 8004f38:	d1f0      	bne.n	8004f1c <HAL_RCC_OscConfig+0x418>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
#if defined (RCC_PLLCFGR_PLLR)
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8004f3a:	687b      	ldr	r3, [r7, #4]
 8004f3c:	69da      	ldr	r2, [r3, #28]
 8004f3e:	687b      	ldr	r3, [r7, #4]
 8004f40:	6a1b      	ldr	r3, [r3, #32]
 8004f42:	431a      	orrs	r2, r3
 8004f44:	687b      	ldr	r3, [r7, #4]
 8004f46:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004f48:	019b      	lsls	r3, r3, #6
 8004f4a:	431a      	orrs	r2, r3
 8004f4c:	687b      	ldr	r3, [r7, #4]
 8004f4e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004f50:	085b      	lsrs	r3, r3, #1
 8004f52:	3b01      	subs	r3, #1
 8004f54:	041b      	lsls	r3, r3, #16
 8004f56:	431a      	orrs	r2, r3
 8004f58:	687b      	ldr	r3, [r7, #4]
 8004f5a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004f5c:	061b      	lsls	r3, r3, #24
 8004f5e:	431a      	orrs	r2, r3
 8004f60:	687b      	ldr	r3, [r7, #4]
 8004f62:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004f64:	071b      	lsls	r3, r3, #28
 8004f66:	491b      	ldr	r1, [pc, #108]	; (8004fd4 <HAL_RCC_OscConfig+0x4d0>)
 8004f68:	4313      	orrs	r3, r2
 8004f6a:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ);
#endif

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8004f6c:	4b19      	ldr	r3, [pc, #100]	; (8004fd4 <HAL_RCC_OscConfig+0x4d0>)
 8004f6e:	681b      	ldr	r3, [r3, #0]
 8004f70:	4a18      	ldr	r2, [pc, #96]	; (8004fd4 <HAL_RCC_OscConfig+0x4d0>)
 8004f72:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8004f76:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004f78:	f7fd fd12 	bl	80029a0 <HAL_GetTick>
 8004f7c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004f7e:	e008      	b.n	8004f92 <HAL_RCC_OscConfig+0x48e>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004f80:	f7fd fd0e 	bl	80029a0 <HAL_GetTick>
 8004f84:	4602      	mov	r2, r0
 8004f86:	693b      	ldr	r3, [r7, #16]
 8004f88:	1ad3      	subs	r3, r2, r3
 8004f8a:	2b02      	cmp	r3, #2
 8004f8c:	d901      	bls.n	8004f92 <HAL_RCC_OscConfig+0x48e>
          {
            return HAL_TIMEOUT;
 8004f8e:	2303      	movs	r3, #3
 8004f90:	e05f      	b.n	8005052 <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004f92:	4b10      	ldr	r3, [pc, #64]	; (8004fd4 <HAL_RCC_OscConfig+0x4d0>)
 8004f94:	681b      	ldr	r3, [r3, #0]
 8004f96:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004f9a:	2b00      	cmp	r3, #0
 8004f9c:	d0f0      	beq.n	8004f80 <HAL_RCC_OscConfig+0x47c>
 8004f9e:	e057      	b.n	8005050 <HAL_RCC_OscConfig+0x54c>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004fa0:	4b0c      	ldr	r3, [pc, #48]	; (8004fd4 <HAL_RCC_OscConfig+0x4d0>)
 8004fa2:	681b      	ldr	r3, [r3, #0]
 8004fa4:	4a0b      	ldr	r2, [pc, #44]	; (8004fd4 <HAL_RCC_OscConfig+0x4d0>)
 8004fa6:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8004faa:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004fac:	f7fd fcf8 	bl	80029a0 <HAL_GetTick>
 8004fb0:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004fb2:	e008      	b.n	8004fc6 <HAL_RCC_OscConfig+0x4c2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004fb4:	f7fd fcf4 	bl	80029a0 <HAL_GetTick>
 8004fb8:	4602      	mov	r2, r0
 8004fba:	693b      	ldr	r3, [r7, #16]
 8004fbc:	1ad3      	subs	r3, r2, r3
 8004fbe:	2b02      	cmp	r3, #2
 8004fc0:	d901      	bls.n	8004fc6 <HAL_RCC_OscConfig+0x4c2>
          {
            return HAL_TIMEOUT;
 8004fc2:	2303      	movs	r3, #3
 8004fc4:	e045      	b.n	8005052 <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004fc6:	4b03      	ldr	r3, [pc, #12]	; (8004fd4 <HAL_RCC_OscConfig+0x4d0>)
 8004fc8:	681b      	ldr	r3, [r3, #0]
 8004fca:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004fce:	2b00      	cmp	r3, #0
 8004fd0:	d1f0      	bne.n	8004fb4 <HAL_RCC_OscConfig+0x4b0>
 8004fd2:	e03d      	b.n	8005050 <HAL_RCC_OscConfig+0x54c>
 8004fd4:	40023800 	.word	0x40023800
 8004fd8:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      pll_config = RCC->PLLCFGR;
 8004fdc:	4b1f      	ldr	r3, [pc, #124]	; (800505c <HAL_RCC_OscConfig+0x558>)
 8004fde:	685b      	ldr	r3, [r3, #4]
 8004fe0:	60fb      	str	r3, [r7, #12]
#if defined (RCC_PLLCFGR_PLLR)
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8004fe2:	687b      	ldr	r3, [r7, #4]
 8004fe4:	699b      	ldr	r3, [r3, #24]
 8004fe6:	2b01      	cmp	r3, #1
 8004fe8:	d030      	beq.n	800504c <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004fea:	68fb      	ldr	r3, [r7, #12]
 8004fec:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8004ff0:	687b      	ldr	r3, [r7, #4]
 8004ff2:	69db      	ldr	r3, [r3, #28]
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8004ff4:	429a      	cmp	r2, r3
 8004ff6:	d129      	bne.n	800504c <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8004ff8:	68fb      	ldr	r3, [r7, #12]
 8004ffa:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8004ffe:	687b      	ldr	r3, [r7, #4]
 8005000:	6a1b      	ldr	r3, [r3, #32]
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8005002:	429a      	cmp	r2, r3
 8005004:	d122      	bne.n	800504c <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8005006:	68fa      	ldr	r2, [r7, #12]
 8005008:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 800500c:	4013      	ands	r3, r2
 800500e:	687a      	ldr	r2, [r7, #4]
 8005010:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8005012:	0192      	lsls	r2, r2, #6
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8005014:	4293      	cmp	r3, r2
 8005016:	d119      	bne.n	800504c <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
 8005018:	68fb      	ldr	r3, [r7, #12]
 800501a:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 800501e:	687b      	ldr	r3, [r7, #4]
 8005020:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005022:	085b      	lsrs	r3, r3, #1
 8005024:	3b01      	subs	r3, #1
 8005026:	041b      	lsls	r3, r3, #16
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8005028:	429a      	cmp	r2, r3
 800502a:	d10f      	bne.n	800504c <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 800502c:	68fb      	ldr	r3, [r7, #12]
 800502e:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 8005032:	687b      	ldr	r3, [r7, #4]
 8005034:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005036:	061b      	lsls	r3, r3, #24
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
 8005038:	429a      	cmp	r2, r3
 800503a:	d107      	bne.n	800504c <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
 800503c:	68fb      	ldr	r3, [r7, #12]
 800503e:	f003 42e0 	and.w	r2, r3, #1879048192	; 0x70000000
 8005042:	687b      	ldr	r3, [r7, #4]
 8005044:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005046:	071b      	lsls	r3, r3, #28
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 8005048:	429a      	cmp	r2, r3
 800504a:	d001      	beq.n	8005050 <HAL_RCC_OscConfig+0x54c>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
#endif
      {
        return HAL_ERROR;
 800504c:	2301      	movs	r3, #1
 800504e:	e000      	b.n	8005052 <HAL_RCC_OscConfig+0x54e>
      }
    }
  }
  return HAL_OK;
 8005050:	2300      	movs	r3, #0
}
 8005052:	4618      	mov	r0, r3
 8005054:	3718      	adds	r7, #24
 8005056:	46bd      	mov	sp, r7
 8005058:	bd80      	pop	{r7, pc}
 800505a:	bf00      	nop
 800505c:	40023800 	.word	0x40023800

08005060 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8005060:	b580      	push	{r7, lr}
 8005062:	b084      	sub	sp, #16
 8005064:	af00      	add	r7, sp, #0
 8005066:	6078      	str	r0, [r7, #4]
 8005068:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0;
 800506a:	2300      	movs	r3, #0
 800506c:	60fb      	str	r3, [r7, #12]

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 800506e:	687b      	ldr	r3, [r7, #4]
 8005070:	2b00      	cmp	r3, #0
 8005072:	d101      	bne.n	8005078 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 8005074:	2301      	movs	r3, #1
 8005076:	e0d0      	b.n	800521a <HAL_RCC_ClockConfig+0x1ba>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
     must be correctly programmed according to the frequency of the CPU clock
     (HCLK) and the supply voltage of the device. */

  /* Increasing the CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8005078:	4b6a      	ldr	r3, [pc, #424]	; (8005224 <HAL_RCC_ClockConfig+0x1c4>)
 800507a:	681b      	ldr	r3, [r3, #0]
 800507c:	f003 030f 	and.w	r3, r3, #15
 8005080:	683a      	ldr	r2, [r7, #0]
 8005082:	429a      	cmp	r2, r3
 8005084:	d910      	bls.n	80050a8 <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005086:	4b67      	ldr	r3, [pc, #412]	; (8005224 <HAL_RCC_ClockConfig+0x1c4>)
 8005088:	681b      	ldr	r3, [r3, #0]
 800508a:	f023 020f 	bic.w	r2, r3, #15
 800508e:	4965      	ldr	r1, [pc, #404]	; (8005224 <HAL_RCC_ClockConfig+0x1c4>)
 8005090:	683b      	ldr	r3, [r7, #0]
 8005092:	4313      	orrs	r3, r2
 8005094:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8005096:	4b63      	ldr	r3, [pc, #396]	; (8005224 <HAL_RCC_ClockConfig+0x1c4>)
 8005098:	681b      	ldr	r3, [r3, #0]
 800509a:	f003 030f 	and.w	r3, r3, #15
 800509e:	683a      	ldr	r2, [r7, #0]
 80050a0:	429a      	cmp	r2, r3
 80050a2:	d001      	beq.n	80050a8 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 80050a4:	2301      	movs	r3, #1
 80050a6:	e0b8      	b.n	800521a <HAL_RCC_ClockConfig+0x1ba>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80050a8:	687b      	ldr	r3, [r7, #4]
 80050aa:	681b      	ldr	r3, [r3, #0]
 80050ac:	f003 0302 	and.w	r3, r3, #2
 80050b0:	2b00      	cmp	r3, #0
 80050b2:	d020      	beq.n	80050f6 <HAL_RCC_ClockConfig+0x96>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80050b4:	687b      	ldr	r3, [r7, #4]
 80050b6:	681b      	ldr	r3, [r3, #0]
 80050b8:	f003 0304 	and.w	r3, r3, #4
 80050bc:	2b00      	cmp	r3, #0
 80050be:	d005      	beq.n	80050cc <HAL_RCC_ClockConfig+0x6c>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80050c0:	4b59      	ldr	r3, [pc, #356]	; (8005228 <HAL_RCC_ClockConfig+0x1c8>)
 80050c2:	689b      	ldr	r3, [r3, #8]
 80050c4:	4a58      	ldr	r2, [pc, #352]	; (8005228 <HAL_RCC_ClockConfig+0x1c8>)
 80050c6:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 80050ca:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80050cc:	687b      	ldr	r3, [r7, #4]
 80050ce:	681b      	ldr	r3, [r3, #0]
 80050d0:	f003 0308 	and.w	r3, r3, #8
 80050d4:	2b00      	cmp	r3, #0
 80050d6:	d005      	beq.n	80050e4 <HAL_RCC_ClockConfig+0x84>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80050d8:	4b53      	ldr	r3, [pc, #332]	; (8005228 <HAL_RCC_ClockConfig+0x1c8>)
 80050da:	689b      	ldr	r3, [r3, #8]
 80050dc:	4a52      	ldr	r2, [pc, #328]	; (8005228 <HAL_RCC_ClockConfig+0x1c8>)
 80050de:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 80050e2:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80050e4:	4b50      	ldr	r3, [pc, #320]	; (8005228 <HAL_RCC_ClockConfig+0x1c8>)
 80050e6:	689b      	ldr	r3, [r3, #8]
 80050e8:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80050ec:	687b      	ldr	r3, [r7, #4]
 80050ee:	689b      	ldr	r3, [r3, #8]
 80050f0:	494d      	ldr	r1, [pc, #308]	; (8005228 <HAL_RCC_ClockConfig+0x1c8>)
 80050f2:	4313      	orrs	r3, r2
 80050f4:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80050f6:	687b      	ldr	r3, [r7, #4]
 80050f8:	681b      	ldr	r3, [r3, #0]
 80050fa:	f003 0301 	and.w	r3, r3, #1
 80050fe:	2b00      	cmp	r3, #0
 8005100:	d040      	beq.n	8005184 <HAL_RCC_ClockConfig+0x124>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8005102:	687b      	ldr	r3, [r7, #4]
 8005104:	685b      	ldr	r3, [r3, #4]
 8005106:	2b01      	cmp	r3, #1
 8005108:	d107      	bne.n	800511a <HAL_RCC_ClockConfig+0xba>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800510a:	4b47      	ldr	r3, [pc, #284]	; (8005228 <HAL_RCC_ClockConfig+0x1c8>)
 800510c:	681b      	ldr	r3, [r3, #0]
 800510e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005112:	2b00      	cmp	r3, #0
 8005114:	d115      	bne.n	8005142 <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 8005116:	2301      	movs	r3, #1
 8005118:	e07f      	b.n	800521a <HAL_RCC_ClockConfig+0x1ba>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800511a:	687b      	ldr	r3, [r7, #4]
 800511c:	685b      	ldr	r3, [r3, #4]
 800511e:	2b02      	cmp	r3, #2
 8005120:	d107      	bne.n	8005132 <HAL_RCC_ClockConfig+0xd2>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8005122:	4b41      	ldr	r3, [pc, #260]	; (8005228 <HAL_RCC_ClockConfig+0x1c8>)
 8005124:	681b      	ldr	r3, [r3, #0]
 8005126:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800512a:	2b00      	cmp	r3, #0
 800512c:	d109      	bne.n	8005142 <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 800512e:	2301      	movs	r3, #1
 8005130:	e073      	b.n	800521a <HAL_RCC_ClockConfig+0x1ba>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8005132:	4b3d      	ldr	r3, [pc, #244]	; (8005228 <HAL_RCC_ClockConfig+0x1c8>)
 8005134:	681b      	ldr	r3, [r3, #0]
 8005136:	f003 0302 	and.w	r3, r3, #2
 800513a:	2b00      	cmp	r3, #0
 800513c:	d101      	bne.n	8005142 <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 800513e:	2301      	movs	r3, #1
 8005140:	e06b      	b.n	800521a <HAL_RCC_ClockConfig+0x1ba>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8005142:	4b39      	ldr	r3, [pc, #228]	; (8005228 <HAL_RCC_ClockConfig+0x1c8>)
 8005144:	689b      	ldr	r3, [r3, #8]
 8005146:	f023 0203 	bic.w	r2, r3, #3
 800514a:	687b      	ldr	r3, [r7, #4]
 800514c:	685b      	ldr	r3, [r3, #4]
 800514e:	4936      	ldr	r1, [pc, #216]	; (8005228 <HAL_RCC_ClockConfig+0x1c8>)
 8005150:	4313      	orrs	r3, r2
 8005152:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8005154:	f7fd fc24 	bl	80029a0 <HAL_GetTick>
 8005158:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800515a:	e00a      	b.n	8005172 <HAL_RCC_ClockConfig+0x112>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800515c:	f7fd fc20 	bl	80029a0 <HAL_GetTick>
 8005160:	4602      	mov	r2, r0
 8005162:	68fb      	ldr	r3, [r7, #12]
 8005164:	1ad3      	subs	r3, r2, r3
 8005166:	f241 3288 	movw	r2, #5000	; 0x1388
 800516a:	4293      	cmp	r3, r2
 800516c:	d901      	bls.n	8005172 <HAL_RCC_ClockConfig+0x112>
      {
        return HAL_TIMEOUT;
 800516e:	2303      	movs	r3, #3
 8005170:	e053      	b.n	800521a <HAL_RCC_ClockConfig+0x1ba>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8005172:	4b2d      	ldr	r3, [pc, #180]	; (8005228 <HAL_RCC_ClockConfig+0x1c8>)
 8005174:	689b      	ldr	r3, [r3, #8]
 8005176:	f003 020c 	and.w	r2, r3, #12
 800517a:	687b      	ldr	r3, [r7, #4]
 800517c:	685b      	ldr	r3, [r3, #4]
 800517e:	009b      	lsls	r3, r3, #2
 8005180:	429a      	cmp	r2, r3
 8005182:	d1eb      	bne.n	800515c <HAL_RCC_ClockConfig+0xfc>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8005184:	4b27      	ldr	r3, [pc, #156]	; (8005224 <HAL_RCC_ClockConfig+0x1c4>)
 8005186:	681b      	ldr	r3, [r3, #0]
 8005188:	f003 030f 	and.w	r3, r3, #15
 800518c:	683a      	ldr	r2, [r7, #0]
 800518e:	429a      	cmp	r2, r3
 8005190:	d210      	bcs.n	80051b4 <HAL_RCC_ClockConfig+0x154>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005192:	4b24      	ldr	r3, [pc, #144]	; (8005224 <HAL_RCC_ClockConfig+0x1c4>)
 8005194:	681b      	ldr	r3, [r3, #0]
 8005196:	f023 020f 	bic.w	r2, r3, #15
 800519a:	4922      	ldr	r1, [pc, #136]	; (8005224 <HAL_RCC_ClockConfig+0x1c4>)
 800519c:	683b      	ldr	r3, [r7, #0]
 800519e:	4313      	orrs	r3, r2
 80051a0:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80051a2:	4b20      	ldr	r3, [pc, #128]	; (8005224 <HAL_RCC_ClockConfig+0x1c4>)
 80051a4:	681b      	ldr	r3, [r3, #0]
 80051a6:	f003 030f 	and.w	r3, r3, #15
 80051aa:	683a      	ldr	r2, [r7, #0]
 80051ac:	429a      	cmp	r2, r3
 80051ae:	d001      	beq.n	80051b4 <HAL_RCC_ClockConfig+0x154>
    {
      return HAL_ERROR;
 80051b0:	2301      	movs	r3, #1
 80051b2:	e032      	b.n	800521a <HAL_RCC_ClockConfig+0x1ba>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80051b4:	687b      	ldr	r3, [r7, #4]
 80051b6:	681b      	ldr	r3, [r3, #0]
 80051b8:	f003 0304 	and.w	r3, r3, #4
 80051bc:	2b00      	cmp	r3, #0
 80051be:	d008      	beq.n	80051d2 <HAL_RCC_ClockConfig+0x172>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80051c0:	4b19      	ldr	r3, [pc, #100]	; (8005228 <HAL_RCC_ClockConfig+0x1c8>)
 80051c2:	689b      	ldr	r3, [r3, #8]
 80051c4:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 80051c8:	687b      	ldr	r3, [r7, #4]
 80051ca:	68db      	ldr	r3, [r3, #12]
 80051cc:	4916      	ldr	r1, [pc, #88]	; (8005228 <HAL_RCC_ClockConfig+0x1c8>)
 80051ce:	4313      	orrs	r3, r2
 80051d0:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80051d2:	687b      	ldr	r3, [r7, #4]
 80051d4:	681b      	ldr	r3, [r3, #0]
 80051d6:	f003 0308 	and.w	r3, r3, #8
 80051da:	2b00      	cmp	r3, #0
 80051dc:	d009      	beq.n	80051f2 <HAL_RCC_ClockConfig+0x192>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 80051de:	4b12      	ldr	r3, [pc, #72]	; (8005228 <HAL_RCC_ClockConfig+0x1c8>)
 80051e0:	689b      	ldr	r3, [r3, #8]
 80051e2:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 80051e6:	687b      	ldr	r3, [r7, #4]
 80051e8:	691b      	ldr	r3, [r3, #16]
 80051ea:	00db      	lsls	r3, r3, #3
 80051ec:	490e      	ldr	r1, [pc, #56]	; (8005228 <HAL_RCC_ClockConfig+0x1c8>)
 80051ee:	4313      	orrs	r3, r2
 80051f0:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 80051f2:	f000 f821 	bl	8005238 <HAL_RCC_GetSysClockFreq>
 80051f6:	4602      	mov	r2, r0
 80051f8:	4b0b      	ldr	r3, [pc, #44]	; (8005228 <HAL_RCC_ClockConfig+0x1c8>)
 80051fa:	689b      	ldr	r3, [r3, #8]
 80051fc:	091b      	lsrs	r3, r3, #4
 80051fe:	f003 030f 	and.w	r3, r3, #15
 8005202:	490a      	ldr	r1, [pc, #40]	; (800522c <HAL_RCC_ClockConfig+0x1cc>)
 8005204:	5ccb      	ldrb	r3, [r1, r3]
 8005206:	fa22 f303 	lsr.w	r3, r2, r3
 800520a:	4a09      	ldr	r2, [pc, #36]	; (8005230 <HAL_RCC_ClockConfig+0x1d0>)
 800520c:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 800520e:	4b09      	ldr	r3, [pc, #36]	; (8005234 <HAL_RCC_ClockConfig+0x1d4>)
 8005210:	681b      	ldr	r3, [r3, #0]
 8005212:	4618      	mov	r0, r3
 8005214:	f7fd fb80 	bl	8002918 <HAL_InitTick>

  return HAL_OK;
 8005218:	2300      	movs	r3, #0
}
 800521a:	4618      	mov	r0, r3
 800521c:	3710      	adds	r7, #16
 800521e:	46bd      	mov	sp, r7
 8005220:	bd80      	pop	{r7, pc}
 8005222:	bf00      	nop
 8005224:	40023c00 	.word	0x40023c00
 8005228:	40023800 	.word	0x40023800
 800522c:	0800db3c 	.word	0x0800db3c
 8005230:	20000000 	.word	0x20000000
 8005234:	20000018 	.word	0x20000018

08005238 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8005238:	b5b0      	push	{r4, r5, r7, lr}
 800523a:	b084      	sub	sp, #16
 800523c:	af00      	add	r7, sp, #0
  uint32_t pllm = 0, pllvco = 0, pllp = 0;
 800523e:	2100      	movs	r1, #0
 8005240:	6079      	str	r1, [r7, #4]
 8005242:	2100      	movs	r1, #0
 8005244:	60f9      	str	r1, [r7, #12]
 8005246:	2100      	movs	r1, #0
 8005248:	6039      	str	r1, [r7, #0]
  uint32_t sysclockfreq = 0;
 800524a:	2100      	movs	r1, #0
 800524c:	60b9      	str	r1, [r7, #8]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 800524e:	4952      	ldr	r1, [pc, #328]	; (8005398 <HAL_RCC_GetSysClockFreq+0x160>)
 8005250:	6889      	ldr	r1, [r1, #8]
 8005252:	f001 010c 	and.w	r1, r1, #12
 8005256:	2908      	cmp	r1, #8
 8005258:	d00d      	beq.n	8005276 <HAL_RCC_GetSysClockFreq+0x3e>
 800525a:	2908      	cmp	r1, #8
 800525c:	f200 8094 	bhi.w	8005388 <HAL_RCC_GetSysClockFreq+0x150>
 8005260:	2900      	cmp	r1, #0
 8005262:	d002      	beq.n	800526a <HAL_RCC_GetSysClockFreq+0x32>
 8005264:	2904      	cmp	r1, #4
 8005266:	d003      	beq.n	8005270 <HAL_RCC_GetSysClockFreq+0x38>
 8005268:	e08e      	b.n	8005388 <HAL_RCC_GetSysClockFreq+0x150>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 800526a:	4b4c      	ldr	r3, [pc, #304]	; (800539c <HAL_RCC_GetSysClockFreq+0x164>)
 800526c:	60bb      	str	r3, [r7, #8]
      break;
 800526e:	e08e      	b.n	800538e <HAL_RCC_GetSysClockFreq+0x156>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8005270:	4b4b      	ldr	r3, [pc, #300]	; (80053a0 <HAL_RCC_GetSysClockFreq+0x168>)
 8005272:	60bb      	str	r3, [r7, #8]
      break;
 8005274:	e08b      	b.n	800538e <HAL_RCC_GetSysClockFreq+0x156>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8005276:	4948      	ldr	r1, [pc, #288]	; (8005398 <HAL_RCC_GetSysClockFreq+0x160>)
 8005278:	6849      	ldr	r1, [r1, #4]
 800527a:	f001 013f 	and.w	r1, r1, #63	; 0x3f
 800527e:	6079      	str	r1, [r7, #4]
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLCFGR_PLLSRC_HSI)
 8005280:	4945      	ldr	r1, [pc, #276]	; (8005398 <HAL_RCC_GetSysClockFreq+0x160>)
 8005282:	6849      	ldr	r1, [r1, #4]
 8005284:	f401 0180 	and.w	r1, r1, #4194304	; 0x400000
 8005288:	2900      	cmp	r1, #0
 800528a:	d024      	beq.n	80052d6 <HAL_RCC_GetSysClockFreq+0x9e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800528c:	4942      	ldr	r1, [pc, #264]	; (8005398 <HAL_RCC_GetSysClockFreq+0x160>)
 800528e:	6849      	ldr	r1, [r1, #4]
 8005290:	0989      	lsrs	r1, r1, #6
 8005292:	4608      	mov	r0, r1
 8005294:	f04f 0100 	mov.w	r1, #0
 8005298:	f240 14ff 	movw	r4, #511	; 0x1ff
 800529c:	f04f 0500 	mov.w	r5, #0
 80052a0:	ea00 0204 	and.w	r2, r0, r4
 80052a4:	ea01 0305 	and.w	r3, r1, r5
 80052a8:	493d      	ldr	r1, [pc, #244]	; (80053a0 <HAL_RCC_GetSysClockFreq+0x168>)
 80052aa:	fb01 f003 	mul.w	r0, r1, r3
 80052ae:	2100      	movs	r1, #0
 80052b0:	fb01 f102 	mul.w	r1, r1, r2
 80052b4:	1844      	adds	r4, r0, r1
 80052b6:	493a      	ldr	r1, [pc, #232]	; (80053a0 <HAL_RCC_GetSysClockFreq+0x168>)
 80052b8:	fba2 0101 	umull	r0, r1, r2, r1
 80052bc:	1863      	adds	r3, r4, r1
 80052be:	4619      	mov	r1, r3
 80052c0:	687b      	ldr	r3, [r7, #4]
 80052c2:	461a      	mov	r2, r3
 80052c4:	f04f 0300 	mov.w	r3, #0
 80052c8:	f7fb f80a 	bl	80002e0 <__aeabi_uldivmod>
 80052cc:	4602      	mov	r2, r0
 80052ce:	460b      	mov	r3, r1
 80052d0:	4613      	mov	r3, r2
 80052d2:	60fb      	str	r3, [r7, #12]
 80052d4:	e04a      	b.n	800536c <HAL_RCC_GetSysClockFreq+0x134>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80052d6:	4b30      	ldr	r3, [pc, #192]	; (8005398 <HAL_RCC_GetSysClockFreq+0x160>)
 80052d8:	685b      	ldr	r3, [r3, #4]
 80052da:	099b      	lsrs	r3, r3, #6
 80052dc:	461a      	mov	r2, r3
 80052de:	f04f 0300 	mov.w	r3, #0
 80052e2:	f240 10ff 	movw	r0, #511	; 0x1ff
 80052e6:	f04f 0100 	mov.w	r1, #0
 80052ea:	ea02 0400 	and.w	r4, r2, r0
 80052ee:	ea03 0501 	and.w	r5, r3, r1
 80052f2:	4620      	mov	r0, r4
 80052f4:	4629      	mov	r1, r5
 80052f6:	f04f 0200 	mov.w	r2, #0
 80052fa:	f04f 0300 	mov.w	r3, #0
 80052fe:	014b      	lsls	r3, r1, #5
 8005300:	ea43 63d0 	orr.w	r3, r3, r0, lsr #27
 8005304:	0142      	lsls	r2, r0, #5
 8005306:	4610      	mov	r0, r2
 8005308:	4619      	mov	r1, r3
 800530a:	1b00      	subs	r0, r0, r4
 800530c:	eb61 0105 	sbc.w	r1, r1, r5
 8005310:	f04f 0200 	mov.w	r2, #0
 8005314:	f04f 0300 	mov.w	r3, #0
 8005318:	018b      	lsls	r3, r1, #6
 800531a:	ea43 6390 	orr.w	r3, r3, r0, lsr #26
 800531e:	0182      	lsls	r2, r0, #6
 8005320:	1a12      	subs	r2, r2, r0
 8005322:	eb63 0301 	sbc.w	r3, r3, r1
 8005326:	f04f 0000 	mov.w	r0, #0
 800532a:	f04f 0100 	mov.w	r1, #0
 800532e:	00d9      	lsls	r1, r3, #3
 8005330:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8005334:	00d0      	lsls	r0, r2, #3
 8005336:	4602      	mov	r2, r0
 8005338:	460b      	mov	r3, r1
 800533a:	1912      	adds	r2, r2, r4
 800533c:	eb45 0303 	adc.w	r3, r5, r3
 8005340:	f04f 0000 	mov.w	r0, #0
 8005344:	f04f 0100 	mov.w	r1, #0
 8005348:	0299      	lsls	r1, r3, #10
 800534a:	ea41 5192 	orr.w	r1, r1, r2, lsr #22
 800534e:	0290      	lsls	r0, r2, #10
 8005350:	4602      	mov	r2, r0
 8005352:	460b      	mov	r3, r1
 8005354:	4610      	mov	r0, r2
 8005356:	4619      	mov	r1, r3
 8005358:	687b      	ldr	r3, [r7, #4]
 800535a:	461a      	mov	r2, r3
 800535c:	f04f 0300 	mov.w	r3, #0
 8005360:	f7fa ffbe 	bl	80002e0 <__aeabi_uldivmod>
 8005364:	4602      	mov	r2, r0
 8005366:	460b      	mov	r3, r1
 8005368:	4613      	mov	r3, r2
 800536a:	60fb      	str	r3, [r7, #12]
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1) * 2);
 800536c:	4b0a      	ldr	r3, [pc, #40]	; (8005398 <HAL_RCC_GetSysClockFreq+0x160>)
 800536e:	685b      	ldr	r3, [r3, #4]
 8005370:	0c1b      	lsrs	r3, r3, #16
 8005372:	f003 0303 	and.w	r3, r3, #3
 8005376:	3301      	adds	r3, #1
 8005378:	005b      	lsls	r3, r3, #1
 800537a:	603b      	str	r3, [r7, #0]

      sysclockfreq = pllvco / pllp;
 800537c:	68fa      	ldr	r2, [r7, #12]
 800537e:	683b      	ldr	r3, [r7, #0]
 8005380:	fbb2 f3f3 	udiv	r3, r2, r3
 8005384:	60bb      	str	r3, [r7, #8]
      break;
 8005386:	e002      	b.n	800538e <HAL_RCC_GetSysClockFreq+0x156>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8005388:	4b04      	ldr	r3, [pc, #16]	; (800539c <HAL_RCC_GetSysClockFreq+0x164>)
 800538a:	60bb      	str	r3, [r7, #8]
      break;
 800538c:	bf00      	nop
    }
  }
  return sysclockfreq;
 800538e:	68bb      	ldr	r3, [r7, #8]
}
 8005390:	4618      	mov	r0, r3
 8005392:	3710      	adds	r7, #16
 8005394:	46bd      	mov	sp, r7
 8005396:	bdb0      	pop	{r4, r5, r7, pc}
 8005398:	40023800 	.word	0x40023800
 800539c:	00f42400 	.word	0x00f42400
 80053a0:	017d7840 	.word	0x017d7840

080053a4 <HAL_RCCEx_PeriphCLKConfig>:
  *         the backup registers) are set to their reset values.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80053a4:	b580      	push	{r7, lr}
 80053a6:	b088      	sub	sp, #32
 80053a8:	af00      	add	r7, sp, #0
 80053aa:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0;
 80053ac:	2300      	movs	r3, #0
 80053ae:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg0 = 0;
 80053b0:	2300      	movs	r3, #0
 80053b2:	613b      	str	r3, [r7, #16]
  uint32_t tmpreg1 = 0;
 80053b4:	2300      	movs	r3, #0
 80053b6:	60fb      	str	r3, [r7, #12]
  uint32_t plli2sused = 0;
 80053b8:	2300      	movs	r3, #0
 80053ba:	61fb      	str	r3, [r7, #28]
  uint32_t pllsaiused = 0;
 80053bc:	2300      	movs	r3, #0
 80053be:	61bb      	str	r3, [r7, #24]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*----------------------------------- I2S configuration ----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == (RCC_PERIPHCLK_I2S))
 80053c0:	687b      	ldr	r3, [r7, #4]
 80053c2:	681b      	ldr	r3, [r3, #0]
 80053c4:	f003 0301 	and.w	r3, r3, #1
 80053c8:	2b00      	cmp	r3, #0
 80053ca:	d012      	beq.n	80053f2 <HAL_RCCEx_PeriphCLKConfig+0x4e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));

    /* Configure I2S Clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 80053cc:	4b69      	ldr	r3, [pc, #420]	; (8005574 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80053ce:	689b      	ldr	r3, [r3, #8]
 80053d0:	4a68      	ldr	r2, [pc, #416]	; (8005574 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80053d2:	f423 0300 	bic.w	r3, r3, #8388608	; 0x800000
 80053d6:	6093      	str	r3, [r2, #8]
 80053d8:	4b66      	ldr	r3, [pc, #408]	; (8005574 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80053da:	689a      	ldr	r2, [r3, #8]
 80053dc:	687b      	ldr	r3, [r7, #4]
 80053de:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80053e0:	4964      	ldr	r1, [pc, #400]	; (8005574 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80053e2:	4313      	orrs	r3, r2
 80053e4:	608b      	str	r3, [r1, #8]

    /* Enable the PLLI2S when it's used as clock source for I2S */
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLLI2S)
 80053e6:	687b      	ldr	r3, [r7, #4]
 80053e8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80053ea:	2b00      	cmp	r3, #0
 80053ec:	d101      	bne.n	80053f2 <HAL_RCCEx_PeriphCLKConfig+0x4e>
    {
      plli2sused = 1;
 80053ee:	2301      	movs	r3, #1
 80053f0:	61fb      	str	r3, [r7, #28]
    }
  }

  /*------------------------------------ SAI1 configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == (RCC_PERIPHCLK_SAI1))
 80053f2:	687b      	ldr	r3, [r7, #4]
 80053f4:	681b      	ldr	r3, [r3, #0]
 80053f6:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 80053fa:	2b00      	cmp	r3, #0
 80053fc:	d017      	beq.n	800542e <HAL_RCCEx_PeriphCLKConfig+0x8a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure SAI1 Clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 80053fe:	4b5d      	ldr	r3, [pc, #372]	; (8005574 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8005400:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8005404:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8005408:	687b      	ldr	r3, [r7, #4]
 800540a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800540c:	4959      	ldr	r1, [pc, #356]	; (8005574 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800540e:	4313      	orrs	r3, r2
 8005410:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)
 8005414:	687b      	ldr	r3, [r7, #4]
 8005416:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005418:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800541c:	d101      	bne.n	8005422 <HAL_RCCEx_PeriphCLKConfig+0x7e>
    {
      plli2sused = 1;
 800541e:	2301      	movs	r3, #1
 8005420:	61fb      	str	r3, [r7, #28]
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)
 8005422:	687b      	ldr	r3, [r7, #4]
 8005424:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005426:	2b00      	cmp	r3, #0
 8005428:	d101      	bne.n	800542e <HAL_RCCEx_PeriphCLKConfig+0x8a>
    {
      pllsaiused = 1;
 800542a:	2301      	movs	r3, #1
 800542c:	61bb      	str	r3, [r7, #24]
    }
  }

  /*------------------------------------ SAI2 configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == (RCC_PERIPHCLK_SAI2))
 800542e:	687b      	ldr	r3, [r7, #4]
 8005430:	681b      	ldr	r3, [r3, #0]
 8005432:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8005436:	2b00      	cmp	r3, #0
 8005438:	d017      	beq.n	800546a <HAL_RCCEx_PeriphCLKConfig+0xc6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLKSOURCE(PeriphClkInit->Sai2ClockSelection));

    /* Configure SAI2 Clock source */
    __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 800543a:	4b4e      	ldr	r3, [pc, #312]	; (8005574 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800543c:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8005440:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 8005444:	687b      	ldr	r3, [r7, #4]
 8005446:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005448:	494a      	ldr	r1, [pc, #296]	; (8005574 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800544a:	4313      	orrs	r3, r2
 800544c:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c

    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)
 8005450:	687b      	ldr	r3, [r7, #4]
 8005452:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005454:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8005458:	d101      	bne.n	800545e <HAL_RCCEx_PeriphCLKConfig+0xba>
    {
      plli2sused = 1;
 800545a:	2301      	movs	r3, #1
 800545c:	61fb      	str	r3, [r7, #28]
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)
 800545e:	687b      	ldr	r3, [r7, #4]
 8005460:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005462:	2b00      	cmp	r3, #0
 8005464:	d101      	bne.n	800546a <HAL_RCCEx_PeriphCLKConfig+0xc6>
    {
      pllsaiused = 1;
 8005466:	2301      	movs	r3, #1
 8005468:	61bb      	str	r3, [r7, #24]
    }
  }

  /*-------------------------------------- SPDIF-RX Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 800546a:	687b      	ldr	r3, [r7, #4]
 800546c:	681b      	ldr	r3, [r3, #0]
 800546e:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8005472:	2b00      	cmp	r3, #0
 8005474:	d001      	beq.n	800547a <HAL_RCCEx_PeriphCLKConfig+0xd6>
  {
      plli2sused = 1;
 8005476:	2301      	movs	r3, #1
 8005478:	61fb      	str	r3, [r7, #28]
  }

  /*------------------------------------ RTC configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 800547a:	687b      	ldr	r3, [r7, #4]
 800547c:	681b      	ldr	r3, [r3, #0]
 800547e:	f003 0320 	and.w	r3, r3, #32
 8005482:	2b00      	cmp	r3, #0
 8005484:	f000 808b 	beq.w	800559e <HAL_RCCEx_PeriphCLKConfig+0x1fa>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 8005488:	4b3a      	ldr	r3, [pc, #232]	; (8005574 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800548a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800548c:	4a39      	ldr	r2, [pc, #228]	; (8005574 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800548e:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8005492:	6413      	str	r3, [r2, #64]	; 0x40
 8005494:	4b37      	ldr	r3, [pc, #220]	; (8005574 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8005496:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005498:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800549c:	60bb      	str	r3, [r7, #8]
 800549e:	68bb      	ldr	r3, [r7, #8]

    /* Enable write access to Backup domain */
    PWR->CR1 |= PWR_CR1_DBP;
 80054a0:	4b35      	ldr	r3, [pc, #212]	; (8005578 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 80054a2:	681b      	ldr	r3, [r3, #0]
 80054a4:	4a34      	ldr	r2, [pc, #208]	; (8005578 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 80054a6:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80054aa:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80054ac:	f7fd fa78 	bl	80029a0 <HAL_GetTick>
 80054b0:	6178      	str	r0, [r7, #20]

    /* Wait for Backup domain Write protection disable */
    while((PWR->CR1 & PWR_CR1_DBP) == RESET)
 80054b2:	e008      	b.n	80054c6 <HAL_RCCEx_PeriphCLKConfig+0x122>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80054b4:	f7fd fa74 	bl	80029a0 <HAL_GetTick>
 80054b8:	4602      	mov	r2, r0
 80054ba:	697b      	ldr	r3, [r7, #20]
 80054bc:	1ad3      	subs	r3, r2, r3
 80054be:	2b64      	cmp	r3, #100	; 0x64
 80054c0:	d901      	bls.n	80054c6 <HAL_RCCEx_PeriphCLKConfig+0x122>
      {
        return HAL_TIMEOUT;
 80054c2:	2303      	movs	r3, #3
 80054c4:	e38f      	b.n	8005be6 <HAL_RCCEx_PeriphCLKConfig+0x842>
    while((PWR->CR1 & PWR_CR1_DBP) == RESET)
 80054c6:	4b2c      	ldr	r3, [pc, #176]	; (8005578 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 80054c8:	681b      	ldr	r3, [r3, #0]
 80054ca:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80054ce:	2b00      	cmp	r3, #0
 80054d0:	d0f0      	beq.n	80054b4 <HAL_RCCEx_PeriphCLKConfig+0x110>
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified */
    tmpreg0 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 80054d2:	4b28      	ldr	r3, [pc, #160]	; (8005574 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80054d4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80054d6:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80054da:	613b      	str	r3, [r7, #16]

    if((tmpreg0 != 0x00000000U) && (tmpreg0 != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 80054dc:	693b      	ldr	r3, [r7, #16]
 80054de:	2b00      	cmp	r3, #0
 80054e0:	d035      	beq.n	800554e <HAL_RCCEx_PeriphCLKConfig+0x1aa>
 80054e2:	687b      	ldr	r3, [r7, #4]
 80054e4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80054e6:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80054ea:	693a      	ldr	r2, [r7, #16]
 80054ec:	429a      	cmp	r2, r3
 80054ee:	d02e      	beq.n	800554e <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg0 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 80054f0:	4b20      	ldr	r3, [pc, #128]	; (8005574 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80054f2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80054f4:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80054f8:	613b      	str	r3, [r7, #16]

      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 80054fa:	4b1e      	ldr	r3, [pc, #120]	; (8005574 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80054fc:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80054fe:	4a1d      	ldr	r2, [pc, #116]	; (8005574 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8005500:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8005504:	6713      	str	r3, [r2, #112]	; 0x70
      __HAL_RCC_BACKUPRESET_RELEASE();
 8005506:	4b1b      	ldr	r3, [pc, #108]	; (8005574 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8005508:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800550a:	4a1a      	ldr	r2, [pc, #104]	; (8005574 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800550c:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8005510:	6713      	str	r3, [r2, #112]	; 0x70

      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg0;
 8005512:	4a18      	ldr	r2, [pc, #96]	; (8005574 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8005514:	693b      	ldr	r3, [r7, #16]
 8005516:	6713      	str	r3, [r2, #112]	; 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 8005518:	4b16      	ldr	r3, [pc, #88]	; (8005574 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800551a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800551c:	f003 0301 	and.w	r3, r3, #1
 8005520:	2b01      	cmp	r3, #1
 8005522:	d114      	bne.n	800554e <HAL_RCCEx_PeriphCLKConfig+0x1aa>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005524:	f7fd fa3c 	bl	80029a0 <HAL_GetTick>
 8005528:	6178      	str	r0, [r7, #20]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800552a:	e00a      	b.n	8005542 <HAL_RCCEx_PeriphCLKConfig+0x19e>
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800552c:	f7fd fa38 	bl	80029a0 <HAL_GetTick>
 8005530:	4602      	mov	r2, r0
 8005532:	697b      	ldr	r3, [r7, #20]
 8005534:	1ad3      	subs	r3, r2, r3
 8005536:	f241 3288 	movw	r2, #5000	; 0x1388
 800553a:	4293      	cmp	r3, r2
 800553c:	d901      	bls.n	8005542 <HAL_RCCEx_PeriphCLKConfig+0x19e>
          {
            return HAL_TIMEOUT;
 800553e:	2303      	movs	r3, #3
 8005540:	e351      	b.n	8005be6 <HAL_RCCEx_PeriphCLKConfig+0x842>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005542:	4b0c      	ldr	r3, [pc, #48]	; (8005574 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8005544:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005546:	f003 0302 	and.w	r3, r3, #2
 800554a:	2b00      	cmp	r3, #0
 800554c:	d0ee      	beq.n	800552c <HAL_RCCEx_PeriphCLKConfig+0x188>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 800554e:	687b      	ldr	r3, [r7, #4]
 8005550:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005552:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8005556:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800555a:	d111      	bne.n	8005580 <HAL_RCCEx_PeriphCLKConfig+0x1dc>
 800555c:	4b05      	ldr	r3, [pc, #20]	; (8005574 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800555e:	689b      	ldr	r3, [r3, #8]
 8005560:	f423 12f8 	bic.w	r2, r3, #2031616	; 0x1f0000
 8005564:	687b      	ldr	r3, [r7, #4]
 8005566:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8005568:	4b04      	ldr	r3, [pc, #16]	; (800557c <HAL_RCCEx_PeriphCLKConfig+0x1d8>)
 800556a:	400b      	ands	r3, r1
 800556c:	4901      	ldr	r1, [pc, #4]	; (8005574 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800556e:	4313      	orrs	r3, r2
 8005570:	608b      	str	r3, [r1, #8]
 8005572:	e00b      	b.n	800558c <HAL_RCCEx_PeriphCLKConfig+0x1e8>
 8005574:	40023800 	.word	0x40023800
 8005578:	40007000 	.word	0x40007000
 800557c:	0ffffcff 	.word	0x0ffffcff
 8005580:	4bb3      	ldr	r3, [pc, #716]	; (8005850 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8005582:	689b      	ldr	r3, [r3, #8]
 8005584:	4ab2      	ldr	r2, [pc, #712]	; (8005850 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8005586:	f423 13f8 	bic.w	r3, r3, #2031616	; 0x1f0000
 800558a:	6093      	str	r3, [r2, #8]
 800558c:	4bb0      	ldr	r3, [pc, #704]	; (8005850 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 800558e:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 8005590:	687b      	ldr	r3, [r7, #4]
 8005592:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005594:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8005598:	49ad      	ldr	r1, [pc, #692]	; (8005850 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 800559a:	4313      	orrs	r3, r2
 800559c:	670b      	str	r3, [r1, #112]	; 0x70
  }

  /*------------------------------------ TIM configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
 800559e:	687b      	ldr	r3, [r7, #4]
 80055a0:	681b      	ldr	r3, [r3, #0]
 80055a2:	f003 0310 	and.w	r3, r3, #16
 80055a6:	2b00      	cmp	r3, #0
 80055a8:	d010      	beq.n	80055cc <HAL_RCCEx_PeriphCLKConfig+0x228>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(PeriphClkInit->TIMPresSelection));

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 80055aa:	4ba9      	ldr	r3, [pc, #676]	; (8005850 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 80055ac:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80055b0:	4aa7      	ldr	r2, [pc, #668]	; (8005850 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 80055b2:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 80055b6:	f8c2 308c 	str.w	r3, [r2, #140]	; 0x8c
 80055ba:	4ba5      	ldr	r3, [pc, #660]	; (8005850 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 80055bc:	f8d3 208c 	ldr.w	r2, [r3, #140]	; 0x8c
 80055c0:	687b      	ldr	r3, [r7, #4]
 80055c2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80055c4:	49a2      	ldr	r1, [pc, #648]	; (8005850 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 80055c6:	4313      	orrs	r3, r2
 80055c8:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
  }

  /*-------------------------------------- I2C1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 80055cc:	687b      	ldr	r3, [r7, #4]
 80055ce:	681b      	ldr	r3, [r3, #0]
 80055d0:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80055d4:	2b00      	cmp	r3, #0
 80055d6:	d00a      	beq.n	80055ee <HAL_RCCEx_PeriphCLKConfig+0x24a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 80055d8:	4b9d      	ldr	r3, [pc, #628]	; (8005850 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 80055da:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80055de:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 80055e2:	687b      	ldr	r3, [r7, #4]
 80055e4:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 80055e6:	499a      	ldr	r1, [pc, #616]	; (8005850 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 80055e8:	4313      	orrs	r3, r2
 80055ea:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- I2C2 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 80055ee:	687b      	ldr	r3, [r7, #4]
 80055f0:	681b      	ldr	r3, [r3, #0]
 80055f2:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 80055f6:	2b00      	cmp	r3, #0
 80055f8:	d00a      	beq.n	8005610 <HAL_RCCEx_PeriphCLKConfig+0x26c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 80055fa:	4b95      	ldr	r3, [pc, #596]	; (8005850 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 80055fc:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005600:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 8005604:	687b      	ldr	r3, [r7, #4]
 8005606:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8005608:	4991      	ldr	r1, [pc, #580]	; (8005850 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 800560a:	4313      	orrs	r3, r2
 800560c:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- I2C3 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8005610:	687b      	ldr	r3, [r7, #4]
 8005612:	681b      	ldr	r3, [r3, #0]
 8005614:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8005618:	2b00      	cmp	r3, #0
 800561a:	d00a      	beq.n	8005632 <HAL_RCCEx_PeriphCLKConfig+0x28e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 800561c:	4b8c      	ldr	r3, [pc, #560]	; (8005850 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 800561e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005622:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8005626:	687b      	ldr	r3, [r7, #4]
 8005628:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800562a:	4989      	ldr	r1, [pc, #548]	; (8005850 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 800562c:	4313      	orrs	r3, r2
 800562e:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- I2C4 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 8005632:	687b      	ldr	r3, [r7, #4]
 8005634:	681b      	ldr	r3, [r3, #0]
 8005636:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800563a:	2b00      	cmp	r3, #0
 800563c:	d00a      	beq.n	8005654 <HAL_RCCEx_PeriphCLKConfig+0x2b0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 800563e:	4b84      	ldr	r3, [pc, #528]	; (8005850 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8005640:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005644:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 8005648:	687b      	ldr	r3, [r7, #4]
 800564a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800564c:	4980      	ldr	r1, [pc, #512]	; (8005850 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 800564e:	4313      	orrs	r3, r2
 8005650:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- USART1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8005654:	687b      	ldr	r3, [r7, #4]
 8005656:	681b      	ldr	r3, [r3, #0]
 8005658:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800565c:	2b00      	cmp	r3, #0
 800565e:	d00a      	beq.n	8005676 <HAL_RCCEx_PeriphCLKConfig+0x2d2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8005660:	4b7b      	ldr	r3, [pc, #492]	; (8005850 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8005662:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005666:	f023 0203 	bic.w	r2, r3, #3
 800566a:	687b      	ldr	r3, [r7, #4]
 800566c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800566e:	4978      	ldr	r1, [pc, #480]	; (8005850 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8005670:	4313      	orrs	r3, r2
 8005672:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- USART2 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8005676:	687b      	ldr	r3, [r7, #4]
 8005678:	681b      	ldr	r3, [r3, #0]
 800567a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800567e:	2b00      	cmp	r3, #0
 8005680:	d00a      	beq.n	8005698 <HAL_RCCEx_PeriphCLKConfig+0x2f4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8005682:	4b73      	ldr	r3, [pc, #460]	; (8005850 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8005684:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005688:	f023 020c 	bic.w	r2, r3, #12
 800568c:	687b      	ldr	r3, [r7, #4]
 800568e:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8005690:	496f      	ldr	r1, [pc, #444]	; (8005850 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8005692:	4313      	orrs	r3, r2
 8005694:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- USART3 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8005698:	687b      	ldr	r3, [r7, #4]
 800569a:	681b      	ldr	r3, [r3, #0]
 800569c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80056a0:	2b00      	cmp	r3, #0
 80056a2:	d00a      	beq.n	80056ba <HAL_RCCEx_PeriphCLKConfig+0x316>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 80056a4:	4b6a      	ldr	r3, [pc, #424]	; (8005850 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 80056a6:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80056aa:	f023 0230 	bic.w	r2, r3, #48	; 0x30
 80056ae:	687b      	ldr	r3, [r7, #4]
 80056b0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80056b2:	4967      	ldr	r1, [pc, #412]	; (8005850 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 80056b4:	4313      	orrs	r3, r2
 80056b6:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- UART4 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 80056ba:	687b      	ldr	r3, [r7, #4]
 80056bc:	681b      	ldr	r3, [r3, #0]
 80056be:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80056c2:	2b00      	cmp	r3, #0
 80056c4:	d00a      	beq.n	80056dc <HAL_RCCEx_PeriphCLKConfig+0x338>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 80056c6:	4b62      	ldr	r3, [pc, #392]	; (8005850 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 80056c8:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80056cc:	f023 02c0 	bic.w	r2, r3, #192	; 0xc0
 80056d0:	687b      	ldr	r3, [r7, #4]
 80056d2:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80056d4:	495e      	ldr	r1, [pc, #376]	; (8005850 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 80056d6:	4313      	orrs	r3, r2
 80056d8:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- UART5 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 80056dc:	687b      	ldr	r3, [r7, #4]
 80056de:	681b      	ldr	r3, [r3, #0]
 80056e0:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80056e4:	2b00      	cmp	r3, #0
 80056e6:	d00a      	beq.n	80056fe <HAL_RCCEx_PeriphCLKConfig+0x35a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 80056e8:	4b59      	ldr	r3, [pc, #356]	; (8005850 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 80056ea:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80056ee:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 80056f2:	687b      	ldr	r3, [r7, #4]
 80056f4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80056f6:	4956      	ldr	r1, [pc, #344]	; (8005850 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 80056f8:	4313      	orrs	r3, r2
 80056fa:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- USART6 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART6) == RCC_PERIPHCLK_USART6)
 80056fe:	687b      	ldr	r3, [r7, #4]
 8005700:	681b      	ldr	r3, [r3, #0]
 8005702:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8005706:	2b00      	cmp	r3, #0
 8005708:	d00a      	beq.n	8005720 <HAL_RCCEx_PeriphCLKConfig+0x37c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART6CLKSOURCE(PeriphClkInit->Usart6ClockSelection));

    /* Configure the USART6 clock source */
    __HAL_RCC_USART6_CONFIG(PeriphClkInit->Usart6ClockSelection);
 800570a:	4b51      	ldr	r3, [pc, #324]	; (8005850 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 800570c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005710:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 8005714:	687b      	ldr	r3, [r7, #4]
 8005716:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005718:	494d      	ldr	r1, [pc, #308]	; (8005850 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 800571a:	4313      	orrs	r3, r2
 800571c:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- UART7 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART7) == RCC_PERIPHCLK_UART7)
 8005720:	687b      	ldr	r3, [r7, #4]
 8005722:	681b      	ldr	r3, [r3, #0]
 8005724:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8005728:	2b00      	cmp	r3, #0
 800572a:	d00a      	beq.n	8005742 <HAL_RCCEx_PeriphCLKConfig+0x39e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART7CLKSOURCE(PeriphClkInit->Uart7ClockSelection));

    /* Configure the UART7 clock source */
    __HAL_RCC_UART7_CONFIG(PeriphClkInit->Uart7ClockSelection);
 800572c:	4b48      	ldr	r3, [pc, #288]	; (8005850 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 800572e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005732:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 8005736:	687b      	ldr	r3, [r7, #4]
 8005738:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800573a:	4945      	ldr	r1, [pc, #276]	; (8005850 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 800573c:	4313      	orrs	r3, r2
 800573e:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- UART8 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART8) == RCC_PERIPHCLK_UART8)
 8005742:	687b      	ldr	r3, [r7, #4]
 8005744:	681b      	ldr	r3, [r3, #0]
 8005746:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 800574a:	2b00      	cmp	r3, #0
 800574c:	d00a      	beq.n	8005764 <HAL_RCCEx_PeriphCLKConfig+0x3c0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART8CLKSOURCE(PeriphClkInit->Uart8ClockSelection));

    /* Configure the UART8 clock source */
    __HAL_RCC_UART8_CONFIG(PeriphClkInit->Uart8ClockSelection);
 800574e:	4b40      	ldr	r3, [pc, #256]	; (8005850 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8005750:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005754:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 8005758:	687b      	ldr	r3, [r7, #4]
 800575a:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800575c:	493c      	ldr	r1, [pc, #240]	; (8005850 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 800575e:	4313      	orrs	r3, r2
 8005760:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*--------------------------------------- CEC Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 8005764:	687b      	ldr	r3, [r7, #4]
 8005766:	681b      	ldr	r3, [r3, #0]
 8005768:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800576c:	2b00      	cmp	r3, #0
 800576e:	d00a      	beq.n	8005786 <HAL_RCCEx_PeriphCLKConfig+0x3e2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 8005770:	4b37      	ldr	r3, [pc, #220]	; (8005850 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8005772:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005776:	f023 6280 	bic.w	r2, r3, #67108864	; 0x4000000
 800577a:	687b      	ldr	r3, [r7, #4]
 800577c:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800577e:	4934      	ldr	r1, [pc, #208]	; (8005850 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8005780:	4313      	orrs	r3, r2
 8005782:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- CK48 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48)
 8005786:	687b      	ldr	r3, [r7, #4]
 8005788:	681b      	ldr	r3, [r3, #0]
 800578a:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800578e:	2b00      	cmp	r3, #0
 8005790:	d011      	beq.n	80057b6 <HAL_RCCEx_PeriphCLKConfig+0x412>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLK48SOURCE(PeriphClkInit->Clk48ClockSelection));

    /* Configure the CLK48 source */
    __HAL_RCC_CLK48_CONFIG(PeriphClkInit->Clk48ClockSelection);
 8005792:	4b2f      	ldr	r3, [pc, #188]	; (8005850 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8005794:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005798:	f023 6200 	bic.w	r2, r3, #134217728	; 0x8000000
 800579c:	687b      	ldr	r3, [r7, #4]
 800579e:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 80057a0:	492b      	ldr	r1, [pc, #172]	; (8005850 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 80057a2:	4313      	orrs	r3, r2
 80057a4:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90

    /* Enable the PLLSAI when it's used as clock source for CK48 */
    if(PeriphClkInit->Clk48ClockSelection == RCC_CLK48SOURCE_PLLSAIP)
 80057a8:	687b      	ldr	r3, [r7, #4]
 80057aa:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 80057ac:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 80057b0:	d101      	bne.n	80057b6 <HAL_RCCEx_PeriphCLKConfig+0x412>
    {
      pllsaiused = 1;
 80057b2:	2301      	movs	r3, #1
 80057b4:	61bb      	str	r3, [r7, #24]
    }
  }

  /*-------------------------------------- LTDC Configuration -----------------------------------*/
#if defined(STM32F746xx) || defined(STM32F756xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx) || defined (STM32F750xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 80057b6:	687b      	ldr	r3, [r7, #4]
 80057b8:	681b      	ldr	r3, [r3, #0]
 80057ba:	f003 0308 	and.w	r3, r3, #8
 80057be:	2b00      	cmp	r3, #0
 80057c0:	d001      	beq.n	80057c6 <HAL_RCCEx_PeriphCLKConfig+0x422>
  {
    pllsaiused = 1;
 80057c2:	2301      	movs	r3, #1
 80057c4:	61bb      	str	r3, [r7, #24]
  }
#endif /* STM32F746xx || STM32F756xx || STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx || STM32F750xx */

  /*-------------------------------------- LPTIM1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 80057c6:	687b      	ldr	r3, [r7, #4]
 80057c8:	681b      	ldr	r3, [r3, #0]
 80057ca:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80057ce:	2b00      	cmp	r3, #0
 80057d0:	d00a      	beq.n	80057e8 <HAL_RCCEx_PeriphCLKConfig+0x444>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LTPIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 80057d2:	4b1f      	ldr	r3, [pc, #124]	; (8005850 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 80057d4:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80057d8:	f023 7240 	bic.w	r2, r3, #50331648	; 0x3000000
 80057dc:	687b      	ldr	r3, [r7, #4]
 80057de:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80057e0:	491b      	ldr	r1, [pc, #108]	; (8005850 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 80057e2:	4313      	orrs	r3, r2
 80057e4:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
   }

  /*------------------------------------- SDMMC1 Configuration ------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == RCC_PERIPHCLK_SDMMC1)
 80057e8:	687b      	ldr	r3, [r7, #4]
 80057ea:	681b      	ldr	r3, [r3, #0]
 80057ec:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 80057f0:	2b00      	cmp	r3, #0
 80057f2:	d00b      	beq.n	800580c <HAL_RCCEx_PeriphCLKConfig+0x468>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));

    /* Configure the SDMMC1 clock source */
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 80057f4:	4b16      	ldr	r3, [pc, #88]	; (8005850 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 80057f6:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80057fa:	f023 5280 	bic.w	r2, r3, #268435456	; 0x10000000
 80057fe:	687b      	ldr	r3, [r7, #4]
 8005800:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8005804:	4912      	ldr	r1, [pc, #72]	; (8005850 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8005806:	4313      	orrs	r3, r2
 8005808:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

#if defined (STM32F765xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx)
  /*------------------------------------- SDMMC2 Configuration ------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC2) == RCC_PERIPHCLK_SDMMC2)
 800580c:	687b      	ldr	r3, [r7, #4]
 800580e:	681b      	ldr	r3, [r3, #0]
 8005810:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8005814:	2b00      	cmp	r3, #0
 8005816:	d00b      	beq.n	8005830 <HAL_RCCEx_PeriphCLKConfig+0x48c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC2CLKSOURCE(PeriphClkInit->Sdmmc2ClockSelection));

    /* Configure the SDMMC2 clock source */
    __HAL_RCC_SDMMC2_CONFIG(PeriphClkInit->Sdmmc2ClockSelection);
 8005818:	4b0d      	ldr	r3, [pc, #52]	; (8005850 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 800581a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800581e:	f023 5200 	bic.w	r2, r3, #536870912	; 0x20000000
 8005822:	687b      	ldr	r3, [r7, #4]
 8005824:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8005828:	4909      	ldr	r1, [pc, #36]	; (8005850 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 800582a:	4313      	orrs	r3, r2
 800582c:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*------------------------------------- DFSDM1 Configuration -------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 8005830:	687b      	ldr	r3, [r7, #4]
 8005832:	681b      	ldr	r3, [r3, #0]
 8005834:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8005838:	2b00      	cmp	r3, #0
 800583a:	d00f      	beq.n	800585c <HAL_RCCEx_PeriphCLKConfig+0x4b8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 800583c:	4b04      	ldr	r3, [pc, #16]	; (8005850 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 800583e:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8005842:	f023 7200 	bic.w	r2, r3, #33554432	; 0x2000000
 8005846:	687b      	ldr	r3, [r7, #4]
 8005848:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800584c:	e002      	b.n	8005854 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
 800584e:	bf00      	nop
 8005850:	40023800 	.word	0x40023800
 8005854:	4986      	ldr	r1, [pc, #536]	; (8005a70 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8005856:	4313      	orrs	r3, r2
 8005858:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
  }

  /*------------------------------------- DFSDM AUDIO Configuration -------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1_AUDIO) == RCC_PERIPHCLK_DFSDM1_AUDIO)
 800585c:	687b      	ldr	r3, [r7, #4]
 800585e:	681b      	ldr	r3, [r3, #0]
 8005860:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8005864:	2b00      	cmp	r3, #0
 8005866:	d00b      	beq.n	8005880 <HAL_RCCEx_PeriphCLKConfig+0x4dc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1AUDIOCLKSOURCE(PeriphClkInit->Dfsdm1AudioClockSelection));

    /* Configure the DFSDM interface clock source */
    __HAL_RCC_DFSDM1AUDIO_CONFIG(PeriphClkInit->Dfsdm1AudioClockSelection);
 8005868:	4b81      	ldr	r3, [pc, #516]	; (8005a70 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 800586a:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800586e:	f023 6280 	bic.w	r2, r3, #67108864	; 0x4000000
 8005872:	687b      	ldr	r3, [r7, #4]
 8005874:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8005878:	497d      	ldr	r1, [pc, #500]	; (8005a70 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 800587a:	4313      	orrs	r3, r2
 800587c:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
  }
#endif /* STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx */

  /*-------------------------------------- PLLI2S Configuration ---------------------------------*/
  /* PLLI2S is configured when a peripheral will use it as source clock : SAI1, SAI2, I2S or SPDIF-RX */
  if((plli2sused == 1) || ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S))
 8005880:	69fb      	ldr	r3, [r7, #28]
 8005882:	2b01      	cmp	r3, #1
 8005884:	d006      	beq.n	8005894 <HAL_RCCEx_PeriphCLKConfig+0x4f0>
 8005886:	687b      	ldr	r3, [r7, #4]
 8005888:	681b      	ldr	r3, [r3, #0]
 800588a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800588e:	2b00      	cmp	r3, #0
 8005890:	f000 80d6 	beq.w	8005a40 <HAL_RCCEx_PeriphCLKConfig+0x69c>
  {
    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 8005894:	4b76      	ldr	r3, [pc, #472]	; (8005a70 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8005896:	681b      	ldr	r3, [r3, #0]
 8005898:	4a75      	ldr	r2, [pc, #468]	; (8005a70 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 800589a:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 800589e:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80058a0:	f7fd f87e 	bl	80029a0 <HAL_GetTick>
 80058a4:	6178      	str	r0, [r7, #20]

    /* Wait till PLLI2S is disabled */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 80058a6:	e008      	b.n	80058ba <HAL_RCCEx_PeriphCLKConfig+0x516>
    {
      if((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 80058a8:	f7fd f87a 	bl	80029a0 <HAL_GetTick>
 80058ac:	4602      	mov	r2, r0
 80058ae:	697b      	ldr	r3, [r7, #20]
 80058b0:	1ad3      	subs	r3, r2, r3
 80058b2:	2b64      	cmp	r3, #100	; 0x64
 80058b4:	d901      	bls.n	80058ba <HAL_RCCEx_PeriphCLKConfig+0x516>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 80058b6:	2303      	movs	r3, #3
 80058b8:	e195      	b.n	8005be6 <HAL_RCCEx_PeriphCLKConfig+0x842>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 80058ba:	4b6d      	ldr	r3, [pc, #436]	; (8005a70 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80058bc:	681b      	ldr	r3, [r3, #0]
 80058be:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 80058c2:	2b00      	cmp	r3, #0
 80058c4:	d1f0      	bne.n	80058a8 <HAL_RCCEx_PeriphCLKConfig+0x504>

    /* check for common PLLI2S Parameters */
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));

    /*----------------- In Case of PLLI2S is selected as source clock for I2S -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) && (PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLLI2S)))
 80058c6:	687b      	ldr	r3, [r7, #4]
 80058c8:	681b      	ldr	r3, [r3, #0]
 80058ca:	f003 0301 	and.w	r3, r3, #1
 80058ce:	2b00      	cmp	r3, #0
 80058d0:	d021      	beq.n	8005916 <HAL_RCCEx_PeriphCLKConfig+0x572>
 80058d2:	687b      	ldr	r3, [r7, #4]
 80058d4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80058d6:	2b00      	cmp	r3, #0
 80058d8:	d11d      	bne.n	8005916 <HAL_RCCEx_PeriphCLKConfig+0x572>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));

      /* Read PLLI2SP and PLLI2SQ value from PLLI2SCFGR register (this value is not needed for I2S configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos);
 80058da:	4b65      	ldr	r3, [pc, #404]	; (8005a70 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80058dc:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80058e0:	0c1b      	lsrs	r3, r3, #16
 80058e2:	f003 0303 	and.w	r3, r3, #3
 80058e6:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 80058e8:	4b61      	ldr	r3, [pc, #388]	; (8005a70 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80058ea:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80058ee:	0e1b      	lsrs	r3, r3, #24
 80058f0:	f003 030f 	and.w	r3, r3, #15
 80058f4:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLM) */
      /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , tmpreg0, tmpreg1, PeriphClkInit->PLLI2S.PLLI2SR);
 80058f6:	687b      	ldr	r3, [r7, #4]
 80058f8:	685b      	ldr	r3, [r3, #4]
 80058fa:	019a      	lsls	r2, r3, #6
 80058fc:	693b      	ldr	r3, [r7, #16]
 80058fe:	041b      	lsls	r3, r3, #16
 8005900:	431a      	orrs	r2, r3
 8005902:	68fb      	ldr	r3, [r7, #12]
 8005904:	061b      	lsls	r3, r3, #24
 8005906:	431a      	orrs	r2, r3
 8005908:	687b      	ldr	r3, [r7, #4]
 800590a:	689b      	ldr	r3, [r3, #8]
 800590c:	071b      	lsls	r3, r3, #28
 800590e:	4958      	ldr	r1, [pc, #352]	; (8005a70 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8005910:	4313      	orrs	r3, r2
 8005912:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /*----------------- In Case of PLLI2S is selected as source clock for SAI -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 8005916:	687b      	ldr	r3, [r7, #4]
 8005918:	681b      	ldr	r3, [r3, #0]
 800591a:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 800591e:	2b00      	cmp	r3, #0
 8005920:	d004      	beq.n	800592c <HAL_RCCEx_PeriphCLKConfig+0x588>
 8005922:	687b      	ldr	r3, [r7, #4]
 8005924:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005926:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800592a:	d00a      	beq.n	8005942 <HAL_RCCEx_PeriphCLKConfig+0x59e>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 800592c:	687b      	ldr	r3, [r7, #4]
 800592e:	681b      	ldr	r3, [r3, #0]
 8005930:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 8005934:	2b00      	cmp	r3, #0
 8005936:	d02e      	beq.n	8005996 <HAL_RCCEx_PeriphCLKConfig+0x5f2>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 8005938:	687b      	ldr	r3, [r7, #4]
 800593a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800593c:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8005940:	d129      	bne.n	8005996 <HAL_RCCEx_PeriphCLKConfig+0x5f2>
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));
      /* Check for PLLI2S/DIVQ parameters */
      assert_param(IS_RCC_PLLI2S_DIVQ_VALUE(PeriphClkInit->PLLI2SDivQ));

      /* Read PLLI2SP and PLLI2SR values from PLLI2SCFGR register (this value is not needed for SAI configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos);
 8005942:	4b4b      	ldr	r3, [pc, #300]	; (8005a70 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8005944:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8005948:	0c1b      	lsrs	r3, r3, #16
 800594a:	f003 0303 	and.w	r3, r3, #3
 800594e:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 8005950:	4b47      	ldr	r3, [pc, #284]	; (8005a70 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8005952:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8005956:	0f1b      	lsrs	r3, r3, #28
 8005958:	f003 0307 	and.w	r3, r3, #7
 800595c:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLI2S_VCO Output = PLLI2S_VCO Input * PLLI2SN */
      /* SAI_CLK(first level) = PLLI2S_VCO Output/PLLI2SQ */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN, tmpreg0, PeriphClkInit->PLLI2S.PLLI2SQ, tmpreg1);
 800595e:	687b      	ldr	r3, [r7, #4]
 8005960:	685b      	ldr	r3, [r3, #4]
 8005962:	019a      	lsls	r2, r3, #6
 8005964:	693b      	ldr	r3, [r7, #16]
 8005966:	041b      	lsls	r3, r3, #16
 8005968:	431a      	orrs	r2, r3
 800596a:	687b      	ldr	r3, [r7, #4]
 800596c:	68db      	ldr	r3, [r3, #12]
 800596e:	061b      	lsls	r3, r3, #24
 8005970:	431a      	orrs	r2, r3
 8005972:	68fb      	ldr	r3, [r7, #12]
 8005974:	071b      	lsls	r3, r3, #28
 8005976:	493e      	ldr	r1, [pc, #248]	; (8005a70 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8005978:	4313      	orrs	r3, r2
 800597a:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84

      /* SAI_CLK_x = SAI_CLK(first level)/PLLI2SDIVQ */
      __HAL_RCC_PLLI2S_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLI2SDivQ);
 800597e:	4b3c      	ldr	r3, [pc, #240]	; (8005a70 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8005980:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8005984:	f023 021f 	bic.w	r2, r3, #31
 8005988:	687b      	ldr	r3, [r7, #4]
 800598a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800598c:	3b01      	subs	r3, #1
 800598e:	4938      	ldr	r1, [pc, #224]	; (8005a70 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8005990:	4313      	orrs	r3, r2
 8005992:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }

    /*----------------- In Case of PLLI2S is selected as source clock for SPDIF-RX -------------------*/
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 8005996:	687b      	ldr	r3, [r7, #4]
 8005998:	681b      	ldr	r3, [r3, #0]
 800599a:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 800599e:	2b00      	cmp	r3, #0
 80059a0:	d01d      	beq.n	80059de <HAL_RCCEx_PeriphCLKConfig+0x63a>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SP_VALUE(PeriphClkInit->PLLI2S.PLLI2SP));

     /* Read PLLI2SR value from PLLI2SCFGR register (this value is not needed for SPDIF-RX configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 80059a2:	4b33      	ldr	r3, [pc, #204]	; (8005a70 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80059a4:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80059a8:	0e1b      	lsrs	r3, r3, #24
 80059aa:	f003 030f 	and.w	r3, r3, #15
 80059ae:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 80059b0:	4b2f      	ldr	r3, [pc, #188]	; (8005a70 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80059b2:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80059b6:	0f1b      	lsrs	r3, r3, #28
 80059b8:	f003 0307 	and.w	r3, r3, #7
 80059bc:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLM) */
      /* SPDIFCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SP */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, tmpreg0, tmpreg1);
 80059be:	687b      	ldr	r3, [r7, #4]
 80059c0:	685b      	ldr	r3, [r3, #4]
 80059c2:	019a      	lsls	r2, r3, #6
 80059c4:	687b      	ldr	r3, [r7, #4]
 80059c6:	691b      	ldr	r3, [r3, #16]
 80059c8:	041b      	lsls	r3, r3, #16
 80059ca:	431a      	orrs	r2, r3
 80059cc:	693b      	ldr	r3, [r7, #16]
 80059ce:	061b      	lsls	r3, r3, #24
 80059d0:	431a      	orrs	r2, r3
 80059d2:	68fb      	ldr	r3, [r7, #12]
 80059d4:	071b      	lsls	r3, r3, #28
 80059d6:	4926      	ldr	r1, [pc, #152]	; (8005a70 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80059d8:	4313      	orrs	r3, r2
 80059da:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /*----------------- In Case of PLLI2S is just selected  -----------------*/
    if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S)
 80059de:	687b      	ldr	r3, [r7, #4]
 80059e0:	681b      	ldr	r3, [r3, #0]
 80059e2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80059e6:	2b00      	cmp	r3, #0
 80059e8:	d011      	beq.n	8005a0e <HAL_RCCEx_PeriphCLKConfig+0x66a>
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));

      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLI2SM) */
      /* SPDIFRXCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SP */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, PeriphClkInit->PLLI2S.PLLI2SQ, PeriphClkInit->PLLI2S.PLLI2SR);
 80059ea:	687b      	ldr	r3, [r7, #4]
 80059ec:	685b      	ldr	r3, [r3, #4]
 80059ee:	019a      	lsls	r2, r3, #6
 80059f0:	687b      	ldr	r3, [r7, #4]
 80059f2:	691b      	ldr	r3, [r3, #16]
 80059f4:	041b      	lsls	r3, r3, #16
 80059f6:	431a      	orrs	r2, r3
 80059f8:	687b      	ldr	r3, [r7, #4]
 80059fa:	68db      	ldr	r3, [r3, #12]
 80059fc:	061b      	lsls	r3, r3, #24
 80059fe:	431a      	orrs	r2, r3
 8005a00:	687b      	ldr	r3, [r7, #4]
 8005a02:	689b      	ldr	r3, [r3, #8]
 8005a04:	071b      	lsls	r3, r3, #28
 8005a06:	491a      	ldr	r1, [pc, #104]	; (8005a70 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8005a08:	4313      	orrs	r3, r2
 8005a0a:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 8005a0e:	4b18      	ldr	r3, [pc, #96]	; (8005a70 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8005a10:	681b      	ldr	r3, [r3, #0]
 8005a12:	4a17      	ldr	r2, [pc, #92]	; (8005a70 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8005a14:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8005a18:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8005a1a:	f7fc ffc1 	bl	80029a0 <HAL_GetTick>
 8005a1e:	6178      	str	r0, [r7, #20]

    /* Wait till PLLI2S is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8005a20:	e008      	b.n	8005a34 <HAL_RCCEx_PeriphCLKConfig+0x690>
    {
      if((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 8005a22:	f7fc ffbd 	bl	80029a0 <HAL_GetTick>
 8005a26:	4602      	mov	r2, r0
 8005a28:	697b      	ldr	r3, [r7, #20]
 8005a2a:	1ad3      	subs	r3, r2, r3
 8005a2c:	2b64      	cmp	r3, #100	; 0x64
 8005a2e:	d901      	bls.n	8005a34 <HAL_RCCEx_PeriphCLKConfig+0x690>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8005a30:	2303      	movs	r3, #3
 8005a32:	e0d8      	b.n	8005be6 <HAL_RCCEx_PeriphCLKConfig+0x842>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8005a34:	4b0e      	ldr	r3, [pc, #56]	; (8005a70 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8005a36:	681b      	ldr	r3, [r3, #0]
 8005a38:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8005a3c:	2b00      	cmp	r3, #0
 8005a3e:	d0f0      	beq.n	8005a22 <HAL_RCCEx_PeriphCLKConfig+0x67e>
    }
  }

  /*-------------------------------------- PLLSAI Configuration ---------------------------------*/
  /* PLLSAI is configured when a peripheral will use it as source clock : SAI1, SAI2, LTDC or CK48 */
  if(pllsaiused == 1)
 8005a40:	69bb      	ldr	r3, [r7, #24]
 8005a42:	2b01      	cmp	r3, #1
 8005a44:	f040 80ce 	bne.w	8005be4 <HAL_RCCEx_PeriphCLKConfig+0x840>
  {
    /* Disable PLLSAI Clock */
    __HAL_RCC_PLLSAI_DISABLE();
 8005a48:	4b09      	ldr	r3, [pc, #36]	; (8005a70 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8005a4a:	681b      	ldr	r3, [r3, #0]
 8005a4c:	4a08      	ldr	r2, [pc, #32]	; (8005a70 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8005a4e:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8005a52:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8005a54:	f7fc ffa4 	bl	80029a0 <HAL_GetTick>
 8005a58:	6178      	str	r0, [r7, #20]

    /* Wait till PLLSAI is disabled */
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 8005a5a:	e00b      	b.n	8005a74 <HAL_RCCEx_PeriphCLKConfig+0x6d0>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 8005a5c:	f7fc ffa0 	bl	80029a0 <HAL_GetTick>
 8005a60:	4602      	mov	r2, r0
 8005a62:	697b      	ldr	r3, [r7, #20]
 8005a64:	1ad3      	subs	r3, r2, r3
 8005a66:	2b64      	cmp	r3, #100	; 0x64
 8005a68:	d904      	bls.n	8005a74 <HAL_RCCEx_PeriphCLKConfig+0x6d0>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8005a6a:	2303      	movs	r3, #3
 8005a6c:	e0bb      	b.n	8005be6 <HAL_RCCEx_PeriphCLKConfig+0x842>
 8005a6e:	bf00      	nop
 8005a70:	40023800 	.word	0x40023800
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 8005a74:	4b5e      	ldr	r3, [pc, #376]	; (8005bf0 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8005a76:	681b      	ldr	r3, [r3, #0]
 8005a78:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8005a7c:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8005a80:	d0ec      	beq.n	8005a5c <HAL_RCCEx_PeriphCLKConfig+0x6b8>

    /* Check the PLLSAI division factors */
    assert_param(IS_RCC_PLLSAIN_VALUE(PeriphClkInit->PLLSAI.PLLSAIN));

    /*----------------- In Case of PLLSAI is selected as source clock for SAI -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||\
 8005a82:	687b      	ldr	r3, [r7, #4]
 8005a84:	681b      	ldr	r3, [r3, #0]
 8005a86:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8005a8a:	2b00      	cmp	r3, #0
 8005a8c:	d003      	beq.n	8005a96 <HAL_RCCEx_PeriphCLKConfig+0x6f2>
 8005a8e:	687b      	ldr	r3, [r7, #4]
 8005a90:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005a92:	2b00      	cmp	r3, #0
 8005a94:	d009      	beq.n	8005aaa <HAL_RCCEx_PeriphCLKConfig+0x706>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 8005a96:	687b      	ldr	r3, [r7, #4]
 8005a98:	681b      	ldr	r3, [r3, #0]
 8005a9a:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||\
 8005a9e:	2b00      	cmp	r3, #0
 8005aa0:	d02e      	beq.n	8005b00 <HAL_RCCEx_PeriphCLKConfig+0x75c>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 8005aa2:	687b      	ldr	r3, [r7, #4]
 8005aa4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005aa6:	2b00      	cmp	r3, #0
 8005aa8:	d12a      	bne.n	8005b00 <HAL_RCCEx_PeriphCLKConfig+0x75c>
      assert_param(IS_RCC_PLLSAIQ_VALUE(PeriphClkInit->PLLSAI.PLLSAIQ));
      /* check for PLLSAI/DIVQ Parameter */
      assert_param(IS_RCC_PLLSAI_DIVQ_VALUE(PeriphClkInit->PLLSAIDivQ));

      /* Read PLLSAIP value from PLLSAICFGR register (this value is not needed for SAI configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos);
 8005aaa:	4b51      	ldr	r3, [pc, #324]	; (8005bf0 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8005aac:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005ab0:	0c1b      	lsrs	r3, r3, #16
 8005ab2:	f003 0303 	and.w	r3, r3, #3
 8005ab6:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 8005ab8:	4b4d      	ldr	r3, [pc, #308]	; (8005bf0 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8005aba:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005abe:	0f1b      	lsrs	r3, r3, #28
 8005ac0:	f003 0307 	and.w	r3, r3, #7
 8005ac4:	60fb      	str	r3, [r7, #12]
      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* SAI_CLK(first level) = PLLSAI_VCO Output/PLLSAIQ */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg0, PeriphClkInit->PLLSAI.PLLSAIQ, tmpreg1);
 8005ac6:	687b      	ldr	r3, [r7, #4]
 8005ac8:	695b      	ldr	r3, [r3, #20]
 8005aca:	019a      	lsls	r2, r3, #6
 8005acc:	693b      	ldr	r3, [r7, #16]
 8005ace:	041b      	lsls	r3, r3, #16
 8005ad0:	431a      	orrs	r2, r3
 8005ad2:	687b      	ldr	r3, [r7, #4]
 8005ad4:	699b      	ldr	r3, [r3, #24]
 8005ad6:	061b      	lsls	r3, r3, #24
 8005ad8:	431a      	orrs	r2, r3
 8005ada:	68fb      	ldr	r3, [r7, #12]
 8005adc:	071b      	lsls	r3, r3, #28
 8005ade:	4944      	ldr	r1, [pc, #272]	; (8005bf0 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8005ae0:	4313      	orrs	r3, r2
 8005ae2:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

      /* SAI_CLK_x = SAI_CLK(first level)/PLLSAIDIVQ */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLSAIDivQ);
 8005ae6:	4b42      	ldr	r3, [pc, #264]	; (8005bf0 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8005ae8:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8005aec:	f423 52f8 	bic.w	r2, r3, #7936	; 0x1f00
 8005af0:	687b      	ldr	r3, [r7, #4]
 8005af2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005af4:	3b01      	subs	r3, #1
 8005af6:	021b      	lsls	r3, r3, #8
 8005af8:	493d      	ldr	r1, [pc, #244]	; (8005bf0 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8005afa:	4313      	orrs	r3, r2
 8005afc:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }

    /*----------------- In Case of PLLSAI is selected as source clock for CLK48 -------------------*/
    /* In Case of PLLI2S is selected as source clock for CK48 */
    if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48) && (PeriphClkInit->Clk48ClockSelection == RCC_CLK48SOURCE_PLLSAIP))
 8005b00:	687b      	ldr	r3, [r7, #4]
 8005b02:	681b      	ldr	r3, [r3, #0]
 8005b04:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8005b08:	2b00      	cmp	r3, #0
 8005b0a:	d022      	beq.n	8005b52 <HAL_RCCEx_PeriphCLKConfig+0x7ae>
 8005b0c:	687b      	ldr	r3, [r7, #4]
 8005b0e:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8005b10:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8005b14:	d11d      	bne.n	8005b52 <HAL_RCCEx_PeriphCLKConfig+0x7ae>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLSAIP_VALUE(PeriphClkInit->PLLSAI.PLLSAIP));
      /* Read PLLSAIQ and PLLSAIR value from PLLSAICFGR register (this value is not needed for CK48 configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 8005b16:	4b36      	ldr	r3, [pc, #216]	; (8005bf0 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8005b18:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005b1c:	0e1b      	lsrs	r3, r3, #24
 8005b1e:	f003 030f 	and.w	r3, r3, #15
 8005b22:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 8005b24:	4b32      	ldr	r3, [pc, #200]	; (8005bf0 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8005b26:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005b2a:	0f1b      	lsrs	r3, r3, #28
 8005b2c:	f003 0307 	and.w	r3, r3, #7
 8005b30:	60fb      	str	r3, [r7, #12]

      /* Configure the PLLSAI division factors */
      /* PLLSAI_VCO = f(VCO clock) = f(PLLSAI clock input) x (PLLI2SN/PLLM) */
      /* 48CLK = f(PLLSAI clock output) = f(VCO clock) / PLLSAIP */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , PeriphClkInit->PLLSAI.PLLSAIP, tmpreg0, tmpreg1);
 8005b32:	687b      	ldr	r3, [r7, #4]
 8005b34:	695b      	ldr	r3, [r3, #20]
 8005b36:	019a      	lsls	r2, r3, #6
 8005b38:	687b      	ldr	r3, [r7, #4]
 8005b3a:	6a1b      	ldr	r3, [r3, #32]
 8005b3c:	041b      	lsls	r3, r3, #16
 8005b3e:	431a      	orrs	r2, r3
 8005b40:	693b      	ldr	r3, [r7, #16]
 8005b42:	061b      	lsls	r3, r3, #24
 8005b44:	431a      	orrs	r2, r3
 8005b46:	68fb      	ldr	r3, [r7, #12]
 8005b48:	071b      	lsls	r3, r3, #28
 8005b4a:	4929      	ldr	r1, [pc, #164]	; (8005bf0 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8005b4c:	4313      	orrs	r3, r2
 8005b4e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    }

#if defined(STM32F746xx) || defined(STM32F756xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx) || defined (STM32F750xx)
    /*---------------------------- LTDC configuration -------------------------------*/
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == (RCC_PERIPHCLK_LTDC))
 8005b52:	687b      	ldr	r3, [r7, #4]
 8005b54:	681b      	ldr	r3, [r3, #0]
 8005b56:	f003 0308 	and.w	r3, r3, #8
 8005b5a:	2b00      	cmp	r3, #0
 8005b5c:	d028      	beq.n	8005bb0 <HAL_RCCEx_PeriphCLKConfig+0x80c>
    {
      assert_param(IS_RCC_PLLSAIR_VALUE(PeriphClkInit->PLLSAI.PLLSAIR));
      assert_param(IS_RCC_PLLSAI_DIVR_VALUE(PeriphClkInit->PLLSAIDivR));

      /* Read PLLSAIP and PLLSAIQ value from PLLSAICFGR register (these value are not needed for LTDC configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 8005b5e:	4b24      	ldr	r3, [pc, #144]	; (8005bf0 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8005b60:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005b64:	0e1b      	lsrs	r3, r3, #24
 8005b66:	f003 030f 	and.w	r3, r3, #15
 8005b6a:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos);
 8005b6c:	4b20      	ldr	r3, [pc, #128]	; (8005bf0 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8005b6e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005b72:	0c1b      	lsrs	r3, r3, #16
 8005b74:	f003 0303 	and.w	r3, r3, #3
 8005b78:	60fb      	str	r3, [r7, #12]

      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* LTDC_CLK(first level) = PLLSAI_VCO Output/PLLSAIR */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg1, tmpreg0, PeriphClkInit->PLLSAI.PLLSAIR);
 8005b7a:	687b      	ldr	r3, [r7, #4]
 8005b7c:	695b      	ldr	r3, [r3, #20]
 8005b7e:	019a      	lsls	r2, r3, #6
 8005b80:	68fb      	ldr	r3, [r7, #12]
 8005b82:	041b      	lsls	r3, r3, #16
 8005b84:	431a      	orrs	r2, r3
 8005b86:	693b      	ldr	r3, [r7, #16]
 8005b88:	061b      	lsls	r3, r3, #24
 8005b8a:	431a      	orrs	r2, r3
 8005b8c:	687b      	ldr	r3, [r7, #4]
 8005b8e:	69db      	ldr	r3, [r3, #28]
 8005b90:	071b      	lsls	r3, r3, #28
 8005b92:	4917      	ldr	r1, [pc, #92]	; (8005bf0 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8005b94:	4313      	orrs	r3, r2
 8005b96:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

      /* LTDC_CLK = LTDC_CLK(first level)/PLLSAIDIVR */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVR_CONFIG(PeriphClkInit->PLLSAIDivR);
 8005b9a:	4b15      	ldr	r3, [pc, #84]	; (8005bf0 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8005b9c:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8005ba0:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8005ba4:	687b      	ldr	r3, [r7, #4]
 8005ba6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005ba8:	4911      	ldr	r1, [pc, #68]	; (8005bf0 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8005baa:	4313      	orrs	r3, r2
 8005bac:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }
#endif /* STM32F746xx || STM32F756xx || STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx || STM32F750xx  */

    /* Enable PLLSAI Clock */
    __HAL_RCC_PLLSAI_ENABLE();
 8005bb0:	4b0f      	ldr	r3, [pc, #60]	; (8005bf0 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8005bb2:	681b      	ldr	r3, [r3, #0]
 8005bb4:	4a0e      	ldr	r2, [pc, #56]	; (8005bf0 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8005bb6:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8005bba:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8005bbc:	f7fc fef0 	bl	80029a0 <HAL_GetTick>
 8005bc0:	6178      	str	r0, [r7, #20]

    /* Wait till PLLSAI is ready */
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 8005bc2:	e008      	b.n	8005bd6 <HAL_RCCEx_PeriphCLKConfig+0x832>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 8005bc4:	f7fc feec 	bl	80029a0 <HAL_GetTick>
 8005bc8:	4602      	mov	r2, r0
 8005bca:	697b      	ldr	r3, [r7, #20]
 8005bcc:	1ad3      	subs	r3, r2, r3
 8005bce:	2b64      	cmp	r3, #100	; 0x64
 8005bd0:	d901      	bls.n	8005bd6 <HAL_RCCEx_PeriphCLKConfig+0x832>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8005bd2:	2303      	movs	r3, #3
 8005bd4:	e007      	b.n	8005be6 <HAL_RCCEx_PeriphCLKConfig+0x842>
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 8005bd6:	4b06      	ldr	r3, [pc, #24]	; (8005bf0 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8005bd8:	681b      	ldr	r3, [r3, #0]
 8005bda:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8005bde:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8005be2:	d1ef      	bne.n	8005bc4 <HAL_RCCEx_PeriphCLKConfig+0x820>
      }
    }
  }
  return HAL_OK;
 8005be4:	2300      	movs	r3, #0
}
 8005be6:	4618      	mov	r0, r3
 8005be8:	3720      	adds	r7, #32
 8005bea:	46bd      	mov	sp, r7
 8005bec:	bd80      	pop	{r7, pc}
 8005bee:	bf00      	nop
 8005bf0:	40023800 	.word	0x40023800

08005bf4 <HAL_SD_Init>:
            SD_HandleTypeDef and create the associated handle.
  * @param  hsd: Pointer to the SD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_Init(SD_HandleTypeDef *hsd)
{
 8005bf4:	b580      	push	{r7, lr}
 8005bf6:	b082      	sub	sp, #8
 8005bf8:	af00      	add	r7, sp, #0
 8005bfa:	6078      	str	r0, [r7, #4]
  /* Check the SD handle allocation */
  if(hsd == NULL)
 8005bfc:	687b      	ldr	r3, [r7, #4]
 8005bfe:	2b00      	cmp	r3, #0
 8005c00:	d101      	bne.n	8005c06 <HAL_SD_Init+0x12>
  {
    return HAL_ERROR;
 8005c02:	2301      	movs	r3, #1
 8005c04:	e022      	b.n	8005c4c <HAL_SD_Init+0x58>
  assert_param(IS_SDMMC_CLOCK_POWER_SAVE(hsd->Init.ClockPowerSave));
  assert_param(IS_SDMMC_BUS_WIDE(hsd->Init.BusWide));
  assert_param(IS_SDMMC_HARDWARE_FLOW_CONTROL(hsd->Init.HardwareFlowControl));
  assert_param(IS_SDMMC_CLKDIV(hsd->Init.ClockDiv));

  if(hsd->State == HAL_SD_STATE_RESET)
 8005c06:	687b      	ldr	r3, [r7, #4]
 8005c08:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 8005c0c:	b2db      	uxtb	r3, r3
 8005c0e:	2b00      	cmp	r3, #0
 8005c10:	d105      	bne.n	8005c1e <HAL_SD_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    hsd->Lock = HAL_UNLOCKED;
 8005c12:	687b      	ldr	r3, [r7, #4]
 8005c14:	2200      	movs	r2, #0
 8005c16:	771a      	strb	r2, [r3, #28]

    /* Init the low level hardware */
    hsd->MspInitCallback(hsd);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_SD_MspInit(hsd);
 8005c18:	6878      	ldr	r0, [r7, #4]
 8005c1a:	f000 f8a3 	bl	8005d64 <HAL_SD_MspInit>
#endif /* USE_HAL_SD_REGISTER_CALLBACKS */
  }

  hsd->State = HAL_SD_STATE_BUSY;
 8005c1e:	687b      	ldr	r3, [r7, #4]
 8005c20:	2203      	movs	r2, #3
 8005c22:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  /* Initialize the Card parameters */
  if (HAL_SD_InitCard(hsd) != HAL_OK)
 8005c26:	6878      	ldr	r0, [r7, #4]
 8005c28:	f000 f814 	bl	8005c54 <HAL_SD_InitCard>
 8005c2c:	4603      	mov	r3, r0
 8005c2e:	2b00      	cmp	r3, #0
 8005c30:	d001      	beq.n	8005c36 <HAL_SD_Init+0x42>
  {
    return HAL_ERROR;
 8005c32:	2301      	movs	r3, #1
 8005c34:	e00a      	b.n	8005c4c <HAL_SD_Init+0x58>
  }

  /* Initialize the error code */
  hsd->ErrorCode = HAL_SD_ERROR_NONE;
 8005c36:	687b      	ldr	r3, [r7, #4]
 8005c38:	2200      	movs	r2, #0
 8005c3a:	639a      	str	r2, [r3, #56]	; 0x38

  /* Initialize the SD operation */
  hsd->Context = SD_CONTEXT_NONE;
 8005c3c:	687b      	ldr	r3, [r7, #4]
 8005c3e:	2200      	movs	r2, #0
 8005c40:	631a      	str	r2, [r3, #48]	; 0x30

  /* Initialize the SD state */
  hsd->State = HAL_SD_STATE_READY;
 8005c42:	687b      	ldr	r3, [r7, #4]
 8005c44:	2201      	movs	r2, #1
 8005c46:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  return HAL_OK;
 8005c4a:	2300      	movs	r3, #0
}
 8005c4c:	4618      	mov	r0, r3
 8005c4e:	3708      	adds	r7, #8
 8005c50:	46bd      	mov	sp, r7
 8005c52:	bd80      	pop	{r7, pc}

08005c54 <HAL_SD_InitCard>:
  * @note   This function initializes the SD card. It could be used when a card
            re-initialization is needed.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_InitCard(SD_HandleTypeDef *hsd)
{
 8005c54:	b5b0      	push	{r4, r5, r7, lr}
 8005c56:	b08e      	sub	sp, #56	; 0x38
 8005c58:	af04      	add	r7, sp, #16
 8005c5a:	6078      	str	r0, [r7, #4]
  uint32_t errorstate;
  HAL_StatusTypeDef status;
  SD_InitTypeDef Init;
  
  /* Default SDMMC peripheral configuration for SD card initialization */
  Init.ClockEdge           = SDMMC_CLOCK_EDGE_RISING;
 8005c5c:	2300      	movs	r3, #0
 8005c5e:	60bb      	str	r3, [r7, #8]
  Init.ClockBypass         = SDMMC_CLOCK_BYPASS_DISABLE;
 8005c60:	2300      	movs	r3, #0
 8005c62:	60fb      	str	r3, [r7, #12]
  Init.ClockPowerSave      = SDMMC_CLOCK_POWER_SAVE_DISABLE;
 8005c64:	2300      	movs	r3, #0
 8005c66:	613b      	str	r3, [r7, #16]
  Init.BusWide             = SDMMC_BUS_WIDE_1B;
 8005c68:	2300      	movs	r3, #0
 8005c6a:	617b      	str	r3, [r7, #20]
  Init.HardwareFlowControl = SDMMC_HARDWARE_FLOW_CONTROL_DISABLE;
 8005c6c:	2300      	movs	r3, #0
 8005c6e:	61bb      	str	r3, [r7, #24]
  Init.ClockDiv            = SDMMC_INIT_CLK_DIV;
 8005c70:	2376      	movs	r3, #118	; 0x76
 8005c72:	61fb      	str	r3, [r7, #28]

  /* Initialize SDMMC peripheral interface with default configuration */
  status = SDMMC_Init(hsd->Instance, Init);
 8005c74:	687b      	ldr	r3, [r7, #4]
 8005c76:	681d      	ldr	r5, [r3, #0]
 8005c78:	466c      	mov	r4, sp
 8005c7a:	f107 0314 	add.w	r3, r7, #20
 8005c7e:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 8005c82:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 8005c86:	f107 0308 	add.w	r3, r7, #8
 8005c8a:	cb0e      	ldmia	r3, {r1, r2, r3}
 8005c8c:	4628      	mov	r0, r5
 8005c8e:	f001 fae9 	bl	8007264 <SDMMC_Init>
 8005c92:	4603      	mov	r3, r0
 8005c94:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  if(status != HAL_OK)
 8005c98:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8005c9c:	2b00      	cmp	r3, #0
 8005c9e:	d001      	beq.n	8005ca4 <HAL_SD_InitCard+0x50>
  {
    return HAL_ERROR;
 8005ca0:	2301      	movs	r3, #1
 8005ca2:	e059      	b.n	8005d58 <HAL_SD_InitCard+0x104>
  }

  /* Disable SDMMC Clock */
  __HAL_SD_DISABLE(hsd);
 8005ca4:	687b      	ldr	r3, [r7, #4]
 8005ca6:	681b      	ldr	r3, [r3, #0]
 8005ca8:	685a      	ldr	r2, [r3, #4]
 8005caa:	687b      	ldr	r3, [r7, #4]
 8005cac:	681b      	ldr	r3, [r3, #0]
 8005cae:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8005cb2:	605a      	str	r2, [r3, #4]

  /* Set Power State to ON */
  (void)SDMMC_PowerState_ON(hsd->Instance);
 8005cb4:	687b      	ldr	r3, [r7, #4]
 8005cb6:	681b      	ldr	r3, [r3, #0]
 8005cb8:	4618      	mov	r0, r3
 8005cba:	f001 fb1d 	bl	80072f8 <SDMMC_PowerState_ON>

  /* Enable SDMMC Clock */
  __HAL_SD_ENABLE(hsd);
 8005cbe:	687b      	ldr	r3, [r7, #4]
 8005cc0:	681b      	ldr	r3, [r3, #0]
 8005cc2:	685a      	ldr	r2, [r3, #4]
 8005cc4:	687b      	ldr	r3, [r7, #4]
 8005cc6:	681b      	ldr	r3, [r3, #0]
 8005cc8:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8005ccc:	605a      	str	r2, [r3, #4]

  /* Required power up waiting time before starting the SD initialization  sequence */
  HAL_Delay(2);
 8005cce:	2002      	movs	r0, #2
 8005cd0:	f7fc fe72 	bl	80029b8 <HAL_Delay>

  /* Identify card operating voltage */
  errorstate = SD_PowerON(hsd);
 8005cd4:	6878      	ldr	r0, [r7, #4]
 8005cd6:	f000 ff09 	bl	8006aec <SD_PowerON>
 8005cda:	6238      	str	r0, [r7, #32]
  if(errorstate != HAL_SD_ERROR_NONE)
 8005cdc:	6a3b      	ldr	r3, [r7, #32]
 8005cde:	2b00      	cmp	r3, #0
 8005ce0:	d00b      	beq.n	8005cfa <HAL_SD_InitCard+0xa6>
  {
    hsd->State = HAL_SD_STATE_READY;
 8005ce2:	687b      	ldr	r3, [r7, #4]
 8005ce4:	2201      	movs	r2, #1
 8005ce6:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    hsd->ErrorCode |= errorstate;
 8005cea:	687b      	ldr	r3, [r7, #4]
 8005cec:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8005cee:	6a3b      	ldr	r3, [r7, #32]
 8005cf0:	431a      	orrs	r2, r3
 8005cf2:	687b      	ldr	r3, [r7, #4]
 8005cf4:	639a      	str	r2, [r3, #56]	; 0x38
    return HAL_ERROR;
 8005cf6:	2301      	movs	r3, #1
 8005cf8:	e02e      	b.n	8005d58 <HAL_SD_InitCard+0x104>
  }

  /* Card initialization */
  errorstate = SD_InitCard(hsd);
 8005cfa:	6878      	ldr	r0, [r7, #4]
 8005cfc:	f000 fe2a 	bl	8006954 <SD_InitCard>
 8005d00:	6238      	str	r0, [r7, #32]
  if(errorstate != HAL_SD_ERROR_NONE)
 8005d02:	6a3b      	ldr	r3, [r7, #32]
 8005d04:	2b00      	cmp	r3, #0
 8005d06:	d00b      	beq.n	8005d20 <HAL_SD_InitCard+0xcc>
  {
    hsd->State = HAL_SD_STATE_READY;
 8005d08:	687b      	ldr	r3, [r7, #4]
 8005d0a:	2201      	movs	r2, #1
 8005d0c:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    hsd->ErrorCode |= errorstate;
 8005d10:	687b      	ldr	r3, [r7, #4]
 8005d12:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8005d14:	6a3b      	ldr	r3, [r7, #32]
 8005d16:	431a      	orrs	r2, r3
 8005d18:	687b      	ldr	r3, [r7, #4]
 8005d1a:	639a      	str	r2, [r3, #56]	; 0x38
    return HAL_ERROR;
 8005d1c:	2301      	movs	r3, #1
 8005d1e:	e01b      	b.n	8005d58 <HAL_SD_InitCard+0x104>
  }

  /* Set Block Size for Card */
  errorstate = SDMMC_CmdBlockLength(hsd->Instance, BLOCKSIZE);
 8005d20:	687b      	ldr	r3, [r7, #4]
 8005d22:	681b      	ldr	r3, [r3, #0]
 8005d24:	f44f 7100 	mov.w	r1, #512	; 0x200
 8005d28:	4618      	mov	r0, r3
 8005d2a:	f001 fb77 	bl	800741c <SDMMC_CmdBlockLength>
 8005d2e:	6238      	str	r0, [r7, #32]
  if(errorstate != HAL_SD_ERROR_NONE)
 8005d30:	6a3b      	ldr	r3, [r7, #32]
 8005d32:	2b00      	cmp	r3, #0
 8005d34:	d00f      	beq.n	8005d56 <HAL_SD_InitCard+0x102>
  {
    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 8005d36:	687b      	ldr	r3, [r7, #4]
 8005d38:	681b      	ldr	r3, [r3, #0]
 8005d3a:	4a09      	ldr	r2, [pc, #36]	; (8005d60 <HAL_SD_InitCard+0x10c>)
 8005d3c:	639a      	str	r2, [r3, #56]	; 0x38
    hsd->ErrorCode |= errorstate;
 8005d3e:	687b      	ldr	r3, [r7, #4]
 8005d40:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8005d42:	6a3b      	ldr	r3, [r7, #32]
 8005d44:	431a      	orrs	r2, r3
 8005d46:	687b      	ldr	r3, [r7, #4]
 8005d48:	639a      	str	r2, [r3, #56]	; 0x38
    hsd->State = HAL_SD_STATE_READY;
 8005d4a:	687b      	ldr	r3, [r7, #4]
 8005d4c:	2201      	movs	r2, #1
 8005d4e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    return HAL_ERROR;
 8005d52:	2301      	movs	r3, #1
 8005d54:	e000      	b.n	8005d58 <HAL_SD_InitCard+0x104>
  }

  return HAL_OK;
 8005d56:	2300      	movs	r3, #0
}
 8005d58:	4618      	mov	r0, r3
 8005d5a:	3728      	adds	r7, #40	; 0x28
 8005d5c:	46bd      	mov	sp, r7
 8005d5e:	bdb0      	pop	{r4, r5, r7, pc}
 8005d60:	004005ff 	.word	0x004005ff

08005d64 <HAL_SD_MspInit>:
  * @brief  Initializes the SD MSP.
  * @param  hsd: Pointer to SD handle
  * @retval None
  */
__weak void HAL_SD_MspInit(SD_HandleTypeDef *hsd)
{
 8005d64:	b480      	push	{r7}
 8005d66:	b083      	sub	sp, #12
 8005d68:	af00      	add	r7, sp, #0
 8005d6a:	6078      	str	r0, [r7, #4]
  UNUSED(hsd);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SD_MspInit could be implemented in the user file
   */
}
 8005d6c:	bf00      	nop
 8005d6e:	370c      	adds	r7, #12
 8005d70:	46bd      	mov	sp, r7
 8005d72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d76:	4770      	bx	lr

08005d78 <HAL_SD_ReadBlocks>:
  * @param  NumberOfBlocks: Number of SD blocks to read
  * @param  Timeout: Specify timeout value
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_ReadBlocks(SD_HandleTypeDef *hsd, uint8_t *pData, uint32_t BlockAdd, uint32_t NumberOfBlocks, uint32_t Timeout)
{
 8005d78:	b580      	push	{r7, lr}
 8005d7a:	b092      	sub	sp, #72	; 0x48
 8005d7c:	af00      	add	r7, sp, #0
 8005d7e:	60f8      	str	r0, [r7, #12]
 8005d80:	60b9      	str	r1, [r7, #8]
 8005d82:	607a      	str	r2, [r7, #4]
 8005d84:	603b      	str	r3, [r7, #0]
  SDMMC_DataInitTypeDef config;
  uint32_t errorstate;
  uint32_t tickstart = HAL_GetTick();
 8005d86:	f7fc fe0b 	bl	80029a0 <HAL_GetTick>
 8005d8a:	6338      	str	r0, [r7, #48]	; 0x30
  uint32_t count, data, dataremaining;
  uint32_t add = BlockAdd;
 8005d8c:	687b      	ldr	r3, [r7, #4]
 8005d8e:	63bb      	str	r3, [r7, #56]	; 0x38
  uint8_t *tempbuff = pData;
 8005d90:	68bb      	ldr	r3, [r7, #8]
 8005d92:	637b      	str	r3, [r7, #52]	; 0x34

  if(NULL == pData)
 8005d94:	68bb      	ldr	r3, [r7, #8]
 8005d96:	2b00      	cmp	r3, #0
 8005d98:	d107      	bne.n	8005daa <HAL_SD_ReadBlocks+0x32>
  {
    hsd->ErrorCode |= HAL_SD_ERROR_PARAM;
 8005d9a:	68fb      	ldr	r3, [r7, #12]
 8005d9c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005d9e:	f043 6200 	orr.w	r2, r3, #134217728	; 0x8000000
 8005da2:	68fb      	ldr	r3, [r7, #12]
 8005da4:	639a      	str	r2, [r3, #56]	; 0x38
    return HAL_ERROR;
 8005da6:	2301      	movs	r3, #1
 8005da8:	e1bd      	b.n	8006126 <HAL_SD_ReadBlocks+0x3ae>
  }

  if(hsd->State == HAL_SD_STATE_READY)
 8005daa:	68fb      	ldr	r3, [r7, #12]
 8005dac:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 8005db0:	b2db      	uxtb	r3, r3
 8005db2:	2b01      	cmp	r3, #1
 8005db4:	f040 81b0 	bne.w	8006118 <HAL_SD_ReadBlocks+0x3a0>
  {
    hsd->ErrorCode = HAL_SD_ERROR_NONE;
 8005db8:	68fb      	ldr	r3, [r7, #12]
 8005dba:	2200      	movs	r2, #0
 8005dbc:	639a      	str	r2, [r3, #56]	; 0x38

    if((add + NumberOfBlocks) > (hsd->SdCard.LogBlockNbr))
 8005dbe:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8005dc0:	683b      	ldr	r3, [r7, #0]
 8005dc2:	441a      	add	r2, r3
 8005dc4:	68fb      	ldr	r3, [r7, #12]
 8005dc6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005dc8:	429a      	cmp	r2, r3
 8005dca:	d907      	bls.n	8005ddc <HAL_SD_ReadBlocks+0x64>
    {
      hsd->ErrorCode |= HAL_SD_ERROR_ADDR_OUT_OF_RANGE;
 8005dcc:	68fb      	ldr	r3, [r7, #12]
 8005dce:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005dd0:	f043 7200 	orr.w	r2, r3, #33554432	; 0x2000000
 8005dd4:	68fb      	ldr	r3, [r7, #12]
 8005dd6:	639a      	str	r2, [r3, #56]	; 0x38
      return HAL_ERROR;
 8005dd8:	2301      	movs	r3, #1
 8005dda:	e1a4      	b.n	8006126 <HAL_SD_ReadBlocks+0x3ae>
    }

    hsd->State = HAL_SD_STATE_BUSY;
 8005ddc:	68fb      	ldr	r3, [r7, #12]
 8005dde:	2203      	movs	r2, #3
 8005de0:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

    /* Initialize data control register */
    hsd->Instance->DCTRL = 0U;
 8005de4:	68fb      	ldr	r3, [r7, #12]
 8005de6:	681b      	ldr	r3, [r3, #0]
 8005de8:	2200      	movs	r2, #0
 8005dea:	62da      	str	r2, [r3, #44]	; 0x2c

    if(hsd->SdCard.CardType != CARD_SDHC_SDXC)
 8005dec:	68fb      	ldr	r3, [r7, #12]
 8005dee:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005df0:	2b01      	cmp	r3, #1
 8005df2:	d002      	beq.n	8005dfa <HAL_SD_ReadBlocks+0x82>
    {
      add *= 512U;
 8005df4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005df6:	025b      	lsls	r3, r3, #9
 8005df8:	63bb      	str	r3, [r7, #56]	; 0x38
    }

    /* Configure the SD DPSM (Data Path State Machine) */
    config.DataTimeOut   = SDMMC_DATATIMEOUT;
 8005dfa:	f04f 33ff 	mov.w	r3, #4294967295
 8005dfe:	617b      	str	r3, [r7, #20]
    config.DataLength    = NumberOfBlocks * BLOCKSIZE;
 8005e00:	683b      	ldr	r3, [r7, #0]
 8005e02:	025b      	lsls	r3, r3, #9
 8005e04:	61bb      	str	r3, [r7, #24]
    config.DataBlockSize = SDMMC_DATABLOCK_SIZE_512B;
 8005e06:	2390      	movs	r3, #144	; 0x90
 8005e08:	61fb      	str	r3, [r7, #28]
    config.TransferDir   = SDMMC_TRANSFER_DIR_TO_SDMMC;
 8005e0a:	2302      	movs	r3, #2
 8005e0c:	623b      	str	r3, [r7, #32]
    config.TransferMode  = SDMMC_TRANSFER_MODE_BLOCK;
 8005e0e:	2300      	movs	r3, #0
 8005e10:	627b      	str	r3, [r7, #36]	; 0x24
    config.DPSM          = SDMMC_DPSM_ENABLE;
 8005e12:	2301      	movs	r3, #1
 8005e14:	62bb      	str	r3, [r7, #40]	; 0x28
    (void)SDMMC_ConfigData(hsd->Instance, &config);
 8005e16:	68fb      	ldr	r3, [r7, #12]
 8005e18:	681b      	ldr	r3, [r3, #0]
 8005e1a:	f107 0214 	add.w	r2, r7, #20
 8005e1e:	4611      	mov	r1, r2
 8005e20:	4618      	mov	r0, r3
 8005e22:	f001 facf 	bl	80073c4 <SDMMC_ConfigData>

    /* Read block(s) in polling mode */
    if(NumberOfBlocks > 1U)
 8005e26:	683b      	ldr	r3, [r7, #0]
 8005e28:	2b01      	cmp	r3, #1
 8005e2a:	d90a      	bls.n	8005e42 <HAL_SD_ReadBlocks+0xca>
    {
      hsd->Context = SD_CONTEXT_READ_MULTIPLE_BLOCK;
 8005e2c:	68fb      	ldr	r3, [r7, #12]
 8005e2e:	2202      	movs	r2, #2
 8005e30:	631a      	str	r2, [r3, #48]	; 0x30

      /* Read Multi Block command */
      errorstate = SDMMC_CmdReadMultiBlock(hsd->Instance, add);
 8005e32:	68fb      	ldr	r3, [r7, #12]
 8005e34:	681b      	ldr	r3, [r3, #0]
 8005e36:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8005e38:	4618      	mov	r0, r3
 8005e3a:	f001 fb33 	bl	80074a4 <SDMMC_CmdReadMultiBlock>
 8005e3e:	6478      	str	r0, [r7, #68]	; 0x44
 8005e40:	e009      	b.n	8005e56 <HAL_SD_ReadBlocks+0xde>
    }
    else
    {
      hsd->Context = SD_CONTEXT_READ_SINGLE_BLOCK;
 8005e42:	68fb      	ldr	r3, [r7, #12]
 8005e44:	2201      	movs	r2, #1
 8005e46:	631a      	str	r2, [r3, #48]	; 0x30

      /* Read Single Block command */
      errorstate = SDMMC_CmdReadSingleBlock(hsd->Instance, add);
 8005e48:	68fb      	ldr	r3, [r7, #12]
 8005e4a:	681b      	ldr	r3, [r3, #0]
 8005e4c:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8005e4e:	4618      	mov	r0, r3
 8005e50:	f001 fb06 	bl	8007460 <SDMMC_CmdReadSingleBlock>
 8005e54:	6478      	str	r0, [r7, #68]	; 0x44
    }
    if(errorstate != HAL_SD_ERROR_NONE)
 8005e56:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8005e58:	2b00      	cmp	r3, #0
 8005e5a:	d012      	beq.n	8005e82 <HAL_SD_ReadBlocks+0x10a>
    {
      /* Clear all the static flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 8005e5c:	68fb      	ldr	r3, [r7, #12]
 8005e5e:	681b      	ldr	r3, [r3, #0]
 8005e60:	4a7a      	ldr	r2, [pc, #488]	; (800604c <HAL_SD_ReadBlocks+0x2d4>)
 8005e62:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->ErrorCode |= errorstate;
 8005e64:	68fb      	ldr	r3, [r7, #12]
 8005e66:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8005e68:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8005e6a:	431a      	orrs	r2, r3
 8005e6c:	68fb      	ldr	r3, [r7, #12]
 8005e6e:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->State = HAL_SD_STATE_READY;
 8005e70:	68fb      	ldr	r3, [r7, #12]
 8005e72:	2201      	movs	r2, #1
 8005e74:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      hsd->Context = SD_CONTEXT_NONE;
 8005e78:	68fb      	ldr	r3, [r7, #12]
 8005e7a:	2200      	movs	r2, #0
 8005e7c:	631a      	str	r2, [r3, #48]	; 0x30
      return HAL_ERROR;
 8005e7e:	2301      	movs	r3, #1
 8005e80:	e151      	b.n	8006126 <HAL_SD_ReadBlocks+0x3ae>
    }

    /* Poll on SDMMC flags */
    dataremaining = config.DataLength;
 8005e82:	69bb      	ldr	r3, [r7, #24]
 8005e84:	63fb      	str	r3, [r7, #60]	; 0x3c
    while(!__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_RXOVERR | SDMMC_FLAG_DCRCFAIL | SDMMC_FLAG_DTIMEOUT | SDMMC_FLAG_DATAEND))
 8005e86:	e061      	b.n	8005f4c <HAL_SD_ReadBlocks+0x1d4>
    {
      if(__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_RXFIFOHF) && (dataremaining > 0U))
 8005e88:	68fb      	ldr	r3, [r7, #12]
 8005e8a:	681b      	ldr	r3, [r3, #0]
 8005e8c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005e8e:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8005e92:	2b00      	cmp	r3, #0
 8005e94:	d03c      	beq.n	8005f10 <HAL_SD_ReadBlocks+0x198>
 8005e96:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8005e98:	2b00      	cmp	r3, #0
 8005e9a:	d039      	beq.n	8005f10 <HAL_SD_ReadBlocks+0x198>
      {
        /* Read data from SDMMC Rx FIFO */
        for(count = 0U; count < 8U; count++)
 8005e9c:	2300      	movs	r3, #0
 8005e9e:	643b      	str	r3, [r7, #64]	; 0x40
 8005ea0:	e033      	b.n	8005f0a <HAL_SD_ReadBlocks+0x192>
        {
          data = SDMMC_ReadFIFO(hsd->Instance);
 8005ea2:	68fb      	ldr	r3, [r7, #12]
 8005ea4:	681b      	ldr	r3, [r3, #0]
 8005ea6:	4618      	mov	r0, r3
 8005ea8:	f001 fa08 	bl	80072bc <SDMMC_ReadFIFO>
 8005eac:	62f8      	str	r0, [r7, #44]	; 0x2c
          *tempbuff = (uint8_t)(data & 0xFFU);
 8005eae:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005eb0:	b2da      	uxtb	r2, r3
 8005eb2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005eb4:	701a      	strb	r2, [r3, #0]
          tempbuff++;
 8005eb6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005eb8:	3301      	adds	r3, #1
 8005eba:	637b      	str	r3, [r7, #52]	; 0x34
          dataremaining--;
 8005ebc:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8005ebe:	3b01      	subs	r3, #1
 8005ec0:	63fb      	str	r3, [r7, #60]	; 0x3c
          *tempbuff = (uint8_t)((data >> 8U) & 0xFFU);
 8005ec2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005ec4:	0a1b      	lsrs	r3, r3, #8
 8005ec6:	b2da      	uxtb	r2, r3
 8005ec8:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005eca:	701a      	strb	r2, [r3, #0]
          tempbuff++;
 8005ecc:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005ece:	3301      	adds	r3, #1
 8005ed0:	637b      	str	r3, [r7, #52]	; 0x34
          dataremaining--;
 8005ed2:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8005ed4:	3b01      	subs	r3, #1
 8005ed6:	63fb      	str	r3, [r7, #60]	; 0x3c
          *tempbuff = (uint8_t)((data >> 16U) & 0xFFU);
 8005ed8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005eda:	0c1b      	lsrs	r3, r3, #16
 8005edc:	b2da      	uxtb	r2, r3
 8005ede:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005ee0:	701a      	strb	r2, [r3, #0]
          tempbuff++;
 8005ee2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005ee4:	3301      	adds	r3, #1
 8005ee6:	637b      	str	r3, [r7, #52]	; 0x34
          dataremaining--;
 8005ee8:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8005eea:	3b01      	subs	r3, #1
 8005eec:	63fb      	str	r3, [r7, #60]	; 0x3c
          *tempbuff = (uint8_t)((data >> 24U) & 0xFFU);
 8005eee:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005ef0:	0e1b      	lsrs	r3, r3, #24
 8005ef2:	b2da      	uxtb	r2, r3
 8005ef4:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005ef6:	701a      	strb	r2, [r3, #0]
          tempbuff++;
 8005ef8:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005efa:	3301      	adds	r3, #1
 8005efc:	637b      	str	r3, [r7, #52]	; 0x34
          dataremaining--;
 8005efe:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8005f00:	3b01      	subs	r3, #1
 8005f02:	63fb      	str	r3, [r7, #60]	; 0x3c
        for(count = 0U; count < 8U; count++)
 8005f04:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8005f06:	3301      	adds	r3, #1
 8005f08:	643b      	str	r3, [r7, #64]	; 0x40
 8005f0a:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8005f0c:	2b07      	cmp	r3, #7
 8005f0e:	d9c8      	bls.n	8005ea2 <HAL_SD_ReadBlocks+0x12a>
        }
      }

      if(((HAL_GetTick()-tickstart) >=  Timeout) || (Timeout == 0U))
 8005f10:	f7fc fd46 	bl	80029a0 <HAL_GetTick>
 8005f14:	4602      	mov	r2, r0
 8005f16:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005f18:	1ad3      	subs	r3, r2, r3
 8005f1a:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 8005f1c:	429a      	cmp	r2, r3
 8005f1e:	d902      	bls.n	8005f26 <HAL_SD_ReadBlocks+0x1ae>
 8005f20:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8005f22:	2b00      	cmp	r3, #0
 8005f24:	d112      	bne.n	8005f4c <HAL_SD_ReadBlocks+0x1d4>
      {
        /* Clear all the static flags */
        __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 8005f26:	68fb      	ldr	r3, [r7, #12]
 8005f28:	681b      	ldr	r3, [r3, #0]
 8005f2a:	4a48      	ldr	r2, [pc, #288]	; (800604c <HAL_SD_ReadBlocks+0x2d4>)
 8005f2c:	639a      	str	r2, [r3, #56]	; 0x38
        hsd->ErrorCode |= HAL_SD_ERROR_TIMEOUT;
 8005f2e:	68fb      	ldr	r3, [r7, #12]
 8005f30:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005f32:	f043 4200 	orr.w	r2, r3, #2147483648	; 0x80000000
 8005f36:	68fb      	ldr	r3, [r7, #12]
 8005f38:	639a      	str	r2, [r3, #56]	; 0x38
        hsd->State= HAL_SD_STATE_READY;
 8005f3a:	68fb      	ldr	r3, [r7, #12]
 8005f3c:	2201      	movs	r2, #1
 8005f3e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        hsd->Context = SD_CONTEXT_NONE;
 8005f42:	68fb      	ldr	r3, [r7, #12]
 8005f44:	2200      	movs	r2, #0
 8005f46:	631a      	str	r2, [r3, #48]	; 0x30
        return HAL_TIMEOUT;
 8005f48:	2303      	movs	r3, #3
 8005f4a:	e0ec      	b.n	8006126 <HAL_SD_ReadBlocks+0x3ae>
    while(!__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_RXOVERR | SDMMC_FLAG_DCRCFAIL | SDMMC_FLAG_DTIMEOUT | SDMMC_FLAG_DATAEND))
 8005f4c:	68fb      	ldr	r3, [r7, #12]
 8005f4e:	681b      	ldr	r3, [r3, #0]
 8005f50:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005f52:	f403 7395 	and.w	r3, r3, #298	; 0x12a
 8005f56:	2b00      	cmp	r3, #0
 8005f58:	d096      	beq.n	8005e88 <HAL_SD_ReadBlocks+0x110>
      }
    }
    
    /* Send stop transmission command in case of multiblock read */
    if(__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_DATAEND) && (NumberOfBlocks > 1U))
 8005f5a:	68fb      	ldr	r3, [r7, #12]
 8005f5c:	681b      	ldr	r3, [r3, #0]
 8005f5e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005f60:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005f64:	2b00      	cmp	r3, #0
 8005f66:	d022      	beq.n	8005fae <HAL_SD_ReadBlocks+0x236>
 8005f68:	683b      	ldr	r3, [r7, #0]
 8005f6a:	2b01      	cmp	r3, #1
 8005f6c:	d91f      	bls.n	8005fae <HAL_SD_ReadBlocks+0x236>
    {
      if(hsd->SdCard.CardType != CARD_SECURED)
 8005f6e:	68fb      	ldr	r3, [r7, #12]
 8005f70:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005f72:	2b03      	cmp	r3, #3
 8005f74:	d01b      	beq.n	8005fae <HAL_SD_ReadBlocks+0x236>
      {
        /* Send stop transmission command */
        errorstate = SDMMC_CmdStopTransfer(hsd->Instance);
 8005f76:	68fb      	ldr	r3, [r7, #12]
 8005f78:	681b      	ldr	r3, [r3, #0]
 8005f7a:	4618      	mov	r0, r3
 8005f7c:	f001 faf8 	bl	8007570 <SDMMC_CmdStopTransfer>
 8005f80:	6478      	str	r0, [r7, #68]	; 0x44
        if(errorstate != HAL_SD_ERROR_NONE)
 8005f82:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8005f84:	2b00      	cmp	r3, #0
 8005f86:	d012      	beq.n	8005fae <HAL_SD_ReadBlocks+0x236>
        {
          /* Clear all the static flags */
          __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 8005f88:	68fb      	ldr	r3, [r7, #12]
 8005f8a:	681b      	ldr	r3, [r3, #0]
 8005f8c:	4a2f      	ldr	r2, [pc, #188]	; (800604c <HAL_SD_ReadBlocks+0x2d4>)
 8005f8e:	639a      	str	r2, [r3, #56]	; 0x38
          hsd->ErrorCode |= errorstate;
 8005f90:	68fb      	ldr	r3, [r7, #12]
 8005f92:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8005f94:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8005f96:	431a      	orrs	r2, r3
 8005f98:	68fb      	ldr	r3, [r7, #12]
 8005f9a:	639a      	str	r2, [r3, #56]	; 0x38
          hsd->State = HAL_SD_STATE_READY;
 8005f9c:	68fb      	ldr	r3, [r7, #12]
 8005f9e:	2201      	movs	r2, #1
 8005fa0:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
          hsd->Context = SD_CONTEXT_NONE;
 8005fa4:	68fb      	ldr	r3, [r7, #12]
 8005fa6:	2200      	movs	r2, #0
 8005fa8:	631a      	str	r2, [r3, #48]	; 0x30
          return HAL_ERROR;
 8005faa:	2301      	movs	r3, #1
 8005fac:	e0bb      	b.n	8006126 <HAL_SD_ReadBlocks+0x3ae>
        }
      }
    }

    /* Get error state */
    if(__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_DTIMEOUT))
 8005fae:	68fb      	ldr	r3, [r7, #12]
 8005fb0:	681b      	ldr	r3, [r3, #0]
 8005fb2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005fb4:	f003 0308 	and.w	r3, r3, #8
 8005fb8:	2b00      	cmp	r3, #0
 8005fba:	d012      	beq.n	8005fe2 <HAL_SD_ReadBlocks+0x26a>
    {
      /* Clear all the static flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 8005fbc:	68fb      	ldr	r3, [r7, #12]
 8005fbe:	681b      	ldr	r3, [r3, #0]
 8005fc0:	4a22      	ldr	r2, [pc, #136]	; (800604c <HAL_SD_ReadBlocks+0x2d4>)
 8005fc2:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->ErrorCode |= HAL_SD_ERROR_DATA_TIMEOUT;
 8005fc4:	68fb      	ldr	r3, [r7, #12]
 8005fc6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005fc8:	f043 0208 	orr.w	r2, r3, #8
 8005fcc:	68fb      	ldr	r3, [r7, #12]
 8005fce:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->State = HAL_SD_STATE_READY;
 8005fd0:	68fb      	ldr	r3, [r7, #12]
 8005fd2:	2201      	movs	r2, #1
 8005fd4:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      hsd->Context = SD_CONTEXT_NONE;
 8005fd8:	68fb      	ldr	r3, [r7, #12]
 8005fda:	2200      	movs	r2, #0
 8005fdc:	631a      	str	r2, [r3, #48]	; 0x30
      return HAL_ERROR;
 8005fde:	2301      	movs	r3, #1
 8005fe0:	e0a1      	b.n	8006126 <HAL_SD_ReadBlocks+0x3ae>
    }
    else if(__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_DCRCFAIL))
 8005fe2:	68fb      	ldr	r3, [r7, #12]
 8005fe4:	681b      	ldr	r3, [r3, #0]
 8005fe6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005fe8:	f003 0302 	and.w	r3, r3, #2
 8005fec:	2b00      	cmp	r3, #0
 8005fee:	d012      	beq.n	8006016 <HAL_SD_ReadBlocks+0x29e>
    {
      /* Clear all the static flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 8005ff0:	68fb      	ldr	r3, [r7, #12]
 8005ff2:	681b      	ldr	r3, [r3, #0]
 8005ff4:	4a15      	ldr	r2, [pc, #84]	; (800604c <HAL_SD_ReadBlocks+0x2d4>)
 8005ff6:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->ErrorCode |= HAL_SD_ERROR_DATA_CRC_FAIL;
 8005ff8:	68fb      	ldr	r3, [r7, #12]
 8005ffa:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005ffc:	f043 0202 	orr.w	r2, r3, #2
 8006000:	68fb      	ldr	r3, [r7, #12]
 8006002:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->State = HAL_SD_STATE_READY;
 8006004:	68fb      	ldr	r3, [r7, #12]
 8006006:	2201      	movs	r2, #1
 8006008:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      hsd->Context = SD_CONTEXT_NONE;
 800600c:	68fb      	ldr	r3, [r7, #12]
 800600e:	2200      	movs	r2, #0
 8006010:	631a      	str	r2, [r3, #48]	; 0x30
      return HAL_ERROR;
 8006012:	2301      	movs	r3, #1
 8006014:	e087      	b.n	8006126 <HAL_SD_ReadBlocks+0x3ae>
    }
    else if(__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_RXOVERR))
 8006016:	68fb      	ldr	r3, [r7, #12]
 8006018:	681b      	ldr	r3, [r3, #0]
 800601a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800601c:	f003 0320 	and.w	r3, r3, #32
 8006020:	2b00      	cmp	r3, #0
 8006022:	d064      	beq.n	80060ee <HAL_SD_ReadBlocks+0x376>
    {
      /* Clear all the static flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 8006024:	68fb      	ldr	r3, [r7, #12]
 8006026:	681b      	ldr	r3, [r3, #0]
 8006028:	4a08      	ldr	r2, [pc, #32]	; (800604c <HAL_SD_ReadBlocks+0x2d4>)
 800602a:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->ErrorCode |= HAL_SD_ERROR_RX_OVERRUN;
 800602c:	68fb      	ldr	r3, [r7, #12]
 800602e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006030:	f043 0220 	orr.w	r2, r3, #32
 8006034:	68fb      	ldr	r3, [r7, #12]
 8006036:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->State = HAL_SD_STATE_READY;
 8006038:	68fb      	ldr	r3, [r7, #12]
 800603a:	2201      	movs	r2, #1
 800603c:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      hsd->Context = SD_CONTEXT_NONE;
 8006040:	68fb      	ldr	r3, [r7, #12]
 8006042:	2200      	movs	r2, #0
 8006044:	631a      	str	r2, [r3, #48]	; 0x30
      return HAL_ERROR;
 8006046:	2301      	movs	r3, #1
 8006048:	e06d      	b.n	8006126 <HAL_SD_ReadBlocks+0x3ae>
 800604a:	bf00      	nop
 800604c:	004005ff 	.word	0x004005ff
    }

    /* Empty FIFO if there is still any data */
    while ((__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_RXDAVL)) && (dataremaining > 0U))
    {
      data = SDMMC_ReadFIFO(hsd->Instance);
 8006050:	68fb      	ldr	r3, [r7, #12]
 8006052:	681b      	ldr	r3, [r3, #0]
 8006054:	4618      	mov	r0, r3
 8006056:	f001 f931 	bl	80072bc <SDMMC_ReadFIFO>
 800605a:	62f8      	str	r0, [r7, #44]	; 0x2c
      *tempbuff = (uint8_t)(data & 0xFFU);
 800605c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800605e:	b2da      	uxtb	r2, r3
 8006060:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8006062:	701a      	strb	r2, [r3, #0]
      tempbuff++;
 8006064:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8006066:	3301      	adds	r3, #1
 8006068:	637b      	str	r3, [r7, #52]	; 0x34
      dataremaining--;
 800606a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800606c:	3b01      	subs	r3, #1
 800606e:	63fb      	str	r3, [r7, #60]	; 0x3c
      *tempbuff = (uint8_t)((data >> 8U) & 0xFFU);
 8006070:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006072:	0a1b      	lsrs	r3, r3, #8
 8006074:	b2da      	uxtb	r2, r3
 8006076:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8006078:	701a      	strb	r2, [r3, #0]
      tempbuff++;
 800607a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800607c:	3301      	adds	r3, #1
 800607e:	637b      	str	r3, [r7, #52]	; 0x34
      dataremaining--;
 8006080:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8006082:	3b01      	subs	r3, #1
 8006084:	63fb      	str	r3, [r7, #60]	; 0x3c
      *tempbuff = (uint8_t)((data >> 16U) & 0xFFU);
 8006086:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006088:	0c1b      	lsrs	r3, r3, #16
 800608a:	b2da      	uxtb	r2, r3
 800608c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800608e:	701a      	strb	r2, [r3, #0]
      tempbuff++;
 8006090:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8006092:	3301      	adds	r3, #1
 8006094:	637b      	str	r3, [r7, #52]	; 0x34
      dataremaining--;
 8006096:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8006098:	3b01      	subs	r3, #1
 800609a:	63fb      	str	r3, [r7, #60]	; 0x3c
      *tempbuff = (uint8_t)((data >> 24U) & 0xFFU);
 800609c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800609e:	0e1b      	lsrs	r3, r3, #24
 80060a0:	b2da      	uxtb	r2, r3
 80060a2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80060a4:	701a      	strb	r2, [r3, #0]
      tempbuff++;
 80060a6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80060a8:	3301      	adds	r3, #1
 80060aa:	637b      	str	r3, [r7, #52]	; 0x34
      dataremaining--;
 80060ac:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80060ae:	3b01      	subs	r3, #1
 80060b0:	63fb      	str	r3, [r7, #60]	; 0x3c

      if(((HAL_GetTick()-tickstart) >=  Timeout) || (Timeout == 0U))
 80060b2:	f7fc fc75 	bl	80029a0 <HAL_GetTick>
 80060b6:	4602      	mov	r2, r0
 80060b8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80060ba:	1ad3      	subs	r3, r2, r3
 80060bc:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 80060be:	429a      	cmp	r2, r3
 80060c0:	d902      	bls.n	80060c8 <HAL_SD_ReadBlocks+0x350>
 80060c2:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80060c4:	2b00      	cmp	r3, #0
 80060c6:	d112      	bne.n	80060ee <HAL_SD_ReadBlocks+0x376>
      {
        /* Clear all the static flags */
        __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 80060c8:	68fb      	ldr	r3, [r7, #12]
 80060ca:	681b      	ldr	r3, [r3, #0]
 80060cc:	4a18      	ldr	r2, [pc, #96]	; (8006130 <HAL_SD_ReadBlocks+0x3b8>)
 80060ce:	639a      	str	r2, [r3, #56]	; 0x38
        hsd->ErrorCode |= HAL_SD_ERROR_TIMEOUT;
 80060d0:	68fb      	ldr	r3, [r7, #12]
 80060d2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80060d4:	f043 4200 	orr.w	r2, r3, #2147483648	; 0x80000000
 80060d8:	68fb      	ldr	r3, [r7, #12]
 80060da:	639a      	str	r2, [r3, #56]	; 0x38
        hsd->State= HAL_SD_STATE_READY;
 80060dc:	68fb      	ldr	r3, [r7, #12]
 80060de:	2201      	movs	r2, #1
 80060e0:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        hsd->Context = SD_CONTEXT_NONE;
 80060e4:	68fb      	ldr	r3, [r7, #12]
 80060e6:	2200      	movs	r2, #0
 80060e8:	631a      	str	r2, [r3, #48]	; 0x30
        return HAL_ERROR;
 80060ea:	2301      	movs	r3, #1
 80060ec:	e01b      	b.n	8006126 <HAL_SD_ReadBlocks+0x3ae>
    while ((__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_RXDAVL)) && (dataremaining > 0U))
 80060ee:	68fb      	ldr	r3, [r7, #12]
 80060f0:	681b      	ldr	r3, [r3, #0]
 80060f2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80060f4:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80060f8:	2b00      	cmp	r3, #0
 80060fa:	d002      	beq.n	8006102 <HAL_SD_ReadBlocks+0x38a>
 80060fc:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80060fe:	2b00      	cmp	r3, #0
 8006100:	d1a6      	bne.n	8006050 <HAL_SD_ReadBlocks+0x2d8>
      }
    }

    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_DATA_FLAGS);
 8006102:	68fb      	ldr	r3, [r7, #12]
 8006104:	681b      	ldr	r3, [r3, #0]
 8006106:	f240 523a 	movw	r2, #1338	; 0x53a
 800610a:	639a      	str	r2, [r3, #56]	; 0x38

    hsd->State = HAL_SD_STATE_READY;
 800610c:	68fb      	ldr	r3, [r7, #12]
 800610e:	2201      	movs	r2, #1
 8006110:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

    return HAL_OK;
 8006114:	2300      	movs	r3, #0
 8006116:	e006      	b.n	8006126 <HAL_SD_ReadBlocks+0x3ae>
  }
  else
  {
    hsd->ErrorCode |= HAL_SD_ERROR_BUSY;
 8006118:	68fb      	ldr	r3, [r7, #12]
 800611a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800611c:	f043 5200 	orr.w	r2, r3, #536870912	; 0x20000000
 8006120:	68fb      	ldr	r3, [r7, #12]
 8006122:	639a      	str	r2, [r3, #56]	; 0x38
    return HAL_ERROR;
 8006124:	2301      	movs	r3, #1
  }
}
 8006126:	4618      	mov	r0, r3
 8006128:	3748      	adds	r7, #72	; 0x48
 800612a:	46bd      	mov	sp, r7
 800612c:	bd80      	pop	{r7, pc}
 800612e:	bf00      	nop
 8006130:	004005ff 	.word	0x004005ff

08006134 <HAL_SD_WriteBlocks>:
  * @param  NumberOfBlocks: Number of SD blocks to write
  * @param  Timeout: Specify timeout value
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_WriteBlocks(SD_HandleTypeDef *hsd, uint8_t *pData, uint32_t BlockAdd, uint32_t NumberOfBlocks, uint32_t Timeout)
{
 8006134:	b580      	push	{r7, lr}
 8006136:	b092      	sub	sp, #72	; 0x48
 8006138:	af00      	add	r7, sp, #0
 800613a:	60f8      	str	r0, [r7, #12]
 800613c:	60b9      	str	r1, [r7, #8]
 800613e:	607a      	str	r2, [r7, #4]
 8006140:	603b      	str	r3, [r7, #0]
  SDMMC_DataInitTypeDef config;
  uint32_t errorstate;
  uint32_t tickstart = HAL_GetTick();
 8006142:	f7fc fc2d 	bl	80029a0 <HAL_GetTick>
 8006146:	6338      	str	r0, [r7, #48]	; 0x30
  uint32_t count, data, dataremaining;
  uint32_t add = BlockAdd;
 8006148:	687b      	ldr	r3, [r7, #4]
 800614a:	63bb      	str	r3, [r7, #56]	; 0x38
  uint8_t *tempbuff = pData;
 800614c:	68bb      	ldr	r3, [r7, #8]
 800614e:	637b      	str	r3, [r7, #52]	; 0x34

  if(NULL == pData)
 8006150:	68bb      	ldr	r3, [r7, #8]
 8006152:	2b00      	cmp	r3, #0
 8006154:	d107      	bne.n	8006166 <HAL_SD_WriteBlocks+0x32>
  {
    hsd->ErrorCode |= HAL_SD_ERROR_PARAM;
 8006156:	68fb      	ldr	r3, [r7, #12]
 8006158:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800615a:	f043 6200 	orr.w	r2, r3, #134217728	; 0x8000000
 800615e:	68fb      	ldr	r3, [r7, #12]
 8006160:	639a      	str	r2, [r3, #56]	; 0x38
    return HAL_ERROR;
 8006162:	2301      	movs	r3, #1
 8006164:	e165      	b.n	8006432 <HAL_SD_WriteBlocks+0x2fe>
  }

  if(hsd->State == HAL_SD_STATE_READY)
 8006166:	68fb      	ldr	r3, [r7, #12]
 8006168:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 800616c:	b2db      	uxtb	r3, r3
 800616e:	2b01      	cmp	r3, #1
 8006170:	f040 8158 	bne.w	8006424 <HAL_SD_WriteBlocks+0x2f0>
  {
    hsd->ErrorCode = HAL_SD_ERROR_NONE;
 8006174:	68fb      	ldr	r3, [r7, #12]
 8006176:	2200      	movs	r2, #0
 8006178:	639a      	str	r2, [r3, #56]	; 0x38

    if((add + NumberOfBlocks) > (hsd->SdCard.LogBlockNbr))
 800617a:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800617c:	683b      	ldr	r3, [r7, #0]
 800617e:	441a      	add	r2, r3
 8006180:	68fb      	ldr	r3, [r7, #12]
 8006182:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8006184:	429a      	cmp	r2, r3
 8006186:	d907      	bls.n	8006198 <HAL_SD_WriteBlocks+0x64>
    {
      hsd->ErrorCode |= HAL_SD_ERROR_ADDR_OUT_OF_RANGE;
 8006188:	68fb      	ldr	r3, [r7, #12]
 800618a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800618c:	f043 7200 	orr.w	r2, r3, #33554432	; 0x2000000
 8006190:	68fb      	ldr	r3, [r7, #12]
 8006192:	639a      	str	r2, [r3, #56]	; 0x38
      return HAL_ERROR;
 8006194:	2301      	movs	r3, #1
 8006196:	e14c      	b.n	8006432 <HAL_SD_WriteBlocks+0x2fe>
    }

    hsd->State = HAL_SD_STATE_BUSY;
 8006198:	68fb      	ldr	r3, [r7, #12]
 800619a:	2203      	movs	r2, #3
 800619c:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

    /* Initialize data control register */
    hsd->Instance->DCTRL = 0U;
 80061a0:	68fb      	ldr	r3, [r7, #12]
 80061a2:	681b      	ldr	r3, [r3, #0]
 80061a4:	2200      	movs	r2, #0
 80061a6:	62da      	str	r2, [r3, #44]	; 0x2c

    if(hsd->SdCard.CardType != CARD_SDHC_SDXC)
 80061a8:	68fb      	ldr	r3, [r7, #12]
 80061aa:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80061ac:	2b01      	cmp	r3, #1
 80061ae:	d002      	beq.n	80061b6 <HAL_SD_WriteBlocks+0x82>
    {
      add *= 512U;
 80061b0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80061b2:	025b      	lsls	r3, r3, #9
 80061b4:	63bb      	str	r3, [r7, #56]	; 0x38
    }

    /* Configure the SD DPSM (Data Path State Machine) */
    config.DataTimeOut   = SDMMC_DATATIMEOUT;
 80061b6:	f04f 33ff 	mov.w	r3, #4294967295
 80061ba:	61bb      	str	r3, [r7, #24]
    config.DataLength    = NumberOfBlocks * BLOCKSIZE;
 80061bc:	683b      	ldr	r3, [r7, #0]
 80061be:	025b      	lsls	r3, r3, #9
 80061c0:	61fb      	str	r3, [r7, #28]
    config.DataBlockSize = SDMMC_DATABLOCK_SIZE_512B;
 80061c2:	2390      	movs	r3, #144	; 0x90
 80061c4:	623b      	str	r3, [r7, #32]
    config.TransferDir   = SDMMC_TRANSFER_DIR_TO_CARD;
 80061c6:	2300      	movs	r3, #0
 80061c8:	627b      	str	r3, [r7, #36]	; 0x24
    config.TransferMode  = SDMMC_TRANSFER_MODE_BLOCK;
 80061ca:	2300      	movs	r3, #0
 80061cc:	62bb      	str	r3, [r7, #40]	; 0x28
    config.DPSM          = SDMMC_DPSM_ENABLE;
 80061ce:	2301      	movs	r3, #1
 80061d0:	62fb      	str	r3, [r7, #44]	; 0x2c
    (void)SDMMC_ConfigData(hsd->Instance, &config);
 80061d2:	68fb      	ldr	r3, [r7, #12]
 80061d4:	681b      	ldr	r3, [r3, #0]
 80061d6:	f107 0218 	add.w	r2, r7, #24
 80061da:	4611      	mov	r1, r2
 80061dc:	4618      	mov	r0, r3
 80061de:	f001 f8f1 	bl	80073c4 <SDMMC_ConfigData>

    /* Write Blocks in Polling mode */
    if(NumberOfBlocks > 1U)
 80061e2:	683b      	ldr	r3, [r7, #0]
 80061e4:	2b01      	cmp	r3, #1
 80061e6:	d90a      	bls.n	80061fe <HAL_SD_WriteBlocks+0xca>
    {
      hsd->Context = SD_CONTEXT_WRITE_MULTIPLE_BLOCK;
 80061e8:	68fb      	ldr	r3, [r7, #12]
 80061ea:	2220      	movs	r2, #32
 80061ec:	631a      	str	r2, [r3, #48]	; 0x30

      /* Write Multi Block command */
      errorstate = SDMMC_CmdWriteMultiBlock(hsd->Instance, add);
 80061ee:	68fb      	ldr	r3, [r7, #12]
 80061f0:	681b      	ldr	r3, [r3, #0]
 80061f2:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 80061f4:	4618      	mov	r0, r3
 80061f6:	f001 f999 	bl	800752c <SDMMC_CmdWriteMultiBlock>
 80061fa:	6478      	str	r0, [r7, #68]	; 0x44
 80061fc:	e009      	b.n	8006212 <HAL_SD_WriteBlocks+0xde>
    }
    else
    {
      hsd->Context = SD_CONTEXT_WRITE_SINGLE_BLOCK;
 80061fe:	68fb      	ldr	r3, [r7, #12]
 8006200:	2210      	movs	r2, #16
 8006202:	631a      	str	r2, [r3, #48]	; 0x30

      /* Write Single Block command */
      errorstate = SDMMC_CmdWriteSingleBlock(hsd->Instance, add);
 8006204:	68fb      	ldr	r3, [r7, #12]
 8006206:	681b      	ldr	r3, [r3, #0]
 8006208:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 800620a:	4618      	mov	r0, r3
 800620c:	f001 f96c 	bl	80074e8 <SDMMC_CmdWriteSingleBlock>
 8006210:	6478      	str	r0, [r7, #68]	; 0x44
    }
    if(errorstate != HAL_SD_ERROR_NONE)
 8006212:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8006214:	2b00      	cmp	r3, #0
 8006216:	d012      	beq.n	800623e <HAL_SD_WriteBlocks+0x10a>
    {
      /* Clear all the static flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 8006218:	68fb      	ldr	r3, [r7, #12]
 800621a:	681b      	ldr	r3, [r3, #0]
 800621c:	4a87      	ldr	r2, [pc, #540]	; (800643c <HAL_SD_WriteBlocks+0x308>)
 800621e:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->ErrorCode |= errorstate;
 8006220:	68fb      	ldr	r3, [r7, #12]
 8006222:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8006224:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8006226:	431a      	orrs	r2, r3
 8006228:	68fb      	ldr	r3, [r7, #12]
 800622a:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->State = HAL_SD_STATE_READY;
 800622c:	68fb      	ldr	r3, [r7, #12]
 800622e:	2201      	movs	r2, #1
 8006230:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      hsd->Context = SD_CONTEXT_NONE;
 8006234:	68fb      	ldr	r3, [r7, #12]
 8006236:	2200      	movs	r2, #0
 8006238:	631a      	str	r2, [r3, #48]	; 0x30
      return HAL_ERROR;
 800623a:	2301      	movs	r3, #1
 800623c:	e0f9      	b.n	8006432 <HAL_SD_WriteBlocks+0x2fe>
    }

    /* Write block(s) in polling mode */
    dataremaining = config.DataLength;
 800623e:	69fb      	ldr	r3, [r7, #28]
 8006240:	63fb      	str	r3, [r7, #60]	; 0x3c
    while(!__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_TXUNDERR | SDMMC_FLAG_DCRCFAIL | SDMMC_FLAG_DTIMEOUT | SDMMC_FLAG_DATAEND))
 8006242:	e065      	b.n	8006310 <HAL_SD_WriteBlocks+0x1dc>
    {
      if(__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_TXFIFOHE) && (dataremaining > 0U))
 8006244:	68fb      	ldr	r3, [r7, #12]
 8006246:	681b      	ldr	r3, [r3, #0]
 8006248:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800624a:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800624e:	2b00      	cmp	r3, #0
 8006250:	d040      	beq.n	80062d4 <HAL_SD_WriteBlocks+0x1a0>
 8006252:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8006254:	2b00      	cmp	r3, #0
 8006256:	d03d      	beq.n	80062d4 <HAL_SD_WriteBlocks+0x1a0>
      {
        /* Write data to SDMMC Tx FIFO */
        for(count = 0U; count < 8U; count++)
 8006258:	2300      	movs	r3, #0
 800625a:	643b      	str	r3, [r7, #64]	; 0x40
 800625c:	e037      	b.n	80062ce <HAL_SD_WriteBlocks+0x19a>
        {
          data = (uint32_t)(*tempbuff);
 800625e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8006260:	781b      	ldrb	r3, [r3, #0]
 8006262:	617b      	str	r3, [r7, #20]
          tempbuff++;
 8006264:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8006266:	3301      	adds	r3, #1
 8006268:	637b      	str	r3, [r7, #52]	; 0x34
          dataremaining--;
 800626a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800626c:	3b01      	subs	r3, #1
 800626e:	63fb      	str	r3, [r7, #60]	; 0x3c
          data |= ((uint32_t)(*tempbuff) << 8U);
 8006270:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8006272:	781b      	ldrb	r3, [r3, #0]
 8006274:	021a      	lsls	r2, r3, #8
 8006276:	697b      	ldr	r3, [r7, #20]
 8006278:	4313      	orrs	r3, r2
 800627a:	617b      	str	r3, [r7, #20]
          tempbuff++;
 800627c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800627e:	3301      	adds	r3, #1
 8006280:	637b      	str	r3, [r7, #52]	; 0x34
          dataremaining--;
 8006282:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8006284:	3b01      	subs	r3, #1
 8006286:	63fb      	str	r3, [r7, #60]	; 0x3c
          data |= ((uint32_t)(*tempbuff) << 16U);
 8006288:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800628a:	781b      	ldrb	r3, [r3, #0]
 800628c:	041a      	lsls	r2, r3, #16
 800628e:	697b      	ldr	r3, [r7, #20]
 8006290:	4313      	orrs	r3, r2
 8006292:	617b      	str	r3, [r7, #20]
          tempbuff++;
 8006294:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8006296:	3301      	adds	r3, #1
 8006298:	637b      	str	r3, [r7, #52]	; 0x34
          dataremaining--;
 800629a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800629c:	3b01      	subs	r3, #1
 800629e:	63fb      	str	r3, [r7, #60]	; 0x3c
          data |= ((uint32_t)(*tempbuff) << 24U);
 80062a0:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80062a2:	781b      	ldrb	r3, [r3, #0]
 80062a4:	061a      	lsls	r2, r3, #24
 80062a6:	697b      	ldr	r3, [r7, #20]
 80062a8:	4313      	orrs	r3, r2
 80062aa:	617b      	str	r3, [r7, #20]
          tempbuff++;
 80062ac:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80062ae:	3301      	adds	r3, #1
 80062b0:	637b      	str	r3, [r7, #52]	; 0x34
          dataremaining--;
 80062b2:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80062b4:	3b01      	subs	r3, #1
 80062b6:	63fb      	str	r3, [r7, #60]	; 0x3c
          (void)SDMMC_WriteFIFO(hsd->Instance, &data);
 80062b8:	68fb      	ldr	r3, [r7, #12]
 80062ba:	681b      	ldr	r3, [r3, #0]
 80062bc:	f107 0214 	add.w	r2, r7, #20
 80062c0:	4611      	mov	r1, r2
 80062c2:	4618      	mov	r0, r3
 80062c4:	f001 f807 	bl	80072d6 <SDMMC_WriteFIFO>
        for(count = 0U; count < 8U; count++)
 80062c8:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80062ca:	3301      	adds	r3, #1
 80062cc:	643b      	str	r3, [r7, #64]	; 0x40
 80062ce:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80062d0:	2b07      	cmp	r3, #7
 80062d2:	d9c4      	bls.n	800625e <HAL_SD_WriteBlocks+0x12a>
        }
      }

      if(((HAL_GetTick()-tickstart) >=  Timeout) || (Timeout == 0U))
 80062d4:	f7fc fb64 	bl	80029a0 <HAL_GetTick>
 80062d8:	4602      	mov	r2, r0
 80062da:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80062dc:	1ad3      	subs	r3, r2, r3
 80062de:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 80062e0:	429a      	cmp	r2, r3
 80062e2:	d902      	bls.n	80062ea <HAL_SD_WriteBlocks+0x1b6>
 80062e4:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80062e6:	2b00      	cmp	r3, #0
 80062e8:	d112      	bne.n	8006310 <HAL_SD_WriteBlocks+0x1dc>
      {
        /* Clear all the static flags */
        __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 80062ea:	68fb      	ldr	r3, [r7, #12]
 80062ec:	681b      	ldr	r3, [r3, #0]
 80062ee:	4a53      	ldr	r2, [pc, #332]	; (800643c <HAL_SD_WriteBlocks+0x308>)
 80062f0:	639a      	str	r2, [r3, #56]	; 0x38
        hsd->ErrorCode |= errorstate;
 80062f2:	68fb      	ldr	r3, [r7, #12]
 80062f4:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80062f6:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80062f8:	431a      	orrs	r2, r3
 80062fa:	68fb      	ldr	r3, [r7, #12]
 80062fc:	639a      	str	r2, [r3, #56]	; 0x38
        hsd->State = HAL_SD_STATE_READY;
 80062fe:	68fb      	ldr	r3, [r7, #12]
 8006300:	2201      	movs	r2, #1
 8006302:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        hsd->Context = SD_CONTEXT_NONE;
 8006306:	68fb      	ldr	r3, [r7, #12]
 8006308:	2200      	movs	r2, #0
 800630a:	631a      	str	r2, [r3, #48]	; 0x30
        return HAL_TIMEOUT;
 800630c:	2303      	movs	r3, #3
 800630e:	e090      	b.n	8006432 <HAL_SD_WriteBlocks+0x2fe>
    while(!__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_TXUNDERR | SDMMC_FLAG_DCRCFAIL | SDMMC_FLAG_DTIMEOUT | SDMMC_FLAG_DATAEND))
 8006310:	68fb      	ldr	r3, [r7, #12]
 8006312:	681b      	ldr	r3, [r3, #0]
 8006314:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006316:	f403 738d 	and.w	r3, r3, #282	; 0x11a
 800631a:	2b00      	cmp	r3, #0
 800631c:	d092      	beq.n	8006244 <HAL_SD_WriteBlocks+0x110>
      }
    }

    /* Send stop transmission command in case of multiblock write */
    if(__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_DATAEND) && (NumberOfBlocks > 1U))
 800631e:	68fb      	ldr	r3, [r7, #12]
 8006320:	681b      	ldr	r3, [r3, #0]
 8006322:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006324:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006328:	2b00      	cmp	r3, #0
 800632a:	d022      	beq.n	8006372 <HAL_SD_WriteBlocks+0x23e>
 800632c:	683b      	ldr	r3, [r7, #0]
 800632e:	2b01      	cmp	r3, #1
 8006330:	d91f      	bls.n	8006372 <HAL_SD_WriteBlocks+0x23e>
    {
      if(hsd->SdCard.CardType != CARD_SECURED)
 8006332:	68fb      	ldr	r3, [r7, #12]
 8006334:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006336:	2b03      	cmp	r3, #3
 8006338:	d01b      	beq.n	8006372 <HAL_SD_WriteBlocks+0x23e>
      {
        /* Send stop transmission command */
        errorstate = SDMMC_CmdStopTransfer(hsd->Instance);
 800633a:	68fb      	ldr	r3, [r7, #12]
 800633c:	681b      	ldr	r3, [r3, #0]
 800633e:	4618      	mov	r0, r3
 8006340:	f001 f916 	bl	8007570 <SDMMC_CmdStopTransfer>
 8006344:	6478      	str	r0, [r7, #68]	; 0x44
        if(errorstate != HAL_SD_ERROR_NONE)
 8006346:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8006348:	2b00      	cmp	r3, #0
 800634a:	d012      	beq.n	8006372 <HAL_SD_WriteBlocks+0x23e>
        {
          /* Clear all the static flags */
          __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 800634c:	68fb      	ldr	r3, [r7, #12]
 800634e:	681b      	ldr	r3, [r3, #0]
 8006350:	4a3a      	ldr	r2, [pc, #232]	; (800643c <HAL_SD_WriteBlocks+0x308>)
 8006352:	639a      	str	r2, [r3, #56]	; 0x38
          hsd->ErrorCode |= errorstate;
 8006354:	68fb      	ldr	r3, [r7, #12]
 8006356:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8006358:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800635a:	431a      	orrs	r2, r3
 800635c:	68fb      	ldr	r3, [r7, #12]
 800635e:	639a      	str	r2, [r3, #56]	; 0x38
          hsd->State = HAL_SD_STATE_READY;
 8006360:	68fb      	ldr	r3, [r7, #12]
 8006362:	2201      	movs	r2, #1
 8006364:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
          hsd->Context = SD_CONTEXT_NONE;
 8006368:	68fb      	ldr	r3, [r7, #12]
 800636a:	2200      	movs	r2, #0
 800636c:	631a      	str	r2, [r3, #48]	; 0x30
          return HAL_ERROR;
 800636e:	2301      	movs	r3, #1
 8006370:	e05f      	b.n	8006432 <HAL_SD_WriteBlocks+0x2fe>
        }
      }
    }

    /* Get error state */
    if(__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_DTIMEOUT))
 8006372:	68fb      	ldr	r3, [r7, #12]
 8006374:	681b      	ldr	r3, [r3, #0]
 8006376:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006378:	f003 0308 	and.w	r3, r3, #8
 800637c:	2b00      	cmp	r3, #0
 800637e:	d012      	beq.n	80063a6 <HAL_SD_WriteBlocks+0x272>
    {
      /* Clear all the static flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 8006380:	68fb      	ldr	r3, [r7, #12]
 8006382:	681b      	ldr	r3, [r3, #0]
 8006384:	4a2d      	ldr	r2, [pc, #180]	; (800643c <HAL_SD_WriteBlocks+0x308>)
 8006386:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->ErrorCode |= HAL_SD_ERROR_DATA_TIMEOUT;
 8006388:	68fb      	ldr	r3, [r7, #12]
 800638a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800638c:	f043 0208 	orr.w	r2, r3, #8
 8006390:	68fb      	ldr	r3, [r7, #12]
 8006392:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->State = HAL_SD_STATE_READY;
 8006394:	68fb      	ldr	r3, [r7, #12]
 8006396:	2201      	movs	r2, #1
 8006398:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      hsd->Context = SD_CONTEXT_NONE;
 800639c:	68fb      	ldr	r3, [r7, #12]
 800639e:	2200      	movs	r2, #0
 80063a0:	631a      	str	r2, [r3, #48]	; 0x30
      return HAL_ERROR;
 80063a2:	2301      	movs	r3, #1
 80063a4:	e045      	b.n	8006432 <HAL_SD_WriteBlocks+0x2fe>
    }
    else if(__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_DCRCFAIL))
 80063a6:	68fb      	ldr	r3, [r7, #12]
 80063a8:	681b      	ldr	r3, [r3, #0]
 80063aa:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80063ac:	f003 0302 	and.w	r3, r3, #2
 80063b0:	2b00      	cmp	r3, #0
 80063b2:	d012      	beq.n	80063da <HAL_SD_WriteBlocks+0x2a6>
    {
      /* Clear all the static flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 80063b4:	68fb      	ldr	r3, [r7, #12]
 80063b6:	681b      	ldr	r3, [r3, #0]
 80063b8:	4a20      	ldr	r2, [pc, #128]	; (800643c <HAL_SD_WriteBlocks+0x308>)
 80063ba:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->ErrorCode |= HAL_SD_ERROR_DATA_CRC_FAIL;
 80063bc:	68fb      	ldr	r3, [r7, #12]
 80063be:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80063c0:	f043 0202 	orr.w	r2, r3, #2
 80063c4:	68fb      	ldr	r3, [r7, #12]
 80063c6:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->State = HAL_SD_STATE_READY;
 80063c8:	68fb      	ldr	r3, [r7, #12]
 80063ca:	2201      	movs	r2, #1
 80063cc:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      hsd->Context = SD_CONTEXT_NONE;
 80063d0:	68fb      	ldr	r3, [r7, #12]
 80063d2:	2200      	movs	r2, #0
 80063d4:	631a      	str	r2, [r3, #48]	; 0x30
      return HAL_ERROR;
 80063d6:	2301      	movs	r3, #1
 80063d8:	e02b      	b.n	8006432 <HAL_SD_WriteBlocks+0x2fe>
    }
    else if(__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_TXUNDERR))
 80063da:	68fb      	ldr	r3, [r7, #12]
 80063dc:	681b      	ldr	r3, [r3, #0]
 80063de:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80063e0:	f003 0310 	and.w	r3, r3, #16
 80063e4:	2b00      	cmp	r3, #0
 80063e6:	d012      	beq.n	800640e <HAL_SD_WriteBlocks+0x2da>
    {
      /* Clear all the static flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 80063e8:	68fb      	ldr	r3, [r7, #12]
 80063ea:	681b      	ldr	r3, [r3, #0]
 80063ec:	4a13      	ldr	r2, [pc, #76]	; (800643c <HAL_SD_WriteBlocks+0x308>)
 80063ee:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->ErrorCode |= HAL_SD_ERROR_TX_UNDERRUN;
 80063f0:	68fb      	ldr	r3, [r7, #12]
 80063f2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80063f4:	f043 0210 	orr.w	r2, r3, #16
 80063f8:	68fb      	ldr	r3, [r7, #12]
 80063fa:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->State = HAL_SD_STATE_READY;
 80063fc:	68fb      	ldr	r3, [r7, #12]
 80063fe:	2201      	movs	r2, #1
 8006400:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      hsd->Context = SD_CONTEXT_NONE;
 8006404:	68fb      	ldr	r3, [r7, #12]
 8006406:	2200      	movs	r2, #0
 8006408:	631a      	str	r2, [r3, #48]	; 0x30
      return HAL_ERROR;
 800640a:	2301      	movs	r3, #1
 800640c:	e011      	b.n	8006432 <HAL_SD_WriteBlocks+0x2fe>
    {
      /* Nothing to do */
    }

    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_DATA_FLAGS);
 800640e:	68fb      	ldr	r3, [r7, #12]
 8006410:	681b      	ldr	r3, [r3, #0]
 8006412:	f240 523a 	movw	r2, #1338	; 0x53a
 8006416:	639a      	str	r2, [r3, #56]	; 0x38

    hsd->State = HAL_SD_STATE_READY;
 8006418:	68fb      	ldr	r3, [r7, #12]
 800641a:	2201      	movs	r2, #1
 800641c:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

    return HAL_OK;
 8006420:	2300      	movs	r3, #0
 8006422:	e006      	b.n	8006432 <HAL_SD_WriteBlocks+0x2fe>
  }
  else
  {
    hsd->ErrorCode |= HAL_SD_ERROR_BUSY;
 8006424:	68fb      	ldr	r3, [r7, #12]
 8006426:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006428:	f043 5200 	orr.w	r2, r3, #536870912	; 0x20000000
 800642c:	68fb      	ldr	r3, [r7, #12]
 800642e:	639a      	str	r2, [r3, #56]	; 0x38
    return HAL_ERROR;
 8006430:	2301      	movs	r3, #1
  }
}
 8006432:	4618      	mov	r0, r3
 8006434:	3748      	adds	r7, #72	; 0x48
 8006436:	46bd      	mov	sp, r7
 8006438:	bd80      	pop	{r7, pc}
 800643a:	bf00      	nop
 800643c:	004005ff 	.word	0x004005ff

08006440 <HAL_SD_GetCardCSD>:
  * @param  pCSD: Pointer to a HAL_SD_CardCSDTypeDef structure that  
  *         contains all CSD register parameters
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_GetCardCSD(SD_HandleTypeDef *hsd, HAL_SD_CardCSDTypeDef *pCSD)
{
 8006440:	b480      	push	{r7}
 8006442:	b083      	sub	sp, #12
 8006444:	af00      	add	r7, sp, #0
 8006446:	6078      	str	r0, [r7, #4]
 8006448:	6039      	str	r1, [r7, #0]
  pCSD->CSDStruct = (uint8_t)((hsd->CSD[0] & 0xC0000000U) >> 30U);
 800644a:	687b      	ldr	r3, [r7, #4]
 800644c:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800644e:	0f9b      	lsrs	r3, r3, #30
 8006450:	b2da      	uxtb	r2, r3
 8006452:	683b      	ldr	r3, [r7, #0]
 8006454:	701a      	strb	r2, [r3, #0]

  pCSD->SysSpecVersion = (uint8_t)((hsd->CSD[0] & 0x3C000000U) >> 26U);
 8006456:	687b      	ldr	r3, [r7, #4]
 8006458:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800645a:	0e9b      	lsrs	r3, r3, #26
 800645c:	b2db      	uxtb	r3, r3
 800645e:	f003 030f 	and.w	r3, r3, #15
 8006462:	b2da      	uxtb	r2, r3
 8006464:	683b      	ldr	r3, [r7, #0]
 8006466:	705a      	strb	r2, [r3, #1]

  pCSD->Reserved1 = (uint8_t)((hsd->CSD[0] & 0x03000000U) >> 24U);
 8006468:	687b      	ldr	r3, [r7, #4]
 800646a:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800646c:	0e1b      	lsrs	r3, r3, #24
 800646e:	b2db      	uxtb	r3, r3
 8006470:	f003 0303 	and.w	r3, r3, #3
 8006474:	b2da      	uxtb	r2, r3
 8006476:	683b      	ldr	r3, [r7, #0]
 8006478:	709a      	strb	r2, [r3, #2]

  pCSD->TAAC = (uint8_t)((hsd->CSD[0] & 0x00FF0000U) >> 16U);
 800647a:	687b      	ldr	r3, [r7, #4]
 800647c:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800647e:	0c1b      	lsrs	r3, r3, #16
 8006480:	b2da      	uxtb	r2, r3
 8006482:	683b      	ldr	r3, [r7, #0]
 8006484:	70da      	strb	r2, [r3, #3]

  pCSD->NSAC = (uint8_t)((hsd->CSD[0] & 0x0000FF00U) >> 8U);
 8006486:	687b      	ldr	r3, [r7, #4]
 8006488:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800648a:	0a1b      	lsrs	r3, r3, #8
 800648c:	b2da      	uxtb	r2, r3
 800648e:	683b      	ldr	r3, [r7, #0]
 8006490:	711a      	strb	r2, [r3, #4]

  pCSD->MaxBusClkFrec = (uint8_t)(hsd->CSD[0] & 0x000000FFU);
 8006492:	687b      	ldr	r3, [r7, #4]
 8006494:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8006496:	b2da      	uxtb	r2, r3
 8006498:	683b      	ldr	r3, [r7, #0]
 800649a:	715a      	strb	r2, [r3, #5]

  pCSD->CardComdClasses = (uint16_t)((hsd->CSD[1] & 0xFFF00000U) >> 20U);
 800649c:	687b      	ldr	r3, [r7, #4]
 800649e:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 80064a0:	0d1b      	lsrs	r3, r3, #20
 80064a2:	b29a      	uxth	r2, r3
 80064a4:	683b      	ldr	r3, [r7, #0]
 80064a6:	80da      	strh	r2, [r3, #6]

  pCSD->RdBlockLen = (uint8_t)((hsd->CSD[1] & 0x000F0000U) >> 16U);
 80064a8:	687b      	ldr	r3, [r7, #4]
 80064aa:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 80064ac:	0c1b      	lsrs	r3, r3, #16
 80064ae:	b2db      	uxtb	r3, r3
 80064b0:	f003 030f 	and.w	r3, r3, #15
 80064b4:	b2da      	uxtb	r2, r3
 80064b6:	683b      	ldr	r3, [r7, #0]
 80064b8:	721a      	strb	r2, [r3, #8]

  pCSD->PartBlockRead   = (uint8_t)((hsd->CSD[1] & 0x00008000U) >> 15U);
 80064ba:	687b      	ldr	r3, [r7, #4]
 80064bc:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 80064be:	0bdb      	lsrs	r3, r3, #15
 80064c0:	b2db      	uxtb	r3, r3
 80064c2:	f003 0301 	and.w	r3, r3, #1
 80064c6:	b2da      	uxtb	r2, r3
 80064c8:	683b      	ldr	r3, [r7, #0]
 80064ca:	725a      	strb	r2, [r3, #9]

  pCSD->WrBlockMisalign = (uint8_t)((hsd->CSD[1] & 0x00004000U) >> 14U);
 80064cc:	687b      	ldr	r3, [r7, #4]
 80064ce:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 80064d0:	0b9b      	lsrs	r3, r3, #14
 80064d2:	b2db      	uxtb	r3, r3
 80064d4:	f003 0301 	and.w	r3, r3, #1
 80064d8:	b2da      	uxtb	r2, r3
 80064da:	683b      	ldr	r3, [r7, #0]
 80064dc:	729a      	strb	r2, [r3, #10]

  pCSD->RdBlockMisalign = (uint8_t)((hsd->CSD[1] & 0x00002000U) >> 13U);
 80064de:	687b      	ldr	r3, [r7, #4]
 80064e0:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 80064e2:	0b5b      	lsrs	r3, r3, #13
 80064e4:	b2db      	uxtb	r3, r3
 80064e6:	f003 0301 	and.w	r3, r3, #1
 80064ea:	b2da      	uxtb	r2, r3
 80064ec:	683b      	ldr	r3, [r7, #0]
 80064ee:	72da      	strb	r2, [r3, #11]

  pCSD->DSRImpl = (uint8_t)((hsd->CSD[1] & 0x00001000U) >> 12U);
 80064f0:	687b      	ldr	r3, [r7, #4]
 80064f2:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 80064f4:	0b1b      	lsrs	r3, r3, #12
 80064f6:	b2db      	uxtb	r3, r3
 80064f8:	f003 0301 	and.w	r3, r3, #1
 80064fc:	b2da      	uxtb	r2, r3
 80064fe:	683b      	ldr	r3, [r7, #0]
 8006500:	731a      	strb	r2, [r3, #12]

  pCSD->Reserved2 = 0U; /*!< Reserved */
 8006502:	683b      	ldr	r3, [r7, #0]
 8006504:	2200      	movs	r2, #0
 8006506:	735a      	strb	r2, [r3, #13]

  if(hsd->SdCard.CardType == CARD_SDSC)
 8006508:	687b      	ldr	r3, [r7, #4]
 800650a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800650c:	2b00      	cmp	r3, #0
 800650e:	d163      	bne.n	80065d8 <HAL_SD_GetCardCSD+0x198>
  {
    pCSD->DeviceSize = (((hsd->CSD[1] & 0x000003FFU) << 2U) | ((hsd->CSD[2] & 0xC0000000U) >> 30U));
 8006510:	687b      	ldr	r3, [r7, #4]
 8006512:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8006514:	009a      	lsls	r2, r3, #2
 8006516:	f640 73fc 	movw	r3, #4092	; 0xffc
 800651a:	4013      	ands	r3, r2
 800651c:	687a      	ldr	r2, [r7, #4]
 800651e:	6ed2      	ldr	r2, [r2, #108]	; 0x6c
 8006520:	0f92      	lsrs	r2, r2, #30
 8006522:	431a      	orrs	r2, r3
 8006524:	683b      	ldr	r3, [r7, #0]
 8006526:	611a      	str	r2, [r3, #16]

    pCSD->MaxRdCurrentVDDMin = (uint8_t)((hsd->CSD[2] & 0x38000000U) >> 27U);
 8006528:	687b      	ldr	r3, [r7, #4]
 800652a:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800652c:	0edb      	lsrs	r3, r3, #27
 800652e:	b2db      	uxtb	r3, r3
 8006530:	f003 0307 	and.w	r3, r3, #7
 8006534:	b2da      	uxtb	r2, r3
 8006536:	683b      	ldr	r3, [r7, #0]
 8006538:	751a      	strb	r2, [r3, #20]

    pCSD->MaxRdCurrentVDDMax = (uint8_t)((hsd->CSD[2] & 0x07000000U) >> 24U);
 800653a:	687b      	ldr	r3, [r7, #4]
 800653c:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800653e:	0e1b      	lsrs	r3, r3, #24
 8006540:	b2db      	uxtb	r3, r3
 8006542:	f003 0307 	and.w	r3, r3, #7
 8006546:	b2da      	uxtb	r2, r3
 8006548:	683b      	ldr	r3, [r7, #0]
 800654a:	755a      	strb	r2, [r3, #21]

    pCSD->MaxWrCurrentVDDMin = (uint8_t)((hsd->CSD[2] & 0x00E00000U) >> 21U);
 800654c:	687b      	ldr	r3, [r7, #4]
 800654e:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8006550:	0d5b      	lsrs	r3, r3, #21
 8006552:	b2db      	uxtb	r3, r3
 8006554:	f003 0307 	and.w	r3, r3, #7
 8006558:	b2da      	uxtb	r2, r3
 800655a:	683b      	ldr	r3, [r7, #0]
 800655c:	759a      	strb	r2, [r3, #22]

    pCSD->MaxWrCurrentVDDMax = (uint8_t)((hsd->CSD[2] & 0x001C0000U) >> 18U);
 800655e:	687b      	ldr	r3, [r7, #4]
 8006560:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8006562:	0c9b      	lsrs	r3, r3, #18
 8006564:	b2db      	uxtb	r3, r3
 8006566:	f003 0307 	and.w	r3, r3, #7
 800656a:	b2da      	uxtb	r2, r3
 800656c:	683b      	ldr	r3, [r7, #0]
 800656e:	75da      	strb	r2, [r3, #23]

    pCSD->DeviceSizeMul = (uint8_t)((hsd->CSD[2] & 0x00038000U) >> 15U);
 8006570:	687b      	ldr	r3, [r7, #4]
 8006572:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8006574:	0bdb      	lsrs	r3, r3, #15
 8006576:	b2db      	uxtb	r3, r3
 8006578:	f003 0307 	and.w	r3, r3, #7
 800657c:	b2da      	uxtb	r2, r3
 800657e:	683b      	ldr	r3, [r7, #0]
 8006580:	761a      	strb	r2, [r3, #24]

    hsd->SdCard.BlockNbr  = (pCSD->DeviceSize + 1U) ;
 8006582:	683b      	ldr	r3, [r7, #0]
 8006584:	691b      	ldr	r3, [r3, #16]
 8006586:	1c5a      	adds	r2, r3, #1
 8006588:	687b      	ldr	r3, [r7, #4]
 800658a:	655a      	str	r2, [r3, #84]	; 0x54
    hsd->SdCard.BlockNbr *= (1UL << ((pCSD->DeviceSizeMul & 0x07U) + 2U));
 800658c:	683b      	ldr	r3, [r7, #0]
 800658e:	7e1b      	ldrb	r3, [r3, #24]
 8006590:	b2db      	uxtb	r3, r3
 8006592:	f003 0307 	and.w	r3, r3, #7
 8006596:	3302      	adds	r3, #2
 8006598:	2201      	movs	r2, #1
 800659a:	fa02 f303 	lsl.w	r3, r2, r3
 800659e:	687a      	ldr	r2, [r7, #4]
 80065a0:	6d52      	ldr	r2, [r2, #84]	; 0x54
 80065a2:	fb02 f203 	mul.w	r2, r2, r3
 80065a6:	687b      	ldr	r3, [r7, #4]
 80065a8:	655a      	str	r2, [r3, #84]	; 0x54
    hsd->SdCard.BlockSize = (1UL << (pCSD->RdBlockLen & 0x0FU));
 80065aa:	683b      	ldr	r3, [r7, #0]
 80065ac:	7a1b      	ldrb	r3, [r3, #8]
 80065ae:	b2db      	uxtb	r3, r3
 80065b0:	f003 030f 	and.w	r3, r3, #15
 80065b4:	2201      	movs	r2, #1
 80065b6:	409a      	lsls	r2, r3
 80065b8:	687b      	ldr	r3, [r7, #4]
 80065ba:	659a      	str	r2, [r3, #88]	; 0x58

    hsd->SdCard.LogBlockNbr =  (hsd->SdCard.BlockNbr) * ((hsd->SdCard.BlockSize) / 512U);
 80065bc:	687b      	ldr	r3, [r7, #4]
 80065be:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80065c0:	687a      	ldr	r2, [r7, #4]
 80065c2:	6d92      	ldr	r2, [r2, #88]	; 0x58
 80065c4:	0a52      	lsrs	r2, r2, #9
 80065c6:	fb02 f203 	mul.w	r2, r2, r3
 80065ca:	687b      	ldr	r3, [r7, #4]
 80065cc:	65da      	str	r2, [r3, #92]	; 0x5c
    hsd->SdCard.LogBlockSize = 512U;
 80065ce:	687b      	ldr	r3, [r7, #4]
 80065d0:	f44f 7200 	mov.w	r2, #512	; 0x200
 80065d4:	661a      	str	r2, [r3, #96]	; 0x60
 80065d6:	e031      	b.n	800663c <HAL_SD_GetCardCSD+0x1fc>
  }
  else if(hsd->SdCard.CardType == CARD_SDHC_SDXC)
 80065d8:	687b      	ldr	r3, [r7, #4]
 80065da:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80065dc:	2b01      	cmp	r3, #1
 80065de:	d11d      	bne.n	800661c <HAL_SD_GetCardCSD+0x1dc>
  {
    /* Byte 7 */
    pCSD->DeviceSize = (((hsd->CSD[1] & 0x0000003FU) << 16U) | ((hsd->CSD[2] & 0xFFFF0000U) >> 16U));
 80065e0:	687b      	ldr	r3, [r7, #4]
 80065e2:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 80065e4:	041b      	lsls	r3, r3, #16
 80065e6:	f403 127c 	and.w	r2, r3, #4128768	; 0x3f0000
 80065ea:	687b      	ldr	r3, [r7, #4]
 80065ec:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80065ee:	0c1b      	lsrs	r3, r3, #16
 80065f0:	431a      	orrs	r2, r3
 80065f2:	683b      	ldr	r3, [r7, #0]
 80065f4:	611a      	str	r2, [r3, #16]

    hsd->SdCard.BlockNbr = ((pCSD->DeviceSize + 1U) * 1024U);
 80065f6:	683b      	ldr	r3, [r7, #0]
 80065f8:	691b      	ldr	r3, [r3, #16]
 80065fa:	3301      	adds	r3, #1
 80065fc:	029a      	lsls	r2, r3, #10
 80065fe:	687b      	ldr	r3, [r7, #4]
 8006600:	655a      	str	r2, [r3, #84]	; 0x54
    hsd->SdCard.LogBlockNbr = hsd->SdCard.BlockNbr;
 8006602:	687b      	ldr	r3, [r7, #4]
 8006604:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8006606:	687b      	ldr	r3, [r7, #4]
 8006608:	65da      	str	r2, [r3, #92]	; 0x5c
    hsd->SdCard.BlockSize = 512U;
 800660a:	687b      	ldr	r3, [r7, #4]
 800660c:	f44f 7200 	mov.w	r2, #512	; 0x200
 8006610:	659a      	str	r2, [r3, #88]	; 0x58
    hsd->SdCard.LogBlockSize = hsd->SdCard.BlockSize;
 8006612:	687b      	ldr	r3, [r7, #4]
 8006614:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 8006616:	687b      	ldr	r3, [r7, #4]
 8006618:	661a      	str	r2, [r3, #96]	; 0x60
 800661a:	e00f      	b.n	800663c <HAL_SD_GetCardCSD+0x1fc>
  }
  else
  {
    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 800661c:	687b      	ldr	r3, [r7, #4]
 800661e:	681b      	ldr	r3, [r3, #0]
 8006620:	4a58      	ldr	r2, [pc, #352]	; (8006784 <HAL_SD_GetCardCSD+0x344>)
 8006622:	639a      	str	r2, [r3, #56]	; 0x38
    hsd->ErrorCode |= HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 8006624:	687b      	ldr	r3, [r7, #4]
 8006626:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006628:	f043 5280 	orr.w	r2, r3, #268435456	; 0x10000000
 800662c:	687b      	ldr	r3, [r7, #4]
 800662e:	639a      	str	r2, [r3, #56]	; 0x38
    hsd->State = HAL_SD_STATE_READY;
 8006630:	687b      	ldr	r3, [r7, #4]
 8006632:	2201      	movs	r2, #1
 8006634:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    return HAL_ERROR;
 8006638:	2301      	movs	r3, #1
 800663a:	e09d      	b.n	8006778 <HAL_SD_GetCardCSD+0x338>
  }

  pCSD->EraseGrSize = (uint8_t)((hsd->CSD[2] & 0x00004000U) >> 14U);
 800663c:	687b      	ldr	r3, [r7, #4]
 800663e:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8006640:	0b9b      	lsrs	r3, r3, #14
 8006642:	b2db      	uxtb	r3, r3
 8006644:	f003 0301 	and.w	r3, r3, #1
 8006648:	b2da      	uxtb	r2, r3
 800664a:	683b      	ldr	r3, [r7, #0]
 800664c:	765a      	strb	r2, [r3, #25]

  pCSD->EraseGrMul = (uint8_t)((hsd->CSD[2] & 0x00003F80U) >> 7U);
 800664e:	687b      	ldr	r3, [r7, #4]
 8006650:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8006652:	09db      	lsrs	r3, r3, #7
 8006654:	b2db      	uxtb	r3, r3
 8006656:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800665a:	b2da      	uxtb	r2, r3
 800665c:	683b      	ldr	r3, [r7, #0]
 800665e:	769a      	strb	r2, [r3, #26]

  pCSD->WrProtectGrSize = (uint8_t)(hsd->CSD[2] & 0x0000007FU);
 8006660:	687b      	ldr	r3, [r7, #4]
 8006662:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8006664:	b2db      	uxtb	r3, r3
 8006666:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800666a:	b2da      	uxtb	r2, r3
 800666c:	683b      	ldr	r3, [r7, #0]
 800666e:	76da      	strb	r2, [r3, #27]

  pCSD->WrProtectGrEnable = (uint8_t)((hsd->CSD[3] & 0x80000000U) >> 31U);
 8006670:	687b      	ldr	r3, [r7, #4]
 8006672:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006674:	0fdb      	lsrs	r3, r3, #31
 8006676:	b2da      	uxtb	r2, r3
 8006678:	683b      	ldr	r3, [r7, #0]
 800667a:	771a      	strb	r2, [r3, #28]

  pCSD->ManDeflECC = (uint8_t)((hsd->CSD[3] & 0x60000000U) >> 29U);
 800667c:	687b      	ldr	r3, [r7, #4]
 800667e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006680:	0f5b      	lsrs	r3, r3, #29
 8006682:	b2db      	uxtb	r3, r3
 8006684:	f003 0303 	and.w	r3, r3, #3
 8006688:	b2da      	uxtb	r2, r3
 800668a:	683b      	ldr	r3, [r7, #0]
 800668c:	775a      	strb	r2, [r3, #29]

  pCSD->WrSpeedFact = (uint8_t)((hsd->CSD[3] & 0x1C000000U) >> 26U);
 800668e:	687b      	ldr	r3, [r7, #4]
 8006690:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006692:	0e9b      	lsrs	r3, r3, #26
 8006694:	b2db      	uxtb	r3, r3
 8006696:	f003 0307 	and.w	r3, r3, #7
 800669a:	b2da      	uxtb	r2, r3
 800669c:	683b      	ldr	r3, [r7, #0]
 800669e:	779a      	strb	r2, [r3, #30]

  pCSD->MaxWrBlockLen= (uint8_t)((hsd->CSD[3] & 0x03C00000U) >> 22U);
 80066a0:	687b      	ldr	r3, [r7, #4]
 80066a2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80066a4:	0d9b      	lsrs	r3, r3, #22
 80066a6:	b2db      	uxtb	r3, r3
 80066a8:	f003 030f 	and.w	r3, r3, #15
 80066ac:	b2da      	uxtb	r2, r3
 80066ae:	683b      	ldr	r3, [r7, #0]
 80066b0:	77da      	strb	r2, [r3, #31]

  pCSD->WriteBlockPaPartial = (uint8_t)((hsd->CSD[3] & 0x00200000U) >> 21U);
 80066b2:	687b      	ldr	r3, [r7, #4]
 80066b4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80066b6:	0d5b      	lsrs	r3, r3, #21
 80066b8:	b2db      	uxtb	r3, r3
 80066ba:	f003 0301 	and.w	r3, r3, #1
 80066be:	b2da      	uxtb	r2, r3
 80066c0:	683b      	ldr	r3, [r7, #0]
 80066c2:	f883 2020 	strb.w	r2, [r3, #32]

  pCSD->Reserved3 = 0;
 80066c6:	683b      	ldr	r3, [r7, #0]
 80066c8:	2200      	movs	r2, #0
 80066ca:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

  pCSD->ContentProtectAppli = (uint8_t)((hsd->CSD[3] & 0x00010000U) >> 16U);
 80066ce:	687b      	ldr	r3, [r7, #4]
 80066d0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80066d2:	0c1b      	lsrs	r3, r3, #16
 80066d4:	b2db      	uxtb	r3, r3
 80066d6:	f003 0301 	and.w	r3, r3, #1
 80066da:	b2da      	uxtb	r2, r3
 80066dc:	683b      	ldr	r3, [r7, #0]
 80066de:	f883 2022 	strb.w	r2, [r3, #34]	; 0x22

  pCSD->FileFormatGroup = (uint8_t)((hsd->CSD[3] & 0x00008000U) >> 15U);
 80066e2:	687b      	ldr	r3, [r7, #4]
 80066e4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80066e6:	0bdb      	lsrs	r3, r3, #15
 80066e8:	b2db      	uxtb	r3, r3
 80066ea:	f003 0301 	and.w	r3, r3, #1
 80066ee:	b2da      	uxtb	r2, r3
 80066f0:	683b      	ldr	r3, [r7, #0]
 80066f2:	f883 2023 	strb.w	r2, [r3, #35]	; 0x23

  pCSD->CopyFlag = (uint8_t)((hsd->CSD[3] & 0x00004000U) >> 14U);
 80066f6:	687b      	ldr	r3, [r7, #4]
 80066f8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80066fa:	0b9b      	lsrs	r3, r3, #14
 80066fc:	b2db      	uxtb	r3, r3
 80066fe:	f003 0301 	and.w	r3, r3, #1
 8006702:	b2da      	uxtb	r2, r3
 8006704:	683b      	ldr	r3, [r7, #0]
 8006706:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

  pCSD->PermWrProtect = (uint8_t)((hsd->CSD[3] & 0x00002000U) >> 13U);
 800670a:	687b      	ldr	r3, [r7, #4]
 800670c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800670e:	0b5b      	lsrs	r3, r3, #13
 8006710:	b2db      	uxtb	r3, r3
 8006712:	f003 0301 	and.w	r3, r3, #1
 8006716:	b2da      	uxtb	r2, r3
 8006718:	683b      	ldr	r3, [r7, #0]
 800671a:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

  pCSD->TempWrProtect = (uint8_t)((hsd->CSD[3] & 0x00001000U) >> 12U);
 800671e:	687b      	ldr	r3, [r7, #4]
 8006720:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006722:	0b1b      	lsrs	r3, r3, #12
 8006724:	b2db      	uxtb	r3, r3
 8006726:	f003 0301 	and.w	r3, r3, #1
 800672a:	b2da      	uxtb	r2, r3
 800672c:	683b      	ldr	r3, [r7, #0]
 800672e:	f883 2026 	strb.w	r2, [r3, #38]	; 0x26

  pCSD->FileFormat = (uint8_t)((hsd->CSD[3] & 0x00000C00U) >> 10U);
 8006732:	687b      	ldr	r3, [r7, #4]
 8006734:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006736:	0a9b      	lsrs	r3, r3, #10
 8006738:	b2db      	uxtb	r3, r3
 800673a:	f003 0303 	and.w	r3, r3, #3
 800673e:	b2da      	uxtb	r2, r3
 8006740:	683b      	ldr	r3, [r7, #0]
 8006742:	f883 2027 	strb.w	r2, [r3, #39]	; 0x27

  pCSD->ECC= (uint8_t)((hsd->CSD[3] & 0x00000300U) >> 8U);
 8006746:	687b      	ldr	r3, [r7, #4]
 8006748:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800674a:	0a1b      	lsrs	r3, r3, #8
 800674c:	b2db      	uxtb	r3, r3
 800674e:	f003 0303 	and.w	r3, r3, #3
 8006752:	b2da      	uxtb	r2, r3
 8006754:	683b      	ldr	r3, [r7, #0]
 8006756:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28

  pCSD->CSD_CRC = (uint8_t)((hsd->CSD[3] & 0x000000FEU) >> 1U);
 800675a:	687b      	ldr	r3, [r7, #4]
 800675c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800675e:	085b      	lsrs	r3, r3, #1
 8006760:	b2db      	uxtb	r3, r3
 8006762:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8006766:	b2da      	uxtb	r2, r3
 8006768:	683b      	ldr	r3, [r7, #0]
 800676a:	f883 2029 	strb.w	r2, [r3, #41]	; 0x29

  pCSD->Reserved4 = 1;
 800676e:	683b      	ldr	r3, [r7, #0]
 8006770:	2201      	movs	r2, #1
 8006772:	f883 202a 	strb.w	r2, [r3, #42]	; 0x2a

  return HAL_OK;
 8006776:	2300      	movs	r3, #0
}
 8006778:	4618      	mov	r0, r3
 800677a:	370c      	adds	r7, #12
 800677c:	46bd      	mov	sp, r7
 800677e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006782:	4770      	bx	lr
 8006784:	004005ff 	.word	0x004005ff

08006788 <HAL_SD_GetCardInfo>:
  * @param  pCardInfo: Pointer to the HAL_SD_CardInfoTypeDef structure that
  *         will contain the SD card status information
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_GetCardInfo(SD_HandleTypeDef *hsd, HAL_SD_CardInfoTypeDef *pCardInfo)
{
 8006788:	b480      	push	{r7}
 800678a:	b083      	sub	sp, #12
 800678c:	af00      	add	r7, sp, #0
 800678e:	6078      	str	r0, [r7, #4]
 8006790:	6039      	str	r1, [r7, #0]
  pCardInfo->CardType     = (uint32_t)(hsd->SdCard.CardType);
 8006792:	687b      	ldr	r3, [r7, #4]
 8006794:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8006796:	683b      	ldr	r3, [r7, #0]
 8006798:	601a      	str	r2, [r3, #0]
  pCardInfo->CardVersion  = (uint32_t)(hsd->SdCard.CardVersion);
 800679a:	687b      	ldr	r3, [r7, #4]
 800679c:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 800679e:	683b      	ldr	r3, [r7, #0]
 80067a0:	605a      	str	r2, [r3, #4]
  pCardInfo->Class        = (uint32_t)(hsd->SdCard.Class);
 80067a2:	687b      	ldr	r3, [r7, #4]
 80067a4:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 80067a6:	683b      	ldr	r3, [r7, #0]
 80067a8:	609a      	str	r2, [r3, #8]
  pCardInfo->RelCardAdd   = (uint32_t)(hsd->SdCard.RelCardAdd);
 80067aa:	687b      	ldr	r3, [r7, #4]
 80067ac:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 80067ae:	683b      	ldr	r3, [r7, #0]
 80067b0:	60da      	str	r2, [r3, #12]
  pCardInfo->BlockNbr     = (uint32_t)(hsd->SdCard.BlockNbr);
 80067b2:	687b      	ldr	r3, [r7, #4]
 80067b4:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 80067b6:	683b      	ldr	r3, [r7, #0]
 80067b8:	611a      	str	r2, [r3, #16]
  pCardInfo->BlockSize    = (uint32_t)(hsd->SdCard.BlockSize);
 80067ba:	687b      	ldr	r3, [r7, #4]
 80067bc:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 80067be:	683b      	ldr	r3, [r7, #0]
 80067c0:	615a      	str	r2, [r3, #20]
  pCardInfo->LogBlockNbr  = (uint32_t)(hsd->SdCard.LogBlockNbr);
 80067c2:	687b      	ldr	r3, [r7, #4]
 80067c4:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 80067c6:	683b      	ldr	r3, [r7, #0]
 80067c8:	619a      	str	r2, [r3, #24]
  pCardInfo->LogBlockSize = (uint32_t)(hsd->SdCard.LogBlockSize);
 80067ca:	687b      	ldr	r3, [r7, #4]
 80067cc:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 80067ce:	683b      	ldr	r3, [r7, #0]
 80067d0:	61da      	str	r2, [r3, #28]

  return HAL_OK;
 80067d2:	2300      	movs	r3, #0
}
 80067d4:	4618      	mov	r0, r3
 80067d6:	370c      	adds	r7, #12
 80067d8:	46bd      	mov	sp, r7
 80067da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80067de:	4770      	bx	lr

080067e0 <HAL_SD_ConfigWideBusOperation>:
  *            @arg SDMMC_BUS_WIDE_4B: 4-bit data transfer
  *            @arg SDMMC_BUS_WIDE_1B: 1-bit data transfer
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_ConfigWideBusOperation(SD_HandleTypeDef *hsd, uint32_t WideMode)
{
 80067e0:	b5b0      	push	{r4, r5, r7, lr}
 80067e2:	b08e      	sub	sp, #56	; 0x38
 80067e4:	af04      	add	r7, sp, #16
 80067e6:	6078      	str	r0, [r7, #4]
 80067e8:	6039      	str	r1, [r7, #0]
  SDMMC_InitTypeDef Init;
  uint32_t errorstate;
  HAL_StatusTypeDef status = HAL_OK;
 80067ea:	2300      	movs	r3, #0
 80067ec:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27

  /* Check the parameters */
  assert_param(IS_SDMMC_BUS_WIDE(WideMode));

  /* Change State */
  hsd->State = HAL_SD_STATE_BUSY;
 80067f0:	687b      	ldr	r3, [r7, #4]
 80067f2:	2203      	movs	r2, #3
 80067f4:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  if(hsd->SdCard.CardType != CARD_SECURED)
 80067f8:	687b      	ldr	r3, [r7, #4]
 80067fa:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80067fc:	2b03      	cmp	r3, #3
 80067fe:	d02e      	beq.n	800685e <HAL_SD_ConfigWideBusOperation+0x7e>
  {
    if(WideMode == SDMMC_BUS_WIDE_8B)
 8006800:	683b      	ldr	r3, [r7, #0]
 8006802:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8006806:	d106      	bne.n	8006816 <HAL_SD_ConfigWideBusOperation+0x36>
    {
      hsd->ErrorCode |= HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 8006808:	687b      	ldr	r3, [r7, #4]
 800680a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800680c:	f043 5280 	orr.w	r2, r3, #268435456	; 0x10000000
 8006810:	687b      	ldr	r3, [r7, #4]
 8006812:	639a      	str	r2, [r3, #56]	; 0x38
 8006814:	e029      	b.n	800686a <HAL_SD_ConfigWideBusOperation+0x8a>
    }
    else if(WideMode == SDMMC_BUS_WIDE_4B)
 8006816:	683b      	ldr	r3, [r7, #0]
 8006818:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800681c:	d10a      	bne.n	8006834 <HAL_SD_ConfigWideBusOperation+0x54>
    {
      errorstate = SD_WideBus_Enable(hsd);
 800681e:	6878      	ldr	r0, [r7, #4]
 8006820:	f000 fa1a 	bl	8006c58 <SD_WideBus_Enable>
 8006824:	6238      	str	r0, [r7, #32]

      hsd->ErrorCode |= errorstate;
 8006826:	687b      	ldr	r3, [r7, #4]
 8006828:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800682a:	6a3b      	ldr	r3, [r7, #32]
 800682c:	431a      	orrs	r2, r3
 800682e:	687b      	ldr	r3, [r7, #4]
 8006830:	639a      	str	r2, [r3, #56]	; 0x38
 8006832:	e01a      	b.n	800686a <HAL_SD_ConfigWideBusOperation+0x8a>
    }
    else if(WideMode == SDMMC_BUS_WIDE_1B)
 8006834:	683b      	ldr	r3, [r7, #0]
 8006836:	2b00      	cmp	r3, #0
 8006838:	d10a      	bne.n	8006850 <HAL_SD_ConfigWideBusOperation+0x70>
    {
      errorstate = SD_WideBus_Disable(hsd);
 800683a:	6878      	ldr	r0, [r7, #4]
 800683c:	f000 fa57 	bl	8006cee <SD_WideBus_Disable>
 8006840:	6238      	str	r0, [r7, #32]

      hsd->ErrorCode |= errorstate;
 8006842:	687b      	ldr	r3, [r7, #4]
 8006844:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8006846:	6a3b      	ldr	r3, [r7, #32]
 8006848:	431a      	orrs	r2, r3
 800684a:	687b      	ldr	r3, [r7, #4]
 800684c:	639a      	str	r2, [r3, #56]	; 0x38
 800684e:	e00c      	b.n	800686a <HAL_SD_ConfigWideBusOperation+0x8a>
    }
    else
    {
      /* WideMode is not a valid argument*/
      hsd->ErrorCode |= HAL_SD_ERROR_PARAM;
 8006850:	687b      	ldr	r3, [r7, #4]
 8006852:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006854:	f043 6200 	orr.w	r2, r3, #134217728	; 0x8000000
 8006858:	687b      	ldr	r3, [r7, #4]
 800685a:	639a      	str	r2, [r3, #56]	; 0x38
 800685c:	e005      	b.n	800686a <HAL_SD_ConfigWideBusOperation+0x8a>
    }
  }
  else
  {
    /* MMC Card does not support this feature */
    hsd->ErrorCode |= HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 800685e:	687b      	ldr	r3, [r7, #4]
 8006860:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006862:	f043 5280 	orr.w	r2, r3, #268435456	; 0x10000000
 8006866:	687b      	ldr	r3, [r7, #4]
 8006868:	639a      	str	r2, [r3, #56]	; 0x38
  }

  if(hsd->ErrorCode != HAL_SD_ERROR_NONE)
 800686a:	687b      	ldr	r3, [r7, #4]
 800686c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800686e:	2b00      	cmp	r3, #0
 8006870:	d00b      	beq.n	800688a <HAL_SD_ConfigWideBusOperation+0xaa>
  {
    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 8006872:	687b      	ldr	r3, [r7, #4]
 8006874:	681b      	ldr	r3, [r3, #0]
 8006876:	4a26      	ldr	r2, [pc, #152]	; (8006910 <HAL_SD_ConfigWideBusOperation+0x130>)
 8006878:	639a      	str	r2, [r3, #56]	; 0x38
    hsd->State = HAL_SD_STATE_READY;
 800687a:	687b      	ldr	r3, [r7, #4]
 800687c:	2201      	movs	r2, #1
 800687e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    status = HAL_ERROR;
 8006882:	2301      	movs	r3, #1
 8006884:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 8006888:	e01f      	b.n	80068ca <HAL_SD_ConfigWideBusOperation+0xea>
  }
  else
  {
    /* Configure the SDMMC peripheral */
    Init.ClockEdge           = hsd->Init.ClockEdge;
 800688a:	687b      	ldr	r3, [r7, #4]
 800688c:	685b      	ldr	r3, [r3, #4]
 800688e:	60bb      	str	r3, [r7, #8]
    Init.ClockBypass         = hsd->Init.ClockBypass;
 8006890:	687b      	ldr	r3, [r7, #4]
 8006892:	689b      	ldr	r3, [r3, #8]
 8006894:	60fb      	str	r3, [r7, #12]
    Init.ClockPowerSave      = hsd->Init.ClockPowerSave;
 8006896:	687b      	ldr	r3, [r7, #4]
 8006898:	68db      	ldr	r3, [r3, #12]
 800689a:	613b      	str	r3, [r7, #16]
    Init.BusWide             = WideMode;
 800689c:	683b      	ldr	r3, [r7, #0]
 800689e:	617b      	str	r3, [r7, #20]
    Init.HardwareFlowControl = hsd->Init.HardwareFlowControl;
 80068a0:	687b      	ldr	r3, [r7, #4]
 80068a2:	695b      	ldr	r3, [r3, #20]
 80068a4:	61bb      	str	r3, [r7, #24]
    Init.ClockDiv            = hsd->Init.ClockDiv;
 80068a6:	687b      	ldr	r3, [r7, #4]
 80068a8:	699b      	ldr	r3, [r3, #24]
 80068aa:	61fb      	str	r3, [r7, #28]
    (void)SDMMC_Init(hsd->Instance, Init);
 80068ac:	687b      	ldr	r3, [r7, #4]
 80068ae:	681d      	ldr	r5, [r3, #0]
 80068b0:	466c      	mov	r4, sp
 80068b2:	f107 0314 	add.w	r3, r7, #20
 80068b6:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 80068ba:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 80068be:	f107 0308 	add.w	r3, r7, #8
 80068c2:	cb0e      	ldmia	r3, {r1, r2, r3}
 80068c4:	4628      	mov	r0, r5
 80068c6:	f000 fccd 	bl	8007264 <SDMMC_Init>
  }

  /* Set Block Size for Card */
  errorstate = SDMMC_CmdBlockLength(hsd->Instance, BLOCKSIZE);
 80068ca:	687b      	ldr	r3, [r7, #4]
 80068cc:	681b      	ldr	r3, [r3, #0]
 80068ce:	f44f 7100 	mov.w	r1, #512	; 0x200
 80068d2:	4618      	mov	r0, r3
 80068d4:	f000 fda2 	bl	800741c <SDMMC_CmdBlockLength>
 80068d8:	6238      	str	r0, [r7, #32]
  if(errorstate != HAL_SD_ERROR_NONE)
 80068da:	6a3b      	ldr	r3, [r7, #32]
 80068dc:	2b00      	cmp	r3, #0
 80068de:	d00c      	beq.n	80068fa <HAL_SD_ConfigWideBusOperation+0x11a>
  {
    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 80068e0:	687b      	ldr	r3, [r7, #4]
 80068e2:	681b      	ldr	r3, [r3, #0]
 80068e4:	4a0a      	ldr	r2, [pc, #40]	; (8006910 <HAL_SD_ConfigWideBusOperation+0x130>)
 80068e6:	639a      	str	r2, [r3, #56]	; 0x38
    hsd->ErrorCode |= errorstate;
 80068e8:	687b      	ldr	r3, [r7, #4]
 80068ea:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80068ec:	6a3b      	ldr	r3, [r7, #32]
 80068ee:	431a      	orrs	r2, r3
 80068f0:	687b      	ldr	r3, [r7, #4]
 80068f2:	639a      	str	r2, [r3, #56]	; 0x38
    status = HAL_ERROR;
 80068f4:	2301      	movs	r3, #1
 80068f6:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  /* Change State */
  hsd->State = HAL_SD_STATE_READY;
 80068fa:	687b      	ldr	r3, [r7, #4]
 80068fc:	2201      	movs	r2, #1
 80068fe:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  return status;
 8006902:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
}
 8006906:	4618      	mov	r0, r3
 8006908:	3728      	adds	r7, #40	; 0x28
 800690a:	46bd      	mov	sp, r7
 800690c:	bdb0      	pop	{r4, r5, r7, pc}
 800690e:	bf00      	nop
 8006910:	004005ff 	.word	0x004005ff

08006914 <HAL_SD_GetCardState>:
  * @brief  Gets the current sd card data state.
  * @param  hsd: pointer to SD handle
  * @retval Card state
  */
HAL_SD_CardStateTypeDef HAL_SD_GetCardState(SD_HandleTypeDef *hsd)
{
 8006914:	b580      	push	{r7, lr}
 8006916:	b086      	sub	sp, #24
 8006918:	af00      	add	r7, sp, #0
 800691a:	6078      	str	r0, [r7, #4]
  uint32_t cardstate;
  uint32_t errorstate;
  uint32_t resp1 = 0;
 800691c:	2300      	movs	r3, #0
 800691e:	60fb      	str	r3, [r7, #12]

  errorstate = SD_SendStatus(hsd, &resp1);
 8006920:	f107 030c 	add.w	r3, r7, #12
 8006924:	4619      	mov	r1, r3
 8006926:	6878      	ldr	r0, [r7, #4]
 8006928:	f000 f96e 	bl	8006c08 <SD_SendStatus>
 800692c:	6178      	str	r0, [r7, #20]
  if(errorstate != HAL_SD_ERROR_NONE)
 800692e:	697b      	ldr	r3, [r7, #20]
 8006930:	2b00      	cmp	r3, #0
 8006932:	d005      	beq.n	8006940 <HAL_SD_GetCardState+0x2c>
  {
    hsd->ErrorCode |= errorstate;
 8006934:	687b      	ldr	r3, [r7, #4]
 8006936:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8006938:	697b      	ldr	r3, [r7, #20]
 800693a:	431a      	orrs	r2, r3
 800693c:	687b      	ldr	r3, [r7, #4]
 800693e:	639a      	str	r2, [r3, #56]	; 0x38
  }

  cardstate = ((resp1 >> 9U) & 0x0FU);
 8006940:	68fb      	ldr	r3, [r7, #12]
 8006942:	0a5b      	lsrs	r3, r3, #9
 8006944:	f003 030f 	and.w	r3, r3, #15
 8006948:	613b      	str	r3, [r7, #16]

  return (HAL_SD_CardStateTypeDef)cardstate;
 800694a:	693b      	ldr	r3, [r7, #16]
}
 800694c:	4618      	mov	r0, r3
 800694e:	3718      	adds	r7, #24
 8006950:	46bd      	mov	sp, r7
 8006952:	bd80      	pop	{r7, pc}

08006954 <SD_InitCard>:
  * @brief  Initializes the sd card.
  * @param  hsd: Pointer to SD handle
  * @retval SD Card error state
  */
static uint32_t SD_InitCard(SD_HandleTypeDef *hsd)
{
 8006954:	b5b0      	push	{r4, r5, r7, lr}
 8006956:	b094      	sub	sp, #80	; 0x50
 8006958:	af04      	add	r7, sp, #16
 800695a:	6078      	str	r0, [r7, #4]
  HAL_SD_CardCSDTypeDef CSD;
  uint32_t errorstate;
  uint16_t sd_rca = 1U;
 800695c:	2301      	movs	r3, #1
 800695e:	81fb      	strh	r3, [r7, #14]

  /* Check the power State */
  if(SDMMC_GetPowerState(hsd->Instance) == 0U)
 8006960:	687b      	ldr	r3, [r7, #4]
 8006962:	681b      	ldr	r3, [r3, #0]
 8006964:	4618      	mov	r0, r3
 8006966:	f000 fcd5 	bl	8007314 <SDMMC_GetPowerState>
 800696a:	4603      	mov	r3, r0
 800696c:	2b00      	cmp	r3, #0
 800696e:	d102      	bne.n	8006976 <SD_InitCard+0x22>
  {
    /* Power off */
    return HAL_SD_ERROR_REQUEST_NOT_APPLICABLE;
 8006970:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
 8006974:	e0b6      	b.n	8006ae4 <SD_InitCard+0x190>
  }

  if(hsd->SdCard.CardType != CARD_SECURED)
 8006976:	687b      	ldr	r3, [r7, #4]
 8006978:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800697a:	2b03      	cmp	r3, #3
 800697c:	d02f      	beq.n	80069de <SD_InitCard+0x8a>
  {
    /* Send CMD2 ALL_SEND_CID */
    errorstate = SDMMC_CmdSendCID(hsd->Instance);
 800697e:	687b      	ldr	r3, [r7, #4]
 8006980:	681b      	ldr	r3, [r3, #0]
 8006982:	4618      	mov	r0, r3
 8006984:	f000 feff 	bl	8007786 <SDMMC_CmdSendCID>
 8006988:	63f8      	str	r0, [r7, #60]	; 0x3c
    if(errorstate != HAL_SD_ERROR_NONE)
 800698a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800698c:	2b00      	cmp	r3, #0
 800698e:	d001      	beq.n	8006994 <SD_InitCard+0x40>
    {
      return errorstate;
 8006990:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8006992:	e0a7      	b.n	8006ae4 <SD_InitCard+0x190>
    }
    else
    {
      /* Get Card identification number data */
      hsd->CID[0U] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP1);
 8006994:	687b      	ldr	r3, [r7, #4]
 8006996:	681b      	ldr	r3, [r3, #0]
 8006998:	2100      	movs	r1, #0
 800699a:	4618      	mov	r0, r3
 800699c:	f000 fcff 	bl	800739e <SDMMC_GetResponse>
 80069a0:	4602      	mov	r2, r0
 80069a2:	687b      	ldr	r3, [r7, #4]
 80069a4:	675a      	str	r2, [r3, #116]	; 0x74
      hsd->CID[1U] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP2);
 80069a6:	687b      	ldr	r3, [r7, #4]
 80069a8:	681b      	ldr	r3, [r3, #0]
 80069aa:	2104      	movs	r1, #4
 80069ac:	4618      	mov	r0, r3
 80069ae:	f000 fcf6 	bl	800739e <SDMMC_GetResponse>
 80069b2:	4602      	mov	r2, r0
 80069b4:	687b      	ldr	r3, [r7, #4]
 80069b6:	679a      	str	r2, [r3, #120]	; 0x78
      hsd->CID[2U] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP3);
 80069b8:	687b      	ldr	r3, [r7, #4]
 80069ba:	681b      	ldr	r3, [r3, #0]
 80069bc:	2108      	movs	r1, #8
 80069be:	4618      	mov	r0, r3
 80069c0:	f000 fced 	bl	800739e <SDMMC_GetResponse>
 80069c4:	4602      	mov	r2, r0
 80069c6:	687b      	ldr	r3, [r7, #4]
 80069c8:	67da      	str	r2, [r3, #124]	; 0x7c
      hsd->CID[3U] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP4);
 80069ca:	687b      	ldr	r3, [r7, #4]
 80069cc:	681b      	ldr	r3, [r3, #0]
 80069ce:	210c      	movs	r1, #12
 80069d0:	4618      	mov	r0, r3
 80069d2:	f000 fce4 	bl	800739e <SDMMC_GetResponse>
 80069d6:	4602      	mov	r2, r0
 80069d8:	687b      	ldr	r3, [r7, #4]
 80069da:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    }
  }

  if(hsd->SdCard.CardType != CARD_SECURED)
 80069de:	687b      	ldr	r3, [r7, #4]
 80069e0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80069e2:	2b03      	cmp	r3, #3
 80069e4:	d00d      	beq.n	8006a02 <SD_InitCard+0xae>
  {
    /* Send CMD3 SET_REL_ADDR with argument 0 */
    /* SD Card publishes its RCA. */
    errorstate = SDMMC_CmdSetRelAdd(hsd->Instance, &sd_rca);
 80069e6:	687b      	ldr	r3, [r7, #4]
 80069e8:	681b      	ldr	r3, [r3, #0]
 80069ea:	f107 020e 	add.w	r2, r7, #14
 80069ee:	4611      	mov	r1, r2
 80069f0:	4618      	mov	r0, r3
 80069f2:	f000 ff05 	bl	8007800 <SDMMC_CmdSetRelAdd>
 80069f6:	63f8      	str	r0, [r7, #60]	; 0x3c
    if(errorstate != HAL_SD_ERROR_NONE)
 80069f8:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80069fa:	2b00      	cmp	r3, #0
 80069fc:	d001      	beq.n	8006a02 <SD_InitCard+0xae>
    {
      return errorstate;
 80069fe:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8006a00:	e070      	b.n	8006ae4 <SD_InitCard+0x190>
    }
  }
  if(hsd->SdCard.CardType != CARD_SECURED)
 8006a02:	687b      	ldr	r3, [r7, #4]
 8006a04:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006a06:	2b03      	cmp	r3, #3
 8006a08:	d036      	beq.n	8006a78 <SD_InitCard+0x124>
  {
    /* Get the SD card RCA */
    hsd->SdCard.RelCardAdd = sd_rca;
 8006a0a:	89fb      	ldrh	r3, [r7, #14]
 8006a0c:	461a      	mov	r2, r3
 8006a0e:	687b      	ldr	r3, [r7, #4]
 8006a10:	651a      	str	r2, [r3, #80]	; 0x50

    /* Send CMD9 SEND_CSD with argument as card's RCA */
    errorstate = SDMMC_CmdSendCSD(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
 8006a12:	687b      	ldr	r3, [r7, #4]
 8006a14:	681a      	ldr	r2, [r3, #0]
 8006a16:	687b      	ldr	r3, [r7, #4]
 8006a18:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8006a1a:	041b      	lsls	r3, r3, #16
 8006a1c:	4619      	mov	r1, r3
 8006a1e:	4610      	mov	r0, r2
 8006a20:	f000 fecf 	bl	80077c2 <SDMMC_CmdSendCSD>
 8006a24:	63f8      	str	r0, [r7, #60]	; 0x3c
    if(errorstate != HAL_SD_ERROR_NONE)
 8006a26:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8006a28:	2b00      	cmp	r3, #0
 8006a2a:	d001      	beq.n	8006a30 <SD_InitCard+0xdc>
    {
      return errorstate;
 8006a2c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8006a2e:	e059      	b.n	8006ae4 <SD_InitCard+0x190>
    }
    else
    {
      /* Get Card Specific Data */
      hsd->CSD[0U] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP1);
 8006a30:	687b      	ldr	r3, [r7, #4]
 8006a32:	681b      	ldr	r3, [r3, #0]
 8006a34:	2100      	movs	r1, #0
 8006a36:	4618      	mov	r0, r3
 8006a38:	f000 fcb1 	bl	800739e <SDMMC_GetResponse>
 8006a3c:	4602      	mov	r2, r0
 8006a3e:	687b      	ldr	r3, [r7, #4]
 8006a40:	665a      	str	r2, [r3, #100]	; 0x64
      hsd->CSD[1U] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP2);
 8006a42:	687b      	ldr	r3, [r7, #4]
 8006a44:	681b      	ldr	r3, [r3, #0]
 8006a46:	2104      	movs	r1, #4
 8006a48:	4618      	mov	r0, r3
 8006a4a:	f000 fca8 	bl	800739e <SDMMC_GetResponse>
 8006a4e:	4602      	mov	r2, r0
 8006a50:	687b      	ldr	r3, [r7, #4]
 8006a52:	669a      	str	r2, [r3, #104]	; 0x68
      hsd->CSD[2U] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP3);
 8006a54:	687b      	ldr	r3, [r7, #4]
 8006a56:	681b      	ldr	r3, [r3, #0]
 8006a58:	2108      	movs	r1, #8
 8006a5a:	4618      	mov	r0, r3
 8006a5c:	f000 fc9f 	bl	800739e <SDMMC_GetResponse>
 8006a60:	4602      	mov	r2, r0
 8006a62:	687b      	ldr	r3, [r7, #4]
 8006a64:	66da      	str	r2, [r3, #108]	; 0x6c
      hsd->CSD[3U] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP4);
 8006a66:	687b      	ldr	r3, [r7, #4]
 8006a68:	681b      	ldr	r3, [r3, #0]
 8006a6a:	210c      	movs	r1, #12
 8006a6c:	4618      	mov	r0, r3
 8006a6e:	f000 fc96 	bl	800739e <SDMMC_GetResponse>
 8006a72:	4602      	mov	r2, r0
 8006a74:	687b      	ldr	r3, [r7, #4]
 8006a76:	671a      	str	r2, [r3, #112]	; 0x70
    }
  }

  /* Get the Card Class */
  hsd->SdCard.Class = (SDMMC_GetResponse(hsd->Instance, SDMMC_RESP2) >> 20U);
 8006a78:	687b      	ldr	r3, [r7, #4]
 8006a7a:	681b      	ldr	r3, [r3, #0]
 8006a7c:	2104      	movs	r1, #4
 8006a7e:	4618      	mov	r0, r3
 8006a80:	f000 fc8d 	bl	800739e <SDMMC_GetResponse>
 8006a84:	4603      	mov	r3, r0
 8006a86:	0d1a      	lsrs	r2, r3, #20
 8006a88:	687b      	ldr	r3, [r7, #4]
 8006a8a:	64da      	str	r2, [r3, #76]	; 0x4c

  /* Get CSD parameters */
  if (HAL_SD_GetCardCSD(hsd, &CSD) != HAL_OK)
 8006a8c:	f107 0310 	add.w	r3, r7, #16
 8006a90:	4619      	mov	r1, r3
 8006a92:	6878      	ldr	r0, [r7, #4]
 8006a94:	f7ff fcd4 	bl	8006440 <HAL_SD_GetCardCSD>
 8006a98:	4603      	mov	r3, r0
 8006a9a:	2b00      	cmp	r3, #0
 8006a9c:	d002      	beq.n	8006aa4 <SD_InitCard+0x150>
  {
    return HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 8006a9e:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 8006aa2:	e01f      	b.n	8006ae4 <SD_InitCard+0x190>
  }

  /* Select the Card */
  errorstate = SDMMC_CmdSelDesel(hsd->Instance, (uint32_t)(((uint32_t)hsd->SdCard.RelCardAdd) << 16U));
 8006aa4:	687b      	ldr	r3, [r7, #4]
 8006aa6:	6819      	ldr	r1, [r3, #0]
 8006aa8:	687b      	ldr	r3, [r7, #4]
 8006aaa:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8006aac:	041b      	lsls	r3, r3, #16
 8006aae:	461a      	mov	r2, r3
 8006ab0:	f04f 0300 	mov.w	r3, #0
 8006ab4:	4608      	mov	r0, r1
 8006ab6:	f000 fd7d 	bl	80075b4 <SDMMC_CmdSelDesel>
 8006aba:	63f8      	str	r0, [r7, #60]	; 0x3c
  if(errorstate != HAL_SD_ERROR_NONE)
 8006abc:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8006abe:	2b00      	cmp	r3, #0
 8006ac0:	d001      	beq.n	8006ac6 <SD_InitCard+0x172>
  {
    return errorstate;
 8006ac2:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8006ac4:	e00e      	b.n	8006ae4 <SD_InitCard+0x190>
  }

  /* Configure SDMMC peripheral interface */
  (void)SDMMC_Init(hsd->Instance, hsd->Init);
 8006ac6:	687b      	ldr	r3, [r7, #4]
 8006ac8:	681d      	ldr	r5, [r3, #0]
 8006aca:	687b      	ldr	r3, [r7, #4]
 8006acc:	466c      	mov	r4, sp
 8006ace:	f103 0210 	add.w	r2, r3, #16
 8006ad2:	ca07      	ldmia	r2, {r0, r1, r2}
 8006ad4:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 8006ad8:	3304      	adds	r3, #4
 8006ada:	cb0e      	ldmia	r3, {r1, r2, r3}
 8006adc:	4628      	mov	r0, r5
 8006ade:	f000 fbc1 	bl	8007264 <SDMMC_Init>

  /* All cards are initialized */
  return HAL_SD_ERROR_NONE;
 8006ae2:	2300      	movs	r3, #0
}
 8006ae4:	4618      	mov	r0, r3
 8006ae6:	3740      	adds	r7, #64	; 0x40
 8006ae8:	46bd      	mov	sp, r7
 8006aea:	bdb0      	pop	{r4, r5, r7, pc}

08006aec <SD_PowerON>:
  *         in the SD handle.
  * @param  hsd: Pointer to SD handle
  * @retval error state
  */
static uint32_t SD_PowerON(SD_HandleTypeDef *hsd)
{
 8006aec:	b580      	push	{r7, lr}
 8006aee:	b086      	sub	sp, #24
 8006af0:	af00      	add	r7, sp, #0
 8006af2:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8006af4:	2300      	movs	r3, #0
 8006af6:	60bb      	str	r3, [r7, #8]
  uint32_t response = 0U, validvoltage = 0U;
 8006af8:	2300      	movs	r3, #0
 8006afa:	617b      	str	r3, [r7, #20]
 8006afc:	2300      	movs	r3, #0
 8006afe:	613b      	str	r3, [r7, #16]
  uint32_t errorstate;

  /* CMD0: GO_IDLE_STATE */
  errorstate = SDMMC_CmdGoIdleState(hsd->Instance);
 8006b00:	687b      	ldr	r3, [r7, #4]
 8006b02:	681b      	ldr	r3, [r3, #0]
 8006b04:	4618      	mov	r0, r3
 8006b06:	f000 fd78 	bl	80075fa <SDMMC_CmdGoIdleState>
 8006b0a:	60f8      	str	r0, [r7, #12]
  if(errorstate != HAL_SD_ERROR_NONE)
 8006b0c:	68fb      	ldr	r3, [r7, #12]
 8006b0e:	2b00      	cmp	r3, #0
 8006b10:	d001      	beq.n	8006b16 <SD_PowerON+0x2a>
  {
    return errorstate;
 8006b12:	68fb      	ldr	r3, [r7, #12]
 8006b14:	e072      	b.n	8006bfc <SD_PowerON+0x110>
  }

  /* CMD8: SEND_IF_COND: Command available only on V2.0 cards */
  errorstate = SDMMC_CmdOperCond(hsd->Instance);
 8006b16:	687b      	ldr	r3, [r7, #4]
 8006b18:	681b      	ldr	r3, [r3, #0]
 8006b1a:	4618      	mov	r0, r3
 8006b1c:	f000 fd8b 	bl	8007636 <SDMMC_CmdOperCond>
 8006b20:	60f8      	str	r0, [r7, #12]
  if(errorstate != HAL_SD_ERROR_NONE)
 8006b22:	68fb      	ldr	r3, [r7, #12]
 8006b24:	2b00      	cmp	r3, #0
 8006b26:	d00d      	beq.n	8006b44 <SD_PowerON+0x58>
  {
    hsd->SdCard.CardVersion = CARD_V1_X;
 8006b28:	687b      	ldr	r3, [r7, #4]
 8006b2a:	2200      	movs	r2, #0
 8006b2c:	649a      	str	r2, [r3, #72]	; 0x48
    /* CMD0: GO_IDLE_STATE */
    errorstate = SDMMC_CmdGoIdleState(hsd->Instance);
 8006b2e:	687b      	ldr	r3, [r7, #4]
 8006b30:	681b      	ldr	r3, [r3, #0]
 8006b32:	4618      	mov	r0, r3
 8006b34:	f000 fd61 	bl	80075fa <SDMMC_CmdGoIdleState>
 8006b38:	60f8      	str	r0, [r7, #12]
    if(errorstate != HAL_SD_ERROR_NONE)
 8006b3a:	68fb      	ldr	r3, [r7, #12]
 8006b3c:	2b00      	cmp	r3, #0
 8006b3e:	d004      	beq.n	8006b4a <SD_PowerON+0x5e>
    {
      return errorstate;
 8006b40:	68fb      	ldr	r3, [r7, #12]
 8006b42:	e05b      	b.n	8006bfc <SD_PowerON+0x110>
    }

  }
  else
  {
    hsd->SdCard.CardVersion = CARD_V2_X;
 8006b44:	687b      	ldr	r3, [r7, #4]
 8006b46:	2201      	movs	r2, #1
 8006b48:	649a      	str	r2, [r3, #72]	; 0x48
  }

  if( hsd->SdCard.CardVersion == CARD_V2_X)
 8006b4a:	687b      	ldr	r3, [r7, #4]
 8006b4c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8006b4e:	2b01      	cmp	r3, #1
 8006b50:	d137      	bne.n	8006bc2 <SD_PowerON+0xd6>
  {
    /* SEND CMD55 APP_CMD with RCA as 0 */
    errorstate = SDMMC_CmdAppCommand(hsd->Instance, 0);
 8006b52:	687b      	ldr	r3, [r7, #4]
 8006b54:	681b      	ldr	r3, [r3, #0]
 8006b56:	2100      	movs	r1, #0
 8006b58:	4618      	mov	r0, r3
 8006b5a:	f000 fd8b 	bl	8007674 <SDMMC_CmdAppCommand>
 8006b5e:	60f8      	str	r0, [r7, #12]
    if(errorstate != HAL_SD_ERROR_NONE)
 8006b60:	68fb      	ldr	r3, [r7, #12]
 8006b62:	2b00      	cmp	r3, #0
 8006b64:	d02d      	beq.n	8006bc2 <SD_PowerON+0xd6>
    {
      return HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 8006b66:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 8006b6a:	e047      	b.n	8006bfc <SD_PowerON+0x110>
  /* SD CARD */
  /* Send ACMD41 SD_APP_OP_COND with Argument 0x80100000 */
  while((count < SDMMC_MAX_VOLT_TRIAL) && (validvoltage == 0U))
  {
    /* SEND CMD55 APP_CMD with RCA as 0 */
    errorstate = SDMMC_CmdAppCommand(hsd->Instance, 0);
 8006b6c:	687b      	ldr	r3, [r7, #4]
 8006b6e:	681b      	ldr	r3, [r3, #0]
 8006b70:	2100      	movs	r1, #0
 8006b72:	4618      	mov	r0, r3
 8006b74:	f000 fd7e 	bl	8007674 <SDMMC_CmdAppCommand>
 8006b78:	60f8      	str	r0, [r7, #12]
    if(errorstate != HAL_SD_ERROR_NONE)
 8006b7a:	68fb      	ldr	r3, [r7, #12]
 8006b7c:	2b00      	cmp	r3, #0
 8006b7e:	d001      	beq.n	8006b84 <SD_PowerON+0x98>
    {
      return errorstate;
 8006b80:	68fb      	ldr	r3, [r7, #12]
 8006b82:	e03b      	b.n	8006bfc <SD_PowerON+0x110>
    }

    /* Send CMD41 */
    errorstate = SDMMC_CmdAppOperCommand(hsd->Instance, SDMMC_VOLTAGE_WINDOW_SD | SDMMC_HIGH_CAPACITY | SD_SWITCH_1_8V_CAPACITY);
 8006b84:	687b      	ldr	r3, [r7, #4]
 8006b86:	681b      	ldr	r3, [r3, #0]
 8006b88:	491e      	ldr	r1, [pc, #120]	; (8006c04 <SD_PowerON+0x118>)
 8006b8a:	4618      	mov	r0, r3
 8006b8c:	f000 fd94 	bl	80076b8 <SDMMC_CmdAppOperCommand>
 8006b90:	60f8      	str	r0, [r7, #12]
    if(errorstate != HAL_SD_ERROR_NONE)
 8006b92:	68fb      	ldr	r3, [r7, #12]
 8006b94:	2b00      	cmp	r3, #0
 8006b96:	d002      	beq.n	8006b9e <SD_PowerON+0xb2>
    {
      return HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 8006b98:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 8006b9c:	e02e      	b.n	8006bfc <SD_PowerON+0x110>
    }

    /* Get command response */
    response = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP1);
 8006b9e:	687b      	ldr	r3, [r7, #4]
 8006ba0:	681b      	ldr	r3, [r3, #0]
 8006ba2:	2100      	movs	r1, #0
 8006ba4:	4618      	mov	r0, r3
 8006ba6:	f000 fbfa 	bl	800739e <SDMMC_GetResponse>
 8006baa:	6178      	str	r0, [r7, #20]

    /* Get operating voltage*/
    validvoltage = (((response >> 31U) == 1U) ? 1U : 0U);
 8006bac:	697b      	ldr	r3, [r7, #20]
 8006bae:	0fdb      	lsrs	r3, r3, #31
 8006bb0:	2b01      	cmp	r3, #1
 8006bb2:	d101      	bne.n	8006bb8 <SD_PowerON+0xcc>
 8006bb4:	2301      	movs	r3, #1
 8006bb6:	e000      	b.n	8006bba <SD_PowerON+0xce>
 8006bb8:	2300      	movs	r3, #0
 8006bba:	613b      	str	r3, [r7, #16]

    count++;
 8006bbc:	68bb      	ldr	r3, [r7, #8]
 8006bbe:	3301      	adds	r3, #1
 8006bc0:	60bb      	str	r3, [r7, #8]
  while((count < SDMMC_MAX_VOLT_TRIAL) && (validvoltage == 0U))
 8006bc2:	68bb      	ldr	r3, [r7, #8]
 8006bc4:	f64f 72fe 	movw	r2, #65534	; 0xfffe
 8006bc8:	4293      	cmp	r3, r2
 8006bca:	d802      	bhi.n	8006bd2 <SD_PowerON+0xe6>
 8006bcc:	693b      	ldr	r3, [r7, #16]
 8006bce:	2b00      	cmp	r3, #0
 8006bd0:	d0cc      	beq.n	8006b6c <SD_PowerON+0x80>
  }

  if(count >= SDMMC_MAX_VOLT_TRIAL)
 8006bd2:	68bb      	ldr	r3, [r7, #8]
 8006bd4:	f64f 72fe 	movw	r2, #65534	; 0xfffe
 8006bd8:	4293      	cmp	r3, r2
 8006bda:	d902      	bls.n	8006be2 <SD_PowerON+0xf6>
  {
    return HAL_SD_ERROR_INVALID_VOLTRANGE;
 8006bdc:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8006be0:	e00c      	b.n	8006bfc <SD_PowerON+0x110>
  }

  if((response & SDMMC_HIGH_CAPACITY) == SDMMC_HIGH_CAPACITY) /* (response &= SD_HIGH_CAPACITY) */
 8006be2:	697b      	ldr	r3, [r7, #20]
 8006be4:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 8006be8:	2b00      	cmp	r3, #0
 8006bea:	d003      	beq.n	8006bf4 <SD_PowerON+0x108>
  {
    hsd->SdCard.CardType = CARD_SDHC_SDXC;
 8006bec:	687b      	ldr	r3, [r7, #4]
 8006bee:	2201      	movs	r2, #1
 8006bf0:	645a      	str	r2, [r3, #68]	; 0x44
 8006bf2:	e002      	b.n	8006bfa <SD_PowerON+0x10e>
  }
  else
  {
    hsd->SdCard.CardType = CARD_SDSC;
 8006bf4:	687b      	ldr	r3, [r7, #4]
 8006bf6:	2200      	movs	r2, #0
 8006bf8:	645a      	str	r2, [r3, #68]	; 0x44
  }


  return HAL_SD_ERROR_NONE;
 8006bfa:	2300      	movs	r3, #0
}
 8006bfc:	4618      	mov	r0, r3
 8006bfe:	3718      	adds	r7, #24
 8006c00:	46bd      	mov	sp, r7
 8006c02:	bd80      	pop	{r7, pc}
 8006c04:	c1100000 	.word	0xc1100000

08006c08 <SD_SendStatus>:
  * @param  pCardStatus: pointer to the buffer that will contain the SD card
  *         status (Card Status register)
  * @retval error state
  */
static uint32_t SD_SendStatus(SD_HandleTypeDef *hsd, uint32_t *pCardStatus)
{
 8006c08:	b580      	push	{r7, lr}
 8006c0a:	b084      	sub	sp, #16
 8006c0c:	af00      	add	r7, sp, #0
 8006c0e:	6078      	str	r0, [r7, #4]
 8006c10:	6039      	str	r1, [r7, #0]
  uint32_t errorstate;

  if(pCardStatus == NULL)
 8006c12:	683b      	ldr	r3, [r7, #0]
 8006c14:	2b00      	cmp	r3, #0
 8006c16:	d102      	bne.n	8006c1e <SD_SendStatus+0x16>
  {
    return HAL_SD_ERROR_PARAM;
 8006c18:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8006c1c:	e018      	b.n	8006c50 <SD_SendStatus+0x48>
  }

  /* Send Status command */
  errorstate = SDMMC_CmdSendStatus(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
 8006c1e:	687b      	ldr	r3, [r7, #4]
 8006c20:	681a      	ldr	r2, [r3, #0]
 8006c22:	687b      	ldr	r3, [r7, #4]
 8006c24:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8006c26:	041b      	lsls	r3, r3, #16
 8006c28:	4619      	mov	r1, r3
 8006c2a:	4610      	mov	r0, r2
 8006c2c:	f000 fe09 	bl	8007842 <SDMMC_CmdSendStatus>
 8006c30:	60f8      	str	r0, [r7, #12]
  if(errorstate != HAL_SD_ERROR_NONE)
 8006c32:	68fb      	ldr	r3, [r7, #12]
 8006c34:	2b00      	cmp	r3, #0
 8006c36:	d001      	beq.n	8006c3c <SD_SendStatus+0x34>
  {
    return errorstate;
 8006c38:	68fb      	ldr	r3, [r7, #12]
 8006c3a:	e009      	b.n	8006c50 <SD_SendStatus+0x48>
  }

  /* Get SD card status */
  *pCardStatus = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP1);
 8006c3c:	687b      	ldr	r3, [r7, #4]
 8006c3e:	681b      	ldr	r3, [r3, #0]
 8006c40:	2100      	movs	r1, #0
 8006c42:	4618      	mov	r0, r3
 8006c44:	f000 fbab 	bl	800739e <SDMMC_GetResponse>
 8006c48:	4602      	mov	r2, r0
 8006c4a:	683b      	ldr	r3, [r7, #0]
 8006c4c:	601a      	str	r2, [r3, #0]

  return HAL_SD_ERROR_NONE;
 8006c4e:	2300      	movs	r3, #0
}
 8006c50:	4618      	mov	r0, r3
 8006c52:	3710      	adds	r7, #16
 8006c54:	46bd      	mov	sp, r7
 8006c56:	bd80      	pop	{r7, pc}

08006c58 <SD_WideBus_Enable>:
  * @brief  Enables the SDMMC wide bus mode.
  * @param  hsd: pointer to SD handle
  * @retval error state
  */
static uint32_t SD_WideBus_Enable(SD_HandleTypeDef *hsd)
{
 8006c58:	b580      	push	{r7, lr}
 8006c5a:	b086      	sub	sp, #24
 8006c5c:	af00      	add	r7, sp, #0
 8006c5e:	6078      	str	r0, [r7, #4]
  uint32_t scr[2U] = {0U, 0U};
 8006c60:	2300      	movs	r3, #0
 8006c62:	60fb      	str	r3, [r7, #12]
 8006c64:	2300      	movs	r3, #0
 8006c66:	613b      	str	r3, [r7, #16]
  uint32_t errorstate;

  if((SDMMC_GetResponse(hsd->Instance, SDMMC_RESP1) & SDMMC_CARD_LOCKED) == SDMMC_CARD_LOCKED)
 8006c68:	687b      	ldr	r3, [r7, #4]
 8006c6a:	681b      	ldr	r3, [r3, #0]
 8006c6c:	2100      	movs	r1, #0
 8006c6e:	4618      	mov	r0, r3
 8006c70:	f000 fb95 	bl	800739e <SDMMC_GetResponse>
 8006c74:	4603      	mov	r3, r0
 8006c76:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8006c7a:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8006c7e:	d102      	bne.n	8006c86 <SD_WideBus_Enable+0x2e>
  {
    return HAL_SD_ERROR_LOCK_UNLOCK_FAILED;
 8006c80:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8006c84:	e02f      	b.n	8006ce6 <SD_WideBus_Enable+0x8e>
  }

  /* Get SCR Register */
  errorstate = SD_FindSCR(hsd, scr);
 8006c86:	f107 030c 	add.w	r3, r7, #12
 8006c8a:	4619      	mov	r1, r3
 8006c8c:	6878      	ldr	r0, [r7, #4]
 8006c8e:	f000 f879 	bl	8006d84 <SD_FindSCR>
 8006c92:	6178      	str	r0, [r7, #20]
  if(errorstate != HAL_SD_ERROR_NONE)
 8006c94:	697b      	ldr	r3, [r7, #20]
 8006c96:	2b00      	cmp	r3, #0
 8006c98:	d001      	beq.n	8006c9e <SD_WideBus_Enable+0x46>
  {
    return errorstate;
 8006c9a:	697b      	ldr	r3, [r7, #20]
 8006c9c:	e023      	b.n	8006ce6 <SD_WideBus_Enable+0x8e>
  }

  /* If requested card supports wide bus operation */
  if((scr[1U] & SDMMC_WIDE_BUS_SUPPORT) != SDMMC_ALLZERO)
 8006c9e:	693b      	ldr	r3, [r7, #16]
 8006ca0:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8006ca4:	2b00      	cmp	r3, #0
 8006ca6:	d01c      	beq.n	8006ce2 <SD_WideBus_Enable+0x8a>
  {
    /* Send CMD55 APP_CMD with argument as card's RCA.*/
    errorstate = SDMMC_CmdAppCommand(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
 8006ca8:	687b      	ldr	r3, [r7, #4]
 8006caa:	681a      	ldr	r2, [r3, #0]
 8006cac:	687b      	ldr	r3, [r7, #4]
 8006cae:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8006cb0:	041b      	lsls	r3, r3, #16
 8006cb2:	4619      	mov	r1, r3
 8006cb4:	4610      	mov	r0, r2
 8006cb6:	f000 fcdd 	bl	8007674 <SDMMC_CmdAppCommand>
 8006cba:	6178      	str	r0, [r7, #20]
    if(errorstate != HAL_SD_ERROR_NONE)
 8006cbc:	697b      	ldr	r3, [r7, #20]
 8006cbe:	2b00      	cmp	r3, #0
 8006cc0:	d001      	beq.n	8006cc6 <SD_WideBus_Enable+0x6e>
    {
      return errorstate;
 8006cc2:	697b      	ldr	r3, [r7, #20]
 8006cc4:	e00f      	b.n	8006ce6 <SD_WideBus_Enable+0x8e>
    }

    /* Send ACMD6 APP_CMD with argument as 2 for wide bus mode */
    errorstate = SDMMC_CmdBusWidth(hsd->Instance, 2U);
 8006cc6:	687b      	ldr	r3, [r7, #4]
 8006cc8:	681b      	ldr	r3, [r3, #0]
 8006cca:	2102      	movs	r1, #2
 8006ccc:	4618      	mov	r0, r3
 8006cce:	f000 fd17 	bl	8007700 <SDMMC_CmdBusWidth>
 8006cd2:	6178      	str	r0, [r7, #20]
    if(errorstate != HAL_SD_ERROR_NONE)
 8006cd4:	697b      	ldr	r3, [r7, #20]
 8006cd6:	2b00      	cmp	r3, #0
 8006cd8:	d001      	beq.n	8006cde <SD_WideBus_Enable+0x86>
    {
      return errorstate;
 8006cda:	697b      	ldr	r3, [r7, #20]
 8006cdc:	e003      	b.n	8006ce6 <SD_WideBus_Enable+0x8e>
    }

    return HAL_SD_ERROR_NONE;
 8006cde:	2300      	movs	r3, #0
 8006ce0:	e001      	b.n	8006ce6 <SD_WideBus_Enable+0x8e>
  }
  else
  {
    return HAL_SD_ERROR_REQUEST_NOT_APPLICABLE;
 8006ce2:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
  }
}
 8006ce6:	4618      	mov	r0, r3
 8006ce8:	3718      	adds	r7, #24
 8006cea:	46bd      	mov	sp, r7
 8006cec:	bd80      	pop	{r7, pc}

08006cee <SD_WideBus_Disable>:
  * @brief  Disables the SDMMC wide bus mode.
  * @param  hsd: Pointer to SD handle
  * @retval error state
  */
static uint32_t SD_WideBus_Disable(SD_HandleTypeDef *hsd)
{
 8006cee:	b580      	push	{r7, lr}
 8006cf0:	b086      	sub	sp, #24
 8006cf2:	af00      	add	r7, sp, #0
 8006cf4:	6078      	str	r0, [r7, #4]
  uint32_t scr[2U] = {0U, 0U};
 8006cf6:	2300      	movs	r3, #0
 8006cf8:	60fb      	str	r3, [r7, #12]
 8006cfa:	2300      	movs	r3, #0
 8006cfc:	613b      	str	r3, [r7, #16]
  uint32_t errorstate;

  if((SDMMC_GetResponse(hsd->Instance, SDMMC_RESP1) & SDMMC_CARD_LOCKED) == SDMMC_CARD_LOCKED)
 8006cfe:	687b      	ldr	r3, [r7, #4]
 8006d00:	681b      	ldr	r3, [r3, #0]
 8006d02:	2100      	movs	r1, #0
 8006d04:	4618      	mov	r0, r3
 8006d06:	f000 fb4a 	bl	800739e <SDMMC_GetResponse>
 8006d0a:	4603      	mov	r3, r0
 8006d0c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8006d10:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8006d14:	d102      	bne.n	8006d1c <SD_WideBus_Disable+0x2e>
  {
    return HAL_SD_ERROR_LOCK_UNLOCK_FAILED;
 8006d16:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8006d1a:	e02f      	b.n	8006d7c <SD_WideBus_Disable+0x8e>
  }

  /* Get SCR Register */
  errorstate = SD_FindSCR(hsd, scr);
 8006d1c:	f107 030c 	add.w	r3, r7, #12
 8006d20:	4619      	mov	r1, r3
 8006d22:	6878      	ldr	r0, [r7, #4]
 8006d24:	f000 f82e 	bl	8006d84 <SD_FindSCR>
 8006d28:	6178      	str	r0, [r7, #20]
  if(errorstate != HAL_SD_ERROR_NONE)
 8006d2a:	697b      	ldr	r3, [r7, #20]
 8006d2c:	2b00      	cmp	r3, #0
 8006d2e:	d001      	beq.n	8006d34 <SD_WideBus_Disable+0x46>
  {
    return errorstate;
 8006d30:	697b      	ldr	r3, [r7, #20]
 8006d32:	e023      	b.n	8006d7c <SD_WideBus_Disable+0x8e>
  }

  /* If requested card supports 1 bit mode operation */
  if((scr[1U] & SDMMC_SINGLE_BUS_SUPPORT) != SDMMC_ALLZERO)
 8006d34:	693b      	ldr	r3, [r7, #16]
 8006d36:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8006d3a:	2b00      	cmp	r3, #0
 8006d3c:	d01c      	beq.n	8006d78 <SD_WideBus_Disable+0x8a>
  {
    /* Send CMD55 APP_CMD with argument as card's RCA */
    errorstate = SDMMC_CmdAppCommand(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
 8006d3e:	687b      	ldr	r3, [r7, #4]
 8006d40:	681a      	ldr	r2, [r3, #0]
 8006d42:	687b      	ldr	r3, [r7, #4]
 8006d44:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8006d46:	041b      	lsls	r3, r3, #16
 8006d48:	4619      	mov	r1, r3
 8006d4a:	4610      	mov	r0, r2
 8006d4c:	f000 fc92 	bl	8007674 <SDMMC_CmdAppCommand>
 8006d50:	6178      	str	r0, [r7, #20]
    if(errorstate != HAL_SD_ERROR_NONE)
 8006d52:	697b      	ldr	r3, [r7, #20]
 8006d54:	2b00      	cmp	r3, #0
 8006d56:	d001      	beq.n	8006d5c <SD_WideBus_Disable+0x6e>
    {
      return errorstate;
 8006d58:	697b      	ldr	r3, [r7, #20]
 8006d5a:	e00f      	b.n	8006d7c <SD_WideBus_Disable+0x8e>
    }

    /* Send ACMD6 APP_CMD with argument as 0 for single bus mode */
    errorstate = SDMMC_CmdBusWidth(hsd->Instance, 0U);
 8006d5c:	687b      	ldr	r3, [r7, #4]
 8006d5e:	681b      	ldr	r3, [r3, #0]
 8006d60:	2100      	movs	r1, #0
 8006d62:	4618      	mov	r0, r3
 8006d64:	f000 fccc 	bl	8007700 <SDMMC_CmdBusWidth>
 8006d68:	6178      	str	r0, [r7, #20]
    if(errorstate != HAL_SD_ERROR_NONE)
 8006d6a:	697b      	ldr	r3, [r7, #20]
 8006d6c:	2b00      	cmp	r3, #0
 8006d6e:	d001      	beq.n	8006d74 <SD_WideBus_Disable+0x86>
    {
      return errorstate;
 8006d70:	697b      	ldr	r3, [r7, #20]
 8006d72:	e003      	b.n	8006d7c <SD_WideBus_Disable+0x8e>
    }

    return HAL_SD_ERROR_NONE;
 8006d74:	2300      	movs	r3, #0
 8006d76:	e001      	b.n	8006d7c <SD_WideBus_Disable+0x8e>
  }
  else
  {
    return HAL_SD_ERROR_REQUEST_NOT_APPLICABLE;
 8006d78:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
  }
}
 8006d7c:	4618      	mov	r0, r3
 8006d7e:	3718      	adds	r7, #24
 8006d80:	46bd      	mov	sp, r7
 8006d82:	bd80      	pop	{r7, pc}

08006d84 <SD_FindSCR>:
  * @param  hsd: Pointer to SD handle
  * @param  pSCR: pointer to the buffer that will contain the SCR value
  * @retval error state
  */
static uint32_t SD_FindSCR(SD_HandleTypeDef *hsd, uint32_t *pSCR)
{
 8006d84:	b590      	push	{r4, r7, lr}
 8006d86:	b08f      	sub	sp, #60	; 0x3c
 8006d88:	af00      	add	r7, sp, #0
 8006d8a:	6078      	str	r0, [r7, #4]
 8006d8c:	6039      	str	r1, [r7, #0]
  SDMMC_DataInitTypeDef config;
  uint32_t errorstate;
  uint32_t tickstart = HAL_GetTick();
 8006d8e:	f7fb fe07 	bl	80029a0 <HAL_GetTick>
 8006d92:	6338      	str	r0, [r7, #48]	; 0x30
  uint32_t index = 0U;
 8006d94:	2300      	movs	r3, #0
 8006d96:	637b      	str	r3, [r7, #52]	; 0x34
  uint32_t tempscr[2U] = {0U, 0U};
 8006d98:	2300      	movs	r3, #0
 8006d9a:	60bb      	str	r3, [r7, #8]
 8006d9c:	2300      	movs	r3, #0
 8006d9e:	60fb      	str	r3, [r7, #12]
  uint32_t *scr = pSCR;
 8006da0:	683b      	ldr	r3, [r7, #0]
 8006da2:	62fb      	str	r3, [r7, #44]	; 0x2c

  /* Set Block Size To 8 Bytes */
  errorstate = SDMMC_CmdBlockLength(hsd->Instance, 8U);
 8006da4:	687b      	ldr	r3, [r7, #4]
 8006da6:	681b      	ldr	r3, [r3, #0]
 8006da8:	2108      	movs	r1, #8
 8006daa:	4618      	mov	r0, r3
 8006dac:	f000 fb36 	bl	800741c <SDMMC_CmdBlockLength>
 8006db0:	62b8      	str	r0, [r7, #40]	; 0x28
  if(errorstate != HAL_SD_ERROR_NONE)
 8006db2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006db4:	2b00      	cmp	r3, #0
 8006db6:	d001      	beq.n	8006dbc <SD_FindSCR+0x38>
  {
    return errorstate;
 8006db8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006dba:	e0b2      	b.n	8006f22 <SD_FindSCR+0x19e>
  }

  /* Send CMD55 APP_CMD with argument as card's RCA */
  errorstate = SDMMC_CmdAppCommand(hsd->Instance, (uint32_t)((hsd->SdCard.RelCardAdd) << 16U));
 8006dbc:	687b      	ldr	r3, [r7, #4]
 8006dbe:	681a      	ldr	r2, [r3, #0]
 8006dc0:	687b      	ldr	r3, [r7, #4]
 8006dc2:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8006dc4:	041b      	lsls	r3, r3, #16
 8006dc6:	4619      	mov	r1, r3
 8006dc8:	4610      	mov	r0, r2
 8006dca:	f000 fc53 	bl	8007674 <SDMMC_CmdAppCommand>
 8006dce:	62b8      	str	r0, [r7, #40]	; 0x28
  if(errorstate != HAL_SD_ERROR_NONE)
 8006dd0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006dd2:	2b00      	cmp	r3, #0
 8006dd4:	d001      	beq.n	8006dda <SD_FindSCR+0x56>
  {
    return errorstate;
 8006dd6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006dd8:	e0a3      	b.n	8006f22 <SD_FindSCR+0x19e>
  }

  config.DataTimeOut   = SDMMC_DATATIMEOUT;
 8006dda:	f04f 33ff 	mov.w	r3, #4294967295
 8006dde:	613b      	str	r3, [r7, #16]
  config.DataLength    = 8U;
 8006de0:	2308      	movs	r3, #8
 8006de2:	617b      	str	r3, [r7, #20]
  config.DataBlockSize = SDMMC_DATABLOCK_SIZE_8B;
 8006de4:	2330      	movs	r3, #48	; 0x30
 8006de6:	61bb      	str	r3, [r7, #24]
  config.TransferDir   = SDMMC_TRANSFER_DIR_TO_SDMMC;
 8006de8:	2302      	movs	r3, #2
 8006dea:	61fb      	str	r3, [r7, #28]
  config.TransferMode  = SDMMC_TRANSFER_MODE_BLOCK;
 8006dec:	2300      	movs	r3, #0
 8006dee:	623b      	str	r3, [r7, #32]
  config.DPSM          = SDMMC_DPSM_ENABLE;
 8006df0:	2301      	movs	r3, #1
 8006df2:	627b      	str	r3, [r7, #36]	; 0x24
  (void)SDMMC_ConfigData(hsd->Instance, &config);
 8006df4:	687b      	ldr	r3, [r7, #4]
 8006df6:	681b      	ldr	r3, [r3, #0]
 8006df8:	f107 0210 	add.w	r2, r7, #16
 8006dfc:	4611      	mov	r1, r2
 8006dfe:	4618      	mov	r0, r3
 8006e00:	f000 fae0 	bl	80073c4 <SDMMC_ConfigData>

  /* Send ACMD51 SD_APP_SEND_SCR with argument as 0 */
  errorstate = SDMMC_CmdSendSCR(hsd->Instance);
 8006e04:	687b      	ldr	r3, [r7, #4]
 8006e06:	681b      	ldr	r3, [r3, #0]
 8006e08:	4618      	mov	r0, r3
 8006e0a:	f000 fc9b 	bl	8007744 <SDMMC_CmdSendSCR>
 8006e0e:	62b8      	str	r0, [r7, #40]	; 0x28
  if(errorstate != HAL_SD_ERROR_NONE)
 8006e10:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006e12:	2b00      	cmp	r3, #0
 8006e14:	d02a      	beq.n	8006e6c <SD_FindSCR+0xe8>
  {
    return errorstate;
 8006e16:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006e18:	e083      	b.n	8006f22 <SD_FindSCR+0x19e>
  }

  while(!__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_RXOVERR | SDMMC_FLAG_DCRCFAIL | SDMMC_FLAG_DTIMEOUT))
  {
    if(__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_RXDAVL))
 8006e1a:	687b      	ldr	r3, [r7, #4]
 8006e1c:	681b      	ldr	r3, [r3, #0]
 8006e1e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006e20:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8006e24:	2b00      	cmp	r3, #0
 8006e26:	d00f      	beq.n	8006e48 <SD_FindSCR+0xc4>
    {
      *(tempscr + index) = SDMMC_ReadFIFO(hsd->Instance);
 8006e28:	687b      	ldr	r3, [r7, #4]
 8006e2a:	6819      	ldr	r1, [r3, #0]
 8006e2c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8006e2e:	009b      	lsls	r3, r3, #2
 8006e30:	f107 0208 	add.w	r2, r7, #8
 8006e34:	18d4      	adds	r4, r2, r3
 8006e36:	4608      	mov	r0, r1
 8006e38:	f000 fa40 	bl	80072bc <SDMMC_ReadFIFO>
 8006e3c:	4603      	mov	r3, r0
 8006e3e:	6023      	str	r3, [r4, #0]
      index++;
 8006e40:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8006e42:	3301      	adds	r3, #1
 8006e44:	637b      	str	r3, [r7, #52]	; 0x34
 8006e46:	e006      	b.n	8006e56 <SD_FindSCR+0xd2>
    }
    else if(!__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_RXACT))
 8006e48:	687b      	ldr	r3, [r7, #4]
 8006e4a:	681b      	ldr	r3, [r3, #0]
 8006e4c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006e4e:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8006e52:	2b00      	cmp	r3, #0
 8006e54:	d012      	beq.n	8006e7c <SD_FindSCR+0xf8>
    {
      break;
    }

    if((HAL_GetTick() - tickstart) >=  SDMMC_DATATIMEOUT)
 8006e56:	f7fb fda3 	bl	80029a0 <HAL_GetTick>
 8006e5a:	4602      	mov	r2, r0
 8006e5c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006e5e:	1ad3      	subs	r3, r2, r3
 8006e60:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006e64:	d102      	bne.n	8006e6c <SD_FindSCR+0xe8>
    {
      return HAL_SD_ERROR_TIMEOUT;
 8006e66:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 8006e6a:	e05a      	b.n	8006f22 <SD_FindSCR+0x19e>
  while(!__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_RXOVERR | SDMMC_FLAG_DCRCFAIL | SDMMC_FLAG_DTIMEOUT))
 8006e6c:	687b      	ldr	r3, [r7, #4]
 8006e6e:	681b      	ldr	r3, [r3, #0]
 8006e70:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006e72:	f003 032a 	and.w	r3, r3, #42	; 0x2a
 8006e76:	2b00      	cmp	r3, #0
 8006e78:	d0cf      	beq.n	8006e1a <SD_FindSCR+0x96>
 8006e7a:	e000      	b.n	8006e7e <SD_FindSCR+0xfa>
      break;
 8006e7c:	bf00      	nop
    }
  }

  if(__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_DTIMEOUT))
 8006e7e:	687b      	ldr	r3, [r7, #4]
 8006e80:	681b      	ldr	r3, [r3, #0]
 8006e82:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006e84:	f003 0308 	and.w	r3, r3, #8
 8006e88:	2b00      	cmp	r3, #0
 8006e8a:	d005      	beq.n	8006e98 <SD_FindSCR+0x114>
  {
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_FLAG_DTIMEOUT);
 8006e8c:	687b      	ldr	r3, [r7, #4]
 8006e8e:	681b      	ldr	r3, [r3, #0]
 8006e90:	2208      	movs	r2, #8
 8006e92:	639a      	str	r2, [r3, #56]	; 0x38

    return HAL_SD_ERROR_DATA_TIMEOUT;
 8006e94:	2308      	movs	r3, #8
 8006e96:	e044      	b.n	8006f22 <SD_FindSCR+0x19e>
  }
  else if(__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_DCRCFAIL))
 8006e98:	687b      	ldr	r3, [r7, #4]
 8006e9a:	681b      	ldr	r3, [r3, #0]
 8006e9c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006e9e:	f003 0302 	and.w	r3, r3, #2
 8006ea2:	2b00      	cmp	r3, #0
 8006ea4:	d005      	beq.n	8006eb2 <SD_FindSCR+0x12e>
  {
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_FLAG_DCRCFAIL);
 8006ea6:	687b      	ldr	r3, [r7, #4]
 8006ea8:	681b      	ldr	r3, [r3, #0]
 8006eaa:	2202      	movs	r2, #2
 8006eac:	639a      	str	r2, [r3, #56]	; 0x38

    return HAL_SD_ERROR_DATA_CRC_FAIL;
 8006eae:	2302      	movs	r3, #2
 8006eb0:	e037      	b.n	8006f22 <SD_FindSCR+0x19e>
  }
  else if(__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_RXOVERR))
 8006eb2:	687b      	ldr	r3, [r7, #4]
 8006eb4:	681b      	ldr	r3, [r3, #0]
 8006eb6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006eb8:	f003 0320 	and.w	r3, r3, #32
 8006ebc:	2b00      	cmp	r3, #0
 8006ebe:	d005      	beq.n	8006ecc <SD_FindSCR+0x148>
  {
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_FLAG_RXOVERR);
 8006ec0:	687b      	ldr	r3, [r7, #4]
 8006ec2:	681b      	ldr	r3, [r3, #0]
 8006ec4:	2220      	movs	r2, #32
 8006ec6:	639a      	str	r2, [r3, #56]	; 0x38

    return HAL_SD_ERROR_RX_OVERRUN;
 8006ec8:	2320      	movs	r3, #32
 8006eca:	e02a      	b.n	8006f22 <SD_FindSCR+0x19e>
  }
  else
  {
    /* No error flag set */
    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_DATA_FLAGS);
 8006ecc:	687b      	ldr	r3, [r7, #4]
 8006ece:	681b      	ldr	r3, [r3, #0]
 8006ed0:	f240 523a 	movw	r2, #1338	; 0x53a
 8006ed4:	639a      	str	r2, [r3, #56]	; 0x38

    *scr = (((tempscr[1] & SDMMC_0TO7BITS) << 24)  | ((tempscr[1] & SDMMC_8TO15BITS) << 8) |\
 8006ed6:	68fb      	ldr	r3, [r7, #12]
 8006ed8:	061a      	lsls	r2, r3, #24
 8006eda:	68fb      	ldr	r3, [r7, #12]
 8006edc:	021b      	lsls	r3, r3, #8
 8006ede:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
 8006ee2:	431a      	orrs	r2, r3
            ((tempscr[1] & SDMMC_16TO23BITS) >> 8) | ((tempscr[1] & SDMMC_24TO31BITS) >> 24));
 8006ee4:	68fb      	ldr	r3, [r7, #12]
 8006ee6:	0a1b      	lsrs	r3, r3, #8
 8006ee8:	f403 437f 	and.w	r3, r3, #65280	; 0xff00
    *scr = (((tempscr[1] & SDMMC_0TO7BITS) << 24)  | ((tempscr[1] & SDMMC_8TO15BITS) << 8) |\
 8006eec:	431a      	orrs	r2, r3
            ((tempscr[1] & SDMMC_16TO23BITS) >> 8) | ((tempscr[1] & SDMMC_24TO31BITS) >> 24));
 8006eee:	68fb      	ldr	r3, [r7, #12]
 8006ef0:	0e1b      	lsrs	r3, r3, #24
 8006ef2:	431a      	orrs	r2, r3
    *scr = (((tempscr[1] & SDMMC_0TO7BITS) << 24)  | ((tempscr[1] & SDMMC_8TO15BITS) << 8) |\
 8006ef4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006ef6:	601a      	str	r2, [r3, #0]
    scr++;
 8006ef8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006efa:	3304      	adds	r3, #4
 8006efc:	62fb      	str	r3, [r7, #44]	; 0x2c
    *scr = (((tempscr[0] & SDMMC_0TO7BITS) << 24)  | ((tempscr[0] & SDMMC_8TO15BITS) << 8) |\
 8006efe:	68bb      	ldr	r3, [r7, #8]
 8006f00:	061a      	lsls	r2, r3, #24
 8006f02:	68bb      	ldr	r3, [r7, #8]
 8006f04:	021b      	lsls	r3, r3, #8
 8006f06:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
 8006f0a:	431a      	orrs	r2, r3
            ((tempscr[0] & SDMMC_16TO23BITS) >> 8) | ((tempscr[0] & SDMMC_24TO31BITS) >> 24));
 8006f0c:	68bb      	ldr	r3, [r7, #8]
 8006f0e:	0a1b      	lsrs	r3, r3, #8
 8006f10:	f403 437f 	and.w	r3, r3, #65280	; 0xff00
    *scr = (((tempscr[0] & SDMMC_0TO7BITS) << 24)  | ((tempscr[0] & SDMMC_8TO15BITS) << 8) |\
 8006f14:	431a      	orrs	r2, r3
            ((tempscr[0] & SDMMC_16TO23BITS) >> 8) | ((tempscr[0] & SDMMC_24TO31BITS) >> 24));
 8006f16:	68bb      	ldr	r3, [r7, #8]
 8006f18:	0e1b      	lsrs	r3, r3, #24
 8006f1a:	431a      	orrs	r2, r3
    *scr = (((tempscr[0] & SDMMC_0TO7BITS) << 24)  | ((tempscr[0] & SDMMC_8TO15BITS) << 8) |\
 8006f1c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006f1e:	601a      	str	r2, [r3, #0]

  }

  return HAL_SD_ERROR_NONE;
 8006f20:	2300      	movs	r3, #0
}
 8006f22:	4618      	mov	r0, r3
 8006f24:	373c      	adds	r7, #60	; 0x3c
 8006f26:	46bd      	mov	sp, r7
 8006f28:	bd90      	pop	{r4, r7, pc}

08006f2a <HAL_SDRAM_Init>:
  *                the configuration information for SDRAM module.
  * @param  Timing Pointer to SDRAM control timing structure
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SDRAM_Init(SDRAM_HandleTypeDef *hsdram, FMC_SDRAM_TimingTypeDef *Timing)
{
 8006f2a:	b580      	push	{r7, lr}
 8006f2c:	b082      	sub	sp, #8
 8006f2e:	af00      	add	r7, sp, #0
 8006f30:	6078      	str	r0, [r7, #4]
 8006f32:	6039      	str	r1, [r7, #0]
  /* Check the SDRAM handle parameter */
  if (hsdram == NULL)
 8006f34:	687b      	ldr	r3, [r7, #4]
 8006f36:	2b00      	cmp	r3, #0
 8006f38:	d101      	bne.n	8006f3e <HAL_SDRAM_Init+0x14>
  {
    return HAL_ERROR;
 8006f3a:	2301      	movs	r3, #1
 8006f3c:	e025      	b.n	8006f8a <HAL_SDRAM_Init+0x60>
  }

  if (hsdram->State == HAL_SDRAM_STATE_RESET)
 8006f3e:	687b      	ldr	r3, [r7, #4]
 8006f40:	f893 302c 	ldrb.w	r3, [r3, #44]	; 0x2c
 8006f44:	b2db      	uxtb	r3, r3
 8006f46:	2b00      	cmp	r3, #0
 8006f48:	d106      	bne.n	8006f58 <HAL_SDRAM_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    hsdram->Lock = HAL_UNLOCKED;
 8006f4a:	687b      	ldr	r3, [r7, #4]
 8006f4c:	2200      	movs	r2, #0
 8006f4e:	f883 202d 	strb.w	r2, [r3, #45]	; 0x2d

    /* Init the low level hardware */
    hsdram->MspInitCallback(hsdram);
#else
    /* Initialize the low level hardware (MSP) */
    HAL_SDRAM_MspInit(hsdram);
 8006f52:	6878      	ldr	r0, [r7, #4]
 8006f54:	f000 f81d 	bl	8006f92 <HAL_SDRAM_MspInit>
#endif /* USE_HAL_SDRAM_REGISTER_CALLBACKS */
  }

  /* Initialize the SDRAM controller state */
  hsdram->State = HAL_SDRAM_STATE_BUSY;
 8006f58:	687b      	ldr	r3, [r7, #4]
 8006f5a:	2202      	movs	r2, #2
 8006f5c:	f883 202c 	strb.w	r2, [r3, #44]	; 0x2c

  /* Initialize SDRAM control Interface */
  (void)FMC_SDRAM_Init(hsdram->Instance, &(hsdram->Init));
 8006f60:	687b      	ldr	r3, [r7, #4]
 8006f62:	681a      	ldr	r2, [r3, #0]
 8006f64:	687b      	ldr	r3, [r7, #4]
 8006f66:	3304      	adds	r3, #4
 8006f68:	4619      	mov	r1, r3
 8006f6a:	4610      	mov	r0, r2
 8006f6c:	f000 f878 	bl	8007060 <FMC_SDRAM_Init>

  /* Initialize SDRAM timing Interface */
  (void)FMC_SDRAM_Timing_Init(hsdram->Instance, Timing, hsdram->Init.SDBank);
 8006f70:	687b      	ldr	r3, [r7, #4]
 8006f72:	6818      	ldr	r0, [r3, #0]
 8006f74:	687b      	ldr	r3, [r7, #4]
 8006f76:	685b      	ldr	r3, [r3, #4]
 8006f78:	461a      	mov	r2, r3
 8006f7a:	6839      	ldr	r1, [r7, #0]
 8006f7c:	f000 f8cc 	bl	8007118 <FMC_SDRAM_Timing_Init>
  /* Update the SDRAM controller state */
  hsdram->State = HAL_SDRAM_STATE_READY;
 8006f80:	687b      	ldr	r3, [r7, #4]
 8006f82:	2201      	movs	r2, #1
 8006f84:	f883 202c 	strb.w	r2, [r3, #44]	; 0x2c

  return HAL_OK;
 8006f88:	2300      	movs	r3, #0
}
 8006f8a:	4618      	mov	r0, r3
 8006f8c:	3708      	adds	r7, #8
 8006f8e:	46bd      	mov	sp, r7
 8006f90:	bd80      	pop	{r7, pc}

08006f92 <HAL_SDRAM_MspInit>:
  * @param  hsdram pointer to a SDRAM_HandleTypeDef structure that contains
  *                the configuration information for SDRAM module.
  * @retval None
  */
__weak void HAL_SDRAM_MspInit(SDRAM_HandleTypeDef *hsdram)
{
 8006f92:	b480      	push	{r7}
 8006f94:	b083      	sub	sp, #12
 8006f96:	af00      	add	r7, sp, #0
 8006f98:	6078      	str	r0, [r7, #4]
  UNUSED(hsdram);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_SDRAM_MspInit could be implemented in the user file
   */
}
 8006f9a:	bf00      	nop
 8006f9c:	370c      	adds	r7, #12
 8006f9e:	46bd      	mov	sp, r7
 8006fa0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006fa4:	4770      	bx	lr

08006fa6 <HAL_SDRAM_SendCommand>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SDRAM_SendCommand(SDRAM_HandleTypeDef *hsdram, FMC_SDRAM_CommandTypeDef *Command,
                                        uint32_t Timeout)
{
 8006fa6:	b580      	push	{r7, lr}
 8006fa8:	b086      	sub	sp, #24
 8006faa:	af00      	add	r7, sp, #0
 8006fac:	60f8      	str	r0, [r7, #12]
 8006fae:	60b9      	str	r1, [r7, #8]
 8006fb0:	607a      	str	r2, [r7, #4]
  HAL_SDRAM_StateTypeDef state = hsdram->State;
 8006fb2:	68fb      	ldr	r3, [r7, #12]
 8006fb4:	f893 302c 	ldrb.w	r3, [r3, #44]	; 0x2c
 8006fb8:	75fb      	strb	r3, [r7, #23]

  /* Check the SDRAM controller state */
  if (state == HAL_SDRAM_STATE_BUSY)
 8006fba:	7dfb      	ldrb	r3, [r7, #23]
 8006fbc:	2b02      	cmp	r3, #2
 8006fbe:	d101      	bne.n	8006fc4 <HAL_SDRAM_SendCommand+0x1e>
  {
    return HAL_BUSY;
 8006fc0:	2302      	movs	r3, #2
 8006fc2:	e021      	b.n	8007008 <HAL_SDRAM_SendCommand+0x62>
  }
  else if ((state == HAL_SDRAM_STATE_READY) || (state == HAL_SDRAM_STATE_PRECHARGED))
 8006fc4:	7dfb      	ldrb	r3, [r7, #23]
 8006fc6:	2b01      	cmp	r3, #1
 8006fc8:	d002      	beq.n	8006fd0 <HAL_SDRAM_SendCommand+0x2a>
 8006fca:	7dfb      	ldrb	r3, [r7, #23]
 8006fcc:	2b05      	cmp	r3, #5
 8006fce:	d118      	bne.n	8007002 <HAL_SDRAM_SendCommand+0x5c>
  {
    /* Update the SDRAM state */
    hsdram->State = HAL_SDRAM_STATE_BUSY;
 8006fd0:	68fb      	ldr	r3, [r7, #12]
 8006fd2:	2202      	movs	r2, #2
 8006fd4:	f883 202c 	strb.w	r2, [r3, #44]	; 0x2c

    /* Send SDRAM command */
    (void)FMC_SDRAM_SendCommand(hsdram->Instance, Command, Timeout);
 8006fd8:	68fb      	ldr	r3, [r7, #12]
 8006fda:	681b      	ldr	r3, [r3, #0]
 8006fdc:	687a      	ldr	r2, [r7, #4]
 8006fde:	68b9      	ldr	r1, [r7, #8]
 8006fe0:	4618      	mov	r0, r3
 8006fe2:	f000 f903 	bl	80071ec <FMC_SDRAM_SendCommand>

    /* Update the SDRAM controller state state */
    if (Command->CommandMode == FMC_SDRAM_CMD_PALL)
 8006fe6:	68bb      	ldr	r3, [r7, #8]
 8006fe8:	681b      	ldr	r3, [r3, #0]
 8006fea:	2b02      	cmp	r3, #2
 8006fec:	d104      	bne.n	8006ff8 <HAL_SDRAM_SendCommand+0x52>
    {
      hsdram->State = HAL_SDRAM_STATE_PRECHARGED;
 8006fee:	68fb      	ldr	r3, [r7, #12]
 8006ff0:	2205      	movs	r2, #5
 8006ff2:	f883 202c 	strb.w	r2, [r3, #44]	; 0x2c
    if (Command->CommandMode == FMC_SDRAM_CMD_PALL)
 8006ff6:	e006      	b.n	8007006 <HAL_SDRAM_SendCommand+0x60>
    }
    else
    {
      hsdram->State = HAL_SDRAM_STATE_READY;
 8006ff8:	68fb      	ldr	r3, [r7, #12]
 8006ffa:	2201      	movs	r2, #1
 8006ffc:	f883 202c 	strb.w	r2, [r3, #44]	; 0x2c
    if (Command->CommandMode == FMC_SDRAM_CMD_PALL)
 8007000:	e001      	b.n	8007006 <HAL_SDRAM_SendCommand+0x60>
    }
  }
  else
  {
    return HAL_ERROR;
 8007002:	2301      	movs	r3, #1
 8007004:	e000      	b.n	8007008 <HAL_SDRAM_SendCommand+0x62>
  }

  return HAL_OK;
 8007006:	2300      	movs	r3, #0
}
 8007008:	4618      	mov	r0, r3
 800700a:	3718      	adds	r7, #24
 800700c:	46bd      	mov	sp, r7
 800700e:	bd80      	pop	{r7, pc}

08007010 <HAL_SDRAM_ProgramRefreshRate>:
  *                the configuration information for SDRAM module.
  * @param  RefreshRate The SDRAM refresh rate value
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SDRAM_ProgramRefreshRate(SDRAM_HandleTypeDef *hsdram, uint32_t RefreshRate)
{
 8007010:	b580      	push	{r7, lr}
 8007012:	b082      	sub	sp, #8
 8007014:	af00      	add	r7, sp, #0
 8007016:	6078      	str	r0, [r7, #4]
 8007018:	6039      	str	r1, [r7, #0]
  /* Check the SDRAM controller state */
  if (hsdram->State == HAL_SDRAM_STATE_BUSY)
 800701a:	687b      	ldr	r3, [r7, #4]
 800701c:	f893 302c 	ldrb.w	r3, [r3, #44]	; 0x2c
 8007020:	b2db      	uxtb	r3, r3
 8007022:	2b02      	cmp	r3, #2
 8007024:	d101      	bne.n	800702a <HAL_SDRAM_ProgramRefreshRate+0x1a>
  {
    return HAL_BUSY;
 8007026:	2302      	movs	r3, #2
 8007028:	e016      	b.n	8007058 <HAL_SDRAM_ProgramRefreshRate+0x48>
  }
  else if (hsdram->State == HAL_SDRAM_STATE_READY)
 800702a:	687b      	ldr	r3, [r7, #4]
 800702c:	f893 302c 	ldrb.w	r3, [r3, #44]	; 0x2c
 8007030:	b2db      	uxtb	r3, r3
 8007032:	2b01      	cmp	r3, #1
 8007034:	d10f      	bne.n	8007056 <HAL_SDRAM_ProgramRefreshRate+0x46>
  {
    /* Update the SDRAM state */
    hsdram->State = HAL_SDRAM_STATE_BUSY;
 8007036:	687b      	ldr	r3, [r7, #4]
 8007038:	2202      	movs	r2, #2
 800703a:	f883 202c 	strb.w	r2, [r3, #44]	; 0x2c

    /* Program the refresh rate */
    (void)FMC_SDRAM_ProgramRefreshRate(hsdram->Instance, RefreshRate);
 800703e:	687b      	ldr	r3, [r7, #4]
 8007040:	681b      	ldr	r3, [r3, #0]
 8007042:	6839      	ldr	r1, [r7, #0]
 8007044:	4618      	mov	r0, r3
 8007046:	f000 f8f5 	bl	8007234 <FMC_SDRAM_ProgramRefreshRate>

    /* Update the SDRAM state */
    hsdram->State = HAL_SDRAM_STATE_READY;
 800704a:	687b      	ldr	r3, [r7, #4]
 800704c:	2201      	movs	r2, #1
 800704e:	f883 202c 	strb.w	r2, [r3, #44]	; 0x2c
  else
  {
    return HAL_ERROR;
  }

  return HAL_OK;
 8007052:	2300      	movs	r3, #0
 8007054:	e000      	b.n	8007058 <HAL_SDRAM_ProgramRefreshRate+0x48>
    return HAL_ERROR;
 8007056:	2301      	movs	r3, #1
}
 8007058:	4618      	mov	r0, r3
 800705a:	3708      	adds	r7, #8
 800705c:	46bd      	mov	sp, r7
 800705e:	bd80      	pop	{r7, pc}

08007060 <FMC_SDRAM_Init>:
  * @param  Device Pointer to SDRAM device instance
  * @param  Init Pointer to SDRAM Initialization structure
  * @retval HAL status
  */
HAL_StatusTypeDef FMC_SDRAM_Init(FMC_SDRAM_TypeDef *Device, FMC_SDRAM_InitTypeDef *Init)
{
 8007060:	b480      	push	{r7}
 8007062:	b083      	sub	sp, #12
 8007064:	af00      	add	r7, sp, #0
 8007066:	6078      	str	r0, [r7, #4]
 8007068:	6039      	str	r1, [r7, #0]
  assert_param(IS_FMC_SDCLOCK_PERIOD(Init->SDClockPeriod));
  assert_param(IS_FMC_READ_BURST(Init->ReadBurst));
  assert_param(IS_FMC_READPIPE_DELAY(Init->ReadPipeDelay));

  /* Set SDRAM bank configuration parameters */
  if (Init->SDBank == FMC_SDRAM_BANK1)
 800706a:	683b      	ldr	r3, [r7, #0]
 800706c:	681b      	ldr	r3, [r3, #0]
 800706e:	2b00      	cmp	r3, #0
 8007070:	d121      	bne.n	80070b6 <FMC_SDRAM_Init+0x56>
  {
    MODIFY_REG(Device->SDCR[FMC_SDRAM_BANK1],
 8007072:	687b      	ldr	r3, [r7, #4]
 8007074:	681a      	ldr	r2, [r3, #0]
 8007076:	4b27      	ldr	r3, [pc, #156]	; (8007114 <FMC_SDRAM_Init+0xb4>)
 8007078:	4013      	ands	r3, r2
 800707a:	683a      	ldr	r2, [r7, #0]
 800707c:	6851      	ldr	r1, [r2, #4]
 800707e:	683a      	ldr	r2, [r7, #0]
 8007080:	6892      	ldr	r2, [r2, #8]
 8007082:	4311      	orrs	r1, r2
 8007084:	683a      	ldr	r2, [r7, #0]
 8007086:	68d2      	ldr	r2, [r2, #12]
 8007088:	4311      	orrs	r1, r2
 800708a:	683a      	ldr	r2, [r7, #0]
 800708c:	6912      	ldr	r2, [r2, #16]
 800708e:	4311      	orrs	r1, r2
 8007090:	683a      	ldr	r2, [r7, #0]
 8007092:	6952      	ldr	r2, [r2, #20]
 8007094:	4311      	orrs	r1, r2
 8007096:	683a      	ldr	r2, [r7, #0]
 8007098:	6992      	ldr	r2, [r2, #24]
 800709a:	4311      	orrs	r1, r2
 800709c:	683a      	ldr	r2, [r7, #0]
 800709e:	69d2      	ldr	r2, [r2, #28]
 80070a0:	4311      	orrs	r1, r2
 80070a2:	683a      	ldr	r2, [r7, #0]
 80070a4:	6a12      	ldr	r2, [r2, #32]
 80070a6:	4311      	orrs	r1, r2
 80070a8:	683a      	ldr	r2, [r7, #0]
 80070aa:	6a52      	ldr	r2, [r2, #36]	; 0x24
 80070ac:	430a      	orrs	r2, r1
 80070ae:	431a      	orrs	r2, r3
 80070b0:	687b      	ldr	r3, [r7, #4]
 80070b2:	601a      	str	r2, [r3, #0]
 80070b4:	e026      	b.n	8007104 <FMC_SDRAM_Init+0xa4>
                Init->ReadBurst          |
                Init->ReadPipeDelay));
  }
  else /* FMC_Bank2_SDRAM */
  {
    MODIFY_REG(Device->SDCR[FMC_SDRAM_BANK1],
 80070b6:	687b      	ldr	r3, [r7, #4]
 80070b8:	681b      	ldr	r3, [r3, #0]
 80070ba:	f423 42f8 	bic.w	r2, r3, #31744	; 0x7c00
 80070be:	683b      	ldr	r3, [r7, #0]
 80070c0:	69d9      	ldr	r1, [r3, #28]
 80070c2:	683b      	ldr	r3, [r7, #0]
 80070c4:	6a1b      	ldr	r3, [r3, #32]
 80070c6:	4319      	orrs	r1, r3
 80070c8:	683b      	ldr	r3, [r7, #0]
 80070ca:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80070cc:	430b      	orrs	r3, r1
 80070ce:	431a      	orrs	r2, r3
 80070d0:	687b      	ldr	r3, [r7, #4]
 80070d2:	601a      	str	r2, [r3, #0]
               FMC_SDCR1_RPIPE,
               (Init->SDClockPeriod      |
                Init->ReadBurst          |
                Init->ReadPipeDelay));

    MODIFY_REG(Device->SDCR[FMC_SDRAM_BANK2],
 80070d4:	687b      	ldr	r3, [r7, #4]
 80070d6:	685a      	ldr	r2, [r3, #4]
 80070d8:	4b0e      	ldr	r3, [pc, #56]	; (8007114 <FMC_SDRAM_Init+0xb4>)
 80070da:	4013      	ands	r3, r2
 80070dc:	683a      	ldr	r2, [r7, #0]
 80070de:	6851      	ldr	r1, [r2, #4]
 80070e0:	683a      	ldr	r2, [r7, #0]
 80070e2:	6892      	ldr	r2, [r2, #8]
 80070e4:	4311      	orrs	r1, r2
 80070e6:	683a      	ldr	r2, [r7, #0]
 80070e8:	68d2      	ldr	r2, [r2, #12]
 80070ea:	4311      	orrs	r1, r2
 80070ec:	683a      	ldr	r2, [r7, #0]
 80070ee:	6912      	ldr	r2, [r2, #16]
 80070f0:	4311      	orrs	r1, r2
 80070f2:	683a      	ldr	r2, [r7, #0]
 80070f4:	6952      	ldr	r2, [r2, #20]
 80070f6:	4311      	orrs	r1, r2
 80070f8:	683a      	ldr	r2, [r7, #0]
 80070fa:	6992      	ldr	r2, [r2, #24]
 80070fc:	430a      	orrs	r2, r1
 80070fe:	431a      	orrs	r2, r3
 8007100:	687b      	ldr	r3, [r7, #4]
 8007102:	605a      	str	r2, [r3, #4]
                Init->InternalBankNumber |
                Init->CASLatency         |
                Init->WriteProtection));
  }

  return HAL_OK;
 8007104:	2300      	movs	r3, #0
}
 8007106:	4618      	mov	r0, r3
 8007108:	370c      	adds	r7, #12
 800710a:	46bd      	mov	sp, r7
 800710c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007110:	4770      	bx	lr
 8007112:	bf00      	nop
 8007114:	ffff8000 	.word	0xffff8000

08007118 <FMC_SDRAM_Timing_Init>:
  * @param  Bank SDRAM bank number
  * @retval HAL status
  */
HAL_StatusTypeDef FMC_SDRAM_Timing_Init(FMC_SDRAM_TypeDef *Device,
                                        FMC_SDRAM_TimingTypeDef *Timing, uint32_t Bank)
{
 8007118:	b480      	push	{r7}
 800711a:	b085      	sub	sp, #20
 800711c:	af00      	add	r7, sp, #0
 800711e:	60f8      	str	r0, [r7, #12]
 8007120:	60b9      	str	r1, [r7, #8]
 8007122:	607a      	str	r2, [r7, #4]
  assert_param(IS_FMC_RP_DELAY(Timing->RPDelay));
  assert_param(IS_FMC_RCD_DELAY(Timing->RCDDelay));
  assert_param(IS_FMC_SDRAM_BANK(Bank));

  /* Set SDRAM device timing parameters */
  if (Bank == FMC_SDRAM_BANK1)
 8007124:	687b      	ldr	r3, [r7, #4]
 8007126:	2b00      	cmp	r3, #0
 8007128:	d128      	bne.n	800717c <FMC_SDRAM_Timing_Init+0x64>
  {
    MODIFY_REG(Device->SDTR[FMC_SDRAM_BANK1],
 800712a:	68fb      	ldr	r3, [r7, #12]
 800712c:	689b      	ldr	r3, [r3, #8]
 800712e:	f003 4270 	and.w	r2, r3, #4026531840	; 0xf0000000
 8007132:	68bb      	ldr	r3, [r7, #8]
 8007134:	681b      	ldr	r3, [r3, #0]
 8007136:	1e59      	subs	r1, r3, #1
 8007138:	68bb      	ldr	r3, [r7, #8]
 800713a:	685b      	ldr	r3, [r3, #4]
 800713c:	3b01      	subs	r3, #1
 800713e:	011b      	lsls	r3, r3, #4
 8007140:	4319      	orrs	r1, r3
 8007142:	68bb      	ldr	r3, [r7, #8]
 8007144:	689b      	ldr	r3, [r3, #8]
 8007146:	3b01      	subs	r3, #1
 8007148:	021b      	lsls	r3, r3, #8
 800714a:	4319      	orrs	r1, r3
 800714c:	68bb      	ldr	r3, [r7, #8]
 800714e:	68db      	ldr	r3, [r3, #12]
 8007150:	3b01      	subs	r3, #1
 8007152:	031b      	lsls	r3, r3, #12
 8007154:	4319      	orrs	r1, r3
 8007156:	68bb      	ldr	r3, [r7, #8]
 8007158:	691b      	ldr	r3, [r3, #16]
 800715a:	3b01      	subs	r3, #1
 800715c:	041b      	lsls	r3, r3, #16
 800715e:	4319      	orrs	r1, r3
 8007160:	68bb      	ldr	r3, [r7, #8]
 8007162:	695b      	ldr	r3, [r3, #20]
 8007164:	3b01      	subs	r3, #1
 8007166:	051b      	lsls	r3, r3, #20
 8007168:	4319      	orrs	r1, r3
 800716a:	68bb      	ldr	r3, [r7, #8]
 800716c:	699b      	ldr	r3, [r3, #24]
 800716e:	3b01      	subs	r3, #1
 8007170:	061b      	lsls	r3, r3, #24
 8007172:	430b      	orrs	r3, r1
 8007174:	431a      	orrs	r2, r3
 8007176:	68fb      	ldr	r3, [r7, #12]
 8007178:	609a      	str	r2, [r3, #8]
 800717a:	e02d      	b.n	80071d8 <FMC_SDRAM_Timing_Init+0xc0>
                (((Timing->RPDelay) - 1U)              << FMC_SDTR1_TRP_Pos)  |
                (((Timing->RCDDelay) - 1U)             << FMC_SDTR1_TRCD_Pos)));
  }
  else /* FMC_Bank2_SDRAM */
  {
    MODIFY_REG(Device->SDTR[FMC_SDRAM_BANK1],
 800717c:	68fb      	ldr	r3, [r7, #12]
 800717e:	689a      	ldr	r2, [r3, #8]
 8007180:	4b19      	ldr	r3, [pc, #100]	; (80071e8 <FMC_SDRAM_Timing_Init+0xd0>)
 8007182:	4013      	ands	r3, r2
 8007184:	68ba      	ldr	r2, [r7, #8]
 8007186:	68d2      	ldr	r2, [r2, #12]
 8007188:	3a01      	subs	r2, #1
 800718a:	0311      	lsls	r1, r2, #12
 800718c:	68ba      	ldr	r2, [r7, #8]
 800718e:	6952      	ldr	r2, [r2, #20]
 8007190:	3a01      	subs	r2, #1
 8007192:	0512      	lsls	r2, r2, #20
 8007194:	430a      	orrs	r2, r1
 8007196:	431a      	orrs	r2, r3
 8007198:	68fb      	ldr	r3, [r7, #12]
 800719a:	609a      	str	r2, [r3, #8]
               FMC_SDTR1_TRC |
               FMC_SDTR1_TRP,
               (((Timing->RowCycleDelay) - 1U)         << FMC_SDTR1_TRC_Pos)  |
               (((Timing->RPDelay) - 1U)               << FMC_SDTR1_TRP_Pos));

    MODIFY_REG(Device->SDTR[FMC_SDRAM_BANK2],
 800719c:	68fb      	ldr	r3, [r7, #12]
 800719e:	68db      	ldr	r3, [r3, #12]
 80071a0:	f003 4270 	and.w	r2, r3, #4026531840	; 0xf0000000
 80071a4:	68bb      	ldr	r3, [r7, #8]
 80071a6:	681b      	ldr	r3, [r3, #0]
 80071a8:	1e59      	subs	r1, r3, #1
 80071aa:	68bb      	ldr	r3, [r7, #8]
 80071ac:	685b      	ldr	r3, [r3, #4]
 80071ae:	3b01      	subs	r3, #1
 80071b0:	011b      	lsls	r3, r3, #4
 80071b2:	4319      	orrs	r1, r3
 80071b4:	68bb      	ldr	r3, [r7, #8]
 80071b6:	689b      	ldr	r3, [r3, #8]
 80071b8:	3b01      	subs	r3, #1
 80071ba:	021b      	lsls	r3, r3, #8
 80071bc:	4319      	orrs	r1, r3
 80071be:	68bb      	ldr	r3, [r7, #8]
 80071c0:	691b      	ldr	r3, [r3, #16]
 80071c2:	3b01      	subs	r3, #1
 80071c4:	041b      	lsls	r3, r3, #16
 80071c6:	4319      	orrs	r1, r3
 80071c8:	68bb      	ldr	r3, [r7, #8]
 80071ca:	699b      	ldr	r3, [r3, #24]
 80071cc:	3b01      	subs	r3, #1
 80071ce:	061b      	lsls	r3, r3, #24
 80071d0:	430b      	orrs	r3, r1
 80071d2:	431a      	orrs	r2, r3
 80071d4:	68fb      	ldr	r3, [r7, #12]
 80071d6:	60da      	str	r2, [r3, #12]
                (((Timing->SelfRefreshTime) - 1U)      << FMC_SDTR1_TRAS_Pos) |
                (((Timing->WriteRecoveryTime) - 1U)    << FMC_SDTR1_TWR_Pos)  |
                (((Timing->RCDDelay) - 1U)             << FMC_SDTR1_TRCD_Pos)));
  }

  return HAL_OK;
 80071d8:	2300      	movs	r3, #0
}
 80071da:	4618      	mov	r0, r3
 80071dc:	3714      	adds	r7, #20
 80071de:	46bd      	mov	sp, r7
 80071e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80071e4:	4770      	bx	lr
 80071e6:	bf00      	nop
 80071e8:	ff0f0fff 	.word	0xff0f0fff

080071ec <FMC_SDRAM_SendCommand>:
  * @param  Timeout Timeout wait value
  * @retval HAL state
  */
HAL_StatusTypeDef FMC_SDRAM_SendCommand(FMC_SDRAM_TypeDef *Device,
                                        FMC_SDRAM_CommandTypeDef *Command, uint32_t Timeout)
{
 80071ec:	b480      	push	{r7}
 80071ee:	b085      	sub	sp, #20
 80071f0:	af00      	add	r7, sp, #0
 80071f2:	60f8      	str	r0, [r7, #12]
 80071f4:	60b9      	str	r1, [r7, #8]
 80071f6:	607a      	str	r2, [r7, #4]
  assert_param(IS_FMC_COMMAND_TARGET(Command->CommandTarget));
  assert_param(IS_FMC_AUTOREFRESH_NUMBER(Command->AutoRefreshNumber));
  assert_param(IS_FMC_MODE_REGISTER(Command->ModeRegisterDefinition));

  /* Set command register */
  MODIFY_REG(Device->SDCMR, (FMC_SDCMR_MODE | FMC_SDCMR_CTB2 | FMC_SDCMR_CTB1 | FMC_SDCMR_NRFS | FMC_SDCMR_MRD),
 80071f8:	68fb      	ldr	r3, [r7, #12]
 80071fa:	691a      	ldr	r2, [r3, #16]
 80071fc:	4b0c      	ldr	r3, [pc, #48]	; (8007230 <FMC_SDRAM_SendCommand+0x44>)
 80071fe:	4013      	ands	r3, r2
 8007200:	68ba      	ldr	r2, [r7, #8]
 8007202:	6811      	ldr	r1, [r2, #0]
 8007204:	68ba      	ldr	r2, [r7, #8]
 8007206:	6852      	ldr	r2, [r2, #4]
 8007208:	4311      	orrs	r1, r2
 800720a:	68ba      	ldr	r2, [r7, #8]
 800720c:	6892      	ldr	r2, [r2, #8]
 800720e:	3a01      	subs	r2, #1
 8007210:	0152      	lsls	r2, r2, #5
 8007212:	4311      	orrs	r1, r2
 8007214:	68ba      	ldr	r2, [r7, #8]
 8007216:	68d2      	ldr	r2, [r2, #12]
 8007218:	0252      	lsls	r2, r2, #9
 800721a:	430a      	orrs	r2, r1
 800721c:	431a      	orrs	r2, r3
 800721e:	68fb      	ldr	r3, [r7, #12]
 8007220:	611a      	str	r2, [r3, #16]
             ((Command->CommandMode) | (Command->CommandTarget) |
              (((Command->AutoRefreshNumber) - 1U) << FMC_SDCMR_NRFS_Pos) |
              ((Command->ModeRegisterDefinition) << FMC_SDCMR_MRD_Pos)));
  /* Prevent unused argument(s) compilation warning */
  UNUSED(Timeout);
  return HAL_OK;
 8007222:	2300      	movs	r3, #0
}
 8007224:	4618      	mov	r0, r3
 8007226:	3714      	adds	r7, #20
 8007228:	46bd      	mov	sp, r7
 800722a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800722e:	4770      	bx	lr
 8007230:	ffc00000 	.word	0xffc00000

08007234 <FMC_SDRAM_ProgramRefreshRate>:
  * @param  Device Pointer to SDRAM device instance
  * @param  RefreshRate The SDRAM refresh rate value.
  * @retval HAL state
  */
HAL_StatusTypeDef FMC_SDRAM_ProgramRefreshRate(FMC_SDRAM_TypeDef *Device, uint32_t RefreshRate)
{
 8007234:	b480      	push	{r7}
 8007236:	b083      	sub	sp, #12
 8007238:	af00      	add	r7, sp, #0
 800723a:	6078      	str	r0, [r7, #4]
 800723c:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_FMC_SDRAM_DEVICE(Device));
  assert_param(IS_FMC_REFRESH_RATE(RefreshRate));

  /* Set the refresh rate in command register */
  MODIFY_REG(Device->SDRTR, FMC_SDRTR_COUNT, (RefreshRate << FMC_SDRTR_COUNT_Pos));
 800723e:	687b      	ldr	r3, [r7, #4]
 8007240:	695a      	ldr	r2, [r3, #20]
 8007242:	4b07      	ldr	r3, [pc, #28]	; (8007260 <FMC_SDRAM_ProgramRefreshRate+0x2c>)
 8007244:	4013      	ands	r3, r2
 8007246:	683a      	ldr	r2, [r7, #0]
 8007248:	0052      	lsls	r2, r2, #1
 800724a:	431a      	orrs	r2, r3
 800724c:	687b      	ldr	r3, [r7, #4]
 800724e:	615a      	str	r2, [r3, #20]

  return HAL_OK;
 8007250:	2300      	movs	r3, #0
}
 8007252:	4618      	mov	r0, r3
 8007254:	370c      	adds	r7, #12
 8007256:	46bd      	mov	sp, r7
 8007258:	f85d 7b04 	ldr.w	r7, [sp], #4
 800725c:	4770      	bx	lr
 800725e:	bf00      	nop
 8007260:	ffffc001 	.word	0xffffc001

08007264 <SDMMC_Init>:
  * @param  SDMMCx: Pointer to SDMMC register base
  * @param  Init: SDMMC initialization structure   
  * @retval HAL status
  */
HAL_StatusTypeDef SDMMC_Init(SDMMC_TypeDef *SDMMCx, SDMMC_InitTypeDef Init)
{
 8007264:	b084      	sub	sp, #16
 8007266:	b480      	push	{r7}
 8007268:	b085      	sub	sp, #20
 800726a:	af00      	add	r7, sp, #0
 800726c:	6078      	str	r0, [r7, #4]
 800726e:	f107 001c 	add.w	r0, r7, #28
 8007272:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  uint32_t tmpreg = 0;
 8007276:	2300      	movs	r3, #0
 8007278:	60fb      	str	r3, [r7, #12]
  assert_param(IS_SDMMC_BUS_WIDE(Init.BusWide));
  assert_param(IS_SDMMC_HARDWARE_FLOW_CONTROL(Init.HardwareFlowControl));
  assert_param(IS_SDMMC_CLKDIV(Init.ClockDiv));
  
  /* Set SDMMC configuration parameters */
  tmpreg |= (Init.ClockEdge           |\
 800727a:	69fa      	ldr	r2, [r7, #28]
             Init.ClockBypass         |\
 800727c:	6a3b      	ldr	r3, [r7, #32]
  tmpreg |= (Init.ClockEdge           |\
 800727e:	431a      	orrs	r2, r3
             Init.ClockPowerSave      |\
 8007280:	6a7b      	ldr	r3, [r7, #36]	; 0x24
             Init.ClockBypass         |\
 8007282:	431a      	orrs	r2, r3
             Init.BusWide             |\
 8007284:	6abb      	ldr	r3, [r7, #40]	; 0x28
             Init.ClockPowerSave      |\
 8007286:	431a      	orrs	r2, r3
             Init.HardwareFlowControl |\
 8007288:	6afb      	ldr	r3, [r7, #44]	; 0x2c
             Init.BusWide             |\
 800728a:	431a      	orrs	r2, r3
             Init.ClockDiv
 800728c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
             Init.HardwareFlowControl |\
 800728e:	4313      	orrs	r3, r2
  tmpreg |= (Init.ClockEdge           |\
 8007290:	68fa      	ldr	r2, [r7, #12]
 8007292:	4313      	orrs	r3, r2
 8007294:	60fb      	str	r3, [r7, #12]
             ); 
  
  /* Write to SDMMC CLKCR */
  MODIFY_REG(SDMMCx->CLKCR, CLKCR_CLEAR_MASK, tmpreg);  
 8007296:	687b      	ldr	r3, [r7, #4]
 8007298:	685a      	ldr	r2, [r3, #4]
 800729a:	4b07      	ldr	r3, [pc, #28]	; (80072b8 <SDMMC_Init+0x54>)
 800729c:	4013      	ands	r3, r2
 800729e:	68fa      	ldr	r2, [r7, #12]
 80072a0:	431a      	orrs	r2, r3
 80072a2:	687b      	ldr	r3, [r7, #4]
 80072a4:	605a      	str	r2, [r3, #4]

  return HAL_OK;
 80072a6:	2300      	movs	r3, #0
}
 80072a8:	4618      	mov	r0, r3
 80072aa:	3714      	adds	r7, #20
 80072ac:	46bd      	mov	sp, r7
 80072ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80072b2:	b004      	add	sp, #16
 80072b4:	4770      	bx	lr
 80072b6:	bf00      	nop
 80072b8:	ffff8100 	.word	0xffff8100

080072bc <SDMMC_ReadFIFO>:
  * @brief  Read data (word) from Rx FIFO in blocking mode (polling) 
  * @param  SDMMCx: Pointer to SDMMC register base
  * @retval HAL status
  */
uint32_t SDMMC_ReadFIFO(SDMMC_TypeDef *SDMMCx)
{
 80072bc:	b480      	push	{r7}
 80072be:	b083      	sub	sp, #12
 80072c0:	af00      	add	r7, sp, #0
 80072c2:	6078      	str	r0, [r7, #4]
  /* Read data from Rx FIFO */ 
  return (SDMMCx->FIFO);
 80072c4:	687b      	ldr	r3, [r7, #4]
 80072c6:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
}
 80072ca:	4618      	mov	r0, r3
 80072cc:	370c      	adds	r7, #12
 80072ce:	46bd      	mov	sp, r7
 80072d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80072d4:	4770      	bx	lr

080072d6 <SDMMC_WriteFIFO>:
  * @param  SDMMCx: Pointer to SDMMC register base
  * @param  pWriteData: pointer to data to write
  * @retval HAL status
  */
HAL_StatusTypeDef SDMMC_WriteFIFO(SDMMC_TypeDef *SDMMCx, uint32_t *pWriteData)
{ 
 80072d6:	b480      	push	{r7}
 80072d8:	b083      	sub	sp, #12
 80072da:	af00      	add	r7, sp, #0
 80072dc:	6078      	str	r0, [r7, #4]
 80072de:	6039      	str	r1, [r7, #0]
  /* Write data to FIFO */ 
  SDMMCx->FIFO = *pWriteData;
 80072e0:	683b      	ldr	r3, [r7, #0]
 80072e2:	681a      	ldr	r2, [r3, #0]
 80072e4:	687b      	ldr	r3, [r7, #4]
 80072e6:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 80072ea:	2300      	movs	r3, #0
}
 80072ec:	4618      	mov	r0, r3
 80072ee:	370c      	adds	r7, #12
 80072f0:	46bd      	mov	sp, r7
 80072f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80072f6:	4770      	bx	lr

080072f8 <SDMMC_PowerState_ON>:
  * @brief  Set SDMMC Power state to ON. 
  * @param  SDMMCx: Pointer to SDMMC register base
  * @retval HAL status
  */
HAL_StatusTypeDef SDMMC_PowerState_ON(SDMMC_TypeDef *SDMMCx)
{  
 80072f8:	b480      	push	{r7}
 80072fa:	b083      	sub	sp, #12
 80072fc:	af00      	add	r7, sp, #0
 80072fe:	6078      	str	r0, [r7, #4]
  /* Set power state to ON */ 
  SDMMCx->POWER = SDMMC_POWER_PWRCTRL;
 8007300:	687b      	ldr	r3, [r7, #4]
 8007302:	2203      	movs	r2, #3
 8007304:	601a      	str	r2, [r3, #0]

  return HAL_OK;
 8007306:	2300      	movs	r3, #0
}
 8007308:	4618      	mov	r0, r3
 800730a:	370c      	adds	r7, #12
 800730c:	46bd      	mov	sp, r7
 800730e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007312:	4770      	bx	lr

08007314 <SDMMC_GetPowerState>:
  *            - 0x00: Power OFF
  *            - 0x02: Power UP
  *            - 0x03: Power ON 
  */
uint32_t SDMMC_GetPowerState(SDMMC_TypeDef *SDMMCx)  
{
 8007314:	b480      	push	{r7}
 8007316:	b083      	sub	sp, #12
 8007318:	af00      	add	r7, sp, #0
 800731a:	6078      	str	r0, [r7, #4]
  return (SDMMCx->POWER & SDMMC_POWER_PWRCTRL);
 800731c:	687b      	ldr	r3, [r7, #4]
 800731e:	681b      	ldr	r3, [r3, #0]
 8007320:	f003 0303 	and.w	r3, r3, #3
}
 8007324:	4618      	mov	r0, r3
 8007326:	370c      	adds	r7, #12
 8007328:	46bd      	mov	sp, r7
 800732a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800732e:	4770      	bx	lr

08007330 <SDMMC_SendCommand>:
  * @param  Command: pointer to a SDMMC_CmdInitTypeDef structure that contains 
  *         the configuration information for the SDMMC command
  * @retval HAL status
  */
HAL_StatusTypeDef SDMMC_SendCommand(SDMMC_TypeDef *SDMMCx, SDMMC_CmdInitTypeDef *Command)
{
 8007330:	b480      	push	{r7}
 8007332:	b085      	sub	sp, #20
 8007334:	af00      	add	r7, sp, #0
 8007336:	6078      	str	r0, [r7, #4]
 8007338:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0;
 800733a:	2300      	movs	r3, #0
 800733c:	60fb      	str	r3, [r7, #12]
  assert_param(IS_SDMMC_RESPONSE(Command->Response));
  assert_param(IS_SDMMC_WAIT(Command->WaitForInterrupt));
  assert_param(IS_SDMMC_CPSM(Command->CPSM));

  /* Set the SDMMC Argument value */
  SDMMCx->ARG = Command->Argument;
 800733e:	683b      	ldr	r3, [r7, #0]
 8007340:	681a      	ldr	r2, [r3, #0]
 8007342:	687b      	ldr	r3, [r7, #4]
 8007344:	609a      	str	r2, [r3, #8]

  /* Set SDMMC command parameters */
  tmpreg |= (uint32_t)(Command->CmdIndex         |\
 8007346:	683b      	ldr	r3, [r7, #0]
 8007348:	685a      	ldr	r2, [r3, #4]
                       Command->Response         |\
 800734a:	683b      	ldr	r3, [r7, #0]
 800734c:	689b      	ldr	r3, [r3, #8]
  tmpreg |= (uint32_t)(Command->CmdIndex         |\
 800734e:	431a      	orrs	r2, r3
                       Command->WaitForInterrupt |\
 8007350:	683b      	ldr	r3, [r7, #0]
 8007352:	68db      	ldr	r3, [r3, #12]
                       Command->Response         |\
 8007354:	431a      	orrs	r2, r3
                       Command->CPSM);
 8007356:	683b      	ldr	r3, [r7, #0]
 8007358:	691b      	ldr	r3, [r3, #16]
                       Command->WaitForInterrupt |\
 800735a:	4313      	orrs	r3, r2
  tmpreg |= (uint32_t)(Command->CmdIndex         |\
 800735c:	68fa      	ldr	r2, [r7, #12]
 800735e:	4313      	orrs	r3, r2
 8007360:	60fb      	str	r3, [r7, #12]
  
  /* Write to SDMMC CMD register */
  MODIFY_REG(SDMMCx->CMD, CMD_CLEAR_MASK, tmpreg); 
 8007362:	687b      	ldr	r3, [r7, #4]
 8007364:	68da      	ldr	r2, [r3, #12]
 8007366:	4b06      	ldr	r3, [pc, #24]	; (8007380 <SDMMC_SendCommand+0x50>)
 8007368:	4013      	ands	r3, r2
 800736a:	68fa      	ldr	r2, [r7, #12]
 800736c:	431a      	orrs	r2, r3
 800736e:	687b      	ldr	r3, [r7, #4]
 8007370:	60da      	str	r2, [r3, #12]
  
  return HAL_OK;  
 8007372:	2300      	movs	r3, #0
}
 8007374:	4618      	mov	r0, r3
 8007376:	3714      	adds	r7, #20
 8007378:	46bd      	mov	sp, r7
 800737a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800737e:	4770      	bx	lr
 8007380:	fffff000 	.word	0xfffff000

08007384 <SDMMC_GetCommandResponse>:
  * @brief  Return the command index of last command for which response received
  * @param  SDMMCx: Pointer to SDMMC register base
  * @retval Command index of the last command response received
  */
uint8_t SDMMC_GetCommandResponse(SDMMC_TypeDef *SDMMCx)
{
 8007384:	b480      	push	{r7}
 8007386:	b083      	sub	sp, #12
 8007388:	af00      	add	r7, sp, #0
 800738a:	6078      	str	r0, [r7, #4]
  return (uint8_t)(SDMMCx->RESPCMD);
 800738c:	687b      	ldr	r3, [r7, #4]
 800738e:	691b      	ldr	r3, [r3, #16]
 8007390:	b2db      	uxtb	r3, r3
}
 8007392:	4618      	mov	r0, r3
 8007394:	370c      	adds	r7, #12
 8007396:	46bd      	mov	sp, r7
 8007398:	f85d 7b04 	ldr.w	r7, [sp], #4
 800739c:	4770      	bx	lr

0800739e <SDMMC_GetResponse>:
  *            @arg SDMMC_RESP3: Response Register 3
  *            @arg SDMMC_RESP4: Response Register 4  
  * @retval The Corresponding response register value
  */
uint32_t SDMMC_GetResponse(SDMMC_TypeDef *SDMMCx, uint32_t Response)
{
 800739e:	b480      	push	{r7}
 80073a0:	b085      	sub	sp, #20
 80073a2:	af00      	add	r7, sp, #0
 80073a4:	6078      	str	r0, [r7, #4]
 80073a6:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_SDMMC_RESP(Response));
  
  /* Get the response */
  tmp = (uint32_t)(&(SDMMCx->RESP1)) + Response;
 80073a8:	687b      	ldr	r3, [r7, #4]
 80073aa:	3314      	adds	r3, #20
 80073ac:	461a      	mov	r2, r3
 80073ae:	683b      	ldr	r3, [r7, #0]
 80073b0:	4413      	add	r3, r2
 80073b2:	60fb      	str	r3, [r7, #12]
  
  return (*(__IO uint32_t *) tmp);
 80073b4:	68fb      	ldr	r3, [r7, #12]
 80073b6:	681b      	ldr	r3, [r3, #0]
}  
 80073b8:	4618      	mov	r0, r3
 80073ba:	3714      	adds	r7, #20
 80073bc:	46bd      	mov	sp, r7
 80073be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80073c2:	4770      	bx	lr

080073c4 <SDMMC_ConfigData>:
  * @param  Data : pointer to a SDMMC_DataInitTypeDef structure 
  *         that contains the configuration information for the SDMMC data.
  * @retval HAL status
  */
HAL_StatusTypeDef SDMMC_ConfigData(SDMMC_TypeDef *SDMMCx, SDMMC_DataInitTypeDef* Data)
{
 80073c4:	b480      	push	{r7}
 80073c6:	b085      	sub	sp, #20
 80073c8:	af00      	add	r7, sp, #0
 80073ca:	6078      	str	r0, [r7, #4]
 80073cc:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0;
 80073ce:	2300      	movs	r3, #0
 80073d0:	60fb      	str	r3, [r7, #12]
  assert_param(IS_SDMMC_TRANSFER_DIR(Data->TransferDir));
  assert_param(IS_SDMMC_TRANSFER_MODE(Data->TransferMode));
  assert_param(IS_SDMMC_DPSM(Data->DPSM));

  /* Set the SDMMC Data TimeOut value */
  SDMMCx->DTIMER = Data->DataTimeOut;
 80073d2:	683b      	ldr	r3, [r7, #0]
 80073d4:	681a      	ldr	r2, [r3, #0]
 80073d6:	687b      	ldr	r3, [r7, #4]
 80073d8:	625a      	str	r2, [r3, #36]	; 0x24

  /* Set the SDMMC DataLength value */
  SDMMCx->DLEN = Data->DataLength;
 80073da:	683b      	ldr	r3, [r7, #0]
 80073dc:	685a      	ldr	r2, [r3, #4]
 80073de:	687b      	ldr	r3, [r7, #4]
 80073e0:	629a      	str	r2, [r3, #40]	; 0x28

  /* Set the SDMMC data configuration parameters */
  tmpreg |= (uint32_t)(Data->DataBlockSize |\
 80073e2:	683b      	ldr	r3, [r7, #0]
 80073e4:	689a      	ldr	r2, [r3, #8]
                       Data->TransferDir   |\
 80073e6:	683b      	ldr	r3, [r7, #0]
 80073e8:	68db      	ldr	r3, [r3, #12]
  tmpreg |= (uint32_t)(Data->DataBlockSize |\
 80073ea:	431a      	orrs	r2, r3
                       Data->TransferMode  |\
 80073ec:	683b      	ldr	r3, [r7, #0]
 80073ee:	691b      	ldr	r3, [r3, #16]
                       Data->TransferDir   |\
 80073f0:	431a      	orrs	r2, r3
                       Data->DPSM);
 80073f2:	683b      	ldr	r3, [r7, #0]
 80073f4:	695b      	ldr	r3, [r3, #20]
                       Data->TransferMode  |\
 80073f6:	4313      	orrs	r3, r2
  tmpreg |= (uint32_t)(Data->DataBlockSize |\
 80073f8:	68fa      	ldr	r2, [r7, #12]
 80073fa:	4313      	orrs	r3, r2
 80073fc:	60fb      	str	r3, [r7, #12]
  
  /* Write to SDMMC DCTRL */
  MODIFY_REG(SDMMCx->DCTRL, DCTRL_CLEAR_MASK, tmpreg);
 80073fe:	687b      	ldr	r3, [r7, #4]
 8007400:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007402:	f023 02f7 	bic.w	r2, r3, #247	; 0xf7
 8007406:	68fb      	ldr	r3, [r7, #12]
 8007408:	431a      	orrs	r2, r3
 800740a:	687b      	ldr	r3, [r7, #4]
 800740c:	62da      	str	r2, [r3, #44]	; 0x2c

  return HAL_OK;
 800740e:	2300      	movs	r3, #0

}
 8007410:	4618      	mov	r0, r3
 8007412:	3714      	adds	r7, #20
 8007414:	46bd      	mov	sp, r7
 8007416:	f85d 7b04 	ldr.w	r7, [sp], #4
 800741a:	4770      	bx	lr

0800741c <SDMMC_CmdBlockLength>:
  * @brief  Send the Data Block Length command and check the response
  * @param  SDMMCx: Pointer to SDMMC register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdBlockLength(SDMMC_TypeDef *SDMMCx, uint32_t BlockSize)
{
 800741c:	b580      	push	{r7, lr}
 800741e:	b088      	sub	sp, #32
 8007420:	af00      	add	r7, sp, #0
 8007422:	6078      	str	r0, [r7, #4]
 8007424:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Set Block Size for Card */ 
  sdmmc_cmdinit.Argument         = (uint32_t)BlockSize;
 8007426:	683b      	ldr	r3, [r7, #0]
 8007428:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SET_BLOCKLEN;
 800742a:	2310      	movs	r3, #16
 800742c:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 800742e:	2340      	movs	r3, #64	; 0x40
 8007430:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 8007432:	2300      	movs	r3, #0
 8007434:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 8007436:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800743a:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 800743c:	f107 0308 	add.w	r3, r7, #8
 8007440:	4619      	mov	r1, r3
 8007442:	6878      	ldr	r0, [r7, #4]
 8007444:	f7ff ff74 	bl	8007330 <SDMMC_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_SET_BLOCKLEN, SDMMC_CMDTIMEOUT);
 8007448:	f241 3288 	movw	r2, #5000	; 0x1388
 800744c:	2110      	movs	r1, #16
 800744e:	6878      	ldr	r0, [r7, #4]
 8007450:	f000 fa1a 	bl	8007888 <SDMMC_GetCmdResp1>
 8007454:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8007456:	69fb      	ldr	r3, [r7, #28]
}
 8007458:	4618      	mov	r0, r3
 800745a:	3720      	adds	r7, #32
 800745c:	46bd      	mov	sp, r7
 800745e:	bd80      	pop	{r7, pc}

08007460 <SDMMC_CmdReadSingleBlock>:
  * @brief  Send the Read Single Block command and check the response
  * @param  SDMMCx: Pointer to SDMMC register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdReadSingleBlock(SDMMC_TypeDef *SDMMCx, uint32_t ReadAdd)
{
 8007460:	b580      	push	{r7, lr}
 8007462:	b088      	sub	sp, #32
 8007464:	af00      	add	r7, sp, #0
 8007466:	6078      	str	r0, [r7, #4]
 8007468:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Set Block Size for Card */ 
  sdmmc_cmdinit.Argument         = (uint32_t)ReadAdd;
 800746a:	683b      	ldr	r3, [r7, #0]
 800746c:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_READ_SINGLE_BLOCK;
 800746e:	2311      	movs	r3, #17
 8007470:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 8007472:	2340      	movs	r3, #64	; 0x40
 8007474:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 8007476:	2300      	movs	r3, #0
 8007478:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 800747a:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800747e:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 8007480:	f107 0308 	add.w	r3, r7, #8
 8007484:	4619      	mov	r1, r3
 8007486:	6878      	ldr	r0, [r7, #4]
 8007488:	f7ff ff52 	bl	8007330 <SDMMC_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_READ_SINGLE_BLOCK, SDMMC_CMDTIMEOUT);
 800748c:	f241 3288 	movw	r2, #5000	; 0x1388
 8007490:	2111      	movs	r1, #17
 8007492:	6878      	ldr	r0, [r7, #4]
 8007494:	f000 f9f8 	bl	8007888 <SDMMC_GetCmdResp1>
 8007498:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800749a:	69fb      	ldr	r3, [r7, #28]
}
 800749c:	4618      	mov	r0, r3
 800749e:	3720      	adds	r7, #32
 80074a0:	46bd      	mov	sp, r7
 80074a2:	bd80      	pop	{r7, pc}

080074a4 <SDMMC_CmdReadMultiBlock>:
  * @brief  Send the Read Multi Block command and check the response
  * @param  SDMMCx: Pointer to SDMMC register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdReadMultiBlock(SDMMC_TypeDef *SDMMCx, uint32_t ReadAdd)
{
 80074a4:	b580      	push	{r7, lr}
 80074a6:	b088      	sub	sp, #32
 80074a8:	af00      	add	r7, sp, #0
 80074aa:	6078      	str	r0, [r7, #4]
 80074ac:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Set Block Size for Card */ 
  sdmmc_cmdinit.Argument         = (uint32_t)ReadAdd;
 80074ae:	683b      	ldr	r3, [r7, #0]
 80074b0:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_READ_MULT_BLOCK;
 80074b2:	2312      	movs	r3, #18
 80074b4:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 80074b6:	2340      	movs	r3, #64	; 0x40
 80074b8:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 80074ba:	2300      	movs	r3, #0
 80074bc:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 80074be:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80074c2:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 80074c4:	f107 0308 	add.w	r3, r7, #8
 80074c8:	4619      	mov	r1, r3
 80074ca:	6878      	ldr	r0, [r7, #4]
 80074cc:	f7ff ff30 	bl	8007330 <SDMMC_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_READ_MULT_BLOCK, SDMMC_CMDTIMEOUT);
 80074d0:	f241 3288 	movw	r2, #5000	; 0x1388
 80074d4:	2112      	movs	r1, #18
 80074d6:	6878      	ldr	r0, [r7, #4]
 80074d8:	f000 f9d6 	bl	8007888 <SDMMC_GetCmdResp1>
 80074dc:	61f8      	str	r0, [r7, #28]

  return errorstate;
 80074de:	69fb      	ldr	r3, [r7, #28]
}
 80074e0:	4618      	mov	r0, r3
 80074e2:	3720      	adds	r7, #32
 80074e4:	46bd      	mov	sp, r7
 80074e6:	bd80      	pop	{r7, pc}

080074e8 <SDMMC_CmdWriteSingleBlock>:
  * @brief  Send the Write Single Block command and check the response
  * @param  SDMMCx: Pointer to SDMMC register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdWriteSingleBlock(SDMMC_TypeDef *SDMMCx, uint32_t WriteAdd)
{
 80074e8:	b580      	push	{r7, lr}
 80074ea:	b088      	sub	sp, #32
 80074ec:	af00      	add	r7, sp, #0
 80074ee:	6078      	str	r0, [r7, #4]
 80074f0:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Set Block Size for Card */ 
  sdmmc_cmdinit.Argument         = (uint32_t)WriteAdd;
 80074f2:	683b      	ldr	r3, [r7, #0]
 80074f4:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_WRITE_SINGLE_BLOCK;
 80074f6:	2318      	movs	r3, #24
 80074f8:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 80074fa:	2340      	movs	r3, #64	; 0x40
 80074fc:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 80074fe:	2300      	movs	r3, #0
 8007500:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 8007502:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8007506:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 8007508:	f107 0308 	add.w	r3, r7, #8
 800750c:	4619      	mov	r1, r3
 800750e:	6878      	ldr	r0, [r7, #4]
 8007510:	f7ff ff0e 	bl	8007330 <SDMMC_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_WRITE_SINGLE_BLOCK, SDMMC_CMDTIMEOUT);
 8007514:	f241 3288 	movw	r2, #5000	; 0x1388
 8007518:	2118      	movs	r1, #24
 800751a:	6878      	ldr	r0, [r7, #4]
 800751c:	f000 f9b4 	bl	8007888 <SDMMC_GetCmdResp1>
 8007520:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8007522:	69fb      	ldr	r3, [r7, #28]
}
 8007524:	4618      	mov	r0, r3
 8007526:	3720      	adds	r7, #32
 8007528:	46bd      	mov	sp, r7
 800752a:	bd80      	pop	{r7, pc}

0800752c <SDMMC_CmdWriteMultiBlock>:
  * @brief  Send the Write Multi Block command and check the response
  * @param  SDMMCx: Pointer to SDMMC register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdWriteMultiBlock(SDMMC_TypeDef *SDMMCx, uint32_t WriteAdd)
{
 800752c:	b580      	push	{r7, lr}
 800752e:	b088      	sub	sp, #32
 8007530:	af00      	add	r7, sp, #0
 8007532:	6078      	str	r0, [r7, #4]
 8007534:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Set Block Size for Card */ 
  sdmmc_cmdinit.Argument         = (uint32_t)WriteAdd;
 8007536:	683b      	ldr	r3, [r7, #0]
 8007538:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_WRITE_MULT_BLOCK;
 800753a:	2319      	movs	r3, #25
 800753c:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 800753e:	2340      	movs	r3, #64	; 0x40
 8007540:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 8007542:	2300      	movs	r3, #0
 8007544:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 8007546:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800754a:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 800754c:	f107 0308 	add.w	r3, r7, #8
 8007550:	4619      	mov	r1, r3
 8007552:	6878      	ldr	r0, [r7, #4]
 8007554:	f7ff feec 	bl	8007330 <SDMMC_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_WRITE_MULT_BLOCK, SDMMC_CMDTIMEOUT);
 8007558:	f241 3288 	movw	r2, #5000	; 0x1388
 800755c:	2119      	movs	r1, #25
 800755e:	6878      	ldr	r0, [r7, #4]
 8007560:	f000 f992 	bl	8007888 <SDMMC_GetCmdResp1>
 8007564:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8007566:	69fb      	ldr	r3, [r7, #28]
}
 8007568:	4618      	mov	r0, r3
 800756a:	3720      	adds	r7, #32
 800756c:	46bd      	mov	sp, r7
 800756e:	bd80      	pop	{r7, pc}

08007570 <SDMMC_CmdStopTransfer>:
  * @brief  Send the Stop Transfer command and check the response.
  * @param  SDMMCx: Pointer to SDMMC register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdStopTransfer(SDMMC_TypeDef *SDMMCx)
{
 8007570:	b580      	push	{r7, lr}
 8007572:	b088      	sub	sp, #32
 8007574:	af00      	add	r7, sp, #0
 8007576:	6078      	str	r0, [r7, #4]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Send CMD12 STOP_TRANSMISSION  */
  sdmmc_cmdinit.Argument         = 0U;
 8007578:	2300      	movs	r3, #0
 800757a:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_STOP_TRANSMISSION;
 800757c:	230c      	movs	r3, #12
 800757e:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 8007580:	2340      	movs	r3, #64	; 0x40
 8007582:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 8007584:	2300      	movs	r3, #0
 8007586:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 8007588:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800758c:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 800758e:	f107 0308 	add.w	r3, r7, #8
 8007592:	4619      	mov	r1, r3
 8007594:	6878      	ldr	r0, [r7, #4]
 8007596:	f7ff fecb 	bl	8007330 <SDMMC_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_STOP_TRANSMISSION, SDMMC_STOPTRANSFERTIMEOUT);
 800759a:	4a05      	ldr	r2, [pc, #20]	; (80075b0 <SDMMC_CmdStopTransfer+0x40>)
 800759c:	210c      	movs	r1, #12
 800759e:	6878      	ldr	r0, [r7, #4]
 80075a0:	f000 f972 	bl	8007888 <SDMMC_GetCmdResp1>
 80075a4:	61f8      	str	r0, [r7, #28]

  return errorstate;
 80075a6:	69fb      	ldr	r3, [r7, #28]
}
 80075a8:	4618      	mov	r0, r3
 80075aa:	3720      	adds	r7, #32
 80075ac:	46bd      	mov	sp, r7
 80075ae:	bd80      	pop	{r7, pc}
 80075b0:	05f5e100 	.word	0x05f5e100

080075b4 <SDMMC_CmdSelDesel>:
  * @param  SDMMCx: Pointer to SDMMC register base 
  * @param  addr: Address of the card to be selected  
  * @retval HAL status
  */
uint32_t SDMMC_CmdSelDesel(SDMMC_TypeDef *SDMMCx, uint64_t Addr)
{
 80075b4:	b580      	push	{r7, lr}
 80075b6:	b08a      	sub	sp, #40	; 0x28
 80075b8:	af00      	add	r7, sp, #0
 80075ba:	60f8      	str	r0, [r7, #12]
 80075bc:	e9c7 2300 	strd	r2, r3, [r7]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Send CMD7 SDMMC_SEL_DESEL_CARD */
  sdmmc_cmdinit.Argument         = (uint32_t)Addr;
 80075c0:	683b      	ldr	r3, [r7, #0]
 80075c2:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SEL_DESEL_CARD;
 80075c4:	2307      	movs	r3, #7
 80075c6:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 80075c8:	2340      	movs	r3, #64	; 0x40
 80075ca:	61bb      	str	r3, [r7, #24]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 80075cc:	2300      	movs	r3, #0
 80075ce:	61fb      	str	r3, [r7, #28]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 80075d0:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80075d4:	623b      	str	r3, [r7, #32]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 80075d6:	f107 0310 	add.w	r3, r7, #16
 80075da:	4619      	mov	r1, r3
 80075dc:	68f8      	ldr	r0, [r7, #12]
 80075de:	f7ff fea7 	bl	8007330 <SDMMC_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_SEL_DESEL_CARD, SDMMC_CMDTIMEOUT);
 80075e2:	f241 3288 	movw	r2, #5000	; 0x1388
 80075e6:	2107      	movs	r1, #7
 80075e8:	68f8      	ldr	r0, [r7, #12]
 80075ea:	f000 f94d 	bl	8007888 <SDMMC_GetCmdResp1>
 80075ee:	6278      	str	r0, [r7, #36]	; 0x24

  return errorstate;
 80075f0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 80075f2:	4618      	mov	r0, r3
 80075f4:	3728      	adds	r7, #40	; 0x28
 80075f6:	46bd      	mov	sp, r7
 80075f8:	bd80      	pop	{r7, pc}

080075fa <SDMMC_CmdGoIdleState>:
  * @brief  Send the Go Idle State command and check the response.
  * @param  SDMMCx: Pointer to SDMMC register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdGoIdleState(SDMMC_TypeDef *SDMMCx)
{
 80075fa:	b580      	push	{r7, lr}
 80075fc:	b088      	sub	sp, #32
 80075fe:	af00      	add	r7, sp, #0
 8007600:	6078      	str	r0, [r7, #4]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  sdmmc_cmdinit.Argument         = 0U;
 8007602:	2300      	movs	r3, #0
 8007604:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_GO_IDLE_STATE;
 8007606:	2300      	movs	r3, #0
 8007608:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_NO;
 800760a:	2300      	movs	r3, #0
 800760c:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 800760e:	2300      	movs	r3, #0
 8007610:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 8007612:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8007616:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 8007618:	f107 0308 	add.w	r3, r7, #8
 800761c:	4619      	mov	r1, r3
 800761e:	6878      	ldr	r0, [r7, #4]
 8007620:	f7ff fe86 	bl	8007330 <SDMMC_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdError(SDMMCx);
 8007624:	6878      	ldr	r0, [r7, #4]
 8007626:	f000 fb67 	bl	8007cf8 <SDMMC_GetCmdError>
 800762a:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800762c:	69fb      	ldr	r3, [r7, #28]
}
 800762e:	4618      	mov	r0, r3
 8007630:	3720      	adds	r7, #32
 8007632:	46bd      	mov	sp, r7
 8007634:	bd80      	pop	{r7, pc}

08007636 <SDMMC_CmdOperCond>:
  * @brief  Send the Operating Condition command and check the response.
  * @param  SDMMCx: Pointer to SDMMC register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdOperCond(SDMMC_TypeDef *SDMMCx)
{
 8007636:	b580      	push	{r7, lr}
 8007638:	b088      	sub	sp, #32
 800763a:	af00      	add	r7, sp, #0
 800763c:	6078      	str	r0, [r7, #4]
  /* Send CMD8 to verify SD card interface operating condition */
  /* Argument: - [31:12]: Reserved (shall be set to '0')
  - [11:8]: Supply Voltage (VHS) 0x1 (Range: 2.7-3.6 V)
  - [7:0]: Check Pattern (recommended 0xAA) */
  /* CMD Response: R7 */
  sdmmc_cmdinit.Argument         = SDMMC_CHECK_PATTERN;
 800763e:	f44f 73d5 	mov.w	r3, #426	; 0x1aa
 8007642:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_HS_SEND_EXT_CSD;
 8007644:	2308      	movs	r3, #8
 8007646:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 8007648:	2340      	movs	r3, #64	; 0x40
 800764a:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 800764c:	2300      	movs	r3, #0
 800764e:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 8007650:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8007654:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 8007656:	f107 0308 	add.w	r3, r7, #8
 800765a:	4619      	mov	r1, r3
 800765c:	6878      	ldr	r0, [r7, #4]
 800765e:	f7ff fe67 	bl	8007330 <SDMMC_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp7(SDMMCx);
 8007662:	6878      	ldr	r0, [r7, #4]
 8007664:	f000 fafa 	bl	8007c5c <SDMMC_GetCmdResp7>
 8007668:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800766a:	69fb      	ldr	r3, [r7, #28]
}
 800766c:	4618      	mov	r0, r3
 800766e:	3720      	adds	r7, #32
 8007670:	46bd      	mov	sp, r7
 8007672:	bd80      	pop	{r7, pc}

08007674 <SDMMC_CmdAppCommand>:
  * @param  SDMMCx: Pointer to SDMMC register base 
  * @param  Argument: Command Argument 
  * @retval HAL status
  */
uint32_t SDMMC_CmdAppCommand(SDMMC_TypeDef *SDMMCx, uint32_t Argument)
{
 8007674:	b580      	push	{r7, lr}
 8007676:	b088      	sub	sp, #32
 8007678:	af00      	add	r7, sp, #0
 800767a:	6078      	str	r0, [r7, #4]
 800767c:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  sdmmc_cmdinit.Argument         = (uint32_t)Argument;
 800767e:	683b      	ldr	r3, [r7, #0]
 8007680:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_APP_CMD;
 8007682:	2337      	movs	r3, #55	; 0x37
 8007684:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 8007686:	2340      	movs	r3, #64	; 0x40
 8007688:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 800768a:	2300      	movs	r3, #0
 800768c:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 800768e:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8007692:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 8007694:	f107 0308 	add.w	r3, r7, #8
 8007698:	4619      	mov	r1, r3
 800769a:	6878      	ldr	r0, [r7, #4]
 800769c:	f7ff fe48 	bl	8007330 <SDMMC_SendCommand>
  
  /* Check for error conditions */
  /* If there is a HAL_ERROR, it is a MMC card, else
  it is a SD card: SD card 2.0 (voltage range mismatch)
     or SD card 1.x */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_APP_CMD, SDMMC_CMDTIMEOUT);
 80076a0:	f241 3288 	movw	r2, #5000	; 0x1388
 80076a4:	2137      	movs	r1, #55	; 0x37
 80076a6:	6878      	ldr	r0, [r7, #4]
 80076a8:	f000 f8ee 	bl	8007888 <SDMMC_GetCmdResp1>
 80076ac:	61f8      	str	r0, [r7, #28]

  return errorstate;
 80076ae:	69fb      	ldr	r3, [r7, #28]
}
 80076b0:	4618      	mov	r0, r3
 80076b2:	3720      	adds	r7, #32
 80076b4:	46bd      	mov	sp, r7
 80076b6:	bd80      	pop	{r7, pc}

080076b8 <SDMMC_CmdAppOperCommand>:
  * @param  SDMMCx: Pointer to SDMMC register base 
  * @param  Argument: Command Argument
  * @retval HAL status
  */
uint32_t SDMMC_CmdAppOperCommand(SDMMC_TypeDef *SDMMCx, uint32_t Argument)
{
 80076b8:	b580      	push	{r7, lr}
 80076ba:	b088      	sub	sp, #32
 80076bc:	af00      	add	r7, sp, #0
 80076be:	6078      	str	r0, [r7, #4]
 80076c0:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  sdmmc_cmdinit.Argument         = SDMMC_VOLTAGE_WINDOW_SD | Argument;
 80076c2:	683a      	ldr	r2, [r7, #0]
 80076c4:	4b0d      	ldr	r3, [pc, #52]	; (80076fc <SDMMC_CmdAppOperCommand+0x44>)
 80076c6:	4313      	orrs	r3, r2
 80076c8:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SD_APP_OP_COND;
 80076ca:	2329      	movs	r3, #41	; 0x29
 80076cc:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 80076ce:	2340      	movs	r3, #64	; 0x40
 80076d0:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 80076d2:	2300      	movs	r3, #0
 80076d4:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 80076d6:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80076da:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 80076dc:	f107 0308 	add.w	r3, r7, #8
 80076e0:	4619      	mov	r1, r3
 80076e2:	6878      	ldr	r0, [r7, #4]
 80076e4:	f7ff fe24 	bl	8007330 <SDMMC_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp3(SDMMCx);
 80076e8:	6878      	ldr	r0, [r7, #4]
 80076ea:	f000 fa03 	bl	8007af4 <SDMMC_GetCmdResp3>
 80076ee:	61f8      	str	r0, [r7, #28]

  return errorstate;
 80076f0:	69fb      	ldr	r3, [r7, #28]
}
 80076f2:	4618      	mov	r0, r3
 80076f4:	3720      	adds	r7, #32
 80076f6:	46bd      	mov	sp, r7
 80076f8:	bd80      	pop	{r7, pc}
 80076fa:	bf00      	nop
 80076fc:	80100000 	.word	0x80100000

08007700 <SDMMC_CmdBusWidth>:
  * @param  SDMMCx: Pointer to SDMMC register base 
  * @param  BusWidth: BusWidth
  * @retval HAL status
  */
uint32_t SDMMC_CmdBusWidth(SDMMC_TypeDef *SDMMCx, uint32_t BusWidth)
{
 8007700:	b580      	push	{r7, lr}
 8007702:	b088      	sub	sp, #32
 8007704:	af00      	add	r7, sp, #0
 8007706:	6078      	str	r0, [r7, #4]
 8007708:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  sdmmc_cmdinit.Argument         = (uint32_t)BusWidth;
 800770a:	683b      	ldr	r3, [r7, #0]
 800770c:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_APP_SD_SET_BUSWIDTH;
 800770e:	2306      	movs	r3, #6
 8007710:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 8007712:	2340      	movs	r3, #64	; 0x40
 8007714:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 8007716:	2300      	movs	r3, #0
 8007718:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 800771a:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800771e:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 8007720:	f107 0308 	add.w	r3, r7, #8
 8007724:	4619      	mov	r1, r3
 8007726:	6878      	ldr	r0, [r7, #4]
 8007728:	f7ff fe02 	bl	8007330 <SDMMC_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_APP_SD_SET_BUSWIDTH, SDMMC_CMDTIMEOUT);
 800772c:	f241 3288 	movw	r2, #5000	; 0x1388
 8007730:	2106      	movs	r1, #6
 8007732:	6878      	ldr	r0, [r7, #4]
 8007734:	f000 f8a8 	bl	8007888 <SDMMC_GetCmdResp1>
 8007738:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800773a:	69fb      	ldr	r3, [r7, #28]
}
 800773c:	4618      	mov	r0, r3
 800773e:	3720      	adds	r7, #32
 8007740:	46bd      	mov	sp, r7
 8007742:	bd80      	pop	{r7, pc}

08007744 <SDMMC_CmdSendSCR>:
  * @brief  Send the Send SCR command and check the response.
  * @param  SDMMCx: Pointer to SDMMC register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdSendSCR(SDMMC_TypeDef *SDMMCx)
{
 8007744:	b580      	push	{r7, lr}
 8007746:	b088      	sub	sp, #32
 8007748:	af00      	add	r7, sp, #0
 800774a:	6078      	str	r0, [r7, #4]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Send CMD51 SD_APP_SEND_SCR */
  sdmmc_cmdinit.Argument         = 0U;
 800774c:	2300      	movs	r3, #0
 800774e:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SD_APP_SEND_SCR;
 8007750:	2333      	movs	r3, #51	; 0x33
 8007752:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 8007754:	2340      	movs	r3, #64	; 0x40
 8007756:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 8007758:	2300      	movs	r3, #0
 800775a:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 800775c:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8007760:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 8007762:	f107 0308 	add.w	r3, r7, #8
 8007766:	4619      	mov	r1, r3
 8007768:	6878      	ldr	r0, [r7, #4]
 800776a:	f7ff fde1 	bl	8007330 <SDMMC_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_SD_APP_SEND_SCR, SDMMC_CMDTIMEOUT);
 800776e:	f241 3288 	movw	r2, #5000	; 0x1388
 8007772:	2133      	movs	r1, #51	; 0x33
 8007774:	6878      	ldr	r0, [r7, #4]
 8007776:	f000 f887 	bl	8007888 <SDMMC_GetCmdResp1>
 800777a:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800777c:	69fb      	ldr	r3, [r7, #28]
}
 800777e:	4618      	mov	r0, r3
 8007780:	3720      	adds	r7, #32
 8007782:	46bd      	mov	sp, r7
 8007784:	bd80      	pop	{r7, pc}

08007786 <SDMMC_CmdSendCID>:
  * @brief  Send the Send CID command and check the response.
  * @param  SDMMCx: Pointer to SDMMC register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdSendCID(SDMMC_TypeDef *SDMMCx)
{
 8007786:	b580      	push	{r7, lr}
 8007788:	b088      	sub	sp, #32
 800778a:	af00      	add	r7, sp, #0
 800778c:	6078      	str	r0, [r7, #4]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Send CMD2 ALL_SEND_CID */
  sdmmc_cmdinit.Argument         = 0U;
 800778e:	2300      	movs	r3, #0
 8007790:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_ALL_SEND_CID;
 8007792:	2302      	movs	r3, #2
 8007794:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_LONG;
 8007796:	23c0      	movs	r3, #192	; 0xc0
 8007798:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 800779a:	2300      	movs	r3, #0
 800779c:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 800779e:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80077a2:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 80077a4:	f107 0308 	add.w	r3, r7, #8
 80077a8:	4619      	mov	r1, r3
 80077aa:	6878      	ldr	r0, [r7, #4]
 80077ac:	f7ff fdc0 	bl	8007330 <SDMMC_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp2(SDMMCx);
 80077b0:	6878      	ldr	r0, [r7, #4]
 80077b2:	f000 f957 	bl	8007a64 <SDMMC_GetCmdResp2>
 80077b6:	61f8      	str	r0, [r7, #28]

  return errorstate;
 80077b8:	69fb      	ldr	r3, [r7, #28]
}
 80077ba:	4618      	mov	r0, r3
 80077bc:	3720      	adds	r7, #32
 80077be:	46bd      	mov	sp, r7
 80077c0:	bd80      	pop	{r7, pc}

080077c2 <SDMMC_CmdSendCSD>:
  * @param  SDMMCx: Pointer to SDMMC register base 
  * @param  Argument: Command Argument
  * @retval HAL status
  */
uint32_t SDMMC_CmdSendCSD(SDMMC_TypeDef *SDMMCx, uint32_t Argument)
{
 80077c2:	b580      	push	{r7, lr}
 80077c4:	b088      	sub	sp, #32
 80077c6:	af00      	add	r7, sp, #0
 80077c8:	6078      	str	r0, [r7, #4]
 80077ca:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Send CMD9 SEND_CSD */
  sdmmc_cmdinit.Argument         = Argument;
 80077cc:	683b      	ldr	r3, [r7, #0]
 80077ce:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SEND_CSD;
 80077d0:	2309      	movs	r3, #9
 80077d2:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_LONG;
 80077d4:	23c0      	movs	r3, #192	; 0xc0
 80077d6:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 80077d8:	2300      	movs	r3, #0
 80077da:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 80077dc:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80077e0:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 80077e2:	f107 0308 	add.w	r3, r7, #8
 80077e6:	4619      	mov	r1, r3
 80077e8:	6878      	ldr	r0, [r7, #4]
 80077ea:	f7ff fda1 	bl	8007330 <SDMMC_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp2(SDMMCx);
 80077ee:	6878      	ldr	r0, [r7, #4]
 80077f0:	f000 f938 	bl	8007a64 <SDMMC_GetCmdResp2>
 80077f4:	61f8      	str	r0, [r7, #28]

  return errorstate;
 80077f6:	69fb      	ldr	r3, [r7, #28]
}
 80077f8:	4618      	mov	r0, r3
 80077fa:	3720      	adds	r7, #32
 80077fc:	46bd      	mov	sp, r7
 80077fe:	bd80      	pop	{r7, pc}

08007800 <SDMMC_CmdSetRelAdd>:
  * @param  SDMMCx: Pointer to SDMMC register base 
  * @param  pRCA: Card RCA  
  * @retval HAL status
  */
uint32_t SDMMC_CmdSetRelAdd(SDMMC_TypeDef *SDMMCx, uint16_t *pRCA)
{
 8007800:	b580      	push	{r7, lr}
 8007802:	b088      	sub	sp, #32
 8007804:	af00      	add	r7, sp, #0
 8007806:	6078      	str	r0, [r7, #4]
 8007808:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Send CMD3 SD_CMD_SET_REL_ADDR */
  sdmmc_cmdinit.Argument         = 0U;
 800780a:	2300      	movs	r3, #0
 800780c:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SET_REL_ADDR;
 800780e:	2303      	movs	r3, #3
 8007810:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 8007812:	2340      	movs	r3, #64	; 0x40
 8007814:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 8007816:	2300      	movs	r3, #0
 8007818:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 800781a:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800781e:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 8007820:	f107 0308 	add.w	r3, r7, #8
 8007824:	4619      	mov	r1, r3
 8007826:	6878      	ldr	r0, [r7, #4]
 8007828:	f7ff fd82 	bl	8007330 <SDMMC_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp6(SDMMCx, SDMMC_CMD_SET_REL_ADDR, pRCA);
 800782c:	683a      	ldr	r2, [r7, #0]
 800782e:	2103      	movs	r1, #3
 8007830:	6878      	ldr	r0, [r7, #4]
 8007832:	f000 f99d 	bl	8007b70 <SDMMC_GetCmdResp6>
 8007836:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8007838:	69fb      	ldr	r3, [r7, #28]
}
 800783a:	4618      	mov	r0, r3
 800783c:	3720      	adds	r7, #32
 800783e:	46bd      	mov	sp, r7
 8007840:	bd80      	pop	{r7, pc}

08007842 <SDMMC_CmdSendStatus>:
  * @param  SDMMCx: Pointer to SDMMC register base 
  * @param  Argument: Command Argument
  * @retval HAL status
  */
uint32_t SDMMC_CmdSendStatus(SDMMC_TypeDef *SDMMCx, uint32_t Argument)
{
 8007842:	b580      	push	{r7, lr}
 8007844:	b088      	sub	sp, #32
 8007846:	af00      	add	r7, sp, #0
 8007848:	6078      	str	r0, [r7, #4]
 800784a:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  sdmmc_cmdinit.Argument         = Argument;
 800784c:	683b      	ldr	r3, [r7, #0]
 800784e:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SEND_STATUS;
 8007850:	230d      	movs	r3, #13
 8007852:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 8007854:	2340      	movs	r3, #64	; 0x40
 8007856:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 8007858:	2300      	movs	r3, #0
 800785a:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 800785c:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8007860:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 8007862:	f107 0308 	add.w	r3, r7, #8
 8007866:	4619      	mov	r1, r3
 8007868:	6878      	ldr	r0, [r7, #4]
 800786a:	f7ff fd61 	bl	8007330 <SDMMC_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_SEND_STATUS, SDMMC_CMDTIMEOUT);
 800786e:	f241 3288 	movw	r2, #5000	; 0x1388
 8007872:	210d      	movs	r1, #13
 8007874:	6878      	ldr	r0, [r7, #4]
 8007876:	f000 f807 	bl	8007888 <SDMMC_GetCmdResp1>
 800787a:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800787c:	69fb      	ldr	r3, [r7, #28]
}
 800787e:	4618      	mov	r0, r3
 8007880:	3720      	adds	r7, #32
 8007882:	46bd      	mov	sp, r7
 8007884:	bd80      	pop	{r7, pc}
	...

08007888 <SDMMC_GetCmdResp1>:
  * @param  SDMMCx Pointer to SDMMC register base
  * @param  SD_CMD: The sent command index  
  * @retval SD Card error state
  */
uint32_t SDMMC_GetCmdResp1(SDMMC_TypeDef *SDMMCx, uint8_t SD_CMD, uint32_t Timeout)
{
 8007888:	b580      	push	{r7, lr}
 800788a:	b088      	sub	sp, #32
 800788c:	af00      	add	r7, sp, #0
 800788e:	60f8      	str	r0, [r7, #12]
 8007890:	460b      	mov	r3, r1
 8007892:	607a      	str	r2, [r7, #4]
 8007894:	72fb      	strb	r3, [r7, #11]
  uint32_t response_r1;
  uint32_t sta_reg;
  
  /* 8 is the number of required instructions cycles for the below loop statement.
  The Timeout is expressed in ms */
  uint32_t count = Timeout * (SystemCoreClock / 8U /1000U);
 8007896:	4b70      	ldr	r3, [pc, #448]	; (8007a58 <SDMMC_GetCmdResp1+0x1d0>)
 8007898:	681b      	ldr	r3, [r3, #0]
 800789a:	4a70      	ldr	r2, [pc, #448]	; (8007a5c <SDMMC_GetCmdResp1+0x1d4>)
 800789c:	fba2 2303 	umull	r2, r3, r2, r3
 80078a0:	0a5a      	lsrs	r2, r3, #9
 80078a2:	687b      	ldr	r3, [r7, #4]
 80078a4:	fb02 f303 	mul.w	r3, r2, r3
 80078a8:	61fb      	str	r3, [r7, #28]
  
  do
  {
    if (count-- == 0U)
 80078aa:	69fb      	ldr	r3, [r7, #28]
 80078ac:	1e5a      	subs	r2, r3, #1
 80078ae:	61fa      	str	r2, [r7, #28]
 80078b0:	2b00      	cmp	r3, #0
 80078b2:	d102      	bne.n	80078ba <SDMMC_GetCmdResp1+0x32>
    {
      return SDMMC_ERROR_TIMEOUT;
 80078b4:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 80078b8:	e0c9      	b.n	8007a4e <SDMMC_GetCmdResp1+0x1c6>
    }
    sta_reg = SDMMCx->STA;
 80078ba:	68fb      	ldr	r3, [r7, #12]
 80078bc:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80078be:	61bb      	str	r3, [r7, #24]
  }while(((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT)) == 0U) ||
 80078c0:	69bb      	ldr	r3, [r7, #24]
 80078c2:	f003 0345 	and.w	r3, r3, #69	; 0x45
         ((sta_reg & SDMMC_FLAG_CMDACT) != 0U ));
 80078c6:	2b00      	cmp	r3, #0
 80078c8:	d0ef      	beq.n	80078aa <SDMMC_GetCmdResp1+0x22>
 80078ca:	69bb      	ldr	r3, [r7, #24]
 80078cc:	f403 6300 	and.w	r3, r3, #2048	; 0x800
  }while(((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT)) == 0U) ||
 80078d0:	2b00      	cmp	r3, #0
 80078d2:	d1ea      	bne.n	80078aa <SDMMC_GetCmdResp1+0x22>
    
  if(__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT))
 80078d4:	68fb      	ldr	r3, [r7, #12]
 80078d6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80078d8:	f003 0304 	and.w	r3, r3, #4
 80078dc:	2b00      	cmp	r3, #0
 80078de:	d004      	beq.n	80078ea <SDMMC_GetCmdResp1+0x62>
  {
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT);
 80078e0:	68fb      	ldr	r3, [r7, #12]
 80078e2:	2204      	movs	r2, #4
 80078e4:	639a      	str	r2, [r3, #56]	; 0x38
    
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 80078e6:	2304      	movs	r3, #4
 80078e8:	e0b1      	b.n	8007a4e <SDMMC_GetCmdResp1+0x1c6>
  }
  else if(__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL))
 80078ea:	68fb      	ldr	r3, [r7, #12]
 80078ec:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80078ee:	f003 0301 	and.w	r3, r3, #1
 80078f2:	2b00      	cmp	r3, #0
 80078f4:	d004      	beq.n	8007900 <SDMMC_GetCmdResp1+0x78>
  {
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL);
 80078f6:	68fb      	ldr	r3, [r7, #12]
 80078f8:	2201      	movs	r2, #1
 80078fa:	639a      	str	r2, [r3, #56]	; 0x38
    
    return SDMMC_ERROR_CMD_CRC_FAIL;
 80078fc:	2301      	movs	r3, #1
 80078fe:	e0a6      	b.n	8007a4e <SDMMC_GetCmdResp1+0x1c6>
  {
    /* Nothing to do */
  }
  
  /* Clear all the static flags */
  __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_STATIC_CMD_FLAGS);
 8007900:	68fb      	ldr	r3, [r7, #12]
 8007902:	22c5      	movs	r2, #197	; 0xc5
 8007904:	639a      	str	r2, [r3, #56]	; 0x38
  
  /* Check response received is of desired command */
  if(SDMMC_GetCommandResponse(SDMMCx) != SD_CMD)
 8007906:	68f8      	ldr	r0, [r7, #12]
 8007908:	f7ff fd3c 	bl	8007384 <SDMMC_GetCommandResponse>
 800790c:	4603      	mov	r3, r0
 800790e:	461a      	mov	r2, r3
 8007910:	7afb      	ldrb	r3, [r7, #11]
 8007912:	4293      	cmp	r3, r2
 8007914:	d001      	beq.n	800791a <SDMMC_GetCmdResp1+0x92>
  {
    return SDMMC_ERROR_CMD_CRC_FAIL;
 8007916:	2301      	movs	r3, #1
 8007918:	e099      	b.n	8007a4e <SDMMC_GetCmdResp1+0x1c6>
  }
  
  /* We have received response, retrieve it for analysis  */
  response_r1 = SDMMC_GetResponse(SDMMCx, SDMMC_RESP1);
 800791a:	2100      	movs	r1, #0
 800791c:	68f8      	ldr	r0, [r7, #12]
 800791e:	f7ff fd3e 	bl	800739e <SDMMC_GetResponse>
 8007922:	6178      	str	r0, [r7, #20]
  
  if((response_r1 & SDMMC_OCR_ERRORBITS) == SDMMC_ALLZERO)
 8007924:	697a      	ldr	r2, [r7, #20]
 8007926:	4b4e      	ldr	r3, [pc, #312]	; (8007a60 <SDMMC_GetCmdResp1+0x1d8>)
 8007928:	4013      	ands	r3, r2
 800792a:	2b00      	cmp	r3, #0
 800792c:	d101      	bne.n	8007932 <SDMMC_GetCmdResp1+0xaa>
  {
    return SDMMC_ERROR_NONE;
 800792e:	2300      	movs	r3, #0
 8007930:	e08d      	b.n	8007a4e <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_ADDR_OUT_OF_RANGE) == SDMMC_OCR_ADDR_OUT_OF_RANGE)
 8007932:	697b      	ldr	r3, [r7, #20]
 8007934:	2b00      	cmp	r3, #0
 8007936:	da02      	bge.n	800793e <SDMMC_GetCmdResp1+0xb6>
  {
    return SDMMC_ERROR_ADDR_OUT_OF_RANGE;
 8007938:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 800793c:	e087      	b.n	8007a4e <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_ADDR_MISALIGNED) == SDMMC_OCR_ADDR_MISALIGNED)
 800793e:	697b      	ldr	r3, [r7, #20]
 8007940:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 8007944:	2b00      	cmp	r3, #0
 8007946:	d001      	beq.n	800794c <SDMMC_GetCmdResp1+0xc4>
  {
    return SDMMC_ERROR_ADDR_MISALIGNED;
 8007948:	2340      	movs	r3, #64	; 0x40
 800794a:	e080      	b.n	8007a4e <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_BLOCK_LEN_ERR) == SDMMC_OCR_BLOCK_LEN_ERR)
 800794c:	697b      	ldr	r3, [r7, #20]
 800794e:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8007952:	2b00      	cmp	r3, #0
 8007954:	d001      	beq.n	800795a <SDMMC_GetCmdResp1+0xd2>
  {
    return SDMMC_ERROR_BLOCK_LEN_ERR;
 8007956:	2380      	movs	r3, #128	; 0x80
 8007958:	e079      	b.n	8007a4e <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_ERASE_SEQ_ERR) == SDMMC_OCR_ERASE_SEQ_ERR)
 800795a:	697b      	ldr	r3, [r7, #20]
 800795c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8007960:	2b00      	cmp	r3, #0
 8007962:	d002      	beq.n	800796a <SDMMC_GetCmdResp1+0xe2>
  {
    return SDMMC_ERROR_ERASE_SEQ_ERR;
 8007964:	f44f 7380 	mov.w	r3, #256	; 0x100
 8007968:	e071      	b.n	8007a4e <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_BAD_ERASE_PARAM) == SDMMC_OCR_BAD_ERASE_PARAM)
 800796a:	697b      	ldr	r3, [r7, #20]
 800796c:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8007970:	2b00      	cmp	r3, #0
 8007972:	d002      	beq.n	800797a <SDMMC_GetCmdResp1+0xf2>
  {
    return SDMMC_ERROR_BAD_ERASE_PARAM;
 8007974:	f44f 7300 	mov.w	r3, #512	; 0x200
 8007978:	e069      	b.n	8007a4e <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_WRITE_PROT_VIOLATION) == SDMMC_OCR_WRITE_PROT_VIOLATION)
 800797a:	697b      	ldr	r3, [r7, #20]
 800797c:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8007980:	2b00      	cmp	r3, #0
 8007982:	d002      	beq.n	800798a <SDMMC_GetCmdResp1+0x102>
  {
    return SDMMC_ERROR_WRITE_PROT_VIOLATION;
 8007984:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8007988:	e061      	b.n	8007a4e <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_LOCK_UNLOCK_FAILED) == SDMMC_OCR_LOCK_UNLOCK_FAILED)
 800798a:	697b      	ldr	r3, [r7, #20]
 800798c:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8007990:	2b00      	cmp	r3, #0
 8007992:	d002      	beq.n	800799a <SDMMC_GetCmdResp1+0x112>
  {
    return SDMMC_ERROR_LOCK_UNLOCK_FAILED;
 8007994:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8007998:	e059      	b.n	8007a4e <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_COM_CRC_FAILED) == SDMMC_OCR_COM_CRC_FAILED)
 800799a:	697b      	ldr	r3, [r7, #20]
 800799c:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 80079a0:	2b00      	cmp	r3, #0
 80079a2:	d002      	beq.n	80079aa <SDMMC_GetCmdResp1+0x122>
  {
    return SDMMC_ERROR_COM_CRC_FAILED;
 80079a4:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80079a8:	e051      	b.n	8007a4e <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_ILLEGAL_CMD) == SDMMC_OCR_ILLEGAL_CMD)
 80079aa:	697b      	ldr	r3, [r7, #20]
 80079ac:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80079b0:	2b00      	cmp	r3, #0
 80079b2:	d002      	beq.n	80079ba <SDMMC_GetCmdResp1+0x132>
  {
    return SDMMC_ERROR_ILLEGAL_CMD;
 80079b4:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80079b8:	e049      	b.n	8007a4e <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_CARD_ECC_FAILED) == SDMMC_OCR_CARD_ECC_FAILED)
 80079ba:	697b      	ldr	r3, [r7, #20]
 80079bc:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80079c0:	2b00      	cmp	r3, #0
 80079c2:	d002      	beq.n	80079ca <SDMMC_GetCmdResp1+0x142>
  {
    return SDMMC_ERROR_CARD_ECC_FAILED;
 80079c4:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 80079c8:	e041      	b.n	8007a4e <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_CC_ERROR) == SDMMC_OCR_CC_ERROR)
 80079ca:	697b      	ldr	r3, [r7, #20]
 80079cc:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80079d0:	2b00      	cmp	r3, #0
 80079d2:	d002      	beq.n	80079da <SDMMC_GetCmdResp1+0x152>
  {
    return SDMMC_ERROR_CC_ERR;
 80079d4:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80079d8:	e039      	b.n	8007a4e <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_STREAM_READ_UNDERRUN) == SDMMC_OCR_STREAM_READ_UNDERRUN)
 80079da:	697b      	ldr	r3, [r7, #20]
 80079dc:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80079e0:	2b00      	cmp	r3, #0
 80079e2:	d002      	beq.n	80079ea <SDMMC_GetCmdResp1+0x162>
  {
    return SDMMC_ERROR_STREAM_READ_UNDERRUN;
 80079e4:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 80079e8:	e031      	b.n	8007a4e <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_STREAM_WRITE_OVERRUN) == SDMMC_OCR_STREAM_WRITE_OVERRUN)
 80079ea:	697b      	ldr	r3, [r7, #20]
 80079ec:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80079f0:	2b00      	cmp	r3, #0
 80079f2:	d002      	beq.n	80079fa <SDMMC_GetCmdResp1+0x172>
  {
    return SDMMC_ERROR_STREAM_WRITE_OVERRUN;
 80079f4:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 80079f8:	e029      	b.n	8007a4e <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_CID_CSD_OVERWRITE) == SDMMC_OCR_CID_CSD_OVERWRITE)
 80079fa:	697b      	ldr	r3, [r7, #20]
 80079fc:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8007a00:	2b00      	cmp	r3, #0
 8007a02:	d002      	beq.n	8007a0a <SDMMC_GetCmdResp1+0x182>
  {
    return SDMMC_ERROR_CID_CSD_OVERWRITE;
 8007a04:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 8007a08:	e021      	b.n	8007a4e <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_WP_ERASE_SKIP) == SDMMC_OCR_WP_ERASE_SKIP)
 8007a0a:	697b      	ldr	r3, [r7, #20]
 8007a0c:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8007a10:	2b00      	cmp	r3, #0
 8007a12:	d002      	beq.n	8007a1a <SDMMC_GetCmdResp1+0x192>
  {
    return SDMMC_ERROR_WP_ERASE_SKIP;
 8007a14:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 8007a18:	e019      	b.n	8007a4e <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_CARD_ECC_DISABLED) == SDMMC_OCR_CARD_ECC_DISABLED)
 8007a1a:	697b      	ldr	r3, [r7, #20]
 8007a1c:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8007a20:	2b00      	cmp	r3, #0
 8007a22:	d002      	beq.n	8007a2a <SDMMC_GetCmdResp1+0x1a2>
  {
    return SDMMC_ERROR_CARD_ECC_DISABLED;
 8007a24:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 8007a28:	e011      	b.n	8007a4e <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_ERASE_RESET) == SDMMC_OCR_ERASE_RESET)
 8007a2a:	697b      	ldr	r3, [r7, #20]
 8007a2c:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8007a30:	2b00      	cmp	r3, #0
 8007a32:	d002      	beq.n	8007a3a <SDMMC_GetCmdResp1+0x1b2>
  {
    return SDMMC_ERROR_ERASE_RESET;
 8007a34:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8007a38:	e009      	b.n	8007a4e <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_AKE_SEQ_ERROR) == SDMMC_OCR_AKE_SEQ_ERROR)
 8007a3a:	697b      	ldr	r3, [r7, #20]
 8007a3c:	f003 0308 	and.w	r3, r3, #8
 8007a40:	2b00      	cmp	r3, #0
 8007a42:	d002      	beq.n	8007a4a <SDMMC_GetCmdResp1+0x1c2>
  {
    return SDMMC_ERROR_AKE_SEQ_ERR;
 8007a44:	f44f 0300 	mov.w	r3, #8388608	; 0x800000
 8007a48:	e001      	b.n	8007a4e <SDMMC_GetCmdResp1+0x1c6>
  }
  else
  {
    return SDMMC_ERROR_GENERAL_UNKNOWN_ERR;
 8007a4a:	f44f 3380 	mov.w	r3, #65536	; 0x10000
  }
}
 8007a4e:	4618      	mov	r0, r3
 8007a50:	3720      	adds	r7, #32
 8007a52:	46bd      	mov	sp, r7
 8007a54:	bd80      	pop	{r7, pc}
 8007a56:	bf00      	nop
 8007a58:	20000000 	.word	0x20000000
 8007a5c:	10624dd3 	.word	0x10624dd3
 8007a60:	fdffe008 	.word	0xfdffe008

08007a64 <SDMMC_GetCmdResp2>:
  * @brief  Checks for error conditions for R2 (CID or CSD) response.
  * @param  SDMMCx Pointer to SDMMC register base
  * @retval SD Card error state
  */
uint32_t SDMMC_GetCmdResp2(SDMMC_TypeDef *SDMMCx)
{
 8007a64:	b480      	push	{r7}
 8007a66:	b085      	sub	sp, #20
 8007a68:	af00      	add	r7, sp, #0
 8007a6a:	6078      	str	r0, [r7, #4]
  uint32_t sta_reg;
  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDMMC_CMDTIMEOUT is expressed in ms */
  uint32_t count = SDMMC_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 8007a6c:	4b1f      	ldr	r3, [pc, #124]	; (8007aec <SDMMC_GetCmdResp2+0x88>)
 8007a6e:	681b      	ldr	r3, [r3, #0]
 8007a70:	4a1f      	ldr	r2, [pc, #124]	; (8007af0 <SDMMC_GetCmdResp2+0x8c>)
 8007a72:	fba2 2303 	umull	r2, r3, r2, r3
 8007a76:	0a5b      	lsrs	r3, r3, #9
 8007a78:	f241 3288 	movw	r2, #5000	; 0x1388
 8007a7c:	fb02 f303 	mul.w	r3, r2, r3
 8007a80:	60fb      	str	r3, [r7, #12]
  
  do
  {
    if (count-- == 0U)
 8007a82:	68fb      	ldr	r3, [r7, #12]
 8007a84:	1e5a      	subs	r2, r3, #1
 8007a86:	60fa      	str	r2, [r7, #12]
 8007a88:	2b00      	cmp	r3, #0
 8007a8a:	d102      	bne.n	8007a92 <SDMMC_GetCmdResp2+0x2e>
    {
      return SDMMC_ERROR_TIMEOUT;
 8007a8c:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 8007a90:	e026      	b.n	8007ae0 <SDMMC_GetCmdResp2+0x7c>
    }
    sta_reg = SDMMCx->STA;
 8007a92:	687b      	ldr	r3, [r7, #4]
 8007a94:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007a96:	60bb      	str	r3, [r7, #8]
  }while(((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT)) == 0U) ||
 8007a98:	68bb      	ldr	r3, [r7, #8]
 8007a9a:	f003 0345 	and.w	r3, r3, #69	; 0x45
         ((sta_reg & SDMMC_FLAG_CMDACT) != 0U ));
 8007a9e:	2b00      	cmp	r3, #0
 8007aa0:	d0ef      	beq.n	8007a82 <SDMMC_GetCmdResp2+0x1e>
 8007aa2:	68bb      	ldr	r3, [r7, #8]
 8007aa4:	f403 6300 	and.w	r3, r3, #2048	; 0x800
  }while(((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT)) == 0U) ||
 8007aa8:	2b00      	cmp	r3, #0
 8007aaa:	d1ea      	bne.n	8007a82 <SDMMC_GetCmdResp2+0x1e>
    
  if (__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT))
 8007aac:	687b      	ldr	r3, [r7, #4]
 8007aae:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007ab0:	f003 0304 	and.w	r3, r3, #4
 8007ab4:	2b00      	cmp	r3, #0
 8007ab6:	d004      	beq.n	8007ac2 <SDMMC_GetCmdResp2+0x5e>
  {
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT);
 8007ab8:	687b      	ldr	r3, [r7, #4]
 8007aba:	2204      	movs	r2, #4
 8007abc:	639a      	str	r2, [r3, #56]	; 0x38
    
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 8007abe:	2304      	movs	r3, #4
 8007ac0:	e00e      	b.n	8007ae0 <SDMMC_GetCmdResp2+0x7c>
  }
  else if (__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL))
 8007ac2:	687b      	ldr	r3, [r7, #4]
 8007ac4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007ac6:	f003 0301 	and.w	r3, r3, #1
 8007aca:	2b00      	cmp	r3, #0
 8007acc:	d004      	beq.n	8007ad8 <SDMMC_GetCmdResp2+0x74>
  {
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL);
 8007ace:	687b      	ldr	r3, [r7, #4]
 8007ad0:	2201      	movs	r2, #1
 8007ad2:	639a      	str	r2, [r3, #56]	; 0x38
    
    return SDMMC_ERROR_CMD_CRC_FAIL;
 8007ad4:	2301      	movs	r3, #1
 8007ad6:	e003      	b.n	8007ae0 <SDMMC_GetCmdResp2+0x7c>
  }
  else
  {
    /* No error flag set */
    /* Clear all the static flags */
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_STATIC_CMD_FLAGS);
 8007ad8:	687b      	ldr	r3, [r7, #4]
 8007ada:	22c5      	movs	r2, #197	; 0xc5
 8007adc:	639a      	str	r2, [r3, #56]	; 0x38
  }

  return SDMMC_ERROR_NONE;
 8007ade:	2300      	movs	r3, #0
}
 8007ae0:	4618      	mov	r0, r3
 8007ae2:	3714      	adds	r7, #20
 8007ae4:	46bd      	mov	sp, r7
 8007ae6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007aea:	4770      	bx	lr
 8007aec:	20000000 	.word	0x20000000
 8007af0:	10624dd3 	.word	0x10624dd3

08007af4 <SDMMC_GetCmdResp3>:
  * @brief  Checks for error conditions for R3 (OCR) response.
  * @param  SDMMCx Pointer to SDMMC register base
  * @retval SD Card error state
  */
uint32_t SDMMC_GetCmdResp3(SDMMC_TypeDef *SDMMCx)
{
 8007af4:	b480      	push	{r7}
 8007af6:	b085      	sub	sp, #20
 8007af8:	af00      	add	r7, sp, #0
 8007afa:	6078      	str	r0, [r7, #4]
  uint32_t sta_reg;
  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDMMC_CMDTIMEOUT is expressed in ms */
  uint32_t count = SDMMC_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 8007afc:	4b1a      	ldr	r3, [pc, #104]	; (8007b68 <SDMMC_GetCmdResp3+0x74>)
 8007afe:	681b      	ldr	r3, [r3, #0]
 8007b00:	4a1a      	ldr	r2, [pc, #104]	; (8007b6c <SDMMC_GetCmdResp3+0x78>)
 8007b02:	fba2 2303 	umull	r2, r3, r2, r3
 8007b06:	0a5b      	lsrs	r3, r3, #9
 8007b08:	f241 3288 	movw	r2, #5000	; 0x1388
 8007b0c:	fb02 f303 	mul.w	r3, r2, r3
 8007b10:	60fb      	str	r3, [r7, #12]
  
  do
  {
    if (count-- == 0U)
 8007b12:	68fb      	ldr	r3, [r7, #12]
 8007b14:	1e5a      	subs	r2, r3, #1
 8007b16:	60fa      	str	r2, [r7, #12]
 8007b18:	2b00      	cmp	r3, #0
 8007b1a:	d102      	bne.n	8007b22 <SDMMC_GetCmdResp3+0x2e>
    {
      return SDMMC_ERROR_TIMEOUT;
 8007b1c:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 8007b20:	e01b      	b.n	8007b5a <SDMMC_GetCmdResp3+0x66>
    }
    sta_reg = SDMMCx->STA;
 8007b22:	687b      	ldr	r3, [r7, #4]
 8007b24:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007b26:	60bb      	str	r3, [r7, #8]
  }while(((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT)) == 0U) ||
 8007b28:	68bb      	ldr	r3, [r7, #8]
 8007b2a:	f003 0345 	and.w	r3, r3, #69	; 0x45
         ((sta_reg & SDMMC_FLAG_CMDACT) != 0U ));
 8007b2e:	2b00      	cmp	r3, #0
 8007b30:	d0ef      	beq.n	8007b12 <SDMMC_GetCmdResp3+0x1e>
 8007b32:	68bb      	ldr	r3, [r7, #8]
 8007b34:	f403 6300 	and.w	r3, r3, #2048	; 0x800
  }while(((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT)) == 0U) ||
 8007b38:	2b00      	cmp	r3, #0
 8007b3a:	d1ea      	bne.n	8007b12 <SDMMC_GetCmdResp3+0x1e>
    
  if(__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT))
 8007b3c:	687b      	ldr	r3, [r7, #4]
 8007b3e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007b40:	f003 0304 	and.w	r3, r3, #4
 8007b44:	2b00      	cmp	r3, #0
 8007b46:	d004      	beq.n	8007b52 <SDMMC_GetCmdResp3+0x5e>
  {
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT);
 8007b48:	687b      	ldr	r3, [r7, #4]
 8007b4a:	2204      	movs	r2, #4
 8007b4c:	639a      	str	r2, [r3, #56]	; 0x38
    
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 8007b4e:	2304      	movs	r3, #4
 8007b50:	e003      	b.n	8007b5a <SDMMC_GetCmdResp3+0x66>
  }
  else
  {  
    /* Clear all the static flags */
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_STATIC_CMD_FLAGS);
 8007b52:	687b      	ldr	r3, [r7, #4]
 8007b54:	22c5      	movs	r2, #197	; 0xc5
 8007b56:	639a      	str	r2, [r3, #56]	; 0x38
  }
  
  return SDMMC_ERROR_NONE;
 8007b58:	2300      	movs	r3, #0
}
 8007b5a:	4618      	mov	r0, r3
 8007b5c:	3714      	adds	r7, #20
 8007b5e:	46bd      	mov	sp, r7
 8007b60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007b64:	4770      	bx	lr
 8007b66:	bf00      	nop
 8007b68:	20000000 	.word	0x20000000
 8007b6c:	10624dd3 	.word	0x10624dd3

08007b70 <SDMMC_GetCmdResp6>:
  * @param  pRCA: Pointer to the variable that will contain the SD card relative 
  *         address RCA   
  * @retval SD Card error state
  */
uint32_t SDMMC_GetCmdResp6(SDMMC_TypeDef *SDMMCx, uint8_t SD_CMD, uint16_t *pRCA)
{
 8007b70:	b580      	push	{r7, lr}
 8007b72:	b088      	sub	sp, #32
 8007b74:	af00      	add	r7, sp, #0
 8007b76:	60f8      	str	r0, [r7, #12]
 8007b78:	460b      	mov	r3, r1
 8007b7a:	607a      	str	r2, [r7, #4]
 8007b7c:	72fb      	strb	r3, [r7, #11]
  uint32_t response_r1;
  uint32_t sta_reg;

  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDMMC_CMDTIMEOUT is expressed in ms */
  uint32_t count = SDMMC_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 8007b7e:	4b35      	ldr	r3, [pc, #212]	; (8007c54 <SDMMC_GetCmdResp6+0xe4>)
 8007b80:	681b      	ldr	r3, [r3, #0]
 8007b82:	4a35      	ldr	r2, [pc, #212]	; (8007c58 <SDMMC_GetCmdResp6+0xe8>)
 8007b84:	fba2 2303 	umull	r2, r3, r2, r3
 8007b88:	0a5b      	lsrs	r3, r3, #9
 8007b8a:	f241 3288 	movw	r2, #5000	; 0x1388
 8007b8e:	fb02 f303 	mul.w	r3, r2, r3
 8007b92:	61fb      	str	r3, [r7, #28]
  
  do
  {
    if (count-- == 0U)
 8007b94:	69fb      	ldr	r3, [r7, #28]
 8007b96:	1e5a      	subs	r2, r3, #1
 8007b98:	61fa      	str	r2, [r7, #28]
 8007b9a:	2b00      	cmp	r3, #0
 8007b9c:	d102      	bne.n	8007ba4 <SDMMC_GetCmdResp6+0x34>
    {
      return SDMMC_ERROR_TIMEOUT;
 8007b9e:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 8007ba2:	e052      	b.n	8007c4a <SDMMC_GetCmdResp6+0xda>
    }
    sta_reg = SDMMCx->STA;
 8007ba4:	68fb      	ldr	r3, [r7, #12]
 8007ba6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007ba8:	61bb      	str	r3, [r7, #24]
  }while(((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT)) == 0U) ||
 8007baa:	69bb      	ldr	r3, [r7, #24]
 8007bac:	f003 0345 	and.w	r3, r3, #69	; 0x45
         ((sta_reg & SDMMC_FLAG_CMDACT) != 0U ));
 8007bb0:	2b00      	cmp	r3, #0
 8007bb2:	d0ef      	beq.n	8007b94 <SDMMC_GetCmdResp6+0x24>
 8007bb4:	69bb      	ldr	r3, [r7, #24]
 8007bb6:	f403 6300 	and.w	r3, r3, #2048	; 0x800
  }while(((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT)) == 0U) ||
 8007bba:	2b00      	cmp	r3, #0
 8007bbc:	d1ea      	bne.n	8007b94 <SDMMC_GetCmdResp6+0x24>
    
  if(__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT))
 8007bbe:	68fb      	ldr	r3, [r7, #12]
 8007bc0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007bc2:	f003 0304 	and.w	r3, r3, #4
 8007bc6:	2b00      	cmp	r3, #0
 8007bc8:	d004      	beq.n	8007bd4 <SDMMC_GetCmdResp6+0x64>
  {
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT);
 8007bca:	68fb      	ldr	r3, [r7, #12]
 8007bcc:	2204      	movs	r2, #4
 8007bce:	639a      	str	r2, [r3, #56]	; 0x38
    
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 8007bd0:	2304      	movs	r3, #4
 8007bd2:	e03a      	b.n	8007c4a <SDMMC_GetCmdResp6+0xda>
  }
  else if(__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL))
 8007bd4:	68fb      	ldr	r3, [r7, #12]
 8007bd6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007bd8:	f003 0301 	and.w	r3, r3, #1
 8007bdc:	2b00      	cmp	r3, #0
 8007bde:	d004      	beq.n	8007bea <SDMMC_GetCmdResp6+0x7a>
  {
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL);
 8007be0:	68fb      	ldr	r3, [r7, #12]
 8007be2:	2201      	movs	r2, #1
 8007be4:	639a      	str	r2, [r3, #56]	; 0x38
    
    return SDMMC_ERROR_CMD_CRC_FAIL;
 8007be6:	2301      	movs	r3, #1
 8007be8:	e02f      	b.n	8007c4a <SDMMC_GetCmdResp6+0xda>
  {
    /* Nothing to do */
  }
  
  /* Check response received is of desired command */
  if(SDMMC_GetCommandResponse(SDMMCx) != SD_CMD)
 8007bea:	68f8      	ldr	r0, [r7, #12]
 8007bec:	f7ff fbca 	bl	8007384 <SDMMC_GetCommandResponse>
 8007bf0:	4603      	mov	r3, r0
 8007bf2:	461a      	mov	r2, r3
 8007bf4:	7afb      	ldrb	r3, [r7, #11]
 8007bf6:	4293      	cmp	r3, r2
 8007bf8:	d001      	beq.n	8007bfe <SDMMC_GetCmdResp6+0x8e>
  {
    return SDMMC_ERROR_CMD_CRC_FAIL;
 8007bfa:	2301      	movs	r3, #1
 8007bfc:	e025      	b.n	8007c4a <SDMMC_GetCmdResp6+0xda>
  }
  
  /* Clear all the static flags */
  __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_STATIC_CMD_FLAGS);
 8007bfe:	68fb      	ldr	r3, [r7, #12]
 8007c00:	22c5      	movs	r2, #197	; 0xc5
 8007c02:	639a      	str	r2, [r3, #56]	; 0x38
  
  /* We have received response, retrieve it.  */
  response_r1 = SDMMC_GetResponse(SDMMCx, SDMMC_RESP1);
 8007c04:	2100      	movs	r1, #0
 8007c06:	68f8      	ldr	r0, [r7, #12]
 8007c08:	f7ff fbc9 	bl	800739e <SDMMC_GetResponse>
 8007c0c:	6178      	str	r0, [r7, #20]
  
  if((response_r1 & (SDMMC_R6_GENERAL_UNKNOWN_ERROR | SDMMC_R6_ILLEGAL_CMD | SDMMC_R6_COM_CRC_FAILED)) == SDMMC_ALLZERO)
 8007c0e:	697b      	ldr	r3, [r7, #20]
 8007c10:	f403 4360 	and.w	r3, r3, #57344	; 0xe000
 8007c14:	2b00      	cmp	r3, #0
 8007c16:	d106      	bne.n	8007c26 <SDMMC_GetCmdResp6+0xb6>
  {
    *pRCA = (uint16_t) (response_r1 >> 16);
 8007c18:	697b      	ldr	r3, [r7, #20]
 8007c1a:	0c1b      	lsrs	r3, r3, #16
 8007c1c:	b29a      	uxth	r2, r3
 8007c1e:	687b      	ldr	r3, [r7, #4]
 8007c20:	801a      	strh	r2, [r3, #0]
    
    return SDMMC_ERROR_NONE;
 8007c22:	2300      	movs	r3, #0
 8007c24:	e011      	b.n	8007c4a <SDMMC_GetCmdResp6+0xda>
  }
  else if((response_r1 & SDMMC_R6_ILLEGAL_CMD) == SDMMC_R6_ILLEGAL_CMD)
 8007c26:	697b      	ldr	r3, [r7, #20]
 8007c28:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8007c2c:	2b00      	cmp	r3, #0
 8007c2e:	d002      	beq.n	8007c36 <SDMMC_GetCmdResp6+0xc6>
  {
    return SDMMC_ERROR_ILLEGAL_CMD;
 8007c30:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8007c34:	e009      	b.n	8007c4a <SDMMC_GetCmdResp6+0xda>
  }
  else if((response_r1 & SDMMC_R6_COM_CRC_FAILED) == SDMMC_R6_COM_CRC_FAILED)
 8007c36:	697b      	ldr	r3, [r7, #20]
 8007c38:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8007c3c:	2b00      	cmp	r3, #0
 8007c3e:	d002      	beq.n	8007c46 <SDMMC_GetCmdResp6+0xd6>
  {
    return SDMMC_ERROR_COM_CRC_FAILED;
 8007c40:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8007c44:	e001      	b.n	8007c4a <SDMMC_GetCmdResp6+0xda>
  }
  else
  {
    return SDMMC_ERROR_GENERAL_UNKNOWN_ERR;
 8007c46:	f44f 3380 	mov.w	r3, #65536	; 0x10000
  }
}
 8007c4a:	4618      	mov	r0, r3
 8007c4c:	3720      	adds	r7, #32
 8007c4e:	46bd      	mov	sp, r7
 8007c50:	bd80      	pop	{r7, pc}
 8007c52:	bf00      	nop
 8007c54:	20000000 	.word	0x20000000
 8007c58:	10624dd3 	.word	0x10624dd3

08007c5c <SDMMC_GetCmdResp7>:
  * @brief  Checks for error conditions for R7 response.
  * @param  SDMMCx Pointer to SDMMC register base
  * @retval SD Card error state
  */
uint32_t SDMMC_GetCmdResp7(SDMMC_TypeDef *SDMMCx)
{
 8007c5c:	b480      	push	{r7}
 8007c5e:	b085      	sub	sp, #20
 8007c60:	af00      	add	r7, sp, #0
 8007c62:	6078      	str	r0, [r7, #4]
  uint32_t sta_reg;
  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDMMC_CMDTIMEOUT is expressed in ms */
  uint32_t count = SDMMC_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 8007c64:	4b22      	ldr	r3, [pc, #136]	; (8007cf0 <SDMMC_GetCmdResp7+0x94>)
 8007c66:	681b      	ldr	r3, [r3, #0]
 8007c68:	4a22      	ldr	r2, [pc, #136]	; (8007cf4 <SDMMC_GetCmdResp7+0x98>)
 8007c6a:	fba2 2303 	umull	r2, r3, r2, r3
 8007c6e:	0a5b      	lsrs	r3, r3, #9
 8007c70:	f241 3288 	movw	r2, #5000	; 0x1388
 8007c74:	fb02 f303 	mul.w	r3, r2, r3
 8007c78:	60fb      	str	r3, [r7, #12]
  
  do
  {
    if (count-- == 0U)
 8007c7a:	68fb      	ldr	r3, [r7, #12]
 8007c7c:	1e5a      	subs	r2, r3, #1
 8007c7e:	60fa      	str	r2, [r7, #12]
 8007c80:	2b00      	cmp	r3, #0
 8007c82:	d102      	bne.n	8007c8a <SDMMC_GetCmdResp7+0x2e>
    {
      return SDMMC_ERROR_TIMEOUT;
 8007c84:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 8007c88:	e02c      	b.n	8007ce4 <SDMMC_GetCmdResp7+0x88>
    }
    sta_reg = SDMMCx->STA;
 8007c8a:	687b      	ldr	r3, [r7, #4]
 8007c8c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007c8e:	60bb      	str	r3, [r7, #8]
  }while(((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT)) == 0U) ||
 8007c90:	68bb      	ldr	r3, [r7, #8]
 8007c92:	f003 0345 	and.w	r3, r3, #69	; 0x45
         ((sta_reg & SDMMC_FLAG_CMDACT) != 0U ));
 8007c96:	2b00      	cmp	r3, #0
 8007c98:	d0ef      	beq.n	8007c7a <SDMMC_GetCmdResp7+0x1e>
 8007c9a:	68bb      	ldr	r3, [r7, #8]
 8007c9c:	f403 6300 	and.w	r3, r3, #2048	; 0x800
  }while(((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT)) == 0U) ||
 8007ca0:	2b00      	cmp	r3, #0
 8007ca2:	d1ea      	bne.n	8007c7a <SDMMC_GetCmdResp7+0x1e>
    
  if(__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT))
 8007ca4:	687b      	ldr	r3, [r7, #4]
 8007ca6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007ca8:	f003 0304 	and.w	r3, r3, #4
 8007cac:	2b00      	cmp	r3, #0
 8007cae:	d004      	beq.n	8007cba <SDMMC_GetCmdResp7+0x5e>
  {
    /* Card is SD V2.0 compliant */
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT);
 8007cb0:	687b      	ldr	r3, [r7, #4]
 8007cb2:	2204      	movs	r2, #4
 8007cb4:	639a      	str	r2, [r3, #56]	; 0x38
    
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 8007cb6:	2304      	movs	r3, #4
 8007cb8:	e014      	b.n	8007ce4 <SDMMC_GetCmdResp7+0x88>
  }
  else if(__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL))
 8007cba:	687b      	ldr	r3, [r7, #4]
 8007cbc:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007cbe:	f003 0301 	and.w	r3, r3, #1
 8007cc2:	2b00      	cmp	r3, #0
 8007cc4:	d004      	beq.n	8007cd0 <SDMMC_GetCmdResp7+0x74>
  {
    /* Card is SD V2.0 compliant */
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL);
 8007cc6:	687b      	ldr	r3, [r7, #4]
 8007cc8:	2201      	movs	r2, #1
 8007cca:	639a      	str	r2, [r3, #56]	; 0x38
    
    return SDMMC_ERROR_CMD_CRC_FAIL;
 8007ccc:	2301      	movs	r3, #1
 8007cce:	e009      	b.n	8007ce4 <SDMMC_GetCmdResp7+0x88>
  else
  {
    /* Nothing to do */
  }
  
  if(__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CMDREND))
 8007cd0:	687b      	ldr	r3, [r7, #4]
 8007cd2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007cd4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007cd8:	2b00      	cmp	r3, #0
 8007cda:	d002      	beq.n	8007ce2 <SDMMC_GetCmdResp7+0x86>
  {
    /* Card is SD V2.0 compliant */
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CMDREND);
 8007cdc:	687b      	ldr	r3, [r7, #4]
 8007cde:	2240      	movs	r2, #64	; 0x40
 8007ce0:	639a      	str	r2, [r3, #56]	; 0x38
  }
  
  return SDMMC_ERROR_NONE;
 8007ce2:	2300      	movs	r3, #0
  
}
 8007ce4:	4618      	mov	r0, r3
 8007ce6:	3714      	adds	r7, #20
 8007ce8:	46bd      	mov	sp, r7
 8007cea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007cee:	4770      	bx	lr
 8007cf0:	20000000 	.word	0x20000000
 8007cf4:	10624dd3 	.word	0x10624dd3

08007cf8 <SDMMC_GetCmdError>:
  * @brief  Checks for error conditions for CMD0.
  * @param  SDMMCx Pointer to SDMMC register base
  * @retval SD Card error state
  */
static uint32_t SDMMC_GetCmdError(SDMMC_TypeDef *SDMMCx)
{
 8007cf8:	b480      	push	{r7}
 8007cfa:	b085      	sub	sp, #20
 8007cfc:	af00      	add	r7, sp, #0
 8007cfe:	6078      	str	r0, [r7, #4]
  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDMMC_CMDTIMEOUT is expressed in ms */
  uint32_t count = SDMMC_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 8007d00:	4b11      	ldr	r3, [pc, #68]	; (8007d48 <SDMMC_GetCmdError+0x50>)
 8007d02:	681b      	ldr	r3, [r3, #0]
 8007d04:	4a11      	ldr	r2, [pc, #68]	; (8007d4c <SDMMC_GetCmdError+0x54>)
 8007d06:	fba2 2303 	umull	r2, r3, r2, r3
 8007d0a:	0a5b      	lsrs	r3, r3, #9
 8007d0c:	f241 3288 	movw	r2, #5000	; 0x1388
 8007d10:	fb02 f303 	mul.w	r3, r2, r3
 8007d14:	60fb      	str	r3, [r7, #12]
  
  do
  {
    if (count-- == 0U)
 8007d16:	68fb      	ldr	r3, [r7, #12]
 8007d18:	1e5a      	subs	r2, r3, #1
 8007d1a:	60fa      	str	r2, [r7, #12]
 8007d1c:	2b00      	cmp	r3, #0
 8007d1e:	d102      	bne.n	8007d26 <SDMMC_GetCmdError+0x2e>
    {
      return SDMMC_ERROR_TIMEOUT;
 8007d20:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 8007d24:	e009      	b.n	8007d3a <SDMMC_GetCmdError+0x42>
    }
    
  }while(!__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CMDSENT));
 8007d26:	687b      	ldr	r3, [r7, #4]
 8007d28:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007d2a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8007d2e:	2b00      	cmp	r3, #0
 8007d30:	d0f1      	beq.n	8007d16 <SDMMC_GetCmdError+0x1e>
  
  /* Clear all the static flags */
  __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_STATIC_CMD_FLAGS);
 8007d32:	687b      	ldr	r3, [r7, #4]
 8007d34:	22c5      	movs	r2, #197	; 0xc5
 8007d36:	639a      	str	r2, [r3, #56]	; 0x38
  
  return SDMMC_ERROR_NONE;
 8007d38:	2300      	movs	r3, #0
}
 8007d3a:	4618      	mov	r0, r3
 8007d3c:	3714      	adds	r7, #20
 8007d3e:	46bd      	mov	sp, r7
 8007d40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007d44:	4770      	bx	lr
 8007d46:	bf00      	nop
 8007d48:	20000000 	.word	0x20000000
 8007d4c:	10624dd3 	.word	0x10624dd3

08007d50 <osThreadNew>:
  return (configCPU_CLOCK_HZ);
}

/*---------------------------------------------------------------------------*/

osThreadId_t osThreadNew (osThreadFunc_t func, void *argument, const osThreadAttr_t *attr) {
 8007d50:	b580      	push	{r7, lr}
 8007d52:	b090      	sub	sp, #64	; 0x40
 8007d54:	af04      	add	r7, sp, #16
 8007d56:	60f8      	str	r0, [r7, #12]
 8007d58:	60b9      	str	r1, [r7, #8]
 8007d5a:	607a      	str	r2, [r7, #4]
  uint32_t stack;
  TaskHandle_t hTask;
  UBaseType_t prio;
  int32_t mem;

  hTask = NULL;
 8007d5c:	2300      	movs	r3, #0
 8007d5e:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8007d60:	f3ef 8305 	mrs	r3, IPSR
 8007d64:	61fb      	str	r3, [r7, #28]
  return(result);
 8007d66:	69fb      	ldr	r3, [r7, #28]

  if (!IS_IRQ() && (func != NULL)) {
 8007d68:	2b00      	cmp	r3, #0
 8007d6a:	f040 808f 	bne.w	8007e8c <osThreadNew+0x13c>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8007d6e:	f3ef 8310 	mrs	r3, PRIMASK
 8007d72:	61bb      	str	r3, [r7, #24]
  return(result);
 8007d74:	69bb      	ldr	r3, [r7, #24]
 8007d76:	2b00      	cmp	r3, #0
 8007d78:	d105      	bne.n	8007d86 <osThreadNew+0x36>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 8007d7a:	f3ef 8311 	mrs	r3, BASEPRI
 8007d7e:	617b      	str	r3, [r7, #20]
  return(result);
 8007d80:	697b      	ldr	r3, [r7, #20]
 8007d82:	2b00      	cmp	r3, #0
 8007d84:	d003      	beq.n	8007d8e <osThreadNew+0x3e>
 8007d86:	4b44      	ldr	r3, [pc, #272]	; (8007e98 <osThreadNew+0x148>)
 8007d88:	681b      	ldr	r3, [r3, #0]
 8007d8a:	2b02      	cmp	r3, #2
 8007d8c:	d07e      	beq.n	8007e8c <osThreadNew+0x13c>
 8007d8e:	68fb      	ldr	r3, [r7, #12]
 8007d90:	2b00      	cmp	r3, #0
 8007d92:	d07b      	beq.n	8007e8c <osThreadNew+0x13c>
    stack = configMINIMAL_STACK_SIZE;
 8007d94:	2380      	movs	r3, #128	; 0x80
 8007d96:	62bb      	str	r3, [r7, #40]	; 0x28
    prio  = (UBaseType_t)osPriorityNormal;
 8007d98:	2318      	movs	r3, #24
 8007d9a:	627b      	str	r3, [r7, #36]	; 0x24

    name = NULL;
 8007d9c:	2300      	movs	r3, #0
 8007d9e:	62fb      	str	r3, [r7, #44]	; 0x2c
    mem  = -1;
 8007da0:	f04f 33ff 	mov.w	r3, #4294967295
 8007da4:	623b      	str	r3, [r7, #32]

    if (attr != NULL) {
 8007da6:	687b      	ldr	r3, [r7, #4]
 8007da8:	2b00      	cmp	r3, #0
 8007daa:	d045      	beq.n	8007e38 <osThreadNew+0xe8>
      if (attr->name != NULL) {
 8007dac:	687b      	ldr	r3, [r7, #4]
 8007dae:	681b      	ldr	r3, [r3, #0]
 8007db0:	2b00      	cmp	r3, #0
 8007db2:	d002      	beq.n	8007dba <osThreadNew+0x6a>
        name = attr->name;
 8007db4:	687b      	ldr	r3, [r7, #4]
 8007db6:	681b      	ldr	r3, [r3, #0]
 8007db8:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if (attr->priority != osPriorityNone) {
 8007dba:	687b      	ldr	r3, [r7, #4]
 8007dbc:	699b      	ldr	r3, [r3, #24]
 8007dbe:	2b00      	cmp	r3, #0
 8007dc0:	d002      	beq.n	8007dc8 <osThreadNew+0x78>
        prio = (UBaseType_t)attr->priority;
 8007dc2:	687b      	ldr	r3, [r7, #4]
 8007dc4:	699b      	ldr	r3, [r3, #24]
 8007dc6:	627b      	str	r3, [r7, #36]	; 0x24
      }

      if ((prio < osPriorityIdle) || (prio > osPriorityISR) || ((attr->attr_bits & osThreadJoinable) == osThreadJoinable)) {
 8007dc8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007dca:	2b00      	cmp	r3, #0
 8007dcc:	d008      	beq.n	8007de0 <osThreadNew+0x90>
 8007dce:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007dd0:	2b38      	cmp	r3, #56	; 0x38
 8007dd2:	d805      	bhi.n	8007de0 <osThreadNew+0x90>
 8007dd4:	687b      	ldr	r3, [r7, #4]
 8007dd6:	685b      	ldr	r3, [r3, #4]
 8007dd8:	f003 0301 	and.w	r3, r3, #1
 8007ddc:	2b00      	cmp	r3, #0
 8007dde:	d001      	beq.n	8007de4 <osThreadNew+0x94>
        return (NULL);
 8007de0:	2300      	movs	r3, #0
 8007de2:	e054      	b.n	8007e8e <osThreadNew+0x13e>
      }

      if (attr->stack_size > 0U) {
 8007de4:	687b      	ldr	r3, [r7, #4]
 8007de6:	695b      	ldr	r3, [r3, #20]
 8007de8:	2b00      	cmp	r3, #0
 8007dea:	d003      	beq.n	8007df4 <osThreadNew+0xa4>
        /* In FreeRTOS stack is not in bytes, but in sizeof(StackType_t) which is 4 on ARM ports.       */
        /* Stack size should be therefore 4 byte aligned in order to avoid division caused side effects */
        stack = attr->stack_size / sizeof(StackType_t);
 8007dec:	687b      	ldr	r3, [r7, #4]
 8007dee:	695b      	ldr	r3, [r3, #20]
 8007df0:	089b      	lsrs	r3, r3, #2
 8007df2:	62bb      	str	r3, [r7, #40]	; 0x28
      }

      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 8007df4:	687b      	ldr	r3, [r7, #4]
 8007df6:	689b      	ldr	r3, [r3, #8]
 8007df8:	2b00      	cmp	r3, #0
 8007dfa:	d00e      	beq.n	8007e1a <osThreadNew+0xca>
 8007dfc:	687b      	ldr	r3, [r7, #4]
 8007dfe:	68db      	ldr	r3, [r3, #12]
 8007e00:	2b5b      	cmp	r3, #91	; 0x5b
 8007e02:	d90a      	bls.n	8007e1a <osThreadNew+0xca>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 8007e04:	687b      	ldr	r3, [r7, #4]
 8007e06:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 8007e08:	2b00      	cmp	r3, #0
 8007e0a:	d006      	beq.n	8007e1a <osThreadNew+0xca>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 8007e0c:	687b      	ldr	r3, [r7, #4]
 8007e0e:	695b      	ldr	r3, [r3, #20]
 8007e10:	2b00      	cmp	r3, #0
 8007e12:	d002      	beq.n	8007e1a <osThreadNew+0xca>
        mem = 1;
 8007e14:	2301      	movs	r3, #1
 8007e16:	623b      	str	r3, [r7, #32]
 8007e18:	e010      	b.n	8007e3c <osThreadNew+0xec>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) && (attr->stack_mem == NULL)) {
 8007e1a:	687b      	ldr	r3, [r7, #4]
 8007e1c:	689b      	ldr	r3, [r3, #8]
 8007e1e:	2b00      	cmp	r3, #0
 8007e20:	d10c      	bne.n	8007e3c <osThreadNew+0xec>
 8007e22:	687b      	ldr	r3, [r7, #4]
 8007e24:	68db      	ldr	r3, [r3, #12]
 8007e26:	2b00      	cmp	r3, #0
 8007e28:	d108      	bne.n	8007e3c <osThreadNew+0xec>
 8007e2a:	687b      	ldr	r3, [r7, #4]
 8007e2c:	691b      	ldr	r3, [r3, #16]
 8007e2e:	2b00      	cmp	r3, #0
 8007e30:	d104      	bne.n	8007e3c <osThreadNew+0xec>
          mem = 0;
 8007e32:	2300      	movs	r3, #0
 8007e34:	623b      	str	r3, [r7, #32]
 8007e36:	e001      	b.n	8007e3c <osThreadNew+0xec>
        }
      }
    }
    else {
      mem = 0;
 8007e38:	2300      	movs	r3, #0
 8007e3a:	623b      	str	r3, [r7, #32]
    }

    if (mem == 1) {
 8007e3c:	6a3b      	ldr	r3, [r7, #32]
 8007e3e:	2b01      	cmp	r3, #1
 8007e40:	d110      	bne.n	8007e64 <osThreadNew+0x114>
      hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 8007e42:	687b      	ldr	r3, [r7, #4]
 8007e44:	691b      	ldr	r3, [r3, #16]
                                                                                    (StaticTask_t *)attr->cb_mem);
 8007e46:	687a      	ldr	r2, [r7, #4]
 8007e48:	6892      	ldr	r2, [r2, #8]
      hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 8007e4a:	9202      	str	r2, [sp, #8]
 8007e4c:	9301      	str	r3, [sp, #4]
 8007e4e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007e50:	9300      	str	r3, [sp, #0]
 8007e52:	68bb      	ldr	r3, [r7, #8]
 8007e54:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8007e56:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8007e58:	68f8      	ldr	r0, [r7, #12]
 8007e5a:	f000 fe11 	bl	8008a80 <xTaskCreateStatic>
 8007e5e:	4603      	mov	r3, r0
 8007e60:	613b      	str	r3, [r7, #16]
 8007e62:	e013      	b.n	8007e8c <osThreadNew+0x13c>
    }
    else {
      if (mem == 0) {
 8007e64:	6a3b      	ldr	r3, [r7, #32]
 8007e66:	2b00      	cmp	r3, #0
 8007e68:	d110      	bne.n	8007e8c <osThreadNew+0x13c>
        if (xTaskCreate ((TaskFunction_t)func, name, (uint16_t)stack, argument, prio, &hTask) != pdPASS) {
 8007e6a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007e6c:	b29a      	uxth	r2, r3
 8007e6e:	f107 0310 	add.w	r3, r7, #16
 8007e72:	9301      	str	r3, [sp, #4]
 8007e74:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007e76:	9300      	str	r3, [sp, #0]
 8007e78:	68bb      	ldr	r3, [r7, #8]
 8007e7a:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8007e7c:	68f8      	ldr	r0, [r7, #12]
 8007e7e:	f000 fe62 	bl	8008b46 <xTaskCreate>
 8007e82:	4603      	mov	r3, r0
 8007e84:	2b01      	cmp	r3, #1
 8007e86:	d001      	beq.n	8007e8c <osThreadNew+0x13c>
          hTask = NULL;
 8007e88:	2300      	movs	r3, #0
 8007e8a:	613b      	str	r3, [r7, #16]
        }
      }
    }
  }

  return ((osThreadId_t)hTask);
 8007e8c:	693b      	ldr	r3, [r7, #16]
}
 8007e8e:	4618      	mov	r0, r3
 8007e90:	3730      	adds	r7, #48	; 0x30
 8007e92:	46bd      	mov	sp, r7
 8007e94:	bd80      	pop	{r7, pc}
 8007e96:	bf00      	nop
 8007e98:	20000320 	.word	0x20000320

08007e9c <vApplicationGetIdleTaskMemory>:

/*
  vApplicationGetIdleTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
void vApplicationGetIdleTaskMemory (StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize) {
 8007e9c:	b480      	push	{r7}
 8007e9e:	b085      	sub	sp, #20
 8007ea0:	af00      	add	r7, sp, #0
 8007ea2:	60f8      	str	r0, [r7, #12]
 8007ea4:	60b9      	str	r1, [r7, #8]
 8007ea6:	607a      	str	r2, [r7, #4]
  *ppxIdleTaskTCBBuffer   = &Idle_TCB;
 8007ea8:	68fb      	ldr	r3, [r7, #12]
 8007eaa:	4a07      	ldr	r2, [pc, #28]	; (8007ec8 <vApplicationGetIdleTaskMemory+0x2c>)
 8007eac:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &Idle_Stack[0];
 8007eae:	68bb      	ldr	r3, [r7, #8]
 8007eb0:	4a06      	ldr	r2, [pc, #24]	; (8007ecc <vApplicationGetIdleTaskMemory+0x30>)
 8007eb2:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize   = (uint32_t)configMINIMAL_STACK_SIZE;
 8007eb4:	687b      	ldr	r3, [r7, #4]
 8007eb6:	2280      	movs	r2, #128	; 0x80
 8007eb8:	601a      	str	r2, [r3, #0]
}
 8007eba:	bf00      	nop
 8007ebc:	3714      	adds	r7, #20
 8007ebe:	46bd      	mov	sp, r7
 8007ec0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007ec4:	4770      	bx	lr
 8007ec6:	bf00      	nop
 8007ec8:	20000324 	.word	0x20000324
 8007ecc:	20000380 	.word	0x20000380

08007ed0 <vApplicationGetTimerTaskMemory>:

/*
  vApplicationGetTimerTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
void vApplicationGetTimerTaskMemory (StaticTask_t **ppxTimerTaskTCBBuffer, StackType_t **ppxTimerTaskStackBuffer, uint32_t *pulTimerTaskStackSize) {
 8007ed0:	b480      	push	{r7}
 8007ed2:	b085      	sub	sp, #20
 8007ed4:	af00      	add	r7, sp, #0
 8007ed6:	60f8      	str	r0, [r7, #12]
 8007ed8:	60b9      	str	r1, [r7, #8]
 8007eda:	607a      	str	r2, [r7, #4]
  *ppxTimerTaskTCBBuffer   = &Timer_TCB;
 8007edc:	68fb      	ldr	r3, [r7, #12]
 8007ede:	4a07      	ldr	r2, [pc, #28]	; (8007efc <vApplicationGetTimerTaskMemory+0x2c>)
 8007ee0:	601a      	str	r2, [r3, #0]
  *ppxTimerTaskStackBuffer = &Timer_Stack[0];
 8007ee2:	68bb      	ldr	r3, [r7, #8]
 8007ee4:	4a06      	ldr	r2, [pc, #24]	; (8007f00 <vApplicationGetTimerTaskMemory+0x30>)
 8007ee6:	601a      	str	r2, [r3, #0]
  *pulTimerTaskStackSize   = (uint32_t)configTIMER_TASK_STACK_DEPTH;
 8007ee8:	687b      	ldr	r3, [r7, #4]
 8007eea:	f44f 7280 	mov.w	r2, #256	; 0x100
 8007eee:	601a      	str	r2, [r3, #0]
}
 8007ef0:	bf00      	nop
 8007ef2:	3714      	adds	r7, #20
 8007ef4:	46bd      	mov	sp, r7
 8007ef6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007efa:	4770      	bx	lr
 8007efc:	20000580 	.word	0x20000580
 8007f00:	200005dc 	.word	0x200005dc

08007f04 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 8007f04:	b480      	push	{r7}
 8007f06:	b083      	sub	sp, #12
 8007f08:	af00      	add	r7, sp, #0
 8007f0a:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8007f0c:	687b      	ldr	r3, [r7, #4]
 8007f0e:	f103 0208 	add.w	r2, r3, #8
 8007f12:	687b      	ldr	r3, [r7, #4]
 8007f14:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 8007f16:	687b      	ldr	r3, [r7, #4]
 8007f18:	f04f 32ff 	mov.w	r2, #4294967295
 8007f1c:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8007f1e:	687b      	ldr	r3, [r7, #4]
 8007f20:	f103 0208 	add.w	r2, r3, #8
 8007f24:	687b      	ldr	r3, [r7, #4]
 8007f26:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8007f28:	687b      	ldr	r3, [r7, #4]
 8007f2a:	f103 0208 	add.w	r2, r3, #8
 8007f2e:	687b      	ldr	r3, [r7, #4]
 8007f30:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 8007f32:	687b      	ldr	r3, [r7, #4]
 8007f34:	2200      	movs	r2, #0
 8007f36:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 8007f38:	bf00      	nop
 8007f3a:	370c      	adds	r7, #12
 8007f3c:	46bd      	mov	sp, r7
 8007f3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007f42:	4770      	bx	lr

08007f44 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 8007f44:	b480      	push	{r7}
 8007f46:	b083      	sub	sp, #12
 8007f48:	af00      	add	r7, sp, #0
 8007f4a:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 8007f4c:	687b      	ldr	r3, [r7, #4]
 8007f4e:	2200      	movs	r2, #0
 8007f50:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 8007f52:	bf00      	nop
 8007f54:	370c      	adds	r7, #12
 8007f56:	46bd      	mov	sp, r7
 8007f58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007f5c:	4770      	bx	lr

08007f5e <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8007f5e:	b480      	push	{r7}
 8007f60:	b085      	sub	sp, #20
 8007f62:	af00      	add	r7, sp, #0
 8007f64:	6078      	str	r0, [r7, #4]
 8007f66:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 8007f68:	687b      	ldr	r3, [r7, #4]
 8007f6a:	685b      	ldr	r3, [r3, #4]
 8007f6c:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 8007f6e:	683b      	ldr	r3, [r7, #0]
 8007f70:	68fa      	ldr	r2, [r7, #12]
 8007f72:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 8007f74:	68fb      	ldr	r3, [r7, #12]
 8007f76:	689a      	ldr	r2, [r3, #8]
 8007f78:	683b      	ldr	r3, [r7, #0]
 8007f7a:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 8007f7c:	68fb      	ldr	r3, [r7, #12]
 8007f7e:	689b      	ldr	r3, [r3, #8]
 8007f80:	683a      	ldr	r2, [r7, #0]
 8007f82:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 8007f84:	68fb      	ldr	r3, [r7, #12]
 8007f86:	683a      	ldr	r2, [r7, #0]
 8007f88:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 8007f8a:	683b      	ldr	r3, [r7, #0]
 8007f8c:	687a      	ldr	r2, [r7, #4]
 8007f8e:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8007f90:	687b      	ldr	r3, [r7, #4]
 8007f92:	681b      	ldr	r3, [r3, #0]
 8007f94:	1c5a      	adds	r2, r3, #1
 8007f96:	687b      	ldr	r3, [r7, #4]
 8007f98:	601a      	str	r2, [r3, #0]
}
 8007f9a:	bf00      	nop
 8007f9c:	3714      	adds	r7, #20
 8007f9e:	46bd      	mov	sp, r7
 8007fa0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007fa4:	4770      	bx	lr

08007fa6 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8007fa6:	b480      	push	{r7}
 8007fa8:	b085      	sub	sp, #20
 8007faa:	af00      	add	r7, sp, #0
 8007fac:	6078      	str	r0, [r7, #4]
 8007fae:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 8007fb0:	683b      	ldr	r3, [r7, #0]
 8007fb2:	681b      	ldr	r3, [r3, #0]
 8007fb4:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 8007fb6:	68bb      	ldr	r3, [r7, #8]
 8007fb8:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007fbc:	d103      	bne.n	8007fc6 <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 8007fbe:	687b      	ldr	r3, [r7, #4]
 8007fc0:	691b      	ldr	r3, [r3, #16]
 8007fc2:	60fb      	str	r3, [r7, #12]
 8007fc4:	e00c      	b.n	8007fe0 <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 8007fc6:	687b      	ldr	r3, [r7, #4]
 8007fc8:	3308      	adds	r3, #8
 8007fca:	60fb      	str	r3, [r7, #12]
 8007fcc:	e002      	b.n	8007fd4 <vListInsert+0x2e>
 8007fce:	68fb      	ldr	r3, [r7, #12]
 8007fd0:	685b      	ldr	r3, [r3, #4]
 8007fd2:	60fb      	str	r3, [r7, #12]
 8007fd4:	68fb      	ldr	r3, [r7, #12]
 8007fd6:	685b      	ldr	r3, [r3, #4]
 8007fd8:	681b      	ldr	r3, [r3, #0]
 8007fda:	68ba      	ldr	r2, [r7, #8]
 8007fdc:	429a      	cmp	r2, r3
 8007fde:	d2f6      	bcs.n	8007fce <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 8007fe0:	68fb      	ldr	r3, [r7, #12]
 8007fe2:	685a      	ldr	r2, [r3, #4]
 8007fe4:	683b      	ldr	r3, [r7, #0]
 8007fe6:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 8007fe8:	683b      	ldr	r3, [r7, #0]
 8007fea:	685b      	ldr	r3, [r3, #4]
 8007fec:	683a      	ldr	r2, [r7, #0]
 8007fee:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 8007ff0:	683b      	ldr	r3, [r7, #0]
 8007ff2:	68fa      	ldr	r2, [r7, #12]
 8007ff4:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 8007ff6:	68fb      	ldr	r3, [r7, #12]
 8007ff8:	683a      	ldr	r2, [r7, #0]
 8007ffa:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 8007ffc:	683b      	ldr	r3, [r7, #0]
 8007ffe:	687a      	ldr	r2, [r7, #4]
 8008000:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8008002:	687b      	ldr	r3, [r7, #4]
 8008004:	681b      	ldr	r3, [r3, #0]
 8008006:	1c5a      	adds	r2, r3, #1
 8008008:	687b      	ldr	r3, [r7, #4]
 800800a:	601a      	str	r2, [r3, #0]
}
 800800c:	bf00      	nop
 800800e:	3714      	adds	r7, #20
 8008010:	46bd      	mov	sp, r7
 8008012:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008016:	4770      	bx	lr

08008018 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 8008018:	b480      	push	{r7}
 800801a:	b085      	sub	sp, #20
 800801c:	af00      	add	r7, sp, #0
 800801e:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 8008020:	687b      	ldr	r3, [r7, #4]
 8008022:	691b      	ldr	r3, [r3, #16]
 8008024:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 8008026:	687b      	ldr	r3, [r7, #4]
 8008028:	685b      	ldr	r3, [r3, #4]
 800802a:	687a      	ldr	r2, [r7, #4]
 800802c:	6892      	ldr	r2, [r2, #8]
 800802e:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 8008030:	687b      	ldr	r3, [r7, #4]
 8008032:	689b      	ldr	r3, [r3, #8]
 8008034:	687a      	ldr	r2, [r7, #4]
 8008036:	6852      	ldr	r2, [r2, #4]
 8008038:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 800803a:	68fb      	ldr	r3, [r7, #12]
 800803c:	685b      	ldr	r3, [r3, #4]
 800803e:	687a      	ldr	r2, [r7, #4]
 8008040:	429a      	cmp	r2, r3
 8008042:	d103      	bne.n	800804c <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 8008044:	687b      	ldr	r3, [r7, #4]
 8008046:	689a      	ldr	r2, [r3, #8]
 8008048:	68fb      	ldr	r3, [r7, #12]
 800804a:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 800804c:	687b      	ldr	r3, [r7, #4]
 800804e:	2200      	movs	r2, #0
 8008050:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 8008052:	68fb      	ldr	r3, [r7, #12]
 8008054:	681b      	ldr	r3, [r3, #0]
 8008056:	1e5a      	subs	r2, r3, #1
 8008058:	68fb      	ldr	r3, [r7, #12]
 800805a:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 800805c:	68fb      	ldr	r3, [r7, #12]
 800805e:	681b      	ldr	r3, [r3, #0]
}
 8008060:	4618      	mov	r0, r3
 8008062:	3714      	adds	r7, #20
 8008064:	46bd      	mov	sp, r7
 8008066:	f85d 7b04 	ldr.w	r7, [sp], #4
 800806a:	4770      	bx	lr

0800806c <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 800806c:	b580      	push	{r7, lr}
 800806e:	b084      	sub	sp, #16
 8008070:	af00      	add	r7, sp, #0
 8008072:	6078      	str	r0, [r7, #4]
 8008074:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 8008076:	687b      	ldr	r3, [r7, #4]
 8008078:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 800807a:	68fb      	ldr	r3, [r7, #12]
 800807c:	2b00      	cmp	r3, #0
 800807e:	d10c      	bne.n	800809a <xQueueGenericReset+0x2e>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 8008080:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008084:	b672      	cpsid	i
 8008086:	f383 8811 	msr	BASEPRI, r3
 800808a:	f3bf 8f6f 	isb	sy
 800808e:	f3bf 8f4f 	dsb	sy
 8008092:	b662      	cpsie	i
 8008094:	60bb      	str	r3, [r7, #8]
		"	isb														\n" \
		"	dsb														\n" \
		"	cpsie i													\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 8008096:	bf00      	nop
 8008098:	e7fe      	b.n	8008098 <xQueueGenericReset+0x2c>

	taskENTER_CRITICAL();
 800809a:	f002 f837 	bl	800a10c <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800809e:	68fb      	ldr	r3, [r7, #12]
 80080a0:	681a      	ldr	r2, [r3, #0]
 80080a2:	68fb      	ldr	r3, [r7, #12]
 80080a4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80080a6:	68f9      	ldr	r1, [r7, #12]
 80080a8:	6c09      	ldr	r1, [r1, #64]	; 0x40
 80080aa:	fb01 f303 	mul.w	r3, r1, r3
 80080ae:	441a      	add	r2, r3
 80080b0:	68fb      	ldr	r3, [r7, #12]
 80080b2:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 80080b4:	68fb      	ldr	r3, [r7, #12]
 80080b6:	2200      	movs	r2, #0
 80080b8:	639a      	str	r2, [r3, #56]	; 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 80080ba:	68fb      	ldr	r3, [r7, #12]
 80080bc:	681a      	ldr	r2, [r3, #0]
 80080be:	68fb      	ldr	r3, [r7, #12]
 80080c0:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 80080c2:	68fb      	ldr	r3, [r7, #12]
 80080c4:	681a      	ldr	r2, [r3, #0]
 80080c6:	68fb      	ldr	r3, [r7, #12]
 80080c8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80080ca:	3b01      	subs	r3, #1
 80080cc:	68f9      	ldr	r1, [r7, #12]
 80080ce:	6c09      	ldr	r1, [r1, #64]	; 0x40
 80080d0:	fb01 f303 	mul.w	r3, r1, r3
 80080d4:	441a      	add	r2, r3
 80080d6:	68fb      	ldr	r3, [r7, #12]
 80080d8:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 80080da:	68fb      	ldr	r3, [r7, #12]
 80080dc:	22ff      	movs	r2, #255	; 0xff
 80080de:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 80080e2:	68fb      	ldr	r3, [r7, #12]
 80080e4:	22ff      	movs	r2, #255	; 0xff
 80080e6:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

		if( xNewQueue == pdFALSE )
 80080ea:	683b      	ldr	r3, [r7, #0]
 80080ec:	2b00      	cmp	r3, #0
 80080ee:	d114      	bne.n	800811a <xQueueGenericReset+0xae>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80080f0:	68fb      	ldr	r3, [r7, #12]
 80080f2:	691b      	ldr	r3, [r3, #16]
 80080f4:	2b00      	cmp	r3, #0
 80080f6:	d01a      	beq.n	800812e <xQueueGenericReset+0xc2>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80080f8:	68fb      	ldr	r3, [r7, #12]
 80080fa:	3310      	adds	r3, #16
 80080fc:	4618      	mov	r0, r3
 80080fe:	f001 f8f1 	bl	80092e4 <xTaskRemoveFromEventList>
 8008102:	4603      	mov	r3, r0
 8008104:	2b00      	cmp	r3, #0
 8008106:	d012      	beq.n	800812e <xQueueGenericReset+0xc2>
				{
					queueYIELD_IF_USING_PREEMPTION();
 8008108:	4b0c      	ldr	r3, [pc, #48]	; (800813c <xQueueGenericReset+0xd0>)
 800810a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800810e:	601a      	str	r2, [r3, #0]
 8008110:	f3bf 8f4f 	dsb	sy
 8008114:	f3bf 8f6f 	isb	sy
 8008118:	e009      	b.n	800812e <xQueueGenericReset+0xc2>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 800811a:	68fb      	ldr	r3, [r7, #12]
 800811c:	3310      	adds	r3, #16
 800811e:	4618      	mov	r0, r3
 8008120:	f7ff fef0 	bl	8007f04 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 8008124:	68fb      	ldr	r3, [r7, #12]
 8008126:	3324      	adds	r3, #36	; 0x24
 8008128:	4618      	mov	r0, r3
 800812a:	f7ff feeb 	bl	8007f04 <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 800812e:	f002 f821 	bl	800a174 <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 8008132:	2301      	movs	r3, #1
}
 8008134:	4618      	mov	r0, r3
 8008136:	3710      	adds	r7, #16
 8008138:	46bd      	mov	sp, r7
 800813a:	bd80      	pop	{r7, pc}
 800813c:	e000ed04 	.word	0xe000ed04

08008140 <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 8008140:	b580      	push	{r7, lr}
 8008142:	b08e      	sub	sp, #56	; 0x38
 8008144:	af02      	add	r7, sp, #8
 8008146:	60f8      	str	r0, [r7, #12]
 8008148:	60b9      	str	r1, [r7, #8]
 800814a:	607a      	str	r2, [r7, #4]
 800814c:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 800814e:	68fb      	ldr	r3, [r7, #12]
 8008150:	2b00      	cmp	r3, #0
 8008152:	d10c      	bne.n	800816e <xQueueGenericCreateStatic+0x2e>
	__asm volatile
 8008154:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008158:	b672      	cpsid	i
 800815a:	f383 8811 	msr	BASEPRI, r3
 800815e:	f3bf 8f6f 	isb	sy
 8008162:	f3bf 8f4f 	dsb	sy
 8008166:	b662      	cpsie	i
 8008168:	62bb      	str	r3, [r7, #40]	; 0x28
}
 800816a:	bf00      	nop
 800816c:	e7fe      	b.n	800816c <xQueueGenericCreateStatic+0x2c>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 800816e:	683b      	ldr	r3, [r7, #0]
 8008170:	2b00      	cmp	r3, #0
 8008172:	d10c      	bne.n	800818e <xQueueGenericCreateStatic+0x4e>
	__asm volatile
 8008174:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008178:	b672      	cpsid	i
 800817a:	f383 8811 	msr	BASEPRI, r3
 800817e:	f3bf 8f6f 	isb	sy
 8008182:	f3bf 8f4f 	dsb	sy
 8008186:	b662      	cpsie	i
 8008188:	627b      	str	r3, [r7, #36]	; 0x24
}
 800818a:	bf00      	nop
 800818c:	e7fe      	b.n	800818c <xQueueGenericCreateStatic+0x4c>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 800818e:	687b      	ldr	r3, [r7, #4]
 8008190:	2b00      	cmp	r3, #0
 8008192:	d002      	beq.n	800819a <xQueueGenericCreateStatic+0x5a>
 8008194:	68bb      	ldr	r3, [r7, #8]
 8008196:	2b00      	cmp	r3, #0
 8008198:	d001      	beq.n	800819e <xQueueGenericCreateStatic+0x5e>
 800819a:	2301      	movs	r3, #1
 800819c:	e000      	b.n	80081a0 <xQueueGenericCreateStatic+0x60>
 800819e:	2300      	movs	r3, #0
 80081a0:	2b00      	cmp	r3, #0
 80081a2:	d10c      	bne.n	80081be <xQueueGenericCreateStatic+0x7e>
	__asm volatile
 80081a4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80081a8:	b672      	cpsid	i
 80081aa:	f383 8811 	msr	BASEPRI, r3
 80081ae:	f3bf 8f6f 	isb	sy
 80081b2:	f3bf 8f4f 	dsb	sy
 80081b6:	b662      	cpsie	i
 80081b8:	623b      	str	r3, [r7, #32]
}
 80081ba:	bf00      	nop
 80081bc:	e7fe      	b.n	80081bc <xQueueGenericCreateStatic+0x7c>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 80081be:	687b      	ldr	r3, [r7, #4]
 80081c0:	2b00      	cmp	r3, #0
 80081c2:	d102      	bne.n	80081ca <xQueueGenericCreateStatic+0x8a>
 80081c4:	68bb      	ldr	r3, [r7, #8]
 80081c6:	2b00      	cmp	r3, #0
 80081c8:	d101      	bne.n	80081ce <xQueueGenericCreateStatic+0x8e>
 80081ca:	2301      	movs	r3, #1
 80081cc:	e000      	b.n	80081d0 <xQueueGenericCreateStatic+0x90>
 80081ce:	2300      	movs	r3, #0
 80081d0:	2b00      	cmp	r3, #0
 80081d2:	d10c      	bne.n	80081ee <xQueueGenericCreateStatic+0xae>
	__asm volatile
 80081d4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80081d8:	b672      	cpsid	i
 80081da:	f383 8811 	msr	BASEPRI, r3
 80081de:	f3bf 8f6f 	isb	sy
 80081e2:	f3bf 8f4f 	dsb	sy
 80081e6:	b662      	cpsie	i
 80081e8:	61fb      	str	r3, [r7, #28]
}
 80081ea:	bf00      	nop
 80081ec:	e7fe      	b.n	80081ec <xQueueGenericCreateStatic+0xac>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 80081ee:	2350      	movs	r3, #80	; 0x50
 80081f0:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 80081f2:	697b      	ldr	r3, [r7, #20]
 80081f4:	2b50      	cmp	r3, #80	; 0x50
 80081f6:	d00c      	beq.n	8008212 <xQueueGenericCreateStatic+0xd2>
	__asm volatile
 80081f8:	f04f 0350 	mov.w	r3, #80	; 0x50
 80081fc:	b672      	cpsid	i
 80081fe:	f383 8811 	msr	BASEPRI, r3
 8008202:	f3bf 8f6f 	isb	sy
 8008206:	f3bf 8f4f 	dsb	sy
 800820a:	b662      	cpsie	i
 800820c:	61bb      	str	r3, [r7, #24]
}
 800820e:	bf00      	nop
 8008210:	e7fe      	b.n	8008210 <xQueueGenericCreateStatic+0xd0>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 8008212:	697b      	ldr	r3, [r7, #20]
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8008214:	683b      	ldr	r3, [r7, #0]
 8008216:	62fb      	str	r3, [r7, #44]	; 0x2c

		if( pxNewQueue != NULL )
 8008218:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800821a:	2b00      	cmp	r3, #0
 800821c:	d00d      	beq.n	800823a <xQueueGenericCreateStatic+0xfa>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 800821e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008220:	2201      	movs	r2, #1
 8008222:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8008226:	f897 2038 	ldrb.w	r2, [r7, #56]	; 0x38
 800822a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800822c:	9300      	str	r3, [sp, #0]
 800822e:	4613      	mov	r3, r2
 8008230:	687a      	ldr	r2, [r7, #4]
 8008232:	68b9      	ldr	r1, [r7, #8]
 8008234:	68f8      	ldr	r0, [r7, #12]
 8008236:	f000 f805 	bl	8008244 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 800823a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
	}
 800823c:	4618      	mov	r0, r3
 800823e:	3730      	adds	r7, #48	; 0x30
 8008240:	46bd      	mov	sp, r7
 8008242:	bd80      	pop	{r7, pc}

08008244 <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 8008244:	b580      	push	{r7, lr}
 8008246:	b084      	sub	sp, #16
 8008248:	af00      	add	r7, sp, #0
 800824a:	60f8      	str	r0, [r7, #12]
 800824c:	60b9      	str	r1, [r7, #8]
 800824e:	607a      	str	r2, [r7, #4]
 8008250:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 8008252:	68bb      	ldr	r3, [r7, #8]
 8008254:	2b00      	cmp	r3, #0
 8008256:	d103      	bne.n	8008260 <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 8008258:	69bb      	ldr	r3, [r7, #24]
 800825a:	69ba      	ldr	r2, [r7, #24]
 800825c:	601a      	str	r2, [r3, #0]
 800825e:	e002      	b.n	8008266 <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 8008260:	69bb      	ldr	r3, [r7, #24]
 8008262:	687a      	ldr	r2, [r7, #4]
 8008264:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 8008266:	69bb      	ldr	r3, [r7, #24]
 8008268:	68fa      	ldr	r2, [r7, #12]
 800826a:	63da      	str	r2, [r3, #60]	; 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 800826c:	69bb      	ldr	r3, [r7, #24]
 800826e:	68ba      	ldr	r2, [r7, #8]
 8008270:	641a      	str	r2, [r3, #64]	; 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 8008272:	2101      	movs	r1, #1
 8008274:	69b8      	ldr	r0, [r7, #24]
 8008276:	f7ff fef9 	bl	800806c <xQueueGenericReset>

	#if ( configUSE_TRACE_FACILITY == 1 )
	{
		pxNewQueue->ucQueueType = ucQueueType;
 800827a:	69bb      	ldr	r3, [r7, #24]
 800827c:	78fa      	ldrb	r2, [r7, #3]
 800827e:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 8008282:	bf00      	nop
 8008284:	3710      	adds	r7, #16
 8008286:	46bd      	mov	sp, r7
 8008288:	bd80      	pop	{r7, pc}
	...

0800828c <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 800828c:	b580      	push	{r7, lr}
 800828e:	b08e      	sub	sp, #56	; 0x38
 8008290:	af00      	add	r7, sp, #0
 8008292:	60f8      	str	r0, [r7, #12]
 8008294:	60b9      	str	r1, [r7, #8]
 8008296:	607a      	str	r2, [r7, #4]
 8008298:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 800829a:	2300      	movs	r3, #0
 800829c:	637b      	str	r3, [r7, #52]	; 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 800829e:	68fb      	ldr	r3, [r7, #12]
 80082a0:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 80082a2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80082a4:	2b00      	cmp	r3, #0
 80082a6:	d10c      	bne.n	80082c2 <xQueueGenericSend+0x36>
	__asm volatile
 80082a8:	f04f 0350 	mov.w	r3, #80	; 0x50
 80082ac:	b672      	cpsid	i
 80082ae:	f383 8811 	msr	BASEPRI, r3
 80082b2:	f3bf 8f6f 	isb	sy
 80082b6:	f3bf 8f4f 	dsb	sy
 80082ba:	b662      	cpsie	i
 80082bc:	62bb      	str	r3, [r7, #40]	; 0x28
}
 80082be:	bf00      	nop
 80082c0:	e7fe      	b.n	80082c0 <xQueueGenericSend+0x34>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 80082c2:	68bb      	ldr	r3, [r7, #8]
 80082c4:	2b00      	cmp	r3, #0
 80082c6:	d103      	bne.n	80082d0 <xQueueGenericSend+0x44>
 80082c8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80082ca:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80082cc:	2b00      	cmp	r3, #0
 80082ce:	d101      	bne.n	80082d4 <xQueueGenericSend+0x48>
 80082d0:	2301      	movs	r3, #1
 80082d2:	e000      	b.n	80082d6 <xQueueGenericSend+0x4a>
 80082d4:	2300      	movs	r3, #0
 80082d6:	2b00      	cmp	r3, #0
 80082d8:	d10c      	bne.n	80082f4 <xQueueGenericSend+0x68>
	__asm volatile
 80082da:	f04f 0350 	mov.w	r3, #80	; 0x50
 80082de:	b672      	cpsid	i
 80082e0:	f383 8811 	msr	BASEPRI, r3
 80082e4:	f3bf 8f6f 	isb	sy
 80082e8:	f3bf 8f4f 	dsb	sy
 80082ec:	b662      	cpsie	i
 80082ee:	627b      	str	r3, [r7, #36]	; 0x24
}
 80082f0:	bf00      	nop
 80082f2:	e7fe      	b.n	80082f2 <xQueueGenericSend+0x66>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 80082f4:	683b      	ldr	r3, [r7, #0]
 80082f6:	2b02      	cmp	r3, #2
 80082f8:	d103      	bne.n	8008302 <xQueueGenericSend+0x76>
 80082fa:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80082fc:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80082fe:	2b01      	cmp	r3, #1
 8008300:	d101      	bne.n	8008306 <xQueueGenericSend+0x7a>
 8008302:	2301      	movs	r3, #1
 8008304:	e000      	b.n	8008308 <xQueueGenericSend+0x7c>
 8008306:	2300      	movs	r3, #0
 8008308:	2b00      	cmp	r3, #0
 800830a:	d10c      	bne.n	8008326 <xQueueGenericSend+0x9a>
	__asm volatile
 800830c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008310:	b672      	cpsid	i
 8008312:	f383 8811 	msr	BASEPRI, r3
 8008316:	f3bf 8f6f 	isb	sy
 800831a:	f3bf 8f4f 	dsb	sy
 800831e:	b662      	cpsie	i
 8008320:	623b      	str	r3, [r7, #32]
}
 8008322:	bf00      	nop
 8008324:	e7fe      	b.n	8008324 <xQueueGenericSend+0x98>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8008326:	f001 f9a3 	bl	8009670 <xTaskGetSchedulerState>
 800832a:	4603      	mov	r3, r0
 800832c:	2b00      	cmp	r3, #0
 800832e:	d102      	bne.n	8008336 <xQueueGenericSend+0xaa>
 8008330:	687b      	ldr	r3, [r7, #4]
 8008332:	2b00      	cmp	r3, #0
 8008334:	d101      	bne.n	800833a <xQueueGenericSend+0xae>
 8008336:	2301      	movs	r3, #1
 8008338:	e000      	b.n	800833c <xQueueGenericSend+0xb0>
 800833a:	2300      	movs	r3, #0
 800833c:	2b00      	cmp	r3, #0
 800833e:	d10c      	bne.n	800835a <xQueueGenericSend+0xce>
	__asm volatile
 8008340:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008344:	b672      	cpsid	i
 8008346:	f383 8811 	msr	BASEPRI, r3
 800834a:	f3bf 8f6f 	isb	sy
 800834e:	f3bf 8f4f 	dsb	sy
 8008352:	b662      	cpsie	i
 8008354:	61fb      	str	r3, [r7, #28]
}
 8008356:	bf00      	nop
 8008358:	e7fe      	b.n	8008358 <xQueueGenericSend+0xcc>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 800835a:	f001 fed7 	bl	800a10c <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 800835e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008360:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8008362:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008364:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8008366:	429a      	cmp	r2, r3
 8008368:	d302      	bcc.n	8008370 <xQueueGenericSend+0xe4>
 800836a:	683b      	ldr	r3, [r7, #0]
 800836c:	2b02      	cmp	r3, #2
 800836e:	d129      	bne.n	80083c4 <xQueueGenericSend+0x138>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8008370:	683a      	ldr	r2, [r7, #0]
 8008372:	68b9      	ldr	r1, [r7, #8]
 8008374:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8008376:	f000 fa15 	bl	80087a4 <prvCopyDataToQueue>
 800837a:	62f8      	str	r0, [r7, #44]	; 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800837c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800837e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008380:	2b00      	cmp	r3, #0
 8008382:	d010      	beq.n	80083a6 <xQueueGenericSend+0x11a>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8008384:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008386:	3324      	adds	r3, #36	; 0x24
 8008388:	4618      	mov	r0, r3
 800838a:	f000 ffab 	bl	80092e4 <xTaskRemoveFromEventList>
 800838e:	4603      	mov	r3, r0
 8008390:	2b00      	cmp	r3, #0
 8008392:	d013      	beq.n	80083bc <xQueueGenericSend+0x130>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 8008394:	4b3f      	ldr	r3, [pc, #252]	; (8008494 <xQueueGenericSend+0x208>)
 8008396:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800839a:	601a      	str	r2, [r3, #0]
 800839c:	f3bf 8f4f 	dsb	sy
 80083a0:	f3bf 8f6f 	isb	sy
 80083a4:	e00a      	b.n	80083bc <xQueueGenericSend+0x130>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 80083a6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80083a8:	2b00      	cmp	r3, #0
 80083aa:	d007      	beq.n	80083bc <xQueueGenericSend+0x130>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 80083ac:	4b39      	ldr	r3, [pc, #228]	; (8008494 <xQueueGenericSend+0x208>)
 80083ae:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80083b2:	601a      	str	r2, [r3, #0]
 80083b4:	f3bf 8f4f 	dsb	sy
 80083b8:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 80083bc:	f001 feda 	bl	800a174 <vPortExitCritical>
				return pdPASS;
 80083c0:	2301      	movs	r3, #1
 80083c2:	e063      	b.n	800848c <xQueueGenericSend+0x200>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 80083c4:	687b      	ldr	r3, [r7, #4]
 80083c6:	2b00      	cmp	r3, #0
 80083c8:	d103      	bne.n	80083d2 <xQueueGenericSend+0x146>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 80083ca:	f001 fed3 	bl	800a174 <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 80083ce:	2300      	movs	r3, #0
 80083d0:	e05c      	b.n	800848c <xQueueGenericSend+0x200>
				}
				else if( xEntryTimeSet == pdFALSE )
 80083d2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80083d4:	2b00      	cmp	r3, #0
 80083d6:	d106      	bne.n	80083e6 <xQueueGenericSend+0x15a>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 80083d8:	f107 0314 	add.w	r3, r7, #20
 80083dc:	4618      	mov	r0, r3
 80083de:	f000 ffe7 	bl	80093b0 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 80083e2:	2301      	movs	r3, #1
 80083e4:	637b      	str	r3, [r7, #52]	; 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 80083e6:	f001 fec5 	bl	800a174 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 80083ea:	f000 fd5d 	bl	8008ea8 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 80083ee:	f001 fe8d 	bl	800a10c <vPortEnterCritical>
 80083f2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80083f4:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 80083f8:	b25b      	sxtb	r3, r3
 80083fa:	f1b3 3fff 	cmp.w	r3, #4294967295
 80083fe:	d103      	bne.n	8008408 <xQueueGenericSend+0x17c>
 8008400:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008402:	2200      	movs	r2, #0
 8008404:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8008408:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800840a:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800840e:	b25b      	sxtb	r3, r3
 8008410:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008414:	d103      	bne.n	800841e <xQueueGenericSend+0x192>
 8008416:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008418:	2200      	movs	r2, #0
 800841a:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800841e:	f001 fea9 	bl	800a174 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8008422:	1d3a      	adds	r2, r7, #4
 8008424:	f107 0314 	add.w	r3, r7, #20
 8008428:	4611      	mov	r1, r2
 800842a:	4618      	mov	r0, r3
 800842c:	f000 ffd6 	bl	80093dc <xTaskCheckForTimeOut>
 8008430:	4603      	mov	r3, r0
 8008432:	2b00      	cmp	r3, #0
 8008434:	d124      	bne.n	8008480 <xQueueGenericSend+0x1f4>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 8008436:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8008438:	f000 faac 	bl	8008994 <prvIsQueueFull>
 800843c:	4603      	mov	r3, r0
 800843e:	2b00      	cmp	r3, #0
 8008440:	d018      	beq.n	8008474 <xQueueGenericSend+0x1e8>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 8008442:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008444:	3310      	adds	r3, #16
 8008446:	687a      	ldr	r2, [r7, #4]
 8008448:	4611      	mov	r1, r2
 800844a:	4618      	mov	r0, r3
 800844c:	f000 fef6 	bl	800923c <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 8008450:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8008452:	f000 fa37 	bl	80088c4 <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 8008456:	f000 fd35 	bl	8008ec4 <xTaskResumeAll>
 800845a:	4603      	mov	r3, r0
 800845c:	2b00      	cmp	r3, #0
 800845e:	f47f af7c 	bne.w	800835a <xQueueGenericSend+0xce>
				{
					portYIELD_WITHIN_API();
 8008462:	4b0c      	ldr	r3, [pc, #48]	; (8008494 <xQueueGenericSend+0x208>)
 8008464:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8008468:	601a      	str	r2, [r3, #0]
 800846a:	f3bf 8f4f 	dsb	sy
 800846e:	f3bf 8f6f 	isb	sy
 8008472:	e772      	b.n	800835a <xQueueGenericSend+0xce>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 8008474:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8008476:	f000 fa25 	bl	80088c4 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800847a:	f000 fd23 	bl	8008ec4 <xTaskResumeAll>
 800847e:	e76c      	b.n	800835a <xQueueGenericSend+0xce>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 8008480:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8008482:	f000 fa1f 	bl	80088c4 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8008486:	f000 fd1d 	bl	8008ec4 <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 800848a:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 800848c:	4618      	mov	r0, r3
 800848e:	3738      	adds	r7, #56	; 0x38
 8008490:	46bd      	mov	sp, r7
 8008492:	bd80      	pop	{r7, pc}
 8008494:	e000ed04 	.word	0xe000ed04

08008498 <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 8008498:	b580      	push	{r7, lr}
 800849a:	b08e      	sub	sp, #56	; 0x38
 800849c:	af00      	add	r7, sp, #0
 800849e:	60f8      	str	r0, [r7, #12]
 80084a0:	60b9      	str	r1, [r7, #8]
 80084a2:	607a      	str	r2, [r7, #4]
 80084a4:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 80084a6:	68fb      	ldr	r3, [r7, #12]
 80084a8:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 80084aa:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80084ac:	2b00      	cmp	r3, #0
 80084ae:	d10c      	bne.n	80084ca <xQueueGenericSendFromISR+0x32>
	__asm volatile
 80084b0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80084b4:	b672      	cpsid	i
 80084b6:	f383 8811 	msr	BASEPRI, r3
 80084ba:	f3bf 8f6f 	isb	sy
 80084be:	f3bf 8f4f 	dsb	sy
 80084c2:	b662      	cpsie	i
 80084c4:	627b      	str	r3, [r7, #36]	; 0x24
}
 80084c6:	bf00      	nop
 80084c8:	e7fe      	b.n	80084c8 <xQueueGenericSendFromISR+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 80084ca:	68bb      	ldr	r3, [r7, #8]
 80084cc:	2b00      	cmp	r3, #0
 80084ce:	d103      	bne.n	80084d8 <xQueueGenericSendFromISR+0x40>
 80084d0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80084d2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80084d4:	2b00      	cmp	r3, #0
 80084d6:	d101      	bne.n	80084dc <xQueueGenericSendFromISR+0x44>
 80084d8:	2301      	movs	r3, #1
 80084da:	e000      	b.n	80084de <xQueueGenericSendFromISR+0x46>
 80084dc:	2300      	movs	r3, #0
 80084de:	2b00      	cmp	r3, #0
 80084e0:	d10c      	bne.n	80084fc <xQueueGenericSendFromISR+0x64>
	__asm volatile
 80084e2:	f04f 0350 	mov.w	r3, #80	; 0x50
 80084e6:	b672      	cpsid	i
 80084e8:	f383 8811 	msr	BASEPRI, r3
 80084ec:	f3bf 8f6f 	isb	sy
 80084f0:	f3bf 8f4f 	dsb	sy
 80084f4:	b662      	cpsie	i
 80084f6:	623b      	str	r3, [r7, #32]
}
 80084f8:	bf00      	nop
 80084fa:	e7fe      	b.n	80084fa <xQueueGenericSendFromISR+0x62>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 80084fc:	683b      	ldr	r3, [r7, #0]
 80084fe:	2b02      	cmp	r3, #2
 8008500:	d103      	bne.n	800850a <xQueueGenericSendFromISR+0x72>
 8008502:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008504:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8008506:	2b01      	cmp	r3, #1
 8008508:	d101      	bne.n	800850e <xQueueGenericSendFromISR+0x76>
 800850a:	2301      	movs	r3, #1
 800850c:	e000      	b.n	8008510 <xQueueGenericSendFromISR+0x78>
 800850e:	2300      	movs	r3, #0
 8008510:	2b00      	cmp	r3, #0
 8008512:	d10c      	bne.n	800852e <xQueueGenericSendFromISR+0x96>
	__asm volatile
 8008514:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008518:	b672      	cpsid	i
 800851a:	f383 8811 	msr	BASEPRI, r3
 800851e:	f3bf 8f6f 	isb	sy
 8008522:	f3bf 8f4f 	dsb	sy
 8008526:	b662      	cpsie	i
 8008528:	61fb      	str	r3, [r7, #28]
}
 800852a:	bf00      	nop
 800852c:	e7fe      	b.n	800852c <xQueueGenericSendFromISR+0x94>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 800852e:	f001 fed5 	bl	800a2dc <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 8008532:	f3ef 8211 	mrs	r2, BASEPRI
 8008536:	f04f 0350 	mov.w	r3, #80	; 0x50
 800853a:	b672      	cpsid	i
 800853c:	f383 8811 	msr	BASEPRI, r3
 8008540:	f3bf 8f6f 	isb	sy
 8008544:	f3bf 8f4f 	dsb	sy
 8008548:	b662      	cpsie	i
 800854a:	61ba      	str	r2, [r7, #24]
 800854c:	617b      	str	r3, [r7, #20]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 800854e:	69bb      	ldr	r3, [r7, #24]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8008550:	62fb      	str	r3, [r7, #44]	; 0x2c
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8008552:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008554:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8008556:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008558:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800855a:	429a      	cmp	r2, r3
 800855c:	d302      	bcc.n	8008564 <xQueueGenericSendFromISR+0xcc>
 800855e:	683b      	ldr	r3, [r7, #0]
 8008560:	2b02      	cmp	r3, #2
 8008562:	d12c      	bne.n	80085be <xQueueGenericSendFromISR+0x126>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 8008564:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008566:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800856a:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 800856e:	683a      	ldr	r2, [r7, #0]
 8008570:	68b9      	ldr	r1, [r7, #8]
 8008572:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8008574:	f000 f916 	bl	80087a4 <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 8008578:	f997 302b 	ldrsb.w	r3, [r7, #43]	; 0x2b
 800857c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008580:	d112      	bne.n	80085a8 <xQueueGenericSendFromISR+0x110>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8008582:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008584:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008586:	2b00      	cmp	r3, #0
 8008588:	d016      	beq.n	80085b8 <xQueueGenericSendFromISR+0x120>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800858a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800858c:	3324      	adds	r3, #36	; 0x24
 800858e:	4618      	mov	r0, r3
 8008590:	f000 fea8 	bl	80092e4 <xTaskRemoveFromEventList>
 8008594:	4603      	mov	r3, r0
 8008596:	2b00      	cmp	r3, #0
 8008598:	d00e      	beq.n	80085b8 <xQueueGenericSendFromISR+0x120>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 800859a:	687b      	ldr	r3, [r7, #4]
 800859c:	2b00      	cmp	r3, #0
 800859e:	d00b      	beq.n	80085b8 <xQueueGenericSendFromISR+0x120>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 80085a0:	687b      	ldr	r3, [r7, #4]
 80085a2:	2201      	movs	r2, #1
 80085a4:	601a      	str	r2, [r3, #0]
 80085a6:	e007      	b.n	80085b8 <xQueueGenericSendFromISR+0x120>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 80085a8:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 80085ac:	3301      	adds	r3, #1
 80085ae:	b2db      	uxtb	r3, r3
 80085b0:	b25a      	sxtb	r2, r3
 80085b2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80085b4:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
			}

			xReturn = pdPASS;
 80085b8:	2301      	movs	r3, #1
 80085ba:	637b      	str	r3, [r7, #52]	; 0x34
		{
 80085bc:	e001      	b.n	80085c2 <xQueueGenericSendFromISR+0x12a>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 80085be:	2300      	movs	r3, #0
 80085c0:	637b      	str	r3, [r7, #52]	; 0x34
 80085c2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80085c4:	613b      	str	r3, [r7, #16]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 80085c6:	693b      	ldr	r3, [r7, #16]
 80085c8:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 80085cc:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 80085ce:	6b7b      	ldr	r3, [r7, #52]	; 0x34
}
 80085d0:	4618      	mov	r0, r3
 80085d2:	3738      	adds	r7, #56	; 0x38
 80085d4:	46bd      	mov	sp, r7
 80085d6:	bd80      	pop	{r7, pc}

080085d8 <xQueueReceive>:
	return xReturn;
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 80085d8:	b580      	push	{r7, lr}
 80085da:	b08c      	sub	sp, #48	; 0x30
 80085dc:	af00      	add	r7, sp, #0
 80085de:	60f8      	str	r0, [r7, #12]
 80085e0:	60b9      	str	r1, [r7, #8]
 80085e2:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 80085e4:	2300      	movs	r3, #0
 80085e6:	62fb      	str	r3, [r7, #44]	; 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 80085e8:	68fb      	ldr	r3, [r7, #12]
 80085ea:	62bb      	str	r3, [r7, #40]	; 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 80085ec:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80085ee:	2b00      	cmp	r3, #0
 80085f0:	d10c      	bne.n	800860c <xQueueReceive+0x34>
	__asm volatile
 80085f2:	f04f 0350 	mov.w	r3, #80	; 0x50
 80085f6:	b672      	cpsid	i
 80085f8:	f383 8811 	msr	BASEPRI, r3
 80085fc:	f3bf 8f6f 	isb	sy
 8008600:	f3bf 8f4f 	dsb	sy
 8008604:	b662      	cpsie	i
 8008606:	623b      	str	r3, [r7, #32]
}
 8008608:	bf00      	nop
 800860a:	e7fe      	b.n	800860a <xQueueReceive+0x32>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800860c:	68bb      	ldr	r3, [r7, #8]
 800860e:	2b00      	cmp	r3, #0
 8008610:	d103      	bne.n	800861a <xQueueReceive+0x42>
 8008612:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008614:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008616:	2b00      	cmp	r3, #0
 8008618:	d101      	bne.n	800861e <xQueueReceive+0x46>
 800861a:	2301      	movs	r3, #1
 800861c:	e000      	b.n	8008620 <xQueueReceive+0x48>
 800861e:	2300      	movs	r3, #0
 8008620:	2b00      	cmp	r3, #0
 8008622:	d10c      	bne.n	800863e <xQueueReceive+0x66>
	__asm volatile
 8008624:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008628:	b672      	cpsid	i
 800862a:	f383 8811 	msr	BASEPRI, r3
 800862e:	f3bf 8f6f 	isb	sy
 8008632:	f3bf 8f4f 	dsb	sy
 8008636:	b662      	cpsie	i
 8008638:	61fb      	str	r3, [r7, #28]
}
 800863a:	bf00      	nop
 800863c:	e7fe      	b.n	800863c <xQueueReceive+0x64>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800863e:	f001 f817 	bl	8009670 <xTaskGetSchedulerState>
 8008642:	4603      	mov	r3, r0
 8008644:	2b00      	cmp	r3, #0
 8008646:	d102      	bne.n	800864e <xQueueReceive+0x76>
 8008648:	687b      	ldr	r3, [r7, #4]
 800864a:	2b00      	cmp	r3, #0
 800864c:	d101      	bne.n	8008652 <xQueueReceive+0x7a>
 800864e:	2301      	movs	r3, #1
 8008650:	e000      	b.n	8008654 <xQueueReceive+0x7c>
 8008652:	2300      	movs	r3, #0
 8008654:	2b00      	cmp	r3, #0
 8008656:	d10c      	bne.n	8008672 <xQueueReceive+0x9a>
	__asm volatile
 8008658:	f04f 0350 	mov.w	r3, #80	; 0x50
 800865c:	b672      	cpsid	i
 800865e:	f383 8811 	msr	BASEPRI, r3
 8008662:	f3bf 8f6f 	isb	sy
 8008666:	f3bf 8f4f 	dsb	sy
 800866a:	b662      	cpsie	i
 800866c:	61bb      	str	r3, [r7, #24]
}
 800866e:	bf00      	nop
 8008670:	e7fe      	b.n	8008670 <xQueueReceive+0x98>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8008672:	f001 fd4b 	bl	800a10c <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8008676:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008678:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800867a:	627b      	str	r3, [r7, #36]	; 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800867c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800867e:	2b00      	cmp	r3, #0
 8008680:	d01f      	beq.n	80086c2 <xQueueReceive+0xea>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 8008682:	68b9      	ldr	r1, [r7, #8]
 8008684:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8008686:	f000 f8f7 	bl	8008878 <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 800868a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800868c:	1e5a      	subs	r2, r3, #1
 800868e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008690:	639a      	str	r2, [r3, #56]	; 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8008692:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008694:	691b      	ldr	r3, [r3, #16]
 8008696:	2b00      	cmp	r3, #0
 8008698:	d00f      	beq.n	80086ba <xQueueReceive+0xe2>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800869a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800869c:	3310      	adds	r3, #16
 800869e:	4618      	mov	r0, r3
 80086a0:	f000 fe20 	bl	80092e4 <xTaskRemoveFromEventList>
 80086a4:	4603      	mov	r3, r0
 80086a6:	2b00      	cmp	r3, #0
 80086a8:	d007      	beq.n	80086ba <xQueueReceive+0xe2>
					{
						queueYIELD_IF_USING_PREEMPTION();
 80086aa:	4b3d      	ldr	r3, [pc, #244]	; (80087a0 <xQueueReceive+0x1c8>)
 80086ac:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80086b0:	601a      	str	r2, [r3, #0]
 80086b2:	f3bf 8f4f 	dsb	sy
 80086b6:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 80086ba:	f001 fd5b 	bl	800a174 <vPortExitCritical>
				return pdPASS;
 80086be:	2301      	movs	r3, #1
 80086c0:	e069      	b.n	8008796 <xQueueReceive+0x1be>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 80086c2:	687b      	ldr	r3, [r7, #4]
 80086c4:	2b00      	cmp	r3, #0
 80086c6:	d103      	bne.n	80086d0 <xQueueReceive+0xf8>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 80086c8:	f001 fd54 	bl	800a174 <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 80086cc:	2300      	movs	r3, #0
 80086ce:	e062      	b.n	8008796 <xQueueReceive+0x1be>
				}
				else if( xEntryTimeSet == pdFALSE )
 80086d0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80086d2:	2b00      	cmp	r3, #0
 80086d4:	d106      	bne.n	80086e4 <xQueueReceive+0x10c>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 80086d6:	f107 0310 	add.w	r3, r7, #16
 80086da:	4618      	mov	r0, r3
 80086dc:	f000 fe68 	bl	80093b0 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 80086e0:	2301      	movs	r3, #1
 80086e2:	62fb      	str	r3, [r7, #44]	; 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 80086e4:	f001 fd46 	bl	800a174 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 80086e8:	f000 fbde 	bl	8008ea8 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 80086ec:	f001 fd0e 	bl	800a10c <vPortEnterCritical>
 80086f0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80086f2:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 80086f6:	b25b      	sxtb	r3, r3
 80086f8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80086fc:	d103      	bne.n	8008706 <xQueueReceive+0x12e>
 80086fe:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008700:	2200      	movs	r2, #0
 8008702:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8008706:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008708:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800870c:	b25b      	sxtb	r3, r3
 800870e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008712:	d103      	bne.n	800871c <xQueueReceive+0x144>
 8008714:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008716:	2200      	movs	r2, #0
 8008718:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800871c:	f001 fd2a 	bl	800a174 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8008720:	1d3a      	adds	r2, r7, #4
 8008722:	f107 0310 	add.w	r3, r7, #16
 8008726:	4611      	mov	r1, r2
 8008728:	4618      	mov	r0, r3
 800872a:	f000 fe57 	bl	80093dc <xTaskCheckForTimeOut>
 800872e:	4603      	mov	r3, r0
 8008730:	2b00      	cmp	r3, #0
 8008732:	d123      	bne.n	800877c <xQueueReceive+0x1a4>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8008734:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8008736:	f000 f917 	bl	8008968 <prvIsQueueEmpty>
 800873a:	4603      	mov	r3, r0
 800873c:	2b00      	cmp	r3, #0
 800873e:	d017      	beq.n	8008770 <xQueueReceive+0x198>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8008740:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008742:	3324      	adds	r3, #36	; 0x24
 8008744:	687a      	ldr	r2, [r7, #4]
 8008746:	4611      	mov	r1, r2
 8008748:	4618      	mov	r0, r3
 800874a:	f000 fd77 	bl	800923c <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 800874e:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8008750:	f000 f8b8 	bl	80088c4 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 8008754:	f000 fbb6 	bl	8008ec4 <xTaskResumeAll>
 8008758:	4603      	mov	r3, r0
 800875a:	2b00      	cmp	r3, #0
 800875c:	d189      	bne.n	8008672 <xQueueReceive+0x9a>
				{
					portYIELD_WITHIN_API();
 800875e:	4b10      	ldr	r3, [pc, #64]	; (80087a0 <xQueueReceive+0x1c8>)
 8008760:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8008764:	601a      	str	r2, [r3, #0]
 8008766:	f3bf 8f4f 	dsb	sy
 800876a:	f3bf 8f6f 	isb	sy
 800876e:	e780      	b.n	8008672 <xQueueReceive+0x9a>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 8008770:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8008772:	f000 f8a7 	bl	80088c4 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8008776:	f000 fba5 	bl	8008ec4 <xTaskResumeAll>
 800877a:	e77a      	b.n	8008672 <xQueueReceive+0x9a>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 800877c:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800877e:	f000 f8a1 	bl	80088c4 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8008782:	f000 fb9f 	bl	8008ec4 <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8008786:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8008788:	f000 f8ee 	bl	8008968 <prvIsQueueEmpty>
 800878c:	4603      	mov	r3, r0
 800878e:	2b00      	cmp	r3, #0
 8008790:	f43f af6f 	beq.w	8008672 <xQueueReceive+0x9a>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 8008794:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 8008796:	4618      	mov	r0, r3
 8008798:	3730      	adds	r7, #48	; 0x30
 800879a:	46bd      	mov	sp, r7
 800879c:	bd80      	pop	{r7, pc}
 800879e:	bf00      	nop
 80087a0:	e000ed04 	.word	0xe000ed04

080087a4 <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 80087a4:	b580      	push	{r7, lr}
 80087a6:	b086      	sub	sp, #24
 80087a8:	af00      	add	r7, sp, #0
 80087aa:	60f8      	str	r0, [r7, #12]
 80087ac:	60b9      	str	r1, [r7, #8]
 80087ae:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 80087b0:	2300      	movs	r3, #0
 80087b2:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 80087b4:	68fb      	ldr	r3, [r7, #12]
 80087b6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80087b8:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 80087ba:	68fb      	ldr	r3, [r7, #12]
 80087bc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80087be:	2b00      	cmp	r3, #0
 80087c0:	d10d      	bne.n	80087de <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 80087c2:	68fb      	ldr	r3, [r7, #12]
 80087c4:	681b      	ldr	r3, [r3, #0]
 80087c6:	2b00      	cmp	r3, #0
 80087c8:	d14d      	bne.n	8008866 <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 80087ca:	68fb      	ldr	r3, [r7, #12]
 80087cc:	689b      	ldr	r3, [r3, #8]
 80087ce:	4618      	mov	r0, r3
 80087d0:	f000 ff6c 	bl	80096ac <xTaskPriorityDisinherit>
 80087d4:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 80087d6:	68fb      	ldr	r3, [r7, #12]
 80087d8:	2200      	movs	r2, #0
 80087da:	609a      	str	r2, [r3, #8]
 80087dc:	e043      	b.n	8008866 <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 80087de:	687b      	ldr	r3, [r7, #4]
 80087e0:	2b00      	cmp	r3, #0
 80087e2:	d119      	bne.n	8008818 <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 80087e4:	68fb      	ldr	r3, [r7, #12]
 80087e6:	6858      	ldr	r0, [r3, #4]
 80087e8:	68fb      	ldr	r3, [r7, #12]
 80087ea:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80087ec:	461a      	mov	r2, r3
 80087ee:	68b9      	ldr	r1, [r7, #8]
 80087f0:	f004 fcc2 	bl	800d178 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 80087f4:	68fb      	ldr	r3, [r7, #12]
 80087f6:	685a      	ldr	r2, [r3, #4]
 80087f8:	68fb      	ldr	r3, [r7, #12]
 80087fa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80087fc:	441a      	add	r2, r3
 80087fe:	68fb      	ldr	r3, [r7, #12]
 8008800:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8008802:	68fb      	ldr	r3, [r7, #12]
 8008804:	685a      	ldr	r2, [r3, #4]
 8008806:	68fb      	ldr	r3, [r7, #12]
 8008808:	689b      	ldr	r3, [r3, #8]
 800880a:	429a      	cmp	r2, r3
 800880c:	d32b      	bcc.n	8008866 <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 800880e:	68fb      	ldr	r3, [r7, #12]
 8008810:	681a      	ldr	r2, [r3, #0]
 8008812:	68fb      	ldr	r3, [r7, #12]
 8008814:	605a      	str	r2, [r3, #4]
 8008816:	e026      	b.n	8008866 <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 8008818:	68fb      	ldr	r3, [r7, #12]
 800881a:	68d8      	ldr	r0, [r3, #12]
 800881c:	68fb      	ldr	r3, [r7, #12]
 800881e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008820:	461a      	mov	r2, r3
 8008822:	68b9      	ldr	r1, [r7, #8]
 8008824:	f004 fca8 	bl	800d178 <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 8008828:	68fb      	ldr	r3, [r7, #12]
 800882a:	68da      	ldr	r2, [r3, #12]
 800882c:	68fb      	ldr	r3, [r7, #12]
 800882e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008830:	425b      	negs	r3, r3
 8008832:	441a      	add	r2, r3
 8008834:	68fb      	ldr	r3, [r7, #12]
 8008836:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8008838:	68fb      	ldr	r3, [r7, #12]
 800883a:	68da      	ldr	r2, [r3, #12]
 800883c:	68fb      	ldr	r3, [r7, #12]
 800883e:	681b      	ldr	r3, [r3, #0]
 8008840:	429a      	cmp	r2, r3
 8008842:	d207      	bcs.n	8008854 <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 8008844:	68fb      	ldr	r3, [r7, #12]
 8008846:	689a      	ldr	r2, [r3, #8]
 8008848:	68fb      	ldr	r3, [r7, #12]
 800884a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800884c:	425b      	negs	r3, r3
 800884e:	441a      	add	r2, r3
 8008850:	68fb      	ldr	r3, [r7, #12]
 8008852:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 8008854:	687b      	ldr	r3, [r7, #4]
 8008856:	2b02      	cmp	r3, #2
 8008858:	d105      	bne.n	8008866 <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800885a:	693b      	ldr	r3, [r7, #16]
 800885c:	2b00      	cmp	r3, #0
 800885e:	d002      	beq.n	8008866 <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 8008860:	693b      	ldr	r3, [r7, #16]
 8008862:	3b01      	subs	r3, #1
 8008864:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 8008866:	693b      	ldr	r3, [r7, #16]
 8008868:	1c5a      	adds	r2, r3, #1
 800886a:	68fb      	ldr	r3, [r7, #12]
 800886c:	639a      	str	r2, [r3, #56]	; 0x38

	return xReturn;
 800886e:	697b      	ldr	r3, [r7, #20]
}
 8008870:	4618      	mov	r0, r3
 8008872:	3718      	adds	r7, #24
 8008874:	46bd      	mov	sp, r7
 8008876:	bd80      	pop	{r7, pc}

08008878 <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 8008878:	b580      	push	{r7, lr}
 800887a:	b082      	sub	sp, #8
 800887c:	af00      	add	r7, sp, #0
 800887e:	6078      	str	r0, [r7, #4]
 8008880:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 8008882:	687b      	ldr	r3, [r7, #4]
 8008884:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008886:	2b00      	cmp	r3, #0
 8008888:	d018      	beq.n	80088bc <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 800888a:	687b      	ldr	r3, [r7, #4]
 800888c:	68da      	ldr	r2, [r3, #12]
 800888e:	687b      	ldr	r3, [r7, #4]
 8008890:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008892:	441a      	add	r2, r3
 8008894:	687b      	ldr	r3, [r7, #4]
 8008896:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 8008898:	687b      	ldr	r3, [r7, #4]
 800889a:	68da      	ldr	r2, [r3, #12]
 800889c:	687b      	ldr	r3, [r7, #4]
 800889e:	689b      	ldr	r3, [r3, #8]
 80088a0:	429a      	cmp	r2, r3
 80088a2:	d303      	bcc.n	80088ac <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 80088a4:	687b      	ldr	r3, [r7, #4]
 80088a6:	681a      	ldr	r2, [r3, #0]
 80088a8:	687b      	ldr	r3, [r7, #4]
 80088aa:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 80088ac:	687b      	ldr	r3, [r7, #4]
 80088ae:	68d9      	ldr	r1, [r3, #12]
 80088b0:	687b      	ldr	r3, [r7, #4]
 80088b2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80088b4:	461a      	mov	r2, r3
 80088b6:	6838      	ldr	r0, [r7, #0]
 80088b8:	f004 fc5e 	bl	800d178 <memcpy>
	}
}
 80088bc:	bf00      	nop
 80088be:	3708      	adds	r7, #8
 80088c0:	46bd      	mov	sp, r7
 80088c2:	bd80      	pop	{r7, pc}

080088c4 <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 80088c4:	b580      	push	{r7, lr}
 80088c6:	b084      	sub	sp, #16
 80088c8:	af00      	add	r7, sp, #0
 80088ca:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 80088cc:	f001 fc1e 	bl	800a10c <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 80088d0:	687b      	ldr	r3, [r7, #4]
 80088d2:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 80088d6:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 80088d8:	e011      	b.n	80088fe <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 80088da:	687b      	ldr	r3, [r7, #4]
 80088dc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80088de:	2b00      	cmp	r3, #0
 80088e0:	d012      	beq.n	8008908 <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 80088e2:	687b      	ldr	r3, [r7, #4]
 80088e4:	3324      	adds	r3, #36	; 0x24
 80088e6:	4618      	mov	r0, r3
 80088e8:	f000 fcfc 	bl	80092e4 <xTaskRemoveFromEventList>
 80088ec:	4603      	mov	r3, r0
 80088ee:	2b00      	cmp	r3, #0
 80088f0:	d001      	beq.n	80088f6 <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 80088f2:	f000 fdd9 	bl	80094a8 <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 80088f6:	7bfb      	ldrb	r3, [r7, #15]
 80088f8:	3b01      	subs	r3, #1
 80088fa:	b2db      	uxtb	r3, r3
 80088fc:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 80088fe:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8008902:	2b00      	cmp	r3, #0
 8008904:	dce9      	bgt.n	80088da <prvUnlockQueue+0x16>
 8008906:	e000      	b.n	800890a <prvUnlockQueue+0x46>
					break;
 8008908:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 800890a:	687b      	ldr	r3, [r7, #4]
 800890c:	22ff      	movs	r2, #255	; 0xff
 800890e:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
	}
	taskEXIT_CRITICAL();
 8008912:	f001 fc2f 	bl	800a174 <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 8008916:	f001 fbf9 	bl	800a10c <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 800891a:	687b      	ldr	r3, [r7, #4]
 800891c:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8008920:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 8008922:	e011      	b.n	8008948 <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8008924:	687b      	ldr	r3, [r7, #4]
 8008926:	691b      	ldr	r3, [r3, #16]
 8008928:	2b00      	cmp	r3, #0
 800892a:	d012      	beq.n	8008952 <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800892c:	687b      	ldr	r3, [r7, #4]
 800892e:	3310      	adds	r3, #16
 8008930:	4618      	mov	r0, r3
 8008932:	f000 fcd7 	bl	80092e4 <xTaskRemoveFromEventList>
 8008936:	4603      	mov	r3, r0
 8008938:	2b00      	cmp	r3, #0
 800893a:	d001      	beq.n	8008940 <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 800893c:	f000 fdb4 	bl	80094a8 <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 8008940:	7bbb      	ldrb	r3, [r7, #14]
 8008942:	3b01      	subs	r3, #1
 8008944:	b2db      	uxtb	r3, r3
 8008946:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 8008948:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800894c:	2b00      	cmp	r3, #0
 800894e:	dce9      	bgt.n	8008924 <prvUnlockQueue+0x60>
 8008950:	e000      	b.n	8008954 <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 8008952:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 8008954:	687b      	ldr	r3, [r7, #4]
 8008956:	22ff      	movs	r2, #255	; 0xff
 8008958:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
	}
	taskEXIT_CRITICAL();
 800895c:	f001 fc0a 	bl	800a174 <vPortExitCritical>
}
 8008960:	bf00      	nop
 8008962:	3710      	adds	r7, #16
 8008964:	46bd      	mov	sp, r7
 8008966:	bd80      	pop	{r7, pc}

08008968 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 8008968:	b580      	push	{r7, lr}
 800896a:	b084      	sub	sp, #16
 800896c:	af00      	add	r7, sp, #0
 800896e:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8008970:	f001 fbcc 	bl	800a10c <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 8008974:	687b      	ldr	r3, [r7, #4]
 8008976:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008978:	2b00      	cmp	r3, #0
 800897a:	d102      	bne.n	8008982 <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 800897c:	2301      	movs	r3, #1
 800897e:	60fb      	str	r3, [r7, #12]
 8008980:	e001      	b.n	8008986 <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 8008982:	2300      	movs	r3, #0
 8008984:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8008986:	f001 fbf5 	bl	800a174 <vPortExitCritical>

	return xReturn;
 800898a:	68fb      	ldr	r3, [r7, #12]
}
 800898c:	4618      	mov	r0, r3
 800898e:	3710      	adds	r7, #16
 8008990:	46bd      	mov	sp, r7
 8008992:	bd80      	pop	{r7, pc}

08008994 <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 8008994:	b580      	push	{r7, lr}
 8008996:	b084      	sub	sp, #16
 8008998:	af00      	add	r7, sp, #0
 800899a:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 800899c:	f001 fbb6 	bl	800a10c <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 80089a0:	687b      	ldr	r3, [r7, #4]
 80089a2:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80089a4:	687b      	ldr	r3, [r7, #4]
 80089a6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80089a8:	429a      	cmp	r2, r3
 80089aa:	d102      	bne.n	80089b2 <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 80089ac:	2301      	movs	r3, #1
 80089ae:	60fb      	str	r3, [r7, #12]
 80089b0:	e001      	b.n	80089b6 <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 80089b2:	2300      	movs	r3, #0
 80089b4:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 80089b6:	f001 fbdd 	bl	800a174 <vPortExitCritical>

	return xReturn;
 80089ba:	68fb      	ldr	r3, [r7, #12]
}
 80089bc:	4618      	mov	r0, r3
 80089be:	3710      	adds	r7, #16
 80089c0:	46bd      	mov	sp, r7
 80089c2:	bd80      	pop	{r7, pc}

080089c4 <vQueueAddToRegistry>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueAddToRegistry( QueueHandle_t xQueue, const char *pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 80089c4:	b480      	push	{r7}
 80089c6:	b085      	sub	sp, #20
 80089c8:	af00      	add	r7, sp, #0
 80089ca:	6078      	str	r0, [r7, #4]
 80089cc:	6039      	str	r1, [r7, #0]
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 80089ce:	2300      	movs	r3, #0
 80089d0:	60fb      	str	r3, [r7, #12]
 80089d2:	e014      	b.n	80089fe <vQueueAddToRegistry+0x3a>
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 80089d4:	4a0f      	ldr	r2, [pc, #60]	; (8008a14 <vQueueAddToRegistry+0x50>)
 80089d6:	68fb      	ldr	r3, [r7, #12]
 80089d8:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 80089dc:	2b00      	cmp	r3, #0
 80089de:	d10b      	bne.n	80089f8 <vQueueAddToRegistry+0x34>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 80089e0:	490c      	ldr	r1, [pc, #48]	; (8008a14 <vQueueAddToRegistry+0x50>)
 80089e2:	68fb      	ldr	r3, [r7, #12]
 80089e4:	683a      	ldr	r2, [r7, #0]
 80089e6:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
 80089ea:	4a0a      	ldr	r2, [pc, #40]	; (8008a14 <vQueueAddToRegistry+0x50>)
 80089ec:	68fb      	ldr	r3, [r7, #12]
 80089ee:	00db      	lsls	r3, r3, #3
 80089f0:	4413      	add	r3, r2
 80089f2:	687a      	ldr	r2, [r7, #4]
 80089f4:	605a      	str	r2, [r3, #4]

				traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
				break;
 80089f6:	e006      	b.n	8008a06 <vQueueAddToRegistry+0x42>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 80089f8:	68fb      	ldr	r3, [r7, #12]
 80089fa:	3301      	adds	r3, #1
 80089fc:	60fb      	str	r3, [r7, #12]
 80089fe:	68fb      	ldr	r3, [r7, #12]
 8008a00:	2b07      	cmp	r3, #7
 8008a02:	d9e7      	bls.n	80089d4 <vQueueAddToRegistry+0x10>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 8008a04:	bf00      	nop
 8008a06:	bf00      	nop
 8008a08:	3714      	adds	r7, #20
 8008a0a:	46bd      	mov	sp, r7
 8008a0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008a10:	4770      	bx	lr
 8008a12:	bf00      	nop
 8008a14:	200057e0 	.word	0x200057e0

08008a18 <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 8008a18:	b580      	push	{r7, lr}
 8008a1a:	b086      	sub	sp, #24
 8008a1c:	af00      	add	r7, sp, #0
 8008a1e:	60f8      	str	r0, [r7, #12]
 8008a20:	60b9      	str	r1, [r7, #8]
 8008a22:	607a      	str	r2, [r7, #4]
	Queue_t * const pxQueue = xQueue;
 8008a24:	68fb      	ldr	r3, [r7, #12]
 8008a26:	617b      	str	r3, [r7, #20]
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 8008a28:	f001 fb70 	bl	800a10c <vPortEnterCritical>
 8008a2c:	697b      	ldr	r3, [r7, #20]
 8008a2e:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8008a32:	b25b      	sxtb	r3, r3
 8008a34:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008a38:	d103      	bne.n	8008a42 <vQueueWaitForMessageRestricted+0x2a>
 8008a3a:	697b      	ldr	r3, [r7, #20]
 8008a3c:	2200      	movs	r2, #0
 8008a3e:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8008a42:	697b      	ldr	r3, [r7, #20]
 8008a44:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8008a48:	b25b      	sxtb	r3, r3
 8008a4a:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008a4e:	d103      	bne.n	8008a58 <vQueueWaitForMessageRestricted+0x40>
 8008a50:	697b      	ldr	r3, [r7, #20]
 8008a52:	2200      	movs	r2, #0
 8008a54:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8008a58:	f001 fb8c 	bl	800a174 <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 8008a5c:	697b      	ldr	r3, [r7, #20]
 8008a5e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008a60:	2b00      	cmp	r3, #0
 8008a62:	d106      	bne.n	8008a72 <vQueueWaitForMessageRestricted+0x5a>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 8008a64:	697b      	ldr	r3, [r7, #20]
 8008a66:	3324      	adds	r3, #36	; 0x24
 8008a68:	687a      	ldr	r2, [r7, #4]
 8008a6a:	68b9      	ldr	r1, [r7, #8]
 8008a6c:	4618      	mov	r0, r3
 8008a6e:	f000 fc0b 	bl	8009288 <vTaskPlaceOnEventListRestricted>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
 8008a72:	6978      	ldr	r0, [r7, #20]
 8008a74:	f7ff ff26 	bl	80088c4 <prvUnlockQueue>
	}
 8008a78:	bf00      	nop
 8008a7a:	3718      	adds	r7, #24
 8008a7c:	46bd      	mov	sp, r7
 8008a7e:	bd80      	pop	{r7, pc}

08008a80 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 8008a80:	b580      	push	{r7, lr}
 8008a82:	b08e      	sub	sp, #56	; 0x38
 8008a84:	af04      	add	r7, sp, #16
 8008a86:	60f8      	str	r0, [r7, #12]
 8008a88:	60b9      	str	r1, [r7, #8]
 8008a8a:	607a      	str	r2, [r7, #4]
 8008a8c:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 8008a8e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8008a90:	2b00      	cmp	r3, #0
 8008a92:	d10c      	bne.n	8008aae <xTaskCreateStatic+0x2e>
	__asm volatile
 8008a94:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008a98:	b672      	cpsid	i
 8008a9a:	f383 8811 	msr	BASEPRI, r3
 8008a9e:	f3bf 8f6f 	isb	sy
 8008aa2:	f3bf 8f4f 	dsb	sy
 8008aa6:	b662      	cpsie	i
 8008aa8:	623b      	str	r3, [r7, #32]
}
 8008aaa:	bf00      	nop
 8008aac:	e7fe      	b.n	8008aac <xTaskCreateStatic+0x2c>
		configASSERT( pxTaskBuffer != NULL );
 8008aae:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008ab0:	2b00      	cmp	r3, #0
 8008ab2:	d10c      	bne.n	8008ace <xTaskCreateStatic+0x4e>
	__asm volatile
 8008ab4:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008ab8:	b672      	cpsid	i
 8008aba:	f383 8811 	msr	BASEPRI, r3
 8008abe:	f3bf 8f6f 	isb	sy
 8008ac2:	f3bf 8f4f 	dsb	sy
 8008ac6:	b662      	cpsie	i
 8008ac8:	61fb      	str	r3, [r7, #28]
}
 8008aca:	bf00      	nop
 8008acc:	e7fe      	b.n	8008acc <xTaskCreateStatic+0x4c>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 8008ace:	235c      	movs	r3, #92	; 0x5c
 8008ad0:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 8008ad2:	693b      	ldr	r3, [r7, #16]
 8008ad4:	2b5c      	cmp	r3, #92	; 0x5c
 8008ad6:	d00c      	beq.n	8008af2 <xTaskCreateStatic+0x72>
	__asm volatile
 8008ad8:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008adc:	b672      	cpsid	i
 8008ade:	f383 8811 	msr	BASEPRI, r3
 8008ae2:	f3bf 8f6f 	isb	sy
 8008ae6:	f3bf 8f4f 	dsb	sy
 8008aea:	b662      	cpsie	i
 8008aec:	61bb      	str	r3, [r7, #24]
}
 8008aee:	bf00      	nop
 8008af0:	e7fe      	b.n	8008af0 <xTaskCreateStatic+0x70>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 8008af2:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 8008af4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008af6:	2b00      	cmp	r3, #0
 8008af8:	d01e      	beq.n	8008b38 <xTaskCreateStatic+0xb8>
 8008afa:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8008afc:	2b00      	cmp	r3, #0
 8008afe:	d01b      	beq.n	8008b38 <xTaskCreateStatic+0xb8>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8008b00:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008b02:	627b      	str	r3, [r7, #36]	; 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 8008b04:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008b06:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8008b08:	631a      	str	r2, [r3, #48]	; 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 8008b0a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008b0c:	2202      	movs	r2, #2
 8008b0e:	f883 2059 	strb.w	r2, [r3, #89]	; 0x59
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 8008b12:	2300      	movs	r3, #0
 8008b14:	9303      	str	r3, [sp, #12]
 8008b16:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008b18:	9302      	str	r3, [sp, #8]
 8008b1a:	f107 0314 	add.w	r3, r7, #20
 8008b1e:	9301      	str	r3, [sp, #4]
 8008b20:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008b22:	9300      	str	r3, [sp, #0]
 8008b24:	683b      	ldr	r3, [r7, #0]
 8008b26:	687a      	ldr	r2, [r7, #4]
 8008b28:	68b9      	ldr	r1, [r7, #8]
 8008b2a:	68f8      	ldr	r0, [r7, #12]
 8008b2c:	f000 f850 	bl	8008bd0 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8008b30:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8008b32:	f000 f8df 	bl	8008cf4 <prvAddNewTaskToReadyList>
 8008b36:	e001      	b.n	8008b3c <xTaskCreateStatic+0xbc>
		}
		else
		{
			xReturn = NULL;
 8008b38:	2300      	movs	r3, #0
 8008b3a:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 8008b3c:	697b      	ldr	r3, [r7, #20]
	}
 8008b3e:	4618      	mov	r0, r3
 8008b40:	3728      	adds	r7, #40	; 0x28
 8008b42:	46bd      	mov	sp, r7
 8008b44:	bd80      	pop	{r7, pc}

08008b46 <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 8008b46:	b580      	push	{r7, lr}
 8008b48:	b08c      	sub	sp, #48	; 0x30
 8008b4a:	af04      	add	r7, sp, #16
 8008b4c:	60f8      	str	r0, [r7, #12]
 8008b4e:	60b9      	str	r1, [r7, #8]
 8008b50:	603b      	str	r3, [r7, #0]
 8008b52:	4613      	mov	r3, r2
 8008b54:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 8008b56:	88fb      	ldrh	r3, [r7, #6]
 8008b58:	009b      	lsls	r3, r3, #2
 8008b5a:	4618      	mov	r0, r3
 8008b5c:	f001 fc02 	bl	800a364 <pvPortMalloc>
 8008b60:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 8008b62:	697b      	ldr	r3, [r7, #20]
 8008b64:	2b00      	cmp	r3, #0
 8008b66:	d00e      	beq.n	8008b86 <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 8008b68:	205c      	movs	r0, #92	; 0x5c
 8008b6a:	f001 fbfb 	bl	800a364 <pvPortMalloc>
 8008b6e:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 8008b70:	69fb      	ldr	r3, [r7, #28]
 8008b72:	2b00      	cmp	r3, #0
 8008b74:	d003      	beq.n	8008b7e <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 8008b76:	69fb      	ldr	r3, [r7, #28]
 8008b78:	697a      	ldr	r2, [r7, #20]
 8008b7a:	631a      	str	r2, [r3, #48]	; 0x30
 8008b7c:	e005      	b.n	8008b8a <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 8008b7e:	6978      	ldr	r0, [r7, #20]
 8008b80:	f001 fcba 	bl	800a4f8 <vPortFree>
 8008b84:	e001      	b.n	8008b8a <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 8008b86:	2300      	movs	r3, #0
 8008b88:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 8008b8a:	69fb      	ldr	r3, [r7, #28]
 8008b8c:	2b00      	cmp	r3, #0
 8008b8e:	d017      	beq.n	8008bc0 <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 8008b90:	69fb      	ldr	r3, [r7, #28]
 8008b92:	2200      	movs	r2, #0
 8008b94:	f883 2059 	strb.w	r2, [r3, #89]	; 0x59
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 8008b98:	88fa      	ldrh	r2, [r7, #6]
 8008b9a:	2300      	movs	r3, #0
 8008b9c:	9303      	str	r3, [sp, #12]
 8008b9e:	69fb      	ldr	r3, [r7, #28]
 8008ba0:	9302      	str	r3, [sp, #8]
 8008ba2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008ba4:	9301      	str	r3, [sp, #4]
 8008ba6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008ba8:	9300      	str	r3, [sp, #0]
 8008baa:	683b      	ldr	r3, [r7, #0]
 8008bac:	68b9      	ldr	r1, [r7, #8]
 8008bae:	68f8      	ldr	r0, [r7, #12]
 8008bb0:	f000 f80e 	bl	8008bd0 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8008bb4:	69f8      	ldr	r0, [r7, #28]
 8008bb6:	f000 f89d 	bl	8008cf4 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 8008bba:	2301      	movs	r3, #1
 8008bbc:	61bb      	str	r3, [r7, #24]
 8008bbe:	e002      	b.n	8008bc6 <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 8008bc0:	f04f 33ff 	mov.w	r3, #4294967295
 8008bc4:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 8008bc6:	69bb      	ldr	r3, [r7, #24]
	}
 8008bc8:	4618      	mov	r0, r3
 8008bca:	3720      	adds	r7, #32
 8008bcc:	46bd      	mov	sp, r7
 8008bce:	bd80      	pop	{r7, pc}

08008bd0 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 8008bd0:	b580      	push	{r7, lr}
 8008bd2:	b088      	sub	sp, #32
 8008bd4:	af00      	add	r7, sp, #0
 8008bd6:	60f8      	str	r0, [r7, #12]
 8008bd8:	60b9      	str	r1, [r7, #8]
 8008bda:	607a      	str	r2, [r7, #4]
 8008bdc:	603b      	str	r3, [r7, #0]

	/* Avoid dependency on memset() if it is not required. */
	#if( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 8008bde:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008be0:	6b18      	ldr	r0, [r3, #48]	; 0x30
 8008be2:	687b      	ldr	r3, [r7, #4]
 8008be4:	009b      	lsls	r3, r3, #2
 8008be6:	461a      	mov	r2, r3
 8008be8:	21a5      	movs	r1, #165	; 0xa5
 8008bea:	f004 fad3 	bl	800d194 <memset>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 8008bee:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008bf0:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8008bf2:	6879      	ldr	r1, [r7, #4]
 8008bf4:	f06f 4340 	mvn.w	r3, #3221225472	; 0xc0000000
 8008bf8:	440b      	add	r3, r1
 8008bfa:	009b      	lsls	r3, r3, #2
 8008bfc:	4413      	add	r3, r2
 8008bfe:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 8008c00:	69bb      	ldr	r3, [r7, #24]
 8008c02:	f023 0307 	bic.w	r3, r3, #7
 8008c06:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 8008c08:	69bb      	ldr	r3, [r7, #24]
 8008c0a:	f003 0307 	and.w	r3, r3, #7
 8008c0e:	2b00      	cmp	r3, #0
 8008c10:	d00c      	beq.n	8008c2c <prvInitialiseNewTask+0x5c>
	__asm volatile
 8008c12:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008c16:	b672      	cpsid	i
 8008c18:	f383 8811 	msr	BASEPRI, r3
 8008c1c:	f3bf 8f6f 	isb	sy
 8008c20:	f3bf 8f4f 	dsb	sy
 8008c24:	b662      	cpsie	i
 8008c26:	617b      	str	r3, [r7, #20]
}
 8008c28:	bf00      	nop
 8008c2a:	e7fe      	b.n	8008c2a <prvInitialiseNewTask+0x5a>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 8008c2c:	68bb      	ldr	r3, [r7, #8]
 8008c2e:	2b00      	cmp	r3, #0
 8008c30:	d01f      	beq.n	8008c72 <prvInitialiseNewTask+0xa2>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8008c32:	2300      	movs	r3, #0
 8008c34:	61fb      	str	r3, [r7, #28]
 8008c36:	e012      	b.n	8008c5e <prvInitialiseNewTask+0x8e>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8008c38:	68ba      	ldr	r2, [r7, #8]
 8008c3a:	69fb      	ldr	r3, [r7, #28]
 8008c3c:	4413      	add	r3, r2
 8008c3e:	7819      	ldrb	r1, [r3, #0]
 8008c40:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8008c42:	69fb      	ldr	r3, [r7, #28]
 8008c44:	4413      	add	r3, r2
 8008c46:	3334      	adds	r3, #52	; 0x34
 8008c48:	460a      	mov	r2, r1
 8008c4a:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 8008c4c:	68ba      	ldr	r2, [r7, #8]
 8008c4e:	69fb      	ldr	r3, [r7, #28]
 8008c50:	4413      	add	r3, r2
 8008c52:	781b      	ldrb	r3, [r3, #0]
 8008c54:	2b00      	cmp	r3, #0
 8008c56:	d006      	beq.n	8008c66 <prvInitialiseNewTask+0x96>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8008c58:	69fb      	ldr	r3, [r7, #28]
 8008c5a:	3301      	adds	r3, #1
 8008c5c:	61fb      	str	r3, [r7, #28]
 8008c5e:	69fb      	ldr	r3, [r7, #28]
 8008c60:	2b0f      	cmp	r3, #15
 8008c62:	d9e9      	bls.n	8008c38 <prvInitialiseNewTask+0x68>
 8008c64:	e000      	b.n	8008c68 <prvInitialiseNewTask+0x98>
			{
				break;
 8008c66:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 8008c68:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008c6a:	2200      	movs	r2, #0
 8008c6c:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8008c70:	e003      	b.n	8008c7a <prvInitialiseNewTask+0xaa>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 8008c72:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008c74:	2200      	movs	r2, #0
 8008c76:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 8008c7a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008c7c:	2b37      	cmp	r3, #55	; 0x37
 8008c7e:	d901      	bls.n	8008c84 <prvInitialiseNewTask+0xb4>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 8008c80:	2337      	movs	r3, #55	; 0x37
 8008c82:	62bb      	str	r3, [r7, #40]	; 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 8008c84:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008c86:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8008c88:	62da      	str	r2, [r3, #44]	; 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 8008c8a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008c8c:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8008c8e:	64da      	str	r2, [r3, #76]	; 0x4c
		pxNewTCB->uxMutexesHeld = 0;
 8008c90:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008c92:	2200      	movs	r2, #0
 8008c94:	651a      	str	r2, [r3, #80]	; 0x50
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 8008c96:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008c98:	3304      	adds	r3, #4
 8008c9a:	4618      	mov	r0, r3
 8008c9c:	f7ff f952 	bl	8007f44 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 8008ca0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008ca2:	3318      	adds	r3, #24
 8008ca4:	4618      	mov	r0, r3
 8008ca6:	f7ff f94d 	bl	8007f44 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 8008caa:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008cac:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8008cae:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8008cb0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008cb2:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 8008cb6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008cb8:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 8008cba:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008cbc:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8008cbe:	625a      	str	r2, [r3, #36]	; 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 8008cc0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008cc2:	2200      	movs	r2, #0
 8008cc4:	655a      	str	r2, [r3, #84]	; 0x54
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 8008cc6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008cc8:	2200      	movs	r2, #0
 8008cca:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8008cce:	683a      	ldr	r2, [r7, #0]
 8008cd0:	68f9      	ldr	r1, [r7, #12]
 8008cd2:	69b8      	ldr	r0, [r7, #24]
 8008cd4:	f001 f90c 	bl	8009ef0 <pxPortInitialiseStack>
 8008cd8:	4602      	mov	r2, r0
 8008cda:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008cdc:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 8008cde:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008ce0:	2b00      	cmp	r3, #0
 8008ce2:	d002      	beq.n	8008cea <prvInitialiseNewTask+0x11a>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 8008ce4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008ce6:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8008ce8:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8008cea:	bf00      	nop
 8008cec:	3720      	adds	r7, #32
 8008cee:	46bd      	mov	sp, r7
 8008cf0:	bd80      	pop	{r7, pc}
	...

08008cf4 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 8008cf4:	b580      	push	{r7, lr}
 8008cf6:	b082      	sub	sp, #8
 8008cf8:	af00      	add	r7, sp, #0
 8008cfa:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 8008cfc:	f001 fa06 	bl	800a10c <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 8008d00:	4b2d      	ldr	r3, [pc, #180]	; (8008db8 <prvAddNewTaskToReadyList+0xc4>)
 8008d02:	681b      	ldr	r3, [r3, #0]
 8008d04:	3301      	adds	r3, #1
 8008d06:	4a2c      	ldr	r2, [pc, #176]	; (8008db8 <prvAddNewTaskToReadyList+0xc4>)
 8008d08:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 8008d0a:	4b2c      	ldr	r3, [pc, #176]	; (8008dbc <prvAddNewTaskToReadyList+0xc8>)
 8008d0c:	681b      	ldr	r3, [r3, #0]
 8008d0e:	2b00      	cmp	r3, #0
 8008d10:	d109      	bne.n	8008d26 <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 8008d12:	4a2a      	ldr	r2, [pc, #168]	; (8008dbc <prvAddNewTaskToReadyList+0xc8>)
 8008d14:	687b      	ldr	r3, [r7, #4]
 8008d16:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 8008d18:	4b27      	ldr	r3, [pc, #156]	; (8008db8 <prvAddNewTaskToReadyList+0xc4>)
 8008d1a:	681b      	ldr	r3, [r3, #0]
 8008d1c:	2b01      	cmp	r3, #1
 8008d1e:	d110      	bne.n	8008d42 <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 8008d20:	f000 fbe6 	bl	80094f0 <prvInitialiseTaskLists>
 8008d24:	e00d      	b.n	8008d42 <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 8008d26:	4b26      	ldr	r3, [pc, #152]	; (8008dc0 <prvAddNewTaskToReadyList+0xcc>)
 8008d28:	681b      	ldr	r3, [r3, #0]
 8008d2a:	2b00      	cmp	r3, #0
 8008d2c:	d109      	bne.n	8008d42 <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 8008d2e:	4b23      	ldr	r3, [pc, #140]	; (8008dbc <prvAddNewTaskToReadyList+0xc8>)
 8008d30:	681b      	ldr	r3, [r3, #0]
 8008d32:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8008d34:	687b      	ldr	r3, [r7, #4]
 8008d36:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008d38:	429a      	cmp	r2, r3
 8008d3a:	d802      	bhi.n	8008d42 <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 8008d3c:	4a1f      	ldr	r2, [pc, #124]	; (8008dbc <prvAddNewTaskToReadyList+0xc8>)
 8008d3e:	687b      	ldr	r3, [r7, #4]
 8008d40:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 8008d42:	4b20      	ldr	r3, [pc, #128]	; (8008dc4 <prvAddNewTaskToReadyList+0xd0>)
 8008d44:	681b      	ldr	r3, [r3, #0]
 8008d46:	3301      	adds	r3, #1
 8008d48:	4a1e      	ldr	r2, [pc, #120]	; (8008dc4 <prvAddNewTaskToReadyList+0xd0>)
 8008d4a:	6013      	str	r3, [r2, #0]

		#if ( configUSE_TRACE_FACILITY == 1 )
		{
			/* Add a counter into the TCB for tracing only. */
			pxNewTCB->uxTCBNumber = uxTaskNumber;
 8008d4c:	4b1d      	ldr	r3, [pc, #116]	; (8008dc4 <prvAddNewTaskToReadyList+0xd0>)
 8008d4e:	681a      	ldr	r2, [r3, #0]
 8008d50:	687b      	ldr	r3, [r7, #4]
 8008d52:	645a      	str	r2, [r3, #68]	; 0x44
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 8008d54:	687b      	ldr	r3, [r7, #4]
 8008d56:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8008d58:	4b1b      	ldr	r3, [pc, #108]	; (8008dc8 <prvAddNewTaskToReadyList+0xd4>)
 8008d5a:	681b      	ldr	r3, [r3, #0]
 8008d5c:	429a      	cmp	r2, r3
 8008d5e:	d903      	bls.n	8008d68 <prvAddNewTaskToReadyList+0x74>
 8008d60:	687b      	ldr	r3, [r7, #4]
 8008d62:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008d64:	4a18      	ldr	r2, [pc, #96]	; (8008dc8 <prvAddNewTaskToReadyList+0xd4>)
 8008d66:	6013      	str	r3, [r2, #0]
 8008d68:	687b      	ldr	r3, [r7, #4]
 8008d6a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8008d6c:	4613      	mov	r3, r2
 8008d6e:	009b      	lsls	r3, r3, #2
 8008d70:	4413      	add	r3, r2
 8008d72:	009b      	lsls	r3, r3, #2
 8008d74:	4a15      	ldr	r2, [pc, #84]	; (8008dcc <prvAddNewTaskToReadyList+0xd8>)
 8008d76:	441a      	add	r2, r3
 8008d78:	687b      	ldr	r3, [r7, #4]
 8008d7a:	3304      	adds	r3, #4
 8008d7c:	4619      	mov	r1, r3
 8008d7e:	4610      	mov	r0, r2
 8008d80:	f7ff f8ed 	bl	8007f5e <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 8008d84:	f001 f9f6 	bl	800a174 <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 8008d88:	4b0d      	ldr	r3, [pc, #52]	; (8008dc0 <prvAddNewTaskToReadyList+0xcc>)
 8008d8a:	681b      	ldr	r3, [r3, #0]
 8008d8c:	2b00      	cmp	r3, #0
 8008d8e:	d00e      	beq.n	8008dae <prvAddNewTaskToReadyList+0xba>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 8008d90:	4b0a      	ldr	r3, [pc, #40]	; (8008dbc <prvAddNewTaskToReadyList+0xc8>)
 8008d92:	681b      	ldr	r3, [r3, #0]
 8008d94:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8008d96:	687b      	ldr	r3, [r7, #4]
 8008d98:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008d9a:	429a      	cmp	r2, r3
 8008d9c:	d207      	bcs.n	8008dae <prvAddNewTaskToReadyList+0xba>
		{
			taskYIELD_IF_USING_PREEMPTION();
 8008d9e:	4b0c      	ldr	r3, [pc, #48]	; (8008dd0 <prvAddNewTaskToReadyList+0xdc>)
 8008da0:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8008da4:	601a      	str	r2, [r3, #0]
 8008da6:	f3bf 8f4f 	dsb	sy
 8008daa:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8008dae:	bf00      	nop
 8008db0:	3708      	adds	r7, #8
 8008db2:	46bd      	mov	sp, r7
 8008db4:	bd80      	pop	{r7, pc}
 8008db6:	bf00      	nop
 8008db8:	20000eb0 	.word	0x20000eb0
 8008dbc:	200009dc 	.word	0x200009dc
 8008dc0:	20000ebc 	.word	0x20000ebc
 8008dc4:	20000ecc 	.word	0x20000ecc
 8008dc8:	20000eb8 	.word	0x20000eb8
 8008dcc:	200009e0 	.word	0x200009e0
 8008dd0:	e000ed04 	.word	0xe000ed04

08008dd4 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 8008dd4:	b580      	push	{r7, lr}
 8008dd6:	b08a      	sub	sp, #40	; 0x28
 8008dd8:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 8008dda:	2300      	movs	r3, #0
 8008ddc:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 8008dde:	2300      	movs	r3, #0
 8008de0:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 8008de2:	463a      	mov	r2, r7
 8008de4:	1d39      	adds	r1, r7, #4
 8008de6:	f107 0308 	add.w	r3, r7, #8
 8008dea:	4618      	mov	r0, r3
 8008dec:	f7ff f856 	bl	8007e9c <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 8008df0:	6839      	ldr	r1, [r7, #0]
 8008df2:	687b      	ldr	r3, [r7, #4]
 8008df4:	68ba      	ldr	r2, [r7, #8]
 8008df6:	9202      	str	r2, [sp, #8]
 8008df8:	9301      	str	r3, [sp, #4]
 8008dfa:	2300      	movs	r3, #0
 8008dfc:	9300      	str	r3, [sp, #0]
 8008dfe:	2300      	movs	r3, #0
 8008e00:	460a      	mov	r2, r1
 8008e02:	4923      	ldr	r1, [pc, #140]	; (8008e90 <vTaskStartScheduler+0xbc>)
 8008e04:	4823      	ldr	r0, [pc, #140]	; (8008e94 <vTaskStartScheduler+0xc0>)
 8008e06:	f7ff fe3b 	bl	8008a80 <xTaskCreateStatic>
 8008e0a:	4603      	mov	r3, r0
 8008e0c:	4a22      	ldr	r2, [pc, #136]	; (8008e98 <vTaskStartScheduler+0xc4>)
 8008e0e:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 8008e10:	4b21      	ldr	r3, [pc, #132]	; (8008e98 <vTaskStartScheduler+0xc4>)
 8008e12:	681b      	ldr	r3, [r3, #0]
 8008e14:	2b00      	cmp	r3, #0
 8008e16:	d002      	beq.n	8008e1e <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 8008e18:	2301      	movs	r3, #1
 8008e1a:	617b      	str	r3, [r7, #20]
 8008e1c:	e001      	b.n	8008e22 <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 8008e1e:	2300      	movs	r3, #0
 8008e20:	617b      	str	r3, [r7, #20]
	}
	#endif /* configSUPPORT_STATIC_ALLOCATION */

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
 8008e22:	697b      	ldr	r3, [r7, #20]
 8008e24:	2b01      	cmp	r3, #1
 8008e26:	d102      	bne.n	8008e2e <vTaskStartScheduler+0x5a>
		{
			xReturn = xTimerCreateTimerTask();
 8008e28:	f000 fd06 	bl	8009838 <xTimerCreateTimerTask>
 8008e2c:	6178      	str	r0, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 8008e2e:	697b      	ldr	r3, [r7, #20]
 8008e30:	2b01      	cmp	r3, #1
 8008e32:	d118      	bne.n	8008e66 <vTaskStartScheduler+0x92>
	__asm volatile
 8008e34:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008e38:	b672      	cpsid	i
 8008e3a:	f383 8811 	msr	BASEPRI, r3
 8008e3e:	f3bf 8f6f 	isb	sy
 8008e42:	f3bf 8f4f 	dsb	sy
 8008e46:	b662      	cpsie	i
 8008e48:	613b      	str	r3, [r7, #16]
}
 8008e4a:	bf00      	nop
			structure specific to the task that will run first. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 8008e4c:	4b13      	ldr	r3, [pc, #76]	; (8008e9c <vTaskStartScheduler+0xc8>)
 8008e4e:	f04f 32ff 	mov.w	r2, #4294967295
 8008e52:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 8008e54:	4b12      	ldr	r3, [pc, #72]	; (8008ea0 <vTaskStartScheduler+0xcc>)
 8008e56:	2201      	movs	r2, #1
 8008e58:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 8008e5a:	4b12      	ldr	r3, [pc, #72]	; (8008ea4 <vTaskStartScheduler+0xd0>)
 8008e5c:	2200      	movs	r2, #0
 8008e5e:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 8008e60:	f001 f8d6 	bl	800a010 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 8008e64:	e010      	b.n	8008e88 <vTaskStartScheduler+0xb4>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 8008e66:	697b      	ldr	r3, [r7, #20]
 8008e68:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008e6c:	d10c      	bne.n	8008e88 <vTaskStartScheduler+0xb4>
	__asm volatile
 8008e6e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008e72:	b672      	cpsid	i
 8008e74:	f383 8811 	msr	BASEPRI, r3
 8008e78:	f3bf 8f6f 	isb	sy
 8008e7c:	f3bf 8f4f 	dsb	sy
 8008e80:	b662      	cpsie	i
 8008e82:	60fb      	str	r3, [r7, #12]
}
 8008e84:	bf00      	nop
 8008e86:	e7fe      	b.n	8008e86 <vTaskStartScheduler+0xb2>
}
 8008e88:	bf00      	nop
 8008e8a:	3718      	adds	r7, #24
 8008e8c:	46bd      	mov	sp, r7
 8008e8e:	bd80      	pop	{r7, pc}
 8008e90:	0800dab8 	.word	0x0800dab8
 8008e94:	080094c1 	.word	0x080094c1
 8008e98:	20000ed4 	.word	0x20000ed4
 8008e9c:	20000ed0 	.word	0x20000ed0
 8008ea0:	20000ebc 	.word	0x20000ebc
 8008ea4:	20000eb4 	.word	0x20000eb4

08008ea8 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 8008ea8:	b480      	push	{r7}
 8008eaa:	af00      	add	r7, sp, #0
	/* A critical section is not required as the variable is of type
	BaseType_t.  Please read Richard Barry's reply in the following link to a
	post in the FreeRTOS support forum before reporting this as a bug! -
	http://goo.gl/wu4acr */
	++uxSchedulerSuspended;
 8008eac:	4b04      	ldr	r3, [pc, #16]	; (8008ec0 <vTaskSuspendAll+0x18>)
 8008eae:	681b      	ldr	r3, [r3, #0]
 8008eb0:	3301      	adds	r3, #1
 8008eb2:	4a03      	ldr	r2, [pc, #12]	; (8008ec0 <vTaskSuspendAll+0x18>)
 8008eb4:	6013      	str	r3, [r2, #0]
	portMEMORY_BARRIER();
}
 8008eb6:	bf00      	nop
 8008eb8:	46bd      	mov	sp, r7
 8008eba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008ebe:	4770      	bx	lr
 8008ec0:	20000ed8 	.word	0x20000ed8

08008ec4 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 8008ec4:	b580      	push	{r7, lr}
 8008ec6:	b084      	sub	sp, #16
 8008ec8:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 8008eca:	2300      	movs	r3, #0
 8008ecc:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 8008ece:	2300      	movs	r3, #0
 8008ed0:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 8008ed2:	4b43      	ldr	r3, [pc, #268]	; (8008fe0 <xTaskResumeAll+0x11c>)
 8008ed4:	681b      	ldr	r3, [r3, #0]
 8008ed6:	2b00      	cmp	r3, #0
 8008ed8:	d10c      	bne.n	8008ef4 <xTaskResumeAll+0x30>
	__asm volatile
 8008eda:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008ede:	b672      	cpsid	i
 8008ee0:	f383 8811 	msr	BASEPRI, r3
 8008ee4:	f3bf 8f6f 	isb	sy
 8008ee8:	f3bf 8f4f 	dsb	sy
 8008eec:	b662      	cpsie	i
 8008eee:	603b      	str	r3, [r7, #0]
}
 8008ef0:	bf00      	nop
 8008ef2:	e7fe      	b.n	8008ef2 <xTaskResumeAll+0x2e>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 8008ef4:	f001 f90a 	bl	800a10c <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 8008ef8:	4b39      	ldr	r3, [pc, #228]	; (8008fe0 <xTaskResumeAll+0x11c>)
 8008efa:	681b      	ldr	r3, [r3, #0]
 8008efc:	3b01      	subs	r3, #1
 8008efe:	4a38      	ldr	r2, [pc, #224]	; (8008fe0 <xTaskResumeAll+0x11c>)
 8008f00:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8008f02:	4b37      	ldr	r3, [pc, #220]	; (8008fe0 <xTaskResumeAll+0x11c>)
 8008f04:	681b      	ldr	r3, [r3, #0]
 8008f06:	2b00      	cmp	r3, #0
 8008f08:	d162      	bne.n	8008fd0 <xTaskResumeAll+0x10c>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 8008f0a:	4b36      	ldr	r3, [pc, #216]	; (8008fe4 <xTaskResumeAll+0x120>)
 8008f0c:	681b      	ldr	r3, [r3, #0]
 8008f0e:	2b00      	cmp	r3, #0
 8008f10:	d05e      	beq.n	8008fd0 <xTaskResumeAll+0x10c>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8008f12:	e02f      	b.n	8008f74 <xTaskResumeAll+0xb0>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8008f14:	4b34      	ldr	r3, [pc, #208]	; (8008fe8 <xTaskResumeAll+0x124>)
 8008f16:	68db      	ldr	r3, [r3, #12]
 8008f18:	68db      	ldr	r3, [r3, #12]
 8008f1a:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8008f1c:	68fb      	ldr	r3, [r7, #12]
 8008f1e:	3318      	adds	r3, #24
 8008f20:	4618      	mov	r0, r3
 8008f22:	f7ff f879 	bl	8008018 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8008f26:	68fb      	ldr	r3, [r7, #12]
 8008f28:	3304      	adds	r3, #4
 8008f2a:	4618      	mov	r0, r3
 8008f2c:	f7ff f874 	bl	8008018 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 8008f30:	68fb      	ldr	r3, [r7, #12]
 8008f32:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8008f34:	4b2d      	ldr	r3, [pc, #180]	; (8008fec <xTaskResumeAll+0x128>)
 8008f36:	681b      	ldr	r3, [r3, #0]
 8008f38:	429a      	cmp	r2, r3
 8008f3a:	d903      	bls.n	8008f44 <xTaskResumeAll+0x80>
 8008f3c:	68fb      	ldr	r3, [r7, #12]
 8008f3e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008f40:	4a2a      	ldr	r2, [pc, #168]	; (8008fec <xTaskResumeAll+0x128>)
 8008f42:	6013      	str	r3, [r2, #0]
 8008f44:	68fb      	ldr	r3, [r7, #12]
 8008f46:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8008f48:	4613      	mov	r3, r2
 8008f4a:	009b      	lsls	r3, r3, #2
 8008f4c:	4413      	add	r3, r2
 8008f4e:	009b      	lsls	r3, r3, #2
 8008f50:	4a27      	ldr	r2, [pc, #156]	; (8008ff0 <xTaskResumeAll+0x12c>)
 8008f52:	441a      	add	r2, r3
 8008f54:	68fb      	ldr	r3, [r7, #12]
 8008f56:	3304      	adds	r3, #4
 8008f58:	4619      	mov	r1, r3
 8008f5a:	4610      	mov	r0, r2
 8008f5c:	f7fe ffff 	bl	8007f5e <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8008f60:	68fb      	ldr	r3, [r7, #12]
 8008f62:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8008f64:	4b23      	ldr	r3, [pc, #140]	; (8008ff4 <xTaskResumeAll+0x130>)
 8008f66:	681b      	ldr	r3, [r3, #0]
 8008f68:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008f6a:	429a      	cmp	r2, r3
 8008f6c:	d302      	bcc.n	8008f74 <xTaskResumeAll+0xb0>
					{
						xYieldPending = pdTRUE;
 8008f6e:	4b22      	ldr	r3, [pc, #136]	; (8008ff8 <xTaskResumeAll+0x134>)
 8008f70:	2201      	movs	r2, #1
 8008f72:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8008f74:	4b1c      	ldr	r3, [pc, #112]	; (8008fe8 <xTaskResumeAll+0x124>)
 8008f76:	681b      	ldr	r3, [r3, #0]
 8008f78:	2b00      	cmp	r3, #0
 8008f7a:	d1cb      	bne.n	8008f14 <xTaskResumeAll+0x50>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 8008f7c:	68fb      	ldr	r3, [r7, #12]
 8008f7e:	2b00      	cmp	r3, #0
 8008f80:	d001      	beq.n	8008f86 <xTaskResumeAll+0xc2>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 8008f82:	f000 fb55 	bl	8009630 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					UBaseType_t uxPendedCounts = uxPendedTicks; /* Non-volatile copy. */
 8008f86:	4b1d      	ldr	r3, [pc, #116]	; (8008ffc <xTaskResumeAll+0x138>)
 8008f88:	681b      	ldr	r3, [r3, #0]
 8008f8a:	607b      	str	r3, [r7, #4]

					if( uxPendedCounts > ( UBaseType_t ) 0U )
 8008f8c:	687b      	ldr	r3, [r7, #4]
 8008f8e:	2b00      	cmp	r3, #0
 8008f90:	d010      	beq.n	8008fb4 <xTaskResumeAll+0xf0>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 8008f92:	f000 f847 	bl	8009024 <xTaskIncrementTick>
 8008f96:	4603      	mov	r3, r0
 8008f98:	2b00      	cmp	r3, #0
 8008f9a:	d002      	beq.n	8008fa2 <xTaskResumeAll+0xde>
							{
								xYieldPending = pdTRUE;
 8008f9c:	4b16      	ldr	r3, [pc, #88]	; (8008ff8 <xTaskResumeAll+0x134>)
 8008f9e:	2201      	movs	r2, #1
 8008fa0:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--uxPendedCounts;
 8008fa2:	687b      	ldr	r3, [r7, #4]
 8008fa4:	3b01      	subs	r3, #1
 8008fa6:	607b      	str	r3, [r7, #4]
						} while( uxPendedCounts > ( UBaseType_t ) 0U );
 8008fa8:	687b      	ldr	r3, [r7, #4]
 8008faa:	2b00      	cmp	r3, #0
 8008fac:	d1f1      	bne.n	8008f92 <xTaskResumeAll+0xce>

						uxPendedTicks = 0;
 8008fae:	4b13      	ldr	r3, [pc, #76]	; (8008ffc <xTaskResumeAll+0x138>)
 8008fb0:	2200      	movs	r2, #0
 8008fb2:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 8008fb4:	4b10      	ldr	r3, [pc, #64]	; (8008ff8 <xTaskResumeAll+0x134>)
 8008fb6:	681b      	ldr	r3, [r3, #0]
 8008fb8:	2b00      	cmp	r3, #0
 8008fba:	d009      	beq.n	8008fd0 <xTaskResumeAll+0x10c>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 8008fbc:	2301      	movs	r3, #1
 8008fbe:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 8008fc0:	4b0f      	ldr	r3, [pc, #60]	; (8009000 <xTaskResumeAll+0x13c>)
 8008fc2:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8008fc6:	601a      	str	r2, [r3, #0]
 8008fc8:	f3bf 8f4f 	dsb	sy
 8008fcc:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8008fd0:	f001 f8d0 	bl	800a174 <vPortExitCritical>

	return xAlreadyYielded;
 8008fd4:	68bb      	ldr	r3, [r7, #8]
}
 8008fd6:	4618      	mov	r0, r3
 8008fd8:	3710      	adds	r7, #16
 8008fda:	46bd      	mov	sp, r7
 8008fdc:	bd80      	pop	{r7, pc}
 8008fde:	bf00      	nop
 8008fe0:	20000ed8 	.word	0x20000ed8
 8008fe4:	20000eb0 	.word	0x20000eb0
 8008fe8:	20000e70 	.word	0x20000e70
 8008fec:	20000eb8 	.word	0x20000eb8
 8008ff0:	200009e0 	.word	0x200009e0
 8008ff4:	200009dc 	.word	0x200009dc
 8008ff8:	20000ec4 	.word	0x20000ec4
 8008ffc:	20000ec0 	.word	0x20000ec0
 8009000:	e000ed04 	.word	0xe000ed04

08009004 <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 8009004:	b480      	push	{r7}
 8009006:	b083      	sub	sp, #12
 8009008:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 800900a:	4b05      	ldr	r3, [pc, #20]	; (8009020 <xTaskGetTickCount+0x1c>)
 800900c:	681b      	ldr	r3, [r3, #0]
 800900e:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 8009010:	687b      	ldr	r3, [r7, #4]
}
 8009012:	4618      	mov	r0, r3
 8009014:	370c      	adds	r7, #12
 8009016:	46bd      	mov	sp, r7
 8009018:	f85d 7b04 	ldr.w	r7, [sp], #4
 800901c:	4770      	bx	lr
 800901e:	bf00      	nop
 8009020:	20000eb4 	.word	0x20000eb4

08009024 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 8009024:	b580      	push	{r7, lr}
 8009026:	b086      	sub	sp, #24
 8009028:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 800902a:	2300      	movs	r3, #0
 800902c:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800902e:	4b48      	ldr	r3, [pc, #288]	; (8009150 <xTaskIncrementTick+0x12c>)
 8009030:	681b      	ldr	r3, [r3, #0]
 8009032:	2b00      	cmp	r3, #0
 8009034:	d17b      	bne.n	800912e <xTaskIncrementTick+0x10a>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 8009036:	4b47      	ldr	r3, [pc, #284]	; (8009154 <xTaskIncrementTick+0x130>)
 8009038:	681b      	ldr	r3, [r3, #0]
 800903a:	3301      	adds	r3, #1
 800903c:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 800903e:	4a45      	ldr	r2, [pc, #276]	; (8009154 <xTaskIncrementTick+0x130>)
 8009040:	693b      	ldr	r3, [r7, #16]
 8009042:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 8009044:	693b      	ldr	r3, [r7, #16]
 8009046:	2b00      	cmp	r3, #0
 8009048:	d122      	bne.n	8009090 <xTaskIncrementTick+0x6c>
		{
			taskSWITCH_DELAYED_LISTS();
 800904a:	4b43      	ldr	r3, [pc, #268]	; (8009158 <xTaskIncrementTick+0x134>)
 800904c:	681b      	ldr	r3, [r3, #0]
 800904e:	681b      	ldr	r3, [r3, #0]
 8009050:	2b00      	cmp	r3, #0
 8009052:	d00c      	beq.n	800906e <xTaskIncrementTick+0x4a>
	__asm volatile
 8009054:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009058:	b672      	cpsid	i
 800905a:	f383 8811 	msr	BASEPRI, r3
 800905e:	f3bf 8f6f 	isb	sy
 8009062:	f3bf 8f4f 	dsb	sy
 8009066:	b662      	cpsie	i
 8009068:	603b      	str	r3, [r7, #0]
}
 800906a:	bf00      	nop
 800906c:	e7fe      	b.n	800906c <xTaskIncrementTick+0x48>
 800906e:	4b3a      	ldr	r3, [pc, #232]	; (8009158 <xTaskIncrementTick+0x134>)
 8009070:	681b      	ldr	r3, [r3, #0]
 8009072:	60fb      	str	r3, [r7, #12]
 8009074:	4b39      	ldr	r3, [pc, #228]	; (800915c <xTaskIncrementTick+0x138>)
 8009076:	681b      	ldr	r3, [r3, #0]
 8009078:	4a37      	ldr	r2, [pc, #220]	; (8009158 <xTaskIncrementTick+0x134>)
 800907a:	6013      	str	r3, [r2, #0]
 800907c:	4a37      	ldr	r2, [pc, #220]	; (800915c <xTaskIncrementTick+0x138>)
 800907e:	68fb      	ldr	r3, [r7, #12]
 8009080:	6013      	str	r3, [r2, #0]
 8009082:	4b37      	ldr	r3, [pc, #220]	; (8009160 <xTaskIncrementTick+0x13c>)
 8009084:	681b      	ldr	r3, [r3, #0]
 8009086:	3301      	adds	r3, #1
 8009088:	4a35      	ldr	r2, [pc, #212]	; (8009160 <xTaskIncrementTick+0x13c>)
 800908a:	6013      	str	r3, [r2, #0]
 800908c:	f000 fad0 	bl	8009630 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 8009090:	4b34      	ldr	r3, [pc, #208]	; (8009164 <xTaskIncrementTick+0x140>)
 8009092:	681b      	ldr	r3, [r3, #0]
 8009094:	693a      	ldr	r2, [r7, #16]
 8009096:	429a      	cmp	r2, r3
 8009098:	d34e      	bcc.n	8009138 <xTaskIncrementTick+0x114>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800909a:	4b2f      	ldr	r3, [pc, #188]	; (8009158 <xTaskIncrementTick+0x134>)
 800909c:	681b      	ldr	r3, [r3, #0]
 800909e:	681b      	ldr	r3, [r3, #0]
 80090a0:	2b00      	cmp	r3, #0
 80090a2:	d104      	bne.n	80090ae <xTaskIncrementTick+0x8a>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80090a4:	4b2f      	ldr	r3, [pc, #188]	; (8009164 <xTaskIncrementTick+0x140>)
 80090a6:	f04f 32ff 	mov.w	r2, #4294967295
 80090aa:	601a      	str	r2, [r3, #0]
					break;
 80090ac:	e044      	b.n	8009138 <xTaskIncrementTick+0x114>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80090ae:	4b2a      	ldr	r3, [pc, #168]	; (8009158 <xTaskIncrementTick+0x134>)
 80090b0:	681b      	ldr	r3, [r3, #0]
 80090b2:	68db      	ldr	r3, [r3, #12]
 80090b4:	68db      	ldr	r3, [r3, #12]
 80090b6:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 80090b8:	68bb      	ldr	r3, [r7, #8]
 80090ba:	685b      	ldr	r3, [r3, #4]
 80090bc:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 80090be:	693a      	ldr	r2, [r7, #16]
 80090c0:	687b      	ldr	r3, [r7, #4]
 80090c2:	429a      	cmp	r2, r3
 80090c4:	d203      	bcs.n	80090ce <xTaskIncrementTick+0xaa>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 80090c6:	4a27      	ldr	r2, [pc, #156]	; (8009164 <xTaskIncrementTick+0x140>)
 80090c8:	687b      	ldr	r3, [r7, #4]
 80090ca:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 80090cc:	e034      	b.n	8009138 <xTaskIncrementTick+0x114>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80090ce:	68bb      	ldr	r3, [r7, #8]
 80090d0:	3304      	adds	r3, #4
 80090d2:	4618      	mov	r0, r3
 80090d4:	f7fe ffa0 	bl	8008018 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 80090d8:	68bb      	ldr	r3, [r7, #8]
 80090da:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80090dc:	2b00      	cmp	r3, #0
 80090de:	d004      	beq.n	80090ea <xTaskIncrementTick+0xc6>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 80090e0:	68bb      	ldr	r3, [r7, #8]
 80090e2:	3318      	adds	r3, #24
 80090e4:	4618      	mov	r0, r3
 80090e6:	f7fe ff97 	bl	8008018 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 80090ea:	68bb      	ldr	r3, [r7, #8]
 80090ec:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80090ee:	4b1e      	ldr	r3, [pc, #120]	; (8009168 <xTaskIncrementTick+0x144>)
 80090f0:	681b      	ldr	r3, [r3, #0]
 80090f2:	429a      	cmp	r2, r3
 80090f4:	d903      	bls.n	80090fe <xTaskIncrementTick+0xda>
 80090f6:	68bb      	ldr	r3, [r7, #8]
 80090f8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80090fa:	4a1b      	ldr	r2, [pc, #108]	; (8009168 <xTaskIncrementTick+0x144>)
 80090fc:	6013      	str	r3, [r2, #0]
 80090fe:	68bb      	ldr	r3, [r7, #8]
 8009100:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8009102:	4613      	mov	r3, r2
 8009104:	009b      	lsls	r3, r3, #2
 8009106:	4413      	add	r3, r2
 8009108:	009b      	lsls	r3, r3, #2
 800910a:	4a18      	ldr	r2, [pc, #96]	; (800916c <xTaskIncrementTick+0x148>)
 800910c:	441a      	add	r2, r3
 800910e:	68bb      	ldr	r3, [r7, #8]
 8009110:	3304      	adds	r3, #4
 8009112:	4619      	mov	r1, r3
 8009114:	4610      	mov	r0, r2
 8009116:	f7fe ff22 	bl	8007f5e <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800911a:	68bb      	ldr	r3, [r7, #8]
 800911c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800911e:	4b14      	ldr	r3, [pc, #80]	; (8009170 <xTaskIncrementTick+0x14c>)
 8009120:	681b      	ldr	r3, [r3, #0]
 8009122:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009124:	429a      	cmp	r2, r3
 8009126:	d3b8      	bcc.n	800909a <xTaskIncrementTick+0x76>
						{
							xSwitchRequired = pdTRUE;
 8009128:	2301      	movs	r3, #1
 800912a:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800912c:	e7b5      	b.n	800909a <xTaskIncrementTick+0x76>
		}
		#endif /* configUSE_TICK_HOOK */
	}
	else
	{
		++uxPendedTicks;
 800912e:	4b11      	ldr	r3, [pc, #68]	; (8009174 <xTaskIncrementTick+0x150>)
 8009130:	681b      	ldr	r3, [r3, #0]
 8009132:	3301      	adds	r3, #1
 8009134:	4a0f      	ldr	r2, [pc, #60]	; (8009174 <xTaskIncrementTick+0x150>)
 8009136:	6013      	str	r3, [r2, #0]
		#endif
	}

	#if ( configUSE_PREEMPTION == 1 )
	{
		if( xYieldPending != pdFALSE )
 8009138:	4b0f      	ldr	r3, [pc, #60]	; (8009178 <xTaskIncrementTick+0x154>)
 800913a:	681b      	ldr	r3, [r3, #0]
 800913c:	2b00      	cmp	r3, #0
 800913e:	d001      	beq.n	8009144 <xTaskIncrementTick+0x120>
		{
			xSwitchRequired = pdTRUE;
 8009140:	2301      	movs	r3, #1
 8009142:	617b      	str	r3, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_PREEMPTION */

	return xSwitchRequired;
 8009144:	697b      	ldr	r3, [r7, #20]
}
 8009146:	4618      	mov	r0, r3
 8009148:	3718      	adds	r7, #24
 800914a:	46bd      	mov	sp, r7
 800914c:	bd80      	pop	{r7, pc}
 800914e:	bf00      	nop
 8009150:	20000ed8 	.word	0x20000ed8
 8009154:	20000eb4 	.word	0x20000eb4
 8009158:	20000e68 	.word	0x20000e68
 800915c:	20000e6c 	.word	0x20000e6c
 8009160:	20000ec8 	.word	0x20000ec8
 8009164:	20000ed0 	.word	0x20000ed0
 8009168:	20000eb8 	.word	0x20000eb8
 800916c:	200009e0 	.word	0x200009e0
 8009170:	200009dc 	.word	0x200009dc
 8009174:	20000ec0 	.word	0x20000ec0
 8009178:	20000ec4 	.word	0x20000ec4

0800917c <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 800917c:	b480      	push	{r7}
 800917e:	b085      	sub	sp, #20
 8009180:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 8009182:	4b29      	ldr	r3, [pc, #164]	; (8009228 <vTaskSwitchContext+0xac>)
 8009184:	681b      	ldr	r3, [r3, #0]
 8009186:	2b00      	cmp	r3, #0
 8009188:	d003      	beq.n	8009192 <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 800918a:	4b28      	ldr	r3, [pc, #160]	; (800922c <vTaskSwitchContext+0xb0>)
 800918c:	2201      	movs	r2, #1
 800918e:	601a      	str	r2, [r3, #0]
			structure specific to this task. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 8009190:	e043      	b.n	800921a <vTaskSwitchContext+0x9e>
		xYieldPending = pdFALSE;
 8009192:	4b26      	ldr	r3, [pc, #152]	; (800922c <vTaskSwitchContext+0xb0>)
 8009194:	2200      	movs	r2, #0
 8009196:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8009198:	4b25      	ldr	r3, [pc, #148]	; (8009230 <vTaskSwitchContext+0xb4>)
 800919a:	681b      	ldr	r3, [r3, #0]
 800919c:	60fb      	str	r3, [r7, #12]
 800919e:	e012      	b.n	80091c6 <vTaskSwitchContext+0x4a>
 80091a0:	68fb      	ldr	r3, [r7, #12]
 80091a2:	2b00      	cmp	r3, #0
 80091a4:	d10c      	bne.n	80091c0 <vTaskSwitchContext+0x44>
	__asm volatile
 80091a6:	f04f 0350 	mov.w	r3, #80	; 0x50
 80091aa:	b672      	cpsid	i
 80091ac:	f383 8811 	msr	BASEPRI, r3
 80091b0:	f3bf 8f6f 	isb	sy
 80091b4:	f3bf 8f4f 	dsb	sy
 80091b8:	b662      	cpsie	i
 80091ba:	607b      	str	r3, [r7, #4]
}
 80091bc:	bf00      	nop
 80091be:	e7fe      	b.n	80091be <vTaskSwitchContext+0x42>
 80091c0:	68fb      	ldr	r3, [r7, #12]
 80091c2:	3b01      	subs	r3, #1
 80091c4:	60fb      	str	r3, [r7, #12]
 80091c6:	491b      	ldr	r1, [pc, #108]	; (8009234 <vTaskSwitchContext+0xb8>)
 80091c8:	68fa      	ldr	r2, [r7, #12]
 80091ca:	4613      	mov	r3, r2
 80091cc:	009b      	lsls	r3, r3, #2
 80091ce:	4413      	add	r3, r2
 80091d0:	009b      	lsls	r3, r3, #2
 80091d2:	440b      	add	r3, r1
 80091d4:	681b      	ldr	r3, [r3, #0]
 80091d6:	2b00      	cmp	r3, #0
 80091d8:	d0e2      	beq.n	80091a0 <vTaskSwitchContext+0x24>
 80091da:	68fa      	ldr	r2, [r7, #12]
 80091dc:	4613      	mov	r3, r2
 80091de:	009b      	lsls	r3, r3, #2
 80091e0:	4413      	add	r3, r2
 80091e2:	009b      	lsls	r3, r3, #2
 80091e4:	4a13      	ldr	r2, [pc, #76]	; (8009234 <vTaskSwitchContext+0xb8>)
 80091e6:	4413      	add	r3, r2
 80091e8:	60bb      	str	r3, [r7, #8]
 80091ea:	68bb      	ldr	r3, [r7, #8]
 80091ec:	685b      	ldr	r3, [r3, #4]
 80091ee:	685a      	ldr	r2, [r3, #4]
 80091f0:	68bb      	ldr	r3, [r7, #8]
 80091f2:	605a      	str	r2, [r3, #4]
 80091f4:	68bb      	ldr	r3, [r7, #8]
 80091f6:	685a      	ldr	r2, [r3, #4]
 80091f8:	68bb      	ldr	r3, [r7, #8]
 80091fa:	3308      	adds	r3, #8
 80091fc:	429a      	cmp	r2, r3
 80091fe:	d104      	bne.n	800920a <vTaskSwitchContext+0x8e>
 8009200:	68bb      	ldr	r3, [r7, #8]
 8009202:	685b      	ldr	r3, [r3, #4]
 8009204:	685a      	ldr	r2, [r3, #4]
 8009206:	68bb      	ldr	r3, [r7, #8]
 8009208:	605a      	str	r2, [r3, #4]
 800920a:	68bb      	ldr	r3, [r7, #8]
 800920c:	685b      	ldr	r3, [r3, #4]
 800920e:	68db      	ldr	r3, [r3, #12]
 8009210:	4a09      	ldr	r2, [pc, #36]	; (8009238 <vTaskSwitchContext+0xbc>)
 8009212:	6013      	str	r3, [r2, #0]
 8009214:	4a06      	ldr	r2, [pc, #24]	; (8009230 <vTaskSwitchContext+0xb4>)
 8009216:	68fb      	ldr	r3, [r7, #12]
 8009218:	6013      	str	r3, [r2, #0]
}
 800921a:	bf00      	nop
 800921c:	3714      	adds	r7, #20
 800921e:	46bd      	mov	sp, r7
 8009220:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009224:	4770      	bx	lr
 8009226:	bf00      	nop
 8009228:	20000ed8 	.word	0x20000ed8
 800922c:	20000ec4 	.word	0x20000ec4
 8009230:	20000eb8 	.word	0x20000eb8
 8009234:	200009e0 	.word	0x200009e0
 8009238:	200009dc 	.word	0x200009dc

0800923c <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 800923c:	b580      	push	{r7, lr}
 800923e:	b084      	sub	sp, #16
 8009240:	af00      	add	r7, sp, #0
 8009242:	6078      	str	r0, [r7, #4]
 8009244:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 8009246:	687b      	ldr	r3, [r7, #4]
 8009248:	2b00      	cmp	r3, #0
 800924a:	d10c      	bne.n	8009266 <vTaskPlaceOnEventList+0x2a>
	__asm volatile
 800924c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009250:	b672      	cpsid	i
 8009252:	f383 8811 	msr	BASEPRI, r3
 8009256:	f3bf 8f6f 	isb	sy
 800925a:	f3bf 8f4f 	dsb	sy
 800925e:	b662      	cpsie	i
 8009260:	60fb      	str	r3, [r7, #12]
}
 8009262:	bf00      	nop
 8009264:	e7fe      	b.n	8009264 <vTaskPlaceOnEventList+0x28>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8009266:	4b07      	ldr	r3, [pc, #28]	; (8009284 <vTaskPlaceOnEventList+0x48>)
 8009268:	681b      	ldr	r3, [r3, #0]
 800926a:	3318      	adds	r3, #24
 800926c:	4619      	mov	r1, r3
 800926e:	6878      	ldr	r0, [r7, #4]
 8009270:	f7fe fe99 	bl	8007fa6 <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 8009274:	2101      	movs	r1, #1
 8009276:	6838      	ldr	r0, [r7, #0]
 8009278:	f000 fa8a 	bl	8009790 <prvAddCurrentTaskToDelayedList>
}
 800927c:	bf00      	nop
 800927e:	3710      	adds	r7, #16
 8009280:	46bd      	mov	sp, r7
 8009282:	bd80      	pop	{r7, pc}
 8009284:	200009dc 	.word	0x200009dc

08009288 <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if( configUSE_TIMERS == 1 )

	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 8009288:	b580      	push	{r7, lr}
 800928a:	b086      	sub	sp, #24
 800928c:	af00      	add	r7, sp, #0
 800928e:	60f8      	str	r0, [r7, #12]
 8009290:	60b9      	str	r1, [r7, #8]
 8009292:	607a      	str	r2, [r7, #4]
		configASSERT( pxEventList );
 8009294:	68fb      	ldr	r3, [r7, #12]
 8009296:	2b00      	cmp	r3, #0
 8009298:	d10c      	bne.n	80092b4 <vTaskPlaceOnEventListRestricted+0x2c>
	__asm volatile
 800929a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800929e:	b672      	cpsid	i
 80092a0:	f383 8811 	msr	BASEPRI, r3
 80092a4:	f3bf 8f6f 	isb	sy
 80092a8:	f3bf 8f4f 	dsb	sy
 80092ac:	b662      	cpsie	i
 80092ae:	617b      	str	r3, [r7, #20]
}
 80092b0:	bf00      	nop
 80092b2:	e7fe      	b.n	80092b2 <vTaskPlaceOnEventListRestricted+0x2a>

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 80092b4:	4b0a      	ldr	r3, [pc, #40]	; (80092e0 <vTaskPlaceOnEventListRestricted+0x58>)
 80092b6:	681b      	ldr	r3, [r3, #0]
 80092b8:	3318      	adds	r3, #24
 80092ba:	4619      	mov	r1, r3
 80092bc:	68f8      	ldr	r0, [r7, #12]
 80092be:	f7fe fe4e 	bl	8007f5e <vListInsertEnd>

		/* If the task should block indefinitely then set the block time to a
		value that will be recognised as an indefinite delay inside the
		prvAddCurrentTaskToDelayedList() function. */
		if( xWaitIndefinitely != pdFALSE )
 80092c2:	687b      	ldr	r3, [r7, #4]
 80092c4:	2b00      	cmp	r3, #0
 80092c6:	d002      	beq.n	80092ce <vTaskPlaceOnEventListRestricted+0x46>
		{
			xTicksToWait = portMAX_DELAY;
 80092c8:	f04f 33ff 	mov.w	r3, #4294967295
 80092cc:	60bb      	str	r3, [r7, #8]
		}

		traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 80092ce:	6879      	ldr	r1, [r7, #4]
 80092d0:	68b8      	ldr	r0, [r7, #8]
 80092d2:	f000 fa5d 	bl	8009790 <prvAddCurrentTaskToDelayedList>
	}
 80092d6:	bf00      	nop
 80092d8:	3718      	adds	r7, #24
 80092da:	46bd      	mov	sp, r7
 80092dc:	bd80      	pop	{r7, pc}
 80092de:	bf00      	nop
 80092e0:	200009dc 	.word	0x200009dc

080092e4 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 80092e4:	b580      	push	{r7, lr}
 80092e6:	b086      	sub	sp, #24
 80092e8:	af00      	add	r7, sp, #0
 80092ea:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80092ec:	687b      	ldr	r3, [r7, #4]
 80092ee:	68db      	ldr	r3, [r3, #12]
 80092f0:	68db      	ldr	r3, [r3, #12]
 80092f2:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 80092f4:	693b      	ldr	r3, [r7, #16]
 80092f6:	2b00      	cmp	r3, #0
 80092f8:	d10c      	bne.n	8009314 <xTaskRemoveFromEventList+0x30>
	__asm volatile
 80092fa:	f04f 0350 	mov.w	r3, #80	; 0x50
 80092fe:	b672      	cpsid	i
 8009300:	f383 8811 	msr	BASEPRI, r3
 8009304:	f3bf 8f6f 	isb	sy
 8009308:	f3bf 8f4f 	dsb	sy
 800930c:	b662      	cpsie	i
 800930e:	60fb      	str	r3, [r7, #12]
}
 8009310:	bf00      	nop
 8009312:	e7fe      	b.n	8009312 <xTaskRemoveFromEventList+0x2e>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 8009314:	693b      	ldr	r3, [r7, #16]
 8009316:	3318      	adds	r3, #24
 8009318:	4618      	mov	r0, r3
 800931a:	f7fe fe7d 	bl	8008018 <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800931e:	4b1e      	ldr	r3, [pc, #120]	; (8009398 <xTaskRemoveFromEventList+0xb4>)
 8009320:	681b      	ldr	r3, [r3, #0]
 8009322:	2b00      	cmp	r3, #0
 8009324:	d11d      	bne.n	8009362 <xTaskRemoveFromEventList+0x7e>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 8009326:	693b      	ldr	r3, [r7, #16]
 8009328:	3304      	adds	r3, #4
 800932a:	4618      	mov	r0, r3
 800932c:	f7fe fe74 	bl	8008018 <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 8009330:	693b      	ldr	r3, [r7, #16]
 8009332:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8009334:	4b19      	ldr	r3, [pc, #100]	; (800939c <xTaskRemoveFromEventList+0xb8>)
 8009336:	681b      	ldr	r3, [r3, #0]
 8009338:	429a      	cmp	r2, r3
 800933a:	d903      	bls.n	8009344 <xTaskRemoveFromEventList+0x60>
 800933c:	693b      	ldr	r3, [r7, #16]
 800933e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009340:	4a16      	ldr	r2, [pc, #88]	; (800939c <xTaskRemoveFromEventList+0xb8>)
 8009342:	6013      	str	r3, [r2, #0]
 8009344:	693b      	ldr	r3, [r7, #16]
 8009346:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8009348:	4613      	mov	r3, r2
 800934a:	009b      	lsls	r3, r3, #2
 800934c:	4413      	add	r3, r2
 800934e:	009b      	lsls	r3, r3, #2
 8009350:	4a13      	ldr	r2, [pc, #76]	; (80093a0 <xTaskRemoveFromEventList+0xbc>)
 8009352:	441a      	add	r2, r3
 8009354:	693b      	ldr	r3, [r7, #16]
 8009356:	3304      	adds	r3, #4
 8009358:	4619      	mov	r1, r3
 800935a:	4610      	mov	r0, r2
 800935c:	f7fe fdff 	bl	8007f5e <vListInsertEnd>
 8009360:	e005      	b.n	800936e <xTaskRemoveFromEventList+0x8a>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 8009362:	693b      	ldr	r3, [r7, #16]
 8009364:	3318      	adds	r3, #24
 8009366:	4619      	mov	r1, r3
 8009368:	480e      	ldr	r0, [pc, #56]	; (80093a4 <xTaskRemoveFromEventList+0xc0>)
 800936a:	f7fe fdf8 	bl	8007f5e <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 800936e:	693b      	ldr	r3, [r7, #16]
 8009370:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8009372:	4b0d      	ldr	r3, [pc, #52]	; (80093a8 <xTaskRemoveFromEventList+0xc4>)
 8009374:	681b      	ldr	r3, [r3, #0]
 8009376:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009378:	429a      	cmp	r2, r3
 800937a:	d905      	bls.n	8009388 <xTaskRemoveFromEventList+0xa4>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 800937c:	2301      	movs	r3, #1
 800937e:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 8009380:	4b0a      	ldr	r3, [pc, #40]	; (80093ac <xTaskRemoveFromEventList+0xc8>)
 8009382:	2201      	movs	r2, #1
 8009384:	601a      	str	r2, [r3, #0]
 8009386:	e001      	b.n	800938c <xTaskRemoveFromEventList+0xa8>
	}
	else
	{
		xReturn = pdFALSE;
 8009388:	2300      	movs	r3, #0
 800938a:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 800938c:	697b      	ldr	r3, [r7, #20]
}
 800938e:	4618      	mov	r0, r3
 8009390:	3718      	adds	r7, #24
 8009392:	46bd      	mov	sp, r7
 8009394:	bd80      	pop	{r7, pc}
 8009396:	bf00      	nop
 8009398:	20000ed8 	.word	0x20000ed8
 800939c:	20000eb8 	.word	0x20000eb8
 80093a0:	200009e0 	.word	0x200009e0
 80093a4:	20000e70 	.word	0x20000e70
 80093a8:	200009dc 	.word	0x200009dc
 80093ac:	20000ec4 	.word	0x20000ec4

080093b0 <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 80093b0:	b480      	push	{r7}
 80093b2:	b083      	sub	sp, #12
 80093b4:	af00      	add	r7, sp, #0
 80093b6:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 80093b8:	4b06      	ldr	r3, [pc, #24]	; (80093d4 <vTaskInternalSetTimeOutState+0x24>)
 80093ba:	681a      	ldr	r2, [r3, #0]
 80093bc:	687b      	ldr	r3, [r7, #4]
 80093be:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 80093c0:	4b05      	ldr	r3, [pc, #20]	; (80093d8 <vTaskInternalSetTimeOutState+0x28>)
 80093c2:	681a      	ldr	r2, [r3, #0]
 80093c4:	687b      	ldr	r3, [r7, #4]
 80093c6:	605a      	str	r2, [r3, #4]
}
 80093c8:	bf00      	nop
 80093ca:	370c      	adds	r7, #12
 80093cc:	46bd      	mov	sp, r7
 80093ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80093d2:	4770      	bx	lr
 80093d4:	20000ec8 	.word	0x20000ec8
 80093d8:	20000eb4 	.word	0x20000eb4

080093dc <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 80093dc:	b580      	push	{r7, lr}
 80093de:	b088      	sub	sp, #32
 80093e0:	af00      	add	r7, sp, #0
 80093e2:	6078      	str	r0, [r7, #4]
 80093e4:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 80093e6:	687b      	ldr	r3, [r7, #4]
 80093e8:	2b00      	cmp	r3, #0
 80093ea:	d10c      	bne.n	8009406 <xTaskCheckForTimeOut+0x2a>
	__asm volatile
 80093ec:	f04f 0350 	mov.w	r3, #80	; 0x50
 80093f0:	b672      	cpsid	i
 80093f2:	f383 8811 	msr	BASEPRI, r3
 80093f6:	f3bf 8f6f 	isb	sy
 80093fa:	f3bf 8f4f 	dsb	sy
 80093fe:	b662      	cpsie	i
 8009400:	613b      	str	r3, [r7, #16]
}
 8009402:	bf00      	nop
 8009404:	e7fe      	b.n	8009404 <xTaskCheckForTimeOut+0x28>
	configASSERT( pxTicksToWait );
 8009406:	683b      	ldr	r3, [r7, #0]
 8009408:	2b00      	cmp	r3, #0
 800940a:	d10c      	bne.n	8009426 <xTaskCheckForTimeOut+0x4a>
	__asm volatile
 800940c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009410:	b672      	cpsid	i
 8009412:	f383 8811 	msr	BASEPRI, r3
 8009416:	f3bf 8f6f 	isb	sy
 800941a:	f3bf 8f4f 	dsb	sy
 800941e:	b662      	cpsie	i
 8009420:	60fb      	str	r3, [r7, #12]
}
 8009422:	bf00      	nop
 8009424:	e7fe      	b.n	8009424 <xTaskCheckForTimeOut+0x48>

	taskENTER_CRITICAL();
 8009426:	f000 fe71 	bl	800a10c <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 800942a:	4b1d      	ldr	r3, [pc, #116]	; (80094a0 <xTaskCheckForTimeOut+0xc4>)
 800942c:	681b      	ldr	r3, [r3, #0]
 800942e:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 8009430:	687b      	ldr	r3, [r7, #4]
 8009432:	685b      	ldr	r3, [r3, #4]
 8009434:	69ba      	ldr	r2, [r7, #24]
 8009436:	1ad3      	subs	r3, r2, r3
 8009438:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 800943a:	683b      	ldr	r3, [r7, #0]
 800943c:	681b      	ldr	r3, [r3, #0]
 800943e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009442:	d102      	bne.n	800944a <xTaskCheckForTimeOut+0x6e>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 8009444:	2300      	movs	r3, #0
 8009446:	61fb      	str	r3, [r7, #28]
 8009448:	e023      	b.n	8009492 <xTaskCheckForTimeOut+0xb6>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 800944a:	687b      	ldr	r3, [r7, #4]
 800944c:	681a      	ldr	r2, [r3, #0]
 800944e:	4b15      	ldr	r3, [pc, #84]	; (80094a4 <xTaskCheckForTimeOut+0xc8>)
 8009450:	681b      	ldr	r3, [r3, #0]
 8009452:	429a      	cmp	r2, r3
 8009454:	d007      	beq.n	8009466 <xTaskCheckForTimeOut+0x8a>
 8009456:	687b      	ldr	r3, [r7, #4]
 8009458:	685b      	ldr	r3, [r3, #4]
 800945a:	69ba      	ldr	r2, [r7, #24]
 800945c:	429a      	cmp	r2, r3
 800945e:	d302      	bcc.n	8009466 <xTaskCheckForTimeOut+0x8a>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 8009460:	2301      	movs	r3, #1
 8009462:	61fb      	str	r3, [r7, #28]
 8009464:	e015      	b.n	8009492 <xTaskCheckForTimeOut+0xb6>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 8009466:	683b      	ldr	r3, [r7, #0]
 8009468:	681b      	ldr	r3, [r3, #0]
 800946a:	697a      	ldr	r2, [r7, #20]
 800946c:	429a      	cmp	r2, r3
 800946e:	d20b      	bcs.n	8009488 <xTaskCheckForTimeOut+0xac>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 8009470:	683b      	ldr	r3, [r7, #0]
 8009472:	681a      	ldr	r2, [r3, #0]
 8009474:	697b      	ldr	r3, [r7, #20]
 8009476:	1ad2      	subs	r2, r2, r3
 8009478:	683b      	ldr	r3, [r7, #0]
 800947a:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 800947c:	6878      	ldr	r0, [r7, #4]
 800947e:	f7ff ff97 	bl	80093b0 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 8009482:	2300      	movs	r3, #0
 8009484:	61fb      	str	r3, [r7, #28]
 8009486:	e004      	b.n	8009492 <xTaskCheckForTimeOut+0xb6>
		}
		else
		{
			*pxTicksToWait = 0;
 8009488:	683b      	ldr	r3, [r7, #0]
 800948a:	2200      	movs	r2, #0
 800948c:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 800948e:	2301      	movs	r3, #1
 8009490:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 8009492:	f000 fe6f 	bl	800a174 <vPortExitCritical>

	return xReturn;
 8009496:	69fb      	ldr	r3, [r7, #28]
}
 8009498:	4618      	mov	r0, r3
 800949a:	3720      	adds	r7, #32
 800949c:	46bd      	mov	sp, r7
 800949e:	bd80      	pop	{r7, pc}
 80094a0:	20000eb4 	.word	0x20000eb4
 80094a4:	20000ec8 	.word	0x20000ec8

080094a8 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 80094a8:	b480      	push	{r7}
 80094aa:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 80094ac:	4b03      	ldr	r3, [pc, #12]	; (80094bc <vTaskMissedYield+0x14>)
 80094ae:	2201      	movs	r2, #1
 80094b0:	601a      	str	r2, [r3, #0]
}
 80094b2:	bf00      	nop
 80094b4:	46bd      	mov	sp, r7
 80094b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80094ba:	4770      	bx	lr
 80094bc:	20000ec4 	.word	0x20000ec4

080094c0 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 80094c0:	b580      	push	{r7, lr}
 80094c2:	b082      	sub	sp, #8
 80094c4:	af00      	add	r7, sp, #0
 80094c6:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 80094c8:	f000 f852 	bl	8009570 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 80094cc:	4b06      	ldr	r3, [pc, #24]	; (80094e8 <prvIdleTask+0x28>)
 80094ce:	681b      	ldr	r3, [r3, #0]
 80094d0:	2b01      	cmp	r3, #1
 80094d2:	d9f9      	bls.n	80094c8 <prvIdleTask+0x8>
			{
				taskYIELD();
 80094d4:	4b05      	ldr	r3, [pc, #20]	; (80094ec <prvIdleTask+0x2c>)
 80094d6:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80094da:	601a      	str	r2, [r3, #0]
 80094dc:	f3bf 8f4f 	dsb	sy
 80094e0:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 80094e4:	e7f0      	b.n	80094c8 <prvIdleTask+0x8>
 80094e6:	bf00      	nop
 80094e8:	200009e0 	.word	0x200009e0
 80094ec:	e000ed04 	.word	0xe000ed04

080094f0 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 80094f0:	b580      	push	{r7, lr}
 80094f2:	b082      	sub	sp, #8
 80094f4:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 80094f6:	2300      	movs	r3, #0
 80094f8:	607b      	str	r3, [r7, #4]
 80094fa:	e00c      	b.n	8009516 <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 80094fc:	687a      	ldr	r2, [r7, #4]
 80094fe:	4613      	mov	r3, r2
 8009500:	009b      	lsls	r3, r3, #2
 8009502:	4413      	add	r3, r2
 8009504:	009b      	lsls	r3, r3, #2
 8009506:	4a12      	ldr	r2, [pc, #72]	; (8009550 <prvInitialiseTaskLists+0x60>)
 8009508:	4413      	add	r3, r2
 800950a:	4618      	mov	r0, r3
 800950c:	f7fe fcfa 	bl	8007f04 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8009510:	687b      	ldr	r3, [r7, #4]
 8009512:	3301      	adds	r3, #1
 8009514:	607b      	str	r3, [r7, #4]
 8009516:	687b      	ldr	r3, [r7, #4]
 8009518:	2b37      	cmp	r3, #55	; 0x37
 800951a:	d9ef      	bls.n	80094fc <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 800951c:	480d      	ldr	r0, [pc, #52]	; (8009554 <prvInitialiseTaskLists+0x64>)
 800951e:	f7fe fcf1 	bl	8007f04 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 8009522:	480d      	ldr	r0, [pc, #52]	; (8009558 <prvInitialiseTaskLists+0x68>)
 8009524:	f7fe fcee 	bl	8007f04 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 8009528:	480c      	ldr	r0, [pc, #48]	; (800955c <prvInitialiseTaskLists+0x6c>)
 800952a:	f7fe fceb 	bl	8007f04 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 800952e:	480c      	ldr	r0, [pc, #48]	; (8009560 <prvInitialiseTaskLists+0x70>)
 8009530:	f7fe fce8 	bl	8007f04 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 8009534:	480b      	ldr	r0, [pc, #44]	; (8009564 <prvInitialiseTaskLists+0x74>)
 8009536:	f7fe fce5 	bl	8007f04 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 800953a:	4b0b      	ldr	r3, [pc, #44]	; (8009568 <prvInitialiseTaskLists+0x78>)
 800953c:	4a05      	ldr	r2, [pc, #20]	; (8009554 <prvInitialiseTaskLists+0x64>)
 800953e:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 8009540:	4b0a      	ldr	r3, [pc, #40]	; (800956c <prvInitialiseTaskLists+0x7c>)
 8009542:	4a05      	ldr	r2, [pc, #20]	; (8009558 <prvInitialiseTaskLists+0x68>)
 8009544:	601a      	str	r2, [r3, #0]
}
 8009546:	bf00      	nop
 8009548:	3708      	adds	r7, #8
 800954a:	46bd      	mov	sp, r7
 800954c:	bd80      	pop	{r7, pc}
 800954e:	bf00      	nop
 8009550:	200009e0 	.word	0x200009e0
 8009554:	20000e40 	.word	0x20000e40
 8009558:	20000e54 	.word	0x20000e54
 800955c:	20000e70 	.word	0x20000e70
 8009560:	20000e84 	.word	0x20000e84
 8009564:	20000e9c 	.word	0x20000e9c
 8009568:	20000e68 	.word	0x20000e68
 800956c:	20000e6c 	.word	0x20000e6c

08009570 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 8009570:	b580      	push	{r7, lr}
 8009572:	b082      	sub	sp, #8
 8009574:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8009576:	e019      	b.n	80095ac <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 8009578:	f000 fdc8 	bl	800a10c <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800957c:	4b10      	ldr	r3, [pc, #64]	; (80095c0 <prvCheckTasksWaitingTermination+0x50>)
 800957e:	68db      	ldr	r3, [r3, #12]
 8009580:	68db      	ldr	r3, [r3, #12]
 8009582:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8009584:	687b      	ldr	r3, [r7, #4]
 8009586:	3304      	adds	r3, #4
 8009588:	4618      	mov	r0, r3
 800958a:	f7fe fd45 	bl	8008018 <uxListRemove>
				--uxCurrentNumberOfTasks;
 800958e:	4b0d      	ldr	r3, [pc, #52]	; (80095c4 <prvCheckTasksWaitingTermination+0x54>)
 8009590:	681b      	ldr	r3, [r3, #0]
 8009592:	3b01      	subs	r3, #1
 8009594:	4a0b      	ldr	r2, [pc, #44]	; (80095c4 <prvCheckTasksWaitingTermination+0x54>)
 8009596:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 8009598:	4b0b      	ldr	r3, [pc, #44]	; (80095c8 <prvCheckTasksWaitingTermination+0x58>)
 800959a:	681b      	ldr	r3, [r3, #0]
 800959c:	3b01      	subs	r3, #1
 800959e:	4a0a      	ldr	r2, [pc, #40]	; (80095c8 <prvCheckTasksWaitingTermination+0x58>)
 80095a0:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 80095a2:	f000 fde7 	bl	800a174 <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 80095a6:	6878      	ldr	r0, [r7, #4]
 80095a8:	f000 f810 	bl	80095cc <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 80095ac:	4b06      	ldr	r3, [pc, #24]	; (80095c8 <prvCheckTasksWaitingTermination+0x58>)
 80095ae:	681b      	ldr	r3, [r3, #0]
 80095b0:	2b00      	cmp	r3, #0
 80095b2:	d1e1      	bne.n	8009578 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 80095b4:	bf00      	nop
 80095b6:	bf00      	nop
 80095b8:	3708      	adds	r7, #8
 80095ba:	46bd      	mov	sp, r7
 80095bc:	bd80      	pop	{r7, pc}
 80095be:	bf00      	nop
 80095c0:	20000e84 	.word	0x20000e84
 80095c4:	20000eb0 	.word	0x20000eb0
 80095c8:	20000e98 	.word	0x20000e98

080095cc <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 80095cc:	b580      	push	{r7, lr}
 80095ce:	b084      	sub	sp, #16
 80095d0:	af00      	add	r7, sp, #0
 80095d2:	6078      	str	r0, [r7, #4]
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 80095d4:	687b      	ldr	r3, [r7, #4]
 80095d6:	f893 3059 	ldrb.w	r3, [r3, #89]	; 0x59
 80095da:	2b00      	cmp	r3, #0
 80095dc:	d108      	bne.n	80095f0 <prvDeleteTCB+0x24>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 80095de:	687b      	ldr	r3, [r7, #4]
 80095e0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80095e2:	4618      	mov	r0, r3
 80095e4:	f000 ff88 	bl	800a4f8 <vPortFree>
				vPortFree( pxTCB );
 80095e8:	6878      	ldr	r0, [r7, #4]
 80095ea:	f000 ff85 	bl	800a4f8 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 80095ee:	e01a      	b.n	8009626 <prvDeleteTCB+0x5a>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 80095f0:	687b      	ldr	r3, [r7, #4]
 80095f2:	f893 3059 	ldrb.w	r3, [r3, #89]	; 0x59
 80095f6:	2b01      	cmp	r3, #1
 80095f8:	d103      	bne.n	8009602 <prvDeleteTCB+0x36>
				vPortFree( pxTCB );
 80095fa:	6878      	ldr	r0, [r7, #4]
 80095fc:	f000 ff7c 	bl	800a4f8 <vPortFree>
	}
 8009600:	e011      	b.n	8009626 <prvDeleteTCB+0x5a>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 8009602:	687b      	ldr	r3, [r7, #4]
 8009604:	f893 3059 	ldrb.w	r3, [r3, #89]	; 0x59
 8009608:	2b02      	cmp	r3, #2
 800960a:	d00c      	beq.n	8009626 <prvDeleteTCB+0x5a>
	__asm volatile
 800960c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009610:	b672      	cpsid	i
 8009612:	f383 8811 	msr	BASEPRI, r3
 8009616:	f3bf 8f6f 	isb	sy
 800961a:	f3bf 8f4f 	dsb	sy
 800961e:	b662      	cpsie	i
 8009620:	60fb      	str	r3, [r7, #12]
}
 8009622:	bf00      	nop
 8009624:	e7fe      	b.n	8009624 <prvDeleteTCB+0x58>
	}
 8009626:	bf00      	nop
 8009628:	3710      	adds	r7, #16
 800962a:	46bd      	mov	sp, r7
 800962c:	bd80      	pop	{r7, pc}
	...

08009630 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 8009630:	b480      	push	{r7}
 8009632:	b083      	sub	sp, #12
 8009634:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8009636:	4b0c      	ldr	r3, [pc, #48]	; (8009668 <prvResetNextTaskUnblockTime+0x38>)
 8009638:	681b      	ldr	r3, [r3, #0]
 800963a:	681b      	ldr	r3, [r3, #0]
 800963c:	2b00      	cmp	r3, #0
 800963e:	d104      	bne.n	800964a <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 8009640:	4b0a      	ldr	r3, [pc, #40]	; (800966c <prvResetNextTaskUnblockTime+0x3c>)
 8009642:	f04f 32ff 	mov.w	r2, #4294967295
 8009646:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 8009648:	e008      	b.n	800965c <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800964a:	4b07      	ldr	r3, [pc, #28]	; (8009668 <prvResetNextTaskUnblockTime+0x38>)
 800964c:	681b      	ldr	r3, [r3, #0]
 800964e:	68db      	ldr	r3, [r3, #12]
 8009650:	68db      	ldr	r3, [r3, #12]
 8009652:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 8009654:	687b      	ldr	r3, [r7, #4]
 8009656:	685b      	ldr	r3, [r3, #4]
 8009658:	4a04      	ldr	r2, [pc, #16]	; (800966c <prvResetNextTaskUnblockTime+0x3c>)
 800965a:	6013      	str	r3, [r2, #0]
}
 800965c:	bf00      	nop
 800965e:	370c      	adds	r7, #12
 8009660:	46bd      	mov	sp, r7
 8009662:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009666:	4770      	bx	lr
 8009668:	20000e68 	.word	0x20000e68
 800966c:	20000ed0 	.word	0x20000ed0

08009670 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 8009670:	b480      	push	{r7}
 8009672:	b083      	sub	sp, #12
 8009674:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 8009676:	4b0b      	ldr	r3, [pc, #44]	; (80096a4 <xTaskGetSchedulerState+0x34>)
 8009678:	681b      	ldr	r3, [r3, #0]
 800967a:	2b00      	cmp	r3, #0
 800967c:	d102      	bne.n	8009684 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 800967e:	2301      	movs	r3, #1
 8009680:	607b      	str	r3, [r7, #4]
 8009682:	e008      	b.n	8009696 <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8009684:	4b08      	ldr	r3, [pc, #32]	; (80096a8 <xTaskGetSchedulerState+0x38>)
 8009686:	681b      	ldr	r3, [r3, #0]
 8009688:	2b00      	cmp	r3, #0
 800968a:	d102      	bne.n	8009692 <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 800968c:	2302      	movs	r3, #2
 800968e:	607b      	str	r3, [r7, #4]
 8009690:	e001      	b.n	8009696 <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 8009692:	2300      	movs	r3, #0
 8009694:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 8009696:	687b      	ldr	r3, [r7, #4]
	}
 8009698:	4618      	mov	r0, r3
 800969a:	370c      	adds	r7, #12
 800969c:	46bd      	mov	sp, r7
 800969e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80096a2:	4770      	bx	lr
 80096a4:	20000ebc 	.word	0x20000ebc
 80096a8:	20000ed8 	.word	0x20000ed8

080096ac <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 80096ac:	b580      	push	{r7, lr}
 80096ae:	b086      	sub	sp, #24
 80096b0:	af00      	add	r7, sp, #0
 80096b2:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 80096b4:	687b      	ldr	r3, [r7, #4]
 80096b6:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 80096b8:	2300      	movs	r3, #0
 80096ba:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 80096bc:	687b      	ldr	r3, [r7, #4]
 80096be:	2b00      	cmp	r3, #0
 80096c0:	d05a      	beq.n	8009778 <xTaskPriorityDisinherit+0xcc>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 80096c2:	4b30      	ldr	r3, [pc, #192]	; (8009784 <xTaskPriorityDisinherit+0xd8>)
 80096c4:	681b      	ldr	r3, [r3, #0]
 80096c6:	693a      	ldr	r2, [r7, #16]
 80096c8:	429a      	cmp	r2, r3
 80096ca:	d00c      	beq.n	80096e6 <xTaskPriorityDisinherit+0x3a>
	__asm volatile
 80096cc:	f04f 0350 	mov.w	r3, #80	; 0x50
 80096d0:	b672      	cpsid	i
 80096d2:	f383 8811 	msr	BASEPRI, r3
 80096d6:	f3bf 8f6f 	isb	sy
 80096da:	f3bf 8f4f 	dsb	sy
 80096de:	b662      	cpsie	i
 80096e0:	60fb      	str	r3, [r7, #12]
}
 80096e2:	bf00      	nop
 80096e4:	e7fe      	b.n	80096e4 <xTaskPriorityDisinherit+0x38>
			configASSERT( pxTCB->uxMutexesHeld );
 80096e6:	693b      	ldr	r3, [r7, #16]
 80096e8:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80096ea:	2b00      	cmp	r3, #0
 80096ec:	d10c      	bne.n	8009708 <xTaskPriorityDisinherit+0x5c>
	__asm volatile
 80096ee:	f04f 0350 	mov.w	r3, #80	; 0x50
 80096f2:	b672      	cpsid	i
 80096f4:	f383 8811 	msr	BASEPRI, r3
 80096f8:	f3bf 8f6f 	isb	sy
 80096fc:	f3bf 8f4f 	dsb	sy
 8009700:	b662      	cpsie	i
 8009702:	60bb      	str	r3, [r7, #8]
}
 8009704:	bf00      	nop
 8009706:	e7fe      	b.n	8009706 <xTaskPriorityDisinherit+0x5a>
			( pxTCB->uxMutexesHeld )--;
 8009708:	693b      	ldr	r3, [r7, #16]
 800970a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800970c:	1e5a      	subs	r2, r3, #1
 800970e:	693b      	ldr	r3, [r7, #16]
 8009710:	651a      	str	r2, [r3, #80]	; 0x50

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 8009712:	693b      	ldr	r3, [r7, #16]
 8009714:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8009716:	693b      	ldr	r3, [r7, #16]
 8009718:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800971a:	429a      	cmp	r2, r3
 800971c:	d02c      	beq.n	8009778 <xTaskPriorityDisinherit+0xcc>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 800971e:	693b      	ldr	r3, [r7, #16]
 8009720:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8009722:	2b00      	cmp	r3, #0
 8009724:	d128      	bne.n	8009778 <xTaskPriorityDisinherit+0xcc>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8009726:	693b      	ldr	r3, [r7, #16]
 8009728:	3304      	adds	r3, #4
 800972a:	4618      	mov	r0, r3
 800972c:	f7fe fc74 	bl	8008018 <uxListRemove>
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 8009730:	693b      	ldr	r3, [r7, #16]
 8009732:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8009734:	693b      	ldr	r3, [r7, #16]
 8009736:	62da      	str	r2, [r3, #44]	; 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8009738:	693b      	ldr	r3, [r7, #16]
 800973a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800973c:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 8009740:	693b      	ldr	r3, [r7, #16]
 8009742:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 8009744:	693b      	ldr	r3, [r7, #16]
 8009746:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8009748:	4b0f      	ldr	r3, [pc, #60]	; (8009788 <xTaskPriorityDisinherit+0xdc>)
 800974a:	681b      	ldr	r3, [r3, #0]
 800974c:	429a      	cmp	r2, r3
 800974e:	d903      	bls.n	8009758 <xTaskPriorityDisinherit+0xac>
 8009750:	693b      	ldr	r3, [r7, #16]
 8009752:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009754:	4a0c      	ldr	r2, [pc, #48]	; (8009788 <xTaskPriorityDisinherit+0xdc>)
 8009756:	6013      	str	r3, [r2, #0]
 8009758:	693b      	ldr	r3, [r7, #16]
 800975a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800975c:	4613      	mov	r3, r2
 800975e:	009b      	lsls	r3, r3, #2
 8009760:	4413      	add	r3, r2
 8009762:	009b      	lsls	r3, r3, #2
 8009764:	4a09      	ldr	r2, [pc, #36]	; (800978c <xTaskPriorityDisinherit+0xe0>)
 8009766:	441a      	add	r2, r3
 8009768:	693b      	ldr	r3, [r7, #16]
 800976a:	3304      	adds	r3, #4
 800976c:	4619      	mov	r1, r3
 800976e:	4610      	mov	r0, r2
 8009770:	f7fe fbf5 	bl	8007f5e <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 8009774:	2301      	movs	r3, #1
 8009776:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 8009778:	697b      	ldr	r3, [r7, #20]
	}
 800977a:	4618      	mov	r0, r3
 800977c:	3718      	adds	r7, #24
 800977e:	46bd      	mov	sp, r7
 8009780:	bd80      	pop	{r7, pc}
 8009782:	bf00      	nop
 8009784:	200009dc 	.word	0x200009dc
 8009788:	20000eb8 	.word	0x20000eb8
 800978c:	200009e0 	.word	0x200009e0

08009790 <prvAddCurrentTaskToDelayedList>:
	}
#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 8009790:	b580      	push	{r7, lr}
 8009792:	b084      	sub	sp, #16
 8009794:	af00      	add	r7, sp, #0
 8009796:	6078      	str	r0, [r7, #4]
 8009798:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 800979a:	4b21      	ldr	r3, [pc, #132]	; (8009820 <prvAddCurrentTaskToDelayedList+0x90>)
 800979c:	681b      	ldr	r3, [r3, #0]
 800979e:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 80097a0:	4b20      	ldr	r3, [pc, #128]	; (8009824 <prvAddCurrentTaskToDelayedList+0x94>)
 80097a2:	681b      	ldr	r3, [r3, #0]
 80097a4:	3304      	adds	r3, #4
 80097a6:	4618      	mov	r0, r3
 80097a8:	f7fe fc36 	bl	8008018 <uxListRemove>
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 80097ac:	687b      	ldr	r3, [r7, #4]
 80097ae:	f1b3 3fff 	cmp.w	r3, #4294967295
 80097b2:	d10a      	bne.n	80097ca <prvAddCurrentTaskToDelayedList+0x3a>
 80097b4:	683b      	ldr	r3, [r7, #0]
 80097b6:	2b00      	cmp	r3, #0
 80097b8:	d007      	beq.n	80097ca <prvAddCurrentTaskToDelayedList+0x3a>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 80097ba:	4b1a      	ldr	r3, [pc, #104]	; (8009824 <prvAddCurrentTaskToDelayedList+0x94>)
 80097bc:	681b      	ldr	r3, [r3, #0]
 80097be:	3304      	adds	r3, #4
 80097c0:	4619      	mov	r1, r3
 80097c2:	4819      	ldr	r0, [pc, #100]	; (8009828 <prvAddCurrentTaskToDelayedList+0x98>)
 80097c4:	f7fe fbcb 	bl	8007f5e <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 80097c8:	e026      	b.n	8009818 <prvAddCurrentTaskToDelayedList+0x88>
			xTimeToWake = xConstTickCount + xTicksToWait;
 80097ca:	68fa      	ldr	r2, [r7, #12]
 80097cc:	687b      	ldr	r3, [r7, #4]
 80097ce:	4413      	add	r3, r2
 80097d0:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 80097d2:	4b14      	ldr	r3, [pc, #80]	; (8009824 <prvAddCurrentTaskToDelayedList+0x94>)
 80097d4:	681b      	ldr	r3, [r3, #0]
 80097d6:	68ba      	ldr	r2, [r7, #8]
 80097d8:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 80097da:	68ba      	ldr	r2, [r7, #8]
 80097dc:	68fb      	ldr	r3, [r7, #12]
 80097de:	429a      	cmp	r2, r3
 80097e0:	d209      	bcs.n	80097f6 <prvAddCurrentTaskToDelayedList+0x66>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 80097e2:	4b12      	ldr	r3, [pc, #72]	; (800982c <prvAddCurrentTaskToDelayedList+0x9c>)
 80097e4:	681a      	ldr	r2, [r3, #0]
 80097e6:	4b0f      	ldr	r3, [pc, #60]	; (8009824 <prvAddCurrentTaskToDelayedList+0x94>)
 80097e8:	681b      	ldr	r3, [r3, #0]
 80097ea:	3304      	adds	r3, #4
 80097ec:	4619      	mov	r1, r3
 80097ee:	4610      	mov	r0, r2
 80097f0:	f7fe fbd9 	bl	8007fa6 <vListInsert>
}
 80097f4:	e010      	b.n	8009818 <prvAddCurrentTaskToDelayedList+0x88>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 80097f6:	4b0e      	ldr	r3, [pc, #56]	; (8009830 <prvAddCurrentTaskToDelayedList+0xa0>)
 80097f8:	681a      	ldr	r2, [r3, #0]
 80097fa:	4b0a      	ldr	r3, [pc, #40]	; (8009824 <prvAddCurrentTaskToDelayedList+0x94>)
 80097fc:	681b      	ldr	r3, [r3, #0]
 80097fe:	3304      	adds	r3, #4
 8009800:	4619      	mov	r1, r3
 8009802:	4610      	mov	r0, r2
 8009804:	f7fe fbcf 	bl	8007fa6 <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 8009808:	4b0a      	ldr	r3, [pc, #40]	; (8009834 <prvAddCurrentTaskToDelayedList+0xa4>)
 800980a:	681b      	ldr	r3, [r3, #0]
 800980c:	68ba      	ldr	r2, [r7, #8]
 800980e:	429a      	cmp	r2, r3
 8009810:	d202      	bcs.n	8009818 <prvAddCurrentTaskToDelayedList+0x88>
					xNextTaskUnblockTime = xTimeToWake;
 8009812:	4a08      	ldr	r2, [pc, #32]	; (8009834 <prvAddCurrentTaskToDelayedList+0xa4>)
 8009814:	68bb      	ldr	r3, [r7, #8]
 8009816:	6013      	str	r3, [r2, #0]
}
 8009818:	bf00      	nop
 800981a:	3710      	adds	r7, #16
 800981c:	46bd      	mov	sp, r7
 800981e:	bd80      	pop	{r7, pc}
 8009820:	20000eb4 	.word	0x20000eb4
 8009824:	200009dc 	.word	0x200009dc
 8009828:	20000e9c 	.word	0x20000e9c
 800982c:	20000e6c 	.word	0x20000e6c
 8009830:	20000e68 	.word	0x20000e68
 8009834:	20000ed0 	.word	0x20000ed0

08009838 <xTimerCreateTimerTask>:
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask( void )
{
 8009838:	b580      	push	{r7, lr}
 800983a:	b08a      	sub	sp, #40	; 0x28
 800983c:	af04      	add	r7, sp, #16
BaseType_t xReturn = pdFAIL;
 800983e:	2300      	movs	r3, #0
 8009840:	617b      	str	r3, [r7, #20]

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
 8009842:	f000 fb15 	bl	8009e70 <prvCheckForValidListAndQueue>

	if( xTimerQueue != NULL )
 8009846:	4b1d      	ldr	r3, [pc, #116]	; (80098bc <xTimerCreateTimerTask+0x84>)
 8009848:	681b      	ldr	r3, [r3, #0]
 800984a:	2b00      	cmp	r3, #0
 800984c:	d021      	beq.n	8009892 <xTimerCreateTimerTask+0x5a>
	{
		#if( configSUPPORT_STATIC_ALLOCATION == 1 )
		{
			StaticTask_t *pxTimerTaskTCBBuffer = NULL;
 800984e:	2300      	movs	r3, #0
 8009850:	60fb      	str	r3, [r7, #12]
			StackType_t *pxTimerTaskStackBuffer = NULL;
 8009852:	2300      	movs	r3, #0
 8009854:	60bb      	str	r3, [r7, #8]
			uint32_t ulTimerTaskStackSize;

			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 8009856:	1d3a      	adds	r2, r7, #4
 8009858:	f107 0108 	add.w	r1, r7, #8
 800985c:	f107 030c 	add.w	r3, r7, #12
 8009860:	4618      	mov	r0, r3
 8009862:	f7fe fb35 	bl	8007ed0 <vApplicationGetTimerTaskMemory>
			xTimerTaskHandle = xTaskCreateStatic(	prvTimerTask,
 8009866:	6879      	ldr	r1, [r7, #4]
 8009868:	68bb      	ldr	r3, [r7, #8]
 800986a:	68fa      	ldr	r2, [r7, #12]
 800986c:	9202      	str	r2, [sp, #8]
 800986e:	9301      	str	r3, [sp, #4]
 8009870:	2302      	movs	r3, #2
 8009872:	9300      	str	r3, [sp, #0]
 8009874:	2300      	movs	r3, #0
 8009876:	460a      	mov	r2, r1
 8009878:	4911      	ldr	r1, [pc, #68]	; (80098c0 <xTimerCreateTimerTask+0x88>)
 800987a:	4812      	ldr	r0, [pc, #72]	; (80098c4 <xTimerCreateTimerTask+0x8c>)
 800987c:	f7ff f900 	bl	8008a80 <xTaskCreateStatic>
 8009880:	4603      	mov	r3, r0
 8009882:	4a11      	ldr	r2, [pc, #68]	; (80098c8 <xTimerCreateTimerTask+0x90>)
 8009884:	6013      	str	r3, [r2, #0]
													NULL,
													( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT,
													pxTimerTaskStackBuffer,
													pxTimerTaskTCBBuffer );

			if( xTimerTaskHandle != NULL )
 8009886:	4b10      	ldr	r3, [pc, #64]	; (80098c8 <xTimerCreateTimerTask+0x90>)
 8009888:	681b      	ldr	r3, [r3, #0]
 800988a:	2b00      	cmp	r3, #0
 800988c:	d001      	beq.n	8009892 <xTimerCreateTimerTask+0x5a>
			{
				xReturn = pdPASS;
 800988e:	2301      	movs	r3, #1
 8009890:	617b      	str	r3, [r7, #20]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
 8009892:	697b      	ldr	r3, [r7, #20]
 8009894:	2b00      	cmp	r3, #0
 8009896:	d10c      	bne.n	80098b2 <xTimerCreateTimerTask+0x7a>
	__asm volatile
 8009898:	f04f 0350 	mov.w	r3, #80	; 0x50
 800989c:	b672      	cpsid	i
 800989e:	f383 8811 	msr	BASEPRI, r3
 80098a2:	f3bf 8f6f 	isb	sy
 80098a6:	f3bf 8f4f 	dsb	sy
 80098aa:	b662      	cpsie	i
 80098ac:	613b      	str	r3, [r7, #16]
}
 80098ae:	bf00      	nop
 80098b0:	e7fe      	b.n	80098b0 <xTimerCreateTimerTask+0x78>
	return xReturn;
 80098b2:	697b      	ldr	r3, [r7, #20]
}
 80098b4:	4618      	mov	r0, r3
 80098b6:	3718      	adds	r7, #24
 80098b8:	46bd      	mov	sp, r7
 80098ba:	bd80      	pop	{r7, pc}
 80098bc:	20000f0c 	.word	0x20000f0c
 80098c0:	0800dac0 	.word	0x0800dac0
 80098c4:	08009a09 	.word	0x08009a09
 80098c8:	20000f10 	.word	0x20000f10

080098cc <xTimerGenericCommand>:
	}
}
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
 80098cc:	b580      	push	{r7, lr}
 80098ce:	b08a      	sub	sp, #40	; 0x28
 80098d0:	af00      	add	r7, sp, #0
 80098d2:	60f8      	str	r0, [r7, #12]
 80098d4:	60b9      	str	r1, [r7, #8]
 80098d6:	607a      	str	r2, [r7, #4]
 80098d8:	603b      	str	r3, [r7, #0]
BaseType_t xReturn = pdFAIL;
 80098da:	2300      	movs	r3, #0
 80098dc:	627b      	str	r3, [r7, #36]	; 0x24
DaemonTaskMessage_t xMessage;

	configASSERT( xTimer );
 80098de:	68fb      	ldr	r3, [r7, #12]
 80098e0:	2b00      	cmp	r3, #0
 80098e2:	d10c      	bne.n	80098fe <xTimerGenericCommand+0x32>
	__asm volatile
 80098e4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80098e8:	b672      	cpsid	i
 80098ea:	f383 8811 	msr	BASEPRI, r3
 80098ee:	f3bf 8f6f 	isb	sy
 80098f2:	f3bf 8f4f 	dsb	sy
 80098f6:	b662      	cpsie	i
 80098f8:	623b      	str	r3, [r7, #32]
}
 80098fa:	bf00      	nop
 80098fc:	e7fe      	b.n	80098fc <xTimerGenericCommand+0x30>

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
 80098fe:	4b1a      	ldr	r3, [pc, #104]	; (8009968 <xTimerGenericCommand+0x9c>)
 8009900:	681b      	ldr	r3, [r3, #0]
 8009902:	2b00      	cmp	r3, #0
 8009904:	d02a      	beq.n	800995c <xTimerGenericCommand+0x90>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
 8009906:	68bb      	ldr	r3, [r7, #8]
 8009908:	613b      	str	r3, [r7, #16]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 800990a:	687b      	ldr	r3, [r7, #4]
 800990c:	617b      	str	r3, [r7, #20]
		xMessage.u.xTimerParameters.pxTimer = xTimer;
 800990e:	68fb      	ldr	r3, [r7, #12]
 8009910:	61bb      	str	r3, [r7, #24]

		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 8009912:	68bb      	ldr	r3, [r7, #8]
 8009914:	2b05      	cmp	r3, #5
 8009916:	dc18      	bgt.n	800994a <xTimerGenericCommand+0x7e>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 8009918:	f7ff feaa 	bl	8009670 <xTaskGetSchedulerState>
 800991c:	4603      	mov	r3, r0
 800991e:	2b02      	cmp	r3, #2
 8009920:	d109      	bne.n	8009936 <xTimerGenericCommand+0x6a>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 8009922:	4b11      	ldr	r3, [pc, #68]	; (8009968 <xTimerGenericCommand+0x9c>)
 8009924:	6818      	ldr	r0, [r3, #0]
 8009926:	f107 0110 	add.w	r1, r7, #16
 800992a:	2300      	movs	r3, #0
 800992c:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800992e:	f7fe fcad 	bl	800828c <xQueueGenericSend>
 8009932:	6278      	str	r0, [r7, #36]	; 0x24
 8009934:	e012      	b.n	800995c <xTimerGenericCommand+0x90>
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 8009936:	4b0c      	ldr	r3, [pc, #48]	; (8009968 <xTimerGenericCommand+0x9c>)
 8009938:	6818      	ldr	r0, [r3, #0]
 800993a:	f107 0110 	add.w	r1, r7, #16
 800993e:	2300      	movs	r3, #0
 8009940:	2200      	movs	r2, #0
 8009942:	f7fe fca3 	bl	800828c <xQueueGenericSend>
 8009946:	6278      	str	r0, [r7, #36]	; 0x24
 8009948:	e008      	b.n	800995c <xTimerGenericCommand+0x90>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 800994a:	4b07      	ldr	r3, [pc, #28]	; (8009968 <xTimerGenericCommand+0x9c>)
 800994c:	6818      	ldr	r0, [r3, #0]
 800994e:	f107 0110 	add.w	r1, r7, #16
 8009952:	2300      	movs	r3, #0
 8009954:	683a      	ldr	r2, [r7, #0]
 8009956:	f7fe fd9f 	bl	8008498 <xQueueGenericSendFromISR>
 800995a:	6278      	str	r0, [r7, #36]	; 0x24
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xReturn;
 800995c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 800995e:	4618      	mov	r0, r3
 8009960:	3728      	adds	r7, #40	; 0x28
 8009962:	46bd      	mov	sp, r7
 8009964:	bd80      	pop	{r7, pc}
 8009966:	bf00      	nop
 8009968:	20000f0c 	.word	0x20000f0c

0800996c <prvProcessExpiredTimer>:
	return pxTimer->pcTimerName;
}
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( const TickType_t xNextExpireTime, const TickType_t xTimeNow )
{
 800996c:	b580      	push	{r7, lr}
 800996e:	b088      	sub	sp, #32
 8009970:	af02      	add	r7, sp, #8
 8009972:	6078      	str	r0, [r7, #4]
 8009974:	6039      	str	r1, [r7, #0]
BaseType_t xResult;
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8009976:	4b23      	ldr	r3, [pc, #140]	; (8009a04 <prvProcessExpiredTimer+0x98>)
 8009978:	681b      	ldr	r3, [r3, #0]
 800997a:	68db      	ldr	r3, [r3, #12]
 800997c:	68db      	ldr	r3, [r3, #12]
 800997e:	617b      	str	r3, [r7, #20]

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8009980:	697b      	ldr	r3, [r7, #20]
 8009982:	3304      	adds	r3, #4
 8009984:	4618      	mov	r0, r3
 8009986:	f7fe fb47 	bl	8008018 <uxListRemove>
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800998a:	697b      	ldr	r3, [r7, #20]
 800998c:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8009990:	f003 0304 	and.w	r3, r3, #4
 8009994:	2b00      	cmp	r3, #0
 8009996:	d024      	beq.n	80099e2 <prvProcessExpiredTimer+0x76>
	{
		/* The timer is inserted into a list using a time relative to anything
		other than the current time.  It will therefore be inserted into the
		correct list relative to the time this task thinks it is now. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 8009998:	697b      	ldr	r3, [r7, #20]
 800999a:	699a      	ldr	r2, [r3, #24]
 800999c:	687b      	ldr	r3, [r7, #4]
 800999e:	18d1      	adds	r1, r2, r3
 80099a0:	687b      	ldr	r3, [r7, #4]
 80099a2:	683a      	ldr	r2, [r7, #0]
 80099a4:	6978      	ldr	r0, [r7, #20]
 80099a6:	f000 f8d3 	bl	8009b50 <prvInsertTimerInActiveList>
 80099aa:	4603      	mov	r3, r0
 80099ac:	2b00      	cmp	r3, #0
 80099ae:	d021      	beq.n	80099f4 <prvProcessExpiredTimer+0x88>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 80099b0:	2300      	movs	r3, #0
 80099b2:	9300      	str	r3, [sp, #0]
 80099b4:	2300      	movs	r3, #0
 80099b6:	687a      	ldr	r2, [r7, #4]
 80099b8:	2100      	movs	r1, #0
 80099ba:	6978      	ldr	r0, [r7, #20]
 80099bc:	f7ff ff86 	bl	80098cc <xTimerGenericCommand>
 80099c0:	6138      	str	r0, [r7, #16]
			configASSERT( xResult );
 80099c2:	693b      	ldr	r3, [r7, #16]
 80099c4:	2b00      	cmp	r3, #0
 80099c6:	d115      	bne.n	80099f4 <prvProcessExpiredTimer+0x88>
	__asm volatile
 80099c8:	f04f 0350 	mov.w	r3, #80	; 0x50
 80099cc:	b672      	cpsid	i
 80099ce:	f383 8811 	msr	BASEPRI, r3
 80099d2:	f3bf 8f6f 	isb	sy
 80099d6:	f3bf 8f4f 	dsb	sy
 80099da:	b662      	cpsie	i
 80099dc:	60fb      	str	r3, [r7, #12]
}
 80099de:	bf00      	nop
 80099e0:	e7fe      	b.n	80099e0 <prvProcessExpiredTimer+0x74>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 80099e2:	697b      	ldr	r3, [r7, #20]
 80099e4:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 80099e8:	f023 0301 	bic.w	r3, r3, #1
 80099ec:	b2da      	uxtb	r2, r3
 80099ee:	697b      	ldr	r3, [r7, #20]
 80099f0:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
		mtCOVERAGE_TEST_MARKER();
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 80099f4:	697b      	ldr	r3, [r7, #20]
 80099f6:	6a1b      	ldr	r3, [r3, #32]
 80099f8:	6978      	ldr	r0, [r7, #20]
 80099fa:	4798      	blx	r3
}
 80099fc:	bf00      	nop
 80099fe:	3718      	adds	r7, #24
 8009a00:	46bd      	mov	sp, r7
 8009a02:	bd80      	pop	{r7, pc}
 8009a04:	20000f04 	.word	0x20000f04

08009a08 <prvTimerTask>:
/*-----------------------------------------------------------*/

static portTASK_FUNCTION( prvTimerTask, pvParameters )
{
 8009a08:	b580      	push	{r7, lr}
 8009a0a:	b084      	sub	sp, #16
 8009a0c:	af00      	add	r7, sp, #0
 8009a0e:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8009a10:	f107 0308 	add.w	r3, r7, #8
 8009a14:	4618      	mov	r0, r3
 8009a16:	f000 f857 	bl	8009ac8 <prvGetNextExpireTime>
 8009a1a:	60f8      	str	r0, [r7, #12]

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 8009a1c:	68bb      	ldr	r3, [r7, #8]
 8009a1e:	4619      	mov	r1, r3
 8009a20:	68f8      	ldr	r0, [r7, #12]
 8009a22:	f000 f803 	bl	8009a2c <prvProcessTimerOrBlockTask>

		/* Empty the command queue. */
		prvProcessReceivedCommands();
 8009a26:	f000 f8d5 	bl	8009bd4 <prvProcessReceivedCommands>
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8009a2a:	e7f1      	b.n	8009a10 <prvTimerTask+0x8>

08009a2c <prvProcessTimerOrBlockTask>:
	}
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, BaseType_t xListWasEmpty )
{
 8009a2c:	b580      	push	{r7, lr}
 8009a2e:	b084      	sub	sp, #16
 8009a30:	af00      	add	r7, sp, #0
 8009a32:	6078      	str	r0, [r7, #4]
 8009a34:	6039      	str	r1, [r7, #0]
TickType_t xTimeNow;
BaseType_t xTimerListsWereSwitched;

	vTaskSuspendAll();
 8009a36:	f7ff fa37 	bl	8008ea8 <vTaskSuspendAll>
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8009a3a:	f107 0308 	add.w	r3, r7, #8
 8009a3e:	4618      	mov	r0, r3
 8009a40:	f000 f866 	bl	8009b10 <prvSampleTimeNow>
 8009a44:	60f8      	str	r0, [r7, #12]
		if( xTimerListsWereSwitched == pdFALSE )
 8009a46:	68bb      	ldr	r3, [r7, #8]
 8009a48:	2b00      	cmp	r3, #0
 8009a4a:	d130      	bne.n	8009aae <prvProcessTimerOrBlockTask+0x82>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 8009a4c:	683b      	ldr	r3, [r7, #0]
 8009a4e:	2b00      	cmp	r3, #0
 8009a50:	d10a      	bne.n	8009a68 <prvProcessTimerOrBlockTask+0x3c>
 8009a52:	687a      	ldr	r2, [r7, #4]
 8009a54:	68fb      	ldr	r3, [r7, #12]
 8009a56:	429a      	cmp	r2, r3
 8009a58:	d806      	bhi.n	8009a68 <prvProcessTimerOrBlockTask+0x3c>
			{
				( void ) xTaskResumeAll();
 8009a5a:	f7ff fa33 	bl	8008ec4 <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 8009a5e:	68f9      	ldr	r1, [r7, #12]
 8009a60:	6878      	ldr	r0, [r7, #4]
 8009a62:	f7ff ff83 	bl	800996c <prvProcessExpiredTimer>
		else
		{
			( void ) xTaskResumeAll();
		}
	}
}
 8009a66:	e024      	b.n	8009ab2 <prvProcessTimerOrBlockTask+0x86>
				if( xListWasEmpty != pdFALSE )
 8009a68:	683b      	ldr	r3, [r7, #0]
 8009a6a:	2b00      	cmp	r3, #0
 8009a6c:	d008      	beq.n	8009a80 <prvProcessTimerOrBlockTask+0x54>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 8009a6e:	4b13      	ldr	r3, [pc, #76]	; (8009abc <prvProcessTimerOrBlockTask+0x90>)
 8009a70:	681b      	ldr	r3, [r3, #0]
 8009a72:	681b      	ldr	r3, [r3, #0]
 8009a74:	2b00      	cmp	r3, #0
 8009a76:	d101      	bne.n	8009a7c <prvProcessTimerOrBlockTask+0x50>
 8009a78:	2301      	movs	r3, #1
 8009a7a:	e000      	b.n	8009a7e <prvProcessTimerOrBlockTask+0x52>
 8009a7c:	2300      	movs	r3, #0
 8009a7e:	603b      	str	r3, [r7, #0]
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 8009a80:	4b0f      	ldr	r3, [pc, #60]	; (8009ac0 <prvProcessTimerOrBlockTask+0x94>)
 8009a82:	6818      	ldr	r0, [r3, #0]
 8009a84:	687a      	ldr	r2, [r7, #4]
 8009a86:	68fb      	ldr	r3, [r7, #12]
 8009a88:	1ad3      	subs	r3, r2, r3
 8009a8a:	683a      	ldr	r2, [r7, #0]
 8009a8c:	4619      	mov	r1, r3
 8009a8e:	f7fe ffc3 	bl	8008a18 <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
 8009a92:	f7ff fa17 	bl	8008ec4 <xTaskResumeAll>
 8009a96:	4603      	mov	r3, r0
 8009a98:	2b00      	cmp	r3, #0
 8009a9a:	d10a      	bne.n	8009ab2 <prvProcessTimerOrBlockTask+0x86>
					portYIELD_WITHIN_API();
 8009a9c:	4b09      	ldr	r3, [pc, #36]	; (8009ac4 <prvProcessTimerOrBlockTask+0x98>)
 8009a9e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8009aa2:	601a      	str	r2, [r3, #0]
 8009aa4:	f3bf 8f4f 	dsb	sy
 8009aa8:	f3bf 8f6f 	isb	sy
}
 8009aac:	e001      	b.n	8009ab2 <prvProcessTimerOrBlockTask+0x86>
			( void ) xTaskResumeAll();
 8009aae:	f7ff fa09 	bl	8008ec4 <xTaskResumeAll>
}
 8009ab2:	bf00      	nop
 8009ab4:	3710      	adds	r7, #16
 8009ab6:	46bd      	mov	sp, r7
 8009ab8:	bd80      	pop	{r7, pc}
 8009aba:	bf00      	nop
 8009abc:	20000f08 	.word	0x20000f08
 8009ac0:	20000f0c 	.word	0x20000f0c
 8009ac4:	e000ed04 	.word	0xe000ed04

08009ac8 <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
{
 8009ac8:	b480      	push	{r7}
 8009aca:	b085      	sub	sp, #20
 8009acc:	af00      	add	r7, sp, #0
 8009ace:	6078      	str	r0, [r7, #4]
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 8009ad0:	4b0e      	ldr	r3, [pc, #56]	; (8009b0c <prvGetNextExpireTime+0x44>)
 8009ad2:	681b      	ldr	r3, [r3, #0]
 8009ad4:	681b      	ldr	r3, [r3, #0]
 8009ad6:	2b00      	cmp	r3, #0
 8009ad8:	d101      	bne.n	8009ade <prvGetNextExpireTime+0x16>
 8009ada:	2201      	movs	r2, #1
 8009adc:	e000      	b.n	8009ae0 <prvGetNextExpireTime+0x18>
 8009ade:	2200      	movs	r2, #0
 8009ae0:	687b      	ldr	r3, [r7, #4]
 8009ae2:	601a      	str	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
 8009ae4:	687b      	ldr	r3, [r7, #4]
 8009ae6:	681b      	ldr	r3, [r3, #0]
 8009ae8:	2b00      	cmp	r3, #0
 8009aea:	d105      	bne.n	8009af8 <prvGetNextExpireTime+0x30>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8009aec:	4b07      	ldr	r3, [pc, #28]	; (8009b0c <prvGetNextExpireTime+0x44>)
 8009aee:	681b      	ldr	r3, [r3, #0]
 8009af0:	68db      	ldr	r3, [r3, #12]
 8009af2:	681b      	ldr	r3, [r3, #0]
 8009af4:	60fb      	str	r3, [r7, #12]
 8009af6:	e001      	b.n	8009afc <prvGetNextExpireTime+0x34>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
 8009af8:	2300      	movs	r3, #0
 8009afa:	60fb      	str	r3, [r7, #12]
	}

	return xNextExpireTime;
 8009afc:	68fb      	ldr	r3, [r7, #12]
}
 8009afe:	4618      	mov	r0, r3
 8009b00:	3714      	adds	r7, #20
 8009b02:	46bd      	mov	sp, r7
 8009b04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009b08:	4770      	bx	lr
 8009b0a:	bf00      	nop
 8009b0c:	20000f04 	.word	0x20000f04

08009b10 <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
{
 8009b10:	b580      	push	{r7, lr}
 8009b12:	b084      	sub	sp, #16
 8009b14:	af00      	add	r7, sp, #0
 8009b16:	6078      	str	r0, [r7, #4]
TickType_t xTimeNow;
PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

	xTimeNow = xTaskGetTickCount();
 8009b18:	f7ff fa74 	bl	8009004 <xTaskGetTickCount>
 8009b1c:	60f8      	str	r0, [r7, #12]

	if( xTimeNow < xLastTime )
 8009b1e:	4b0b      	ldr	r3, [pc, #44]	; (8009b4c <prvSampleTimeNow+0x3c>)
 8009b20:	681b      	ldr	r3, [r3, #0]
 8009b22:	68fa      	ldr	r2, [r7, #12]
 8009b24:	429a      	cmp	r2, r3
 8009b26:	d205      	bcs.n	8009b34 <prvSampleTimeNow+0x24>
	{
		prvSwitchTimerLists();
 8009b28:	f000 f93c 	bl	8009da4 <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
 8009b2c:	687b      	ldr	r3, [r7, #4]
 8009b2e:	2201      	movs	r2, #1
 8009b30:	601a      	str	r2, [r3, #0]
 8009b32:	e002      	b.n	8009b3a <prvSampleTimeNow+0x2a>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
 8009b34:	687b      	ldr	r3, [r7, #4]
 8009b36:	2200      	movs	r2, #0
 8009b38:	601a      	str	r2, [r3, #0]
	}

	xLastTime = xTimeNow;
 8009b3a:	4a04      	ldr	r2, [pc, #16]	; (8009b4c <prvSampleTimeNow+0x3c>)
 8009b3c:	68fb      	ldr	r3, [r7, #12]
 8009b3e:	6013      	str	r3, [r2, #0]

	return xTimeNow;
 8009b40:	68fb      	ldr	r3, [r7, #12]
}
 8009b42:	4618      	mov	r0, r3
 8009b44:	3710      	adds	r7, #16
 8009b46:	46bd      	mov	sp, r7
 8009b48:	bd80      	pop	{r7, pc}
 8009b4a:	bf00      	nop
 8009b4c:	20000f14 	.word	0x20000f14

08009b50 <prvInsertTimerInActiveList>:
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
 8009b50:	b580      	push	{r7, lr}
 8009b52:	b086      	sub	sp, #24
 8009b54:	af00      	add	r7, sp, #0
 8009b56:	60f8      	str	r0, [r7, #12]
 8009b58:	60b9      	str	r1, [r7, #8]
 8009b5a:	607a      	str	r2, [r7, #4]
 8009b5c:	603b      	str	r3, [r7, #0]
BaseType_t xProcessTimerNow = pdFALSE;
 8009b5e:	2300      	movs	r3, #0
 8009b60:	617b      	str	r3, [r7, #20]

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 8009b62:	68fb      	ldr	r3, [r7, #12]
 8009b64:	68ba      	ldr	r2, [r7, #8]
 8009b66:	605a      	str	r2, [r3, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8009b68:	68fb      	ldr	r3, [r7, #12]
 8009b6a:	68fa      	ldr	r2, [r7, #12]
 8009b6c:	611a      	str	r2, [r3, #16]

	if( xNextExpiryTime <= xTimeNow )
 8009b6e:	68ba      	ldr	r2, [r7, #8]
 8009b70:	687b      	ldr	r3, [r7, #4]
 8009b72:	429a      	cmp	r2, r3
 8009b74:	d812      	bhi.n	8009b9c <prvInsertTimerInActiveList+0x4c>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8009b76:	687a      	ldr	r2, [r7, #4]
 8009b78:	683b      	ldr	r3, [r7, #0]
 8009b7a:	1ad2      	subs	r2, r2, r3
 8009b7c:	68fb      	ldr	r3, [r7, #12]
 8009b7e:	699b      	ldr	r3, [r3, #24]
 8009b80:	429a      	cmp	r2, r3
 8009b82:	d302      	bcc.n	8009b8a <prvInsertTimerInActiveList+0x3a>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
 8009b84:	2301      	movs	r3, #1
 8009b86:	617b      	str	r3, [r7, #20]
 8009b88:	e01b      	b.n	8009bc2 <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 8009b8a:	4b10      	ldr	r3, [pc, #64]	; (8009bcc <prvInsertTimerInActiveList+0x7c>)
 8009b8c:	681a      	ldr	r2, [r3, #0]
 8009b8e:	68fb      	ldr	r3, [r7, #12]
 8009b90:	3304      	adds	r3, #4
 8009b92:	4619      	mov	r1, r3
 8009b94:	4610      	mov	r0, r2
 8009b96:	f7fe fa06 	bl	8007fa6 <vListInsert>
 8009b9a:	e012      	b.n	8009bc2 <prvInsertTimerInActiveList+0x72>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 8009b9c:	687a      	ldr	r2, [r7, #4]
 8009b9e:	683b      	ldr	r3, [r7, #0]
 8009ba0:	429a      	cmp	r2, r3
 8009ba2:	d206      	bcs.n	8009bb2 <prvInsertTimerInActiveList+0x62>
 8009ba4:	68ba      	ldr	r2, [r7, #8]
 8009ba6:	683b      	ldr	r3, [r7, #0]
 8009ba8:	429a      	cmp	r2, r3
 8009baa:	d302      	bcc.n	8009bb2 <prvInsertTimerInActiveList+0x62>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
 8009bac:	2301      	movs	r3, #1
 8009bae:	617b      	str	r3, [r7, #20]
 8009bb0:	e007      	b.n	8009bc2 <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 8009bb2:	4b07      	ldr	r3, [pc, #28]	; (8009bd0 <prvInsertTimerInActiveList+0x80>)
 8009bb4:	681a      	ldr	r2, [r3, #0]
 8009bb6:	68fb      	ldr	r3, [r7, #12]
 8009bb8:	3304      	adds	r3, #4
 8009bba:	4619      	mov	r1, r3
 8009bbc:	4610      	mov	r0, r2
 8009bbe:	f7fe f9f2 	bl	8007fa6 <vListInsert>
		}
	}

	return xProcessTimerNow;
 8009bc2:	697b      	ldr	r3, [r7, #20]
}
 8009bc4:	4618      	mov	r0, r3
 8009bc6:	3718      	adds	r7, #24
 8009bc8:	46bd      	mov	sp, r7
 8009bca:	bd80      	pop	{r7, pc}
 8009bcc:	20000f08 	.word	0x20000f08
 8009bd0:	20000f04 	.word	0x20000f04

08009bd4 <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
 8009bd4:	b580      	push	{r7, lr}
 8009bd6:	b08e      	sub	sp, #56	; 0x38
 8009bd8:	af02      	add	r7, sp, #8
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 8009bda:	e0d0      	b.n	8009d7e <prvProcessReceivedCommands+0x1aa>
	{
		#if ( INCLUDE_xTimerPendFunctionCall == 1 )
		{
			/* Negative commands are pended function calls rather than timer
			commands. */
			if( xMessage.xMessageID < ( BaseType_t ) 0 )
 8009bdc:	687b      	ldr	r3, [r7, #4]
 8009bde:	2b00      	cmp	r3, #0
 8009be0:	da1a      	bge.n	8009c18 <prvProcessReceivedCommands+0x44>
			{
				const CallbackParameters_t * const pxCallback = &( xMessage.u.xCallbackParameters );
 8009be2:	1d3b      	adds	r3, r7, #4
 8009be4:	3304      	adds	r3, #4
 8009be6:	62fb      	str	r3, [r7, #44]	; 0x2c

				/* The timer uses the xCallbackParameters member to request a
				callback be executed.  Check the callback is not NULL. */
				configASSERT( pxCallback );
 8009be8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8009bea:	2b00      	cmp	r3, #0
 8009bec:	d10c      	bne.n	8009c08 <prvProcessReceivedCommands+0x34>
	__asm volatile
 8009bee:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009bf2:	b672      	cpsid	i
 8009bf4:	f383 8811 	msr	BASEPRI, r3
 8009bf8:	f3bf 8f6f 	isb	sy
 8009bfc:	f3bf 8f4f 	dsb	sy
 8009c00:	b662      	cpsie	i
 8009c02:	61fb      	str	r3, [r7, #28]
}
 8009c04:	bf00      	nop
 8009c06:	e7fe      	b.n	8009c06 <prvProcessReceivedCommands+0x32>

				/* Call the function. */
				pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
 8009c08:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8009c0a:	681b      	ldr	r3, [r3, #0]
 8009c0c:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8009c0e:	6850      	ldr	r0, [r2, #4]
 8009c10:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8009c12:	6892      	ldr	r2, [r2, #8]
 8009c14:	4611      	mov	r1, r2
 8009c16:	4798      	blx	r3
		}
		#endif /* INCLUDE_xTimerPendFunctionCall */

		/* Commands that are positive are timer commands rather than pended
		function calls. */
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 8009c18:	687b      	ldr	r3, [r7, #4]
 8009c1a:	2b00      	cmp	r3, #0
 8009c1c:	f2c0 80ae 	blt.w	8009d7c <prvProcessReceivedCommands+0x1a8>
		{
			/* The messages uses the xTimerParameters member to work on a
			software timer. */
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 8009c20:	68fb      	ldr	r3, [r7, #12]
 8009c22:	62bb      	str	r3, [r7, #40]	; 0x28

			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 8009c24:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009c26:	695b      	ldr	r3, [r3, #20]
 8009c28:	2b00      	cmp	r3, #0
 8009c2a:	d004      	beq.n	8009c36 <prvProcessReceivedCommands+0x62>
			{
				/* The timer is in a list, remove it. */
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8009c2c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009c2e:	3304      	adds	r3, #4
 8009c30:	4618      	mov	r0, r3
 8009c32:	f7fe f9f1 	bl	8008018 <uxListRemove>
			it must be present in the function call.  prvSampleTimeNow() must be
			called after the message is received from xTimerQueue so there is no
			possibility of a higher priority task adding a message to the message
			queue with a time that is ahead of the timer daemon task (because it
			pre-empted the timer daemon task after the xTimeNow value was set). */
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8009c36:	463b      	mov	r3, r7
 8009c38:	4618      	mov	r0, r3
 8009c3a:	f7ff ff69 	bl	8009b10 <prvSampleTimeNow>
 8009c3e:	6278      	str	r0, [r7, #36]	; 0x24

			switch( xMessage.xMessageID )
 8009c40:	687b      	ldr	r3, [r7, #4]
 8009c42:	2b09      	cmp	r3, #9
 8009c44:	f200 809b 	bhi.w	8009d7e <prvProcessReceivedCommands+0x1aa>
 8009c48:	a201      	add	r2, pc, #4	; (adr r2, 8009c50 <prvProcessReceivedCommands+0x7c>)
 8009c4a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009c4e:	bf00      	nop
 8009c50:	08009c79 	.word	0x08009c79
 8009c54:	08009c79 	.word	0x08009c79
 8009c58:	08009c79 	.word	0x08009c79
 8009c5c:	08009cf1 	.word	0x08009cf1
 8009c60:	08009d05 	.word	0x08009d05
 8009c64:	08009d53 	.word	0x08009d53
 8009c68:	08009c79 	.word	0x08009c79
 8009c6c:	08009c79 	.word	0x08009c79
 8009c70:	08009cf1 	.word	0x08009cf1
 8009c74:	08009d05 	.word	0x08009d05
				case tmrCOMMAND_START_FROM_ISR :
				case tmrCOMMAND_RESET :
				case tmrCOMMAND_RESET_FROM_ISR :
				case tmrCOMMAND_START_DONT_TRACE :
					/* Start or restart a timer. */
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 8009c78:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009c7a:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8009c7e:	f043 0301 	orr.w	r3, r3, #1
 8009c82:	b2da      	uxtb	r2, r3
 8009c84:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009c86:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 8009c8a:	68ba      	ldr	r2, [r7, #8]
 8009c8c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009c8e:	699b      	ldr	r3, [r3, #24]
 8009c90:	18d1      	adds	r1, r2, r3
 8009c92:	68bb      	ldr	r3, [r7, #8]
 8009c94:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8009c96:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8009c98:	f7ff ff5a 	bl	8009b50 <prvInsertTimerInActiveList>
 8009c9c:	4603      	mov	r3, r0
 8009c9e:	2b00      	cmp	r3, #0
 8009ca0:	d06d      	beq.n	8009d7e <prvProcessReceivedCommands+0x1aa>
					{
						/* The timer expired before it was added to the active
						timer list.  Process it now. */
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8009ca2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009ca4:	6a1b      	ldr	r3, [r3, #32]
 8009ca6:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8009ca8:	4798      	blx	r3
						traceTIMER_EXPIRED( pxTimer );

						if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8009caa:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009cac:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8009cb0:	f003 0304 	and.w	r3, r3, #4
 8009cb4:	2b00      	cmp	r3, #0
 8009cb6:	d062      	beq.n	8009d7e <prvProcessReceivedCommands+0x1aa>
						{
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 8009cb8:	68ba      	ldr	r2, [r7, #8]
 8009cba:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009cbc:	699b      	ldr	r3, [r3, #24]
 8009cbe:	441a      	add	r2, r3
 8009cc0:	2300      	movs	r3, #0
 8009cc2:	9300      	str	r3, [sp, #0]
 8009cc4:	2300      	movs	r3, #0
 8009cc6:	2100      	movs	r1, #0
 8009cc8:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8009cca:	f7ff fdff 	bl	80098cc <xTimerGenericCommand>
 8009cce:	6238      	str	r0, [r7, #32]
							configASSERT( xResult );
 8009cd0:	6a3b      	ldr	r3, [r7, #32]
 8009cd2:	2b00      	cmp	r3, #0
 8009cd4:	d153      	bne.n	8009d7e <prvProcessReceivedCommands+0x1aa>
	__asm volatile
 8009cd6:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009cda:	b672      	cpsid	i
 8009cdc:	f383 8811 	msr	BASEPRI, r3
 8009ce0:	f3bf 8f6f 	isb	sy
 8009ce4:	f3bf 8f4f 	dsb	sy
 8009ce8:	b662      	cpsie	i
 8009cea:	61bb      	str	r3, [r7, #24]
}
 8009cec:	bf00      	nop
 8009cee:	e7fe      	b.n	8009cee <prvProcessReceivedCommands+0x11a>
					break;

				case tmrCOMMAND_STOP :
				case tmrCOMMAND_STOP_FROM_ISR :
					/* The timer has already been removed from the active list. */
					pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8009cf0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009cf2:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8009cf6:	f023 0301 	bic.w	r3, r3, #1
 8009cfa:	b2da      	uxtb	r2, r3
 8009cfc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009cfe:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					break;
 8009d02:	e03c      	b.n	8009d7e <prvProcessReceivedCommands+0x1aa>

				case tmrCOMMAND_CHANGE_PERIOD :
				case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR :
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 8009d04:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009d06:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8009d0a:	f043 0301 	orr.w	r3, r3, #1
 8009d0e:	b2da      	uxtb	r2, r3
 8009d10:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009d12:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 8009d16:	68ba      	ldr	r2, [r7, #8]
 8009d18:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009d1a:	619a      	str	r2, [r3, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 8009d1c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009d1e:	699b      	ldr	r3, [r3, #24]
 8009d20:	2b00      	cmp	r3, #0
 8009d22:	d10c      	bne.n	8009d3e <prvProcessReceivedCommands+0x16a>
	__asm volatile
 8009d24:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009d28:	b672      	cpsid	i
 8009d2a:	f383 8811 	msr	BASEPRI, r3
 8009d2e:	f3bf 8f6f 	isb	sy
 8009d32:	f3bf 8f4f 	dsb	sy
 8009d36:	b662      	cpsie	i
 8009d38:	617b      	str	r3, [r7, #20]
}
 8009d3a:	bf00      	nop
 8009d3c:	e7fe      	b.n	8009d3c <prvProcessReceivedCommands+0x168>
					be longer or shorter than the old one.  The command time is
					therefore set to the current time, and as the period cannot
					be zero the next expiry time can only be in the future,
					meaning (unlike for the xTimerStart() case above) there is
					no fail case that needs to be handled here. */
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 8009d3e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009d40:	699a      	ldr	r2, [r3, #24]
 8009d42:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009d44:	18d1      	adds	r1, r2, r3
 8009d46:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009d48:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8009d4a:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8009d4c:	f7ff ff00 	bl	8009b50 <prvInsertTimerInActiveList>
					break;
 8009d50:	e015      	b.n	8009d7e <prvProcessReceivedCommands+0x1aa>
					#if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
					{
						/* The timer has already been removed from the active list,
						just free up the memory if the memory was dynamically
						allocated. */
						if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
 8009d52:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009d54:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8009d58:	f003 0302 	and.w	r3, r3, #2
 8009d5c:	2b00      	cmp	r3, #0
 8009d5e:	d103      	bne.n	8009d68 <prvProcessReceivedCommands+0x194>
						{
							vPortFree( pxTimer );
 8009d60:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8009d62:	f000 fbc9 	bl	800a4f8 <vPortFree>
 8009d66:	e00a      	b.n	8009d7e <prvProcessReceivedCommands+0x1aa>
						}
						else
						{
							pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8009d68:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009d6a:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8009d6e:	f023 0301 	bic.w	r3, r3, #1
 8009d72:	b2da      	uxtb	r2, r3
 8009d74:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009d76:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
						no need to free the memory - just mark the timer as
						"not active". */
						pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
					}
					#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
					break;
 8009d7a:	e000      	b.n	8009d7e <prvProcessReceivedCommands+0x1aa>

				default	:
					/* Don't expect to get here. */
					break;
			}
		}
 8009d7c:	bf00      	nop
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 8009d7e:	4b08      	ldr	r3, [pc, #32]	; (8009da0 <prvProcessReceivedCommands+0x1cc>)
 8009d80:	681b      	ldr	r3, [r3, #0]
 8009d82:	1d39      	adds	r1, r7, #4
 8009d84:	2200      	movs	r2, #0
 8009d86:	4618      	mov	r0, r3
 8009d88:	f7fe fc26 	bl	80085d8 <xQueueReceive>
 8009d8c:	4603      	mov	r3, r0
 8009d8e:	2b00      	cmp	r3, #0
 8009d90:	f47f af24 	bne.w	8009bdc <prvProcessReceivedCommands+0x8>
	}
}
 8009d94:	bf00      	nop
 8009d96:	bf00      	nop
 8009d98:	3730      	adds	r7, #48	; 0x30
 8009d9a:	46bd      	mov	sp, r7
 8009d9c:	bd80      	pop	{r7, pc}
 8009d9e:	bf00      	nop
 8009da0:	20000f0c 	.word	0x20000f0c

08009da4 <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( void )
{
 8009da4:	b580      	push	{r7, lr}
 8009da6:	b088      	sub	sp, #32
 8009da8:	af02      	add	r7, sp, #8

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8009daa:	e04a      	b.n	8009e42 <prvSwitchTimerLists+0x9e>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8009dac:	4b2e      	ldr	r3, [pc, #184]	; (8009e68 <prvSwitchTimerLists+0xc4>)
 8009dae:	681b      	ldr	r3, [r3, #0]
 8009db0:	68db      	ldr	r3, [r3, #12]
 8009db2:	681b      	ldr	r3, [r3, #0]
 8009db4:	613b      	str	r3, [r7, #16]

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8009db6:	4b2c      	ldr	r3, [pc, #176]	; (8009e68 <prvSwitchTimerLists+0xc4>)
 8009db8:	681b      	ldr	r3, [r3, #0]
 8009dba:	68db      	ldr	r3, [r3, #12]
 8009dbc:	68db      	ldr	r3, [r3, #12]
 8009dbe:	60fb      	str	r3, [r7, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8009dc0:	68fb      	ldr	r3, [r7, #12]
 8009dc2:	3304      	adds	r3, #4
 8009dc4:	4618      	mov	r0, r3
 8009dc6:	f7fe f927 	bl	8008018 <uxListRemove>
		traceTIMER_EXPIRED( pxTimer );

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8009dca:	68fb      	ldr	r3, [r7, #12]
 8009dcc:	6a1b      	ldr	r3, [r3, #32]
 8009dce:	68f8      	ldr	r0, [r7, #12]
 8009dd0:	4798      	blx	r3

		if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8009dd2:	68fb      	ldr	r3, [r7, #12]
 8009dd4:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8009dd8:	f003 0304 	and.w	r3, r3, #4
 8009ddc:	2b00      	cmp	r3, #0
 8009dde:	d030      	beq.n	8009e42 <prvSwitchTimerLists+0x9e>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 8009de0:	68fb      	ldr	r3, [r7, #12]
 8009de2:	699b      	ldr	r3, [r3, #24]
 8009de4:	693a      	ldr	r2, [r7, #16]
 8009de6:	4413      	add	r3, r2
 8009de8:	60bb      	str	r3, [r7, #8]
			if( xReloadTime > xNextExpireTime )
 8009dea:	68ba      	ldr	r2, [r7, #8]
 8009dec:	693b      	ldr	r3, [r7, #16]
 8009dee:	429a      	cmp	r2, r3
 8009df0:	d90e      	bls.n	8009e10 <prvSwitchTimerLists+0x6c>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 8009df2:	68fb      	ldr	r3, [r7, #12]
 8009df4:	68ba      	ldr	r2, [r7, #8]
 8009df6:	605a      	str	r2, [r3, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8009df8:	68fb      	ldr	r3, [r7, #12]
 8009dfa:	68fa      	ldr	r2, [r7, #12]
 8009dfc:	611a      	str	r2, [r3, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 8009dfe:	4b1a      	ldr	r3, [pc, #104]	; (8009e68 <prvSwitchTimerLists+0xc4>)
 8009e00:	681a      	ldr	r2, [r3, #0]
 8009e02:	68fb      	ldr	r3, [r7, #12]
 8009e04:	3304      	adds	r3, #4
 8009e06:	4619      	mov	r1, r3
 8009e08:	4610      	mov	r0, r2
 8009e0a:	f7fe f8cc 	bl	8007fa6 <vListInsert>
 8009e0e:	e018      	b.n	8009e42 <prvSwitchTimerLists+0x9e>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8009e10:	2300      	movs	r3, #0
 8009e12:	9300      	str	r3, [sp, #0]
 8009e14:	2300      	movs	r3, #0
 8009e16:	693a      	ldr	r2, [r7, #16]
 8009e18:	2100      	movs	r1, #0
 8009e1a:	68f8      	ldr	r0, [r7, #12]
 8009e1c:	f7ff fd56 	bl	80098cc <xTimerGenericCommand>
 8009e20:	6078      	str	r0, [r7, #4]
				configASSERT( xResult );
 8009e22:	687b      	ldr	r3, [r7, #4]
 8009e24:	2b00      	cmp	r3, #0
 8009e26:	d10c      	bne.n	8009e42 <prvSwitchTimerLists+0x9e>
	__asm volatile
 8009e28:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009e2c:	b672      	cpsid	i
 8009e2e:	f383 8811 	msr	BASEPRI, r3
 8009e32:	f3bf 8f6f 	isb	sy
 8009e36:	f3bf 8f4f 	dsb	sy
 8009e3a:	b662      	cpsie	i
 8009e3c:	603b      	str	r3, [r7, #0]
}
 8009e3e:	bf00      	nop
 8009e40:	e7fe      	b.n	8009e40 <prvSwitchTimerLists+0x9c>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8009e42:	4b09      	ldr	r3, [pc, #36]	; (8009e68 <prvSwitchTimerLists+0xc4>)
 8009e44:	681b      	ldr	r3, [r3, #0]
 8009e46:	681b      	ldr	r3, [r3, #0]
 8009e48:	2b00      	cmp	r3, #0
 8009e4a:	d1af      	bne.n	8009dac <prvSwitchTimerLists+0x8>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxTemp = pxCurrentTimerList;
 8009e4c:	4b06      	ldr	r3, [pc, #24]	; (8009e68 <prvSwitchTimerLists+0xc4>)
 8009e4e:	681b      	ldr	r3, [r3, #0]
 8009e50:	617b      	str	r3, [r7, #20]
	pxCurrentTimerList = pxOverflowTimerList;
 8009e52:	4b06      	ldr	r3, [pc, #24]	; (8009e6c <prvSwitchTimerLists+0xc8>)
 8009e54:	681b      	ldr	r3, [r3, #0]
 8009e56:	4a04      	ldr	r2, [pc, #16]	; (8009e68 <prvSwitchTimerLists+0xc4>)
 8009e58:	6013      	str	r3, [r2, #0]
	pxOverflowTimerList = pxTemp;
 8009e5a:	4a04      	ldr	r2, [pc, #16]	; (8009e6c <prvSwitchTimerLists+0xc8>)
 8009e5c:	697b      	ldr	r3, [r7, #20]
 8009e5e:	6013      	str	r3, [r2, #0]
}
 8009e60:	bf00      	nop
 8009e62:	3718      	adds	r7, #24
 8009e64:	46bd      	mov	sp, r7
 8009e66:	bd80      	pop	{r7, pc}
 8009e68:	20000f04 	.word	0x20000f04
 8009e6c:	20000f08 	.word	0x20000f08

08009e70 <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 8009e70:	b580      	push	{r7, lr}
 8009e72:	b082      	sub	sp, #8
 8009e74:	af02      	add	r7, sp, #8
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
 8009e76:	f000 f949 	bl	800a10c <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
 8009e7a:	4b15      	ldr	r3, [pc, #84]	; (8009ed0 <prvCheckForValidListAndQueue+0x60>)
 8009e7c:	681b      	ldr	r3, [r3, #0]
 8009e7e:	2b00      	cmp	r3, #0
 8009e80:	d120      	bne.n	8009ec4 <prvCheckForValidListAndQueue+0x54>
		{
			vListInitialise( &xActiveTimerList1 );
 8009e82:	4814      	ldr	r0, [pc, #80]	; (8009ed4 <prvCheckForValidListAndQueue+0x64>)
 8009e84:	f7fe f83e 	bl	8007f04 <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 8009e88:	4813      	ldr	r0, [pc, #76]	; (8009ed8 <prvCheckForValidListAndQueue+0x68>)
 8009e8a:	f7fe f83b 	bl	8007f04 <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 8009e8e:	4b13      	ldr	r3, [pc, #76]	; (8009edc <prvCheckForValidListAndQueue+0x6c>)
 8009e90:	4a10      	ldr	r2, [pc, #64]	; (8009ed4 <prvCheckForValidListAndQueue+0x64>)
 8009e92:	601a      	str	r2, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 8009e94:	4b12      	ldr	r3, [pc, #72]	; (8009ee0 <prvCheckForValidListAndQueue+0x70>)
 8009e96:	4a10      	ldr	r2, [pc, #64]	; (8009ed8 <prvCheckForValidListAndQueue+0x68>)
 8009e98:	601a      	str	r2, [r3, #0]
				/* The timer queue is allocated statically in case
				configSUPPORT_DYNAMIC_ALLOCATION is 0. */
				static StaticQueue_t xStaticTimerQueue; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */
				static uint8_t ucStaticTimerQueueStorage[ ( size_t ) configTIMER_QUEUE_LENGTH * sizeof( DaemonTaskMessage_t ) ]; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */

				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 8009e9a:	2300      	movs	r3, #0
 8009e9c:	9300      	str	r3, [sp, #0]
 8009e9e:	4b11      	ldr	r3, [pc, #68]	; (8009ee4 <prvCheckForValidListAndQueue+0x74>)
 8009ea0:	4a11      	ldr	r2, [pc, #68]	; (8009ee8 <prvCheckForValidListAndQueue+0x78>)
 8009ea2:	2110      	movs	r1, #16
 8009ea4:	200a      	movs	r0, #10
 8009ea6:	f7fe f94b 	bl	8008140 <xQueueGenericCreateStatic>
 8009eaa:	4603      	mov	r3, r0
 8009eac:	4a08      	ldr	r2, [pc, #32]	; (8009ed0 <prvCheckForValidListAndQueue+0x60>)
 8009eae:	6013      	str	r3, [r2, #0]
			}
			#endif

			#if ( configQUEUE_REGISTRY_SIZE > 0 )
			{
				if( xTimerQueue != NULL )
 8009eb0:	4b07      	ldr	r3, [pc, #28]	; (8009ed0 <prvCheckForValidListAndQueue+0x60>)
 8009eb2:	681b      	ldr	r3, [r3, #0]
 8009eb4:	2b00      	cmp	r3, #0
 8009eb6:	d005      	beq.n	8009ec4 <prvCheckForValidListAndQueue+0x54>
				{
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 8009eb8:	4b05      	ldr	r3, [pc, #20]	; (8009ed0 <prvCheckForValidListAndQueue+0x60>)
 8009eba:	681b      	ldr	r3, [r3, #0]
 8009ebc:	490b      	ldr	r1, [pc, #44]	; (8009eec <prvCheckForValidListAndQueue+0x7c>)
 8009ebe:	4618      	mov	r0, r3
 8009ec0:	f7fe fd80 	bl	80089c4 <vQueueAddToRegistry>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8009ec4:	f000 f956 	bl	800a174 <vPortExitCritical>
}
 8009ec8:	bf00      	nop
 8009eca:	46bd      	mov	sp, r7
 8009ecc:	bd80      	pop	{r7, pc}
 8009ece:	bf00      	nop
 8009ed0:	20000f0c 	.word	0x20000f0c
 8009ed4:	20000edc 	.word	0x20000edc
 8009ed8:	20000ef0 	.word	0x20000ef0
 8009edc:	20000f04 	.word	0x20000f04
 8009ee0:	20000f08 	.word	0x20000f08
 8009ee4:	20000fb8 	.word	0x20000fb8
 8009ee8:	20000f18 	.word	0x20000f18
 8009eec:	0800dac8 	.word	0x0800dac8

08009ef0 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 8009ef0:	b480      	push	{r7}
 8009ef2:	b085      	sub	sp, #20
 8009ef4:	af00      	add	r7, sp, #0
 8009ef6:	60f8      	str	r0, [r7, #12]
 8009ef8:	60b9      	str	r1, [r7, #8]
 8009efa:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 8009efc:	68fb      	ldr	r3, [r7, #12]
 8009efe:	3b04      	subs	r3, #4
 8009f00:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 8009f02:	68fb      	ldr	r3, [r7, #12]
 8009f04:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 8009f08:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8009f0a:	68fb      	ldr	r3, [r7, #12]
 8009f0c:	3b04      	subs	r3, #4
 8009f0e:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 8009f10:	68bb      	ldr	r3, [r7, #8]
 8009f12:	f023 0201 	bic.w	r2, r3, #1
 8009f16:	68fb      	ldr	r3, [r7, #12]
 8009f18:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8009f1a:	68fb      	ldr	r3, [r7, #12]
 8009f1c:	3b04      	subs	r3, #4
 8009f1e:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 8009f20:	4a0c      	ldr	r2, [pc, #48]	; (8009f54 <pxPortInitialiseStack+0x64>)
 8009f22:	68fb      	ldr	r3, [r7, #12]
 8009f24:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 8009f26:	68fb      	ldr	r3, [r7, #12]
 8009f28:	3b14      	subs	r3, #20
 8009f2a:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 8009f2c:	687a      	ldr	r2, [r7, #4]
 8009f2e:	68fb      	ldr	r3, [r7, #12]
 8009f30:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 8009f32:	68fb      	ldr	r3, [r7, #12]
 8009f34:	3b04      	subs	r3, #4
 8009f36:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 8009f38:	68fb      	ldr	r3, [r7, #12]
 8009f3a:	f06f 0202 	mvn.w	r2, #2
 8009f3e:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 8009f40:	68fb      	ldr	r3, [r7, #12]
 8009f42:	3b20      	subs	r3, #32
 8009f44:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 8009f46:	68fb      	ldr	r3, [r7, #12]
}
 8009f48:	4618      	mov	r0, r3
 8009f4a:	3714      	adds	r7, #20
 8009f4c:	46bd      	mov	sp, r7
 8009f4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009f52:	4770      	bx	lr
 8009f54:	08009f59 	.word	0x08009f59

08009f58 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 8009f58:	b480      	push	{r7}
 8009f5a:	b085      	sub	sp, #20
 8009f5c:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 8009f5e:	2300      	movs	r3, #0
 8009f60:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 8009f62:	4b14      	ldr	r3, [pc, #80]	; (8009fb4 <prvTaskExitError+0x5c>)
 8009f64:	681b      	ldr	r3, [r3, #0]
 8009f66:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009f6a:	d00c      	beq.n	8009f86 <prvTaskExitError+0x2e>
	__asm volatile
 8009f6c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009f70:	b672      	cpsid	i
 8009f72:	f383 8811 	msr	BASEPRI, r3
 8009f76:	f3bf 8f6f 	isb	sy
 8009f7a:	f3bf 8f4f 	dsb	sy
 8009f7e:	b662      	cpsie	i
 8009f80:	60fb      	str	r3, [r7, #12]
}
 8009f82:	bf00      	nop
 8009f84:	e7fe      	b.n	8009f84 <prvTaskExitError+0x2c>
	__asm volatile
 8009f86:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009f8a:	b672      	cpsid	i
 8009f8c:	f383 8811 	msr	BASEPRI, r3
 8009f90:	f3bf 8f6f 	isb	sy
 8009f94:	f3bf 8f4f 	dsb	sy
 8009f98:	b662      	cpsie	i
 8009f9a:	60bb      	str	r3, [r7, #8]
}
 8009f9c:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 8009f9e:	bf00      	nop
 8009fa0:	687b      	ldr	r3, [r7, #4]
 8009fa2:	2b00      	cmp	r3, #0
 8009fa4:	d0fc      	beq.n	8009fa0 <prvTaskExitError+0x48>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 8009fa6:	bf00      	nop
 8009fa8:	bf00      	nop
 8009faa:	3714      	adds	r7, #20
 8009fac:	46bd      	mov	sp, r7
 8009fae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009fb2:	4770      	bx	lr
 8009fb4:	20000020 	.word	0x20000020
	...

08009fc0 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 8009fc0:	4b07      	ldr	r3, [pc, #28]	; (8009fe0 <pxCurrentTCBConst2>)
 8009fc2:	6819      	ldr	r1, [r3, #0]
 8009fc4:	6808      	ldr	r0, [r1, #0]
 8009fc6:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009fca:	f380 8809 	msr	PSP, r0
 8009fce:	f3bf 8f6f 	isb	sy
 8009fd2:	f04f 0000 	mov.w	r0, #0
 8009fd6:	f380 8811 	msr	BASEPRI, r0
 8009fda:	4770      	bx	lr
 8009fdc:	f3af 8000 	nop.w

08009fe0 <pxCurrentTCBConst2>:
 8009fe0:	200009dc 	.word	0x200009dc
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 8009fe4:	bf00      	nop
 8009fe6:	bf00      	nop

08009fe8 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 8009fe8:	4808      	ldr	r0, [pc, #32]	; (800a00c <prvPortStartFirstTask+0x24>)
 8009fea:	6800      	ldr	r0, [r0, #0]
 8009fec:	6800      	ldr	r0, [r0, #0]
 8009fee:	f380 8808 	msr	MSP, r0
 8009ff2:	f04f 0000 	mov.w	r0, #0
 8009ff6:	f380 8814 	msr	CONTROL, r0
 8009ffa:	b662      	cpsie	i
 8009ffc:	b661      	cpsie	f
 8009ffe:	f3bf 8f4f 	dsb	sy
 800a002:	f3bf 8f6f 	isb	sy
 800a006:	df00      	svc	0
 800a008:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 800a00a:	bf00      	nop
 800a00c:	e000ed08 	.word	0xe000ed08

0800a010 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 800a010:	b580      	push	{r7, lr}
 800a012:	b084      	sub	sp, #16
 800a014:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 800a016:	4b37      	ldr	r3, [pc, #220]	; (800a0f4 <xPortStartScheduler+0xe4>)
 800a018:	60fb      	str	r3, [r7, #12]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 800a01a:	68fb      	ldr	r3, [r7, #12]
 800a01c:	781b      	ldrb	r3, [r3, #0]
 800a01e:	b2db      	uxtb	r3, r3
 800a020:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 800a022:	68fb      	ldr	r3, [r7, #12]
 800a024:	22ff      	movs	r2, #255	; 0xff
 800a026:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 800a028:	68fb      	ldr	r3, [r7, #12]
 800a02a:	781b      	ldrb	r3, [r3, #0]
 800a02c:	b2db      	uxtb	r3, r3
 800a02e:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 800a030:	78fb      	ldrb	r3, [r7, #3]
 800a032:	b2db      	uxtb	r3, r3
 800a034:	f003 0350 	and.w	r3, r3, #80	; 0x50
 800a038:	b2da      	uxtb	r2, r3
 800a03a:	4b2f      	ldr	r3, [pc, #188]	; (800a0f8 <xPortStartScheduler+0xe8>)
 800a03c:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 800a03e:	4b2f      	ldr	r3, [pc, #188]	; (800a0fc <xPortStartScheduler+0xec>)
 800a040:	2207      	movs	r2, #7
 800a042:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800a044:	e009      	b.n	800a05a <xPortStartScheduler+0x4a>
		{
			ulMaxPRIGROUPValue--;
 800a046:	4b2d      	ldr	r3, [pc, #180]	; (800a0fc <xPortStartScheduler+0xec>)
 800a048:	681b      	ldr	r3, [r3, #0]
 800a04a:	3b01      	subs	r3, #1
 800a04c:	4a2b      	ldr	r2, [pc, #172]	; (800a0fc <xPortStartScheduler+0xec>)
 800a04e:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 800a050:	78fb      	ldrb	r3, [r7, #3]
 800a052:	b2db      	uxtb	r3, r3
 800a054:	005b      	lsls	r3, r3, #1
 800a056:	b2db      	uxtb	r3, r3
 800a058:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800a05a:	78fb      	ldrb	r3, [r7, #3]
 800a05c:	b2db      	uxtb	r3, r3
 800a05e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800a062:	2b80      	cmp	r3, #128	; 0x80
 800a064:	d0ef      	beq.n	800a046 <xPortStartScheduler+0x36>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 800a066:	4b25      	ldr	r3, [pc, #148]	; (800a0fc <xPortStartScheduler+0xec>)
 800a068:	681b      	ldr	r3, [r3, #0]
 800a06a:	f1c3 0307 	rsb	r3, r3, #7
 800a06e:	2b04      	cmp	r3, #4
 800a070:	d00c      	beq.n	800a08c <xPortStartScheduler+0x7c>
	__asm volatile
 800a072:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a076:	b672      	cpsid	i
 800a078:	f383 8811 	msr	BASEPRI, r3
 800a07c:	f3bf 8f6f 	isb	sy
 800a080:	f3bf 8f4f 	dsb	sy
 800a084:	b662      	cpsie	i
 800a086:	60bb      	str	r3, [r7, #8]
}
 800a088:	bf00      	nop
 800a08a:	e7fe      	b.n	800a08a <xPortStartScheduler+0x7a>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 800a08c:	4b1b      	ldr	r3, [pc, #108]	; (800a0fc <xPortStartScheduler+0xec>)
 800a08e:	681b      	ldr	r3, [r3, #0]
 800a090:	021b      	lsls	r3, r3, #8
 800a092:	4a1a      	ldr	r2, [pc, #104]	; (800a0fc <xPortStartScheduler+0xec>)
 800a094:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 800a096:	4b19      	ldr	r3, [pc, #100]	; (800a0fc <xPortStartScheduler+0xec>)
 800a098:	681b      	ldr	r3, [r3, #0]
 800a09a:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 800a09e:	4a17      	ldr	r2, [pc, #92]	; (800a0fc <xPortStartScheduler+0xec>)
 800a0a0:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 800a0a2:	687b      	ldr	r3, [r7, #4]
 800a0a4:	b2da      	uxtb	r2, r3
 800a0a6:	68fb      	ldr	r3, [r7, #12]
 800a0a8:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 800a0aa:	4b15      	ldr	r3, [pc, #84]	; (800a100 <xPortStartScheduler+0xf0>)
 800a0ac:	681b      	ldr	r3, [r3, #0]
 800a0ae:	4a14      	ldr	r2, [pc, #80]	; (800a100 <xPortStartScheduler+0xf0>)
 800a0b0:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 800a0b4:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 800a0b6:	4b12      	ldr	r3, [pc, #72]	; (800a100 <xPortStartScheduler+0xf0>)
 800a0b8:	681b      	ldr	r3, [r3, #0]
 800a0ba:	4a11      	ldr	r2, [pc, #68]	; (800a100 <xPortStartScheduler+0xf0>)
 800a0bc:	f043 4370 	orr.w	r3, r3, #4026531840	; 0xf0000000
 800a0c0:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 800a0c2:	f000 f8dd 	bl	800a280 <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 800a0c6:	4b0f      	ldr	r3, [pc, #60]	; (800a104 <xPortStartScheduler+0xf4>)
 800a0c8:	2200      	movs	r2, #0
 800a0ca:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 800a0cc:	f000 f8fc 	bl	800a2c8 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 800a0d0:	4b0d      	ldr	r3, [pc, #52]	; (800a108 <xPortStartScheduler+0xf8>)
 800a0d2:	681b      	ldr	r3, [r3, #0]
 800a0d4:	4a0c      	ldr	r2, [pc, #48]	; (800a108 <xPortStartScheduler+0xf8>)
 800a0d6:	f043 4340 	orr.w	r3, r3, #3221225472	; 0xc0000000
 800a0da:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 800a0dc:	f7ff ff84 	bl	8009fe8 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 800a0e0:	f7ff f84c 	bl	800917c <vTaskSwitchContext>
	prvTaskExitError();
 800a0e4:	f7ff ff38 	bl	8009f58 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 800a0e8:	2300      	movs	r3, #0
}
 800a0ea:	4618      	mov	r0, r3
 800a0ec:	3710      	adds	r7, #16
 800a0ee:	46bd      	mov	sp, r7
 800a0f0:	bd80      	pop	{r7, pc}
 800a0f2:	bf00      	nop
 800a0f4:	e000e400 	.word	0xe000e400
 800a0f8:	20001008 	.word	0x20001008
 800a0fc:	2000100c 	.word	0x2000100c
 800a100:	e000ed20 	.word	0xe000ed20
 800a104:	20000020 	.word	0x20000020
 800a108:	e000ef34 	.word	0xe000ef34

0800a10c <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 800a10c:	b480      	push	{r7}
 800a10e:	b083      	sub	sp, #12
 800a110:	af00      	add	r7, sp, #0
	__asm volatile
 800a112:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a116:	b672      	cpsid	i
 800a118:	f383 8811 	msr	BASEPRI, r3
 800a11c:	f3bf 8f6f 	isb	sy
 800a120:	f3bf 8f4f 	dsb	sy
 800a124:	b662      	cpsie	i
 800a126:	607b      	str	r3, [r7, #4]
}
 800a128:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 800a12a:	4b10      	ldr	r3, [pc, #64]	; (800a16c <vPortEnterCritical+0x60>)
 800a12c:	681b      	ldr	r3, [r3, #0]
 800a12e:	3301      	adds	r3, #1
 800a130:	4a0e      	ldr	r2, [pc, #56]	; (800a16c <vPortEnterCritical+0x60>)
 800a132:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 800a134:	4b0d      	ldr	r3, [pc, #52]	; (800a16c <vPortEnterCritical+0x60>)
 800a136:	681b      	ldr	r3, [r3, #0]
 800a138:	2b01      	cmp	r3, #1
 800a13a:	d111      	bne.n	800a160 <vPortEnterCritical+0x54>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 800a13c:	4b0c      	ldr	r3, [pc, #48]	; (800a170 <vPortEnterCritical+0x64>)
 800a13e:	681b      	ldr	r3, [r3, #0]
 800a140:	b2db      	uxtb	r3, r3
 800a142:	2b00      	cmp	r3, #0
 800a144:	d00c      	beq.n	800a160 <vPortEnterCritical+0x54>
	__asm volatile
 800a146:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a14a:	b672      	cpsid	i
 800a14c:	f383 8811 	msr	BASEPRI, r3
 800a150:	f3bf 8f6f 	isb	sy
 800a154:	f3bf 8f4f 	dsb	sy
 800a158:	b662      	cpsie	i
 800a15a:	603b      	str	r3, [r7, #0]
}
 800a15c:	bf00      	nop
 800a15e:	e7fe      	b.n	800a15e <vPortEnterCritical+0x52>
	}
}
 800a160:	bf00      	nop
 800a162:	370c      	adds	r7, #12
 800a164:	46bd      	mov	sp, r7
 800a166:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a16a:	4770      	bx	lr
 800a16c:	20000020 	.word	0x20000020
 800a170:	e000ed04 	.word	0xe000ed04

0800a174 <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 800a174:	b480      	push	{r7}
 800a176:	b083      	sub	sp, #12
 800a178:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 800a17a:	4b13      	ldr	r3, [pc, #76]	; (800a1c8 <vPortExitCritical+0x54>)
 800a17c:	681b      	ldr	r3, [r3, #0]
 800a17e:	2b00      	cmp	r3, #0
 800a180:	d10c      	bne.n	800a19c <vPortExitCritical+0x28>
	__asm volatile
 800a182:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a186:	b672      	cpsid	i
 800a188:	f383 8811 	msr	BASEPRI, r3
 800a18c:	f3bf 8f6f 	isb	sy
 800a190:	f3bf 8f4f 	dsb	sy
 800a194:	b662      	cpsie	i
 800a196:	607b      	str	r3, [r7, #4]
}
 800a198:	bf00      	nop
 800a19a:	e7fe      	b.n	800a19a <vPortExitCritical+0x26>
	uxCriticalNesting--;
 800a19c:	4b0a      	ldr	r3, [pc, #40]	; (800a1c8 <vPortExitCritical+0x54>)
 800a19e:	681b      	ldr	r3, [r3, #0]
 800a1a0:	3b01      	subs	r3, #1
 800a1a2:	4a09      	ldr	r2, [pc, #36]	; (800a1c8 <vPortExitCritical+0x54>)
 800a1a4:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 800a1a6:	4b08      	ldr	r3, [pc, #32]	; (800a1c8 <vPortExitCritical+0x54>)
 800a1a8:	681b      	ldr	r3, [r3, #0]
 800a1aa:	2b00      	cmp	r3, #0
 800a1ac:	d105      	bne.n	800a1ba <vPortExitCritical+0x46>
 800a1ae:	2300      	movs	r3, #0
 800a1b0:	603b      	str	r3, [r7, #0]
	__asm volatile
 800a1b2:	683b      	ldr	r3, [r7, #0]
 800a1b4:	f383 8811 	msr	BASEPRI, r3
}
 800a1b8:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 800a1ba:	bf00      	nop
 800a1bc:	370c      	adds	r7, #12
 800a1be:	46bd      	mov	sp, r7
 800a1c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a1c4:	4770      	bx	lr
 800a1c6:	bf00      	nop
 800a1c8:	20000020 	.word	0x20000020
 800a1cc:	00000000 	.word	0x00000000

0800a1d0 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 800a1d0:	f3ef 8009 	mrs	r0, PSP
 800a1d4:	f3bf 8f6f 	isb	sy
 800a1d8:	4b15      	ldr	r3, [pc, #84]	; (800a230 <pxCurrentTCBConst>)
 800a1da:	681a      	ldr	r2, [r3, #0]
 800a1dc:	f01e 0f10 	tst.w	lr, #16
 800a1e0:	bf08      	it	eq
 800a1e2:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 800a1e6:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a1ea:	6010      	str	r0, [r2, #0]
 800a1ec:	e92d 0009 	stmdb	sp!, {r0, r3}
 800a1f0:	f04f 0050 	mov.w	r0, #80	; 0x50
 800a1f4:	b672      	cpsid	i
 800a1f6:	f380 8811 	msr	BASEPRI, r0
 800a1fa:	f3bf 8f4f 	dsb	sy
 800a1fe:	f3bf 8f6f 	isb	sy
 800a202:	b662      	cpsie	i
 800a204:	f7fe ffba 	bl	800917c <vTaskSwitchContext>
 800a208:	f04f 0000 	mov.w	r0, #0
 800a20c:	f380 8811 	msr	BASEPRI, r0
 800a210:	bc09      	pop	{r0, r3}
 800a212:	6819      	ldr	r1, [r3, #0]
 800a214:	6808      	ldr	r0, [r1, #0]
 800a216:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a21a:	f01e 0f10 	tst.w	lr, #16
 800a21e:	bf08      	it	eq
 800a220:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 800a224:	f380 8809 	msr	PSP, r0
 800a228:	f3bf 8f6f 	isb	sy
 800a22c:	4770      	bx	lr
 800a22e:	bf00      	nop

0800a230 <pxCurrentTCBConst>:
 800a230:	200009dc 	.word	0x200009dc
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 800a234:	bf00      	nop
 800a236:	bf00      	nop

0800a238 <xPortSysTickHandler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 800a238:	b580      	push	{r7, lr}
 800a23a:	b082      	sub	sp, #8
 800a23c:	af00      	add	r7, sp, #0
	__asm volatile
 800a23e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a242:	b672      	cpsid	i
 800a244:	f383 8811 	msr	BASEPRI, r3
 800a248:	f3bf 8f6f 	isb	sy
 800a24c:	f3bf 8f4f 	dsb	sy
 800a250:	b662      	cpsie	i
 800a252:	607b      	str	r3, [r7, #4]
}
 800a254:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 800a256:	f7fe fee5 	bl	8009024 <xTaskIncrementTick>
 800a25a:	4603      	mov	r3, r0
 800a25c:	2b00      	cmp	r3, #0
 800a25e:	d003      	beq.n	800a268 <xPortSysTickHandler+0x30>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 800a260:	4b06      	ldr	r3, [pc, #24]	; (800a27c <xPortSysTickHandler+0x44>)
 800a262:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800a266:	601a      	str	r2, [r3, #0]
 800a268:	2300      	movs	r3, #0
 800a26a:	603b      	str	r3, [r7, #0]
	__asm volatile
 800a26c:	683b      	ldr	r3, [r7, #0]
 800a26e:	f383 8811 	msr	BASEPRI, r3
}
 800a272:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 800a274:	bf00      	nop
 800a276:	3708      	adds	r7, #8
 800a278:	46bd      	mov	sp, r7
 800a27a:	bd80      	pop	{r7, pc}
 800a27c:	e000ed04 	.word	0xe000ed04

0800a280 <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 800a280:	b480      	push	{r7}
 800a282:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 800a284:	4b0b      	ldr	r3, [pc, #44]	; (800a2b4 <vPortSetupTimerInterrupt+0x34>)
 800a286:	2200      	movs	r2, #0
 800a288:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 800a28a:	4b0b      	ldr	r3, [pc, #44]	; (800a2b8 <vPortSetupTimerInterrupt+0x38>)
 800a28c:	2200      	movs	r2, #0
 800a28e:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 800a290:	4b0a      	ldr	r3, [pc, #40]	; (800a2bc <vPortSetupTimerInterrupt+0x3c>)
 800a292:	681b      	ldr	r3, [r3, #0]
 800a294:	4a0a      	ldr	r2, [pc, #40]	; (800a2c0 <vPortSetupTimerInterrupt+0x40>)
 800a296:	fba2 2303 	umull	r2, r3, r2, r3
 800a29a:	099b      	lsrs	r3, r3, #6
 800a29c:	4a09      	ldr	r2, [pc, #36]	; (800a2c4 <vPortSetupTimerInterrupt+0x44>)
 800a29e:	3b01      	subs	r3, #1
 800a2a0:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 800a2a2:	4b04      	ldr	r3, [pc, #16]	; (800a2b4 <vPortSetupTimerInterrupt+0x34>)
 800a2a4:	2207      	movs	r2, #7
 800a2a6:	601a      	str	r2, [r3, #0]
}
 800a2a8:	bf00      	nop
 800a2aa:	46bd      	mov	sp, r7
 800a2ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a2b0:	4770      	bx	lr
 800a2b2:	bf00      	nop
 800a2b4:	e000e010 	.word	0xe000e010
 800a2b8:	e000e018 	.word	0xe000e018
 800a2bc:	20000000 	.word	0x20000000
 800a2c0:	10624dd3 	.word	0x10624dd3
 800a2c4:	e000e014 	.word	0xe000e014

0800a2c8 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 800a2c8:	f8df 000c 	ldr.w	r0, [pc, #12]	; 800a2d8 <vPortEnableVFP+0x10>
 800a2cc:	6801      	ldr	r1, [r0, #0]
 800a2ce:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800a2d2:	6001      	str	r1, [r0, #0]
 800a2d4:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 800a2d6:	bf00      	nop
 800a2d8:	e000ed88 	.word	0xe000ed88

0800a2dc <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 800a2dc:	b480      	push	{r7}
 800a2de:	b085      	sub	sp, #20
 800a2e0:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 800a2e2:	f3ef 8305 	mrs	r3, IPSR
 800a2e6:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 800a2e8:	68fb      	ldr	r3, [r7, #12]
 800a2ea:	2b0f      	cmp	r3, #15
 800a2ec:	d916      	bls.n	800a31c <vPortValidateInterruptPriority+0x40>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 800a2ee:	4a19      	ldr	r2, [pc, #100]	; (800a354 <vPortValidateInterruptPriority+0x78>)
 800a2f0:	68fb      	ldr	r3, [r7, #12]
 800a2f2:	4413      	add	r3, r2
 800a2f4:	781b      	ldrb	r3, [r3, #0]
 800a2f6:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 800a2f8:	4b17      	ldr	r3, [pc, #92]	; (800a358 <vPortValidateInterruptPriority+0x7c>)
 800a2fa:	781b      	ldrb	r3, [r3, #0]
 800a2fc:	7afa      	ldrb	r2, [r7, #11]
 800a2fe:	429a      	cmp	r2, r3
 800a300:	d20c      	bcs.n	800a31c <vPortValidateInterruptPriority+0x40>
	__asm volatile
 800a302:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a306:	b672      	cpsid	i
 800a308:	f383 8811 	msr	BASEPRI, r3
 800a30c:	f3bf 8f6f 	isb	sy
 800a310:	f3bf 8f4f 	dsb	sy
 800a314:	b662      	cpsie	i
 800a316:	607b      	str	r3, [r7, #4]
}
 800a318:	bf00      	nop
 800a31a:	e7fe      	b.n	800a31a <vPortValidateInterruptPriority+0x3e>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 800a31c:	4b0f      	ldr	r3, [pc, #60]	; (800a35c <vPortValidateInterruptPriority+0x80>)
 800a31e:	681b      	ldr	r3, [r3, #0]
 800a320:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 800a324:	4b0e      	ldr	r3, [pc, #56]	; (800a360 <vPortValidateInterruptPriority+0x84>)
 800a326:	681b      	ldr	r3, [r3, #0]
 800a328:	429a      	cmp	r2, r3
 800a32a:	d90c      	bls.n	800a346 <vPortValidateInterruptPriority+0x6a>
	__asm volatile
 800a32c:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a330:	b672      	cpsid	i
 800a332:	f383 8811 	msr	BASEPRI, r3
 800a336:	f3bf 8f6f 	isb	sy
 800a33a:	f3bf 8f4f 	dsb	sy
 800a33e:	b662      	cpsie	i
 800a340:	603b      	str	r3, [r7, #0]
}
 800a342:	bf00      	nop
 800a344:	e7fe      	b.n	800a344 <vPortValidateInterruptPriority+0x68>
	}
 800a346:	bf00      	nop
 800a348:	3714      	adds	r7, #20
 800a34a:	46bd      	mov	sp, r7
 800a34c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a350:	4770      	bx	lr
 800a352:	bf00      	nop
 800a354:	e000e3f0 	.word	0xe000e3f0
 800a358:	20001008 	.word	0x20001008
 800a35c:	e000ed0c 	.word	0xe000ed0c
 800a360:	2000100c 	.word	0x2000100c

0800a364 <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 800a364:	b580      	push	{r7, lr}
 800a366:	b08a      	sub	sp, #40	; 0x28
 800a368:	af00      	add	r7, sp, #0
 800a36a:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 800a36c:	2300      	movs	r3, #0
 800a36e:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 800a370:	f7fe fd9a 	bl	8008ea8 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 800a374:	4b5b      	ldr	r3, [pc, #364]	; (800a4e4 <pvPortMalloc+0x180>)
 800a376:	681b      	ldr	r3, [r3, #0]
 800a378:	2b00      	cmp	r3, #0
 800a37a:	d101      	bne.n	800a380 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 800a37c:	f000 f91a 	bl	800a5b4 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 800a380:	4b59      	ldr	r3, [pc, #356]	; (800a4e8 <pvPortMalloc+0x184>)
 800a382:	681a      	ldr	r2, [r3, #0]
 800a384:	687b      	ldr	r3, [r7, #4]
 800a386:	4013      	ands	r3, r2
 800a388:	2b00      	cmp	r3, #0
 800a38a:	f040 8092 	bne.w	800a4b2 <pvPortMalloc+0x14e>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 800a38e:	687b      	ldr	r3, [r7, #4]
 800a390:	2b00      	cmp	r3, #0
 800a392:	d01f      	beq.n	800a3d4 <pvPortMalloc+0x70>
			{
				xWantedSize += xHeapStructSize;
 800a394:	2208      	movs	r2, #8
 800a396:	687b      	ldr	r3, [r7, #4]
 800a398:	4413      	add	r3, r2
 800a39a:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 800a39c:	687b      	ldr	r3, [r7, #4]
 800a39e:	f003 0307 	and.w	r3, r3, #7
 800a3a2:	2b00      	cmp	r3, #0
 800a3a4:	d016      	beq.n	800a3d4 <pvPortMalloc+0x70>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 800a3a6:	687b      	ldr	r3, [r7, #4]
 800a3a8:	f023 0307 	bic.w	r3, r3, #7
 800a3ac:	3308      	adds	r3, #8
 800a3ae:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 800a3b0:	687b      	ldr	r3, [r7, #4]
 800a3b2:	f003 0307 	and.w	r3, r3, #7
 800a3b6:	2b00      	cmp	r3, #0
 800a3b8:	d00c      	beq.n	800a3d4 <pvPortMalloc+0x70>
	__asm volatile
 800a3ba:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a3be:	b672      	cpsid	i
 800a3c0:	f383 8811 	msr	BASEPRI, r3
 800a3c4:	f3bf 8f6f 	isb	sy
 800a3c8:	f3bf 8f4f 	dsb	sy
 800a3cc:	b662      	cpsie	i
 800a3ce:	617b      	str	r3, [r7, #20]
}
 800a3d0:	bf00      	nop
 800a3d2:	e7fe      	b.n	800a3d2 <pvPortMalloc+0x6e>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 800a3d4:	687b      	ldr	r3, [r7, #4]
 800a3d6:	2b00      	cmp	r3, #0
 800a3d8:	d06b      	beq.n	800a4b2 <pvPortMalloc+0x14e>
 800a3da:	4b44      	ldr	r3, [pc, #272]	; (800a4ec <pvPortMalloc+0x188>)
 800a3dc:	681b      	ldr	r3, [r3, #0]
 800a3de:	687a      	ldr	r2, [r7, #4]
 800a3e0:	429a      	cmp	r2, r3
 800a3e2:	d866      	bhi.n	800a4b2 <pvPortMalloc+0x14e>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 800a3e4:	4b42      	ldr	r3, [pc, #264]	; (800a4f0 <pvPortMalloc+0x18c>)
 800a3e6:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 800a3e8:	4b41      	ldr	r3, [pc, #260]	; (800a4f0 <pvPortMalloc+0x18c>)
 800a3ea:	681b      	ldr	r3, [r3, #0]
 800a3ec:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800a3ee:	e004      	b.n	800a3fa <pvPortMalloc+0x96>
				{
					pxPreviousBlock = pxBlock;
 800a3f0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a3f2:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 800a3f4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a3f6:	681b      	ldr	r3, [r3, #0]
 800a3f8:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800a3fa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a3fc:	685b      	ldr	r3, [r3, #4]
 800a3fe:	687a      	ldr	r2, [r7, #4]
 800a400:	429a      	cmp	r2, r3
 800a402:	d903      	bls.n	800a40c <pvPortMalloc+0xa8>
 800a404:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a406:	681b      	ldr	r3, [r3, #0]
 800a408:	2b00      	cmp	r3, #0
 800a40a:	d1f1      	bne.n	800a3f0 <pvPortMalloc+0x8c>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 800a40c:	4b35      	ldr	r3, [pc, #212]	; (800a4e4 <pvPortMalloc+0x180>)
 800a40e:	681b      	ldr	r3, [r3, #0]
 800a410:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800a412:	429a      	cmp	r2, r3
 800a414:	d04d      	beq.n	800a4b2 <pvPortMalloc+0x14e>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 800a416:	6a3b      	ldr	r3, [r7, #32]
 800a418:	681b      	ldr	r3, [r3, #0]
 800a41a:	2208      	movs	r2, #8
 800a41c:	4413      	add	r3, r2
 800a41e:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 800a420:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a422:	681a      	ldr	r2, [r3, #0]
 800a424:	6a3b      	ldr	r3, [r7, #32]
 800a426:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 800a428:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a42a:	685a      	ldr	r2, [r3, #4]
 800a42c:	687b      	ldr	r3, [r7, #4]
 800a42e:	1ad2      	subs	r2, r2, r3
 800a430:	2308      	movs	r3, #8
 800a432:	005b      	lsls	r3, r3, #1
 800a434:	429a      	cmp	r2, r3
 800a436:	d921      	bls.n	800a47c <pvPortMalloc+0x118>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 800a438:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800a43a:	687b      	ldr	r3, [r7, #4]
 800a43c:	4413      	add	r3, r2
 800a43e:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 800a440:	69bb      	ldr	r3, [r7, #24]
 800a442:	f003 0307 	and.w	r3, r3, #7
 800a446:	2b00      	cmp	r3, #0
 800a448:	d00c      	beq.n	800a464 <pvPortMalloc+0x100>
	__asm volatile
 800a44a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a44e:	b672      	cpsid	i
 800a450:	f383 8811 	msr	BASEPRI, r3
 800a454:	f3bf 8f6f 	isb	sy
 800a458:	f3bf 8f4f 	dsb	sy
 800a45c:	b662      	cpsie	i
 800a45e:	613b      	str	r3, [r7, #16]
}
 800a460:	bf00      	nop
 800a462:	e7fe      	b.n	800a462 <pvPortMalloc+0xfe>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 800a464:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a466:	685a      	ldr	r2, [r3, #4]
 800a468:	687b      	ldr	r3, [r7, #4]
 800a46a:	1ad2      	subs	r2, r2, r3
 800a46c:	69bb      	ldr	r3, [r7, #24]
 800a46e:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 800a470:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a472:	687a      	ldr	r2, [r7, #4]
 800a474:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 800a476:	69b8      	ldr	r0, [r7, #24]
 800a478:	f000 f8fe 	bl	800a678 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 800a47c:	4b1b      	ldr	r3, [pc, #108]	; (800a4ec <pvPortMalloc+0x188>)
 800a47e:	681a      	ldr	r2, [r3, #0]
 800a480:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a482:	685b      	ldr	r3, [r3, #4]
 800a484:	1ad3      	subs	r3, r2, r3
 800a486:	4a19      	ldr	r2, [pc, #100]	; (800a4ec <pvPortMalloc+0x188>)
 800a488:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 800a48a:	4b18      	ldr	r3, [pc, #96]	; (800a4ec <pvPortMalloc+0x188>)
 800a48c:	681a      	ldr	r2, [r3, #0]
 800a48e:	4b19      	ldr	r3, [pc, #100]	; (800a4f4 <pvPortMalloc+0x190>)
 800a490:	681b      	ldr	r3, [r3, #0]
 800a492:	429a      	cmp	r2, r3
 800a494:	d203      	bcs.n	800a49e <pvPortMalloc+0x13a>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 800a496:	4b15      	ldr	r3, [pc, #84]	; (800a4ec <pvPortMalloc+0x188>)
 800a498:	681b      	ldr	r3, [r3, #0]
 800a49a:	4a16      	ldr	r2, [pc, #88]	; (800a4f4 <pvPortMalloc+0x190>)
 800a49c:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 800a49e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a4a0:	685a      	ldr	r2, [r3, #4]
 800a4a2:	4b11      	ldr	r3, [pc, #68]	; (800a4e8 <pvPortMalloc+0x184>)
 800a4a4:	681b      	ldr	r3, [r3, #0]
 800a4a6:	431a      	orrs	r2, r3
 800a4a8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a4aa:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 800a4ac:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a4ae:	2200      	movs	r2, #0
 800a4b0:	601a      	str	r2, [r3, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 800a4b2:	f7fe fd07 	bl	8008ec4 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 800a4b6:	69fb      	ldr	r3, [r7, #28]
 800a4b8:	f003 0307 	and.w	r3, r3, #7
 800a4bc:	2b00      	cmp	r3, #0
 800a4be:	d00c      	beq.n	800a4da <pvPortMalloc+0x176>
	__asm volatile
 800a4c0:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a4c4:	b672      	cpsid	i
 800a4c6:	f383 8811 	msr	BASEPRI, r3
 800a4ca:	f3bf 8f6f 	isb	sy
 800a4ce:	f3bf 8f4f 	dsb	sy
 800a4d2:	b662      	cpsie	i
 800a4d4:	60fb      	str	r3, [r7, #12]
}
 800a4d6:	bf00      	nop
 800a4d8:	e7fe      	b.n	800a4d8 <pvPortMalloc+0x174>
	return pvReturn;
 800a4da:	69fb      	ldr	r3, [r7, #28]
}
 800a4dc:	4618      	mov	r0, r3
 800a4de:	3728      	adds	r7, #40	; 0x28
 800a4e0:	46bd      	mov	sp, r7
 800a4e2:	bd80      	pop	{r7, pc}
 800a4e4:	20004c18 	.word	0x20004c18
 800a4e8:	20004c24 	.word	0x20004c24
 800a4ec:	20004c1c 	.word	0x20004c1c
 800a4f0:	20004c10 	.word	0x20004c10
 800a4f4:	20004c20 	.word	0x20004c20

0800a4f8 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 800a4f8:	b580      	push	{r7, lr}
 800a4fa:	b086      	sub	sp, #24
 800a4fc:	af00      	add	r7, sp, #0
 800a4fe:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 800a500:	687b      	ldr	r3, [r7, #4]
 800a502:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 800a504:	687b      	ldr	r3, [r7, #4]
 800a506:	2b00      	cmp	r3, #0
 800a508:	d04c      	beq.n	800a5a4 <vPortFree+0xac>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 800a50a:	2308      	movs	r3, #8
 800a50c:	425b      	negs	r3, r3
 800a50e:	697a      	ldr	r2, [r7, #20]
 800a510:	4413      	add	r3, r2
 800a512:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 800a514:	697b      	ldr	r3, [r7, #20]
 800a516:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 800a518:	693b      	ldr	r3, [r7, #16]
 800a51a:	685a      	ldr	r2, [r3, #4]
 800a51c:	4b23      	ldr	r3, [pc, #140]	; (800a5ac <vPortFree+0xb4>)
 800a51e:	681b      	ldr	r3, [r3, #0]
 800a520:	4013      	ands	r3, r2
 800a522:	2b00      	cmp	r3, #0
 800a524:	d10c      	bne.n	800a540 <vPortFree+0x48>
	__asm volatile
 800a526:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a52a:	b672      	cpsid	i
 800a52c:	f383 8811 	msr	BASEPRI, r3
 800a530:	f3bf 8f6f 	isb	sy
 800a534:	f3bf 8f4f 	dsb	sy
 800a538:	b662      	cpsie	i
 800a53a:	60fb      	str	r3, [r7, #12]
}
 800a53c:	bf00      	nop
 800a53e:	e7fe      	b.n	800a53e <vPortFree+0x46>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 800a540:	693b      	ldr	r3, [r7, #16]
 800a542:	681b      	ldr	r3, [r3, #0]
 800a544:	2b00      	cmp	r3, #0
 800a546:	d00c      	beq.n	800a562 <vPortFree+0x6a>
	__asm volatile
 800a548:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a54c:	b672      	cpsid	i
 800a54e:	f383 8811 	msr	BASEPRI, r3
 800a552:	f3bf 8f6f 	isb	sy
 800a556:	f3bf 8f4f 	dsb	sy
 800a55a:	b662      	cpsie	i
 800a55c:	60bb      	str	r3, [r7, #8]
}
 800a55e:	bf00      	nop
 800a560:	e7fe      	b.n	800a560 <vPortFree+0x68>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 800a562:	693b      	ldr	r3, [r7, #16]
 800a564:	685a      	ldr	r2, [r3, #4]
 800a566:	4b11      	ldr	r3, [pc, #68]	; (800a5ac <vPortFree+0xb4>)
 800a568:	681b      	ldr	r3, [r3, #0]
 800a56a:	4013      	ands	r3, r2
 800a56c:	2b00      	cmp	r3, #0
 800a56e:	d019      	beq.n	800a5a4 <vPortFree+0xac>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 800a570:	693b      	ldr	r3, [r7, #16]
 800a572:	681b      	ldr	r3, [r3, #0]
 800a574:	2b00      	cmp	r3, #0
 800a576:	d115      	bne.n	800a5a4 <vPortFree+0xac>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 800a578:	693b      	ldr	r3, [r7, #16]
 800a57a:	685a      	ldr	r2, [r3, #4]
 800a57c:	4b0b      	ldr	r3, [pc, #44]	; (800a5ac <vPortFree+0xb4>)
 800a57e:	681b      	ldr	r3, [r3, #0]
 800a580:	43db      	mvns	r3, r3
 800a582:	401a      	ands	r2, r3
 800a584:	693b      	ldr	r3, [r7, #16]
 800a586:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 800a588:	f7fe fc8e 	bl	8008ea8 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 800a58c:	693b      	ldr	r3, [r7, #16]
 800a58e:	685a      	ldr	r2, [r3, #4]
 800a590:	4b07      	ldr	r3, [pc, #28]	; (800a5b0 <vPortFree+0xb8>)
 800a592:	681b      	ldr	r3, [r3, #0]
 800a594:	4413      	add	r3, r2
 800a596:	4a06      	ldr	r2, [pc, #24]	; (800a5b0 <vPortFree+0xb8>)
 800a598:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 800a59a:	6938      	ldr	r0, [r7, #16]
 800a59c:	f000 f86c 	bl	800a678 <prvInsertBlockIntoFreeList>
				}
				( void ) xTaskResumeAll();
 800a5a0:	f7fe fc90 	bl	8008ec4 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 800a5a4:	bf00      	nop
 800a5a6:	3718      	adds	r7, #24
 800a5a8:	46bd      	mov	sp, r7
 800a5aa:	bd80      	pop	{r7, pc}
 800a5ac:	20004c24 	.word	0x20004c24
 800a5b0:	20004c1c 	.word	0x20004c1c

0800a5b4 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 800a5b4:	b480      	push	{r7}
 800a5b6:	b085      	sub	sp, #20
 800a5b8:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 800a5ba:	f44f 5370 	mov.w	r3, #15360	; 0x3c00
 800a5be:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 800a5c0:	4b27      	ldr	r3, [pc, #156]	; (800a660 <prvHeapInit+0xac>)
 800a5c2:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 800a5c4:	68fb      	ldr	r3, [r7, #12]
 800a5c6:	f003 0307 	and.w	r3, r3, #7
 800a5ca:	2b00      	cmp	r3, #0
 800a5cc:	d00c      	beq.n	800a5e8 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 800a5ce:	68fb      	ldr	r3, [r7, #12]
 800a5d0:	3307      	adds	r3, #7
 800a5d2:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800a5d4:	68fb      	ldr	r3, [r7, #12]
 800a5d6:	f023 0307 	bic.w	r3, r3, #7
 800a5da:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 800a5dc:	68ba      	ldr	r2, [r7, #8]
 800a5de:	68fb      	ldr	r3, [r7, #12]
 800a5e0:	1ad3      	subs	r3, r2, r3
 800a5e2:	4a1f      	ldr	r2, [pc, #124]	; (800a660 <prvHeapInit+0xac>)
 800a5e4:	4413      	add	r3, r2
 800a5e6:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 800a5e8:	68fb      	ldr	r3, [r7, #12]
 800a5ea:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 800a5ec:	4a1d      	ldr	r2, [pc, #116]	; (800a664 <prvHeapInit+0xb0>)
 800a5ee:	687b      	ldr	r3, [r7, #4]
 800a5f0:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 800a5f2:	4b1c      	ldr	r3, [pc, #112]	; (800a664 <prvHeapInit+0xb0>)
 800a5f4:	2200      	movs	r2, #0
 800a5f6:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 800a5f8:	687b      	ldr	r3, [r7, #4]
 800a5fa:	68ba      	ldr	r2, [r7, #8]
 800a5fc:	4413      	add	r3, r2
 800a5fe:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 800a600:	2208      	movs	r2, #8
 800a602:	68fb      	ldr	r3, [r7, #12]
 800a604:	1a9b      	subs	r3, r3, r2
 800a606:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800a608:	68fb      	ldr	r3, [r7, #12]
 800a60a:	f023 0307 	bic.w	r3, r3, #7
 800a60e:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 800a610:	68fb      	ldr	r3, [r7, #12]
 800a612:	4a15      	ldr	r2, [pc, #84]	; (800a668 <prvHeapInit+0xb4>)
 800a614:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 800a616:	4b14      	ldr	r3, [pc, #80]	; (800a668 <prvHeapInit+0xb4>)
 800a618:	681b      	ldr	r3, [r3, #0]
 800a61a:	2200      	movs	r2, #0
 800a61c:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 800a61e:	4b12      	ldr	r3, [pc, #72]	; (800a668 <prvHeapInit+0xb4>)
 800a620:	681b      	ldr	r3, [r3, #0]
 800a622:	2200      	movs	r2, #0
 800a624:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 800a626:	687b      	ldr	r3, [r7, #4]
 800a628:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 800a62a:	683b      	ldr	r3, [r7, #0]
 800a62c:	68fa      	ldr	r2, [r7, #12]
 800a62e:	1ad2      	subs	r2, r2, r3
 800a630:	683b      	ldr	r3, [r7, #0]
 800a632:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 800a634:	4b0c      	ldr	r3, [pc, #48]	; (800a668 <prvHeapInit+0xb4>)
 800a636:	681a      	ldr	r2, [r3, #0]
 800a638:	683b      	ldr	r3, [r7, #0]
 800a63a:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800a63c:	683b      	ldr	r3, [r7, #0]
 800a63e:	685b      	ldr	r3, [r3, #4]
 800a640:	4a0a      	ldr	r2, [pc, #40]	; (800a66c <prvHeapInit+0xb8>)
 800a642:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800a644:	683b      	ldr	r3, [r7, #0]
 800a646:	685b      	ldr	r3, [r3, #4]
 800a648:	4a09      	ldr	r2, [pc, #36]	; (800a670 <prvHeapInit+0xbc>)
 800a64a:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 800a64c:	4b09      	ldr	r3, [pc, #36]	; (800a674 <prvHeapInit+0xc0>)
 800a64e:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 800a652:	601a      	str	r2, [r3, #0]
}
 800a654:	bf00      	nop
 800a656:	3714      	adds	r7, #20
 800a658:	46bd      	mov	sp, r7
 800a65a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a65e:	4770      	bx	lr
 800a660:	20001010 	.word	0x20001010
 800a664:	20004c10 	.word	0x20004c10
 800a668:	20004c18 	.word	0x20004c18
 800a66c:	20004c20 	.word	0x20004c20
 800a670:	20004c1c 	.word	0x20004c1c
 800a674:	20004c24 	.word	0x20004c24

0800a678 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 800a678:	b480      	push	{r7}
 800a67a:	b085      	sub	sp, #20
 800a67c:	af00      	add	r7, sp, #0
 800a67e:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 800a680:	4b28      	ldr	r3, [pc, #160]	; (800a724 <prvInsertBlockIntoFreeList+0xac>)
 800a682:	60fb      	str	r3, [r7, #12]
 800a684:	e002      	b.n	800a68c <prvInsertBlockIntoFreeList+0x14>
 800a686:	68fb      	ldr	r3, [r7, #12]
 800a688:	681b      	ldr	r3, [r3, #0]
 800a68a:	60fb      	str	r3, [r7, #12]
 800a68c:	68fb      	ldr	r3, [r7, #12]
 800a68e:	681b      	ldr	r3, [r3, #0]
 800a690:	687a      	ldr	r2, [r7, #4]
 800a692:	429a      	cmp	r2, r3
 800a694:	d8f7      	bhi.n	800a686 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 800a696:	68fb      	ldr	r3, [r7, #12]
 800a698:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 800a69a:	68fb      	ldr	r3, [r7, #12]
 800a69c:	685b      	ldr	r3, [r3, #4]
 800a69e:	68ba      	ldr	r2, [r7, #8]
 800a6a0:	4413      	add	r3, r2
 800a6a2:	687a      	ldr	r2, [r7, #4]
 800a6a4:	429a      	cmp	r2, r3
 800a6a6:	d108      	bne.n	800a6ba <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 800a6a8:	68fb      	ldr	r3, [r7, #12]
 800a6aa:	685a      	ldr	r2, [r3, #4]
 800a6ac:	687b      	ldr	r3, [r7, #4]
 800a6ae:	685b      	ldr	r3, [r3, #4]
 800a6b0:	441a      	add	r2, r3
 800a6b2:	68fb      	ldr	r3, [r7, #12]
 800a6b4:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 800a6b6:	68fb      	ldr	r3, [r7, #12]
 800a6b8:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 800a6ba:	687b      	ldr	r3, [r7, #4]
 800a6bc:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 800a6be:	687b      	ldr	r3, [r7, #4]
 800a6c0:	685b      	ldr	r3, [r3, #4]
 800a6c2:	68ba      	ldr	r2, [r7, #8]
 800a6c4:	441a      	add	r2, r3
 800a6c6:	68fb      	ldr	r3, [r7, #12]
 800a6c8:	681b      	ldr	r3, [r3, #0]
 800a6ca:	429a      	cmp	r2, r3
 800a6cc:	d118      	bne.n	800a700 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 800a6ce:	68fb      	ldr	r3, [r7, #12]
 800a6d0:	681a      	ldr	r2, [r3, #0]
 800a6d2:	4b15      	ldr	r3, [pc, #84]	; (800a728 <prvInsertBlockIntoFreeList+0xb0>)
 800a6d4:	681b      	ldr	r3, [r3, #0]
 800a6d6:	429a      	cmp	r2, r3
 800a6d8:	d00d      	beq.n	800a6f6 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 800a6da:	687b      	ldr	r3, [r7, #4]
 800a6dc:	685a      	ldr	r2, [r3, #4]
 800a6de:	68fb      	ldr	r3, [r7, #12]
 800a6e0:	681b      	ldr	r3, [r3, #0]
 800a6e2:	685b      	ldr	r3, [r3, #4]
 800a6e4:	441a      	add	r2, r3
 800a6e6:	687b      	ldr	r3, [r7, #4]
 800a6e8:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 800a6ea:	68fb      	ldr	r3, [r7, #12]
 800a6ec:	681b      	ldr	r3, [r3, #0]
 800a6ee:	681a      	ldr	r2, [r3, #0]
 800a6f0:	687b      	ldr	r3, [r7, #4]
 800a6f2:	601a      	str	r2, [r3, #0]
 800a6f4:	e008      	b.n	800a708 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 800a6f6:	4b0c      	ldr	r3, [pc, #48]	; (800a728 <prvInsertBlockIntoFreeList+0xb0>)
 800a6f8:	681a      	ldr	r2, [r3, #0]
 800a6fa:	687b      	ldr	r3, [r7, #4]
 800a6fc:	601a      	str	r2, [r3, #0]
 800a6fe:	e003      	b.n	800a708 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 800a700:	68fb      	ldr	r3, [r7, #12]
 800a702:	681a      	ldr	r2, [r3, #0]
 800a704:	687b      	ldr	r3, [r7, #4]
 800a706:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 800a708:	68fa      	ldr	r2, [r7, #12]
 800a70a:	687b      	ldr	r3, [r7, #4]
 800a70c:	429a      	cmp	r2, r3
 800a70e:	d002      	beq.n	800a716 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 800a710:	68fb      	ldr	r3, [r7, #12]
 800a712:	687a      	ldr	r2, [r7, #4]
 800a714:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800a716:	bf00      	nop
 800a718:	3714      	adds	r7, #20
 800a71a:	46bd      	mov	sp, r7
 800a71c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a720:	4770      	bx	lr
 800a722:	bf00      	nop
 800a724:	20004c10 	.word	0x20004c10
 800a728:	20004c18 	.word	0x20004c18

0800a72c <disk_status>:
  * @retval DSTATUS: Operation status
  */
DSTATUS disk_status (
	BYTE pdrv		/* Physical drive number to identify the drive */
)
{
 800a72c:	b580      	push	{r7, lr}
 800a72e:	b084      	sub	sp, #16
 800a730:	af00      	add	r7, sp, #0
 800a732:	4603      	mov	r3, r0
 800a734:	71fb      	strb	r3, [r7, #7]
  DSTATUS stat;

  stat = disk.drv[pdrv]->disk_status(disk.lun[pdrv]);
 800a736:	79fb      	ldrb	r3, [r7, #7]
 800a738:	4a08      	ldr	r2, [pc, #32]	; (800a75c <disk_status+0x30>)
 800a73a:	009b      	lsls	r3, r3, #2
 800a73c:	4413      	add	r3, r2
 800a73e:	685b      	ldr	r3, [r3, #4]
 800a740:	685b      	ldr	r3, [r3, #4]
 800a742:	79fa      	ldrb	r2, [r7, #7]
 800a744:	4905      	ldr	r1, [pc, #20]	; (800a75c <disk_status+0x30>)
 800a746:	440a      	add	r2, r1
 800a748:	7b12      	ldrb	r2, [r2, #12]
 800a74a:	4610      	mov	r0, r2
 800a74c:	4798      	blx	r3
 800a74e:	4603      	mov	r3, r0
 800a750:	73fb      	strb	r3, [r7, #15]
  return stat;
 800a752:	7bfb      	ldrb	r3, [r7, #15]
}
 800a754:	4618      	mov	r0, r3
 800a756:	3710      	adds	r7, #16
 800a758:	46bd      	mov	sp, r7
 800a75a:	bd80      	pop	{r7, pc}
 800a75c:	20004c54 	.word	0x20004c54

0800a760 <disk_initialize>:
  * @retval DSTATUS: Operation status
  */
DSTATUS disk_initialize (
	BYTE pdrv				/* Physical drive nmuber to identify the drive */
)
{
 800a760:	b580      	push	{r7, lr}
 800a762:	b084      	sub	sp, #16
 800a764:	af00      	add	r7, sp, #0
 800a766:	4603      	mov	r3, r0
 800a768:	71fb      	strb	r3, [r7, #7]
  DSTATUS stat = RES_OK;
 800a76a:	2300      	movs	r3, #0
 800a76c:	73fb      	strb	r3, [r7, #15]

  if(disk.is_initialized[pdrv] == 0)
 800a76e:	79fb      	ldrb	r3, [r7, #7]
 800a770:	4a0d      	ldr	r2, [pc, #52]	; (800a7a8 <disk_initialize+0x48>)
 800a772:	5cd3      	ldrb	r3, [r2, r3]
 800a774:	2b00      	cmp	r3, #0
 800a776:	d111      	bne.n	800a79c <disk_initialize+0x3c>
  {
    disk.is_initialized[pdrv] = 1;
 800a778:	79fb      	ldrb	r3, [r7, #7]
 800a77a:	4a0b      	ldr	r2, [pc, #44]	; (800a7a8 <disk_initialize+0x48>)
 800a77c:	2101      	movs	r1, #1
 800a77e:	54d1      	strb	r1, [r2, r3]
    stat = disk.drv[pdrv]->disk_initialize(disk.lun[pdrv]);
 800a780:	79fb      	ldrb	r3, [r7, #7]
 800a782:	4a09      	ldr	r2, [pc, #36]	; (800a7a8 <disk_initialize+0x48>)
 800a784:	009b      	lsls	r3, r3, #2
 800a786:	4413      	add	r3, r2
 800a788:	685b      	ldr	r3, [r3, #4]
 800a78a:	681b      	ldr	r3, [r3, #0]
 800a78c:	79fa      	ldrb	r2, [r7, #7]
 800a78e:	4906      	ldr	r1, [pc, #24]	; (800a7a8 <disk_initialize+0x48>)
 800a790:	440a      	add	r2, r1
 800a792:	7b12      	ldrb	r2, [r2, #12]
 800a794:	4610      	mov	r0, r2
 800a796:	4798      	blx	r3
 800a798:	4603      	mov	r3, r0
 800a79a:	73fb      	strb	r3, [r7, #15]
  }
  return stat;
 800a79c:	7bfb      	ldrb	r3, [r7, #15]
}
 800a79e:	4618      	mov	r0, r3
 800a7a0:	3710      	adds	r7, #16
 800a7a2:	46bd      	mov	sp, r7
 800a7a4:	bd80      	pop	{r7, pc}
 800a7a6:	bf00      	nop
 800a7a8:	20004c54 	.word	0x20004c54

0800a7ac <disk_read>:
	BYTE pdrv,		/* Physical drive nmuber to identify the drive */
	BYTE *buff,		/* Data buffer to store read data */
	DWORD sector,	        /* Sector address in LBA */
	UINT count		/* Number of sectors to read */
)
{
 800a7ac:	b590      	push	{r4, r7, lr}
 800a7ae:	b087      	sub	sp, #28
 800a7b0:	af00      	add	r7, sp, #0
 800a7b2:	60b9      	str	r1, [r7, #8]
 800a7b4:	607a      	str	r2, [r7, #4]
 800a7b6:	603b      	str	r3, [r7, #0]
 800a7b8:	4603      	mov	r3, r0
 800a7ba:	73fb      	strb	r3, [r7, #15]
  DRESULT res;

  res = disk.drv[pdrv]->disk_read(disk.lun[pdrv], buff, sector, count);
 800a7bc:	7bfb      	ldrb	r3, [r7, #15]
 800a7be:	4a0a      	ldr	r2, [pc, #40]	; (800a7e8 <disk_read+0x3c>)
 800a7c0:	009b      	lsls	r3, r3, #2
 800a7c2:	4413      	add	r3, r2
 800a7c4:	685b      	ldr	r3, [r3, #4]
 800a7c6:	689c      	ldr	r4, [r3, #8]
 800a7c8:	7bfb      	ldrb	r3, [r7, #15]
 800a7ca:	4a07      	ldr	r2, [pc, #28]	; (800a7e8 <disk_read+0x3c>)
 800a7cc:	4413      	add	r3, r2
 800a7ce:	7b18      	ldrb	r0, [r3, #12]
 800a7d0:	683b      	ldr	r3, [r7, #0]
 800a7d2:	687a      	ldr	r2, [r7, #4]
 800a7d4:	68b9      	ldr	r1, [r7, #8]
 800a7d6:	47a0      	blx	r4
 800a7d8:	4603      	mov	r3, r0
 800a7da:	75fb      	strb	r3, [r7, #23]
  return res;
 800a7dc:	7dfb      	ldrb	r3, [r7, #23]
}
 800a7de:	4618      	mov	r0, r3
 800a7e0:	371c      	adds	r7, #28
 800a7e2:	46bd      	mov	sp, r7
 800a7e4:	bd90      	pop	{r4, r7, pc}
 800a7e6:	bf00      	nop
 800a7e8:	20004c54 	.word	0x20004c54

0800a7ec <disk_write>:
	BYTE pdrv,		/* Physical drive nmuber to identify the drive */
	const BYTE *buff,	/* Data to be written */
	DWORD sector,		/* Sector address in LBA */
	UINT count        	/* Number of sectors to write */
)
{
 800a7ec:	b590      	push	{r4, r7, lr}
 800a7ee:	b087      	sub	sp, #28
 800a7f0:	af00      	add	r7, sp, #0
 800a7f2:	60b9      	str	r1, [r7, #8]
 800a7f4:	607a      	str	r2, [r7, #4]
 800a7f6:	603b      	str	r3, [r7, #0]
 800a7f8:	4603      	mov	r3, r0
 800a7fa:	73fb      	strb	r3, [r7, #15]
  DRESULT res;

  res = disk.drv[pdrv]->disk_write(disk.lun[pdrv], buff, sector, count);
 800a7fc:	7bfb      	ldrb	r3, [r7, #15]
 800a7fe:	4a0a      	ldr	r2, [pc, #40]	; (800a828 <disk_write+0x3c>)
 800a800:	009b      	lsls	r3, r3, #2
 800a802:	4413      	add	r3, r2
 800a804:	685b      	ldr	r3, [r3, #4]
 800a806:	68dc      	ldr	r4, [r3, #12]
 800a808:	7bfb      	ldrb	r3, [r7, #15]
 800a80a:	4a07      	ldr	r2, [pc, #28]	; (800a828 <disk_write+0x3c>)
 800a80c:	4413      	add	r3, r2
 800a80e:	7b18      	ldrb	r0, [r3, #12]
 800a810:	683b      	ldr	r3, [r7, #0]
 800a812:	687a      	ldr	r2, [r7, #4]
 800a814:	68b9      	ldr	r1, [r7, #8]
 800a816:	47a0      	blx	r4
 800a818:	4603      	mov	r3, r0
 800a81a:	75fb      	strb	r3, [r7, #23]
  return res;
 800a81c:	7dfb      	ldrb	r3, [r7, #23]
}
 800a81e:	4618      	mov	r0, r3
 800a820:	371c      	adds	r7, #28
 800a822:	46bd      	mov	sp, r7
 800a824:	bd90      	pop	{r4, r7, pc}
 800a826:	bf00      	nop
 800a828:	20004c54 	.word	0x20004c54

0800a82c <disk_ioctl>:
DRESULT disk_ioctl (
	BYTE pdrv,		/* Physical drive nmuber (0..) */
	BYTE cmd,		/* Control code */
	void *buff		/* Buffer to send/receive control data */
)
{
 800a82c:	b580      	push	{r7, lr}
 800a82e:	b084      	sub	sp, #16
 800a830:	af00      	add	r7, sp, #0
 800a832:	4603      	mov	r3, r0
 800a834:	603a      	str	r2, [r7, #0]
 800a836:	71fb      	strb	r3, [r7, #7]
 800a838:	460b      	mov	r3, r1
 800a83a:	71bb      	strb	r3, [r7, #6]
  DRESULT res;

  res = disk.drv[pdrv]->disk_ioctl(disk.lun[pdrv], cmd, buff);
 800a83c:	79fb      	ldrb	r3, [r7, #7]
 800a83e:	4a09      	ldr	r2, [pc, #36]	; (800a864 <disk_ioctl+0x38>)
 800a840:	009b      	lsls	r3, r3, #2
 800a842:	4413      	add	r3, r2
 800a844:	685b      	ldr	r3, [r3, #4]
 800a846:	691b      	ldr	r3, [r3, #16]
 800a848:	79fa      	ldrb	r2, [r7, #7]
 800a84a:	4906      	ldr	r1, [pc, #24]	; (800a864 <disk_ioctl+0x38>)
 800a84c:	440a      	add	r2, r1
 800a84e:	7b10      	ldrb	r0, [r2, #12]
 800a850:	79b9      	ldrb	r1, [r7, #6]
 800a852:	683a      	ldr	r2, [r7, #0]
 800a854:	4798      	blx	r3
 800a856:	4603      	mov	r3, r0
 800a858:	73fb      	strb	r3, [r7, #15]
  return res;
 800a85a:	7bfb      	ldrb	r3, [r7, #15]
}
 800a85c:	4618      	mov	r0, r3
 800a85e:	3710      	adds	r7, #16
 800a860:	46bd      	mov	sp, r7
 800a862:	bd80      	pop	{r7, pc}
 800a864:	20004c54 	.word	0x20004c54

0800a868 <get_fattime>:
  * @brief  Gets Time from RTC
  * @param  None
  * @retval Time in DWORD
  */
__weak DWORD get_fattime (void)
{
 800a868:	b480      	push	{r7}
 800a86a:	af00      	add	r7, sp, #0
  return 0;
 800a86c:	2300      	movs	r3, #0
}
 800a86e:	4618      	mov	r0, r3
 800a870:	46bd      	mov	sp, r7
 800a872:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a876:	4770      	bx	lr

0800a878 <ld_word>:
/* Load/Store multi-byte word in the FAT structure                       */
/*-----------------------------------------------------------------------*/

static
WORD ld_word (const BYTE* ptr)	/*	 Load a 2-byte little-endian word */
{
 800a878:	b480      	push	{r7}
 800a87a:	b085      	sub	sp, #20
 800a87c:	af00      	add	r7, sp, #0
 800a87e:	6078      	str	r0, [r7, #4]
	WORD rv;

	rv = ptr[1];
 800a880:	687b      	ldr	r3, [r7, #4]
 800a882:	3301      	adds	r3, #1
 800a884:	781b      	ldrb	r3, [r3, #0]
 800a886:	81fb      	strh	r3, [r7, #14]
	rv = rv << 8 | ptr[0];
 800a888:	89fb      	ldrh	r3, [r7, #14]
 800a88a:	021b      	lsls	r3, r3, #8
 800a88c:	b21a      	sxth	r2, r3
 800a88e:	687b      	ldr	r3, [r7, #4]
 800a890:	781b      	ldrb	r3, [r3, #0]
 800a892:	b21b      	sxth	r3, r3
 800a894:	4313      	orrs	r3, r2
 800a896:	b21b      	sxth	r3, r3
 800a898:	81fb      	strh	r3, [r7, #14]
	return rv;
 800a89a:	89fb      	ldrh	r3, [r7, #14]
}
 800a89c:	4618      	mov	r0, r3
 800a89e:	3714      	adds	r7, #20
 800a8a0:	46bd      	mov	sp, r7
 800a8a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a8a6:	4770      	bx	lr

0800a8a8 <ld_dword>:

static
DWORD ld_dword (const BYTE* ptr)	/* Load a 4-byte little-endian word */
{
 800a8a8:	b480      	push	{r7}
 800a8aa:	b085      	sub	sp, #20
 800a8ac:	af00      	add	r7, sp, #0
 800a8ae:	6078      	str	r0, [r7, #4]
	DWORD rv;

	rv = ptr[3];
 800a8b0:	687b      	ldr	r3, [r7, #4]
 800a8b2:	3303      	adds	r3, #3
 800a8b4:	781b      	ldrb	r3, [r3, #0]
 800a8b6:	60fb      	str	r3, [r7, #12]
	rv = rv << 8 | ptr[2];
 800a8b8:	68fb      	ldr	r3, [r7, #12]
 800a8ba:	021b      	lsls	r3, r3, #8
 800a8bc:	687a      	ldr	r2, [r7, #4]
 800a8be:	3202      	adds	r2, #2
 800a8c0:	7812      	ldrb	r2, [r2, #0]
 800a8c2:	4313      	orrs	r3, r2
 800a8c4:	60fb      	str	r3, [r7, #12]
	rv = rv << 8 | ptr[1];
 800a8c6:	68fb      	ldr	r3, [r7, #12]
 800a8c8:	021b      	lsls	r3, r3, #8
 800a8ca:	687a      	ldr	r2, [r7, #4]
 800a8cc:	3201      	adds	r2, #1
 800a8ce:	7812      	ldrb	r2, [r2, #0]
 800a8d0:	4313      	orrs	r3, r2
 800a8d2:	60fb      	str	r3, [r7, #12]
	rv = rv << 8 | ptr[0];
 800a8d4:	68fb      	ldr	r3, [r7, #12]
 800a8d6:	021b      	lsls	r3, r3, #8
 800a8d8:	687a      	ldr	r2, [r7, #4]
 800a8da:	7812      	ldrb	r2, [r2, #0]
 800a8dc:	4313      	orrs	r3, r2
 800a8de:	60fb      	str	r3, [r7, #12]
	return rv;
 800a8e0:	68fb      	ldr	r3, [r7, #12]
}
 800a8e2:	4618      	mov	r0, r3
 800a8e4:	3714      	adds	r7, #20
 800a8e6:	46bd      	mov	sp, r7
 800a8e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a8ec:	4770      	bx	lr

0800a8ee <st_word>:
#endif

#if !_FS_READONLY
static
void st_word (BYTE* ptr, WORD val)	/* Store a 2-byte word in little-endian */
{
 800a8ee:	b480      	push	{r7}
 800a8f0:	b083      	sub	sp, #12
 800a8f2:	af00      	add	r7, sp, #0
 800a8f4:	6078      	str	r0, [r7, #4]
 800a8f6:	460b      	mov	r3, r1
 800a8f8:	807b      	strh	r3, [r7, #2]
	*ptr++ = (BYTE)val; val >>= 8;
 800a8fa:	687b      	ldr	r3, [r7, #4]
 800a8fc:	1c5a      	adds	r2, r3, #1
 800a8fe:	607a      	str	r2, [r7, #4]
 800a900:	887a      	ldrh	r2, [r7, #2]
 800a902:	b2d2      	uxtb	r2, r2
 800a904:	701a      	strb	r2, [r3, #0]
 800a906:	887b      	ldrh	r3, [r7, #2]
 800a908:	0a1b      	lsrs	r3, r3, #8
 800a90a:	807b      	strh	r3, [r7, #2]
	*ptr++ = (BYTE)val;
 800a90c:	687b      	ldr	r3, [r7, #4]
 800a90e:	1c5a      	adds	r2, r3, #1
 800a910:	607a      	str	r2, [r7, #4]
 800a912:	887a      	ldrh	r2, [r7, #2]
 800a914:	b2d2      	uxtb	r2, r2
 800a916:	701a      	strb	r2, [r3, #0]
}
 800a918:	bf00      	nop
 800a91a:	370c      	adds	r7, #12
 800a91c:	46bd      	mov	sp, r7
 800a91e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a922:	4770      	bx	lr

0800a924 <st_dword>:

static
void st_dword (BYTE* ptr, DWORD val)	/* Store a 4-byte word in little-endian */
{
 800a924:	b480      	push	{r7}
 800a926:	b083      	sub	sp, #12
 800a928:	af00      	add	r7, sp, #0
 800a92a:	6078      	str	r0, [r7, #4]
 800a92c:	6039      	str	r1, [r7, #0]
	*ptr++ = (BYTE)val; val >>= 8;
 800a92e:	687b      	ldr	r3, [r7, #4]
 800a930:	1c5a      	adds	r2, r3, #1
 800a932:	607a      	str	r2, [r7, #4]
 800a934:	683a      	ldr	r2, [r7, #0]
 800a936:	b2d2      	uxtb	r2, r2
 800a938:	701a      	strb	r2, [r3, #0]
 800a93a:	683b      	ldr	r3, [r7, #0]
 800a93c:	0a1b      	lsrs	r3, r3, #8
 800a93e:	603b      	str	r3, [r7, #0]
	*ptr++ = (BYTE)val; val >>= 8;
 800a940:	687b      	ldr	r3, [r7, #4]
 800a942:	1c5a      	adds	r2, r3, #1
 800a944:	607a      	str	r2, [r7, #4]
 800a946:	683a      	ldr	r2, [r7, #0]
 800a948:	b2d2      	uxtb	r2, r2
 800a94a:	701a      	strb	r2, [r3, #0]
 800a94c:	683b      	ldr	r3, [r7, #0]
 800a94e:	0a1b      	lsrs	r3, r3, #8
 800a950:	603b      	str	r3, [r7, #0]
	*ptr++ = (BYTE)val; val >>= 8;
 800a952:	687b      	ldr	r3, [r7, #4]
 800a954:	1c5a      	adds	r2, r3, #1
 800a956:	607a      	str	r2, [r7, #4]
 800a958:	683a      	ldr	r2, [r7, #0]
 800a95a:	b2d2      	uxtb	r2, r2
 800a95c:	701a      	strb	r2, [r3, #0]
 800a95e:	683b      	ldr	r3, [r7, #0]
 800a960:	0a1b      	lsrs	r3, r3, #8
 800a962:	603b      	str	r3, [r7, #0]
	*ptr++ = (BYTE)val;
 800a964:	687b      	ldr	r3, [r7, #4]
 800a966:	1c5a      	adds	r2, r3, #1
 800a968:	607a      	str	r2, [r7, #4]
 800a96a:	683a      	ldr	r2, [r7, #0]
 800a96c:	b2d2      	uxtb	r2, r2
 800a96e:	701a      	strb	r2, [r3, #0]
}
 800a970:	bf00      	nop
 800a972:	370c      	adds	r7, #12
 800a974:	46bd      	mov	sp, r7
 800a976:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a97a:	4770      	bx	lr

0800a97c <mem_cpy>:
/* String functions                                                      */
/*-----------------------------------------------------------------------*/

/* Copy memory to memory */
static
void mem_cpy (void* dst, const void* src, UINT cnt) {
 800a97c:	b480      	push	{r7}
 800a97e:	b087      	sub	sp, #28
 800a980:	af00      	add	r7, sp, #0
 800a982:	60f8      	str	r0, [r7, #12]
 800a984:	60b9      	str	r1, [r7, #8]
 800a986:	607a      	str	r2, [r7, #4]
	BYTE *d = (BYTE*)dst;
 800a988:	68fb      	ldr	r3, [r7, #12]
 800a98a:	617b      	str	r3, [r7, #20]
	const BYTE *s = (const BYTE*)src;
 800a98c:	68bb      	ldr	r3, [r7, #8]
 800a98e:	613b      	str	r3, [r7, #16]

	if (cnt) {
 800a990:	687b      	ldr	r3, [r7, #4]
 800a992:	2b00      	cmp	r3, #0
 800a994:	d00d      	beq.n	800a9b2 <mem_cpy+0x36>
		do {
			*d++ = *s++;
 800a996:	693a      	ldr	r2, [r7, #16]
 800a998:	1c53      	adds	r3, r2, #1
 800a99a:	613b      	str	r3, [r7, #16]
 800a99c:	697b      	ldr	r3, [r7, #20]
 800a99e:	1c59      	adds	r1, r3, #1
 800a9a0:	6179      	str	r1, [r7, #20]
 800a9a2:	7812      	ldrb	r2, [r2, #0]
 800a9a4:	701a      	strb	r2, [r3, #0]
		} while (--cnt);
 800a9a6:	687b      	ldr	r3, [r7, #4]
 800a9a8:	3b01      	subs	r3, #1
 800a9aa:	607b      	str	r3, [r7, #4]
 800a9ac:	687b      	ldr	r3, [r7, #4]
 800a9ae:	2b00      	cmp	r3, #0
 800a9b0:	d1f1      	bne.n	800a996 <mem_cpy+0x1a>
	}
}
 800a9b2:	bf00      	nop
 800a9b4:	371c      	adds	r7, #28
 800a9b6:	46bd      	mov	sp, r7
 800a9b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a9bc:	4770      	bx	lr

0800a9be <mem_set>:

/* Fill memory block */
static
void mem_set (void* dst, int val, UINT cnt) {
 800a9be:	b480      	push	{r7}
 800a9c0:	b087      	sub	sp, #28
 800a9c2:	af00      	add	r7, sp, #0
 800a9c4:	60f8      	str	r0, [r7, #12]
 800a9c6:	60b9      	str	r1, [r7, #8]
 800a9c8:	607a      	str	r2, [r7, #4]
	BYTE *d = (BYTE*)dst;
 800a9ca:	68fb      	ldr	r3, [r7, #12]
 800a9cc:	617b      	str	r3, [r7, #20]

	do {
		*d++ = (BYTE)val;
 800a9ce:	697b      	ldr	r3, [r7, #20]
 800a9d0:	1c5a      	adds	r2, r3, #1
 800a9d2:	617a      	str	r2, [r7, #20]
 800a9d4:	68ba      	ldr	r2, [r7, #8]
 800a9d6:	b2d2      	uxtb	r2, r2
 800a9d8:	701a      	strb	r2, [r3, #0]
	} while (--cnt);
 800a9da:	687b      	ldr	r3, [r7, #4]
 800a9dc:	3b01      	subs	r3, #1
 800a9de:	607b      	str	r3, [r7, #4]
 800a9e0:	687b      	ldr	r3, [r7, #4]
 800a9e2:	2b00      	cmp	r3, #0
 800a9e4:	d1f3      	bne.n	800a9ce <mem_set+0x10>
}
 800a9e6:	bf00      	nop
 800a9e8:	bf00      	nop
 800a9ea:	371c      	adds	r7, #28
 800a9ec:	46bd      	mov	sp, r7
 800a9ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a9f2:	4770      	bx	lr

0800a9f4 <mem_cmp>:

/* Compare memory block */
static
int mem_cmp (const void* dst, const void* src, UINT cnt) {	/* ZR:same, NZ:different */
 800a9f4:	b480      	push	{r7}
 800a9f6:	b089      	sub	sp, #36	; 0x24
 800a9f8:	af00      	add	r7, sp, #0
 800a9fa:	60f8      	str	r0, [r7, #12]
 800a9fc:	60b9      	str	r1, [r7, #8]
 800a9fe:	607a      	str	r2, [r7, #4]
	const BYTE *d = (const BYTE *)dst, *s = (const BYTE *)src;
 800aa00:	68fb      	ldr	r3, [r7, #12]
 800aa02:	61fb      	str	r3, [r7, #28]
 800aa04:	68bb      	ldr	r3, [r7, #8]
 800aa06:	61bb      	str	r3, [r7, #24]
	int r = 0;
 800aa08:	2300      	movs	r3, #0
 800aa0a:	617b      	str	r3, [r7, #20]

	do {
		r = *d++ - *s++;
 800aa0c:	69fb      	ldr	r3, [r7, #28]
 800aa0e:	1c5a      	adds	r2, r3, #1
 800aa10:	61fa      	str	r2, [r7, #28]
 800aa12:	781b      	ldrb	r3, [r3, #0]
 800aa14:	4619      	mov	r1, r3
 800aa16:	69bb      	ldr	r3, [r7, #24]
 800aa18:	1c5a      	adds	r2, r3, #1
 800aa1a:	61ba      	str	r2, [r7, #24]
 800aa1c:	781b      	ldrb	r3, [r3, #0]
 800aa1e:	1acb      	subs	r3, r1, r3
 800aa20:	617b      	str	r3, [r7, #20]
	} while (--cnt && r == 0);
 800aa22:	687b      	ldr	r3, [r7, #4]
 800aa24:	3b01      	subs	r3, #1
 800aa26:	607b      	str	r3, [r7, #4]
 800aa28:	687b      	ldr	r3, [r7, #4]
 800aa2a:	2b00      	cmp	r3, #0
 800aa2c:	d002      	beq.n	800aa34 <mem_cmp+0x40>
 800aa2e:	697b      	ldr	r3, [r7, #20]
 800aa30:	2b00      	cmp	r3, #0
 800aa32:	d0eb      	beq.n	800aa0c <mem_cmp+0x18>

	return r;
 800aa34:	697b      	ldr	r3, [r7, #20]
}
 800aa36:	4618      	mov	r0, r3
 800aa38:	3724      	adds	r7, #36	; 0x24
 800aa3a:	46bd      	mov	sp, r7
 800aa3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aa40:	4770      	bx	lr

0800aa42 <chk_chr>:

/* Check if chr is contained in the string */
static
int chk_chr (const char* str, int chr) {	/* NZ:contained, ZR:not contained */
 800aa42:	b480      	push	{r7}
 800aa44:	b083      	sub	sp, #12
 800aa46:	af00      	add	r7, sp, #0
 800aa48:	6078      	str	r0, [r7, #4]
 800aa4a:	6039      	str	r1, [r7, #0]
	while (*str && *str != chr) str++;
 800aa4c:	e002      	b.n	800aa54 <chk_chr+0x12>
 800aa4e:	687b      	ldr	r3, [r7, #4]
 800aa50:	3301      	adds	r3, #1
 800aa52:	607b      	str	r3, [r7, #4]
 800aa54:	687b      	ldr	r3, [r7, #4]
 800aa56:	781b      	ldrb	r3, [r3, #0]
 800aa58:	2b00      	cmp	r3, #0
 800aa5a:	d005      	beq.n	800aa68 <chk_chr+0x26>
 800aa5c:	687b      	ldr	r3, [r7, #4]
 800aa5e:	781b      	ldrb	r3, [r3, #0]
 800aa60:	461a      	mov	r2, r3
 800aa62:	683b      	ldr	r3, [r7, #0]
 800aa64:	4293      	cmp	r3, r2
 800aa66:	d1f2      	bne.n	800aa4e <chk_chr+0xc>
	return *str;
 800aa68:	687b      	ldr	r3, [r7, #4]
 800aa6a:	781b      	ldrb	r3, [r3, #0]
}
 800aa6c:	4618      	mov	r0, r3
 800aa6e:	370c      	adds	r7, #12
 800aa70:	46bd      	mov	sp, r7
 800aa72:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aa76:	4770      	bx	lr

0800aa78 <chk_lock>:
static
FRESULT chk_lock (	/* Check if the file can be accessed */
	DIR* dp,		/* Directory object pointing the file to be checked */
	int acc			/* Desired access type (0:Read, 1:Write, 2:Delete/Rename) */
)
{
 800aa78:	b480      	push	{r7}
 800aa7a:	b085      	sub	sp, #20
 800aa7c:	af00      	add	r7, sp, #0
 800aa7e:	6078      	str	r0, [r7, #4]
 800aa80:	6039      	str	r1, [r7, #0]
	UINT i, be;

	/* Search file semaphore table */
	for (i = be = 0; i < _FS_LOCK; i++) {
 800aa82:	2300      	movs	r3, #0
 800aa84:	60bb      	str	r3, [r7, #8]
 800aa86:	68bb      	ldr	r3, [r7, #8]
 800aa88:	60fb      	str	r3, [r7, #12]
 800aa8a:	e029      	b.n	800aae0 <chk_lock+0x68>
		if (Files[i].fs) {	/* Existing entry */
 800aa8c:	4a27      	ldr	r2, [pc, #156]	; (800ab2c <chk_lock+0xb4>)
 800aa8e:	68fb      	ldr	r3, [r7, #12]
 800aa90:	011b      	lsls	r3, r3, #4
 800aa92:	4413      	add	r3, r2
 800aa94:	681b      	ldr	r3, [r3, #0]
 800aa96:	2b00      	cmp	r3, #0
 800aa98:	d01d      	beq.n	800aad6 <chk_lock+0x5e>
			if (Files[i].fs == dp->obj.fs &&	 	/* Check if the object matched with an open object */
 800aa9a:	4a24      	ldr	r2, [pc, #144]	; (800ab2c <chk_lock+0xb4>)
 800aa9c:	68fb      	ldr	r3, [r7, #12]
 800aa9e:	011b      	lsls	r3, r3, #4
 800aaa0:	4413      	add	r3, r2
 800aaa2:	681a      	ldr	r2, [r3, #0]
 800aaa4:	687b      	ldr	r3, [r7, #4]
 800aaa6:	681b      	ldr	r3, [r3, #0]
 800aaa8:	429a      	cmp	r2, r3
 800aaaa:	d116      	bne.n	800aada <chk_lock+0x62>
				Files[i].clu == dp->obj.sclust &&
 800aaac:	4a1f      	ldr	r2, [pc, #124]	; (800ab2c <chk_lock+0xb4>)
 800aaae:	68fb      	ldr	r3, [r7, #12]
 800aab0:	011b      	lsls	r3, r3, #4
 800aab2:	4413      	add	r3, r2
 800aab4:	3304      	adds	r3, #4
 800aab6:	681a      	ldr	r2, [r3, #0]
 800aab8:	687b      	ldr	r3, [r7, #4]
 800aaba:	689b      	ldr	r3, [r3, #8]
			if (Files[i].fs == dp->obj.fs &&	 	/* Check if the object matched with an open object */
 800aabc:	429a      	cmp	r2, r3
 800aabe:	d10c      	bne.n	800aada <chk_lock+0x62>
				Files[i].ofs == dp->dptr) break;
 800aac0:	4a1a      	ldr	r2, [pc, #104]	; (800ab2c <chk_lock+0xb4>)
 800aac2:	68fb      	ldr	r3, [r7, #12]
 800aac4:	011b      	lsls	r3, r3, #4
 800aac6:	4413      	add	r3, r2
 800aac8:	3308      	adds	r3, #8
 800aaca:	681a      	ldr	r2, [r3, #0]
 800aacc:	687b      	ldr	r3, [r7, #4]
 800aace:	695b      	ldr	r3, [r3, #20]
				Files[i].clu == dp->obj.sclust &&
 800aad0:	429a      	cmp	r2, r3
 800aad2:	d102      	bne.n	800aada <chk_lock+0x62>
				Files[i].ofs == dp->dptr) break;
 800aad4:	e007      	b.n	800aae6 <chk_lock+0x6e>
		} else {			/* Blank entry */
			be = 1;
 800aad6:	2301      	movs	r3, #1
 800aad8:	60bb      	str	r3, [r7, #8]
	for (i = be = 0; i < _FS_LOCK; i++) {
 800aada:	68fb      	ldr	r3, [r7, #12]
 800aadc:	3301      	adds	r3, #1
 800aade:	60fb      	str	r3, [r7, #12]
 800aae0:	68fb      	ldr	r3, [r7, #12]
 800aae2:	2b01      	cmp	r3, #1
 800aae4:	d9d2      	bls.n	800aa8c <chk_lock+0x14>
		}
	}
	if (i == _FS_LOCK) {	/* The object is not opened */
 800aae6:	68fb      	ldr	r3, [r7, #12]
 800aae8:	2b02      	cmp	r3, #2
 800aaea:	d109      	bne.n	800ab00 <chk_lock+0x88>
		return (be || acc == 2) ? FR_OK : FR_TOO_MANY_OPEN_FILES;	/* Is there a blank entry for new object? */
 800aaec:	68bb      	ldr	r3, [r7, #8]
 800aaee:	2b00      	cmp	r3, #0
 800aaf0:	d102      	bne.n	800aaf8 <chk_lock+0x80>
 800aaf2:	683b      	ldr	r3, [r7, #0]
 800aaf4:	2b02      	cmp	r3, #2
 800aaf6:	d101      	bne.n	800aafc <chk_lock+0x84>
 800aaf8:	2300      	movs	r3, #0
 800aafa:	e010      	b.n	800ab1e <chk_lock+0xa6>
 800aafc:	2312      	movs	r3, #18
 800aafe:	e00e      	b.n	800ab1e <chk_lock+0xa6>
	}

	/* The object has been opened. Reject any open against writing file and all write mode open */
	return (acc || Files[i].ctr == 0x100) ? FR_LOCKED : FR_OK;
 800ab00:	683b      	ldr	r3, [r7, #0]
 800ab02:	2b00      	cmp	r3, #0
 800ab04:	d108      	bne.n	800ab18 <chk_lock+0xa0>
 800ab06:	4a09      	ldr	r2, [pc, #36]	; (800ab2c <chk_lock+0xb4>)
 800ab08:	68fb      	ldr	r3, [r7, #12]
 800ab0a:	011b      	lsls	r3, r3, #4
 800ab0c:	4413      	add	r3, r2
 800ab0e:	330c      	adds	r3, #12
 800ab10:	881b      	ldrh	r3, [r3, #0]
 800ab12:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800ab16:	d101      	bne.n	800ab1c <chk_lock+0xa4>
 800ab18:	2310      	movs	r3, #16
 800ab1a:	e000      	b.n	800ab1e <chk_lock+0xa6>
 800ab1c:	2300      	movs	r3, #0
}
 800ab1e:	4618      	mov	r0, r3
 800ab20:	3714      	adds	r7, #20
 800ab22:	46bd      	mov	sp, r7
 800ab24:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ab28:	4770      	bx	lr
 800ab2a:	bf00      	nop
 800ab2c:	20004c34 	.word	0x20004c34

0800ab30 <enq_lock>:


static
int enq_lock (void)	/* Check if an entry is available for a new object */
{
 800ab30:	b480      	push	{r7}
 800ab32:	b083      	sub	sp, #12
 800ab34:	af00      	add	r7, sp, #0
	UINT i;

	for (i = 0; i < _FS_LOCK && Files[i].fs; i++) ;
 800ab36:	2300      	movs	r3, #0
 800ab38:	607b      	str	r3, [r7, #4]
 800ab3a:	e002      	b.n	800ab42 <enq_lock+0x12>
 800ab3c:	687b      	ldr	r3, [r7, #4]
 800ab3e:	3301      	adds	r3, #1
 800ab40:	607b      	str	r3, [r7, #4]
 800ab42:	687b      	ldr	r3, [r7, #4]
 800ab44:	2b01      	cmp	r3, #1
 800ab46:	d806      	bhi.n	800ab56 <enq_lock+0x26>
 800ab48:	4a09      	ldr	r2, [pc, #36]	; (800ab70 <enq_lock+0x40>)
 800ab4a:	687b      	ldr	r3, [r7, #4]
 800ab4c:	011b      	lsls	r3, r3, #4
 800ab4e:	4413      	add	r3, r2
 800ab50:	681b      	ldr	r3, [r3, #0]
 800ab52:	2b00      	cmp	r3, #0
 800ab54:	d1f2      	bne.n	800ab3c <enq_lock+0xc>
	return (i == _FS_LOCK) ? 0 : 1;
 800ab56:	687b      	ldr	r3, [r7, #4]
 800ab58:	2b02      	cmp	r3, #2
 800ab5a:	bf14      	ite	ne
 800ab5c:	2301      	movne	r3, #1
 800ab5e:	2300      	moveq	r3, #0
 800ab60:	b2db      	uxtb	r3, r3
}
 800ab62:	4618      	mov	r0, r3
 800ab64:	370c      	adds	r7, #12
 800ab66:	46bd      	mov	sp, r7
 800ab68:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ab6c:	4770      	bx	lr
 800ab6e:	bf00      	nop
 800ab70:	20004c34 	.word	0x20004c34

0800ab74 <inc_lock>:
static
UINT inc_lock (	/* Increment object open counter and returns its index (0:Internal error) */
	DIR* dp,	/* Directory object pointing the file to register or increment */
	int acc		/* Desired access (0:Read, 1:Write, 2:Delete/Rename) */
)
{
 800ab74:	b480      	push	{r7}
 800ab76:	b085      	sub	sp, #20
 800ab78:	af00      	add	r7, sp, #0
 800ab7a:	6078      	str	r0, [r7, #4]
 800ab7c:	6039      	str	r1, [r7, #0]
	UINT i;


	for (i = 0; i < _FS_LOCK; i++) {	/* Find the object */
 800ab7e:	2300      	movs	r3, #0
 800ab80:	60fb      	str	r3, [r7, #12]
 800ab82:	e01f      	b.n	800abc4 <inc_lock+0x50>
		if (Files[i].fs == dp->obj.fs &&
 800ab84:	4a41      	ldr	r2, [pc, #260]	; (800ac8c <inc_lock+0x118>)
 800ab86:	68fb      	ldr	r3, [r7, #12]
 800ab88:	011b      	lsls	r3, r3, #4
 800ab8a:	4413      	add	r3, r2
 800ab8c:	681a      	ldr	r2, [r3, #0]
 800ab8e:	687b      	ldr	r3, [r7, #4]
 800ab90:	681b      	ldr	r3, [r3, #0]
 800ab92:	429a      	cmp	r2, r3
 800ab94:	d113      	bne.n	800abbe <inc_lock+0x4a>
			Files[i].clu == dp->obj.sclust &&
 800ab96:	4a3d      	ldr	r2, [pc, #244]	; (800ac8c <inc_lock+0x118>)
 800ab98:	68fb      	ldr	r3, [r7, #12]
 800ab9a:	011b      	lsls	r3, r3, #4
 800ab9c:	4413      	add	r3, r2
 800ab9e:	3304      	adds	r3, #4
 800aba0:	681a      	ldr	r2, [r3, #0]
 800aba2:	687b      	ldr	r3, [r7, #4]
 800aba4:	689b      	ldr	r3, [r3, #8]
		if (Files[i].fs == dp->obj.fs &&
 800aba6:	429a      	cmp	r2, r3
 800aba8:	d109      	bne.n	800abbe <inc_lock+0x4a>
			Files[i].ofs == dp->dptr) break;
 800abaa:	4a38      	ldr	r2, [pc, #224]	; (800ac8c <inc_lock+0x118>)
 800abac:	68fb      	ldr	r3, [r7, #12]
 800abae:	011b      	lsls	r3, r3, #4
 800abb0:	4413      	add	r3, r2
 800abb2:	3308      	adds	r3, #8
 800abb4:	681a      	ldr	r2, [r3, #0]
 800abb6:	687b      	ldr	r3, [r7, #4]
 800abb8:	695b      	ldr	r3, [r3, #20]
			Files[i].clu == dp->obj.sclust &&
 800abba:	429a      	cmp	r2, r3
 800abbc:	d006      	beq.n	800abcc <inc_lock+0x58>
	for (i = 0; i < _FS_LOCK; i++) {	/* Find the object */
 800abbe:	68fb      	ldr	r3, [r7, #12]
 800abc0:	3301      	adds	r3, #1
 800abc2:	60fb      	str	r3, [r7, #12]
 800abc4:	68fb      	ldr	r3, [r7, #12]
 800abc6:	2b01      	cmp	r3, #1
 800abc8:	d9dc      	bls.n	800ab84 <inc_lock+0x10>
 800abca:	e000      	b.n	800abce <inc_lock+0x5a>
			Files[i].ofs == dp->dptr) break;
 800abcc:	bf00      	nop
	}

	if (i == _FS_LOCK) {				/* Not opened. Register it as new. */
 800abce:	68fb      	ldr	r3, [r7, #12]
 800abd0:	2b02      	cmp	r3, #2
 800abd2:	d132      	bne.n	800ac3a <inc_lock+0xc6>
		for (i = 0; i < _FS_LOCK && Files[i].fs; i++) ;
 800abd4:	2300      	movs	r3, #0
 800abd6:	60fb      	str	r3, [r7, #12]
 800abd8:	e002      	b.n	800abe0 <inc_lock+0x6c>
 800abda:	68fb      	ldr	r3, [r7, #12]
 800abdc:	3301      	adds	r3, #1
 800abde:	60fb      	str	r3, [r7, #12]
 800abe0:	68fb      	ldr	r3, [r7, #12]
 800abe2:	2b01      	cmp	r3, #1
 800abe4:	d806      	bhi.n	800abf4 <inc_lock+0x80>
 800abe6:	4a29      	ldr	r2, [pc, #164]	; (800ac8c <inc_lock+0x118>)
 800abe8:	68fb      	ldr	r3, [r7, #12]
 800abea:	011b      	lsls	r3, r3, #4
 800abec:	4413      	add	r3, r2
 800abee:	681b      	ldr	r3, [r3, #0]
 800abf0:	2b00      	cmp	r3, #0
 800abf2:	d1f2      	bne.n	800abda <inc_lock+0x66>
		if (i == _FS_LOCK) return 0;	/* No free entry to register (int err) */
 800abf4:	68fb      	ldr	r3, [r7, #12]
 800abf6:	2b02      	cmp	r3, #2
 800abf8:	d101      	bne.n	800abfe <inc_lock+0x8a>
 800abfa:	2300      	movs	r3, #0
 800abfc:	e040      	b.n	800ac80 <inc_lock+0x10c>
		Files[i].fs = dp->obj.fs;
 800abfe:	687b      	ldr	r3, [r7, #4]
 800ac00:	681a      	ldr	r2, [r3, #0]
 800ac02:	4922      	ldr	r1, [pc, #136]	; (800ac8c <inc_lock+0x118>)
 800ac04:	68fb      	ldr	r3, [r7, #12]
 800ac06:	011b      	lsls	r3, r3, #4
 800ac08:	440b      	add	r3, r1
 800ac0a:	601a      	str	r2, [r3, #0]
		Files[i].clu = dp->obj.sclust;
 800ac0c:	687b      	ldr	r3, [r7, #4]
 800ac0e:	689a      	ldr	r2, [r3, #8]
 800ac10:	491e      	ldr	r1, [pc, #120]	; (800ac8c <inc_lock+0x118>)
 800ac12:	68fb      	ldr	r3, [r7, #12]
 800ac14:	011b      	lsls	r3, r3, #4
 800ac16:	440b      	add	r3, r1
 800ac18:	3304      	adds	r3, #4
 800ac1a:	601a      	str	r2, [r3, #0]
		Files[i].ofs = dp->dptr;
 800ac1c:	687b      	ldr	r3, [r7, #4]
 800ac1e:	695a      	ldr	r2, [r3, #20]
 800ac20:	491a      	ldr	r1, [pc, #104]	; (800ac8c <inc_lock+0x118>)
 800ac22:	68fb      	ldr	r3, [r7, #12]
 800ac24:	011b      	lsls	r3, r3, #4
 800ac26:	440b      	add	r3, r1
 800ac28:	3308      	adds	r3, #8
 800ac2a:	601a      	str	r2, [r3, #0]
		Files[i].ctr = 0;
 800ac2c:	4a17      	ldr	r2, [pc, #92]	; (800ac8c <inc_lock+0x118>)
 800ac2e:	68fb      	ldr	r3, [r7, #12]
 800ac30:	011b      	lsls	r3, r3, #4
 800ac32:	4413      	add	r3, r2
 800ac34:	330c      	adds	r3, #12
 800ac36:	2200      	movs	r2, #0
 800ac38:	801a      	strh	r2, [r3, #0]
	}

	if (acc && Files[i].ctr) return 0;	/* Access violation (int err) */
 800ac3a:	683b      	ldr	r3, [r7, #0]
 800ac3c:	2b00      	cmp	r3, #0
 800ac3e:	d009      	beq.n	800ac54 <inc_lock+0xe0>
 800ac40:	4a12      	ldr	r2, [pc, #72]	; (800ac8c <inc_lock+0x118>)
 800ac42:	68fb      	ldr	r3, [r7, #12]
 800ac44:	011b      	lsls	r3, r3, #4
 800ac46:	4413      	add	r3, r2
 800ac48:	330c      	adds	r3, #12
 800ac4a:	881b      	ldrh	r3, [r3, #0]
 800ac4c:	2b00      	cmp	r3, #0
 800ac4e:	d001      	beq.n	800ac54 <inc_lock+0xe0>
 800ac50:	2300      	movs	r3, #0
 800ac52:	e015      	b.n	800ac80 <inc_lock+0x10c>

	Files[i].ctr = acc ? 0x100 : Files[i].ctr + 1;	/* Set semaphore value */
 800ac54:	683b      	ldr	r3, [r7, #0]
 800ac56:	2b00      	cmp	r3, #0
 800ac58:	d108      	bne.n	800ac6c <inc_lock+0xf8>
 800ac5a:	4a0c      	ldr	r2, [pc, #48]	; (800ac8c <inc_lock+0x118>)
 800ac5c:	68fb      	ldr	r3, [r7, #12]
 800ac5e:	011b      	lsls	r3, r3, #4
 800ac60:	4413      	add	r3, r2
 800ac62:	330c      	adds	r3, #12
 800ac64:	881b      	ldrh	r3, [r3, #0]
 800ac66:	3301      	adds	r3, #1
 800ac68:	b29a      	uxth	r2, r3
 800ac6a:	e001      	b.n	800ac70 <inc_lock+0xfc>
 800ac6c:	f44f 7280 	mov.w	r2, #256	; 0x100
 800ac70:	4906      	ldr	r1, [pc, #24]	; (800ac8c <inc_lock+0x118>)
 800ac72:	68fb      	ldr	r3, [r7, #12]
 800ac74:	011b      	lsls	r3, r3, #4
 800ac76:	440b      	add	r3, r1
 800ac78:	330c      	adds	r3, #12
 800ac7a:	801a      	strh	r2, [r3, #0]

	return i + 1;
 800ac7c:	68fb      	ldr	r3, [r7, #12]
 800ac7e:	3301      	adds	r3, #1
}
 800ac80:	4618      	mov	r0, r3
 800ac82:	3714      	adds	r7, #20
 800ac84:	46bd      	mov	sp, r7
 800ac86:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ac8a:	4770      	bx	lr
 800ac8c:	20004c34 	.word	0x20004c34

0800ac90 <dec_lock>:

static
FRESULT dec_lock (	/* Decrement object open counter */
	UINT i			/* Semaphore index (1..) */
)
{
 800ac90:	b480      	push	{r7}
 800ac92:	b085      	sub	sp, #20
 800ac94:	af00      	add	r7, sp, #0
 800ac96:	6078      	str	r0, [r7, #4]
	WORD n;
	FRESULT res;


	if (--i < _FS_LOCK) {	/* Shift index number origin from 0 */
 800ac98:	687b      	ldr	r3, [r7, #4]
 800ac9a:	3b01      	subs	r3, #1
 800ac9c:	607b      	str	r3, [r7, #4]
 800ac9e:	687b      	ldr	r3, [r7, #4]
 800aca0:	2b01      	cmp	r3, #1
 800aca2:	d825      	bhi.n	800acf0 <dec_lock+0x60>
		n = Files[i].ctr;
 800aca4:	4a17      	ldr	r2, [pc, #92]	; (800ad04 <dec_lock+0x74>)
 800aca6:	687b      	ldr	r3, [r7, #4]
 800aca8:	011b      	lsls	r3, r3, #4
 800acaa:	4413      	add	r3, r2
 800acac:	330c      	adds	r3, #12
 800acae:	881b      	ldrh	r3, [r3, #0]
 800acb0:	81fb      	strh	r3, [r7, #14]
		if (n == 0x100) n = 0;		/* If write mode open, delete the entry */
 800acb2:	89fb      	ldrh	r3, [r7, #14]
 800acb4:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800acb8:	d101      	bne.n	800acbe <dec_lock+0x2e>
 800acba:	2300      	movs	r3, #0
 800acbc:	81fb      	strh	r3, [r7, #14]
		if (n > 0) n--;				/* Decrement read mode open count */
 800acbe:	89fb      	ldrh	r3, [r7, #14]
 800acc0:	2b00      	cmp	r3, #0
 800acc2:	d002      	beq.n	800acca <dec_lock+0x3a>
 800acc4:	89fb      	ldrh	r3, [r7, #14]
 800acc6:	3b01      	subs	r3, #1
 800acc8:	81fb      	strh	r3, [r7, #14]
		Files[i].ctr = n;
 800acca:	4a0e      	ldr	r2, [pc, #56]	; (800ad04 <dec_lock+0x74>)
 800accc:	687b      	ldr	r3, [r7, #4]
 800acce:	011b      	lsls	r3, r3, #4
 800acd0:	4413      	add	r3, r2
 800acd2:	330c      	adds	r3, #12
 800acd4:	89fa      	ldrh	r2, [r7, #14]
 800acd6:	801a      	strh	r2, [r3, #0]
		if (n == 0) Files[i].fs = 0;	/* Delete the entry if open count gets zero */
 800acd8:	89fb      	ldrh	r3, [r7, #14]
 800acda:	2b00      	cmp	r3, #0
 800acdc:	d105      	bne.n	800acea <dec_lock+0x5a>
 800acde:	4a09      	ldr	r2, [pc, #36]	; (800ad04 <dec_lock+0x74>)
 800ace0:	687b      	ldr	r3, [r7, #4]
 800ace2:	011b      	lsls	r3, r3, #4
 800ace4:	4413      	add	r3, r2
 800ace6:	2200      	movs	r2, #0
 800ace8:	601a      	str	r2, [r3, #0]
		res = FR_OK;
 800acea:	2300      	movs	r3, #0
 800acec:	737b      	strb	r3, [r7, #13]
 800acee:	e001      	b.n	800acf4 <dec_lock+0x64>
	} else {
		res = FR_INT_ERR;			/* Invalid index nunber */
 800acf0:	2302      	movs	r3, #2
 800acf2:	737b      	strb	r3, [r7, #13]
	}
	return res;
 800acf4:	7b7b      	ldrb	r3, [r7, #13]
}
 800acf6:	4618      	mov	r0, r3
 800acf8:	3714      	adds	r7, #20
 800acfa:	46bd      	mov	sp, r7
 800acfc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ad00:	4770      	bx	lr
 800ad02:	bf00      	nop
 800ad04:	20004c34 	.word	0x20004c34

0800ad08 <clear_lock>:

static
void clear_lock (	/* Clear lock entries of the volume */
	FATFS *fs
)
{
 800ad08:	b480      	push	{r7}
 800ad0a:	b085      	sub	sp, #20
 800ad0c:	af00      	add	r7, sp, #0
 800ad0e:	6078      	str	r0, [r7, #4]
	UINT i;

	for (i = 0; i < _FS_LOCK; i++) {
 800ad10:	2300      	movs	r3, #0
 800ad12:	60fb      	str	r3, [r7, #12]
 800ad14:	e010      	b.n	800ad38 <clear_lock+0x30>
		if (Files[i].fs == fs) Files[i].fs = 0;
 800ad16:	4a0d      	ldr	r2, [pc, #52]	; (800ad4c <clear_lock+0x44>)
 800ad18:	68fb      	ldr	r3, [r7, #12]
 800ad1a:	011b      	lsls	r3, r3, #4
 800ad1c:	4413      	add	r3, r2
 800ad1e:	681b      	ldr	r3, [r3, #0]
 800ad20:	687a      	ldr	r2, [r7, #4]
 800ad22:	429a      	cmp	r2, r3
 800ad24:	d105      	bne.n	800ad32 <clear_lock+0x2a>
 800ad26:	4a09      	ldr	r2, [pc, #36]	; (800ad4c <clear_lock+0x44>)
 800ad28:	68fb      	ldr	r3, [r7, #12]
 800ad2a:	011b      	lsls	r3, r3, #4
 800ad2c:	4413      	add	r3, r2
 800ad2e:	2200      	movs	r2, #0
 800ad30:	601a      	str	r2, [r3, #0]
	for (i = 0; i < _FS_LOCK; i++) {
 800ad32:	68fb      	ldr	r3, [r7, #12]
 800ad34:	3301      	adds	r3, #1
 800ad36:	60fb      	str	r3, [r7, #12]
 800ad38:	68fb      	ldr	r3, [r7, #12]
 800ad3a:	2b01      	cmp	r3, #1
 800ad3c:	d9eb      	bls.n	800ad16 <clear_lock+0xe>
	}
}
 800ad3e:	bf00      	nop
 800ad40:	bf00      	nop
 800ad42:	3714      	adds	r7, #20
 800ad44:	46bd      	mov	sp, r7
 800ad46:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ad4a:	4770      	bx	lr
 800ad4c:	20004c34 	.word	0x20004c34

0800ad50 <sync_window>:
#if !_FS_READONLY
static
FRESULT sync_window (	/* Returns FR_OK or FR_DISK_ERROR */
	FATFS* fs			/* File system object */
)
{
 800ad50:	b580      	push	{r7, lr}
 800ad52:	b086      	sub	sp, #24
 800ad54:	af00      	add	r7, sp, #0
 800ad56:	6078      	str	r0, [r7, #4]
	DWORD wsect;
	UINT nf;
	FRESULT res = FR_OK;
 800ad58:	2300      	movs	r3, #0
 800ad5a:	73fb      	strb	r3, [r7, #15]


	if (fs->wflag) {	/* Write back the sector if it is dirty */
 800ad5c:	687b      	ldr	r3, [r7, #4]
 800ad5e:	78db      	ldrb	r3, [r3, #3]
 800ad60:	2b00      	cmp	r3, #0
 800ad62:	d034      	beq.n	800adce <sync_window+0x7e>
		wsect = fs->winsect;	/* Current sector number */
 800ad64:	687b      	ldr	r3, [r7, #4]
 800ad66:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800ad68:	617b      	str	r3, [r7, #20]
		if (disk_write(fs->drv, fs->win, wsect, 1) != RES_OK) {
 800ad6a:	687b      	ldr	r3, [r7, #4]
 800ad6c:	7858      	ldrb	r0, [r3, #1]
 800ad6e:	687b      	ldr	r3, [r7, #4]
 800ad70:	f103 0130 	add.w	r1, r3, #48	; 0x30
 800ad74:	2301      	movs	r3, #1
 800ad76:	697a      	ldr	r2, [r7, #20]
 800ad78:	f7ff fd38 	bl	800a7ec <disk_write>
 800ad7c:	4603      	mov	r3, r0
 800ad7e:	2b00      	cmp	r3, #0
 800ad80:	d002      	beq.n	800ad88 <sync_window+0x38>
			res = FR_DISK_ERR;
 800ad82:	2301      	movs	r3, #1
 800ad84:	73fb      	strb	r3, [r7, #15]
 800ad86:	e022      	b.n	800adce <sync_window+0x7e>
		} else {
			fs->wflag = 0;
 800ad88:	687b      	ldr	r3, [r7, #4]
 800ad8a:	2200      	movs	r2, #0
 800ad8c:	70da      	strb	r2, [r3, #3]
			if (wsect - fs->fatbase < fs->fsize) {		/* Is it in the FAT area? */
 800ad8e:	687b      	ldr	r3, [r7, #4]
 800ad90:	6a1b      	ldr	r3, [r3, #32]
 800ad92:	697a      	ldr	r2, [r7, #20]
 800ad94:	1ad2      	subs	r2, r2, r3
 800ad96:	687b      	ldr	r3, [r7, #4]
 800ad98:	699b      	ldr	r3, [r3, #24]
 800ad9a:	429a      	cmp	r2, r3
 800ad9c:	d217      	bcs.n	800adce <sync_window+0x7e>
				for (nf = fs->n_fats; nf >= 2; nf--) {	/* Reflect the change to all FAT copies */
 800ad9e:	687b      	ldr	r3, [r7, #4]
 800ada0:	789b      	ldrb	r3, [r3, #2]
 800ada2:	613b      	str	r3, [r7, #16]
 800ada4:	e010      	b.n	800adc8 <sync_window+0x78>
					wsect += fs->fsize;
 800ada6:	687b      	ldr	r3, [r7, #4]
 800ada8:	699b      	ldr	r3, [r3, #24]
 800adaa:	697a      	ldr	r2, [r7, #20]
 800adac:	4413      	add	r3, r2
 800adae:	617b      	str	r3, [r7, #20]
					disk_write(fs->drv, fs->win, wsect, 1);
 800adb0:	687b      	ldr	r3, [r7, #4]
 800adb2:	7858      	ldrb	r0, [r3, #1]
 800adb4:	687b      	ldr	r3, [r7, #4]
 800adb6:	f103 0130 	add.w	r1, r3, #48	; 0x30
 800adba:	2301      	movs	r3, #1
 800adbc:	697a      	ldr	r2, [r7, #20]
 800adbe:	f7ff fd15 	bl	800a7ec <disk_write>
				for (nf = fs->n_fats; nf >= 2; nf--) {	/* Reflect the change to all FAT copies */
 800adc2:	693b      	ldr	r3, [r7, #16]
 800adc4:	3b01      	subs	r3, #1
 800adc6:	613b      	str	r3, [r7, #16]
 800adc8:	693b      	ldr	r3, [r7, #16]
 800adca:	2b01      	cmp	r3, #1
 800adcc:	d8eb      	bhi.n	800ada6 <sync_window+0x56>
				}
			}
		}
	}
	return res;
 800adce:	7bfb      	ldrb	r3, [r7, #15]
}
 800add0:	4618      	mov	r0, r3
 800add2:	3718      	adds	r7, #24
 800add4:	46bd      	mov	sp, r7
 800add6:	bd80      	pop	{r7, pc}

0800add8 <move_window>:
static
FRESULT move_window (	/* Returns FR_OK or FR_DISK_ERROR */
	FATFS* fs,			/* File system object */
	DWORD sector		/* Sector number to make appearance in the fs->win[] */
)
{
 800add8:	b580      	push	{r7, lr}
 800adda:	b084      	sub	sp, #16
 800addc:	af00      	add	r7, sp, #0
 800adde:	6078      	str	r0, [r7, #4]
 800ade0:	6039      	str	r1, [r7, #0]
	FRESULT res = FR_OK;
 800ade2:	2300      	movs	r3, #0
 800ade4:	73fb      	strb	r3, [r7, #15]


	if (sector != fs->winsect) {	/* Window offset changed? */
 800ade6:	687b      	ldr	r3, [r7, #4]
 800ade8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800adea:	683a      	ldr	r2, [r7, #0]
 800adec:	429a      	cmp	r2, r3
 800adee:	d01b      	beq.n	800ae28 <move_window+0x50>
#if !_FS_READONLY
		res = sync_window(fs);		/* Write-back changes */
 800adf0:	6878      	ldr	r0, [r7, #4]
 800adf2:	f7ff ffad 	bl	800ad50 <sync_window>
 800adf6:	4603      	mov	r3, r0
 800adf8:	73fb      	strb	r3, [r7, #15]
#endif
		if (res == FR_OK) {			/* Fill sector window with new data */
 800adfa:	7bfb      	ldrb	r3, [r7, #15]
 800adfc:	2b00      	cmp	r3, #0
 800adfe:	d113      	bne.n	800ae28 <move_window+0x50>
			if (disk_read(fs->drv, fs->win, sector, 1) != RES_OK) {
 800ae00:	687b      	ldr	r3, [r7, #4]
 800ae02:	7858      	ldrb	r0, [r3, #1]
 800ae04:	687b      	ldr	r3, [r7, #4]
 800ae06:	f103 0130 	add.w	r1, r3, #48	; 0x30
 800ae0a:	2301      	movs	r3, #1
 800ae0c:	683a      	ldr	r2, [r7, #0]
 800ae0e:	f7ff fccd 	bl	800a7ac <disk_read>
 800ae12:	4603      	mov	r3, r0
 800ae14:	2b00      	cmp	r3, #0
 800ae16:	d004      	beq.n	800ae22 <move_window+0x4a>
				sector = 0xFFFFFFFF;	/* Invalidate window if data is not reliable */
 800ae18:	f04f 33ff 	mov.w	r3, #4294967295
 800ae1c:	603b      	str	r3, [r7, #0]
				res = FR_DISK_ERR;
 800ae1e:	2301      	movs	r3, #1
 800ae20:	73fb      	strb	r3, [r7, #15]
			}
			fs->winsect = sector;
 800ae22:	687b      	ldr	r3, [r7, #4]
 800ae24:	683a      	ldr	r2, [r7, #0]
 800ae26:	62da      	str	r2, [r3, #44]	; 0x2c
		}
	}
	return res;
 800ae28:	7bfb      	ldrb	r3, [r7, #15]
}
 800ae2a:	4618      	mov	r0, r3
 800ae2c:	3710      	adds	r7, #16
 800ae2e:	46bd      	mov	sp, r7
 800ae30:	bd80      	pop	{r7, pc}
	...

0800ae34 <sync_fs>:

static
FRESULT sync_fs (	/* FR_OK:succeeded, !=0:error */
	FATFS* fs		/* File system object */
)
{
 800ae34:	b580      	push	{r7, lr}
 800ae36:	b084      	sub	sp, #16
 800ae38:	af00      	add	r7, sp, #0
 800ae3a:	6078      	str	r0, [r7, #4]
	FRESULT res;


	res = sync_window(fs);
 800ae3c:	6878      	ldr	r0, [r7, #4]
 800ae3e:	f7ff ff87 	bl	800ad50 <sync_window>
 800ae42:	4603      	mov	r3, r0
 800ae44:	73fb      	strb	r3, [r7, #15]
	if (res == FR_OK) {
 800ae46:	7bfb      	ldrb	r3, [r7, #15]
 800ae48:	2b00      	cmp	r3, #0
 800ae4a:	d158      	bne.n	800aefe <sync_fs+0xca>
		/* Update FSInfo sector if needed */
		if (fs->fs_type == FS_FAT32 && fs->fsi_flag == 1) {
 800ae4c:	687b      	ldr	r3, [r7, #4]
 800ae4e:	781b      	ldrb	r3, [r3, #0]
 800ae50:	2b03      	cmp	r3, #3
 800ae52:	d148      	bne.n	800aee6 <sync_fs+0xb2>
 800ae54:	687b      	ldr	r3, [r7, #4]
 800ae56:	791b      	ldrb	r3, [r3, #4]
 800ae58:	2b01      	cmp	r3, #1
 800ae5a:	d144      	bne.n	800aee6 <sync_fs+0xb2>
			/* Create FSInfo structure */
			mem_set(fs->win, 0, SS(fs));
 800ae5c:	687b      	ldr	r3, [r7, #4]
 800ae5e:	3330      	adds	r3, #48	; 0x30
 800ae60:	f44f 7200 	mov.w	r2, #512	; 0x200
 800ae64:	2100      	movs	r1, #0
 800ae66:	4618      	mov	r0, r3
 800ae68:	f7ff fda9 	bl	800a9be <mem_set>
			st_word(fs->win + BS_55AA, 0xAA55);
 800ae6c:	687b      	ldr	r3, [r7, #4]
 800ae6e:	3330      	adds	r3, #48	; 0x30
 800ae70:	f503 73ff 	add.w	r3, r3, #510	; 0x1fe
 800ae74:	f64a 2155 	movw	r1, #43605	; 0xaa55
 800ae78:	4618      	mov	r0, r3
 800ae7a:	f7ff fd38 	bl	800a8ee <st_word>
			st_dword(fs->win + FSI_LeadSig, 0x41615252);
 800ae7e:	687b      	ldr	r3, [r7, #4]
 800ae80:	3330      	adds	r3, #48	; 0x30
 800ae82:	4921      	ldr	r1, [pc, #132]	; (800af08 <sync_fs+0xd4>)
 800ae84:	4618      	mov	r0, r3
 800ae86:	f7ff fd4d 	bl	800a924 <st_dword>
			st_dword(fs->win + FSI_StrucSig, 0x61417272);
 800ae8a:	687b      	ldr	r3, [r7, #4]
 800ae8c:	3330      	adds	r3, #48	; 0x30
 800ae8e:	f503 73f2 	add.w	r3, r3, #484	; 0x1e4
 800ae92:	491e      	ldr	r1, [pc, #120]	; (800af0c <sync_fs+0xd8>)
 800ae94:	4618      	mov	r0, r3
 800ae96:	f7ff fd45 	bl	800a924 <st_dword>
			st_dword(fs->win + FSI_Free_Count, fs->free_clst);
 800ae9a:	687b      	ldr	r3, [r7, #4]
 800ae9c:	3330      	adds	r3, #48	; 0x30
 800ae9e:	f503 72f4 	add.w	r2, r3, #488	; 0x1e8
 800aea2:	687b      	ldr	r3, [r7, #4]
 800aea4:	691b      	ldr	r3, [r3, #16]
 800aea6:	4619      	mov	r1, r3
 800aea8:	4610      	mov	r0, r2
 800aeaa:	f7ff fd3b 	bl	800a924 <st_dword>
			st_dword(fs->win + FSI_Nxt_Free, fs->last_clst);
 800aeae:	687b      	ldr	r3, [r7, #4]
 800aeb0:	3330      	adds	r3, #48	; 0x30
 800aeb2:	f503 72f6 	add.w	r2, r3, #492	; 0x1ec
 800aeb6:	687b      	ldr	r3, [r7, #4]
 800aeb8:	68db      	ldr	r3, [r3, #12]
 800aeba:	4619      	mov	r1, r3
 800aebc:	4610      	mov	r0, r2
 800aebe:	f7ff fd31 	bl	800a924 <st_dword>
			/* Write it into the FSInfo sector */
			fs->winsect = fs->volbase + 1;
 800aec2:	687b      	ldr	r3, [r7, #4]
 800aec4:	69db      	ldr	r3, [r3, #28]
 800aec6:	1c5a      	adds	r2, r3, #1
 800aec8:	687b      	ldr	r3, [r7, #4]
 800aeca:	62da      	str	r2, [r3, #44]	; 0x2c
			disk_write(fs->drv, fs->win, fs->winsect, 1);
 800aecc:	687b      	ldr	r3, [r7, #4]
 800aece:	7858      	ldrb	r0, [r3, #1]
 800aed0:	687b      	ldr	r3, [r7, #4]
 800aed2:	f103 0130 	add.w	r1, r3, #48	; 0x30
 800aed6:	687b      	ldr	r3, [r7, #4]
 800aed8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800aeda:	2301      	movs	r3, #1
 800aedc:	f7ff fc86 	bl	800a7ec <disk_write>
			fs->fsi_flag = 0;
 800aee0:	687b      	ldr	r3, [r7, #4]
 800aee2:	2200      	movs	r2, #0
 800aee4:	711a      	strb	r2, [r3, #4]
		}
		/* Make sure that no pending write process in the physical drive */
		if (disk_ioctl(fs->drv, CTRL_SYNC, 0) != RES_OK) res = FR_DISK_ERR;
 800aee6:	687b      	ldr	r3, [r7, #4]
 800aee8:	785b      	ldrb	r3, [r3, #1]
 800aeea:	2200      	movs	r2, #0
 800aeec:	2100      	movs	r1, #0
 800aeee:	4618      	mov	r0, r3
 800aef0:	f7ff fc9c 	bl	800a82c <disk_ioctl>
 800aef4:	4603      	mov	r3, r0
 800aef6:	2b00      	cmp	r3, #0
 800aef8:	d001      	beq.n	800aefe <sync_fs+0xca>
 800aefa:	2301      	movs	r3, #1
 800aefc:	73fb      	strb	r3, [r7, #15]
	}

	return res;
 800aefe:	7bfb      	ldrb	r3, [r7, #15]
}
 800af00:	4618      	mov	r0, r3
 800af02:	3710      	adds	r7, #16
 800af04:	46bd      	mov	sp, r7
 800af06:	bd80      	pop	{r7, pc}
 800af08:	41615252 	.word	0x41615252
 800af0c:	61417272 	.word	0x61417272

0800af10 <clust2sect>:
static
DWORD clust2sect (	/* !=0:Sector number, 0:Failed (invalid cluster#) */
	FATFS* fs,		/* File system object */
	DWORD clst		/* Cluster# to be converted */
)
{
 800af10:	b480      	push	{r7}
 800af12:	b083      	sub	sp, #12
 800af14:	af00      	add	r7, sp, #0
 800af16:	6078      	str	r0, [r7, #4]
 800af18:	6039      	str	r1, [r7, #0]
	clst -= 2;
 800af1a:	683b      	ldr	r3, [r7, #0]
 800af1c:	3b02      	subs	r3, #2
 800af1e:	603b      	str	r3, [r7, #0]
	if (clst >= fs->n_fatent - 2) return 0;		/* Invalid cluster# */
 800af20:	687b      	ldr	r3, [r7, #4]
 800af22:	695b      	ldr	r3, [r3, #20]
 800af24:	3b02      	subs	r3, #2
 800af26:	683a      	ldr	r2, [r7, #0]
 800af28:	429a      	cmp	r2, r3
 800af2a:	d301      	bcc.n	800af30 <clust2sect+0x20>
 800af2c:	2300      	movs	r3, #0
 800af2e:	e008      	b.n	800af42 <clust2sect+0x32>
	return clst * fs->csize + fs->database;
 800af30:	687b      	ldr	r3, [r7, #4]
 800af32:	895b      	ldrh	r3, [r3, #10]
 800af34:	461a      	mov	r2, r3
 800af36:	683b      	ldr	r3, [r7, #0]
 800af38:	fb03 f202 	mul.w	r2, r3, r2
 800af3c:	687b      	ldr	r3, [r7, #4]
 800af3e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800af40:	4413      	add	r3, r2
}
 800af42:	4618      	mov	r0, r3
 800af44:	370c      	adds	r7, #12
 800af46:	46bd      	mov	sp, r7
 800af48:	f85d 7b04 	ldr.w	r7, [sp], #4
 800af4c:	4770      	bx	lr

0800af4e <get_fat>:
static
DWORD get_fat (	/* 0xFFFFFFFF:Disk error, 1:Internal error, 2..0x7FFFFFFF:Cluster status */
	_FDID* obj,	/* Corresponding object */
	DWORD clst	/* Cluster number to get the value */
)
{
 800af4e:	b580      	push	{r7, lr}
 800af50:	b086      	sub	sp, #24
 800af52:	af00      	add	r7, sp, #0
 800af54:	6078      	str	r0, [r7, #4]
 800af56:	6039      	str	r1, [r7, #0]
	UINT wc, bc;
	DWORD val;
	FATFS *fs = obj->fs;
 800af58:	687b      	ldr	r3, [r7, #4]
 800af5a:	681b      	ldr	r3, [r3, #0]
 800af5c:	613b      	str	r3, [r7, #16]


	if (clst < 2 || clst >= fs->n_fatent) {	/* Check if in valid range */
 800af5e:	683b      	ldr	r3, [r7, #0]
 800af60:	2b01      	cmp	r3, #1
 800af62:	d904      	bls.n	800af6e <get_fat+0x20>
 800af64:	693b      	ldr	r3, [r7, #16]
 800af66:	695b      	ldr	r3, [r3, #20]
 800af68:	683a      	ldr	r2, [r7, #0]
 800af6a:	429a      	cmp	r2, r3
 800af6c:	d302      	bcc.n	800af74 <get_fat+0x26>
		val = 1;	/* Internal error */
 800af6e:	2301      	movs	r3, #1
 800af70:	617b      	str	r3, [r7, #20]
 800af72:	e08f      	b.n	800b094 <get_fat+0x146>

	} else {
		val = 0xFFFFFFFF;	/* Default value falls on disk error */
 800af74:	f04f 33ff 	mov.w	r3, #4294967295
 800af78:	617b      	str	r3, [r7, #20]

		switch (fs->fs_type) {
 800af7a:	693b      	ldr	r3, [r7, #16]
 800af7c:	781b      	ldrb	r3, [r3, #0]
 800af7e:	2b03      	cmp	r3, #3
 800af80:	d062      	beq.n	800b048 <get_fat+0xfa>
 800af82:	2b03      	cmp	r3, #3
 800af84:	dc7c      	bgt.n	800b080 <get_fat+0x132>
 800af86:	2b01      	cmp	r3, #1
 800af88:	d002      	beq.n	800af90 <get_fat+0x42>
 800af8a:	2b02      	cmp	r3, #2
 800af8c:	d042      	beq.n	800b014 <get_fat+0xc6>
 800af8e:	e077      	b.n	800b080 <get_fat+0x132>
		case FS_FAT12 :
			bc = (UINT)clst; bc += bc / 2;
 800af90:	683b      	ldr	r3, [r7, #0]
 800af92:	60fb      	str	r3, [r7, #12]
 800af94:	68fb      	ldr	r3, [r7, #12]
 800af96:	085b      	lsrs	r3, r3, #1
 800af98:	68fa      	ldr	r2, [r7, #12]
 800af9a:	4413      	add	r3, r2
 800af9c:	60fb      	str	r3, [r7, #12]
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 800af9e:	693b      	ldr	r3, [r7, #16]
 800afa0:	6a1a      	ldr	r2, [r3, #32]
 800afa2:	68fb      	ldr	r3, [r7, #12]
 800afa4:	0a5b      	lsrs	r3, r3, #9
 800afa6:	4413      	add	r3, r2
 800afa8:	4619      	mov	r1, r3
 800afaa:	6938      	ldr	r0, [r7, #16]
 800afac:	f7ff ff14 	bl	800add8 <move_window>
 800afb0:	4603      	mov	r3, r0
 800afb2:	2b00      	cmp	r3, #0
 800afb4:	d167      	bne.n	800b086 <get_fat+0x138>
			wc = fs->win[bc++ % SS(fs)];
 800afb6:	68fb      	ldr	r3, [r7, #12]
 800afb8:	1c5a      	adds	r2, r3, #1
 800afba:	60fa      	str	r2, [r7, #12]
 800afbc:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800afc0:	693a      	ldr	r2, [r7, #16]
 800afc2:	4413      	add	r3, r2
 800afc4:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 800afc8:	60bb      	str	r3, [r7, #8]
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 800afca:	693b      	ldr	r3, [r7, #16]
 800afcc:	6a1a      	ldr	r2, [r3, #32]
 800afce:	68fb      	ldr	r3, [r7, #12]
 800afd0:	0a5b      	lsrs	r3, r3, #9
 800afd2:	4413      	add	r3, r2
 800afd4:	4619      	mov	r1, r3
 800afd6:	6938      	ldr	r0, [r7, #16]
 800afd8:	f7ff fefe 	bl	800add8 <move_window>
 800afdc:	4603      	mov	r3, r0
 800afde:	2b00      	cmp	r3, #0
 800afe0:	d153      	bne.n	800b08a <get_fat+0x13c>
			wc |= fs->win[bc % SS(fs)] << 8;
 800afe2:	68fb      	ldr	r3, [r7, #12]
 800afe4:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800afe8:	693a      	ldr	r2, [r7, #16]
 800afea:	4413      	add	r3, r2
 800afec:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 800aff0:	021b      	lsls	r3, r3, #8
 800aff2:	461a      	mov	r2, r3
 800aff4:	68bb      	ldr	r3, [r7, #8]
 800aff6:	4313      	orrs	r3, r2
 800aff8:	60bb      	str	r3, [r7, #8]
			val = (clst & 1) ? (wc >> 4) : (wc & 0xFFF);
 800affa:	683b      	ldr	r3, [r7, #0]
 800affc:	f003 0301 	and.w	r3, r3, #1
 800b000:	2b00      	cmp	r3, #0
 800b002:	d002      	beq.n	800b00a <get_fat+0xbc>
 800b004:	68bb      	ldr	r3, [r7, #8]
 800b006:	091b      	lsrs	r3, r3, #4
 800b008:	e002      	b.n	800b010 <get_fat+0xc2>
 800b00a:	68bb      	ldr	r3, [r7, #8]
 800b00c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800b010:	617b      	str	r3, [r7, #20]
			break;
 800b012:	e03f      	b.n	800b094 <get_fat+0x146>

		case FS_FAT16 :
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 2))) != FR_OK) break;
 800b014:	693b      	ldr	r3, [r7, #16]
 800b016:	6a1a      	ldr	r2, [r3, #32]
 800b018:	683b      	ldr	r3, [r7, #0]
 800b01a:	0a1b      	lsrs	r3, r3, #8
 800b01c:	4413      	add	r3, r2
 800b01e:	4619      	mov	r1, r3
 800b020:	6938      	ldr	r0, [r7, #16]
 800b022:	f7ff fed9 	bl	800add8 <move_window>
 800b026:	4603      	mov	r3, r0
 800b028:	2b00      	cmp	r3, #0
 800b02a:	d130      	bne.n	800b08e <get_fat+0x140>
			val = ld_word(fs->win + clst * 2 % SS(fs));
 800b02c:	693b      	ldr	r3, [r7, #16]
 800b02e:	f103 0230 	add.w	r2, r3, #48	; 0x30
 800b032:	683b      	ldr	r3, [r7, #0]
 800b034:	005b      	lsls	r3, r3, #1
 800b036:	f403 73ff 	and.w	r3, r3, #510	; 0x1fe
 800b03a:	4413      	add	r3, r2
 800b03c:	4618      	mov	r0, r3
 800b03e:	f7ff fc1b 	bl	800a878 <ld_word>
 800b042:	4603      	mov	r3, r0
 800b044:	617b      	str	r3, [r7, #20]
			break;
 800b046:	e025      	b.n	800b094 <get_fat+0x146>

		case FS_FAT32 :
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 4))) != FR_OK) break;
 800b048:	693b      	ldr	r3, [r7, #16]
 800b04a:	6a1a      	ldr	r2, [r3, #32]
 800b04c:	683b      	ldr	r3, [r7, #0]
 800b04e:	09db      	lsrs	r3, r3, #7
 800b050:	4413      	add	r3, r2
 800b052:	4619      	mov	r1, r3
 800b054:	6938      	ldr	r0, [r7, #16]
 800b056:	f7ff febf 	bl	800add8 <move_window>
 800b05a:	4603      	mov	r3, r0
 800b05c:	2b00      	cmp	r3, #0
 800b05e:	d118      	bne.n	800b092 <get_fat+0x144>
			val = ld_dword(fs->win + clst * 4 % SS(fs)) & 0x0FFFFFFF;
 800b060:	693b      	ldr	r3, [r7, #16]
 800b062:	f103 0230 	add.w	r2, r3, #48	; 0x30
 800b066:	683b      	ldr	r3, [r7, #0]
 800b068:	009b      	lsls	r3, r3, #2
 800b06a:	f403 73fe 	and.w	r3, r3, #508	; 0x1fc
 800b06e:	4413      	add	r3, r2
 800b070:	4618      	mov	r0, r3
 800b072:	f7ff fc19 	bl	800a8a8 <ld_dword>
 800b076:	4603      	mov	r3, r0
 800b078:	f023 4370 	bic.w	r3, r3, #4026531840	; 0xf0000000
 800b07c:	617b      	str	r3, [r7, #20]
			break;
 800b07e:	e009      	b.n	800b094 <get_fat+0x146>
				}
			}
			/* go to default */
#endif
		default:
			val = 1;	/* Internal error */
 800b080:	2301      	movs	r3, #1
 800b082:	617b      	str	r3, [r7, #20]
 800b084:	e006      	b.n	800b094 <get_fat+0x146>
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 800b086:	bf00      	nop
 800b088:	e004      	b.n	800b094 <get_fat+0x146>
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 800b08a:	bf00      	nop
 800b08c:	e002      	b.n	800b094 <get_fat+0x146>
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 2))) != FR_OK) break;
 800b08e:	bf00      	nop
 800b090:	e000      	b.n	800b094 <get_fat+0x146>
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 4))) != FR_OK) break;
 800b092:	bf00      	nop
		}
	}

	return val;
 800b094:	697b      	ldr	r3, [r7, #20]
}
 800b096:	4618      	mov	r0, r3
 800b098:	3718      	adds	r7, #24
 800b09a:	46bd      	mov	sp, r7
 800b09c:	bd80      	pop	{r7, pc}

0800b09e <put_fat>:
FRESULT put_fat (	/* FR_OK(0):succeeded, !=0:error */
	FATFS* fs,		/* Corresponding file system object */
	DWORD clst,		/* FAT index number (cluster number) to be changed */
	DWORD val		/* New value to be set to the entry */
)
{
 800b09e:	b590      	push	{r4, r7, lr}
 800b0a0:	b089      	sub	sp, #36	; 0x24
 800b0a2:	af00      	add	r7, sp, #0
 800b0a4:	60f8      	str	r0, [r7, #12]
 800b0a6:	60b9      	str	r1, [r7, #8]
 800b0a8:	607a      	str	r2, [r7, #4]
	UINT bc;
	BYTE *p;
	FRESULT res = FR_INT_ERR;
 800b0aa:	2302      	movs	r3, #2
 800b0ac:	77fb      	strb	r3, [r7, #31]

	if (clst >= 2 && clst < fs->n_fatent) {	/* Check if in valid range */
 800b0ae:	68bb      	ldr	r3, [r7, #8]
 800b0b0:	2b01      	cmp	r3, #1
 800b0b2:	f240 80d2 	bls.w	800b25a <put_fat+0x1bc>
 800b0b6:	68fb      	ldr	r3, [r7, #12]
 800b0b8:	695b      	ldr	r3, [r3, #20]
 800b0ba:	68ba      	ldr	r2, [r7, #8]
 800b0bc:	429a      	cmp	r2, r3
 800b0be:	f080 80cc 	bcs.w	800b25a <put_fat+0x1bc>
		switch (fs->fs_type) {
 800b0c2:	68fb      	ldr	r3, [r7, #12]
 800b0c4:	781b      	ldrb	r3, [r3, #0]
 800b0c6:	2b03      	cmp	r3, #3
 800b0c8:	f000 8096 	beq.w	800b1f8 <put_fat+0x15a>
 800b0cc:	2b03      	cmp	r3, #3
 800b0ce:	f300 80cd 	bgt.w	800b26c <put_fat+0x1ce>
 800b0d2:	2b01      	cmp	r3, #1
 800b0d4:	d002      	beq.n	800b0dc <put_fat+0x3e>
 800b0d6:	2b02      	cmp	r3, #2
 800b0d8:	d06e      	beq.n	800b1b8 <put_fat+0x11a>
 800b0da:	e0c7      	b.n	800b26c <put_fat+0x1ce>
		case FS_FAT12 :	/* Bitfield items */
			bc = (UINT)clst; bc += bc / 2;
 800b0dc:	68bb      	ldr	r3, [r7, #8]
 800b0de:	61bb      	str	r3, [r7, #24]
 800b0e0:	69bb      	ldr	r3, [r7, #24]
 800b0e2:	085b      	lsrs	r3, r3, #1
 800b0e4:	69ba      	ldr	r2, [r7, #24]
 800b0e6:	4413      	add	r3, r2
 800b0e8:	61bb      	str	r3, [r7, #24]
			res = move_window(fs, fs->fatbase + (bc / SS(fs)));
 800b0ea:	68fb      	ldr	r3, [r7, #12]
 800b0ec:	6a1a      	ldr	r2, [r3, #32]
 800b0ee:	69bb      	ldr	r3, [r7, #24]
 800b0f0:	0a5b      	lsrs	r3, r3, #9
 800b0f2:	4413      	add	r3, r2
 800b0f4:	4619      	mov	r1, r3
 800b0f6:	68f8      	ldr	r0, [r7, #12]
 800b0f8:	f7ff fe6e 	bl	800add8 <move_window>
 800b0fc:	4603      	mov	r3, r0
 800b0fe:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 800b100:	7ffb      	ldrb	r3, [r7, #31]
 800b102:	2b00      	cmp	r3, #0
 800b104:	f040 80ab 	bne.w	800b25e <put_fat+0x1c0>
			p = fs->win + bc++ % SS(fs);
 800b108:	68fb      	ldr	r3, [r7, #12]
 800b10a:	f103 0230 	add.w	r2, r3, #48	; 0x30
 800b10e:	69bb      	ldr	r3, [r7, #24]
 800b110:	1c59      	adds	r1, r3, #1
 800b112:	61b9      	str	r1, [r7, #24]
 800b114:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800b118:	4413      	add	r3, r2
 800b11a:	617b      	str	r3, [r7, #20]
			*p = (clst & 1) ? ((*p & 0x0F) | ((BYTE)val << 4)) : (BYTE)val;
 800b11c:	68bb      	ldr	r3, [r7, #8]
 800b11e:	f003 0301 	and.w	r3, r3, #1
 800b122:	2b00      	cmp	r3, #0
 800b124:	d00d      	beq.n	800b142 <put_fat+0xa4>
 800b126:	697b      	ldr	r3, [r7, #20]
 800b128:	781b      	ldrb	r3, [r3, #0]
 800b12a:	b25b      	sxtb	r3, r3
 800b12c:	f003 030f 	and.w	r3, r3, #15
 800b130:	b25a      	sxtb	r2, r3
 800b132:	687b      	ldr	r3, [r7, #4]
 800b134:	b2db      	uxtb	r3, r3
 800b136:	011b      	lsls	r3, r3, #4
 800b138:	b25b      	sxtb	r3, r3
 800b13a:	4313      	orrs	r3, r2
 800b13c:	b25b      	sxtb	r3, r3
 800b13e:	b2db      	uxtb	r3, r3
 800b140:	e001      	b.n	800b146 <put_fat+0xa8>
 800b142:	687b      	ldr	r3, [r7, #4]
 800b144:	b2db      	uxtb	r3, r3
 800b146:	697a      	ldr	r2, [r7, #20]
 800b148:	7013      	strb	r3, [r2, #0]
			fs->wflag = 1;
 800b14a:	68fb      	ldr	r3, [r7, #12]
 800b14c:	2201      	movs	r2, #1
 800b14e:	70da      	strb	r2, [r3, #3]
			res = move_window(fs, fs->fatbase + (bc / SS(fs)));
 800b150:	68fb      	ldr	r3, [r7, #12]
 800b152:	6a1a      	ldr	r2, [r3, #32]
 800b154:	69bb      	ldr	r3, [r7, #24]
 800b156:	0a5b      	lsrs	r3, r3, #9
 800b158:	4413      	add	r3, r2
 800b15a:	4619      	mov	r1, r3
 800b15c:	68f8      	ldr	r0, [r7, #12]
 800b15e:	f7ff fe3b 	bl	800add8 <move_window>
 800b162:	4603      	mov	r3, r0
 800b164:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 800b166:	7ffb      	ldrb	r3, [r7, #31]
 800b168:	2b00      	cmp	r3, #0
 800b16a:	d17a      	bne.n	800b262 <put_fat+0x1c4>
			p = fs->win + bc % SS(fs);
 800b16c:	68fb      	ldr	r3, [r7, #12]
 800b16e:	f103 0230 	add.w	r2, r3, #48	; 0x30
 800b172:	69bb      	ldr	r3, [r7, #24]
 800b174:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800b178:	4413      	add	r3, r2
 800b17a:	617b      	str	r3, [r7, #20]
			*p = (clst & 1) ? (BYTE)(val >> 4) : ((*p & 0xF0) | ((BYTE)(val >> 8) & 0x0F));
 800b17c:	68bb      	ldr	r3, [r7, #8]
 800b17e:	f003 0301 	and.w	r3, r3, #1
 800b182:	2b00      	cmp	r3, #0
 800b184:	d003      	beq.n	800b18e <put_fat+0xf0>
 800b186:	687b      	ldr	r3, [r7, #4]
 800b188:	091b      	lsrs	r3, r3, #4
 800b18a:	b2db      	uxtb	r3, r3
 800b18c:	e00e      	b.n	800b1ac <put_fat+0x10e>
 800b18e:	697b      	ldr	r3, [r7, #20]
 800b190:	781b      	ldrb	r3, [r3, #0]
 800b192:	b25b      	sxtb	r3, r3
 800b194:	f023 030f 	bic.w	r3, r3, #15
 800b198:	b25a      	sxtb	r2, r3
 800b19a:	687b      	ldr	r3, [r7, #4]
 800b19c:	0a1b      	lsrs	r3, r3, #8
 800b19e:	b25b      	sxtb	r3, r3
 800b1a0:	f003 030f 	and.w	r3, r3, #15
 800b1a4:	b25b      	sxtb	r3, r3
 800b1a6:	4313      	orrs	r3, r2
 800b1a8:	b25b      	sxtb	r3, r3
 800b1aa:	b2db      	uxtb	r3, r3
 800b1ac:	697a      	ldr	r2, [r7, #20]
 800b1ae:	7013      	strb	r3, [r2, #0]
			fs->wflag = 1;
 800b1b0:	68fb      	ldr	r3, [r7, #12]
 800b1b2:	2201      	movs	r2, #1
 800b1b4:	70da      	strb	r2, [r3, #3]
			break;
 800b1b6:	e059      	b.n	800b26c <put_fat+0x1ce>

		case FS_FAT16 :	/* WORD aligned items */
			res = move_window(fs, fs->fatbase + (clst / (SS(fs) / 2)));
 800b1b8:	68fb      	ldr	r3, [r7, #12]
 800b1ba:	6a1a      	ldr	r2, [r3, #32]
 800b1bc:	68bb      	ldr	r3, [r7, #8]
 800b1be:	0a1b      	lsrs	r3, r3, #8
 800b1c0:	4413      	add	r3, r2
 800b1c2:	4619      	mov	r1, r3
 800b1c4:	68f8      	ldr	r0, [r7, #12]
 800b1c6:	f7ff fe07 	bl	800add8 <move_window>
 800b1ca:	4603      	mov	r3, r0
 800b1cc:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 800b1ce:	7ffb      	ldrb	r3, [r7, #31]
 800b1d0:	2b00      	cmp	r3, #0
 800b1d2:	d148      	bne.n	800b266 <put_fat+0x1c8>
			st_word(fs->win + clst * 2 % SS(fs), (WORD)val);
 800b1d4:	68fb      	ldr	r3, [r7, #12]
 800b1d6:	f103 0230 	add.w	r2, r3, #48	; 0x30
 800b1da:	68bb      	ldr	r3, [r7, #8]
 800b1dc:	005b      	lsls	r3, r3, #1
 800b1de:	f403 73ff 	and.w	r3, r3, #510	; 0x1fe
 800b1e2:	4413      	add	r3, r2
 800b1e4:	687a      	ldr	r2, [r7, #4]
 800b1e6:	b292      	uxth	r2, r2
 800b1e8:	4611      	mov	r1, r2
 800b1ea:	4618      	mov	r0, r3
 800b1ec:	f7ff fb7f 	bl	800a8ee <st_word>
			fs->wflag = 1;
 800b1f0:	68fb      	ldr	r3, [r7, #12]
 800b1f2:	2201      	movs	r2, #1
 800b1f4:	70da      	strb	r2, [r3, #3]
			break;
 800b1f6:	e039      	b.n	800b26c <put_fat+0x1ce>

		case FS_FAT32 :	/* DWORD aligned items */
#if _FS_EXFAT
		case FS_EXFAT :
#endif
			res = move_window(fs, fs->fatbase + (clst / (SS(fs) / 4)));
 800b1f8:	68fb      	ldr	r3, [r7, #12]
 800b1fa:	6a1a      	ldr	r2, [r3, #32]
 800b1fc:	68bb      	ldr	r3, [r7, #8]
 800b1fe:	09db      	lsrs	r3, r3, #7
 800b200:	4413      	add	r3, r2
 800b202:	4619      	mov	r1, r3
 800b204:	68f8      	ldr	r0, [r7, #12]
 800b206:	f7ff fde7 	bl	800add8 <move_window>
 800b20a:	4603      	mov	r3, r0
 800b20c:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 800b20e:	7ffb      	ldrb	r3, [r7, #31]
 800b210:	2b00      	cmp	r3, #0
 800b212:	d12a      	bne.n	800b26a <put_fat+0x1cc>
			if (!_FS_EXFAT || fs->fs_type != FS_EXFAT) {
				val = (val & 0x0FFFFFFF) | (ld_dword(fs->win + clst * 4 % SS(fs)) & 0xF0000000);
 800b214:	687b      	ldr	r3, [r7, #4]
 800b216:	f023 4470 	bic.w	r4, r3, #4026531840	; 0xf0000000
 800b21a:	68fb      	ldr	r3, [r7, #12]
 800b21c:	f103 0230 	add.w	r2, r3, #48	; 0x30
 800b220:	68bb      	ldr	r3, [r7, #8]
 800b222:	009b      	lsls	r3, r3, #2
 800b224:	f403 73fe 	and.w	r3, r3, #508	; 0x1fc
 800b228:	4413      	add	r3, r2
 800b22a:	4618      	mov	r0, r3
 800b22c:	f7ff fb3c 	bl	800a8a8 <ld_dword>
 800b230:	4603      	mov	r3, r0
 800b232:	f003 4370 	and.w	r3, r3, #4026531840	; 0xf0000000
 800b236:	4323      	orrs	r3, r4
 800b238:	607b      	str	r3, [r7, #4]
			}
			st_dword(fs->win + clst * 4 % SS(fs), val);
 800b23a:	68fb      	ldr	r3, [r7, #12]
 800b23c:	f103 0230 	add.w	r2, r3, #48	; 0x30
 800b240:	68bb      	ldr	r3, [r7, #8]
 800b242:	009b      	lsls	r3, r3, #2
 800b244:	f403 73fe 	and.w	r3, r3, #508	; 0x1fc
 800b248:	4413      	add	r3, r2
 800b24a:	6879      	ldr	r1, [r7, #4]
 800b24c:	4618      	mov	r0, r3
 800b24e:	f7ff fb69 	bl	800a924 <st_dword>
			fs->wflag = 1;
 800b252:	68fb      	ldr	r3, [r7, #12]
 800b254:	2201      	movs	r2, #1
 800b256:	70da      	strb	r2, [r3, #3]
			break;
 800b258:	e008      	b.n	800b26c <put_fat+0x1ce>
		}
	}
 800b25a:	bf00      	nop
 800b25c:	e006      	b.n	800b26c <put_fat+0x1ce>
			if (res != FR_OK) break;
 800b25e:	bf00      	nop
 800b260:	e004      	b.n	800b26c <put_fat+0x1ce>
			if (res != FR_OK) break;
 800b262:	bf00      	nop
 800b264:	e002      	b.n	800b26c <put_fat+0x1ce>
			if (res != FR_OK) break;
 800b266:	bf00      	nop
 800b268:	e000      	b.n	800b26c <put_fat+0x1ce>
			if (res != FR_OK) break;
 800b26a:	bf00      	nop
	return res;
 800b26c:	7ffb      	ldrb	r3, [r7, #31]
}
 800b26e:	4618      	mov	r0, r3
 800b270:	3724      	adds	r7, #36	; 0x24
 800b272:	46bd      	mov	sp, r7
 800b274:	bd90      	pop	{r4, r7, pc}

0800b276 <remove_chain>:
FRESULT remove_chain (	/* FR_OK(0):succeeded, !=0:error */
	_FDID* obj,			/* Corresponding object */
	DWORD clst,			/* Cluster to remove a chain from */
	DWORD pclst			/* Previous cluster of clst (0:an entire chain) */
)
{
 800b276:	b580      	push	{r7, lr}
 800b278:	b088      	sub	sp, #32
 800b27a:	af00      	add	r7, sp, #0
 800b27c:	60f8      	str	r0, [r7, #12]
 800b27e:	60b9      	str	r1, [r7, #8]
 800b280:	607a      	str	r2, [r7, #4]
	FRESULT res = FR_OK;
 800b282:	2300      	movs	r3, #0
 800b284:	77fb      	strb	r3, [r7, #31]
	DWORD nxt;
	FATFS *fs = obj->fs;
 800b286:	68fb      	ldr	r3, [r7, #12]
 800b288:	681b      	ldr	r3, [r3, #0]
 800b28a:	61bb      	str	r3, [r7, #24]
#endif
#if _USE_TRIM
	DWORD rt[2];
#endif

	if (clst < 2 || clst >= fs->n_fatent) return FR_INT_ERR;	/* Check if in valid range */
 800b28c:	68bb      	ldr	r3, [r7, #8]
 800b28e:	2b01      	cmp	r3, #1
 800b290:	d904      	bls.n	800b29c <remove_chain+0x26>
 800b292:	69bb      	ldr	r3, [r7, #24]
 800b294:	695b      	ldr	r3, [r3, #20]
 800b296:	68ba      	ldr	r2, [r7, #8]
 800b298:	429a      	cmp	r2, r3
 800b29a:	d301      	bcc.n	800b2a0 <remove_chain+0x2a>
 800b29c:	2302      	movs	r3, #2
 800b29e:	e04b      	b.n	800b338 <remove_chain+0xc2>

	/* Mark the previous cluster 'EOC' on the FAT if it exists */
	if (pclst && (!_FS_EXFAT || fs->fs_type != FS_EXFAT || obj->stat != 2)) {
 800b2a0:	687b      	ldr	r3, [r7, #4]
 800b2a2:	2b00      	cmp	r3, #0
 800b2a4:	d00c      	beq.n	800b2c0 <remove_chain+0x4a>
		res = put_fat(fs, pclst, 0xFFFFFFFF);
 800b2a6:	f04f 32ff 	mov.w	r2, #4294967295
 800b2aa:	6879      	ldr	r1, [r7, #4]
 800b2ac:	69b8      	ldr	r0, [r7, #24]
 800b2ae:	f7ff fef6 	bl	800b09e <put_fat>
 800b2b2:	4603      	mov	r3, r0
 800b2b4:	77fb      	strb	r3, [r7, #31]
		if (res != FR_OK) return res;
 800b2b6:	7ffb      	ldrb	r3, [r7, #31]
 800b2b8:	2b00      	cmp	r3, #0
 800b2ba:	d001      	beq.n	800b2c0 <remove_chain+0x4a>
 800b2bc:	7ffb      	ldrb	r3, [r7, #31]
 800b2be:	e03b      	b.n	800b338 <remove_chain+0xc2>
	}

	/* Remove the chain */
	do {
		nxt = get_fat(obj, clst);			/* Get cluster status */
 800b2c0:	68b9      	ldr	r1, [r7, #8]
 800b2c2:	68f8      	ldr	r0, [r7, #12]
 800b2c4:	f7ff fe43 	bl	800af4e <get_fat>
 800b2c8:	6178      	str	r0, [r7, #20]
		if (nxt == 0) break;				/* Empty cluster? */
 800b2ca:	697b      	ldr	r3, [r7, #20]
 800b2cc:	2b00      	cmp	r3, #0
 800b2ce:	d031      	beq.n	800b334 <remove_chain+0xbe>
		if (nxt == 1) return FR_INT_ERR;	/* Internal error? */
 800b2d0:	697b      	ldr	r3, [r7, #20]
 800b2d2:	2b01      	cmp	r3, #1
 800b2d4:	d101      	bne.n	800b2da <remove_chain+0x64>
 800b2d6:	2302      	movs	r3, #2
 800b2d8:	e02e      	b.n	800b338 <remove_chain+0xc2>
		if (nxt == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error? */
 800b2da:	697b      	ldr	r3, [r7, #20]
 800b2dc:	f1b3 3fff 	cmp.w	r3, #4294967295
 800b2e0:	d101      	bne.n	800b2e6 <remove_chain+0x70>
 800b2e2:	2301      	movs	r3, #1
 800b2e4:	e028      	b.n	800b338 <remove_chain+0xc2>
		if (!_FS_EXFAT || fs->fs_type != FS_EXFAT) {
			res = put_fat(fs, clst, 0);		/* Mark the cluster 'free' on the FAT */
 800b2e6:	2200      	movs	r2, #0
 800b2e8:	68b9      	ldr	r1, [r7, #8]
 800b2ea:	69b8      	ldr	r0, [r7, #24]
 800b2ec:	f7ff fed7 	bl	800b09e <put_fat>
 800b2f0:	4603      	mov	r3, r0
 800b2f2:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) return res;
 800b2f4:	7ffb      	ldrb	r3, [r7, #31]
 800b2f6:	2b00      	cmp	r3, #0
 800b2f8:	d001      	beq.n	800b2fe <remove_chain+0x88>
 800b2fa:	7ffb      	ldrb	r3, [r7, #31]
 800b2fc:	e01c      	b.n	800b338 <remove_chain+0xc2>
		}
		if (fs->free_clst < fs->n_fatent - 2) {	/* Update FSINFO */
 800b2fe:	69bb      	ldr	r3, [r7, #24]
 800b300:	691a      	ldr	r2, [r3, #16]
 800b302:	69bb      	ldr	r3, [r7, #24]
 800b304:	695b      	ldr	r3, [r3, #20]
 800b306:	3b02      	subs	r3, #2
 800b308:	429a      	cmp	r2, r3
 800b30a:	d20b      	bcs.n	800b324 <remove_chain+0xae>
			fs->free_clst++;
 800b30c:	69bb      	ldr	r3, [r7, #24]
 800b30e:	691b      	ldr	r3, [r3, #16]
 800b310:	1c5a      	adds	r2, r3, #1
 800b312:	69bb      	ldr	r3, [r7, #24]
 800b314:	611a      	str	r2, [r3, #16]
			fs->fsi_flag |= 1;
 800b316:	69bb      	ldr	r3, [r7, #24]
 800b318:	791b      	ldrb	r3, [r3, #4]
 800b31a:	f043 0301 	orr.w	r3, r3, #1
 800b31e:	b2da      	uxtb	r2, r3
 800b320:	69bb      	ldr	r3, [r7, #24]
 800b322:	711a      	strb	r2, [r3, #4]
			disk_ioctl(fs->drv, CTRL_TRIM, rt);				/* Inform device the block can be erased */
#endif
			scl = ecl = nxt;
		}
#endif
		clst = nxt;					/* Next cluster */
 800b324:	697b      	ldr	r3, [r7, #20]
 800b326:	60bb      	str	r3, [r7, #8]
	} while (clst < fs->n_fatent);	/* Repeat while not the last link */
 800b328:	69bb      	ldr	r3, [r7, #24]
 800b32a:	695b      	ldr	r3, [r3, #20]
 800b32c:	68ba      	ldr	r2, [r7, #8]
 800b32e:	429a      	cmp	r2, r3
 800b330:	d3c6      	bcc.n	800b2c0 <remove_chain+0x4a>
 800b332:	e000      	b.n	800b336 <remove_chain+0xc0>
		if (nxt == 0) break;				/* Empty cluster? */
 800b334:	bf00      	nop
				obj->stat = 2;	/* Change the object status 'contiguous' */
			}
		}
	}
#endif
	return FR_OK;
 800b336:	2300      	movs	r3, #0
}
 800b338:	4618      	mov	r0, r3
 800b33a:	3720      	adds	r7, #32
 800b33c:	46bd      	mov	sp, r7
 800b33e:	bd80      	pop	{r7, pc}

0800b340 <create_chain>:
static
DWORD create_chain (	/* 0:No free cluster, 1:Internal error, 0xFFFFFFFF:Disk error, >=2:New cluster# */
	_FDID* obj,			/* Corresponding object */
	DWORD clst			/* Cluster# to stretch, 0:Create a new chain */
)
{
 800b340:	b580      	push	{r7, lr}
 800b342:	b088      	sub	sp, #32
 800b344:	af00      	add	r7, sp, #0
 800b346:	6078      	str	r0, [r7, #4]
 800b348:	6039      	str	r1, [r7, #0]
	DWORD cs, ncl, scl;
	FRESULT res;
	FATFS *fs = obj->fs;
 800b34a:	687b      	ldr	r3, [r7, #4]
 800b34c:	681b      	ldr	r3, [r3, #0]
 800b34e:	613b      	str	r3, [r7, #16]


	if (clst == 0) {	/* Create a new chain */
 800b350:	683b      	ldr	r3, [r7, #0]
 800b352:	2b00      	cmp	r3, #0
 800b354:	d10d      	bne.n	800b372 <create_chain+0x32>
		scl = fs->last_clst;				/* Get suggested cluster to start from */
 800b356:	693b      	ldr	r3, [r7, #16]
 800b358:	68db      	ldr	r3, [r3, #12]
 800b35a:	61bb      	str	r3, [r7, #24]
		if (scl == 0 || scl >= fs->n_fatent) scl = 1;
 800b35c:	69bb      	ldr	r3, [r7, #24]
 800b35e:	2b00      	cmp	r3, #0
 800b360:	d004      	beq.n	800b36c <create_chain+0x2c>
 800b362:	693b      	ldr	r3, [r7, #16]
 800b364:	695b      	ldr	r3, [r3, #20]
 800b366:	69ba      	ldr	r2, [r7, #24]
 800b368:	429a      	cmp	r2, r3
 800b36a:	d31b      	bcc.n	800b3a4 <create_chain+0x64>
 800b36c:	2301      	movs	r3, #1
 800b36e:	61bb      	str	r3, [r7, #24]
 800b370:	e018      	b.n	800b3a4 <create_chain+0x64>
	}
	else {				/* Stretch current chain */
		cs = get_fat(obj, clst);			/* Check the cluster status */
 800b372:	6839      	ldr	r1, [r7, #0]
 800b374:	6878      	ldr	r0, [r7, #4]
 800b376:	f7ff fdea 	bl	800af4e <get_fat>
 800b37a:	60f8      	str	r0, [r7, #12]
		if (cs < 2) return 1;				/* Invalid FAT value */
 800b37c:	68fb      	ldr	r3, [r7, #12]
 800b37e:	2b01      	cmp	r3, #1
 800b380:	d801      	bhi.n	800b386 <create_chain+0x46>
 800b382:	2301      	movs	r3, #1
 800b384:	e070      	b.n	800b468 <create_chain+0x128>
		if (cs == 0xFFFFFFFF) return cs;	/* A disk error occurred */
 800b386:	68fb      	ldr	r3, [r7, #12]
 800b388:	f1b3 3fff 	cmp.w	r3, #4294967295
 800b38c:	d101      	bne.n	800b392 <create_chain+0x52>
 800b38e:	68fb      	ldr	r3, [r7, #12]
 800b390:	e06a      	b.n	800b468 <create_chain+0x128>
		if (cs < fs->n_fatent) return cs;	/* It is already followed by next cluster */
 800b392:	693b      	ldr	r3, [r7, #16]
 800b394:	695b      	ldr	r3, [r3, #20]
 800b396:	68fa      	ldr	r2, [r7, #12]
 800b398:	429a      	cmp	r2, r3
 800b39a:	d201      	bcs.n	800b3a0 <create_chain+0x60>
 800b39c:	68fb      	ldr	r3, [r7, #12]
 800b39e:	e063      	b.n	800b468 <create_chain+0x128>
		scl = clst;
 800b3a0:	683b      	ldr	r3, [r7, #0]
 800b3a2:	61bb      	str	r3, [r7, #24]
			}
		}
	} else
#endif
	{	/* On the FAT12/16/32 volume */
		ncl = scl;	/* Start cluster */
 800b3a4:	69bb      	ldr	r3, [r7, #24]
 800b3a6:	61fb      	str	r3, [r7, #28]
		for (;;) {
			ncl++;							/* Next cluster */
 800b3a8:	69fb      	ldr	r3, [r7, #28]
 800b3aa:	3301      	adds	r3, #1
 800b3ac:	61fb      	str	r3, [r7, #28]
			if (ncl >= fs->n_fatent) {		/* Check wrap-around */
 800b3ae:	693b      	ldr	r3, [r7, #16]
 800b3b0:	695b      	ldr	r3, [r3, #20]
 800b3b2:	69fa      	ldr	r2, [r7, #28]
 800b3b4:	429a      	cmp	r2, r3
 800b3b6:	d307      	bcc.n	800b3c8 <create_chain+0x88>
				ncl = 2;
 800b3b8:	2302      	movs	r3, #2
 800b3ba:	61fb      	str	r3, [r7, #28]
				if (ncl > scl) return 0;	/* No free cluster */
 800b3bc:	69fa      	ldr	r2, [r7, #28]
 800b3be:	69bb      	ldr	r3, [r7, #24]
 800b3c0:	429a      	cmp	r2, r3
 800b3c2:	d901      	bls.n	800b3c8 <create_chain+0x88>
 800b3c4:	2300      	movs	r3, #0
 800b3c6:	e04f      	b.n	800b468 <create_chain+0x128>
			}
			cs = get_fat(obj, ncl);			/* Get the cluster status */
 800b3c8:	69f9      	ldr	r1, [r7, #28]
 800b3ca:	6878      	ldr	r0, [r7, #4]
 800b3cc:	f7ff fdbf 	bl	800af4e <get_fat>
 800b3d0:	60f8      	str	r0, [r7, #12]
			if (cs == 0) break;				/* Found a free cluster */
 800b3d2:	68fb      	ldr	r3, [r7, #12]
 800b3d4:	2b00      	cmp	r3, #0
 800b3d6:	d00e      	beq.n	800b3f6 <create_chain+0xb6>
			if (cs == 1 || cs == 0xFFFFFFFF) return cs;	/* An error occurred */
 800b3d8:	68fb      	ldr	r3, [r7, #12]
 800b3da:	2b01      	cmp	r3, #1
 800b3dc:	d003      	beq.n	800b3e6 <create_chain+0xa6>
 800b3de:	68fb      	ldr	r3, [r7, #12]
 800b3e0:	f1b3 3fff 	cmp.w	r3, #4294967295
 800b3e4:	d101      	bne.n	800b3ea <create_chain+0xaa>
 800b3e6:	68fb      	ldr	r3, [r7, #12]
 800b3e8:	e03e      	b.n	800b468 <create_chain+0x128>
			if (ncl == scl) return 0;		/* No free cluster */
 800b3ea:	69fa      	ldr	r2, [r7, #28]
 800b3ec:	69bb      	ldr	r3, [r7, #24]
 800b3ee:	429a      	cmp	r2, r3
 800b3f0:	d1da      	bne.n	800b3a8 <create_chain+0x68>
 800b3f2:	2300      	movs	r3, #0
 800b3f4:	e038      	b.n	800b468 <create_chain+0x128>
			if (cs == 0) break;				/* Found a free cluster */
 800b3f6:	bf00      	nop
		}
		res = put_fat(fs, ncl, 0xFFFFFFFF);	/* Mark the new cluster 'EOC' */
 800b3f8:	f04f 32ff 	mov.w	r2, #4294967295
 800b3fc:	69f9      	ldr	r1, [r7, #28]
 800b3fe:	6938      	ldr	r0, [r7, #16]
 800b400:	f7ff fe4d 	bl	800b09e <put_fat>
 800b404:	4603      	mov	r3, r0
 800b406:	75fb      	strb	r3, [r7, #23]
		if (res == FR_OK && clst != 0) {
 800b408:	7dfb      	ldrb	r3, [r7, #23]
 800b40a:	2b00      	cmp	r3, #0
 800b40c:	d109      	bne.n	800b422 <create_chain+0xe2>
 800b40e:	683b      	ldr	r3, [r7, #0]
 800b410:	2b00      	cmp	r3, #0
 800b412:	d006      	beq.n	800b422 <create_chain+0xe2>
			res = put_fat(fs, clst, ncl);	/* Link it from the previous one if needed */
 800b414:	69fa      	ldr	r2, [r7, #28]
 800b416:	6839      	ldr	r1, [r7, #0]
 800b418:	6938      	ldr	r0, [r7, #16]
 800b41a:	f7ff fe40 	bl	800b09e <put_fat>
 800b41e:	4603      	mov	r3, r0
 800b420:	75fb      	strb	r3, [r7, #23]
		}
	}

	if (res == FR_OK) {			/* Update FSINFO if function succeeded. */
 800b422:	7dfb      	ldrb	r3, [r7, #23]
 800b424:	2b00      	cmp	r3, #0
 800b426:	d116      	bne.n	800b456 <create_chain+0x116>
		fs->last_clst = ncl;
 800b428:	693b      	ldr	r3, [r7, #16]
 800b42a:	69fa      	ldr	r2, [r7, #28]
 800b42c:	60da      	str	r2, [r3, #12]
		if (fs->free_clst <= fs->n_fatent - 2) fs->free_clst--;
 800b42e:	693b      	ldr	r3, [r7, #16]
 800b430:	691a      	ldr	r2, [r3, #16]
 800b432:	693b      	ldr	r3, [r7, #16]
 800b434:	695b      	ldr	r3, [r3, #20]
 800b436:	3b02      	subs	r3, #2
 800b438:	429a      	cmp	r2, r3
 800b43a:	d804      	bhi.n	800b446 <create_chain+0x106>
 800b43c:	693b      	ldr	r3, [r7, #16]
 800b43e:	691b      	ldr	r3, [r3, #16]
 800b440:	1e5a      	subs	r2, r3, #1
 800b442:	693b      	ldr	r3, [r7, #16]
 800b444:	611a      	str	r2, [r3, #16]
		fs->fsi_flag |= 1;
 800b446:	693b      	ldr	r3, [r7, #16]
 800b448:	791b      	ldrb	r3, [r3, #4]
 800b44a:	f043 0301 	orr.w	r3, r3, #1
 800b44e:	b2da      	uxtb	r2, r3
 800b450:	693b      	ldr	r3, [r7, #16]
 800b452:	711a      	strb	r2, [r3, #4]
 800b454:	e007      	b.n	800b466 <create_chain+0x126>
	} else {
		ncl = (res == FR_DISK_ERR) ? 0xFFFFFFFF : 1;	/* Failed. Generate error status */
 800b456:	7dfb      	ldrb	r3, [r7, #23]
 800b458:	2b01      	cmp	r3, #1
 800b45a:	d102      	bne.n	800b462 <create_chain+0x122>
 800b45c:	f04f 33ff 	mov.w	r3, #4294967295
 800b460:	e000      	b.n	800b464 <create_chain+0x124>
 800b462:	2301      	movs	r3, #1
 800b464:	61fb      	str	r3, [r7, #28]
	}

	return ncl;		/* Return new cluster number or error status */
 800b466:	69fb      	ldr	r3, [r7, #28]
}
 800b468:	4618      	mov	r0, r3
 800b46a:	3720      	adds	r7, #32
 800b46c:	46bd      	mov	sp, r7
 800b46e:	bd80      	pop	{r7, pc}

0800b470 <clmt_clust>:
static
DWORD clmt_clust (	/* <2:Error, >=2:Cluster number */
	FIL* fp,		/* Pointer to the file object */
	FSIZE_t ofs		/* File offset to be converted to cluster# */
)
{
 800b470:	b480      	push	{r7}
 800b472:	b087      	sub	sp, #28
 800b474:	af00      	add	r7, sp, #0
 800b476:	6078      	str	r0, [r7, #4]
 800b478:	6039      	str	r1, [r7, #0]
	DWORD cl, ncl, *tbl;
	FATFS *fs = fp->obj.fs;
 800b47a:	687b      	ldr	r3, [r7, #4]
 800b47c:	681b      	ldr	r3, [r3, #0]
 800b47e:	60fb      	str	r3, [r7, #12]


	tbl = fp->cltbl + 1;	/* Top of CLMT */
 800b480:	687b      	ldr	r3, [r7, #4]
 800b482:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800b484:	3304      	adds	r3, #4
 800b486:	613b      	str	r3, [r7, #16]
	cl = (DWORD)(ofs / SS(fs) / fs->csize);	/* Cluster order from top of the file */
 800b488:	683b      	ldr	r3, [r7, #0]
 800b48a:	0a5b      	lsrs	r3, r3, #9
 800b48c:	68fa      	ldr	r2, [r7, #12]
 800b48e:	8952      	ldrh	r2, [r2, #10]
 800b490:	fbb3 f3f2 	udiv	r3, r3, r2
 800b494:	617b      	str	r3, [r7, #20]
	for (;;) {
		ncl = *tbl++;			/* Number of cluters in the fragment */
 800b496:	693b      	ldr	r3, [r7, #16]
 800b498:	1d1a      	adds	r2, r3, #4
 800b49a:	613a      	str	r2, [r7, #16]
 800b49c:	681b      	ldr	r3, [r3, #0]
 800b49e:	60bb      	str	r3, [r7, #8]
		if (ncl == 0) return 0;	/* End of table? (error) */
 800b4a0:	68bb      	ldr	r3, [r7, #8]
 800b4a2:	2b00      	cmp	r3, #0
 800b4a4:	d101      	bne.n	800b4aa <clmt_clust+0x3a>
 800b4a6:	2300      	movs	r3, #0
 800b4a8:	e010      	b.n	800b4cc <clmt_clust+0x5c>
		if (cl < ncl) break;	/* In this fragment? */
 800b4aa:	697a      	ldr	r2, [r7, #20]
 800b4ac:	68bb      	ldr	r3, [r7, #8]
 800b4ae:	429a      	cmp	r2, r3
 800b4b0:	d307      	bcc.n	800b4c2 <clmt_clust+0x52>
		cl -= ncl; tbl++;		/* Next fragment */
 800b4b2:	697a      	ldr	r2, [r7, #20]
 800b4b4:	68bb      	ldr	r3, [r7, #8]
 800b4b6:	1ad3      	subs	r3, r2, r3
 800b4b8:	617b      	str	r3, [r7, #20]
 800b4ba:	693b      	ldr	r3, [r7, #16]
 800b4bc:	3304      	adds	r3, #4
 800b4be:	613b      	str	r3, [r7, #16]
		ncl = *tbl++;			/* Number of cluters in the fragment */
 800b4c0:	e7e9      	b.n	800b496 <clmt_clust+0x26>
		if (cl < ncl) break;	/* In this fragment? */
 800b4c2:	bf00      	nop
	}
	return cl + *tbl;	/* Return the cluster number */
 800b4c4:	693b      	ldr	r3, [r7, #16]
 800b4c6:	681a      	ldr	r2, [r3, #0]
 800b4c8:	697b      	ldr	r3, [r7, #20]
 800b4ca:	4413      	add	r3, r2
}
 800b4cc:	4618      	mov	r0, r3
 800b4ce:	371c      	adds	r7, #28
 800b4d0:	46bd      	mov	sp, r7
 800b4d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b4d6:	4770      	bx	lr

0800b4d8 <dir_sdi>:
static
FRESULT dir_sdi (	/* FR_OK(0):succeeded, !=0:error */
	DIR* dp,		/* Pointer to directory object */
	DWORD ofs		/* Offset of directory table */
)
{
 800b4d8:	b580      	push	{r7, lr}
 800b4da:	b086      	sub	sp, #24
 800b4dc:	af00      	add	r7, sp, #0
 800b4de:	6078      	str	r0, [r7, #4]
 800b4e0:	6039      	str	r1, [r7, #0]
	DWORD csz, clst;
	FATFS *fs = dp->obj.fs;
 800b4e2:	687b      	ldr	r3, [r7, #4]
 800b4e4:	681b      	ldr	r3, [r3, #0]
 800b4e6:	613b      	str	r3, [r7, #16]


	if (ofs >= (DWORD)((_FS_EXFAT && fs->fs_type == FS_EXFAT) ? MAX_DIR_EX : MAX_DIR) || ofs % SZDIRE) {	/* Check range of offset and alignment */
 800b4e8:	683b      	ldr	r3, [r7, #0]
 800b4ea:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 800b4ee:	d204      	bcs.n	800b4fa <dir_sdi+0x22>
 800b4f0:	683b      	ldr	r3, [r7, #0]
 800b4f2:	f003 031f 	and.w	r3, r3, #31
 800b4f6:	2b00      	cmp	r3, #0
 800b4f8:	d001      	beq.n	800b4fe <dir_sdi+0x26>
		return FR_INT_ERR;
 800b4fa:	2302      	movs	r3, #2
 800b4fc:	e063      	b.n	800b5c6 <dir_sdi+0xee>
	}
	dp->dptr = ofs;				/* Set current offset */
 800b4fe:	687b      	ldr	r3, [r7, #4]
 800b500:	683a      	ldr	r2, [r7, #0]
 800b502:	615a      	str	r2, [r3, #20]
	clst = dp->obj.sclust;		/* Table start cluster (0:root) */
 800b504:	687b      	ldr	r3, [r7, #4]
 800b506:	689b      	ldr	r3, [r3, #8]
 800b508:	617b      	str	r3, [r7, #20]
	if (clst == 0 && fs->fs_type >= FS_FAT32) {	/* Replace cluster# 0 with root cluster# */
 800b50a:	697b      	ldr	r3, [r7, #20]
 800b50c:	2b00      	cmp	r3, #0
 800b50e:	d106      	bne.n	800b51e <dir_sdi+0x46>
 800b510:	693b      	ldr	r3, [r7, #16]
 800b512:	781b      	ldrb	r3, [r3, #0]
 800b514:	2b02      	cmp	r3, #2
 800b516:	d902      	bls.n	800b51e <dir_sdi+0x46>
		clst = fs->dirbase;
 800b518:	693b      	ldr	r3, [r7, #16]
 800b51a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800b51c:	617b      	str	r3, [r7, #20]
		if (_FS_EXFAT) dp->obj.stat = 0;	/* exFAT: Root dir has an FAT chain */
	}

	if (clst == 0) {	/* Static table (root-directory in FAT12/16) */
 800b51e:	697b      	ldr	r3, [r7, #20]
 800b520:	2b00      	cmp	r3, #0
 800b522:	d10c      	bne.n	800b53e <dir_sdi+0x66>
		if (ofs / SZDIRE >= fs->n_rootdir)	return FR_INT_ERR;	/* Is index out of range? */
 800b524:	683b      	ldr	r3, [r7, #0]
 800b526:	095b      	lsrs	r3, r3, #5
 800b528:	693a      	ldr	r2, [r7, #16]
 800b52a:	8912      	ldrh	r2, [r2, #8]
 800b52c:	4293      	cmp	r3, r2
 800b52e:	d301      	bcc.n	800b534 <dir_sdi+0x5c>
 800b530:	2302      	movs	r3, #2
 800b532:	e048      	b.n	800b5c6 <dir_sdi+0xee>
		dp->sect = fs->dirbase;
 800b534:	693b      	ldr	r3, [r7, #16]
 800b536:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800b538:	687b      	ldr	r3, [r7, #4]
 800b53a:	61da      	str	r2, [r3, #28]
 800b53c:	e029      	b.n	800b592 <dir_sdi+0xba>

	} else {			/* Dynamic table (sub-directory or root-directory in FAT32+) */
		csz = (DWORD)fs->csize * SS(fs);	/* Bytes per cluster */
 800b53e:	693b      	ldr	r3, [r7, #16]
 800b540:	895b      	ldrh	r3, [r3, #10]
 800b542:	025b      	lsls	r3, r3, #9
 800b544:	60fb      	str	r3, [r7, #12]
		while (ofs >= csz) {				/* Follow cluster chain */
 800b546:	e019      	b.n	800b57c <dir_sdi+0xa4>
			clst = get_fat(&dp->obj, clst);				/* Get next cluster */
 800b548:	687b      	ldr	r3, [r7, #4]
 800b54a:	6979      	ldr	r1, [r7, #20]
 800b54c:	4618      	mov	r0, r3
 800b54e:	f7ff fcfe 	bl	800af4e <get_fat>
 800b552:	6178      	str	r0, [r7, #20]
			if (clst == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error */
 800b554:	697b      	ldr	r3, [r7, #20]
 800b556:	f1b3 3fff 	cmp.w	r3, #4294967295
 800b55a:	d101      	bne.n	800b560 <dir_sdi+0x88>
 800b55c:	2301      	movs	r3, #1
 800b55e:	e032      	b.n	800b5c6 <dir_sdi+0xee>
			if (clst < 2 || clst >= fs->n_fatent) return FR_INT_ERR;	/* Reached to end of table or internal error */
 800b560:	697b      	ldr	r3, [r7, #20]
 800b562:	2b01      	cmp	r3, #1
 800b564:	d904      	bls.n	800b570 <dir_sdi+0x98>
 800b566:	693b      	ldr	r3, [r7, #16]
 800b568:	695b      	ldr	r3, [r3, #20]
 800b56a:	697a      	ldr	r2, [r7, #20]
 800b56c:	429a      	cmp	r2, r3
 800b56e:	d301      	bcc.n	800b574 <dir_sdi+0x9c>
 800b570:	2302      	movs	r3, #2
 800b572:	e028      	b.n	800b5c6 <dir_sdi+0xee>
			ofs -= csz;
 800b574:	683a      	ldr	r2, [r7, #0]
 800b576:	68fb      	ldr	r3, [r7, #12]
 800b578:	1ad3      	subs	r3, r2, r3
 800b57a:	603b      	str	r3, [r7, #0]
		while (ofs >= csz) {				/* Follow cluster chain */
 800b57c:	683a      	ldr	r2, [r7, #0]
 800b57e:	68fb      	ldr	r3, [r7, #12]
 800b580:	429a      	cmp	r2, r3
 800b582:	d2e1      	bcs.n	800b548 <dir_sdi+0x70>
		}
		dp->sect = clust2sect(fs, clst);
 800b584:	6979      	ldr	r1, [r7, #20]
 800b586:	6938      	ldr	r0, [r7, #16]
 800b588:	f7ff fcc2 	bl	800af10 <clust2sect>
 800b58c:	4602      	mov	r2, r0
 800b58e:	687b      	ldr	r3, [r7, #4]
 800b590:	61da      	str	r2, [r3, #28]
	}
	dp->clust = clst;					/* Current cluster# */
 800b592:	687b      	ldr	r3, [r7, #4]
 800b594:	697a      	ldr	r2, [r7, #20]
 800b596:	619a      	str	r2, [r3, #24]
	if (!dp->sect) return FR_INT_ERR;
 800b598:	687b      	ldr	r3, [r7, #4]
 800b59a:	69db      	ldr	r3, [r3, #28]
 800b59c:	2b00      	cmp	r3, #0
 800b59e:	d101      	bne.n	800b5a4 <dir_sdi+0xcc>
 800b5a0:	2302      	movs	r3, #2
 800b5a2:	e010      	b.n	800b5c6 <dir_sdi+0xee>
	dp->sect += ofs / SS(fs);			/* Sector# of the directory entry */
 800b5a4:	687b      	ldr	r3, [r7, #4]
 800b5a6:	69da      	ldr	r2, [r3, #28]
 800b5a8:	683b      	ldr	r3, [r7, #0]
 800b5aa:	0a5b      	lsrs	r3, r3, #9
 800b5ac:	441a      	add	r2, r3
 800b5ae:	687b      	ldr	r3, [r7, #4]
 800b5b0:	61da      	str	r2, [r3, #28]
	dp->dir = fs->win + (ofs % SS(fs));	/* Pointer to the entry in the win[] */
 800b5b2:	693b      	ldr	r3, [r7, #16]
 800b5b4:	f103 0230 	add.w	r2, r3, #48	; 0x30
 800b5b8:	683b      	ldr	r3, [r7, #0]
 800b5ba:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800b5be:	441a      	add	r2, r3
 800b5c0:	687b      	ldr	r3, [r7, #4]
 800b5c2:	621a      	str	r2, [r3, #32]

	return FR_OK;
 800b5c4:	2300      	movs	r3, #0
}
 800b5c6:	4618      	mov	r0, r3
 800b5c8:	3718      	adds	r7, #24
 800b5ca:	46bd      	mov	sp, r7
 800b5cc:	bd80      	pop	{r7, pc}

0800b5ce <dir_next>:
static
FRESULT dir_next (	/* FR_OK(0):succeeded, FR_NO_FILE:End of table, FR_DENIED:Could not stretch */
	DIR* dp,		/* Pointer to the directory object */
	int stretch		/* 0: Do not stretch table, 1: Stretch table if needed */
)
{
 800b5ce:	b580      	push	{r7, lr}
 800b5d0:	b086      	sub	sp, #24
 800b5d2:	af00      	add	r7, sp, #0
 800b5d4:	6078      	str	r0, [r7, #4]
 800b5d6:	6039      	str	r1, [r7, #0]
	DWORD ofs, clst;
	FATFS *fs = dp->obj.fs;
 800b5d8:	687b      	ldr	r3, [r7, #4]
 800b5da:	681b      	ldr	r3, [r3, #0]
 800b5dc:	60fb      	str	r3, [r7, #12]
#if !_FS_READONLY
	UINT n;
#endif

	ofs = dp->dptr + SZDIRE;	/* Next entry */
 800b5de:	687b      	ldr	r3, [r7, #4]
 800b5e0:	695b      	ldr	r3, [r3, #20]
 800b5e2:	3320      	adds	r3, #32
 800b5e4:	60bb      	str	r3, [r7, #8]
	if (!dp->sect || ofs >= (DWORD)((_FS_EXFAT && fs->fs_type == FS_EXFAT) ? MAX_DIR_EX : MAX_DIR)) return FR_NO_FILE;	/* Report EOT when offset has reached max value */
 800b5e6:	687b      	ldr	r3, [r7, #4]
 800b5e8:	69db      	ldr	r3, [r3, #28]
 800b5ea:	2b00      	cmp	r3, #0
 800b5ec:	d003      	beq.n	800b5f6 <dir_next+0x28>
 800b5ee:	68bb      	ldr	r3, [r7, #8]
 800b5f0:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 800b5f4:	d301      	bcc.n	800b5fa <dir_next+0x2c>
 800b5f6:	2304      	movs	r3, #4
 800b5f8:	e0aa      	b.n	800b750 <dir_next+0x182>

	if (ofs % SS(fs) == 0) {	/* Sector changed? */
 800b5fa:	68bb      	ldr	r3, [r7, #8]
 800b5fc:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800b600:	2b00      	cmp	r3, #0
 800b602:	f040 8098 	bne.w	800b736 <dir_next+0x168>
		dp->sect++;				/* Next sector */
 800b606:	687b      	ldr	r3, [r7, #4]
 800b608:	69db      	ldr	r3, [r3, #28]
 800b60a:	1c5a      	adds	r2, r3, #1
 800b60c:	687b      	ldr	r3, [r7, #4]
 800b60e:	61da      	str	r2, [r3, #28]

		if (!dp->clust) {		/* Static table */
 800b610:	687b      	ldr	r3, [r7, #4]
 800b612:	699b      	ldr	r3, [r3, #24]
 800b614:	2b00      	cmp	r3, #0
 800b616:	d10b      	bne.n	800b630 <dir_next+0x62>
			if (ofs / SZDIRE >= fs->n_rootdir) {	/* Report EOT if it reached end of static table */
 800b618:	68bb      	ldr	r3, [r7, #8]
 800b61a:	095b      	lsrs	r3, r3, #5
 800b61c:	68fa      	ldr	r2, [r7, #12]
 800b61e:	8912      	ldrh	r2, [r2, #8]
 800b620:	4293      	cmp	r3, r2
 800b622:	f0c0 8088 	bcc.w	800b736 <dir_next+0x168>
				dp->sect = 0; return FR_NO_FILE;
 800b626:	687b      	ldr	r3, [r7, #4]
 800b628:	2200      	movs	r2, #0
 800b62a:	61da      	str	r2, [r3, #28]
 800b62c:	2304      	movs	r3, #4
 800b62e:	e08f      	b.n	800b750 <dir_next+0x182>
			}
		}
		else {					/* Dynamic table */
			if ((ofs / SS(fs) & (fs->csize - 1)) == 0) {		/* Cluster changed? */
 800b630:	68bb      	ldr	r3, [r7, #8]
 800b632:	0a5b      	lsrs	r3, r3, #9
 800b634:	68fa      	ldr	r2, [r7, #12]
 800b636:	8952      	ldrh	r2, [r2, #10]
 800b638:	3a01      	subs	r2, #1
 800b63a:	4013      	ands	r3, r2
 800b63c:	2b00      	cmp	r3, #0
 800b63e:	d17a      	bne.n	800b736 <dir_next+0x168>
				clst = get_fat(&dp->obj, dp->clust);			/* Get next cluster */
 800b640:	687a      	ldr	r2, [r7, #4]
 800b642:	687b      	ldr	r3, [r7, #4]
 800b644:	699b      	ldr	r3, [r3, #24]
 800b646:	4619      	mov	r1, r3
 800b648:	4610      	mov	r0, r2
 800b64a:	f7ff fc80 	bl	800af4e <get_fat>
 800b64e:	6178      	str	r0, [r7, #20]
				if (clst <= 1) return FR_INT_ERR;				/* Internal error */
 800b650:	697b      	ldr	r3, [r7, #20]
 800b652:	2b01      	cmp	r3, #1
 800b654:	d801      	bhi.n	800b65a <dir_next+0x8c>
 800b656:	2302      	movs	r3, #2
 800b658:	e07a      	b.n	800b750 <dir_next+0x182>
				if (clst == 0xFFFFFFFF) return FR_DISK_ERR;		/* Disk error */
 800b65a:	697b      	ldr	r3, [r7, #20]
 800b65c:	f1b3 3fff 	cmp.w	r3, #4294967295
 800b660:	d101      	bne.n	800b666 <dir_next+0x98>
 800b662:	2301      	movs	r3, #1
 800b664:	e074      	b.n	800b750 <dir_next+0x182>
				if (clst >= fs->n_fatent) {						/* Reached end of dynamic table */
 800b666:	68fb      	ldr	r3, [r7, #12]
 800b668:	695b      	ldr	r3, [r3, #20]
 800b66a:	697a      	ldr	r2, [r7, #20]
 800b66c:	429a      	cmp	r2, r3
 800b66e:	d358      	bcc.n	800b722 <dir_next+0x154>
#if !_FS_READONLY
					if (!stretch) {								/* If no stretch, report EOT */
 800b670:	683b      	ldr	r3, [r7, #0]
 800b672:	2b00      	cmp	r3, #0
 800b674:	d104      	bne.n	800b680 <dir_next+0xb2>
						dp->sect = 0; return FR_NO_FILE;
 800b676:	687b      	ldr	r3, [r7, #4]
 800b678:	2200      	movs	r2, #0
 800b67a:	61da      	str	r2, [r3, #28]
 800b67c:	2304      	movs	r3, #4
 800b67e:	e067      	b.n	800b750 <dir_next+0x182>
					}
					clst = create_chain(&dp->obj, dp->clust);	/* Allocate a cluster */
 800b680:	687a      	ldr	r2, [r7, #4]
 800b682:	687b      	ldr	r3, [r7, #4]
 800b684:	699b      	ldr	r3, [r3, #24]
 800b686:	4619      	mov	r1, r3
 800b688:	4610      	mov	r0, r2
 800b68a:	f7ff fe59 	bl	800b340 <create_chain>
 800b68e:	6178      	str	r0, [r7, #20]
					if (clst == 0) return FR_DENIED;			/* No free cluster */
 800b690:	697b      	ldr	r3, [r7, #20]
 800b692:	2b00      	cmp	r3, #0
 800b694:	d101      	bne.n	800b69a <dir_next+0xcc>
 800b696:	2307      	movs	r3, #7
 800b698:	e05a      	b.n	800b750 <dir_next+0x182>
					if (clst == 1) return FR_INT_ERR;			/* Internal error */
 800b69a:	697b      	ldr	r3, [r7, #20]
 800b69c:	2b01      	cmp	r3, #1
 800b69e:	d101      	bne.n	800b6a4 <dir_next+0xd6>
 800b6a0:	2302      	movs	r3, #2
 800b6a2:	e055      	b.n	800b750 <dir_next+0x182>
					if (clst == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error */
 800b6a4:	697b      	ldr	r3, [r7, #20]
 800b6a6:	f1b3 3fff 	cmp.w	r3, #4294967295
 800b6aa:	d101      	bne.n	800b6b0 <dir_next+0xe2>
 800b6ac:	2301      	movs	r3, #1
 800b6ae:	e04f      	b.n	800b750 <dir_next+0x182>
					/* Clean-up the stretched table */
					if (_FS_EXFAT) dp->obj.stat |= 4;			/* The directory needs to be updated */
					if (sync_window(fs) != FR_OK) return FR_DISK_ERR;	/* Flush disk access window */
 800b6b0:	68f8      	ldr	r0, [r7, #12]
 800b6b2:	f7ff fb4d 	bl	800ad50 <sync_window>
 800b6b6:	4603      	mov	r3, r0
 800b6b8:	2b00      	cmp	r3, #0
 800b6ba:	d001      	beq.n	800b6c0 <dir_next+0xf2>
 800b6bc:	2301      	movs	r3, #1
 800b6be:	e047      	b.n	800b750 <dir_next+0x182>
					mem_set(fs->win, 0, SS(fs));				/* Clear window buffer */
 800b6c0:	68fb      	ldr	r3, [r7, #12]
 800b6c2:	3330      	adds	r3, #48	; 0x30
 800b6c4:	f44f 7200 	mov.w	r2, #512	; 0x200
 800b6c8:	2100      	movs	r1, #0
 800b6ca:	4618      	mov	r0, r3
 800b6cc:	f7ff f977 	bl	800a9be <mem_set>
					for (n = 0, fs->winsect = clust2sect(fs, clst); n < fs->csize; n++, fs->winsect++) {	/* Fill the new cluster with 0 */
 800b6d0:	2300      	movs	r3, #0
 800b6d2:	613b      	str	r3, [r7, #16]
 800b6d4:	6979      	ldr	r1, [r7, #20]
 800b6d6:	68f8      	ldr	r0, [r7, #12]
 800b6d8:	f7ff fc1a 	bl	800af10 <clust2sect>
 800b6dc:	4602      	mov	r2, r0
 800b6de:	68fb      	ldr	r3, [r7, #12]
 800b6e0:	62da      	str	r2, [r3, #44]	; 0x2c
 800b6e2:	e012      	b.n	800b70a <dir_next+0x13c>
						fs->wflag = 1;
 800b6e4:	68fb      	ldr	r3, [r7, #12]
 800b6e6:	2201      	movs	r2, #1
 800b6e8:	70da      	strb	r2, [r3, #3]
						if (sync_window(fs) != FR_OK) return FR_DISK_ERR;
 800b6ea:	68f8      	ldr	r0, [r7, #12]
 800b6ec:	f7ff fb30 	bl	800ad50 <sync_window>
 800b6f0:	4603      	mov	r3, r0
 800b6f2:	2b00      	cmp	r3, #0
 800b6f4:	d001      	beq.n	800b6fa <dir_next+0x12c>
 800b6f6:	2301      	movs	r3, #1
 800b6f8:	e02a      	b.n	800b750 <dir_next+0x182>
					for (n = 0, fs->winsect = clust2sect(fs, clst); n < fs->csize; n++, fs->winsect++) {	/* Fill the new cluster with 0 */
 800b6fa:	693b      	ldr	r3, [r7, #16]
 800b6fc:	3301      	adds	r3, #1
 800b6fe:	613b      	str	r3, [r7, #16]
 800b700:	68fb      	ldr	r3, [r7, #12]
 800b702:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800b704:	1c5a      	adds	r2, r3, #1
 800b706:	68fb      	ldr	r3, [r7, #12]
 800b708:	62da      	str	r2, [r3, #44]	; 0x2c
 800b70a:	68fb      	ldr	r3, [r7, #12]
 800b70c:	895b      	ldrh	r3, [r3, #10]
 800b70e:	461a      	mov	r2, r3
 800b710:	693b      	ldr	r3, [r7, #16]
 800b712:	4293      	cmp	r3, r2
 800b714:	d3e6      	bcc.n	800b6e4 <dir_next+0x116>
					}
					fs->winsect -= n;							/* Restore window offset */
 800b716:	68fb      	ldr	r3, [r7, #12]
 800b718:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800b71a:	693b      	ldr	r3, [r7, #16]
 800b71c:	1ad2      	subs	r2, r2, r3
 800b71e:	68fb      	ldr	r3, [r7, #12]
 800b720:	62da      	str	r2, [r3, #44]	; 0x2c
#else
					if (!stretch) dp->sect = 0;					/* (this line is to suppress compiler warning) */
					dp->sect = 0; return FR_NO_FILE;			/* Report EOT */
#endif
				}
				dp->clust = clst;		/* Initialize data for new cluster */
 800b722:	687b      	ldr	r3, [r7, #4]
 800b724:	697a      	ldr	r2, [r7, #20]
 800b726:	619a      	str	r2, [r3, #24]
				dp->sect = clust2sect(fs, clst);
 800b728:	6979      	ldr	r1, [r7, #20]
 800b72a:	68f8      	ldr	r0, [r7, #12]
 800b72c:	f7ff fbf0 	bl	800af10 <clust2sect>
 800b730:	4602      	mov	r2, r0
 800b732:	687b      	ldr	r3, [r7, #4]
 800b734:	61da      	str	r2, [r3, #28]
			}
		}
	}
	dp->dptr = ofs;						/* Current entry */
 800b736:	687b      	ldr	r3, [r7, #4]
 800b738:	68ba      	ldr	r2, [r7, #8]
 800b73a:	615a      	str	r2, [r3, #20]
	dp->dir = fs->win + ofs % SS(fs);	/* Pointer to the entry in the win[] */
 800b73c:	68fb      	ldr	r3, [r7, #12]
 800b73e:	f103 0230 	add.w	r2, r3, #48	; 0x30
 800b742:	68bb      	ldr	r3, [r7, #8]
 800b744:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800b748:	441a      	add	r2, r3
 800b74a:	687b      	ldr	r3, [r7, #4]
 800b74c:	621a      	str	r2, [r3, #32]

	return FR_OK;
 800b74e:	2300      	movs	r3, #0
}
 800b750:	4618      	mov	r0, r3
 800b752:	3718      	adds	r7, #24
 800b754:	46bd      	mov	sp, r7
 800b756:	bd80      	pop	{r7, pc}

0800b758 <dir_alloc>:
static
FRESULT dir_alloc (	/* FR_OK(0):succeeded, !=0:error */
	DIR* dp,		/* Pointer to the directory object */
	UINT nent		/* Number of contiguous entries to allocate */
)
{
 800b758:	b580      	push	{r7, lr}
 800b75a:	b086      	sub	sp, #24
 800b75c:	af00      	add	r7, sp, #0
 800b75e:	6078      	str	r0, [r7, #4]
 800b760:	6039      	str	r1, [r7, #0]
	FRESULT res;
	UINT n;
	FATFS *fs = dp->obj.fs;
 800b762:	687b      	ldr	r3, [r7, #4]
 800b764:	681b      	ldr	r3, [r3, #0]
 800b766:	60fb      	str	r3, [r7, #12]


	res = dir_sdi(dp, 0);
 800b768:	2100      	movs	r1, #0
 800b76a:	6878      	ldr	r0, [r7, #4]
 800b76c:	f7ff feb4 	bl	800b4d8 <dir_sdi>
 800b770:	4603      	mov	r3, r0
 800b772:	75fb      	strb	r3, [r7, #23]
	if (res == FR_OK) {
 800b774:	7dfb      	ldrb	r3, [r7, #23]
 800b776:	2b00      	cmp	r3, #0
 800b778:	d12b      	bne.n	800b7d2 <dir_alloc+0x7a>
		n = 0;
 800b77a:	2300      	movs	r3, #0
 800b77c:	613b      	str	r3, [r7, #16]
		do {
			res = move_window(fs, dp->sect);
 800b77e:	687b      	ldr	r3, [r7, #4]
 800b780:	69db      	ldr	r3, [r3, #28]
 800b782:	4619      	mov	r1, r3
 800b784:	68f8      	ldr	r0, [r7, #12]
 800b786:	f7ff fb27 	bl	800add8 <move_window>
 800b78a:	4603      	mov	r3, r0
 800b78c:	75fb      	strb	r3, [r7, #23]
			if (res != FR_OK) break;
 800b78e:	7dfb      	ldrb	r3, [r7, #23]
 800b790:	2b00      	cmp	r3, #0
 800b792:	d11d      	bne.n	800b7d0 <dir_alloc+0x78>
#if _FS_EXFAT
			if ((fs->fs_type == FS_EXFAT) ? (int)((dp->dir[XDIR_Type] & 0x80) == 0) : (int)(dp->dir[DIR_Name] == DDEM || dp->dir[DIR_Name] == 0)) {
#else
			if (dp->dir[DIR_Name] == DDEM || dp->dir[DIR_Name] == 0) {
 800b794:	687b      	ldr	r3, [r7, #4]
 800b796:	6a1b      	ldr	r3, [r3, #32]
 800b798:	781b      	ldrb	r3, [r3, #0]
 800b79a:	2be5      	cmp	r3, #229	; 0xe5
 800b79c:	d004      	beq.n	800b7a8 <dir_alloc+0x50>
 800b79e:	687b      	ldr	r3, [r7, #4]
 800b7a0:	6a1b      	ldr	r3, [r3, #32]
 800b7a2:	781b      	ldrb	r3, [r3, #0]
 800b7a4:	2b00      	cmp	r3, #0
 800b7a6:	d107      	bne.n	800b7b8 <dir_alloc+0x60>
#endif
				if (++n == nent) break;	/* A block of contiguous free entries is found */
 800b7a8:	693b      	ldr	r3, [r7, #16]
 800b7aa:	3301      	adds	r3, #1
 800b7ac:	613b      	str	r3, [r7, #16]
 800b7ae:	693a      	ldr	r2, [r7, #16]
 800b7b0:	683b      	ldr	r3, [r7, #0]
 800b7b2:	429a      	cmp	r2, r3
 800b7b4:	d102      	bne.n	800b7bc <dir_alloc+0x64>
 800b7b6:	e00c      	b.n	800b7d2 <dir_alloc+0x7a>
			} else {
				n = 0;					/* Not a blank entry. Restart to search */
 800b7b8:	2300      	movs	r3, #0
 800b7ba:	613b      	str	r3, [r7, #16]
			}
			res = dir_next(dp, 1);
 800b7bc:	2101      	movs	r1, #1
 800b7be:	6878      	ldr	r0, [r7, #4]
 800b7c0:	f7ff ff05 	bl	800b5ce <dir_next>
 800b7c4:	4603      	mov	r3, r0
 800b7c6:	75fb      	strb	r3, [r7, #23]
		} while (res == FR_OK);	/* Next entry with table stretch enabled */
 800b7c8:	7dfb      	ldrb	r3, [r7, #23]
 800b7ca:	2b00      	cmp	r3, #0
 800b7cc:	d0d7      	beq.n	800b77e <dir_alloc+0x26>
 800b7ce:	e000      	b.n	800b7d2 <dir_alloc+0x7a>
			if (res != FR_OK) break;
 800b7d0:	bf00      	nop
	}

	if (res == FR_NO_FILE) res = FR_DENIED;	/* No directory entry to allocate */
 800b7d2:	7dfb      	ldrb	r3, [r7, #23]
 800b7d4:	2b04      	cmp	r3, #4
 800b7d6:	d101      	bne.n	800b7dc <dir_alloc+0x84>
 800b7d8:	2307      	movs	r3, #7
 800b7da:	75fb      	strb	r3, [r7, #23]
	return res;
 800b7dc:	7dfb      	ldrb	r3, [r7, #23]
}
 800b7de:	4618      	mov	r0, r3
 800b7e0:	3718      	adds	r7, #24
 800b7e2:	46bd      	mov	sp, r7
 800b7e4:	bd80      	pop	{r7, pc}

0800b7e6 <ld_clust>:
static
DWORD ld_clust (	/* Returns the top cluster value of the SFN entry */
	FATFS* fs,		/* Pointer to the fs object */
	const BYTE* dir	/* Pointer to the key entry */
)
{
 800b7e6:	b580      	push	{r7, lr}
 800b7e8:	b084      	sub	sp, #16
 800b7ea:	af00      	add	r7, sp, #0
 800b7ec:	6078      	str	r0, [r7, #4]
 800b7ee:	6039      	str	r1, [r7, #0]
	DWORD cl;

	cl = ld_word(dir + DIR_FstClusLO);
 800b7f0:	683b      	ldr	r3, [r7, #0]
 800b7f2:	331a      	adds	r3, #26
 800b7f4:	4618      	mov	r0, r3
 800b7f6:	f7ff f83f 	bl	800a878 <ld_word>
 800b7fa:	4603      	mov	r3, r0
 800b7fc:	60fb      	str	r3, [r7, #12]
	if (fs->fs_type == FS_FAT32) {
 800b7fe:	687b      	ldr	r3, [r7, #4]
 800b800:	781b      	ldrb	r3, [r3, #0]
 800b802:	2b03      	cmp	r3, #3
 800b804:	d109      	bne.n	800b81a <ld_clust+0x34>
		cl |= (DWORD)ld_word(dir + DIR_FstClusHI) << 16;
 800b806:	683b      	ldr	r3, [r7, #0]
 800b808:	3314      	adds	r3, #20
 800b80a:	4618      	mov	r0, r3
 800b80c:	f7ff f834 	bl	800a878 <ld_word>
 800b810:	4603      	mov	r3, r0
 800b812:	041b      	lsls	r3, r3, #16
 800b814:	68fa      	ldr	r2, [r7, #12]
 800b816:	4313      	orrs	r3, r2
 800b818:	60fb      	str	r3, [r7, #12]
	}

	return cl;
 800b81a:	68fb      	ldr	r3, [r7, #12]
}
 800b81c:	4618      	mov	r0, r3
 800b81e:	3710      	adds	r7, #16
 800b820:	46bd      	mov	sp, r7
 800b822:	bd80      	pop	{r7, pc}

0800b824 <st_clust>:
void st_clust (
	FATFS* fs,	/* Pointer to the fs object */
	BYTE* dir,	/* Pointer to the key entry */
	DWORD cl	/* Value to be set */
)
{
 800b824:	b580      	push	{r7, lr}
 800b826:	b084      	sub	sp, #16
 800b828:	af00      	add	r7, sp, #0
 800b82a:	60f8      	str	r0, [r7, #12]
 800b82c:	60b9      	str	r1, [r7, #8]
 800b82e:	607a      	str	r2, [r7, #4]
	st_word(dir + DIR_FstClusLO, (WORD)cl);
 800b830:	68bb      	ldr	r3, [r7, #8]
 800b832:	331a      	adds	r3, #26
 800b834:	687a      	ldr	r2, [r7, #4]
 800b836:	b292      	uxth	r2, r2
 800b838:	4611      	mov	r1, r2
 800b83a:	4618      	mov	r0, r3
 800b83c:	f7ff f857 	bl	800a8ee <st_word>
	if (fs->fs_type == FS_FAT32) {
 800b840:	68fb      	ldr	r3, [r7, #12]
 800b842:	781b      	ldrb	r3, [r3, #0]
 800b844:	2b03      	cmp	r3, #3
 800b846:	d109      	bne.n	800b85c <st_clust+0x38>
		st_word(dir + DIR_FstClusHI, (WORD)(cl >> 16));
 800b848:	68bb      	ldr	r3, [r7, #8]
 800b84a:	f103 0214 	add.w	r2, r3, #20
 800b84e:	687b      	ldr	r3, [r7, #4]
 800b850:	0c1b      	lsrs	r3, r3, #16
 800b852:	b29b      	uxth	r3, r3
 800b854:	4619      	mov	r1, r3
 800b856:	4610      	mov	r0, r2
 800b858:	f7ff f849 	bl	800a8ee <st_word>
	}
}
 800b85c:	bf00      	nop
 800b85e:	3710      	adds	r7, #16
 800b860:	46bd      	mov	sp, r7
 800b862:	bd80      	pop	{r7, pc}

0800b864 <dir_read>:
static
FRESULT dir_read (
	DIR* dp,		/* Pointer to the directory object */
	int vol			/* Filtered by 0:file/directory or 1:volume label */
)
{
 800b864:	b580      	push	{r7, lr}
 800b866:	b086      	sub	sp, #24
 800b868:	af00      	add	r7, sp, #0
 800b86a:	6078      	str	r0, [r7, #4]
 800b86c:	6039      	str	r1, [r7, #0]
	FRESULT res = FR_NO_FILE;
 800b86e:	2304      	movs	r3, #4
 800b870:	75fb      	strb	r3, [r7, #23]
	FATFS *fs = dp->obj.fs;
 800b872:	687b      	ldr	r3, [r7, #4]
 800b874:	681b      	ldr	r3, [r3, #0]
 800b876:	613b      	str	r3, [r7, #16]
	BYTE a, c;
#if _USE_LFN != 0
	BYTE ord = 0xFF, sum = 0xFF;
#endif

	while (dp->sect) {
 800b878:	e03c      	b.n	800b8f4 <dir_read+0x90>
		res = move_window(fs, dp->sect);
 800b87a:	687b      	ldr	r3, [r7, #4]
 800b87c:	69db      	ldr	r3, [r3, #28]
 800b87e:	4619      	mov	r1, r3
 800b880:	6938      	ldr	r0, [r7, #16]
 800b882:	f7ff faa9 	bl	800add8 <move_window>
 800b886:	4603      	mov	r3, r0
 800b888:	75fb      	strb	r3, [r7, #23]
		if (res != FR_OK) break;
 800b88a:	7dfb      	ldrb	r3, [r7, #23]
 800b88c:	2b00      	cmp	r3, #0
 800b88e:	d136      	bne.n	800b8fe <dir_read+0x9a>
		c = dp->dir[DIR_Name];	/* Test for the entry type */
 800b890:	687b      	ldr	r3, [r7, #4]
 800b892:	6a1b      	ldr	r3, [r3, #32]
 800b894:	781b      	ldrb	r3, [r3, #0]
 800b896:	73fb      	strb	r3, [r7, #15]
		if (c == 0) {
 800b898:	7bfb      	ldrb	r3, [r7, #15]
 800b89a:	2b00      	cmp	r3, #0
 800b89c:	d102      	bne.n	800b8a4 <dir_read+0x40>
			res = FR_NO_FILE; break; /* Reached to end of the directory */
 800b89e:	2304      	movs	r3, #4
 800b8a0:	75fb      	strb	r3, [r7, #23]
 800b8a2:	e031      	b.n	800b908 <dir_read+0xa4>
				}
			}
		} else
#endif
		{	/* On the FAT12/16/32 volume */
			dp->obj.attr = a = dp->dir[DIR_Attr] & AM_MASK;	/* Get attribute */
 800b8a4:	687b      	ldr	r3, [r7, #4]
 800b8a6:	6a1b      	ldr	r3, [r3, #32]
 800b8a8:	330b      	adds	r3, #11
 800b8aa:	781b      	ldrb	r3, [r3, #0]
 800b8ac:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800b8b0:	73bb      	strb	r3, [r7, #14]
 800b8b2:	687b      	ldr	r3, [r7, #4]
 800b8b4:	7bba      	ldrb	r2, [r7, #14]
 800b8b6:	719a      	strb	r2, [r3, #6]
					}
					break;
				}
			}
#else		/* Non LFN configuration */
			if (c != DDEM && c != '.' && a != AM_LFN && (int)((a & ~AM_ARC) == AM_VOL) == vol) {	/* Is it a valid entry? */
 800b8b8:	7bfb      	ldrb	r3, [r7, #15]
 800b8ba:	2be5      	cmp	r3, #229	; 0xe5
 800b8bc:	d011      	beq.n	800b8e2 <dir_read+0x7e>
 800b8be:	7bfb      	ldrb	r3, [r7, #15]
 800b8c0:	2b2e      	cmp	r3, #46	; 0x2e
 800b8c2:	d00e      	beq.n	800b8e2 <dir_read+0x7e>
 800b8c4:	7bbb      	ldrb	r3, [r7, #14]
 800b8c6:	2b0f      	cmp	r3, #15
 800b8c8:	d00b      	beq.n	800b8e2 <dir_read+0x7e>
 800b8ca:	7bbb      	ldrb	r3, [r7, #14]
 800b8cc:	f023 0320 	bic.w	r3, r3, #32
 800b8d0:	2b08      	cmp	r3, #8
 800b8d2:	bf0c      	ite	eq
 800b8d4:	2301      	moveq	r3, #1
 800b8d6:	2300      	movne	r3, #0
 800b8d8:	b2db      	uxtb	r3, r3
 800b8da:	461a      	mov	r2, r3
 800b8dc:	683b      	ldr	r3, [r7, #0]
 800b8de:	4293      	cmp	r3, r2
 800b8e0:	d00f      	beq.n	800b902 <dir_read+0x9e>
				break;
			}
#endif
		}
		res = dir_next(dp, 0);		/* Next entry */
 800b8e2:	2100      	movs	r1, #0
 800b8e4:	6878      	ldr	r0, [r7, #4]
 800b8e6:	f7ff fe72 	bl	800b5ce <dir_next>
 800b8ea:	4603      	mov	r3, r0
 800b8ec:	75fb      	strb	r3, [r7, #23]
		if (res != FR_OK) break;
 800b8ee:	7dfb      	ldrb	r3, [r7, #23]
 800b8f0:	2b00      	cmp	r3, #0
 800b8f2:	d108      	bne.n	800b906 <dir_read+0xa2>
	while (dp->sect) {
 800b8f4:	687b      	ldr	r3, [r7, #4]
 800b8f6:	69db      	ldr	r3, [r3, #28]
 800b8f8:	2b00      	cmp	r3, #0
 800b8fa:	d1be      	bne.n	800b87a <dir_read+0x16>
 800b8fc:	e004      	b.n	800b908 <dir_read+0xa4>
		if (res != FR_OK) break;
 800b8fe:	bf00      	nop
 800b900:	e002      	b.n	800b908 <dir_read+0xa4>
				break;
 800b902:	bf00      	nop
 800b904:	e000      	b.n	800b908 <dir_read+0xa4>
		if (res != FR_OK) break;
 800b906:	bf00      	nop
	}

	if (res != FR_OK) dp->sect = 0;		/* Terminate the read operation on error or EOT */
 800b908:	7dfb      	ldrb	r3, [r7, #23]
 800b90a:	2b00      	cmp	r3, #0
 800b90c:	d002      	beq.n	800b914 <dir_read+0xb0>
 800b90e:	687b      	ldr	r3, [r7, #4]
 800b910:	2200      	movs	r2, #0
 800b912:	61da      	str	r2, [r3, #28]
	return res;
 800b914:	7dfb      	ldrb	r3, [r7, #23]
}
 800b916:	4618      	mov	r0, r3
 800b918:	3718      	adds	r7, #24
 800b91a:	46bd      	mov	sp, r7
 800b91c:	bd80      	pop	{r7, pc}

0800b91e <dir_find>:

static
FRESULT dir_find (	/* FR_OK(0):succeeded, !=0:error */
	DIR* dp			/* Pointer to the directory object with the file name */
)
{
 800b91e:	b580      	push	{r7, lr}
 800b920:	b086      	sub	sp, #24
 800b922:	af00      	add	r7, sp, #0
 800b924:	6078      	str	r0, [r7, #4]
	FRESULT res;
	FATFS *fs = dp->obj.fs;
 800b926:	687b      	ldr	r3, [r7, #4]
 800b928:	681b      	ldr	r3, [r3, #0]
 800b92a:	613b      	str	r3, [r7, #16]
	BYTE c;
#if _USE_LFN != 0
	BYTE a, ord, sum;
#endif

	res = dir_sdi(dp, 0);			/* Rewind directory object */
 800b92c:	2100      	movs	r1, #0
 800b92e:	6878      	ldr	r0, [r7, #4]
 800b930:	f7ff fdd2 	bl	800b4d8 <dir_sdi>
 800b934:	4603      	mov	r3, r0
 800b936:	75fb      	strb	r3, [r7, #23]
	if (res != FR_OK) return res;
 800b938:	7dfb      	ldrb	r3, [r7, #23]
 800b93a:	2b00      	cmp	r3, #0
 800b93c:	d001      	beq.n	800b942 <dir_find+0x24>
 800b93e:	7dfb      	ldrb	r3, [r7, #23]
 800b940:	e03e      	b.n	800b9c0 <dir_find+0xa2>
	/* On the FAT12/16/32 volume */
#if _USE_LFN != 0
	ord = sum = 0xFF; dp->blk_ofs = 0xFFFFFFFF;	/* Reset LFN sequence */
#endif
	do {
		res = move_window(fs, dp->sect);
 800b942:	687b      	ldr	r3, [r7, #4]
 800b944:	69db      	ldr	r3, [r3, #28]
 800b946:	4619      	mov	r1, r3
 800b948:	6938      	ldr	r0, [r7, #16]
 800b94a:	f7ff fa45 	bl	800add8 <move_window>
 800b94e:	4603      	mov	r3, r0
 800b950:	75fb      	strb	r3, [r7, #23]
		if (res != FR_OK) break;
 800b952:	7dfb      	ldrb	r3, [r7, #23]
 800b954:	2b00      	cmp	r3, #0
 800b956:	d12f      	bne.n	800b9b8 <dir_find+0x9a>
		c = dp->dir[DIR_Name];
 800b958:	687b      	ldr	r3, [r7, #4]
 800b95a:	6a1b      	ldr	r3, [r3, #32]
 800b95c:	781b      	ldrb	r3, [r3, #0]
 800b95e:	73fb      	strb	r3, [r7, #15]
		if (c == 0) { res = FR_NO_FILE; break; }	/* Reached to end of table */
 800b960:	7bfb      	ldrb	r3, [r7, #15]
 800b962:	2b00      	cmp	r3, #0
 800b964:	d102      	bne.n	800b96c <dir_find+0x4e>
 800b966:	2304      	movs	r3, #4
 800b968:	75fb      	strb	r3, [r7, #23]
 800b96a:	e028      	b.n	800b9be <dir_find+0xa0>
				if (!(dp->fn[NSFLAG] & NS_LOSS) && !mem_cmp(dp->dir, dp->fn, 11)) break;	/* SFN matched? */
				ord = 0xFF; dp->blk_ofs = 0xFFFFFFFF;	/* Reset LFN sequence */
			}
		}
#else		/* Non LFN configuration */
		dp->obj.attr = dp->dir[DIR_Attr] & AM_MASK;
 800b96c:	687b      	ldr	r3, [r7, #4]
 800b96e:	6a1b      	ldr	r3, [r3, #32]
 800b970:	330b      	adds	r3, #11
 800b972:	781b      	ldrb	r3, [r3, #0]
 800b974:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800b978:	b2da      	uxtb	r2, r3
 800b97a:	687b      	ldr	r3, [r7, #4]
 800b97c:	719a      	strb	r2, [r3, #6]
		if (!(dp->dir[DIR_Attr] & AM_VOL) && !mem_cmp(dp->dir, dp->fn, 11)) break;	/* Is it a valid entry? */
 800b97e:	687b      	ldr	r3, [r7, #4]
 800b980:	6a1b      	ldr	r3, [r3, #32]
 800b982:	330b      	adds	r3, #11
 800b984:	781b      	ldrb	r3, [r3, #0]
 800b986:	f003 0308 	and.w	r3, r3, #8
 800b98a:	2b00      	cmp	r3, #0
 800b98c:	d10a      	bne.n	800b9a4 <dir_find+0x86>
 800b98e:	687b      	ldr	r3, [r7, #4]
 800b990:	6a18      	ldr	r0, [r3, #32]
 800b992:	687b      	ldr	r3, [r7, #4]
 800b994:	3324      	adds	r3, #36	; 0x24
 800b996:	220b      	movs	r2, #11
 800b998:	4619      	mov	r1, r3
 800b99a:	f7ff f82b 	bl	800a9f4 <mem_cmp>
 800b99e:	4603      	mov	r3, r0
 800b9a0:	2b00      	cmp	r3, #0
 800b9a2:	d00b      	beq.n	800b9bc <dir_find+0x9e>
#endif
		res = dir_next(dp, 0);	/* Next entry */
 800b9a4:	2100      	movs	r1, #0
 800b9a6:	6878      	ldr	r0, [r7, #4]
 800b9a8:	f7ff fe11 	bl	800b5ce <dir_next>
 800b9ac:	4603      	mov	r3, r0
 800b9ae:	75fb      	strb	r3, [r7, #23]
	} while (res == FR_OK);
 800b9b0:	7dfb      	ldrb	r3, [r7, #23]
 800b9b2:	2b00      	cmp	r3, #0
 800b9b4:	d0c5      	beq.n	800b942 <dir_find+0x24>
 800b9b6:	e002      	b.n	800b9be <dir_find+0xa0>
		if (res != FR_OK) break;
 800b9b8:	bf00      	nop
 800b9ba:	e000      	b.n	800b9be <dir_find+0xa0>
		if (!(dp->dir[DIR_Attr] & AM_VOL) && !mem_cmp(dp->dir, dp->fn, 11)) break;	/* Is it a valid entry? */
 800b9bc:	bf00      	nop

	return res;
 800b9be:	7dfb      	ldrb	r3, [r7, #23]
}
 800b9c0:	4618      	mov	r0, r3
 800b9c2:	3718      	adds	r7, #24
 800b9c4:	46bd      	mov	sp, r7
 800b9c6:	bd80      	pop	{r7, pc}

0800b9c8 <dir_register>:

static
FRESULT dir_register (	/* FR_OK:succeeded, FR_DENIED:no free entry or too many SFN collision, FR_DISK_ERR:disk error */
	DIR* dp				/* Target directory with object name to be created */
)
{
 800b9c8:	b580      	push	{r7, lr}
 800b9ca:	b084      	sub	sp, #16
 800b9cc:	af00      	add	r7, sp, #0
 800b9ce:	6078      	str	r0, [r7, #4]
	FRESULT res;
	FATFS *fs = dp->obj.fs;
 800b9d0:	687b      	ldr	r3, [r7, #4]
 800b9d2:	681b      	ldr	r3, [r3, #0]
 800b9d4:	60bb      	str	r3, [r7, #8]
			} while (res == FR_OK && --nent);
		}
	}

#else	/* Non LFN configuration */
	res = dir_alloc(dp, 1);		/* Allocate an entry for SFN */
 800b9d6:	2101      	movs	r1, #1
 800b9d8:	6878      	ldr	r0, [r7, #4]
 800b9da:	f7ff febd 	bl	800b758 <dir_alloc>
 800b9de:	4603      	mov	r3, r0
 800b9e0:	73fb      	strb	r3, [r7, #15]

#endif

	/* Set SFN entry */
	if (res == FR_OK) {
 800b9e2:	7bfb      	ldrb	r3, [r7, #15]
 800b9e4:	2b00      	cmp	r3, #0
 800b9e6:	d11c      	bne.n	800ba22 <dir_register+0x5a>
		res = move_window(fs, dp->sect);
 800b9e8:	687b      	ldr	r3, [r7, #4]
 800b9ea:	69db      	ldr	r3, [r3, #28]
 800b9ec:	4619      	mov	r1, r3
 800b9ee:	68b8      	ldr	r0, [r7, #8]
 800b9f0:	f7ff f9f2 	bl	800add8 <move_window>
 800b9f4:	4603      	mov	r3, r0
 800b9f6:	73fb      	strb	r3, [r7, #15]
		if (res == FR_OK) {
 800b9f8:	7bfb      	ldrb	r3, [r7, #15]
 800b9fa:	2b00      	cmp	r3, #0
 800b9fc:	d111      	bne.n	800ba22 <dir_register+0x5a>
			mem_set(dp->dir, 0, SZDIRE);	/* Clean the entry */
 800b9fe:	687b      	ldr	r3, [r7, #4]
 800ba00:	6a1b      	ldr	r3, [r3, #32]
 800ba02:	2220      	movs	r2, #32
 800ba04:	2100      	movs	r1, #0
 800ba06:	4618      	mov	r0, r3
 800ba08:	f7fe ffd9 	bl	800a9be <mem_set>
			mem_cpy(dp->dir + DIR_Name, dp->fn, 11);	/* Put SFN */
 800ba0c:	687b      	ldr	r3, [r7, #4]
 800ba0e:	6a18      	ldr	r0, [r3, #32]
 800ba10:	687b      	ldr	r3, [r7, #4]
 800ba12:	3324      	adds	r3, #36	; 0x24
 800ba14:	220b      	movs	r2, #11
 800ba16:	4619      	mov	r1, r3
 800ba18:	f7fe ffb0 	bl	800a97c <mem_cpy>
#if _USE_LFN != 0
			dp->dir[DIR_NTres] = dp->fn[NSFLAG] & (NS_BODY | NS_EXT);	/* Put NT flag */
#endif
			fs->wflag = 1;
 800ba1c:	68bb      	ldr	r3, [r7, #8]
 800ba1e:	2201      	movs	r2, #1
 800ba20:	70da      	strb	r2, [r3, #3]
		}
	}

	return res;
 800ba22:	7bfb      	ldrb	r3, [r7, #15]
}
 800ba24:	4618      	mov	r0, r3
 800ba26:	3710      	adds	r7, #16
 800ba28:	46bd      	mov	sp, r7
 800ba2a:	bd80      	pop	{r7, pc}

0800ba2c <get_fileinfo>:
static
void get_fileinfo (		/* No return code */
	DIR* dp,			/* Pointer to the directory object */
	FILINFO* fno	 	/* Pointer to the file information to be filled */
)
{
 800ba2c:	b580      	push	{r7, lr}
 800ba2e:	b086      	sub	sp, #24
 800ba30:	af00      	add	r7, sp, #0
 800ba32:	6078      	str	r0, [r7, #4]
 800ba34:	6039      	str	r1, [r7, #0]
	WCHAR w, lfv;
	FATFS *fs = dp->obj.fs;
#endif


	fno->fname[0] = 0;		/* Invaidate file info */
 800ba36:	683b      	ldr	r3, [r7, #0]
 800ba38:	2200      	movs	r2, #0
 800ba3a:	725a      	strb	r2, [r3, #9]
	if (!dp->sect) return;	/* Exit if read pointer has reached end of directory */
 800ba3c:	687b      	ldr	r3, [r7, #4]
 800ba3e:	69db      	ldr	r3, [r3, #28]
 800ba40:	2b00      	cmp	r3, #0
 800ba42:	d04e      	beq.n	800bae2 <get_fileinfo+0xb6>
		if (!dp->dir[DIR_NTres]) j = 0;	/* Altname is no longer needed if neither LFN nor case info is exist. */
	}
	fno->altname[j] = 0;	/* Terminate the SFN */

#else	/* Non-LFN configuration */
	i = j = 0;
 800ba44:	2300      	movs	r3, #0
 800ba46:	613b      	str	r3, [r7, #16]
 800ba48:	693b      	ldr	r3, [r7, #16]
 800ba4a:	617b      	str	r3, [r7, #20]
	while (i < 11) {		/* Copy name body and extension */
 800ba4c:	e021      	b.n	800ba92 <get_fileinfo+0x66>
		c = (TCHAR)dp->dir[i++];
 800ba4e:	687b      	ldr	r3, [r7, #4]
 800ba50:	6a1a      	ldr	r2, [r3, #32]
 800ba52:	697b      	ldr	r3, [r7, #20]
 800ba54:	1c59      	adds	r1, r3, #1
 800ba56:	6179      	str	r1, [r7, #20]
 800ba58:	4413      	add	r3, r2
 800ba5a:	781b      	ldrb	r3, [r3, #0]
 800ba5c:	73fb      	strb	r3, [r7, #15]
		if (c == ' ') continue;				/* Skip padding spaces */
 800ba5e:	7bfb      	ldrb	r3, [r7, #15]
 800ba60:	2b20      	cmp	r3, #32
 800ba62:	d100      	bne.n	800ba66 <get_fileinfo+0x3a>
 800ba64:	e015      	b.n	800ba92 <get_fileinfo+0x66>
		if (c == RDDEM) c = (TCHAR)DDEM;	/* Restore replaced DDEM character */
 800ba66:	7bfb      	ldrb	r3, [r7, #15]
 800ba68:	2b05      	cmp	r3, #5
 800ba6a:	d101      	bne.n	800ba70 <get_fileinfo+0x44>
 800ba6c:	23e5      	movs	r3, #229	; 0xe5
 800ba6e:	73fb      	strb	r3, [r7, #15]
		if (i == 9) fno->fname[j++] = '.';	/* Insert a . if extension is exist */
 800ba70:	697b      	ldr	r3, [r7, #20]
 800ba72:	2b09      	cmp	r3, #9
 800ba74:	d106      	bne.n	800ba84 <get_fileinfo+0x58>
 800ba76:	693b      	ldr	r3, [r7, #16]
 800ba78:	1c5a      	adds	r2, r3, #1
 800ba7a:	613a      	str	r2, [r7, #16]
 800ba7c:	683a      	ldr	r2, [r7, #0]
 800ba7e:	4413      	add	r3, r2
 800ba80:	222e      	movs	r2, #46	; 0x2e
 800ba82:	725a      	strb	r2, [r3, #9]
		fno->fname[j++] = c;
 800ba84:	693b      	ldr	r3, [r7, #16]
 800ba86:	1c5a      	adds	r2, r3, #1
 800ba88:	613a      	str	r2, [r7, #16]
 800ba8a:	683a      	ldr	r2, [r7, #0]
 800ba8c:	4413      	add	r3, r2
 800ba8e:	7bfa      	ldrb	r2, [r7, #15]
 800ba90:	725a      	strb	r2, [r3, #9]
	while (i < 11) {		/* Copy name body and extension */
 800ba92:	697b      	ldr	r3, [r7, #20]
 800ba94:	2b0a      	cmp	r3, #10
 800ba96:	d9da      	bls.n	800ba4e <get_fileinfo+0x22>
	}
	fno->fname[j] = 0;
 800ba98:	683a      	ldr	r2, [r7, #0]
 800ba9a:	693b      	ldr	r3, [r7, #16]
 800ba9c:	4413      	add	r3, r2
 800ba9e:	3309      	adds	r3, #9
 800baa0:	2200      	movs	r2, #0
 800baa2:	701a      	strb	r2, [r3, #0]
#endif

	fno->fattrib = dp->dir[DIR_Attr];				/* Attribute */
 800baa4:	687b      	ldr	r3, [r7, #4]
 800baa6:	6a1b      	ldr	r3, [r3, #32]
 800baa8:	7ada      	ldrb	r2, [r3, #11]
 800baaa:	683b      	ldr	r3, [r7, #0]
 800baac:	721a      	strb	r2, [r3, #8]
	fno->fsize = ld_dword(dp->dir + DIR_FileSize);	/* Size */
 800baae:	687b      	ldr	r3, [r7, #4]
 800bab0:	6a1b      	ldr	r3, [r3, #32]
 800bab2:	331c      	adds	r3, #28
 800bab4:	4618      	mov	r0, r3
 800bab6:	f7fe fef7 	bl	800a8a8 <ld_dword>
 800baba:	4602      	mov	r2, r0
 800babc:	683b      	ldr	r3, [r7, #0]
 800babe:	601a      	str	r2, [r3, #0]
	tm = ld_dword(dp->dir + DIR_ModTime);			/* Timestamp */
 800bac0:	687b      	ldr	r3, [r7, #4]
 800bac2:	6a1b      	ldr	r3, [r3, #32]
 800bac4:	3316      	adds	r3, #22
 800bac6:	4618      	mov	r0, r3
 800bac8:	f7fe feee 	bl	800a8a8 <ld_dword>
 800bacc:	60b8      	str	r0, [r7, #8]
	fno->ftime = (WORD)tm; fno->fdate = (WORD)(tm >> 16);
 800bace:	68bb      	ldr	r3, [r7, #8]
 800bad0:	b29a      	uxth	r2, r3
 800bad2:	683b      	ldr	r3, [r7, #0]
 800bad4:	80da      	strh	r2, [r3, #6]
 800bad6:	68bb      	ldr	r3, [r7, #8]
 800bad8:	0c1b      	lsrs	r3, r3, #16
 800bada:	b29a      	uxth	r2, r3
 800badc:	683b      	ldr	r3, [r7, #0]
 800bade:	809a      	strh	r2, [r3, #4]
 800bae0:	e000      	b.n	800bae4 <get_fileinfo+0xb8>
	if (!dp->sect) return;	/* Exit if read pointer has reached end of directory */
 800bae2:	bf00      	nop
}
 800bae4:	3718      	adds	r7, #24
 800bae6:	46bd      	mov	sp, r7
 800bae8:	bd80      	pop	{r7, pc}
	...

0800baec <get_achar>:

static
WCHAR get_achar (		/* Get a character and advances ptr 1 or 2 */
	const TCHAR** ptr	/* Pointer to pointer to the SBCS/DBCS/Unicode string */
)
{
 800baec:	b480      	push	{r7}
 800baee:	b085      	sub	sp, #20
 800baf0:	af00      	add	r7, sp, #0
 800baf2:	6078      	str	r0, [r7, #4]
#if !_LFN_UNICODE
	WCHAR chr;

	chr = (BYTE)*(*ptr)++;					/* Get a byte */
 800baf4:	687b      	ldr	r3, [r7, #4]
 800baf6:	681b      	ldr	r3, [r3, #0]
 800baf8:	1c59      	adds	r1, r3, #1
 800bafa:	687a      	ldr	r2, [r7, #4]
 800bafc:	6011      	str	r1, [r2, #0]
 800bafe:	781b      	ldrb	r3, [r3, #0]
 800bb00:	81fb      	strh	r3, [r7, #14]
	if (IsLower(chr)) chr -= 0x20;			/* To upper ASCII char */
 800bb02:	89fb      	ldrh	r3, [r7, #14]
 800bb04:	2b60      	cmp	r3, #96	; 0x60
 800bb06:	d905      	bls.n	800bb14 <get_achar+0x28>
 800bb08:	89fb      	ldrh	r3, [r7, #14]
 800bb0a:	2b7a      	cmp	r3, #122	; 0x7a
 800bb0c:	d802      	bhi.n	800bb14 <get_achar+0x28>
 800bb0e:	89fb      	ldrh	r3, [r7, #14]
 800bb10:	3b20      	subs	r3, #32
 800bb12:	81fb      	strh	r3, [r7, #14]
#ifdef _EXCVT
	if (chr >= 0x80) chr = ExCvt[chr - 0x80];	/* To upper SBCS extended char */
 800bb14:	89fb      	ldrh	r3, [r7, #14]
 800bb16:	2b7f      	cmp	r3, #127	; 0x7f
 800bb18:	d904      	bls.n	800bb24 <get_achar+0x38>
 800bb1a:	89fb      	ldrh	r3, [r7, #14]
 800bb1c:	3b80      	subs	r3, #128	; 0x80
 800bb1e:	4a05      	ldr	r2, [pc, #20]	; (800bb34 <get_achar+0x48>)
 800bb20:	5cd3      	ldrb	r3, [r2, r3]
 800bb22:	81fb      	strh	r3, [r7, #14]
#else
	if (IsDBCS1(chr) && IsDBCS2(**ptr)) {		/* Get DBC 2nd byte if needed */
		chr = chr << 8 | (BYTE)*(*ptr)++;
	}
#endif
	return chr;
 800bb24:	89fb      	ldrh	r3, [r7, #14]
#else
	return ff_wtoupper(*(*ptr)++);			/* Get a word and to upper */
#endif
}
 800bb26:	4618      	mov	r0, r3
 800bb28:	3714      	adds	r7, #20
 800bb2a:	46bd      	mov	sp, r7
 800bb2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bb30:	4770      	bx	lr
 800bb32:	bf00      	nop
 800bb34:	0800f820 	.word	0x0800f820

0800bb38 <pattern_matching>:
	const TCHAR* pat,	/* Matching pattern */
	const TCHAR* nam,	/* String to be tested */
	int skip,			/* Number of pre-skip chars (number of ?s) */
	int inf				/* Infinite search (* specified) */
)
{
 800bb38:	b580      	push	{r7, lr}
 800bb3a:	b08a      	sub	sp, #40	; 0x28
 800bb3c:	af00      	add	r7, sp, #0
 800bb3e:	60f8      	str	r0, [r7, #12]
 800bb40:	60b9      	str	r1, [r7, #8]
 800bb42:	607a      	str	r2, [r7, #4]
 800bb44:	603b      	str	r3, [r7, #0]
	const TCHAR *pp, *np;
	WCHAR pc, nc;
	int nm, nx;


	while (skip--) {				/* Pre-skip name chars */
 800bb46:	e009      	b.n	800bb5c <pattern_matching+0x24>
		if (!get_achar(&nam)) return 0;	/* Branch mismatched if less name chars */
 800bb48:	f107 0308 	add.w	r3, r7, #8
 800bb4c:	4618      	mov	r0, r3
 800bb4e:	f7ff ffcd 	bl	800baec <get_achar>
 800bb52:	4603      	mov	r3, r0
 800bb54:	2b00      	cmp	r3, #0
 800bb56:	d101      	bne.n	800bb5c <pattern_matching+0x24>
 800bb58:	2300      	movs	r3, #0
 800bb5a:	e064      	b.n	800bc26 <pattern_matching+0xee>
	while (skip--) {				/* Pre-skip name chars */
 800bb5c:	687b      	ldr	r3, [r7, #4]
 800bb5e:	1e5a      	subs	r2, r3, #1
 800bb60:	607a      	str	r2, [r7, #4]
 800bb62:	2b00      	cmp	r3, #0
 800bb64:	d1f0      	bne.n	800bb48 <pattern_matching+0x10>
	}
	if (!*pat && inf) return 1;		/* (short circuit) */
 800bb66:	68fb      	ldr	r3, [r7, #12]
 800bb68:	781b      	ldrb	r3, [r3, #0]
 800bb6a:	2b00      	cmp	r3, #0
 800bb6c:	d104      	bne.n	800bb78 <pattern_matching+0x40>
 800bb6e:	683b      	ldr	r3, [r7, #0]
 800bb70:	2b00      	cmp	r3, #0
 800bb72:	d001      	beq.n	800bb78 <pattern_matching+0x40>
 800bb74:	2301      	movs	r3, #1
 800bb76:	e056      	b.n	800bc26 <pattern_matching+0xee>

	do {
		pp = pat; np = nam;			/* Top of pattern and name to match */
 800bb78:	68fb      	ldr	r3, [r7, #12]
 800bb7a:	617b      	str	r3, [r7, #20]
 800bb7c:	68bb      	ldr	r3, [r7, #8]
 800bb7e:	613b      	str	r3, [r7, #16]
		for (;;) {
			if (*pp == '?' || *pp == '*') {	/* Wildcard? */
 800bb80:	697b      	ldr	r3, [r7, #20]
 800bb82:	781b      	ldrb	r3, [r3, #0]
 800bb84:	2b3f      	cmp	r3, #63	; 0x3f
 800bb86:	d003      	beq.n	800bb90 <pattern_matching+0x58>
 800bb88:	697b      	ldr	r3, [r7, #20]
 800bb8a:	781b      	ldrb	r3, [r3, #0]
 800bb8c:	2b2a      	cmp	r3, #42	; 0x2a
 800bb8e:	d126      	bne.n	800bbde <pattern_matching+0xa6>
				nm = nx = 0;
 800bb90:	2300      	movs	r3, #0
 800bb92:	61fb      	str	r3, [r7, #28]
 800bb94:	69fb      	ldr	r3, [r7, #28]
 800bb96:	623b      	str	r3, [r7, #32]
				do {				/* Analyze the wildcard chars */
					if (*pp++ == '?') nm++; else nx = 1;
 800bb98:	697b      	ldr	r3, [r7, #20]
 800bb9a:	1c5a      	adds	r2, r3, #1
 800bb9c:	617a      	str	r2, [r7, #20]
 800bb9e:	781b      	ldrb	r3, [r3, #0]
 800bba0:	2b3f      	cmp	r3, #63	; 0x3f
 800bba2:	d103      	bne.n	800bbac <pattern_matching+0x74>
 800bba4:	6a3b      	ldr	r3, [r7, #32]
 800bba6:	3301      	adds	r3, #1
 800bba8:	623b      	str	r3, [r7, #32]
 800bbaa:	e001      	b.n	800bbb0 <pattern_matching+0x78>
 800bbac:	2301      	movs	r3, #1
 800bbae:	61fb      	str	r3, [r7, #28]
				} while (*pp == '?' || *pp == '*');
 800bbb0:	697b      	ldr	r3, [r7, #20]
 800bbb2:	781b      	ldrb	r3, [r3, #0]
 800bbb4:	2b3f      	cmp	r3, #63	; 0x3f
 800bbb6:	d0ef      	beq.n	800bb98 <pattern_matching+0x60>
 800bbb8:	697b      	ldr	r3, [r7, #20]
 800bbba:	781b      	ldrb	r3, [r3, #0]
 800bbbc:	2b2a      	cmp	r3, #42	; 0x2a
 800bbbe:	d0eb      	beq.n	800bb98 <pattern_matching+0x60>
				if (pattern_matching(pp, np, nm, nx)) return 1;	/* Test new branch (recurs upto number of wildcard blocks in the pattern) */
 800bbc0:	6978      	ldr	r0, [r7, #20]
 800bbc2:	6939      	ldr	r1, [r7, #16]
 800bbc4:	69fb      	ldr	r3, [r7, #28]
 800bbc6:	6a3a      	ldr	r2, [r7, #32]
 800bbc8:	f7ff ffb6 	bl	800bb38 <pattern_matching>
 800bbcc:	4603      	mov	r3, r0
 800bbce:	2b00      	cmp	r3, #0
 800bbd0:	d001      	beq.n	800bbd6 <pattern_matching+0x9e>
 800bbd2:	2301      	movs	r3, #1
 800bbd4:	e027      	b.n	800bc26 <pattern_matching+0xee>
				nc = *np; break;	/* Branch mismatched */
 800bbd6:	693b      	ldr	r3, [r7, #16]
 800bbd8:	781b      	ldrb	r3, [r3, #0]
 800bbda:	84fb      	strh	r3, [r7, #38]	; 0x26
 800bbdc:	e017      	b.n	800bc0e <pattern_matching+0xd6>
			}
			pc = get_achar(&pp);	/* Get a pattern char */
 800bbde:	f107 0314 	add.w	r3, r7, #20
 800bbe2:	4618      	mov	r0, r3
 800bbe4:	f7ff ff82 	bl	800baec <get_achar>
 800bbe8:	4603      	mov	r3, r0
 800bbea:	837b      	strh	r3, [r7, #26]
			nc = get_achar(&np);	/* Get a name char */
 800bbec:	f107 0310 	add.w	r3, r7, #16
 800bbf0:	4618      	mov	r0, r3
 800bbf2:	f7ff ff7b 	bl	800baec <get_achar>
 800bbf6:	4603      	mov	r3, r0
 800bbf8:	84fb      	strh	r3, [r7, #38]	; 0x26
			if (pc != nc) break;	/* Branch mismatched? */
 800bbfa:	8b7a      	ldrh	r2, [r7, #26]
 800bbfc:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 800bbfe:	429a      	cmp	r2, r3
 800bc00:	d104      	bne.n	800bc0c <pattern_matching+0xd4>
			if (pc == 0) return 1;	/* Branch matched? (matched at end of both strings) */
 800bc02:	8b7b      	ldrh	r3, [r7, #26]
 800bc04:	2b00      	cmp	r3, #0
 800bc06:	d1bb      	bne.n	800bb80 <pattern_matching+0x48>
 800bc08:	2301      	movs	r3, #1
 800bc0a:	e00c      	b.n	800bc26 <pattern_matching+0xee>
			if (pc != nc) break;	/* Branch mismatched? */
 800bc0c:	bf00      	nop
		}
		get_achar(&nam);			/* nam++ */
 800bc0e:	f107 0308 	add.w	r3, r7, #8
 800bc12:	4618      	mov	r0, r3
 800bc14:	f7ff ff6a 	bl	800baec <get_achar>
	} while (inf && nc);			/* Retry until end of name if infinite search is specified */
 800bc18:	683b      	ldr	r3, [r7, #0]
 800bc1a:	2b00      	cmp	r3, #0
 800bc1c:	d002      	beq.n	800bc24 <pattern_matching+0xec>
 800bc1e:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 800bc20:	2b00      	cmp	r3, #0
 800bc22:	d1a9      	bne.n	800bb78 <pattern_matching+0x40>

	return 0;
 800bc24:	2300      	movs	r3, #0
}
 800bc26:	4618      	mov	r0, r3
 800bc28:	3728      	adds	r7, #40	; 0x28
 800bc2a:	46bd      	mov	sp, r7
 800bc2c:	bd80      	pop	{r7, pc}
	...

0800bc30 <create_name>:
static
FRESULT create_name (	/* FR_OK: successful, FR_INVALID_NAME: could not create */
	DIR* dp,			/* Pointer to the directory object */
	const TCHAR** path	/* Pointer to pointer to the segment in the path string */
)
{
 800bc30:	b580      	push	{r7, lr}
 800bc32:	b088      	sub	sp, #32
 800bc34:	af00      	add	r7, sp, #0
 800bc36:	6078      	str	r0, [r7, #4]
 800bc38:	6039      	str	r1, [r7, #0]
	BYTE c, d, *sfn;
	UINT ni, si, i;
	const char *p;

	/* Create file name in directory form */
	p = *path; sfn = dp->fn;
 800bc3a:	683b      	ldr	r3, [r7, #0]
 800bc3c:	681b      	ldr	r3, [r3, #0]
 800bc3e:	60fb      	str	r3, [r7, #12]
 800bc40:	687b      	ldr	r3, [r7, #4]
 800bc42:	3324      	adds	r3, #36	; 0x24
 800bc44:	60bb      	str	r3, [r7, #8]
	mem_set(sfn, ' ', 11);
 800bc46:	220b      	movs	r2, #11
 800bc48:	2120      	movs	r1, #32
 800bc4a:	68b8      	ldr	r0, [r7, #8]
 800bc4c:	f7fe feb7 	bl	800a9be <mem_set>
	si = i = 0; ni = 8;
 800bc50:	2300      	movs	r3, #0
 800bc52:	613b      	str	r3, [r7, #16]
 800bc54:	693b      	ldr	r3, [r7, #16]
 800bc56:	61fb      	str	r3, [r7, #28]
 800bc58:	2308      	movs	r3, #8
 800bc5a:	617b      	str	r3, [r7, #20]
		sfn[NSFLAG] = (c <= ' ') ? NS_LAST | NS_DOT : NS_DOT;	/* Set last segment flag if end of the path */
		return FR_OK;
	}
#endif
	for (;;) {
		c = (BYTE)p[si++];
 800bc5c:	69fb      	ldr	r3, [r7, #28]
 800bc5e:	1c5a      	adds	r2, r3, #1
 800bc60:	61fa      	str	r2, [r7, #28]
 800bc62:	68fa      	ldr	r2, [r7, #12]
 800bc64:	4413      	add	r3, r2
 800bc66:	781b      	ldrb	r3, [r3, #0]
 800bc68:	76fb      	strb	r3, [r7, #27]
		if (c <= ' ') break; 			/* Break if end of the path name */
 800bc6a:	7efb      	ldrb	r3, [r7, #27]
 800bc6c:	2b20      	cmp	r3, #32
 800bc6e:	d94e      	bls.n	800bd0e <create_name+0xde>
		if (c == '/' || c == '\\') {	/* Break if a separator is found */
 800bc70:	7efb      	ldrb	r3, [r7, #27]
 800bc72:	2b2f      	cmp	r3, #47	; 0x2f
 800bc74:	d006      	beq.n	800bc84 <create_name+0x54>
 800bc76:	7efb      	ldrb	r3, [r7, #27]
 800bc78:	2b5c      	cmp	r3, #92	; 0x5c
 800bc7a:	d110      	bne.n	800bc9e <create_name+0x6e>
			while (p[si] == '/' || p[si] == '\\') si++;	/* Skip duplicated separator if exist */
 800bc7c:	e002      	b.n	800bc84 <create_name+0x54>
 800bc7e:	69fb      	ldr	r3, [r7, #28]
 800bc80:	3301      	adds	r3, #1
 800bc82:	61fb      	str	r3, [r7, #28]
 800bc84:	68fa      	ldr	r2, [r7, #12]
 800bc86:	69fb      	ldr	r3, [r7, #28]
 800bc88:	4413      	add	r3, r2
 800bc8a:	781b      	ldrb	r3, [r3, #0]
 800bc8c:	2b2f      	cmp	r3, #47	; 0x2f
 800bc8e:	d0f6      	beq.n	800bc7e <create_name+0x4e>
 800bc90:	68fa      	ldr	r2, [r7, #12]
 800bc92:	69fb      	ldr	r3, [r7, #28]
 800bc94:	4413      	add	r3, r2
 800bc96:	781b      	ldrb	r3, [r3, #0]
 800bc98:	2b5c      	cmp	r3, #92	; 0x5c
 800bc9a:	d0f0      	beq.n	800bc7e <create_name+0x4e>
			break;
 800bc9c:	e038      	b.n	800bd10 <create_name+0xe0>
		}
		if (c == '.' || i >= ni) {		/* End of body or over size? */
 800bc9e:	7efb      	ldrb	r3, [r7, #27]
 800bca0:	2b2e      	cmp	r3, #46	; 0x2e
 800bca2:	d003      	beq.n	800bcac <create_name+0x7c>
 800bca4:	693a      	ldr	r2, [r7, #16]
 800bca6:	697b      	ldr	r3, [r7, #20]
 800bca8:	429a      	cmp	r2, r3
 800bcaa:	d30c      	bcc.n	800bcc6 <create_name+0x96>
			if (ni == 11 || c != '.') return FR_INVALID_NAME;	/* Over size or invalid dot */
 800bcac:	697b      	ldr	r3, [r7, #20]
 800bcae:	2b0b      	cmp	r3, #11
 800bcb0:	d002      	beq.n	800bcb8 <create_name+0x88>
 800bcb2:	7efb      	ldrb	r3, [r7, #27]
 800bcb4:	2b2e      	cmp	r3, #46	; 0x2e
 800bcb6:	d001      	beq.n	800bcbc <create_name+0x8c>
 800bcb8:	2306      	movs	r3, #6
 800bcba:	e044      	b.n	800bd46 <create_name+0x116>
			i = 8; ni = 11;				/* Goto extension */
 800bcbc:	2308      	movs	r3, #8
 800bcbe:	613b      	str	r3, [r7, #16]
 800bcc0:	230b      	movs	r3, #11
 800bcc2:	617b      	str	r3, [r7, #20]
			continue;
 800bcc4:	e022      	b.n	800bd0c <create_name+0xdc>
		}
		if (c >= 0x80) {				/* Extended character? */
 800bcc6:	f997 301b 	ldrsb.w	r3, [r7, #27]
 800bcca:	2b00      	cmp	r3, #0
 800bccc:	da04      	bge.n	800bcd8 <create_name+0xa8>
#ifdef _EXCVT
			c = ExCvt[c - 0x80];		/* To upper extended characters (SBCS cfg) */
 800bcce:	7efb      	ldrb	r3, [r7, #27]
 800bcd0:	3b80      	subs	r3, #128	; 0x80
 800bcd2:	4a1f      	ldr	r2, [pc, #124]	; (800bd50 <create_name+0x120>)
 800bcd4:	5cd3      	ldrb	r3, [r2, r3]
 800bcd6:	76fb      	strb	r3, [r7, #27]
			d = (BYTE)p[si++];			/* Get 2nd byte */
			if (!IsDBCS2(d) || i >= ni - 1) return FR_INVALID_NAME;	/* Reject invalid DBC */
			sfn[i++] = c;
			sfn[i++] = d;
		} else {						/* SBC */
			if (chk_chr("\"*+,:;<=>\?[]|\x7F", c)) return FR_INVALID_NAME;	/* Reject illegal chrs for SFN */
 800bcd8:	7efb      	ldrb	r3, [r7, #27]
 800bcda:	4619      	mov	r1, r3
 800bcdc:	481d      	ldr	r0, [pc, #116]	; (800bd54 <create_name+0x124>)
 800bcde:	f7fe feb0 	bl	800aa42 <chk_chr>
 800bce2:	4603      	mov	r3, r0
 800bce4:	2b00      	cmp	r3, #0
 800bce6:	d001      	beq.n	800bcec <create_name+0xbc>
 800bce8:	2306      	movs	r3, #6
 800bcea:	e02c      	b.n	800bd46 <create_name+0x116>
			if (IsLower(c)) c -= 0x20;	/* To upper */
 800bcec:	7efb      	ldrb	r3, [r7, #27]
 800bcee:	2b60      	cmp	r3, #96	; 0x60
 800bcf0:	d905      	bls.n	800bcfe <create_name+0xce>
 800bcf2:	7efb      	ldrb	r3, [r7, #27]
 800bcf4:	2b7a      	cmp	r3, #122	; 0x7a
 800bcf6:	d802      	bhi.n	800bcfe <create_name+0xce>
 800bcf8:	7efb      	ldrb	r3, [r7, #27]
 800bcfa:	3b20      	subs	r3, #32
 800bcfc:	76fb      	strb	r3, [r7, #27]
			sfn[i++] = c;
 800bcfe:	693b      	ldr	r3, [r7, #16]
 800bd00:	1c5a      	adds	r2, r3, #1
 800bd02:	613a      	str	r2, [r7, #16]
 800bd04:	68ba      	ldr	r2, [r7, #8]
 800bd06:	4413      	add	r3, r2
 800bd08:	7efa      	ldrb	r2, [r7, #27]
 800bd0a:	701a      	strb	r2, [r3, #0]
		c = (BYTE)p[si++];
 800bd0c:	e7a6      	b.n	800bc5c <create_name+0x2c>
		if (c <= ' ') break; 			/* Break if end of the path name */
 800bd0e:	bf00      	nop
		}
	}
	*path = p + si;						/* Return pointer to the next segment */
 800bd10:	68fa      	ldr	r2, [r7, #12]
 800bd12:	69fb      	ldr	r3, [r7, #28]
 800bd14:	441a      	add	r2, r3
 800bd16:	683b      	ldr	r3, [r7, #0]
 800bd18:	601a      	str	r2, [r3, #0]
	if (i == 0) return FR_INVALID_NAME;	/* Reject nul string */
 800bd1a:	693b      	ldr	r3, [r7, #16]
 800bd1c:	2b00      	cmp	r3, #0
 800bd1e:	d101      	bne.n	800bd24 <create_name+0xf4>
 800bd20:	2306      	movs	r3, #6
 800bd22:	e010      	b.n	800bd46 <create_name+0x116>

	if (sfn[0] == DDEM) sfn[0] = RDDEM;	/* If the first character collides with DDEM, replace it with RDDEM */
 800bd24:	68bb      	ldr	r3, [r7, #8]
 800bd26:	781b      	ldrb	r3, [r3, #0]
 800bd28:	2be5      	cmp	r3, #229	; 0xe5
 800bd2a:	d102      	bne.n	800bd32 <create_name+0x102>
 800bd2c:	68bb      	ldr	r3, [r7, #8]
 800bd2e:	2205      	movs	r2, #5
 800bd30:	701a      	strb	r2, [r3, #0]
	sfn[NSFLAG] = (c <= ' ') ? NS_LAST : 0;		/* Set last segment flag if end of the path */
 800bd32:	7efb      	ldrb	r3, [r7, #27]
 800bd34:	2b20      	cmp	r3, #32
 800bd36:	d801      	bhi.n	800bd3c <create_name+0x10c>
 800bd38:	2204      	movs	r2, #4
 800bd3a:	e000      	b.n	800bd3e <create_name+0x10e>
 800bd3c:	2200      	movs	r2, #0
 800bd3e:	68bb      	ldr	r3, [r7, #8]
 800bd40:	330b      	adds	r3, #11
 800bd42:	701a      	strb	r2, [r3, #0]

	return FR_OK;
 800bd44:	2300      	movs	r3, #0
#endif /* _USE_LFN != 0 */
}
 800bd46:	4618      	mov	r0, r3
 800bd48:	3720      	adds	r7, #32
 800bd4a:	46bd      	mov	sp, r7
 800bd4c:	bd80      	pop	{r7, pc}
 800bd4e:	bf00      	nop
 800bd50:	0800f820 	.word	0x0800f820
 800bd54:	0800dad0 	.word	0x0800dad0

0800bd58 <follow_path>:
static
FRESULT follow_path (	/* FR_OK(0): successful, !=0: error code */
	DIR* dp,			/* Directory object to return last directory and found object */
	const TCHAR* path	/* Full-path string to find a file or directory */
)
{
 800bd58:	b580      	push	{r7, lr}
 800bd5a:	b086      	sub	sp, #24
 800bd5c:	af00      	add	r7, sp, #0
 800bd5e:	6078      	str	r0, [r7, #4]
 800bd60:	6039      	str	r1, [r7, #0]
	FRESULT res;
	BYTE ns;
	_FDID *obj = &dp->obj;
 800bd62:	687b      	ldr	r3, [r7, #4]
 800bd64:	613b      	str	r3, [r7, #16]
	FATFS *fs = obj->fs;
 800bd66:	693b      	ldr	r3, [r7, #16]
 800bd68:	681b      	ldr	r3, [r3, #0]
 800bd6a:	60fb      	str	r3, [r7, #12]
	if (*path != '/' && *path != '\\') {	/* Without heading separator */
		obj->sclust = fs->cdir;				/* Start from current directory */
	} else
#endif
	{										/* With heading separator */
		while (*path == '/' || *path == '\\') path++;	/* Strip heading separator */
 800bd6c:	e002      	b.n	800bd74 <follow_path+0x1c>
 800bd6e:	683b      	ldr	r3, [r7, #0]
 800bd70:	3301      	adds	r3, #1
 800bd72:	603b      	str	r3, [r7, #0]
 800bd74:	683b      	ldr	r3, [r7, #0]
 800bd76:	781b      	ldrb	r3, [r3, #0]
 800bd78:	2b2f      	cmp	r3, #47	; 0x2f
 800bd7a:	d0f8      	beq.n	800bd6e <follow_path+0x16>
 800bd7c:	683b      	ldr	r3, [r7, #0]
 800bd7e:	781b      	ldrb	r3, [r3, #0]
 800bd80:	2b5c      	cmp	r3, #92	; 0x5c
 800bd82:	d0f4      	beq.n	800bd6e <follow_path+0x16>
		obj->sclust = 0;					/* Start from root directory */
 800bd84:	693b      	ldr	r3, [r7, #16]
 800bd86:	2200      	movs	r2, #0
 800bd88:	609a      	str	r2, [r3, #8]
		obj->stat = fs->dirbuf[XDIR_GenFlags] & 2;
	}
#endif
#endif

	if ((UINT)*path < ' ') {				/* Null path name is the origin directory itself */
 800bd8a:	683b      	ldr	r3, [r7, #0]
 800bd8c:	781b      	ldrb	r3, [r3, #0]
 800bd8e:	2b1f      	cmp	r3, #31
 800bd90:	d80a      	bhi.n	800bda8 <follow_path+0x50>
		dp->fn[NSFLAG] = NS_NONAME;
 800bd92:	687b      	ldr	r3, [r7, #4]
 800bd94:	2280      	movs	r2, #128	; 0x80
 800bd96:	f883 202f 	strb.w	r2, [r3, #47]	; 0x2f
		res = dir_sdi(dp, 0);
 800bd9a:	2100      	movs	r1, #0
 800bd9c:	6878      	ldr	r0, [r7, #4]
 800bd9e:	f7ff fb9b 	bl	800b4d8 <dir_sdi>
 800bda2:	4603      	mov	r3, r0
 800bda4:	75fb      	strb	r3, [r7, #23]
 800bda6:	e043      	b.n	800be30 <follow_path+0xd8>

	} else {								/* Follow path */
		for (;;) {
			res = create_name(dp, &path);	/* Get a segment name of the path */
 800bda8:	463b      	mov	r3, r7
 800bdaa:	4619      	mov	r1, r3
 800bdac:	6878      	ldr	r0, [r7, #4]
 800bdae:	f7ff ff3f 	bl	800bc30 <create_name>
 800bdb2:	4603      	mov	r3, r0
 800bdb4:	75fb      	strb	r3, [r7, #23]
			if (res != FR_OK) break;
 800bdb6:	7dfb      	ldrb	r3, [r7, #23]
 800bdb8:	2b00      	cmp	r3, #0
 800bdba:	d134      	bne.n	800be26 <follow_path+0xce>
			res = dir_find(dp);				/* Find an object with the segment name */
 800bdbc:	6878      	ldr	r0, [r7, #4]
 800bdbe:	f7ff fdae 	bl	800b91e <dir_find>
 800bdc2:	4603      	mov	r3, r0
 800bdc4:	75fb      	strb	r3, [r7, #23]
			ns = dp->fn[NSFLAG];
 800bdc6:	687b      	ldr	r3, [r7, #4]
 800bdc8:	f893 302f 	ldrb.w	r3, [r3, #47]	; 0x2f
 800bdcc:	72fb      	strb	r3, [r7, #11]
			if (res != FR_OK) {				/* Failed to find the object */
 800bdce:	7dfb      	ldrb	r3, [r7, #23]
 800bdd0:	2b00      	cmp	r3, #0
 800bdd2:	d00a      	beq.n	800bdea <follow_path+0x92>
				if (res == FR_NO_FILE) {	/* Object is not found */
 800bdd4:	7dfb      	ldrb	r3, [r7, #23]
 800bdd6:	2b04      	cmp	r3, #4
 800bdd8:	d127      	bne.n	800be2a <follow_path+0xd2>
					if (_FS_RPATH && (ns & NS_DOT)) {	/* If dot entry is not exist, stay there */
						if (!(ns & NS_LAST)) continue;	/* Continue to follow if not last segment */
						dp->fn[NSFLAG] = NS_NONAME;
						res = FR_OK;
					} else {							/* Could not find the object */
						if (!(ns & NS_LAST)) res = FR_NO_PATH;	/* Adjust error code if not last segment */
 800bdda:	7afb      	ldrb	r3, [r7, #11]
 800bddc:	f003 0304 	and.w	r3, r3, #4
 800bde0:	2b00      	cmp	r3, #0
 800bde2:	d122      	bne.n	800be2a <follow_path+0xd2>
 800bde4:	2305      	movs	r3, #5
 800bde6:	75fb      	strb	r3, [r7, #23]
					}
				}
				break;
 800bde8:	e01f      	b.n	800be2a <follow_path+0xd2>
			}
			if (ns & NS_LAST) break;			/* Last segment matched. Function completed. */
 800bdea:	7afb      	ldrb	r3, [r7, #11]
 800bdec:	f003 0304 	and.w	r3, r3, #4
 800bdf0:	2b00      	cmp	r3, #0
 800bdf2:	d11c      	bne.n	800be2e <follow_path+0xd6>
			/* Get into the sub-directory */
			if (!(obj->attr & AM_DIR)) {		/* It is not a sub-directory and cannot follow */
 800bdf4:	693b      	ldr	r3, [r7, #16]
 800bdf6:	799b      	ldrb	r3, [r3, #6]
 800bdf8:	f003 0310 	and.w	r3, r3, #16
 800bdfc:	2b00      	cmp	r3, #0
 800bdfe:	d102      	bne.n	800be06 <follow_path+0xae>
				res = FR_NO_PATH; break;
 800be00:	2305      	movs	r3, #5
 800be02:	75fb      	strb	r3, [r7, #23]
 800be04:	e014      	b.n	800be30 <follow_path+0xd8>
				obj->stat = fs->dirbuf[XDIR_GenFlags] & 2;
				obj->objsize = ld_qword(fs->dirbuf + XDIR_FileSize);
			} else
#endif
			{
				obj->sclust = ld_clust(fs, fs->win + dp->dptr % SS(fs));	/* Open next directory */
 800be06:	68fb      	ldr	r3, [r7, #12]
 800be08:	f103 0230 	add.w	r2, r3, #48	; 0x30
 800be0c:	687b      	ldr	r3, [r7, #4]
 800be0e:	695b      	ldr	r3, [r3, #20]
 800be10:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800be14:	4413      	add	r3, r2
 800be16:	4619      	mov	r1, r3
 800be18:	68f8      	ldr	r0, [r7, #12]
 800be1a:	f7ff fce4 	bl	800b7e6 <ld_clust>
 800be1e:	4602      	mov	r2, r0
 800be20:	693b      	ldr	r3, [r7, #16]
 800be22:	609a      	str	r2, [r3, #8]
			res = create_name(dp, &path);	/* Get a segment name of the path */
 800be24:	e7c0      	b.n	800bda8 <follow_path+0x50>
			if (res != FR_OK) break;
 800be26:	bf00      	nop
 800be28:	e002      	b.n	800be30 <follow_path+0xd8>
				break;
 800be2a:	bf00      	nop
 800be2c:	e000      	b.n	800be30 <follow_path+0xd8>
			if (ns & NS_LAST) break;			/* Last segment matched. Function completed. */
 800be2e:	bf00      	nop
			}
		}
	}

	return res;
 800be30:	7dfb      	ldrb	r3, [r7, #23]
}
 800be32:	4618      	mov	r0, r3
 800be34:	3718      	adds	r7, #24
 800be36:	46bd      	mov	sp, r7
 800be38:	bd80      	pop	{r7, pc}

0800be3a <get_ldnumber>:

static
int get_ldnumber (		/* Returns logical drive number (-1:invalid drive) */
	const TCHAR** path	/* Pointer to pointer to the path name */
)
{
 800be3a:	b480      	push	{r7}
 800be3c:	b087      	sub	sp, #28
 800be3e:	af00      	add	r7, sp, #0
 800be40:	6078      	str	r0, [r7, #4]
	const TCHAR *tp, *tt;
	UINT i;
	int vol = -1;
 800be42:	f04f 33ff 	mov.w	r3, #4294967295
 800be46:	613b      	str	r3, [r7, #16]
	char c;
	TCHAR tc;
#endif


	if (*path) {	/* If the pointer is not a null */
 800be48:	687b      	ldr	r3, [r7, #4]
 800be4a:	681b      	ldr	r3, [r3, #0]
 800be4c:	2b00      	cmp	r3, #0
 800be4e:	d031      	beq.n	800beb4 <get_ldnumber+0x7a>
		for (tt = *path; (UINT)*tt >= (_USE_LFN ? ' ' : '!') && *tt != ':'; tt++) ;	/* Find ':' in the path */
 800be50:	687b      	ldr	r3, [r7, #4]
 800be52:	681b      	ldr	r3, [r3, #0]
 800be54:	617b      	str	r3, [r7, #20]
 800be56:	e002      	b.n	800be5e <get_ldnumber+0x24>
 800be58:	697b      	ldr	r3, [r7, #20]
 800be5a:	3301      	adds	r3, #1
 800be5c:	617b      	str	r3, [r7, #20]
 800be5e:	697b      	ldr	r3, [r7, #20]
 800be60:	781b      	ldrb	r3, [r3, #0]
 800be62:	2b20      	cmp	r3, #32
 800be64:	d903      	bls.n	800be6e <get_ldnumber+0x34>
 800be66:	697b      	ldr	r3, [r7, #20]
 800be68:	781b      	ldrb	r3, [r3, #0]
 800be6a:	2b3a      	cmp	r3, #58	; 0x3a
 800be6c:	d1f4      	bne.n	800be58 <get_ldnumber+0x1e>
		if (*tt == ':') {	/* If a ':' is exist in the path name */
 800be6e:	697b      	ldr	r3, [r7, #20]
 800be70:	781b      	ldrb	r3, [r3, #0]
 800be72:	2b3a      	cmp	r3, #58	; 0x3a
 800be74:	d11c      	bne.n	800beb0 <get_ldnumber+0x76>
			tp = *path;
 800be76:	687b      	ldr	r3, [r7, #4]
 800be78:	681b      	ldr	r3, [r3, #0]
 800be7a:	60fb      	str	r3, [r7, #12]
			i = *tp++ - '0';
 800be7c:	68fb      	ldr	r3, [r7, #12]
 800be7e:	1c5a      	adds	r2, r3, #1
 800be80:	60fa      	str	r2, [r7, #12]
 800be82:	781b      	ldrb	r3, [r3, #0]
 800be84:	3b30      	subs	r3, #48	; 0x30
 800be86:	60bb      	str	r3, [r7, #8]
			if (i < 10 && tp == tt) {	/* Is there a numeric drive id? */
 800be88:	68bb      	ldr	r3, [r7, #8]
 800be8a:	2b09      	cmp	r3, #9
 800be8c:	d80e      	bhi.n	800beac <get_ldnumber+0x72>
 800be8e:	68fa      	ldr	r2, [r7, #12]
 800be90:	697b      	ldr	r3, [r7, #20]
 800be92:	429a      	cmp	r2, r3
 800be94:	d10a      	bne.n	800beac <get_ldnumber+0x72>
				if (i < _VOLUMES) {	/* If a drive id is found, get the value and strip it */
 800be96:	68bb      	ldr	r3, [r7, #8]
 800be98:	2b01      	cmp	r3, #1
 800be9a:	d807      	bhi.n	800beac <get_ldnumber+0x72>
					vol = (int)i;
 800be9c:	68bb      	ldr	r3, [r7, #8]
 800be9e:	613b      	str	r3, [r7, #16]
					*path = ++tt;
 800bea0:	697b      	ldr	r3, [r7, #20]
 800bea2:	3301      	adds	r3, #1
 800bea4:	617b      	str	r3, [r7, #20]
 800bea6:	687b      	ldr	r3, [r7, #4]
 800bea8:	697a      	ldr	r2, [r7, #20]
 800beaa:	601a      	str	r2, [r3, #0]
					vol = (int)i;
					*path = tt;
				}
			}
#endif
			return vol;
 800beac:	693b      	ldr	r3, [r7, #16]
 800beae:	e002      	b.n	800beb6 <get_ldnumber+0x7c>
		}
#if _FS_RPATH != 0 && _VOLUMES >= 2
		vol = CurrVol;	/* Current drive */
#else
		vol = 0;		/* Drive 0 */
 800beb0:	2300      	movs	r3, #0
 800beb2:	613b      	str	r3, [r7, #16]
#endif
	}
	return vol;
 800beb4:	693b      	ldr	r3, [r7, #16]
}
 800beb6:	4618      	mov	r0, r3
 800beb8:	371c      	adds	r7, #28
 800beba:	46bd      	mov	sp, r7
 800bebc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bec0:	4770      	bx	lr
	...

0800bec4 <check_fs>:
static
BYTE check_fs (	/* 0:FAT, 1:exFAT, 2:Valid BS but not FAT, 3:Not a BS, 4:Disk error */
	FATFS* fs,	/* File system object */
	DWORD sect	/* Sector# (lba) to load and check if it is an FAT-VBR or not */
)
{
 800bec4:	b580      	push	{r7, lr}
 800bec6:	b082      	sub	sp, #8
 800bec8:	af00      	add	r7, sp, #0
 800beca:	6078      	str	r0, [r7, #4]
 800becc:	6039      	str	r1, [r7, #0]
	fs->wflag = 0; fs->winsect = 0xFFFFFFFF;		/* Invaidate window */
 800bece:	687b      	ldr	r3, [r7, #4]
 800bed0:	2200      	movs	r2, #0
 800bed2:	70da      	strb	r2, [r3, #3]
 800bed4:	687b      	ldr	r3, [r7, #4]
 800bed6:	f04f 32ff 	mov.w	r2, #4294967295
 800beda:	62da      	str	r2, [r3, #44]	; 0x2c
	if (move_window(fs, sect) != FR_OK) return 4;	/* Load boot record */
 800bedc:	6839      	ldr	r1, [r7, #0]
 800bede:	6878      	ldr	r0, [r7, #4]
 800bee0:	f7fe ff7a 	bl	800add8 <move_window>
 800bee4:	4603      	mov	r3, r0
 800bee6:	2b00      	cmp	r3, #0
 800bee8:	d001      	beq.n	800beee <check_fs+0x2a>
 800beea:	2304      	movs	r3, #4
 800beec:	e038      	b.n	800bf60 <check_fs+0x9c>

	if (ld_word(fs->win + BS_55AA) != 0xAA55) return 3;	/* Check boot record signature (always placed here even if the sector size is >512) */
 800beee:	687b      	ldr	r3, [r7, #4]
 800bef0:	3330      	adds	r3, #48	; 0x30
 800bef2:	f503 73ff 	add.w	r3, r3, #510	; 0x1fe
 800bef6:	4618      	mov	r0, r3
 800bef8:	f7fe fcbe 	bl	800a878 <ld_word>
 800befc:	4603      	mov	r3, r0
 800befe:	461a      	mov	r2, r3
 800bf00:	f64a 2355 	movw	r3, #43605	; 0xaa55
 800bf04:	429a      	cmp	r2, r3
 800bf06:	d001      	beq.n	800bf0c <check_fs+0x48>
 800bf08:	2303      	movs	r3, #3
 800bf0a:	e029      	b.n	800bf60 <check_fs+0x9c>

	if (fs->win[BS_JmpBoot] == 0xE9 || (fs->win[BS_JmpBoot] == 0xEB && fs->win[BS_JmpBoot + 2] == 0x90)) {
 800bf0c:	687b      	ldr	r3, [r7, #4]
 800bf0e:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 800bf12:	2be9      	cmp	r3, #233	; 0xe9
 800bf14:	d009      	beq.n	800bf2a <check_fs+0x66>
 800bf16:	687b      	ldr	r3, [r7, #4]
 800bf18:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 800bf1c:	2beb      	cmp	r3, #235	; 0xeb
 800bf1e:	d11e      	bne.n	800bf5e <check_fs+0x9a>
 800bf20:	687b      	ldr	r3, [r7, #4]
 800bf22:	f893 3032 	ldrb.w	r3, [r3, #50]	; 0x32
 800bf26:	2b90      	cmp	r3, #144	; 0x90
 800bf28:	d119      	bne.n	800bf5e <check_fs+0x9a>
		if ((ld_dword(fs->win + BS_FilSysType) & 0xFFFFFF) == 0x544146) return 0;	/* Check "FAT" string */
 800bf2a:	687b      	ldr	r3, [r7, #4]
 800bf2c:	3330      	adds	r3, #48	; 0x30
 800bf2e:	3336      	adds	r3, #54	; 0x36
 800bf30:	4618      	mov	r0, r3
 800bf32:	f7fe fcb9 	bl	800a8a8 <ld_dword>
 800bf36:	4603      	mov	r3, r0
 800bf38:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
 800bf3c:	4a0a      	ldr	r2, [pc, #40]	; (800bf68 <check_fs+0xa4>)
 800bf3e:	4293      	cmp	r3, r2
 800bf40:	d101      	bne.n	800bf46 <check_fs+0x82>
 800bf42:	2300      	movs	r3, #0
 800bf44:	e00c      	b.n	800bf60 <check_fs+0x9c>
		if (ld_dword(fs->win + BS_FilSysType32) == 0x33544146) return 0;			/* Check "FAT3" string */
 800bf46:	687b      	ldr	r3, [r7, #4]
 800bf48:	3330      	adds	r3, #48	; 0x30
 800bf4a:	3352      	adds	r3, #82	; 0x52
 800bf4c:	4618      	mov	r0, r3
 800bf4e:	f7fe fcab 	bl	800a8a8 <ld_dword>
 800bf52:	4603      	mov	r3, r0
 800bf54:	4a05      	ldr	r2, [pc, #20]	; (800bf6c <check_fs+0xa8>)
 800bf56:	4293      	cmp	r3, r2
 800bf58:	d101      	bne.n	800bf5e <check_fs+0x9a>
 800bf5a:	2300      	movs	r3, #0
 800bf5c:	e000      	b.n	800bf60 <check_fs+0x9c>
	}
#if _FS_EXFAT
	if (!mem_cmp(fs->win + BS_JmpBoot, "\xEB\x76\x90" "EXFAT   ", 11)) return 1;
#endif
	return 2;
 800bf5e:	2302      	movs	r3, #2
}
 800bf60:	4618      	mov	r0, r3
 800bf62:	3708      	adds	r7, #8
 800bf64:	46bd      	mov	sp, r7
 800bf66:	bd80      	pop	{r7, pc}
 800bf68:	00544146 	.word	0x00544146
 800bf6c:	33544146 	.word	0x33544146

0800bf70 <find_volume>:
FRESULT find_volume (	/* FR_OK(0): successful, !=0: any error occurred */
	const TCHAR** path,	/* Pointer to pointer to the path name (drive number) */
	FATFS** rfs,		/* Pointer to pointer to the found file system object */
	BYTE mode			/* !=0: Check write protection for write access */
)
{
 800bf70:	b580      	push	{r7, lr}
 800bf72:	b096      	sub	sp, #88	; 0x58
 800bf74:	af00      	add	r7, sp, #0
 800bf76:	60f8      	str	r0, [r7, #12]
 800bf78:	60b9      	str	r1, [r7, #8]
 800bf7a:	4613      	mov	r3, r2
 800bf7c:	71fb      	strb	r3, [r7, #7]
	FATFS *fs;
	UINT i;


	/* Get logical drive number */
	*rfs = 0;
 800bf7e:	68bb      	ldr	r3, [r7, #8]
 800bf80:	2200      	movs	r2, #0
 800bf82:	601a      	str	r2, [r3, #0]
	vol = get_ldnumber(path);
 800bf84:	68f8      	ldr	r0, [r7, #12]
 800bf86:	f7ff ff58 	bl	800be3a <get_ldnumber>
 800bf8a:	63f8      	str	r0, [r7, #60]	; 0x3c
	if (vol < 0) return FR_INVALID_DRIVE;
 800bf8c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800bf8e:	2b00      	cmp	r3, #0
 800bf90:	da01      	bge.n	800bf96 <find_volume+0x26>
 800bf92:	230b      	movs	r3, #11
 800bf94:	e22e      	b.n	800c3f4 <find_volume+0x484>

	/* Check if the file system object is valid or not */
	fs = FatFs[vol];					/* Get pointer to the file system object */
 800bf96:	4aa8      	ldr	r2, [pc, #672]	; (800c238 <find_volume+0x2c8>)
 800bf98:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800bf9a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800bf9e:	63bb      	str	r3, [r7, #56]	; 0x38
	if (!fs) return FR_NOT_ENABLED;		/* Is the file system object available? */
 800bfa0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800bfa2:	2b00      	cmp	r3, #0
 800bfa4:	d101      	bne.n	800bfaa <find_volume+0x3a>
 800bfa6:	230c      	movs	r3, #12
 800bfa8:	e224      	b.n	800c3f4 <find_volume+0x484>

	ENTER_FF(fs);						/* Lock the volume */
	*rfs = fs;							/* Return pointer to the file system object */
 800bfaa:	68bb      	ldr	r3, [r7, #8]
 800bfac:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800bfae:	601a      	str	r2, [r3, #0]

	mode &= (BYTE)~FA_READ;				/* Desired access mode, write access or not */
 800bfb0:	79fb      	ldrb	r3, [r7, #7]
 800bfb2:	f023 0301 	bic.w	r3, r3, #1
 800bfb6:	71fb      	strb	r3, [r7, #7]
	if (fs->fs_type) {					/* If the volume has been mounted */
 800bfb8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800bfba:	781b      	ldrb	r3, [r3, #0]
 800bfbc:	2b00      	cmp	r3, #0
 800bfbe:	d01a      	beq.n	800bff6 <find_volume+0x86>
		stat = disk_status(fs->drv);
 800bfc0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800bfc2:	785b      	ldrb	r3, [r3, #1]
 800bfc4:	4618      	mov	r0, r3
 800bfc6:	f7fe fbb1 	bl	800a72c <disk_status>
 800bfca:	4603      	mov	r3, r0
 800bfcc:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
		if (!(stat & STA_NOINIT)) {		/* and the physical drive is kept initialized */
 800bfd0:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 800bfd4:	f003 0301 	and.w	r3, r3, #1
 800bfd8:	2b00      	cmp	r3, #0
 800bfda:	d10c      	bne.n	800bff6 <find_volume+0x86>
			if (!_FS_READONLY && mode && (stat & STA_PROTECT)) {	/* Check write protection if needed */
 800bfdc:	79fb      	ldrb	r3, [r7, #7]
 800bfde:	2b00      	cmp	r3, #0
 800bfe0:	d007      	beq.n	800bff2 <find_volume+0x82>
 800bfe2:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 800bfe6:	f003 0304 	and.w	r3, r3, #4
 800bfea:	2b00      	cmp	r3, #0
 800bfec:	d001      	beq.n	800bff2 <find_volume+0x82>
				return FR_WRITE_PROTECTED;
 800bfee:	230a      	movs	r3, #10
 800bff0:	e200      	b.n	800c3f4 <find_volume+0x484>
			}
			return FR_OK;				/* The file system object is valid */
 800bff2:	2300      	movs	r3, #0
 800bff4:	e1fe      	b.n	800c3f4 <find_volume+0x484>
	}

	/* The file system object is not valid. */
	/* Following code attempts to mount the volume. (analyze BPB and initialize the fs object) */

	fs->fs_type = 0;					/* Clear the file system object */
 800bff6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800bff8:	2200      	movs	r2, #0
 800bffa:	701a      	strb	r2, [r3, #0]
	fs->drv = LD2PD(vol);				/* Bind the logical drive and a physical drive */
 800bffc:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800bffe:	b2da      	uxtb	r2, r3
 800c000:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800c002:	705a      	strb	r2, [r3, #1]
	stat = disk_initialize(fs->drv);	/* Initialize the physical drive */
 800c004:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800c006:	785b      	ldrb	r3, [r3, #1]
 800c008:	4618      	mov	r0, r3
 800c00a:	f7fe fba9 	bl	800a760 <disk_initialize>
 800c00e:	4603      	mov	r3, r0
 800c010:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
	if (stat & STA_NOINIT) { 			/* Check if the initialization succeeded */
 800c014:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 800c018:	f003 0301 	and.w	r3, r3, #1
 800c01c:	2b00      	cmp	r3, #0
 800c01e:	d001      	beq.n	800c024 <find_volume+0xb4>
		return FR_NOT_READY;			/* Failed to initialize due to no medium or hard error */
 800c020:	2303      	movs	r3, #3
 800c022:	e1e7      	b.n	800c3f4 <find_volume+0x484>
	}
	if (!_FS_READONLY && mode && (stat & STA_PROTECT)) { /* Check disk write protection if needed */
 800c024:	79fb      	ldrb	r3, [r7, #7]
 800c026:	2b00      	cmp	r3, #0
 800c028:	d007      	beq.n	800c03a <find_volume+0xca>
 800c02a:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 800c02e:	f003 0304 	and.w	r3, r3, #4
 800c032:	2b00      	cmp	r3, #0
 800c034:	d001      	beq.n	800c03a <find_volume+0xca>
		return FR_WRITE_PROTECTED;
 800c036:	230a      	movs	r3, #10
 800c038:	e1dc      	b.n	800c3f4 <find_volume+0x484>
	if (disk_ioctl(fs->drv, GET_SECTOR_SIZE, &SS(fs)) != RES_OK) return FR_DISK_ERR;
	if (SS(fs) > _MAX_SS || SS(fs) < _MIN_SS || (SS(fs) & (SS(fs) - 1))) return FR_DISK_ERR;
#endif

	/* Find an FAT partition on the drive. Supports only generic partitioning rules, FDISK and SFD. */
	bsect = 0;
 800c03a:	2300      	movs	r3, #0
 800c03c:	653b      	str	r3, [r7, #80]	; 0x50
	fmt = check_fs(fs, bsect);			/* Load sector 0 and check if it is an FAT-VBR as SFD */
 800c03e:	6d39      	ldr	r1, [r7, #80]	; 0x50
 800c040:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 800c042:	f7ff ff3f 	bl	800bec4 <check_fs>
 800c046:	4603      	mov	r3, r0
 800c048:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
	if (fmt == 2 || (fmt < 2 && LD2PT(vol) != 0)) {	/* Not an FAT-VBR or forced partition number */
 800c04c:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 800c050:	2b02      	cmp	r3, #2
 800c052:	d14b      	bne.n	800c0ec <find_volume+0x17c>
		for (i = 0; i < 4; i++) {		/* Get partition offset */
 800c054:	2300      	movs	r3, #0
 800c056:	643b      	str	r3, [r7, #64]	; 0x40
 800c058:	e01f      	b.n	800c09a <find_volume+0x12a>
			pt = fs->win + (MBR_Table + i * SZ_PTE);
 800c05a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800c05c:	f103 0230 	add.w	r2, r3, #48	; 0x30
 800c060:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800c062:	011b      	lsls	r3, r3, #4
 800c064:	f503 73df 	add.w	r3, r3, #446	; 0x1be
 800c068:	4413      	add	r3, r2
 800c06a:	633b      	str	r3, [r7, #48]	; 0x30
			br[i] = pt[PTE_System] ? ld_dword(pt + PTE_StLba) : 0;
 800c06c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c06e:	3304      	adds	r3, #4
 800c070:	781b      	ldrb	r3, [r3, #0]
 800c072:	2b00      	cmp	r3, #0
 800c074:	d006      	beq.n	800c084 <find_volume+0x114>
 800c076:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c078:	3308      	adds	r3, #8
 800c07a:	4618      	mov	r0, r3
 800c07c:	f7fe fc14 	bl	800a8a8 <ld_dword>
 800c080:	4602      	mov	r2, r0
 800c082:	e000      	b.n	800c086 <find_volume+0x116>
 800c084:	2200      	movs	r2, #0
 800c086:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800c088:	009b      	lsls	r3, r3, #2
 800c08a:	f107 0158 	add.w	r1, r7, #88	; 0x58
 800c08e:	440b      	add	r3, r1
 800c090:	f843 2c44 	str.w	r2, [r3, #-68]
		for (i = 0; i < 4; i++) {		/* Get partition offset */
 800c094:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800c096:	3301      	adds	r3, #1
 800c098:	643b      	str	r3, [r7, #64]	; 0x40
 800c09a:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800c09c:	2b03      	cmp	r3, #3
 800c09e:	d9dc      	bls.n	800c05a <find_volume+0xea>
		}
		i = LD2PT(vol);					/* Partition number: 0:auto, 1-4:forced */
 800c0a0:	2300      	movs	r3, #0
 800c0a2:	643b      	str	r3, [r7, #64]	; 0x40
		if (i) i--;
 800c0a4:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800c0a6:	2b00      	cmp	r3, #0
 800c0a8:	d002      	beq.n	800c0b0 <find_volume+0x140>
 800c0aa:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800c0ac:	3b01      	subs	r3, #1
 800c0ae:	643b      	str	r3, [r7, #64]	; 0x40
		do {							/* Find an FAT volume */
			bsect = br[i];
 800c0b0:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800c0b2:	009b      	lsls	r3, r3, #2
 800c0b4:	f107 0258 	add.w	r2, r7, #88	; 0x58
 800c0b8:	4413      	add	r3, r2
 800c0ba:	f853 3c44 	ldr.w	r3, [r3, #-68]
 800c0be:	653b      	str	r3, [r7, #80]	; 0x50
			fmt = bsect ? check_fs(fs, bsect) : 3;	/* Check the partition */
 800c0c0:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800c0c2:	2b00      	cmp	r3, #0
 800c0c4:	d005      	beq.n	800c0d2 <find_volume+0x162>
 800c0c6:	6d39      	ldr	r1, [r7, #80]	; 0x50
 800c0c8:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 800c0ca:	f7ff fefb 	bl	800bec4 <check_fs>
 800c0ce:	4603      	mov	r3, r0
 800c0d0:	e000      	b.n	800c0d4 <find_volume+0x164>
 800c0d2:	2303      	movs	r3, #3
 800c0d4:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
		} while (LD2PT(vol) == 0 && fmt >= 2 && ++i < 4);
 800c0d8:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 800c0dc:	2b01      	cmp	r3, #1
 800c0de:	d905      	bls.n	800c0ec <find_volume+0x17c>
 800c0e0:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800c0e2:	3301      	adds	r3, #1
 800c0e4:	643b      	str	r3, [r7, #64]	; 0x40
 800c0e6:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800c0e8:	2b03      	cmp	r3, #3
 800c0ea:	d9e1      	bls.n	800c0b0 <find_volume+0x140>
	}
	if (fmt == 4) return FR_DISK_ERR;		/* An error occured in the disk I/O layer */
 800c0ec:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 800c0f0:	2b04      	cmp	r3, #4
 800c0f2:	d101      	bne.n	800c0f8 <find_volume+0x188>
 800c0f4:	2301      	movs	r3, #1
 800c0f6:	e17d      	b.n	800c3f4 <find_volume+0x484>
	if (fmt >= 2) return FR_NO_FILESYSTEM;	/* No FAT volume is found */
 800c0f8:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 800c0fc:	2b01      	cmp	r3, #1
 800c0fe:	d901      	bls.n	800c104 <find_volume+0x194>
 800c100:	230d      	movs	r3, #13
 800c102:	e177      	b.n	800c3f4 <find_volume+0x484>
#endif
		fmt = FS_EXFAT;			/* FAT sub-type */
	} else
#endif	/* _FS_EXFAT */
	{
		if (ld_word(fs->win + BPB_BytsPerSec) != SS(fs)) return FR_NO_FILESYSTEM;	/* (BPB_BytsPerSec must be equal to the physical sector size) */
 800c104:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800c106:	3330      	adds	r3, #48	; 0x30
 800c108:	330b      	adds	r3, #11
 800c10a:	4618      	mov	r0, r3
 800c10c:	f7fe fbb4 	bl	800a878 <ld_word>
 800c110:	4603      	mov	r3, r0
 800c112:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800c116:	d001      	beq.n	800c11c <find_volume+0x1ac>
 800c118:	230d      	movs	r3, #13
 800c11a:	e16b      	b.n	800c3f4 <find_volume+0x484>

		fasize = ld_word(fs->win + BPB_FATSz16);		/* Number of sectors per FAT */
 800c11c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800c11e:	3330      	adds	r3, #48	; 0x30
 800c120:	3316      	adds	r3, #22
 800c122:	4618      	mov	r0, r3
 800c124:	f7fe fba8 	bl	800a878 <ld_word>
 800c128:	4603      	mov	r3, r0
 800c12a:	64fb      	str	r3, [r7, #76]	; 0x4c
		if (fasize == 0) fasize = ld_dword(fs->win + BPB_FATSz32);
 800c12c:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800c12e:	2b00      	cmp	r3, #0
 800c130:	d106      	bne.n	800c140 <find_volume+0x1d0>
 800c132:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800c134:	3330      	adds	r3, #48	; 0x30
 800c136:	3324      	adds	r3, #36	; 0x24
 800c138:	4618      	mov	r0, r3
 800c13a:	f7fe fbb5 	bl	800a8a8 <ld_dword>
 800c13e:	64f8      	str	r0, [r7, #76]	; 0x4c
		fs->fsize = fasize;
 800c140:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800c142:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 800c144:	619a      	str	r2, [r3, #24]

		fs->n_fats = fs->win[BPB_NumFATs];				/* Number of FATs */
 800c146:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800c148:	f893 2040 	ldrb.w	r2, [r3, #64]	; 0x40
 800c14c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800c14e:	709a      	strb	r2, [r3, #2]
		if (fs->n_fats != 1 && fs->n_fats != 2) return FR_NO_FILESYSTEM;	/* (Must be 1 or 2) */
 800c150:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800c152:	789b      	ldrb	r3, [r3, #2]
 800c154:	2b01      	cmp	r3, #1
 800c156:	d005      	beq.n	800c164 <find_volume+0x1f4>
 800c158:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800c15a:	789b      	ldrb	r3, [r3, #2]
 800c15c:	2b02      	cmp	r3, #2
 800c15e:	d001      	beq.n	800c164 <find_volume+0x1f4>
 800c160:	230d      	movs	r3, #13
 800c162:	e147      	b.n	800c3f4 <find_volume+0x484>
		fasize *= fs->n_fats;							/* Number of sectors for FAT area */
 800c164:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800c166:	789b      	ldrb	r3, [r3, #2]
 800c168:	461a      	mov	r2, r3
 800c16a:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800c16c:	fb02 f303 	mul.w	r3, r2, r3
 800c170:	64fb      	str	r3, [r7, #76]	; 0x4c

		fs->csize = fs->win[BPB_SecPerClus];			/* Cluster size */
 800c172:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800c174:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800c178:	b29a      	uxth	r2, r3
 800c17a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800c17c:	815a      	strh	r2, [r3, #10]
		if (fs->csize == 0 || (fs->csize & (fs->csize - 1))) return FR_NO_FILESYSTEM;	/* (Must be power of 2) */
 800c17e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800c180:	895b      	ldrh	r3, [r3, #10]
 800c182:	2b00      	cmp	r3, #0
 800c184:	d008      	beq.n	800c198 <find_volume+0x228>
 800c186:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800c188:	895b      	ldrh	r3, [r3, #10]
 800c18a:	461a      	mov	r2, r3
 800c18c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800c18e:	895b      	ldrh	r3, [r3, #10]
 800c190:	3b01      	subs	r3, #1
 800c192:	4013      	ands	r3, r2
 800c194:	2b00      	cmp	r3, #0
 800c196:	d001      	beq.n	800c19c <find_volume+0x22c>
 800c198:	230d      	movs	r3, #13
 800c19a:	e12b      	b.n	800c3f4 <find_volume+0x484>

		fs->n_rootdir = ld_word(fs->win + BPB_RootEntCnt);	/* Number of root directory entries */
 800c19c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800c19e:	3330      	adds	r3, #48	; 0x30
 800c1a0:	3311      	adds	r3, #17
 800c1a2:	4618      	mov	r0, r3
 800c1a4:	f7fe fb68 	bl	800a878 <ld_word>
 800c1a8:	4603      	mov	r3, r0
 800c1aa:	461a      	mov	r2, r3
 800c1ac:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800c1ae:	811a      	strh	r2, [r3, #8]
		if (fs->n_rootdir % (SS(fs) / SZDIRE)) return FR_NO_FILESYSTEM;	/* (Must be sector aligned) */
 800c1b0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800c1b2:	891b      	ldrh	r3, [r3, #8]
 800c1b4:	f003 030f 	and.w	r3, r3, #15
 800c1b8:	b29b      	uxth	r3, r3
 800c1ba:	2b00      	cmp	r3, #0
 800c1bc:	d001      	beq.n	800c1c2 <find_volume+0x252>
 800c1be:	230d      	movs	r3, #13
 800c1c0:	e118      	b.n	800c3f4 <find_volume+0x484>

		tsect = ld_word(fs->win + BPB_TotSec16);		/* Number of sectors on the volume */
 800c1c2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800c1c4:	3330      	adds	r3, #48	; 0x30
 800c1c6:	3313      	adds	r3, #19
 800c1c8:	4618      	mov	r0, r3
 800c1ca:	f7fe fb55 	bl	800a878 <ld_word>
 800c1ce:	4603      	mov	r3, r0
 800c1d0:	64bb      	str	r3, [r7, #72]	; 0x48
		if (tsect == 0) tsect = ld_dword(fs->win + BPB_TotSec32);
 800c1d2:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800c1d4:	2b00      	cmp	r3, #0
 800c1d6:	d106      	bne.n	800c1e6 <find_volume+0x276>
 800c1d8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800c1da:	3330      	adds	r3, #48	; 0x30
 800c1dc:	3320      	adds	r3, #32
 800c1de:	4618      	mov	r0, r3
 800c1e0:	f7fe fb62 	bl	800a8a8 <ld_dword>
 800c1e4:	64b8      	str	r0, [r7, #72]	; 0x48

		nrsv = ld_word(fs->win + BPB_RsvdSecCnt);		/* Number of reserved sectors */
 800c1e6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800c1e8:	3330      	adds	r3, #48	; 0x30
 800c1ea:	330e      	adds	r3, #14
 800c1ec:	4618      	mov	r0, r3
 800c1ee:	f7fe fb43 	bl	800a878 <ld_word>
 800c1f2:	4603      	mov	r3, r0
 800c1f4:	85fb      	strh	r3, [r7, #46]	; 0x2e
		if (nrsv == 0) return FR_NO_FILESYSTEM;			/* (Must not be 0) */
 800c1f6:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 800c1f8:	2b00      	cmp	r3, #0
 800c1fa:	d101      	bne.n	800c200 <find_volume+0x290>
 800c1fc:	230d      	movs	r3, #13
 800c1fe:	e0f9      	b.n	800c3f4 <find_volume+0x484>

		/* Determine the FAT sub type */
		sysect = nrsv + fasize + fs->n_rootdir / (SS(fs) / SZDIRE);	/* RSV + FAT + DIR */
 800c200:	8dfa      	ldrh	r2, [r7, #46]	; 0x2e
 800c202:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800c204:	4413      	add	r3, r2
 800c206:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800c208:	8912      	ldrh	r2, [r2, #8]
 800c20a:	0912      	lsrs	r2, r2, #4
 800c20c:	b292      	uxth	r2, r2
 800c20e:	4413      	add	r3, r2
 800c210:	62bb      	str	r3, [r7, #40]	; 0x28
		if (tsect < sysect) return FR_NO_FILESYSTEM;	/* (Invalid volume size) */
 800c212:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800c214:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c216:	429a      	cmp	r2, r3
 800c218:	d201      	bcs.n	800c21e <find_volume+0x2ae>
 800c21a:	230d      	movs	r3, #13
 800c21c:	e0ea      	b.n	800c3f4 <find_volume+0x484>
		nclst = (tsect - sysect) / fs->csize;			/* Number of clusters */
 800c21e:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800c220:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c222:	1ad3      	subs	r3, r2, r3
 800c224:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800c226:	8952      	ldrh	r2, [r2, #10]
 800c228:	fbb3 f3f2 	udiv	r3, r3, r2
 800c22c:	627b      	str	r3, [r7, #36]	; 0x24
		if (nclst == 0) return FR_NO_FILESYSTEM;		/* (Invalid volume size) */
 800c22e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800c230:	2b00      	cmp	r3, #0
 800c232:	d103      	bne.n	800c23c <find_volume+0x2cc>
 800c234:	230d      	movs	r3, #13
 800c236:	e0dd      	b.n	800c3f4 <find_volume+0x484>
 800c238:	20004c28 	.word	0x20004c28
		fmt = FS_FAT32;
 800c23c:	2303      	movs	r3, #3
 800c23e:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
		if (nclst <= MAX_FAT16) fmt = FS_FAT16;
 800c242:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800c244:	f64f 72f5 	movw	r2, #65525	; 0xfff5
 800c248:	4293      	cmp	r3, r2
 800c24a:	d802      	bhi.n	800c252 <find_volume+0x2e2>
 800c24c:	2302      	movs	r3, #2
 800c24e:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
		if (nclst <= MAX_FAT12) fmt = FS_FAT12;
 800c252:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800c254:	f640 72f5 	movw	r2, #4085	; 0xff5
 800c258:	4293      	cmp	r3, r2
 800c25a:	d802      	bhi.n	800c262 <find_volume+0x2f2>
 800c25c:	2301      	movs	r3, #1
 800c25e:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57

		/* Boundaries and Limits */
		fs->n_fatent = nclst + 2;						/* Number of FAT entries */
 800c262:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800c264:	1c9a      	adds	r2, r3, #2
 800c266:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800c268:	615a      	str	r2, [r3, #20]
		fs->volbase = bsect;							/* Volume start sector */
 800c26a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800c26c:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 800c26e:	61da      	str	r2, [r3, #28]
		fs->fatbase = bsect + nrsv; 					/* FAT start sector */
 800c270:	8dfa      	ldrh	r2, [r7, #46]	; 0x2e
 800c272:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800c274:	441a      	add	r2, r3
 800c276:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800c278:	621a      	str	r2, [r3, #32]
		fs->database = bsect + sysect;					/* Data start sector */
 800c27a:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 800c27c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c27e:	441a      	add	r2, r3
 800c280:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800c282:	629a      	str	r2, [r3, #40]	; 0x28
		if (fmt == FS_FAT32) {
 800c284:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 800c288:	2b03      	cmp	r3, #3
 800c28a:	d11e      	bne.n	800c2ca <find_volume+0x35a>
			if (ld_word(fs->win + BPB_FSVer32) != 0) return FR_NO_FILESYSTEM;	/* (Must be FAT32 revision 0.0) */
 800c28c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800c28e:	3330      	adds	r3, #48	; 0x30
 800c290:	332a      	adds	r3, #42	; 0x2a
 800c292:	4618      	mov	r0, r3
 800c294:	f7fe faf0 	bl	800a878 <ld_word>
 800c298:	4603      	mov	r3, r0
 800c29a:	2b00      	cmp	r3, #0
 800c29c:	d001      	beq.n	800c2a2 <find_volume+0x332>
 800c29e:	230d      	movs	r3, #13
 800c2a0:	e0a8      	b.n	800c3f4 <find_volume+0x484>
			if (fs->n_rootdir) return FR_NO_FILESYSTEM;	/* (BPB_RootEntCnt must be 0) */
 800c2a2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800c2a4:	891b      	ldrh	r3, [r3, #8]
 800c2a6:	2b00      	cmp	r3, #0
 800c2a8:	d001      	beq.n	800c2ae <find_volume+0x33e>
 800c2aa:	230d      	movs	r3, #13
 800c2ac:	e0a2      	b.n	800c3f4 <find_volume+0x484>
			fs->dirbase = ld_dword(fs->win + BPB_RootClus32);	/* Root directory start cluster */
 800c2ae:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800c2b0:	3330      	adds	r3, #48	; 0x30
 800c2b2:	332c      	adds	r3, #44	; 0x2c
 800c2b4:	4618      	mov	r0, r3
 800c2b6:	f7fe faf7 	bl	800a8a8 <ld_dword>
 800c2ba:	4602      	mov	r2, r0
 800c2bc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800c2be:	625a      	str	r2, [r3, #36]	; 0x24
			szbfat = fs->n_fatent * 4;					/* (Needed FAT size) */
 800c2c0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800c2c2:	695b      	ldr	r3, [r3, #20]
 800c2c4:	009b      	lsls	r3, r3, #2
 800c2c6:	647b      	str	r3, [r7, #68]	; 0x44
 800c2c8:	e01f      	b.n	800c30a <find_volume+0x39a>
		} else {
			if (fs->n_rootdir == 0)	return FR_NO_FILESYSTEM;/* (BPB_RootEntCnt must not be 0) */
 800c2ca:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800c2cc:	891b      	ldrh	r3, [r3, #8]
 800c2ce:	2b00      	cmp	r3, #0
 800c2d0:	d101      	bne.n	800c2d6 <find_volume+0x366>
 800c2d2:	230d      	movs	r3, #13
 800c2d4:	e08e      	b.n	800c3f4 <find_volume+0x484>
			fs->dirbase = fs->fatbase + fasize;			/* Root directory start sector */
 800c2d6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800c2d8:	6a1a      	ldr	r2, [r3, #32]
 800c2da:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800c2dc:	441a      	add	r2, r3
 800c2de:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800c2e0:	625a      	str	r2, [r3, #36]	; 0x24
			szbfat = (fmt == FS_FAT16) ?				/* (Needed FAT size) */
				fs->n_fatent * 2 : fs->n_fatent * 3 / 2 + (fs->n_fatent & 1);
 800c2e2:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 800c2e6:	2b02      	cmp	r3, #2
 800c2e8:	d103      	bne.n	800c2f2 <find_volume+0x382>
 800c2ea:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800c2ec:	695b      	ldr	r3, [r3, #20]
 800c2ee:	005b      	lsls	r3, r3, #1
 800c2f0:	e00a      	b.n	800c308 <find_volume+0x398>
 800c2f2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800c2f4:	695a      	ldr	r2, [r3, #20]
 800c2f6:	4613      	mov	r3, r2
 800c2f8:	005b      	lsls	r3, r3, #1
 800c2fa:	4413      	add	r3, r2
 800c2fc:	085a      	lsrs	r2, r3, #1
 800c2fe:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800c300:	695b      	ldr	r3, [r3, #20]
 800c302:	f003 0301 	and.w	r3, r3, #1
 800c306:	4413      	add	r3, r2
			szbfat = (fmt == FS_FAT16) ?				/* (Needed FAT size) */
 800c308:	647b      	str	r3, [r7, #68]	; 0x44
		}
		if (fs->fsize < (szbfat + (SS(fs) - 1)) / SS(fs)) return FR_NO_FILESYSTEM;	/* (BPB_FATSz must not be less than the size needed) */
 800c30a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800c30c:	699a      	ldr	r2, [r3, #24]
 800c30e:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800c310:	f203 13ff 	addw	r3, r3, #511	; 0x1ff
 800c314:	0a5b      	lsrs	r3, r3, #9
 800c316:	429a      	cmp	r2, r3
 800c318:	d201      	bcs.n	800c31e <find_volume+0x3ae>
 800c31a:	230d      	movs	r3, #13
 800c31c:	e06a      	b.n	800c3f4 <find_volume+0x484>

#if !_FS_READONLY
		/* Get FSINFO if available */
		fs->last_clst = fs->free_clst = 0xFFFFFFFF;		/* Initialize cluster allocation information */
 800c31e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800c320:	f04f 32ff 	mov.w	r2, #4294967295
 800c324:	611a      	str	r2, [r3, #16]
 800c326:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800c328:	691a      	ldr	r2, [r3, #16]
 800c32a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800c32c:	60da      	str	r2, [r3, #12]
		fs->fsi_flag = 0x80;
 800c32e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800c330:	2280      	movs	r2, #128	; 0x80
 800c332:	711a      	strb	r2, [r3, #4]
#if (_FS_NOFSINFO & 3) != 3
		if (fmt == FS_FAT32				/* Enable FSINFO only if FAT32 and BPB_FSInfo32 == 1 */
 800c334:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 800c338:	2b03      	cmp	r3, #3
 800c33a:	d149      	bne.n	800c3d0 <find_volume+0x460>
			&& ld_word(fs->win + BPB_FSInfo32) == 1
 800c33c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800c33e:	3330      	adds	r3, #48	; 0x30
 800c340:	3330      	adds	r3, #48	; 0x30
 800c342:	4618      	mov	r0, r3
 800c344:	f7fe fa98 	bl	800a878 <ld_word>
 800c348:	4603      	mov	r3, r0
 800c34a:	2b01      	cmp	r3, #1
 800c34c:	d140      	bne.n	800c3d0 <find_volume+0x460>
			&& move_window(fs, bsect + 1) == FR_OK)
 800c34e:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800c350:	3301      	adds	r3, #1
 800c352:	4619      	mov	r1, r3
 800c354:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 800c356:	f7fe fd3f 	bl	800add8 <move_window>
 800c35a:	4603      	mov	r3, r0
 800c35c:	2b00      	cmp	r3, #0
 800c35e:	d137      	bne.n	800c3d0 <find_volume+0x460>
		{
			fs->fsi_flag = 0;
 800c360:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800c362:	2200      	movs	r2, #0
 800c364:	711a      	strb	r2, [r3, #4]
			if (ld_word(fs->win + BS_55AA) == 0xAA55	/* Load FSINFO data if available */
 800c366:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800c368:	3330      	adds	r3, #48	; 0x30
 800c36a:	f503 73ff 	add.w	r3, r3, #510	; 0x1fe
 800c36e:	4618      	mov	r0, r3
 800c370:	f7fe fa82 	bl	800a878 <ld_word>
 800c374:	4603      	mov	r3, r0
 800c376:	461a      	mov	r2, r3
 800c378:	f64a 2355 	movw	r3, #43605	; 0xaa55
 800c37c:	429a      	cmp	r2, r3
 800c37e:	d127      	bne.n	800c3d0 <find_volume+0x460>
				&& ld_dword(fs->win + FSI_LeadSig) == 0x41615252
 800c380:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800c382:	3330      	adds	r3, #48	; 0x30
 800c384:	4618      	mov	r0, r3
 800c386:	f7fe fa8f 	bl	800a8a8 <ld_dword>
 800c38a:	4603      	mov	r3, r0
 800c38c:	4a1b      	ldr	r2, [pc, #108]	; (800c3fc <find_volume+0x48c>)
 800c38e:	4293      	cmp	r3, r2
 800c390:	d11e      	bne.n	800c3d0 <find_volume+0x460>
				&& ld_dword(fs->win + FSI_StrucSig) == 0x61417272)
 800c392:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800c394:	3330      	adds	r3, #48	; 0x30
 800c396:	f503 73f2 	add.w	r3, r3, #484	; 0x1e4
 800c39a:	4618      	mov	r0, r3
 800c39c:	f7fe fa84 	bl	800a8a8 <ld_dword>
 800c3a0:	4603      	mov	r3, r0
 800c3a2:	4a17      	ldr	r2, [pc, #92]	; (800c400 <find_volume+0x490>)
 800c3a4:	4293      	cmp	r3, r2
 800c3a6:	d113      	bne.n	800c3d0 <find_volume+0x460>
			{
#if (_FS_NOFSINFO & 1) == 0
				fs->free_clst = ld_dword(fs->win + FSI_Free_Count);
 800c3a8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800c3aa:	3330      	adds	r3, #48	; 0x30
 800c3ac:	f503 73f4 	add.w	r3, r3, #488	; 0x1e8
 800c3b0:	4618      	mov	r0, r3
 800c3b2:	f7fe fa79 	bl	800a8a8 <ld_dword>
 800c3b6:	4602      	mov	r2, r0
 800c3b8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800c3ba:	611a      	str	r2, [r3, #16]
#endif
#if (_FS_NOFSINFO & 2) == 0
				fs->last_clst = ld_dword(fs->win + FSI_Nxt_Free);
 800c3bc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800c3be:	3330      	adds	r3, #48	; 0x30
 800c3c0:	f503 73f6 	add.w	r3, r3, #492	; 0x1ec
 800c3c4:	4618      	mov	r0, r3
 800c3c6:	f7fe fa6f 	bl	800a8a8 <ld_dword>
 800c3ca:	4602      	mov	r2, r0
 800c3cc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800c3ce:	60da      	str	r2, [r3, #12]
		}
#endif	/* (_FS_NOFSINFO & 3) != 3 */
#endif	/* !_FS_READONLY */
	}

	fs->fs_type = fmt;		/* FAT sub-type */
 800c3d0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800c3d2:	f897 2057 	ldrb.w	r2, [r7, #87]	; 0x57
 800c3d6:	701a      	strb	r2, [r3, #0]
	fs->id = ++Fsid;		/* File system mount ID */
 800c3d8:	4b0a      	ldr	r3, [pc, #40]	; (800c404 <find_volume+0x494>)
 800c3da:	881b      	ldrh	r3, [r3, #0]
 800c3dc:	3301      	adds	r3, #1
 800c3de:	b29a      	uxth	r2, r3
 800c3e0:	4b08      	ldr	r3, [pc, #32]	; (800c404 <find_volume+0x494>)
 800c3e2:	801a      	strh	r2, [r3, #0]
 800c3e4:	4b07      	ldr	r3, [pc, #28]	; (800c404 <find_volume+0x494>)
 800c3e6:	881a      	ldrh	r2, [r3, #0]
 800c3e8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800c3ea:	80da      	strh	r2, [r3, #6]
#endif
#if _FS_RPATH != 0
	fs->cdir = 0;			/* Initialize current directory */
#endif
#if _FS_LOCK != 0			/* Clear file lock semaphores */
	clear_lock(fs);
 800c3ec:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 800c3ee:	f7fe fc8b 	bl	800ad08 <clear_lock>
#endif
	return FR_OK;
 800c3f2:	2300      	movs	r3, #0
}
 800c3f4:	4618      	mov	r0, r3
 800c3f6:	3758      	adds	r7, #88	; 0x58
 800c3f8:	46bd      	mov	sp, r7
 800c3fa:	bd80      	pop	{r7, pc}
 800c3fc:	41615252 	.word	0x41615252
 800c400:	61417272 	.word	0x61417272
 800c404:	20004c30 	.word	0x20004c30

0800c408 <validate>:
static
FRESULT validate (	/* Returns FR_OK or FR_INVALID_OBJECT */
	_FDID* obj,		/* Pointer to the _OBJ, the 1st member in the FIL/DIR object, to check validity */
	FATFS** fs		/* Pointer to pointer to the owner file system object to return */
)
{
 800c408:	b580      	push	{r7, lr}
 800c40a:	b084      	sub	sp, #16
 800c40c:	af00      	add	r7, sp, #0
 800c40e:	6078      	str	r0, [r7, #4]
 800c410:	6039      	str	r1, [r7, #0]
	FRESULT res = FR_INVALID_OBJECT;
 800c412:	2309      	movs	r3, #9
 800c414:	73fb      	strb	r3, [r7, #15]


	if (obj && obj->fs && obj->fs->fs_type && obj->id == obj->fs->id) {	/* Test if the object is valid */
 800c416:	687b      	ldr	r3, [r7, #4]
 800c418:	2b00      	cmp	r3, #0
 800c41a:	d01c      	beq.n	800c456 <validate+0x4e>
 800c41c:	687b      	ldr	r3, [r7, #4]
 800c41e:	681b      	ldr	r3, [r3, #0]
 800c420:	2b00      	cmp	r3, #0
 800c422:	d018      	beq.n	800c456 <validate+0x4e>
 800c424:	687b      	ldr	r3, [r7, #4]
 800c426:	681b      	ldr	r3, [r3, #0]
 800c428:	781b      	ldrb	r3, [r3, #0]
 800c42a:	2b00      	cmp	r3, #0
 800c42c:	d013      	beq.n	800c456 <validate+0x4e>
 800c42e:	687b      	ldr	r3, [r7, #4]
 800c430:	889a      	ldrh	r2, [r3, #4]
 800c432:	687b      	ldr	r3, [r7, #4]
 800c434:	681b      	ldr	r3, [r3, #0]
 800c436:	88db      	ldrh	r3, [r3, #6]
 800c438:	429a      	cmp	r2, r3
 800c43a:	d10c      	bne.n	800c456 <validate+0x4e>
			}
		} else {
			res = FR_TIMEOUT;
		}
#else
		if (!(disk_status(obj->fs->drv) & STA_NOINIT)) { /* Test if the phsical drive is kept initialized */
 800c43c:	687b      	ldr	r3, [r7, #4]
 800c43e:	681b      	ldr	r3, [r3, #0]
 800c440:	785b      	ldrb	r3, [r3, #1]
 800c442:	4618      	mov	r0, r3
 800c444:	f7fe f972 	bl	800a72c <disk_status>
 800c448:	4603      	mov	r3, r0
 800c44a:	f003 0301 	and.w	r3, r3, #1
 800c44e:	2b00      	cmp	r3, #0
 800c450:	d101      	bne.n	800c456 <validate+0x4e>
			res = FR_OK;
 800c452:	2300      	movs	r3, #0
 800c454:	73fb      	strb	r3, [r7, #15]
		}
#endif
	}
	*fs = (res == FR_OK) ? obj->fs : 0;	/* Corresponding filesystem object */
 800c456:	7bfb      	ldrb	r3, [r7, #15]
 800c458:	2b00      	cmp	r3, #0
 800c45a:	d102      	bne.n	800c462 <validate+0x5a>
 800c45c:	687b      	ldr	r3, [r7, #4]
 800c45e:	681b      	ldr	r3, [r3, #0]
 800c460:	e000      	b.n	800c464 <validate+0x5c>
 800c462:	2300      	movs	r3, #0
 800c464:	683a      	ldr	r2, [r7, #0]
 800c466:	6013      	str	r3, [r2, #0]
	return res;
 800c468:	7bfb      	ldrb	r3, [r7, #15]
}
 800c46a:	4618      	mov	r0, r3
 800c46c:	3710      	adds	r7, #16
 800c46e:	46bd      	mov	sp, r7
 800c470:	bd80      	pop	{r7, pc}
	...

0800c474 <f_mount>:
FRESULT f_mount (
	FATFS* fs,			/* Pointer to the file system object (NULL:unmount)*/
	const TCHAR* path,	/* Logical drive number to be mounted/unmounted */
	BYTE opt			/* Mode option 0:Do not mount (delayed mount), 1:Mount immediately */
)
{
 800c474:	b580      	push	{r7, lr}
 800c476:	b088      	sub	sp, #32
 800c478:	af00      	add	r7, sp, #0
 800c47a:	60f8      	str	r0, [r7, #12]
 800c47c:	60b9      	str	r1, [r7, #8]
 800c47e:	4613      	mov	r3, r2
 800c480:	71fb      	strb	r3, [r7, #7]
	FATFS *cfs;
	int vol;
	FRESULT res;
	const TCHAR *rp = path;
 800c482:	68bb      	ldr	r3, [r7, #8]
 800c484:	613b      	str	r3, [r7, #16]


	/* Get logical drive number */
	vol = get_ldnumber(&rp);
 800c486:	f107 0310 	add.w	r3, r7, #16
 800c48a:	4618      	mov	r0, r3
 800c48c:	f7ff fcd5 	bl	800be3a <get_ldnumber>
 800c490:	61f8      	str	r0, [r7, #28]
	if (vol < 0) return FR_INVALID_DRIVE;
 800c492:	69fb      	ldr	r3, [r7, #28]
 800c494:	2b00      	cmp	r3, #0
 800c496:	da01      	bge.n	800c49c <f_mount+0x28>
 800c498:	230b      	movs	r3, #11
 800c49a:	e02b      	b.n	800c4f4 <f_mount+0x80>
	cfs = FatFs[vol];					/* Pointer to fs object */
 800c49c:	4a17      	ldr	r2, [pc, #92]	; (800c4fc <f_mount+0x88>)
 800c49e:	69fb      	ldr	r3, [r7, #28]
 800c4a0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800c4a4:	61bb      	str	r3, [r7, #24]

	if (cfs) {
 800c4a6:	69bb      	ldr	r3, [r7, #24]
 800c4a8:	2b00      	cmp	r3, #0
 800c4aa:	d005      	beq.n	800c4b8 <f_mount+0x44>
#if _FS_LOCK != 0
		clear_lock(cfs);
 800c4ac:	69b8      	ldr	r0, [r7, #24]
 800c4ae:	f7fe fc2b 	bl	800ad08 <clear_lock>
#endif
#if _FS_REENTRANT						/* Discard sync object of the current volume */
		if (!ff_del_syncobj(cfs->sobj)) return FR_INT_ERR;
#endif
		cfs->fs_type = 0;				/* Clear old fs object */
 800c4b2:	69bb      	ldr	r3, [r7, #24]
 800c4b4:	2200      	movs	r2, #0
 800c4b6:	701a      	strb	r2, [r3, #0]
	}

	if (fs) {
 800c4b8:	68fb      	ldr	r3, [r7, #12]
 800c4ba:	2b00      	cmp	r3, #0
 800c4bc:	d002      	beq.n	800c4c4 <f_mount+0x50>
		fs->fs_type = 0;				/* Clear new fs object */
 800c4be:	68fb      	ldr	r3, [r7, #12]
 800c4c0:	2200      	movs	r2, #0
 800c4c2:	701a      	strb	r2, [r3, #0]
#if _FS_REENTRANT						/* Create sync object for the new volume */
		if (!ff_cre_syncobj((BYTE)vol, &fs->sobj)) return FR_INT_ERR;
#endif
	}
	FatFs[vol] = fs;					/* Register new fs object */
 800c4c4:	68fa      	ldr	r2, [r7, #12]
 800c4c6:	490d      	ldr	r1, [pc, #52]	; (800c4fc <f_mount+0x88>)
 800c4c8:	69fb      	ldr	r3, [r7, #28]
 800c4ca:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

	if (!fs || opt != 1) return FR_OK;	/* Do not mount now, it will be mounted later */
 800c4ce:	68fb      	ldr	r3, [r7, #12]
 800c4d0:	2b00      	cmp	r3, #0
 800c4d2:	d002      	beq.n	800c4da <f_mount+0x66>
 800c4d4:	79fb      	ldrb	r3, [r7, #7]
 800c4d6:	2b01      	cmp	r3, #1
 800c4d8:	d001      	beq.n	800c4de <f_mount+0x6a>
 800c4da:	2300      	movs	r3, #0
 800c4dc:	e00a      	b.n	800c4f4 <f_mount+0x80>

	res = find_volume(&path, &fs, 0);	/* Force mounted the volume */
 800c4de:	f107 010c 	add.w	r1, r7, #12
 800c4e2:	f107 0308 	add.w	r3, r7, #8
 800c4e6:	2200      	movs	r2, #0
 800c4e8:	4618      	mov	r0, r3
 800c4ea:	f7ff fd41 	bl	800bf70 <find_volume>
 800c4ee:	4603      	mov	r3, r0
 800c4f0:	75fb      	strb	r3, [r7, #23]
	LEAVE_FF(fs, res);
 800c4f2:	7dfb      	ldrb	r3, [r7, #23]
}
 800c4f4:	4618      	mov	r0, r3
 800c4f6:	3720      	adds	r7, #32
 800c4f8:	46bd      	mov	sp, r7
 800c4fa:	bd80      	pop	{r7, pc}
 800c4fc:	20004c28 	.word	0x20004c28

0800c500 <f_open>:
FRESULT f_open (
	FIL* fp,			/* Pointer to the blank file object */
	const TCHAR* path,	/* Pointer to the file name */
	BYTE mode			/* Access mode and file open mode flags */
)
{
 800c500:	b580      	push	{r7, lr}
 800c502:	b09a      	sub	sp, #104	; 0x68
 800c504:	af00      	add	r7, sp, #0
 800c506:	60f8      	str	r0, [r7, #12]
 800c508:	60b9      	str	r1, [r7, #8]
 800c50a:	4613      	mov	r3, r2
 800c50c:	71fb      	strb	r3, [r7, #7]
	FSIZE_t ofs;
#endif
	DEF_NAMBUF


	if (!fp) return FR_INVALID_OBJECT;
 800c50e:	68fb      	ldr	r3, [r7, #12]
 800c510:	2b00      	cmp	r3, #0
 800c512:	d101      	bne.n	800c518 <f_open+0x18>
 800c514:	2309      	movs	r3, #9
 800c516:	e1ad      	b.n	800c874 <f_open+0x374>

	/* Get logical drive */
	mode &= _FS_READONLY ? FA_READ : FA_READ | FA_WRITE | FA_CREATE_ALWAYS | FA_CREATE_NEW | FA_OPEN_ALWAYS | FA_OPEN_APPEND | FA_SEEKEND;
 800c518:	79fb      	ldrb	r3, [r7, #7]
 800c51a:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800c51e:	71fb      	strb	r3, [r7, #7]
	res = find_volume(&path, &fs, mode);
 800c520:	79fa      	ldrb	r2, [r7, #7]
 800c522:	f107 0114 	add.w	r1, r7, #20
 800c526:	f107 0308 	add.w	r3, r7, #8
 800c52a:	4618      	mov	r0, r3
 800c52c:	f7ff fd20 	bl	800bf70 <find_volume>
 800c530:	4603      	mov	r3, r0
 800c532:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
	if (res == FR_OK) {
 800c536:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 800c53a:	2b00      	cmp	r3, #0
 800c53c:	f040 8191 	bne.w	800c862 <f_open+0x362>
		dj.obj.fs = fs;
 800c540:	697b      	ldr	r3, [r7, #20]
 800c542:	61bb      	str	r3, [r7, #24]
		INIT_NAMBUF(fs);
		res = follow_path(&dj, path);	/* Follow the file path */
 800c544:	68ba      	ldr	r2, [r7, #8]
 800c546:	f107 0318 	add.w	r3, r7, #24
 800c54a:	4611      	mov	r1, r2
 800c54c:	4618      	mov	r0, r3
 800c54e:	f7ff fc03 	bl	800bd58 <follow_path>
 800c552:	4603      	mov	r3, r0
 800c554:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
#if !_FS_READONLY	/* R/W configuration */
		if (res == FR_OK) {
 800c558:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 800c55c:	2b00      	cmp	r3, #0
 800c55e:	d11a      	bne.n	800c596 <f_open+0x96>
			if (dj.fn[NSFLAG] & NS_NONAME) {	/* Origin directory itself? */
 800c560:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
 800c564:	b25b      	sxtb	r3, r3
 800c566:	2b00      	cmp	r3, #0
 800c568:	da03      	bge.n	800c572 <f_open+0x72>
				res = FR_INVALID_NAME;
 800c56a:	2306      	movs	r3, #6
 800c56c:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
 800c570:	e011      	b.n	800c596 <f_open+0x96>
			}
#if _FS_LOCK != 0
			else {
				res = chk_lock(&dj, (mode & ~FA_READ) ? 1 : 0);
 800c572:	79fb      	ldrb	r3, [r7, #7]
 800c574:	f023 0301 	bic.w	r3, r3, #1
 800c578:	2b00      	cmp	r3, #0
 800c57a:	bf14      	ite	ne
 800c57c:	2301      	movne	r3, #1
 800c57e:	2300      	moveq	r3, #0
 800c580:	b2db      	uxtb	r3, r3
 800c582:	461a      	mov	r2, r3
 800c584:	f107 0318 	add.w	r3, r7, #24
 800c588:	4611      	mov	r1, r2
 800c58a:	4618      	mov	r0, r3
 800c58c:	f7fe fa74 	bl	800aa78 <chk_lock>
 800c590:	4603      	mov	r3, r0
 800c592:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
			}
#endif
		}
		/* Create or Open a file */
		if (mode & (FA_CREATE_ALWAYS | FA_OPEN_ALWAYS | FA_CREATE_NEW)) {
 800c596:	79fb      	ldrb	r3, [r7, #7]
 800c598:	f003 031c 	and.w	r3, r3, #28
 800c59c:	2b00      	cmp	r3, #0
 800c59e:	d07f      	beq.n	800c6a0 <f_open+0x1a0>
			if (res != FR_OK) {					/* No file, create new */
 800c5a0:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 800c5a4:	2b00      	cmp	r3, #0
 800c5a6:	d017      	beq.n	800c5d8 <f_open+0xd8>
				if (res == FR_NO_FILE) {		/* There is no file to open, create a new entry */
 800c5a8:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 800c5ac:	2b04      	cmp	r3, #4
 800c5ae:	d10e      	bne.n	800c5ce <f_open+0xce>
#if _FS_LOCK != 0
					res = enq_lock() ? dir_register(&dj) : FR_TOO_MANY_OPEN_FILES;
 800c5b0:	f7fe fabe 	bl	800ab30 <enq_lock>
 800c5b4:	4603      	mov	r3, r0
 800c5b6:	2b00      	cmp	r3, #0
 800c5b8:	d006      	beq.n	800c5c8 <f_open+0xc8>
 800c5ba:	f107 0318 	add.w	r3, r7, #24
 800c5be:	4618      	mov	r0, r3
 800c5c0:	f7ff fa02 	bl	800b9c8 <dir_register>
 800c5c4:	4603      	mov	r3, r0
 800c5c6:	e000      	b.n	800c5ca <f_open+0xca>
 800c5c8:	2312      	movs	r3, #18
 800c5ca:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
#else
					res = dir_register(&dj);
#endif
				}
				mode |= FA_CREATE_ALWAYS;		/* File is created */
 800c5ce:	79fb      	ldrb	r3, [r7, #7]
 800c5d0:	f043 0308 	orr.w	r3, r3, #8
 800c5d4:	71fb      	strb	r3, [r7, #7]
 800c5d6:	e010      	b.n	800c5fa <f_open+0xfa>
			}
			else {								/* Any object is already existing */
				if (dj.obj.attr & (AM_RDO | AM_DIR)) {	/* Cannot overwrite it (R/O or DIR) */
 800c5d8:	7fbb      	ldrb	r3, [r7, #30]
 800c5da:	f003 0311 	and.w	r3, r3, #17
 800c5de:	2b00      	cmp	r3, #0
 800c5e0:	d003      	beq.n	800c5ea <f_open+0xea>
					res = FR_DENIED;
 800c5e2:	2307      	movs	r3, #7
 800c5e4:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
 800c5e8:	e007      	b.n	800c5fa <f_open+0xfa>
				} else {
					if (mode & FA_CREATE_NEW) res = FR_EXIST;	/* Cannot create as new file */
 800c5ea:	79fb      	ldrb	r3, [r7, #7]
 800c5ec:	f003 0304 	and.w	r3, r3, #4
 800c5f0:	2b00      	cmp	r3, #0
 800c5f2:	d002      	beq.n	800c5fa <f_open+0xfa>
 800c5f4:	2308      	movs	r3, #8
 800c5f6:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
				}
			}
			if (res == FR_OK && (mode & FA_CREATE_ALWAYS)) {	/* Truncate it if overwrite mode */
 800c5fa:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 800c5fe:	2b00      	cmp	r3, #0
 800c600:	d168      	bne.n	800c6d4 <f_open+0x1d4>
 800c602:	79fb      	ldrb	r3, [r7, #7]
 800c604:	f003 0308 	and.w	r3, r3, #8
 800c608:	2b00      	cmp	r3, #0
 800c60a:	d063      	beq.n	800c6d4 <f_open+0x1d4>
				dw = GET_FATTIME();
 800c60c:	f7fe f92c 	bl	800a868 <get_fattime>
 800c610:	65b8      	str	r0, [r7, #88]	; 0x58
					}
				} else
#endif
				{
					/* Clean directory info */
					st_dword(dj.dir + DIR_CrtTime, dw);	/* Set created time */
 800c612:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800c614:	330e      	adds	r3, #14
 800c616:	6db9      	ldr	r1, [r7, #88]	; 0x58
 800c618:	4618      	mov	r0, r3
 800c61a:	f7fe f983 	bl	800a924 <st_dword>
					st_dword(dj.dir + DIR_ModTime, dw);	/* Set modified time */
 800c61e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800c620:	3316      	adds	r3, #22
 800c622:	6db9      	ldr	r1, [r7, #88]	; 0x58
 800c624:	4618      	mov	r0, r3
 800c626:	f7fe f97d 	bl	800a924 <st_dword>
					dj.dir[DIR_Attr] = AM_ARC;			/* Reset attribute */
 800c62a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800c62c:	330b      	adds	r3, #11
 800c62e:	2220      	movs	r2, #32
 800c630:	701a      	strb	r2, [r3, #0]
					cl = ld_clust(fs, dj.dir);			/* Get cluster chain */
 800c632:	697b      	ldr	r3, [r7, #20]
 800c634:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800c636:	4611      	mov	r1, r2
 800c638:	4618      	mov	r0, r3
 800c63a:	f7ff f8d4 	bl	800b7e6 <ld_clust>
 800c63e:	6578      	str	r0, [r7, #84]	; 0x54
					st_clust(fs, dj.dir, 0);			/* Reset file allocation info */
 800c640:	697b      	ldr	r3, [r7, #20]
 800c642:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 800c644:	2200      	movs	r2, #0
 800c646:	4618      	mov	r0, r3
 800c648:	f7ff f8ec 	bl	800b824 <st_clust>
					st_dword(dj.dir + DIR_FileSize, 0);
 800c64c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800c64e:	331c      	adds	r3, #28
 800c650:	2100      	movs	r1, #0
 800c652:	4618      	mov	r0, r3
 800c654:	f7fe f966 	bl	800a924 <st_dword>
					fs->wflag = 1;
 800c658:	697b      	ldr	r3, [r7, #20]
 800c65a:	2201      	movs	r2, #1
 800c65c:	70da      	strb	r2, [r3, #3]

					if (cl) {							/* Remove the cluster chain if exist */
 800c65e:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800c660:	2b00      	cmp	r3, #0
 800c662:	d037      	beq.n	800c6d4 <f_open+0x1d4>
						dw = fs->winsect;
 800c664:	697b      	ldr	r3, [r7, #20]
 800c666:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800c668:	65bb      	str	r3, [r7, #88]	; 0x58
						res = remove_chain(&dj.obj, cl, 0);
 800c66a:	f107 0318 	add.w	r3, r7, #24
 800c66e:	2200      	movs	r2, #0
 800c670:	6d79      	ldr	r1, [r7, #84]	; 0x54
 800c672:	4618      	mov	r0, r3
 800c674:	f7fe fdff 	bl	800b276 <remove_chain>
 800c678:	4603      	mov	r3, r0
 800c67a:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
						if (res == FR_OK) {
 800c67e:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 800c682:	2b00      	cmp	r3, #0
 800c684:	d126      	bne.n	800c6d4 <f_open+0x1d4>
							res = move_window(fs, dw);
 800c686:	697b      	ldr	r3, [r7, #20]
 800c688:	6db9      	ldr	r1, [r7, #88]	; 0x58
 800c68a:	4618      	mov	r0, r3
 800c68c:	f7fe fba4 	bl	800add8 <move_window>
 800c690:	4603      	mov	r3, r0
 800c692:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
							fs->last_clst = cl - 1;		/* Reuse the cluster hole */
 800c696:	697b      	ldr	r3, [r7, #20]
 800c698:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 800c69a:	3a01      	subs	r2, #1
 800c69c:	60da      	str	r2, [r3, #12]
 800c69e:	e019      	b.n	800c6d4 <f_open+0x1d4>
					}
				}
			}
		}
		else {	/* Open an existing file */
			if (res == FR_OK) {					/* Following succeeded */
 800c6a0:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 800c6a4:	2b00      	cmp	r3, #0
 800c6a6:	d115      	bne.n	800c6d4 <f_open+0x1d4>
				if (dj.obj.attr & AM_DIR) {		/* It is a directory */
 800c6a8:	7fbb      	ldrb	r3, [r7, #30]
 800c6aa:	f003 0310 	and.w	r3, r3, #16
 800c6ae:	2b00      	cmp	r3, #0
 800c6b0:	d003      	beq.n	800c6ba <f_open+0x1ba>
					res = FR_NO_FILE;
 800c6b2:	2304      	movs	r3, #4
 800c6b4:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
 800c6b8:	e00c      	b.n	800c6d4 <f_open+0x1d4>
				} else {
					if ((mode & FA_WRITE) && (dj.obj.attr & AM_RDO)) { /* R/O violation */
 800c6ba:	79fb      	ldrb	r3, [r7, #7]
 800c6bc:	f003 0302 	and.w	r3, r3, #2
 800c6c0:	2b00      	cmp	r3, #0
 800c6c2:	d007      	beq.n	800c6d4 <f_open+0x1d4>
 800c6c4:	7fbb      	ldrb	r3, [r7, #30]
 800c6c6:	f003 0301 	and.w	r3, r3, #1
 800c6ca:	2b00      	cmp	r3, #0
 800c6cc:	d002      	beq.n	800c6d4 <f_open+0x1d4>
						res = FR_DENIED;
 800c6ce:	2307      	movs	r3, #7
 800c6d0:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
					}
				}
			}
		}
		if (res == FR_OK) {
 800c6d4:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 800c6d8:	2b00      	cmp	r3, #0
 800c6da:	d128      	bne.n	800c72e <f_open+0x22e>
			if (mode & FA_CREATE_ALWAYS)		/* Set file change flag if created or overwritten */
 800c6dc:	79fb      	ldrb	r3, [r7, #7]
 800c6de:	f003 0308 	and.w	r3, r3, #8
 800c6e2:	2b00      	cmp	r3, #0
 800c6e4:	d003      	beq.n	800c6ee <f_open+0x1ee>
				mode |= FA_MODIFIED;
 800c6e6:	79fb      	ldrb	r3, [r7, #7]
 800c6e8:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800c6ec:	71fb      	strb	r3, [r7, #7]
			fp->dir_sect = fs->winsect;			/* Pointer to the directory entry */
 800c6ee:	697b      	ldr	r3, [r7, #20]
 800c6f0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800c6f2:	68fb      	ldr	r3, [r7, #12]
 800c6f4:	625a      	str	r2, [r3, #36]	; 0x24
			fp->dir_ptr = dj.dir;
 800c6f6:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800c6f8:	68fb      	ldr	r3, [r7, #12]
 800c6fa:	629a      	str	r2, [r3, #40]	; 0x28
#if _FS_LOCK != 0
			fp->obj.lockid = inc_lock(&dj, (mode & ~FA_READ) ? 1 : 0);
 800c6fc:	79fb      	ldrb	r3, [r7, #7]
 800c6fe:	f023 0301 	bic.w	r3, r3, #1
 800c702:	2b00      	cmp	r3, #0
 800c704:	bf14      	ite	ne
 800c706:	2301      	movne	r3, #1
 800c708:	2300      	moveq	r3, #0
 800c70a:	b2db      	uxtb	r3, r3
 800c70c:	461a      	mov	r2, r3
 800c70e:	f107 0318 	add.w	r3, r7, #24
 800c712:	4611      	mov	r1, r2
 800c714:	4618      	mov	r0, r3
 800c716:	f7fe fa2d 	bl	800ab74 <inc_lock>
 800c71a:	4602      	mov	r2, r0
 800c71c:	68fb      	ldr	r3, [r7, #12]
 800c71e:	611a      	str	r2, [r3, #16]
			if (!fp->obj.lockid) res = FR_INT_ERR;
 800c720:	68fb      	ldr	r3, [r7, #12]
 800c722:	691b      	ldr	r3, [r3, #16]
 800c724:	2b00      	cmp	r3, #0
 800c726:	d102      	bne.n	800c72e <f_open+0x22e>
 800c728:	2302      	movs	r3, #2
 800c72a:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
				}
			}
		}
#endif

		if (res == FR_OK) {
 800c72e:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 800c732:	2b00      	cmp	r3, #0
 800c734:	f040 8095 	bne.w	800c862 <f_open+0x362>
				fp->obj.objsize = ld_qword(fs->dirbuf + XDIR_FileSize);
				fp->obj.stat = fs->dirbuf[XDIR_GenFlags] & 2;
			} else
#endif
			{
				fp->obj.sclust = ld_clust(fs, dj.dir);					/* Get object allocation info */
 800c738:	697b      	ldr	r3, [r7, #20]
 800c73a:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800c73c:	4611      	mov	r1, r2
 800c73e:	4618      	mov	r0, r3
 800c740:	f7ff f851 	bl	800b7e6 <ld_clust>
 800c744:	4602      	mov	r2, r0
 800c746:	68fb      	ldr	r3, [r7, #12]
 800c748:	609a      	str	r2, [r3, #8]
				fp->obj.objsize = ld_dword(dj.dir + DIR_FileSize);
 800c74a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800c74c:	331c      	adds	r3, #28
 800c74e:	4618      	mov	r0, r3
 800c750:	f7fe f8aa 	bl	800a8a8 <ld_dword>
 800c754:	4602      	mov	r2, r0
 800c756:	68fb      	ldr	r3, [r7, #12]
 800c758:	60da      	str	r2, [r3, #12]
			}
#if _USE_FASTSEEK
			fp->cltbl = 0;			/* Disable fast seek mode */
 800c75a:	68fb      	ldr	r3, [r7, #12]
 800c75c:	2200      	movs	r2, #0
 800c75e:	62da      	str	r2, [r3, #44]	; 0x2c
#endif
			fp->obj.fs = fs;	 	/* Validate the file object */
 800c760:	697a      	ldr	r2, [r7, #20]
 800c762:	68fb      	ldr	r3, [r7, #12]
 800c764:	601a      	str	r2, [r3, #0]
			fp->obj.id = fs->id;
 800c766:	697b      	ldr	r3, [r7, #20]
 800c768:	88da      	ldrh	r2, [r3, #6]
 800c76a:	68fb      	ldr	r3, [r7, #12]
 800c76c:	809a      	strh	r2, [r3, #4]
			fp->flag = mode;		/* Set file access mode */
 800c76e:	68fb      	ldr	r3, [r7, #12]
 800c770:	79fa      	ldrb	r2, [r7, #7]
 800c772:	751a      	strb	r2, [r3, #20]
			fp->err = 0;			/* Clear error flag */
 800c774:	68fb      	ldr	r3, [r7, #12]
 800c776:	2200      	movs	r2, #0
 800c778:	755a      	strb	r2, [r3, #21]
			fp->sect = 0;			/* Invalidate current data sector */
 800c77a:	68fb      	ldr	r3, [r7, #12]
 800c77c:	2200      	movs	r2, #0
 800c77e:	621a      	str	r2, [r3, #32]
			fp->fptr = 0;			/* Set file pointer top of the file */
 800c780:	68fb      	ldr	r3, [r7, #12]
 800c782:	2200      	movs	r2, #0
 800c784:	619a      	str	r2, [r3, #24]
#if !_FS_READONLY
#if !_FS_TINY
			mem_set(fp->buf, 0, _MAX_SS);	/* Clear sector buffer */
 800c786:	68fb      	ldr	r3, [r7, #12]
 800c788:	3330      	adds	r3, #48	; 0x30
 800c78a:	f44f 7200 	mov.w	r2, #512	; 0x200
 800c78e:	2100      	movs	r1, #0
 800c790:	4618      	mov	r0, r3
 800c792:	f7fe f914 	bl	800a9be <mem_set>
#endif
			if ((mode & FA_SEEKEND) && fp->obj.objsize > 0) {	/* Seek to end of file if FA_OPEN_APPEND is specified */
 800c796:	79fb      	ldrb	r3, [r7, #7]
 800c798:	f003 0320 	and.w	r3, r3, #32
 800c79c:	2b00      	cmp	r3, #0
 800c79e:	d060      	beq.n	800c862 <f_open+0x362>
 800c7a0:	68fb      	ldr	r3, [r7, #12]
 800c7a2:	68db      	ldr	r3, [r3, #12]
 800c7a4:	2b00      	cmp	r3, #0
 800c7a6:	d05c      	beq.n	800c862 <f_open+0x362>
				fp->fptr = fp->obj.objsize;			/* Offset to seek */
 800c7a8:	68fb      	ldr	r3, [r7, #12]
 800c7aa:	68da      	ldr	r2, [r3, #12]
 800c7ac:	68fb      	ldr	r3, [r7, #12]
 800c7ae:	619a      	str	r2, [r3, #24]
				bcs = (DWORD)fs->csize * SS(fs);	/* Cluster size in byte */
 800c7b0:	697b      	ldr	r3, [r7, #20]
 800c7b2:	895b      	ldrh	r3, [r3, #10]
 800c7b4:	025b      	lsls	r3, r3, #9
 800c7b6:	653b      	str	r3, [r7, #80]	; 0x50
				clst = fp->obj.sclust;				/* Follow the cluster chain */
 800c7b8:	68fb      	ldr	r3, [r7, #12]
 800c7ba:	689b      	ldr	r3, [r3, #8]
 800c7bc:	663b      	str	r3, [r7, #96]	; 0x60
				for (ofs = fp->obj.objsize; res == FR_OK && ofs > bcs; ofs -= bcs) {
 800c7be:	68fb      	ldr	r3, [r7, #12]
 800c7c0:	68db      	ldr	r3, [r3, #12]
 800c7c2:	65fb      	str	r3, [r7, #92]	; 0x5c
 800c7c4:	e016      	b.n	800c7f4 <f_open+0x2f4>
					clst = get_fat(&fp->obj, clst);
 800c7c6:	68fb      	ldr	r3, [r7, #12]
 800c7c8:	6e39      	ldr	r1, [r7, #96]	; 0x60
 800c7ca:	4618      	mov	r0, r3
 800c7cc:	f7fe fbbf 	bl	800af4e <get_fat>
 800c7d0:	6638      	str	r0, [r7, #96]	; 0x60
					if (clst <= 1) res = FR_INT_ERR;
 800c7d2:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 800c7d4:	2b01      	cmp	r3, #1
 800c7d6:	d802      	bhi.n	800c7de <f_open+0x2de>
 800c7d8:	2302      	movs	r3, #2
 800c7da:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
					if (clst == 0xFFFFFFFF) res = FR_DISK_ERR;
 800c7de:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 800c7e0:	f1b3 3fff 	cmp.w	r3, #4294967295
 800c7e4:	d102      	bne.n	800c7ec <f_open+0x2ec>
 800c7e6:	2301      	movs	r3, #1
 800c7e8:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
				for (ofs = fp->obj.objsize; res == FR_OK && ofs > bcs; ofs -= bcs) {
 800c7ec:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 800c7ee:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800c7f0:	1ad3      	subs	r3, r2, r3
 800c7f2:	65fb      	str	r3, [r7, #92]	; 0x5c
 800c7f4:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 800c7f8:	2b00      	cmp	r3, #0
 800c7fa:	d103      	bne.n	800c804 <f_open+0x304>
 800c7fc:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 800c7fe:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800c800:	429a      	cmp	r2, r3
 800c802:	d8e0      	bhi.n	800c7c6 <f_open+0x2c6>
				}
				fp->clust = clst;
 800c804:	68fb      	ldr	r3, [r7, #12]
 800c806:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 800c808:	61da      	str	r2, [r3, #28]
				if (res == FR_OK && ofs % SS(fs)) {	/* Fill sector buffer if not on the sector boundary */
 800c80a:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 800c80e:	2b00      	cmp	r3, #0
 800c810:	d127      	bne.n	800c862 <f_open+0x362>
 800c812:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800c814:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800c818:	2b00      	cmp	r3, #0
 800c81a:	d022      	beq.n	800c862 <f_open+0x362>
					if ((sc = clust2sect(fs, clst)) == 0) {
 800c81c:	697b      	ldr	r3, [r7, #20]
 800c81e:	6e39      	ldr	r1, [r7, #96]	; 0x60
 800c820:	4618      	mov	r0, r3
 800c822:	f7fe fb75 	bl	800af10 <clust2sect>
 800c826:	64f8      	str	r0, [r7, #76]	; 0x4c
 800c828:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800c82a:	2b00      	cmp	r3, #0
 800c82c:	d103      	bne.n	800c836 <f_open+0x336>
						res = FR_INT_ERR;
 800c82e:	2302      	movs	r3, #2
 800c830:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
 800c834:	e015      	b.n	800c862 <f_open+0x362>
					} else {
						fp->sect = sc + (DWORD)(ofs / SS(fs));
 800c836:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800c838:	0a5a      	lsrs	r2, r3, #9
 800c83a:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800c83c:	441a      	add	r2, r3
 800c83e:	68fb      	ldr	r3, [r7, #12]
 800c840:	621a      	str	r2, [r3, #32]
#if !_FS_TINY
						if (disk_read(fs->drv, fp->buf, fp->sect, 1) != RES_OK) res = FR_DISK_ERR;
 800c842:	697b      	ldr	r3, [r7, #20]
 800c844:	7858      	ldrb	r0, [r3, #1]
 800c846:	68fb      	ldr	r3, [r7, #12]
 800c848:	f103 0130 	add.w	r1, r3, #48	; 0x30
 800c84c:	68fb      	ldr	r3, [r7, #12]
 800c84e:	6a1a      	ldr	r2, [r3, #32]
 800c850:	2301      	movs	r3, #1
 800c852:	f7fd ffab 	bl	800a7ac <disk_read>
 800c856:	4603      	mov	r3, r0
 800c858:	2b00      	cmp	r3, #0
 800c85a:	d002      	beq.n	800c862 <f_open+0x362>
 800c85c:	2301      	movs	r3, #1
 800c85e:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
		}

		FREE_NAMBUF();
	}

	if (res != FR_OK) fp->obj.fs = 0;	/* Invalidate file object on error */
 800c862:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 800c866:	2b00      	cmp	r3, #0
 800c868:	d002      	beq.n	800c870 <f_open+0x370>
 800c86a:	68fb      	ldr	r3, [r7, #12]
 800c86c:	2200      	movs	r2, #0
 800c86e:	601a      	str	r2, [r3, #0]

	LEAVE_FF(fs, res);
 800c870:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
}
 800c874:	4618      	mov	r0, r3
 800c876:	3768      	adds	r7, #104	; 0x68
 800c878:	46bd      	mov	sp, r7
 800c87a:	bd80      	pop	{r7, pc}

0800c87c <f_read>:
	FIL* fp, 	/* Pointer to the file object */
	void* buff,	/* Pointer to data buffer */
	UINT btr,	/* Number of bytes to read */
	UINT* br	/* Pointer to number of bytes read */
)
{
 800c87c:	b580      	push	{r7, lr}
 800c87e:	b08e      	sub	sp, #56	; 0x38
 800c880:	af00      	add	r7, sp, #0
 800c882:	60f8      	str	r0, [r7, #12]
 800c884:	60b9      	str	r1, [r7, #8]
 800c886:	607a      	str	r2, [r7, #4]
 800c888:	603b      	str	r3, [r7, #0]
	FRESULT res;
	FATFS *fs;
	DWORD clst, sect;
	FSIZE_t remain;
	UINT rcnt, cc, csect;
	BYTE *rbuff = (BYTE*)buff;
 800c88a:	68bb      	ldr	r3, [r7, #8]
 800c88c:	627b      	str	r3, [r7, #36]	; 0x24


	*br = 0;	/* Clear read byte counter */
 800c88e:	683b      	ldr	r3, [r7, #0]
 800c890:	2200      	movs	r2, #0
 800c892:	601a      	str	r2, [r3, #0]
	res = validate(&fp->obj, &fs);				/* Check validity of the file object */
 800c894:	68fb      	ldr	r3, [r7, #12]
 800c896:	f107 0214 	add.w	r2, r7, #20
 800c89a:	4611      	mov	r1, r2
 800c89c:	4618      	mov	r0, r3
 800c89e:	f7ff fdb3 	bl	800c408 <validate>
 800c8a2:	4603      	mov	r3, r0
 800c8a4:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
	if (res != FR_OK || (res = (FRESULT)fp->err) != FR_OK) LEAVE_FF(fs, res);	/* Check validity */
 800c8a8:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 800c8ac:	2b00      	cmp	r3, #0
 800c8ae:	d107      	bne.n	800c8c0 <f_read+0x44>
 800c8b0:	68fb      	ldr	r3, [r7, #12]
 800c8b2:	7d5b      	ldrb	r3, [r3, #21]
 800c8b4:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
 800c8b8:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 800c8bc:	2b00      	cmp	r3, #0
 800c8be:	d002      	beq.n	800c8c6 <f_read+0x4a>
 800c8c0:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 800c8c4:	e115      	b.n	800caf2 <f_read+0x276>
	if (!(fp->flag & FA_READ)) LEAVE_FF(fs, FR_DENIED); /* Check access mode */
 800c8c6:	68fb      	ldr	r3, [r7, #12]
 800c8c8:	7d1b      	ldrb	r3, [r3, #20]
 800c8ca:	f003 0301 	and.w	r3, r3, #1
 800c8ce:	2b00      	cmp	r3, #0
 800c8d0:	d101      	bne.n	800c8d6 <f_read+0x5a>
 800c8d2:	2307      	movs	r3, #7
 800c8d4:	e10d      	b.n	800caf2 <f_read+0x276>
	remain = fp->obj.objsize - fp->fptr;
 800c8d6:	68fb      	ldr	r3, [r7, #12]
 800c8d8:	68da      	ldr	r2, [r3, #12]
 800c8da:	68fb      	ldr	r3, [r7, #12]
 800c8dc:	699b      	ldr	r3, [r3, #24]
 800c8de:	1ad3      	subs	r3, r2, r3
 800c8e0:	623b      	str	r3, [r7, #32]
	if (btr > remain) btr = (UINT)remain;		/* Truncate btr by remaining bytes */
 800c8e2:	687a      	ldr	r2, [r7, #4]
 800c8e4:	6a3b      	ldr	r3, [r7, #32]
 800c8e6:	429a      	cmp	r2, r3
 800c8e8:	f240 80fe 	bls.w	800cae8 <f_read+0x26c>
 800c8ec:	6a3b      	ldr	r3, [r7, #32]
 800c8ee:	607b      	str	r3, [r7, #4]

	for ( ;  btr;								/* Repeat until all data read */
 800c8f0:	e0fa      	b.n	800cae8 <f_read+0x26c>
		rbuff += rcnt, fp->fptr += rcnt, *br += rcnt, btr -= rcnt) {
		if (fp->fptr % SS(fs) == 0) {			/* On the sector boundary? */
 800c8f2:	68fb      	ldr	r3, [r7, #12]
 800c8f4:	699b      	ldr	r3, [r3, #24]
 800c8f6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800c8fa:	2b00      	cmp	r3, #0
 800c8fc:	f040 80c6 	bne.w	800ca8c <f_read+0x210>
			csect = (UINT)(fp->fptr / SS(fs) & (fs->csize - 1));	/* Sector offset in the cluster */
 800c900:	68fb      	ldr	r3, [r7, #12]
 800c902:	699b      	ldr	r3, [r3, #24]
 800c904:	0a5b      	lsrs	r3, r3, #9
 800c906:	697a      	ldr	r2, [r7, #20]
 800c908:	8952      	ldrh	r2, [r2, #10]
 800c90a:	3a01      	subs	r2, #1
 800c90c:	4013      	ands	r3, r2
 800c90e:	61fb      	str	r3, [r7, #28]
			if (csect == 0) {					/* On the cluster boundary? */
 800c910:	69fb      	ldr	r3, [r7, #28]
 800c912:	2b00      	cmp	r3, #0
 800c914:	d12f      	bne.n	800c976 <f_read+0xfa>
				if (fp->fptr == 0) {			/* On the top of the file? */
 800c916:	68fb      	ldr	r3, [r7, #12]
 800c918:	699b      	ldr	r3, [r3, #24]
 800c91a:	2b00      	cmp	r3, #0
 800c91c:	d103      	bne.n	800c926 <f_read+0xaa>
					clst = fp->obj.sclust;		/* Follow cluster chain from the origin */
 800c91e:	68fb      	ldr	r3, [r7, #12]
 800c920:	689b      	ldr	r3, [r3, #8]
 800c922:	633b      	str	r3, [r7, #48]	; 0x30
 800c924:	e013      	b.n	800c94e <f_read+0xd2>
				} else {						/* Middle or end of the file */
#if _USE_FASTSEEK
					if (fp->cltbl) {
 800c926:	68fb      	ldr	r3, [r7, #12]
 800c928:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800c92a:	2b00      	cmp	r3, #0
 800c92c:	d007      	beq.n	800c93e <f_read+0xc2>
						clst = clmt_clust(fp, fp->fptr);	/* Get cluster# from the CLMT */
 800c92e:	68fb      	ldr	r3, [r7, #12]
 800c930:	699b      	ldr	r3, [r3, #24]
 800c932:	4619      	mov	r1, r3
 800c934:	68f8      	ldr	r0, [r7, #12]
 800c936:	f7fe fd9b 	bl	800b470 <clmt_clust>
 800c93a:	6338      	str	r0, [r7, #48]	; 0x30
 800c93c:	e007      	b.n	800c94e <f_read+0xd2>
					} else
#endif
					{
						clst = get_fat(&fp->obj, fp->clust);	/* Follow cluster chain on the FAT */
 800c93e:	68fa      	ldr	r2, [r7, #12]
 800c940:	68fb      	ldr	r3, [r7, #12]
 800c942:	69db      	ldr	r3, [r3, #28]
 800c944:	4619      	mov	r1, r3
 800c946:	4610      	mov	r0, r2
 800c948:	f7fe fb01 	bl	800af4e <get_fat>
 800c94c:	6338      	str	r0, [r7, #48]	; 0x30
					}
				}
				if (clst < 2) ABORT(fs, FR_INT_ERR);
 800c94e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c950:	2b01      	cmp	r3, #1
 800c952:	d804      	bhi.n	800c95e <f_read+0xe2>
 800c954:	68fb      	ldr	r3, [r7, #12]
 800c956:	2202      	movs	r2, #2
 800c958:	755a      	strb	r2, [r3, #21]
 800c95a:	2302      	movs	r3, #2
 800c95c:	e0c9      	b.n	800caf2 <f_read+0x276>
				if (clst == 0xFFFFFFFF) ABORT(fs, FR_DISK_ERR);
 800c95e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c960:	f1b3 3fff 	cmp.w	r3, #4294967295
 800c964:	d104      	bne.n	800c970 <f_read+0xf4>
 800c966:	68fb      	ldr	r3, [r7, #12]
 800c968:	2201      	movs	r2, #1
 800c96a:	755a      	strb	r2, [r3, #21]
 800c96c:	2301      	movs	r3, #1
 800c96e:	e0c0      	b.n	800caf2 <f_read+0x276>
				fp->clust = clst;				/* Update current cluster */
 800c970:	68fb      	ldr	r3, [r7, #12]
 800c972:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800c974:	61da      	str	r2, [r3, #28]
			}
			sect = clust2sect(fs, fp->clust);	/* Get current sector */
 800c976:	697a      	ldr	r2, [r7, #20]
 800c978:	68fb      	ldr	r3, [r7, #12]
 800c97a:	69db      	ldr	r3, [r3, #28]
 800c97c:	4619      	mov	r1, r3
 800c97e:	4610      	mov	r0, r2
 800c980:	f7fe fac6 	bl	800af10 <clust2sect>
 800c984:	61b8      	str	r0, [r7, #24]
			if (!sect) ABORT(fs, FR_INT_ERR);
 800c986:	69bb      	ldr	r3, [r7, #24]
 800c988:	2b00      	cmp	r3, #0
 800c98a:	d104      	bne.n	800c996 <f_read+0x11a>
 800c98c:	68fb      	ldr	r3, [r7, #12]
 800c98e:	2202      	movs	r2, #2
 800c990:	755a      	strb	r2, [r3, #21]
 800c992:	2302      	movs	r3, #2
 800c994:	e0ad      	b.n	800caf2 <f_read+0x276>
			sect += csect;
 800c996:	69ba      	ldr	r2, [r7, #24]
 800c998:	69fb      	ldr	r3, [r7, #28]
 800c99a:	4413      	add	r3, r2
 800c99c:	61bb      	str	r3, [r7, #24]
			cc = btr / SS(fs);					/* When remaining bytes >= sector size, */
 800c99e:	687b      	ldr	r3, [r7, #4]
 800c9a0:	0a5b      	lsrs	r3, r3, #9
 800c9a2:	62bb      	str	r3, [r7, #40]	; 0x28
			if (cc) {							/* Read maximum contiguous sectors directly */
 800c9a4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c9a6:	2b00      	cmp	r3, #0
 800c9a8:	d039      	beq.n	800ca1e <f_read+0x1a2>
				if (csect + cc > fs->csize) {	/* Clip at cluster boundary */
 800c9aa:	69fa      	ldr	r2, [r7, #28]
 800c9ac:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c9ae:	4413      	add	r3, r2
 800c9b0:	697a      	ldr	r2, [r7, #20]
 800c9b2:	8952      	ldrh	r2, [r2, #10]
 800c9b4:	4293      	cmp	r3, r2
 800c9b6:	d905      	bls.n	800c9c4 <f_read+0x148>
					cc = fs->csize - csect;
 800c9b8:	697b      	ldr	r3, [r7, #20]
 800c9ba:	895b      	ldrh	r3, [r3, #10]
 800c9bc:	461a      	mov	r2, r3
 800c9be:	69fb      	ldr	r3, [r7, #28]
 800c9c0:	1ad3      	subs	r3, r2, r3
 800c9c2:	62bb      	str	r3, [r7, #40]	; 0x28
				}
				if (disk_read(fs->drv, rbuff, sect, cc) != RES_OK) ABORT(fs, FR_DISK_ERR);
 800c9c4:	697b      	ldr	r3, [r7, #20]
 800c9c6:	7858      	ldrb	r0, [r3, #1]
 800c9c8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c9ca:	69ba      	ldr	r2, [r7, #24]
 800c9cc:	6a79      	ldr	r1, [r7, #36]	; 0x24
 800c9ce:	f7fd feed 	bl	800a7ac <disk_read>
 800c9d2:	4603      	mov	r3, r0
 800c9d4:	2b00      	cmp	r3, #0
 800c9d6:	d004      	beq.n	800c9e2 <f_read+0x166>
 800c9d8:	68fb      	ldr	r3, [r7, #12]
 800c9da:	2201      	movs	r2, #1
 800c9dc:	755a      	strb	r2, [r3, #21]
 800c9de:	2301      	movs	r3, #1
 800c9e0:	e087      	b.n	800caf2 <f_read+0x276>
#if _FS_TINY
				if (fs->wflag && fs->winsect - sect < cc) {
					mem_cpy(rbuff + ((fs->winsect - sect) * SS(fs)), fs->win, SS(fs));
				}
#else
				if ((fp->flag & FA_DIRTY) && fp->sect - sect < cc) {
 800c9e2:	68fb      	ldr	r3, [r7, #12]
 800c9e4:	7d1b      	ldrb	r3, [r3, #20]
 800c9e6:	b25b      	sxtb	r3, r3
 800c9e8:	2b00      	cmp	r3, #0
 800c9ea:	da14      	bge.n	800ca16 <f_read+0x19a>
 800c9ec:	68fb      	ldr	r3, [r7, #12]
 800c9ee:	6a1a      	ldr	r2, [r3, #32]
 800c9f0:	69bb      	ldr	r3, [r7, #24]
 800c9f2:	1ad3      	subs	r3, r2, r3
 800c9f4:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800c9f6:	429a      	cmp	r2, r3
 800c9f8:	d90d      	bls.n	800ca16 <f_read+0x19a>
					mem_cpy(rbuff + ((fp->sect - sect) * SS(fs)), fp->buf, SS(fs));
 800c9fa:	68fb      	ldr	r3, [r7, #12]
 800c9fc:	6a1a      	ldr	r2, [r3, #32]
 800c9fe:	69bb      	ldr	r3, [r7, #24]
 800ca00:	1ad3      	subs	r3, r2, r3
 800ca02:	025b      	lsls	r3, r3, #9
 800ca04:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800ca06:	18d0      	adds	r0, r2, r3
 800ca08:	68fb      	ldr	r3, [r7, #12]
 800ca0a:	3330      	adds	r3, #48	; 0x30
 800ca0c:	f44f 7200 	mov.w	r2, #512	; 0x200
 800ca10:	4619      	mov	r1, r3
 800ca12:	f7fd ffb3 	bl	800a97c <mem_cpy>
				}
#endif
#endif
				rcnt = SS(fs) * cc;				/* Number of bytes transferred */
 800ca16:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800ca18:	025b      	lsls	r3, r3, #9
 800ca1a:	62fb      	str	r3, [r7, #44]	; 0x2c
				continue;
 800ca1c:	e050      	b.n	800cac0 <f_read+0x244>
			}
#if !_FS_TINY
			if (fp->sect != sect) {			/* Load data sector if not in cache */
 800ca1e:	68fb      	ldr	r3, [r7, #12]
 800ca20:	6a1b      	ldr	r3, [r3, #32]
 800ca22:	69ba      	ldr	r2, [r7, #24]
 800ca24:	429a      	cmp	r2, r3
 800ca26:	d02e      	beq.n	800ca86 <f_read+0x20a>
#if !_FS_READONLY
				if (fp->flag & FA_DIRTY) {		/* Write-back dirty sector cache */
 800ca28:	68fb      	ldr	r3, [r7, #12]
 800ca2a:	7d1b      	ldrb	r3, [r3, #20]
 800ca2c:	b25b      	sxtb	r3, r3
 800ca2e:	2b00      	cmp	r3, #0
 800ca30:	da18      	bge.n	800ca64 <f_read+0x1e8>
					if (disk_write(fs->drv, fp->buf, fp->sect, 1) != RES_OK) ABORT(fs, FR_DISK_ERR);
 800ca32:	697b      	ldr	r3, [r7, #20]
 800ca34:	7858      	ldrb	r0, [r3, #1]
 800ca36:	68fb      	ldr	r3, [r7, #12]
 800ca38:	f103 0130 	add.w	r1, r3, #48	; 0x30
 800ca3c:	68fb      	ldr	r3, [r7, #12]
 800ca3e:	6a1a      	ldr	r2, [r3, #32]
 800ca40:	2301      	movs	r3, #1
 800ca42:	f7fd fed3 	bl	800a7ec <disk_write>
 800ca46:	4603      	mov	r3, r0
 800ca48:	2b00      	cmp	r3, #0
 800ca4a:	d004      	beq.n	800ca56 <f_read+0x1da>
 800ca4c:	68fb      	ldr	r3, [r7, #12]
 800ca4e:	2201      	movs	r2, #1
 800ca50:	755a      	strb	r2, [r3, #21]
 800ca52:	2301      	movs	r3, #1
 800ca54:	e04d      	b.n	800caf2 <f_read+0x276>
					fp->flag &= (BYTE)~FA_DIRTY;
 800ca56:	68fb      	ldr	r3, [r7, #12]
 800ca58:	7d1b      	ldrb	r3, [r3, #20]
 800ca5a:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800ca5e:	b2da      	uxtb	r2, r3
 800ca60:	68fb      	ldr	r3, [r7, #12]
 800ca62:	751a      	strb	r2, [r3, #20]
				}
#endif
				if (disk_read(fs->drv, fp->buf, sect, 1) != RES_OK)	ABORT(fs, FR_DISK_ERR);	/* Fill sector cache */
 800ca64:	697b      	ldr	r3, [r7, #20]
 800ca66:	7858      	ldrb	r0, [r3, #1]
 800ca68:	68fb      	ldr	r3, [r7, #12]
 800ca6a:	f103 0130 	add.w	r1, r3, #48	; 0x30
 800ca6e:	2301      	movs	r3, #1
 800ca70:	69ba      	ldr	r2, [r7, #24]
 800ca72:	f7fd fe9b 	bl	800a7ac <disk_read>
 800ca76:	4603      	mov	r3, r0
 800ca78:	2b00      	cmp	r3, #0
 800ca7a:	d004      	beq.n	800ca86 <f_read+0x20a>
 800ca7c:	68fb      	ldr	r3, [r7, #12]
 800ca7e:	2201      	movs	r2, #1
 800ca80:	755a      	strb	r2, [r3, #21]
 800ca82:	2301      	movs	r3, #1
 800ca84:	e035      	b.n	800caf2 <f_read+0x276>
			}
#endif
			fp->sect = sect;
 800ca86:	68fb      	ldr	r3, [r7, #12]
 800ca88:	69ba      	ldr	r2, [r7, #24]
 800ca8a:	621a      	str	r2, [r3, #32]
		}
		rcnt = SS(fs) - (UINT)fp->fptr % SS(fs);	/* Number of bytes left in the sector */
 800ca8c:	68fb      	ldr	r3, [r7, #12]
 800ca8e:	699b      	ldr	r3, [r3, #24]
 800ca90:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800ca94:	f5c3 7300 	rsb	r3, r3, #512	; 0x200
 800ca98:	62fb      	str	r3, [r7, #44]	; 0x2c
		if (rcnt > btr) rcnt = btr;					/* Clip it by btr if needed */
 800ca9a:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800ca9c:	687b      	ldr	r3, [r7, #4]
 800ca9e:	429a      	cmp	r2, r3
 800caa0:	d901      	bls.n	800caa6 <f_read+0x22a>
 800caa2:	687b      	ldr	r3, [r7, #4]
 800caa4:	62fb      	str	r3, [r7, #44]	; 0x2c
#if _FS_TINY
		if (move_window(fs, fp->sect) != FR_OK) ABORT(fs, FR_DISK_ERR);	/* Move sector window */
		mem_cpy(rbuff, fs->win + fp->fptr % SS(fs), rcnt);	/* Extract partial sector */
#else
		mem_cpy(rbuff, fp->buf + fp->fptr % SS(fs), rcnt);	/* Extract partial sector */
 800caa6:	68fb      	ldr	r3, [r7, #12]
 800caa8:	f103 0230 	add.w	r2, r3, #48	; 0x30
 800caac:	68fb      	ldr	r3, [r7, #12]
 800caae:	699b      	ldr	r3, [r3, #24]
 800cab0:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800cab4:	4413      	add	r3, r2
 800cab6:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800cab8:	4619      	mov	r1, r3
 800caba:	6a78      	ldr	r0, [r7, #36]	; 0x24
 800cabc:	f7fd ff5e 	bl	800a97c <mem_cpy>
		rbuff += rcnt, fp->fptr += rcnt, *br += rcnt, btr -= rcnt) {
 800cac0:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800cac2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800cac4:	4413      	add	r3, r2
 800cac6:	627b      	str	r3, [r7, #36]	; 0x24
 800cac8:	68fb      	ldr	r3, [r7, #12]
 800caca:	699a      	ldr	r2, [r3, #24]
 800cacc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800cace:	441a      	add	r2, r3
 800cad0:	68fb      	ldr	r3, [r7, #12]
 800cad2:	619a      	str	r2, [r3, #24]
 800cad4:	683b      	ldr	r3, [r7, #0]
 800cad6:	681a      	ldr	r2, [r3, #0]
 800cad8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800cada:	441a      	add	r2, r3
 800cadc:	683b      	ldr	r3, [r7, #0]
 800cade:	601a      	str	r2, [r3, #0]
 800cae0:	687a      	ldr	r2, [r7, #4]
 800cae2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800cae4:	1ad3      	subs	r3, r2, r3
 800cae6:	607b      	str	r3, [r7, #4]
	for ( ;  btr;								/* Repeat until all data read */
 800cae8:	687b      	ldr	r3, [r7, #4]
 800caea:	2b00      	cmp	r3, #0
 800caec:	f47f af01 	bne.w	800c8f2 <f_read+0x76>
#endif
	}

	LEAVE_FF(fs, FR_OK);
 800caf0:	2300      	movs	r3, #0
}
 800caf2:	4618      	mov	r0, r3
 800caf4:	3738      	adds	r7, #56	; 0x38
 800caf6:	46bd      	mov	sp, r7
 800caf8:	bd80      	pop	{r7, pc}

0800cafa <f_sync>:
/*-----------------------------------------------------------------------*/

FRESULT f_sync (
	FIL* fp		/* Pointer to the file object */
)
{
 800cafa:	b580      	push	{r7, lr}
 800cafc:	b086      	sub	sp, #24
 800cafe:	af00      	add	r7, sp, #0
 800cb00:	6078      	str	r0, [r7, #4]
#if _FS_EXFAT
	DIR dj;
	DEF_NAMBUF
#endif

	res = validate(&fp->obj, &fs);	/* Check validity of the file object */
 800cb02:	687b      	ldr	r3, [r7, #4]
 800cb04:	f107 0208 	add.w	r2, r7, #8
 800cb08:	4611      	mov	r1, r2
 800cb0a:	4618      	mov	r0, r3
 800cb0c:	f7ff fc7c 	bl	800c408 <validate>
 800cb10:	4603      	mov	r3, r0
 800cb12:	75fb      	strb	r3, [r7, #23]
	if (res == FR_OK) {
 800cb14:	7dfb      	ldrb	r3, [r7, #23]
 800cb16:	2b00      	cmp	r3, #0
 800cb18:	d168      	bne.n	800cbec <f_sync+0xf2>
		if (fp->flag & FA_MODIFIED) {	/* Is there any change to the file? */
 800cb1a:	687b      	ldr	r3, [r7, #4]
 800cb1c:	7d1b      	ldrb	r3, [r3, #20]
 800cb1e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800cb22:	2b00      	cmp	r3, #0
 800cb24:	d062      	beq.n	800cbec <f_sync+0xf2>
#if !_FS_TINY
			if (fp->flag & FA_DIRTY) {	/* Write-back cached data if needed */
 800cb26:	687b      	ldr	r3, [r7, #4]
 800cb28:	7d1b      	ldrb	r3, [r3, #20]
 800cb2a:	b25b      	sxtb	r3, r3
 800cb2c:	2b00      	cmp	r3, #0
 800cb2e:	da15      	bge.n	800cb5c <f_sync+0x62>
				if (disk_write(fs->drv, fp->buf, fp->sect, 1) != RES_OK) LEAVE_FF(fs, FR_DISK_ERR);
 800cb30:	68bb      	ldr	r3, [r7, #8]
 800cb32:	7858      	ldrb	r0, [r3, #1]
 800cb34:	687b      	ldr	r3, [r7, #4]
 800cb36:	f103 0130 	add.w	r1, r3, #48	; 0x30
 800cb3a:	687b      	ldr	r3, [r7, #4]
 800cb3c:	6a1a      	ldr	r2, [r3, #32]
 800cb3e:	2301      	movs	r3, #1
 800cb40:	f7fd fe54 	bl	800a7ec <disk_write>
 800cb44:	4603      	mov	r3, r0
 800cb46:	2b00      	cmp	r3, #0
 800cb48:	d001      	beq.n	800cb4e <f_sync+0x54>
 800cb4a:	2301      	movs	r3, #1
 800cb4c:	e04f      	b.n	800cbee <f_sync+0xf4>
				fp->flag &= (BYTE)~FA_DIRTY;
 800cb4e:	687b      	ldr	r3, [r7, #4]
 800cb50:	7d1b      	ldrb	r3, [r3, #20]
 800cb52:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800cb56:	b2da      	uxtb	r2, r3
 800cb58:	687b      	ldr	r3, [r7, #4]
 800cb5a:	751a      	strb	r2, [r3, #20]
			}
#endif
			/* Update the directory entry */
			tm = GET_FATTIME();				/* Modified time */
 800cb5c:	f7fd fe84 	bl	800a868 <get_fattime>
 800cb60:	6138      	str	r0, [r7, #16]
					FREE_NAMBUF();
				}
			} else
#endif
			{
				res = move_window(fs, fp->dir_sect);
 800cb62:	68ba      	ldr	r2, [r7, #8]
 800cb64:	687b      	ldr	r3, [r7, #4]
 800cb66:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800cb68:	4619      	mov	r1, r3
 800cb6a:	4610      	mov	r0, r2
 800cb6c:	f7fe f934 	bl	800add8 <move_window>
 800cb70:	4603      	mov	r3, r0
 800cb72:	75fb      	strb	r3, [r7, #23]
				if (res == FR_OK) {
 800cb74:	7dfb      	ldrb	r3, [r7, #23]
 800cb76:	2b00      	cmp	r3, #0
 800cb78:	d138      	bne.n	800cbec <f_sync+0xf2>
					dir = fp->dir_ptr;
 800cb7a:	687b      	ldr	r3, [r7, #4]
 800cb7c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800cb7e:	60fb      	str	r3, [r7, #12]
					dir[DIR_Attr] |= AM_ARC;						/* Set archive bit */
 800cb80:	68fb      	ldr	r3, [r7, #12]
 800cb82:	330b      	adds	r3, #11
 800cb84:	781a      	ldrb	r2, [r3, #0]
 800cb86:	68fb      	ldr	r3, [r7, #12]
 800cb88:	330b      	adds	r3, #11
 800cb8a:	f042 0220 	orr.w	r2, r2, #32
 800cb8e:	b2d2      	uxtb	r2, r2
 800cb90:	701a      	strb	r2, [r3, #0]
					st_clust(fp->obj.fs, dir, fp->obj.sclust);		/* Update file allocation info  */
 800cb92:	687b      	ldr	r3, [r7, #4]
 800cb94:	6818      	ldr	r0, [r3, #0]
 800cb96:	687b      	ldr	r3, [r7, #4]
 800cb98:	689b      	ldr	r3, [r3, #8]
 800cb9a:	461a      	mov	r2, r3
 800cb9c:	68f9      	ldr	r1, [r7, #12]
 800cb9e:	f7fe fe41 	bl	800b824 <st_clust>
					st_dword(dir + DIR_FileSize, (DWORD)fp->obj.objsize);	/* Update file size */
 800cba2:	68fb      	ldr	r3, [r7, #12]
 800cba4:	f103 021c 	add.w	r2, r3, #28
 800cba8:	687b      	ldr	r3, [r7, #4]
 800cbaa:	68db      	ldr	r3, [r3, #12]
 800cbac:	4619      	mov	r1, r3
 800cbae:	4610      	mov	r0, r2
 800cbb0:	f7fd feb8 	bl	800a924 <st_dword>
					st_dword(dir + DIR_ModTime, tm);				/* Update modified time */
 800cbb4:	68fb      	ldr	r3, [r7, #12]
 800cbb6:	3316      	adds	r3, #22
 800cbb8:	6939      	ldr	r1, [r7, #16]
 800cbba:	4618      	mov	r0, r3
 800cbbc:	f7fd feb2 	bl	800a924 <st_dword>
					st_word(dir + DIR_LstAccDate, 0);
 800cbc0:	68fb      	ldr	r3, [r7, #12]
 800cbc2:	3312      	adds	r3, #18
 800cbc4:	2100      	movs	r1, #0
 800cbc6:	4618      	mov	r0, r3
 800cbc8:	f7fd fe91 	bl	800a8ee <st_word>
					fs->wflag = 1;
 800cbcc:	68bb      	ldr	r3, [r7, #8]
 800cbce:	2201      	movs	r2, #1
 800cbd0:	70da      	strb	r2, [r3, #3]
					res = sync_fs(fs);					/* Restore it to the directory */
 800cbd2:	68bb      	ldr	r3, [r7, #8]
 800cbd4:	4618      	mov	r0, r3
 800cbd6:	f7fe f92d 	bl	800ae34 <sync_fs>
 800cbda:	4603      	mov	r3, r0
 800cbdc:	75fb      	strb	r3, [r7, #23]
					fp->flag &= (BYTE)~FA_MODIFIED;
 800cbde:	687b      	ldr	r3, [r7, #4]
 800cbe0:	7d1b      	ldrb	r3, [r3, #20]
 800cbe2:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800cbe6:	b2da      	uxtb	r2, r3
 800cbe8:	687b      	ldr	r3, [r7, #4]
 800cbea:	751a      	strb	r2, [r3, #20]
				}
			}
		}
	}

	LEAVE_FF(fs, res);
 800cbec:	7dfb      	ldrb	r3, [r7, #23]
}
 800cbee:	4618      	mov	r0, r3
 800cbf0:	3718      	adds	r7, #24
 800cbf2:	46bd      	mov	sp, r7
 800cbf4:	bd80      	pop	{r7, pc}

0800cbf6 <f_close>:
/*-----------------------------------------------------------------------*/

FRESULT f_close (
	FIL* fp		/* Pointer to the file object to be closed */
)
{
 800cbf6:	b580      	push	{r7, lr}
 800cbf8:	b084      	sub	sp, #16
 800cbfa:	af00      	add	r7, sp, #0
 800cbfc:	6078      	str	r0, [r7, #4]
	FRESULT res;
	FATFS *fs;

#if !_FS_READONLY
	res = f_sync(fp);					/* Flush cached data */
 800cbfe:	6878      	ldr	r0, [r7, #4]
 800cc00:	f7ff ff7b 	bl	800cafa <f_sync>
 800cc04:	4603      	mov	r3, r0
 800cc06:	73fb      	strb	r3, [r7, #15]
	if (res == FR_OK)
 800cc08:	7bfb      	ldrb	r3, [r7, #15]
 800cc0a:	2b00      	cmp	r3, #0
 800cc0c:	d118      	bne.n	800cc40 <f_close+0x4a>
#endif
	{
		res = validate(&fp->obj, &fs);	/* Lock volume */
 800cc0e:	687b      	ldr	r3, [r7, #4]
 800cc10:	f107 0208 	add.w	r2, r7, #8
 800cc14:	4611      	mov	r1, r2
 800cc16:	4618      	mov	r0, r3
 800cc18:	f7ff fbf6 	bl	800c408 <validate>
 800cc1c:	4603      	mov	r3, r0
 800cc1e:	73fb      	strb	r3, [r7, #15]
		if (res == FR_OK) {
 800cc20:	7bfb      	ldrb	r3, [r7, #15]
 800cc22:	2b00      	cmp	r3, #0
 800cc24:	d10c      	bne.n	800cc40 <f_close+0x4a>
#if _FS_LOCK != 0
			res = dec_lock(fp->obj.lockid);	/* Decrement file open counter */
 800cc26:	687b      	ldr	r3, [r7, #4]
 800cc28:	691b      	ldr	r3, [r3, #16]
 800cc2a:	4618      	mov	r0, r3
 800cc2c:	f7fe f830 	bl	800ac90 <dec_lock>
 800cc30:	4603      	mov	r3, r0
 800cc32:	73fb      	strb	r3, [r7, #15]
			if (res == FR_OK)
 800cc34:	7bfb      	ldrb	r3, [r7, #15]
 800cc36:	2b00      	cmp	r3, #0
 800cc38:	d102      	bne.n	800cc40 <f_close+0x4a>
#endif
			{
				fp->obj.fs = 0;			/* Invalidate file object */
 800cc3a:	687b      	ldr	r3, [r7, #4]
 800cc3c:	2200      	movs	r2, #0
 800cc3e:	601a      	str	r2, [r3, #0]
#if _FS_REENTRANT
			unlock_fs(fs, FR_OK);		/* Unlock volume */
#endif
		}
	}
	return res;
 800cc40:	7bfb      	ldrb	r3, [r7, #15]
}
 800cc42:	4618      	mov	r0, r3
 800cc44:	3710      	adds	r7, #16
 800cc46:	46bd      	mov	sp, r7
 800cc48:	bd80      	pop	{r7, pc}

0800cc4a <f_opendir>:

FRESULT f_opendir (
	DIR* dp,			/* Pointer to directory object to create */
	const TCHAR* path	/* Pointer to the directory path */
)
{
 800cc4a:	b580      	push	{r7, lr}
 800cc4c:	b086      	sub	sp, #24
 800cc4e:	af00      	add	r7, sp, #0
 800cc50:	6078      	str	r0, [r7, #4]
 800cc52:	6039      	str	r1, [r7, #0]
	FATFS *fs;
	_FDID *obj;
	DEF_NAMBUF


	if (!dp) return FR_INVALID_OBJECT;
 800cc54:	687b      	ldr	r3, [r7, #4]
 800cc56:	2b00      	cmp	r3, #0
 800cc58:	d101      	bne.n	800cc5e <f_opendir+0x14>
 800cc5a:	2309      	movs	r3, #9
 800cc5c:	e064      	b.n	800cd28 <f_opendir+0xde>

	/* Get logical drive */
	obj = &dp->obj;
 800cc5e:	687b      	ldr	r3, [r7, #4]
 800cc60:	613b      	str	r3, [r7, #16]
	res = find_volume(&path, &fs, 0);
 800cc62:	f107 010c 	add.w	r1, r7, #12
 800cc66:	463b      	mov	r3, r7
 800cc68:	2200      	movs	r2, #0
 800cc6a:	4618      	mov	r0, r3
 800cc6c:	f7ff f980 	bl	800bf70 <find_volume>
 800cc70:	4603      	mov	r3, r0
 800cc72:	75fb      	strb	r3, [r7, #23]
	if (res == FR_OK) {
 800cc74:	7dfb      	ldrb	r3, [r7, #23]
 800cc76:	2b00      	cmp	r3, #0
 800cc78:	d14f      	bne.n	800cd1a <f_opendir+0xd0>
		obj->fs = fs;
 800cc7a:	68fa      	ldr	r2, [r7, #12]
 800cc7c:	693b      	ldr	r3, [r7, #16]
 800cc7e:	601a      	str	r2, [r3, #0]
		INIT_NAMBUF(fs);
		res = follow_path(dp, path);			/* Follow the path to the directory */
 800cc80:	683b      	ldr	r3, [r7, #0]
 800cc82:	4619      	mov	r1, r3
 800cc84:	6878      	ldr	r0, [r7, #4]
 800cc86:	f7ff f867 	bl	800bd58 <follow_path>
 800cc8a:	4603      	mov	r3, r0
 800cc8c:	75fb      	strb	r3, [r7, #23]
		if (res == FR_OK) {						/* Follow completed */
 800cc8e:	7dfb      	ldrb	r3, [r7, #23]
 800cc90:	2b00      	cmp	r3, #0
 800cc92:	d13d      	bne.n	800cd10 <f_opendir+0xc6>
			if (!(dp->fn[NSFLAG] & NS_NONAME)) {	/* It is not the origin directory itself */
 800cc94:	687b      	ldr	r3, [r7, #4]
 800cc96:	f893 302f 	ldrb.w	r3, [r3, #47]	; 0x2f
 800cc9a:	b25b      	sxtb	r3, r3
 800cc9c:	2b00      	cmp	r3, #0
 800cc9e:	db12      	blt.n	800ccc6 <f_opendir+0x7c>
				if (obj->attr & AM_DIR) {		/* This object is a sub-directory */
 800cca0:	693b      	ldr	r3, [r7, #16]
 800cca2:	799b      	ldrb	r3, [r3, #6]
 800cca4:	f003 0310 	and.w	r3, r3, #16
 800cca8:	2b00      	cmp	r3, #0
 800ccaa:	d00a      	beq.n	800ccc2 <f_opendir+0x78>
						obj->objsize = ld_qword(fs->dirbuf + XDIR_FileSize);
						obj->stat = fs->dirbuf[XDIR_GenFlags] & 2;
					} else
#endif
					{
						obj->sclust = ld_clust(fs, dp->dir);	/* Get object allocation info */
 800ccac:	68fa      	ldr	r2, [r7, #12]
 800ccae:	687b      	ldr	r3, [r7, #4]
 800ccb0:	6a1b      	ldr	r3, [r3, #32]
 800ccb2:	4619      	mov	r1, r3
 800ccb4:	4610      	mov	r0, r2
 800ccb6:	f7fe fd96 	bl	800b7e6 <ld_clust>
 800ccba:	4602      	mov	r2, r0
 800ccbc:	693b      	ldr	r3, [r7, #16]
 800ccbe:	609a      	str	r2, [r3, #8]
 800ccc0:	e001      	b.n	800ccc6 <f_opendir+0x7c>
					}
				} else {						/* This object is a file */
					res = FR_NO_PATH;
 800ccc2:	2305      	movs	r3, #5
 800ccc4:	75fb      	strb	r3, [r7, #23]
				}
			}
			if (res == FR_OK) {
 800ccc6:	7dfb      	ldrb	r3, [r7, #23]
 800ccc8:	2b00      	cmp	r3, #0
 800ccca:	d121      	bne.n	800cd10 <f_opendir+0xc6>
				obj->id = fs->id;
 800cccc:	68fb      	ldr	r3, [r7, #12]
 800ccce:	88da      	ldrh	r2, [r3, #6]
 800ccd0:	693b      	ldr	r3, [r7, #16]
 800ccd2:	809a      	strh	r2, [r3, #4]
				res = dir_sdi(dp, 0);			/* Rewind directory */
 800ccd4:	2100      	movs	r1, #0
 800ccd6:	6878      	ldr	r0, [r7, #4]
 800ccd8:	f7fe fbfe 	bl	800b4d8 <dir_sdi>
 800ccdc:	4603      	mov	r3, r0
 800ccde:	75fb      	strb	r3, [r7, #23]
#if _FS_LOCK != 0
				if (res == FR_OK) {
 800cce0:	7dfb      	ldrb	r3, [r7, #23]
 800cce2:	2b00      	cmp	r3, #0
 800cce4:	d114      	bne.n	800cd10 <f_opendir+0xc6>
					if (obj->sclust) {
 800cce6:	693b      	ldr	r3, [r7, #16]
 800cce8:	689b      	ldr	r3, [r3, #8]
 800ccea:	2b00      	cmp	r3, #0
 800ccec:	d00d      	beq.n	800cd0a <f_opendir+0xc0>
						obj->lockid = inc_lock(dp, 0);	/* Lock the sub directory */
 800ccee:	2100      	movs	r1, #0
 800ccf0:	6878      	ldr	r0, [r7, #4]
 800ccf2:	f7fd ff3f 	bl	800ab74 <inc_lock>
 800ccf6:	4602      	mov	r2, r0
 800ccf8:	693b      	ldr	r3, [r7, #16]
 800ccfa:	611a      	str	r2, [r3, #16]
						if (!obj->lockid) res = FR_TOO_MANY_OPEN_FILES;
 800ccfc:	693b      	ldr	r3, [r7, #16]
 800ccfe:	691b      	ldr	r3, [r3, #16]
 800cd00:	2b00      	cmp	r3, #0
 800cd02:	d105      	bne.n	800cd10 <f_opendir+0xc6>
 800cd04:	2312      	movs	r3, #18
 800cd06:	75fb      	strb	r3, [r7, #23]
 800cd08:	e002      	b.n	800cd10 <f_opendir+0xc6>
					} else {
						obj->lockid = 0;	/* Root directory need not to be locked */
 800cd0a:	693b      	ldr	r3, [r7, #16]
 800cd0c:	2200      	movs	r2, #0
 800cd0e:	611a      	str	r2, [r3, #16]
				}
#endif
			}
		}
		FREE_NAMBUF();
		if (res == FR_NO_FILE) res = FR_NO_PATH;
 800cd10:	7dfb      	ldrb	r3, [r7, #23]
 800cd12:	2b04      	cmp	r3, #4
 800cd14:	d101      	bne.n	800cd1a <f_opendir+0xd0>
 800cd16:	2305      	movs	r3, #5
 800cd18:	75fb      	strb	r3, [r7, #23]
	}
	if (res != FR_OK) obj->fs = 0;		/* Invalidate the directory object if function faild */
 800cd1a:	7dfb      	ldrb	r3, [r7, #23]
 800cd1c:	2b00      	cmp	r3, #0
 800cd1e:	d002      	beq.n	800cd26 <f_opendir+0xdc>
 800cd20:	693b      	ldr	r3, [r7, #16]
 800cd22:	2200      	movs	r2, #0
 800cd24:	601a      	str	r2, [r3, #0]

	LEAVE_FF(fs, res);
 800cd26:	7dfb      	ldrb	r3, [r7, #23]
}
 800cd28:	4618      	mov	r0, r3
 800cd2a:	3718      	adds	r7, #24
 800cd2c:	46bd      	mov	sp, r7
 800cd2e:	bd80      	pop	{r7, pc}

0800cd30 <f_closedir>:
/*-----------------------------------------------------------------------*/

FRESULT f_closedir (
	DIR *dp		/* Pointer to the directory object to be closed */
)
{
 800cd30:	b580      	push	{r7, lr}
 800cd32:	b084      	sub	sp, #16
 800cd34:	af00      	add	r7, sp, #0
 800cd36:	6078      	str	r0, [r7, #4]
	FRESULT res;
	FATFS *fs;


	res = validate(&dp->obj, &fs);			/* Check validity of the file object */
 800cd38:	687b      	ldr	r3, [r7, #4]
 800cd3a:	f107 0208 	add.w	r2, r7, #8
 800cd3e:	4611      	mov	r1, r2
 800cd40:	4618      	mov	r0, r3
 800cd42:	f7ff fb61 	bl	800c408 <validate>
 800cd46:	4603      	mov	r3, r0
 800cd48:	73fb      	strb	r3, [r7, #15]
	if (res == FR_OK) {
 800cd4a:	7bfb      	ldrb	r3, [r7, #15]
 800cd4c:	2b00      	cmp	r3, #0
 800cd4e:	d110      	bne.n	800cd72 <f_closedir+0x42>
#if _FS_LOCK != 0
		if (dp->obj.lockid) {				/* Decrement sub-directory open counter */
 800cd50:	687b      	ldr	r3, [r7, #4]
 800cd52:	691b      	ldr	r3, [r3, #16]
 800cd54:	2b00      	cmp	r3, #0
 800cd56:	d006      	beq.n	800cd66 <f_closedir+0x36>
			res = dec_lock(dp->obj.lockid);
 800cd58:	687b      	ldr	r3, [r7, #4]
 800cd5a:	691b      	ldr	r3, [r3, #16]
 800cd5c:	4618      	mov	r0, r3
 800cd5e:	f7fd ff97 	bl	800ac90 <dec_lock>
 800cd62:	4603      	mov	r3, r0
 800cd64:	73fb      	strb	r3, [r7, #15]
		}
		if (res == FR_OK)
 800cd66:	7bfb      	ldrb	r3, [r7, #15]
 800cd68:	2b00      	cmp	r3, #0
 800cd6a:	d102      	bne.n	800cd72 <f_closedir+0x42>
#endif
		{
			dp->obj.fs = 0;			/* Invalidate directory object */
 800cd6c:	687b      	ldr	r3, [r7, #4]
 800cd6e:	2200      	movs	r2, #0
 800cd70:	601a      	str	r2, [r3, #0]
		}
#if _FS_REENTRANT
		unlock_fs(fs, FR_OK);		/* Unlock volume */
#endif
	}
	return res;
 800cd72:	7bfb      	ldrb	r3, [r7, #15]
}
 800cd74:	4618      	mov	r0, r3
 800cd76:	3710      	adds	r7, #16
 800cd78:	46bd      	mov	sp, r7
 800cd7a:	bd80      	pop	{r7, pc}

0800cd7c <f_readdir>:

FRESULT f_readdir (
	DIR* dp,			/* Pointer to the open directory object */
	FILINFO* fno		/* Pointer to file information to return */
)
{
 800cd7c:	b580      	push	{r7, lr}
 800cd7e:	b084      	sub	sp, #16
 800cd80:	af00      	add	r7, sp, #0
 800cd82:	6078      	str	r0, [r7, #4]
 800cd84:	6039      	str	r1, [r7, #0]
	FRESULT res;
	FATFS *fs;
	DEF_NAMBUF


	res = validate(&dp->obj, &fs);	/* Check validity of the directory object */
 800cd86:	687b      	ldr	r3, [r7, #4]
 800cd88:	f107 0208 	add.w	r2, r7, #8
 800cd8c:	4611      	mov	r1, r2
 800cd8e:	4618      	mov	r0, r3
 800cd90:	f7ff fb3a 	bl	800c408 <validate>
 800cd94:	4603      	mov	r3, r0
 800cd96:	73fb      	strb	r3, [r7, #15]
	if (res == FR_OK) {
 800cd98:	7bfb      	ldrb	r3, [r7, #15]
 800cd9a:	2b00      	cmp	r3, #0
 800cd9c:	d126      	bne.n	800cdec <f_readdir+0x70>
		if (!fno) {
 800cd9e:	683b      	ldr	r3, [r7, #0]
 800cda0:	2b00      	cmp	r3, #0
 800cda2:	d106      	bne.n	800cdb2 <f_readdir+0x36>
			res = dir_sdi(dp, 0);			/* Rewind the directory object */
 800cda4:	2100      	movs	r1, #0
 800cda6:	6878      	ldr	r0, [r7, #4]
 800cda8:	f7fe fb96 	bl	800b4d8 <dir_sdi>
 800cdac:	4603      	mov	r3, r0
 800cdae:	73fb      	strb	r3, [r7, #15]
 800cdb0:	e01c      	b.n	800cdec <f_readdir+0x70>
		} else {
			INIT_NAMBUF(fs);
			res = dir_read(dp, 0);			/* Read an item */
 800cdb2:	2100      	movs	r1, #0
 800cdb4:	6878      	ldr	r0, [r7, #4]
 800cdb6:	f7fe fd55 	bl	800b864 <dir_read>
 800cdba:	4603      	mov	r3, r0
 800cdbc:	73fb      	strb	r3, [r7, #15]
			if (res == FR_NO_FILE) res = FR_OK;	/* Ignore end of directory */
 800cdbe:	7bfb      	ldrb	r3, [r7, #15]
 800cdc0:	2b04      	cmp	r3, #4
 800cdc2:	d101      	bne.n	800cdc8 <f_readdir+0x4c>
 800cdc4:	2300      	movs	r3, #0
 800cdc6:	73fb      	strb	r3, [r7, #15]
			if (res == FR_OK) {				/* A valid entry is found */
 800cdc8:	7bfb      	ldrb	r3, [r7, #15]
 800cdca:	2b00      	cmp	r3, #0
 800cdcc:	d10e      	bne.n	800cdec <f_readdir+0x70>
				get_fileinfo(dp, fno);		/* Get the object information */
 800cdce:	6839      	ldr	r1, [r7, #0]
 800cdd0:	6878      	ldr	r0, [r7, #4]
 800cdd2:	f7fe fe2b 	bl	800ba2c <get_fileinfo>
				res = dir_next(dp, 0);		/* Increment index for next */
 800cdd6:	2100      	movs	r1, #0
 800cdd8:	6878      	ldr	r0, [r7, #4]
 800cdda:	f7fe fbf8 	bl	800b5ce <dir_next>
 800cdde:	4603      	mov	r3, r0
 800cde0:	73fb      	strb	r3, [r7, #15]
				if (res == FR_NO_FILE) res = FR_OK;	/* Ignore end of directory now */
 800cde2:	7bfb      	ldrb	r3, [r7, #15]
 800cde4:	2b04      	cmp	r3, #4
 800cde6:	d101      	bne.n	800cdec <f_readdir+0x70>
 800cde8:	2300      	movs	r3, #0
 800cdea:	73fb      	strb	r3, [r7, #15]
			}
			FREE_NAMBUF();
		}
	}
	LEAVE_FF(fs, res);
 800cdec:	7bfb      	ldrb	r3, [r7, #15]
}
 800cdee:	4618      	mov	r0, r3
 800cdf0:	3710      	adds	r7, #16
 800cdf2:	46bd      	mov	sp, r7
 800cdf4:	bd80      	pop	{r7, pc}

0800cdf6 <f_findnext>:

FRESULT f_findnext (
	DIR* dp,		/* Pointer to the open directory object */
	FILINFO* fno	/* Pointer to the file information structure */
)
{
 800cdf6:	b580      	push	{r7, lr}
 800cdf8:	b084      	sub	sp, #16
 800cdfa:	af00      	add	r7, sp, #0
 800cdfc:	6078      	str	r0, [r7, #4]
 800cdfe:	6039      	str	r1, [r7, #0]
	FRESULT res;


	for (;;) {
		res = f_readdir(dp, fno);		/* Get a directory item */
 800ce00:	6839      	ldr	r1, [r7, #0]
 800ce02:	6878      	ldr	r0, [r7, #4]
 800ce04:	f7ff ffba 	bl	800cd7c <f_readdir>
 800ce08:	4603      	mov	r3, r0
 800ce0a:	73fb      	strb	r3, [r7, #15]
		if (res != FR_OK || !fno || !fno->fname[0]) break;	/* Terminate if any error or end of directory */
 800ce0c:	7bfb      	ldrb	r3, [r7, #15]
 800ce0e:	2b00      	cmp	r3, #0
 800ce10:	d114      	bne.n	800ce3c <f_findnext+0x46>
 800ce12:	683b      	ldr	r3, [r7, #0]
 800ce14:	2b00      	cmp	r3, #0
 800ce16:	d011      	beq.n	800ce3c <f_findnext+0x46>
 800ce18:	683b      	ldr	r3, [r7, #0]
 800ce1a:	7a5b      	ldrb	r3, [r3, #9]
 800ce1c:	2b00      	cmp	r3, #0
 800ce1e:	d00d      	beq.n	800ce3c <f_findnext+0x46>
		if (pattern_matching(dp->pat, fno->fname, 0, 0)) break;		/* Test for the file name */
 800ce20:	687b      	ldr	r3, [r7, #4]
 800ce22:	6b18      	ldr	r0, [r3, #48]	; 0x30
 800ce24:	683b      	ldr	r3, [r7, #0]
 800ce26:	f103 0109 	add.w	r1, r3, #9
 800ce2a:	2300      	movs	r3, #0
 800ce2c:	2200      	movs	r2, #0
 800ce2e:	f7fe fe83 	bl	800bb38 <pattern_matching>
 800ce32:	4603      	mov	r3, r0
 800ce34:	2b00      	cmp	r3, #0
 800ce36:	d100      	bne.n	800ce3a <f_findnext+0x44>
		res = f_readdir(dp, fno);		/* Get a directory item */
 800ce38:	e7e2      	b.n	800ce00 <f_findnext+0xa>
		if (pattern_matching(dp->pat, fno->fname, 0, 0)) break;		/* Test for the file name */
 800ce3a:	bf00      	nop
#if _USE_LFN != 0 && _USE_FIND == 2
		if (pattern_matching(dp->pat, fno->altname, 0, 0)) break;	/* Test for alternative name if exist */
#endif
	}
	return res;
 800ce3c:	7bfb      	ldrb	r3, [r7, #15]
}
 800ce3e:	4618      	mov	r0, r3
 800ce40:	3710      	adds	r7, #16
 800ce42:	46bd      	mov	sp, r7
 800ce44:	bd80      	pop	{r7, pc}

0800ce46 <f_findfirst>:
	DIR* dp,				/* Pointer to the blank directory object */
	FILINFO* fno,			/* Pointer to the file information structure */
	const TCHAR* path,		/* Pointer to the directory to open */
	const TCHAR* pattern	/* Pointer to the matching pattern */
)
{
 800ce46:	b580      	push	{r7, lr}
 800ce48:	b086      	sub	sp, #24
 800ce4a:	af00      	add	r7, sp, #0
 800ce4c:	60f8      	str	r0, [r7, #12]
 800ce4e:	60b9      	str	r1, [r7, #8]
 800ce50:	607a      	str	r2, [r7, #4]
 800ce52:	603b      	str	r3, [r7, #0]
	FRESULT res;


	dp->pat = pattern;		/* Save pointer to pattern string */
 800ce54:	68fb      	ldr	r3, [r7, #12]
 800ce56:	683a      	ldr	r2, [r7, #0]
 800ce58:	631a      	str	r2, [r3, #48]	; 0x30
	res = f_opendir(dp, path);		/* Open the target directory */
 800ce5a:	6879      	ldr	r1, [r7, #4]
 800ce5c:	68f8      	ldr	r0, [r7, #12]
 800ce5e:	f7ff fef4 	bl	800cc4a <f_opendir>
 800ce62:	4603      	mov	r3, r0
 800ce64:	75fb      	strb	r3, [r7, #23]
	if (res == FR_OK) {
 800ce66:	7dfb      	ldrb	r3, [r7, #23]
 800ce68:	2b00      	cmp	r3, #0
 800ce6a:	d105      	bne.n	800ce78 <f_findfirst+0x32>
		res = f_findnext(dp, fno);	/* Find the first item */
 800ce6c:	68b9      	ldr	r1, [r7, #8]
 800ce6e:	68f8      	ldr	r0, [r7, #12]
 800ce70:	f7ff ffc1 	bl	800cdf6 <f_findnext>
 800ce74:	4603      	mov	r3, r0
 800ce76:	75fb      	strb	r3, [r7, #23]
	}
	return res;
 800ce78:	7dfb      	ldrb	r3, [r7, #23]
}
 800ce7a:	4618      	mov	r0, r3
 800ce7c:	3718      	adds	r7, #24
 800ce7e:	46bd      	mov	sp, r7
 800ce80:	bd80      	pop	{r7, pc}
	...

0800ce84 <FATFS_LinkDriverEx>:
  * @param  lun : only used for USB Key Disk to add multi-lun management
            else the parameter must be equal to 0
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriverEx(const Diskio_drvTypeDef *drv, char *path, uint8_t lun)
{
 800ce84:	b480      	push	{r7}
 800ce86:	b087      	sub	sp, #28
 800ce88:	af00      	add	r7, sp, #0
 800ce8a:	60f8      	str	r0, [r7, #12]
 800ce8c:	60b9      	str	r1, [r7, #8]
 800ce8e:	4613      	mov	r3, r2
 800ce90:	71fb      	strb	r3, [r7, #7]
  uint8_t ret = 1;
 800ce92:	2301      	movs	r3, #1
 800ce94:	75fb      	strb	r3, [r7, #23]
  uint8_t DiskNum = 0;
 800ce96:	2300      	movs	r3, #0
 800ce98:	75bb      	strb	r3, [r7, #22]

  if(disk.nbr < _VOLUMES)
 800ce9a:	4b1f      	ldr	r3, [pc, #124]	; (800cf18 <FATFS_LinkDriverEx+0x94>)
 800ce9c:	7b9b      	ldrb	r3, [r3, #14]
 800ce9e:	b2db      	uxtb	r3, r3
 800cea0:	2b01      	cmp	r3, #1
 800cea2:	d831      	bhi.n	800cf08 <FATFS_LinkDriverEx+0x84>
  {
    disk.is_initialized[disk.nbr] = 0;
 800cea4:	4b1c      	ldr	r3, [pc, #112]	; (800cf18 <FATFS_LinkDriverEx+0x94>)
 800cea6:	7b9b      	ldrb	r3, [r3, #14]
 800cea8:	b2db      	uxtb	r3, r3
 800ceaa:	461a      	mov	r2, r3
 800ceac:	4b1a      	ldr	r3, [pc, #104]	; (800cf18 <FATFS_LinkDriverEx+0x94>)
 800ceae:	2100      	movs	r1, #0
 800ceb0:	5499      	strb	r1, [r3, r2]
    disk.drv[disk.nbr] = drv;
 800ceb2:	4b19      	ldr	r3, [pc, #100]	; (800cf18 <FATFS_LinkDriverEx+0x94>)
 800ceb4:	7b9b      	ldrb	r3, [r3, #14]
 800ceb6:	b2db      	uxtb	r3, r3
 800ceb8:	4a17      	ldr	r2, [pc, #92]	; (800cf18 <FATFS_LinkDriverEx+0x94>)
 800ceba:	009b      	lsls	r3, r3, #2
 800cebc:	4413      	add	r3, r2
 800cebe:	68fa      	ldr	r2, [r7, #12]
 800cec0:	605a      	str	r2, [r3, #4]
    disk.lun[disk.nbr] = lun;
 800cec2:	4b15      	ldr	r3, [pc, #84]	; (800cf18 <FATFS_LinkDriverEx+0x94>)
 800cec4:	7b9b      	ldrb	r3, [r3, #14]
 800cec6:	b2db      	uxtb	r3, r3
 800cec8:	461a      	mov	r2, r3
 800ceca:	4b13      	ldr	r3, [pc, #76]	; (800cf18 <FATFS_LinkDriverEx+0x94>)
 800cecc:	4413      	add	r3, r2
 800cece:	79fa      	ldrb	r2, [r7, #7]
 800ced0:	731a      	strb	r2, [r3, #12]
    DiskNum = disk.nbr++;
 800ced2:	4b11      	ldr	r3, [pc, #68]	; (800cf18 <FATFS_LinkDriverEx+0x94>)
 800ced4:	7b9b      	ldrb	r3, [r3, #14]
 800ced6:	b2db      	uxtb	r3, r3
 800ced8:	1c5a      	adds	r2, r3, #1
 800ceda:	b2d1      	uxtb	r1, r2
 800cedc:	4a0e      	ldr	r2, [pc, #56]	; (800cf18 <FATFS_LinkDriverEx+0x94>)
 800cede:	7391      	strb	r1, [r2, #14]
 800cee0:	75bb      	strb	r3, [r7, #22]
    path[0] = DiskNum + '0';
 800cee2:	7dbb      	ldrb	r3, [r7, #22]
 800cee4:	3330      	adds	r3, #48	; 0x30
 800cee6:	b2da      	uxtb	r2, r3
 800cee8:	68bb      	ldr	r3, [r7, #8]
 800ceea:	701a      	strb	r2, [r3, #0]
    path[1] = ':';
 800ceec:	68bb      	ldr	r3, [r7, #8]
 800ceee:	3301      	adds	r3, #1
 800cef0:	223a      	movs	r2, #58	; 0x3a
 800cef2:	701a      	strb	r2, [r3, #0]
    path[2] = '/';
 800cef4:	68bb      	ldr	r3, [r7, #8]
 800cef6:	3302      	adds	r3, #2
 800cef8:	222f      	movs	r2, #47	; 0x2f
 800cefa:	701a      	strb	r2, [r3, #0]
    path[3] = 0;
 800cefc:	68bb      	ldr	r3, [r7, #8]
 800cefe:	3303      	adds	r3, #3
 800cf00:	2200      	movs	r2, #0
 800cf02:	701a      	strb	r2, [r3, #0]
    ret = 0;
 800cf04:	2300      	movs	r3, #0
 800cf06:	75fb      	strb	r3, [r7, #23]
  }

  return ret;
 800cf08:	7dfb      	ldrb	r3, [r7, #23]
}
 800cf0a:	4618      	mov	r0, r3
 800cf0c:	371c      	adds	r7, #28
 800cf0e:	46bd      	mov	sp, r7
 800cf10:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cf14:	4770      	bx	lr
 800cf16:	bf00      	nop
 800cf18:	20004c54 	.word	0x20004c54

0800cf1c <FATFS_LinkDriver>:
  * @param  drv: pointer to the disk IO Driver structure
  * @param  path: pointer to the logical drive path
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriver(const Diskio_drvTypeDef *drv, char *path)
{
 800cf1c:	b580      	push	{r7, lr}
 800cf1e:	b082      	sub	sp, #8
 800cf20:	af00      	add	r7, sp, #0
 800cf22:	6078      	str	r0, [r7, #4]
 800cf24:	6039      	str	r1, [r7, #0]
  return FATFS_LinkDriverEx(drv, path, 0);
 800cf26:	2200      	movs	r2, #0
 800cf28:	6839      	ldr	r1, [r7, #0]
 800cf2a:	6878      	ldr	r0, [r7, #4]
 800cf2c:	f7ff ffaa 	bl	800ce84 <FATFS_LinkDriverEx>
 800cf30:	4603      	mov	r3, r0
}
 800cf32:	4618      	mov	r0, r3
 800cf34:	3708      	adds	r7, #8
 800cf36:	46bd      	mov	sp, r7
 800cf38:	bd80      	pop	{r7, pc}
	...

0800cf3c <SD_CheckStatus>:
#endif /* _USE_IOCTL == 1 */
};

/* Private functions ---------------------------------------------------------*/
static DSTATUS SD_CheckStatus(BYTE lun)
{
 800cf3c:	b580      	push	{r7, lr}
 800cf3e:	b082      	sub	sp, #8
 800cf40:	af00      	add	r7, sp, #0
 800cf42:	4603      	mov	r3, r0
 800cf44:	71fb      	strb	r3, [r7, #7]
  Stat = STA_NOINIT;
 800cf46:	4b0b      	ldr	r3, [pc, #44]	; (800cf74 <SD_CheckStatus+0x38>)
 800cf48:	2201      	movs	r2, #1
 800cf4a:	701a      	strb	r2, [r3, #0]

  if(BSP_SD_GetCardState() == MSD_OK)
 800cf4c:	f7f5 fb00 	bl	8002550 <BSP_SD_GetCardState>
 800cf50:	4603      	mov	r3, r0
 800cf52:	2b00      	cmp	r3, #0
 800cf54:	d107      	bne.n	800cf66 <SD_CheckStatus+0x2a>
  {
    Stat &= ~STA_NOINIT;
 800cf56:	4b07      	ldr	r3, [pc, #28]	; (800cf74 <SD_CheckStatus+0x38>)
 800cf58:	781b      	ldrb	r3, [r3, #0]
 800cf5a:	b2db      	uxtb	r3, r3
 800cf5c:	f023 0301 	bic.w	r3, r3, #1
 800cf60:	b2da      	uxtb	r2, r3
 800cf62:	4b04      	ldr	r3, [pc, #16]	; (800cf74 <SD_CheckStatus+0x38>)
 800cf64:	701a      	strb	r2, [r3, #0]
  }

  return Stat;
 800cf66:	4b03      	ldr	r3, [pc, #12]	; (800cf74 <SD_CheckStatus+0x38>)
 800cf68:	781b      	ldrb	r3, [r3, #0]
 800cf6a:	b2db      	uxtb	r3, r3
}
 800cf6c:	4618      	mov	r0, r3
 800cf6e:	3708      	adds	r7, #8
 800cf70:	46bd      	mov	sp, r7
 800cf72:	bd80      	pop	{r7, pc}
 800cf74:	20000024 	.word	0x20000024

0800cf78 <SD_initialize>:
  * @brief  Initializes a Drive
  * @param  lun : not used
  * @retval DSTATUS: Operation status
  */
DSTATUS SD_initialize(BYTE lun)
{
 800cf78:	b580      	push	{r7, lr}
 800cf7a:	b082      	sub	sp, #8
 800cf7c:	af00      	add	r7, sp, #0
 800cf7e:	4603      	mov	r3, r0
 800cf80:	71fb      	strb	r3, [r7, #7]
  Stat = STA_NOINIT;
 800cf82:	4b0b      	ldr	r3, [pc, #44]	; (800cfb0 <SD_initialize+0x38>)
 800cf84:	2201      	movs	r2, #1
 800cf86:	701a      	strb	r2, [r3, #0]
#if !defined(DISABLE_SD_INIT)

  if(BSP_SD_Init() == MSD_OK)
 800cf88:	f7f5 f91c 	bl	80021c4 <BSP_SD_Init>
 800cf8c:	4603      	mov	r3, r0
 800cf8e:	2b00      	cmp	r3, #0
 800cf90:	d107      	bne.n	800cfa2 <SD_initialize+0x2a>
  {
    Stat = SD_CheckStatus(lun);
 800cf92:	79fb      	ldrb	r3, [r7, #7]
 800cf94:	4618      	mov	r0, r3
 800cf96:	f7ff ffd1 	bl	800cf3c <SD_CheckStatus>
 800cf9a:	4603      	mov	r3, r0
 800cf9c:	461a      	mov	r2, r3
 800cf9e:	4b04      	ldr	r3, [pc, #16]	; (800cfb0 <SD_initialize+0x38>)
 800cfa0:	701a      	strb	r2, [r3, #0]
  }

#else
  Stat = SD_CheckStatus(lun);
#endif
  return Stat;
 800cfa2:	4b03      	ldr	r3, [pc, #12]	; (800cfb0 <SD_initialize+0x38>)
 800cfa4:	781b      	ldrb	r3, [r3, #0]
 800cfa6:	b2db      	uxtb	r3, r3
}
 800cfa8:	4618      	mov	r0, r3
 800cfaa:	3708      	adds	r7, #8
 800cfac:	46bd      	mov	sp, r7
 800cfae:	bd80      	pop	{r7, pc}
 800cfb0:	20000024 	.word	0x20000024

0800cfb4 <SD_status>:
  * @brief  Gets Disk Status
  * @param  lun : not used
  * @retval DSTATUS: Operation status
  */
DSTATUS SD_status(BYTE lun)
{
 800cfb4:	b580      	push	{r7, lr}
 800cfb6:	b082      	sub	sp, #8
 800cfb8:	af00      	add	r7, sp, #0
 800cfba:	4603      	mov	r3, r0
 800cfbc:	71fb      	strb	r3, [r7, #7]
  return SD_CheckStatus(lun);
 800cfbe:	79fb      	ldrb	r3, [r7, #7]
 800cfc0:	4618      	mov	r0, r3
 800cfc2:	f7ff ffbb 	bl	800cf3c <SD_CheckStatus>
 800cfc6:	4603      	mov	r3, r0
}
 800cfc8:	4618      	mov	r0, r3
 800cfca:	3708      	adds	r7, #8
 800cfcc:	46bd      	mov	sp, r7
 800cfce:	bd80      	pop	{r7, pc}

0800cfd0 <SD_read>:
  * @param  sector: Sector address (LBA)
  * @param  count: Number of sectors to read (1..128)
  * @retval DRESULT: Operation result
  */
DRESULT SD_read(BYTE lun, BYTE *buff, DWORD sector, UINT count)
{
 800cfd0:	b580      	push	{r7, lr}
 800cfd2:	b086      	sub	sp, #24
 800cfd4:	af00      	add	r7, sp, #0
 800cfd6:	60b9      	str	r1, [r7, #8]
 800cfd8:	607a      	str	r2, [r7, #4]
 800cfda:	603b      	str	r3, [r7, #0]
 800cfdc:	4603      	mov	r3, r0
 800cfde:	73fb      	strb	r3, [r7, #15]
  DRESULT res = RES_ERROR;
 800cfe0:	2301      	movs	r3, #1
 800cfe2:	75fb      	strb	r3, [r7, #23]

  if(BSP_SD_ReadBlocks((uint32_t*)buff,
 800cfe4:	f04f 33ff 	mov.w	r3, #4294967295
 800cfe8:	683a      	ldr	r2, [r7, #0]
 800cfea:	6879      	ldr	r1, [r7, #4]
 800cfec:	68b8      	ldr	r0, [r7, #8]
 800cfee:	f7f5 f94b 	bl	8002288 <BSP_SD_ReadBlocks>
 800cff2:	4603      	mov	r3, r0
 800cff4:	2b00      	cmp	r3, #0
 800cff6:	d107      	bne.n	800d008 <SD_read+0x38>
                       (uint32_t) (sector),
                       count, SD_TIMEOUT) == MSD_OK)
  {
    /* wait until the read operation is finished */
    while(BSP_SD_GetCardState()!= MSD_OK)
 800cff8:	bf00      	nop
 800cffa:	f7f5 faa9 	bl	8002550 <BSP_SD_GetCardState>
 800cffe:	4603      	mov	r3, r0
 800d000:	2b00      	cmp	r3, #0
 800d002:	d1fa      	bne.n	800cffa <SD_read+0x2a>
    {
    }
    res = RES_OK;
 800d004:	2300      	movs	r3, #0
 800d006:	75fb      	strb	r3, [r7, #23]
  }

  return res;
 800d008:	7dfb      	ldrb	r3, [r7, #23]
}
 800d00a:	4618      	mov	r0, r3
 800d00c:	3718      	adds	r7, #24
 800d00e:	46bd      	mov	sp, r7
 800d010:	bd80      	pop	{r7, pc}

0800d012 <SD_write>:
  * @param  count: Number of sectors to write (1..128)
  * @retval DRESULT: Operation result
  */
#if _USE_WRITE == 1
DRESULT SD_write(BYTE lun, const BYTE *buff, DWORD sector, UINT count)
{
 800d012:	b580      	push	{r7, lr}
 800d014:	b086      	sub	sp, #24
 800d016:	af00      	add	r7, sp, #0
 800d018:	60b9      	str	r1, [r7, #8]
 800d01a:	607a      	str	r2, [r7, #4]
 800d01c:	603b      	str	r3, [r7, #0]
 800d01e:	4603      	mov	r3, r0
 800d020:	73fb      	strb	r3, [r7, #15]
  DRESULT res = RES_ERROR;
 800d022:	2301      	movs	r3, #1
 800d024:	75fb      	strb	r3, [r7, #23]

  if(BSP_SD_WriteBlocks((uint32_t*)buff,
 800d026:	f04f 33ff 	mov.w	r3, #4294967295
 800d02a:	683a      	ldr	r2, [r7, #0]
 800d02c:	6879      	ldr	r1, [r7, #4]
 800d02e:	68b8      	ldr	r0, [r7, #8]
 800d030:	f7f5 f946 	bl	80022c0 <BSP_SD_WriteBlocks>
 800d034:	4603      	mov	r3, r0
 800d036:	2b00      	cmp	r3, #0
 800d038:	d107      	bne.n	800d04a <SD_write+0x38>
                        (uint32_t)(sector),
                        count, SD_TIMEOUT) == MSD_OK)
  {
	/* wait until the Write operation is finished */
    while(BSP_SD_GetCardState() != MSD_OK)
 800d03a:	bf00      	nop
 800d03c:	f7f5 fa88 	bl	8002550 <BSP_SD_GetCardState>
 800d040:	4603      	mov	r3, r0
 800d042:	2b00      	cmp	r3, #0
 800d044:	d1fa      	bne.n	800d03c <SD_write+0x2a>
    {
    }
    res = RES_OK;
 800d046:	2300      	movs	r3, #0
 800d048:	75fb      	strb	r3, [r7, #23]
  }

  return res;
 800d04a:	7dfb      	ldrb	r3, [r7, #23]
}
 800d04c:	4618      	mov	r0, r3
 800d04e:	3718      	adds	r7, #24
 800d050:	46bd      	mov	sp, r7
 800d052:	bd80      	pop	{r7, pc}

0800d054 <SD_ioctl>:
  * @param  *buff: Buffer to send/receive control data
  * @retval DRESULT: Operation result
  */
#if _USE_IOCTL == 1
DRESULT SD_ioctl(BYTE lun, BYTE cmd, void *buff)
{
 800d054:	b580      	push	{r7, lr}
 800d056:	b08c      	sub	sp, #48	; 0x30
 800d058:	af00      	add	r7, sp, #0
 800d05a:	4603      	mov	r3, r0
 800d05c:	603a      	str	r2, [r7, #0]
 800d05e:	71fb      	strb	r3, [r7, #7]
 800d060:	460b      	mov	r3, r1
 800d062:	71bb      	strb	r3, [r7, #6]
  DRESULT res = RES_ERROR;
 800d064:	2301      	movs	r3, #1
 800d066:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
  BSP_SD_CardInfo CardInfo;

  if (Stat & STA_NOINIT) return RES_NOTRDY;
 800d06a:	4b25      	ldr	r3, [pc, #148]	; (800d100 <SD_ioctl+0xac>)
 800d06c:	781b      	ldrb	r3, [r3, #0]
 800d06e:	b2db      	uxtb	r3, r3
 800d070:	f003 0301 	and.w	r3, r3, #1
 800d074:	2b00      	cmp	r3, #0
 800d076:	d001      	beq.n	800d07c <SD_ioctl+0x28>
 800d078:	2303      	movs	r3, #3
 800d07a:	e03c      	b.n	800d0f6 <SD_ioctl+0xa2>

  switch (cmd)
 800d07c:	79bb      	ldrb	r3, [r7, #6]
 800d07e:	2b03      	cmp	r3, #3
 800d080:	d834      	bhi.n	800d0ec <SD_ioctl+0x98>
 800d082:	a201      	add	r2, pc, #4	; (adr r2, 800d088 <SD_ioctl+0x34>)
 800d084:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800d088:	0800d099 	.word	0x0800d099
 800d08c:	0800d0a1 	.word	0x0800d0a1
 800d090:	0800d0b9 	.word	0x0800d0b9
 800d094:	0800d0d3 	.word	0x0800d0d3
  {
  /* Make sure that no pending write process */
  case CTRL_SYNC :
    res = RES_OK;
 800d098:	2300      	movs	r3, #0
 800d09a:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
    break;
 800d09e:	e028      	b.n	800d0f2 <SD_ioctl+0x9e>

  /* Get number of sectors on the disk (DWORD) */
  case GET_SECTOR_COUNT :
    BSP_SD_GetCardInfo(&CardInfo);
 800d0a0:	f107 030c 	add.w	r3, r7, #12
 800d0a4:	4618      	mov	r0, r3
 800d0a6:	f7f5 fa63 	bl	8002570 <BSP_SD_GetCardInfo>
    *(DWORD*)buff = CardInfo.LogBlockNbr;
 800d0aa:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800d0ac:	683b      	ldr	r3, [r7, #0]
 800d0ae:	601a      	str	r2, [r3, #0]
    res = RES_OK;
 800d0b0:	2300      	movs	r3, #0
 800d0b2:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
    break;
 800d0b6:	e01c      	b.n	800d0f2 <SD_ioctl+0x9e>

  /* Get R/W sector size (WORD) */
  case GET_SECTOR_SIZE :
    BSP_SD_GetCardInfo(&CardInfo);
 800d0b8:	f107 030c 	add.w	r3, r7, #12
 800d0bc:	4618      	mov	r0, r3
 800d0be:	f7f5 fa57 	bl	8002570 <BSP_SD_GetCardInfo>
    *(WORD*)buff = CardInfo.LogBlockSize;
 800d0c2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800d0c4:	b29a      	uxth	r2, r3
 800d0c6:	683b      	ldr	r3, [r7, #0]
 800d0c8:	801a      	strh	r2, [r3, #0]
    res = RES_OK;
 800d0ca:	2300      	movs	r3, #0
 800d0cc:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
    break;
 800d0d0:	e00f      	b.n	800d0f2 <SD_ioctl+0x9e>

  /* Get erase block size in unit of sector (DWORD) */
  case GET_BLOCK_SIZE :
    BSP_SD_GetCardInfo(&CardInfo);
 800d0d2:	f107 030c 	add.w	r3, r7, #12
 800d0d6:	4618      	mov	r0, r3
 800d0d8:	f7f5 fa4a 	bl	8002570 <BSP_SD_GetCardInfo>
    *(DWORD*)buff = CardInfo.LogBlockSize / SD_DEFAULT_BLOCK_SIZE;
 800d0dc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800d0de:	0a5a      	lsrs	r2, r3, #9
 800d0e0:	683b      	ldr	r3, [r7, #0]
 800d0e2:	601a      	str	r2, [r3, #0]
	res = RES_OK;
 800d0e4:	2300      	movs	r3, #0
 800d0e6:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
    break;
 800d0ea:	e002      	b.n	800d0f2 <SD_ioctl+0x9e>

  default:
    res = RES_PARERR;
 800d0ec:	2304      	movs	r3, #4
 800d0ee:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
  }

  return res;
 800d0f2:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
}
 800d0f6:	4618      	mov	r0, r3
 800d0f8:	3730      	adds	r7, #48	; 0x30
 800d0fa:	46bd      	mov	sp, r7
 800d0fc:	bd80      	pop	{r7, pc}
 800d0fe:	bf00      	nop
 800d100:	20000024 	.word	0x20000024

0800d104 <__errno>:
 800d104:	4b01      	ldr	r3, [pc, #4]	; (800d10c <__errno+0x8>)
 800d106:	6818      	ldr	r0, [r3, #0]
 800d108:	4770      	bx	lr
 800d10a:	bf00      	nop
 800d10c:	20000028 	.word	0x20000028

0800d110 <__libc_init_array>:
 800d110:	b570      	push	{r4, r5, r6, lr}
 800d112:	4d0d      	ldr	r5, [pc, #52]	; (800d148 <__libc_init_array+0x38>)
 800d114:	4c0d      	ldr	r4, [pc, #52]	; (800d14c <__libc_init_array+0x3c>)
 800d116:	1b64      	subs	r4, r4, r5
 800d118:	10a4      	asrs	r4, r4, #2
 800d11a:	2600      	movs	r6, #0
 800d11c:	42a6      	cmp	r6, r4
 800d11e:	d109      	bne.n	800d134 <__libc_init_array+0x24>
 800d120:	4d0b      	ldr	r5, [pc, #44]	; (800d150 <__libc_init_array+0x40>)
 800d122:	4c0c      	ldr	r4, [pc, #48]	; (800d154 <__libc_init_array+0x44>)
 800d124:	f000 fc5e 	bl	800d9e4 <_init>
 800d128:	1b64      	subs	r4, r4, r5
 800d12a:	10a4      	asrs	r4, r4, #2
 800d12c:	2600      	movs	r6, #0
 800d12e:	42a6      	cmp	r6, r4
 800d130:	d105      	bne.n	800d13e <__libc_init_array+0x2e>
 800d132:	bd70      	pop	{r4, r5, r6, pc}
 800d134:	f855 3b04 	ldr.w	r3, [r5], #4
 800d138:	4798      	blx	r3
 800d13a:	3601      	adds	r6, #1
 800d13c:	e7ee      	b.n	800d11c <__libc_init_array+0xc>
 800d13e:	f855 3b04 	ldr.w	r3, [r5], #4
 800d142:	4798      	blx	r3
 800d144:	3601      	adds	r6, #1
 800d146:	e7f2      	b.n	800d12e <__libc_init_array+0x1e>
 800d148:	0800f8f0 	.word	0x0800f8f0
 800d14c:	0800f8f0 	.word	0x0800f8f0
 800d150:	0800f8f0 	.word	0x0800f8f0
 800d154:	0800f8f4 	.word	0x0800f8f4

0800d158 <malloc>:
 800d158:	4b02      	ldr	r3, [pc, #8]	; (800d164 <malloc+0xc>)
 800d15a:	4601      	mov	r1, r0
 800d15c:	6818      	ldr	r0, [r3, #0]
 800d15e:	f000 b871 	b.w	800d244 <_malloc_r>
 800d162:	bf00      	nop
 800d164:	20000028 	.word	0x20000028

0800d168 <free>:
 800d168:	4b02      	ldr	r3, [pc, #8]	; (800d174 <free+0xc>)
 800d16a:	4601      	mov	r1, r0
 800d16c:	6818      	ldr	r0, [r3, #0]
 800d16e:	f000 b819 	b.w	800d1a4 <_free_r>
 800d172:	bf00      	nop
 800d174:	20000028 	.word	0x20000028

0800d178 <memcpy>:
 800d178:	440a      	add	r2, r1
 800d17a:	4291      	cmp	r1, r2
 800d17c:	f100 33ff 	add.w	r3, r0, #4294967295
 800d180:	d100      	bne.n	800d184 <memcpy+0xc>
 800d182:	4770      	bx	lr
 800d184:	b510      	push	{r4, lr}
 800d186:	f811 4b01 	ldrb.w	r4, [r1], #1
 800d18a:	f803 4f01 	strb.w	r4, [r3, #1]!
 800d18e:	4291      	cmp	r1, r2
 800d190:	d1f9      	bne.n	800d186 <memcpy+0xe>
 800d192:	bd10      	pop	{r4, pc}

0800d194 <memset>:
 800d194:	4402      	add	r2, r0
 800d196:	4603      	mov	r3, r0
 800d198:	4293      	cmp	r3, r2
 800d19a:	d100      	bne.n	800d19e <memset+0xa>
 800d19c:	4770      	bx	lr
 800d19e:	f803 1b01 	strb.w	r1, [r3], #1
 800d1a2:	e7f9      	b.n	800d198 <memset+0x4>

0800d1a4 <_free_r>:
 800d1a4:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800d1a6:	2900      	cmp	r1, #0
 800d1a8:	d048      	beq.n	800d23c <_free_r+0x98>
 800d1aa:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800d1ae:	9001      	str	r0, [sp, #4]
 800d1b0:	2b00      	cmp	r3, #0
 800d1b2:	f1a1 0404 	sub.w	r4, r1, #4
 800d1b6:	bfb8      	it	lt
 800d1b8:	18e4      	addlt	r4, r4, r3
 800d1ba:	f000 f8cd 	bl	800d358 <__malloc_lock>
 800d1be:	4a20      	ldr	r2, [pc, #128]	; (800d240 <_free_r+0x9c>)
 800d1c0:	9801      	ldr	r0, [sp, #4]
 800d1c2:	6813      	ldr	r3, [r2, #0]
 800d1c4:	4615      	mov	r5, r2
 800d1c6:	b933      	cbnz	r3, 800d1d6 <_free_r+0x32>
 800d1c8:	6063      	str	r3, [r4, #4]
 800d1ca:	6014      	str	r4, [r2, #0]
 800d1cc:	b003      	add	sp, #12
 800d1ce:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800d1d2:	f000 b8c7 	b.w	800d364 <__malloc_unlock>
 800d1d6:	42a3      	cmp	r3, r4
 800d1d8:	d90b      	bls.n	800d1f2 <_free_r+0x4e>
 800d1da:	6821      	ldr	r1, [r4, #0]
 800d1dc:	1862      	adds	r2, r4, r1
 800d1de:	4293      	cmp	r3, r2
 800d1e0:	bf04      	itt	eq
 800d1e2:	681a      	ldreq	r2, [r3, #0]
 800d1e4:	685b      	ldreq	r3, [r3, #4]
 800d1e6:	6063      	str	r3, [r4, #4]
 800d1e8:	bf04      	itt	eq
 800d1ea:	1852      	addeq	r2, r2, r1
 800d1ec:	6022      	streq	r2, [r4, #0]
 800d1ee:	602c      	str	r4, [r5, #0]
 800d1f0:	e7ec      	b.n	800d1cc <_free_r+0x28>
 800d1f2:	461a      	mov	r2, r3
 800d1f4:	685b      	ldr	r3, [r3, #4]
 800d1f6:	b10b      	cbz	r3, 800d1fc <_free_r+0x58>
 800d1f8:	42a3      	cmp	r3, r4
 800d1fa:	d9fa      	bls.n	800d1f2 <_free_r+0x4e>
 800d1fc:	6811      	ldr	r1, [r2, #0]
 800d1fe:	1855      	adds	r5, r2, r1
 800d200:	42a5      	cmp	r5, r4
 800d202:	d10b      	bne.n	800d21c <_free_r+0x78>
 800d204:	6824      	ldr	r4, [r4, #0]
 800d206:	4421      	add	r1, r4
 800d208:	1854      	adds	r4, r2, r1
 800d20a:	42a3      	cmp	r3, r4
 800d20c:	6011      	str	r1, [r2, #0]
 800d20e:	d1dd      	bne.n	800d1cc <_free_r+0x28>
 800d210:	681c      	ldr	r4, [r3, #0]
 800d212:	685b      	ldr	r3, [r3, #4]
 800d214:	6053      	str	r3, [r2, #4]
 800d216:	4421      	add	r1, r4
 800d218:	6011      	str	r1, [r2, #0]
 800d21a:	e7d7      	b.n	800d1cc <_free_r+0x28>
 800d21c:	d902      	bls.n	800d224 <_free_r+0x80>
 800d21e:	230c      	movs	r3, #12
 800d220:	6003      	str	r3, [r0, #0]
 800d222:	e7d3      	b.n	800d1cc <_free_r+0x28>
 800d224:	6825      	ldr	r5, [r4, #0]
 800d226:	1961      	adds	r1, r4, r5
 800d228:	428b      	cmp	r3, r1
 800d22a:	bf04      	itt	eq
 800d22c:	6819      	ldreq	r1, [r3, #0]
 800d22e:	685b      	ldreq	r3, [r3, #4]
 800d230:	6063      	str	r3, [r4, #4]
 800d232:	bf04      	itt	eq
 800d234:	1949      	addeq	r1, r1, r5
 800d236:	6021      	streq	r1, [r4, #0]
 800d238:	6054      	str	r4, [r2, #4]
 800d23a:	e7c7      	b.n	800d1cc <_free_r+0x28>
 800d23c:	b003      	add	sp, #12
 800d23e:	bd30      	pop	{r4, r5, pc}
 800d240:	20004c64 	.word	0x20004c64

0800d244 <_malloc_r>:
 800d244:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800d246:	1ccd      	adds	r5, r1, #3
 800d248:	f025 0503 	bic.w	r5, r5, #3
 800d24c:	3508      	adds	r5, #8
 800d24e:	2d0c      	cmp	r5, #12
 800d250:	bf38      	it	cc
 800d252:	250c      	movcc	r5, #12
 800d254:	2d00      	cmp	r5, #0
 800d256:	4606      	mov	r6, r0
 800d258:	db01      	blt.n	800d25e <_malloc_r+0x1a>
 800d25a:	42a9      	cmp	r1, r5
 800d25c:	d903      	bls.n	800d266 <_malloc_r+0x22>
 800d25e:	230c      	movs	r3, #12
 800d260:	6033      	str	r3, [r6, #0]
 800d262:	2000      	movs	r0, #0
 800d264:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800d266:	f000 f877 	bl	800d358 <__malloc_lock>
 800d26a:	4921      	ldr	r1, [pc, #132]	; (800d2f0 <_malloc_r+0xac>)
 800d26c:	680a      	ldr	r2, [r1, #0]
 800d26e:	4614      	mov	r4, r2
 800d270:	b99c      	cbnz	r4, 800d29a <_malloc_r+0x56>
 800d272:	4f20      	ldr	r7, [pc, #128]	; (800d2f4 <_malloc_r+0xb0>)
 800d274:	683b      	ldr	r3, [r7, #0]
 800d276:	b923      	cbnz	r3, 800d282 <_malloc_r+0x3e>
 800d278:	4621      	mov	r1, r4
 800d27a:	4630      	mov	r0, r6
 800d27c:	f000 f83c 	bl	800d2f8 <_sbrk_r>
 800d280:	6038      	str	r0, [r7, #0]
 800d282:	4629      	mov	r1, r5
 800d284:	4630      	mov	r0, r6
 800d286:	f000 f837 	bl	800d2f8 <_sbrk_r>
 800d28a:	1c43      	adds	r3, r0, #1
 800d28c:	d123      	bne.n	800d2d6 <_malloc_r+0x92>
 800d28e:	230c      	movs	r3, #12
 800d290:	6033      	str	r3, [r6, #0]
 800d292:	4630      	mov	r0, r6
 800d294:	f000 f866 	bl	800d364 <__malloc_unlock>
 800d298:	e7e3      	b.n	800d262 <_malloc_r+0x1e>
 800d29a:	6823      	ldr	r3, [r4, #0]
 800d29c:	1b5b      	subs	r3, r3, r5
 800d29e:	d417      	bmi.n	800d2d0 <_malloc_r+0x8c>
 800d2a0:	2b0b      	cmp	r3, #11
 800d2a2:	d903      	bls.n	800d2ac <_malloc_r+0x68>
 800d2a4:	6023      	str	r3, [r4, #0]
 800d2a6:	441c      	add	r4, r3
 800d2a8:	6025      	str	r5, [r4, #0]
 800d2aa:	e004      	b.n	800d2b6 <_malloc_r+0x72>
 800d2ac:	6863      	ldr	r3, [r4, #4]
 800d2ae:	42a2      	cmp	r2, r4
 800d2b0:	bf0c      	ite	eq
 800d2b2:	600b      	streq	r3, [r1, #0]
 800d2b4:	6053      	strne	r3, [r2, #4]
 800d2b6:	4630      	mov	r0, r6
 800d2b8:	f000 f854 	bl	800d364 <__malloc_unlock>
 800d2bc:	f104 000b 	add.w	r0, r4, #11
 800d2c0:	1d23      	adds	r3, r4, #4
 800d2c2:	f020 0007 	bic.w	r0, r0, #7
 800d2c6:	1ac2      	subs	r2, r0, r3
 800d2c8:	d0cc      	beq.n	800d264 <_malloc_r+0x20>
 800d2ca:	1a1b      	subs	r3, r3, r0
 800d2cc:	50a3      	str	r3, [r4, r2]
 800d2ce:	e7c9      	b.n	800d264 <_malloc_r+0x20>
 800d2d0:	4622      	mov	r2, r4
 800d2d2:	6864      	ldr	r4, [r4, #4]
 800d2d4:	e7cc      	b.n	800d270 <_malloc_r+0x2c>
 800d2d6:	1cc4      	adds	r4, r0, #3
 800d2d8:	f024 0403 	bic.w	r4, r4, #3
 800d2dc:	42a0      	cmp	r0, r4
 800d2de:	d0e3      	beq.n	800d2a8 <_malloc_r+0x64>
 800d2e0:	1a21      	subs	r1, r4, r0
 800d2e2:	4630      	mov	r0, r6
 800d2e4:	f000 f808 	bl	800d2f8 <_sbrk_r>
 800d2e8:	3001      	adds	r0, #1
 800d2ea:	d1dd      	bne.n	800d2a8 <_malloc_r+0x64>
 800d2ec:	e7cf      	b.n	800d28e <_malloc_r+0x4a>
 800d2ee:	bf00      	nop
 800d2f0:	20004c64 	.word	0x20004c64
 800d2f4:	20004c68 	.word	0x20004c68

0800d2f8 <_sbrk_r>:
 800d2f8:	b538      	push	{r3, r4, r5, lr}
 800d2fa:	4d06      	ldr	r5, [pc, #24]	; (800d314 <_sbrk_r+0x1c>)
 800d2fc:	2300      	movs	r3, #0
 800d2fe:	4604      	mov	r4, r0
 800d300:	4608      	mov	r0, r1
 800d302:	602b      	str	r3, [r5, #0]
 800d304:	f7f3 fe2e 	bl	8000f64 <_sbrk>
 800d308:	1c43      	adds	r3, r0, #1
 800d30a:	d102      	bne.n	800d312 <_sbrk_r+0x1a>
 800d30c:	682b      	ldr	r3, [r5, #0]
 800d30e:	b103      	cbz	r3, 800d312 <_sbrk_r+0x1a>
 800d310:	6023      	str	r3, [r4, #0]
 800d312:	bd38      	pop	{r3, r4, r5, pc}
 800d314:	20005820 	.word	0x20005820

0800d318 <siprintf>:
 800d318:	b40e      	push	{r1, r2, r3}
 800d31a:	b500      	push	{lr}
 800d31c:	b09c      	sub	sp, #112	; 0x70
 800d31e:	ab1d      	add	r3, sp, #116	; 0x74
 800d320:	9002      	str	r0, [sp, #8]
 800d322:	9006      	str	r0, [sp, #24]
 800d324:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 800d328:	4809      	ldr	r0, [pc, #36]	; (800d350 <siprintf+0x38>)
 800d32a:	9107      	str	r1, [sp, #28]
 800d32c:	9104      	str	r1, [sp, #16]
 800d32e:	4909      	ldr	r1, [pc, #36]	; (800d354 <siprintf+0x3c>)
 800d330:	f853 2b04 	ldr.w	r2, [r3], #4
 800d334:	9105      	str	r1, [sp, #20]
 800d336:	6800      	ldr	r0, [r0, #0]
 800d338:	9301      	str	r3, [sp, #4]
 800d33a:	a902      	add	r1, sp, #8
 800d33c:	f000 f874 	bl	800d428 <_svfiprintf_r>
 800d340:	9b02      	ldr	r3, [sp, #8]
 800d342:	2200      	movs	r2, #0
 800d344:	701a      	strb	r2, [r3, #0]
 800d346:	b01c      	add	sp, #112	; 0x70
 800d348:	f85d eb04 	ldr.w	lr, [sp], #4
 800d34c:	b003      	add	sp, #12
 800d34e:	4770      	bx	lr
 800d350:	20000028 	.word	0x20000028
 800d354:	ffff0208 	.word	0xffff0208

0800d358 <__malloc_lock>:
 800d358:	4801      	ldr	r0, [pc, #4]	; (800d360 <__malloc_lock+0x8>)
 800d35a:	f000 baf9 	b.w	800d950 <__retarget_lock_acquire_recursive>
 800d35e:	bf00      	nop
 800d360:	20005828 	.word	0x20005828

0800d364 <__malloc_unlock>:
 800d364:	4801      	ldr	r0, [pc, #4]	; (800d36c <__malloc_unlock+0x8>)
 800d366:	f000 baf4 	b.w	800d952 <__retarget_lock_release_recursive>
 800d36a:	bf00      	nop
 800d36c:	20005828 	.word	0x20005828

0800d370 <__ssputs_r>:
 800d370:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800d374:	688e      	ldr	r6, [r1, #8]
 800d376:	429e      	cmp	r6, r3
 800d378:	4682      	mov	sl, r0
 800d37a:	460c      	mov	r4, r1
 800d37c:	4690      	mov	r8, r2
 800d37e:	461f      	mov	r7, r3
 800d380:	d838      	bhi.n	800d3f4 <__ssputs_r+0x84>
 800d382:	898a      	ldrh	r2, [r1, #12]
 800d384:	f412 6f90 	tst.w	r2, #1152	; 0x480
 800d388:	d032      	beq.n	800d3f0 <__ssputs_r+0x80>
 800d38a:	6825      	ldr	r5, [r4, #0]
 800d38c:	6909      	ldr	r1, [r1, #16]
 800d38e:	eba5 0901 	sub.w	r9, r5, r1
 800d392:	6965      	ldr	r5, [r4, #20]
 800d394:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800d398:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800d39c:	3301      	adds	r3, #1
 800d39e:	444b      	add	r3, r9
 800d3a0:	106d      	asrs	r5, r5, #1
 800d3a2:	429d      	cmp	r5, r3
 800d3a4:	bf38      	it	cc
 800d3a6:	461d      	movcc	r5, r3
 800d3a8:	0553      	lsls	r3, r2, #21
 800d3aa:	d531      	bpl.n	800d410 <__ssputs_r+0xa0>
 800d3ac:	4629      	mov	r1, r5
 800d3ae:	f7ff ff49 	bl	800d244 <_malloc_r>
 800d3b2:	4606      	mov	r6, r0
 800d3b4:	b950      	cbnz	r0, 800d3cc <__ssputs_r+0x5c>
 800d3b6:	230c      	movs	r3, #12
 800d3b8:	f8ca 3000 	str.w	r3, [sl]
 800d3bc:	89a3      	ldrh	r3, [r4, #12]
 800d3be:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800d3c2:	81a3      	strh	r3, [r4, #12]
 800d3c4:	f04f 30ff 	mov.w	r0, #4294967295
 800d3c8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800d3cc:	6921      	ldr	r1, [r4, #16]
 800d3ce:	464a      	mov	r2, r9
 800d3d0:	f7ff fed2 	bl	800d178 <memcpy>
 800d3d4:	89a3      	ldrh	r3, [r4, #12]
 800d3d6:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 800d3da:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800d3de:	81a3      	strh	r3, [r4, #12]
 800d3e0:	6126      	str	r6, [r4, #16]
 800d3e2:	6165      	str	r5, [r4, #20]
 800d3e4:	444e      	add	r6, r9
 800d3e6:	eba5 0509 	sub.w	r5, r5, r9
 800d3ea:	6026      	str	r6, [r4, #0]
 800d3ec:	60a5      	str	r5, [r4, #8]
 800d3ee:	463e      	mov	r6, r7
 800d3f0:	42be      	cmp	r6, r7
 800d3f2:	d900      	bls.n	800d3f6 <__ssputs_r+0x86>
 800d3f4:	463e      	mov	r6, r7
 800d3f6:	4632      	mov	r2, r6
 800d3f8:	6820      	ldr	r0, [r4, #0]
 800d3fa:	4641      	mov	r1, r8
 800d3fc:	f000 faaa 	bl	800d954 <memmove>
 800d400:	68a3      	ldr	r3, [r4, #8]
 800d402:	6822      	ldr	r2, [r4, #0]
 800d404:	1b9b      	subs	r3, r3, r6
 800d406:	4432      	add	r2, r6
 800d408:	60a3      	str	r3, [r4, #8]
 800d40a:	6022      	str	r2, [r4, #0]
 800d40c:	2000      	movs	r0, #0
 800d40e:	e7db      	b.n	800d3c8 <__ssputs_r+0x58>
 800d410:	462a      	mov	r2, r5
 800d412:	f000 fab9 	bl	800d988 <_realloc_r>
 800d416:	4606      	mov	r6, r0
 800d418:	2800      	cmp	r0, #0
 800d41a:	d1e1      	bne.n	800d3e0 <__ssputs_r+0x70>
 800d41c:	6921      	ldr	r1, [r4, #16]
 800d41e:	4650      	mov	r0, sl
 800d420:	f7ff fec0 	bl	800d1a4 <_free_r>
 800d424:	e7c7      	b.n	800d3b6 <__ssputs_r+0x46>
	...

0800d428 <_svfiprintf_r>:
 800d428:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d42c:	4698      	mov	r8, r3
 800d42e:	898b      	ldrh	r3, [r1, #12]
 800d430:	061b      	lsls	r3, r3, #24
 800d432:	b09d      	sub	sp, #116	; 0x74
 800d434:	4607      	mov	r7, r0
 800d436:	460d      	mov	r5, r1
 800d438:	4614      	mov	r4, r2
 800d43a:	d50e      	bpl.n	800d45a <_svfiprintf_r+0x32>
 800d43c:	690b      	ldr	r3, [r1, #16]
 800d43e:	b963      	cbnz	r3, 800d45a <_svfiprintf_r+0x32>
 800d440:	2140      	movs	r1, #64	; 0x40
 800d442:	f7ff feff 	bl	800d244 <_malloc_r>
 800d446:	6028      	str	r0, [r5, #0]
 800d448:	6128      	str	r0, [r5, #16]
 800d44a:	b920      	cbnz	r0, 800d456 <_svfiprintf_r+0x2e>
 800d44c:	230c      	movs	r3, #12
 800d44e:	603b      	str	r3, [r7, #0]
 800d450:	f04f 30ff 	mov.w	r0, #4294967295
 800d454:	e0d1      	b.n	800d5fa <_svfiprintf_r+0x1d2>
 800d456:	2340      	movs	r3, #64	; 0x40
 800d458:	616b      	str	r3, [r5, #20]
 800d45a:	2300      	movs	r3, #0
 800d45c:	9309      	str	r3, [sp, #36]	; 0x24
 800d45e:	2320      	movs	r3, #32
 800d460:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800d464:	f8cd 800c 	str.w	r8, [sp, #12]
 800d468:	2330      	movs	r3, #48	; 0x30
 800d46a:	f8df 81a8 	ldr.w	r8, [pc, #424]	; 800d614 <_svfiprintf_r+0x1ec>
 800d46e:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800d472:	f04f 0901 	mov.w	r9, #1
 800d476:	4623      	mov	r3, r4
 800d478:	469a      	mov	sl, r3
 800d47a:	f813 2b01 	ldrb.w	r2, [r3], #1
 800d47e:	b10a      	cbz	r2, 800d484 <_svfiprintf_r+0x5c>
 800d480:	2a25      	cmp	r2, #37	; 0x25
 800d482:	d1f9      	bne.n	800d478 <_svfiprintf_r+0x50>
 800d484:	ebba 0b04 	subs.w	fp, sl, r4
 800d488:	d00b      	beq.n	800d4a2 <_svfiprintf_r+0x7a>
 800d48a:	465b      	mov	r3, fp
 800d48c:	4622      	mov	r2, r4
 800d48e:	4629      	mov	r1, r5
 800d490:	4638      	mov	r0, r7
 800d492:	f7ff ff6d 	bl	800d370 <__ssputs_r>
 800d496:	3001      	adds	r0, #1
 800d498:	f000 80aa 	beq.w	800d5f0 <_svfiprintf_r+0x1c8>
 800d49c:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800d49e:	445a      	add	r2, fp
 800d4a0:	9209      	str	r2, [sp, #36]	; 0x24
 800d4a2:	f89a 3000 	ldrb.w	r3, [sl]
 800d4a6:	2b00      	cmp	r3, #0
 800d4a8:	f000 80a2 	beq.w	800d5f0 <_svfiprintf_r+0x1c8>
 800d4ac:	2300      	movs	r3, #0
 800d4ae:	f04f 32ff 	mov.w	r2, #4294967295
 800d4b2:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800d4b6:	f10a 0a01 	add.w	sl, sl, #1
 800d4ba:	9304      	str	r3, [sp, #16]
 800d4bc:	9307      	str	r3, [sp, #28]
 800d4be:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800d4c2:	931a      	str	r3, [sp, #104]	; 0x68
 800d4c4:	4654      	mov	r4, sl
 800d4c6:	2205      	movs	r2, #5
 800d4c8:	f814 1b01 	ldrb.w	r1, [r4], #1
 800d4cc:	4851      	ldr	r0, [pc, #324]	; (800d614 <_svfiprintf_r+0x1ec>)
 800d4ce:	f7f2 feb7 	bl	8000240 <memchr>
 800d4d2:	9a04      	ldr	r2, [sp, #16]
 800d4d4:	b9d8      	cbnz	r0, 800d50e <_svfiprintf_r+0xe6>
 800d4d6:	06d0      	lsls	r0, r2, #27
 800d4d8:	bf44      	itt	mi
 800d4da:	2320      	movmi	r3, #32
 800d4dc:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800d4e0:	0711      	lsls	r1, r2, #28
 800d4e2:	bf44      	itt	mi
 800d4e4:	232b      	movmi	r3, #43	; 0x2b
 800d4e6:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800d4ea:	f89a 3000 	ldrb.w	r3, [sl]
 800d4ee:	2b2a      	cmp	r3, #42	; 0x2a
 800d4f0:	d015      	beq.n	800d51e <_svfiprintf_r+0xf6>
 800d4f2:	9a07      	ldr	r2, [sp, #28]
 800d4f4:	4654      	mov	r4, sl
 800d4f6:	2000      	movs	r0, #0
 800d4f8:	f04f 0c0a 	mov.w	ip, #10
 800d4fc:	4621      	mov	r1, r4
 800d4fe:	f811 3b01 	ldrb.w	r3, [r1], #1
 800d502:	3b30      	subs	r3, #48	; 0x30
 800d504:	2b09      	cmp	r3, #9
 800d506:	d94e      	bls.n	800d5a6 <_svfiprintf_r+0x17e>
 800d508:	b1b0      	cbz	r0, 800d538 <_svfiprintf_r+0x110>
 800d50a:	9207      	str	r2, [sp, #28]
 800d50c:	e014      	b.n	800d538 <_svfiprintf_r+0x110>
 800d50e:	eba0 0308 	sub.w	r3, r0, r8
 800d512:	fa09 f303 	lsl.w	r3, r9, r3
 800d516:	4313      	orrs	r3, r2
 800d518:	9304      	str	r3, [sp, #16]
 800d51a:	46a2      	mov	sl, r4
 800d51c:	e7d2      	b.n	800d4c4 <_svfiprintf_r+0x9c>
 800d51e:	9b03      	ldr	r3, [sp, #12]
 800d520:	1d19      	adds	r1, r3, #4
 800d522:	681b      	ldr	r3, [r3, #0]
 800d524:	9103      	str	r1, [sp, #12]
 800d526:	2b00      	cmp	r3, #0
 800d528:	bfbb      	ittet	lt
 800d52a:	425b      	neglt	r3, r3
 800d52c:	f042 0202 	orrlt.w	r2, r2, #2
 800d530:	9307      	strge	r3, [sp, #28]
 800d532:	9307      	strlt	r3, [sp, #28]
 800d534:	bfb8      	it	lt
 800d536:	9204      	strlt	r2, [sp, #16]
 800d538:	7823      	ldrb	r3, [r4, #0]
 800d53a:	2b2e      	cmp	r3, #46	; 0x2e
 800d53c:	d10c      	bne.n	800d558 <_svfiprintf_r+0x130>
 800d53e:	7863      	ldrb	r3, [r4, #1]
 800d540:	2b2a      	cmp	r3, #42	; 0x2a
 800d542:	d135      	bne.n	800d5b0 <_svfiprintf_r+0x188>
 800d544:	9b03      	ldr	r3, [sp, #12]
 800d546:	1d1a      	adds	r2, r3, #4
 800d548:	681b      	ldr	r3, [r3, #0]
 800d54a:	9203      	str	r2, [sp, #12]
 800d54c:	2b00      	cmp	r3, #0
 800d54e:	bfb8      	it	lt
 800d550:	f04f 33ff 	movlt.w	r3, #4294967295
 800d554:	3402      	adds	r4, #2
 800d556:	9305      	str	r3, [sp, #20]
 800d558:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 800d624 <_svfiprintf_r+0x1fc>
 800d55c:	7821      	ldrb	r1, [r4, #0]
 800d55e:	2203      	movs	r2, #3
 800d560:	4650      	mov	r0, sl
 800d562:	f7f2 fe6d 	bl	8000240 <memchr>
 800d566:	b140      	cbz	r0, 800d57a <_svfiprintf_r+0x152>
 800d568:	2340      	movs	r3, #64	; 0x40
 800d56a:	eba0 000a 	sub.w	r0, r0, sl
 800d56e:	fa03 f000 	lsl.w	r0, r3, r0
 800d572:	9b04      	ldr	r3, [sp, #16]
 800d574:	4303      	orrs	r3, r0
 800d576:	3401      	adds	r4, #1
 800d578:	9304      	str	r3, [sp, #16]
 800d57a:	f814 1b01 	ldrb.w	r1, [r4], #1
 800d57e:	4826      	ldr	r0, [pc, #152]	; (800d618 <_svfiprintf_r+0x1f0>)
 800d580:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800d584:	2206      	movs	r2, #6
 800d586:	f7f2 fe5b 	bl	8000240 <memchr>
 800d58a:	2800      	cmp	r0, #0
 800d58c:	d038      	beq.n	800d600 <_svfiprintf_r+0x1d8>
 800d58e:	4b23      	ldr	r3, [pc, #140]	; (800d61c <_svfiprintf_r+0x1f4>)
 800d590:	bb1b      	cbnz	r3, 800d5da <_svfiprintf_r+0x1b2>
 800d592:	9b03      	ldr	r3, [sp, #12]
 800d594:	3307      	adds	r3, #7
 800d596:	f023 0307 	bic.w	r3, r3, #7
 800d59a:	3308      	adds	r3, #8
 800d59c:	9303      	str	r3, [sp, #12]
 800d59e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800d5a0:	4433      	add	r3, r6
 800d5a2:	9309      	str	r3, [sp, #36]	; 0x24
 800d5a4:	e767      	b.n	800d476 <_svfiprintf_r+0x4e>
 800d5a6:	fb0c 3202 	mla	r2, ip, r2, r3
 800d5aa:	460c      	mov	r4, r1
 800d5ac:	2001      	movs	r0, #1
 800d5ae:	e7a5      	b.n	800d4fc <_svfiprintf_r+0xd4>
 800d5b0:	2300      	movs	r3, #0
 800d5b2:	3401      	adds	r4, #1
 800d5b4:	9305      	str	r3, [sp, #20]
 800d5b6:	4619      	mov	r1, r3
 800d5b8:	f04f 0c0a 	mov.w	ip, #10
 800d5bc:	4620      	mov	r0, r4
 800d5be:	f810 2b01 	ldrb.w	r2, [r0], #1
 800d5c2:	3a30      	subs	r2, #48	; 0x30
 800d5c4:	2a09      	cmp	r2, #9
 800d5c6:	d903      	bls.n	800d5d0 <_svfiprintf_r+0x1a8>
 800d5c8:	2b00      	cmp	r3, #0
 800d5ca:	d0c5      	beq.n	800d558 <_svfiprintf_r+0x130>
 800d5cc:	9105      	str	r1, [sp, #20]
 800d5ce:	e7c3      	b.n	800d558 <_svfiprintf_r+0x130>
 800d5d0:	fb0c 2101 	mla	r1, ip, r1, r2
 800d5d4:	4604      	mov	r4, r0
 800d5d6:	2301      	movs	r3, #1
 800d5d8:	e7f0      	b.n	800d5bc <_svfiprintf_r+0x194>
 800d5da:	ab03      	add	r3, sp, #12
 800d5dc:	9300      	str	r3, [sp, #0]
 800d5de:	462a      	mov	r2, r5
 800d5e0:	4b0f      	ldr	r3, [pc, #60]	; (800d620 <_svfiprintf_r+0x1f8>)
 800d5e2:	a904      	add	r1, sp, #16
 800d5e4:	4638      	mov	r0, r7
 800d5e6:	f3af 8000 	nop.w
 800d5ea:	1c42      	adds	r2, r0, #1
 800d5ec:	4606      	mov	r6, r0
 800d5ee:	d1d6      	bne.n	800d59e <_svfiprintf_r+0x176>
 800d5f0:	89ab      	ldrh	r3, [r5, #12]
 800d5f2:	065b      	lsls	r3, r3, #25
 800d5f4:	f53f af2c 	bmi.w	800d450 <_svfiprintf_r+0x28>
 800d5f8:	9809      	ldr	r0, [sp, #36]	; 0x24
 800d5fa:	b01d      	add	sp, #116	; 0x74
 800d5fc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800d600:	ab03      	add	r3, sp, #12
 800d602:	9300      	str	r3, [sp, #0]
 800d604:	462a      	mov	r2, r5
 800d606:	4b06      	ldr	r3, [pc, #24]	; (800d620 <_svfiprintf_r+0x1f8>)
 800d608:	a904      	add	r1, sp, #16
 800d60a:	4638      	mov	r0, r7
 800d60c:	f000 f87a 	bl	800d704 <_printf_i>
 800d610:	e7eb      	b.n	800d5ea <_svfiprintf_r+0x1c2>
 800d612:	bf00      	nop
 800d614:	0800f8b4 	.word	0x0800f8b4
 800d618:	0800f8be 	.word	0x0800f8be
 800d61c:	00000000 	.word	0x00000000
 800d620:	0800d371 	.word	0x0800d371
 800d624:	0800f8ba 	.word	0x0800f8ba

0800d628 <_printf_common>:
 800d628:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800d62c:	4616      	mov	r6, r2
 800d62e:	4699      	mov	r9, r3
 800d630:	688a      	ldr	r2, [r1, #8]
 800d632:	690b      	ldr	r3, [r1, #16]
 800d634:	f8dd 8020 	ldr.w	r8, [sp, #32]
 800d638:	4293      	cmp	r3, r2
 800d63a:	bfb8      	it	lt
 800d63c:	4613      	movlt	r3, r2
 800d63e:	6033      	str	r3, [r6, #0]
 800d640:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 800d644:	4607      	mov	r7, r0
 800d646:	460c      	mov	r4, r1
 800d648:	b10a      	cbz	r2, 800d64e <_printf_common+0x26>
 800d64a:	3301      	adds	r3, #1
 800d64c:	6033      	str	r3, [r6, #0]
 800d64e:	6823      	ldr	r3, [r4, #0]
 800d650:	0699      	lsls	r1, r3, #26
 800d652:	bf42      	ittt	mi
 800d654:	6833      	ldrmi	r3, [r6, #0]
 800d656:	3302      	addmi	r3, #2
 800d658:	6033      	strmi	r3, [r6, #0]
 800d65a:	6825      	ldr	r5, [r4, #0]
 800d65c:	f015 0506 	ands.w	r5, r5, #6
 800d660:	d106      	bne.n	800d670 <_printf_common+0x48>
 800d662:	f104 0a19 	add.w	sl, r4, #25
 800d666:	68e3      	ldr	r3, [r4, #12]
 800d668:	6832      	ldr	r2, [r6, #0]
 800d66a:	1a9b      	subs	r3, r3, r2
 800d66c:	42ab      	cmp	r3, r5
 800d66e:	dc26      	bgt.n	800d6be <_printf_common+0x96>
 800d670:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 800d674:	1e13      	subs	r3, r2, #0
 800d676:	6822      	ldr	r2, [r4, #0]
 800d678:	bf18      	it	ne
 800d67a:	2301      	movne	r3, #1
 800d67c:	0692      	lsls	r2, r2, #26
 800d67e:	d42b      	bmi.n	800d6d8 <_printf_common+0xb0>
 800d680:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800d684:	4649      	mov	r1, r9
 800d686:	4638      	mov	r0, r7
 800d688:	47c0      	blx	r8
 800d68a:	3001      	adds	r0, #1
 800d68c:	d01e      	beq.n	800d6cc <_printf_common+0xa4>
 800d68e:	6823      	ldr	r3, [r4, #0]
 800d690:	68e5      	ldr	r5, [r4, #12]
 800d692:	6832      	ldr	r2, [r6, #0]
 800d694:	f003 0306 	and.w	r3, r3, #6
 800d698:	2b04      	cmp	r3, #4
 800d69a:	bf08      	it	eq
 800d69c:	1aad      	subeq	r5, r5, r2
 800d69e:	68a3      	ldr	r3, [r4, #8]
 800d6a0:	6922      	ldr	r2, [r4, #16]
 800d6a2:	bf0c      	ite	eq
 800d6a4:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800d6a8:	2500      	movne	r5, #0
 800d6aa:	4293      	cmp	r3, r2
 800d6ac:	bfc4      	itt	gt
 800d6ae:	1a9b      	subgt	r3, r3, r2
 800d6b0:	18ed      	addgt	r5, r5, r3
 800d6b2:	2600      	movs	r6, #0
 800d6b4:	341a      	adds	r4, #26
 800d6b6:	42b5      	cmp	r5, r6
 800d6b8:	d11a      	bne.n	800d6f0 <_printf_common+0xc8>
 800d6ba:	2000      	movs	r0, #0
 800d6bc:	e008      	b.n	800d6d0 <_printf_common+0xa8>
 800d6be:	2301      	movs	r3, #1
 800d6c0:	4652      	mov	r2, sl
 800d6c2:	4649      	mov	r1, r9
 800d6c4:	4638      	mov	r0, r7
 800d6c6:	47c0      	blx	r8
 800d6c8:	3001      	adds	r0, #1
 800d6ca:	d103      	bne.n	800d6d4 <_printf_common+0xac>
 800d6cc:	f04f 30ff 	mov.w	r0, #4294967295
 800d6d0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800d6d4:	3501      	adds	r5, #1
 800d6d6:	e7c6      	b.n	800d666 <_printf_common+0x3e>
 800d6d8:	18e1      	adds	r1, r4, r3
 800d6da:	1c5a      	adds	r2, r3, #1
 800d6dc:	2030      	movs	r0, #48	; 0x30
 800d6de:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 800d6e2:	4422      	add	r2, r4
 800d6e4:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 800d6e8:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 800d6ec:	3302      	adds	r3, #2
 800d6ee:	e7c7      	b.n	800d680 <_printf_common+0x58>
 800d6f0:	2301      	movs	r3, #1
 800d6f2:	4622      	mov	r2, r4
 800d6f4:	4649      	mov	r1, r9
 800d6f6:	4638      	mov	r0, r7
 800d6f8:	47c0      	blx	r8
 800d6fa:	3001      	adds	r0, #1
 800d6fc:	d0e6      	beq.n	800d6cc <_printf_common+0xa4>
 800d6fe:	3601      	adds	r6, #1
 800d700:	e7d9      	b.n	800d6b6 <_printf_common+0x8e>
	...

0800d704 <_printf_i>:
 800d704:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800d708:	460c      	mov	r4, r1
 800d70a:	4691      	mov	r9, r2
 800d70c:	7e27      	ldrb	r7, [r4, #24]
 800d70e:	990c      	ldr	r1, [sp, #48]	; 0x30
 800d710:	2f78      	cmp	r7, #120	; 0x78
 800d712:	4680      	mov	r8, r0
 800d714:	469a      	mov	sl, r3
 800d716:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800d71a:	d807      	bhi.n	800d72c <_printf_i+0x28>
 800d71c:	2f62      	cmp	r7, #98	; 0x62
 800d71e:	d80a      	bhi.n	800d736 <_printf_i+0x32>
 800d720:	2f00      	cmp	r7, #0
 800d722:	f000 80d8 	beq.w	800d8d6 <_printf_i+0x1d2>
 800d726:	2f58      	cmp	r7, #88	; 0x58
 800d728:	f000 80a3 	beq.w	800d872 <_printf_i+0x16e>
 800d72c:	f104 0642 	add.w	r6, r4, #66	; 0x42
 800d730:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 800d734:	e03a      	b.n	800d7ac <_printf_i+0xa8>
 800d736:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 800d73a:	2b15      	cmp	r3, #21
 800d73c:	d8f6      	bhi.n	800d72c <_printf_i+0x28>
 800d73e:	a001      	add	r0, pc, #4	; (adr r0, 800d744 <_printf_i+0x40>)
 800d740:	f850 f023 	ldr.w	pc, [r0, r3, lsl #2]
 800d744:	0800d79d 	.word	0x0800d79d
 800d748:	0800d7b1 	.word	0x0800d7b1
 800d74c:	0800d72d 	.word	0x0800d72d
 800d750:	0800d72d 	.word	0x0800d72d
 800d754:	0800d72d 	.word	0x0800d72d
 800d758:	0800d72d 	.word	0x0800d72d
 800d75c:	0800d7b1 	.word	0x0800d7b1
 800d760:	0800d72d 	.word	0x0800d72d
 800d764:	0800d72d 	.word	0x0800d72d
 800d768:	0800d72d 	.word	0x0800d72d
 800d76c:	0800d72d 	.word	0x0800d72d
 800d770:	0800d8bd 	.word	0x0800d8bd
 800d774:	0800d7e1 	.word	0x0800d7e1
 800d778:	0800d89f 	.word	0x0800d89f
 800d77c:	0800d72d 	.word	0x0800d72d
 800d780:	0800d72d 	.word	0x0800d72d
 800d784:	0800d8df 	.word	0x0800d8df
 800d788:	0800d72d 	.word	0x0800d72d
 800d78c:	0800d7e1 	.word	0x0800d7e1
 800d790:	0800d72d 	.word	0x0800d72d
 800d794:	0800d72d 	.word	0x0800d72d
 800d798:	0800d8a7 	.word	0x0800d8a7
 800d79c:	680b      	ldr	r3, [r1, #0]
 800d79e:	1d1a      	adds	r2, r3, #4
 800d7a0:	681b      	ldr	r3, [r3, #0]
 800d7a2:	600a      	str	r2, [r1, #0]
 800d7a4:	f104 0642 	add.w	r6, r4, #66	; 0x42
 800d7a8:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800d7ac:	2301      	movs	r3, #1
 800d7ae:	e0a3      	b.n	800d8f8 <_printf_i+0x1f4>
 800d7b0:	6825      	ldr	r5, [r4, #0]
 800d7b2:	6808      	ldr	r0, [r1, #0]
 800d7b4:	062e      	lsls	r6, r5, #24
 800d7b6:	f100 0304 	add.w	r3, r0, #4
 800d7ba:	d50a      	bpl.n	800d7d2 <_printf_i+0xce>
 800d7bc:	6805      	ldr	r5, [r0, #0]
 800d7be:	600b      	str	r3, [r1, #0]
 800d7c0:	2d00      	cmp	r5, #0
 800d7c2:	da03      	bge.n	800d7cc <_printf_i+0xc8>
 800d7c4:	232d      	movs	r3, #45	; 0x2d
 800d7c6:	426d      	negs	r5, r5
 800d7c8:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800d7cc:	485e      	ldr	r0, [pc, #376]	; (800d948 <_printf_i+0x244>)
 800d7ce:	230a      	movs	r3, #10
 800d7d0:	e019      	b.n	800d806 <_printf_i+0x102>
 800d7d2:	f015 0f40 	tst.w	r5, #64	; 0x40
 800d7d6:	6805      	ldr	r5, [r0, #0]
 800d7d8:	600b      	str	r3, [r1, #0]
 800d7da:	bf18      	it	ne
 800d7dc:	b22d      	sxthne	r5, r5
 800d7de:	e7ef      	b.n	800d7c0 <_printf_i+0xbc>
 800d7e0:	680b      	ldr	r3, [r1, #0]
 800d7e2:	6825      	ldr	r5, [r4, #0]
 800d7e4:	1d18      	adds	r0, r3, #4
 800d7e6:	6008      	str	r0, [r1, #0]
 800d7e8:	0628      	lsls	r0, r5, #24
 800d7ea:	d501      	bpl.n	800d7f0 <_printf_i+0xec>
 800d7ec:	681d      	ldr	r5, [r3, #0]
 800d7ee:	e002      	b.n	800d7f6 <_printf_i+0xf2>
 800d7f0:	0669      	lsls	r1, r5, #25
 800d7f2:	d5fb      	bpl.n	800d7ec <_printf_i+0xe8>
 800d7f4:	881d      	ldrh	r5, [r3, #0]
 800d7f6:	4854      	ldr	r0, [pc, #336]	; (800d948 <_printf_i+0x244>)
 800d7f8:	2f6f      	cmp	r7, #111	; 0x6f
 800d7fa:	bf0c      	ite	eq
 800d7fc:	2308      	moveq	r3, #8
 800d7fe:	230a      	movne	r3, #10
 800d800:	2100      	movs	r1, #0
 800d802:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 800d806:	6866      	ldr	r6, [r4, #4]
 800d808:	60a6      	str	r6, [r4, #8]
 800d80a:	2e00      	cmp	r6, #0
 800d80c:	bfa2      	ittt	ge
 800d80e:	6821      	ldrge	r1, [r4, #0]
 800d810:	f021 0104 	bicge.w	r1, r1, #4
 800d814:	6021      	strge	r1, [r4, #0]
 800d816:	b90d      	cbnz	r5, 800d81c <_printf_i+0x118>
 800d818:	2e00      	cmp	r6, #0
 800d81a:	d04d      	beq.n	800d8b8 <_printf_i+0x1b4>
 800d81c:	4616      	mov	r6, r2
 800d81e:	fbb5 f1f3 	udiv	r1, r5, r3
 800d822:	fb03 5711 	mls	r7, r3, r1, r5
 800d826:	5dc7      	ldrb	r7, [r0, r7]
 800d828:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800d82c:	462f      	mov	r7, r5
 800d82e:	42bb      	cmp	r3, r7
 800d830:	460d      	mov	r5, r1
 800d832:	d9f4      	bls.n	800d81e <_printf_i+0x11a>
 800d834:	2b08      	cmp	r3, #8
 800d836:	d10b      	bne.n	800d850 <_printf_i+0x14c>
 800d838:	6823      	ldr	r3, [r4, #0]
 800d83a:	07df      	lsls	r7, r3, #31
 800d83c:	d508      	bpl.n	800d850 <_printf_i+0x14c>
 800d83e:	6923      	ldr	r3, [r4, #16]
 800d840:	6861      	ldr	r1, [r4, #4]
 800d842:	4299      	cmp	r1, r3
 800d844:	bfde      	ittt	le
 800d846:	2330      	movle	r3, #48	; 0x30
 800d848:	f806 3c01 	strble.w	r3, [r6, #-1]
 800d84c:	f106 36ff 	addle.w	r6, r6, #4294967295
 800d850:	1b92      	subs	r2, r2, r6
 800d852:	6122      	str	r2, [r4, #16]
 800d854:	f8cd a000 	str.w	sl, [sp]
 800d858:	464b      	mov	r3, r9
 800d85a:	aa03      	add	r2, sp, #12
 800d85c:	4621      	mov	r1, r4
 800d85e:	4640      	mov	r0, r8
 800d860:	f7ff fee2 	bl	800d628 <_printf_common>
 800d864:	3001      	adds	r0, #1
 800d866:	d14c      	bne.n	800d902 <_printf_i+0x1fe>
 800d868:	f04f 30ff 	mov.w	r0, #4294967295
 800d86c:	b004      	add	sp, #16
 800d86e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800d872:	4835      	ldr	r0, [pc, #212]	; (800d948 <_printf_i+0x244>)
 800d874:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 800d878:	6823      	ldr	r3, [r4, #0]
 800d87a:	680e      	ldr	r6, [r1, #0]
 800d87c:	061f      	lsls	r7, r3, #24
 800d87e:	f856 5b04 	ldr.w	r5, [r6], #4
 800d882:	600e      	str	r6, [r1, #0]
 800d884:	d514      	bpl.n	800d8b0 <_printf_i+0x1ac>
 800d886:	07d9      	lsls	r1, r3, #31
 800d888:	bf44      	itt	mi
 800d88a:	f043 0320 	orrmi.w	r3, r3, #32
 800d88e:	6023      	strmi	r3, [r4, #0]
 800d890:	b91d      	cbnz	r5, 800d89a <_printf_i+0x196>
 800d892:	6823      	ldr	r3, [r4, #0]
 800d894:	f023 0320 	bic.w	r3, r3, #32
 800d898:	6023      	str	r3, [r4, #0]
 800d89a:	2310      	movs	r3, #16
 800d89c:	e7b0      	b.n	800d800 <_printf_i+0xfc>
 800d89e:	6823      	ldr	r3, [r4, #0]
 800d8a0:	f043 0320 	orr.w	r3, r3, #32
 800d8a4:	6023      	str	r3, [r4, #0]
 800d8a6:	2378      	movs	r3, #120	; 0x78
 800d8a8:	4828      	ldr	r0, [pc, #160]	; (800d94c <_printf_i+0x248>)
 800d8aa:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 800d8ae:	e7e3      	b.n	800d878 <_printf_i+0x174>
 800d8b0:	065e      	lsls	r6, r3, #25
 800d8b2:	bf48      	it	mi
 800d8b4:	b2ad      	uxthmi	r5, r5
 800d8b6:	e7e6      	b.n	800d886 <_printf_i+0x182>
 800d8b8:	4616      	mov	r6, r2
 800d8ba:	e7bb      	b.n	800d834 <_printf_i+0x130>
 800d8bc:	680b      	ldr	r3, [r1, #0]
 800d8be:	6826      	ldr	r6, [r4, #0]
 800d8c0:	6960      	ldr	r0, [r4, #20]
 800d8c2:	1d1d      	adds	r5, r3, #4
 800d8c4:	600d      	str	r5, [r1, #0]
 800d8c6:	0635      	lsls	r5, r6, #24
 800d8c8:	681b      	ldr	r3, [r3, #0]
 800d8ca:	d501      	bpl.n	800d8d0 <_printf_i+0x1cc>
 800d8cc:	6018      	str	r0, [r3, #0]
 800d8ce:	e002      	b.n	800d8d6 <_printf_i+0x1d2>
 800d8d0:	0671      	lsls	r1, r6, #25
 800d8d2:	d5fb      	bpl.n	800d8cc <_printf_i+0x1c8>
 800d8d4:	8018      	strh	r0, [r3, #0]
 800d8d6:	2300      	movs	r3, #0
 800d8d8:	6123      	str	r3, [r4, #16]
 800d8da:	4616      	mov	r6, r2
 800d8dc:	e7ba      	b.n	800d854 <_printf_i+0x150>
 800d8de:	680b      	ldr	r3, [r1, #0]
 800d8e0:	1d1a      	adds	r2, r3, #4
 800d8e2:	600a      	str	r2, [r1, #0]
 800d8e4:	681e      	ldr	r6, [r3, #0]
 800d8e6:	6862      	ldr	r2, [r4, #4]
 800d8e8:	2100      	movs	r1, #0
 800d8ea:	4630      	mov	r0, r6
 800d8ec:	f7f2 fca8 	bl	8000240 <memchr>
 800d8f0:	b108      	cbz	r0, 800d8f6 <_printf_i+0x1f2>
 800d8f2:	1b80      	subs	r0, r0, r6
 800d8f4:	6060      	str	r0, [r4, #4]
 800d8f6:	6863      	ldr	r3, [r4, #4]
 800d8f8:	6123      	str	r3, [r4, #16]
 800d8fa:	2300      	movs	r3, #0
 800d8fc:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800d900:	e7a8      	b.n	800d854 <_printf_i+0x150>
 800d902:	6923      	ldr	r3, [r4, #16]
 800d904:	4632      	mov	r2, r6
 800d906:	4649      	mov	r1, r9
 800d908:	4640      	mov	r0, r8
 800d90a:	47d0      	blx	sl
 800d90c:	3001      	adds	r0, #1
 800d90e:	d0ab      	beq.n	800d868 <_printf_i+0x164>
 800d910:	6823      	ldr	r3, [r4, #0]
 800d912:	079b      	lsls	r3, r3, #30
 800d914:	d413      	bmi.n	800d93e <_printf_i+0x23a>
 800d916:	68e0      	ldr	r0, [r4, #12]
 800d918:	9b03      	ldr	r3, [sp, #12]
 800d91a:	4298      	cmp	r0, r3
 800d91c:	bfb8      	it	lt
 800d91e:	4618      	movlt	r0, r3
 800d920:	e7a4      	b.n	800d86c <_printf_i+0x168>
 800d922:	2301      	movs	r3, #1
 800d924:	4632      	mov	r2, r6
 800d926:	4649      	mov	r1, r9
 800d928:	4640      	mov	r0, r8
 800d92a:	47d0      	blx	sl
 800d92c:	3001      	adds	r0, #1
 800d92e:	d09b      	beq.n	800d868 <_printf_i+0x164>
 800d930:	3501      	adds	r5, #1
 800d932:	68e3      	ldr	r3, [r4, #12]
 800d934:	9903      	ldr	r1, [sp, #12]
 800d936:	1a5b      	subs	r3, r3, r1
 800d938:	42ab      	cmp	r3, r5
 800d93a:	dcf2      	bgt.n	800d922 <_printf_i+0x21e>
 800d93c:	e7eb      	b.n	800d916 <_printf_i+0x212>
 800d93e:	2500      	movs	r5, #0
 800d940:	f104 0619 	add.w	r6, r4, #25
 800d944:	e7f5      	b.n	800d932 <_printf_i+0x22e>
 800d946:	bf00      	nop
 800d948:	0800f8c5 	.word	0x0800f8c5
 800d94c:	0800f8d6 	.word	0x0800f8d6

0800d950 <__retarget_lock_acquire_recursive>:
 800d950:	4770      	bx	lr

0800d952 <__retarget_lock_release_recursive>:
 800d952:	4770      	bx	lr

0800d954 <memmove>:
 800d954:	4288      	cmp	r0, r1
 800d956:	b510      	push	{r4, lr}
 800d958:	eb01 0402 	add.w	r4, r1, r2
 800d95c:	d902      	bls.n	800d964 <memmove+0x10>
 800d95e:	4284      	cmp	r4, r0
 800d960:	4623      	mov	r3, r4
 800d962:	d807      	bhi.n	800d974 <memmove+0x20>
 800d964:	1e43      	subs	r3, r0, #1
 800d966:	42a1      	cmp	r1, r4
 800d968:	d008      	beq.n	800d97c <memmove+0x28>
 800d96a:	f811 2b01 	ldrb.w	r2, [r1], #1
 800d96e:	f803 2f01 	strb.w	r2, [r3, #1]!
 800d972:	e7f8      	b.n	800d966 <memmove+0x12>
 800d974:	4402      	add	r2, r0
 800d976:	4601      	mov	r1, r0
 800d978:	428a      	cmp	r2, r1
 800d97a:	d100      	bne.n	800d97e <memmove+0x2a>
 800d97c:	bd10      	pop	{r4, pc}
 800d97e:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800d982:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800d986:	e7f7      	b.n	800d978 <memmove+0x24>

0800d988 <_realloc_r>:
 800d988:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800d98a:	4607      	mov	r7, r0
 800d98c:	4614      	mov	r4, r2
 800d98e:	460e      	mov	r6, r1
 800d990:	b921      	cbnz	r1, 800d99c <_realloc_r+0x14>
 800d992:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 800d996:	4611      	mov	r1, r2
 800d998:	f7ff bc54 	b.w	800d244 <_malloc_r>
 800d99c:	b922      	cbnz	r2, 800d9a8 <_realloc_r+0x20>
 800d99e:	f7ff fc01 	bl	800d1a4 <_free_r>
 800d9a2:	4625      	mov	r5, r4
 800d9a4:	4628      	mov	r0, r5
 800d9a6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800d9a8:	f000 f814 	bl	800d9d4 <_malloc_usable_size_r>
 800d9ac:	42a0      	cmp	r0, r4
 800d9ae:	d20f      	bcs.n	800d9d0 <_realloc_r+0x48>
 800d9b0:	4621      	mov	r1, r4
 800d9b2:	4638      	mov	r0, r7
 800d9b4:	f7ff fc46 	bl	800d244 <_malloc_r>
 800d9b8:	4605      	mov	r5, r0
 800d9ba:	2800      	cmp	r0, #0
 800d9bc:	d0f2      	beq.n	800d9a4 <_realloc_r+0x1c>
 800d9be:	4631      	mov	r1, r6
 800d9c0:	4622      	mov	r2, r4
 800d9c2:	f7ff fbd9 	bl	800d178 <memcpy>
 800d9c6:	4631      	mov	r1, r6
 800d9c8:	4638      	mov	r0, r7
 800d9ca:	f7ff fbeb 	bl	800d1a4 <_free_r>
 800d9ce:	e7e9      	b.n	800d9a4 <_realloc_r+0x1c>
 800d9d0:	4635      	mov	r5, r6
 800d9d2:	e7e7      	b.n	800d9a4 <_realloc_r+0x1c>

0800d9d4 <_malloc_usable_size_r>:
 800d9d4:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800d9d8:	1f18      	subs	r0, r3, #4
 800d9da:	2b00      	cmp	r3, #0
 800d9dc:	bfbc      	itt	lt
 800d9de:	580b      	ldrlt	r3, [r1, r0]
 800d9e0:	18c0      	addlt	r0, r0, r3
 800d9e2:	4770      	bx	lr

0800d9e4 <_init>:
 800d9e4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800d9e6:	bf00      	nop
 800d9e8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800d9ea:	bc08      	pop	{r3}
 800d9ec:	469e      	mov	lr, r3
 800d9ee:	4770      	bx	lr

0800d9f0 <_fini>:
 800d9f0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800d9f2:	bf00      	nop
 800d9f4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800d9f6:	bc08      	pop	{r3}
 800d9f8:	469e      	mov	lr, r3
 800d9fa:	4770      	bx	lr
