
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.047220                       # Number of seconds simulated
sim_ticks                                 47220289000                       # Number of ticks simulated
final_tick                                47220289000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                  70388                       # Simulator instruction rate (inst/s)
host_op_rate                                   128839                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                               33237302                       # Simulator tick rate (ticks/s)
host_mem_usage                                2216404                       # Number of bytes of host memory used
host_seconds                                  1420.70                       # Real time elapsed on the host
sim_insts                                   100000000                       # Number of instructions simulated
sim_ops                                     183042322                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::cpu.inst             61504                       # Number of bytes read from this memory
system.physmem.bytes_read::cpu.data           1885504                       # Number of bytes read from this memory
system.physmem.bytes_read::total              1947008                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::cpu.inst        61504                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total           61504                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks      1368384                       # Number of bytes written to this memory
system.physmem.bytes_written::total           1368384                       # Number of bytes written to this memory
system.physmem.num_reads::cpu.inst                961                       # Number of read requests responded to by this memory
system.physmem.num_reads::cpu.data              29461                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                 30422                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks           21381                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                21381                       # Number of write requests responded to by this memory
system.physmem.bw_read::cpu.inst              1302491                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu.data             39929955                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total                41232446                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::cpu.inst         1302491                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total            1302491                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          28978730                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               28978730                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          28978730                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu.inst             1302491                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu.data            39929955                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total               70211176                       # Total bandwidth to/from this memory (bytes/s)
system.l2.replacements                          26313                       # number of replacements
system.l2.tagsinuse                       3248.667647                       # Cycle average of tags in use
system.l2.total_refs                           750382                       # Total number of references to valid blocks.
system.l2.sampled_refs                          30289                       # Sample count of references to valid blocks.
system.l2.avg_refs                          24.774076                       # Average number of references to valid blocks.
system.l2.warmup_cycle                    25211465000                       # Cycle when the warmup percentage was hit.
system.l2.occ_blocks::writebacks          2453.212597                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu.inst             342.733599                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu.data             452.721452                       # Average occupied blocks per requestor
system.l2.occ_percent::writebacks            0.598929                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu.inst              0.083675                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu.data              0.110528                       # Average percentage of cache occupancy
system.l2.occ_percent::total                 0.793132                       # Average percentage of cache occupancy
system.l2.ReadReq_hits::cpu.inst               563302                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu.data                68486                       # number of ReadReq hits
system.l2.ReadReq_hits::total                  631788                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks           141503                       # number of Writeback hits
system.l2.Writeback_hits::total                141503                       # number of Writeback hits
system.l2.ReadExReq_hits::cpu.data              49662                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 49662                       # number of ReadExReq hits
system.l2.demand_hits::cpu.inst                563302                       # number of demand (read+write) hits
system.l2.demand_hits::cpu.data                118148                       # number of demand (read+write) hits
system.l2.demand_hits::total                   681450                       # number of demand (read+write) hits
system.l2.overall_hits::cpu.inst               563302                       # number of overall hits
system.l2.overall_hits::cpu.data               118148                       # number of overall hits
system.l2.overall_hits::total                  681450                       # number of overall hits
system.l2.ReadReq_misses::cpu.inst                961                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu.data               6853                       # number of ReadReq misses
system.l2.ReadReq_misses::total                  7814                       # number of ReadReq misses
system.l2.ReadExReq_misses::cpu.data            22608                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               22608                       # number of ReadExReq misses
system.l2.demand_misses::cpu.inst                 961                       # number of demand (read+write) misses
system.l2.demand_misses::cpu.data               29461                       # number of demand (read+write) misses
system.l2.demand_misses::total                  30422                       # number of demand (read+write) misses
system.l2.overall_misses::cpu.inst                961                       # number of overall misses
system.l2.overall_misses::cpu.data              29461                       # number of overall misses
system.l2.overall_misses::total                 30422                       # number of overall misses
system.l2.ReadReq_miss_latency::cpu.inst     51579500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu.data    363099500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total       414679000                       # number of ReadReq miss cycles
system.l2.ReadExReq_miss_latency::cpu.data   1197793500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    1197793500                       # number of ReadExReq miss cycles
system.l2.demand_miss_latency::cpu.inst      51579500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu.data    1560893000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       1612472500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::cpu.inst     51579500                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu.data   1560893000                       # number of overall miss cycles
system.l2.overall_miss_latency::total      1612472500                       # number of overall miss cycles
system.l2.ReadReq_accesses::cpu.inst           564263                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu.data            75339                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total              639602                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks       141503                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total            141503                       # number of Writeback accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu.data          72270                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             72270                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::cpu.inst            564263                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu.data            147609                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               711872                       # number of demand (read+write) accesses
system.l2.overall_accesses::cpu.inst           564263                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu.data           147609                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              711872                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::cpu.inst        0.001703                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu.data        0.090962                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.012217                       # miss rate for ReadReq accesses
system.l2.ReadExReq_miss_rate::cpu.data      0.312827                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.312827                       # miss rate for ReadExReq accesses
system.l2.demand_miss_rate::cpu.inst         0.001703                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu.data         0.199588                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.042735                       # miss rate for demand accesses
system.l2.overall_miss_rate::cpu.inst        0.001703                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu.data        0.199588                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.042735                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::cpu.inst 53672.736733                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu.data 52984.021596                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 53068.722805                       # average ReadReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu.data 52980.958068                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 52980.958068                       # average ReadExReq miss latency
system.l2.demand_avg_miss_latency::cpu.inst 53672.736733                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu.data 52981.670683                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 53003.500756                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.inst 53672.736733                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.data 52981.670683                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 53003.500756                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                21381                       # number of writebacks
system.l2.writebacks::total                     21381                       # number of writebacks
system.l2.ReadReq_mshr_misses::cpu.inst           961                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu.data          6853                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total             7814                       # number of ReadReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu.data        22608                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          22608                       # number of ReadExReq MSHR misses
system.l2.demand_mshr_misses::cpu.inst            961                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu.data          29461                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             30422                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::cpu.inst           961                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu.data         29461                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            30422                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::cpu.inst     39866000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu.data    279242500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total    319108500                       # number of ReadReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu.data    924371500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    924371500                       # number of ReadExReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.inst     39866000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.data   1203614000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   1243480000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.inst     39866000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.data   1203614000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   1243480000                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::cpu.inst     0.001703                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu.data     0.090962                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.012217                       # mshr miss rate for ReadReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu.data     0.312827                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.312827                       # mshr miss rate for ReadExReq accesses
system.l2.demand_mshr_miss_rate::cpu.inst     0.001703                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu.data     0.199588                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.042735                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::cpu.inst     0.001703                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu.data     0.199588                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.042735                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::cpu.inst 41483.870968                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu.data 40747.482854                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 40838.047095                       # average ReadReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu.data 40886.920559                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 40886.920559                       # average ReadExReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.inst 41483.870968                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.data 40854.485591                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 40874.367234                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.inst 41483.870968                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.data 40854.485591                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 40874.367234                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.cpu.branchPred.lookups                22103992                       # Number of BP lookups
system.cpu.branchPred.condPredicted          22103992                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect           1199975                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups             13641238                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                12758963                       # Number of BTB hits
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             93.532295                       # BTB Hit Percentage
system.cpu.branchPred.usedRAS                       0                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect                  0                       # Number of incorrect RAS predictions.
system.cpu.workload.num_syscalls                   25                       # Number of system calls
system.cpu.numCycles                         94440579                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.fetch.icacheStallCycles           30279407                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.Insts                      129678882                       # Number of instructions fetch has processed
system.cpu.fetch.Branches                    22103992                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches           12758963                       # Number of branches that fetch has predicted taken
system.cpu.fetch.Cycles                      38925795                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.SquashCycles                 6666694                       # Number of cycles fetch has spent squashing
system.cpu.fetch.BlockedCycles               19376528                       # Number of cycles fetch has spent blocked
system.cpu.fetch.MiscStallCycles                   15                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingTrapStallCycles            82                       # Number of stall cycles due to pending traps
system.cpu.fetch.IcacheWaitRetryStallCycles           11                       # Number of stall cycles due to full MSHR
system.cpu.fetch.CacheLines                  18411041                       # Number of cache lines fetched
system.cpu.fetch.IcacheSquashes                474899                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.rateDist::samples           94047002                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              2.546778                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             3.419463                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                 56114783     59.67%     59.67% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                  1698511      1.81%     61.47% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                  2249552      2.39%     63.86% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                  2644858      2.81%     66.68% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                  2366401      2.52%     69.19% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                  2533864      2.69%     71.89% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                  2896431      3.08%     74.97% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                  2469724      2.63%     77.59% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                 21072878     22.41%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total             94047002                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.234052                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        1.373127                       # Number of inst fetches per cycle
system.cpu.decode.IdleCycles                 34816546                       # Number of cycles decode is idle
system.cpu.decode.BlockedCycles              16529920                       # Number of cycles decode is blocked
system.cpu.decode.RunCycles                  34219529                       # Number of cycles decode is running
system.cpu.decode.UnblockCycles               3015843                       # Number of cycles decode is unblocking
system.cpu.decode.SquashCycles                5465164                       # Number of cycles decode is squashing
system.cpu.decode.DecodedInsts              235075476                       # Number of instructions handled by decode
system.cpu.rename.SquashCycles                5465164                       # Number of cycles rename is squashing
system.cpu.rename.IdleCycles                 37095534                       # Number of cycles rename is idle
system.cpu.rename.BlockCycles                 1808225                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles           5779                       # count of cycles rename stalled for serializing inst
system.cpu.rename.RunCycles                  34763566                       # Number of cycles rename is running
system.cpu.rename.UnblockCycles              14908734                       # Number of cycles rename is unblocking
system.cpu.rename.RenamedInsts              230001763                       # Number of instructions processed by rename
system.cpu.rename.ROBFullEvents               1219734                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents               11646182                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LSQFullEvents               1471191                       # Number of times rename has blocked due to LSQ full
system.cpu.rename.RenamedOperands           253557468                       # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups             546443443                       # Number of register rename lookups that rename has made
system.cpu.rename.int_rename_lookups        392438913                       # Number of integer rename lookups
system.cpu.rename.fp_rename_lookups         154004530                       # Number of floating rename lookups
system.cpu.rename.CommittedMaps             201638966                       # Number of HB maps that are committed
system.cpu.rename.UndoneMaps                 51918443                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts                130                       # count of serializing insts renamed
system.cpu.rename.tempSerializingInsts            127                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                  23835051                       # count of insts added to the skid buffer
system.cpu.memDep0.insertedLoads             26349719                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores            13720407                       # Number of stores inserted to the mem dependence unit.
system.cpu.memDep0.conflictingLoads           2628806                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores           295014                       # Number of conflicting stores.
system.cpu.iq.iqInstsAdded                  222618575                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqNonSpecInstsAdded                 207                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqInstsIssued                 208902975                       # Number of instructions issued
system.cpu.iq.iqSquashedInstsIssued           2540406                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedInstsExamined        38782836                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedOperandsExamined     45148687                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.iqSquashedNonSpecRemoved            121                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.issued_per_cycle::samples      94047002                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         2.221261                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.711227                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0            19258258     20.48%     20.48% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1            20234947     21.52%     41.99% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2            12136139     12.90%     54.90% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3            16982648     18.06%     72.96% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4            16086112     17.10%     90.06% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5             7365629      7.83%     97.89% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6             1609351      1.71%     99.60% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7              372237      0.40%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8                1681      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total        94047002                       # Number of insts issued each cycle
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                23715701     38.96%     38.96% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%     38.96% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     38.96% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd              36951646     60.70%     99.66% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     99.66% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     99.66% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     99.66% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     99.66% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     99.66% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     99.66% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     99.66% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0      0.00%     99.66% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     99.66% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%     99.66% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%     99.66% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     99.66% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     99.66% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%     99.66% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     99.66% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     99.66% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     99.66% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     99.66% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     99.66% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     99.66% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     99.66% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     99.66% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     99.66% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     99.66% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     99.66% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                 149937      0.25%     99.91% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                 54667      0.09%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.FU_type_0::No_OpClass            466363      0.22%      0.22% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu             124346959     59.52%     59.75% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                    0      0.00%     59.75% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                     0      0.00%     59.75% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd            46246688     22.14%     81.88% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     81.88% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     81.88% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     81.88% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     81.88% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     81.88% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                    0      0.00%     81.88% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     81.88% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                    0      0.00%     81.88% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     81.88% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     81.88% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                   0      0.00%     81.88% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     81.88% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     81.88% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     81.88% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     81.88% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     81.88% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     81.88% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     81.88% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     81.88% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     81.88% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     81.88% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     81.88% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     81.88% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     81.88% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     81.88% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead             25252068     12.09%     93.97% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite            12590897      6.03%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total              208902975                       # Type of FU issued
system.cpu.iq.rate                           2.212004                       # Inst issue rate
system.cpu.iq.fu_busy_cnt                    60871951                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.291389                       # FU busy rate (busy events/executed inst)
system.cpu.iq.int_inst_queue_reads          421117318                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_writes         189086029                       # Number of integer instruction queue writes
system.cpu.iq.int_inst_queue_wakeup_accesses    148673448                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_reads           154147988                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_writes           72316945                       # Number of floating instruction queue writes
system.cpu.iq.fp_inst_queue_wakeup_accesses     57523119                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.int_alu_accesses              174157822                       # Number of integer alu accesses
system.cpu.iq.fp_alu_accesses                95150741                       # Number of floating point alu accesses
system.cpu.iew.lsq.thread0.forwLoads          2622043                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.squashedLoads      4919599                       # Number of loads squashed
system.cpu.iew.lsq.thread0.ignoredResponses         7051                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.memOrderViolation         1360                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.squashedStores      2594814                       # Number of stores squashed
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.rescheduledLoads         7436                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.cacheBlocked           780                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewSquashCycles                5465164                       # Number of cycles IEW is squashing
system.cpu.iew.iewBlockCycles                  107123                       # Number of cycles IEW is blocking
system.cpu.iew.iewUnblockCycles                  8037                       # Number of cycles IEW is unblocking
system.cpu.iew.iewDispatchedInsts           222618782                       # Number of instructions dispatched to IQ
system.cpu.iew.iewDispSquashedInsts            811638                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispLoadInsts              26349719                       # Number of dispatched load instructions
system.cpu.iew.iewDispStoreInsts             13720407                       # Number of dispatched store instructions
system.cpu.iew.iewDispNonSpecInsts                127                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewIQFullEvents                     53                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewLSQFullEvents                     0                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.memOrderViolationEvents           1360                       # Number of memory order violations
system.cpu.iew.predictedTakenIncorrect         742225                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.predictedNotTakenIncorrect       531859                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.branchMispredicts              1274084                       # Number of branch mispredicts detected at execute
system.cpu.iew.iewExecutedInsts             207001052                       # Number of executed instructions
system.cpu.iew.iewExecLoadInsts              24807366                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts           1901920                       # Number of squashed instructions skipped in execute
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_refs                     37204668                       # number of memory reference insts executed
system.cpu.iew.exec_branches                 18647414                       # Number of branches executed
system.cpu.iew.exec_stores                   12397302                       # Number of stores executed
system.cpu.iew.exec_rate                     2.191866                       # Inst execution rate
system.cpu.iew.wb_sent                      206419777                       # cumulative count of insts sent to commit
system.cpu.iew.wb_count                     206196567                       # cumulative count of insts written-back
system.cpu.iew.wb_producers                 150794912                       # num instructions producing a value
system.cpu.iew.wb_consumers                 247557009                       # num instructions consuming a value
system.cpu.iew.wb_penalized                         0                       # number of instrctions required to write to 'other' IQ
system.cpu.iew.wb_rate                       2.183347                       # insts written-back per cycle
system.cpu.iew.wb_fanout                     0.609132                       # average fanout of values written-back
system.cpu.iew.wb_penalized_rate                    0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu.commit.commitSquashedInsts        39576431                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls              86                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts           1199987                       # The number of times a branch was mispredicted
system.cpu.commit.committed_per_cycle::samples     88581838                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     2.066364                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     2.485900                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0     28575747     32.26%     32.26% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1     24625168     27.80%     60.06% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2      9969805     11.25%     71.31% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3      7043736      7.95%     79.27% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4      3701041      4.18%     83.44% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5      2983189      3.37%     86.81% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6      1904976      2.15%     88.96% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7      2029037      2.29%     91.25% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8      7749139      8.75%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total     88581838                       # Number of insts commited each cycle
system.cpu.commit.committedInsts            100000000                       # Number of instructions committed
system.cpu.commit.committedOps              183042322                       # Number of ops (including micro ops) committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.refs                       32555709                       # Number of memory references committed
system.cpu.commit.loads                      21430118                       # Number of loads committed
system.cpu.commit.membars                           0                       # Number of memory barriers committed
system.cpu.commit.branches                   16476661                       # Number of branches committed
system.cpu.commit.fp_insts                   54185383                       # Number of committed floating point instructions.
system.cpu.commit.int_insts                 140801029                       # Number of committed integer instructions.
system.cpu.commit.function_calls                    0                       # Number of function calls committed.
system.cpu.commit.bw_lim_events               7749139                       # number cycles where commit BW limit reached
system.cpu.commit.bw_limited                        0                       # number of insts not committed due to BW limits
system.cpu.rob.rob_reads                    303451452                       # The number of ROB reads
system.cpu.rob.rob_writes                   450709351                       # The number of ROB writes
system.cpu.timesIdled                          148903                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles                          393577                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.committedInsts                   100000000                       # Number of Instructions Simulated
system.cpu.committedOps                     183042322                       # Number of Ops (including micro ops) Simulated
system.cpu.committedInsts_total             100000000                       # Number of Instructions Simulated
system.cpu.cpi                               0.944406                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         0.944406                       # CPI: Total CPI of All Threads
system.cpu.ipc                               1.058867                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         1.058867                       # IPC: Total IPC of All Threads
system.cpu.int_regfile_reads                307133433                       # number of integer regfile reads
system.cpu.int_regfile_writes               173365711                       # number of integer regfile writes
system.cpu.fp_regfile_reads                  98081086                       # number of floating regfile reads
system.cpu.fp_regfile_writes                 53257828                       # number of floating regfile writes
system.cpu.misc_regfile_reads                79802413                       # number of misc regfile reads
system.cpu.misc_regfile_writes                     61                       # number of misc regfile writes
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tagsinuse               0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.total_refs              0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.avg_refs              nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.fast_writes             0                       # number of fast writes performed
system.cpu.itb_walker_cache.cache_copies            0                       # number of cache copies performed
system.cpu.itb_walker_cache.no_allocate_misses            0                       # Number of misses that were no-allocate
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tagsinuse               0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.total_refs              0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.avg_refs              nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.fast_writes             0                       # number of fast writes performed
system.cpu.dtb_walker_cache.cache_copies            0                       # number of cache copies performed
system.cpu.dtb_walker_cache.no_allocate_misses            0                       # Number of misses that were no-allocate
system.cpu.icache.replacements                 564007                       # number of replacements
system.cpu.icache.tagsinuse                254.863523                       # Cycle average of tags in use
system.cpu.icache.total_refs                 17806631                       # Total number of references to valid blocks.
system.cpu.icache.sampled_refs                 564263                       # Sample count of references to valid blocks.
system.cpu.icache.avg_refs                  31.557325                       # Average number of references to valid blocks.
system.cpu.icache.warmup_cycle            35640627000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.occ_blocks::cpu.inst     254.863523                       # Average occupied blocks per requestor
system.cpu.icache.occ_percent::cpu.inst      0.995561                       # Average percentage of cache occupancy
system.cpu.icache.occ_percent::total         0.995561                       # Average percentage of cache occupancy
system.cpu.icache.ReadReq_hits::cpu.inst     17806631                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        17806631                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst      17806631                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         17806631                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst     17806631                       # number of overall hits
system.cpu.icache.overall_hits::total        17806631                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst       604410                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total        604410                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst       604410                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total         604410                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst       604410                       # number of overall misses
system.cpu.icache.overall_misses::total        604410                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst   7662872500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total   7662872500                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst   7662872500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total   7662872500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst   7662872500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total   7662872500                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst     18411041                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     18411041                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst     18411041                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     18411041                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst     18411041                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     18411041                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.032829                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.032829                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.032829                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.032829                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.032829                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.032829                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 12678.268890                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 12678.268890                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 12678.268890                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 12678.268890                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 12678.268890                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 12678.268890                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          222                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 4                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    55.500000                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.fast_writes                       0                       # number of fast writes performed
system.cpu.icache.cache_copies                      0                       # number of cache copies performed
system.cpu.icache.ReadReq_mshr_hits::cpu.inst        40147                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total        40147                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::cpu.inst        40147                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total        40147                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::cpu.inst        40147                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total        40147                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::cpu.inst       564263                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total       564263                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst       564263                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total       564263                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst       564263                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total       564263                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst   6249309000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total   6249309000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst   6249309000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total   6249309000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst   6249309000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total   6249309000                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.030648                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.030648                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.030648                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.030648                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.030648                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.030648                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 11075.170621                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 11075.170621                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 11075.170621                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 11075.170621                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 11075.170621                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 11075.170621                       # average overall mshr miss latency
system.cpu.icache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.dcache.replacements                 147353                       # number of replacements
system.cpu.dcache.tagsinuse                254.929233                       # Cycle average of tags in use
system.cpu.dcache.total_refs                 33140303                       # Total number of references to valid blocks.
system.cpu.dcache.sampled_refs                 147609                       # Sample count of references to valid blocks.
system.cpu.dcache.avg_refs                 224.514108                       # Average number of references to valid blocks.
system.cpu.dcache.warmup_cycle             1581039000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.occ_blocks::cpu.data     254.929233                       # Average occupied blocks per requestor
system.cpu.dcache.occ_percent::cpu.data      0.995817                       # Average percentage of cache occupancy
system.cpu.dcache.occ_percent::total         0.995817                       # Average percentage of cache occupancy
system.cpu.dcache.ReadReq_hits::cpu.data     22087020                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        22087020                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data     11053283                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       11053283                       # number of WriteReq hits
system.cpu.dcache.demand_hits::cpu.data      33140303                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         33140303                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data     33140303                       # number of overall hits
system.cpu.dcache.overall_hits::total        33140303                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data       108261                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        108261                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data        72307                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        72307                       # number of WriteReq misses
system.cpu.dcache.demand_misses::cpu.data       180568                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         180568                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data       180568                       # number of overall misses
system.cpu.dcache.overall_misses::total        180568                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data   1694115000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   1694115000                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data   1912357499                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   1912357499                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data   3606472499                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   3606472499                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data   3606472499                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   3606472499                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data     22195281                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     22195281                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data     11125590                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     11125590                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data     33320871                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     33320871                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data     33320871                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     33320871                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.004878                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.004878                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.006499                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.006499                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.005419                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.005419                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.005419                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.005419                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 15648.432954                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 15648.432954                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 26447.750550                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 26447.750550                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 19972.932629                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 19972.932629                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 19972.932629                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 19972.932629                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs         8687                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs               595                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    14.600000                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.fast_writes                       0                       # number of fast writes performed
system.cpu.dcache.cache_copies                      0                       # number of cache copies performed
system.cpu.dcache.writebacks::writebacks       141503                       # number of writebacks
system.cpu.dcache.writebacks::total            141503                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::cpu.data        32922                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        32922                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::cpu.data           37                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total           37                       # number of WriteReq MSHR hits
system.cpu.dcache.demand_mshr_hits::cpu.data        32959                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        32959                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::cpu.data        32959                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        32959                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::cpu.data        75339                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        75339                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data        72270                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        72270                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data       147609                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       147609                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data       147609                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       147609                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data   1125120000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   1125120000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data   1767400499                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   1767400499                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data   2892520499                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   2892520499                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data   2892520499                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   2892520499                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.003394                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.003394                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.006496                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.006496                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.004430                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.004430                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.004430                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.004430                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 14934.097878                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 14934.097878                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 24455.520949                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 24455.520949                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 19595.827483                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 19595.827483                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 19595.827483                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 19595.827483                       # average overall mshr miss latency
system.cpu.dcache.no_allocate_misses                0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
