
---------- Begin Simulation Statistics ----------
final_tick                               2000000000000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  99644                       # Simulator instruction rate (inst/s)
host_mem_usage                              201488216                       # Number of bytes of host memory used
host_op_rate                                   111004                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 45290.83                       # Real time elapsed on the host
host_tick_rate                               23644097                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  4512963081                       # Number of instructions simulated
sim_ops                                    5027483569                       # Number of ops (including micro ops) simulated
sim_seconds                                  1.070861                       # Number of seconds simulated
sim_ticks                                1070860687724                       # Number of ticks simulated
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0                       # Class of executed instruction
system.cpu.op_class::IntAlu                         0                       # Class of executed instruction
system.cpu.op_class::IntMult                        0                       # Class of executed instruction
system.cpu.op_class::IntDiv                         0                       # Class of executed instruction
system.cpu.op_class::FloatAdd                       0                       # Class of executed instruction
system.cpu.op_class::FloatCmp                       0                       # Class of executed instruction
system.cpu.op_class::FloatCvt                       0                       # Class of executed instruction
system.cpu.op_class::FloatMult                      0                       # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0                       # Class of executed instruction
system.cpu.op_class::FloatDiv                       0                       # Class of executed instruction
system.cpu.op_class::FloatMisc                      0                       # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0                       # Class of executed instruction
system.cpu.op_class::SimdAdd                        0                       # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0                       # Class of executed instruction
system.cpu.op_class::SimdAlu                        0                       # Class of executed instruction
system.cpu.op_class::SimdCmp                        0                       # Class of executed instruction
system.cpu.op_class::SimdCvt                        0                       # Class of executed instruction
system.cpu.op_class::SimdMisc                       0                       # Class of executed instruction
system.cpu.op_class::SimdMult                       0                       # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0                       # Class of executed instruction
system.cpu.op_class::SimdShift                      0                       # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0                       # Class of executed instruction
system.cpu.op_class::SimdDiv                        0                       # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0                       # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0                       # Class of executed instruction
system.cpu.op_class::SimdAes                        0                       # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0                       # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0                       # Class of executed instruction
system.cpu.op_class::MemRead                        0                       # Class of executed instruction
system.cpu.op_class::MemWrite                       0                       # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0                       # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0                       # Class of executed instruction
system.cpu.op_class::IprAccess                      0                       # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0                       # Class of executed instruction
system.cpu.op_class::total                          0                       # Class of executed instruction
system.cpu.workload.numSyscalls                   115                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      4561933                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       9123665                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.branchPred.BTBHitPct     78.450255                       # BTB Hit Percentage
system.switch_cpus.branchPred.BTBHits       196036676                       # Number of BTB hits
system.switch_cpus.branchPred.BTBLookups    249886601                       # Number of BTB lookups
system.switch_cpus.branchPred.RASInCorrect            4                       # Number of incorrect RAS predictions.
system.switch_cpus.branchPred.condIncorrect      3832007                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.condPredicted    337024697                       # Number of conditional branches predicted
system.switch_cpus.branchPred.indirectHits     12942677                       # Number of indirect target hits.
system.switch_cpus.branchPred.indirectLookups     12945838                       # Number of indirect predictor lookups.
system.switch_cpus.branchPred.indirectMisses         3161                       # Number of indirect misses.
system.switch_cpus.branchPred.lookups       398495855                       # Number of BP lookups
system.switch_cpus.branchPred.usedRAS        16680460                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPredindirectMispredicted          105                       # Number of mispredicted indirect branches.
system.switch_cpus.cc_regfile_reads         726174984                       # number of cc regfile reads
system.switch_cpus.cc_regfile_writes        715920684                       # number of cc regfile writes
system.switch_cpus.commit.amos                      0                       # Number of atomic instructions committed
system.switch_cpus.commit.branchMispredicts      3830922                       # The number of times a branch was mispredicted
system.switch_cpus.commit.branches          375424482                       # Number of branches committed
system.switch_cpus.commit.bw_lim_events     157261698                       # number cycles where commit BW limit reached
system.switch_cpus.commit.commitNonSpecStalls     17054882                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus.commit.commitSquashedInsts    102043401                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.committedInsts   2512963080                       # Number of instructions committed
system.switch_cpus.commit.committedOps     2799536977                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.committed_per_cycle::samples   2553212580                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     1.096476                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     2.252771                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0   1738297697     68.08%     68.08% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1    302966196     11.87%     79.95% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2    186489365      7.30%     87.25% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3     44911537      1.76%     89.01% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4     26533705      1.04%     90.05% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5     14061415      0.55%     90.60% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6     24514808      0.96%     91.56% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7     58176159      2.28%     93.84% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8    157261698      6.16%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total   2553212580                       # Number of insts commited each cycle
system.switch_cpus.commit.fp_insts                  0                       # Number of committed floating point instructions.
system.switch_cpus.commit.function_calls     15224969                       # Number of function calls committed.
system.switch_cpus.commit.int_insts        2395152846                       # Number of committed integer instructions.
system.switch_cpus.commit.loads             593748635                       # Number of loads committed
system.switch_cpus.commit.membars            18949546                       # Number of memory barriers committed
system.switch_cpus.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntAlu   1701912662     60.79%     60.79% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntMult     98554473      3.52%     64.31% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntDiv      1894881      0.07%     64.38% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatAdd     31511077      1.13%     65.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCmp     20844900      0.74%     66.25% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCvt      8578269      0.31%     66.56% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMult     28424615      1.02%     67.57% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMultAcc     34206019      1.22%     68.79% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatDiv      4786245      0.17%     68.97% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMisc     33405540      1.19%     70.16% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatSqrt            0      0.00%     70.16% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAdd            0      0.00%     70.16% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAddAcc            0      0.00%     70.16% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAlu      1894894      0.07%     70.23% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCmp            0      0.00%     70.23% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCvt            0      0.00%     70.23% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMisc            0      0.00%     70.23% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMult            0      0.00%     70.23% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMultAcc            0      0.00%     70.23% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShift            0      0.00%     70.23% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShiftAcc            0      0.00%     70.23% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdDiv            0      0.00%     70.23% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSqrt            0      0.00%     70.23% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAdd            0      0.00%     70.23% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAlu            0      0.00%     70.23% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCmp            0      0.00%     70.23% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCvt            0      0.00%     70.23% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatDiv            0      0.00%     70.23% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMisc            0      0.00%     70.23% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMult            0      0.00%     70.23% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMultAcc            0      0.00%     70.23% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatSqrt            0      0.00%     70.23% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAdd            0      0.00%     70.23% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAlu            0      0.00%     70.23% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceCmp            0      0.00%     70.23% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     70.23% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     70.23% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAes            0      0.00%     70.23% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAesMix            0      0.00%     70.23% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash            0      0.00%     70.23% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash2            0      0.00%     70.23% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash            0      0.00%     70.23% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash2            0      0.00%     70.23% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma2            0      0.00%     70.23% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma3            0      0.00%     70.23% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdPredAlu            0      0.00%     70.23% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemRead    593748635     21.21%     91.44% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemWrite    239774767      8.56%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::total   2799536977                       # Class of committed instruction
system.switch_cpus.commit.refs              833523402                       # Number of memory references committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.vec_insts         250978541                       # Number of committed Vector instructions.
system.switch_cpus.committedInsts          2512963080                       # Number of Instructions Simulated
system.switch_cpus.committedOps            2799536977                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                       1.021906                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 1.021906                       # CPI: Total CPI of All Threads
system.switch_cpus.decode.BlockedCycles    1983122011                       # Number of cycles decode is blocked
system.switch_cpus.decode.BranchMispred          1105                       # Number of times decode detected a branch misprediction
system.switch_cpus.decode.BranchResolved    190853195                       # Number of times decode resolved a branch
system.switch_cpus.decode.DecodedInsts     2940966878                       # Number of instructions handled by decode
system.switch_cpus.decode.IdleCycles        115786908                       # Number of cycles decode is idle
system.switch_cpus.decode.RunCycles         365804583                       # Number of cycles decode is running
system.switch_cpus.decode.SquashCycles        3858308                       # Number of cycles decode is squashing
system.switch_cpus.decode.SquashedInsts          3936                       # Number of squashed instructions handled by decode
system.switch_cpus.decode.UnblockCycles      99438510                       # Number of cycles decode is unblocking
system.switch_cpus.dtb.accesses                     0                       # DTB accesses
system.switch_cpus.dtb.align_faults                 0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.dtb.domain_faults                0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.dtb.flush_entries                0                       # Number of entries that have been flushed from TLB
system.switch_cpus.dtb.flush_tlb                    0                       # Number of times complete TLB was flushed
system.switch_cpus.dtb.flush_tlb_asid               0                       # Number of times TLB was flushed by ASID
system.switch_cpus.dtb.flush_tlb_mva                0                       # Number of times TLB was flushed by MVA
system.switch_cpus.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.dtb.hits                         0                       # DTB hits
system.switch_cpus.dtb.inst_accesses                0                       # ITB inst accesses
system.switch_cpus.dtb.inst_hits                    0                       # ITB inst hits
system.switch_cpus.dtb.inst_misses                  0                       # ITB inst misses
system.switch_cpus.dtb.misses                       0                       # DTB misses
system.switch_cpus.dtb.perms_faults                 0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.dtb.prefetch_faults              0                       # Number of TLB faults due to prefetch
system.switch_cpus.dtb.read_accesses                0                       # DTB read accesses
system.switch_cpus.dtb.read_hits                    0                       # DTB read hits
system.switch_cpus.dtb.read_misses                  0                       # DTB read misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walks                 0                       # Table walker walks requested
system.switch_cpus.dtb.write_accesses               0                       # DTB write accesses
system.switch_cpus.dtb.write_hits                   0                       # DTB write hits
system.switch_cpus.dtb.write_misses                 0                       # DTB write misses
system.switch_cpus.fetch.Branches           398495855                       # Number of branches that fetch encountered
system.switch_cpus.fetch.CacheLines         209974651                       # Number of cache lines fetched
system.switch_cpus.fetch.Cycles            2352202151                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.IcacheSquashes        682432                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.IcacheWaitRetryStallCycles           20                       # Number of stall cycles due to full MSHR
system.switch_cpus.fetch.Insts             2706927674                       # Number of instructions fetch has processed
system.switch_cpus.fetch.MiscStallCycles            2                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus.fetch.SquashCycles         7718786                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.branchRate          0.155177                       # Number of branch fetches per cycle
system.switch_cpus.fetch.icacheStallCycles    211948758                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.predictedBranches    225659813                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.rate                1.054095                       # Number of inst fetches per cycle
system.switch_cpus.fetch.rateDist::samples   2568010324                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      1.173364                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     2.584576                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0       1982516178     77.20%     77.20% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1        137236584      5.34%     82.54% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2         29316609      1.14%     83.69% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3         47405624      1.85%     85.53% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::4         42967763      1.67%     87.21% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::5         20323362      0.79%     88.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::6         25202290      0.98%     88.98% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::7         13912982      0.54%     89.52% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::8        269128932     10.48%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total   2568010324                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.idleCycles                     917                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.iew.branchMispredicts      4350603                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.exec_branches        382606749                       # Number of branches executed
system.switch_cpus.iew.exec_nop                     0                       # number of nop insts executed
system.switch_cpus.iew.exec_rate             1.119850                       # Inst execution rate
system.switch_cpus.iew.exec_refs            875787522                       # number of memory reference insts executed
system.switch_cpus.iew.exec_stores          242512299                       # Number of stores executed
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.iewBlockCycles       390704913                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewDispLoadInsts     611956999                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispNonSpecInsts     17115469                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewDispSquashedInsts      1598489                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispStoreInsts    244189113                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispatchedInsts   2901495443                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewExecLoadInsts     633275223                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts      6094846                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.iewExecutedInsts    2875786788                       # Number of executed instructions
system.switch_cpus.iew.iewIQFullEvents        8449105                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewLSQFullEvents     184089032                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.iewSquashCycles        3858308                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewUnblockCycles     195949062                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.cacheBlocked      1269351                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.lsq.thread0.forwLoads     24318811                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.ignoredResponses          124                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.memOrderViolation        37313                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.rescheduledLoads     22006598                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.squashedLoads     18208348                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.squashedStores      4414339                       # Number of stores squashed
system.switch_cpus.iew.memOrderViolationEvents        37313                       # Number of memory order violations
system.switch_cpus.iew.predictedNotTakenIncorrect      1335387                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.predictedTakenIncorrect      3015216                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.wb_consumers        2811172480                       # num instructions consuming a value
system.switch_cpus.iew.wb_count            2847717448                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_fanout             0.682360                       # average fanout of values written-back
system.switch_cpus.iew.wb_producers        1918233019                       # num instructions producing a value
system.switch_cpus.iew.wb_rate               1.108919                       # insts written-back per cycle
system.switch_cpus.iew.wb_sent             2849084177                       # cumulative count of insts sent to commit
system.switch_cpus.int_regfile_reads       3212311596                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes      2071959821                       # number of integer regfile writes
system.switch_cpus.ipc                       0.978564                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 0.978564                       # IPC: Total IPC of All Threads
system.switch_cpus.iq.FU_type_0::No_OpClass          160      0.00%      0.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu    1729218553     60.00%     60.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult     98566922      3.42%     63.42% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv       1894881      0.07%     63.49% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd     33388143      1.16%     64.65% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp     20845690      0.72%     65.37% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt      9348370      0.32%     65.70% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult     29379638      1.02%     66.71% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMultAcc     34206028      1.19%     67.90% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv      5730137      0.20%     68.10% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMisc     40335878      1.40%     69.50% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     69.50% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd            0      0.00%     69.50% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     69.50% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu      1894894      0.07%     69.57% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     69.57% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt            0      0.00%     69.57% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc            3      0.00%     69.57% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     69.57% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     69.57% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift            0      0.00%     69.57% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     69.57% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdDiv            0      0.00%     69.57% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     69.57% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd            0      0.00%     69.57% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     69.57% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp            0      0.00%     69.57% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt            0      0.00%     69.57% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv            0      0.00%     69.57% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     69.57% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult            0      0.00%     69.57% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     69.57% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     69.57% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAdd            0      0.00%     69.57% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAlu            0      0.00%     69.57% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceCmp            0      0.00%     69.57% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     69.57% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     69.57% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAes            0      0.00%     69.57% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAesMix            0      0.00%     69.57% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash            0      0.00%     69.57% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash2            0      0.00%     69.57% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash            0      0.00%     69.57% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash2            0      0.00%     69.57% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma2            0      0.00%     69.57% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma3            0      0.00%     69.57% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdPredAlu            0      0.00%     69.57% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead    634394918     22.01%     91.58% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite    242677422      8.42%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemRead            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemWrite            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total     2881881637                       # Type of FU issued
system.switch_cpus.iq.fp_alu_accesses               0                       # Number of floating point alu accesses
system.switch_cpus.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus.iq.fu_busy_cnt            50715783                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.017598                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu         9800706     19.32%     19.32% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult              0      0.00%     19.32% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%     19.32% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%     19.32% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%     19.32% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt            82      0.00%     19.32% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult      3689114      7.27%     26.60% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMultAcc      2383899      4.70%     31.30% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv            12      0.00%     31.30% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMisc       913815      1.80%     33.10% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%     33.10% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%     33.10% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%     33.10% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu              0      0.00%     33.10% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%     33.10% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0      0.00%     33.10% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc             0      0.00%     33.10% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%     33.10% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%     33.10% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%     33.10% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%     33.10% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdDiv              0      0.00%     33.10% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%     33.10% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd            0      0.00%     33.10% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%     33.10% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%     33.10% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0      0.00%     33.10% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%     33.10% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%     33.10% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult            0      0.00%     33.10% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%     33.10% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%     33.10% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAdd            0      0.00%     33.10% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAlu            0      0.00%     33.10% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceCmp            0      0.00%     33.10% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceAdd            0      0.00%     33.10% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceCmp            0      0.00%     33.10% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAes              0      0.00%     33.10% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAesMix            0      0.00%     33.10% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash            0      0.00%     33.10% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash2            0      0.00%     33.10% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash            0      0.00%     33.10% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash2            0      0.00%     33.10% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma2            0      0.00%     33.10% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma3            0      0.00%     33.10% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdPredAlu            0      0.00%     33.10% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead       21425553     42.25%     75.35% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite      12502602     24.65%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemRead            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.int_alu_accesses     2627045844                       # Number of integer alu accesses
system.switch_cpus.iq.int_inst_queue_reads   7784346436                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_wakeup_accesses   2575508564                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.int_inst_queue_writes   2645437270                       # Number of integer instruction queue writes
system.switch_cpus.iq.iqInstsAdded         2884379973                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqInstsIssued        2881881637                       # Number of instructions issued
system.switch_cpus.iq.iqNonSpecInstsAdded     17115470                       # Number of non-speculative instructions added to the IQ
system.switch_cpus.iq.iqSquashedInstsExamined    101958390                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedInstsIssued        63986                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedNonSpecRemoved        60587                       # Number of squashed non-spec instructions that were removed
system.switch_cpus.iq.iqSquashedOperandsExamined    187811509                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.issued_per_cycle::samples   2568010324                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     1.122224                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     1.880691                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0   1556188448     60.60%     60.60% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1    375954359     14.64%     75.24% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2    185719127      7.23%     82.47% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3    134774938      5.25%     87.72% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4     97109446      3.78%     91.50% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5     51823385      2.02%     93.52% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6    108776375      4.24%     97.75% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7     31362717      1.22%     98.98% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8     26301529      1.02%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total   2568010324                       # Number of insts issued each cycle
system.switch_cpus.iq.rate                   1.122223                       # Inst issue rate
system.switch_cpus.iq.vec_alu_accesses      305551416                       # Number of vector alu accesses
system.switch_cpus.iq.vec_inst_queue_reads    598206928                       # Number of vector instruction queue reads
system.switch_cpus.iq.vec_inst_queue_wakeup_accesses    272208884                       # Number of vector instruction queue wakeup accesses
system.switch_cpus.iq.vec_inst_queue_writes    358053811                       # Number of vector instruction queue writes
system.switch_cpus.itb.accesses                     0                       # DTB accesses
system.switch_cpus.itb.align_faults                 0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.itb.domain_faults                0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.itb.flush_entries                0                       # Number of entries that have been flushed from TLB
system.switch_cpus.itb.flush_tlb                    0                       # Number of times complete TLB was flushed
system.switch_cpus.itb.flush_tlb_asid               0                       # Number of times TLB was flushed by ASID
system.switch_cpus.itb.flush_tlb_mva                0                       # Number of times TLB was flushed by MVA
system.switch_cpus.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.itb.hits                         0                       # DTB hits
system.switch_cpus.itb.inst_accesses                0                       # ITB inst accesses
system.switch_cpus.itb.inst_hits                    0                       # ITB inst hits
system.switch_cpus.itb.inst_misses                  0                       # ITB inst misses
system.switch_cpus.itb.misses                       0                       # DTB misses
system.switch_cpus.itb.perms_faults                 0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.itb.prefetch_faults              0                       # Number of TLB faults due to prefetch
system.switch_cpus.itb.read_accesses                0                       # DTB read accesses
system.switch_cpus.itb.read_hits                    0                       # DTB read hits
system.switch_cpus.itb.read_misses                  0                       # DTB read misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walks                 0                       # Table walker walks requested
system.switch_cpus.itb.write_accesses               0                       # DTB write accesses
system.switch_cpus.itb.write_hits                   0                       # DTB write hits
system.switch_cpus.itb.write_misses                 0                       # DTB write misses
system.switch_cpus.memDep0.conflictingLoads     54231192                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores     13479944                       # Number of conflicting stores.
system.switch_cpus.memDep0.insertedLoads    611956999                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores    244189113                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.misc_regfile_reads      3386805457                       # number of misc regfile reads
system.switch_cpus.misc_regfile_writes      196570198                       # number of misc regfile writes
system.switch_cpus.numCycles               2568011241                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.rename.BlockCycles       733042085                       # Number of cycles rename is blocking
system.switch_cpus.rename.CommittedMaps    3119801478                       # Number of HB maps that are committed
system.switch_cpus.rename.IQFullEvents      209561890                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.IdleCycles        156320661                       # Number of cycles rename is idle
system.switch_cpus.rename.LQFullEvents       26391393                       # Number of times rename has blocked due to LQ full
system.switch_cpus.rename.ROBFullEvents        107980                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.RenameLookups    5162574176                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.RenamedInsts     2920520936                       # Number of instructions processed by rename
system.switch_cpus.rename.RenamedOperands   3272664842                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RunCycles         420395870                       # Number of cycles rename is running
system.switch_cpus.rename.SQFullEvents       22617505                       # Number of times rename has blocked due to SQ full
system.switch_cpus.rename.SquashCycles        3858308                       # Number of cycles rename is squashing
system.switch_cpus.rename.UnblockCycles     302434687                       # Number of cycles rename is unblocking
system.switch_cpus.rename.UndoneMaps        152863259                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.int_rename_lookups   3231567689                       # Number of integer rename lookups
system.switch_cpus.rename.serializeStallCycles    951958709                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.serializingInsts     23337382                       # count of serializing insts renamed
system.switch_cpus.rename.skidInsts         600333073                       # count of insts added to the skid buffer
system.switch_cpus.rename.tempSerializingInsts     17115472                       # count of temporary serializing insts renamed
system.switch_cpus.rename.vec_rename_lookups    410164910                       # Number of vector rename lookups
system.switch_cpus.rob.rob_reads           5297529765                       # The number of ROB reads
system.switch_cpus.rob.rob_writes          5817958840                       # The number of ROB writes
system.switch_cpus.timesIdled                      11                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus.vec_regfile_reads        336621440                       # number of vector regfile reads
system.switch_cpus.vec_regfile_writes       218664088                       # number of vector regfile writes
system.tol2bus.snoop_filter.hit_multi_requests          197                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops           12                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      7498295                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops       443856                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests     14996590                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops         443868                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp            4483256                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      1217844                       # Transaction distribution
system.membus.trans_dist::CleanEvict          3343894                       # Transaction distribution
system.membus.trans_dist::ReadExReq             78671                       # Transaction distribution
system.membus.trans_dist::ReadExResp            78671                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       4483256                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls0.port      6918417                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls1.port      6767175                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total     13685592                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               13685592                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls0.port    373638528                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls1.port    366172160                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total    739810688                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               739810688                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           4561927                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 4561927    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             4561927                       # Request fanout histogram
system.membus.reqLayer0.occupancy         11544691305                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               1.1                       # Layer utilization (%)
system.membus.reqLayer1.occupancy         11338797971                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               1.1                       # Layer utilization (%)
system.membus.respLayer1.occupancy        43187442791                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              4.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.switch_cpus.pwrStateResidencyTicks::OFF 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp           7395189                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      2852613                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean           38                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         9292150                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           103106                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          103106                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq            38                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq      7395151                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side          114                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side     22494771                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              22494885                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side         9728                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side   1169027328                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             1169037056                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                         4646506                       # Total snoops (count)
system.tol2bus.snoopTraffic                 155884032                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         12144801                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.036565                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.187697                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               11700736     96.34%     96.34% # Request fanout histogram
system.tol2bus.snoop_fanout::1                 444053      3.66%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                     12      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           12144801                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         8980436106                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.8                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       15633865845                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.5                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy             79230                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.mem_ctrls0.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls0.bytes_read::.switch_cpus.inst         2176                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::.switch_cpus.data    295190528                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::total         295192704                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_inst_read::.switch_cpus.inst         2176                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::total         2176                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_written::.writebacks     78445824                       # Number of bytes written to this memory
system.mem_ctrls0.bytes_written::total       78445824                       # Number of bytes written to this memory
system.mem_ctrls0.num_reads::.switch_cpus.inst           17                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::.switch_cpus.data      2306176                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::total            2306193                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_writes::.writebacks       612858                       # Number of write requests responded to by this memory
system.mem_ctrls0.num_writes::total            612858                       # Number of write requests responded to by this memory
system.mem_ctrls0.bw_read::.switch_cpus.inst         2032                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::.switch_cpus.data    275657265                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::total            275659297                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::.switch_cpus.inst         2032                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::total            2032                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_write::.writebacks      73254929                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_write::total            73254929                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_total::.writebacks      73254929                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::.switch_cpus.inst         2032                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::.switch_cpus.data    275657265                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::total           348914226                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.avgPriority_.writebacks::samples   1225697.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgPriority_.switch_cpus.inst::samples        34.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgPriority_.switch_cpus.data::samples   4580096.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.priorityMinLatency     0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls0.priorityMaxLatency     0.000345077826                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls0.numReadWriteTurnArounds        69361                       # Number of turnarounds from READ to WRITE
system.mem_ctrls0.numWriteReadTurnArounds        69361                       # Number of turnarounds from WRITE to READ
system.mem_ctrls0.numStayReadState            7738543                       # Number of times bus staying in READ state
system.mem_ctrls0.numStayWriteState           1157243                       # Number of times bus staying in WRITE state
system.mem_ctrls0.readReqs                    2306193                       # Number of read requests accepted
system.mem_ctrls0.writeReqs                    612858                       # Number of write requests accepted
system.mem_ctrls0.readBursts                  4612386                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls0.writeBursts                 1225716                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls0.servicedByWrQ                 32256                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls0.mergedWrBursts                   19                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls0.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls0.perBankRdBursts::0           217288                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::1           198300                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::2           179787                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::3           186043                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::4           191289                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::5           187632                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::6           394966                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::7           310460                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::8           206583                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::9           523171                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::10          515807                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::11          472151                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::12          323681                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::13          235417                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::14          222970                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::15          214585                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::0            65414                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::1            39138                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::2            43972                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::3            42882                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::4            46148                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::5            55610                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::6            48582                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::7            47508                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::8            69664                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::9           207257                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::10          163372                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::11          100121                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::12          110322                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::13           54228                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::14           52820                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::15           78636                       # Per bank write bursts
system.mem_ctrls0.avgRdQLen                      2.03                       # Average read queue length when enqueuing
system.mem_ctrls0.avgWrQLen                     25.19                       # Average write queue length when enqueuing
system.mem_ctrls0.totQLat                 93518777096                       # Total ticks spent queuing
system.mem_ctrls0.totBusLat               22900650000                       # Total ticks spent in databus transfers
system.mem_ctrls0.totMemAccLat           179396214596                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls0.avgQLat                    20418.37                       # Average queueing delay per DRAM burst
system.mem_ctrls0.avgBusLat                   5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls0.avgMemAccLat               39168.37                       # Average memory access latency per DRAM burst
system.mem_ctrls0.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls0.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls0.readRowHits                 2884671                       # Number of row buffer hits during reads
system.mem_ctrls0.writeRowHits                 751547                       # Number of row buffer hits during writes
system.mem_ctrls0.readRowHitRate                62.98                       # Row buffer hit rate for reads
system.mem_ctrls0.writeRowHitRate               61.32                       # Row buffer hit rate for writes
system.mem_ctrls0.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::6              4612386                       # Read request sizes (log2)
system.mem_ctrls0.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::6             1225716                       # Write request sizes (log2)
system.mem_ctrls0.rdQLenPdf::0                2250608                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::1                2250986                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::2                  40051                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::3                  38391                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::4                     53                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::5                     41                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::6                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::7                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::8                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::9                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::10                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::11                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::12                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::13                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::0                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::1                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::2                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::3                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::4                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::5                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::6                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::7                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::8                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::9                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::10                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::11                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::12                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::13                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::14                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::15                 56468                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::16                 56781                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::17                 69381                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::18                 69504                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::19                 69531                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::20                 69471                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::21                 69490                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::22                 69524                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::23                 69482                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::24                 69502                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::25                 69619                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::26                 69654                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::27                 69575                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::28                 69670                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::29                 69580                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::30                 69362                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::31                 69361                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::32                 69361                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::33                   355                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::34                    11                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::35                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::36                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.bytesPerActivate::samples      2169583                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::mean   171.263820                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::gmean   149.910127                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::stdev   122.691569                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::0-127        84066      3.87%      3.87% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::128-255      1683074     77.58%     81.45% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::256-383       240814     11.10%     92.55% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::384-511        70044      3.23%     95.78% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::512-639        31690      1.46%     97.24% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::640-767        21926      1.01%     98.25% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::768-895        33246      1.53%     99.78% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::896-1023         2603      0.12%     99.90% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::1024-1151         2120      0.10%    100.00% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::total      2169583                       # Bytes accessed per row activation
system.mem_ctrls0.rdPerTurnAround::samples        69361                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::mean     66.033016                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::gmean    62.666719                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::stdev    21.127506                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::8-15            17      0.02%      0.02% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::16-23          263      0.38%      0.40% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::24-31         1425      2.05%      2.46% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::32-39         3849      5.55%      8.01% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::40-47         7379     10.64%     18.65% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::48-55         9850     14.20%     32.85% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::56-63        10845     15.64%     48.48% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::64-71        10038     14.47%     62.95% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::72-79         8515     12.28%     75.23% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::80-87         6306      9.09%     84.32% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::88-95         4387      6.32%     90.65% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::96-103         2695      3.89%     94.53% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::104-111         1675      2.41%     96.95% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::112-119         1005      1.45%     98.40% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::120-127          549      0.79%     99.19% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::128-135          281      0.41%     99.59% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::136-143          156      0.22%     99.82% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::144-151           80      0.12%     99.93% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::152-159           26      0.04%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::160-167           12      0.02%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::168-175            3      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::176-183            3      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::184-191            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::192-199            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::total        69361                       # Reads before turning the bus around for writes
system.mem_ctrls0.wrPerTurnAround::samples        69361                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::mean     17.670939                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::gmean    17.650496                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::stdev     0.835242                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::16           12614     18.19%     18.19% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::17             265      0.38%     18.57% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::18           55026     79.33%     97.90% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::19             272      0.39%     98.29% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::20            1167      1.68%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::21               5      0.01%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::22              12      0.02%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::total        69361                       # Writes before turning the bus around for reads
system.mem_ctrls0.bytesReadDRAM             293128320                       # Total number of bytes read from DRAM
system.mem_ctrls0.bytesReadWrQ                2064384                       # Total number of bytes read from write queue
system.mem_ctrls0.bytesWritten               78443136                       # Total number of bytes written to DRAM
system.mem_ctrls0.bytesReadSys              295192704                       # Total read bytes from the system interface side
system.mem_ctrls0.bytesWrittenSys            78445824                       # Total written bytes from the system interface side
system.mem_ctrls0.avgRdBW                      273.73                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls0.avgWrBW                       73.25                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls0.avgRdBWSys                   275.66                       # Average system read bandwidth in MiByte/s
system.mem_ctrls0.avgWrBWSys                    73.25                       # Average system write bandwidth in MiByte/s
system.mem_ctrls0.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls0.busUtil                        2.71                       # Data bus utilization in percentage
system.mem_ctrls0.busUtilRead                    2.14                       # Data bus utilization in percentage for reads
system.mem_ctrls0.busUtilWrite                   0.57                       # Data bus utilization in percentage for writes
system.mem_ctrls0.totGap                 1070859751332                       # Total gap between requests
system.mem_ctrls0.avgGap                    366852.02                       # Average gap between requests
system.mem_ctrls0.masterReadBytes::.switch_cpus.inst         2176                       # Per-master bytes read from memory
system.mem_ctrls0.masterReadBytes::.switch_cpus.data    293126144                       # Per-master bytes read from memory
system.mem_ctrls0.masterWriteBytes::.writebacks     78443136                       # Per-master bytes write to memory
system.mem_ctrls0.masterReadRate::.switch_cpus.inst 2032.010349193839                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.masterReadRate::.switch_cpus.data 273729484.479450225830                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.masterWriteRate::.writebacks 73252419.198170885444                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls0.masterReadAccesses::.switch_cpus.inst           34                       # Per-master read serviced memory accesses
system.mem_ctrls0.masterReadAccesses::.switch_cpus.data      4612352                       # Per-master read serviced memory accesses
system.mem_ctrls0.masterWriteAccesses::.writebacks      1225716                       # Per-master write serviced memory accesses
system.mem_ctrls0.masterReadTotalLat::.switch_cpus.inst      1312454                       # Per-master read total memory access latency
system.mem_ctrls0.masterReadTotalLat::.switch_cpus.data 179394902142                       # Per-master read total memory access latency
system.mem_ctrls0.masterWriteTotalLat::.writebacks 24864305474648                       # Per-master write total memory access latency
system.mem_ctrls0.masterReadAvgLat::.switch_cpus.inst     38601.59                       # Per-master read average memory access latency
system.mem_ctrls0.masterReadAvgLat::.switch_cpus.data     38894.45                       # Per-master read average memory access latency
system.mem_ctrls0.masterWriteAvgLat::.writebacks  20285535.54                       # Per-master write average memory access latency
system.mem_ctrls0.pageHitRate                   62.63                       # Row buffer hit rate, read and write combined
system.mem_ctrls0.rank1.actEnergy          8947441020                       # Energy for activate commands per rank (pJ)
system.mem_ctrls0.rank1.preEnergy          4755673890                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls0.rank1.readEnergy        19380566100                       # Energy for read commands per rank (pJ)
system.mem_ctrls0.rank1.writeEnergy        4366112400                       # Energy for write commands per rank (pJ)
system.mem_ctrls0.rank1.refreshEnergy    84532668480.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls0.rank1.actBackEnergy    441620794110                       # Energy for active background per rank (pJ)
system.mem_ctrls0.rank1.preBackEnergy     39319194720                       # Energy for precharge background per rank (pJ)
system.mem_ctrls0.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls0.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls0.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls0.rank1.totalEnergy      602922450720                       # Total energy per rank (pJ)
system.mem_ctrls0.rank1.averagePower       563.026038                       # Core power per rank (mW)
system.mem_ctrls0.rank1.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls0.rank1.memoryStateTime::IDLE  98411033973                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::REF  35758320000                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::ACT 936691333751                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls0.rank0.actEnergy          6543403020                       # Energy for activate commands per rank (pJ)
system.mem_ctrls0.rank0.preEnergy          3477893595                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls0.rank0.readEnergy        13321562100                       # Energy for read commands per rank (pJ)
system.mem_ctrls0.rank0.writeEnergy        2031905880                       # Energy for write commands per rank (pJ)
system.mem_ctrls0.rank0.refreshEnergy    84532668480.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls0.rank0.actBackEnergy    422459085300                       # Energy for active background per rank (pJ)
system.mem_ctrls0.rank0.preBackEnergy     55455182400                       # Energy for precharge background per rank (pJ)
system.mem_ctrls0.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls0.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls0.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls0.rank0.totalEnergy      587821700775                       # Total energy per rank (pJ)
system.mem_ctrls0.rank0.averagePower       548.924531                       # Core power per rank (mW)
system.mem_ctrls0.rank0.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls0.rank0.memoryStateTime::IDLE 140414551810                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::REF  35758320000                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::ACT 894687815914                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls1.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls1.bytes_read::.switch_cpus.inst         2560                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::.switch_cpus.data    288731392                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::total         288733952                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_inst_read::.switch_cpus.inst         2560                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_inst_read::total         2560                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_written::.writebacks     77438208                       # Number of bytes written to this memory
system.mem_ctrls1.bytes_written::total       77438208                       # Number of bytes written to this memory
system.mem_ctrls1.num_reads::.switch_cpus.inst           20                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::.switch_cpus.data      2255714                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::total            2255734                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_writes::.writebacks       604986                       # Number of write requests responded to by this memory
system.mem_ctrls1.num_writes::total            604986                       # Number of write requests responded to by this memory
system.mem_ctrls1.bw_read::.switch_cpus.inst         2391                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::.switch_cpus.data    269625541                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::total            269627931                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::.switch_cpus.inst         2391                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::total            2391                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_write::.writebacks      72313989                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_write::total            72313989                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_total::.writebacks      72313989                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::.switch_cpus.inst         2391                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::.switch_cpus.data    269625541                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::total           341941920                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.avgPriority_.writebacks::samples   1209966.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.switch_cpus.inst::samples        40.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.switch_cpus.data::samples   4482751.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.priorityMinLatency     0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls1.priorityMaxLatency     0.000326845404                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls1.numReadWriteTurnArounds        68461                       # Number of turnarounds from READ to WRITE
system.mem_ctrls1.numWriteReadTurnArounds        68461                       # Number of turnarounds from WRITE to READ
system.mem_ctrls1.numStayReadState            7584020                       # Number of times bus staying in READ state
system.mem_ctrls1.numStayWriteState           1142379                       # Number of times bus staying in WRITE state
system.mem_ctrls1.readReqs                    2255734                       # Number of read requests accepted
system.mem_ctrls1.writeReqs                    604986                       # Number of write requests accepted
system.mem_ctrls1.readBursts                  4511468                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls1.writeBursts                 1209972                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls1.servicedByWrQ                 28677                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls1.mergedWrBursts                    6                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls1.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls1.perBankRdBursts::0           192606                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::1           192212                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::2           176262                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::3           192242                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::4           197104                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::5           204569                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::6           401405                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::7           325924                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::8           167117                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::9           499026                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::10          490002                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::11          468398                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::12          300328                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::13          225101                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::14          227138                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::15          223357                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::0            66370                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::1            39682                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::2            43096                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::3            42816                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::4            46694                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::5            56047                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::6            48428                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::7            47408                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::8            48048                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::9           210846                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::10          161588                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::11          100676                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::12          112718                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::13           54634                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::14           52340                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::15           78546                       # Per bank write bursts
system.mem_ctrls1.avgRdQLen                      2.04                       # Average read queue length when enqueuing
system.mem_ctrls1.avgWrQLen                     25.19                       # Average write queue length when enqueuing
system.mem_ctrls1.totQLat                 90645883266                       # Total ticks spent queuing
system.mem_ctrls1.totBusLat               22413955000                       # Total ticks spent in databus transfers
system.mem_ctrls1.totMemAccLat           174698214516                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls1.avgQLat                    20220.86                       # Average queueing delay per DRAM burst
system.mem_ctrls1.avgBusLat                   5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls1.avgMemAccLat               38970.86                       # Average memory access latency per DRAM burst
system.mem_ctrls1.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls1.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls1.readRowHits                 2834071                       # Number of row buffer hits during reads
system.mem_ctrls1.writeRowHits                 745452                       # Number of row buffer hits during writes
system.mem_ctrls1.readRowHitRate                63.22                       # Row buffer hit rate for reads
system.mem_ctrls1.writeRowHitRate               61.61                       # Row buffer hit rate for writes
system.mem_ctrls1.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::6              4511468                       # Read request sizes (log2)
system.mem_ctrls1.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::6             1209972                       # Write request sizes (log2)
system.mem_ctrls1.rdQLenPdf::0                2200176                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::1                2200740                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::2                  41728                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::3                  40057                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::4                     47                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::5                     43                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::6                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::7                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::8                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::9                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::10                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::11                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::12                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::13                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::0                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::1                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::2                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::3                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::4                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::5                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::6                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::7                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::8                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::9                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::10                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::11                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::12                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::13                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::14                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::15                 55903                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::16                 56196                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::17                 68512                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::18                 68599                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::19                 68608                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::20                 68582                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::21                 68596                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::22                 68614                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::23                 68595                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::24                 68623                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::25                 68704                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::26                 68713                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::27                 68610                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::28                 68718                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::29                 68664                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::30                 68462                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::31                 68461                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::32                 68461                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::33                   323                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::34                     7                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::35                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::36                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.bytesPerActivate::samples      2113201                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::mean   172.408626                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::gmean   150.331613                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::stdev   125.394216                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::0-127        82661      3.91%      3.91% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::128-255      1636408     77.44%     81.35% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::256-383       230653     10.91%     92.26% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::384-511        69741      3.30%     95.56% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::512-639        32147      1.52%     97.09% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::640-767        22353      1.06%     98.14% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::768-895        33966      1.61%     99.75% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::896-1023         2852      0.13%     99.89% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::1024-1151         2420      0.11%    100.00% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::total      2113201                       # Bytes accessed per row activation
system.mem_ctrls1.rdPerTurnAround::samples        68461                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::mean     65.478550                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::gmean    62.086350                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::stdev    21.078968                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::8-15            14      0.02%      0.02% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::16-23          299      0.44%      0.46% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::24-31         1493      2.18%      2.64% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::32-39         4198      6.13%      8.77% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::40-47         7315     10.68%     19.45% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::48-55         9893     14.45%     33.91% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::56-63        10619     15.51%     49.42% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::64-71         9884     14.44%     63.85% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::72-79         8109     11.84%     75.70% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::80-87         6287      9.18%     84.88% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::88-95         4114      6.01%     90.89% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::96-103         2722      3.98%     94.87% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::104-111         1617      2.36%     97.23% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::112-119          910      1.33%     98.56% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::120-127          488      0.71%     99.27% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::128-135          256      0.37%     99.65% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::136-143          126      0.18%     99.83% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::144-151           67      0.10%     99.93% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::152-159           32      0.05%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::160-167            9      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::168-175            4      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::176-183            4      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::184-191            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::total        68461                       # Reads before turning the bus around for writes
system.mem_ctrls1.wrPerTurnAround::samples        68461                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::mean     17.673376                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::gmean    17.653299                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::stdev     0.827244                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::16           12291     17.95%     17.95% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::17             254      0.37%     18.32% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::18           54554     79.69%     98.01% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::19             261      0.38%     98.39% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::20            1094      1.60%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::21               2      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::22               5      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::total        68461                       # Writes before turning the bus around for reads
system.mem_ctrls1.bytesReadDRAM             286898624                       # Total number of bytes read from DRAM
system.mem_ctrls1.bytesReadWrQ                1835328                       # Total number of bytes read from write queue
system.mem_ctrls1.bytesWritten               77435968                       # Total number of bytes written to DRAM
system.mem_ctrls1.bytesReadSys              288733952                       # Total read bytes from the system interface side
system.mem_ctrls1.bytesWrittenSys            77438208                       # Total written bytes from the system interface side
system.mem_ctrls1.avgRdBW                      267.91                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls1.avgWrBW                       72.31                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls1.avgRdBWSys                   269.63                       # Average system read bandwidth in MiByte/s
system.mem_ctrls1.avgWrBWSys                    72.31                       # Average system write bandwidth in MiByte/s
system.mem_ctrls1.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls1.busUtil                        2.66                       # Data bus utilization in percentage
system.mem_ctrls1.busUtilRead                    2.09                       # Data bus utilization in percentage for reads
system.mem_ctrls1.busUtilWrite                   0.56                       # Data bus utilization in percentage for writes
system.mem_ctrls1.totGap                 1070859948990                       # Total gap between requests
system.mem_ctrls1.avgGap                    374332.32                       # Average gap between requests
system.mem_ctrls1.masterReadBytes::.switch_cpus.inst         2560                       # Per-master bytes read from memory
system.mem_ctrls1.masterReadBytes::.switch_cpus.data    286896064                       # Per-master bytes read from memory
system.mem_ctrls1.masterWriteBytes::.writebacks     77435968                       # Per-master bytes write to memory
system.mem_ctrls1.masterReadRate::.switch_cpus.inst 2390.600410816282                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterReadRate::.switch_cpus.data 267911659.554677426815                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterWriteRate::.writebacks 72311897.231545478106                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls1.masterReadAccesses::.switch_cpus.inst           40                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterReadAccesses::.switch_cpus.data      4511428                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterWriteAccesses::.writebacks      1209972                       # Per-master write serviced memory accesses
system.mem_ctrls1.masterReadTotalLat::.switch_cpus.inst      1733084                       # Per-master read total memory access latency
system.mem_ctrls1.masterReadTotalLat::.switch_cpus.data 174696481432                       # Per-master read total memory access latency
system.mem_ctrls1.masterWriteTotalLat::.writebacks 24871740264360                       # Per-master write total memory access latency
system.mem_ctrls1.masterReadAvgLat::.switch_cpus.inst     43327.10                       # Per-master read average memory access latency
system.mem_ctrls1.masterReadAvgLat::.switch_cpus.data     38723.10                       # Per-master read average memory access latency
system.mem_ctrls1.masterWriteAvgLat::.writebacks  20555632.91                       # Per-master write average memory access latency
system.mem_ctrls1.pageHitRate                   62.88                       # Row buffer hit rate, read and write combined
system.mem_ctrls1.rank1.actEnergy          8498213640                       # Energy for activate commands per rank (pJ)
system.mem_ctrls1.rank1.preEnergy          4516900080                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls1.rank1.readEnergy        18567334380                       # Energy for read commands per rank (pJ)
system.mem_ctrls1.rank1.writeEnergy        4277247120                       # Energy for write commands per rank (pJ)
system.mem_ctrls1.rank1.refreshEnergy    84532668480.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls1.rank1.actBackEnergy    439563291330                       # Energy for active background per rank (pJ)
system.mem_ctrls1.rank1.preBackEnergy     41051113920                       # Energy for precharge background per rank (pJ)
system.mem_ctrls1.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls1.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls1.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls1.rank1.totalEnergy      601006768950                       # Total energy per rank (pJ)
system.mem_ctrls1.rank1.averagePower       561.237121                       # Core power per rank (mW)
system.mem_ctrls1.rank1.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls1.rank1.memoryStateTime::IDLE 102928382124                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::REF  35758320000                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::ACT 932173985600                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls1.rank0.actEnergy          6590070060                       # Energy for activate commands per rank (pJ)
system.mem_ctrls1.rank0.preEnergy          3502697715                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls1.rank0.readEnergy        13439793360                       # Energy for read commands per rank (pJ)
system.mem_ctrls1.rank0.writeEnergy        2038624020                       # Energy for write commands per rank (pJ)
system.mem_ctrls1.rank0.refreshEnergy    84532668480.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls1.rank0.actBackEnergy    423948280980                       # Energy for active background per rank (pJ)
system.mem_ctrls1.rank0.preBackEnergy     54201302400                       # Energy for precharge background per rank (pJ)
system.mem_ctrls1.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls1.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls1.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls1.rank0.totalEnergy      588253437015                       # Total energy per rank (pJ)
system.mem_ctrls1.rank0.averagePower       549.327699                       # Core power per rank (mW)
system.mem_ctrls1.rank0.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls1.rank0.memoryStateTime::IDLE 137149895031                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::REF  35758320000                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::ACT 897952472693                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.switch_cpus.inst            1                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus.data      2936367                       # number of demand (read+write) hits
system.l2.demand_hits::total                  2936368                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus.inst            1                       # number of overall hits
system.l2.overall_hits::.switch_cpus.data      2936367                       # number of overall hits
system.l2.overall_hits::total                 2936368                       # number of overall hits
system.l2.demand_misses::.switch_cpus.inst           37                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.data      4561890                       # number of demand (read+write) misses
system.l2.demand_misses::total                4561927                       # number of demand (read+write) misses
system.l2.overall_misses::.switch_cpus.inst           37                       # number of overall misses
system.l2.overall_misses::.switch_cpus.data      4561890                       # number of overall misses
system.l2.overall_misses::total               4561927                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus.inst      3456513                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus.data 409478576421                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     409482032934                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus.inst      3456513                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus.data 409478576421                       # number of overall miss cycles
system.l2.overall_miss_latency::total    409482032934                       # number of overall miss cycles
system.l2.demand_accesses::.switch_cpus.inst           38                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.data      7498257                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              7498295                       # number of demand (read+write) accesses
system.l2.overall_accesses::.switch_cpus.inst           38                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.data      7498257                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             7498295                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.switch_cpus.inst     0.973684                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.data     0.608393                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.608395                       # miss rate for demand accesses
system.l2.overall_miss_rate::.switch_cpus.inst     0.973684                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.data     0.608393                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.608395                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus.inst 93419.270270                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus.data 89760.729965                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 89760.759638                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.inst 93419.270270                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.data 89760.729965                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 89760.759638                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks             1217844                       # number of writebacks
system.l2.writebacks::total                   1217844                       # number of writebacks
system.l2.demand_mshr_misses::.switch_cpus.inst           37                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus.data      4561890                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           4561927                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.inst           37                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.data      4561890                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          4561927                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus.inst      3140791                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus.data 370483977309                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 370487118100                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.inst      3140791                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.data 370483977309                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 370487118100                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus.inst     0.973684                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus.data     0.608393                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.608395                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.inst     0.973684                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.data     0.608393                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.608395                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.inst 84886.243243                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.data 81212.825673                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 81212.855467                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.inst 84886.243243                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.data 81212.825673                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 81212.855467                       # average overall mshr miss latency
system.l2.replacements                        4646506                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      1634769                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          1634769                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks      1634769                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      1634769                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks           38                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total               38                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks           38                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total           38                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks       359100                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total        359100                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.switch_cpus.data        24435                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 24435                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.switch_cpus.data        78671                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               78671                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus.data   7340413470                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    7340413470                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.switch_cpus.data       103106                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            103106                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.switch_cpus.data     0.763011                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.763011                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus.data 93305.201027                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 93305.201027                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.switch_cpus.data        78671                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          78671                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus.data   6667745053                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   6667745053                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus.data     0.763011                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.763011                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus.data 84754.802316                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 84754.802316                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.switch_cpus.inst            1                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                  1                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.switch_cpus.inst           37                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total               37                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.switch_cpus.inst      3456513                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total      3456513                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.switch_cpus.inst           38                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total             38                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.switch_cpus.inst     0.973684                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.973684                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus.inst 93419.270270                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 93419.270270                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.switch_cpus.inst           37                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total           37                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus.inst      3140791                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total      3140791                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus.inst     0.973684                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.973684                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus.inst 84886.243243                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 84886.243243                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.switch_cpus.data      2911932                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total           2911932                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.switch_cpus.data      4483219                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         4483219                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.switch_cpus.data 402138162951                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 402138162951                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.switch_cpus.data      7395151                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total       7395151                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.switch_cpus.data     0.606238                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.606238                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus.data 89698.532004                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 89698.532004                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.switch_cpus.data      4483219                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total      4483219                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus.data 363816232256                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 363816232256                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus.data     0.606238                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.606238                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus.data 81150.671483                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 81150.671483                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                          512                       # Cycle average of tags in use
system.l2.tags.total_refs                    14639776                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   4647018                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      3.150359                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks       9.600470                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data         0.047306                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.inst     0.002111                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.data   502.350113                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.018751                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.000092                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.inst     0.000004                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.data     0.981153                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total                   1                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024           512                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           49                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          326                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          127                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3           10                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                 244588794                       # Number of tag accesses
system.l2.tags.data_accesses                244588794                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       417                       # Clock period in ticks
system.cpu.numPwrStateTransitions                   2                       # Number of power state transitions
system.cpu.pwrStateResidencyTicks::ON    929139312276                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::OFF   1070860687724                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst   2000204364                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus.inst    209974597                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total       2210178961                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst   2000204364                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus.inst    209974597                       # number of overall hits
system.cpu.icache.overall_hits::total      2210178961                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          874                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::.switch_cpus.inst           54                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            928                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          874                       # number of overall misses
system.cpu.icache.overall_misses::.switch_cpus.inst           54                       # number of overall misses
system.cpu.icache.overall_misses::total           928                       # number of overall misses
system.cpu.icache.demand_miss_latency::.switch_cpus.inst      4700007                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total      4700007                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus.inst      4700007                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total      4700007                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst   2000205238                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus.inst    209974651                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total   2210179889                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst   2000205238                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst    209974651                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total   2210179889                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000000                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::.switch_cpus.inst     0.000000                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000000                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000000                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::.switch_cpus.inst     0.000000                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000000                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.switch_cpus.inst 87037.166667                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total  5064.662716                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus.inst 87037.166667                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total  5064.662716                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          215                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 3                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    71.666667                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          288                       # number of writebacks
system.cpu.icache.writebacks::total               288                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.switch_cpus.inst           16                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total           16                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.switch_cpus.inst           16                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total           16                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.switch_cpus.inst           38                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total           38                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus.inst           38                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total           38                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus.inst      3514059                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total      3514059                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus.inst      3514059                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total      3514059                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus.inst     0.000000                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000000                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus.inst     0.000000                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000000                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus.inst 92475.236842                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 92475.236842                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus.inst 92475.236842                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 92475.236842                       # average overall mshr miss latency
system.cpu.icache.replacements                    288                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst   2000204364                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus.inst    209974597                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total      2210178961                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          874                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::.switch_cpus.inst           54                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           928                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.switch_cpus.inst      4700007                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total      4700007                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst   2000205238                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst    209974651                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total   2210179889                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000000                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::.switch_cpus.inst     0.000000                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000000                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus.inst 87037.166667                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total  5064.662716                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.switch_cpus.inst           16                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total           16                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus.inst           38                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total           38                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus.inst      3514059                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total      3514059                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus.inst     0.000000                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000000                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus.inst 92475.236842                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 92475.236842                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           623.933967                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs          2210179873                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               912                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          2423442.843202                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   604.093808                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus.inst    19.840159                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.968099                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus.inst     0.031795                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999894                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          624                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          624                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses       86197016583                       # Number of tag accesses
system.cpu.icache.tags.data_accesses      86197016583                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data    633374888                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus.data    751571280                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total       1384946168                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data    633374888                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus.data    751571280                       # number of overall hits
system.cpu.dcache.overall_hits::total      1384946168                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data      6166984                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus.data     43152694                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total       49319678                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data      6166984                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus.data     43152694                       # number of overall misses
system.cpu.dcache.overall_misses::total      49319678                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.switch_cpus.data 2384976894533                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 2384976894533                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus.data 2384976894533                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 2384976894533                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data    639541872                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus.data    794723974                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total   1434265846                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data    639541872                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data    794723974                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total   1434265846                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.009643                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.054299                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.034387                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.009643                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.054299                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.034387                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data 55268.319854                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 48357.511469                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data 55268.319854                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 48357.511469                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs        60201                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets    123919475                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs              3259                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets         1267222                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    18.472231                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets    97.788292                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks      3193969                       # number of writebacks
system.cpu.dcache.writebacks::total           3193969                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.switch_cpus.data     35654516                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total     35654516                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.switch_cpus.data     35654516                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total     35654516                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data      7498178                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      7498178                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data      7498178                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      7498178                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data 445131192381                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 445131192381                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data 445131192381                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 445131192381                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.009435                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.005228                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.009435                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.005228                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data 59365.247448                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 59365.247448                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data 59365.247448                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 59365.247448                       # average overall mshr miss latency
system.cpu.dcache.replacements               13665058                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data    453489005                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::.switch_cpus.data    528849574                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total       982338579                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data      5828631                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus.data     43045006                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total      48873637                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data 2376808555653                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total 2376808555653                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data    459317636                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data    571894580                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total   1031212216                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.012690                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.075267                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.047394                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data 55216.824819                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 48631.710295                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.switch_cpus.data     35561568                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total     35561568                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data      7483438                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total      7483438                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data 444913158093                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total 444913158093                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.013085                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.007257                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data 59453.042585                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 59453.042585                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data    179885883                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::.switch_cpus.data    222721706                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total      402607589                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data       338353                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::.switch_cpus.data       107688                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       446041                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data   8168338880                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   8168338880                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data    180224236                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data    222829394                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total    403053630                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.001877                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.000483                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.001107                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data 75851.895104                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 18312.977686                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.switch_cpus.data        92948                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        92948                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data        14740                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        14740                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data    218034288                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    218034288                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.000066                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.000037                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data 14792.014111                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 14792.014111                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data     13495618                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::.switch_cpus.data     17054740                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total     30550358                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data           73                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::.switch_cpus.data          194                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total          267                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.switch_cpus.data     15410235                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total     15410235                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data     13495691                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::.switch_cpus.data     17054934                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total     30550625                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.000005                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::.switch_cpus.data     0.000011                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.000009                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.switch_cpus.data 79434.201031                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 57716.235955                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_hits::.switch_cpus.data          115                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total          115                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_misses::.switch_cpus.data           79                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total           79                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.switch_cpus.data      3040347                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total      3040347                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.switch_cpus.data     0.000005                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.000003                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.switch_cpus.data 38485.405063                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 38485.405063                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data     13495691                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::.switch_cpus.data     17054767                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total     30550458                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data     13495691                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::.switch_cpus.data     17054767                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total     30550458                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           255.999312                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs          1459712298                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs          13665314                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            106.818789                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle              1668                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   135.500784                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data   120.498528                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.529300                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus.data     0.470697                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999997                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           68                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          136                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2            9                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            5                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4           38                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses       47865407042                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses      47865407042                       # Number of data accesses

---------- End Simulation Statistics   ----------
