Release 14.2 - xst P.28xd (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.31 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.32 secs
 
--> Reading design: Display.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "Display.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "Display"
Output Format                      : NGC
Target Device                      : xc6slx16-3-csg324

---- Source Options
Top Module Name                    : Display
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "E:\Hnefatafl\EC551_Project\vga_controller.v" into library work
Parsing module <vga_controller_640_60>.
Analyzing Verilog file "E:\Hnefatafl\EC551_Project\clkdivide.v" into library work
Parsing module <dcm_all_v2>.
Analyzing Verilog file "E:\Hnefatafl\EC551_Project\vga_display.v" into library work
Parsing module <Display>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating module <Display>.

Elaborating module <dcm_all_v2>.

Elaborating module <BUFG>.

Elaborating module <DCM(CLK_FEEDBACK="1X",CLKDV_DIVIDE=5.0,CLKFX_DIVIDE=5,CLKFX_MULTIPLY=2,CLKIN_DIVIDE_BY_2="FALSE",CLKIN_PERIOD=10000.0,CLKOUT_PHASE_SHIFT="NONE",DESKEW_ADJUST="SYSTEM_SYNCHRONOUS",DFS_FREQUENCY_MODE="LOW",DLL_FREQUENCY_MODE="LOW",DUTY_CYCLE_CORRECTION="TRUE",FACTORY_JF=16'b1100000010000000,PHASE_SHIFT=0,STARTUP_WAIT="FALSE")>.
WARNING:HDLCompiler:1127 - "E:\Hnefatafl\EC551_Project\vga_display.v" Line 50: Assignment to CLKSYS ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "E:\Hnefatafl\EC551_Project\vga_display.v" Line 56: Assignment to clk_25Mhz ignored, since the identifier is never used

Elaborating module <vga_controller_640_60>.
WARNING:HDLCompiler:413 - "E:\Hnefatafl\EC551_Project\vga_controller.v" Line 64: Result of 2-bit expression is truncated to fit in 1-bit target.
WARNING:HDLCompiler:413 - "E:\Hnefatafl\EC551_Project\vga_controller.v" Line 71: Result of 2-bit expression is truncated to fit in 1-bit target.
WARNING:HDLCompiler:413 - "E:\Hnefatafl\EC551_Project\vga_display.v" Line 98: Result of 32-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "E:\Hnefatafl\EC551_Project\vga_display.v" Line 101: Result of 32-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "E:\Hnefatafl\EC551_Project\vga_display.v" Line 104: Result of 32-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "E:\Hnefatafl\EC551_Project\vga_display.v" Line 107: Result of 32-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "E:\Hnefatafl\EC551_Project\vga_display.v" Line 110: Result of 32-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "E:\Hnefatafl\EC551_Project\vga_display.v" Line 113: Result of 32-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "E:\Hnefatafl\EC551_Project\vga_display.v" Line 116: Result of 32-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "E:\Hnefatafl\EC551_Project\vga_display.v" Line 119: Result of 32-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "E:\Hnefatafl\EC551_Project\vga_display.v" Line 122: Result of 32-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "E:\Hnefatafl\EC551_Project\vga_display.v" Line 125: Result of 32-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "E:\Hnefatafl\EC551_Project\vga_display.v" Line 128: Result of 32-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "E:\Hnefatafl\EC551_Project\vga_display.v" Line 132: Result of 32-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "E:\Hnefatafl\EC551_Project\vga_display.v" Line 135: Result of 32-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "E:\Hnefatafl\EC551_Project\vga_display.v" Line 138: Result of 32-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "E:\Hnefatafl\EC551_Project\vga_display.v" Line 141: Result of 32-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "E:\Hnefatafl\EC551_Project\vga_display.v" Line 144: Result of 32-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "E:\Hnefatafl\EC551_Project\vga_display.v" Line 147: Result of 32-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "E:\Hnefatafl\EC551_Project\vga_display.v" Line 150: Result of 32-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "E:\Hnefatafl\EC551_Project\vga_display.v" Line 153: Result of 32-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "E:\Hnefatafl\EC551_Project\vga_display.v" Line 156: Result of 32-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "E:\Hnefatafl\EC551_Project\vga_display.v" Line 159: Result of 32-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "E:\Hnefatafl\EC551_Project\vga_display.v" Line 162: Result of 32-bit expression is truncated to fit in 4-bit target.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <Display>.
    Related source file is "E:\Hnefatafl\EC551_Project\vga_display.v".
        N = 2
        screen_width = 600
        square_width = 54
        screen_height = 600
        square_height = 54
        line_width = 2
        line_right = 1
        line_left = 53
        line_bottom = 1
        line_top = 53
        sprite_dim = 30
WARNING:Xst:647 - Input <readData> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "E:\Hnefatafl\EC551_Project\vga_display.v" line 50: Output port <CLKSYS> of the instance <test> is unconnected or connected to loadless signal.
    Found 3-bit register for signal <R>.
    Found 3-bit register for signal <G>.
    Found 2-bit register for signal <B>.
    Found 4-bit register for signal <read_x>.
    Found 4-bit register for signal <s_x>.
    Found 4-bit register for signal <read_y>.
    Found 4-bit register for signal <s_y>.
    Found 10-bit register for signal <address_out>.
    Found 10-bit adder for signal <n0319> created at line 165.
    Found 4-bit subtractor for signal <GND_1_o_GND_1_o_sub_37_OUT<3:0>> created at line 122.
    Found 4-bit subtractor for signal <GND_1_o_GND_1_o_sub_40_OUT<3:0>> created at line 125.
    Found 4-bit subtractor for signal <GND_1_o_GND_1_o_sub_43_OUT<3:0>> created at line 128.
    Found 4-bit subtractor for signal <GND_1_o_GND_1_o_sub_22_OUT<3:0>> created at line 107.
    Found 4-bit subtractor for signal <GND_1_o_GND_1_o_sub_25_OUT<3:0>> created at line 110.
    Found 4-bit subtractor for signal <GND_1_o_GND_1_o_sub_31_OUT<3:0>> created at line 116.
    Found 4-bit subtractor for signal <GND_1_o_GND_1_o_sub_34_OUT<3:0>> created at line 119.
    Found 4-bit subtractor for signal <GND_1_o_GND_1_o_sub_92_OUT<3:0>> created at line 156.
    Found 4-bit subtractor for signal <GND_1_o_GND_1_o_sub_95_OUT<3:0>> created at line 159.
    Found 4-bit subtractor for signal <GND_1_o_GND_1_o_sub_98_OUT<3:0>> created at line 162.
    Found 4-bit subtractor for signal <GND_1_o_GND_1_o_sub_77_OUT<3:0>> created at line 141.
    Found 4-bit subtractor for signal <GND_1_o_GND_1_o_sub_80_OUT<3:0>> created at line 144.
    Found 4-bit subtractor for signal <GND_1_o_GND_1_o_sub_86_OUT<3:0>> created at line 150.
    Found 4-bit subtractor for signal <GND_1_o_GND_1_o_sub_89_OUT<3:0>> created at line 153.
    Found 4x5-bit multiplier for signal <s_y[3]_PWR_1_o_MuLt_120_OUT> created at line 165.
    Found 12-bit comparator greater for signal <hcount[11]_GND_1_o_LessThan_4_o> created at line 86
    Found 6-bit comparator lessequal for signal <n0003> created at line 86
    Found 12-bit comparator greater for signal <vcount[11]_GND_1_o_LessThan_7_o> created at line 87
    Found 6-bit comparator lessequal for signal <n0009> created at line 87
    Found 12-bit comparator lessequal for signal <n0013> created at line 96
    Found 12-bit comparator lessequal for signal <n0015> created at line 96
    Found 12-bit comparator lessequal for signal <n0019> created at line 99
    Found 12-bit comparator lessequal for signal <n0021> created at line 99
    Found 12-bit comparator lessequal for signal <n0025> created at line 102
    Found 12-bit comparator lessequal for signal <n0027> created at line 102
    Found 12-bit comparator lessequal for signal <n0031> created at line 105
    Found 12-bit comparator lessequal for signal <n0033> created at line 105
    Found 12-bit comparator lessequal for signal <n0037> created at line 108
    Found 12-bit comparator lessequal for signal <n0039> created at line 108
    Found 12-bit comparator lessequal for signal <n0043> created at line 111
    Found 12-bit comparator lessequal for signal <n0045> created at line 111
    Found 12-bit comparator lessequal for signal <n0049> created at line 114
    Found 12-bit comparator lessequal for signal <n0051> created at line 114
    Found 12-bit comparator lessequal for signal <n0055> created at line 117
    Found 12-bit comparator lessequal for signal <n0057> created at line 117
    Found 12-bit comparator lessequal for signal <n0061> created at line 120
    Found 12-bit comparator lessequal for signal <n0063> created at line 120
    Found 12-bit comparator lessequal for signal <n0067> created at line 123
    Found 12-bit comparator lessequal for signal <n0069> created at line 123
    Found 12-bit comparator lessequal for signal <n0073> created at line 126
    Found 12-bit comparator lessequal for signal <n0075> created at line 126
    Found 12-bit comparator lessequal for signal <n0101> created at line 130
    Found 12-bit comparator lessequal for signal <n0103> created at line 130
    Found 12-bit comparator lessequal for signal <n0107> created at line 133
    Found 12-bit comparator lessequal for signal <n0109> created at line 133
    Found 12-bit comparator lessequal for signal <n0113> created at line 136
    Found 12-bit comparator lessequal for signal <n0115> created at line 136
    Found 12-bit comparator lessequal for signal <n0119> created at line 139
    Found 12-bit comparator lessequal for signal <n0121> created at line 139
    Found 12-bit comparator lessequal for signal <n0125> created at line 142
    Found 12-bit comparator lessequal for signal <n0127> created at line 142
    Found 12-bit comparator lessequal for signal <n0131> created at line 145
    Found 12-bit comparator lessequal for signal <n0133> created at line 145
    Found 12-bit comparator lessequal for signal <n0137> created at line 148
    Found 12-bit comparator lessequal for signal <n0139> created at line 148
    Found 12-bit comparator lessequal for signal <n0143> created at line 151
    Found 12-bit comparator lessequal for signal <n0145> created at line 151
    Found 12-bit comparator lessequal for signal <n0149> created at line 154
    Found 12-bit comparator lessequal for signal <n0151> created at line 154
    Found 12-bit comparator lessequal for signal <n0155> created at line 157
    Found 12-bit comparator lessequal for signal <n0157> created at line 157
    Found 12-bit comparator lessequal for signal <n0161> created at line 160
    Found 12-bit comparator lessequal for signal <n0163> created at line 160
    Summary:
	inferred   1 Multiplier(s).
	inferred  15 Adder/Subtractor(s).
	inferred  34 D-type flip-flop(s).
	inferred  48 Comparator(s).
	inferred  34 Multiplexer(s).
Unit <Display> synthesized.

Synthesizing Unit <dcm_all_v2>.
    Related source file is "E:\Hnefatafl\EC551_Project\clkdivide.v".
        DCM_DIVIDE = 5
        DCM_MULTIPLY = 2
    Summary:
	no macro.
Unit <dcm_all_v2> synthesized.

Synthesizing Unit <vga_controller_640_60>.
    Related source file is "E:\Hnefatafl\EC551_Project\vga_controller.v".
        HMAX = 1056
        VMAX = 628
        HLINES = 800
        HFP = 840
        HSP = 965
        VLINES = 600
        VFP = 601
        VSP = 605
        SPP = 1
    Found 12-bit register for signal <hcounter>.
    Found 12-bit register for signal <vcounter>.
    Found 1-bit register for signal <HS>.
    Found 1-bit register for signal <VS>.
    Found 1-bit register for signal <blank>.
    Found 12-bit adder for signal <hcounter[11]_GND_5_o_add_4_OUT> created at line 48.
    Found 12-bit adder for signal <vcounter[11]_GND_5_o_add_12_OUT> created at line 56.
    Found 12-bit comparator lessequal for signal <n0014> created at line 63
    Found 12-bit comparator greater for signal <hcounter[11]_GND_5_o_LessThan_20_o> created at line 63
    Found 12-bit comparator lessequal for signal <n0019> created at line 70
    Found 12-bit comparator greater for signal <vcounter[11]_GND_5_o_LessThan_23_o> created at line 70
    Found 12-bit comparator greater for signal <hcounter[11]_GND_5_o_LessThan_24_o> created at line 75
    Found 12-bit comparator greater for signal <vcounter[11]_GND_5_o_LessThan_25_o> created at line 75
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred  27 D-type flip-flop(s).
	inferred   6 Comparator(s).
Unit <vga_controller_640_60> synthesized.

Synthesizing Unit <mod_12u_6u>.
    Related source file is "".
    Found 18-bit adder for signal <n0463> created at line 0.
    Found 18-bit adder for signal <GND_6_o_b[5]_add_1_OUT> created at line 0.
    Found 17-bit adder for signal <n0467> created at line 0.
    Found 17-bit adder for signal <GND_6_o_b[5]_add_3_OUT> created at line 0.
    Found 16-bit adder for signal <n0471> created at line 0.
    Found 16-bit adder for signal <GND_6_o_b[5]_add_5_OUT> created at line 0.
    Found 15-bit adder for signal <n0475> created at line 0.
    Found 15-bit adder for signal <GND_6_o_b[5]_add_7_OUT> created at line 0.
    Found 14-bit adder for signal <n0479> created at line 0.
    Found 14-bit adder for signal <GND_6_o_b[5]_add_9_OUT> created at line 0.
    Found 13-bit adder for signal <n0483> created at line 0.
    Found 13-bit adder for signal <GND_6_o_b[5]_add_11_OUT> created at line 0.
    Found 12-bit adder for signal <n0487> created at line 0.
    Found 12-bit adder for signal <a[11]_b[5]_add_13_OUT> created at line 0.
    Found 12-bit adder for signal <n0491> created at line 0.
    Found 12-bit adder for signal <a[11]_GND_6_o_add_15_OUT> created at line 0.
    Found 12-bit adder for signal <n0495> created at line 0.
    Found 12-bit adder for signal <a[11]_GND_6_o_add_17_OUT> created at line 0.
    Found 12-bit adder for signal <n0499> created at line 0.
    Found 12-bit adder for signal <a[11]_GND_6_o_add_19_OUT> created at line 0.
    Found 12-bit adder for signal <n0503> created at line 0.
    Found 12-bit adder for signal <a[11]_GND_6_o_add_21_OUT> created at line 0.
    Found 12-bit adder for signal <n0507> created at line 0.
    Found 12-bit adder for signal <a[11]_GND_6_o_add_23_OUT> created at line 0.
    Found 12-bit adder for signal <n0511> created at line 0.
    Found 12-bit adder for signal <a[11]_GND_6_o_add_25_OUT> created at line 0.
    Found 18-bit comparator lessequal for signal <BUS_0001> created at line 0
    Found 17-bit comparator lessequal for signal <BUS_0002> created at line 0
    Found 16-bit comparator lessequal for signal <BUS_0003> created at line 0
    Found 15-bit comparator lessequal for signal <BUS_0004> created at line 0
    Found 14-bit comparator lessequal for signal <BUS_0005> created at line 0
    Found 13-bit comparator lessequal for signal <BUS_0006> created at line 0
    Found 12-bit comparator lessequal for signal <BUS_0007> created at line 0
    Found 12-bit comparator lessequal for signal <BUS_0008> created at line 0
    Found 12-bit comparator lessequal for signal <BUS_0009> created at line 0
    Found 12-bit comparator lessequal for signal <BUS_0010> created at line 0
    Found 12-bit comparator lessequal for signal <BUS_0011> created at line 0
    Found 12-bit comparator lessequal for signal <BUS_0012> created at line 0
    Found 12-bit comparator lessequal for signal <BUS_0013> created at line 0
    Summary:
	inferred  26 Adder/Subtractor(s).
	inferred  13 Comparator(s).
	inferred 145 Multiplexer(s).
Unit <mod_12u_6u> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Multipliers                                          : 1
 5x4-bit multiplier                                    : 1
# Adders/Subtractors                                   : 69
 10-bit adder                                          : 1
 12-bit adder                                          : 30
 13-bit adder                                          : 4
 14-bit adder                                          : 4
 15-bit adder                                          : 4
 16-bit adder                                          : 4
 17-bit adder                                          : 4
 18-bit adder                                          : 4
 4-bit subtractor                                      : 14
# Registers                                            : 13
 1-bit register                                        : 3
 10-bit register                                       : 1
 12-bit register                                       : 2
 2-bit register                                        : 1
 3-bit register                                        : 2
 4-bit register                                        : 4
# Comparators                                          : 80
 12-bit comparator greater                             : 6
 12-bit comparator lessequal                           : 60
 13-bit comparator lessequal                           : 2
 14-bit comparator lessequal                           : 2
 15-bit comparator lessequal                           : 2
 16-bit comparator lessequal                           : 2
 17-bit comparator lessequal                           : 2
 18-bit comparator lessequal                           : 2
 6-bit comparator lessequal                            : 2
# Multiplexers                                         : 324
 1-bit 2-to-1 multiplexer                              : 288
 4-bit 2-to-1 multiplexer                              : 34
 6-bit 2-to-1 multiplexer                              : 2

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


Synthesizing (advanced) Unit <Display>.
	Multiplier <Mmult_s_y[3]_PWR_1_o_MuLt_120_OUT> in block <Display> and adder/subtractor <Madd_n0319> in block <Display> are combined into a MAC<Maddsub_s_y[3]_PWR_1_o_MuLt_120_OUT>.
	The following registers are also absorbed by the MAC: <address_out> in block <Display>, <s_x> in block <Display>.
Unit <Display> synthesized (advanced).

Synthesizing (advanced) Unit <vga_controller_640_60>.
The following registers are absorbed into counter <hcounter>: 1 register on signal <hcounter>.
The following registers are absorbed into counter <vcounter>: 1 register on signal <vcounter>.
Unit <vga_controller_640_60> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# MACs                                                 : 1
 5x4-to-10-bit MAC                                     : 1
# Adders/Subtractors                                   : 40
 12-bit adder carry in                                 : 24
 4-bit subtractor                                      : 14
 6-bit adder carry in                                  : 2
# Counters                                             : 2
 12-bit up counter                                     : 2
# Registers                                            : 23
 Flip-Flops                                            : 23
# Comparators                                          : 80
 12-bit comparator greater                             : 6
 12-bit comparator lessequal                           : 60
 13-bit comparator lessequal                           : 2
 14-bit comparator lessequal                           : 2
 15-bit comparator lessequal                           : 2
 16-bit comparator lessequal                           : 2
 17-bit comparator lessequal                           : 2
 18-bit comparator lessequal                           : 2
 6-bit comparator lessequal                            : 2
# Multiplexers                                         : 324
 1-bit 2-to-1 multiplexer                              : 288
 4-bit 2-to-1 multiplexer                              : 34
 6-bit 2-to-1 multiplexer                              : 2

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1710 - FF/Latch <Maddsub_s_y[3]_PWR_1_o_MuLt_120_OUT1_0> (without init value) has a constant value of 0 in block <Display>. This FF/Latch will be trimmed during the optimization process.
INFO:Xst:1901 - Instance test/DCM_inst in unit Display of type DCM has been replaced by DCM_SP

Optimizing unit <Display> ...

Optimizing unit <vga_controller_640_60> ...

Optimizing unit <mod_12u_6u> ...
