// Seed: 1954394657
module module_0 (
    output wand id_0,
    input tri1 id_1,
    input tri1 id_2,
    output uwire id_3,
    input supply1 id_4,
    input uwire id_5,
    input tri id_6,
    input wand id_7
);
  assign id_3 = -1 > 1'b0;
  assign module_1._id_2 = 0;
endmodule
module module_1 #(
    parameter id_2 = 32'd26
) (
    output supply0 id_0,
    input wire id_1,
    input tri0 _id_2,
    input wire id_3
);
  wire [-1 : -1  ==  id_2] id_5;
  wire id_6, id_7;
  module_0 modCall_1 (
      id_0,
      id_3,
      id_3,
      id_0,
      id_3,
      id_3,
      id_1,
      id_3
  );
  final begin : LABEL_0
    $clog2(66);
    ;
  end
  wire id_8;
endmodule
