#Timing report of worst 100 path(s)
# Unit scale: 1e-09 seconds
# Output precision: 3

#Path 1
Startpoint: matrix_multiplication^reset_1.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : lo19407.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                  Incr      Path
-------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                           0.000     0.000
clock source latency                                                  0.000     0.000
input external delay                                                  0.000     0.000
matrix_multiplication^reset_1.inpad[0] (.input)                       0.000     0.000
n129037.in[0] (.names)                                                5.765     5.765
n129037.out[0] (.names)                                               0.235     6.000
n129152.in[5] (.names)                                                1.486     7.487
n129152.out[0] (.names)                                               0.261     7.748
n129142.in[3] (.names)                                                0.100     7.848
n129142.out[0] (.names)                                               0.235     8.083
li19407.in[3] (.names)                                                0.480     8.563
li19407.out[0] (.names)                                               0.235     8.798
lo19407.D[0] (.latch)                                                 0.000     8.798
data arrival time                                                               8.798

clock matrix_multiplication^clk (rise edge)                           0.000     0.000
clock source latency                                                  0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                           0.000     0.000
lo19407.clk[0] (.latch)                                               0.042     0.042
clock uncertainty                                                     0.000     0.042
cell setup time                                                      -0.066    -0.024
data required time                                                             -0.024
-------------------------------------------------------------------------------------
data required time                                                             -0.024
data arrival time                                                              -8.798
-------------------------------------------------------------------------------------
slack (VIOLATED)                                                               -8.821


#Path 2
Startpoint: matrix_multiplication^reset_1.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : lo19391.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                  Incr      Path
-------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                           0.000     0.000
clock source latency                                                  0.000     0.000
input external delay                                                  0.000     0.000
matrix_multiplication^reset_1.inpad[0] (.input)                       0.000     0.000
n129037.in[0] (.names)                                                5.765     5.765
n129037.out[0] (.names)                                               0.235     6.000
n129152.in[5] (.names)                                                1.486     7.487
n129152.out[0] (.names)                                               0.261     7.748
n129142.in[3] (.names)                                                0.100     7.848
n129142.out[0] (.names)                                               0.235     8.083
li19391.in[3] (.names)                                                0.480     8.563
li19391.out[0] (.names)                                               0.235     8.798
lo19391.D[0] (.latch)                                                 0.000     8.798
data arrival time                                                               8.798

clock matrix_multiplication^clk (rise edge)                           0.000     0.000
clock source latency                                                  0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                           0.000     0.000
lo19391.clk[0] (.latch)                                               0.042     0.042
clock uncertainty                                                     0.000     0.042
cell setup time                                                      -0.066    -0.024
data required time                                                             -0.024
-------------------------------------------------------------------------------------
data required time                                                             -0.024
data arrival time                                                              -8.798
-------------------------------------------------------------------------------------
slack (VIOLATED)                                                               -8.821


#Path 3
Startpoint: matrix_multiplication^reset_1.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : lo19395.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                  Incr      Path
-------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                           0.000     0.000
clock source latency                                                  0.000     0.000
input external delay                                                  0.000     0.000
matrix_multiplication^reset_1.inpad[0] (.input)                       0.000     0.000
n129037.in[0] (.names)                                                5.765     5.765
n129037.out[0] (.names)                                               0.235     6.000
n129152.in[5] (.names)                                                1.486     7.487
n129152.out[0] (.names)                                               0.261     7.748
n129142.in[3] (.names)                                                0.100     7.848
n129142.out[0] (.names)                                               0.235     8.083
li19395.in[3] (.names)                                                0.334     8.416
li19395.out[0] (.names)                                               0.235     8.651
lo19395.D[0] (.latch)                                                 0.000     8.651
data arrival time                                                               8.651

clock matrix_multiplication^clk (rise edge)                           0.000     0.000
clock source latency                                                  0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                           0.000     0.000
lo19395.clk[0] (.latch)                                               0.042     0.042
clock uncertainty                                                     0.000     0.042
cell setup time                                                      -0.066    -0.024
data required time                                                             -0.024
-------------------------------------------------------------------------------------
data required time                                                             -0.024
data arrival time                                                              -8.651
-------------------------------------------------------------------------------------
slack (VIOLATED)                                                               -8.675


#Path 4
Startpoint: matrix_multiplication^reset_1.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : lo19392.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                  Incr      Path
-------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                           0.000     0.000
clock source latency                                                  0.000     0.000
input external delay                                                  0.000     0.000
matrix_multiplication^reset_1.inpad[0] (.input)                       0.000     0.000
n129037.in[0] (.names)                                                5.765     5.765
n129037.out[0] (.names)                                               0.235     6.000
n129152.in[5] (.names)                                                1.486     7.487
n129152.out[0] (.names)                                               0.261     7.748
n129142.in[3] (.names)                                                0.100     7.848
n129142.out[0] (.names)                                               0.235     8.083
li19392.in[3] (.names)                                                0.334     8.416
li19392.out[0] (.names)                                               0.235     8.651
lo19392.D[0] (.latch)                                                 0.000     8.651
data arrival time                                                               8.651

clock matrix_multiplication^clk (rise edge)                           0.000     0.000
clock source latency                                                  0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                           0.000     0.000
lo19392.clk[0] (.latch)                                               0.042     0.042
clock uncertainty                                                     0.000     0.042
cell setup time                                                      -0.066    -0.024
data required time                                                             -0.024
-------------------------------------------------------------------------------------
data required time                                                             -0.024
data arrival time                                                              -8.651
-------------------------------------------------------------------------------------
slack (VIOLATED)                                                               -8.675


#Path 5
Startpoint: matrix_multiplication^reset_1.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : lo19398.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                  Incr      Path
-------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                           0.000     0.000
clock source latency                                                  0.000     0.000
input external delay                                                  0.000     0.000
matrix_multiplication^reset_1.inpad[0] (.input)                       0.000     0.000
n129037.in[0] (.names)                                                5.765     5.765
n129037.out[0] (.names)                                               0.235     6.000
n129152.in[5] (.names)                                                1.486     7.487
n129152.out[0] (.names)                                               0.261     7.748
n129142.in[3] (.names)                                                0.100     7.848
n129142.out[0] (.names)                                               0.235     8.083
li19398.in[3] (.names)                                                0.334     8.416
li19398.out[0] (.names)                                               0.235     8.651
lo19398.D[0] (.latch)                                                 0.000     8.651
data arrival time                                                               8.651

clock matrix_multiplication^clk (rise edge)                           0.000     0.000
clock source latency                                                  0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                           0.000     0.000
lo19398.clk[0] (.latch)                                               0.042     0.042
clock uncertainty                                                     0.000     0.042
cell setup time                                                      -0.066    -0.024
data required time                                                             -0.024
-------------------------------------------------------------------------------------
data required time                                                             -0.024
data arrival time                                                              -8.651
-------------------------------------------------------------------------------------
slack (VIOLATED)                                                               -8.675


#Path 6
Startpoint: matrix_multiplication^reset_1.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : lo19401.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                  Incr      Path
-------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                           0.000     0.000
clock source latency                                                  0.000     0.000
input external delay                                                  0.000     0.000
matrix_multiplication^reset_1.inpad[0] (.input)                       0.000     0.000
n129037.in[0] (.names)                                                5.765     5.765
n129037.out[0] (.names)                                               0.235     6.000
n129152.in[5] (.names)                                                1.486     7.487
n129152.out[0] (.names)                                               0.261     7.748
n129142.in[3] (.names)                                                0.100     7.848
n129142.out[0] (.names)                                               0.235     8.083
li19401.in[3] (.names)                                                0.334     8.416
li19401.out[0] (.names)                                               0.235     8.651
lo19401.D[0] (.latch)                                                 0.000     8.651
data arrival time                                                               8.651

clock matrix_multiplication^clk (rise edge)                           0.000     0.000
clock source latency                                                  0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                           0.000     0.000
lo19401.clk[0] (.latch)                                               0.042     0.042
clock uncertainty                                                     0.000     0.042
cell setup time                                                      -0.066    -0.024
data required time                                                             -0.024
-------------------------------------------------------------------------------------
data required time                                                             -0.024
data arrival time                                                              -8.651
-------------------------------------------------------------------------------------
slack (VIOLATED)                                                               -8.675


#Path 7
Startpoint: matrix_multiplication^reset_1.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^a2_data_delayed_1~2_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                                Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                                         0.000     0.000
clock source latency                                                                                                                                                                0.000     0.000
input external delay                                                                                                                                                                0.000     0.000
matrix_multiplication^reset_1.inpad[0] (.input)                                                                                                                                     0.000     0.000
n129037.in[0] (.names)                                                                                                                                                              5.765     5.765
n129037.out[0] (.names)                                                                                                                                                             0.235     6.000
n129041.in[5] (.names)                                                                                                                                                              0.620     6.620
n129041.out[0] (.names)                                                                                                                                                             0.261     6.881
n118423.in[0] (.names)                                                                                                                                                              1.341     8.223
n118423.out[0] (.names)                                                                                                                                                             0.235     8.458
matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^a2_data_delayed_1~2_FF_NODE.D[0] (.latch)                         0.000     8.458
data arrival time                                                                                                                                                                             8.458

clock matrix_multiplication^clk (rise edge)                                                                                                                                         0.000     0.000
clock source latency                                                                                                                                                                0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                         0.000     0.000
matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^a2_data_delayed_1~2_FF_NODE.clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                                                                                                                   0.000     0.042
cell setup time                                                                                                                                                                    -0.066    -0.024
data required time                                                                                                                                                                           -0.024
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                           -0.024
data arrival time                                                                                                                                                                            -8.458
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                             -8.481


#Path 8
Startpoint: matrix_multiplication^reset_1.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : lo19404.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                  Incr      Path
-------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                           0.000     0.000
clock source latency                                                  0.000     0.000
input external delay                                                  0.000     0.000
matrix_multiplication^reset_1.inpad[0] (.input)                       0.000     0.000
n129037.in[0] (.names)                                                5.765     5.765
n129037.out[0] (.names)                                               0.235     6.000
n129152.in[5] (.names)                                                1.486     7.487
n129152.out[0] (.names)                                               0.261     7.748
n129142.in[3] (.names)                                                0.100     7.848
n129142.out[0] (.names)                                               0.235     8.083
li19404.in[3] (.names)                                                0.100     8.183
li19404.out[0] (.names)                                               0.235     8.418
lo19404.D[0] (.latch)                                                 0.000     8.418
data arrival time                                                               8.418

clock matrix_multiplication^clk (rise edge)                           0.000     0.000
clock source latency                                                  0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                           0.000     0.000
lo19404.clk[0] (.latch)                                               0.042     0.042
clock uncertainty                                                     0.000     0.042
cell setup time                                                      -0.066    -0.024
data required time                                                             -0.024
-------------------------------------------------------------------------------------
data required time                                                             -0.024
data arrival time                                                              -8.418
-------------------------------------------------------------------------------------
slack (VIOLATED)                                                               -8.441


#Path 9
Startpoint: matrix_multiplication^reset_1.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^a2_data_delayed_2~14_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                                 Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                                          0.000     0.000
clock source latency                                                                                                                                                                 0.000     0.000
input external delay                                                                                                                                                                 0.000     0.000
matrix_multiplication^reset_1.inpad[0] (.input)                                                                                                                                      0.000     0.000
n129037.in[0] (.names)                                                                                                                                                               5.765     5.765
n129037.out[0] (.names)                                                                                                                                                              0.235     6.000
n129041.in[5] (.names)                                                                                                                                                               0.620     6.620
n129041.out[0] (.names)                                                                                                                                                              0.261     6.881
n118408.in[0] (.names)                                                                                                                                                               1.196     8.077
n118408.out[0] (.names)                                                                                                                                                              0.235     8.312
matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^a2_data_delayed_2~14_FF_NODE.D[0] (.latch)                         0.000     8.312
data arrival time                                                                                                                                                                              8.312

clock matrix_multiplication^clk (rise edge)                                                                                                                                          0.000     0.000
clock source latency                                                                                                                                                                 0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                          0.000     0.000
matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^a2_data_delayed_2~14_FF_NODE.clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                                                                                                                    0.000     0.042
cell setup time                                                                                                                                                                     -0.066    -0.024
data required time                                                                                                                                                                            -0.024
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                            -0.024
data arrival time                                                                                                                                                                             -8.312
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                              -8.336


#Path 10
Startpoint: matrix_multiplication^reset_1.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^a2_data_delayed_1~14_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                                 Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                                          0.000     0.000
clock source latency                                                                                                                                                                 0.000     0.000
input external delay                                                                                                                                                                 0.000     0.000
matrix_multiplication^reset_1.inpad[0] (.input)                                                                                                                                      0.000     0.000
n129037.in[0] (.names)                                                                                                                                                               5.765     5.765
n129037.out[0] (.names)                                                                                                                                                              0.235     6.000
n129041.in[5] (.names)                                                                                                                                                               0.620     6.620
n129041.out[0] (.names)                                                                                                                                                              0.261     6.881
n118403.in[0] (.names)                                                                                                                                                               1.196     8.077
n118403.out[0] (.names)                                                                                                                                                              0.235     8.312
matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^a2_data_delayed_1~14_FF_NODE.D[0] (.latch)                         0.000     8.312
data arrival time                                                                                                                                                                              8.312

clock matrix_multiplication^clk (rise edge)                                                                                                                                          0.000     0.000
clock source latency                                                                                                                                                                 0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                          0.000     0.000
matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^a2_data_delayed_1~14_FF_NODE.clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                                                                                                                    0.000     0.042
cell setup time                                                                                                                                                                     -0.066    -0.024
data required time                                                                                                                                                                            -0.024
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                            -0.024
data arrival time                                                                                                                                                                             -8.312
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                              -8.336


#Path 11
Startpoint: matrix_multiplication^reset_1.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^a2_data_delayed_2~6_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                                Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                                         0.000     0.000
clock source latency                                                                                                                                                                0.000     0.000
input external delay                                                                                                                                                                0.000     0.000
matrix_multiplication^reset_1.inpad[0] (.input)                                                                                                                                     0.000     0.000
n129037.in[0] (.names)                                                                                                                                                              5.765     5.765
n129037.out[0] (.names)                                                                                                                                                             0.235     6.000
n129041.in[5] (.names)                                                                                                                                                              0.620     6.620
n129041.out[0] (.names)                                                                                                                                                             0.261     6.881
n118468.in[0] (.names)                                                                                                                                                              1.196     8.077
n118468.out[0] (.names)                                                                                                                                                             0.235     8.312
matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^a2_data_delayed_2~6_FF_NODE.D[0] (.latch)                         0.000     8.312
data arrival time                                                                                                                                                                             8.312

clock matrix_multiplication^clk (rise edge)                                                                                                                                         0.000     0.000
clock source latency                                                                                                                                                                0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                         0.000     0.000
matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^a2_data_delayed_2~6_FF_NODE.clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                                                                                                                   0.000     0.042
cell setup time                                                                                                                                                                    -0.066    -0.024
data required time                                                                                                                                                                           -0.024
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                           -0.024
data arrival time                                                                                                                                                                            -8.312
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                             -8.336


#Path 12
Startpoint: matrix_multiplication^reset_1.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^a2_data_delayed_1~6_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                                Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                                         0.000     0.000
clock source latency                                                                                                                                                                0.000     0.000
input external delay                                                                                                                                                                0.000     0.000
matrix_multiplication^reset_1.inpad[0] (.input)                                                                                                                                     0.000     0.000
n129037.in[0] (.names)                                                                                                                                                              5.765     5.765
n129037.out[0] (.names)                                                                                                                                                             0.235     6.000
n129041.in[5] (.names)                                                                                                                                                              0.620     6.620
n129041.out[0] (.names)                                                                                                                                                             0.261     6.881
n118463.in[0] (.names)                                                                                                                                                              1.196     8.077
n118463.out[0] (.names)                                                                                                                                                             0.235     8.312
matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^a2_data_delayed_1~6_FF_NODE.D[0] (.latch)                         0.000     8.312
data arrival time                                                                                                                                                                             8.312

clock matrix_multiplication^clk (rise edge)                                                                                                                                         0.000     0.000
clock source latency                                                                                                                                                                0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                         0.000     0.000
matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^a2_data_delayed_1~6_FF_NODE.clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                                                                                                                   0.000     0.042
cell setup time                                                                                                                                                                    -0.066    -0.024
data required time                                                                                                                                                                           -0.024
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                           -0.024
data arrival time                                                                                                                                                                            -8.312
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                             -8.336


#Path 13
Startpoint: matrix_multiplication^reset_1.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^a2_data_delayed_2~12_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                                 Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                                          0.000     0.000
clock source latency                                                                                                                                                                 0.000     0.000
input external delay                                                                                                                                                                 0.000     0.000
matrix_multiplication^reset_1.inpad[0] (.input)                                                                                                                                      0.000     0.000
n129037.in[0] (.names)                                                                                                                                                               5.765     5.765
n129037.out[0] (.names)                                                                                                                                                              0.235     6.000
n129041.in[5] (.names)                                                                                                                                                               0.620     6.620
n129041.out[0] (.names)                                                                                                                                                              0.261     6.881
n118388.in[0] (.names)                                                                                                                                                               1.196     8.077
n118388.out[0] (.names)                                                                                                                                                              0.235     8.312
matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^a2_data_delayed_2~12_FF_NODE.D[0] (.latch)                         0.000     8.312
data arrival time                                                                                                                                                                              8.312

clock matrix_multiplication^clk (rise edge)                                                                                                                                          0.000     0.000
clock source latency                                                                                                                                                                 0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                          0.000     0.000
matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^a2_data_delayed_2~12_FF_NODE.clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                                                                                                                    0.000     0.042
cell setup time                                                                                                                                                                     -0.066    -0.024
data required time                                                                                                                                                                            -0.024
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                            -0.024
data arrival time                                                                                                                                                                             -8.312
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                              -8.336


#Path 14
Startpoint: matrix_multiplication^reset_1.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^a2_data_delayed_1~12_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                                 Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                                          0.000     0.000
clock source latency                                                                                                                                                                 0.000     0.000
input external delay                                                                                                                                                                 0.000     0.000
matrix_multiplication^reset_1.inpad[0] (.input)                                                                                                                                      0.000     0.000
n129037.in[0] (.names)                                                                                                                                                               5.765     5.765
n129037.out[0] (.names)                                                                                                                                                              0.235     6.000
n129041.in[5] (.names)                                                                                                                                                               0.620     6.620
n129041.out[0] (.names)                                                                                                                                                              0.261     6.881
n118383.in[0] (.names)                                                                                                                                                               1.196     8.077
n118383.out[0] (.names)                                                                                                                                                              0.235     8.312
matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^a2_data_delayed_1~12_FF_NODE.D[0] (.latch)                         0.000     8.312
data arrival time                                                                                                                                                                              8.312

clock matrix_multiplication^clk (rise edge)                                                                                                                                          0.000     0.000
clock source latency                                                                                                                                                                 0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                          0.000     0.000
matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^a2_data_delayed_1~12_FF_NODE.clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                                                                                                                    0.000     0.042
cell setup time                                                                                                                                                                     -0.066    -0.024
data required time                                                                                                                                                                            -0.024
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                            -0.024
data arrival time                                                                                                                                                                             -8.312
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                              -8.336


#Path 15
Startpoint: matrix_multiplication^reset_1.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^a2_data_delayed_1~7_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                                Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                                         0.000     0.000
clock source latency                                                                                                                                                                0.000     0.000
input external delay                                                                                                                                                                0.000     0.000
matrix_multiplication^reset_1.inpad[0] (.input)                                                                                                                                     0.000     0.000
n129037.in[0] (.names)                                                                                                                                                              5.765     5.765
n129037.out[0] (.names)                                                                                                                                                             0.235     6.000
n129041.in[5] (.names)                                                                                                                                                              0.620     6.620
n129041.out[0] (.names)                                                                                                                                                             0.261     6.881
n118473.in[0] (.names)                                                                                                                                                              1.196     8.077
n118473.out[0] (.names)                                                                                                                                                             0.235     8.312
matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^a2_data_delayed_1~7_FF_NODE.D[0] (.latch)                         0.000     8.312
data arrival time                                                                                                                                                                             8.312

clock matrix_multiplication^clk (rise edge)                                                                                                                                         0.000     0.000
clock source latency                                                                                                                                                                0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                         0.000     0.000
matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^a2_data_delayed_1~7_FF_NODE.clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                                                                                                                   0.000     0.042
cell setup time                                                                                                                                                                    -0.066    -0.024
data required time                                                                                                                                                                           -0.024
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                           -0.024
data arrival time                                                                                                                                                                            -8.312
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                             -8.336


#Path 16
Startpoint: matrix_multiplication^reset_1.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^a2_data_delayed_1~1_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                                Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                                         0.000     0.000
clock source latency                                                                                                                                                                0.000     0.000
input external delay                                                                                                                                                                0.000     0.000
matrix_multiplication^reset_1.inpad[0] (.input)                                                                                                                                     0.000     0.000
n129037.in[0] (.names)                                                                                                                                                              5.765     5.765
n129037.out[0] (.names)                                                                                                                                                             0.235     6.000
n129041.in[5] (.names)                                                                                                                                                              0.620     6.620
n129041.out[0] (.names)                                                                                                                                                             0.261     6.881
n118353.in[0] (.names)                                                                                                                                                              1.196     8.077
n118353.out[0] (.names)                                                                                                                                                             0.235     8.312
matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^a2_data_delayed_1~1_FF_NODE.D[0] (.latch)                         0.000     8.312
data arrival time                                                                                                                                                                             8.312

clock matrix_multiplication^clk (rise edge)                                                                                                                                         0.000     0.000
clock source latency                                                                                                                                                                0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                         0.000     0.000
matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^a2_data_delayed_1~1_FF_NODE.clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                                                                                                                   0.000     0.042
cell setup time                                                                                                                                                                    -0.066    -0.024
data required time                                                                                                                                                                           -0.024
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                           -0.024
data arrival time                                                                                                                                                                            -8.312
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                             -8.336


#Path 17
Startpoint: matrix_multiplication^reset_1.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^a2_data_delayed_2~1_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                                Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                                         0.000     0.000
clock source latency                                                                                                                                                                0.000     0.000
input external delay                                                                                                                                                                0.000     0.000
matrix_multiplication^reset_1.inpad[0] (.input)                                                                                                                                     0.000     0.000
n129037.in[0] (.names)                                                                                                                                                              5.765     5.765
n129037.out[0] (.names)                                                                                                                                                             0.235     6.000
n129041.in[5] (.names)                                                                                                                                                              0.620     6.620
n129041.out[0] (.names)                                                                                                                                                             0.261     6.881
n118358.in[0] (.names)                                                                                                                                                              1.196     8.077
n118358.out[0] (.names)                                                                                                                                                             0.235     8.312
matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^a2_data_delayed_2~1_FF_NODE.D[0] (.latch)                         0.000     8.312
data arrival time                                                                                                                                                                             8.312

clock matrix_multiplication^clk (rise edge)                                                                                                                                         0.000     0.000
clock source latency                                                                                                                                                                0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                         0.000     0.000
matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^a2_data_delayed_2~1_FF_NODE.clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                                                                                                                   0.000     0.042
cell setup time                                                                                                                                                                    -0.066    -0.024
data required time                                                                                                                                                                           -0.024
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                           -0.024
data arrival time                                                                                                                                                                            -8.312
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                             -8.336


#Path 18
Startpoint: matrix_multiplication^reset_1.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^a2_data_delayed_2~7_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                                Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                                         0.000     0.000
clock source latency                                                                                                                                                                0.000     0.000
input external delay                                                                                                                                                                0.000     0.000
matrix_multiplication^reset_1.inpad[0] (.input)                                                                                                                                     0.000     0.000
n129037.in[0] (.names)                                                                                                                                                              5.765     5.765
n129037.out[0] (.names)                                                                                                                                                             0.235     6.000
n129041.in[5] (.names)                                                                                                                                                              0.620     6.620
n129041.out[0] (.names)                                                                                                                                                             0.261     6.881
n118478.in[0] (.names)                                                                                                                                                              1.196     8.077
n118478.out[0] (.names)                                                                                                                                                             0.235     8.312
matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^a2_data_delayed_2~7_FF_NODE.D[0] (.latch)                         0.000     8.312
data arrival time                                                                                                                                                                             8.312

clock matrix_multiplication^clk (rise edge)                                                                                                                                         0.000     0.000
clock source latency                                                                                                                                                                0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                         0.000     0.000
matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^a2_data_delayed_2~7_FF_NODE.clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                                                                                                                   0.000     0.042
cell setup time                                                                                                                                                                    -0.066    -0.024
data required time                                                                                                                                                                           -0.024
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                           -0.024
data arrival time                                                                                                                                                                            -8.312
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                             -8.336


#Path 19
Startpoint: matrix_multiplication^reset_1.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^a2_data_delayed_1~3_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                                Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                                         0.000     0.000
clock source latency                                                                                                                                                                0.000     0.000
input external delay                                                                                                                                                                0.000     0.000
matrix_multiplication^reset_1.inpad[0] (.input)                                                                                                                                     0.000     0.000
n129037.in[0] (.names)                                                                                                                                                              5.765     5.765
n129037.out[0] (.names)                                                                                                                                                             0.235     6.000
n129041.in[5] (.names)                                                                                                                                                              0.620     6.620
n129041.out[0] (.names)                                                                                                                                                             0.261     6.881
n118433.in[0] (.names)                                                                                                                                                              1.183     8.064
n118433.out[0] (.names)                                                                                                                                                             0.235     8.299
matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^a2_data_delayed_1~3_FF_NODE.D[0] (.latch)                         0.000     8.299
data arrival time                                                                                                                                                                             8.299

clock matrix_multiplication^clk (rise edge)                                                                                                                                         0.000     0.000
clock source latency                                                                                                                                                                0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                         0.000     0.000
matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^a2_data_delayed_1~3_FF_NODE.clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                                                                                                                   0.000     0.042
cell setup time                                                                                                                                                                    -0.066    -0.024
data required time                                                                                                                                                                           -0.024
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                           -0.024
data arrival time                                                                                                                                                                            -8.299
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                             -8.323


#Path 20
Startpoint: matrix_multiplication^reset_1.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^a2_data_delayed_2~3_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                                Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                                         0.000     0.000
clock source latency                                                                                                                                                                0.000     0.000
input external delay                                                                                                                                                                0.000     0.000
matrix_multiplication^reset_1.inpad[0] (.input)                                                                                                                                     0.000     0.000
n129037.in[0] (.names)                                                                                                                                                              5.765     5.765
n129037.out[0] (.names)                                                                                                                                                             0.235     6.000
n129041.in[5] (.names)                                                                                                                                                              0.620     6.620
n129041.out[0] (.names)                                                                                                                                                             0.261     6.881
n118438.in[0] (.names)                                                                                                                                                              1.183     8.064
n118438.out[0] (.names)                                                                                                                                                             0.235     8.299
matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^a2_data_delayed_2~3_FF_NODE.D[0] (.latch)                         0.000     8.299
data arrival time                                                                                                                                                                             8.299

clock matrix_multiplication^clk (rise edge)                                                                                                                                         0.000     0.000
clock source latency                                                                                                                                                                0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                         0.000     0.000
matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^a2_data_delayed_2~3_FF_NODE.clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                                                                                                                   0.000     0.042
cell setup time                                                                                                                                                                    -0.066    -0.024
data required time                                                                                                                                                                           -0.024
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                           -0.024
data arrival time                                                                                                                                                                            -8.299
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                             -8.323


#Path 21
Startpoint: matrix_multiplication^reset_1.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^a2_data_delayed_2~0_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                                Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                                         0.000     0.000
clock source latency                                                                                                                                                                0.000     0.000
input external delay                                                                                                                                                                0.000     0.000
matrix_multiplication^reset_1.inpad[0] (.input)                                                                                                                                     0.000     0.000
n129037.in[0] (.names)                                                                                                                                                              5.765     5.765
n129037.out[0] (.names)                                                                                                                                                             0.235     6.000
n129041.in[5] (.names)                                                                                                                                                              0.620     6.620
n129041.out[0] (.names)                                                                                                                                                             0.261     6.881
n118348.in[0] (.names)                                                                                                                                                              1.057     7.938
n118348.out[0] (.names)                                                                                                                                                             0.235     8.173
matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^a2_data_delayed_2~0_FF_NODE.D[0] (.latch)                         0.000     8.173
data arrival time                                                                                                                                                                             8.173

clock matrix_multiplication^clk (rise edge)                                                                                                                                         0.000     0.000
clock source latency                                                                                                                                                                0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                         0.000     0.000
matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^a2_data_delayed_2~0_FF_NODE.clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                                                                                                                   0.000     0.042
cell setup time                                                                                                                                                                    -0.066    -0.024
data required time                                                                                                                                                                           -0.024
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                           -0.024
data arrival time                                                                                                                                                                            -8.173
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                             -8.197


#Path 22
Startpoint: matrix_multiplication^reset_1.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^a2_data_delayed_1~0_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                                Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                                         0.000     0.000
clock source latency                                                                                                                                                                0.000     0.000
input external delay                                                                                                                                                                0.000     0.000
matrix_multiplication^reset_1.inpad[0] (.input)                                                                                                                                     0.000     0.000
n129037.in[0] (.names)                                                                                                                                                              5.765     5.765
n129037.out[0] (.names)                                                                                                                                                             0.235     6.000
n129041.in[5] (.names)                                                                                                                                                              0.620     6.620
n129041.out[0] (.names)                                                                                                                                                             0.261     6.881
n118343.in[0] (.names)                                                                                                                                                              1.057     7.938
n118343.out[0] (.names)                                                                                                                                                             0.235     8.173
matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^a2_data_delayed_1~0_FF_NODE.D[0] (.latch)                         0.000     8.173
data arrival time                                                                                                                                                                             8.173

clock matrix_multiplication^clk (rise edge)                                                                                                                                         0.000     0.000
clock source latency                                                                                                                                                                0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                         0.000     0.000
matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^a2_data_delayed_1~0_FF_NODE.clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                                                                                                                   0.000     0.042
cell setup time                                                                                                                                                                    -0.066    -0.024
data required time                                                                                                                                                                           -0.024
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                           -0.024
data arrival time                                                                                                                                                                            -8.173
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                             -8.197


#Path 23
Startpoint: matrix_multiplication^reset_1.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^a2_data_delayed_1~11_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                                 Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                                          0.000     0.000
clock source latency                                                                                                                                                                 0.000     0.000
input external delay                                                                                                                                                                 0.000     0.000
matrix_multiplication^reset_1.inpad[0] (.input)                                                                                                                                      0.000     0.000
n129037.in[0] (.names)                                                                                                                                                               5.765     5.765
n129037.out[0] (.names)                                                                                                                                                              0.235     6.000
n129041.in[5] (.names)                                                                                                                                                               0.620     6.620
n129041.out[0] (.names)                                                                                                                                                              0.261     6.881
n118373.in[0] (.names)                                                                                                                                                               1.048     7.929
n118373.out[0] (.names)                                                                                                                                                              0.235     8.164
matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^a2_data_delayed_1~11_FF_NODE.D[0] (.latch)                         0.000     8.164
data arrival time                                                                                                                                                                              8.164

clock matrix_multiplication^clk (rise edge)                                                                                                                                          0.000     0.000
clock source latency                                                                                                                                                                 0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                          0.000     0.000
matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^a2_data_delayed_1~11_FF_NODE.clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                                                                                                                    0.000     0.042
cell setup time                                                                                                                                                                     -0.066    -0.024
data required time                                                                                                                                                                            -0.024
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                            -0.024
data arrival time                                                                                                                                                                             -8.164
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                              -8.187


#Path 24
Startpoint: matrix_multiplication^reset_1.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^a2_data_delayed_2~11_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                                 Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                                          0.000     0.000
clock source latency                                                                                                                                                                 0.000     0.000
input external delay                                                                                                                                                                 0.000     0.000
matrix_multiplication^reset_1.inpad[0] (.input)                                                                                                                                      0.000     0.000
n129037.in[0] (.names)                                                                                                                                                               5.765     5.765
n129037.out[0] (.names)                                                                                                                                                              0.235     6.000
n129041.in[5] (.names)                                                                                                                                                               0.620     6.620
n129041.out[0] (.names)                                                                                                                                                              0.261     6.881
n118378.in[0] (.names)                                                                                                                                                               1.048     7.929
n118378.out[0] (.names)                                                                                                                                                              0.235     8.164
matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^a2_data_delayed_2~11_FF_NODE.D[0] (.latch)                         0.000     8.164
data arrival time                                                                                                                                                                              8.164

clock matrix_multiplication^clk (rise edge)                                                                                                                                          0.000     0.000
clock source latency                                                                                                                                                                 0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                          0.000     0.000
matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^a2_data_delayed_2~11_FF_NODE.clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                                                                                                                    0.000     0.042
cell setup time                                                                                                                                                                     -0.066    -0.024
data required time                                                                                                                                                                            -0.024
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                            -0.024
data arrival time                                                                                                                                                                             -8.164
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                              -8.187


#Path 25
Startpoint: matrix_multiplication^reset_1.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^a3_data_delayed_3~2_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                                Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                                         0.000     0.000
clock source latency                                                                                                                                                                0.000     0.000
input external delay                                                                                                                                                                0.000     0.000
matrix_multiplication^reset_1.inpad[0] (.input)                                                                                                                                     0.000     0.000
n129037.in[0] (.names)                                                                                                                                                              5.765     5.765
n129037.out[0] (.names)                                                                                                                                                             0.235     6.000
n129041.in[5] (.names)                                                                                                                                                              0.620     6.620
n129041.out[0] (.names)                                                                                                                                                             0.261     6.881
n118633.in[0] (.names)                                                                                                                                                              0.910     7.792
n118633.out[0] (.names)                                                                                                                                                             0.235     8.027
matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^a3_data_delayed_3~2_FF_NODE.D[0] (.latch)                         0.000     8.027
data arrival time                                                                                                                                                                             8.027

clock matrix_multiplication^clk (rise edge)                                                                                                                                         0.000     0.000
clock source latency                                                                                                                                                                0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                         0.000     0.000
matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^a3_data_delayed_3~2_FF_NODE.clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                                                                                                                   0.000     0.042
cell setup time                                                                                                                                                                    -0.066    -0.024
data required time                                                                                                                                                                           -0.024
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                           -0.024
data arrival time                                                                                                                                                                            -8.027
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                             -8.050


#Path 26
Startpoint: matrix_multiplication^reset_1.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^a3_data_delayed_2~2_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                                Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                                         0.000     0.000
clock source latency                                                                                                                                                                0.000     0.000
input external delay                                                                                                                                                                0.000     0.000
matrix_multiplication^reset_1.inpad[0] (.input)                                                                                                                                     0.000     0.000
n129037.in[0] (.names)                                                                                                                                                              5.765     5.765
n129037.out[0] (.names)                                                                                                                                                             0.235     6.000
n129041.in[5] (.names)                                                                                                                                                              0.620     6.620
n129041.out[0] (.names)                                                                                                                                                             0.261     6.881
n118628.in[0] (.names)                                                                                                                                                              0.910     7.792
n118628.out[0] (.names)                                                                                                                                                             0.235     8.027
matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^a3_data_delayed_2~2_FF_NODE.D[0] (.latch)                         0.000     8.027
data arrival time                                                                                                                                                                             8.027

clock matrix_multiplication^clk (rise edge)                                                                                                                                         0.000     0.000
clock source latency                                                                                                                                                                0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                         0.000     0.000
matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^a3_data_delayed_2~2_FF_NODE.clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                                                                                                                   0.000     0.042
cell setup time                                                                                                                                                                    -0.066    -0.024
data required time                                                                                                                                                                           -0.024
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                           -0.024
data arrival time                                                                                                                                                                            -8.027
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                             -8.050


#Path 27
Startpoint: matrix_multiplication^reset_1.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^a3_data_delayed_1~2_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                                Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                                         0.000     0.000
clock source latency                                                                                                                                                                0.000     0.000
input external delay                                                                                                                                                                0.000     0.000
matrix_multiplication^reset_1.inpad[0] (.input)                                                                                                                                     0.000     0.000
n129037.in[0] (.names)                                                                                                                                                              5.765     5.765
n129037.out[0] (.names)                                                                                                                                                             0.235     6.000
n129041.in[5] (.names)                                                                                                                                                              0.620     6.620
n129041.out[0] (.names)                                                                                                                                                             0.261     6.881
n118623.in[0] (.names)                                                                                                                                                              0.910     7.792
n118623.out[0] (.names)                                                                                                                                                             0.235     8.027
matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^a3_data_delayed_1~2_FF_NODE.D[0] (.latch)                         0.000     8.027
data arrival time                                                                                                                                                                             8.027

clock matrix_multiplication^clk (rise edge)                                                                                                                                         0.000     0.000
clock source latency                                                                                                                                                                0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                         0.000     0.000
matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^a3_data_delayed_1~2_FF_NODE.clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                                                                                                                   0.000     0.042
cell setup time                                                                                                                                                                    -0.066    -0.024
data required time                                                                                                                                                                           -0.024
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                           -0.024
data arrival time                                                                                                                                                                            -8.027
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                             -8.050


#Path 28
Startpoint: matrix_multiplication^reset_2.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : lo06362.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                  Incr      Path
-------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                           0.000     0.000
clock source latency                                                  0.000     0.000
input external delay                                                  0.000     0.000
matrix_multiplication^reset_2.inpad[0] (.input)                       0.000     0.000
li06362.in[0] (.names)                                                7.780     7.780
li06362.out[0] (.names)                                               0.235     8.015
lo06362.D[0] (.latch)                                                 0.000     8.015
data arrival time                                                               8.015

clock matrix_multiplication^clk (rise edge)                           0.000     0.000
clock source latency                                                  0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                           0.000     0.000
lo06362.clk[0] (.latch)                                               0.042     0.042
clock uncertainty                                                     0.000     0.042
cell setup time                                                      -0.066    -0.024
data required time                                                             -0.024
-------------------------------------------------------------------------------------
data required time                                                             -0.024
data arrival time                                                              -8.015
-------------------------------------------------------------------------------------
slack (VIOLATED)                                                               -8.038


#Path 29
Startpoint: matrix_multiplication^reset_2.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : lo06363.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                  Incr      Path
-------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                           0.000     0.000
clock source latency                                                  0.000     0.000
input external delay                                                  0.000     0.000
matrix_multiplication^reset_2.inpad[0] (.input)                       0.000     0.000
li06363.in[0] (.names)                                                7.780     7.780
li06363.out[0] (.names)                                               0.235     8.015
lo06363.D[0] (.latch)                                                 0.000     8.015
data arrival time                                                               8.015

clock matrix_multiplication^clk (rise edge)                           0.000     0.000
clock source latency                                                  0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                           0.000     0.000
lo06363.clk[0] (.latch)                                               0.042     0.042
clock uncertainty                                                     0.000     0.042
cell setup time                                                      -0.066    -0.024
data required time                                                             -0.024
-------------------------------------------------------------------------------------
data required time                                                             -0.024
data arrival time                                                              -8.015
-------------------------------------------------------------------------------------
slack (VIOLATED)                                                               -8.038


#Path 30
Startpoint: matrix_multiplication^reset_2.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : lo06364.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                  Incr      Path
-------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                           0.000     0.000
clock source latency                                                  0.000     0.000
input external delay                                                  0.000     0.000
matrix_multiplication^reset_2.inpad[0] (.input)                       0.000     0.000
li06364.in[0] (.names)                                                7.780     7.780
li06364.out[0] (.names)                                               0.235     8.015
lo06364.D[0] (.latch)                                                 0.000     8.015
data arrival time                                                               8.015

clock matrix_multiplication^clk (rise edge)                           0.000     0.000
clock source latency                                                  0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                           0.000     0.000
lo06364.clk[0] (.latch)                                               0.042     0.042
clock uncertainty                                                     0.000     0.042
cell setup time                                                      -0.066    -0.024
data required time                                                             -0.024
-------------------------------------------------------------------------------------
data required time                                                             -0.024
data arrival time                                                              -8.015
-------------------------------------------------------------------------------------
slack (VIOLATED)                                                               -8.038


#Path 31
Startpoint: matrix_multiplication^reset_2.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0.processing_element+pe31^out_b~14_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                                             Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                                                      0.000     0.000
clock source latency                                                                                                                                                                             0.000     0.000
input external delay                                                                                                                                                                             0.000     0.000
matrix_multiplication^reset_2.inpad[0] (.input)                                                                                                                                                  0.000     0.000
n52073.in[0] (.names)                                                                                                                                                                            7.780     7.780
n52073.out[0] (.names)                                                                                                                                                                           0.235     8.015
matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0.processing_element+pe31^out_b~14_FF_NODE.D[0] (.latch)                         0.000     8.015
data arrival time                                                                                                                                                                                          8.015

clock matrix_multiplication^clk (rise edge)                                                                                                                                                      0.000     0.000
clock source latency                                                                                                                                                                             0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                                      0.000     0.000
matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0.processing_element+pe31^out_b~14_FF_NODE.clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                                                                                                                                0.000     0.042
cell setup time                                                                                                                                                                                 -0.066    -0.024
data required time                                                                                                                                                                                        -0.024
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                        -0.024
data arrival time                                                                                                                                                                                         -8.015
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                          -8.038


#Path 32
Startpoint: matrix_multiplication^reset_1.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^a2_data_delayed_1~9_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                                Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                                         0.000     0.000
clock source latency                                                                                                                                                                0.000     0.000
input external delay                                                                                                                                                                0.000     0.000
matrix_multiplication^reset_1.inpad[0] (.input)                                                                                                                                     0.000     0.000
n129037.in[0] (.names)                                                                                                                                                              5.765     5.765
n129037.out[0] (.names)                                                                                                                                                             0.235     6.000
n129041.in[5] (.names)                                                                                                                                                              0.620     6.620
n129041.out[0] (.names)                                                                                                                                                             0.261     6.881
n118493.in[0] (.names)                                                                                                                                                              0.772     7.653
n118493.out[0] (.names)                                                                                                                                                             0.235     7.888
matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^a2_data_delayed_1~9_FF_NODE.D[0] (.latch)                         0.000     7.888
data arrival time                                                                                                                                                                             7.888

clock matrix_multiplication^clk (rise edge)                                                                                                                                         0.000     0.000
clock source latency                                                                                                                                                                0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                         0.000     0.000
matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^a2_data_delayed_1~9_FF_NODE.clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                                                                                                                   0.000     0.042
cell setup time                                                                                                                                                                    -0.066    -0.024
data required time                                                                                                                                                                           -0.024
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                           -0.024
data arrival time                                                                                                                                                                            -7.888
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                             -7.912


#Path 33
Startpoint: matrix_multiplication^reset_1.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^a2_data_delayed_2~9_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                                Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                                         0.000     0.000
clock source latency                                                                                                                                                                0.000     0.000
input external delay                                                                                                                                                                0.000     0.000
matrix_multiplication^reset_1.inpad[0] (.input)                                                                                                                                     0.000     0.000
n129037.in[0] (.names)                                                                                                                                                              5.765     5.765
n129037.out[0] (.names)                                                                                                                                                             0.235     6.000
n129041.in[5] (.names)                                                                                                                                                              0.620     6.620
n129041.out[0] (.names)                                                                                                                                                             0.261     6.881
n118498.in[0] (.names)                                                                                                                                                              0.772     7.653
n118498.out[0] (.names)                                                                                                                                                             0.235     7.888
matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^a2_data_delayed_2~9_FF_NODE.D[0] (.latch)                         0.000     7.888
data arrival time                                                                                                                                                                             7.888

clock matrix_multiplication^clk (rise edge)                                                                                                                                         0.000     0.000
clock source latency                                                                                                                                                                0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                         0.000     0.000
matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^a2_data_delayed_2~9_FF_NODE.clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                                                                                                                   0.000     0.042
cell setup time                                                                                                                                                                    -0.066    -0.024
data required time                                                                                                                                                                           -0.024
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                           -0.024
data arrival time                                                                                                                                                                            -7.888
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                             -7.912


#Path 34
Startpoint: matrix_multiplication^reset_1.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^a1_data_delayed_1~2_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                                Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                                         0.000     0.000
clock source latency                                                                                                                                                                0.000     0.000
input external delay                                                                                                                                                                0.000     0.000
matrix_multiplication^reset_1.inpad[0] (.input)                                                                                                                                     0.000     0.000
n129037.in[0] (.names)                                                                                                                                                              5.765     5.765
n129037.out[0] (.names)                                                                                                                                                             0.235     6.000
n129041.in[5] (.names)                                                                                                                                                              0.620     6.620
n129041.out[0] (.names)                                                                                                                                                             0.261     6.881
n118303.in[0] (.names)                                                                                                                                                              0.768     7.649
n118303.out[0] (.names)                                                                                                                                                             0.235     7.884
matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^a1_data_delayed_1~2_FF_NODE.D[0] (.latch)                         0.000     7.884
data arrival time                                                                                                                                                                             7.884

clock matrix_multiplication^clk (rise edge)                                                                                                                                         0.000     0.000
clock source latency                                                                                                                                                                0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                         0.000     0.000
matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^a1_data_delayed_1~2_FF_NODE.clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                                                                                                                   0.000     0.042
cell setup time                                                                                                                                                                    -0.066    -0.024
data required time                                                                                                                                                                           -0.024
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                           -0.024
data arrival time                                                                                                                                                                            -7.884
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                             -7.908


#Path 35
Startpoint: matrix_multiplication^reset_1.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^a1_data_delayed_1~1_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                                Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                                         0.000     0.000
clock source latency                                                                                                                                                                0.000     0.000
input external delay                                                                                                                                                                0.000     0.000
matrix_multiplication^reset_1.inpad[0] (.input)                                                                                                                                     0.000     0.000
n129037.in[0] (.names)                                                                                                                                                              5.765     5.765
n129037.out[0] (.names)                                                                                                                                                             0.235     6.000
n129041.in[5] (.names)                                                                                                                                                              0.620     6.620
n129041.out[0] (.names)                                                                                                                                                             0.261     6.881
n118268.in[0] (.names)                                                                                                                                                              0.768     7.649
n118268.out[0] (.names)                                                                                                                                                             0.235     7.884
matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^a1_data_delayed_1~1_FF_NODE.D[0] (.latch)                         0.000     7.884
data arrival time                                                                                                                                                                             7.884

clock matrix_multiplication^clk (rise edge)                                                                                                                                         0.000     0.000
clock source latency                                                                                                                                                                0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                         0.000     0.000
matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^a1_data_delayed_1~1_FF_NODE.clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                                                                                                                   0.000     0.042
cell setup time                                                                                                                                                                    -0.066    -0.024
data required time                                                                                                                                                                           -0.024
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                           -0.024
data arrival time                                                                                                                                                                            -7.884
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                             -7.908


#Path 36
Startpoint: matrix_multiplication^reset_1.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^a1_data_delayed_1~10_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                                 Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                                          0.000     0.000
clock source latency                                                                                                                                                                 0.000     0.000
input external delay                                                                                                                                                                 0.000     0.000
matrix_multiplication^reset_1.inpad[0] (.input)                                                                                                                                      0.000     0.000
n129037.in[0] (.names)                                                                                                                                                               5.765     5.765
n129037.out[0] (.names)                                                                                                                                                              0.235     6.000
n129041.in[5] (.names)                                                                                                                                                               0.620     6.620
n129041.out[0] (.names)                                                                                                                                                              0.261     6.881
n118273.in[0] (.names)                                                                                                                                                               0.767     7.648
n118273.out[0] (.names)                                                                                                                                                              0.235     7.883
matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^a1_data_delayed_1~10_FF_NODE.D[0] (.latch)                         0.000     7.883
data arrival time                                                                                                                                                                              7.883

clock matrix_multiplication^clk (rise edge)                                                                                                                                          0.000     0.000
clock source latency                                                                                                                                                                 0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                          0.000     0.000
matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^a1_data_delayed_1~10_FF_NODE.clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                                                                                                                    0.000     0.042
cell setup time                                                                                                                                                                     -0.066    -0.024
data required time                                                                                                                                                                            -0.024
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                            -0.024
data arrival time                                                                                                                                                                             -7.883
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                              -7.906


#Path 37
Startpoint: matrix_multiplication^reset_1.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^a1_data_delayed_1~5_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                                Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                                         0.000     0.000
clock source latency                                                                                                                                                                0.000     0.000
input external delay                                                                                                                                                                0.000     0.000
matrix_multiplication^reset_1.inpad[0] (.input)                                                                                                                                     0.000     0.000
n129037.in[0] (.names)                                                                                                                                                              5.765     5.765
n129037.out[0] (.names)                                                                                                                                                             0.235     6.000
n129041.in[5] (.names)                                                                                                                                                              0.620     6.620
n129041.out[0] (.names)                                                                                                                                                             0.261     6.881
n118318.in[0] (.names)                                                                                                                                                              0.766     7.647
n118318.out[0] (.names)                                                                                                                                                             0.235     7.882
matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^a1_data_delayed_1~5_FF_NODE.D[0] (.latch)                         0.000     7.882
data arrival time                                                                                                                                                                             7.882

clock matrix_multiplication^clk (rise edge)                                                                                                                                         0.000     0.000
clock source latency                                                                                                                                                                0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                         0.000     0.000
matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^a1_data_delayed_1~5_FF_NODE.clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                                                                                                                   0.000     0.042
cell setup time                                                                                                                                                                    -0.066    -0.024
data required time                                                                                                                                                                           -0.024
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                           -0.024
data arrival time                                                                                                                                                                            -7.882
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                             -7.905


#Path 38
Startpoint: matrix_multiplication^reset_1.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^a1_data_delayed_1~9_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                                Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                                         0.000     0.000
clock source latency                                                                                                                                                                0.000     0.000
input external delay                                                                                                                                                                0.000     0.000
matrix_multiplication^reset_1.inpad[0] (.input)                                                                                                                                     0.000     0.000
n129037.in[0] (.names)                                                                                                                                                              5.765     5.765
n129037.out[0] (.names)                                                                                                                                                             0.235     6.000
n129041.in[5] (.names)                                                                                                                                                              0.620     6.620
n129041.out[0] (.names)                                                                                                                                                             0.261     6.881
n118338.in[0] (.names)                                                                                                                                                              0.766     7.647
n118338.out[0] (.names)                                                                                                                                                             0.235     7.882
matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^a1_data_delayed_1~9_FF_NODE.D[0] (.latch)                         0.000     7.882
data arrival time                                                                                                                                                                             7.882

clock matrix_multiplication^clk (rise edge)                                                                                                                                         0.000     0.000
clock source latency                                                                                                                                                                0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                         0.000     0.000
matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^a1_data_delayed_1~9_FF_NODE.clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                                                                                                                   0.000     0.042
cell setup time                                                                                                                                                                    -0.066    -0.024
data required time                                                                                                                                                                           -0.024
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                           -0.024
data arrival time                                                                                                                                                                            -7.882
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                             -7.905


#Path 39
Startpoint: matrix_multiplication^reset_1.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^a1_data_delayed_1~4_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                                Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                                         0.000     0.000
clock source latency                                                                                                                                                                0.000     0.000
input external delay                                                                                                                                                                0.000     0.000
matrix_multiplication^reset_1.inpad[0] (.input)                                                                                                                                     0.000     0.000
n129037.in[0] (.names)                                                                                                                                                              5.765     5.765
n129037.out[0] (.names)                                                                                                                                                             0.235     6.000
n129041.in[5] (.names)                                                                                                                                                              0.620     6.620
n129041.out[0] (.names)                                                                                                                                                             0.261     6.881
n118313.in[0] (.names)                                                                                                                                                              0.766     7.647
n118313.out[0] (.names)                                                                                                                                                             0.235     7.882
matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^a1_data_delayed_1~4_FF_NODE.D[0] (.latch)                         0.000     7.882
data arrival time                                                                                                                                                                             7.882

clock matrix_multiplication^clk (rise edge)                                                                                                                                         0.000     0.000
clock source latency                                                                                                                                                                0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                         0.000     0.000
matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^a1_data_delayed_1~4_FF_NODE.clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                                                                                                                   0.000     0.042
cell setup time                                                                                                                                                                    -0.066    -0.024
data required time                                                                                                                                                                           -0.024
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                           -0.024
data arrival time                                                                                                                                                                            -7.882
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                             -7.905


#Path 40
Startpoint: matrix_multiplication^reset_2.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : lo05295.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                  Incr      Path
-------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                           0.000     0.000
clock source latency                                                  0.000     0.000
input external delay                                                  0.000     0.000
matrix_multiplication^reset_2.inpad[0] (.input)                       0.000     0.000
li05295.in[0] (.names)                                                7.636     7.636
li05295.out[0] (.names)                                               0.235     7.871
lo05295.D[0] (.latch)                                                 0.000     7.871
data arrival time                                                               7.871

clock matrix_multiplication^clk (rise edge)                           0.000     0.000
clock source latency                                                  0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                           0.000     0.000
lo05295.clk[0] (.latch)                                               0.042     0.042
clock uncertainty                                                     0.000     0.042
cell setup time                                                      -0.066    -0.024
data required time                                                             -0.024
-------------------------------------------------------------------------------------
data required time                                                             -0.024
data arrival time                                                              -7.871
-------------------------------------------------------------------------------------
slack (VIOLATED)                                                               -7.895


#Path 41
Startpoint: matrix_multiplication^reset_2.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : lo05296.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                  Incr      Path
-------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                           0.000     0.000
clock source latency                                                  0.000     0.000
input external delay                                                  0.000     0.000
matrix_multiplication^reset_2.inpad[0] (.input)                       0.000     0.000
li05296.in[0] (.names)                                                7.636     7.636
li05296.out[0] (.names)                                               0.235     7.871
lo05296.D[0] (.latch)                                                 0.000     7.871
data arrival time                                                               7.871

clock matrix_multiplication^clk (rise edge)                           0.000     0.000
clock source latency                                                  0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                           0.000     0.000
lo05296.clk[0] (.latch)                                               0.042     0.042
clock uncertainty                                                     0.000     0.042
cell setup time                                                      -0.066    -0.024
data required time                                                             -0.024
-------------------------------------------------------------------------------------
data required time                                                             -0.024
data arrival time                                                              -7.871
-------------------------------------------------------------------------------------
slack (VIOLATED)                                                               -7.895


#Path 42
Startpoint: matrix_multiplication^reset_2.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : lo05297.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                  Incr      Path
-------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                           0.000     0.000
clock source latency                                                  0.000     0.000
input external delay                                                  0.000     0.000
matrix_multiplication^reset_2.inpad[0] (.input)                       0.000     0.000
li05297.in[0] (.names)                                                7.636     7.636
li05297.out[0] (.names)                                               0.235     7.871
lo05297.D[0] (.latch)                                                 0.000     7.871
data arrival time                                                               7.871

clock matrix_multiplication^clk (rise edge)                           0.000     0.000
clock source latency                                                  0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                           0.000     0.000
lo05297.clk[0] (.latch)                                               0.042     0.042
clock uncertainty                                                     0.000     0.042
cell setup time                                                      -0.066    -0.024
data required time                                                             -0.024
-------------------------------------------------------------------------------------
data required time                                                             -0.024
data arrival time                                                              -7.871
-------------------------------------------------------------------------------------
slack (VIOLATED)                                                               -7.895


#Path 43
Startpoint: matrix_multiplication^reset_2.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0.processing_element+pe30^out_b~9_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                                            Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                                                     0.000     0.000
clock source latency                                                                                                                                                                            0.000     0.000
input external delay                                                                                                                                                                            0.000     0.000
matrix_multiplication^reset_2.inpad[0] (.input)                                                                                                                                                 0.000     0.000
n46738.in[0] (.names)                                                                                                                                                                           7.636     7.636
n46738.out[0] (.names)                                                                                                                                                                          0.235     7.871
matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0.processing_element+pe30^out_b~9_FF_NODE.D[0] (.latch)                         0.000     7.871
data arrival time                                                                                                                                                                                         7.871

clock matrix_multiplication^clk (rise edge)                                                                                                                                                     0.000     0.000
clock source latency                                                                                                                                                                            0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                                     0.000     0.000
matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0.processing_element+pe30^out_b~9_FF_NODE.clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                                                                                                                               0.000     0.042
cell setup time                                                                                                                                                                                -0.066    -0.024
data required time                                                                                                                                                                                       -0.024
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                       -0.024
data arrival time                                                                                                                                                                                        -7.871
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                         -7.895


#Path 44
Startpoint: matrix_multiplication^reset_2.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : lo16320.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                  Incr      Path
-------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                           0.000     0.000
clock source latency                                                  0.000     0.000
input external delay                                                  0.000     0.000
matrix_multiplication^reset_2.inpad[0] (.input)                       0.000     0.000
li16320.in[0] (.names)                                                7.632     7.632
li16320.out[0] (.names)                                               0.235     7.867
lo16320.D[0] (.latch)                                                 0.000     7.867
data arrival time                                                               7.867

clock matrix_multiplication^clk (rise edge)                           0.000     0.000
clock source latency                                                  0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                           0.000     0.000
lo16320.clk[0] (.latch)                                               0.042     0.042
clock uncertainty                                                     0.000     0.042
cell setup time                                                      -0.066    -0.024
data required time                                                             -0.024
-------------------------------------------------------------------------------------
data required time                                                             -0.024
data arrival time                                                              -7.867
-------------------------------------------------------------------------------------
slack (VIOLATED)                                                               -7.891


#Path 45
Startpoint: matrix_multiplication^reset_2.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : lo16319.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                  Incr      Path
-------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                           0.000     0.000
clock source latency                                                  0.000     0.000
input external delay                                                  0.000     0.000
matrix_multiplication^reset_2.inpad[0] (.input)                       0.000     0.000
li16319.in[0] (.names)                                                7.632     7.632
li16319.out[0] (.names)                                               0.235     7.867
lo16319.D[0] (.latch)                                                 0.000     7.867
data arrival time                                                               7.867

clock matrix_multiplication^clk (rise edge)                           0.000     0.000
clock source latency                                                  0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                           0.000     0.000
lo16319.clk[0] (.latch)                                               0.042     0.042
clock uncertainty                                                     0.000     0.042
cell setup time                                                      -0.066    -0.024
data required time                                                             -0.024
-------------------------------------------------------------------------------------
data required time                                                             -0.024
data arrival time                                                              -7.867
-------------------------------------------------------------------------------------
slack (VIOLATED)                                                               -7.891


#Path 46
Startpoint: matrix_multiplication^reset_2.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : lo16318.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                  Incr      Path
-------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                           0.000     0.000
clock source latency                                                  0.000     0.000
input external delay                                                  0.000     0.000
matrix_multiplication^reset_2.inpad[0] (.input)                       0.000     0.000
li16318.in[0] (.names)                                                7.632     7.632
li16318.out[0] (.names)                                               0.235     7.867
lo16318.D[0] (.latch)                                                 0.000     7.867
data arrival time                                                               7.867

clock matrix_multiplication^clk (rise edge)                           0.000     0.000
clock source latency                                                  0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                           0.000     0.000
lo16318.clk[0] (.latch)                                               0.042     0.042
clock uncertainty                                                     0.000     0.042
cell setup time                                                      -0.066    -0.024
data required time                                                             -0.024
-------------------------------------------------------------------------------------
data required time                                                             -0.024
data arrival time                                                              -7.867
-------------------------------------------------------------------------------------
slack (VIOLATED)                                                               -7.891


#Path 47
Startpoint: matrix_multiplication^reset_2.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_3.processing_element+pe30^out_b~15_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                                             Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                                                      0.000     0.000
clock source latency                                                                                                                                                                             0.000     0.000
input external delay                                                                                                                                                                             0.000     0.000
matrix_multiplication^reset_2.inpad[0] (.input)                                                                                                                                                  0.000     0.000
n102918.in[0] (.names)                                                                                                                                                                           7.632     7.632
n102918.out[0] (.names)                                                                                                                                                                          0.235     7.867
matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_3.processing_element+pe30^out_b~15_FF_NODE.D[0] (.latch)                         0.000     7.867
data arrival time                                                                                                                                                                                          7.867

clock matrix_multiplication^clk (rise edge)                                                                                                                                                      0.000     0.000
clock source latency                                                                                                                                                                             0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                                      0.000     0.000
matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_3.processing_element+pe30^out_b~15_FF_NODE.clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                                                                                                                                0.000     0.042
cell setup time                                                                                                                                                                                 -0.066    -0.024
data required time                                                                                                                                                                                        -0.024
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                        -0.024
data arrival time                                                                                                                                                                                         -7.867
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                          -7.891


#Path 48
Startpoint: matrix_multiplication^reset_1.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^a2_data_delayed_2~13_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                                 Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                                          0.000     0.000
clock source latency                                                                                                                                                                 0.000     0.000
input external delay                                                                                                                                                                 0.000     0.000
matrix_multiplication^reset_1.inpad[0] (.input)                                                                                                                                      0.000     0.000
n129037.in[0] (.names)                                                                                                                                                               5.765     5.765
n129037.out[0] (.names)                                                                                                                                                              0.235     6.000
n129041.in[5] (.names)                                                                                                                                                               0.620     6.620
n129041.out[0] (.names)                                                                                                                                                              0.261     6.881
n118398.in[0] (.names)                                                                                                                                                               0.626     7.507
n118398.out[0] (.names)                                                                                                                                                              0.235     7.742
matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^a2_data_delayed_2~13_FF_NODE.D[0] (.latch)                         0.000     7.742
data arrival time                                                                                                                                                                              7.742

clock matrix_multiplication^clk (rise edge)                                                                                                                                          0.000     0.000
clock source latency                                                                                                                                                                 0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                          0.000     0.000
matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^a2_data_delayed_2~13_FF_NODE.clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                                                                                                                    0.000     0.042
cell setup time                                                                                                                                                                     -0.066    -0.024
data required time                                                                                                                                                                            -0.024
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                            -0.024
data arrival time                                                                                                                                                                             -7.742
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                              -7.765


#Path 49
Startpoint: matrix_multiplication^reset_1.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^a2_data_delayed_1~13_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                                 Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                                          0.000     0.000
clock source latency                                                                                                                                                                 0.000     0.000
input external delay                                                                                                                                                                 0.000     0.000
matrix_multiplication^reset_1.inpad[0] (.input)                                                                                                                                      0.000     0.000
n129037.in[0] (.names)                                                                                                                                                               5.765     5.765
n129037.out[0] (.names)                                                                                                                                                              0.235     6.000
n129041.in[5] (.names)                                                                                                                                                               0.620     6.620
n129041.out[0] (.names)                                                                                                                                                              0.261     6.881
n118393.in[0] (.names)                                                                                                                                                               0.626     7.507
n118393.out[0] (.names)                                                                                                                                                              0.235     7.742
matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^a2_data_delayed_1~13_FF_NODE.D[0] (.latch)                         0.000     7.742
data arrival time                                                                                                                                                                              7.742

clock matrix_multiplication^clk (rise edge)                                                                                                                                          0.000     0.000
clock source latency                                                                                                                                                                 0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                          0.000     0.000
matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^a2_data_delayed_1~13_FF_NODE.clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                                                                                                                    0.000     0.042
cell setup time                                                                                                                                                                     -0.066    -0.024
data required time                                                                                                                                                                            -0.024
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                            -0.024
data arrival time                                                                                                                                                                             -7.742
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                              -7.765


#Path 50
Startpoint: matrix_multiplication^reset_1.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^a2_data_delayed_2~10_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                                 Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                                          0.000     0.000
clock source latency                                                                                                                                                                 0.000     0.000
input external delay                                                                                                                                                                 0.000     0.000
matrix_multiplication^reset_1.inpad[0] (.input)                                                                                                                                      0.000     0.000
n129037.in[0] (.names)                                                                                                                                                               5.765     5.765
n129037.out[0] (.names)                                                                                                                                                              0.235     6.000
n129041.in[5] (.names)                                                                                                                                                               0.620     6.620
n129041.out[0] (.names)                                                                                                                                                              0.261     6.881
n118368.in[0] (.names)                                                                                                                                                               0.626     7.507
n118368.out[0] (.names)                                                                                                                                                              0.235     7.742
matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^a2_data_delayed_2~10_FF_NODE.D[0] (.latch)                         0.000     7.742
data arrival time                                                                                                                                                                              7.742

clock matrix_multiplication^clk (rise edge)                                                                                                                                          0.000     0.000
clock source latency                                                                                                                                                                 0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                          0.000     0.000
matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^a2_data_delayed_2~10_FF_NODE.clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                                                                                                                    0.000     0.042
cell setup time                                                                                                                                                                     -0.066    -0.024
data required time                                                                                                                                                                            -0.024
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                            -0.024
data arrival time                                                                                                                                                                             -7.742
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                              -7.765


#Path 51
Startpoint: matrix_multiplication^reset_1.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^a2_data_delayed_1~10_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                                 Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                                          0.000     0.000
clock source latency                                                                                                                                                                 0.000     0.000
input external delay                                                                                                                                                                 0.000     0.000
matrix_multiplication^reset_1.inpad[0] (.input)                                                                                                                                      0.000     0.000
n129037.in[0] (.names)                                                                                                                                                               5.765     5.765
n129037.out[0] (.names)                                                                                                                                                              0.235     6.000
n129041.in[5] (.names)                                                                                                                                                               0.620     6.620
n129041.out[0] (.names)                                                                                                                                                              0.261     6.881
n118363.in[0] (.names)                                                                                                                                                               0.626     7.507
n118363.out[0] (.names)                                                                                                                                                              0.235     7.742
matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^a2_data_delayed_1~10_FF_NODE.D[0] (.latch)                         0.000     7.742
data arrival time                                                                                                                                                                              7.742

clock matrix_multiplication^clk (rise edge)                                                                                                                                          0.000     0.000
clock source latency                                                                                                                                                                 0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                          0.000     0.000
matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^a2_data_delayed_1~10_FF_NODE.clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                                                                                                                    0.000     0.042
cell setup time                                                                                                                                                                     -0.066    -0.024
data required time                                                                                                                                                                            -0.024
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                            -0.024
data arrival time                                                                                                                                                                             -7.742
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                              -7.765


#Path 52
Startpoint: matrix_multiplication^reset_1.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^a2_data_delayed_1~4_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                                Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                                         0.000     0.000
clock source latency                                                                                                                                                                0.000     0.000
input external delay                                                                                                                                                                0.000     0.000
matrix_multiplication^reset_1.inpad[0] (.input)                                                                                                                                     0.000     0.000
n129037.in[0] (.names)                                                                                                                                                              5.765     5.765
n129037.out[0] (.names)                                                                                                                                                             0.235     6.000
n129041.in[5] (.names)                                                                                                                                                              0.620     6.620
n129041.out[0] (.names)                                                                                                                                                             0.261     6.881
n118443.in[0] (.names)                                                                                                                                                              0.626     7.507
n118443.out[0] (.names)                                                                                                                                                             0.235     7.742
matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^a2_data_delayed_1~4_FF_NODE.D[0] (.latch)                         0.000     7.742
data arrival time                                                                                                                                                                             7.742

clock matrix_multiplication^clk (rise edge)                                                                                                                                         0.000     0.000
clock source latency                                                                                                                                                                0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                         0.000     0.000
matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^a2_data_delayed_1~4_FF_NODE.clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                                                                                                                   0.000     0.042
cell setup time                                                                                                                                                                    -0.066    -0.024
data required time                                                                                                                                                                           -0.024
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                           -0.024
data arrival time                                                                                                                                                                            -7.742
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                             -7.765


#Path 53
Startpoint: matrix_multiplication^reset_1.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^a2_data_delayed_2~8_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                                Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                                         0.000     0.000
clock source latency                                                                                                                                                                0.000     0.000
input external delay                                                                                                                                                                0.000     0.000
matrix_multiplication^reset_1.inpad[0] (.input)                                                                                                                                     0.000     0.000
n129037.in[0] (.names)                                                                                                                                                              5.765     5.765
n129037.out[0] (.names)                                                                                                                                                             0.235     6.000
n129041.in[5] (.names)                                                                                                                                                              0.620     6.620
n129041.out[0] (.names)                                                                                                                                                             0.261     6.881
n118488.in[0] (.names)                                                                                                                                                              0.626     7.507
n118488.out[0] (.names)                                                                                                                                                             0.235     7.742
matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^a2_data_delayed_2~8_FF_NODE.D[0] (.latch)                         0.000     7.742
data arrival time                                                                                                                                                                             7.742

clock matrix_multiplication^clk (rise edge)                                                                                                                                         0.000     0.000
clock source latency                                                                                                                                                                0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                         0.000     0.000
matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^a2_data_delayed_2~8_FF_NODE.clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                                                                                                                   0.000     0.042
cell setup time                                                                                                                                                                    -0.066    -0.024
data required time                                                                                                                                                                           -0.024
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                           -0.024
data arrival time                                                                                                                                                                            -7.742
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                             -7.765


#Path 54
Startpoint: matrix_multiplication^reset_1.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^a2_data_delayed_2~4_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                                Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                                         0.000     0.000
clock source latency                                                                                                                                                                0.000     0.000
input external delay                                                                                                                                                                0.000     0.000
matrix_multiplication^reset_1.inpad[0] (.input)                                                                                                                                     0.000     0.000
n129037.in[0] (.names)                                                                                                                                                              5.765     5.765
n129037.out[0] (.names)                                                                                                                                                             0.235     6.000
n129041.in[5] (.names)                                                                                                                                                              0.620     6.620
n129041.out[0] (.names)                                                                                                                                                             0.261     6.881
n118448.in[0] (.names)                                                                                                                                                              0.626     7.507
n118448.out[0] (.names)                                                                                                                                                             0.235     7.742
matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^a2_data_delayed_2~4_FF_NODE.D[0] (.latch)                         0.000     7.742
data arrival time                                                                                                                                                                             7.742

clock matrix_multiplication^clk (rise edge)                                                                                                                                         0.000     0.000
clock source latency                                                                                                                                                                0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                         0.000     0.000
matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^a2_data_delayed_2~4_FF_NODE.clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                                                                                                                   0.000     0.042
cell setup time                                                                                                                                                                    -0.066    -0.024
data required time                                                                                                                                                                           -0.024
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                           -0.024
data arrival time                                                                                                                                                                            -7.742
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                             -7.765


#Path 55
Startpoint: matrix_multiplication^reset_1.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^a2_data_delayed_1~5_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                                Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                                         0.000     0.000
clock source latency                                                                                                                                                                0.000     0.000
input external delay                                                                                                                                                                0.000     0.000
matrix_multiplication^reset_1.inpad[0] (.input)                                                                                                                                     0.000     0.000
n129037.in[0] (.names)                                                                                                                                                              5.765     5.765
n129037.out[0] (.names)                                                                                                                                                             0.235     6.000
n129041.in[5] (.names)                                                                                                                                                              0.620     6.620
n129041.out[0] (.names)                                                                                                                                                             0.261     6.881
n118453.in[0] (.names)                                                                                                                                                              0.626     7.507
n118453.out[0] (.names)                                                                                                                                                             0.235     7.742
matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^a2_data_delayed_1~5_FF_NODE.D[0] (.latch)                         0.000     7.742
data arrival time                                                                                                                                                                             7.742

clock matrix_multiplication^clk (rise edge)                                                                                                                                         0.000     0.000
clock source latency                                                                                                                                                                0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                         0.000     0.000
matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^a2_data_delayed_1~5_FF_NODE.clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                                                                                                                   0.000     0.042
cell setup time                                                                                                                                                                    -0.066    -0.024
data required time                                                                                                                                                                           -0.024
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                           -0.024
data arrival time                                                                                                                                                                            -7.742
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                             -7.765


#Path 56
Startpoint: matrix_multiplication^reset_1.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^a2_data_delayed_2~5_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                                Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                                         0.000     0.000
clock source latency                                                                                                                                                                0.000     0.000
input external delay                                                                                                                                                                0.000     0.000
matrix_multiplication^reset_1.inpad[0] (.input)                                                                                                                                     0.000     0.000
n129037.in[0] (.names)                                                                                                                                                              5.765     5.765
n129037.out[0] (.names)                                                                                                                                                             0.235     6.000
n129041.in[5] (.names)                                                                                                                                                              0.620     6.620
n129041.out[0] (.names)                                                                                                                                                             0.261     6.881
n118458.in[0] (.names)                                                                                                                                                              0.626     7.507
n118458.out[0] (.names)                                                                                                                                                             0.235     7.742
matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^a2_data_delayed_2~5_FF_NODE.D[0] (.latch)                         0.000     7.742
data arrival time                                                                                                                                                                             7.742

clock matrix_multiplication^clk (rise edge)                                                                                                                                         0.000     0.000
clock source latency                                                                                                                                                                0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                         0.000     0.000
matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^a2_data_delayed_2~5_FF_NODE.clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                                                                                                                   0.000     0.042
cell setup time                                                                                                                                                                    -0.066    -0.024
data required time                                                                                                                                                                           -0.024
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                           -0.024
data arrival time                                                                                                                                                                            -7.742
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                             -7.765


#Path 57
Startpoint: matrix_multiplication^reset_1.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^a2_data_delayed_1~15_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                                 Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                                          0.000     0.000
clock source latency                                                                                                                                                                 0.000     0.000
input external delay                                                                                                                                                                 0.000     0.000
matrix_multiplication^reset_1.inpad[0] (.input)                                                                                                                                      0.000     0.000
n129037.in[0] (.names)                                                                                                                                                               5.765     5.765
n129037.out[0] (.names)                                                                                                                                                              0.235     6.000
n129041.in[5] (.names)                                                                                                                                                               0.620     6.620
n129041.out[0] (.names)                                                                                                                                                              0.261     6.881
n118413.in[0] (.names)                                                                                                                                                               0.626     7.507
n118413.out[0] (.names)                                                                                                                                                              0.235     7.742
matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^a2_data_delayed_1~15_FF_NODE.D[0] (.latch)                         0.000     7.742
data arrival time                                                                                                                                                                              7.742

clock matrix_multiplication^clk (rise edge)                                                                                                                                          0.000     0.000
clock source latency                                                                                                                                                                 0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                          0.000     0.000
matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^a2_data_delayed_1~15_FF_NODE.clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                                                                                                                    0.000     0.042
cell setup time                                                                                                                                                                     -0.066    -0.024
data required time                                                                                                                                                                            -0.024
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                            -0.024
data arrival time                                                                                                                                                                             -7.742
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                              -7.765


#Path 58
Startpoint: matrix_multiplication^reset_1.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^a2_data_delayed_1~8_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                                Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                                         0.000     0.000
clock source latency                                                                                                                                                                0.000     0.000
input external delay                                                                                                                                                                0.000     0.000
matrix_multiplication^reset_1.inpad[0] (.input)                                                                                                                                     0.000     0.000
n129037.in[0] (.names)                                                                                                                                                              5.765     5.765
n129037.out[0] (.names)                                                                                                                                                             0.235     6.000
n129041.in[5] (.names)                                                                                                                                                              0.620     6.620
n129041.out[0] (.names)                                                                                                                                                             0.261     6.881
n118483.in[0] (.names)                                                                                                                                                              0.626     7.507
n118483.out[0] (.names)                                                                                                                                                             0.235     7.742
matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^a2_data_delayed_1~8_FF_NODE.D[0] (.latch)                         0.000     7.742
data arrival time                                                                                                                                                                             7.742

clock matrix_multiplication^clk (rise edge)                                                                                                                                         0.000     0.000
clock source latency                                                                                                                                                                0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                         0.000     0.000
matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^a2_data_delayed_1~8_FF_NODE.clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                                                                                                                   0.000     0.042
cell setup time                                                                                                                                                                    -0.066    -0.024
data required time                                                                                                                                                                           -0.024
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                           -0.024
data arrival time                                                                                                                                                                            -7.742
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                             -7.765


#Path 59
Startpoint: matrix_multiplication^reset_1.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^a3_data_delayed_3~0_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                                Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                                         0.000     0.000
clock source latency                                                                                                                                                                0.000     0.000
input external delay                                                                                                                                                                0.000     0.000
matrix_multiplication^reset_1.inpad[0] (.input)                                                                                                                                     0.000     0.000
n129037.in[0] (.names)                                                                                                                                                              5.765     5.765
n129037.out[0] (.names)                                                                                                                                                             0.235     6.000
n129041.in[5] (.names)                                                                                                                                                              0.620     6.620
n129041.out[0] (.names)                                                                                                                                                             0.261     6.881
n118513.in[0] (.names)                                                                                                                                                              0.626     7.507
n118513.out[0] (.names)                                                                                                                                                             0.235     7.742
matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^a3_data_delayed_3~0_FF_NODE.D[0] (.latch)                         0.000     7.742
data arrival time                                                                                                                                                                             7.742

clock matrix_multiplication^clk (rise edge)                                                                                                                                         0.000     0.000
clock source latency                                                                                                                                                                0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                         0.000     0.000
matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^a3_data_delayed_3~0_FF_NODE.clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                                                                                                                   0.000     0.042
cell setup time                                                                                                                                                                    -0.066    -0.024
data required time                                                                                                                                                                           -0.024
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                           -0.024
data arrival time                                                                                                                                                                            -7.742
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                             -7.765


#Path 60
Startpoint: matrix_multiplication^reset_1.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^a2_data_delayed_2~15_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                                 Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                                          0.000     0.000
clock source latency                                                                                                                                                                 0.000     0.000
input external delay                                                                                                                                                                 0.000     0.000
matrix_multiplication^reset_1.inpad[0] (.input)                                                                                                                                      0.000     0.000
n129037.in[0] (.names)                                                                                                                                                               5.765     5.765
n129037.out[0] (.names)                                                                                                                                                              0.235     6.000
n129041.in[5] (.names)                                                                                                                                                               0.620     6.620
n129041.out[0] (.names)                                                                                                                                                              0.261     6.881
n118418.in[0] (.names)                                                                                                                                                               0.626     7.507
n118418.out[0] (.names)                                                                                                                                                              0.235     7.742
matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^a2_data_delayed_2~15_FF_NODE.D[0] (.latch)                         0.000     7.742
data arrival time                                                                                                                                                                              7.742

clock matrix_multiplication^clk (rise edge)                                                                                                                                          0.000     0.000
clock source latency                                                                                                                                                                 0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                          0.000     0.000
matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^a2_data_delayed_2~15_FF_NODE.clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                                                                                                                    0.000     0.042
cell setup time                                                                                                                                                                     -0.066    -0.024
data required time                                                                                                                                                                            -0.024
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                            -0.024
data arrival time                                                                                                                                                                             -7.742
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                              -7.765


#Path 61
Startpoint: matrix_multiplication^reset_1.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^a2_data_delayed_2~2_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                                Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                                         0.000     0.000
clock source latency                                                                                                                                                                0.000     0.000
input external delay                                                                                                                                                                0.000     0.000
matrix_multiplication^reset_1.inpad[0] (.input)                                                                                                                                     0.000     0.000
n129037.in[0] (.names)                                                                                                                                                              5.765     5.765
n129037.out[0] (.names)                                                                                                                                                             0.235     6.000
n129041.in[5] (.names)                                                                                                                                                              0.620     6.620
n129041.out[0] (.names)                                                                                                                                                             0.261     6.881
n118428.in[0] (.names)                                                                                                                                                              0.626     7.507
n118428.out[0] (.names)                                                                                                                                                             0.235     7.742
matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^a2_data_delayed_2~2_FF_NODE.D[0] (.latch)                         0.000     7.742
data arrival time                                                                                                                                                                             7.742

clock matrix_multiplication^clk (rise edge)                                                                                                                                         0.000     0.000
clock source latency                                                                                                                                                                0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                         0.000     0.000
matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^a2_data_delayed_2~2_FF_NODE.clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                                                                                                                   0.000     0.042
cell setup time                                                                                                                                                                    -0.066    -0.024
data required time                                                                                                                                                                           -0.024
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                           -0.024
data arrival time                                                                                                                                                                            -7.742
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                             -7.765


#Path 62
Startpoint: matrix_multiplication^reset_1.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^a3_data_delayed_2~0_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                                Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                                         0.000     0.000
clock source latency                                                                                                                                                                0.000     0.000
input external delay                                                                                                                                                                0.000     0.000
matrix_multiplication^reset_1.inpad[0] (.input)                                                                                                                                     0.000     0.000
n129037.in[0] (.names)                                                                                                                                                              5.765     5.765
n129037.out[0] (.names)                                                                                                                                                             0.235     6.000
n129041.in[5] (.names)                                                                                                                                                              0.620     6.620
n129041.out[0] (.names)                                                                                                                                                             0.261     6.881
n118508.in[0] (.names)                                                                                                                                                              0.626     7.507
n118508.out[0] (.names)                                                                                                                                                             0.235     7.742
matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^a3_data_delayed_2~0_FF_NODE.D[0] (.latch)                         0.000     7.742
data arrival time                                                                                                                                                                             7.742

clock matrix_multiplication^clk (rise edge)                                                                                                                                         0.000     0.000
clock source latency                                                                                                                                                                0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                         0.000     0.000
matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^a3_data_delayed_2~0_FF_NODE.clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                                                                                                                   0.000     0.042
cell setup time                                                                                                                                                                    -0.066    -0.024
data required time                                                                                                                                                                           -0.024
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                           -0.024
data arrival time                                                                                                                                                                            -7.742
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                             -7.765


#Path 63
Startpoint: matrix_multiplication^reset_1.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^a3_data_delayed_1~0_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                                Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                                         0.000     0.000
clock source latency                                                                                                                                                                0.000     0.000
input external delay                                                                                                                                                                0.000     0.000
matrix_multiplication^reset_1.inpad[0] (.input)                                                                                                                                     0.000     0.000
n129037.in[0] (.names)                                                                                                                                                              5.765     5.765
n129037.out[0] (.names)                                                                                                                                                             0.235     6.000
n129041.in[5] (.names)                                                                                                                                                              0.620     6.620
n129041.out[0] (.names)                                                                                                                                                             0.261     6.881
n118503.in[0] (.names)                                                                                                                                                              0.626     7.507
n118503.out[0] (.names)                                                                                                                                                             0.235     7.742
matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^a3_data_delayed_1~0_FF_NODE.D[0] (.latch)                         0.000     7.742
data arrival time                                                                                                                                                                             7.742

clock matrix_multiplication^clk (rise edge)                                                                                                                                         0.000     0.000
clock source latency                                                                                                                                                                0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                         0.000     0.000
matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^a3_data_delayed_1~0_FF_NODE.clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                                                                                                                   0.000     0.042
cell setup time                                                                                                                                                                    -0.066    -0.024
data required time                                                                                                                                                                           -0.024
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                           -0.024
data arrival time                                                                                                                                                                            -7.742
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                             -7.765


#Path 64
Startpoint: matrix_multiplication^reset_1.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^a1_data_delayed_1~15_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                                 Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                                          0.000     0.000
clock source latency                                                                                                                                                                 0.000     0.000
input external delay                                                                                                                                                                 0.000     0.000
matrix_multiplication^reset_1.inpad[0] (.input)                                                                                                                                      0.000     0.000
n129037.in[0] (.names)                                                                                                                                                               5.765     5.765
n129037.out[0] (.names)                                                                                                                                                              0.235     6.000
n129041.in[5] (.names)                                                                                                                                                               0.620     6.620
n129041.out[0] (.names)                                                                                                                                                              0.261     6.881
n118298.in[0] (.names)                                                                                                                                                               0.625     7.506
n118298.out[0] (.names)                                                                                                                                                              0.235     7.741
matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^a1_data_delayed_1~15_FF_NODE.D[0] (.latch)                         0.000     7.741
data arrival time                                                                                                                                                                              7.741

clock matrix_multiplication^clk (rise edge)                                                                                                                                          0.000     0.000
clock source latency                                                                                                                                                                 0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                          0.000     0.000
matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^a1_data_delayed_1~15_FF_NODE.clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                                                                                                                    0.000     0.042
cell setup time                                                                                                                                                                     -0.066    -0.024
data required time                                                                                                                                                                            -0.024
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                            -0.024
data arrival time                                                                                                                                                                             -7.741
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                              -7.764


#Path 65
Startpoint: matrix_multiplication^reset_1.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^a1_data_delayed_1~0_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                                Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                                         0.000     0.000
clock source latency                                                                                                                                                                0.000     0.000
input external delay                                                                                                                                                                0.000     0.000
matrix_multiplication^reset_1.inpad[0] (.input)                                                                                                                                     0.000     0.000
n129037.in[0] (.names)                                                                                                                                                              5.765     5.765
n129037.out[0] (.names)                                                                                                                                                             0.235     6.000
n129041.in[5] (.names)                                                                                                                                                              0.620     6.620
n129041.out[0] (.names)                                                                                                                                                             0.261     6.881
n118263.in[0] (.names)                                                                                                                                                              0.622     7.504
n118263.out[0] (.names)                                                                                                                                                             0.235     7.739
matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^a1_data_delayed_1~0_FF_NODE.D[0] (.latch)                         0.000     7.739
data arrival time                                                                                                                                                                             7.739

clock matrix_multiplication^clk (rise edge)                                                                                                                                         0.000     0.000
clock source latency                                                                                                                                                                0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                         0.000     0.000
matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^a1_data_delayed_1~0_FF_NODE.clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                                                                                                                   0.000     0.042
cell setup time                                                                                                                                                                    -0.066    -0.024
data required time                                                                                                                                                                           -0.024
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                           -0.024
data arrival time                                                                                                                                                                            -7.739
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                             -7.762


#Path 66
Startpoint: matrix_multiplication^reset_1.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^a1_data_delayed_1~11_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                                 Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                                          0.000     0.000
clock source latency                                                                                                                                                                 0.000     0.000
input external delay                                                                                                                                                                 0.000     0.000
matrix_multiplication^reset_1.inpad[0] (.input)                                                                                                                                      0.000     0.000
n129037.in[0] (.names)                                                                                                                                                               5.765     5.765
n129037.out[0] (.names)                                                                                                                                                              0.235     6.000
n129041.in[5] (.names)                                                                                                                                                               0.620     6.620
n129041.out[0] (.names)                                                                                                                                                              0.261     6.881
n118278.in[0] (.names)                                                                                                                                                               0.622     7.504
n118278.out[0] (.names)                                                                                                                                                              0.235     7.739
matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^a1_data_delayed_1~11_FF_NODE.D[0] (.latch)                         0.000     7.739
data arrival time                                                                                                                                                                              7.739

clock matrix_multiplication^clk (rise edge)                                                                                                                                          0.000     0.000
clock source latency                                                                                                                                                                 0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                          0.000     0.000
matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^a1_data_delayed_1~11_FF_NODE.clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                                                                                                                    0.000     0.042
cell setup time                                                                                                                                                                     -0.066    -0.024
data required time                                                                                                                                                                            -0.024
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                            -0.024
data arrival time                                                                                                                                                                             -7.739
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                              -7.762


#Path 67
Startpoint: matrix_multiplication^reset_1.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^a1_data_delayed_1~12_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                                 Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                                          0.000     0.000
clock source latency                                                                                                                                                                 0.000     0.000
input external delay                                                                                                                                                                 0.000     0.000
matrix_multiplication^reset_1.inpad[0] (.input)                                                                                                                                      0.000     0.000
n129037.in[0] (.names)                                                                                                                                                               5.765     5.765
n129037.out[0] (.names)                                                                                                                                                              0.235     6.000
n129041.in[5] (.names)                                                                                                                                                               0.620     6.620
n129041.out[0] (.names)                                                                                                                                                              0.261     6.881
n118283.in[0] (.names)                                                                                                                                                               0.622     7.504
n118283.out[0] (.names)                                                                                                                                                              0.235     7.739
matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^a1_data_delayed_1~12_FF_NODE.D[0] (.latch)                         0.000     7.739
data arrival time                                                                                                                                                                              7.739

clock matrix_multiplication^clk (rise edge)                                                                                                                                          0.000     0.000
clock source latency                                                                                                                                                                 0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                          0.000     0.000
matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^a1_data_delayed_1~12_FF_NODE.clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                                                                                                                    0.000     0.042
cell setup time                                                                                                                                                                     -0.066    -0.024
data required time                                                                                                                                                                            -0.024
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                            -0.024
data arrival time                                                                                                                                                                             -7.739
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                              -7.762


#Path 68
Startpoint: matrix_multiplication^reset_1.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^a1_data_delayed_1~14_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                                 Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                                          0.000     0.000
clock source latency                                                                                                                                                                 0.000     0.000
input external delay                                                                                                                                                                 0.000     0.000
matrix_multiplication^reset_1.inpad[0] (.input)                                                                                                                                      0.000     0.000
n129037.in[0] (.names)                                                                                                                                                               5.765     5.765
n129037.out[0] (.names)                                                                                                                                                              0.235     6.000
n129041.in[5] (.names)                                                                                                                                                               0.620     6.620
n129041.out[0] (.names)                                                                                                                                                              0.261     6.881
n118293.in[0] (.names)                                                                                                                                                               0.622     7.504
n118293.out[0] (.names)                                                                                                                                                              0.235     7.739
matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^a1_data_delayed_1~14_FF_NODE.D[0] (.latch)                         0.000     7.739
data arrival time                                                                                                                                                                              7.739

clock matrix_multiplication^clk (rise edge)                                                                                                                                          0.000     0.000
clock source latency                                                                                                                                                                 0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                          0.000     0.000
matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^a1_data_delayed_1~14_FF_NODE.clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                                                                                                                    0.000     0.042
cell setup time                                                                                                                                                                     -0.066    -0.024
data required time                                                                                                                                                                            -0.024
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                            -0.024
data arrival time                                                                                                                                                                             -7.739
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                              -7.762


#Path 69
Startpoint: matrix_multiplication^reset_1.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^a1_data_delayed_1~3_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                                Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                                         0.000     0.000
clock source latency                                                                                                                                                                0.000     0.000
input external delay                                                                                                                                                                0.000     0.000
matrix_multiplication^reset_1.inpad[0] (.input)                                                                                                                                     0.000     0.000
n129037.in[0] (.names)                                                                                                                                                              5.765     5.765
n129037.out[0] (.names)                                                                                                                                                             0.235     6.000
n129041.in[5] (.names)                                                                                                                                                              0.620     6.620
n129041.out[0] (.names)                                                                                                                                                             0.261     6.881
n118308.in[0] (.names)                                                                                                                                                              0.622     7.504
n118308.out[0] (.names)                                                                                                                                                             0.235     7.739
matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^a1_data_delayed_1~3_FF_NODE.D[0] (.latch)                         0.000     7.739
data arrival time                                                                                                                                                                             7.739

clock matrix_multiplication^clk (rise edge)                                                                                                                                         0.000     0.000
clock source latency                                                                                                                                                                0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                         0.000     0.000
matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^a1_data_delayed_1~3_FF_NODE.clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                                                                                                                   0.000     0.042
cell setup time                                                                                                                                                                    -0.066    -0.024
data required time                                                                                                                                                                           -0.024
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                           -0.024
data arrival time                                                                                                                                                                            -7.739
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                             -7.762


#Path 70
Startpoint: matrix_multiplication^reset_1.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^a1_data_delayed_1~8_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                                Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                                         0.000     0.000
clock source latency                                                                                                                                                                0.000     0.000
input external delay                                                                                                                                                                0.000     0.000
matrix_multiplication^reset_1.inpad[0] (.input)                                                                                                                                     0.000     0.000
n129037.in[0] (.names)                                                                                                                                                              5.765     5.765
n129037.out[0] (.names)                                                                                                                                                             0.235     6.000
n129041.in[5] (.names)                                                                                                                                                              0.620     6.620
n129041.out[0] (.names)                                                                                                                                                             0.261     6.881
n118333.in[0] (.names)                                                                                                                                                              0.622     7.504
n118333.out[0] (.names)                                                                                                                                                             0.235     7.739
matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^a1_data_delayed_1~8_FF_NODE.D[0] (.latch)                         0.000     7.739
data arrival time                                                                                                                                                                             7.739

clock matrix_multiplication^clk (rise edge)                                                                                                                                         0.000     0.000
clock source latency                                                                                                                                                                0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                         0.000     0.000
matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^a1_data_delayed_1~8_FF_NODE.clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                                                                                                                   0.000     0.042
cell setup time                                                                                                                                                                    -0.066    -0.024
data required time                                                                                                                                                                           -0.024
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                           -0.024
data arrival time                                                                                                                                                                            -7.739
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                             -7.762


#Path 71
Startpoint: matrix_multiplication^reset_1.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^a1_data_delayed_1~13_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                                 Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                                          0.000     0.000
clock source latency                                                                                                                                                                 0.000     0.000
input external delay                                                                                                                                                                 0.000     0.000
matrix_multiplication^reset_1.inpad[0] (.input)                                                                                                                                      0.000     0.000
n129037.in[0] (.names)                                                                                                                                                               5.765     5.765
n129037.out[0] (.names)                                                                                                                                                              0.235     6.000
n129041.in[5] (.names)                                                                                                                                                               0.620     6.620
n129041.out[0] (.names)                                                                                                                                                              0.261     6.881
n118288.in[0] (.names)                                                                                                                                                               0.620     7.501
n118288.out[0] (.names)                                                                                                                                                              0.235     7.736
matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^a1_data_delayed_1~13_FF_NODE.D[0] (.latch)                         0.000     7.736
data arrival time                                                                                                                                                                              7.736

clock matrix_multiplication^clk (rise edge)                                                                                                                                          0.000     0.000
clock source latency                                                                                                                                                                 0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                          0.000     0.000
matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^a1_data_delayed_1~13_FF_NODE.clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                                                                                                                    0.000     0.042
cell setup time                                                                                                                                                                     -0.066    -0.024
data required time                                                                                                                                                                            -0.024
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                            -0.024
data arrival time                                                                                                                                                                             -7.736
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                              -7.760


#Path 72
Startpoint: matrix_multiplication^reset_1.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^a1_data_delayed_1~7_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                                Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                                         0.000     0.000
clock source latency                                                                                                                                                                0.000     0.000
input external delay                                                                                                                                                                0.000     0.000
matrix_multiplication^reset_1.inpad[0] (.input)                                                                                                                                     0.000     0.000
n129037.in[0] (.names)                                                                                                                                                              5.765     5.765
n129037.out[0] (.names)                                                                                                                                                             0.235     6.000
n129041.in[5] (.names)                                                                                                                                                              0.620     6.620
n129041.out[0] (.names)                                                                                                                                                             0.261     6.881
n118328.in[0] (.names)                                                                                                                                                              0.620     7.501
n118328.out[0] (.names)                                                                                                                                                             0.235     7.736
matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^a1_data_delayed_1~7_FF_NODE.D[0] (.latch)                         0.000     7.736
data arrival time                                                                                                                                                                             7.736

clock matrix_multiplication^clk (rise edge)                                                                                                                                         0.000     0.000
clock source latency                                                                                                                                                                0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                         0.000     0.000
matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^a1_data_delayed_1~7_FF_NODE.clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                                                                                                                   0.000     0.042
cell setup time                                                                                                                                                                    -0.066    -0.024
data required time                                                                                                                                                                           -0.024
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                           -0.024
data arrival time                                                                                                                                                                            -7.736
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                             -7.760


#Path 73
Startpoint: matrix_multiplication^reset_1.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_2^done_mat_mul_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                         Incr      Path
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                                  0.000     0.000
clock source latency                                                                                                                                                         0.000     0.000
input external delay                                                                                                                                                         0.000     0.000
matrix_multiplication^reset_1.inpad[0] (.input)                                                                                                                              0.000     0.000
n129037.in[0] (.names)                                                                                                                                                       5.765     5.765
n129037.out[0] (.names)                                                                                                                                                      0.235     6.000
n121483.in[1] (.names)                                                                                                                                                       1.486     7.487
n121483.out[0] (.names)                                                                                                                                                      0.235     7.722
matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_2^done_mat_mul_FF_NODE.D[0] (.latch)                         0.000     7.722
data arrival time                                                                                                                                                                      7.722

clock matrix_multiplication^clk (rise edge)                                                                                                                                  0.000     0.000
clock source latency                                                                                                                                                         0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                  0.000     0.000
matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_2^done_mat_mul_FF_NODE.clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                                                                                                            0.000     0.042
cell setup time                                                                                                                                                             -0.066    -0.024
data required time                                                                                                                                                                    -0.024
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                    -0.024
data arrival time                                                                                                                                                                     -7.722
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                      -7.745


#Path 74
Startpoint: matrix_multiplication^reset_2.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1.processing_element+pe30^out_b~5_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                                            Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                                                     0.000     0.000
clock source latency                                                                                                                                                                            0.000     0.000
input external delay                                                                                                                                                                            0.000     0.000
matrix_multiplication^reset_2.inpad[0] (.input)                                                                                                                                                 0.000     0.000
n74908.in[0] (.names)                                                                                                                                                                           7.483     7.483
n74908.out[0] (.names)                                                                                                                                                                          0.235     7.718
matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1.processing_element+pe30^out_b~5_FF_NODE.D[0] (.latch)                         0.000     7.718
data arrival time                                                                                                                                                                                         7.718

clock matrix_multiplication^clk (rise edge)                                                                                                                                                     0.000     0.000
clock source latency                                                                                                                                                                            0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                                     0.000     0.000
matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1.processing_element+pe30^out_b~5_FF_NODE.clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                                                                                                                               0.000     0.042
cell setup time                                                                                                                                                                                -0.066    -0.024
data required time                                                                                                                                                                                       -0.024
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                       -0.024
data arrival time                                                                                                                                                                                        -7.718
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                         -7.742


#Path 75
Startpoint: matrix_multiplication^reset_2.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : lo10910.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                  Incr      Path
-------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                           0.000     0.000
clock source latency                                                  0.000     0.000
input external delay                                                  0.000     0.000
matrix_multiplication^reset_2.inpad[0] (.input)                       0.000     0.000
li10910.in[0] (.names)                                                7.483     7.483
li10910.out[0] (.names)                                               0.235     7.718
lo10910.D[0] (.latch)                                                 0.000     7.718
data arrival time                                                               7.718

clock matrix_multiplication^clk (rise edge)                           0.000     0.000
clock source latency                                                  0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                           0.000     0.000
lo10910.clk[0] (.latch)                                               0.042     0.042
clock uncertainty                                                     0.000     0.042
cell setup time                                                      -0.066    -0.024
data required time                                                             -0.024
-------------------------------------------------------------------------------------
data required time                                                             -0.024
data arrival time                                                              -7.718
-------------------------------------------------------------------------------------
slack (VIOLATED)                                                               -7.742


#Path 76
Startpoint: matrix_multiplication^reset_2.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1.processing_element+pe30^out_b~15_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                                             Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                                                      0.000     0.000
clock source latency                                                                                                                                                                             0.000     0.000
input external delay                                                                                                                                                                             0.000     0.000
matrix_multiplication^reset_2.inpad[0] (.input)                                                                                                                                                  0.000     0.000
n75658.in[0] (.names)                                                                                                                                                                            7.483     7.483
n75658.out[0] (.names)                                                                                                                                                                           0.235     7.718
matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1.processing_element+pe30^out_b~15_FF_NODE.D[0] (.latch)                         0.000     7.718
data arrival time                                                                                                                                                                                          7.718

clock matrix_multiplication^clk (rise edge)                                                                                                                                                      0.000     0.000
clock source latency                                                                                                                                                                             0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                                      0.000     0.000
matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1.processing_element+pe30^out_b~15_FF_NODE.clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                                                                                                                                0.000     0.042
cell setup time                                                                                                                                                                                 -0.066    -0.024
data required time                                                                                                                                                                                        -0.024
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                        -0.024
data arrival time                                                                                                                                                                                         -7.718
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                          -7.742


#Path 77
Startpoint: matrix_multiplication^reset_2.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : lo10909.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                  Incr      Path
-------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                           0.000     0.000
clock source latency                                                  0.000     0.000
input external delay                                                  0.000     0.000
matrix_multiplication^reset_2.inpad[0] (.input)                       0.000     0.000
li10909.in[0] (.names)                                                7.483     7.483
li10909.out[0] (.names)                                               0.235     7.718
lo10909.D[0] (.latch)                                                 0.000     7.718
data arrival time                                                               7.718

clock matrix_multiplication^clk (rise edge)                           0.000     0.000
clock source latency                                                  0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                           0.000     0.000
lo10909.clk[0] (.latch)                                               0.042     0.042
clock uncertainty                                                     0.000     0.042
cell setup time                                                      -0.066    -0.024
data required time                                                             -0.024
-------------------------------------------------------------------------------------
data required time                                                             -0.024
data arrival time                                                              -7.718
-------------------------------------------------------------------------------------
slack (VIOLATED)                                                               -7.742


#Path 78
Startpoint: matrix_multiplication^reset_2.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : lo10908.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                  Incr      Path
-------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                           0.000     0.000
clock source latency                                                  0.000     0.000
input external delay                                                  0.000     0.000
matrix_multiplication^reset_2.inpad[0] (.input)                       0.000     0.000
li10908.in[0] (.names)                                                7.483     7.483
li10908.out[0] (.names)                                               0.235     7.718
lo10908.D[0] (.latch)                                                 0.000     7.718
data arrival time                                                               7.718

clock matrix_multiplication^clk (rise edge)                           0.000     0.000
clock source latency                                                  0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                           0.000     0.000
lo10908.clk[0] (.latch)                                               0.042     0.042
clock uncertainty                                                     0.000     0.042
cell setup time                                                      -0.066    -0.024
data required time                                                             -0.024
-------------------------------------------------------------------------------------
data required time                                                             -0.024
data arrival time                                                              -7.718
-------------------------------------------------------------------------------------
slack (VIOLATED)                                                               -7.742


#Path 79
Startpoint: matrix_multiplication^reset_1.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^a3_data_delayed_3~1_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                                Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                                         0.000     0.000
clock source latency                                                                                                                                                                0.000     0.000
input external delay                                                                                                                                                                0.000     0.000
matrix_multiplication^reset_1.inpad[0] (.input)                                                                                                                                     0.000     0.000
n129037.in[0] (.names)                                                                                                                                                              5.765     5.765
n129037.out[0] (.names)                                                                                                                                                             0.235     6.000
n129041.in[5] (.names)                                                                                                                                                              0.620     6.620
n129041.out[0] (.names)                                                                                                                                                             0.261     6.881
n118528.in[0] (.names)                                                                                                                                                              0.481     7.362
n118528.out[0] (.names)                                                                                                                                                             0.235     7.597
matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^a3_data_delayed_3~1_FF_NODE.D[0] (.latch)                         0.000     7.597
data arrival time                                                                                                                                                                             7.597

clock matrix_multiplication^clk (rise edge)                                                                                                                                         0.000     0.000
clock source latency                                                                                                                                                                0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                         0.000     0.000
matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^a3_data_delayed_3~1_FF_NODE.clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                                                                                                                   0.000     0.042
cell setup time                                                                                                                                                                    -0.066    -0.024
data required time                                                                                                                                                                           -0.024
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                           -0.024
data arrival time                                                                                                                                                                            -7.597
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                             -7.621


#Path 80
Startpoint: matrix_multiplication^reset_1.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^a3_data_delayed_2~1_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                                Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                                         0.000     0.000
clock source latency                                                                                                                                                                0.000     0.000
input external delay                                                                                                                                                                0.000     0.000
matrix_multiplication^reset_1.inpad[0] (.input)                                                                                                                                     0.000     0.000
n129037.in[0] (.names)                                                                                                                                                              5.765     5.765
n129037.out[0] (.names)                                                                                                                                                             0.235     6.000
n129041.in[5] (.names)                                                                                                                                                              0.620     6.620
n129041.out[0] (.names)                                                                                                                                                             0.261     6.881
n118523.in[0] (.names)                                                                                                                                                              0.481     7.362
n118523.out[0] (.names)                                                                                                                                                             0.235     7.597
matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^a3_data_delayed_2~1_FF_NODE.D[0] (.latch)                         0.000     7.597
data arrival time                                                                                                                                                                             7.597

clock matrix_multiplication^clk (rise edge)                                                                                                                                         0.000     0.000
clock source latency                                                                                                                                                                0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                         0.000     0.000
matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^a3_data_delayed_2~1_FF_NODE.clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                                                                                                                   0.000     0.042
cell setup time                                                                                                                                                                    -0.066    -0.024
data required time                                                                                                                                                                           -0.024
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                           -0.024
data arrival time                                                                                                                                                                            -7.597
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                             -7.621


#Path 81
Startpoint: matrix_multiplication^reset_1.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^a3_data_delayed_1~1_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                                Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                                         0.000     0.000
clock source latency                                                                                                                                                                0.000     0.000
input external delay                                                                                                                                                                0.000     0.000
matrix_multiplication^reset_1.inpad[0] (.input)                                                                                                                                     0.000     0.000
n129037.in[0] (.names)                                                                                                                                                              5.765     5.765
n129037.out[0] (.names)                                                                                                                                                             0.235     6.000
n129041.in[5] (.names)                                                                                                                                                              0.620     6.620
n129041.out[0] (.names)                                                                                                                                                             0.261     6.881
n118518.in[0] (.names)                                                                                                                                                              0.481     7.362
n118518.out[0] (.names)                                                                                                                                                             0.235     7.597
matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^a3_data_delayed_1~1_FF_NODE.D[0] (.latch)                         0.000     7.597
data arrival time                                                                                                                                                                             7.597

clock matrix_multiplication^clk (rise edge)                                                                                                                                         0.000     0.000
clock source latency                                                                                                                                                                0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                         0.000     0.000
matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^a3_data_delayed_1~1_FF_NODE.clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                                                                                                                   0.000     0.042
cell setup time                                                                                                                                                                    -0.066    -0.024
data required time                                                                                                                                                                           -0.024
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                           -0.024
data arrival time                                                                                                                                                                            -7.597
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                             -7.621


#Path 82
Startpoint: matrix_multiplication^reset_1.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^a3_data_delayed_3~6_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                                Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                                         0.000     0.000
clock source latency                                                                                                                                                                0.000     0.000
input external delay                                                                                                                                                                0.000     0.000
matrix_multiplication^reset_1.inpad[0] (.input)                                                                                                                                     0.000     0.000
n129037.in[0] (.names)                                                                                                                                                              5.765     5.765
n129037.out[0] (.names)                                                                                                                                                             0.235     6.000
n129041.in[5] (.names)                                                                                                                                                              0.620     6.620
n129041.out[0] (.names)                                                                                                                                                             0.261     6.881
n118693.in[0] (.names)                                                                                                                                                              0.480     7.361
n118693.out[0] (.names)                                                                                                                                                             0.235     7.596
matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^a3_data_delayed_3~6_FF_NODE.D[0] (.latch)                         0.000     7.596
data arrival time                                                                                                                                                                             7.596

clock matrix_multiplication^clk (rise edge)                                                                                                                                         0.000     0.000
clock source latency                                                                                                                                                                0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                         0.000     0.000
matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^a3_data_delayed_3~6_FF_NODE.clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                                                                                                                   0.000     0.042
cell setup time                                                                                                                                                                    -0.066    -0.024
data required time                                                                                                                                                                           -0.024
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                           -0.024
data arrival time                                                                                                                                                                            -7.596
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                             -7.620


#Path 83
Startpoint: matrix_multiplication^reset_1.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^a3_data_delayed_2~6_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                                Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                                         0.000     0.000
clock source latency                                                                                                                                                                0.000     0.000
input external delay                                                                                                                                                                0.000     0.000
matrix_multiplication^reset_1.inpad[0] (.input)                                                                                                                                     0.000     0.000
n129037.in[0] (.names)                                                                                                                                                              5.765     5.765
n129037.out[0] (.names)                                                                                                                                                             0.235     6.000
n129041.in[5] (.names)                                                                                                                                                              0.620     6.620
n129041.out[0] (.names)                                                                                                                                                             0.261     6.881
n118688.in[0] (.names)                                                                                                                                                              0.480     7.361
n118688.out[0] (.names)                                                                                                                                                             0.235     7.596
matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^a3_data_delayed_2~6_FF_NODE.D[0] (.latch)                         0.000     7.596
data arrival time                                                                                                                                                                             7.596

clock matrix_multiplication^clk (rise edge)                                                                                                                                         0.000     0.000
clock source latency                                                                                                                                                                0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                         0.000     0.000
matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^a3_data_delayed_2~6_FF_NODE.clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                                                                                                                   0.000     0.042
cell setup time                                                                                                                                                                    -0.066    -0.024
data required time                                                                                                                                                                           -0.024
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                           -0.024
data arrival time                                                                                                                                                                            -7.596
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                             -7.620


#Path 84
Startpoint: matrix_multiplication^reset_1.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^a3_data_delayed_1~13_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                                 Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                                          0.000     0.000
clock source latency                                                                                                                                                                 0.000     0.000
input external delay                                                                                                                                                                 0.000     0.000
matrix_multiplication^reset_1.inpad[0] (.input)                                                                                                                                      0.000     0.000
n129037.in[0] (.names)                                                                                                                                                               5.765     5.765
n129037.out[0] (.names)                                                                                                                                                              0.235     6.000
n129041.in[5] (.names)                                                                                                                                                               0.620     6.620
n129041.out[0] (.names)                                                                                                                                                              0.261     6.881
n118578.in[0] (.names)                                                                                                                                                               0.480     7.361
n118578.out[0] (.names)                                                                                                                                                              0.235     7.596
matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^a3_data_delayed_1~13_FF_NODE.D[0] (.latch)                         0.000     7.596
data arrival time                                                                                                                                                                              7.596

clock matrix_multiplication^clk (rise edge)                                                                                                                                          0.000     0.000
clock source latency                                                                                                                                                                 0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                          0.000     0.000
matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^a3_data_delayed_1~13_FF_NODE.clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                                                                                                                    0.000     0.042
cell setup time                                                                                                                                                                     -0.066    -0.024
data required time                                                                                                                                                                            -0.024
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                            -0.024
data arrival time                                                                                                                                                                             -7.596
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                              -7.620


#Path 85
Startpoint: matrix_multiplication^reset_1.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^a3_data_delayed_3~13_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                                 Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                                          0.000     0.000
clock source latency                                                                                                                                                                 0.000     0.000
input external delay                                                                                                                                                                 0.000     0.000
matrix_multiplication^reset_1.inpad[0] (.input)                                                                                                                                      0.000     0.000
n129037.in[0] (.names)                                                                                                                                                               5.765     5.765
n129037.out[0] (.names)                                                                                                                                                              0.235     6.000
n129041.in[5] (.names)                                                                                                                                                               0.620     6.620
n129041.out[0] (.names)                                                                                                                                                              0.261     6.881
n118588.in[0] (.names)                                                                                                                                                               0.480     7.361
n118588.out[0] (.names)                                                                                                                                                              0.235     7.596
matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^a3_data_delayed_3~13_FF_NODE.D[0] (.latch)                         0.000     7.596
data arrival time                                                                                                                                                                              7.596

clock matrix_multiplication^clk (rise edge)                                                                                                                                          0.000     0.000
clock source latency                                                                                                                                                                 0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                          0.000     0.000
matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^a3_data_delayed_3~13_FF_NODE.clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                                                                                                                    0.000     0.042
cell setup time                                                                                                                                                                     -0.066    -0.024
data required time                                                                                                                                                                            -0.024
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                            -0.024
data arrival time                                                                                                                                                                             -7.596
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                              -7.620


#Path 86
Startpoint: matrix_multiplication^reset_1.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^a3_data_delayed_1~6_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                                Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                                         0.000     0.000
clock source latency                                                                                                                                                                0.000     0.000
input external delay                                                                                                                                                                0.000     0.000
matrix_multiplication^reset_1.inpad[0] (.input)                                                                                                                                     0.000     0.000
n129037.in[0] (.names)                                                                                                                                                              5.765     5.765
n129037.out[0] (.names)                                                                                                                                                             0.235     6.000
n129041.in[5] (.names)                                                                                                                                                              0.620     6.620
n129041.out[0] (.names)                                                                                                                                                             0.261     6.881
n118683.in[0] (.names)                                                                                                                                                              0.480     7.361
n118683.out[0] (.names)                                                                                                                                                             0.235     7.596
matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^a3_data_delayed_1~6_FF_NODE.D[0] (.latch)                         0.000     7.596
data arrival time                                                                                                                                                                             7.596

clock matrix_multiplication^clk (rise edge)                                                                                                                                         0.000     0.000
clock source latency                                                                                                                                                                0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                         0.000     0.000
matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^a3_data_delayed_1~6_FF_NODE.clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                                                                                                                   0.000     0.042
cell setup time                                                                                                                                                                    -0.066    -0.024
data required time                                                                                                                                                                           -0.024
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                           -0.024
data arrival time                                                                                                                                                                            -7.596
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                             -7.620


#Path 87
Startpoint: matrix_multiplication^reset_1.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^a3_data_delayed_2~13_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                                 Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                                          0.000     0.000
clock source latency                                                                                                                                                                 0.000     0.000
input external delay                                                                                                                                                                 0.000     0.000
matrix_multiplication^reset_1.inpad[0] (.input)                                                                                                                                      0.000     0.000
n129037.in[0] (.names)                                                                                                                                                               5.765     5.765
n129037.out[0] (.names)                                                                                                                                                              0.235     6.000
n129041.in[5] (.names)                                                                                                                                                               0.620     6.620
n129041.out[0] (.names)                                                                                                                                                              0.261     6.881
n118583.in[0] (.names)                                                                                                                                                               0.480     7.361
n118583.out[0] (.names)                                                                                                                                                              0.235     7.596
matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^a3_data_delayed_2~13_FF_NODE.D[0] (.latch)                         0.000     7.596
data arrival time                                                                                                                                                                              7.596

clock matrix_multiplication^clk (rise edge)                                                                                                                                          0.000     0.000
clock source latency                                                                                                                                                                 0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                          0.000     0.000
matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^a3_data_delayed_2~13_FF_NODE.clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                                                                                                                    0.000     0.042
cell setup time                                                                                                                                                                     -0.066    -0.024
data required time                                                                                                                                                                            -0.024
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                            -0.024
data arrival time                                                                                                                                                                             -7.596
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                              -7.620


#Path 88
Startpoint: matrix_multiplication^reset_1.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^a1_data_delayed_1~6_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                                Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                                         0.000     0.000
clock source latency                                                                                                                                                                0.000     0.000
input external delay                                                                                                                                                                0.000     0.000
matrix_multiplication^reset_1.inpad[0] (.input)                                                                                                                                     0.000     0.000
n129037.in[0] (.names)                                                                                                                                                              5.765     5.765
n129037.out[0] (.names)                                                                                                                                                             0.235     6.000
n129041.in[5] (.names)                                                                                                                                                              0.620     6.620
n129041.out[0] (.names)                                                                                                                                                             0.261     6.881
n118323.in[0] (.names)                                                                                                                                                              0.479     7.360
n118323.out[0] (.names)                                                                                                                                                             0.235     7.595
matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^a1_data_delayed_1~6_FF_NODE.D[0] (.latch)                         0.000     7.595
data arrival time                                                                                                                                                                             7.595

clock matrix_multiplication^clk (rise edge)                                                                                                                                         0.000     0.000
clock source latency                                                                                                                                                                0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                         0.000     0.000
matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^a1_data_delayed_1~6_FF_NODE.clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                                                                                                                   0.000     0.042
cell setup time                                                                                                                                                                    -0.066    -0.024
data required time                                                                                                                                                                           -0.024
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                           -0.024
data arrival time                                                                                                                                                                            -7.595
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                             -7.619


#Path 89
Startpoint: matrix_multiplication^reset_1.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^a3_data_delayed_3~10_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                                 Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                                          0.000     0.000
clock source latency                                                                                                                                                                 0.000     0.000
input external delay                                                                                                                                                                 0.000     0.000
matrix_multiplication^reset_1.inpad[0] (.input)                                                                                                                                      0.000     0.000
n129037.in[0] (.names)                                                                                                                                                               5.765     5.765
n129037.out[0] (.names)                                                                                                                                                              0.235     6.000
n129041.in[5] (.names)                                                                                                                                                               0.620     6.620
n129041.out[0] (.names)                                                                                                                                                              0.261     6.881
n118543.in[0] (.names)                                                                                                                                                               0.479     7.360
n118543.out[0] (.names)                                                                                                                                                              0.235     7.595
matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^a3_data_delayed_3~10_FF_NODE.D[0] (.latch)                         0.000     7.595
data arrival time                                                                                                                                                                              7.595

clock matrix_multiplication^clk (rise edge)                                                                                                                                          0.000     0.000
clock source latency                                                                                                                                                                 0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                          0.000     0.000
matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^a3_data_delayed_3~10_FF_NODE.clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                                                                                                                    0.000     0.042
cell setup time                                                                                                                                                                     -0.066    -0.024
data required time                                                                                                                                                                            -0.024
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                            -0.024
data arrival time                                                                                                                                                                             -7.595
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                              -7.619


#Path 90
Startpoint: matrix_multiplication^reset_1.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^a3_data_delayed_2~10_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                                 Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                                          0.000     0.000
clock source latency                                                                                                                                                                 0.000     0.000
input external delay                                                                                                                                                                 0.000     0.000
matrix_multiplication^reset_1.inpad[0] (.input)                                                                                                                                      0.000     0.000
n129037.in[0] (.names)                                                                                                                                                               5.765     5.765
n129037.out[0] (.names)                                                                                                                                                              0.235     6.000
n129041.in[5] (.names)                                                                                                                                                               0.620     6.620
n129041.out[0] (.names)                                                                                                                                                              0.261     6.881
n118538.in[0] (.names)                                                                                                                                                               0.479     7.360
n118538.out[0] (.names)                                                                                                                                                              0.235     7.595
matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^a3_data_delayed_2~10_FF_NODE.D[0] (.latch)                         0.000     7.595
data arrival time                                                                                                                                                                              7.595

clock matrix_multiplication^clk (rise edge)                                                                                                                                          0.000     0.000
clock source latency                                                                                                                                                                 0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                          0.000     0.000
matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^a3_data_delayed_2~10_FF_NODE.clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                                                                                                                    0.000     0.042
cell setup time                                                                                                                                                                     -0.066    -0.024
data required time                                                                                                                                                                            -0.024
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                            -0.024
data arrival time                                                                                                                                                                             -7.595
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                              -7.619


#Path 91
Startpoint: matrix_multiplication^reset_1.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^a3_data_delayed_3~11_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                                 Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                                          0.000     0.000
clock source latency                                                                                                                                                                 0.000     0.000
input external delay                                                                                                                                                                 0.000     0.000
matrix_multiplication^reset_1.inpad[0] (.input)                                                                                                                                      0.000     0.000
n129037.in[0] (.names)                                                                                                                                                               5.765     5.765
n129037.out[0] (.names)                                                                                                                                                              0.235     6.000
n129041.in[5] (.names)                                                                                                                                                               0.620     6.620
n129041.out[0] (.names)                                                                                                                                                              0.261     6.881
n118558.in[0] (.names)                                                                                                                                                               0.479     7.360
n118558.out[0] (.names)                                                                                                                                                              0.235     7.595
matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^a3_data_delayed_3~11_FF_NODE.D[0] (.latch)                         0.000     7.595
data arrival time                                                                                                                                                                              7.595

clock matrix_multiplication^clk (rise edge)                                                                                                                                          0.000     0.000
clock source latency                                                                                                                                                                 0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                          0.000     0.000
matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^a3_data_delayed_3~11_FF_NODE.clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                                                                                                                    0.000     0.042
cell setup time                                                                                                                                                                     -0.066    -0.024
data required time                                                                                                                                                                            -0.024
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                            -0.024
data arrival time                                                                                                                                                                             -7.595
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                              -7.619


#Path 92
Startpoint: matrix_multiplication^reset_1.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^a3_data_delayed_2~11_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                                 Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                                          0.000     0.000
clock source latency                                                                                                                                                                 0.000     0.000
input external delay                                                                                                                                                                 0.000     0.000
matrix_multiplication^reset_1.inpad[0] (.input)                                                                                                                                      0.000     0.000
n129037.in[0] (.names)                                                                                                                                                               5.765     5.765
n129037.out[0] (.names)                                                                                                                                                              0.235     6.000
n129041.in[5] (.names)                                                                                                                                                               0.620     6.620
n129041.out[0] (.names)                                                                                                                                                              0.261     6.881
n118553.in[0] (.names)                                                                                                                                                               0.479     7.360
n118553.out[0] (.names)                                                                                                                                                              0.235     7.595
matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^a3_data_delayed_2~11_FF_NODE.D[0] (.latch)                         0.000     7.595
data arrival time                                                                                                                                                                              7.595

clock matrix_multiplication^clk (rise edge)                                                                                                                                          0.000     0.000
clock source latency                                                                                                                                                                 0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                          0.000     0.000
matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^a3_data_delayed_2~11_FF_NODE.clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                                                                                                                    0.000     0.042
cell setup time                                                                                                                                                                     -0.066    -0.024
data required time                                                                                                                                                                            -0.024
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                            -0.024
data arrival time                                                                                                                                                                             -7.595
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                              -7.619


#Path 93
Startpoint: matrix_multiplication^reset_1.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^a3_data_delayed_1~10_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                                 Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                                          0.000     0.000
clock source latency                                                                                                                                                                 0.000     0.000
input external delay                                                                                                                                                                 0.000     0.000
matrix_multiplication^reset_1.inpad[0] (.input)                                                                                                                                      0.000     0.000
n129037.in[0] (.names)                                                                                                                                                               5.765     5.765
n129037.out[0] (.names)                                                                                                                                                              0.235     6.000
n129041.in[5] (.names)                                                                                                                                                               0.620     6.620
n129041.out[0] (.names)                                                                                                                                                              0.261     6.881
n118533.in[0] (.names)                                                                                                                                                               0.479     7.360
n118533.out[0] (.names)                                                                                                                                                              0.235     7.595
matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^a3_data_delayed_1~10_FF_NODE.D[0] (.latch)                         0.000     7.595
data arrival time                                                                                                                                                                              7.595

clock matrix_multiplication^clk (rise edge)                                                                                                                                          0.000     0.000
clock source latency                                                                                                                                                                 0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                          0.000     0.000
matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^a3_data_delayed_1~10_FF_NODE.clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                                                                                                                    0.000     0.042
cell setup time                                                                                                                                                                     -0.066    -0.024
data required time                                                                                                                                                                            -0.024
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                            -0.024
data arrival time                                                                                                                                                                             -7.595
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                              -7.619


#Path 94
Startpoint: matrix_multiplication^reset_1.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^a3_data_delayed_1~11_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                                 Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                                          0.000     0.000
clock source latency                                                                                                                                                                 0.000     0.000
input external delay                                                                                                                                                                 0.000     0.000
matrix_multiplication^reset_1.inpad[0] (.input)                                                                                                                                      0.000     0.000
n129037.in[0] (.names)                                                                                                                                                               5.765     5.765
n129037.out[0] (.names)                                                                                                                                                              0.235     6.000
n129041.in[5] (.names)                                                                                                                                                               0.620     6.620
n129041.out[0] (.names)                                                                                                                                                              0.261     6.881
n118548.in[0] (.names)                                                                                                                                                               0.479     7.360
n118548.out[0] (.names)                                                                                                                                                              0.235     7.595
matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^a3_data_delayed_1~11_FF_NODE.D[0] (.latch)                         0.000     7.595
data arrival time                                                                                                                                                                              7.595

clock matrix_multiplication^clk (rise edge)                                                                                                                                          0.000     0.000
clock source latency                                                                                                                                                                 0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                          0.000     0.000
matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^a3_data_delayed_1~11_FF_NODE.clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                                                                                                                    0.000     0.042
cell setup time                                                                                                                                                                     -0.066    -0.024
data required time                                                                                                                                                                            -0.024
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                            -0.024
data arrival time                                                                                                                                                                             -7.595
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                              -7.619


#Path 95
Startpoint: matrix_multiplication^reset_1.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^a3_data_delayed_1~15_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                                 Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                                          0.000     0.000
clock source latency                                                                                                                                                                 0.000     0.000
input external delay                                                                                                                                                                 0.000     0.000
matrix_multiplication^reset_1.inpad[0] (.input)                                                                                                                                      0.000     0.000
n129037.in[0] (.names)                                                                                                                                                               5.765     5.765
n129037.out[0] (.names)                                                                                                                                                              0.235     6.000
n129041.in[5] (.names)                                                                                                                                                               0.620     6.620
n129041.out[0] (.names)                                                                                                                                                              0.261     6.881
n118608.in[0] (.names)                                                                                                                                                               0.476     7.357
n118608.out[0] (.names)                                                                                                                                                              0.235     7.592
matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^a3_data_delayed_1~15_FF_NODE.D[0] (.latch)                         0.000     7.592
data arrival time                                                                                                                                                                              7.592

clock matrix_multiplication^clk (rise edge)                                                                                                                                          0.000     0.000
clock source latency                                                                                                                                                                 0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                          0.000     0.000
matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^a3_data_delayed_1~15_FF_NODE.clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                                                                                                                    0.000     0.042
cell setup time                                                                                                                                                                     -0.066    -0.024
data required time                                                                                                                                                                            -0.024
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                            -0.024
data arrival time                                                                                                                                                                             -7.592
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                              -7.615


#Path 96
Startpoint: matrix_multiplication^reset_1.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^a3_data_delayed_2~3_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                                Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                                         0.000     0.000
clock source latency                                                                                                                                                                0.000     0.000
input external delay                                                                                                                                                                0.000     0.000
matrix_multiplication^reset_1.inpad[0] (.input)                                                                                                                                     0.000     0.000
n129037.in[0] (.names)                                                                                                                                                              5.765     5.765
n129037.out[0] (.names)                                                                                                                                                             0.235     6.000
n129041.in[5] (.names)                                                                                                                                                              0.620     6.620
n129041.out[0] (.names)                                                                                                                                                             0.261     6.881
n118643.in[0] (.names)                                                                                                                                                              0.476     7.357
n118643.out[0] (.names)                                                                                                                                                             0.235     7.592
matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^a3_data_delayed_2~3_FF_NODE.D[0] (.latch)                         0.000     7.592
data arrival time                                                                                                                                                                             7.592

clock matrix_multiplication^clk (rise edge)                                                                                                                                         0.000     0.000
clock source latency                                                                                                                                                                0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                         0.000     0.000
matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^a3_data_delayed_2~3_FF_NODE.clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                                                                                                                   0.000     0.042
cell setup time                                                                                                                                                                    -0.066    -0.024
data required time                                                                                                                                                                           -0.024
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                           -0.024
data arrival time                                                                                                                                                                            -7.592
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                             -7.615


#Path 97
Startpoint: matrix_multiplication^reset_1.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^a3_data_delayed_3~15_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                                 Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                                          0.000     0.000
clock source latency                                                                                                                                                                 0.000     0.000
input external delay                                                                                                                                                                 0.000     0.000
matrix_multiplication^reset_1.inpad[0] (.input)                                                                                                                                      0.000     0.000
n129037.in[0] (.names)                                                                                                                                                               5.765     5.765
n129037.out[0] (.names)                                                                                                                                                              0.235     6.000
n129041.in[5] (.names)                                                                                                                                                               0.620     6.620
n129041.out[0] (.names)                                                                                                                                                              0.261     6.881
n118618.in[0] (.names)                                                                                                                                                               0.476     7.357
n118618.out[0] (.names)                                                                                                                                                              0.235     7.592
matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^a3_data_delayed_3~15_FF_NODE.D[0] (.latch)                         0.000     7.592
data arrival time                                                                                                                                                                              7.592

clock matrix_multiplication^clk (rise edge)                                                                                                                                          0.000     0.000
clock source latency                                                                                                                                                                 0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                          0.000     0.000
matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^a3_data_delayed_3~15_FF_NODE.clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                                                                                                                    0.000     0.042
cell setup time                                                                                                                                                                     -0.066    -0.024
data required time                                                                                                                                                                            -0.024
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                            -0.024
data arrival time                                                                                                                                                                             -7.592
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                              -7.615


#Path 98
Startpoint: matrix_multiplication^reset_1.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^a3_data_delayed_3~3_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                                Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                                         0.000     0.000
clock source latency                                                                                                                                                                0.000     0.000
input external delay                                                                                                                                                                0.000     0.000
matrix_multiplication^reset_1.inpad[0] (.input)                                                                                                                                     0.000     0.000
n129037.in[0] (.names)                                                                                                                                                              5.765     5.765
n129037.out[0] (.names)                                                                                                                                                             0.235     6.000
n129041.in[5] (.names)                                                                                                                                                              0.620     6.620
n129041.out[0] (.names)                                                                                                                                                             0.261     6.881
n118648.in[0] (.names)                                                                                                                                                              0.476     7.357
n118648.out[0] (.names)                                                                                                                                                             0.235     7.592
matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^a3_data_delayed_3~3_FF_NODE.D[0] (.latch)                         0.000     7.592
data arrival time                                                                                                                                                                             7.592

clock matrix_multiplication^clk (rise edge)                                                                                                                                         0.000     0.000
clock source latency                                                                                                                                                                0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                         0.000     0.000
matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^a3_data_delayed_3~3_FF_NODE.clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                                                                                                                   0.000     0.042
cell setup time                                                                                                                                                                    -0.066    -0.024
data required time                                                                                                                                                                           -0.024
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                           -0.024
data arrival time                                                                                                                                                                            -7.592
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                             -7.615


#Path 99
Startpoint: matrix_multiplication^reset_1.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^a3_data_delayed_2~15_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                                 Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                                          0.000     0.000
clock source latency                                                                                                                                                                 0.000     0.000
input external delay                                                                                                                                                                 0.000     0.000
matrix_multiplication^reset_1.inpad[0] (.input)                                                                                                                                      0.000     0.000
n129037.in[0] (.names)                                                                                                                                                               5.765     5.765
n129037.out[0] (.names)                                                                                                                                                              0.235     6.000
n129041.in[5] (.names)                                                                                                                                                               0.620     6.620
n129041.out[0] (.names)                                                                                                                                                              0.261     6.881
n118613.in[0] (.names)                                                                                                                                                               0.476     7.357
n118613.out[0] (.names)                                                                                                                                                              0.235     7.592
matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^a3_data_delayed_2~15_FF_NODE.D[0] (.latch)                         0.000     7.592
data arrival time                                                                                                                                                                              7.592

clock matrix_multiplication^clk (rise edge)                                                                                                                                          0.000     0.000
clock source latency                                                                                                                                                                 0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                          0.000     0.000
matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^a3_data_delayed_2~15_FF_NODE.clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                                                                                                                    0.000     0.042
cell setup time                                                                                                                                                                     -0.066    -0.024
data required time                                                                                                                                                                            -0.024
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                            -0.024
data arrival time                                                                                                                                                                             -7.592
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                              -7.615


#Path 100
Startpoint: matrix_multiplication^reset_1.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^a3_data_delayed_1~5_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                                Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                                         0.000     0.000
clock source latency                                                                                                                                                                0.000     0.000
input external delay                                                                                                                                                                0.000     0.000
matrix_multiplication^reset_1.inpad[0] (.input)                                                                                                                                     0.000     0.000
n129037.in[0] (.names)                                                                                                                                                              5.765     5.765
n129037.out[0] (.names)                                                                                                                                                             0.235     6.000
n129041.in[5] (.names)                                                                                                                                                              0.620     6.620
n129041.out[0] (.names)                                                                                                                                                             0.261     6.881
n118668.in[0] (.names)                                                                                                                                                              0.476     7.357
n118668.out[0] (.names)                                                                                                                                                             0.235     7.592
matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^a3_data_delayed_1~5_FF_NODE.D[0] (.latch)                         0.000     7.592
data arrival time                                                                                                                                                                             7.592

clock matrix_multiplication^clk (rise edge)                                                                                                                                         0.000     0.000
clock source latency                                                                                                                                                                0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                         0.000     0.000
matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^a3_data_delayed_1~5_FF_NODE.clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                                                                                                                   0.000     0.042
cell setup time                                                                                                                                                                    -0.066    -0.024
data required time                                                                                                                                                                           -0.024
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                           -0.024
data arrival time                                                                                                                                                                            -7.592
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                             -7.615


#End of timing report
