Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Thu May 29 01:51:51 2025
| Host         : MSI running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file OTTER_Wrapper_timing_summary_routed.rpt -pb OTTER_Wrapper_timing_summary_routed.pb -rpx OTTER_Wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : OTTER_Wrapper
| Device       : 7a35ti-cpg236
| Speed File   : -1L  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                                 Violations  
---------  ----------------  ------------------------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell                 1000        
SYNTH-6    Warning           Timing of a RAM block might be sub-optimal  45          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (8217)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (15900)
5. checking no_input_delay (17)
6. checking no_output_delay (27)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (8217)
---------------------------
 There are 646 register/latch pins with no clock driven by root clock pin: OTTER_MCU/Memory/DMCacheFSM/FSM_sequential_PS_reg/Q (HIGH)

 There are 723 register/latch pins with no clock driven by root clock pin: OTTER_MCU/Memory/IMCacheFSM/FSM_sequential_PS_reg/Q (HIGH)

 There are 13 register/latch pins with no clock driven by root clock pin: SSG_DISP/CathMod/s_clk_500_reg/Q (HIGH)

 There are 6835 register/latch pins with no clock driven by root clock pin: clk_50_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (15900)
----------------------------------------------------
 There are 15900 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (17)
-------------------------------
 There are 17 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (27)
--------------------------------
 There are 27 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.573        0.000                      0                   42        0.263        0.000                      0                   42        4.500        0.000                       0                    23  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         4.573        0.000                      0                   42        0.263        0.000                      0                   42        4.500        0.000                       0                    23  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        4.573ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.263ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.573ns  (required time - arrival time)
  Source:                 SSG_DISP/CathMod/clk_div_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SSG_DISP/CathMod/clk_div_counter_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.935ns  (logic 1.914ns (38.782%)  route 3.021ns (61.218%))
  Logic Levels:           5  (CARRY4=3 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.779ns = ( 14.779 - 10.000 ) 
    Source Clock Delay      (SCD):    5.080ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.559     5.080    SSG_DISP/CathMod/CLK
    SLICE_X55Y19         FDRE                                         r  SSG_DISP/CathMod/clk_div_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y19         FDRE (Prop_fdre_C_Q)         0.456     5.536 r  SSG_DISP/CathMod/clk_div_counter_reg[0]/Q
                         net (fo=3, routed)           0.539     6.076    SSG_DISP/CathMod/clk_div_counter_reg[0]
    SLICE_X54Y19         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     6.671 r  SSG_DISP/CathMod/clk_div_counter_reg[0]_i_6/CO[3]
                         net (fo=1, routed)           0.000     6.671    SSG_DISP/CathMod/clk_div_counter_reg[0]_i_6_n_1
    SLICE_X54Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.788 r  SSG_DISP/CathMod/clk_div_counter_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000     6.788    SSG_DISP/CathMod/clk_div_counter_reg[0]_i_10_n_1
    SLICE_X54Y21         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     7.103 f  SSG_DISP/CathMod/clk_div_counter_reg[0]_i_11/O[3]
                         net (fo=1, routed)           0.969     8.071    SSG_DISP/CathMod/clk_div_counter_reg[0]_i_11_n_5
    SLICE_X56Y21         LUT6 (Prop_lut6_I1_O)        0.307     8.378 r  SSG_DISP/CathMod/clk_div_counter[0]_i_5/O
                         net (fo=2, routed)           0.821     9.199    SSG_DISP/CathMod/clk_div_counter[0]_i_5_n_1
    SLICE_X56Y20         LUT5 (Prop_lut5_I2_O)        0.124     9.323 r  SSG_DISP/CathMod/clk_div_counter[0]_i_1/O
                         net (fo=20, routed)          0.693    10.016    SSG_DISP/CathMod/clear
    SLICE_X55Y22         FDRE                                         r  SSG_DISP/CathMod/clk_div_counter_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.438    14.779    SSG_DISP/CathMod/CLK
    SLICE_X55Y22         FDRE                                         r  SSG_DISP/CathMod/clk_div_counter_reg[12]/C
                         clock pessimism              0.274    15.053    
                         clock uncertainty           -0.035    15.018    
    SLICE_X55Y22         FDRE (Setup_fdre_C_R)       -0.429    14.589    SSG_DISP/CathMod/clk_div_counter_reg[12]
  -------------------------------------------------------------------
                         required time                         14.589    
                         arrival time                         -10.016    
  -------------------------------------------------------------------
                         slack                                  4.573    

Slack (MET) :             4.573ns  (required time - arrival time)
  Source:                 SSG_DISP/CathMod/clk_div_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SSG_DISP/CathMod/clk_div_counter_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.935ns  (logic 1.914ns (38.782%)  route 3.021ns (61.218%))
  Logic Levels:           5  (CARRY4=3 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.779ns = ( 14.779 - 10.000 ) 
    Source Clock Delay      (SCD):    5.080ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.559     5.080    SSG_DISP/CathMod/CLK
    SLICE_X55Y19         FDRE                                         r  SSG_DISP/CathMod/clk_div_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y19         FDRE (Prop_fdre_C_Q)         0.456     5.536 r  SSG_DISP/CathMod/clk_div_counter_reg[0]/Q
                         net (fo=3, routed)           0.539     6.076    SSG_DISP/CathMod/clk_div_counter_reg[0]
    SLICE_X54Y19         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     6.671 r  SSG_DISP/CathMod/clk_div_counter_reg[0]_i_6/CO[3]
                         net (fo=1, routed)           0.000     6.671    SSG_DISP/CathMod/clk_div_counter_reg[0]_i_6_n_1
    SLICE_X54Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.788 r  SSG_DISP/CathMod/clk_div_counter_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000     6.788    SSG_DISP/CathMod/clk_div_counter_reg[0]_i_10_n_1
    SLICE_X54Y21         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     7.103 f  SSG_DISP/CathMod/clk_div_counter_reg[0]_i_11/O[3]
                         net (fo=1, routed)           0.969     8.071    SSG_DISP/CathMod/clk_div_counter_reg[0]_i_11_n_5
    SLICE_X56Y21         LUT6 (Prop_lut6_I1_O)        0.307     8.378 r  SSG_DISP/CathMod/clk_div_counter[0]_i_5/O
                         net (fo=2, routed)           0.821     9.199    SSG_DISP/CathMod/clk_div_counter[0]_i_5_n_1
    SLICE_X56Y20         LUT5 (Prop_lut5_I2_O)        0.124     9.323 r  SSG_DISP/CathMod/clk_div_counter[0]_i_1/O
                         net (fo=20, routed)          0.693    10.016    SSG_DISP/CathMod/clear
    SLICE_X55Y22         FDRE                                         r  SSG_DISP/CathMod/clk_div_counter_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.438    14.779    SSG_DISP/CathMod/CLK
    SLICE_X55Y22         FDRE                                         r  SSG_DISP/CathMod/clk_div_counter_reg[13]/C
                         clock pessimism              0.274    15.053    
                         clock uncertainty           -0.035    15.018    
    SLICE_X55Y22         FDRE (Setup_fdre_C_R)       -0.429    14.589    SSG_DISP/CathMod/clk_div_counter_reg[13]
  -------------------------------------------------------------------
                         required time                         14.589    
                         arrival time                         -10.016    
  -------------------------------------------------------------------
                         slack                                  4.573    

Slack (MET) :             4.573ns  (required time - arrival time)
  Source:                 SSG_DISP/CathMod/clk_div_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SSG_DISP/CathMod/clk_div_counter_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.935ns  (logic 1.914ns (38.782%)  route 3.021ns (61.218%))
  Logic Levels:           5  (CARRY4=3 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.779ns = ( 14.779 - 10.000 ) 
    Source Clock Delay      (SCD):    5.080ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.559     5.080    SSG_DISP/CathMod/CLK
    SLICE_X55Y19         FDRE                                         r  SSG_DISP/CathMod/clk_div_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y19         FDRE (Prop_fdre_C_Q)         0.456     5.536 r  SSG_DISP/CathMod/clk_div_counter_reg[0]/Q
                         net (fo=3, routed)           0.539     6.076    SSG_DISP/CathMod/clk_div_counter_reg[0]
    SLICE_X54Y19         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     6.671 r  SSG_DISP/CathMod/clk_div_counter_reg[0]_i_6/CO[3]
                         net (fo=1, routed)           0.000     6.671    SSG_DISP/CathMod/clk_div_counter_reg[0]_i_6_n_1
    SLICE_X54Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.788 r  SSG_DISP/CathMod/clk_div_counter_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000     6.788    SSG_DISP/CathMod/clk_div_counter_reg[0]_i_10_n_1
    SLICE_X54Y21         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     7.103 f  SSG_DISP/CathMod/clk_div_counter_reg[0]_i_11/O[3]
                         net (fo=1, routed)           0.969     8.071    SSG_DISP/CathMod/clk_div_counter_reg[0]_i_11_n_5
    SLICE_X56Y21         LUT6 (Prop_lut6_I1_O)        0.307     8.378 r  SSG_DISP/CathMod/clk_div_counter[0]_i_5/O
                         net (fo=2, routed)           0.821     9.199    SSG_DISP/CathMod/clk_div_counter[0]_i_5_n_1
    SLICE_X56Y20         LUT5 (Prop_lut5_I2_O)        0.124     9.323 r  SSG_DISP/CathMod/clk_div_counter[0]_i_1/O
                         net (fo=20, routed)          0.693    10.016    SSG_DISP/CathMod/clear
    SLICE_X55Y22         FDRE                                         r  SSG_DISP/CathMod/clk_div_counter_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.438    14.779    SSG_DISP/CathMod/CLK
    SLICE_X55Y22         FDRE                                         r  SSG_DISP/CathMod/clk_div_counter_reg[14]/C
                         clock pessimism              0.274    15.053    
                         clock uncertainty           -0.035    15.018    
    SLICE_X55Y22         FDRE (Setup_fdre_C_R)       -0.429    14.589    SSG_DISP/CathMod/clk_div_counter_reg[14]
  -------------------------------------------------------------------
                         required time                         14.589    
                         arrival time                         -10.016    
  -------------------------------------------------------------------
                         slack                                  4.573    

Slack (MET) :             4.573ns  (required time - arrival time)
  Source:                 SSG_DISP/CathMod/clk_div_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SSG_DISP/CathMod/clk_div_counter_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.935ns  (logic 1.914ns (38.782%)  route 3.021ns (61.218%))
  Logic Levels:           5  (CARRY4=3 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.779ns = ( 14.779 - 10.000 ) 
    Source Clock Delay      (SCD):    5.080ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.559     5.080    SSG_DISP/CathMod/CLK
    SLICE_X55Y19         FDRE                                         r  SSG_DISP/CathMod/clk_div_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y19         FDRE (Prop_fdre_C_Q)         0.456     5.536 r  SSG_DISP/CathMod/clk_div_counter_reg[0]/Q
                         net (fo=3, routed)           0.539     6.076    SSG_DISP/CathMod/clk_div_counter_reg[0]
    SLICE_X54Y19         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     6.671 r  SSG_DISP/CathMod/clk_div_counter_reg[0]_i_6/CO[3]
                         net (fo=1, routed)           0.000     6.671    SSG_DISP/CathMod/clk_div_counter_reg[0]_i_6_n_1
    SLICE_X54Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.788 r  SSG_DISP/CathMod/clk_div_counter_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000     6.788    SSG_DISP/CathMod/clk_div_counter_reg[0]_i_10_n_1
    SLICE_X54Y21         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     7.103 f  SSG_DISP/CathMod/clk_div_counter_reg[0]_i_11/O[3]
                         net (fo=1, routed)           0.969     8.071    SSG_DISP/CathMod/clk_div_counter_reg[0]_i_11_n_5
    SLICE_X56Y21         LUT6 (Prop_lut6_I1_O)        0.307     8.378 r  SSG_DISP/CathMod/clk_div_counter[0]_i_5/O
                         net (fo=2, routed)           0.821     9.199    SSG_DISP/CathMod/clk_div_counter[0]_i_5_n_1
    SLICE_X56Y20         LUT5 (Prop_lut5_I2_O)        0.124     9.323 r  SSG_DISP/CathMod/clk_div_counter[0]_i_1/O
                         net (fo=20, routed)          0.693    10.016    SSG_DISP/CathMod/clear
    SLICE_X55Y22         FDRE                                         r  SSG_DISP/CathMod/clk_div_counter_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.438    14.779    SSG_DISP/CathMod/CLK
    SLICE_X55Y22         FDRE                                         r  SSG_DISP/CathMod/clk_div_counter_reg[15]/C
                         clock pessimism              0.274    15.053    
                         clock uncertainty           -0.035    15.018    
    SLICE_X55Y22         FDRE (Setup_fdre_C_R)       -0.429    14.589    SSG_DISP/CathMod/clk_div_counter_reg[15]
  -------------------------------------------------------------------
                         required time                         14.589    
                         arrival time                         -10.016    
  -------------------------------------------------------------------
                         slack                                  4.573    

Slack (MET) :             4.603ns  (required time - arrival time)
  Source:                 SSG_DISP/CathMod/clk_div_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SSG_DISP/CathMod/clk_div_counter_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.905ns  (logic 1.914ns (39.021%)  route 2.991ns (60.979%))
  Logic Levels:           5  (CARRY4=3 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.778ns = ( 14.778 - 10.000 ) 
    Source Clock Delay      (SCD):    5.080ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.559     5.080    SSG_DISP/CathMod/CLK
    SLICE_X55Y19         FDRE                                         r  SSG_DISP/CathMod/clk_div_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y19         FDRE (Prop_fdre_C_Q)         0.456     5.536 r  SSG_DISP/CathMod/clk_div_counter_reg[0]/Q
                         net (fo=3, routed)           0.539     6.076    SSG_DISP/CathMod/clk_div_counter_reg[0]
    SLICE_X54Y19         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     6.671 r  SSG_DISP/CathMod/clk_div_counter_reg[0]_i_6/CO[3]
                         net (fo=1, routed)           0.000     6.671    SSG_DISP/CathMod/clk_div_counter_reg[0]_i_6_n_1
    SLICE_X54Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.788 r  SSG_DISP/CathMod/clk_div_counter_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000     6.788    SSG_DISP/CathMod/clk_div_counter_reg[0]_i_10_n_1
    SLICE_X54Y21         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     7.103 f  SSG_DISP/CathMod/clk_div_counter_reg[0]_i_11/O[3]
                         net (fo=1, routed)           0.969     8.071    SSG_DISP/CathMod/clk_div_counter_reg[0]_i_11_n_5
    SLICE_X56Y21         LUT6 (Prop_lut6_I1_O)        0.307     8.378 r  SSG_DISP/CathMod/clk_div_counter[0]_i_5/O
                         net (fo=2, routed)           0.821     9.199    SSG_DISP/CathMod/clk_div_counter[0]_i_5_n_1
    SLICE_X56Y20         LUT5 (Prop_lut5_I2_O)        0.124     9.323 r  SSG_DISP/CathMod/clk_div_counter[0]_i_1/O
                         net (fo=20, routed)          0.662     9.985    SSG_DISP/CathMod/clear
    SLICE_X55Y23         FDRE                                         r  SSG_DISP/CathMod/clk_div_counter_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.437    14.778    SSG_DISP/CathMod/CLK
    SLICE_X55Y23         FDRE                                         r  SSG_DISP/CathMod/clk_div_counter_reg[16]/C
                         clock pessimism              0.274    15.052    
                         clock uncertainty           -0.035    15.017    
    SLICE_X55Y23         FDRE (Setup_fdre_C_R)       -0.429    14.588    SSG_DISP/CathMod/clk_div_counter_reg[16]
  -------------------------------------------------------------------
                         required time                         14.588    
                         arrival time                          -9.985    
  -------------------------------------------------------------------
                         slack                                  4.603    

Slack (MET) :             4.603ns  (required time - arrival time)
  Source:                 SSG_DISP/CathMod/clk_div_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SSG_DISP/CathMod/clk_div_counter_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.905ns  (logic 1.914ns (39.021%)  route 2.991ns (60.979%))
  Logic Levels:           5  (CARRY4=3 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.778ns = ( 14.778 - 10.000 ) 
    Source Clock Delay      (SCD):    5.080ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.559     5.080    SSG_DISP/CathMod/CLK
    SLICE_X55Y19         FDRE                                         r  SSG_DISP/CathMod/clk_div_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y19         FDRE (Prop_fdre_C_Q)         0.456     5.536 r  SSG_DISP/CathMod/clk_div_counter_reg[0]/Q
                         net (fo=3, routed)           0.539     6.076    SSG_DISP/CathMod/clk_div_counter_reg[0]
    SLICE_X54Y19         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     6.671 r  SSG_DISP/CathMod/clk_div_counter_reg[0]_i_6/CO[3]
                         net (fo=1, routed)           0.000     6.671    SSG_DISP/CathMod/clk_div_counter_reg[0]_i_6_n_1
    SLICE_X54Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.788 r  SSG_DISP/CathMod/clk_div_counter_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000     6.788    SSG_DISP/CathMod/clk_div_counter_reg[0]_i_10_n_1
    SLICE_X54Y21         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     7.103 f  SSG_DISP/CathMod/clk_div_counter_reg[0]_i_11/O[3]
                         net (fo=1, routed)           0.969     8.071    SSG_DISP/CathMod/clk_div_counter_reg[0]_i_11_n_5
    SLICE_X56Y21         LUT6 (Prop_lut6_I1_O)        0.307     8.378 r  SSG_DISP/CathMod/clk_div_counter[0]_i_5/O
                         net (fo=2, routed)           0.821     9.199    SSG_DISP/CathMod/clk_div_counter[0]_i_5_n_1
    SLICE_X56Y20         LUT5 (Prop_lut5_I2_O)        0.124     9.323 r  SSG_DISP/CathMod/clk_div_counter[0]_i_1/O
                         net (fo=20, routed)          0.662     9.985    SSG_DISP/CathMod/clear
    SLICE_X55Y23         FDRE                                         r  SSG_DISP/CathMod/clk_div_counter_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.437    14.778    SSG_DISP/CathMod/CLK
    SLICE_X55Y23         FDRE                                         r  SSG_DISP/CathMod/clk_div_counter_reg[17]/C
                         clock pessimism              0.274    15.052    
                         clock uncertainty           -0.035    15.017    
    SLICE_X55Y23         FDRE (Setup_fdre_C_R)       -0.429    14.588    SSG_DISP/CathMod/clk_div_counter_reg[17]
  -------------------------------------------------------------------
                         required time                         14.588    
                         arrival time                          -9.985    
  -------------------------------------------------------------------
                         slack                                  4.603    

Slack (MET) :             4.603ns  (required time - arrival time)
  Source:                 SSG_DISP/CathMod/clk_div_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SSG_DISP/CathMod/clk_div_counter_reg[18]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.905ns  (logic 1.914ns (39.021%)  route 2.991ns (60.979%))
  Logic Levels:           5  (CARRY4=3 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.778ns = ( 14.778 - 10.000 ) 
    Source Clock Delay      (SCD):    5.080ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.559     5.080    SSG_DISP/CathMod/CLK
    SLICE_X55Y19         FDRE                                         r  SSG_DISP/CathMod/clk_div_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y19         FDRE (Prop_fdre_C_Q)         0.456     5.536 r  SSG_DISP/CathMod/clk_div_counter_reg[0]/Q
                         net (fo=3, routed)           0.539     6.076    SSG_DISP/CathMod/clk_div_counter_reg[0]
    SLICE_X54Y19         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     6.671 r  SSG_DISP/CathMod/clk_div_counter_reg[0]_i_6/CO[3]
                         net (fo=1, routed)           0.000     6.671    SSG_DISP/CathMod/clk_div_counter_reg[0]_i_6_n_1
    SLICE_X54Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.788 r  SSG_DISP/CathMod/clk_div_counter_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000     6.788    SSG_DISP/CathMod/clk_div_counter_reg[0]_i_10_n_1
    SLICE_X54Y21         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     7.103 f  SSG_DISP/CathMod/clk_div_counter_reg[0]_i_11/O[3]
                         net (fo=1, routed)           0.969     8.071    SSG_DISP/CathMod/clk_div_counter_reg[0]_i_11_n_5
    SLICE_X56Y21         LUT6 (Prop_lut6_I1_O)        0.307     8.378 r  SSG_DISP/CathMod/clk_div_counter[0]_i_5/O
                         net (fo=2, routed)           0.821     9.199    SSG_DISP/CathMod/clk_div_counter[0]_i_5_n_1
    SLICE_X56Y20         LUT5 (Prop_lut5_I2_O)        0.124     9.323 r  SSG_DISP/CathMod/clk_div_counter[0]_i_1/O
                         net (fo=20, routed)          0.662     9.985    SSG_DISP/CathMod/clear
    SLICE_X55Y23         FDRE                                         r  SSG_DISP/CathMod/clk_div_counter_reg[18]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.437    14.778    SSG_DISP/CathMod/CLK
    SLICE_X55Y23         FDRE                                         r  SSG_DISP/CathMod/clk_div_counter_reg[18]/C
                         clock pessimism              0.274    15.052    
                         clock uncertainty           -0.035    15.017    
    SLICE_X55Y23         FDRE (Setup_fdre_C_R)       -0.429    14.588    SSG_DISP/CathMod/clk_div_counter_reg[18]
  -------------------------------------------------------------------
                         required time                         14.588    
                         arrival time                          -9.985    
  -------------------------------------------------------------------
                         slack                                  4.603    

Slack (MET) :             4.603ns  (required time - arrival time)
  Source:                 SSG_DISP/CathMod/clk_div_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SSG_DISP/CathMod/clk_div_counter_reg[19]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.905ns  (logic 1.914ns (39.021%)  route 2.991ns (60.979%))
  Logic Levels:           5  (CARRY4=3 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.778ns = ( 14.778 - 10.000 ) 
    Source Clock Delay      (SCD):    5.080ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.559     5.080    SSG_DISP/CathMod/CLK
    SLICE_X55Y19         FDRE                                         r  SSG_DISP/CathMod/clk_div_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y19         FDRE (Prop_fdre_C_Q)         0.456     5.536 r  SSG_DISP/CathMod/clk_div_counter_reg[0]/Q
                         net (fo=3, routed)           0.539     6.076    SSG_DISP/CathMod/clk_div_counter_reg[0]
    SLICE_X54Y19         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     6.671 r  SSG_DISP/CathMod/clk_div_counter_reg[0]_i_6/CO[3]
                         net (fo=1, routed)           0.000     6.671    SSG_DISP/CathMod/clk_div_counter_reg[0]_i_6_n_1
    SLICE_X54Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.788 r  SSG_DISP/CathMod/clk_div_counter_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000     6.788    SSG_DISP/CathMod/clk_div_counter_reg[0]_i_10_n_1
    SLICE_X54Y21         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     7.103 f  SSG_DISP/CathMod/clk_div_counter_reg[0]_i_11/O[3]
                         net (fo=1, routed)           0.969     8.071    SSG_DISP/CathMod/clk_div_counter_reg[0]_i_11_n_5
    SLICE_X56Y21         LUT6 (Prop_lut6_I1_O)        0.307     8.378 r  SSG_DISP/CathMod/clk_div_counter[0]_i_5/O
                         net (fo=2, routed)           0.821     9.199    SSG_DISP/CathMod/clk_div_counter[0]_i_5_n_1
    SLICE_X56Y20         LUT5 (Prop_lut5_I2_O)        0.124     9.323 r  SSG_DISP/CathMod/clk_div_counter[0]_i_1/O
                         net (fo=20, routed)          0.662     9.985    SSG_DISP/CathMod/clear
    SLICE_X55Y23         FDRE                                         r  SSG_DISP/CathMod/clk_div_counter_reg[19]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.437    14.778    SSG_DISP/CathMod/CLK
    SLICE_X55Y23         FDRE                                         r  SSG_DISP/CathMod/clk_div_counter_reg[19]/C
                         clock pessimism              0.274    15.052    
                         clock uncertainty           -0.035    15.017    
    SLICE_X55Y23         FDRE (Setup_fdre_C_R)       -0.429    14.588    SSG_DISP/CathMod/clk_div_counter_reg[19]
  -------------------------------------------------------------------
                         required time                         14.588    
                         arrival time                          -9.985    
  -------------------------------------------------------------------
                         slack                                  4.603    

Slack (MET) :             4.719ns  (required time - arrival time)
  Source:                 SSG_DISP/CathMod/clk_div_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SSG_DISP/CathMod/clk_div_counter_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.792ns  (logic 1.914ns (39.940%)  route 2.878ns (60.060%))
  Logic Levels:           5  (CARRY4=3 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.782ns = ( 14.782 - 10.000 ) 
    Source Clock Delay      (SCD):    5.080ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.559     5.080    SSG_DISP/CathMod/CLK
    SLICE_X55Y19         FDRE                                         r  SSG_DISP/CathMod/clk_div_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y19         FDRE (Prop_fdre_C_Q)         0.456     5.536 r  SSG_DISP/CathMod/clk_div_counter_reg[0]/Q
                         net (fo=3, routed)           0.539     6.076    SSG_DISP/CathMod/clk_div_counter_reg[0]
    SLICE_X54Y19         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     6.671 r  SSG_DISP/CathMod/clk_div_counter_reg[0]_i_6/CO[3]
                         net (fo=1, routed)           0.000     6.671    SSG_DISP/CathMod/clk_div_counter_reg[0]_i_6_n_1
    SLICE_X54Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.788 r  SSG_DISP/CathMod/clk_div_counter_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000     6.788    SSG_DISP/CathMod/clk_div_counter_reg[0]_i_10_n_1
    SLICE_X54Y21         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     7.103 f  SSG_DISP/CathMod/clk_div_counter_reg[0]_i_11/O[3]
                         net (fo=1, routed)           0.969     8.071    SSG_DISP/CathMod/clk_div_counter_reg[0]_i_11_n_5
    SLICE_X56Y21         LUT6 (Prop_lut6_I1_O)        0.307     8.378 r  SSG_DISP/CathMod/clk_div_counter[0]_i_5/O
                         net (fo=2, routed)           0.821     9.199    SSG_DISP/CathMod/clk_div_counter[0]_i_5_n_1
    SLICE_X56Y20         LUT5 (Prop_lut5_I2_O)        0.124     9.323 r  SSG_DISP/CathMod/clk_div_counter[0]_i_1/O
                         net (fo=20, routed)          0.549     9.872    SSG_DISP/CathMod/clear
    SLICE_X55Y20         FDRE                                         r  SSG_DISP/CathMod/clk_div_counter_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.441    14.782    SSG_DISP/CathMod/CLK
    SLICE_X55Y20         FDRE                                         r  SSG_DISP/CathMod/clk_div_counter_reg[4]/C
                         clock pessimism              0.274    15.056    
                         clock uncertainty           -0.035    15.021    
    SLICE_X55Y20         FDRE (Setup_fdre_C_R)       -0.429    14.592    SSG_DISP/CathMod/clk_div_counter_reg[4]
  -------------------------------------------------------------------
                         required time                         14.592    
                         arrival time                          -9.872    
  -------------------------------------------------------------------
                         slack                                  4.719    

Slack (MET) :             4.719ns  (required time - arrival time)
  Source:                 SSG_DISP/CathMod/clk_div_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SSG_DISP/CathMod/clk_div_counter_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.792ns  (logic 1.914ns (39.940%)  route 2.878ns (60.060%))
  Logic Levels:           5  (CARRY4=3 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.782ns = ( 14.782 - 10.000 ) 
    Source Clock Delay      (SCD):    5.080ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.559     5.080    SSG_DISP/CathMod/CLK
    SLICE_X55Y19         FDRE                                         r  SSG_DISP/CathMod/clk_div_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y19         FDRE (Prop_fdre_C_Q)         0.456     5.536 r  SSG_DISP/CathMod/clk_div_counter_reg[0]/Q
                         net (fo=3, routed)           0.539     6.076    SSG_DISP/CathMod/clk_div_counter_reg[0]
    SLICE_X54Y19         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     6.671 r  SSG_DISP/CathMod/clk_div_counter_reg[0]_i_6/CO[3]
                         net (fo=1, routed)           0.000     6.671    SSG_DISP/CathMod/clk_div_counter_reg[0]_i_6_n_1
    SLICE_X54Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.788 r  SSG_DISP/CathMod/clk_div_counter_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000     6.788    SSG_DISP/CathMod/clk_div_counter_reg[0]_i_10_n_1
    SLICE_X54Y21         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     7.103 f  SSG_DISP/CathMod/clk_div_counter_reg[0]_i_11/O[3]
                         net (fo=1, routed)           0.969     8.071    SSG_DISP/CathMod/clk_div_counter_reg[0]_i_11_n_5
    SLICE_X56Y21         LUT6 (Prop_lut6_I1_O)        0.307     8.378 r  SSG_DISP/CathMod/clk_div_counter[0]_i_5/O
                         net (fo=2, routed)           0.821     9.199    SSG_DISP/CathMod/clk_div_counter[0]_i_5_n_1
    SLICE_X56Y20         LUT5 (Prop_lut5_I2_O)        0.124     9.323 r  SSG_DISP/CathMod/clk_div_counter[0]_i_1/O
                         net (fo=20, routed)          0.549     9.872    SSG_DISP/CathMod/clear
    SLICE_X55Y20         FDRE                                         r  SSG_DISP/CathMod/clk_div_counter_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.441    14.782    SSG_DISP/CathMod/CLK
    SLICE_X55Y20         FDRE                                         r  SSG_DISP/CathMod/clk_div_counter_reg[5]/C
                         clock pessimism              0.274    15.056    
                         clock uncertainty           -0.035    15.021    
    SLICE_X55Y20         FDRE (Setup_fdre_C_R)       -0.429    14.592    SSG_DISP/CathMod/clk_div_counter_reg[5]
  -------------------------------------------------------------------
                         required time                         14.592    
                         arrival time                          -9.872    
  -------------------------------------------------------------------
                         slack                                  4.719    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 SSG_DISP/CathMod/clk_div_counter_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SSG_DISP/CathMod/clk_div_counter_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.650%)  route 0.119ns (32.350%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.949ns
    Source Clock Delay      (SCD):    1.437ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.554     1.437    SSG_DISP/CathMod/CLK
    SLICE_X55Y23         FDRE                                         r  SSG_DISP/CathMod/clk_div_counter_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y23         FDRE (Prop_fdre_C_Q)         0.141     1.578 r  SSG_DISP/CathMod/clk_div_counter_reg[19]/Q
                         net (fo=2, routed)           0.119     1.697    SSG_DISP/CathMod/clk_div_counter_reg[19]
    SLICE_X55Y23         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.805 r  SSG_DISP/CathMod/clk_div_counter_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.805    SSG_DISP/CathMod/clk_div_counter_reg[16]_i_1_n_5
    SLICE_X55Y23         FDRE                                         r  SSG_DISP/CathMod/clk_div_counter_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.822     1.949    SSG_DISP/CathMod/CLK
    SLICE_X55Y23         FDRE                                         r  SSG_DISP/CathMod/clk_div_counter_reg[19]/C
                         clock pessimism             -0.512     1.437    
    SLICE_X55Y23         FDRE (Hold_fdre_C_D)         0.105     1.542    SSG_DISP/CathMod/clk_div_counter_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.542    
                         arrival time                           1.805    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 SSG_DISP/CathMod/clk_div_counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SSG_DISP/CathMod/clk_div_counter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.650%)  route 0.119ns (32.350%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.954ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.558     1.441    SSG_DISP/CathMod/CLK
    SLICE_X55Y19         FDRE                                         r  SSG_DISP/CathMod/clk_div_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y19         FDRE (Prop_fdre_C_Q)         0.141     1.582 r  SSG_DISP/CathMod/clk_div_counter_reg[3]/Q
                         net (fo=2, routed)           0.119     1.701    SSG_DISP/CathMod/clk_div_counter_reg[3]
    SLICE_X55Y19         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.809 r  SSG_DISP/CathMod/clk_div_counter_reg[0]_i_2/O[3]
                         net (fo=1, routed)           0.000     1.809    SSG_DISP/CathMod/clk_div_counter_reg[0]_i_2_n_5
    SLICE_X55Y19         FDRE                                         r  SSG_DISP/CathMod/clk_div_counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.827     1.954    SSG_DISP/CathMod/CLK
    SLICE_X55Y19         FDRE                                         r  SSG_DISP/CathMod/clk_div_counter_reg[3]/C
                         clock pessimism             -0.513     1.441    
    SLICE_X55Y19         FDRE (Hold_fdre_C_D)         0.105     1.546    SSG_DISP/CathMod/clk_div_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.546    
                         arrival time                           1.809    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 SSG_DISP/CathMod/clk_div_counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SSG_DISP/CathMod/clk_div_counter_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.650%)  route 0.119ns (32.350%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.953ns
    Source Clock Delay      (SCD):    1.440ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.557     1.440    SSG_DISP/CathMod/CLK
    SLICE_X55Y20         FDRE                                         r  SSG_DISP/CathMod/clk_div_counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y20         FDRE (Prop_fdre_C_Q)         0.141     1.581 r  SSG_DISP/CathMod/clk_div_counter_reg[7]/Q
                         net (fo=2, routed)           0.119     1.700    SSG_DISP/CathMod/clk_div_counter_reg[7]
    SLICE_X55Y20         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.808 r  SSG_DISP/CathMod/clk_div_counter_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.808    SSG_DISP/CathMod/clk_div_counter_reg[4]_i_1_n_5
    SLICE_X55Y20         FDRE                                         r  SSG_DISP/CathMod/clk_div_counter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.826     1.953    SSG_DISP/CathMod/CLK
    SLICE_X55Y20         FDRE                                         r  SSG_DISP/CathMod/clk_div_counter_reg[7]/C
                         clock pessimism             -0.513     1.440    
    SLICE_X55Y20         FDRE (Hold_fdre_C_D)         0.105     1.545    SSG_DISP/CathMod/clk_div_counter_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.545    
                         arrival time                           1.808    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 SSG_DISP/CathMod/clk_div_counter_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SSG_DISP/CathMod/clk_div_counter_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.650%)  route 0.119ns (32.350%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.952ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.556     1.439    SSG_DISP/CathMod/CLK
    SLICE_X55Y21         FDRE                                         r  SSG_DISP/CathMod/clk_div_counter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y21         FDRE (Prop_fdre_C_Q)         0.141     1.580 r  SSG_DISP/CathMod/clk_div_counter_reg[11]/Q
                         net (fo=2, routed)           0.119     1.699    SSG_DISP/CathMod/clk_div_counter_reg[11]
    SLICE_X55Y21         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.807 r  SSG_DISP/CathMod/clk_div_counter_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.807    SSG_DISP/CathMod/clk_div_counter_reg[8]_i_1_n_5
    SLICE_X55Y21         FDRE                                         r  SSG_DISP/CathMod/clk_div_counter_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.825     1.952    SSG_DISP/CathMod/CLK
    SLICE_X55Y21         FDRE                                         r  SSG_DISP/CathMod/clk_div_counter_reg[11]/C
                         clock pessimism             -0.513     1.439    
    SLICE_X55Y21         FDRE (Hold_fdre_C_D)         0.105     1.544    SSG_DISP/CathMod/clk_div_counter_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.544    
                         arrival time                           1.807    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 SSG_DISP/CathMod/clk_div_counter_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SSG_DISP/CathMod/clk_div_counter_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.951ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.556     1.439    SSG_DISP/CathMod/CLK
    SLICE_X55Y22         FDRE                                         r  SSG_DISP/CathMod/clk_div_counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y22         FDRE (Prop_fdre_C_Q)         0.141     1.580 r  SSG_DISP/CathMod/clk_div_counter_reg[15]/Q
                         net (fo=2, routed)           0.119     1.699    SSG_DISP/CathMod/clk_div_counter_reg[15]
    SLICE_X55Y22         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.807 r  SSG_DISP/CathMod/clk_div_counter_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.807    SSG_DISP/CathMod/clk_div_counter_reg[12]_i_1_n_5
    SLICE_X55Y22         FDRE                                         r  SSG_DISP/CathMod/clk_div_counter_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.824     1.951    SSG_DISP/CathMod/CLK
    SLICE_X55Y22         FDRE                                         r  SSG_DISP/CathMod/clk_div_counter_reg[15]/C
                         clock pessimism             -0.512     1.439    
    SLICE_X55Y22         FDRE (Hold_fdre_C_D)         0.105     1.544    SSG_DISP/CathMod/clk_div_counter_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.544    
                         arrival time                           1.807    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 SSG_DISP/CathMod/clk_div_counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SSG_DISP/CathMod/clk_div_counter_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.252ns (67.654%)  route 0.120ns (32.346%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.954ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.558     1.441    SSG_DISP/CathMod/CLK
    SLICE_X55Y19         FDRE                                         r  SSG_DISP/CathMod/clk_div_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y19         FDRE (Prop_fdre_C_Q)         0.141     1.582 r  SSG_DISP/CathMod/clk_div_counter_reg[2]/Q
                         net (fo=2, routed)           0.120     1.703    SSG_DISP/CathMod/clk_div_counter_reg[2]
    SLICE_X55Y19         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.814 r  SSG_DISP/CathMod/clk_div_counter_reg[0]_i_2/O[2]
                         net (fo=1, routed)           0.000     1.814    SSG_DISP/CathMod/clk_div_counter_reg[0]_i_2_n_6
    SLICE_X55Y19         FDRE                                         r  SSG_DISP/CathMod/clk_div_counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.827     1.954    SSG_DISP/CathMod/CLK
    SLICE_X55Y19         FDRE                                         r  SSG_DISP/CathMod/clk_div_counter_reg[2]/C
                         clock pessimism             -0.513     1.441    
    SLICE_X55Y19         FDRE (Hold_fdre_C_D)         0.105     1.546    SSG_DISP/CathMod/clk_div_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.546    
                         arrival time                           1.814    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 SSG_DISP/CathMod/clk_div_counter_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SSG_DISP/CathMod/clk_div_counter_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.252ns (67.654%)  route 0.120ns (32.346%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.952ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.556     1.439    SSG_DISP/CathMod/CLK
    SLICE_X55Y21         FDRE                                         r  SSG_DISP/CathMod/clk_div_counter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y21         FDRE (Prop_fdre_C_Q)         0.141     1.580 r  SSG_DISP/CathMod/clk_div_counter_reg[10]/Q
                         net (fo=2, routed)           0.120     1.701    SSG_DISP/CathMod/clk_div_counter_reg[10]
    SLICE_X55Y21         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.812 r  SSG_DISP/CathMod/clk_div_counter_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.812    SSG_DISP/CathMod/clk_div_counter_reg[8]_i_1_n_6
    SLICE_X55Y21         FDRE                                         r  SSG_DISP/CathMod/clk_div_counter_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.825     1.952    SSG_DISP/CathMod/CLK
    SLICE_X55Y21         FDRE                                         r  SSG_DISP/CathMod/clk_div_counter_reg[10]/C
                         clock pessimism             -0.513     1.439    
    SLICE_X55Y21         FDRE (Hold_fdre_C_D)         0.105     1.544    SSG_DISP/CathMod/clk_div_counter_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.544    
                         arrival time                           1.812    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 SSG_DISP/CathMod/clk_div_counter_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SSG_DISP/CathMod/clk_div_counter_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.256ns (68.576%)  route 0.117ns (31.424%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.949ns
    Source Clock Delay      (SCD):    1.437ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.554     1.437    SSG_DISP/CathMod/CLK
    SLICE_X55Y23         FDRE                                         r  SSG_DISP/CathMod/clk_div_counter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y23         FDRE (Prop_fdre_C_Q)         0.141     1.578 r  SSG_DISP/CathMod/clk_div_counter_reg[16]/Q
                         net (fo=2, routed)           0.117     1.695    SSG_DISP/CathMod/clk_div_counter_reg[16]
    SLICE_X55Y23         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.810 r  SSG_DISP/CathMod/clk_div_counter_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.810    SSG_DISP/CathMod/clk_div_counter_reg[16]_i_1_n_8
    SLICE_X55Y23         FDRE                                         r  SSG_DISP/CathMod/clk_div_counter_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.822     1.949    SSG_DISP/CathMod/CLK
    SLICE_X55Y23         FDRE                                         r  SSG_DISP/CathMod/clk_div_counter_reg[16]/C
                         clock pessimism             -0.512     1.437    
    SLICE_X55Y23         FDRE (Hold_fdre_C_D)         0.105     1.542    SSG_DISP/CathMod/clk_div_counter_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.542    
                         arrival time                           1.810    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 SSG_DISP/CathMod/clk_div_counter_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SSG_DISP/CathMod/clk_div_counter_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.256ns (68.576%)  route 0.117ns (31.424%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.951ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.556     1.439    SSG_DISP/CathMod/CLK
    SLICE_X55Y22         FDRE                                         r  SSG_DISP/CathMod/clk_div_counter_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y22         FDRE (Prop_fdre_C_Q)         0.141     1.580 r  SSG_DISP/CathMod/clk_div_counter_reg[12]/Q
                         net (fo=2, routed)           0.117     1.697    SSG_DISP/CathMod/clk_div_counter_reg[12]
    SLICE_X55Y22         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.812 r  SSG_DISP/CathMod/clk_div_counter_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.812    SSG_DISP/CathMod/clk_div_counter_reg[12]_i_1_n_8
    SLICE_X55Y22         FDRE                                         r  SSG_DISP/CathMod/clk_div_counter_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.824     1.951    SSG_DISP/CathMod/CLK
    SLICE_X55Y22         FDRE                                         r  SSG_DISP/CathMod/clk_div_counter_reg[12]/C
                         clock pessimism             -0.512     1.439    
    SLICE_X55Y22         FDRE (Hold_fdre_C_D)         0.105     1.544    SSG_DISP/CathMod/clk_div_counter_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.544    
                         arrival time                           1.812    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 SSG_DISP/CathMod/clk_div_counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SSG_DISP/CathMod/clk_div_counter_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.256ns (68.576%)  route 0.117ns (31.424%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.953ns
    Source Clock Delay      (SCD):    1.440ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.557     1.440    SSG_DISP/CathMod/CLK
    SLICE_X55Y20         FDRE                                         r  SSG_DISP/CathMod/clk_div_counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y20         FDRE (Prop_fdre_C_Q)         0.141     1.581 r  SSG_DISP/CathMod/clk_div_counter_reg[4]/Q
                         net (fo=2, routed)           0.117     1.698    SSG_DISP/CathMod/clk_div_counter_reg[4]
    SLICE_X55Y20         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.813 r  SSG_DISP/CathMod/clk_div_counter_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.813    SSG_DISP/CathMod/clk_div_counter_reg[4]_i_1_n_8
    SLICE_X55Y20         FDRE                                         r  SSG_DISP/CathMod/clk_div_counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.826     1.953    SSG_DISP/CathMod/CLK
    SLICE_X55Y20         FDRE                                         r  SSG_DISP/CathMod/clk_div_counter_reg[4]/C
                         clock pessimism             -0.513     1.440    
    SLICE_X55Y20         FDRE (Hold_fdre_C_D)         0.105     1.545    SSG_DISP/CathMod/clk_div_counter_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.545    
                         arrival time                           1.813    
  -------------------------------------------------------------------
                         slack                                  0.268    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y6  CLK_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X37Y46   clk_50_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X55Y19   SSG_DISP/CathMod/clk_div_counter_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X55Y21   SSG_DISP/CathMod/clk_div_counter_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X55Y21   SSG_DISP/CathMod/clk_div_counter_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X55Y22   SSG_DISP/CathMod/clk_div_counter_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X55Y22   SSG_DISP/CathMod/clk_div_counter_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X55Y22   SSG_DISP/CathMod/clk_div_counter_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X55Y22   SSG_DISP/CathMod/clk_div_counter_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X55Y23   SSG_DISP/CathMod/clk_div_counter_reg[16]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X37Y46   clk_50_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X37Y46   clk_50_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X55Y19   SSG_DISP/CathMod/clk_div_counter_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X55Y19   SSG_DISP/CathMod/clk_div_counter_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X55Y21   SSG_DISP/CathMod/clk_div_counter_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X55Y21   SSG_DISP/CathMod/clk_div_counter_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X55Y21   SSG_DISP/CathMod/clk_div_counter_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X55Y21   SSG_DISP/CathMod/clk_div_counter_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X55Y22   SSG_DISP/CathMod/clk_div_counter_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X55Y22   SSG_DISP/CathMod/clk_div_counter_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X37Y46   clk_50_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X37Y46   clk_50_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X55Y19   SSG_DISP/CathMod/clk_div_counter_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X55Y19   SSG_DISP/CathMod/clk_div_counter_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X55Y21   SSG_DISP/CathMod/clk_div_counter_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X55Y21   SSG_DISP/CathMod/clk_div_counter_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X55Y21   SSG_DISP/CathMod/clk_div_counter_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X55Y21   SSG_DISP/CathMod/clk_div_counter_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X55Y22   SSG_DISP/CathMod/clk_div_counter_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X55Y22   SSG_DISP/CathMod/clk_div_counter_reg[12]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay         15927 Endpoints
Min Delay         15927 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 OTTER_MCU/DM_packed_reg[result][4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            OTTER_MCU/Memory/DMCache/data_reg[0][2][0][1]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        29.965ns  (logic 2.230ns (7.442%)  route 27.735ns (92.558%))
  Logic Levels:           9  (FDRE=1 LUT2=4 LUT3=1 LUT4=1 LUT5=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y27         FDRE                         0.000     0.000 r  OTTER_MCU/DM_packed_reg[result][4]/C
    SLICE_X42Y27         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  OTTER_MCU/DM_packed_reg[result][4]/Q
                         net (fo=52, routed)          3.308     3.826    OTTER_MCU/Memory/DMCache/Q[4]
    SLICE_X43Y45         LUT2 (Prop_lut2_I1_O)        0.124     3.950 r  OTTER_MCU/Memory/DMCache/LRU[0][0][1]_i_4/O
                         net (fo=418, routed)         5.068     9.018    OTTER_MCU/Memory/DMCache/DM_packed_reg[result][5]
    SLICE_X63Y52         LUT4 (Prop_lut4_I0_O)        0.124     9.142 f  OTTER_MCU/Memory/DMCache/LRU[0][2][1]_i_9/O
                         net (fo=1, routed)           0.263     9.405    OTTER_MCU/Memory/DMCache/LRU[0][2][1]_i_9_n_1
    SLICE_X63Y52         LUT5 (Prop_lut5_I4_O)        0.124     9.529 r  OTTER_MCU/Memory/DMCache/LRU[0][2][1]_i_5/O
                         net (fo=5, routed)           1.029    10.558    OTTER_MCU/Memory/DMCache/LRU[0][2][1]_i_5_n_1
    SLICE_X63Y51         LUT2 (Prop_lut2_I0_O)        0.152    10.710 r  OTTER_MCU/Memory/DMCache/tags[0][0][25]_i_3/O
                         net (fo=167, routed)         0.840    11.550    OTTER_MCU/Memory/DMCache/tags[0][0][25]_i_3_n_1
    SLICE_X61Y51         LUT3 (Prop_lut3_I0_O)        0.358    11.908 f  OTTER_MCU/Memory/DMCache/tags[0][0][25]_i_4/O
                         net (fo=164, routed)         3.091    14.999    OTTER_MCU/Memory/DMCache/tags[0][0][25]_i_4_n_1
    SLICE_X42Y46         LUT2 (Prop_lut2_I1_O)        0.358    15.357 r  OTTER_MCU/Memory/DMCache/data[0][2][3][31]_i_3/O
                         net (fo=555, routed)        10.799    26.156    OTTER_MCU/Memory/DMCache/valid_bits_reg[0][2]__0
    SLICE_X51Y27         LUT2 (Prop_lut2_I0_O)        0.348    26.504 r  OTTER_MCU/Memory/DMCache/data[0][2][3][15]_i_3/O
                         net (fo=8, routed)           2.138    28.642    OTTER_MCU/Memory/DMCache/dirty_bits26_out
    SLICE_X64Y25         LUT6 (Prop_lut6_I0_O)        0.124    28.766 r  OTTER_MCU/Memory/DMCache/data[0][2][0][7]_i_1/O
                         net (fo=8, routed)           1.199    29.965    OTTER_MCU/Memory/DMCache/data[0][2][0][7]_i_1_n_1
    SLICE_X62Y21         FDRE                                         r  OTTER_MCU/Memory/DMCache/data_reg[0][2][0][1]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 OTTER_MCU/DM_packed_reg[result][4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            OTTER_MCU/Memory/DMCache/data_reg[0][2][0][3]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        29.626ns  (logic 2.230ns (7.527%)  route 27.396ns (92.473%))
  Logic Levels:           9  (FDRE=1 LUT2=4 LUT3=1 LUT4=1 LUT5=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y27         FDRE                         0.000     0.000 r  OTTER_MCU/DM_packed_reg[result][4]/C
    SLICE_X42Y27         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  OTTER_MCU/DM_packed_reg[result][4]/Q
                         net (fo=52, routed)          3.308     3.826    OTTER_MCU/Memory/DMCache/Q[4]
    SLICE_X43Y45         LUT2 (Prop_lut2_I1_O)        0.124     3.950 r  OTTER_MCU/Memory/DMCache/LRU[0][0][1]_i_4/O
                         net (fo=418, routed)         5.068     9.018    OTTER_MCU/Memory/DMCache/DM_packed_reg[result][5]
    SLICE_X63Y52         LUT4 (Prop_lut4_I0_O)        0.124     9.142 f  OTTER_MCU/Memory/DMCache/LRU[0][2][1]_i_9/O
                         net (fo=1, routed)           0.263     9.405    OTTER_MCU/Memory/DMCache/LRU[0][2][1]_i_9_n_1
    SLICE_X63Y52         LUT5 (Prop_lut5_I4_O)        0.124     9.529 r  OTTER_MCU/Memory/DMCache/LRU[0][2][1]_i_5/O
                         net (fo=5, routed)           1.029    10.558    OTTER_MCU/Memory/DMCache/LRU[0][2][1]_i_5_n_1
    SLICE_X63Y51         LUT2 (Prop_lut2_I0_O)        0.152    10.710 r  OTTER_MCU/Memory/DMCache/tags[0][0][25]_i_3/O
                         net (fo=167, routed)         0.840    11.550    OTTER_MCU/Memory/DMCache/tags[0][0][25]_i_3_n_1
    SLICE_X61Y51         LUT3 (Prop_lut3_I0_O)        0.358    11.908 f  OTTER_MCU/Memory/DMCache/tags[0][0][25]_i_4/O
                         net (fo=164, routed)         3.091    14.999    OTTER_MCU/Memory/DMCache/tags[0][0][25]_i_4_n_1
    SLICE_X42Y46         LUT2 (Prop_lut2_I1_O)        0.358    15.357 r  OTTER_MCU/Memory/DMCache/data[0][2][3][31]_i_3/O
                         net (fo=555, routed)        10.799    26.156    OTTER_MCU/Memory/DMCache/valid_bits_reg[0][2]__0
    SLICE_X51Y27         LUT2 (Prop_lut2_I0_O)        0.348    26.504 r  OTTER_MCU/Memory/DMCache/data[0][2][3][15]_i_3/O
                         net (fo=8, routed)           2.138    28.642    OTTER_MCU/Memory/DMCache/dirty_bits26_out
    SLICE_X64Y25         LUT6 (Prop_lut6_I0_O)        0.124    28.766 r  OTTER_MCU/Memory/DMCache/data[0][2][0][7]_i_1/O
                         net (fo=8, routed)           0.861    29.626    OTTER_MCU/Memory/DMCache/data[0][2][0][7]_i_1_n_1
    SLICE_X63Y22         FDRE                                         r  OTTER_MCU/Memory/DMCache/data_reg[0][2][0][3]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 OTTER_MCU/DM_packed_reg[result][4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            OTTER_MCU/Memory/DMCache/data_reg[0][2][0][4]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        29.626ns  (logic 2.230ns (7.527%)  route 27.396ns (92.473%))
  Logic Levels:           9  (FDRE=1 LUT2=4 LUT3=1 LUT4=1 LUT5=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y27         FDRE                         0.000     0.000 r  OTTER_MCU/DM_packed_reg[result][4]/C
    SLICE_X42Y27         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  OTTER_MCU/DM_packed_reg[result][4]/Q
                         net (fo=52, routed)          3.308     3.826    OTTER_MCU/Memory/DMCache/Q[4]
    SLICE_X43Y45         LUT2 (Prop_lut2_I1_O)        0.124     3.950 r  OTTER_MCU/Memory/DMCache/LRU[0][0][1]_i_4/O
                         net (fo=418, routed)         5.068     9.018    OTTER_MCU/Memory/DMCache/DM_packed_reg[result][5]
    SLICE_X63Y52         LUT4 (Prop_lut4_I0_O)        0.124     9.142 f  OTTER_MCU/Memory/DMCache/LRU[0][2][1]_i_9/O
                         net (fo=1, routed)           0.263     9.405    OTTER_MCU/Memory/DMCache/LRU[0][2][1]_i_9_n_1
    SLICE_X63Y52         LUT5 (Prop_lut5_I4_O)        0.124     9.529 r  OTTER_MCU/Memory/DMCache/LRU[0][2][1]_i_5/O
                         net (fo=5, routed)           1.029    10.558    OTTER_MCU/Memory/DMCache/LRU[0][2][1]_i_5_n_1
    SLICE_X63Y51         LUT2 (Prop_lut2_I0_O)        0.152    10.710 r  OTTER_MCU/Memory/DMCache/tags[0][0][25]_i_3/O
                         net (fo=167, routed)         0.840    11.550    OTTER_MCU/Memory/DMCache/tags[0][0][25]_i_3_n_1
    SLICE_X61Y51         LUT3 (Prop_lut3_I0_O)        0.358    11.908 f  OTTER_MCU/Memory/DMCache/tags[0][0][25]_i_4/O
                         net (fo=164, routed)         3.091    14.999    OTTER_MCU/Memory/DMCache/tags[0][0][25]_i_4_n_1
    SLICE_X42Y46         LUT2 (Prop_lut2_I1_O)        0.358    15.357 r  OTTER_MCU/Memory/DMCache/data[0][2][3][31]_i_3/O
                         net (fo=555, routed)        10.799    26.156    OTTER_MCU/Memory/DMCache/valid_bits_reg[0][2]__0
    SLICE_X51Y27         LUT2 (Prop_lut2_I0_O)        0.348    26.504 r  OTTER_MCU/Memory/DMCache/data[0][2][3][15]_i_3/O
                         net (fo=8, routed)           2.138    28.642    OTTER_MCU/Memory/DMCache/dirty_bits26_out
    SLICE_X64Y25         LUT6 (Prop_lut6_I0_O)        0.124    28.766 r  OTTER_MCU/Memory/DMCache/data[0][2][0][7]_i_1/O
                         net (fo=8, routed)           0.861    29.626    OTTER_MCU/Memory/DMCache/data[0][2][0][7]_i_1_n_1
    SLICE_X63Y22         FDRE                                         r  OTTER_MCU/Memory/DMCache/data_reg[0][2][0][4]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 OTTER_MCU/DM_packed_reg[result][4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            OTTER_MCU/Memory/DMCache/data_reg[0][2][1][5]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        29.615ns  (logic 2.230ns (7.530%)  route 27.385ns (92.470%))
  Logic Levels:           9  (FDRE=1 LUT2=4 LUT3=1 LUT4=1 LUT5=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y27         FDRE                         0.000     0.000 r  OTTER_MCU/DM_packed_reg[result][4]/C
    SLICE_X42Y27         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  OTTER_MCU/DM_packed_reg[result][4]/Q
                         net (fo=52, routed)          3.308     3.826    OTTER_MCU/Memory/DMCache/Q[4]
    SLICE_X43Y45         LUT2 (Prop_lut2_I1_O)        0.124     3.950 r  OTTER_MCU/Memory/DMCache/LRU[0][0][1]_i_4/O
                         net (fo=418, routed)         5.068     9.018    OTTER_MCU/Memory/DMCache/DM_packed_reg[result][5]
    SLICE_X63Y52         LUT4 (Prop_lut4_I0_O)        0.124     9.142 f  OTTER_MCU/Memory/DMCache/LRU[0][2][1]_i_9/O
                         net (fo=1, routed)           0.263     9.405    OTTER_MCU/Memory/DMCache/LRU[0][2][1]_i_9_n_1
    SLICE_X63Y52         LUT5 (Prop_lut5_I4_O)        0.124     9.529 r  OTTER_MCU/Memory/DMCache/LRU[0][2][1]_i_5/O
                         net (fo=5, routed)           1.029    10.558    OTTER_MCU/Memory/DMCache/LRU[0][2][1]_i_5_n_1
    SLICE_X63Y51         LUT2 (Prop_lut2_I0_O)        0.152    10.710 r  OTTER_MCU/Memory/DMCache/tags[0][0][25]_i_3/O
                         net (fo=167, routed)         0.840    11.550    OTTER_MCU/Memory/DMCache/tags[0][0][25]_i_3_n_1
    SLICE_X61Y51         LUT3 (Prop_lut3_I0_O)        0.358    11.908 f  OTTER_MCU/Memory/DMCache/tags[0][0][25]_i_4/O
                         net (fo=164, routed)         3.091    14.999    OTTER_MCU/Memory/DMCache/tags[0][0][25]_i_4_n_1
    SLICE_X42Y46         LUT2 (Prop_lut2_I1_O)        0.358    15.357 r  OTTER_MCU/Memory/DMCache/data[0][2][3][31]_i_3/O
                         net (fo=555, routed)        10.799    26.156    OTTER_MCU/Memory/DMCache/valid_bits_reg[0][2]__0
    SLICE_X51Y27         LUT2 (Prop_lut2_I0_O)        0.348    26.504 r  OTTER_MCU/Memory/DMCache/data[0][2][3][15]_i_3/O
                         net (fo=8, routed)           1.569    28.072    OTTER_MCU/Memory/DMCache/dirty_bits26_out
    SLICE_X64Y31         LUT6 (Prop_lut6_I0_O)        0.124    28.196 r  OTTER_MCU/Memory/DMCache/data[0][2][1][7]_i_1/O
                         net (fo=8, routed)           1.419    29.615    OTTER_MCU/Memory/DMCache/data[0][2][1][7]_i_1_n_1
    SLICE_X59Y33         FDRE                                         r  OTTER_MCU/Memory/DMCache/data_reg[0][2][1][5]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 OTTER_MCU/DM_packed_reg[result][4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            OTTER_MCU/Memory/DMCache/data_reg[0][2][0][5]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        29.612ns  (logic 2.230ns (7.531%)  route 27.382ns (92.469%))
  Logic Levels:           9  (FDRE=1 LUT2=4 LUT3=1 LUT4=1 LUT5=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y27         FDRE                         0.000     0.000 r  OTTER_MCU/DM_packed_reg[result][4]/C
    SLICE_X42Y27         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  OTTER_MCU/DM_packed_reg[result][4]/Q
                         net (fo=52, routed)          3.308     3.826    OTTER_MCU/Memory/DMCache/Q[4]
    SLICE_X43Y45         LUT2 (Prop_lut2_I1_O)        0.124     3.950 r  OTTER_MCU/Memory/DMCache/LRU[0][0][1]_i_4/O
                         net (fo=418, routed)         5.068     9.018    OTTER_MCU/Memory/DMCache/DM_packed_reg[result][5]
    SLICE_X63Y52         LUT4 (Prop_lut4_I0_O)        0.124     9.142 f  OTTER_MCU/Memory/DMCache/LRU[0][2][1]_i_9/O
                         net (fo=1, routed)           0.263     9.405    OTTER_MCU/Memory/DMCache/LRU[0][2][1]_i_9_n_1
    SLICE_X63Y52         LUT5 (Prop_lut5_I4_O)        0.124     9.529 r  OTTER_MCU/Memory/DMCache/LRU[0][2][1]_i_5/O
                         net (fo=5, routed)           1.029    10.558    OTTER_MCU/Memory/DMCache/LRU[0][2][1]_i_5_n_1
    SLICE_X63Y51         LUT2 (Prop_lut2_I0_O)        0.152    10.710 r  OTTER_MCU/Memory/DMCache/tags[0][0][25]_i_3/O
                         net (fo=167, routed)         0.840    11.550    OTTER_MCU/Memory/DMCache/tags[0][0][25]_i_3_n_1
    SLICE_X61Y51         LUT3 (Prop_lut3_I0_O)        0.358    11.908 f  OTTER_MCU/Memory/DMCache/tags[0][0][25]_i_4/O
                         net (fo=164, routed)         3.091    14.999    OTTER_MCU/Memory/DMCache/tags[0][0][25]_i_4_n_1
    SLICE_X42Y46         LUT2 (Prop_lut2_I1_O)        0.358    15.357 r  OTTER_MCU/Memory/DMCache/data[0][2][3][31]_i_3/O
                         net (fo=555, routed)        10.799    26.156    OTTER_MCU/Memory/DMCache/valid_bits_reg[0][2]__0
    SLICE_X51Y27         LUT2 (Prop_lut2_I0_O)        0.348    26.504 r  OTTER_MCU/Memory/DMCache/data[0][2][3][15]_i_3/O
                         net (fo=8, routed)           2.138    28.642    OTTER_MCU/Memory/DMCache/dirty_bits26_out
    SLICE_X64Y25         LUT6 (Prop_lut6_I0_O)        0.124    28.766 r  OTTER_MCU/Memory/DMCache/data[0][2][0][7]_i_1/O
                         net (fo=8, routed)           0.846    29.612    OTTER_MCU/Memory/DMCache/data[0][2][0][7]_i_1_n_1
    SLICE_X64Y30         FDRE                                         r  OTTER_MCU/Memory/DMCache/data_reg[0][2][0][5]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 OTTER_MCU/DM_packed_reg[result][4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            OTTER_MCU/Memory/DMCache/data_reg[0][2][0][7]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        29.612ns  (logic 2.230ns (7.531%)  route 27.382ns (92.469%))
  Logic Levels:           9  (FDRE=1 LUT2=4 LUT3=1 LUT4=1 LUT5=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y27         FDRE                         0.000     0.000 r  OTTER_MCU/DM_packed_reg[result][4]/C
    SLICE_X42Y27         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  OTTER_MCU/DM_packed_reg[result][4]/Q
                         net (fo=52, routed)          3.308     3.826    OTTER_MCU/Memory/DMCache/Q[4]
    SLICE_X43Y45         LUT2 (Prop_lut2_I1_O)        0.124     3.950 r  OTTER_MCU/Memory/DMCache/LRU[0][0][1]_i_4/O
                         net (fo=418, routed)         5.068     9.018    OTTER_MCU/Memory/DMCache/DM_packed_reg[result][5]
    SLICE_X63Y52         LUT4 (Prop_lut4_I0_O)        0.124     9.142 f  OTTER_MCU/Memory/DMCache/LRU[0][2][1]_i_9/O
                         net (fo=1, routed)           0.263     9.405    OTTER_MCU/Memory/DMCache/LRU[0][2][1]_i_9_n_1
    SLICE_X63Y52         LUT5 (Prop_lut5_I4_O)        0.124     9.529 r  OTTER_MCU/Memory/DMCache/LRU[0][2][1]_i_5/O
                         net (fo=5, routed)           1.029    10.558    OTTER_MCU/Memory/DMCache/LRU[0][2][1]_i_5_n_1
    SLICE_X63Y51         LUT2 (Prop_lut2_I0_O)        0.152    10.710 r  OTTER_MCU/Memory/DMCache/tags[0][0][25]_i_3/O
                         net (fo=167, routed)         0.840    11.550    OTTER_MCU/Memory/DMCache/tags[0][0][25]_i_3_n_1
    SLICE_X61Y51         LUT3 (Prop_lut3_I0_O)        0.358    11.908 f  OTTER_MCU/Memory/DMCache/tags[0][0][25]_i_4/O
                         net (fo=164, routed)         3.091    14.999    OTTER_MCU/Memory/DMCache/tags[0][0][25]_i_4_n_1
    SLICE_X42Y46         LUT2 (Prop_lut2_I1_O)        0.358    15.357 r  OTTER_MCU/Memory/DMCache/data[0][2][3][31]_i_3/O
                         net (fo=555, routed)        10.799    26.156    OTTER_MCU/Memory/DMCache/valid_bits_reg[0][2]__0
    SLICE_X51Y27         LUT2 (Prop_lut2_I0_O)        0.348    26.504 r  OTTER_MCU/Memory/DMCache/data[0][2][3][15]_i_3/O
                         net (fo=8, routed)           2.138    28.642    OTTER_MCU/Memory/DMCache/dirty_bits26_out
    SLICE_X64Y25         LUT6 (Prop_lut6_I0_O)        0.124    28.766 r  OTTER_MCU/Memory/DMCache/data[0][2][0][7]_i_1/O
                         net (fo=8, routed)           0.846    29.612    OTTER_MCU/Memory/DMCache/data[0][2][0][7]_i_1_n_1
    SLICE_X64Y30         FDRE                                         r  OTTER_MCU/Memory/DMCache/data_reg[0][2][0][7]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 OTTER_MCU/DM_packed_reg[result][4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            OTTER_MCU/Memory/DMCache/data_reg[0][2][1][1]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        29.366ns  (logic 2.230ns (7.594%)  route 27.136ns (92.406%))
  Logic Levels:           9  (FDRE=1 LUT2=4 LUT3=1 LUT4=1 LUT5=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y27         FDRE                         0.000     0.000 r  OTTER_MCU/DM_packed_reg[result][4]/C
    SLICE_X42Y27         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  OTTER_MCU/DM_packed_reg[result][4]/Q
                         net (fo=52, routed)          3.308     3.826    OTTER_MCU/Memory/DMCache/Q[4]
    SLICE_X43Y45         LUT2 (Prop_lut2_I1_O)        0.124     3.950 r  OTTER_MCU/Memory/DMCache/LRU[0][0][1]_i_4/O
                         net (fo=418, routed)         5.068     9.018    OTTER_MCU/Memory/DMCache/DM_packed_reg[result][5]
    SLICE_X63Y52         LUT4 (Prop_lut4_I0_O)        0.124     9.142 f  OTTER_MCU/Memory/DMCache/LRU[0][2][1]_i_9/O
                         net (fo=1, routed)           0.263     9.405    OTTER_MCU/Memory/DMCache/LRU[0][2][1]_i_9_n_1
    SLICE_X63Y52         LUT5 (Prop_lut5_I4_O)        0.124     9.529 r  OTTER_MCU/Memory/DMCache/LRU[0][2][1]_i_5/O
                         net (fo=5, routed)           1.029    10.558    OTTER_MCU/Memory/DMCache/LRU[0][2][1]_i_5_n_1
    SLICE_X63Y51         LUT2 (Prop_lut2_I0_O)        0.152    10.710 r  OTTER_MCU/Memory/DMCache/tags[0][0][25]_i_3/O
                         net (fo=167, routed)         0.840    11.550    OTTER_MCU/Memory/DMCache/tags[0][0][25]_i_3_n_1
    SLICE_X61Y51         LUT3 (Prop_lut3_I0_O)        0.358    11.908 f  OTTER_MCU/Memory/DMCache/tags[0][0][25]_i_4/O
                         net (fo=164, routed)         3.091    14.999    OTTER_MCU/Memory/DMCache/tags[0][0][25]_i_4_n_1
    SLICE_X42Y46         LUT2 (Prop_lut2_I1_O)        0.358    15.357 r  OTTER_MCU/Memory/DMCache/data[0][2][3][31]_i_3/O
                         net (fo=555, routed)        10.799    26.156    OTTER_MCU/Memory/DMCache/valid_bits_reg[0][2]__0
    SLICE_X51Y27         LUT2 (Prop_lut2_I0_O)        0.348    26.504 r  OTTER_MCU/Memory/DMCache/data[0][2][3][15]_i_3/O
                         net (fo=8, routed)           1.569    28.072    OTTER_MCU/Memory/DMCache/dirty_bits26_out
    SLICE_X64Y31         LUT6 (Prop_lut6_I0_O)        0.124    28.196 r  OTTER_MCU/Memory/DMCache/data[0][2][1][7]_i_1/O
                         net (fo=8, routed)           1.170    29.366    OTTER_MCU/Memory/DMCache/data[0][2][1][7]_i_1_n_1
    SLICE_X62Y28         FDRE                                         r  OTTER_MCU/Memory/DMCache/data_reg[0][2][1][1]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 OTTER_MCU/DM_packed_reg[result][4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            OTTER_MCU/Memory/DMCache/data_reg[0][2][1][2]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        29.366ns  (logic 2.230ns (7.594%)  route 27.136ns (92.406%))
  Logic Levels:           9  (FDRE=1 LUT2=4 LUT3=1 LUT4=1 LUT5=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y27         FDRE                         0.000     0.000 r  OTTER_MCU/DM_packed_reg[result][4]/C
    SLICE_X42Y27         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  OTTER_MCU/DM_packed_reg[result][4]/Q
                         net (fo=52, routed)          3.308     3.826    OTTER_MCU/Memory/DMCache/Q[4]
    SLICE_X43Y45         LUT2 (Prop_lut2_I1_O)        0.124     3.950 r  OTTER_MCU/Memory/DMCache/LRU[0][0][1]_i_4/O
                         net (fo=418, routed)         5.068     9.018    OTTER_MCU/Memory/DMCache/DM_packed_reg[result][5]
    SLICE_X63Y52         LUT4 (Prop_lut4_I0_O)        0.124     9.142 f  OTTER_MCU/Memory/DMCache/LRU[0][2][1]_i_9/O
                         net (fo=1, routed)           0.263     9.405    OTTER_MCU/Memory/DMCache/LRU[0][2][1]_i_9_n_1
    SLICE_X63Y52         LUT5 (Prop_lut5_I4_O)        0.124     9.529 r  OTTER_MCU/Memory/DMCache/LRU[0][2][1]_i_5/O
                         net (fo=5, routed)           1.029    10.558    OTTER_MCU/Memory/DMCache/LRU[0][2][1]_i_5_n_1
    SLICE_X63Y51         LUT2 (Prop_lut2_I0_O)        0.152    10.710 r  OTTER_MCU/Memory/DMCache/tags[0][0][25]_i_3/O
                         net (fo=167, routed)         0.840    11.550    OTTER_MCU/Memory/DMCache/tags[0][0][25]_i_3_n_1
    SLICE_X61Y51         LUT3 (Prop_lut3_I0_O)        0.358    11.908 f  OTTER_MCU/Memory/DMCache/tags[0][0][25]_i_4/O
                         net (fo=164, routed)         3.091    14.999    OTTER_MCU/Memory/DMCache/tags[0][0][25]_i_4_n_1
    SLICE_X42Y46         LUT2 (Prop_lut2_I1_O)        0.358    15.357 r  OTTER_MCU/Memory/DMCache/data[0][2][3][31]_i_3/O
                         net (fo=555, routed)        10.799    26.156    OTTER_MCU/Memory/DMCache/valid_bits_reg[0][2]__0
    SLICE_X51Y27         LUT2 (Prop_lut2_I0_O)        0.348    26.504 r  OTTER_MCU/Memory/DMCache/data[0][2][3][15]_i_3/O
                         net (fo=8, routed)           1.569    28.072    OTTER_MCU/Memory/DMCache/dirty_bits26_out
    SLICE_X64Y31         LUT6 (Prop_lut6_I0_O)        0.124    28.196 r  OTTER_MCU/Memory/DMCache/data[0][2][1][7]_i_1/O
                         net (fo=8, routed)           1.170    29.366    OTTER_MCU/Memory/DMCache/data[0][2][1][7]_i_1_n_1
    SLICE_X62Y28         FDRE                                         r  OTTER_MCU/Memory/DMCache/data_reg[0][2][1][2]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 OTTER_MCU/DM_packed_reg[result][4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            OTTER_MCU/Memory/DMCache/data_reg[0][2][1][3]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        29.366ns  (logic 2.230ns (7.594%)  route 27.136ns (92.406%))
  Logic Levels:           9  (FDRE=1 LUT2=4 LUT3=1 LUT4=1 LUT5=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y27         FDRE                         0.000     0.000 r  OTTER_MCU/DM_packed_reg[result][4]/C
    SLICE_X42Y27         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  OTTER_MCU/DM_packed_reg[result][4]/Q
                         net (fo=52, routed)          3.308     3.826    OTTER_MCU/Memory/DMCache/Q[4]
    SLICE_X43Y45         LUT2 (Prop_lut2_I1_O)        0.124     3.950 r  OTTER_MCU/Memory/DMCache/LRU[0][0][1]_i_4/O
                         net (fo=418, routed)         5.068     9.018    OTTER_MCU/Memory/DMCache/DM_packed_reg[result][5]
    SLICE_X63Y52         LUT4 (Prop_lut4_I0_O)        0.124     9.142 f  OTTER_MCU/Memory/DMCache/LRU[0][2][1]_i_9/O
                         net (fo=1, routed)           0.263     9.405    OTTER_MCU/Memory/DMCache/LRU[0][2][1]_i_9_n_1
    SLICE_X63Y52         LUT5 (Prop_lut5_I4_O)        0.124     9.529 r  OTTER_MCU/Memory/DMCache/LRU[0][2][1]_i_5/O
                         net (fo=5, routed)           1.029    10.558    OTTER_MCU/Memory/DMCache/LRU[0][2][1]_i_5_n_1
    SLICE_X63Y51         LUT2 (Prop_lut2_I0_O)        0.152    10.710 r  OTTER_MCU/Memory/DMCache/tags[0][0][25]_i_3/O
                         net (fo=167, routed)         0.840    11.550    OTTER_MCU/Memory/DMCache/tags[0][0][25]_i_3_n_1
    SLICE_X61Y51         LUT3 (Prop_lut3_I0_O)        0.358    11.908 f  OTTER_MCU/Memory/DMCache/tags[0][0][25]_i_4/O
                         net (fo=164, routed)         3.091    14.999    OTTER_MCU/Memory/DMCache/tags[0][0][25]_i_4_n_1
    SLICE_X42Y46         LUT2 (Prop_lut2_I1_O)        0.358    15.357 r  OTTER_MCU/Memory/DMCache/data[0][2][3][31]_i_3/O
                         net (fo=555, routed)        10.799    26.156    OTTER_MCU/Memory/DMCache/valid_bits_reg[0][2]__0
    SLICE_X51Y27         LUT2 (Prop_lut2_I0_O)        0.348    26.504 r  OTTER_MCU/Memory/DMCache/data[0][2][3][15]_i_3/O
                         net (fo=8, routed)           1.569    28.072    OTTER_MCU/Memory/DMCache/dirty_bits26_out
    SLICE_X64Y31         LUT6 (Prop_lut6_I0_O)        0.124    28.196 r  OTTER_MCU/Memory/DMCache/data[0][2][1][7]_i_1/O
                         net (fo=8, routed)           1.170    29.366    OTTER_MCU/Memory/DMCache/data[0][2][1][7]_i_1_n_1
    SLICE_X62Y28         FDRE                                         r  OTTER_MCU/Memory/DMCache/data_reg[0][2][1][3]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 OTTER_MCU/DM_packed_reg[result][4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            OTTER_MCU/Memory/DMCache/data_reg[0][2][1][4]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        29.366ns  (logic 2.230ns (7.594%)  route 27.136ns (92.406%))
  Logic Levels:           9  (FDRE=1 LUT2=4 LUT3=1 LUT4=1 LUT5=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y27         FDRE                         0.000     0.000 r  OTTER_MCU/DM_packed_reg[result][4]/C
    SLICE_X42Y27         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  OTTER_MCU/DM_packed_reg[result][4]/Q
                         net (fo=52, routed)          3.308     3.826    OTTER_MCU/Memory/DMCache/Q[4]
    SLICE_X43Y45         LUT2 (Prop_lut2_I1_O)        0.124     3.950 r  OTTER_MCU/Memory/DMCache/LRU[0][0][1]_i_4/O
                         net (fo=418, routed)         5.068     9.018    OTTER_MCU/Memory/DMCache/DM_packed_reg[result][5]
    SLICE_X63Y52         LUT4 (Prop_lut4_I0_O)        0.124     9.142 f  OTTER_MCU/Memory/DMCache/LRU[0][2][1]_i_9/O
                         net (fo=1, routed)           0.263     9.405    OTTER_MCU/Memory/DMCache/LRU[0][2][1]_i_9_n_1
    SLICE_X63Y52         LUT5 (Prop_lut5_I4_O)        0.124     9.529 r  OTTER_MCU/Memory/DMCache/LRU[0][2][1]_i_5/O
                         net (fo=5, routed)           1.029    10.558    OTTER_MCU/Memory/DMCache/LRU[0][2][1]_i_5_n_1
    SLICE_X63Y51         LUT2 (Prop_lut2_I0_O)        0.152    10.710 r  OTTER_MCU/Memory/DMCache/tags[0][0][25]_i_3/O
                         net (fo=167, routed)         0.840    11.550    OTTER_MCU/Memory/DMCache/tags[0][0][25]_i_3_n_1
    SLICE_X61Y51         LUT3 (Prop_lut3_I0_O)        0.358    11.908 f  OTTER_MCU/Memory/DMCache/tags[0][0][25]_i_4/O
                         net (fo=164, routed)         3.091    14.999    OTTER_MCU/Memory/DMCache/tags[0][0][25]_i_4_n_1
    SLICE_X42Y46         LUT2 (Prop_lut2_I1_O)        0.358    15.357 r  OTTER_MCU/Memory/DMCache/data[0][2][3][31]_i_3/O
                         net (fo=555, routed)        10.799    26.156    OTTER_MCU/Memory/DMCache/valid_bits_reg[0][2]__0
    SLICE_X51Y27         LUT2 (Prop_lut2_I0_O)        0.348    26.504 r  OTTER_MCU/Memory/DMCache/data[0][2][3][15]_i_3/O
                         net (fo=8, routed)           1.569    28.072    OTTER_MCU/Memory/DMCache/dirty_bits26_out
    SLICE_X64Y31         LUT6 (Prop_lut6_I0_O)        0.124    28.196 r  OTTER_MCU/Memory/DMCache/data[0][2][1][7]_i_1/O
                         net (fo=8, routed)           1.170    29.366    OTTER_MCU/Memory/DMCache/data[0][2][1][7]_i_1_n_1
    SLICE_X62Y28         FDRE                                         r  OTTER_MCU/Memory/DMCache/data_reg[0][2][1][4]/CE
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 OTTER_MCU/DM_packed_reg[op_code][4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            OTTER_MCU/WB_packed_reg[op_code][4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.231ns  (logic 0.128ns (55.317%)  route 0.103ns (44.683%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y41         FDRE                         0.000     0.000 r  OTTER_MCU/DM_packed_reg[op_code][4]/C
    SLICE_X32Y41         FDRE (Prop_fdre_C_Q)         0.128     0.128 r  OTTER_MCU/DM_packed_reg[op_code][4]/Q
                         net (fo=1, routed)           0.103     0.231    OTTER_MCU/DM_packed_reg[op_code][4]
    SLICE_X31Y40         FDRE                                         r  OTTER_MCU/WB_packed_reg[op_code][4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 OTTER_MCU/DEC_packed_reg[PC][8]/C
                            (rising edge-triggered cell FDRE)
  Destination:            OTTER_MCU/ALU_packed_reg[PC][8]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.233ns  (logic 0.128ns (54.843%)  route 0.105ns (45.157%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y29         FDRE                         0.000     0.000 r  OTTER_MCU/DEC_packed_reg[PC][8]/C
    SLICE_X41Y29         FDRE (Prop_fdre_C_Q)         0.128     0.128 r  OTTER_MCU/DEC_packed_reg[PC][8]/Q
                         net (fo=1, routed)           0.105     0.233    OTTER_MCU/DEC_packed_reg[PC][8]
    SLICE_X42Y29         FDRE                                         r  OTTER_MCU/ALU_packed_reg[PC][8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 OTTER_MCU/DEC_packed_reg[PC][12]/C
                            (rising edge-triggered cell FDRE)
  Destination:            OTTER_MCU/ALU_packed_reg[PC][12]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.242ns  (logic 0.141ns (58.263%)  route 0.101ns (41.737%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y32         FDRE                         0.000     0.000 r  OTTER_MCU/DEC_packed_reg[PC][12]/C
    SLICE_X47Y32         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  OTTER_MCU/DEC_packed_reg[PC][12]/Q
                         net (fo=1, routed)           0.101     0.242    OTTER_MCU/DEC_packed_reg[PC][12]
    SLICE_X44Y32         FDRE                                         r  OTTER_MCU/ALU_packed_reg[PC][12]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 OTTER_MCU/DM_packed_reg[RF_SEL][1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            OTTER_MCU/WB_packed_reg[RF_SEL][1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.247ns  (logic 0.128ns (51.736%)  route 0.119ns (48.264%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y40         FDRE                         0.000     0.000 r  OTTER_MCU/DM_packed_reg[RF_SEL][1]/C
    SLICE_X31Y40         FDRE (Prop_fdre_C_Q)         0.128     0.128 r  OTTER_MCU/DM_packed_reg[RF_SEL][1]/Q
                         net (fo=1, routed)           0.119     0.247    OTTER_MCU/DM_packed_reg[RF_SEL][1]
    SLICE_X31Y40         FDRE                                         r  OTTER_MCU/WB_packed_reg[RF_SEL][1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 OTTER_MCU/DM_packed_reg[op_code][6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            OTTER_MCU/WB_packed_reg[op_code][6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.250ns  (logic 0.128ns (51.244%)  route 0.122ns (48.756%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y41         FDRE                         0.000     0.000 r  OTTER_MCU/DM_packed_reg[op_code][6]/C
    SLICE_X32Y41         FDRE (Prop_fdre_C_Q)         0.128     0.128 r  OTTER_MCU/DM_packed_reg[op_code][6]/Q
                         net (fo=1, routed)           0.122     0.250    OTTER_MCU/DM_packed_reg[op_code][6]
    SLICE_X33Y40         FDRE                                         r  OTTER_MCU/WB_packed_reg[op_code][6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 OTTER_MCU/DEC_packed_reg[PC][14]/C
                            (rising edge-triggered cell FDRE)
  Destination:            OTTER_MCU/ALU_packed_reg[PC][14]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y33         FDRE                         0.000     0.000 r  OTTER_MCU/DEC_packed_reg[PC][14]/C
    SLICE_X37Y33         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  OTTER_MCU/DEC_packed_reg[PC][14]/Q
                         net (fo=1, routed)           0.110     0.251    OTTER_MCU/DEC_packed_reg[PC][14]
    SLICE_X36Y33         FDRE                                         r  OTTER_MCU/ALU_packed_reg[PC][14]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 OTTER_MCU/DM_packed_reg[PC4][23]/C
                            (rising edge-triggered cell FDRE)
  Destination:            OTTER_MCU/WB_packed_reg[PC4][23]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y40         FDRE                         0.000     0.000 r  OTTER_MCU/DM_packed_reg[PC4][23]/C
    SLICE_X35Y40         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  OTTER_MCU/DM_packed_reg[PC4][23]/Q
                         net (fo=1, routed)           0.110     0.251    OTTER_MCU/DM_packed_reg[PC4][23]
    SLICE_X35Y40         FDRE                                         r  OTTER_MCU/WB_packed_reg[PC4][23]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 OTTER_MCU/DM_packed_reg[PC4][29]/C
                            (rising edge-triggered cell FDRE)
  Destination:            OTTER_MCU/WB_packed_reg[PC4][29]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y43         FDRE                         0.000     0.000 r  OTTER_MCU/DM_packed_reg[PC4][29]/C
    SLICE_X37Y43         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  OTTER_MCU/DM_packed_reg[PC4][29]/Q
                         net (fo=1, routed)           0.110     0.251    OTTER_MCU/DM_packed_reg[PC4][29]
    SLICE_X37Y43         FDRE                                         r  OTTER_MCU/WB_packed_reg[PC4][29]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 OTTER_MCU/DM_packed_reg[PC4][6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            OTTER_MCU/WB_packed_reg[PC4][6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y35         FDRE                         0.000     0.000 r  OTTER_MCU/DM_packed_reg[PC4][6]/C
    SLICE_X45Y35         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  OTTER_MCU/DM_packed_reg[PC4][6]/Q
                         net (fo=1, routed)           0.110     0.251    OTTER_MCU/DM_packed_reg[PC4][6]
    SLICE_X45Y35         FDRE                                         r  OTTER_MCU/WB_packed_reg[PC4][6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 OTTER_MCU/PC/PC_count_reg[29]/C
                            (rising edge-triggered cell FDRE)
  Destination:            OTTER_MCU/DEC_packed_reg[PC][29]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.252ns  (logic 0.141ns (55.869%)  route 0.111ns (44.131%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y39         FDRE                         0.000     0.000 r  OTTER_MCU/PC/PC_count_reg[29]/C
    SLICE_X31Y39         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  OTTER_MCU/PC/PC_count_reg[29]/Q
                         net (fo=2, routed)           0.111     0.252    OTTER_MCU/PC_n_4
    SLICE_X33Y40         FDRE                                         r  OTTER_MCU/DEC_packed_reg[PC][29]/D
  -------------------------------------------------------------------    -------------------





