{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Mon May 08 20:27:19 2017 " "Info: Processing started: Mon May 08 20:27:19 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off projetoHardware -c projetoHardware --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off projetoHardware -c projetoHardware --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clock " "Info: Assuming node \"clock\" is an undefined clock" {  } { { "Nossos Componentes/dataPath.sv" "" { Text "C:/Users/alessandrapereira/Documents/GitHub/SegundaEtapaHW/Nossos Componentes/dataPath.sv" 2 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "clock" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clock register unidadeControle:unidadeControle\|state.JR register Banco_reg:BancoReg\|Reg24\[26\] 36.36 MHz 27.506 ns Internal " "Info: Clock \"clock\" has Internal fmax of 36.36 MHz between source register \"unidadeControle:unidadeControle\|state.JR\" and destination register \"Banco_reg:BancoReg\|Reg24\[26\]\" (period= 27.506 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "27.264 ns + Longest register register " "Info: + Longest register to register delay is 27.264 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns unidadeControle:unidadeControle\|state.JR 1 REG LCFF_X38_Y27_N15 6 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X38_Y27_N15; Fanout = 6; REG Node = 'unidadeControle:unidadeControle\|state.JR'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { unidadeControle:unidadeControle|state.JR } "NODE_NAME" } } { "Nossos Componentes/unidadeControle.sv" "" { Text "C:/Users/alessandrapereira/Documents/GitHub/SegundaEtapaHW/Nossos Componentes/unidadeControle.sv" 84 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.320 ns) + CELL(0.376 ns) 0.696 ns unidadeControle:unidadeControle\|WideOr32~0 2 COMB LCCOMB_X38_Y27_N18 3 " "Info: 2: + IC(0.320 ns) + CELL(0.376 ns) = 0.696 ns; Loc. = LCCOMB_X38_Y27_N18; Fanout = 3; COMB Node = 'unidadeControle:unidadeControle\|WideOr32~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.696 ns" { unidadeControle:unidadeControle|state.JR unidadeControle:unidadeControle|WideOr32~0 } "NODE_NAME" } } { "Nossos Componentes/unidadeControle.sv" "" { Text "C:/Users/alessandrapereira/Documents/GitHub/SegundaEtapaHW/Nossos Componentes/unidadeControle.sv" 93 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.759 ns) + CELL(0.385 ns) 1.840 ns unidadeControle:unidadeControle\|WideOr64~1 3 COMB LCCOMB_X39_Y31_N24 4 " "Info: 3: + IC(0.759 ns) + CELL(0.385 ns) = 1.840 ns; Loc. = LCCOMB_X39_Y31_N24; Fanout = 4; COMB Node = 'unidadeControle:unidadeControle\|WideOr64~1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.144 ns" { unidadeControle:unidadeControle|WideOr32~0 unidadeControle:unidadeControle|WideOr64~1 } "NODE_NAME" } } { "Nossos Componentes/unidadeControle.sv" "" { Text "C:/Users/alessandrapereira/Documents/GitHub/SegundaEtapaHW/Nossos Componentes/unidadeControle.sv" 215 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.196 ns) + CELL(0.275 ns) 3.311 ns MuxA:MuxA\|AOut\[0\]~15 4 COMB LCCOMB_X39_Y30_N0 4 " "Info: 4: + IC(1.196 ns) + CELL(0.275 ns) = 3.311 ns; Loc. = LCCOMB_X39_Y30_N0; Fanout = 4; COMB Node = 'MuxA:MuxA\|AOut\[0\]~15'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.471 ns" { unidadeControle:unidadeControle|WideOr64~1 MuxA:MuxA|AOut[0]~15 } "NODE_NAME" } } { "Nossos Componentes/MuxA.sv" "" { Text "C:/Users/alessandrapereira/Documents/GitHub/SegundaEtapaHW/Nossos Componentes/MuxA.sv" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.455 ns) + CELL(0.420 ns) 4.186 ns Ula32:Ula\|carry_temp\[0\]~48 5 COMB LCCOMB_X39_Y31_N4 2 " "Info: 5: + IC(0.455 ns) + CELL(0.420 ns) = 4.186 ns; Loc. = LCCOMB_X39_Y31_N4; Fanout = 2; COMB Node = 'Ula32:Ula\|carry_temp\[0\]~48'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.875 ns" { MuxA:MuxA|AOut[0]~15 Ula32:Ula|carry_temp[0]~48 } "NODE_NAME" } } { "Componentes do Projeto/ula32.vhd" "" { Text "C:/Users/alessandrapereira/Documents/GitHub/SegundaEtapaHW/Componentes do Projeto/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.277 ns) + CELL(0.271 ns) 4.734 ns Ula32:Ula\|carry_temp\[1\]~19 6 COMB LCCOMB_X39_Y31_N2 3 " "Info: 6: + IC(0.277 ns) + CELL(0.271 ns) = 4.734 ns; Loc. = LCCOMB_X39_Y31_N2; Fanout = 3; COMB Node = 'Ula32:Ula\|carry_temp\[1\]~19'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.548 ns" { Ula32:Ula|carry_temp[0]~48 Ula32:Ula|carry_temp[1]~19 } "NODE_NAME" } } { "Componentes do Projeto/ula32.vhd" "" { Text "C:/Users/alessandrapereira/Documents/GitHub/SegundaEtapaHW/Componentes do Projeto/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.252 ns) + CELL(0.150 ns) 5.136 ns Ula32:Ula\|carry_temp\[3\]~20 7 COMB LCCOMB_X39_Y31_N28 1 " "Info: 7: + IC(0.252 ns) + CELL(0.150 ns) = 5.136 ns; Loc. = LCCOMB_X39_Y31_N28; Fanout = 1; COMB Node = 'Ula32:Ula\|carry_temp\[3\]~20'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.402 ns" { Ula32:Ula|carry_temp[1]~19 Ula32:Ula|carry_temp[3]~20 } "NODE_NAME" } } { "Componentes do Projeto/ula32.vhd" "" { Text "C:/Users/alessandrapereira/Documents/GitHub/SegundaEtapaHW/Componentes do Projeto/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.252 ns) + CELL(0.150 ns) 5.538 ns Ula32:Ula\|carry_temp\[3\]~21 8 COMB LCCOMB_X39_Y31_N6 3 " "Info: 8: + IC(0.252 ns) + CELL(0.150 ns) = 5.538 ns; Loc. = LCCOMB_X39_Y31_N6; Fanout = 3; COMB Node = 'Ula32:Ula\|carry_temp\[3\]~21'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.402 ns" { Ula32:Ula|carry_temp[3]~20 Ula32:Ula|carry_temp[3]~21 } "NODE_NAME" } } { "Componentes do Projeto/ula32.vhd" "" { Text "C:/Users/alessandrapereira/Documents/GitHub/SegundaEtapaHW/Componentes do Projeto/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.256 ns) + CELL(0.150 ns) 5.944 ns Ula32:Ula\|carry_temp\[5\]~22 9 COMB LCCOMB_X39_Y31_N0 1 " "Info: 9: + IC(0.256 ns) + CELL(0.150 ns) = 5.944 ns; Loc. = LCCOMB_X39_Y31_N0; Fanout = 1; COMB Node = 'Ula32:Ula\|carry_temp\[5\]~22'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.406 ns" { Ula32:Ula|carry_temp[3]~21 Ula32:Ula|carry_temp[5]~22 } "NODE_NAME" } } { "Componentes do Projeto/ula32.vhd" "" { Text "C:/Users/alessandrapereira/Documents/GitHub/SegundaEtapaHW/Componentes do Projeto/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.250 ns) + CELL(0.150 ns) 6.344 ns Ula32:Ula\|carry_temp\[5\]~23 10 COMB LCCOMB_X39_Y31_N18 3 " "Info: 10: + IC(0.250 ns) + CELL(0.150 ns) = 6.344 ns; Loc. = LCCOMB_X39_Y31_N18; Fanout = 3; COMB Node = 'Ula32:Ula\|carry_temp\[5\]~23'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.400 ns" { Ula32:Ula|carry_temp[5]~22 Ula32:Ula|carry_temp[5]~23 } "NODE_NAME" } } { "Componentes do Projeto/ula32.vhd" "" { Text "C:/Users/alessandrapereira/Documents/GitHub/SegundaEtapaHW/Componentes do Projeto/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.991 ns) + CELL(0.150 ns) 7.485 ns Ula32:Ula\|carry_temp\[7\]~24 11 COMB LCCOMB_X36_Y29_N24 1 " "Info: 11: + IC(0.991 ns) + CELL(0.150 ns) = 7.485 ns; Loc. = LCCOMB_X36_Y29_N24; Fanout = 1; COMB Node = 'Ula32:Ula\|carry_temp\[7\]~24'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.141 ns" { Ula32:Ula|carry_temp[5]~23 Ula32:Ula|carry_temp[7]~24 } "NODE_NAME" } } { "Componentes do Projeto/ula32.vhd" "" { Text "C:/Users/alessandrapereira/Documents/GitHub/SegundaEtapaHW/Componentes do Projeto/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.255 ns) + CELL(0.275 ns) 8.015 ns Ula32:Ula\|carry_temp\[7\]~25 12 COMB LCCOMB_X36_Y29_N26 3 " "Info: 12: + IC(0.255 ns) + CELL(0.275 ns) = 8.015 ns; Loc. = LCCOMB_X36_Y29_N26; Fanout = 3; COMB Node = 'Ula32:Ula\|carry_temp\[7\]~25'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.530 ns" { Ula32:Ula|carry_temp[7]~24 Ula32:Ula|carry_temp[7]~25 } "NODE_NAME" } } { "Componentes do Projeto/ula32.vhd" "" { Text "C:/Users/alessandrapereira/Documents/GitHub/SegundaEtapaHW/Componentes do Projeto/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.254 ns) + CELL(0.150 ns) 8.419 ns Ula32:Ula\|carry_temp\[9\]~26 13 COMB LCCOMB_X36_Y29_N12 1 " "Info: 13: + IC(0.254 ns) + CELL(0.150 ns) = 8.419 ns; Loc. = LCCOMB_X36_Y29_N12; Fanout = 1; COMB Node = 'Ula32:Ula\|carry_temp\[9\]~26'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.404 ns" { Ula32:Ula|carry_temp[7]~25 Ula32:Ula|carry_temp[9]~26 } "NODE_NAME" } } { "Componentes do Projeto/ula32.vhd" "" { Text "C:/Users/alessandrapereira/Documents/GitHub/SegundaEtapaHW/Componentes do Projeto/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.251 ns) + CELL(0.150 ns) 8.820 ns Ula32:Ula\|carry_temp\[9\]~27 14 COMB LCCOMB_X36_Y29_N6 3 " "Info: 14: + IC(0.251 ns) + CELL(0.150 ns) = 8.820 ns; Loc. = LCCOMB_X36_Y29_N6; Fanout = 3; COMB Node = 'Ula32:Ula\|carry_temp\[9\]~27'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.401 ns" { Ula32:Ula|carry_temp[9]~26 Ula32:Ula|carry_temp[9]~27 } "NODE_NAME" } } { "Componentes do Projeto/ula32.vhd" "" { Text "C:/Users/alessandrapereira/Documents/GitHub/SegundaEtapaHW/Componentes do Projeto/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.257 ns) + CELL(0.150 ns) 9.227 ns Ula32:Ula\|carry_temp\[11\]~28 15 COMB LCCOMB_X36_Y29_N0 1 " "Info: 15: + IC(0.257 ns) + CELL(0.150 ns) = 9.227 ns; Loc. = LCCOMB_X36_Y29_N0; Fanout = 1; COMB Node = 'Ula32:Ula\|carry_temp\[11\]~28'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.407 ns" { Ula32:Ula|carry_temp[9]~27 Ula32:Ula|carry_temp[11]~28 } "NODE_NAME" } } { "Componentes do Projeto/ula32.vhd" "" { Text "C:/Users/alessandrapereira/Documents/GitHub/SegundaEtapaHW/Componentes do Projeto/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.248 ns) + CELL(0.150 ns) 9.625 ns Ula32:Ula\|carry_temp\[11\]~29 16 COMB LCCOMB_X36_Y29_N10 3 " "Info: 16: + IC(0.248 ns) + CELL(0.150 ns) = 9.625 ns; Loc. = LCCOMB_X36_Y29_N10; Fanout = 3; COMB Node = 'Ula32:Ula\|carry_temp\[11\]~29'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.398 ns" { Ula32:Ula|carry_temp[11]~28 Ula32:Ula|carry_temp[11]~29 } "NODE_NAME" } } { "Componentes do Projeto/ula32.vhd" "" { Text "C:/Users/alessandrapereira/Documents/GitHub/SegundaEtapaHW/Componentes do Projeto/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.262 ns) + CELL(0.150 ns) 10.037 ns Ula32:Ula\|carry_temp\[12\]~30 17 COMB LCCOMB_X36_Y29_N20 2 " "Info: 17: + IC(0.262 ns) + CELL(0.150 ns) = 10.037 ns; Loc. = LCCOMB_X36_Y29_N20; Fanout = 2; COMB Node = 'Ula32:Ula\|carry_temp\[12\]~30'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.412 ns" { Ula32:Ula|carry_temp[11]~29 Ula32:Ula|carry_temp[12]~30 } "NODE_NAME" } } { "Componentes do Projeto/ula32.vhd" "" { Text "C:/Users/alessandrapereira/Documents/GitHub/SegundaEtapaHW/Componentes do Projeto/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.264 ns) + CELL(0.275 ns) 10.576 ns Ula32:Ula\|carry_temp\[13\]~31 18 COMB LCCOMB_X36_Y29_N14 3 " "Info: 18: + IC(0.264 ns) + CELL(0.275 ns) = 10.576 ns; Loc. = LCCOMB_X36_Y29_N14; Fanout = 3; COMB Node = 'Ula32:Ula\|carry_temp\[13\]~31'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.539 ns" { Ula32:Ula|carry_temp[12]~30 Ula32:Ula|carry_temp[13]~31 } "NODE_NAME" } } { "Componentes do Projeto/ula32.vhd" "" { Text "C:/Users/alessandrapereira/Documents/GitHub/SegundaEtapaHW/Componentes do Projeto/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.267 ns) + CELL(0.275 ns) 11.118 ns Ula32:Ula\|carry_temp\[14\]~32 19 COMB LCCOMB_X36_Y29_N16 2 " "Info: 19: + IC(0.267 ns) + CELL(0.275 ns) = 11.118 ns; Loc. = LCCOMB_X36_Y29_N16; Fanout = 2; COMB Node = 'Ula32:Ula\|carry_temp\[14\]~32'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.542 ns" { Ula32:Ula|carry_temp[13]~31 Ula32:Ula|carry_temp[14]~32 } "NODE_NAME" } } { "Componentes do Projeto/ula32.vhd" "" { Text "C:/Users/alessandrapereira/Documents/GitHub/SegundaEtapaHW/Componentes do Projeto/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.261 ns) + CELL(0.275 ns) 11.654 ns Ula32:Ula\|carry_temp\[15\]~33 20 COMB LCCOMB_X36_Y29_N18 3 " "Info: 20: + IC(0.261 ns) + CELL(0.275 ns) = 11.654 ns; Loc. = LCCOMB_X36_Y29_N18; Fanout = 3; COMB Node = 'Ula32:Ula\|carry_temp\[15\]~33'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.536 ns" { Ula32:Ula|carry_temp[14]~32 Ula32:Ula|carry_temp[15]~33 } "NODE_NAME" } } { "Componentes do Projeto/ula32.vhd" "" { Text "C:/Users/alessandrapereira/Documents/GitHub/SegundaEtapaHW/Componentes do Projeto/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.264 ns) + CELL(0.150 ns) 12.068 ns Ula32:Ula\|carry_temp\[16\]~34 21 COMB LCCOMB_X36_Y29_N4 2 " "Info: 21: + IC(0.264 ns) + CELL(0.150 ns) = 12.068 ns; Loc. = LCCOMB_X36_Y29_N4; Fanout = 2; COMB Node = 'Ula32:Ula\|carry_temp\[16\]~34'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.414 ns" { Ula32:Ula|carry_temp[15]~33 Ula32:Ula|carry_temp[16]~34 } "NODE_NAME" } } { "Componentes do Projeto/ula32.vhd" "" { Text "C:/Users/alessandrapereira/Documents/GitHub/SegundaEtapaHW/Componentes do Projeto/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.263 ns) + CELL(0.275 ns) 12.606 ns Ula32:Ula\|carry_temp\[17\]~35 22 COMB LCCOMB_X36_Y29_N30 3 " "Info: 22: + IC(0.263 ns) + CELL(0.275 ns) = 12.606 ns; Loc. = LCCOMB_X36_Y29_N30; Fanout = 3; COMB Node = 'Ula32:Ula\|carry_temp\[17\]~35'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.538 ns" { Ula32:Ula|carry_temp[16]~34 Ula32:Ula|carry_temp[17]~35 } "NODE_NAME" } } { "Componentes do Projeto/ula32.vhd" "" { Text "C:/Users/alessandrapereira/Documents/GitHub/SegundaEtapaHW/Componentes do Projeto/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.254 ns) + CELL(0.150 ns) 13.010 ns Ula32:Ula\|carry_temp\[18\]~36 23 COMB LCCOMB_X36_Y29_N8 2 " "Info: 23: + IC(0.254 ns) + CELL(0.150 ns) = 13.010 ns; Loc. = LCCOMB_X36_Y29_N8; Fanout = 2; COMB Node = 'Ula32:Ula\|carry_temp\[18\]~36'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.404 ns" { Ula32:Ula|carry_temp[17]~35 Ula32:Ula|carry_temp[18]~36 } "NODE_NAME" } } { "Componentes do Projeto/ula32.vhd" "" { Text "C:/Users/alessandrapereira/Documents/GitHub/SegundaEtapaHW/Componentes do Projeto/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.460 ns) + CELL(0.275 ns) 13.745 ns Ula32:Ula\|carry_temp\[19\]~37 24 COMB LCCOMB_X35_Y29_N16 3 " "Info: 24: + IC(0.460 ns) + CELL(0.275 ns) = 13.745 ns; Loc. = LCCOMB_X35_Y29_N16; Fanout = 3; COMB Node = 'Ula32:Ula\|carry_temp\[19\]~37'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.735 ns" { Ula32:Ula|carry_temp[18]~36 Ula32:Ula|carry_temp[19]~37 } "NODE_NAME" } } { "Componentes do Projeto/ula32.vhd" "" { Text "C:/Users/alessandrapereira/Documents/GitHub/SegundaEtapaHW/Componentes do Projeto/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.276 ns) + CELL(0.275 ns) 14.296 ns Ula32:Ula\|carry_temp\[20\]~53 25 COMB LCCOMB_X35_Y29_N24 2 " "Info: 25: + IC(0.276 ns) + CELL(0.275 ns) = 14.296 ns; Loc. = LCCOMB_X35_Y29_N24; Fanout = 2; COMB Node = 'Ula32:Ula\|carry_temp\[20\]~53'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.551 ns" { Ula32:Ula|carry_temp[19]~37 Ula32:Ula|carry_temp[20]~53 } "NODE_NAME" } } { "Componentes do Projeto/ula32.vhd" "" { Text "C:/Users/alessandrapereira/Documents/GitHub/SegundaEtapaHW/Componentes do Projeto/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.272 ns) + CELL(0.275 ns) 14.843 ns Ula32:Ula\|carry_temp\[21\]~39 26 COMB LCCOMB_X35_Y29_N12 3 " "Info: 26: + IC(0.272 ns) + CELL(0.275 ns) = 14.843 ns; Loc. = LCCOMB_X35_Y29_N12; Fanout = 3; COMB Node = 'Ula32:Ula\|carry_temp\[21\]~39'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.547 ns" { Ula32:Ula|carry_temp[20]~53 Ula32:Ula|carry_temp[21]~39 } "NODE_NAME" } } { "Componentes do Projeto/ula32.vhd" "" { Text "C:/Users/alessandrapereira/Documents/GitHub/SegundaEtapaHW/Componentes do Projeto/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.260 ns) + CELL(0.150 ns) 15.253 ns Ula32:Ula\|carry_temp\[22\]~40 27 COMB LCCOMB_X35_Y29_N14 2 " "Info: 27: + IC(0.260 ns) + CELL(0.150 ns) = 15.253 ns; Loc. = LCCOMB_X35_Y29_N14; Fanout = 2; COMB Node = 'Ula32:Ula\|carry_temp\[22\]~40'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { Ula32:Ula|carry_temp[21]~39 Ula32:Ula|carry_temp[22]~40 } "NODE_NAME" } } { "Componentes do Projeto/ula32.vhd" "" { Text "C:/Users/alessandrapereira/Documents/GitHub/SegundaEtapaHW/Componentes do Projeto/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.255 ns) + CELL(0.275 ns) 15.783 ns Ula32:Ula\|carry_temp\[23\]~41 28 COMB LCCOMB_X35_Y29_N0 3 " "Info: 28: + IC(0.255 ns) + CELL(0.275 ns) = 15.783 ns; Loc. = LCCOMB_X35_Y29_N0; Fanout = 3; COMB Node = 'Ula32:Ula\|carry_temp\[23\]~41'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.530 ns" { Ula32:Ula|carry_temp[22]~40 Ula32:Ula|carry_temp[23]~41 } "NODE_NAME" } } { "Componentes do Projeto/ula32.vhd" "" { Text "C:/Users/alessandrapereira/Documents/GitHub/SegundaEtapaHW/Componentes do Projeto/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.261 ns) + CELL(0.150 ns) 16.194 ns Ula32:Ula\|carry_temp\[24\]~55 29 COMB LCCOMB_X35_Y29_N20 2 " "Info: 29: + IC(0.261 ns) + CELL(0.150 ns) = 16.194 ns; Loc. = LCCOMB_X35_Y29_N20; Fanout = 2; COMB Node = 'Ula32:Ula\|carry_temp\[24\]~55'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.411 ns" { Ula32:Ula|carry_temp[23]~41 Ula32:Ula|carry_temp[24]~55 } "NODE_NAME" } } { "Componentes do Projeto/ula32.vhd" "" { Text "C:/Users/alessandrapereira/Documents/GitHub/SegundaEtapaHW/Componentes do Projeto/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.270 ns) + CELL(0.275 ns) 16.739 ns Ula32:Ula\|carry_temp\[25\]~43 30 COMB LCCOMB_X35_Y29_N28 3 " "Info: 30: + IC(0.270 ns) + CELL(0.275 ns) = 16.739 ns; Loc. = LCCOMB_X35_Y29_N28; Fanout = 3; COMB Node = 'Ula32:Ula\|carry_temp\[25\]~43'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.545 ns" { Ula32:Ula|carry_temp[24]~55 Ula32:Ula|carry_temp[25]~43 } "NODE_NAME" } } { "Componentes do Projeto/ula32.vhd" "" { Text "C:/Users/alessandrapereira/Documents/GitHub/SegundaEtapaHW/Componentes do Projeto/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.263 ns) + CELL(0.150 ns) 17.152 ns Ula32:Ula\|carry_temp\[26\]~56 31 COMB LCCOMB_X35_Y29_N6 2 " "Info: 31: + IC(0.263 ns) + CELL(0.150 ns) = 17.152 ns; Loc. = LCCOMB_X35_Y29_N6; Fanout = 2; COMB Node = 'Ula32:Ula\|carry_temp\[26\]~56'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.413 ns" { Ula32:Ula|carry_temp[25]~43 Ula32:Ula|carry_temp[26]~56 } "NODE_NAME" } } { "Componentes do Projeto/ula32.vhd" "" { Text "C:/Users/alessandrapereira/Documents/GitHub/SegundaEtapaHW/Componentes do Projeto/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.938 ns) + CELL(0.275 ns) 18.365 ns Ula32:Ula\|carry_temp\[27\]~45 32 COMB LCCOMB_X40_Y29_N28 3 " "Info: 32: + IC(0.938 ns) + CELL(0.275 ns) = 18.365 ns; Loc. = LCCOMB_X40_Y29_N28; Fanout = 3; COMB Node = 'Ula32:Ula\|carry_temp\[27\]~45'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.213 ns" { Ula32:Ula|carry_temp[26]~56 Ula32:Ula|carry_temp[27]~45 } "NODE_NAME" } } { "Componentes do Projeto/ula32.vhd" "" { Text "C:/Users/alessandrapereira/Documents/GitHub/SegundaEtapaHW/Componentes do Projeto/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.262 ns) + CELL(0.150 ns) 18.777 ns Ula32:Ula\|carry_temp\[29\]~46 33 COMB LCCOMB_X40_Y29_N6 1 " "Info: 33: + IC(0.262 ns) + CELL(0.150 ns) = 18.777 ns; Loc. = LCCOMB_X40_Y29_N6; Fanout = 1; COMB Node = 'Ula32:Ula\|carry_temp\[29\]~46'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.412 ns" { Ula32:Ula|carry_temp[27]~45 Ula32:Ula|carry_temp[29]~46 } "NODE_NAME" } } { "Componentes do Projeto/ula32.vhd" "" { Text "C:/Users/alessandrapereira/Documents/GitHub/SegundaEtapaHW/Componentes do Projeto/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.242 ns) + CELL(0.150 ns) 19.169 ns Ula32:Ula\|carry_temp\[29\]~47 34 COMB LCCOMB_X40_Y29_N0 3 " "Info: 34: + IC(0.242 ns) + CELL(0.150 ns) = 19.169 ns; Loc. = LCCOMB_X40_Y29_N0; Fanout = 3; COMB Node = 'Ula32:Ula\|carry_temp\[29\]~47'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.392 ns" { Ula32:Ula|carry_temp[29]~46 Ula32:Ula|carry_temp[29]~47 } "NODE_NAME" } } { "Componentes do Projeto/ula32.vhd" "" { Text "C:/Users/alessandrapereira/Documents/GitHub/SegundaEtapaHW/Componentes do Projeto/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.252 ns) + CELL(0.150 ns) 19.571 ns Ula32:Ula\|Menor~4 35 COMB LCCOMB_X40_Y29_N2 3 " "Info: 35: + IC(0.252 ns) + CELL(0.150 ns) = 19.571 ns; Loc. = LCCOMB_X40_Y29_N2; Fanout = 3; COMB Node = 'Ula32:Ula\|Menor~4'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.402 ns" { Ula32:Ula|carry_temp[29]~47 Ula32:Ula|Menor~4 } "NODE_NAME" } } { "Componentes do Projeto/ula32.vhd" "" { Text "C:/Users/alessandrapereira/Documents/GitHub/SegundaEtapaHW/Componentes do Projeto/ula32.vhd" 65 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.746 ns) + CELL(0.275 ns) 20.592 ns unidadeControle:unidadeControle\|Selector113~2 36 COMB LCCOMB_X41_Y31_N20 31 " "Info: 36: + IC(0.746 ns) + CELL(0.275 ns) = 20.592 ns; Loc. = LCCOMB_X41_Y31_N20; Fanout = 31; COMB Node = 'unidadeControle:unidadeControle\|Selector113~2'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.021 ns" { Ula32:Ula|Menor~4 unidadeControle:unidadeControle|Selector113~2 } "NODE_NAME" } } { "Nossos Componentes/unidadeControle.sv" "" { Text "C:/Users/alessandrapereira/Documents/GitHub/SegundaEtapaHW/Nossos Componentes/unidadeControle.sv" 215 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.834 ns) + CELL(0.438 ns) 21.864 ns MuxDataWrite:MuxDataWrite\|Mux8~0 37 COMB LCCOMB_X41_Y33_N2 16 " "Info: 37: + IC(0.834 ns) + CELL(0.438 ns) = 21.864 ns; Loc. = LCCOMB_X41_Y33_N2; Fanout = 16; COMB Node = 'MuxDataWrite:MuxDataWrite\|Mux8~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.272 ns" { unidadeControle:unidadeControle|Selector113~2 MuxDataWrite:MuxDataWrite|Mux8~0 } "NODE_NAME" } } { "Nossos Componentes/MuxDataWrite.sv" "" { Text "C:/Users/alessandrapereira/Documents/GitHub/SegundaEtapaHW/Nossos Componentes/MuxDataWrite.sv" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.767 ns) + CELL(0.420 ns) 23.051 ns MuxDataWrite:MuxDataWrite\|Mux5~2 38 COMB LCCOMB_X41_Y31_N30 1 " "Info: 38: + IC(0.767 ns) + CELL(0.420 ns) = 23.051 ns; Loc. = LCCOMB_X41_Y31_N30; Fanout = 1; COMB Node = 'MuxDataWrite:MuxDataWrite\|Mux5~2'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.187 ns" { MuxDataWrite:MuxDataWrite|Mux8~0 MuxDataWrite:MuxDataWrite|Mux5~2 } "NODE_NAME" } } { "Nossos Componentes/MuxDataWrite.sv" "" { Text "C:/Users/alessandrapereira/Documents/GitHub/SegundaEtapaHW/Nossos Componentes/MuxDataWrite.sv" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.980 ns) + CELL(0.150 ns) 24.181 ns MuxDataWrite:MuxDataWrite\|Mux5~3 39 COMB LCCOMB_X39_Y33_N14 33 " "Info: 39: + IC(0.980 ns) + CELL(0.150 ns) = 24.181 ns; Loc. = LCCOMB_X39_Y33_N14; Fanout = 33; COMB Node = 'MuxDataWrite:MuxDataWrite\|Mux5~3'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.130 ns" { MuxDataWrite:MuxDataWrite|Mux5~2 MuxDataWrite:MuxDataWrite|Mux5~3 } "NODE_NAME" } } { "Nossos Componentes/MuxDataWrite.sv" "" { Text "C:/Users/alessandrapereira/Documents/GitHub/SegundaEtapaHW/Nossos Componentes/MuxDataWrite.sv" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.717 ns) + CELL(0.366 ns) 27.264 ns Banco_reg:BancoReg\|Reg24\[26\] 40 REG LCFF_X38_Y33_N21 2 " "Info: 40: + IC(2.717 ns) + CELL(0.366 ns) = 27.264 ns; Loc. = LCFF_X38_Y33_N21; Fanout = 2; REG Node = 'Banco_reg:BancoReg\|Reg24\[26\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.083 ns" { MuxDataWrite:MuxDataWrite|Mux5~3 Banco_reg:BancoReg|Reg24[26] } "NODE_NAME" } } { "Componentes do Projeto/Banco_reg.vhd" "" { Text "C:/Users/alessandrapereira/Documents/GitHub/SegundaEtapaHW/Componentes do Projeto/Banco_reg.vhd" 180 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "9.101 ns ( 33.38 % ) " "Info: Total cell delay = 9.101 ns ( 33.38 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "18.163 ns ( 66.62 % ) " "Info: Total interconnect delay = 18.163 ns ( 66.62 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "27.264 ns" { unidadeControle:unidadeControle|state.JR unidadeControle:unidadeControle|WideOr32~0 unidadeControle:unidadeControle|WideOr64~1 MuxA:MuxA|AOut[0]~15 Ula32:Ula|carry_temp[0]~48 Ula32:Ula|carry_temp[1]~19 Ula32:Ula|carry_temp[3]~20 Ula32:Ula|carry_temp[3]~21 Ula32:Ula|carry_temp[5]~22 Ula32:Ula|carry_temp[5]~23 Ula32:Ula|carry_temp[7]~24 Ula32:Ula|carry_temp[7]~25 Ula32:Ula|carry_temp[9]~26 Ula32:Ula|carry_temp[9]~27 Ula32:Ula|carry_temp[11]~28 Ula32:Ula|carry_temp[11]~29 Ula32:Ula|carry_temp[12]~30 Ula32:Ula|carry_temp[13]~31 Ula32:Ula|carry_temp[14]~32 Ula32:Ula|carry_temp[15]~33 Ula32:Ula|carry_temp[16]~34 Ula32:Ula|carry_temp[17]~35 Ula32:Ula|carry_temp[18]~36 Ula32:Ula|carry_temp[19]~37 Ula32:Ula|carry_temp[20]~53 Ula32:Ula|carry_temp[21]~39 Ula32:Ula|carry_temp[22]~40 Ula32:Ula|carry_temp[23]~41 Ula32:Ula|carry_temp[24]~55 Ula32:Ula|carry_temp[25]~43 Ula32:Ula|carry_temp[26]~56 Ula32:Ula|carry_temp[27]~45 Ula32:Ula|carry_temp[29]~46 Ula32:Ula|carry_temp[29]~47 Ula32:Ula|Menor~4 unidadeControle:unidadeControle|Selector113~2 MuxDataWrite:MuxDataWrite|Mux8~0 MuxDataWrite:MuxDataWrite|Mux5~2 MuxDataWrite:MuxDataWrite|Mux5~3 Banco_reg:BancoReg|Reg24[26] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "27.264 ns" { unidadeControle:unidadeControle|state.JR {} unidadeControle:unidadeControle|WideOr32~0 {} unidadeControle:unidadeControle|WideOr64~1 {} MuxA:MuxA|AOut[0]~15 {} Ula32:Ula|carry_temp[0]~48 {} Ula32:Ula|carry_temp[1]~19 {} Ula32:Ula|carry_temp[3]~20 {} Ula32:Ula|carry_temp[3]~21 {} Ula32:Ula|carry_temp[5]~22 {} Ula32:Ula|carry_temp[5]~23 {} Ula32:Ula|carry_temp[7]~24 {} Ula32:Ula|carry_temp[7]~25 {} Ula32:Ula|carry_temp[9]~26 {} Ula32:Ula|carry_temp[9]~27 {} Ula32:Ula|carry_temp[11]~28 {} Ula32:Ula|carry_temp[11]~29 {} Ula32:Ula|carry_temp[12]~30 {} Ula32:Ula|carry_temp[13]~31 {} Ula32:Ula|carry_temp[14]~32 {} Ula32:Ula|carry_temp[15]~33 {} Ula32:Ula|carry_temp[16]~34 {} Ula32:Ula|carry_temp[17]~35 {} Ula32:Ula|carry_temp[18]~36 {} Ula32:Ula|carry_temp[19]~37 {} Ula32:Ula|carry_temp[20]~53 {} Ula32:Ula|carry_temp[21]~39 {} Ula32:Ula|carry_temp[22]~40 {} Ula32:Ula|carry_temp[23]~41 {} Ula32:Ula|carry_temp[24]~55 {} Ula32:Ula|carry_temp[25]~43 {} Ula32:Ula|carry_temp[26]~56 {} Ula32:Ula|carry_temp[27]~45 {} Ula32:Ula|carry_temp[29]~46 {} Ula32:Ula|carry_temp[29]~47 {} Ula32:Ula|Menor~4 {} unidadeControle:unidadeControle|Selector113~2 {} MuxDataWrite:MuxDataWrite|Mux8~0 {} MuxDataWrite:MuxDataWrite|Mux5~2 {} MuxDataWrite:MuxDataWrite|Mux5~3 {} Banco_reg:BancoReg|Reg24[26] {} } { 0.000ns 0.320ns 0.759ns 1.196ns 0.455ns 0.277ns 0.252ns 0.252ns 0.256ns 0.250ns 0.991ns 0.255ns 0.254ns 0.251ns 0.257ns 0.248ns 0.262ns 0.264ns 0.267ns 0.261ns 0.264ns 0.263ns 0.254ns 0.460ns 0.276ns 0.272ns 0.260ns 0.255ns 0.261ns 0.270ns 0.263ns 0.938ns 0.262ns 0.242ns 0.252ns 0.746ns 0.834ns 0.767ns 0.980ns 2.717ns } { 0.000ns 0.376ns 0.385ns 0.275ns 0.420ns 0.271ns 0.150ns 0.150ns 0.150ns 0.150ns 0.150ns 0.275ns 0.150ns 0.150ns 0.150ns 0.150ns 0.150ns 0.275ns 0.275ns 0.275ns 0.150ns 0.275ns 0.150ns 0.275ns 0.275ns 0.275ns 0.150ns 0.275ns 0.150ns 0.275ns 0.150ns 0.275ns 0.150ns 0.150ns 0.150ns 0.275ns 0.438ns 0.420ns 0.150ns 0.366ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.028 ns - Smallest " "Info: - Smallest clock skew is -0.028 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock destination 2.867 ns + Shortest register " "Info: + Shortest clock path from clock \"clock\" to destination register is 2.867 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.989 ns) 0.989 ns clock 1 CLK PIN_T2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.989 ns) = 0.989 ns; Loc. = PIN_T2; Fanout = 1; CLK Node = 'clock'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "Nossos Componentes/dataPath.sv" "" { Text "C:/Users/alessandrapereira/Documents/GitHub/SegundaEtapaHW/Nossos Componentes/dataPath.sv" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.114 ns) + CELL(0.000 ns) 1.103 ns clock~clkctrl 2 COMB CLKCTRL_G3 1424 " "Info: 2: + IC(0.114 ns) + CELL(0.000 ns) = 1.103 ns; Loc. = CLKCTRL_G3; Fanout = 1424; COMB Node = 'clock~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.114 ns" { clock clock~clkctrl } "NODE_NAME" } } { "Nossos Componentes/dataPath.sv" "" { Text "C:/Users/alessandrapereira/Documents/GitHub/SegundaEtapaHW/Nossos Componentes/dataPath.sv" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.227 ns) + CELL(0.537 ns) 2.867 ns Banco_reg:BancoReg\|Reg24\[26\] 3 REG LCFF_X38_Y33_N21 2 " "Info: 3: + IC(1.227 ns) + CELL(0.537 ns) = 2.867 ns; Loc. = LCFF_X38_Y33_N21; Fanout = 2; REG Node = 'Banco_reg:BancoReg\|Reg24\[26\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.764 ns" { clock~clkctrl Banco_reg:BancoReg|Reg24[26] } "NODE_NAME" } } { "Componentes do Projeto/Banco_reg.vhd" "" { Text "C:/Users/alessandrapereira/Documents/GitHub/SegundaEtapaHW/Componentes do Projeto/Banco_reg.vhd" 180 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.526 ns ( 53.23 % ) " "Info: Total cell delay = 1.526 ns ( 53.23 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.341 ns ( 46.77 % ) " "Info: Total interconnect delay = 1.341 ns ( 46.77 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.867 ns" { clock clock~clkctrl Banco_reg:BancoReg|Reg24[26] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.867 ns" { clock {} clock~combout {} clock~clkctrl {} Banco_reg:BancoReg|Reg24[26] {} } { 0.000ns 0.000ns 0.114ns 1.227ns } { 0.000ns 0.989ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock source 2.895 ns - Longest register " "Info: - Longest clock path from clock \"clock\" to source register is 2.895 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.989 ns) 0.989 ns clock 1 CLK PIN_T2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.989 ns) = 0.989 ns; Loc. = PIN_T2; Fanout = 1; CLK Node = 'clock'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "Nossos Componentes/dataPath.sv" "" { Text "C:/Users/alessandrapereira/Documents/GitHub/SegundaEtapaHW/Nossos Componentes/dataPath.sv" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.114 ns) + CELL(0.000 ns) 1.103 ns clock~clkctrl 2 COMB CLKCTRL_G3 1424 " "Info: 2: + IC(0.114 ns) + CELL(0.000 ns) = 1.103 ns; Loc. = CLKCTRL_G3; Fanout = 1424; COMB Node = 'clock~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.114 ns" { clock clock~clkctrl } "NODE_NAME" } } { "Nossos Componentes/dataPath.sv" "" { Text "C:/Users/alessandrapereira/Documents/GitHub/SegundaEtapaHW/Nossos Componentes/dataPath.sv" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.255 ns) + CELL(0.537 ns) 2.895 ns unidadeControle:unidadeControle\|state.JR 3 REG LCFF_X38_Y27_N15 6 " "Info: 3: + IC(1.255 ns) + CELL(0.537 ns) = 2.895 ns; Loc. = LCFF_X38_Y27_N15; Fanout = 6; REG Node = 'unidadeControle:unidadeControle\|state.JR'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.792 ns" { clock~clkctrl unidadeControle:unidadeControle|state.JR } "NODE_NAME" } } { "Nossos Componentes/unidadeControle.sv" "" { Text "C:/Users/alessandrapereira/Documents/GitHub/SegundaEtapaHW/Nossos Componentes/unidadeControle.sv" 84 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.526 ns ( 52.71 % ) " "Info: Total cell delay = 1.526 ns ( 52.71 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.369 ns ( 47.29 % ) " "Info: Total interconnect delay = 1.369 ns ( 47.29 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.895 ns" { clock clock~clkctrl unidadeControle:unidadeControle|state.JR } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.895 ns" { clock {} clock~combout {} clock~clkctrl {} unidadeControle:unidadeControle|state.JR {} } { 0.000ns 0.000ns 0.114ns 1.255ns } { 0.000ns 0.989ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.867 ns" { clock clock~clkctrl Banco_reg:BancoReg|Reg24[26] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.867 ns" { clock {} clock~combout {} clock~clkctrl {} Banco_reg:BancoReg|Reg24[26] {} } { 0.000ns 0.000ns 0.114ns 1.227ns } { 0.000ns 0.989ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.895 ns" { clock clock~clkctrl unidadeControle:unidadeControle|state.JR } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.895 ns" { clock {} clock~combout {} clock~clkctrl {} unidadeControle:unidadeControle|state.JR {} } { 0.000ns 0.000ns 0.114ns 1.255ns } { 0.000ns 0.989ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "Nossos Componentes/unidadeControle.sv" "" { Text "C:/Users/alessandrapereira/Documents/GitHub/SegundaEtapaHW/Nossos Componentes/unidadeControle.sv" 84 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "Componentes do Projeto/Banco_reg.vhd" "" { Text "C:/Users/alessandrapereira/Documents/GitHub/SegundaEtapaHW/Componentes do Projeto/Banco_reg.vhd" 180 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "27.264 ns" { unidadeControle:unidadeControle|state.JR unidadeControle:unidadeControle|WideOr32~0 unidadeControle:unidadeControle|WideOr64~1 MuxA:MuxA|AOut[0]~15 Ula32:Ula|carry_temp[0]~48 Ula32:Ula|carry_temp[1]~19 Ula32:Ula|carry_temp[3]~20 Ula32:Ula|carry_temp[3]~21 Ula32:Ula|carry_temp[5]~22 Ula32:Ula|carry_temp[5]~23 Ula32:Ula|carry_temp[7]~24 Ula32:Ula|carry_temp[7]~25 Ula32:Ula|carry_temp[9]~26 Ula32:Ula|carry_temp[9]~27 Ula32:Ula|carry_temp[11]~28 Ula32:Ula|carry_temp[11]~29 Ula32:Ula|carry_temp[12]~30 Ula32:Ula|carry_temp[13]~31 Ula32:Ula|carry_temp[14]~32 Ula32:Ula|carry_temp[15]~33 Ula32:Ula|carry_temp[16]~34 Ula32:Ula|carry_temp[17]~35 Ula32:Ula|carry_temp[18]~36 Ula32:Ula|carry_temp[19]~37 Ula32:Ula|carry_temp[20]~53 Ula32:Ula|carry_temp[21]~39 Ula32:Ula|carry_temp[22]~40 Ula32:Ula|carry_temp[23]~41 Ula32:Ula|carry_temp[24]~55 Ula32:Ula|carry_temp[25]~43 Ula32:Ula|carry_temp[26]~56 Ula32:Ula|carry_temp[27]~45 Ula32:Ula|carry_temp[29]~46 Ula32:Ula|carry_temp[29]~47 Ula32:Ula|Menor~4 unidadeControle:unidadeControle|Selector113~2 MuxDataWrite:MuxDataWrite|Mux8~0 MuxDataWrite:MuxDataWrite|Mux5~2 MuxDataWrite:MuxDataWrite|Mux5~3 Banco_reg:BancoReg|Reg24[26] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "27.264 ns" { unidadeControle:unidadeControle|state.JR {} unidadeControle:unidadeControle|WideOr32~0 {} unidadeControle:unidadeControle|WideOr64~1 {} MuxA:MuxA|AOut[0]~15 {} Ula32:Ula|carry_temp[0]~48 {} Ula32:Ula|carry_temp[1]~19 {} Ula32:Ula|carry_temp[3]~20 {} Ula32:Ula|carry_temp[3]~21 {} Ula32:Ula|carry_temp[5]~22 {} Ula32:Ula|carry_temp[5]~23 {} Ula32:Ula|carry_temp[7]~24 {} Ula32:Ula|carry_temp[7]~25 {} Ula32:Ula|carry_temp[9]~26 {} Ula32:Ula|carry_temp[9]~27 {} Ula32:Ula|carry_temp[11]~28 {} Ula32:Ula|carry_temp[11]~29 {} Ula32:Ula|carry_temp[12]~30 {} Ula32:Ula|carry_temp[13]~31 {} Ula32:Ula|carry_temp[14]~32 {} Ula32:Ula|carry_temp[15]~33 {} Ula32:Ula|carry_temp[16]~34 {} Ula32:Ula|carry_temp[17]~35 {} Ula32:Ula|carry_temp[18]~36 {} Ula32:Ula|carry_temp[19]~37 {} Ula32:Ula|carry_temp[20]~53 {} Ula32:Ula|carry_temp[21]~39 {} Ula32:Ula|carry_temp[22]~40 {} Ula32:Ula|carry_temp[23]~41 {} Ula32:Ula|carry_temp[24]~55 {} Ula32:Ula|carry_temp[25]~43 {} Ula32:Ula|carry_temp[26]~56 {} Ula32:Ula|carry_temp[27]~45 {} Ula32:Ula|carry_temp[29]~46 {} Ula32:Ula|carry_temp[29]~47 {} Ula32:Ula|Menor~4 {} unidadeControle:unidadeControle|Selector113~2 {} MuxDataWrite:MuxDataWrite|Mux8~0 {} MuxDataWrite:MuxDataWrite|Mux5~2 {} MuxDataWrite:MuxDataWrite|Mux5~3 {} Banco_reg:BancoReg|Reg24[26] {} } { 0.000ns 0.320ns 0.759ns 1.196ns 0.455ns 0.277ns 0.252ns 0.252ns 0.256ns 0.250ns 0.991ns 0.255ns 0.254ns 0.251ns 0.257ns 0.248ns 0.262ns 0.264ns 0.267ns 0.261ns 0.264ns 0.263ns 0.254ns 0.460ns 0.276ns 0.272ns 0.260ns 0.255ns 0.261ns 0.270ns 0.263ns 0.938ns 0.262ns 0.242ns 0.252ns 0.746ns 0.834ns 0.767ns 0.980ns 2.717ns } { 0.000ns 0.376ns 0.385ns 0.275ns 0.420ns 0.271ns 0.150ns 0.150ns 0.150ns 0.150ns 0.150ns 0.275ns 0.150ns 0.150ns 0.150ns 0.150ns 0.150ns 0.275ns 0.275ns 0.275ns 0.150ns 0.275ns 0.150ns 0.275ns 0.275ns 0.275ns 0.150ns 0.275ns 0.150ns 0.275ns 0.150ns 0.275ns 0.150ns 0.150ns 0.150ns 0.275ns 0.438ns 0.420ns 0.150ns 0.366ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.867 ns" { clock clock~clkctrl Banco_reg:BancoReg|Reg24[26] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.867 ns" { clock {} clock~combout {} clock~clkctrl {} Banco_reg:BancoReg|Reg24[26] {} } { 0.000ns 0.000ns 0.114ns 1.227ns } { 0.000ns 0.989ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.895 ns" { clock clock~clkctrl unidadeControle:unidadeControle|state.JR } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.895 ns" { clock {} clock~combout {} clock~clkctrl {} unidadeControle:unidadeControle|state.JR {} } { 0.000ns 0.000ns 0.114ns 1.255ns } { 0.000ns 0.989ns 0.000ns 0.537ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clock WriteDataReg\[27\] unidadeControle:unidadeControle\|state.JR 34.134 ns register " "Info: tco from clock \"clock\" to destination pin \"WriteDataReg\[27\]\" through register \"unidadeControle:unidadeControle\|state.JR\" is 34.134 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock source 2.895 ns + Longest register " "Info: + Longest clock path from clock \"clock\" to source register is 2.895 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.989 ns) 0.989 ns clock 1 CLK PIN_T2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.989 ns) = 0.989 ns; Loc. = PIN_T2; Fanout = 1; CLK Node = 'clock'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "Nossos Componentes/dataPath.sv" "" { Text "C:/Users/alessandrapereira/Documents/GitHub/SegundaEtapaHW/Nossos Componentes/dataPath.sv" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.114 ns) + CELL(0.000 ns) 1.103 ns clock~clkctrl 2 COMB CLKCTRL_G3 1424 " "Info: 2: + IC(0.114 ns) + CELL(0.000 ns) = 1.103 ns; Loc. = CLKCTRL_G3; Fanout = 1424; COMB Node = 'clock~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.114 ns" { clock clock~clkctrl } "NODE_NAME" } } { "Nossos Componentes/dataPath.sv" "" { Text "C:/Users/alessandrapereira/Documents/GitHub/SegundaEtapaHW/Nossos Componentes/dataPath.sv" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.255 ns) + CELL(0.537 ns) 2.895 ns unidadeControle:unidadeControle\|state.JR 3 REG LCFF_X38_Y27_N15 6 " "Info: 3: + IC(1.255 ns) + CELL(0.537 ns) = 2.895 ns; Loc. = LCFF_X38_Y27_N15; Fanout = 6; REG Node = 'unidadeControle:unidadeControle\|state.JR'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.792 ns" { clock~clkctrl unidadeControle:unidadeControle|state.JR } "NODE_NAME" } } { "Nossos Componentes/unidadeControle.sv" "" { Text "C:/Users/alessandrapereira/Documents/GitHub/SegundaEtapaHW/Nossos Componentes/unidadeControle.sv" 84 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.526 ns ( 52.71 % ) " "Info: Total cell delay = 1.526 ns ( 52.71 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.369 ns ( 47.29 % ) " "Info: Total interconnect delay = 1.369 ns ( 47.29 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.895 ns" { clock clock~clkctrl unidadeControle:unidadeControle|state.JR } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.895 ns" { clock {} clock~combout {} clock~clkctrl {} unidadeControle:unidadeControle|state.JR {} } { 0.000ns 0.000ns 0.114ns 1.255ns } { 0.000ns 0.989ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "Nossos Componentes/unidadeControle.sv" "" { Text "C:/Users/alessandrapereira/Documents/GitHub/SegundaEtapaHW/Nossos Componentes/unidadeControle.sv" 84 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "30.989 ns + Longest register pin " "Info: + Longest register to pin delay is 30.989 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns unidadeControle:unidadeControle\|state.JR 1 REG LCFF_X38_Y27_N15 6 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X38_Y27_N15; Fanout = 6; REG Node = 'unidadeControle:unidadeControle\|state.JR'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { unidadeControle:unidadeControle|state.JR } "NODE_NAME" } } { "Nossos Componentes/unidadeControle.sv" "" { Text "C:/Users/alessandrapereira/Documents/GitHub/SegundaEtapaHW/Nossos Componentes/unidadeControle.sv" 84 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.320 ns) + CELL(0.376 ns) 0.696 ns unidadeControle:unidadeControle\|WideOr32~0 2 COMB LCCOMB_X38_Y27_N18 3 " "Info: 2: + IC(0.320 ns) + CELL(0.376 ns) = 0.696 ns; Loc. = LCCOMB_X38_Y27_N18; Fanout = 3; COMB Node = 'unidadeControle:unidadeControle\|WideOr32~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.696 ns" { unidadeControle:unidadeControle|state.JR unidadeControle:unidadeControle|WideOr32~0 } "NODE_NAME" } } { "Nossos Componentes/unidadeControle.sv" "" { Text "C:/Users/alessandrapereira/Documents/GitHub/SegundaEtapaHW/Nossos Componentes/unidadeControle.sv" 93 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.759 ns) + CELL(0.385 ns) 1.840 ns unidadeControle:unidadeControle\|WideOr64~1 3 COMB LCCOMB_X39_Y31_N24 4 " "Info: 3: + IC(0.759 ns) + CELL(0.385 ns) = 1.840 ns; Loc. = LCCOMB_X39_Y31_N24; Fanout = 4; COMB Node = 'unidadeControle:unidadeControle\|WideOr64~1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.144 ns" { unidadeControle:unidadeControle|WideOr32~0 unidadeControle:unidadeControle|WideOr64~1 } "NODE_NAME" } } { "Nossos Componentes/unidadeControle.sv" "" { Text "C:/Users/alessandrapereira/Documents/GitHub/SegundaEtapaHW/Nossos Componentes/unidadeControle.sv" 215 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.196 ns) + CELL(0.275 ns) 3.311 ns MuxA:MuxA\|AOut\[0\]~15 4 COMB LCCOMB_X39_Y30_N0 4 " "Info: 4: + IC(1.196 ns) + CELL(0.275 ns) = 3.311 ns; Loc. = LCCOMB_X39_Y30_N0; Fanout = 4; COMB Node = 'MuxA:MuxA\|AOut\[0\]~15'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.471 ns" { unidadeControle:unidadeControle|WideOr64~1 MuxA:MuxA|AOut[0]~15 } "NODE_NAME" } } { "Nossos Componentes/MuxA.sv" "" { Text "C:/Users/alessandrapereira/Documents/GitHub/SegundaEtapaHW/Nossos Componentes/MuxA.sv" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.455 ns) + CELL(0.420 ns) 4.186 ns Ula32:Ula\|carry_temp\[0\]~48 5 COMB LCCOMB_X39_Y31_N4 2 " "Info: 5: + IC(0.455 ns) + CELL(0.420 ns) = 4.186 ns; Loc. = LCCOMB_X39_Y31_N4; Fanout = 2; COMB Node = 'Ula32:Ula\|carry_temp\[0\]~48'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.875 ns" { MuxA:MuxA|AOut[0]~15 Ula32:Ula|carry_temp[0]~48 } "NODE_NAME" } } { "Componentes do Projeto/ula32.vhd" "" { Text "C:/Users/alessandrapereira/Documents/GitHub/SegundaEtapaHW/Componentes do Projeto/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.277 ns) + CELL(0.271 ns) 4.734 ns Ula32:Ula\|carry_temp\[1\]~19 6 COMB LCCOMB_X39_Y31_N2 3 " "Info: 6: + IC(0.277 ns) + CELL(0.271 ns) = 4.734 ns; Loc. = LCCOMB_X39_Y31_N2; Fanout = 3; COMB Node = 'Ula32:Ula\|carry_temp\[1\]~19'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.548 ns" { Ula32:Ula|carry_temp[0]~48 Ula32:Ula|carry_temp[1]~19 } "NODE_NAME" } } { "Componentes do Projeto/ula32.vhd" "" { Text "C:/Users/alessandrapereira/Documents/GitHub/SegundaEtapaHW/Componentes do Projeto/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.252 ns) + CELL(0.150 ns) 5.136 ns Ula32:Ula\|carry_temp\[3\]~20 7 COMB LCCOMB_X39_Y31_N28 1 " "Info: 7: + IC(0.252 ns) + CELL(0.150 ns) = 5.136 ns; Loc. = LCCOMB_X39_Y31_N28; Fanout = 1; COMB Node = 'Ula32:Ula\|carry_temp\[3\]~20'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.402 ns" { Ula32:Ula|carry_temp[1]~19 Ula32:Ula|carry_temp[3]~20 } "NODE_NAME" } } { "Componentes do Projeto/ula32.vhd" "" { Text "C:/Users/alessandrapereira/Documents/GitHub/SegundaEtapaHW/Componentes do Projeto/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.252 ns) + CELL(0.150 ns) 5.538 ns Ula32:Ula\|carry_temp\[3\]~21 8 COMB LCCOMB_X39_Y31_N6 3 " "Info: 8: + IC(0.252 ns) + CELL(0.150 ns) = 5.538 ns; Loc. = LCCOMB_X39_Y31_N6; Fanout = 3; COMB Node = 'Ula32:Ula\|carry_temp\[3\]~21'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.402 ns" { Ula32:Ula|carry_temp[3]~20 Ula32:Ula|carry_temp[3]~21 } "NODE_NAME" } } { "Componentes do Projeto/ula32.vhd" "" { Text "C:/Users/alessandrapereira/Documents/GitHub/SegundaEtapaHW/Componentes do Projeto/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.256 ns) + CELL(0.150 ns) 5.944 ns Ula32:Ula\|carry_temp\[5\]~22 9 COMB LCCOMB_X39_Y31_N0 1 " "Info: 9: + IC(0.256 ns) + CELL(0.150 ns) = 5.944 ns; Loc. = LCCOMB_X39_Y31_N0; Fanout = 1; COMB Node = 'Ula32:Ula\|carry_temp\[5\]~22'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.406 ns" { Ula32:Ula|carry_temp[3]~21 Ula32:Ula|carry_temp[5]~22 } "NODE_NAME" } } { "Componentes do Projeto/ula32.vhd" "" { Text "C:/Users/alessandrapereira/Documents/GitHub/SegundaEtapaHW/Componentes do Projeto/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.250 ns) + CELL(0.150 ns) 6.344 ns Ula32:Ula\|carry_temp\[5\]~23 10 COMB LCCOMB_X39_Y31_N18 3 " "Info: 10: + IC(0.250 ns) + CELL(0.150 ns) = 6.344 ns; Loc. = LCCOMB_X39_Y31_N18; Fanout = 3; COMB Node = 'Ula32:Ula\|carry_temp\[5\]~23'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.400 ns" { Ula32:Ula|carry_temp[5]~22 Ula32:Ula|carry_temp[5]~23 } "NODE_NAME" } } { "Componentes do Projeto/ula32.vhd" "" { Text "C:/Users/alessandrapereira/Documents/GitHub/SegundaEtapaHW/Componentes do Projeto/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.991 ns) + CELL(0.150 ns) 7.485 ns Ula32:Ula\|carry_temp\[7\]~24 11 COMB LCCOMB_X36_Y29_N24 1 " "Info: 11: + IC(0.991 ns) + CELL(0.150 ns) = 7.485 ns; Loc. = LCCOMB_X36_Y29_N24; Fanout = 1; COMB Node = 'Ula32:Ula\|carry_temp\[7\]~24'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.141 ns" { Ula32:Ula|carry_temp[5]~23 Ula32:Ula|carry_temp[7]~24 } "NODE_NAME" } } { "Componentes do Projeto/ula32.vhd" "" { Text "C:/Users/alessandrapereira/Documents/GitHub/SegundaEtapaHW/Componentes do Projeto/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.255 ns) + CELL(0.275 ns) 8.015 ns Ula32:Ula\|carry_temp\[7\]~25 12 COMB LCCOMB_X36_Y29_N26 3 " "Info: 12: + IC(0.255 ns) + CELL(0.275 ns) = 8.015 ns; Loc. = LCCOMB_X36_Y29_N26; Fanout = 3; COMB Node = 'Ula32:Ula\|carry_temp\[7\]~25'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.530 ns" { Ula32:Ula|carry_temp[7]~24 Ula32:Ula|carry_temp[7]~25 } "NODE_NAME" } } { "Componentes do Projeto/ula32.vhd" "" { Text "C:/Users/alessandrapereira/Documents/GitHub/SegundaEtapaHW/Componentes do Projeto/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.254 ns) + CELL(0.150 ns) 8.419 ns Ula32:Ula\|carry_temp\[9\]~26 13 COMB LCCOMB_X36_Y29_N12 1 " "Info: 13: + IC(0.254 ns) + CELL(0.150 ns) = 8.419 ns; Loc. = LCCOMB_X36_Y29_N12; Fanout = 1; COMB Node = 'Ula32:Ula\|carry_temp\[9\]~26'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.404 ns" { Ula32:Ula|carry_temp[7]~25 Ula32:Ula|carry_temp[9]~26 } "NODE_NAME" } } { "Componentes do Projeto/ula32.vhd" "" { Text "C:/Users/alessandrapereira/Documents/GitHub/SegundaEtapaHW/Componentes do Projeto/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.251 ns) + CELL(0.150 ns) 8.820 ns Ula32:Ula\|carry_temp\[9\]~27 14 COMB LCCOMB_X36_Y29_N6 3 " "Info: 14: + IC(0.251 ns) + CELL(0.150 ns) = 8.820 ns; Loc. = LCCOMB_X36_Y29_N6; Fanout = 3; COMB Node = 'Ula32:Ula\|carry_temp\[9\]~27'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.401 ns" { Ula32:Ula|carry_temp[9]~26 Ula32:Ula|carry_temp[9]~27 } "NODE_NAME" } } { "Componentes do Projeto/ula32.vhd" "" { Text "C:/Users/alessandrapereira/Documents/GitHub/SegundaEtapaHW/Componentes do Projeto/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.257 ns) + CELL(0.150 ns) 9.227 ns Ula32:Ula\|carry_temp\[11\]~28 15 COMB LCCOMB_X36_Y29_N0 1 " "Info: 15: + IC(0.257 ns) + CELL(0.150 ns) = 9.227 ns; Loc. = LCCOMB_X36_Y29_N0; Fanout = 1; COMB Node = 'Ula32:Ula\|carry_temp\[11\]~28'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.407 ns" { Ula32:Ula|carry_temp[9]~27 Ula32:Ula|carry_temp[11]~28 } "NODE_NAME" } } { "Componentes do Projeto/ula32.vhd" "" { Text "C:/Users/alessandrapereira/Documents/GitHub/SegundaEtapaHW/Componentes do Projeto/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.248 ns) + CELL(0.150 ns) 9.625 ns Ula32:Ula\|carry_temp\[11\]~29 16 COMB LCCOMB_X36_Y29_N10 3 " "Info: 16: + IC(0.248 ns) + CELL(0.150 ns) = 9.625 ns; Loc. = LCCOMB_X36_Y29_N10; Fanout = 3; COMB Node = 'Ula32:Ula\|carry_temp\[11\]~29'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.398 ns" { Ula32:Ula|carry_temp[11]~28 Ula32:Ula|carry_temp[11]~29 } "NODE_NAME" } } { "Componentes do Projeto/ula32.vhd" "" { Text "C:/Users/alessandrapereira/Documents/GitHub/SegundaEtapaHW/Componentes do Projeto/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.262 ns) + CELL(0.150 ns) 10.037 ns Ula32:Ula\|carry_temp\[12\]~30 17 COMB LCCOMB_X36_Y29_N20 2 " "Info: 17: + IC(0.262 ns) + CELL(0.150 ns) = 10.037 ns; Loc. = LCCOMB_X36_Y29_N20; Fanout = 2; COMB Node = 'Ula32:Ula\|carry_temp\[12\]~30'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.412 ns" { Ula32:Ula|carry_temp[11]~29 Ula32:Ula|carry_temp[12]~30 } "NODE_NAME" } } { "Componentes do Projeto/ula32.vhd" "" { Text "C:/Users/alessandrapereira/Documents/GitHub/SegundaEtapaHW/Componentes do Projeto/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.264 ns) + CELL(0.275 ns) 10.576 ns Ula32:Ula\|carry_temp\[13\]~31 18 COMB LCCOMB_X36_Y29_N14 3 " "Info: 18: + IC(0.264 ns) + CELL(0.275 ns) = 10.576 ns; Loc. = LCCOMB_X36_Y29_N14; Fanout = 3; COMB Node = 'Ula32:Ula\|carry_temp\[13\]~31'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.539 ns" { Ula32:Ula|carry_temp[12]~30 Ula32:Ula|carry_temp[13]~31 } "NODE_NAME" } } { "Componentes do Projeto/ula32.vhd" "" { Text "C:/Users/alessandrapereira/Documents/GitHub/SegundaEtapaHW/Componentes do Projeto/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.267 ns) + CELL(0.275 ns) 11.118 ns Ula32:Ula\|carry_temp\[14\]~32 19 COMB LCCOMB_X36_Y29_N16 2 " "Info: 19: + IC(0.267 ns) + CELL(0.275 ns) = 11.118 ns; Loc. = LCCOMB_X36_Y29_N16; Fanout = 2; COMB Node = 'Ula32:Ula\|carry_temp\[14\]~32'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.542 ns" { Ula32:Ula|carry_temp[13]~31 Ula32:Ula|carry_temp[14]~32 } "NODE_NAME" } } { "Componentes do Projeto/ula32.vhd" "" { Text "C:/Users/alessandrapereira/Documents/GitHub/SegundaEtapaHW/Componentes do Projeto/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.261 ns) + CELL(0.275 ns) 11.654 ns Ula32:Ula\|carry_temp\[15\]~33 20 COMB LCCOMB_X36_Y29_N18 3 " "Info: 20: + IC(0.261 ns) + CELL(0.275 ns) = 11.654 ns; Loc. = LCCOMB_X36_Y29_N18; Fanout = 3; COMB Node = 'Ula32:Ula\|carry_temp\[15\]~33'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.536 ns" { Ula32:Ula|carry_temp[14]~32 Ula32:Ula|carry_temp[15]~33 } "NODE_NAME" } } { "Componentes do Projeto/ula32.vhd" "" { Text "C:/Users/alessandrapereira/Documents/GitHub/SegundaEtapaHW/Componentes do Projeto/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.264 ns) + CELL(0.150 ns) 12.068 ns Ula32:Ula\|carry_temp\[16\]~34 21 COMB LCCOMB_X36_Y29_N4 2 " "Info: 21: + IC(0.264 ns) + CELL(0.150 ns) = 12.068 ns; Loc. = LCCOMB_X36_Y29_N4; Fanout = 2; COMB Node = 'Ula32:Ula\|carry_temp\[16\]~34'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.414 ns" { Ula32:Ula|carry_temp[15]~33 Ula32:Ula|carry_temp[16]~34 } "NODE_NAME" } } { "Componentes do Projeto/ula32.vhd" "" { Text "C:/Users/alessandrapereira/Documents/GitHub/SegundaEtapaHW/Componentes do Projeto/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.263 ns) + CELL(0.275 ns) 12.606 ns Ula32:Ula\|carry_temp\[17\]~35 22 COMB LCCOMB_X36_Y29_N30 3 " "Info: 22: + IC(0.263 ns) + CELL(0.275 ns) = 12.606 ns; Loc. = LCCOMB_X36_Y29_N30; Fanout = 3; COMB Node = 'Ula32:Ula\|carry_temp\[17\]~35'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.538 ns" { Ula32:Ula|carry_temp[16]~34 Ula32:Ula|carry_temp[17]~35 } "NODE_NAME" } } { "Componentes do Projeto/ula32.vhd" "" { Text "C:/Users/alessandrapereira/Documents/GitHub/SegundaEtapaHW/Componentes do Projeto/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.254 ns) + CELL(0.150 ns) 13.010 ns Ula32:Ula\|carry_temp\[18\]~36 23 COMB LCCOMB_X36_Y29_N8 2 " "Info: 23: + IC(0.254 ns) + CELL(0.150 ns) = 13.010 ns; Loc. = LCCOMB_X36_Y29_N8; Fanout = 2; COMB Node = 'Ula32:Ula\|carry_temp\[18\]~36'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.404 ns" { Ula32:Ula|carry_temp[17]~35 Ula32:Ula|carry_temp[18]~36 } "NODE_NAME" } } { "Componentes do Projeto/ula32.vhd" "" { Text "C:/Users/alessandrapereira/Documents/GitHub/SegundaEtapaHW/Componentes do Projeto/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.460 ns) + CELL(0.275 ns) 13.745 ns Ula32:Ula\|carry_temp\[19\]~37 24 COMB LCCOMB_X35_Y29_N16 3 " "Info: 24: + IC(0.460 ns) + CELL(0.275 ns) = 13.745 ns; Loc. = LCCOMB_X35_Y29_N16; Fanout = 3; COMB Node = 'Ula32:Ula\|carry_temp\[19\]~37'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.735 ns" { Ula32:Ula|carry_temp[18]~36 Ula32:Ula|carry_temp[19]~37 } "NODE_NAME" } } { "Componentes do Projeto/ula32.vhd" "" { Text "C:/Users/alessandrapereira/Documents/GitHub/SegundaEtapaHW/Componentes do Projeto/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.276 ns) + CELL(0.275 ns) 14.296 ns Ula32:Ula\|carry_temp\[20\]~53 25 COMB LCCOMB_X35_Y29_N24 2 " "Info: 25: + IC(0.276 ns) + CELL(0.275 ns) = 14.296 ns; Loc. = LCCOMB_X35_Y29_N24; Fanout = 2; COMB Node = 'Ula32:Ula\|carry_temp\[20\]~53'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.551 ns" { Ula32:Ula|carry_temp[19]~37 Ula32:Ula|carry_temp[20]~53 } "NODE_NAME" } } { "Componentes do Projeto/ula32.vhd" "" { Text "C:/Users/alessandrapereira/Documents/GitHub/SegundaEtapaHW/Componentes do Projeto/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.272 ns) + CELL(0.275 ns) 14.843 ns Ula32:Ula\|carry_temp\[21\]~39 26 COMB LCCOMB_X35_Y29_N12 3 " "Info: 26: + IC(0.272 ns) + CELL(0.275 ns) = 14.843 ns; Loc. = LCCOMB_X35_Y29_N12; Fanout = 3; COMB Node = 'Ula32:Ula\|carry_temp\[21\]~39'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.547 ns" { Ula32:Ula|carry_temp[20]~53 Ula32:Ula|carry_temp[21]~39 } "NODE_NAME" } } { "Componentes do Projeto/ula32.vhd" "" { Text "C:/Users/alessandrapereira/Documents/GitHub/SegundaEtapaHW/Componentes do Projeto/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.260 ns) + CELL(0.150 ns) 15.253 ns Ula32:Ula\|carry_temp\[22\]~40 27 COMB LCCOMB_X35_Y29_N14 2 " "Info: 27: + IC(0.260 ns) + CELL(0.150 ns) = 15.253 ns; Loc. = LCCOMB_X35_Y29_N14; Fanout = 2; COMB Node = 'Ula32:Ula\|carry_temp\[22\]~40'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { Ula32:Ula|carry_temp[21]~39 Ula32:Ula|carry_temp[22]~40 } "NODE_NAME" } } { "Componentes do Projeto/ula32.vhd" "" { Text "C:/Users/alessandrapereira/Documents/GitHub/SegundaEtapaHW/Componentes do Projeto/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.255 ns) + CELL(0.275 ns) 15.783 ns Ula32:Ula\|carry_temp\[23\]~41 28 COMB LCCOMB_X35_Y29_N0 3 " "Info: 28: + IC(0.255 ns) + CELL(0.275 ns) = 15.783 ns; Loc. = LCCOMB_X35_Y29_N0; Fanout = 3; COMB Node = 'Ula32:Ula\|carry_temp\[23\]~41'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.530 ns" { Ula32:Ula|carry_temp[22]~40 Ula32:Ula|carry_temp[23]~41 } "NODE_NAME" } } { "Componentes do Projeto/ula32.vhd" "" { Text "C:/Users/alessandrapereira/Documents/GitHub/SegundaEtapaHW/Componentes do Projeto/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.261 ns) + CELL(0.150 ns) 16.194 ns Ula32:Ula\|carry_temp\[24\]~55 29 COMB LCCOMB_X35_Y29_N20 2 " "Info: 29: + IC(0.261 ns) + CELL(0.150 ns) = 16.194 ns; Loc. = LCCOMB_X35_Y29_N20; Fanout = 2; COMB Node = 'Ula32:Ula\|carry_temp\[24\]~55'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.411 ns" { Ula32:Ula|carry_temp[23]~41 Ula32:Ula|carry_temp[24]~55 } "NODE_NAME" } } { "Componentes do Projeto/ula32.vhd" "" { Text "C:/Users/alessandrapereira/Documents/GitHub/SegundaEtapaHW/Componentes do Projeto/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.270 ns) + CELL(0.275 ns) 16.739 ns Ula32:Ula\|carry_temp\[25\]~43 30 COMB LCCOMB_X35_Y29_N28 3 " "Info: 30: + IC(0.270 ns) + CELL(0.275 ns) = 16.739 ns; Loc. = LCCOMB_X35_Y29_N28; Fanout = 3; COMB Node = 'Ula32:Ula\|carry_temp\[25\]~43'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.545 ns" { Ula32:Ula|carry_temp[24]~55 Ula32:Ula|carry_temp[25]~43 } "NODE_NAME" } } { "Componentes do Projeto/ula32.vhd" "" { Text "C:/Users/alessandrapereira/Documents/GitHub/SegundaEtapaHW/Componentes do Projeto/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.263 ns) + CELL(0.150 ns) 17.152 ns Ula32:Ula\|carry_temp\[26\]~56 31 COMB LCCOMB_X35_Y29_N6 2 " "Info: 31: + IC(0.263 ns) + CELL(0.150 ns) = 17.152 ns; Loc. = LCCOMB_X35_Y29_N6; Fanout = 2; COMB Node = 'Ula32:Ula\|carry_temp\[26\]~56'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.413 ns" { Ula32:Ula|carry_temp[25]~43 Ula32:Ula|carry_temp[26]~56 } "NODE_NAME" } } { "Componentes do Projeto/ula32.vhd" "" { Text "C:/Users/alessandrapereira/Documents/GitHub/SegundaEtapaHW/Componentes do Projeto/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.938 ns) + CELL(0.275 ns) 18.365 ns Ula32:Ula\|carry_temp\[27\]~45 32 COMB LCCOMB_X40_Y29_N28 3 " "Info: 32: + IC(0.938 ns) + CELL(0.275 ns) = 18.365 ns; Loc. = LCCOMB_X40_Y29_N28; Fanout = 3; COMB Node = 'Ula32:Ula\|carry_temp\[27\]~45'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.213 ns" { Ula32:Ula|carry_temp[26]~56 Ula32:Ula|carry_temp[27]~45 } "NODE_NAME" } } { "Componentes do Projeto/ula32.vhd" "" { Text "C:/Users/alessandrapereira/Documents/GitHub/SegundaEtapaHW/Componentes do Projeto/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.262 ns) + CELL(0.150 ns) 18.777 ns Ula32:Ula\|carry_temp\[29\]~46 33 COMB LCCOMB_X40_Y29_N6 1 " "Info: 33: + IC(0.262 ns) + CELL(0.150 ns) = 18.777 ns; Loc. = LCCOMB_X40_Y29_N6; Fanout = 1; COMB Node = 'Ula32:Ula\|carry_temp\[29\]~46'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.412 ns" { Ula32:Ula|carry_temp[27]~45 Ula32:Ula|carry_temp[29]~46 } "NODE_NAME" } } { "Componentes do Projeto/ula32.vhd" "" { Text "C:/Users/alessandrapereira/Documents/GitHub/SegundaEtapaHW/Componentes do Projeto/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.242 ns) + CELL(0.150 ns) 19.169 ns Ula32:Ula\|carry_temp\[29\]~47 34 COMB LCCOMB_X40_Y29_N0 3 " "Info: 34: + IC(0.242 ns) + CELL(0.150 ns) = 19.169 ns; Loc. = LCCOMB_X40_Y29_N0; Fanout = 3; COMB Node = 'Ula32:Ula\|carry_temp\[29\]~47'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.392 ns" { Ula32:Ula|carry_temp[29]~46 Ula32:Ula|carry_temp[29]~47 } "NODE_NAME" } } { "Componentes do Projeto/ula32.vhd" "" { Text "C:/Users/alessandrapereira/Documents/GitHub/SegundaEtapaHW/Componentes do Projeto/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.252 ns) + CELL(0.150 ns) 19.571 ns Ula32:Ula\|Menor~4 35 COMB LCCOMB_X40_Y29_N2 3 " "Info: 35: + IC(0.252 ns) + CELL(0.150 ns) = 19.571 ns; Loc. = LCCOMB_X40_Y29_N2; Fanout = 3; COMB Node = 'Ula32:Ula\|Menor~4'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.402 ns" { Ula32:Ula|carry_temp[29]~47 Ula32:Ula|Menor~4 } "NODE_NAME" } } { "Componentes do Projeto/ula32.vhd" "" { Text "C:/Users/alessandrapereira/Documents/GitHub/SegundaEtapaHW/Componentes do Projeto/ula32.vhd" 65 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.746 ns) + CELL(0.275 ns) 20.592 ns unidadeControle:unidadeControle\|Selector113~2 36 COMB LCCOMB_X41_Y31_N20 31 " "Info: 36: + IC(0.746 ns) + CELL(0.275 ns) = 20.592 ns; Loc. = LCCOMB_X41_Y31_N20; Fanout = 31; COMB Node = 'unidadeControle:unidadeControle\|Selector113~2'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.021 ns" { Ula32:Ula|Menor~4 unidadeControle:unidadeControle|Selector113~2 } "NODE_NAME" } } { "Nossos Componentes/unidadeControle.sv" "" { Text "C:/Users/alessandrapereira/Documents/GitHub/SegundaEtapaHW/Nossos Componentes/unidadeControle.sv" 215 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.733 ns) + CELL(0.438 ns) 22.763 ns MuxDataWrite:MuxDataWrite\|Mux4~1 37 COMB LCCOMB_X39_Y34_N6 1 " "Info: 37: + IC(1.733 ns) + CELL(0.438 ns) = 22.763 ns; Loc. = LCCOMB_X39_Y34_N6; Fanout = 1; COMB Node = 'MuxDataWrite:MuxDataWrite\|Mux4~1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.171 ns" { unidadeControle:unidadeControle|Selector113~2 MuxDataWrite:MuxDataWrite|Mux4~1 } "NODE_NAME" } } { "Nossos Componentes/MuxDataWrite.sv" "" { Text "C:/Users/alessandrapereira/Documents/GitHub/SegundaEtapaHW/Nossos Componentes/MuxDataWrite.sv" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.717 ns) + CELL(0.150 ns) 23.630 ns MuxDataWrite:MuxDataWrite\|Mux4~2 38 COMB LCCOMB_X39_Y33_N18 1 " "Info: 38: + IC(0.717 ns) + CELL(0.150 ns) = 23.630 ns; Loc. = LCCOMB_X39_Y33_N18; Fanout = 1; COMB Node = 'MuxDataWrite:MuxDataWrite\|Mux4~2'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.867 ns" { MuxDataWrite:MuxDataWrite|Mux4~1 MuxDataWrite:MuxDataWrite|Mux4~2 } "NODE_NAME" } } { "Nossos Componentes/MuxDataWrite.sv" "" { Text "C:/Users/alessandrapereira/Documents/GitHub/SegundaEtapaHW/Nossos Componentes/MuxDataWrite.sv" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.245 ns) + CELL(0.150 ns) 24.025 ns MuxDataWrite:MuxDataWrite\|Mux4~3 39 COMB LCCOMB_X39_Y33_N20 33 " "Info: 39: + IC(0.245 ns) + CELL(0.150 ns) = 24.025 ns; Loc. = LCCOMB_X39_Y33_N20; Fanout = 33; COMB Node = 'MuxDataWrite:MuxDataWrite\|Mux4~3'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.395 ns" { MuxDataWrite:MuxDataWrite|Mux4~2 MuxDataWrite:MuxDataWrite|Mux4~3 } "NODE_NAME" } } { "Nossos Componentes/MuxDataWrite.sv" "" { Text "C:/Users/alessandrapereira/Documents/GitHub/SegundaEtapaHW/Nossos Componentes/MuxDataWrite.sv" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.362 ns) + CELL(2.602 ns) 30.989 ns WriteDataReg\[27\] 40 PIN PIN_M6 0 " "Info: 40: + IC(4.362 ns) + CELL(2.602 ns) = 30.989 ns; Loc. = PIN_M6; Fanout = 0; PIN Node = 'WriteDataReg\[27\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.964 ns" { MuxDataWrite:MuxDataWrite|Mux4~3 WriteDataReg[27] } "NODE_NAME" } } { "Nossos Componentes/dataPath.sv" "" { Text "C:/Users/alessandrapereira/Documents/GitHub/SegundaEtapaHW/Nossos Componentes/dataPath.sv" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "11.067 ns ( 35.71 % ) " "Info: Total cell delay = 11.067 ns ( 35.71 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "19.922 ns ( 64.29 % ) " "Info: Total interconnect delay = 19.922 ns ( 64.29 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "30.989 ns" { unidadeControle:unidadeControle|state.JR unidadeControle:unidadeControle|WideOr32~0 unidadeControle:unidadeControle|WideOr64~1 MuxA:MuxA|AOut[0]~15 Ula32:Ula|carry_temp[0]~48 Ula32:Ula|carry_temp[1]~19 Ula32:Ula|carry_temp[3]~20 Ula32:Ula|carry_temp[3]~21 Ula32:Ula|carry_temp[5]~22 Ula32:Ula|carry_temp[5]~23 Ula32:Ula|carry_temp[7]~24 Ula32:Ula|carry_temp[7]~25 Ula32:Ula|carry_temp[9]~26 Ula32:Ula|carry_temp[9]~27 Ula32:Ula|carry_temp[11]~28 Ula32:Ula|carry_temp[11]~29 Ula32:Ula|carry_temp[12]~30 Ula32:Ula|carry_temp[13]~31 Ula32:Ula|carry_temp[14]~32 Ula32:Ula|carry_temp[15]~33 Ula32:Ula|carry_temp[16]~34 Ula32:Ula|carry_temp[17]~35 Ula32:Ula|carry_temp[18]~36 Ula32:Ula|carry_temp[19]~37 Ula32:Ula|carry_temp[20]~53 Ula32:Ula|carry_temp[21]~39 Ula32:Ula|carry_temp[22]~40 Ula32:Ula|carry_temp[23]~41 Ula32:Ula|carry_temp[24]~55 Ula32:Ula|carry_temp[25]~43 Ula32:Ula|carry_temp[26]~56 Ula32:Ula|carry_temp[27]~45 Ula32:Ula|carry_temp[29]~46 Ula32:Ula|carry_temp[29]~47 Ula32:Ula|Menor~4 unidadeControle:unidadeControle|Selector113~2 MuxDataWrite:MuxDataWrite|Mux4~1 MuxDataWrite:MuxDataWrite|Mux4~2 MuxDataWrite:MuxDataWrite|Mux4~3 WriteDataReg[27] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "30.989 ns" { unidadeControle:unidadeControle|state.JR {} unidadeControle:unidadeControle|WideOr32~0 {} unidadeControle:unidadeControle|WideOr64~1 {} MuxA:MuxA|AOut[0]~15 {} Ula32:Ula|carry_temp[0]~48 {} Ula32:Ula|carry_temp[1]~19 {} Ula32:Ula|carry_temp[3]~20 {} Ula32:Ula|carry_temp[3]~21 {} Ula32:Ula|carry_temp[5]~22 {} Ula32:Ula|carry_temp[5]~23 {} Ula32:Ula|carry_temp[7]~24 {} Ula32:Ula|carry_temp[7]~25 {} Ula32:Ula|carry_temp[9]~26 {} Ula32:Ula|carry_temp[9]~27 {} Ula32:Ula|carry_temp[11]~28 {} Ula32:Ula|carry_temp[11]~29 {} Ula32:Ula|carry_temp[12]~30 {} Ula32:Ula|carry_temp[13]~31 {} Ula32:Ula|carry_temp[14]~32 {} Ula32:Ula|carry_temp[15]~33 {} Ula32:Ula|carry_temp[16]~34 {} Ula32:Ula|carry_temp[17]~35 {} Ula32:Ula|carry_temp[18]~36 {} Ula32:Ula|carry_temp[19]~37 {} Ula32:Ula|carry_temp[20]~53 {} Ula32:Ula|carry_temp[21]~39 {} Ula32:Ula|carry_temp[22]~40 {} Ula32:Ula|carry_temp[23]~41 {} Ula32:Ula|carry_temp[24]~55 {} Ula32:Ula|carry_temp[25]~43 {} Ula32:Ula|carry_temp[26]~56 {} Ula32:Ula|carry_temp[27]~45 {} Ula32:Ula|carry_temp[29]~46 {} Ula32:Ula|carry_temp[29]~47 {} Ula32:Ula|Menor~4 {} unidadeControle:unidadeControle|Selector113~2 {} MuxDataWrite:MuxDataWrite|Mux4~1 {} MuxDataWrite:MuxDataWrite|Mux4~2 {} MuxDataWrite:MuxDataWrite|Mux4~3 {} WriteDataReg[27] {} } { 0.000ns 0.320ns 0.759ns 1.196ns 0.455ns 0.277ns 0.252ns 0.252ns 0.256ns 0.250ns 0.991ns 0.255ns 0.254ns 0.251ns 0.257ns 0.248ns 0.262ns 0.264ns 0.267ns 0.261ns 0.264ns 0.263ns 0.254ns 0.460ns 0.276ns 0.272ns 0.260ns 0.255ns 0.261ns 0.270ns 0.263ns 0.938ns 0.262ns 0.242ns 0.252ns 0.746ns 1.733ns 0.717ns 0.245ns 4.362ns } { 0.000ns 0.376ns 0.385ns 0.275ns 0.420ns 0.271ns 0.150ns 0.150ns 0.150ns 0.150ns 0.150ns 0.275ns 0.150ns 0.150ns 0.150ns 0.150ns 0.150ns 0.275ns 0.275ns 0.275ns 0.150ns 0.275ns 0.150ns 0.275ns 0.275ns 0.275ns 0.150ns 0.275ns 0.150ns 0.275ns 0.150ns 0.275ns 0.150ns 0.150ns 0.150ns 0.275ns 0.438ns 0.150ns 0.150ns 2.602ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.895 ns" { clock clock~clkctrl unidadeControle:unidadeControle|state.JR } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.895 ns" { clock {} clock~combout {} clock~clkctrl {} unidadeControle:unidadeControle|state.JR {} } { 0.000ns 0.000ns 0.114ns 1.255ns } { 0.000ns 0.989ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "30.989 ns" { unidadeControle:unidadeControle|state.JR unidadeControle:unidadeControle|WideOr32~0 unidadeControle:unidadeControle|WideOr64~1 MuxA:MuxA|AOut[0]~15 Ula32:Ula|carry_temp[0]~48 Ula32:Ula|carry_temp[1]~19 Ula32:Ula|carry_temp[3]~20 Ula32:Ula|carry_temp[3]~21 Ula32:Ula|carry_temp[5]~22 Ula32:Ula|carry_temp[5]~23 Ula32:Ula|carry_temp[7]~24 Ula32:Ula|carry_temp[7]~25 Ula32:Ula|carry_temp[9]~26 Ula32:Ula|carry_temp[9]~27 Ula32:Ula|carry_temp[11]~28 Ula32:Ula|carry_temp[11]~29 Ula32:Ula|carry_temp[12]~30 Ula32:Ula|carry_temp[13]~31 Ula32:Ula|carry_temp[14]~32 Ula32:Ula|carry_temp[15]~33 Ula32:Ula|carry_temp[16]~34 Ula32:Ula|carry_temp[17]~35 Ula32:Ula|carry_temp[18]~36 Ula32:Ula|carry_temp[19]~37 Ula32:Ula|carry_temp[20]~53 Ula32:Ula|carry_temp[21]~39 Ula32:Ula|carry_temp[22]~40 Ula32:Ula|carry_temp[23]~41 Ula32:Ula|carry_temp[24]~55 Ula32:Ula|carry_temp[25]~43 Ula32:Ula|carry_temp[26]~56 Ula32:Ula|carry_temp[27]~45 Ula32:Ula|carry_temp[29]~46 Ula32:Ula|carry_temp[29]~47 Ula32:Ula|Menor~4 unidadeControle:unidadeControle|Selector113~2 MuxDataWrite:MuxDataWrite|Mux4~1 MuxDataWrite:MuxDataWrite|Mux4~2 MuxDataWrite:MuxDataWrite|Mux4~3 WriteDataReg[27] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "30.989 ns" { unidadeControle:unidadeControle|state.JR {} unidadeControle:unidadeControle|WideOr32~0 {} unidadeControle:unidadeControle|WideOr64~1 {} MuxA:MuxA|AOut[0]~15 {} Ula32:Ula|carry_temp[0]~48 {} Ula32:Ula|carry_temp[1]~19 {} Ula32:Ula|carry_temp[3]~20 {} Ula32:Ula|carry_temp[3]~21 {} Ula32:Ula|carry_temp[5]~22 {} Ula32:Ula|carry_temp[5]~23 {} Ula32:Ula|carry_temp[7]~24 {} Ula32:Ula|carry_temp[7]~25 {} Ula32:Ula|carry_temp[9]~26 {} Ula32:Ula|carry_temp[9]~27 {} Ula32:Ula|carry_temp[11]~28 {} Ula32:Ula|carry_temp[11]~29 {} Ula32:Ula|carry_temp[12]~30 {} Ula32:Ula|carry_temp[13]~31 {} Ula32:Ula|carry_temp[14]~32 {} Ula32:Ula|carry_temp[15]~33 {} Ula32:Ula|carry_temp[16]~34 {} Ula32:Ula|carry_temp[17]~35 {} Ula32:Ula|carry_temp[18]~36 {} Ula32:Ula|carry_temp[19]~37 {} Ula32:Ula|carry_temp[20]~53 {} Ula32:Ula|carry_temp[21]~39 {} Ula32:Ula|carry_temp[22]~40 {} Ula32:Ula|carry_temp[23]~41 {} Ula32:Ula|carry_temp[24]~55 {} Ula32:Ula|carry_temp[25]~43 {} Ula32:Ula|carry_temp[26]~56 {} Ula32:Ula|carry_temp[27]~45 {} Ula32:Ula|carry_temp[29]~46 {} Ula32:Ula|carry_temp[29]~47 {} Ula32:Ula|Menor~4 {} unidadeControle:unidadeControle|Selector113~2 {} MuxDataWrite:MuxDataWrite|Mux4~1 {} MuxDataWrite:MuxDataWrite|Mux4~2 {} MuxDataWrite:MuxDataWrite|Mux4~3 {} WriteDataReg[27] {} } { 0.000ns 0.320ns 0.759ns 1.196ns 0.455ns 0.277ns 0.252ns 0.252ns 0.256ns 0.250ns 0.991ns 0.255ns 0.254ns 0.251ns 0.257ns 0.248ns 0.262ns 0.264ns 0.267ns 0.261ns 0.264ns 0.263ns 0.254ns 0.460ns 0.276ns 0.272ns 0.260ns 0.255ns 0.261ns 0.270ns 0.263ns 0.938ns 0.262ns 0.242ns 0.252ns 0.746ns 1.733ns 0.717ns 0.245ns 4.362ns } { 0.000ns 0.376ns 0.385ns 0.275ns 0.420ns 0.271ns 0.150ns 0.150ns 0.150ns 0.150ns 0.150ns 0.275ns 0.150ns 0.150ns 0.150ns 0.150ns 0.150ns 0.275ns 0.275ns 0.275ns 0.150ns 0.275ns 0.150ns 0.275ns 0.275ns 0.275ns 0.150ns 0.275ns 0.150ns 0.275ns 0.150ns 0.275ns 0.150ns 0.150ns 0.150ns 0.275ns 0.438ns 0.150ns 0.150ns 2.602ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "202 " "Info: Peak virtual memory: 202 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Mon May 08 20:27:21 2017 " "Info: Processing ended: Mon May 08 20:27:21 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Info: Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
