Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Wed Mar 11 15:01:35 2020
| Host         : L3714-20 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file sha256_top_control_sets_placed.rpt
| Design       : sha256_top
| Device       : xc7a100t
---------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    10 |
| Unused register locations in slices containing registers |    20 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      1 |            1 |
|      2 |            1 |
|      5 |            1 |
|      8 |            1 |
|    16+ |            6 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               2 |            1 |
| No           | No                    | Yes                    |               8 |            5 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |             336 |           76 |
| Yes          | No                    | Yes                    |             277 |           70 |
| Yes          | Yes                   | No                     |               5 |            1 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------+-----------------------------------+-----------------------+------------------+----------------+
|  Clock Signal  |           Enable Signal           |    Set/Reset Signal   | Slice Load Count | Bel Load Count |
+----------------+-----------------------------------+-----------------------+------------------+----------------+
|  clk_IBUF_BUFG | sha_inst/output_valid_i_1_n_0     | rst_IBUF              |                1 |              1 |
|  clk_IBUF_BUFG |                                   |                       |                1 |              2 |
|  clk_IBUF_BUFG | sha_inst/i0                       | sha_inst/i[6]_i_1_n_0 |                1 |              5 |
|  clk_IBUF_BUFG |                                   | rst_IBUF              |                5 |              8 |
|  clk_IBUF_BUFG | sha_inst/output[15]_i_1_n_0       |                       |                4 |             16 |
|  clk_IBUF_BUFG | debouncer_inst/counter[0]_i_1_n_0 | rst_IBUF              |                5 |             20 |
|  clk_IBUF_BUFG | sha_inst/T2[31]_i_1_n_0           |                       |               16 |             64 |
|  clk_IBUF_BUFG | sha_inst/p_0_in0_out              |                       |               43 |            172 |
|  clk_IBUF_BUFG | sha_inst/Hash[7]_8                | rst_IBUF              |               64 |            256 |
|  clk_IBUF_BUFG | sha_inst/a0                       |                       |               56 |            256 |
+----------------+-----------------------------------+-----------------------+------------------+----------------+


