// Copyright (C) 2017  Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Intel Program License 
// Subscription Agreement, the Intel Quartus Prime License Agreement,
// the Intel MegaCore Function License Agreement, or other 
// applicable license agreement, including, without limitation, 
// that your use is for the sole purpose of programming logic 
// devices manufactured by Intel and sold by Intel or its 
// authorized distributors.  Please refer to the applicable 
// agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition"

// DATE "03/31/2019 13:20:41"

// 
// Device: Altera 5CSEMA5F31C6 Package FBGA896
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module part2 (
	CLOCK_50,
	KEY,
	SW,
	VGA_CLK,
	VGA_HS,
	VGA_VS,
	VGA_BLANK_N,
	VGA_SYNC_N,
	VGA_R,
	VGA_G,
	VGA_B);
input 	CLOCK_50;
input 	[3:0] KEY;
input 	[9:0] SW;
output 	VGA_CLK;
output 	VGA_HS;
output 	VGA_VS;
output 	VGA_BLANK_N;
output 	VGA_SYNC_N;
output 	[9:0] VGA_R;
output 	[9:0] VGA_G;
output 	[9:0] VGA_B;

// Design Ports Information
// SW[4]	=>  Location: PIN_AF13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[5]	=>  Location: PIN_AJ19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[6]	=>  Location: PIN_AK24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[7]	=>  Location: PIN_AH10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[8]	=>  Location: PIN_AH30,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[9]	=>  Location: PIN_A8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_CLK	=>  Location: PIN_H13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_HS	=>  Location: PIN_AH7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_VS	=>  Location: PIN_AJ10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_BLANK_N	=>  Location: PIN_AG12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_SYNC_N	=>  Location: PIN_Y23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_R[0]	=>  Location: PIN_AK7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_R[1]	=>  Location: PIN_AA13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_R[2]	=>  Location: PIN_AK4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_R[3]	=>  Location: PIN_AH9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_R[4]	=>  Location: PIN_AF11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_R[5]	=>  Location: PIN_AJ11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_R[6]	=>  Location: PIN_AK3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_R[7]	=>  Location: PIN_AB13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_R[8]	=>  Location: PIN_AJ6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_R[9]	=>  Location: PIN_AK6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_G[0]	=>  Location: PIN_AJ27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_G[1]	=>  Location: PIN_AH23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_G[2]	=>  Location: PIN_AJ24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_G[3]	=>  Location: PIN_AD21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_G[4]	=>  Location: PIN_AG28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_G[5]	=>  Location: PIN_AB21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_G[6]	=>  Location: PIN_W19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_G[7]	=>  Location: PIN_AJ16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_G[8]	=>  Location: PIN_AB26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_G[9]	=>  Location: PIN_AA25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_B[0]	=>  Location: PIN_AH17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_B[1]	=>  Location: PIN_AH19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_B[2]	=>  Location: PIN_AK14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_B[3]	=>  Location: PIN_AJ17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_B[4]	=>  Location: PIN_AK18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_B[5]	=>  Location: PIN_AG18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_B[6]	=>  Location: PIN_AE17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_B[7]	=>  Location: PIN_AJ14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_B[8]	=>  Location: PIN_AG17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_B[9]	=>  Location: PIN_AF18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// CLOCK_50	=>  Location: PIN_AF14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// KEY[1]	=>  Location: PIN_AA14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// KEY[0]	=>  Location: PIN_AF15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// KEY[2]	=>  Location: PIN_W15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[1]	=>  Location: PIN_AA26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[2]	=>  Location: PIN_AH12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[3]	=>  Location: PIN_AH15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// KEY[3]	=>  Location: PIN_AG16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[0]	=>  Location: PIN_AJ12,	 I/O Standard: 2.5 V,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
wire \SW[4]~input_o ;
wire \SW[5]~input_o ;
wire \SW[6]~input_o ;
wire \SW[7]~input_o ;
wire \SW[8]~input_o ;
wire \SW[9]~input_o ;
wire \~QUARTUS_CREATED_GND~I_combout ;
wire \CLOCK_50~input_o ;
wire \VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_REFCLK_SELECT_O_EXTSWITCHBUF ;
wire \VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_REFCLK_SELECT_O_CLKOUT ;
wire \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI2 ;
wire \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI3 ;
wire \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI4 ;
wire \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI5 ;
wire \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI6 ;
wire \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI7 ;
wire \VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_RECONFIG_O_UP ;
wire \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI1 ;
wire \VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_RECONFIG_O_SHIFTENM ;
wire \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI0 ;
wire \VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_RECONFIG_O_SHIFT ;
wire \VGA|mypll|altpll_component|auto_generated|fb_clkin ;
wire \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_CNTNEN ;
wire \VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_RECONFIGSHIFTEN5 ;
wire \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_TCLK ;
wire \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH0 ;
wire \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH1 ;
wire \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH2 ;
wire \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH3 ;
wire \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH4 ;
wire \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH5 ;
wire \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH6 ;
wire \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH7 ;
wire \VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ;
wire \VGA|controller|Add0~33_sumout ;
wire \KEY[1]~input_o ;
wire \VGA|controller|Add0~34 ;
wire \VGA|controller|Add0~37_sumout ;
wire \VGA|controller|Add0~38 ;
wire \VGA|controller|Add0~1_sumout ;
wire \VGA|controller|Add0~2 ;
wire \VGA|controller|Add0~5_sumout ;
wire \VGA|controller|Add0~6 ;
wire \VGA|controller|Add0~9_sumout ;
wire \VGA|controller|Add0~10 ;
wire \VGA|controller|Add0~13_sumout ;
wire \VGA|controller|Add0~14 ;
wire \VGA|controller|Add0~17_sumout ;
wire \VGA|controller|Equal0~1_combout ;
wire \VGA|controller|Add0~18 ;
wire \VGA|controller|Add0~29_sumout ;
wire \VGA|controller|xCounter[7]~DUPLICATE_q ;
wire \VGA|controller|Add0~30 ;
wire \VGA|controller|Add0~25_sumout ;
wire \VGA|controller|Add0~26 ;
wire \VGA|controller|Add0~21_sumout ;
wire \VGA|controller|xCounter[3]~DUPLICATE_q ;
wire \VGA|controller|Equal0~0_combout ;
wire \VGA|controller|Equal0~2_combout ;
wire \VGA|controller|VGA_HS1~0_combout ;
wire \VGA|controller|VGA_HS1~1_combout ;
wire \VGA|controller|VGA_HS1~q ;
wire \VGA|controller|VGA_HS~q ;
wire \VGA|controller|Add1~5_sumout ;
wire \VGA|controller|yCounter[7]~DUPLICATE_q ;
wire \VGA|controller|always1~1_combout ;
wire \VGA|controller|always1~2_combout ;
wire \VGA|controller|always1~3_combout ;
wire \VGA|controller|Add1~6 ;
wire \VGA|controller|Add1~9_sumout ;
wire \VGA|controller|Add1~10 ;
wire \VGA|controller|Add1~37_sumout ;
wire \VGA|controller|Add1~38 ;
wire \VGA|controller|Add1~33_sumout ;
wire \VGA|controller|Add1~34 ;
wire \VGA|controller|Add1~29_sumout ;
wire \VGA|controller|Add1~30 ;
wire \VGA|controller|Add1~25_sumout ;
wire \VGA|controller|Add1~26 ;
wire \VGA|controller|Add1~21_sumout ;
wire \VGA|controller|Add1~22 ;
wire \VGA|controller|Add1~17_sumout ;
wire \VGA|controller|Add1~18 ;
wire \VGA|controller|Add1~13_sumout ;
wire \VGA|controller|Add1~14 ;
wire \VGA|controller|Add1~1_sumout ;
wire \VGA|controller|always1~0_combout ;
wire \VGA|controller|VGA_VS1~0_combout ;
wire \VGA|controller|VGA_VS1~1_combout ;
wire \VGA|controller|VGA_VS1~q ;
wire \VGA|controller|VGA_VS~q ;
wire \VGA|controller|VGA_BLANK1~0_combout ;
wire \VGA|controller|VGA_BLANK1~q ;
wire \VGA|controller|VGA_BLANK~q ;
wire \CLOCK_50~inputCLKENA0_outclk ;
wire \c0|c0|out~2_combout ;
wire \c0|c0|out~1_combout ;
wire \c0|c0|out[2]~DUPLICATE_q ;
wire \c0|c0|out~0_combout ;
wire \c0|current_state~10_combout ;
wire \KEY[2]~input_o ;
wire \KEY[3]~input_o ;
wire \SW[2]~input_o ;
wire \SW[3]~input_o ;
wire \SW[0]~input_o ;
wire \SW[1]~input_o ;
wire \c0|set~combout ;
wire \c0|w0|out~1_combout ;
wire \c0|w0|out~2_combout ;
wire \c0|w0|out~3_combout ;
wire \c0|w0|out~4_combout ;
wire \c0|w0|out~0_combout ;
wire \c0|Equal0~0_combout ;
wire \KEY[0]~input_o ;
wire \c0|Selector2~0_combout ;
wire \c0|Selector2~1_combout ;
wire \c0|current_state.S_LOAD_PRESET~q ;
wire \c0|WideOr18~0_combout ;
wire \c0|check_set~combout ;
wire \c0|current_state~16_combout ;
wire \c0|current_state.S_LOGIC~q ;
wire \c0|logic_1|out~0_combout ;
wire \c0|current_state~18_combout ;
wire \c0|current_state.S_LOAD_REG_WAIT~q ;
wire \c0|current_state~13_combout ;
wire \c0|c1|out[1]~DUPLICATE_q ;
wire \c0|c1|out~0_combout ;
wire \c0|c1|out[4]~DUPLICATE_q ;
wire \c0|current_state~12_combout ;
wire \c0|current_state~14_combout ;
wire \c0|current_state.S_LOAD_XYC~q ;
wire \c0|WideOr19~combout ;
wire \c0|logic_1|out~1_combout ;
wire \c0|logic_1|out~2_combout ;
wire \c0|logic_1|out~3_combout ;
wire \c0|Equal2~0_combout ;
wire \c0|current_state~11_combout ;
wire \c0|current_state.S_CYCLE_0~q ;
wire \c0|c0|out~3_combout ;
wire \c0|c2|out[1]~1_combout ;
wire \c0|c2|out~5_combout ;
wire \c0|c2|out[0]~DUPLICATE_q ;
wire \c0|c2|out~6_combout ;
wire \c0|c2|out~4_combout ;
wire \c0|c2|out[2]~DUPLICATE_q ;
wire \c0|c2|Equal0~0_combout ;
wire \c0|c2|out~3_combout ;
wire \c0|c2|out~2_combout ;
wire \c0|c2|out~0_combout ;
wire \c0|c2|Equal0~1_combout ;
wire \c0|Equal10~0_combout ;
wire \c0|c1|out[0]~1_combout ;
wire \c0|c1|out~4_combout ;
wire \c0|c1|out~5_combout ;
wire \c0|c1|out[0]~DUPLICATE_q ;
wire \c0|current_state~15_combout ;
wire \c0|current_state~17_combout ;
wire \c0|current_state.S_LOAD_REG~q ;
wire \c0|c1|out~2_combout ;
wire \c0|c1|out~3_combout ;
wire \d0|y[4]~0_combout ;
wire \VGA|LessThan3~0_combout ;
wire \c0|c2|out[4]~DUPLICATE_q ;
wire \c0|c2|out[5]~DUPLICATE_q ;
wire \VGA|writeEn~0_combout ;
wire \d0|c0|out~3_combout ;
wire \d0|c0|out[0]~1_combout ;
wire \d0|c0|Add0~0_combout ;
wire \d0|c0|Equal0~0_combout ;
wire \d0|c0|out~2_combout ;
wire \d0|c0|out~0_combout ;
wire \d0|c0|out~5_combout ;
wire \d0|c0|out~4_combout ;
wire \VGA|user_input_translator|Add0~10 ;
wire \VGA|user_input_translator|Add0~14 ;
wire \VGA|user_input_translator|Add0~18 ;
wire \VGA|user_input_translator|Add0~22 ;
wire \VGA|user_input_translator|Add0~26 ;
wire \VGA|user_input_translator|Add0~30 ;
wire \VGA|user_input_translator|Add0~5_sumout ;
wire \VGA|user_input_translator|Add0~29_sumout ;
wire \VGA|user_input_translator|Add0~25_sumout ;
wire \VGA|user_input_translator|Add0~21_sumout ;
wire \VGA|user_input_translator|Add0~17_sumout ;
wire \VGA|user_input_translator|Add0~13_sumout ;
wire \VGA|user_input_translator|Add0~9_sumout ;
wire \VGA|user_input_translator|Add1~10 ;
wire \VGA|user_input_translator|Add1~14 ;
wire \VGA|user_input_translator|Add1~18 ;
wire \VGA|user_input_translator|Add1~22 ;
wire \VGA|user_input_translator|Add1~26 ;
wire \VGA|user_input_translator|Add1~30 ;
wire \VGA|user_input_translator|Add1~34 ;
wire \VGA|user_input_translator|Add1~38 ;
wire \VGA|user_input_translator|Add1~5_sumout ;
wire \VGA|user_input_translator|Add0~6 ;
wire \VGA|user_input_translator|Add0~1_sumout ;
wire \VGA|user_input_translator|Add1~6 ;
wire \VGA|user_input_translator|Add1~1_sumout ;
wire \VGA|controller|controller_translator|Add1~10 ;
wire \VGA|controller|controller_translator|Add1~11 ;
wire \VGA|controller|controller_translator|Add1~14 ;
wire \VGA|controller|controller_translator|Add1~15 ;
wire \VGA|controller|controller_translator|Add1~18 ;
wire \VGA|controller|controller_translator|Add1~19 ;
wire \VGA|controller|controller_translator|Add1~22 ;
wire \VGA|controller|controller_translator|Add1~23 ;
wire \VGA|controller|controller_translator|Add1~26 ;
wire \VGA|controller|controller_translator|Add1~27 ;
wire \VGA|controller|controller_translator|Add1~30 ;
wire \VGA|controller|controller_translator|Add1~31 ;
wire \VGA|controller|controller_translator|Add1~34 ;
wire \VGA|controller|controller_translator|Add1~35 ;
wire \VGA|controller|controller_translator|Add1~38 ;
wire \VGA|controller|controller_translator|Add1~39 ;
wire \VGA|controller|controller_translator|Add1~1_sumout ;
wire \VGA|controller|controller_translator|Add1~2 ;
wire \VGA|controller|controller_translator|Add1~3 ;
wire \VGA|controller|controller_translator|Add1~5_sumout ;
wire \c0|Selector13~0_combout ;
wire \c0|Selector13~1_combout ;
wire \c0|c3|out~2_combout ;
wire \c0|c3|out[1]~0_combout ;
wire \c0|c3|out~5_combout ;
wire \c0|c3|out~6_combout ;
wire \c0|c3|Equal0~1_combout ;
wire \c0|Add8~1_combout ;
wire \c0|c3|out~1_combout ;
wire \c0|c3|Equal0~0_combout ;
wire \c0|Add8~0_combout ;
wire \c0|c3|out~3_combout ;
wire \c0|c3|out~4_combout ;
wire \c0|Mux8~2_combout ;
wire \c0|c30l|out~0_combout ;
wire \c0|Decoder6~1_combout ;
wire \c0|c30l|out[1]~1_combout ;
wire \c0|c30l|out~5_combout ;
wire \c0|c30l|out~3_combout ;
wire \c0|c30l|out~4_combout ;
wire \c0|c30l|out~2_combout ;
wire \c0|LessThan7~0_combout ;
wire \c0|LessThan3~0_combout ;
wire \c0|Decoder6~0_combout ;
wire \c0|address[4]~0_combout ;
wire \c0|address[0]~1_combout ;
wire \c0|LessThan2~0_combout ;
wire \c0|register_logic[3]~0_combout ;
wire \c0|register_logic[3]~1_combout ;
wire \c0|Mux10~0_combout ;
wire \c0|address[0]~2_combout ;
wire \c0|address[0]~3_combout ;
wire \c0|Mux13~0_combout ;
wire \c0|address[1]~4_combout ;
wire \c0|Mux12~0_combout ;
wire \c0|address[2]~5_combout ;
wire \c0|Mux11~0_combout ;
wire \c0|address[3]~6_combout ;
wire \c0|address[4]~7_combout ;
wire \c0|LessThan4~0_combout ;
wire \c0|preset_state.P_TUMBLE~0_combout ;
wire \c0|comb~0_combout ;
wire \c0|preset_state.P_TUMBLE_2574~combout ;
wire \c0|WideOr6~0_combout ;
wire \c0|Selector19~0_combout ;
wire \c0|adj_score~0_combout ;
wire \c0|comb~2_combout ;
wire \c0|comb~3_combout ;
wire \c0|preset_state.P_SPACE_2561~combout ;
wire \c0|data_write~31_combout ;
wire \c0|Selector17~0_combout ;
wire \c0|Selector17~1_combout ;
wire \c0|data_write[39]~30_combout ;
wire \c0|data_write~34_combout ;
wire \c0|comb~4_combout ;
wire \c0|preset_state.P_GLIDE_2600~combout ;
wire \c0|Selector14~0_combout ;
wire \c0|Selector14~1_combout ;
wire \c0|Selector14~2_combout ;
wire \c0|data_write~32_combout ;
wire \c0|Selector15~0_combout ;
wire \c0|Selector15~1_combout ;
wire \c0|Selector15~2_combout ;
wire \c0|Selector16~0_combout ;
wire \c0|Selector16~1_combout ;
wire \c0|Selector16~2_combout ;
wire \c0|WideOr12~0_combout ;
wire \c0|Selector18~0_combout ;
wire \c0|Selector18~1_combout ;
wire \c0|data_write[33]~33_combout ;
wire \c0|data_write[32]~35_combout ;
wire \c0|data_write[15]~22_combout ;
wire \c0|data_write[14]~23_combout ;
wire \c0|data_write[13]~24_combout ;
wire \c0|data_write[12]~25_combout ;
wire \c0|data_write[11]~26_combout ;
wire \c0|data_write[10]~27_combout ;
wire \c0|data_write[9]~28_combout ;
wire \c0|WideOr7~0_combout ;
wire \c0|Selector21~0_combout ;
wire \c0|Selector21~1_combout ;
wire \c0|data_write~9_combout ;
wire \c0|comb~1_combout ;
wire \c0|preset_state.P_EXPLODE~0_combout ;
wire \c0|preset_state.P_EXPLODE_2587~combout ;
wire \c0|Selector22~0_combout ;
wire \c0|Selector22~1_combout ;
wire \c0|data_write[24]~12_combout ;
wire \c0|data_write[31]~3_combout ;
wire \c0|data_write[30]~5_combout ;
wire \c0|data_write[29]~7_combout ;
wire \c0|data_write[28]~11_combout ;
wire \c0|data_write[27]~4_combout ;
wire \c0|data_write[26]~6_combout ;
wire \c0|data_write[25]~8_combout ;
wire \c0|Selector19~1_combout ;
wire \c0|Selector20~0_combout ;
wire \c0|Selector20~1_combout ;
wire \c0|Selector20~2_combout ;
wire \c0|Selector21~2_combout ;
wire \c0|Selector23~0_combout ;
wire \c0|Mux3~10_combout ;
wire \c0|Mux3~1_combout ;
wire \c0|Mux3~9_combout ;
wire \c0|Mux3~11_combout ;
wire \c0|Mux3~12_combout ;
wire \c0|Mux5~11_combout ;
wire \c0|Mux5~12_combout ;
wire \c0|Mux3~4_combout ;
wire \c0|Mux3~13_combout ;
wire \c0|Mux3~14_combout ;
wire \c0|Mux3~15_combout ;
wire \c0|Mux3~5_combout ;
wire \c0|Mux3~16_combout ;
wire \c0|Mux3~17_combout ;
wire \c0|adj_score~2_combout ;
wire \c0|Mux3~2_combout ;
wire \c0|Mux7~11_combout ;
wire \c0|Mux4~5_combout ;
wire \c0|Mux4~2_combout ;
wire \c0|Mux4~1_combout ;
wire \c0|Mux3~3_combout ;
wire \c0|Mux3~6_combout ;
wire \c0|Mux4~3_combout ;
wire \c0|Mux7~9_combout ;
wire \c0|Mux3~0_combout ;
wire \c0|Mux7~4_combout ;
wire \c0|Mux7~5_combout ;
wire \c0|Mux4~4_combout ;
wire \c0|Mux7~8_combout ;
wire \c0|Mux3~7_combout ;
wire \c0|Mux4~6_combout ;
wire \c0|Mux7~12_combout ;
wire \c0|Mux4~0_combout ;
wire \c0|Mux4~7_combout ;
wire \c0|Decoder6~2_combout ;
wire \c0|Mux0~0_combout ;
wire \c0|Mux0~4_combout ;
wire \c0|Mux2~5_combout ;
wire \c0|Mux0~3_combout ;
wire \c0|Mux2~4_combout ;
wire \c0|Mux0~1_combout ;
wire \c0|Mux0~2_combout ;
wire \c0|Mux2~1_combout ;
wire \c0|Mux2~2_combout ;
wire \c0|Mux2~3_combout ;
wire \c0|Mux2~6_combout ;
wire \c0|Mux2~0_combout ;
wire \c0|Mux2~7_combout ;
wire \c0|Add6~0_combout ;
wire \c0|Mux0~5_combout ;
wire \c0|Mux0~13_combout ;
wire \c0|Mux0~6_combout ;
wire \c0|Mux1~1_combout ;
wire \c0|Mux0~10_combout ;
wire \c0|Mux0~14_combout ;
wire \c0|Mux1~0_combout ;
wire \c0|Mux1~2_combout ;
wire \c0|Mux0~18_combout ;
wire \c0|Mux0~11_combout ;
wire \c0|Mux0~12_combout ;
wire \c0|Mux0~15_combout ;
wire \c0|Mux0~16_combout ;
wire \c0|Mux0~17_combout ;
wire \c0|Mux0~7_combout ;
wire \c0|Mux0~8_combout ;
wire \c0|Mux0~9_combout ;
wire \c0|Mux0~19_combout ;
wire \c0|adj_score~3_combout ;
wire \c0|adj_score~4_combout ;
wire \c0|data_write[7]~0_combout ;
wire \c0|Selector24~0_combout ;
wire \c0|Selector25~0_combout ;
wire \c0|data_write[16]~10_combout ;
wire \c0|data_write[7]~13_combout ;
wire \c0|data_write[6]~14_combout ;
wire \c0|data_write[5]~15_combout ;
wire \c0|Mux5~6_combout ;
wire \c0|Mux5~14_combout ;
wire \c0|Mux5~4_combout ;
wire \c0|Mux5~1_combout ;
wire \c0|Mux6~1_combout ;
wire \c0|Mux5~3_combout ;
wire \c0|Mux5~5_combout ;
wire \c0|Mux5~2_combout ;
wire \c0|Mux5~15_combout ;
wire \c0|Mux5~10_combout ;
wire \c0|Mux5~0_combout ;
wire \c0|Mux6~0_combout ;
wire \c0|Mux6~2_combout ;
wire \c0|adj_score~12_combout ;
wire \c0|adj_score~9_combout ;
wire \c0|adj_score~6_combout ;
wire \c0|adj_score~10_combout ;
wire \c0|adj_score~11_combout ;
wire \c0|adj_score~5_combout ;
wire \c0|adj_score~7_combout ;
wire \c0|adj_score~8_combout ;
wire \c0|adj_score~13_combout ;
wire \c0|data_write[8]~29_combout ;
wire \c0|data_write[3]~17_combout ;
wire \c0|data_write[2]~18_combout ;
wire \c0|Mux7~0_combout ;
wire \c0|Mux7~7_combout ;
wire \c0|Mux7~2_combout ;
wire \c0|Mux7~1_combout ;
wire \c0|Mux7~3_combout ;
wire \c0|Mux7~6_combout ;
wire \c0|Mux7~10_combout ;
wire \c0|Mux7~13_combout ;
wire \c0|adj_score~16_combout ;
wire \c0|data_write[0]~1_combout ;
wire \c0|Add26~0_combout ;
wire \c0|adj_score~15_combout ;
wire \c0|data_write[0]~2_combout ;
wire \c0|data_write[1]~19_combout ;
wire \c0|Mux5~7_combout ;
wire \c0|Mux5~8_combout ;
wire \c0|Mux5~9_combout ;
wire \c0|Mux5~13_combout ;
wire \c0|Mux5~16_combout ;
wire \c0|Mux5~17_combout ;
wire \c0|Mux5~18_combout ;
wire \c0|Mux5~19_combout ;
wire \c0|adj_score~1_combout ;
wire \c0|adj_score~14_combout ;
wire \c0|data_write[4]~16_combout ;
wire \c0|Mux3~8_combout ;
wire \c0|Mux8~1_combout ;
wire \c0|Mux8~0_combout ;
wire \c0|Mux8~3_combout ;
wire \c0|data_write[0]~20_combout ;
wire \c0|adj_score~17_combout ;
wire \c0|data_write[0]~21_combout ;
wire \d0|Mux0~8_combout ;
wire \d0|Mux0~5_combout ;
wire \d0|Mux0~6_combout ;
wire \d0|Mux0~7_combout ;
wire \d0|Mux0~9_combout ;
wire \d0|Mux0~14_combout ;
wire \d0|Mux0~10_combout ;
wire \d0|Mux0~0_combout ;
wire \d0|Mux0~3_combout ;
wire \d0|Mux0~2_combout ;
wire \d0|Mux0~1_combout ;
wire \d0|Mux0~4_combout ;
wire \d0|c~0_combout ;
wire \d0|c~1_combout ;
wire \d0|x[2]~feeder_combout ;
wire \d0|x[3]~feeder_combout ;
wire \d0|x[4]~feeder_combout ;
wire \VGA|user_input_translator|Add1~9_sumout ;
wire \VGA|user_input_translator|Add1~13_sumout ;
wire \VGA|user_input_translator|Add1~17_sumout ;
wire \VGA|user_input_translator|Add1~21_sumout ;
wire \VGA|user_input_translator|Add1~25_sumout ;
wire \VGA|user_input_translator|Add1~29_sumout ;
wire \VGA|user_input_translator|Add1~33_sumout ;
wire \VGA|user_input_translator|Add1~37_sumout ;
wire \VGA|controller|controller_translator|Add1~9_sumout ;
wire \VGA|controller|controller_translator|Add1~13_sumout ;
wire \VGA|controller|controller_translator|Add1~17_sumout ;
wire \VGA|controller|controller_translator|Add1~21_sumout ;
wire \VGA|controller|controller_translator|Add1~25_sumout ;
wire \VGA|controller|controller_translator|Add1~29_sumout ;
wire \VGA|controller|controller_translator|Add1~33_sumout ;
wire \VGA|controller|controller_translator|Add1~37_sumout ;
wire \VGA|VideoMemory|auto_generated|ram_block1a2~portbdataout ;
wire \VGA|VideoMemory|auto_generated|ram_block1a8 ;
wire \VGA|VideoMemory|auto_generated|ram_block1a5~portbdataout ;
wire \VGA|VideoMemory|auto_generated|mux3|result_node[2]~0_combout ;
wire \VGA|VideoMemory|auto_generated|ram_block1a7~portbdataout ;
wire \VGA|VideoMemory|auto_generated|ram_block1a1~portbdataout ;
wire \VGA|VideoMemory|auto_generated|ram_block1a4~portbdataout ;
wire \VGA|VideoMemory|auto_generated|mux3|result_node[1]~1_combout ;
wire \VGA|VideoMemory|auto_generated|ram_block1a0~portbdataout ;
wire \VGA|VideoMemory|auto_generated|ram_block1a6~portbdataout ;
wire \VGA|VideoMemory|auto_generated|ram_block1a3~portbdataout ;
wire \VGA|VideoMemory|auto_generated|mux3|result_node[0]~2_combout ;
wire [3:0] \c0|register_logic ;
wire [2:0] \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode166w ;
wire [9:0] \VGA|controller|xCounter ;
wire [1:0] \VGA|VideoMemory|auto_generated|out_address_reg_b ;
wire [2:0] \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode157w ;
wire [5:0] \c0|c3|out ;
wire [9:0] \VGA|controller|yCounter ;
wire [2:0] \d0|c ;
wire [4:0] \d0|c0|out ;
wire [2:0] \VGA|VideoMemory|auto_generated|decode2|w_anode126w ;
wire [39:0] \c0|reg_below ;
wire [6:0] \d0|y ;
wire [5:0] \VGA|mypll|altpll_component|auto_generated|clk ;
wire [39:0] \c0|reg_above ;
wire [7:0] \d0|x ;
wire [1:0] \VGA|VideoMemory|auto_generated|address_reg_b ;
wire [39:0] \c0|r0|altsyncram_component|auto_generated|q_a ;
wire [2:0] \VGA|VideoMemory|auto_generated|decode2|w_anode118w ;
wire [4:0] \c0|c30l|out ;
wire [5:0] \c0|c2|out ;
wire [2:0] \VGA|VideoMemory|auto_generated|decode2|w_anode105w ;
wire [4:0] \c0|c1|out ;
wire [2:0] \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode143w ;
wire [3:0] \c0|c0|out ;
wire [3:0] \c0|logic_1|out ;
wire [4:0] \c0|w0|out ;

wire [0:0] \VGA|VideoMemory|auto_generated|ram_block1a5_PORTBDATAOUT_bus ;
wire [0:0] \VGA|VideoMemory|auto_generated|ram_block1a2_PORTBDATAOUT_bus ;
wire [1:0] \VGA|VideoMemory|auto_generated|ram_block1a7_PORTBDATAOUT_bus ;
wire [0:0] \VGA|VideoMemory|auto_generated|ram_block1a4_PORTBDATAOUT_bus ;
wire [0:0] \VGA|VideoMemory|auto_generated|ram_block1a1_PORTBDATAOUT_bus ;
wire [1:0] \VGA|VideoMemory|auto_generated|ram_block1a6_PORTBDATAOUT_bus ;
wire [0:0] \VGA|VideoMemory|auto_generated|ram_block1a3_PORTBDATAOUT_bus ;
wire [0:0] \VGA|VideoMemory|auto_generated|ram_block1a0_PORTBDATAOUT_bus ;
wire [19:0] \c0|r0|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus ;
wire [19:0] \c0|r0|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ;
wire [7:0] \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_VCOPH_bus ;
wire [7:0] \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_MHI_bus ;
wire [8:0] \VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_RECONFIG_SHIFTEN_bus ;

assign \VGA|VideoMemory|auto_generated|ram_block1a5~portbdataout  = \VGA|VideoMemory|auto_generated|ram_block1a5_PORTBDATAOUT_bus [0];

assign \VGA|VideoMemory|auto_generated|ram_block1a2~portbdataout  = \VGA|VideoMemory|auto_generated|ram_block1a2_PORTBDATAOUT_bus [0];

assign \VGA|VideoMemory|auto_generated|ram_block1a7~portbdataout  = \VGA|VideoMemory|auto_generated|ram_block1a7_PORTBDATAOUT_bus [0];
assign \VGA|VideoMemory|auto_generated|ram_block1a8  = \VGA|VideoMemory|auto_generated|ram_block1a7_PORTBDATAOUT_bus [1];

assign \VGA|VideoMemory|auto_generated|ram_block1a4~portbdataout  = \VGA|VideoMemory|auto_generated|ram_block1a4_PORTBDATAOUT_bus [0];

assign \VGA|VideoMemory|auto_generated|ram_block1a1~portbdataout  = \VGA|VideoMemory|auto_generated|ram_block1a1_PORTBDATAOUT_bus [0];

assign \VGA|VideoMemory|auto_generated|ram_block1a6~portbdataout  = \VGA|VideoMemory|auto_generated|ram_block1a6_PORTBDATAOUT_bus [0];

assign \VGA|VideoMemory|auto_generated|ram_block1a3~portbdataout  = \VGA|VideoMemory|auto_generated|ram_block1a3_PORTBDATAOUT_bus [0];

assign \VGA|VideoMemory|auto_generated|ram_block1a0~portbdataout  = \VGA|VideoMemory|auto_generated|ram_block1a0_PORTBDATAOUT_bus [0];

assign \c0|r0|altsyncram_component|auto_generated|q_a [4] = \c0|r0|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus [0];
assign \c0|r0|altsyncram_component|auto_generated|q_a [5] = \c0|r0|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus [1];
assign \c0|r0|altsyncram_component|auto_generated|q_a [6] = \c0|r0|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus [2];
assign \c0|r0|altsyncram_component|auto_generated|q_a [7] = \c0|r0|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus [3];
assign \c0|r0|altsyncram_component|auto_generated|q_a [16] = \c0|r0|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus [4];
assign \c0|r0|altsyncram_component|auto_generated|q_a [17] = \c0|r0|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus [5];
assign \c0|r0|altsyncram_component|auto_generated|q_a [18] = \c0|r0|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus [6];
assign \c0|r0|altsyncram_component|auto_generated|q_a [19] = \c0|r0|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus [7];
assign \c0|r0|altsyncram_component|auto_generated|q_a [20] = \c0|r0|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus [8];
assign \c0|r0|altsyncram_component|auto_generated|q_a [21] = \c0|r0|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus [9];
assign \c0|r0|altsyncram_component|auto_generated|q_a [22] = \c0|r0|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus [10];
assign \c0|r0|altsyncram_component|auto_generated|q_a [23] = \c0|r0|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus [11];
assign \c0|r0|altsyncram_component|auto_generated|q_a [24] = \c0|r0|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus [12];
assign \c0|r0|altsyncram_component|auto_generated|q_a [25] = \c0|r0|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus [13];
assign \c0|r0|altsyncram_component|auto_generated|q_a [26] = \c0|r0|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus [14];
assign \c0|r0|altsyncram_component|auto_generated|q_a [27] = \c0|r0|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus [15];
assign \c0|r0|altsyncram_component|auto_generated|q_a [28] = \c0|r0|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus [16];
assign \c0|r0|altsyncram_component|auto_generated|q_a [29] = \c0|r0|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus [17];
assign \c0|r0|altsyncram_component|auto_generated|q_a [30] = \c0|r0|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus [18];
assign \c0|r0|altsyncram_component|auto_generated|q_a [31] = \c0|r0|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus [19];

assign \c0|r0|altsyncram_component|auto_generated|q_a [0] = \c0|r0|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [0];
assign \c0|r0|altsyncram_component|auto_generated|q_a [1] = \c0|r0|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [1];
assign \c0|r0|altsyncram_component|auto_generated|q_a [2] = \c0|r0|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [2];
assign \c0|r0|altsyncram_component|auto_generated|q_a [3] = \c0|r0|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [3];
assign \c0|r0|altsyncram_component|auto_generated|q_a [8] = \c0|r0|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [4];
assign \c0|r0|altsyncram_component|auto_generated|q_a [9] = \c0|r0|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [5];
assign \c0|r0|altsyncram_component|auto_generated|q_a [10] = \c0|r0|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [6];
assign \c0|r0|altsyncram_component|auto_generated|q_a [11] = \c0|r0|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [7];
assign \c0|r0|altsyncram_component|auto_generated|q_a [12] = \c0|r0|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [8];
assign \c0|r0|altsyncram_component|auto_generated|q_a [13] = \c0|r0|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [9];
assign \c0|r0|altsyncram_component|auto_generated|q_a [14] = \c0|r0|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [10];
assign \c0|r0|altsyncram_component|auto_generated|q_a [15] = \c0|r0|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [11];
assign \c0|r0|altsyncram_component|auto_generated|q_a [32] = \c0|r0|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [12];
assign \c0|r0|altsyncram_component|auto_generated|q_a [33] = \c0|r0|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [13];
assign \c0|r0|altsyncram_component|auto_generated|q_a [34] = \c0|r0|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [14];
assign \c0|r0|altsyncram_component|auto_generated|q_a [35] = \c0|r0|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [15];
assign \c0|r0|altsyncram_component|auto_generated|q_a [36] = \c0|r0|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [16];
assign \c0|r0|altsyncram_component|auto_generated|q_a [37] = \c0|r0|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [17];
assign \c0|r0|altsyncram_component|auto_generated|q_a [38] = \c0|r0|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [18];
assign \c0|r0|altsyncram_component|auto_generated|q_a [39] = \c0|r0|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [19];

assign \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH0  = \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_VCOPH_bus [0];
assign \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH1  = \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_VCOPH_bus [1];
assign \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH2  = \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_VCOPH_bus [2];
assign \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH3  = \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_VCOPH_bus [3];
assign \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH4  = \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_VCOPH_bus [4];
assign \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH5  = \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_VCOPH_bus [5];
assign \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH6  = \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_VCOPH_bus [6];
assign \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH7  = \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_VCOPH_bus [7];

assign \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI0  = \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_MHI_bus [0];
assign \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI1  = \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_MHI_bus [1];
assign \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI2  = \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_MHI_bus [2];
assign \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI3  = \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_MHI_bus [3];
assign \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI4  = \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_MHI_bus [4];
assign \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI5  = \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_MHI_bus [5];
assign \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI6  = \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_MHI_bus [6];
assign \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI7  = \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_MHI_bus [7];

assign \VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_RECONFIGSHIFTEN5  = \VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_RECONFIG_SHIFTEN_bus [5];

// Location: IOOBUF_X20_Y81_N2
cyclonev_io_obuf \VGA_CLK~output (
	.i(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_CLK),
	.obar());
// synopsys translate_off
defparam \VGA_CLK~output .bus_hold = "false";
defparam \VGA_CLK~output .open_drain_output = "false";
defparam \VGA_CLK~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X32_Y0_N36
cyclonev_io_obuf \VGA_HS~output (
	.i(\VGA|controller|VGA_HS~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_HS),
	.obar());
// synopsys translate_off
defparam \VGA_HS~output .bus_hold = "false";
defparam \VGA_HS~output .open_drain_output = "false";
defparam \VGA_HS~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y0_N93
cyclonev_io_obuf \VGA_VS~output (
	.i(\VGA|controller|VGA_VS~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_VS),
	.obar());
// synopsys translate_off
defparam \VGA_VS~output .bus_hold = "false";
defparam \VGA_VS~output .open_drain_output = "false";
defparam \VGA_VS~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X26_Y0_N42
cyclonev_io_obuf \VGA_BLANK_N~output (
	.i(\VGA|controller|VGA_BLANK~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_BLANK_N),
	.obar());
// synopsys translate_off
defparam \VGA_BLANK_N~output .bus_hold = "false";
defparam \VGA_BLANK_N~output .open_drain_output = "false";
defparam \VGA_BLANK_N~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y13_N5
cyclonev_io_obuf \VGA_SYNC_N~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_SYNC_N),
	.obar());
// synopsys translate_off
defparam \VGA_SYNC_N~output .bus_hold = "false";
defparam \VGA_SYNC_N~output .open_drain_output = "false";
defparam \VGA_SYNC_N~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X28_Y0_N36
cyclonev_io_obuf \VGA_R[0]~output (
	.i(\VGA|VideoMemory|auto_generated|mux3|result_node[2]~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[0]),
	.obar());
// synopsys translate_off
defparam \VGA_R[0]~output .bus_hold = "false";
defparam \VGA_R[0]~output .open_drain_output = "false";
defparam \VGA_R[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y0_N2
cyclonev_io_obuf \VGA_R[1]~output (
	.i(\VGA|VideoMemory|auto_generated|mux3|result_node[2]~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[1]),
	.obar());
// synopsys translate_off
defparam \VGA_R[1]~output .bus_hold = "false";
defparam \VGA_R[1]~output .open_drain_output = "false";
defparam \VGA_R[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X22_Y0_N53
cyclonev_io_obuf \VGA_R[2]~output (
	.i(\VGA|VideoMemory|auto_generated|mux3|result_node[2]~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[2]),
	.obar());
// synopsys translate_off
defparam \VGA_R[2]~output .bus_hold = "false";
defparam \VGA_R[2]~output .open_drain_output = "false";
defparam \VGA_R[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y0_N93
cyclonev_io_obuf \VGA_R[3]~output (
	.i(\VGA|VideoMemory|auto_generated|mux3|result_node[2]~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[3]),
	.obar());
// synopsys translate_off
defparam \VGA_R[3]~output .bus_hold = "false";
defparam \VGA_R[3]~output .open_drain_output = "false";
defparam \VGA_R[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y0_N42
cyclonev_io_obuf \VGA_R[4]~output (
	.i(\VGA|VideoMemory|auto_generated|mux3|result_node[2]~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[4]),
	.obar());
// synopsys translate_off
defparam \VGA_R[4]~output .bus_hold = "false";
defparam \VGA_R[4]~output .open_drain_output = "false";
defparam \VGA_R[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y0_N42
cyclonev_io_obuf \VGA_R[5]~output (
	.i(\VGA|VideoMemory|auto_generated|mux3|result_node[2]~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[5]),
	.obar());
// synopsys translate_off
defparam \VGA_R[5]~output .bus_hold = "false";
defparam \VGA_R[5]~output .open_drain_output = "false";
defparam \VGA_R[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y0_N53
cyclonev_io_obuf \VGA_R[6]~output (
	.i(\VGA|VideoMemory|auto_generated|mux3|result_node[2]~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[6]),
	.obar());
// synopsys translate_off
defparam \VGA_R[6]~output .bus_hold = "false";
defparam \VGA_R[6]~output .open_drain_output = "false";
defparam \VGA_R[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y0_N19
cyclonev_io_obuf \VGA_R[7]~output (
	.i(\VGA|VideoMemory|auto_generated|mux3|result_node[2]~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[7]),
	.obar());
// synopsys translate_off
defparam \VGA_R[7]~output .bus_hold = "false";
defparam \VGA_R[7]~output .open_drain_output = "false";
defparam \VGA_R[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X26_Y0_N76
cyclonev_io_obuf \VGA_R[8]~output (
	.i(\VGA|VideoMemory|auto_generated|mux3|result_node[2]~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[8]),
	.obar());
// synopsys translate_off
defparam \VGA_R[8]~output .bus_hold = "false";
defparam \VGA_R[8]~output .open_drain_output = "false";
defparam \VGA_R[8]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X24_Y0_N53
cyclonev_io_obuf \VGA_R[9]~output (
	.i(\VGA|VideoMemory|auto_generated|mux3|result_node[2]~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[9]),
	.obar());
// synopsys translate_off
defparam \VGA_R[9]~output .bus_hold = "false";
defparam \VGA_R[9]~output .open_drain_output = "false";
defparam \VGA_R[9]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X80_Y0_N36
cyclonev_io_obuf \VGA_G[0]~output (
	.i(\VGA|VideoMemory|auto_generated|mux3|result_node[1]~1_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[0]),
	.obar());
// synopsys translate_off
defparam \VGA_G[0]~output .bus_hold = "false";
defparam \VGA_G[0]~output .open_drain_output = "false";
defparam \VGA_G[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X70_Y0_N36
cyclonev_io_obuf \VGA_G[1]~output (
	.i(\VGA|VideoMemory|auto_generated|mux3|result_node[1]~1_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[1]),
	.obar());
// synopsys translate_off
defparam \VGA_G[1]~output .bus_hold = "false";
defparam \VGA_G[1]~output .open_drain_output = "false";
defparam \VGA_G[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X74_Y0_N76
cyclonev_io_obuf \VGA_G[2]~output (
	.i(\VGA|VideoMemory|auto_generated|mux3|result_node[1]~1_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[2]),
	.obar());
// synopsys translate_off
defparam \VGA_G[2]~output .bus_hold = "false";
defparam \VGA_G[2]~output .open_drain_output = "false";
defparam \VGA_G[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X82_Y0_N59
cyclonev_io_obuf \VGA_G[3]~output (
	.i(\VGA|VideoMemory|auto_generated|mux3|result_node[1]~1_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[3]),
	.obar());
// synopsys translate_off
defparam \VGA_G[3]~output .bus_hold = "false";
defparam \VGA_G[3]~output .open_drain_output = "false";
defparam \VGA_G[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y13_N39
cyclonev_io_obuf \VGA_G[4]~output (
	.i(\VGA|VideoMemory|auto_generated|mux3|result_node[1]~1_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[4]),
	.obar());
// synopsys translate_off
defparam \VGA_G[4]~output .bus_hold = "false";
defparam \VGA_G[4]~output .open_drain_output = "false";
defparam \VGA_G[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X88_Y0_N20
cyclonev_io_obuf \VGA_G[5]~output (
	.i(\VGA|VideoMemory|auto_generated|mux3|result_node[1]~1_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[5]),
	.obar());
// synopsys translate_off
defparam \VGA_G[5]~output .bus_hold = "false";
defparam \VGA_G[5]~output .open_drain_output = "false";
defparam \VGA_G[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X80_Y0_N19
cyclonev_io_obuf \VGA_G[6]~output (
	.i(\VGA|VideoMemory|auto_generated|mux3|result_node[1]~1_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[6]),
	.obar());
// synopsys translate_off
defparam \VGA_G[6]~output .bus_hold = "false";
defparam \VGA_G[6]~output .open_drain_output = "false";
defparam \VGA_G[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y0_N36
cyclonev_io_obuf \VGA_G[7]~output (
	.i(\VGA|VideoMemory|auto_generated|mux3|result_node[1]~1_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[7]),
	.obar());
// synopsys translate_off
defparam \VGA_G[7]~output .bus_hold = "false";
defparam \VGA_G[7]~output .open_drain_output = "false";
defparam \VGA_G[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y9_N56
cyclonev_io_obuf \VGA_G[8]~output (
	.i(\VGA|VideoMemory|auto_generated|mux3|result_node[1]~1_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[8]),
	.obar());
// synopsys translate_off
defparam \VGA_G[8]~output .bus_hold = "false";
defparam \VGA_G[8]~output .open_drain_output = "false";
defparam \VGA_G[8]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y9_N39
cyclonev_io_obuf \VGA_G[9]~output (
	.i(\VGA|VideoMemory|auto_generated|mux3|result_node[1]~1_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[9]),
	.obar());
// synopsys translate_off
defparam \VGA_G[9]~output .bus_hold = "false";
defparam \VGA_G[9]~output .open_drain_output = "false";
defparam \VGA_G[9]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X56_Y0_N36
cyclonev_io_obuf \VGA_B[0]~output (
	.i(\VGA|VideoMemory|auto_generated|mux3|result_node[0]~2_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[0]),
	.obar());
// synopsys translate_off
defparam \VGA_B[0]~output .bus_hold = "false";
defparam \VGA_B[0]~output .open_drain_output = "false";
defparam \VGA_B[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X58_Y0_N93
cyclonev_io_obuf \VGA_B[1]~output (
	.i(\VGA|VideoMemory|auto_generated|mux3|result_node[0]~2_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[1]),
	.obar());
// synopsys translate_off
defparam \VGA_B[1]~output .bus_hold = "false";
defparam \VGA_B[1]~output .open_drain_output = "false";
defparam \VGA_B[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y0_N53
cyclonev_io_obuf \VGA_B[2]~output (
	.i(\VGA|VideoMemory|auto_generated|mux3|result_node[0]~2_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[2]),
	.obar());
// synopsys translate_off
defparam \VGA_B[2]~output .bus_hold = "false";
defparam \VGA_B[2]~output .open_drain_output = "false";
defparam \VGA_B[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X58_Y0_N42
cyclonev_io_obuf \VGA_B[3]~output (
	.i(\VGA|VideoMemory|auto_generated|mux3|result_node[0]~2_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[3]),
	.obar());
// synopsys translate_off
defparam \VGA_B[3]~output .bus_hold = "false";
defparam \VGA_B[3]~output .open_drain_output = "false";
defparam \VGA_B[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X58_Y0_N59
cyclonev_io_obuf \VGA_B[4]~output (
	.i(\VGA|VideoMemory|auto_generated|mux3|result_node[0]~2_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[4]),
	.obar());
// synopsys translate_off
defparam \VGA_B[4]~output .bus_hold = "false";
defparam \VGA_B[4]~output .open_drain_output = "false";
defparam \VGA_B[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X58_Y0_N76
cyclonev_io_obuf \VGA_B[5]~output (
	.i(\VGA|VideoMemory|auto_generated|mux3|result_node[0]~2_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[5]),
	.obar());
// synopsys translate_off
defparam \VGA_B[5]~output .bus_hold = "false";
defparam \VGA_B[5]~output .open_drain_output = "false";
defparam \VGA_B[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X50_Y0_N42
cyclonev_io_obuf \VGA_B[6]~output (
	.i(\VGA|VideoMemory|auto_generated|mux3|result_node[0]~2_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[6]),
	.obar());
// synopsys translate_off
defparam \VGA_B[6]~output .bus_hold = "false";
defparam \VGA_B[6]~output .open_drain_output = "false";
defparam \VGA_B[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y0_N36
cyclonev_io_obuf \VGA_B[7]~output (
	.i(\VGA|VideoMemory|auto_generated|mux3|result_node[0]~2_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[7]),
	.obar());
// synopsys translate_off
defparam \VGA_B[7]~output .bus_hold = "false";
defparam \VGA_B[7]~output .open_drain_output = "false";
defparam \VGA_B[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X50_Y0_N93
cyclonev_io_obuf \VGA_B[8]~output (
	.i(\VGA|VideoMemory|auto_generated|mux3|result_node[0]~2_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[8]),
	.obar());
// synopsys translate_off
defparam \VGA_B[8]~output .bus_hold = "false";
defparam \VGA_B[8]~output .open_drain_output = "false";
defparam \VGA_B[8]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X50_Y0_N59
cyclonev_io_obuf \VGA_B[9]~output (
	.i(\VGA|VideoMemory|auto_generated|mux3|result_node[0]~2_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[9]),
	.obar());
// synopsys translate_off
defparam \VGA_B[9]~output .bus_hold = "false";
defparam \VGA_B[9]~output .open_drain_output = "false";
defparam \VGA_B[9]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOIBUF_X32_Y0_N1
cyclonev_io_ibuf \CLOCK_50~input (
	.i(CLOCK_50),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\CLOCK_50~input_o ));
// synopsys translate_off
defparam \CLOCK_50~input .bus_hold = "false";
defparam \CLOCK_50~input .simulate_z_as = "z";
// synopsys translate_on

// Location: PLLREFCLKSELECT_X0_Y21_N0
cyclonev_pll_refclk_select \VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_REFCLK_SELECT (
	.adjpllin(gnd),
	.cclk(gnd),
	.coreclkin(gnd),
	.extswitch(gnd),
	.iqtxrxclkin(gnd),
	.plliqclkin(gnd),
	.rxiqclkin(gnd),
	.clkin({gnd,gnd,gnd,\CLOCK_50~input_o }),
	.refiqclk(2'b00),
	.clk0bad(),
	.clk1bad(),
	.clkout(\VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_REFCLK_SELECT_O_CLKOUT ),
	.extswitchbuf(\VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_REFCLK_SELECT_O_EXTSWITCHBUF ),
	.pllclksel());
// synopsys translate_off
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_REFCLK_SELECT .pll_auto_clk_sw_en = "false";
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_REFCLK_SELECT .pll_clk_loss_edge = "both_edges";
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_REFCLK_SELECT .pll_clk_loss_sw_en = "false";
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_REFCLK_SELECT .pll_clk_sw_dly = 0;
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_REFCLK_SELECT .pll_clkin_0_src = "clk_0";
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_REFCLK_SELECT .pll_clkin_1_src = "ref_clk1";
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_REFCLK_SELECT .pll_manu_clk_sw_en = "false";
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_REFCLK_SELECT .pll_sw_refclk_src = "clk_0";
// synopsys translate_on

// Location: FRACTIONALPLL_X0_Y15_N0
cyclonev_fractional_pll \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL (
	.coreclkfb(\VGA|mypll|altpll_component|auto_generated|fb_clkin ),
	.ecnc1test(\VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_REFCLK_SELECT_O_EXTSWITCHBUF ),
	.ecnc2test(gnd),
	.fbclkfpll(gnd),
	.lvdsfbin(gnd),
	.nresync(gnd),
	.pfden(gnd),
	.refclkin(\VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_REFCLK_SELECT_O_CLKOUT ),
	.shift(\VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_RECONFIG_O_SHIFT ),
	.shiftdonein(\VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_RECONFIG_O_SHIFT ),
	.shiften(\VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_RECONFIG_O_SHIFTENM ),
	.up(\VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_RECONFIG_O_UP ),
	.zdb(gnd),
	.cntnen(\VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_CNTNEN ),
	.fbclk(\VGA|mypll|altpll_component|auto_generated|fb_clkin ),
	.fblvdsout(),
	.lock(),
	.mcntout(),
	.plniotribuf(),
	.shiftdoneout(),
	.tclk(\VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_TCLK ),
	.mhi(\VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_MHI_bus ),
	.vcoph(\VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_VCOPH_bus ));
// synopsys translate_off
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .dsm_accumulator_reset_value = 0;
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .forcelock = "false";
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .mimic_fbclk_type = "gclk_far";
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .nreset_invert = "true";
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .output_clock_frequency = "300.0 mhz";
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_atb = 0;
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_bwctrl = 4000;
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_cmp_buf_dly = "0 ps";
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_cp_comp = "true";
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_cp_current = 10;
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_ctrl_override_setting = "false";
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_dsm_dither = "disable";
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_dsm_out_sel = "disable";
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_dsm_reset = "false";
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_ecn_bypass = "false";
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_ecn_test_en = "false";
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_enable = "true";
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_fbclk_mux_1 = "glb";
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_fbclk_mux_2 = "fb_1";
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_fractional_carry_out = 32;
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_fractional_division = 1;
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_fractional_division_string = "'0'";
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_fractional_value_ready = "true";
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_lf_testen = "false";
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_lock_fltr_cfg = 25;
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_lock_fltr_test = "false";
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_m_cnt_bypass_en = "false";
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_m_cnt_coarse_dly = "0 ps";
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_m_cnt_fine_dly = "0 ps";
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_m_cnt_hi_div = 6;
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_m_cnt_in_src = "ph_mux_clk";
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_m_cnt_lo_div = 6;
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_m_cnt_odd_div_duty_en = "false";
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_m_cnt_ph_mux_prst = 0;
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_m_cnt_prst = 1;
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_n_cnt_bypass_en = "false";
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_n_cnt_coarse_dly = "0 ps";
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_n_cnt_fine_dly = "0 ps";
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_n_cnt_hi_div = 1;
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_n_cnt_lo_div = 1;
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_n_cnt_odd_div_duty_en = "false";
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_ref_buf_dly = "0 ps";
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_reg_boost = 0;
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_regulator_bypass = "false";
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_ripplecap_ctrl = 0;
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_slf_rst = "false";
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_tclk_mux_en = "false";
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_tclk_sel = "n_src";
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_test_enable = "false";
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_testdn_enable = "false";
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_testup_enable = "false";
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_unlock_fltr_cfg = 2;
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_vco_div = 2;
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_vco_ph0_en = "true";
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_vco_ph1_en = "true";
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_vco_ph2_en = "true";
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_vco_ph3_en = "true";
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_vco_ph4_en = "true";
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_vco_ph5_en = "true";
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_vco_ph6_en = "true";
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_vco_ph7_en = "true";
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_vctrl_test_voltage = 750;
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .reference_clock_frequency = "50.0 mhz";
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .vccd0g_atb = "disable";
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .vccd0g_output = 0;
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .vccd1g_atb = "disable";
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .vccd1g_output = 0;
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .vccm1g_tap = 2;
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .vccr_pd = "false";
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .vcodiv_override = "false";
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .fractional_pll_index = 0;
// synopsys translate_on

// Location: PLLRECONFIG_X0_Y19_N0
cyclonev_pll_reconfig \VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_RECONFIG (
	.atpgmode(gnd),
	.clk(gnd),
	.cntnen(\VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_CNTNEN ),
	.fpllcsrtest(gnd),
	.iocsrclkin(gnd),
	.iocsrdatain(gnd),
	.iocsren(gnd),
	.iocsrrstn(gnd),
	.mdiodis(gnd),
	.phaseen(gnd),
	.read(gnd),
	.rstn(gnd),
	.scanen(gnd),
	.sershiftload(gnd),
	.shiftdonei(gnd),
	.updn(gnd),
	.write(gnd),
	.addr(6'b000000),
	.byteen(2'b00),
	.cntsel(5'b00000),
	.din(16'b0000000000000000),
	.mhi({\VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI7 ,\VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI6 ,\VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI5 ,
\VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI4 ,\VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI3 ,\VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI2 ,
\VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI1 ,\VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI0 }),
	.blockselect(),
	.iocsrdataout(),
	.iocsrenbuf(),
	.iocsrrstnbuf(),
	.phasedone(),
	.shift(\VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_RECONFIG_O_SHIFT ),
	.shiftenm(\VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_RECONFIG_O_SHIFTENM ),
	.up(\VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_RECONFIG_O_UP ),
	.dout(),
	.dprioout(),
	.shiften(\VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_RECONFIG_SHIFTEN_bus ));
// synopsys translate_off
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_RECONFIG .fractional_pll_index = 0;
// synopsys translate_on

// Location: PLLOUTPUTCOUNTER_X0_Y19_N1
cyclonev_pll_output_counter \VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER (
	.cascadein(gnd),
	.nen0(\VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_CNTNEN ),
	.shift0(\VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_RECONFIG_O_SHIFT ),
	.shiftdone0i(gnd),
	.shiften(\VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_RECONFIGSHIFTEN5 ),
	.tclk0(\VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_TCLK ),
	.up0(\VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_RECONFIG_O_UP ),
	.vco0ph({\VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH7 ,\VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH6 ,\VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH5 ,
\VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH4 ,\VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH3 ,\VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH2 ,
\VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH1 ,\VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH0 }),
	.cascadeout(),
	.divclk(\VGA|mypll|altpll_component|auto_generated|clk [0]),
	.shiftdone0o());
// synopsys translate_off
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER .c_cnt_coarse_dly = "0 ps";
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER .c_cnt_fine_dly = "0 ps";
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER .c_cnt_in_src = "ph_mux_clk";
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER .c_cnt_ph_mux_prst = 0;
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER .c_cnt_prst = 1;
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER .cnt_fpll_src = "fpll_0";
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER .dprio0_cnt_bypass_en = "false";
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER .dprio0_cnt_hi_div = 6;
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER .dprio0_cnt_lo_div = 6;
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER .dprio0_cnt_odd_div_even_duty_en = "false";
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER .duty_cycle = 50;
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER .output_clock_frequency = "25.0 mhz";
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER .phase_shift = "0 ps";
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER .fractional_pll_index = 0;
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER .output_counter_index = 5;
// synopsys translate_on

// Location: CLKCTRL_G7
cyclonev_clkena \VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0 (
	.inclk(\VGA|mypll|altpll_component|auto_generated|clk [0]),
	.ena(vcc),
	.outclk(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.enaout());
// synopsys translate_off
defparam \VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0 .clock_type = "global clock";
defparam \VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0 .disable_mode = "low";
defparam \VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0 .ena_register_mode = "always enabled";
defparam \VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0 .ena_register_power_up = "high";
defparam \VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0 .test_syn = "high";
// synopsys translate_on

// Location: LABCELL_X33_Y16_N30
cyclonev_lcell_comb \VGA|controller|Add0~33 (
// Equation(s):
// \VGA|controller|Add0~33_sumout  = SUM(( \VGA|controller|xCounter [0] ) + ( VCC ) + ( !VCC ))
// \VGA|controller|Add0~34  = CARRY(( \VGA|controller|xCounter [0] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\VGA|controller|xCounter [0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|controller|Add0~33_sumout ),
	.cout(\VGA|controller|Add0~34 ),
	.shareout());
// synopsys translate_off
defparam \VGA|controller|Add0~33 .extended_lut = "off";
defparam \VGA|controller|Add0~33 .lut_mask = 64'h00000000000000FF;
defparam \VGA|controller|Add0~33 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X36_Y0_N1
cyclonev_io_ibuf \KEY[1]~input (
	.i(KEY[1]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\KEY[1]~input_o ));
// synopsys translate_off
defparam \KEY[1]~input .bus_hold = "false";
defparam \KEY[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X33_Y16_N33
cyclonev_lcell_comb \VGA|controller|Add0~37 (
// Equation(s):
// \VGA|controller|Add0~37_sumout  = SUM(( \VGA|controller|xCounter [1] ) + ( GND ) + ( \VGA|controller|Add0~34  ))
// \VGA|controller|Add0~38  = CARRY(( \VGA|controller|xCounter [1] ) + ( GND ) + ( \VGA|controller|Add0~34  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\VGA|controller|xCounter [1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|controller|Add0~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|controller|Add0~37_sumout ),
	.cout(\VGA|controller|Add0~38 ),
	.shareout());
// synopsys translate_off
defparam \VGA|controller|Add0~37 .extended_lut = "off";
defparam \VGA|controller|Add0~37 .lut_mask = 64'h0000FFFF000000FF;
defparam \VGA|controller|Add0~37 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y16_N35
dffeas \VGA|controller|xCounter[1] (
	.clk(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.d(\VGA|controller|Add0~37_sumout ),
	.asdata(vcc),
	.clrn(\KEY[1]~input_o ),
	.aload(gnd),
	.sclr(\VGA|controller|Equal0~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|controller|xCounter [1]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|controller|xCounter[1] .is_wysiwyg = "true";
defparam \VGA|controller|xCounter[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y16_N36
cyclonev_lcell_comb \VGA|controller|Add0~1 (
// Equation(s):
// \VGA|controller|Add0~1_sumout  = SUM(( \VGA|controller|xCounter [2] ) + ( GND ) + ( \VGA|controller|Add0~38  ))
// \VGA|controller|Add0~2  = CARRY(( \VGA|controller|xCounter [2] ) + ( GND ) + ( \VGA|controller|Add0~38  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\VGA|controller|xCounter [2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|controller|Add0~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|controller|Add0~1_sumout ),
	.cout(\VGA|controller|Add0~2 ),
	.shareout());
// synopsys translate_off
defparam \VGA|controller|Add0~1 .extended_lut = "off";
defparam \VGA|controller|Add0~1 .lut_mask = 64'h0000FFFF000000FF;
defparam \VGA|controller|Add0~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y16_N37
dffeas \VGA|controller|xCounter[2] (
	.clk(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.d(\VGA|controller|Add0~1_sumout ),
	.asdata(vcc),
	.clrn(\KEY[1]~input_o ),
	.aload(gnd),
	.sclr(\VGA|controller|Equal0~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|controller|xCounter [2]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|controller|xCounter[2] .is_wysiwyg = "true";
defparam \VGA|controller|xCounter[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y16_N39
cyclonev_lcell_comb \VGA|controller|Add0~5 (
// Equation(s):
// \VGA|controller|Add0~5_sumout  = SUM(( \VGA|controller|xCounter [3] ) + ( GND ) + ( \VGA|controller|Add0~2  ))
// \VGA|controller|Add0~6  = CARRY(( \VGA|controller|xCounter [3] ) + ( GND ) + ( \VGA|controller|Add0~2  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\VGA|controller|xCounter [3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|controller|Add0~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|controller|Add0~5_sumout ),
	.cout(\VGA|controller|Add0~6 ),
	.shareout());
// synopsys translate_off
defparam \VGA|controller|Add0~5 .extended_lut = "off";
defparam \VGA|controller|Add0~5 .lut_mask = 64'h0000FFFF000000FF;
defparam \VGA|controller|Add0~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y16_N41
dffeas \VGA|controller|xCounter[3] (
	.clk(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.d(\VGA|controller|Add0~5_sumout ),
	.asdata(vcc),
	.clrn(\KEY[1]~input_o ),
	.aload(gnd),
	.sclr(\VGA|controller|Equal0~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|controller|xCounter [3]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|controller|xCounter[3] .is_wysiwyg = "true";
defparam \VGA|controller|xCounter[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y16_N42
cyclonev_lcell_comb \VGA|controller|Add0~9 (
// Equation(s):
// \VGA|controller|Add0~9_sumout  = SUM(( \VGA|controller|xCounter [4] ) + ( GND ) + ( \VGA|controller|Add0~6  ))
// \VGA|controller|Add0~10  = CARRY(( \VGA|controller|xCounter [4] ) + ( GND ) + ( \VGA|controller|Add0~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\VGA|controller|xCounter [4]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|controller|Add0~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|controller|Add0~9_sumout ),
	.cout(\VGA|controller|Add0~10 ),
	.shareout());
// synopsys translate_off
defparam \VGA|controller|Add0~9 .extended_lut = "off";
defparam \VGA|controller|Add0~9 .lut_mask = 64'h0000FFFF000000FF;
defparam \VGA|controller|Add0~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y16_N44
dffeas \VGA|controller|xCounter[4] (
	.clk(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.d(\VGA|controller|Add0~9_sumout ),
	.asdata(vcc),
	.clrn(\KEY[1]~input_o ),
	.aload(gnd),
	.sclr(\VGA|controller|Equal0~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|controller|xCounter [4]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|controller|xCounter[4] .is_wysiwyg = "true";
defparam \VGA|controller|xCounter[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y16_N45
cyclonev_lcell_comb \VGA|controller|Add0~13 (
// Equation(s):
// \VGA|controller|Add0~13_sumout  = SUM(( \VGA|controller|xCounter [5] ) + ( GND ) + ( \VGA|controller|Add0~10  ))
// \VGA|controller|Add0~14  = CARRY(( \VGA|controller|xCounter [5] ) + ( GND ) + ( \VGA|controller|Add0~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\VGA|controller|xCounter [5]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|controller|Add0~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|controller|Add0~13_sumout ),
	.cout(\VGA|controller|Add0~14 ),
	.shareout());
// synopsys translate_off
defparam \VGA|controller|Add0~13 .extended_lut = "off";
defparam \VGA|controller|Add0~13 .lut_mask = 64'h0000FFFF000000FF;
defparam \VGA|controller|Add0~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y16_N46
dffeas \VGA|controller|xCounter[5] (
	.clk(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.d(\VGA|controller|Add0~13_sumout ),
	.asdata(vcc),
	.clrn(\KEY[1]~input_o ),
	.aload(gnd),
	.sclr(\VGA|controller|Equal0~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|controller|xCounter [5]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|controller|xCounter[5] .is_wysiwyg = "true";
defparam \VGA|controller|xCounter[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y16_N48
cyclonev_lcell_comb \VGA|controller|Add0~17 (
// Equation(s):
// \VGA|controller|Add0~17_sumout  = SUM(( \VGA|controller|xCounter [6] ) + ( GND ) + ( \VGA|controller|Add0~14  ))
// \VGA|controller|Add0~18  = CARRY(( \VGA|controller|xCounter [6] ) + ( GND ) + ( \VGA|controller|Add0~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\VGA|controller|xCounter [6]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|controller|Add0~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|controller|Add0~17_sumout ),
	.cout(\VGA|controller|Add0~18 ),
	.shareout());
// synopsys translate_off
defparam \VGA|controller|Add0~17 .extended_lut = "off";
defparam \VGA|controller|Add0~17 .lut_mask = 64'h0000FFFF000000FF;
defparam \VGA|controller|Add0~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y16_N49
dffeas \VGA|controller|xCounter[6] (
	.clk(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.d(\VGA|controller|Add0~17_sumout ),
	.asdata(vcc),
	.clrn(\KEY[1]~input_o ),
	.aload(gnd),
	.sclr(\VGA|controller|Equal0~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|controller|xCounter [6]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|controller|xCounter[6] .is_wysiwyg = "true";
defparam \VGA|controller|xCounter[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y16_N27
cyclonev_lcell_comb \VGA|controller|Equal0~1 (
// Equation(s):
// \VGA|controller|Equal0~1_combout  = ( \VGA|controller|xCounter [1] & ( (\VGA|controller|xCounter [0] & (!\VGA|controller|xCounter [5] & !\VGA|controller|xCounter [6])) ) )

	.dataa(!\VGA|controller|xCounter [0]),
	.datab(gnd),
	.datac(!\VGA|controller|xCounter [5]),
	.datad(!\VGA|controller|xCounter [6]),
	.datae(gnd),
	.dataf(!\VGA|controller|xCounter [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|controller|Equal0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|controller|Equal0~1 .extended_lut = "off";
defparam \VGA|controller|Equal0~1 .lut_mask = 64'h0000000050005000;
defparam \VGA|controller|Equal0~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y16_N52
dffeas \VGA|controller|xCounter[7] (
	.clk(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.d(\VGA|controller|Add0~29_sumout ),
	.asdata(vcc),
	.clrn(\KEY[1]~input_o ),
	.aload(gnd),
	.sclr(\VGA|controller|Equal0~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|controller|xCounter [7]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|controller|xCounter[7] .is_wysiwyg = "true";
defparam \VGA|controller|xCounter[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y16_N51
cyclonev_lcell_comb \VGA|controller|Add0~29 (
// Equation(s):
// \VGA|controller|Add0~29_sumout  = SUM(( \VGA|controller|xCounter [7] ) + ( GND ) + ( \VGA|controller|Add0~18  ))
// \VGA|controller|Add0~30  = CARRY(( \VGA|controller|xCounter [7] ) + ( GND ) + ( \VGA|controller|Add0~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\VGA|controller|xCounter [7]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|controller|Add0~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|controller|Add0~29_sumout ),
	.cout(\VGA|controller|Add0~30 ),
	.shareout());
// synopsys translate_off
defparam \VGA|controller|Add0~29 .extended_lut = "off";
defparam \VGA|controller|Add0~29 .lut_mask = 64'h0000FFFF000000FF;
defparam \VGA|controller|Add0~29 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y16_N53
dffeas \VGA|controller|xCounter[7]~DUPLICATE (
	.clk(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.d(\VGA|controller|Add0~29_sumout ),
	.asdata(vcc),
	.clrn(\KEY[1]~input_o ),
	.aload(gnd),
	.sclr(\VGA|controller|Equal0~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|controller|xCounter[7]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|controller|xCounter[7]~DUPLICATE .is_wysiwyg = "true";
defparam \VGA|controller|xCounter[7]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y16_N54
cyclonev_lcell_comb \VGA|controller|Add0~25 (
// Equation(s):
// \VGA|controller|Add0~25_sumout  = SUM(( \VGA|controller|xCounter [8] ) + ( GND ) + ( \VGA|controller|Add0~30  ))
// \VGA|controller|Add0~26  = CARRY(( \VGA|controller|xCounter [8] ) + ( GND ) + ( \VGA|controller|Add0~30  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\VGA|controller|xCounter [8]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|controller|Add0~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|controller|Add0~25_sumout ),
	.cout(\VGA|controller|Add0~26 ),
	.shareout());
// synopsys translate_off
defparam \VGA|controller|Add0~25 .extended_lut = "off";
defparam \VGA|controller|Add0~25 .lut_mask = 64'h0000FFFF000000FF;
defparam \VGA|controller|Add0~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y16_N55
dffeas \VGA|controller|xCounter[8] (
	.clk(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.d(\VGA|controller|Add0~25_sumout ),
	.asdata(vcc),
	.clrn(\KEY[1]~input_o ),
	.aload(gnd),
	.sclr(\VGA|controller|Equal0~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|controller|xCounter [8]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|controller|xCounter[8] .is_wysiwyg = "true";
defparam \VGA|controller|xCounter[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y16_N57
cyclonev_lcell_comb \VGA|controller|Add0~21 (
// Equation(s):
// \VGA|controller|Add0~21_sumout  = SUM(( \VGA|controller|xCounter [9] ) + ( GND ) + ( \VGA|controller|Add0~26  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\VGA|controller|xCounter [9]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|controller|Add0~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|controller|Add0~21_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|controller|Add0~21 .extended_lut = "off";
defparam \VGA|controller|Add0~21 .lut_mask = 64'h0000FFFF000000FF;
defparam \VGA|controller|Add0~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y16_N58
dffeas \VGA|controller|xCounter[9] (
	.clk(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.d(\VGA|controller|Add0~21_sumout ),
	.asdata(vcc),
	.clrn(\KEY[1]~input_o ),
	.aload(gnd),
	.sclr(\VGA|controller|Equal0~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|controller|xCounter [9]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|controller|xCounter[9] .is_wysiwyg = "true";
defparam \VGA|controller|xCounter[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X33_Y16_N40
dffeas \VGA|controller|xCounter[3]~DUPLICATE (
	.clk(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.d(\VGA|controller|Add0~5_sumout ),
	.asdata(vcc),
	.clrn(\KEY[1]~input_o ),
	.aload(gnd),
	.sclr(\VGA|controller|Equal0~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|controller|xCounter[3]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|controller|xCounter[3]~DUPLICATE .is_wysiwyg = "true";
defparam \VGA|controller|xCounter[3]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y16_N18
cyclonev_lcell_comb \VGA|controller|Equal0~0 (
// Equation(s):
// \VGA|controller|Equal0~0_combout  = ( \VGA|controller|xCounter [4] & ( (!\VGA|controller|xCounter[7]~DUPLICATE_q  & (\VGA|controller|xCounter [8] & (\VGA|controller|xCounter [9] & \VGA|controller|xCounter[3]~DUPLICATE_q ))) ) )

	.dataa(!\VGA|controller|xCounter[7]~DUPLICATE_q ),
	.datab(!\VGA|controller|xCounter [8]),
	.datac(!\VGA|controller|xCounter [9]),
	.datad(!\VGA|controller|xCounter[3]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\VGA|controller|xCounter [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|controller|Equal0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|controller|Equal0~0 .extended_lut = "off";
defparam \VGA|controller|Equal0~0 .lut_mask = 64'h0000000000020002;
defparam \VGA|controller|Equal0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y16_N12
cyclonev_lcell_comb \VGA|controller|Equal0~2 (
// Equation(s):
// \VGA|controller|Equal0~2_combout  = ( \VGA|controller|Equal0~0_combout  & ( (\VGA|controller|Equal0~1_combout  & \VGA|controller|xCounter [2]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\VGA|controller|Equal0~1_combout ),
	.datad(!\VGA|controller|xCounter [2]),
	.datae(gnd),
	.dataf(!\VGA|controller|Equal0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|controller|Equal0~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|controller|Equal0~2 .extended_lut = "off";
defparam \VGA|controller|Equal0~2 .lut_mask = 64'h00000000000F000F;
defparam \VGA|controller|Equal0~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y16_N31
dffeas \VGA|controller|xCounter[0] (
	.clk(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.d(\VGA|controller|Add0~33_sumout ),
	.asdata(vcc),
	.clrn(\KEY[1]~input_o ),
	.aload(gnd),
	.sclr(\VGA|controller|Equal0~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|controller|xCounter [0]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|controller|xCounter[0] .is_wysiwyg = "true";
defparam \VGA|controller|xCounter[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y16_N24
cyclonev_lcell_comb \VGA|controller|VGA_HS1~0 (
// Equation(s):
// \VGA|controller|VGA_HS1~0_combout  = ( \VGA|controller|xCounter [3] & ( \VGA|controller|xCounter [4] ) ) # ( !\VGA|controller|xCounter [3] & ( (\VGA|controller|xCounter [4] & (((\VGA|controller|xCounter [0] & \VGA|controller|xCounter [1])) # 
// (\VGA|controller|xCounter [2]))) ) )

	.dataa(!\VGA|controller|xCounter [0]),
	.datab(!\VGA|controller|xCounter [4]),
	.datac(!\VGA|controller|xCounter [1]),
	.datad(!\VGA|controller|xCounter [2]),
	.datae(gnd),
	.dataf(!\VGA|controller|xCounter [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|controller|VGA_HS1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|controller|VGA_HS1~0 .extended_lut = "off";
defparam \VGA|controller|VGA_HS1~0 .lut_mask = 64'h0133013333333333;
defparam \VGA|controller|VGA_HS1~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y16_N0
cyclonev_lcell_comb \VGA|controller|VGA_HS1~1 (
// Equation(s):
// \VGA|controller|VGA_HS1~1_combout  = ( \VGA|controller|xCounter [6] & ( \VGA|controller|xCounter [9] & ( ((!\VGA|controller|xCounter[7]~DUPLICATE_q ) # ((\VGA|controller|VGA_HS1~0_combout  & \VGA|controller|xCounter [5]))) # (\VGA|controller|xCounter [8]) 
// ) ) ) # ( !\VGA|controller|xCounter [6] & ( \VGA|controller|xCounter [9] & ( ((!\VGA|controller|xCounter[7]~DUPLICATE_q ) # ((!\VGA|controller|VGA_HS1~0_combout  & !\VGA|controller|xCounter [5]))) # (\VGA|controller|xCounter [8]) ) ) ) # ( 
// \VGA|controller|xCounter [6] & ( !\VGA|controller|xCounter [9] ) ) # ( !\VGA|controller|xCounter [6] & ( !\VGA|controller|xCounter [9] ) )

	.dataa(!\VGA|controller|VGA_HS1~0_combout ),
	.datab(!\VGA|controller|xCounter [8]),
	.datac(!\VGA|controller|xCounter[7]~DUPLICATE_q ),
	.datad(!\VGA|controller|xCounter [5]),
	.datae(!\VGA|controller|xCounter [6]),
	.dataf(!\VGA|controller|xCounter [9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|controller|VGA_HS1~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|controller|VGA_HS1~1 .extended_lut = "off";
defparam \VGA|controller|VGA_HS1~1 .lut_mask = 64'hFFFFFFFFFBF3F3F7;
defparam \VGA|controller|VGA_HS1~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y16_N2
dffeas \VGA|controller|VGA_HS1 (
	.clk(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.d(\VGA|controller|VGA_HS1~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|controller|VGA_HS1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|controller|VGA_HS1 .is_wysiwyg = "true";
defparam \VGA|controller|VGA_HS1 .power_up = "low";
// synopsys translate_on

// Location: FF_X33_Y16_N5
dffeas \VGA|controller|VGA_HS (
	.clk(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\VGA|controller|VGA_HS1~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|controller|VGA_HS~q ),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|controller|VGA_HS .is_wysiwyg = "true";
defparam \VGA|controller|VGA_HS .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y16_N0
cyclonev_lcell_comb \VGA|controller|Add1~5 (
// Equation(s):
// \VGA|controller|Add1~5_sumout  = SUM(( \VGA|controller|yCounter [0] ) + ( VCC ) + ( !VCC ))
// \VGA|controller|Add1~6  = CARRY(( \VGA|controller|yCounter [0] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\VGA|controller|yCounter [0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|controller|Add1~5_sumout ),
	.cout(\VGA|controller|Add1~6 ),
	.shareout());
// synopsys translate_off
defparam \VGA|controller|Add1~5 .extended_lut = "off";
defparam \VGA|controller|Add1~5 .lut_mask = 64'h00000000000000FF;
defparam \VGA|controller|Add1~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y16_N23
dffeas \VGA|controller|yCounter[7]~DUPLICATE (
	.clk(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.d(\VGA|controller|Add1~17_sumout ),
	.asdata(vcc),
	.clrn(\KEY[1]~input_o ),
	.aload(gnd),
	.sclr(\VGA|controller|always1~3_combout ),
	.sload(gnd),
	.ena(\VGA|controller|Equal0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|controller|yCounter[7]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|controller|yCounter[7]~DUPLICATE .is_wysiwyg = "true";
defparam \VGA|controller|yCounter[7]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y16_N0
cyclonev_lcell_comb \VGA|controller|always1~1 (
// Equation(s):
// \VGA|controller|always1~1_combout  = ( !\VGA|controller|yCounter [5] & ( (!\VGA|controller|yCounter [6] & (!\VGA|controller|yCounter [8] & (\VGA|controller|yCounter [9] & !\VGA|controller|yCounter[7]~DUPLICATE_q ))) ) )

	.dataa(!\VGA|controller|yCounter [6]),
	.datab(!\VGA|controller|yCounter [8]),
	.datac(!\VGA|controller|yCounter [9]),
	.datad(!\VGA|controller|yCounter[7]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\VGA|controller|yCounter [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|controller|always1~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|controller|always1~1 .extended_lut = "off";
defparam \VGA|controller|always1~1 .lut_mask = 64'h0800080000000000;
defparam \VGA|controller|always1~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y16_N18
cyclonev_lcell_comb \VGA|controller|always1~2 (
// Equation(s):
// \VGA|controller|always1~2_combout  = ( \VGA|controller|yCounter [3] & ( (\VGA|controller|yCounter [2] & (!\VGA|controller|yCounter [4] & (!\VGA|controller|yCounter [0] & !\VGA|controller|yCounter [1]))) ) )

	.dataa(!\VGA|controller|yCounter [2]),
	.datab(!\VGA|controller|yCounter [4]),
	.datac(!\VGA|controller|yCounter [0]),
	.datad(!\VGA|controller|yCounter [1]),
	.datae(gnd),
	.dataf(!\VGA|controller|yCounter [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|controller|always1~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|controller|always1~2 .extended_lut = "off";
defparam \VGA|controller|always1~2 .lut_mask = 64'h0000000040004000;
defparam \VGA|controller|always1~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y16_N12
cyclonev_lcell_comb \VGA|controller|always1~3 (
// Equation(s):
// \VGA|controller|always1~3_combout  = ( \VGA|controller|always1~2_combout  & ( (\VGA|controller|xCounter [2] & (\VGA|controller|Equal0~0_combout  & (\VGA|controller|always1~1_combout  & \VGA|controller|Equal0~1_combout ))) ) )

	.dataa(!\VGA|controller|xCounter [2]),
	.datab(!\VGA|controller|Equal0~0_combout ),
	.datac(!\VGA|controller|always1~1_combout ),
	.datad(!\VGA|controller|Equal0~1_combout ),
	.datae(gnd),
	.dataf(!\VGA|controller|always1~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|controller|always1~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|controller|always1~3 .extended_lut = "off";
defparam \VGA|controller|always1~3 .lut_mask = 64'h0000000000010001;
defparam \VGA|controller|always1~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y16_N2
dffeas \VGA|controller|yCounter[0] (
	.clk(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.d(\VGA|controller|Add1~5_sumout ),
	.asdata(vcc),
	.clrn(\KEY[1]~input_o ),
	.aload(gnd),
	.sclr(\VGA|controller|always1~3_combout ),
	.sload(gnd),
	.ena(\VGA|controller|Equal0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|controller|yCounter [0]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|controller|yCounter[0] .is_wysiwyg = "true";
defparam \VGA|controller|yCounter[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y16_N3
cyclonev_lcell_comb \VGA|controller|Add1~9 (
// Equation(s):
// \VGA|controller|Add1~9_sumout  = SUM(( \VGA|controller|yCounter [1] ) + ( GND ) + ( \VGA|controller|Add1~6  ))
// \VGA|controller|Add1~10  = CARRY(( \VGA|controller|yCounter [1] ) + ( GND ) + ( \VGA|controller|Add1~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\VGA|controller|yCounter [1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|controller|Add1~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|controller|Add1~9_sumout ),
	.cout(\VGA|controller|Add1~10 ),
	.shareout());
// synopsys translate_off
defparam \VGA|controller|Add1~9 .extended_lut = "off";
defparam \VGA|controller|Add1~9 .lut_mask = 64'h0000FFFF000000FF;
defparam \VGA|controller|Add1~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y16_N5
dffeas \VGA|controller|yCounter[1] (
	.clk(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.d(\VGA|controller|Add1~9_sumout ),
	.asdata(vcc),
	.clrn(\KEY[1]~input_o ),
	.aload(gnd),
	.sclr(\VGA|controller|always1~3_combout ),
	.sload(gnd),
	.ena(\VGA|controller|Equal0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|controller|yCounter [1]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|controller|yCounter[1] .is_wysiwyg = "true";
defparam \VGA|controller|yCounter[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y16_N6
cyclonev_lcell_comb \VGA|controller|Add1~37 (
// Equation(s):
// \VGA|controller|Add1~37_sumout  = SUM(( \VGA|controller|yCounter [2] ) + ( GND ) + ( \VGA|controller|Add1~10  ))
// \VGA|controller|Add1~38  = CARRY(( \VGA|controller|yCounter [2] ) + ( GND ) + ( \VGA|controller|Add1~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\VGA|controller|yCounter [2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|controller|Add1~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|controller|Add1~37_sumout ),
	.cout(\VGA|controller|Add1~38 ),
	.shareout());
// synopsys translate_off
defparam \VGA|controller|Add1~37 .extended_lut = "off";
defparam \VGA|controller|Add1~37 .lut_mask = 64'h0000FFFF000000FF;
defparam \VGA|controller|Add1~37 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y16_N7
dffeas \VGA|controller|yCounter[2] (
	.clk(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.d(\VGA|controller|Add1~37_sumout ),
	.asdata(vcc),
	.clrn(\KEY[1]~input_o ),
	.aload(gnd),
	.sclr(\VGA|controller|always1~3_combout ),
	.sload(gnd),
	.ena(\VGA|controller|Equal0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|controller|yCounter [2]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|controller|yCounter[2] .is_wysiwyg = "true";
defparam \VGA|controller|yCounter[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y16_N9
cyclonev_lcell_comb \VGA|controller|Add1~33 (
// Equation(s):
// \VGA|controller|Add1~33_sumout  = SUM(( \VGA|controller|yCounter [3] ) + ( GND ) + ( \VGA|controller|Add1~38  ))
// \VGA|controller|Add1~34  = CARRY(( \VGA|controller|yCounter [3] ) + ( GND ) + ( \VGA|controller|Add1~38  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\VGA|controller|yCounter [3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|controller|Add1~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|controller|Add1~33_sumout ),
	.cout(\VGA|controller|Add1~34 ),
	.shareout());
// synopsys translate_off
defparam \VGA|controller|Add1~33 .extended_lut = "off";
defparam \VGA|controller|Add1~33 .lut_mask = 64'h0000FFFF000000FF;
defparam \VGA|controller|Add1~33 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y16_N10
dffeas \VGA|controller|yCounter[3] (
	.clk(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.d(\VGA|controller|Add1~33_sumout ),
	.asdata(vcc),
	.clrn(\KEY[1]~input_o ),
	.aload(gnd),
	.sclr(\VGA|controller|always1~3_combout ),
	.sload(gnd),
	.ena(\VGA|controller|Equal0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|controller|yCounter [3]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|controller|yCounter[3] .is_wysiwyg = "true";
defparam \VGA|controller|yCounter[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y16_N12
cyclonev_lcell_comb \VGA|controller|Add1~29 (
// Equation(s):
// \VGA|controller|Add1~29_sumout  = SUM(( \VGA|controller|yCounter [4] ) + ( GND ) + ( \VGA|controller|Add1~34  ))
// \VGA|controller|Add1~30  = CARRY(( \VGA|controller|yCounter [4] ) + ( GND ) + ( \VGA|controller|Add1~34  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\VGA|controller|yCounter [4]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|controller|Add1~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|controller|Add1~29_sumout ),
	.cout(\VGA|controller|Add1~30 ),
	.shareout());
// synopsys translate_off
defparam \VGA|controller|Add1~29 .extended_lut = "off";
defparam \VGA|controller|Add1~29 .lut_mask = 64'h0000FFFF000000FF;
defparam \VGA|controller|Add1~29 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y16_N14
dffeas \VGA|controller|yCounter[4] (
	.clk(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.d(\VGA|controller|Add1~29_sumout ),
	.asdata(vcc),
	.clrn(\KEY[1]~input_o ),
	.aload(gnd),
	.sclr(\VGA|controller|always1~3_combout ),
	.sload(gnd),
	.ena(\VGA|controller|Equal0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|controller|yCounter [4]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|controller|yCounter[4] .is_wysiwyg = "true";
defparam \VGA|controller|yCounter[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y16_N15
cyclonev_lcell_comb \VGA|controller|Add1~25 (
// Equation(s):
// \VGA|controller|Add1~25_sumout  = SUM(( \VGA|controller|yCounter [5] ) + ( GND ) + ( \VGA|controller|Add1~30  ))
// \VGA|controller|Add1~26  = CARRY(( \VGA|controller|yCounter [5] ) + ( GND ) + ( \VGA|controller|Add1~30  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\VGA|controller|yCounter [5]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|controller|Add1~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|controller|Add1~25_sumout ),
	.cout(\VGA|controller|Add1~26 ),
	.shareout());
// synopsys translate_off
defparam \VGA|controller|Add1~25 .extended_lut = "off";
defparam \VGA|controller|Add1~25 .lut_mask = 64'h0000FFFF000000FF;
defparam \VGA|controller|Add1~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y16_N17
dffeas \VGA|controller|yCounter[5] (
	.clk(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.d(\VGA|controller|Add1~25_sumout ),
	.asdata(vcc),
	.clrn(\KEY[1]~input_o ),
	.aload(gnd),
	.sclr(\VGA|controller|always1~3_combout ),
	.sload(gnd),
	.ena(\VGA|controller|Equal0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|controller|yCounter [5]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|controller|yCounter[5] .is_wysiwyg = "true";
defparam \VGA|controller|yCounter[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y16_N18
cyclonev_lcell_comb \VGA|controller|Add1~21 (
// Equation(s):
// \VGA|controller|Add1~21_sumout  = SUM(( \VGA|controller|yCounter [6] ) + ( GND ) + ( \VGA|controller|Add1~26  ))
// \VGA|controller|Add1~22  = CARRY(( \VGA|controller|yCounter [6] ) + ( GND ) + ( \VGA|controller|Add1~26  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\VGA|controller|yCounter [6]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|controller|Add1~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|controller|Add1~21_sumout ),
	.cout(\VGA|controller|Add1~22 ),
	.shareout());
// synopsys translate_off
defparam \VGA|controller|Add1~21 .extended_lut = "off";
defparam \VGA|controller|Add1~21 .lut_mask = 64'h0000FFFF000000FF;
defparam \VGA|controller|Add1~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y16_N19
dffeas \VGA|controller|yCounter[6] (
	.clk(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.d(\VGA|controller|Add1~21_sumout ),
	.asdata(vcc),
	.clrn(\KEY[1]~input_o ),
	.aload(gnd),
	.sclr(\VGA|controller|always1~3_combout ),
	.sload(gnd),
	.ena(\VGA|controller|Equal0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|controller|yCounter [6]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|controller|yCounter[6] .is_wysiwyg = "true";
defparam \VGA|controller|yCounter[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y16_N21
cyclonev_lcell_comb \VGA|controller|Add1~17 (
// Equation(s):
// \VGA|controller|Add1~17_sumout  = SUM(( \VGA|controller|yCounter [7] ) + ( GND ) + ( \VGA|controller|Add1~22  ))
// \VGA|controller|Add1~18  = CARRY(( \VGA|controller|yCounter [7] ) + ( GND ) + ( \VGA|controller|Add1~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\VGA|controller|yCounter [7]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|controller|Add1~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|controller|Add1~17_sumout ),
	.cout(\VGA|controller|Add1~18 ),
	.shareout());
// synopsys translate_off
defparam \VGA|controller|Add1~17 .extended_lut = "off";
defparam \VGA|controller|Add1~17 .lut_mask = 64'h0000FFFF000000FF;
defparam \VGA|controller|Add1~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y16_N22
dffeas \VGA|controller|yCounter[7] (
	.clk(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.d(\VGA|controller|Add1~17_sumout ),
	.asdata(vcc),
	.clrn(\KEY[1]~input_o ),
	.aload(gnd),
	.sclr(\VGA|controller|always1~3_combout ),
	.sload(gnd),
	.ena(\VGA|controller|Equal0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|controller|yCounter [7]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|controller|yCounter[7] .is_wysiwyg = "true";
defparam \VGA|controller|yCounter[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y16_N24
cyclonev_lcell_comb \VGA|controller|Add1~13 (
// Equation(s):
// \VGA|controller|Add1~13_sumout  = SUM(( \VGA|controller|yCounter [8] ) + ( GND ) + ( \VGA|controller|Add1~18  ))
// \VGA|controller|Add1~14  = CARRY(( \VGA|controller|yCounter [8] ) + ( GND ) + ( \VGA|controller|Add1~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\VGA|controller|yCounter [8]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|controller|Add1~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|controller|Add1~13_sumout ),
	.cout(\VGA|controller|Add1~14 ),
	.shareout());
// synopsys translate_off
defparam \VGA|controller|Add1~13 .extended_lut = "off";
defparam \VGA|controller|Add1~13 .lut_mask = 64'h0000FFFF000000FF;
defparam \VGA|controller|Add1~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y16_N25
dffeas \VGA|controller|yCounter[8] (
	.clk(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.d(\VGA|controller|Add1~13_sumout ),
	.asdata(vcc),
	.clrn(\KEY[1]~input_o ),
	.aload(gnd),
	.sclr(\VGA|controller|always1~3_combout ),
	.sload(gnd),
	.ena(\VGA|controller|Equal0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|controller|yCounter [8]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|controller|yCounter[8] .is_wysiwyg = "true";
defparam \VGA|controller|yCounter[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y16_N27
cyclonev_lcell_comb \VGA|controller|Add1~1 (
// Equation(s):
// \VGA|controller|Add1~1_sumout  = SUM(( \VGA|controller|yCounter [9] ) + ( GND ) + ( \VGA|controller|Add1~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\VGA|controller|yCounter [9]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|controller|Add1~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|controller|Add1~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|controller|Add1~1 .extended_lut = "off";
defparam \VGA|controller|Add1~1 .lut_mask = 64'h0000FFFF000000FF;
defparam \VGA|controller|Add1~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y16_N28
dffeas \VGA|controller|yCounter[9] (
	.clk(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.d(\VGA|controller|Add1~1_sumout ),
	.asdata(vcc),
	.clrn(\KEY[1]~input_o ),
	.aload(gnd),
	.sclr(\VGA|controller|always1~3_combout ),
	.sload(gnd),
	.ena(\VGA|controller|Equal0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|controller|yCounter [9]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|controller|yCounter[9] .is_wysiwyg = "true";
defparam \VGA|controller|yCounter[9] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y16_N21
cyclonev_lcell_comb \VGA|controller|always1~0 (
// Equation(s):
// \VGA|controller|always1~0_combout  = ( \VGA|controller|yCounter [3] & ( (!\VGA|controller|yCounter [4] & \VGA|controller|yCounter [2]) ) )

	.dataa(gnd),
	.datab(!\VGA|controller|yCounter [4]),
	.datac(!\VGA|controller|yCounter [2]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\VGA|controller|yCounter [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|controller|always1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|controller|always1~0 .extended_lut = "off";
defparam \VGA|controller|always1~0 .lut_mask = 64'h000000000C0C0C0C;
defparam \VGA|controller|always1~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y16_N3
cyclonev_lcell_comb \VGA|controller|VGA_VS1~0 (
// Equation(s):
// \VGA|controller|VGA_VS1~0_combout  = ( \VGA|controller|yCounter [7] & ( (\VGA|controller|yCounter [6] & (\VGA|controller|yCounter [8] & \VGA|controller|yCounter [5])) ) )

	.dataa(!\VGA|controller|yCounter [6]),
	.datab(!\VGA|controller|yCounter [8]),
	.datac(!\VGA|controller|yCounter [5]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\VGA|controller|yCounter [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|controller|VGA_VS1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|controller|VGA_VS1~0 .extended_lut = "off";
defparam \VGA|controller|VGA_VS1~0 .lut_mask = 64'h0000000001010101;
defparam \VGA|controller|VGA_VS1~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y16_N6
cyclonev_lcell_comb \VGA|controller|VGA_VS1~1 (
// Equation(s):
// \VGA|controller|VGA_VS1~1_combout  = ( \VGA|controller|VGA_VS1~0_combout  & ( ((!\VGA|controller|always1~0_combout ) # (!\VGA|controller|yCounter [0] $ (\VGA|controller|yCounter [1]))) # (\VGA|controller|yCounter [9]) ) ) # ( 
// !\VGA|controller|VGA_VS1~0_combout  )

	.dataa(!\VGA|controller|yCounter [9]),
	.datab(!\VGA|controller|always1~0_combout ),
	.datac(!\VGA|controller|yCounter [0]),
	.datad(!\VGA|controller|yCounter [1]),
	.datae(gnd),
	.dataf(!\VGA|controller|VGA_VS1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|controller|VGA_VS1~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|controller|VGA_VS1~1 .extended_lut = "off";
defparam \VGA|controller|VGA_VS1~1 .lut_mask = 64'hFFFFFFFFFDDFFDDF;
defparam \VGA|controller|VGA_VS1~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y16_N7
dffeas \VGA|controller|VGA_VS1 (
	.clk(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.d(\VGA|controller|VGA_VS1~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|controller|VGA_VS1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|controller|VGA_VS1 .is_wysiwyg = "true";
defparam \VGA|controller|VGA_VS1 .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y16_N4
dffeas \VGA|controller|VGA_VS (
	.clk(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\VGA|controller|VGA_VS1~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|controller|VGA_VS~q ),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|controller|VGA_VS .is_wysiwyg = "true";
defparam \VGA|controller|VGA_VS .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y16_N21
cyclonev_lcell_comb \VGA|controller|VGA_BLANK1~0 (
// Equation(s):
// \VGA|controller|VGA_BLANK1~0_combout  = ( \VGA|controller|xCounter [9] & ( (!\VGA|controller|xCounter[7]~DUPLICATE_q  & (!\VGA|controller|xCounter [8] & (!\VGA|controller|yCounter [9] & !\VGA|controller|VGA_VS1~0_combout ))) ) ) # ( 
// !\VGA|controller|xCounter [9] & ( (!\VGA|controller|yCounter [9] & !\VGA|controller|VGA_VS1~0_combout ) ) )

	.dataa(!\VGA|controller|xCounter[7]~DUPLICATE_q ),
	.datab(!\VGA|controller|xCounter [8]),
	.datac(!\VGA|controller|yCounter [9]),
	.datad(!\VGA|controller|VGA_VS1~0_combout ),
	.datae(gnd),
	.dataf(!\VGA|controller|xCounter [9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|controller|VGA_BLANK1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|controller|VGA_BLANK1~0 .extended_lut = "off";
defparam \VGA|controller|VGA_BLANK1~0 .lut_mask = 64'hF000F00080008000;
defparam \VGA|controller|VGA_BLANK1~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y16_N23
dffeas \VGA|controller|VGA_BLANK1 (
	.clk(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.d(\VGA|controller|VGA_BLANK1~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|controller|VGA_BLANK1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|controller|VGA_BLANK1 .is_wysiwyg = "true";
defparam \VGA|controller|VGA_BLANK1 .power_up = "low";
// synopsys translate_on

// Location: FF_X33_Y16_N10
dffeas \VGA|controller|VGA_BLANK (
	.clk(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\VGA|controller|VGA_BLANK1~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|controller|VGA_BLANK~q ),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|controller|VGA_BLANK .is_wysiwyg = "true";
defparam \VGA|controller|VGA_BLANK .power_up = "low";
// synopsys translate_on

// Location: CLKCTRL_G5
cyclonev_clkena \CLOCK_50~inputCLKENA0 (
	.inclk(\CLOCK_50~input_o ),
	.ena(vcc),
	.outclk(\CLOCK_50~inputCLKENA0_outclk ),
	.enaout());
// synopsys translate_off
defparam \CLOCK_50~inputCLKENA0 .clock_type = "global clock";
defparam \CLOCK_50~inputCLKENA0 .disable_mode = "low";
defparam \CLOCK_50~inputCLKENA0 .ena_register_mode = "always enabled";
defparam \CLOCK_50~inputCLKENA0 .ena_register_power_up = "high";
defparam \CLOCK_50~inputCLKENA0 .test_syn = "high";
// synopsys translate_on

// Location: FF_X34_Y20_N52
dffeas \c0|c0|out[2] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\c0|c0|out~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\c0|c0|out [2]),
	.prn(vcc));
// synopsys translate_off
defparam \c0|c0|out[2] .is_wysiwyg = "true";
defparam \c0|c0|out[2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y20_N21
cyclonev_lcell_comb \c0|c0|out~2 (
// Equation(s):
// \c0|c0|out~2_combout  = (\c0|current_state.S_CYCLE_0~q  & !\c0|c0|out [0])

	.dataa(!\c0|current_state.S_CYCLE_0~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\c0|c0|out [0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\c0|c0|out~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \c0|c0|out~2 .extended_lut = "off";
defparam \c0|c0|out~2 .lut_mask = 64'h5500550055005500;
defparam \c0|c0|out~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y20_N22
dffeas \c0|c0|out[0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\c0|c0|out~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\c0|c0|out [0]),
	.prn(vcc));
// synopsys translate_off
defparam \c0|c0|out[0] .is_wysiwyg = "true";
defparam \c0|c0|out[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y20_N51
cyclonev_lcell_comb \c0|c0|out~1 (
// Equation(s):
// \c0|c0|out~1_combout  = ( \c0|c0|out [0] & ( (\c0|current_state.S_CYCLE_0~q  & (!\c0|c0|out [1] $ (!\c0|c0|out [2]))) ) ) # ( !\c0|c0|out [0] & ( (\c0|current_state.S_CYCLE_0~q  & \c0|c0|out [2]) ) )

	.dataa(!\c0|current_state.S_CYCLE_0~q ),
	.datab(!\c0|c0|out [1]),
	.datac(gnd),
	.datad(!\c0|c0|out [2]),
	.datae(gnd),
	.dataf(!\c0|c0|out [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\c0|c0|out~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \c0|c0|out~1 .extended_lut = "off";
defparam \c0|c0|out~1 .lut_mask = 64'h0055005511441144;
defparam \c0|c0|out~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y20_N53
dffeas \c0|c0|out[2]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\c0|c0|out~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\c0|c0|out[2]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \c0|c0|out[2]~DUPLICATE .is_wysiwyg = "true";
defparam \c0|c0|out[2]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y20_N48
cyclonev_lcell_comb \c0|c0|out~0 (
// Equation(s):
// \c0|c0|out~0_combout  = ( \c0|c0|out [0] & ( (\c0|current_state.S_CYCLE_0~q  & (!\c0|c0|out [3] $ (((!\c0|c0|out [1]) # (!\c0|c0|out[2]~DUPLICATE_q ))))) ) ) # ( !\c0|c0|out [0] & ( (\c0|current_state.S_CYCLE_0~q  & \c0|c0|out [3]) ) )

	.dataa(!\c0|current_state.S_CYCLE_0~q ),
	.datab(!\c0|c0|out [1]),
	.datac(!\c0|c0|out[2]~DUPLICATE_q ),
	.datad(!\c0|c0|out [3]),
	.datae(gnd),
	.dataf(!\c0|c0|out [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\c0|c0|out~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \c0|c0|out~0 .extended_lut = "off";
defparam \c0|c0|out~0 .lut_mask = 64'h0055005501540154;
defparam \c0|c0|out~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y20_N50
dffeas \c0|c0|out[3] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\c0|c0|out~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\c0|c0|out [3]),
	.prn(vcc));
// synopsys translate_off
defparam \c0|c0|out[3] .is_wysiwyg = "true";
defparam \c0|c0|out[3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y20_N15
cyclonev_lcell_comb \c0|current_state~10 (
// Equation(s):
// \c0|current_state~10_combout  = ( \c0|c0|out[2]~DUPLICATE_q  & ( (\c0|current_state.S_CYCLE_0~q  & ((!\c0|c0|out [3]) # ((!\c0|c0|out [0]) # (!\c0|c0|out [1])))) ) ) # ( !\c0|c0|out[2]~DUPLICATE_q  & ( \c0|current_state.S_CYCLE_0~q  ) )

	.dataa(!\c0|c0|out [3]),
	.datab(!\c0|c0|out [0]),
	.datac(!\c0|c0|out [1]),
	.datad(!\c0|current_state.S_CYCLE_0~q ),
	.datae(gnd),
	.dataf(!\c0|c0|out[2]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\c0|current_state~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \c0|current_state~10 .extended_lut = "off";
defparam \c0|current_state~10 .lut_mask = 64'h00FF00FF00FE00FE;
defparam \c0|current_state~10 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X40_Y0_N1
cyclonev_io_ibuf \KEY[2]~input (
	.i(KEY[2]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\KEY[2]~input_o ));
// synopsys translate_off
defparam \KEY[2]~input .bus_hold = "false";
defparam \KEY[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X50_Y0_N75
cyclonev_io_ibuf \KEY[3]~input (
	.i(KEY[3]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\KEY[3]~input_o ));
// synopsys translate_off
defparam \KEY[3]~input .bus_hold = "false";
defparam \KEY[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X38_Y0_N35
cyclonev_io_ibuf \SW[2]~input (
	.i(SW[2]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[2]~input_o ));
// synopsys translate_off
defparam \SW[2]~input .bus_hold = "false";
defparam \SW[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X38_Y0_N18
cyclonev_io_ibuf \SW[3]~input (
	.i(SW[3]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[3]~input_o ));
// synopsys translate_off
defparam \SW[3]~input .bus_hold = "false";
defparam \SW[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X38_Y0_N52
cyclonev_io_ibuf \SW[0]~input (
	.i(SW[0]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[0]~input_o ));
// synopsys translate_off
defparam \SW[0]~input .bus_hold = "false";
defparam \SW[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X89_Y23_N4
cyclonev_io_ibuf \SW[1]~input (
	.i(SW[1]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[1]~input_o ));
// synopsys translate_off
defparam \SW[1]~input .bus_hold = "false";
defparam \SW[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X40_Y23_N30
cyclonev_lcell_comb \c0|set (
// Equation(s):
// \c0|set~combout  = ( !\SW[0]~input_o  & ( !\SW[1]~input_o  & ( (\KEY[2]~input_o  & (\KEY[3]~input_o  & (!\SW[2]~input_o  & !\SW[3]~input_o ))) ) ) )

	.dataa(!\KEY[2]~input_o ),
	.datab(!\KEY[3]~input_o ),
	.datac(!\SW[2]~input_o ),
	.datad(!\SW[3]~input_o ),
	.datae(!\SW[0]~input_o ),
	.dataf(!\SW[1]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\c0|set~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \c0|set .extended_lut = "off";
defparam \c0|set .lut_mask = 64'h1000000000000000;
defparam \c0|set .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y21_N42
cyclonev_lcell_comb \c0|w0|out~1 (
// Equation(s):
// \c0|w0|out~1_combout  = ( \c0|w0|out [1] & ( \c0|current_state.S_LOAD_PRESET~q  & ( (!\c0|w0|out [0] & ((!\c0|w0|out [2]) # ((!\c0|w0|out [4]) # (!\c0|w0|out [3])))) ) ) ) # ( !\c0|w0|out [1] & ( \c0|current_state.S_LOAD_PRESET~q  & ( \c0|w0|out [0] ) ) )

	.dataa(!\c0|w0|out [2]),
	.datab(!\c0|w0|out [0]),
	.datac(!\c0|w0|out [4]),
	.datad(!\c0|w0|out [3]),
	.datae(!\c0|w0|out [1]),
	.dataf(!\c0|current_state.S_LOAD_PRESET~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\c0|w0|out~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \c0|w0|out~1 .extended_lut = "off";
defparam \c0|w0|out~1 .lut_mask = 64'h000000003333CCC8;
defparam \c0|w0|out~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y21_N44
dffeas \c0|w0|out[1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\c0|w0|out~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\c0|w0|out [1]),
	.prn(vcc));
// synopsys translate_off
defparam \c0|w0|out[1] .is_wysiwyg = "true";
defparam \c0|w0|out[1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y21_N0
cyclonev_lcell_comb \c0|w0|out~2 (
// Equation(s):
// \c0|w0|out~2_combout  = ( \c0|w0|out [4] & ( \c0|current_state.S_LOAD_PRESET~q  & ( (!\c0|w0|out [3]) # ((!\c0|w0|out [1]) # (!\c0|w0|out [2])) ) ) ) # ( !\c0|w0|out [4] & ( \c0|current_state.S_LOAD_PRESET~q  & ( (\c0|w0|out [3] & (\c0|w0|out [1] & 
// (\c0|w0|out [2] & \c0|w0|out [0]))) ) ) )

	.dataa(!\c0|w0|out [3]),
	.datab(!\c0|w0|out [1]),
	.datac(!\c0|w0|out [2]),
	.datad(!\c0|w0|out [0]),
	.datae(!\c0|w0|out [4]),
	.dataf(!\c0|current_state.S_LOAD_PRESET~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\c0|w0|out~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \c0|w0|out~2 .extended_lut = "off";
defparam \c0|w0|out~2 .lut_mask = 64'h000000000001FEFE;
defparam \c0|w0|out~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y21_N2
dffeas \c0|w0|out[4] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\c0|w0|out~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\c0|w0|out [4]),
	.prn(vcc));
// synopsys translate_off
defparam \c0|w0|out[4] .is_wysiwyg = "true";
defparam \c0|w0|out[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y21_N12
cyclonev_lcell_comb \c0|w0|out~3 (
// Equation(s):
// \c0|w0|out~3_combout  = ( \c0|w0|out [2] & ( \c0|w0|out [1] & ( (\c0|current_state.S_LOAD_PRESET~q  & (!\c0|w0|out [0] & ((!\c0|w0|out [3]) # (!\c0|w0|out [4])))) ) ) ) # ( !\c0|w0|out [2] & ( \c0|w0|out [1] & ( (\c0|current_state.S_LOAD_PRESET~q  & 
// \c0|w0|out [0]) ) ) ) # ( \c0|w0|out [2] & ( !\c0|w0|out [1] & ( \c0|current_state.S_LOAD_PRESET~q  ) ) )

	.dataa(!\c0|current_state.S_LOAD_PRESET~q ),
	.datab(!\c0|w0|out [3]),
	.datac(!\c0|w0|out [4]),
	.datad(!\c0|w0|out [0]),
	.datae(!\c0|w0|out [2]),
	.dataf(!\c0|w0|out [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\c0|w0|out~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \c0|w0|out~3 .extended_lut = "off";
defparam \c0|w0|out~3 .lut_mask = 64'h0000555500555400;
defparam \c0|w0|out~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y21_N14
dffeas \c0|w0|out[2] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\c0|w0|out~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\c0|w0|out [2]),
	.prn(vcc));
// synopsys translate_off
defparam \c0|w0|out[2] .is_wysiwyg = "true";
defparam \c0|w0|out[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y21_N30
cyclonev_lcell_comb \c0|w0|out~4 (
// Equation(s):
// \c0|w0|out~4_combout  = ( \c0|w0|out [3] & ( \c0|w0|out [1] & ( (\c0|current_state.S_LOAD_PRESET~q  & ((!\c0|w0|out [2]) # ((!\c0|w0|out [4] & !\c0|w0|out [0])))) ) ) ) # ( !\c0|w0|out [3] & ( \c0|w0|out [1] & ( (\c0|current_state.S_LOAD_PRESET~q  & 
// (\c0|w0|out [2] & \c0|w0|out [0])) ) ) ) # ( \c0|w0|out [3] & ( !\c0|w0|out [1] & ( \c0|current_state.S_LOAD_PRESET~q  ) ) )

	.dataa(!\c0|current_state.S_LOAD_PRESET~q ),
	.datab(!\c0|w0|out [2]),
	.datac(!\c0|w0|out [4]),
	.datad(!\c0|w0|out [0]),
	.datae(!\c0|w0|out [3]),
	.dataf(!\c0|w0|out [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\c0|w0|out~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \c0|w0|out~4 .extended_lut = "off";
defparam \c0|w0|out~4 .lut_mask = 64'h0000555500115444;
defparam \c0|w0|out~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y21_N32
dffeas \c0|w0|out[3] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\c0|w0|out~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\c0|w0|out [3]),
	.prn(vcc));
// synopsys translate_off
defparam \c0|w0|out[3] .is_wysiwyg = "true";
defparam \c0|w0|out[3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y21_N12
cyclonev_lcell_comb \c0|w0|out~0 (
// Equation(s):
// \c0|w0|out~0_combout  = ( !\c0|w0|out [0] & ( \c0|current_state.S_LOAD_PRESET~q  & ( (!\c0|w0|out [3]) # ((!\c0|w0|out [2]) # ((!\c0|w0|out [4]) # (!\c0|w0|out [1]))) ) ) )

	.dataa(!\c0|w0|out [3]),
	.datab(!\c0|w0|out [2]),
	.datac(!\c0|w0|out [4]),
	.datad(!\c0|w0|out [1]),
	.datae(!\c0|w0|out [0]),
	.dataf(!\c0|current_state.S_LOAD_PRESET~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\c0|w0|out~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \c0|w0|out~0 .extended_lut = "off";
defparam \c0|w0|out~0 .lut_mask = 64'h00000000FFFE0000;
defparam \c0|w0|out~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y21_N14
dffeas \c0|w0|out[0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\c0|w0|out~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\c0|w0|out [0]),
	.prn(vcc));
// synopsys translate_off
defparam \c0|w0|out[0] .is_wysiwyg = "true";
defparam \c0|w0|out[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X39_Y21_N15
cyclonev_lcell_comb \c0|Equal0~0 (
// Equation(s):
// \c0|Equal0~0_combout  = ( \c0|w0|out [3] & ( (!\c0|w0|out [0] & (\c0|w0|out [4] & (\c0|w0|out [1] & \c0|w0|out [2]))) ) )

	.dataa(!\c0|w0|out [0]),
	.datab(!\c0|w0|out [4]),
	.datac(!\c0|w0|out [1]),
	.datad(!\c0|w0|out [2]),
	.datae(gnd),
	.dataf(!\c0|w0|out [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\c0|Equal0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \c0|Equal0~0 .extended_lut = "off";
defparam \c0|Equal0~0 .lut_mask = 64'h0000000000020002;
defparam \c0|Equal0~0 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X32_Y0_N18
cyclonev_io_ibuf \KEY[0]~input (
	.i(KEY[0]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\KEY[0]~input_o ));
// synopsys translate_off
defparam \KEY[0]~input .bus_hold = "false";
defparam \KEY[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X33_Y21_N27
cyclonev_lcell_comb \c0|Selector2~0 (
// Equation(s):
// \c0|Selector2~0_combout  = ( !\c0|current_state.S_LOAD_REG~q  & ( \KEY[0]~input_o  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\KEY[0]~input_o ),
	.datae(gnd),
	.dataf(!\c0|current_state.S_LOAD_REG~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\c0|Selector2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \c0|Selector2~0 .extended_lut = "off";
defparam \c0|Selector2~0 .lut_mask = 64'h00FF00FF00000000;
defparam \c0|Selector2~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y21_N3
cyclonev_lcell_comb \c0|Selector2~1 (
// Equation(s):
// \c0|Selector2~1_combout  = ( \c0|current_state.S_LOAD_PRESET~q  & ( (!\c0|Equal0~0_combout ) # ((!\c0|set~combout  & \c0|Selector2~0_combout )) ) ) # ( !\c0|current_state.S_LOAD_PRESET~q  & ( (!\c0|set~combout  & \c0|Selector2~0_combout ) ) )

	.dataa(!\c0|set~combout ),
	.datab(gnd),
	.datac(!\c0|Equal0~0_combout ),
	.datad(!\c0|Selector2~0_combout ),
	.datae(gnd),
	.dataf(!\c0|current_state.S_LOAD_PRESET~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\c0|Selector2~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \c0|Selector2~1 .extended_lut = "off";
defparam \c0|Selector2~1 .lut_mask = 64'h00AA00AAF0FAF0FA;
defparam \c0|Selector2~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y21_N29
dffeas \c0|current_state.S_LOAD_PRESET (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\c0|Selector2~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[1]~input_o ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\c0|current_state.S_LOAD_PRESET~q ),
	.prn(vcc));
// synopsys translate_off
defparam \c0|current_state.S_LOAD_PRESET .is_wysiwyg = "true";
defparam \c0|current_state.S_LOAD_PRESET .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y21_N36
cyclonev_lcell_comb \c0|WideOr18~0 (
// Equation(s):
// \c0|WideOr18~0_combout  = ( \c0|current_state.S_LOAD_PRESET~q  & ( \c0|current_state.S_LOAD_REG~q  ) ) # ( \c0|current_state.S_LOAD_PRESET~q  & ( !\c0|current_state.S_LOAD_REG~q  ) ) # ( !\c0|current_state.S_LOAD_PRESET~q  & ( 
// !\c0|current_state.S_LOAD_REG~q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\c0|current_state.S_LOAD_PRESET~q ),
	.dataf(!\c0|current_state.S_LOAD_REG~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\c0|WideOr18~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \c0|WideOr18~0 .extended_lut = "off";
defparam \c0|WideOr18~0 .lut_mask = 64'hFFFFFFFF0000FFFF;
defparam \c0|WideOr18~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y21_N6
cyclonev_lcell_comb \c0|check_set (
// Equation(s):
// \c0|check_set~combout  = ( \c0|WideOr18~0_combout  & ( \c0|current_state.S_LOAD_PRESET~q  ) ) # ( !\c0|WideOr18~0_combout  & ( \c0|current_state.S_LOAD_PRESET~q  & ( \c0|check_set~combout  ) ) ) # ( !\c0|WideOr18~0_combout  & ( 
// !\c0|current_state.S_LOAD_PRESET~q  & ( \c0|check_set~combout  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\c0|check_set~combout ),
	.datae(!\c0|WideOr18~0_combout ),
	.dataf(!\c0|current_state.S_LOAD_PRESET~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\c0|check_set~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \c0|check_set .extended_lut = "off";
defparam \c0|check_set .lut_mask = 64'h00FF000000FFFFFF;
defparam \c0|check_set .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y21_N54
cyclonev_lcell_comb \c0|current_state~16 (
// Equation(s):
// \c0|current_state~16_combout  = ( !\c0|Equal2~0_combout  & ( \c0|check_set~combout  & ( (\c0|current_state.S_LOGIC~q  & (!\c0|current_state~10_combout  & \KEY[1]~input_o )) ) ) ) # ( \c0|Equal2~0_combout  & ( !\c0|check_set~combout  & ( 
// (\c0|current_state~15_combout  & (!\c0|current_state~10_combout  & \KEY[1]~input_o )) ) ) ) # ( !\c0|Equal2~0_combout  & ( !\c0|check_set~combout  & ( (!\c0|current_state~10_combout  & (\KEY[1]~input_o  & ((\c0|current_state.S_LOGIC~q ) # 
// (\c0|current_state~15_combout )))) ) ) )

	.dataa(!\c0|current_state~15_combout ),
	.datab(!\c0|current_state.S_LOGIC~q ),
	.datac(!\c0|current_state~10_combout ),
	.datad(!\KEY[1]~input_o ),
	.datae(!\c0|Equal2~0_combout ),
	.dataf(!\c0|check_set~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\c0|current_state~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \c0|current_state~16 .extended_lut = "off";
defparam \c0|current_state~16 .lut_mask = 64'h0070005000300000;
defparam \c0|current_state~16 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y22_N5
dffeas \c0|current_state.S_LOGIC (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\c0|current_state~16_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\c0|current_state.S_LOGIC~q ),
	.prn(vcc));
// synopsys translate_off
defparam \c0|current_state.S_LOGIC .is_wysiwyg = "true";
defparam \c0|current_state.S_LOGIC .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y20_N36
cyclonev_lcell_comb \c0|logic_1|out~0 (
// Equation(s):
// \c0|logic_1|out~0_combout  = ( !\c0|logic_1|out [0] & ( !\c0|current_state.S_LOGIC~q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\c0|current_state.S_LOGIC~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\c0|logic_1|out [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\c0|logic_1|out~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \c0|logic_1|out~0 .extended_lut = "off";
defparam \c0|logic_1|out~0 .lut_mask = 64'hF0F0F0F000000000;
defparam \c0|logic_1|out~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y21_N54
cyclonev_lcell_comb \c0|current_state~18 (
// Equation(s):
// \c0|current_state~18_combout  = ( \c0|current_state.S_LOAD_REG~q  & ( (!\KEY[0]~input_o  & (\KEY[1]~input_o  & \c0|current_state.S_LOAD_REG_WAIT~q )) ) ) # ( !\c0|current_state.S_LOAD_REG~q  & ( (!\KEY[0]~input_o  & \KEY[1]~input_o ) ) )

	.dataa(!\KEY[0]~input_o ),
	.datab(gnd),
	.datac(!\KEY[1]~input_o ),
	.datad(!\c0|current_state.S_LOAD_REG_WAIT~q ),
	.datae(gnd),
	.dataf(!\c0|current_state.S_LOAD_REG~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\c0|current_state~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \c0|current_state~18 .extended_lut = "off";
defparam \c0|current_state~18 .lut_mask = 64'h0A0A0A0A000A000A;
defparam \c0|current_state~18 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y21_N56
dffeas \c0|current_state.S_LOAD_REG_WAIT (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\c0|current_state~18_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\c0|current_state.S_LOAD_REG_WAIT~q ),
	.prn(vcc));
// synopsys translate_off
defparam \c0|current_state.S_LOAD_REG_WAIT .is_wysiwyg = "true";
defparam \c0|current_state.S_LOAD_REG_WAIT .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y21_N57
cyclonev_lcell_comb \c0|current_state~13 (
// Equation(s):
// \c0|current_state~13_combout  = (\KEY[0]~input_o  & \c0|current_state.S_LOAD_REG_WAIT~q )

	.dataa(!\KEY[0]~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\c0|current_state.S_LOAD_REG_WAIT~q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\c0|current_state~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \c0|current_state~13 .extended_lut = "off";
defparam \c0|current_state~13 .lut_mask = 64'h0055005500550055;
defparam \c0|current_state~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y19_N55
dffeas \c0|c1|out[1]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\c0|c1|out~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\c0|c1|out[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\c0|c1|out[1]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \c0|c1|out[1]~DUPLICATE .is_wysiwyg = "true";
defparam \c0|c1|out[1]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y19_N44
dffeas \c0|c1|out[4] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\c0|c1|out~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\c0|c1|out[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\c0|c1|out [4]),
	.prn(vcc));
// synopsys translate_off
defparam \c0|c1|out[4] .is_wysiwyg = "true";
defparam \c0|c1|out[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y19_N42
cyclonev_lcell_comb \c0|c1|out~0 (
// Equation(s):
// \c0|c1|out~0_combout  = ( \c0|c1|out [4] & ( \c0|c1|out [3] & ( (\c0|current_state.S_LOAD_REG~q  & ((!\c0|c1|out [1]) # (!\c0|c1|out [2]))) ) ) ) # ( !\c0|c1|out [4] & ( \c0|c1|out [3] & ( (\c0|c1|out [1] & (\c0|c1|out [2] & (\c0|c1|out [0] & 
// \c0|current_state.S_LOAD_REG~q ))) ) ) ) # ( \c0|c1|out [4] & ( !\c0|c1|out [3] & ( \c0|current_state.S_LOAD_REG~q  ) ) )

	.dataa(!\c0|c1|out [1]),
	.datab(!\c0|c1|out [2]),
	.datac(!\c0|c1|out [0]),
	.datad(!\c0|current_state.S_LOAD_REG~q ),
	.datae(!\c0|c1|out [4]),
	.dataf(!\c0|c1|out [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\c0|c1|out~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \c0|c1|out~0 .extended_lut = "off";
defparam \c0|c1|out~0 .lut_mask = 64'h000000FF000100EE;
defparam \c0|c1|out~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y19_N43
dffeas \c0|c1|out[4]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\c0|c1|out~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\c0|c1|out[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\c0|c1|out[4]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \c0|c1|out[4]~DUPLICATE .is_wysiwyg = "true";
defparam \c0|c1|out[4]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y19_N36
cyclonev_lcell_comb \c0|current_state~12 (
// Equation(s):
// \c0|current_state~12_combout  = ( \c0|c1|out[4]~DUPLICATE_q  & ( \c0|c1|out [2] & ( (\c0|current_state.S_CYCLE_0~q  & ((!\c0|c1|out[1]~DUPLICATE_q ) # ((!\c0|c1|out [3]) # (\c0|c1|out[0]~DUPLICATE_q )))) ) ) ) # ( !\c0|c1|out[4]~DUPLICATE_q  & ( 
// \c0|c1|out [2] & ( \c0|current_state.S_CYCLE_0~q  ) ) ) # ( \c0|c1|out[4]~DUPLICATE_q  & ( !\c0|c1|out [2] & ( \c0|current_state.S_CYCLE_0~q  ) ) ) # ( !\c0|c1|out[4]~DUPLICATE_q  & ( !\c0|c1|out [2] & ( \c0|current_state.S_CYCLE_0~q  ) ) )

	.dataa(!\c0|c1|out[1]~DUPLICATE_q ),
	.datab(!\c0|c1|out [3]),
	.datac(!\c0|current_state.S_CYCLE_0~q ),
	.datad(!\c0|c1|out[0]~DUPLICATE_q ),
	.datae(!\c0|c1|out[4]~DUPLICATE_q ),
	.dataf(!\c0|c1|out [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\c0|current_state~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \c0|current_state~12 .extended_lut = "off";
defparam \c0|current_state~12 .lut_mask = 64'h0F0F0F0F0F0F0E0F;
defparam \c0|current_state~12 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y21_N24
cyclonev_lcell_comb \c0|current_state~14 (
// Equation(s):
// \c0|current_state~14_combout  = ( \c0|current_state~12_combout  & ( \c0|current_state.S_LOAD_PRESET~q  & ( (\KEY[1]~input_o  & !\c0|current_state~10_combout ) ) ) ) # ( !\c0|current_state~12_combout  & ( \c0|current_state.S_LOAD_PRESET~q  & ( 
// (\KEY[1]~input_o  & (!\c0|current_state~10_combout  & ((\c0|current_state~13_combout ) # (\c0|Equal0~0_combout )))) ) ) ) # ( \c0|current_state~12_combout  & ( !\c0|current_state.S_LOAD_PRESET~q  & ( (\KEY[1]~input_o  & !\c0|current_state~10_combout ) ) ) 
// ) # ( !\c0|current_state~12_combout  & ( !\c0|current_state.S_LOAD_PRESET~q  & ( (\KEY[1]~input_o  & (!\c0|current_state~10_combout  & \c0|current_state~13_combout )) ) ) )

	.dataa(!\c0|Equal0~0_combout ),
	.datab(!\KEY[1]~input_o ),
	.datac(!\c0|current_state~10_combout ),
	.datad(!\c0|current_state~13_combout ),
	.datae(!\c0|current_state~12_combout ),
	.dataf(!\c0|current_state.S_LOAD_PRESET~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\c0|current_state~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \c0|current_state~14 .extended_lut = "off";
defparam \c0|current_state~14 .lut_mask = 64'h0030303010303030;
defparam \c0|current_state~14 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y21_N26
dffeas \c0|current_state.S_LOAD_XYC (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\c0|current_state~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\c0|current_state.S_LOAD_XYC~q ),
	.prn(vcc));
// synopsys translate_off
defparam \c0|current_state.S_LOAD_XYC .is_wysiwyg = "true";
defparam \c0|current_state.S_LOAD_XYC .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y20_N30
cyclonev_lcell_comb \c0|WideOr19 (
// Equation(s):
// \c0|WideOr19~combout  = ( !\c0|current_state.S_LOAD_REG_WAIT~q  & ( (!\c0|current_state.S_LOAD_XYC~q  & \c0|current_state.S_LOAD_REG~q ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\c0|current_state.S_LOAD_XYC~q ),
	.datad(!\c0|current_state.S_LOAD_REG~q ),
	.datae(gnd),
	.dataf(!\c0|current_state.S_LOAD_REG_WAIT~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\c0|WideOr19~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \c0|WideOr19 .extended_lut = "off";
defparam \c0|WideOr19 .lut_mask = 64'h00F000F000000000;
defparam \c0|WideOr19 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y20_N26
dffeas \c0|logic_1|out[0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\c0|logic_1|out~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\c0|WideOr19~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\c0|logic_1|out [0]),
	.prn(vcc));
// synopsys translate_off
defparam \c0|logic_1|out[0] .is_wysiwyg = "true";
defparam \c0|logic_1|out[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y24_N21
cyclonev_lcell_comb \c0|logic_1|out~1 (
// Equation(s):
// \c0|logic_1|out~1_combout  = (!\c0|current_state.S_LOGIC~q  & (!\c0|logic_1|out [0] $ (!\c0|logic_1|out [1])))

	.dataa(gnd),
	.datab(!\c0|logic_1|out [0]),
	.datac(!\c0|logic_1|out [1]),
	.datad(!\c0|current_state.S_LOGIC~q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\c0|logic_1|out~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \c0|logic_1|out~1 .extended_lut = "off";
defparam \c0|logic_1|out~1 .lut_mask = 64'h3C003C003C003C00;
defparam \c0|logic_1|out~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y20_N29
dffeas \c0|logic_1|out[1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\c0|logic_1|out~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\c0|WideOr19~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\c0|logic_1|out [1]),
	.prn(vcc));
// synopsys translate_off
defparam \c0|logic_1|out[1] .is_wysiwyg = "true";
defparam \c0|logic_1|out[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y20_N0
cyclonev_lcell_comb \c0|logic_1|out~2 (
// Equation(s):
// \c0|logic_1|out~2_combout  = ( \c0|logic_1|out [0] & ( (!\c0|current_state.S_LOGIC~q  & (!\c0|logic_1|out [1] $ (!\c0|logic_1|out [2]))) ) ) # ( !\c0|logic_1|out [0] & ( (!\c0|current_state.S_LOGIC~q  & \c0|logic_1|out [2]) ) )

	.dataa(!\c0|current_state.S_LOGIC~q ),
	.datab(gnd),
	.datac(!\c0|logic_1|out [1]),
	.datad(!\c0|logic_1|out [2]),
	.datae(gnd),
	.dataf(!\c0|logic_1|out [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\c0|logic_1|out~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \c0|logic_1|out~2 .extended_lut = "off";
defparam \c0|logic_1|out~2 .lut_mask = 64'h00AA00AA0AA00AA0;
defparam \c0|logic_1|out~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y20_N2
dffeas \c0|logic_1|out[2] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\c0|logic_1|out~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\c0|WideOr19~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\c0|logic_1|out [2]),
	.prn(vcc));
// synopsys translate_off
defparam \c0|logic_1|out[2] .is_wysiwyg = "true";
defparam \c0|logic_1|out[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y24_N6
cyclonev_lcell_comb \c0|logic_1|out~3 (
// Equation(s):
// \c0|logic_1|out~3_combout  = ( \c0|logic_1|out [3] & ( \c0|logic_1|out [0] & ( (!\c0|current_state.S_LOGIC~q  & ((!\c0|logic_1|out [2]) # (!\c0|logic_1|out [1]))) ) ) ) # ( !\c0|logic_1|out [3] & ( \c0|logic_1|out [0] & ( (!\c0|current_state.S_LOGIC~q  & 
// (\c0|logic_1|out [2] & \c0|logic_1|out [1])) ) ) ) # ( \c0|logic_1|out [3] & ( !\c0|logic_1|out [0] & ( !\c0|current_state.S_LOGIC~q  ) ) )

	.dataa(!\c0|current_state.S_LOGIC~q ),
	.datab(!\c0|logic_1|out [2]),
	.datac(gnd),
	.datad(!\c0|logic_1|out [1]),
	.datae(!\c0|logic_1|out [3]),
	.dataf(!\c0|logic_1|out [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\c0|logic_1|out~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \c0|logic_1|out~3 .extended_lut = "off";
defparam \c0|logic_1|out~3 .lut_mask = 64'h0000AAAA0022AA88;
defparam \c0|logic_1|out~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y24_N8
dffeas \c0|logic_1|out[3] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\c0|logic_1|out~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\c0|WideOr19~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\c0|logic_1|out [3]),
	.prn(vcc));
// synopsys translate_off
defparam \c0|logic_1|out[3] .is_wysiwyg = "true";
defparam \c0|logic_1|out[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y24_N12
cyclonev_lcell_comb \c0|Equal2~0 (
// Equation(s):
// \c0|Equal2~0_combout  = ( \c0|logic_1|out [3] & ( (!\c0|logic_1|out [0] & (!\c0|logic_1|out [2] & !\c0|logic_1|out [1])) ) )

	.dataa(!\c0|logic_1|out [0]),
	.datab(!\c0|logic_1|out [2]),
	.datac(gnd),
	.datad(!\c0|logic_1|out [1]),
	.datae(gnd),
	.dataf(!\c0|logic_1|out [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\c0|Equal2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \c0|Equal2~0 .extended_lut = "off";
defparam \c0|Equal2~0 .lut_mask = 64'h0000000088008800;
defparam \c0|Equal2~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y21_N24
cyclonev_lcell_comb \c0|current_state~11 (
// Equation(s):
// \c0|current_state~11_combout  = ( \c0|current_state~10_combout  & ( (!\c0|current_state.S_LOAD_XYC~q  & (\KEY[1]~input_o  & ((!\c0|Equal2~0_combout ) # (!\c0|current_state.S_LOGIC~q )))) ) ) # ( !\c0|current_state~10_combout  & ( (\KEY[1]~input_o  & 
// (((\c0|Equal2~0_combout  & \c0|current_state.S_LOGIC~q )) # (\c0|current_state.S_LOAD_XYC~q ))) ) )

	.dataa(!\c0|Equal2~0_combout ),
	.datab(!\c0|current_state.S_LOAD_XYC~q ),
	.datac(!\KEY[1]~input_o ),
	.datad(!\c0|current_state.S_LOGIC~q ),
	.datae(gnd),
	.dataf(!\c0|current_state~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\c0|current_state~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \c0|current_state~11 .extended_lut = "off";
defparam \c0|current_state~11 .lut_mask = 64'h030703070C080C08;
defparam \c0|current_state~11 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y21_N26
dffeas \c0|current_state.S_CYCLE_0 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\c0|current_state~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\c0|current_state.S_CYCLE_0~q ),
	.prn(vcc));
// synopsys translate_off
defparam \c0|current_state.S_CYCLE_0 .is_wysiwyg = "true";
defparam \c0|current_state.S_CYCLE_0 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y20_N18
cyclonev_lcell_comb \c0|c0|out~3 (
// Equation(s):
// \c0|c0|out~3_combout  = ( \c0|c0|out [0] & ( (\c0|current_state.S_CYCLE_0~q  & !\c0|c0|out [1]) ) ) # ( !\c0|c0|out [0] & ( (\c0|current_state.S_CYCLE_0~q  & \c0|c0|out [1]) ) )

	.dataa(!\c0|current_state.S_CYCLE_0~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\c0|c0|out [1]),
	.datae(gnd),
	.dataf(!\c0|c0|out [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\c0|c0|out~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \c0|c0|out~3 .extended_lut = "off";
defparam \c0|c0|out~3 .lut_mask = 64'h0055005555005500;
defparam \c0|c0|out~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y20_N20
dffeas \c0|c0|out[1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\c0|c0|out~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\c0|c0|out [1]),
	.prn(vcc));
// synopsys translate_off
defparam \c0|c0|out[1] .is_wysiwyg = "true";
defparam \c0|c0|out[1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y20_N3
cyclonev_lcell_comb \c0|c2|out[1]~1 (
// Equation(s):
// \c0|c2|out[1]~1_combout  = ( \c0|c0|out [3] & ( (!\c0|current_state.S_LOAD_REG~q ) # ((\c0|c0|out [1] & (\c0|c0|out [0] & \c0|c0|out [2]))) ) ) # ( !\c0|c0|out [3] & ( !\c0|current_state.S_LOAD_REG~q  ) )

	.dataa(!\c0|c0|out [1]),
	.datab(!\c0|current_state.S_LOAD_REG~q ),
	.datac(!\c0|c0|out [0]),
	.datad(!\c0|c0|out [2]),
	.datae(gnd),
	.dataf(!\c0|c0|out [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\c0|c2|out[1]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \c0|c2|out[1]~1 .extended_lut = "off";
defparam \c0|c2|out[1]~1 .lut_mask = 64'hCCCCCCCCCCCDCCCD;
defparam \c0|c2|out[1]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y20_N29
dffeas \c0|c2|out[0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\c0|c2|out~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\c0|c2|out[1]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\c0|c2|out [0]),
	.prn(vcc));
// synopsys translate_off
defparam \c0|c2|out[0] .is_wysiwyg = "true";
defparam \c0|c2|out[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y20_N27
cyclonev_lcell_comb \c0|c2|out~5 (
// Equation(s):
// \c0|c2|out~5_combout  = ( \c0|current_state.S_LOAD_REG~q  & ( !\c0|c2|out [0] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\c0|c2|out [0]),
	.datae(gnd),
	.dataf(!\c0|current_state.S_LOAD_REG~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\c0|c2|out~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \c0|c2|out~5 .extended_lut = "off";
defparam \c0|c2|out~5 .lut_mask = 64'h00000000FF00FF00;
defparam \c0|c2|out~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y20_N28
dffeas \c0|c2|out[0]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\c0|c2|out~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\c0|c2|out[1]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\c0|c2|out[0]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \c0|c2|out[0]~DUPLICATE .is_wysiwyg = "true";
defparam \c0|c2|out[0]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y20_N9
cyclonev_lcell_comb \c0|c2|out~6 (
// Equation(s):
// \c0|c2|out~6_combout  = ( \c0|c2|out[0]~DUPLICATE_q  & ( (\c0|current_state.S_LOAD_REG~q  & !\c0|c2|out [1]) ) ) # ( !\c0|c2|out[0]~DUPLICATE_q  & ( (\c0|current_state.S_LOAD_REG~q  & \c0|c2|out [1]) ) )

	.dataa(gnd),
	.datab(!\c0|current_state.S_LOAD_REG~q ),
	.datac(gnd),
	.datad(!\c0|c2|out [1]),
	.datae(gnd),
	.dataf(!\c0|c2|out[0]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\c0|c2|out~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \c0|c2|out~6 .extended_lut = "off";
defparam \c0|c2|out~6 .lut_mask = 64'h0033003333003300;
defparam \c0|c2|out~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y20_N10
dffeas \c0|c2|out[1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\c0|c2|out~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\c0|c2|out[1]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\c0|c2|out [1]),
	.prn(vcc));
// synopsys translate_off
defparam \c0|c2|out[1] .is_wysiwyg = "true";
defparam \c0|c2|out[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y20_N8
dffeas \c0|c2|out[2] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\c0|c2|out~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\c0|c2|out[1]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\c0|c2|out [2]),
	.prn(vcc));
// synopsys translate_off
defparam \c0|c2|out[2] .is_wysiwyg = "true";
defparam \c0|c2|out[2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y20_N6
cyclonev_lcell_comb \c0|c2|out~4 (
// Equation(s):
// \c0|c2|out~4_combout  = ( \c0|c2|out [1] & ( (\c0|current_state.S_LOAD_REG~q  & (!\c0|c2|out [0] $ (!\c0|c2|out [2]))) ) ) # ( !\c0|c2|out [1] & ( (\c0|current_state.S_LOAD_REG~q  & \c0|c2|out [2]) ) )

	.dataa(gnd),
	.datab(!\c0|current_state.S_LOAD_REG~q ),
	.datac(!\c0|c2|out [0]),
	.datad(!\c0|c2|out [2]),
	.datae(gnd),
	.dataf(!\c0|c2|out [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\c0|c2|out~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \c0|c2|out~4 .extended_lut = "off";
defparam \c0|c2|out~4 .lut_mask = 64'h0033003303300330;
defparam \c0|c2|out~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y20_N7
dffeas \c0|c2|out[2]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\c0|c2|out~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\c0|c2|out[1]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\c0|c2|out[2]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \c0|c2|out[2]~DUPLICATE .is_wysiwyg = "true";
defparam \c0|c2|out[2]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y21_N45
cyclonev_lcell_comb \c0|c2|Equal0~0 (
// Equation(s):
// \c0|c2|Equal0~0_combout  = ( \c0|c2|out[2]~DUPLICATE_q  & ( \c0|c2|out[0]~DUPLICATE_q  & ( \c0|c2|out [1] ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\c0|c2|out [1]),
	.datad(gnd),
	.datae(!\c0|c2|out[2]~DUPLICATE_q ),
	.dataf(!\c0|c2|out[0]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\c0|c2|Equal0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \c0|c2|Equal0~0 .extended_lut = "off";
defparam \c0|c2|Equal0~0 .lut_mask = 64'h0000000000000F0F;
defparam \c0|c2|Equal0~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y20_N42
cyclonev_lcell_comb \c0|c2|out~3 (
// Equation(s):
// \c0|c2|out~3_combout  = ( \c0|current_state.S_LOAD_REG~q  & ( (!\c0|c2|Equal0~0_combout  & ((\c0|c2|out [3]))) # (\c0|c2|Equal0~0_combout  & (!\c0|c2|Equal0~1_combout  & !\c0|c2|out [3])) ) )

	.dataa(!\c0|c2|Equal0~0_combout ),
	.datab(!\c0|c2|Equal0~1_combout ),
	.datac(gnd),
	.datad(!\c0|c2|out [3]),
	.datae(gnd),
	.dataf(!\c0|current_state.S_LOAD_REG~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\c0|c2|out~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \c0|c2|out~3 .extended_lut = "off";
defparam \c0|c2|out~3 .lut_mask = 64'h0000000044AA44AA;
defparam \c0|c2|out~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y20_N43
dffeas \c0|c2|out[3] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\c0|c2|out~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\c0|c2|out[1]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\c0|c2|out [3]),
	.prn(vcc));
// synopsys translate_off
defparam \c0|c2|out[3] .is_wysiwyg = "true";
defparam \c0|c2|out[3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y20_N0
cyclonev_lcell_comb \c0|c2|out~2 (
// Equation(s):
// \c0|c2|out~2_combout  = ( \c0|c2|out [3] & ( (\c0|current_state.S_LOAD_REG~q  & (!\c0|c2|Equal0~0_combout  $ (!\c0|c2|out [4]))) ) ) # ( !\c0|c2|out [3] & ( (\c0|current_state.S_LOAD_REG~q  & \c0|c2|out [4]) ) )

	.dataa(gnd),
	.datab(!\c0|current_state.S_LOAD_REG~q ),
	.datac(!\c0|c2|Equal0~0_combout ),
	.datad(!\c0|c2|out [4]),
	.datae(gnd),
	.dataf(!\c0|c2|out [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\c0|c2|out~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \c0|c2|out~2 .extended_lut = "off";
defparam \c0|c2|out~2 .lut_mask = 64'h0033003303300330;
defparam \c0|c2|out~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y20_N2
dffeas \c0|c2|out[4] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\c0|c2|out~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\c0|c2|out[1]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\c0|c2|out [4]),
	.prn(vcc));
// synopsys translate_off
defparam \c0|c2|out[4] .is_wysiwyg = "true";
defparam \c0|c2|out[4] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y20_N54
cyclonev_lcell_comb \c0|c2|out~0 (
// Equation(s):
// \c0|c2|out~0_combout  = ( \c0|c2|out [3] & ( (\c0|current_state.S_LOAD_REG~q  & (!\c0|c2|out [5] $ (((!\c0|c2|out [4]) # (!\c0|c2|Equal0~0_combout ))))) ) ) # ( !\c0|c2|out [3] & ( (\c0|current_state.S_LOAD_REG~q  & (\c0|c2|out [5] & 
// ((!\c0|c2|Equal0~0_combout ) # (\c0|c2|out [4])))) ) )

	.dataa(!\c0|c2|out [4]),
	.datab(!\c0|current_state.S_LOAD_REG~q ),
	.datac(!\c0|c2|Equal0~0_combout ),
	.datad(!\c0|c2|out [5]),
	.datae(gnd),
	.dataf(!\c0|c2|out [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\c0|c2|out~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \c0|c2|out~0 .extended_lut = "off";
defparam \c0|c2|out~0 .lut_mask = 64'h0031003101320132;
defparam \c0|c2|out~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y20_N56
dffeas \c0|c2|out[5] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\c0|c2|out~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\c0|c2|out[1]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\c0|c2|out [5]),
	.prn(vcc));
// synopsys translate_off
defparam \c0|c2|out[5] .is_wysiwyg = "true";
defparam \c0|c2|out[5] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y20_N57
cyclonev_lcell_comb \c0|c2|Equal0~1 (
// Equation(s):
// \c0|c2|Equal0~1_combout  = ( !\c0|c2|out [3] & ( (!\c0|c2|out [4] & \c0|c2|out [5]) ) )

	.dataa(!\c0|c2|out [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(!\c0|c2|out [5]),
	.datae(gnd),
	.dataf(!\c0|c2|out [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\c0|c2|Equal0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \c0|c2|Equal0~1 .extended_lut = "off";
defparam \c0|c2|Equal0~1 .lut_mask = 64'h00AA00AA00000000;
defparam \c0|c2|Equal0~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y20_N12
cyclonev_lcell_comb \c0|Equal10~0 (
// Equation(s):
// \c0|Equal10~0_combout  = ( \c0|c0|out[2]~DUPLICATE_q  & ( (\c0|c0|out [3] & (\c0|c0|out [0] & \c0|c0|out [1])) ) )

	.dataa(!\c0|c0|out [3]),
	.datab(!\c0|c0|out [0]),
	.datac(!\c0|c0|out [1]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\c0|c0|out[2]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\c0|Equal10~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \c0|Equal10~0 .extended_lut = "off";
defparam \c0|Equal10~0 .lut_mask = 64'h0000000001010101;
defparam \c0|Equal10~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y20_N45
cyclonev_lcell_comb \c0|c1|out[0]~1 (
// Equation(s):
// \c0|c1|out[0]~1_combout  = ( \c0|current_state.S_LOAD_REG~q  & ( (\c0|c2|Equal0~0_combout  & (\c0|c2|Equal0~1_combout  & \c0|Equal10~0_combout )) ) ) # ( !\c0|current_state.S_LOAD_REG~q  )

	.dataa(!\c0|c2|Equal0~0_combout ),
	.datab(!\c0|c2|Equal0~1_combout ),
	.datac(!\c0|Equal10~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\c0|current_state.S_LOAD_REG~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\c0|c1|out[0]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \c0|c1|out[0]~1 .extended_lut = "off";
defparam \c0|c1|out[0]~1 .lut_mask = 64'hFFFFFFFF01010101;
defparam \c0|c1|out[0]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y19_N50
dffeas \c0|c1|out[0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\c0|c1|out~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\c0|c1|out[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\c0|c1|out [0]),
	.prn(vcc));
// synopsys translate_off
defparam \c0|c1|out[0] .is_wysiwyg = "true";
defparam \c0|c1|out[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y19_N54
cyclonev_lcell_comb \c0|c1|out~4 (
// Equation(s):
// \c0|c1|out~4_combout  = ( \c0|c1|out [1] & ( \c0|c1|out [3] & ( (\c0|current_state.S_LOAD_REG~q  & (!\c0|c1|out [0] & ((!\c0|c1|out [2]) # (!\c0|c1|out [4])))) ) ) ) # ( !\c0|c1|out [1] & ( \c0|c1|out [3] & ( (\c0|current_state.S_LOAD_REG~q  & \c0|c1|out 
// [0]) ) ) ) # ( \c0|c1|out [1] & ( !\c0|c1|out [3] & ( (\c0|current_state.S_LOAD_REG~q  & !\c0|c1|out [0]) ) ) ) # ( !\c0|c1|out [1] & ( !\c0|c1|out [3] & ( (\c0|current_state.S_LOAD_REG~q  & \c0|c1|out [0]) ) ) )

	.dataa(!\c0|current_state.S_LOAD_REG~q ),
	.datab(!\c0|c1|out [2]),
	.datac(!\c0|c1|out [0]),
	.datad(!\c0|c1|out [4]),
	.datae(!\c0|c1|out [1]),
	.dataf(!\c0|c1|out [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\c0|c1|out~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \c0|c1|out~4 .extended_lut = "off";
defparam \c0|c1|out~4 .lut_mask = 64'h0505505005055040;
defparam \c0|c1|out~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y19_N56
dffeas \c0|c1|out[1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\c0|c1|out~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\c0|c1|out[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\c0|c1|out [1]),
	.prn(vcc));
// synopsys translate_off
defparam \c0|c1|out[1] .is_wysiwyg = "true";
defparam \c0|c1|out[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y19_N48
cyclonev_lcell_comb \c0|c1|out~5 (
// Equation(s):
// \c0|c1|out~5_combout  = ( !\c0|c1|out [0] & ( \c0|c1|out [3] & ( (\c0|current_state.S_LOAD_REG~q  & ((!\c0|c1|out [1]) # ((!\c0|c1|out [2]) # (!\c0|c1|out [4])))) ) ) ) # ( !\c0|c1|out [0] & ( !\c0|c1|out [3] & ( \c0|current_state.S_LOAD_REG~q  ) ) )

	.dataa(!\c0|c1|out [1]),
	.datab(!\c0|c1|out [2]),
	.datac(!\c0|current_state.S_LOAD_REG~q ),
	.datad(!\c0|c1|out [4]),
	.datae(!\c0|c1|out [0]),
	.dataf(!\c0|c1|out [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\c0|c1|out~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \c0|c1|out~5 .extended_lut = "off";
defparam \c0|c1|out~5 .lut_mask = 64'h0F0F00000F0E0000;
defparam \c0|c1|out~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y19_N49
dffeas \c0|c1|out[0]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\c0|c1|out~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\c0|c1|out[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\c0|c1|out[0]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \c0|c1|out[0]~DUPLICATE .is_wysiwyg = "true";
defparam \c0|c1|out[0]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y20_N45
cyclonev_lcell_comb \c0|current_state~15 (
// Equation(s):
// \c0|current_state~15_combout  = ( \c0|c1|out[1]~DUPLICATE_q  & ( \c0|current_state.S_CYCLE_0~q  & ( (\c0|c1|out [2] & (\c0|c1|out [3] & (!\c0|c1|out[0]~DUPLICATE_q  & \c0|c1|out[4]~DUPLICATE_q ))) ) ) )

	.dataa(!\c0|c1|out [2]),
	.datab(!\c0|c1|out [3]),
	.datac(!\c0|c1|out[0]~DUPLICATE_q ),
	.datad(!\c0|c1|out[4]~DUPLICATE_q ),
	.datae(!\c0|c1|out[1]~DUPLICATE_q ),
	.dataf(!\c0|current_state.S_CYCLE_0~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\c0|current_state~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \c0|current_state~15 .extended_lut = "off";
defparam \c0|current_state~15 .lut_mask = 64'h0000000000000010;
defparam \c0|current_state~15 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y21_N48
cyclonev_lcell_comb \c0|current_state~17 (
// Equation(s):
// \c0|current_state~17_combout  = ( \KEY[1]~input_o  & ( \c0|check_set~combout  & ( ((!\c0|current_state~15_combout  & ((!\c0|set~combout ) # (!\c0|Selector2~0_combout )))) # (\c0|current_state~10_combout ) ) ) ) # ( \KEY[1]~input_o  & ( 
// !\c0|check_set~combout  & ( (!\c0|set~combout ) # ((!\c0|Selector2~0_combout ) # (\c0|current_state~10_combout )) ) ) )

	.dataa(!\c0|current_state~15_combout ),
	.datab(!\c0|set~combout ),
	.datac(!\c0|current_state~10_combout ),
	.datad(!\c0|Selector2~0_combout ),
	.datae(!\KEY[1]~input_o ),
	.dataf(!\c0|check_set~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\c0|current_state~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \c0|current_state~17 .extended_lut = "off";
defparam \c0|current_state~17 .lut_mask = 64'h0000FFCF0000AF8F;
defparam \c0|current_state~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y21_N50
dffeas \c0|current_state.S_LOAD_REG (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\c0|current_state~17_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\c0|current_state.S_LOAD_REG~q ),
	.prn(vcc));
// synopsys translate_off
defparam \c0|current_state.S_LOAD_REG .is_wysiwyg = "true";
defparam \c0|current_state.S_LOAD_REG .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y19_N24
cyclonev_lcell_comb \c0|c1|out~2 (
// Equation(s):
// \c0|c1|out~2_combout  = ( \c0|c1|out [3] & ( \c0|c1|out[1]~DUPLICATE_q  & ( (\c0|current_state.S_LOAD_REG~q  & ((!\c0|c1|out [2]) # ((!\c0|c1|out [0] & !\c0|c1|out [4])))) ) ) ) # ( !\c0|c1|out [3] & ( \c0|c1|out[1]~DUPLICATE_q  & ( 
// (\c0|current_state.S_LOAD_REG~q  & (\c0|c1|out [2] & \c0|c1|out [0])) ) ) ) # ( \c0|c1|out [3] & ( !\c0|c1|out[1]~DUPLICATE_q  & ( \c0|current_state.S_LOAD_REG~q  ) ) )

	.dataa(!\c0|current_state.S_LOAD_REG~q ),
	.datab(!\c0|c1|out [2]),
	.datac(!\c0|c1|out [0]),
	.datad(!\c0|c1|out [4]),
	.datae(!\c0|c1|out [3]),
	.dataf(!\c0|c1|out[1]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\c0|c1|out~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \c0|c1|out~2 .extended_lut = "off";
defparam \c0|c1|out~2 .lut_mask = 64'h0000555501015444;
defparam \c0|c1|out~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y19_N25
dffeas \c0|c1|out[3] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\c0|c1|out~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\c0|c1|out[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\c0|c1|out [3]),
	.prn(vcc));
// synopsys translate_off
defparam \c0|c1|out[3] .is_wysiwyg = "true";
defparam \c0|c1|out[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y20_N27
cyclonev_lcell_comb \c0|c1|out~3 (
// Equation(s):
// \c0|c1|out~3_combout  = ( \c0|c1|out[1]~DUPLICATE_q  & ( \c0|c1|out[0]~DUPLICATE_q  & ( (!\c0|c1|out [2] & \c0|current_state.S_LOAD_REG~q ) ) ) ) # ( !\c0|c1|out[1]~DUPLICATE_q  & ( \c0|c1|out[0]~DUPLICATE_q  & ( (\c0|c1|out [2] & 
// \c0|current_state.S_LOAD_REG~q ) ) ) ) # ( \c0|c1|out[1]~DUPLICATE_q  & ( !\c0|c1|out[0]~DUPLICATE_q  & ( (\c0|c1|out [2] & (\c0|current_state.S_LOAD_REG~q  & ((!\c0|c1|out [3]) # (!\c0|c1|out[4]~DUPLICATE_q )))) ) ) ) # ( !\c0|c1|out[1]~DUPLICATE_q  & ( 
// !\c0|c1|out[0]~DUPLICATE_q  & ( (\c0|c1|out [2] & \c0|current_state.S_LOAD_REG~q ) ) ) )

	.dataa(!\c0|c1|out [2]),
	.datab(!\c0|c1|out [3]),
	.datac(!\c0|current_state.S_LOAD_REG~q ),
	.datad(!\c0|c1|out[4]~DUPLICATE_q ),
	.datae(!\c0|c1|out[1]~DUPLICATE_q ),
	.dataf(!\c0|c1|out[0]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\c0|c1|out~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \c0|c1|out~3 .extended_lut = "off";
defparam \c0|c1|out~3 .lut_mask = 64'h0505050405050A0A;
defparam \c0|c1|out~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y20_N50
dffeas \c0|c1|out[2] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\c0|c1|out~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\c0|c1|out[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\c0|c1|out [2]),
	.prn(vcc));
// synopsys translate_off
defparam \c0|c1|out[2] .is_wysiwyg = "true";
defparam \c0|c1|out[2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y19_N6
cyclonev_lcell_comb \d0|y[4]~0 (
// Equation(s):
// \d0|y[4]~0_combout  = ( \KEY[1]~input_o  & ( \c0|current_state.S_LOAD_XYC~q  ) ) # ( !\KEY[1]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\c0|current_state.S_LOAD_XYC~q ),
	.datad(gnd),
	.datae(!\KEY[1]~input_o ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\d0|y[4]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \d0|y[4]~0 .extended_lut = "off";
defparam \d0|y[4]~0 .lut_mask = 64'hFFFF0F0FFFFF0F0F;
defparam \d0|y[4]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y19_N41
dffeas \d0|y[4] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\c0|c1|out [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[1]~input_o ),
	.sload(vcc),
	.ena(\d0|y[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d0|y [4]),
	.prn(vcc));
// synopsys translate_off
defparam \d0|y[4] .is_wysiwyg = "true";
defparam \d0|y[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y19_N17
dffeas \d0|y[5] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\c0|c1|out [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[1]~input_o ),
	.sload(vcc),
	.ena(\d0|y[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d0|y [5]),
	.prn(vcc));
// synopsys translate_off
defparam \d0|y[5] .is_wysiwyg = "true";
defparam \d0|y[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y19_N11
dffeas \d0|y[3] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\c0|c1|out[1]~DUPLICATE_q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[1]~input_o ),
	.sload(vcc),
	.ena(\d0|y[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d0|y [3]),
	.prn(vcc));
// synopsys translate_off
defparam \d0|y[3] .is_wysiwyg = "true";
defparam \d0|y[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y19_N14
dffeas \d0|y[6] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\c0|c1|out[4]~DUPLICATE_q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[1]~input_o ),
	.sload(vcc),
	.ena(\d0|y[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d0|y [6]),
	.prn(vcc));
// synopsys translate_off
defparam \d0|y[6] .is_wysiwyg = "true";
defparam \d0|y[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y19_N21
cyclonev_lcell_comb \VGA|LessThan3~0 (
// Equation(s):
// \VGA|LessThan3~0_combout  = ( \d0|y [3] & ( \d0|y [6] & ( (\d0|y [4] & \d0|y [5]) ) ) )

	.dataa(!\d0|y [4]),
	.datab(gnd),
	.datac(!\d0|y [5]),
	.datad(gnd),
	.datae(!\d0|y [3]),
	.dataf(!\d0|y [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|LessThan3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|LessThan3~0 .extended_lut = "off";
defparam \VGA|LessThan3~0 .lut_mask = 64'h0000000000000505;
defparam \VGA|LessThan3~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y19_N32
dffeas \d0|x[5] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\c0|c2|out [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[1]~input_o ),
	.sload(vcc),
	.ena(\d0|y[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d0|x [5]),
	.prn(vcc));
// synopsys translate_off
defparam \d0|x[5] .is_wysiwyg = "true";
defparam \d0|x[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y20_N1
dffeas \c0|c2|out[4]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\c0|c2|out~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\c0|c2|out[1]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\c0|c2|out[4]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \c0|c2|out[4]~DUPLICATE .is_wysiwyg = "true";
defparam \c0|c2|out[4]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y19_N35
dffeas \d0|x[6] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\c0|c2|out[4]~DUPLICATE_q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[1]~input_o ),
	.sload(vcc),
	.ena(\d0|y[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d0|x [6]),
	.prn(vcc));
// synopsys translate_off
defparam \d0|x[6] .is_wysiwyg = "true";
defparam \d0|x[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y20_N55
dffeas \c0|c2|out[5]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\c0|c2|out~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\c0|c2|out[1]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\c0|c2|out[5]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \c0|c2|out[5]~DUPLICATE .is_wysiwyg = "true";
defparam \c0|c2|out[5]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y19_N38
dffeas \d0|x[7] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\c0|c2|out[5]~DUPLICATE_q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[1]~input_o ),
	.sload(vcc),
	.ena(\d0|y[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d0|x [7]),
	.prn(vcc));
// synopsys translate_off
defparam \d0|x[7] .is_wysiwyg = "true";
defparam \d0|x[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y19_N12
cyclonev_lcell_comb \VGA|writeEn~0 (
// Equation(s):
// \VGA|writeEn~0_combout  = ( \c0|current_state.S_CYCLE_0~q  & ( (!\VGA|LessThan3~0_combout  & ((!\d0|x [7]) # ((!\d0|x [5] & !\d0|x [6])))) ) )

	.dataa(!\VGA|LessThan3~0_combout ),
	.datab(!\d0|x [5]),
	.datac(!\d0|x [6]),
	.datad(!\d0|x [7]),
	.datae(gnd),
	.dataf(!\c0|current_state.S_CYCLE_0~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|writeEn~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|writeEn~0 .extended_lut = "off";
defparam \VGA|writeEn~0 .lut_mask = 64'h00000000AA80AA80;
defparam \VGA|writeEn~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y19_N2
dffeas \d0|y[2] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\c0|c1|out[0]~DUPLICATE_q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[1]~input_o ),
	.sload(vcc),
	.ena(\d0|y[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d0|y [2]),
	.prn(vcc));
// synopsys translate_off
defparam \d0|y[2] .is_wysiwyg = "true";
defparam \d0|y[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y16_N39
cyclonev_lcell_comb \d0|c0|out~3 (
// Equation(s):
// \d0|c0|out~3_combout  = ( \d0|c0|out [1] & ( (!\c0|current_state.S_LOAD_XYC~q  & (\KEY[1]~input_o  & (!\d0|c0|out [0] $ (!\d0|c0|out [2])))) ) ) # ( !\d0|c0|out [1] & ( (!\c0|current_state.S_LOAD_XYC~q  & (\KEY[1]~input_o  & \d0|c0|out [2])) ) )

	.dataa(!\c0|current_state.S_LOAD_XYC~q ),
	.datab(!\KEY[1]~input_o ),
	.datac(!\d0|c0|out [0]),
	.datad(!\d0|c0|out [2]),
	.datae(gnd),
	.dataf(!\d0|c0|out [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\d0|c0|out~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \d0|c0|out~3 .extended_lut = "off";
defparam \d0|c0|out~3 .lut_mask = 64'h0022002202200220;
defparam \d0|c0|out~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y19_N15
cyclonev_lcell_comb \d0|c0|out[0]~1 (
// Equation(s):
// \d0|c0|out[0]~1_combout  = ( \KEY[1]~input_o  & ( \c0|current_state.S_LOAD_XYC~q  ) ) # ( !\KEY[1]~input_o  & ( \c0|current_state.S_LOAD_XYC~q  ) ) # ( \KEY[1]~input_o  & ( !\c0|current_state.S_LOAD_XYC~q  & ( (!\c0|current_state.S_LOAD_REG_WAIT~q  & 
// \c0|current_state.S_LOAD_REG~q ) ) ) ) # ( !\KEY[1]~input_o  & ( !\c0|current_state.S_LOAD_XYC~q  ) )

	.dataa(!\c0|current_state.S_LOAD_REG_WAIT~q ),
	.datab(gnd),
	.datac(!\c0|current_state.S_LOAD_REG~q ),
	.datad(gnd),
	.datae(!\KEY[1]~input_o ),
	.dataf(!\c0|current_state.S_LOAD_XYC~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\d0|c0|out[0]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \d0|c0|out[0]~1 .extended_lut = "off";
defparam \d0|c0|out[0]~1 .lut_mask = 64'hFFFF0A0AFFFFFFFF;
defparam \d0|c0|out[0]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y16_N41
dffeas \d0|c0|out[2] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\d0|c0|out~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\d0|c0|out[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d0|c0|out [2]),
	.prn(vcc));
// synopsys translate_off
defparam \d0|c0|out[2] .is_wysiwyg = "true";
defparam \d0|c0|out[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y16_N54
cyclonev_lcell_comb \d0|c0|Add0~0 (
// Equation(s):
// \d0|c0|Add0~0_combout  = ( \d0|c0|out [3] & ( \d0|c0|out [2] & ( (\d0|c0|out [0] & \d0|c0|out [1]) ) ) )

	.dataa(gnd),
	.datab(!\d0|c0|out [0]),
	.datac(!\d0|c0|out [1]),
	.datad(gnd),
	.datae(!\d0|c0|out [3]),
	.dataf(!\d0|c0|out [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\d0|c0|Add0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \d0|c0|Add0~0 .extended_lut = "off";
defparam \d0|c0|Add0~0 .lut_mask = 64'h0000000000000303;
defparam \d0|c0|Add0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y16_N33
cyclonev_lcell_comb \d0|c0|Equal0~0 (
// Equation(s):
// \d0|c0|Equal0~0_combout  = ( !\d0|c0|out [2] & ( (!\d0|c0|out [0] & (!\d0|c0|out [3] & !\d0|c0|out [1])) ) )

	.dataa(gnd),
	.datab(!\d0|c0|out [0]),
	.datac(!\d0|c0|out [3]),
	.datad(!\d0|c0|out [1]),
	.datae(gnd),
	.dataf(!\d0|c0|out [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\d0|c0|Equal0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \d0|c0|Equal0~0 .extended_lut = "off";
defparam \d0|c0|Equal0~0 .lut_mask = 64'hC000C00000000000;
defparam \d0|c0|Equal0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y16_N36
cyclonev_lcell_comb \d0|c0|out~2 (
// Equation(s):
// \d0|c0|out~2_combout  = ( \d0|c0|Equal0~0_combout  & ( (!\c0|current_state.S_LOAD_XYC~q  & (\KEY[1]~input_o  & (\d0|c0|Add0~0_combout  & !\d0|c0|out [4]))) ) ) # ( !\d0|c0|Equal0~0_combout  & ( (!\c0|current_state.S_LOAD_XYC~q  & (\KEY[1]~input_o  & 
// (!\d0|c0|Add0~0_combout  $ (!\d0|c0|out [4])))) ) )

	.dataa(!\c0|current_state.S_LOAD_XYC~q ),
	.datab(!\KEY[1]~input_o ),
	.datac(!\d0|c0|Add0~0_combout ),
	.datad(!\d0|c0|out [4]),
	.datae(gnd),
	.dataf(!\d0|c0|Equal0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\d0|c0|out~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \d0|c0|out~2 .extended_lut = "off";
defparam \d0|c0|out~2 .lut_mask = 64'h0220022002000200;
defparam \d0|c0|out~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y16_N38
dffeas \d0|c0|out[4] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\d0|c0|out~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\d0|c0|out[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d0|c0|out [4]),
	.prn(vcc));
// synopsys translate_off
defparam \d0|c0|out[4] .is_wysiwyg = "true";
defparam \d0|c0|out[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y16_N30
cyclonev_lcell_comb \d0|c0|out~0 (
// Equation(s):
// \d0|c0|out~0_combout  = ( \d0|c0|Equal0~0_combout  & ( (!\c0|current_state.S_LOAD_XYC~q  & (!\d0|c0|out [0] & (!\d0|c0|out [4] & \KEY[1]~input_o ))) ) ) # ( !\d0|c0|Equal0~0_combout  & ( (!\c0|current_state.S_LOAD_XYC~q  & (!\d0|c0|out [0] & 
// \KEY[1]~input_o )) ) )

	.dataa(!\c0|current_state.S_LOAD_XYC~q ),
	.datab(!\d0|c0|out [0]),
	.datac(!\d0|c0|out [4]),
	.datad(!\KEY[1]~input_o ),
	.datae(gnd),
	.dataf(!\d0|c0|Equal0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\d0|c0|out~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \d0|c0|out~0 .extended_lut = "off";
defparam \d0|c0|out~0 .lut_mask = 64'h0088008800800080;
defparam \d0|c0|out~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y16_N32
dffeas \d0|c0|out[0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\d0|c0|out~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\d0|c0|out[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d0|c0|out [0]),
	.prn(vcc));
// synopsys translate_off
defparam \d0|c0|out[0] .is_wysiwyg = "true";
defparam \d0|c0|out[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y16_N51
cyclonev_lcell_comb \d0|c0|out~5 (
// Equation(s):
// \d0|c0|out~5_combout  = ( \d0|c0|out [1] & ( (!\c0|current_state.S_LOAD_XYC~q  & (\KEY[1]~input_o  & !\d0|c0|out [0])) ) ) # ( !\d0|c0|out [1] & ( (!\c0|current_state.S_LOAD_XYC~q  & (\KEY[1]~input_o  & \d0|c0|out [0])) ) )

	.dataa(!\c0|current_state.S_LOAD_XYC~q ),
	.datab(!\KEY[1]~input_o ),
	.datac(!\d0|c0|out [0]),
	.datad(gnd),
	.datae(!\d0|c0|out [1]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\d0|c0|out~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \d0|c0|out~5 .extended_lut = "off";
defparam \d0|c0|out~5 .lut_mask = 64'h0202202002022020;
defparam \d0|c0|out~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y16_N53
dffeas \d0|c0|out[1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\d0|c0|out~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\d0|c0|out[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d0|c0|out [1]),
	.prn(vcc));
// synopsys translate_off
defparam \d0|c0|out[1] .is_wysiwyg = "true";
defparam \d0|c0|out[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y18_N24
cyclonev_lcell_comb \d0|c0|out~4 (
// Equation(s):
// \d0|c0|out~4_combout  = ( \d0|c0|out [3] & ( \d0|c0|out [0] & ( (\KEY[1]~input_o  & (!\c0|current_state.S_LOAD_XYC~q  & ((!\d0|c0|out [1]) # (!\d0|c0|out [2])))) ) ) ) # ( !\d0|c0|out [3] & ( \d0|c0|out [0] & ( (\KEY[1]~input_o  & (\d0|c0|out [1] & 
// (\d0|c0|out [2] & !\c0|current_state.S_LOAD_XYC~q ))) ) ) ) # ( \d0|c0|out [3] & ( !\d0|c0|out [0] & ( (\KEY[1]~input_o  & !\c0|current_state.S_LOAD_XYC~q ) ) ) )

	.dataa(!\KEY[1]~input_o ),
	.datab(!\d0|c0|out [1]),
	.datac(!\d0|c0|out [2]),
	.datad(!\c0|current_state.S_LOAD_XYC~q ),
	.datae(!\d0|c0|out [3]),
	.dataf(!\d0|c0|out [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\d0|c0|out~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \d0|c0|out~4 .extended_lut = "off";
defparam \d0|c0|out~4 .lut_mask = 64'h0000550001005400;
defparam \d0|c0|out~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y18_N26
dffeas \d0|c0|out[3] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\d0|c0|out~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\d0|c0|out[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d0|c0|out [3]),
	.prn(vcc));
// synopsys translate_off
defparam \d0|c0|out[3] .is_wysiwyg = "true";
defparam \d0|c0|out[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y19_N0
cyclonev_lcell_comb \VGA|user_input_translator|Add0~9 (
// Equation(s):
// \VGA|user_input_translator|Add0~9_sumout  = SUM(( \d0|y [2] ) + ( \d0|c0|out [2] ) + ( !VCC ))
// \VGA|user_input_translator|Add0~10  = CARRY(( \d0|y [2] ) + ( \d0|c0|out [2] ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\d0|c0|out [2]),
	.datad(!\d0|y [2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|user_input_translator|Add0~9_sumout ),
	.cout(\VGA|user_input_translator|Add0~10 ),
	.shareout());
// synopsys translate_off
defparam \VGA|user_input_translator|Add0~9 .extended_lut = "off";
defparam \VGA|user_input_translator|Add0~9 .lut_mask = 64'h0000F0F0000000FF;
defparam \VGA|user_input_translator|Add0~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y19_N3
cyclonev_lcell_comb \VGA|user_input_translator|Add0~13 (
// Equation(s):
// \VGA|user_input_translator|Add0~13_sumout  = SUM(( \d0|y [3] ) + ( \d0|c0|out [3] ) + ( \VGA|user_input_translator|Add0~10  ))
// \VGA|user_input_translator|Add0~14  = CARRY(( \d0|y [3] ) + ( \d0|c0|out [3] ) + ( \VGA|user_input_translator|Add0~10  ))

	.dataa(!\d0|c0|out [3]),
	.datab(gnd),
	.datac(!\d0|y [3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|user_input_translator|Add0~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|user_input_translator|Add0~13_sumout ),
	.cout(\VGA|user_input_translator|Add0~14 ),
	.shareout());
// synopsys translate_off
defparam \VGA|user_input_translator|Add0~13 .extended_lut = "off";
defparam \VGA|user_input_translator|Add0~13 .lut_mask = 64'h0000AAAA00000F0F;
defparam \VGA|user_input_translator|Add0~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y19_N6
cyclonev_lcell_comb \VGA|user_input_translator|Add0~17 (
// Equation(s):
// \VGA|user_input_translator|Add0~17_sumout  = SUM(( \d0|y [2] ) + ( \d0|y [4] ) + ( \VGA|user_input_translator|Add0~14  ))
// \VGA|user_input_translator|Add0~18  = CARRY(( \d0|y [2] ) + ( \d0|y [4] ) + ( \VGA|user_input_translator|Add0~14  ))

	.dataa(gnd),
	.datab(!\d0|y [4]),
	.datac(!\d0|y [2]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|user_input_translator|Add0~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|user_input_translator|Add0~17_sumout ),
	.cout(\VGA|user_input_translator|Add0~18 ),
	.shareout());
// synopsys translate_off
defparam \VGA|user_input_translator|Add0~17 .extended_lut = "off";
defparam \VGA|user_input_translator|Add0~17 .lut_mask = 64'h0000CCCC00000F0F;
defparam \VGA|user_input_translator|Add0~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y19_N9
cyclonev_lcell_comb \VGA|user_input_translator|Add0~21 (
// Equation(s):
// \VGA|user_input_translator|Add0~21_sumout  = SUM(( \d0|y [3] ) + ( \d0|y [5] ) + ( \VGA|user_input_translator|Add0~18  ))
// \VGA|user_input_translator|Add0~22  = CARRY(( \d0|y [3] ) + ( \d0|y [5] ) + ( \VGA|user_input_translator|Add0~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\d0|y [5]),
	.datad(!\d0|y [3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|user_input_translator|Add0~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|user_input_translator|Add0~21_sumout ),
	.cout(\VGA|user_input_translator|Add0~22 ),
	.shareout());
// synopsys translate_off
defparam \VGA|user_input_translator|Add0~21 .extended_lut = "off";
defparam \VGA|user_input_translator|Add0~21 .lut_mask = 64'h0000F0F0000000FF;
defparam \VGA|user_input_translator|Add0~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y19_N12
cyclonev_lcell_comb \VGA|user_input_translator|Add0~25 (
// Equation(s):
// \VGA|user_input_translator|Add0~25_sumout  = SUM(( \d0|y [6] ) + ( \d0|y [4] ) + ( \VGA|user_input_translator|Add0~22  ))
// \VGA|user_input_translator|Add0~26  = CARRY(( \d0|y [6] ) + ( \d0|y [4] ) + ( \VGA|user_input_translator|Add0~22  ))

	.dataa(gnd),
	.datab(!\d0|y [4]),
	.datac(gnd),
	.datad(!\d0|y [6]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|user_input_translator|Add0~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|user_input_translator|Add0~25_sumout ),
	.cout(\VGA|user_input_translator|Add0~26 ),
	.shareout());
// synopsys translate_off
defparam \VGA|user_input_translator|Add0~25 .extended_lut = "off";
defparam \VGA|user_input_translator|Add0~25 .lut_mask = 64'h0000CCCC000000FF;
defparam \VGA|user_input_translator|Add0~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y19_N15
cyclonev_lcell_comb \VGA|user_input_translator|Add0~29 (
// Equation(s):
// \VGA|user_input_translator|Add0~29_sumout  = SUM(( \d0|y [5] ) + ( GND ) + ( \VGA|user_input_translator|Add0~26  ))
// \VGA|user_input_translator|Add0~30  = CARRY(( \d0|y [5] ) + ( GND ) + ( \VGA|user_input_translator|Add0~26  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\d0|y [5]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|user_input_translator|Add0~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|user_input_translator|Add0~29_sumout ),
	.cout(\VGA|user_input_translator|Add0~30 ),
	.shareout());
// synopsys translate_off
defparam \VGA|user_input_translator|Add0~29 .extended_lut = "off";
defparam \VGA|user_input_translator|Add0~29 .lut_mask = 64'h0000FFFF000000FF;
defparam \VGA|user_input_translator|Add0~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y19_N18
cyclonev_lcell_comb \VGA|user_input_translator|Add0~5 (
// Equation(s):
// \VGA|user_input_translator|Add0~5_sumout  = SUM(( \d0|y [6] ) + ( GND ) + ( \VGA|user_input_translator|Add0~30  ))
// \VGA|user_input_translator|Add0~6  = CARRY(( \d0|y [6] ) + ( GND ) + ( \VGA|user_input_translator|Add0~30  ))

	.dataa(gnd),
	.datab(!\d0|y [6]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|user_input_translator|Add0~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|user_input_translator|Add0~5_sumout ),
	.cout(\VGA|user_input_translator|Add0~6 ),
	.shareout());
// synopsys translate_off
defparam \VGA|user_input_translator|Add0~5 .extended_lut = "off";
defparam \VGA|user_input_translator|Add0~5 .lut_mask = 64'h0000FFFF00003333;
defparam \VGA|user_input_translator|Add0~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y19_N30
cyclonev_lcell_comb \VGA|user_input_translator|Add1~9 (
// Equation(s):
// \VGA|user_input_translator|Add1~9_sumout  = SUM(( \d0|x [5] ) + ( \d0|c0|out [2] ) + ( !VCC ))
// \VGA|user_input_translator|Add1~10  = CARRY(( \d0|x [5] ) + ( \d0|c0|out [2] ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\d0|c0|out [2]),
	.datad(!\d0|x [5]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|user_input_translator|Add1~9_sumout ),
	.cout(\VGA|user_input_translator|Add1~10 ),
	.shareout());
// synopsys translate_off
defparam \VGA|user_input_translator|Add1~9 .extended_lut = "off";
defparam \VGA|user_input_translator|Add1~9 .lut_mask = 64'h0000F0F0000000FF;
defparam \VGA|user_input_translator|Add1~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y19_N33
cyclonev_lcell_comb \VGA|user_input_translator|Add1~13 (
// Equation(s):
// \VGA|user_input_translator|Add1~13_sumout  = SUM(( \d0|x [6] ) + ( \d0|c0|out [3] ) + ( \VGA|user_input_translator|Add1~10  ))
// \VGA|user_input_translator|Add1~14  = CARRY(( \d0|x [6] ) + ( \d0|c0|out [3] ) + ( \VGA|user_input_translator|Add1~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\d0|c0|out [3]),
	.datad(!\d0|x [6]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|user_input_translator|Add1~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|user_input_translator|Add1~13_sumout ),
	.cout(\VGA|user_input_translator|Add1~14 ),
	.shareout());
// synopsys translate_off
defparam \VGA|user_input_translator|Add1~13 .extended_lut = "off";
defparam \VGA|user_input_translator|Add1~13 .lut_mask = 64'h0000F0F0000000FF;
defparam \VGA|user_input_translator|Add1~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y19_N36
cyclonev_lcell_comb \VGA|user_input_translator|Add1~17 (
// Equation(s):
// \VGA|user_input_translator|Add1~17_sumout  = SUM(( \d0|x [7] ) + ( \VGA|user_input_translator|Add0~9_sumout  ) + ( \VGA|user_input_translator|Add1~14  ))
// \VGA|user_input_translator|Add1~18  = CARRY(( \d0|x [7] ) + ( \VGA|user_input_translator|Add0~9_sumout  ) + ( \VGA|user_input_translator|Add1~14  ))

	.dataa(gnd),
	.datab(!\VGA|user_input_translator|Add0~9_sumout ),
	.datac(gnd),
	.datad(!\d0|x [7]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|user_input_translator|Add1~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|user_input_translator|Add1~17_sumout ),
	.cout(\VGA|user_input_translator|Add1~18 ),
	.shareout());
// synopsys translate_off
defparam \VGA|user_input_translator|Add1~17 .extended_lut = "off";
defparam \VGA|user_input_translator|Add1~17 .lut_mask = 64'h0000CCCC000000FF;
defparam \VGA|user_input_translator|Add1~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y19_N39
cyclonev_lcell_comb \VGA|user_input_translator|Add1~21 (
// Equation(s):
// \VGA|user_input_translator|Add1~21_sumout  = SUM(( GND ) + ( \VGA|user_input_translator|Add0~13_sumout  ) + ( \VGA|user_input_translator|Add1~18  ))
// \VGA|user_input_translator|Add1~22  = CARRY(( GND ) + ( \VGA|user_input_translator|Add0~13_sumout  ) + ( \VGA|user_input_translator|Add1~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\VGA|user_input_translator|Add0~13_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|user_input_translator|Add1~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|user_input_translator|Add1~21_sumout ),
	.cout(\VGA|user_input_translator|Add1~22 ),
	.shareout());
// synopsys translate_off
defparam \VGA|user_input_translator|Add1~21 .extended_lut = "off";
defparam \VGA|user_input_translator|Add1~21 .lut_mask = 64'h0000F0F000000000;
defparam \VGA|user_input_translator|Add1~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y19_N42
cyclonev_lcell_comb \VGA|user_input_translator|Add1~25 (
// Equation(s):
// \VGA|user_input_translator|Add1~25_sumout  = SUM(( GND ) + ( \VGA|user_input_translator|Add0~17_sumout  ) + ( \VGA|user_input_translator|Add1~22  ))
// \VGA|user_input_translator|Add1~26  = CARRY(( GND ) + ( \VGA|user_input_translator|Add0~17_sumout  ) + ( \VGA|user_input_translator|Add1~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\VGA|user_input_translator|Add0~17_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|user_input_translator|Add1~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|user_input_translator|Add1~25_sumout ),
	.cout(\VGA|user_input_translator|Add1~26 ),
	.shareout());
// synopsys translate_off
defparam \VGA|user_input_translator|Add1~25 .extended_lut = "off";
defparam \VGA|user_input_translator|Add1~25 .lut_mask = 64'h0000F0F000000000;
defparam \VGA|user_input_translator|Add1~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y19_N45
cyclonev_lcell_comb \VGA|user_input_translator|Add1~29 (
// Equation(s):
// \VGA|user_input_translator|Add1~29_sumout  = SUM(( GND ) + ( \VGA|user_input_translator|Add0~21_sumout  ) + ( \VGA|user_input_translator|Add1~26  ))
// \VGA|user_input_translator|Add1~30  = CARRY(( GND ) + ( \VGA|user_input_translator|Add0~21_sumout  ) + ( \VGA|user_input_translator|Add1~26  ))

	.dataa(gnd),
	.datab(!\VGA|user_input_translator|Add0~21_sumout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|user_input_translator|Add1~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|user_input_translator|Add1~29_sumout ),
	.cout(\VGA|user_input_translator|Add1~30 ),
	.shareout());
// synopsys translate_off
defparam \VGA|user_input_translator|Add1~29 .extended_lut = "off";
defparam \VGA|user_input_translator|Add1~29 .lut_mask = 64'h0000CCCC00000000;
defparam \VGA|user_input_translator|Add1~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y19_N48
cyclonev_lcell_comb \VGA|user_input_translator|Add1~33 (
// Equation(s):
// \VGA|user_input_translator|Add1~33_sumout  = SUM(( GND ) + ( \VGA|user_input_translator|Add0~25_sumout  ) + ( \VGA|user_input_translator|Add1~30  ))
// \VGA|user_input_translator|Add1~34  = CARRY(( GND ) + ( \VGA|user_input_translator|Add0~25_sumout  ) + ( \VGA|user_input_translator|Add1~30  ))

	.dataa(gnd),
	.datab(!\VGA|user_input_translator|Add0~25_sumout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|user_input_translator|Add1~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|user_input_translator|Add1~33_sumout ),
	.cout(\VGA|user_input_translator|Add1~34 ),
	.shareout());
// synopsys translate_off
defparam \VGA|user_input_translator|Add1~33 .extended_lut = "off";
defparam \VGA|user_input_translator|Add1~33 .lut_mask = 64'h0000CCCC00000000;
defparam \VGA|user_input_translator|Add1~33 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y19_N51
cyclonev_lcell_comb \VGA|user_input_translator|Add1~37 (
// Equation(s):
// \VGA|user_input_translator|Add1~37_sumout  = SUM(( GND ) + ( \VGA|user_input_translator|Add0~29_sumout  ) + ( \VGA|user_input_translator|Add1~34  ))
// \VGA|user_input_translator|Add1~38  = CARRY(( GND ) + ( \VGA|user_input_translator|Add0~29_sumout  ) + ( \VGA|user_input_translator|Add1~34  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\VGA|user_input_translator|Add0~29_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|user_input_translator|Add1~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|user_input_translator|Add1~37_sumout ),
	.cout(\VGA|user_input_translator|Add1~38 ),
	.shareout());
// synopsys translate_off
defparam \VGA|user_input_translator|Add1~37 .extended_lut = "off";
defparam \VGA|user_input_translator|Add1~37 .lut_mask = 64'h0000F0F000000000;
defparam \VGA|user_input_translator|Add1~37 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y19_N54
cyclonev_lcell_comb \VGA|user_input_translator|Add1~5 (
// Equation(s):
// \VGA|user_input_translator|Add1~5_sumout  = SUM(( GND ) + ( \VGA|user_input_translator|Add0~5_sumout  ) + ( \VGA|user_input_translator|Add1~38  ))
// \VGA|user_input_translator|Add1~6  = CARRY(( GND ) + ( \VGA|user_input_translator|Add0~5_sumout  ) + ( \VGA|user_input_translator|Add1~38  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\VGA|user_input_translator|Add0~5_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|user_input_translator|Add1~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|user_input_translator|Add1~5_sumout ),
	.cout(\VGA|user_input_translator|Add1~6 ),
	.shareout());
// synopsys translate_off
defparam \VGA|user_input_translator|Add1~5 .extended_lut = "off";
defparam \VGA|user_input_translator|Add1~5 .lut_mask = 64'h0000F0F000000000;
defparam \VGA|user_input_translator|Add1~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y19_N21
cyclonev_lcell_comb \VGA|user_input_translator|Add0~1 (
// Equation(s):
// \VGA|user_input_translator|Add0~1_sumout  = SUM(( GND ) + ( GND ) + ( \VGA|user_input_translator|Add0~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|user_input_translator|Add0~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|user_input_translator|Add0~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|user_input_translator|Add0~1 .extended_lut = "off";
defparam \VGA|user_input_translator|Add0~1 .lut_mask = 64'h0000FFFF00000000;
defparam \VGA|user_input_translator|Add0~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y19_N57
cyclonev_lcell_comb \VGA|user_input_translator|Add1~1 (
// Equation(s):
// \VGA|user_input_translator|Add1~1_sumout  = SUM(( GND ) + ( \VGA|user_input_translator|Add0~1_sumout  ) + ( \VGA|user_input_translator|Add1~6  ))

	.dataa(!\VGA|user_input_translator|Add0~1_sumout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|user_input_translator|Add1~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|user_input_translator|Add1~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|user_input_translator|Add1~1 .extended_lut = "off";
defparam \VGA|user_input_translator|Add1~1 .lut_mask = 64'h0000AAAA00000000;
defparam \VGA|user_input_translator|Add1~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y19_N15
cyclonev_lcell_comb \VGA|VideoMemory|auto_generated|decode2|w_anode105w[2] (
// Equation(s):
// \VGA|VideoMemory|auto_generated|decode2|w_anode105w [2] = ( !\VGA|user_input_translator|Add1~1_sumout  & ( (\VGA|writeEn~0_combout  & !\VGA|user_input_translator|Add1~5_sumout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\VGA|writeEn~0_combout ),
	.datad(!\VGA|user_input_translator|Add1~5_sumout ),
	.datae(gnd),
	.dataf(!\VGA|user_input_translator|Add1~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|VideoMemory|auto_generated|decode2|w_anode105w [2]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|decode2|w_anode105w[2] .extended_lut = "off";
defparam \VGA|VideoMemory|auto_generated|decode2|w_anode105w[2] .lut_mask = 64'h0F000F0000000000;
defparam \VGA|VideoMemory|auto_generated|decode2|w_anode105w[2] .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y16_N30
cyclonev_lcell_comb \VGA|controller|controller_translator|Add1~9 (
// Equation(s):
// \VGA|controller|controller_translator|Add1~9_sumout  = SUM(( !\VGA|controller|yCounter [2] $ (!\VGA|controller|xCounter [7]) ) + ( !VCC ) + ( !VCC ))
// \VGA|controller|controller_translator|Add1~10  = CARRY(( !\VGA|controller|yCounter [2] $ (!\VGA|controller|xCounter [7]) ) + ( !VCC ) + ( !VCC ))
// \VGA|controller|controller_translator|Add1~11  = SHARE((\VGA|controller|yCounter [2] & \VGA|controller|xCounter [7]))

	.dataa(gnd),
	.datab(!\VGA|controller|yCounter [2]),
	.datac(!\VGA|controller|xCounter [7]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|controller|controller_translator|Add1~9_sumout ),
	.cout(\VGA|controller|controller_translator|Add1~10 ),
	.shareout(\VGA|controller|controller_translator|Add1~11 ));
// synopsys translate_off
defparam \VGA|controller|controller_translator|Add1~9 .extended_lut = "off";
defparam \VGA|controller|controller_translator|Add1~9 .lut_mask = 64'h0000030300003C3C;
defparam \VGA|controller|controller_translator|Add1~9 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X34_Y16_N33
cyclonev_lcell_comb \VGA|controller|controller_translator|Add1~13 (
// Equation(s):
// \VGA|controller|controller_translator|Add1~13_sumout  = SUM(( !\VGA|controller|xCounter [8] $ (!\VGA|controller|yCounter [3]) ) + ( \VGA|controller|controller_translator|Add1~11  ) + ( \VGA|controller|controller_translator|Add1~10  ))
// \VGA|controller|controller_translator|Add1~14  = CARRY(( !\VGA|controller|xCounter [8] $ (!\VGA|controller|yCounter [3]) ) + ( \VGA|controller|controller_translator|Add1~11  ) + ( \VGA|controller|controller_translator|Add1~10  ))
// \VGA|controller|controller_translator|Add1~15  = SHARE((\VGA|controller|xCounter [8] & \VGA|controller|yCounter [3]))

	.dataa(!\VGA|controller|xCounter [8]),
	.datab(gnd),
	.datac(!\VGA|controller|yCounter [3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|controller|controller_translator|Add1~10 ),
	.sharein(\VGA|controller|controller_translator|Add1~11 ),
	.combout(),
	.sumout(\VGA|controller|controller_translator|Add1~13_sumout ),
	.cout(\VGA|controller|controller_translator|Add1~14 ),
	.shareout(\VGA|controller|controller_translator|Add1~15 ));
// synopsys translate_off
defparam \VGA|controller|controller_translator|Add1~13 .extended_lut = "off";
defparam \VGA|controller|controller_translator|Add1~13 .lut_mask = 64'h0000050500005A5A;
defparam \VGA|controller|controller_translator|Add1~13 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X34_Y16_N36
cyclonev_lcell_comb \VGA|controller|controller_translator|Add1~17 (
// Equation(s):
// \VGA|controller|controller_translator|Add1~17_sumout  = SUM(( !\VGA|controller|yCounter [4] $ (!\VGA|controller|yCounter [2] $ (\VGA|controller|xCounter [9])) ) + ( \VGA|controller|controller_translator|Add1~15  ) + ( 
// \VGA|controller|controller_translator|Add1~14  ))
// \VGA|controller|controller_translator|Add1~18  = CARRY(( !\VGA|controller|yCounter [4] $ (!\VGA|controller|yCounter [2] $ (\VGA|controller|xCounter [9])) ) + ( \VGA|controller|controller_translator|Add1~15  ) + ( 
// \VGA|controller|controller_translator|Add1~14  ))
// \VGA|controller|controller_translator|Add1~19  = SHARE((!\VGA|controller|yCounter [4] & (\VGA|controller|yCounter [2] & \VGA|controller|xCounter [9])) # (\VGA|controller|yCounter [4] & ((\VGA|controller|xCounter [9]) # (\VGA|controller|yCounter [2]))))

	.dataa(gnd),
	.datab(!\VGA|controller|yCounter [4]),
	.datac(!\VGA|controller|yCounter [2]),
	.datad(!\VGA|controller|xCounter [9]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|controller|controller_translator|Add1~14 ),
	.sharein(\VGA|controller|controller_translator|Add1~15 ),
	.combout(),
	.sumout(\VGA|controller|controller_translator|Add1~17_sumout ),
	.cout(\VGA|controller|controller_translator|Add1~18 ),
	.shareout(\VGA|controller|controller_translator|Add1~19 ));
// synopsys translate_off
defparam \VGA|controller|controller_translator|Add1~17 .extended_lut = "off";
defparam \VGA|controller|controller_translator|Add1~17 .lut_mask = 64'h0000033F00003CC3;
defparam \VGA|controller|controller_translator|Add1~17 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X34_Y16_N39
cyclonev_lcell_comb \VGA|controller|controller_translator|Add1~21 (
// Equation(s):
// \VGA|controller|controller_translator|Add1~21_sumout  = SUM(( !\VGA|controller|yCounter [5] $ (!\VGA|controller|yCounter [3]) ) + ( \VGA|controller|controller_translator|Add1~19  ) + ( \VGA|controller|controller_translator|Add1~18  ))
// \VGA|controller|controller_translator|Add1~22  = CARRY(( !\VGA|controller|yCounter [5] $ (!\VGA|controller|yCounter [3]) ) + ( \VGA|controller|controller_translator|Add1~19  ) + ( \VGA|controller|controller_translator|Add1~18  ))
// \VGA|controller|controller_translator|Add1~23  = SHARE((\VGA|controller|yCounter [5] & \VGA|controller|yCounter [3]))

	.dataa(!\VGA|controller|yCounter [5]),
	.datab(gnd),
	.datac(!\VGA|controller|yCounter [3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|controller|controller_translator|Add1~18 ),
	.sharein(\VGA|controller|controller_translator|Add1~19 ),
	.combout(),
	.sumout(\VGA|controller|controller_translator|Add1~21_sumout ),
	.cout(\VGA|controller|controller_translator|Add1~22 ),
	.shareout(\VGA|controller|controller_translator|Add1~23 ));
// synopsys translate_off
defparam \VGA|controller|controller_translator|Add1~21 .extended_lut = "off";
defparam \VGA|controller|controller_translator|Add1~21 .lut_mask = 64'h0000050500005A5A;
defparam \VGA|controller|controller_translator|Add1~21 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X34_Y16_N42
cyclonev_lcell_comb \VGA|controller|controller_translator|Add1~25 (
// Equation(s):
// \VGA|controller|controller_translator|Add1~25_sumout  = SUM(( !\VGA|controller|yCounter [4] $ (!\VGA|controller|yCounter [6]) ) + ( \VGA|controller|controller_translator|Add1~23  ) + ( \VGA|controller|controller_translator|Add1~22  ))
// \VGA|controller|controller_translator|Add1~26  = CARRY(( !\VGA|controller|yCounter [4] $ (!\VGA|controller|yCounter [6]) ) + ( \VGA|controller|controller_translator|Add1~23  ) + ( \VGA|controller|controller_translator|Add1~22  ))
// \VGA|controller|controller_translator|Add1~27  = SHARE((\VGA|controller|yCounter [4] & \VGA|controller|yCounter [6]))

	.dataa(gnd),
	.datab(!\VGA|controller|yCounter [4]),
	.datac(!\VGA|controller|yCounter [6]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|controller|controller_translator|Add1~22 ),
	.sharein(\VGA|controller|controller_translator|Add1~23 ),
	.combout(),
	.sumout(\VGA|controller|controller_translator|Add1~25_sumout ),
	.cout(\VGA|controller|controller_translator|Add1~26 ),
	.shareout(\VGA|controller|controller_translator|Add1~27 ));
// synopsys translate_off
defparam \VGA|controller|controller_translator|Add1~25 .extended_lut = "off";
defparam \VGA|controller|controller_translator|Add1~25 .lut_mask = 64'h0000030300003C3C;
defparam \VGA|controller|controller_translator|Add1~25 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X34_Y16_N45
cyclonev_lcell_comb \VGA|controller|controller_translator|Add1~29 (
// Equation(s):
// \VGA|controller|controller_translator|Add1~29_sumout  = SUM(( !\VGA|controller|yCounter [5] $ (!\VGA|controller|yCounter[7]~DUPLICATE_q ) ) + ( \VGA|controller|controller_translator|Add1~27  ) + ( \VGA|controller|controller_translator|Add1~26  ))
// \VGA|controller|controller_translator|Add1~30  = CARRY(( !\VGA|controller|yCounter [5] $ (!\VGA|controller|yCounter[7]~DUPLICATE_q ) ) + ( \VGA|controller|controller_translator|Add1~27  ) + ( \VGA|controller|controller_translator|Add1~26  ))
// \VGA|controller|controller_translator|Add1~31  = SHARE((\VGA|controller|yCounter [5] & \VGA|controller|yCounter[7]~DUPLICATE_q ))

	.dataa(!\VGA|controller|yCounter [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(!\VGA|controller|yCounter[7]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|controller|controller_translator|Add1~26 ),
	.sharein(\VGA|controller|controller_translator|Add1~27 ),
	.combout(),
	.sumout(\VGA|controller|controller_translator|Add1~29_sumout ),
	.cout(\VGA|controller|controller_translator|Add1~30 ),
	.shareout(\VGA|controller|controller_translator|Add1~31 ));
// synopsys translate_off
defparam \VGA|controller|controller_translator|Add1~29 .extended_lut = "off";
defparam \VGA|controller|controller_translator|Add1~29 .lut_mask = 64'h00000055000055AA;
defparam \VGA|controller|controller_translator|Add1~29 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X34_Y16_N48
cyclonev_lcell_comb \VGA|controller|controller_translator|Add1~33 (
// Equation(s):
// \VGA|controller|controller_translator|Add1~33_sumout  = SUM(( !\VGA|controller|yCounter [6] $ (!\VGA|controller|yCounter [8]) ) + ( \VGA|controller|controller_translator|Add1~31  ) + ( \VGA|controller|controller_translator|Add1~30  ))
// \VGA|controller|controller_translator|Add1~34  = CARRY(( !\VGA|controller|yCounter [6] $ (!\VGA|controller|yCounter [8]) ) + ( \VGA|controller|controller_translator|Add1~31  ) + ( \VGA|controller|controller_translator|Add1~30  ))
// \VGA|controller|controller_translator|Add1~35  = SHARE((\VGA|controller|yCounter [6] & \VGA|controller|yCounter [8]))

	.dataa(gnd),
	.datab(!\VGA|controller|yCounter [6]),
	.datac(!\VGA|controller|yCounter [8]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|controller|controller_translator|Add1~30 ),
	.sharein(\VGA|controller|controller_translator|Add1~31 ),
	.combout(),
	.sumout(\VGA|controller|controller_translator|Add1~33_sumout ),
	.cout(\VGA|controller|controller_translator|Add1~34 ),
	.shareout(\VGA|controller|controller_translator|Add1~35 ));
// synopsys translate_off
defparam \VGA|controller|controller_translator|Add1~33 .extended_lut = "off";
defparam \VGA|controller|controller_translator|Add1~33 .lut_mask = 64'h0000030300003C3C;
defparam \VGA|controller|controller_translator|Add1~33 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X34_Y16_N51
cyclonev_lcell_comb \VGA|controller|controller_translator|Add1~37 (
// Equation(s):
// \VGA|controller|controller_translator|Add1~37_sumout  = SUM(( \VGA|controller|yCounter[7]~DUPLICATE_q  ) + ( \VGA|controller|controller_translator|Add1~35  ) + ( \VGA|controller|controller_translator|Add1~34  ))
// \VGA|controller|controller_translator|Add1~38  = CARRY(( \VGA|controller|yCounter[7]~DUPLICATE_q  ) + ( \VGA|controller|controller_translator|Add1~35  ) + ( \VGA|controller|controller_translator|Add1~34  ))
// \VGA|controller|controller_translator|Add1~39  = SHARE(GND)

	.dataa(!\VGA|controller|yCounter[7]~DUPLICATE_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|controller|controller_translator|Add1~34 ),
	.sharein(\VGA|controller|controller_translator|Add1~35 ),
	.combout(),
	.sumout(\VGA|controller|controller_translator|Add1~37_sumout ),
	.cout(\VGA|controller|controller_translator|Add1~38 ),
	.shareout(\VGA|controller|controller_translator|Add1~39 ));
// synopsys translate_off
defparam \VGA|controller|controller_translator|Add1~37 .extended_lut = "off";
defparam \VGA|controller|controller_translator|Add1~37 .lut_mask = 64'h0000000000005555;
defparam \VGA|controller|controller_translator|Add1~37 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X34_Y16_N54
cyclonev_lcell_comb \VGA|controller|controller_translator|Add1~1 (
// Equation(s):
// \VGA|controller|controller_translator|Add1~1_sumout  = SUM(( \VGA|controller|yCounter [8] ) + ( \VGA|controller|controller_translator|Add1~39  ) + ( \VGA|controller|controller_translator|Add1~38  ))
// \VGA|controller|controller_translator|Add1~2  = CARRY(( \VGA|controller|yCounter [8] ) + ( \VGA|controller|controller_translator|Add1~39  ) + ( \VGA|controller|controller_translator|Add1~38  ))
// \VGA|controller|controller_translator|Add1~3  = SHARE(GND)

	.dataa(gnd),
	.datab(!\VGA|controller|yCounter [8]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|controller|controller_translator|Add1~38 ),
	.sharein(\VGA|controller|controller_translator|Add1~39 ),
	.combout(),
	.sumout(\VGA|controller|controller_translator|Add1~1_sumout ),
	.cout(\VGA|controller|controller_translator|Add1~2 ),
	.shareout(\VGA|controller|controller_translator|Add1~3 ));
// synopsys translate_off
defparam \VGA|controller|controller_translator|Add1~1 .extended_lut = "off";
defparam \VGA|controller|controller_translator|Add1~1 .lut_mask = 64'h0000000000003333;
defparam \VGA|controller|controller_translator|Add1~1 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X34_Y16_N57
cyclonev_lcell_comb \VGA|controller|controller_translator|Add1~5 (
// Equation(s):
// \VGA|controller|controller_translator|Add1~5_sumout  = SUM(( GND ) + ( \VGA|controller|controller_translator|Add1~3  ) + ( \VGA|controller|controller_translator|Add1~2  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|controller|controller_translator|Add1~2 ),
	.sharein(\VGA|controller|controller_translator|Add1~3 ),
	.combout(),
	.sumout(\VGA|controller|controller_translator|Add1~5_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|controller|controller_translator|Add1~5 .extended_lut = "off";
defparam \VGA|controller|controller_translator|Add1~5 .lut_mask = 64'h0000000000000000;
defparam \VGA|controller|controller_translator|Add1~5 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X35_Y16_N45
cyclonev_lcell_comb \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode143w[2] (
// Equation(s):
// \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode143w [2] = (!\VGA|controller|controller_translator|Add1~1_sumout  & !\VGA|controller|controller_translator|Add1~5_sumout )

	.dataa(!\VGA|controller|controller_translator|Add1~1_sumout ),
	.datab(!\VGA|controller|controller_translator|Add1~5_sumout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|VideoMemory|auto_generated|rden_decode_b|w_anode143w [2]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode143w[2] .extended_lut = "off";
defparam \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode143w[2] .lut_mask = 64'h8888888888888888;
defparam \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode143w[2] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y20_N21
cyclonev_lcell_comb \c0|Selector13~0 (
// Equation(s):
// \c0|Selector13~0_combout  = ( \c0|current_state.S_LOGIC~q  & ( (!\c0|logic_1|out [0] & (\c0|logic_1|out [2] & (\c0|logic_1|out [1] & !\c0|logic_1|out [3]))) ) )

	.dataa(!\c0|logic_1|out [0]),
	.datab(!\c0|logic_1|out [2]),
	.datac(!\c0|logic_1|out [1]),
	.datad(!\c0|logic_1|out [3]),
	.datae(gnd),
	.dataf(!\c0|current_state.S_LOGIC~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\c0|Selector13~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \c0|Selector13~0 .extended_lut = "off";
defparam \c0|Selector13~0 .lut_mask = 64'h0000000002000200;
defparam \c0|Selector13~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y23_N18
cyclonev_lcell_comb \c0|Selector13~1 (
// Equation(s):
// \c0|Selector13~1_combout  = ( \c0|current_state.S_LOAD_PRESET~q  ) # ( !\c0|current_state.S_LOAD_PRESET~q  & ( \c0|Selector13~0_combout  ) )

	.dataa(!\c0|Selector13~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\c0|current_state.S_LOAD_PRESET~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\c0|Selector13~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \c0|Selector13~1 .extended_lut = "off";
defparam \c0|Selector13~1 .lut_mask = 64'h55555555FFFFFFFF;
defparam \c0|Selector13~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y21_N45
cyclonev_lcell_comb \c0|c3|out~2 (
// Equation(s):
// \c0|c3|out~2_combout  = (!\c0|current_state.S_LOGIC~q  & !\c0|c3|out [0])

	.dataa(gnd),
	.datab(!\c0|current_state.S_LOGIC~q ),
	.datac(gnd),
	.datad(!\c0|c3|out [0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\c0|c3|out~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \c0|c3|out~2 .extended_lut = "off";
defparam \c0|c3|out~2 .lut_mask = 64'hCC00CC00CC00CC00;
defparam \c0|c3|out~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y24_N27
cyclonev_lcell_comb \c0|c3|out[1]~0 (
// Equation(s):
// \c0|c3|out[1]~0_combout  = ( \c0|logic_1|out [3] & ( \c0|current_state.S_LOGIC~q  ) ) # ( !\c0|logic_1|out [3] & ( ((!\c0|logic_1|out [2] & (\c0|logic_1|out [0] & !\c0|logic_1|out [1]))) # (\c0|current_state.S_LOGIC~q ) ) )

	.dataa(!\c0|logic_1|out [2]),
	.datab(!\c0|logic_1|out [0]),
	.datac(!\c0|logic_1|out [1]),
	.datad(!\c0|current_state.S_LOGIC~q ),
	.datae(gnd),
	.dataf(!\c0|logic_1|out [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\c0|c3|out[1]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \c0|c3|out[1]~0 .extended_lut = "off";
defparam \c0|c3|out[1]~0 .lut_mask = 64'h20FF20FF00FF00FF;
defparam \c0|c3|out[1]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y21_N47
dffeas \c0|c3|out[0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\c0|c3|out~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\c0|c3|out[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\c0|c3|out [0]),
	.prn(vcc));
// synopsys translate_off
defparam \c0|c3|out[0] .is_wysiwyg = "true";
defparam \c0|c3|out[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X39_Y21_N36
cyclonev_lcell_comb \c0|c3|out~5 (
// Equation(s):
// \c0|c3|out~5_combout  = ( \c0|c3|out [0] & ( (!\c0|current_state.S_LOGIC~q  & !\c0|c3|out [1]) ) ) # ( !\c0|c3|out [0] & ( (!\c0|current_state.S_LOGIC~q  & \c0|c3|out [1]) ) )

	.dataa(gnd),
	.datab(!\c0|current_state.S_LOGIC~q ),
	.datac(gnd),
	.datad(!\c0|c3|out [1]),
	.datae(gnd),
	.dataf(!\c0|c3|out [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\c0|c3|out~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \c0|c3|out~5 .extended_lut = "off";
defparam \c0|c3|out~5 .lut_mask = 64'h00CC00CCCC00CC00;
defparam \c0|c3|out~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y21_N38
dffeas \c0|c3|out[1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\c0|c3|out~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\c0|c3|out[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\c0|c3|out [1]),
	.prn(vcc));
// synopsys translate_off
defparam \c0|c3|out[1] .is_wysiwyg = "true";
defparam \c0|c3|out[1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X39_Y21_N42
cyclonev_lcell_comb \c0|c3|out~6 (
// Equation(s):
// \c0|c3|out~6_combout  = ( \c0|c3|out [0] & ( (!\c0|current_state.S_LOGIC~q  & (!\c0|c3|out [1] $ (!\c0|c3|out [2]))) ) ) # ( !\c0|c3|out [0] & ( (!\c0|current_state.S_LOGIC~q  & \c0|c3|out [2]) ) )

	.dataa(gnd),
	.datab(!\c0|current_state.S_LOGIC~q ),
	.datac(!\c0|c3|out [1]),
	.datad(!\c0|c3|out [2]),
	.datae(gnd),
	.dataf(!\c0|c3|out [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\c0|c3|out~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \c0|c3|out~6 .extended_lut = "off";
defparam \c0|c3|out~6 .lut_mask = 64'h00CC00CC0CC00CC0;
defparam \c0|c3|out~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y21_N44
dffeas \c0|c3|out[2] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\c0|c3|out~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\c0|c3|out[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\c0|c3|out [2]),
	.prn(vcc));
// synopsys translate_off
defparam \c0|c3|out[2] .is_wysiwyg = "true";
defparam \c0|c3|out[2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X39_Y21_N12
cyclonev_lcell_comb \c0|c3|Equal0~1 (
// Equation(s):
// \c0|c3|Equal0~1_combout  = ( \c0|c3|out [2] & ( (\c0|c3|out [5] & \c0|c3|out [1]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\c0|c3|out [5]),
	.datad(!\c0|c3|out [1]),
	.datae(gnd),
	.dataf(!\c0|c3|out [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\c0|c3|Equal0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \c0|c3|Equal0~1 .extended_lut = "off";
defparam \c0|c3|Equal0~1 .lut_mask = 64'h00000000000F000F;
defparam \c0|c3|Equal0~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y21_N24
cyclonev_lcell_comb \c0|Add8~1 (
// Equation(s):
// \c0|Add8~1_combout  = ( \c0|c3|out [0] & ( !\c0|c3|out [3] $ (((!\c0|c3|out [2]) # (!\c0|c3|out [1]))) ) ) # ( !\c0|c3|out [0] & ( \c0|c3|out [3] ) )

	.dataa(gnd),
	.datab(!\c0|c3|out [2]),
	.datac(!\c0|c3|out [3]),
	.datad(!\c0|c3|out [1]),
	.datae(gnd),
	.dataf(!\c0|c3|out [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\c0|Add8~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \c0|Add8~1 .extended_lut = "off";
defparam \c0|Add8~1 .lut_mask = 64'h0F0F0F0F0F3C0F3C;
defparam \c0|Add8~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y21_N18
cyclonev_lcell_comb \c0|c3|out~1 (
// Equation(s):
// \c0|c3|out~1_combout  = ( \c0|Add8~1_combout  & ( (!\c0|current_state.S_LOGIC~q  & ((!\c0|c3|Equal0~1_combout ) # (!\c0|c3|Equal0~0_combout ))) ) )

	.dataa(gnd),
	.datab(!\c0|c3|Equal0~1_combout ),
	.datac(!\c0|c3|Equal0~0_combout ),
	.datad(!\c0|current_state.S_LOGIC~q ),
	.datae(gnd),
	.dataf(!\c0|Add8~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\c0|c3|out~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \c0|c3|out~1 .extended_lut = "off";
defparam \c0|c3|out~1 .lut_mask = 64'h00000000FC00FC00;
defparam \c0|c3|out~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y21_N20
dffeas \c0|c3|out[3] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\c0|c3|out~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\c0|c3|out[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\c0|c3|out [3]),
	.prn(vcc));
// synopsys translate_off
defparam \c0|c3|out[3] .is_wysiwyg = "true";
defparam \c0|c3|out[3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X39_Y21_N33
cyclonev_lcell_comb \c0|c3|Equal0~0 (
// Equation(s):
// \c0|c3|Equal0~0_combout  = ( !\c0|c3|out [3] & ( (\c0|c3|out [0] & !\c0|c3|out [4]) ) )

	.dataa(!\c0|c3|out [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(!\c0|c3|out [4]),
	.datae(gnd),
	.dataf(!\c0|c3|out [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\c0|c3|Equal0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \c0|c3|Equal0~0 .extended_lut = "off";
defparam \c0|c3|Equal0~0 .lut_mask = 64'h5500550000000000;
defparam \c0|c3|Equal0~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y21_N27
cyclonev_lcell_comb \c0|Add8~0 (
// Equation(s):
// \c0|Add8~0_combout  = ( \c0|c3|out [3] & ( (\c0|c3|out [0] & (\c0|c3|out [2] & \c0|c3|out [1])) ) )

	.dataa(!\c0|c3|out [0]),
	.datab(!\c0|c3|out [2]),
	.datac(gnd),
	.datad(!\c0|c3|out [1]),
	.datae(gnd),
	.dataf(!\c0|c3|out [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\c0|Add8~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \c0|Add8~0 .extended_lut = "off";
defparam \c0|Add8~0 .lut_mask = 64'h0000000000110011;
defparam \c0|Add8~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y21_N21
cyclonev_lcell_comb \c0|c3|out~3 (
// Equation(s):
// \c0|c3|out~3_combout  = ( \c0|Add8~0_combout  & ( (!\c0|current_state.S_LOGIC~q  & (!\c0|c3|out [4] & ((!\c0|c3|Equal0~0_combout ) # (!\c0|c3|Equal0~1_combout )))) ) ) # ( !\c0|Add8~0_combout  & ( (!\c0|current_state.S_LOGIC~q  & (\c0|c3|out [4] & 
// ((!\c0|c3|Equal0~0_combout ) # (!\c0|c3|Equal0~1_combout )))) ) )

	.dataa(!\c0|c3|Equal0~0_combout ),
	.datab(!\c0|c3|Equal0~1_combout ),
	.datac(!\c0|current_state.S_LOGIC~q ),
	.datad(!\c0|c3|out [4]),
	.datae(gnd),
	.dataf(!\c0|Add8~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\c0|c3|out~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \c0|c3|out~3 .extended_lut = "off";
defparam \c0|c3|out~3 .lut_mask = 64'h00E000E0E000E000;
defparam \c0|c3|out~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y21_N23
dffeas \c0|c3|out[4] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\c0|c3|out~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\c0|c3|out[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\c0|c3|out [4]),
	.prn(vcc));
// synopsys translate_off
defparam \c0|c3|out[4] .is_wysiwyg = "true";
defparam \c0|c3|out[4] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X39_Y21_N48
cyclonev_lcell_comb \c0|c3|out~4 (
// Equation(s):
// \c0|c3|out~4_combout  = ( \c0|c3|out [5] & ( \c0|Add8~0_combout  & ( (!\c0|c3|out [4] & (!\c0|current_state.S_LOGIC~q  & ((!\c0|c3|Equal0~1_combout ) # (!\c0|c3|Equal0~0_combout )))) ) ) ) # ( !\c0|c3|out [5] & ( \c0|Add8~0_combout  & ( (\c0|c3|out [4] & 
// (!\c0|current_state.S_LOGIC~q  & ((!\c0|c3|Equal0~1_combout ) # (!\c0|c3|Equal0~0_combout )))) ) ) ) # ( \c0|c3|out [5] & ( !\c0|Add8~0_combout  & ( (!\c0|current_state.S_LOGIC~q  & ((!\c0|c3|Equal0~1_combout ) # (!\c0|c3|Equal0~0_combout ))) ) ) )

	.dataa(!\c0|c3|out [4]),
	.datab(!\c0|c3|Equal0~1_combout ),
	.datac(!\c0|current_state.S_LOGIC~q ),
	.datad(!\c0|c3|Equal0~0_combout ),
	.datae(!\c0|c3|out [5]),
	.dataf(!\c0|Add8~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\c0|c3|out~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \c0|c3|out~4 .extended_lut = "off";
defparam \c0|c3|out~4 .lut_mask = 64'h0000F0C05040A080;
defparam \c0|c3|out~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y21_N50
dffeas \c0|c3|out[5] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\c0|c3|out~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\c0|c3|out[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\c0|c3|out [5]),
	.prn(vcc));
// synopsys translate_off
defparam \c0|c3|out[5] .is_wysiwyg = "true";
defparam \c0|c3|out[5] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y22_N6
cyclonev_lcell_comb \c0|Mux8~2 (
// Equation(s):
// \c0|Mux8~2_combout  = ( \c0|c3|out [4] & ( (!\c0|c3|out [5] & (!\c0|c3|out [3])) # (\c0|c3|out [5] & ((\c0|c3|out [0]))) ) ) # ( !\c0|c3|out [4] & ( (!\c0|c3|out [5] & ((\c0|c3|out [0]) # (\c0|c3|out [3]))) # (\c0|c3|out [5] & (\c0|c3|out [3] & \c0|c3|out 
// [0])) ) )

	.dataa(gnd),
	.datab(!\c0|c3|out [5]),
	.datac(!\c0|c3|out [3]),
	.datad(!\c0|c3|out [0]),
	.datae(gnd),
	.dataf(!\c0|c3|out [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\c0|Mux8~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \c0|Mux8~2 .extended_lut = "off";
defparam \c0|Mux8~2 .lut_mask = 64'h0CCF0CCFC0F3C0F3;
defparam \c0|Mux8~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y20_N54
cyclonev_lcell_comb \c0|c30l|out~0 (
// Equation(s):
// \c0|c30l|out~0_combout  = ( !\c0|c30l|out [0] & ( \c0|c30l|out [4] & ( (!\c0|current_state.S_LOGIC~q  & ((!\c0|c30l|out [2]) # ((!\c0|c30l|out [3]) # (!\c0|c30l|out [1])))) ) ) ) # ( !\c0|c30l|out [0] & ( !\c0|c30l|out [4] & ( !\c0|current_state.S_LOGIC~q 
//  ) ) )

	.dataa(!\c0|c30l|out [2]),
	.datab(!\c0|c30l|out [3]),
	.datac(!\c0|current_state.S_LOGIC~q ),
	.datad(!\c0|c30l|out [1]),
	.datae(!\c0|c30l|out [0]),
	.dataf(!\c0|c30l|out [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\c0|c30l|out~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \c0|c30l|out~0 .extended_lut = "off";
defparam \c0|c30l|out~0 .lut_mask = 64'hF0F00000F0E00000;
defparam \c0|c30l|out~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y22_N42
cyclonev_lcell_comb \c0|Decoder6~1 (
// Equation(s):
// \c0|Decoder6~1_combout  = ( !\c0|logic_1|out [3] & ( (!\c0|logic_1|out [2] & (!\c0|logic_1|out [1] & \c0|logic_1|out [0])) ) )

	.dataa(gnd),
	.datab(!\c0|logic_1|out [2]),
	.datac(!\c0|logic_1|out [1]),
	.datad(!\c0|logic_1|out [0]),
	.datae(gnd),
	.dataf(!\c0|logic_1|out [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\c0|Decoder6~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \c0|Decoder6~1 .extended_lut = "off";
defparam \c0|Decoder6~1 .lut_mask = 64'h00C000C000000000;
defparam \c0|Decoder6~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y22_N15
cyclonev_lcell_comb \c0|c30l|out[1]~1 (
// Equation(s):
// \c0|c30l|out[1]~1_combout  = ( \c0|Decoder6~1_combout  & ( ((\c0|c3|Equal0~0_combout  & \c0|c3|Equal0~1_combout )) # (\c0|current_state.S_LOGIC~q ) ) ) # ( !\c0|Decoder6~1_combout  & ( \c0|current_state.S_LOGIC~q  ) )

	.dataa(!\c0|current_state.S_LOGIC~q ),
	.datab(gnd),
	.datac(!\c0|c3|Equal0~0_combout ),
	.datad(!\c0|c3|Equal0~1_combout ),
	.datae(gnd),
	.dataf(!\c0|Decoder6~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\c0|c30l|out[1]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \c0|c30l|out[1]~1 .extended_lut = "off";
defparam \c0|c30l|out[1]~1 .lut_mask = 64'h55555555555F555F;
defparam \c0|c30l|out[1]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y20_N56
dffeas \c0|c30l|out[0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\c0|c30l|out~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\c0|c30l|out[1]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\c0|c30l|out [0]),
	.prn(vcc));
// synopsys translate_off
defparam \c0|c30l|out[0] .is_wysiwyg = "true";
defparam \c0|c30l|out[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y20_N12
cyclonev_lcell_comb \c0|c30l|out~5 (
// Equation(s):
// \c0|c30l|out~5_combout  = ( \c0|c30l|out [3] & ( \c0|c30l|out [4] & ( (!\c0|current_state.S_LOGIC~q  & ((!\c0|c30l|out [2]) # (!\c0|c30l|out [1]))) ) ) ) # ( !\c0|c30l|out [3] & ( \c0|c30l|out [4] & ( (\c0|c30l|out [2] & (\c0|c30l|out [1] & (\c0|c30l|out 
// [0] & !\c0|current_state.S_LOGIC~q ))) ) ) ) # ( \c0|c30l|out [3] & ( !\c0|c30l|out [4] & ( (!\c0|current_state.S_LOGIC~q  & ((!\c0|c30l|out [2]) # ((!\c0|c30l|out [1]) # (!\c0|c30l|out [0])))) ) ) ) # ( !\c0|c30l|out [3] & ( !\c0|c30l|out [4] & ( 
// (\c0|c30l|out [2] & (\c0|c30l|out [1] & (\c0|c30l|out [0] & !\c0|current_state.S_LOGIC~q ))) ) ) )

	.dataa(!\c0|c30l|out [2]),
	.datab(!\c0|c30l|out [1]),
	.datac(!\c0|c30l|out [0]),
	.datad(!\c0|current_state.S_LOGIC~q ),
	.datae(!\c0|c30l|out [3]),
	.dataf(!\c0|c30l|out [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\c0|c30l|out~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \c0|c30l|out~5 .extended_lut = "off";
defparam \c0|c30l|out~5 .lut_mask = 64'h0100FE000100EE00;
defparam \c0|c30l|out~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y20_N14
dffeas \c0|c30l|out[3] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\c0|c30l|out~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\c0|c30l|out[1]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\c0|c30l|out [3]),
	.prn(vcc));
// synopsys translate_off
defparam \c0|c30l|out[3] .is_wysiwyg = "true";
defparam \c0|c30l|out[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y20_N42
cyclonev_lcell_comb \c0|c30l|out~3 (
// Equation(s):
// \c0|c30l|out~3_combout  = ( \c0|c30l|out [0] & ( !\c0|current_state.S_LOGIC~q  & ( !\c0|c30l|out [1] ) ) ) # ( !\c0|c30l|out [0] & ( !\c0|current_state.S_LOGIC~q  & ( (\c0|c30l|out [1] & ((!\c0|c30l|out [2]) # ((!\c0|c30l|out [4]) # (!\c0|c30l|out [3])))) 
// ) ) )

	.dataa(!\c0|c30l|out [2]),
	.datab(!\c0|c30l|out [1]),
	.datac(!\c0|c30l|out [4]),
	.datad(!\c0|c30l|out [3]),
	.datae(!\c0|c30l|out [0]),
	.dataf(!\c0|current_state.S_LOGIC~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\c0|c30l|out~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \c0|c30l|out~3 .extended_lut = "off";
defparam \c0|c30l|out~3 .lut_mask = 64'h3332CCCC00000000;
defparam \c0|c30l|out~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y20_N44
dffeas \c0|c30l|out[1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\c0|c30l|out~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\c0|c30l|out[1]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\c0|c30l|out [1]),
	.prn(vcc));
// synopsys translate_off
defparam \c0|c30l|out[1] .is_wysiwyg = "true";
defparam \c0|c30l|out[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y20_N0
cyclonev_lcell_comb \c0|c30l|out~4 (
// Equation(s):
// \c0|c30l|out~4_combout  = ( \c0|c30l|out [0] & ( !\c0|current_state.S_LOGIC~q  & ( !\c0|c30l|out [2] $ (!\c0|c30l|out [1]) ) ) ) # ( !\c0|c30l|out [0] & ( !\c0|current_state.S_LOGIC~q  & ( (\c0|c30l|out [2] & ((!\c0|c30l|out [1]) # ((!\c0|c30l|out [4]) # 
// (!\c0|c30l|out [3])))) ) ) )

	.dataa(!\c0|c30l|out [2]),
	.datab(!\c0|c30l|out [1]),
	.datac(!\c0|c30l|out [4]),
	.datad(!\c0|c30l|out [3]),
	.datae(!\c0|c30l|out [0]),
	.dataf(!\c0|current_state.S_LOGIC~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\c0|c30l|out~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \c0|c30l|out~4 .extended_lut = "off";
defparam \c0|c30l|out~4 .lut_mask = 64'h5554666600000000;
defparam \c0|c30l|out~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y20_N11
dffeas \c0|c30l|out[2] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\c0|c30l|out~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\c0|c30l|out[1]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\c0|c30l|out [2]),
	.prn(vcc));
// synopsys translate_off
defparam \c0|c30l|out[2] .is_wysiwyg = "true";
defparam \c0|c30l|out[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y20_N48
cyclonev_lcell_comb \c0|c30l|out~2 (
// Equation(s):
// \c0|c30l|out~2_combout  = ( \c0|c30l|out [4] & ( !\c0|current_state.S_LOGIC~q  & ( (!\c0|c30l|out [2]) # ((!\c0|c30l|out [3]) # (!\c0|c30l|out [1])) ) ) ) # ( !\c0|c30l|out [4] & ( !\c0|current_state.S_LOGIC~q  & ( (\c0|c30l|out [2] & (\c0|c30l|out [3] & 
// (\c0|c30l|out [0] & \c0|c30l|out [1]))) ) ) )

	.dataa(!\c0|c30l|out [2]),
	.datab(!\c0|c30l|out [3]),
	.datac(!\c0|c30l|out [0]),
	.datad(!\c0|c30l|out [1]),
	.datae(!\c0|c30l|out [4]),
	.dataf(!\c0|current_state.S_LOGIC~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\c0|c30l|out~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \c0|c30l|out~2 .extended_lut = "off";
defparam \c0|c30l|out~2 .lut_mask = 64'h0001FFEE00000000;
defparam \c0|c30l|out~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y20_N50
dffeas \c0|c30l|out[4] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\c0|c30l|out~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\c0|c30l|out[1]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\c0|c30l|out [4]),
	.prn(vcc));
// synopsys translate_off
defparam \c0|c30l|out[4] .is_wysiwyg = "true";
defparam \c0|c30l|out[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y20_N9
cyclonev_lcell_comb \c0|LessThan7~0 (
// Equation(s):
// \c0|LessThan7~0_combout  = ( \c0|c30l|out [2] & ( (\c0|c30l|out [4] & (\c0|c30l|out [3] & ((\c0|c30l|out [0]) # (\c0|c30l|out [1])))) ) )

	.dataa(!\c0|c30l|out [4]),
	.datab(!\c0|c30l|out [3]),
	.datac(!\c0|c30l|out [1]),
	.datad(!\c0|c30l|out [0]),
	.datae(gnd),
	.dataf(!\c0|c30l|out [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\c0|LessThan7~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \c0|LessThan7~0 .extended_lut = "off";
defparam \c0|LessThan7~0 .lut_mask = 64'h0000000001110111;
defparam \c0|LessThan7~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y22_N24
cyclonev_lcell_comb \c0|LessThan3~0 (
// Equation(s):
// \c0|LessThan3~0_combout  = ( !\c0|c3|out [4] & ( (!\c0|c3|out [3] & (!\c0|c3|out [5] & (!\c0|c3|out [2] & \c0|c3|out [0]))) ) )

	.dataa(!\c0|c3|out [3]),
	.datab(!\c0|c3|out [5]),
	.datac(!\c0|c3|out [2]),
	.datad(!\c0|c3|out [0]),
	.datae(gnd),
	.dataf(!\c0|c3|out [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\c0|LessThan3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \c0|LessThan3~0 .extended_lut = "off";
defparam \c0|LessThan3~0 .lut_mask = 64'h0080008000000000;
defparam \c0|LessThan3~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y22_N24
cyclonev_lcell_comb \c0|Decoder6~0 (
// Equation(s):
// \c0|Decoder6~0_combout  = ( !\c0|logic_1|out [3] & ( (!\c0|logic_1|out [1] & (\c0|logic_1|out [2] & (\c0|logic_1|out [0] & \c0|current_state.S_LOGIC~q ))) ) )

	.dataa(!\c0|logic_1|out [1]),
	.datab(!\c0|logic_1|out [2]),
	.datac(!\c0|logic_1|out [0]),
	.datad(!\c0|current_state.S_LOGIC~q ),
	.datae(gnd),
	.dataf(!\c0|logic_1|out [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\c0|Decoder6~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \c0|Decoder6~0 .extended_lut = "off";
defparam \c0|Decoder6~0 .lut_mask = 64'h0002000200000000;
defparam \c0|Decoder6~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y20_N24
cyclonev_lcell_comb \c0|address[4]~0 (
// Equation(s):
// \c0|address[4]~0_combout  = ( !\c0|current_state.S_LOAD_XYC~q  & ( (!\c0|current_state.S_CYCLE_0~q  & !\c0|Equal10~0_combout ) ) )

	.dataa(!\c0|current_state.S_CYCLE_0~q ),
	.datab(!\c0|Equal10~0_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\c0|current_state.S_LOAD_XYC~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\c0|address[4]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \c0|address[4]~0 .extended_lut = "off";
defparam \c0|address[4]~0 .lut_mask = 64'h8888888800000000;
defparam \c0|address[4]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y20_N9
cyclonev_lcell_comb \c0|address[0]~1 (
// Equation(s):
// \c0|address[0]~1_combout  = ( !\c0|current_state.S_LOGIC~q  & ( \c0|address[4]~0_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\c0|address[4]~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\c0|current_state.S_LOGIC~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\c0|address[0]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \c0|address[0]~1 .extended_lut = "off";
defparam \c0|address[0]~1 .lut_mask = 64'h0F0F0F0F00000000;
defparam \c0|address[0]~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y20_N33
cyclonev_lcell_comb \c0|LessThan2~0 (
// Equation(s):
// \c0|LessThan2~0_combout  = ( !\c0|c30l|out [4] & ( (\c0|c30l|out [0] & (!\c0|c30l|out [3] & (!\c0|c30l|out [1] & !\c0|c30l|out [2]))) ) )

	.dataa(!\c0|c30l|out [0]),
	.datab(!\c0|c30l|out [3]),
	.datac(!\c0|c30l|out [1]),
	.datad(!\c0|c30l|out [2]),
	.datae(gnd),
	.dataf(!\c0|c30l|out [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\c0|LessThan2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \c0|LessThan2~0 .extended_lut = "off";
defparam \c0|LessThan2~0 .lut_mask = 64'h4000400000000000;
defparam \c0|LessThan2~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y20_N51
cyclonev_lcell_comb \c0|register_logic[3]~0 (
// Equation(s):
// \c0|register_logic[3]~0_combout  = ( \c0|logic_1|out [2] & ( \c0|c30l|out [4] & ( ((\c0|c30l|out [2] & \c0|c30l|out [3])) # (\c0|logic_1|out [1]) ) ) ) # ( !\c0|logic_1|out [2] & ( \c0|c30l|out [4] & ( (!\c0|logic_1|out [1] & \c0|LessThan2~0_combout ) ) ) 
// ) # ( \c0|logic_1|out [2] & ( !\c0|c30l|out [4] & ( \c0|logic_1|out [1] ) ) ) # ( !\c0|logic_1|out [2] & ( !\c0|c30l|out [4] & ( (!\c0|logic_1|out [1] & \c0|LessThan2~0_combout ) ) ) )

	.dataa(!\c0|logic_1|out [1]),
	.datab(!\c0|c30l|out [2]),
	.datac(!\c0|LessThan2~0_combout ),
	.datad(!\c0|c30l|out [3]),
	.datae(!\c0|logic_1|out [2]),
	.dataf(!\c0|c30l|out [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\c0|register_logic[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \c0|register_logic[3]~0 .extended_lut = "off";
defparam \c0|register_logic[3]~0 .lut_mask = 64'h0A0A55550A0A5577;
defparam \c0|register_logic[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y20_N30
cyclonev_lcell_comb \c0|register_logic[3]~1 (
// Equation(s):
// \c0|register_logic[3]~1_combout  = ( !\c0|register_logic[3]~0_combout  & ( (!\c0|logic_1|out [3] & (!\c0|logic_1|out [0] & \c0|current_state.S_LOGIC~q )) ) )

	.dataa(gnd),
	.datab(!\c0|logic_1|out [3]),
	.datac(!\c0|logic_1|out [0]),
	.datad(!\c0|current_state.S_LOGIC~q ),
	.datae(gnd),
	.dataf(!\c0|register_logic[3]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\c0|register_logic[3]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \c0|register_logic[3]~1 .extended_lut = "off";
defparam \c0|register_logic[3]~1 .lut_mask = 64'h00C000C000000000;
defparam \c0|register_logic[3]~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y20_N18
cyclonev_lcell_comb \c0|Mux10~0 (
// Equation(s):
// \c0|Mux10~0_combout  = ( \c0|c30l|out [0] & ( (!\c0|logic_1|out [1]) # (\c0|logic_1|out [2]) ) ) # ( !\c0|c30l|out [0] & ( (\c0|logic_1|out [1] & !\c0|logic_1|out [2]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\c0|logic_1|out [1]),
	.datad(!\c0|logic_1|out [2]),
	.datae(gnd),
	.dataf(!\c0|c30l|out [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\c0|Mux10~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \c0|Mux10~0 .extended_lut = "off";
defparam \c0|Mux10~0 .lut_mask = 64'h0F000F00F0FFF0FF;
defparam \c0|Mux10~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y20_N15
cyclonev_lcell_comb \c0|register_logic[0] (
// Equation(s):
// \c0|register_logic [0] = ( \c0|Mux10~0_combout  & ( (!\c0|register_logic[3]~1_combout  & \c0|register_logic [0]) ) ) # ( !\c0|Mux10~0_combout  & ( (\c0|register_logic [0]) # (\c0|register_logic[3]~1_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\c0|register_logic[3]~1_combout ),
	.datad(!\c0|register_logic [0]),
	.datae(gnd),
	.dataf(!\c0|Mux10~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\c0|register_logic [0]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \c0|register_logic[0] .extended_lut = "off";
defparam \c0|register_logic[0] .lut_mask = 64'h0FFF0FFF00F000F0;
defparam \c0|register_logic[0] .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y21_N30
cyclonev_lcell_comb \c0|address[0]~2 (
// Equation(s):
// \c0|address[0]~2_combout  = ( \c0|current_state.S_LOAD_PRESET~q  & ( (\c0|Equal10~0_combout  & !\c0|current_state.S_LOGIC~q ) ) ) # ( !\c0|current_state.S_LOAD_PRESET~q  & ( !\c0|current_state.S_LOGIC~q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\c0|Equal10~0_combout ),
	.datad(!\c0|current_state.S_LOGIC~q ),
	.datae(gnd),
	.dataf(!\c0|current_state.S_LOAD_PRESET~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\c0|address[0]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \c0|address[0]~2 .extended_lut = "off";
defparam \c0|address[0]~2 .lut_mask = 64'hFF00FF000F000F00;
defparam \c0|address[0]~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y20_N12
cyclonev_lcell_comb \c0|address[0]~3 (
// Equation(s):
// \c0|address[0]~3_combout  = ( \c0|c1|out[0]~DUPLICATE_q  & ( (!\c0|address[0]~1_combout  & (((\c0|address[0]~2_combout )) # (\c0|register_logic [0]))) # (\c0|address[0]~1_combout  & (((!\c0|address[0]~2_combout  & \c0|w0|out [0])))) ) ) # ( 
// !\c0|c1|out[0]~DUPLICATE_q  & ( (!\c0|address[0]~2_combout  & ((!\c0|address[0]~1_combout  & (\c0|register_logic [0])) # (\c0|address[0]~1_combout  & ((\c0|w0|out [0]))))) ) )

	.dataa(!\c0|address[0]~1_combout ),
	.datab(!\c0|register_logic [0]),
	.datac(!\c0|address[0]~2_combout ),
	.datad(!\c0|w0|out [0]),
	.datae(gnd),
	.dataf(!\c0|c1|out[0]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\c0|address[0]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \c0|address[0]~3 .extended_lut = "off";
defparam \c0|address[0]~3 .lut_mask = 64'h207020702A7A2A7A;
defparam \c0|address[0]~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y20_N33
cyclonev_lcell_comb \c0|Mux13~0 (
// Equation(s):
// \c0|Mux13~0_combout  = ( \c0|c30l|out [0] & ( !\c0|c30l|out [1] $ (!\c0|logic_1|out [2]) ) ) # ( !\c0|c30l|out [0] & ( !\c0|c30l|out [1] $ (((\c0|logic_1|out [2]) # (\c0|logic_1|out [1]))) ) )

	.dataa(!\c0|logic_1|out [1]),
	.datab(gnd),
	.datac(!\c0|c30l|out [1]),
	.datad(!\c0|logic_1|out [2]),
	.datae(gnd),
	.dataf(!\c0|c30l|out [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\c0|Mux13~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \c0|Mux13~0 .extended_lut = "off";
defparam \c0|Mux13~0 .lut_mask = 64'hA50FA50F0FF00FF0;
defparam \c0|Mux13~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y20_N54
cyclonev_lcell_comb \c0|register_logic[1] (
// Equation(s):
// \c0|register_logic [1] = ( \c0|Mux13~0_combout  & ( (\c0|register_logic [1]) # (\c0|register_logic[3]~1_combout ) ) ) # ( !\c0|Mux13~0_combout  & ( (!\c0|register_logic[3]~1_combout  & \c0|register_logic [1]) ) )

	.dataa(gnd),
	.datab(!\c0|register_logic[3]~1_combout ),
	.datac(gnd),
	.datad(!\c0|register_logic [1]),
	.datae(gnd),
	.dataf(!\c0|Mux13~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\c0|register_logic [1]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \c0|register_logic[1] .extended_lut = "off";
defparam \c0|register_logic[1] .lut_mask = 64'h00CC00CC33FF33FF;
defparam \c0|register_logic[1] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y20_N39
cyclonev_lcell_comb \c0|address[1]~4 (
// Equation(s):
// \c0|address[1]~4_combout  = ( \c0|w0|out [1] & ( \c0|register_logic [1] & ( (!\c0|address[0]~2_combout ) # ((\c0|c1|out[1]~DUPLICATE_q  & !\c0|address[0]~1_combout )) ) ) ) # ( !\c0|w0|out [1] & ( \c0|register_logic [1] & ( (!\c0|address[0]~1_combout  & 
// ((!\c0|address[0]~2_combout ) # (\c0|c1|out[1]~DUPLICATE_q ))) ) ) ) # ( \c0|w0|out [1] & ( !\c0|register_logic [1] & ( (!\c0|address[0]~2_combout  & ((\c0|address[0]~1_combout ))) # (\c0|address[0]~2_combout  & (\c0|c1|out[1]~DUPLICATE_q  & 
// !\c0|address[0]~1_combout )) ) ) ) # ( !\c0|w0|out [1] & ( !\c0|register_logic [1] & ( (\c0|c1|out[1]~DUPLICATE_q  & (\c0|address[0]~2_combout  & !\c0|address[0]~1_combout )) ) ) )

	.dataa(!\c0|c1|out[1]~DUPLICATE_q ),
	.datab(!\c0|address[0]~2_combout ),
	.datac(gnd),
	.datad(!\c0|address[0]~1_combout ),
	.datae(!\c0|w0|out [1]),
	.dataf(!\c0|register_logic [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\c0|address[1]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \c0|address[1]~4 .extended_lut = "off";
defparam \c0|address[1]~4 .lut_mask = 64'h110011CCDD00DDCC;
defparam \c0|address[1]~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y20_N39
cyclonev_lcell_comb \c0|Mux12~0 (
// Equation(s):
// \c0|Mux12~0_combout  = ( \c0|c30l|out [0] & ( !\c0|c30l|out [2] $ (((!\c0|logic_1|out [2]) # (!\c0|c30l|out [1]))) ) ) # ( !\c0|c30l|out [0] & ( !\c0|c30l|out [2] $ ((((\c0|logic_1|out [1]) # (\c0|c30l|out [1])) # (\c0|logic_1|out [2]))) ) )

	.dataa(!\c0|logic_1|out [2]),
	.datab(!\c0|c30l|out [1]),
	.datac(!\c0|c30l|out [2]),
	.datad(!\c0|logic_1|out [1]),
	.datae(gnd),
	.dataf(!\c0|c30l|out [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\c0|Mux12~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \c0|Mux12~0 .extended_lut = "off";
defparam \c0|Mux12~0 .lut_mask = 64'h870F870F1E1E1E1E;
defparam \c0|Mux12~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y20_N57
cyclonev_lcell_comb \c0|register_logic[2] (
// Equation(s):
// \c0|register_logic [2] = ( \c0|Mux12~0_combout  & ( (\c0|register_logic [2]) # (\c0|register_logic[3]~1_combout ) ) ) # ( !\c0|Mux12~0_combout  & ( (!\c0|register_logic[3]~1_combout  & \c0|register_logic [2]) ) )

	.dataa(!\c0|register_logic[3]~1_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\c0|register_logic [2]),
	.datae(gnd),
	.dataf(!\c0|Mux12~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\c0|register_logic [2]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \c0|register_logic[2] .extended_lut = "off";
defparam \c0|register_logic[2] .lut_mask = 64'h00AA00AA55FF55FF;
defparam \c0|register_logic[2] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y20_N6
cyclonev_lcell_comb \c0|address[2]~5 (
// Equation(s):
// \c0|address[2]~5_combout  = ( \c0|register_logic [2] & ( (!\c0|address[0]~2_combout  & (((!\c0|address[0]~1_combout )) # (\c0|w0|out [2]))) # (\c0|address[0]~2_combout  & (((\c0|c1|out [2] & !\c0|address[0]~1_combout )))) ) ) # ( !\c0|register_logic [2] & 
// ( (!\c0|address[0]~2_combout  & (\c0|w0|out [2] & ((\c0|address[0]~1_combout )))) # (\c0|address[0]~2_combout  & (((\c0|c1|out [2] & !\c0|address[0]~1_combout )))) ) )

	.dataa(!\c0|address[0]~2_combout ),
	.datab(!\c0|w0|out [2]),
	.datac(!\c0|c1|out [2]),
	.datad(!\c0|address[0]~1_combout ),
	.datae(gnd),
	.dataf(!\c0|register_logic [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\c0|address[2]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \c0|address[2]~5 .extended_lut = "off";
defparam \c0|address[2]~5 .lut_mask = 64'h05220522AF22AF22;
defparam \c0|address[2]~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y20_N18
cyclonev_lcell_comb \c0|Mux11~0 (
// Equation(s):
// \c0|Mux11~0_combout  = ( \c0|logic_1|out [1] & ( \c0|c30l|out [2] & ( !\c0|c30l|out [3] $ (((!\c0|c30l|out [0]) # ((!\c0|logic_1|out [2]) # (!\c0|c30l|out [1])))) ) ) ) # ( !\c0|logic_1|out [1] & ( \c0|c30l|out [2] & ( !\c0|c30l|out [3] $ (((!\c0|c30l|out 
// [0]) # ((!\c0|logic_1|out [2]) # (!\c0|c30l|out [1])))) ) ) ) # ( \c0|logic_1|out [1] & ( !\c0|c30l|out [2] & ( \c0|c30l|out [3] ) ) ) # ( !\c0|logic_1|out [1] & ( !\c0|c30l|out [2] & ( !\c0|c30l|out [3] $ ((((\c0|c30l|out [1]) # (\c0|logic_1|out [2])) # 
// (\c0|c30l|out [0]))) ) ) )

	.dataa(!\c0|c30l|out [0]),
	.datab(!\c0|c30l|out [3]),
	.datac(!\c0|logic_1|out [2]),
	.datad(!\c0|c30l|out [1]),
	.datae(!\c0|logic_1|out [1]),
	.dataf(!\c0|c30l|out [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\c0|Mux11~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \c0|Mux11~0 .extended_lut = "off";
defparam \c0|Mux11~0 .lut_mask = 64'h9333333333363336;
defparam \c0|Mux11~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y20_N6
cyclonev_lcell_comb \c0|register_logic[3] (
// Equation(s):
// \c0|register_logic [3] = ( \c0|Mux11~0_combout  & ( (\c0|register_logic [3]) # (\c0|register_logic[3]~1_combout ) ) ) # ( !\c0|Mux11~0_combout  & ( (!\c0|register_logic[3]~1_combout  & \c0|register_logic [3]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\c0|register_logic[3]~1_combout ),
	.datad(!\c0|register_logic [3]),
	.datae(gnd),
	.dataf(!\c0|Mux11~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\c0|register_logic [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \c0|register_logic[3] .extended_lut = "off";
defparam \c0|register_logic[3] .lut_mask = 64'h00F000F00FFF0FFF;
defparam \c0|register_logic[3] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y20_N27
cyclonev_lcell_comb \c0|address[3]~6 (
// Equation(s):
// \c0|address[3]~6_combout  = ( \c0|w0|out [3] & ( \c0|register_logic [3] & ( (!\c0|address[0]~2_combout ) # ((\c0|c1|out [3] & !\c0|address[0]~1_combout )) ) ) ) # ( !\c0|w0|out [3] & ( \c0|register_logic [3] & ( (!\c0|address[0]~1_combout  & 
// ((!\c0|address[0]~2_combout ) # (\c0|c1|out [3]))) ) ) ) # ( \c0|w0|out [3] & ( !\c0|register_logic [3] & ( (!\c0|address[0]~2_combout  & ((\c0|address[0]~1_combout ))) # (\c0|address[0]~2_combout  & (\c0|c1|out [3] & !\c0|address[0]~1_combout )) ) ) ) # 
// ( !\c0|w0|out [3] & ( !\c0|register_logic [3] & ( (\c0|c1|out [3] & (\c0|address[0]~2_combout  & !\c0|address[0]~1_combout )) ) ) )

	.dataa(!\c0|c1|out [3]),
	.datab(!\c0|address[0]~2_combout ),
	.datac(gnd),
	.datad(!\c0|address[0]~1_combout ),
	.datae(!\c0|w0|out [3]),
	.dataf(!\c0|register_logic [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\c0|address[3]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \c0|address[3]~6 .extended_lut = "off";
defparam \c0|address[3]~6 .lut_mask = 64'h110011CCDD00DDCC;
defparam \c0|address[3]~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y20_N3
cyclonev_lcell_comb \c0|address[4]~7 (
// Equation(s):
// \c0|address[4]~7_combout  = ( \c0|address[4]~0_combout  & ( (!\c0|current_state.S_LOGIC~q  & (\c0|current_state.S_LOAD_PRESET~q  & \c0|w0|out [4])) ) ) # ( !\c0|address[4]~0_combout  & ( (!\c0|current_state.S_LOGIC~q  & \c0|c1|out[4]~DUPLICATE_q ) ) )

	.dataa(!\c0|current_state.S_LOGIC~q ),
	.datab(!\c0|current_state.S_LOAD_PRESET~q ),
	.datac(!\c0|w0|out [4]),
	.datad(!\c0|c1|out[4]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\c0|address[4]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\c0|address[4]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \c0|address[4]~7 .extended_lut = "off";
defparam \c0|address[4]~7 .lut_mask = 64'h00AA00AA02020202;
defparam \c0|address[4]~7 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y21_N39
cyclonev_lcell_comb \c0|LessThan4~0 (
// Equation(s):
// \c0|LessThan4~0_combout  = ( \c0|Add8~1_combout  & ( (!\c0|c3|out [5] & ((!\c0|c3|out [4]) # (!\c0|Add8~0_combout ))) ) ) # ( !\c0|Add8~1_combout  & ( (!\c0|c3|out [5]) # ((!\c0|c3|out [4] & !\c0|Add8~0_combout )) ) )

	.dataa(!\c0|c3|out [5]),
	.datab(gnd),
	.datac(!\c0|c3|out [4]),
	.datad(!\c0|Add8~0_combout ),
	.datae(gnd),
	.dataf(!\c0|Add8~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\c0|LessThan4~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \c0|LessThan4~0 .extended_lut = "off";
defparam \c0|LessThan4~0 .lut_mask = 64'hFAAAFAAAAAA0AAA0;
defparam \c0|LessThan4~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y23_N42
cyclonev_lcell_comb \c0|preset_state.P_TUMBLE~0 (
// Equation(s):
// \c0|preset_state.P_TUMBLE~0_combout  = (\KEY[2]~input_o  & (\KEY[3]~input_o  & \SW[0]~input_o ))

	.dataa(!\KEY[2]~input_o ),
	.datab(!\KEY[3]~input_o ),
	.datac(gnd),
	.datad(!\SW[0]~input_o ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\c0|preset_state.P_TUMBLE~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \c0|preset_state.P_TUMBLE~0 .extended_lut = "off";
defparam \c0|preset_state.P_TUMBLE~0 .lut_mask = 64'h0011001100110011;
defparam \c0|preset_state.P_TUMBLE~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y23_N36
cyclonev_lcell_comb \c0|comb~0 (
// Equation(s):
// \c0|comb~0_combout  = ( \SW[3]~input_o  & ( \KEY[3]~input_o  & ( (\KEY[2]~input_o  & \SW[0]~input_o ) ) ) ) # ( !\SW[3]~input_o  & ( \KEY[3]~input_o  & ( (\KEY[2]~input_o  & (((!\SW[1]~input_o  & !\SW[2]~input_o )) # (\SW[0]~input_o ))) ) ) )

	.dataa(!\KEY[2]~input_o ),
	.datab(!\SW[1]~input_o ),
	.datac(!\SW[2]~input_o ),
	.datad(!\SW[0]~input_o ),
	.datae(!\SW[3]~input_o ),
	.dataf(!\KEY[3]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\c0|comb~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \c0|comb~0 .extended_lut = "off";
defparam \c0|comb~0 .lut_mask = 64'h0000000040550055;
defparam \c0|comb~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y23_N51
cyclonev_lcell_comb \c0|preset_state.P_TUMBLE_2574 (
// Equation(s):
// \c0|preset_state.P_TUMBLE_2574~combout  = ( \c0|preset_state.P_TUMBLE_2574~combout  & ( \c0|comb~0_combout  ) ) # ( !\c0|preset_state.P_TUMBLE_2574~combout  & ( (\c0|preset_state.P_TUMBLE~0_combout  & \c0|comb~0_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\c0|preset_state.P_TUMBLE~0_combout ),
	.datad(!\c0|comb~0_combout ),
	.datae(gnd),
	.dataf(!\c0|preset_state.P_TUMBLE_2574~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\c0|preset_state.P_TUMBLE_2574~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \c0|preset_state.P_TUMBLE_2574 .extended_lut = "off";
defparam \c0|preset_state.P_TUMBLE_2574 .lut_mask = 64'h000F000F00FF00FF;
defparam \c0|preset_state.P_TUMBLE_2574 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y21_N48
cyclonev_lcell_comb \c0|WideOr6~0 (
// Equation(s):
// \c0|WideOr6~0_combout  = ( !\c0|w0|out [2] & ( (!\c0|w0|out [3] & ((!\c0|w0|out [0]) # (!\c0|w0|out [1]))) ) )

	.dataa(!\c0|w0|out [3]),
	.datab(!\c0|w0|out [0]),
	.datac(!\c0|w0|out [1]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\c0|w0|out [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\c0|WideOr6~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \c0|WideOr6~0 .extended_lut = "off";
defparam \c0|WideOr6~0 .lut_mask = 64'hA8A8A8A800000000;
defparam \c0|WideOr6~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y21_N57
cyclonev_lcell_comb \c0|Selector19~0 (
// Equation(s):
// \c0|Selector19~0_combout  = ( \c0|current_state.S_LOAD_PRESET~q  & ( (\c0|w0|out [4] & (\c0|preset_state.P_TUMBLE_2574~combout  & \c0|WideOr6~0_combout )) ) )

	.dataa(gnd),
	.datab(!\c0|w0|out [4]),
	.datac(!\c0|preset_state.P_TUMBLE_2574~combout ),
	.datad(!\c0|WideOr6~0_combout ),
	.datae(gnd),
	.dataf(!\c0|current_state.S_LOAD_PRESET~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\c0|Selector19~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \c0|Selector19~0 .extended_lut = "off";
defparam \c0|Selector19~0 .lut_mask = 64'h0000000000030003;
defparam \c0|Selector19~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y23_N21
cyclonev_lcell_comb \c0|adj_score~0 (
// Equation(s):
// \c0|adj_score~0_combout  = ( \c0|Mux7~13_combout  & ( \c0|LessThan4~0_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\c0|LessThan4~0_combout ),
	.datae(gnd),
	.dataf(!\c0|Mux7~13_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\c0|adj_score~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \c0|adj_score~0 .extended_lut = "off";
defparam \c0|adj_score~0 .lut_mask = 64'h0000000000FF00FF;
defparam \c0|adj_score~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y23_N54
cyclonev_lcell_comb \c0|comb~2 (
// Equation(s):
// \c0|comb~2_combout  = ( !\SW[0]~input_o  & ( \SW[1]~input_o  & ( (\KEY[2]~input_o  & \KEY[3]~input_o ) ) ) ) # ( !\SW[0]~input_o  & ( !\SW[1]~input_o  & ( (\KEY[2]~input_o  & (\KEY[3]~input_o  & (!\SW[2]~input_o  & !\SW[3]~input_o ))) ) ) )

	.dataa(!\KEY[2]~input_o ),
	.datab(!\KEY[3]~input_o ),
	.datac(!\SW[2]~input_o ),
	.datad(!\SW[3]~input_o ),
	.datae(!\SW[0]~input_o ),
	.dataf(!\SW[1]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\c0|comb~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \c0|comb~2 .extended_lut = "off";
defparam \c0|comb~2 .lut_mask = 64'h1000000011110000;
defparam \c0|comb~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y23_N21
cyclonev_lcell_comb \c0|comb~3 (
// Equation(s):
// \c0|comb~3_combout  = ( \KEY[3]~input_o  & ( ((!\SW[1]~input_o ) # (!\KEY[2]~input_o )) # (\SW[0]~input_o ) ) ) # ( !\KEY[3]~input_o  )

	.dataa(gnd),
	.datab(!\SW[0]~input_o ),
	.datac(!\SW[1]~input_o ),
	.datad(!\KEY[2]~input_o ),
	.datae(gnd),
	.dataf(!\KEY[3]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\c0|comb~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \c0|comb~3 .extended_lut = "off";
defparam \c0|comb~3 .lut_mask = 64'hFFFFFFFFFFF3FFF3;
defparam \c0|comb~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y21_N18
cyclonev_lcell_comb \c0|preset_state.P_SPACE_2561 (
// Equation(s):
// \c0|preset_state.P_SPACE_2561~combout  = ( \c0|comb~3_combout  & ( \c0|preset_state.P_SPACE_2561~combout  & ( \c0|comb~2_combout  ) ) ) # ( !\c0|comb~3_combout  & ( \c0|preset_state.P_SPACE_2561~combout  & ( \c0|comb~2_combout  ) ) ) # ( 
// !\c0|comb~3_combout  & ( !\c0|preset_state.P_SPACE_2561~combout  & ( \c0|comb~2_combout  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\c0|comb~2_combout ),
	.datad(gnd),
	.datae(!\c0|comb~3_combout ),
	.dataf(!\c0|preset_state.P_SPACE_2561~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\c0|preset_state.P_SPACE_2561~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \c0|preset_state.P_SPACE_2561 .extended_lut = "off";
defparam \c0|preset_state.P_SPACE_2561 .lut_mask = 64'h0F0F00000F0F0F0F;
defparam \c0|preset_state.P_SPACE_2561 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y21_N18
cyclonev_lcell_comb \c0|data_write~31 (
// Equation(s):
// \c0|data_write~31_combout  = ( \c0|w0|out [2] & ( (!\c0|w0|out [4] & (\c0|w0|out [3] & \c0|w0|out [0])) ) ) # ( !\c0|w0|out [2] & ( (\c0|w0|out [4] & (!\c0|w0|out [3] & !\c0|w0|out [0])) ) )

	.dataa(!\c0|w0|out [4]),
	.datab(gnd),
	.datac(!\c0|w0|out [3]),
	.datad(!\c0|w0|out [0]),
	.datae(gnd),
	.dataf(!\c0|w0|out [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\c0|data_write~31_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \c0|data_write~31 .extended_lut = "off";
defparam \c0|data_write~31 .lut_mask = 64'h50005000000A000A;
defparam \c0|data_write~31 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y21_N36
cyclonev_lcell_comb \c0|Selector17~0 (
// Equation(s):
// \c0|Selector17~0_combout  = ( \c0|data_write~31_combout  & ( (!\c0|w0|out [1] & (\c0|preset_state.P_SPACE_2561~combout  & \c0|current_state.S_LOAD_PRESET~q )) ) )

	.dataa(!\c0|w0|out [1]),
	.datab(!\c0|preset_state.P_SPACE_2561~combout ),
	.datac(!\c0|current_state.S_LOAD_PRESET~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\c0|data_write~31_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\c0|Selector17~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \c0|Selector17~0 .extended_lut = "off";
defparam \c0|Selector17~0 .lut_mask = 64'h0000000002020202;
defparam \c0|Selector17~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y23_N45
cyclonev_lcell_comb \c0|Selector17~1 (
// Equation(s):
// \c0|Selector17~1_combout  = ( \c0|r0|altsyncram_component|auto_generated|q_a [35] & ( \c0|Selector17~0_combout  ) ) # ( !\c0|r0|altsyncram_component|auto_generated|q_a [35] & ( \c0|Selector17~0_combout  ) ) # ( 
// \c0|r0|altsyncram_component|auto_generated|q_a [35] & ( !\c0|Selector17~0_combout  & ( (!\c0|adj_score~13_combout  & (\c0|data_write[0]~2_combout  & (\c0|adj_score~14_combout  & !\c0|data_write[7]~0_combout ))) ) ) )

	.dataa(!\c0|adj_score~13_combout ),
	.datab(!\c0|data_write[0]~2_combout ),
	.datac(!\c0|adj_score~14_combout ),
	.datad(!\c0|data_write[7]~0_combout ),
	.datae(!\c0|r0|altsyncram_component|auto_generated|q_a [35]),
	.dataf(!\c0|Selector17~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\c0|Selector17~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \c0|Selector17~1 .extended_lut = "off";
defparam \c0|Selector17~1 .lut_mask = 64'h00000200FFFFFFFF;
defparam \c0|Selector17~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y23_N54
cyclonev_lcell_comb \c0|data_write[39]~30 (
// Equation(s):
// \c0|data_write[39]~30_combout  = ( \c0|adj_score~14_combout  & ( (\c0|data_write[0]~2_combout  & (!\c0|data_write[7]~0_combout  & (\c0|r0|altsyncram_component|auto_generated|q_a [39] & !\c0|adj_score~13_combout ))) ) )

	.dataa(!\c0|data_write[0]~2_combout ),
	.datab(!\c0|data_write[7]~0_combout ),
	.datac(!\c0|r0|altsyncram_component|auto_generated|q_a [39]),
	.datad(!\c0|adj_score~13_combout ),
	.datae(gnd),
	.dataf(!\c0|adj_score~14_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\c0|data_write[39]~30_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \c0|data_write[39]~30 .extended_lut = "off";
defparam \c0|data_write[39]~30 .lut_mask = 64'h0000000004000400;
defparam \c0|data_write[39]~30 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y23_N0
cyclonev_ram_block \c0|r0|altsyncram_component|auto_generated|ram_block1a0 (
	.portawe(\c0|Selector13~1_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\c0|data_write[39]~30_combout ,\c0|Selector14~2_combout ,\c0|Selector15~2_combout ,\c0|Selector16~2_combout ,\c0|Selector17~1_combout ,\c0|Selector18~1_combout ,\c0|data_write[33]~33_combout ,\c0|data_write[32]~35_combout ,\c0|data_write[15]~22_combout ,
\c0|data_write[14]~23_combout ,\c0|data_write[13]~24_combout ,\c0|data_write[12]~25_combout ,\c0|data_write[11]~26_combout ,\c0|data_write[10]~27_combout ,\c0|data_write[9]~28_combout ,\c0|data_write[8]~29_combout ,\c0|data_write[3]~17_combout ,
\c0|data_write[2]~18_combout ,\c0|data_write[1]~19_combout ,\c0|data_write[0]~21_combout }),
	.portaaddr({\c0|address[4]~7_combout ,\c0|address[3]~6_combout ,\c0|address[2]~5_combout ,\c0|address[1]~4_combout ,\c0|address[0]~3_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(20'b00000000000000000000),
	.portbaddr(5'b00000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\c0|r0|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \c0|r0|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \c0|r0|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \c0|r0|altsyncram_component|auto_generated|ram_block1a0 .logical_ram_name = "control:c0|ram40x32:r0|altsyncram:altsyncram_component|altsyncram_m0r1:auto_generated|ALTSYNCRAM";
defparam \c0|r0|altsyncram_component|auto_generated|ram_block1a0 .operation_mode = "single_port";
defparam \c0|r0|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \c0|r0|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_width = 5;
defparam \c0|r0|altsyncram_component|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \c0|r0|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \c0|r0|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \c0|r0|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_width = 20;
defparam \c0|r0|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \c0|r0|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \c0|r0|altsyncram_component|auto_generated|ram_block1a0 .port_a_last_address = 31;
defparam \c0|r0|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 32;
defparam \c0|r0|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_width = 40;
defparam \c0|r0|altsyncram_component|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \c0|r0|altsyncram_component|auto_generated|ram_block1a0 .port_b_address_width = 5;
defparam \c0|r0|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_width = 20;
defparam \c0|r0|altsyncram_component|auto_generated|ram_block1a0 .ram_block_type = "M20K";
// synopsys translate_on

// Location: MLABCELL_X39_Y21_N54
cyclonev_lcell_comb \c0|data_write~34 (
// Equation(s):
// \c0|data_write~34_combout  = ( \c0|w0|out [1] & ( (!\c0|w0|out [4] & (\c0|w0|out [3] & \c0|w0|out [2])) ) ) # ( !\c0|w0|out [1] & ( (\c0|w0|out [4] & (!\c0|w0|out [3] & !\c0|w0|out [2])) ) )

	.dataa(gnd),
	.datab(!\c0|w0|out [4]),
	.datac(!\c0|w0|out [3]),
	.datad(!\c0|w0|out [2]),
	.datae(gnd),
	.dataf(!\c0|w0|out [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\c0|data_write~34_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \c0|data_write~34 .extended_lut = "off";
defparam \c0|data_write~34 .lut_mask = 64'h30003000000C000C;
defparam \c0|data_write~34 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y23_N0
cyclonev_lcell_comb \c0|comb~4 (
// Equation(s):
// \c0|comb~4_combout  = ( \SW[0]~input_o  & ( \SW[1]~input_o  & ( \KEY[2]~input_o  ) ) ) # ( !\SW[0]~input_o  & ( \SW[1]~input_o  & ( \KEY[2]~input_o  ) ) ) # ( \SW[0]~input_o  & ( !\SW[1]~input_o  & ( \KEY[2]~input_o  ) ) ) # ( !\SW[0]~input_o  & ( 
// !\SW[1]~input_o  & ( (\KEY[2]~input_o  & ((!\KEY[3]~input_o ) # ((\SW[3]~input_o ) # (\SW[2]~input_o )))) ) ) )

	.dataa(!\KEY[2]~input_o ),
	.datab(!\KEY[3]~input_o ),
	.datac(!\SW[2]~input_o ),
	.datad(!\SW[3]~input_o ),
	.datae(!\SW[0]~input_o ),
	.dataf(!\SW[1]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\c0|comb~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \c0|comb~4 .extended_lut = "off";
defparam \c0|comb~4 .lut_mask = 64'h4555555555555555;
defparam \c0|comb~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y9_N48
cyclonev_lcell_comb \c0|preset_state.P_GLIDE_2600 (
// Equation(s):
// \c0|preset_state.P_GLIDE_2600~combout  = ( \c0|preset_state.P_GLIDE_2600~combout  & ( !\c0|comb~4_combout  ) ) # ( !\c0|preset_state.P_GLIDE_2600~combout  & ( (!\c0|comb~4_combout  & !\KEY[2]~input_o ) ) )

	.dataa(gnd),
	.datab(!\c0|comb~4_combout ),
	.datac(!\KEY[2]~input_o ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\c0|preset_state.P_GLIDE_2600~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\c0|preset_state.P_GLIDE_2600~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \c0|preset_state.P_GLIDE_2600 .extended_lut = "off";
defparam \c0|preset_state.P_GLIDE_2600 .lut_mask = 64'hC0C0C0C0CCCCCCCC;
defparam \c0|preset_state.P_GLIDE_2600 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y21_N9
cyclonev_lcell_comb \c0|Selector14~0 (
// Equation(s):
// \c0|Selector14~0_combout  = ( !\c0|w0|out [2] & ( (\c0|preset_state.P_GLIDE_2600~combout  & (!\c0|w0|out [3] & !\c0|w0|out [4])) ) )

	.dataa(!\c0|preset_state.P_GLIDE_2600~combout ),
	.datab(gnd),
	.datac(!\c0|w0|out [3]),
	.datad(!\c0|w0|out [4]),
	.datae(gnd),
	.dataf(!\c0|w0|out [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\c0|Selector14~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \c0|Selector14~0 .extended_lut = "off";
defparam \c0|Selector14~0 .lut_mask = 64'h5000500000000000;
defparam \c0|Selector14~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y21_N0
cyclonev_lcell_comb \c0|Selector14~1 (
// Equation(s):
// \c0|Selector14~1_combout  = ( \c0|Selector14~0_combout  & ( (!\c0|w0|out [0] & \c0|current_state.S_LOAD_PRESET~q ) ) ) # ( !\c0|Selector14~0_combout  & ( (!\c0|w0|out [0] & (\c0|preset_state.P_SPACE_2561~combout  & (\c0|current_state.S_LOAD_PRESET~q  & 
// \c0|data_write~34_combout ))) ) )

	.dataa(!\c0|w0|out [0]),
	.datab(!\c0|preset_state.P_SPACE_2561~combout ),
	.datac(!\c0|current_state.S_LOAD_PRESET~q ),
	.datad(!\c0|data_write~34_combout ),
	.datae(gnd),
	.dataf(!\c0|Selector14~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\c0|Selector14~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \c0|Selector14~1 .extended_lut = "off";
defparam \c0|Selector14~1 .lut_mask = 64'h000200020A0A0A0A;
defparam \c0|Selector14~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y23_N21
cyclonev_lcell_comb \c0|Selector14~2 (
// Equation(s):
// \c0|Selector14~2_combout  = ( \c0|r0|altsyncram_component|auto_generated|q_a [38] & ( \c0|Selector14~1_combout  ) ) # ( !\c0|r0|altsyncram_component|auto_generated|q_a [38] & ( \c0|Selector14~1_combout  ) ) # ( 
// \c0|r0|altsyncram_component|auto_generated|q_a [38] & ( !\c0|Selector14~1_combout  & ( (!\c0|data_write[7]~0_combout  & (\c0|data_write[0]~2_combout  & (\c0|adj_score~14_combout  & !\c0|adj_score~13_combout ))) ) ) )

	.dataa(!\c0|data_write[7]~0_combout ),
	.datab(!\c0|data_write[0]~2_combout ),
	.datac(!\c0|adj_score~14_combout ),
	.datad(!\c0|adj_score~13_combout ),
	.datae(!\c0|r0|altsyncram_component|auto_generated|q_a [38]),
	.dataf(!\c0|Selector14~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\c0|Selector14~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \c0|Selector14~2 .extended_lut = "off";
defparam \c0|Selector14~2 .lut_mask = 64'h00000200FFFFFFFF;
defparam \c0|Selector14~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y21_N51
cyclonev_lcell_comb \c0|data_write~32 (
// Equation(s):
// \c0|data_write~32_combout  = ( !\c0|w0|out [2] & ( (!\c0|w0|out [3] & (!\c0|w0|out [0] $ (!\c0|w0|out [1]))) ) )

	.dataa(!\c0|w0|out [3]),
	.datab(!\c0|w0|out [0]),
	.datac(!\c0|w0|out [1]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\c0|w0|out [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\c0|data_write~32_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \c0|data_write~32 .extended_lut = "off";
defparam \c0|data_write~32 .lut_mask = 64'h2828282800000000;
defparam \c0|data_write~32 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y21_N39
cyclonev_lcell_comb \c0|Selector15~0 (
// Equation(s):
// \c0|Selector15~0_combout  = ( \c0|w0|out [3] & ( (!\c0|w0|out [1] & (\c0|preset_state.P_SPACE_2561~combout  & (\c0|w0|out [2] & \c0|w0|out [0]))) ) )

	.dataa(!\c0|w0|out [1]),
	.datab(!\c0|preset_state.P_SPACE_2561~combout ),
	.datac(!\c0|w0|out [2]),
	.datad(!\c0|w0|out [0]),
	.datae(gnd),
	.dataf(!\c0|w0|out [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\c0|Selector15~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \c0|Selector15~0 .extended_lut = "off";
defparam \c0|Selector15~0 .lut_mask = 64'h0000000000020002;
defparam \c0|Selector15~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y21_N42
cyclonev_lcell_comb \c0|Selector15~1 (
// Equation(s):
// \c0|Selector15~1_combout  = ( \c0|Selector15~0_combout  & ( (!\c0|w0|out [4] & \c0|current_state.S_LOAD_PRESET~q ) ) ) # ( !\c0|Selector15~0_combout  & ( (!\c0|w0|out [4] & (\c0|current_state.S_LOAD_PRESET~q  & (\c0|data_write~32_combout  & 
// \c0|preset_state.P_GLIDE_2600~combout ))) ) )

	.dataa(!\c0|w0|out [4]),
	.datab(!\c0|current_state.S_LOAD_PRESET~q ),
	.datac(!\c0|data_write~32_combout ),
	.datad(!\c0|preset_state.P_GLIDE_2600~combout ),
	.datae(gnd),
	.dataf(!\c0|Selector15~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\c0|Selector15~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \c0|Selector15~1 .extended_lut = "off";
defparam \c0|Selector15~1 .lut_mask = 64'h0002000222222222;
defparam \c0|Selector15~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y23_N57
cyclonev_lcell_comb \c0|Selector15~2 (
// Equation(s):
// \c0|Selector15~2_combout  = ( \c0|r0|altsyncram_component|auto_generated|q_a [37] & ( \c0|Selector15~1_combout  ) ) # ( !\c0|r0|altsyncram_component|auto_generated|q_a [37] & ( \c0|Selector15~1_combout  ) ) # ( 
// \c0|r0|altsyncram_component|auto_generated|q_a [37] & ( !\c0|Selector15~1_combout  & ( (\c0|data_write[0]~2_combout  & (\c0|adj_score~14_combout  & (!\c0|data_write[7]~0_combout  & !\c0|adj_score~13_combout ))) ) ) )

	.dataa(!\c0|data_write[0]~2_combout ),
	.datab(!\c0|adj_score~14_combout ),
	.datac(!\c0|data_write[7]~0_combout ),
	.datad(!\c0|adj_score~13_combout ),
	.datae(!\c0|r0|altsyncram_component|auto_generated|q_a [37]),
	.dataf(!\c0|Selector15~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\c0|Selector15~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \c0|Selector15~2 .extended_lut = "off";
defparam \c0|Selector15~2 .lut_mask = 64'h00001000FFFFFFFF;
defparam \c0|Selector15~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y21_N6
cyclonev_lcell_comb \c0|Selector16~0 (
// Equation(s):
// \c0|Selector16~0_combout  = ( \c0|preset_state.P_SPACE_2561~combout  & ( (!\c0|w0|out [2] & (\c0|preset_state.P_GLIDE_2600~combout  & !\c0|w0|out [3])) # (\c0|w0|out [2] & ((\c0|w0|out [3]))) ) ) # ( !\c0|preset_state.P_SPACE_2561~combout  & ( 
// (\c0|preset_state.P_GLIDE_2600~combout  & (!\c0|w0|out [2] & !\c0|w0|out [3])) ) )

	.dataa(!\c0|preset_state.P_GLIDE_2600~combout ),
	.datab(!\c0|w0|out [2]),
	.datac(!\c0|w0|out [3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\c0|preset_state.P_SPACE_2561~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\c0|Selector16~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \c0|Selector16~0 .extended_lut = "off";
defparam \c0|Selector16~0 .lut_mask = 64'h4040404043434343;
defparam \c0|Selector16~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y21_N33
cyclonev_lcell_comb \c0|Selector16~1 (
// Equation(s):
// \c0|Selector16~1_combout  = ( \c0|Selector16~0_combout  & ( (\c0|current_state.S_LOAD_PRESET~q  & (\c0|w0|out [0] & (!\c0|w0|out [1] & !\c0|w0|out [4]))) ) )

	.dataa(!\c0|current_state.S_LOAD_PRESET~q ),
	.datab(!\c0|w0|out [0]),
	.datac(!\c0|w0|out [1]),
	.datad(!\c0|w0|out [4]),
	.datae(gnd),
	.dataf(!\c0|Selector16~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\c0|Selector16~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \c0|Selector16~1 .extended_lut = "off";
defparam \c0|Selector16~1 .lut_mask = 64'h0000000010001000;
defparam \c0|Selector16~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y23_N54
cyclonev_lcell_comb \c0|Selector16~2 (
// Equation(s):
// \c0|Selector16~2_combout  = ( \c0|r0|altsyncram_component|auto_generated|q_a [36] & ( \c0|Selector16~1_combout  ) ) # ( !\c0|r0|altsyncram_component|auto_generated|q_a [36] & ( \c0|Selector16~1_combout  ) ) # ( 
// \c0|r0|altsyncram_component|auto_generated|q_a [36] & ( !\c0|Selector16~1_combout  & ( (\c0|data_write[0]~2_combout  & (\c0|adj_score~14_combout  & (!\c0|adj_score~13_combout  & !\c0|data_write[7]~0_combout ))) ) ) )

	.dataa(!\c0|data_write[0]~2_combout ),
	.datab(!\c0|adj_score~14_combout ),
	.datac(!\c0|adj_score~13_combout ),
	.datad(!\c0|data_write[7]~0_combout ),
	.datae(!\c0|r0|altsyncram_component|auto_generated|q_a [36]),
	.dataf(!\c0|Selector16~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\c0|Selector16~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \c0|Selector16~2 .extended_lut = "off";
defparam \c0|Selector16~2 .lut_mask = 64'h00001000FFFFFFFF;
defparam \c0|Selector16~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y21_N0
cyclonev_lcell_comb \c0|WideOr12~0 (
// Equation(s):
// \c0|WideOr12~0_combout  = ( \c0|w0|out [2] & ( (\c0|w0|out [3] & ((\c0|w0|out [1]) # (\c0|w0|out [0]))) ) )

	.dataa(gnd),
	.datab(!\c0|w0|out [0]),
	.datac(!\c0|w0|out [3]),
	.datad(!\c0|w0|out [1]),
	.datae(gnd),
	.dataf(!\c0|w0|out [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\c0|WideOr12~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \c0|WideOr12~0 .extended_lut = "off";
defparam \c0|WideOr12~0 .lut_mask = 64'h00000000030F030F;
defparam \c0|WideOr12~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y21_N21
cyclonev_lcell_comb \c0|Selector18~0 (
// Equation(s):
// \c0|Selector18~0_combout  = ( \c0|preset_state.P_SPACE_2561~combout  & ( (!\c0|w0|out [4] & (\c0|current_state.S_LOAD_PRESET~q  & \c0|WideOr12~0_combout )) ) )

	.dataa(!\c0|w0|out [4]),
	.datab(!\c0|current_state.S_LOAD_PRESET~q ),
	.datac(gnd),
	.datad(!\c0|WideOr12~0_combout ),
	.datae(gnd),
	.dataf(!\c0|preset_state.P_SPACE_2561~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\c0|Selector18~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \c0|Selector18~0 .extended_lut = "off";
defparam \c0|Selector18~0 .lut_mask = 64'h0000000000220022;
defparam \c0|Selector18~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y23_N9
cyclonev_lcell_comb \c0|Selector18~1 (
// Equation(s):
// \c0|Selector18~1_combout  = ( \c0|r0|altsyncram_component|auto_generated|q_a [34] & ( \c0|Selector18~0_combout  ) ) # ( !\c0|r0|altsyncram_component|auto_generated|q_a [34] & ( \c0|Selector18~0_combout  ) ) # ( 
// \c0|r0|altsyncram_component|auto_generated|q_a [34] & ( !\c0|Selector18~0_combout  & ( (\c0|data_write[0]~2_combout  & (!\c0|data_write[7]~0_combout  & (\c0|adj_score~14_combout  & !\c0|adj_score~13_combout ))) ) ) )

	.dataa(!\c0|data_write[0]~2_combout ),
	.datab(!\c0|data_write[7]~0_combout ),
	.datac(!\c0|adj_score~14_combout ),
	.datad(!\c0|adj_score~13_combout ),
	.datae(!\c0|r0|altsyncram_component|auto_generated|q_a [34]),
	.dataf(!\c0|Selector18~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\c0|Selector18~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \c0|Selector18~1 .extended_lut = "off";
defparam \c0|Selector18~1 .lut_mask = 64'h00000400FFFFFFFF;
defparam \c0|Selector18~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y23_N33
cyclonev_lcell_comb \c0|data_write[33]~33 (
// Equation(s):
// \c0|data_write[33]~33_combout  = ( !\c0|data_write[7]~0_combout  & ( (\c0|adj_score~14_combout  & (!\c0|adj_score~13_combout  & (\c0|data_write[0]~2_combout  & \c0|r0|altsyncram_component|auto_generated|q_a [33]))) ) )

	.dataa(!\c0|adj_score~14_combout ),
	.datab(!\c0|adj_score~13_combout ),
	.datac(!\c0|data_write[0]~2_combout ),
	.datad(!\c0|r0|altsyncram_component|auto_generated|q_a [33]),
	.datae(gnd),
	.dataf(!\c0|data_write[7]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\c0|data_write[33]~33_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \c0|data_write[33]~33 .extended_lut = "off";
defparam \c0|data_write[33]~33 .lut_mask = 64'h0004000400000000;
defparam \c0|data_write[33]~33 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y23_N24
cyclonev_lcell_comb \c0|data_write[32]~35 (
// Equation(s):
// \c0|data_write[32]~35_combout  = ( !\c0|data_write[7]~0_combout  & ( (\c0|data_write[0]~2_combout  & (\c0|r0|altsyncram_component|auto_generated|q_a [32] & (!\c0|adj_score~13_combout  & \c0|adj_score~14_combout ))) ) )

	.dataa(!\c0|data_write[0]~2_combout ),
	.datab(!\c0|r0|altsyncram_component|auto_generated|q_a [32]),
	.datac(!\c0|adj_score~13_combout ),
	.datad(!\c0|adj_score~14_combout ),
	.datae(gnd),
	.dataf(!\c0|data_write[7]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\c0|data_write[32]~35_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \c0|data_write[32]~35 .extended_lut = "off";
defparam \c0|data_write[32]~35 .lut_mask = 64'h0010001000000000;
defparam \c0|data_write[32]~35 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y23_N21
cyclonev_lcell_comb \c0|data_write[15]~22 (
// Equation(s):
// \c0|data_write[15]~22_combout  = ( !\c0|adj_score~13_combout  & ( (\c0|adj_score~14_combout  & (\c0|data_write[0]~2_combout  & (\c0|r0|altsyncram_component|auto_generated|q_a [15] & !\c0|data_write[7]~0_combout ))) ) )

	.dataa(!\c0|adj_score~14_combout ),
	.datab(!\c0|data_write[0]~2_combout ),
	.datac(!\c0|r0|altsyncram_component|auto_generated|q_a [15]),
	.datad(!\c0|data_write[7]~0_combout ),
	.datae(gnd),
	.dataf(!\c0|adj_score~13_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\c0|data_write[15]~22_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \c0|data_write[15]~22 .extended_lut = "off";
defparam \c0|data_write[15]~22 .lut_mask = 64'h0100010000000000;
defparam \c0|data_write[15]~22 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y23_N48
cyclonev_lcell_comb \c0|data_write[14]~23 (
// Equation(s):
// \c0|data_write[14]~23_combout  = ( !\c0|adj_score~13_combout  & ( (\c0|adj_score~14_combout  & (\c0|data_write[0]~2_combout  & (\c0|r0|altsyncram_component|auto_generated|q_a [14] & !\c0|data_write[7]~0_combout ))) ) )

	.dataa(!\c0|adj_score~14_combout ),
	.datab(!\c0|data_write[0]~2_combout ),
	.datac(!\c0|r0|altsyncram_component|auto_generated|q_a [14]),
	.datad(!\c0|data_write[7]~0_combout ),
	.datae(gnd),
	.dataf(!\c0|adj_score~13_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\c0|data_write[14]~23_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \c0|data_write[14]~23 .extended_lut = "off";
defparam \c0|data_write[14]~23 .lut_mask = 64'h0100010000000000;
defparam \c0|data_write[14]~23 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y23_N51
cyclonev_lcell_comb \c0|data_write[13]~24 (
// Equation(s):
// \c0|data_write[13]~24_combout  = ( !\c0|adj_score~13_combout  & ( (\c0|adj_score~14_combout  & (\c0|data_write[0]~2_combout  & (\c0|r0|altsyncram_component|auto_generated|q_a [13] & !\c0|data_write[7]~0_combout ))) ) )

	.dataa(!\c0|adj_score~14_combout ),
	.datab(!\c0|data_write[0]~2_combout ),
	.datac(!\c0|r0|altsyncram_component|auto_generated|q_a [13]),
	.datad(!\c0|data_write[7]~0_combout ),
	.datae(gnd),
	.dataf(!\c0|adj_score~13_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\c0|data_write[13]~24_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \c0|data_write[13]~24 .extended_lut = "off";
defparam \c0|data_write[13]~24 .lut_mask = 64'h0100010000000000;
defparam \c0|data_write[13]~24 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y23_N0
cyclonev_lcell_comb \c0|data_write[12]~25 (
// Equation(s):
// \c0|data_write[12]~25_combout  = ( !\c0|adj_score~13_combout  & ( (\c0|adj_score~14_combout  & (\c0|data_write[0]~2_combout  & (\c0|r0|altsyncram_component|auto_generated|q_a [12] & !\c0|data_write[7]~0_combout ))) ) )

	.dataa(!\c0|adj_score~14_combout ),
	.datab(!\c0|data_write[0]~2_combout ),
	.datac(!\c0|r0|altsyncram_component|auto_generated|q_a [12]),
	.datad(!\c0|data_write[7]~0_combout ),
	.datae(gnd),
	.dataf(!\c0|adj_score~13_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\c0|data_write[12]~25_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \c0|data_write[12]~25 .extended_lut = "off";
defparam \c0|data_write[12]~25 .lut_mask = 64'h0100010000000000;
defparam \c0|data_write[12]~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y23_N27
cyclonev_lcell_comb \c0|data_write[11]~26 (
// Equation(s):
// \c0|data_write[11]~26_combout  = ( !\c0|adj_score~13_combout  & ( (\c0|adj_score~14_combout  & (\c0|data_write[0]~2_combout  & (\c0|r0|altsyncram_component|auto_generated|q_a [11] & !\c0|data_write[7]~0_combout ))) ) )

	.dataa(!\c0|adj_score~14_combout ),
	.datab(!\c0|data_write[0]~2_combout ),
	.datac(!\c0|r0|altsyncram_component|auto_generated|q_a [11]),
	.datad(!\c0|data_write[7]~0_combout ),
	.datae(gnd),
	.dataf(!\c0|adj_score~13_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\c0|data_write[11]~26_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \c0|data_write[11]~26 .extended_lut = "off";
defparam \c0|data_write[11]~26 .lut_mask = 64'h0100010000000000;
defparam \c0|data_write[11]~26 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y23_N12
cyclonev_lcell_comb \c0|data_write[10]~27 (
// Equation(s):
// \c0|data_write[10]~27_combout  = ( !\c0|adj_score~13_combout  & ( (\c0|adj_score~14_combout  & (\c0|data_write[0]~2_combout  & (\c0|r0|altsyncram_component|auto_generated|q_a [10] & !\c0|data_write[7]~0_combout ))) ) )

	.dataa(!\c0|adj_score~14_combout ),
	.datab(!\c0|data_write[0]~2_combout ),
	.datac(!\c0|r0|altsyncram_component|auto_generated|q_a [10]),
	.datad(!\c0|data_write[7]~0_combout ),
	.datae(gnd),
	.dataf(!\c0|adj_score~13_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\c0|data_write[10]~27_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \c0|data_write[10]~27 .extended_lut = "off";
defparam \c0|data_write[10]~27 .lut_mask = 64'h0100010000000000;
defparam \c0|data_write[10]~27 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y23_N15
cyclonev_lcell_comb \c0|data_write[9]~28 (
// Equation(s):
// \c0|data_write[9]~28_combout  = ( !\c0|adj_score~13_combout  & ( (\c0|adj_score~14_combout  & (\c0|data_write[0]~2_combout  & (\c0|r0|altsyncram_component|auto_generated|q_a [9] & !\c0|data_write[7]~0_combout ))) ) )

	.dataa(!\c0|adj_score~14_combout ),
	.datab(!\c0|data_write[0]~2_combout ),
	.datac(!\c0|r0|altsyncram_component|auto_generated|q_a [9]),
	.datad(!\c0|data_write[7]~0_combout ),
	.datae(gnd),
	.dataf(!\c0|adj_score~13_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\c0|data_write[9]~28_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \c0|data_write[9]~28 .extended_lut = "off";
defparam \c0|data_write[9]~28 .lut_mask = 64'h0100010000000000;
defparam \c0|data_write[9]~28 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y22_N21
cyclonev_lcell_comb \c0|WideOr7~0 (
// Equation(s):
// \c0|WideOr7~0_combout  = ( \c0|w0|out [3] & ( !\c0|w0|out [4] ) ) # ( !\c0|w0|out [3] & ( \c0|w0|out [4] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\c0|w0|out [4]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\c0|w0|out [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\c0|WideOr7~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \c0|WideOr7~0 .extended_lut = "off";
defparam \c0|WideOr7~0 .lut_mask = 64'h0F0F0F0FF0F0F0F0;
defparam \c0|WideOr7~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y21_N3
cyclonev_lcell_comb \c0|Selector21~0 (
// Equation(s):
// \c0|Selector21~0_combout  = ( \c0|w0|out [1] & ( (!\c0|w0|out [4] & \c0|w0|out [2]) ) ) # ( !\c0|w0|out [1] & ( (!\c0|w0|out [4] & (\c0|w0|out [0] & \c0|w0|out [2])) # (\c0|w0|out [4] & ((!\c0|w0|out [2]))) ) )

	.dataa(!\c0|w0|out [0]),
	.datab(gnd),
	.datac(!\c0|w0|out [4]),
	.datad(!\c0|w0|out [2]),
	.datae(gnd),
	.dataf(!\c0|w0|out [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\c0|Selector21~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \c0|Selector21~0 .extended_lut = "off";
defparam \c0|Selector21~0 .lut_mask = 64'h0F500F5000F000F0;
defparam \c0|Selector21~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y23_N18
cyclonev_lcell_comb \c0|Selector21~1 (
// Equation(s):
// \c0|Selector21~1_combout  = ( \c0|current_state.S_LOAD_PRESET~q  & ( (\c0|preset_state.P_TUMBLE_2574~combout  & (\c0|WideOr7~0_combout  & \c0|Selector21~0_combout )) ) )

	.dataa(!\c0|preset_state.P_TUMBLE_2574~combout ),
	.datab(gnd),
	.datac(!\c0|WideOr7~0_combout ),
	.datad(!\c0|Selector21~0_combout ),
	.datae(gnd),
	.dataf(!\c0|current_state.S_LOAD_PRESET~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\c0|Selector21~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \c0|Selector21~1 .extended_lut = "off";
defparam \c0|Selector21~1 .lut_mask = 64'h0000000000050005;
defparam \c0|Selector21~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y21_N9
cyclonev_lcell_comb \c0|data_write~9 (
// Equation(s):
// \c0|data_write~9_combout  = ( \c0|w0|out [0] & ( (!\c0|w0|out [3] & (\c0|w0|out [4] & !\c0|w0|out [2])) # (\c0|w0|out [3] & (!\c0|w0|out [4] & \c0|w0|out [2])) ) )

	.dataa(!\c0|w0|out [3]),
	.datab(gnd),
	.datac(!\c0|w0|out [4]),
	.datad(!\c0|w0|out [2]),
	.datae(gnd),
	.dataf(!\c0|w0|out [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\c0|data_write~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \c0|data_write~9 .extended_lut = "off";
defparam \c0|data_write~9 .lut_mask = 64'h000000000A500A50;
defparam \c0|data_write~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y23_N12
cyclonev_lcell_comb \c0|comb~1 (
// Equation(s):
// \c0|comb~1_combout  = ( \SW[0]~input_o  & ( \SW[1]~input_o  & ( (\KEY[2]~input_o  & !\KEY[3]~input_o ) ) ) ) # ( !\SW[0]~input_o  & ( \SW[1]~input_o  & ( (\KEY[2]~input_o  & !\KEY[3]~input_o ) ) ) ) # ( \SW[0]~input_o  & ( !\SW[1]~input_o  & ( 
// (\KEY[2]~input_o  & !\KEY[3]~input_o ) ) ) ) # ( !\SW[0]~input_o  & ( !\SW[1]~input_o  & ( (\KEY[2]~input_o  & ((!\KEY[3]~input_o ) # ((!\SW[2]~input_o  & !\SW[3]~input_o )))) ) ) )

	.dataa(!\KEY[2]~input_o ),
	.datab(!\KEY[3]~input_o ),
	.datac(!\SW[2]~input_o ),
	.datad(!\SW[3]~input_o ),
	.datae(!\SW[0]~input_o ),
	.dataf(!\SW[1]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\c0|comb~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \c0|comb~1 .extended_lut = "off";
defparam \c0|comb~1 .lut_mask = 64'h5444444444444444;
defparam \c0|comb~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y23_N45
cyclonev_lcell_comb \c0|preset_state.P_EXPLODE~0 (
// Equation(s):
// \c0|preset_state.P_EXPLODE~0_combout  = (!\KEY[2]~input_o ) # (\KEY[3]~input_o )

	.dataa(!\KEY[2]~input_o ),
	.datab(!\KEY[3]~input_o ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\c0|preset_state.P_EXPLODE~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \c0|preset_state.P_EXPLODE~0 .extended_lut = "off";
defparam \c0|preset_state.P_EXPLODE~0 .lut_mask = 64'hBBBBBBBBBBBBBBBB;
defparam \c0|preset_state.P_EXPLODE~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y23_N6
cyclonev_lcell_comb \c0|preset_state.P_EXPLODE_2587 (
// Equation(s):
// \c0|preset_state.P_EXPLODE_2587~combout  = ( \c0|preset_state.P_EXPLODE~0_combout  & ( \c0|preset_state.P_EXPLODE_2587~combout  & ( \c0|comb~1_combout  ) ) ) # ( !\c0|preset_state.P_EXPLODE~0_combout  & ( \c0|preset_state.P_EXPLODE_2587~combout  & ( 
// \c0|comb~1_combout  ) ) ) # ( !\c0|preset_state.P_EXPLODE~0_combout  & ( !\c0|preset_state.P_EXPLODE_2587~combout  & ( \c0|comb~1_combout  ) ) )

	.dataa(gnd),
	.datab(!\c0|comb~1_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(!\c0|preset_state.P_EXPLODE~0_combout ),
	.dataf(!\c0|preset_state.P_EXPLODE_2587~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\c0|preset_state.P_EXPLODE_2587~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \c0|preset_state.P_EXPLODE_2587 .extended_lut = "off";
defparam \c0|preset_state.P_EXPLODE_2587 .lut_mask = 64'h3333000033333333;
defparam \c0|preset_state.P_EXPLODE_2587 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y21_N6
cyclonev_lcell_comb \c0|Selector22~0 (
// Equation(s):
// \c0|Selector22~0_combout  = ( \c0|current_state.S_LOAD_PRESET~q  & ( (\c0|data_write~9_combout  & (!\c0|w0|out [1] & \c0|preset_state.P_EXPLODE_2587~combout )) ) )

	.dataa(gnd),
	.datab(!\c0|data_write~9_combout ),
	.datac(!\c0|w0|out [1]),
	.datad(!\c0|preset_state.P_EXPLODE_2587~combout ),
	.datae(gnd),
	.dataf(!\c0|current_state.S_LOAD_PRESET~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\c0|Selector22~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \c0|Selector22~0 .extended_lut = "off";
defparam \c0|Selector22~0 .lut_mask = 64'h0000000000300030;
defparam \c0|Selector22~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y23_N42
cyclonev_lcell_comb \c0|Selector22~1 (
// Equation(s):
// \c0|Selector22~1_combout  = ( \c0|r0|altsyncram_component|auto_generated|q_a [20] & ( \c0|Selector22~0_combout  ) ) # ( !\c0|r0|altsyncram_component|auto_generated|q_a [20] & ( \c0|Selector22~0_combout  ) ) # ( 
// \c0|r0|altsyncram_component|auto_generated|q_a [20] & ( !\c0|Selector22~0_combout  & ( (!\c0|adj_score~13_combout  & (\c0|data_write[0]~2_combout  & (!\c0|data_write[7]~0_combout  & \c0|adj_score~14_combout ))) ) ) )

	.dataa(!\c0|adj_score~13_combout ),
	.datab(!\c0|data_write[0]~2_combout ),
	.datac(!\c0|data_write[7]~0_combout ),
	.datad(!\c0|adj_score~14_combout ),
	.datae(!\c0|r0|altsyncram_component|auto_generated|q_a [20]),
	.dataf(!\c0|Selector22~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\c0|Selector22~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \c0|Selector22~1 .extended_lut = "off";
defparam \c0|Selector22~1 .lut_mask = 64'h00000020FFFFFFFF;
defparam \c0|Selector22~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y23_N33
cyclonev_lcell_comb \c0|data_write[24]~12 (
// Equation(s):
// \c0|data_write[24]~12_combout  = ( !\c0|adj_score~13_combout  & ( (\c0|adj_score~14_combout  & (\c0|data_write[0]~2_combout  & (\c0|r0|altsyncram_component|auto_generated|q_a [24] & !\c0|data_write[7]~0_combout ))) ) )

	.dataa(!\c0|adj_score~14_combout ),
	.datab(!\c0|data_write[0]~2_combout ),
	.datac(!\c0|r0|altsyncram_component|auto_generated|q_a [24]),
	.datad(!\c0|data_write[7]~0_combout ),
	.datae(gnd),
	.dataf(!\c0|adj_score~13_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\c0|data_write[24]~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \c0|data_write[24]~12 .extended_lut = "off";
defparam \c0|data_write[24]~12 .lut_mask = 64'h0100010000000000;
defparam \c0|data_write[24]~12 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y23_N57
cyclonev_lcell_comb \c0|data_write[31]~3 (
// Equation(s):
// \c0|data_write[31]~3_combout  = ( !\c0|adj_score~13_combout  & ( (\c0|adj_score~14_combout  & (\c0|data_write[0]~2_combout  & (\c0|r0|altsyncram_component|auto_generated|q_a [31] & !\c0|data_write[7]~0_combout ))) ) )

	.dataa(!\c0|adj_score~14_combout ),
	.datab(!\c0|data_write[0]~2_combout ),
	.datac(!\c0|r0|altsyncram_component|auto_generated|q_a [31]),
	.datad(!\c0|data_write[7]~0_combout ),
	.datae(gnd),
	.dataf(!\c0|adj_score~13_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\c0|data_write[31]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \c0|data_write[31]~3 .extended_lut = "off";
defparam \c0|data_write[31]~3 .lut_mask = 64'h0100010000000000;
defparam \c0|data_write[31]~3 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y23_N0
cyclonev_ram_block \c0|r0|altsyncram_component|auto_generated|ram_block1a4 (
	.portawe(\c0|Selector13~1_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\c0|data_write[31]~3_combout ,\c0|data_write[30]~5_combout ,\c0|data_write[29]~7_combout ,\c0|data_write[28]~11_combout ,\c0|data_write[27]~4_combout ,\c0|data_write[26]~6_combout ,\c0|data_write[25]~8_combout ,\c0|data_write[24]~12_combout ,
\c0|Selector19~1_combout ,\c0|Selector20~2_combout ,\c0|Selector21~2_combout ,\c0|Selector22~1_combout ,\c0|Selector23~0_combout ,\c0|Selector24~0_combout ,\c0|Selector25~0_combout ,\c0|data_write[16]~10_combout ,\c0|data_write[7]~13_combout ,
\c0|data_write[6]~14_combout ,\c0|data_write[5]~15_combout ,\c0|data_write[4]~16_combout }),
	.portaaddr({\c0|address[4]~7_combout ,\c0|address[3]~6_combout ,\c0|address[2]~5_combout ,\c0|address[1]~4_combout ,\c0|address[0]~3_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(20'b00000000000000000000),
	.portbaddr(5'b00000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\c0|r0|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \c0|r0|altsyncram_component|auto_generated|ram_block1a4 .data_interleave_offset_in_bits = 1;
defparam \c0|r0|altsyncram_component|auto_generated|ram_block1a4 .data_interleave_width_in_bits = 1;
defparam \c0|r0|altsyncram_component|auto_generated|ram_block1a4 .logical_ram_name = "control:c0|ram40x32:r0|altsyncram:altsyncram_component|altsyncram_m0r1:auto_generated|ALTSYNCRAM";
defparam \c0|r0|altsyncram_component|auto_generated|ram_block1a4 .operation_mode = "single_port";
defparam \c0|r0|altsyncram_component|auto_generated|ram_block1a4 .port_a_address_clear = "none";
defparam \c0|r0|altsyncram_component|auto_generated|ram_block1a4 .port_a_address_width = 5;
defparam \c0|r0|altsyncram_component|auto_generated|ram_block1a4 .port_a_byte_enable_clock = "none";
defparam \c0|r0|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_out_clear = "none";
defparam \c0|r0|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_out_clock = "none";
defparam \c0|r0|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_width = 20;
defparam \c0|r0|altsyncram_component|auto_generated|ram_block1a4 .port_a_first_address = 0;
defparam \c0|r0|altsyncram_component|auto_generated|ram_block1a4 .port_a_first_bit_number = 4;
defparam \c0|r0|altsyncram_component|auto_generated|ram_block1a4 .port_a_last_address = 31;
defparam \c0|r0|altsyncram_component|auto_generated|ram_block1a4 .port_a_logical_ram_depth = 32;
defparam \c0|r0|altsyncram_component|auto_generated|ram_block1a4 .port_a_logical_ram_width = 40;
defparam \c0|r0|altsyncram_component|auto_generated|ram_block1a4 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \c0|r0|altsyncram_component|auto_generated|ram_block1a4 .port_b_address_width = 5;
defparam \c0|r0|altsyncram_component|auto_generated|ram_block1a4 .port_b_data_width = 20;
defparam \c0|r0|altsyncram_component|auto_generated|ram_block1a4 .ram_block_type = "M20K";
// synopsys translate_on

// Location: MLABCELL_X39_Y23_N0
cyclonev_lcell_comb \c0|data_write[30]~5 (
// Equation(s):
// \c0|data_write[30]~5_combout  = ( !\c0|data_write[7]~0_combout  & ( (\c0|adj_score~14_combout  & (!\c0|adj_score~13_combout  & (\c0|data_write[0]~2_combout  & \c0|r0|altsyncram_component|auto_generated|q_a [30]))) ) )

	.dataa(!\c0|adj_score~14_combout ),
	.datab(!\c0|adj_score~13_combout ),
	.datac(!\c0|data_write[0]~2_combout ),
	.datad(!\c0|r0|altsyncram_component|auto_generated|q_a [30]),
	.datae(gnd),
	.dataf(!\c0|data_write[7]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\c0|data_write[30]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \c0|data_write[30]~5 .extended_lut = "off";
defparam \c0|data_write[30]~5 .lut_mask = 64'h0004000400000000;
defparam \c0|data_write[30]~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y23_N6
cyclonev_lcell_comb \c0|data_write[29]~7 (
// Equation(s):
// \c0|data_write[29]~7_combout  = ( !\c0|adj_score~13_combout  & ( (\c0|adj_score~14_combout  & (\c0|data_write[0]~2_combout  & (\c0|r0|altsyncram_component|auto_generated|q_a [29] & !\c0|data_write[7]~0_combout ))) ) )

	.dataa(!\c0|adj_score~14_combout ),
	.datab(!\c0|data_write[0]~2_combout ),
	.datac(!\c0|r0|altsyncram_component|auto_generated|q_a [29]),
	.datad(!\c0|data_write[7]~0_combout ),
	.datae(gnd),
	.dataf(!\c0|adj_score~13_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\c0|data_write[29]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \c0|data_write[29]~7 .extended_lut = "off";
defparam \c0|data_write[29]~7 .lut_mask = 64'h0100010000000000;
defparam \c0|data_write[29]~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y23_N30
cyclonev_lcell_comb \c0|data_write[28]~11 (
// Equation(s):
// \c0|data_write[28]~11_combout  = ( !\c0|adj_score~13_combout  & ( (\c0|adj_score~14_combout  & (\c0|data_write[0]~2_combout  & (\c0|r0|altsyncram_component|auto_generated|q_a [28] & !\c0|data_write[7]~0_combout ))) ) )

	.dataa(!\c0|adj_score~14_combout ),
	.datab(!\c0|data_write[0]~2_combout ),
	.datac(!\c0|r0|altsyncram_component|auto_generated|q_a [28]),
	.datad(!\c0|data_write[7]~0_combout ),
	.datae(gnd),
	.dataf(!\c0|adj_score~13_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\c0|data_write[28]~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \c0|data_write[28]~11 .extended_lut = "off";
defparam \c0|data_write[28]~11 .lut_mask = 64'h0100010000000000;
defparam \c0|data_write[28]~11 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y23_N36
cyclonev_lcell_comb \c0|data_write[27]~4 (
// Equation(s):
// \c0|data_write[27]~4_combout  = ( !\c0|adj_score~13_combout  & ( (\c0|adj_score~14_combout  & (\c0|data_write[0]~2_combout  & (\c0|r0|altsyncram_component|auto_generated|q_a [27] & !\c0|data_write[7]~0_combout ))) ) )

	.dataa(!\c0|adj_score~14_combout ),
	.datab(!\c0|data_write[0]~2_combout ),
	.datac(!\c0|r0|altsyncram_component|auto_generated|q_a [27]),
	.datad(!\c0|data_write[7]~0_combout ),
	.datae(gnd),
	.dataf(!\c0|adj_score~13_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\c0|data_write[27]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \c0|data_write[27]~4 .extended_lut = "off";
defparam \c0|data_write[27]~4 .lut_mask = 64'h0100010000000000;
defparam \c0|data_write[27]~4 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y23_N3
cyclonev_lcell_comb \c0|data_write[26]~6 (
// Equation(s):
// \c0|data_write[26]~6_combout  = ( !\c0|data_write[7]~0_combout  & ( (\c0|adj_score~14_combout  & (!\c0|adj_score~13_combout  & (\c0|data_write[0]~2_combout  & \c0|r0|altsyncram_component|auto_generated|q_a [26]))) ) )

	.dataa(!\c0|adj_score~14_combout ),
	.datab(!\c0|adj_score~13_combout ),
	.datac(!\c0|data_write[0]~2_combout ),
	.datad(!\c0|r0|altsyncram_component|auto_generated|q_a [26]),
	.datae(gnd),
	.dataf(!\c0|data_write[7]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\c0|data_write[26]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \c0|data_write[26]~6 .extended_lut = "off";
defparam \c0|data_write[26]~6 .lut_mask = 64'h0004000400000000;
defparam \c0|data_write[26]~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y23_N9
cyclonev_lcell_comb \c0|data_write[25]~8 (
// Equation(s):
// \c0|data_write[25]~8_combout  = ( !\c0|adj_score~13_combout  & ( (\c0|adj_score~14_combout  & (\c0|data_write[0]~2_combout  & (\c0|r0|altsyncram_component|auto_generated|q_a [25] & !\c0|data_write[7]~0_combout ))) ) )

	.dataa(!\c0|adj_score~14_combout ),
	.datab(!\c0|data_write[0]~2_combout ),
	.datac(!\c0|r0|altsyncram_component|auto_generated|q_a [25]),
	.datad(!\c0|data_write[7]~0_combout ),
	.datae(gnd),
	.dataf(!\c0|adj_score~13_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\c0|data_write[25]~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \c0|data_write[25]~8 .extended_lut = "off";
defparam \c0|data_write[25]~8 .lut_mask = 64'h0100010000000000;
defparam \c0|data_write[25]~8 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y23_N24
cyclonev_lcell_comb \c0|Selector19~1 (
// Equation(s):
// \c0|Selector19~1_combout  = ( \c0|r0|altsyncram_component|auto_generated|q_a [23] & ( \c0|Selector19~0_combout  ) ) # ( !\c0|r0|altsyncram_component|auto_generated|q_a [23] & ( \c0|Selector19~0_combout  ) ) # ( 
// \c0|r0|altsyncram_component|auto_generated|q_a [23] & ( !\c0|Selector19~0_combout  & ( (!\c0|adj_score~13_combout  & (\c0|data_write[0]~2_combout  & (\c0|adj_score~14_combout  & !\c0|data_write[7]~0_combout ))) ) ) )

	.dataa(!\c0|adj_score~13_combout ),
	.datab(!\c0|data_write[0]~2_combout ),
	.datac(!\c0|adj_score~14_combout ),
	.datad(!\c0|data_write[7]~0_combout ),
	.datae(!\c0|r0|altsyncram_component|auto_generated|q_a [23]),
	.dataf(!\c0|Selector19~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\c0|Selector19~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \c0|Selector19~1 .extended_lut = "off";
defparam \c0|Selector19~1 .lut_mask = 64'h00000200FFFFFFFF;
defparam \c0|Selector19~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y21_N45
cyclonev_lcell_comb \c0|Selector20~0 (
// Equation(s):
// \c0|Selector20~0_combout  = ( \c0|w0|out [2] & ( (!\c0|w0|out [4] & (!\c0|w0|out [0] $ (!\c0|w0|out [1]))) ) ) # ( !\c0|w0|out [2] & ( (\c0|w0|out [4] & (!\c0|w0|out [0] & \c0|w0|out [1])) ) )

	.dataa(!\c0|w0|out [4]),
	.datab(gnd),
	.datac(!\c0|w0|out [0]),
	.datad(!\c0|w0|out [1]),
	.datae(gnd),
	.dataf(!\c0|w0|out [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\c0|Selector20~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \c0|Selector20~0 .extended_lut = "off";
defparam \c0|Selector20~0 .lut_mask = 64'h005000500AA00AA0;
defparam \c0|Selector20~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y23_N24
cyclonev_lcell_comb \c0|Selector20~1 (
// Equation(s):
// \c0|Selector20~1_combout  = ( \c0|Selector21~0_combout  & ( \c0|WideOr7~0_combout  & ( (\c0|current_state.S_LOAD_PRESET~q  & (((\c0|Selector20~0_combout  & \c0|preset_state.P_TUMBLE_2574~combout )) # (\c0|preset_state.P_EXPLODE_2587~combout ))) ) ) ) # ( 
// !\c0|Selector21~0_combout  & ( \c0|WideOr7~0_combout  & ( (\c0|current_state.S_LOAD_PRESET~q  & (\c0|Selector20~0_combout  & \c0|preset_state.P_TUMBLE_2574~combout )) ) ) )

	.dataa(!\c0|current_state.S_LOAD_PRESET~q ),
	.datab(!\c0|Selector20~0_combout ),
	.datac(!\c0|preset_state.P_TUMBLE_2574~combout ),
	.datad(!\c0|preset_state.P_EXPLODE_2587~combout ),
	.datae(!\c0|Selector21~0_combout ),
	.dataf(!\c0|WideOr7~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\c0|Selector20~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \c0|Selector20~1 .extended_lut = "off";
defparam \c0|Selector20~1 .lut_mask = 64'h0000000001010155;
defparam \c0|Selector20~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y23_N18
cyclonev_lcell_comb \c0|Selector20~2 (
// Equation(s):
// \c0|Selector20~2_combout  = ( \c0|r0|altsyncram_component|auto_generated|q_a [22] & ( \c0|Selector20~1_combout  ) ) # ( !\c0|r0|altsyncram_component|auto_generated|q_a [22] & ( \c0|Selector20~1_combout  ) ) # ( 
// \c0|r0|altsyncram_component|auto_generated|q_a [22] & ( !\c0|Selector20~1_combout  & ( (!\c0|data_write[7]~0_combout  & (\c0|data_write[0]~2_combout  & (!\c0|adj_score~13_combout  & \c0|adj_score~14_combout ))) ) ) )

	.dataa(!\c0|data_write[7]~0_combout ),
	.datab(!\c0|data_write[0]~2_combout ),
	.datac(!\c0|adj_score~13_combout ),
	.datad(!\c0|adj_score~14_combout ),
	.datae(!\c0|r0|altsyncram_component|auto_generated|q_a [22]),
	.dataf(!\c0|Selector20~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\c0|Selector20~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \c0|Selector20~2 .extended_lut = "off";
defparam \c0|Selector20~2 .lut_mask = 64'h00000020FFFFFFFF;
defparam \c0|Selector20~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y23_N6
cyclonev_lcell_comb \c0|Selector21~2 (
// Equation(s):
// \c0|Selector21~2_combout  = ( \c0|r0|altsyncram_component|auto_generated|q_a [21] & ( \c0|Selector21~1_combout  ) ) # ( !\c0|r0|altsyncram_component|auto_generated|q_a [21] & ( \c0|Selector21~1_combout  ) ) # ( 
// \c0|r0|altsyncram_component|auto_generated|q_a [21] & ( !\c0|Selector21~1_combout  & ( (\c0|data_write[0]~2_combout  & (!\c0|data_write[7]~0_combout  & (!\c0|adj_score~13_combout  & \c0|adj_score~14_combout ))) ) ) )

	.dataa(!\c0|data_write[0]~2_combout ),
	.datab(!\c0|data_write[7]~0_combout ),
	.datac(!\c0|adj_score~13_combout ),
	.datad(!\c0|adj_score~14_combout ),
	.datae(!\c0|r0|altsyncram_component|auto_generated|q_a [21]),
	.dataf(!\c0|Selector21~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\c0|Selector21~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \c0|Selector21~2 .extended_lut = "off";
defparam \c0|Selector21~2 .lut_mask = 64'h00000040FFFFFFFF;
defparam \c0|Selector21~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y23_N9
cyclonev_lcell_comb \c0|Selector23~0 (
// Equation(s):
// \c0|Selector23~0_combout  = ( \c0|adj_score~14_combout  & ( \c0|data_write[7]~0_combout  & ( \c0|Selector21~1_combout  ) ) ) # ( !\c0|adj_score~14_combout  & ( \c0|data_write[7]~0_combout  & ( \c0|Selector21~1_combout  ) ) ) # ( \c0|adj_score~14_combout  
// & ( !\c0|data_write[7]~0_combout  & ( ((\c0|data_write[0]~2_combout  & (\c0|r0|altsyncram_component|auto_generated|q_a [19] & !\c0|adj_score~13_combout ))) # (\c0|Selector21~1_combout ) ) ) ) # ( !\c0|adj_score~14_combout  & ( !\c0|data_write[7]~0_combout 
//  & ( \c0|Selector21~1_combout  ) ) )

	.dataa(!\c0|Selector21~1_combout ),
	.datab(!\c0|data_write[0]~2_combout ),
	.datac(!\c0|r0|altsyncram_component|auto_generated|q_a [19]),
	.datad(!\c0|adj_score~13_combout ),
	.datae(!\c0|adj_score~14_combout ),
	.dataf(!\c0|data_write[7]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\c0|Selector23~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \c0|Selector23~0 .extended_lut = "off";
defparam \c0|Selector23~0 .lut_mask = 64'h5555575555555555;
defparam \c0|Selector23~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y20_N0
cyclonev_lcell_comb \c0|Mux3~10 (
// Equation(s):
// \c0|Mux3~10_combout  = ( \c0|c3|out [1] & ( \c0|r0|altsyncram_component|auto_generated|q_a [37] & ( (!\c0|c3|out [2] & (\c0|r0|altsyncram_component|auto_generated|q_a [35])) # (\c0|c3|out [2] & ((\c0|r0|altsyncram_component|auto_generated|q_a [31]))) ) ) 
// ) # ( !\c0|c3|out [1] & ( \c0|r0|altsyncram_component|auto_generated|q_a [37] & ( (!\c0|c3|out [2]) # (\c0|r0|altsyncram_component|auto_generated|q_a [33]) ) ) ) # ( \c0|c3|out [1] & ( !\c0|r0|altsyncram_component|auto_generated|q_a [37] & ( (!\c0|c3|out 
// [2] & (\c0|r0|altsyncram_component|auto_generated|q_a [35])) # (\c0|c3|out [2] & ((\c0|r0|altsyncram_component|auto_generated|q_a [31]))) ) ) ) # ( !\c0|c3|out [1] & ( !\c0|r0|altsyncram_component|auto_generated|q_a [37] & ( (\c0|c3|out [2] & 
// \c0|r0|altsyncram_component|auto_generated|q_a [33]) ) ) )

	.dataa(!\c0|r0|altsyncram_component|auto_generated|q_a [35]),
	.datab(!\c0|c3|out [2]),
	.datac(!\c0|r0|altsyncram_component|auto_generated|q_a [31]),
	.datad(!\c0|r0|altsyncram_component|auto_generated|q_a [33]),
	.datae(!\c0|c3|out [1]),
	.dataf(!\c0|r0|altsyncram_component|auto_generated|q_a [37]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\c0|Mux3~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \c0|Mux3~10 .extended_lut = "off";
defparam \c0|Mux3~10 .lut_mask = 64'h00334747CCFF4747;
defparam \c0|Mux3~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y23_N12
cyclonev_lcell_comb \c0|Mux3~1 (
// Equation(s):
// \c0|Mux3~1_combout  = ( \c0|c3|out [1] & ( \c0|r0|altsyncram_component|auto_generated|q_a [38] & ( (!\c0|c3|out [2] & ((\c0|r0|altsyncram_component|auto_generated|q_a [36]))) # (\c0|c3|out [2] & (\c0|r0|altsyncram_component|auto_generated|q_a [32])) ) ) ) 
// # ( !\c0|c3|out [1] & ( \c0|r0|altsyncram_component|auto_generated|q_a [38] & ( (!\c0|c3|out [2]) # (\c0|r0|altsyncram_component|auto_generated|q_a [34]) ) ) ) # ( \c0|c3|out [1] & ( !\c0|r0|altsyncram_component|auto_generated|q_a [38] & ( (!\c0|c3|out 
// [2] & ((\c0|r0|altsyncram_component|auto_generated|q_a [36]))) # (\c0|c3|out [2] & (\c0|r0|altsyncram_component|auto_generated|q_a [32])) ) ) ) # ( !\c0|c3|out [1] & ( !\c0|r0|altsyncram_component|auto_generated|q_a [38] & ( (\c0|c3|out [2] & 
// \c0|r0|altsyncram_component|auto_generated|q_a [34]) ) ) )

	.dataa(!\c0|r0|altsyncram_component|auto_generated|q_a [32]),
	.datab(!\c0|c3|out [2]),
	.datac(!\c0|r0|altsyncram_component|auto_generated|q_a [36]),
	.datad(!\c0|r0|altsyncram_component|auto_generated|q_a [34]),
	.datae(!\c0|c3|out [1]),
	.dataf(!\c0|r0|altsyncram_component|auto_generated|q_a [38]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\c0|Mux3~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \c0|Mux3~1 .extended_lut = "off";
defparam \c0|Mux3~1 .lut_mask = 64'h00331D1DCCFF1D1D;
defparam \c0|Mux3~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y24_N42
cyclonev_lcell_comb \c0|Mux3~9 (
// Equation(s):
// \c0|Mux3~9_combout  = ( \c0|c3|out [2] & ( \c0|r0|altsyncram_component|auto_generated|q_a [26] & ( (!\c0|c3|out [1]) # (\c0|r0|altsyncram_component|auto_generated|q_a [24]) ) ) ) # ( !\c0|c3|out [2] & ( \c0|r0|altsyncram_component|auto_generated|q_a [26] 
// & ( (!\c0|c3|out [1] & ((\c0|r0|altsyncram_component|auto_generated|q_a [30]))) # (\c0|c3|out [1] & (\c0|r0|altsyncram_component|auto_generated|q_a [28])) ) ) ) # ( \c0|c3|out [2] & ( !\c0|r0|altsyncram_component|auto_generated|q_a [26] & ( (\c0|c3|out 
// [1] & \c0|r0|altsyncram_component|auto_generated|q_a [24]) ) ) ) # ( !\c0|c3|out [2] & ( !\c0|r0|altsyncram_component|auto_generated|q_a [26] & ( (!\c0|c3|out [1] & ((\c0|r0|altsyncram_component|auto_generated|q_a [30]))) # (\c0|c3|out [1] & 
// (\c0|r0|altsyncram_component|auto_generated|q_a [28])) ) ) )

	.dataa(!\c0|r0|altsyncram_component|auto_generated|q_a [28]),
	.datab(!\c0|c3|out [1]),
	.datac(!\c0|r0|altsyncram_component|auto_generated|q_a [24]),
	.datad(!\c0|r0|altsyncram_component|auto_generated|q_a [30]),
	.datae(!\c0|c3|out [2]),
	.dataf(!\c0|r0|altsyncram_component|auto_generated|q_a [26]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\c0|Mux3~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \c0|Mux3~9 .extended_lut = "off";
defparam \c0|Mux3~9 .lut_mask = 64'h11DD030311DDCFCF;
defparam \c0|Mux3~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y22_N36
cyclonev_lcell_comb \c0|Mux3~11 (
// Equation(s):
// \c0|Mux3~11_combout  = ( \c0|c3|out [1] & ( \c0|r0|altsyncram_component|auto_generated|q_a [29] & ( (!\c0|c3|out [2] & ((\c0|r0|altsyncram_component|auto_generated|q_a [27]))) # (\c0|c3|out [2] & (\c0|r0|altsyncram_component|auto_generated|q_a [23])) ) ) 
// ) # ( !\c0|c3|out [1] & ( \c0|r0|altsyncram_component|auto_generated|q_a [29] & ( (!\c0|c3|out [2]) # (\c0|r0|altsyncram_component|auto_generated|q_a [25]) ) ) ) # ( \c0|c3|out [1] & ( !\c0|r0|altsyncram_component|auto_generated|q_a [29] & ( (!\c0|c3|out 
// [2] & ((\c0|r0|altsyncram_component|auto_generated|q_a [27]))) # (\c0|c3|out [2] & (\c0|r0|altsyncram_component|auto_generated|q_a [23])) ) ) ) # ( !\c0|c3|out [1] & ( !\c0|r0|altsyncram_component|auto_generated|q_a [29] & ( (\c0|c3|out [2] & 
// \c0|r0|altsyncram_component|auto_generated|q_a [25]) ) ) )

	.dataa(!\c0|r0|altsyncram_component|auto_generated|q_a [23]),
	.datab(!\c0|c3|out [2]),
	.datac(!\c0|r0|altsyncram_component|auto_generated|q_a [27]),
	.datad(!\c0|r0|altsyncram_component|auto_generated|q_a [25]),
	.datae(!\c0|c3|out [1]),
	.dataf(!\c0|r0|altsyncram_component|auto_generated|q_a [29]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\c0|Mux3~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \c0|Mux3~11 .extended_lut = "off";
defparam \c0|Mux3~11 .lut_mask = 64'h00331D1DCCFF1D1D;
defparam \c0|Mux3~11 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y22_N18
cyclonev_lcell_comb \c0|Mux3~12 (
// Equation(s):
// \c0|Mux3~12_combout  = ( \c0|Mux3~9_combout  & ( \c0|Mux3~11_combout  & ( ((!\c0|c3|out [0] & ((\c0|Mux3~1_combout ))) # (\c0|c3|out [0] & (\c0|Mux3~10_combout ))) # (\c0|c3|out [3]) ) ) ) # ( !\c0|Mux3~9_combout  & ( \c0|Mux3~11_combout  & ( (!\c0|c3|out 
// [3] & ((!\c0|c3|out [0] & ((\c0|Mux3~1_combout ))) # (\c0|c3|out [0] & (\c0|Mux3~10_combout )))) # (\c0|c3|out [3] & (\c0|c3|out [0])) ) ) ) # ( \c0|Mux3~9_combout  & ( !\c0|Mux3~11_combout  & ( (!\c0|c3|out [3] & ((!\c0|c3|out [0] & ((\c0|Mux3~1_combout 
// ))) # (\c0|c3|out [0] & (\c0|Mux3~10_combout )))) # (\c0|c3|out [3] & (!\c0|c3|out [0])) ) ) ) # ( !\c0|Mux3~9_combout  & ( !\c0|Mux3~11_combout  & ( (!\c0|c3|out [3] & ((!\c0|c3|out [0] & ((\c0|Mux3~1_combout ))) # (\c0|c3|out [0] & (\c0|Mux3~10_combout 
// )))) ) ) )

	.dataa(!\c0|c3|out [3]),
	.datab(!\c0|c3|out [0]),
	.datac(!\c0|Mux3~10_combout ),
	.datad(!\c0|Mux3~1_combout ),
	.datae(!\c0|Mux3~9_combout ),
	.dataf(!\c0|Mux3~11_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\c0|Mux3~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \c0|Mux3~12 .extended_lut = "off";
defparam \c0|Mux3~12 .lut_mask = 64'h028A46CE139B57DF;
defparam \c0|Mux3~12 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y25_N12
cyclonev_lcell_comb \c0|Mux5~11 (
// Equation(s):
// \c0|Mux5~11_combout  = ( \c0|c3|out [0] & ( (\c0|c3|out [1]) # (\c0|c3|out [2]) ) )

	.dataa(!\c0|c3|out [2]),
	.datab(gnd),
	.datac(!\c0|c3|out [1]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\c0|c3|out [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\c0|Mux5~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \c0|Mux5~11 .extended_lut = "off";
defparam \c0|Mux5~11 .lut_mask = 64'h000000005F5F5F5F;
defparam \c0|Mux5~11 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y25_N45
cyclonev_lcell_comb \c0|Mux5~12 (
// Equation(s):
// \c0|Mux5~12_combout  = ( !\c0|c3|out [1] & ( \c0|c3|out [0] ) )

	.dataa(!\c0|c3|out [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\c0|c3|out [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\c0|Mux5~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \c0|Mux5~12 .extended_lut = "off";
defparam \c0|Mux5~12 .lut_mask = 64'h5555555500000000;
defparam \c0|Mux5~12 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y25_N48
cyclonev_lcell_comb \c0|Mux3~4 (
// Equation(s):
// \c0|Mux3~4_combout  = ( \c0|r0|altsyncram_component|auto_generated|q_a [4] & ( \c0|c3|out [2] & ( (!\c0|c3|out [1] & ((\c0|r0|altsyncram_component|auto_generated|q_a [2]))) # (\c0|c3|out [1] & (\c0|r0|altsyncram_component|auto_generated|q_a [0])) ) ) ) # 
// ( !\c0|r0|altsyncram_component|auto_generated|q_a [4] & ( \c0|c3|out [2] & ( (!\c0|c3|out [1] & ((\c0|r0|altsyncram_component|auto_generated|q_a [2]))) # (\c0|c3|out [1] & (\c0|r0|altsyncram_component|auto_generated|q_a [0])) ) ) ) # ( 
// \c0|r0|altsyncram_component|auto_generated|q_a [4] & ( !\c0|c3|out [2] & ( (\c0|r0|altsyncram_component|auto_generated|q_a [6]) # (\c0|c3|out [1]) ) ) ) # ( !\c0|r0|altsyncram_component|auto_generated|q_a [4] & ( !\c0|c3|out [2] & ( (!\c0|c3|out [1] & 
// \c0|r0|altsyncram_component|auto_generated|q_a [6]) ) ) )

	.dataa(!\c0|c3|out [1]),
	.datab(!\c0|r0|altsyncram_component|auto_generated|q_a [6]),
	.datac(!\c0|r0|altsyncram_component|auto_generated|q_a [0]),
	.datad(!\c0|r0|altsyncram_component|auto_generated|q_a [2]),
	.datae(!\c0|r0|altsyncram_component|auto_generated|q_a [4]),
	.dataf(!\c0|c3|out [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\c0|Mux3~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \c0|Mux3~4 .extended_lut = "off";
defparam \c0|Mux3~4 .lut_mask = 64'h2222777705AF05AF;
defparam \c0|Mux3~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y25_N30
cyclonev_lcell_comb \c0|Mux3~13 (
// Equation(s):
// \c0|Mux3~13_combout  = ( \c0|Mux5~12_combout  & ( \c0|Mux3~4_combout  & ( (!\c0|Mux5~11_combout  & ((\c0|r0|altsyncram_component|auto_generated|q_a [5]))) # (\c0|Mux5~11_combout  & (\c0|r0|altsyncram_component|auto_generated|q_a [1])) ) ) ) # ( 
// !\c0|Mux5~12_combout  & ( \c0|Mux3~4_combout  & ( (!\c0|Mux5~11_combout ) # (\c0|r0|altsyncram_component|auto_generated|q_a [3]) ) ) ) # ( \c0|Mux5~12_combout  & ( !\c0|Mux3~4_combout  & ( (!\c0|Mux5~11_combout  & 
// ((\c0|r0|altsyncram_component|auto_generated|q_a [5]))) # (\c0|Mux5~11_combout  & (\c0|r0|altsyncram_component|auto_generated|q_a [1])) ) ) ) # ( !\c0|Mux5~12_combout  & ( !\c0|Mux3~4_combout  & ( (\c0|Mux5~11_combout  & 
// \c0|r0|altsyncram_component|auto_generated|q_a [3]) ) ) )

	.dataa(!\c0|r0|altsyncram_component|auto_generated|q_a [1]),
	.datab(!\c0|Mux5~11_combout ),
	.datac(!\c0|r0|altsyncram_component|auto_generated|q_a [3]),
	.datad(!\c0|r0|altsyncram_component|auto_generated|q_a [5]),
	.datae(!\c0|Mux5~12_combout ),
	.dataf(!\c0|Mux3~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\c0|Mux3~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \c0|Mux3~13 .extended_lut = "off";
defparam \c0|Mux3~13 .lut_mask = 64'h030311DDCFCF11DD;
defparam \c0|Mux3~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y22_N30
cyclonev_lcell_comb \c0|Mux3~14 (
// Equation(s):
// \c0|Mux3~14_combout  = ( \c0|r0|altsyncram_component|auto_generated|q_a [15] & ( \c0|r0|altsyncram_component|auto_generated|q_a [17] & ( ((!\c0|c3|out [1] & ((\c0|r0|altsyncram_component|auto_generated|q_a [21]))) # (\c0|c3|out [1] & 
// (\c0|r0|altsyncram_component|auto_generated|q_a [19]))) # (\c0|c3|out [2]) ) ) ) # ( !\c0|r0|altsyncram_component|auto_generated|q_a [15] & ( \c0|r0|altsyncram_component|auto_generated|q_a [17] & ( (!\c0|c3|out [1] & (((\c0|c3|out [2]) # 
// (\c0|r0|altsyncram_component|auto_generated|q_a [21])))) # (\c0|c3|out [1] & (\c0|r0|altsyncram_component|auto_generated|q_a [19] & ((!\c0|c3|out [2])))) ) ) ) # ( \c0|r0|altsyncram_component|auto_generated|q_a [15] & ( 
// !\c0|r0|altsyncram_component|auto_generated|q_a [17] & ( (!\c0|c3|out [1] & (((\c0|r0|altsyncram_component|auto_generated|q_a [21] & !\c0|c3|out [2])))) # (\c0|c3|out [1] & (((\c0|c3|out [2])) # (\c0|r0|altsyncram_component|auto_generated|q_a [19]))) ) ) 
// ) # ( !\c0|r0|altsyncram_component|auto_generated|q_a [15] & ( !\c0|r0|altsyncram_component|auto_generated|q_a [17] & ( (!\c0|c3|out [2] & ((!\c0|c3|out [1] & ((\c0|r0|altsyncram_component|auto_generated|q_a [21]))) # (\c0|c3|out [1] & 
// (\c0|r0|altsyncram_component|auto_generated|q_a [19])))) ) ) )

	.dataa(!\c0|c3|out [1]),
	.datab(!\c0|r0|altsyncram_component|auto_generated|q_a [19]),
	.datac(!\c0|r0|altsyncram_component|auto_generated|q_a [21]),
	.datad(!\c0|c3|out [2]),
	.datae(!\c0|r0|altsyncram_component|auto_generated|q_a [15]),
	.dataf(!\c0|r0|altsyncram_component|auto_generated|q_a [17]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\c0|Mux3~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \c0|Mux3~14 .extended_lut = "off";
defparam \c0|Mux3~14 .lut_mask = 64'h1B001B551BAA1BFF;
defparam \c0|Mux3~14 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y21_N12
cyclonev_lcell_comb \c0|Mux3~15 (
// Equation(s):
// \c0|Mux3~15_combout  = ( \c0|r0|altsyncram_component|auto_generated|q_a [7] & ( \c0|r0|altsyncram_component|auto_generated|q_a [11] & ( ((!\c0|c3|out [2] & ((\c0|r0|altsyncram_component|auto_generated|q_a [13]))) # (\c0|c3|out [2] & 
// (\c0|r0|altsyncram_component|auto_generated|q_a [9]))) # (\c0|c3|out [1]) ) ) ) # ( !\c0|r0|altsyncram_component|auto_generated|q_a [7] & ( \c0|r0|altsyncram_component|auto_generated|q_a [11] & ( (!\c0|c3|out [2] & 
// (((\c0|r0|altsyncram_component|auto_generated|q_a [13]) # (\c0|c3|out [1])))) # (\c0|c3|out [2] & (\c0|r0|altsyncram_component|auto_generated|q_a [9] & (!\c0|c3|out [1]))) ) ) ) # ( \c0|r0|altsyncram_component|auto_generated|q_a [7] & ( 
// !\c0|r0|altsyncram_component|auto_generated|q_a [11] & ( (!\c0|c3|out [2] & (((!\c0|c3|out [1] & \c0|r0|altsyncram_component|auto_generated|q_a [13])))) # (\c0|c3|out [2] & (((\c0|c3|out [1])) # (\c0|r0|altsyncram_component|auto_generated|q_a [9]))) ) ) ) 
// # ( !\c0|r0|altsyncram_component|auto_generated|q_a [7] & ( !\c0|r0|altsyncram_component|auto_generated|q_a [11] & ( (!\c0|c3|out [1] & ((!\c0|c3|out [2] & ((\c0|r0|altsyncram_component|auto_generated|q_a [13]))) # (\c0|c3|out [2] & 
// (\c0|r0|altsyncram_component|auto_generated|q_a [9])))) ) ) )

	.dataa(!\c0|c3|out [2]),
	.datab(!\c0|r0|altsyncram_component|auto_generated|q_a [9]),
	.datac(!\c0|c3|out [1]),
	.datad(!\c0|r0|altsyncram_component|auto_generated|q_a [13]),
	.datae(!\c0|r0|altsyncram_component|auto_generated|q_a [7]),
	.dataf(!\c0|r0|altsyncram_component|auto_generated|q_a [11]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\c0|Mux3~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \c0|Mux3~15 .extended_lut = "off";
defparam \c0|Mux3~15 .lut_mask = 64'h10B015B51ABA1FBF;
defparam \c0|Mux3~15 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y22_N24
cyclonev_lcell_comb \c0|Mux3~5 (
// Equation(s):
// \c0|Mux3~5_combout  = ( \c0|r0|altsyncram_component|auto_generated|q_a [10] & ( \c0|r0|altsyncram_component|auto_generated|q_a [8] & ( ((!\c0|c3|out [1] & ((\c0|r0|altsyncram_component|auto_generated|q_a [14]))) # (\c0|c3|out [1] & 
// (\c0|r0|altsyncram_component|auto_generated|q_a [12]))) # (\c0|c3|out [2]) ) ) ) # ( !\c0|r0|altsyncram_component|auto_generated|q_a [10] & ( \c0|r0|altsyncram_component|auto_generated|q_a [8] & ( (!\c0|c3|out [2] & ((!\c0|c3|out [1] & 
// ((\c0|r0|altsyncram_component|auto_generated|q_a [14]))) # (\c0|c3|out [1] & (\c0|r0|altsyncram_component|auto_generated|q_a [12])))) # (\c0|c3|out [2] & (((\c0|c3|out [1])))) ) ) ) # ( \c0|r0|altsyncram_component|auto_generated|q_a [10] & ( 
// !\c0|r0|altsyncram_component|auto_generated|q_a [8] & ( (!\c0|c3|out [2] & ((!\c0|c3|out [1] & ((\c0|r0|altsyncram_component|auto_generated|q_a [14]))) # (\c0|c3|out [1] & (\c0|r0|altsyncram_component|auto_generated|q_a [12])))) # (\c0|c3|out [2] & 
// (((!\c0|c3|out [1])))) ) ) ) # ( !\c0|r0|altsyncram_component|auto_generated|q_a [10] & ( !\c0|r0|altsyncram_component|auto_generated|q_a [8] & ( (!\c0|c3|out [2] & ((!\c0|c3|out [1] & ((\c0|r0|altsyncram_component|auto_generated|q_a [14]))) # (\c0|c3|out 
// [1] & (\c0|r0|altsyncram_component|auto_generated|q_a [12])))) ) ) )

	.dataa(!\c0|r0|altsyncram_component|auto_generated|q_a [12]),
	.datab(!\c0|c3|out [2]),
	.datac(!\c0|r0|altsyncram_component|auto_generated|q_a [14]),
	.datad(!\c0|c3|out [1]),
	.datae(!\c0|r0|altsyncram_component|auto_generated|q_a [10]),
	.dataf(!\c0|r0|altsyncram_component|auto_generated|q_a [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\c0|Mux3~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \c0|Mux3~5 .extended_lut = "off";
defparam \c0|Mux3~5 .lut_mask = 64'h0C443F440C773F77;
defparam \c0|Mux3~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y22_N48
cyclonev_lcell_comb \c0|Mux3~16 (
// Equation(s):
// \c0|Mux3~16_combout  = ( \c0|c3|out [3] & ( \c0|Mux3~5_combout  & ( (!\c0|c3|out [0]) # (\c0|Mux3~15_combout ) ) ) ) # ( !\c0|c3|out [3] & ( \c0|Mux3~5_combout  & ( (!\c0|c3|out [0] & (\c0|Mux3~8_combout )) # (\c0|c3|out [0] & ((\c0|Mux3~14_combout ))) ) 
// ) ) # ( \c0|c3|out [3] & ( !\c0|Mux3~5_combout  & ( (\c0|c3|out [0] & \c0|Mux3~15_combout ) ) ) ) # ( !\c0|c3|out [3] & ( !\c0|Mux3~5_combout  & ( (!\c0|c3|out [0] & (\c0|Mux3~8_combout )) # (\c0|c3|out [0] & ((\c0|Mux3~14_combout ))) ) ) )

	.dataa(!\c0|Mux3~8_combout ),
	.datab(!\c0|c3|out [0]),
	.datac(!\c0|Mux3~14_combout ),
	.datad(!\c0|Mux3~15_combout ),
	.datae(!\c0|c3|out [3]),
	.dataf(!\c0|Mux3~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\c0|Mux3~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \c0|Mux3~16 .extended_lut = "off";
defparam \c0|Mux3~16 .lut_mask = 64'h474700334747CCFF;
defparam \c0|Mux3~16 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y22_N42
cyclonev_lcell_comb \c0|Mux3~17 (
// Equation(s):
// \c0|Mux3~17_combout  = ( \c0|Mux3~13_combout  & ( \c0|Mux3~16_combout  & ( (!\c0|c3|out [4] & (((\c0|c3|out [5]) # (\c0|Mux3~12_combout )))) # (\c0|c3|out [4] & (((!\c0|c3|out [5])) # (\c0|r0|altsyncram_component|auto_generated|q_a [39]))) ) ) ) # ( 
// !\c0|Mux3~13_combout  & ( \c0|Mux3~16_combout  & ( (!\c0|c3|out [4] & (((\c0|Mux3~12_combout  & !\c0|c3|out [5])))) # (\c0|c3|out [4] & (((!\c0|c3|out [5])) # (\c0|r0|altsyncram_component|auto_generated|q_a [39]))) ) ) ) # ( \c0|Mux3~13_combout  & ( 
// !\c0|Mux3~16_combout  & ( (!\c0|c3|out [4] & (((\c0|c3|out [5]) # (\c0|Mux3~12_combout )))) # (\c0|c3|out [4] & (\c0|r0|altsyncram_component|auto_generated|q_a [39] & ((\c0|c3|out [5])))) ) ) ) # ( !\c0|Mux3~13_combout  & ( !\c0|Mux3~16_combout  & ( 
// (!\c0|c3|out [4] & (((\c0|Mux3~12_combout  & !\c0|c3|out [5])))) # (\c0|c3|out [4] & (\c0|r0|altsyncram_component|auto_generated|q_a [39] & ((\c0|c3|out [5])))) ) ) )

	.dataa(!\c0|r0|altsyncram_component|auto_generated|q_a [39]),
	.datab(!\c0|c3|out [4]),
	.datac(!\c0|Mux3~12_combout ),
	.datad(!\c0|c3|out [5]),
	.datae(!\c0|Mux3~13_combout ),
	.dataf(!\c0|Mux3~16_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\c0|Mux3~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \c0|Mux3~17 .extended_lut = "off";
defparam \c0|Mux3~17 .lut_mask = 64'h0C110CDD3F113FDD;
defparam \c0|Mux3~17 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y22_N9
cyclonev_lcell_comb \c0|adj_score~2 (
// Equation(s):
// \c0|adj_score~2_combout  = ( \c0|c3|out [1] & ( (\c0|Mux3~17_combout  & ((!\c0|LessThan3~0_combout ) # (\c0|c3|out [0]))) ) ) # ( !\c0|c3|out [1] & ( (\c0|Mux3~17_combout  & ((!\c0|LessThan3~0_combout ) # (!\c0|c3|out [0]))) ) )

	.dataa(!\c0|LessThan3~0_combout ),
	.datab(gnd),
	.datac(!\c0|Mux3~17_combout ),
	.datad(!\c0|c3|out [0]),
	.datae(gnd),
	.dataf(!\c0|c3|out [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\c0|adj_score~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \c0|adj_score~2 .extended_lut = "off";
defparam \c0|adj_score~2 .lut_mask = 64'h0F0A0F0A0A0F0A0F;
defparam \c0|adj_score~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y24_N51
cyclonev_lcell_comb \c0|Mux3~2 (
// Equation(s):
// \c0|Mux3~2_combout  = ( \c0|r0|altsyncram_component|auto_generated|q_a [3] & ( \c0|c3|out [1] & ( (!\c0|c3|out [2] & ((\c0|r0|altsyncram_component|auto_generated|q_a [5]))) # (\c0|c3|out [2] & (\c0|r0|altsyncram_component|auto_generated|q_a [1])) ) ) ) # 
// ( !\c0|r0|altsyncram_component|auto_generated|q_a [3] & ( \c0|c3|out [1] & ( (!\c0|c3|out [2] & ((\c0|r0|altsyncram_component|auto_generated|q_a [5]))) # (\c0|c3|out [2] & (\c0|r0|altsyncram_component|auto_generated|q_a [1])) ) ) ) # ( 
// \c0|r0|altsyncram_component|auto_generated|q_a [3] & ( !\c0|c3|out [1] & ( (\c0|c3|out [2]) # (\c0|r0|altsyncram_component|auto_generated|q_a [7]) ) ) ) # ( !\c0|r0|altsyncram_component|auto_generated|q_a [3] & ( !\c0|c3|out [1] & ( 
// (\c0|r0|altsyncram_component|auto_generated|q_a [7] & !\c0|c3|out [2]) ) ) )

	.dataa(!\c0|r0|altsyncram_component|auto_generated|q_a [7]),
	.datab(!\c0|r0|altsyncram_component|auto_generated|q_a [1]),
	.datac(!\c0|c3|out [2]),
	.datad(!\c0|r0|altsyncram_component|auto_generated|q_a [5]),
	.datae(!\c0|r0|altsyncram_component|auto_generated|q_a [3]),
	.dataf(!\c0|c3|out [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\c0|Mux3~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \c0|Mux3~2 .extended_lut = "off";
defparam \c0|Mux3~2 .lut_mask = 64'h50505F5F03F303F3;
defparam \c0|Mux3~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y22_N27
cyclonev_lcell_comb \c0|Mux7~11 (
// Equation(s):
// \c0|Mux7~11_combout  = (\c0|c3|out [5] & ((\c0|c3|out [0]) # (\c0|c3|out [3])))

	.dataa(!\c0|c3|out [3]),
	.datab(!\c0|c3|out [5]),
	.datac(!\c0|c3|out [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\c0|Mux7~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \c0|Mux7~11 .extended_lut = "off";
defparam \c0|Mux7~11 .lut_mask = 64'h1313131313131313;
defparam \c0|Mux7~11 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y24_N54
cyclonev_lcell_comb \c0|Mux4~5 (
// Equation(s):
// \c0|Mux4~5_combout  = ( \c0|c3|out [2] & ( \c0|c3|out [1] & ( \c0|r0|altsyncram_component|auto_generated|q_a [26] ) ) ) # ( !\c0|c3|out [2] & ( \c0|c3|out [1] & ( \c0|r0|altsyncram_component|auto_generated|q_a [30] ) ) ) # ( \c0|c3|out [2] & ( !\c0|c3|out 
// [1] & ( \c0|r0|altsyncram_component|auto_generated|q_a [28] ) ) ) # ( !\c0|c3|out [2] & ( !\c0|c3|out [1] & ( \c0|r0|altsyncram_component|auto_generated|q_a [32] ) ) )

	.dataa(!\c0|r0|altsyncram_component|auto_generated|q_a [32]),
	.datab(!\c0|r0|altsyncram_component|auto_generated|q_a [26]),
	.datac(!\c0|r0|altsyncram_component|auto_generated|q_a [28]),
	.datad(!\c0|r0|altsyncram_component|auto_generated|q_a [30]),
	.datae(!\c0|c3|out [2]),
	.dataf(!\c0|c3|out [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\c0|Mux4~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \c0|Mux4~5 .extended_lut = "off";
defparam \c0|Mux4~5 .lut_mask = 64'h55550F0F00FF3333;
defparam \c0|Mux4~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y22_N42
cyclonev_lcell_comb \c0|Mux4~2 (
// Equation(s):
// \c0|Mux4~2_combout  = ( \c0|r0|altsyncram_component|auto_generated|q_a [10] & ( \c0|r0|altsyncram_component|auto_generated|q_a [14] & ( ((!\c0|c3|out [2] & ((\c0|r0|altsyncram_component|auto_generated|q_a [16]))) # (\c0|c3|out [2] & 
// (\c0|r0|altsyncram_component|auto_generated|q_a [12]))) # (\c0|c3|out [1]) ) ) ) # ( !\c0|r0|altsyncram_component|auto_generated|q_a [10] & ( \c0|r0|altsyncram_component|auto_generated|q_a [14] & ( (!\c0|c3|out [1] & ((!\c0|c3|out [2] & 
// ((\c0|r0|altsyncram_component|auto_generated|q_a [16]))) # (\c0|c3|out [2] & (\c0|r0|altsyncram_component|auto_generated|q_a [12])))) # (\c0|c3|out [1] & (((!\c0|c3|out [2])))) ) ) ) # ( \c0|r0|altsyncram_component|auto_generated|q_a [10] & ( 
// !\c0|r0|altsyncram_component|auto_generated|q_a [14] & ( (!\c0|c3|out [1] & ((!\c0|c3|out [2] & ((\c0|r0|altsyncram_component|auto_generated|q_a [16]))) # (\c0|c3|out [2] & (\c0|r0|altsyncram_component|auto_generated|q_a [12])))) # (\c0|c3|out [1] & 
// (((\c0|c3|out [2])))) ) ) ) # ( !\c0|r0|altsyncram_component|auto_generated|q_a [10] & ( !\c0|r0|altsyncram_component|auto_generated|q_a [14] & ( (!\c0|c3|out [1] & ((!\c0|c3|out [2] & ((\c0|r0|altsyncram_component|auto_generated|q_a [16]))) # (\c0|c3|out 
// [2] & (\c0|r0|altsyncram_component|auto_generated|q_a [12])))) ) ) )

	.dataa(!\c0|r0|altsyncram_component|auto_generated|q_a [12]),
	.datab(!\c0|c3|out [1]),
	.datac(!\c0|r0|altsyncram_component|auto_generated|q_a [16]),
	.datad(!\c0|c3|out [2]),
	.datae(!\c0|r0|altsyncram_component|auto_generated|q_a [10]),
	.dataf(!\c0|r0|altsyncram_component|auto_generated|q_a [14]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\c0|Mux4~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \c0|Mux4~2 .extended_lut = "off";
defparam \c0|Mux4~2 .lut_mask = 64'h0C440C773F443F77;
defparam \c0|Mux4~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y22_N0
cyclonev_lcell_comb \c0|Mux4~1 (
// Equation(s):
// \c0|Mux4~1_combout  = ( \c0|c3|out [1] & ( \c0|r0|altsyncram_component|auto_generated|q_a [20] & ( (!\c0|c3|out [2] & (\c0|r0|altsyncram_component|auto_generated|q_a [22])) # (\c0|c3|out [2] & ((\c0|r0|altsyncram_component|auto_generated|q_a [18]))) ) ) ) 
// # ( !\c0|c3|out [1] & ( \c0|r0|altsyncram_component|auto_generated|q_a [20] & ( (\c0|c3|out [2]) # (\c0|r0|altsyncram_component|auto_generated|q_a [24]) ) ) ) # ( \c0|c3|out [1] & ( !\c0|r0|altsyncram_component|auto_generated|q_a [20] & ( (!\c0|c3|out [2] 
// & (\c0|r0|altsyncram_component|auto_generated|q_a [22])) # (\c0|c3|out [2] & ((\c0|r0|altsyncram_component|auto_generated|q_a [18]))) ) ) ) # ( !\c0|c3|out [1] & ( !\c0|r0|altsyncram_component|auto_generated|q_a [20] & ( 
// (\c0|r0|altsyncram_component|auto_generated|q_a [24] & !\c0|c3|out [2]) ) ) )

	.dataa(!\c0|r0|altsyncram_component|auto_generated|q_a [22]),
	.datab(!\c0|r0|altsyncram_component|auto_generated|q_a [24]),
	.datac(!\c0|r0|altsyncram_component|auto_generated|q_a [18]),
	.datad(!\c0|c3|out [2]),
	.datae(!\c0|c3|out [1]),
	.dataf(!\c0|r0|altsyncram_component|auto_generated|q_a [20]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\c0|Mux4~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \c0|Mux4~1 .extended_lut = "off";
defparam \c0|Mux4~1 .lut_mask = 64'h3300550F33FF550F;
defparam \c0|Mux4~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y22_N0
cyclonev_lcell_comb \c0|Mux3~3 (
// Equation(s):
// \c0|Mux3~3_combout  = ( \c0|c3|out [2] & ( \c0|r0|altsyncram_component|auto_generated|q_a [13] & ( (!\c0|c3|out [1] & ((\c0|r0|altsyncram_component|auto_generated|q_a [11]))) # (\c0|c3|out [1] & (\c0|r0|altsyncram_component|auto_generated|q_a [9])) ) ) ) 
// # ( !\c0|c3|out [2] & ( \c0|r0|altsyncram_component|auto_generated|q_a [13] & ( (\c0|c3|out [1]) # (\c0|r0|altsyncram_component|auto_generated|q_a [15]) ) ) ) # ( \c0|c3|out [2] & ( !\c0|r0|altsyncram_component|auto_generated|q_a [13] & ( (!\c0|c3|out [1] 
// & ((\c0|r0|altsyncram_component|auto_generated|q_a [11]))) # (\c0|c3|out [1] & (\c0|r0|altsyncram_component|auto_generated|q_a [9])) ) ) ) # ( !\c0|c3|out [2] & ( !\c0|r0|altsyncram_component|auto_generated|q_a [13] & ( 
// (\c0|r0|altsyncram_component|auto_generated|q_a [15] & !\c0|c3|out [1]) ) ) )

	.dataa(!\c0|r0|altsyncram_component|auto_generated|q_a [15]),
	.datab(!\c0|c3|out [1]),
	.datac(!\c0|r0|altsyncram_component|auto_generated|q_a [9]),
	.datad(!\c0|r0|altsyncram_component|auto_generated|q_a [11]),
	.datae(!\c0|c3|out [2]),
	.dataf(!\c0|r0|altsyncram_component|auto_generated|q_a [13]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\c0|Mux3~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \c0|Mux3~3 .extended_lut = "off";
defparam \c0|Mux3~3 .lut_mask = 64'h444403CF777703CF;
defparam \c0|Mux3~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y22_N48
cyclonev_lcell_comb \c0|Mux3~6 (
// Equation(s):
// \c0|Mux3~6_combout  = ( \c0|r0|altsyncram_component|auto_generated|q_a [19] & ( \c0|r0|altsyncram_component|auto_generated|q_a [17] & ( ((!\c0|c3|out [1] & ((\c0|r0|altsyncram_component|auto_generated|q_a [23]))) # (\c0|c3|out [1] & 
// (\c0|r0|altsyncram_component|auto_generated|q_a [21]))) # (\c0|c3|out [2]) ) ) ) # ( !\c0|r0|altsyncram_component|auto_generated|q_a [19] & ( \c0|r0|altsyncram_component|auto_generated|q_a [17] & ( (!\c0|c3|out [1] & 
// (((\c0|r0|altsyncram_component|auto_generated|q_a [23] & !\c0|c3|out [2])))) # (\c0|c3|out [1] & (((\c0|c3|out [2])) # (\c0|r0|altsyncram_component|auto_generated|q_a [21]))) ) ) ) # ( \c0|r0|altsyncram_component|auto_generated|q_a [19] & ( 
// !\c0|r0|altsyncram_component|auto_generated|q_a [17] & ( (!\c0|c3|out [1] & (((\c0|c3|out [2]) # (\c0|r0|altsyncram_component|auto_generated|q_a [23])))) # (\c0|c3|out [1] & (\c0|r0|altsyncram_component|auto_generated|q_a [21] & ((!\c0|c3|out [2])))) ) ) 
// ) # ( !\c0|r0|altsyncram_component|auto_generated|q_a [19] & ( !\c0|r0|altsyncram_component|auto_generated|q_a [17] & ( (!\c0|c3|out [2] & ((!\c0|c3|out [1] & ((\c0|r0|altsyncram_component|auto_generated|q_a [23]))) # (\c0|c3|out [1] & 
// (\c0|r0|altsyncram_component|auto_generated|q_a [21])))) ) ) )

	.dataa(!\c0|r0|altsyncram_component|auto_generated|q_a [21]),
	.datab(!\c0|c3|out [1]),
	.datac(!\c0|r0|altsyncram_component|auto_generated|q_a [23]),
	.datad(!\c0|c3|out [2]),
	.datae(!\c0|r0|altsyncram_component|auto_generated|q_a [19]),
	.dataf(!\c0|r0|altsyncram_component|auto_generated|q_a [17]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\c0|Mux3~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \c0|Mux3~6 .extended_lut = "off";
defparam \c0|Mux3~6 .lut_mask = 64'h1D001DCC1D331DFF;
defparam \c0|Mux3~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y22_N54
cyclonev_lcell_comb \c0|Mux4~3 (
// Equation(s):
// \c0|Mux4~3_combout  = ( \c0|Mux3~3_combout  & ( \c0|Mux3~6_combout  & ( ((!\c0|c3|out [3] & ((\c0|Mux4~1_combout ))) # (\c0|c3|out [3] & (\c0|Mux4~2_combout ))) # (\c0|c3|out [0]) ) ) ) # ( !\c0|Mux3~3_combout  & ( \c0|Mux3~6_combout  & ( (!\c0|c3|out [3] 
// & (((\c0|Mux4~1_combout ) # (\c0|c3|out [0])))) # (\c0|c3|out [3] & (\c0|Mux4~2_combout  & (!\c0|c3|out [0]))) ) ) ) # ( \c0|Mux3~3_combout  & ( !\c0|Mux3~6_combout  & ( (!\c0|c3|out [3] & (((!\c0|c3|out [0] & \c0|Mux4~1_combout )))) # (\c0|c3|out [3] & 
// (((\c0|c3|out [0])) # (\c0|Mux4~2_combout ))) ) ) ) # ( !\c0|Mux3~3_combout  & ( !\c0|Mux3~6_combout  & ( (!\c0|c3|out [0] & ((!\c0|c3|out [3] & ((\c0|Mux4~1_combout ))) # (\c0|c3|out [3] & (\c0|Mux4~2_combout )))) ) ) )

	.dataa(!\c0|c3|out [3]),
	.datab(!\c0|Mux4~2_combout ),
	.datac(!\c0|c3|out [0]),
	.datad(!\c0|Mux4~1_combout ),
	.datae(!\c0|Mux3~3_combout ),
	.dataf(!\c0|Mux3~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\c0|Mux4~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \c0|Mux4~3 .extended_lut = "off";
defparam \c0|Mux4~3 .lut_mask = 64'h10B015B51ABA1FBF;
defparam \c0|Mux4~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y23_N54
cyclonev_lcell_comb \c0|Mux7~9 (
// Equation(s):
// \c0|Mux7~9_combout  = ( !\c0|c3|out [4] & ( \c0|c3|out [3] ) )

	.dataa(gnd),
	.datab(!\c0|c3|out [3]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\c0|c3|out [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\c0|Mux7~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \c0|Mux7~9 .extended_lut = "off";
defparam \c0|Mux7~9 .lut_mask = 64'h3333333300000000;
defparam \c0|Mux7~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y23_N30
cyclonev_lcell_comb \c0|Mux3~0 (
// Equation(s):
// \c0|Mux3~0_combout  = ( \c0|r0|altsyncram_component|auto_generated|q_a [35] & ( \c0|c3|out [2] & ( (!\c0|c3|out [1]) # (\c0|r0|altsyncram_component|auto_generated|q_a [33]) ) ) ) # ( !\c0|r0|altsyncram_component|auto_generated|q_a [35] & ( \c0|c3|out [2] 
// & ( (\c0|c3|out [1] & \c0|r0|altsyncram_component|auto_generated|q_a [33]) ) ) ) # ( \c0|r0|altsyncram_component|auto_generated|q_a [35] & ( !\c0|c3|out [2] & ( (!\c0|c3|out [1] & (\c0|r0|altsyncram_component|auto_generated|q_a [39])) # (\c0|c3|out [1] & 
// ((\c0|r0|altsyncram_component|auto_generated|q_a [37]))) ) ) ) # ( !\c0|r0|altsyncram_component|auto_generated|q_a [35] & ( !\c0|c3|out [2] & ( (!\c0|c3|out [1] & (\c0|r0|altsyncram_component|auto_generated|q_a [39])) # (\c0|c3|out [1] & 
// ((\c0|r0|altsyncram_component|auto_generated|q_a [37]))) ) ) )

	.dataa(!\c0|r0|altsyncram_component|auto_generated|q_a [39]),
	.datab(!\c0|c3|out [1]),
	.datac(!\c0|r0|altsyncram_component|auto_generated|q_a [33]),
	.datad(!\c0|r0|altsyncram_component|auto_generated|q_a [37]),
	.datae(!\c0|r0|altsyncram_component|auto_generated|q_a [35]),
	.dataf(!\c0|c3|out [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\c0|Mux3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \c0|Mux3~0 .extended_lut = "off";
defparam \c0|Mux3~0 .lut_mask = 64'h447744770303CFCF;
defparam \c0|Mux3~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y24_N24
cyclonev_lcell_comb \c0|Mux7~4 (
// Equation(s):
// \c0|Mux7~4_combout  = ( \c0|c3|out [1] & ( (!\c0|c3|out [0] & \c0|c3|out [2]) ) ) # ( !\c0|c3|out [1] & ( !\c0|c3|out [0] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\c0|c3|out [0]),
	.datad(!\c0|c3|out [2]),
	.datae(gnd),
	.dataf(!\c0|c3|out [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\c0|Mux7~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \c0|Mux7~4 .extended_lut = "off";
defparam \c0|Mux7~4 .lut_mask = 64'hF0F0F0F000F000F0;
defparam \c0|Mux7~4 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y21_N30
cyclonev_lcell_comb \c0|Mux7~5 (
// Equation(s):
// \c0|Mux7~5_combout  = (!\c0|c3|out [0] & \c0|c3|out [1])

	.dataa(!\c0|c3|out [0]),
	.datab(gnd),
	.datac(!\c0|c3|out [1]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\c0|Mux7~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \c0|Mux7~5 .extended_lut = "off";
defparam \c0|Mux7~5 .lut_mask = 64'h0A0A0A0A0A0A0A0A;
defparam \c0|Mux7~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y23_N36
cyclonev_lcell_comb \c0|Mux4~4 (
// Equation(s):
// \c0|Mux4~4_combout  = ( \c0|Mux7~4_combout  & ( \c0|Mux7~5_combout  & ( \c0|r0|altsyncram_component|auto_generated|q_a [34] ) ) ) # ( !\c0|Mux7~4_combout  & ( \c0|Mux7~5_combout  & ( \c0|r0|altsyncram_component|auto_generated|q_a [38] ) ) ) # ( 
// \c0|Mux7~4_combout  & ( !\c0|Mux7~5_combout  & ( \c0|r0|altsyncram_component|auto_generated|q_a [36] ) ) ) # ( !\c0|Mux7~4_combout  & ( !\c0|Mux7~5_combout  & ( \c0|Mux3~0_combout  ) ) )

	.dataa(!\c0|r0|altsyncram_component|auto_generated|q_a [38]),
	.datab(!\c0|Mux3~0_combout ),
	.datac(!\c0|r0|altsyncram_component|auto_generated|q_a [36]),
	.datad(!\c0|r0|altsyncram_component|auto_generated|q_a [34]),
	.datae(!\c0|Mux7~4_combout ),
	.dataf(!\c0|Mux7~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\c0|Mux4~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \c0|Mux4~4 .extended_lut = "off";
defparam \c0|Mux4~4 .lut_mask = 64'h33330F0F555500FF;
defparam \c0|Mux4~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y23_N48
cyclonev_lcell_comb \c0|Mux7~8 (
// Equation(s):
// \c0|Mux7~8_combout  = ( \c0|c3|out [0] & ( !\c0|c3|out [4] ) ) # ( !\c0|c3|out [0] & ( (!\c0|c3|out [4] & !\c0|c3|out [3]) ) )

	.dataa(!\c0|c3|out [4]),
	.datab(gnd),
	.datac(!\c0|c3|out [3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\c0|c3|out [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\c0|Mux7~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \c0|Mux7~8 .extended_lut = "off";
defparam \c0|Mux7~8 .lut_mask = 64'hA0A0A0A0AAAAAAAA;
defparam \c0|Mux7~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y22_N30
cyclonev_lcell_comb \c0|Mux3~7 (
// Equation(s):
// \c0|Mux3~7_combout  = ( \c0|r0|altsyncram_component|auto_generated|q_a [31] & ( \c0|r0|altsyncram_component|auto_generated|q_a [29] & ( (!\c0|c3|out [2]) # ((!\c0|c3|out [1] & ((\c0|r0|altsyncram_component|auto_generated|q_a [27]))) # (\c0|c3|out [1] & 
// (\c0|r0|altsyncram_component|auto_generated|q_a [25]))) ) ) ) # ( !\c0|r0|altsyncram_component|auto_generated|q_a [31] & ( \c0|r0|altsyncram_component|auto_generated|q_a [29] & ( (!\c0|c3|out [1] & (((\c0|c3|out [2] & 
// \c0|r0|altsyncram_component|auto_generated|q_a [27])))) # (\c0|c3|out [1] & (((!\c0|c3|out [2])) # (\c0|r0|altsyncram_component|auto_generated|q_a [25]))) ) ) ) # ( \c0|r0|altsyncram_component|auto_generated|q_a [31] & ( 
// !\c0|r0|altsyncram_component|auto_generated|q_a [29] & ( (!\c0|c3|out [1] & (((!\c0|c3|out [2]) # (\c0|r0|altsyncram_component|auto_generated|q_a [27])))) # (\c0|c3|out [1] & (\c0|r0|altsyncram_component|auto_generated|q_a [25] & (\c0|c3|out [2]))) ) ) ) 
// # ( !\c0|r0|altsyncram_component|auto_generated|q_a [31] & ( !\c0|r0|altsyncram_component|auto_generated|q_a [29] & ( (\c0|c3|out [2] & ((!\c0|c3|out [1] & ((\c0|r0|altsyncram_component|auto_generated|q_a [27]))) # (\c0|c3|out [1] & 
// (\c0|r0|altsyncram_component|auto_generated|q_a [25])))) ) ) )

	.dataa(!\c0|c3|out [1]),
	.datab(!\c0|r0|altsyncram_component|auto_generated|q_a [25]),
	.datac(!\c0|c3|out [2]),
	.datad(!\c0|r0|altsyncram_component|auto_generated|q_a [27]),
	.datae(!\c0|r0|altsyncram_component|auto_generated|q_a [31]),
	.dataf(!\c0|r0|altsyncram_component|auto_generated|q_a [29]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\c0|Mux3~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \c0|Mux3~7 .extended_lut = "off";
defparam \c0|Mux3~7 .lut_mask = 64'h010BA1AB515BF1FB;
defparam \c0|Mux3~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y24_N48
cyclonev_lcell_comb \c0|Mux4~6 (
// Equation(s):
// \c0|Mux4~6_combout  = ( \c0|Mux7~8_combout  & ( \c0|Mux3~7_combout  & ( (\c0|Mux4~4_combout ) # (\c0|Mux7~9_combout ) ) ) ) # ( !\c0|Mux7~8_combout  & ( \c0|Mux3~7_combout  & ( (!\c0|Mux7~9_combout  & ((\c0|Mux4~3_combout ))) # (\c0|Mux7~9_combout  & 
// (\c0|Mux4~5_combout )) ) ) ) # ( \c0|Mux7~8_combout  & ( !\c0|Mux3~7_combout  & ( (!\c0|Mux7~9_combout  & \c0|Mux4~4_combout ) ) ) ) # ( !\c0|Mux7~8_combout  & ( !\c0|Mux3~7_combout  & ( (!\c0|Mux7~9_combout  & ((\c0|Mux4~3_combout ))) # 
// (\c0|Mux7~9_combout  & (\c0|Mux4~5_combout )) ) ) )

	.dataa(!\c0|Mux4~5_combout ),
	.datab(!\c0|Mux4~3_combout ),
	.datac(!\c0|Mux7~9_combout ),
	.datad(!\c0|Mux4~4_combout ),
	.datae(!\c0|Mux7~8_combout ),
	.dataf(!\c0|Mux3~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\c0|Mux4~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \c0|Mux4~6 .extended_lut = "off";
defparam \c0|Mux4~6 .lut_mask = 64'h353500F035350FFF;
defparam \c0|Mux4~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y23_N57
cyclonev_lcell_comb \c0|Mux7~12 (
// Equation(s):
// \c0|Mux7~12_combout  = ( \c0|c3|out [5] & ( !\c0|c3|out [3] ) )

	.dataa(gnd),
	.datab(!\c0|c3|out [3]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\c0|c3|out [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\c0|Mux7~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \c0|Mux7~12 .extended_lut = "off";
defparam \c0|Mux7~12 .lut_mask = 64'h00000000CCCCCCCC;
defparam \c0|Mux7~12 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y25_N0
cyclonev_lcell_comb \c0|Mux4~0 (
// Equation(s):
// \c0|Mux4~0_combout  = ( \c0|r0|altsyncram_component|auto_generated|q_a [4] & ( \c0|c3|out [2] & ( (!\c0|c3|out [1]) # (\c0|r0|altsyncram_component|auto_generated|q_a [2]) ) ) ) # ( !\c0|r0|altsyncram_component|auto_generated|q_a [4] & ( \c0|c3|out [2] & ( 
// (\c0|c3|out [1] & \c0|r0|altsyncram_component|auto_generated|q_a [2]) ) ) ) # ( \c0|r0|altsyncram_component|auto_generated|q_a [4] & ( !\c0|c3|out [2] & ( (!\c0|c3|out [1] & ((\c0|r0|altsyncram_component|auto_generated|q_a [8]))) # (\c0|c3|out [1] & 
// (\c0|r0|altsyncram_component|auto_generated|q_a [6])) ) ) ) # ( !\c0|r0|altsyncram_component|auto_generated|q_a [4] & ( !\c0|c3|out [2] & ( (!\c0|c3|out [1] & ((\c0|r0|altsyncram_component|auto_generated|q_a [8]))) # (\c0|c3|out [1] & 
// (\c0|r0|altsyncram_component|auto_generated|q_a [6])) ) ) )

	.dataa(!\c0|c3|out [1]),
	.datab(!\c0|r0|altsyncram_component|auto_generated|q_a [6]),
	.datac(!\c0|r0|altsyncram_component|auto_generated|q_a [8]),
	.datad(!\c0|r0|altsyncram_component|auto_generated|q_a [2]),
	.datae(!\c0|r0|altsyncram_component|auto_generated|q_a [4]),
	.dataf(!\c0|c3|out [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\c0|Mux4~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \c0|Mux4~0 .extended_lut = "off";
defparam \c0|Mux4~0 .lut_mask = 64'h1B1B1B1B0055AAFF;
defparam \c0|Mux4~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y23_N24
cyclonev_lcell_comb \c0|Mux4~7 (
// Equation(s):
// \c0|Mux4~7_combout  = ( \c0|Mux4~0_combout  & ( \c0|r0|altsyncram_component|auto_generated|q_a [0] & ( (!\c0|Mux7~11_combout  & (((\c0|Mux7~12_combout ) # (\c0|Mux4~6_combout )))) # (\c0|Mux7~11_combout  & (((!\c0|Mux7~12_combout )) # (\c0|Mux3~2_combout 
// ))) ) ) ) # ( !\c0|Mux4~0_combout  & ( \c0|r0|altsyncram_component|auto_generated|q_a [0] & ( (!\c0|Mux7~11_combout  & (((\c0|Mux4~6_combout  & !\c0|Mux7~12_combout )))) # (\c0|Mux7~11_combout  & (((!\c0|Mux7~12_combout )) # (\c0|Mux3~2_combout ))) ) ) ) 
// # ( \c0|Mux4~0_combout  & ( !\c0|r0|altsyncram_component|auto_generated|q_a [0] & ( (!\c0|Mux7~11_combout  & (((\c0|Mux7~12_combout ) # (\c0|Mux4~6_combout )))) # (\c0|Mux7~11_combout  & (\c0|Mux3~2_combout  & ((\c0|Mux7~12_combout )))) ) ) ) # ( 
// !\c0|Mux4~0_combout  & ( !\c0|r0|altsyncram_component|auto_generated|q_a [0] & ( (!\c0|Mux7~11_combout  & (((\c0|Mux4~6_combout  & !\c0|Mux7~12_combout )))) # (\c0|Mux7~11_combout  & (\c0|Mux3~2_combout  & ((\c0|Mux7~12_combout )))) ) ) )

	.dataa(!\c0|Mux3~2_combout ),
	.datab(!\c0|Mux7~11_combout ),
	.datac(!\c0|Mux4~6_combout ),
	.datad(!\c0|Mux7~12_combout ),
	.datae(!\c0|Mux4~0_combout ),
	.dataf(!\c0|r0|altsyncram_component|auto_generated|q_a [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\c0|Mux4~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \c0|Mux4~7 .extended_lut = "off";
defparam \c0|Mux4~7 .lut_mask = 64'h0C110CDD3F113FDD;
defparam \c0|Mux4~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y22_N39
cyclonev_lcell_comb \c0|Decoder6~2 (
// Equation(s):
// \c0|Decoder6~2_combout  = ( \c0|current_state.S_LOGIC~q  & ( \c0|Decoder6~1_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\c0|Decoder6~1_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\c0|current_state.S_LOGIC~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\c0|Decoder6~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \c0|Decoder6~2 .extended_lut = "off";
defparam \c0|Decoder6~2 .lut_mask = 64'h000000000F0F0F0F;
defparam \c0|Decoder6~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y22_N33
cyclonev_lcell_comb \c0|reg_above[5] (
// Equation(s):
// \c0|reg_above [5] = ( \c0|r0|altsyncram_component|auto_generated|q_a [5] & ( (\c0|reg_above [5]) # (\c0|Decoder6~2_combout ) ) ) # ( !\c0|r0|altsyncram_component|auto_generated|q_a [5] & ( (!\c0|Decoder6~2_combout  & \c0|reg_above [5]) ) )

	.dataa(!\c0|Decoder6~2_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\c0|reg_above [5]),
	.datae(gnd),
	.dataf(!\c0|r0|altsyncram_component|auto_generated|q_a [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\c0|reg_above [5]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \c0|reg_above[5] .extended_lut = "off";
defparam \c0|reg_above[5] .lut_mask = 64'h00AA00AA55FF55FF;
defparam \c0|reg_above[5] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y22_N24
cyclonev_lcell_comb \c0|reg_above[7] (
// Equation(s):
// \c0|reg_above [7] = ( \c0|r0|altsyncram_component|auto_generated|q_a [7] & ( (\c0|reg_above [7]) # (\c0|Decoder6~2_combout ) ) ) # ( !\c0|r0|altsyncram_component|auto_generated|q_a [7] & ( (!\c0|Decoder6~2_combout  & \c0|reg_above [7]) ) )

	.dataa(!\c0|Decoder6~2_combout ),
	.datab(gnd),
	.datac(!\c0|reg_above [7]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\c0|r0|altsyncram_component|auto_generated|q_a [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\c0|reg_above [7]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \c0|reg_above[7] .extended_lut = "off";
defparam \c0|reg_above[7] .lut_mask = 64'h0A0A0A0A5F5F5F5F;
defparam \c0|reg_above[7] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y22_N51
cyclonev_lcell_comb \c0|reg_above[3] (
// Equation(s):
// \c0|reg_above [3] = ( \c0|r0|altsyncram_component|auto_generated|q_a [3] & ( (\c0|reg_above [3]) # (\c0|Decoder6~2_combout ) ) ) # ( !\c0|r0|altsyncram_component|auto_generated|q_a [3] & ( (!\c0|Decoder6~2_combout  & \c0|reg_above [3]) ) )

	.dataa(!\c0|Decoder6~2_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\c0|reg_above [3]),
	.datae(gnd),
	.dataf(!\c0|r0|altsyncram_component|auto_generated|q_a [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\c0|reg_above [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \c0|reg_above[3] .extended_lut = "off";
defparam \c0|reg_above[3] .lut_mask = 64'h00AA00AA55FF55FF;
defparam \c0|reg_above[3] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y22_N18
cyclonev_lcell_comb \c0|reg_above[1] (
// Equation(s):
// \c0|reg_above [1] = ( \c0|r0|altsyncram_component|auto_generated|q_a [1] & ( (\c0|reg_above [1]) # (\c0|Decoder6~2_combout ) ) ) # ( !\c0|r0|altsyncram_component|auto_generated|q_a [1] & ( (!\c0|Decoder6~2_combout  & \c0|reg_above [1]) ) )

	.dataa(!\c0|Decoder6~2_combout ),
	.datab(gnd),
	.datac(!\c0|reg_above [1]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\c0|r0|altsyncram_component|auto_generated|q_a [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\c0|reg_above [1]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \c0|reg_above[1] .extended_lut = "off";
defparam \c0|reg_above[1] .lut_mask = 64'h0A0A0A0A5F5F5F5F;
defparam \c0|reg_above[1] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y22_N36
cyclonev_lcell_comb \c0|Mux0~0 (
// Equation(s):
// \c0|Mux0~0_combout  = ( \c0|reg_above [3] & ( \c0|reg_above [1] & ( ((!\c0|c3|out [1] & ((\c0|reg_above [7]))) # (\c0|c3|out [1] & (\c0|reg_above [5]))) # (\c0|c3|out [2]) ) ) ) # ( !\c0|reg_above [3] & ( \c0|reg_above [1] & ( (!\c0|c3|out [1] & 
// (((\c0|reg_above [7] & !\c0|c3|out [2])))) # (\c0|c3|out [1] & (((\c0|c3|out [2])) # (\c0|reg_above [5]))) ) ) ) # ( \c0|reg_above [3] & ( !\c0|reg_above [1] & ( (!\c0|c3|out [1] & (((\c0|c3|out [2]) # (\c0|reg_above [7])))) # (\c0|c3|out [1] & 
// (\c0|reg_above [5] & ((!\c0|c3|out [2])))) ) ) ) # ( !\c0|reg_above [3] & ( !\c0|reg_above [1] & ( (!\c0|c3|out [2] & ((!\c0|c3|out [1] & ((\c0|reg_above [7]))) # (\c0|c3|out [1] & (\c0|reg_above [5])))) ) ) )

	.dataa(!\c0|reg_above [5]),
	.datab(!\c0|c3|out [1]),
	.datac(!\c0|reg_above [7]),
	.datad(!\c0|c3|out [2]),
	.datae(!\c0|reg_above [3]),
	.dataf(!\c0|reg_above [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\c0|Mux0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \c0|Mux0~0 .extended_lut = "off";
defparam \c0|Mux0~0 .lut_mask = 64'h1D001DCC1D331DFF;
defparam \c0|Mux0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y22_N0
cyclonev_lcell_comb \c0|reg_above[0] (
// Equation(s):
// \c0|reg_above [0] = ( \c0|r0|altsyncram_component|auto_generated|q_a [0] & ( (\c0|reg_above [0]) # (\c0|Decoder6~2_combout ) ) ) # ( !\c0|r0|altsyncram_component|auto_generated|q_a [0] & ( (!\c0|Decoder6~2_combout  & \c0|reg_above [0]) ) )

	.dataa(gnd),
	.datab(!\c0|Decoder6~2_combout ),
	.datac(gnd),
	.datad(!\c0|reg_above [0]),
	.datae(gnd),
	.dataf(!\c0|r0|altsyncram_component|auto_generated|q_a [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\c0|reg_above [0]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \c0|reg_above[0] .extended_lut = "off";
defparam \c0|reg_above[0] .lut_mask = 64'h00CC00CC33FF33FF;
defparam \c0|reg_above[0] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y22_N12
cyclonev_lcell_comb \c0|reg_above[27] (
// Equation(s):
// \c0|reg_above [27] = ( \c0|r0|altsyncram_component|auto_generated|q_a [27] & ( \c0|reg_above [27] ) ) # ( !\c0|r0|altsyncram_component|auto_generated|q_a [27] & ( \c0|reg_above [27] & ( !\c0|Decoder6~2_combout  ) ) ) # ( 
// \c0|r0|altsyncram_component|auto_generated|q_a [27] & ( !\c0|reg_above [27] & ( \c0|Decoder6~2_combout  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\c0|Decoder6~2_combout ),
	.datae(!\c0|r0|altsyncram_component|auto_generated|q_a [27]),
	.dataf(!\c0|reg_above [27]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\c0|reg_above [27]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \c0|reg_above[27] .extended_lut = "off";
defparam \c0|reg_above[27] .lut_mask = 64'h000000FFFF00FFFF;
defparam \c0|reg_above[27] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y22_N3
cyclonev_lcell_comb \c0|reg_above[25] (
// Equation(s):
// \c0|reg_above [25] = ( \c0|r0|altsyncram_component|auto_generated|q_a [25] & ( (\c0|reg_above [25]) # (\c0|Decoder6~2_combout ) ) ) # ( !\c0|r0|altsyncram_component|auto_generated|q_a [25] & ( (!\c0|Decoder6~2_combout  & \c0|reg_above [25]) ) )

	.dataa(gnd),
	.datab(!\c0|Decoder6~2_combout ),
	.datac(gnd),
	.datad(!\c0|reg_above [25]),
	.datae(gnd),
	.dataf(!\c0|r0|altsyncram_component|auto_generated|q_a [25]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\c0|reg_above [25]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \c0|reg_above[25] .extended_lut = "off";
defparam \c0|reg_above[25] .lut_mask = 64'h00CC00CC33FF33FF;
defparam \c0|reg_above[25] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y22_N0
cyclonev_lcell_comb \c0|reg_above[29] (
// Equation(s):
// \c0|reg_above [29] = ( \c0|r0|altsyncram_component|auto_generated|q_a [29] & ( (\c0|reg_above [29]) # (\c0|Decoder6~2_combout ) ) ) # ( !\c0|r0|altsyncram_component|auto_generated|q_a [29] & ( (!\c0|Decoder6~2_combout  & \c0|reg_above [29]) ) )

	.dataa(gnd),
	.datab(!\c0|Decoder6~2_combout ),
	.datac(gnd),
	.datad(!\c0|reg_above [29]),
	.datae(gnd),
	.dataf(!\c0|r0|altsyncram_component|auto_generated|q_a [29]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\c0|reg_above [29]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \c0|reg_above[29] .extended_lut = "off";
defparam \c0|reg_above[29] .lut_mask = 64'h00CC00CC33FF33FF;
defparam \c0|reg_above[29] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y20_N33
cyclonev_lcell_comb \c0|reg_above[31] (
// Equation(s):
// \c0|reg_above [31] = ( \c0|r0|altsyncram_component|auto_generated|q_a [31] & ( (\c0|reg_above [31]) # (\c0|Decoder6~2_combout ) ) ) # ( !\c0|r0|altsyncram_component|auto_generated|q_a [31] & ( (!\c0|Decoder6~2_combout  & \c0|reg_above [31]) ) )

	.dataa(!\c0|Decoder6~2_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\c0|reg_above [31]),
	.datae(gnd),
	.dataf(!\c0|r0|altsyncram_component|auto_generated|q_a [31]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\c0|reg_above [31]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \c0|reg_above[31] .extended_lut = "off";
defparam \c0|reg_above[31] .lut_mask = 64'h00AA00AA55FF55FF;
defparam \c0|reg_above[31] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y22_N6
cyclonev_lcell_comb \c0|Mux0~4 (
// Equation(s):
// \c0|Mux0~4_combout  = ( \c0|reg_above [29] & ( \c0|reg_above [31] & ( (!\c0|c3|out [2]) # ((!\c0|c3|out [1] & (\c0|reg_above [27])) # (\c0|c3|out [1] & ((\c0|reg_above [25])))) ) ) ) # ( !\c0|reg_above [29] & ( \c0|reg_above [31] & ( (!\c0|c3|out [2] & 
// (!\c0|c3|out [1])) # (\c0|c3|out [2] & ((!\c0|c3|out [1] & (\c0|reg_above [27])) # (\c0|c3|out [1] & ((\c0|reg_above [25]))))) ) ) ) # ( \c0|reg_above [29] & ( !\c0|reg_above [31] & ( (!\c0|c3|out [2] & (\c0|c3|out [1])) # (\c0|c3|out [2] & ((!\c0|c3|out 
// [1] & (\c0|reg_above [27])) # (\c0|c3|out [1] & ((\c0|reg_above [25]))))) ) ) ) # ( !\c0|reg_above [29] & ( !\c0|reg_above [31] & ( (\c0|c3|out [2] & ((!\c0|c3|out [1] & (\c0|reg_above [27])) # (\c0|c3|out [1] & ((\c0|reg_above [25]))))) ) ) )

	.dataa(!\c0|c3|out [2]),
	.datab(!\c0|c3|out [1]),
	.datac(!\c0|reg_above [27]),
	.datad(!\c0|reg_above [25]),
	.datae(!\c0|reg_above [29]),
	.dataf(!\c0|reg_above [31]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\c0|Mux0~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \c0|Mux0~4 .extended_lut = "off";
defparam \c0|Mux0~4 .lut_mask = 64'h041526378C9DAEBF;
defparam \c0|Mux0~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y20_N15
cyclonev_lcell_comb \c0|reg_above[32] (
// Equation(s):
// \c0|reg_above [32] = ( \c0|r0|altsyncram_component|auto_generated|q_a [32] & ( (\c0|reg_above [32]) # (\c0|Decoder6~2_combout ) ) ) # ( !\c0|r0|altsyncram_component|auto_generated|q_a [32] & ( (!\c0|Decoder6~2_combout  & \c0|reg_above [32]) ) )

	.dataa(!\c0|Decoder6~2_combout ),
	.datab(gnd),
	.datac(!\c0|reg_above [32]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\c0|r0|altsyncram_component|auto_generated|q_a [32]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\c0|reg_above [32]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \c0|reg_above[32] .extended_lut = "off";
defparam \c0|reg_above[32] .lut_mask = 64'h0A0A0A0A5F5F5F5F;
defparam \c0|reg_above[32] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y24_N15
cyclonev_lcell_comb \c0|reg_above[30] (
// Equation(s):
// \c0|reg_above [30] = ( \c0|r0|altsyncram_component|auto_generated|q_a [30] & ( (\c0|Decoder6~2_combout ) # (\c0|reg_above [30]) ) ) # ( !\c0|r0|altsyncram_component|auto_generated|q_a [30] & ( (\c0|reg_above [30] & !\c0|Decoder6~2_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\c0|reg_above [30]),
	.datad(!\c0|Decoder6~2_combout ),
	.datae(gnd),
	.dataf(!\c0|r0|altsyncram_component|auto_generated|q_a [30]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\c0|reg_above [30]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \c0|reg_above[30] .extended_lut = "off";
defparam \c0|reg_above[30] .lut_mask = 64'h0F000F000FFF0FFF;
defparam \c0|reg_above[30] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y24_N30
cyclonev_lcell_comb \c0|reg_above[26] (
// Equation(s):
// \c0|reg_above [26] = ( \c0|Decoder6~2_combout  & ( \c0|r0|altsyncram_component|auto_generated|q_a [26] ) ) # ( !\c0|Decoder6~2_combout  & ( \c0|r0|altsyncram_component|auto_generated|q_a [26] & ( \c0|reg_above [26] ) ) ) # ( !\c0|Decoder6~2_combout  & ( 
// !\c0|r0|altsyncram_component|auto_generated|q_a [26] & ( \c0|reg_above [26] ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\c0|reg_above [26]),
	.datae(!\c0|Decoder6~2_combout ),
	.dataf(!\c0|r0|altsyncram_component|auto_generated|q_a [26]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\c0|reg_above [26]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \c0|reg_above[26] .extended_lut = "off";
defparam \c0|reg_above[26] .lut_mask = 64'h00FF000000FFFFFF;
defparam \c0|reg_above[26] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y24_N39
cyclonev_lcell_comb \c0|reg_above[28] (
// Equation(s):
// \c0|reg_above [28] = ( \c0|Decoder6~2_combout  & ( \c0|r0|altsyncram_component|auto_generated|q_a [28] ) ) # ( !\c0|Decoder6~2_combout  & ( \c0|r0|altsyncram_component|auto_generated|q_a [28] & ( \c0|reg_above [28] ) ) ) # ( !\c0|Decoder6~2_combout  & ( 
// !\c0|r0|altsyncram_component|auto_generated|q_a [28] & ( \c0|reg_above [28] ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\c0|reg_above [28]),
	.datad(gnd),
	.datae(!\c0|Decoder6~2_combout ),
	.dataf(!\c0|r0|altsyncram_component|auto_generated|q_a [28]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\c0|reg_above [28]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \c0|reg_above[28] .extended_lut = "off";
defparam \c0|reg_above[28] .lut_mask = 64'h0F0F00000F0FFFFF;
defparam \c0|reg_above[28] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y21_N18
cyclonev_lcell_comb \c0|Mux2~5 (
// Equation(s):
// \c0|Mux2~5_combout  = ( \c0|reg_above [26] & ( \c0|reg_above [28] & ( ((!\c0|c3|out [1] & (\c0|reg_above [32])) # (\c0|c3|out [1] & ((\c0|reg_above [30])))) # (\c0|c3|out [2]) ) ) ) # ( !\c0|reg_above [26] & ( \c0|reg_above [28] & ( (!\c0|c3|out [1] & 
// (((\c0|c3|out [2])) # (\c0|reg_above [32]))) # (\c0|c3|out [1] & (((\c0|reg_above [30] & !\c0|c3|out [2])))) ) ) ) # ( \c0|reg_above [26] & ( !\c0|reg_above [28] & ( (!\c0|c3|out [1] & (\c0|reg_above [32] & ((!\c0|c3|out [2])))) # (\c0|c3|out [1] & 
// (((\c0|c3|out [2]) # (\c0|reg_above [30])))) ) ) ) # ( !\c0|reg_above [26] & ( !\c0|reg_above [28] & ( (!\c0|c3|out [2] & ((!\c0|c3|out [1] & (\c0|reg_above [32])) # (\c0|c3|out [1] & ((\c0|reg_above [30]))))) ) ) )

	.dataa(!\c0|c3|out [1]),
	.datab(!\c0|reg_above [32]),
	.datac(!\c0|reg_above [30]),
	.datad(!\c0|c3|out [2]),
	.datae(!\c0|reg_above [26]),
	.dataf(!\c0|reg_above [28]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\c0|Mux2~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \c0|Mux2~5 .extended_lut = "off";
defparam \c0|Mux2~5 .lut_mask = 64'h2700275527AA27FF;
defparam \c0|Mux2~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y20_N12
cyclonev_lcell_comb \c0|reg_above[36] (
// Equation(s):
// \c0|reg_above [36] = ( \c0|r0|altsyncram_component|auto_generated|q_a [36] & ( (\c0|Decoder6~2_combout ) # (\c0|reg_above [36]) ) ) # ( !\c0|r0|altsyncram_component|auto_generated|q_a [36] & ( (\c0|reg_above [36] & !\c0|Decoder6~2_combout ) ) )

	.dataa(gnd),
	.datab(!\c0|reg_above [36]),
	.datac(!\c0|Decoder6~2_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\c0|r0|altsyncram_component|auto_generated|q_a [36]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\c0|reg_above [36]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \c0|reg_above[36] .extended_lut = "off";
defparam \c0|reg_above[36] .lut_mask = 64'h303030303F3F3F3F;
defparam \c0|reg_above[36] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y20_N30
cyclonev_lcell_comb \c0|reg_above[34] (
// Equation(s):
// \c0|reg_above [34] = ( \c0|r0|altsyncram_component|auto_generated|q_a [34] & ( (\c0|Decoder6~2_combout ) # (\c0|reg_above [34]) ) ) # ( !\c0|r0|altsyncram_component|auto_generated|q_a [34] & ( (\c0|reg_above [34] & !\c0|Decoder6~2_combout ) ) )

	.dataa(gnd),
	.datab(!\c0|reg_above [34]),
	.datac(!\c0|Decoder6~2_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\c0|r0|altsyncram_component|auto_generated|q_a [34]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\c0|reg_above [34]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \c0|reg_above[34] .extended_lut = "off";
defparam \c0|reg_above[34] .lut_mask = 64'h303030303F3F3F3F;
defparam \c0|reg_above[34] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y20_N45
cyclonev_lcell_comb \c0|reg_above[38] (
// Equation(s):
// \c0|reg_above [38] = ( \c0|r0|altsyncram_component|auto_generated|q_a [38] & ( (\c0|reg_above [38]) # (\c0|Decoder6~2_combout ) ) ) # ( !\c0|r0|altsyncram_component|auto_generated|q_a [38] & ( (!\c0|Decoder6~2_combout  & \c0|reg_above [38]) ) )

	.dataa(!\c0|Decoder6~2_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\c0|reg_above [38]),
	.datae(gnd),
	.dataf(!\c0|r0|altsyncram_component|auto_generated|q_a [38]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\c0|reg_above [38]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \c0|reg_above[38] .extended_lut = "off";
defparam \c0|reg_above[38] .lut_mask = 64'h00AA00AA55FF55FF;
defparam \c0|reg_above[38] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y20_N54
cyclonev_lcell_comb \c0|reg_above[33] (
// Equation(s):
// \c0|reg_above [33] = ( \c0|r0|altsyncram_component|auto_generated|q_a [33] & ( (\c0|reg_above [33]) # (\c0|Decoder6~2_combout ) ) ) # ( !\c0|r0|altsyncram_component|auto_generated|q_a [33] & ( (!\c0|Decoder6~2_combout  & \c0|reg_above [33]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\c0|Decoder6~2_combout ),
	.datad(!\c0|reg_above [33]),
	.datae(gnd),
	.dataf(!\c0|r0|altsyncram_component|auto_generated|q_a [33]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\c0|reg_above [33]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \c0|reg_above[33] .extended_lut = "off";
defparam \c0|reg_above[33] .lut_mask = 64'h00F000F00FFF0FFF;
defparam \c0|reg_above[33] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y20_N51
cyclonev_lcell_comb \c0|reg_above[39] (
// Equation(s):
// \c0|reg_above [39] = ( \c0|r0|altsyncram_component|auto_generated|q_a [39] & ( (\c0|reg_above [39]) # (\c0|Decoder6~2_combout ) ) ) # ( !\c0|r0|altsyncram_component|auto_generated|q_a [39] & ( (!\c0|Decoder6~2_combout  & \c0|reg_above [39]) ) )

	.dataa(!\c0|Decoder6~2_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\c0|reg_above [39]),
	.datae(gnd),
	.dataf(!\c0|r0|altsyncram_component|auto_generated|q_a [39]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\c0|reg_above [39]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \c0|reg_above[39] .extended_lut = "off";
defparam \c0|reg_above[39] .lut_mask = 64'h00AA00AA55FF55FF;
defparam \c0|reg_above[39] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y20_N57
cyclonev_lcell_comb \c0|reg_above[35] (
// Equation(s):
// \c0|reg_above [35] = ( \c0|r0|altsyncram_component|auto_generated|q_a [35] & ( (\c0|reg_above [35]) # (\c0|Decoder6~2_combout ) ) ) # ( !\c0|r0|altsyncram_component|auto_generated|q_a [35] & ( (!\c0|Decoder6~2_combout  & \c0|reg_above [35]) ) )

	.dataa(!\c0|Decoder6~2_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\c0|reg_above [35]),
	.datae(gnd),
	.dataf(!\c0|r0|altsyncram_component|auto_generated|q_a [35]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\c0|reg_above [35]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \c0|reg_above[35] .extended_lut = "off";
defparam \c0|reg_above[35] .lut_mask = 64'h00AA00AA55FF55FF;
defparam \c0|reg_above[35] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y20_N48
cyclonev_lcell_comb \c0|reg_above[37] (
// Equation(s):
// \c0|reg_above [37] = ( \c0|r0|altsyncram_component|auto_generated|q_a [37] & ( (\c0|reg_above [37]) # (\c0|Decoder6~2_combout ) ) ) # ( !\c0|r0|altsyncram_component|auto_generated|q_a [37] & ( (!\c0|Decoder6~2_combout  & \c0|reg_above [37]) ) )

	.dataa(!\c0|Decoder6~2_combout ),
	.datab(gnd),
	.datac(!\c0|reg_above [37]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\c0|r0|altsyncram_component|auto_generated|q_a [37]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\c0|reg_above [37]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \c0|reg_above[37] .extended_lut = "off";
defparam \c0|reg_above[37] .lut_mask = 64'h0A0A0A0A5F5F5F5F;
defparam \c0|reg_above[37] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y20_N6
cyclonev_lcell_comb \c0|Mux0~3 (
// Equation(s):
// \c0|Mux0~3_combout  = ( \c0|reg_above [35] & ( \c0|reg_above [37] & ( (!\c0|c3|out [2] & (((\c0|c3|out [1]) # (\c0|reg_above [39])))) # (\c0|c3|out [2] & (((!\c0|c3|out [1])) # (\c0|reg_above [33]))) ) ) ) # ( !\c0|reg_above [35] & ( \c0|reg_above [37] & 
// ( (!\c0|c3|out [2] & (((\c0|c3|out [1]) # (\c0|reg_above [39])))) # (\c0|c3|out [2] & (\c0|reg_above [33] & ((\c0|c3|out [1])))) ) ) ) # ( \c0|reg_above [35] & ( !\c0|reg_above [37] & ( (!\c0|c3|out [2] & (((\c0|reg_above [39] & !\c0|c3|out [1])))) # 
// (\c0|c3|out [2] & (((!\c0|c3|out [1])) # (\c0|reg_above [33]))) ) ) ) # ( !\c0|reg_above [35] & ( !\c0|reg_above [37] & ( (!\c0|c3|out [2] & (((\c0|reg_above [39] & !\c0|c3|out [1])))) # (\c0|c3|out [2] & (\c0|reg_above [33] & ((\c0|c3|out [1])))) ) ) )

	.dataa(!\c0|reg_above [33]),
	.datab(!\c0|c3|out [2]),
	.datac(!\c0|reg_above [39]),
	.datad(!\c0|c3|out [1]),
	.datae(!\c0|reg_above [35]),
	.dataf(!\c0|reg_above [37]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\c0|Mux0~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \c0|Mux0~3 .extended_lut = "off";
defparam \c0|Mux0~3 .lut_mask = 64'h0C113F110CDD3FDD;
defparam \c0|Mux0~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y20_N36
cyclonev_lcell_comb \c0|Mux2~4 (
// Equation(s):
// \c0|Mux2~4_combout  = ( \c0|reg_above [38] & ( \c0|Mux0~3_combout  & ( (!\c0|Mux7~4_combout ) # ((!\c0|Mux7~5_combout  & (\c0|reg_above [36])) # (\c0|Mux7~5_combout  & ((\c0|reg_above [34])))) ) ) ) # ( !\c0|reg_above [38] & ( \c0|Mux0~3_combout  & ( 
// (!\c0|Mux7~5_combout  & (((!\c0|Mux7~4_combout )) # (\c0|reg_above [36]))) # (\c0|Mux7~5_combout  & (((\c0|Mux7~4_combout  & \c0|reg_above [34])))) ) ) ) # ( \c0|reg_above [38] & ( !\c0|Mux0~3_combout  & ( (!\c0|Mux7~5_combout  & (\c0|reg_above [36] & 
// (\c0|Mux7~4_combout ))) # (\c0|Mux7~5_combout  & (((!\c0|Mux7~4_combout ) # (\c0|reg_above [34])))) ) ) ) # ( !\c0|reg_above [38] & ( !\c0|Mux0~3_combout  & ( (\c0|Mux7~4_combout  & ((!\c0|Mux7~5_combout  & (\c0|reg_above [36])) # (\c0|Mux7~5_combout  & 
// ((\c0|reg_above [34]))))) ) ) )

	.dataa(!\c0|Mux7~5_combout ),
	.datab(!\c0|reg_above [36]),
	.datac(!\c0|Mux7~4_combout ),
	.datad(!\c0|reg_above [34]),
	.datae(!\c0|reg_above [38]),
	.dataf(!\c0|Mux0~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\c0|Mux2~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \c0|Mux2~4 .extended_lut = "off";
defparam \c0|Mux2~4 .lut_mask = 64'h02075257A2A7F2F7;
defparam \c0|Mux2~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y21_N3
cyclonev_lcell_comb \c0|reg_above[17] (
// Equation(s):
// \c0|reg_above [17] = ( \c0|Decoder6~2_combout  & ( \c0|r0|altsyncram_component|auto_generated|q_a [17] ) ) # ( !\c0|Decoder6~2_combout  & ( \c0|reg_above [17] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\c0|r0|altsyncram_component|auto_generated|q_a [17]),
	.datad(!\c0|reg_above [17]),
	.datae(gnd),
	.dataf(!\c0|Decoder6~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\c0|reg_above [17]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \c0|reg_above[17] .extended_lut = "off";
defparam \c0|reg_above[17] .lut_mask = 64'h00FF00FF0F0F0F0F;
defparam \c0|reg_above[17] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y21_N9
cyclonev_lcell_comb \c0|reg_above[23] (
// Equation(s):
// \c0|reg_above [23] = ( \c0|Decoder6~2_combout  & ( \c0|r0|altsyncram_component|auto_generated|q_a [23] ) ) # ( !\c0|Decoder6~2_combout  & ( \c0|reg_above [23] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\c0|reg_above [23]),
	.datad(!\c0|r0|altsyncram_component|auto_generated|q_a [23]),
	.datae(gnd),
	.dataf(!\c0|Decoder6~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\c0|reg_above [23]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \c0|reg_above[23] .extended_lut = "off";
defparam \c0|reg_above[23] .lut_mask = 64'h0F0F0F0F00FF00FF;
defparam \c0|reg_above[23] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y21_N36
cyclonev_lcell_comb \c0|reg_above[21] (
// Equation(s):
// \c0|reg_above [21] = ( \c0|r0|altsyncram_component|auto_generated|q_a [21] & ( (\c0|reg_above [21]) # (\c0|Decoder6~2_combout ) ) ) # ( !\c0|r0|altsyncram_component|auto_generated|q_a [21] & ( (!\c0|Decoder6~2_combout  & \c0|reg_above [21]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\c0|Decoder6~2_combout ),
	.datad(!\c0|reg_above [21]),
	.datae(gnd),
	.dataf(!\c0|r0|altsyncram_component|auto_generated|q_a [21]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\c0|reg_above [21]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \c0|reg_above[21] .extended_lut = "off";
defparam \c0|reg_above[21] .lut_mask = 64'h00F000F00FFF0FFF;
defparam \c0|reg_above[21] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y21_N51
cyclonev_lcell_comb \c0|reg_above[19] (
// Equation(s):
// \c0|reg_above [19] = ( \c0|r0|altsyncram_component|auto_generated|q_a [19] & ( (\c0|reg_above [19]) # (\c0|Decoder6~2_combout ) ) ) # ( !\c0|r0|altsyncram_component|auto_generated|q_a [19] & ( (!\c0|Decoder6~2_combout  & \c0|reg_above [19]) ) )

	.dataa(!\c0|Decoder6~2_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\c0|reg_above [19]),
	.datae(gnd),
	.dataf(!\c0|r0|altsyncram_component|auto_generated|q_a [19]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\c0|reg_above [19]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \c0|reg_above[19] .extended_lut = "off";
defparam \c0|reg_above[19] .lut_mask = 64'h00AA00AA55FF55FF;
defparam \c0|reg_above[19] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y21_N24
cyclonev_lcell_comb \c0|Mux0~1 (
// Equation(s):
// \c0|Mux0~1_combout  = ( \c0|reg_above [21] & ( \c0|reg_above [19] & ( (!\c0|c3|out [1] & (((\c0|reg_above [23])) # (\c0|c3|out [2]))) # (\c0|c3|out [1] & ((!\c0|c3|out [2]) # ((\c0|reg_above [17])))) ) ) ) # ( !\c0|reg_above [21] & ( \c0|reg_above [19] & 
// ( (!\c0|c3|out [1] & (((\c0|reg_above [23])) # (\c0|c3|out [2]))) # (\c0|c3|out [1] & (\c0|c3|out [2] & (\c0|reg_above [17]))) ) ) ) # ( \c0|reg_above [21] & ( !\c0|reg_above [19] & ( (!\c0|c3|out [1] & (!\c0|c3|out [2] & ((\c0|reg_above [23])))) # 
// (\c0|c3|out [1] & ((!\c0|c3|out [2]) # ((\c0|reg_above [17])))) ) ) ) # ( !\c0|reg_above [21] & ( !\c0|reg_above [19] & ( (!\c0|c3|out [1] & (!\c0|c3|out [2] & ((\c0|reg_above [23])))) # (\c0|c3|out [1] & (\c0|c3|out [2] & (\c0|reg_above [17]))) ) ) )

	.dataa(!\c0|c3|out [1]),
	.datab(!\c0|c3|out [2]),
	.datac(!\c0|reg_above [17]),
	.datad(!\c0|reg_above [23]),
	.datae(!\c0|reg_above [21]),
	.dataf(!\c0|reg_above [19]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\c0|Mux0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \c0|Mux0~1 .extended_lut = "off";
defparam \c0|Mux0~1 .lut_mask = 64'h018945CD23AB67EF;
defparam \c0|Mux0~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y21_N45
cyclonev_lcell_comb \c0|reg_above[11] (
// Equation(s):
// \c0|reg_above [11] = ( \c0|r0|altsyncram_component|auto_generated|q_a [11] & ( (\c0|reg_above [11]) # (\c0|Decoder6~2_combout ) ) ) # ( !\c0|r0|altsyncram_component|auto_generated|q_a [11] & ( (!\c0|Decoder6~2_combout  & \c0|reg_above [11]) ) )

	.dataa(!\c0|Decoder6~2_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\c0|reg_above [11]),
	.datae(gnd),
	.dataf(!\c0|r0|altsyncram_component|auto_generated|q_a [11]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\c0|reg_above [11]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \c0|reg_above[11] .extended_lut = "off";
defparam \c0|reg_above[11] .lut_mask = 64'h00AA00AA55FF55FF;
defparam \c0|reg_above[11] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y21_N42
cyclonev_lcell_comb \c0|reg_above[15] (
// Equation(s):
// \c0|reg_above [15] = ( \c0|reg_above [15] & ( (!\c0|Decoder6~2_combout ) # (\c0|r0|altsyncram_component|auto_generated|q_a [15]) ) ) # ( !\c0|reg_above [15] & ( (\c0|Decoder6~2_combout  & \c0|r0|altsyncram_component|auto_generated|q_a [15]) ) )

	.dataa(!\c0|Decoder6~2_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\c0|r0|altsyncram_component|auto_generated|q_a [15]),
	.datae(gnd),
	.dataf(!\c0|reg_above [15]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\c0|reg_above [15]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \c0|reg_above[15] .extended_lut = "off";
defparam \c0|reg_above[15] .lut_mask = 64'h00550055AAFFAAFF;
defparam \c0|reg_above[15] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y22_N27
cyclonev_lcell_comb \c0|reg_above[9] (
// Equation(s):
// \c0|reg_above [9] = ( \c0|r0|altsyncram_component|auto_generated|q_a [9] & ( (\c0|reg_above [9]) # (\c0|Decoder6~2_combout ) ) ) # ( !\c0|r0|altsyncram_component|auto_generated|q_a [9] & ( (!\c0|Decoder6~2_combout  & \c0|reg_above [9]) ) )

	.dataa(gnd),
	.datab(!\c0|Decoder6~2_combout ),
	.datac(gnd),
	.datad(!\c0|reg_above [9]),
	.datae(gnd),
	.dataf(!\c0|r0|altsyncram_component|auto_generated|q_a [9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\c0|reg_above [9]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \c0|reg_above[9] .extended_lut = "off";
defparam \c0|reg_above[9] .lut_mask = 64'h00CC00CC33FF33FF;
defparam \c0|reg_above[9] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y21_N48
cyclonev_lcell_comb \c0|reg_above[13] (
// Equation(s):
// \c0|reg_above [13] = ( \c0|r0|altsyncram_component|auto_generated|q_a [13] & ( (\c0|reg_above [13]) # (\c0|Decoder6~2_combout ) ) ) # ( !\c0|r0|altsyncram_component|auto_generated|q_a [13] & ( (!\c0|Decoder6~2_combout  & \c0|reg_above [13]) ) )

	.dataa(!\c0|Decoder6~2_combout ),
	.datab(gnd),
	.datac(!\c0|reg_above [13]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\c0|r0|altsyncram_component|auto_generated|q_a [13]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\c0|reg_above [13]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \c0|reg_above[13] .extended_lut = "off";
defparam \c0|reg_above[13] .lut_mask = 64'h0A0A0A0A5F5F5F5F;
defparam \c0|reg_above[13] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y21_N18
cyclonev_lcell_comb \c0|Mux0~2 (
// Equation(s):
// \c0|Mux0~2_combout  = ( \c0|reg_above [9] & ( \c0|reg_above [13] & ( ((!\c0|c3|out [2] & ((\c0|reg_above [15]))) # (\c0|c3|out [2] & (\c0|reg_above [11]))) # (\c0|c3|out [1]) ) ) ) # ( !\c0|reg_above [9] & ( \c0|reg_above [13] & ( (!\c0|c3|out [1] & 
// ((!\c0|c3|out [2] & ((\c0|reg_above [15]))) # (\c0|c3|out [2] & (\c0|reg_above [11])))) # (\c0|c3|out [1] & (((!\c0|c3|out [2])))) ) ) ) # ( \c0|reg_above [9] & ( !\c0|reg_above [13] & ( (!\c0|c3|out [1] & ((!\c0|c3|out [2] & ((\c0|reg_above [15]))) # 
// (\c0|c3|out [2] & (\c0|reg_above [11])))) # (\c0|c3|out [1] & (((\c0|c3|out [2])))) ) ) ) # ( !\c0|reg_above [9] & ( !\c0|reg_above [13] & ( (!\c0|c3|out [1] & ((!\c0|c3|out [2] & ((\c0|reg_above [15]))) # (\c0|c3|out [2] & (\c0|reg_above [11])))) ) ) )

	.dataa(!\c0|c3|out [1]),
	.datab(!\c0|reg_above [11]),
	.datac(!\c0|c3|out [2]),
	.datad(!\c0|reg_above [15]),
	.datae(!\c0|reg_above [9]),
	.dataf(!\c0|reg_above [13]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\c0|Mux0~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \c0|Mux0~2 .extended_lut = "off";
defparam \c0|Mux0~2 .lut_mask = 64'h02A207A752F257F7;
defparam \c0|Mux0~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y22_N45
cyclonev_lcell_comb \c0|reg_above[18] (
// Equation(s):
// \c0|reg_above [18] = ( \c0|r0|altsyncram_component|auto_generated|q_a [18] & ( (\c0|reg_above [18]) # (\c0|Decoder6~2_combout ) ) ) # ( !\c0|r0|altsyncram_component|auto_generated|q_a [18] & ( (!\c0|Decoder6~2_combout  & \c0|reg_above [18]) ) )

	.dataa(!\c0|Decoder6~2_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\c0|reg_above [18]),
	.datae(gnd),
	.dataf(!\c0|r0|altsyncram_component|auto_generated|q_a [18]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\c0|reg_above [18]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \c0|reg_above[18] .extended_lut = "off";
defparam \c0|reg_above[18] .lut_mask = 64'h00AA00AA55FF55FF;
defparam \c0|reg_above[18] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y22_N12
cyclonev_lcell_comb \c0|reg_above[20] (
// Equation(s):
// \c0|reg_above [20] = ( \c0|r0|altsyncram_component|auto_generated|q_a [20] & ( (\c0|Decoder6~2_combout ) # (\c0|reg_above [20]) ) ) # ( !\c0|r0|altsyncram_component|auto_generated|q_a [20] & ( (\c0|reg_above [20] & !\c0|Decoder6~2_combout ) ) )

	.dataa(gnd),
	.datab(!\c0|reg_above [20]),
	.datac(!\c0|Decoder6~2_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\c0|r0|altsyncram_component|auto_generated|q_a [20]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\c0|reg_above [20]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \c0|reg_above[20] .extended_lut = "off";
defparam \c0|reg_above[20] .lut_mask = 64'h303030303F3F3F3F;
defparam \c0|reg_above[20] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y22_N48
cyclonev_lcell_comb \c0|reg_above[22] (
// Equation(s):
// \c0|reg_above [22] = ( \c0|r0|altsyncram_component|auto_generated|q_a [22] & ( (\c0|reg_above [22]) # (\c0|Decoder6~2_combout ) ) ) # ( !\c0|r0|altsyncram_component|auto_generated|q_a [22] & ( (!\c0|Decoder6~2_combout  & \c0|reg_above [22]) ) )

	.dataa(!\c0|Decoder6~2_combout ),
	.datab(gnd),
	.datac(!\c0|reg_above [22]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\c0|r0|altsyncram_component|auto_generated|q_a [22]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\c0|reg_above [22]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \c0|reg_above[22] .extended_lut = "off";
defparam \c0|reg_above[22] .lut_mask = 64'h0A0A0A0A5F5F5F5F;
defparam \c0|reg_above[22] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y24_N18
cyclonev_lcell_comb \c0|reg_above[24] (
// Equation(s):
// \c0|reg_above [24] = ( \c0|r0|altsyncram_component|auto_generated|q_a [24] & ( (\c0|Decoder6~2_combout ) # (\c0|reg_above [24]) ) ) # ( !\c0|r0|altsyncram_component|auto_generated|q_a [24] & ( (\c0|reg_above [24] & !\c0|Decoder6~2_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\c0|reg_above [24]),
	.datad(!\c0|Decoder6~2_combout ),
	.datae(gnd),
	.dataf(!\c0|r0|altsyncram_component|auto_generated|q_a [24]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\c0|reg_above [24]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \c0|reg_above[24] .extended_lut = "off";
defparam \c0|reg_above[24] .lut_mask = 64'h0F000F000FFF0FFF;
defparam \c0|reg_above[24] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y21_N54
cyclonev_lcell_comb \c0|Mux2~1 (
// Equation(s):
// \c0|Mux2~1_combout  = ( \c0|reg_above [22] & ( \c0|reg_above [24] & ( (!\c0|c3|out [2]) # ((!\c0|c3|out [1] & ((\c0|reg_above [20]))) # (\c0|c3|out [1] & (\c0|reg_above [18]))) ) ) ) # ( !\c0|reg_above [22] & ( \c0|reg_above [24] & ( (!\c0|c3|out [1] & 
// ((!\c0|c3|out [2]) # ((\c0|reg_above [20])))) # (\c0|c3|out [1] & (\c0|c3|out [2] & (\c0|reg_above [18]))) ) ) ) # ( \c0|reg_above [22] & ( !\c0|reg_above [24] & ( (!\c0|c3|out [1] & (\c0|c3|out [2] & ((\c0|reg_above [20])))) # (\c0|c3|out [1] & 
// ((!\c0|c3|out [2]) # ((\c0|reg_above [18])))) ) ) ) # ( !\c0|reg_above [22] & ( !\c0|reg_above [24] & ( (\c0|c3|out [2] & ((!\c0|c3|out [1] & ((\c0|reg_above [20]))) # (\c0|c3|out [1] & (\c0|reg_above [18])))) ) ) )

	.dataa(!\c0|c3|out [1]),
	.datab(!\c0|c3|out [2]),
	.datac(!\c0|reg_above [18]),
	.datad(!\c0|reg_above [20]),
	.datae(!\c0|reg_above [22]),
	.dataf(!\c0|reg_above [24]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\c0|Mux2~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \c0|Mux2~1 .extended_lut = "off";
defparam \c0|Mux2~1 .lut_mask = 64'h0123456789ABCDEF;
defparam \c0|Mux2~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y22_N30
cyclonev_lcell_comb \c0|reg_above[12] (
// Equation(s):
// \c0|reg_above [12] = ( \c0|r0|altsyncram_component|auto_generated|q_a [12] & ( (\c0|Decoder6~2_combout ) # (\c0|reg_above [12]) ) ) # ( !\c0|r0|altsyncram_component|auto_generated|q_a [12] & ( (\c0|reg_above [12] & !\c0|Decoder6~2_combout ) ) )

	.dataa(gnd),
	.datab(!\c0|reg_above [12]),
	.datac(!\c0|Decoder6~2_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\c0|r0|altsyncram_component|auto_generated|q_a [12]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\c0|reg_above [12]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \c0|reg_above[12] .extended_lut = "off";
defparam \c0|reg_above[12] .lut_mask = 64'h303030303F3F3F3F;
defparam \c0|reg_above[12] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y22_N24
cyclonev_lcell_comb \c0|reg_above[10] (
// Equation(s):
// \c0|reg_above [10] = ( \c0|r0|altsyncram_component|auto_generated|q_a [10] & ( (\c0|reg_above [10]) # (\c0|Decoder6~2_combout ) ) ) # ( !\c0|r0|altsyncram_component|auto_generated|q_a [10] & ( (!\c0|Decoder6~2_combout  & \c0|reg_above [10]) ) )

	.dataa(gnd),
	.datab(!\c0|Decoder6~2_combout ),
	.datac(!\c0|reg_above [10]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\c0|r0|altsyncram_component|auto_generated|q_a [10]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\c0|reg_above [10]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \c0|reg_above[10] .extended_lut = "off";
defparam \c0|reg_above[10] .lut_mask = 64'h0C0C0C0C3F3F3F3F;
defparam \c0|reg_above[10] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y22_N6
cyclonev_lcell_comb \c0|reg_above[14] (
// Equation(s):
// \c0|reg_above [14] = ( \c0|r0|altsyncram_component|auto_generated|q_a [14] & ( (\c0|reg_above [14]) # (\c0|Decoder6~2_combout ) ) ) # ( !\c0|r0|altsyncram_component|auto_generated|q_a [14] & ( (!\c0|Decoder6~2_combout  & \c0|reg_above [14]) ) )

	.dataa(gnd),
	.datab(!\c0|Decoder6~2_combout ),
	.datac(gnd),
	.datad(!\c0|reg_above [14]),
	.datae(gnd),
	.dataf(!\c0|r0|altsyncram_component|auto_generated|q_a [14]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\c0|reg_above [14]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \c0|reg_above[14] .extended_lut = "off";
defparam \c0|reg_above[14] .lut_mask = 64'h00CC00CC33FF33FF;
defparam \c0|reg_above[14] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y22_N27
cyclonev_lcell_comb \c0|reg_above[16] (
// Equation(s):
// \c0|reg_above [16] = ( \c0|r0|altsyncram_component|auto_generated|q_a [16] & ( (\c0|reg_above [16]) # (\c0|Decoder6~2_combout ) ) ) # ( !\c0|r0|altsyncram_component|auto_generated|q_a [16] & ( (!\c0|Decoder6~2_combout  & \c0|reg_above [16]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\c0|Decoder6~2_combout ),
	.datad(!\c0|reg_above [16]),
	.datae(gnd),
	.dataf(!\c0|r0|altsyncram_component|auto_generated|q_a [16]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\c0|reg_above [16]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \c0|reg_above[16] .extended_lut = "off";
defparam \c0|reg_above[16] .lut_mask = 64'h00F000F00FFF0FFF;
defparam \c0|reg_above[16] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y22_N6
cyclonev_lcell_comb \c0|Mux2~2 (
// Equation(s):
// \c0|Mux2~2_combout  = ( \c0|reg_above [14] & ( \c0|reg_above [16] & ( (!\c0|c3|out [2]) # ((!\c0|c3|out [1] & (\c0|reg_above [12])) # (\c0|c3|out [1] & ((\c0|reg_above [10])))) ) ) ) # ( !\c0|reg_above [14] & ( \c0|reg_above [16] & ( (!\c0|c3|out [2] & 
// (((!\c0|c3|out [1])))) # (\c0|c3|out [2] & ((!\c0|c3|out [1] & (\c0|reg_above [12])) # (\c0|c3|out [1] & ((\c0|reg_above [10]))))) ) ) ) # ( \c0|reg_above [14] & ( !\c0|reg_above [16] & ( (!\c0|c3|out [2] & (((\c0|c3|out [1])))) # (\c0|c3|out [2] & 
// ((!\c0|c3|out [1] & (\c0|reg_above [12])) # (\c0|c3|out [1] & ((\c0|reg_above [10]))))) ) ) ) # ( !\c0|reg_above [14] & ( !\c0|reg_above [16] & ( (\c0|c3|out [2] & ((!\c0|c3|out [1] & (\c0|reg_above [12])) # (\c0|c3|out [1] & ((\c0|reg_above [10]))))) ) ) 
// )

	.dataa(!\c0|c3|out [2]),
	.datab(!\c0|reg_above [12]),
	.datac(!\c0|c3|out [1]),
	.datad(!\c0|reg_above [10]),
	.datae(!\c0|reg_above [14]),
	.dataf(!\c0|reg_above [16]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\c0|Mux2~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \c0|Mux2~2 .extended_lut = "off";
defparam \c0|Mux2~2 .lut_mask = 64'h10151A1FB0B5BABF;
defparam \c0|Mux2~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y21_N42
cyclonev_lcell_comb \c0|Mux2~3 (
// Equation(s):
// \c0|Mux2~3_combout  = ( \c0|Mux2~1_combout  & ( \c0|Mux2~2_combout  & ( (!\c0|c3|out [0]) # ((!\c0|c3|out [3] & (\c0|Mux0~1_combout )) # (\c0|c3|out [3] & ((\c0|Mux0~2_combout )))) ) ) ) # ( !\c0|Mux2~1_combout  & ( \c0|Mux2~2_combout  & ( (!\c0|c3|out 
// [0] & (((\c0|c3|out [3])))) # (\c0|c3|out [0] & ((!\c0|c3|out [3] & (\c0|Mux0~1_combout )) # (\c0|c3|out [3] & ((\c0|Mux0~2_combout ))))) ) ) ) # ( \c0|Mux2~1_combout  & ( !\c0|Mux2~2_combout  & ( (!\c0|c3|out [0] & (((!\c0|c3|out [3])))) # (\c0|c3|out 
// [0] & ((!\c0|c3|out [3] & (\c0|Mux0~1_combout )) # (\c0|c3|out [3] & ((\c0|Mux0~2_combout ))))) ) ) ) # ( !\c0|Mux2~1_combout  & ( !\c0|Mux2~2_combout  & ( (\c0|c3|out [0] & ((!\c0|c3|out [3] & (\c0|Mux0~1_combout )) # (\c0|c3|out [3] & 
// ((\c0|Mux0~2_combout ))))) ) ) )

	.dataa(!\c0|c3|out [0]),
	.datab(!\c0|Mux0~1_combout ),
	.datac(!\c0|c3|out [3]),
	.datad(!\c0|Mux0~2_combout ),
	.datae(!\c0|Mux2~1_combout ),
	.dataf(!\c0|Mux2~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\c0|Mux2~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \c0|Mux2~3 .extended_lut = "off";
defparam \c0|Mux2~3 .lut_mask = 64'h1015B0B51A1FBABF;
defparam \c0|Mux2~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y21_N0
cyclonev_lcell_comb \c0|Mux2~6 (
// Equation(s):
// \c0|Mux2~6_combout  = ( \c0|Mux2~4_combout  & ( \c0|Mux2~3_combout  & ( (!\c0|Mux7~9_combout ) # ((!\c0|Mux7~8_combout  & ((\c0|Mux2~5_combout ))) # (\c0|Mux7~8_combout  & (\c0|Mux0~4_combout ))) ) ) ) # ( !\c0|Mux2~4_combout  & ( \c0|Mux2~3_combout  & ( 
// (!\c0|Mux7~9_combout  & (((!\c0|Mux7~8_combout )))) # (\c0|Mux7~9_combout  & ((!\c0|Mux7~8_combout  & ((\c0|Mux2~5_combout ))) # (\c0|Mux7~8_combout  & (\c0|Mux0~4_combout )))) ) ) ) # ( \c0|Mux2~4_combout  & ( !\c0|Mux2~3_combout  & ( 
// (!\c0|Mux7~9_combout  & (((\c0|Mux7~8_combout )))) # (\c0|Mux7~9_combout  & ((!\c0|Mux7~8_combout  & ((\c0|Mux2~5_combout ))) # (\c0|Mux7~8_combout  & (\c0|Mux0~4_combout )))) ) ) ) # ( !\c0|Mux2~4_combout  & ( !\c0|Mux2~3_combout  & ( (\c0|Mux7~9_combout 
//  & ((!\c0|Mux7~8_combout  & ((\c0|Mux2~5_combout ))) # (\c0|Mux7~8_combout  & (\c0|Mux0~4_combout )))) ) ) )

	.dataa(!\c0|Mux0~4_combout ),
	.datab(!\c0|Mux7~9_combout ),
	.datac(!\c0|Mux2~5_combout ),
	.datad(!\c0|Mux7~8_combout ),
	.datae(!\c0|Mux2~4_combout ),
	.dataf(!\c0|Mux2~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\c0|Mux2~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \c0|Mux2~6 .extended_lut = "off";
defparam \c0|Mux2~6 .lut_mask = 64'h031103DDCF11CFDD;
defparam \c0|Mux2~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y22_N3
cyclonev_lcell_comb \c0|reg_above[6] (
// Equation(s):
// \c0|reg_above [6] = ( \c0|r0|altsyncram_component|auto_generated|q_a [6] & ( (\c0|reg_above [6]) # (\c0|Decoder6~2_combout ) ) ) # ( !\c0|r0|altsyncram_component|auto_generated|q_a [6] & ( (!\c0|Decoder6~2_combout  & \c0|reg_above [6]) ) )

	.dataa(gnd),
	.datab(!\c0|Decoder6~2_combout ),
	.datac(gnd),
	.datad(!\c0|reg_above [6]),
	.datae(gnd),
	.dataf(!\c0|r0|altsyncram_component|auto_generated|q_a [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\c0|reg_above [6]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \c0|reg_above[6] .extended_lut = "off";
defparam \c0|reg_above[6] .lut_mask = 64'h00CC00CC33FF33FF;
defparam \c0|reg_above[6] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y22_N27
cyclonev_lcell_comb \c0|reg_above[8] (
// Equation(s):
// \c0|reg_above [8] = ( \c0|r0|altsyncram_component|auto_generated|q_a [8] & ( (\c0|reg_above [8]) # (\c0|Decoder6~2_combout ) ) ) # ( !\c0|r0|altsyncram_component|auto_generated|q_a [8] & ( (!\c0|Decoder6~2_combout  & \c0|reg_above [8]) ) )

	.dataa(!\c0|Decoder6~2_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\c0|reg_above [8]),
	.datae(gnd),
	.dataf(!\c0|r0|altsyncram_component|auto_generated|q_a [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\c0|reg_above [8]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \c0|reg_above[8] .extended_lut = "off";
defparam \c0|reg_above[8] .lut_mask = 64'h00AA00AA55FF55FF;
defparam \c0|reg_above[8] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y22_N45
cyclonev_lcell_comb \c0|reg_above[4] (
// Equation(s):
// \c0|reg_above [4] = ( \c0|r0|altsyncram_component|auto_generated|q_a [4] & ( (\c0|reg_above [4]) # (\c0|Decoder6~2_combout ) ) ) # ( !\c0|r0|altsyncram_component|auto_generated|q_a [4] & ( (!\c0|Decoder6~2_combout  & \c0|reg_above [4]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\c0|Decoder6~2_combout ),
	.datad(!\c0|reg_above [4]),
	.datae(gnd),
	.dataf(!\c0|r0|altsyncram_component|auto_generated|q_a [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\c0|reg_above [4]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \c0|reg_above[4] .extended_lut = "off";
defparam \c0|reg_above[4] .lut_mask = 64'h00F000F00FFF0FFF;
defparam \c0|reg_above[4] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y22_N36
cyclonev_lcell_comb \c0|reg_above[2] (
// Equation(s):
// \c0|reg_above [2] = ( \c0|r0|altsyncram_component|auto_generated|q_a [2] & ( (\c0|reg_above [2]) # (\c0|Decoder6~2_combout ) ) ) # ( !\c0|r0|altsyncram_component|auto_generated|q_a [2] & ( (!\c0|Decoder6~2_combout  & \c0|reg_above [2]) ) )

	.dataa(gnd),
	.datab(!\c0|Decoder6~2_combout ),
	.datac(gnd),
	.datad(!\c0|reg_above [2]),
	.datae(gnd),
	.dataf(!\c0|r0|altsyncram_component|auto_generated|q_a [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\c0|reg_above [2]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \c0|reg_above[2] .extended_lut = "off";
defparam \c0|reg_above[2] .lut_mask = 64'h00CC00CC33FF33FF;
defparam \c0|reg_above[2] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y21_N24
cyclonev_lcell_comb \c0|Mux2~0 (
// Equation(s):
// \c0|Mux2~0_combout  = ( \c0|reg_above [4] & ( \c0|reg_above [2] & ( ((!\c0|c3|out [1] & ((\c0|reg_above [8]))) # (\c0|c3|out [1] & (\c0|reg_above [6]))) # (\c0|c3|out [2]) ) ) ) # ( !\c0|reg_above [4] & ( \c0|reg_above [2] & ( (!\c0|c3|out [1] & 
// (((!\c0|c3|out [2] & \c0|reg_above [8])))) # (\c0|c3|out [1] & (((\c0|c3|out [2])) # (\c0|reg_above [6]))) ) ) ) # ( \c0|reg_above [4] & ( !\c0|reg_above [2] & ( (!\c0|c3|out [1] & (((\c0|reg_above [8]) # (\c0|c3|out [2])))) # (\c0|c3|out [1] & 
// (\c0|reg_above [6] & (!\c0|c3|out [2]))) ) ) ) # ( !\c0|reg_above [4] & ( !\c0|reg_above [2] & ( (!\c0|c3|out [2] & ((!\c0|c3|out [1] & ((\c0|reg_above [8]))) # (\c0|c3|out [1] & (\c0|reg_above [6])))) ) ) )

	.dataa(!\c0|reg_above [6]),
	.datab(!\c0|c3|out [1]),
	.datac(!\c0|c3|out [2]),
	.datad(!\c0|reg_above [8]),
	.datae(!\c0|reg_above [4]),
	.dataf(!\c0|reg_above [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\c0|Mux2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \c0|Mux2~0 .extended_lut = "off";
defparam \c0|Mux2~0 .lut_mask = 64'h10D01CDC13D31FDF;
defparam \c0|Mux2~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y21_N36
cyclonev_lcell_comb \c0|Mux2~7 (
// Equation(s):
// \c0|Mux2~7_combout  = ( \c0|Mux2~6_combout  & ( \c0|Mux2~0_combout  & ( (!\c0|Mux7~11_combout ) # ((!\c0|Mux7~12_combout  & ((\c0|reg_above [0]))) # (\c0|Mux7~12_combout  & (\c0|Mux0~0_combout ))) ) ) ) # ( !\c0|Mux2~6_combout  & ( \c0|Mux2~0_combout  & ( 
// (!\c0|Mux7~12_combout  & (((\c0|reg_above [0] & \c0|Mux7~11_combout )))) # (\c0|Mux7~12_combout  & (((!\c0|Mux7~11_combout )) # (\c0|Mux0~0_combout ))) ) ) ) # ( \c0|Mux2~6_combout  & ( !\c0|Mux2~0_combout  & ( (!\c0|Mux7~12_combout  & 
// (((!\c0|Mux7~11_combout ) # (\c0|reg_above [0])))) # (\c0|Mux7~12_combout  & (\c0|Mux0~0_combout  & ((\c0|Mux7~11_combout )))) ) ) ) # ( !\c0|Mux2~6_combout  & ( !\c0|Mux2~0_combout  & ( (\c0|Mux7~11_combout  & ((!\c0|Mux7~12_combout  & ((\c0|reg_above 
// [0]))) # (\c0|Mux7~12_combout  & (\c0|Mux0~0_combout )))) ) ) )

	.dataa(!\c0|Mux0~0_combout ),
	.datab(!\c0|reg_above [0]),
	.datac(!\c0|Mux7~12_combout ),
	.datad(!\c0|Mux7~11_combout ),
	.datae(!\c0|Mux2~6_combout ),
	.dataf(!\c0|Mux2~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\c0|Mux2~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \c0|Mux2~7 .extended_lut = "off";
defparam \c0|Mux2~7 .lut_mask = 64'h0035F0350F35FF35;
defparam \c0|Mux2~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y23_N3
cyclonev_lcell_comb \c0|Add6~0 (
// Equation(s):
// \c0|Add6~0_combout  = ( \c0|c3|out [4] & ( !\c0|c3|out [5] ) ) # ( !\c0|c3|out [4] & ( !\c0|c3|out [5] $ (!\c0|c3|out [3]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\c0|c3|out [5]),
	.datad(!\c0|c3|out [3]),
	.datae(gnd),
	.dataf(!\c0|c3|out [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\c0|Add6~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \c0|Add6~0 .extended_lut = "off";
defparam \c0|Add6~0 .lut_mask = 64'h0FF00FF0F0F0F0F0;
defparam \c0|Add6~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y20_N18
cyclonev_lcell_comb \c0|Mux0~5 (
// Equation(s):
// \c0|Mux0~5_combout  = ( \c0|reg_above [38] & ( \c0|reg_above [36] & ( (!\c0|c3|out [2]) # ((!\c0|c3|out [1] & (\c0|reg_above [34])) # (\c0|c3|out [1] & ((\c0|reg_above [32])))) ) ) ) # ( !\c0|reg_above [38] & ( \c0|reg_above [36] & ( (!\c0|c3|out [1] & 
// (\c0|reg_above [34] & (\c0|c3|out [2]))) # (\c0|c3|out [1] & (((!\c0|c3|out [2]) # (\c0|reg_above [32])))) ) ) ) # ( \c0|reg_above [38] & ( !\c0|reg_above [36] & ( (!\c0|c3|out [1] & (((!\c0|c3|out [2])) # (\c0|reg_above [34]))) # (\c0|c3|out [1] & 
// (((\c0|c3|out [2] & \c0|reg_above [32])))) ) ) ) # ( !\c0|reg_above [38] & ( !\c0|reg_above [36] & ( (\c0|c3|out [2] & ((!\c0|c3|out [1] & (\c0|reg_above [34])) # (\c0|c3|out [1] & ((\c0|reg_above [32]))))) ) ) )

	.dataa(!\c0|c3|out [1]),
	.datab(!\c0|reg_above [34]),
	.datac(!\c0|c3|out [2]),
	.datad(!\c0|reg_above [32]),
	.datae(!\c0|reg_above [38]),
	.dataf(!\c0|reg_above [36]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\c0|Mux0~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \c0|Mux0~5 .extended_lut = "off";
defparam \c0|Mux0~5 .lut_mask = 64'h0207A2A75257F2F7;
defparam \c0|Mux0~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y22_N54
cyclonev_lcell_comb \c0|Mux0~13 (
// Equation(s):
// \c0|Mux0~13_combout  = ( \c0|reg_above [16] & ( \c0|reg_above [20] & ( ((!\c0|c3|out [2] & (\c0|reg_above [22])) # (\c0|c3|out [2] & ((\c0|reg_above [18])))) # (\c0|c3|out [1]) ) ) ) # ( !\c0|reg_above [16] & ( \c0|reg_above [20] & ( (!\c0|c3|out [2] & 
// (((\c0|reg_above [22])) # (\c0|c3|out [1]))) # (\c0|c3|out [2] & (!\c0|c3|out [1] & ((\c0|reg_above [18])))) ) ) ) # ( \c0|reg_above [16] & ( !\c0|reg_above [20] & ( (!\c0|c3|out [2] & (!\c0|c3|out [1] & (\c0|reg_above [22]))) # (\c0|c3|out [2] & 
// (((\c0|reg_above [18])) # (\c0|c3|out [1]))) ) ) ) # ( !\c0|reg_above [16] & ( !\c0|reg_above [20] & ( (!\c0|c3|out [1] & ((!\c0|c3|out [2] & (\c0|reg_above [22])) # (\c0|c3|out [2] & ((\c0|reg_above [18]))))) ) ) )

	.dataa(!\c0|c3|out [2]),
	.datab(!\c0|c3|out [1]),
	.datac(!\c0|reg_above [22]),
	.datad(!\c0|reg_above [18]),
	.datae(!\c0|reg_above [16]),
	.dataf(!\c0|reg_above [20]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\c0|Mux0~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \c0|Mux0~13 .extended_lut = "off";
defparam \c0|Mux0~13 .lut_mask = 64'h084C195D2A6E3B7F;
defparam \c0|Mux0~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y24_N0
cyclonev_lcell_comb \c0|Mux0~6 (
// Equation(s):
// \c0|Mux0~6_combout  = ( \c0|reg_above [28] & ( \c0|reg_above [24] & ( ((!\c0|c3|out [2] & ((\c0|reg_above [30]))) # (\c0|c3|out [2] & (\c0|reg_above [26]))) # (\c0|c3|out [1]) ) ) ) # ( !\c0|reg_above [28] & ( \c0|reg_above [24] & ( (!\c0|c3|out [1] & 
// ((!\c0|c3|out [2] & ((\c0|reg_above [30]))) # (\c0|c3|out [2] & (\c0|reg_above [26])))) # (\c0|c3|out [1] & (((\c0|c3|out [2])))) ) ) ) # ( \c0|reg_above [28] & ( !\c0|reg_above [24] & ( (!\c0|c3|out [1] & ((!\c0|c3|out [2] & ((\c0|reg_above [30]))) # 
// (\c0|c3|out [2] & (\c0|reg_above [26])))) # (\c0|c3|out [1] & (((!\c0|c3|out [2])))) ) ) ) # ( !\c0|reg_above [28] & ( !\c0|reg_above [24] & ( (!\c0|c3|out [1] & ((!\c0|c3|out [2] & ((\c0|reg_above [30]))) # (\c0|c3|out [2] & (\c0|reg_above [26])))) ) ) )

	.dataa(!\c0|c3|out [1]),
	.datab(!\c0|reg_above [26]),
	.datac(!\c0|c3|out [2]),
	.datad(!\c0|reg_above [30]),
	.datae(!\c0|reg_above [28]),
	.dataf(!\c0|reg_above [24]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\c0|Mux0~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \c0|Mux0~6 .extended_lut = "off";
defparam \c0|Mux0~6 .lut_mask = 64'h02A252F207A757F7;
defparam \c0|Mux0~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y22_N36
cyclonev_lcell_comb \c0|Mux1~1 (
// Equation(s):
// \c0|Mux1~1_combout  = ( \c0|Mux0~1_combout  & ( \c0|Mux0~4_combout  & ( (!\c0|c3|out [0]) # ((!\c0|c3|out [3] & (\c0|Mux0~13_combout )) # (\c0|c3|out [3] & ((\c0|Mux0~6_combout )))) ) ) ) # ( !\c0|Mux0~1_combout  & ( \c0|Mux0~4_combout  & ( (!\c0|c3|out 
// [3] & (\c0|c3|out [0] & (\c0|Mux0~13_combout ))) # (\c0|c3|out [3] & ((!\c0|c3|out [0]) # ((\c0|Mux0~6_combout )))) ) ) ) # ( \c0|Mux0~1_combout  & ( !\c0|Mux0~4_combout  & ( (!\c0|c3|out [3] & ((!\c0|c3|out [0]) # ((\c0|Mux0~13_combout )))) # (\c0|c3|out 
// [3] & (\c0|c3|out [0] & ((\c0|Mux0~6_combout )))) ) ) ) # ( !\c0|Mux0~1_combout  & ( !\c0|Mux0~4_combout  & ( (\c0|c3|out [0] & ((!\c0|c3|out [3] & (\c0|Mux0~13_combout )) # (\c0|c3|out [3] & ((\c0|Mux0~6_combout ))))) ) ) )

	.dataa(!\c0|c3|out [3]),
	.datab(!\c0|c3|out [0]),
	.datac(!\c0|Mux0~13_combout ),
	.datad(!\c0|Mux0~6_combout ),
	.datae(!\c0|Mux0~1_combout ),
	.dataf(!\c0|Mux0~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\c0|Mux1~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \c0|Mux1~1 .extended_lut = "off";
defparam \c0|Mux1~1 .lut_mask = 64'h02138A9B4657CEDF;
defparam \c0|Mux1~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y22_N30
cyclonev_lcell_comb \c0|Mux0~10 (
// Equation(s):
// \c0|Mux0~10_combout  = ( \c0|reg_above [2] & ( \c0|reg_above [4] & ( (!\c0|c3|out [2] & (((\c0|c3|out [1])) # (\c0|reg_above [6]))) # (\c0|c3|out [2] & (((!\c0|c3|out [1]) # (\c0|reg_above [0])))) ) ) ) # ( !\c0|reg_above [2] & ( \c0|reg_above [4] & ( 
// (!\c0|c3|out [2] & (((\c0|c3|out [1])) # (\c0|reg_above [6]))) # (\c0|c3|out [2] & (((\c0|reg_above [0] & \c0|c3|out [1])))) ) ) ) # ( \c0|reg_above [2] & ( !\c0|reg_above [4] & ( (!\c0|c3|out [2] & (\c0|reg_above [6] & ((!\c0|c3|out [1])))) # (\c0|c3|out 
// [2] & (((!\c0|c3|out [1]) # (\c0|reg_above [0])))) ) ) ) # ( !\c0|reg_above [2] & ( !\c0|reg_above [4] & ( (!\c0|c3|out [2] & (\c0|reg_above [6] & ((!\c0|c3|out [1])))) # (\c0|c3|out [2] & (((\c0|reg_above [0] & \c0|c3|out [1])))) ) ) )

	.dataa(!\c0|reg_above [6]),
	.datab(!\c0|c3|out [2]),
	.datac(!\c0|reg_above [0]),
	.datad(!\c0|c3|out [1]),
	.datae(!\c0|reg_above [2]),
	.dataf(!\c0|reg_above [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\c0|Mux0~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \c0|Mux0~10 .extended_lut = "off";
defparam \c0|Mux0~10 .lut_mask = 64'h4403770344CF77CF;
defparam \c0|Mux0~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y22_N42
cyclonev_lcell_comb \c0|Mux0~14 (
// Equation(s):
// \c0|Mux0~14_combout  = ( \c0|reg_above [8] & ( \c0|reg_above [14] & ( (!\c0|c3|out [1] & (((!\c0|c3|out [2])) # (\c0|reg_above [10]))) # (\c0|c3|out [1] & (((\c0|c3|out [2]) # (\c0|reg_above [12])))) ) ) ) # ( !\c0|reg_above [8] & ( \c0|reg_above [14] & ( 
// (!\c0|c3|out [1] & (((!\c0|c3|out [2])) # (\c0|reg_above [10]))) # (\c0|c3|out [1] & (((\c0|reg_above [12] & !\c0|c3|out [2])))) ) ) ) # ( \c0|reg_above [8] & ( !\c0|reg_above [14] & ( (!\c0|c3|out [1] & (\c0|reg_above [10] & ((\c0|c3|out [2])))) # 
// (\c0|c3|out [1] & (((\c0|c3|out [2]) # (\c0|reg_above [12])))) ) ) ) # ( !\c0|reg_above [8] & ( !\c0|reg_above [14] & ( (!\c0|c3|out [1] & (\c0|reg_above [10] & ((\c0|c3|out [2])))) # (\c0|c3|out [1] & (((\c0|reg_above [12] & !\c0|c3|out [2])))) ) ) )

	.dataa(!\c0|reg_above [10]),
	.datab(!\c0|c3|out [1]),
	.datac(!\c0|reg_above [12]),
	.datad(!\c0|c3|out [2]),
	.datae(!\c0|reg_above [8]),
	.dataf(!\c0|reg_above [14]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\c0|Mux0~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \c0|Mux0~14 .extended_lut = "off";
defparam \c0|Mux0~14 .lut_mask = 64'h03440377CF44CF77;
defparam \c0|Mux0~14 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y22_N30
cyclonev_lcell_comb \c0|Mux1~0 (
// Equation(s):
// \c0|Mux1~0_combout  = ( \c0|Mux0~0_combout  & ( \c0|Mux0~2_combout  & ( (!\c0|c3|out [0]) # ((!\c0|c3|out [3] & (\c0|Mux0~10_combout )) # (\c0|c3|out [3] & ((\c0|Mux0~14_combout )))) ) ) ) # ( !\c0|Mux0~0_combout  & ( \c0|Mux0~2_combout  & ( (!\c0|c3|out 
// [3] & (\c0|c3|out [0] & (\c0|Mux0~10_combout ))) # (\c0|c3|out [3] & ((!\c0|c3|out [0]) # ((\c0|Mux0~14_combout )))) ) ) ) # ( \c0|Mux0~0_combout  & ( !\c0|Mux0~2_combout  & ( (!\c0|c3|out [3] & ((!\c0|c3|out [0]) # ((\c0|Mux0~10_combout )))) # 
// (\c0|c3|out [3] & (\c0|c3|out [0] & ((\c0|Mux0~14_combout )))) ) ) ) # ( !\c0|Mux0~0_combout  & ( !\c0|Mux0~2_combout  & ( (\c0|c3|out [0] & ((!\c0|c3|out [3] & (\c0|Mux0~10_combout )) # (\c0|c3|out [3] & ((\c0|Mux0~14_combout ))))) ) ) )

	.dataa(!\c0|c3|out [3]),
	.datab(!\c0|c3|out [0]),
	.datac(!\c0|Mux0~10_combout ),
	.datad(!\c0|Mux0~14_combout ),
	.datae(!\c0|Mux0~0_combout ),
	.dataf(!\c0|Mux0~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\c0|Mux1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \c0|Mux1~0 .extended_lut = "off";
defparam \c0|Mux1~0 .lut_mask = 64'h02138A9B4657CEDF;
defparam \c0|Mux1~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y22_N18
cyclonev_lcell_comb \c0|Mux1~2 (
// Equation(s):
// \c0|Mux1~2_combout  = ( \c0|Mux1~1_combout  & ( \c0|Mux1~0_combout  & ( ((!\c0|Mux8~2_combout  & ((\c0|Mux0~3_combout ))) # (\c0|Mux8~2_combout  & (\c0|Mux0~5_combout ))) # (\c0|Add6~0_combout ) ) ) ) # ( !\c0|Mux1~1_combout  & ( \c0|Mux1~0_combout  & ( 
// (!\c0|Mux8~2_combout  & (((\c0|Mux0~3_combout )) # (\c0|Add6~0_combout ))) # (\c0|Mux8~2_combout  & (!\c0|Add6~0_combout  & (\c0|Mux0~5_combout ))) ) ) ) # ( \c0|Mux1~1_combout  & ( !\c0|Mux1~0_combout  & ( (!\c0|Mux8~2_combout  & (!\c0|Add6~0_combout  & 
// ((\c0|Mux0~3_combout )))) # (\c0|Mux8~2_combout  & (((\c0|Mux0~5_combout )) # (\c0|Add6~0_combout ))) ) ) ) # ( !\c0|Mux1~1_combout  & ( !\c0|Mux1~0_combout  & ( (!\c0|Add6~0_combout  & ((!\c0|Mux8~2_combout  & ((\c0|Mux0~3_combout ))) # 
// (\c0|Mux8~2_combout  & (\c0|Mux0~5_combout )))) ) ) )

	.dataa(!\c0|Mux8~2_combout ),
	.datab(!\c0|Add6~0_combout ),
	.datac(!\c0|Mux0~5_combout ),
	.datad(!\c0|Mux0~3_combout ),
	.datae(!\c0|Mux1~1_combout ),
	.dataf(!\c0|Mux1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\c0|Mux1~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \c0|Mux1~2 .extended_lut = "off";
defparam \c0|Mux1~2 .lut_mask = 64'h048C159D26AE37BF;
defparam \c0|Mux1~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y20_N42
cyclonev_lcell_comb \c0|Mux0~18 (
// Equation(s):
// \c0|Mux0~18_combout  = ( \c0|reg_above [39] & ( (\c0|c3|out [2] & (\c0|c3|out [0] & \c0|c3|out [3])) ) )

	.dataa(gnd),
	.datab(!\c0|c3|out [2]),
	.datac(!\c0|c3|out [0]),
	.datad(!\c0|c3|out [3]),
	.datae(gnd),
	.dataf(!\c0|reg_above [39]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\c0|Mux0~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \c0|Mux0~18 .extended_lut = "off";
defparam \c0|Mux0~18 .lut_mask = 64'h0000000000030003;
defparam \c0|Mux0~18 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y22_N42
cyclonev_lcell_comb \c0|Mux0~11 (
// Equation(s):
// \c0|Mux0~11_combout  = ( \c0|reg_above [1] & ( ((!\c0|c3|out [1] & (\c0|reg_above [5])) # (\c0|c3|out [1] & ((\c0|reg_above [3])))) # (\c0|c3|out [2]) ) ) # ( !\c0|reg_above [1] & ( (!\c0|c3|out [2] & ((!\c0|c3|out [1] & (\c0|reg_above [5])) # (\c0|c3|out 
// [1] & ((\c0|reg_above [3]))))) ) )

	.dataa(!\c0|c3|out [2]),
	.datab(!\c0|c3|out [1]),
	.datac(!\c0|reg_above [5]),
	.datad(!\c0|reg_above [3]),
	.datae(gnd),
	.dataf(!\c0|reg_above [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\c0|Mux0~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \c0|Mux0~11 .extended_lut = "off";
defparam \c0|Mux0~11 .lut_mask = 64'h082A082A5D7F5D7F;
defparam \c0|Mux0~11 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y22_N9
cyclonev_lcell_comb \c0|Mux0~12 (
// Equation(s):
// \c0|Mux0~12_combout  = ( \c0|Mux0~10_combout  & ( (!\c0|c3|out [3] & ((!\c0|c3|out [0]) # (\c0|Mux0~11_combout ))) ) ) # ( !\c0|Mux0~10_combout  & ( (\c0|c3|out [0] & (!\c0|c3|out [3] & \c0|Mux0~11_combout )) ) )

	.dataa(!\c0|c3|out [0]),
	.datab(gnd),
	.datac(!\c0|c3|out [3]),
	.datad(!\c0|Mux0~11_combout ),
	.datae(gnd),
	.dataf(!\c0|Mux0~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\c0|Mux0~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \c0|Mux0~12 .extended_lut = "off";
defparam \c0|Mux0~12 .lut_mask = 64'h00500050A0F0A0F0;
defparam \c0|Mux0~12 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y21_N30
cyclonev_lcell_comb \c0|Mux0~15 (
// Equation(s):
// \c0|Mux0~15_combout  = ( \c0|reg_above [17] & ( \c0|reg_above [19] & ( (!\c0|c3|out [1] & (((\c0|reg_above [21])) # (\c0|c3|out [2]))) # (\c0|c3|out [1] & ((!\c0|c3|out [2]) # ((\c0|reg_above [15])))) ) ) ) # ( !\c0|reg_above [17] & ( \c0|reg_above [19] & 
// ( (!\c0|c3|out [1] & (!\c0|c3|out [2] & (\c0|reg_above [21]))) # (\c0|c3|out [1] & ((!\c0|c3|out [2]) # ((\c0|reg_above [15])))) ) ) ) # ( \c0|reg_above [17] & ( !\c0|reg_above [19] & ( (!\c0|c3|out [1] & (((\c0|reg_above [21])) # (\c0|c3|out [2]))) # 
// (\c0|c3|out [1] & (\c0|c3|out [2] & ((\c0|reg_above [15])))) ) ) ) # ( !\c0|reg_above [17] & ( !\c0|reg_above [19] & ( (!\c0|c3|out [1] & (!\c0|c3|out [2] & (\c0|reg_above [21]))) # (\c0|c3|out [1] & (\c0|c3|out [2] & ((\c0|reg_above [15])))) ) ) )

	.dataa(!\c0|c3|out [1]),
	.datab(!\c0|c3|out [2]),
	.datac(!\c0|reg_above [21]),
	.datad(!\c0|reg_above [15]),
	.datae(!\c0|reg_above [17]),
	.dataf(!\c0|reg_above [19]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\c0|Mux0~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \c0|Mux0~15 .extended_lut = "off";
defparam \c0|Mux0~15 .lut_mask = 64'h08192A3B4C5D6E7F;
defparam \c0|Mux0~15 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y22_N18
cyclonev_lcell_comb \c0|Mux0~16 (
// Equation(s):
// \c0|Mux0~16_combout  = ( \c0|reg_above [11] & ( \c0|reg_above [9] & ( (!\c0|c3|out [1] & (((\c0|reg_above [13]) # (\c0|c3|out [2])))) # (\c0|c3|out [1] & (((!\c0|c3|out [2])) # (\c0|reg_above [7]))) ) ) ) # ( !\c0|reg_above [11] & ( \c0|reg_above [9] & ( 
// (!\c0|c3|out [1] & (((\c0|reg_above [13]) # (\c0|c3|out [2])))) # (\c0|c3|out [1] & (\c0|reg_above [7] & (\c0|c3|out [2]))) ) ) ) # ( \c0|reg_above [11] & ( !\c0|reg_above [9] & ( (!\c0|c3|out [1] & (((!\c0|c3|out [2] & \c0|reg_above [13])))) # 
// (\c0|c3|out [1] & (((!\c0|c3|out [2])) # (\c0|reg_above [7]))) ) ) ) # ( !\c0|reg_above [11] & ( !\c0|reg_above [9] & ( (!\c0|c3|out [1] & (((!\c0|c3|out [2] & \c0|reg_above [13])))) # (\c0|c3|out [1] & (\c0|reg_above [7] & (\c0|c3|out [2]))) ) ) )

	.dataa(!\c0|c3|out [1]),
	.datab(!\c0|reg_above [7]),
	.datac(!\c0|c3|out [2]),
	.datad(!\c0|reg_above [13]),
	.datae(!\c0|reg_above [11]),
	.dataf(!\c0|reg_above [9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\c0|Mux0~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \c0|Mux0~16 .extended_lut = "off";
defparam \c0|Mux0~16 .lut_mask = 64'h01A151F10BAB5BFB;
defparam \c0|Mux0~16 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y22_N54
cyclonev_lcell_comb \c0|Mux0~17 (
// Equation(s):
// \c0|Mux0~17_combout  = ( \c0|Mux0~15_combout  & ( \c0|Mux0~16_combout  & ( ((!\c0|c3|out [3] & (\c0|Mux0~13_combout )) # (\c0|c3|out [3] & ((\c0|Mux0~14_combout )))) # (\c0|c3|out [0]) ) ) ) # ( !\c0|Mux0~15_combout  & ( \c0|Mux0~16_combout  & ( 
// (!\c0|c3|out [0] & ((!\c0|c3|out [3] & (\c0|Mux0~13_combout )) # (\c0|c3|out [3] & ((\c0|Mux0~14_combout ))))) # (\c0|c3|out [0] & (((\c0|c3|out [3])))) ) ) ) # ( \c0|Mux0~15_combout  & ( !\c0|Mux0~16_combout  & ( (!\c0|c3|out [0] & ((!\c0|c3|out [3] & 
// (\c0|Mux0~13_combout )) # (\c0|c3|out [3] & ((\c0|Mux0~14_combout ))))) # (\c0|c3|out [0] & (((!\c0|c3|out [3])))) ) ) ) # ( !\c0|Mux0~15_combout  & ( !\c0|Mux0~16_combout  & ( (!\c0|c3|out [0] & ((!\c0|c3|out [3] & (\c0|Mux0~13_combout )) # (\c0|c3|out 
// [3] & ((\c0|Mux0~14_combout ))))) ) ) )

	.dataa(!\c0|c3|out [0]),
	.datab(!\c0|Mux0~13_combout ),
	.datac(!\c0|c3|out [3]),
	.datad(!\c0|Mux0~14_combout ),
	.datae(!\c0|Mux0~15_combout ),
	.dataf(!\c0|Mux0~16_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\c0|Mux0~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \c0|Mux0~17 .extended_lut = "off";
defparam \c0|Mux0~17 .lut_mask = 64'h202A707A252F757F;
defparam \c0|Mux0~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y20_N24
cyclonev_lcell_comb \c0|Mux0~7 (
// Equation(s):
// \c0|Mux0~7_combout  = ( \c0|reg_above [35] & ( \c0|reg_above [31] & ( ((!\c0|c3|out [2] & ((\c0|reg_above [37]))) # (\c0|c3|out [2] & (\c0|reg_above [33]))) # (\c0|c3|out [1]) ) ) ) # ( !\c0|reg_above [35] & ( \c0|reg_above [31] & ( (!\c0|c3|out [1] & 
// ((!\c0|c3|out [2] & ((\c0|reg_above [37]))) # (\c0|c3|out [2] & (\c0|reg_above [33])))) # (\c0|c3|out [1] & (((\c0|c3|out [2])))) ) ) ) # ( \c0|reg_above [35] & ( !\c0|reg_above [31] & ( (!\c0|c3|out [1] & ((!\c0|c3|out [2] & ((\c0|reg_above [37]))) # 
// (\c0|c3|out [2] & (\c0|reg_above [33])))) # (\c0|c3|out [1] & (((!\c0|c3|out [2])))) ) ) ) # ( !\c0|reg_above [35] & ( !\c0|reg_above [31] & ( (!\c0|c3|out [1] & ((!\c0|c3|out [2] & ((\c0|reg_above [37]))) # (\c0|c3|out [2] & (\c0|reg_above [33])))) ) ) )

	.dataa(!\c0|reg_above [33]),
	.datab(!\c0|c3|out [1]),
	.datac(!\c0|reg_above [37]),
	.datad(!\c0|c3|out [2]),
	.datae(!\c0|reg_above [35]),
	.dataf(!\c0|reg_above [31]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\c0|Mux0~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \c0|Mux0~7 .extended_lut = "off";
defparam \c0|Mux0~7 .lut_mask = 64'h0C443F440C773F77;
defparam \c0|Mux0~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y22_N18
cyclonev_lcell_comb \c0|Mux0~8 (
// Equation(s):
// \c0|Mux0~8_combout  = ( \c0|reg_above [29] & ( \c0|reg_above [23] & ( (!\c0|c3|out [1] & (((!\c0|c3|out [2]) # (\c0|reg_above [25])))) # (\c0|c3|out [1] & (((\c0|c3|out [2])) # (\c0|reg_above [27]))) ) ) ) # ( !\c0|reg_above [29] & ( \c0|reg_above [23] & 
// ( (!\c0|c3|out [1] & (((\c0|reg_above [25] & \c0|c3|out [2])))) # (\c0|c3|out [1] & (((\c0|c3|out [2])) # (\c0|reg_above [27]))) ) ) ) # ( \c0|reg_above [29] & ( !\c0|reg_above [23] & ( (!\c0|c3|out [1] & (((!\c0|c3|out [2]) # (\c0|reg_above [25])))) # 
// (\c0|c3|out [1] & (\c0|reg_above [27] & ((!\c0|c3|out [2])))) ) ) ) # ( !\c0|reg_above [29] & ( !\c0|reg_above [23] & ( (!\c0|c3|out [1] & (((\c0|reg_above [25] & \c0|c3|out [2])))) # (\c0|c3|out [1] & (\c0|reg_above [27] & ((!\c0|c3|out [2])))) ) ) )

	.dataa(!\c0|c3|out [1]),
	.datab(!\c0|reg_above [27]),
	.datac(!\c0|reg_above [25]),
	.datad(!\c0|c3|out [2]),
	.datae(!\c0|reg_above [29]),
	.dataf(!\c0|reg_above [23]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\c0|Mux0~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \c0|Mux0~8 .extended_lut = "off";
defparam \c0|Mux0~8 .lut_mask = 64'h110ABB0A115FBB5F;
defparam \c0|Mux0~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y22_N12
cyclonev_lcell_comb \c0|Mux0~9 (
// Equation(s):
// \c0|Mux0~9_combout  = ( \c0|Mux0~7_combout  & ( \c0|Mux0~8_combout  & ( ((!\c0|c3|out [3] & ((\c0|Mux0~5_combout ))) # (\c0|c3|out [3] & (\c0|Mux0~6_combout ))) # (\c0|c3|out [0]) ) ) ) # ( !\c0|Mux0~7_combout  & ( \c0|Mux0~8_combout  & ( (!\c0|c3|out [0] 
// & ((!\c0|c3|out [3] & ((\c0|Mux0~5_combout ))) # (\c0|c3|out [3] & (\c0|Mux0~6_combout )))) # (\c0|c3|out [0] & (\c0|c3|out [3])) ) ) ) # ( \c0|Mux0~7_combout  & ( !\c0|Mux0~8_combout  & ( (!\c0|c3|out [0] & ((!\c0|c3|out [3] & ((\c0|Mux0~5_combout ))) # 
// (\c0|c3|out [3] & (\c0|Mux0~6_combout )))) # (\c0|c3|out [0] & (!\c0|c3|out [3])) ) ) ) # ( !\c0|Mux0~7_combout  & ( !\c0|Mux0~8_combout  & ( (!\c0|c3|out [0] & ((!\c0|c3|out [3] & ((\c0|Mux0~5_combout ))) # (\c0|c3|out [3] & (\c0|Mux0~6_combout )))) ) ) 
// )

	.dataa(!\c0|c3|out [0]),
	.datab(!\c0|c3|out [3]),
	.datac(!\c0|Mux0~6_combout ),
	.datad(!\c0|Mux0~5_combout ),
	.datae(!\c0|Mux0~7_combout ),
	.dataf(!\c0|Mux0~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\c0|Mux0~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \c0|Mux0~9 .extended_lut = "off";
defparam \c0|Mux0~9 .lut_mask = 64'h028A46CE139B57DF;
defparam \c0|Mux0~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y22_N48
cyclonev_lcell_comb \c0|Mux0~19 (
// Equation(s):
// \c0|Mux0~19_combout  = ( \c0|Mux0~17_combout  & ( \c0|Mux0~9_combout  & ( (!\c0|c3|out [5]) # ((!\c0|c3|out [4] & ((\c0|Mux0~12_combout ))) # (\c0|c3|out [4] & (\c0|Mux0~18_combout ))) ) ) ) # ( !\c0|Mux0~17_combout  & ( \c0|Mux0~9_combout  & ( 
// (!\c0|c3|out [5] & (((!\c0|c3|out [4])))) # (\c0|c3|out [5] & ((!\c0|c3|out [4] & ((\c0|Mux0~12_combout ))) # (\c0|c3|out [4] & (\c0|Mux0~18_combout )))) ) ) ) # ( \c0|Mux0~17_combout  & ( !\c0|Mux0~9_combout  & ( (!\c0|c3|out [5] & (((\c0|c3|out [4])))) 
// # (\c0|c3|out [5] & ((!\c0|c3|out [4] & ((\c0|Mux0~12_combout ))) # (\c0|c3|out [4] & (\c0|Mux0~18_combout )))) ) ) ) # ( !\c0|Mux0~17_combout  & ( !\c0|Mux0~9_combout  & ( (\c0|c3|out [5] & ((!\c0|c3|out [4] & ((\c0|Mux0~12_combout ))) # (\c0|c3|out [4] 
// & (\c0|Mux0~18_combout )))) ) ) )

	.dataa(!\c0|c3|out [5]),
	.datab(!\c0|Mux0~18_combout ),
	.datac(!\c0|c3|out [4]),
	.datad(!\c0|Mux0~12_combout ),
	.datae(!\c0|Mux0~17_combout ),
	.dataf(!\c0|Mux0~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\c0|Mux0~19_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \c0|Mux0~19 .extended_lut = "off";
defparam \c0|Mux0~19 .lut_mask = 64'h01510B5BA1F1ABFB;
defparam \c0|Mux0~19 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y23_N48
cyclonev_lcell_comb \c0|adj_score~3 (
// Equation(s):
// \c0|adj_score~3_combout  = ( \c0|Mux0~19_combout  & ( !\c0|Mux1~2_combout  $ (((!\c0|c3|out [1] & \c0|LessThan3~0_combout ))) ) ) # ( !\c0|Mux0~19_combout  & ( \c0|Mux1~2_combout  ) )

	.dataa(gnd),
	.datab(!\c0|c3|out [1]),
	.datac(!\c0|LessThan3~0_combout ),
	.datad(!\c0|Mux1~2_combout ),
	.datae(gnd),
	.dataf(!\c0|Mux0~19_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\c0|adj_score~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \c0|adj_score~3 .extended_lut = "off";
defparam \c0|adj_score~3 .lut_mask = 64'h00FF00FFF30CF30C;
defparam \c0|adj_score~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y23_N12
cyclonev_lcell_comb \c0|adj_score~4 (
// Equation(s):
// \c0|adj_score~4_combout  = ( \c0|Mux2~7_combout  & ( \c0|adj_score~3_combout  & ( !\c0|adj_score~2_combout  $ (((!\c0|LessThan4~0_combout  & (\c0|LessThan2~0_combout )) # (\c0|LessThan4~0_combout  & ((!\c0|Mux4~7_combout ))))) ) ) ) # ( 
// !\c0|Mux2~7_combout  & ( \c0|adj_score~3_combout  & ( !\c0|LessThan2~0_combout  $ (!\c0|adj_score~2_combout  $ (((!\c0|LessThan4~0_combout ) # (!\c0|Mux4~7_combout )))) ) ) ) # ( \c0|Mux2~7_combout  & ( !\c0|adj_score~3_combout  & ( 
// !\c0|adj_score~2_combout  $ (((!\c0|LessThan4~0_combout ) # (!\c0|LessThan2~0_combout  $ (!\c0|Mux4~7_combout )))) ) ) ) # ( !\c0|Mux2~7_combout  & ( !\c0|adj_score~3_combout  & ( !\c0|adj_score~2_combout  $ (((!\c0|LessThan4~0_combout ) # 
// (!\c0|Mux4~7_combout ))) ) ) )

	.dataa(!\c0|LessThan2~0_combout ),
	.datab(!\c0|adj_score~2_combout ),
	.datac(!\c0|LessThan4~0_combout ),
	.datad(!\c0|Mux4~7_combout ),
	.datae(!\c0|Mux2~7_combout ),
	.dataf(!\c0|adj_score~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\c0|adj_score~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \c0|adj_score~4 .extended_lut = "off";
defparam \c0|adj_score~4 .lut_mask = 64'h333C39369996939C;
defparam \c0|adj_score~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y23_N12
cyclonev_lcell_comb \c0|data_write[7]~0 (
// Equation(s):
// \c0|data_write[7]~0_combout  = ( \c0|adj_score~0_combout  & ( \c0|adj_score~4_combout  & ( (!\c0|LessThan7~0_combout  & (!\c0|Mux8~3_combout  & (!\c0|adj_score~1_combout  $ (\c0|Mux6~2_combout )))) ) ) ) # ( !\c0|adj_score~0_combout  & ( 
// \c0|adj_score~4_combout  & ( (!\c0|LessThan7~0_combout  & (!\c0|Mux8~3_combout  & (!\c0|adj_score~1_combout  $ (!\c0|Mux6~2_combout )))) ) ) ) # ( \c0|adj_score~0_combout  & ( !\c0|adj_score~4_combout  & ( (!\c0|Mux8~3_combout  & 
// ((!\c0|adj_score~1_combout  $ (!\c0|Mux6~2_combout )) # (\c0|LessThan7~0_combout ))) ) ) ) # ( !\c0|adj_score~0_combout  & ( !\c0|adj_score~4_combout  & ( (!\c0|Mux8~3_combout  & ((!\c0|adj_score~1_combout  $ (\c0|Mux6~2_combout )) # 
// (\c0|LessThan7~0_combout ))) ) ) )

	.dataa(!\c0|LessThan7~0_combout ),
	.datab(!\c0|Mux8~3_combout ),
	.datac(!\c0|adj_score~1_combout ),
	.datad(!\c0|Mux6~2_combout ),
	.datae(!\c0|adj_score~0_combout ),
	.dataf(!\c0|adj_score~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\c0|data_write[7]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \c0|data_write[7]~0 .extended_lut = "off";
defparam \c0|data_write[7]~0 .lut_mask = 64'hC44C4CC408808008;
defparam \c0|data_write[7]~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y23_N27
cyclonev_lcell_comb \c0|Selector24~0 (
// Equation(s):
// \c0|Selector24~0_combout  = ( \c0|r0|altsyncram_component|auto_generated|q_a [18] & ( \c0|Selector20~1_combout  ) ) # ( !\c0|r0|altsyncram_component|auto_generated|q_a [18] & ( \c0|Selector20~1_combout  ) ) # ( 
// \c0|r0|altsyncram_component|auto_generated|q_a [18] & ( !\c0|Selector20~1_combout  & ( (!\c0|adj_score~13_combout  & (\c0|data_write[0]~2_combout  & (!\c0|data_write[7]~0_combout  & \c0|adj_score~14_combout ))) ) ) )

	.dataa(!\c0|adj_score~13_combout ),
	.datab(!\c0|data_write[0]~2_combout ),
	.datac(!\c0|data_write[7]~0_combout ),
	.datad(!\c0|adj_score~14_combout ),
	.datae(!\c0|r0|altsyncram_component|auto_generated|q_a [18]),
	.dataf(!\c0|Selector20~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\c0|Selector24~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \c0|Selector24~0 .extended_lut = "off";
defparam \c0|Selector24~0 .lut_mask = 64'h00000020FFFFFFFF;
defparam \c0|Selector24~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y23_N33
cyclonev_lcell_comb \c0|Selector25~0 (
// Equation(s):
// \c0|Selector25~0_combout  = ( \c0|adj_score~14_combout  & ( \c0|data_write[7]~0_combout  & ( \c0|Selector19~0_combout  ) ) ) # ( !\c0|adj_score~14_combout  & ( \c0|data_write[7]~0_combout  & ( \c0|Selector19~0_combout  ) ) ) # ( \c0|adj_score~14_combout  
// & ( !\c0|data_write[7]~0_combout  & ( ((\c0|data_write[0]~2_combout  & (\c0|r0|altsyncram_component|auto_generated|q_a [17] & !\c0|adj_score~13_combout ))) # (\c0|Selector19~0_combout ) ) ) ) # ( !\c0|adj_score~14_combout  & ( !\c0|data_write[7]~0_combout 
//  & ( \c0|Selector19~0_combout  ) ) )

	.dataa(!\c0|Selector19~0_combout ),
	.datab(!\c0|data_write[0]~2_combout ),
	.datac(!\c0|r0|altsyncram_component|auto_generated|q_a [17]),
	.datad(!\c0|adj_score~13_combout ),
	.datae(!\c0|adj_score~14_combout ),
	.dataf(!\c0|data_write[7]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\c0|Selector25~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \c0|Selector25~0 .extended_lut = "off";
defparam \c0|Selector25~0 .lut_mask = 64'h5555575555555555;
defparam \c0|Selector25~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y23_N51
cyclonev_lcell_comb \c0|data_write[16]~10 (
// Equation(s):
// \c0|data_write[16]~10_combout  = ( !\c0|data_write[7]~0_combout  & ( (\c0|r0|altsyncram_component|auto_generated|q_a [16] & (\c0|data_write[0]~2_combout  & (\c0|adj_score~14_combout  & !\c0|adj_score~13_combout ))) ) )

	.dataa(!\c0|r0|altsyncram_component|auto_generated|q_a [16]),
	.datab(!\c0|data_write[0]~2_combout ),
	.datac(!\c0|adj_score~14_combout ),
	.datad(!\c0|adj_score~13_combout ),
	.datae(gnd),
	.dataf(!\c0|data_write[7]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\c0|data_write[16]~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \c0|data_write[16]~10 .extended_lut = "off";
defparam \c0|data_write[16]~10 .lut_mask = 64'h0100010000000000;
defparam \c0|data_write[16]~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y23_N42
cyclonev_lcell_comb \c0|data_write[7]~13 (
// Equation(s):
// \c0|data_write[7]~13_combout  = ( !\c0|adj_score~13_combout  & ( (\c0|adj_score~14_combout  & (\c0|data_write[0]~2_combout  & (\c0|r0|altsyncram_component|auto_generated|q_a [7] & !\c0|data_write[7]~0_combout ))) ) )

	.dataa(!\c0|adj_score~14_combout ),
	.datab(!\c0|data_write[0]~2_combout ),
	.datac(!\c0|r0|altsyncram_component|auto_generated|q_a [7]),
	.datad(!\c0|data_write[7]~0_combout ),
	.datae(gnd),
	.dataf(!\c0|adj_score~13_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\c0|data_write[7]~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \c0|data_write[7]~13 .extended_lut = "off";
defparam \c0|data_write[7]~13 .lut_mask = 64'h0100010000000000;
defparam \c0|data_write[7]~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y23_N45
cyclonev_lcell_comb \c0|data_write[6]~14 (
// Equation(s):
// \c0|data_write[6]~14_combout  = ( !\c0|adj_score~13_combout  & ( (\c0|adj_score~14_combout  & (\c0|data_write[0]~2_combout  & (\c0|r0|altsyncram_component|auto_generated|q_a [6] & !\c0|data_write[7]~0_combout ))) ) )

	.dataa(!\c0|adj_score~14_combout ),
	.datab(!\c0|data_write[0]~2_combout ),
	.datac(!\c0|r0|altsyncram_component|auto_generated|q_a [6]),
	.datad(!\c0|data_write[7]~0_combout ),
	.datae(gnd),
	.dataf(!\c0|adj_score~13_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\c0|data_write[6]~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \c0|data_write[6]~14 .extended_lut = "off";
defparam \c0|data_write[6]~14 .lut_mask = 64'h0100010000000000;
defparam \c0|data_write[6]~14 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y23_N54
cyclonev_lcell_comb \c0|data_write[5]~15 (
// Equation(s):
// \c0|data_write[5]~15_combout  = ( !\c0|adj_score~13_combout  & ( (\c0|adj_score~14_combout  & (\c0|data_write[0]~2_combout  & (\c0|r0|altsyncram_component|auto_generated|q_a [5] & !\c0|data_write[7]~0_combout ))) ) )

	.dataa(!\c0|adj_score~14_combout ),
	.datab(!\c0|data_write[0]~2_combout ),
	.datac(!\c0|r0|altsyncram_component|auto_generated|q_a [5]),
	.datad(!\c0|data_write[7]~0_combout ),
	.datae(gnd),
	.dataf(!\c0|adj_score~13_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\c0|data_write[5]~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \c0|data_write[5]~15 .extended_lut = "off";
defparam \c0|data_write[5]~15 .lut_mask = 64'h0100010000000000;
defparam \c0|data_write[5]~15 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y23_N24
cyclonev_lcell_comb \c0|reg_below[24] (
// Equation(s):
// \c0|reg_below [24] = ( \c0|r0|altsyncram_component|auto_generated|q_a [24] & ( (\c0|reg_below [24]) # (\c0|Decoder6~0_combout ) ) ) # ( !\c0|r0|altsyncram_component|auto_generated|q_a [24] & ( (!\c0|Decoder6~0_combout  & \c0|reg_below [24]) ) )

	.dataa(gnd),
	.datab(!\c0|Decoder6~0_combout ),
	.datac(!\c0|reg_below [24]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\c0|r0|altsyncram_component|auto_generated|q_a [24]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\c0|reg_below [24]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \c0|reg_below[24] .extended_lut = "off";
defparam \c0|reg_below[24] .lut_mask = 64'h0C0C0C0C3F3F3F3F;
defparam \c0|reg_below[24] .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y23_N30
cyclonev_lcell_comb \c0|reg_below[26] (
// Equation(s):
// \c0|reg_below [26] = ( \c0|r0|altsyncram_component|auto_generated|q_a [26] & ( (\c0|reg_below [26]) # (\c0|Decoder6~0_combout ) ) ) # ( !\c0|r0|altsyncram_component|auto_generated|q_a [26] & ( (!\c0|Decoder6~0_combout  & \c0|reg_below [26]) ) )

	.dataa(gnd),
	.datab(!\c0|Decoder6~0_combout ),
	.datac(!\c0|reg_below [26]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\c0|r0|altsyncram_component|auto_generated|q_a [26]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\c0|reg_below [26]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \c0|reg_below[26] .extended_lut = "off";
defparam \c0|reg_below[26] .lut_mask = 64'h0C0C0C0C3F3F3F3F;
defparam \c0|reg_below[26] .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y23_N36
cyclonev_lcell_comb \c0|reg_below[28] (
// Equation(s):
// \c0|reg_below [28] = ( \c0|r0|altsyncram_component|auto_generated|q_a [28] & ( (\c0|reg_below [28]) # (\c0|Decoder6~0_combout ) ) ) # ( !\c0|r0|altsyncram_component|auto_generated|q_a [28] & ( (!\c0|Decoder6~0_combout  & \c0|reg_below [28]) ) )

	.dataa(gnd),
	.datab(!\c0|Decoder6~0_combout ),
	.datac(gnd),
	.datad(!\c0|reg_below [28]),
	.datae(gnd),
	.dataf(!\c0|r0|altsyncram_component|auto_generated|q_a [28]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\c0|reg_below [28]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \c0|reg_below[28] .extended_lut = "off";
defparam \c0|reg_below[28] .lut_mask = 64'h00CC00CC33FF33FF;
defparam \c0|reg_below[28] .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y23_N33
cyclonev_lcell_comb \c0|reg_below[30] (
// Equation(s):
// \c0|reg_below [30] = ( \c0|r0|altsyncram_component|auto_generated|q_a [30] & ( (\c0|Decoder6~0_combout ) # (\c0|reg_below [30]) ) ) # ( !\c0|r0|altsyncram_component|auto_generated|q_a [30] & ( (\c0|reg_below [30] & !\c0|Decoder6~0_combout ) ) )

	.dataa(!\c0|reg_below [30]),
	.datab(!\c0|Decoder6~0_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\c0|r0|altsyncram_component|auto_generated|q_a [30]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\c0|reg_below [30]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \c0|reg_below[30] .extended_lut = "off";
defparam \c0|reg_below[30] .lut_mask = 64'h4444444477777777;
defparam \c0|reg_below[30] .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y23_N6
cyclonev_lcell_comb \c0|Mux5~6 (
// Equation(s):
// \c0|Mux5~6_combout  = ( \c0|reg_below [28] & ( \c0|reg_below [30] & ( (!\c0|c3|out [2]) # ((!\c0|c3|out [1] & ((\c0|reg_below [26]))) # (\c0|c3|out [1] & (\c0|reg_below [24]))) ) ) ) # ( !\c0|reg_below [28] & ( \c0|reg_below [30] & ( (!\c0|c3|out [2] & 
// (!\c0|c3|out [1])) # (\c0|c3|out [2] & ((!\c0|c3|out [1] & ((\c0|reg_below [26]))) # (\c0|c3|out [1] & (\c0|reg_below [24])))) ) ) ) # ( \c0|reg_below [28] & ( !\c0|reg_below [30] & ( (!\c0|c3|out [2] & (\c0|c3|out [1])) # (\c0|c3|out [2] & ((!\c0|c3|out 
// [1] & ((\c0|reg_below [26]))) # (\c0|c3|out [1] & (\c0|reg_below [24])))) ) ) ) # ( !\c0|reg_below [28] & ( !\c0|reg_below [30] & ( (\c0|c3|out [2] & ((!\c0|c3|out [1] & ((\c0|reg_below [26]))) # (\c0|c3|out [1] & (\c0|reg_below [24])))) ) ) )

	.dataa(!\c0|c3|out [2]),
	.datab(!\c0|c3|out [1]),
	.datac(!\c0|reg_below [24]),
	.datad(!\c0|reg_below [26]),
	.datae(!\c0|reg_below [28]),
	.dataf(!\c0|reg_below [30]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\c0|Mux5~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \c0|Mux5~6 .extended_lut = "off";
defparam \c0|Mux5~6 .lut_mask = 64'h0145236789CDABEF;
defparam \c0|Mux5~6 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y23_N18
cyclonev_lcell_comb \c0|reg_below[18] (
// Equation(s):
// \c0|reg_below [18] = ( \c0|r0|altsyncram_component|auto_generated|q_a [18] & ( (\c0|reg_below [18]) # (\c0|Decoder6~0_combout ) ) ) # ( !\c0|r0|altsyncram_component|auto_generated|q_a [18] & ( (!\c0|Decoder6~0_combout  & \c0|reg_below [18]) ) )

	.dataa(gnd),
	.datab(!\c0|Decoder6~0_combout ),
	.datac(!\c0|reg_below [18]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\c0|r0|altsyncram_component|auto_generated|q_a [18]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\c0|reg_below [18]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \c0|reg_below[18] .extended_lut = "off";
defparam \c0|reg_below[18] .lut_mask = 64'h0C0C0C0C3F3F3F3F;
defparam \c0|reg_below[18] .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y23_N27
cyclonev_lcell_comb \c0|reg_below[20] (
// Equation(s):
// \c0|reg_below [20] = ( \c0|r0|altsyncram_component|auto_generated|q_a [20] & ( (\c0|reg_below [20]) # (\c0|Decoder6~0_combout ) ) ) # ( !\c0|r0|altsyncram_component|auto_generated|q_a [20] & ( (!\c0|Decoder6~0_combout  & \c0|reg_below [20]) ) )

	.dataa(gnd),
	.datab(!\c0|Decoder6~0_combout ),
	.datac(gnd),
	.datad(!\c0|reg_below [20]),
	.datae(gnd),
	.dataf(!\c0|r0|altsyncram_component|auto_generated|q_a [20]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\c0|reg_below [20]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \c0|reg_below[20] .extended_lut = "off";
defparam \c0|reg_below[20] .lut_mask = 64'h00CC00CC33FF33FF;
defparam \c0|reg_below[20] .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y23_N21
cyclonev_lcell_comb \c0|reg_below[22] (
// Equation(s):
// \c0|reg_below [22] = ( \c0|r0|altsyncram_component|auto_generated|q_a [22] & ( (\c0|reg_below [22]) # (\c0|Decoder6~0_combout ) ) ) # ( !\c0|r0|altsyncram_component|auto_generated|q_a [22] & ( (!\c0|Decoder6~0_combout  & \c0|reg_below [22]) ) )

	.dataa(gnd),
	.datab(!\c0|Decoder6~0_combout ),
	.datac(gnd),
	.datad(!\c0|reg_below [22]),
	.datae(gnd),
	.dataf(!\c0|r0|altsyncram_component|auto_generated|q_a [22]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\c0|reg_below [22]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \c0|reg_below[22] .extended_lut = "off";
defparam \c0|reg_below[22] .lut_mask = 64'h00CC00CC33FF33FF;
defparam \c0|reg_below[22] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y21_N48
cyclonev_lcell_comb \c0|reg_below[16] (
// Equation(s):
// \c0|reg_below [16] = ( \c0|r0|altsyncram_component|auto_generated|q_a [16] & ( (\c0|reg_below [16]) # (\c0|Decoder6~0_combout ) ) ) # ( !\c0|r0|altsyncram_component|auto_generated|q_a [16] & ( (!\c0|Decoder6~0_combout  & \c0|reg_below [16]) ) )

	.dataa(gnd),
	.datab(!\c0|Decoder6~0_combout ),
	.datac(!\c0|reg_below [16]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\c0|r0|altsyncram_component|auto_generated|q_a [16]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\c0|reg_below [16]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \c0|reg_below[16] .extended_lut = "off";
defparam \c0|reg_below[16] .lut_mask = 64'h0C0C0C0C3F3F3F3F;
defparam \c0|reg_below[16] .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y23_N12
cyclonev_lcell_comb \c0|Mux5~14 (
// Equation(s):
// \c0|Mux5~14_combout  = ( \c0|reg_below [22] & ( \c0|reg_below [16] & ( (!\c0|c3|out [2] & ((!\c0|c3|out [1]) # ((\c0|reg_below [20])))) # (\c0|c3|out [2] & (((\c0|reg_below [18])) # (\c0|c3|out [1]))) ) ) ) # ( !\c0|reg_below [22] & ( \c0|reg_below [16] & 
// ( (!\c0|c3|out [2] & (\c0|c3|out [1] & ((\c0|reg_below [20])))) # (\c0|c3|out [2] & (((\c0|reg_below [18])) # (\c0|c3|out [1]))) ) ) ) # ( \c0|reg_below [22] & ( !\c0|reg_below [16] & ( (!\c0|c3|out [2] & ((!\c0|c3|out [1]) # ((\c0|reg_below [20])))) # 
// (\c0|c3|out [2] & (!\c0|c3|out [1] & (\c0|reg_below [18]))) ) ) ) # ( !\c0|reg_below [22] & ( !\c0|reg_below [16] & ( (!\c0|c3|out [2] & (\c0|c3|out [1] & ((\c0|reg_below [20])))) # (\c0|c3|out [2] & (!\c0|c3|out [1] & (\c0|reg_below [18]))) ) ) )

	.dataa(!\c0|c3|out [2]),
	.datab(!\c0|c3|out [1]),
	.datac(!\c0|reg_below [18]),
	.datad(!\c0|reg_below [20]),
	.datae(!\c0|reg_below [22]),
	.dataf(!\c0|reg_below [16]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\c0|Mux5~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \c0|Mux5~14 .extended_lut = "off";
defparam \c0|Mux5~14 .lut_mask = 64'h04268CAE15379DBF;
defparam \c0|Mux5~14 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y22_N33
cyclonev_lcell_comb \c0|reg_below[31] (
// Equation(s):
// \c0|reg_below [31] = ( \c0|r0|altsyncram_component|auto_generated|q_a [31] & ( (\c0|Decoder6~0_combout ) # (\c0|reg_below [31]) ) ) # ( !\c0|r0|altsyncram_component|auto_generated|q_a [31] & ( (\c0|reg_below [31] & !\c0|Decoder6~0_combout ) ) )

	.dataa(!\c0|reg_below [31]),
	.datab(gnd),
	.datac(!\c0|Decoder6~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\c0|r0|altsyncram_component|auto_generated|q_a [31]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\c0|reg_below [31]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \c0|reg_below[31] .extended_lut = "off";
defparam \c0|reg_below[31] .lut_mask = 64'h505050505F5F5F5F;
defparam \c0|reg_below[31] .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y22_N30
cyclonev_lcell_comb \c0|reg_below[27] (
// Equation(s):
// \c0|reg_below [27] = ( \c0|r0|altsyncram_component|auto_generated|q_a [27] & ( (\c0|Decoder6~0_combout ) # (\c0|reg_below [27]) ) ) # ( !\c0|r0|altsyncram_component|auto_generated|q_a [27] & ( (\c0|reg_below [27] & !\c0|Decoder6~0_combout ) ) )

	.dataa(gnd),
	.datab(!\c0|reg_below [27]),
	.datac(!\c0|Decoder6~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\c0|r0|altsyncram_component|auto_generated|q_a [27]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\c0|reg_below [27]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \c0|reg_below[27] .extended_lut = "off";
defparam \c0|reg_below[27] .lut_mask = 64'h303030303F3F3F3F;
defparam \c0|reg_below[27] .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y22_N6
cyclonev_lcell_comb \c0|reg_below[25] (
// Equation(s):
// \c0|reg_below [25] = ( \c0|r0|altsyncram_component|auto_generated|q_a [25] & ( (\c0|reg_below [25]) # (\c0|Decoder6~0_combout ) ) ) # ( !\c0|r0|altsyncram_component|auto_generated|q_a [25] & ( (!\c0|Decoder6~0_combout  & \c0|reg_below [25]) ) )

	.dataa(gnd),
	.datab(!\c0|Decoder6~0_combout ),
	.datac(gnd),
	.datad(!\c0|reg_below [25]),
	.datae(gnd),
	.dataf(!\c0|r0|altsyncram_component|auto_generated|q_a [25]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\c0|reg_below [25]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \c0|reg_below[25] .extended_lut = "off";
defparam \c0|reg_below[25] .lut_mask = 64'h00CC00CC33FF33FF;
defparam \c0|reg_below[25] .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y22_N9
cyclonev_lcell_comb \c0|reg_below[29] (
// Equation(s):
// \c0|reg_below [29] = ( \c0|r0|altsyncram_component|auto_generated|q_a [29] & ( (\c0|reg_below [29]) # (\c0|Decoder6~0_combout ) ) ) # ( !\c0|r0|altsyncram_component|auto_generated|q_a [29] & ( (!\c0|Decoder6~0_combout  & \c0|reg_below [29]) ) )

	.dataa(gnd),
	.datab(!\c0|Decoder6~0_combout ),
	.datac(!\c0|reg_below [29]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\c0|r0|altsyncram_component|auto_generated|q_a [29]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\c0|reg_below [29]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \c0|reg_below[29] .extended_lut = "off";
defparam \c0|reg_below[29] .lut_mask = 64'h0C0C0C0C3F3F3F3F;
defparam \c0|reg_below[29] .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y22_N48
cyclonev_lcell_comb \c0|Mux5~4 (
// Equation(s):
// \c0|Mux5~4_combout  = ( \c0|reg_below [25] & ( \c0|reg_below [29] & ( ((!\c0|c3|out [2] & (\c0|reg_below [31])) # (\c0|c3|out [2] & ((\c0|reg_below [27])))) # (\c0|c3|out [1]) ) ) ) # ( !\c0|reg_below [25] & ( \c0|reg_below [29] & ( (!\c0|c3|out [1] & 
// ((!\c0|c3|out [2] & (\c0|reg_below [31])) # (\c0|c3|out [2] & ((\c0|reg_below [27]))))) # (\c0|c3|out [1] & (!\c0|c3|out [2])) ) ) ) # ( \c0|reg_below [25] & ( !\c0|reg_below [29] & ( (!\c0|c3|out [1] & ((!\c0|c3|out [2] & (\c0|reg_below [31])) # 
// (\c0|c3|out [2] & ((\c0|reg_below [27]))))) # (\c0|c3|out [1] & (\c0|c3|out [2])) ) ) ) # ( !\c0|reg_below [25] & ( !\c0|reg_below [29] & ( (!\c0|c3|out [1] & ((!\c0|c3|out [2] & (\c0|reg_below [31])) # (\c0|c3|out [2] & ((\c0|reg_below [27]))))) ) ) )

	.dataa(!\c0|c3|out [1]),
	.datab(!\c0|c3|out [2]),
	.datac(!\c0|reg_below [31]),
	.datad(!\c0|reg_below [27]),
	.datae(!\c0|reg_below [25]),
	.dataf(!\c0|reg_below [29]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\c0|Mux5~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \c0|Mux5~4 .extended_lut = "off";
defparam \c0|Mux5~4 .lut_mask = 64'h082A193B4C6E5D7F;
defparam \c0|Mux5~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y22_N48
cyclonev_lcell_comb \c0|reg_below[17] (
// Equation(s):
// \c0|reg_below [17] = ( \c0|r0|altsyncram_component|auto_generated|q_a [17] & ( (\c0|reg_below [17]) # (\c0|Decoder6~0_combout ) ) ) # ( !\c0|r0|altsyncram_component|auto_generated|q_a [17] & ( (!\c0|Decoder6~0_combout  & \c0|reg_below [17]) ) )

	.dataa(gnd),
	.datab(!\c0|Decoder6~0_combout ),
	.datac(!\c0|reg_below [17]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\c0|r0|altsyncram_component|auto_generated|q_a [17]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\c0|reg_below [17]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \c0|reg_below[17] .extended_lut = "off";
defparam \c0|reg_below[17] .lut_mask = 64'h0C0C0C0C3F3F3F3F;
defparam \c0|reg_below[17] .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y22_N0
cyclonev_lcell_comb \c0|reg_below[23] (
// Equation(s):
// \c0|reg_below [23] = ( \c0|r0|altsyncram_component|auto_generated|q_a [23] & ( (\c0|reg_below [23]) # (\c0|Decoder6~0_combout ) ) ) # ( !\c0|r0|altsyncram_component|auto_generated|q_a [23] & ( (!\c0|Decoder6~0_combout  & \c0|reg_below [23]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\c0|Decoder6~0_combout ),
	.datad(!\c0|reg_below [23]),
	.datae(gnd),
	.dataf(!\c0|r0|altsyncram_component|auto_generated|q_a [23]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\c0|reg_below [23]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \c0|reg_below[23] .extended_lut = "off";
defparam \c0|reg_below[23] .lut_mask = 64'h00F000F00FFF0FFF;
defparam \c0|reg_below[23] .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y23_N57
cyclonev_lcell_comb \c0|reg_below[19] (
// Equation(s):
// \c0|reg_below [19] = ( \c0|reg_below [19] & ( (!\c0|Decoder6~0_combout ) # (\c0|r0|altsyncram_component|auto_generated|q_a [19]) ) ) # ( !\c0|reg_below [19] & ( (\c0|Decoder6~0_combout  & \c0|r0|altsyncram_component|auto_generated|q_a [19]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\c0|Decoder6~0_combout ),
	.datad(!\c0|r0|altsyncram_component|auto_generated|q_a [19]),
	.datae(gnd),
	.dataf(!\c0|reg_below [19]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\c0|reg_below [19]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \c0|reg_below[19] .extended_lut = "off";
defparam \c0|reg_below[19] .lut_mask = 64'h000F000FF0FFF0FF;
defparam \c0|reg_below[19] .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y22_N45
cyclonev_lcell_comb \c0|reg_below[21] (
// Equation(s):
// \c0|reg_below [21] = ( \c0|r0|altsyncram_component|auto_generated|q_a [21] & ( (\c0|reg_below [21]) # (\c0|Decoder6~0_combout ) ) ) # ( !\c0|r0|altsyncram_component|auto_generated|q_a [21] & ( (!\c0|Decoder6~0_combout  & \c0|reg_below [21]) ) )

	.dataa(!\c0|Decoder6~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\c0|reg_below [21]),
	.datae(gnd),
	.dataf(!\c0|r0|altsyncram_component|auto_generated|q_a [21]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\c0|reg_below [21]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \c0|reg_below[21] .extended_lut = "off";
defparam \c0|reg_below[21] .lut_mask = 64'h00AA00AA55FF55FF;
defparam \c0|reg_below[21] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y22_N12
cyclonev_lcell_comb \c0|Mux5~1 (
// Equation(s):
// \c0|Mux5~1_combout  = ( \c0|reg_below [19] & ( \c0|reg_below [21] & ( (!\c0|c3|out [1] & (((\c0|c3|out [2]) # (\c0|reg_below [23])))) # (\c0|c3|out [1] & (((!\c0|c3|out [2])) # (\c0|reg_below [17]))) ) ) ) # ( !\c0|reg_below [19] & ( \c0|reg_below [21] & 
// ( (!\c0|c3|out [1] & (((\c0|reg_below [23] & !\c0|c3|out [2])))) # (\c0|c3|out [1] & (((!\c0|c3|out [2])) # (\c0|reg_below [17]))) ) ) ) # ( \c0|reg_below [19] & ( !\c0|reg_below [21] & ( (!\c0|c3|out [1] & (((\c0|c3|out [2]) # (\c0|reg_below [23])))) # 
// (\c0|c3|out [1] & (\c0|reg_below [17] & ((\c0|c3|out [2])))) ) ) ) # ( !\c0|reg_below [19] & ( !\c0|reg_below [21] & ( (!\c0|c3|out [1] & (((\c0|reg_below [23] & !\c0|c3|out [2])))) # (\c0|c3|out [1] & (\c0|reg_below [17] & ((\c0|c3|out [2])))) ) ) )

	.dataa(!\c0|reg_below [17]),
	.datab(!\c0|c3|out [1]),
	.datac(!\c0|reg_below [23]),
	.datad(!\c0|c3|out [2]),
	.datae(!\c0|reg_below [19]),
	.dataf(!\c0|reg_below [21]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\c0|Mux5~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \c0|Mux5~1 .extended_lut = "off";
defparam \c0|Mux5~1 .lut_mask = 64'h0C110CDD3F113FDD;
defparam \c0|Mux5~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y23_N54
cyclonev_lcell_comb \c0|Mux6~1 (
// Equation(s):
// \c0|Mux6~1_combout  = ( \c0|Mux5~4_combout  & ( \c0|Mux5~1_combout  & ( (!\c0|c3|out [0]) # ((!\c0|c3|out [3] & ((\c0|Mux5~14_combout ))) # (\c0|c3|out [3] & (\c0|Mux5~6_combout ))) ) ) ) # ( !\c0|Mux5~4_combout  & ( \c0|Mux5~1_combout  & ( (!\c0|c3|out 
// [3] & (((!\c0|c3|out [0]) # (\c0|Mux5~14_combout )))) # (\c0|c3|out [3] & (\c0|Mux5~6_combout  & (\c0|c3|out [0]))) ) ) ) # ( \c0|Mux5~4_combout  & ( !\c0|Mux5~1_combout  & ( (!\c0|c3|out [3] & (((\c0|c3|out [0] & \c0|Mux5~14_combout )))) # (\c0|c3|out 
// [3] & (((!\c0|c3|out [0])) # (\c0|Mux5~6_combout ))) ) ) ) # ( !\c0|Mux5~4_combout  & ( !\c0|Mux5~1_combout  & ( (\c0|c3|out [0] & ((!\c0|c3|out [3] & ((\c0|Mux5~14_combout ))) # (\c0|c3|out [3] & (\c0|Mux5~6_combout )))) ) ) )

	.dataa(!\c0|Mux5~6_combout ),
	.datab(!\c0|c3|out [3]),
	.datac(!\c0|c3|out [0]),
	.datad(!\c0|Mux5~14_combout ),
	.datae(!\c0|Mux5~4_combout ),
	.dataf(!\c0|Mux5~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\c0|Mux6~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \c0|Mux6~1 .extended_lut = "off";
defparam \c0|Mux6~1 .lut_mask = 64'h010D313DC1CDF1FD;
defparam \c0|Mux6~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y22_N27
cyclonev_lcell_comb \c0|reg_below[35] (
// Equation(s):
// \c0|reg_below [35] = ( \c0|r0|altsyncram_component|auto_generated|q_a [35] & ( (\c0|reg_below [35]) # (\c0|Decoder6~0_combout ) ) ) # ( !\c0|r0|altsyncram_component|auto_generated|q_a [35] & ( (!\c0|Decoder6~0_combout  & \c0|reg_below [35]) ) )

	.dataa(gnd),
	.datab(!\c0|Decoder6~0_combout ),
	.datac(gnd),
	.datad(!\c0|reg_below [35]),
	.datae(gnd),
	.dataf(!\c0|r0|altsyncram_component|auto_generated|q_a [35]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\c0|reg_below [35]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \c0|reg_below[35] .extended_lut = "off";
defparam \c0|reg_below[35] .lut_mask = 64'h00CC00CC33FF33FF;
defparam \c0|reg_below[35] .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y22_N3
cyclonev_lcell_comb \c0|reg_below[33] (
// Equation(s):
// \c0|reg_below [33] = ( \c0|r0|altsyncram_component|auto_generated|q_a [33] & ( (\c0|reg_below [33]) # (\c0|Decoder6~0_combout ) ) ) # ( !\c0|r0|altsyncram_component|auto_generated|q_a [33] & ( (!\c0|Decoder6~0_combout  & \c0|reg_below [33]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\c0|Decoder6~0_combout ),
	.datad(!\c0|reg_below [33]),
	.datae(gnd),
	.dataf(!\c0|r0|altsyncram_component|auto_generated|q_a [33]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\c0|reg_below [33]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \c0|reg_below[33] .extended_lut = "off";
defparam \c0|reg_below[33] .lut_mask = 64'h00F000F00FFF0FFF;
defparam \c0|reg_below[33] .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y22_N42
cyclonev_lcell_comb \c0|reg_below[37] (
// Equation(s):
// \c0|reg_below [37] = (!\c0|Decoder6~0_combout  & (\c0|reg_below [37])) # (\c0|Decoder6~0_combout  & ((\c0|r0|altsyncram_component|auto_generated|q_a [37])))

	.dataa(gnd),
	.datab(!\c0|reg_below [37]),
	.datac(!\c0|Decoder6~0_combout ),
	.datad(!\c0|r0|altsyncram_component|auto_generated|q_a [37]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\c0|reg_below [37]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \c0|reg_below[37] .extended_lut = "off";
defparam \c0|reg_below[37] .lut_mask = 64'h303F303F303F303F;
defparam \c0|reg_below[37] .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y22_N18
cyclonev_lcell_comb \c0|Mux5~3 (
// Equation(s):
// \c0|Mux5~3_combout  = ( \c0|reg_below [33] & ( \c0|reg_below [37] & ( ((!\c0|c3|out [2] & ((\c0|reg_below [39]))) # (\c0|c3|out [2] & (\c0|reg_below [35]))) # (\c0|c3|out [1]) ) ) ) # ( !\c0|reg_below [33] & ( \c0|reg_below [37] & ( (!\c0|c3|out [1] & 
// ((!\c0|c3|out [2] & ((\c0|reg_below [39]))) # (\c0|c3|out [2] & (\c0|reg_below [35])))) # (\c0|c3|out [1] & (((!\c0|c3|out [2])))) ) ) ) # ( \c0|reg_below [33] & ( !\c0|reg_below [37] & ( (!\c0|c3|out [1] & ((!\c0|c3|out [2] & ((\c0|reg_below [39]))) # 
// (\c0|c3|out [2] & (\c0|reg_below [35])))) # (\c0|c3|out [1] & (((\c0|c3|out [2])))) ) ) ) # ( !\c0|reg_below [33] & ( !\c0|reg_below [37] & ( (!\c0|c3|out [1] & ((!\c0|c3|out [2] & ((\c0|reg_below [39]))) # (\c0|c3|out [2] & (\c0|reg_below [35])))) ) ) )

	.dataa(!\c0|reg_below [35]),
	.datab(!\c0|c3|out [1]),
	.datac(!\c0|reg_below [39]),
	.datad(!\c0|c3|out [2]),
	.datae(!\c0|reg_below [33]),
	.dataf(!\c0|reg_below [37]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\c0|Mux5~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \c0|Mux5~3 .extended_lut = "off";
defparam \c0|Mux5~3 .lut_mask = 64'h0C440C773F443F77;
defparam \c0|Mux5~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y23_N45
cyclonev_lcell_comb \c0|reg_below[32] (
// Equation(s):
// \c0|reg_below [32] = ( \c0|reg_below [32] & ( \c0|r0|altsyncram_component|auto_generated|q_a [32] ) ) # ( !\c0|reg_below [32] & ( \c0|r0|altsyncram_component|auto_generated|q_a [32] & ( \c0|Decoder6~0_combout  ) ) ) # ( \c0|reg_below [32] & ( 
// !\c0|r0|altsyncram_component|auto_generated|q_a [32] & ( !\c0|Decoder6~0_combout  ) ) )

	.dataa(gnd),
	.datab(!\c0|Decoder6~0_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(!\c0|reg_below [32]),
	.dataf(!\c0|r0|altsyncram_component|auto_generated|q_a [32]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\c0|reg_below [32]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \c0|reg_below[32] .extended_lut = "off";
defparam \c0|reg_below[32] .lut_mask = 64'h0000CCCC3333FFFF;
defparam \c0|reg_below[32] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y23_N0
cyclonev_lcell_comb \c0|reg_below[36] (
// Equation(s):
// \c0|reg_below [36] = ( \c0|r0|altsyncram_component|auto_generated|q_a [36] & ( (\c0|reg_below [36]) # (\c0|Decoder6~0_combout ) ) ) # ( !\c0|r0|altsyncram_component|auto_generated|q_a [36] & ( (!\c0|Decoder6~0_combout  & \c0|reg_below [36]) ) )

	.dataa(gnd),
	.datab(!\c0|Decoder6~0_combout ),
	.datac(gnd),
	.datad(!\c0|reg_below [36]),
	.datae(gnd),
	.dataf(!\c0|r0|altsyncram_component|auto_generated|q_a [36]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\c0|reg_below [36]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \c0|reg_below[36] .extended_lut = "off";
defparam \c0|reg_below[36] .lut_mask = 64'h00CC00CC33FF33FF;
defparam \c0|reg_below[36] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y23_N21
cyclonev_lcell_comb \c0|reg_below[34] (
// Equation(s):
// \c0|reg_below [34] = ( \c0|r0|altsyncram_component|auto_generated|q_a [34] & ( (\c0|reg_below [34]) # (\c0|Decoder6~0_combout ) ) ) # ( !\c0|r0|altsyncram_component|auto_generated|q_a [34] & ( (!\c0|Decoder6~0_combout  & \c0|reg_below [34]) ) )

	.dataa(gnd),
	.datab(!\c0|Decoder6~0_combout ),
	.datac(gnd),
	.datad(!\c0|reg_below [34]),
	.datae(gnd),
	.dataf(!\c0|r0|altsyncram_component|auto_generated|q_a [34]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\c0|reg_below [34]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \c0|reg_below[34] .extended_lut = "off";
defparam \c0|reg_below[34] .lut_mask = 64'h00CC00CC33FF33FF;
defparam \c0|reg_below[34] .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y23_N39
cyclonev_lcell_comb \c0|reg_below[38] (
// Equation(s):
// \c0|reg_below [38] = ( \c0|r0|altsyncram_component|auto_generated|q_a [38] & ( (\c0|reg_below [38]) # (\c0|Decoder6~0_combout ) ) ) # ( !\c0|r0|altsyncram_component|auto_generated|q_a [38] & ( (!\c0|Decoder6~0_combout  & \c0|reg_below [38]) ) )

	.dataa(gnd),
	.datab(!\c0|Decoder6~0_combout ),
	.datac(!\c0|reg_below [38]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\c0|r0|altsyncram_component|auto_generated|q_a [38]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\c0|reg_below [38]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \c0|reg_below[38] .extended_lut = "off";
defparam \c0|reg_below[38] .lut_mask = 64'h0C0C0C0C3F3F3F3F;
defparam \c0|reg_below[38] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y23_N48
cyclonev_lcell_comb \c0|Mux5~5 (
// Equation(s):
// \c0|Mux5~5_combout  = ( \c0|reg_below [34] & ( \c0|reg_below [38] & ( (!\c0|c3|out [1]) # ((!\c0|c3|out [2] & ((\c0|reg_below [36]))) # (\c0|c3|out [2] & (\c0|reg_below [32]))) ) ) ) # ( !\c0|reg_below [34] & ( \c0|reg_below [38] & ( (!\c0|c3|out [1] & 
// (((!\c0|c3|out [2])))) # (\c0|c3|out [1] & ((!\c0|c3|out [2] & ((\c0|reg_below [36]))) # (\c0|c3|out [2] & (\c0|reg_below [32])))) ) ) ) # ( \c0|reg_below [34] & ( !\c0|reg_below [38] & ( (!\c0|c3|out [1] & (((\c0|c3|out [2])))) # (\c0|c3|out [1] & 
// ((!\c0|c3|out [2] & ((\c0|reg_below [36]))) # (\c0|c3|out [2] & (\c0|reg_below [32])))) ) ) ) # ( !\c0|reg_below [34] & ( !\c0|reg_below [38] & ( (\c0|c3|out [1] & ((!\c0|c3|out [2] & ((\c0|reg_below [36]))) # (\c0|c3|out [2] & (\c0|reg_below [32])))) ) ) 
// )

	.dataa(!\c0|c3|out [1]),
	.datab(!\c0|reg_below [32]),
	.datac(!\c0|reg_below [36]),
	.datad(!\c0|c3|out [2]),
	.datae(!\c0|reg_below [34]),
	.dataf(!\c0|reg_below [38]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\c0|Mux5~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \c0|Mux5~5 .extended_lut = "off";
defparam \c0|Mux5~5 .lut_mask = 64'h051105BBAF11AFBB;
defparam \c0|Mux5~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y21_N0
cyclonev_lcell_comb \c0|reg_below[15] (
// Equation(s):
// \c0|reg_below [15] = ( \c0|r0|altsyncram_component|auto_generated|q_a [15] & ( (\c0|reg_below [15]) # (\c0|Decoder6~0_combout ) ) ) # ( !\c0|r0|altsyncram_component|auto_generated|q_a [15] & ( (!\c0|Decoder6~0_combout  & \c0|reg_below [15]) ) )

	.dataa(gnd),
	.datab(!\c0|Decoder6~0_combout ),
	.datac(gnd),
	.datad(!\c0|reg_below [15]),
	.datae(gnd),
	.dataf(!\c0|r0|altsyncram_component|auto_generated|q_a [15]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\c0|reg_below [15]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \c0|reg_below[15] .extended_lut = "off";
defparam \c0|reg_below[15] .lut_mask = 64'h00CC00CC33FF33FF;
defparam \c0|reg_below[15] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y21_N9
cyclonev_lcell_comb \c0|reg_below[13] (
// Equation(s):
// \c0|reg_below [13] = ( \c0|r0|altsyncram_component|auto_generated|q_a [13] & ( (\c0|reg_below [13]) # (\c0|Decoder6~0_combout ) ) ) # ( !\c0|r0|altsyncram_component|auto_generated|q_a [13] & ( (!\c0|Decoder6~0_combout  & \c0|reg_below [13]) ) )

	.dataa(gnd),
	.datab(!\c0|Decoder6~0_combout ),
	.datac(!\c0|reg_below [13]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\c0|r0|altsyncram_component|auto_generated|q_a [13]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\c0|reg_below [13]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \c0|reg_below[13] .extended_lut = "off";
defparam \c0|reg_below[13] .lut_mask = 64'h0C0C0C0C3F3F3F3F;
defparam \c0|reg_below[13] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y21_N57
cyclonev_lcell_comb \c0|reg_below[11] (
// Equation(s):
// \c0|reg_below [11] = ( \c0|r0|altsyncram_component|auto_generated|q_a [11] & ( (\c0|reg_below [11]) # (\c0|Decoder6~0_combout ) ) ) # ( !\c0|r0|altsyncram_component|auto_generated|q_a [11] & ( (!\c0|Decoder6~0_combout  & \c0|reg_below [11]) ) )

	.dataa(gnd),
	.datab(!\c0|Decoder6~0_combout ),
	.datac(gnd),
	.datad(!\c0|reg_below [11]),
	.datae(gnd),
	.dataf(!\c0|r0|altsyncram_component|auto_generated|q_a [11]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\c0|reg_below [11]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \c0|reg_below[11] .extended_lut = "off";
defparam \c0|reg_below[11] .lut_mask = 64'h00CC00CC33FF33FF;
defparam \c0|reg_below[11] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y21_N51
cyclonev_lcell_comb \c0|reg_below[9] (
// Equation(s):
// \c0|reg_below [9] = ( \c0|r0|altsyncram_component|auto_generated|q_a [9] & ( (\c0|reg_below [9]) # (\c0|Decoder6~0_combout ) ) ) # ( !\c0|r0|altsyncram_component|auto_generated|q_a [9] & ( (!\c0|Decoder6~0_combout  & \c0|reg_below [9]) ) )

	.dataa(gnd),
	.datab(!\c0|Decoder6~0_combout ),
	.datac(gnd),
	.datad(!\c0|reg_below [9]),
	.datae(gnd),
	.dataf(!\c0|r0|altsyncram_component|auto_generated|q_a [9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\c0|reg_below [9]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \c0|reg_below[9] .extended_lut = "off";
defparam \c0|reg_below[9] .lut_mask = 64'h00CC00CC33FF33FF;
defparam \c0|reg_below[9] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y21_N24
cyclonev_lcell_comb \c0|Mux5~2 (
// Equation(s):
// \c0|Mux5~2_combout  = ( \c0|reg_below [11] & ( \c0|reg_below [9] & ( ((!\c0|c3|out [1] & (\c0|reg_below [15])) # (\c0|c3|out [1] & ((\c0|reg_below [13])))) # (\c0|c3|out [2]) ) ) ) # ( !\c0|reg_below [11] & ( \c0|reg_below [9] & ( (!\c0|c3|out [1] & 
// (!\c0|c3|out [2] & (\c0|reg_below [15]))) # (\c0|c3|out [1] & (((\c0|reg_below [13])) # (\c0|c3|out [2]))) ) ) ) # ( \c0|reg_below [11] & ( !\c0|reg_below [9] & ( (!\c0|c3|out [1] & (((\c0|reg_below [15])) # (\c0|c3|out [2]))) # (\c0|c3|out [1] & 
// (!\c0|c3|out [2] & ((\c0|reg_below [13])))) ) ) ) # ( !\c0|reg_below [11] & ( !\c0|reg_below [9] & ( (!\c0|c3|out [2] & ((!\c0|c3|out [1] & (\c0|reg_below [15])) # (\c0|c3|out [1] & ((\c0|reg_below [13]))))) ) ) )

	.dataa(!\c0|c3|out [1]),
	.datab(!\c0|c3|out [2]),
	.datac(!\c0|reg_below [15]),
	.datad(!\c0|reg_below [13]),
	.datae(!\c0|reg_below [11]),
	.dataf(!\c0|reg_below [9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\c0|Mux5~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \c0|Mux5~2 .extended_lut = "off";
defparam \c0|Mux5~2 .lut_mask = 64'h084C2A6E195D3B7F;
defparam \c0|Mux5~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y21_N54
cyclonev_lcell_comb \c0|reg_below[12] (
// Equation(s):
// \c0|reg_below [12] = ( \c0|r0|altsyncram_component|auto_generated|q_a [12] & ( (\c0|reg_below [12]) # (\c0|Decoder6~0_combout ) ) ) # ( !\c0|r0|altsyncram_component|auto_generated|q_a [12] & ( (!\c0|Decoder6~0_combout  & \c0|reg_below [12]) ) )

	.dataa(gnd),
	.datab(!\c0|Decoder6~0_combout ),
	.datac(gnd),
	.datad(!\c0|reg_below [12]),
	.datae(gnd),
	.dataf(!\c0|r0|altsyncram_component|auto_generated|q_a [12]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\c0|reg_below [12]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \c0|reg_below[12] .extended_lut = "off";
defparam \c0|reg_below[12] .lut_mask = 64'h00CC00CC33FF33FF;
defparam \c0|reg_below[12] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y21_N39
cyclonev_lcell_comb \c0|reg_below[10] (
// Equation(s):
// \c0|reg_below [10] = (!\c0|Decoder6~0_combout  & (\c0|reg_below [10])) # (\c0|Decoder6~0_combout  & ((\c0|r0|altsyncram_component|auto_generated|q_a [10])))

	.dataa(gnd),
	.datab(!\c0|Decoder6~0_combout ),
	.datac(!\c0|reg_below [10]),
	.datad(!\c0|r0|altsyncram_component|auto_generated|q_a [10]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\c0|reg_below [10]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \c0|reg_below[10] .extended_lut = "off";
defparam \c0|reg_below[10] .lut_mask = 64'h0C3F0C3F0C3F0C3F;
defparam \c0|reg_below[10] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y21_N36
cyclonev_lcell_comb \c0|reg_below[14] (
// Equation(s):
// \c0|reg_below [14] = ( \c0|r0|altsyncram_component|auto_generated|q_a [14] & ( (\c0|reg_below [14]) # (\c0|Decoder6~0_combout ) ) ) # ( !\c0|r0|altsyncram_component|auto_generated|q_a [14] & ( (!\c0|Decoder6~0_combout  & \c0|reg_below [14]) ) )

	.dataa(gnd),
	.datab(!\c0|Decoder6~0_combout ),
	.datac(gnd),
	.datad(!\c0|reg_below [14]),
	.datae(gnd),
	.dataf(!\c0|r0|altsyncram_component|auto_generated|q_a [14]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\c0|reg_below [14]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \c0|reg_below[14] .extended_lut = "off";
defparam \c0|reg_below[14] .lut_mask = 64'h00CC00CC33FF33FF;
defparam \c0|reg_below[14] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y21_N6
cyclonev_lcell_comb \c0|reg_below[8] (
// Equation(s):
// \c0|reg_below [8] = ( \c0|r0|altsyncram_component|auto_generated|q_a [8] & ( (\c0|reg_below [8]) # (\c0|Decoder6~0_combout ) ) ) # ( !\c0|r0|altsyncram_component|auto_generated|q_a [8] & ( (!\c0|Decoder6~0_combout  & \c0|reg_below [8]) ) )

	.dataa(gnd),
	.datab(!\c0|Decoder6~0_combout ),
	.datac(gnd),
	.datad(!\c0|reg_below [8]),
	.datae(gnd),
	.dataf(!\c0|r0|altsyncram_component|auto_generated|q_a [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\c0|reg_below [8]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \c0|reg_below[8] .extended_lut = "off";
defparam \c0|reg_below[8] .lut_mask = 64'h00CC00CC33FF33FF;
defparam \c0|reg_below[8] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y21_N12
cyclonev_lcell_comb \c0|Mux5~15 (
// Equation(s):
// \c0|Mux5~15_combout  = ( \c0|reg_below [14] & ( \c0|reg_below [8] & ( (!\c0|c3|out [1] & ((!\c0|c3|out [2]) # ((\c0|reg_below [10])))) # (\c0|c3|out [1] & (((\c0|reg_below [12])) # (\c0|c3|out [2]))) ) ) ) # ( !\c0|reg_below [14] & ( \c0|reg_below [8] & ( 
// (!\c0|c3|out [1] & (\c0|c3|out [2] & ((\c0|reg_below [10])))) # (\c0|c3|out [1] & (((\c0|reg_below [12])) # (\c0|c3|out [2]))) ) ) ) # ( \c0|reg_below [14] & ( !\c0|reg_below [8] & ( (!\c0|c3|out [1] & ((!\c0|c3|out [2]) # ((\c0|reg_below [10])))) # 
// (\c0|c3|out [1] & (!\c0|c3|out [2] & (\c0|reg_below [12]))) ) ) ) # ( !\c0|reg_below [14] & ( !\c0|reg_below [8] & ( (!\c0|c3|out [1] & (\c0|c3|out [2] & ((\c0|reg_below [10])))) # (\c0|c3|out [1] & (!\c0|c3|out [2] & (\c0|reg_below [12]))) ) ) )

	.dataa(!\c0|c3|out [1]),
	.datab(!\c0|c3|out [2]),
	.datac(!\c0|reg_below [12]),
	.datad(!\c0|reg_below [10]),
	.datae(!\c0|reg_below [14]),
	.dataf(!\c0|reg_below [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\c0|Mux5~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \c0|Mux5~15 .extended_lut = "off";
defparam \c0|Mux5~15 .lut_mask = 64'h04268CAE15379DBF;
defparam \c0|Mux5~15 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y21_N6
cyclonev_lcell_comb \c0|reg_below[2] (
// Equation(s):
// \c0|reg_below [2] = ( \c0|r0|altsyncram_component|auto_generated|q_a [2] & ( (\c0|reg_below [2]) # (\c0|Decoder6~0_combout ) ) ) # ( !\c0|r0|altsyncram_component|auto_generated|q_a [2] & ( (!\c0|Decoder6~0_combout  & \c0|reg_below [2]) ) )

	.dataa(gnd),
	.datab(!\c0|Decoder6~0_combout ),
	.datac(gnd),
	.datad(!\c0|reg_below [2]),
	.datae(gnd),
	.dataf(!\c0|r0|altsyncram_component|auto_generated|q_a [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\c0|reg_below [2]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \c0|reg_below[2] .extended_lut = "off";
defparam \c0|reg_below[2] .lut_mask = 64'h00CC00CC33FF33FF;
defparam \c0|reg_below[2] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y22_N51
cyclonev_lcell_comb \c0|reg_below[6] (
// Equation(s):
// \c0|reg_below [6] = ( \c0|r0|altsyncram_component|auto_generated|q_a [6] & ( (\c0|reg_below [6]) # (\c0|Decoder6~0_combout ) ) ) # ( !\c0|r0|altsyncram_component|auto_generated|q_a [6] & ( (!\c0|Decoder6~0_combout  & \c0|reg_below [6]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\c0|Decoder6~0_combout ),
	.datad(!\c0|reg_below [6]),
	.datae(gnd),
	.dataf(!\c0|r0|altsyncram_component|auto_generated|q_a [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\c0|reg_below [6]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \c0|reg_below[6] .extended_lut = "off";
defparam \c0|reg_below[6] .lut_mask = 64'h00F000F00FFF0FFF;
defparam \c0|reg_below[6] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y23_N0
cyclonev_lcell_comb \c0|reg_below[4] (
// Equation(s):
// \c0|reg_below [4] = ( \c0|r0|altsyncram_component|auto_generated|q_a [4] & ( (\c0|reg_below [4]) # (\c0|Decoder6~0_combout ) ) ) # ( !\c0|r0|altsyncram_component|auto_generated|q_a [4] & ( (!\c0|Decoder6~0_combout  & \c0|reg_below [4]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\c0|Decoder6~0_combout ),
	.datad(!\c0|reg_below [4]),
	.datae(gnd),
	.dataf(!\c0|r0|altsyncram_component|auto_generated|q_a [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\c0|reg_below [4]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \c0|reg_below[4] .extended_lut = "off";
defparam \c0|reg_below[4] .lut_mask = 64'h00F000F00FFF0FFF;
defparam \c0|reg_below[4] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y21_N48
cyclonev_lcell_comb \c0|Mux5~10 (
// Equation(s):
// \c0|Mux5~10_combout  = ( \c0|reg_below [6] & ( \c0|reg_below [4] & ( (!\c0|c3|out [2]) # ((!\c0|c3|out [1] & (\c0|reg_below [2])) # (\c0|c3|out [1] & ((\c0|reg_below [0])))) ) ) ) # ( !\c0|reg_below [6] & ( \c0|reg_below [4] & ( (!\c0|c3|out [2] & 
// (((\c0|c3|out [1])))) # (\c0|c3|out [2] & ((!\c0|c3|out [1] & (\c0|reg_below [2])) # (\c0|c3|out [1] & ((\c0|reg_below [0]))))) ) ) ) # ( \c0|reg_below [6] & ( !\c0|reg_below [4] & ( (!\c0|c3|out [2] & (((!\c0|c3|out [1])))) # (\c0|c3|out [2] & 
// ((!\c0|c3|out [1] & (\c0|reg_below [2])) # (\c0|c3|out [1] & ((\c0|reg_below [0]))))) ) ) ) # ( !\c0|reg_below [6] & ( !\c0|reg_below [4] & ( (\c0|c3|out [2] & ((!\c0|c3|out [1] & (\c0|reg_below [2])) # (\c0|c3|out [1] & ((\c0|reg_below [0]))))) ) ) )

	.dataa(!\c0|reg_below [2]),
	.datab(!\c0|c3|out [2]),
	.datac(!\c0|reg_below [0]),
	.datad(!\c0|c3|out [1]),
	.datae(!\c0|reg_below [6]),
	.dataf(!\c0|reg_below [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\c0|Mux5~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \c0|Mux5~10 .extended_lut = "off";
defparam \c0|Mux5~10 .lut_mask = 64'h1103DD0311CFDDCF;
defparam \c0|Mux5~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y25_N24
cyclonev_lcell_comb \c0|reg_below[7] (
// Equation(s):
// \c0|reg_below [7] = ( \c0|Decoder6~0_combout  & ( \c0|r0|altsyncram_component|auto_generated|q_a [7] ) ) # ( !\c0|Decoder6~0_combout  & ( \c0|r0|altsyncram_component|auto_generated|q_a [7] & ( \c0|reg_below [7] ) ) ) # ( !\c0|Decoder6~0_combout  & ( 
// !\c0|r0|altsyncram_component|auto_generated|q_a [7] & ( \c0|reg_below [7] ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\c0|reg_below [7]),
	.datad(gnd),
	.datae(!\c0|Decoder6~0_combout ),
	.dataf(!\c0|r0|altsyncram_component|auto_generated|q_a [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\c0|reg_below [7]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \c0|reg_below[7] .extended_lut = "off";
defparam \c0|reg_below[7] .lut_mask = 64'h0F0F00000F0FFFFF;
defparam \c0|reg_below[7] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y25_N15
cyclonev_lcell_comb \c0|reg_below[1] (
// Equation(s):
// \c0|reg_below [1] = ( \c0|r0|altsyncram_component|auto_generated|q_a [1] & ( (\c0|reg_below [1]) # (\c0|Decoder6~0_combout ) ) ) # ( !\c0|r0|altsyncram_component|auto_generated|q_a [1] & ( (!\c0|Decoder6~0_combout  & \c0|reg_below [1]) ) )

	.dataa(gnd),
	.datab(!\c0|Decoder6~0_combout ),
	.datac(!\c0|reg_below [1]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\c0|r0|altsyncram_component|auto_generated|q_a [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\c0|reg_below [1]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \c0|reg_below[1] .extended_lut = "off";
defparam \c0|reg_below[1] .lut_mask = 64'h0C0C0C0C3F3F3F3F;
defparam \c0|reg_below[1] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y25_N6
cyclonev_lcell_comb \c0|reg_below[3] (
// Equation(s):
// \c0|reg_below [3] = ( \c0|r0|altsyncram_component|auto_generated|q_a [3] & ( \c0|reg_below [3] ) ) # ( !\c0|r0|altsyncram_component|auto_generated|q_a [3] & ( \c0|reg_below [3] & ( !\c0|Decoder6~0_combout  ) ) ) # ( 
// \c0|r0|altsyncram_component|auto_generated|q_a [3] & ( !\c0|reg_below [3] & ( \c0|Decoder6~0_combout  ) ) )

	.dataa(gnd),
	.datab(!\c0|Decoder6~0_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(!\c0|r0|altsyncram_component|auto_generated|q_a [3]),
	.dataf(!\c0|reg_below [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\c0|reg_below [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \c0|reg_below[3] .extended_lut = "off";
defparam \c0|reg_below[3] .lut_mask = 64'h00003333CCCCFFFF;
defparam \c0|reg_below[3] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y25_N42
cyclonev_lcell_comb \c0|reg_below[5] (
// Equation(s):
// \c0|reg_below [5] = ( \c0|reg_below [5] & ( (!\c0|Decoder6~0_combout ) # (\c0|r0|altsyncram_component|auto_generated|q_a [5]) ) ) # ( !\c0|reg_below [5] & ( (\c0|Decoder6~0_combout  & \c0|r0|altsyncram_component|auto_generated|q_a [5]) ) )

	.dataa(gnd),
	.datab(!\c0|Decoder6~0_combout ),
	.datac(gnd),
	.datad(!\c0|r0|altsyncram_component|auto_generated|q_a [5]),
	.datae(gnd),
	.dataf(!\c0|reg_below [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\c0|reg_below [5]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \c0|reg_below[5] .extended_lut = "off";
defparam \c0|reg_below[5] .lut_mask = 64'h00330033CCFFCCFF;
defparam \c0|reg_below[5] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y25_N54
cyclonev_lcell_comb \c0|Mux5~0 (
// Equation(s):
// \c0|Mux5~0_combout  = ( \c0|reg_below [3] & ( \c0|reg_below [5] & ( (!\c0|c3|out [1] & (((\c0|reg_below [7])) # (\c0|c3|out [2]))) # (\c0|c3|out [1] & ((!\c0|c3|out [2]) # ((\c0|reg_below [1])))) ) ) ) # ( !\c0|reg_below [3] & ( \c0|reg_below [5] & ( 
// (!\c0|c3|out [1] & (!\c0|c3|out [2] & (\c0|reg_below [7]))) # (\c0|c3|out [1] & ((!\c0|c3|out [2]) # ((\c0|reg_below [1])))) ) ) ) # ( \c0|reg_below [3] & ( !\c0|reg_below [5] & ( (!\c0|c3|out [1] & (((\c0|reg_below [7])) # (\c0|c3|out [2]))) # 
// (\c0|c3|out [1] & (\c0|c3|out [2] & ((\c0|reg_below [1])))) ) ) ) # ( !\c0|reg_below [3] & ( !\c0|reg_below [5] & ( (!\c0|c3|out [1] & (!\c0|c3|out [2] & (\c0|reg_below [7]))) # (\c0|c3|out [1] & (\c0|c3|out [2] & ((\c0|reg_below [1])))) ) ) )

	.dataa(!\c0|c3|out [1]),
	.datab(!\c0|c3|out [2]),
	.datac(!\c0|reg_below [7]),
	.datad(!\c0|reg_below [1]),
	.datae(!\c0|reg_below [3]),
	.dataf(!\c0|reg_below [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\c0|Mux5~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \c0|Mux5~0 .extended_lut = "off";
defparam \c0|Mux5~0 .lut_mask = 64'h08192A3B4C5D6E7F;
defparam \c0|Mux5~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y21_N0
cyclonev_lcell_comb \c0|Mux6~0 (
// Equation(s):
// \c0|Mux6~0_combout  = ( \c0|Mux5~10_combout  & ( \c0|Mux5~0_combout  & ( (!\c0|c3|out [3]) # ((!\c0|c3|out [0] & (\c0|Mux5~2_combout )) # (\c0|c3|out [0] & ((\c0|Mux5~15_combout )))) ) ) ) # ( !\c0|Mux5~10_combout  & ( \c0|Mux5~0_combout  & ( (!\c0|c3|out 
// [0] & (((!\c0|c3|out [3])) # (\c0|Mux5~2_combout ))) # (\c0|c3|out [0] & (((\c0|c3|out [3] & \c0|Mux5~15_combout )))) ) ) ) # ( \c0|Mux5~10_combout  & ( !\c0|Mux5~0_combout  & ( (!\c0|c3|out [0] & (\c0|Mux5~2_combout  & (\c0|c3|out [3]))) # (\c0|c3|out 
// [0] & (((!\c0|c3|out [3]) # (\c0|Mux5~15_combout )))) ) ) ) # ( !\c0|Mux5~10_combout  & ( !\c0|Mux5~0_combout  & ( (\c0|c3|out [3] & ((!\c0|c3|out [0] & (\c0|Mux5~2_combout )) # (\c0|c3|out [0] & ((\c0|Mux5~15_combout ))))) ) ) )

	.dataa(!\c0|Mux5~2_combout ),
	.datab(!\c0|c3|out [0]),
	.datac(!\c0|c3|out [3]),
	.datad(!\c0|Mux5~15_combout ),
	.datae(!\c0|Mux5~10_combout ),
	.dataf(!\c0|Mux5~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\c0|Mux6~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \c0|Mux6~0 .extended_lut = "off";
defparam \c0|Mux6~0 .lut_mask = 64'h04073437C4C7F4F7;
defparam \c0|Mux6~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y23_N42
cyclonev_lcell_comb \c0|Mux6~2 (
// Equation(s):
// \c0|Mux6~2_combout  = ( \c0|Mux5~5_combout  & ( \c0|Mux6~0_combout  & ( (!\c0|Add6~0_combout  & (((\c0|Mux5~3_combout ) # (\c0|Mux8~2_combout )))) # (\c0|Add6~0_combout  & (((!\c0|Mux8~2_combout )) # (\c0|Mux6~1_combout ))) ) ) ) # ( !\c0|Mux5~5_combout  
// & ( \c0|Mux6~0_combout  & ( (!\c0|Add6~0_combout  & (((!\c0|Mux8~2_combout  & \c0|Mux5~3_combout )))) # (\c0|Add6~0_combout  & (((!\c0|Mux8~2_combout )) # (\c0|Mux6~1_combout ))) ) ) ) # ( \c0|Mux5~5_combout  & ( !\c0|Mux6~0_combout  & ( 
// (!\c0|Add6~0_combout  & (((\c0|Mux5~3_combout ) # (\c0|Mux8~2_combout )))) # (\c0|Add6~0_combout  & (\c0|Mux6~1_combout  & (\c0|Mux8~2_combout ))) ) ) ) # ( !\c0|Mux5~5_combout  & ( !\c0|Mux6~0_combout  & ( (!\c0|Add6~0_combout  & (((!\c0|Mux8~2_combout  
// & \c0|Mux5~3_combout )))) # (\c0|Add6~0_combout  & (\c0|Mux6~1_combout  & (\c0|Mux8~2_combout ))) ) ) )

	.dataa(!\c0|Mux6~1_combout ),
	.datab(!\c0|Add6~0_combout ),
	.datac(!\c0|Mux8~2_combout ),
	.datad(!\c0|Mux5~3_combout ),
	.datae(!\c0|Mux5~5_combout ),
	.dataf(!\c0|Mux6~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\c0|Mux6~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \c0|Mux6~2 .extended_lut = "off";
defparam \c0|Mux6~2 .lut_mask = 64'h01C10DCD31F13DFD;
defparam \c0|Mux6~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y21_N6
cyclonev_lcell_comb \c0|adj_score~12 (
// Equation(s):
// \c0|adj_score~12_combout  = ( \c0|Mux7~13_combout  & ( (!\c0|LessThan7~0_combout  & \c0|LessThan4~0_combout ) ) )

	.dataa(!\c0|LessThan7~0_combout ),
	.datab(gnd),
	.datac(!\c0|LessThan4~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\c0|Mux7~13_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\c0|adj_score~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \c0|adj_score~12 .extended_lut = "off";
defparam \c0|adj_score~12 .lut_mask = 64'h000000000A0A0A0A;
defparam \c0|adj_score~12 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y23_N51
cyclonev_lcell_comb \c0|adj_score~9 (
// Equation(s):
// \c0|adj_score~9_combout  = ( \c0|adj_score~3_combout  & ( (!\c0|LessThan2~0_combout  & ((!\c0|LessThan4~0_combout ) # (!\c0|Mux2~7_combout ))) ) ) # ( !\c0|adj_score~3_combout  & ( (\c0|LessThan4~0_combout  & (!\c0|LessThan2~0_combout  & 
// \c0|Mux2~7_combout )) ) )

	.dataa(!\c0|LessThan4~0_combout ),
	.datab(gnd),
	.datac(!\c0|LessThan2~0_combout ),
	.datad(!\c0|Mux2~7_combout ),
	.datae(gnd),
	.dataf(!\c0|adj_score~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\c0|adj_score~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \c0|adj_score~9 .extended_lut = "off";
defparam \c0|adj_score~9 .lut_mask = 64'h00500050F0A0F0A0;
defparam \c0|adj_score~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y23_N18
cyclonev_lcell_comb \c0|adj_score~6 (
// Equation(s):
// \c0|adj_score~6_combout  = ( \c0|Mux0~19_combout  & ( (!\c0|LessThan3~0_combout ) # (\c0|c3|out [1]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\c0|LessThan3~0_combout ),
	.datad(!\c0|c3|out [1]),
	.datae(gnd),
	.dataf(!\c0|Mux0~19_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\c0|adj_score~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \c0|adj_score~6 .extended_lut = "off";
defparam \c0|adj_score~6 .lut_mask = 64'h00000000F0FFF0FF;
defparam \c0|adj_score~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y23_N30
cyclonev_lcell_comb \c0|adj_score~10 (
// Equation(s):
// \c0|adj_score~10_combout  = ( \c0|adj_score~6_combout  & ( (!\c0|LessThan2~0_combout  & (((\c0|LessThan4~0_combout  & \c0|Mux2~7_combout )) # (\c0|Mux1~2_combout ))) ) ) # ( !\c0|adj_score~6_combout  & ( (!\c0|LessThan2~0_combout  & (\c0|Mux1~2_combout  & 
// (\c0|LessThan4~0_combout  & \c0|Mux2~7_combout ))) ) )

	.dataa(!\c0|LessThan2~0_combout ),
	.datab(!\c0|Mux1~2_combout ),
	.datac(!\c0|LessThan4~0_combout ),
	.datad(!\c0|Mux2~7_combout ),
	.datae(gnd),
	.dataf(!\c0|adj_score~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\c0|adj_score~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \c0|adj_score~10 .extended_lut = "off";
defparam \c0|adj_score~10 .lut_mask = 64'h00020002222A222A;
defparam \c0|adj_score~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y23_N6
cyclonev_lcell_comb \c0|adj_score~11 (
// Equation(s):
// \c0|adj_score~11_combout  = ( \c0|adj_score~10_combout  & ( (!\c0|adj_score~9_combout  & ((!\c0|LessThan4~0_combout ) # ((!\c0|Mux4~7_combout ) # (!\c0|adj_score~2_combout )))) # (\c0|adj_score~9_combout  & (!\c0|adj_score~2_combout  & 
// ((!\c0|LessThan4~0_combout ) # (!\c0|Mux4~7_combout )))) ) ) # ( !\c0|adj_score~10_combout  & ( (!\c0|adj_score~9_combout  & (\c0|LessThan4~0_combout  & (\c0|Mux4~7_combout  & \c0|adj_score~2_combout ))) # (\c0|adj_score~9_combout  & 
// (((\c0|LessThan4~0_combout  & \c0|Mux4~7_combout )) # (\c0|adj_score~2_combout ))) ) )

	.dataa(!\c0|LessThan4~0_combout ),
	.datab(!\c0|Mux4~7_combout ),
	.datac(!\c0|adj_score~9_combout ),
	.datad(!\c0|adj_score~2_combout ),
	.datae(gnd),
	.dataf(!\c0|adj_score~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\c0|adj_score~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \c0|adj_score~11 .extended_lut = "off";
defparam \c0|adj_score~11 .lut_mask = 64'h011F011FFEE0FEE0;
defparam \c0|adj_score~11 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y23_N21
cyclonev_lcell_comb \c0|adj_score~5 (
// Equation(s):
// \c0|adj_score~5_combout  = ( \c0|adj_score~3_combout  & ( (!\c0|LessThan4~0_combout  & (((\c0|adj_score~2_combout )))) # (\c0|LessThan4~0_combout  & ((!\c0|Mux4~7_combout  & (\c0|adj_score~2_combout  & !\c0|Mux2~7_combout )) # (\c0|Mux4~7_combout  & 
// ((!\c0|Mux2~7_combout ) # (\c0|adj_score~2_combout ))))) ) ) # ( !\c0|adj_score~3_combout  & ( (\c0|LessThan4~0_combout  & ((!\c0|Mux4~7_combout  & (\c0|adj_score~2_combout  & \c0|Mux2~7_combout )) # (\c0|Mux4~7_combout  & ((\c0|Mux2~7_combout ) # 
// (\c0|adj_score~2_combout ))))) ) )

	.dataa(!\c0|LessThan4~0_combout ),
	.datab(!\c0|Mux4~7_combout ),
	.datac(!\c0|adj_score~2_combout ),
	.datad(!\c0|Mux2~7_combout ),
	.datae(gnd),
	.dataf(!\c0|adj_score~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\c0|adj_score~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \c0|adj_score~5 .extended_lut = "off";
defparam \c0|adj_score~5 .lut_mask = 64'h011501151F0B1F0B;
defparam \c0|adj_score~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y23_N9
cyclonev_lcell_comb \c0|adj_score~7 (
// Equation(s):
// \c0|adj_score~7_combout  = ( \c0|adj_score~6_combout  & ( ((\c0|LessThan4~0_combout  & \c0|Mux2~7_combout )) # (\c0|Mux1~2_combout ) ) ) # ( !\c0|adj_score~6_combout  & ( (\c0|LessThan4~0_combout  & (\c0|Mux1~2_combout  & \c0|Mux2~7_combout )) ) )

	.dataa(!\c0|LessThan4~0_combout ),
	.datab(gnd),
	.datac(!\c0|Mux1~2_combout ),
	.datad(!\c0|Mux2~7_combout ),
	.datae(gnd),
	.dataf(!\c0|adj_score~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\c0|adj_score~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \c0|adj_score~7 .extended_lut = "off";
defparam \c0|adj_score~7 .lut_mask = 64'h000500050F5F0F5F;
defparam \c0|adj_score~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y23_N27
cyclonev_lcell_comb \c0|adj_score~8 (
// Equation(s):
// \c0|adj_score~8_combout  = ( \c0|adj_score~7_combout  & ( (!\c0|LessThan2~0_combout  & \c0|adj_score~5_combout ) ) )

	.dataa(gnd),
	.datab(!\c0|LessThan2~0_combout ),
	.datac(gnd),
	.datad(!\c0|adj_score~5_combout ),
	.datae(gnd),
	.dataf(!\c0|adj_score~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\c0|adj_score~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \c0|adj_score~8 .extended_lut = "off";
defparam \c0|adj_score~8 .lut_mask = 64'h0000000000CC00CC;
defparam \c0|adj_score~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y23_N0
cyclonev_lcell_comb \c0|adj_score~13 (
// Equation(s):
// \c0|adj_score~13_combout  = ( \c0|adj_score~8_combout  & ( \c0|adj_score~4_combout  & ( (\c0|adj_score~12_combout  & (!\c0|adj_score~11_combout  & ((!\c0|adj_score~1_combout ) # (!\c0|Mux6~2_combout )))) ) ) ) # ( !\c0|adj_score~8_combout  & ( 
// \c0|adj_score~4_combout  & ( (\c0|adj_score~12_combout  & (((\c0|adj_score~1_combout  & \c0|Mux6~2_combout )) # (\c0|adj_score~11_combout ))) ) ) ) # ( \c0|adj_score~8_combout  & ( !\c0|adj_score~4_combout  & ( (\c0|adj_score~12_combout  & 
// ((!\c0|adj_score~11_combout ) # ((!\c0|adj_score~1_combout  & !\c0|Mux6~2_combout )))) ) ) ) # ( !\c0|adj_score~8_combout  & ( !\c0|adj_score~4_combout  & ( (\c0|adj_score~12_combout  & (\c0|adj_score~11_combout  & ((\c0|Mux6~2_combout ) # 
// (\c0|adj_score~1_combout )))) ) ) )

	.dataa(!\c0|adj_score~1_combout ),
	.datab(!\c0|Mux6~2_combout ),
	.datac(!\c0|adj_score~12_combout ),
	.datad(!\c0|adj_score~11_combout ),
	.datae(!\c0|adj_score~8_combout ),
	.dataf(!\c0|adj_score~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\c0|adj_score~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \c0|adj_score~13 .extended_lut = "off";
defparam \c0|adj_score~13 .lut_mask = 64'h00070F08010F0E00;
defparam \c0|adj_score~13 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y23_N30
cyclonev_lcell_comb \c0|data_write[8]~29 (
// Equation(s):
// \c0|data_write[8]~29_combout  = ( \c0|r0|altsyncram_component|auto_generated|q_a [8] & ( (\c0|adj_score~14_combout  & (!\c0|adj_score~13_combout  & (\c0|data_write[0]~2_combout  & !\c0|data_write[7]~0_combout ))) ) )

	.dataa(!\c0|adj_score~14_combout ),
	.datab(!\c0|adj_score~13_combout ),
	.datac(!\c0|data_write[0]~2_combout ),
	.datad(!\c0|data_write[7]~0_combout ),
	.datae(gnd),
	.dataf(!\c0|r0|altsyncram_component|auto_generated|q_a [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\c0|data_write[8]~29_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \c0|data_write[8]~29 .extended_lut = "off";
defparam \c0|data_write[8]~29 .lut_mask = 64'h0000000004000400;
defparam \c0|data_write[8]~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y23_N24
cyclonev_lcell_comb \c0|data_write[3]~17 (
// Equation(s):
// \c0|data_write[3]~17_combout  = ( !\c0|adj_score~13_combout  & ( (\c0|adj_score~14_combout  & (\c0|data_write[0]~2_combout  & (\c0|r0|altsyncram_component|auto_generated|q_a [3] & !\c0|data_write[7]~0_combout ))) ) )

	.dataa(!\c0|adj_score~14_combout ),
	.datab(!\c0|data_write[0]~2_combout ),
	.datac(!\c0|r0|altsyncram_component|auto_generated|q_a [3]),
	.datad(!\c0|data_write[7]~0_combout ),
	.datae(gnd),
	.dataf(!\c0|adj_score~13_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\c0|data_write[3]~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \c0|data_write[3]~17 .extended_lut = "off";
defparam \c0|data_write[3]~17 .lut_mask = 64'h0100010000000000;
defparam \c0|data_write[3]~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y23_N3
cyclonev_lcell_comb \c0|data_write[2]~18 (
// Equation(s):
// \c0|data_write[2]~18_combout  = ( !\c0|adj_score~13_combout  & ( (\c0|adj_score~14_combout  & (\c0|data_write[0]~2_combout  & (\c0|r0|altsyncram_component|auto_generated|q_a [2] & !\c0|data_write[7]~0_combout ))) ) )

	.dataa(!\c0|adj_score~14_combout ),
	.datab(!\c0|data_write[0]~2_combout ),
	.datac(!\c0|r0|altsyncram_component|auto_generated|q_a [2]),
	.datad(!\c0|data_write[7]~0_combout ),
	.datae(gnd),
	.dataf(!\c0|adj_score~13_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\c0|data_write[2]~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \c0|data_write[2]~18 .extended_lut = "off";
defparam \c0|data_write[2]~18 .lut_mask = 64'h0100010000000000;
defparam \c0|data_write[2]~18 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y21_N39
cyclonev_lcell_comb \c0|reg_below[0] (
// Equation(s):
// \c0|reg_below [0] = ( \c0|r0|altsyncram_component|auto_generated|q_a [0] & ( (\c0|reg_below [0]) # (\c0|Decoder6~0_combout ) ) ) # ( !\c0|r0|altsyncram_component|auto_generated|q_a [0] & ( (!\c0|Decoder6~0_combout  & \c0|reg_below [0]) ) )

	.dataa(gnd),
	.datab(!\c0|Decoder6~0_combout ),
	.datac(!\c0|reg_below [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\c0|r0|altsyncram_component|auto_generated|q_a [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\c0|reg_below [0]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \c0|reg_below[0] .extended_lut = "off";
defparam \c0|reg_below[0] .lut_mask = 64'h0C0C0C0C3F3F3F3F;
defparam \c0|reg_below[0] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y21_N54
cyclonev_lcell_comb \c0|Mux7~0 (
// Equation(s):
// \c0|Mux7~0_combout  = ( \c0|reg_below [8] & ( \c0|reg_below [4] & ( (!\c0|c3|out [1]) # ((!\c0|c3|out [2] & ((\c0|reg_below [6]))) # (\c0|c3|out [2] & (\c0|reg_below [2]))) ) ) ) # ( !\c0|reg_below [8] & ( \c0|reg_below [4] & ( (!\c0|c3|out [2] & 
// (((\c0|c3|out [1] & \c0|reg_below [6])))) # (\c0|c3|out [2] & (((!\c0|c3|out [1])) # (\c0|reg_below [2]))) ) ) ) # ( \c0|reg_below [8] & ( !\c0|reg_below [4] & ( (!\c0|c3|out [2] & (((!\c0|c3|out [1]) # (\c0|reg_below [6])))) # (\c0|c3|out [2] & 
// (\c0|reg_below [2] & (\c0|c3|out [1]))) ) ) ) # ( !\c0|reg_below [8] & ( !\c0|reg_below [4] & ( (\c0|c3|out [1] & ((!\c0|c3|out [2] & ((\c0|reg_below [6]))) # (\c0|c3|out [2] & (\c0|reg_below [2])))) ) ) )

	.dataa(!\c0|c3|out [2]),
	.datab(!\c0|reg_below [2]),
	.datac(!\c0|c3|out [1]),
	.datad(!\c0|reg_below [6]),
	.datae(!\c0|reg_below [8]),
	.dataf(!\c0|reg_below [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\c0|Mux7~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \c0|Mux7~0 .extended_lut = "off";
defparam \c0|Mux7~0 .lut_mask = 64'h010BA1AB515BF1FB;
defparam \c0|Mux7~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y23_N48
cyclonev_lcell_comb \c0|Mux7~7 (
// Equation(s):
// \c0|Mux7~7_combout  = ( \c0|reg_below [28] & ( \c0|reg_below [26] & ( ((!\c0|c3|out [1] & ((\c0|reg_below [32]))) # (\c0|c3|out [1] & (\c0|reg_below [30]))) # (\c0|c3|out [2]) ) ) ) # ( !\c0|reg_below [28] & ( \c0|reg_below [26] & ( (!\c0|c3|out [1] & 
// (((\c0|reg_below [32] & !\c0|c3|out [2])))) # (\c0|c3|out [1] & (((\c0|c3|out [2])) # (\c0|reg_below [30]))) ) ) ) # ( \c0|reg_below [28] & ( !\c0|reg_below [26] & ( (!\c0|c3|out [1] & (((\c0|c3|out [2]) # (\c0|reg_below [32])))) # (\c0|c3|out [1] & 
// (\c0|reg_below [30] & ((!\c0|c3|out [2])))) ) ) ) # ( !\c0|reg_below [28] & ( !\c0|reg_below [26] & ( (!\c0|c3|out [2] & ((!\c0|c3|out [1] & ((\c0|reg_below [32]))) # (\c0|c3|out [1] & (\c0|reg_below [30])))) ) ) )

	.dataa(!\c0|reg_below [30]),
	.datab(!\c0|c3|out [1]),
	.datac(!\c0|reg_below [32]),
	.datad(!\c0|c3|out [2]),
	.datae(!\c0|reg_below [28]),
	.dataf(!\c0|reg_below [26]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\c0|Mux7~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \c0|Mux7~7 .extended_lut = "off";
defparam \c0|Mux7~7 .lut_mask = 64'h1D001DCC1D331DFF;
defparam \c0|Mux7~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y21_N18
cyclonev_lcell_comb \c0|Mux7~2 (
// Equation(s):
// \c0|Mux7~2_combout  = ( \c0|reg_below [12] & ( \c0|reg_below [10] & ( ((!\c0|c3|out [1] & (\c0|reg_below [16])) # (\c0|c3|out [1] & ((\c0|reg_below [14])))) # (\c0|c3|out [2]) ) ) ) # ( !\c0|reg_below [12] & ( \c0|reg_below [10] & ( (!\c0|c3|out [1] & 
// (\c0|reg_below [16] & ((!\c0|c3|out [2])))) # (\c0|c3|out [1] & (((\c0|c3|out [2]) # (\c0|reg_below [14])))) ) ) ) # ( \c0|reg_below [12] & ( !\c0|reg_below [10] & ( (!\c0|c3|out [1] & (((\c0|c3|out [2])) # (\c0|reg_below [16]))) # (\c0|c3|out [1] & 
// (((\c0|reg_below [14] & !\c0|c3|out [2])))) ) ) ) # ( !\c0|reg_below [12] & ( !\c0|reg_below [10] & ( (!\c0|c3|out [2] & ((!\c0|c3|out [1] & (\c0|reg_below [16])) # (\c0|c3|out [1] & ((\c0|reg_below [14]))))) ) ) )

	.dataa(!\c0|reg_below [16]),
	.datab(!\c0|c3|out [1]),
	.datac(!\c0|reg_below [14]),
	.datad(!\c0|c3|out [2]),
	.datae(!\c0|reg_below [12]),
	.dataf(!\c0|reg_below [10]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\c0|Mux7~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \c0|Mux7~2 .extended_lut = "off";
defparam \c0|Mux7~2 .lut_mask = 64'h470047CC473347FF;
defparam \c0|Mux7~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y23_N42
cyclonev_lcell_comb \c0|Mux7~1 (
// Equation(s):
// \c0|Mux7~1_combout  = ( \c0|reg_below [20] & ( \c0|reg_below [18] & ( ((!\c0|c3|out [1] & (\c0|reg_below [24])) # (\c0|c3|out [1] & ((\c0|reg_below [22])))) # (\c0|c3|out [2]) ) ) ) # ( !\c0|reg_below [20] & ( \c0|reg_below [18] & ( (!\c0|c3|out [1] & 
// (\c0|reg_below [24] & ((!\c0|c3|out [2])))) # (\c0|c3|out [1] & (((\c0|c3|out [2]) # (\c0|reg_below [22])))) ) ) ) # ( \c0|reg_below [20] & ( !\c0|reg_below [18] & ( (!\c0|c3|out [1] & (((\c0|c3|out [2])) # (\c0|reg_below [24]))) # (\c0|c3|out [1] & 
// (((\c0|reg_below [22] & !\c0|c3|out [2])))) ) ) ) # ( !\c0|reg_below [20] & ( !\c0|reg_below [18] & ( (!\c0|c3|out [2] & ((!\c0|c3|out [1] & (\c0|reg_below [24])) # (\c0|c3|out [1] & ((\c0|reg_below [22]))))) ) ) )

	.dataa(!\c0|reg_below [24]),
	.datab(!\c0|c3|out [1]),
	.datac(!\c0|reg_below [22]),
	.datad(!\c0|c3|out [2]),
	.datae(!\c0|reg_below [20]),
	.dataf(!\c0|reg_below [18]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\c0|Mux7~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \c0|Mux7~1 .extended_lut = "off";
defparam \c0|Mux7~1 .lut_mask = 64'h470047CC473347FF;
defparam \c0|Mux7~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y21_N42
cyclonev_lcell_comb \c0|Mux7~3 (
// Equation(s):
// \c0|Mux7~3_combout  = ( \c0|Mux7~1_combout  & ( \c0|Mux5~1_combout  & ( (!\c0|c3|out [3]) # ((!\c0|c3|out [0] & ((\c0|Mux7~2_combout ))) # (\c0|c3|out [0] & (\c0|Mux5~2_combout ))) ) ) ) # ( !\c0|Mux7~1_combout  & ( \c0|Mux5~1_combout  & ( (!\c0|c3|out 
// [0] & (((\c0|Mux7~2_combout  & \c0|c3|out [3])))) # (\c0|c3|out [0] & (((!\c0|c3|out [3])) # (\c0|Mux5~2_combout ))) ) ) ) # ( \c0|Mux7~1_combout  & ( !\c0|Mux5~1_combout  & ( (!\c0|c3|out [0] & (((!\c0|c3|out [3]) # (\c0|Mux7~2_combout )))) # (\c0|c3|out 
// [0] & (\c0|Mux5~2_combout  & ((\c0|c3|out [3])))) ) ) ) # ( !\c0|Mux7~1_combout  & ( !\c0|Mux5~1_combout  & ( (\c0|c3|out [3] & ((!\c0|c3|out [0] & ((\c0|Mux7~2_combout ))) # (\c0|c3|out [0] & (\c0|Mux5~2_combout )))) ) ) )

	.dataa(!\c0|Mux5~2_combout ),
	.datab(!\c0|c3|out [0]),
	.datac(!\c0|Mux7~2_combout ),
	.datad(!\c0|c3|out [3]),
	.datae(!\c0|Mux7~1_combout ),
	.dataf(!\c0|Mux5~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\c0|Mux7~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \c0|Mux7~3 .extended_lut = "off";
defparam \c0|Mux7~3 .lut_mask = 64'h001DCC1D331DFF1D;
defparam \c0|Mux7~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y23_N6
cyclonev_lcell_comb \c0|Mux7~6 (
// Equation(s):
// \c0|Mux7~6_combout  = ( \c0|reg_below [34] & ( \c0|Mux5~3_combout  & ( (!\c0|Mux7~4_combout  & (((!\c0|Mux7~5_combout ) # (\c0|reg_below [38])))) # (\c0|Mux7~4_combout  & (((\c0|Mux7~5_combout )) # (\c0|reg_below [36]))) ) ) ) # ( !\c0|reg_below [34] & ( 
// \c0|Mux5~3_combout  & ( (!\c0|Mux7~4_combout  & (((!\c0|Mux7~5_combout ) # (\c0|reg_below [38])))) # (\c0|Mux7~4_combout  & (\c0|reg_below [36] & (!\c0|Mux7~5_combout ))) ) ) ) # ( \c0|reg_below [34] & ( !\c0|Mux5~3_combout  & ( (!\c0|Mux7~4_combout  & 
// (((\c0|Mux7~5_combout  & \c0|reg_below [38])))) # (\c0|Mux7~4_combout  & (((\c0|Mux7~5_combout )) # (\c0|reg_below [36]))) ) ) ) # ( !\c0|reg_below [34] & ( !\c0|Mux5~3_combout  & ( (!\c0|Mux7~4_combout  & (((\c0|Mux7~5_combout  & \c0|reg_below [38])))) # 
// (\c0|Mux7~4_combout  & (\c0|reg_below [36] & (!\c0|Mux7~5_combout ))) ) ) )

	.dataa(!\c0|reg_below [36]),
	.datab(!\c0|Mux7~4_combout ),
	.datac(!\c0|Mux7~5_combout ),
	.datad(!\c0|reg_below [38]),
	.datae(!\c0|reg_below [34]),
	.dataf(!\c0|Mux5~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\c0|Mux7~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \c0|Mux7~6 .extended_lut = "off";
defparam \c0|Mux7~6 .lut_mask = 64'h101C131FD0DCD3DF;
defparam \c0|Mux7~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y21_N30
cyclonev_lcell_comb \c0|Mux7~10 (
// Equation(s):
// \c0|Mux7~10_combout  = ( \c0|Mux7~3_combout  & ( \c0|Mux7~6_combout  & ( (!\c0|Mux7~9_combout ) # ((!\c0|Mux7~8_combout  & ((\c0|Mux7~7_combout ))) # (\c0|Mux7~8_combout  & (\c0|Mux5~4_combout ))) ) ) ) # ( !\c0|Mux7~3_combout  & ( \c0|Mux7~6_combout  & ( 
// (!\c0|Mux7~9_combout  & (\c0|Mux7~8_combout )) # (\c0|Mux7~9_combout  & ((!\c0|Mux7~8_combout  & ((\c0|Mux7~7_combout ))) # (\c0|Mux7~8_combout  & (\c0|Mux5~4_combout )))) ) ) ) # ( \c0|Mux7~3_combout  & ( !\c0|Mux7~6_combout  & ( (!\c0|Mux7~9_combout  & 
// (!\c0|Mux7~8_combout )) # (\c0|Mux7~9_combout  & ((!\c0|Mux7~8_combout  & ((\c0|Mux7~7_combout ))) # (\c0|Mux7~8_combout  & (\c0|Mux5~4_combout )))) ) ) ) # ( !\c0|Mux7~3_combout  & ( !\c0|Mux7~6_combout  & ( (\c0|Mux7~9_combout  & ((!\c0|Mux7~8_combout  
// & ((\c0|Mux7~7_combout ))) # (\c0|Mux7~8_combout  & (\c0|Mux5~4_combout )))) ) ) )

	.dataa(!\c0|Mux7~9_combout ),
	.datab(!\c0|Mux7~8_combout ),
	.datac(!\c0|Mux5~4_combout ),
	.datad(!\c0|Mux7~7_combout ),
	.datae(!\c0|Mux7~3_combout ),
	.dataf(!\c0|Mux7~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\c0|Mux7~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \c0|Mux7~10 .extended_lut = "off";
defparam \c0|Mux7~10 .lut_mask = 64'h014589CD2367ABEF;
defparam \c0|Mux7~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y21_N12
cyclonev_lcell_comb \c0|Mux7~13 (
// Equation(s):
// \c0|Mux7~13_combout  = ( \c0|Mux5~0_combout  & ( \c0|Mux7~10_combout  & ( (!\c0|Mux7~11_combout  & (((!\c0|Mux7~12_combout ) # (\c0|Mux7~0_combout )))) # (\c0|Mux7~11_combout  & (((\c0|Mux7~12_combout )) # (\c0|reg_below [0]))) ) ) ) # ( 
// !\c0|Mux5~0_combout  & ( \c0|Mux7~10_combout  & ( (!\c0|Mux7~11_combout  & (((!\c0|Mux7~12_combout ) # (\c0|Mux7~0_combout )))) # (\c0|Mux7~11_combout  & (\c0|reg_below [0] & (!\c0|Mux7~12_combout ))) ) ) ) # ( \c0|Mux5~0_combout  & ( !\c0|Mux7~10_combout 
//  & ( (!\c0|Mux7~11_combout  & (((\c0|Mux7~12_combout  & \c0|Mux7~0_combout )))) # (\c0|Mux7~11_combout  & (((\c0|Mux7~12_combout )) # (\c0|reg_below [0]))) ) ) ) # ( !\c0|Mux5~0_combout  & ( !\c0|Mux7~10_combout  & ( (!\c0|Mux7~11_combout  & 
// (((\c0|Mux7~12_combout  & \c0|Mux7~0_combout )))) # (\c0|Mux7~11_combout  & (\c0|reg_below [0] & (!\c0|Mux7~12_combout ))) ) ) )

	.dataa(!\c0|reg_below [0]),
	.datab(!\c0|Mux7~11_combout ),
	.datac(!\c0|Mux7~12_combout ),
	.datad(!\c0|Mux7~0_combout ),
	.datae(!\c0|Mux5~0_combout ),
	.dataf(!\c0|Mux7~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\c0|Mux7~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \c0|Mux7~13 .extended_lut = "off";
defparam \c0|Mux7~13 .lut_mask = 64'h101C131FD0DCD3DF;
defparam \c0|Mux7~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y23_N27
cyclonev_lcell_comb \c0|adj_score~16 (
// Equation(s):
// \c0|adj_score~16_combout  = ( \c0|Mux7~13_combout  & ( (!\c0|LessThan7~0_combout  & !\c0|LessThan4~0_combout ) ) ) # ( !\c0|Mux7~13_combout  & ( !\c0|LessThan7~0_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\c0|LessThan7~0_combout ),
	.datad(!\c0|LessThan4~0_combout ),
	.datae(gnd),
	.dataf(!\c0|Mux7~13_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\c0|adj_score~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \c0|adj_score~16 .extended_lut = "off";
defparam \c0|adj_score~16 .lut_mask = 64'hF0F0F0F0F000F000;
defparam \c0|adj_score~16 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y23_N24
cyclonev_lcell_comb \c0|data_write[0]~1 (
// Equation(s):
// \c0|data_write[0]~1_combout  = ( \c0|adj_score~7_combout  & ( (\c0|Selector13~0_combout  & (((!\c0|LessThan7~0_combout ) # (!\c0|adj_score~5_combout )) # (\c0|LessThan2~0_combout ))) ) ) # ( !\c0|adj_score~7_combout  & ( \c0|Selector13~0_combout  ) )

	.dataa(!\c0|Selector13~0_combout ),
	.datab(!\c0|LessThan2~0_combout ),
	.datac(!\c0|LessThan7~0_combout ),
	.datad(!\c0|adj_score~5_combout ),
	.datae(gnd),
	.dataf(!\c0|adj_score~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\c0|data_write[0]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \c0|data_write[0]~1 .extended_lut = "off";
defparam \c0|data_write[0]~1 .lut_mask = 64'h5555555555515551;
defparam \c0|data_write[0]~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y23_N33
cyclonev_lcell_comb \c0|Add26~0 (
// Equation(s):
// \c0|Add26~0_combout  = ( \c0|adj_score~4_combout  & ( (\c0|Mux6~2_combout  & !\c0|adj_score~1_combout ) ) ) # ( !\c0|adj_score~4_combout  & ( (\c0|Mux6~2_combout  & \c0|adj_score~1_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\c0|Mux6~2_combout ),
	.datad(!\c0|adj_score~1_combout ),
	.datae(gnd),
	.dataf(!\c0|adj_score~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\c0|Add26~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \c0|Add26~0 .extended_lut = "off";
defparam \c0|Add26~0 .lut_mask = 64'h000F000F0F000F00;
defparam \c0|Add26~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y23_N3
cyclonev_lcell_comb \c0|adj_score~15 (
// Equation(s):
// \c0|adj_score~15_combout  = ( \c0|adj_score~4_combout  & ( \c0|adj_score~1_combout  ) )

	.dataa(!\c0|adj_score~1_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\c0|adj_score~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\c0|adj_score~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \c0|adj_score~15 .extended_lut = "off";
defparam \c0|adj_score~15 .lut_mask = 64'h0000000055555555;
defparam \c0|adj_score~15 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y23_N36
cyclonev_lcell_comb \c0|data_write[0]~2 (
// Equation(s):
// \c0|data_write[0]~2_combout  = ( \c0|adj_score~8_combout  & ( \c0|adj_score~15_combout  & ( (\c0|data_write[0]~1_combout  & ((!\c0|adj_score~16_combout ) # ((\c0|adj_score~11_combout ) # (\c0|Add26~0_combout )))) ) ) ) # ( !\c0|adj_score~8_combout  & ( 
// \c0|adj_score~15_combout  & ( (\c0|data_write[0]~1_combout  & ((!\c0|adj_score~16_combout ) # ((!\c0|Add26~0_combout  & !\c0|adj_score~11_combout )))) ) ) ) # ( \c0|adj_score~8_combout  & ( !\c0|adj_score~15_combout  & ( (\c0|data_write[0]~1_combout  & 
// ((!\c0|adj_score~16_combout ) # ((\c0|Add26~0_combout  & \c0|adj_score~11_combout )))) ) ) ) # ( !\c0|adj_score~8_combout  & ( !\c0|adj_score~15_combout  & ( (\c0|data_write[0]~1_combout  & ((!\c0|adj_score~16_combout ) # ((!\c0|Add26~0_combout ) # 
// (!\c0|adj_score~11_combout )))) ) ) )

	.dataa(!\c0|adj_score~16_combout ),
	.datab(!\c0|data_write[0]~1_combout ),
	.datac(!\c0|Add26~0_combout ),
	.datad(!\c0|adj_score~11_combout ),
	.datae(!\c0|adj_score~8_combout ),
	.dataf(!\c0|adj_score~15_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\c0|data_write[0]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \c0|data_write[0]~2 .extended_lut = "off";
defparam \c0|data_write[0]~2 .lut_mask = 64'h3332222332222333;
defparam \c0|data_write[0]~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y23_N18
cyclonev_lcell_comb \c0|data_write[1]~19 (
// Equation(s):
// \c0|data_write[1]~19_combout  = ( !\c0|adj_score~13_combout  & ( (\c0|adj_score~14_combout  & (\c0|data_write[0]~2_combout  & (\c0|r0|altsyncram_component|auto_generated|q_a [1] & !\c0|data_write[7]~0_combout ))) ) )

	.dataa(!\c0|adj_score~14_combout ),
	.datab(!\c0|data_write[0]~2_combout ),
	.datac(!\c0|r0|altsyncram_component|auto_generated|q_a [1]),
	.datad(!\c0|data_write[7]~0_combout ),
	.datae(gnd),
	.dataf(!\c0|adj_score~13_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\c0|data_write[1]~19_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \c0|data_write[1]~19 .extended_lut = "off";
defparam \c0|data_write[1]~19 .lut_mask = 64'h0100010000000000;
defparam \c0|data_write[1]~19 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y22_N24
cyclonev_lcell_comb \c0|reg_below[39] (
// Equation(s):
// \c0|reg_below [39] = ( \c0|r0|altsyncram_component|auto_generated|q_a [39] & ( (\c0|reg_below [39]) # (\c0|Decoder6~0_combout ) ) ) # ( !\c0|r0|altsyncram_component|auto_generated|q_a [39] & ( (!\c0|Decoder6~0_combout  & \c0|reg_below [39]) ) )

	.dataa(gnd),
	.datab(!\c0|Decoder6~0_combout ),
	.datac(!\c0|reg_below [39]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\c0|r0|altsyncram_component|auto_generated|q_a [39]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\c0|reg_below [39]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \c0|reg_below[39] .extended_lut = "off";
defparam \c0|reg_below[39] .lut_mask = 64'h0C0C0C0C3F3F3F3F;
defparam \c0|reg_below[39] .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y22_N54
cyclonev_lcell_comb \c0|Mux5~7 (
// Equation(s):
// \c0|Mux5~7_combout  = ( \c0|reg_below [33] & ( \c0|reg_below [31] & ( ((!\c0|c3|out [1] & ((\c0|reg_below [37]))) # (\c0|c3|out [1] & (\c0|reg_below [35]))) # (\c0|c3|out [2]) ) ) ) # ( !\c0|reg_below [33] & ( \c0|reg_below [31] & ( (!\c0|c3|out [1] & 
// (((!\c0|c3|out [2] & \c0|reg_below [37])))) # (\c0|c3|out [1] & (((\c0|c3|out [2])) # (\c0|reg_below [35]))) ) ) ) # ( \c0|reg_below [33] & ( !\c0|reg_below [31] & ( (!\c0|c3|out [1] & (((\c0|reg_below [37]) # (\c0|c3|out [2])))) # (\c0|c3|out [1] & 
// (\c0|reg_below [35] & (!\c0|c3|out [2]))) ) ) ) # ( !\c0|reg_below [33] & ( !\c0|reg_below [31] & ( (!\c0|c3|out [2] & ((!\c0|c3|out [1] & ((\c0|reg_below [37]))) # (\c0|c3|out [1] & (\c0|reg_below [35])))) ) ) )

	.dataa(!\c0|reg_below [35]),
	.datab(!\c0|c3|out [1]),
	.datac(!\c0|c3|out [2]),
	.datad(!\c0|reg_below [37]),
	.datae(!\c0|reg_below [33]),
	.dataf(!\c0|reg_below [31]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\c0|Mux5~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \c0|Mux5~7 .extended_lut = "off";
defparam \c0|Mux5~7 .lut_mask = 64'h10D01CDC13D31FDF;
defparam \c0|Mux5~7 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y22_N12
cyclonev_lcell_comb \c0|Mux5~8 (
// Equation(s):
// \c0|Mux5~8_combout  = ( \c0|reg_below [25] & ( \c0|reg_below [27] & ( (!\c0|c3|out [1] & (((\c0|reg_below [29]) # (\c0|c3|out [2])))) # (\c0|c3|out [1] & (((!\c0|c3|out [2])) # (\c0|reg_below [23]))) ) ) ) # ( !\c0|reg_below [25] & ( \c0|reg_below [27] & 
// ( (!\c0|c3|out [1] & (((!\c0|c3|out [2] & \c0|reg_below [29])))) # (\c0|c3|out [1] & (((!\c0|c3|out [2])) # (\c0|reg_below [23]))) ) ) ) # ( \c0|reg_below [25] & ( !\c0|reg_below [27] & ( (!\c0|c3|out [1] & (((\c0|reg_below [29]) # (\c0|c3|out [2])))) # 
// (\c0|c3|out [1] & (\c0|reg_below [23] & (\c0|c3|out [2]))) ) ) ) # ( !\c0|reg_below [25] & ( !\c0|reg_below [27] & ( (!\c0|c3|out [1] & (((!\c0|c3|out [2] & \c0|reg_below [29])))) # (\c0|c3|out [1] & (\c0|reg_below [23] & (\c0|c3|out [2]))) ) ) )

	.dataa(!\c0|reg_below [23]),
	.datab(!\c0|c3|out [1]),
	.datac(!\c0|c3|out [2]),
	.datad(!\c0|reg_below [29]),
	.datae(!\c0|reg_below [25]),
	.dataf(!\c0|reg_below [27]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\c0|Mux5~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \c0|Mux5~8 .extended_lut = "off";
defparam \c0|Mux5~8 .lut_mask = 64'h01C10DCD31F13DFD;
defparam \c0|Mux5~8 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y22_N54
cyclonev_lcell_comb \c0|Mux5~9 (
// Equation(s):
// \c0|Mux5~9_combout  = ( \c0|Mux5~8_combout  & ( \c0|Mux5~5_combout  & ( (!\c0|c3|out [3] & ((!\c0|c3|out [0]) # ((\c0|Mux5~7_combout )))) # (\c0|c3|out [3] & (((\c0|Mux5~6_combout )) # (\c0|c3|out [0]))) ) ) ) # ( !\c0|Mux5~8_combout  & ( 
// \c0|Mux5~5_combout  & ( (!\c0|c3|out [3] & ((!\c0|c3|out [0]) # ((\c0|Mux5~7_combout )))) # (\c0|c3|out [3] & (!\c0|c3|out [0] & (\c0|Mux5~6_combout ))) ) ) ) # ( \c0|Mux5~8_combout  & ( !\c0|Mux5~5_combout  & ( (!\c0|c3|out [3] & (\c0|c3|out [0] & 
// ((\c0|Mux5~7_combout )))) # (\c0|c3|out [3] & (((\c0|Mux5~6_combout )) # (\c0|c3|out [0]))) ) ) ) # ( !\c0|Mux5~8_combout  & ( !\c0|Mux5~5_combout  & ( (!\c0|c3|out [3] & (\c0|c3|out [0] & ((\c0|Mux5~7_combout )))) # (\c0|c3|out [3] & (!\c0|c3|out [0] & 
// (\c0|Mux5~6_combout ))) ) ) )

	.dataa(!\c0|c3|out [3]),
	.datab(!\c0|c3|out [0]),
	.datac(!\c0|Mux5~6_combout ),
	.datad(!\c0|Mux5~7_combout ),
	.datae(!\c0|Mux5~8_combout ),
	.dataf(!\c0|Mux5~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\c0|Mux5~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \c0|Mux5~9 .extended_lut = "off";
defparam \c0|Mux5~9 .lut_mask = 64'h042615378CAE9DBF;
defparam \c0|Mux5~9 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y22_N0
cyclonev_lcell_comb \c0|Mux5~13 (
// Equation(s):
// \c0|Mux5~13_combout  = ( \c0|reg_below [5] & ( \c0|Mux5~10_combout  & ( (!\c0|Mux5~11_combout ) # ((!\c0|Mux5~12_combout  & (\c0|reg_below [3])) # (\c0|Mux5~12_combout  & ((\c0|reg_below [1])))) ) ) ) # ( !\c0|reg_below [5] & ( \c0|Mux5~10_combout  & ( 
// (!\c0|Mux5~11_combout  & (!\c0|Mux5~12_combout )) # (\c0|Mux5~11_combout  & ((!\c0|Mux5~12_combout  & (\c0|reg_below [3])) # (\c0|Mux5~12_combout  & ((\c0|reg_below [1]))))) ) ) ) # ( \c0|reg_below [5] & ( !\c0|Mux5~10_combout  & ( (!\c0|Mux5~11_combout  
// & (\c0|Mux5~12_combout )) # (\c0|Mux5~11_combout  & ((!\c0|Mux5~12_combout  & (\c0|reg_below [3])) # (\c0|Mux5~12_combout  & ((\c0|reg_below [1]))))) ) ) ) # ( !\c0|reg_below [5] & ( !\c0|Mux5~10_combout  & ( (\c0|Mux5~11_combout  & ((!\c0|Mux5~12_combout 
//  & (\c0|reg_below [3])) # (\c0|Mux5~12_combout  & ((\c0|reg_below [1]))))) ) ) )

	.dataa(!\c0|Mux5~11_combout ),
	.datab(!\c0|Mux5~12_combout ),
	.datac(!\c0|reg_below [3]),
	.datad(!\c0|reg_below [1]),
	.datae(!\c0|reg_below [5]),
	.dataf(!\c0|Mux5~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\c0|Mux5~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \c0|Mux5~13 .extended_lut = "off";
defparam \c0|Mux5~13 .lut_mask = 64'h041526378C9DAEBF;
defparam \c0|Mux5~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y22_N54
cyclonev_lcell_comb \c0|Mux5~16 (
// Equation(s):
// \c0|Mux5~16_combout  = ( \c0|reg_below [19] & ( \c0|reg_below [15] & ( ((!\c0|c3|out [2] & ((\c0|reg_below [21]))) # (\c0|c3|out [2] & (\c0|reg_below [17]))) # (\c0|c3|out [1]) ) ) ) # ( !\c0|reg_below [19] & ( \c0|reg_below [15] & ( (!\c0|c3|out [1] & 
// ((!\c0|c3|out [2] & ((\c0|reg_below [21]))) # (\c0|c3|out [2] & (\c0|reg_below [17])))) # (\c0|c3|out [1] & (((\c0|c3|out [2])))) ) ) ) # ( \c0|reg_below [19] & ( !\c0|reg_below [15] & ( (!\c0|c3|out [1] & ((!\c0|c3|out [2] & ((\c0|reg_below [21]))) # 
// (\c0|c3|out [2] & (\c0|reg_below [17])))) # (\c0|c3|out [1] & (((!\c0|c3|out [2])))) ) ) ) # ( !\c0|reg_below [19] & ( !\c0|reg_below [15] & ( (!\c0|c3|out [1] & ((!\c0|c3|out [2] & ((\c0|reg_below [21]))) # (\c0|c3|out [2] & (\c0|reg_below [17])))) ) ) )

	.dataa(!\c0|reg_below [17]),
	.datab(!\c0|c3|out [1]),
	.datac(!\c0|reg_below [21]),
	.datad(!\c0|c3|out [2]),
	.datae(!\c0|reg_below [19]),
	.dataf(!\c0|reg_below [15]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\c0|Mux5~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \c0|Mux5~16 .extended_lut = "off";
defparam \c0|Mux5~16 .lut_mask = 64'h0C443F440C773F77;
defparam \c0|Mux5~16 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y21_N33
cyclonev_lcell_comb \c0|Mux5~17 (
// Equation(s):
// \c0|Mux5~17_combout  = ( \c0|reg_below [7] & ( \c0|reg_below [9] & ( ((!\c0|c3|out [1] & (\c0|reg_below [13])) # (\c0|c3|out [1] & ((\c0|reg_below [11])))) # (\c0|c3|out [2]) ) ) ) # ( !\c0|reg_below [7] & ( \c0|reg_below [9] & ( (!\c0|c3|out [1] & 
// (((\c0|reg_below [13])) # (\c0|c3|out [2]))) # (\c0|c3|out [1] & (!\c0|c3|out [2] & ((\c0|reg_below [11])))) ) ) ) # ( \c0|reg_below [7] & ( !\c0|reg_below [9] & ( (!\c0|c3|out [1] & (!\c0|c3|out [2] & (\c0|reg_below [13]))) # (\c0|c3|out [1] & 
// (((\c0|reg_below [11])) # (\c0|c3|out [2]))) ) ) ) # ( !\c0|reg_below [7] & ( !\c0|reg_below [9] & ( (!\c0|c3|out [2] & ((!\c0|c3|out [1] & (\c0|reg_below [13])) # (\c0|c3|out [1] & ((\c0|reg_below [11]))))) ) ) )

	.dataa(!\c0|c3|out [1]),
	.datab(!\c0|c3|out [2]),
	.datac(!\c0|reg_below [13]),
	.datad(!\c0|reg_below [11]),
	.datae(!\c0|reg_below [7]),
	.dataf(!\c0|reg_below [9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\c0|Mux5~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \c0|Mux5~17 .extended_lut = "off";
defparam \c0|Mux5~17 .lut_mask = 64'h084C195D2A6E3B7F;
defparam \c0|Mux5~17 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y22_N30
cyclonev_lcell_comb \c0|Mux5~18 (
// Equation(s):
// \c0|Mux5~18_combout  = ( \c0|Mux5~14_combout  & ( \c0|Mux5~17_combout  & ( (!\c0|c3|out [0] & (((!\c0|c3|out [3]) # (\c0|Mux5~15_combout )))) # (\c0|c3|out [0] & (((\c0|c3|out [3])) # (\c0|Mux5~16_combout ))) ) ) ) # ( !\c0|Mux5~14_combout  & ( 
// \c0|Mux5~17_combout  & ( (!\c0|c3|out [0] & (((\c0|c3|out [3] & \c0|Mux5~15_combout )))) # (\c0|c3|out [0] & (((\c0|c3|out [3])) # (\c0|Mux5~16_combout ))) ) ) ) # ( \c0|Mux5~14_combout  & ( !\c0|Mux5~17_combout  & ( (!\c0|c3|out [0] & (((!\c0|c3|out [3]) 
// # (\c0|Mux5~15_combout )))) # (\c0|c3|out [0] & (\c0|Mux5~16_combout  & (!\c0|c3|out [3]))) ) ) ) # ( !\c0|Mux5~14_combout  & ( !\c0|Mux5~17_combout  & ( (!\c0|c3|out [0] & (((\c0|c3|out [3] & \c0|Mux5~15_combout )))) # (\c0|c3|out [0] & 
// (\c0|Mux5~16_combout  & (!\c0|c3|out [3]))) ) ) )

	.dataa(!\c0|c3|out [0]),
	.datab(!\c0|Mux5~16_combout ),
	.datac(!\c0|c3|out [3]),
	.datad(!\c0|Mux5~15_combout ),
	.datae(!\c0|Mux5~14_combout ),
	.dataf(!\c0|Mux5~17_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\c0|Mux5~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \c0|Mux5~18 .extended_lut = "off";
defparam \c0|Mux5~18 .lut_mask = 64'h101AB0BA151FB5BF;
defparam \c0|Mux5~18 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y22_N36
cyclonev_lcell_comb \c0|Mux5~19 (
// Equation(s):
// \c0|Mux5~19_combout  = ( \c0|Mux5~13_combout  & ( \c0|Mux5~18_combout  & ( (!\c0|c3|out [4] & (((\c0|c3|out [5]) # (\c0|Mux5~9_combout )))) # (\c0|c3|out [4] & (((!\c0|c3|out [5])) # (\c0|reg_below [39]))) ) ) ) # ( !\c0|Mux5~13_combout  & ( 
// \c0|Mux5~18_combout  & ( (!\c0|c3|out [4] & (((\c0|Mux5~9_combout  & !\c0|c3|out [5])))) # (\c0|c3|out [4] & (((!\c0|c3|out [5])) # (\c0|reg_below [39]))) ) ) ) # ( \c0|Mux5~13_combout  & ( !\c0|Mux5~18_combout  & ( (!\c0|c3|out [4] & (((\c0|c3|out [5]) # 
// (\c0|Mux5~9_combout )))) # (\c0|c3|out [4] & (\c0|reg_below [39] & ((\c0|c3|out [5])))) ) ) ) # ( !\c0|Mux5~13_combout  & ( !\c0|Mux5~18_combout  & ( (!\c0|c3|out [4] & (((\c0|Mux5~9_combout  & !\c0|c3|out [5])))) # (\c0|c3|out [4] & (\c0|reg_below [39] & 
// ((\c0|c3|out [5])))) ) ) )

	.dataa(!\c0|reg_below [39]),
	.datab(!\c0|c3|out [4]),
	.datac(!\c0|Mux5~9_combout ),
	.datad(!\c0|c3|out [5]),
	.datae(!\c0|Mux5~13_combout ),
	.dataf(!\c0|Mux5~18_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\c0|Mux5~19_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \c0|Mux5~19 .extended_lut = "off";
defparam \c0|Mux5~19 .lut_mask = 64'h0C110CDD3F113FDD;
defparam \c0|Mux5~19 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y23_N48
cyclonev_lcell_comb \c0|adj_score~1 (
// Equation(s):
// \c0|adj_score~1_combout  = ( \c0|Mux5~19_combout  & ( (!\c0|LessThan3~0_combout ) # (\c0|c3|out [1]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\c0|c3|out [1]),
	.datad(!\c0|LessThan3~0_combout ),
	.datae(gnd),
	.dataf(!\c0|Mux5~19_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\c0|adj_score~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \c0|adj_score~1 .extended_lut = "off";
defparam \c0|adj_score~1 .lut_mask = 64'h00000000FF0FFF0F;
defparam \c0|adj_score~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y23_N54
cyclonev_lcell_comb \c0|adj_score~14 (
// Equation(s):
// \c0|adj_score~14_combout  = ( \c0|Mux6~2_combout  & ( \c0|adj_score~11_combout  & ( ((!\c0|adj_score~1_combout  & (!\c0|adj_score~0_combout  & !\c0|adj_score~4_combout )) # (\c0|adj_score~1_combout  & (\c0|adj_score~0_combout  & \c0|adj_score~4_combout 
// ))) # (\c0|LessThan7~0_combout ) ) ) ) # ( !\c0|Mux6~2_combout  & ( \c0|adj_score~11_combout  & ( ((!\c0|adj_score~1_combout  & ((!\c0|adj_score~0_combout ) # (!\c0|adj_score~4_combout ))) # (\c0|adj_score~1_combout  & (!\c0|adj_score~0_combout  & 
// !\c0|adj_score~4_combout ))) # (\c0|LessThan7~0_combout ) ) ) ) # ( \c0|Mux6~2_combout  & ( !\c0|adj_score~11_combout  & ( (!\c0|LessThan7~0_combout  & ((!\c0|adj_score~1_combout  & ((\c0|adj_score~4_combout ) # (\c0|adj_score~0_combout ))) # 
// (\c0|adj_score~1_combout  & ((!\c0|adj_score~0_combout ) # (!\c0|adj_score~4_combout ))))) ) ) ) # ( !\c0|Mux6~2_combout  & ( !\c0|adj_score~11_combout  & ( (!\c0|LessThan7~0_combout  & ((!\c0|adj_score~1_combout  & (\c0|adj_score~0_combout  & 
// \c0|adj_score~4_combout )) # (\c0|adj_score~1_combout  & ((\c0|adj_score~4_combout ) # (\c0|adj_score~0_combout ))))) ) ) )

	.dataa(!\c0|LessThan7~0_combout ),
	.datab(!\c0|adj_score~1_combout ),
	.datac(!\c0|adj_score~0_combout ),
	.datad(!\c0|adj_score~4_combout ),
	.datae(!\c0|Mux6~2_combout ),
	.dataf(!\c0|adj_score~11_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\c0|adj_score~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \c0|adj_score~14 .extended_lut = "off";
defparam \c0|adj_score~14 .lut_mask = 64'h022A2AA8FDD5D557;
defparam \c0|adj_score~14 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y23_N39
cyclonev_lcell_comb \c0|data_write[4]~16 (
// Equation(s):
// \c0|data_write[4]~16_combout  = ( !\c0|adj_score~13_combout  & ( (\c0|adj_score~14_combout  & (\c0|data_write[0]~2_combout  & (\c0|r0|altsyncram_component|auto_generated|q_a [4] & !\c0|data_write[7]~0_combout ))) ) )

	.dataa(!\c0|adj_score~14_combout ),
	.datab(!\c0|data_write[0]~2_combout ),
	.datac(!\c0|r0|altsyncram_component|auto_generated|q_a [4]),
	.datad(!\c0|data_write[7]~0_combout ),
	.datae(gnd),
	.dataf(!\c0|adj_score~13_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\c0|data_write[4]~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \c0|data_write[4]~16 .extended_lut = "off";
defparam \c0|data_write[4]~16 .lut_mask = 64'h0100010000000000;
defparam \c0|data_write[4]~16 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y23_N0
cyclonev_lcell_comb \c0|Mux3~8 (
// Equation(s):
// \c0|Mux3~8_combout  = ( \c0|r0|altsyncram_component|auto_generated|q_a [16] & ( \c0|r0|altsyncram_component|auto_generated|q_a [22] & ( (!\c0|c3|out [1] & (((!\c0|c3|out [2]) # (\c0|r0|altsyncram_component|auto_generated|q_a [18])))) # (\c0|c3|out [1] & 
// (((\c0|c3|out [2])) # (\c0|r0|altsyncram_component|auto_generated|q_a [20]))) ) ) ) # ( !\c0|r0|altsyncram_component|auto_generated|q_a [16] & ( \c0|r0|altsyncram_component|auto_generated|q_a [22] & ( (!\c0|c3|out [1] & (((!\c0|c3|out [2]) # 
// (\c0|r0|altsyncram_component|auto_generated|q_a [18])))) # (\c0|c3|out [1] & (\c0|r0|altsyncram_component|auto_generated|q_a [20] & (!\c0|c3|out [2]))) ) ) ) # ( \c0|r0|altsyncram_component|auto_generated|q_a [16] & ( 
// !\c0|r0|altsyncram_component|auto_generated|q_a [22] & ( (!\c0|c3|out [1] & (((\c0|c3|out [2] & \c0|r0|altsyncram_component|auto_generated|q_a [18])))) # (\c0|c3|out [1] & (((\c0|c3|out [2])) # (\c0|r0|altsyncram_component|auto_generated|q_a [20]))) ) ) ) 
// # ( !\c0|r0|altsyncram_component|auto_generated|q_a [16] & ( !\c0|r0|altsyncram_component|auto_generated|q_a [22] & ( (!\c0|c3|out [1] & (((\c0|c3|out [2] & \c0|r0|altsyncram_component|auto_generated|q_a [18])))) # (\c0|c3|out [1] & 
// (\c0|r0|altsyncram_component|auto_generated|q_a [20] & (!\c0|c3|out [2]))) ) ) )

	.dataa(!\c0|c3|out [1]),
	.datab(!\c0|r0|altsyncram_component|auto_generated|q_a [20]),
	.datac(!\c0|c3|out [2]),
	.datad(!\c0|r0|altsyncram_component|auto_generated|q_a [18]),
	.datae(!\c0|r0|altsyncram_component|auto_generated|q_a [16]),
	.dataf(!\c0|r0|altsyncram_component|auto_generated|q_a [22]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\c0|Mux3~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \c0|Mux3~8 .extended_lut = "off";
defparam \c0|Mux3~8 .lut_mask = 64'h101A151FB0BAB5BF;
defparam \c0|Mux3~8 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y22_N12
cyclonev_lcell_comb \c0|Mux8~1 (
// Equation(s):
// \c0|Mux8~1_combout  = ( \c0|Mux3~9_combout  & ( \c0|Mux3~7_combout  & ( ((!\c0|c3|out [0] & ((\c0|Mux3~6_combout ))) # (\c0|c3|out [0] & (\c0|Mux3~8_combout ))) # (\c0|c3|out [3]) ) ) ) # ( !\c0|Mux3~9_combout  & ( \c0|Mux3~7_combout  & ( (!\c0|c3|out [0] 
// & (((\c0|Mux3~6_combout ) # (\c0|c3|out [3])))) # (\c0|c3|out [0] & (\c0|Mux3~8_combout  & (!\c0|c3|out [3]))) ) ) ) # ( \c0|Mux3~9_combout  & ( !\c0|Mux3~7_combout  & ( (!\c0|c3|out [0] & (((!\c0|c3|out [3] & \c0|Mux3~6_combout )))) # (\c0|c3|out [0] & 
// (((\c0|c3|out [3])) # (\c0|Mux3~8_combout ))) ) ) ) # ( !\c0|Mux3~9_combout  & ( !\c0|Mux3~7_combout  & ( (!\c0|c3|out [3] & ((!\c0|c3|out [0] & ((\c0|Mux3~6_combout ))) # (\c0|c3|out [0] & (\c0|Mux3~8_combout )))) ) ) )

	.dataa(!\c0|Mux3~8_combout ),
	.datab(!\c0|c3|out [0]),
	.datac(!\c0|c3|out [3]),
	.datad(!\c0|Mux3~6_combout ),
	.datae(!\c0|Mux3~9_combout ),
	.dataf(!\c0|Mux3~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\c0|Mux8~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \c0|Mux8~1 .extended_lut = "off";
defparam \c0|Mux8~1 .lut_mask = 64'h10D013D31CDC1FDF;
defparam \c0|Mux8~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y22_N6
cyclonev_lcell_comb \c0|Mux8~0 (
// Equation(s):
// \c0|Mux8~0_combout  = ( \c0|Mux3~2_combout  & ( \c0|Mux3~5_combout  & ( (!\c0|c3|out [0] & ((!\c0|c3|out [3]) # ((\c0|Mux3~3_combout )))) # (\c0|c3|out [0] & (((\c0|Mux3~4_combout )) # (\c0|c3|out [3]))) ) ) ) # ( !\c0|Mux3~2_combout  & ( 
// \c0|Mux3~5_combout  & ( (!\c0|c3|out [0] & (\c0|c3|out [3] & (\c0|Mux3~3_combout ))) # (\c0|c3|out [0] & (((\c0|Mux3~4_combout )) # (\c0|c3|out [3]))) ) ) ) # ( \c0|Mux3~2_combout  & ( !\c0|Mux3~5_combout  & ( (!\c0|c3|out [0] & ((!\c0|c3|out [3]) # 
// ((\c0|Mux3~3_combout )))) # (\c0|c3|out [0] & (!\c0|c3|out [3] & ((\c0|Mux3~4_combout )))) ) ) ) # ( !\c0|Mux3~2_combout  & ( !\c0|Mux3~5_combout  & ( (!\c0|c3|out [0] & (\c0|c3|out [3] & (\c0|Mux3~3_combout ))) # (\c0|c3|out [0] & (!\c0|c3|out [3] & 
// ((\c0|Mux3~4_combout )))) ) ) )

	.dataa(!\c0|c3|out [0]),
	.datab(!\c0|c3|out [3]),
	.datac(!\c0|Mux3~3_combout ),
	.datad(!\c0|Mux3~4_combout ),
	.datae(!\c0|Mux3~2_combout ),
	.dataf(!\c0|Mux3~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\c0|Mux8~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \c0|Mux8~0 .extended_lut = "off";
defparam \c0|Mux8~0 .lut_mask = 64'h02468ACE13579BDF;
defparam \c0|Mux8~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y22_N36
cyclonev_lcell_comb \c0|Mux8~3 (
// Equation(s):
// \c0|Mux8~3_combout  = ( \c0|Mux3~0_combout  & ( \c0|Mux8~0_combout  & ( (!\c0|Mux8~2_combout ) # ((!\c0|Add6~0_combout  & ((\c0|Mux3~1_combout ))) # (\c0|Add6~0_combout  & (\c0|Mux8~1_combout ))) ) ) ) # ( !\c0|Mux3~0_combout  & ( \c0|Mux8~0_combout  & ( 
// (!\c0|Mux8~2_combout  & (((\c0|Add6~0_combout )))) # (\c0|Mux8~2_combout  & ((!\c0|Add6~0_combout  & ((\c0|Mux3~1_combout ))) # (\c0|Add6~0_combout  & (\c0|Mux8~1_combout )))) ) ) ) # ( \c0|Mux3~0_combout  & ( !\c0|Mux8~0_combout  & ( (!\c0|Mux8~2_combout 
//  & (((!\c0|Add6~0_combout )))) # (\c0|Mux8~2_combout  & ((!\c0|Add6~0_combout  & ((\c0|Mux3~1_combout ))) # (\c0|Add6~0_combout  & (\c0|Mux8~1_combout )))) ) ) ) # ( !\c0|Mux3~0_combout  & ( !\c0|Mux8~0_combout  & ( (\c0|Mux8~2_combout  & 
// ((!\c0|Add6~0_combout  & ((\c0|Mux3~1_combout ))) # (\c0|Add6~0_combout  & (\c0|Mux8~1_combout )))) ) ) )

	.dataa(!\c0|Mux8~2_combout ),
	.datab(!\c0|Mux8~1_combout ),
	.datac(!\c0|Add6~0_combout ),
	.datad(!\c0|Mux3~1_combout ),
	.datae(!\c0|Mux3~0_combout ),
	.dataf(!\c0|Mux8~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\c0|Mux8~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \c0|Mux8~3 .extended_lut = "off";
defparam \c0|Mux8~3 .lut_mask = 64'h0151A1F10B5BABFB;
defparam \c0|Mux8~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y24_N57
cyclonev_lcell_comb \c0|data_write[0]~20 (
// Equation(s):
// \c0|data_write[0]~20_combout  = ( \c0|r0|altsyncram_component|auto_generated|q_a [0] & ( (\c0|Mux8~3_combout  & \c0|Selector13~0_combout ) ) )

	.dataa(!\c0|Mux8~3_combout ),
	.datab(!\c0|Selector13~0_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(!\c0|r0|altsyncram_component|auto_generated|q_a [0]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\c0|data_write[0]~20_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \c0|data_write[0]~20 .extended_lut = "off";
defparam \c0|data_write[0]~20 .lut_mask = 64'h0000111100001111;
defparam \c0|data_write[0]~20 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y23_N18
cyclonev_lcell_comb \c0|adj_score~17 (
// Equation(s):
// \c0|adj_score~17_combout  = ( \c0|Mux6~2_combout  & ( !\c0|adj_score~4_combout  $ (((!\c0|adj_score~1_combout  $ (!\c0|adj_score~0_combout )) # (\c0|LessThan7~0_combout ))) ) ) # ( !\c0|Mux6~2_combout  & ( !\c0|adj_score~4_combout  $ 
// (((!\c0|adj_score~1_combout  $ (\c0|adj_score~0_combout )) # (\c0|LessThan7~0_combout ))) ) )

	.dataa(!\c0|adj_score~1_combout ),
	.datab(!\c0|LessThan7~0_combout ),
	.datac(!\c0|adj_score~0_combout ),
	.datad(!\c0|adj_score~4_combout ),
	.datae(gnd),
	.dataf(!\c0|Mux6~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\c0|adj_score~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \c0|adj_score~17 .extended_lut = "off";
defparam \c0|adj_score~17 .lut_mask = 64'h48B748B7847B847B;
defparam \c0|adj_score~17 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y23_N12
cyclonev_lcell_comb \c0|data_write[0]~21 (
// Equation(s):
// \c0|data_write[0]~21_combout  = ( \c0|adj_score~13_combout  & ( \c0|adj_score~14_combout  & ( \c0|data_write[0]~20_combout  ) ) ) # ( !\c0|adj_score~13_combout  & ( \c0|adj_score~14_combout  & ( ((\c0|data_write[0]~2_combout  & 
// (\c0|r0|altsyncram_component|auto_generated|q_a [0] & \c0|adj_score~17_combout ))) # (\c0|data_write[0]~20_combout ) ) ) ) # ( \c0|adj_score~13_combout  & ( !\c0|adj_score~14_combout  & ( \c0|data_write[0]~20_combout  ) ) ) # ( !\c0|adj_score~13_combout  
// & ( !\c0|adj_score~14_combout  & ( \c0|data_write[0]~20_combout  ) ) )

	.dataa(!\c0|data_write[0]~20_combout ),
	.datab(!\c0|data_write[0]~2_combout ),
	.datac(!\c0|r0|altsyncram_component|auto_generated|q_a [0]),
	.datad(!\c0|adj_score~17_combout ),
	.datae(!\c0|adj_score~13_combout ),
	.dataf(!\c0|adj_score~14_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\c0|data_write[0]~21_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \c0|data_write[0]~21 .extended_lut = "off";
defparam \c0|data_write[0]~21 .lut_mask = 64'h5555555555575555;
defparam \c0|data_write[0]~21 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y23_N36
cyclonev_lcell_comb \d0|Mux0~8 (
// Equation(s):
// \d0|Mux0~8_combout  = ( \c0|c2|out [1] & ( \c0|r0|altsyncram_component|auto_generated|q_a [10] & ( (!\c0|c2|out[0]~DUPLICATE_q  & ((!\c0|r0|altsyncram_component|auto_generated|q_a [9]))) # (\c0|c2|out[0]~DUPLICATE_q  & 
// (!\c0|r0|altsyncram_component|auto_generated|q_a [8])) ) ) ) # ( !\c0|c2|out [1] & ( \c0|r0|altsyncram_component|auto_generated|q_a [10] & ( (!\c0|c2|out[0]~DUPLICATE_q  & !\c0|r0|altsyncram_component|auto_generated|q_a [11]) ) ) ) # ( \c0|c2|out [1] & ( 
// !\c0|r0|altsyncram_component|auto_generated|q_a [10] & ( (!\c0|c2|out[0]~DUPLICATE_q  & ((!\c0|r0|altsyncram_component|auto_generated|q_a [9]))) # (\c0|c2|out[0]~DUPLICATE_q  & (!\c0|r0|altsyncram_component|auto_generated|q_a [8])) ) ) ) # ( !\c0|c2|out 
// [1] & ( !\c0|r0|altsyncram_component|auto_generated|q_a [10] & ( (!\c0|r0|altsyncram_component|auto_generated|q_a [11]) # (\c0|c2|out[0]~DUPLICATE_q ) ) ) )

	.dataa(!\c0|r0|altsyncram_component|auto_generated|q_a [8]),
	.datab(!\c0|c2|out[0]~DUPLICATE_q ),
	.datac(!\c0|r0|altsyncram_component|auto_generated|q_a [11]),
	.datad(!\c0|r0|altsyncram_component|auto_generated|q_a [9]),
	.datae(!\c0|c2|out [1]),
	.dataf(!\c0|r0|altsyncram_component|auto_generated|q_a [10]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\d0|Mux0~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \d0|Mux0~8 .extended_lut = "off";
defparam \d0|Mux0~8 .lut_mask = 64'hF3F3EE22C0C0EE22;
defparam \d0|Mux0~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y25_N36
cyclonev_lcell_comb \d0|Mux0~5 (
// Equation(s):
// \d0|Mux0~5_combout  = ( \c0|c2|out[0]~DUPLICATE_q  & ( \c0|r0|altsyncram_component|auto_generated|q_a [7] & ( (!\c0|c2|out [1] & ((!\c0|r0|altsyncram_component|auto_generated|q_a [6]))) # (\c0|c2|out [1] & (!\c0|r0|altsyncram_component|auto_generated|q_a 
// [4])) ) ) ) # ( !\c0|c2|out[0]~DUPLICATE_q  & ( \c0|r0|altsyncram_component|auto_generated|q_a [7] & ( (\c0|c2|out [1] & !\c0|r0|altsyncram_component|auto_generated|q_a [5]) ) ) ) # ( \c0|c2|out[0]~DUPLICATE_q  & ( 
// !\c0|r0|altsyncram_component|auto_generated|q_a [7] & ( (!\c0|c2|out [1] & ((!\c0|r0|altsyncram_component|auto_generated|q_a [6]))) # (\c0|c2|out [1] & (!\c0|r0|altsyncram_component|auto_generated|q_a [4])) ) ) ) # ( !\c0|c2|out[0]~DUPLICATE_q  & ( 
// !\c0|r0|altsyncram_component|auto_generated|q_a [7] & ( (!\c0|c2|out [1]) # (!\c0|r0|altsyncram_component|auto_generated|q_a [5]) ) ) )

	.dataa(!\c0|r0|altsyncram_component|auto_generated|q_a [4]),
	.datab(!\c0|r0|altsyncram_component|auto_generated|q_a [6]),
	.datac(!\c0|c2|out [1]),
	.datad(!\c0|r0|altsyncram_component|auto_generated|q_a [5]),
	.datae(!\c0|c2|out[0]~DUPLICATE_q ),
	.dataf(!\c0|r0|altsyncram_component|auto_generated|q_a [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\d0|Mux0~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \d0|Mux0~5 .extended_lut = "off";
defparam \d0|Mux0~5 .lut_mask = 64'hFFF0CACA0F00CACA;
defparam \d0|Mux0~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y25_N18
cyclonev_lcell_comb \d0|Mux0~6 (
// Equation(s):
// \d0|Mux0~6_combout  = ( \c0|r0|altsyncram_component|auto_generated|q_a [0] & ( \c0|r0|altsyncram_component|auto_generated|q_a [1] & ( (!\c0|c2|out [1] & ((!\c0|c2|out[0]~DUPLICATE_q  & (!\c0|r0|altsyncram_component|auto_generated|q_a [3])) # 
// (\c0|c2|out[0]~DUPLICATE_q  & ((!\c0|r0|altsyncram_component|auto_generated|q_a [2]))))) ) ) ) # ( !\c0|r0|altsyncram_component|auto_generated|q_a [0] & ( \c0|r0|altsyncram_component|auto_generated|q_a [1] & ( (!\c0|c2|out [1] & 
// ((!\c0|c2|out[0]~DUPLICATE_q  & (!\c0|r0|altsyncram_component|auto_generated|q_a [3])) # (\c0|c2|out[0]~DUPLICATE_q  & ((!\c0|r0|altsyncram_component|auto_generated|q_a [2]))))) # (\c0|c2|out [1] & (((\c0|c2|out[0]~DUPLICATE_q )))) ) ) ) # ( 
// \c0|r0|altsyncram_component|auto_generated|q_a [0] & ( !\c0|r0|altsyncram_component|auto_generated|q_a [1] & ( (!\c0|c2|out [1] & ((!\c0|c2|out[0]~DUPLICATE_q  & (!\c0|r0|altsyncram_component|auto_generated|q_a [3])) # (\c0|c2|out[0]~DUPLICATE_q  & 
// ((!\c0|r0|altsyncram_component|auto_generated|q_a [2]))))) # (\c0|c2|out [1] & (((!\c0|c2|out[0]~DUPLICATE_q )))) ) ) ) # ( !\c0|r0|altsyncram_component|auto_generated|q_a [0] & ( !\c0|r0|altsyncram_component|auto_generated|q_a [1] & ( 
// ((!\c0|c2|out[0]~DUPLICATE_q  & (!\c0|r0|altsyncram_component|auto_generated|q_a [3])) # (\c0|c2|out[0]~DUPLICATE_q  & ((!\c0|r0|altsyncram_component|auto_generated|q_a [2])))) # (\c0|c2|out [1]) ) ) )

	.dataa(!\c0|r0|altsyncram_component|auto_generated|q_a [3]),
	.datab(!\c0|r0|altsyncram_component|auto_generated|q_a [2]),
	.datac(!\c0|c2|out [1]),
	.datad(!\c0|c2|out[0]~DUPLICATE_q ),
	.datae(!\c0|r0|altsyncram_component|auto_generated|q_a [0]),
	.dataf(!\c0|r0|altsyncram_component|auto_generated|q_a [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\d0|Mux0~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \d0|Mux0~6 .extended_lut = "off";
defparam \d0|Mux0~6 .lut_mask = 64'hAFCFAFC0A0CFA0C0;
defparam \d0|Mux0~6 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y23_N42
cyclonev_lcell_comb \d0|Mux0~7 (
// Equation(s):
// \d0|Mux0~7_combout  = ( \c0|r0|altsyncram_component|auto_generated|q_a [13] & ( \c0|r0|altsyncram_component|auto_generated|q_a [15] & ( (\c0|c2|out[0]~DUPLICATE_q  & ((!\c0|c2|out [1] & ((!\c0|r0|altsyncram_component|auto_generated|q_a [14]))) # 
// (\c0|c2|out [1] & (!\c0|r0|altsyncram_component|auto_generated|q_a [12])))) ) ) ) # ( !\c0|r0|altsyncram_component|auto_generated|q_a [13] & ( \c0|r0|altsyncram_component|auto_generated|q_a [15] & ( (!\c0|c2|out[0]~DUPLICATE_q  & (((\c0|c2|out [1])))) # 
// (\c0|c2|out[0]~DUPLICATE_q  & ((!\c0|c2|out [1] & ((!\c0|r0|altsyncram_component|auto_generated|q_a [14]))) # (\c0|c2|out [1] & (!\c0|r0|altsyncram_component|auto_generated|q_a [12])))) ) ) ) # ( \c0|r0|altsyncram_component|auto_generated|q_a [13] & ( 
// !\c0|r0|altsyncram_component|auto_generated|q_a [15] & ( (!\c0|c2|out[0]~DUPLICATE_q  & (((!\c0|c2|out [1])))) # (\c0|c2|out[0]~DUPLICATE_q  & ((!\c0|c2|out [1] & ((!\c0|r0|altsyncram_component|auto_generated|q_a [14]))) # (\c0|c2|out [1] & 
// (!\c0|r0|altsyncram_component|auto_generated|q_a [12])))) ) ) ) # ( !\c0|r0|altsyncram_component|auto_generated|q_a [13] & ( !\c0|r0|altsyncram_component|auto_generated|q_a [15] & ( (!\c0|c2|out[0]~DUPLICATE_q ) # ((!\c0|c2|out [1] & 
// ((!\c0|r0|altsyncram_component|auto_generated|q_a [14]))) # (\c0|c2|out [1] & (!\c0|r0|altsyncram_component|auto_generated|q_a [12]))) ) ) )

	.dataa(!\c0|r0|altsyncram_component|auto_generated|q_a [12]),
	.datab(!\c0|c2|out[0]~DUPLICATE_q ),
	.datac(!\c0|c2|out [1]),
	.datad(!\c0|r0|altsyncram_component|auto_generated|q_a [14]),
	.datae(!\c0|r0|altsyncram_component|auto_generated|q_a [13]),
	.dataf(!\c0|r0|altsyncram_component|auto_generated|q_a [15]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\d0|Mux0~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \d0|Mux0~7 .extended_lut = "off";
defparam \d0|Mux0~7 .lut_mask = 64'hFECEF2C23E0E3202;
defparam \d0|Mux0~7 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y23_N48
cyclonev_lcell_comb \d0|Mux0~9 (
// Equation(s):
// \d0|Mux0~9_combout  = ( \d0|Mux0~6_combout  & ( \d0|Mux0~7_combout  & ( (!\c0|c2|out[2]~DUPLICATE_q  & (((\c0|c2|out [3]) # (\d0|Mux0~5_combout )))) # (\c0|c2|out[2]~DUPLICATE_q  & (((!\c0|c2|out [3])) # (\d0|Mux0~8_combout ))) ) ) ) # ( 
// !\d0|Mux0~6_combout  & ( \d0|Mux0~7_combout  & ( (!\c0|c2|out[2]~DUPLICATE_q  & (((\c0|c2|out [3]) # (\d0|Mux0~5_combout )))) # (\c0|c2|out[2]~DUPLICATE_q  & (\d0|Mux0~8_combout  & ((\c0|c2|out [3])))) ) ) ) # ( \d0|Mux0~6_combout  & ( !\d0|Mux0~7_combout 
//  & ( (!\c0|c2|out[2]~DUPLICATE_q  & (((\d0|Mux0~5_combout  & !\c0|c2|out [3])))) # (\c0|c2|out[2]~DUPLICATE_q  & (((!\c0|c2|out [3])) # (\d0|Mux0~8_combout ))) ) ) ) # ( !\d0|Mux0~6_combout  & ( !\d0|Mux0~7_combout  & ( (!\c0|c2|out[2]~DUPLICATE_q  & 
// (((\d0|Mux0~5_combout  & !\c0|c2|out [3])))) # (\c0|c2|out[2]~DUPLICATE_q  & (\d0|Mux0~8_combout  & ((\c0|c2|out [3])))) ) ) )

	.dataa(!\d0|Mux0~8_combout ),
	.datab(!\c0|c2|out[2]~DUPLICATE_q ),
	.datac(!\d0|Mux0~5_combout ),
	.datad(!\c0|c2|out [3]),
	.datae(!\d0|Mux0~6_combout ),
	.dataf(!\d0|Mux0~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\d0|Mux0~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \d0|Mux0~9 .extended_lut = "off";
defparam \d0|Mux0~9 .lut_mask = 64'h0C113F110CDD3FDD;
defparam \d0|Mux0~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y23_N36
cyclonev_lcell_comb \d0|Mux0~14 (
// Equation(s):
// \d0|Mux0~14_combout  = ( !\c0|c2|out [1] & ( ((!\c0|c2|out[2]~DUPLICATE_q  & ((!\c0|c2|out[0]~DUPLICATE_q  & ((!\c0|r0|altsyncram_component|auto_generated|q_a [39]))) # (\c0|c2|out[0]~DUPLICATE_q  & (!\c0|r0|altsyncram_component|auto_generated|q_a 
// [38])))) # (\c0|c2|out[2]~DUPLICATE_q  & (((\c0|c2|out[0]~DUPLICATE_q ))))) ) ) # ( \c0|c2|out [1] & ( ((!\c0|c2|out[2]~DUPLICATE_q  & ((!\c0|c2|out[0]~DUPLICATE_q  & ((!\c0|r0|altsyncram_component|auto_generated|q_a [37]))) # (\c0|c2|out[0]~DUPLICATE_q  
// & (!\c0|r0|altsyncram_component|auto_generated|q_a [36])))) # (\c0|c2|out[2]~DUPLICATE_q  & (((\c0|c2|out[0]~DUPLICATE_q ))))) ) )

	.dataa(!\c0|r0|altsyncram_component|auto_generated|q_a [38]),
	.datab(!\c0|r0|altsyncram_component|auto_generated|q_a [36]),
	.datac(!\c0|r0|altsyncram_component|auto_generated|q_a [37]),
	.datad(!\c0|c2|out[2]~DUPLICATE_q ),
	.datae(!\c0|c2|out [1]),
	.dataf(!\c0|c2|out[0]~DUPLICATE_q ),
	.datag(!\c0|r0|altsyncram_component|auto_generated|q_a [39]),
	.cin(gnd),
	.sharein(gnd),
	.combout(\d0|Mux0~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \d0|Mux0~14 .extended_lut = "on";
defparam \d0|Mux0~14 .lut_mask = 64'hF000F000AAFFCCFF;
defparam \d0|Mux0~14 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y20_N36
cyclonev_lcell_comb \d0|Mux0~10 (
// Equation(s):
// \d0|Mux0~10_combout  = ( !\c0|c2|out [1] & ( (!\d0|Mux0~14_combout  & (((!\c0|r0|altsyncram_component|auto_generated|q_a [35] & (\c0|c2|out [2]))))) # (\d0|Mux0~14_combout  & ((((!\c0|c2|out [2]) # (!\c0|r0|altsyncram_component|auto_generated|q_a 
// [34]))))) ) ) # ( \c0|c2|out [1] & ( (!\d0|Mux0~14_combout  & (((!\c0|r0|altsyncram_component|auto_generated|q_a [33] & (\c0|c2|out [2]))))) # (\d0|Mux0~14_combout  & ((!\c0|r0|altsyncram_component|auto_generated|q_a [32]) # (((!\c0|c2|out [2]))))) ) )

	.dataa(!\d0|Mux0~14_combout ),
	.datab(!\c0|r0|altsyncram_component|auto_generated|q_a [32]),
	.datac(!\c0|r0|altsyncram_component|auto_generated|q_a [33]),
	.datad(!\c0|c2|out [2]),
	.datae(!\c0|c2|out [1]),
	.dataf(!\c0|r0|altsyncram_component|auto_generated|q_a [34]),
	.datag(!\c0|r0|altsyncram_component|auto_generated|q_a [35]),
	.cin(gnd),
	.sharein(gnd),
	.combout(\d0|Mux0~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \d0|Mux0~10 .extended_lut = "on";
defparam \d0|Mux0~10 .lut_mask = 64'h55F555E455A055E4;
defparam \d0|Mux0~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y22_N39
cyclonev_lcell_comb \d0|Mux0~0 (
// Equation(s):
// \d0|Mux0~0_combout  = ( \c0|r0|altsyncram_component|auto_generated|q_a [19] & ( \c0|r0|altsyncram_component|auto_generated|q_a [27] & ( (!\c0|c2|out[2]~DUPLICATE_q  & ((!\c0|c2|out [3] & ((!\c0|r0|altsyncram_component|auto_generated|q_a [23]))) # 
// (\c0|c2|out [3] & (!\c0|r0|altsyncram_component|auto_generated|q_a [31])))) ) ) ) # ( !\c0|r0|altsyncram_component|auto_generated|q_a [19] & ( \c0|r0|altsyncram_component|auto_generated|q_a [27] & ( (!\c0|c2|out [3] & 
// (((!\c0|r0|altsyncram_component|auto_generated|q_a [23]) # (\c0|c2|out[2]~DUPLICATE_q )))) # (\c0|c2|out [3] & (!\c0|r0|altsyncram_component|auto_generated|q_a [31] & ((!\c0|c2|out[2]~DUPLICATE_q )))) ) ) ) # ( 
// \c0|r0|altsyncram_component|auto_generated|q_a [19] & ( !\c0|r0|altsyncram_component|auto_generated|q_a [27] & ( (!\c0|c2|out [3] & (((!\c0|r0|altsyncram_component|auto_generated|q_a [23] & !\c0|c2|out[2]~DUPLICATE_q )))) # (\c0|c2|out [3] & 
// ((!\c0|r0|altsyncram_component|auto_generated|q_a [31]) # ((\c0|c2|out[2]~DUPLICATE_q )))) ) ) ) # ( !\c0|r0|altsyncram_component|auto_generated|q_a [19] & ( !\c0|r0|altsyncram_component|auto_generated|q_a [27] & ( ((!\c0|c2|out [3] & 
// ((!\c0|r0|altsyncram_component|auto_generated|q_a [23]))) # (\c0|c2|out [3] & (!\c0|r0|altsyncram_component|auto_generated|q_a [31]))) # (\c0|c2|out[2]~DUPLICATE_q ) ) ) )

	.dataa(!\c0|c2|out [3]),
	.datab(!\c0|r0|altsyncram_component|auto_generated|q_a [31]),
	.datac(!\c0|r0|altsyncram_component|auto_generated|q_a [23]),
	.datad(!\c0|c2|out[2]~DUPLICATE_q ),
	.datae(!\c0|r0|altsyncram_component|auto_generated|q_a [19]),
	.dataf(!\c0|r0|altsyncram_component|auto_generated|q_a [27]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\d0|Mux0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \d0|Mux0~0 .extended_lut = "off";
defparam \d0|Mux0~0 .lut_mask = 64'hE4FFE455E4AAE400;
defparam \d0|Mux0~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y20_N24
cyclonev_lcell_comb \d0|Mux0~3 (
// Equation(s):
// \d0|Mux0~3_combout  = ( \c0|r0|altsyncram_component|auto_generated|q_a [24] & ( \c0|r0|altsyncram_component|auto_generated|q_a [16] & ( (!\c0|c2|out [2] & ((!\c0|c2|out [3] & (!\c0|r0|altsyncram_component|auto_generated|q_a [20])) # (\c0|c2|out [3] & 
// ((!\c0|r0|altsyncram_component|auto_generated|q_a [28]))))) ) ) ) # ( !\c0|r0|altsyncram_component|auto_generated|q_a [24] & ( \c0|r0|altsyncram_component|auto_generated|q_a [16] & ( (!\c0|c2|out [3] & (!\c0|c2|out [2] & 
// (!\c0|r0|altsyncram_component|auto_generated|q_a [20]))) # (\c0|c2|out [3] & (((!\c0|r0|altsyncram_component|auto_generated|q_a [28])) # (\c0|c2|out [2]))) ) ) ) # ( \c0|r0|altsyncram_component|auto_generated|q_a [24] & ( 
// !\c0|r0|altsyncram_component|auto_generated|q_a [16] & ( (!\c0|c2|out [3] & (((!\c0|r0|altsyncram_component|auto_generated|q_a [20])) # (\c0|c2|out [2]))) # (\c0|c2|out [3] & (!\c0|c2|out [2] & ((!\c0|r0|altsyncram_component|auto_generated|q_a [28])))) ) 
// ) ) # ( !\c0|r0|altsyncram_component|auto_generated|q_a [24] & ( !\c0|r0|altsyncram_component|auto_generated|q_a [16] & ( ((!\c0|c2|out [3] & (!\c0|r0|altsyncram_component|auto_generated|q_a [20])) # (\c0|c2|out [3] & 
// ((!\c0|r0|altsyncram_component|auto_generated|q_a [28])))) # (\c0|c2|out [2]) ) ) )

	.dataa(!\c0|c2|out [3]),
	.datab(!\c0|c2|out [2]),
	.datac(!\c0|r0|altsyncram_component|auto_generated|q_a [20]),
	.datad(!\c0|r0|altsyncram_component|auto_generated|q_a [28]),
	.datae(!\c0|r0|altsyncram_component|auto_generated|q_a [24]),
	.dataf(!\c0|r0|altsyncram_component|auto_generated|q_a [16]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\d0|Mux0~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \d0|Mux0~3 .extended_lut = "off";
defparam \d0|Mux0~3 .lut_mask = 64'hF7B3E6A2D591C480;
defparam \d0|Mux0~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y21_N3
cyclonev_lcell_comb \d0|Mux0~2 (
// Equation(s):
// \d0|Mux0~2_combout  = ( \c0|c2|out [3] & ( \c0|r0|altsyncram_component|auto_generated|q_a [21] & ( (!\c0|c2|out[2]~DUPLICATE_q  & (!\c0|r0|altsyncram_component|auto_generated|q_a [29])) # (\c0|c2|out[2]~DUPLICATE_q  & 
// ((!\c0|r0|altsyncram_component|auto_generated|q_a [25]))) ) ) ) # ( !\c0|c2|out [3] & ( \c0|r0|altsyncram_component|auto_generated|q_a [21] & ( (!\c0|r0|altsyncram_component|auto_generated|q_a [17] & \c0|c2|out[2]~DUPLICATE_q ) ) ) ) # ( \c0|c2|out [3] & 
// ( !\c0|r0|altsyncram_component|auto_generated|q_a [21] & ( (!\c0|c2|out[2]~DUPLICATE_q  & (!\c0|r0|altsyncram_component|auto_generated|q_a [29])) # (\c0|c2|out[2]~DUPLICATE_q  & ((!\c0|r0|altsyncram_component|auto_generated|q_a [25]))) ) ) ) # ( 
// !\c0|c2|out [3] & ( !\c0|r0|altsyncram_component|auto_generated|q_a [21] & ( (!\c0|r0|altsyncram_component|auto_generated|q_a [17]) # (!\c0|c2|out[2]~DUPLICATE_q ) ) ) )

	.dataa(!\c0|r0|altsyncram_component|auto_generated|q_a [17]),
	.datab(!\c0|c2|out[2]~DUPLICATE_q ),
	.datac(!\c0|r0|altsyncram_component|auto_generated|q_a [29]),
	.datad(!\c0|r0|altsyncram_component|auto_generated|q_a [25]),
	.datae(!\c0|c2|out [3]),
	.dataf(!\c0|r0|altsyncram_component|auto_generated|q_a [21]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\d0|Mux0~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \d0|Mux0~2 .extended_lut = "off";
defparam \d0|Mux0~2 .lut_mask = 64'hEEEEF3C02222F3C0;
defparam \d0|Mux0~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y22_N36
cyclonev_lcell_comb \d0|Mux0~1 (
// Equation(s):
// \d0|Mux0~1_combout  = ( \c0|r0|altsyncram_component|auto_generated|q_a [18] & ( \c0|r0|altsyncram_component|auto_generated|q_a [26] & ( (!\c0|c2|out[2]~DUPLICATE_q  & ((!\c0|c2|out [3] & ((!\c0|r0|altsyncram_component|auto_generated|q_a [22]))) # 
// (\c0|c2|out [3] & (!\c0|r0|altsyncram_component|auto_generated|q_a [30])))) ) ) ) # ( !\c0|r0|altsyncram_component|auto_generated|q_a [18] & ( \c0|r0|altsyncram_component|auto_generated|q_a [26] & ( (!\c0|c2|out[2]~DUPLICATE_q  & ((!\c0|c2|out [3] & 
// ((!\c0|r0|altsyncram_component|auto_generated|q_a [22]))) # (\c0|c2|out [3] & (!\c0|r0|altsyncram_component|auto_generated|q_a [30])))) # (\c0|c2|out[2]~DUPLICATE_q  & (((!\c0|c2|out [3])))) ) ) ) # ( \c0|r0|altsyncram_component|auto_generated|q_a [18] & 
// ( !\c0|r0|altsyncram_component|auto_generated|q_a [26] & ( (!\c0|c2|out[2]~DUPLICATE_q  & ((!\c0|c2|out [3] & ((!\c0|r0|altsyncram_component|auto_generated|q_a [22]))) # (\c0|c2|out [3] & (!\c0|r0|altsyncram_component|auto_generated|q_a [30])))) # 
// (\c0|c2|out[2]~DUPLICATE_q  & (((\c0|c2|out [3])))) ) ) ) # ( !\c0|r0|altsyncram_component|auto_generated|q_a [18] & ( !\c0|r0|altsyncram_component|auto_generated|q_a [26] & ( ((!\c0|c2|out [3] & ((!\c0|r0|altsyncram_component|auto_generated|q_a [22]))) # 
// (\c0|c2|out [3] & (!\c0|r0|altsyncram_component|auto_generated|q_a [30]))) # (\c0|c2|out[2]~DUPLICATE_q ) ) ) )

	.dataa(!\c0|c2|out[2]~DUPLICATE_q ),
	.datab(!\c0|r0|altsyncram_component|auto_generated|q_a [30]),
	.datac(!\c0|r0|altsyncram_component|auto_generated|q_a [22]),
	.datad(!\c0|c2|out [3]),
	.datae(!\c0|r0|altsyncram_component|auto_generated|q_a [18]),
	.dataf(!\c0|r0|altsyncram_component|auto_generated|q_a [26]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\d0|Mux0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \d0|Mux0~1 .extended_lut = "off";
defparam \d0|Mux0~1 .lut_mask = 64'hF5DDA0DDF588A088;
defparam \d0|Mux0~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y20_N45
cyclonev_lcell_comb \d0|Mux0~4 (
// Equation(s):
// \d0|Mux0~4_combout  = ( \d0|Mux0~2_combout  & ( \d0|Mux0~1_combout  & ( (!\c0|c2|out[0]~DUPLICATE_q  & (((\d0|Mux0~0_combout )) # (\c0|c2|out [1]))) # (\c0|c2|out[0]~DUPLICATE_q  & ((!\c0|c2|out [1]) # ((\d0|Mux0~3_combout )))) ) ) ) # ( 
// !\d0|Mux0~2_combout  & ( \d0|Mux0~1_combout  & ( (!\c0|c2|out[0]~DUPLICATE_q  & (!\c0|c2|out [1] & (\d0|Mux0~0_combout ))) # (\c0|c2|out[0]~DUPLICATE_q  & ((!\c0|c2|out [1]) # ((\d0|Mux0~3_combout )))) ) ) ) # ( \d0|Mux0~2_combout  & ( !\d0|Mux0~1_combout 
//  & ( (!\c0|c2|out[0]~DUPLICATE_q  & (((\d0|Mux0~0_combout )) # (\c0|c2|out [1]))) # (\c0|c2|out[0]~DUPLICATE_q  & (\c0|c2|out [1] & ((\d0|Mux0~3_combout )))) ) ) ) # ( !\d0|Mux0~2_combout  & ( !\d0|Mux0~1_combout  & ( (!\c0|c2|out[0]~DUPLICATE_q  & 
// (!\c0|c2|out [1] & (\d0|Mux0~0_combout ))) # (\c0|c2|out[0]~DUPLICATE_q  & (\c0|c2|out [1] & ((\d0|Mux0~3_combout )))) ) ) )

	.dataa(!\c0|c2|out[0]~DUPLICATE_q ),
	.datab(!\c0|c2|out [1]),
	.datac(!\d0|Mux0~0_combout ),
	.datad(!\d0|Mux0~3_combout ),
	.datae(!\d0|Mux0~2_combout ),
	.dataf(!\d0|Mux0~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\d0|Mux0~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \d0|Mux0~4 .extended_lut = "off";
defparam \d0|Mux0~4 .lut_mask = 64'h08192A3B4C5D6E7F;
defparam \d0|Mux0~4 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y20_N30
cyclonev_lcell_comb \d0|c~0 (
// Equation(s):
// \d0|c~0_combout  = ( \c0|c2|out [4] & ( \d0|Mux0~4_combout  & ( (\c0|c2|out [3] & (!\d0|Mux0~9_combout  & !\c0|c2|out[5]~DUPLICATE_q )) ) ) ) # ( !\c0|c2|out [4] & ( \d0|Mux0~4_combout  & ( (!\c0|c2|out [3] & ((!\c0|c2|out[5]~DUPLICATE_q  & 
// ((!\d0|Mux0~10_combout ))) # (\c0|c2|out[5]~DUPLICATE_q  & (!\d0|Mux0~9_combout )))) ) ) ) # ( \c0|c2|out [4] & ( !\d0|Mux0~4_combout  & ( (!\c0|c2|out[5]~DUPLICATE_q  & ((!\c0|c2|out [3]) # (!\d0|Mux0~9_combout ))) ) ) ) # ( !\c0|c2|out [4] & ( 
// !\d0|Mux0~4_combout  & ( (!\c0|c2|out [3] & ((!\c0|c2|out[5]~DUPLICATE_q  & ((!\d0|Mux0~10_combout ))) # (\c0|c2|out[5]~DUPLICATE_q  & (!\d0|Mux0~9_combout )))) # (\c0|c2|out [3] & (((!\c0|c2|out[5]~DUPLICATE_q )))) ) ) )

	.dataa(!\c0|c2|out [3]),
	.datab(!\d0|Mux0~9_combout ),
	.datac(!\d0|Mux0~10_combout ),
	.datad(!\c0|c2|out[5]~DUPLICATE_q ),
	.datae(!\c0|c2|out [4]),
	.dataf(!\d0|Mux0~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\d0|c~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \d0|c~0 .extended_lut = "off";
defparam \d0|c~0 .lut_mask = 64'hF588EE00A0884400;
defparam \d0|c~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y19_N39
cyclonev_lcell_comb \d0|c~1 (
// Equation(s):
// \d0|c~1_combout  = ( \d0|c [0] & ( \d0|c~0_combout  & ( (!\c0|current_state.S_CYCLE_0~q  & !\c0|current_state.S_LOAD_XYC~q ) ) ) ) # ( \d0|c [0] & ( !\d0|c~0_combout  ) ) # ( !\d0|c [0] & ( !\d0|c~0_combout  & ( (\c0|current_state.S_LOAD_XYC~q ) # 
// (\c0|current_state.S_CYCLE_0~q ) ) ) )

	.dataa(!\c0|current_state.S_CYCLE_0~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\c0|current_state.S_LOAD_XYC~q ),
	.datae(!\d0|c [0]),
	.dataf(!\d0|c~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\d0|c~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \d0|c~1 .extended_lut = "off";
defparam \d0|c~1 .lut_mask = 64'h55FFFFFF0000AA00;
defparam \d0|c~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y19_N41
dffeas \d0|c[0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\d0|c~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[1]~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d0|c [0]),
	.prn(vcc));
// synopsys translate_off
defparam \d0|c[0] .is_wysiwyg = "true";
defparam \d0|c[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y19_N0
cyclonev_lcell_comb \d0|x[2]~feeder (
// Equation(s):
// \d0|x[2]~feeder_combout  = ( \c0|c2|out[0]~DUPLICATE_q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\c0|c2|out[0]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\d0|x[2]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \d0|x[2]~feeder .extended_lut = "off";
defparam \d0|x[2]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \d0|x[2]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y19_N2
dffeas \d0|x[2] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\d0|x[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[1]~input_o ),
	.sload(gnd),
	.ena(\d0|y[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d0|x [2]),
	.prn(vcc));
// synopsys translate_off
defparam \d0|x[2] .is_wysiwyg = "true";
defparam \d0|x[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y19_N9
cyclonev_lcell_comb \d0|x[3]~feeder (
// Equation(s):
// \d0|x[3]~feeder_combout  = ( \c0|c2|out [1] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\c0|c2|out [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\d0|x[3]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \d0|x[3]~feeder .extended_lut = "off";
defparam \d0|x[3]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \d0|x[3]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y19_N11
dffeas \d0|x[3] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\d0|x[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[1]~input_o ),
	.sload(gnd),
	.ena(\d0|y[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d0|x [3]),
	.prn(vcc));
// synopsys translate_off
defparam \d0|x[3] .is_wysiwyg = "true";
defparam \d0|x[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y19_N24
cyclonev_lcell_comb \d0|x[4]~feeder (
// Equation(s):
// \d0|x[4]~feeder_combout  = ( \c0|c2|out[2]~DUPLICATE_q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\c0|c2|out[2]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\d0|x[4]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \d0|x[4]~feeder .extended_lut = "off";
defparam \d0|x[4]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \d0|x[4]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y19_N26
dffeas \d0|x[4] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\d0|x[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[1]~input_o ),
	.sload(gnd),
	.ena(\d0|y[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d0|x [4]),
	.prn(vcc));
// synopsys translate_off
defparam \d0|x[4] .is_wysiwyg = "true";
defparam \d0|x[4] .power_up = "low";
// synopsys translate_on

// Location: M10K_X38_Y20_N0
cyclonev_ram_block \VGA|VideoMemory|auto_generated|ram_block1a2 (
	.portawe(\VGA|VideoMemory|auto_generated|decode2|w_anode105w [2]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.ena0(\VGA|VideoMemory|auto_generated|decode2|w_anode105w [2]),
	.ena1(\VGA|VideoMemory|auto_generated|rden_decode_b|w_anode143w [2]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\d0|c [0]}),
	.portaaddr({\VGA|user_input_translator|Add1~37_sumout ,\VGA|user_input_translator|Add1~33_sumout ,\VGA|user_input_translator|Add1~29_sumout ,\VGA|user_input_translator|Add1~25_sumout ,\VGA|user_input_translator|Add1~21_sumout ,\VGA|user_input_translator|Add1~17_sumout ,
\VGA|user_input_translator|Add1~13_sumout ,\VGA|user_input_translator|Add1~9_sumout ,\d0|x [4],\d0|x [3],\d0|x [2],\d0|c0|out [1],\d0|c0|out [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\VGA|controller|controller_translator|Add1~37_sumout ,\VGA|controller|controller_translator|Add1~33_sumout ,\VGA|controller|controller_translator|Add1~29_sumout ,\VGA|controller|controller_translator|Add1~25_sumout ,
\VGA|controller|controller_translator|Add1~21_sumout ,\VGA|controller|controller_translator|Add1~17_sumout ,\VGA|controller|controller_translator|Add1~13_sumout ,\VGA|controller|controller_translator|Add1~9_sumout ,\VGA|controller|xCounter [6],
\VGA|controller|xCounter [5],\VGA|controller|xCounter [4],\VGA|controller|xCounter[3]~DUPLICATE_q ,\VGA|controller|xCounter [2]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\VGA|VideoMemory|auto_generated|ram_block1a2_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .clk0_core_clock_enable = "ena0";
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .clk1_core_clock_enable = "ena1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .data_interleave_offset_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .data_interleave_width_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .init_file = "black.mif";
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .init_file_layout = "port_a";
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .logical_ram_name = "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_m6m1:auto_generated|ALTSYNCRAM";
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .mixed_port_feed_through_mode = "dont_care";
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .operation_mode = "dual_port";
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .port_a_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .port_a_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .port_a_byte_enable_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .port_a_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .port_a_data_out_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .port_a_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .port_a_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .port_a_first_bit_number = 2;
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .port_a_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .port_a_logical_ram_depth = 19200;
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .port_a_logical_ram_width = 3;
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .port_b_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .port_b_address_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .port_b_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .port_b_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .port_b_data_out_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .port_b_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .port_b_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .port_b_first_bit_number = 2;
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .port_b_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .port_b_logical_ram_depth = 19200;
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .port_b_logical_ram_width = 3;
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .port_b_read_enable_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .ram_block_type = "M20K";
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: MLABCELL_X34_Y16_N27
cyclonev_lcell_comb \VGA|VideoMemory|auto_generated|decode2|w_anode126w[2] (
// Equation(s):
// \VGA|VideoMemory|auto_generated|decode2|w_anode126w [2] = ( \VGA|user_input_translator|Add1~1_sumout  & ( (\VGA|writeEn~0_combout  & !\VGA|user_input_translator|Add1~5_sumout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\VGA|writeEn~0_combout ),
	.datad(!\VGA|user_input_translator|Add1~5_sumout ),
	.datae(gnd),
	.dataf(!\VGA|user_input_translator|Add1~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|VideoMemory|auto_generated|decode2|w_anode126w [2]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|decode2|w_anode126w[2] .extended_lut = "off";
defparam \VGA|VideoMemory|auto_generated|decode2|w_anode126w[2] .lut_mask = 64'h000000000F000F00;
defparam \VGA|VideoMemory|auto_generated|decode2|w_anode126w[2] .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y16_N9
cyclonev_lcell_comb \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode166w[2] (
// Equation(s):
// \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode166w [2] = ( \VGA|controller|controller_translator|Add1~5_sumout  & ( !\VGA|controller|controller_translator|Add1~1_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\VGA|controller|controller_translator|Add1~1_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\VGA|controller|controller_translator|Add1~5_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|VideoMemory|auto_generated|rden_decode_b|w_anode166w [2]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode166w[2] .extended_lut = "off";
defparam \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode166w[2] .lut_mask = 64'h00000000F0F0F0F0;
defparam \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode166w[2] .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X26_Y17_N0
cyclonev_ram_block \VGA|VideoMemory|auto_generated|ram_block1a7 (
	.portawe(\VGA|VideoMemory|auto_generated|decode2|w_anode126w [2]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.ena0(\VGA|VideoMemory|auto_generated|decode2|w_anode126w [2]),
	.ena1(\VGA|VideoMemory|auto_generated|rden_decode_b|w_anode166w [2]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\d0|c [0],\d0|c [0]}),
	.portaaddr({\VGA|user_input_translator|Add1~33_sumout ,\VGA|user_input_translator|Add1~29_sumout ,\VGA|user_input_translator|Add1~25_sumout ,\VGA|user_input_translator|Add1~21_sumout ,\VGA|user_input_translator|Add1~17_sumout ,\VGA|user_input_translator|Add1~13_sumout ,
\VGA|user_input_translator|Add1~9_sumout ,\d0|x [4],\d0|x [3],\d0|x [2],\d0|c0|out [1],\d0|c0|out [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr({\VGA|controller|controller_translator|Add1~33_sumout ,\VGA|controller|controller_translator|Add1~29_sumout ,\VGA|controller|controller_translator|Add1~25_sumout ,\VGA|controller|controller_translator|Add1~21_sumout ,
\VGA|controller|controller_translator|Add1~17_sumout ,\VGA|controller|controller_translator|Add1~13_sumout ,\VGA|controller|controller_translator|Add1~9_sumout ,\VGA|controller|xCounter [6],\VGA|controller|xCounter [5],\VGA|controller|xCounter [4],
\VGA|controller|xCounter[3]~DUPLICATE_q ,\VGA|controller|xCounter [2]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\VGA|VideoMemory|auto_generated|ram_block1a7_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .clk0_core_clock_enable = "ena0";
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .clk1_core_clock_enable = "ena1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .data_interleave_offset_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .data_interleave_width_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .init_file = "black.mif";
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .init_file_layout = "port_a";
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .logical_ram_name = "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_m6m1:auto_generated|ALTSYNCRAM";
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .mixed_port_feed_through_mode = "dont_care";
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .operation_mode = "dual_port";
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .port_a_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .port_a_address_width = 12;
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .port_a_byte_enable_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .port_a_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .port_a_data_out_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .port_a_data_width = 2;
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .port_a_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .port_a_first_bit_number = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .port_a_last_address = 4095;
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .port_a_logical_ram_depth = 19200;
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .port_a_logical_ram_width = 3;
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .port_b_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .port_b_address_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .port_b_address_width = 12;
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .port_b_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .port_b_data_out_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .port_b_data_width = 2;
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .port_b_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .port_b_first_bit_number = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .port_b_last_address = 4095;
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .port_b_logical_ram_depth = 19200;
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .port_b_logical_ram_width = 3;
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .port_b_read_enable_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .ram_block_type = "M20K";
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: MLABCELL_X34_Y16_N15
cyclonev_lcell_comb \VGA|VideoMemory|auto_generated|decode2|w_anode118w[2] (
// Equation(s):
// \VGA|VideoMemory|auto_generated|decode2|w_anode118w [2] = ( !\VGA|user_input_translator|Add1~1_sumout  & ( (\VGA|writeEn~0_combout  & \VGA|user_input_translator|Add1~5_sumout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\VGA|writeEn~0_combout ),
	.datad(!\VGA|user_input_translator|Add1~5_sumout ),
	.datae(gnd),
	.dataf(!\VGA|user_input_translator|Add1~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|VideoMemory|auto_generated|decode2|w_anode118w [2]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|decode2|w_anode118w[2] .extended_lut = "off";
defparam \VGA|VideoMemory|auto_generated|decode2|w_anode118w[2] .lut_mask = 64'h000F000F00000000;
defparam \VGA|VideoMemory|auto_generated|decode2|w_anode118w[2] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y16_N42
cyclonev_lcell_comb \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode157w[2] (
// Equation(s):
// \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode157w [2] = (\VGA|controller|controller_translator|Add1~1_sumout  & !\VGA|controller|controller_translator|Add1~5_sumout )

	.dataa(!\VGA|controller|controller_translator|Add1~1_sumout ),
	.datab(!\VGA|controller|controller_translator|Add1~5_sumout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|VideoMemory|auto_generated|rden_decode_b|w_anode157w [2]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode157w[2] .extended_lut = "off";
defparam \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode157w[2] .lut_mask = 64'h4444444444444444;
defparam \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode157w[2] .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y17_N0
cyclonev_ram_block \VGA|VideoMemory|auto_generated|ram_block1a5 (
	.portawe(\VGA|VideoMemory|auto_generated|decode2|w_anode118w [2]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.ena0(\VGA|VideoMemory|auto_generated|decode2|w_anode118w [2]),
	.ena1(\VGA|VideoMemory|auto_generated|rden_decode_b|w_anode157w [2]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\d0|c [0]}),
	.portaaddr({\VGA|user_input_translator|Add1~37_sumout ,\VGA|user_input_translator|Add1~33_sumout ,\VGA|user_input_translator|Add1~29_sumout ,\VGA|user_input_translator|Add1~25_sumout ,\VGA|user_input_translator|Add1~21_sumout ,\VGA|user_input_translator|Add1~17_sumout ,
\VGA|user_input_translator|Add1~13_sumout ,\VGA|user_input_translator|Add1~9_sumout ,\d0|x [4],\d0|x [3],\d0|x [2],\d0|c0|out [1],\d0|c0|out [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\VGA|controller|controller_translator|Add1~37_sumout ,\VGA|controller|controller_translator|Add1~33_sumout ,\VGA|controller|controller_translator|Add1~29_sumout ,\VGA|controller|controller_translator|Add1~25_sumout ,
\VGA|controller|controller_translator|Add1~21_sumout ,\VGA|controller|controller_translator|Add1~17_sumout ,\VGA|controller|controller_translator|Add1~13_sumout ,\VGA|controller|controller_translator|Add1~9_sumout ,\VGA|controller|xCounter [6],
\VGA|controller|xCounter [5],\VGA|controller|xCounter [4],\VGA|controller|xCounter[3]~DUPLICATE_q ,\VGA|controller|xCounter [2]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\VGA|VideoMemory|auto_generated|ram_block1a5_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .clk0_core_clock_enable = "ena0";
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .clk1_core_clock_enable = "ena1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .data_interleave_offset_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .data_interleave_width_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .init_file = "black.mif";
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .init_file_layout = "port_a";
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .logical_ram_name = "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_m6m1:auto_generated|ALTSYNCRAM";
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .mixed_port_feed_through_mode = "dont_care";
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .operation_mode = "dual_port";
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .port_a_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .port_a_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .port_a_byte_enable_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .port_a_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .port_a_data_out_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .port_a_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .port_a_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .port_a_first_bit_number = 2;
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .port_a_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .port_a_logical_ram_depth = 19200;
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .port_a_logical_ram_width = 3;
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .port_b_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .port_b_address_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .port_b_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .port_b_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .port_b_data_out_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .port_b_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .port_b_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .port_b_first_bit_number = 2;
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .port_b_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .port_b_logical_ram_depth = 19200;
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .port_b_logical_ram_width = 3;
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .port_b_read_enable_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .ram_block_type = "M20K";
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: FF_X34_Y16_N59
dffeas \VGA|VideoMemory|auto_generated|address_reg_b[1] (
	.clk(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.d(\VGA|controller|controller_translator|Add1~5_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|VideoMemory|auto_generated|address_reg_b [1]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|address_reg_b[1] .is_wysiwyg = "true";
defparam \VGA|VideoMemory|auto_generated|address_reg_b[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y16_N23
dffeas \VGA|VideoMemory|auto_generated|out_address_reg_b[1] (
	.clk(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\VGA|VideoMemory|auto_generated|address_reg_b [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|VideoMemory|auto_generated|out_address_reg_b [1]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|out_address_reg_b[1] .is_wysiwyg = "true";
defparam \VGA|VideoMemory|auto_generated|out_address_reg_b[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y16_N56
dffeas \VGA|VideoMemory|auto_generated|address_reg_b[0] (
	.clk(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.d(\VGA|controller|controller_translator|Add1~1_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|VideoMemory|auto_generated|address_reg_b [0]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|address_reg_b[0] .is_wysiwyg = "true";
defparam \VGA|VideoMemory|auto_generated|address_reg_b[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y16_N50
dffeas \VGA|VideoMemory|auto_generated|out_address_reg_b[0] (
	.clk(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\VGA|VideoMemory|auto_generated|address_reg_b [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|VideoMemory|auto_generated|out_address_reg_b [0]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|out_address_reg_b[0] .is_wysiwyg = "true";
defparam \VGA|VideoMemory|auto_generated|out_address_reg_b[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y16_N24
cyclonev_lcell_comb \VGA|VideoMemory|auto_generated|mux3|result_node[2]~0 (
// Equation(s):
// \VGA|VideoMemory|auto_generated|mux3|result_node[2]~0_combout  = ( \VGA|VideoMemory|auto_generated|out_address_reg_b [0] & ( (!\VGA|VideoMemory|auto_generated|out_address_reg_b [1] & ((\VGA|VideoMemory|auto_generated|ram_block1a5~portbdataout ))) # 
// (\VGA|VideoMemory|auto_generated|out_address_reg_b [1] & (\VGA|VideoMemory|auto_generated|ram_block1a8 )) ) ) # ( !\VGA|VideoMemory|auto_generated|out_address_reg_b [0] & ( (!\VGA|VideoMemory|auto_generated|out_address_reg_b [1] & 
// (\VGA|VideoMemory|auto_generated|ram_block1a2~portbdataout )) # (\VGA|VideoMemory|auto_generated|out_address_reg_b [1] & ((\VGA|VideoMemory|auto_generated|ram_block1a8 ))) ) )

	.dataa(!\VGA|VideoMemory|auto_generated|ram_block1a2~portbdataout ),
	.datab(!\VGA|VideoMemory|auto_generated|ram_block1a8 ),
	.datac(!\VGA|VideoMemory|auto_generated|ram_block1a5~portbdataout ),
	.datad(!\VGA|VideoMemory|auto_generated|out_address_reg_b [1]),
	.datae(gnd),
	.dataf(!\VGA|VideoMemory|auto_generated|out_address_reg_b [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|VideoMemory|auto_generated|mux3|result_node[2]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|mux3|result_node[2]~0 .extended_lut = "off";
defparam \VGA|VideoMemory|auto_generated|mux3|result_node[2]~0 .lut_mask = 64'h553355330F330F33;
defparam \VGA|VideoMemory|auto_generated|mux3|result_node[2]~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X26_Y19_N0
cyclonev_ram_block \VGA|VideoMemory|auto_generated|ram_block1a1 (
	.portawe(\VGA|VideoMemory|auto_generated|decode2|w_anode105w [2]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.ena0(\VGA|VideoMemory|auto_generated|decode2|w_anode105w [2]),
	.ena1(\VGA|VideoMemory|auto_generated|rden_decode_b|w_anode143w [2]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\d0|c [0]}),
	.portaaddr({\VGA|user_input_translator|Add1~37_sumout ,\VGA|user_input_translator|Add1~33_sumout ,\VGA|user_input_translator|Add1~29_sumout ,\VGA|user_input_translator|Add1~25_sumout ,\VGA|user_input_translator|Add1~21_sumout ,\VGA|user_input_translator|Add1~17_sumout ,
\VGA|user_input_translator|Add1~13_sumout ,\VGA|user_input_translator|Add1~9_sumout ,\d0|x [4],\d0|x [3],\d0|x [2],\d0|c0|out [1],\d0|c0|out [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\VGA|controller|controller_translator|Add1~37_sumout ,\VGA|controller|controller_translator|Add1~33_sumout ,\VGA|controller|controller_translator|Add1~29_sumout ,\VGA|controller|controller_translator|Add1~25_sumout ,
\VGA|controller|controller_translator|Add1~21_sumout ,\VGA|controller|controller_translator|Add1~17_sumout ,\VGA|controller|controller_translator|Add1~13_sumout ,\VGA|controller|controller_translator|Add1~9_sumout ,\VGA|controller|xCounter [6],
\VGA|controller|xCounter [5],\VGA|controller|xCounter [4],\VGA|controller|xCounter[3]~DUPLICATE_q ,\VGA|controller|xCounter [2]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\VGA|VideoMemory|auto_generated|ram_block1a1_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .clk0_core_clock_enable = "ena0";
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .clk1_core_clock_enable = "ena1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .data_interleave_offset_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .data_interleave_width_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .init_file = "black.mif";
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .init_file_layout = "port_a";
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .logical_ram_name = "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_m6m1:auto_generated|ALTSYNCRAM";
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .mixed_port_feed_through_mode = "dont_care";
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .operation_mode = "dual_port";
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .port_a_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .port_a_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .port_a_byte_enable_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .port_a_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .port_a_data_out_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .port_a_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .port_a_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .port_a_first_bit_number = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .port_a_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .port_a_logical_ram_depth = 19200;
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .port_a_logical_ram_width = 3;
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .port_b_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .port_b_address_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .port_b_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .port_b_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .port_b_data_out_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .port_b_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .port_b_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .port_b_first_bit_number = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .port_b_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .port_b_logical_ram_depth = 19200;
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .port_b_logical_ram_width = 3;
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .port_b_read_enable_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .ram_block_type = "M20K";
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X38_Y19_N0
cyclonev_ram_block \VGA|VideoMemory|auto_generated|ram_block1a4 (
	.portawe(\VGA|VideoMemory|auto_generated|decode2|w_anode118w [2]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.ena0(\VGA|VideoMemory|auto_generated|decode2|w_anode118w [2]),
	.ena1(\VGA|VideoMemory|auto_generated|rden_decode_b|w_anode157w [2]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\d0|c [0]}),
	.portaaddr({\VGA|user_input_translator|Add1~37_sumout ,\VGA|user_input_translator|Add1~33_sumout ,\VGA|user_input_translator|Add1~29_sumout ,\VGA|user_input_translator|Add1~25_sumout ,\VGA|user_input_translator|Add1~21_sumout ,\VGA|user_input_translator|Add1~17_sumout ,
\VGA|user_input_translator|Add1~13_sumout ,\VGA|user_input_translator|Add1~9_sumout ,\d0|x [4],\d0|x [3],\d0|x [2],\d0|c0|out [1],\d0|c0|out [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\VGA|controller|controller_translator|Add1~37_sumout ,\VGA|controller|controller_translator|Add1~33_sumout ,\VGA|controller|controller_translator|Add1~29_sumout ,\VGA|controller|controller_translator|Add1~25_sumout ,
\VGA|controller|controller_translator|Add1~21_sumout ,\VGA|controller|controller_translator|Add1~17_sumout ,\VGA|controller|controller_translator|Add1~13_sumout ,\VGA|controller|controller_translator|Add1~9_sumout ,\VGA|controller|xCounter [6],
\VGA|controller|xCounter [5],\VGA|controller|xCounter [4],\VGA|controller|xCounter[3]~DUPLICATE_q ,\VGA|controller|xCounter [2]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\VGA|VideoMemory|auto_generated|ram_block1a4_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .clk0_core_clock_enable = "ena0";
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .clk1_core_clock_enable = "ena1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .data_interleave_offset_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .data_interleave_width_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .init_file = "black.mif";
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .init_file_layout = "port_a";
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .logical_ram_name = "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_m6m1:auto_generated|ALTSYNCRAM";
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .mixed_port_feed_through_mode = "dont_care";
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .operation_mode = "dual_port";
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .port_a_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .port_a_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .port_a_byte_enable_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .port_a_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .port_a_data_out_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .port_a_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .port_a_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .port_a_first_bit_number = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .port_a_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .port_a_logical_ram_depth = 19200;
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .port_a_logical_ram_width = 3;
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .port_b_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .port_b_address_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .port_b_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .port_b_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .port_b_data_out_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .port_b_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .port_b_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .port_b_first_bit_number = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .port_b_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .port_b_logical_ram_depth = 19200;
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .port_b_logical_ram_width = 3;
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .port_b_read_enable_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .ram_block_type = "M20K";
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X33_Y16_N6
cyclonev_lcell_comb \VGA|VideoMemory|auto_generated|mux3|result_node[1]~1 (
// Equation(s):
// \VGA|VideoMemory|auto_generated|mux3|result_node[1]~1_combout  = ( \VGA|VideoMemory|auto_generated|out_address_reg_b [1] & ( \VGA|VideoMemory|auto_generated|ram_block1a4~portbdataout  & ( \VGA|VideoMemory|auto_generated|ram_block1a7~portbdataout  ) ) ) # 
// ( !\VGA|VideoMemory|auto_generated|out_address_reg_b [1] & ( \VGA|VideoMemory|auto_generated|ram_block1a4~portbdataout  & ( (\VGA|VideoMemory|auto_generated|ram_block1a1~portbdataout ) # (\VGA|VideoMemory|auto_generated|out_address_reg_b [0]) ) ) ) # ( 
// \VGA|VideoMemory|auto_generated|out_address_reg_b [1] & ( !\VGA|VideoMemory|auto_generated|ram_block1a4~portbdataout  & ( \VGA|VideoMemory|auto_generated|ram_block1a7~portbdataout  ) ) ) # ( !\VGA|VideoMemory|auto_generated|out_address_reg_b [1] & ( 
// !\VGA|VideoMemory|auto_generated|ram_block1a4~portbdataout  & ( (!\VGA|VideoMemory|auto_generated|out_address_reg_b [0] & \VGA|VideoMemory|auto_generated|ram_block1a1~portbdataout ) ) ) )

	.dataa(gnd),
	.datab(!\VGA|VideoMemory|auto_generated|out_address_reg_b [0]),
	.datac(!\VGA|VideoMemory|auto_generated|ram_block1a7~portbdataout ),
	.datad(!\VGA|VideoMemory|auto_generated|ram_block1a1~portbdataout ),
	.datae(!\VGA|VideoMemory|auto_generated|out_address_reg_b [1]),
	.dataf(!\VGA|VideoMemory|auto_generated|ram_block1a4~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|VideoMemory|auto_generated|mux3|result_node[1]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|mux3|result_node[1]~1 .extended_lut = "off";
defparam \VGA|VideoMemory|auto_generated|mux3|result_node[1]~1 .lut_mask = 64'h00CC0F0F33FF0F0F;
defparam \VGA|VideoMemory|auto_generated|mux3|result_node[1]~1 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X26_Y20_N0
cyclonev_ram_block \VGA|VideoMemory|auto_generated|ram_block1a0 (
	.portawe(\VGA|VideoMemory|auto_generated|decode2|w_anode105w [2]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.ena0(\VGA|VideoMemory|auto_generated|decode2|w_anode105w [2]),
	.ena1(\VGA|VideoMemory|auto_generated|rden_decode_b|w_anode143w [2]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\d0|c [0]}),
	.portaaddr({\VGA|user_input_translator|Add1~37_sumout ,\VGA|user_input_translator|Add1~33_sumout ,\VGA|user_input_translator|Add1~29_sumout ,\VGA|user_input_translator|Add1~25_sumout ,\VGA|user_input_translator|Add1~21_sumout ,\VGA|user_input_translator|Add1~17_sumout ,
\VGA|user_input_translator|Add1~13_sumout ,\VGA|user_input_translator|Add1~9_sumout ,\d0|x [4],\d0|x [3],\d0|x [2],\d0|c0|out [1],\d0|c0|out [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\VGA|controller|controller_translator|Add1~37_sumout ,\VGA|controller|controller_translator|Add1~33_sumout ,\VGA|controller|controller_translator|Add1~29_sumout ,\VGA|controller|controller_translator|Add1~25_sumout ,
\VGA|controller|controller_translator|Add1~21_sumout ,\VGA|controller|controller_translator|Add1~17_sumout ,\VGA|controller|controller_translator|Add1~13_sumout ,\VGA|controller|controller_translator|Add1~9_sumout ,\VGA|controller|xCounter [6],
\VGA|controller|xCounter [5],\VGA|controller|xCounter [4],\VGA|controller|xCounter[3]~DUPLICATE_q ,\VGA|controller|xCounter [2]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\VGA|VideoMemory|auto_generated|ram_block1a0_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .clk0_core_clock_enable = "ena0";
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .clk1_core_clock_enable = "ena1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .init_file = "black.mif";
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .init_file_layout = "port_a";
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .logical_ram_name = "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_m6m1:auto_generated|ALTSYNCRAM";
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .mixed_port_feed_through_mode = "dont_care";
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .operation_mode = "dual_port";
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .port_a_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .port_a_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .port_a_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 19200;
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .port_a_logical_ram_width = 3;
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .port_b_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .port_b_address_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .port_b_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .port_b_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .port_b_data_out_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .port_b_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .port_b_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .port_b_first_bit_number = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .port_b_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .port_b_logical_ram_depth = 19200;
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .port_b_logical_ram_width = 3;
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .port_b_read_enable_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .ram_block_type = "M20K";
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X26_Y18_N0
cyclonev_ram_block \VGA|VideoMemory|auto_generated|ram_block1a6 (
	.portawe(\VGA|VideoMemory|auto_generated|decode2|w_anode126w [2]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.ena0(\VGA|VideoMemory|auto_generated|decode2|w_anode126w [2]),
	.ena1(\VGA|VideoMemory|auto_generated|rden_decode_b|w_anode166w [2]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({gnd,\d0|c [0]}),
	.portaaddr({\VGA|user_input_translator|Add1~33_sumout ,\VGA|user_input_translator|Add1~29_sumout ,\VGA|user_input_translator|Add1~25_sumout ,\VGA|user_input_translator|Add1~21_sumout ,\VGA|user_input_translator|Add1~17_sumout ,\VGA|user_input_translator|Add1~13_sumout ,
\VGA|user_input_translator|Add1~9_sumout ,\d0|x [4],\d0|x [3],\d0|x [2],\d0|c0|out [1],\d0|c0|out [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr({\VGA|controller|controller_translator|Add1~33_sumout ,\VGA|controller|controller_translator|Add1~29_sumout ,\VGA|controller|controller_translator|Add1~25_sumout ,\VGA|controller|controller_translator|Add1~21_sumout ,
\VGA|controller|controller_translator|Add1~17_sumout ,\VGA|controller|controller_translator|Add1~13_sumout ,\VGA|controller|controller_translator|Add1~9_sumout ,\VGA|controller|xCounter [6],\VGA|controller|xCounter [5],\VGA|controller|xCounter [4],
\VGA|controller|xCounter[3]~DUPLICATE_q ,\VGA|controller|xCounter [2]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\VGA|VideoMemory|auto_generated|ram_block1a6_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .clk0_core_clock_enable = "ena0";
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .clk1_core_clock_enable = "ena1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .data_interleave_offset_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .data_interleave_width_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .init_file = "black.mif";
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .init_file_layout = "port_a";
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .logical_ram_name = "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_m6m1:auto_generated|ALTSYNCRAM";
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .mixed_port_feed_through_mode = "dont_care";
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .operation_mode = "dual_port";
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .port_a_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .port_a_address_width = 12;
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .port_a_byte_enable_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .port_a_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .port_a_data_out_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .port_a_data_width = 2;
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .port_a_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .port_a_first_bit_number = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .port_a_last_address = 4095;
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .port_a_logical_ram_depth = 19200;
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .port_a_logical_ram_width = 3;
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .port_b_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .port_b_address_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .port_b_address_width = 12;
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .port_b_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .port_b_data_out_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .port_b_data_width = 2;
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .port_b_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .port_b_first_bit_number = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .port_b_last_address = 4095;
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .port_b_logical_ram_depth = 19200;
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .port_b_logical_ram_width = 3;
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .port_b_read_enable_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .ram_block_type = "M20K";
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X38_Y18_N0
cyclonev_ram_block \VGA|VideoMemory|auto_generated|ram_block1a3 (
	.portawe(\VGA|VideoMemory|auto_generated|decode2|w_anode118w [2]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.ena0(\VGA|VideoMemory|auto_generated|decode2|w_anode118w [2]),
	.ena1(\VGA|VideoMemory|auto_generated|rden_decode_b|w_anode157w [2]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\d0|c [0]}),
	.portaaddr({\VGA|user_input_translator|Add1~37_sumout ,\VGA|user_input_translator|Add1~33_sumout ,\VGA|user_input_translator|Add1~29_sumout ,\VGA|user_input_translator|Add1~25_sumout ,\VGA|user_input_translator|Add1~21_sumout ,\VGA|user_input_translator|Add1~17_sumout ,
\VGA|user_input_translator|Add1~13_sumout ,\VGA|user_input_translator|Add1~9_sumout ,\d0|x [4],\d0|x [3],\d0|x [2],\d0|c0|out [1],\d0|c0|out [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\VGA|controller|controller_translator|Add1~37_sumout ,\VGA|controller|controller_translator|Add1~33_sumout ,\VGA|controller|controller_translator|Add1~29_sumout ,\VGA|controller|controller_translator|Add1~25_sumout ,
\VGA|controller|controller_translator|Add1~21_sumout ,\VGA|controller|controller_translator|Add1~17_sumout ,\VGA|controller|controller_translator|Add1~13_sumout ,\VGA|controller|controller_translator|Add1~9_sumout ,\VGA|controller|xCounter [6],
\VGA|controller|xCounter [5],\VGA|controller|xCounter [4],\VGA|controller|xCounter[3]~DUPLICATE_q ,\VGA|controller|xCounter [2]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\VGA|VideoMemory|auto_generated|ram_block1a3_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .clk0_core_clock_enable = "ena0";
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .clk1_core_clock_enable = "ena1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .data_interleave_offset_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .data_interleave_width_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .init_file = "black.mif";
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .init_file_layout = "port_a";
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .logical_ram_name = "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_m6m1:auto_generated|ALTSYNCRAM";
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .mixed_port_feed_through_mode = "dont_care";
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .operation_mode = "dual_port";
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .port_a_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .port_a_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .port_a_byte_enable_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .port_a_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .port_a_data_out_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .port_a_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .port_a_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .port_a_first_bit_number = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .port_a_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .port_a_logical_ram_depth = 19200;
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .port_a_logical_ram_width = 3;
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .port_b_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .port_b_address_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .port_b_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .port_b_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .port_b_data_out_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .port_b_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .port_b_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .port_b_first_bit_number = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .port_b_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .port_b_logical_ram_depth = 19200;
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .port_b_logical_ram_width = 3;
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .port_b_read_enable_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .ram_block_type = "M20K";
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X33_Y16_N15
cyclonev_lcell_comb \VGA|VideoMemory|auto_generated|mux3|result_node[0]~2 (
// Equation(s):
// \VGA|VideoMemory|auto_generated|mux3|result_node[0]~2_combout  = ( \VGA|VideoMemory|auto_generated|ram_block1a3~portbdataout  & ( (!\VGA|VideoMemory|auto_generated|out_address_reg_b [1] & (((\VGA|VideoMemory|auto_generated|out_address_reg_b [0])) # 
// (\VGA|VideoMemory|auto_generated|ram_block1a0~portbdataout ))) # (\VGA|VideoMemory|auto_generated|out_address_reg_b [1] & (((\VGA|VideoMemory|auto_generated|ram_block1a6~portbdataout )))) ) ) # ( !\VGA|VideoMemory|auto_generated|ram_block1a3~portbdataout  
// & ( (!\VGA|VideoMemory|auto_generated|out_address_reg_b [1] & (\VGA|VideoMemory|auto_generated|ram_block1a0~portbdataout  & ((!\VGA|VideoMemory|auto_generated|out_address_reg_b [0])))) # (\VGA|VideoMemory|auto_generated|out_address_reg_b [1] & 
// (((\VGA|VideoMemory|auto_generated|ram_block1a6~portbdataout )))) ) )

	.dataa(!\VGA|VideoMemory|auto_generated|ram_block1a0~portbdataout ),
	.datab(!\VGA|VideoMemory|auto_generated|ram_block1a6~portbdataout ),
	.datac(!\VGA|VideoMemory|auto_generated|out_address_reg_b [0]),
	.datad(!\VGA|VideoMemory|auto_generated|out_address_reg_b [1]),
	.datae(gnd),
	.dataf(!\VGA|VideoMemory|auto_generated|ram_block1a3~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|VideoMemory|auto_generated|mux3|result_node[0]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|mux3|result_node[0]~2 .extended_lut = "off";
defparam \VGA|VideoMemory|auto_generated|mux3|result_node[0]~2 .lut_mask = 64'h503350335F335F33;
defparam \VGA|VideoMemory|auto_generated|mux3|result_node[0]~2 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X22_Y0_N18
cyclonev_io_ibuf \SW[4]~input (
	.i(SW[4]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[4]~input_o ));
// synopsys translate_off
defparam \SW[4]~input .bus_hold = "false";
defparam \SW[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X60_Y0_N35
cyclonev_io_ibuf \SW[5]~input (
	.i(SW[5]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[5]~input_o ));
// synopsys translate_off
defparam \SW[5]~input .bus_hold = "false";
defparam \SW[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X72_Y0_N52
cyclonev_io_ibuf \SW[6]~input (
	.i(SW[6]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[6]~input_o ));
// synopsys translate_off
defparam \SW[6]~input .bus_hold = "false";
defparam \SW[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X34_Y0_N75
cyclonev_io_ibuf \SW[7]~input (
	.i(SW[7]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[7]~input_o ));
// synopsys translate_off
defparam \SW[7]~input .bus_hold = "false";
defparam \SW[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X89_Y16_N38
cyclonev_io_ibuf \SW[8]~input (
	.i(SW[8]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[8]~input_o ));
// synopsys translate_off
defparam \SW[8]~input .bus_hold = "false";
defparam \SW[8]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X34_Y81_N92
cyclonev_io_ibuf \SW[9]~input (
	.i(SW[9]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[9]~input_o ));
// synopsys translate_off
defparam \SW[9]~input .bus_hold = "false";
defparam \SW[9]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: MLABCELL_X84_Y32_N3
cyclonev_lcell_comb \~QUARTUS_CREATED_GND~I (
// Equation(s):

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\~QUARTUS_CREATED_GND~I_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \~QUARTUS_CREATED_GND~I .extended_lut = "off";
defparam \~QUARTUS_CREATED_GND~I .lut_mask = 64'h0000000000000000;
defparam \~QUARTUS_CREATED_GND~I .shared_arith = "off";
// synopsys translate_on


altera_pll_reconfig_tasks pll_reconfig_inst_tasks();
// synopsys translate_off
defparam pll_reconfig_inst_tasks .number_of_fplls = 1;
// synopsys translate_on

endmodule
