// Seed: 3629350538
module module_0 (
    input id_0,
    output id_1,
    output id_2,
    output logic id_3,
    input logic id_4,
    input id_5
);
  initial id_2 = 1;
  reg id_6 = 1;
  always id_6 <= 1 ? 1 : id_5;
  assign id_2 = id_6;
  logic id_7, id_8, id_9, id_10;
  logic id_11;
  type_18 id_12 (id_10);
endmodule
