<root><simulation><result_generated_time />2023-05-17 19:22:29<layer><layer_spec />{'B': 1, 'K': 324, 'C': 256, 'OY': 3, 'OX': 3, 'IY': 9, 'IX': 9, 'FY': 3, 'FX': 3, 'SY': 3, 'SX': 3, 'SFY': 1, 'SFX': 1, 'G': 1}<im2col_enable />False<total_MAC_operation />6718464<total_data_size_element />{'W': 746496, 'I': 20736, 'O': 2916}<total_data_reuse />{'W': 9, 'I': 324.0, 'O': 2304}</layer><search_engine><mem_hierarchy_search><mode />fixed<mem_scheme_index />1/1</mem_hierarchy_search><spatial_mapping_search><mode />hint-driven search<spatial_mapping_hint_list />[[{'Col': ['C_32']}, {'Row': ['OY_32']}]]<unrolling_scheme_index />1/1</spatial_mapping_search><temporal_mapping_search><mode />loma search<valid_temporal_mapping_found />6720</temporal_mapping_search></search_engine><hw_spec><PE_array><precision_bit />{'W': 8, 'I': 8, 'O_partial': 8, 'O_final': 8}<MAC_array_size />{'Col': 32, 'Row': 32}</PE_array><memory_hierarchy><mem_name_in_the_hierarchy><W />['spad_32byte', 'buffer_2Mbyte', 'sram_big']<I />['spad_32byte', 'buffer_2Mbyte', 'sram_big']<O />['spad_32byte', 'buffer_2Mbyte', 'sram_big']</mem_name_in_the_hierarchy><mem_size_bit />{'W': [512, 33554432, 34359738368], 'I': [512, 33554432, 34359738368], 'O': [512, 33554432, 34359738368]}<mem_bw_bit_per_cycle_or_mem_wordlength />{'W': [[64, 64], [512, 512], [2048, 2048]], 'I': [[64, 64], [512, 512], [2048, 2048]], 'O': [[64, 64], [512, 512], [2048, 2048]]}<mem_access_energy_per_word />{'W': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]], 'I': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]], 'O': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]]}<mem_type />{'W': ['dp_sb', 'dp_db', 'dp_sb'], 'I': ['dp_sb', 'dp_db', 'dp_sb'], 'O': ['dp_sb', 'dp_db', 'dp_sb']}<mem_share />{0: [('W', 'sram_big'), ('I', 'sram_big'), ('O', 'sram_big')], 1: [('W', 'buffer_2Mbyte'), ('I', 'buffer_2Mbyte'), ('O', 'buffer_2Mbyte')]}<mem_area_single_module />{'W': [0.000693826, 27.0113, 93.2871], 'I': [0.000693826, 27.0113, 93.2871], 'O': [0.000693826, 27.0113, 93.2871]}<mem_unroll />{'W': [32, 1, 1], 'I': [96, 1, 1], 'O': [3, 1, 1]}</memory_hierarchy></hw_spec><results><basic_info><spatial_unrolling><W />[[[], [('OY', 3)]], [[('C', 32)], []], [], []]<I />[[], [[('C', 32)], [('OY', 3)]], [], []]<O />[[[('C', 32)], []], [[], [('OY', 3)]], [], []]<greedy_mapping />False</spatial_unrolling><temporal_mapping><W />[[('K', 9), ('OX', 3), ('FX', 3)], [('FY', 3), ('C', 2), ('K', 36), ('C', 2), ('C', 2)], []]<I />[[('K', 9), ('OX', 3), ('FX', 3), ('FY', 3), ('C', 2), ('K', 36)], [('C', 2), ('C', 2)], []]<O />[[('K', 9), ('OX', 3), ('FX', 3), ('FY', 3), ('C', 2)], [('K', 36), ('C', 2), ('C', 2)], []]<fully_PE_level_output_stationary />False</temporal_mapping><data_reuse />{'W': [3.0, 3, 1, 1], 'I': [1.0, 324.0, 1.0, 1.0], 'O': [32.0, 18, 4, 1]}<I_pr_diagonally_broadcast_or_fifo_effect />'I': [False, False, False, False]<used_mem_size_bit />{'W': [216, 5971968, 5971968], 'I': [432, 165888, 165888], 'O': [216, 23328, 23328], 'O_partial': [216, 23328, 0], 'O_final': [0, 0, 23328]}<actual_mem_utilization_individual />{'W': [0.42, 0.18, 0.0], 'I': [0.84, 0.0, 0.0], 'O': [0.42, 0.0, 0.0]}<actual_mem_utilization_shared />{'W': [0.42, 0.18, 0.0], 'I': [0.84, 0.18, 0.0], 'O': [0.42, 0.18, 0.0]}<effective_mem_size_bit />{'W': [72, 1990656, 5971968], 'I': [432, 82944, 165888], 'O': [216, 23328, 23328], 'O_partial': [216, 23328, 0], 'O_final': [0, 0, 23328]}<total_unit_count />{'W': [96, 32, 1, 1], 'I': [96, 96, 1, 1], 'O': [96, 3, 1, 1]}<unique_unit_count />{'W': [32, 32, 1, 1], 'I': [96, 96, 1, 1], 'O': [3, 3, 1, 1]}<duplicate_unit_count />{'W': [3.0, 1.0, 1.0, 1.0], 'I': [1.0, 1.0, 1.0, 1.0], 'O': [32.0, 1.0, 1.0, 1.0]}<mem_access_count_elem><W />[[2239488, 746496], [746496, 746496], [746496, 0]]<I />[[746496, 20736], [20736, 20736], [20736, 0]]<O />[[(207036, 209952), (11664, 8748)], [(8748, 11664), (2916, 0)], [(0, 2916), (0, 0)]]<O_partial />[[(207036, 209952), (11664, 8748)], [(8748, 11664), (0, 0)], [(0, 0), (0, 0)]]<O_final />[[(0, 0), (0, 0)], [(0, 0), (2916, 0)], [(0, 2916), (0, 0)]]</mem_access_count_elem><mem_access_count_word><W />[[279936, 93312], [11664, 11664], [2916, 0]]<I />[[93312, 2592], [324, 324], [81, 0]]<O />[[(25880, 26244), (1458, 1094)], [(137, 182), (46, 0)], [(0, 11), (0, 0)]]<O_partial />[([25880, 26244], [1458, 1094]), ([137, 182], [0, 0]), ([0, 0], [0, 0])]<O_final />[([0, 0], [0, 0]), ([0, 0], [46, 0]), ([0, 11], [0, 0])]</mem_access_count_word><mac_count><active />6718464<idle />64945152</mac_count></basic_info><energy><total_energy />17940418.2<mem_energy_breakdown><W />[128.1, 2311.7, 3883.7]<I />[32.3, 64.2, 107.9]<O />[19.2, 36.1, 15.2]</mem_energy_breakdown><MAC_energy><active_MAC />14686562.3<idle_MAC />3247257.6<total />17933819.900000002</MAC_energy></energy><performance><mac_array_utilization><utilization_with_data_loading />0.08<utilization_without_data_loading />0.0938<utilization_spatial />0.0938<utilization_temporal_with_data_loading />0.8536<mac_utilize_temporal_without_data_loading />1.0</mac_array_utilization><latency><latency_cycle_with_data_loading />81986<latency_cycle_without_data_loading />69984<ideal_computing_cycle />69984<data_loading><load_cycle_total />12002<load_cycle_individual />{'W': [14, 11664, 0], 'I': [81, 324, 0]}<load_cycle_combined />{'W': 11664, 'I': 324}</data_loading><mem_stalling><mem_stall_cycle_total />0<mem_stall_cycle_individual />{'W': [[-69983], [-67314, -58684], [-69984, -69984]], 'I': [[-69983], [-1437, -1215], [-69984, -69984]], 'O': [[-69984], [-69552, -69840], [-69938, -69973]]}<mem_stall_cycle_shared />{'W': [[-69983], [-67314, 0], [0, 0]], 'I': [[-69983], [-1437, 0], [0, 0]], 'O': [[-69984], [-69552, -69840], [-69938, -69973]]}<latency_deep_analysis><data_size_each_level_unrolled />{'W': [216, 5971968, 5971968], 'I': [432, 165888, 165888], 'O': [216, 23328, 23328], 'O_partial': [216, 23328, 0], 'O_final': [0, 0, 23328]}<data_size_each_level_total />{'W': [6912, 5971968, 5971968], 'I': [41472, 165888, 165888], 'O': [648, 23328, 23328]}<loop_cycles_each_level />{'W': [81, 69984, 69984], 'I': [17496, 69984, 69984], 'O': [486, 69984, 69984]}<top_ir_loop_size />{'W': [1, 1, 1], 'I': [36, 1, 1], 'O': [18, 4, 1]}<req_aver_mem_bw />{'W': [[8.0, 2.7], [85.3, 85.3], [85.3, 85.3]], 'I': [[8.0, 0.0], [2.4, 2.4], [2.4, 2.4]], 'O': [[8.0, 0.4], [1.3, 0.3], [0.3, 0.3]]}<req_inst_mem_bw />{'W': [[8.0, 2.7], [85.3, 85.3], [85.3, 85.3]], 'I': [[8.0, 0.9], [85.3, 2.4], [2.4, 2.4]], 'O': [[8.0, 8.0], [24.0, 1.3], [1.3, 0.3]]}<req_mem_bw_bit_per_cycle_individual />{'W': [[8.0, 2.7], [85.3, 85.3], [85.3, 0]], 'I': [[8.0, 0.9], [85.3, 2.4], [2.4, 0]], 'O': [[8.0, 0.4], [1.3, 0.3], [0.3, 0]]}<req_mem_bw_bit_per_cycle_shared />{'W': [[8.0, 2.7], [172.3, 89.0], [87.7, 0.3]], 'I': [[8.0, 0.9], [172.3, 89.0], [87.7, 0.3]], 'O': [[8.0, 0.4], [172.3, 89.0], [87.7, 0.3]]}<output_distinguish />[('psum', 'psum'), ('psum', 'fsum'), ('fsum', 'fsum')]<mem_bw_requirement_meet />{'W': [[True, True], [True, True], [True, True]], 'I': [[True, True], [True, True], [True, True]], 'O': [[True, True], [True, True], [True, True]]}<trans_time_ideal />{'W': [[1, 1, 69984], [81, 81, 864], [69984, 69984, 1]], 'I': [[1, 1, 69984], [486, 17496, 4], [69984, 69984, 1]], 'O': [[1, 1, 69984], [486, 486, 144], [69984, 69984, 1]]}<trans_time_real />{'W': [[0, 1, 69984], [[3, 81, 864], [14, 81, 864]], [[11664, 69984, 1], [2916, 69984, 1]]], 'I': [[0, 1, 69984], [[7, 17496, 4], [81, 17496, 4]], [[324, 69984, 1], [81, 69984, 1]]], 'O': [[0, 1, 69984], [[3, 486, 144], [1, 486, 144]], [[46, 69984, 1], [11, 69984, 1]]]}<single_stall_cycle />{'W': [[-1], [-78, -68], [-58320, -67068]], 'I': [[-1], [-479, -405], [-69660, -69903]], 'O': [[-1], [-483, -485], [-69938, -69973]]}<single_stall_count />{'W': [69983, 863, 0], 'I': [69983, 3, 0], 'O': [69984, 144, 1]}<mem_compute_overlap_cc_for_shared_mem />{0: {'W': [0, 0], 'I': [0, 0], 'O': [46, 0]}, 1: {'W': [12082, 0], 'I': [243, 0], 'O': [432, 46]}}<mem_compute_overlap_stall_for_shared_mem_LH />{0: [[-69984, -69984], [-69938, -69984]], 1: [[-57227, -69984], [-69552, -69938]]}</latency_deep_analysis></mem_stalling></latency></performance><area><total_area />121.3<mem_area />120.4<mem_area_percentage />99.3 %</area></results><elapsed_time_second />0</simulation></root>