ABRAMOVICI, M., BREUER, M., AND FRIEDMAN, A. D. 1990. Digital Systems Testing and Testable Design. Computer Science Press, Inc., New York, NY.
BRAYTON, R., RUDELL, R., SANGIOVANNI-VINCENTELLI, A., AND WANG, A. 1987. MIS: A multiple-level logic optimization system. IEEE Trans. Comput.-Aided Des. Integr. Circuits 6 (Nov.), 1062-1080.
KAJIHARA, S., SHIBA, g., AND KINOSHITA, K. 1992. Removal of redundancy in logic circuits under classification of undetectable faults. In Proceedings of the 22nd IEEE International Symposium on Fault-Tolerant Computing (Boston, MA, July). IEEE Press, Piscataway, NJ, 263-270.
Wuudiann Ke , Premachandran R. Menon, Synthesis of Delay-Verifiable Combinational Circuits, IEEE Transactions on Computers, v.44 n.2, p.213-222, February 1995[doi>10.1109/12.364533]
PATIL, S. 1987. Automatic test pattern generation for delay faults in logic circuits. M.S. thesis, Dept. of ECE, Univ. of Iowa.
Alicja Pierzynska , Slawomir Pilarski, Non-Robust versus Robust, Proceedings of the  IEEE International Test Conference on Driving Down the Cost of Test, p.123-131, October 21-25, 1995
Irith Pomeranz , Sudhakar M. Reddy, On testing delay faults in macro-based combinational circuits, Proceedings of the 1994 IEEE/ACM international conference on Computer-aided design, p.332-339, November 06-10, 1994, San Jose, California, United States
Irith Pomeranz , Sudhakar M. Reddy, Functional test generation for delay faults in combinational circuits, Proceedings of the 1995 IEEE/ACM international conference on Computer-aided design, p.687-694, November 05-09, 1995, San Jose, California, United States
SMITH, G. L. 1985. Model for delay faults based upon paths. In Proceedings of the International Test Conference. 342-349.
Bill Underwood , Wai-On Law , Sungho Kang , Haluk Konuk, Fastpath: A Path-Delay Test Generator for Standard Scan Designs, Proceedings of the IEEE International Test Conference on TEST: The Next 25 Years, p.154-163, October 02-06, 1994
