CONFIG := scanchain
FPGA_DIR := ../../../fpga/tiny/mdff_frac_k6_N2_8x8
COMPILER := iverilog

include ../Makefile.in
