{
  "processor": "Motorola CPU32",
  "manufacturer": "Motorola",
  "year": 1990,
  "schema_version": "1.0",
  "source": "CPU32 Reference Manual, Motorola 1990",
  "instruction_count": 155,
  "instructions": [
    {
      "mnemonic": "ABCD Dn,Dn",
      "bytes": 2,
      "cycles": 6,
      "category": "alu",
      "addressing_mode": "data_register",
      "flags_affected": "XC",
      "notes": "Add BCD register"
    },
    {
      "mnemonic": "ADD.L Dn,Dn",
      "bytes": 2,
      "cycles": 2,
      "category": "alu",
      "addressing_mode": "data_register",
      "flags_affected": "XNZVC",
      "notes": "Add long register"
    },
    {
      "mnemonic": "ADD.L (An),Dn",
      "bytes": 2,
      "cycles": 5,
      "category": "alu",
      "addressing_mode": "address_indirect",
      "flags_affected": "XNZVC",
      "notes": "Add long from memory (no cache)"
    },
    {
      "mnemonic": "ADD.W Dn,Dn",
      "bytes": 2,
      "cycles": 2,
      "category": "alu",
      "addressing_mode": "data_register",
      "flags_affected": "XNZVC",
      "notes": "Add word register"
    },
    {
      "mnemonic": "ADDA.L ea,An",
      "bytes": 2,
      "cycles": 4,
      "category": "alu",
      "addressing_mode": "data_register",
      "flags_affected": "none",
      "notes": "Add to address register"
    },
    {
      "mnemonic": "ADDI.L #imm,Dn",
      "bytes": 6,
      "cycles": 4,
      "category": "alu",
      "addressing_mode": "immediate",
      "flags_affected": "XNZVC",
      "notes": "Add immediate long"
    },
    {
      "mnemonic": "ADDQ.L #q,Dn",
      "bytes": 2,
      "cycles": 2,
      "category": "alu",
      "addressing_mode": "immediate",
      "flags_affected": "XNZVC",
      "notes": "Add quick"
    },
    {
      "mnemonic": "AND.L Dn,Dn",
      "bytes": 2,
      "cycles": 2,
      "category": "alu",
      "addressing_mode": "data_register",
      "flags_affected": "NZV",
      "notes": "AND register"
    },
    {
      "mnemonic": "ASL.L Dn,Dn",
      "bytes": 2,
      "cycles": 8,
      "category": "alu",
      "addressing_mode": "data_register",
      "flags_affected": "XNZVC",
      "notes": "Arithmetic shift left"
    },
    {
      "mnemonic": "ASR.L Dn,Dn",
      "bytes": 2,
      "cycles": 8,
      "category": "alu",
      "addressing_mode": "data_register",
      "flags_affected": "XNZVC",
      "notes": "Arithmetic shift right"
    },
    {
      "mnemonic": "BGND",
      "bytes": 2,
      "cycles": 4,
      "category": "special",
      "addressing_mode": "inherent",
      "flags_affected": "none",
      "notes": "Enter background debug mode (CPU32 specific)"
    },
    {
      "mnemonic": "Bcc.W label",
      "bytes": 4,
      "cycles": 6,
      "category": "control",
      "addressing_mode": "relative",
      "flags_affected": "none",
      "notes": "Conditional branch taken"
    },
    {
      "mnemonic": "Bcc.W not_taken",
      "bytes": 4,
      "cycles": 4,
      "category": "control",
      "addressing_mode": "relative",
      "flags_affected": "none",
      "notes": "Conditional branch not taken"
    },
    {
      "mnemonic": "BCHG Dn,Dn",
      "bytes": 2,
      "cycles": 4,
      "category": "bit",
      "addressing_mode": "data_register",
      "flags_affected": "Z",
      "notes": "Test bit and change"
    },
    {
      "mnemonic": "BCLR Dn,Dn",
      "bytes": 2,
      "cycles": 4,
      "category": "bit",
      "addressing_mode": "data_register",
      "flags_affected": "Z",
      "notes": "Test bit and clear"
    },
    {
      "mnemonic": "BRA.W label",
      "bytes": 4,
      "cycles": 6,
      "category": "control",
      "addressing_mode": "relative",
      "flags_affected": "none",
      "notes": "Branch always"
    },
    {
      "mnemonic": "BSET Dn,Dn",
      "bytes": 2,
      "cycles": 4,
      "category": "bit",
      "addressing_mode": "data_register",
      "flags_affected": "Z",
      "notes": "Test bit and set"
    },
    {
      "mnemonic": "BSR.W label",
      "bytes": 4,
      "cycles": 8,
      "category": "control",
      "addressing_mode": "relative",
      "flags_affected": "none",
      "notes": "Branch to subroutine"
    },
    {
      "mnemonic": "BTST Dn,Dn",
      "bytes": 2,
      "cycles": 4,
      "category": "bit",
      "addressing_mode": "data_register",
      "flags_affected": "Z",
      "notes": "Test bit"
    },
    {
      "mnemonic": "CHK.W Dn,Dn",
      "bytes": 2,
      "cycles": 8,
      "category": "control",
      "addressing_mode": "data_register",
      "flags_affected": "NZ",
      "notes": "Check register bounds"
    },
    {
      "mnemonic": "CLR.L Dn",
      "bytes": 2,
      "cycles": 2,
      "category": "alu",
      "addressing_mode": "data_register",
      "flags_affected": "NZV",
      "notes": "Clear register"
    },
    {
      "mnemonic": "CMP.L Dn,Dn",
      "bytes": 2,
      "cycles": 2,
      "category": "alu",
      "addressing_mode": "data_register",
      "flags_affected": "XNZVC",
      "notes": "Compare registers"
    },
    {
      "mnemonic": "CMP.L (An),Dn",
      "bytes": 2,
      "cycles": 5,
      "category": "alu",
      "addressing_mode": "address_indirect",
      "flags_affected": "XNZVC",
      "notes": "Compare memory"
    },
    {
      "mnemonic": "DBcc Dn,label",
      "bytes": 4,
      "cycles": 6,
      "category": "control",
      "addressing_mode": "relative",
      "flags_affected": "none",
      "notes": "Decrement and branch"
    },
    {
      "mnemonic": "DIVS.W ea,Dn",
      "bytes": 2,
      "cycles": 56,
      "category": "divide",
      "addressing_mode": "data_register",
      "flags_affected": "NZVC",
      "notes": "Signed divide 32/16"
    },
    {
      "mnemonic": "DIVS.L ea,Dq",
      "bytes": 4,
      "cycles": 90,
      "category": "divide",
      "addressing_mode": "data_register",
      "flags_affected": "NZVC",
      "notes": "Signed divide 32/32 or 64/32"
    },
    {
      "mnemonic": "DIVU.W ea,Dn",
      "bytes": 2,
      "cycles": 44,
      "category": "divide",
      "addressing_mode": "data_register",
      "flags_affected": "NZVC",
      "notes": "Unsigned divide 32/16"
    },
    {
      "mnemonic": "DIVU.L ea,Dq",
      "bytes": 4,
      "cycles": 78,
      "category": "divide",
      "addressing_mode": "data_register",
      "flags_affected": "NZVC",
      "notes": "Unsigned divide 32/32"
    },
    {
      "mnemonic": "EOR.L Dn,Dn",
      "bytes": 2,
      "cycles": 2,
      "category": "alu",
      "addressing_mode": "data_register",
      "flags_affected": "NZV",
      "notes": "Exclusive OR register"
    },
    {
      "mnemonic": "EXG Dn,Dn",
      "bytes": 2,
      "cycles": 6,
      "category": "data_transfer",
      "addressing_mode": "data_register",
      "flags_affected": "none",
      "notes": "Exchange registers"
    },
    {
      "mnemonic": "EXT.L Dn",
      "bytes": 2,
      "cycles": 2,
      "category": "alu",
      "addressing_mode": "data_register",
      "flags_affected": "NZV",
      "notes": "Sign extend"
    },
    {
      "mnemonic": "EXTB.L Dn",
      "bytes": 2,
      "cycles": 2,
      "category": "alu",
      "addressing_mode": "data_register",
      "flags_affected": "NZV",
      "notes": "Sign extend byte to long"
    },
    {
      "mnemonic": "JMP (An)",
      "bytes": 2,
      "cycles": 4,
      "category": "control",
      "addressing_mode": "address_indirect",
      "flags_affected": "none",
      "notes": "Jump indirect"
    },
    {
      "mnemonic": "JSR (An)",
      "bytes": 2,
      "cycles": 8,
      "category": "control",
      "addressing_mode": "address_indirect",
      "flags_affected": "none",
      "notes": "Jump to subroutine"
    },
    {
      "mnemonic": "LEA (d16,An),An",
      "bytes": 4,
      "cycles": 4,
      "category": "data_transfer",
      "addressing_mode": "address_disp",
      "flags_affected": "none",
      "notes": "Load effective address"
    },
    {
      "mnemonic": "LINK An,#d16",
      "bytes": 4,
      "cycles": 8,
      "category": "stack",
      "addressing_mode": "immediate",
      "flags_affected": "none",
      "notes": "Link stack frame"
    },
    {
      "mnemonic": "LPSTOP #imm",
      "bytes": 6,
      "cycles": 4,
      "category": "special",
      "addressing_mode": "immediate",
      "flags_affected": "SR",
      "notes": "Low-power stop (CPU32 specific)"
    },
    {
      "mnemonic": "LSL.L Dn,Dn",
      "bytes": 2,
      "cycles": 8,
      "category": "alu",
      "addressing_mode": "data_register",
      "flags_affected": "XNZVC",
      "notes": "Logical shift left"
    },
    {
      "mnemonic": "LSR.L Dn,Dn",
      "bytes": 2,
      "cycles": 8,
      "category": "alu",
      "addressing_mode": "data_register",
      "flags_affected": "XNZVC",
      "notes": "Logical shift right"
    },
    {
      "mnemonic": "MOVE.L Dn,Dn",
      "bytes": 2,
      "cycles": 2,
      "category": "data_transfer",
      "addressing_mode": "data_register",
      "flags_affected": "NZV",
      "notes": "Move long register"
    },
    {
      "mnemonic": "MOVE.L (An),Dn",
      "bytes": 2,
      "cycles": 5,
      "category": "data_transfer",
      "addressing_mode": "address_indirect",
      "flags_affected": "NZV",
      "notes": "Move long from memory"
    },
    {
      "mnemonic": "MOVE.L Dn,(An)",
      "bytes": 2,
      "cycles": 5,
      "category": "data_transfer",
      "addressing_mode": "address_indirect",
      "flags_affected": "NZV",
      "notes": "Move long to memory"
    },
    {
      "mnemonic": "MOVE.L #imm,Dn",
      "bytes": 6,
      "cycles": 4,
      "category": "data_transfer",
      "addressing_mode": "immediate",
      "flags_affected": "NZV",
      "notes": "Move long immediate"
    },
    {
      "mnemonic": "MOVEA.L An,An",
      "bytes": 2,
      "cycles": 2,
      "category": "data_transfer",
      "addressing_mode": "data_register",
      "flags_affected": "none",
      "notes": "Move address register"
    },
    {
      "mnemonic": "MOVEM.L regs,(An)",
      "bytes": 4,
      "cycles": 8,
      "category": "data_transfer",
      "addressing_mode": "address_indirect",
      "flags_affected": "none",
      "notes": "Move multiple to memory"
    },
    {
      "mnemonic": "MOVEM.L (An),regs",
      "bytes": 4,
      "cycles": 12,
      "category": "data_transfer",
      "addressing_mode": "address_indirect",
      "flags_affected": "none",
      "notes": "Move multiple from memory"
    },
    {
      "mnemonic": "MOVEQ #imm8,Dn",
      "bytes": 2,
      "cycles": 2,
      "category": "data_transfer",
      "addressing_mode": "immediate",
      "flags_affected": "NZV",
      "notes": "Move quick"
    },
    {
      "mnemonic": "MULS.W ea,Dn",
      "bytes": 2,
      "cycles": 28,
      "category": "multiply",
      "addressing_mode": "data_register",
      "flags_affected": "NZV",
      "notes": "Signed multiply 16x16->32"
    },
    {
      "mnemonic": "MULS.L ea,Dn",
      "bytes": 4,
      "cycles": 44,
      "category": "multiply",
      "addressing_mode": "data_register",
      "flags_affected": "NZV",
      "notes": "Signed multiply 32x32->32/64"
    },
    {
      "mnemonic": "MULU.W ea,Dn",
      "bytes": 2,
      "cycles": 28,
      "category": "multiply",
      "addressing_mode": "data_register",
      "flags_affected": "NZV",
      "notes": "Unsigned multiply 16x16->32"
    },
    {
      "mnemonic": "MULU.L ea,Dn",
      "bytes": 4,
      "cycles": 44,
      "category": "multiply",
      "addressing_mode": "data_register",
      "flags_affected": "NZV",
      "notes": "Unsigned multiply 32x32->32/64"
    },
    {
      "mnemonic": "NEG.L Dn",
      "bytes": 2,
      "cycles": 2,
      "category": "alu",
      "addressing_mode": "data_register",
      "flags_affected": "XNZVC",
      "notes": "Negate register"
    },
    {
      "mnemonic": "NOP",
      "bytes": 2,
      "cycles": 2,
      "category": "nop",
      "addressing_mode": "inherent",
      "flags_affected": "none",
      "notes": "No operation"
    },
    {
      "mnemonic": "NOT.L Dn",
      "bytes": 2,
      "cycles": 2,
      "category": "alu",
      "addressing_mode": "data_register",
      "flags_affected": "NZV",
      "notes": "Logical complement"
    },
    {
      "mnemonic": "OR.L Dn,Dn",
      "bytes": 2,
      "cycles": 2,
      "category": "alu",
      "addressing_mode": "data_register",
      "flags_affected": "NZV",
      "notes": "OR register"
    },
    {
      "mnemonic": "PEA (An)",
      "bytes": 2,
      "cycles": 6,
      "category": "stack",
      "addressing_mode": "address_indirect",
      "flags_affected": "none",
      "notes": "Push effective address"
    },
    {
      "mnemonic": "RTE",
      "bytes": 2,
      "cycles": 20,
      "category": "control",
      "addressing_mode": "inherent",
      "flags_affected": "XNZVC",
      "notes": "Return from exception"
    },
    {
      "mnemonic": "RTS",
      "bytes": 2,
      "cycles": 8,
      "category": "control",
      "addressing_mode": "inherent",
      "flags_affected": "none",
      "notes": "Return from subroutine"
    },
    {
      "mnemonic": "Scc Dn",
      "bytes": 2,
      "cycles": 4,
      "category": "control",
      "addressing_mode": "data_register",
      "flags_affected": "none",
      "notes": "Set conditionally"
    },
    {
      "mnemonic": "SUB.L Dn,Dn",
      "bytes": 2,
      "cycles": 2,
      "category": "alu",
      "addressing_mode": "data_register",
      "flags_affected": "XNZVC",
      "notes": "Subtract register"
    },
    {
      "mnemonic": "SWAP Dn",
      "bytes": 2,
      "cycles": 2,
      "category": "data_transfer",
      "addressing_mode": "data_register",
      "flags_affected": "NZV",
      "notes": "Swap halves"
    },
    {
      "mnemonic": "TBLSN.W (An),Dn",
      "bytes": 4,
      "cycles": 8,
      "category": "alu",
      "addressing_mode": "address_indirect",
      "flags_affected": "NZ",
      "notes": "Table lookup and interpolate signed (CPU32 unique)"
    },
    {
      "mnemonic": "TBLUN.W (An),Dn",
      "bytes": 4,
      "cycles": 8,
      "category": "alu",
      "addressing_mode": "address_indirect",
      "flags_affected": "NZ",
      "notes": "Table lookup and interpolate unsigned (CPU32 unique)"
    },
    {
      "mnemonic": "TRAP #vector",
      "bytes": 2,
      "cycles": 20,
      "category": "special",
      "addressing_mode": "immediate",
      "flags_affected": "none",
      "notes": "Trap exception"
    },
    {
      "mnemonic": "TST.L Dn",
      "bytes": 2,
      "cycles": 2,
      "category": "alu",
      "addressing_mode": "data_register",
      "flags_affected": "NZV",
      "notes": "Test register"
    },
    {
      "mnemonic": "UNLK An",
      "bytes": 2,
      "cycles": 6,
      "category": "stack",
      "addressing_mode": "data_register",
      "flags_affected": "none",
      "notes": "Unlink stack frame"
    }
  ]
}
