design_1_processing_system7_0_0_sim_netlist.vhdl,vhdl,xil_defaultlib,../../../bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0_sim_netlist.vhdl,incdir="../../../../project_06.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../project_06.srcs/sources_1/bd/design_1/ipshared/6b56/hdl"incdir="../../../../project_06.srcs/sources_1/bd/design_1/ipshared/1b7e/hdl/verilog"incdir="../../../../project_06.srcs/sources_1/bd/design_1/ipshared/122e/hdl/verilog"incdir="../../../../project_06.srcs/sources_1/bd/design_1/ipshared/b205/hdl/verilog"incdir="../../../../project_06.srcs/sources_1/bd/design_1/ipshared/c968/hdl/verilog"
design_1_p05_dds_0_0.vhd,vhdl,xil_defaultlib,../../../bd/design_1/ip/design_1_p05_dds_0_0/sim/design_1_p05_dds_0_0.vhd,incdir="../../../../project_06.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../project_06.srcs/sources_1/bd/design_1/ipshared/6b56/hdl"incdir="../../../../project_06.srcs/sources_1/bd/design_1/ipshared/1b7e/hdl/verilog"incdir="../../../../project_06.srcs/sources_1/bd/design_1/ipshared/122e/hdl/verilog"incdir="../../../../project_06.srcs/sources_1/bd/design_1/ipshared/b205/hdl/verilog"incdir="../../../../project_06.srcs/sources_1/bd/design_1/ipshared/c968/hdl/verilog"
design_1_util_vector_logic_0_0_sim_netlist.vhdl,vhdl,xil_defaultlib,../../../bd/design_1/ip/design_1_util_vector_logic_0_0/design_1_util_vector_logic_0_0_sim_netlist.vhdl,incdir="../../../../project_06.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../project_06.srcs/sources_1/bd/design_1/ipshared/6b56/hdl"incdir="../../../../project_06.srcs/sources_1/bd/design_1/ipshared/1b7e/hdl/verilog"incdir="../../../../project_06.srcs/sources_1/bd/design_1/ipshared/122e/hdl/verilog"incdir="../../../../project_06.srcs/sources_1/bd/design_1/ipshared/b205/hdl/verilog"incdir="../../../../project_06.srcs/sources_1/bd/design_1/ipshared/c968/hdl/verilog"
design_1_ila_0_0.vhd,vhdl,xil_defaultlib,../../../bd/design_1/ip/design_1_ila_0_0/sim/design_1_ila_0_0.vhd,incdir="../../../../project_06.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../project_06.srcs/sources_1/bd/design_1/ipshared/6b56/hdl"incdir="../../../../project_06.srcs/sources_1/bd/design_1/ipshared/1b7e/hdl/verilog"incdir="../../../../project_06.srcs/sources_1/bd/design_1/ipshared/122e/hdl/verilog"incdir="../../../../project_06.srcs/sources_1/bd/design_1/ipshared/b205/hdl/verilog"incdir="../../../../project_06.srcs/sources_1/bd/design_1/ipshared/c968/hdl/verilog"
design_1_axi_gpio_0_0.vhd,vhdl,xil_defaultlib,../../../bd/design_1/ip/design_1_axi_gpio_0_0/sim/design_1_axi_gpio_0_0.vhd,incdir="../../../../project_06.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../project_06.srcs/sources_1/bd/design_1/ipshared/6b56/hdl"incdir="../../../../project_06.srcs/sources_1/bd/design_1/ipshared/1b7e/hdl/verilog"incdir="../../../../project_06.srcs/sources_1/bd/design_1/ipshared/122e/hdl/verilog"incdir="../../../../project_06.srcs/sources_1/bd/design_1/ipshared/b205/hdl/verilog"incdir="../../../../project_06.srcs/sources_1/bd/design_1/ipshared/c968/hdl/verilog"
design_1_rst_ps7_0_100M_0.vhd,vhdl,xil_defaultlib,../../../bd/design_1/ip/design_1_rst_ps7_0_100M_0/sim/design_1_rst_ps7_0_100M_0.vhd,incdir="../../../../project_06.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../project_06.srcs/sources_1/bd/design_1/ipshared/6b56/hdl"incdir="../../../../project_06.srcs/sources_1/bd/design_1/ipshared/1b7e/hdl/verilog"incdir="../../../../project_06.srcs/sources_1/bd/design_1/ipshared/122e/hdl/verilog"incdir="../../../../project_06.srcs/sources_1/bd/design_1/ipshared/b205/hdl/verilog"incdir="../../../../project_06.srcs/sources_1/bd/design_1/ipshared/c968/hdl/verilog"
design_1.vhd,vhdl,xil_defaultlib,../../../bd/design_1/sim/design_1.vhd,incdir="../../../../project_06.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../project_06.srcs/sources_1/bd/design_1/ipshared/6b56/hdl"incdir="../../../../project_06.srcs/sources_1/bd/design_1/ipshared/1b7e/hdl/verilog"incdir="../../../../project_06.srcs/sources_1/bd/design_1/ipshared/122e/hdl/verilog"incdir="../../../../project_06.srcs/sources_1/bd/design_1/ipshared/b205/hdl/verilog"incdir="../../../../project_06.srcs/sources_1/bd/design_1/ipshared/c968/hdl/verilog"
design_1_auto_pc_0_sim_netlist.vhdl,vhdl,xil_defaultlib,../../../bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_sim_netlist.vhdl,incdir="../../../../project_06.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../project_06.srcs/sources_1/bd/design_1/ipshared/6b56/hdl"incdir="../../../../project_06.srcs/sources_1/bd/design_1/ipshared/1b7e/hdl/verilog"incdir="../../../../project_06.srcs/sources_1/bd/design_1/ipshared/122e/hdl/verilog"incdir="../../../../project_06.srcs/sources_1/bd/design_1/ipshared/b205/hdl/verilog"incdir="../../../../project_06.srcs/sources_1/bd/design_1/ipshared/c968/hdl/verilog"
glbl.v,Verilog,xil_defaultlib,glbl.v
