mss in binary >>> xwr16xx_dma_mss.xer4f
***********************************************
This is Pre-script for general test or Post-script for FLASH
 - power OFF All outlets.
 - power ON DUT.
then DUT is ready to use.
***********************************************

**************************************************
Telnet to APC to power OFF ALL outlets
**************************************************
Open a telnet session connect to APC ...
Telnet connection to APC opened
Start power off all outlets, please wait for complete ... 
ver = 1

Turn off ALL outlets
power off all outlets completed
Telnet session to APC closed

**************************************************
Telnet to APC to power ON DUT
**************************************************
Open a telnet session connect to APC ...
Telnet connection to APC opened
please wait for complete ... 
DUT ON
Turn NRESET ON

Turn NRESET OFF

DUT power ON completed.
Telnet session to APC closed
Pre-Script returned: Success
**************************************************
Testcase mods & parameters invoked:
**************************************************
Two core test case: None (this is not a two core testcase)

**************************************************
Copying test case files from the Build server
**************************************************
amk: remote testcase data path: http://gtjenkins.itg.ti.com/nightly_builds/mmwave_sdk/675-2018-03-05_16-05-45/artifacts/test/mmwave_sdk/packages/ti/drivers/dma/test/testdata


Testdata directory was not found on build server for this testcase

Call to copy_testcase_binary:
TCP: http://gtjenkins.itg.ti.com/nightly_builds/mmwave_sdk/675-2018-03-05_16-05-45/artifacts/test/mmwave_sdk/packages/ti/drivers/dma/test/xwr16xx; /home/a0216598/ti/mcpi_tf/mcpi_testframework_1_12_00_01/test/temp/mmWave_SDK___awr16xx_sdk01.02.00_Test_Plan___jenkins-675_2018_03_05_17_08_24

Copying testcase binary file from http://gtjenkins.itg.ti.com/nightly_builds/mmwave_sdk/675-2018-03-05_16-05-45/artifacts/test/mmwave_sdk/packages/ti/drivers/dma/test/xwr16xx/xwr16xx_dma_mss.xer4f to /home/a0216598/ti/mcpi_tf/mcpi_testframework_1_12_00_01/test/temp/mmWave_SDK___awr16xx_sdk01.02.00_Test_Plan___jenkins-675_2018_03_05_17_08_24 using command: 
wget -e robots=off --no-proxy -N -T 30 -t 2 -P /home/a0216598/ti/mcpi_tf/mcpi_testframework_1_12_00_01/test/temp/mmWave_SDK___awr16xx_sdk01.02.00_Test_Plan___jenkins-675_2018_03_05_17_08_24 http://gtjenkins.itg.ti.com/nightly_builds/mmwave_sdk/675-2018-03-05_16-05-45/artifacts/test/mmwave_sdk/packages/ti/drivers/dma/test/xwr16xx/xwr16xx_dma_mss.xer4f
**************************************************
Executing Testcase:/home/a0216598/ti/mcpi_tf/mcpi_testframework_1_12_00_01/test/temp/mmWave_SDK___awr16xx_sdk01.02.00_Test_Plan___jenkins-675_2018_03_05_17_08_24/xwr16xx_dma_mss.xer4f
**************************************************
Checking if Py4J Gateway server has started...
Py4J Gateway Server is Started
amk: a path in cpuList is Texas Instruments XDS110 USB Debug Probe_1/DEBUGSSM_0
amk: a path in cpuList is Texas Instruments XDS110 USB Debug Probe_1/IcePick_M_0
amk: a path in cpuList is Texas Instruments XDS110 USB Debug Probe_1/C674X_0
amk: a path in cpuList is Texas Instruments XDS110 USB Debug Probe_1/CS_DAP_0
amk: a path in cpuList is Texas Instruments XDS110 USB Debug Probe_1/CortexR4_0
DSS test case opening debug session.

cr4ctl = 0xadad00

Loading binary to the DUT (no binary args updated):/home/a0216598/ti/mcpi_tf/mcpi_testframework_1_12_00_01/test/temp/mmWave_SDK___awr16xx_sdk01.02.00_Test_Plan___jenkins-675_2018_03_05_17_08_24/xwr16xx_dma_mss.xer4f
binary path = /home/a0216598/ti/mcpi_tf/mcpi_testframework_1_12_00_01/test/temp/mmWave_SDK___awr16xx_sdk01.02.00_Test_Plan___jenkins-675_2018_03_05_17_08_24/xwr16xx_dma_mss.xer4f


**************************************************
CIO Log captured for the testcase
**************************************************
Debug: Launching BIOS 
Debug: DMA has been initialized
Feature: DMA_open: Passed
Debug: DMA Instance (0) has been opened successfully (handle: @080011d8)
Debug: DMA Instance @080011d8 has been closed err:0
Feature: DMA_close: Passed
Feature: DMA_open: Passed
Debug: DMA Instance @080011d8 has been reopened successfully
********************************************************
Start Test 1 (DMA0): Frame trigger transfer 
********************************************************
Debug: Trigger channel ch:1 for loop#0
Debug: Trigger channel ch:1 for loop#1
Debug: Trigger channel ch:1 for loop#2
Debug: Trigger channel ch:1 for loop#3
Debug: Trigger channel ch:1 for loop#4
Debug: Trigger channel ch:1 for loop#5
Debug: Trigger channel ch:1 for loop#6
Debug: Trigger channel ch:1 for loop#7
Debug: Trigger channel ch:1 for loop#8
Debug: Trigger channel ch:1 for loop#9
Feature: Frame trigger transfer: Passed
********************************************************
Start Test 2 (DMA0): Block trigger transfer 
********************************************************
Debug: Trigger channel ch:2 for loop#0
Feature: Block trigger transfer: Passed
********************************************************
Start Test 3 (DMA0): Frame trigger transfer (Constant - Constant) 
********************************************************
Debug: Trigger channel ch:3 for loop#0
Debug: Trigger channel ch:3 for loop#1
Debug: Trigger channel ch:3 for loop#2
Debug: Trigger channel ch:3 for loop#3
Debug: Trigger channel ch:3 for loop#4
Debug: Trigger channel ch:3 for loop#5
Debug: Trigger channel ch:3 for loop#6
Debug: Trigger channel ch:3 for loop#7
Debug: Trigger channel ch:3 for loop#8
Debug: Trigger channel ch:3 for loop#9
Feature: Frame trigger transfer (Constant - Constant): Passed
********************************************************
Start Test 4 (DMA0): Frame trigger transfer (Constant - Incr) 
********************************************************
Debug: Trigger channel ch:4 for loop#0
Debug: Trigger channel ch:4 for loop#1
Debug: Trigger channel ch:4 for loop#2
Debug: Trigger channel ch:4 for loop#3
Debug: Trigger channel ch:4 for loop#4
Debug: Trigger channel ch:4 for loop#5
Debug: Trigger channel ch:4 for loop#6
Debug: Trigger channel ch:4 for loop#7
Debug: Trigger channel ch:4 for loop#8
Debug: Trigger channel ch:4 for loop#9
Feature: Frame trigger transfer (Constant - Incr): Passed
********************************************************
Start Test 5 (DMA0): Frame trigger transfer (Constant - Indexed) 
********************************************************
Debug: Trigger channel ch:5 for loop#0
Debug: Trigger channel ch:5 for loop#1
Debug: Trigger channel ch:5 for loop#2
Debug: Trigger channel ch:5 for loop#3
Debug: Trigger channel ch:5 for loop#4
Debug: Trigger channel ch:5 for loop#5
Feature: Frame trigger transfer (Constant - Indexed): Passed
********************************************************
Start Test 6 (DMA0): Frame trigger transfer (Incr - Constant) 
********************************************************
Debug: Trigger channel ch:6 for loop#0
Debug: Trigger channel ch:6 for loop#1
Debug: Trigger channel ch:6 for loop#2
Debug: Trigger channel ch:6 for loop#3
Debug: Trigger channel ch:6 for loop#4
Feature: Frame trigger transfer (Incr - Constant): Passed
********************************************************
Start Test 7 (DMA0): Frame trigger transfer (Incr - Incr) 
********************************************************
Debug: Trigger channel ch:7 for loop#0
Debug: Trigger channel ch:7 for loop#1
Feature: Frame trigger transfer (Incr - Incr): Passed
********************************************************
Start Test 8 (DMA0): Frame trigger transfer (Incr - Indexed) 
********************************************************
Debug: Trigger channel ch:8 for loop#0
Debug: Trigger channel ch:8 for loop#1
Feature: Frame trigger transfer (Incr - Indexed): Passed
********************************************************
Start Test 9 (DMA0): Frame trigger transfer (Indexed - constant) 
********************************************************
Feature: Frame trigger transfer (Indexed - constant): Passed
********************************************************
Start Test 10 (DMA0): Frame trigger transfer (Indexed - Incr) 
********************************************************
Debug: Trigger channel ch:11 for loop#0
Debug: Trigger channel ch:11 for loop#1
Debug: Trigger channel ch:11 for loop#2
Debug: Trigger channel ch:11 for loop#3
Feature: Frame trigger transfer (Indexed - Incr): Passed
********************************************************
Start Test 11 (DMA0): Frame trigger transfer (Indexed - Indexed) 
********************************************************
Debug: Trigger channel ch:12 for loop#0
Debug: Trigger channel ch:12 for loop#1
Debug: Trigger channel ch:12 for loop#2
Feature: Frame trigger transfer (Indexed - Indexed): Passed
********************************************************
Start Test 12 (DMA0): Channel Chaining 
********************************************************
Debug: Trigger channel ch:13 for loop#0
Debug: Trigger channel ch:14 for loop#0
Debug: Trigger channel ch:15 for loop#0
Feature: Channel Chaining: Passed
********************************************************
Start Test 13 (DMA0): Parameter error checking tests 
********************************************************
Feature: Check error code for invalid element xfer cnt : Passed
Feature: Check error code for invalid frame xfer cnt : Passed
Feature: Check error code for invalid chained channel : Passed
Feature: Check error code for invalid channel number : Passed
Feature: Check error code for invalid src element index offset : Passed
Feature: Check error code for invalid src frame index offset : Passed
Feature: Check error code for invalid dest element index offset : Passed
Feature: Check error code for invalid dest frame index offset : Passed
Feature: Check error code for unaligned src addr : Passed
Feature: Check error code for unaligned dest addr : Passed
********************************************************
Start Test 14 (DMA0): Bus error checking tests 
********************************************************
Feature: Check BER interrupt : Passed
Feature: Check BER polling flag : Passed
********************************************************
Start Test 15 (DMA0): Benchmarking tests (interrupt based) 
********************************************************
BufferSize,8-bit xfer,16-bit xfer,32-bit xfer,64-bit xfer
1,861,,,,
2,869,854,,,
4,909,857,842,,
8,925,880,849,834,
16,900,884,880,842,
32,1152,897,881,834,
64,1492,1148,894,872,
128,2330,1479,1131,728,
256,4026,2327,1488,901,
512,7418,4023,2306,1153,
1024,14202,7410,4002,1377,
2048,27770,14196,7408,2159,
4096,54906,27755,14192,3690,
8192,,54891,27753,6762,
Feature: Benchmarking tests (interrupt based): Passed
********************************************************
Start Test 16 (DMA0): Benchmarking tests (polling based) 
********************************************************
BufferSize,8-bit xfer,16-bit xfer,32-bit xfer,64-bit xfer
1,223,,,,
2,214,199,,,
4,192,192,192,,
8,192,192,192,192,
16,343,192,192,192,
32,480,310,192,192,
64,917,555,310,201,
128,1781,987,555,201,
256,3509,1851,987,300,
512,6941,3461,1841,545,
1024,13637,6917,3461,869,
2048,27245,13721,6917,1625,
4096,54353,27221,13721,3137,
8192,,54382,27221,6269,
Feature: Benchmarking tests (polling based): Passed
Debug: DMA Instance @080011d8 has been closed err:0
Feature: DMA_close: Passed
Feature: DMA_open: Passed
Debug: DMA Instance (1) has been opened successfully (handle: @080011d8)
Debug: DMA Instance @080011d8 has been closed err:0
Feature: DMA_close: Passed
Feature: DMA_open: Passed
Debug: DMA Instance @080011d8 has been reopened successfully
********************************************************
Start Test 1 (DMA1): Frame trigger transfer 
********************************************************
Debug: Trigger channel ch:1 for loop#0
Debug: Trigger channel ch:1 for loop#1
Debug: Trigger channel ch:1 for loop#2
Debug: Trigger channel ch:1 for loop#3
Debug: Trigger channel ch:1 for loop#4
Debug: Trigger channel ch:1 for loop#5
Debug: Trigger channel ch:1 for loop#6
Debug: Trigger channel ch:1 for loop#7
Debug: Trigger channel ch:1 for loop#8
Debug: Trigger channel ch:1 for loop#9
Feature: Frame trigger transfer: Passed
********************************************************
Start Test 2 (DMA1): Block trigger transfer 
********************************************************
Debug: Trigger channel ch:2 for loop#0
Feature: Block trigger transfer: Passed
********************************************************
Start Test 3 (DMA1): Frame trigger transfer (Constant - Constant) 
********************************************************
Debug: Trigger channel ch:3 for loop#0
Debug: Trigger channel ch:3 for loop#1
Debug: Trigger channel ch:3 for loop#2
Debug: Trigger channel ch:3 for loop#3
Debug: Trigger channel ch:3 for loop#4
Debug: Trigger channel ch:3 for loop#5
Debug: Trigger channel ch:3 for loop#6
Debug: Trigger channel ch:3 for loop#7
Debug: Trigger channel ch:3 for loop#8
Debug: Trigger channel ch:3 for loop#9
Feature: Frame trigger transfer (Constant - Constant): Passed
********************************************************
Start Test 4 (DMA1): Frame trigger transfer (Constant - Incr) 
********************************************************
Debug: Trigger channel ch:4 for loop#0
Debug: Trigger channel ch:4 for loop#1
Debug: Trigger channel ch:4 for loop#2
Debug: Trigger channel ch:4 for loop#3
Debug: Trigger channel ch:4 for loop#4
Debug: Trigger channel ch:4 for loop#5
Debug: Trigger channel ch:4 for loop#6
Debug: Trigger channel ch:4 for loop#7
Debug: Trigger channel ch:4 for loop#8
Debug: Trigger channel ch:4 for loop#9
Feature: Frame trigger transfer (Constant - Incr): Passed
********************************************************
Start Test 5 (DMA1): Frame trigger transfer (Constant - Indexed) 
********************************************************
Debug: Trigger channel ch:5 for loop#0
Debug: Trigger channel ch:5 for loop#1
Debug: Trigger channel ch:5 for loop#2
Debug: Trigger channel ch:5 for loop#3
Debug: Trigger channel ch:5 for loop#4
Debug: Trigger channel ch:5 for loop#5
Feature: Frame trigger transfer (Constant - Indexed): Passed
********************************************************
Start Test 6 (DMA1): Frame trigger transfer (Incr - Constant) 
********************************************************
Debug: Trigger channel ch:6 for loop#0
Debug: Trigger channel ch:6 for loop#1
Debug: Trigger channel ch:6 for loop#2
Debug: Trigger channel ch:6 for loop#3
Debug: Trigger channel ch:6 for loop#4
Feature: Frame trigger transfer (Incr - Constant): Passed
********************************************************
Start Test 7 (DMA1): Frame trigger transfer (Incr - Incr) 
********************************************************
Debug: Trigger channel ch:7 for loop#0
Debug: Trigger channel ch:7 for loop#1
Feature: Frame trigger transfer (Incr - Incr): Passed
********************************************************
Start Test 8 (DMA1): Frame trigger transfer (Incr - Indexed) 
********************************************************
Debug: Trigger channel ch:8 for loop#0
Debug: Trigger channel ch:8 for loop#1
Feature: Frame trigger transfer (Incr - Indexed): Passed
********************************************************
Start Test 9 (DMA1): Frame trigger transfer (Indexed - constant) 
********************************************************
Feature: Frame trigger transfer (Indexed - constant): Passed
********************************************************
Start Test 10 (DMA1): Frame trigger transfer (Indexed - Incr) 
********************************************************
Debug: Trigger channel ch:11 for loop#0
Debug: Trigger channel ch:11 for loop#1
Debug: Trigger channel ch:11 for loop#2
Debug: Trigger channel ch:11 for loop#3
Feature: Frame trigger transfer (Indexed - Incr): Passed
********************************************************
Start Test 11 (DMA1): Frame trigger transfer (Indexed - Indexed) 
********************************************************
Debug: Trigger channel ch:12 for loop#0
Debug: Trigger channel ch:12 for loop#1
Debug: Trigger channel ch:12 for loop#2
Feature: Frame trigger transfer (Indexed - Indexed): Passed
********************************************************
Start Test 12 (DMA1): Channel Chaining 
********************************************************
Debug: Trigger channel ch:13 for loop#0
Debug: Trigger channel ch:14 for loop#0
Debug: Trigger channel ch:15 for loop#0
Feature: Channel Chaining: Passed
********************************************************
Start Test 13 (DMA1): Parameter error checking tests 
********************************************************
Feature: Check error code for invalid element xfer cnt : Passed
Feature: Check error code for invalid frame xfer cnt : Passed
Feature: Check error code for invalid chained channel : Passed
Feature: Check error code for invalid channel number : Passed
Feature: Check error code for invalid src element index offset : Passed
Feature: Check error code for invalid src frame index offset : Passed
Feature: Check error code for invalid dest element index offset : Passed
Feature: Check error code for invalid dest frame index offset : Passed
Feature: Check error code for unaligned src addr : Passed
Feature: Check error code for unaligned dest addr : Passed
********************************************************
Start Test 14 (DMA1): Bus error checking tests 
********************************************************
Feature: Check BER interrupt : Passed
Feature: Check BER polling flag : Passed
********************************************************
Start Test 15 (DMA1): Benchmarking tests (interrupt based) 
********************************************************
BufferSize,8-bit xfer,16-bit xfer,32-bit xfer,64-bit xfer
1,861,,,,
2,869,854,,,
4,909,857,842,,
8,925,880,849,834,
16,900,884,880,842,
32,1152,897,881,834,
64,1496,1148,894,872,
128,2328,1488,1131,728,
256,4026,2336,1472,894,
512,7416,4018,2320,1138,
1024,14202,7424,4016,1400,
2048,27784,14194,7401,2154,
4096,54906,27760,14192,3690,
8192,,54896,27762,6760,
Feature: Benchmarking tests (interrupt based): Passed
********************************************************
Start Test 16 (DMA1): Benchmarking tests (polling based) 
********************************************************
BufferSize,8-bit xfer,16-bit xfer,32-bit xfer,64-bit xfer
1,223,,,,
2,207,199,,,
4,192,192,192,,
8,192,192,192,192,
16,343,192,192,192,
32,480,310,192,192,
64,917,555,310,201,
128,1781,987,555,201,
256,3509,1851,987,300,
512,6941,3461,1841,545,
1024,13637,6917,3507,869,
2048,27245,13721,6856,1625,
4096,54353,27235,13639,3137,
8192,,54353,27221,6269,
Feature: Benchmarking tests (polling based): Passed
Debug: DMA Instance @080011d8 has been closed err:0
Feature: DMA_close: Passed
Value read from Global variable (MCPI_Result): 0
Test Failure Signature: 0
Test Log Messages: 
Feature tested: DMA_open: Passed
Feature tested: DMA_close: Passed
Feature tested: DMA_open: Passed
Feature tested: Frame trigger transfer: Passed
Feature tested: Block trigger transfer: Passed
Feature tested: Frame trigger transfer (Constant - Constant): Passed
Feature tested: Frame trigger transfer (Constant - Incr): Passed
Feature tested: Frame trigger transfer (Constant - Indexed): Passed
Feature tested: Frame trigger transfer (Incr - Constant): Passed
Feature tested: Frame trigger transfer (Incr - Incr): Passed
Feature tested: Frame trigger transfer (Incr - Indexed): Passed
Feature tested: Frame trigger transfer (Indexed - constant): Passed
Feature tested: Frame trigger transfer (Indexed - Incr): Passed
Feature tested: Frame trigger transfer (Indexed - Indexed): Passed
Feature tested: Channel Chaining: Passed
Feature tested: Check error code for invalid element xfer cnt : Passed
Feature tested: Check error code for invalid frame xfer cnt : Passed
Feature tested: Check error code for invalid chained channel : Passed
Feature tested: Check error code for invalid channel number : Passed
Feature tested: Check error code for invalid src element index offset : Passed
Feature tested: Check error code for invalid src frame index offset : Passed
Feature tested: Check error code for invalid dest element index offset : Passed
Feature tested: Check error code for invalid dest frame index offset : Passed
Feature tested: Check error code for unaligned src addr : Passed
Feature tested: Check error code for unaligned dest addr : Passed
Feature tested: Check BER interrupt : Passed
Feature tested: Check BER polling flag : Passed
Feature tested: Benchmarking tests (interrupt based): Passed
Feature tested: Benchmarking tests (polling based): Passed
Feature tested: DMA_close: Passed
Feature tested: DMA_open: Passed
Feature tested: DMA_close: Passed
Feature tested: DMA_open: Passed
Feature tested: Frame trigger transfer: Passed
Feature tested: Block trigger transfer: Passed
Feature tested: Frame trigger transfer (Constant - Constant): Passed
Feature tested: Frame trigger transfer (Constant - Incr): Passed
Feature tested: Frame trigger transfer (Constant - Indexed): Passed
Feature tested: Frame trigger transfer (Incr - Constant): Passed
Feature tested: Frame trigger transfer (Incr - Incr): Passed
Feature tested: Frame trigger transfer (Incr - Indexed): Passed
Feature tested: Frame trigger transfer (Indexed - constant): Passed
Feature tested: Frame trigger transfer (Indexed - Incr): Passed
Feature tested: Frame trigger transfer (Indexed - Indexed): Passed
Feature tested: Channel Chaining: Passed
Feature tested: Check error code for invalid element xfer cnt : Passed
Feature tested: Check error code for invalid frame xfer cnt : Passed
Feature tested: Check error code for invalid chained channel : Passed
Feature tested: Check error code for invalid channel number : Passed
Feature tested: Check error code for invalid src element index offset : Passed
Feature tested: Check error code for invalid src frame index offset : Passed
Feature tested: Check error code for invalid dest element index offset : Passed
Feature tested: Check error code for invalid dest frame index offset : Passed
Feature tested: Check error code for unaligned src addr : Passed
Feature tested: Check error code for unaligned dest addr : Passed
Feature tested: Check BER interrupt : Passed
Feature tested: Check BER polling flag : Passed
Feature tested: Benchmarking tests (interrupt based): Passed
Feature tested: Benchmarking tests (polling based): Passed
Feature tested: DMA_close: Passed


shutting down py4j gw server.


**************************************************
Terminating the debug session and Shutting down gateway.
**************************************************

**************************************************
Test case execution completed
**************************************************

**************************************************
Testcase Result : PASS
**************************************************
