\hypertarget{struct_p_i_t___mem_map}{}\section{P\+I\+T\+\_\+\+Mem\+Map Struct Reference}
\label{struct_p_i_t___mem_map}\index{P\+I\+T\+\_\+\+Mem\+Map@{P\+I\+T\+\_\+\+Mem\+Map}}


{\ttfamily \#include $<$M\+K\+L25\+Z4.\+h$>$}

\subsection*{Data Fields}
\begin{DoxyCompactItemize}
\item 
uint32\+\_\+t \hyperlink{struct_p_i_t___mem_map_ab603c8e2ca1916ef6262af4b6a969e17}{M\+C\+R}
\item 
\hypertarget{struct_p_i_t___mem_map_a3964851a29318d7b51030db55fb714ae}{}uint8\+\_\+t {\bfseries R\+E\+S\+E\+R\+V\+E\+D\+\_\+0} \mbox{[}220\mbox{]}\label{struct_p_i_t___mem_map_a3964851a29318d7b51030db55fb714ae}

\item 
uint32\+\_\+t \hyperlink{struct_p_i_t___mem_map_a2da67bf5ea0ee321d9a89500436061c6}{L\+T\+M\+R64\+H}
\item 
uint32\+\_\+t \hyperlink{struct_p_i_t___mem_map_ab3f43f5df1b7776759e6497948c4e17f}{L\+T\+M\+R64\+L}
\item 
\hypertarget{struct_p_i_t___mem_map_a53762b5329df1577d65fb443ec732a11}{}uint8\+\_\+t {\bfseries R\+E\+S\+E\+R\+V\+E\+D\+\_\+1} \mbox{[}24\mbox{]}\label{struct_p_i_t___mem_map_a53762b5329df1577d65fb443ec732a11}

\item 
\hypertarget{struct_p_i_t___mem_map_adfacf8e48f2a0347a4ca71d71086596f}{}\begin{tabbing}
xx\=xx\=xx\=xx\=xx\=xx\=xx\=xx\=xx\=\kill
struct \{\\
\>uint32\_t \hyperlink{struct_p_i_t___mem_map_adffd273f683cea4a7f0aecbf45b2ea84}{LDVAL}\\
\>uint32\_t \hyperlink{struct_p_i_t___mem_map_af56425bca4f0078ab391a3e623073ce1}{CVAL}\\
\>uint32\_t \hyperlink{struct_p_i_t___mem_map_a08ca8a896322049f4b82825f4b0ba6ee}{TCTRL}\\
\>uint32\_t \hyperlink{struct_p_i_t___mem_map_a99ca085350eab8581351ff32448cde09}{TFLG}\\
\} {\bfseries CHANNEL} \mbox{[}2\mbox{]}\label{struct_p_i_t___mem_map_adfacf8e48f2a0347a4ca71d71086596f}
\\

\end{tabbing}\end{DoxyCompactItemize}


\subsection{Detailed Description}
P\+I\+T -\/ Peripheral register structure 

\subsection{Field Documentation}
\hypertarget{struct_p_i_t___mem_map_af56425bca4f0078ab391a3e623073ce1}{}\index{P\+I\+T\+\_\+\+Mem\+Map@{P\+I\+T\+\_\+\+Mem\+Map}!C\+V\+A\+L@{C\+V\+A\+L}}
\index{C\+V\+A\+L@{C\+V\+A\+L}!P\+I\+T\+\_\+\+Mem\+Map@{P\+I\+T\+\_\+\+Mem\+Map}}
\subsubsection[{C\+V\+A\+L}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t C\+V\+A\+L}\label{struct_p_i_t___mem_map_af56425bca4f0078ab391a3e623073ce1}
Current Timer Value Register, array offset\+: 0x104, array step\+: 0x10 \hypertarget{struct_p_i_t___mem_map_adffd273f683cea4a7f0aecbf45b2ea84}{}\index{P\+I\+T\+\_\+\+Mem\+Map@{P\+I\+T\+\_\+\+Mem\+Map}!L\+D\+V\+A\+L@{L\+D\+V\+A\+L}}
\index{L\+D\+V\+A\+L@{L\+D\+V\+A\+L}!P\+I\+T\+\_\+\+Mem\+Map@{P\+I\+T\+\_\+\+Mem\+Map}}
\subsubsection[{L\+D\+V\+A\+L}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t L\+D\+V\+A\+L}\label{struct_p_i_t___mem_map_adffd273f683cea4a7f0aecbf45b2ea84}
Timer Load Value Register, array offset\+: 0x100, array step\+: 0x10 \hypertarget{struct_p_i_t___mem_map_a2da67bf5ea0ee321d9a89500436061c6}{}\index{P\+I\+T\+\_\+\+Mem\+Map@{P\+I\+T\+\_\+\+Mem\+Map}!L\+T\+M\+R64\+H@{L\+T\+M\+R64\+H}}
\index{L\+T\+M\+R64\+H@{L\+T\+M\+R64\+H}!P\+I\+T\+\_\+\+Mem\+Map@{P\+I\+T\+\_\+\+Mem\+Map}}
\subsubsection[{L\+T\+M\+R64\+H}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t L\+T\+M\+R64\+H}\label{struct_p_i_t___mem_map_a2da67bf5ea0ee321d9a89500436061c6}
P\+I\+T Upper Lifetime Timer Register, offset\+: 0x\+E0 \hypertarget{struct_p_i_t___mem_map_ab3f43f5df1b7776759e6497948c4e17f}{}\index{P\+I\+T\+\_\+\+Mem\+Map@{P\+I\+T\+\_\+\+Mem\+Map}!L\+T\+M\+R64\+L@{L\+T\+M\+R64\+L}}
\index{L\+T\+M\+R64\+L@{L\+T\+M\+R64\+L}!P\+I\+T\+\_\+\+Mem\+Map@{P\+I\+T\+\_\+\+Mem\+Map}}
\subsubsection[{L\+T\+M\+R64\+L}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t L\+T\+M\+R64\+L}\label{struct_p_i_t___mem_map_ab3f43f5df1b7776759e6497948c4e17f}
P\+I\+T Lower Lifetime Timer Register, offset\+: 0x\+E4 \hypertarget{struct_p_i_t___mem_map_ab603c8e2ca1916ef6262af4b6a969e17}{}\index{P\+I\+T\+\_\+\+Mem\+Map@{P\+I\+T\+\_\+\+Mem\+Map}!M\+C\+R@{M\+C\+R}}
\index{M\+C\+R@{M\+C\+R}!P\+I\+T\+\_\+\+Mem\+Map@{P\+I\+T\+\_\+\+Mem\+Map}}
\subsubsection[{M\+C\+R}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t M\+C\+R}\label{struct_p_i_t___mem_map_ab603c8e2ca1916ef6262af4b6a969e17}
P\+I\+T Module Control Register, offset\+: 0x0 \hypertarget{struct_p_i_t___mem_map_a08ca8a896322049f4b82825f4b0ba6ee}{}\index{P\+I\+T\+\_\+\+Mem\+Map@{P\+I\+T\+\_\+\+Mem\+Map}!T\+C\+T\+R\+L@{T\+C\+T\+R\+L}}
\index{T\+C\+T\+R\+L@{T\+C\+T\+R\+L}!P\+I\+T\+\_\+\+Mem\+Map@{P\+I\+T\+\_\+\+Mem\+Map}}
\subsubsection[{T\+C\+T\+R\+L}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t T\+C\+T\+R\+L}\label{struct_p_i_t___mem_map_a08ca8a896322049f4b82825f4b0ba6ee}
Timer Control Register, array offset\+: 0x108, array step\+: 0x10 \hypertarget{struct_p_i_t___mem_map_a99ca085350eab8581351ff32448cde09}{}\index{P\+I\+T\+\_\+\+Mem\+Map@{P\+I\+T\+\_\+\+Mem\+Map}!T\+F\+L\+G@{T\+F\+L\+G}}
\index{T\+F\+L\+G@{T\+F\+L\+G}!P\+I\+T\+\_\+\+Mem\+Map@{P\+I\+T\+\_\+\+Mem\+Map}}
\subsubsection[{T\+F\+L\+G}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t T\+F\+L\+G}\label{struct_p_i_t___mem_map_a99ca085350eab8581351ff32448cde09}
Timer Flag Register, array offset\+: 0x10\+C, array step\+: 0x10 

The documentation for this struct was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
C\+:/\+Users/\+L\+U\+I\+S\+A\+L\+F\+O\+N\+S\+O/\+Documents/\+Git\+Hub/\+A\+L\+U\+T\+E\+C\+H/\+Ejecuci√≥n/\+A\+L\+U\+T\+E\+C\+H/\+Project\+\_\+\+Headers/\hyperlink{_m_k_l25_z4_8h}{M\+K\+L25\+Z4.\+h}\end{DoxyCompactItemize}
