==27539== Cachegrind, a cache and branch-prediction profiler
==27539== Copyright (C) 2002-2017, and GNU GPL'd, by Nicholas Nethercote et al.
==27539== Using Valgrind-3.16.1 and LibVEX; rerun with -h for copyright info
==27539== Command: ./mser .
==27539== 
--27539-- warning: L3 cache found, using its data for the LL simulation.
--27539-- warning: specified LL cache: line_size 64  assoc 11  total_size 25,952,256
--27539-- warning: simulated LL cache: line_size 64  assoc 12  total_size 25,165,824
LRU cache replacement will be used
==27539== 
==27539== Process terminating with default action of signal 15 (SIGTERM)
==27539==    at 0x10CB1A: mser (in /home/tkloda/cortexsuite/vision/benchmarks/mser/data/fullhd/mser)
==27539==    by 0x108B07: main (in /home/tkloda/cortexsuite/vision/benchmarks/mser/data/fullhd/mser)
==27539== 
==27539== I   refs:      2,159,336,768
==27539== I1  misses:            2,039
==27539== LLi misses:            1,203
==27539== I1  miss rate:          0.00%
==27539== LLi miss rate:          0.00%
==27539== 
==27539== D   refs:        874,096,948  (591,305,411 rd   + 282,791,537 wr)
==27539== D1  misses:        5,162,950  (  3,534,724 rd   +   1,628,226 wr)
==27539== LLd misses:        1,283,296  (    191,916 rd   +   1,091,380 wr)
==27539== D1  miss rate:           0.6% (        0.6%     +         0.6%  )
==27539== LLd miss rate:           0.1% (        0.0%     +         0.4%  )
==27539== 
==27539== LL refs:           5,164,989  (  3,536,763 rd   +   1,628,226 wr)
==27539== LL misses:         1,284,499  (    193,119 rd   +   1,091,380 wr)
==27539== LL miss rate:            0.0% (        0.0%     +         0.4%  )
