
TempSensorRev1_0.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000000c0  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000014d4  080000c0  080000c0  000100c0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000000f0  08001594  08001594  00011594  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08001684  08001684  0002000c  2**0
                  CONTENTS
  4 .ARM          00000000  08001684  08001684  0002000c  2**0
                  CONTENTS
  5 .preinit_array 00000000  08001684  08001684  0002000c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08001684  08001684  00011684  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08001688  08001688  00011688  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         0000000c  20000000  0800168c  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000020  2000000c  08001698  0002000c  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  2000002c  08001698  0002002c  2**0
                  ALLOC
 11 .ARM.attributes 00000028  00000000  00000000  0002000c  2**0
                  CONTENTS, READONLY
 12 .debug_info   00002b5f  00000000  00000000  00020034  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 0000080e  00000000  00000000  00022b93  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 00000108  00000000  00000000  000233a8  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 000000b0  00000000  00000000  000234b0  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_macro  00009283  00000000  00000000  00023560  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_line   00001d3d  00000000  00000000  0002c7e3  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_str    0002ecf5  00000000  00000000  0002e520  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .comment      0000007b  00000000  00000000  0005d215  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00000390  00000000  00000000  0005d290  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

080000c0 <__do_global_dtors_aux>:
 80000c0:	b510      	push	{r4, lr}
 80000c2:	4c06      	ldr	r4, [pc, #24]	; (80000dc <__do_global_dtors_aux+0x1c>)
 80000c4:	7823      	ldrb	r3, [r4, #0]
 80000c6:	2b00      	cmp	r3, #0
 80000c8:	d107      	bne.n	80000da <__do_global_dtors_aux+0x1a>
 80000ca:	4b05      	ldr	r3, [pc, #20]	; (80000e0 <__do_global_dtors_aux+0x20>)
 80000cc:	2b00      	cmp	r3, #0
 80000ce:	d002      	beq.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d0:	4804      	ldr	r0, [pc, #16]	; (80000e4 <__do_global_dtors_aux+0x24>)
 80000d2:	e000      	b.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d4:	bf00      	nop
 80000d6:	2301      	movs	r3, #1
 80000d8:	7023      	strb	r3, [r4, #0]
 80000da:	bd10      	pop	{r4, pc}
 80000dc:	2000000c 	.word	0x2000000c
 80000e0:	00000000 	.word	0x00000000
 80000e4:	0800157c 	.word	0x0800157c

080000e8 <frame_dummy>:
 80000e8:	4b04      	ldr	r3, [pc, #16]	; (80000fc <frame_dummy+0x14>)
 80000ea:	b510      	push	{r4, lr}
 80000ec:	2b00      	cmp	r3, #0
 80000ee:	d003      	beq.n	80000f8 <frame_dummy+0x10>
 80000f0:	4903      	ldr	r1, [pc, #12]	; (8000100 <frame_dummy+0x18>)
 80000f2:	4804      	ldr	r0, [pc, #16]	; (8000104 <frame_dummy+0x1c>)
 80000f4:	e000      	b.n	80000f8 <frame_dummy+0x10>
 80000f6:	bf00      	nop
 80000f8:	bd10      	pop	{r4, pc}
 80000fa:	46c0      	nop			; (mov r8, r8)
 80000fc:	00000000 	.word	0x00000000
 8000100:	20000010 	.word	0x20000010
 8000104:	0800157c 	.word	0x0800157c

08000108 <__aeabi_cfrcmple>:
 8000108:	4684      	mov	ip, r0
 800010a:	1c08      	adds	r0, r1, #0
 800010c:	4661      	mov	r1, ip
 800010e:	e7ff      	b.n	8000110 <__aeabi_cfcmpeq>

08000110 <__aeabi_cfcmpeq>:
 8000110:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8000112:	f000 f9bb 	bl	800048c <__lesf2>
 8000116:	2800      	cmp	r0, #0
 8000118:	d401      	bmi.n	800011e <__aeabi_cfcmpeq+0xe>
 800011a:	2100      	movs	r1, #0
 800011c:	42c8      	cmn	r0, r1
 800011e:	bd1f      	pop	{r0, r1, r2, r3, r4, pc}

08000120 <__aeabi_fcmpeq>:
 8000120:	b510      	push	{r4, lr}
 8000122:	f000 f93d 	bl	80003a0 <__eqsf2>
 8000126:	4240      	negs	r0, r0
 8000128:	3001      	adds	r0, #1
 800012a:	bd10      	pop	{r4, pc}

0800012c <__aeabi_fcmplt>:
 800012c:	b510      	push	{r4, lr}
 800012e:	f000 f9ad 	bl	800048c <__lesf2>
 8000132:	2800      	cmp	r0, #0
 8000134:	db01      	blt.n	800013a <__aeabi_fcmplt+0xe>
 8000136:	2000      	movs	r0, #0
 8000138:	bd10      	pop	{r4, pc}
 800013a:	2001      	movs	r0, #1
 800013c:	bd10      	pop	{r4, pc}
 800013e:	46c0      	nop			; (mov r8, r8)

08000140 <__aeabi_fcmple>:
 8000140:	b510      	push	{r4, lr}
 8000142:	f000 f9a3 	bl	800048c <__lesf2>
 8000146:	2800      	cmp	r0, #0
 8000148:	dd01      	ble.n	800014e <__aeabi_fcmple+0xe>
 800014a:	2000      	movs	r0, #0
 800014c:	bd10      	pop	{r4, pc}
 800014e:	2001      	movs	r0, #1
 8000150:	bd10      	pop	{r4, pc}
 8000152:	46c0      	nop			; (mov r8, r8)

08000154 <__aeabi_fcmpgt>:
 8000154:	b510      	push	{r4, lr}
 8000156:	f000 f94b 	bl	80003f0 <__gesf2>
 800015a:	2800      	cmp	r0, #0
 800015c:	dc01      	bgt.n	8000162 <__aeabi_fcmpgt+0xe>
 800015e:	2000      	movs	r0, #0
 8000160:	bd10      	pop	{r4, pc}
 8000162:	2001      	movs	r0, #1
 8000164:	bd10      	pop	{r4, pc}
 8000166:	46c0      	nop			; (mov r8, r8)

08000168 <__aeabi_fcmpge>:
 8000168:	b510      	push	{r4, lr}
 800016a:	f000 f941 	bl	80003f0 <__gesf2>
 800016e:	2800      	cmp	r0, #0
 8000170:	da01      	bge.n	8000176 <__aeabi_fcmpge+0xe>
 8000172:	2000      	movs	r0, #0
 8000174:	bd10      	pop	{r4, pc}
 8000176:	2001      	movs	r0, #1
 8000178:	bd10      	pop	{r4, pc}
 800017a:	46c0      	nop			; (mov r8, r8)

0800017c <__aeabi_fdiv>:
 800017c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800017e:	4657      	mov	r7, sl
 8000180:	464e      	mov	r6, r9
 8000182:	4645      	mov	r5, r8
 8000184:	46de      	mov	lr, fp
 8000186:	0244      	lsls	r4, r0, #9
 8000188:	b5e0      	push	{r5, r6, r7, lr}
 800018a:	0046      	lsls	r6, r0, #1
 800018c:	4688      	mov	r8, r1
 800018e:	0a64      	lsrs	r4, r4, #9
 8000190:	0e36      	lsrs	r6, r6, #24
 8000192:	0fc7      	lsrs	r7, r0, #31
 8000194:	2e00      	cmp	r6, #0
 8000196:	d063      	beq.n	8000260 <__aeabi_fdiv+0xe4>
 8000198:	2eff      	cmp	r6, #255	; 0xff
 800019a:	d024      	beq.n	80001e6 <__aeabi_fdiv+0x6a>
 800019c:	2380      	movs	r3, #128	; 0x80
 800019e:	00e4      	lsls	r4, r4, #3
 80001a0:	04db      	lsls	r3, r3, #19
 80001a2:	431c      	orrs	r4, r3
 80001a4:	2300      	movs	r3, #0
 80001a6:	4699      	mov	r9, r3
 80001a8:	469b      	mov	fp, r3
 80001aa:	3e7f      	subs	r6, #127	; 0x7f
 80001ac:	4643      	mov	r3, r8
 80001ae:	4642      	mov	r2, r8
 80001b0:	025d      	lsls	r5, r3, #9
 80001b2:	0fd2      	lsrs	r2, r2, #31
 80001b4:	005b      	lsls	r3, r3, #1
 80001b6:	0a6d      	lsrs	r5, r5, #9
 80001b8:	0e1b      	lsrs	r3, r3, #24
 80001ba:	4690      	mov	r8, r2
 80001bc:	4692      	mov	sl, r2
 80001be:	d065      	beq.n	800028c <__aeabi_fdiv+0x110>
 80001c0:	2bff      	cmp	r3, #255	; 0xff
 80001c2:	d055      	beq.n	8000270 <__aeabi_fdiv+0xf4>
 80001c4:	2280      	movs	r2, #128	; 0x80
 80001c6:	2100      	movs	r1, #0
 80001c8:	00ed      	lsls	r5, r5, #3
 80001ca:	04d2      	lsls	r2, r2, #19
 80001cc:	3b7f      	subs	r3, #127	; 0x7f
 80001ce:	4315      	orrs	r5, r2
 80001d0:	1af6      	subs	r6, r6, r3
 80001d2:	4643      	mov	r3, r8
 80001d4:	464a      	mov	r2, r9
 80001d6:	407b      	eors	r3, r7
 80001d8:	2a0f      	cmp	r2, #15
 80001da:	d900      	bls.n	80001de <__aeabi_fdiv+0x62>
 80001dc:	e08d      	b.n	80002fa <__aeabi_fdiv+0x17e>
 80001de:	486d      	ldr	r0, [pc, #436]	; (8000394 <__aeabi_fdiv+0x218>)
 80001e0:	0092      	lsls	r2, r2, #2
 80001e2:	5882      	ldr	r2, [r0, r2]
 80001e4:	4697      	mov	pc, r2
 80001e6:	2c00      	cmp	r4, #0
 80001e8:	d154      	bne.n	8000294 <__aeabi_fdiv+0x118>
 80001ea:	2308      	movs	r3, #8
 80001ec:	4699      	mov	r9, r3
 80001ee:	3b06      	subs	r3, #6
 80001f0:	26ff      	movs	r6, #255	; 0xff
 80001f2:	469b      	mov	fp, r3
 80001f4:	e7da      	b.n	80001ac <__aeabi_fdiv+0x30>
 80001f6:	2500      	movs	r5, #0
 80001f8:	4653      	mov	r3, sl
 80001fa:	2902      	cmp	r1, #2
 80001fc:	d01b      	beq.n	8000236 <__aeabi_fdiv+0xba>
 80001fe:	2903      	cmp	r1, #3
 8000200:	d100      	bne.n	8000204 <__aeabi_fdiv+0x88>
 8000202:	e0bf      	b.n	8000384 <__aeabi_fdiv+0x208>
 8000204:	2901      	cmp	r1, #1
 8000206:	d028      	beq.n	800025a <__aeabi_fdiv+0xde>
 8000208:	0030      	movs	r0, r6
 800020a:	307f      	adds	r0, #127	; 0x7f
 800020c:	2800      	cmp	r0, #0
 800020e:	dd20      	ble.n	8000252 <__aeabi_fdiv+0xd6>
 8000210:	076a      	lsls	r2, r5, #29
 8000212:	d004      	beq.n	800021e <__aeabi_fdiv+0xa2>
 8000214:	220f      	movs	r2, #15
 8000216:	402a      	ands	r2, r5
 8000218:	2a04      	cmp	r2, #4
 800021a:	d000      	beq.n	800021e <__aeabi_fdiv+0xa2>
 800021c:	3504      	adds	r5, #4
 800021e:	012a      	lsls	r2, r5, #4
 8000220:	d503      	bpl.n	800022a <__aeabi_fdiv+0xae>
 8000222:	0030      	movs	r0, r6
 8000224:	4a5c      	ldr	r2, [pc, #368]	; (8000398 <__aeabi_fdiv+0x21c>)
 8000226:	3080      	adds	r0, #128	; 0x80
 8000228:	4015      	ands	r5, r2
 800022a:	28fe      	cmp	r0, #254	; 0xfe
 800022c:	dc03      	bgt.n	8000236 <__aeabi_fdiv+0xba>
 800022e:	01ac      	lsls	r4, r5, #6
 8000230:	0a64      	lsrs	r4, r4, #9
 8000232:	b2c2      	uxtb	r2, r0
 8000234:	e001      	b.n	800023a <__aeabi_fdiv+0xbe>
 8000236:	22ff      	movs	r2, #255	; 0xff
 8000238:	2400      	movs	r4, #0
 800023a:	0264      	lsls	r4, r4, #9
 800023c:	05d2      	lsls	r2, r2, #23
 800023e:	0a60      	lsrs	r0, r4, #9
 8000240:	07db      	lsls	r3, r3, #31
 8000242:	4310      	orrs	r0, r2
 8000244:	4318      	orrs	r0, r3
 8000246:	bc3c      	pop	{r2, r3, r4, r5}
 8000248:	4690      	mov	r8, r2
 800024a:	4699      	mov	r9, r3
 800024c:	46a2      	mov	sl, r4
 800024e:	46ab      	mov	fp, r5
 8000250:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8000252:	2201      	movs	r2, #1
 8000254:	1a10      	subs	r0, r2, r0
 8000256:	281b      	cmp	r0, #27
 8000258:	dd7c      	ble.n	8000354 <__aeabi_fdiv+0x1d8>
 800025a:	2200      	movs	r2, #0
 800025c:	2400      	movs	r4, #0
 800025e:	e7ec      	b.n	800023a <__aeabi_fdiv+0xbe>
 8000260:	2c00      	cmp	r4, #0
 8000262:	d11d      	bne.n	80002a0 <__aeabi_fdiv+0x124>
 8000264:	2304      	movs	r3, #4
 8000266:	4699      	mov	r9, r3
 8000268:	3b03      	subs	r3, #3
 800026a:	2600      	movs	r6, #0
 800026c:	469b      	mov	fp, r3
 800026e:	e79d      	b.n	80001ac <__aeabi_fdiv+0x30>
 8000270:	3eff      	subs	r6, #255	; 0xff
 8000272:	2d00      	cmp	r5, #0
 8000274:	d120      	bne.n	80002b8 <__aeabi_fdiv+0x13c>
 8000276:	2102      	movs	r1, #2
 8000278:	4643      	mov	r3, r8
 800027a:	464a      	mov	r2, r9
 800027c:	407b      	eors	r3, r7
 800027e:	430a      	orrs	r2, r1
 8000280:	2a0f      	cmp	r2, #15
 8000282:	d8d8      	bhi.n	8000236 <__aeabi_fdiv+0xba>
 8000284:	4845      	ldr	r0, [pc, #276]	; (800039c <__aeabi_fdiv+0x220>)
 8000286:	0092      	lsls	r2, r2, #2
 8000288:	5882      	ldr	r2, [r0, r2]
 800028a:	4697      	mov	pc, r2
 800028c:	2d00      	cmp	r5, #0
 800028e:	d119      	bne.n	80002c4 <__aeabi_fdiv+0x148>
 8000290:	2101      	movs	r1, #1
 8000292:	e7f1      	b.n	8000278 <__aeabi_fdiv+0xfc>
 8000294:	230c      	movs	r3, #12
 8000296:	4699      	mov	r9, r3
 8000298:	3b09      	subs	r3, #9
 800029a:	26ff      	movs	r6, #255	; 0xff
 800029c:	469b      	mov	fp, r3
 800029e:	e785      	b.n	80001ac <__aeabi_fdiv+0x30>
 80002a0:	0020      	movs	r0, r4
 80002a2:	f000 fca3 	bl	8000bec <__clzsi2>
 80002a6:	2676      	movs	r6, #118	; 0x76
 80002a8:	1f43      	subs	r3, r0, #5
 80002aa:	409c      	lsls	r4, r3
 80002ac:	2300      	movs	r3, #0
 80002ae:	4276      	negs	r6, r6
 80002b0:	1a36      	subs	r6, r6, r0
 80002b2:	4699      	mov	r9, r3
 80002b4:	469b      	mov	fp, r3
 80002b6:	e779      	b.n	80001ac <__aeabi_fdiv+0x30>
 80002b8:	464a      	mov	r2, r9
 80002ba:	2303      	movs	r3, #3
 80002bc:	431a      	orrs	r2, r3
 80002be:	4691      	mov	r9, r2
 80002c0:	2103      	movs	r1, #3
 80002c2:	e786      	b.n	80001d2 <__aeabi_fdiv+0x56>
 80002c4:	0028      	movs	r0, r5
 80002c6:	f000 fc91 	bl	8000bec <__clzsi2>
 80002ca:	1f43      	subs	r3, r0, #5
 80002cc:	1836      	adds	r6, r6, r0
 80002ce:	409d      	lsls	r5, r3
 80002d0:	3676      	adds	r6, #118	; 0x76
 80002d2:	2100      	movs	r1, #0
 80002d4:	e77d      	b.n	80001d2 <__aeabi_fdiv+0x56>
 80002d6:	2480      	movs	r4, #128	; 0x80
 80002d8:	2300      	movs	r3, #0
 80002da:	03e4      	lsls	r4, r4, #15
 80002dc:	22ff      	movs	r2, #255	; 0xff
 80002de:	e7ac      	b.n	800023a <__aeabi_fdiv+0xbe>
 80002e0:	2500      	movs	r5, #0
 80002e2:	2380      	movs	r3, #128	; 0x80
 80002e4:	03db      	lsls	r3, r3, #15
 80002e6:	421c      	tst	r4, r3
 80002e8:	d028      	beq.n	800033c <__aeabi_fdiv+0x1c0>
 80002ea:	421d      	tst	r5, r3
 80002ec:	d126      	bne.n	800033c <__aeabi_fdiv+0x1c0>
 80002ee:	432b      	orrs	r3, r5
 80002f0:	025c      	lsls	r4, r3, #9
 80002f2:	0a64      	lsrs	r4, r4, #9
 80002f4:	4643      	mov	r3, r8
 80002f6:	22ff      	movs	r2, #255	; 0xff
 80002f8:	e79f      	b.n	800023a <__aeabi_fdiv+0xbe>
 80002fa:	0162      	lsls	r2, r4, #5
 80002fc:	016c      	lsls	r4, r5, #5
 80002fe:	42a2      	cmp	r2, r4
 8000300:	d224      	bcs.n	800034c <__aeabi_fdiv+0x1d0>
 8000302:	211b      	movs	r1, #27
 8000304:	2500      	movs	r5, #0
 8000306:	3e01      	subs	r6, #1
 8000308:	2701      	movs	r7, #1
 800030a:	0010      	movs	r0, r2
 800030c:	006d      	lsls	r5, r5, #1
 800030e:	0052      	lsls	r2, r2, #1
 8000310:	2800      	cmp	r0, #0
 8000312:	db01      	blt.n	8000318 <__aeabi_fdiv+0x19c>
 8000314:	4294      	cmp	r4, r2
 8000316:	d801      	bhi.n	800031c <__aeabi_fdiv+0x1a0>
 8000318:	1b12      	subs	r2, r2, r4
 800031a:	433d      	orrs	r5, r7
 800031c:	3901      	subs	r1, #1
 800031e:	2900      	cmp	r1, #0
 8000320:	d1f3      	bne.n	800030a <__aeabi_fdiv+0x18e>
 8000322:	0014      	movs	r4, r2
 8000324:	1e62      	subs	r2, r4, #1
 8000326:	4194      	sbcs	r4, r2
 8000328:	4325      	orrs	r5, r4
 800032a:	e76d      	b.n	8000208 <__aeabi_fdiv+0x8c>
 800032c:	46ba      	mov	sl, r7
 800032e:	4659      	mov	r1, fp
 8000330:	0025      	movs	r5, r4
 8000332:	4653      	mov	r3, sl
 8000334:	2902      	cmp	r1, #2
 8000336:	d000      	beq.n	800033a <__aeabi_fdiv+0x1be>
 8000338:	e761      	b.n	80001fe <__aeabi_fdiv+0x82>
 800033a:	e77c      	b.n	8000236 <__aeabi_fdiv+0xba>
 800033c:	2380      	movs	r3, #128	; 0x80
 800033e:	03db      	lsls	r3, r3, #15
 8000340:	431c      	orrs	r4, r3
 8000342:	0264      	lsls	r4, r4, #9
 8000344:	0a64      	lsrs	r4, r4, #9
 8000346:	003b      	movs	r3, r7
 8000348:	22ff      	movs	r2, #255	; 0xff
 800034a:	e776      	b.n	800023a <__aeabi_fdiv+0xbe>
 800034c:	1b12      	subs	r2, r2, r4
 800034e:	211a      	movs	r1, #26
 8000350:	2501      	movs	r5, #1
 8000352:	e7d9      	b.n	8000308 <__aeabi_fdiv+0x18c>
 8000354:	369e      	adds	r6, #158	; 0x9e
 8000356:	002a      	movs	r2, r5
 8000358:	40b5      	lsls	r5, r6
 800035a:	002c      	movs	r4, r5
 800035c:	40c2      	lsrs	r2, r0
 800035e:	1e65      	subs	r5, r4, #1
 8000360:	41ac      	sbcs	r4, r5
 8000362:	4314      	orrs	r4, r2
 8000364:	0762      	lsls	r2, r4, #29
 8000366:	d004      	beq.n	8000372 <__aeabi_fdiv+0x1f6>
 8000368:	220f      	movs	r2, #15
 800036a:	4022      	ands	r2, r4
 800036c:	2a04      	cmp	r2, #4
 800036e:	d000      	beq.n	8000372 <__aeabi_fdiv+0x1f6>
 8000370:	3404      	adds	r4, #4
 8000372:	0162      	lsls	r2, r4, #5
 8000374:	d403      	bmi.n	800037e <__aeabi_fdiv+0x202>
 8000376:	01a4      	lsls	r4, r4, #6
 8000378:	0a64      	lsrs	r4, r4, #9
 800037a:	2200      	movs	r2, #0
 800037c:	e75d      	b.n	800023a <__aeabi_fdiv+0xbe>
 800037e:	2201      	movs	r2, #1
 8000380:	2400      	movs	r4, #0
 8000382:	e75a      	b.n	800023a <__aeabi_fdiv+0xbe>
 8000384:	2480      	movs	r4, #128	; 0x80
 8000386:	03e4      	lsls	r4, r4, #15
 8000388:	432c      	orrs	r4, r5
 800038a:	0264      	lsls	r4, r4, #9
 800038c:	0a64      	lsrs	r4, r4, #9
 800038e:	22ff      	movs	r2, #255	; 0xff
 8000390:	e753      	b.n	800023a <__aeabi_fdiv+0xbe>
 8000392:	46c0      	nop			; (mov r8, r8)
 8000394:	08001594 	.word	0x08001594
 8000398:	f7ffffff 	.word	0xf7ffffff
 800039c:	080015d4 	.word	0x080015d4

080003a0 <__eqsf2>:
 80003a0:	b570      	push	{r4, r5, r6, lr}
 80003a2:	0042      	lsls	r2, r0, #1
 80003a4:	024e      	lsls	r6, r1, #9
 80003a6:	004c      	lsls	r4, r1, #1
 80003a8:	0245      	lsls	r5, r0, #9
 80003aa:	0a6d      	lsrs	r5, r5, #9
 80003ac:	0e12      	lsrs	r2, r2, #24
 80003ae:	0fc3      	lsrs	r3, r0, #31
 80003b0:	0a76      	lsrs	r6, r6, #9
 80003b2:	0e24      	lsrs	r4, r4, #24
 80003b4:	0fc9      	lsrs	r1, r1, #31
 80003b6:	2aff      	cmp	r2, #255	; 0xff
 80003b8:	d00f      	beq.n	80003da <__eqsf2+0x3a>
 80003ba:	2cff      	cmp	r4, #255	; 0xff
 80003bc:	d011      	beq.n	80003e2 <__eqsf2+0x42>
 80003be:	2001      	movs	r0, #1
 80003c0:	42a2      	cmp	r2, r4
 80003c2:	d000      	beq.n	80003c6 <__eqsf2+0x26>
 80003c4:	bd70      	pop	{r4, r5, r6, pc}
 80003c6:	42b5      	cmp	r5, r6
 80003c8:	d1fc      	bne.n	80003c4 <__eqsf2+0x24>
 80003ca:	428b      	cmp	r3, r1
 80003cc:	d00d      	beq.n	80003ea <__eqsf2+0x4a>
 80003ce:	2a00      	cmp	r2, #0
 80003d0:	d1f8      	bne.n	80003c4 <__eqsf2+0x24>
 80003d2:	0028      	movs	r0, r5
 80003d4:	1e45      	subs	r5, r0, #1
 80003d6:	41a8      	sbcs	r0, r5
 80003d8:	e7f4      	b.n	80003c4 <__eqsf2+0x24>
 80003da:	2001      	movs	r0, #1
 80003dc:	2d00      	cmp	r5, #0
 80003de:	d1f1      	bne.n	80003c4 <__eqsf2+0x24>
 80003e0:	e7eb      	b.n	80003ba <__eqsf2+0x1a>
 80003e2:	2001      	movs	r0, #1
 80003e4:	2e00      	cmp	r6, #0
 80003e6:	d1ed      	bne.n	80003c4 <__eqsf2+0x24>
 80003e8:	e7e9      	b.n	80003be <__eqsf2+0x1e>
 80003ea:	2000      	movs	r0, #0
 80003ec:	e7ea      	b.n	80003c4 <__eqsf2+0x24>
 80003ee:	46c0      	nop			; (mov r8, r8)

080003f0 <__gesf2>:
 80003f0:	b570      	push	{r4, r5, r6, lr}
 80003f2:	004a      	lsls	r2, r1, #1
 80003f4:	024e      	lsls	r6, r1, #9
 80003f6:	0245      	lsls	r5, r0, #9
 80003f8:	0044      	lsls	r4, r0, #1
 80003fa:	0a6d      	lsrs	r5, r5, #9
 80003fc:	0e24      	lsrs	r4, r4, #24
 80003fe:	0fc3      	lsrs	r3, r0, #31
 8000400:	0a76      	lsrs	r6, r6, #9
 8000402:	0e12      	lsrs	r2, r2, #24
 8000404:	0fc9      	lsrs	r1, r1, #31
 8000406:	2cff      	cmp	r4, #255	; 0xff
 8000408:	d015      	beq.n	8000436 <__gesf2+0x46>
 800040a:	2aff      	cmp	r2, #255	; 0xff
 800040c:	d00e      	beq.n	800042c <__gesf2+0x3c>
 800040e:	2c00      	cmp	r4, #0
 8000410:	d115      	bne.n	800043e <__gesf2+0x4e>
 8000412:	2a00      	cmp	r2, #0
 8000414:	d101      	bne.n	800041a <__gesf2+0x2a>
 8000416:	2e00      	cmp	r6, #0
 8000418:	d01c      	beq.n	8000454 <__gesf2+0x64>
 800041a:	2d00      	cmp	r5, #0
 800041c:	d014      	beq.n	8000448 <__gesf2+0x58>
 800041e:	428b      	cmp	r3, r1
 8000420:	d027      	beq.n	8000472 <__gesf2+0x82>
 8000422:	2002      	movs	r0, #2
 8000424:	3b01      	subs	r3, #1
 8000426:	4018      	ands	r0, r3
 8000428:	3801      	subs	r0, #1
 800042a:	bd70      	pop	{r4, r5, r6, pc}
 800042c:	2e00      	cmp	r6, #0
 800042e:	d0ee      	beq.n	800040e <__gesf2+0x1e>
 8000430:	2002      	movs	r0, #2
 8000432:	4240      	negs	r0, r0
 8000434:	e7f9      	b.n	800042a <__gesf2+0x3a>
 8000436:	2d00      	cmp	r5, #0
 8000438:	d1fa      	bne.n	8000430 <__gesf2+0x40>
 800043a:	2aff      	cmp	r2, #255	; 0xff
 800043c:	d00e      	beq.n	800045c <__gesf2+0x6c>
 800043e:	2a00      	cmp	r2, #0
 8000440:	d10e      	bne.n	8000460 <__gesf2+0x70>
 8000442:	2e00      	cmp	r6, #0
 8000444:	d0ed      	beq.n	8000422 <__gesf2+0x32>
 8000446:	e00b      	b.n	8000460 <__gesf2+0x70>
 8000448:	2301      	movs	r3, #1
 800044a:	3901      	subs	r1, #1
 800044c:	4399      	bics	r1, r3
 800044e:	0008      	movs	r0, r1
 8000450:	3001      	adds	r0, #1
 8000452:	e7ea      	b.n	800042a <__gesf2+0x3a>
 8000454:	2000      	movs	r0, #0
 8000456:	2d00      	cmp	r5, #0
 8000458:	d0e7      	beq.n	800042a <__gesf2+0x3a>
 800045a:	e7e2      	b.n	8000422 <__gesf2+0x32>
 800045c:	2e00      	cmp	r6, #0
 800045e:	d1e7      	bne.n	8000430 <__gesf2+0x40>
 8000460:	428b      	cmp	r3, r1
 8000462:	d1de      	bne.n	8000422 <__gesf2+0x32>
 8000464:	4294      	cmp	r4, r2
 8000466:	dd05      	ble.n	8000474 <__gesf2+0x84>
 8000468:	2102      	movs	r1, #2
 800046a:	1e58      	subs	r0, r3, #1
 800046c:	4008      	ands	r0, r1
 800046e:	3801      	subs	r0, #1
 8000470:	e7db      	b.n	800042a <__gesf2+0x3a>
 8000472:	2400      	movs	r4, #0
 8000474:	42a2      	cmp	r2, r4
 8000476:	dc04      	bgt.n	8000482 <__gesf2+0x92>
 8000478:	42b5      	cmp	r5, r6
 800047a:	d8d2      	bhi.n	8000422 <__gesf2+0x32>
 800047c:	2000      	movs	r0, #0
 800047e:	42b5      	cmp	r5, r6
 8000480:	d2d3      	bcs.n	800042a <__gesf2+0x3a>
 8000482:	1e58      	subs	r0, r3, #1
 8000484:	2301      	movs	r3, #1
 8000486:	4398      	bics	r0, r3
 8000488:	3001      	adds	r0, #1
 800048a:	e7ce      	b.n	800042a <__gesf2+0x3a>

0800048c <__lesf2>:
 800048c:	b530      	push	{r4, r5, lr}
 800048e:	0042      	lsls	r2, r0, #1
 8000490:	0244      	lsls	r4, r0, #9
 8000492:	024d      	lsls	r5, r1, #9
 8000494:	0fc3      	lsrs	r3, r0, #31
 8000496:	0048      	lsls	r0, r1, #1
 8000498:	0a64      	lsrs	r4, r4, #9
 800049a:	0e12      	lsrs	r2, r2, #24
 800049c:	0a6d      	lsrs	r5, r5, #9
 800049e:	0e00      	lsrs	r0, r0, #24
 80004a0:	0fc9      	lsrs	r1, r1, #31
 80004a2:	2aff      	cmp	r2, #255	; 0xff
 80004a4:	d012      	beq.n	80004cc <__lesf2+0x40>
 80004a6:	28ff      	cmp	r0, #255	; 0xff
 80004a8:	d00c      	beq.n	80004c4 <__lesf2+0x38>
 80004aa:	2a00      	cmp	r2, #0
 80004ac:	d112      	bne.n	80004d4 <__lesf2+0x48>
 80004ae:	2800      	cmp	r0, #0
 80004b0:	d119      	bne.n	80004e6 <__lesf2+0x5a>
 80004b2:	2d00      	cmp	r5, #0
 80004b4:	d117      	bne.n	80004e6 <__lesf2+0x5a>
 80004b6:	2c00      	cmp	r4, #0
 80004b8:	d02b      	beq.n	8000512 <__lesf2+0x86>
 80004ba:	2002      	movs	r0, #2
 80004bc:	3b01      	subs	r3, #1
 80004be:	4018      	ands	r0, r3
 80004c0:	3801      	subs	r0, #1
 80004c2:	e026      	b.n	8000512 <__lesf2+0x86>
 80004c4:	2d00      	cmp	r5, #0
 80004c6:	d0f0      	beq.n	80004aa <__lesf2+0x1e>
 80004c8:	2002      	movs	r0, #2
 80004ca:	e022      	b.n	8000512 <__lesf2+0x86>
 80004cc:	2c00      	cmp	r4, #0
 80004ce:	d1fb      	bne.n	80004c8 <__lesf2+0x3c>
 80004d0:	28ff      	cmp	r0, #255	; 0xff
 80004d2:	d01f      	beq.n	8000514 <__lesf2+0x88>
 80004d4:	2800      	cmp	r0, #0
 80004d6:	d11f      	bne.n	8000518 <__lesf2+0x8c>
 80004d8:	2d00      	cmp	r5, #0
 80004da:	d11d      	bne.n	8000518 <__lesf2+0x8c>
 80004dc:	2002      	movs	r0, #2
 80004de:	3b01      	subs	r3, #1
 80004e0:	4018      	ands	r0, r3
 80004e2:	3801      	subs	r0, #1
 80004e4:	e015      	b.n	8000512 <__lesf2+0x86>
 80004e6:	2c00      	cmp	r4, #0
 80004e8:	d00e      	beq.n	8000508 <__lesf2+0x7c>
 80004ea:	428b      	cmp	r3, r1
 80004ec:	d1e5      	bne.n	80004ba <__lesf2+0x2e>
 80004ee:	2200      	movs	r2, #0
 80004f0:	4290      	cmp	r0, r2
 80004f2:	dc04      	bgt.n	80004fe <__lesf2+0x72>
 80004f4:	42ac      	cmp	r4, r5
 80004f6:	d8e0      	bhi.n	80004ba <__lesf2+0x2e>
 80004f8:	2000      	movs	r0, #0
 80004fa:	42ac      	cmp	r4, r5
 80004fc:	d209      	bcs.n	8000512 <__lesf2+0x86>
 80004fe:	1e58      	subs	r0, r3, #1
 8000500:	2301      	movs	r3, #1
 8000502:	4398      	bics	r0, r3
 8000504:	3001      	adds	r0, #1
 8000506:	e004      	b.n	8000512 <__lesf2+0x86>
 8000508:	2301      	movs	r3, #1
 800050a:	3901      	subs	r1, #1
 800050c:	4399      	bics	r1, r3
 800050e:	0008      	movs	r0, r1
 8000510:	3001      	adds	r0, #1
 8000512:	bd30      	pop	{r4, r5, pc}
 8000514:	2d00      	cmp	r5, #0
 8000516:	d1d7      	bne.n	80004c8 <__lesf2+0x3c>
 8000518:	428b      	cmp	r3, r1
 800051a:	d1ce      	bne.n	80004ba <__lesf2+0x2e>
 800051c:	4282      	cmp	r2, r0
 800051e:	dde7      	ble.n	80004f0 <__lesf2+0x64>
 8000520:	2102      	movs	r1, #2
 8000522:	1e58      	subs	r0, r3, #1
 8000524:	4008      	ands	r0, r1
 8000526:	3801      	subs	r0, #1
 8000528:	e7f3      	b.n	8000512 <__lesf2+0x86>
 800052a:	46c0      	nop			; (mov r8, r8)

0800052c <__aeabi_fmul>:
 800052c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800052e:	464e      	mov	r6, r9
 8000530:	4657      	mov	r7, sl
 8000532:	4645      	mov	r5, r8
 8000534:	46de      	mov	lr, fp
 8000536:	b5e0      	push	{r5, r6, r7, lr}
 8000538:	0243      	lsls	r3, r0, #9
 800053a:	0a5b      	lsrs	r3, r3, #9
 800053c:	0045      	lsls	r5, r0, #1
 800053e:	b083      	sub	sp, #12
 8000540:	1c0f      	adds	r7, r1, #0
 8000542:	4699      	mov	r9, r3
 8000544:	0e2d      	lsrs	r5, r5, #24
 8000546:	0fc6      	lsrs	r6, r0, #31
 8000548:	2d00      	cmp	r5, #0
 800054a:	d057      	beq.n	80005fc <__aeabi_fmul+0xd0>
 800054c:	2dff      	cmp	r5, #255	; 0xff
 800054e:	d024      	beq.n	800059a <__aeabi_fmul+0x6e>
 8000550:	2080      	movs	r0, #128	; 0x80
 8000552:	00db      	lsls	r3, r3, #3
 8000554:	04c0      	lsls	r0, r0, #19
 8000556:	4318      	orrs	r0, r3
 8000558:	2300      	movs	r3, #0
 800055a:	4681      	mov	r9, r0
 800055c:	469a      	mov	sl, r3
 800055e:	469b      	mov	fp, r3
 8000560:	3d7f      	subs	r5, #127	; 0x7f
 8000562:	027c      	lsls	r4, r7, #9
 8000564:	007a      	lsls	r2, r7, #1
 8000566:	0ffb      	lsrs	r3, r7, #31
 8000568:	0a64      	lsrs	r4, r4, #9
 800056a:	0e12      	lsrs	r2, r2, #24
 800056c:	4698      	mov	r8, r3
 800056e:	d023      	beq.n	80005b8 <__aeabi_fmul+0x8c>
 8000570:	2aff      	cmp	r2, #255	; 0xff
 8000572:	d04b      	beq.n	800060c <__aeabi_fmul+0xe0>
 8000574:	00e3      	lsls	r3, r4, #3
 8000576:	2480      	movs	r4, #128	; 0x80
 8000578:	2000      	movs	r0, #0
 800057a:	04e4      	lsls	r4, r4, #19
 800057c:	3a7f      	subs	r2, #127	; 0x7f
 800057e:	431c      	orrs	r4, r3
 8000580:	18ad      	adds	r5, r5, r2
 8000582:	1c6b      	adds	r3, r5, #1
 8000584:	4647      	mov	r7, r8
 8000586:	9301      	str	r3, [sp, #4]
 8000588:	4653      	mov	r3, sl
 800058a:	4077      	eors	r7, r6
 800058c:	003a      	movs	r2, r7
 800058e:	2b0f      	cmp	r3, #15
 8000590:	d848      	bhi.n	8000624 <__aeabi_fmul+0xf8>
 8000592:	497d      	ldr	r1, [pc, #500]	; (8000788 <__aeabi_fmul+0x25c>)
 8000594:	009b      	lsls	r3, r3, #2
 8000596:	58cb      	ldr	r3, [r1, r3]
 8000598:	469f      	mov	pc, r3
 800059a:	2b00      	cmp	r3, #0
 800059c:	d000      	beq.n	80005a0 <__aeabi_fmul+0x74>
 800059e:	e085      	b.n	80006ac <__aeabi_fmul+0x180>
 80005a0:	3308      	adds	r3, #8
 80005a2:	469a      	mov	sl, r3
 80005a4:	3b06      	subs	r3, #6
 80005a6:	469b      	mov	fp, r3
 80005a8:	027c      	lsls	r4, r7, #9
 80005aa:	007a      	lsls	r2, r7, #1
 80005ac:	0ffb      	lsrs	r3, r7, #31
 80005ae:	25ff      	movs	r5, #255	; 0xff
 80005b0:	0a64      	lsrs	r4, r4, #9
 80005b2:	0e12      	lsrs	r2, r2, #24
 80005b4:	4698      	mov	r8, r3
 80005b6:	d1db      	bne.n	8000570 <__aeabi_fmul+0x44>
 80005b8:	2c00      	cmp	r4, #0
 80005ba:	d000      	beq.n	80005be <__aeabi_fmul+0x92>
 80005bc:	e090      	b.n	80006e0 <__aeabi_fmul+0x1b4>
 80005be:	4652      	mov	r2, sl
 80005c0:	2301      	movs	r3, #1
 80005c2:	431a      	orrs	r2, r3
 80005c4:	4692      	mov	sl, r2
 80005c6:	2001      	movs	r0, #1
 80005c8:	e7db      	b.n	8000582 <__aeabi_fmul+0x56>
 80005ca:	464c      	mov	r4, r9
 80005cc:	4658      	mov	r0, fp
 80005ce:	0017      	movs	r7, r2
 80005d0:	2802      	cmp	r0, #2
 80005d2:	d024      	beq.n	800061e <__aeabi_fmul+0xf2>
 80005d4:	2803      	cmp	r0, #3
 80005d6:	d100      	bne.n	80005da <__aeabi_fmul+0xae>
 80005d8:	e0cf      	b.n	800077a <__aeabi_fmul+0x24e>
 80005da:	2200      	movs	r2, #0
 80005dc:	2300      	movs	r3, #0
 80005de:	2801      	cmp	r0, #1
 80005e0:	d14d      	bne.n	800067e <__aeabi_fmul+0x152>
 80005e2:	0258      	lsls	r0, r3, #9
 80005e4:	05d2      	lsls	r2, r2, #23
 80005e6:	0a40      	lsrs	r0, r0, #9
 80005e8:	07ff      	lsls	r7, r7, #31
 80005ea:	4310      	orrs	r0, r2
 80005ec:	4338      	orrs	r0, r7
 80005ee:	b003      	add	sp, #12
 80005f0:	bc3c      	pop	{r2, r3, r4, r5}
 80005f2:	4690      	mov	r8, r2
 80005f4:	4699      	mov	r9, r3
 80005f6:	46a2      	mov	sl, r4
 80005f8:	46ab      	mov	fp, r5
 80005fa:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80005fc:	2b00      	cmp	r3, #0
 80005fe:	d15b      	bne.n	80006b8 <__aeabi_fmul+0x18c>
 8000600:	2304      	movs	r3, #4
 8000602:	469a      	mov	sl, r3
 8000604:	3b03      	subs	r3, #3
 8000606:	2500      	movs	r5, #0
 8000608:	469b      	mov	fp, r3
 800060a:	e7aa      	b.n	8000562 <__aeabi_fmul+0x36>
 800060c:	35ff      	adds	r5, #255	; 0xff
 800060e:	2c00      	cmp	r4, #0
 8000610:	d160      	bne.n	80006d4 <__aeabi_fmul+0x1a8>
 8000612:	4652      	mov	r2, sl
 8000614:	2302      	movs	r3, #2
 8000616:	431a      	orrs	r2, r3
 8000618:	4692      	mov	sl, r2
 800061a:	2002      	movs	r0, #2
 800061c:	e7b1      	b.n	8000582 <__aeabi_fmul+0x56>
 800061e:	22ff      	movs	r2, #255	; 0xff
 8000620:	2300      	movs	r3, #0
 8000622:	e7de      	b.n	80005e2 <__aeabi_fmul+0xb6>
 8000624:	464b      	mov	r3, r9
 8000626:	0c1b      	lsrs	r3, r3, #16
 8000628:	469c      	mov	ip, r3
 800062a:	464b      	mov	r3, r9
 800062c:	0426      	lsls	r6, r4, #16
 800062e:	0c36      	lsrs	r6, r6, #16
 8000630:	0418      	lsls	r0, r3, #16
 8000632:	4661      	mov	r1, ip
 8000634:	0033      	movs	r3, r6
 8000636:	0c22      	lsrs	r2, r4, #16
 8000638:	4664      	mov	r4, ip
 800063a:	0c00      	lsrs	r0, r0, #16
 800063c:	4343      	muls	r3, r0
 800063e:	434e      	muls	r6, r1
 8000640:	4350      	muls	r0, r2
 8000642:	4354      	muls	r4, r2
 8000644:	1980      	adds	r0, r0, r6
 8000646:	0c1a      	lsrs	r2, r3, #16
 8000648:	1812      	adds	r2, r2, r0
 800064a:	4296      	cmp	r6, r2
 800064c:	d903      	bls.n	8000656 <__aeabi_fmul+0x12a>
 800064e:	2180      	movs	r1, #128	; 0x80
 8000650:	0249      	lsls	r1, r1, #9
 8000652:	468c      	mov	ip, r1
 8000654:	4464      	add	r4, ip
 8000656:	041b      	lsls	r3, r3, #16
 8000658:	0c1b      	lsrs	r3, r3, #16
 800065a:	0410      	lsls	r0, r2, #16
 800065c:	18c0      	adds	r0, r0, r3
 800065e:	0183      	lsls	r3, r0, #6
 8000660:	1e5e      	subs	r6, r3, #1
 8000662:	41b3      	sbcs	r3, r6
 8000664:	0e80      	lsrs	r0, r0, #26
 8000666:	4318      	orrs	r0, r3
 8000668:	0c13      	lsrs	r3, r2, #16
 800066a:	191b      	adds	r3, r3, r4
 800066c:	019b      	lsls	r3, r3, #6
 800066e:	4303      	orrs	r3, r0
 8000670:	001c      	movs	r4, r3
 8000672:	0123      	lsls	r3, r4, #4
 8000674:	d579      	bpl.n	800076a <__aeabi_fmul+0x23e>
 8000676:	2301      	movs	r3, #1
 8000678:	0862      	lsrs	r2, r4, #1
 800067a:	401c      	ands	r4, r3
 800067c:	4314      	orrs	r4, r2
 800067e:	9a01      	ldr	r2, [sp, #4]
 8000680:	327f      	adds	r2, #127	; 0x7f
 8000682:	2a00      	cmp	r2, #0
 8000684:	dd4d      	ble.n	8000722 <__aeabi_fmul+0x1f6>
 8000686:	0763      	lsls	r3, r4, #29
 8000688:	d004      	beq.n	8000694 <__aeabi_fmul+0x168>
 800068a:	230f      	movs	r3, #15
 800068c:	4023      	ands	r3, r4
 800068e:	2b04      	cmp	r3, #4
 8000690:	d000      	beq.n	8000694 <__aeabi_fmul+0x168>
 8000692:	3404      	adds	r4, #4
 8000694:	0123      	lsls	r3, r4, #4
 8000696:	d503      	bpl.n	80006a0 <__aeabi_fmul+0x174>
 8000698:	4b3c      	ldr	r3, [pc, #240]	; (800078c <__aeabi_fmul+0x260>)
 800069a:	9a01      	ldr	r2, [sp, #4]
 800069c:	401c      	ands	r4, r3
 800069e:	3280      	adds	r2, #128	; 0x80
 80006a0:	2afe      	cmp	r2, #254	; 0xfe
 80006a2:	dcbc      	bgt.n	800061e <__aeabi_fmul+0xf2>
 80006a4:	01a3      	lsls	r3, r4, #6
 80006a6:	0a5b      	lsrs	r3, r3, #9
 80006a8:	b2d2      	uxtb	r2, r2
 80006aa:	e79a      	b.n	80005e2 <__aeabi_fmul+0xb6>
 80006ac:	230c      	movs	r3, #12
 80006ae:	469a      	mov	sl, r3
 80006b0:	3b09      	subs	r3, #9
 80006b2:	25ff      	movs	r5, #255	; 0xff
 80006b4:	469b      	mov	fp, r3
 80006b6:	e754      	b.n	8000562 <__aeabi_fmul+0x36>
 80006b8:	0018      	movs	r0, r3
 80006ba:	f000 fa97 	bl	8000bec <__clzsi2>
 80006be:	464a      	mov	r2, r9
 80006c0:	1f43      	subs	r3, r0, #5
 80006c2:	2576      	movs	r5, #118	; 0x76
 80006c4:	409a      	lsls	r2, r3
 80006c6:	2300      	movs	r3, #0
 80006c8:	426d      	negs	r5, r5
 80006ca:	4691      	mov	r9, r2
 80006cc:	1a2d      	subs	r5, r5, r0
 80006ce:	469a      	mov	sl, r3
 80006d0:	469b      	mov	fp, r3
 80006d2:	e746      	b.n	8000562 <__aeabi_fmul+0x36>
 80006d4:	4652      	mov	r2, sl
 80006d6:	2303      	movs	r3, #3
 80006d8:	431a      	orrs	r2, r3
 80006da:	4692      	mov	sl, r2
 80006dc:	2003      	movs	r0, #3
 80006de:	e750      	b.n	8000582 <__aeabi_fmul+0x56>
 80006e0:	0020      	movs	r0, r4
 80006e2:	f000 fa83 	bl	8000bec <__clzsi2>
 80006e6:	1f43      	subs	r3, r0, #5
 80006e8:	1a2d      	subs	r5, r5, r0
 80006ea:	409c      	lsls	r4, r3
 80006ec:	3d76      	subs	r5, #118	; 0x76
 80006ee:	2000      	movs	r0, #0
 80006f0:	e747      	b.n	8000582 <__aeabi_fmul+0x56>
 80006f2:	2380      	movs	r3, #128	; 0x80
 80006f4:	2700      	movs	r7, #0
 80006f6:	03db      	lsls	r3, r3, #15
 80006f8:	22ff      	movs	r2, #255	; 0xff
 80006fa:	e772      	b.n	80005e2 <__aeabi_fmul+0xb6>
 80006fc:	4642      	mov	r2, r8
 80006fe:	e766      	b.n	80005ce <__aeabi_fmul+0xa2>
 8000700:	464c      	mov	r4, r9
 8000702:	0032      	movs	r2, r6
 8000704:	4658      	mov	r0, fp
 8000706:	e762      	b.n	80005ce <__aeabi_fmul+0xa2>
 8000708:	2380      	movs	r3, #128	; 0x80
 800070a:	464a      	mov	r2, r9
 800070c:	03db      	lsls	r3, r3, #15
 800070e:	421a      	tst	r2, r3
 8000710:	d022      	beq.n	8000758 <__aeabi_fmul+0x22c>
 8000712:	421c      	tst	r4, r3
 8000714:	d120      	bne.n	8000758 <__aeabi_fmul+0x22c>
 8000716:	4323      	orrs	r3, r4
 8000718:	025b      	lsls	r3, r3, #9
 800071a:	0a5b      	lsrs	r3, r3, #9
 800071c:	4647      	mov	r7, r8
 800071e:	22ff      	movs	r2, #255	; 0xff
 8000720:	e75f      	b.n	80005e2 <__aeabi_fmul+0xb6>
 8000722:	2301      	movs	r3, #1
 8000724:	1a9a      	subs	r2, r3, r2
 8000726:	2a1b      	cmp	r2, #27
 8000728:	dc21      	bgt.n	800076e <__aeabi_fmul+0x242>
 800072a:	0023      	movs	r3, r4
 800072c:	9901      	ldr	r1, [sp, #4]
 800072e:	40d3      	lsrs	r3, r2
 8000730:	319e      	adds	r1, #158	; 0x9e
 8000732:	408c      	lsls	r4, r1
 8000734:	001a      	movs	r2, r3
 8000736:	0023      	movs	r3, r4
 8000738:	1e5c      	subs	r4, r3, #1
 800073a:	41a3      	sbcs	r3, r4
 800073c:	4313      	orrs	r3, r2
 800073e:	075a      	lsls	r2, r3, #29
 8000740:	d004      	beq.n	800074c <__aeabi_fmul+0x220>
 8000742:	220f      	movs	r2, #15
 8000744:	401a      	ands	r2, r3
 8000746:	2a04      	cmp	r2, #4
 8000748:	d000      	beq.n	800074c <__aeabi_fmul+0x220>
 800074a:	3304      	adds	r3, #4
 800074c:	015a      	lsls	r2, r3, #5
 800074e:	d411      	bmi.n	8000774 <__aeabi_fmul+0x248>
 8000750:	019b      	lsls	r3, r3, #6
 8000752:	0a5b      	lsrs	r3, r3, #9
 8000754:	2200      	movs	r2, #0
 8000756:	e744      	b.n	80005e2 <__aeabi_fmul+0xb6>
 8000758:	2380      	movs	r3, #128	; 0x80
 800075a:	464a      	mov	r2, r9
 800075c:	03db      	lsls	r3, r3, #15
 800075e:	4313      	orrs	r3, r2
 8000760:	025b      	lsls	r3, r3, #9
 8000762:	0a5b      	lsrs	r3, r3, #9
 8000764:	0037      	movs	r7, r6
 8000766:	22ff      	movs	r2, #255	; 0xff
 8000768:	e73b      	b.n	80005e2 <__aeabi_fmul+0xb6>
 800076a:	9501      	str	r5, [sp, #4]
 800076c:	e787      	b.n	800067e <__aeabi_fmul+0x152>
 800076e:	2200      	movs	r2, #0
 8000770:	2300      	movs	r3, #0
 8000772:	e736      	b.n	80005e2 <__aeabi_fmul+0xb6>
 8000774:	2201      	movs	r2, #1
 8000776:	2300      	movs	r3, #0
 8000778:	e733      	b.n	80005e2 <__aeabi_fmul+0xb6>
 800077a:	2380      	movs	r3, #128	; 0x80
 800077c:	03db      	lsls	r3, r3, #15
 800077e:	4323      	orrs	r3, r4
 8000780:	025b      	lsls	r3, r3, #9
 8000782:	0a5b      	lsrs	r3, r3, #9
 8000784:	22ff      	movs	r2, #255	; 0xff
 8000786:	e72c      	b.n	80005e2 <__aeabi_fmul+0xb6>
 8000788:	08001614 	.word	0x08001614
 800078c:	f7ffffff 	.word	0xf7ffffff

08000790 <__aeabi_fsub>:
 8000790:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8000792:	4647      	mov	r7, r8
 8000794:	46ce      	mov	lr, r9
 8000796:	0044      	lsls	r4, r0, #1
 8000798:	0fc2      	lsrs	r2, r0, #31
 800079a:	b580      	push	{r7, lr}
 800079c:	0247      	lsls	r7, r0, #9
 800079e:	0248      	lsls	r0, r1, #9
 80007a0:	0a40      	lsrs	r0, r0, #9
 80007a2:	4684      	mov	ip, r0
 80007a4:	4666      	mov	r6, ip
 80007a6:	0048      	lsls	r0, r1, #1
 80007a8:	0a7f      	lsrs	r7, r7, #9
 80007aa:	0e24      	lsrs	r4, r4, #24
 80007ac:	00f6      	lsls	r6, r6, #3
 80007ae:	0025      	movs	r5, r4
 80007b0:	4690      	mov	r8, r2
 80007b2:	00fb      	lsls	r3, r7, #3
 80007b4:	0e00      	lsrs	r0, r0, #24
 80007b6:	0fc9      	lsrs	r1, r1, #31
 80007b8:	46b1      	mov	r9, r6
 80007ba:	28ff      	cmp	r0, #255	; 0xff
 80007bc:	d100      	bne.n	80007c0 <__aeabi_fsub+0x30>
 80007be:	e085      	b.n	80008cc <__aeabi_fsub+0x13c>
 80007c0:	2601      	movs	r6, #1
 80007c2:	4071      	eors	r1, r6
 80007c4:	1a26      	subs	r6, r4, r0
 80007c6:	4291      	cmp	r1, r2
 80007c8:	d057      	beq.n	800087a <__aeabi_fsub+0xea>
 80007ca:	2e00      	cmp	r6, #0
 80007cc:	dd43      	ble.n	8000856 <__aeabi_fsub+0xc6>
 80007ce:	2800      	cmp	r0, #0
 80007d0:	d000      	beq.n	80007d4 <__aeabi_fsub+0x44>
 80007d2:	e07f      	b.n	80008d4 <__aeabi_fsub+0x144>
 80007d4:	4649      	mov	r1, r9
 80007d6:	2900      	cmp	r1, #0
 80007d8:	d100      	bne.n	80007dc <__aeabi_fsub+0x4c>
 80007da:	e0aa      	b.n	8000932 <__aeabi_fsub+0x1a2>
 80007dc:	3e01      	subs	r6, #1
 80007de:	2e00      	cmp	r6, #0
 80007e0:	d000      	beq.n	80007e4 <__aeabi_fsub+0x54>
 80007e2:	e0f7      	b.n	80009d4 <__aeabi_fsub+0x244>
 80007e4:	1a5b      	subs	r3, r3, r1
 80007e6:	015a      	lsls	r2, r3, #5
 80007e8:	d400      	bmi.n	80007ec <__aeabi_fsub+0x5c>
 80007ea:	e08b      	b.n	8000904 <__aeabi_fsub+0x174>
 80007ec:	019b      	lsls	r3, r3, #6
 80007ee:	099c      	lsrs	r4, r3, #6
 80007f0:	0020      	movs	r0, r4
 80007f2:	f000 f9fb 	bl	8000bec <__clzsi2>
 80007f6:	3805      	subs	r0, #5
 80007f8:	4084      	lsls	r4, r0
 80007fa:	4285      	cmp	r5, r0
 80007fc:	dd00      	ble.n	8000800 <__aeabi_fsub+0x70>
 80007fe:	e0d3      	b.n	80009a8 <__aeabi_fsub+0x218>
 8000800:	1b45      	subs	r5, r0, r5
 8000802:	0023      	movs	r3, r4
 8000804:	2020      	movs	r0, #32
 8000806:	3501      	adds	r5, #1
 8000808:	40eb      	lsrs	r3, r5
 800080a:	1b45      	subs	r5, r0, r5
 800080c:	40ac      	lsls	r4, r5
 800080e:	1e62      	subs	r2, r4, #1
 8000810:	4194      	sbcs	r4, r2
 8000812:	4323      	orrs	r3, r4
 8000814:	2407      	movs	r4, #7
 8000816:	2500      	movs	r5, #0
 8000818:	401c      	ands	r4, r3
 800081a:	2201      	movs	r2, #1
 800081c:	4641      	mov	r1, r8
 800081e:	400a      	ands	r2, r1
 8000820:	2c00      	cmp	r4, #0
 8000822:	d004      	beq.n	800082e <__aeabi_fsub+0x9e>
 8000824:	210f      	movs	r1, #15
 8000826:	4019      	ands	r1, r3
 8000828:	2904      	cmp	r1, #4
 800082a:	d000      	beq.n	800082e <__aeabi_fsub+0x9e>
 800082c:	3304      	adds	r3, #4
 800082e:	0159      	lsls	r1, r3, #5
 8000830:	d400      	bmi.n	8000834 <__aeabi_fsub+0xa4>
 8000832:	e080      	b.n	8000936 <__aeabi_fsub+0x1a6>
 8000834:	3501      	adds	r5, #1
 8000836:	b2ec      	uxtb	r4, r5
 8000838:	2dff      	cmp	r5, #255	; 0xff
 800083a:	d000      	beq.n	800083e <__aeabi_fsub+0xae>
 800083c:	e0a3      	b.n	8000986 <__aeabi_fsub+0x1f6>
 800083e:	24ff      	movs	r4, #255	; 0xff
 8000840:	2300      	movs	r3, #0
 8000842:	025b      	lsls	r3, r3, #9
 8000844:	05e4      	lsls	r4, r4, #23
 8000846:	0a58      	lsrs	r0, r3, #9
 8000848:	07d2      	lsls	r2, r2, #31
 800084a:	4320      	orrs	r0, r4
 800084c:	4310      	orrs	r0, r2
 800084e:	bc0c      	pop	{r2, r3}
 8000850:	4690      	mov	r8, r2
 8000852:	4699      	mov	r9, r3
 8000854:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8000856:	2e00      	cmp	r6, #0
 8000858:	d174      	bne.n	8000944 <__aeabi_fsub+0x1b4>
 800085a:	1c60      	adds	r0, r4, #1
 800085c:	b2c0      	uxtb	r0, r0
 800085e:	2801      	cmp	r0, #1
 8000860:	dc00      	bgt.n	8000864 <__aeabi_fsub+0xd4>
 8000862:	e0a7      	b.n	80009b4 <__aeabi_fsub+0x224>
 8000864:	464a      	mov	r2, r9
 8000866:	1a9c      	subs	r4, r3, r2
 8000868:	0162      	lsls	r2, r4, #5
 800086a:	d500      	bpl.n	800086e <__aeabi_fsub+0xde>
 800086c:	e0b6      	b.n	80009dc <__aeabi_fsub+0x24c>
 800086e:	2c00      	cmp	r4, #0
 8000870:	d1be      	bne.n	80007f0 <__aeabi_fsub+0x60>
 8000872:	2200      	movs	r2, #0
 8000874:	2400      	movs	r4, #0
 8000876:	2300      	movs	r3, #0
 8000878:	e7e3      	b.n	8000842 <__aeabi_fsub+0xb2>
 800087a:	2e00      	cmp	r6, #0
 800087c:	dc00      	bgt.n	8000880 <__aeabi_fsub+0xf0>
 800087e:	e085      	b.n	800098c <__aeabi_fsub+0x1fc>
 8000880:	2800      	cmp	r0, #0
 8000882:	d046      	beq.n	8000912 <__aeabi_fsub+0x182>
 8000884:	2cff      	cmp	r4, #255	; 0xff
 8000886:	d049      	beq.n	800091c <__aeabi_fsub+0x18c>
 8000888:	2280      	movs	r2, #128	; 0x80
 800088a:	4648      	mov	r0, r9
 800088c:	04d2      	lsls	r2, r2, #19
 800088e:	4310      	orrs	r0, r2
 8000890:	4681      	mov	r9, r0
 8000892:	2201      	movs	r2, #1
 8000894:	2e1b      	cmp	r6, #27
 8000896:	dc09      	bgt.n	80008ac <__aeabi_fsub+0x11c>
 8000898:	2020      	movs	r0, #32
 800089a:	464c      	mov	r4, r9
 800089c:	1b80      	subs	r0, r0, r6
 800089e:	4084      	lsls	r4, r0
 80008a0:	464a      	mov	r2, r9
 80008a2:	0020      	movs	r0, r4
 80008a4:	40f2      	lsrs	r2, r6
 80008a6:	1e44      	subs	r4, r0, #1
 80008a8:	41a0      	sbcs	r0, r4
 80008aa:	4302      	orrs	r2, r0
 80008ac:	189b      	adds	r3, r3, r2
 80008ae:	015a      	lsls	r2, r3, #5
 80008b0:	d528      	bpl.n	8000904 <__aeabi_fsub+0x174>
 80008b2:	3501      	adds	r5, #1
 80008b4:	2dff      	cmp	r5, #255	; 0xff
 80008b6:	d100      	bne.n	80008ba <__aeabi_fsub+0x12a>
 80008b8:	e0a8      	b.n	8000a0c <__aeabi_fsub+0x27c>
 80008ba:	2201      	movs	r2, #1
 80008bc:	2407      	movs	r4, #7
 80008be:	4994      	ldr	r1, [pc, #592]	; (8000b10 <__aeabi_fsub+0x380>)
 80008c0:	401a      	ands	r2, r3
 80008c2:	085b      	lsrs	r3, r3, #1
 80008c4:	400b      	ands	r3, r1
 80008c6:	4313      	orrs	r3, r2
 80008c8:	401c      	ands	r4, r3
 80008ca:	e7a6      	b.n	800081a <__aeabi_fsub+0x8a>
 80008cc:	2e00      	cmp	r6, #0
 80008ce:	d000      	beq.n	80008d2 <__aeabi_fsub+0x142>
 80008d0:	e778      	b.n	80007c4 <__aeabi_fsub+0x34>
 80008d2:	e775      	b.n	80007c0 <__aeabi_fsub+0x30>
 80008d4:	2cff      	cmp	r4, #255	; 0xff
 80008d6:	d054      	beq.n	8000982 <__aeabi_fsub+0x1f2>
 80008d8:	2280      	movs	r2, #128	; 0x80
 80008da:	4649      	mov	r1, r9
 80008dc:	04d2      	lsls	r2, r2, #19
 80008de:	4311      	orrs	r1, r2
 80008e0:	4689      	mov	r9, r1
 80008e2:	2201      	movs	r2, #1
 80008e4:	2e1b      	cmp	r6, #27
 80008e6:	dc09      	bgt.n	80008fc <__aeabi_fsub+0x16c>
 80008e8:	2120      	movs	r1, #32
 80008ea:	4648      	mov	r0, r9
 80008ec:	1b89      	subs	r1, r1, r6
 80008ee:	4088      	lsls	r0, r1
 80008f0:	464a      	mov	r2, r9
 80008f2:	0001      	movs	r1, r0
 80008f4:	40f2      	lsrs	r2, r6
 80008f6:	1e48      	subs	r0, r1, #1
 80008f8:	4181      	sbcs	r1, r0
 80008fa:	430a      	orrs	r2, r1
 80008fc:	1a9b      	subs	r3, r3, r2
 80008fe:	015a      	lsls	r2, r3, #5
 8000900:	d500      	bpl.n	8000904 <__aeabi_fsub+0x174>
 8000902:	e773      	b.n	80007ec <__aeabi_fsub+0x5c>
 8000904:	2201      	movs	r2, #1
 8000906:	4641      	mov	r1, r8
 8000908:	400a      	ands	r2, r1
 800090a:	0759      	lsls	r1, r3, #29
 800090c:	d000      	beq.n	8000910 <__aeabi_fsub+0x180>
 800090e:	e789      	b.n	8000824 <__aeabi_fsub+0x94>
 8000910:	e011      	b.n	8000936 <__aeabi_fsub+0x1a6>
 8000912:	4648      	mov	r0, r9
 8000914:	2800      	cmp	r0, #0
 8000916:	d158      	bne.n	80009ca <__aeabi_fsub+0x23a>
 8000918:	2cff      	cmp	r4, #255	; 0xff
 800091a:	d10c      	bne.n	8000936 <__aeabi_fsub+0x1a6>
 800091c:	08db      	lsrs	r3, r3, #3
 800091e:	2b00      	cmp	r3, #0
 8000920:	d100      	bne.n	8000924 <__aeabi_fsub+0x194>
 8000922:	e78c      	b.n	800083e <__aeabi_fsub+0xae>
 8000924:	2080      	movs	r0, #128	; 0x80
 8000926:	03c0      	lsls	r0, r0, #15
 8000928:	4303      	orrs	r3, r0
 800092a:	025b      	lsls	r3, r3, #9
 800092c:	0a5b      	lsrs	r3, r3, #9
 800092e:	24ff      	movs	r4, #255	; 0xff
 8000930:	e787      	b.n	8000842 <__aeabi_fsub+0xb2>
 8000932:	2cff      	cmp	r4, #255	; 0xff
 8000934:	d025      	beq.n	8000982 <__aeabi_fsub+0x1f2>
 8000936:	08db      	lsrs	r3, r3, #3
 8000938:	2dff      	cmp	r5, #255	; 0xff
 800093a:	d0f0      	beq.n	800091e <__aeabi_fsub+0x18e>
 800093c:	025b      	lsls	r3, r3, #9
 800093e:	0a5b      	lsrs	r3, r3, #9
 8000940:	b2ec      	uxtb	r4, r5
 8000942:	e77e      	b.n	8000842 <__aeabi_fsub+0xb2>
 8000944:	2c00      	cmp	r4, #0
 8000946:	d04d      	beq.n	80009e4 <__aeabi_fsub+0x254>
 8000948:	28ff      	cmp	r0, #255	; 0xff
 800094a:	d018      	beq.n	800097e <__aeabi_fsub+0x1ee>
 800094c:	2480      	movs	r4, #128	; 0x80
 800094e:	04e4      	lsls	r4, r4, #19
 8000950:	4272      	negs	r2, r6
 8000952:	4323      	orrs	r3, r4
 8000954:	2a1b      	cmp	r2, #27
 8000956:	dd00      	ble.n	800095a <__aeabi_fsub+0x1ca>
 8000958:	e0c4      	b.n	8000ae4 <__aeabi_fsub+0x354>
 800095a:	001c      	movs	r4, r3
 800095c:	2520      	movs	r5, #32
 800095e:	40d4      	lsrs	r4, r2
 8000960:	1aaa      	subs	r2, r5, r2
 8000962:	4093      	lsls	r3, r2
 8000964:	1e5a      	subs	r2, r3, #1
 8000966:	4193      	sbcs	r3, r2
 8000968:	4323      	orrs	r3, r4
 800096a:	464a      	mov	r2, r9
 800096c:	0005      	movs	r5, r0
 800096e:	1ad3      	subs	r3, r2, r3
 8000970:	4688      	mov	r8, r1
 8000972:	e738      	b.n	80007e6 <__aeabi_fsub+0x56>
 8000974:	1c72      	adds	r2, r6, #1
 8000976:	d0f8      	beq.n	800096a <__aeabi_fsub+0x1da>
 8000978:	43f2      	mvns	r2, r6
 800097a:	28ff      	cmp	r0, #255	; 0xff
 800097c:	d1ea      	bne.n	8000954 <__aeabi_fsub+0x1c4>
 800097e:	000a      	movs	r2, r1
 8000980:	464b      	mov	r3, r9
 8000982:	25ff      	movs	r5, #255	; 0xff
 8000984:	e7d7      	b.n	8000936 <__aeabi_fsub+0x1a6>
 8000986:	019b      	lsls	r3, r3, #6
 8000988:	0a5b      	lsrs	r3, r3, #9
 800098a:	e75a      	b.n	8000842 <__aeabi_fsub+0xb2>
 800098c:	2e00      	cmp	r6, #0
 800098e:	d141      	bne.n	8000a14 <__aeabi_fsub+0x284>
 8000990:	1c65      	adds	r5, r4, #1
 8000992:	b2e9      	uxtb	r1, r5
 8000994:	2901      	cmp	r1, #1
 8000996:	dd45      	ble.n	8000a24 <__aeabi_fsub+0x294>
 8000998:	2dff      	cmp	r5, #255	; 0xff
 800099a:	d100      	bne.n	800099e <__aeabi_fsub+0x20e>
 800099c:	e74f      	b.n	800083e <__aeabi_fsub+0xae>
 800099e:	2407      	movs	r4, #7
 80009a0:	444b      	add	r3, r9
 80009a2:	085b      	lsrs	r3, r3, #1
 80009a4:	401c      	ands	r4, r3
 80009a6:	e738      	b.n	800081a <__aeabi_fsub+0x8a>
 80009a8:	2207      	movs	r2, #7
 80009aa:	4b5a      	ldr	r3, [pc, #360]	; (8000b14 <__aeabi_fsub+0x384>)
 80009ac:	1a2d      	subs	r5, r5, r0
 80009ae:	4023      	ands	r3, r4
 80009b0:	4014      	ands	r4, r2
 80009b2:	e732      	b.n	800081a <__aeabi_fsub+0x8a>
 80009b4:	2c00      	cmp	r4, #0
 80009b6:	d11d      	bne.n	80009f4 <__aeabi_fsub+0x264>
 80009b8:	2b00      	cmp	r3, #0
 80009ba:	d17a      	bne.n	8000ab2 <__aeabi_fsub+0x322>
 80009bc:	464b      	mov	r3, r9
 80009be:	2b00      	cmp	r3, #0
 80009c0:	d100      	bne.n	80009c4 <__aeabi_fsub+0x234>
 80009c2:	e091      	b.n	8000ae8 <__aeabi_fsub+0x358>
 80009c4:	000a      	movs	r2, r1
 80009c6:	2500      	movs	r5, #0
 80009c8:	e7b5      	b.n	8000936 <__aeabi_fsub+0x1a6>
 80009ca:	3e01      	subs	r6, #1
 80009cc:	2e00      	cmp	r6, #0
 80009ce:	d119      	bne.n	8000a04 <__aeabi_fsub+0x274>
 80009d0:	444b      	add	r3, r9
 80009d2:	e76c      	b.n	80008ae <__aeabi_fsub+0x11e>
 80009d4:	2cff      	cmp	r4, #255	; 0xff
 80009d6:	d184      	bne.n	80008e2 <__aeabi_fsub+0x152>
 80009d8:	25ff      	movs	r5, #255	; 0xff
 80009da:	e7ac      	b.n	8000936 <__aeabi_fsub+0x1a6>
 80009dc:	464a      	mov	r2, r9
 80009de:	4688      	mov	r8, r1
 80009e0:	1ad4      	subs	r4, r2, r3
 80009e2:	e705      	b.n	80007f0 <__aeabi_fsub+0x60>
 80009e4:	2b00      	cmp	r3, #0
 80009e6:	d1c5      	bne.n	8000974 <__aeabi_fsub+0x1e4>
 80009e8:	000a      	movs	r2, r1
 80009ea:	28ff      	cmp	r0, #255	; 0xff
 80009ec:	d0c8      	beq.n	8000980 <__aeabi_fsub+0x1f0>
 80009ee:	0005      	movs	r5, r0
 80009f0:	464b      	mov	r3, r9
 80009f2:	e7a0      	b.n	8000936 <__aeabi_fsub+0x1a6>
 80009f4:	2b00      	cmp	r3, #0
 80009f6:	d149      	bne.n	8000a8c <__aeabi_fsub+0x2fc>
 80009f8:	464b      	mov	r3, r9
 80009fa:	2b00      	cmp	r3, #0
 80009fc:	d077      	beq.n	8000aee <__aeabi_fsub+0x35e>
 80009fe:	000a      	movs	r2, r1
 8000a00:	25ff      	movs	r5, #255	; 0xff
 8000a02:	e798      	b.n	8000936 <__aeabi_fsub+0x1a6>
 8000a04:	2cff      	cmp	r4, #255	; 0xff
 8000a06:	d000      	beq.n	8000a0a <__aeabi_fsub+0x27a>
 8000a08:	e743      	b.n	8000892 <__aeabi_fsub+0x102>
 8000a0a:	e787      	b.n	800091c <__aeabi_fsub+0x18c>
 8000a0c:	000a      	movs	r2, r1
 8000a0e:	24ff      	movs	r4, #255	; 0xff
 8000a10:	2300      	movs	r3, #0
 8000a12:	e716      	b.n	8000842 <__aeabi_fsub+0xb2>
 8000a14:	2c00      	cmp	r4, #0
 8000a16:	d115      	bne.n	8000a44 <__aeabi_fsub+0x2b4>
 8000a18:	2b00      	cmp	r3, #0
 8000a1a:	d157      	bne.n	8000acc <__aeabi_fsub+0x33c>
 8000a1c:	28ff      	cmp	r0, #255	; 0xff
 8000a1e:	d1e6      	bne.n	80009ee <__aeabi_fsub+0x25e>
 8000a20:	464b      	mov	r3, r9
 8000a22:	e77b      	b.n	800091c <__aeabi_fsub+0x18c>
 8000a24:	2c00      	cmp	r4, #0
 8000a26:	d120      	bne.n	8000a6a <__aeabi_fsub+0x2da>
 8000a28:	2b00      	cmp	r3, #0
 8000a2a:	d057      	beq.n	8000adc <__aeabi_fsub+0x34c>
 8000a2c:	4649      	mov	r1, r9
 8000a2e:	2900      	cmp	r1, #0
 8000a30:	d053      	beq.n	8000ada <__aeabi_fsub+0x34a>
 8000a32:	444b      	add	r3, r9
 8000a34:	015a      	lsls	r2, r3, #5
 8000a36:	d568      	bpl.n	8000b0a <__aeabi_fsub+0x37a>
 8000a38:	2407      	movs	r4, #7
 8000a3a:	4a36      	ldr	r2, [pc, #216]	; (8000b14 <__aeabi_fsub+0x384>)
 8000a3c:	401c      	ands	r4, r3
 8000a3e:	2501      	movs	r5, #1
 8000a40:	4013      	ands	r3, r2
 8000a42:	e6ea      	b.n	800081a <__aeabi_fsub+0x8a>
 8000a44:	28ff      	cmp	r0, #255	; 0xff
 8000a46:	d0eb      	beq.n	8000a20 <__aeabi_fsub+0x290>
 8000a48:	2280      	movs	r2, #128	; 0x80
 8000a4a:	04d2      	lsls	r2, r2, #19
 8000a4c:	4276      	negs	r6, r6
 8000a4e:	4313      	orrs	r3, r2
 8000a50:	2e1b      	cmp	r6, #27
 8000a52:	dc53      	bgt.n	8000afc <__aeabi_fsub+0x36c>
 8000a54:	2520      	movs	r5, #32
 8000a56:	1bad      	subs	r5, r5, r6
 8000a58:	001a      	movs	r2, r3
 8000a5a:	40ab      	lsls	r3, r5
 8000a5c:	40f2      	lsrs	r2, r6
 8000a5e:	1e5c      	subs	r4, r3, #1
 8000a60:	41a3      	sbcs	r3, r4
 8000a62:	4313      	orrs	r3, r2
 8000a64:	444b      	add	r3, r9
 8000a66:	0005      	movs	r5, r0
 8000a68:	e721      	b.n	80008ae <__aeabi_fsub+0x11e>
 8000a6a:	2b00      	cmp	r3, #0
 8000a6c:	d0d8      	beq.n	8000a20 <__aeabi_fsub+0x290>
 8000a6e:	4649      	mov	r1, r9
 8000a70:	2900      	cmp	r1, #0
 8000a72:	d100      	bne.n	8000a76 <__aeabi_fsub+0x2e6>
 8000a74:	e752      	b.n	800091c <__aeabi_fsub+0x18c>
 8000a76:	2180      	movs	r1, #128	; 0x80
 8000a78:	03c9      	lsls	r1, r1, #15
 8000a7a:	420f      	tst	r7, r1
 8000a7c:	d100      	bne.n	8000a80 <__aeabi_fsub+0x2f0>
 8000a7e:	e74d      	b.n	800091c <__aeabi_fsub+0x18c>
 8000a80:	4660      	mov	r0, ip
 8000a82:	4208      	tst	r0, r1
 8000a84:	d000      	beq.n	8000a88 <__aeabi_fsub+0x2f8>
 8000a86:	e749      	b.n	800091c <__aeabi_fsub+0x18c>
 8000a88:	464b      	mov	r3, r9
 8000a8a:	e747      	b.n	800091c <__aeabi_fsub+0x18c>
 8000a8c:	4648      	mov	r0, r9
 8000a8e:	25ff      	movs	r5, #255	; 0xff
 8000a90:	2800      	cmp	r0, #0
 8000a92:	d100      	bne.n	8000a96 <__aeabi_fsub+0x306>
 8000a94:	e74f      	b.n	8000936 <__aeabi_fsub+0x1a6>
 8000a96:	2280      	movs	r2, #128	; 0x80
 8000a98:	03d2      	lsls	r2, r2, #15
 8000a9a:	4217      	tst	r7, r2
 8000a9c:	d004      	beq.n	8000aa8 <__aeabi_fsub+0x318>
 8000a9e:	4660      	mov	r0, ip
 8000aa0:	4210      	tst	r0, r2
 8000aa2:	d101      	bne.n	8000aa8 <__aeabi_fsub+0x318>
 8000aa4:	464b      	mov	r3, r9
 8000aa6:	4688      	mov	r8, r1
 8000aa8:	2201      	movs	r2, #1
 8000aaa:	4641      	mov	r1, r8
 8000aac:	25ff      	movs	r5, #255	; 0xff
 8000aae:	400a      	ands	r2, r1
 8000ab0:	e741      	b.n	8000936 <__aeabi_fsub+0x1a6>
 8000ab2:	4648      	mov	r0, r9
 8000ab4:	2800      	cmp	r0, #0
 8000ab6:	d01f      	beq.n	8000af8 <__aeabi_fsub+0x368>
 8000ab8:	1a1a      	subs	r2, r3, r0
 8000aba:	0150      	lsls	r0, r2, #5
 8000abc:	d520      	bpl.n	8000b00 <__aeabi_fsub+0x370>
 8000abe:	464a      	mov	r2, r9
 8000ac0:	2407      	movs	r4, #7
 8000ac2:	1ad3      	subs	r3, r2, r3
 8000ac4:	401c      	ands	r4, r3
 8000ac6:	4688      	mov	r8, r1
 8000ac8:	2500      	movs	r5, #0
 8000aca:	e6a6      	b.n	800081a <__aeabi_fsub+0x8a>
 8000acc:	1c74      	adds	r4, r6, #1
 8000ace:	d0c9      	beq.n	8000a64 <__aeabi_fsub+0x2d4>
 8000ad0:	43f6      	mvns	r6, r6
 8000ad2:	28ff      	cmp	r0, #255	; 0xff
 8000ad4:	d1bc      	bne.n	8000a50 <__aeabi_fsub+0x2c0>
 8000ad6:	464b      	mov	r3, r9
 8000ad8:	e720      	b.n	800091c <__aeabi_fsub+0x18c>
 8000ada:	4699      	mov	r9, r3
 8000adc:	464b      	mov	r3, r9
 8000ade:	2500      	movs	r5, #0
 8000ae0:	08db      	lsrs	r3, r3, #3
 8000ae2:	e72b      	b.n	800093c <__aeabi_fsub+0x1ac>
 8000ae4:	2301      	movs	r3, #1
 8000ae6:	e740      	b.n	800096a <__aeabi_fsub+0x1da>
 8000ae8:	2200      	movs	r2, #0
 8000aea:	2300      	movs	r3, #0
 8000aec:	e6a9      	b.n	8000842 <__aeabi_fsub+0xb2>
 8000aee:	2380      	movs	r3, #128	; 0x80
 8000af0:	2200      	movs	r2, #0
 8000af2:	03db      	lsls	r3, r3, #15
 8000af4:	24ff      	movs	r4, #255	; 0xff
 8000af6:	e6a4      	b.n	8000842 <__aeabi_fsub+0xb2>
 8000af8:	2500      	movs	r5, #0
 8000afa:	e71c      	b.n	8000936 <__aeabi_fsub+0x1a6>
 8000afc:	2301      	movs	r3, #1
 8000afe:	e7b1      	b.n	8000a64 <__aeabi_fsub+0x2d4>
 8000b00:	2a00      	cmp	r2, #0
 8000b02:	d0f1      	beq.n	8000ae8 <__aeabi_fsub+0x358>
 8000b04:	0013      	movs	r3, r2
 8000b06:	2500      	movs	r5, #0
 8000b08:	e6fc      	b.n	8000904 <__aeabi_fsub+0x174>
 8000b0a:	2500      	movs	r5, #0
 8000b0c:	e6fa      	b.n	8000904 <__aeabi_fsub+0x174>
 8000b0e:	46c0      	nop			; (mov r8, r8)
 8000b10:	7dffffff 	.word	0x7dffffff
 8000b14:	fbffffff 	.word	0xfbffffff

08000b18 <__aeabi_f2iz>:
 8000b18:	0241      	lsls	r1, r0, #9
 8000b1a:	0042      	lsls	r2, r0, #1
 8000b1c:	0fc3      	lsrs	r3, r0, #31
 8000b1e:	0a49      	lsrs	r1, r1, #9
 8000b20:	0e12      	lsrs	r2, r2, #24
 8000b22:	2000      	movs	r0, #0
 8000b24:	2a7e      	cmp	r2, #126	; 0x7e
 8000b26:	d90d      	bls.n	8000b44 <__aeabi_f2iz+0x2c>
 8000b28:	2a9d      	cmp	r2, #157	; 0x9d
 8000b2a:	d80c      	bhi.n	8000b46 <__aeabi_f2iz+0x2e>
 8000b2c:	2080      	movs	r0, #128	; 0x80
 8000b2e:	0400      	lsls	r0, r0, #16
 8000b30:	4301      	orrs	r1, r0
 8000b32:	2a95      	cmp	r2, #149	; 0x95
 8000b34:	dc0a      	bgt.n	8000b4c <__aeabi_f2iz+0x34>
 8000b36:	2096      	movs	r0, #150	; 0x96
 8000b38:	1a82      	subs	r2, r0, r2
 8000b3a:	40d1      	lsrs	r1, r2
 8000b3c:	4248      	negs	r0, r1
 8000b3e:	2b00      	cmp	r3, #0
 8000b40:	d100      	bne.n	8000b44 <__aeabi_f2iz+0x2c>
 8000b42:	0008      	movs	r0, r1
 8000b44:	4770      	bx	lr
 8000b46:	4a03      	ldr	r2, [pc, #12]	; (8000b54 <__aeabi_f2iz+0x3c>)
 8000b48:	1898      	adds	r0, r3, r2
 8000b4a:	e7fb      	b.n	8000b44 <__aeabi_f2iz+0x2c>
 8000b4c:	3a96      	subs	r2, #150	; 0x96
 8000b4e:	4091      	lsls	r1, r2
 8000b50:	e7f4      	b.n	8000b3c <__aeabi_f2iz+0x24>
 8000b52:	46c0      	nop			; (mov r8, r8)
 8000b54:	7fffffff 	.word	0x7fffffff

08000b58 <__aeabi_i2f>:
 8000b58:	b570      	push	{r4, r5, r6, lr}
 8000b5a:	2800      	cmp	r0, #0
 8000b5c:	d03d      	beq.n	8000bda <__aeabi_i2f+0x82>
 8000b5e:	17c3      	asrs	r3, r0, #31
 8000b60:	18c5      	adds	r5, r0, r3
 8000b62:	405d      	eors	r5, r3
 8000b64:	0fc4      	lsrs	r4, r0, #31
 8000b66:	0028      	movs	r0, r5
 8000b68:	f000 f840 	bl	8000bec <__clzsi2>
 8000b6c:	229e      	movs	r2, #158	; 0x9e
 8000b6e:	1a12      	subs	r2, r2, r0
 8000b70:	2a96      	cmp	r2, #150	; 0x96
 8000b72:	dc07      	bgt.n	8000b84 <__aeabi_i2f+0x2c>
 8000b74:	b2d2      	uxtb	r2, r2
 8000b76:	2808      	cmp	r0, #8
 8000b78:	dd33      	ble.n	8000be2 <__aeabi_i2f+0x8a>
 8000b7a:	3808      	subs	r0, #8
 8000b7c:	4085      	lsls	r5, r0
 8000b7e:	0268      	lsls	r0, r5, #9
 8000b80:	0a40      	lsrs	r0, r0, #9
 8000b82:	e023      	b.n	8000bcc <__aeabi_i2f+0x74>
 8000b84:	2a99      	cmp	r2, #153	; 0x99
 8000b86:	dd0b      	ble.n	8000ba0 <__aeabi_i2f+0x48>
 8000b88:	2305      	movs	r3, #5
 8000b8a:	0029      	movs	r1, r5
 8000b8c:	1a1b      	subs	r3, r3, r0
 8000b8e:	40d9      	lsrs	r1, r3
 8000b90:	0003      	movs	r3, r0
 8000b92:	331b      	adds	r3, #27
 8000b94:	409d      	lsls	r5, r3
 8000b96:	002b      	movs	r3, r5
 8000b98:	1e5d      	subs	r5, r3, #1
 8000b9a:	41ab      	sbcs	r3, r5
 8000b9c:	4319      	orrs	r1, r3
 8000b9e:	000d      	movs	r5, r1
 8000ba0:	2805      	cmp	r0, #5
 8000ba2:	dd01      	ble.n	8000ba8 <__aeabi_i2f+0x50>
 8000ba4:	1f43      	subs	r3, r0, #5
 8000ba6:	409d      	lsls	r5, r3
 8000ba8:	002b      	movs	r3, r5
 8000baa:	490f      	ldr	r1, [pc, #60]	; (8000be8 <__aeabi_i2f+0x90>)
 8000bac:	400b      	ands	r3, r1
 8000bae:	076e      	lsls	r6, r5, #29
 8000bb0:	d009      	beq.n	8000bc6 <__aeabi_i2f+0x6e>
 8000bb2:	260f      	movs	r6, #15
 8000bb4:	4035      	ands	r5, r6
 8000bb6:	2d04      	cmp	r5, #4
 8000bb8:	d005      	beq.n	8000bc6 <__aeabi_i2f+0x6e>
 8000bba:	3304      	adds	r3, #4
 8000bbc:	015d      	lsls	r5, r3, #5
 8000bbe:	d502      	bpl.n	8000bc6 <__aeabi_i2f+0x6e>
 8000bc0:	229f      	movs	r2, #159	; 0x9f
 8000bc2:	400b      	ands	r3, r1
 8000bc4:	1a12      	subs	r2, r2, r0
 8000bc6:	019b      	lsls	r3, r3, #6
 8000bc8:	0a58      	lsrs	r0, r3, #9
 8000bca:	b2d2      	uxtb	r2, r2
 8000bcc:	0240      	lsls	r0, r0, #9
 8000bce:	05d2      	lsls	r2, r2, #23
 8000bd0:	0a40      	lsrs	r0, r0, #9
 8000bd2:	07e4      	lsls	r4, r4, #31
 8000bd4:	4310      	orrs	r0, r2
 8000bd6:	4320      	orrs	r0, r4
 8000bd8:	bd70      	pop	{r4, r5, r6, pc}
 8000bda:	2400      	movs	r4, #0
 8000bdc:	2200      	movs	r2, #0
 8000bde:	2000      	movs	r0, #0
 8000be0:	e7f4      	b.n	8000bcc <__aeabi_i2f+0x74>
 8000be2:	0268      	lsls	r0, r5, #9
 8000be4:	0a40      	lsrs	r0, r0, #9
 8000be6:	e7f1      	b.n	8000bcc <__aeabi_i2f+0x74>
 8000be8:	fbffffff 	.word	0xfbffffff

08000bec <__clzsi2>:
 8000bec:	211c      	movs	r1, #28
 8000bee:	2301      	movs	r3, #1
 8000bf0:	041b      	lsls	r3, r3, #16
 8000bf2:	4298      	cmp	r0, r3
 8000bf4:	d301      	bcc.n	8000bfa <__clzsi2+0xe>
 8000bf6:	0c00      	lsrs	r0, r0, #16
 8000bf8:	3910      	subs	r1, #16
 8000bfa:	0a1b      	lsrs	r3, r3, #8
 8000bfc:	4298      	cmp	r0, r3
 8000bfe:	d301      	bcc.n	8000c04 <__clzsi2+0x18>
 8000c00:	0a00      	lsrs	r0, r0, #8
 8000c02:	3908      	subs	r1, #8
 8000c04:	091b      	lsrs	r3, r3, #4
 8000c06:	4298      	cmp	r0, r3
 8000c08:	d301      	bcc.n	8000c0e <__clzsi2+0x22>
 8000c0a:	0900      	lsrs	r0, r0, #4
 8000c0c:	3904      	subs	r1, #4
 8000c0e:	a202      	add	r2, pc, #8	; (adr r2, 8000c18 <__clzsi2+0x2c>)
 8000c10:	5c10      	ldrb	r0, [r2, r0]
 8000c12:	1840      	adds	r0, r0, r1
 8000c14:	4770      	bx	lr
 8000c16:	46c0      	nop			; (mov r8, r8)
 8000c18:	02020304 	.word	0x02020304
 8000c1c:	01010101 	.word	0x01010101
	...

08000c28 <SystemInit>:
  *         Initialize the default HSI clock source, vector table location and the PLL configuration is reset.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8000c28:	b580      	push	{r7, lr}
 8000c2a:	af00      	add	r7, sp, #0
  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set HSION bit */
  RCC->CR |= (uint32_t)0x00000001U;
 8000c2c:	4b1a      	ldr	r3, [pc, #104]	; (8000c98 <SystemInit+0x70>)
 8000c2e:	681a      	ldr	r2, [r3, #0]
 8000c30:	4b19      	ldr	r3, [pc, #100]	; (8000c98 <SystemInit+0x70>)
 8000c32:	2101      	movs	r1, #1
 8000c34:	430a      	orrs	r2, r1
 8000c36:	601a      	str	r2, [r3, #0]
#if defined (STM32F051x8) || defined (STM32F058x8)
  /* Reset SW[1:0], HPRE[3:0], PPRE[2:0], ADCPRE and MCOSEL[2:0] bits */
  RCC->CFGR &= (uint32_t)0xF8FFB80CU;
#else
  /* Reset SW[1:0], HPRE[3:0], PPRE[2:0], ADCPRE, MCOSEL[2:0], MCOPRE[2:0] and PLLNODIV bits */
  RCC->CFGR &= (uint32_t)0x08FFB80CU;
 8000c38:	4b17      	ldr	r3, [pc, #92]	; (8000c98 <SystemInit+0x70>)
 8000c3a:	685a      	ldr	r2, [r3, #4]
 8000c3c:	4b16      	ldr	r3, [pc, #88]	; (8000c98 <SystemInit+0x70>)
 8000c3e:	4917      	ldr	r1, [pc, #92]	; (8000c9c <SystemInit+0x74>)
 8000c40:	400a      	ands	r2, r1
 8000c42:	605a      	str	r2, [r3, #4]
#endif /* STM32F051x8 or STM32F058x8 */
  
  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= (uint32_t)0xFEF6FFFFU;
 8000c44:	4b14      	ldr	r3, [pc, #80]	; (8000c98 <SystemInit+0x70>)
 8000c46:	681a      	ldr	r2, [r3, #0]
 8000c48:	4b13      	ldr	r3, [pc, #76]	; (8000c98 <SystemInit+0x70>)
 8000c4a:	4915      	ldr	r1, [pc, #84]	; (8000ca0 <SystemInit+0x78>)
 8000c4c:	400a      	ands	r2, r1
 8000c4e:	601a      	str	r2, [r3, #0]

  /* Reset HSEBYP bit */
  RCC->CR &= (uint32_t)0xFFFBFFFFU;
 8000c50:	4b11      	ldr	r3, [pc, #68]	; (8000c98 <SystemInit+0x70>)
 8000c52:	681a      	ldr	r2, [r3, #0]
 8000c54:	4b10      	ldr	r3, [pc, #64]	; (8000c98 <SystemInit+0x70>)
 8000c56:	4913      	ldr	r1, [pc, #76]	; (8000ca4 <SystemInit+0x7c>)
 8000c58:	400a      	ands	r2, r1
 8000c5a:	601a      	str	r2, [r3, #0]

  /* Reset PLLSRC, PLLXTPRE and PLLMUL[3:0] bits */
  RCC->CFGR &= (uint32_t)0xFFC0FFFFU;
 8000c5c:	4b0e      	ldr	r3, [pc, #56]	; (8000c98 <SystemInit+0x70>)
 8000c5e:	685a      	ldr	r2, [r3, #4]
 8000c60:	4b0d      	ldr	r3, [pc, #52]	; (8000c98 <SystemInit+0x70>)
 8000c62:	4911      	ldr	r1, [pc, #68]	; (8000ca8 <SystemInit+0x80>)
 8000c64:	400a      	ands	r2, r1
 8000c66:	605a      	str	r2, [r3, #4]

  /* Reset PREDIV[3:0] bits */
  RCC->CFGR2 &= (uint32_t)0xFFFFFFF0U;
 8000c68:	4b0b      	ldr	r3, [pc, #44]	; (8000c98 <SystemInit+0x70>)
 8000c6a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8000c6c:	4b0a      	ldr	r3, [pc, #40]	; (8000c98 <SystemInit+0x70>)
 8000c6e:	210f      	movs	r1, #15
 8000c70:	438a      	bics	r2, r1
 8000c72:	62da      	str	r2, [r3, #44]	; 0x2c
#elif defined (STM32F091xC) || defined (STM32F098xx)
  /* Reset USART3SW[1:0], USART2SW[1:0], USART1SW[1:0], I2C1SW, CECSW and ADCSW bits */
  RCC->CFGR3 &= (uint32_t)0xFFF0FEACU;
#elif defined (STM32F030x6) || defined (STM32F030x8) || defined (STM32F031x6) || defined (STM32F038xx) || defined (STM32F030xC)
  /* Reset USART1SW[1:0], I2C1SW and ADCSW bits */
  RCC->CFGR3 &= (uint32_t)0xFFFFFEECU;
 8000c74:	4b08      	ldr	r3, [pc, #32]	; (8000c98 <SystemInit+0x70>)
 8000c76:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8000c78:	4b07      	ldr	r3, [pc, #28]	; (8000c98 <SystemInit+0x70>)
 8000c7a:	490c      	ldr	r1, [pc, #48]	; (8000cac <SystemInit+0x84>)
 8000c7c:	400a      	ands	r2, r1
 8000c7e:	631a      	str	r2, [r3, #48]	; 0x30
#else
 #warning "No target selected"
#endif

  /* Reset HSI14 bit */
  RCC->CR2 &= (uint32_t)0xFFFFFFFEU;
 8000c80:	4b05      	ldr	r3, [pc, #20]	; (8000c98 <SystemInit+0x70>)
 8000c82:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8000c84:	4b04      	ldr	r3, [pc, #16]	; (8000c98 <SystemInit+0x70>)
 8000c86:	2101      	movs	r1, #1
 8000c88:	438a      	bics	r2, r1
 8000c8a:	635a      	str	r2, [r3, #52]	; 0x34

  /* Disable all interrupts */
  RCC->CIR = 0x00000000U;
 8000c8c:	4b02      	ldr	r3, [pc, #8]	; (8000c98 <SystemInit+0x70>)
 8000c8e:	2200      	movs	r2, #0
 8000c90:	609a      	str	r2, [r3, #8]

}
 8000c92:	46c0      	nop			; (mov r8, r8)
 8000c94:	46bd      	mov	sp, r7
 8000c96:	bd80      	pop	{r7, pc}
 8000c98:	40021000 	.word	0x40021000
 8000c9c:	08ffb80c 	.word	0x08ffb80c
 8000ca0:	fef6ffff 	.word	0xfef6ffff
 8000ca4:	fffbffff 	.word	0xfffbffff
 8000ca8:	ffc0ffff 	.word	0xffc0ffff
 8000cac:	fffffeec 	.word	0xfffffeec

08000cb0 <Init_SevSeg>:
 *      Author: vitlaiy2034
 */
#include<SevSeg.h>


inline void Init_SevSeg(){
 8000cb0:	b580      	push	{r7, lr}
 8000cb2:	b082      	sub	sp, #8
 8000cb4:	af00      	add	r7, sp, #0


	//Enable clocking of GPIO
	RCC->AHBENR|=RCC_AHBENR_GPIOAEN;
 8000cb6:	4b5c      	ldr	r3, [pc, #368]	; (8000e28 <Init_SevSeg+0x178>)
 8000cb8:	695a      	ldr	r2, [r3, #20]
 8000cba:	4b5b      	ldr	r3, [pc, #364]	; (8000e28 <Init_SevSeg+0x178>)
 8000cbc:	2180      	movs	r1, #128	; 0x80
 8000cbe:	0289      	lsls	r1, r1, #10
 8000cc0:	430a      	orrs	r2, r1
 8000cc2:	615a      	str	r2, [r3, #20]

	//Initialize pins to output PP of Stm32
	//which are connected to Seven Segment a,b,c,d,e,f,g,dt pins
	uint8_t i;
	for (i = 0; i <= 7; ++i) {
 8000cc4:	1dfb      	adds	r3, r7, #7
 8000cc6:	2200      	movs	r2, #0
 8000cc8:	701a      	strb	r2, [r3, #0]
 8000cca:	e046      	b.n	8000d5a <Init_SevSeg+0xaa>
		GPIOA->MODER|=1<<(ucaSegPins[i]*2);
 8000ccc:	2390      	movs	r3, #144	; 0x90
 8000cce:	05db      	lsls	r3, r3, #23
 8000cd0:	681a      	ldr	r2, [r3, #0]
 8000cd2:	1dfb      	adds	r3, r7, #7
 8000cd4:	781b      	ldrb	r3, [r3, #0]
 8000cd6:	4955      	ldr	r1, [pc, #340]	; (8000e2c <Init_SevSeg+0x17c>)
 8000cd8:	5ccb      	ldrb	r3, [r1, r3]
 8000cda:	005b      	lsls	r3, r3, #1
 8000cdc:	2101      	movs	r1, #1
 8000cde:	4099      	lsls	r1, r3
 8000ce0:	000b      	movs	r3, r1
 8000ce2:	0019      	movs	r1, r3
 8000ce4:	2390      	movs	r3, #144	; 0x90
 8000ce6:	05db      	lsls	r3, r3, #23
 8000ce8:	430a      	orrs	r2, r1
 8000cea:	601a      	str	r2, [r3, #0]
		GPIOA->OTYPER&=~(1<<ucaSegPins[i]);
 8000cec:	2390      	movs	r3, #144	; 0x90
 8000cee:	05db      	lsls	r3, r3, #23
 8000cf0:	685a      	ldr	r2, [r3, #4]
 8000cf2:	1dfb      	adds	r3, r7, #7
 8000cf4:	781b      	ldrb	r3, [r3, #0]
 8000cf6:	494d      	ldr	r1, [pc, #308]	; (8000e2c <Init_SevSeg+0x17c>)
 8000cf8:	5ccb      	ldrb	r3, [r1, r3]
 8000cfa:	0019      	movs	r1, r3
 8000cfc:	2301      	movs	r3, #1
 8000cfe:	408b      	lsls	r3, r1
 8000d00:	43db      	mvns	r3, r3
 8000d02:	0019      	movs	r1, r3
 8000d04:	2390      	movs	r3, #144	; 0x90
 8000d06:	05db      	lsls	r3, r3, #23
 8000d08:	400a      	ands	r2, r1
 8000d0a:	605a      	str	r2, [r3, #4]
		GPIOA->OSPEEDR&=~(3<<(ucaSegPins[i]*2));
 8000d0c:	2390      	movs	r3, #144	; 0x90
 8000d0e:	05db      	lsls	r3, r3, #23
 8000d10:	689a      	ldr	r2, [r3, #8]
 8000d12:	1dfb      	adds	r3, r7, #7
 8000d14:	781b      	ldrb	r3, [r3, #0]
 8000d16:	4945      	ldr	r1, [pc, #276]	; (8000e2c <Init_SevSeg+0x17c>)
 8000d18:	5ccb      	ldrb	r3, [r1, r3]
 8000d1a:	005b      	lsls	r3, r3, #1
 8000d1c:	2103      	movs	r1, #3
 8000d1e:	4099      	lsls	r1, r3
 8000d20:	000b      	movs	r3, r1
 8000d22:	43db      	mvns	r3, r3
 8000d24:	0019      	movs	r1, r3
 8000d26:	2390      	movs	r3, #144	; 0x90
 8000d28:	05db      	lsls	r3, r3, #23
 8000d2a:	400a      	ands	r2, r1
 8000d2c:	609a      	str	r2, [r3, #8]
		GPIOA->PUPDR&=~(3<<(ucaSegPins[i]*2));
 8000d2e:	2390      	movs	r3, #144	; 0x90
 8000d30:	05db      	lsls	r3, r3, #23
 8000d32:	68da      	ldr	r2, [r3, #12]
 8000d34:	1dfb      	adds	r3, r7, #7
 8000d36:	781b      	ldrb	r3, [r3, #0]
 8000d38:	493c      	ldr	r1, [pc, #240]	; (8000e2c <Init_SevSeg+0x17c>)
 8000d3a:	5ccb      	ldrb	r3, [r1, r3]
 8000d3c:	005b      	lsls	r3, r3, #1
 8000d3e:	2103      	movs	r1, #3
 8000d40:	4099      	lsls	r1, r3
 8000d42:	000b      	movs	r3, r1
 8000d44:	43db      	mvns	r3, r3
 8000d46:	0019      	movs	r1, r3
 8000d48:	2390      	movs	r3, #144	; 0x90
 8000d4a:	05db      	lsls	r3, r3, #23
 8000d4c:	400a      	ands	r2, r1
 8000d4e:	60da      	str	r2, [r3, #12]
	for (i = 0; i <= 7; ++i) {
 8000d50:	1dfb      	adds	r3, r7, #7
 8000d52:	1dfa      	adds	r2, r7, #7
 8000d54:	7812      	ldrb	r2, [r2, #0]
 8000d56:	3201      	adds	r2, #1
 8000d58:	701a      	strb	r2, [r3, #0]
 8000d5a:	1dfb      	adds	r3, r7, #7
 8000d5c:	781b      	ldrb	r3, [r3, #0]
 8000d5e:	2b07      	cmp	r3, #7
 8000d60:	d9b4      	bls.n	8000ccc <Init_SevSeg+0x1c>
	}
	//Initialize pins of Stm32
	//which are connected to Seven Segment Cathodes pins
	for (i = 0; i <SEG_CNT; ++i) {
 8000d62:	1dfb      	adds	r3, r7, #7
 8000d64:	2200      	movs	r2, #0
 8000d66:	701a      	strb	r2, [r3, #0]
 8000d68:	e055      	b.n	8000e16 <Init_SevSeg+0x166>
		GPIOA->MODER|=1<<(ucaComPins[i]*2);
 8000d6a:	2390      	movs	r3, #144	; 0x90
 8000d6c:	05db      	lsls	r3, r3, #23
 8000d6e:	681a      	ldr	r2, [r3, #0]
 8000d70:	1dfb      	adds	r3, r7, #7
 8000d72:	781b      	ldrb	r3, [r3, #0]
 8000d74:	492e      	ldr	r1, [pc, #184]	; (8000e30 <Init_SevSeg+0x180>)
 8000d76:	5ccb      	ldrb	r3, [r1, r3]
 8000d78:	005b      	lsls	r3, r3, #1
 8000d7a:	2101      	movs	r1, #1
 8000d7c:	4099      	lsls	r1, r3
 8000d7e:	000b      	movs	r3, r1
 8000d80:	0019      	movs	r1, r3
 8000d82:	2390      	movs	r3, #144	; 0x90
 8000d84:	05db      	lsls	r3, r3, #23
 8000d86:	430a      	orrs	r2, r1
 8000d88:	601a      	str	r2, [r3, #0]
		GPIOA->OTYPER&=~(1<<ucaComPins[i]);
 8000d8a:	2390      	movs	r3, #144	; 0x90
 8000d8c:	05db      	lsls	r3, r3, #23
 8000d8e:	685a      	ldr	r2, [r3, #4]
 8000d90:	1dfb      	adds	r3, r7, #7
 8000d92:	781b      	ldrb	r3, [r3, #0]
 8000d94:	4926      	ldr	r1, [pc, #152]	; (8000e30 <Init_SevSeg+0x180>)
 8000d96:	5ccb      	ldrb	r3, [r1, r3]
 8000d98:	0019      	movs	r1, r3
 8000d9a:	2301      	movs	r3, #1
 8000d9c:	408b      	lsls	r3, r1
 8000d9e:	43db      	mvns	r3, r3
 8000da0:	0019      	movs	r1, r3
 8000da2:	2390      	movs	r3, #144	; 0x90
 8000da4:	05db      	lsls	r3, r3, #23
 8000da6:	400a      	ands	r2, r1
 8000da8:	605a      	str	r2, [r3, #4]
		GPIOA->OSPEEDR&=~(3<<(ucaComPins[i]*2));
 8000daa:	2390      	movs	r3, #144	; 0x90
 8000dac:	05db      	lsls	r3, r3, #23
 8000dae:	689a      	ldr	r2, [r3, #8]
 8000db0:	1dfb      	adds	r3, r7, #7
 8000db2:	781b      	ldrb	r3, [r3, #0]
 8000db4:	491e      	ldr	r1, [pc, #120]	; (8000e30 <Init_SevSeg+0x180>)
 8000db6:	5ccb      	ldrb	r3, [r1, r3]
 8000db8:	005b      	lsls	r3, r3, #1
 8000dba:	2103      	movs	r1, #3
 8000dbc:	4099      	lsls	r1, r3
 8000dbe:	000b      	movs	r3, r1
 8000dc0:	43db      	mvns	r3, r3
 8000dc2:	0019      	movs	r1, r3
 8000dc4:	2390      	movs	r3, #144	; 0x90
 8000dc6:	05db      	lsls	r3, r3, #23
 8000dc8:	400a      	ands	r2, r1
 8000dca:	609a      	str	r2, [r3, #8]
		GPIOA->PUPDR&=~(3<<(ucaComPins[i]*2));
 8000dcc:	2390      	movs	r3, #144	; 0x90
 8000dce:	05db      	lsls	r3, r3, #23
 8000dd0:	68da      	ldr	r2, [r3, #12]
 8000dd2:	1dfb      	adds	r3, r7, #7
 8000dd4:	781b      	ldrb	r3, [r3, #0]
 8000dd6:	4916      	ldr	r1, [pc, #88]	; (8000e30 <Init_SevSeg+0x180>)
 8000dd8:	5ccb      	ldrb	r3, [r1, r3]
 8000dda:	005b      	lsls	r3, r3, #1
 8000ddc:	2103      	movs	r1, #3
 8000dde:	4099      	lsls	r1, r3
 8000de0:	000b      	movs	r3, r1
 8000de2:	43db      	mvns	r3, r3
 8000de4:	0019      	movs	r1, r3
 8000de6:	2390      	movs	r3, #144	; 0x90
 8000de8:	05db      	lsls	r3, r3, #23
 8000dea:	400a      	ands	r2, r1
 8000dec:	60da      	str	r2, [r3, #12]
		GPIOA->ODR|=1<<(ucaComPins[i]);
 8000dee:	2390      	movs	r3, #144	; 0x90
 8000df0:	05db      	lsls	r3, r3, #23
 8000df2:	695a      	ldr	r2, [r3, #20]
 8000df4:	1dfb      	adds	r3, r7, #7
 8000df6:	781b      	ldrb	r3, [r3, #0]
 8000df8:	490d      	ldr	r1, [pc, #52]	; (8000e30 <Init_SevSeg+0x180>)
 8000dfa:	5ccb      	ldrb	r3, [r1, r3]
 8000dfc:	0019      	movs	r1, r3
 8000dfe:	2301      	movs	r3, #1
 8000e00:	408b      	lsls	r3, r1
 8000e02:	0019      	movs	r1, r3
 8000e04:	2390      	movs	r3, #144	; 0x90
 8000e06:	05db      	lsls	r3, r3, #23
 8000e08:	430a      	orrs	r2, r1
 8000e0a:	615a      	str	r2, [r3, #20]
	for (i = 0; i <SEG_CNT; ++i) {
 8000e0c:	1dfb      	adds	r3, r7, #7
 8000e0e:	1dfa      	adds	r2, r7, #7
 8000e10:	7812      	ldrb	r2, [r2, #0]
 8000e12:	3201      	adds	r2, #1
 8000e14:	701a      	strb	r2, [r3, #0]
 8000e16:	1dfb      	adds	r3, r7, #7
 8000e18:	781b      	ldrb	r3, [r3, #0]
 8000e1a:	2b03      	cmp	r3, #3
 8000e1c:	d9a5      	bls.n	8000d6a <Init_SevSeg+0xba>
	}

}
 8000e1e:	46c0      	nop			; (mov r8, r8)
 8000e20:	46bd      	mov	sp, r7
 8000e22:	b002      	add	sp, #8
 8000e24:	bd80      	pop	{r7, pc}
 8000e26:	46c0      	nop			; (mov r8, r8)
 8000e28:	40021000 	.word	0x40021000
 8000e2c:	20000000 	.word	0x20000000
 8000e30:	20000008 	.word	0x20000008

08000e34 <ShowSim_SevSeg>:

void ShowSim_SevSeg(char cSim,uint8_t u8SegNum){
 8000e34:	b580      	push	{r7, lr}
 8000e36:	b082      	sub	sp, #8
 8000e38:	af00      	add	r7, sp, #0
 8000e3a:	0002      	movs	r2, r0
 8000e3c:	1dfb      	adds	r3, r7, #7
 8000e3e:	701a      	strb	r2, [r3, #0]
 8000e40:	1dbb      	adds	r3, r7, #6
 8000e42:	1c0a      	adds	r2, r1, #0
 8000e44:	701a      	strb	r2, [r3, #0]
	//assert(u8SegNum<SEG_CNT);
	GPIOA->ODR&=~(1<<ucaComPins[u8SegNum]);
 8000e46:	2390      	movs	r3, #144	; 0x90
 8000e48:	05db      	lsls	r3, r3, #23
 8000e4a:	695a      	ldr	r2, [r3, #20]
 8000e4c:	1dbb      	adds	r3, r7, #6
 8000e4e:	781b      	ldrb	r3, [r3, #0]
 8000e50:	49d4      	ldr	r1, [pc, #848]	; (80011a4 <ShowSim_SevSeg+0x370>)
 8000e52:	5ccb      	ldrb	r3, [r1, r3]
 8000e54:	0019      	movs	r1, r3
 8000e56:	2301      	movs	r3, #1
 8000e58:	408b      	lsls	r3, r1
 8000e5a:	43db      	mvns	r3, r3
 8000e5c:	0019      	movs	r1, r3
 8000e5e:	2390      	movs	r3, #144	; 0x90
 8000e60:	05db      	lsls	r3, r3, #23
 8000e62:	400a      	ands	r2, r1
 8000e64:	615a      	str	r2, [r3, #20]
	switch (cSim) {
 8000e66:	1dfb      	adds	r3, r7, #7
 8000e68:	781b      	ldrb	r3, [r3, #0]
 8000e6a:	3b2e      	subs	r3, #46	; 0x2e
 8000e6c:	2b0b      	cmp	r3, #11
 8000e6e:	d900      	bls.n	8000e72 <ShowSim_SevSeg+0x3e>
 8000e70:	e192      	b.n	8001198 <ShowSim_SevSeg+0x364>
 8000e72:	009a      	lsls	r2, r3, #2
 8000e74:	4bcc      	ldr	r3, [pc, #816]	; (80011a8 <ShowSim_SevSeg+0x374>)
 8000e76:	18d3      	adds	r3, r2, r3
 8000e78:	681b      	ldr	r3, [r3, #0]
 8000e7a:	469f      	mov	pc, r3
	case '.':{
		GPIOA->ODR|=1<<ucaSegPins[7];
 8000e7c:	2390      	movs	r3, #144	; 0x90
 8000e7e:	05db      	lsls	r3, r3, #23
 8000e80:	695a      	ldr	r2, [r3, #20]
 8000e82:	4bca      	ldr	r3, [pc, #808]	; (80011ac <ShowSim_SevSeg+0x378>)
 8000e84:	79db      	ldrb	r3, [r3, #7]
 8000e86:	0019      	movs	r1, r3
 8000e88:	2301      	movs	r3, #1
 8000e8a:	408b      	lsls	r3, r1
 8000e8c:	0019      	movs	r1, r3
 8000e8e:	2390      	movs	r3, #144	; 0x90
 8000e90:	05db      	lsls	r3, r3, #23
 8000e92:	430a      	orrs	r2, r1
 8000e94:	615a      	str	r2, [r3, #20]
		break;
 8000e96:	e180      	b.n	800119a <ShowSim_SevSeg+0x366>
	}
	case '0':{
		GPIOA->ODR|=(1<<ucaSegPins[0])|(1<<ucaSegPins[1])|(1<<ucaSegPins[2])|
 8000e98:	2390      	movs	r3, #144	; 0x90
 8000e9a:	05db      	lsls	r3, r3, #23
 8000e9c:	695a      	ldr	r2, [r3, #20]
 8000e9e:	4bc3      	ldr	r3, [pc, #780]	; (80011ac <ShowSim_SevSeg+0x378>)
 8000ea0:	781b      	ldrb	r3, [r3, #0]
 8000ea2:	0019      	movs	r1, r3
 8000ea4:	2301      	movs	r3, #1
 8000ea6:	408b      	lsls	r3, r1
 8000ea8:	0019      	movs	r1, r3
 8000eaa:	4bc0      	ldr	r3, [pc, #768]	; (80011ac <ShowSim_SevSeg+0x378>)
 8000eac:	785b      	ldrb	r3, [r3, #1]
 8000eae:	0018      	movs	r0, r3
 8000eb0:	2301      	movs	r3, #1
 8000eb2:	4083      	lsls	r3, r0
 8000eb4:	4319      	orrs	r1, r3
 8000eb6:	4bbd      	ldr	r3, [pc, #756]	; (80011ac <ShowSim_SevSeg+0x378>)
 8000eb8:	789b      	ldrb	r3, [r3, #2]
 8000eba:	0018      	movs	r0, r3
 8000ebc:	2301      	movs	r3, #1
 8000ebe:	4083      	lsls	r3, r0
 8000ec0:	4319      	orrs	r1, r3
				(1<<ucaSegPins[3])|(1<<ucaSegPins[4])|
 8000ec2:	4bba      	ldr	r3, [pc, #744]	; (80011ac <ShowSim_SevSeg+0x378>)
 8000ec4:	78db      	ldrb	r3, [r3, #3]
 8000ec6:	0018      	movs	r0, r3
 8000ec8:	2301      	movs	r3, #1
 8000eca:	4083      	lsls	r3, r0
		GPIOA->ODR|=(1<<ucaSegPins[0])|(1<<ucaSegPins[1])|(1<<ucaSegPins[2])|
 8000ecc:	4319      	orrs	r1, r3
				(1<<ucaSegPins[3])|(1<<ucaSegPins[4])|
 8000ece:	4bb7      	ldr	r3, [pc, #732]	; (80011ac <ShowSim_SevSeg+0x378>)
 8000ed0:	791b      	ldrb	r3, [r3, #4]
 8000ed2:	0018      	movs	r0, r3
 8000ed4:	2301      	movs	r3, #1
 8000ed6:	4083      	lsls	r3, r0
 8000ed8:	4319      	orrs	r1, r3
				(1<<ucaSegPins[5]);
 8000eda:	4bb4      	ldr	r3, [pc, #720]	; (80011ac <ShowSim_SevSeg+0x378>)
 8000edc:	795b      	ldrb	r3, [r3, #5]
 8000ede:	0018      	movs	r0, r3
 8000ee0:	2301      	movs	r3, #1
 8000ee2:	4083      	lsls	r3, r0
				(1<<ucaSegPins[3])|(1<<ucaSegPins[4])|
 8000ee4:	430b      	orrs	r3, r1
 8000ee6:	0019      	movs	r1, r3
		GPIOA->ODR|=(1<<ucaSegPins[0])|(1<<ucaSegPins[1])|(1<<ucaSegPins[2])|
 8000ee8:	2390      	movs	r3, #144	; 0x90
 8000eea:	05db      	lsls	r3, r3, #23
 8000eec:	430a      	orrs	r2, r1
 8000eee:	615a      	str	r2, [r3, #20]
		break;
 8000ef0:	e153      	b.n	800119a <ShowSim_SevSeg+0x366>
	}
	case '1':{
		GPIOA->ODR|=(1<<ucaSegPins[1])|(1<<ucaSegPins[2]);
 8000ef2:	2390      	movs	r3, #144	; 0x90
 8000ef4:	05db      	lsls	r3, r3, #23
 8000ef6:	695a      	ldr	r2, [r3, #20]
 8000ef8:	4bac      	ldr	r3, [pc, #688]	; (80011ac <ShowSim_SevSeg+0x378>)
 8000efa:	785b      	ldrb	r3, [r3, #1]
 8000efc:	0019      	movs	r1, r3
 8000efe:	2301      	movs	r3, #1
 8000f00:	408b      	lsls	r3, r1
 8000f02:	0019      	movs	r1, r3
 8000f04:	4ba9      	ldr	r3, [pc, #676]	; (80011ac <ShowSim_SevSeg+0x378>)
 8000f06:	789b      	ldrb	r3, [r3, #2]
 8000f08:	0018      	movs	r0, r3
 8000f0a:	2301      	movs	r3, #1
 8000f0c:	4083      	lsls	r3, r0
 8000f0e:	430b      	orrs	r3, r1
 8000f10:	0019      	movs	r1, r3
 8000f12:	2390      	movs	r3, #144	; 0x90
 8000f14:	05db      	lsls	r3, r3, #23
 8000f16:	430a      	orrs	r2, r1
 8000f18:	615a      	str	r2, [r3, #20]
		break;
 8000f1a:	e13e      	b.n	800119a <ShowSim_SevSeg+0x366>
	}
	case '2':{
		GPIOA->ODR|=(1<<ucaSegPins[0])|(1<<ucaSegPins[1])|(1<<ucaSegPins[3])
 8000f1c:	2390      	movs	r3, #144	; 0x90
 8000f1e:	05db      	lsls	r3, r3, #23
 8000f20:	695a      	ldr	r2, [r3, #20]
 8000f22:	4ba2      	ldr	r3, [pc, #648]	; (80011ac <ShowSim_SevSeg+0x378>)
 8000f24:	781b      	ldrb	r3, [r3, #0]
 8000f26:	0019      	movs	r1, r3
 8000f28:	2301      	movs	r3, #1
 8000f2a:	408b      	lsls	r3, r1
 8000f2c:	0019      	movs	r1, r3
 8000f2e:	4b9f      	ldr	r3, [pc, #636]	; (80011ac <ShowSim_SevSeg+0x378>)
 8000f30:	785b      	ldrb	r3, [r3, #1]
 8000f32:	0018      	movs	r0, r3
 8000f34:	2301      	movs	r3, #1
 8000f36:	4083      	lsls	r3, r0
 8000f38:	4319      	orrs	r1, r3
 8000f3a:	4b9c      	ldr	r3, [pc, #624]	; (80011ac <ShowSim_SevSeg+0x378>)
 8000f3c:	78db      	ldrb	r3, [r3, #3]
 8000f3e:	0018      	movs	r0, r3
 8000f40:	2301      	movs	r3, #1
 8000f42:	4083      	lsls	r3, r0
 8000f44:	4319      	orrs	r1, r3
									|(1<<ucaSegPins[4])|(1<<ucaSegPins[6]);
 8000f46:	4b99      	ldr	r3, [pc, #612]	; (80011ac <ShowSim_SevSeg+0x378>)
 8000f48:	791b      	ldrb	r3, [r3, #4]
 8000f4a:	0018      	movs	r0, r3
 8000f4c:	2301      	movs	r3, #1
 8000f4e:	4083      	lsls	r3, r0
 8000f50:	4319      	orrs	r1, r3
 8000f52:	4b96      	ldr	r3, [pc, #600]	; (80011ac <ShowSim_SevSeg+0x378>)
 8000f54:	799b      	ldrb	r3, [r3, #6]
 8000f56:	0018      	movs	r0, r3
 8000f58:	2301      	movs	r3, #1
 8000f5a:	4083      	lsls	r3, r0
 8000f5c:	430b      	orrs	r3, r1
 8000f5e:	0019      	movs	r1, r3
		GPIOA->ODR|=(1<<ucaSegPins[0])|(1<<ucaSegPins[1])|(1<<ucaSegPins[3])
 8000f60:	2390      	movs	r3, #144	; 0x90
 8000f62:	05db      	lsls	r3, r3, #23
 8000f64:	430a      	orrs	r2, r1
 8000f66:	615a      	str	r2, [r3, #20]
		break;
 8000f68:	e117      	b.n	800119a <ShowSim_SevSeg+0x366>
	}
	case '3':{
		GPIOA->ODR|=(1<<ucaSegPins[0])|(1<<ucaSegPins[1])|(1<<ucaSegPins[2])|
 8000f6a:	2390      	movs	r3, #144	; 0x90
 8000f6c:	05db      	lsls	r3, r3, #23
 8000f6e:	695a      	ldr	r2, [r3, #20]
 8000f70:	4b8e      	ldr	r3, [pc, #568]	; (80011ac <ShowSim_SevSeg+0x378>)
 8000f72:	781b      	ldrb	r3, [r3, #0]
 8000f74:	0019      	movs	r1, r3
 8000f76:	2301      	movs	r3, #1
 8000f78:	408b      	lsls	r3, r1
 8000f7a:	0019      	movs	r1, r3
 8000f7c:	4b8b      	ldr	r3, [pc, #556]	; (80011ac <ShowSim_SevSeg+0x378>)
 8000f7e:	785b      	ldrb	r3, [r3, #1]
 8000f80:	0018      	movs	r0, r3
 8000f82:	2301      	movs	r3, #1
 8000f84:	4083      	lsls	r3, r0
 8000f86:	4319      	orrs	r1, r3
 8000f88:	4b88      	ldr	r3, [pc, #544]	; (80011ac <ShowSim_SevSeg+0x378>)
 8000f8a:	789b      	ldrb	r3, [r3, #2]
 8000f8c:	0018      	movs	r0, r3
 8000f8e:	2301      	movs	r3, #1
 8000f90:	4083      	lsls	r3, r0
 8000f92:	4319      	orrs	r1, r3
				(1<<ucaSegPins[3])|(1<<ucaSegPins[6]);
 8000f94:	4b85      	ldr	r3, [pc, #532]	; (80011ac <ShowSim_SevSeg+0x378>)
 8000f96:	78db      	ldrb	r3, [r3, #3]
 8000f98:	0018      	movs	r0, r3
 8000f9a:	2301      	movs	r3, #1
 8000f9c:	4083      	lsls	r3, r0
		GPIOA->ODR|=(1<<ucaSegPins[0])|(1<<ucaSegPins[1])|(1<<ucaSegPins[2])|
 8000f9e:	4319      	orrs	r1, r3
				(1<<ucaSegPins[3])|(1<<ucaSegPins[6]);
 8000fa0:	4b82      	ldr	r3, [pc, #520]	; (80011ac <ShowSim_SevSeg+0x378>)
 8000fa2:	799b      	ldrb	r3, [r3, #6]
 8000fa4:	0018      	movs	r0, r3
 8000fa6:	2301      	movs	r3, #1
 8000fa8:	4083      	lsls	r3, r0
 8000faa:	430b      	orrs	r3, r1
 8000fac:	0019      	movs	r1, r3
		GPIOA->ODR|=(1<<ucaSegPins[0])|(1<<ucaSegPins[1])|(1<<ucaSegPins[2])|
 8000fae:	2390      	movs	r3, #144	; 0x90
 8000fb0:	05db      	lsls	r3, r3, #23
 8000fb2:	430a      	orrs	r2, r1
 8000fb4:	615a      	str	r2, [r3, #20]
		break;
 8000fb6:	e0f0      	b.n	800119a <ShowSim_SevSeg+0x366>
	}
	case '4':{
		GPIOA->ODR|=(1<<ucaSegPins[1])|(1<<ucaSegPins[2])|
 8000fb8:	2390      	movs	r3, #144	; 0x90
 8000fba:	05db      	lsls	r3, r3, #23
 8000fbc:	695a      	ldr	r2, [r3, #20]
 8000fbe:	4b7b      	ldr	r3, [pc, #492]	; (80011ac <ShowSim_SevSeg+0x378>)
 8000fc0:	785b      	ldrb	r3, [r3, #1]
 8000fc2:	0019      	movs	r1, r3
 8000fc4:	2301      	movs	r3, #1
 8000fc6:	408b      	lsls	r3, r1
 8000fc8:	0019      	movs	r1, r3
 8000fca:	4b78      	ldr	r3, [pc, #480]	; (80011ac <ShowSim_SevSeg+0x378>)
 8000fcc:	789b      	ldrb	r3, [r3, #2]
 8000fce:	0018      	movs	r0, r3
 8000fd0:	2301      	movs	r3, #1
 8000fd2:	4083      	lsls	r3, r0
 8000fd4:	4319      	orrs	r1, r3
				(1<<ucaSegPins[5])|(1<<ucaSegPins[6]);
 8000fd6:	4b75      	ldr	r3, [pc, #468]	; (80011ac <ShowSim_SevSeg+0x378>)
 8000fd8:	795b      	ldrb	r3, [r3, #5]
 8000fda:	0018      	movs	r0, r3
 8000fdc:	2301      	movs	r3, #1
 8000fde:	4083      	lsls	r3, r0
		GPIOA->ODR|=(1<<ucaSegPins[1])|(1<<ucaSegPins[2])|
 8000fe0:	4319      	orrs	r1, r3
				(1<<ucaSegPins[5])|(1<<ucaSegPins[6]);
 8000fe2:	4b72      	ldr	r3, [pc, #456]	; (80011ac <ShowSim_SevSeg+0x378>)
 8000fe4:	799b      	ldrb	r3, [r3, #6]
 8000fe6:	0018      	movs	r0, r3
 8000fe8:	2301      	movs	r3, #1
 8000fea:	4083      	lsls	r3, r0
 8000fec:	430b      	orrs	r3, r1
 8000fee:	0019      	movs	r1, r3
		GPIOA->ODR|=(1<<ucaSegPins[1])|(1<<ucaSegPins[2])|
 8000ff0:	2390      	movs	r3, #144	; 0x90
 8000ff2:	05db      	lsls	r3, r3, #23
 8000ff4:	430a      	orrs	r2, r1
 8000ff6:	615a      	str	r2, [r3, #20]
		break;
 8000ff8:	e0cf      	b.n	800119a <ShowSim_SevSeg+0x366>
	}
	case '5':{
		GPIOA->ODR|=(1<<ucaSegPins[0])|(1<<ucaSegPins[2])|(1<<ucaSegPins[3])|
 8000ffa:	2390      	movs	r3, #144	; 0x90
 8000ffc:	05db      	lsls	r3, r3, #23
 8000ffe:	695a      	ldr	r2, [r3, #20]
 8001000:	4b6a      	ldr	r3, [pc, #424]	; (80011ac <ShowSim_SevSeg+0x378>)
 8001002:	781b      	ldrb	r3, [r3, #0]
 8001004:	0019      	movs	r1, r3
 8001006:	2301      	movs	r3, #1
 8001008:	408b      	lsls	r3, r1
 800100a:	0019      	movs	r1, r3
 800100c:	4b67      	ldr	r3, [pc, #412]	; (80011ac <ShowSim_SevSeg+0x378>)
 800100e:	789b      	ldrb	r3, [r3, #2]
 8001010:	0018      	movs	r0, r3
 8001012:	2301      	movs	r3, #1
 8001014:	4083      	lsls	r3, r0
 8001016:	4319      	orrs	r1, r3
 8001018:	4b64      	ldr	r3, [pc, #400]	; (80011ac <ShowSim_SevSeg+0x378>)
 800101a:	78db      	ldrb	r3, [r3, #3]
 800101c:	0018      	movs	r0, r3
 800101e:	2301      	movs	r3, #1
 8001020:	4083      	lsls	r3, r0
 8001022:	4319      	orrs	r1, r3
				(1<<ucaSegPins[5])|(1<<ucaSegPins[6]);
 8001024:	4b61      	ldr	r3, [pc, #388]	; (80011ac <ShowSim_SevSeg+0x378>)
 8001026:	795b      	ldrb	r3, [r3, #5]
 8001028:	0018      	movs	r0, r3
 800102a:	2301      	movs	r3, #1
 800102c:	4083      	lsls	r3, r0
		GPIOA->ODR|=(1<<ucaSegPins[0])|(1<<ucaSegPins[2])|(1<<ucaSegPins[3])|
 800102e:	4319      	orrs	r1, r3
				(1<<ucaSegPins[5])|(1<<ucaSegPins[6]);
 8001030:	4b5e      	ldr	r3, [pc, #376]	; (80011ac <ShowSim_SevSeg+0x378>)
 8001032:	799b      	ldrb	r3, [r3, #6]
 8001034:	0018      	movs	r0, r3
 8001036:	2301      	movs	r3, #1
 8001038:	4083      	lsls	r3, r0
 800103a:	430b      	orrs	r3, r1
 800103c:	0019      	movs	r1, r3
		GPIOA->ODR|=(1<<ucaSegPins[0])|(1<<ucaSegPins[2])|(1<<ucaSegPins[3])|
 800103e:	2390      	movs	r3, #144	; 0x90
 8001040:	05db      	lsls	r3, r3, #23
 8001042:	430a      	orrs	r2, r1
 8001044:	615a      	str	r2, [r3, #20]
		break;
 8001046:	e0a8      	b.n	800119a <ShowSim_SevSeg+0x366>
	}
	case '6':{
		GPIOA->ODR|=(1<<ucaSegPins[0])|(1<<ucaSegPins[5])|(1<<ucaSegPins[2])|
 8001048:	2390      	movs	r3, #144	; 0x90
 800104a:	05db      	lsls	r3, r3, #23
 800104c:	695a      	ldr	r2, [r3, #20]
 800104e:	4b57      	ldr	r3, [pc, #348]	; (80011ac <ShowSim_SevSeg+0x378>)
 8001050:	781b      	ldrb	r3, [r3, #0]
 8001052:	0019      	movs	r1, r3
 8001054:	2301      	movs	r3, #1
 8001056:	408b      	lsls	r3, r1
 8001058:	0019      	movs	r1, r3
 800105a:	4b54      	ldr	r3, [pc, #336]	; (80011ac <ShowSim_SevSeg+0x378>)
 800105c:	795b      	ldrb	r3, [r3, #5]
 800105e:	0018      	movs	r0, r3
 8001060:	2301      	movs	r3, #1
 8001062:	4083      	lsls	r3, r0
 8001064:	4319      	orrs	r1, r3
 8001066:	4b51      	ldr	r3, [pc, #324]	; (80011ac <ShowSim_SevSeg+0x378>)
 8001068:	789b      	ldrb	r3, [r3, #2]
 800106a:	0018      	movs	r0, r3
 800106c:	2301      	movs	r3, #1
 800106e:	4083      	lsls	r3, r0
 8001070:	4319      	orrs	r1, r3
				(1<<ucaSegPins[3])|(1<<ucaSegPins[4])|
 8001072:	4b4e      	ldr	r3, [pc, #312]	; (80011ac <ShowSim_SevSeg+0x378>)
 8001074:	78db      	ldrb	r3, [r3, #3]
 8001076:	0018      	movs	r0, r3
 8001078:	2301      	movs	r3, #1
 800107a:	4083      	lsls	r3, r0
		GPIOA->ODR|=(1<<ucaSegPins[0])|(1<<ucaSegPins[5])|(1<<ucaSegPins[2])|
 800107c:	4319      	orrs	r1, r3
				(1<<ucaSegPins[3])|(1<<ucaSegPins[4])|
 800107e:	4b4b      	ldr	r3, [pc, #300]	; (80011ac <ShowSim_SevSeg+0x378>)
 8001080:	791b      	ldrb	r3, [r3, #4]
 8001082:	0018      	movs	r0, r3
 8001084:	2301      	movs	r3, #1
 8001086:	4083      	lsls	r3, r0
 8001088:	4319      	orrs	r1, r3
				(1<<ucaSegPins[6]);
 800108a:	4b48      	ldr	r3, [pc, #288]	; (80011ac <ShowSim_SevSeg+0x378>)
 800108c:	799b      	ldrb	r3, [r3, #6]
 800108e:	0018      	movs	r0, r3
 8001090:	2301      	movs	r3, #1
 8001092:	4083      	lsls	r3, r0
				(1<<ucaSegPins[3])|(1<<ucaSegPins[4])|
 8001094:	430b      	orrs	r3, r1
 8001096:	0019      	movs	r1, r3
		GPIOA->ODR|=(1<<ucaSegPins[0])|(1<<ucaSegPins[5])|(1<<ucaSegPins[2])|
 8001098:	2390      	movs	r3, #144	; 0x90
 800109a:	05db      	lsls	r3, r3, #23
 800109c:	430a      	orrs	r2, r1
 800109e:	615a      	str	r2, [r3, #20]
		break;
 80010a0:	e07b      	b.n	800119a <ShowSim_SevSeg+0x366>
	}
	case '7':{
		GPIOA->ODR|=(1<<ucaSegPins[0])|(1<<ucaSegPins[1])|(1<<ucaSegPins[2]);
 80010a2:	2390      	movs	r3, #144	; 0x90
 80010a4:	05db      	lsls	r3, r3, #23
 80010a6:	695a      	ldr	r2, [r3, #20]
 80010a8:	4b40      	ldr	r3, [pc, #256]	; (80011ac <ShowSim_SevSeg+0x378>)
 80010aa:	781b      	ldrb	r3, [r3, #0]
 80010ac:	0019      	movs	r1, r3
 80010ae:	2301      	movs	r3, #1
 80010b0:	408b      	lsls	r3, r1
 80010b2:	0019      	movs	r1, r3
 80010b4:	4b3d      	ldr	r3, [pc, #244]	; (80011ac <ShowSim_SevSeg+0x378>)
 80010b6:	785b      	ldrb	r3, [r3, #1]
 80010b8:	0018      	movs	r0, r3
 80010ba:	2301      	movs	r3, #1
 80010bc:	4083      	lsls	r3, r0
 80010be:	4319      	orrs	r1, r3
 80010c0:	4b3a      	ldr	r3, [pc, #232]	; (80011ac <ShowSim_SevSeg+0x378>)
 80010c2:	789b      	ldrb	r3, [r3, #2]
 80010c4:	0018      	movs	r0, r3
 80010c6:	2301      	movs	r3, #1
 80010c8:	4083      	lsls	r3, r0
 80010ca:	430b      	orrs	r3, r1
 80010cc:	0019      	movs	r1, r3
 80010ce:	2390      	movs	r3, #144	; 0x90
 80010d0:	05db      	lsls	r3, r3, #23
 80010d2:	430a      	orrs	r2, r1
 80010d4:	615a      	str	r2, [r3, #20]
		break;
 80010d6:	e060      	b.n	800119a <ShowSim_SevSeg+0x366>
	}
	case '8':{
		GPIOA->ODR|=(1<<ucaSegPins[0])|(1<<ucaSegPins[1])|(1<<ucaSegPins[2])|
 80010d8:	2390      	movs	r3, #144	; 0x90
 80010da:	05db      	lsls	r3, r3, #23
 80010dc:	695a      	ldr	r2, [r3, #20]
 80010de:	4b33      	ldr	r3, [pc, #204]	; (80011ac <ShowSim_SevSeg+0x378>)
 80010e0:	781b      	ldrb	r3, [r3, #0]
 80010e2:	0019      	movs	r1, r3
 80010e4:	2301      	movs	r3, #1
 80010e6:	408b      	lsls	r3, r1
 80010e8:	0019      	movs	r1, r3
 80010ea:	4b30      	ldr	r3, [pc, #192]	; (80011ac <ShowSim_SevSeg+0x378>)
 80010ec:	785b      	ldrb	r3, [r3, #1]
 80010ee:	0018      	movs	r0, r3
 80010f0:	2301      	movs	r3, #1
 80010f2:	4083      	lsls	r3, r0
 80010f4:	4319      	orrs	r1, r3
 80010f6:	4b2d      	ldr	r3, [pc, #180]	; (80011ac <ShowSim_SevSeg+0x378>)
 80010f8:	789b      	ldrb	r3, [r3, #2]
 80010fa:	0018      	movs	r0, r3
 80010fc:	2301      	movs	r3, #1
 80010fe:	4083      	lsls	r3, r0
 8001100:	4319      	orrs	r1, r3
				(1<<ucaSegPins[3])|(1<<ucaSegPins[4])|
 8001102:	4b2a      	ldr	r3, [pc, #168]	; (80011ac <ShowSim_SevSeg+0x378>)
 8001104:	78db      	ldrb	r3, [r3, #3]
 8001106:	0018      	movs	r0, r3
 8001108:	2301      	movs	r3, #1
 800110a:	4083      	lsls	r3, r0
		GPIOA->ODR|=(1<<ucaSegPins[0])|(1<<ucaSegPins[1])|(1<<ucaSegPins[2])|
 800110c:	4319      	orrs	r1, r3
				(1<<ucaSegPins[3])|(1<<ucaSegPins[4])|
 800110e:	4b27      	ldr	r3, [pc, #156]	; (80011ac <ShowSim_SevSeg+0x378>)
 8001110:	791b      	ldrb	r3, [r3, #4]
 8001112:	0018      	movs	r0, r3
 8001114:	2301      	movs	r3, #1
 8001116:	4083      	lsls	r3, r0
 8001118:	4319      	orrs	r1, r3
				(1<<ucaSegPins[5])|(1<<ucaSegPins[6]);
 800111a:	4b24      	ldr	r3, [pc, #144]	; (80011ac <ShowSim_SevSeg+0x378>)
 800111c:	795b      	ldrb	r3, [r3, #5]
 800111e:	0018      	movs	r0, r3
 8001120:	2301      	movs	r3, #1
 8001122:	4083      	lsls	r3, r0
				(1<<ucaSegPins[3])|(1<<ucaSegPins[4])|
 8001124:	4319      	orrs	r1, r3
				(1<<ucaSegPins[5])|(1<<ucaSegPins[6]);
 8001126:	4b21      	ldr	r3, [pc, #132]	; (80011ac <ShowSim_SevSeg+0x378>)
 8001128:	799b      	ldrb	r3, [r3, #6]
 800112a:	0018      	movs	r0, r3
 800112c:	2301      	movs	r3, #1
 800112e:	4083      	lsls	r3, r0
 8001130:	430b      	orrs	r3, r1
 8001132:	0019      	movs	r1, r3
		GPIOA->ODR|=(1<<ucaSegPins[0])|(1<<ucaSegPins[1])|(1<<ucaSegPins[2])|
 8001134:	2390      	movs	r3, #144	; 0x90
 8001136:	05db      	lsls	r3, r3, #23
 8001138:	430a      	orrs	r2, r1
 800113a:	615a      	str	r2, [r3, #20]
		break;
 800113c:	e02d      	b.n	800119a <ShowSim_SevSeg+0x366>
	}
	case '9':{
		GPIOA->ODR|=(1<<ucaSegPins[0])|(1<<ucaSegPins[1])|(1<<ucaSegPins[2])|
 800113e:	2390      	movs	r3, #144	; 0x90
 8001140:	05db      	lsls	r3, r3, #23
 8001142:	695a      	ldr	r2, [r3, #20]
 8001144:	4b19      	ldr	r3, [pc, #100]	; (80011ac <ShowSim_SevSeg+0x378>)
 8001146:	781b      	ldrb	r3, [r3, #0]
 8001148:	0019      	movs	r1, r3
 800114a:	2301      	movs	r3, #1
 800114c:	408b      	lsls	r3, r1
 800114e:	0019      	movs	r1, r3
 8001150:	4b16      	ldr	r3, [pc, #88]	; (80011ac <ShowSim_SevSeg+0x378>)
 8001152:	785b      	ldrb	r3, [r3, #1]
 8001154:	0018      	movs	r0, r3
 8001156:	2301      	movs	r3, #1
 8001158:	4083      	lsls	r3, r0
 800115a:	4319      	orrs	r1, r3
 800115c:	4b13      	ldr	r3, [pc, #76]	; (80011ac <ShowSim_SevSeg+0x378>)
 800115e:	789b      	ldrb	r3, [r3, #2]
 8001160:	0018      	movs	r0, r3
 8001162:	2301      	movs	r3, #1
 8001164:	4083      	lsls	r3, r0
 8001166:	4319      	orrs	r1, r3
				(1<<ucaSegPins[3])|(1<<ucaSegPins[5])
 8001168:	4b10      	ldr	r3, [pc, #64]	; (80011ac <ShowSim_SevSeg+0x378>)
 800116a:	78db      	ldrb	r3, [r3, #3]
 800116c:	0018      	movs	r0, r3
 800116e:	2301      	movs	r3, #1
 8001170:	4083      	lsls	r3, r0
		GPIOA->ODR|=(1<<ucaSegPins[0])|(1<<ucaSegPins[1])|(1<<ucaSegPins[2])|
 8001172:	4319      	orrs	r1, r3
				(1<<ucaSegPins[3])|(1<<ucaSegPins[5])
 8001174:	4b0d      	ldr	r3, [pc, #52]	; (80011ac <ShowSim_SevSeg+0x378>)
 8001176:	795b      	ldrb	r3, [r3, #5]
 8001178:	0018      	movs	r0, r3
 800117a:	2301      	movs	r3, #1
 800117c:	4083      	lsls	r3, r0
 800117e:	4319      	orrs	r1, r3
				|(1<<ucaSegPins[6]);
 8001180:	4b0a      	ldr	r3, [pc, #40]	; (80011ac <ShowSim_SevSeg+0x378>)
 8001182:	799b      	ldrb	r3, [r3, #6]
 8001184:	0018      	movs	r0, r3
 8001186:	2301      	movs	r3, #1
 8001188:	4083      	lsls	r3, r0
 800118a:	430b      	orrs	r3, r1
 800118c:	0019      	movs	r1, r3
		GPIOA->ODR|=(1<<ucaSegPins[0])|(1<<ucaSegPins[1])|(1<<ucaSegPins[2])|
 800118e:	2390      	movs	r3, #144	; 0x90
 8001190:	05db      	lsls	r3, r3, #23
 8001192:	430a      	orrs	r2, r1
 8001194:	615a      	str	r2, [r3, #20]
		break;
 8001196:	e000      	b.n	800119a <ShowSim_SevSeg+0x366>
	}
	default:
		//assert(false);
		break;
 8001198:	46c0      	nop			; (mov r8, r8)
	}
}
 800119a:	46c0      	nop			; (mov r8, r8)
 800119c:	46bd      	mov	sp, r7
 800119e:	b002      	add	sp, #8
 80011a0:	bd80      	pop	{r7, pc}
 80011a2:	46c0      	nop			; (mov r8, r8)
 80011a4:	20000008 	.word	0x20000008
 80011a8:	08001654 	.word	0x08001654
 80011ac:	20000000 	.word	0x20000000

080011b0 <ClearSeg_SevSeg>:

void ClearSeg_SevSeg(uint8_t u8SegNum){
 80011b0:	b580      	push	{r7, lr}
 80011b2:	b082      	sub	sp, #8
 80011b4:	af00      	add	r7, sp, #0
 80011b6:	0002      	movs	r2, r0
 80011b8:	1dfb      	adds	r3, r7, #7
 80011ba:	701a      	strb	r2, [r3, #0]
	GPIOA->ODR|=(1<<ucaComPins[u8SegNum]);
 80011bc:	2390      	movs	r3, #144	; 0x90
 80011be:	05db      	lsls	r3, r3, #23
 80011c0:	695a      	ldr	r2, [r3, #20]
 80011c2:	1dfb      	adds	r3, r7, #7
 80011c4:	781b      	ldrb	r3, [r3, #0]
 80011c6:	4923      	ldr	r1, [pc, #140]	; (8001254 <ClearSeg_SevSeg+0xa4>)
 80011c8:	5ccb      	ldrb	r3, [r1, r3]
 80011ca:	0019      	movs	r1, r3
 80011cc:	2301      	movs	r3, #1
 80011ce:	408b      	lsls	r3, r1
 80011d0:	0019      	movs	r1, r3
 80011d2:	2390      	movs	r3, #144	; 0x90
 80011d4:	05db      	lsls	r3, r3, #23
 80011d6:	430a      	orrs	r2, r1
 80011d8:	615a      	str	r2, [r3, #20]
	GPIOA->ODR&=~((1<<ucaSegPins[0])|(1<<ucaSegPins[1])|(1<<ucaSegPins[2])|
 80011da:	2390      	movs	r3, #144	; 0x90
 80011dc:	05db      	lsls	r3, r3, #23
 80011de:	695a      	ldr	r2, [r3, #20]
 80011e0:	4b1d      	ldr	r3, [pc, #116]	; (8001258 <ClearSeg_SevSeg+0xa8>)
 80011e2:	781b      	ldrb	r3, [r3, #0]
 80011e4:	0019      	movs	r1, r3
 80011e6:	2301      	movs	r3, #1
 80011e8:	408b      	lsls	r3, r1
 80011ea:	0019      	movs	r1, r3
 80011ec:	4b1a      	ldr	r3, [pc, #104]	; (8001258 <ClearSeg_SevSeg+0xa8>)
 80011ee:	785b      	ldrb	r3, [r3, #1]
 80011f0:	0018      	movs	r0, r3
 80011f2:	2301      	movs	r3, #1
 80011f4:	4083      	lsls	r3, r0
 80011f6:	4319      	orrs	r1, r3
 80011f8:	4b17      	ldr	r3, [pc, #92]	; (8001258 <ClearSeg_SevSeg+0xa8>)
 80011fa:	789b      	ldrb	r3, [r3, #2]
 80011fc:	0018      	movs	r0, r3
 80011fe:	2301      	movs	r3, #1
 8001200:	4083      	lsls	r3, r0
 8001202:	4319      	orrs	r1, r3
			(1<<ucaSegPins[3])|(1<<ucaSegPins[4])|
 8001204:	4b14      	ldr	r3, [pc, #80]	; (8001258 <ClearSeg_SevSeg+0xa8>)
 8001206:	78db      	ldrb	r3, [r3, #3]
 8001208:	0018      	movs	r0, r3
 800120a:	2301      	movs	r3, #1
 800120c:	4083      	lsls	r3, r0
	GPIOA->ODR&=~((1<<ucaSegPins[0])|(1<<ucaSegPins[1])|(1<<ucaSegPins[2])|
 800120e:	4319      	orrs	r1, r3
			(1<<ucaSegPins[3])|(1<<ucaSegPins[4])|
 8001210:	4b11      	ldr	r3, [pc, #68]	; (8001258 <ClearSeg_SevSeg+0xa8>)
 8001212:	791b      	ldrb	r3, [r3, #4]
 8001214:	0018      	movs	r0, r3
 8001216:	2301      	movs	r3, #1
 8001218:	4083      	lsls	r3, r0
 800121a:	4319      	orrs	r1, r3
			(1<<ucaSegPins[5])|(1<<ucaSegPins[6])|
 800121c:	4b0e      	ldr	r3, [pc, #56]	; (8001258 <ClearSeg_SevSeg+0xa8>)
 800121e:	795b      	ldrb	r3, [r3, #5]
 8001220:	0018      	movs	r0, r3
 8001222:	2301      	movs	r3, #1
 8001224:	4083      	lsls	r3, r0
			(1<<ucaSegPins[3])|(1<<ucaSegPins[4])|
 8001226:	4319      	orrs	r1, r3
			(1<<ucaSegPins[5])|(1<<ucaSegPins[6])|
 8001228:	4b0b      	ldr	r3, [pc, #44]	; (8001258 <ClearSeg_SevSeg+0xa8>)
 800122a:	799b      	ldrb	r3, [r3, #6]
 800122c:	0018      	movs	r0, r3
 800122e:	2301      	movs	r3, #1
 8001230:	4083      	lsls	r3, r0
 8001232:	4319      	orrs	r1, r3
			(1<<ucaSegPins[7]));
 8001234:	4b08      	ldr	r3, [pc, #32]	; (8001258 <ClearSeg_SevSeg+0xa8>)
 8001236:	79db      	ldrb	r3, [r3, #7]
 8001238:	0018      	movs	r0, r3
 800123a:	2301      	movs	r3, #1
 800123c:	4083      	lsls	r3, r0
			(1<<ucaSegPins[5])|(1<<ucaSegPins[6])|
 800123e:	430b      	orrs	r3, r1
	GPIOA->ODR&=~((1<<ucaSegPins[0])|(1<<ucaSegPins[1])|(1<<ucaSegPins[2])|
 8001240:	43db      	mvns	r3, r3
 8001242:	0019      	movs	r1, r3
 8001244:	2390      	movs	r3, #144	; 0x90
 8001246:	05db      	lsls	r3, r3, #23
 8001248:	400a      	ands	r2, r1
 800124a:	615a      	str	r2, [r3, #20]
}
 800124c:	46c0      	nop			; (mov r8, r8)
 800124e:	46bd      	mov	sp, r7
 8001250:	b002      	add	sp, #8
 8001252:	bd80      	pop	{r7, pc}
 8001254:	20000008 	.word	0x20000008
 8001258:	20000000 	.word	0x20000000

0800125c <ShowDgt_SevSeg>:

void ShowDgt_SevSeg(float fDigit, uint16_t delay, uint16_t count){
 800125c:	b5b0      	push	{r4, r5, r7, lr}
 800125e:	b088      	sub	sp, #32
 8001260:	af00      	add	r7, sp, #0
 8001262:	6078      	str	r0, [r7, #4]
 8001264:	0008      	movs	r0, r1
 8001266:	0011      	movs	r1, r2
 8001268:	1cbb      	adds	r3, r7, #2
 800126a:	1c02      	adds	r2, r0, #0
 800126c:	801a      	strh	r2, [r3, #0]
 800126e:	003b      	movs	r3, r7
 8001270:	1c0a      	adds	r2, r1, #0
 8001272:	801a      	strh	r2, [r3, #0]
	float iPow=10,fDevBuf,
 8001274:	4b41      	ldr	r3, [pc, #260]	; (800137c <ShowDgt_SevSeg+0x120>)
 8001276:	61fb      	str	r3, [r7, #28]
			fDigBuf=fDigit;
 8001278:	687b      	ldr	r3, [r7, #4]
 800127a:	617b      	str	r3, [r7, #20]
	int16_t cDigit;

	while(iPow<fabs(fDigit))
 800127c:	e005      	b.n	800128a <ShowDgt_SevSeg+0x2e>
		iPow*=10;
 800127e:	493f      	ldr	r1, [pc, #252]	; (800137c <ShowDgt_SevSeg+0x120>)
 8001280:	69f8      	ldr	r0, [r7, #28]
 8001282:	f7ff f953 	bl	800052c <__aeabi_fmul>
 8001286:	1c03      	adds	r3, r0, #0
 8001288:	61fb      	str	r3, [r7, #28]
	while(iPow<fabs(fDigit))
 800128a:	687b      	ldr	r3, [r7, #4]
 800128c:	005b      	lsls	r3, r3, #1
 800128e:	085b      	lsrs	r3, r3, #1
 8001290:	1c19      	adds	r1, r3, #0
 8001292:	69f8      	ldr	r0, [r7, #28]
 8001294:	f7fe ff4a 	bl	800012c <__aeabi_fcmplt>
 8001298:	1e03      	subs	r3, r0, #0
 800129a:	d1f0      	bne.n	800127e <ShowDgt_SevSeg+0x22>
	fDevBuf=iPow;
 800129c:	69fb      	ldr	r3, [r7, #28]
 800129e:	613b      	str	r3, [r7, #16]
	uint8_t i;
	while(count--){
 80012a0:	e060      	b.n	8001364 <ShowDgt_SevSeg+0x108>
		fDigit=fDigBuf;
 80012a2:	697b      	ldr	r3, [r7, #20]
 80012a4:	607b      	str	r3, [r7, #4]
		iPow=fDevBuf;
 80012a6:	693b      	ldr	r3, [r7, #16]
 80012a8:	61fb      	str	r3, [r7, #28]
		for (i = 0; i < SEG_CNT; ++i) {
 80012aa:	231b      	movs	r3, #27
 80012ac:	18fb      	adds	r3, r7, r3
 80012ae:	2200      	movs	r2, #0
 80012b0:	701a      	strb	r2, [r3, #0]
 80012b2:	e052      	b.n	800135a <ShowDgt_SevSeg+0xfe>
			iPow/=10;
 80012b4:	4931      	ldr	r1, [pc, #196]	; (800137c <ShowDgt_SevSeg+0x120>)
 80012b6:	69f8      	ldr	r0, [r7, #28]
 80012b8:	f7fe ff60 	bl	800017c <__aeabi_fdiv>
 80012bc:	1c03      	adds	r3, r0, #0
 80012be:	61fb      	str	r3, [r7, #28]
			if(iPow==1.0f)
 80012c0:	21fe      	movs	r1, #254	; 0xfe
 80012c2:	0589      	lsls	r1, r1, #22
 80012c4:	69f8      	ldr	r0, [r7, #28]
 80012c6:	f7fe ff2b 	bl	8000120 <__aeabi_fcmpeq>
 80012ca:	1e03      	subs	r3, r0, #0
 80012cc:	d006      	beq.n	80012dc <ShowDgt_SevSeg+0x80>
				ShowSim_SevSeg('.', i);
 80012ce:	231b      	movs	r3, #27
 80012d0:	18fb      	adds	r3, r7, r3
 80012d2:	781b      	ldrb	r3, [r3, #0]
 80012d4:	0019      	movs	r1, r3
 80012d6:	202e      	movs	r0, #46	; 0x2e
 80012d8:	f7ff fdac 	bl	8000e34 <ShowSim_SevSeg>



			cDigit=fDigit/iPow;
 80012dc:	69f9      	ldr	r1, [r7, #28]
 80012de:	6878      	ldr	r0, [r7, #4]
 80012e0:	f7fe ff4c 	bl	800017c <__aeabi_fdiv>
 80012e4:	1c03      	adds	r3, r0, #0
 80012e6:	240e      	movs	r4, #14
 80012e8:	0025      	movs	r5, r4
 80012ea:	193c      	adds	r4, r7, r4
 80012ec:	1c18      	adds	r0, r3, #0
 80012ee:	f7ff fc13 	bl	8000b18 <__aeabi_f2iz>
 80012f2:	0003      	movs	r3, r0
 80012f4:	8023      	strh	r3, [r4, #0]
			fDigit-=cDigit*iPow;
 80012f6:	002c      	movs	r4, r5
 80012f8:	193b      	adds	r3, r7, r4
 80012fa:	2200      	movs	r2, #0
 80012fc:	5e9b      	ldrsh	r3, [r3, r2]
 80012fe:	0018      	movs	r0, r3
 8001300:	f7ff fc2a 	bl	8000b58 <__aeabi_i2f>
 8001304:	1c03      	adds	r3, r0, #0
 8001306:	69f9      	ldr	r1, [r7, #28]
 8001308:	1c18      	adds	r0, r3, #0
 800130a:	f7ff f90f 	bl	800052c <__aeabi_fmul>
 800130e:	1c03      	adds	r3, r0, #0
 8001310:	1c19      	adds	r1, r3, #0
 8001312:	6878      	ldr	r0, [r7, #4]
 8001314:	f7ff fa3c 	bl	8000790 <__aeabi_fsub>
 8001318:	1c03      	adds	r3, r0, #0
 800131a:	607b      	str	r3, [r7, #4]
			//	assert(!(0<=cDigit&&cDigit<=9));

			ShowSim_SevSeg(abs(cDigit)+'0', i);
 800131c:	193b      	adds	r3, r7, r4
 800131e:	2200      	movs	r2, #0
 8001320:	5e9b      	ldrsh	r3, [r3, r2]
 8001322:	17da      	asrs	r2, r3, #31
 8001324:	189b      	adds	r3, r3, r2
 8001326:	4053      	eors	r3, r2
 8001328:	b2db      	uxtb	r3, r3
 800132a:	3330      	adds	r3, #48	; 0x30
 800132c:	b2da      	uxtb	r2, r3
 800132e:	241b      	movs	r4, #27
 8001330:	193b      	adds	r3, r7, r4
 8001332:	781b      	ldrb	r3, [r3, #0]
 8001334:	0019      	movs	r1, r3
 8001336:	0010      	movs	r0, r2
 8001338:	f7ff fd7c 	bl	8000e34 <ShowSim_SevSeg>
			Sleep_ms(delay);
 800133c:	1cbb      	adds	r3, r7, #2
 800133e:	881b      	ldrh	r3, [r3, #0]
 8001340:	0018      	movs	r0, r3
 8001342:	f000 f860 	bl	8001406 <Sleep_ms>
			ClearSeg_SevSeg(i);
 8001346:	193b      	adds	r3, r7, r4
 8001348:	781b      	ldrb	r3, [r3, #0]
 800134a:	0018      	movs	r0, r3
 800134c:	f7ff ff30 	bl	80011b0 <ClearSeg_SevSeg>
		for (i = 0; i < SEG_CNT; ++i) {
 8001350:	193b      	adds	r3, r7, r4
 8001352:	193a      	adds	r2, r7, r4
 8001354:	7812      	ldrb	r2, [r2, #0]
 8001356:	3201      	adds	r2, #1
 8001358:	701a      	strb	r2, [r3, #0]
 800135a:	231b      	movs	r3, #27
 800135c:	18fb      	adds	r3, r7, r3
 800135e:	781b      	ldrb	r3, [r3, #0]
 8001360:	2b03      	cmp	r3, #3
 8001362:	d9a7      	bls.n	80012b4 <ShowDgt_SevSeg+0x58>
	while(count--){
 8001364:	003b      	movs	r3, r7
 8001366:	881b      	ldrh	r3, [r3, #0]
 8001368:	003a      	movs	r2, r7
 800136a:	1e59      	subs	r1, r3, #1
 800136c:	8011      	strh	r1, [r2, #0]
 800136e:	2b00      	cmp	r3, #0
 8001370:	d197      	bne.n	80012a2 <ShowDgt_SevSeg+0x46>
		}
	}
}
 8001372:	46c0      	nop			; (mov r8, r8)
 8001374:	46bd      	mov	sp, r7
 8001376:	b008      	add	sp, #32
 8001378:	bdb0      	pop	{r4, r5, r7, pc}
 800137a:	46c0      	nop			; (mov r8, r8)
 800137c:	41200000 	.word	0x41200000

08001380 <main>:
#include <WAdc.h>
#include <SevSeg.h>
#include <Sleep.h>
#include <TempMes.h>
int main(void)
{
 8001380:	b580      	push	{r7, lr}
 8001382:	af00      	add	r7, sp, #0


	RCC->APB2ENR|=RCC_APB2ENR_TIM1EN;
 8001384:	4b09      	ldr	r3, [pc, #36]	; (80013ac <main+0x2c>)
 8001386:	699a      	ldr	r2, [r3, #24]
 8001388:	4b08      	ldr	r3, [pc, #32]	; (80013ac <main+0x2c>)
 800138a:	2180      	movs	r1, #128	; 0x80
 800138c:	0109      	lsls	r1, r1, #4
 800138e:	430a      	orrs	r2, r1
 8001390:	619a      	str	r2, [r3, #24]
	Init_SevSeg();
 8001392:	f7ff fc8d 	bl	8000cb0 <Init_SevSeg>
	//Sleep_Init(TIM1);
	//NVIC_EnableIRQ(TIM1_BRK_UP_TRG_COM_IRQn);

	ADC_Init();
 8001396:	f000 f853 	bl	8001440 <ADC_Init>
	ADC_Calib();
 800139a:	f000 f8a3 	bl	80014e4 <ADC_Calib>
	for(;;){
		ShowDgt_SevSeg(25, 1, 40);
 800139e:	4b04      	ldr	r3, [pc, #16]	; (80013b0 <main+0x30>)
 80013a0:	2228      	movs	r2, #40	; 0x28
 80013a2:	2101      	movs	r1, #1
 80013a4:	1c18      	adds	r0, r3, #0
 80013a6:	f7ff ff59 	bl	800125c <ShowDgt_SevSeg>
 80013aa:	e7f8      	b.n	800139e <main+0x1e>
 80013ac:	40021000 	.word	0x40021000
 80013b0:	41c80000 	.word	0x41c80000

080013b4 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 80013b4:	480d      	ldr	r0, [pc, #52]	; (80013ec <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 80013b6:	4685      	mov	sp, r0

/* Copy the data segment initializers from flash to SRAM */

  ldr r0, =_sdata
 80013b8:	480d      	ldr	r0, [pc, #52]	; (80013f0 <LoopForever+0x6>)
  ldr r1, =_edata
 80013ba:	490e      	ldr	r1, [pc, #56]	; (80013f4 <LoopForever+0xa>)
  ldr r2, =_sidata
 80013bc:	4a0e      	ldr	r2, [pc, #56]	; (80013f8 <LoopForever+0xe>)
  movs r3, #0
 80013be:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80013c0:	e002      	b.n	80013c8 <LoopCopyDataInit>

080013c2 <CopyDataInit>:

CopyDataInit:


  ldr r4, [r2, r3]
 80013c2:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80013c4:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80013c6:	3304      	adds	r3, #4

080013c8 <LoopCopyDataInit>:

LoopCopyDataInit:


  adds r4, r0, r3
 80013c8:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80013ca:	428c      	cmp	r4, r1



  bcc CopyDataInit
 80013cc:	d3f9      	bcc.n	80013c2 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80013ce:	4a0b      	ldr	r2, [pc, #44]	; (80013fc <LoopForever+0x12>)
  ldr r4, =_ebss
 80013d0:	4c0b      	ldr	r4, [pc, #44]	; (8001400 <LoopForever+0x16>)
  movs r3, #0
 80013d2:	2300      	movs	r3, #0
  b LoopFillZerobss
 80013d4:	e001      	b.n	80013da <LoopFillZerobss>

080013d6 <FillZerobss>:

FillZerobss:

  str  r3, [r2]
 80013d6:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80013d8:	3204      	adds	r2, #4

080013da <LoopFillZerobss>:

LoopFillZerobss:

  cmp r2, r4
 80013da:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80013dc:	d3fb      	bcc.n	80013d6 <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit
 80013de:	f7ff fc23 	bl	8000c28 <SystemInit>
/* Call static constructors */
  bl __libc_init_array
 80013e2:	f000 f8a7 	bl	8001534 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 80013e6:	f7ff ffcb 	bl	8001380 <main>

080013ea <LoopForever>:

LoopForever:
    b LoopForever
 80013ea:	e7fe      	b.n	80013ea <LoopForever>
  ldr   r0, =_estack
 80013ec:	20001000 	.word	0x20001000
  ldr r0, =_sdata
 80013f0:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80013f4:	2000000c 	.word	0x2000000c
  ldr r2, =_sidata
 80013f8:	0800168c 	.word	0x0800168c
  ldr r2, =_sbss
 80013fc:	2000000c 	.word	0x2000000c
  ldr r4, =_ebss
 8001400:	2000002c 	.word	0x2000002c

08001404 <ADC_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8001404:	e7fe      	b.n	8001404 <ADC_IRQHandler>

08001406 <Sleep_ms>:
	TIM->PSC=8000;
	TIM->CR1|=TIM_CR1_ARPE|TIM_CR1_DIR;
	STIM=TIM;
}

void Sleep_ms(uint16_t ms){
 8001406:	b580      	push	{r7, lr}
 8001408:	b084      	sub	sp, #16
 800140a:	af00      	add	r7, sp, #0
 800140c:	0002      	movs	r2, r0
 800140e:	1dbb      	adds	r3, r7, #6
 8001410:	801a      	strh	r2, [r3, #0]

	for (int i = 0; i < ms*800; ++i) {
 8001412:	2300      	movs	r3, #0
 8001414:	60fb      	str	r3, [r7, #12]
 8001416:	e002      	b.n	800141e <Sleep_ms+0x18>
 8001418:	68fb      	ldr	r3, [r7, #12]
 800141a:	3301      	adds	r3, #1
 800141c:	60fb      	str	r3, [r7, #12]
 800141e:	1dbb      	adds	r3, r7, #6
 8001420:	881a      	ldrh	r2, [r3, #0]
 8001422:	0013      	movs	r3, r2
 8001424:	009b      	lsls	r3, r3, #2
 8001426:	189b      	adds	r3, r3, r2
 8001428:	009a      	lsls	r2, r3, #2
 800142a:	189b      	adds	r3, r3, r2
 800142c:	015b      	lsls	r3, r3, #5
 800142e:	001a      	movs	r2, r3
 8001430:	68fb      	ldr	r3, [r7, #12]
 8001432:	4293      	cmp	r3, r2
 8001434:	dbf0      	blt.n	8001418 <Sleep_ms+0x12>
//	STIM->CR1|=TIM_CR1_CEN;
//	while(!STIM->SR&TIM_SR_UIF);
////	__WFE();
//	STIM->SR|=TIM_SR_UIF;
//	STIM->CR1&=~(TIM_CR1_CEN);
}
 8001436:	46c0      	nop			; (mov r8, r8)
 8001438:	46bd      	mov	sp, r7
 800143a:	b004      	add	sp, #16
 800143c:	bd80      	pop	{r7, pc}
	...

08001440 <ADC_Init>:
//	//TIM1->SR&=~(TIM_SR_UIF);
//	//TIM1->CR1|=(TIM_CR1_CEN);
//
//}

extern inline void ADC_Init(){
 8001440:	b580      	push	{r7, lr}
 8001442:	af00      	add	r7, sp, #0
	RCC->AHBENR|=RCC_AHBENR_GPIOBEN;
 8001444:	4b23      	ldr	r3, [pc, #140]	; (80014d4 <ADC_Init+0x94>)
 8001446:	695a      	ldr	r2, [r3, #20]
 8001448:	4b22      	ldr	r3, [pc, #136]	; (80014d4 <ADC_Init+0x94>)
 800144a:	2180      	movs	r1, #128	; 0x80
 800144c:	02c9      	lsls	r1, r1, #11
 800144e:	430a      	orrs	r2, r1
 8001450:	615a      	str	r2, [r3, #20]
	GPIOB->MODER|= GPIO_MODER_MODER1|GPIO_MODER_MODER0;
 8001452:	4b21      	ldr	r3, [pc, #132]	; (80014d8 <ADC_Init+0x98>)
 8001454:	681a      	ldr	r2, [r3, #0]
 8001456:	4b20      	ldr	r3, [pc, #128]	; (80014d8 <ADC_Init+0x98>)
 8001458:	210f      	movs	r1, #15
 800145a:	430a      	orrs	r2, r1
 800145c:	601a      	str	r2, [r3, #0]

	RCC->APB2ENR|= RCC_APB2ENR_ADCEN;
 800145e:	4b1d      	ldr	r3, [pc, #116]	; (80014d4 <ADC_Init+0x94>)
 8001460:	699a      	ldr	r2, [r3, #24]
 8001462:	4b1c      	ldr	r3, [pc, #112]	; (80014d4 <ADC_Init+0x94>)
 8001464:	2180      	movs	r1, #128	; 0x80
 8001466:	0089      	lsls	r1, r1, #2
 8001468:	430a      	orrs	r2, r1
 800146a:	619a      	str	r2, [r3, #24]
	//ADC->CCR|= ADC_CCR_VREFEN;
	ADC1->CHSELR|=ADC_CHSELR_CHSEL9 ;//|ADC_CHSELR_CHSEL9| ADC_CHSELR_CHSEL17;
 800146c:	4b1b      	ldr	r3, [pc, #108]	; (80014dc <ADC_Init+0x9c>)
 800146e:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8001470:	4b1a      	ldr	r3, [pc, #104]	; (80014dc <ADC_Init+0x9c>)
 8001472:	2180      	movs	r1, #128	; 0x80
 8001474:	0089      	lsls	r1, r1, #2
 8001476:	430a      	orrs	r2, r1
 8001478:	629a      	str	r2, [r3, #40]	; 0x28

	ChCnt=1;
 800147a:	4b19      	ldr	r3, [pc, #100]	; (80014e0 <ADC_Init+0xa0>)
 800147c:	2201      	movs	r2, #1
 800147e:	701a      	strb	r2, [r3, #0]

	ADC1->SMPR|=ADC_SMPR1_SMPR_0|ADC_SMPR1_SMPR_1|ADC_SMPR1_SMPR_2;
 8001480:	4b16      	ldr	r3, [pc, #88]	; (80014dc <ADC_Init+0x9c>)
 8001482:	695a      	ldr	r2, [r3, #20]
 8001484:	4b15      	ldr	r3, [pc, #84]	; (80014dc <ADC_Init+0x9c>)
 8001486:	2107      	movs	r1, #7
 8001488:	430a      	orrs	r2, r1
 800148a:	615a      	str	r2, [r3, #20]
	ADC1->CFGR2|=ADC_CFGR2_CKMODE_0;
 800148c:	4b13      	ldr	r3, [pc, #76]	; (80014dc <ADC_Init+0x9c>)
 800148e:	691a      	ldr	r2, [r3, #16]
 8001490:	4b12      	ldr	r3, [pc, #72]	; (80014dc <ADC_Init+0x9c>)
 8001492:	2180      	movs	r1, #128	; 0x80
 8001494:	05c9      	lsls	r1, r1, #23
 8001496:	430a      	orrs	r2, r1
 8001498:	611a      	str	r2, [r3, #16]
	ADC1->CFGR1|=ADC_CFGR1_WAIT;
 800149a:	4b10      	ldr	r3, [pc, #64]	; (80014dc <ADC_Init+0x9c>)
 800149c:	68da      	ldr	r2, [r3, #12]
 800149e:	4b0f      	ldr	r3, [pc, #60]	; (80014dc <ADC_Init+0x9c>)
 80014a0:	2180      	movs	r1, #128	; 0x80
 80014a2:	01c9      	lsls	r1, r1, #7
 80014a4:	430a      	orrs	r2, r1
 80014a6:	60da      	str	r2, [r3, #12]

	ADC1->ISR|=ADC_ISR_ADRDY;
 80014a8:	4b0c      	ldr	r3, [pc, #48]	; (80014dc <ADC_Init+0x9c>)
 80014aa:	681a      	ldr	r2, [r3, #0]
 80014ac:	4b0b      	ldr	r3, [pc, #44]	; (80014dc <ADC_Init+0x9c>)
 80014ae:	2101      	movs	r1, #1
 80014b0:	430a      	orrs	r2, r1
 80014b2:	601a      	str	r2, [r3, #0]
	ADC1->CR|=ADC_CR_ADEN;
 80014b4:	4b09      	ldr	r3, [pc, #36]	; (80014dc <ADC_Init+0x9c>)
 80014b6:	689a      	ldr	r2, [r3, #8]
 80014b8:	4b08      	ldr	r3, [pc, #32]	; (80014dc <ADC_Init+0x9c>)
 80014ba:	2101      	movs	r1, #1
 80014bc:	430a      	orrs	r2, r1
 80014be:	609a      	str	r2, [r3, #8]
	while(!(ADC_ISR_ADRDY&ADC1->ISR));
 80014c0:	46c0      	nop			; (mov r8, r8)
 80014c2:	4b06      	ldr	r3, [pc, #24]	; (80014dc <ADC_Init+0x9c>)
 80014c4:	681b      	ldr	r3, [r3, #0]
 80014c6:	2201      	movs	r2, #1
 80014c8:	4013      	ands	r3, r2
 80014ca:	d0fa      	beq.n	80014c2 <ADC_Init+0x82>

}
 80014cc:	46c0      	nop			; (mov r8, r8)
 80014ce:	46bd      	mov	sp, r7
 80014d0:	bd80      	pop	{r7, pc}
 80014d2:	46c0      	nop			; (mov r8, r8)
 80014d4:	40021000 	.word	0x40021000
 80014d8:	48000400 	.word	0x48000400
 80014dc:	40012400 	.word	0x40012400
 80014e0:	20000028 	.word	0x20000028

080014e4 <ADC_Calib>:
			*(data+i)+=ADC1->DR;
		}
	}
	return data;
}
extern inline void ADC_Calib(){
 80014e4:	b580      	push	{r7, lr}
 80014e6:	af00      	add	r7, sp, #0
	//assert_w((ADC1->CR & ADC_CR_ADEN));
	if (ADC1->CR & ADC_CR_ADEN) {
 80014e8:	4b11      	ldr	r3, [pc, #68]	; (8001530 <ADC_Calib+0x4c>)
 80014ea:	689b      	ldr	r3, [r3, #8]
 80014ec:	2201      	movs	r2, #1
 80014ee:	4013      	ands	r3, r2
 80014f0:	d00b      	beq.n	800150a <ADC_Calib+0x26>
	        ADC1->CR |= ADC_CR_ADDIS;
 80014f2:	4b0f      	ldr	r3, [pc, #60]	; (8001530 <ADC_Calib+0x4c>)
 80014f4:	689a      	ldr	r2, [r3, #8]
 80014f6:	4b0e      	ldr	r3, [pc, #56]	; (8001530 <ADC_Calib+0x4c>)
 80014f8:	2102      	movs	r1, #2
 80014fa:	430a      	orrs	r2, r1
 80014fc:	609a      	str	r2, [r3, #8]
	        while (ADC1->CR & ADC_CR_ADEN) {}
 80014fe:	46c0      	nop			; (mov r8, r8)
 8001500:	4b0b      	ldr	r3, [pc, #44]	; (8001530 <ADC_Calib+0x4c>)
 8001502:	689b      	ldr	r3, [r3, #8]
 8001504:	2201      	movs	r2, #1
 8001506:	4013      	ands	r3, r2
 8001508:	d1fa      	bne.n	8001500 <ADC_Calib+0x1c>
	    }

	    /* calibrate ADC */
	    ADC1->CR |= ADC_CR_ADCAL;
 800150a:	4b09      	ldr	r3, [pc, #36]	; (8001530 <ADC_Calib+0x4c>)
 800150c:	689a      	ldr	r2, [r3, #8]
 800150e:	4b08      	ldr	r3, [pc, #32]	; (8001530 <ADC_Calib+0x4c>)
 8001510:	2180      	movs	r1, #128	; 0x80
 8001512:	0609      	lsls	r1, r1, #24
 8001514:	430a      	orrs	r2, r1
 8001516:	609a      	str	r2, [r3, #8]
	    while(ADC1->CR & ADC_CR_ADCAL) {}
 8001518:	46c0      	nop			; (mov r8, r8)
 800151a:	4b05      	ldr	r3, [pc, #20]	; (8001530 <ADC_Calib+0x4c>)
 800151c:	689b      	ldr	r3, [r3, #8]
 800151e:	2b00      	cmp	r3, #0
 8001520:	dbfb      	blt.n	800151a <ADC_Calib+0x36>

	    /* reset configuration */
	    ADC1->CFGR2 = 0;
 8001522:	4b03      	ldr	r3, [pc, #12]	; (8001530 <ADC_Calib+0x4c>)
 8001524:	2200      	movs	r2, #0
 8001526:	611a      	str	r2, [r3, #16]

}
 8001528:	46c0      	nop			; (mov r8, r8)
 800152a:	46bd      	mov	sp, r7
 800152c:	bd80      	pop	{r7, pc}
 800152e:	46c0      	nop			; (mov r8, r8)
 8001530:	40012400 	.word	0x40012400

08001534 <__libc_init_array>:
 8001534:	b570      	push	{r4, r5, r6, lr}
 8001536:	2600      	movs	r6, #0
 8001538:	4d0c      	ldr	r5, [pc, #48]	; (800156c <__libc_init_array+0x38>)
 800153a:	4c0d      	ldr	r4, [pc, #52]	; (8001570 <__libc_init_array+0x3c>)
 800153c:	1b64      	subs	r4, r4, r5
 800153e:	10a4      	asrs	r4, r4, #2
 8001540:	42a6      	cmp	r6, r4
 8001542:	d109      	bne.n	8001558 <__libc_init_array+0x24>
 8001544:	2600      	movs	r6, #0
 8001546:	f000 f819 	bl	800157c <_init>
 800154a:	4d0a      	ldr	r5, [pc, #40]	; (8001574 <__libc_init_array+0x40>)
 800154c:	4c0a      	ldr	r4, [pc, #40]	; (8001578 <__libc_init_array+0x44>)
 800154e:	1b64      	subs	r4, r4, r5
 8001550:	10a4      	asrs	r4, r4, #2
 8001552:	42a6      	cmp	r6, r4
 8001554:	d105      	bne.n	8001562 <__libc_init_array+0x2e>
 8001556:	bd70      	pop	{r4, r5, r6, pc}
 8001558:	00b3      	lsls	r3, r6, #2
 800155a:	58eb      	ldr	r3, [r5, r3]
 800155c:	4798      	blx	r3
 800155e:	3601      	adds	r6, #1
 8001560:	e7ee      	b.n	8001540 <__libc_init_array+0xc>
 8001562:	00b3      	lsls	r3, r6, #2
 8001564:	58eb      	ldr	r3, [r5, r3]
 8001566:	4798      	blx	r3
 8001568:	3601      	adds	r6, #1
 800156a:	e7f2      	b.n	8001552 <__libc_init_array+0x1e>
 800156c:	08001684 	.word	0x08001684
 8001570:	08001684 	.word	0x08001684
 8001574:	08001684 	.word	0x08001684
 8001578:	08001688 	.word	0x08001688

0800157c <_init>:
 800157c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800157e:	46c0      	nop			; (mov r8, r8)
 8001580:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8001582:	bc08      	pop	{r3}
 8001584:	469e      	mov	lr, r3
 8001586:	4770      	bx	lr

08001588 <_fini>:
 8001588:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800158a:	46c0      	nop			; (mov r8, r8)
 800158c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800158e:	bc08      	pop	{r3}
 8001590:	469e      	mov	lr, r3
 8001592:	4770      	bx	lr
