#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Fri Oct 28 16:45:15 2022
# Process ID: 21236
# Current directory: D:/MyFiles/Vivado_workplace/project_8 - Copy
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent6328 D:\MyFiles\Vivado_workplace\project_8 - Copy\project_8.xpr
# Log file: D:/MyFiles/Vivado_workplace/project_8 - Copy/vivado.log
# Journal file: D:/MyFiles/Vivado_workplace/project_8 - Copy\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {D:/MyFiles/Vivado_workplace/project_8 - Copy/project_8.xpr}
INFO: [Project 1-313] Project file moved from 'D:/MyFiles/Vivado_workplace/project_8' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/MyPrograms/Vivado/Vivado/2019.1/data/ip'.
open_project: Time (s): cpu = 00:00:21 ; elapsed = 00:00:08 . Memory (MB): peak = 758.578 ; gain = 123.914
update_compile_order -fileset sources_1
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/MyFiles/Vivado_workplace/project_8 - Copy/project_8.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/MyPrograms/Vivado/Vivado/2019.1/data/xsim/xsim.ini' copied to run dir:'D:/MyFiles/Vivado_workplace/project_8 - Copy/project_8.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'FZ' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/MyFiles/Vivado_workplace/project_8 - Copy/project_8.sim/sim_1/behav/xsim/blk_mem_gen_0.mif'
INFO: [SIM-utils-43] Exported 'D:/MyFiles/Vivado_workplace/project_8 - Copy/project_8.sim/sim_1/behav/xsim/DDS_cos.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/MyFiles/Vivado_workplace/project_8 - Copy/project_8.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj FZ_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/MyFiles/Vivado_workplace/project_8 - Copy/project_8.srcs/sources_1/ip/blk_mem_gen_0/sim/blk_mem_gen_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/MyFiles/Vivado_workplace/project_8 - Copy/project_8.srcs/sources_1/new/Top_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Top_module
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/MyFiles/Vivado_workplace/project_8 - Copy/project_8.srcs/sources_1/new/clk_ut.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_ut
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/MyFiles/Vivado_workplace/project_8 - Copy/project_8.srcs/sources_1/new/sub_7seg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sub_7seg
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/MyFiles/Vivado_workplace/project_8 - Copy/project_8.srcs/sources_1/new/sub_7seg_translate.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sub_7seg_translate
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/MyFiles/Vivado_workplace/project_8 - Copy/project_8.srcs/sources_1/new/sub_Blue_teeth.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sub_Blue_teeth
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/MyFiles/Vivado_workplace/project_8 - Copy/project_8.srcs/sources_1/new/sub_DDS_sine.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sub_DDS_sine
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/MyFiles/Vivado_workplace/project_8 - Copy/project_8.srcs/sources_1/new/sub_Frequency_div.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sub_Frequency_div
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/MyFiles/Vivado_workplace/project_8 - Copy/project_8.srcs/sources_1/new/sub_bt_transfer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sub_bt_transfer
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/MyFiles/Vivado_workplace/project_8 - Copy/project_8.srcs/sources_1/new/sub_cal_freq.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sub_cal_freq
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/MyFiles/Vivado_workplace/project_8 - Copy/project_8.srcs/sources_1/new/sub_cal_low_freq.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sub_cal_low_freq
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/MyFiles/Vivado_workplace/project_8 - Copy/project_8.srcs/sources_1/new/sub_get_f_BCD.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sub_get_f_BCD
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/MyFiles/Vivado_workplace/project_8 - Copy/project_8.srcs/sources_1/new/sub_receiver_8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sub_receiver_8
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/MyFiles/Vivado_workplace/project_8 - Copy/project_8.srcs/sim_1/new/FZ.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FZ
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/MyFiles/Vivado_workplace/project_8 - Copy/project_8.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/MyFiles/Vivado_workplace/project_8 - Copy/project_8.sim/sim_1/behav/xsim'
"xelab -wto 872d7a81cd4b4c21a26181e2cbe705c3 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_3 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot FZ_behav xil_defaultlib.FZ xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/MyPrograms/Vivado/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 872d7a81cd4b4c21a26181e2cbe705c3 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_3 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot FZ_behav xil_defaultlib.FZ xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-2991] 'tim1' is not declared under prefix 's1' [D:/MyFiles/Vivado_workplace/project_8 - Copy/project_8.srcs/sim_1/new/FZ.v:85]
ERROR: [VRFC 10-2991] 'time_cnt' is not declared under prefix 's1' [D:/MyFiles/Vivado_workplace/project_8 - Copy/project_8.srcs/sim_1/new/FZ.v:116]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'pause' [D:/MyFiles/Vivado_workplace/project_8 - Copy/project_8.srcs/sim_1/new/FZ.v:71]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 19 for port 'd' [D:/MyFiles/Vivado_workplace/project_8 - Copy/project_8.srcs/sources_1/new/Top_module.v:51]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'seg7' [D:/MyFiles/Vivado_workplace/project_8 - Copy/project_8.srcs/sources_1/new/sub_7seg.v:62]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'seg7' [D:/MyFiles/Vivado_workplace/project_8 - Copy/project_8.srcs/sources_1/new/sub_7seg.v:90]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'seg7' [D:/MyFiles/Vivado_workplace/project_8 - Copy/project_8.srcs/sources_1/new/sub_7seg.v:86]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'seg7' [D:/MyFiles/Vivado_workplace/project_8 - Copy/project_8.srcs/sources_1/new/sub_7seg.v:82]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'seg7' [D:/MyFiles/Vivado_workplace/project_8 - Copy/project_8.srcs/sources_1/new/sub_7seg.v:78]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'seg7' [D:/MyFiles/Vivado_workplace/project_8 - Copy/project_8.srcs/sources_1/new/sub_7seg.v:74]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'seg7' [D:/MyFiles/Vivado_workplace/project_8 - Copy/project_8.srcs/sources_1/new/sub_7seg.v:70]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'seg7' [D:/MyFiles/Vivado_workplace/project_8 - Copy/project_8.srcs/sources_1/new/sub_7seg.v:66]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 8 for port 'message' [D:/MyFiles/Vivado_workplace/project_8 - Copy/project_8.srcs/sources_1/new/sub_Blue_teeth.v:34]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 19 for port 'd' [D:/MyFiles/Vivado_workplace/project_8 - Copy/project_8.srcs/sources_1/new/Top_module.v:76]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-99] Step results log file:'D:/MyFiles/Vivado_workplace/project_8 - Copy/project_8.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'D:/MyFiles/Vivado_workplace/project_8 - Copy/project_8.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:08 . Memory (MB): peak = 909.492 ; gain = 2.145
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs impl_1 -jobs 4
[Fri Oct 28 16:48:29 2022] Launched synth_1...
Run output will be captured here: D:/MyFiles/Vivado_workplace/project_8 - Copy/project_8.runs/synth_1/runme.log
[Fri Oct 28 16:48:29 2022] Launched impl_1...
Run output will be captured here: D:/MyFiles/Vivado_workplace/project_8 - Copy/project_8.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1 -jobs 8
[Fri Oct 28 16:49:26 2022] Launched synth_1...
Run output will be captured here: D:/MyFiles/Vivado_workplace/project_8 - Copy/project_8.runs/synth_1/runme.log
[Fri Oct 28 16:49:26 2022] Launched impl_1...
Run output will be captured here: D:/MyFiles/Vivado_workplace/project_8 - Copy/project_8.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Fri Oct 28 16:55:40 2022] Launched impl_1...
Run output will be captured here: D:/MyFiles/Vivado_workplace/project_8 - Copy/project_8.runs/impl_1/runme.log
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Xilinx/1234-tulA
open_hw_target: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1952.160 ; gain = 1035.609
set_property PROGRAM.FILE {D:/MyFiles/Vivado_workplace/project_8 - Copy/project_8.runs/impl_1/Top_module.bit} [get_hw_devices xc7a35t_0]
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {D:/MyFiles/Vivado_workplace/project_8 - Copy/project_8.runs/impl_1/Top_module.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
open_run impl_1
INFO: [Device 21-403] Loading part xc7a35tcsg324-1
INFO: [Netlist 29-17] Analyzing 309 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2019.1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.513 . Memory (MB): peak = 2830.168 ; gain = 0.000
Restored from archive | CPU: 1.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.513 . Memory (MB): peak = 2830.168 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 2830.168 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:38 ; elapsed = 00:00:30 . Memory (MB): peak = 2974.168 ; gain = 983.105
WARNING: [Timing 38-311] Unable to locate pin 'c2/fre_Hz_low_reg[0]/CLR' in design
WARNING: [Timing 38-311] Unable to locate pin 'c2/fre_Hz_low_reg[10]/CLR' in design
WARNING: [Timing 38-311] Unable to locate pin 'c2/fre_Hz_low_reg[11]/CLR' in design
WARNING: [Timing 38-311] Unable to locate pin 'c2/fre_Hz_low_reg[12]/CLR' in design
WARNING: [Timing 38-311] Unable to locate pin 'c2/fre_Hz_low_reg[13]/CLR' in design
WARNING: [Timing 38-311] Unable to locate pin 'c2/fre_Hz_low_reg[14]/CLR' in design
WARNING: [Timing 38-311] Unable to locate pin 'c2/fre_Hz_low_reg[15]/CLR' in design
WARNING: [Timing 38-311] Unable to locate pin 'c2/fre_Hz_low_reg[16]/CLR' in design
WARNING: [Timing 38-311] Unable to locate pin 'c2/fre_Hz_low_reg[17]/CLR' in design
WARNING: [Timing 38-311] Unable to locate pin 'c2/fre_Hz_low_reg[18]/CLR' in design
WARNING: [Timing 38-311] Unable to locate pin 'c2/fre_Hz_low_reg[19]/CLR' in design
WARNING: [Timing 38-311] Unable to locate pin 'c2/fre_Hz_low_reg[1]/CLR' in design
WARNING: [Timing 38-311] Unable to locate pin 'c2/fre_Hz_low_reg[20]/CLR' in design
WARNING: [Timing 38-311] Unable to locate pin 'c2/fre_Hz_low_reg[21]/CLR' in design
WARNING: [Timing 38-311] Unable to locate pin 'c2/fre_Hz_low_reg[22]/CLR' in design
WARNING: [Timing 38-311] Unable to locate pin 'c2/fre_Hz_low_reg[23]/CLR' in design
WARNING: [Timing 38-311] Unable to locate pin 'c2/fre_Hz_low_reg[24]/CLR' in design
WARNING: [Timing 38-311] Unable to locate pin 'c2/fre_Hz_low_reg[25]/CLR' in design
WARNING: [Timing 38-311] Unable to locate pin 'c2/fre_Hz_low_reg[26]/CLR' in design
WARNING: [Timing 38-311] Unable to locate pin 'c2/fre_Hz_low_reg[27]/CLR' in design
WARNING: [Timing 38-311] Unable to locate pin 'c2/fre_Hz_low_reg[28]/CLR' in design
WARNING: [Timing 38-311] Unable to locate pin 'c2/fre_Hz_low_reg[29]/CLR' in design
WARNING: [Timing 38-311] Unable to locate pin 'c2/fre_Hz_low_reg[2]/CLR' in design
WARNING: [Timing 38-311] Unable to locate pin 'c2/fre_Hz_low_reg[3]/CLR' in design
WARNING: [Timing 38-311] Unable to locate pin 'c2/fre_Hz_low_reg[4]/CLR' in design
WARNING: [Timing 38-311] Unable to locate pin 'c2/fre_Hz_low_reg[5]/CLR' in design
WARNING: [Timing 38-311] Unable to locate pin 'c2/fre_Hz_low_reg[6]/CLR' in design
WARNING: [Timing 38-311] Unable to locate pin 'c2/fre_Hz_low_reg[7]/CLR' in design
WARNING: [Timing 38-311] Unable to locate pin 'c2/fre_Hz_low_reg[8]/CLR' in design
WARNING: [Timing 38-311] Unable to locate pin 'c2/fre_Hz_low_reg[9]/CLR' in design
WARNING: [Timing 38-313] There are no user specified timing constraints. Timing constraints are needed for proper timing analysis.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Xilinx/1234-tulA
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Xilinx/1234-tulA
INFO: [Labtools 27-1435] Device xc7a35t (JTAG device index = 0) is not programmed (DONE status = 0).
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {D:/MyFiles/Vivado_workplace/project_8 - Copy/project_8.runs/impl_1/Top_module.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
exit
INFO: [Common 17-206] Exiting Vivado at Fri Oct 28 17:05:53 2022...
