
----------------------------------------------------------------------------------------------------
| Tool Version : Fabric Compiler (version 2022.2-SP4.2 <build 132111>)
| Date         : Thu Oct 12 12:28:05 2023
| Design       : hs_ad_da
| Device       : PGL50G
| Speed Grade  : -6
| Package      : MBG324
----------------------------------------------------------------------------------------------------
----------------------------------------------------------------------------------------------------
| Timing Models: Production
| Tcl Command  : report_timing 
----------------------------------------------------------------------------------------------------

Timing analysis mode : multi corner

 Clock Summary:                                                                                                                                                           
**************************************************************************************************************************************************************************
                                                                                                       Clock   Non-clock                                                  
 Clock                                          Period       Waveform            Type                  Loads       Loads  Sources                                         
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------
 sys_clk                                        20.0000      {0.0000 10.0000}    Declared                214           2  {sys_clk}                                       
   sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred  20.0000      {0.0000 10.0000}    Generated (sys_clk)       8           1  {u_pll_clk/u_pll_e3/goppll/CLKOUT0}             
 DebugCore_JCLK                                 50.0000      {0.0000 25.0000}    Declared                117           0  {u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER} 
 DebugCore_CAPTURE                              100.0000     {25.0000 75.0000}   Declared                 11           0  {u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR}    
==========================================================================================================================================================================

 Clock Groups:                                                                                      
****************************************************************************************************
 Clock Group                   Group Type                 Clocks                                    
----------------------------------------------------------------------------------------------------
 DebugCoreClockGroup           asynchronous               DebugCore_JCLK  DebugCore_CAPTURE         
====================================================================================================

 Performance Summary:                                                                               
****************************************************************************************************
                              Requested       Estimated      Requested      Estimated               
 Clock                        Frequency       Frequency      Period         Period             Slack
----------------------------------------------------------------------------------------------------
 sys_clk                    50.0000 MHz    326.6906 MHz        20.0000         3.0610         16.939
 sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred
                            50.0000 MHz    397.4563 MHz        20.0000         2.5160         17.484
 DebugCore_JCLK             20.0000 MHz    152.0681 MHz        50.0000         6.5760         43.424
====================================================================================================

Design Summary : All Constraints Met.

Setup Summary(Slow Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk                sys_clk                     16.939       0.000              0            508
 sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred
                        sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred
                                                    17.484       0.000              0             26
 DebugCore_JCLK         DebugCore_JCLK              23.740       0.000              0            395
 DebugCore_CAPTURE      DebugCore_JCLK              20.584       0.000              0            119
 DebugCore_JCLK         DebugCore_CAPTURE           46.309       0.000              0             16
====================================================================================================

Hold Summary(Slow Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk                sys_clk                      0.313       0.000              0            508
 sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred
                        sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred
                                                     0.346       0.000              0             26
 DebugCore_JCLK         DebugCore_JCLK               0.341       0.000              0            395
 DebugCore_CAPTURE      DebugCore_JCLK              23.176       0.000              0            119
 DebugCore_JCLK         DebugCore_CAPTURE            1.678       0.000              0             16
====================================================================================================

Recovery Summary(Slow Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk                sys_clk                     17.976       0.000              0            162
====================================================================================================

Removal Summary(Slow Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk                sys_clk                      0.775       0.000              0            162
====================================================================================================

Minimum Pulse Width Summary(Slow Corner):
****************************************************************************************************
                                                                         WPWS Failing     WPWS Total
 Clock                                            WPWS(ns)    TPWS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk                                             9.102       0.000              0            214
 sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred         9.380       0.000              0              8
 DebugCore_JCLK                                     24.102       0.000              0            117
 DebugCore_CAPTURE                                  49.580       0.000              0             11
====================================================================================================

Setup Summary(Fast Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk                sys_clk                     17.788       0.000              0            508
 sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred
                        sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred
                                                    18.135       0.000              0             26
 DebugCore_JCLK         DebugCore_JCLK              24.086       0.000              0            395
 DebugCore_CAPTURE      DebugCore_JCLK              21.708       0.000              0            119
 DebugCore_JCLK         DebugCore_CAPTURE           47.548       0.000              0             16
====================================================================================================

Hold Summary(Fast Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk                sys_clk                      0.251       0.000              0            508
 sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred
                        sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred
                                                     0.269       0.000              0             26
 DebugCore_JCLK         DebugCore_JCLK               0.266       0.000              0            395
 DebugCore_CAPTURE      DebugCore_JCLK              24.138       0.000              0            119
 DebugCore_JCLK         DebugCore_CAPTURE            1.206       0.000              0             16
====================================================================================================

Recovery Summary(Fast Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk                sys_clk                     18.562       0.000              0            162
====================================================================================================

Removal Summary(Fast Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk                sys_clk                      0.563       0.000              0            162
====================================================================================================

Minimum Pulse Width Summary(Fast Corner):
****************************************************************************************************
                                                                         WPWS Failing     WPWS Total
 Clock                                            WPWS(ns)    TPWS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk                                             9.282       0.000              0            214
 sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred         9.504       0.000              0              8
 DebugCore_JCLK                                     24.282       0.000              0            117
 DebugCore_CAPTURE                                  49.664       0.000              0             11
====================================================================================================

Slow Corner
****************************************************************************************************
====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_Storage_Condition/address_nsa[7]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/ram_wdat0/opit_0_inv_L5Q_perm/L1
Path Group  : sys_clk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.029  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.112
  Launch Clock Delay      :  5.445
  Clock Pessimism Removal :  0.304

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
 IOBS_TB_156_0/DIN                 td                    1.254       1.254 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.254         sys_clk_ibuf/ntD 
 IOL_159_5/INCK                    td                    0.076       1.330 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.530       3.860         _N0              
 USCM_84_108/CLK_USCM              td                    0.000       3.860 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=214)      1.585       5.445         ntclkbufg_0      
 CLMS_74_105/CLK                                                           r       u_CORES/u_debug_core_0/u_Storage_Condition/address_nsa[7]/opit_0_inv_L5Q_perm/CLK

 CLMS_74_105/Q3                    tco                   0.288       5.733 r       u_CORES/u_debug_core_0/u_Storage_Condition/address_nsa[7]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=5)        0.783       6.516         u_CORES/u_debug_core_0/u_Storage_Condition/address_nsa [7]
 CLMA_90_112/Y2                    td                    0.322       6.838 r       u_CORES/u_debug_core_0/u_Storage_Condition/N443_10/gateop_perm/Z
                                   net (fanout=1)        0.122       6.960         u_CORES/u_debug_core_0/u_Storage_Condition/_N1753
 CLMA_90_112/Y1                    td                    0.304       7.264 r       u_CORES/u_debug_core_0/u_Storage_Condition/N443_12/gateop_perm/Z
                                   net (fanout=1)        0.123       7.387         u_CORES/u_debug_core_0/u_Storage_Condition/_N1755
 CLMA_90_112/Y3                    td                    0.303       7.690 r       u_CORES/u_debug_core_0/u_Storage_Condition/N401/gateop_perm/Z
                                   net (fanout=1)        0.524       8.214         u_CORES/u_debug_core_0/u_Storage_Condition/N401
 CLMS_74_113/B1                                                            r       u_CORES/u_debug_core_0/ram_wdat0/opit_0_inv_L5Q_perm/L1

 Data arrival time                                                   8.214         Logic Levels: 3  
                                                                                   Logic: 1.217ns(43.951%), Route: 1.552ns(56.049%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                            20.000      20.000 r                        
 V9                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000      20.000         sys_clk          
 IOBS_TB_156_0/DIN                 td                    1.047      21.047 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.047         sys_clk_ibuf/ntD 
 IOL_159_5/INCK                    td                    0.048      21.095 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.486      23.581         _N0              
 USCM_84_108/CLK_USCM              td                    0.000      23.581 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=214)      1.531      25.112         ntclkbufg_0      
 CLMS_74_113/CLK                                                           r       u_CORES/u_debug_core_0/ram_wdat0/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.304      25.416                          
 clock uncertainty                                      -0.050      25.366                          

 Setup time                                             -0.213      25.153                          

 Data required time                                                 25.153                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 25.153                          
 Data arrival time                                                   8.214                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        16.939                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/rst_trig[1]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u_Storage_Condition/winwrap_remove.address_win[10]/opit_0_inv_A2Q21/CE
Path Group  : sys_clk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.112
  Launch Clock Delay      :  5.445
  Clock Pessimism Removal :  0.297

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
 IOBS_TB_156_0/DIN                 td                    1.254       1.254 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.254         sys_clk_ibuf/ntD 
 IOL_159_5/INCK                    td                    0.076       1.330 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.530       3.860         _N0              
 USCM_84_108/CLK_USCM              td                    0.000       3.860 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=214)      1.585       5.445         ntclkbufg_0      
 CLMS_74_121/CLK                                                           r       u_CORES/u_debug_core_0/rst_trig[1]/opit_0_inv_L5Q_perm/CLK

 CLMS_74_121/Q1                    tco                   0.291       5.736 r       u_CORES/u_debug_core_0/rst_trig[1]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=48)       0.789       6.525         u_CORES/u_debug_core_0/rst_trig [1]
 CLMA_90_108/Y1                    td                    0.288       6.813 r       u_CORES/u_debug_core_0/u_Storage_Condition/N462/gateop_perm/Z
                                   net (fanout=3)        0.471       7.284         u_CORES/u_debug_core_0/u_Storage_Condition/N462
 CLMS_78_109/CECO                  td                    0.184       7.468 r       u_CORES/u_debug_core_0/u_Storage_Condition/winwrap_remove.address_win[4]/opit_0_inv_A2Q21/CEOUT
                                   net (fanout=2)        0.000       7.468         ntR51            
 CLMS_78_113/CECO                  td                    0.184       7.652 r       u_CORES/u_debug_core_0/u_Storage_Condition/winwrap_remove.address_win[8]/opit_0_inv_A2Q21/CEOUT
                                   net (fanout=2)        0.000       7.652         ntR50            
 CLMS_78_117/CECI                                                          r       u_CORES/u_debug_core_0/u_Storage_Condition/winwrap_remove.address_win[10]/opit_0_inv_A2Q21/CE

 Data arrival time                                                   7.652         Logic Levels: 3  
                                                                                   Logic: 0.947ns(42.909%), Route: 1.260ns(57.091%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                            20.000      20.000 r                        
 V9                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000      20.000         sys_clk          
 IOBS_TB_156_0/DIN                 td                    1.047      21.047 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.047         sys_clk_ibuf/ntD 
 IOL_159_5/INCK                    td                    0.048      21.095 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.486      23.581         _N0              
 USCM_84_108/CLK_USCM              td                    0.000      23.581 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=214)      1.531      25.112         ntclkbufg_0      
 CLMS_78_117/CLK                                                           r       u_CORES/u_debug_core_0/u_Storage_Condition/winwrap_remove.address_win[10]/opit_0_inv_A2Q21/CLK
 clock pessimism                                         0.297      25.409                          
 clock uncertainty                                      -0.050      25.359                          

 Setup time                                             -0.729      24.630                          

 Data required time                                                 24.630                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 24.630                          
 Data arrival time                                                   7.652                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        16.978                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/rst_trig[1]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u_Storage_Condition/winwrap_remove.address_win[12]/opit_0_inv_A2Q21/CE
Path Group  : sys_clk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.112
  Launch Clock Delay      :  5.445
  Clock Pessimism Removal :  0.297

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
 IOBS_TB_156_0/DIN                 td                    1.254       1.254 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.254         sys_clk_ibuf/ntD 
 IOL_159_5/INCK                    td                    0.076       1.330 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.530       3.860         _N0              
 USCM_84_108/CLK_USCM              td                    0.000       3.860 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=214)      1.585       5.445         ntclkbufg_0      
 CLMS_74_121/CLK                                                           r       u_CORES/u_debug_core_0/rst_trig[1]/opit_0_inv_L5Q_perm/CLK

 CLMS_74_121/Q1                    tco                   0.291       5.736 r       u_CORES/u_debug_core_0/rst_trig[1]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=48)       0.789       6.525         u_CORES/u_debug_core_0/rst_trig [1]
 CLMA_90_108/Y1                    td                    0.288       6.813 r       u_CORES/u_debug_core_0/u_Storage_Condition/N462/gateop_perm/Z
                                   net (fanout=3)        0.471       7.284         u_CORES/u_debug_core_0/u_Storage_Condition/N462
 CLMS_78_109/CECO                  td                    0.184       7.468 r       u_CORES/u_debug_core_0/u_Storage_Condition/winwrap_remove.address_win[4]/opit_0_inv_A2Q21/CEOUT
                                   net (fanout=2)        0.000       7.468         ntR51            
 CLMS_78_113/CECO                  td                    0.184       7.652 r       u_CORES/u_debug_core_0/u_Storage_Condition/winwrap_remove.address_win[8]/opit_0_inv_A2Q21/CEOUT
                                   net (fanout=2)        0.000       7.652         ntR50            
 CLMS_78_117/CECI                                                          r       u_CORES/u_debug_core_0/u_Storage_Condition/winwrap_remove.address_win[12]/opit_0_inv_A2Q21/CE

 Data arrival time                                                   7.652         Logic Levels: 3  
                                                                                   Logic: 0.947ns(42.909%), Route: 1.260ns(57.091%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                            20.000      20.000 r                        
 V9                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000      20.000         sys_clk          
 IOBS_TB_156_0/DIN                 td                    1.047      21.047 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.047         sys_clk_ibuf/ntD 
 IOL_159_5/INCK                    td                    0.048      21.095 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.486      23.581         _N0              
 USCM_84_108/CLK_USCM              td                    0.000      23.581 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=214)      1.531      25.112         ntclkbufg_0      
 CLMS_78_117/CLK                                                           r       u_CORES/u_debug_core_0/u_Storage_Condition/winwrap_remove.address_win[12]/opit_0_inv_A2Q21/CLK
 clock pessimism                                         0.297      25.409                          
 clock uncertainty                                      -0.050      25.359                          

 Setup time                                             -0.729      24.630                          

 Data required time                                                 24.630                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 24.630                          
 Data arrival time                                                   7.652                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        16.978                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u0_trig_unit/signal_dly[3]/opit_0_inv/CLK
Endpoint    : u_CORES/u_debug_core_0/u0_trig_unit/match_single[3]/opit_0_inv_L5Q_perm/L4
Path Group  : sys_clk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.029  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.445
  Launch Clock Delay      :  5.112
  Clock Pessimism Removal :  -0.304

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
 IOBS_TB_156_0/DIN                 td                    1.047       1.047 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.047         sys_clk_ibuf/ntD 
 IOL_159_5/INCK                    td                    0.048       1.095 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.486       3.581         _N0              
 USCM_84_108/CLK_USCM              td                    0.000       3.581 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=214)      1.531       5.112         ntclkbufg_0      
 CLMA_62_132/CLK                                                           r       u_CORES/u_debug_core_0/u0_trig_unit/signal_dly[3]/opit_0_inv/CLK

 CLMA_62_132/Q1                    tco                   0.224       5.336 f       u_CORES/u_debug_core_0/u0_trig_unit/signal_dly[3]/opit_0_inv/Q
                                   net (fanout=1)        0.084       5.420         u_CORES/u_debug_core_0/u0_trig_unit/signal_dly [3]
 CLMS_62_133/C4                                                            f       u_CORES/u_debug_core_0/u0_trig_unit/match_single[3]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                   5.420         Logic Levels: 0  
                                                                                   Logic: 0.224ns(72.727%), Route: 0.084ns(27.273%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
 IOBS_TB_156_0/DIN                 td                    1.254       1.254 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.254         sys_clk_ibuf/ntD 
 IOL_159_5/INCK                    td                    0.076       1.330 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.530       3.860         _N0              
 USCM_84_108/CLK_USCM              td                    0.000       3.860 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=214)      1.585       5.445         ntclkbufg_0      
 CLMS_62_133/CLK                                                           r       u_CORES/u_debug_core_0/u0_trig_unit/match_single[3]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.304       5.141                          
 clock uncertainty                                       0.000       5.141                          

 Hold time                                              -0.034       5.107                          

 Data required time                                                  5.107                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.107                          
 Data arrival time                                                   5.420                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.313                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u0_trig_unit/signal_dly[4]/opit_0_inv/CLK
Endpoint    : u_CORES/u_debug_core_0/u0_trig_unit/match_single[4]/opit_0_inv_L5Q_perm/L4
Path Group  : sys_clk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.029  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.445
  Launch Clock Delay      :  5.112
  Clock Pessimism Removal :  -0.304

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
 IOBS_TB_156_0/DIN                 td                    1.047       1.047 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.047         sys_clk_ibuf/ntD 
 IOL_159_5/INCK                    td                    0.048       1.095 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.486       3.581         _N0              
 USCM_84_108/CLK_USCM              td                    0.000       3.581 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=214)      1.531       5.112         ntclkbufg_0      
 CLMA_62_132/CLK                                                           r       u_CORES/u_debug_core_0/u0_trig_unit/signal_dly[4]/opit_0_inv/CLK

 CLMA_62_132/Q2                    tco                   0.224       5.336 f       u_CORES/u_debug_core_0/u0_trig_unit/signal_dly[4]/opit_0_inv/Q
                                   net (fanout=1)        0.084       5.420         u_CORES/u_debug_core_0/u0_trig_unit/signal_dly [4]
 CLMS_62_133/A4                                                            f       u_CORES/u_debug_core_0/u0_trig_unit/match_single[4]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                   5.420         Logic Levels: 0  
                                                                                   Logic: 0.224ns(72.727%), Route: 0.084ns(27.273%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
 IOBS_TB_156_0/DIN                 td                    1.254       1.254 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.254         sys_clk_ibuf/ntD 
 IOL_159_5/INCK                    td                    0.076       1.330 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.530       3.860         _N0              
 USCM_84_108/CLK_USCM              td                    0.000       3.860 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=214)      1.585       5.445         ntclkbufg_0      
 CLMS_62_133/CLK                                                           r       u_CORES/u_debug_core_0/u0_trig_unit/match_single[4]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.304       5.141                          
 clock uncertainty                                       0.000       5.141                          

 Hold time                                              -0.035       5.106                          

 Data required time                                                  5.106                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.106                          
 Data arrival time                                                   5.420                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.314                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/data_pipe[1][2]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/data_pipe[2][2]/opit_0_inv_L5Q_perm/L4
Path Group  : sys_clk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.445
  Launch Clock Delay      :  5.112
  Clock Pessimism Removal :  -0.333

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
 IOBS_TB_156_0/DIN                 td                    1.047       1.047 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.047         sys_clk_ibuf/ntD 
 IOL_159_5/INCK                    td                    0.048       1.095 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.486       3.581         _N0              
 USCM_84_108/CLK_USCM              td                    0.000       3.581 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=214)      1.531       5.112         ntclkbufg_0      
 CLMS_78_129/CLK                                                           r       u_CORES/u_debug_core_0/data_pipe[1][2]/opit_0_inv_L5Q_perm/CLK

 CLMS_78_129/Q0                    tco                   0.222       5.334 f       u_CORES/u_debug_core_0/data_pipe[1][2]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=1)        0.084       5.418         u_CORES/u_debug_core_0/data_pipe[1] [2]
 CLMS_78_129/B4                                                            f       u_CORES/u_debug_core_0/data_pipe[2][2]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                   5.418         Logic Levels: 0  
                                                                                   Logic: 0.222ns(72.549%), Route: 0.084ns(27.451%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
 IOBS_TB_156_0/DIN                 td                    1.254       1.254 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.254         sys_clk_ibuf/ntD 
 IOL_159_5/INCK                    td                    0.076       1.330 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.530       3.860         _N0              
 USCM_84_108/CLK_USCM              td                    0.000       3.860 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=214)      1.585       5.445         ntclkbufg_0      
 CLMS_78_129/CLK                                                           r       u_CORES/u_debug_core_0/data_pipe[2][2]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.333       5.112                          
 clock uncertainty                                       0.000       5.112                          

 Hold time                                              -0.035       5.077                          

 Data required time                                                  5.077                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.077                          
 Data arrival time                                                   5.418                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.341                          
====================================================================================================

====================================================================================================

Startpoint  : u_da_wave_send/freq_cnt[2]/opit_0_L5Q_perm/CLK
Endpoint    : u_da_wave_send/rd_addr[6]/opit_0_A2Q21/CE
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.712
  Launch Clock Delay      :  5.059
  Clock Pessimism Removal :  0.311

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
 IOBS_TB_156_0/DIN                 td                    1.254       1.254 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.254         sys_clk_ibuf/ntD 
 IOL_159_5/INCK                    td                    0.076       1.330 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.959       2.289         _N0              
 PLL_158_55/CLK_OUT0               td                    0.107       2.396 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        1.078       3.474         clk_50m          
 USCM_84_109/CLK_USCM              td                    0.000       3.474 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=8)        1.585       5.059         ntclkbufg_2      
 CLMS_102_93/CLK                                                           r       u_da_wave_send/freq_cnt[2]/opit_0_L5Q_perm/CLK

 CLMS_102_93/Q1                    tco                   0.291       5.350 r       u_da_wave_send/freq_cnt[2]/opit_0_L5Q_perm/Q
                                   net (fanout=3)        0.397       5.747         u_da_wave_send/freq_cnt [2]
 CLMS_102_97/Y0                    td                    0.285       6.032 r       u_da_wave_send/N24_3/gateop_perm/Z
                                   net (fanout=3)        0.444       6.476         u_da_wave_send/N24
 CLMA_110_88/CECO                  td                    0.184       6.660 r       u_da_wave_send/rd_addr[4]/opit_0_A2Q21/CEOUT
                                   net (fanout=2)        0.000       6.660         ntR58            
 CLMA_110_92/CECI                                                          r       u_da_wave_send/rd_addr[6]/opit_0_A2Q21/CE

 Data arrival time                                                   6.660         Logic Levels: 2  
                                                                                   Logic: 0.760ns(47.470%), Route: 0.841ns(52.530%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                        20.000      20.000 r                        
 V9                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000      20.000         sys_clk          
 IOBS_TB_156_0/DIN                 td                    1.047      21.047 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.047         sys_clk_ibuf/ntD 
 IOL_159_5/INCK                    td                    0.048      21.095 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.927      22.022         _N0              
 PLL_158_55/CLK_OUT0               td                    0.100      22.122 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        1.059      23.181         clk_50m          
 USCM_84_109/CLK_USCM              td                    0.000      23.181 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=8)        1.531      24.712         ntclkbufg_2      
 CLMA_110_92/CLK                                                           r       u_da_wave_send/rd_addr[6]/opit_0_A2Q21/CLK
 clock pessimism                                         0.311      25.023                          
 clock uncertainty                                      -0.150      24.873                          

 Setup time                                             -0.729      24.144                          

 Data required time                                                 24.144                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 24.144                          
 Data arrival time                                                   6.660                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        17.484                          
====================================================================================================

====================================================================================================

Startpoint  : u_da_wave_send/freq_cnt[2]/opit_0_L5Q_perm/CLK
Endpoint    : u_da_wave_send/rd_addr[7]/opit_0_AQ/CE
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.712
  Launch Clock Delay      :  5.059
  Clock Pessimism Removal :  0.311

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
 IOBS_TB_156_0/DIN                 td                    1.254       1.254 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.254         sys_clk_ibuf/ntD 
 IOL_159_5/INCK                    td                    0.076       1.330 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.959       2.289         _N0              
 PLL_158_55/CLK_OUT0               td                    0.107       2.396 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        1.078       3.474         clk_50m          
 USCM_84_109/CLK_USCM              td                    0.000       3.474 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=8)        1.585       5.059         ntclkbufg_2      
 CLMS_102_93/CLK                                                           r       u_da_wave_send/freq_cnt[2]/opit_0_L5Q_perm/CLK

 CLMS_102_93/Q1                    tco                   0.291       5.350 r       u_da_wave_send/freq_cnt[2]/opit_0_L5Q_perm/Q
                                   net (fanout=3)        0.397       5.747         u_da_wave_send/freq_cnt [2]
 CLMS_102_97/Y0                    td                    0.285       6.032 r       u_da_wave_send/N24_3/gateop_perm/Z
                                   net (fanout=3)        0.444       6.476         u_da_wave_send/N24
 CLMA_110_88/CECO                  td                    0.184       6.660 r       u_da_wave_send/rd_addr[4]/opit_0_A2Q21/CEOUT
                                   net (fanout=2)        0.000       6.660         ntR58            
 CLMA_110_92/CECI                                                          r       u_da_wave_send/rd_addr[7]/opit_0_AQ/CE

 Data arrival time                                                   6.660         Logic Levels: 2  
                                                                                   Logic: 0.760ns(47.470%), Route: 0.841ns(52.530%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                        20.000      20.000 r                        
 V9                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000      20.000         sys_clk          
 IOBS_TB_156_0/DIN                 td                    1.047      21.047 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.047         sys_clk_ibuf/ntD 
 IOL_159_5/INCK                    td                    0.048      21.095 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.927      22.022         _N0              
 PLL_158_55/CLK_OUT0               td                    0.100      22.122 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        1.059      23.181         clk_50m          
 USCM_84_109/CLK_USCM              td                    0.000      23.181 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=8)        1.531      24.712         ntclkbufg_2      
 CLMA_110_92/CLK                                                           r       u_da_wave_send/rd_addr[7]/opit_0_AQ/CLK
 clock pessimism                                         0.311      25.023                          
 clock uncertainty                                      -0.150      24.873                          

 Setup time                                             -0.729      24.144                          

 Data required time                                                 24.144                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 24.144                          
 Data arrival time                                                   6.660                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        17.484                          
====================================================================================================

====================================================================================================

Startpoint  : u_da_wave_send/freq_cnt[2]/opit_0_L5Q_perm/CLK
Endpoint    : u_da_wave_send/rd_addr[2]/opit_0_A2Q21/CE
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.712
  Launch Clock Delay      :  5.059
  Clock Pessimism Removal :  0.311

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
 IOBS_TB_156_0/DIN                 td                    1.254       1.254 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.254         sys_clk_ibuf/ntD 
 IOL_159_5/INCK                    td                    0.076       1.330 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.959       2.289         _N0              
 PLL_158_55/CLK_OUT0               td                    0.107       2.396 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        1.078       3.474         clk_50m          
 USCM_84_109/CLK_USCM              td                    0.000       3.474 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=8)        1.585       5.059         ntclkbufg_2      
 CLMS_102_93/CLK                                                           r       u_da_wave_send/freq_cnt[2]/opit_0_L5Q_perm/CLK

 CLMS_102_93/Q1                    tco                   0.291       5.350 r       u_da_wave_send/freq_cnt[2]/opit_0_L5Q_perm/Q
                                   net (fanout=3)        0.397       5.747         u_da_wave_send/freq_cnt [2]
 CLMS_102_97/Y0                    td                    0.294       6.041 f       u_da_wave_send/N24_3/gateop_perm/Z
                                   net (fanout=3)        0.422       6.463         u_da_wave_send/N24
 CLMA_110_88/CE                                                            f       u_da_wave_send/rd_addr[2]/opit_0_A2Q21/CE

 Data arrival time                                                   6.463         Logic Levels: 1  
                                                                                   Logic: 0.585ns(41.667%), Route: 0.819ns(58.333%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                        20.000      20.000 r                        
 V9                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000      20.000         sys_clk          
 IOBS_TB_156_0/DIN                 td                    1.047      21.047 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.047         sys_clk_ibuf/ntD 
 IOL_159_5/INCK                    td                    0.048      21.095 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.927      22.022         _N0              
 PLL_158_55/CLK_OUT0               td                    0.100      22.122 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        1.059      23.181         clk_50m          
 USCM_84_109/CLK_USCM              td                    0.000      23.181 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=8)        1.531      24.712         ntclkbufg_2      
 CLMA_110_88/CLK                                                           r       u_da_wave_send/rd_addr[2]/opit_0_A2Q21/CLK
 clock pessimism                                         0.311      25.023                          
 clock uncertainty                                      -0.150      24.873                          

 Setup time                                             -0.617      24.256                          

 Data required time                                                 24.256                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 24.256                          
 Data arrival time                                                   6.463                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        17.793                          
====================================================================================================

====================================================================================================

Startpoint  : u_da_wave_send/freq_cnt[0]/opit_0_L5Q_perm/CLK
Endpoint    : u_da_wave_send/freq_cnt[1]/opit_0_L5Q_perm/L4
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.059
  Launch Clock Delay      :  4.712
  Clock Pessimism Removal :  -0.347

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
 IOBS_TB_156_0/DIN                 td                    1.047       1.047 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.047         sys_clk_ibuf/ntD 
 IOL_159_5/INCK                    td                    0.048       1.095 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.927       2.022         _N0              
 PLL_158_55/CLK_OUT0               td                    0.100       2.122 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        1.059       3.181         clk_50m          
 USCM_84_109/CLK_USCM              td                    0.000       3.181 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=8)        1.531       4.712         ntclkbufg_2      
 CLMS_102_93/CLK                                                           r       u_da_wave_send/freq_cnt[0]/opit_0_L5Q_perm/CLK

 CLMS_102_93/Q2                    tco                   0.224       4.936 f       u_da_wave_send/freq_cnt[0]/opit_0_L5Q_perm/Q
                                   net (fanout=4)        0.087       5.023         u_da_wave_send/freq_cnt [0]
 CLMS_102_93/A4                                                            f       u_da_wave_send/freq_cnt[1]/opit_0_L5Q_perm/L4

 Data arrival time                                                   5.023         Logic Levels: 0  
                                                                                   Logic: 0.224ns(72.026%), Route: 0.087ns(27.974%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
 IOBS_TB_156_0/DIN                 td                    1.254       1.254 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.254         sys_clk_ibuf/ntD 
 IOL_159_5/INCK                    td                    0.076       1.330 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.959       2.289         _N0              
 PLL_158_55/CLK_OUT0               td                    0.107       2.396 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        1.078       3.474         clk_50m          
 USCM_84_109/CLK_USCM              td                    0.000       3.474 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=8)        1.585       5.059         ntclkbufg_2      
 CLMS_102_93/CLK                                                           r       u_da_wave_send/freq_cnt[1]/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.347       4.712                          
 clock uncertainty                                       0.000       4.712                          

 Hold time                                              -0.035       4.677                          

 Data required time                                                  4.677                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.677                          
 Data arrival time                                                   5.023                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.346                          
====================================================================================================

====================================================================================================

Startpoint  : u_da_wave_send/freq_cnt[1]/opit_0_L5Q_perm/CLK
Endpoint    : u_da_wave_send/freq_cnt[2]/opit_0_L5Q_perm/L4
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.059
  Launch Clock Delay      :  4.712
  Clock Pessimism Removal :  -0.347

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
 IOBS_TB_156_0/DIN                 td                    1.047       1.047 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.047         sys_clk_ibuf/ntD 
 IOL_159_5/INCK                    td                    0.048       1.095 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.927       2.022         _N0              
 PLL_158_55/CLK_OUT0               td                    0.100       2.122 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        1.059       3.181         clk_50m          
 USCM_84_109/CLK_USCM              td                    0.000       3.181 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=8)        1.531       4.712         ntclkbufg_2      
 CLMS_102_93/CLK                                                           r       u_da_wave_send/freq_cnt[1]/opit_0_L5Q_perm/CLK

 CLMS_102_93/Q0                    tco                   0.222       4.934 f       u_da_wave_send/freq_cnt[1]/opit_0_L5Q_perm/Q
                                   net (fanout=3)        0.089       5.023         u_da_wave_send/freq_cnt [1]
 CLMS_102_93/B4                                                            f       u_da_wave_send/freq_cnt[2]/opit_0_L5Q_perm/L4

 Data arrival time                                                   5.023         Logic Levels: 0  
                                                                                   Logic: 0.222ns(71.383%), Route: 0.089ns(28.617%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
 IOBS_TB_156_0/DIN                 td                    1.254       1.254 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.254         sys_clk_ibuf/ntD 
 IOL_159_5/INCK                    td                    0.076       1.330 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.959       2.289         _N0              
 PLL_158_55/CLK_OUT0               td                    0.107       2.396 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        1.078       3.474         clk_50m          
 USCM_84_109/CLK_USCM              td                    0.000       3.474 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=8)        1.585       5.059         ntclkbufg_2      
 CLMS_102_93/CLK                                                           r       u_da_wave_send/freq_cnt[2]/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.347       4.712                          
 clock uncertainty                                       0.000       4.712                          

 Hold time                                              -0.035       4.677                          

 Data required time                                                  4.677                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.677                          
 Data arrival time                                                   5.023                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.346                          
====================================================================================================

====================================================================================================

Startpoint  : u_da_wave_send/freq_cnt[1]/opit_0_L5Q_perm/CLK
Endpoint    : u_da_wave_send/freq_cnt[1]/opit_0_L5Q_perm/L0
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.059
  Launch Clock Delay      :  4.712
  Clock Pessimism Removal :  -0.347

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
 IOBS_TB_156_0/DIN                 td                    1.047       1.047 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.047         sys_clk_ibuf/ntD 
 IOL_159_5/INCK                    td                    0.048       1.095 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.927       2.022         _N0              
 PLL_158_55/CLK_OUT0               td                    0.100       2.122 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        1.059       3.181         clk_50m          
 USCM_84_109/CLK_USCM              td                    0.000       3.181 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=8)        1.531       4.712         ntclkbufg_2      
 CLMS_102_93/CLK                                                           r       u_da_wave_send/freq_cnt[1]/opit_0_L5Q_perm/CLK

 CLMS_102_93/Q0                    tco                   0.222       4.934 f       u_da_wave_send/freq_cnt[1]/opit_0_L5Q_perm/Q
                                   net (fanout=3)        0.089       5.023         u_da_wave_send/freq_cnt [1]
 CLMS_102_93/A0                                                            f       u_da_wave_send/freq_cnt[1]/opit_0_L5Q_perm/L0

 Data arrival time                                                   5.023         Logic Levels: 0  
                                                                                   Logic: 0.222ns(71.383%), Route: 0.089ns(28.617%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
 IOBS_TB_156_0/DIN                 td                    1.254       1.254 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.254         sys_clk_ibuf/ntD 
 IOL_159_5/INCK                    td                    0.076       1.330 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.959       2.289         _N0              
 PLL_158_55/CLK_OUT0               td                    0.107       2.396 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        1.078       3.474         clk_50m          
 USCM_84_109/CLK_USCM              td                    0.000       3.474 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=8)        1.585       5.059         ntclkbufg_2      
 CLMS_102_93/CLK                                                           r       u_da_wave_send/freq_cnt[1]/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.347       4.712                          
 clock uncertainty                                       0.000       4.712                          

 Hold time                                              -0.094       4.618                          

 Data required time                                                  4.618                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.618                          
 Data arrival time                                                   5.023                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.405                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/L3
Path Group  : DebugCore_JCLK
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.005  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.284
  Launch Clock Delay      :  5.574
  Clock Pessimism Removal :  0.285

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_325_1/TCK                                     0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        3.989       3.989         u_CORES/drck_o   
 USCM_84_110/CLK_USCM              td                    0.000       3.989 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=117)      1.585       5.574         ntclkbufg_1      
 CLMS_70_157/CLK                                                           r       u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/CLK

 CLMS_70_157/Q0                    tco                   0.287       5.861 f       u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/Q
                                   net (fanout=9)        0.572       6.433         u_CORES/u_jtag_hub/data_ctrl
 CLMA_70_136/B3                                                            f       u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/L3

 Data arrival time                                                   6.433         Logic Levels: 0  
                                                                                   Logic: 0.287ns(33.411%), Route: 0.572ns(66.589%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                        25.000      25.000 f                        
 SCANCHAIN_325_1/TCK                                     0.000      25.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        3.732      28.732         u_CORES/drck_o   
 USCM_84_110/CLK_USCM              td                    0.000      28.732 f       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=117)      1.552      30.284         ntclkbufg_1      
 CLMA_70_136/CLK                                                           f       u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.285      30.569                          
 clock uncertainty                                      -0.050      30.519                          

 Setup time                                             -0.346      30.173                          

 Data required time                                                 30.173                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 30.173                          
 Data arrival time                                                   6.433                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        23.740                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_jtag_hub/id.id_o[2]/opit_0_inv_L5Q_perm/L2
Path Group  : DebugCore_JCLK
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.005  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.284
  Launch Clock Delay      :  5.574
  Clock Pessimism Removal :  0.285

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_325_1/TCK                                     0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        3.989       3.989         u_CORES/drck_o   
 USCM_84_110/CLK_USCM              td                    0.000       3.989 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=117)      1.585       5.574         ntclkbufg_1      
 CLMS_70_157/CLK                                                           r       u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/CLK

 CLMS_70_157/Q0                    tco                   0.287       5.861 f       u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/Q
                                   net (fanout=9)        0.473       6.334         u_CORES/u_jtag_hub/data_ctrl
 CLMS_70_133/A2                                                            f       u_CORES/u_jtag_hub/id.id_o[2]/opit_0_inv_L5Q_perm/L2

 Data arrival time                                                   6.334         Logic Levels: 0  
                                                                                   Logic: 0.287ns(37.763%), Route: 0.473ns(62.237%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                        25.000      25.000 f                        
 SCANCHAIN_325_1/TCK                                     0.000      25.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        3.732      28.732         u_CORES/drck_o   
 USCM_84_110/CLK_USCM              td                    0.000      28.732 f       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=117)      1.552      30.284         ntclkbufg_1      
 CLMS_70_133/CLK                                                           f       u_CORES/u_jtag_hub/id.id_o[2]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.285      30.569                          
 clock uncertainty                                      -0.050      30.519                          

 Setup time                                             -0.370      30.149                          

 Data required time                                                 30.149                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 30.149                          
 Data arrival time                                                   6.334                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        23.815                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_jtag_hub/id.id_o[3]/opit_0_inv_L5Q_perm/L3
Path Group  : DebugCore_JCLK
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.005  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.284
  Launch Clock Delay      :  5.574
  Clock Pessimism Removal :  0.285

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_325_1/TCK                                     0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        3.989       3.989         u_CORES/drck_o   
 USCM_84_110/CLK_USCM              td                    0.000       3.989 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=117)      1.585       5.574         ntclkbufg_1      
 CLMS_70_157/CLK                                                           r       u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/CLK

 CLMS_70_157/Q0                    tco                   0.289       5.863 r       u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/Q
                                   net (fanout=9)        0.486       6.349         u_CORES/u_jtag_hub/data_ctrl
 CLMS_70_133/B3                                                            r       u_CORES/u_jtag_hub/id.id_o[3]/opit_0_inv_L5Q_perm/L3

 Data arrival time                                                   6.349         Logic Levels: 0  
                                                                                   Logic: 0.289ns(37.290%), Route: 0.486ns(62.710%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                        25.000      25.000 f                        
 SCANCHAIN_325_1/TCK                                     0.000      25.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        3.732      28.732         u_CORES/drck_o   
 USCM_84_110/CLK_USCM              td                    0.000      28.732 f       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=117)      1.552      30.284         ntclkbufg_1      
 CLMS_70_133/CLK                                                           f       u_CORES/u_jtag_hub/id.id_o[3]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.285      30.569                          
 clock uncertainty                                      -0.050      30.519                          

 Setup time                                             -0.337      30.182                          

 Data required time                                                 30.182                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 30.182                          
 Data arrival time                                                   6.349                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        23.833                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/bit_cnt[4]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/bit_cnt[4]/opit_0_inv_L5Q_perm/L4
Path Group  : DebugCore_JCLK
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.574
  Launch Clock Delay      :  5.082
  Clock Pessimism Removal :  -0.492

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_325_1/TCK                                     0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        3.551       3.551         u_CORES/drck_o   
 USCM_84_110/CLK_USCM              td                    0.000       3.551 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=117)      1.531       5.082         ntclkbufg_1      
 CLMS_62_117/CLK                                                           r       u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/bit_cnt[4]/opit_0_inv_L5Q_perm/CLK

 CLMS_62_117/Q3                    tco                   0.221       5.303 f       u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/bit_cnt[4]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=3)        0.086       5.389         u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/bit_cnt [4]
 CLMS_62_117/D4                                                            f       u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/bit_cnt[4]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                   5.389         Logic Levels: 0  
                                                                                   Logic: 0.221ns(71.987%), Route: 0.086ns(28.013%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_325_1/TCK                                     0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        3.989       3.989         u_CORES/drck_o   
 USCM_84_110/CLK_USCM              td                    0.000       3.989 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=117)      1.585       5.574         ntclkbufg_1      
 CLMS_62_117/CLK                                                           r       u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/bit_cnt[4]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.492       5.082                          
 clock uncertainty                                       0.000       5.082                          

 Hold time                                              -0.034       5.048                          

 Data required time                                                  5.048                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.048                          
 Data arrival time                                                   5.389                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.341                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/shft.shift_data[8]/opit_0_L5Q_perm/CLK
Endpoint    : u_CORES/u_jtag_hub/shft.shift_data[7]/opit_0_L5Q_perm/L4
Path Group  : DebugCore_JCLK
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.574
  Launch Clock Delay      :  5.082
  Clock Pessimism Removal :  -0.492

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_325_1/TCK                                     0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        3.551       3.551         u_CORES/drck_o   
 USCM_84_110/CLK_USCM              td                    0.000       3.551 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=117)      1.531       5.082         ntclkbufg_1      
 CLMS_66_137/CLK                                                           r       u_CORES/u_jtag_hub/shft.shift_data[8]/opit_0_L5Q_perm/CLK

 CLMS_66_137/Q1                    tco                   0.224       5.306 f       u_CORES/u_jtag_hub/shft.shift_data[8]/opit_0_L5Q_perm/Q
                                   net (fanout=3)        0.086       5.392         u_CORES/u_jtag_hub/shift_data [8]
 CLMS_66_137/C4                                                            f       u_CORES/u_jtag_hub/shft.shift_data[7]/opit_0_L5Q_perm/L4

 Data arrival time                                                   5.392         Logic Levels: 0  
                                                                                   Logic: 0.224ns(72.258%), Route: 0.086ns(27.742%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_325_1/TCK                                     0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        3.989       3.989         u_CORES/drck_o   
 USCM_84_110/CLK_USCM              td                    0.000       3.989 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=117)      1.585       5.574         ntclkbufg_1      
 CLMS_66_137/CLK                                                           r       u_CORES/u_jtag_hub/shft.shift_data[7]/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.492       5.082                          
 clock uncertainty                                       0.000       5.082                          

 Hold time                                              -0.034       5.048                          

 Data required time                                                  5.048                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.048                          
 Data arrival time                                                   5.392                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.344                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_Storage_Condition/conf_reg[11]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u_Storage_Condition/conf_reg[10]/opit_0_inv_L5Q_perm/L4
Path Group  : DebugCore_JCLK
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.574
  Launch Clock Delay      :  5.082
  Clock Pessimism Removal :  -0.492

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_325_1/TCK                                     0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        3.551       3.551         u_CORES/drck_o   
 USCM_84_110/CLK_USCM              td                    0.000       3.551 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=117)      1.531       5.082         ntclkbufg_1      
 CLMA_74_124/CLK                                                           r       u_CORES/u_debug_core_0/u_Storage_Condition/conf_reg[11]/opit_0_inv_L5Q_perm/CLK

 CLMA_74_124/Q0                    tco                   0.222       5.304 f       u_CORES/u_debug_core_0/u_Storage_Condition/conf_reg[11]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=5)        0.088       5.392         u_CORES/u_debug_core_0/u_Storage_Condition/conf_reg [11]
 CLMA_74_124/B4                                                            f       u_CORES/u_debug_core_0/u_Storage_Condition/conf_reg[10]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                   5.392         Logic Levels: 0  
                                                                                   Logic: 0.222ns(71.613%), Route: 0.088ns(28.387%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_325_1/TCK                                     0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        3.989       3.989         u_CORES/drck_o   
 USCM_84_110/CLK_USCM              td                    0.000       3.989 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=117)      1.585       5.574         ntclkbufg_1      
 CLMA_74_124/CLK                                                           r       u_CORES/u_debug_core_0/u_Storage_Condition/conf_reg[10]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.492       5.082                          
 clock uncertainty                                       0.000       5.082                          

 Hold time                                              -0.035       5.047                          

 Data required time                                                  5.047                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.047                          
 Data arrival time                                                   5.392                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.345                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[1]/opit_0_inv/CLK
Endpoint    : u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same.counter[7]/opit_0_inv_L5Q_perm/L3
Path Group  : DebugCore_JCLK
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    1.142  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.082
  Launch Clock Delay      :  3.940
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                        25.000      25.000 r                        
 SCANCHAIN_325_1/CAPTUREDR                               0.000      25.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=11)       3.940      28.940         u_CORES/capt_o   
 CLMA_70_132/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[1]/opit_0_inv/CLK

 CLMA_70_132/Q1                    tco                   0.291      29.231 r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[1]/opit_0_inv/Q
                                   net (fanout=8)        0.413      29.644         u_CORES/u_debug_core_0/conf_id_o [1]
 CLMS_70_129/Y3                    td                    0.459      30.103 r       u_CORES/u_debug_core_0/u_hub_data_decode/N258_7/gateop_perm/Z
                                   net (fanout=8)        0.645      30.748         u_CORES/u_debug_core_0/u_hub_data_decode/N258
 CLMA_94_132/Y1                    td                    0.468      31.216 r       u_CORES/u_debug_core_0/u_rd_addr_gen/N501/gateop_perm/Z
                                   net (fanout=13)       0.407      31.623         u_CORES/u_debug_core_0/u_rd_addr_gen/N501
 CLMA_90_133/Y3                    td                    0.287      31.910 r       u_CORES/u_debug_core_0/u_rd_addr_gen/N505_1/gateop_perm/Z
                                   net (fanout=2)        0.120      32.030         u_CORES/u_debug_core_0/u_rd_addr_gen/N505
 CLMA_90_133/Y1                    td                    0.288      32.318 r       u_CORES/u_debug_core_0/u_rd_addr_gen/N487_10/gateop/Z
                                   net (fanout=1)        0.120      32.438         u_CORES/u_debug_core_0/u_rd_addr_gen/_N122
 CLMA_90_133/Y2                    td                    0.210      32.648 r       u_CORES/u_debug_core_0/u_rd_addr_gen/N487_14_2/gateop_perm/Z
                                   net (fanout=1)        0.398      33.046         u_CORES/u_debug_core_0/u_rd_addr_gen/_N1651
 CLMA_94_132/Y2                    td                    0.286      33.332 r       u_CORES/u_debug_core_0/u_rd_addr_gen/N487_14_3/gateop_perm/Z
                                   net (fanout=8)        0.406      33.738         u_CORES/u_debug_core_0/u_rd_addr_gen/_N123
 CLMS_98_129/Y0                    td                    0.210      33.948 r       u_CORES/u_debug_core_0/u_rd_addr_gen/N487_16[7]/gateop_perm/Z
                                   net (fanout=1)        0.123      34.071         u_CORES/u_debug_core_0/u_rd_addr_gen/_N260
 CLMA_98_128/D3                                                            r       u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same.counter[7]/opit_0_inv_L5Q_perm/L3

 Data arrival time                                                  34.071         Logic Levels: 7  
                                                                                   Logic: 2.499ns(48.704%), Route: 2.632ns(51.296%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                        50.000      50.000 r                        
 SCANCHAIN_325_1/TCK                                     0.000      50.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        3.551      53.551         u_CORES/drck_o   
 USCM_84_110/CLK_USCM              td                    0.000      53.551 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=117)      1.531      55.082         ntclkbufg_1      
 CLMA_98_128/CLK                                                           r       u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same.counter[7]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.000      55.082                          
 clock uncertainty                                      -0.050      55.032                          

 Setup time                                             -0.377      54.655                          

 Data required time                                                 54.655                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 54.655                          
 Data arrival time                                                  34.071                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        20.584                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[1]/opit_0_inv/CLK
Endpoint    : u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same.counter[5]/opit_0_inv_L5Q_perm/L1
Path Group  : DebugCore_JCLK
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    1.142  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.082
  Launch Clock Delay      :  3.940
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                        25.000      25.000 r                        
 SCANCHAIN_325_1/CAPTUREDR                               0.000      25.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=11)       3.940      28.940         u_CORES/capt_o   
 CLMA_70_132/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[1]/opit_0_inv/CLK

 CLMA_70_132/Q1                    tco                   0.291      29.231 r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[1]/opit_0_inv/Q
                                   net (fanout=8)        0.413      29.644         u_CORES/u_debug_core_0/conf_id_o [1]
 CLMS_70_129/Y3                    td                    0.459      30.103 r       u_CORES/u_debug_core_0/u_hub_data_decode/N258_7/gateop_perm/Z
                                   net (fanout=8)        0.645      30.748         u_CORES/u_debug_core_0/u_hub_data_decode/N258
 CLMA_94_132/Y1                    td                    0.468      31.216 r       u_CORES/u_debug_core_0/u_rd_addr_gen/N501/gateop_perm/Z
                                   net (fanout=13)       0.407      31.623         u_CORES/u_debug_core_0/u_rd_addr_gen/N501
 CLMA_90_133/Y3                    td                    0.287      31.910 r       u_CORES/u_debug_core_0/u_rd_addr_gen/N505_1/gateop_perm/Z
                                   net (fanout=2)        0.120      32.030         u_CORES/u_debug_core_0/u_rd_addr_gen/N505
 CLMA_90_133/Y1                    td                    0.288      32.318 r       u_CORES/u_debug_core_0/u_rd_addr_gen/N487_10/gateop/Z
                                   net (fanout=1)        0.120      32.438         u_CORES/u_debug_core_0/u_rd_addr_gen/_N122
 CLMA_90_133/Y2                    td                    0.210      32.648 r       u_CORES/u_debug_core_0/u_rd_addr_gen/N487_14_2/gateop_perm/Z
                                   net (fanout=1)        0.398      33.046         u_CORES/u_debug_core_0/u_rd_addr_gen/_N1651
 CLMA_94_132/Y2                    td                    0.286      33.332 r       u_CORES/u_debug_core_0/u_rd_addr_gen/N487_14_3/gateop_perm/Z
                                   net (fanout=8)        0.123      33.455         u_CORES/u_debug_core_0/u_rd_addr_gen/_N123
 CLMA_94_132/Y3                    td                    0.287      33.742 r       u_CORES/u_debug_core_0/u_rd_addr_gen/N487_16[5]/gateop_perm/Z
                                   net (fanout=1)        0.250      33.992         u_CORES/u_debug_core_0/u_rd_addr_gen/_N258
 CLMA_94_132/A1                                                            r       u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same.counter[5]/opit_0_inv_L5Q_perm/L1

 Data arrival time                                                  33.992         Logic Levels: 7  
                                                                                   Logic: 2.576ns(50.990%), Route: 2.476ns(49.010%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                        50.000      50.000 r                        
 SCANCHAIN_325_1/TCK                                     0.000      50.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        3.551      53.551         u_CORES/drck_o   
 USCM_84_110/CLK_USCM              td                    0.000      53.551 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=117)      1.531      55.082         ntclkbufg_1      
 CLMA_94_132/CLK                                                           r       u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same.counter[5]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.000      55.082                          
 clock uncertainty                                      -0.050      55.032                          

 Setup time                                             -0.231      54.801                          

 Data required time                                                 54.801                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 54.801                          
 Data arrival time                                                  33.992                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        20.809                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[1]/opit_0_inv/CLK
Endpoint    : u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same.counter[1]/opit_0_inv_L5Q_perm/L4
Path Group  : DebugCore_JCLK
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    1.142  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.082
  Launch Clock Delay      :  3.940
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                        25.000      25.000 r                        
 SCANCHAIN_325_1/CAPTUREDR                               0.000      25.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=11)       3.940      28.940         u_CORES/capt_o   
 CLMA_70_132/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[1]/opit_0_inv/CLK

 CLMA_70_132/Q1                    tco                   0.291      29.231 r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[1]/opit_0_inv/Q
                                   net (fanout=8)        0.413      29.644         u_CORES/u_debug_core_0/conf_id_o [1]
 CLMS_70_129/Y3                    td                    0.459      30.103 r       u_CORES/u_debug_core_0/u_hub_data_decode/N258_7/gateop_perm/Z
                                   net (fanout=8)        0.645      30.748         u_CORES/u_debug_core_0/u_hub_data_decode/N258
 CLMA_94_132/Y1                    td                    0.468      31.216 r       u_CORES/u_debug_core_0/u_rd_addr_gen/N501/gateop_perm/Z
                                   net (fanout=13)       0.407      31.623         u_CORES/u_debug_core_0/u_rd_addr_gen/N501
 CLMA_90_133/Y3                    td                    0.287      31.910 r       u_CORES/u_debug_core_0/u_rd_addr_gen/N505_1/gateop_perm/Z
                                   net (fanout=2)        0.120      32.030         u_CORES/u_debug_core_0/u_rd_addr_gen/N505
 CLMA_90_133/Y1                    td                    0.288      32.318 r       u_CORES/u_debug_core_0/u_rd_addr_gen/N487_10/gateop/Z
                                   net (fanout=1)        0.120      32.438         u_CORES/u_debug_core_0/u_rd_addr_gen/_N122
 CLMA_90_133/Y2                    td                    0.210      32.648 r       u_CORES/u_debug_core_0/u_rd_addr_gen/N487_14_2/gateop_perm/Z
                                   net (fanout=1)        0.398      33.046         u_CORES/u_debug_core_0/u_rd_addr_gen/_N1651
 CLMA_94_132/Y2                    td                    0.286      33.332 r       u_CORES/u_debug_core_0/u_rd_addr_gen/N487_14_3/gateop_perm/Z
                                   net (fanout=8)        0.560      33.892         u_CORES/u_debug_core_0/u_rd_addr_gen/_N123
 CLMS_98_125/A4                                                            r       u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same.counter[1]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                  33.892         Logic Levels: 6  
                                                                                   Logic: 2.289ns(46.224%), Route: 2.663ns(53.776%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                        50.000      50.000 r                        
 SCANCHAIN_325_1/TCK                                     0.000      50.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        3.551      53.551         u_CORES/drck_o   
 USCM_84_110/CLK_USCM              td                    0.000      53.551 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=117)      1.531      55.082         ntclkbufg_1      
 CLMS_98_125/CLK                                                           r       u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same.counter[1]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.000      55.082                          
 clock uncertainty                                      -0.050      55.032                          

 Setup time                                             -0.121      54.911                          

 Data required time                                                 54.911                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 54.911                          
 Data arrival time                                                  33.892                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        21.019                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_id_ini[0]/opit_0_inv/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/newrst.conf_rst/opit_0_inv_L5Q_perm/L0
Path Group  : DebugCore_JCLK
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    2.305  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.574
  Launch Clock Delay      :  3.269
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                        25.000      25.000 r                        
 SCANCHAIN_325_1/CAPTUREDR                               0.000      25.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=11)       3.269      28.269         u_CORES/capt_o   
 CLMA_70_128/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_id_ini[0]/opit_0_inv/CLK

 CLMA_70_128/Q0                    tco                   0.222      28.491 f       u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_id_ini[0]/opit_0_inv/Q
                                   net (fanout=3)        0.216      28.707         u_CORES/u_debug_core_0/u_hub_data_decode/conf_id_ini [0]
 CLMS_66_129/C0                                                            f       u_CORES/u_debug_core_0/u_hub_data_decode/newrst.conf_rst/opit_0_inv_L5Q_perm/L0

 Data arrival time                                                  28.707         Logic Levels: 0  
                                                                                   Logic: 0.222ns(50.685%), Route: 0.216ns(49.315%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_325_1/TCK                                     0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        3.989       3.989         u_CORES/drck_o   
 USCM_84_110/CLK_USCM              td                    0.000       3.989 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=117)      1.585       5.574         ntclkbufg_1      
 CLMS_66_129/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/newrst.conf_rst/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.000       5.574                          
 clock uncertainty                                       0.050       5.624                          

 Hold time                                              -0.093       5.531                          

 Data required time                                                  5.531                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.531                          
 Data arrival time                                                  28.707                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        23.176                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_sel_ini/opit_0_inv/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/newconfsel.conf_sel_ini_d1/opit_0_inv/D
Path Group  : DebugCore_JCLK
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    2.305  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.574
  Launch Clock Delay      :  3.269
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                        25.000      25.000 r                        
 SCANCHAIN_325_1/CAPTUREDR                               0.000      25.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=11)       3.269      28.269         u_CORES/capt_o   
 CLMA_70_128/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_sel_ini/opit_0_inv/CLK

 CLMA_70_128/Y2                    tco                   0.284      28.553 f       u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_sel_ini/opit_0_inv/Q
                                   net (fanout=18)       0.236      28.789         u_CORES/u_debug_core_0/conf_sel_o
 CLMA_70_124/M2                                                            f       u_CORES/u_debug_core_0/u_hub_data_decode/newconfsel.conf_sel_ini_d1/opit_0_inv/D

 Data arrival time                                                  28.789         Logic Levels: 0  
                                                                                   Logic: 0.284ns(54.615%), Route: 0.236ns(45.385%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_325_1/TCK                                     0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        3.989       3.989         u_CORES/drck_o   
 USCM_84_110/CLK_USCM              td                    0.000       3.989 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=117)      1.585       5.574         ntclkbufg_1      
 CLMA_70_124/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/newconfsel.conf_sel_ini_d1/opit_0_inv/CLK
 clock pessimism                                         0.000       5.574                          
 clock uncertainty                                       0.050       5.624                          

 Hold time                                              -0.024       5.600                          

 Data required time                                                  5.600                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.600                          
 Data arrival time                                                  28.789                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        23.189                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/newconfsel.conf_id_d1[0]/opit_0_inv/D
Path Group  : DebugCore_JCLK
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    2.200  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.574
  Launch Clock Delay      :  3.374
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                        25.000      25.000 r                        
 SCANCHAIN_325_1/CAPTUREDR                               0.000      25.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=11)       3.374      28.374         u_CORES/capt_o   
 CLMA_70_132/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/CLK

 CLMA_70_132/Q0                    tco                   0.222      28.596 f       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/Q
                                   net (fanout=12)       0.330      28.926         u_CORES/u_debug_core_0/conf_id_o [0]
 CLMA_66_128/CD                                                            f       u_CORES/u_debug_core_0/u_hub_data_decode/newconfsel.conf_id_d1[0]/opit_0_inv/D

 Data arrival time                                                  28.926         Logic Levels: 0  
                                                                                   Logic: 0.222ns(40.217%), Route: 0.330ns(59.783%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_325_1/TCK                                     0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        3.989       3.989         u_CORES/drck_o   
 USCM_84_110/CLK_USCM              td                    0.000       3.989 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=117)      1.585       5.574         ntclkbufg_1      
 CLMA_66_128/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/newconfsel.conf_id_d1[0]/opit_0_inv/CLK
 clock pessimism                                         0.000       5.574                          
 clock uncertainty                                       0.050       5.624                          

 Hold time                                               0.053       5.677                          

 Data required time                                                  5.677                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.677                          
 Data arrival time                                                  28.926                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        23.249                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/CE
Path Group  : DebugCore_CAPTURE
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -2.360  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.374
  Launch Clock Delay      :  5.734
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                        75.000      75.000 f                        
 SCANCHAIN_325_1/TCK                                     0.000      75.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        4.124      79.124         u_CORES/drck_o   
 USCM_84_110/CLK_USCM              td                    0.000      79.124 f       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=117)      1.610      80.734         ntclkbufg_1      
 CLMA_70_136/CLK                                                           f       u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/CLK

 CLMA_70_136/Q1                    tco                   0.289      81.023 f       u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=6)        0.375      81.398         u_CORES/conf_sel [0]
 CLMA_70_132/CE                                                            f       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/CE

 Data arrival time                                                  81.398         Logic Levels: 0  
                                                                                   Logic: 0.289ns(43.524%), Route: 0.375ns(56.476%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                       125.000     125.000 r                        
 SCANCHAIN_325_1/CAPTUREDR                               0.000     125.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=11)       3.374     128.374         u_CORES/capt_o   
 CLMA_70_132/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/CLK
 clock pessimism                                         0.000     128.374                          
 clock uncertainty                                      -0.050     128.324                          

 Setup time                                             -0.617     127.707                          

 Data required time                                                127.707                          
----------------------------------------------------------------------------------------------------
 Data required time                                                127.707                          
 Data arrival time                                                  81.398                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        46.309                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[1]/opit_0_inv/CE
Path Group  : DebugCore_CAPTURE
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -2.360  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.374
  Launch Clock Delay      :  5.734
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                        75.000      75.000 f                        
 SCANCHAIN_325_1/TCK                                     0.000      75.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        4.124      79.124         u_CORES/drck_o   
 USCM_84_110/CLK_USCM              td                    0.000      79.124 f       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=117)      1.610      80.734         ntclkbufg_1      
 CLMA_70_136/CLK                                                           f       u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/CLK

 CLMA_70_136/Q1                    tco                   0.289      81.023 f       u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=6)        0.375      81.398         u_CORES/conf_sel [0]
 CLMA_70_132/CE                                                            f       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[1]/opit_0_inv/CE

 Data arrival time                                                  81.398         Logic Levels: 0  
                                                                                   Logic: 0.289ns(43.524%), Route: 0.375ns(56.476%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                       125.000     125.000 r                        
 SCANCHAIN_325_1/CAPTUREDR                               0.000     125.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=11)       3.374     128.374         u_CORES/capt_o   
 CLMA_70_132/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[1]/opit_0_inv/CLK
 clock pessimism                                         0.000     128.374                          
 clock uncertainty                                      -0.050     128.324                          

 Setup time                                             -0.617     127.707                          

 Data required time                                                127.707                          
----------------------------------------------------------------------------------------------------
 Data required time                                                127.707                          
 Data arrival time                                                  81.398                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        46.309                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[2]/opit_0_inv/CE
Path Group  : DebugCore_CAPTURE
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -2.360  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.374
  Launch Clock Delay      :  5.734
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                        75.000      75.000 f                        
 SCANCHAIN_325_1/TCK                                     0.000      75.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        4.124      79.124         u_CORES/drck_o   
 USCM_84_110/CLK_USCM              td                    0.000      79.124 f       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=117)      1.610      80.734         ntclkbufg_1      
 CLMA_70_136/CLK                                                           f       u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/CLK

 CLMA_70_136/Q1                    tco                   0.289      81.023 f       u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=6)        0.375      81.398         u_CORES/conf_sel [0]
 CLMA_70_132/CE                                                            f       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[2]/opit_0_inv/CE

 Data arrival time                                                  81.398         Logic Levels: 0  
                                                                                   Logic: 0.289ns(43.524%), Route: 0.375ns(56.476%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                       125.000     125.000 r                        
 SCANCHAIN_325_1/CAPTUREDR                               0.000     125.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=11)       3.374     128.374         u_CORES/capt_o   
 CLMA_70_132/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[2]/opit_0_inv/CLK
 clock pessimism                                         0.000     128.374                          
 clock uncertainty                                      -0.050     128.324                          

 Setup time                                             -0.617     127.707                          

 Data required time                                                127.707                          
----------------------------------------------------------------------------------------------------
 Data required time                                                127.707                          
 Data arrival time                                                  81.398                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        46.309                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/id.id_o[4]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[4]/opit_0_inv/D
Path Group  : DebugCore_CAPTURE
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -1.344  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.940
  Launch Clock Delay      :  5.284
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                       125.000     125.000 f                        
 SCANCHAIN_325_1/TCK                                     0.000     125.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        3.732     128.732         u_CORES/drck_o   
 USCM_84_110/CLK_USCM              td                    0.000     128.732 f       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=117)      1.552     130.284         ntclkbufg_1      
 CLMA_70_136/CLK                                                           f       u_CORES/u_jtag_hub/id.id_o[4]/opit_0_inv_L5Q_perm/CLK

 CLMA_70_136/Q0                    tco                   0.222     130.506 f       u_CORES/u_jtag_hub/id.id_o[4]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        0.215     130.721         u_CORES/id_o [4] 
 CLMA_70_132/AD                                                            f       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[4]/opit_0_inv/D

 Data arrival time                                                 130.721         Logic Levels: 0  
                                                                                   Logic: 0.222ns(50.801%), Route: 0.215ns(49.199%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                       125.000     125.000 r                        
 SCANCHAIN_325_1/CAPTUREDR                               0.000     125.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=11)       3.940     128.940         u_CORES/capt_o   
 CLMA_70_132/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[4]/opit_0_inv/CLK
 clock pessimism                                         0.000     128.940                          
 clock uncertainty                                       0.050     128.990                          

 Hold time                                               0.053     129.043                          

 Data required time                                                129.043                          
----------------------------------------------------------------------------------------------------
 Data required time                                                129.043                          
 Data arrival time                                                 130.721                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.678                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/id.id_o[1]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[1]/opit_0_inv/D
Path Group  : DebugCore_CAPTURE
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -1.344  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.940
  Launch Clock Delay      :  5.284
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                       125.000     125.000 f                        
 SCANCHAIN_325_1/TCK                                     0.000     125.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        3.732     128.732         u_CORES/drck_o   
 USCM_84_110/CLK_USCM              td                    0.000     128.732 f       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=117)      1.552     130.284         ntclkbufg_1      
 CLMA_70_136/CLK                                                           f       u_CORES/u_jtag_hub/id.id_o[1]/opit_0_inv_L5Q_perm/CLK

 CLMA_70_136/Q2                    tco                   0.224     130.508 f       u_CORES/u_jtag_hub/id.id_o[1]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        0.228     130.736         u_CORES/id_o [1] 
 CLMA_70_132/M2                                                            f       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[1]/opit_0_inv/D

 Data arrival time                                                 130.736         Logic Levels: 0  
                                                                                   Logic: 0.224ns(49.558%), Route: 0.228ns(50.442%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                       125.000     125.000 r                        
 SCANCHAIN_325_1/CAPTUREDR                               0.000     125.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=11)       3.940     128.940         u_CORES/capt_o   
 CLMA_70_132/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[1]/opit_0_inv/CLK
 clock pessimism                                         0.000     128.940                          
 clock uncertainty                                       0.050     128.990                          

 Hold time                                              -0.024     128.966                          

 Data required time                                                128.966                          
----------------------------------------------------------------------------------------------------
 Data required time                                                128.966                          
 Data arrival time                                                 130.736                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.770                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/id.id_o[0]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/D
Path Group  : DebugCore_CAPTURE
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -1.344  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.940
  Launch Clock Delay      :  5.284
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                       125.000     125.000 f                        
 SCANCHAIN_325_1/TCK                                     0.000     125.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        3.732     128.732         u_CORES/drck_o   
 USCM_84_110/CLK_USCM              td                    0.000     128.732 f       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=117)      1.552     130.284         ntclkbufg_1      
 CLMA_70_136/CLK                                                           f       u_CORES/u_jtag_hub/id.id_o[0]/opit_0_inv_L5Q_perm/CLK

 CLMA_70_136/Q3                    tco                   0.221     130.505 f       u_CORES/u_jtag_hub/id.id_o[0]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        0.327     130.832         u_CORES/id_o [0] 
 CLMA_70_132/M0                                                            f       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/D

 Data arrival time                                                 130.832         Logic Levels: 0  
                                                                                   Logic: 0.221ns(40.328%), Route: 0.327ns(59.672%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                       125.000     125.000 r                        
 SCANCHAIN_325_1/CAPTUREDR                               0.000     125.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=11)       3.940     128.940         u_CORES/capt_o   
 CLMA_70_132/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/CLK
 clock pessimism                                         0.000     128.940                          
 clock uncertainty                                       0.050     128.990                          

 Hold time                                              -0.024     128.966                          

 Data required time                                                128.966                          
----------------------------------------------------------------------------------------------------
 Data required time                                                128.966                          
 Data arrival time                                                 130.832                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.866                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/resetn/opit_0/CLK
Endpoint    : u_CORES/u_debug_core_0/data_pipe[1][1]/opit_0_inv_L5Q_perm/RS
Path Group  : sys_clk
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    -0.054  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.112
  Launch Clock Delay      :  5.445
  Clock Pessimism Removal :  0.279

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
 IOBS_TB_156_0/DIN                 td                    1.254       1.254 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.254         sys_clk_ibuf/ntD 
 IOL_159_5/INCK                    td                    0.076       1.330 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.530       3.860         _N0              
 USCM_84_108/CLK_USCM              td                    0.000       3.860 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=214)      1.585       5.445         ntclkbufg_0      
 CLMA_78_104/CLK                                                           r       u_CORES/u_debug_core_0/resetn/opit_0/CLK

 CLMA_78_104/Q3                    tco                   0.288       5.733 r       u_CORES/u_debug_core_0/resetn/opit_0/Q
                                   net (fanout=67)       0.750       6.483         u_CORES/u_debug_core_0/resetn
 CLMA_74_104/RSCO                  td                    0.147       6.630 f       u_CORES/u_debug_core_0/u_Storage_Condition/trig_mask_nsa/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=2)        0.000       6.630         ntR22            
 CLMA_74_108/RSCO                  td                    0.147       6.777 f       u_CORES/u_debug_core_0/u_Storage_Condition/counter_win_p[3]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000       6.777         ntR21            
 CLMA_74_112/RSCO                  td                    0.147       6.924 f       u_CORES/u_debug_core_0/u_Storage_Condition/counter_win_p[7]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000       6.924         ntR20            
 CLMA_74_116/RSCO                  td                    0.147       7.071 f       u_CORES/u_debug_core_0/u_Storage_Condition/counter_win_p[11]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000       7.071         ntR19            
 CLMA_74_120/RSCO                  td                    0.147       7.218 f       u_CORES/u_debug_core_0/u_Storage_Condition/counter_win_p[12]/opit_0_inv_AQ_perm/RSOUT
                                   net (fanout=3)        0.000       7.218         ntR18            
 CLMA_74_124/RSCO                  td                    0.147       7.365 f       u_CORES/u_debug_core_0/u_Storage_Condition/conf_reg[11]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       7.365         ntR17            
 CLMA_74_128/RSCI                                                          f       u_CORES/u_debug_core_0/data_pipe[1][1]/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                   7.365         Logic Levels: 6  
                                                                                   Logic: 1.170ns(60.938%), Route: 0.750ns(39.062%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                            20.000      20.000 r                        
 V9                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000      20.000         sys_clk          
 IOBS_TB_156_0/DIN                 td                    1.047      21.047 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.047         sys_clk_ibuf/ntD 
 IOL_159_5/INCK                    td                    0.048      21.095 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.486      23.581         _N0              
 USCM_84_108/CLK_USCM              td                    0.000      23.581 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=214)      1.531      25.112         ntclkbufg_0      
 CLMA_74_128/CLK                                                           r       u_CORES/u_debug_core_0/data_pipe[1][1]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.279      25.391                          
 clock uncertainty                                      -0.050      25.341                          

 Recovery time                                           0.000      25.341                          

 Data required time                                                 25.341                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 25.341                          
 Data arrival time                                                   7.365                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        17.976                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/resetn/opit_0/CLK
Endpoint    : u_CORES/u_debug_core_0/data_pipe[3][1]/opit_0_inv_L5Q_perm/RS
Path Group  : sys_clk
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    -0.054  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.112
  Launch Clock Delay      :  5.445
  Clock Pessimism Removal :  0.279

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
 IOBS_TB_156_0/DIN                 td                    1.254       1.254 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.254         sys_clk_ibuf/ntD 
 IOL_159_5/INCK                    td                    0.076       1.330 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.530       3.860         _N0              
 USCM_84_108/CLK_USCM              td                    0.000       3.860 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=214)      1.585       5.445         ntclkbufg_0      
 CLMA_78_104/CLK                                                           r       u_CORES/u_debug_core_0/resetn/opit_0/CLK

 CLMA_78_104/Q3                    tco                   0.288       5.733 r       u_CORES/u_debug_core_0/resetn/opit_0/Q
                                   net (fanout=67)       0.750       6.483         u_CORES/u_debug_core_0/resetn
 CLMA_74_104/RSCO                  td                    0.147       6.630 f       u_CORES/u_debug_core_0/u_Storage_Condition/trig_mask_nsa/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=2)        0.000       6.630         ntR22            
 CLMA_74_108/RSCO                  td                    0.147       6.777 f       u_CORES/u_debug_core_0/u_Storage_Condition/counter_win_p[3]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000       6.777         ntR21            
 CLMA_74_112/RSCO                  td                    0.147       6.924 f       u_CORES/u_debug_core_0/u_Storage_Condition/counter_win_p[7]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000       6.924         ntR20            
 CLMA_74_116/RSCO                  td                    0.147       7.071 f       u_CORES/u_debug_core_0/u_Storage_Condition/counter_win_p[11]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000       7.071         ntR19            
 CLMA_74_120/RSCO                  td                    0.147       7.218 f       u_CORES/u_debug_core_0/u_Storage_Condition/counter_win_p[12]/opit_0_inv_AQ_perm/RSOUT
                                   net (fanout=3)        0.000       7.218         ntR18            
 CLMA_74_124/RSCO                  td                    0.147       7.365 f       u_CORES/u_debug_core_0/u_Storage_Condition/conf_reg[11]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       7.365         ntR17            
 CLMA_74_128/RSCI                                                          f       u_CORES/u_debug_core_0/data_pipe[3][1]/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                   7.365         Logic Levels: 6  
                                                                                   Logic: 1.170ns(60.938%), Route: 0.750ns(39.062%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                            20.000      20.000 r                        
 V9                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000      20.000         sys_clk          
 IOBS_TB_156_0/DIN                 td                    1.047      21.047 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.047         sys_clk_ibuf/ntD 
 IOL_159_5/INCK                    td                    0.048      21.095 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.486      23.581         _N0              
 USCM_84_108/CLK_USCM              td                    0.000      23.581 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=214)      1.531      25.112         ntclkbufg_0      
 CLMA_74_128/CLK                                                           r       u_CORES/u_debug_core_0/data_pipe[3][1]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.279      25.391                          
 clock uncertainty                                      -0.050      25.341                          

 Recovery time                                           0.000      25.341                          

 Data required time                                                 25.341                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 25.341                          
 Data arrival time                                                   7.365                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        17.976                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/resetn/opit_0/CLK
Endpoint    : u_CORES/u_debug_core_0/data_pipe[4][1]/opit_0_inv_L5Q_perm/RS
Path Group  : sys_clk
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    -0.054  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.112
  Launch Clock Delay      :  5.445
  Clock Pessimism Removal :  0.279

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
 IOBS_TB_156_0/DIN                 td                    1.254       1.254 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.254         sys_clk_ibuf/ntD 
 IOL_159_5/INCK                    td                    0.076       1.330 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.530       3.860         _N0              
 USCM_84_108/CLK_USCM              td                    0.000       3.860 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=214)      1.585       5.445         ntclkbufg_0      
 CLMA_78_104/CLK                                                           r       u_CORES/u_debug_core_0/resetn/opit_0/CLK

 CLMA_78_104/Q3                    tco                   0.288       5.733 r       u_CORES/u_debug_core_0/resetn/opit_0/Q
                                   net (fanout=67)       0.750       6.483         u_CORES/u_debug_core_0/resetn
 CLMA_74_104/RSCO                  td                    0.147       6.630 f       u_CORES/u_debug_core_0/u_Storage_Condition/trig_mask_nsa/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=2)        0.000       6.630         ntR22            
 CLMA_74_108/RSCO                  td                    0.147       6.777 f       u_CORES/u_debug_core_0/u_Storage_Condition/counter_win_p[3]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000       6.777         ntR21            
 CLMA_74_112/RSCO                  td                    0.147       6.924 f       u_CORES/u_debug_core_0/u_Storage_Condition/counter_win_p[7]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000       6.924         ntR20            
 CLMA_74_116/RSCO                  td                    0.147       7.071 f       u_CORES/u_debug_core_0/u_Storage_Condition/counter_win_p[11]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000       7.071         ntR19            
 CLMA_74_120/RSCO                  td                    0.147       7.218 f       u_CORES/u_debug_core_0/u_Storage_Condition/counter_win_p[12]/opit_0_inv_AQ_perm/RSOUT
                                   net (fanout=3)        0.000       7.218         ntR18            
 CLMA_74_124/RSCO                  td                    0.147       7.365 f       u_CORES/u_debug_core_0/u_Storage_Condition/conf_reg[11]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       7.365         ntR17            
 CLMA_74_128/RSCI                                                          f       u_CORES/u_debug_core_0/data_pipe[4][1]/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                   7.365         Logic Levels: 6  
                                                                                   Logic: 1.170ns(60.938%), Route: 0.750ns(39.062%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                            20.000      20.000 r                        
 V9                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000      20.000         sys_clk          
 IOBS_TB_156_0/DIN                 td                    1.047      21.047 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.047         sys_clk_ibuf/ntD 
 IOL_159_5/INCK                    td                    0.048      21.095 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.486      23.581         _N0              
 USCM_84_108/CLK_USCM              td                    0.000      23.581 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=214)      1.531      25.112         ntclkbufg_0      
 CLMA_74_128/CLK                                                           r       u_CORES/u_debug_core_0/data_pipe[4][1]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.279      25.391                          
 clock uncertainty                                      -0.050      25.341                          

 Recovery time                                           0.000      25.341                          

 Data required time                                                 25.341                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 25.341                          
 Data arrival time                                                   7.365                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        17.976                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/resetn/opit_0/CLK
Endpoint    : u_CORES/u_debug_core_0/data_pipe[0][0]/opit_0_inv_L5Q_perm/RS
Path Group  : sys_clk
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.054  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.445
  Launch Clock Delay      :  5.112
  Clock Pessimism Removal :  -0.279

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
 IOBS_TB_156_0/DIN                 td                    1.047       1.047 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.047         sys_clk_ibuf/ntD 
 IOL_159_5/INCK                    td                    0.048       1.095 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.486       3.581         _N0              
 USCM_84_108/CLK_USCM              td                    0.000       3.581 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=214)      1.531       5.112         ntclkbufg_0      
 CLMA_78_104/CLK                                                           r       u_CORES/u_debug_core_0/resetn/opit_0/CLK

 CLMA_78_104/Q3                    tco                   0.221       5.333 f       u_CORES/u_debug_core_0/resetn/opit_0/Q
                                   net (fanout=67)       0.503       5.836         u_CORES/u_debug_core_0/resetn
 CLMS_78_129/RSCO                  td                    0.105       5.941 r       u_CORES/u_debug_core_0/data_pipe[4][2]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       5.941         ntR10            
 CLMS_78_133/RSCI                                                          r       u_CORES/u_debug_core_0/data_pipe[0][0]/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                   5.941         Logic Levels: 1  
                                                                                   Logic: 0.326ns(39.324%), Route: 0.503ns(60.676%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
 IOBS_TB_156_0/DIN                 td                    1.254       1.254 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.254         sys_clk_ibuf/ntD 
 IOL_159_5/INCK                    td                    0.076       1.330 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.530       3.860         _N0              
 USCM_84_108/CLK_USCM              td                    0.000       3.860 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=214)      1.585       5.445         ntclkbufg_0      
 CLMS_78_133/CLK                                                           r       u_CORES/u_debug_core_0/data_pipe[0][0]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.279       5.166                          
 clock uncertainty                                       0.000       5.166                          

 Removal time                                            0.000       5.166                          

 Data required time                                                  5.166                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.166                          
 Data arrival time                                                   5.941                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.775                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/resetn/opit_0/CLK
Endpoint    : u_CORES/u_debug_core_0/data_pipe[0][3]/opit_0_inv_L5Q_perm/RS
Path Group  : sys_clk
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.054  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.445
  Launch Clock Delay      :  5.112
  Clock Pessimism Removal :  -0.279

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
 IOBS_TB_156_0/DIN                 td                    1.047       1.047 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.047         sys_clk_ibuf/ntD 
 IOL_159_5/INCK                    td                    0.048       1.095 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.486       3.581         _N0              
 USCM_84_108/CLK_USCM              td                    0.000       3.581 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=214)      1.531       5.112         ntclkbufg_0      
 CLMA_78_104/CLK                                                           r       u_CORES/u_debug_core_0/resetn/opit_0/CLK

 CLMA_78_104/Q3                    tco                   0.221       5.333 f       u_CORES/u_debug_core_0/resetn/opit_0/Q
                                   net (fanout=67)       0.503       5.836         u_CORES/u_debug_core_0/resetn
 CLMS_78_129/RSCO                  td                    0.105       5.941 r       u_CORES/u_debug_core_0/data_pipe[4][2]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       5.941         ntR10            
 CLMS_78_133/RSCI                                                          r       u_CORES/u_debug_core_0/data_pipe[0][3]/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                   5.941         Logic Levels: 1  
                                                                                   Logic: 0.326ns(39.324%), Route: 0.503ns(60.676%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
 IOBS_TB_156_0/DIN                 td                    1.254       1.254 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.254         sys_clk_ibuf/ntD 
 IOL_159_5/INCK                    td                    0.076       1.330 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.530       3.860         _N0              
 USCM_84_108/CLK_USCM              td                    0.000       3.860 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=214)      1.585       5.445         ntclkbufg_0      
 CLMS_78_133/CLK                                                           r       u_CORES/u_debug_core_0/data_pipe[0][3]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.279       5.166                          
 clock uncertainty                                       0.000       5.166                          

 Removal time                                            0.000       5.166                          

 Data required time                                                  5.166                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.166                          
 Data arrival time                                                   5.941                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.775                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/resetn/opit_0/CLK
Endpoint    : u_CORES/u_debug_core_0/data_pipe[1][4]/opit_0_inv_L5Q_perm/RS
Path Group  : sys_clk
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.054  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.445
  Launch Clock Delay      :  5.112
  Clock Pessimism Removal :  -0.279

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
 IOBS_TB_156_0/DIN                 td                    1.047       1.047 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.047         sys_clk_ibuf/ntD 
 IOL_159_5/INCK                    td                    0.048       1.095 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.486       3.581         _N0              
 USCM_84_108/CLK_USCM              td                    0.000       3.581 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=214)      1.531       5.112         ntclkbufg_0      
 CLMA_78_104/CLK                                                           r       u_CORES/u_debug_core_0/resetn/opit_0/CLK

 CLMA_78_104/Q3                    tco                   0.221       5.333 f       u_CORES/u_debug_core_0/resetn/opit_0/Q
                                   net (fanout=67)       0.503       5.836         u_CORES/u_debug_core_0/resetn
 CLMS_78_129/RSCO                  td                    0.105       5.941 r       u_CORES/u_debug_core_0/data_pipe[4][2]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       5.941         ntR10            
 CLMS_78_133/RSCI                                                          r       u_CORES/u_debug_core_0/data_pipe[1][4]/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                   5.941         Logic Levels: 1  
                                                                                   Logic: 0.326ns(39.324%), Route: 0.503ns(60.676%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
 IOBS_TB_156_0/DIN                 td                    1.254       1.254 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.254         sys_clk_ibuf/ntD 
 IOL_159_5/INCK                    td                    0.076       1.330 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.530       3.860         _N0              
 USCM_84_108/CLK_USCM              td                    0.000       3.860 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=214)      1.585       5.445         ntclkbufg_0      
 CLMS_78_133/CLK                                                           r       u_CORES/u_debug_core_0/data_pipe[1][4]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.279       5.166                          
 clock uncertainty                                       0.000       5.166                          

 Removal time                                            0.000       5.166                          

 Data required time                                                  5.166                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.166                          
 Data arrival time                                                   5.941                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.775                          
====================================================================================================

====================================================================================================

Startpoint  : u_da_wave_send/rd_addr[2]/opit_0_A2Q21/CLK
Endpoint    : da_data[7] (port)
Path Group  : **default**
Path Type   : max (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
 IOBS_TB_156_0/DIN                 td                    1.254       1.254 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.254         sys_clk_ibuf/ntD 
 IOL_159_5/INCK                    td                    0.076       1.330 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.959       2.289         _N0              
 PLL_158_55/CLK_OUT0               td                    0.107       2.396 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        1.078       3.474         clk_50m          
 USCM_84_109/CLK_USCM              td                    0.000       3.474 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=8)        1.585       5.059         ntclkbufg_2      
 CLMA_110_88/CLK                                                           r       u_da_wave_send/rd_addr[2]/opit_0_A2Q21/CLK

 CLMA_110_88/Q0                    tco                   0.289       5.348 r       u_da_wave_send/rd_addr[2]/opit_0_A2Q21/Q0
                                   net (fanout=59)       0.586       5.934         rd_addr[1]       
 CLMS_102_85/Y0                    td                    0.478       6.412 r       u_rom_256x8b/u_ipm_distributed_rom_rom_256x8b/mem_10/gateop_perm/Z
                                   net (fanout=1)        0.250       6.662         u_rom_256x8b/u_ipm_distributed_rom_rom_256x8b/_N23
 CLMS_102_85/Y1                    td                    0.316       6.978 f       u_rom_256x8b/u_ipm_distributed_rom_rom_256x8b/mem_7/gateop_perm/Z
                                   net (fanout=1)        1.988       8.966         rd_data[7]       
 IOL_7_170/DO                      td                    0.139       9.105 f       da_data_obuf[7]/opit_1/O
                                   net (fanout=1)        0.000       9.105         da_data_obuf[7]/ntO
 IOBS_LR_0_169/PAD                 td                    3.962      13.067 f       da_data_obuf[7]/opit_0/O
                                   net (fanout=1)        0.000      13.067         da_data[7]       
 L1                                                                        f       da_data[7] (port)

 Data arrival time                                                  13.067         Logic Levels: 4  
                                                                                   Logic: 5.184ns(64.735%), Route: 2.824ns(35.265%)
====================================================================================================

====================================================================================================

Startpoint  : u_da_wave_send/rd_addr[0]/opit_0_L5Q/CLK
Endpoint    : da_data[6] (port)
Path Group  : **default**
Path Type   : max (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
 IOBS_TB_156_0/DIN                 td                    1.254       1.254 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.254         sys_clk_ibuf/ntD 
 IOL_159_5/INCK                    td                    0.076       1.330 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.959       2.289         _N0              
 PLL_158_55/CLK_OUT0               td                    0.107       2.396 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        1.078       3.474         clk_50m          
 USCM_84_109/CLK_USCM              td                    0.000       3.474 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=8)        1.585       5.059         ntclkbufg_2      
 CLMA_102_92/CLK                                                           r       u_da_wave_send/rd_addr[0]/opit_0_L5Q/CLK

 CLMA_102_92/Q0                    tco                   0.289       5.348 r       u_da_wave_send/rd_addr[0]/opit_0_L5Q/Q
                                   net (fanout=60)       0.554       5.902         rd_addr[0]       
 CLMA_110_85/L7OUT                 td                    0.533       6.435 f       u_rom_256x8b/u_ipm_distributed_rom_rom_256x8b/mem_6/LUT7_inst_perm/L7OUT
                                   net (fanout=1)        0.000       6.435         u_rom_256x8b/u_ipm_distributed_rom_rom_256x8b/mem_6/ntL7OUT
 CLMA_110_84/Y3                    td                    0.159       6.594 f       u_rom_256x8b/u_ipm_distributed_rom_rom_256x8b/mem_6/LUT8_inst_perm/Z
                                   net (fanout=1)        2.152       8.746         rd_data[6]       
 IOL_7_162/DO                      td                    0.139       8.885 f       da_data_obuf[6]/opit_1/O
                                   net (fanout=1)        0.000       8.885         da_data_obuf[6]/ntO
 IOBS_LR_0_161/PAD                 td                    3.962      12.847 f       da_data_obuf[6]/opit_0/O
                                   net (fanout=1)        0.000      12.847         da_data[6]       
 N1                                                                        f       da_data[6] (port)

 Data arrival time                                                  12.847         Logic Levels: 4  
                                                                                   Logic: 5.082ns(65.254%), Route: 2.706ns(34.746%)
====================================================================================================

====================================================================================================

Startpoint  : u_da_wave_send/rd_addr[2]/opit_0_A2Q21/CLK
Endpoint    : da_data[4] (port)
Path Group  : **default**
Path Type   : max (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
 IOBS_TB_156_0/DIN                 td                    1.254       1.254 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.254         sys_clk_ibuf/ntD 
 IOL_159_5/INCK                    td                    0.076       1.330 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.959       2.289         _N0              
 PLL_158_55/CLK_OUT0               td                    0.107       2.396 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        1.078       3.474         clk_50m          
 USCM_84_109/CLK_USCM              td                    0.000       3.474 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=8)        1.585       5.059         ntclkbufg_2      
 CLMA_110_88/CLK                                                           r       u_da_wave_send/rd_addr[2]/opit_0_A2Q21/CLK

 CLMA_110_88/Q0                    tco                   0.289       5.348 r       u_da_wave_send/rd_addr[2]/opit_0_A2Q21/Q0
                                   net (fanout=59)       0.573       5.921         rd_addr[1]       
 CLMA_110_97/L7OUT                 td                    0.533       6.454 f       u_rom_256x8b/u_ipm_distributed_rom_rom_256x8b/mem_4/LUT7_inst_perm/L7OUT
                                   net (fanout=1)        0.000       6.454         u_rom_256x8b/u_ipm_distributed_rom_rom_256x8b/mem_4/ntL7OUT
 CLMA_110_96/Y3                    td                    0.159       6.613 f       u_rom_256x8b/u_ipm_distributed_rom_rom_256x8b/mem_4/LUT8_inst_perm/Z
                                   net (fanout=1)        1.920       8.533         rd_data[4]       
 IOL_7_161/DO                      td                    0.139       8.672 f       da_data_obuf[4]/opit_1/O
                                   net (fanout=1)        0.000       8.672         da_data_obuf[4]/ntO
 IOBS_LR_0_160/PAD                 td                    3.962      12.634 f       da_data_obuf[4]/opit_0/O
                                   net (fanout=1)        0.000      12.634         da_data[4]       
 N2                                                                        f       da_data[4] (port)

 Data arrival time                                                  12.634         Logic Levels: 4  
                                                                                   Logic: 5.082ns(67.089%), Route: 2.493ns(32.911%)
====================================================================================================

====================================================================================================

Startpoint  : ad_data[3] (port)
Endpoint    : u_CORES/u_debug_core_0/TRIG0_ff[0][3]/opit_0_inv/D
Path Group  : **default**
Path Type   : min (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 M5                                                      0.000       0.000 r       ad_data[3] (port)
                                   net (fanout=1)        0.000       0.000         ad_data[3]       
 IOBR_LR_0_137/DIN                 td                    1.047       1.047 r       ad_data_ibuf[3]/opit_0/O
                                   net (fanout=1)        0.000       1.047         ad_data_ibuf[3]/ntD
 IOL_7_138/RX_DATA_DD              td                    0.082       1.129 r       ad_data_ibuf[3]/opit_1/OUT
                                   net (fanout=2)        0.913       2.042         nt_ad_data[3]    
 CLMA_62_132/M3                                                            r       u_CORES/u_debug_core_0/TRIG0_ff[0][3]/opit_0_inv/D

 Data arrival time                                                   2.042         Logic Levels: 2  
                                                                                   Logic: 1.129ns(55.289%), Route: 0.913ns(44.711%)
====================================================================================================

====================================================================================================

Startpoint  : ad_data[6] (port)
Endpoint    : u_CORES/u_debug_core_0/TRIG0_ff[0][6]/opit_0_inv/D
Path Group  : **default**
Path Type   : min (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 U2                                                      0.000       0.000 r       ad_data[6] (port)
                                   net (fanout=1)        0.000       0.000         ad_data[6]       
 IOBS_LR_0_140/DIN                 td                    1.047       1.047 r       ad_data_ibuf[6]/opit_0/O
                                   net (fanout=1)        0.000       1.047         ad_data_ibuf[6]/ntD
 IOL_7_141/RX_DATA_DD              td                    0.082       1.129 r       ad_data_ibuf[6]/opit_1/OUT
                                   net (fanout=2)        0.916       2.045         nt_ad_data[6]    
 CLMA_58_133/M3                                                            r       u_CORES/u_debug_core_0/TRIG0_ff[0][6]/opit_0_inv/D

 Data arrival time                                                   2.045         Logic Levels: 2  
                                                                                   Logic: 1.129ns(55.208%), Route: 0.916ns(44.792%)
====================================================================================================

====================================================================================================

Startpoint  : ad_data[2] (port)
Endpoint    : u_CORES/u_debug_core_0/TRIG0_ff[0][2]/opit_0_inv/D
Path Group  : **default**
Path Type   : min (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 L6                                                      0.000       0.000 r       ad_data[2] (port)
                                   net (fanout=1)        0.000       0.000         ad_data[2]       
 IOBS_LR_0_136/DIN                 td                    1.047       1.047 r       ad_data_ibuf[2]/opit_0/O
                                   net (fanout=1)        0.000       1.047         ad_data_ibuf[2]/ntD
 IOL_7_137/RX_DATA_DD              td                    0.082       1.129 r       ad_data_ibuf[2]/opit_1/OUT
                                   net (fanout=2)        1.018       2.147         nt_ad_data[2]    
 CLMS_62_125/M0                                                            r       u_CORES/u_debug_core_0/TRIG0_ff[0][2]/opit_0_inv/D

 Data arrival time                                                   2.147         Logic Levels: 2  
                                                                                   Logic: 1.129ns(52.585%), Route: 1.018ns(47.415%)
====================================================================================================

{sys_clk} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 9.102       10.000          0.898           Low Pulse Width   DRM_82_128/CLKA[0]      u_CORES/u_debug_core_0/u_Data_Capture_Memory/block_ram.ram_data_0/iGopDrm/CLKA[0]
 9.102       10.000          0.898           High Pulse Width  DRM_82_128/CLKA[0]      u_CORES/u_debug_core_0/u_Data_Capture_Memory/block_ram.ram_data_0/iGopDrm/CLKA[0]
 9.102       10.000          0.898           High Pulse Width  DRM_82_108/CLKA[0]      u_CORES/u_debug_core_0/u_Data_Capture_Memory/block_ram.ram_data_1/iGopDrm/CLKA[0]
====================================================================================================

{sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 9.380       10.000          0.620           High Pulse Width  CLMS_102_93/CLK         u_da_wave_send/freq_cnt[0]/opit_0_L5Q_perm/CLK
 9.380       10.000          0.620           Low Pulse Width   CLMS_102_93/CLK         u_da_wave_send/freq_cnt[0]/opit_0_L5Q_perm/CLK
 9.380       10.000          0.620           High Pulse Width  CLMS_102_93/CLK         u_da_wave_send/freq_cnt[1]/opit_0_L5Q_perm/CLK
====================================================================================================

{DebugCore_JCLK} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 24.102      25.000          0.898           Low Pulse Width   DRM_82_128/CLKB[0]      u_CORES/u_debug_core_0/u_Data_Capture_Memory/block_ram.ram_data_0/iGopDrm/CLKB[0]
 24.102      25.000          0.898           High Pulse Width  DRM_82_128/CLKB[0]      u_CORES/u_debug_core_0/u_Data_Capture_Memory/block_ram.ram_data_0/iGopDrm/CLKB[0]
 24.102      25.000          0.898           High Pulse Width  DRM_82_108/CLKB[0]      u_CORES/u_debug_core_0/u_Data_Capture_Memory/block_ram.ram_data_1/iGopDrm/CLKB[0]
====================================================================================================

{DebugCore_CAPTURE} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 49.580      50.000          0.420           High Pulse Width  CLMA_70_132/CLK         u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/CLK
 49.580      50.000          0.420           Low Pulse Width   CLMA_70_132/CLK         u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/CLK
 49.580      50.000          0.420           High Pulse Width  CLMA_70_132/CLK         u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[1]/opit_0_inv/CLK
====================================================================================================

====================================================================================================
Fast Corner
****************************************************************************************************
====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_Trigger_Condition/bool_match[0]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u_Storage_Condition/counter_win_p[0]/opit_0_inv_L5Q_perm/CE
Path Group  : sys_clk
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.015  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.096
  Launch Clock Delay      :  3.299
  Clock Pessimism Removal :  0.188

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
 IOBS_TB_156_0/DIN                 td                    0.861       0.861 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.861         sys_clk_ibuf/ntD 
 IOL_159_5/INCK                    td                    0.058       0.919 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.455       2.374         _N0              
 USCM_84_108/CLK_USCM              td                    0.000       2.374 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=214)      0.925       3.299         ntclkbufg_0      
 CLMS_74_121/CLK                                                           r       u_CORES/u_debug_core_0/u_Trigger_Condition/bool_match[0]/opit_0_inv_L5Q_perm/CLK

 CLMS_74_121/Q2                    tco                   0.223       3.522 f       u_CORES/u_debug_core_0/u_Trigger_Condition/bool_match[0]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=6)        0.307       3.829         u_CORES/u_debug_core_0/trigger
 CLMA_74_100/Y0                    td                    0.369       4.198 r       u_CORES/u_debug_core_0/u_Storage_Condition/N470_3/gateop_perm/Z
                                   net (fanout=3)        0.262       4.460         u_CORES/u_debug_core_0/u_Storage_Condition/N470
 CLMA_74_108/CECO                  td                    0.141       4.601 r       u_CORES/u_debug_core_0/u_Storage_Condition/counter_win_p[3]/opit_0_inv_A2Q21/CEOUT
                                   net (fanout=2)        0.000       4.601         ntR54            
 CLMA_74_112/CECO                  td                    0.141       4.742 r       u_CORES/u_debug_core_0/u_Storage_Condition/counter_win_p[7]/opit_0_inv_A2Q21/CEOUT
                                   net (fanout=2)        0.000       4.742         ntR53            
 CLMA_74_116/CECO                  td                    0.141       4.883 r       u_CORES/u_debug_core_0/u_Storage_Condition/counter_win_p[11]/opit_0_inv_A2Q21/CEOUT
                                   net (fanout=2)        0.000       4.883         ntR52            
 CLMA_74_120/CECI                                                          r       u_CORES/u_debug_core_0/u_Storage_Condition/counter_win_p[0]/opit_0_inv_L5Q_perm/CE

 Data arrival time                                                   4.883         Logic Levels: 4  
                                                                                   Logic: 1.015ns(64.078%), Route: 0.569ns(35.922%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                            20.000      20.000 r                        
 V9                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000      20.000         sys_clk          
 IOBS_TB_156_0/DIN                 td                    0.735      20.735 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.735         sys_clk_ibuf/ntD 
 IOL_159_5/INCK                    td                    0.038      20.773 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.428      22.201         _N0              
 USCM_84_108/CLK_USCM              td                    0.000      22.201 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=214)      0.895      23.096         ntclkbufg_0      
 CLMA_74_120/CLK                                                           r       u_CORES/u_debug_core_0/u_Storage_Condition/counter_win_p[0]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.188      23.284                          
 clock uncertainty                                      -0.050      23.234                          

 Setup time                                             -0.563      22.671                          

 Data required time                                                 22.671                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 22.671                          
 Data arrival time                                                   4.883                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        17.788                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_Trigger_Condition/bool_match[0]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u_Storage_Condition/counter_win_p[12]/opit_0_inv_AQ_perm/CE
Path Group  : sys_clk
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.015  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.096
  Launch Clock Delay      :  3.299
  Clock Pessimism Removal :  0.188

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
 IOBS_TB_156_0/DIN                 td                    0.861       0.861 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.861         sys_clk_ibuf/ntD 
 IOL_159_5/INCK                    td                    0.058       0.919 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.455       2.374         _N0              
 USCM_84_108/CLK_USCM              td                    0.000       2.374 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=214)      0.925       3.299         ntclkbufg_0      
 CLMS_74_121/CLK                                                           r       u_CORES/u_debug_core_0/u_Trigger_Condition/bool_match[0]/opit_0_inv_L5Q_perm/CLK

 CLMS_74_121/Q2                    tco                   0.223       3.522 f       u_CORES/u_debug_core_0/u_Trigger_Condition/bool_match[0]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=6)        0.307       3.829         u_CORES/u_debug_core_0/trigger
 CLMA_74_100/Y0                    td                    0.369       4.198 r       u_CORES/u_debug_core_0/u_Storage_Condition/N470_3/gateop_perm/Z
                                   net (fanout=3)        0.262       4.460         u_CORES/u_debug_core_0/u_Storage_Condition/N470
 CLMA_74_108/CECO                  td                    0.141       4.601 r       u_CORES/u_debug_core_0/u_Storage_Condition/counter_win_p[3]/opit_0_inv_A2Q21/CEOUT
                                   net (fanout=2)        0.000       4.601         ntR54            
 CLMA_74_112/CECO                  td                    0.141       4.742 r       u_CORES/u_debug_core_0/u_Storage_Condition/counter_win_p[7]/opit_0_inv_A2Q21/CEOUT
                                   net (fanout=2)        0.000       4.742         ntR53            
 CLMA_74_116/CECO                  td                    0.141       4.883 r       u_CORES/u_debug_core_0/u_Storage_Condition/counter_win_p[11]/opit_0_inv_A2Q21/CEOUT
                                   net (fanout=2)        0.000       4.883         ntR52            
 CLMA_74_120/CECI                                                          r       u_CORES/u_debug_core_0/u_Storage_Condition/counter_win_p[12]/opit_0_inv_AQ_perm/CE

 Data arrival time                                                   4.883         Logic Levels: 4  
                                                                                   Logic: 1.015ns(64.078%), Route: 0.569ns(35.922%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                            20.000      20.000 r                        
 V9                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000      20.000         sys_clk          
 IOBS_TB_156_0/DIN                 td                    0.735      20.735 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.735         sys_clk_ibuf/ntD 
 IOL_159_5/INCK                    td                    0.038      20.773 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.428      22.201         _N0              
 USCM_84_108/CLK_USCM              td                    0.000      22.201 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=214)      0.895      23.096         ntclkbufg_0      
 CLMA_74_120/CLK                                                           r       u_CORES/u_debug_core_0/u_Storage_Condition/counter_win_p[12]/opit_0_inv_AQ_perm/CLK
 clock pessimism                                         0.188      23.284                          
 clock uncertainty                                      -0.050      23.234                          

 Setup time                                             -0.563      22.671                          

 Data required time                                                 22.671                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 22.671                          
 Data arrival time                                                   4.883                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        17.788                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_Storage_Condition/address_nsa[7]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/ram_wdat0/opit_0_inv_L5Q_perm/L1
Path Group  : sys_clk
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.015  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.096
  Launch Clock Delay      :  3.299
  Clock Pessimism Removal :  0.188

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
 IOBS_TB_156_0/DIN                 td                    0.861       0.861 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.861         sys_clk_ibuf/ntD 
 IOL_159_5/INCK                    td                    0.058       0.919 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.455       2.374         _N0              
 USCM_84_108/CLK_USCM              td                    0.000       2.374 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=214)      0.925       3.299         ntclkbufg_0      
 CLMS_74_105/CLK                                                           r       u_CORES/u_debug_core_0/u_Storage_Condition/address_nsa[7]/opit_0_inv_L5Q_perm/CLK

 CLMS_74_105/Q3                    tco                   0.220       3.519 f       u_CORES/u_debug_core_0/u_Storage_Condition/address_nsa[7]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=5)        0.519       4.038         u_CORES/u_debug_core_0/u_Storage_Condition/address_nsa [7]
 CLMA_90_112/Y2                    td                    0.264       4.302 f       u_CORES/u_debug_core_0/u_Storage_Condition/N443_10/gateop_perm/Z
                                   net (fanout=1)        0.067       4.369         u_CORES/u_debug_core_0/u_Storage_Condition/_N1753
 CLMA_90_112/Y1                    td                    0.244       4.613 f       u_CORES/u_debug_core_0/u_Storage_Condition/N443_12/gateop_perm/Z
                                   net (fanout=1)        0.069       4.682         u_CORES/u_debug_core_0/u_Storage_Condition/_N1755
 CLMA_90_112/Y3                    td                    0.243       4.925 f       u_CORES/u_debug_core_0/u_Storage_Condition/N401/gateop_perm/Z
                                   net (fanout=1)        0.320       5.245         u_CORES/u_debug_core_0/u_Storage_Condition/N401
 CLMS_74_113/B1                                                            f       u_CORES/u_debug_core_0/ram_wdat0/opit_0_inv_L5Q_perm/L1

 Data arrival time                                                   5.245         Logic Levels: 3  
                                                                                   Logic: 0.971ns(49.897%), Route: 0.975ns(50.103%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                            20.000      20.000 r                        
 V9                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000      20.000         sys_clk          
 IOBS_TB_156_0/DIN                 td                    0.735      20.735 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.735         sys_clk_ibuf/ntD 
 IOL_159_5/INCK                    td                    0.038      20.773 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.428      22.201         _N0              
 USCM_84_108/CLK_USCM              td                    0.000      22.201 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=214)      0.895      23.096         ntclkbufg_0      
 CLMS_74_113/CLK                                                           r       u_CORES/u_debug_core_0/ram_wdat0/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.188      23.284                          
 clock uncertainty                                      -0.050      23.234                          

 Setup time                                             -0.170      23.064                          

 Data required time                                                 23.064                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 23.064                          
 Data arrival time                                                   5.245                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        17.819                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u0_trig_unit/signal_dly[3]/opit_0_inv/CLK
Endpoint    : u_CORES/u_debug_core_0/u0_trig_unit/match_single[3]/opit_0_inv_L5Q_perm/L4
Path Group  : sys_clk
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.015  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.299
  Launch Clock Delay      :  3.096
  Clock Pessimism Removal :  -0.188

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
 IOBS_TB_156_0/DIN                 td                    0.735       0.735 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.735         sys_clk_ibuf/ntD 
 IOL_159_5/INCK                    td                    0.038       0.773 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.428       2.201         _N0              
 USCM_84_108/CLK_USCM              td                    0.000       2.201 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=214)      0.895       3.096         ntclkbufg_0      
 CLMA_62_132/CLK                                                           r       u_CORES/u_debug_core_0/u0_trig_unit/signal_dly[3]/opit_0_inv/CLK

 CLMA_62_132/Q1                    tco                   0.180       3.276 f       u_CORES/u_debug_core_0/u0_trig_unit/signal_dly[3]/opit_0_inv/Q
                                   net (fanout=1)        0.058       3.334         u_CORES/u_debug_core_0/u0_trig_unit/signal_dly [3]
 CLMS_62_133/C4                                                            f       u_CORES/u_debug_core_0/u0_trig_unit/match_single[3]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                   3.334         Logic Levels: 0  
                                                                                   Logic: 0.180ns(75.630%), Route: 0.058ns(24.370%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
 IOBS_TB_156_0/DIN                 td                    0.861       0.861 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.861         sys_clk_ibuf/ntD 
 IOL_159_5/INCK                    td                    0.058       0.919 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.455       2.374         _N0              
 USCM_84_108/CLK_USCM              td                    0.000       2.374 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=214)      0.925       3.299         ntclkbufg_0      
 CLMS_62_133/CLK                                                           r       u_CORES/u_debug_core_0/u0_trig_unit/match_single[3]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.188       3.111                          
 clock uncertainty                                       0.000       3.111                          

 Hold time                                              -0.028       3.083                          

 Data required time                                                  3.083                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.083                          
 Data arrival time                                                   3.334                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.251                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u0_trig_unit/signal_dly[4]/opit_0_inv/CLK
Endpoint    : u_CORES/u_debug_core_0/u0_trig_unit/match_single[4]/opit_0_inv_L5Q_perm/L4
Path Group  : sys_clk
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.015  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.299
  Launch Clock Delay      :  3.096
  Clock Pessimism Removal :  -0.188

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
 IOBS_TB_156_0/DIN                 td                    0.735       0.735 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.735         sys_clk_ibuf/ntD 
 IOL_159_5/INCK                    td                    0.038       0.773 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.428       2.201         _N0              
 USCM_84_108/CLK_USCM              td                    0.000       2.201 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=214)      0.895       3.096         ntclkbufg_0      
 CLMA_62_132/CLK                                                           r       u_CORES/u_debug_core_0/u0_trig_unit/signal_dly[4]/opit_0_inv/CLK

 CLMA_62_132/Q2                    tco                   0.180       3.276 f       u_CORES/u_debug_core_0/u0_trig_unit/signal_dly[4]/opit_0_inv/Q
                                   net (fanout=1)        0.058       3.334         u_CORES/u_debug_core_0/u0_trig_unit/signal_dly [4]
 CLMS_62_133/A4                                                            f       u_CORES/u_debug_core_0/u0_trig_unit/match_single[4]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                   3.334         Logic Levels: 0  
                                                                                   Logic: 0.180ns(75.630%), Route: 0.058ns(24.370%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
 IOBS_TB_156_0/DIN                 td                    0.861       0.861 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.861         sys_clk_ibuf/ntD 
 IOL_159_5/INCK                    td                    0.058       0.919 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.455       2.374         _N0              
 USCM_84_108/CLK_USCM              td                    0.000       2.374 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=214)      0.925       3.299         ntclkbufg_0      
 CLMS_62_133/CLK                                                           r       u_CORES/u_debug_core_0/u0_trig_unit/match_single[4]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.188       3.111                          
 clock uncertainty                                       0.000       3.111                          

 Hold time                                              -0.029       3.082                          

 Data required time                                                  3.082                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.082                          
 Data arrival time                                                   3.334                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.252                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/DATA_ff[0][3]/opit_0/CLK
Endpoint    : u_CORES/u_debug_core_0/u_Data_Capture_Memory/block_ram.ram_data_2/iGopDrm/DA0[0]
Path Group  : sys_clk
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.299
  Launch Clock Delay      :  3.096
  Clock Pessimism Removal :  -0.184

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
 IOBS_TB_156_0/DIN                 td                    0.735       0.735 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.735         sys_clk_ibuf/ntD 
 IOL_159_5/INCK                    td                    0.038       0.773 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.428       2.201         _N0              
 USCM_84_108/CLK_USCM              td                    0.000       2.201 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=214)      0.895       3.096         ntclkbufg_0      
 CLMS_78_145/CLK                                                           r       u_CORES/u_debug_core_0/DATA_ff[0][3]/opit_0/CLK

 CLMS_78_145/Q0                    tco                   0.182       3.278 r       u_CORES/u_debug_core_0/DATA_ff[0][3]/opit_0/Q
                                   net (fanout=1)        0.197       3.475         u_CORES/u_debug_core_0/DATA_ff[0] [3]
 DRM_82_148/DA0[0]                                                         r       u_CORES/u_debug_core_0/u_Data_Capture_Memory/block_ram.ram_data_2/iGopDrm/DA0[0]

 Data arrival time                                                   3.475         Logic Levels: 0  
                                                                                   Logic: 0.182ns(48.021%), Route: 0.197ns(51.979%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
 IOBS_TB_156_0/DIN                 td                    0.861       0.861 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.861         sys_clk_ibuf/ntD 
 IOL_159_5/INCK                    td                    0.058       0.919 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.455       2.374         _N0              
 USCM_84_108/CLK_USCM              td                    0.000       2.374 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=214)      0.925       3.299         ntclkbufg_0      
 DRM_82_148/CLKA[0]                                                        r       u_CORES/u_debug_core_0/u_Data_Capture_Memory/block_ram.ram_data_2/iGopDrm/CLKA[0]
 clock pessimism                                        -0.184       3.115                          
 clock uncertainty                                       0.000       3.115                          

 Hold time                                               0.102       3.217                          

 Data required time                                                  3.217                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.217                          
 Data arrival time                                                   3.475                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.258                          
====================================================================================================

====================================================================================================

Startpoint  : u_da_wave_send/freq_cnt[2]/opit_0_L5Q_perm/CLK
Endpoint    : u_da_wave_send/rd_addr[6]/opit_0_A2Q21/CE
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.887
  Launch Clock Delay      :  3.096
  Clock Pessimism Removal :  0.190

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
 IOBS_TB_156_0/DIN                 td                    0.861       0.861 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.861         sys_clk_ibuf/ntD 
 IOL_159_5/INCK                    td                    0.058       0.919 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.555       1.474         _N0              
 PLL_158_55/CLK_OUT0               td                    0.083       1.557 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.614       2.171         clk_50m          
 USCM_84_109/CLK_USCM              td                    0.000       2.171 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=8)        0.925       3.096         ntclkbufg_2      
 CLMS_102_93/CLK                                                           r       u_da_wave_send/freq_cnt[2]/opit_0_L5Q_perm/CLK

 CLMS_102_93/Q1                    tco                   0.223       3.319 f       u_da_wave_send/freq_cnt[2]/opit_0_L5Q_perm/Q
                                   net (fanout=3)        0.253       3.572         u_da_wave_send/freq_cnt [2]
 CLMS_102_97/Y0                    td                    0.226       3.798 f       u_da_wave_send/N24_3/gateop_perm/Z
                                   net (fanout=3)        0.286       4.084         u_da_wave_send/N24
 CLMA_110_88/CECO                  td                    0.132       4.216 f       u_da_wave_send/rd_addr[4]/opit_0_A2Q21/CEOUT
                                   net (fanout=2)        0.000       4.216         ntR58            
 CLMA_110_92/CECI                                                          f       u_da_wave_send/rd_addr[6]/opit_0_A2Q21/CE

 Data arrival time                                                   4.216         Logic Levels: 2  
                                                                                   Logic: 0.581ns(51.875%), Route: 0.539ns(48.125%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                        20.000      20.000 r                        
 V9                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000      20.000         sys_clk          
 IOBS_TB_156_0/DIN                 td                    0.735      20.735 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.735         sys_clk_ibuf/ntD 
 IOL_159_5/INCK                    td                    0.038      20.773 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.538      21.311         _N0              
 PLL_158_55/CLK_OUT0               td                    0.078      21.389 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.603      21.992         clk_50m          
 USCM_84_109/CLK_USCM              td                    0.000      21.992 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=8)        0.895      22.887         ntclkbufg_2      
 CLMA_110_92/CLK                                                           r       u_da_wave_send/rd_addr[6]/opit_0_A2Q21/CLK
 clock pessimism                                         0.190      23.077                          
 clock uncertainty                                      -0.150      22.927                          

 Setup time                                             -0.576      22.351                          

 Data required time                                                 22.351                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 22.351                          
 Data arrival time                                                   4.216                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        18.135                          
====================================================================================================

====================================================================================================

Startpoint  : u_da_wave_send/freq_cnt[2]/opit_0_L5Q_perm/CLK
Endpoint    : u_da_wave_send/rd_addr[7]/opit_0_AQ/CE
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.887
  Launch Clock Delay      :  3.096
  Clock Pessimism Removal :  0.190

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
 IOBS_TB_156_0/DIN                 td                    0.861       0.861 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.861         sys_clk_ibuf/ntD 
 IOL_159_5/INCK                    td                    0.058       0.919 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.555       1.474         _N0              
 PLL_158_55/CLK_OUT0               td                    0.083       1.557 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.614       2.171         clk_50m          
 USCM_84_109/CLK_USCM              td                    0.000       2.171 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=8)        0.925       3.096         ntclkbufg_2      
 CLMS_102_93/CLK                                                           r       u_da_wave_send/freq_cnt[2]/opit_0_L5Q_perm/CLK

 CLMS_102_93/Q1                    tco                   0.223       3.319 f       u_da_wave_send/freq_cnt[2]/opit_0_L5Q_perm/Q
                                   net (fanout=3)        0.253       3.572         u_da_wave_send/freq_cnt [2]
 CLMS_102_97/Y0                    td                    0.226       3.798 f       u_da_wave_send/N24_3/gateop_perm/Z
                                   net (fanout=3)        0.286       4.084         u_da_wave_send/N24
 CLMA_110_88/CECO                  td                    0.132       4.216 f       u_da_wave_send/rd_addr[4]/opit_0_A2Q21/CEOUT
                                   net (fanout=2)        0.000       4.216         ntR58            
 CLMA_110_92/CECI                                                          f       u_da_wave_send/rd_addr[7]/opit_0_AQ/CE

 Data arrival time                                                   4.216         Logic Levels: 2  
                                                                                   Logic: 0.581ns(51.875%), Route: 0.539ns(48.125%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                        20.000      20.000 r                        
 V9                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000      20.000         sys_clk          
 IOBS_TB_156_0/DIN                 td                    0.735      20.735 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.735         sys_clk_ibuf/ntD 
 IOL_159_5/INCK                    td                    0.038      20.773 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.538      21.311         _N0              
 PLL_158_55/CLK_OUT0               td                    0.078      21.389 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.603      21.992         clk_50m          
 USCM_84_109/CLK_USCM              td                    0.000      21.992 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=8)        0.895      22.887         ntclkbufg_2      
 CLMA_110_92/CLK                                                           r       u_da_wave_send/rd_addr[7]/opit_0_AQ/CLK
 clock pessimism                                         0.190      23.077                          
 clock uncertainty                                      -0.150      22.927                          

 Setup time                                             -0.576      22.351                          

 Data required time                                                 22.351                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 22.351                          
 Data arrival time                                                   4.216                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        18.135                          
====================================================================================================

====================================================================================================

Startpoint  : u_da_wave_send/freq_cnt[2]/opit_0_L5Q_perm/CLK
Endpoint    : u_da_wave_send/rd_addr[2]/opit_0_A2Q21/CE
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.887
  Launch Clock Delay      :  3.096
  Clock Pessimism Removal :  0.190

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
 IOBS_TB_156_0/DIN                 td                    0.861       0.861 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.861         sys_clk_ibuf/ntD 
 IOL_159_5/INCK                    td                    0.058       0.919 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.555       1.474         _N0              
 PLL_158_55/CLK_OUT0               td                    0.083       1.557 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.614       2.171         clk_50m          
 USCM_84_109/CLK_USCM              td                    0.000       2.171 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=8)        0.925       3.096         ntclkbufg_2      
 CLMS_102_93/CLK                                                           r       u_da_wave_send/freq_cnt[2]/opit_0_L5Q_perm/CLK

 CLMS_102_93/Q1                    tco                   0.223       3.319 f       u_da_wave_send/freq_cnt[2]/opit_0_L5Q_perm/Q
                                   net (fanout=3)        0.253       3.572         u_da_wave_send/freq_cnt [2]
 CLMS_102_97/Y0                    td                    0.226       3.798 f       u_da_wave_send/N24_3/gateop_perm/Z
                                   net (fanout=3)        0.286       4.084         u_da_wave_send/N24
 CLMA_110_88/CE                                                            f       u_da_wave_send/rd_addr[2]/opit_0_A2Q21/CE

 Data arrival time                                                   4.084         Logic Levels: 1  
                                                                                   Logic: 0.449ns(45.445%), Route: 0.539ns(54.555%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                        20.000      20.000 r                        
 V9                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000      20.000         sys_clk          
 IOBS_TB_156_0/DIN                 td                    0.735      20.735 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.735         sys_clk_ibuf/ntD 
 IOL_159_5/INCK                    td                    0.038      20.773 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.538      21.311         _N0              
 PLL_158_55/CLK_OUT0               td                    0.078      21.389 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.603      21.992         clk_50m          
 USCM_84_109/CLK_USCM              td                    0.000      21.992 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=8)        0.895      22.887         ntclkbufg_2      
 CLMA_110_88/CLK                                                           r       u_da_wave_send/rd_addr[2]/opit_0_A2Q21/CLK
 clock pessimism                                         0.190      23.077                          
 clock uncertainty                                      -0.150      22.927                          

 Setup time                                             -0.476      22.451                          

 Data required time                                                 22.451                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 22.451                          
 Data arrival time                                                   4.084                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        18.367                          
====================================================================================================

====================================================================================================

Startpoint  : u_da_wave_send/freq_cnt[0]/opit_0_L5Q_perm/CLK
Endpoint    : u_da_wave_send/freq_cnt[1]/opit_0_L5Q_perm/L4
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.001  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.096
  Launch Clock Delay      :  2.887
  Clock Pessimism Removal :  -0.208

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
 IOBS_TB_156_0/DIN                 td                    0.735       0.735 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.735         sys_clk_ibuf/ntD 
 IOL_159_5/INCK                    td                    0.038       0.773 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.538       1.311         _N0              
 PLL_158_55/CLK_OUT0               td                    0.078       1.389 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.603       1.992         clk_50m          
 USCM_84_109/CLK_USCM              td                    0.000       1.992 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=8)        0.895       2.887         ntclkbufg_2      
 CLMS_102_93/CLK                                                           r       u_da_wave_send/freq_cnt[0]/opit_0_L5Q_perm/CLK

 CLMS_102_93/Q2                    tco                   0.180       3.067 f       u_da_wave_send/freq_cnt[0]/opit_0_L5Q_perm/Q
                                   net (fanout=4)        0.061       3.128         u_da_wave_send/freq_cnt [0]
 CLMS_102_93/A4                                                            f       u_da_wave_send/freq_cnt[1]/opit_0_L5Q_perm/L4

 Data arrival time                                                   3.128         Logic Levels: 0  
                                                                                   Logic: 0.180ns(74.689%), Route: 0.061ns(25.311%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
 IOBS_TB_156_0/DIN                 td                    0.861       0.861 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.861         sys_clk_ibuf/ntD 
 IOL_159_5/INCK                    td                    0.058       0.919 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.555       1.474         _N0              
 PLL_158_55/CLK_OUT0               td                    0.083       1.557 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.614       2.171         clk_50m          
 USCM_84_109/CLK_USCM              td                    0.000       2.171 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=8)        0.925       3.096         ntclkbufg_2      
 CLMS_102_93/CLK                                                           r       u_da_wave_send/freq_cnt[1]/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.208       2.888                          
 clock uncertainty                                       0.000       2.888                          

 Hold time                                              -0.029       2.859                          

 Data required time                                                  2.859                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.859                          
 Data arrival time                                                   3.128                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.269                          
====================================================================================================

====================================================================================================

Startpoint  : u_da_wave_send/freq_cnt[1]/opit_0_L5Q_perm/CLK
Endpoint    : u_da_wave_send/freq_cnt[2]/opit_0_L5Q_perm/L4
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.001  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.096
  Launch Clock Delay      :  2.887
  Clock Pessimism Removal :  -0.208

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
 IOBS_TB_156_0/DIN                 td                    0.735       0.735 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.735         sys_clk_ibuf/ntD 
 IOL_159_5/INCK                    td                    0.038       0.773 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.538       1.311         _N0              
 PLL_158_55/CLK_OUT0               td                    0.078       1.389 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.603       1.992         clk_50m          
 USCM_84_109/CLK_USCM              td                    0.000       1.992 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=8)        0.895       2.887         ntclkbufg_2      
 CLMS_102_93/CLK                                                           r       u_da_wave_send/freq_cnt[1]/opit_0_L5Q_perm/CLK

 CLMS_102_93/Q0                    tco                   0.179       3.066 f       u_da_wave_send/freq_cnt[1]/opit_0_L5Q_perm/Q
                                   net (fanout=3)        0.063       3.129         u_da_wave_send/freq_cnt [1]
 CLMS_102_93/B4                                                            f       u_da_wave_send/freq_cnt[2]/opit_0_L5Q_perm/L4

 Data arrival time                                                   3.129         Logic Levels: 0  
                                                                                   Logic: 0.179ns(73.967%), Route: 0.063ns(26.033%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
 IOBS_TB_156_0/DIN                 td                    0.861       0.861 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.861         sys_clk_ibuf/ntD 
 IOL_159_5/INCK                    td                    0.058       0.919 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.555       1.474         _N0              
 PLL_158_55/CLK_OUT0               td                    0.083       1.557 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.614       2.171         clk_50m          
 USCM_84_109/CLK_USCM              td                    0.000       2.171 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=8)        0.925       3.096         ntclkbufg_2      
 CLMS_102_93/CLK                                                           r       u_da_wave_send/freq_cnt[2]/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.208       2.888                          
 clock uncertainty                                       0.000       2.888                          

 Hold time                                              -0.029       2.859                          

 Data required time                                                  2.859                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.859                          
 Data arrival time                                                   3.129                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.270                          
====================================================================================================

====================================================================================================

Startpoint  : u_da_wave_send/freq_cnt[1]/opit_0_L5Q_perm/CLK
Endpoint    : u_da_wave_send/freq_cnt[1]/opit_0_L5Q_perm/L0
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.096
  Launch Clock Delay      :  2.887
  Clock Pessimism Removal :  -0.209

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
 IOBS_TB_156_0/DIN                 td                    0.735       0.735 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.735         sys_clk_ibuf/ntD 
 IOL_159_5/INCK                    td                    0.038       0.773 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.538       1.311         _N0              
 PLL_158_55/CLK_OUT0               td                    0.078       1.389 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.603       1.992         clk_50m          
 USCM_84_109/CLK_USCM              td                    0.000       1.992 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=8)        0.895       2.887         ntclkbufg_2      
 CLMS_102_93/CLK                                                           r       u_da_wave_send/freq_cnt[1]/opit_0_L5Q_perm/CLK

 CLMS_102_93/Q0                    tco                   0.179       3.066 f       u_da_wave_send/freq_cnt[1]/opit_0_L5Q_perm/Q
                                   net (fanout=3)        0.063       3.129         u_da_wave_send/freq_cnt [1]
 CLMS_102_93/A0                                                            f       u_da_wave_send/freq_cnt[1]/opit_0_L5Q_perm/L0

 Data arrival time                                                   3.129         Logic Levels: 0  
                                                                                   Logic: 0.179ns(73.967%), Route: 0.063ns(26.033%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
 IOBS_TB_156_0/DIN                 td                    0.861       0.861 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.861         sys_clk_ibuf/ntD 
 IOL_159_5/INCK                    td                    0.058       0.919 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.555       1.474         _N0              
 PLL_158_55/CLK_OUT0               td                    0.083       1.557 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.614       2.171         clk_50m          
 USCM_84_109/CLK_USCM              td                    0.000       2.171 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=8)        0.925       3.096         ntclkbufg_2      
 CLMS_102_93/CLK                                                           r       u_da_wave_send/freq_cnt[1]/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.209       2.887                          
 clock uncertainty                                       0.000       2.887                          

 Hold time                                              -0.078       2.809                          

 Data required time                                                  2.809                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.809                          
 Data arrival time                                                   3.129                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.320                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/L3
Path Group  : DebugCore_JCLK
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.014  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.461
  Launch Clock Delay      :  3.376
  Clock Pessimism Removal :  -0.071

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_325_1/TCK                                     0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        2.451       2.451         u_CORES/drck_o   
 USCM_84_110/CLK_USCM              td                    0.000       2.451 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=117)      0.925       3.376         ntclkbufg_1      
 CLMS_70_157/CLK                                                           r       u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/CLK

 CLMS_70_157/Q0                    tco                   0.221       3.597 f       u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/Q
                                   net (fanout=9)        0.390       3.987         u_CORES/u_jtag_hub/data_ctrl
 CLMA_70_136/B3                                                            f       u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/L3

 Data arrival time                                                   3.987         Logic Levels: 0  
                                                                                   Logic: 0.221ns(36.170%), Route: 0.390ns(63.830%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                        25.000      25.000 f                        
 SCANCHAIN_325_1/TCK                                     0.000      25.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        2.543      27.543         u_CORES/drck_o   
 USCM_84_110/CLK_USCM              td                    0.000      27.543 f       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=117)      0.918      28.461         ntclkbufg_1      
 CLMA_70_136/CLK                                                           f       u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.071      28.390                          
 clock uncertainty                                      -0.050      28.340                          

 Setup time                                             -0.267      28.073                          

 Data required time                                                 28.073                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 28.073                          
 Data arrival time                                                   3.987                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        24.086                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_jtag_hub/id.id_o[2]/opit_0_inv_L5Q_perm/L2
Path Group  : DebugCore_JCLK
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.014  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.461
  Launch Clock Delay      :  3.376
  Clock Pessimism Removal :  -0.071

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_325_1/TCK                                     0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        2.451       2.451         u_CORES/drck_o   
 USCM_84_110/CLK_USCM              td                    0.000       2.451 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=117)      0.925       3.376         ntclkbufg_1      
 CLMS_70_157/CLK                                                           r       u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/CLK

 CLMS_70_157/Q0                    tco                   0.221       3.597 f       u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/Q
                                   net (fanout=9)        0.321       3.918         u_CORES/u_jtag_hub/data_ctrl
 CLMS_70_133/A2                                                            f       u_CORES/u_jtag_hub/id.id_o[2]/opit_0_inv_L5Q_perm/L2

 Data arrival time                                                   3.918         Logic Levels: 0  
                                                                                   Logic: 0.221ns(40.775%), Route: 0.321ns(59.225%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                        25.000      25.000 f                        
 SCANCHAIN_325_1/TCK                                     0.000      25.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        2.543      27.543         u_CORES/drck_o   
 USCM_84_110/CLK_USCM              td                    0.000      27.543 f       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=117)      0.918      28.461         ntclkbufg_1      
 CLMS_70_133/CLK                                                           f       u_CORES/u_jtag_hub/id.id_o[2]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.071      28.390                          
 clock uncertainty                                      -0.050      28.340                          

 Setup time                                             -0.286      28.054                          

 Data required time                                                 28.054                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 28.054                          
 Data arrival time                                                   3.918                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        24.136                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_jtag_hub/id.id_o[3]/opit_0_inv_L5Q_perm/L3
Path Group  : DebugCore_JCLK
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.014  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.461
  Launch Clock Delay      :  3.376
  Clock Pessimism Removal :  -0.071

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_325_1/TCK                                     0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        2.451       2.451         u_CORES/drck_o   
 USCM_84_110/CLK_USCM              td                    0.000       2.451 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=117)      0.925       3.376         ntclkbufg_1      
 CLMS_70_157/CLK                                                           r       u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/CLK

 CLMS_70_157/Q0                    tco                   0.221       3.597 f       u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/Q
                                   net (fanout=9)        0.321       3.918         u_CORES/u_jtag_hub/data_ctrl
 CLMS_70_133/B3                                                            f       u_CORES/u_jtag_hub/id.id_o[3]/opit_0_inv_L5Q_perm/L3

 Data arrival time                                                   3.918         Logic Levels: 0  
                                                                                   Logic: 0.221ns(40.775%), Route: 0.321ns(59.225%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                        25.000      25.000 f                        
 SCANCHAIN_325_1/TCK                                     0.000      25.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        2.543      27.543         u_CORES/drck_o   
 USCM_84_110/CLK_USCM              td                    0.000      27.543 f       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=117)      0.918      28.461         ntclkbufg_1      
 CLMS_70_133/CLK                                                           f       u_CORES/u_jtag_hub/id.id_o[3]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.071      28.390                          
 clock uncertainty                                      -0.050      28.340                          

 Setup time                                             -0.267      28.073                          

 Data required time                                                 28.073                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 28.073                          
 Data arrival time                                                   3.918                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        24.155                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/shft.shift_data[8]/opit_0_L5Q_perm/CLK
Endpoint    : u_CORES/u_jtag_hub/shft.shift_data[7]/opit_0_L5Q_perm/L4
Path Group  : DebugCore_JCLK
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.001  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.376
  Launch Clock Delay      :  3.144
  Clock Pessimism Removal :  -0.231

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_325_1/TCK                                     0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        2.249       2.249         u_CORES/drck_o   
 USCM_84_110/CLK_USCM              td                    0.000       2.249 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=117)      0.895       3.144         ntclkbufg_1      
 CLMS_66_137/CLK                                                           r       u_CORES/u_jtag_hub/shft.shift_data[8]/opit_0_L5Q_perm/CLK

 CLMS_66_137/Q1                    tco                   0.180       3.324 f       u_CORES/u_jtag_hub/shft.shift_data[8]/opit_0_L5Q_perm/Q
                                   net (fanout=3)        0.059       3.383         u_CORES/u_jtag_hub/shift_data [8]
 CLMS_66_137/C4                                                            f       u_CORES/u_jtag_hub/shft.shift_data[7]/opit_0_L5Q_perm/L4

 Data arrival time                                                   3.383         Logic Levels: 0  
                                                                                   Logic: 0.180ns(75.314%), Route: 0.059ns(24.686%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_325_1/TCK                                     0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        2.451       2.451         u_CORES/drck_o   
 USCM_84_110/CLK_USCM              td                    0.000       2.451 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=117)      0.925       3.376         ntclkbufg_1      
 CLMS_66_137/CLK                                                           r       u_CORES/u_jtag_hub/shft.shift_data[7]/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.231       3.145                          
 clock uncertainty                                       0.000       3.145                          

 Hold time                                              -0.028       3.117                          

 Data required time                                                  3.117                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.117                          
 Data arrival time                                                   3.383                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.266                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/bit_cnt[4]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/bit_cnt[4]/opit_0_inv_L5Q_perm/L4
Path Group  : DebugCore_JCLK
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.376
  Launch Clock Delay      :  3.144
  Clock Pessimism Removal :  -0.232

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_325_1/TCK                                     0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        2.249       2.249         u_CORES/drck_o   
 USCM_84_110/CLK_USCM              td                    0.000       2.249 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=117)      0.895       3.144         ntclkbufg_1      
 CLMS_62_117/CLK                                                           r       u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/bit_cnt[4]/opit_0_inv_L5Q_perm/CLK

 CLMS_62_117/Q3                    tco                   0.178       3.322 f       u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/bit_cnt[4]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=3)        0.061       3.383         u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/bit_cnt [4]
 CLMS_62_117/D4                                                            f       u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/bit_cnt[4]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                   3.383         Logic Levels: 0  
                                                                                   Logic: 0.178ns(74.477%), Route: 0.061ns(25.523%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_325_1/TCK                                     0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        2.451       2.451         u_CORES/drck_o   
 USCM_84_110/CLK_USCM              td                    0.000       2.451 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=117)      0.925       3.376         ntclkbufg_1      
 CLMS_62_117/CLK                                                           r       u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/bit_cnt[4]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.232       3.144                          
 clock uncertainty                                       0.000       3.144                          

 Hold time                                              -0.028       3.116                          

 Data required time                                                  3.116                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.116                          
 Data arrival time                                                   3.383                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.267                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_Storage_Condition/conf_reg[11]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u_Storage_Condition/conf_reg[10]/opit_0_inv_L5Q_perm/L4
Path Group  : DebugCore_JCLK
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.001  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.376
  Launch Clock Delay      :  3.144
  Clock Pessimism Removal :  -0.231

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_325_1/TCK                                     0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        2.249       2.249         u_CORES/drck_o   
 USCM_84_110/CLK_USCM              td                    0.000       2.249 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=117)      0.895       3.144         ntclkbufg_1      
 CLMA_74_124/CLK                                                           r       u_CORES/u_debug_core_0/u_Storage_Condition/conf_reg[11]/opit_0_inv_L5Q_perm/CLK

 CLMA_74_124/Q0                    tco                   0.179       3.323 f       u_CORES/u_debug_core_0/u_Storage_Condition/conf_reg[11]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=5)        0.062       3.385         u_CORES/u_debug_core_0/u_Storage_Condition/conf_reg [11]
 CLMA_74_124/B4                                                            f       u_CORES/u_debug_core_0/u_Storage_Condition/conf_reg[10]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                   3.385         Logic Levels: 0  
                                                                                   Logic: 0.179ns(74.274%), Route: 0.062ns(25.726%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_325_1/TCK                                     0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        2.451       2.451         u_CORES/drck_o   
 USCM_84_110/CLK_USCM              td                    0.000       2.451 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=117)      0.925       3.376         ntclkbufg_1      
 CLMA_74_124/CLK                                                           r       u_CORES/u_debug_core_0/u_Storage_Condition/conf_reg[10]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.231       3.145                          
 clock uncertainty                                       0.000       3.145                          

 Hold time                                              -0.029       3.116                          

 Data required time                                                  3.116                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.116                          
 Data arrival time                                                   3.385                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.269                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[1]/opit_0_inv/CLK
Endpoint    : u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same.counter[7]/opit_0_inv_L5Q_perm/L3
Path Group  : DebugCore_JCLK
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.651  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.144
  Launch Clock Delay      :  2.493
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                        25.000      25.000 r                        
 SCANCHAIN_325_1/CAPTUREDR                               0.000      25.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=11)       2.493      27.493         u_CORES/capt_o   
 CLMA_70_132/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[1]/opit_0_inv/CLK

 CLMA_70_132/Q1                    tco                   0.223      27.716 f       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[1]/opit_0_inv/Q
                                   net (fanout=8)        0.265      27.981         u_CORES/u_debug_core_0/conf_id_o [1]
 CLMS_70_129/Y3                    td                    0.358      28.339 f       u_CORES/u_debug_core_0/u_hub_data_decode/N258_7/gateop_perm/Z
                                   net (fanout=8)        0.427      28.766         u_CORES/u_debug_core_0/u_hub_data_decode/N258
 CLMA_94_132/Y1                    td                    0.360      29.126 f       u_CORES/u_debug_core_0/u_rd_addr_gen/N501/gateop_perm/Z
                                   net (fanout=13)       0.258      29.384         u_CORES/u_debug_core_0/u_rd_addr_gen/N501
 CLMA_90_133/Y3                    td                    0.221      29.605 r       u_CORES/u_debug_core_0/u_rd_addr_gen/N505_1/gateop_perm/Z
                                   net (fanout=2)        0.073      29.678         u_CORES/u_debug_core_0/u_rd_addr_gen/N505
 CLMA_90_133/Y1                    td                    0.222      29.900 r       u_CORES/u_debug_core_0/u_rd_addr_gen/N487_10/gateop/Z
                                   net (fanout=1)        0.072      29.972         u_CORES/u_debug_core_0/u_rd_addr_gen/_N122
 CLMA_90_133/Y2                    td                    0.150      30.122 f       u_CORES/u_debug_core_0/u_rd_addr_gen/N487_14_2/gateop_perm/Z
                                   net (fanout=1)        0.251      30.373         u_CORES/u_debug_core_0/u_rd_addr_gen/_N1651
 CLMA_94_132/Y2                    td                    0.227      30.600 f       u_CORES/u_debug_core_0/u_rd_addr_gen/N487_14_3/gateop_perm/Z
                                   net (fanout=8)        0.259      30.859         u_CORES/u_debug_core_0/u_rd_addr_gen/_N123
 CLMS_98_129/Y0                    td                    0.162      31.021 r       u_CORES/u_debug_core_0/u_rd_addr_gen/N487_16[7]/gateop_perm/Z
                                   net (fanout=1)        0.075      31.096         u_CORES/u_debug_core_0/u_rd_addr_gen/_N260
 CLMA_98_128/D3                                                            r       u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same.counter[7]/opit_0_inv_L5Q_perm/L3

 Data arrival time                                                  31.096         Logic Levels: 7  
                                                                                   Logic: 1.923ns(53.372%), Route: 1.680ns(46.628%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                        50.000      50.000 r                        
 SCANCHAIN_325_1/TCK                                     0.000      50.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        2.249      52.249         u_CORES/drck_o   
 USCM_84_110/CLK_USCM              td                    0.000      52.249 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=117)      0.895      53.144         ntclkbufg_1      
 CLMA_98_128/CLK                                                           r       u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same.counter[7]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.000      53.144                          
 clock uncertainty                                      -0.050      53.094                          

 Setup time                                             -0.290      52.804                          

 Data required time                                                 52.804                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 52.804                          
 Data arrival time                                                  31.096                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        21.708                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[1]/opit_0_inv/CLK
Endpoint    : u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same.counter[5]/opit_0_inv_L5Q_perm/L1
Path Group  : DebugCore_JCLK
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.651  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.144
  Launch Clock Delay      :  2.493
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                        25.000      25.000 r                        
 SCANCHAIN_325_1/CAPTUREDR                               0.000      25.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=11)       2.493      27.493         u_CORES/capt_o   
 CLMA_70_132/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[1]/opit_0_inv/CLK

 CLMA_70_132/Q1                    tco                   0.223      27.716 f       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[1]/opit_0_inv/Q
                                   net (fanout=8)        0.265      27.981         u_CORES/u_debug_core_0/conf_id_o [1]
 CLMS_70_129/Y3                    td                    0.358      28.339 f       u_CORES/u_debug_core_0/u_hub_data_decode/N258_7/gateop_perm/Z
                                   net (fanout=8)        0.427      28.766         u_CORES/u_debug_core_0/u_hub_data_decode/N258
 CLMA_94_132/Y1                    td                    0.360      29.126 f       u_CORES/u_debug_core_0/u_rd_addr_gen/N501/gateop_perm/Z
                                   net (fanout=13)       0.258      29.384         u_CORES/u_debug_core_0/u_rd_addr_gen/N501
 CLMA_90_133/Y3                    td                    0.221      29.605 r       u_CORES/u_debug_core_0/u_rd_addr_gen/N505_1/gateop_perm/Z
                                   net (fanout=2)        0.073      29.678         u_CORES/u_debug_core_0/u_rd_addr_gen/N505
 CLMA_90_133/Y1                    td                    0.222      29.900 r       u_CORES/u_debug_core_0/u_rd_addr_gen/N487_10/gateop/Z
                                   net (fanout=1)        0.072      29.972         u_CORES/u_debug_core_0/u_rd_addr_gen/_N122
 CLMA_90_133/Y2                    td                    0.150      30.122 f       u_CORES/u_debug_core_0/u_rd_addr_gen/N487_14_2/gateop_perm/Z
                                   net (fanout=1)        0.251      30.373         u_CORES/u_debug_core_0/u_rd_addr_gen/_N1651
 CLMA_94_132/Y2                    td                    0.227      30.600 f       u_CORES/u_debug_core_0/u_rd_addr_gen/N487_14_3/gateop_perm/Z
                                   net (fanout=8)        0.070      30.670         u_CORES/u_debug_core_0/u_rd_addr_gen/_N123
 CLMA_94_132/Y3                    td                    0.222      30.892 f       u_CORES/u_debug_core_0/u_rd_addr_gen/N487_16[5]/gateop_perm/Z
                                   net (fanout=1)        0.150      31.042         u_CORES/u_debug_core_0/u_rd_addr_gen/_N258
 CLMA_94_132/A1                                                            f       u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same.counter[5]/opit_0_inv_L5Q_perm/L1

 Data arrival time                                                  31.042         Logic Levels: 7  
                                                                                   Logic: 1.983ns(55.875%), Route: 1.566ns(44.125%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                        50.000      50.000 r                        
 SCANCHAIN_325_1/TCK                                     0.000      50.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        2.249      52.249         u_CORES/drck_o   
 USCM_84_110/CLK_USCM              td                    0.000      52.249 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=117)      0.895      53.144         ntclkbufg_1      
 CLMA_94_132/CLK                                                           r       u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same.counter[5]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.000      53.144                          
 clock uncertainty                                      -0.050      53.094                          

 Setup time                                             -0.191      52.903                          

 Data required time                                                 52.903                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 52.903                          
 Data arrival time                                                  31.042                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        21.861                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[1]/opit_0_inv/CLK
Endpoint    : u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same.counter[2]/opit_0_inv_L5Q_perm/L1
Path Group  : DebugCore_JCLK
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.651  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.144
  Launch Clock Delay      :  2.493
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                        25.000      25.000 r                        
 SCANCHAIN_325_1/CAPTUREDR                               0.000      25.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=11)       2.493      27.493         u_CORES/capt_o   
 CLMA_70_132/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[1]/opit_0_inv/CLK

 CLMA_70_132/Q1                    tco                   0.223      27.716 f       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[1]/opit_0_inv/Q
                                   net (fanout=8)        0.265      27.981         u_CORES/u_debug_core_0/conf_id_o [1]
 CLMS_70_129/Y3                    td                    0.358      28.339 f       u_CORES/u_debug_core_0/u_hub_data_decode/N258_7/gateop_perm/Z
                                   net (fanout=8)        0.427      28.766         u_CORES/u_debug_core_0/u_hub_data_decode/N258
 CLMA_94_132/Y1                    td                    0.360      29.126 f       u_CORES/u_debug_core_0/u_rd_addr_gen/N501/gateop_perm/Z
                                   net (fanout=13)       0.258      29.384         u_CORES/u_debug_core_0/u_rd_addr_gen/N501
 CLMA_90_133/Y3                    td                    0.221      29.605 r       u_CORES/u_debug_core_0/u_rd_addr_gen/N505_1/gateop_perm/Z
                                   net (fanout=2)        0.073      29.678         u_CORES/u_debug_core_0/u_rd_addr_gen/N505
 CLMA_90_133/Y1                    td                    0.222      29.900 r       u_CORES/u_debug_core_0/u_rd_addr_gen/N487_10/gateop/Z
                                   net (fanout=1)        0.072      29.972         u_CORES/u_debug_core_0/u_rd_addr_gen/_N122
 CLMA_90_133/Y2                    td                    0.150      30.122 f       u_CORES/u_debug_core_0/u_rd_addr_gen/N487_14_2/gateop_perm/Z
                                   net (fanout=1)        0.251      30.373         u_CORES/u_debug_core_0/u_rd_addr_gen/_N1651
 CLMA_94_132/Y2                    td                    0.227      30.600 f       u_CORES/u_debug_core_0/u_rd_addr_gen/N487_14_3/gateop_perm/Z
                                   net (fanout=8)        0.258      30.858         u_CORES/u_debug_core_0/u_rd_addr_gen/_N123
 CLMA_98_128/A1                                                            f       u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same.counter[2]/opit_0_inv_L5Q_perm/L1

 Data arrival time                                                  30.858         Logic Levels: 6  
                                                                                   Logic: 1.761ns(52.333%), Route: 1.604ns(47.667%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                        50.000      50.000 r                        
 SCANCHAIN_325_1/TCK                                     0.000      50.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        2.249      52.249         u_CORES/drck_o   
 USCM_84_110/CLK_USCM              td                    0.000      52.249 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=117)      0.895      53.144         ntclkbufg_1      
 CLMA_98_128/CLK                                                           r       u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same.counter[2]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.000      53.144                          
 clock uncertainty                                      -0.050      53.094                          

 Setup time                                             -0.191      52.903                          

 Data required time                                                 52.903                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 52.903                          
 Data arrival time                                                  30.858                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        22.045                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_sel_ini/opit_0_inv/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/newconfsel.conf_sel_ini_d1/opit_0_inv/D
Path Group  : DebugCore_JCLK
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    1.208  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.376
  Launch Clock Delay      :  2.168
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                        25.000      25.000 r                        
 SCANCHAIN_325_1/CAPTUREDR                               0.000      25.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=11)       2.168      27.168         u_CORES/capt_o   
 CLMA_70_128/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_sel_ini/opit_0_inv/CLK

 CLMA_70_128/Y2                    tco                   0.236      27.404 r       u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_sel_ini/opit_0_inv/Q
                                   net (fanout=18)       0.149      27.553         u_CORES/u_debug_core_0/conf_sel_o
 CLMA_70_124/M2                                                            r       u_CORES/u_debug_core_0/u_hub_data_decode/newconfsel.conf_sel_ini_d1/opit_0_inv/D

 Data arrival time                                                  27.553         Logic Levels: 0  
                                                                                   Logic: 0.236ns(61.299%), Route: 0.149ns(38.701%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_325_1/TCK                                     0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        2.451       2.451         u_CORES/drck_o   
 USCM_84_110/CLK_USCM              td                    0.000       2.451 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=117)      0.925       3.376         ntclkbufg_1      
 CLMA_70_124/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/newconfsel.conf_sel_ini_d1/opit_0_inv/CLK
 clock pessimism                                         0.000       3.376                          
 clock uncertainty                                       0.050       3.426                          

 Hold time                                              -0.011       3.415                          

 Data required time                                                  3.415                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.415                          
 Data arrival time                                                  27.553                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        24.138                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_id_ini[0]/opit_0_inv/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/newrst.conf_rst/opit_0_inv_L5Q_perm/L0
Path Group  : DebugCore_JCLK
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    1.208  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.376
  Launch Clock Delay      :  2.168
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                        25.000      25.000 r                        
 SCANCHAIN_325_1/CAPTUREDR                               0.000      25.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=11)       2.168      27.168         u_CORES/capt_o   
 CLMA_70_128/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_id_ini[0]/opit_0_inv/CLK

 CLMA_70_128/Q0                    tco                   0.182      27.350 r       u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_id_ini[0]/opit_0_inv/Q
                                   net (fanout=3)        0.140      27.490         u_CORES/u_debug_core_0/u_hub_data_decode/conf_id_ini [0]
 CLMS_66_129/C0                                                            r       u_CORES/u_debug_core_0/u_hub_data_decode/newrst.conf_rst/opit_0_inv_L5Q_perm/L0

 Data arrival time                                                  27.490         Logic Levels: 0  
                                                                                   Logic: 0.182ns(56.522%), Route: 0.140ns(43.478%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_325_1/TCK                                     0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        2.451       2.451         u_CORES/drck_o   
 USCM_84_110/CLK_USCM              td                    0.000       2.451 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=117)      0.925       3.376         ntclkbufg_1      
 CLMS_66_129/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/newrst.conf_rst/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.000       3.376                          
 clock uncertainty                                       0.050       3.426                          

 Hold time                                              -0.078       3.348                          

 Data required time                                                  3.348                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.348                          
 Data arrival time                                                  27.490                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        24.142                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/newconfsel.conf_id_d1[0]/opit_0_inv/D
Path Group  : DebugCore_JCLK
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    1.145  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.376
  Launch Clock Delay      :  2.231
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                        25.000      25.000 r                        
 SCANCHAIN_325_1/CAPTUREDR                               0.000      25.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=11)       2.231      27.231         u_CORES/capt_o   
 CLMA_70_132/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/CLK

 CLMA_70_132/Q0                    tco                   0.182      27.413 r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/Q
                                   net (fanout=12)       0.212      27.625         u_CORES/u_debug_core_0/conf_id_o [0]
 CLMA_66_128/CD                                                            r       u_CORES/u_debug_core_0/u_hub_data_decode/newconfsel.conf_id_d1[0]/opit_0_inv/D

 Data arrival time                                                  27.625         Logic Levels: 0  
                                                                                   Logic: 0.182ns(46.193%), Route: 0.212ns(53.807%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_325_1/TCK                                     0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        2.451       2.451         u_CORES/drck_o   
 USCM_84_110/CLK_USCM              td                    0.000       2.451 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=117)      0.925       3.376         ntclkbufg_1      
 CLMA_66_128/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/newconfsel.conf_id_d1[0]/opit_0_inv/CLK
 clock pessimism                                         0.000       3.376                          
 clock uncertainty                                       0.050       3.426                          

 Hold time                                               0.034       3.460                          

 Data required time                                                  3.460                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.460                          
 Data arrival time                                                  27.625                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        24.165                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/CE
Path Group  : DebugCore_CAPTURE
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -1.452  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.231
  Launch Clock Delay      :  3.683
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                        75.000      75.000 f                        
 SCANCHAIN_325_1/TCK                                     0.000      75.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        2.733      77.733         u_CORES/drck_o   
 USCM_84_110/CLK_USCM              td                    0.000      77.733 f       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=117)      0.950      78.683         ntclkbufg_1      
 CLMA_70_136/CLK                                                           f       u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/CLK

 CLMA_70_136/Q1                    tco                   0.223      78.906 f       u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=6)        0.251      79.157         u_CORES/conf_sel [0]
 CLMA_70_132/CE                                                            f       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/CE

 Data arrival time                                                  79.157         Logic Levels: 0  
                                                                                   Logic: 0.223ns(47.046%), Route: 0.251ns(52.954%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                       125.000     125.000 r                        
 SCANCHAIN_325_1/CAPTUREDR                               0.000     125.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=11)       2.231     127.231         u_CORES/capt_o   
 CLMA_70_132/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/CLK
 clock pessimism                                         0.000     127.231                          
 clock uncertainty                                      -0.050     127.181                          

 Setup time                                             -0.476     126.705                          

 Data required time                                                126.705                          
----------------------------------------------------------------------------------------------------
 Data required time                                                126.705                          
 Data arrival time                                                  79.157                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        47.548                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[1]/opit_0_inv/CE
Path Group  : DebugCore_CAPTURE
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -1.452  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.231
  Launch Clock Delay      :  3.683
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                        75.000      75.000 f                        
 SCANCHAIN_325_1/TCK                                     0.000      75.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        2.733      77.733         u_CORES/drck_o   
 USCM_84_110/CLK_USCM              td                    0.000      77.733 f       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=117)      0.950      78.683         ntclkbufg_1      
 CLMA_70_136/CLK                                                           f       u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/CLK

 CLMA_70_136/Q1                    tco                   0.223      78.906 f       u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=6)        0.251      79.157         u_CORES/conf_sel [0]
 CLMA_70_132/CE                                                            f       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[1]/opit_0_inv/CE

 Data arrival time                                                  79.157         Logic Levels: 0  
                                                                                   Logic: 0.223ns(47.046%), Route: 0.251ns(52.954%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                       125.000     125.000 r                        
 SCANCHAIN_325_1/CAPTUREDR                               0.000     125.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=11)       2.231     127.231         u_CORES/capt_o   
 CLMA_70_132/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[1]/opit_0_inv/CLK
 clock pessimism                                         0.000     127.231                          
 clock uncertainty                                      -0.050     127.181                          

 Setup time                                             -0.476     126.705                          

 Data required time                                                126.705                          
----------------------------------------------------------------------------------------------------
 Data required time                                                126.705                          
 Data arrival time                                                  79.157                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        47.548                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[2]/opit_0_inv/CE
Path Group  : DebugCore_CAPTURE
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -1.452  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.231
  Launch Clock Delay      :  3.683
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                        75.000      75.000 f                        
 SCANCHAIN_325_1/TCK                                     0.000      75.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        2.733      77.733         u_CORES/drck_o   
 USCM_84_110/CLK_USCM              td                    0.000      77.733 f       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=117)      0.950      78.683         ntclkbufg_1      
 CLMA_70_136/CLK                                                           f       u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/CLK

 CLMA_70_136/Q1                    tco                   0.223      78.906 f       u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=6)        0.251      79.157         u_CORES/conf_sel [0]
 CLMA_70_132/CE                                                            f       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[2]/opit_0_inv/CE

 Data arrival time                                                  79.157         Logic Levels: 0  
                                                                                   Logic: 0.223ns(47.046%), Route: 0.251ns(52.954%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                       125.000     125.000 r                        
 SCANCHAIN_325_1/CAPTUREDR                               0.000     125.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=11)       2.231     127.231         u_CORES/capt_o   
 CLMA_70_132/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[2]/opit_0_inv/CLK
 clock pessimism                                         0.000     127.231                          
 clock uncertainty                                      -0.050     127.181                          

 Setup time                                             -0.476     126.705                          

 Data required time                                                126.705                          
----------------------------------------------------------------------------------------------------
 Data required time                                                126.705                          
 Data arrival time                                                  79.157                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        47.548                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/id.id_o[4]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[4]/opit_0_inv/D
Path Group  : DebugCore_CAPTURE
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.968  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.493
  Launch Clock Delay      :  3.461
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                       125.000     125.000 f                        
 SCANCHAIN_325_1/TCK                                     0.000     125.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        2.543     127.543         u_CORES/drck_o   
 USCM_84_110/CLK_USCM              td                    0.000     127.543 f       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=117)      0.918     128.461         ntclkbufg_1      
 CLMA_70_136/CLK                                                           f       u_CORES/u_jtag_hub/id.id_o[4]/opit_0_inv_L5Q_perm/CLK

 CLMA_70_136/Q0                    tco                   0.179     128.640 f       u_CORES/u_jtag_hub/id.id_o[4]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        0.149     128.789         u_CORES/id_o [4] 
 CLMA_70_132/AD                                                            f       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[4]/opit_0_inv/D

 Data arrival time                                                 128.789         Logic Levels: 0  
                                                                                   Logic: 0.179ns(54.573%), Route: 0.149ns(45.427%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                       125.000     125.000 r                        
 SCANCHAIN_325_1/CAPTUREDR                               0.000     125.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=11)       2.493     127.493         u_CORES/capt_o   
 CLMA_70_132/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[4]/opit_0_inv/CLK
 clock pessimism                                         0.000     127.493                          
 clock uncertainty                                       0.050     127.543                          

 Hold time                                               0.040     127.583                          

 Data required time                                                127.583                          
----------------------------------------------------------------------------------------------------
 Data required time                                                127.583                          
 Data arrival time                                                 128.789                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.206                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/id.id_o[1]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[1]/opit_0_inv/D
Path Group  : DebugCore_CAPTURE
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.968  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.493
  Launch Clock Delay      :  3.461
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                       125.000     125.000 f                        
 SCANCHAIN_325_1/TCK                                     0.000     125.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        2.543     127.543         u_CORES/drck_o   
 USCM_84_110/CLK_USCM              td                    0.000     127.543 f       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=117)      0.918     128.461         ntclkbufg_1      
 CLMA_70_136/CLK                                                           f       u_CORES/u_jtag_hub/id.id_o[1]/opit_0_inv_L5Q_perm/CLK

 CLMA_70_136/Q2                    tco                   0.200     128.661 r       u_CORES/u_jtag_hub/id.id_o[1]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        0.142     128.803         u_CORES/id_o [1] 
 CLMA_70_132/M2                                                            r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[1]/opit_0_inv/D

 Data arrival time                                                 128.803         Logic Levels: 0  
                                                                                   Logic: 0.200ns(58.480%), Route: 0.142ns(41.520%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                       125.000     125.000 r                        
 SCANCHAIN_325_1/CAPTUREDR                               0.000     125.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=11)       2.493     127.493         u_CORES/capt_o   
 CLMA_70_132/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[1]/opit_0_inv/CLK
 clock pessimism                                         0.000     127.493                          
 clock uncertainty                                       0.050     127.543                          

 Hold time                                              -0.011     127.532                          

 Data required time                                                127.532                          
----------------------------------------------------------------------------------------------------
 Data required time                                                127.532                          
 Data arrival time                                                 128.803                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.271                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/id.id_o[0]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/D
Path Group  : DebugCore_CAPTURE
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.968  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.493
  Launch Clock Delay      :  3.461
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                       125.000     125.000 f                        
 SCANCHAIN_325_1/TCK                                     0.000     125.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        2.543     127.543         u_CORES/drck_o   
 USCM_84_110/CLK_USCM              td                    0.000     127.543 f       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=117)      0.918     128.461         ntclkbufg_1      
 CLMA_70_136/CLK                                                           f       u_CORES/u_jtag_hub/id.id_o[0]/opit_0_inv_L5Q_perm/CLK

 CLMA_70_136/Q3                    tco                   0.201     128.662 r       u_CORES/u_jtag_hub/id.id_o[0]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        0.205     128.867         u_CORES/id_o [0] 
 CLMA_70_132/M0                                                            r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/D

 Data arrival time                                                 128.867         Logic Levels: 0  
                                                                                   Logic: 0.201ns(49.507%), Route: 0.205ns(50.493%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                       125.000     125.000 r                        
 SCANCHAIN_325_1/CAPTUREDR                               0.000     125.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=11)       2.493     127.493         u_CORES/capt_o   
 CLMA_70_132/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/CLK
 clock pessimism                                         0.000     127.493                          
 clock uncertainty                                       0.050     127.543                          

 Hold time                                              -0.011     127.532                          

 Data required time                                                127.532                          
----------------------------------------------------------------------------------------------------
 Data required time                                                127.532                          
 Data arrival time                                                 128.867                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.335                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/resetn/opit_0/CLK
Endpoint    : u_CORES/u_debug_core_0/data_pipe[1][1]/opit_0_inv_L5Q_perm/RS
Path Group  : sys_clk
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    -0.030  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.096
  Launch Clock Delay      :  3.299
  Clock Pessimism Removal :  0.173

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
 IOBS_TB_156_0/DIN                 td                    0.861       0.861 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.861         sys_clk_ibuf/ntD 
 IOL_159_5/INCK                    td                    0.058       0.919 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.455       2.374         _N0              
 USCM_84_108/CLK_USCM              td                    0.000       2.374 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=214)      0.925       3.299         ntclkbufg_0      
 CLMA_78_104/CLK                                                           r       u_CORES/u_debug_core_0/resetn/opit_0/CLK

 CLMA_78_104/Q3                    tco                   0.222       3.521 r       u_CORES/u_debug_core_0/resetn/opit_0/Q
                                   net (fanout=67)       0.458       3.979         u_CORES/u_debug_core_0/resetn
 CLMA_74_104/RSCO                  td                    0.113       4.092 f       u_CORES/u_debug_core_0/u_Storage_Condition/trig_mask_nsa/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=2)        0.000       4.092         ntR22            
 CLMA_74_108/RSCO                  td                    0.113       4.205 f       u_CORES/u_debug_core_0/u_Storage_Condition/counter_win_p[3]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000       4.205         ntR21            
 CLMA_74_112/RSCO                  td                    0.113       4.318 f       u_CORES/u_debug_core_0/u_Storage_Condition/counter_win_p[7]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000       4.318         ntR20            
 CLMA_74_116/RSCO                  td                    0.113       4.431 f       u_CORES/u_debug_core_0/u_Storage_Condition/counter_win_p[11]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000       4.431         ntR19            
 CLMA_74_120/RSCO                  td                    0.113       4.544 f       u_CORES/u_debug_core_0/u_Storage_Condition/counter_win_p[12]/opit_0_inv_AQ_perm/RSOUT
                                   net (fanout=3)        0.000       4.544         ntR18            
 CLMA_74_124/RSCO                  td                    0.113       4.657 f       u_CORES/u_debug_core_0/u_Storage_Condition/conf_reg[11]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       4.657         ntR17            
 CLMA_74_128/RSCI                                                          f       u_CORES/u_debug_core_0/data_pipe[1][1]/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                   4.657         Logic Levels: 6  
                                                                                   Logic: 0.900ns(66.274%), Route: 0.458ns(33.726%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                            20.000      20.000 r                        
 V9                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000      20.000         sys_clk          
 IOBS_TB_156_0/DIN                 td                    0.735      20.735 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.735         sys_clk_ibuf/ntD 
 IOL_159_5/INCK                    td                    0.038      20.773 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.428      22.201         _N0              
 USCM_84_108/CLK_USCM              td                    0.000      22.201 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=214)      0.895      23.096         ntclkbufg_0      
 CLMA_74_128/CLK                                                           r       u_CORES/u_debug_core_0/data_pipe[1][1]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.173      23.269                          
 clock uncertainty                                      -0.050      23.219                          

 Recovery time                                           0.000      23.219                          

 Data required time                                                 23.219                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 23.219                          
 Data arrival time                                                   4.657                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        18.562                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/resetn/opit_0/CLK
Endpoint    : u_CORES/u_debug_core_0/data_pipe[3][1]/opit_0_inv_L5Q_perm/RS
Path Group  : sys_clk
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    -0.030  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.096
  Launch Clock Delay      :  3.299
  Clock Pessimism Removal :  0.173

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
 IOBS_TB_156_0/DIN                 td                    0.861       0.861 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.861         sys_clk_ibuf/ntD 
 IOL_159_5/INCK                    td                    0.058       0.919 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.455       2.374         _N0              
 USCM_84_108/CLK_USCM              td                    0.000       2.374 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=214)      0.925       3.299         ntclkbufg_0      
 CLMA_78_104/CLK                                                           r       u_CORES/u_debug_core_0/resetn/opit_0/CLK

 CLMA_78_104/Q3                    tco                   0.222       3.521 r       u_CORES/u_debug_core_0/resetn/opit_0/Q
                                   net (fanout=67)       0.458       3.979         u_CORES/u_debug_core_0/resetn
 CLMA_74_104/RSCO                  td                    0.113       4.092 f       u_CORES/u_debug_core_0/u_Storage_Condition/trig_mask_nsa/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=2)        0.000       4.092         ntR22            
 CLMA_74_108/RSCO                  td                    0.113       4.205 f       u_CORES/u_debug_core_0/u_Storage_Condition/counter_win_p[3]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000       4.205         ntR21            
 CLMA_74_112/RSCO                  td                    0.113       4.318 f       u_CORES/u_debug_core_0/u_Storage_Condition/counter_win_p[7]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000       4.318         ntR20            
 CLMA_74_116/RSCO                  td                    0.113       4.431 f       u_CORES/u_debug_core_0/u_Storage_Condition/counter_win_p[11]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000       4.431         ntR19            
 CLMA_74_120/RSCO                  td                    0.113       4.544 f       u_CORES/u_debug_core_0/u_Storage_Condition/counter_win_p[12]/opit_0_inv_AQ_perm/RSOUT
                                   net (fanout=3)        0.000       4.544         ntR18            
 CLMA_74_124/RSCO                  td                    0.113       4.657 f       u_CORES/u_debug_core_0/u_Storage_Condition/conf_reg[11]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       4.657         ntR17            
 CLMA_74_128/RSCI                                                          f       u_CORES/u_debug_core_0/data_pipe[3][1]/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                   4.657         Logic Levels: 6  
                                                                                   Logic: 0.900ns(66.274%), Route: 0.458ns(33.726%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                            20.000      20.000 r                        
 V9                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000      20.000         sys_clk          
 IOBS_TB_156_0/DIN                 td                    0.735      20.735 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.735         sys_clk_ibuf/ntD 
 IOL_159_5/INCK                    td                    0.038      20.773 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.428      22.201         _N0              
 USCM_84_108/CLK_USCM              td                    0.000      22.201 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=214)      0.895      23.096         ntclkbufg_0      
 CLMA_74_128/CLK                                                           r       u_CORES/u_debug_core_0/data_pipe[3][1]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.173      23.269                          
 clock uncertainty                                      -0.050      23.219                          

 Recovery time                                           0.000      23.219                          

 Data required time                                                 23.219                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 23.219                          
 Data arrival time                                                   4.657                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        18.562                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/resetn/opit_0/CLK
Endpoint    : u_CORES/u_debug_core_0/data_pipe[4][1]/opit_0_inv_L5Q_perm/RS
Path Group  : sys_clk
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    -0.030  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.096
  Launch Clock Delay      :  3.299
  Clock Pessimism Removal :  0.173

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
 IOBS_TB_156_0/DIN                 td                    0.861       0.861 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.861         sys_clk_ibuf/ntD 
 IOL_159_5/INCK                    td                    0.058       0.919 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.455       2.374         _N0              
 USCM_84_108/CLK_USCM              td                    0.000       2.374 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=214)      0.925       3.299         ntclkbufg_0      
 CLMA_78_104/CLK                                                           r       u_CORES/u_debug_core_0/resetn/opit_0/CLK

 CLMA_78_104/Q3                    tco                   0.222       3.521 r       u_CORES/u_debug_core_0/resetn/opit_0/Q
                                   net (fanout=67)       0.458       3.979         u_CORES/u_debug_core_0/resetn
 CLMA_74_104/RSCO                  td                    0.113       4.092 f       u_CORES/u_debug_core_0/u_Storage_Condition/trig_mask_nsa/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=2)        0.000       4.092         ntR22            
 CLMA_74_108/RSCO                  td                    0.113       4.205 f       u_CORES/u_debug_core_0/u_Storage_Condition/counter_win_p[3]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000       4.205         ntR21            
 CLMA_74_112/RSCO                  td                    0.113       4.318 f       u_CORES/u_debug_core_0/u_Storage_Condition/counter_win_p[7]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000       4.318         ntR20            
 CLMA_74_116/RSCO                  td                    0.113       4.431 f       u_CORES/u_debug_core_0/u_Storage_Condition/counter_win_p[11]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000       4.431         ntR19            
 CLMA_74_120/RSCO                  td                    0.113       4.544 f       u_CORES/u_debug_core_0/u_Storage_Condition/counter_win_p[12]/opit_0_inv_AQ_perm/RSOUT
                                   net (fanout=3)        0.000       4.544         ntR18            
 CLMA_74_124/RSCO                  td                    0.113       4.657 f       u_CORES/u_debug_core_0/u_Storage_Condition/conf_reg[11]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       4.657         ntR17            
 CLMA_74_128/RSCI                                                          f       u_CORES/u_debug_core_0/data_pipe[4][1]/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                   4.657         Logic Levels: 6  
                                                                                   Logic: 0.900ns(66.274%), Route: 0.458ns(33.726%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                            20.000      20.000 r                        
 V9                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000      20.000         sys_clk          
 IOBS_TB_156_0/DIN                 td                    0.735      20.735 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.735         sys_clk_ibuf/ntD 
 IOL_159_5/INCK                    td                    0.038      20.773 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.428      22.201         _N0              
 USCM_84_108/CLK_USCM              td                    0.000      22.201 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=214)      0.895      23.096         ntclkbufg_0      
 CLMA_74_128/CLK                                                           r       u_CORES/u_debug_core_0/data_pipe[4][1]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.173      23.269                          
 clock uncertainty                                      -0.050      23.219                          

 Recovery time                                           0.000      23.219                          

 Data required time                                                 23.219                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 23.219                          
 Data arrival time                                                   4.657                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        18.562                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/resetn/opit_0/CLK
Endpoint    : u_CORES/u_debug_core_0/data_pipe[0][0]/opit_0_inv_L5Q_perm/RS
Path Group  : sys_clk
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    0.030  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.299
  Launch Clock Delay      :  3.096
  Clock Pessimism Removal :  -0.173

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
 IOBS_TB_156_0/DIN                 td                    0.735       0.735 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.735         sys_clk_ibuf/ntD 
 IOL_159_5/INCK                    td                    0.038       0.773 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.428       2.201         _N0              
 USCM_84_108/CLK_USCM              td                    0.000       2.201 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=214)      0.895       3.096         ntclkbufg_0      
 CLMA_78_104/CLK                                                           r       u_CORES/u_debug_core_0/resetn/opit_0/CLK

 CLMA_78_104/Q3                    tco                   0.182       3.278 r       u_CORES/u_debug_core_0/resetn/opit_0/Q
                                   net (fanout=67)       0.319       3.597         u_CORES/u_debug_core_0/resetn
 CLMS_78_129/RSCO                  td                    0.092       3.689 f       u_CORES/u_debug_core_0/data_pipe[4][2]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       3.689         ntR10            
 CLMS_78_133/RSCI                                                          f       u_CORES/u_debug_core_0/data_pipe[0][0]/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                   3.689         Logic Levels: 1  
                                                                                   Logic: 0.274ns(46.206%), Route: 0.319ns(53.794%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
 IOBS_TB_156_0/DIN                 td                    0.861       0.861 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.861         sys_clk_ibuf/ntD 
 IOL_159_5/INCK                    td                    0.058       0.919 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.455       2.374         _N0              
 USCM_84_108/CLK_USCM              td                    0.000       2.374 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=214)      0.925       3.299         ntclkbufg_0      
 CLMS_78_133/CLK                                                           r       u_CORES/u_debug_core_0/data_pipe[0][0]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.173       3.126                          
 clock uncertainty                                       0.000       3.126                          

 Removal time                                            0.000       3.126                          

 Data required time                                                  3.126                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.126                          
 Data arrival time                                                   3.689                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.563                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/resetn/opit_0/CLK
Endpoint    : u_CORES/u_debug_core_0/data_pipe[0][3]/opit_0_inv_L5Q_perm/RS
Path Group  : sys_clk
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    0.030  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.299
  Launch Clock Delay      :  3.096
  Clock Pessimism Removal :  -0.173

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
 IOBS_TB_156_0/DIN                 td                    0.735       0.735 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.735         sys_clk_ibuf/ntD 
 IOL_159_5/INCK                    td                    0.038       0.773 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.428       2.201         _N0              
 USCM_84_108/CLK_USCM              td                    0.000       2.201 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=214)      0.895       3.096         ntclkbufg_0      
 CLMA_78_104/CLK                                                           r       u_CORES/u_debug_core_0/resetn/opit_0/CLK

 CLMA_78_104/Q3                    tco                   0.182       3.278 r       u_CORES/u_debug_core_0/resetn/opit_0/Q
                                   net (fanout=67)       0.319       3.597         u_CORES/u_debug_core_0/resetn
 CLMS_78_129/RSCO                  td                    0.092       3.689 f       u_CORES/u_debug_core_0/data_pipe[4][2]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       3.689         ntR10            
 CLMS_78_133/RSCI                                                          f       u_CORES/u_debug_core_0/data_pipe[0][3]/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                   3.689         Logic Levels: 1  
                                                                                   Logic: 0.274ns(46.206%), Route: 0.319ns(53.794%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
 IOBS_TB_156_0/DIN                 td                    0.861       0.861 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.861         sys_clk_ibuf/ntD 
 IOL_159_5/INCK                    td                    0.058       0.919 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.455       2.374         _N0              
 USCM_84_108/CLK_USCM              td                    0.000       2.374 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=214)      0.925       3.299         ntclkbufg_0      
 CLMS_78_133/CLK                                                           r       u_CORES/u_debug_core_0/data_pipe[0][3]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.173       3.126                          
 clock uncertainty                                       0.000       3.126                          

 Removal time                                            0.000       3.126                          

 Data required time                                                  3.126                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.126                          
 Data arrival time                                                   3.689                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.563                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/resetn/opit_0/CLK
Endpoint    : u_CORES/u_debug_core_0/data_pipe[1][4]/opit_0_inv_L5Q_perm/RS
Path Group  : sys_clk
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    0.030  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.299
  Launch Clock Delay      :  3.096
  Clock Pessimism Removal :  -0.173

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
 IOBS_TB_156_0/DIN                 td                    0.735       0.735 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.735         sys_clk_ibuf/ntD 
 IOL_159_5/INCK                    td                    0.038       0.773 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.428       2.201         _N0              
 USCM_84_108/CLK_USCM              td                    0.000       2.201 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=214)      0.895       3.096         ntclkbufg_0      
 CLMA_78_104/CLK                                                           r       u_CORES/u_debug_core_0/resetn/opit_0/CLK

 CLMA_78_104/Q3                    tco                   0.182       3.278 r       u_CORES/u_debug_core_0/resetn/opit_0/Q
                                   net (fanout=67)       0.319       3.597         u_CORES/u_debug_core_0/resetn
 CLMS_78_129/RSCO                  td                    0.092       3.689 f       u_CORES/u_debug_core_0/data_pipe[4][2]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       3.689         ntR10            
 CLMS_78_133/RSCI                                                          f       u_CORES/u_debug_core_0/data_pipe[1][4]/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                   3.689         Logic Levels: 1  
                                                                                   Logic: 0.274ns(46.206%), Route: 0.319ns(53.794%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
 IOBS_TB_156_0/DIN                 td                    0.861       0.861 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.861         sys_clk_ibuf/ntD 
 IOL_159_5/INCK                    td                    0.058       0.919 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.455       2.374         _N0              
 USCM_84_108/CLK_USCM              td                    0.000       2.374 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=214)      0.925       3.299         ntclkbufg_0      
 CLMS_78_133/CLK                                                           r       u_CORES/u_debug_core_0/data_pipe[1][4]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.173       3.126                          
 clock uncertainty                                       0.000       3.126                          

 Removal time                                            0.000       3.126                          

 Data required time                                                  3.126                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.126                          
 Data arrival time                                                   3.689                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.563                          
====================================================================================================

====================================================================================================

Startpoint  : u_da_wave_send/rd_addr[2]/opit_0_A2Q21/CLK
Endpoint    : da_data[7] (port)
Path Group  : **default**
Path Type   : max (fast corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
 IOBS_TB_156_0/DIN                 td                    0.861       0.861 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.861         sys_clk_ibuf/ntD 
 IOL_159_5/INCK                    td                    0.058       0.919 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.555       1.474         _N0              
 PLL_158_55/CLK_OUT0               td                    0.083       1.557 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.614       2.171         clk_50m          
 USCM_84_109/CLK_USCM              td                    0.000       2.171 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=8)        0.925       3.096         ntclkbufg_2      
 CLMA_110_88/CLK                                                           r       u_da_wave_send/rd_addr[2]/opit_0_A2Q21/CLK

 CLMA_110_88/Q0                    tco                   0.221       3.317 f       u_da_wave_send/rd_addr[2]/opit_0_A2Q21/Q0
                                   net (fanout=59)       0.375       3.692         rd_addr[1]       
 CLMS_102_85/Y0                    td                    0.378       4.070 f       u_rom_256x8b/u_ipm_distributed_rom_rom_256x8b/mem_10/gateop_perm/Z
                                   net (fanout=1)        0.150       4.220         u_rom_256x8b/u_ipm_distributed_rom_rom_256x8b/_N23
 CLMS_102_85/Y1                    td                    0.244       4.464 f       u_rom_256x8b/u_ipm_distributed_rom_rom_256x8b/mem_7/gateop_perm/Z
                                   net (fanout=1)        1.386       5.850         rd_data[7]       
 IOL_7_170/DO                      td                    0.106       5.956 f       da_data_obuf[7]/opit_1/O
                                   net (fanout=1)        0.000       5.956         da_data_obuf[7]/ntO
 IOBS_LR_0_169/PAD                 td                    3.197       9.153 f       da_data_obuf[7]/opit_0/O
                                   net (fanout=1)        0.000       9.153         da_data[7]       
 L1                                                                        f       da_data[7] (port)

 Data arrival time                                                   9.153         Logic Levels: 4  
                                                                                   Logic: 4.146ns(68.450%), Route: 1.911ns(31.550%)
====================================================================================================

====================================================================================================

Startpoint  : u_da_wave_send/rd_addr[0]/opit_0_L5Q/CLK
Endpoint    : da_data[6] (port)
Path Group  : **default**
Path Type   : max (fast corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
 IOBS_TB_156_0/DIN                 td                    0.861       0.861 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.861         sys_clk_ibuf/ntD 
 IOL_159_5/INCK                    td                    0.058       0.919 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.555       1.474         _N0              
 PLL_158_55/CLK_OUT0               td                    0.083       1.557 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.614       2.171         clk_50m          
 USCM_84_109/CLK_USCM              td                    0.000       2.171 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=8)        0.925       3.096         ntclkbufg_2      
 CLMA_102_92/CLK                                                           r       u_da_wave_send/rd_addr[0]/opit_0_L5Q/CLK

 CLMA_102_92/Q0                    tco                   0.223       3.319 r       u_da_wave_send/rd_addr[0]/opit_0_L5Q/Q
                                   net (fanout=60)       0.344       3.663         rd_addr[0]       
 CLMA_110_85/L7OUT                 td                    0.411       4.074 f       u_rom_256x8b/u_ipm_distributed_rom_rom_256x8b/mem_6/LUT7_inst_perm/L7OUT
                                   net (fanout=1)        0.000       4.074         u_rom_256x8b/u_ipm_distributed_rom_rom_256x8b/mem_6/ntL7OUT
 CLMA_110_84/Y3                    td                    0.123       4.197 f       u_rom_256x8b/u_ipm_distributed_rom_rom_256x8b/mem_6/LUT8_inst_perm/Z
                                   net (fanout=1)        1.498       5.695         rd_data[6]       
 IOL_7_162/DO                      td                    0.106       5.801 f       da_data_obuf[6]/opit_1/O
                                   net (fanout=1)        0.000       5.801         da_data_obuf[6]/ntO
 IOBS_LR_0_161/PAD                 td                    3.197       8.998 f       da_data_obuf[6]/opit_0/O
                                   net (fanout=1)        0.000       8.998         da_data[6]       
 N1                                                                        f       da_data[6] (port)

 Data arrival time                                                   8.998         Logic Levels: 4  
                                                                                   Logic: 4.060ns(68.790%), Route: 1.842ns(31.210%)
====================================================================================================

====================================================================================================

Startpoint  : u_da_wave_send/rd_addr[2]/opit_0_A2Q21/CLK
Endpoint    : da_data[4] (port)
Path Group  : **default**
Path Type   : max (fast corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
 IOBS_TB_156_0/DIN                 td                    0.861       0.861 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.861         sys_clk_ibuf/ntD 
 IOL_159_5/INCK                    td                    0.058       0.919 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.555       1.474         _N0              
 PLL_158_55/CLK_OUT0               td                    0.083       1.557 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.614       2.171         clk_50m          
 USCM_84_109/CLK_USCM              td                    0.000       2.171 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=8)        0.925       3.096         ntclkbufg_2      
 CLMA_110_88/CLK                                                           r       u_da_wave_send/rd_addr[2]/opit_0_A2Q21/CLK

 CLMA_110_88/Q0                    tco                   0.221       3.317 f       u_da_wave_send/rd_addr[2]/opit_0_A2Q21/Q0
                                   net (fanout=59)       0.375       3.692         rd_addr[1]       
 CLMA_110_97/L7OUT                 td                    0.411       4.103 f       u_rom_256x8b/u_ipm_distributed_rom_rom_256x8b/mem_4/LUT7_inst_perm/L7OUT
                                   net (fanout=1)        0.000       4.103         u_rom_256x8b/u_ipm_distributed_rom_rom_256x8b/mem_4/ntL7OUT
 CLMA_110_96/Y3                    td                    0.123       4.226 f       u_rom_256x8b/u_ipm_distributed_rom_rom_256x8b/mem_4/LUT8_inst_perm/Z
                                   net (fanout=1)        1.356       5.582         rd_data[4]       
 IOL_7_161/DO                      td                    0.106       5.688 f       da_data_obuf[4]/opit_1/O
                                   net (fanout=1)        0.000       5.688         da_data_obuf[4]/ntO
 IOBS_LR_0_160/PAD                 td                    3.197       8.885 f       da_data_obuf[4]/opit_0/O
                                   net (fanout=1)        0.000       8.885         da_data[4]       
 N2                                                                        f       da_data[4] (port)

 Data arrival time                                                   8.885         Logic Levels: 4  
                                                                                   Logic: 4.058ns(70.098%), Route: 1.731ns(29.902%)
====================================================================================================

====================================================================================================

Startpoint  : ad_data[3] (port)
Endpoint    : u_CORES/u_debug_core_0/TRIG0_ff[0][3]/opit_0_inv/D
Path Group  : **default**
Path Type   : min (fast corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 M5                                                      0.000       0.000 r       ad_data[3] (port)
                                   net (fanout=1)        0.000       0.000         ad_data[3]       
 IOBR_LR_0_137/DIN                 td                    0.735       0.735 r       ad_data_ibuf[3]/opit_0/O
                                   net (fanout=1)        0.000       0.735         ad_data_ibuf[3]/ntD
 IOL_7_138/RX_DATA_DD              td                    0.066       0.801 r       ad_data_ibuf[3]/opit_1/OUT
                                   net (fanout=2)        0.569       1.370         nt_ad_data[3]    
 CLMA_62_132/M3                                                            r       u_CORES/u_debug_core_0/TRIG0_ff[0][3]/opit_0_inv/D

 Data arrival time                                                   1.370         Logic Levels: 2  
                                                                                   Logic: 0.801ns(58.467%), Route: 0.569ns(41.533%)
====================================================================================================

====================================================================================================

Startpoint  : ad_data[6] (port)
Endpoint    : u_CORES/u_debug_core_0/TRIG0_ff[0][6]/opit_0_inv/D
Path Group  : **default**
Path Type   : min (fast corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 U2                                                      0.000       0.000 r       ad_data[6] (port)
                                   net (fanout=1)        0.000       0.000         ad_data[6]       
 IOBS_LR_0_140/DIN                 td                    0.735       0.735 r       ad_data_ibuf[6]/opit_0/O
                                   net (fanout=1)        0.000       0.735         ad_data_ibuf[6]/ntD
 IOL_7_141/RX_DATA_DD              td                    0.066       0.801 r       ad_data_ibuf[6]/opit_1/OUT
                                   net (fanout=2)        0.570       1.371         nt_ad_data[6]    
 CLMA_58_133/M3                                                            r       u_CORES/u_debug_core_0/TRIG0_ff[0][6]/opit_0_inv/D

 Data arrival time                                                   1.371         Logic Levels: 2  
                                                                                   Logic: 0.801ns(58.425%), Route: 0.570ns(41.575%)
====================================================================================================

====================================================================================================

Startpoint  : ad_data[2] (port)
Endpoint    : u_CORES/u_debug_core_0/TRIG0_ff[0][2]/opit_0_inv/D
Path Group  : **default**
Path Type   : min (fast corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 L6                                                      0.000       0.000 r       ad_data[2] (port)
                                   net (fanout=1)        0.000       0.000         ad_data[2]       
 IOBS_LR_0_136/DIN                 td                    0.735       0.735 r       ad_data_ibuf[2]/opit_0/O
                                   net (fanout=1)        0.000       0.735         ad_data_ibuf[2]/ntD
 IOL_7_137/RX_DATA_DD              td                    0.066       0.801 r       ad_data_ibuf[2]/opit_1/OUT
                                   net (fanout=2)        0.640       1.441         nt_ad_data[2]    
 CLMS_62_125/M0                                                            r       u_CORES/u_debug_core_0/TRIG0_ff[0][2]/opit_0_inv/D

 Data arrival time                                                   1.441         Logic Levels: 2  
                                                                                   Logic: 0.801ns(55.586%), Route: 0.640ns(44.414%)
====================================================================================================

{sys_clk} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 9.282       10.000          0.718           Low Pulse Width   DRM_82_128/CLKA[0]      u_CORES/u_debug_core_0/u_Data_Capture_Memory/block_ram.ram_data_0/iGopDrm/CLKA[0]
 9.282       10.000          0.718           High Pulse Width  DRM_82_128/CLKA[0]      u_CORES/u_debug_core_0/u_Data_Capture_Memory/block_ram.ram_data_0/iGopDrm/CLKA[0]
 9.282       10.000          0.718           High Pulse Width  DRM_82_108/CLKA[0]      u_CORES/u_debug_core_0/u_Data_Capture_Memory/block_ram.ram_data_1/iGopDrm/CLKA[0]
====================================================================================================

{sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 9.504       10.000          0.496           High Pulse Width  CLMS_102_93/CLK         u_da_wave_send/freq_cnt[0]/opit_0_L5Q_perm/CLK
 9.504       10.000          0.496           Low Pulse Width   CLMS_102_93/CLK         u_da_wave_send/freq_cnt[0]/opit_0_L5Q_perm/CLK
 9.504       10.000          0.496           High Pulse Width  CLMS_102_93/CLK         u_da_wave_send/freq_cnt[1]/opit_0_L5Q_perm/CLK
====================================================================================================

{DebugCore_JCLK} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 24.282      25.000          0.718           Low Pulse Width   DRM_82_128/CLKB[0]      u_CORES/u_debug_core_0/u_Data_Capture_Memory/block_ram.ram_data_0/iGopDrm/CLKB[0]
 24.282      25.000          0.718           High Pulse Width  DRM_82_128/CLKB[0]      u_CORES/u_debug_core_0/u_Data_Capture_Memory/block_ram.ram_data_0/iGopDrm/CLKB[0]
 24.282      25.000          0.718           High Pulse Width  DRM_82_108/CLKB[0]      u_CORES/u_debug_core_0/u_Data_Capture_Memory/block_ram.ram_data_1/iGopDrm/CLKB[0]
====================================================================================================

{DebugCore_CAPTURE} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 49.664      50.000          0.336           High Pulse Width  CLMA_70_132/CLK         u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/CLK
 49.664      50.000          0.336           Low Pulse Width   CLMA_70_132/CLK         u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/CLK
 49.664      50.000          0.336           High Pulse Width  CLMA_70_132/CLK         u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[1]/opit_0_inv/CLK
====================================================================================================

====================================================================================================

Inputs and Outputs :
+---------------------------------------------------------------------------------+
| Type       | File Name                                                         
+---------------------------------------------------------------------------------+
| Input      | D:/Desktop/50G/30_hs_ad_da/prj/place_route/hs_ad_da_pnr.adf       
| Output     | D:/Desktop/50G/30_hs_ad_da/prj/report_timing/hs_ad_da_rtp.adf     
|            | D:/Desktop/50G/30_hs_ad_da/prj/report_timing/hs_ad_da.rtr         
|            | D:/Desktop/50G/30_hs_ad_da/prj/report_timing/rtr.db               
+---------------------------------------------------------------------------------+


Flow Command: report_timing 
Peak memory: 889 MB
Total CPU time to report_timing completion : 0h:0m:5s
Process Total CPU time to report_timing completion : 0h:0m:5s
Total real time to report_timing completion : 0h:0m:7s
