--------------------------------------------------------------------------------
Release 14.2 Trace  (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.2\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 3
-n 3 -fastpaths -xml mMIPS_sim.twx mMIPS_sim.ncd -o mMIPS_sim.twr mMIPS_sim.pcf

Design file:              mMIPS_sim.ncd
Physical constraint file: mMIPS_sim.pcf
Device,package,speed:     xc6slx45t,csg324,C,-3 (PRODUCTION 1.22 2012-07-09)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock clk
------------+------------+------------+------------+------------+------------------+--------+
            |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source      | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
------------+------------+------------+------------+------------+------------------+--------+
dev_din<0>  |    2.283(R)|      SLOW  |   -1.600(R)|      FAST  |clk_BUFGP         |   0.000|
dev_din<1>  |    2.140(R)|      SLOW  |   -1.534(R)|      FAST  |clk_BUFGP         |   0.000|
dev_din<2>  |    1.997(R)|      SLOW  |   -1.424(R)|      FAST  |clk_BUFGP         |   0.000|
dev_din<3>  |    2.014(R)|      SLOW  |   -1.428(R)|      FAST  |clk_BUFGP         |   0.000|
dev_din<4>  |    2.015(R)|      SLOW  |   -1.438(R)|      SLOW  |clk_BUFGP         |   0.000|
dev_din<5>  |    2.262(R)|      SLOW  |   -1.597(R)|      FAST  |clk_BUFGP         |   0.000|
dev_din<6>  |    2.147(R)|      SLOW  |   -1.487(R)|      FAST  |clk_BUFGP         |   0.000|
dev_din<7>  |    1.678(R)|      SLOW  |   -1.114(R)|      SLOW  |clk_BUFGP         |   0.000|
dev_din<8>  |    1.395(R)|      SLOW  |   -0.840(R)|      SLOW  |clk_BUFGP         |   0.000|
dev_din<9>  |    1.356(R)|      SLOW  |   -0.805(R)|      SLOW  |clk_BUFGP         |   0.000|
dev_din<10> |    1.478(R)|      SLOW  |   -0.922(R)|      SLOW  |clk_BUFGP         |   0.000|
dev_din<11> |    1.094(R)|      SLOW  |   -0.553(R)|      SLOW  |clk_BUFGP         |   0.000|
dev_din<12> |    1.280(R)|      SLOW  |   -0.731(R)|      SLOW  |clk_BUFGP         |   0.000|
dev_din<13> |    1.336(R)|      SLOW  |   -0.785(R)|      SLOW  |clk_BUFGP         |   0.000|
dev_din<14> |    1.357(R)|      SLOW  |   -0.809(R)|      SLOW  |clk_BUFGP         |   0.000|
dev_din<15> |    1.239(R)|      SLOW  |   -0.693(R)|      SLOW  |clk_BUFGP         |   0.000|
dev_din<16> |    0.964(R)|      FAST  |   -0.355(R)|      SLOW  |clk_BUFGP         |   0.000|
dev_din<17> |    1.241(R)|      SLOW  |   -0.695(R)|      SLOW  |clk_BUFGP         |   0.000|
dev_din<18> |    0.995(R)|      FAST  |   -0.367(R)|      SLOW  |clk_BUFGP         |   0.000|
dev_din<19> |    0.975(R)|      FAST  |   -0.382(R)|      SLOW  |clk_BUFGP         |   0.000|
dev_din<20> |    1.026(R)|      FAST  |   -0.399(R)|      SLOW  |clk_BUFGP         |   0.000|
dev_din<21> |    1.164(R)|      FAST  |   -0.575(R)|      SLOW  |clk_BUFGP         |   0.000|
dev_din<22> |    1.525(R)|      FAST  |   -0.966(R)|      SLOW  |clk_BUFGP         |   0.000|
dev_din<23> |    1.007(R)|      FAST  |   -0.369(R)|      SLOW  |clk_BUFGP         |   0.000|
dev_din<24> |    2.020(R)|      SLOW  |   -1.357(R)|      FAST  |clk_BUFGP         |   0.000|
dev_din<25> |    1.785(R)|      SLOW  |   -1.194(R)|      FAST  |clk_BUFGP         |   0.000|
dev_din<26> |    1.518(R)|      SLOW  |   -0.956(R)|      SLOW  |clk_BUFGP         |   0.000|
dev_din<27> |    2.016(R)|      SLOW  |   -1.455(R)|      SLOW  |clk_BUFGP         |   0.000|
dev_din<28> |    0.837(R)|      FAST  |   -0.212(R)|      SLOW  |clk_BUFGP         |   0.000|
dev_din<29> |    0.813(R)|      FAST  |   -0.151(R)|      SLOW  |clk_BUFGP         |   0.000|
dev_din<30> |    1.037(R)|      SLOW  |   -0.494(R)|      SLOW  |clk_BUFGP         |   0.000|
dev_din<31> |    1.107(R)|      SLOW  |   -0.565(R)|      SLOW  |clk_BUFGP         |   0.000|
dev_rcv_eop |    2.123(R)|      SLOW  |   -1.457(R)|      FAST  |clk_BUFGP         |   0.000|
dev_rdyr    |    1.567(R)|      SLOW  |   -0.995(R)|      SLOW  |clk_BUFGP         |   0.000|
dev_rdyw    |    3.050(R)|      SLOW  |   -2.092(R)|      FAST  |clk_BUFGP         |   0.000|
rst         |   13.500(R)|      SLOW  |   -1.528(R)|      FAST  |clk_BUFGP         |   0.000|
------------+------------+------------+------------+------------+------------------+--------+

Clock clk to Pad
------------+-----------------+------------+-----------------+------------+------------------+--------+
            |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
------------+-----------------+------------+-----------------+------------+------------------+--------+
dev_dout<0> |        11.035(R)|      SLOW  |         6.211(R)|      FAST  |clk_BUFGP         |   0.000|
dev_dout<1> |        11.277(R)|      SLOW  |         6.276(R)|      FAST  |clk_BUFGP         |   0.000|
dev_dout<2> |        10.976(R)|      SLOW  |         6.061(R)|      FAST  |clk_BUFGP         |   0.000|
dev_dout<3> |        10.917(R)|      SLOW  |         6.039(R)|      FAST  |clk_BUFGP         |   0.000|
dev_dout<4> |        10.505(R)|      SLOW  |         5.804(R)|      FAST  |clk_BUFGP         |   0.000|
dev_dout<5> |        10.157(R)|      SLOW  |         5.519(R)|      FAST  |clk_BUFGP         |   0.000|
dev_dout<6> |        10.099(R)|      SLOW  |         5.497(R)|      FAST  |clk_BUFGP         |   0.000|
dev_dout<7> |        10.261(R)|      SLOW  |         5.608(R)|      FAST  |clk_BUFGP         |   0.000|
dev_dout<8> |        10.211(R)|      SLOW  |         5.553(R)|      FAST  |clk_BUFGP         |   0.000|
dev_dout<9> |        10.046(R)|      SLOW  |         5.510(R)|      FAST  |clk_BUFGP         |   0.000|
dev_dout<10>|        10.133(R)|      SLOW  |         5.527(R)|      FAST  |clk_BUFGP         |   0.000|
dev_dout<11>|        10.269(R)|      SLOW  |         5.613(R)|      FAST  |clk_BUFGP         |   0.000|
dev_dout<12>|        10.966(R)|      SLOW  |         6.034(R)|      FAST  |clk_BUFGP         |   0.000|
dev_dout<13>|        10.651(R)|      SLOW  |         5.884(R)|      FAST  |clk_BUFGP         |   0.000|
dev_dout<14>|        10.940(R)|      SLOW  |         6.056(R)|      FAST  |clk_BUFGP         |   0.000|
dev_dout<15>|        10.810(R)|      SLOW  |         6.018(R)|      FAST  |clk_BUFGP         |   0.000|
dev_dout<16>|        11.402(R)|      SLOW  |         6.347(R)|      FAST  |clk_BUFGP         |   0.000|
dev_dout<17>|        10.957(R)|      SLOW  |         6.029(R)|      FAST  |clk_BUFGP         |   0.000|
dev_dout<18>|        11.488(R)|      SLOW  |         6.364(R)|      FAST  |clk_BUFGP         |   0.000|
dev_dout<19>|         9.156(R)|      SLOW  |         4.960(R)|      FAST  |clk_BUFGP         |   0.000|
dev_dout<20>|         8.992(R)|      SLOW  |         4.881(R)|      FAST  |clk_BUFGP         |   0.000|
dev_dout<21>|         9.106(R)|      SLOW  |         4.935(R)|      FAST  |clk_BUFGP         |   0.000|
dev_dout<22>|         8.723(R)|      SLOW  |         4.726(R)|      FAST  |clk_BUFGP         |   0.000|
dev_dout<23>|         8.885(R)|      SLOW  |         4.798(R)|      FAST  |clk_BUFGP         |   0.000|
dev_dout<24>|         7.896(R)|      SLOW  |         4.171(R)|      FAST  |clk_BUFGP         |   0.000|
dev_dout<25>|         7.494(R)|      SLOW  |         3.932(R)|      FAST  |clk_BUFGP         |   0.000|
dev_dout<26>|         7.768(R)|      SLOW  |         4.127(R)|      FAST  |clk_BUFGP         |   0.000|
dev_dout<27>|         7.695(R)|      SLOW  |         4.065(R)|      FAST  |clk_BUFGP         |   0.000|
dev_dout<28>|         8.198(R)|      SLOW  |         4.395(R)|      FAST  |clk_BUFGP         |   0.000|
dev_dout<29>|         8.705(R)|      SLOW  |         4.685(R)|      FAST  |clk_BUFGP         |   0.000|
dev_dout<30>|         8.293(R)|      SLOW  |         4.446(R)|      FAST  |clk_BUFGP         |   0.000|
dev_dout<31>|         8.714(R)|      SLOW  |         4.684(R)|      FAST  |clk_BUFGP         |   0.000|
dev_r       |        27.021(R)|      SLOW  |         5.368(R)|      FAST  |clk_BUFGP         |   0.000|
dev_send_eop|        27.868(R)|      SLOW  |         5.150(R)|      FAST  |clk_BUFGP         |   0.000|
dev_w       |        27.547(R)|      SLOW  |         4.957(R)|      FAST  |clk_BUFGP         |   0.000|
dev_waddr   |        28.128(R)|      SLOW  |         5.499(R)|      FAST  |clk_BUFGP         |   0.000|
dev_wdata   |        28.180(R)|      SLOW  |         5.556(R)|      FAST  |clk_BUFGP         |   0.000|
------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |   20.931|   10.434|    5.706|         |
en             |   10.128|   14.364|         |   11.420|
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock en
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |         |         |   10.207|         |
---------------+---------+---------+---------+---------+


Analysis completed Fri Feb 26 10:41:31 2016 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 347 MB



