<?xml version="1.0" encoding="UTF-8"?>
<DiamondModule name="fifo_right" module="fifo_right" VendorName="Lattice Semiconductor Corporation" generator="IPexpress" date="2017 03 06 18:14:47.503" version="5.7" type="Module" synthesis="lse" source_format="Verilog HDL">
  <Package>
		<File name="fifo_right.lpc" type="lpc" modified="2017 03 06 18:14:45.854"/>
		<File name="fifo_right.v" type="top_level_verilog" modified="2017 03 06 18:14:45.922"/>
		<File name="fifo_right_tmpl.v" type="template_verilog" modified="2017 03 06 18:14:45.923"/>
		<File name="tb_fifo_right_tmpl.v" type="testbench_verilog" modified="2017 03 06 18:14:45.928"/>
  </Package>
</DiamondModule>
