{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1588511726047 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1588511726062 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun May 03 21:15:25 2020 " "Processing started: Sun May 03 21:15:25 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1588511726062 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588511726062 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off digital_clock -c digital_clock " "Command: quartus_map --read_settings_files=on --write_settings_files=off digital_clock -c digital_clock" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588511726063 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1588511726847 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1588511726847 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/wnz/digital lab/lab 2/src/tone.v 1 1 " "Found 1 design units, including 1 entities, in source file /wnz/digital lab/lab 2/src/tone.v" { { "Info" "ISGN_ENTITY_NAME" "1 tone " "Found entity 1: tone" {  } { { "../../src/tone.v" "" { Text "D:/WNZ/Digital Lab/Lab 2/src/tone.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588511742892 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588511742892 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/wnz/digital lab/lab 2/src/timing_alarm.v 1 1 " "Found 1 design units, including 1 entities, in source file /wnz/digital lab/lab 2/src/timing_alarm.v" { { "Info" "ISGN_ENTITY_NAME" "1 timing_alarm " "Found entity 1: timing_alarm" {  } { { "../../src/timing_alarm.v" "" { Text "D:/WNZ/Digital Lab/Lab 2/src/timing_alarm.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588511742897 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588511742897 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/wnz/digital lab/lab 2/src/set_alarm.v 1 1 " "Found 1 design units, including 1 entities, in source file /wnz/digital lab/lab 2/src/set_alarm.v" { { "Info" "ISGN_ENTITY_NAME" "1 set_alarm " "Found entity 1: set_alarm" {  } { { "../../src/set_alarm.v" "" { Text "D:/WNZ/Digital Lab/Lab 2/src/set_alarm.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588511742901 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588511742901 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/wnz/digital lab/lab 2/src/mult_freq_div.v 1 1 " "Found 1 design units, including 1 entities, in source file /wnz/digital lab/lab 2/src/mult_freq_div.v" { { "Info" "ISGN_ENTITY_NAME" "1 mult_freq_div " "Found entity 1: mult_freq_div" {  } { { "../../src/mult_freq_div.v" "" { Text "D:/WNZ/Digital Lab/Lab 2/src/mult_freq_div.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588511742907 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588511742907 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "disp_decoder.v(19) " "Verilog HDL warning at disp_decoder.v(19): extended using \"x\" or \"z\"" {  } { { "../../src/disp_decoder.v" "" { Text "D:/WNZ/Digital Lab/Lab 2/src/disp_decoder.v" 19 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1588511742911 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/wnz/digital lab/lab 2/src/disp_decoder.v 1 1 " "Found 1 design units, including 1 entities, in source file /wnz/digital lab/lab 2/src/disp_decoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 disp_decoder " "Found entity 1: disp_decoder" {  } { { "../../src/disp_decoder.v" "" { Text "D:/WNZ/Digital Lab/Lab 2/src/disp_decoder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588511742913 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588511742913 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/wnz/digital lab/lab 2/src/digital_clock.v 1 1 " "Found 1 design units, including 1 entities, in source file /wnz/digital lab/lab 2/src/digital_clock.v" { { "Info" "ISGN_ENTITY_NAME" "1 digital_clock " "Found entity 1: digital_clock" {  } { { "../../src/digital_clock.v" "" { Text "D:/WNZ/Digital Lab/Lab 2/src/digital_clock.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588511742917 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588511742917 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/wnz/digital lab/lab 2/src/counter_60.v 1 1 " "Found 1 design units, including 1 entities, in source file /wnz/digital lab/lab 2/src/counter_60.v" { { "Info" "ISGN_ENTITY_NAME" "1 counter_60 " "Found entity 1: counter_60" {  } { { "../../src/counter_60.v" "" { Text "D:/WNZ/Digital Lab/Lab 2/src/counter_60.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588511742922 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588511742922 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/wnz/digital lab/lab 2/src/counter_24.v 1 1 " "Found 1 design units, including 1 entities, in source file /wnz/digital lab/lab 2/src/counter_24.v" { { "Info" "ISGN_ENTITY_NAME" "1 counter_24 " "Found entity 1: counter_24" {  } { { "../../src/counter_24.v" "" { Text "D:/WNZ/Digital Lab/Lab 2/src/counter_24.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588511742926 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588511742926 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/wnz/digital lab/lab 2/src/clock.v 1 1 " "Found 1 design units, including 1 entities, in source file /wnz/digital lab/lab 2/src/clock.v" { { "Info" "ISGN_ENTITY_NAME" "1 clock " "Found entity 1: clock" {  } { { "../../src/clock.v" "" { Text "D:/WNZ/Digital Lab/Lab 2/src/clock.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588511742932 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588511742932 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/wnz/digital lab/lab 2/src/alarm_clock_eq.v 1 1 " "Found 1 design units, including 1 entities, in source file /wnz/digital lab/lab 2/src/alarm_clock_eq.v" { { "Info" "ISGN_ENTITY_NAME" "1 alarm_clock_EQ " "Found entity 1: alarm_clock_EQ" {  } { { "../../src/alarm_clock_EQ.v" "" { Text "D:/WNZ/Digital Lab/Lab 2/src/alarm_clock_EQ.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588511742939 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588511742939 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/wnz/digital lab/lab 2/src/alarm_clock.v 1 1 " "Found 1 design units, including 1 entities, in source file /wnz/digital lab/lab 2/src/alarm_clock.v" { { "Info" "ISGN_ENTITY_NAME" "1 alarm_clock " "Found entity 1: alarm_clock" {  } { { "../../src/alarm_clock.v" "" { Text "D:/WNZ/Digital Lab/Lab 2/src/alarm_clock.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588511742946 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588511742946 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "alarm_en alarm_clock_EQ.v(26) " "Verilog HDL Implicit Net warning at alarm_clock_EQ.v(26): created implicit net for \"alarm_en\"" {  } { { "../../src/alarm_clock_EQ.v" "" { Text "D:/WNZ/Digital Lab/Lab 2/src/alarm_clock_EQ.v" 26 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588511742946 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "digital_clock " "Elaborating entity \"digital_clock\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1588511743035 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "alarm_en digital_clock.v(87) " "Verilog HDL Always Construct warning at digital_clock.v(87): variable \"alarm_en\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../../src/digital_clock.v" "" { Text "D:/WNZ/Digital Lab/Lab 2/src/digital_clock.v" 87 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1588511743052 "|digital_clock"}
{ "Warning" "WVRFX_VERI_2076_UNCONVERTED" "alarm_en digital_clock.v(85) " "Verilog HDL warning at digital_clock.v(85): assignments to alarm_en create a combinational loop" {  } { { "../../src/digital_clock.v" "" { Text "D:/WNZ/Digital Lab/Lab 2/src/digital_clock.v" 85 0 0 } }  } 0 10755 "Verilog HDL warning at %2!s!: assignments to %1!s! create a combinational loop" 0 0 "Analysis & Synthesis" 0 -1 1588511743052 "|digital_clock"}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "en_1k digital_clock.v(207) " "Can't resolve multiple constant drivers for net \"en_1k\" at digital_clock.v(207)" {  } { { "../../src/digital_clock.v" "" { Text "D:/WNZ/Digital Lab/Lab 2/src/digital_clock.v" 207 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588511743065 ""}
{ "Error" "EVRFX_VDB_NET_ANOTHER_DRIVER" "digital_clock.v(206) " "Constant driver at digital_clock.v(206)" {  } { { "../../src/digital_clock.v" "" { Text "D:/WNZ/Digital Lab/Lab 2/src/digital_clock.v" 206 0 0 } }  } 0 10029 "Constant driver at %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588511743065 ""}
{ "Error" "ESGN_TOP_HIER_ELABORATION_FAILURE" "" "Can't elaborate top-level user hierarchy" {  } {  } 0 12153 "Can't elaborate top-level user hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1588511743065 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/WNZ/Digital Lab/Lab 2/prj/digital_clock/output_files/digital_clock.map.smsg " "Generated suppressed messages file D:/WNZ/Digital Lab/Lab 2/prj/digital_clock/output_files/digital_clock.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588511743277 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 3 s 4 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 3 errors, 4 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4712 " "Peak virtual memory: 4712 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1588511743442 ""} { "Error" "EQEXE_END_BANNER_TIME" "Sun May 03 21:15:43 2020 " "Processing ended: Sun May 03 21:15:43 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1588511743442 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:18 " "Elapsed time: 00:00:18" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1588511743442 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:28 " "Total CPU time (on all processors): 00:00:28" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1588511743442 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1588511743442 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 5 s 4 s " "Quartus Prime Full Compilation was unsuccessful. 5 errors, 4 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1588511744110 ""}
