$comment
	File created using the following command:
		vcd file mux4x11bit.msim.vcd -direction
$end
$date
	Fri Apr 20 21:32:13 2018
$end
$version
	ModelSim Version 10.1d
$end
$timescale
	1ps
$end
$scope module mux4x11bit_vlg_vec_tst $end
$var reg 1 ! entradaA $end
$var reg 1 " entradaB $end
$var reg 1 # entradaC $end
$var reg 1 $ entradaD $end
$var reg 2 % sel [1:0] $end
$var wire 1 & outputt $end
$var wire 1 ' sampler $end
$scope module i1 $end
$var wire 1 ( gnd $end
$var wire 1 ) vcc $end
$var wire 1 * unknown $end
$var tri1 1 + devclrn $end
$var tri1 1 , devpor $end
$var tri1 1 - devoe $end
$var wire 1 . outputt~output_o $end
$var wire 1 / entradaD~input_o $end
$var wire 1 0 entradaB~input_o $end
$var wire 1 1 entradaA~input_o $end
$var wire 1 2 sel[1]~input_o $end
$var wire 1 3 sel[0]~input_o $end
$var wire 1 4 inst2|inst3~0_combout $end
$var wire 1 5 entradaC~input_o $end
$var wire 1 6 inst2|inst3~1_combout $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0!
0"
0#
0$
b0 %
0&
x'
0(
1)
x*
1+
1,
1-
0.
0/
00
01
02
03
04
05
06
$end
#1000000
