

================================================================
== Vitis HLS Report for 'inner_layer'
================================================================
* Date:           Mon Mar 18 19:54:08 2024

* Version:        2023.1.1 (Build 3869133 on Jun 15 2023)
* Project:        B_RNI_HLS
* Solution:       RNI (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.559 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+----------+-----+--------+---------+
    |  Latency (cycles) |  Latency (absolute)  |   Interval   | Pipeline|
    |   min   |   max   |    min    |    max   | min |   max  |   Type  |
    +---------+---------+-----------+----------+-----+--------+---------+
    |        6|   132351|  60.000 ns|  1.324 ms|    6|  132351|       no|
    +---------+---------+-----------+----------+-----+--------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------------+---------+---------+----------+-----------+-----------+---------+----------+
        |                |  Latency (cycles) | Iteration|  Initiation Interval  |   Trip  |          |
        |    Loop Name   |   min   |   max   |  Latency |  achieved |   target  |  Count  | Pipelined|
        +----------------+---------+---------+----------+-----------+-----------+---------+----------+
        |- NEURONS_LOOP  |        0|   132090|   7 ~ 518|          -|          -|  0 ~ 255|        no|
        +----------------+---------+---------+----------+-----------+-----------+---------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 9
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 8 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 3 
8 --> 9 
9 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.88>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%neuron_index_1 = alloca i32 1"   --->   Operation 10 'alloca' 'neuron_index_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%layer_index_val_read = read i2 @_ssdm_op_Read.ap_auto.i2, i2 %layer_index_val"   --->   Operation 11 'read' 'layer_index_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%zext_ln69_2 = zext i2 %layer_index_val_read" [B_RNI_HLS/apc/src/RNI_2.cpp:69]   --->   Operation 12 'zext' 'zext_ln69_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%NEURONS_INDEX_addr = getelementptr i6 %NEURONS_INDEX, i64 0, i64 %zext_ln69_2" [B_RNI_HLS/apc/src/RNI_2.cpp:69]   --->   Operation 13 'getelementptr' 'NEURONS_INDEX_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [2/2] (2.32ns)   --->   "%neuron_index = load i3 %NEURONS_INDEX_addr" [B_RNI_HLS/apc/src/RNI_2.cpp:69]   --->   Operation 14 'load' 'neuron_index' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 6> <Depth = 5> <ROM>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%empty = trunc i2 %layer_index_val_read"   --->   Operation 15 'trunc' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (1.56ns)   --->   "%add_i_i209 = add i2 %layer_index_val_read, i2 1"   --->   Operation 16 'add' 'add_i_i209' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%conv_i186 = zext i2 %add_i_i209"   --->   Operation 17 'zext' 'conv_i186' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%NEURONS_INDEX_addr_1 = getelementptr i6 %NEURONS_INDEX, i64 0, i64 %conv_i186"   --->   Operation 18 'getelementptr' 'NEURONS_INDEX_addr_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [2/2] (2.32ns)   --->   "%NEURONS_INDEX_load = load i3 %NEURONS_INDEX_addr_1"   --->   Operation 19 'load' 'NEURONS_INDEX_load' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 6> <Depth = 5> <ROM>
ST_1 : Operation 20 [1/1] (0.97ns)   --->   "%sub_i_i149 = xor i1 %empty, i1 1"   --->   Operation 20 'xor' 'sub_i_i149' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%conv_i126 = zext i1 %sub_i_i149"   --->   Operation 21 'zext' 'conv_i126' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%NEURONS_INDEX_addr_2 = getelementptr i6 %NEURONS_INDEX, i64 0, i64 %conv_i126"   --->   Operation 22 'getelementptr' 'NEURONS_INDEX_addr_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [2/2] (2.32ns)   --->   "%neuron_state_index = load i3 %NEURONS_INDEX_addr_2"   --->   Operation 23 'load' 'neuron_state_index' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 6> <Depth = 5> <ROM>

State 2 <SV = 1> <Delay = 3.91>
ST_2 : Operation 24 [1/2] (2.32ns)   --->   "%neuron_index = load i3 %NEURONS_INDEX_addr" [B_RNI_HLS/apc/src/RNI_2.cpp:69]   --->   Operation 24 'load' 'neuron_index' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 6> <Depth = 5> <ROM>
ST_2 : Operation 25 [1/2] (2.32ns)   --->   "%NEURONS_INDEX_load = load i3 %NEURONS_INDEX_addr_1"   --->   Operation 25 'load' 'NEURONS_INDEX_load' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 6> <Depth = 5> <ROM>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%zext_ln69 = zext i6 %neuron_index" [B_RNI_HLS/apc/src/RNI_2.cpp:69]   --->   Operation 26 'zext' 'zext_ln69' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%zext_ln69_1 = zext i6 %NEURONS_INDEX_load" [B_RNI_HLS/apc/src/RNI_2.cpp:69]   --->   Operation 27 'zext' 'zext_ln69_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 28 [1/2] (2.32ns)   --->   "%neuron_state_index = load i3 %NEURONS_INDEX_addr_2"   --->   Operation 28 'load' 'neuron_state_index' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 6> <Depth = 5> <ROM>
ST_2 : Operation 29 [1/1] (1.58ns)   --->   "%store_ln69 = store i64 %zext_ln69, i64 %neuron_index_1" [B_RNI_HLS/apc/src/RNI_2.cpp:69]   --->   Operation 29 'store' 'store_ln69' <Predicate = true> <Delay = 1.58>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%br_ln69 = br void %WEIGHTS_LOOP" [B_RNI_HLS/apc/src/RNI_2.cpp:69]   --->   Operation 30 'br' 'br_ln69' <Predicate = true> <Delay = 0.00>

State 3 <SV = 2> <Delay = 4.14>
ST_3 : Operation 31 [1/1] (0.00ns)   --->   "%neuron_index_2 = load i64 %neuron_index_1" [B_RNI_HLS/apc/src/RNI_2.cpp:69]   --->   Operation 31 'load' 'neuron_index_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 32 [1/1] (0.00ns)   --->   "%trunc_ln69 = trunc i64 %neuron_index_2" [B_RNI_HLS/apc/src/RNI_2.cpp:69]   --->   Operation 32 'trunc' 'trunc_ln69' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 33 [1/1] (3.52ns)   --->   "%icmp_ln69 = icmp_slt  i64 %neuron_index_2, i64 %zext_ln69_1" [B_RNI_HLS/apc/src/RNI_2.cpp:69]   --->   Operation 33 'icmp' 'icmp_ln69' <Predicate = true> <Delay = 3.52> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 34 [1/1] (0.00ns)   --->   "%br_ln69 = br i1 %icmp_ln69, void %for.inc59.preheader, void %WEIGHTS_LOOP.split" [B_RNI_HLS/apc/src/RNI_2.cpp:69]   --->   Operation 34 'br' 'br_ln69' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 35 [1/1] (0.00ns)   --->   "%WEIGHTS_INDEX_addr = getelementptr i8 %WEIGHTS_INDEX, i64 0, i64 %neuron_index_2" [B_RNI_HLS/apc/src/RNI_2.cpp:71]   --->   Operation 35 'getelementptr' 'WEIGHTS_INDEX_addr' <Predicate = (icmp_ln69)> <Delay = 0.00>
ST_3 : Operation 36 [2/2] (2.32ns)   --->   "%weight_index = load i6 %WEIGHTS_INDEX_addr" [B_RNI_HLS/apc/src/RNI_2.cpp:71]   --->   Operation 36 'load' 'weight_index' <Predicate = (icmp_ln69)> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 41> <ROM>
ST_3 : Operation 37 [1/1] (1.82ns)   --->   "%add_i_i178 = add i6 %trunc_ln69, i6 1" [B_RNI_HLS/apc/src/RNI_2.cpp:69]   --->   Operation 37 'add' 'add_i_i178' <Predicate = (icmp_ln69)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 38 [1/1] (0.00ns)   --->   "%conv_i155 = zext i6 %add_i_i178" [B_RNI_HLS/apc/src/RNI_2.cpp:69]   --->   Operation 38 'zext' 'conv_i155' <Predicate = (icmp_ln69)> <Delay = 0.00>
ST_3 : Operation 39 [1/1] (0.00ns)   --->   "%WEIGHTS_INDEX_addr_1 = getelementptr i8 %WEIGHTS_INDEX, i64 0, i64 %conv_i155" [B_RNI_HLS/apc/src/RNI_2.cpp:69]   --->   Operation 39 'getelementptr' 'WEIGHTS_INDEX_addr_1' <Predicate = (icmp_ln69)> <Delay = 0.00>
ST_3 : Operation 40 [2/2] (2.32ns)   --->   "%WEIGHTS_INDEX_load = load i6 %WEIGHTS_INDEX_addr_1" [B_RNI_HLS/apc/src/RNI_2.cpp:69]   --->   Operation 40 'load' 'WEIGHTS_INDEX_load' <Predicate = (icmp_ln69)> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 41> <ROM>

State 4 <SV = 3> <Delay = 3.91>
ST_4 : Operation 41 [1/2] (2.32ns)   --->   "%weight_index = load i6 %WEIGHTS_INDEX_addr" [B_RNI_HLS/apc/src/RNI_2.cpp:71]   --->   Operation 41 'load' 'weight_index' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 41> <ROM>
ST_4 : Operation 42 [1/2] (2.32ns)   --->   "%WEIGHTS_INDEX_load = load i6 %WEIGHTS_INDEX_addr_1" [B_RNI_HLS/apc/src/RNI_2.cpp:69]   --->   Operation 42 'load' 'WEIGHTS_INDEX_load' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 41> <ROM>
ST_4 : Operation 43 [1/1] (0.00ns)   --->   "%trunc_ln71 = trunc i8 %weight_index" [B_RNI_HLS/apc/src/RNI_2.cpp:71]   --->   Operation 43 'trunc' 'trunc_ln71' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 44 [2/2] (1.58ns)   --->   "%call_ln71 = call void @inner_layer_Pipeline_WEIGHTS_LOOP, i8 %weight_index, i6 %trunc_ln69, i8 %WEIGHTS_INDEX_load, i6 %neuron_state_index, i6 %trunc_ln71, i1 %NEURONS_STATE, i8 %NEURONS_MEMBRANE, i8 %WEIGHTS" [B_RNI_HLS/apc/src/RNI_2.cpp:71]   --->   Operation 44 'call' 'call_ln71' <Predicate = true> <Delay = 1.58> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 5 <SV = 4> <Delay = 0.00>
ST_5 : Operation 45 [1/2] (0.00ns)   --->   "%call_ln71 = call void @inner_layer_Pipeline_WEIGHTS_LOOP, i8 %weight_index, i6 %trunc_ln69, i8 %WEIGHTS_INDEX_load, i6 %neuron_state_index, i6 %trunc_ln71, i1 %NEURONS_STATE, i8 %NEURONS_MEMBRANE, i8 %WEIGHTS" [B_RNI_HLS/apc/src/RNI_2.cpp:71]   --->   Operation 45 'call' 'call_ln71' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 6 <SV = 5> <Delay = 2.32>
ST_6 : Operation 46 [1/1] (0.00ns)   --->   "%NEURONS_MEMBRANE_addr = getelementptr i8 %NEURONS_MEMBRANE, i64 0, i64 %neuron_index_2" [B_RNI_HLS/apc/src/RNI_2.cpp:69]   --->   Operation 46 'getelementptr' 'NEURONS_MEMBRANE_addr' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 47 [2/2] (2.32ns)   --->   "%NEURONS_MEMBRANE_load = load i6 %NEURONS_MEMBRANE_addr" [B_RNI_HLS/apc/src/RNI_2.cpp:80]   --->   Operation 47 'load' 'NEURONS_MEMBRANE_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 40> <RAM>

State 7 <SV = 6> <Delay = 6.55>
ST_7 : Operation 48 [1/1] (0.00ns)   --->   "%speclooptripcount_ln69 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 0, i64 255, i64 127" [B_RNI_HLS/apc/src/RNI_2.cpp:69]   --->   Operation 48 'speclooptripcount' 'speclooptripcount_ln69' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 49 [1/1] (0.00ns)   --->   "%specloopname_ln69 = specloopname void @_ssdm_op_SpecLoopName, void @empty_7" [B_RNI_HLS/apc/src/RNI_2.cpp:69]   --->   Operation 49 'specloopname' 'specloopname_ln69' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 50 [1/2] (2.32ns)   --->   "%NEURONS_MEMBRANE_load = load i6 %NEURONS_MEMBRANE_addr" [B_RNI_HLS/apc/src/RNI_2.cpp:80]   --->   Operation 50 'load' 'NEURONS_MEMBRANE_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 40> <RAM>
ST_7 : Operation 51 [1/1] (1.91ns)   --->   "%icmp_ln80 = icmp_sgt  i8 %NEURONS_MEMBRANE_load, i8 25" [B_RNI_HLS/apc/src/RNI_2.cpp:80]   --->   Operation 51 'icmp' 'icmp_ln80' <Predicate = true> <Delay = 1.91> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 52 [1/1] (0.00ns)   --->   "%br_ln80 = br i1 %icmp_ln80, void %for.inc44, void %if.then35" [B_RNI_HLS/apc/src/RNI_2.cpp:80]   --->   Operation 52 'br' 'br_ln80' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 53 [1/1] (0.00ns)   --->   "%NEURONS_STATE_addr = getelementptr i1 %NEURONS_STATE, i64 0, i64 %neuron_index_2" [B_RNI_HLS/apc/src/RNI_2.cpp:82]   --->   Operation 53 'getelementptr' 'NEURONS_STATE_addr' <Predicate = (icmp_ln80)> <Delay = 0.00>
ST_7 : Operation 54 [1/1] (2.32ns)   --->   "%store_ln82 = store i1 1, i6 %NEURONS_STATE_addr" [B_RNI_HLS/apc/src/RNI_2.cpp:82]   --->   Operation 54 'store' 'store_ln82' <Predicate = (icmp_ln80)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 40> <RAM>
ST_7 : Operation 55 [1/1] (2.32ns)   --->   "%store_ln83 = store i8 0, i6 %NEURONS_MEMBRANE_addr" [B_RNI_HLS/apc/src/RNI_2.cpp:83]   --->   Operation 55 'store' 'store_ln83' <Predicate = (icmp_ln80)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 40> <RAM>
ST_7 : Operation 56 [1/1] (0.00ns)   --->   "%br_ln84 = br void %for.inc44" [B_RNI_HLS/apc/src/RNI_2.cpp:84]   --->   Operation 56 'br' 'br_ln84' <Predicate = (icmp_ln80)> <Delay = 0.00>
ST_7 : Operation 57 [1/1] (3.52ns)   --->   "%add_ln69 = add i64 %neuron_index_2, i64 1" [B_RNI_HLS/apc/src/RNI_2.cpp:69]   --->   Operation 57 'add' 'add_ln69' <Predicate = true> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 58 [1/1] (1.58ns)   --->   "%store_ln69 = store i64 %add_ln69, i64 %neuron_index_1" [B_RNI_HLS/apc/src/RNI_2.cpp:69]   --->   Operation 58 'store' 'store_ln69' <Predicate = true> <Delay = 1.58>
ST_7 : Operation 59 [1/1] (0.00ns)   --->   "%br_ln69 = br void %WEIGHTS_LOOP" [B_RNI_HLS/apc/src/RNI_2.cpp:69]   --->   Operation 59 'br' 'br_ln69' <Predicate = true> <Delay = 0.00>

State 8 <SV = 3> <Delay = 5.73>
ST_8 : Operation 60 [2/2] (5.73ns)   --->   "%call_ln69 = call void @inner_layer_Pipeline_NEURONS_STATE_RESET_LOOP, i6 %neuron_state_index, i6 %neuron_index, i1 %NEURONS_STATE" [B_RNI_HLS/apc/src/RNI_2.cpp:69]   --->   Operation 60 'call' 'call_ln69' <Predicate = true> <Delay = 5.73> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 9 <SV = 4> <Delay = 0.00>
ST_9 : Operation 61 [1/2] (0.00ns)   --->   "%call_ln69 = call void @inner_layer_Pipeline_NEURONS_STATE_RESET_LOOP, i6 %neuron_state_index, i6 %neuron_index, i1 %NEURONS_STATE" [B_RNI_HLS/apc/src/RNI_2.cpp:69]   --->   Operation 61 'call' 'call_ln69' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_9 : Operation 62 [1/1] (0.00ns)   --->   "%ret_ln90 = ret" [B_RNI_HLS/apc/src/RNI_2.cpp:90]   --->   Operation 62 'ret' 'ret_ln90' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 3.887ns
The critical path consists of the following:
	wire read operation ('layer_index_val_read') on port 'layer_index_val' [8]  (0.000 ns)
	'add' operation ('add_i_i209') [13]  (1.565 ns)
	'getelementptr' operation ('NEURONS_INDEX_addr_1') [15]  (0.000 ns)
	'load' operation ('NEURONS_INDEX_load') on array 'NEURONS_INDEX' [16]  (2.322 ns)

 <State 2>: 3.910ns
The critical path consists of the following:
	'load' operation ('neuron_index', B_RNI_HLS/apc/src/RNI_2.cpp:69) on array 'NEURONS_INDEX' [11]  (2.322 ns)
	'store' operation ('store_ln69', B_RNI_HLS/apc/src/RNI_2.cpp:69) of variable 'zext_ln69', B_RNI_HLS/apc/src/RNI_2.cpp:69 on local variable 'neuron_index' [23]  (1.588 ns)

 <State 3>: 4.147ns
The critical path consists of the following:
	'load' operation ('neuron_index', B_RNI_HLS/apc/src/RNI_2.cpp:69) on local variable 'neuron_index' [26]  (0.000 ns)
	'add' operation ('add_i_i178', B_RNI_HLS/apc/src/RNI_2.cpp:69) [35]  (1.825 ns)
	'getelementptr' operation ('WEIGHTS_INDEX_addr_1', B_RNI_HLS/apc/src/RNI_2.cpp:69) [37]  (0.000 ns)
	'load' operation ('WEIGHTS_INDEX_load', B_RNI_HLS/apc/src/RNI_2.cpp:69) on array 'WEIGHTS_INDEX' [38]  (2.322 ns)

 <State 4>: 3.910ns
The critical path consists of the following:
	'load' operation ('weight_index', B_RNI_HLS/apc/src/RNI_2.cpp:71) on array 'WEIGHTS_INDEX' [34]  (2.322 ns)
	'call' operation ('call_ln71', B_RNI_HLS/apc/src/RNI_2.cpp:71) to 'inner_layer_Pipeline_WEIGHTS_LOOP' [41]  (1.588 ns)

 <State 5>: 0.000ns
The critical path consists of the following:

 <State 6>: 2.322ns
The critical path consists of the following:
	'getelementptr' operation ('NEURONS_MEMBRANE_addr', B_RNI_HLS/apc/src/RNI_2.cpp:69) [39]  (0.000 ns)
	'load' operation ('NEURONS_MEMBRANE_load', B_RNI_HLS/apc/src/RNI_2.cpp:80) on array 'NEURONS_MEMBRANE' [42]  (2.322 ns)

 <State 7>: 6.559ns
The critical path consists of the following:
	'add' operation ('add_ln69', B_RNI_HLS/apc/src/RNI_2.cpp:69) [51]  (3.520 ns)
	'store' operation ('store_ln69', B_RNI_HLS/apc/src/RNI_2.cpp:69) of variable 'add_ln69', B_RNI_HLS/apc/src/RNI_2.cpp:69 on local variable 'neuron_index' [52]  (1.588 ns)
	blocking operation 1.451 ns on control path)

 <State 8>: 5.735ns
The critical path consists of the following:
	'call' operation ('call_ln69', B_RNI_HLS/apc/src/RNI_2.cpp:69) to 'inner_layer_Pipeline_NEURONS_STATE_RESET_LOOP' [55]  (5.735 ns)

 <State 9>: 0.000ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
