-- -------------------------------------------------------------
-- 
-- File Name: /mnt/data/trevor/research/NIH_SBIR_R44_DC015443/simulink_models/models/echo/hdlsrc/SE/SE_Right_Channel_Processing.vhd
-- 
-- Generated by MATLAB 9.6 and HDL Coder 3.14
-- 
-- -------------------------------------------------------------


-- -------------------------------------------------------------
-- 
-- Module: SE_Right_Channel_Processing
-- Source Path: SE/dataplane/Avalon Data Processing/Right Channel Processing
-- Hierarchy Level: 2
-- 
-- -------------------------------------------------------------
LIBRARY IEEE;
USE IEEE.std_logic_1164.ALL;
USE IEEE.numeric_std.ALL;
USE work.SE_dataplane_pkg.ALL;

ENTITY SE_Right_Channel_Processing IS
  PORT( clk                               :   IN    std_logic;
        reset                             :   IN    std_logic;
        enb                               :   IN    std_logic;
        Right_Data_In                     :   IN    std_logic_vector(31 DOWNTO 0);  -- sfix32_En28
        Right_Bypass                      :   IN    std_logic;
        Right_Delay                       :   IN    std_logic_vector(15 DOWNTO 0);  -- uint16
        Right_Decay                       :   IN    std_logic_vector(4 DOWNTO 0);  -- ufix5_En4
        Right_Wet_Dry_Mix                 :   IN    std_logic_vector(4 DOWNTO 0);  -- ufix5_En4
        Enable                            :   IN    std_logic;
        Right_Data_Out                    :   OUT   std_logic_vector(31 DOWNTO 0)  -- sfix32_En28
        );
END SE_Right_Channel_Processing;


ARCHITECTURE rtl OF SE_Right_Channel_Processing IS

  ATTRIBUTE multstyle : string;

  -- Component Declarations
  COMPONENT SE_echo_block
    PORT( clk                             :   IN    std_logic;
          reset                           :   IN    std_logic;
          enb                             :   IN    std_logic;
          input                           :   IN    std_logic_vector(31 DOWNTO 0);  -- sfix32_En28
          delay                           :   IN    std_logic_vector(15 DOWNTO 0);  -- uint16
          decay                           :   IN    std_logic_vector(4 DOWNTO 0);  -- ufix5_En4
          Enable_out6                     :   IN    std_logic;
          output                          :   OUT   std_logic_vector(31 DOWNTO 0)  -- sfix32_En28
          );
  END COMPONENT;

  COMPONENT SE_mixer_block
    PORT( clk                             :   IN    std_logic;
          reset                           :   IN    std_logic;
          enb                             :   IN    std_logic;
          dry_signal                      :   IN    std_logic_vector(31 DOWNTO 0);  -- sfix32_En28
          wet_signal                      :   IN    std_logic_vector(31 DOWNTO 0);  -- sfix32_En28
          wet_dry_mix                     :   IN    std_logic_vector(4 DOWNTO 0);  -- ufix5_En4
          output                          :   OUT   std_logic_vector(31 DOWNTO 0)  -- sfix32_En28
          );
  END COMPONENT;

  -- Component Configuration Statements
  FOR ALL : SE_echo_block
    USE ENTITY work.SE_echo_block(rtl);

  FOR ALL : SE_mixer_block
    USE ENTITY work.SE_mixer_block(rtl);

  -- Signals
  SIGNAL Enable_out6                      : std_logic;
  SIGNAL delayMatch2_reg                  : std_logic_vector(0 TO 1);  -- ufix1 [2]
  SIGNAL Enable_out6_1                    : std_logic;
  SIGNAL echo_out1                        : std_logic_vector(31 DOWNTO 0);  -- ufix32
  SIGNAL delayMatch1_reg                  : std_logic_vector(0 TO 1);  -- ufix1 [2]
  SIGNAL Right_Bypass_1                   : std_logic;
  SIGNAL mixer_out1                       : std_logic_vector(31 DOWNTO 0);  -- ufix32
  SIGNAL mixer_out1_signed                : signed(31 DOWNTO 0);  -- sfix32_En28
  SIGNAL Right_Data_In_signed             : signed(31 DOWNTO 0);  -- sfix32_En28
  SIGNAL delayMatch_reg                   : vector_of_signed32(0 TO 1);  -- sfix32 [2]
  SIGNAL Right_Data_In_1                  : signed(31 DOWNTO 0);  -- sfix32_En28
  SIGNAL Switch_out1                      : signed(31 DOWNTO 0);  -- sfix32_En28
  SIGNAL Switch_out1_bypass               : signed(31 DOWNTO 0);  -- sfix32_En28
  SIGNAL Switch_out1_last_value           : signed(31 DOWNTO 0);  -- sfix32_En28

BEGIN
  -- An enabled subsystem
  -- This subsystem only runs when the data valid signal is enabled (asserted)
  -- 

  u_echo : SE_echo_block
    PORT MAP( clk => clk,
              reset => reset,
              enb => enb,
              input => Right_Data_In,  -- sfix32_En28
              delay => Right_Delay,  -- uint16
              decay => Right_Decay,  -- ufix5_En4
              Enable_out6 => Enable_out6,
              output => echo_out1  -- sfix32_En28
              );

  u_mixer : SE_mixer_block
    PORT MAP( clk => clk,
              reset => reset,
              enb => enb,
              dry_signal => Right_Data_In,  -- sfix32_En28
              wet_signal => echo_out1,  -- sfix32_En28
              wet_dry_mix => Right_Wet_Dry_Mix,  -- ufix5_En4
              output => mixer_out1  -- sfix32_En28
              );

  Enable_out6 <= Enable;

  delayMatch2_process : PROCESS (clk, reset)
  BEGIN
    IF reset = '1' THEN
      delayMatch2_reg <= (OTHERS => '0');
    ELSIF rising_edge(clk) THEN
      IF enb = '1' THEN
        delayMatch2_reg(0) <= Enable_out6;
        delayMatch2_reg(1) <= delayMatch2_reg(0);
      END IF;
    END IF;
  END PROCESS delayMatch2_process;

  Enable_out6_1 <= delayMatch2_reg(1);

  delayMatch1_process : PROCESS (clk, reset)
  BEGIN
    IF reset = '1' THEN
      delayMatch1_reg <= (OTHERS => '0');
    ELSIF rising_edge(clk) THEN
      IF enb = '1' THEN
        delayMatch1_reg(0) <= Right_Bypass;
        delayMatch1_reg(1) <= delayMatch1_reg(0);
      END IF;
    END IF;
  END PROCESS delayMatch1_process;

  Right_Bypass_1 <= delayMatch1_reg(1);

  mixer_out1_signed <= signed(mixer_out1);

  Right_Data_In_signed <= signed(Right_Data_In);

  delayMatch_process : PROCESS (clk, reset)
  BEGIN
    IF reset = '1' THEN
      delayMatch_reg <= (OTHERS => to_signed(0, 32));
    ELSIF rising_edge(clk) THEN
      IF enb = '1' THEN
        delayMatch_reg(0) <= Right_Data_In_signed;
        delayMatch_reg(1) <= delayMatch_reg(0);
      END IF;
    END IF;
  END PROCESS delayMatch_process;

  Right_Data_In_1 <= delayMatch_reg(1);

  
  Switch_out1 <= mixer_out1_signed WHEN Right_Bypass_1 = '0' ELSE
      Right_Data_In_1;

  Right_Data_Out_bypass_process : PROCESS (clk, reset)
  BEGIN
    IF reset = '1' THEN
      Switch_out1_last_value <= to_signed(0, 32);
    ELSIF rising_edge(clk) THEN
      IF enb = '1' THEN
        Switch_out1_last_value <= Switch_out1_bypass;
      END IF;
    END IF;
  END PROCESS Right_Data_Out_bypass_process;


  
  Switch_out1_bypass <= Switch_out1_last_value WHEN Enable_out6_1 = '0' ELSE
      Switch_out1;

  Right_Data_Out <= std_logic_vector(Switch_out1_bypass);

END rtl;

