begin_unit|revision:0.9.5;language:C;cregit-version:0.0.1
begin_comment
comment|/*  * Copyright (c) 2001 The FreeBSD Project, Inc.  * All rights reserved.  *  * Redistribution and use in source and binary forms, with or without  * modification, are permitted provided that the following conditions  * are met:  * 1. Redistributions of source code must retain the above copyright  *    notice, this list of conditions and the following disclaimer.  * 2. Redistributions in binary form must reproduce the above copyright  *    notice, this list of conditions and the following disclaimer in the  *    documentation and/or other materials provided with the distribution.  *  * THIS SOFTWARE IS PROVIDED BY The FreeBSD Project, Inc. AND CONTRIBUTORS  * ``AS IS'' AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED  * TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR  * PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL The FreeBSD Project, Inc. OR  * CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL,  * EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO,  * PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS;  * OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY,  * WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR  * OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF  * ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.  *  * $FreeBSD$  */
end_comment

begin_include
include|#
directive|include
file|"doscmd.h"
end_include

begin_include
include|#
directive|include
file|"video.h"
end_include

begin_function_decl
specifier|static
name|u_int32_t
name|decode_modrm
parameter_list|(
name|u_int8_t
modifier|*
parameter_list|,
name|u_int16_t
parameter_list|,
name|regcontext_t
modifier|*
parameter_list|,
name|int
modifier|*
parameter_list|)
function_decl|;
end_function_decl

begin_function_decl
specifier|static
name|u_int8_t
modifier|*
name|reg8
parameter_list|(
name|u_int8_t
name|c
parameter_list|,
name|regcontext_t
modifier|*
parameter_list|)
function_decl|;
end_function_decl

begin_function_decl
specifier|static
name|u_int16_t
modifier|*
name|reg16
parameter_list|(
name|u_int8_t
name|c
parameter_list|,
name|regcontext_t
modifier|*
parameter_list|)
function_decl|;
end_function_decl

begin_if
if|#
directive|if
literal|0
end_if

begin_endif
unit|static u_int32_t	*reg32(u_int8_t c, regcontext_t *);
endif|#
directive|endif
end_endif

begin_function_decl
specifier|static
name|u_int8_t
name|read_byte
parameter_list|(
name|u_int32_t
parameter_list|)
function_decl|;
end_function_decl

begin_function_decl
specifier|static
name|void
name|write_byte
parameter_list|(
name|u_int32_t
parameter_list|,
name|u_int8_t
parameter_list|)
function_decl|;
end_function_decl

begin_function_decl
specifier|static
name|void
name|write_word
parameter_list|(
name|u_int32_t
parameter_list|,
name|u_int16_t
parameter_list|)
function_decl|;
end_function_decl

begin_comment
comment|/* ** Hardware /0 interrupt */
end_comment

begin_function
name|void
name|int00
parameter_list|(
name|regcontext_t
modifier|*
name|REGS
parameter_list|)
block|{
name|debug
argument_list|(
name|D_ALWAYS
argument_list|,
literal|"Divide by 0 in DOS program!\n"
argument_list|)
expr_stmt|;
name|exit
argument_list|(
literal|1
argument_list|)
expr_stmt|;
block|}
end_function

begin_function
name|void
name|int01
parameter_list|(
name|regcontext_t
modifier|*
name|REGS
parameter_list|)
block|{
name|debug
argument_list|(
name|D_ALWAYS
argument_list|,
literal|"INT 1 with no handler! (single-step/debug)\n"
argument_list|)
expr_stmt|;
block|}
end_function

begin_function
name|void
name|int03
parameter_list|(
name|regcontext_t
modifier|*
name|REGS
parameter_list|)
block|{
name|debug
argument_list|(
name|D_ALWAYS
argument_list|,
literal|"INT 3 with no handler! (breakpoint)\n"
argument_list|)
expr_stmt|;
block|}
end_function

begin_function
name|void
name|int0d
parameter_list|(
name|regcontext_t
modifier|*
name|REGS
parameter_list|)
block|{
name|debug
argument_list|(
name|D_ALWAYS
argument_list|,
literal|"IRQ5 with no handler!\n"
argument_list|)
expr_stmt|;
block|}
end_function

begin_function
name|void
name|cpu_init
parameter_list|(
name|void
parameter_list|)
block|{
name|u_long
name|vec
decl_stmt|;
name|vec
operator|=
name|insert_hardint_trampoline
argument_list|()
expr_stmt|;
name|ivec
index|[
literal|0x00
index|]
operator|=
name|vec
expr_stmt|;
name|register_callback
argument_list|(
name|vec
argument_list|,
name|int00
argument_list|,
literal|"int 00"
argument_list|)
expr_stmt|;
name|vec
operator|=
name|insert_softint_trampoline
argument_list|()
expr_stmt|;
name|ivec
index|[
literal|0x01
index|]
operator|=
name|vec
expr_stmt|;
name|register_callback
argument_list|(
name|vec
argument_list|,
name|int01
argument_list|,
literal|"int 01"
argument_list|)
expr_stmt|;
name|vec
operator|=
name|insert_softint_trampoline
argument_list|()
expr_stmt|;
name|ivec
index|[
literal|0x03
index|]
operator|=
name|vec
expr_stmt|;
name|register_callback
argument_list|(
name|vec
argument_list|,
name|int03
argument_list|,
literal|"int 03"
argument_list|)
expr_stmt|;
name|vec
operator|=
name|insert_hardint_trampoline
argument_list|()
expr_stmt|;
name|ivec
index|[
literal|0x0d
index|]
operator|=
name|vec
expr_stmt|;
name|register_callback
argument_list|(
name|vec
argument_list|,
name|int0d
argument_list|,
literal|"int 0d"
argument_list|)
expr_stmt|;
name|vec
operator|=
name|insert_null_trampoline
argument_list|()
expr_stmt|;
name|ivec
index|[
literal|0x34
index|]
operator|=
name|vec
expr_stmt|;
comment|/* floating point emulator */
name|ivec
index|[
literal|0x35
index|]
operator|=
name|vec
expr_stmt|;
comment|/* floating point emulator */
name|ivec
index|[
literal|0x36
index|]
operator|=
name|vec
expr_stmt|;
comment|/* floating point emulator */
name|ivec
index|[
literal|0x37
index|]
operator|=
name|vec
expr_stmt|;
comment|/* floating point emulator */
name|ivec
index|[
literal|0x38
index|]
operator|=
name|vec
expr_stmt|;
comment|/* floating point emulator */
name|ivec
index|[
literal|0x39
index|]
operator|=
name|vec
expr_stmt|;
comment|/* floating point emulator */
name|ivec
index|[
literal|0x3a
index|]
operator|=
name|vec
expr_stmt|;
comment|/* floating point emulator */
name|ivec
index|[
literal|0x3b
index|]
operator|=
name|vec
expr_stmt|;
comment|/* floating point emulator */
name|ivec
index|[
literal|0x3c
index|]
operator|=
name|vec
expr_stmt|;
comment|/* floating point emulator */
name|ivec
index|[
literal|0x3d
index|]
operator|=
name|vec
expr_stmt|;
comment|/* floating point emulator */
name|ivec
index|[
literal|0x3e
index|]
operator|=
name|vec
expr_stmt|;
comment|/* floating point emulator */
name|ivec
index|[
literal|0x3f
index|]
operator|=
name|vec
expr_stmt|;
comment|/* floating point emulator */
block|}
end_function

begin_comment
comment|/*  * Emulate CPU instructions. We need this for VGA graphics, at least in the 16  * color modes.  *  * The emulator is far from complete. We are adding the instructions as we  * encounter them, so this function is likely to change over time. There are  * no optimizations and we only emulate a single instruction at a time.  *  * As long as there is no support for DPMI or the Operand Size Override prefix  * we won't need the 32-bit registers. This also means that the default  * operand size is 16 bit.  */
end_comment

begin_function
name|int
name|emu_instr
parameter_list|(
name|regcontext_t
modifier|*
name|REGS
parameter_list|)
block|{
name|int
name|prefix
init|=
literal|1
decl_stmt|;
name|u_int8_t
modifier|*
name|cs
init|=
operator|(
name|u_int8_t
operator|*
operator|)
operator|(
name|R_CS
operator|<<
literal|4
operator|)
decl_stmt|;
name|int
name|ip
init|=
name|R_IP
decl_stmt|;
name|int
name|dir
decl_stmt|,
name|i
decl_stmt|,
name|instrlen
decl_stmt|;
name|u_int8_t
modifier|*
name|r8
decl_stmt|;
name|u_int8_t
name|val8
decl_stmt|;
name|u_int16_t
name|val16
decl_stmt|;
name|u_int16_t
modifier|*
name|seg
init|=
operator|&
name|R_DS
decl_stmt|;
name|u_int32_t
name|addr
decl_stmt|,
name|toaddr
decl_stmt|;
while|while
condition|(
name|prefix
condition|)
block|{
name|prefix
operator|=
literal|0
expr_stmt|;
switch|switch
condition|(
name|cs
index|[
name|ip
index|]
condition|)
block|{
case|case
literal|0x08
case|:
comment|/* or r/m8, r8 */
name|addr
operator|=
name|decode_modrm
argument_list|(
name|cs
operator|+
name|ip
argument_list|,
operator|*
name|seg
argument_list|,
name|REGS
argument_list|,
operator|&
name|instrlen
argument_list|)
expr_stmt|;
name|r8
operator|=
name|reg8
argument_list|(
name|cs
index|[
name|ip
operator|+
literal|1
index|]
argument_list|,
name|REGS
argument_list|)
expr_stmt|;
name|val8
operator|=
name|read_byte
argument_list|(
name|addr
argument_list|)
operator||
operator|*
name|r8
expr_stmt|;
name|write_byte
argument_list|(
name|addr
argument_list|,
name|val8
argument_list|)
expr_stmt|;
comment|/* clear carry and overflow; check zero, sign, parity */
name|R_EFLAGS
operator|&=
operator|~
name|PSL_C
operator||
operator|~
name|PSL_V
expr_stmt|;
if|if
condition|(
name|val8
operator|==
literal|0
condition|)
name|R_EFLAGS
operator||=
name|PSL_Z
expr_stmt|;
if|if
condition|(
name|val8
operator|%
literal|2
operator|!=
literal|0
condition|)
name|R_EFLAGS
operator||=
name|PSL_PF
expr_stmt|;
if|if
condition|(
name|val8
operator|&
literal|0x80
condition|)
name|R_EFLAGS
operator||=
name|PSL_N
expr_stmt|;
name|ip
operator|+=
literal|2
operator|+
name|instrlen
expr_stmt|;
break|break;
case|case
literal|0x22
case|:
comment|/* and r8, r/m8 */
name|addr
operator|=
name|decode_modrm
argument_list|(
name|cs
operator|+
name|ip
argument_list|,
operator|*
name|seg
argument_list|,
name|REGS
argument_list|,
operator|&
name|instrlen
argument_list|)
expr_stmt|;
name|r8
operator|=
name|reg8
argument_list|(
name|cs
index|[
name|ip
operator|+
literal|1
index|]
argument_list|,
name|REGS
argument_list|)
expr_stmt|;
operator|*
name|r8
operator|&=
name|read_byte
argument_list|(
name|addr
argument_list|)
expr_stmt|;
comment|/* clear carry and overflow; check zero, sign, parity */
name|R_EFLAGS
operator|&=
operator|~
name|PSL_C
operator||
operator|~
name|PSL_V
expr_stmt|;
if|if
condition|(
operator|*
name|r8
operator|==
literal|0
condition|)
name|R_EFLAGS
operator||=
name|PSL_Z
expr_stmt|;
if|if
condition|(
operator|*
name|r8
operator|%
literal|2
operator|!=
literal|0
condition|)
name|R_EFLAGS
operator||=
name|PSL_PF
expr_stmt|;
if|if
condition|(
operator|*
name|r8
operator|&
literal|0x80
condition|)
name|R_EFLAGS
operator||=
name|PSL_N
expr_stmt|;
name|ip
operator|+=
literal|2
operator|+
name|instrlen
expr_stmt|;
break|break;
case|case
literal|0x26
case|:
comment|/* Segment Override ES */
name|seg
operator|=
operator|&
name|R_ES
expr_stmt|;
name|prefix
operator|=
literal|1
expr_stmt|;
name|ip
operator|++
expr_stmt|;
break|break;
case|case
literal|0x2e
case|:
comment|/* Segment Override CS */
name|seg
operator|=
operator|&
name|R_CS
expr_stmt|;
name|prefix
operator|=
literal|1
expr_stmt|;
name|ip
operator|++
expr_stmt|;
break|break;
case|case
literal|0x36
case|:
comment|/* Segment Override SS */
name|seg
operator|=
operator|&
name|R_SS
expr_stmt|;
name|prefix
operator|=
literal|1
expr_stmt|;
name|ip
operator|++
expr_stmt|;
break|break;
case|case
literal|0x3e
case|:
comment|/* Segment Override DS */
name|seg
operator|=
operator|&
name|R_DS
expr_stmt|;
name|prefix
operator|=
literal|1
expr_stmt|;
name|ip
operator|++
expr_stmt|;
break|break;
case|case
literal|0x64
case|:
comment|/* Segment Override FS */
name|seg
operator|=
operator|&
name|R_FS
expr_stmt|;
name|prefix
operator|=
literal|1
expr_stmt|;
name|ip
operator|++
expr_stmt|;
break|break;
case|case
literal|0x65
case|:
comment|/* Segment Override GS */
name|seg
operator|=
operator|&
name|R_GS
expr_stmt|;
name|prefix
operator|=
literal|1
expr_stmt|;
name|ip
operator|++
expr_stmt|;
break|break;
case|case
literal|0x88
case|:
comment|/* mov r/m8, r8 */
name|addr
operator|=
name|decode_modrm
argument_list|(
name|cs
operator|+
name|ip
argument_list|,
operator|*
name|seg
argument_list|,
name|REGS
argument_list|,
operator|&
name|instrlen
argument_list|)
expr_stmt|;
name|write_byte
argument_list|(
name|addr
argument_list|,
operator|*
name|reg8
argument_list|(
name|cs
index|[
name|ip
operator|+
literal|1
index|]
argument_list|,
name|REGS
argument_list|)
argument_list|)
expr_stmt|;
name|ip
operator|+=
literal|2
operator|+
name|instrlen
expr_stmt|;
break|break;
case|case
literal|0x8a
case|:
comment|/* mov r8, r/m8 */
name|addr
operator|=
name|decode_modrm
argument_list|(
name|cs
operator|+
name|ip
argument_list|,
operator|*
name|seg
argument_list|,
name|REGS
argument_list|,
operator|&
name|instrlen
argument_list|)
expr_stmt|;
name|r8
operator|=
name|reg8
argument_list|(
name|cs
index|[
name|ip
operator|+
literal|1
index|]
argument_list|,
name|REGS
argument_list|)
expr_stmt|;
operator|*
name|r8
operator|=
name|read_byte
argument_list|(
name|addr
argument_list|)
expr_stmt|;
name|ip
operator|+=
literal|2
operator|+
name|instrlen
expr_stmt|;
break|break;
case|case
literal|0xc6
case|:
comment|/* mov r/m8, imm8 */
name|addr
operator|=
name|decode_modrm
argument_list|(
name|cs
operator|+
name|ip
argument_list|,
operator|*
name|seg
argument_list|,
name|REGS
argument_list|,
operator|&
name|instrlen
argument_list|)
expr_stmt|;
name|write_byte
argument_list|(
name|addr
argument_list|,
name|cs
index|[
name|ip
operator|+
literal|2
operator|+
name|instrlen
index|]
argument_list|)
expr_stmt|;
name|ip
operator|+=
literal|2
operator|+
name|instrlen
operator|+
literal|1
expr_stmt|;
break|break;
case|case
literal|0xc7
case|:
comment|/* mov r/m32/16, imm32/16 */
name|addr
operator|=
name|decode_modrm
argument_list|(
name|cs
operator|+
name|ip
argument_list|,
operator|*
name|seg
argument_list|,
name|REGS
argument_list|,
operator|&
name|instrlen
argument_list|)
expr_stmt|;
name|val16
operator|=
operator|*
operator|(
name|u_int16_t
operator|*
operator|)
operator|&
name|cs
index|[
name|ip
operator|+
literal|2
operator|+
name|instrlen
index|]
expr_stmt|;
name|write_word
argument_list|(
name|addr
argument_list|,
name|val16
argument_list|)
expr_stmt|;
name|ip
operator|+=
literal|2
operator|+
name|instrlen
operator|+
literal|2
expr_stmt|;
break|break;
case|case
literal|0xa4
case|:
comment|/* movs m8, m8 */
name|write_byte
argument_list|(
name|MAKEPTR
argument_list|(
name|R_ES
argument_list|,
name|R_DI
argument_list|)
argument_list|,
name|read_byte
argument_list|(
name|MAKEPTR
argument_list|(
operator|*
name|seg
argument_list|,
name|R_SI
argument_list|)
argument_list|)
argument_list|)
expr_stmt|;
name|dir
operator|=
operator|(
name|R_EFLAGS
operator|&
name|PSL_D
operator|)
condition|?
operator|-
literal|1
else|:
literal|1
expr_stmt|;
name|R_DI
operator|+=
name|dir
expr_stmt|;
name|R_SI
operator|+=
name|dir
expr_stmt|;
name|ip
operator|++
expr_stmt|;
break|break;
case|case
literal|0xaa
case|:
comment|/* stos m8 */
name|addr
operator|=
name|MAKEPTR
argument_list|(
name|R_ES
argument_list|,
name|R_DI
argument_list|)
expr_stmt|;
name|write_byte
argument_list|(
name|addr
argument_list|,
name|R_AL
argument_list|)
expr_stmt|;
name|R_DI
operator|+=
operator|(
name|R_EFLAGS
operator|&
name|PSL_D
operator|)
condition|?
operator|-
literal|1
else|:
literal|1
expr_stmt|;
name|ip
operator|++
expr_stmt|;
break|break;
case|case
literal|0xab
case|:
comment|/* stos m32/16*/
name|addr
operator|=
name|MAKEPTR
argument_list|(
name|R_ES
argument_list|,
name|R_DI
argument_list|)
expr_stmt|;
name|write_word
argument_list|(
name|addr
argument_list|,
name|R_AX
argument_list|)
expr_stmt|;
name|R_DI
operator|+=
operator|(
name|R_EFLAGS
operator|&
name|PSL_D
operator|)
condition|?
operator|-
literal|2
else|:
literal|2
expr_stmt|;
name|ip
operator|++
expr_stmt|;
break|break;
case|case
literal|0xf3
case|:
comment|/* rep */
switch|switch
condition|(
name|cs
index|[
operator|++
name|ip
index|]
condition|)
block|{
case|case
literal|0xa4
case|:
comment|/* movs m8, m8 */
comment|/* XXX Possible optimization: if both source and target 		   addresses lie within the video memory and write mode 1 is 		   selected, we can use memcpy(). */
name|dir
operator|=
operator|(
name|R_EFLAGS
operator|&
name|PSL_D
operator|)
condition|?
operator|-
literal|1
else|:
literal|1
expr_stmt|;
name|addr
operator|=
name|MAKEPTR
argument_list|(
name|R_ES
argument_list|,
name|R_DI
argument_list|)
expr_stmt|;
name|toaddr
operator|=
name|MAKEPTR
argument_list|(
operator|*
name|seg
argument_list|,
name|R_SI
argument_list|)
expr_stmt|;
for|for
control|(
name|i
operator|=
name|R_CX
init|;
name|i
operator|>
literal|0
condition|;
name|i
operator|--
control|)
block|{
name|write_byte
argument_list|(
name|addr
argument_list|,
name|read_byte
argument_list|(
name|toaddr
argument_list|)
argument_list|)
expr_stmt|;
name|addr
operator|+=
name|dir
expr_stmt|;
name|toaddr
operator|+=
name|dir
expr_stmt|;
block|}
name|PUTPTR
argument_list|(
name|R_ES
argument_list|,
name|R_DI
argument_list|,
name|addr
argument_list|)
expr_stmt|;
name|PUTPTR
argument_list|(
operator|*
name|seg
argument_list|,
name|R_SI
argument_list|,
name|toaddr
argument_list|)
expr_stmt|;
name|ip
operator|++
expr_stmt|;
break|break;
case|case
literal|0xaa
case|:
comment|/* stos m8 */
comment|/* direction */
name|dir
operator|=
operator|(
name|R_EFLAGS
operator|&
name|PSL_D
operator|)
condition|?
operator|-
literal|1
else|:
literal|1
expr_stmt|;
name|addr
operator|=
name|MAKEPTR
argument_list|(
name|R_ES
argument_list|,
name|R_DI
argument_list|)
expr_stmt|;
for|for
control|(
name|i
operator|=
name|R_CX
init|;
name|i
operator|>
literal|0
condition|;
name|i
operator|--
control|)
block|{
name|write_byte
argument_list|(
name|addr
argument_list|,
name|R_AL
argument_list|)
expr_stmt|;
name|addr
operator|+=
name|dir
expr_stmt|;
block|}
name|PUTPTR
argument_list|(
name|R_ES
argument_list|,
name|R_DI
argument_list|,
name|addr
argument_list|)
expr_stmt|;
name|ip
operator|++
expr_stmt|;
break|break;
case|case
literal|0xab
case|:
comment|/* stos m32/16 */
comment|/* direction */
name|dir
operator|=
operator|(
name|R_EFLAGS
operator|&
name|PSL_D
operator|)
condition|?
operator|-
literal|2
else|:
literal|2
expr_stmt|;
name|addr
operator|=
name|MAKEPTR
argument_list|(
name|R_ES
argument_list|,
name|R_DI
argument_list|)
expr_stmt|;
for|for
control|(
name|i
operator|=
name|R_CX
init|;
name|i
operator|>
literal|0
condition|;
name|i
operator|--
control|)
block|{
name|write_word
argument_list|(
name|addr
argument_list|,
name|R_AX
argument_list|)
expr_stmt|;
name|addr
operator|+=
name|dir
expr_stmt|;
block|}
name|PUTPTR
argument_list|(
name|R_ES
argument_list|,
name|R_DI
argument_list|,
name|addr
argument_list|)
expr_stmt|;
name|ip
operator|++
expr_stmt|;
break|break;
default|default:
name|R_IP
operator|=
operator|--
name|ip
expr_stmt|;
comment|/* Move IP back to the 'rep' instruction. */
return|return
operator|-
literal|1
return|;
block|}
break|break;
default|default:
comment|/* Unknown instruction, get out of here and let trap.c:sigbus() 	       catch it. */
return|return
operator|-
literal|1
return|;
block|}
name|R_IP
operator|=
name|ip
expr_stmt|;
block|}
return|return
literal|0
return|;
block|}
end_function

begin_comment
comment|/* Decode the ModR/M byte. Returns the memory address of the operand. 'c'    points to the current instruction, 'seg' contains the value for the current    base segment; this is usually 'DS', but may have been changed by a segment    override prefix. We return the length of the current instruction in    'instrlen' so we can adjust 'IP' on return.     XXX We will probably need a second function for 32-bit instructions.     XXX We do not check for undefined combinations, like Mod=01, R/M=001. */
end_comment

begin_function
specifier|static
name|u_int32_t
name|decode_modrm
parameter_list|(
name|u_int8_t
modifier|*
name|c
parameter_list|,
name|u_int16_t
name|seg
parameter_list|,
name|regcontext_t
modifier|*
name|REGS
parameter_list|,
name|int
modifier|*
name|instrlen
parameter_list|)
block|{
name|u_int32_t
name|addr
init|=
literal|0
decl_stmt|;
comment|/* absolute address */
name|int16_t
name|dspl
init|=
literal|0
decl_stmt|;
comment|/* displacement, signed */
operator|*
name|instrlen
operator|=
literal|0
expr_stmt|;
switch|switch
condition|(
name|c
index|[
literal|1
index|]
operator|&
literal|0xc0
condition|)
block|{
comment|/* decode Mod */
case|case
literal|0x00
case|:
comment|/* DS:[reg] */
comment|/* 'reg' is selected in the R/M bits */
break|break;
case|case
literal|0x40
case|:
comment|/* 8 bit displacement */
name|dspl
operator|=
operator|(
name|int16_t
operator|)
operator|(
name|int8_t
operator|)
name|c
index|[
literal|2
index|]
expr_stmt|;
operator|*
name|instrlen
operator|=
literal|1
expr_stmt|;
break|break;
case|case
literal|0x80
case|:
comment|/* 16 bit displacement */
name|dspl
operator|=
operator|*
operator|(
name|int16_t
operator|*
operator|)
operator|&
name|c
index|[
literal|2
index|]
expr_stmt|;
operator|*
name|instrlen
operator|=
literal|2
expr_stmt|;
break|break;
case|case
literal|0xc0
case|:
comment|/* reg in R/M */
if|if
condition|(
name|c
index|[
literal|0
index|]
operator|&
literal|1
condition|)
comment|/* 16-bit reg */
return|return
operator|*
name|reg16
argument_list|(
name|c
index|[
literal|1
index|]
argument_list|,
name|REGS
argument_list|)
return|;
else|else
comment|/* 8-bit reg */
return|return
operator|*
name|reg8
argument_list|(
name|c
index|[
literal|1
index|]
argument_list|,
name|REGS
argument_list|)
return|;
break|break;
block|}
switch|switch
condition|(
name|c
index|[
literal|1
index|]
operator|&
literal|0x07
condition|)
block|{
comment|/* decode R/M */
case|case
literal|0x00
case|:
name|addr
operator|=
name|MAKEPTR
argument_list|(
name|seg
argument_list|,
name|R_BX
operator|+
name|R_SI
argument_list|)
expr_stmt|;
break|break;
case|case
literal|0x01
case|:
name|addr
operator|=
name|MAKEPTR
argument_list|(
name|seg
argument_list|,
name|R_BX
operator|+
name|R_DI
argument_list|)
expr_stmt|;
break|break;
case|case
literal|0x02
case|:
name|addr
operator|=
name|MAKEPTR
argument_list|(
name|seg
argument_list|,
name|R_BP
operator|+
name|R_SI
argument_list|)
expr_stmt|;
break|break;
case|case
literal|0x03
case|:
name|addr
operator|=
name|MAKEPTR
argument_list|(
name|seg
argument_list|,
name|R_BP
operator|+
name|R_DI
argument_list|)
expr_stmt|;
break|break;
case|case
literal|0x04
case|:
name|addr
operator|=
name|MAKEPTR
argument_list|(
name|seg
argument_list|,
name|R_SI
argument_list|)
expr_stmt|;
break|break;
case|case
literal|0x05
case|:
name|addr
operator|=
name|MAKEPTR
argument_list|(
name|seg
argument_list|,
name|R_DI
argument_list|)
expr_stmt|;
break|break;
case|case
literal|0x06
case|:
if|if
condition|(
operator|(
name|c
index|[
literal|1
index|]
operator|&
literal|0xc0
operator|)
operator|>=
literal|0x40
condition|)
name|addr
operator|+=
name|R_BP
expr_stmt|;
else|else
block|{
name|addr
operator|=
name|MAKEPTR
argument_list|(
name|seg
argument_list|,
operator|*
operator|(
name|int16_t
operator|*
operator|)
operator|&
name|c
index|[
literal|2
index|]
argument_list|)
expr_stmt|;
operator|*
name|instrlen
operator|=
literal|2
expr_stmt|;
block|}
break|break;
case|case
literal|0x07
case|:
name|addr
operator|=
name|MAKEPTR
argument_list|(
name|seg
argument_list|,
name|R_BX
operator|+
name|dspl
argument_list|)
expr_stmt|;
break|break;
block|}
return|return
name|addr
return|;
block|}
end_function

begin_function
specifier|static
name|u_int8_t
modifier|*
name|reg8
parameter_list|(
name|u_int8_t
name|c
parameter_list|,
name|regcontext_t
modifier|*
name|REGS
parameter_list|)
block|{
name|u_int8_t
modifier|*
name|r8
index|[]
init|=
block|{
operator|&
name|R_AL
block|,
operator|&
name|R_CL
block|,
operator|&
name|R_DL
block|,
operator|&
name|R_BL
block|,
operator|&
name|R_AH
block|,
operator|&
name|R_CH
block|,
operator|&
name|R_DH
block|,
operator|&
name|R_BH
block|}
decl_stmt|;
comment|/* select 'rrr' bits in ModR/M */
return|return
name|r8
index|[
operator|(
name|c
operator|&
literal|0x34
operator|)
operator|>>
literal|3
index|]
return|;
block|}
end_function

begin_function
specifier|static
name|u_int16_t
modifier|*
name|reg16
parameter_list|(
name|u_int8_t
name|c
parameter_list|,
name|regcontext_t
modifier|*
name|REGS
parameter_list|)
block|{
name|u_int16_t
modifier|*
name|r16
index|[]
init|=
block|{
operator|&
name|R_AX
block|,
operator|&
name|R_CX
block|,
operator|&
name|R_DX
block|,
operator|&
name|R_BX
block|,
operator|&
name|R_SP
block|,
operator|&
name|R_BP
block|,
operator|&
name|R_SI
block|,
operator|&
name|R_DI
block|}
decl_stmt|;
return|return
name|r16
index|[
operator|(
name|c
operator|&
literal|0x34
operator|)
operator|>>
literal|3
index|]
return|;
block|}
end_function

begin_if
if|#
directive|if
literal|0
end_if

begin_comment
comment|/* not yet */
end_comment

begin_endif
unit|static u_int32_t * reg32(u_int8_t c, regcontext_t *REGS) {     u_int32_t *r32[] = {&R_EAX,&R_ECX,&R_EDX,&R_EBX,&R_ESP,&R_EBP,&R_ESI,&R_EDI};      return r32[(c& 0x34)>> 3]; }
endif|#
directive|endif
end_endif

begin_comment
comment|/* Read an 8-bit value from the location specified by 'addr'. If 'addr' lies    within the video memory, we call 'video.c:vga_read()'. */
end_comment

begin_function
specifier|static
name|u_int8_t
name|read_byte
parameter_list|(
name|u_int32_t
name|addr
parameter_list|)
block|{
if|if
condition|(
name|addr
operator|>=
literal|0xa0000
operator|&&
name|addr
operator|<
literal|0xb0000
condition|)
return|return
name|vga_read
argument_list|(
name|addr
argument_list|)
return|;
else|else
return|return
operator|*
operator|(
name|u_int8_t
operator|*
operator|)
name|addr
return|;
block|}
end_function

begin_comment
comment|/* Write an 8-bit value to the location specified by 'addr'. If 'addr' lies    within the video memory region, we call 'video.c:vga_write()'. */
end_comment

begin_function
specifier|static
name|void
name|write_byte
parameter_list|(
name|u_int32_t
name|addr
parameter_list|,
name|u_int8_t
name|val
parameter_list|)
block|{
if|if
condition|(
name|addr
operator|>=
literal|0xa0000
operator|&&
name|addr
operator|<
literal|0xb0000
condition|)
name|vga_write
argument_list|(
name|addr
argument_list|,
name|val
argument_list|)
expr_stmt|;
else|else
operator|*
operator|(
name|u_int8_t
operator|*
operator|)
name|addr
operator|=
name|val
expr_stmt|;
return|return;
block|}
end_function

begin_comment
comment|/* Write a 16-bit value to the location specified by 'addr'. If 'addr' lies    within the video memory region, we call 'video.c:vga_write()'. */
end_comment

begin_function
specifier|static
name|void
name|write_word
parameter_list|(
name|u_int32_t
name|addr
parameter_list|,
name|u_int16_t
name|val
parameter_list|)
block|{
if|if
condition|(
name|addr
operator|>=
literal|0xa0000
operator|&&
name|addr
operator|<
literal|0xb0000
condition|)
block|{
name|vga_write
argument_list|(
name|addr
argument_list|,
call|(
name|u_int8_t
call|)
argument_list|(
name|val
operator|&
literal|0xff
argument_list|)
argument_list|)
expr_stmt|;
name|vga_write
argument_list|(
name|addr
operator|+
literal|1
argument_list|,
call|(
name|u_int8_t
call|)
argument_list|(
operator|(
name|val
operator|&
literal|0xff00
operator|)
operator|>>
literal|8
argument_list|)
argument_list|)
expr_stmt|;
block|}
else|else
operator|*
operator|(
name|u_int16_t
operator|*
operator|)
name|addr
operator|=
name|val
expr_stmt|;
return|return;
block|}
end_function

end_unit

