# How to run Simulation

Load iverilog and then:

```
make tdp
```

To remove output files:

```
make clean
```