<stg><name>decision_function.9</name>


<trans_list>

<trans id="20" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="3" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3" bw="4" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:1  %x_V_addr = getelementptr [12 x i12]* %x_V, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="x_V_addr"/></StgValue>
</operation>

<operation id="4" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="12" op_0_bw="4">
<![CDATA[
.preheader.preheader:2  %x_V_load = load i12* %x_V_addr, align 2

]]></Node>
<StgValue><ssdm name="x_V_load"/></StgValue>
</operation>

<operation id="5" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="4" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:4  %x_V_addr_1 = getelementptr [12 x i12]* %x_V, i64 0, i64 7

]]></Node>
<StgValue><ssdm name="x_V_addr_1"/></StgValue>
</operation>

<operation id="6" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="12" op_0_bw="4">
<![CDATA[
.preheader.preheader:5  %x_V_load_1 = load i12* %x_V_addr_1, align 2

]]></Node>
<StgValue><ssdm name="x_V_load_1"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="7" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
.preheader.preheader:0  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name="specpipeline_ln25"/></StgValue>
</operation>

<operation id="8" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="12" op_0_bw="4">
<![CDATA[
.preheader.preheader:2  %x_V_load = load i12* %x_V_addr, align 2

]]></Node>
<StgValue><ssdm name="x_V_load"/></StgValue>
</operation>

<operation id="9" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
.preheader.preheader:3  %icmp_ln1497 = icmp slt i12 %x_V_load, 1

]]></Node>
<StgValue><ssdm name="icmp_ln1497"/></StgValue>
</operation>

<operation id="10" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="12" op_0_bw="4">
<![CDATA[
.preheader.preheader:5  %x_V_load_1 = load i12* %x_V_addr_1, align 2

]]></Node>
<StgValue><ssdm name="x_V_load_1"/></StgValue>
</operation>

<operation id="11" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
.preheader.preheader:6  %icmp_ln1497_1 = icmp slt i12 %x_V_load_1, 385

]]></Node>
<StgValue><ssdm name="icmp_ln1497_1"/></StgValue>
</operation>

<operation id="12" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader:7  %and_ln73 = and i1 %icmp_ln1497_1, %icmp_ln1497

]]></Node>
<StgValue><ssdm name="and_ln73"/></StgValue>
</operation>

<operation id="13" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader:8  %xor_ln89 = xor i1 %and_ln73, true

]]></Node>
<StgValue><ssdm name="xor_ln89"/></StgValue>
</operation>

<operation id="14" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="3" op_0_bw="1">
<![CDATA[
.preheader.preheader:9  %zext_ln89 = zext i1 %xor_ln89 to i3

]]></Node>
<StgValue><ssdm name="zext_ln89"/></StgValue>
</operation>

<operation id="15" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="3" op_0_bw="1" op_1_bw="3" op_2_bw="3">
<![CDATA[
.preheader.preheader:10  %select_ln89 = select i1 %icmp_ln1497, i3 %zext_ln89, i3 -4

]]></Node>
<StgValue><ssdm name="select_ln89"/></StgValue>
</operation>

<operation id="16" st_id="2" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="12" op_0_bw="12" op_1_bw="12" op_2_bw="12" op_3_bw="12" op_4_bw="12" op_5_bw="12" op_6_bw="3">
<![CDATA[
.preheader.preheader:11  %tmp = call i12 @_ssdm_op_Mux.ap_auto.5i12.i3(i12 6, i12 28, i12 -27, i12 -12, i12 70, i3 %select_ln89)

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="17" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="0" op_0_bw="12">
<![CDATA[
.preheader.preheader:12  ret i12 %tmp

]]></Node>
<StgValue><ssdm name="ret_ln93"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
