$date
	Fri Mar 17 23:06:38 2017
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module fifo_tb $end
$var wire 1 ! full $end
$var wire 4 " fifo_cnt [3:0] $end
$var wire 1 # empty $end
$var wire 8 $ data_out [7:0] $end
$var reg 1 % clk $end
$var reg 8 & data_in [7:0] $end
$var reg 1 ' rd_in $end
$var reg 1 ( reset $end
$var reg 1 ) rst $end
$var reg 1 * wr_in $end
$scope module U0 $end
$var wire 1 % clk $end
$var wire 8 + data_in [7:0] $end
$var wire 1 ' rd_in $end
$var wire 1 ) rst $end
$var wire 1 * wr_in $end
$var wire 1 ! full $end
$var wire 1 # empty $end
$var reg 8 , data_out [7:0] $end
$var reg 4 - fifo_cnt [3:0] $end
$var reg 1 . rd $end
$var reg 1 / rd_in_d $end
$var reg 3 0 rd_ptr [2:0] $end
$var reg 1 1 wr $end
$var reg 1 2 wr_in_d $end
$var reg 3 3 wr_ptr [2:0] $end
$scope begin count $end
$upscope $end
$scope begin edge_detect $end
$upscope $end
$scope begin pointer $end
$upscope $end
$scope begin read $end
$upscope $end
$scope begin write $end
$upscope $end
$upscope $end
$upscope $end
$scope module fifo_tb $end
$scope module U0 $end
$var reg 8 4 \fifo_ram[0] [7:0] $end
$upscope $end
$upscope $end
$scope module fifo_tb $end
$scope module U0 $end
$var reg 8 5 \fifo_ram[1] [7:0] $end
$upscope $end
$upscope $end
$scope module fifo_tb $end
$scope module U0 $end
$var reg 8 6 \fifo_ram[2] [7:0] $end
$upscope $end
$upscope $end
$scope module fifo_tb $end
$scope module U0 $end
$var reg 8 7 \fifo_ram[3] [7:0] $end
$upscope $end
$upscope $end
$scope module fifo_tb $end
$scope module U0 $end
$var reg 8 8 \fifo_ram[4] [7:0] $end
$upscope $end
$upscope $end
$scope module fifo_tb $end
$scope module U0 $end
$var reg 8 9 \fifo_ram[5] [7:0] $end
$upscope $end
$upscope $end
$scope module fifo_tb $end
$scope module U0 $end
$var reg 8 : \fifo_ram[6] [7:0] $end
$upscope $end
$upscope $end
$scope module fifo_tb $end
$scope module U0 $end
$var reg 8 ; \fifo_ram[7] [7:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
bx ;
bx :
bx 9
bx 8
bx 7
bx 6
bx 5
bx 4
bx 3
x2
x1
bx 0
x/
x.
bx -
bx ,
bx +
x*
1)
x(
x'
bx &
0%
bx $
x#
bx "
x!
$end
#5
1#
0!
b0 "
b0 -
b0 0
b0 3
1%
#10
0%
#15
1%
#20
0%
1*
b1010 &
b1010 +
0)
#25
12
0#
b1 "
b1 -
b0x 0
b0x 3
1%
#30
0%
b1011 &
b1011 +
#35
b10 "
b10 -
bx 0
bx 3
01
1%
#40
0%
b1100 &
b1100 +
#45
b11 "
b11 -
1%
#50
0%
1'
#55
1/
b100 "
b100 -
1%
#60
0%
#65
b101 "
b101 -
0.
1%
#70
0%
#75
b110 "
b110 -
1%
#80
0%
#85
b111 "
b111 -
1%
#90
0%
#95
1!
b1000 "
b1000 -
1%
#100
0%
#105
1%
#110
0%
#115
1%
#120
0%
#125
1%
#130
0%
#135
1%
#140
0%
#145
1%
#150
0%
#155
1%
#160
0%
#165
1%
#170
0%
#175
1%
#180
0%
#185
1%
#190
0%
#195
1%
#200
0%
