#!/bin/bash -f
#*********************************************************************************************************
# Vivado (TM) v2018.2.2 (64-bit)
#
# Filename    : system.sh
# Simulator   : Synopsys Verilog Compiler Simulator
# Description : Simulation script for compiling, elaborating and verifying the project source files.
#               The script will automatically create the design libraries sub-directories in the run
#               directory, add the library logical mappings in the simulator setup file, create default
#               'do/prj' file, execute compilation, elaboration and simulation steps.
#
# Generated by Vivado on Wed Mar 18 00:09:34 -0300 2020
# SW Build 2348494 on Mon Oct  1 18:25:44 MDT 2018
#
# Copyright 1986-2018 Xilinx, Inc. All Rights Reserved. 
#
# usage: system.sh [-help]
# usage: system.sh [-lib_map_path]
# usage: system.sh [-noclean_files]
# usage: system.sh [-reset_run]
#
# Prerequisite:- To compile and run simulation, you must compile the Xilinx simulation libraries using the
# 'compile_simlib' TCL command. For more information about this command, run 'compile_simlib -help' in the
# Vivado Tcl Shell. Once the libraries have been compiled successfully, specify the -lib_map_path switch
# that points to these libraries and rerun export_simulation. For more information about this switch please
# type 'export_simulation -help' in the Tcl shell.
#
# You can also point to the simulation libraries by either replacing the <SPECIFY_COMPILED_LIB_PATH> in this
# script with the compiled library directory path or specify this path with the '-lib_map_path' switch when
# executing this script. Please type 'system.sh -help' for more information.
#
# Additional references - 'Xilinx Vivado Design Suite User Guide:Logic simulation (UG900)'
#
#*********************************************************************************************************

# Directory path for design sources and include directories (if any) wrt this path
ref_dir="."

# Override directory with 'export_sim_ref_dir' env path value if set in the shell
if [[ (! -z "$export_sim_ref_dir") && ($export_sim_ref_dir != "") ]]; then
  ref_dir="$export_sim_ref_dir"
fi

# Command line options
vlogan_opts="-full64"
vhdlan_opts="-full64"
vcs_elab_opts="-full64 -debug_pp -t ps -licqueue -l elaborate.log"
vcs_sim_opts="-ucli -licqueue -l simulate.log"

# Design libraries
design_libs=(xilinx_vip xil_defaultlib xpm axis_infrastructure_v1_1_0 fifo_generator_v13_2_2 axis_data_fifo_v1_1_18 lib_cdc_v1_0_2 lib_pkg_v1_0_2 lib_fifo_v1_0_11 blk_mem_gen_v8_4_1 lib_bmg_v1_0_10 lib_srl_fifo_v1_0_2 axi_datamover_v5_1_19 axi_vdma_v6_3_5 axi_infrastructure_v1_1_0 smartconnect_v1_0 axi_protocol_checker_v2_0_3 axi_vip_v1_1_3 processing_system7_vip_v1_0_5 proc_sys_reset_v5_0_12 xlconstant_v1_1_5 axi_lite_ipif_v3_0_4 v_tc_v6_1_12 v_vid_in_axi4s_v4_0_8 v_axi4s_vid_out_v4_0_9 xlconcat_v2_1_1 generic_baseblocks_v2_1_0 axi_data_fifo_v2_1_16 axi_register_slice_v2_1_17 axi_protocol_converter_v2_1_17)

# Simulation root library directory
sim_lib_dir="vcs_lib"

# Script info
echo -e "system.sh - Script generated by export_simulation (Vivado v2018.2.2 (64-bit)-id)\n"

# Main steps
run()
{
  check_args $# $1
  setup $1 $2
  compile
  elaborate
  simulate
}

# RUN_STEP: <compile>
compile()
{
  # Compile design files
  vlogan -work xilinx_vip $vlogan_opts -sverilog +incdir+"$ref_dir/../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ip/system_MIPI_CSI_2_RX_0_0/hdl/line_buffer/hdl" +incdir+"$ref_dir/../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/b37e/hdl" +incdir+"$ref_dir/../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/b65a" +incdir+"$ref_dir/../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ec67/hdl" +incdir+"$ref_dir/../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/5bb9/hdl/verilog" +incdir+"$ref_dir/../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/70fd/hdl" +incdir+"$ref_dir/../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/f90c/hdl/verilog" +incdir+"$ref_dir/../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ip/system_MIPI_CSI_2_RX_0_0/hdl/ila_rxclk_lane/hdl/verilog" +incdir+"$ref_dir/../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ip/system_MIPI_CSI_2_RX_0_0/hdl/ila_rxclk/hdl/verilog" +incdir+"$ref_dir/../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ip/system_MIPI_CSI_2_RX_0_0/hdl/ila_vidclk/hdl/verilog" +incdir+"$ref_dir/../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ip/system_MIPI_D_PHY_RX_0_0/hdl/ila_sfen_rxclk/hdl/verilog" +incdir+"$ref_dir/../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ip/system_MIPI_D_PHY_RX_0_0/hdl/ila_sfen_refclk/hdl/verilog" +incdir+"$ref_dir/../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ip/system_MIPI_D_PHY_RX_0_0/hdl/ila_scnn_refclk/hdl/verilog" +incdir+"D:/Xilinx/Vivado/2018.2/data/xilinx_vip/include" \
    "D:/Xilinx/Vivado/2018.2/data/xilinx_vip/hdl/axi4stream_vip_axi4streampc.sv" \
    "D:/Xilinx/Vivado/2018.2/data/xilinx_vip/hdl/axi_vip_axi4pc.sv" \
    "D:/Xilinx/Vivado/2018.2/data/xilinx_vip/hdl/xil_common_vip_pkg.sv" \
    "D:/Xilinx/Vivado/2018.2/data/xilinx_vip/hdl/axi4stream_vip_pkg.sv" \
    "D:/Xilinx/Vivado/2018.2/data/xilinx_vip/hdl/axi_vip_pkg.sv" \
    "D:/Xilinx/Vivado/2018.2/data/xilinx_vip/hdl/axi4stream_vip_if.sv" \
    "D:/Xilinx/Vivado/2018.2/data/xilinx_vip/hdl/axi_vip_if.sv" \
    "D:/Xilinx/Vivado/2018.2/data/xilinx_vip/hdl/clk_vip_if.sv" \
    "D:/Xilinx/Vivado/2018.2/data/xilinx_vip/hdl/rst_vip_if.sv" \
  2>&1 | tee -a vlogan.log

  vlogan -work xil_defaultlib $vlogan_opts -sverilog +incdir+"$ref_dir/../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ip/system_MIPI_CSI_2_RX_0_0/hdl/line_buffer/hdl" +incdir+"$ref_dir/../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/b37e/hdl" +incdir+"$ref_dir/../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/b65a" +incdir+"$ref_dir/../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ec67/hdl" +incdir+"$ref_dir/../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/5bb9/hdl/verilog" +incdir+"$ref_dir/../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/70fd/hdl" +incdir+"$ref_dir/../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/f90c/hdl/verilog" +incdir+"$ref_dir/../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ip/system_MIPI_CSI_2_RX_0_0/hdl/ila_rxclk_lane/hdl/verilog" +incdir+"$ref_dir/../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ip/system_MIPI_CSI_2_RX_0_0/hdl/ila_rxclk/hdl/verilog" +incdir+"$ref_dir/../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ip/system_MIPI_CSI_2_RX_0_0/hdl/ila_vidclk/hdl/verilog" +incdir+"$ref_dir/../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ip/system_MIPI_D_PHY_RX_0_0/hdl/ila_sfen_rxclk/hdl/verilog" +incdir+"$ref_dir/../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ip/system_MIPI_D_PHY_RX_0_0/hdl/ila_sfen_refclk/hdl/verilog" +incdir+"$ref_dir/../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ip/system_MIPI_D_PHY_RX_0_0/hdl/ila_scnn_refclk/hdl/verilog" +incdir+"D:/Xilinx/Vivado/2018.2/data/xilinx_vip/include" \
    "D:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv" \
    "D:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv" \
    "D:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv" \
  2>&1 | tee -a vlogan.log

  vhdlan -work xpm $vhdlan_opts \
    "D:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_VCOMP.vhd" \
  2>&1 | tee -a vhdlan.log

  vhdlan -work xil_defaultlib $vhdlan_opts \
    "$ref_dir/../../../bd/system/ipshared/40b8/hdl/LineBuffer.vhd" \
    "$ref_dir/../../../bd/system/ipshared/40b8/hdl/AXI_BayerToRGB.vhd" \
    "$ref_dir/../../../bd/system/ip/system_AXI_BayerToRGB_1_0/sim/system_AXI_BayerToRGB_1_0.vhd" \
    "$ref_dir/../../../bd/system/ip/system_DVIClocking_0_0/sim/system_DVIClocking_0_0.vhd" \
  2>&1 | tee -a vhdlan.log

  vlogan -work axis_infrastructure_v1_1_0 $vlogan_opts +v2k +incdir+"$ref_dir/../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ip/system_MIPI_CSI_2_RX_0_0/hdl/line_buffer/hdl" +incdir+"$ref_dir/../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/b37e/hdl" +incdir+"$ref_dir/../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/b65a" +incdir+"$ref_dir/../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ec67/hdl" +incdir+"$ref_dir/../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/5bb9/hdl/verilog" +incdir+"$ref_dir/../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/70fd/hdl" +incdir+"$ref_dir/../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/f90c/hdl/verilog" +incdir+"$ref_dir/../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ip/system_MIPI_CSI_2_RX_0_0/hdl/ila_rxclk_lane/hdl/verilog" +incdir+"$ref_dir/../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ip/system_MIPI_CSI_2_RX_0_0/hdl/ila_rxclk/hdl/verilog" +incdir+"$ref_dir/../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ip/system_MIPI_CSI_2_RX_0_0/hdl/ila_vidclk/hdl/verilog" +incdir+"$ref_dir/../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ip/system_MIPI_D_PHY_RX_0_0/hdl/ila_sfen_rxclk/hdl/verilog" +incdir+"$ref_dir/../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ip/system_MIPI_D_PHY_RX_0_0/hdl/ila_sfen_refclk/hdl/verilog" +incdir+"$ref_dir/../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ip/system_MIPI_D_PHY_RX_0_0/hdl/ila_scnn_refclk/hdl/verilog" +incdir+"D:/Xilinx/Vivado/2018.2/data/xilinx_vip/include" \
    "$ref_dir/../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ip/system_MIPI_CSI_2_RX_0_0/hdl/line_buffer/hdl/axis_infrastructure_v1_1_vl_rfs.v" \
  2>&1 | tee -a vlogan.log

  vlogan -work fifo_generator_v13_2_2 $vlogan_opts +v2k +incdir+"$ref_dir/../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ip/system_MIPI_CSI_2_RX_0_0/hdl/line_buffer/hdl" +incdir+"$ref_dir/../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/b37e/hdl" +incdir+"$ref_dir/../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/b65a" +incdir+"$ref_dir/../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ec67/hdl" +incdir+"$ref_dir/../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/5bb9/hdl/verilog" +incdir+"$ref_dir/../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/70fd/hdl" +incdir+"$ref_dir/../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/f90c/hdl/verilog" +incdir+"$ref_dir/../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ip/system_MIPI_CSI_2_RX_0_0/hdl/ila_rxclk_lane/hdl/verilog" +incdir+"$ref_dir/../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ip/system_MIPI_CSI_2_RX_0_0/hdl/ila_rxclk/hdl/verilog" +incdir+"$ref_dir/../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ip/system_MIPI_CSI_2_RX_0_0/hdl/ila_vidclk/hdl/verilog" +incdir+"$ref_dir/../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ip/system_MIPI_D_PHY_RX_0_0/hdl/ila_sfen_rxclk/hdl/verilog" +incdir+"$ref_dir/../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ip/system_MIPI_D_PHY_RX_0_0/hdl/ila_sfen_refclk/hdl/verilog" +incdir+"$ref_dir/../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ip/system_MIPI_D_PHY_RX_0_0/hdl/ila_scnn_refclk/hdl/verilog" +incdir+"D:/Xilinx/Vivado/2018.2/data/xilinx_vip/include" \
    "$ref_dir/../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ip/system_MIPI_CSI_2_RX_0_0/hdl/line_buffer/simulation/fifo_generator_vlog_beh.v" \
  2>&1 | tee -a vlogan.log

  vhdlan -work fifo_generator_v13_2_2 $vhdlan_opts \
    "$ref_dir/../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ip/system_MIPI_CSI_2_RX_0_0/hdl/line_buffer/hdl/fifo_generator_v13_2_rfs.vhd" \
  2>&1 | tee -a vhdlan.log

  vlogan -work fifo_generator_v13_2_2 $vlogan_opts +v2k +incdir+"$ref_dir/../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ip/system_MIPI_CSI_2_RX_0_0/hdl/line_buffer/hdl" +incdir+"$ref_dir/../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/b37e/hdl" +incdir+"$ref_dir/../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/b65a" +incdir+"$ref_dir/../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ec67/hdl" +incdir+"$ref_dir/../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/5bb9/hdl/verilog" +incdir+"$ref_dir/../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/70fd/hdl" +incdir+"$ref_dir/../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/f90c/hdl/verilog" +incdir+"$ref_dir/../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ip/system_MIPI_CSI_2_RX_0_0/hdl/ila_rxclk_lane/hdl/verilog" +incdir+"$ref_dir/../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ip/system_MIPI_CSI_2_RX_0_0/hdl/ila_rxclk/hdl/verilog" +incdir+"$ref_dir/../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ip/system_MIPI_CSI_2_RX_0_0/hdl/ila_vidclk/hdl/verilog" +incdir+"$ref_dir/../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ip/system_MIPI_D_PHY_RX_0_0/hdl/ila_sfen_rxclk/hdl/verilog" +incdir+"$ref_dir/../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ip/system_MIPI_D_PHY_RX_0_0/hdl/ila_sfen_refclk/hdl/verilog" +incdir+"$ref_dir/../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ip/system_MIPI_D_PHY_RX_0_0/hdl/ila_scnn_refclk/hdl/verilog" +incdir+"D:/Xilinx/Vivado/2018.2/data/xilinx_vip/include" \
    "$ref_dir/../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ip/system_MIPI_CSI_2_RX_0_0/hdl/line_buffer/hdl/fifo_generator_v13_2_rfs.v" \
  2>&1 | tee -a vlogan.log

  vlogan -work axis_data_fifo_v1_1_18 $vlogan_opts +v2k +incdir+"$ref_dir/../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ip/system_MIPI_CSI_2_RX_0_0/hdl/line_buffer/hdl" +incdir+"$ref_dir/../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/b37e/hdl" +incdir+"$ref_dir/../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/b65a" +incdir+"$ref_dir/../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ec67/hdl" +incdir+"$ref_dir/../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/5bb9/hdl/verilog" +incdir+"$ref_dir/../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/70fd/hdl" +incdir+"$ref_dir/../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/f90c/hdl/verilog" +incdir+"$ref_dir/../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ip/system_MIPI_CSI_2_RX_0_0/hdl/ila_rxclk_lane/hdl/verilog" +incdir+"$ref_dir/../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ip/system_MIPI_CSI_2_RX_0_0/hdl/ila_rxclk/hdl/verilog" +incdir+"$ref_dir/../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ip/system_MIPI_CSI_2_RX_0_0/hdl/ila_vidclk/hdl/verilog" +incdir+"$ref_dir/../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ip/system_MIPI_D_PHY_RX_0_0/hdl/ila_sfen_rxclk/hdl/verilog" +incdir+"$ref_dir/../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ip/system_MIPI_D_PHY_RX_0_0/hdl/ila_sfen_refclk/hdl/verilog" +incdir+"$ref_dir/../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ip/system_MIPI_D_PHY_RX_0_0/hdl/ila_scnn_refclk/hdl/verilog" +incdir+"D:/Xilinx/Vivado/2018.2/data/xilinx_vip/include" \
    "$ref_dir/../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ip/system_MIPI_CSI_2_RX_0_0/hdl/line_buffer/hdl/axis_data_fifo_v1_1_vl_rfs.v" \
  2>&1 | tee -a vlogan.log

  vlogan -work xil_defaultlib $vlogan_opts +v2k +incdir+"$ref_dir/../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ip/system_MIPI_CSI_2_RX_0_0/hdl/line_buffer/hdl" +incdir+"$ref_dir/../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/b37e/hdl" +incdir+"$ref_dir/../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/b65a" +incdir+"$ref_dir/../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ec67/hdl" +incdir+"$ref_dir/../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/5bb9/hdl/verilog" +incdir+"$ref_dir/../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/70fd/hdl" +incdir+"$ref_dir/../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/f90c/hdl/verilog" +incdir+"$ref_dir/../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ip/system_MIPI_CSI_2_RX_0_0/hdl/ila_rxclk_lane/hdl/verilog" +incdir+"$ref_dir/../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ip/system_MIPI_CSI_2_RX_0_0/hdl/ila_rxclk/hdl/verilog" +incdir+"$ref_dir/../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ip/system_MIPI_CSI_2_RX_0_0/hdl/ila_vidclk/hdl/verilog" +incdir+"$ref_dir/../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ip/system_MIPI_D_PHY_RX_0_0/hdl/ila_sfen_rxclk/hdl/verilog" +incdir+"$ref_dir/../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ip/system_MIPI_D_PHY_RX_0_0/hdl/ila_sfen_refclk/hdl/verilog" +incdir+"$ref_dir/../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ip/system_MIPI_D_PHY_RX_0_0/hdl/ila_scnn_refclk/hdl/verilog" +incdir+"D:/Xilinx/Vivado/2018.2/data/xilinx_vip/include" \
    "$ref_dir/../../../bd/system/ip/system_MIPI_CSI_2_RX_0_0/hdl/line_buffer/sim/line_buffer.v" \
  2>&1 | tee -a vlogan.log

  vhdlan -work xil_defaultlib $vhdlan_opts \
    "$ref_dir/../../../bd/system/ip/system_MIPI_CSI_2_RX_0_0/hdl/ila_rxclk_lane/sim/ila_rxclk_lane.vhd" \
    "$ref_dir/../../../bd/system/ip/system_MIPI_CSI_2_RX_0_0/hdl/ila_rxclk/sim/ila_rxclk.vhd" \
    "$ref_dir/../../../bd/system/ip/system_MIPI_CSI_2_RX_0_0/hdl/ila_vidclk/sim/ila_vidclk.vhd" \
  2>&1 | tee -a vhdlan.log

  vlogan -work xil_defaultlib $vlogan_opts +v2k +incdir+"$ref_dir/../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ip/system_MIPI_CSI_2_RX_0_0/hdl/line_buffer/hdl" +incdir+"$ref_dir/../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/b37e/hdl" +incdir+"$ref_dir/../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/b65a" +incdir+"$ref_dir/../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ec67/hdl" +incdir+"$ref_dir/../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/5bb9/hdl/verilog" +incdir+"$ref_dir/../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/70fd/hdl" +incdir+"$ref_dir/../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/f90c/hdl/verilog" +incdir+"$ref_dir/../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ip/system_MIPI_CSI_2_RX_0_0/hdl/ila_rxclk_lane/hdl/verilog" +incdir+"$ref_dir/../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ip/system_MIPI_CSI_2_RX_0_0/hdl/ila_rxclk/hdl/verilog" +incdir+"$ref_dir/../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ip/system_MIPI_CSI_2_RX_0_0/hdl/ila_vidclk/hdl/verilog" +incdir+"$ref_dir/../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ip/system_MIPI_D_PHY_RX_0_0/hdl/ila_sfen_rxclk/hdl/verilog" +incdir+"$ref_dir/../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ip/system_MIPI_D_PHY_RX_0_0/hdl/ila_sfen_refclk/hdl/verilog" +incdir+"$ref_dir/../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ip/system_MIPI_D_PHY_RX_0_0/hdl/ila_scnn_refclk/hdl/verilog" +incdir+"D:/Xilinx/Vivado/2018.2/data/xilinx_vip/include" \
    "$ref_dir/../../../bd/system/ip/system_MIPI_CSI_2_RX_0_0/hdl/cdc_fifo/sim/cdc_fifo.v" \
  2>&1 | tee -a vlogan.log

  vhdlan -work xil_defaultlib $vhdlan_opts \
    "$ref_dir/../../../bd/system/ipshared/af9b/hdl/SyncAsync.vhd" \
    "$ref_dir/../../../bd/system/ipshared/af9b/hdl/SimpleFIFO.vhd" \
    "$ref_dir/../../../bd/system/ipshared/af9b/hdl/SyncAsyncReset.vhd" \
    "$ref_dir/../../../bd/system/ipshared/af9b/hdl/CRC16_behavioral.vhd" \
    "$ref_dir/../../../bd/system/ipshared/af9b/hdl/ECC.vhd" \
    "$ref_dir/../../../bd/system/ipshared/af9b/hdl/DebugLib.vhd" \
    "$ref_dir/../../../bd/system/ipshared/af9b/hdl/LM.vhd" \
    "$ref_dir/../../../bd/system/ipshared/af9b/hdl/LLP.vhd" \
    "$ref_dir/../../../bd/system/ipshared/af9b/hdl/MIPI_CSI_2_RX_v1_0_S_AXI_LITE.vhd" \
    "$ref_dir/../../../bd/system/ipshared/af9b/hdl/MIPI_CSI2_Rx.vhd" \
    "$ref_dir/../../../bd/system/ipshared/af9b/hdl/MIPI_CSI2_RxTop.vhd" \
    "$ref_dir/../../../bd/system/ip/system_MIPI_CSI_2_RX_0_0/sim/system_MIPI_CSI_2_RX_0_0.vhd" \
    "$ref_dir/../../../bd/system/ip/system_MIPI_D_PHY_RX_0_0/hdl/ila_sfen_rxclk/sim/ila_sfen_rxclk.vhd" \
    "$ref_dir/../../../bd/system/ip/system_MIPI_D_PHY_RX_0_0/hdl/ila_sfen_refclk/sim/ila_sfen_refclk.vhd" \
    "$ref_dir/../../../bd/system/ip/system_MIPI_D_PHY_RX_0_0/hdl/ila_scnn_refclk/sim/ila_scnn_refclk.vhd" \
    "$ref_dir/../../../bd/system/ipshared/ead7/hdl/DPHY_Pkg.vhd" \
    "$ref_dir/../../../bd/system/ipshared/ead7/hdl/DebugLib.vhd" \
    "$ref_dir/../../../bd/system/ipshared/ead7/hdl/HS_Deserializer.vhd" \
    "$ref_dir/../../../bd/system/ipshared/ead7/hdl/GlitchFilter.vhd" \
    "$ref_dir/../../../bd/system/ipshared/ead7/hdl/HS_Clocking.vhd" \
    "$ref_dir/../../../bd/system/ipshared/ead7/hdl/InputBuffer.vhd" \
    "$ref_dir/../../../bd/system/ipshared/ead7/hdl/DPHY_LaneSFEN.vhd" \
    "$ref_dir/../../../bd/system/ipshared/ead7/hdl/DPHY_LaneSCNN.vhd" \
    "$ref_dir/../../../bd/system/ipshared/ead7/hdl/S_AXI_Lite.vhd" \
    "$ref_dir/../../../bd/system/ipshared/ead7/hdl/MIPI_DPHY_Receiver.vhd" \
    "$ref_dir/../../../bd/system/ip/system_MIPI_D_PHY_RX_0_0/sim/system_MIPI_D_PHY_RX_0_0.vhd" \
  2>&1 | tee -a vhdlan.log

  vhdlan -work lib_cdc_v1_0_2 $vhdlan_opts \
    "$ref_dir/../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd" \
  2>&1 | tee -a vhdlan.log

  vhdlan -work lib_pkg_v1_0_2 $vhdlan_opts \
    "$ref_dir/../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/0513/hdl/lib_pkg_v1_0_rfs.vhd" \
  2>&1 | tee -a vhdlan.log

  vhdlan -work lib_fifo_v1_0_11 $vhdlan_opts \
    "$ref_dir/../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/6078/hdl/lib_fifo_v1_0_rfs.vhd" \
  2>&1 | tee -a vhdlan.log

  vlogan -work blk_mem_gen_v8_4_1 $vlogan_opts +v2k +incdir+"$ref_dir/../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ip/system_MIPI_CSI_2_RX_0_0/hdl/line_buffer/hdl" +incdir+"$ref_dir/../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/b37e/hdl" +incdir+"$ref_dir/../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/b65a" +incdir+"$ref_dir/../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ec67/hdl" +incdir+"$ref_dir/../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/5bb9/hdl/verilog" +incdir+"$ref_dir/../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/70fd/hdl" +incdir+"$ref_dir/../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/f90c/hdl/verilog" +incdir+"$ref_dir/../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ip/system_MIPI_CSI_2_RX_0_0/hdl/ila_rxclk_lane/hdl/verilog" +incdir+"$ref_dir/../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ip/system_MIPI_CSI_2_RX_0_0/hdl/ila_rxclk/hdl/verilog" +incdir+"$ref_dir/../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ip/system_MIPI_CSI_2_RX_0_0/hdl/ila_vidclk/hdl/verilog" +incdir+"$ref_dir/../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ip/system_MIPI_D_PHY_RX_0_0/hdl/ila_sfen_rxclk/hdl/verilog" +incdir+"$ref_dir/../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ip/system_MIPI_D_PHY_RX_0_0/hdl/ila_sfen_refclk/hdl/verilog" +incdir+"$ref_dir/../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ip/system_MIPI_D_PHY_RX_0_0/hdl/ila_scnn_refclk/hdl/verilog" +incdir+"D:/Xilinx/Vivado/2018.2/data/xilinx_vip/include" \
    "$ref_dir/../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/67d8/simulation/blk_mem_gen_v8_4.v" \
  2>&1 | tee -a vlogan.log

  vhdlan -work lib_bmg_v1_0_10 $vhdlan_opts \
    "$ref_dir/../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/9340/hdl/lib_bmg_v1_0_rfs.vhd" \
  2>&1 | tee -a vhdlan.log

  vhdlan -work lib_srl_fifo_v1_0_2 $vhdlan_opts \
    "$ref_dir/../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd" \
  2>&1 | tee -a vhdlan.log

  vhdlan -work axi_datamover_v5_1_19 $vhdlan_opts \
    "$ref_dir/../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ec8a/hdl/axi_datamover_v5_1_vh_rfs.vhd" \
  2>&1 | tee -a vhdlan.log

  vlogan -work axi_vdma_v6_3_5 $vlogan_opts +v2k +incdir+"$ref_dir/../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ip/system_MIPI_CSI_2_RX_0_0/hdl/line_buffer/hdl" +incdir+"$ref_dir/../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/b37e/hdl" +incdir+"$ref_dir/../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/b65a" +incdir+"$ref_dir/../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ec67/hdl" +incdir+"$ref_dir/../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/5bb9/hdl/verilog" +incdir+"$ref_dir/../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/70fd/hdl" +incdir+"$ref_dir/../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/f90c/hdl/verilog" +incdir+"$ref_dir/../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ip/system_MIPI_CSI_2_RX_0_0/hdl/ila_rxclk_lane/hdl/verilog" +incdir+"$ref_dir/../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ip/system_MIPI_CSI_2_RX_0_0/hdl/ila_rxclk/hdl/verilog" +incdir+"$ref_dir/../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ip/system_MIPI_CSI_2_RX_0_0/hdl/ila_vidclk/hdl/verilog" +incdir+"$ref_dir/../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ip/system_MIPI_D_PHY_RX_0_0/hdl/ila_sfen_rxclk/hdl/verilog" +incdir+"$ref_dir/../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ip/system_MIPI_D_PHY_RX_0_0/hdl/ila_sfen_refclk/hdl/verilog" +incdir+"$ref_dir/../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ip/system_MIPI_D_PHY_RX_0_0/hdl/ila_scnn_refclk/hdl/verilog" +incdir+"D:/Xilinx/Vivado/2018.2/data/xilinx_vip/include" \
    "$ref_dir/../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/b37e/hdl/axi_vdma_v6_3_rfs.v" \
  2>&1 | tee -a vlogan.log

  vhdlan -work axi_vdma_v6_3_5 $vhdlan_opts \
    "$ref_dir/../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/b37e/hdl/axi_vdma_v6_3_rfs.vhd" \
  2>&1 | tee -a vhdlan.log

  vhdlan -work xil_defaultlib $vhdlan_opts \
    "$ref_dir/../../../bd/system/ip/system_axi_vdma_0_0/sim/system_axi_vdma_0_0.vhd" \
  2>&1 | tee -a vhdlan.log

  vlogan -work xil_defaultlib $vlogan_opts +v2k +incdir+"$ref_dir/../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ip/system_MIPI_CSI_2_RX_0_0/hdl/line_buffer/hdl" +incdir+"$ref_dir/../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/b37e/hdl" +incdir+"$ref_dir/../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/b65a" +incdir+"$ref_dir/../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ec67/hdl" +incdir+"$ref_dir/../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/5bb9/hdl/verilog" +incdir+"$ref_dir/../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/70fd/hdl" +incdir+"$ref_dir/../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/f90c/hdl/verilog" +incdir+"$ref_dir/../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ip/system_MIPI_CSI_2_RX_0_0/hdl/ila_rxclk_lane/hdl/verilog" +incdir+"$ref_dir/../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ip/system_MIPI_CSI_2_RX_0_0/hdl/ila_rxclk/hdl/verilog" +incdir+"$ref_dir/../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ip/system_MIPI_CSI_2_RX_0_0/hdl/ila_vidclk/hdl/verilog" +incdir+"$ref_dir/../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ip/system_MIPI_D_PHY_RX_0_0/hdl/ila_sfen_rxclk/hdl/verilog" +incdir+"$ref_dir/../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ip/system_MIPI_D_PHY_RX_0_0/hdl/ila_sfen_refclk/hdl/verilog" +incdir+"$ref_dir/../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ip/system_MIPI_D_PHY_RX_0_0/hdl/ila_scnn_refclk/hdl/verilog" +incdir+"D:/Xilinx/Vivado/2018.2/data/xilinx_vip/include" \
    "$ref_dir/../../../bd/system/ip/system_clk_wiz_0_0/system_clk_wiz_0_0_clk_wiz.v" \
    "$ref_dir/../../../bd/system/ip/system_clk_wiz_0_0/system_clk_wiz_0_0.v" \
  2>&1 | tee -a vlogan.log

  vlogan -work axi_infrastructure_v1_1_0 $vlogan_opts +v2k +incdir+"$ref_dir/../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ip/system_MIPI_CSI_2_RX_0_0/hdl/line_buffer/hdl" +incdir+"$ref_dir/../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/b37e/hdl" +incdir+"$ref_dir/../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/b65a" +incdir+"$ref_dir/../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ec67/hdl" +incdir+"$ref_dir/../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/5bb9/hdl/verilog" +incdir+"$ref_dir/../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/70fd/hdl" +incdir+"$ref_dir/../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/f90c/hdl/verilog" +incdir+"$ref_dir/../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ip/system_MIPI_CSI_2_RX_0_0/hdl/ila_rxclk_lane/hdl/verilog" +incdir+"$ref_dir/../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ip/system_MIPI_CSI_2_RX_0_0/hdl/ila_rxclk/hdl/verilog" +incdir+"$ref_dir/../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ip/system_MIPI_CSI_2_RX_0_0/hdl/ila_vidclk/hdl/verilog" +incdir+"$ref_dir/../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ip/system_MIPI_D_PHY_RX_0_0/hdl/ila_sfen_rxclk/hdl/verilog" +incdir+"$ref_dir/../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ip/system_MIPI_D_PHY_RX_0_0/hdl/ila_sfen_refclk/hdl/verilog" +incdir+"$ref_dir/../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ip/system_MIPI_D_PHY_RX_0_0/hdl/ila_scnn_refclk/hdl/verilog" +incdir+"D:/Xilinx/Vivado/2018.2/data/xilinx_vip/include" \
    "$ref_dir/../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v" \
  2>&1 | tee -a vlogan.log

  vlogan -work smartconnect_v1_0 $vlogan_opts -sverilog +incdir+"$ref_dir/../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ip/system_MIPI_CSI_2_RX_0_0/hdl/line_buffer/hdl" +incdir+"$ref_dir/../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/b37e/hdl" +incdir+"$ref_dir/../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/b65a" +incdir+"$ref_dir/../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ec67/hdl" +incdir+"$ref_dir/../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/5bb9/hdl/verilog" +incdir+"$ref_dir/../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/70fd/hdl" +incdir+"$ref_dir/../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/f90c/hdl/verilog" +incdir+"$ref_dir/../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ip/system_MIPI_CSI_2_RX_0_0/hdl/ila_rxclk_lane/hdl/verilog" +incdir+"$ref_dir/../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ip/system_MIPI_CSI_2_RX_0_0/hdl/ila_rxclk/hdl/verilog" +incdir+"$ref_dir/../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ip/system_MIPI_CSI_2_RX_0_0/hdl/ila_vidclk/hdl/verilog" +incdir+"$ref_dir/../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ip/system_MIPI_D_PHY_RX_0_0/hdl/ila_sfen_rxclk/hdl/verilog" +incdir+"$ref_dir/../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ip/system_MIPI_D_PHY_RX_0_0/hdl/ila_sfen_refclk/hdl/verilog" +incdir+"$ref_dir/../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ip/system_MIPI_D_PHY_RX_0_0/hdl/ila_scnn_refclk/hdl/verilog" +incdir+"D:/Xilinx/Vivado/2018.2/data/xilinx_vip/include" \
    "$ref_dir/../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/5bb9/hdl/sc_util_v1_0_vl_rfs.sv" \
  2>&1 | tee -a vlogan.log

  vlogan -work axi_protocol_checker_v2_0_3 $vlogan_opts -sverilog +incdir+"$ref_dir/../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ip/system_MIPI_CSI_2_RX_0_0/hdl/line_buffer/hdl" +incdir+"$ref_dir/../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/b37e/hdl" +incdir+"$ref_dir/../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/b65a" +incdir+"$ref_dir/../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ec67/hdl" +incdir+"$ref_dir/../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/5bb9/hdl/verilog" +incdir+"$ref_dir/../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/70fd/hdl" +incdir+"$ref_dir/../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/f90c/hdl/verilog" +incdir+"$ref_dir/../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ip/system_MIPI_CSI_2_RX_0_0/hdl/ila_rxclk_lane/hdl/verilog" +incdir+"$ref_dir/../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ip/system_MIPI_CSI_2_RX_0_0/hdl/ila_rxclk/hdl/verilog" +incdir+"$ref_dir/../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ip/system_MIPI_CSI_2_RX_0_0/hdl/ila_vidclk/hdl/verilog" +incdir+"$ref_dir/../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ip/system_MIPI_D_PHY_RX_0_0/hdl/ila_sfen_rxclk/hdl/verilog" +incdir+"$ref_dir/../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ip/system_MIPI_D_PHY_RX_0_0/hdl/ila_sfen_refclk/hdl/verilog" +incdir+"$ref_dir/../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ip/system_MIPI_D_PHY_RX_0_0/hdl/ila_scnn_refclk/hdl/verilog" +incdir+"D:/Xilinx/Vivado/2018.2/data/xilinx_vip/include" \
    "$ref_dir/../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/03a9/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" \
  2>&1 | tee -a vlogan.log

  vlogan -work axi_vip_v1_1_3 $vlogan_opts -sverilog +incdir+"$ref_dir/../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ip/system_MIPI_CSI_2_RX_0_0/hdl/line_buffer/hdl" +incdir+"$ref_dir/../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/b37e/hdl" +incdir+"$ref_dir/../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/b65a" +incdir+"$ref_dir/../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ec67/hdl" +incdir+"$ref_dir/../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/5bb9/hdl/verilog" +incdir+"$ref_dir/../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/70fd/hdl" +incdir+"$ref_dir/../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/f90c/hdl/verilog" +incdir+"$ref_dir/../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ip/system_MIPI_CSI_2_RX_0_0/hdl/ila_rxclk_lane/hdl/verilog" +incdir+"$ref_dir/../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ip/system_MIPI_CSI_2_RX_0_0/hdl/ila_rxclk/hdl/verilog" +incdir+"$ref_dir/../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ip/system_MIPI_CSI_2_RX_0_0/hdl/ila_vidclk/hdl/verilog" +incdir+"$ref_dir/../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ip/system_MIPI_D_PHY_RX_0_0/hdl/ila_sfen_rxclk/hdl/verilog" +incdir+"$ref_dir/../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ip/system_MIPI_D_PHY_RX_0_0/hdl/ila_sfen_refclk/hdl/verilog" +incdir+"$ref_dir/../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ip/system_MIPI_D_PHY_RX_0_0/hdl/ila_scnn_refclk/hdl/verilog" +incdir+"D:/Xilinx/Vivado/2018.2/data/xilinx_vip/include" \
    "$ref_dir/../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/b9a8/hdl/axi_vip_v1_1_vl_rfs.sv" \
  2>&1 | tee -a vlogan.log

  vlogan -work processing_system7_vip_v1_0_5 $vlogan_opts -sverilog +incdir+"$ref_dir/../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ip/system_MIPI_CSI_2_RX_0_0/hdl/line_buffer/hdl" +incdir+"$ref_dir/../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/b37e/hdl" +incdir+"$ref_dir/../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/b65a" +incdir+"$ref_dir/../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ec67/hdl" +incdir+"$ref_dir/../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/5bb9/hdl/verilog" +incdir+"$ref_dir/../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/70fd/hdl" +incdir+"$ref_dir/../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/f90c/hdl/verilog" +incdir+"$ref_dir/../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ip/system_MIPI_CSI_2_RX_0_0/hdl/ila_rxclk_lane/hdl/verilog" +incdir+"$ref_dir/../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ip/system_MIPI_CSI_2_RX_0_0/hdl/ila_rxclk/hdl/verilog" +incdir+"$ref_dir/../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ip/system_MIPI_CSI_2_RX_0_0/hdl/ila_vidclk/hdl/verilog" +incdir+"$ref_dir/../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ip/system_MIPI_D_PHY_RX_0_0/hdl/ila_sfen_rxclk/hdl/verilog" +incdir+"$ref_dir/../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ip/system_MIPI_D_PHY_RX_0_0/hdl/ila_sfen_refclk/hdl/verilog" +incdir+"$ref_dir/../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ip/system_MIPI_D_PHY_RX_0_0/hdl/ila_scnn_refclk/hdl/verilog" +incdir+"D:/Xilinx/Vivado/2018.2/data/xilinx_vip/include" \
    "$ref_dir/../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/70fd/hdl/processing_system7_vip_v1_0_vl_rfs.sv" \
  2>&1 | tee -a vlogan.log

  vlogan -work xil_defaultlib $vlogan_opts +v2k +incdir+"$ref_dir/../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ip/system_MIPI_CSI_2_RX_0_0/hdl/line_buffer/hdl" +incdir+"$ref_dir/../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/b37e/hdl" +incdir+"$ref_dir/../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/b65a" +incdir+"$ref_dir/../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ec67/hdl" +incdir+"$ref_dir/../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/5bb9/hdl/verilog" +incdir+"$ref_dir/../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/70fd/hdl" +incdir+"$ref_dir/../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/f90c/hdl/verilog" +incdir+"$ref_dir/../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ip/system_MIPI_CSI_2_RX_0_0/hdl/ila_rxclk_lane/hdl/verilog" +incdir+"$ref_dir/../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ip/system_MIPI_CSI_2_RX_0_0/hdl/ila_rxclk/hdl/verilog" +incdir+"$ref_dir/../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ip/system_MIPI_CSI_2_RX_0_0/hdl/ila_vidclk/hdl/verilog" +incdir+"$ref_dir/../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ip/system_MIPI_D_PHY_RX_0_0/hdl/ila_sfen_rxclk/hdl/verilog" +incdir+"$ref_dir/../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ip/system_MIPI_D_PHY_RX_0_0/hdl/ila_sfen_refclk/hdl/verilog" +incdir+"$ref_dir/../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ip/system_MIPI_D_PHY_RX_0_0/hdl/ila_scnn_refclk/hdl/verilog" +incdir+"D:/Xilinx/Vivado/2018.2/data/xilinx_vip/include" \
    "$ref_dir/../../../bd/system/ip/system_processing_system7_0_0/sim/system_processing_system7_0_0.v" \
  2>&1 | tee -a vlogan.log

  vhdlan -work xil_defaultlib $vhdlan_opts \
    "$ref_dir/../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/20df/src/ClockGen.vhd" \
    "$ref_dir/../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/20df/src/SyncAsync.vhd" \
    "$ref_dir/../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/20df/src/SyncAsyncReset.vhd" \
    "$ref_dir/../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/20df/src/DVI_Constants.vhd" \
    "$ref_dir/../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/20df/src/OutputSERDES.vhd" \
    "$ref_dir/../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/20df/src/TMDS_Encoder.vhd" \
    "$ref_dir/../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/20df/src/rgb2dvi.vhd" \
    "$ref_dir/../../../bd/system/ip/system_rgb2dvi_0_0/sim/system_rgb2dvi_0_0.vhd" \
  2>&1 | tee -a vhdlan.log

  vhdlan -work proc_sys_reset_v5_0_12 $vhdlan_opts \
    "$ref_dir/../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/f86a/hdl/proc_sys_reset_v5_0_vh_rfs.vhd" \
  2>&1 | tee -a vhdlan.log

  vhdlan -work xil_defaultlib $vhdlan_opts \
    "$ref_dir/../../../bd/system/ip/system_rst_clk_wiz_0_50M_0/sim/system_rst_clk_wiz_0_50M_0.vhd" \
    "$ref_dir/../../../bd/system/ip/system_rst_vid_clk_dyn_0/sim/system_rst_vid_clk_dyn_0.vhd" \
  2>&1 | tee -a vhdlan.log

  vlogan -work xil_defaultlib $vlogan_opts +v2k +incdir+"$ref_dir/../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ip/system_MIPI_CSI_2_RX_0_0/hdl/line_buffer/hdl" +incdir+"$ref_dir/../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/b37e/hdl" +incdir+"$ref_dir/../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/b65a" +incdir+"$ref_dir/../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ec67/hdl" +incdir+"$ref_dir/../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/5bb9/hdl/verilog" +incdir+"$ref_dir/../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/70fd/hdl" +incdir+"$ref_dir/../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/f90c/hdl/verilog" +incdir+"$ref_dir/../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ip/system_MIPI_CSI_2_RX_0_0/hdl/ila_rxclk_lane/hdl/verilog" +incdir+"$ref_dir/../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ip/system_MIPI_CSI_2_RX_0_0/hdl/ila_rxclk/hdl/verilog" +incdir+"$ref_dir/../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ip/system_MIPI_CSI_2_RX_0_0/hdl/ila_vidclk/hdl/verilog" +incdir+"$ref_dir/../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ip/system_MIPI_D_PHY_RX_0_0/hdl/ila_sfen_rxclk/hdl/verilog" +incdir+"$ref_dir/../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ip/system_MIPI_D_PHY_RX_0_0/hdl/ila_sfen_refclk/hdl/verilog" +incdir+"$ref_dir/../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ip/system_MIPI_D_PHY_RX_0_0/hdl/ila_scnn_refclk/hdl/verilog" +incdir+"D:/Xilinx/Vivado/2018.2/data/xilinx_vip/include" \
    "$ref_dir/../../../bd/system/ip/system_smartconnect_0_0/bd_0/sim/bd_919a.v" \
  2>&1 | tee -a vlogan.log

  vlogan -work smartconnect_v1_0 $vlogan_opts -sverilog +incdir+"$ref_dir/../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ip/system_MIPI_CSI_2_RX_0_0/hdl/line_buffer/hdl" +incdir+"$ref_dir/../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/b37e/hdl" +incdir+"$ref_dir/../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/b65a" +incdir+"$ref_dir/../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ec67/hdl" +incdir+"$ref_dir/../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/5bb9/hdl/verilog" +incdir+"$ref_dir/../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/70fd/hdl" +incdir+"$ref_dir/../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/f90c/hdl/verilog" +incdir+"$ref_dir/../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ip/system_MIPI_CSI_2_RX_0_0/hdl/ila_rxclk_lane/hdl/verilog" +incdir+"$ref_dir/../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ip/system_MIPI_CSI_2_RX_0_0/hdl/ila_rxclk/hdl/verilog" +incdir+"$ref_dir/../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ip/system_MIPI_CSI_2_RX_0_0/hdl/ila_vidclk/hdl/verilog" +incdir+"$ref_dir/../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ip/system_MIPI_D_PHY_RX_0_0/hdl/ila_sfen_rxclk/hdl/verilog" +incdir+"$ref_dir/../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ip/system_MIPI_D_PHY_RX_0_0/hdl/ila_sfen_refclk/hdl/verilog" +incdir+"$ref_dir/../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ip/system_MIPI_D_PHY_RX_0_0/hdl/ila_scnn_refclk/hdl/verilog" +incdir+"D:/Xilinx/Vivado/2018.2/data/xilinx_vip/include" \
    "$ref_dir/../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/5160/hdl/sc_axi2sc_v1_0_vl_rfs.sv" \
  2>&1 | tee -a vlogan.log

  vlogan -work xil_defaultlib $vlogan_opts -sverilog +incdir+"$ref_dir/../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ip/system_MIPI_CSI_2_RX_0_0/hdl/line_buffer/hdl" +incdir+"$ref_dir/../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/b37e/hdl" +incdir+"$ref_dir/../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/b65a" +incdir+"$ref_dir/../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ec67/hdl" +incdir+"$ref_dir/../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/5bb9/hdl/verilog" +incdir+"$ref_dir/../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/70fd/hdl" +incdir+"$ref_dir/../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/f90c/hdl/verilog" +incdir+"$ref_dir/../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ip/system_MIPI_CSI_2_RX_0_0/hdl/ila_rxclk_lane/hdl/verilog" +incdir+"$ref_dir/../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ip/system_MIPI_CSI_2_RX_0_0/hdl/ila_rxclk/hdl/verilog" +incdir+"$ref_dir/../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ip/system_MIPI_CSI_2_RX_0_0/hdl/ila_vidclk/hdl/verilog" +incdir+"$ref_dir/../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ip/system_MIPI_D_PHY_RX_0_0/hdl/ila_sfen_rxclk/hdl/verilog" +incdir+"$ref_dir/../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ip/system_MIPI_D_PHY_RX_0_0/hdl/ila_sfen_refclk/hdl/verilog" +incdir+"$ref_dir/../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ip/system_MIPI_D_PHY_RX_0_0/hdl/ila_scnn_refclk/hdl/verilog" +incdir+"D:/Xilinx/Vivado/2018.2/data/xilinx_vip/include" \
    "$ref_dir/../../../bd/system/ip/system_smartconnect_0_0/bd_0/ip/ip_20/sim/bd_919a_s00a2s_0.sv" \
  2>&1 | tee -a vlogan.log

  vlogan -work smartconnect_v1_0 $vlogan_opts -sverilog +incdir+"$ref_dir/../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ip/system_MIPI_CSI_2_RX_0_0/hdl/line_buffer/hdl" +incdir+"$ref_dir/../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/b37e/hdl" +incdir+"$ref_dir/../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/b65a" +incdir+"$ref_dir/../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ec67/hdl" +incdir+"$ref_dir/../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/5bb9/hdl/verilog" +incdir+"$ref_dir/../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/70fd/hdl" +incdir+"$ref_dir/../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/f90c/hdl/verilog" +incdir+"$ref_dir/../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ip/system_MIPI_CSI_2_RX_0_0/hdl/ila_rxclk_lane/hdl/verilog" +incdir+"$ref_dir/../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ip/system_MIPI_CSI_2_RX_0_0/hdl/ila_rxclk/hdl/verilog" +incdir+"$ref_dir/../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ip/system_MIPI_CSI_2_RX_0_0/hdl/ila_vidclk/hdl/verilog" +incdir+"$ref_dir/../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ip/system_MIPI_D_PHY_RX_0_0/hdl/ila_sfen_rxclk/hdl/verilog" +incdir+"$ref_dir/../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ip/system_MIPI_D_PHY_RX_0_0/hdl/ila_sfen_refclk/hdl/verilog" +incdir+"$ref_dir/../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ip/system_MIPI_D_PHY_RX_0_0/hdl/ila_scnn_refclk/hdl/verilog" +incdir+"D:/Xilinx/Vivado/2018.2/data/xilinx_vip/include" \
    "$ref_dir/../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/acc2/hdl/sc_sc2axi_v1_0_vl_rfs.sv" \
  2>&1 | tee -a vlogan.log

  vlogan -work xil_defaultlib $vlogan_opts -sverilog +incdir+"$ref_dir/../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ip/system_MIPI_CSI_2_RX_0_0/hdl/line_buffer/hdl" +incdir+"$ref_dir/../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/b37e/hdl" +incdir+"$ref_dir/../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/b65a" +incdir+"$ref_dir/../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ec67/hdl" +incdir+"$ref_dir/../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/5bb9/hdl/verilog" +incdir+"$ref_dir/../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/70fd/hdl" +incdir+"$ref_dir/../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/f90c/hdl/verilog" +incdir+"$ref_dir/../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ip/system_MIPI_CSI_2_RX_0_0/hdl/ila_rxclk_lane/hdl/verilog" +incdir+"$ref_dir/../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ip/system_MIPI_CSI_2_RX_0_0/hdl/ila_rxclk/hdl/verilog" +incdir+"$ref_dir/../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ip/system_MIPI_CSI_2_RX_0_0/hdl/ila_vidclk/hdl/verilog" +incdir+"$ref_dir/../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ip/system_MIPI_D_PHY_RX_0_0/hdl/ila_sfen_rxclk/hdl/verilog" +incdir+"$ref_dir/../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ip/system_MIPI_D_PHY_RX_0_0/hdl/ila_sfen_refclk/hdl/verilog" +incdir+"$ref_dir/../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ip/system_MIPI_D_PHY_RX_0_0/hdl/ila_scnn_refclk/hdl/verilog" +incdir+"D:/Xilinx/Vivado/2018.2/data/xilinx_vip/include" \
    "$ref_dir/../../../bd/system/ip/system_smartconnect_0_0/bd_0/ip/ip_26/sim/bd_919a_m00s2a_0.sv" \
    "$ref_dir/../../../bd/system/ip/system_smartconnect_0_0/bd_0/ip/ip_33/sim/bd_919a_m01s2a_0.sv" \
    "$ref_dir/../../../bd/system/ip/system_smartconnect_0_0/bd_0/ip/ip_40/sim/bd_919a_m02s2a_0.sv" \
    "$ref_dir/../../../bd/system/ip/system_smartconnect_0_0/bd_0/ip/ip_47/sim/bd_919a_m03s2a_0.sv" \
    "$ref_dir/../../../bd/system/ip/system_smartconnect_0_0/bd_0/ip/ip_54/sim/bd_919a_m04s2a_0.sv" \
  2>&1 | tee -a vlogan.log

  vlogan -work smartconnect_v1_0 $vlogan_opts -sverilog +incdir+"$ref_dir/../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ip/system_MIPI_CSI_2_RX_0_0/hdl/line_buffer/hdl" +incdir+"$ref_dir/../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/b37e/hdl" +incdir+"$ref_dir/../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/b65a" +incdir+"$ref_dir/../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ec67/hdl" +incdir+"$ref_dir/../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/5bb9/hdl/verilog" +incdir+"$ref_dir/../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/70fd/hdl" +incdir+"$ref_dir/../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/f90c/hdl/verilog" +incdir+"$ref_dir/../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ip/system_MIPI_CSI_2_RX_0_0/hdl/ila_rxclk_lane/hdl/verilog" +incdir+"$ref_dir/../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ip/system_MIPI_CSI_2_RX_0_0/hdl/ila_rxclk/hdl/verilog" +incdir+"$ref_dir/../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ip/system_MIPI_CSI_2_RX_0_0/hdl/ila_vidclk/hdl/verilog" +incdir+"$ref_dir/../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ip/system_MIPI_D_PHY_RX_0_0/hdl/ila_sfen_rxclk/hdl/verilog" +incdir+"$ref_dir/../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ip/system_MIPI_D_PHY_RX_0_0/hdl/ila_sfen_refclk/hdl/verilog" +incdir+"$ref_dir/../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ip/system_MIPI_D_PHY_RX_0_0/hdl/ila_scnn_refclk/hdl/verilog" +incdir+"D:/Xilinx/Vivado/2018.2/data/xilinx_vip/include" \
    "$ref_dir/../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/28cb/hdl/sc_exit_v1_0_vl_rfs.sv" \
  2>&1 | tee -a vlogan.log

  vlogan -work xil_defaultlib $vlogan_opts -sverilog +incdir+"$ref_dir/../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ip/system_MIPI_CSI_2_RX_0_0/hdl/line_buffer/hdl" +incdir+"$ref_dir/../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/b37e/hdl" +incdir+"$ref_dir/../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/b65a" +incdir+"$ref_dir/../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ec67/hdl" +incdir+"$ref_dir/../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/5bb9/hdl/verilog" +incdir+"$ref_dir/../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/70fd/hdl" +incdir+"$ref_dir/../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/f90c/hdl/verilog" +incdir+"$ref_dir/../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ip/system_MIPI_CSI_2_RX_0_0/hdl/ila_rxclk_lane/hdl/verilog" +incdir+"$ref_dir/../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ip/system_MIPI_CSI_2_RX_0_0/hdl/ila_rxclk/hdl/verilog" +incdir+"$ref_dir/../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ip/system_MIPI_CSI_2_RX_0_0/hdl/ila_vidclk/hdl/verilog" +incdir+"$ref_dir/../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ip/system_MIPI_D_PHY_RX_0_0/hdl/ila_sfen_rxclk/hdl/verilog" +incdir+"$ref_dir/../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ip/system_MIPI_D_PHY_RX_0_0/hdl/ila_sfen_refclk/hdl/verilog" +incdir+"$ref_dir/../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ip/system_MIPI_D_PHY_RX_0_0/hdl/ila_scnn_refclk/hdl/verilog" +incdir+"D:/Xilinx/Vivado/2018.2/data/xilinx_vip/include" \
    "$ref_dir/../../../bd/system/ip/system_smartconnect_0_0/bd_0/ip/ip_60/sim/bd_919a_m04e_0.sv" \
  2>&1 | tee -a vlogan.log

  vlogan -work smartconnect_v1_0 $vlogan_opts -sverilog +incdir+"$ref_dir/../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ip/system_MIPI_CSI_2_RX_0_0/hdl/line_buffer/hdl" +incdir+"$ref_dir/../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/b37e/hdl" +incdir+"$ref_dir/../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/b65a" +incdir+"$ref_dir/../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ec67/hdl" +incdir+"$ref_dir/../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/5bb9/hdl/verilog" +incdir+"$ref_dir/../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/70fd/hdl" +incdir+"$ref_dir/../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/f90c/hdl/verilog" +incdir+"$ref_dir/../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ip/system_MIPI_CSI_2_RX_0_0/hdl/ila_rxclk_lane/hdl/verilog" +incdir+"$ref_dir/../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ip/system_MIPI_CSI_2_RX_0_0/hdl/ila_rxclk/hdl/verilog" +incdir+"$ref_dir/../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ip/system_MIPI_CSI_2_RX_0_0/hdl/ila_vidclk/hdl/verilog" +incdir+"$ref_dir/../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ip/system_MIPI_D_PHY_RX_0_0/hdl/ila_sfen_rxclk/hdl/verilog" +incdir+"$ref_dir/../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ip/system_MIPI_D_PHY_RX_0_0/hdl/ila_sfen_refclk/hdl/verilog" +incdir+"$ref_dir/../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ip/system_MIPI_D_PHY_RX_0_0/hdl/ila_scnn_refclk/hdl/verilog" +incdir+"D:/Xilinx/Vivado/2018.2/data/xilinx_vip/include" \
    "$ref_dir/../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/f90c/hdl/sc_node_v1_0_vl_rfs.sv" \
  2>&1 | tee -a vlogan.log

  vlogan -work xil_defaultlib $vlogan_opts -sverilog +incdir+"$ref_dir/../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ip/system_MIPI_CSI_2_RX_0_0/hdl/line_buffer/hdl" +incdir+"$ref_dir/../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/b37e/hdl" +incdir+"$ref_dir/../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/b65a" +incdir+"$ref_dir/../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ec67/hdl" +incdir+"$ref_dir/../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/5bb9/hdl/verilog" +incdir+"$ref_dir/../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/70fd/hdl" +incdir+"$ref_dir/../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/f90c/hdl/verilog" +incdir+"$ref_dir/../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ip/system_MIPI_CSI_2_RX_0_0/hdl/ila_rxclk_lane/hdl/verilog" +incdir+"$ref_dir/../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ip/system_MIPI_CSI_2_RX_0_0/hdl/ila_rxclk/hdl/verilog" +incdir+"$ref_dir/../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ip/system_MIPI_CSI_2_RX_0_0/hdl/ila_vidclk/hdl/verilog" +incdir+"$ref_dir/../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ip/system_MIPI_D_PHY_RX_0_0/hdl/ila_sfen_rxclk/hdl/verilog" +incdir+"$ref_dir/../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ip/system_MIPI_D_PHY_RX_0_0/hdl/ila_sfen_refclk/hdl/verilog" +incdir+"$ref_dir/../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ip/system_MIPI_D_PHY_RX_0_0/hdl/ila_scnn_refclk/hdl/verilog" +incdir+"D:/Xilinx/Vivado/2018.2/data/xilinx_vip/include" \
    "$ref_dir/../../../bd/system/ip/system_smartconnect_0_0/bd_0/ip/ip_55/sim/bd_919a_m04arn_0.sv" \
    "$ref_dir/../../../bd/system/ip/system_smartconnect_0_0/bd_0/ip/ip_56/sim/bd_919a_m04rn_0.sv" \
    "$ref_dir/../../../bd/system/ip/system_smartconnect_0_0/bd_0/ip/ip_57/sim/bd_919a_m04awn_0.sv" \
    "$ref_dir/../../../bd/system/ip/system_smartconnect_0_0/bd_0/ip/ip_58/sim/bd_919a_m04wn_0.sv" \
    "$ref_dir/../../../bd/system/ip/system_smartconnect_0_0/bd_0/ip/ip_59/sim/bd_919a_m04bn_0.sv" \
    "$ref_dir/../../../bd/system/ip/system_smartconnect_0_0/bd_0/ip/ip_53/sim/bd_919a_m03e_0.sv" \
    "$ref_dir/../../../bd/system/ip/system_smartconnect_0_0/bd_0/ip/ip_48/sim/bd_919a_m03arn_0.sv" \
    "$ref_dir/../../../bd/system/ip/system_smartconnect_0_0/bd_0/ip/ip_49/sim/bd_919a_m03rn_0.sv" \
    "$ref_dir/../../../bd/system/ip/system_smartconnect_0_0/bd_0/ip/ip_50/sim/bd_919a_m03awn_0.sv" \
    "$ref_dir/../../../bd/system/ip/system_smartconnect_0_0/bd_0/ip/ip_51/sim/bd_919a_m03wn_0.sv" \
    "$ref_dir/../../../bd/system/ip/system_smartconnect_0_0/bd_0/ip/ip_52/sim/bd_919a_m03bn_0.sv" \
    "$ref_dir/../../../bd/system/ip/system_smartconnect_0_0/bd_0/ip/ip_46/sim/bd_919a_m02e_0.sv" \
    "$ref_dir/../../../bd/system/ip/system_smartconnect_0_0/bd_0/ip/ip_41/sim/bd_919a_m02arn_0.sv" \
    "$ref_dir/../../../bd/system/ip/system_smartconnect_0_0/bd_0/ip/ip_42/sim/bd_919a_m02rn_0.sv" \
    "$ref_dir/../../../bd/system/ip/system_smartconnect_0_0/bd_0/ip/ip_43/sim/bd_919a_m02awn_0.sv" \
    "$ref_dir/../../../bd/system/ip/system_smartconnect_0_0/bd_0/ip/ip_44/sim/bd_919a_m02wn_0.sv" \
    "$ref_dir/../../../bd/system/ip/system_smartconnect_0_0/bd_0/ip/ip_45/sim/bd_919a_m02bn_0.sv" \
    "$ref_dir/../../../bd/system/ip/system_smartconnect_0_0/bd_0/ip/ip_39/sim/bd_919a_m01e_0.sv" \
    "$ref_dir/../../../bd/system/ip/system_smartconnect_0_0/bd_0/ip/ip_34/sim/bd_919a_m01arn_0.sv" \
    "$ref_dir/../../../bd/system/ip/system_smartconnect_0_0/bd_0/ip/ip_35/sim/bd_919a_m01rn_0.sv" \
    "$ref_dir/../../../bd/system/ip/system_smartconnect_0_0/bd_0/ip/ip_36/sim/bd_919a_m01awn_0.sv" \
    "$ref_dir/../../../bd/system/ip/system_smartconnect_0_0/bd_0/ip/ip_37/sim/bd_919a_m01wn_0.sv" \
    "$ref_dir/../../../bd/system/ip/system_smartconnect_0_0/bd_0/ip/ip_38/sim/bd_919a_m01bn_0.sv" \
    "$ref_dir/../../../bd/system/ip/system_smartconnect_0_0/bd_0/ip/ip_32/sim/bd_919a_m00e_0.sv" \
    "$ref_dir/../../../bd/system/ip/system_smartconnect_0_0/bd_0/ip/ip_27/sim/bd_919a_m00arn_0.sv" \
    "$ref_dir/../../../bd/system/ip/system_smartconnect_0_0/bd_0/ip/ip_28/sim/bd_919a_m00rn_0.sv" \
    "$ref_dir/../../../bd/system/ip/system_smartconnect_0_0/bd_0/ip/ip_29/sim/bd_919a_m00awn_0.sv" \
    "$ref_dir/../../../bd/system/ip/system_smartconnect_0_0/bd_0/ip/ip_30/sim/bd_919a_m00wn_0.sv" \
    "$ref_dir/../../../bd/system/ip/system_smartconnect_0_0/bd_0/ip/ip_31/sim/bd_919a_m00bn_0.sv" \
    "$ref_dir/../../../bd/system/ip/system_smartconnect_0_0/bd_0/ip/ip_21/sim/bd_919a_sarn_0.sv" \
    "$ref_dir/../../../bd/system/ip/system_smartconnect_0_0/bd_0/ip/ip_22/sim/bd_919a_srn_0.sv" \
    "$ref_dir/../../../bd/system/ip/system_smartconnect_0_0/bd_0/ip/ip_23/sim/bd_919a_sawn_0.sv" \
    "$ref_dir/../../../bd/system/ip/system_smartconnect_0_0/bd_0/ip/ip_24/sim/bd_919a_swn_0.sv" \
    "$ref_dir/../../../bd/system/ip/system_smartconnect_0_0/bd_0/ip/ip_25/sim/bd_919a_sbn_0.sv" \
  2>&1 | tee -a vlogan.log

  vlogan -work smartconnect_v1_0 $vlogan_opts -sverilog +incdir+"$ref_dir/../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ip/system_MIPI_CSI_2_RX_0_0/hdl/line_buffer/hdl" +incdir+"$ref_dir/../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/b37e/hdl" +incdir+"$ref_dir/../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/b65a" +incdir+"$ref_dir/../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ec67/hdl" +incdir+"$ref_dir/../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/5bb9/hdl/verilog" +incdir+"$ref_dir/../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/70fd/hdl" +incdir+"$ref_dir/../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/f90c/hdl/verilog" +incdir+"$ref_dir/../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ip/system_MIPI_CSI_2_RX_0_0/hdl/ila_rxclk_lane/hdl/verilog" +incdir+"$ref_dir/../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ip/system_MIPI_CSI_2_RX_0_0/hdl/ila_rxclk/hdl/verilog" +incdir+"$ref_dir/../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ip/system_MIPI_CSI_2_RX_0_0/hdl/ila_vidclk/hdl/verilog" +incdir+"$ref_dir/../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ip/system_MIPI_D_PHY_RX_0_0/hdl/ila_sfen_rxclk/hdl/verilog" +incdir+"$ref_dir/../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ip/system_MIPI_D_PHY_RX_0_0/hdl/ila_sfen_refclk/hdl/verilog" +incdir+"$ref_dir/../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ip/system_MIPI_D_PHY_RX_0_0/hdl/ila_scnn_refclk/hdl/verilog" +incdir+"D:/Xilinx/Vivado/2018.2/data/xilinx_vip/include" \
    "$ref_dir/../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/afa8/hdl/sc_mmu_v1_0_vl_rfs.sv" \
  2>&1 | tee -a vlogan.log

  vlogan -work xil_defaultlib $vlogan_opts -sverilog +incdir+"$ref_dir/../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ip/system_MIPI_CSI_2_RX_0_0/hdl/line_buffer/hdl" +incdir+"$ref_dir/../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/b37e/hdl" +incdir+"$ref_dir/../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/b65a" +incdir+"$ref_dir/../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ec67/hdl" +incdir+"$ref_dir/../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/5bb9/hdl/verilog" +incdir+"$ref_dir/../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/70fd/hdl" +incdir+"$ref_dir/../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/f90c/hdl/verilog" +incdir+"$ref_dir/../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ip/system_MIPI_CSI_2_RX_0_0/hdl/ila_rxclk_lane/hdl/verilog" +incdir+"$ref_dir/../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ip/system_MIPI_CSI_2_RX_0_0/hdl/ila_rxclk/hdl/verilog" +incdir+"$ref_dir/../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ip/system_MIPI_CSI_2_RX_0_0/hdl/ila_vidclk/hdl/verilog" +incdir+"$ref_dir/../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ip/system_MIPI_D_PHY_RX_0_0/hdl/ila_sfen_rxclk/hdl/verilog" +incdir+"$ref_dir/../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ip/system_MIPI_D_PHY_RX_0_0/hdl/ila_sfen_refclk/hdl/verilog" +incdir+"$ref_dir/../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ip/system_MIPI_D_PHY_RX_0_0/hdl/ila_scnn_refclk/hdl/verilog" +incdir+"D:/Xilinx/Vivado/2018.2/data/xilinx_vip/include" \
    "$ref_dir/../../../bd/system/ip/system_smartconnect_0_0/bd_0/ip/ip_17/sim/bd_919a_s00mmu_0.sv" \
  2>&1 | tee -a vlogan.log

  vlogan -work smartconnect_v1_0 $vlogan_opts -sverilog +incdir+"$ref_dir/../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ip/system_MIPI_CSI_2_RX_0_0/hdl/line_buffer/hdl" +incdir+"$ref_dir/../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/b37e/hdl" +incdir+"$ref_dir/../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/b65a" +incdir+"$ref_dir/../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ec67/hdl" +incdir+"$ref_dir/../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/5bb9/hdl/verilog" +incdir+"$ref_dir/../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/70fd/hdl" +incdir+"$ref_dir/../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/f90c/hdl/verilog" +incdir+"$ref_dir/../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ip/system_MIPI_CSI_2_RX_0_0/hdl/ila_rxclk_lane/hdl/verilog" +incdir+"$ref_dir/../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ip/system_MIPI_CSI_2_RX_0_0/hdl/ila_rxclk/hdl/verilog" +incdir+"$ref_dir/../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ip/system_MIPI_CSI_2_RX_0_0/hdl/ila_vidclk/hdl/verilog" +incdir+"$ref_dir/../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ip/system_MIPI_D_PHY_RX_0_0/hdl/ila_sfen_rxclk/hdl/verilog" +incdir+"$ref_dir/../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ip/system_MIPI_D_PHY_RX_0_0/hdl/ila_sfen_refclk/hdl/verilog" +incdir+"$ref_dir/../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ip/system_MIPI_D_PHY_RX_0_0/hdl/ila_scnn_refclk/hdl/verilog" +incdir+"D:/Xilinx/Vivado/2018.2/data/xilinx_vip/include" \
    "$ref_dir/../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/4521/hdl/sc_transaction_regulator_v1_0_vl_rfs.sv" \
  2>&1 | tee -a vlogan.log

  vlogan -work xil_defaultlib $vlogan_opts -sverilog +incdir+"$ref_dir/../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ip/system_MIPI_CSI_2_RX_0_0/hdl/line_buffer/hdl" +incdir+"$ref_dir/../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/b37e/hdl" +incdir+"$ref_dir/../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/b65a" +incdir+"$ref_dir/../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ec67/hdl" +incdir+"$ref_dir/../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/5bb9/hdl/verilog" +incdir+"$ref_dir/../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/70fd/hdl" +incdir+"$ref_dir/../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/f90c/hdl/verilog" +incdir+"$ref_dir/../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ip/system_MIPI_CSI_2_RX_0_0/hdl/ila_rxclk_lane/hdl/verilog" +incdir+"$ref_dir/../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ip/system_MIPI_CSI_2_RX_0_0/hdl/ila_rxclk/hdl/verilog" +incdir+"$ref_dir/../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ip/system_MIPI_CSI_2_RX_0_0/hdl/ila_vidclk/hdl/verilog" +incdir+"$ref_dir/../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ip/system_MIPI_D_PHY_RX_0_0/hdl/ila_sfen_rxclk/hdl/verilog" +incdir+"$ref_dir/../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ip/system_MIPI_D_PHY_RX_0_0/hdl/ila_sfen_refclk/hdl/verilog" +incdir+"$ref_dir/../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ip/system_MIPI_D_PHY_RX_0_0/hdl/ila_scnn_refclk/hdl/verilog" +incdir+"D:/Xilinx/Vivado/2018.2/data/xilinx_vip/include" \
    "$ref_dir/../../../bd/system/ip/system_smartconnect_0_0/bd_0/ip/ip_18/sim/bd_919a_s00tr_0.sv" \
  2>&1 | tee -a vlogan.log

  vlogan -work smartconnect_v1_0 $vlogan_opts -sverilog +incdir+"$ref_dir/../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ip/system_MIPI_CSI_2_RX_0_0/hdl/line_buffer/hdl" +incdir+"$ref_dir/../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/b37e/hdl" +incdir+"$ref_dir/../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/b65a" +incdir+"$ref_dir/../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ec67/hdl" +incdir+"$ref_dir/../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/5bb9/hdl/verilog" +incdir+"$ref_dir/../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/70fd/hdl" +incdir+"$ref_dir/../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/f90c/hdl/verilog" +incdir+"$ref_dir/../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ip/system_MIPI_CSI_2_RX_0_0/hdl/ila_rxclk_lane/hdl/verilog" +incdir+"$ref_dir/../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ip/system_MIPI_CSI_2_RX_0_0/hdl/ila_rxclk/hdl/verilog" +incdir+"$ref_dir/../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ip/system_MIPI_CSI_2_RX_0_0/hdl/ila_vidclk/hdl/verilog" +incdir+"$ref_dir/../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ip/system_MIPI_D_PHY_RX_0_0/hdl/ila_sfen_rxclk/hdl/verilog" +incdir+"$ref_dir/../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ip/system_MIPI_D_PHY_RX_0_0/hdl/ila_sfen_refclk/hdl/verilog" +incdir+"$ref_dir/../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ip/system_MIPI_D_PHY_RX_0_0/hdl/ila_scnn_refclk/hdl/verilog" +incdir+"D:/Xilinx/Vivado/2018.2/data/xilinx_vip/include" \
    "$ref_dir/../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/d1fc/hdl/sc_si_converter_v1_0_vl_rfs.sv" \
  2>&1 | tee -a vlogan.log

  vlogan -work xil_defaultlib $vlogan_opts -sverilog +incdir+"$ref_dir/../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ip/system_MIPI_CSI_2_RX_0_0/hdl/line_buffer/hdl" +incdir+"$ref_dir/../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/b37e/hdl" +incdir+"$ref_dir/../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/b65a" +incdir+"$ref_dir/../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ec67/hdl" +incdir+"$ref_dir/../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/5bb9/hdl/verilog" +incdir+"$ref_dir/../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/70fd/hdl" +incdir+"$ref_dir/../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/f90c/hdl/verilog" +incdir+"$ref_dir/../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ip/system_MIPI_CSI_2_RX_0_0/hdl/ila_rxclk_lane/hdl/verilog" +incdir+"$ref_dir/../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ip/system_MIPI_CSI_2_RX_0_0/hdl/ila_rxclk/hdl/verilog" +incdir+"$ref_dir/../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ip/system_MIPI_CSI_2_RX_0_0/hdl/ila_vidclk/hdl/verilog" +incdir+"$ref_dir/../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ip/system_MIPI_D_PHY_RX_0_0/hdl/ila_sfen_rxclk/hdl/verilog" +incdir+"$ref_dir/../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ip/system_MIPI_D_PHY_RX_0_0/hdl/ila_sfen_refclk/hdl/verilog" +incdir+"$ref_dir/../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ip/system_MIPI_D_PHY_RX_0_0/hdl/ila_scnn_refclk/hdl/verilog" +incdir+"D:/Xilinx/Vivado/2018.2/data/xilinx_vip/include" \
    "$ref_dir/../../../bd/system/ip/system_smartconnect_0_0/bd_0/ip/ip_19/sim/bd_919a_s00sic_0.sv" \
  2>&1 | tee -a vlogan.log

  vlogan -work smartconnect_v1_0 $vlogan_opts -sverilog +incdir+"$ref_dir/../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ip/system_MIPI_CSI_2_RX_0_0/hdl/line_buffer/hdl" +incdir+"$ref_dir/../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/b37e/hdl" +incdir+"$ref_dir/../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/b65a" +incdir+"$ref_dir/../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ec67/hdl" +incdir+"$ref_dir/../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/5bb9/hdl/verilog" +incdir+"$ref_dir/../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/70fd/hdl" +incdir+"$ref_dir/../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/f90c/hdl/verilog" +incdir+"$ref_dir/../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ip/system_MIPI_CSI_2_RX_0_0/hdl/ila_rxclk_lane/hdl/verilog" +incdir+"$ref_dir/../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ip/system_MIPI_CSI_2_RX_0_0/hdl/ila_rxclk/hdl/verilog" +incdir+"$ref_dir/../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ip/system_MIPI_CSI_2_RX_0_0/hdl/ila_vidclk/hdl/verilog" +incdir+"$ref_dir/../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ip/system_MIPI_D_PHY_RX_0_0/hdl/ila_sfen_rxclk/hdl/verilog" +incdir+"$ref_dir/../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ip/system_MIPI_D_PHY_RX_0_0/hdl/ila_sfen_refclk/hdl/verilog" +incdir+"$ref_dir/../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ip/system_MIPI_D_PHY_RX_0_0/hdl/ila_scnn_refclk/hdl/verilog" +incdir+"D:/Xilinx/Vivado/2018.2/data/xilinx_vip/include" \
    "$ref_dir/../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/4e7b/hdl/sc_switchboard_v1_0_vl_rfs.sv" \
  2>&1 | tee -a vlogan.log

  vlogan -work xil_defaultlib $vlogan_opts -sverilog +incdir+"$ref_dir/../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ip/system_MIPI_CSI_2_RX_0_0/hdl/line_buffer/hdl" +incdir+"$ref_dir/../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/b37e/hdl" +incdir+"$ref_dir/../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/b65a" +incdir+"$ref_dir/../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ec67/hdl" +incdir+"$ref_dir/../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/5bb9/hdl/verilog" +incdir+"$ref_dir/../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/70fd/hdl" +incdir+"$ref_dir/../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/f90c/hdl/verilog" +incdir+"$ref_dir/../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ip/system_MIPI_CSI_2_RX_0_0/hdl/ila_rxclk_lane/hdl/verilog" +incdir+"$ref_dir/../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ip/system_MIPI_CSI_2_RX_0_0/hdl/ila_rxclk/hdl/verilog" +incdir+"$ref_dir/../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ip/system_MIPI_CSI_2_RX_0_0/hdl/ila_vidclk/hdl/verilog" +incdir+"$ref_dir/../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ip/system_MIPI_D_PHY_RX_0_0/hdl/ila_sfen_rxclk/hdl/verilog" +incdir+"$ref_dir/../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ip/system_MIPI_D_PHY_RX_0_0/hdl/ila_sfen_refclk/hdl/verilog" +incdir+"$ref_dir/../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ip/system_MIPI_D_PHY_RX_0_0/hdl/ila_scnn_refclk/hdl/verilog" +incdir+"D:/Xilinx/Vivado/2018.2/data/xilinx_vip/include" \
    "$ref_dir/../../../bd/system/ip/system_smartconnect_0_0/bd_0/ip/ip_2/sim/bd_919a_arinsw_0.sv" \
    "$ref_dir/../../../bd/system/ip/system_smartconnect_0_0/bd_0/ip/ip_3/sim/bd_919a_rinsw_0.sv" \
    "$ref_dir/../../../bd/system/ip/system_smartconnect_0_0/bd_0/ip/ip_4/sim/bd_919a_awinsw_0.sv" \
    "$ref_dir/../../../bd/system/ip/system_smartconnect_0_0/bd_0/ip/ip_5/sim/bd_919a_winsw_0.sv" \
    "$ref_dir/../../../bd/system/ip/system_smartconnect_0_0/bd_0/ip/ip_6/sim/bd_919a_binsw_0.sv" \
    "$ref_dir/../../../bd/system/ip/system_smartconnect_0_0/bd_0/ip/ip_7/sim/bd_919a_aroutsw_0.sv" \
    "$ref_dir/../../../bd/system/ip/system_smartconnect_0_0/bd_0/ip/ip_8/sim/bd_919a_routsw_0.sv" \
    "$ref_dir/../../../bd/system/ip/system_smartconnect_0_0/bd_0/ip/ip_9/sim/bd_919a_awoutsw_0.sv" \
    "$ref_dir/../../../bd/system/ip/system_smartconnect_0_0/bd_0/ip/ip_10/sim/bd_919a_woutsw_0.sv" \
    "$ref_dir/../../../bd/system/ip/system_smartconnect_0_0/bd_0/ip/ip_11/sim/bd_919a_boutsw_0.sv" \
    "$ref_dir/../../../bd/system/ip/system_smartconnect_0_0/bd_0/ip/ip_12/sim/bd_919a_arni_0.sv" \
    "$ref_dir/../../../bd/system/ip/system_smartconnect_0_0/bd_0/ip/ip_13/sim/bd_919a_rni_0.sv" \
    "$ref_dir/../../../bd/system/ip/system_smartconnect_0_0/bd_0/ip/ip_14/sim/bd_919a_awni_0.sv" \
    "$ref_dir/../../../bd/system/ip/system_smartconnect_0_0/bd_0/ip/ip_15/sim/bd_919a_wni_0.sv" \
    "$ref_dir/../../../bd/system/ip/system_smartconnect_0_0/bd_0/ip/ip_16/sim/bd_919a_bni_0.sv" \
  2>&1 | tee -a vlogan.log

  vlogan -work xlconstant_v1_1_5 $vlogan_opts +v2k +incdir+"$ref_dir/../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ip/system_MIPI_CSI_2_RX_0_0/hdl/line_buffer/hdl" +incdir+"$ref_dir/../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/b37e/hdl" +incdir+"$ref_dir/../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/b65a" +incdir+"$ref_dir/../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ec67/hdl" +incdir+"$ref_dir/../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/5bb9/hdl/verilog" +incdir+"$ref_dir/../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/70fd/hdl" +incdir+"$ref_dir/../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/f90c/hdl/verilog" +incdir+"$ref_dir/../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ip/system_MIPI_CSI_2_RX_0_0/hdl/ila_rxclk_lane/hdl/verilog" +incdir+"$ref_dir/../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ip/system_MIPI_CSI_2_RX_0_0/hdl/ila_rxclk/hdl/verilog" +incdir+"$ref_dir/../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ip/system_MIPI_CSI_2_RX_0_0/hdl/ila_vidclk/hdl/verilog" +incdir+"$ref_dir/../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ip/system_MIPI_D_PHY_RX_0_0/hdl/ila_sfen_rxclk/hdl/verilog" +incdir+"$ref_dir/../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ip/system_MIPI_D_PHY_RX_0_0/hdl/ila_sfen_refclk/hdl/verilog" +incdir+"$ref_dir/../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ip/system_MIPI_D_PHY_RX_0_0/hdl/ila_scnn_refclk/hdl/verilog" +incdir+"D:/Xilinx/Vivado/2018.2/data/xilinx_vip/include" \
    "$ref_dir/../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/f1c3/hdl/xlconstant_v1_1_vl_rfs.v" \
  2>&1 | tee -a vlogan.log

  vlogan -work xil_defaultlib $vlogan_opts +v2k +incdir+"$ref_dir/../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ip/system_MIPI_CSI_2_RX_0_0/hdl/line_buffer/hdl" +incdir+"$ref_dir/../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/b37e/hdl" +incdir+"$ref_dir/../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/b65a" +incdir+"$ref_dir/../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ec67/hdl" +incdir+"$ref_dir/../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/5bb9/hdl/verilog" +incdir+"$ref_dir/../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/70fd/hdl" +incdir+"$ref_dir/../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/f90c/hdl/verilog" +incdir+"$ref_dir/../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ip/system_MIPI_CSI_2_RX_0_0/hdl/ila_rxclk_lane/hdl/verilog" +incdir+"$ref_dir/../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ip/system_MIPI_CSI_2_RX_0_0/hdl/ila_rxclk/hdl/verilog" +incdir+"$ref_dir/../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ip/system_MIPI_CSI_2_RX_0_0/hdl/ila_vidclk/hdl/verilog" +incdir+"$ref_dir/../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ip/system_MIPI_D_PHY_RX_0_0/hdl/ila_sfen_rxclk/hdl/verilog" +incdir+"$ref_dir/../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ip/system_MIPI_D_PHY_RX_0_0/hdl/ila_sfen_refclk/hdl/verilog" +incdir+"$ref_dir/../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ip/system_MIPI_D_PHY_RX_0_0/hdl/ila_scnn_refclk/hdl/verilog" +incdir+"D:/Xilinx/Vivado/2018.2/data/xilinx_vip/include" \
    "$ref_dir/../../../bd/system/ip/system_smartconnect_0_0/bd_0/ip/ip_0/sim/bd_919a_one_0.v" \
  2>&1 | tee -a vlogan.log

  vhdlan -work xil_defaultlib $vhdlan_opts \
    "$ref_dir/../../../bd/system/ip/system_smartconnect_0_0/bd_0/ip/ip_1/sim/bd_919a_psr_aclk_0.vhd" \
    "$ref_dir/../../../bd/system/ip/system_smartconnect_0_0/sim/system_smartconnect_0_0.vhd" \
  2>&1 | tee -a vhdlan.log

  vhdlan -work axi_lite_ipif_v3_0_4 $vhdlan_opts \
    "$ref_dir/../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/cced/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd" \
  2>&1 | tee -a vhdlan.log

  vhdlan -work v_tc_v6_1_12 $vhdlan_opts \
    "$ref_dir/../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/6694/hdl/v_tc_v6_1_vh_rfs.vhd" \
  2>&1 | tee -a vhdlan.log

  vlogan -work v_vid_in_axi4s_v4_0_8 $vlogan_opts +v2k +incdir+"$ref_dir/../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ip/system_MIPI_CSI_2_RX_0_0/hdl/line_buffer/hdl" +incdir+"$ref_dir/../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/b37e/hdl" +incdir+"$ref_dir/../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/b65a" +incdir+"$ref_dir/../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ec67/hdl" +incdir+"$ref_dir/../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/5bb9/hdl/verilog" +incdir+"$ref_dir/../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/70fd/hdl" +incdir+"$ref_dir/../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/f90c/hdl/verilog" +incdir+"$ref_dir/../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ip/system_MIPI_CSI_2_RX_0_0/hdl/ila_rxclk_lane/hdl/verilog" +incdir+"$ref_dir/../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ip/system_MIPI_CSI_2_RX_0_0/hdl/ila_rxclk/hdl/verilog" +incdir+"$ref_dir/../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ip/system_MIPI_CSI_2_RX_0_0/hdl/ila_vidclk/hdl/verilog" +incdir+"$ref_dir/../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ip/system_MIPI_D_PHY_RX_0_0/hdl/ila_sfen_rxclk/hdl/verilog" +incdir+"$ref_dir/../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ip/system_MIPI_D_PHY_RX_0_0/hdl/ila_sfen_refclk/hdl/verilog" +incdir+"$ref_dir/../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ip/system_MIPI_D_PHY_RX_0_0/hdl/ila_scnn_refclk/hdl/verilog" +incdir+"D:/Xilinx/Vivado/2018.2/data/xilinx_vip/include" \
    "$ref_dir/../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/d987/hdl/v_vid_in_axi4s_v4_0_vl_rfs.v" \
  2>&1 | tee -a vlogan.log

  vlogan -work v_axi4s_vid_out_v4_0_9 $vlogan_opts +v2k +incdir+"$ref_dir/../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ip/system_MIPI_CSI_2_RX_0_0/hdl/line_buffer/hdl" +incdir+"$ref_dir/../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/b37e/hdl" +incdir+"$ref_dir/../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/b65a" +incdir+"$ref_dir/../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ec67/hdl" +incdir+"$ref_dir/../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/5bb9/hdl/verilog" +incdir+"$ref_dir/../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/70fd/hdl" +incdir+"$ref_dir/../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/f90c/hdl/verilog" +incdir+"$ref_dir/../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ip/system_MIPI_CSI_2_RX_0_0/hdl/ila_rxclk_lane/hdl/verilog" +incdir+"$ref_dir/../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ip/system_MIPI_CSI_2_RX_0_0/hdl/ila_rxclk/hdl/verilog" +incdir+"$ref_dir/../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ip/system_MIPI_CSI_2_RX_0_0/hdl/ila_vidclk/hdl/verilog" +incdir+"$ref_dir/../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ip/system_MIPI_D_PHY_RX_0_0/hdl/ila_sfen_rxclk/hdl/verilog" +incdir+"$ref_dir/../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ip/system_MIPI_D_PHY_RX_0_0/hdl/ila_sfen_refclk/hdl/verilog" +incdir+"$ref_dir/../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ip/system_MIPI_D_PHY_RX_0_0/hdl/ila_scnn_refclk/hdl/verilog" +incdir+"D:/Xilinx/Vivado/2018.2/data/xilinx_vip/include" \
    "$ref_dir/../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/9a07/hdl/v_axi4s_vid_out_v4_0_vl_rfs.v" \
  2>&1 | tee -a vlogan.log

  vlogan -work xil_defaultlib $vlogan_opts +v2k +incdir+"$ref_dir/../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ip/system_MIPI_CSI_2_RX_0_0/hdl/line_buffer/hdl" +incdir+"$ref_dir/../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/b37e/hdl" +incdir+"$ref_dir/../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/b65a" +incdir+"$ref_dir/../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ec67/hdl" +incdir+"$ref_dir/../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/5bb9/hdl/verilog" +incdir+"$ref_dir/../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/70fd/hdl" +incdir+"$ref_dir/../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/f90c/hdl/verilog" +incdir+"$ref_dir/../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ip/system_MIPI_CSI_2_RX_0_0/hdl/ila_rxclk_lane/hdl/verilog" +incdir+"$ref_dir/../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ip/system_MIPI_CSI_2_RX_0_0/hdl/ila_rxclk/hdl/verilog" +incdir+"$ref_dir/../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ip/system_MIPI_CSI_2_RX_0_0/hdl/ila_vidclk/hdl/verilog" +incdir+"$ref_dir/../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ip/system_MIPI_D_PHY_RX_0_0/hdl/ila_sfen_rxclk/hdl/verilog" +incdir+"$ref_dir/../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ip/system_MIPI_D_PHY_RX_0_0/hdl/ila_sfen_refclk/hdl/verilog" +incdir+"$ref_dir/../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ip/system_MIPI_D_PHY_RX_0_0/hdl/ila_scnn_refclk/hdl/verilog" +incdir+"D:/Xilinx/Vivado/2018.2/data/xilinx_vip/include" \
    "$ref_dir/../../../bd/system/ip/system_v_axi4s_vid_out_0_0/sim/system_v_axi4s_vid_out_0_0.v" \
    "$ref_dir/../../../bd/system/ip/system_video_dynclk_0/system_video_dynclk_0_mmcm_pll_drp.v" \
  2>&1 | tee -a vlogan.log

  vhdlan -work xil_defaultlib $vhdlan_opts \
    "$ref_dir/../../../bd/system/ip/system_video_dynclk_0/proc_common_v3_00_a/hdl/src/vhdl/system_video_dynclk_0_conv_funs_pkg.vhd" \
    "$ref_dir/../../../bd/system/ip/system_video_dynclk_0/proc_common_v3_00_a/hdl/src/vhdl/system_video_dynclk_0_proc_common_pkg.vhd" \
    "$ref_dir/../../../bd/system/ip/system_video_dynclk_0/proc_common_v3_00_a/hdl/src/vhdl/system_video_dynclk_0_ipif_pkg.vhd" \
    "$ref_dir/../../../bd/system/ip/system_video_dynclk_0/proc_common_v3_00_a/hdl/src/vhdl/system_video_dynclk_0_family_support.vhd" \
    "$ref_dir/../../../bd/system/ip/system_video_dynclk_0/proc_common_v3_00_a/hdl/src/vhdl/system_video_dynclk_0_family.vhd" \
    "$ref_dir/../../../bd/system/ip/system_video_dynclk_0/proc_common_v3_00_a/hdl/src/vhdl/system_video_dynclk_0_soft_reset.vhd" \
    "$ref_dir/../../../bd/system/ip/system_video_dynclk_0/proc_common_v3_00_a/hdl/src/vhdl/system_video_dynclk_0_pselect_f.vhd" \
    "$ref_dir/../../../bd/system/ip/system_video_dynclk_0/axi_lite_ipif_v1_01_a/hdl/src/vhdl/system_video_dynclk_0_address_decoder.vhd" \
    "$ref_dir/../../../bd/system/ip/system_video_dynclk_0/axi_lite_ipif_v1_01_a/hdl/src/vhdl/system_video_dynclk_0_slave_attachment.vhd" \
    "$ref_dir/../../../bd/system/ip/system_video_dynclk_0/axi_lite_ipif_v1_01_a/hdl/src/vhdl/system_video_dynclk_0_axi_lite_ipif.vhd" \
    "$ref_dir/../../../bd/system/ip/system_video_dynclk_0/system_video_dynclk_0_clk_wiz_drp.vhd" \
    "$ref_dir/../../../bd/system/ip/system_video_dynclk_0/system_video_dynclk_0_axi_clk_config.vhd" \
  2>&1 | tee -a vhdlan.log

  vlogan -work xil_defaultlib $vlogan_opts +v2k +incdir+"$ref_dir/../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ip/system_MIPI_CSI_2_RX_0_0/hdl/line_buffer/hdl" +incdir+"$ref_dir/../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/b37e/hdl" +incdir+"$ref_dir/../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/b65a" +incdir+"$ref_dir/../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ec67/hdl" +incdir+"$ref_dir/../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/5bb9/hdl/verilog" +incdir+"$ref_dir/../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/70fd/hdl" +incdir+"$ref_dir/../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/f90c/hdl/verilog" +incdir+"$ref_dir/../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ip/system_MIPI_CSI_2_RX_0_0/hdl/ila_rxclk_lane/hdl/verilog" +incdir+"$ref_dir/../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ip/system_MIPI_CSI_2_RX_0_0/hdl/ila_rxclk/hdl/verilog" +incdir+"$ref_dir/../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ip/system_MIPI_CSI_2_RX_0_0/hdl/ila_vidclk/hdl/verilog" +incdir+"$ref_dir/../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ip/system_MIPI_D_PHY_RX_0_0/hdl/ila_sfen_rxclk/hdl/verilog" +incdir+"$ref_dir/../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ip/system_MIPI_D_PHY_RX_0_0/hdl/ila_sfen_refclk/hdl/verilog" +incdir+"$ref_dir/../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ip/system_MIPI_D_PHY_RX_0_0/hdl/ila_scnn_refclk/hdl/verilog" +incdir+"D:/Xilinx/Vivado/2018.2/data/xilinx_vip/include" \
    "$ref_dir/../../../bd/system/ip/system_video_dynclk_0/system_video_dynclk_0_clk_wiz.v" \
    "$ref_dir/../../../bd/system/ip/system_video_dynclk_0/system_video_dynclk_0.v" \
  2>&1 | tee -a vlogan.log

  vhdlan -work xil_defaultlib $vhdlan_opts \
    "$ref_dir/../../../bd/system/ip/system_vtg_0/sim/system_vtg_0.vhd" \
  2>&1 | tee -a vhdlan.log

  vlogan -work xlconcat_v2_1_1 $vlogan_opts +v2k +incdir+"$ref_dir/../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ip/system_MIPI_CSI_2_RX_0_0/hdl/line_buffer/hdl" +incdir+"$ref_dir/../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/b37e/hdl" +incdir+"$ref_dir/../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/b65a" +incdir+"$ref_dir/../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ec67/hdl" +incdir+"$ref_dir/../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/5bb9/hdl/verilog" +incdir+"$ref_dir/../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/70fd/hdl" +incdir+"$ref_dir/../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/f90c/hdl/verilog" +incdir+"$ref_dir/../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ip/system_MIPI_CSI_2_RX_0_0/hdl/ila_rxclk_lane/hdl/verilog" +incdir+"$ref_dir/../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ip/system_MIPI_CSI_2_RX_0_0/hdl/ila_rxclk/hdl/verilog" +incdir+"$ref_dir/../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ip/system_MIPI_CSI_2_RX_0_0/hdl/ila_vidclk/hdl/verilog" +incdir+"$ref_dir/../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ip/system_MIPI_D_PHY_RX_0_0/hdl/ila_sfen_rxclk/hdl/verilog" +incdir+"$ref_dir/../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ip/system_MIPI_D_PHY_RX_0_0/hdl/ila_sfen_refclk/hdl/verilog" +incdir+"$ref_dir/../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ip/system_MIPI_D_PHY_RX_0_0/hdl/ila_scnn_refclk/hdl/verilog" +incdir+"D:/Xilinx/Vivado/2018.2/data/xilinx_vip/include" \
    "$ref_dir/../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/2f66/hdl/xlconcat_v2_1_vl_rfs.v" \
  2>&1 | tee -a vlogan.log

  vlogan -work xil_defaultlib $vlogan_opts +v2k +incdir+"$ref_dir/../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ip/system_MIPI_CSI_2_RX_0_0/hdl/line_buffer/hdl" +incdir+"$ref_dir/../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/b37e/hdl" +incdir+"$ref_dir/../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/b65a" +incdir+"$ref_dir/../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ec67/hdl" +incdir+"$ref_dir/../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/5bb9/hdl/verilog" +incdir+"$ref_dir/../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/70fd/hdl" +incdir+"$ref_dir/../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/f90c/hdl/verilog" +incdir+"$ref_dir/../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ip/system_MIPI_CSI_2_RX_0_0/hdl/ila_rxclk_lane/hdl/verilog" +incdir+"$ref_dir/../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ip/system_MIPI_CSI_2_RX_0_0/hdl/ila_rxclk/hdl/verilog" +incdir+"$ref_dir/../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ip/system_MIPI_CSI_2_RX_0_0/hdl/ila_vidclk/hdl/verilog" +incdir+"$ref_dir/../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ip/system_MIPI_D_PHY_RX_0_0/hdl/ila_sfen_rxclk/hdl/verilog" +incdir+"$ref_dir/../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ip/system_MIPI_D_PHY_RX_0_0/hdl/ila_sfen_refclk/hdl/verilog" +incdir+"$ref_dir/../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ip/system_MIPI_D_PHY_RX_0_0/hdl/ila_scnn_refclk/hdl/verilog" +incdir+"D:/Xilinx/Vivado/2018.2/data/xilinx_vip/include" \
    "$ref_dir/../../../bd/system/ip/system_xlconcat_0_0/sim/system_xlconcat_0_0.v" \
  2>&1 | tee -a vlogan.log

  vhdlan -work xil_defaultlib $vhdlan_opts \
    "$ref_dir/../../../bd/system/sim/system.vhd" \
    "$ref_dir/../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/add_2749.vhd" \
    "$ref_dir/../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/AXIvideo2xfMat.vhd" \
    "$ref_dir/../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/bitwise_and.vhd" \
    "$ref_dir/../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/Block_proc642.vhd" \
    "$ref_dir/../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/convert_fp_to_8b770.vhd" \
    "$ref_dir/../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/CoreProcessUpArea_2.vhd" \
    "$ref_dir/../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/duplicateMat.vhd" \
    "$ref_dir/../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/duplicateMat438.vhd" \
    "$ref_dir/../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/duplicateMat438_Bloc.vhd" \
    "$ref_dir/../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/duplicateMat438_Loop.vhd" \
    "$ref_dir/../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/duplicateMat438_Loop_1.vhd" \
    "$ref_dir/../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/duplicateMat635769.vhd" \
    "$ref_dir/../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/duplicateMat_1.vhd" \
    "$ref_dir/../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/duplicateMat_2_Block.vhd" \
    "$ref_dir/../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/duplicateMat_2_Loop_1.vhd" \
    "$ref_dir/../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/duplicateMat_2_Loop_s.vhd" \
    "$ref_dir/../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/duplicateMat_2762.vhd" \
    "$ref_dir/../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/duplicateMat_Block_1.vhd" \
    "$ref_dir/../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/duplicateMat_Block_s.vhd" \
    "$ref_dir/../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/duplicateMat_Loop_2_1.vhd" \
    "$ref_dir/../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/duplicateMat_Loop_2_2.vhd" \
    "$ref_dir/../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/duplicateMat_Loop_2_s.vhd" \
    "$ref_dir/../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/duplicateMat_Loop_Re.vhd" \
    "$ref_dir/../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/duplicateMat_Loop_Re_1.vhd" \
    "$ref_dir/../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/duplicateMat_Loop_Re_2.vhd" \
    "$ref_dir/../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/erode.vhd" \
    "$ref_dir/../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/erode437.vhd" \
    "$ref_dir/../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/extr_half_1_cent.vhd" \
    "$ref_dir/../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/extr_half_1_cent_Rg6.vhd" \
    "$ref_dir/../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/extr_half_2_cent.vhd" \
    "$ref_dir/../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/extr_half_2_cent_VhK.vhd" \
    "$ref_dir/../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/extract_channels.vhd" \
    "$ref_dir/../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/extract_micro_roi.vhd" \
    "$ref_dir/../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/extract_third_and_fo_1.vhd" \
    "$ref_dir/../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/extract_third_andKfY.vhd" \
    "$ref_dir/../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/extract_third_andLf8.vhd" \
    "$ref_dir/../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/extract_third_andMgi.vhd" \
    "$ref_dir/../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/extractChannel432.vhd" \
    "$ref_dir/../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/extractChannel433.vhd" \
    "$ref_dir/../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/extractChannel434.vhd" \
    "$ref_dir/../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/fifo_w1_d1_A.vhd" \
    "$ref_dir/../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/fifo_w2_d1_A.vhd" \
    "$ref_dir/../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/fifo_w8_d1_A.vhd" \
    "$ref_dir/../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/fifo_w8_d1_A_x.vhd" \
    "$ref_dir/../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/fifo_w8_d2_A.vhd" \
    "$ref_dir/../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/fifo_w8_d2_A_x.vhd" \
    "$ref_dir/../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/fifo_w8_d2_A_x0.vhd" \
    "$ref_dir/../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/fifo_w8_d2_A_x1.vhd" \
    "$ref_dir/../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/fifo_w8_d2_A_x2.vhd" \
    "$ref_dir/../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/fifo_w8_d3_A.vhd" \
    "$ref_dir/../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/fifo_w9_d2_A.vhd" \
    "$ref_dir/../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/fifo_w9_d2_A_x.vhd" \
    "$ref_dir/../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/fifo_w9_d4_A.vhd" \
    "$ref_dir/../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/fifo_w10_d2_A.vhd" \
    "$ref_dir/../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/fifo_w10_d2_A_x.vhd" \
    "$ref_dir/../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/fifo_w10_d2_A_x0.vhd" \
    "$ref_dir/../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/fifo_w10_d2_A_x1.vhd" \
    "$ref_dir/../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/fifo_w10_d2_A_x2.vhd" \
    "$ref_dir/../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/fifo_w10_d2_A_x3.vhd" \
    "$ref_dir/../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/fifo_w10_d4_A.vhd" \
    "$ref_dir/../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/fifo_w10_d4_A_x.vhd" \
    "$ref_dir/../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/fifo_w11_d2_A.vhd" \
    "$ref_dir/../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/fifo_w11_d4_A.vhd" \
    "$ref_dir/../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/fifo_w12_d2_A.vhd" \
    "$ref_dir/../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/fifo_w12_d2_A_x.vhd" \
    "$ref_dir/../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/fifo_w12_d2_A_x0.vhd" \
    "$ref_dir/../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/fifo_w12_d3_A.vhd" \
    "$ref_dir/../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/fifo_w12_d4_A.vhd" \
    "$ref_dir/../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/fifo_w16_d2_A.vhd" \
    "$ref_dir/../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/fifo_w16_d2_A_x.vhd" \
    "$ref_dir/../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/fifo_w16_d3_A.vhd" \
    "$ref_dir/../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/fifo_w24_d1_A.vhd" \
    "$ref_dir/../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/fifo_w24_d1_A_x.vhd" \
    "$ref_dir/../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/fifo_w24_d1_A_x0.vhd" \
    "$ref_dir/../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/fifo_w24_d2_A.vhd" \
    "$ref_dir/../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/fifo_w24_d2_A_x.vhd" \
    "$ref_dir/../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/fifo_w24_d2_A_x0.vhd" \
    "$ref_dir/../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/fifo_w24_d2_A_x1.vhd" \
    "$ref_dir/../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/fifo_w24_d2_A_x2.vhd" \
    "$ref_dir/../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/fifo_w24_d2_A_x3.vhd" \
    "$ref_dir/../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/fifo_w28_d2_A.vhd" \
    "$ref_dir/../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/fifo_w28_d3_A.vhd" \
    "$ref_dir/../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/fifo_w29_d2_A.vhd" \
    "$ref_dir/../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/fifo_w32_d1_A.vhd" \
    "$ref_dir/../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/fifo_w32_d2_A.vhd" \
    "$ref_dir/../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/fifo_w32_d2_A_x.vhd" \
    "$ref_dir/../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/fifo_w32_d2_A_x0.vhd" \
    "$ref_dir/../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/fifo_w32_d2_A_x1.vhd" \
    "$ref_dir/../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/fifo_w48_d2_A.vhd" \
    "$ref_dir/../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/get_12th_segment.vhd" \
    "$ref_dir/../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/get_12th_segment_Loo.vhd" \
    "$ref_dir/../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/get_centroid_fh.vhd" \
    "$ref_dir/../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/get_centroid_fh_Bloc.vhd" \
    "$ref_dir/../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/get_centroid_fh_Bloc_1.vhd" \
    "$ref_dir/../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/get_centroid_fh_entr.vhd" \
    "$ref_dir/../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/get_centroid_fh_Loop.vhd" \
    "$ref_dir/../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/get_centroid_sh.vhd" \
    "$ref_dir/../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/get_centroid_sh_Bloc.vhd" \
    "$ref_dir/../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/get_centroid_sh_Loop.vhd" \
    "$ref_dir/../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/get_crop_lines.vhd" \
    "$ref_dir/../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/get_crop_lines_ce1iI.vhd" \
    "$ref_dir/../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/get_crop_lines_li0iy.vhd" \
    "$ref_dir/../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/get_crop_lines_li2iS.vhd" \
    "$ref_dir/../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/get_exg_image.vhd" \
    "$ref_dir/../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/get_last_centroids.vhd" \
    "$ref_dir/../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/get_last_centroids_L.vhd" \
    "$ref_dir/../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/get_line_bases.vhd" \
    "$ref_dir/../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/get_line_bases_hiFfa.vhd" \
    "$ref_dir/../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/get_line_bases_smGfk.vhd" \
    "$ref_dir/../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/get_lines_lsl.vhd" \
    "$ref_dir/../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/get_lines_lsl_linWhU.vhd" \
    "$ref_dir/../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/get_max_from_channel.vhd" \
    "$ref_dir/../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/get_total_vegetatBew.vhd" \
    "$ref_dir/../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/get_total_vegetatBew_memcore.vhd" \
    "$ref_dir/../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/get_total_vegetation.vhd" \
    "$ref_dir/../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/get_total_vegetation_1.vhd" \
    "$ref_dir/../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/get_total_vegetation_2.vhd" \
    "$ref_dir/../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/get_total_vegetation_3.vhd" \
    "$ref_dir/../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/get_vegetation_image.vhd" \
    "$ref_dir/../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/get_vegetation_image_2.vhd" \
    "$ref_dir/../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/get_vegetation_image_3.vhd" \
    "$ref_dir/../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/get_vegetation_image_4.vhd" \
    "$ref_dir/../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/get_vegetation_image_113.vhd" \
    "$ref_dir/../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/get_weed_mask.vhd" \
    "$ref_dir/../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/Inverse.vhd" \
    "$ref_dir/../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/Inverse_xf_divisiwdI.vhd" \
    "$ref_dir/../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/ip_accel_app_mac_jbC.vhd" \
    "$ref_dir/../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/ip_accel_app_mac_kbM.vhd" \
    "$ref_dir/../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/ip_accel_app_mac_PgM.vhd" \
    "$ref_dir/../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/ip_accel_app_mul_7jG.vhd" \
    "$ref_dir/../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/ip_accel_app_mul_hbi.vhd" \
    "$ref_dir/../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/ip_accel_app_mul_ibs.vhd" \
    "$ref_dir/../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/ip_accel_app_mul_QgW.vhd" \
    "$ref_dir/../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/ip_accel_app_mul_Yie.vhd" \
    "$ref_dir/../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/ip_accel_app_mul_Zio.vhd" \
    "$ref_dir/../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/ip_accel_app_mux_bbk.vhd" \
    "$ref_dir/../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/ip_accel_app_mux_yd2.vhd" \
    "$ref_dir/../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/ip_accel_app_sdivNgs.vhd" \
    "$ref_dir/../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/ip_accel_app_sdivpcA.vhd" \
    "$ref_dir/../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/ip_accel_app_sdivqcK.vhd" \
    "$ref_dir/../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/ip_accel_app_sdivrcU.vhd" \
    "$ref_dir/../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/ip_accel_app_sdivXh4.vhd" \
    "$ref_dir/../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/ip_accel_app_udiv6jw.vhd" \
    "$ref_dir/../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/ip_accel_app_udivbak.vhd" \
    "$ref_dir/../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/ip_accel_app_udivdEe.vhd" \
    "$ref_dir/../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/ip_accel_app_udivHfu.vhd" \
    "$ref_dir/../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/ip_accel_app_udivIfE.vhd" \
    "$ref_dir/../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/ip_accel_app_udivOgC.vhd" \
    "$ref_dir/../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/is_crop_or_furrow.vhd" \
    "$ref_dir/../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/merge.vhd" \
    "$ref_dir/../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/merge_Block_crit_e.vhd" \
    "$ref_dir/../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/merge_Loop_Read_Mat_s.vhd" \
    "$ref_dir/../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/merge_Loop_Write_Mat.vhd" \
    "$ref_dir/../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/minMaxLoc.vhd" \
    "$ref_dir/../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/minMaxLoc435.vhd" \
    "$ref_dir/../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/minMaxLoc436.vhd" \
    "$ref_dir/../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/OtsuThreshold.vhd" \
    "$ref_dir/../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/p_prop_ret_max_b_dc_s.vhd" \
    "$ref_dir/../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/p_prop_ret_max_g_dc_s.vhd" \
    "$ref_dir/../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/p_prop_ret_max_r_dc_s.vhd" \
    "$ref_dir/../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/read765.vhd" \
    "$ref_dir/../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/read779.vhd" \
    "$ref_dir/../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/read_r.vhd" \
    "$ref_dir/../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/regslice_core.vhd" \
    "$ref_dir/../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/remark_crop_lines.vhd" \
    "$ref_dir/../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/remark_crop_linesCeG.vhd" \
    "$ref_dir/../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/resize_2.vhd" \
    "$ref_dir/../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/resizeNNBilinear.vhd" \
    "$ref_dir/../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/resizeNNBilinear_eOg.vhd" \
    "$ref_dir/../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/scaleCompute.vhd" \
    "$ref_dir/../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/sectors_weed_clas3i2.vhd" \
    "$ref_dir/../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/sectors_weed_clas4jc.vhd" \
    "$ref_dir/../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/sectors_weed_clas5jm.vhd" \
    "$ref_dir/../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/sectors_weed_classif.vhd" \
    "$ref_dir/../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/segment_image.vhd" \
    "$ref_dir/../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/start_for_add_274bll.vhd" \
    "$ref_dir/../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/start_for_duplicaAem.vhd" \
    "$ref_dir/../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/start_for_duplicabkb.vhd" \
    "$ref_dir/../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/start_for_duplicaEe0.vhd" \
    "$ref_dir/../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/start_for_duplicalbW.vhd" \
    "$ref_dir/../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/start_for_duplicaocq.vhd" \
    "$ref_dir/../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/start_for_duplicasc4.vhd" \
    "$ref_dir/../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/start_for_erode43bnm.vhd" \
    "$ref_dir/../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/start_for_extracttde.vhd" \
    "$ref_dir/../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/start_for_get_12tbpm.vhd" \
    "$ref_dir/../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/start_for_get_cenJfO.vhd" \
    "$ref_dir/../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/start_for_get_crobqm.vhd" \
    "$ref_dir/../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/start_for_get_vegbjl.vhd" \
    "$ref_dir/../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/start_for_merge_L9j0.vhd" \
    "$ref_dir/../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/start_for_merge_U0.vhd" \
    "$ref_dir/../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/start_for_remark_bom.vhd" \
    "$ref_dir/../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/start_for_resize_bsm.vhd" \
    "$ref_dir/../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/start_for_resizeNbkl.vhd" \
    "$ref_dir/../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/start_for_sectorsbrm.vhd" \
    "$ref_dir/../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/start_for_segmentbml.vhd" \
    "$ref_dir/../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/start_for_xfChann8jQ.vhd" \
    "$ref_dir/../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/start_for_xFDuplicud.vhd" \
    "$ref_dir/../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/start_for_xFDupliDeQ.vhd" \
    "$ref_dir/../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/start_for_xFDuplimb6.vhd" \
    "$ref_dir/../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/start_for_xFDuplincg.vhd" \
    "$ref_dir/../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/start_for_xFDuplizec.vhd" \
    "$ref_dir/../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/start_for_xfMat2Abtn.vhd" \
    "$ref_dir/../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/Threshold.vhd" \
    "$ref_dir/../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/weed_detection.vhd" \
    "$ref_dir/../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/weed_detection_Block.vhd" \
    "$ref_dir/../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/weed_detection_entry.vhd" \
    "$ref_dir/../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/write797.vhd" \
    "$ref_dir/../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/write_1.vhd" \
    "$ref_dir/../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/write_r.vhd" \
    "$ref_dir/../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/xFarithm_proc_2811.vhd" \
    "$ref_dir/../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/xfChannelCombine.vhd" \
    "$ref_dir/../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/xfChannelExtractKern.vhd" \
    "$ref_dir/../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/xFDuplicate.vhd" \
    "$ref_dir/../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/xFDuplicate637.vhd" \
    "$ref_dir/../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/xFDuplicate645.vhd" \
    "$ref_dir/../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/xFDuplicate_1.vhd" \
    "$ref_dir/../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/xFDuplicate_2.vhd" \
    "$ref_dir/../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/xferode790.vhd" \
    "$ref_dir/../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/xferode790_buf_0_V.vhd" \
    "$ref_dir/../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/xferode793.vhd" \
    "$ref_dir/../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/xferode793_buf_0_V.vhd" \
    "$ref_dir/../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/xfExtractPixels.vhd" \
    "$ref_dir/../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/xfExtractPixels_1.vhd" \
    "$ref_dir/../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/xFHistogramKernel.vhd" \
    "$ref_dir/../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/xFHistogramKerneludo.vhd" \
    "$ref_dir/../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/xfMat2AXIvideo.vhd" \
    "$ref_dir/../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/xFMinMaxLocKernel.vhd" \
    "$ref_dir/../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/xfOtsuKernel.vhd" \
    "$ref_dir/../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/xfOtsuKernel_HistxdS.vhd" \
    "$ref_dir/../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/xFResizeAreaUpScabck.vhd" \
    "$ref_dir/../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/xFResizeAreaUpScabfk.vhd" \
    "$ref_dir/../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/xFResizeAreaUpScabgk.vhd" \
    "$ref_dir/../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/xFResizeAreaUpScabhl.vhd" \
    "$ref_dir/../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/xFResizeAreaUpScabil.vhd" \
    "$ref_dir/../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/xFResizeAreaUpScale_s.vhd" \
    "$ref_dir/../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/xFUDivAreaUp_2.vhd" \
    "$ref_dir/../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/xfUDivResize.vhd" \
    "$ref_dir/../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/zero_0_180_320_1_s.vhd" \
    "$ref_dir/../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ac8a/hdl/vhdl/ip_accel_app.vhd" \
    "$ref_dir/../../../bd/system/ip/system_ip_accel_app_0_0/sim/system_ip_accel_app_0_0.vhd" \
  2>&1 | tee -a vhdlan.log

  vlogan -work generic_baseblocks_v2_1_0 $vlogan_opts +v2k +incdir+"$ref_dir/../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ip/system_MIPI_CSI_2_RX_0_0/hdl/line_buffer/hdl" +incdir+"$ref_dir/../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/b37e/hdl" +incdir+"$ref_dir/../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/b65a" +incdir+"$ref_dir/../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ec67/hdl" +incdir+"$ref_dir/../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/5bb9/hdl/verilog" +incdir+"$ref_dir/../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/70fd/hdl" +incdir+"$ref_dir/../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/f90c/hdl/verilog" +incdir+"$ref_dir/../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ip/system_MIPI_CSI_2_RX_0_0/hdl/ila_rxclk_lane/hdl/verilog" +incdir+"$ref_dir/../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ip/system_MIPI_CSI_2_RX_0_0/hdl/ila_rxclk/hdl/verilog" +incdir+"$ref_dir/../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ip/system_MIPI_CSI_2_RX_0_0/hdl/ila_vidclk/hdl/verilog" +incdir+"$ref_dir/../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ip/system_MIPI_D_PHY_RX_0_0/hdl/ila_sfen_rxclk/hdl/verilog" +incdir+"$ref_dir/../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ip/system_MIPI_D_PHY_RX_0_0/hdl/ila_sfen_refclk/hdl/verilog" +incdir+"$ref_dir/../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ip/system_MIPI_D_PHY_RX_0_0/hdl/ila_scnn_refclk/hdl/verilog" +incdir+"D:/Xilinx/Vivado/2018.2/data/xilinx_vip/include" \
    "$ref_dir/../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v" \
  2>&1 | tee -a vlogan.log

  vlogan -work axi_data_fifo_v2_1_16 $vlogan_opts +v2k +incdir+"$ref_dir/../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ip/system_MIPI_CSI_2_RX_0_0/hdl/line_buffer/hdl" +incdir+"$ref_dir/../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/b37e/hdl" +incdir+"$ref_dir/../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/b65a" +incdir+"$ref_dir/../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ec67/hdl" +incdir+"$ref_dir/../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/5bb9/hdl/verilog" +incdir+"$ref_dir/../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/70fd/hdl" +incdir+"$ref_dir/../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/f90c/hdl/verilog" +incdir+"$ref_dir/../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ip/system_MIPI_CSI_2_RX_0_0/hdl/ila_rxclk_lane/hdl/verilog" +incdir+"$ref_dir/../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ip/system_MIPI_CSI_2_RX_0_0/hdl/ila_rxclk/hdl/verilog" +incdir+"$ref_dir/../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ip/system_MIPI_CSI_2_RX_0_0/hdl/ila_vidclk/hdl/verilog" +incdir+"$ref_dir/../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ip/system_MIPI_D_PHY_RX_0_0/hdl/ila_sfen_rxclk/hdl/verilog" +incdir+"$ref_dir/../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ip/system_MIPI_D_PHY_RX_0_0/hdl/ila_sfen_refclk/hdl/verilog" +incdir+"$ref_dir/../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ip/system_MIPI_D_PHY_RX_0_0/hdl/ila_scnn_refclk/hdl/verilog" +incdir+"D:/Xilinx/Vivado/2018.2/data/xilinx_vip/include" \
    "$ref_dir/../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/247d/hdl/axi_data_fifo_v2_1_vl_rfs.v" \
  2>&1 | tee -a vlogan.log

  vlogan -work axi_register_slice_v2_1_17 $vlogan_opts +v2k +incdir+"$ref_dir/../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ip/system_MIPI_CSI_2_RX_0_0/hdl/line_buffer/hdl" +incdir+"$ref_dir/../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/b37e/hdl" +incdir+"$ref_dir/../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/b65a" +incdir+"$ref_dir/../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ec67/hdl" +incdir+"$ref_dir/../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/5bb9/hdl/verilog" +incdir+"$ref_dir/../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/70fd/hdl" +incdir+"$ref_dir/../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/f90c/hdl/verilog" +incdir+"$ref_dir/../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ip/system_MIPI_CSI_2_RX_0_0/hdl/ila_rxclk_lane/hdl/verilog" +incdir+"$ref_dir/../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ip/system_MIPI_CSI_2_RX_0_0/hdl/ila_rxclk/hdl/verilog" +incdir+"$ref_dir/../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ip/system_MIPI_CSI_2_RX_0_0/hdl/ila_vidclk/hdl/verilog" +incdir+"$ref_dir/../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ip/system_MIPI_D_PHY_RX_0_0/hdl/ila_sfen_rxclk/hdl/verilog" +incdir+"$ref_dir/../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ip/system_MIPI_D_PHY_RX_0_0/hdl/ila_sfen_refclk/hdl/verilog" +incdir+"$ref_dir/../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ip/system_MIPI_D_PHY_RX_0_0/hdl/ila_scnn_refclk/hdl/verilog" +incdir+"D:/Xilinx/Vivado/2018.2/data/xilinx_vip/include" \
    "$ref_dir/../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/6020/hdl/axi_register_slice_v2_1_vl_rfs.v" \
  2>&1 | tee -a vlogan.log

  vlogan -work axi_protocol_converter_v2_1_17 $vlogan_opts +v2k +incdir+"$ref_dir/../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ip/system_MIPI_CSI_2_RX_0_0/hdl/line_buffer/hdl" +incdir+"$ref_dir/../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/b37e/hdl" +incdir+"$ref_dir/../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/b65a" +incdir+"$ref_dir/../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ec67/hdl" +incdir+"$ref_dir/../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/5bb9/hdl/verilog" +incdir+"$ref_dir/../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/70fd/hdl" +incdir+"$ref_dir/../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/f90c/hdl/verilog" +incdir+"$ref_dir/../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ip/system_MIPI_CSI_2_RX_0_0/hdl/ila_rxclk_lane/hdl/verilog" +incdir+"$ref_dir/../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ip/system_MIPI_CSI_2_RX_0_0/hdl/ila_rxclk/hdl/verilog" +incdir+"$ref_dir/../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ip/system_MIPI_CSI_2_RX_0_0/hdl/ila_vidclk/hdl/verilog" +incdir+"$ref_dir/../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ip/system_MIPI_D_PHY_RX_0_0/hdl/ila_sfen_rxclk/hdl/verilog" +incdir+"$ref_dir/../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ip/system_MIPI_D_PHY_RX_0_0/hdl/ila_sfen_refclk/hdl/verilog" +incdir+"$ref_dir/../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ip/system_MIPI_D_PHY_RX_0_0/hdl/ila_scnn_refclk/hdl/verilog" +incdir+"D:/Xilinx/Vivado/2018.2/data/xilinx_vip/include" \
    "$ref_dir/../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ccfb/hdl/axi_protocol_converter_v2_1_vl_rfs.v" \
  2>&1 | tee -a vlogan.log

  vlogan -work xil_defaultlib $vlogan_opts +v2k +incdir+"$ref_dir/../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ip/system_MIPI_CSI_2_RX_0_0/hdl/line_buffer/hdl" +incdir+"$ref_dir/../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/b37e/hdl" +incdir+"$ref_dir/../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/b65a" +incdir+"$ref_dir/../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ec67/hdl" +incdir+"$ref_dir/../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/5bb9/hdl/verilog" +incdir+"$ref_dir/../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/70fd/hdl" +incdir+"$ref_dir/../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/f90c/hdl/verilog" +incdir+"$ref_dir/../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ip/system_MIPI_CSI_2_RX_0_0/hdl/ila_rxclk_lane/hdl/verilog" +incdir+"$ref_dir/../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ip/system_MIPI_CSI_2_RX_0_0/hdl/ila_rxclk/hdl/verilog" +incdir+"$ref_dir/../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ip/system_MIPI_CSI_2_RX_0_0/hdl/ila_vidclk/hdl/verilog" +incdir+"$ref_dir/../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ip/system_MIPI_D_PHY_RX_0_0/hdl/ila_sfen_rxclk/hdl/verilog" +incdir+"$ref_dir/../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ip/system_MIPI_D_PHY_RX_0_0/hdl/ila_sfen_refclk/hdl/verilog" +incdir+"$ref_dir/../../../../Weed_detection_FPGA.srcs/sources_1/bd/system/ip/system_MIPI_D_PHY_RX_0_0/hdl/ila_scnn_refclk/hdl/verilog" +incdir+"D:/Xilinx/Vivado/2018.2/data/xilinx_vip/include" \
    "$ref_dir/../../../bd/system/ip/system_auto_pc_1/sim/system_auto_pc_1.v" \
    "$ref_dir/../../../bd/system/ip/system_auto_pc_0/sim/system_auto_pc_0.v" \
  2>&1 | tee -a vlogan.log


  vlogan -work xil_defaultlib $vlogan_opts +v2k \
    glbl.v \
  2>&1 | tee -a vlogan.log

}

# RUN_STEP: <elaborate>
elaborate()
{
  vcs $vcs_elab_opts xil_defaultlib.system xil_defaultlib.glbl -o system_simv
}

# RUN_STEP: <simulate>
simulate()
{
  ./system_simv $vcs_sim_opts -do simulate.do
}

# STEP: setup
setup()
{
  case $1 in
    "-lib_map_path" )
      if [[ ($2 == "") ]]; then
        echo -e "ERROR: Simulation library directory path not specified (type \"./system.sh -help\" for more information)\n"
        exit 1
      fi
      create_lib_mappings $2
    ;;
    "-reset_run" )
      reset_run
      echo -e "INFO: Simulation run files deleted.\n"
      exit 0
    ;;
    "-noclean_files" )
      # do not remove previous data
    ;;
    * )
      create_lib_mappings $2
  esac

  create_lib_dir

  # Add any setup/initialization commands here:-

  # <user specific commands>

}

# Define design library mappings
create_lib_mappings()
{
  file="synopsys_sim.setup"
  if [[ -e $file ]]; then
    if [[ ($1 == "") ]]; then
      return
    else
      rm -rf $file
    fi
  fi

  touch $file

  lib_map_path=""
  if [[ ($1 != "") ]]; then
    lib_map_path="$1"
  fi

  for (( i=0; i<${#design_libs[*]}; i++ )); do
    lib="${design_libs[i]}"
    mapping="$lib:$sim_lib_dir/$lib"
    echo $mapping >> $file
  done

  if [[ ($lib_map_path != "") ]]; then
    incl_ref="OTHERS=$lib_map_path/synopsys_sim.setup"
    echo $incl_ref >> $file
  fi
}

# Create design library directory paths
create_lib_dir()
{
  if [[ -e $sim_lib_dir ]]; then
    rm -rf $sim_lib_dir
  fi

  for (( i=0; i<${#design_libs[*]}; i++ )); do
    lib="${design_libs[i]}"
    lib_dir="$sim_lib_dir/$lib"
    if [[ ! -e $lib_dir ]]; then
      mkdir -p $lib_dir
    fi
  done
}

# Delete generated data from the previous run
reset_run()
{
  files_to_remove=(ucli.key system_simv vlogan.log vhdlan.log compile.log elaborate.log simulate.log .vlogansetup.env .vlogansetup.args .vcs_lib_lock scirocco_command.log 64 AN.DB csrc system_simv.daidir)
  for (( i=0; i<${#files_to_remove[*]}; i++ )); do
    file="${files_to_remove[i]}"
    if [[ -e $file ]]; then
      rm -rf $file
    fi
  done

  create_lib_dir
}

# Check command line arguments
check_args()
{
  if [[ ($1 == 1 ) && ($2 != "-lib_map_path" && $2 != "-noclean_files" && $2 != "-reset_run" && $2 != "-help" && $2 != "-h") ]]; then
    echo -e "ERROR: Unknown option specified '$2' (type \"./system.sh -help\" for more information)\n"
    exit 1
  fi

  if [[ ($2 == "-help" || $2 == "-h") ]]; then
    usage
  fi
}

# Script usage
usage()
{
  msg="Usage: system.sh [-help]\n\
Usage: system.sh [-lib_map_path]\n\
Usage: system.sh [-reset_run]\n\
Usage: system.sh [-noclean_files]\n\n\
[-help] -- Print help information for this script\n\n\
[-lib_map_path <path>] -- Compiled simulation library directory path. The simulation library is compiled\n\
using the compile_simlib tcl command. Please see 'compile_simlib -help' for more information.\n\n\
[-reset_run] -- Recreate simulator setup files and library mappings for a clean run. The generated files\n\
from the previous run will be removed. If you don't want to remove the simulator generated files, use the\n\
-noclean_files switch.\n\n\
[-noclean_files] -- Reset previous run, but do not remove simulator generated files from the previous run.\n\n"
  echo -e $msg
  exit 1
}

# Launch script
run $1 $2
