#! /opt/homebrew/Cellar/icarus-verilog/11.0/bin/vvp
:ivl_version "11.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/system.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/v2005_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/va_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/v2009.vpi";
S_0x12963f3d0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x129667550 .scope module, "data_ram" "data_ram" 3 3;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 32 "data_address";
    .port_info 2 /INPUT 1 "data_write";
    .port_info 3 /INPUT 1 "data_read";
    .port_info 4 /INPUT 32 "data_writedata";
    .port_info 5 /OUTPUT 32 "data_readdata";
L_0x12967e300 .functor BUFZ 32, L_0x12967e260, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x129618490_0 .net *"_ivl_0", 31 0, L_0x12967e260;  1 drivers
o0x130040040 .functor BUFZ 1, C4<z>; HiZ drive
v0x129676020_0 .net "clk", 0 0, o0x130040040;  0 drivers
o0x130040070 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x1296760c0_0 .net "data_address", 31 0, o0x130040070;  0 drivers
o0x1300400a0 .functor BUFZ 1, C4<z>; HiZ drive
v0x129676160_0 .net "data_read", 0 0, o0x1300400a0;  0 drivers
v0x129676200_0 .net "data_readdata", 31 0, L_0x12967e300;  1 drivers
o0x130040100 .functor BUFZ 1, C4<z>; HiZ drive
v0x1296762f0_0 .net "data_write", 0 0, o0x130040100;  0 drivers
o0x130040130 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x129676390_0 .net "data_writedata", 31 0, o0x130040130;  0 drivers
v0x129676440_0 .var/i "i", 31 0;
v0x1296764f0 .array "ram", 0 65535, 31 0;
E_0x129667780 .event posedge, v0x129676020_0;
L_0x12967e260 .array/port v0x1296764f0, o0x130040070;
S_0x1296612d0 .scope module, "instruction_ram" "instruction_ram" 4 3;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "instr_address";
    .port_info 1 /OUTPUT 32 "instr_readdata";
P_0x129650510 .param/str "RAM_INIT_FILE" 0 4 7, "\000";
L_0x12967e570 .functor BUFZ 32, L_0x12967e3d0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x1296768d0_0 .net *"_ivl_0", 31 0, L_0x12967e3d0;  1 drivers
v0x129676990_0 .net *"_ivl_3", 29 0, L_0x12967e490;  1 drivers
o0x130040340 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x129676a30_0 .net "instr_address", 31 0, o0x130040340;  0 drivers
v0x129676ad0_0 .net "instr_readdata", 31 0, L_0x12967e570;  1 drivers
v0x129676b80 .array "memory1", 0 65535, 31 0;
L_0x12967e3d0 .array/port v0x129676b80, L_0x12967e490;
L_0x12967e490 .part o0x130040340, 0, 30;
S_0x129676680 .scope begin, "$unm_blk_11" "$unm_blk_11" 4 9, 4 9 0, S_0x1296612d0;
 .timescale 0 0;
v0x129676840_0 .var/i "i", 31 0;
S_0x129651e20 .scope module, "lw_tb" "lw_tb" 5 1;
 .timescale 0 0;
v0x12967da20_0 .net "active", 0 0, v0x12967bdb0_0;  1 drivers
v0x12967dad0_0 .var "clk", 0 0;
v0x12967db60_0 .var "clk_enable", 0 0;
v0x12967dbf0_0 .net "data_address", 31 0, L_0x129680aa0;  1 drivers
v0x12967dc80_0 .net "data_read", 0 0, L_0x12967f6e0;  1 drivers
v0x12967dd50_0 .var "data_readdata", 31 0;
v0x12967dde0_0 .net "data_write", 0 0, L_0x12967f670;  1 drivers
v0x12967de90_0 .net "data_writedata", 31 0, L_0x129680450;  1 drivers
v0x12967df40_0 .net "instr_address", 31 0, L_0x129681940;  1 drivers
v0x12967e070_0 .var "instr_readdata", 31 0;
v0x12967e100_0 .net "register_v0", 31 0, L_0x1296803e0;  1 drivers
v0x12967e1d0_0 .var "reset", 0 0;
S_0x129676c90 .scope begin, "$unm_blk_3" "$unm_blk_3" 5 36, 5 36 0, S_0x129651e20;
 .timescale 0 0;
v0x129676e80_0 .var "imm", 15 0;
v0x129676f40_0 .var "imm_instr", 31 0;
v0x129676ff0_0 .var "opcode", 5 0;
v0x1296770b0_0 .var "rs", 4 0;
v0x129677160_0 .var "rt", 4 0;
E_0x129676e50 .event posedge, v0x1296797a0_0;
S_0x129677250 .scope module, "dut" "mips_cpu_harvard" 5 110, 6 1 0, S_0x129651e20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /OUTPUT 1 "active";
    .port_info 3 /OUTPUT 32 "register_v0";
    .port_info 4 /INPUT 1 "clk_enable";
    .port_info 5 /OUTPUT 32 "instr_address";
    .port_info 6 /INPUT 32 "instr_readdata";
    .port_info 7 /OUTPUT 32 "data_address";
    .port_info 8 /OUTPUT 1 "data_write";
    .port_info 9 /OUTPUT 1 "data_read";
    .port_info 10 /OUTPUT 32 "data_writedata";
    .port_info 11 /INPUT 32 "data_readdata";
L_0x12967f670 .functor BUFZ 1, L_0x12967f200, C4<0>, C4<0>, C4<0>;
L_0x12967f6e0 .functor BUFZ 1, L_0x12967f160, C4<0>, C4<0>, C4<0>;
L_0x12967fdd0 .functor BUFZ 1, L_0x12967f030, C4<0>, C4<0>, C4<0>;
L_0x129680450 .functor BUFZ 32, L_0x1296802f0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x1296805e0 .functor BUFZ 32, L_0x129680040, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x129680aa0 .functor BUFZ 32, v0x129677bb0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x1296812a0 .functor OR 1, L_0x129680f40, L_0x1296811c0, C4<0>, C4<0>;
L_0x129681470 .functor AND 1, L_0x129681540, L_0x129681820, C4<1>, C4<1>;
L_0x129681940 .functor BUFZ 32, v0x129679850_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x12967af90_0 .net *"_ivl_11", 4 0, L_0x12967f9d0;  1 drivers
v0x12967b020_0 .net *"_ivl_13", 4 0, L_0x12967fa70;  1 drivers
L_0x130078208 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x12967b0b0_0 .net/2u *"_ivl_26", 15 0, L_0x130078208;  1 drivers
v0x12967b140_0 .net *"_ivl_29", 15 0, L_0x129680690;  1 drivers
L_0x130078298 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x12967b1d0_0 .net/2u *"_ivl_36", 31 0, L_0x130078298;  1 drivers
v0x12967b280_0 .net *"_ivl_40", 31 0, L_0x129680df0;  1 drivers
L_0x1300782e0 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x12967b330_0 .net *"_ivl_43", 25 0, L_0x1300782e0;  1 drivers
L_0x130078328 .functor BUFT 1, C4<00000000000000000000000000000010>, C4<0>, C4<0>, C4<0>;
v0x12967b3e0_0 .net/2u *"_ivl_44", 31 0, L_0x130078328;  1 drivers
v0x12967b490_0 .net *"_ivl_46", 0 0, L_0x129680f40;  1 drivers
v0x12967b5a0_0 .net *"_ivl_48", 31 0, L_0x129681020;  1 drivers
L_0x130078370 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x12967b640_0 .net *"_ivl_51", 25 0, L_0x130078370;  1 drivers
L_0x1300783b8 .functor BUFT 1, C4<00000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0x12967b6f0_0 .net/2u *"_ivl_52", 31 0, L_0x1300783b8;  1 drivers
v0x12967b7a0_0 .net *"_ivl_54", 0 0, L_0x1296811c0;  1 drivers
v0x12967b840_0 .net *"_ivl_58", 31 0, L_0x1296813d0;  1 drivers
L_0x130078400 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x12967b8f0_0 .net *"_ivl_61", 25 0, L_0x130078400;  1 drivers
L_0x130078448 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x12967b9a0_0 .net/2u *"_ivl_62", 31 0, L_0x130078448;  1 drivers
v0x12967ba50_0 .net *"_ivl_64", 0 0, L_0x129681540;  1 drivers
v0x12967bbe0_0 .net *"_ivl_67", 5 0, L_0x1296815e0;  1 drivers
L_0x130078490 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v0x12967bc70_0 .net/2u *"_ivl_68", 5 0, L_0x130078490;  1 drivers
v0x12967bd10_0 .net *"_ivl_70", 0 0, L_0x129681820;  1 drivers
v0x12967bdb0_0 .var "active", 0 0;
v0x12967be50_0 .net "alu_control_out", 3 0, v0x129678000_0;  1 drivers
v0x12967bf30_0 .net "alu_fcode", 5 0, L_0x129680500;  1 drivers
v0x12967bfc0_0 .net "alu_op", 1 0, L_0x12967f4d0;  1 drivers
v0x12967c050_0 .net "alu_op1", 31 0, L_0x1296805e0;  1 drivers
v0x12967c0e0_0 .net "alu_op2", 31 0, L_0x129680920;  1 drivers
v0x12967c170_0 .net "alu_out", 31 0, v0x129677bb0_0;  1 drivers
v0x12967c220_0 .net "alu_src", 0 0, L_0x12967ee50;  1 drivers
v0x12967c2d0_0 .net "alu_z_flag", 0 0, L_0x129680b90;  1 drivers
v0x12967c380_0 .net "branch", 0 0, L_0x12967f2b0;  1 drivers
v0x12967c430_0 .net "clk", 0 0, v0x12967dad0_0;  1 drivers
v0x12967c500_0 .net "clk_enable", 0 0, v0x12967db60_0;  1 drivers
v0x12967c590_0 .net "curr_addr", 31 0, v0x129679850_0;  1 drivers
v0x12967bb00_0 .net "curr_addr_p4", 31 0, L_0x129680cb0;  1 drivers
v0x12967c820_0 .net "data_address", 31 0, L_0x129680aa0;  alias, 1 drivers
v0x12967c8b0_0 .net "data_read", 0 0, L_0x12967f6e0;  alias, 1 drivers
v0x12967c940_0 .net "data_readdata", 31 0, v0x12967dd50_0;  1 drivers
v0x12967c9d0_0 .net "data_write", 0 0, L_0x12967f670;  alias, 1 drivers
v0x12967ca60_0 .net "data_writedata", 31 0, L_0x129680450;  alias, 1 drivers
v0x12967caf0_0 .net "instr_address", 31 0, L_0x129681940;  alias, 1 drivers
v0x12967cba0_0 .net "instr_opcode", 5 0, L_0x12967e640;  1 drivers
v0x12967cc60_0 .net "instr_readdata", 31 0, v0x12967e070_0;  1 drivers
v0x12967cd00_0 .net "j_type", 0 0, L_0x1296812a0;  1 drivers
v0x12967cda0_0 .net "jr_type", 0 0, L_0x129681470;  1 drivers
v0x12967ce40_0 .net "mem_read", 0 0, L_0x12967f160;  1 drivers
v0x12967cef0_0 .net "mem_to_reg", 0 0, L_0x12967ef80;  1 drivers
v0x12967cfa0_0 .net "mem_write", 0 0, L_0x12967f200;  1 drivers
v0x12967d050_0 .var "next_instr_addr", 31 0;
v0x12967d100_0 .net "offset", 31 0, L_0x129680880;  1 drivers
v0x12967d190_0 .net "reg_a_read_data", 31 0, L_0x129680040;  1 drivers
v0x12967d240_0 .net "reg_a_read_index", 4 0, L_0x12967f790;  1 drivers
v0x12967d2f0_0 .net "reg_b_read_data", 31 0, L_0x1296802f0;  1 drivers
v0x12967d3a0_0 .net "reg_b_read_index", 4 0, L_0x12967f870;  1 drivers
v0x12967d450_0 .net "reg_dst", 0 0, L_0x12967ed60;  1 drivers
v0x12967d500_0 .net "reg_write", 0 0, L_0x12967f030;  1 drivers
v0x12967d5b0_0 .net "reg_write_data", 31 0, L_0x12967fc30;  1 drivers
v0x12967d660_0 .net "reg_write_enable", 0 0, L_0x12967fdd0;  1 drivers
v0x12967d710_0 .net "reg_write_index", 4 0, L_0x12967fb10;  1 drivers
v0x12967d7c0_0 .net "register_v0", 31 0, L_0x1296803e0;  alias, 1 drivers
v0x12967d870_0 .net "reset", 0 0, v0x12967e1d0_0;  1 drivers
E_0x1296775a0/0 .event edge, v0x129678d90_0, v0x129677ca0_0, v0x12967bb00_0, v0x12967d100_0;
E_0x1296775a0/1 .event edge, v0x12967cd00_0, v0x12967cc60_0, v0x12967cda0_0, v0x12967a390_0;
E_0x1296775a0 .event/or E_0x1296775a0/0, E_0x1296775a0/1;
L_0x12967e640 .part v0x12967e070_0, 26, 6;
L_0x12967f790 .part v0x12967e070_0, 21, 5;
L_0x12967f870 .part v0x12967e070_0, 16, 5;
L_0x12967f9d0 .part v0x12967e070_0, 11, 5;
L_0x12967fa70 .part v0x12967e070_0, 16, 5;
L_0x12967fb10 .functor MUXZ 5, L_0x12967fa70, L_0x12967f9d0, L_0x12967ed60, C4<>;
L_0x12967fc30 .functor MUXZ 32, v0x129677bb0_0, v0x12967dd50_0, L_0x12967ef80, C4<>;
L_0x129680500 .part v0x12967e070_0, 0, 6;
L_0x129680690 .part v0x12967e070_0, 0, 16;
L_0x129680880 .concat [ 16 16 0 0], L_0x129680690, L_0x130078208;
L_0x129680920 .functor MUXZ 32, L_0x1296802f0, L_0x129680880, L_0x12967ee50, C4<>;
L_0x129680cb0 .arith/sum 32, v0x129679850_0, L_0x130078298;
L_0x129680df0 .concat [ 6 26 0 0], L_0x12967e640, L_0x1300782e0;
L_0x129680f40 .cmp/eq 32, L_0x129680df0, L_0x130078328;
L_0x129681020 .concat [ 6 26 0 0], L_0x12967e640, L_0x130078370;
L_0x1296811c0 .cmp/eq 32, L_0x129681020, L_0x1300783b8;
L_0x1296813d0 .concat [ 6 26 0 0], L_0x12967e640, L_0x130078400;
L_0x129681540 .cmp/eq 32, L_0x1296813d0, L_0x130078448;
L_0x1296815e0 .part v0x12967e070_0, 0, 6;
L_0x129681820 .cmp/ne 6, L_0x1296815e0, L_0x130078490;
S_0x129677610 .scope module, "cpu_alu" "alu" 6 112, 7 1 0, S_0x129677250;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "control";
    .port_info 1 /INPUT 32 "op1";
    .port_info 2 /INPUT 32 "op2";
    .port_info 3 /OUTPUT 32 "result";
    .port_info 4 /OUTPUT 1 "z_flag";
L_0x130078250 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x1296778d0_0 .net/2u *"_ivl_0", 31 0, L_0x130078250;  1 drivers
v0x129677990_0 .net "control", 3 0, v0x129678000_0;  alias, 1 drivers
v0x129677a40_0 .net "op1", 31 0, L_0x1296805e0;  alias, 1 drivers
v0x129677b00_0 .net "op2", 31 0, L_0x129680920;  alias, 1 drivers
v0x129677bb0_0 .var "result", 31 0;
v0x129677ca0_0 .net "z_flag", 0 0, L_0x129680b90;  alias, 1 drivers
E_0x129677880 .event edge, v0x129677b00_0, v0x129677a40_0, v0x129677990_0;
L_0x129680b90 .cmp/eq 32, v0x129677bb0_0, L_0x130078250;
S_0x129677dc0 .scope module, "cpu_alu_control" "alu_control" 6 97, 8 1 0, S_0x129677250;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "alu_opcode";
    .port_info 1 /INPUT 6 "alu_fcode";
    .port_info 2 /OUTPUT 4 "alu_control_out";
v0x129678000_0 .var "alu_control_out", 3 0;
v0x1296780c0_0 .net "alu_fcode", 5 0, L_0x129680500;  alias, 1 drivers
v0x129678160_0 .net "alu_opcode", 1 0, L_0x12967f4d0;  alias, 1 drivers
E_0x129677fd0 .event edge, v0x129678160_0, v0x1296780c0_0;
S_0x129678270 .scope module, "cpu_control" "control" 6 36, 9 1 0, S_0x129677250;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "instr_opcode";
    .port_info 1 /OUTPUT 1 "reg_dst";
    .port_info 2 /OUTPUT 1 "branch";
    .port_info 3 /OUTPUT 1 "mem_read";
    .port_info 4 /OUTPUT 1 "mem_to_reg";
    .port_info 5 /OUTPUT 2 "alu_op";
    .port_info 6 /OUTPUT 1 "mem_write";
    .port_info 7 /OUTPUT 1 "alu_src";
    .port_info 8 /OUTPUT 1 "reg_write";
    .port_info 9 /OUTPUT 1 "jump";
L_0x12967ed60 .functor BUFZ 1, L_0x12967e890, C4<0>, C4<0>, C4<0>;
L_0x12967ee50 .functor OR 1, L_0x12967e9b0, L_0x12967eb10, C4<0>, C4<0>;
L_0x12967ef80 .functor BUFZ 1, L_0x12967e9b0, C4<0>, C4<0>, C4<0>;
L_0x12967f030 .functor OR 1, L_0x12967e890, L_0x12967e9b0, C4<0>, C4<0>;
L_0x12967f160 .functor BUFZ 1, L_0x12967e9b0, C4<0>, C4<0>, C4<0>;
L_0x12967f200 .functor BUFZ 1, L_0x12967eb10, C4<0>, C4<0>, C4<0>;
L_0x12967f2b0 .functor BUFZ 1, L_0x12967ec50, C4<0>, C4<0>, C4<0>;
L_0x12967f3e0 .functor BUFZ 1, L_0x12967e890, C4<0>, C4<0>, C4<0>;
L_0x12967f570 .functor BUFZ 1, L_0x12967ec50, C4<0>, C4<0>, C4<0>;
v0x129678570_0 .net *"_ivl_0", 31 0, L_0x12967e760;  1 drivers
L_0x1300780e8 .functor BUFT 1, C4<101011>, C4<0>, C4<0>, C4<0>;
v0x129678620_0 .net/2u *"_ivl_12", 5 0, L_0x1300780e8;  1 drivers
L_0x130078130 .functor BUFT 1, C4<000100>, C4<0>, C4<0>, C4<0>;
v0x1296786d0_0 .net/2u *"_ivl_16", 5 0, L_0x130078130;  1 drivers
L_0x130078010 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x129678790_0 .net *"_ivl_3", 25 0, L_0x130078010;  1 drivers
v0x129678840_0 .net *"_ivl_37", 0 0, L_0x12967f3e0;  1 drivers
L_0x130078058 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x129678930_0 .net/2u *"_ivl_4", 31 0, L_0x130078058;  1 drivers
v0x1296789e0_0 .net *"_ivl_42", 0 0, L_0x12967f570;  1 drivers
L_0x1300780a0 .functor BUFT 1, C4<100011>, C4<0>, C4<0>, C4<0>;
v0x129678a90_0 .net/2u *"_ivl_8", 5 0, L_0x1300780a0;  1 drivers
v0x129678b40_0 .net "alu_op", 1 0, L_0x12967f4d0;  alias, 1 drivers
v0x129678c70_0 .net "alu_src", 0 0, L_0x12967ee50;  alias, 1 drivers
v0x129678d00_0 .net "beq", 0 0, L_0x12967ec50;  1 drivers
v0x129678d90_0 .net "branch", 0 0, L_0x12967f2b0;  alias, 1 drivers
v0x129678e20_0 .net "instr_opcode", 5 0, L_0x12967e640;  alias, 1 drivers
v0x129678eb0_0 .var "jump", 0 0;
v0x129678f40_0 .net "lw", 0 0, L_0x12967e9b0;  1 drivers
v0x129678fe0_0 .net "mem_read", 0 0, L_0x12967f160;  alias, 1 drivers
v0x129679080_0 .net "mem_to_reg", 0 0, L_0x12967ef80;  alias, 1 drivers
v0x129679220_0 .net "mem_write", 0 0, L_0x12967f200;  alias, 1 drivers
v0x1296792c0_0 .net "r_format", 0 0, L_0x12967e890;  1 drivers
v0x129679360_0 .net "reg_dst", 0 0, L_0x12967ed60;  alias, 1 drivers
v0x129679400_0 .net "reg_write", 0 0, L_0x12967f030;  alias, 1 drivers
v0x1296794a0_0 .net "sw", 0 0, L_0x12967eb10;  1 drivers
L_0x12967e760 .concat [ 6 26 0 0], L_0x12967e640, L_0x130078010;
L_0x12967e890 .cmp/eq 32, L_0x12967e760, L_0x130078058;
L_0x12967e9b0 .cmp/eq 6, L_0x12967e640, L_0x1300780a0;
L_0x12967eb10 .cmp/eq 6, L_0x12967e640, L_0x1300780e8;
L_0x12967ec50 .cmp/eq 6, L_0x12967e640, L_0x130078130;
L_0x12967f4d0 .concat8 [ 1 1 0 0], L_0x12967f570, L_0x12967f3e0;
S_0x129679630 .scope module, "cpu_pc" "pc" 6 158, 10 1 0, S_0x129677250;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 32 "next_addr";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /OUTPUT 32 "curr_addr";
v0x1296797a0_0 .net "clk", 0 0, v0x12967dad0_0;  alias, 1 drivers
v0x129679850_0 .var "curr_addr", 31 0;
v0x129679900_0 .net "next_addr", 31 0, v0x12967d050_0;  1 drivers
v0x1296799c0_0 .net "reset", 0 0, v0x12967e1d0_0;  alias, 1 drivers
S_0x129679ac0 .scope module, "register" "regfile" 6 69, 11 1 0, S_0x129677250;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "r_clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "r_clk_enable";
    .port_info 3 /INPUT 1 "write_control";
    .port_info 4 /INPUT 5 "read_reg1";
    .port_info 5 /INPUT 5 "read_reg2";
    .port_info 6 /INPUT 5 "write_reg";
    .port_info 7 /INPUT 32 "write_data";
    .port_info 8 /OUTPUT 32 "read_data1";
    .port_info 9 /OUTPUT 32 "read_data2";
    .port_info 10 /OUTPUT 32 "register_v0";
L_0x129680040 .functor BUFZ 32, L_0x12967fe80, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x1296802f0 .functor BUFZ 32, L_0x129680130, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x12967a780_2 .array/port v0x12967a780, 2;
L_0x1296803e0 .functor BUFZ 32, v0x12967a780_2, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x129679e30_0 .net *"_ivl_0", 31 0, L_0x12967fe80;  1 drivers
v0x129679ed0_0 .net *"_ivl_10", 6 0, L_0x1296801d0;  1 drivers
L_0x1300781c0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x129679f70_0 .net *"_ivl_13", 1 0, L_0x1300781c0;  1 drivers
v0x12967a020_0 .net *"_ivl_2", 6 0, L_0x12967ff20;  1 drivers
L_0x130078178 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x12967a0d0_0 .net *"_ivl_5", 1 0, L_0x130078178;  1 drivers
v0x12967a1c0_0 .net *"_ivl_8", 31 0, L_0x129680130;  1 drivers
v0x12967a270_0 .net "r_clk", 0 0, v0x12967dad0_0;  alias, 1 drivers
v0x12967a300_0 .net "r_clk_enable", 0 0, v0x12967db60_0;  alias, 1 drivers
v0x12967a390_0 .net "read_data1", 31 0, L_0x129680040;  alias, 1 drivers
v0x12967a4c0_0 .net "read_data2", 31 0, L_0x1296802f0;  alias, 1 drivers
v0x12967a570_0 .net "read_reg1", 4 0, L_0x12967f790;  alias, 1 drivers
v0x12967a620_0 .net "read_reg2", 4 0, L_0x12967f870;  alias, 1 drivers
v0x12967a6d0_0 .net "register_v0", 31 0, L_0x1296803e0;  alias, 1 drivers
v0x12967a780 .array "registers", 0 31, 31 0;
v0x12967ab20_0 .net "reset", 0 0, v0x12967e1d0_0;  alias, 1 drivers
v0x12967abd0_0 .net "write_control", 0 0, L_0x12967fdd0;  alias, 1 drivers
v0x12967ac60_0 .net "write_data", 31 0, L_0x12967fc30;  alias, 1 drivers
v0x12967adf0_0 .net "write_reg", 4 0, L_0x12967fb10;  alias, 1 drivers
L_0x12967fe80 .array/port v0x12967a780, L_0x12967ff20;
L_0x12967ff20 .concat [ 5 2 0 0], L_0x12967f790, L_0x130078178;
L_0x129680130 .array/port v0x12967a780, L_0x1296801d0;
L_0x1296801d0 .concat [ 5 2 0 0], L_0x12967f870, L_0x1300781c0;
    .scope S_0x129667550;
T_0 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x129676440_0, 0, 32;
T_0.0 ;
    %load/vec4 v0x129676440_0;
    %cmpi/s 5, 0, 32;
    %jmp/0xz T_0.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0x129676440_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1296764f0, 0, 4;
    %load/vec4 v0x129676440_0;
    %addi 1, 0, 32;
    %store/vec4 v0x129676440_0, 0, 32;
    %jmp T_0.0;
T_0.1 ;
    %end;
    .thread T_0;
    .scope S_0x129667550;
T_1 ;
    %wait E_0x129667780;
    %load/vec4 v0x1296762f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %load/vec4 v0x129676390_0;
    %ix/getv 3, v0x1296760c0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1296764f0, 0, 4;
T_1.0 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x1296612d0;
T_2 ;
    %fork t_1, S_0x129676680;
    %jmp t_0;
    .scope S_0x129676680;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x129676840_0, 0, 32;
T_2.0 ;
    %load/vec4 v0x129676840_0;
    %cmpi/s 5, 0, 32;
    %jmp/0xz T_2.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v0x129676840_0;
    %store/vec4a v0x129676b80, 4, 0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x129676840_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v0x129676840_0, 0, 32;
    %jmp T_2.0;
T_2.1 ;
    %pushi/vec4 4294967295, 0, 32;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x129676b80, 4, 0;
    %pushi/vec4 4294967280, 0, 32;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x129676b80, 4, 0;
    %pushi/vec4 4294967040, 0, 32;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x129676b80, 4, 0;
    %end;
    .scope S_0x1296612d0;
t_0 %join;
    %end;
    .thread T_2;
    .scope S_0x129679ac0;
T_3 ;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x12967a780, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x12967a780, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x12967a780, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x12967a780, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x12967a780, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x12967a780, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x12967a780, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x12967a780, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x12967a780, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x12967a780, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x12967a780, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x12967a780, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x12967a780, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x12967a780, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x12967a780, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x12967a780, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x12967a780, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 17, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x12967a780, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 18, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x12967a780, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 19, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x12967a780, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 20, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x12967a780, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 21, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x12967a780, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 22, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x12967a780, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 23, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x12967a780, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x12967a780, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 25, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x12967a780, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 26, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x12967a780, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 27, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x12967a780, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 28, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x12967a780, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 29, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x12967a780, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 30, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x12967a780, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 31, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x12967a780, 4, 0;
    %end;
    .thread T_3;
    .scope S_0x129679ac0;
T_4 ;
    %wait E_0x129676e50;
    %load/vec4 v0x12967ab20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x12967a780, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x12967a780, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x12967a780, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x12967a780, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x12967a780, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x12967a780, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x12967a780, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x12967a780, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x12967a780, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x12967a780, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x12967a780, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x12967a780, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x12967a780, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x12967a780, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 14, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x12967a780, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 15, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x12967a780, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 16, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x12967a780, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 17, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x12967a780, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 18, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x12967a780, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 19, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x12967a780, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 20, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x12967a780, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 21, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x12967a780, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 22, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x12967a780, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 23, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x12967a780, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 24, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x12967a780, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 25, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x12967a780, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 26, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x12967a780, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 27, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x12967a780, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 28, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x12967a780, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 29, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x12967a780, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 30, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x12967a780, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 31, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x12967a780, 0, 4;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0x12967a300_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.2, 8;
    %load/vec4 v0x12967abd0_0;
    %load/vec4 v0x12967adf0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.4, 8;
    %load/vec4 v0x12967ac60_0;
    %load/vec4 v0x12967adf0_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x12967a780, 0, 4;
T_4.4 ;
T_4.2 ;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x129677dc0;
T_5 ;
    %wait E_0x129677fd0;
    %load/vec4 v0x129678160_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_5.0, 4;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x129678000_0, 0, 4;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x129678160_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_5.2, 4;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0x129678000_0, 0, 4;
    %jmp T_5.3;
T_5.2 ;
    %load/vec4 v0x129678160_0;
    %pad/u 32;
    %cmpi/e 2, 0, 32;
    %jmp/0xz  T_5.4, 4;
    %load/vec4 v0x1296780c0_0;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_5.6, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 6;
    %cmp/u;
    %jmp/1 T_5.7, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_5.8, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_5.9, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_5.10, 6;
    %jmp T_5.11;
T_5.6 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x129678000_0, 0, 4;
    %jmp T_5.11;
T_5.7 ;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0x129678000_0, 0, 4;
    %jmp T_5.11;
T_5.8 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x129678000_0, 0, 4;
    %jmp T_5.11;
T_5.9 ;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x129678000_0, 0, 4;
    %jmp T_5.11;
T_5.10 ;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v0x129678000_0, 0, 4;
    %jmp T_5.11;
T_5.11 ;
    %pop/vec4 1;
T_5.4 ;
T_5.3 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_0x129677610;
T_6 ;
    %wait E_0x129677880;
    %load/vec4 v0x129677990_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_6.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_6.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_6.2, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_6.3, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_6.4, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_6.5, 6;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x129677bb0_0, 0;
    %jmp T_6.7;
T_6.0 ;
    %load/vec4 v0x129677a40_0;
    %load/vec4 v0x129677b00_0;
    %and;
    %assign/vec4 v0x129677bb0_0, 0;
    %jmp T_6.7;
T_6.1 ;
    %load/vec4 v0x129677a40_0;
    %load/vec4 v0x129677b00_0;
    %or;
    %assign/vec4 v0x129677bb0_0, 0;
    %jmp T_6.7;
T_6.2 ;
    %load/vec4 v0x129677a40_0;
    %load/vec4 v0x129677b00_0;
    %add;
    %assign/vec4 v0x129677bb0_0, 0;
    %jmp T_6.7;
T_6.3 ;
    %load/vec4 v0x129677a40_0;
    %load/vec4 v0x129677b00_0;
    %sub;
    %assign/vec4 v0x129677bb0_0, 0;
    %jmp T_6.7;
T_6.4 ;
    %load/vec4 v0x129677a40_0;
    %load/vec4 v0x129677b00_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_6.8, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_6.9, 8;
T_6.8 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_6.9, 8;
 ; End of false expr.
    %blend;
T_6.9;
    %assign/vec4 v0x129677bb0_0, 0;
    %jmp T_6.7;
T_6.5 ;
    %load/vec4 v0x129677a40_0;
    %load/vec4 v0x129677b00_0;
    %or;
    %inv;
    %assign/vec4 v0x129677bb0_0, 0;
    %jmp T_6.7;
T_6.7 ;
    %pop/vec4 1;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0x129679630;
T_7 ;
    %wait E_0x129676e50;
    %load/vec4 v0x1296799c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %pushi/vec4 3217031168, 0, 32;
    %assign/vec4 v0x129679850_0, 0;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0x129679900_0;
    %assign/vec4 v0x129679850_0, 0;
T_7.1 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0x129677250;
T_8 ;
    %wait E_0x1296775a0;
    %load/vec4 v0x12967c380_0;
    %load/vec4 v0x12967c2d0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v0x12967bb00_0;
    %load/vec4 v0x12967d100_0;
    %add;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v0x12967d050_0, 0, 32;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v0x12967cd00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.2, 8;
    %load/vec4 v0x12967bb00_0;
    %parti/s 4, 28, 6;
    %load/vec4 v0x12967cc60_0;
    %parti/s 26, 0, 2;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 2;
    %store/vec4 v0x12967d050_0, 0, 32;
    %jmp T_8.3;
T_8.2 ;
    %load/vec4 v0x12967cda0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.4, 8;
    %load/vec4 v0x12967d190_0;
    %store/vec4 v0x12967d050_0, 0, 32;
    %jmp T_8.5;
T_8.4 ;
    %load/vec4 v0x12967bb00_0;
    %store/vec4 v0x12967d050_0, 0, 32;
T_8.5 ;
T_8.3 ;
T_8.1 ;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_0x129677250;
T_9 ;
    %pushi/vec4 10, 0, 32;
T_9.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_9.1, 5;
    %jmp/1 T_9.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x129676e50;
    %vpi_call/w 6 152 "$display", "next_instr_addr=%d", v0x12967d240_0 {0 0 0};
    %jmp T_9.0;
T_9.1 ;
    %pop/vec4 1;
    %end;
    .thread T_9;
    .scope S_0x129651e20;
T_10 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12967dad0_0, 0, 1;
    %delay 4, 0;
    %pushi/vec4 1000, 0, 32;
T_10.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_10.1, 5;
    %jmp/1 T_10.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x12967dad0_0;
    %inv;
    %store/vec4 v0x12967dad0_0, 0, 1;
    %delay 4, 0;
    %jmp T_10.0;
T_10.1 ;
    %pop/vec4 1;
    %end;
    .thread T_10;
    .scope S_0x129651e20;
T_11 ;
    %fork t_3, S_0x129676c90;
    %jmp t_2;
    .scope S_0x129676c90;
t_3 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x12967e1d0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x12967db60_0, 0, 1;
    %wait E_0x129676e50;
    %delay 2, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12967e1d0_0, 0, 1;
    %wait E_0x129676e50;
    %delay 2, 0;
    %pushi/vec4 35, 0, 6;
    %store/vec4 v0x129676ff0_0, 0, 6;
    %pushi/vec4 3, 0, 5;
    %store/vec4 v0x1296770b0_0, 0, 5;
    %pushi/vec4 2, 0, 5;
    %store/vec4 v0x129677160_0, 0, 5;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x129676e80_0, 0, 16;
    %load/vec4 v0x129676ff0_0;
    %load/vec4 v0x1296770b0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x129677160_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x129676e80_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x129676f40_0, 0, 32;
    %load/vec4 v0x129676f40_0;
    %store/vec4 v0x12967e070_0, 0, 32;
    %pushi/vec4 9, 0, 32;
    %store/vec4 v0x12967dd50_0, 0, 32;
    %delay 2, 0;
    %wait E_0x129676e50;
    %delay 2, 0;
    %load/vec4 v0x12967dde0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %jmp T_11.1;
T_11.0 ;
    %vpi_call/w 5 68 "$fatal", 32'sb00000000000000000000000000000001, "data_write should not be active but is" {0 0 0};
T_11.1 ;
    %load/vec4 v0x12967dc80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.2, 8;
    %jmp T_11.3;
T_11.2 ;
    %vpi_call/w 5 69 "$fatal", 32'sb00000000000000000000000000000001, "data_read isn't active but should be" {0 0 0};
T_11.3 ;
    %load/vec4 v0x12967dbf0_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_11.4, 4;
    %jmp T_11.5;
T_11.4 ;
    %vpi_call/w 5 70 "$fatal", 32'sb00000000000000000000000000000001, "address from memory being loaded, incorrect" {0 0 0};
T_11.5 ;
    %load/vec4 v0x12967e100_0;
    %cmpi/e 9, 0, 32;
    %jmp/0xz  T_11.6, 4;
    %jmp T_11.7;
T_11.6 ;
    %vpi_call/w 5 71 "$fatal", 32'sb00000000000000000000000000000001, "wrong value loaded" {0 0 0};
T_11.7 ;
    %pushi/vec4 35, 0, 6;
    %store/vec4 v0x129676ff0_0, 0, 6;
    %pushi/vec4 8, 0, 5;
    %store/vec4 v0x1296770b0_0, 0, 5;
    %pushi/vec4 3, 0, 5;
    %store/vec4 v0x129677160_0, 0, 5;
    %pushi/vec4 8, 0, 16;
    %store/vec4 v0x129676e80_0, 0, 16;
    %load/vec4 v0x129676ff0_0;
    %load/vec4 v0x1296770b0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x129677160_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x129676e80_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x129676f40_0, 0, 32;
    %load/vec4 v0x129676f40_0;
    %store/vec4 v0x12967e070_0, 0, 32;
    %pushi/vec4 16, 0, 32;
    %store/vec4 v0x12967dd50_0, 0, 32;
    %wait E_0x129676e50;
    %delay 2, 0;
    %load/vec4 v0x12967dde0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.8, 8;
    %jmp T_11.9;
T_11.8 ;
    %vpi_call/w 5 86 "$fatal", 32'sb00000000000000000000000000000001, "data_write should not be active but is" {0 0 0};
T_11.9 ;
    %load/vec4 v0x12967dc80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.10, 8;
    %jmp T_11.11;
T_11.10 ;
    %vpi_call/w 5 87 "$fatal", 32'sb00000000000000000000000000000001, "data_read isn't active but should be" {0 0 0};
T_11.11 ;
    %load/vec4 v0x12967dbf0_0;
    %pushi/vec4 0, 0, 16;
    %load/vec4 v0x129676e80_0;
    %concat/vec4; draw_concat_vec4
    %addi 0, 0, 32;
    %cmp/e;
    %jmp/0xz  T_11.12, 4;
    %jmp T_11.13;
T_11.12 ;
    %vpi_call/w 5 88 "$fatal", 32'sb00000000000000000000000000000001, "address from memory being loaded, incorrect" {0 0 0};
T_11.13 ;
    %load/vec4 v0x12967e100_0;
    %cmpi/e 9, 0, 32;
    %jmp/0xz  T_11.14, 4;
    %jmp T_11.15;
T_11.14 ;
    %vpi_call/w 5 89 "$fatal", 32'sb00000000000000000000000000000001, "wrong value loaded" {0 0 0};
T_11.15 ;
    %pushi/vec4 35, 0, 6;
    %store/vec4 v0x129676ff0_0, 0, 6;
    %pushi/vec4 3, 0, 5;
    %store/vec4 v0x1296770b0_0, 0, 5;
    %pushi/vec4 2, 0, 5;
    %store/vec4 v0x129677160_0, 0, 5;
    %pushi/vec4 8, 0, 16;
    %store/vec4 v0x129676e80_0, 0, 16;
    %load/vec4 v0x129676ff0_0;
    %load/vec4 v0x1296770b0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x129677160_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x129676e80_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x129676f40_0, 0, 32;
    %load/vec4 v0x129676f40_0;
    %store/vec4 v0x12967e070_0, 0, 32;
    %pushi/vec4 10, 0, 32;
    %store/vec4 v0x12967dd50_0, 0, 32;
    %wait E_0x129676e50;
    %delay 2, 0;
    %load/vec4 v0x12967dde0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.16, 8;
    %jmp T_11.17;
T_11.16 ;
    %vpi_call/w 5 104 "$fatal", 32'sb00000000000000000000000000000001, "data_write should not be active but is" {0 0 0};
T_11.17 ;
    %load/vec4 v0x12967dc80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.18, 8;
    %jmp T_11.19;
T_11.18 ;
    %vpi_call/w 5 105 "$fatal", 32'sb00000000000000000000000000000001, "data_read isn't active but should be" {0 0 0};
T_11.19 ;
    %load/vec4 v0x12967dbf0_0;
    %pushi/vec4 0, 0, 16;
    %load/vec4 v0x129676e80_0;
    %concat/vec4; draw_concat_vec4
    %addi 16, 0, 32;
    %cmp/e;
    %jmp/0xz  T_11.20, 4;
    %jmp T_11.21;
T_11.20 ;
    %vpi_call/w 5 106 "$fatal", 32'sb00000000000000000000000000000001, "address from memory being loaded, incorrect" {0 0 0};
T_11.21 ;
    %load/vec4 v0x12967e100_0;
    %cmpi/e 10, 0, 32;
    %jmp/0xz  T_11.22, 4;
    %jmp T_11.23;
T_11.22 ;
    %vpi_call/w 5 107 "$fatal", 32'sb00000000000000000000000000000001, "wrong value loaded" {0 0 0};
T_11.23 ;
    %end;
    .scope S_0x129651e20;
t_2 %join;
    %end;
    .thread T_11;
# The file index is used to find the file name in the following table.
:file_names 12;
    "N/A";
    "<interactive>";
    "-";
    "rtl/mips_cpu/data_ram.v";
    "rtl/mips_cpu/instruction_ram.v";
    "test/tb/lw_1_harvard_tb.v";
    "rtl/mips_cpu_harvard.v";
    "rtl/mips_cpu/alu.v";
    "rtl/mips_cpu/alu_control.v";
    "rtl/mips_cpu/control.v";
    "rtl/mips_cpu/pc.v";
    "rtl/mips_cpu/regfile.v";
