import type { Gate, Wire } from '../../../types';

/**
 * ğŸŒ€ çœŸã®ã‚»ãƒ«ãƒ•ã‚ªã‚·ãƒ¬ãƒ¼ãƒ†ã‚£ãƒ³ã‚°ãƒ¡ãƒ¢ãƒª V3
 * 
 * è¨­è¨ˆæ€æƒ³ï¼š
 * - ãƒªãƒ³ã‚°ã‚ªã‚·ãƒ¬ãƒ¼ã‚¿ãƒ¼æ–¹å¼ã§ç¢ºå®ŸãªæŒ¯å‹•ã‚’å®Ÿç¾
 * - å¥‡æ•°å€‹ã®NOTã‚²ãƒ¼ãƒˆã«ã‚ˆã‚‹ç™ºæŒ¯å›è·¯
 * - ãã®æŒ¯å‹•ã§ãƒ¡ãƒ¢ãƒªã‚’é§†å‹•ã—ã€XORã§æ¤œå‡º
 */
export const SELF_OSCILLATING_MEMORY_V3 = {
  id: 'self-oscillating-memory-v3',
  title: 'ğŸŒ€ ã‚»ãƒ«ãƒ•ã‚ªã‚·ãƒ¬ãƒ¼ãƒ†ã‚£ãƒ³ã‚°ãƒ¡ãƒ¢ãƒª V3',
  description: 'ãƒªãƒ³ã‚°ã‚ªã‚·ãƒ¬ãƒ¼ã‚¿ãƒ¼æ–¹å¼ã«ã‚ˆã‚‹ç¢ºå®Ÿãªè‡ªå·±æŒ¯å‹•ï¼3ã¤ã®NOTã‚²ãƒ¼ãƒˆã§ç™ºæŒ¯ã—ã€ãƒ¡ãƒ¢ãƒªã‚’é§†å‹•ã—ã¾ã™ã€‚',
  gates: [
    // åˆ¶å¾¡å…¥åŠ›
    {
      id: 'enable',
      type: 'INPUT' as const,
      position: { x: 50, y: 200 },
      output: true,
      inputs: [],
    },
    
    // ãƒªãƒ³ã‚°ã‚ªã‚·ãƒ¬ãƒ¼ã‚¿ãƒ¼ï¼ˆ3ã¤ã®NOTï¼‰
    {
      id: 'ring_not1',
      type: 'NOT' as const,
      position: { x: 200, y: 200 },
      output: false,
      inputs: [''],
    },
    {
      id: 'ring_not2',
      type: 'NOT' as const,
      position: { x: 300, y: 200 },
      output: true,
      inputs: [''],
    },
    {
      id: 'ring_not3',
      type: 'NOT' as const,
      position: { x: 400, y: 200 },
      output: false,
      inputs: [''],
    },
    
    // ç™ºæŒ¯åˆ¶å¾¡ANDï¼ˆEnableã§ç™ºæŒ¯ON/OFFï¼‰
    {
      id: 'osc_control',
      type: 'AND' as const,
      position: { x: 150, y: 150 },
      output: false,
      inputs: ['', ''],
    },
    
    // åˆ†å‘¨å™¨ï¼ˆT-FFé¢¨ã®å‹•ä½œï¼‰
    {
      id: 'divider',
      type: 'D-FF' as const,
      position: { x: 500, y: 200 },
      output: false,
      inputs: ['', ''],
      outputs: [false, true],
      metadata: { previousClock: false },
    },
    
    // ä½ç›¸ã‚·ãƒ•ãƒˆç”¨é…å»¶
    {
      id: 'phase_delay1',
      type: 'NOT' as const,
      position: { x: 300, y: 300 },
      output: true,
      inputs: [''],
    },
    {
      id: 'phase_delay2',
      type: 'NOT' as const,
      position: { x: 400, y: 300 },
      output: false,
      inputs: [''],
    },
    
    // ãƒ¡ãƒ¢ãƒªï¼ˆç™ºæŒ¯ã§é§†å‹•ï¼‰
    {
      id: 'memory1',
      type: 'SR-LATCH' as const,
      position: { x: 600, y: 150 },
      output: false,
      inputs: ['', ''],
      outputs: [false, true],
    },
    {
      id: 'memory2',
      type: 'SR-LATCH' as const,
      position: { x: 600, y: 350 },
      output: false,
      inputs: ['', ''],
      outputs: [false, true],
    },
    
    // æŒ¯å‹•æ¤œå‡ºXOR
    {
      id: 'detect_xor',
      type: 'XOR' as const,
      position: { x: 750, y: 250 },
      output: false,
      inputs: ['', ''],
    },
    
    // å‡ºåŠ›
    {
      id: 'out_osc',
      type: 'OUTPUT' as const,
      position: { x: 550, y: 100 },
      output: false,
      inputs: [''],
    },
    {
      id: 'out_mem1',
      type: 'OUTPUT' as const,
      position: { x: 700, y: 150 },
      output: false,
      inputs: [''],
    },
    {
      id: 'out_mem2',
      type: 'OUTPUT' as const,
      position: { x: 700, y: 350 },
      output: false,
      inputs: [''],
    },
    {
      id: 'out_xor',
      type: 'OUTPUT' as const,
      position: { x: 850, y: 250 },
      output: false,
      inputs: [''],
    },
  ],
  wires: [
    // ç™ºæŒ¯åˆ¶å¾¡
    {
      id: 'enable_to_control',
      from: { gateId: 'enable', pinIndex: -1 },
      to: { gateId: 'osc_control', pinIndex: 1 },
      isActive: false,
    },
    
    // ãƒªãƒ³ã‚°ã‚ªã‚·ãƒ¬ãƒ¼ã‚¿ãƒ¼é…ç·š
    {
      id: 'control_to_ring1',
      from: { gateId: 'osc_control', pinIndex: -1 },
      to: { gateId: 'ring_not1', pinIndex: 0 },
      isActive: false,
    },
    {
      id: 'ring1_to_ring2',
      from: { gateId: 'ring_not1', pinIndex: -1 },
      to: { gateId: 'ring_not2', pinIndex: 0 },
      isActive: false,
    },
    {
      id: 'ring2_to_ring3',
      from: { gateId: 'ring_not2', pinIndex: -1 },
      to: { gateId: 'ring_not3', pinIndex: 0 },
      isActive: false,
    },
    {
      id: 'ring3_to_control',
      from: { gateId: 'ring_not3', pinIndex: -1 },
      to: { gateId: 'osc_control', pinIndex: 0 },
      isActive: false,
    },
    
    // ç™ºæŒ¯å‡ºåŠ›
    {
      id: 'ring2_to_out',
      from: { gateId: 'ring_not2', pinIndex: -1 },
      to: { gateId: 'out_osc', pinIndex: 0 },
      isActive: false,
    },
    
    // åˆ†å‘¨å™¨æ¥ç¶šï¼ˆT-FFå‹•ä½œï¼‰
    {
      id: 'ring2_to_divider_clk',
      from: { gateId: 'ring_not2', pinIndex: -1 },
      to: { gateId: 'divider', pinIndex: 1 }, // CLK
      isActive: false,
    },
    {
      id: 'divider_qbar_to_d',
      from: { gateId: 'divider', pinIndex: -2 }, // QÌ„
      to: { gateId: 'divider', pinIndex: 0 }, // D
      isActive: false,
    },
    
    // ä½ç›¸ã‚·ãƒ•ãƒˆ
    {
      id: 'ring2_to_phase',
      from: { gateId: 'ring_not2', pinIndex: -1 },
      to: { gateId: 'phase_delay1', pinIndex: 0 },
      isActive: false,
    },
    {
      id: 'phase1_to_phase2',
      from: { gateId: 'phase_delay1', pinIndex: -1 },
      to: { gateId: 'phase_delay2', pinIndex: 0 },
      isActive: false,
    },
    
    // ãƒ¡ãƒ¢ãƒªé§†å‹•
    {
      id: 'divider_to_mem1_s',
      from: { gateId: 'divider', pinIndex: -1 }, // Q
      to: { gateId: 'memory1', pinIndex: 0 }, // S
      isActive: false,
    },
    {
      id: 'divider_qbar_to_mem1_r',
      from: { gateId: 'divider', pinIndex: -2 }, // QÌ„
      to: { gateId: 'memory1', pinIndex: 1 }, // R
      isActive: false,
    },
    {
      id: 'phase2_to_mem2_s',
      from: { gateId: 'phase_delay2', pinIndex: -1 },
      to: { gateId: 'memory2', pinIndex: 0 }, // S
      isActive: false,
    },
    {
      id: 'phase1_to_mem2_r',
      from: { gateId: 'phase_delay1', pinIndex: -1 },
      to: { gateId: 'memory2', pinIndex: 1 }, // R
      isActive: false,
    },
    
    // XORæ¥ç¶š
    {
      id: 'mem1_to_xor',
      from: { gateId: 'memory1', pinIndex: -1 },
      to: { gateId: 'detect_xor', pinIndex: 0 },
      isActive: false,
    },
    {
      id: 'mem2_to_xor',
      from: { gateId: 'memory2', pinIndex: -1 },
      to: { gateId: 'detect_xor', pinIndex: 1 },
      isActive: false,
    },
    
    // å‡ºåŠ›æ¥ç¶š
    {
      id: 'mem1_to_out',
      from: { gateId: 'memory1', pinIndex: -1 },
      to: { gateId: 'out_mem1', pinIndex: 0 },
      isActive: false,
    },
    {
      id: 'mem2_to_out',
      from: { gateId: 'memory2', pinIndex: -1 },
      to: { gateId: 'out_mem2', pinIndex: 0 },
      isActive: false,
    },
    {
      id: 'xor_to_out',
      from: { gateId: 'detect_xor', pinIndex: -1 },
      to: { gateId: 'out_xor', pinIndex: 0 },
      isActive: false,
    },
  ],
};