{
	"Name": "Main",
	"Doc": "Status right after the proc must get new address even if there are only returns and there is enough space for the status.\nIn such case status cannot be put into the proc register as this would lead to spurious procedure acknowledgements during status read.",
	"IsArray": false,
	"Count": 1,
	"Masters": 1,
	"Reset": "",
	"Width": 32,
	"Sizes": {
		"BlockAligned": 4,
		"Compact": 3,
		"Own": 3
	},
	"AddrSpace": {
		"Start": 0,
		"End": 3
	},
	"Consts": {
		"Bools": null,
		"BoolLists": null,
		"Floats": null,
		"Ints": null,
		"IntLists": null,
		"Strings": null
	},
	"Blackboxes": null,
	"Configs": null,
	"Groups": null,
	"Irqs": null,
	"Masks": null,
	"Procs": [
		{
			"Name": "P",
			"Doc": "",
			"IsArray": false,
			"Count": 1,
			"Delay": null,
			"Params": null,
			"Returns": [
				{
					"Name": "r",
					"Doc": "",
					"IsArray": false,
					"Count": 1,
					"Width": 8,
					"Access": {
						"Type": "SingleOneReg",
						"RegCount": 1,
						"RegWidth": 32,
						"ItemCount": 1,
						"ItemWidth": 8,
						"StartAddr": 1,
						"EndAddr": 1,
						"StartBit": 0,
						"EndBit": 7,
						"StartRegWidth": 8,
						"EndRegWidth": 8
					}
				}
			],
			"CallAddr": null,
			"ExitAddr": 1
		}
	],
	"Statics": [
		{
			"Name": "ID",
			"Doc": "Bus identifier.",
			"IsArray": false,
			"Count": 1,
			"InitValue": "x\"5ee504fe\"",
			"ReadValue": "",
			"ResetValue": "",
			"Width": 32,
			"Access": {
				"Type": "SingleOneReg",
				"RegCount": 1,
				"RegWidth": 32,
				"ItemCount": 1,
				"ItemWidth": 32,
				"StartAddr": 0,
				"EndAddr": 0,
				"StartBit": 0,
				"EndBit": 31,
				"StartRegWidth": 32,
				"EndRegWidth": 32
			}
		}
	],
	"Statuses": [
		{
			"Name": "S",
			"Doc": "",
			"IsArray": false,
			"Count": 1,
			"Atomic": true,
			"ReadValue": "",
			"Width": 4,
			"Access": {
				"Type": "SingleOneReg",
				"RegCount": 1,
				"RegWidth": 32,
				"ItemCount": 1,
				"ItemWidth": 4,
				"StartAddr": 2,
				"EndAddr": 2,
				"StartBit": 0,
				"EndBit": 3,
				"StartRegWidth": 4,
				"EndRegWidth": 4
			}
		}
	],
	"Streams": null,
	"Subblocks": null
}