{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1483307989223 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition " "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1483307989235 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Jan 01 16:59:49 2017 " "Processing started: Sun Jan 01 16:59:49 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1483307989235 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1483307989235 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off clap -c clap " "Command: quartus_map --read_settings_files=on --write_settings_files=off clap -c clap" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1483307989235 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1483307989868 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1483307989868 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/projects/de0_nano_clap_clap_light/hdl/togglelight.v 1 1 " "Found 1 design units, including 1 entities, in source file /projects/de0_nano_clap_clap_light/hdl/togglelight.v" { { "Info" "ISGN_ENTITY_NAME" "1 ToggleLight " "Found entity 1: ToggleLight" {  } { { "../hdl/ToggleLight.v" "" { Text "C:/projects/de0_nano_clap_clap_light/hdl/ToggleLight.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1483308006247 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1483308006247 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "DetermineSuccessiveClapsAmount.v(73) " "Verilog HDL information at DetermineSuccessiveClapsAmount.v(73): always construct contains both blocking and non-blocking assignments" {  } { { "../hdl/DetermineSuccessiveClapsAmount.v" "" { Text "C:/projects/de0_nano_clap_clap_light/hdl/DetermineSuccessiveClapsAmount.v" 73 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1483308006251 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/projects/de0_nano_clap_clap_light/hdl/determinesuccessiveclapsamount.v 1 1 " "Found 1 design units, including 1 entities, in source file /projects/de0_nano_clap_clap_light/hdl/determinesuccessiveclapsamount.v" { { "Info" "ISGN_ENTITY_NAME" "1 DetermineSuccessiveClapsAmount " "Found entity 1: DetermineSuccessiveClapsAmount" {  } { { "../hdl/DetermineSuccessiveClapsAmount.v" "" { Text "C:/projects/de0_nano_clap_clap_light/hdl/DetermineSuccessiveClapsAmount.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1483308006252 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1483308006252 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/projects/de0_nano_clap_clap_light/hdl/determineclap.v 1 1 " "Found 1 design units, including 1 entities, in source file /projects/de0_nano_clap_clap_light/hdl/determineclap.v" { { "Info" "ISGN_ENTITY_NAME" "1 DetermineClap " "Found entity 1: DetermineClap" {  } { { "../hdl/DetermineClap.v" "" { Text "C:/projects/de0_nano_clap_clap_light/hdl/DetermineClap.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1483308006256 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1483308006256 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "ComputeEnergy.v(90) " "Verilog HDL information at ComputeEnergy.v(90): always construct contains both blocking and non-blocking assignments" {  } { { "../hdl/ComputeEnergy.v" "" { Text "C:/projects/de0_nano_clap_clap_light/hdl/ComputeEnergy.v" 90 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1483308006260 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/projects/de0_nano_clap_clap_light/hdl/computeenergy.v 1 1 " "Found 1 design units, including 1 entities, in source file /projects/de0_nano_clap_clap_light/hdl/computeenergy.v" { { "Info" "ISGN_ENTITY_NAME" "1 ComputeEnergy " "Found entity 1: ComputeEnergy" {  } { { "../hdl/ComputeEnergy.v" "" { Text "C:/projects/de0_nano_clap_clap_light/hdl/ComputeEnergy.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1483308006261 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1483308006261 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/projects/de0_nano_clap_clap_light/hdl/spimaster.v 1 1 " "Found 1 design units, including 1 entities, in source file /projects/de0_nano_clap_clap_light/hdl/spimaster.v" { { "Info" "ISGN_ENTITY_NAME" "1 spimaster " "Found entity 1: spimaster" {  } { { "../hdl/spimaster.v" "" { Text "C:/projects/de0_nano_clap_clap_light/hdl/spimaster.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1483308006265 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1483308006265 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/projects/de0_nano_clap_clap_light/hdl/getsignal.v 1 1 " "Found 1 design units, including 1 entities, in source file /projects/de0_nano_clap_clap_light/hdl/getsignal.v" { { "Info" "ISGN_ENTITY_NAME" "1 GetSignal " "Found entity 1: GetSignal" {  } { { "../hdl/GetSignal.v" "" { Text "C:/projects/de0_nano_clap_clap_light/hdl/GetSignal.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1483308006268 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1483308006268 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "fifo.v(49) " "Verilog HDL information at fifo.v(49): always construct contains both blocking and non-blocking assignments" {  } { { "../hdl/fifo.v" "" { Text "C:/projects/de0_nano_clap_clap_light/hdl/fifo.v" 49 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1483308006272 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/projects/de0_nano_clap_clap_light/hdl/fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file /projects/de0_nano_clap_clap_light/hdl/fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 fifo " "Found entity 1: fifo" {  } { { "../hdl/fifo.v" "" { Text "C:/projects/de0_nano_clap_clap_light/hdl/fifo.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1483308006273 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1483308006273 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/projects/de0_nano_clap_clap_light/hdl/driver.v 1 1 " "Found 1 design units, including 1 entities, in source file /projects/de0_nano_clap_clap_light/hdl/driver.v" { { "Info" "ISGN_ENTITY_NAME" "1 driver " "Found entity 1: driver" {  } { { "../hdl/driver.v" "" { Text "C:/projects/de0_nano_clap_clap_light/hdl/driver.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1483308006276 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1483308006276 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/projects/de0_nano_clap_clap_light/hdl/top2.v 1 1 " "Found 1 design units, including 1 entities, in source file /projects/de0_nano_clap_clap_light/hdl/top2.v" { { "Info" "ISGN_ENTITY_NAME" "1 top2 " "Found entity 1: top2" {  } { { "../hdl/top2.v" "" { Text "C:/projects/de0_nano_clap_clap_light/hdl/top2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1483308006279 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1483308006279 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/projects/de0_nano_clap_clap_light/hdl/altpll_0.v 1 1 " "Found 1 design units, including 1 entities, in source file /projects/de0_nano_clap_clap_light/hdl/altpll_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 altpll_0 " "Found entity 1: altpll_0" {  } { { "../hdl/altpll_0.v" "" { Text "C:/projects/de0_nano_clap_clap_light/hdl/altpll_0.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1483308006283 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1483308006283 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "top2 " "Elaborating entity \"top2\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1483308006362 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll_0 altpll_0:altpll_0_inst " "Elaborating entity \"altpll_0\" for hierarchy \"altpll_0:altpll_0_inst\"" {  } { { "../hdl/top2.v" "altpll_0_inst" { Text "C:/projects/de0_nano_clap_clap_light/hdl/top2.v" 46 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1483308006378 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll altpll_0:altpll_0_inst\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"altpll_0:altpll_0_inst\|altpll:altpll_component\"" {  } { { "../hdl/altpll_0.v" "altpll_component" { Text "C:/projects/de0_nano_clap_clap_light/hdl/altpll_0.v" 95 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1483308006442 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "altpll_0:altpll_0_inst\|altpll:altpll_component " "Elaborated megafunction instantiation \"altpll_0:altpll_0_inst\|altpll:altpll_component\"" {  } { { "../hdl/altpll_0.v" "" { Text "C:/projects/de0_nano_clap_clap_light/hdl/altpll_0.v" 95 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1483308006444 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "altpll_0:altpll_0_inst\|altpll:altpll_component " "Instantiated megafunction \"altpll_0:altpll_0_inst\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1483308006445 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 1 " "Parameter \"clk0_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1483308006445 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1483308006445 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 2 " "Parameter \"clk0_multiply_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1483308006445 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1483308006445 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1483308006445 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1483308006445 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1483308006445 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=altpll_0 " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=altpll_0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1483308006445 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1483308006445 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1483308006445 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1483308006445 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1483308006445 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_UNUSED " "Parameter \"port_areset\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1483308006445 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1483308006445 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1483308006445 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1483308006445 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1483308006445 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1483308006445 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1483308006445 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1483308006445 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1483308006445 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_USED " "Parameter \"port_locked\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1483308006445 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1483308006445 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1483308006445 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1483308006445 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1483308006445 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1483308006445 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1483308006445 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1483308006445 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1483308006445 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1483308006445 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1483308006445 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1483308006445 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1483308006445 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1483308006445 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1483308006445 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1483308006445 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_UNUSED " "Parameter \"port_clk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1483308006445 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1483308006445 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1483308006445 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1483308006445 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1483308006445 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1483308006445 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1483308006445 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1483308006445 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1483308006445 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1483308006445 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1483308006445 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1483308006445 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1483308006445 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1483308006445 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1483308006445 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "self_reset_on_loss_lock OFF " "Parameter \"self_reset_on_loss_lock\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1483308006445 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1483308006445 ""}  } { { "../hdl/altpll_0.v" "" { Text "C:/projects/de0_nano_clap_clap_light/hdl/altpll_0.v" 95 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1483308006445 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altpll_0_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/altpll_0_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 altpll_0_altpll " "Found entity 1: altpll_0_altpll" {  } { { "db/altpll_0_altpll.v" "" { Text "C:/projects/de0_nano_clap_clap_light/quartus/db/altpll_0_altpll.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1483308006527 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1483308006527 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll_0_altpll altpll_0:altpll_0_inst\|altpll:altpll_component\|altpll_0_altpll:auto_generated " "Elaborating entity \"altpll_0_altpll\" for hierarchy \"altpll_0:altpll_0_inst\|altpll:altpll_component\|altpll_0_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altpll.tdf" 898 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1483308006528 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "GetSignal GetSignal:GetSignal_inst " "Elaborating entity \"GetSignal\" for hierarchy \"GetSignal:GetSignal_inst\"" {  } { { "../hdl/top2.v" "GetSignal_inst" { Text "C:/projects/de0_nano_clap_clap_light/hdl/top2.v" 62 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1483308006531 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "spimaster GetSignal:GetSignal_inst\|spimaster:spimaster_inst " "Elaborating entity \"spimaster\" for hierarchy \"GetSignal:GetSignal_inst\|spimaster:spimaster_inst\"" {  } { { "../hdl/GetSignal.v" "spimaster_inst" { Text "C:/projects/de0_nano_clap_clap_light/hdl/GetSignal.v" 46 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1483308006534 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 spimaster.v(76) " "Verilog HDL assignment warning at spimaster.v(76): truncated value with size 32 to match size of target (2)" {  } { { "../hdl/spimaster.v" "" { Text "C:/projects/de0_nano_clap_clap_light/hdl/spimaster.v" 76 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1483308006536 "|top|GetSignal:GetSignal_inst|spimaster:spimaster_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 spimaster.v(95) " "Verilog HDL assignment warning at spimaster.v(95): truncated value with size 32 to match size of target (5)" {  } { { "../hdl/spimaster.v" "" { Text "C:/projects/de0_nano_clap_clap_light/hdl/spimaster.v" 95 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1483308006536 "|top|GetSignal:GetSignal_inst|spimaster:spimaster_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "driver GetSignal:GetSignal_inst\|driver:driver_inst " "Elaborating entity \"driver\" for hierarchy \"GetSignal:GetSignal_inst\|driver:driver_inst\"" {  } { { "../hdl/GetSignal.v" "driver_inst" { Text "C:/projects/de0_nano_clap_clap_light/hdl/GetSignal.v" 57 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1483308006538 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 driver.v(47) " "Verilog HDL assignment warning at driver.v(47): truncated value with size 32 to match size of target (8)" {  } { { "../hdl/driver.v" "" { Text "C:/projects/de0_nano_clap_clap_light/hdl/driver.v" 47 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1483308006540 "|top|GetSignal:GetSignal_inst|driver:driver_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fifo GetSignal:GetSignal_inst\|fifo:fifo_inst " "Elaborating entity \"fifo\" for hierarchy \"GetSignal:GetSignal_inst\|fifo:fifo_inst\"" {  } { { "../hdl/GetSignal.v" "fifo_inst" { Text "C:/projects/de0_nano_clap_clap_light/hdl/GetSignal.v" 71 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1483308006542 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 fifo.v(42) " "Verilog HDL assignment warning at fifo.v(42): truncated value with size 32 to match size of target (3)" {  } { { "../hdl/fifo.v" "" { Text "C:/projects/de0_nano_clap_clap_light/hdl/fifo.v" 42 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1483308006543 "|top2|GetSignal:GetSignal_inst|fifo:fifo_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 fifo.v(45) " "Verilog HDL assignment warning at fifo.v(45): truncated value with size 32 to match size of target (1)" {  } { { "../hdl/fifo.v" "" { Text "C:/projects/de0_nano_clap_clap_light/hdl/fifo.v" 45 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1483308006543 "|top2|GetSignal:GetSignal_inst|fifo:fifo_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 fifo.v(46) " "Verilog HDL assignment warning at fifo.v(46): truncated value with size 32 to match size of target (1)" {  } { { "../hdl/fifo.v" "" { Text "C:/projects/de0_nano_clap_clap_light/hdl/fifo.v" 46 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1483308006543 "|top2|GetSignal:GetSignal_inst|fifo:fifo_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 fifo.v(55) " "Verilog HDL assignment warning at fifo.v(55): truncated value with size 32 to match size of target (3)" {  } { { "../hdl/fifo.v" "" { Text "C:/projects/de0_nano_clap_clap_light/hdl/fifo.v" 55 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1483308006544 "|top2|GetSignal:GetSignal_inst|fifo:fifo_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 fifo.v(64) " "Verilog HDL assignment warning at fifo.v(64): truncated value with size 32 to match size of target (2)" {  } { { "../hdl/fifo.v" "" { Text "C:/projects/de0_nano_clap_clap_light/hdl/fifo.v" 64 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1483308006544 "|top2|GetSignal:GetSignal_inst|fifo:fifo_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 fifo.v(65) " "Verilog HDL assignment warning at fifo.v(65): truncated value with size 32 to match size of target (3)" {  } { { "../hdl/fifo.v" "" { Text "C:/projects/de0_nano_clap_clap_light/hdl/fifo.v" 65 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1483308006544 "|top2|GetSignal:GetSignal_inst|fifo:fifo_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 fifo.v(69) " "Verilog HDL assignment warning at fifo.v(69): truncated value with size 32 to match size of target (2)" {  } { { "../hdl/fifo.v" "" { Text "C:/projects/de0_nano_clap_clap_light/hdl/fifo.v" 69 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1483308006544 "|top2|GetSignal:GetSignal_inst|fifo:fifo_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 fifo.v(70) " "Verilog HDL assignment warning at fifo.v(70): truncated value with size 32 to match size of target (3)" {  } { { "../hdl/fifo.v" "" { Text "C:/projects/de0_nano_clap_clap_light/hdl/fifo.v" 70 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1483308006544 "|top2|GetSignal:GetSignal_inst|fifo:fifo_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ComputeEnergy ComputeEnergy:ComputeEnergy_inst " "Elaborating entity \"ComputeEnergy\" for hierarchy \"ComputeEnergy:ComputeEnergy_inst\"" {  } { { "../hdl/top2.v" "ComputeEnergy_inst" { Text "C:/projects/de0_nano_clap_clap_light/hdl/top2.v" 77 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1483308006545 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 ComputeEnergy.v(74) " "Verilog HDL assignment warning at ComputeEnergy.v(74): truncated value with size 32 to match size of target (16)" {  } { { "../hdl/ComputeEnergy.v" "" { Text "C:/projects/de0_nano_clap_clap_light/hdl/ComputeEnergy.v" 74 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1483308006552 "|top2|ComputeEnergy:ComputeEnergy_inst"}
{ "Warning" "WVRFX_VERI_CANT_ANALYZE_CASE_STATEMENT" "ComputeEnergy.v(49) " "Verilog HDL Case Statement warning at ComputeEnergy.v(49): can't check case statement for completeness because the case expression has too many possible states" {  } { { "../hdl/ComputeEnergy.v" "" { Text "C:/projects/de0_nano_clap_clap_light/hdl/ComputeEnergy.v" 49 0 0 } }  } 0 10762 "Verilog HDL Case Statement warning at %1!s!: can't check case statement for completeness because the case expression has too many possible states" 0 0 "Analysis & Synthesis" 0 -1 1483308006552 "|top2|ComputeEnergy:ComputeEnergy_inst"}
{ "Warning" "WVRFX_VERI_CANT_ANALYZE_CASE_STATEMENT" "ComputeEnergy.v(91) " "Verilog HDL Case Statement warning at ComputeEnergy.v(91): can't check case statement for completeness because the case expression has too many possible states" {  } { { "../hdl/ComputeEnergy.v" "" { Text "C:/projects/de0_nano_clap_clap_light/hdl/ComputeEnergy.v" 91 0 0 } }  } 0 10762 "Verilog HDL Case Statement warning at %1!s!: can't check case statement for completeness because the case expression has too many possible states" 0 0 "Analysis & Synthesis" 0 -1 1483308006552 "|top2|ComputeEnergy:ComputeEnergy_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DetermineClap DetermineClap:DetermineClap_inst " "Elaborating entity \"DetermineClap\" for hierarchy \"DetermineClap:DetermineClap_inst\"" {  } { { "../hdl/top2.v" "DetermineClap_inst" { Text "C:/projects/de0_nano_clap_clap_light/hdl/top2.v" 95 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1483308006554 ""}
{ "Warning" "WVRFX_VERI_CANT_ANALYZE_CASE_STATEMENT" "DetermineClap.v(92) " "Verilog HDL Case Statement warning at DetermineClap.v(92): can't check case statement for completeness because the case expression has too many possible states" {  } { { "../hdl/DetermineClap.v" "" { Text "C:/projects/de0_nano_clap_clap_light/hdl/DetermineClap.v" 92 0 0 } }  } 0 10762 "Verilog HDL Case Statement warning at %1!s!: can't check case statement for completeness because the case expression has too many possible states" 0 0 "Analysis & Synthesis" 0 -1 1483308006558 "|top2|DetermineClap:DetermineClap_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 DetermineClap.v(184) " "Verilog HDL assignment warning at DetermineClap.v(184): truncated value with size 32 to match size of target (16)" {  } { { "../hdl/DetermineClap.v" "" { Text "C:/projects/de0_nano_clap_clap_light/hdl/DetermineClap.v" 184 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1483308006558 "|top2|DetermineClap:DetermineClap_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ToggleLight ToggleLight:ToggleLight_inst " "Elaborating entity \"ToggleLight\" for hierarchy \"ToggleLight:ToggleLight_inst\"" {  } { { "../hdl/top2.v" "ToggleLight_inst" { Text "C:/projects/de0_nano_clap_clap_light/hdl/top2.v" 106 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1483308006559 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "GetSignal:GetSignal_inst\|fifo:fifo_inst\|data_fifo " "RAM logic \"GetSignal:GetSignal_inst\|fifo:fifo_inst\|data_fifo\" is uninferred due to inappropriate RAM size" {  } { { "../hdl/fifo.v" "data_fifo" { Text "C:/projects/de0_nano_clap_clap_light/hdl/fifo.v" 27 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1483308007263 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1483308007263 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "ILPMS_LPM_MULT_INFERRED" "ComputeEnergy:ComputeEnergy_inst\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"ComputeEnergy:ComputeEnergy_inst\|Mult0\"" {  } { { "../hdl/ComputeEnergy.v" "Mult0" { Text "C:/projects/de0_nano_clap_clap_light/hdl/ComputeEnergy.v" 107 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1483308007724 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1483308007724 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ComputeEnergy:ComputeEnergy_inst\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"ComputeEnergy:ComputeEnergy_inst\|lpm_mult:Mult0\"" {  } { { "../hdl/ComputeEnergy.v" "" { Text "C:/projects/de0_nano_clap_clap_light/hdl/ComputeEnergy.v" 107 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1483308007795 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ComputeEnergy:ComputeEnergy_inst\|lpm_mult:Mult0 " "Instantiated megafunction \"ComputeEnergy:ComputeEnergy_inst\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 16 " "Parameter \"LPM_WIDTHA\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1483308007795 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 16 " "Parameter \"LPM_WIDTHB\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1483308007795 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 32 " "Parameter \"LPM_WIDTHP\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1483308007795 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 32 " "Parameter \"LPM_WIDTHR\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1483308007795 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1483308007795 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1483308007795 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1483308007795 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1483308007795 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1483308007795 ""}  } { { "../hdl/ComputeEnergy.v" "" { Text "C:/projects/de0_nano_clap_clap_light/hdl/ComputeEnergy.v" 107 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1483308007795 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_36t.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_36t.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_36t " "Found entity 1: mult_36t" {  } { { "db/mult_36t.tdf" "" { Text "C:/projects/de0_nano_clap_clap_light/quartus/db/mult_36t.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1483308007874 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1483308007874 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1483308008329 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1483308008914 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/projects/de0_nano_clap_clap_light/quartus/output_files/clap.map.smsg " "Generated suppressed messages file C:/projects/de0_nano_clap_clap_light/quartus/output_files/clap.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1483308010120 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1483308010537 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1483308010537 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "892 " "Implemented 892 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1483308010793 ""} { "Info" "ICUT_CUT_TM_OPINS" "3 " "Implemented 3 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1483308010793 ""} { "Info" "ICUT_CUT_TM_LCELLS" "884 " "Implemented 884 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1483308010793 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1483308010793 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "2 " "Implemented 2 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1483308010793 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1483308010793 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 18 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 18 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "641 " "Peak virtual memory: 641 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1483308010832 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Jan 01 17:00:10 2017 " "Processing ended: Sun Jan 01 17:00:10 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1483308010832 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:21 " "Elapsed time: 00:00:21" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1483308010832 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:43 " "Total CPU time (on all processors): 00:00:43" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1483308010832 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1483308010832 ""}
