#source:examples/prob_examples/public_examples/EventBPrologPackages/Deploy/SignalControl-110527.zip_unpacked/SignalControl-110527/s3_mch7_track_sensor.bcm
7.934883576666666E8,7.376873833333333E7,-1.0,9.988785352333334E9:not((OCC<:BLOCK) & (IN_SWITCH:PLATFORM) & (OUT_SWITCH:PLATFORM) & (ENTRY_SIGNAL:ACCESS) & (EXIT_SIGNAL:ACCESS) & (ENTRY_SIGNAL/=allowed or IN_SWITCH/:OCC) & (EXIT_SIGNAL/=allowed or ext_pnt/:OCC) & (POS:TRAIN +-> BLOCK) & (ran(POS)=OCC) & (!t1 oftype TRAIN,t2 oftype TRAIN.t1:dom(POS)&t2:dom(POS)&POS(t1)=POS(t2)=>t1=t2) & (in_switch_act:PLATFORM) & (out_switch_act:PLATFORM) & (in_switch_sig=TRUE=>ENTRY_SIGNAL=forbidden) & (out_switch_sig=TRUE=>EXIT_SIGNAL=forbidden) & (in_signal_act:BOOL) & (out_signal_act:BOOL) & (in_signal_act=FALSE or IN_SWITCH/:ran(POS)) & (out_signal_act=FALSE or ext_pnt/:ran(POS)) & (in_signal_act=FALSE or in_switch_sig=FALSE) & (out_signal_act=FALSE or out_switch_sig=FALSE) & (entry_signal_snsr=ENTRY_SIGNAL) & (exit_signal_snsr=EXIT_SIGNAL) & (occ_snsr=OCC)) & (in_signal_act=FALSE) & (IN_SWITCH/:occ_snsr) & (in_switch_sig=FALSE)
6.94178592E8,1.8667878086666667E9,-1.0,8.0788579E7:not(not((OCC<:BLOCK) & (IN_SWITCH:PLATFORM) & (OUT_SWITCH:PLATFORM) & (ENTRY_SIGNAL:ACCESS) & (EXIT_SIGNAL:ACCESS) & (ENTRY_SIGNAL/=allowed or IN_SWITCH/:OCC) & (EXIT_SIGNAL/=allowed or ext_pnt/:OCC) & (POS:TRAIN +-> BLOCK) & (ran(POS)=OCC) & (!t1 oftype TRAIN,t2 oftype TRAIN.t1:dom(POS)&t2:dom(POS)&POS(t1)=POS(t2)=>t1=t2) & (in_switch_act:PLATFORM) & (out_switch_act:PLATFORM) & (in_switch_sig=TRUE=>ENTRY_SIGNAL=forbidden) & (out_switch_sig=TRUE=>EXIT_SIGNAL=forbidden) & (in_signal_act:BOOL) & (out_signal_act:BOOL) & (in_signal_act=FALSE or IN_SWITCH/:ran(POS)) & (out_signal_act=FALSE or ext_pnt/:ran(POS)) & (in_signal_act=FALSE or in_switch_sig=FALSE) & (out_signal_act=FALSE or out_switch_sig=FALSE) & (entry_signal_snsr=ENTRY_SIGNAL) & (exit_signal_snsr=EXIT_SIGNAL) & (occ_snsr=OCC))) => not((in_signal_act=FALSE) & (IN_SWITCH/:occ_snsr) & (in_switch_sig=FALSE))
1.2044520466666667E8,6.6207092333333336E7,-1.0,1.2018406833333333E8:not((in_signal_act=FALSE) & (IN_SWITCH/:occ_snsr) & (in_switch_sig=FALSE)) => not((OCC<:BLOCK) & (IN_SWITCH:PLATFORM) & (OUT_SWITCH:PLATFORM) & (ENTRY_SIGNAL:ACCESS) & (EXIT_SIGNAL:ACCESS) & (ENTRY_SIGNAL/=allowed or IN_SWITCH/:OCC) & (EXIT_SIGNAL/=allowed or ext_pnt/:OCC) & (POS:TRAIN +-> BLOCK) & (ran(POS)=OCC) & (!t1 oftype TRAIN,t2 oftype TRAIN.t1:dom(POS)&t2:dom(POS)&POS(t1)=POS(t2)=>t1=t2) & (in_switch_act:PLATFORM) & (out_switch_act:PLATFORM) & (in_switch_sig=TRUE=>ENTRY_SIGNAL=forbidden) & (out_switch_sig=TRUE=>EXIT_SIGNAL=forbidden) & (in_signal_act:BOOL) & (out_signal_act:BOOL) & (in_signal_act=FALSE or IN_SWITCH/:ran(POS)) & (out_signal_act=FALSE or ext_pnt/:ran(POS)) & (in_signal_act=FALSE or in_switch_sig=FALSE) & (out_signal_act=FALSE or out_switch_sig=FALSE) & (entry_signal_snsr=ENTRY_SIGNAL) & (exit_signal_snsr=EXIT_SIGNAL) & (occ_snsr=OCC))
1.8351013766666666E8,9.237883266666667E7,-1.0,2.0221437866666666E8:not(not((OCC<:BLOCK) & (IN_SWITCH:PLATFORM) & (OUT_SWITCH:PLATFORM) & (ENTRY_SIGNAL:ACCESS) & (EXIT_SIGNAL:ACCESS) & (ENTRY_SIGNAL/=allowed or IN_SWITCH/:OCC) & (EXIT_SIGNAL/=allowed or ext_pnt/:OCC) & (POS:TRAIN +-> BLOCK) & (ran(POS)=OCC) & (!t1 oftype TRAIN,t2 oftype TRAIN.t1:dom(POS)&t2:dom(POS)&POS(t1)=POS(t2)=>t1=t2) & (in_switch_act:PLATFORM) & (out_switch_act:PLATFORM) & (in_switch_sig=TRUE=>ENTRY_SIGNAL=forbidden) & (out_switch_sig=TRUE=>EXIT_SIGNAL=forbidden) & (in_signal_act:BOOL) & (out_signal_act:BOOL) & (in_signal_act=FALSE or IN_SWITCH/:ran(POS)) & (out_signal_act=FALSE or ext_pnt/:ran(POS)) & (in_signal_act=FALSE or in_switch_sig=FALSE) & (out_signal_act=FALSE or out_switch_sig=FALSE) & (entry_signal_snsr=ENTRY_SIGNAL) & (exit_signal_snsr=EXIT_SIGNAL) & (occ_snsr=OCC))) => not((t:dom(POS)) & (POS(t)=ext_pnt))
3.338650583333333E8,6.792597966666667E7,-1.0,1.1133140633333333E8:not((OCC<:BLOCK) & (IN_SWITCH:PLATFORM) & (OUT_SWITCH:PLATFORM) & (ENTRY_SIGNAL:ACCESS) & (EXIT_SIGNAL:ACCESS) & (ENTRY_SIGNAL/=allowed or IN_SWITCH/:OCC) & (EXIT_SIGNAL/=allowed or ext_pnt/:OCC) & (POS:TRAIN +-> BLOCK) & (ran(POS)=OCC) & (!t1 oftype TRAIN,t2 oftype TRAIN.t1:dom(POS)&t2:dom(POS)&POS(t1)=POS(t2)=>t1=t2) & (in_switch_act:PLATFORM) & (out_switch_act:PLATFORM) & (in_switch_sig=TRUE=>ENTRY_SIGNAL=forbidden) & (out_switch_sig=TRUE=>EXIT_SIGNAL=forbidden) & (in_signal_act:BOOL) & (out_signal_act:BOOL) & (in_signal_act=FALSE or IN_SWITCH/:ran(POS)) & (out_signal_act=FALSE or ext_pnt/:ran(POS)) & (in_signal_act=FALSE or in_switch_sig=FALSE) & (out_signal_act=FALSE or out_switch_sig=FALSE) & (entry_signal_snsr=ENTRY_SIGNAL) & (exit_signal_snsr=EXIT_SIGNAL) & (occ_snsr=OCC)) => (EXIT_SIGNAL=allowed) & (t:dom(POS)) & (POS(t)=OUT_SWITCH) & (out_signal_act=FALSE)
5.9779552666666664E7,7.076900866666667E7,-1.0,1.87085848E8:(OCC<:BLOCK) & (IN_SWITCH:PLATFORM) & (OUT_SWITCH:PLATFORM) & (ENTRY_SIGNAL:ACCESS) & (EXIT_SIGNAL:ACCESS) & (ENTRY_SIGNAL/=allowed or IN_SWITCH/:OCC) & (EXIT_SIGNAL/=allowed or ext_pnt/:OCC) & (POS:TRAIN +-> BLOCK) & (ran(POS)=OCC) & (!t1 oftype TRAIN,t2 oftype TRAIN.t1:dom(POS)&t2:dom(POS)&POS(t1)=POS(t2)=>t1=t2) & (in_switch_act:PLATFORM) & (out_switch_act:PLATFORM) & (in_switch_sig=TRUE=>ENTRY_SIGNAL=forbidden) & (out_switch_sig=TRUE=>EXIT_SIGNAL=forbidden) & (in_signal_act:BOOL) & (out_signal_act:BOOL) & (in_signal_act=FALSE or IN_SWITCH/:ran(POS)) & (out_signal_act=FALSE or ext_pnt/:ran(POS)) & (in_signal_act=FALSE or in_switch_sig=FALSE) & (out_signal_act=FALSE or out_switch_sig=FALSE) & (entry_signal_snsr=ENTRY_SIGNAL) & (exit_signal_snsr=EXIT_SIGNAL) & (occ_snsr=OCC) & not((EXIT_SIGNAL=allowed) & (t:dom(POS)) & (POS(t)=OUT_SWITCH) & (out_signal_act=FALSE))
5.8454034666666664E7,6.7845499E7,-1.0,1.1402318233333333E8:not(not((OCC<:BLOCK) & (IN_SWITCH:PLATFORM) & (OUT_SWITCH:PLATFORM) & (ENTRY_SIGNAL:ACCESS) & (EXIT_SIGNAL:ACCESS) & (ENTRY_SIGNAL/=allowed or IN_SWITCH/:OCC) & (EXIT_SIGNAL/=allowed or ext_pnt/:OCC) & (POS:TRAIN +-> BLOCK) & (ran(POS)=OCC) & (!t1 oftype TRAIN,t2 oftype TRAIN.t1:dom(POS)&t2:dom(POS)&POS(t1)=POS(t2)=>t1=t2) & (in_switch_act:PLATFORM) & (out_switch_act:PLATFORM) & (in_switch_sig=TRUE=>ENTRY_SIGNAL=forbidden) & (out_switch_sig=TRUE=>EXIT_SIGNAL=forbidden) & (in_signal_act:BOOL) & (out_signal_act:BOOL) & (in_signal_act=FALSE or IN_SWITCH/:ran(POS)) & (out_signal_act=FALSE or ext_pnt/:ran(POS)) & (in_signal_act=FALSE or in_switch_sig=FALSE) & (out_signal_act=FALSE or out_switch_sig=FALSE) & (entry_signal_snsr=ENTRY_SIGNAL) & (exit_signal_snsr=EXIT_SIGNAL) & (occ_snsr=OCC))) => not((EXIT_SIGNAL=allowed) & (t:dom(POS)) & (POS(t)=OUT_SWITCH) & (out_signal_act=FALSE))
5.7757880333333336E7,6.7923768E7,-1.0,2.0860194566666666E8:not((EXIT_SIGNAL=allowed) & (t:dom(POS)) & (POS(t)=OUT_SWITCH) & (out_signal_act=FALSE)) => not((OCC<:BLOCK) & (IN_SWITCH:PLATFORM) & (OUT_SWITCH:PLATFORM) & (ENTRY_SIGNAL:ACCESS) & (EXIT_SIGNAL:ACCESS) & (ENTRY_SIGNAL/=allowed or IN_SWITCH/:OCC) & (EXIT_SIGNAL/=allowed or ext_pnt/:OCC) & (POS:TRAIN +-> BLOCK) & (ran(POS)=OCC) & (!t1 oftype TRAIN,t2 oftype TRAIN.t1:dom(POS)&t2:dom(POS)&POS(t1)=POS(t2)=>t1=t2) & (in_switch_act:PLATFORM) & (out_switch_act:PLATFORM) & (in_switch_sig=TRUE=>ENTRY_SIGNAL=forbidden) & (out_switch_sig=TRUE=>EXIT_SIGNAL=forbidden) & (in_signal_act:BOOL) & (out_signal_act:BOOL) & (in_signal_act=FALSE or IN_SWITCH/:ran(POS)) & (out_signal_act=FALSE or ext_pnt/:ran(POS)) & (in_signal_act=FALSE or in_switch_sig=FALSE) & (out_signal_act=FALSE or out_switch_sig=FALSE) & (entry_signal_snsr=ENTRY_SIGNAL) & (exit_signal_snsr=EXIT_SIGNAL) & (occ_snsr=OCC))
3.02246256E8,1.0284396733333333E8,-1.0,1.1698002933333333E8:not((out_signal_act=TRUE)) => (OCC<:BLOCK) & (IN_SWITCH:PLATFORM) & (OUT_SWITCH:PLATFORM) & (ENTRY_SIGNAL:ACCESS) & (EXIT_SIGNAL:ACCESS) & (ENTRY_SIGNAL/=allowed or IN_SWITCH/:OCC) & (EXIT_SIGNAL/=allowed or ext_pnt/:OCC) & (POS:TRAIN +-> BLOCK) & (ran(POS)=OCC) & (!t1 oftype TRAIN,t2 oftype TRAIN.t1:dom(POS)&t2:dom(POS)&POS(t1)=POS(t2)=>t1=t2) & (in_switch_act:PLATFORM) & (out_switch_act:PLATFORM) & (in_switch_sig=TRUE=>ENTRY_SIGNAL=forbidden) & (out_switch_sig=TRUE=>EXIT_SIGNAL=forbidden) & (in_signal_act:BOOL) & (out_signal_act:BOOL) & (in_signal_act=FALSE or IN_SWITCH/:ran(POS)) & (out_signal_act=FALSE or ext_pnt/:ran(POS)) & (in_signal_act=FALSE or in_switch_sig=FALSE) & (out_signal_act=FALSE or out_switch_sig=FALSE) & (entry_signal_snsr=ENTRY_SIGNAL) & (exit_signal_snsr=EXIT_SIGNAL) & (occ_snsr=OCC)
5.7807677E7,6.8014189E7,-1.0,8.197001366666667E7:not((OCC<:BLOCK) & (IN_SWITCH:PLATFORM) & (OUT_SWITCH:PLATFORM) & (ENTRY_SIGNAL:ACCESS) & (EXIT_SIGNAL:ACCESS) & (ENTRY_SIGNAL/=allowed or IN_SWITCH/:OCC) & (EXIT_SIGNAL/=allowed or ext_pnt/:OCC) & (POS:TRAIN +-> BLOCK) & (ran(POS)=OCC) & (!t1 oftype TRAIN,t2 oftype TRAIN.t1:dom(POS)&t2:dom(POS)&POS(t1)=POS(t2)=>t1=t2) & (in_switch_act:PLATFORM) & (out_switch_act:PLATFORM) & (in_switch_sig=TRUE=>ENTRY_SIGNAL=forbidden) & (out_switch_sig=TRUE=>EXIT_SIGNAL=forbidden) & (in_signal_act:BOOL) & (out_signal_act:BOOL) & (in_signal_act=FALSE or IN_SWITCH/:ran(POS)) & (out_signal_act=FALSE or ext_pnt/:ran(POS)) & (in_signal_act=FALSE or in_switch_sig=FALSE) & (out_signal_act=FALSE or out_switch_sig=FALSE) & (entry_signal_snsr=ENTRY_SIGNAL) & (exit_signal_snsr=EXIT_SIGNAL) & (occ_snsr=OCC)) & (out_signal_act=TRUE)
5.7167651333333336E7,6.7173719E7,-1.0,6.447919336666666E8:not((exit_signal_snsr=forbidden) & (out_switch_sig=FALSE) & (out_signal_act=FALSE)) => (OCC<:BLOCK) & (IN_SWITCH:PLATFORM) & (OUT_SWITCH:PLATFORM) & (ENTRY_SIGNAL:ACCESS) & (EXIT_SIGNAL:ACCESS) & (ENTRY_SIGNAL/=allowed or IN_SWITCH/:OCC) & (EXIT_SIGNAL/=allowed or ext_pnt/:OCC) & (POS:TRAIN +-> BLOCK) & (ran(POS)=OCC) & (!t1 oftype TRAIN,t2 oftype TRAIN.t1:dom(POS)&t2:dom(POS)&POS(t1)=POS(t2)=>t1=t2) & (in_switch_act:PLATFORM) & (out_switch_act:PLATFORM) & (in_switch_sig=TRUE=>ENTRY_SIGNAL=forbidden) & (out_switch_sig=TRUE=>EXIT_SIGNAL=forbidden) & (in_signal_act:BOOL) & (out_signal_act:BOOL) & (in_signal_act=FALSE or IN_SWITCH/:ran(POS)) & (out_signal_act=FALSE or ext_pnt/:ran(POS)) & (in_signal_act=FALSE or in_switch_sig=FALSE) & (out_signal_act=FALSE or out_switch_sig=FALSE) & (entry_signal_snsr=ENTRY_SIGNAL) & (exit_signal_snsr=EXIT_SIGNAL) & (occ_snsr=OCC)
1.2696195533333333E8,8.742522366666667E7,-1.0,1.2406437966666667E8:not(not((OCC<:BLOCK) & (IN_SWITCH:PLATFORM) & (OUT_SWITCH:PLATFORM) & (ENTRY_SIGNAL:ACCESS) & (EXIT_SIGNAL:ACCESS) & (ENTRY_SIGNAL/=allowed or IN_SWITCH/:OCC) & (EXIT_SIGNAL/=allowed or ext_pnt/:OCC) & (POS:TRAIN +-> BLOCK) & (ran(POS)=OCC) & (!t1 oftype TRAIN,t2 oftype TRAIN.t1:dom(POS)&t2:dom(POS)&POS(t1)=POS(t2)=>t1=t2) & (in_switch_act:PLATFORM) & (out_switch_act:PLATFORM) & (in_switch_sig=TRUE=>ENTRY_SIGNAL=forbidden) & (out_switch_sig=TRUE=>EXIT_SIGNAL=forbidden) & (in_signal_act:BOOL) & (out_signal_act:BOOL) & (in_signal_act=FALSE or IN_SWITCH/:ran(POS)) & (out_signal_act=FALSE or ext_pnt/:ran(POS)) & (in_signal_act=FALSE or in_switch_sig=FALSE) & (out_signal_act=FALSE or out_switch_sig=FALSE) & (entry_signal_snsr=ENTRY_SIGNAL) & (exit_signal_snsr=EXIT_SIGNAL) & (occ_snsr=OCC))) => not((exit_signal_snsr=forbidden) & (out_switch_sig=FALSE) & (out_signal_act=FALSE))
4.0731432E8,6.7458043E7,-1.0,1.23115027E8:not(not((out_switch_sig=TRUE))) => not((OCC<:BLOCK) & (IN_SWITCH:PLATFORM) & (OUT_SWITCH:PLATFORM) & (ENTRY_SIGNAL:ACCESS) & (EXIT_SIGNAL:ACCESS) & (ENTRY_SIGNAL/=allowed or IN_SWITCH/:OCC) & (EXIT_SIGNAL/=allowed or ext_pnt/:OCC) & (POS:TRAIN +-> BLOCK) & (ran(POS)=OCC) & (!t1 oftype TRAIN,t2 oftype TRAIN.t1:dom(POS)&t2:dom(POS)&POS(t1)=POS(t2)=>t1=t2) & (in_switch_act:PLATFORM) & (out_switch_act:PLATFORM) & (in_switch_sig=TRUE=>ENTRY_SIGNAL=forbidden) & (out_switch_sig=TRUE=>EXIT_SIGNAL=forbidden) & (in_signal_act:BOOL) & (out_signal_act:BOOL) & (in_signal_act=FALSE or IN_SWITCH/:ran(POS)) & (out_signal_act=FALSE or ext_pnt/:ran(POS)) & (in_signal_act=FALSE or in_switch_sig=FALSE) & (out_signal_act=FALSE or out_switch_sig=FALSE) & (entry_signal_snsr=ENTRY_SIGNAL) & (exit_signal_snsr=EXIT_SIGNAL) & (occ_snsr=OCC))
1.1162720733333333E8,6.3802270666666664E7,-1.0,7.477505766666667E7:not((out_switch_sig=TRUE)) => not((OCC<:BLOCK) & (IN_SWITCH:PLATFORM) & (OUT_SWITCH:PLATFORM) & (ENTRY_SIGNAL:ACCESS) & (EXIT_SIGNAL:ACCESS) & (ENTRY_SIGNAL/=allowed or IN_SWITCH/:OCC) & (EXIT_SIGNAL/=allowed or ext_pnt/:OCC) & (POS:TRAIN +-> BLOCK) & (ran(POS)=OCC) & (!t1 oftype TRAIN,t2 oftype TRAIN.t1:dom(POS)&t2:dom(POS)&POS(t1)=POS(t2)=>t1=t2) & (in_switch_act:PLATFORM) & (out_switch_act:PLATFORM) & (in_switch_sig=TRUE=>ENTRY_SIGNAL=forbidden) & (out_switch_sig=TRUE=>EXIT_SIGNAL=forbidden) & (in_signal_act:BOOL) & (out_signal_act:BOOL) & (in_signal_act=FALSE or IN_SWITCH/:ran(POS)) & (out_signal_act=FALSE or ext_pnt/:ran(POS)) & (in_signal_act=FALSE or in_switch_sig=FALSE) & (out_signal_act=FALSE or out_switch_sig=FALSE) & (entry_signal_snsr=ENTRY_SIGNAL) & (exit_signal_snsr=EXIT_SIGNAL) & (occ_snsr=OCC))
3.047735333333333E8,5.8757728E7,-1.0,7.506762333333333E7:not((OCC<:BLOCK) & (IN_SWITCH:PLATFORM) & (OUT_SWITCH:PLATFORM) & (ENTRY_SIGNAL:ACCESS) & (EXIT_SIGNAL:ACCESS) & (ENTRY_SIGNAL/=allowed or IN_SWITCH/:OCC) & (EXIT_SIGNAL/=allowed or ext_pnt/:OCC) & (POS:TRAIN +-> BLOCK) & (ran(POS)=OCC) & (!t1 oftype TRAIN,t2 oftype TRAIN.t1:dom(POS)&t2:dom(POS)&POS(t1)=POS(t2)=>t1=t2) & (in_switch_act:PLATFORM) & (out_switch_act:PLATFORM) & (in_switch_sig=TRUE=>ENTRY_SIGNAL=forbidden) & (out_switch_sig=TRUE=>EXIT_SIGNAL=forbidden) & (in_signal_act:BOOL) & (out_signal_act:BOOL) & (in_signal_act=FALSE or IN_SWITCH/:ran(POS)) & (out_signal_act=FALSE or ext_pnt/:ran(POS)) & (in_signal_act=FALSE or in_switch_sig=FALSE) & (out_signal_act=FALSE or out_switch_sig=FALSE) & (entry_signal_snsr=ENTRY_SIGNAL) & (exit_signal_snsr=EXIT_SIGNAL) & (occ_snsr=OCC)) => (entry_signal_snsr=forbidden) & (in_switch_sig=FALSE) & (in_signal_act=FALSE)
1.2338810666666667E8,6.817487066666667E7,-1.0,1.1727950833333333E8:not((OCC<:BLOCK) & (IN_SWITCH:PLATFORM) & (OUT_SWITCH:PLATFORM) & (ENTRY_SIGNAL:ACCESS) & (EXIT_SIGNAL:ACCESS) & (ENTRY_SIGNAL/=allowed or IN_SWITCH/:OCC) & (EXIT_SIGNAL/=allowed or ext_pnt/:OCC) & (POS:TRAIN +-> BLOCK) & (ran(POS)=OCC) & (!t1 oftype TRAIN,t2 oftype TRAIN.t1:dom(POS)&t2:dom(POS)&POS(t1)=POS(t2)=>t1=t2) & (in_switch_act:PLATFORM) & (out_switch_act:PLATFORM) & (in_switch_sig=TRUE=>ENTRY_SIGNAL=forbidden) & (out_switch_sig=TRUE=>EXIT_SIGNAL=forbidden) & (in_signal_act:BOOL) & (out_signal_act:BOOL) & (in_signal_act=FALSE or IN_SWITCH/:ran(POS)) & (out_signal_act=FALSE or ext_pnt/:ran(POS)) & (in_signal_act=FALSE or in_switch_sig=FALSE) & (out_signal_act=FALSE or out_switch_sig=FALSE) & (entry_signal_snsr=ENTRY_SIGNAL) & (exit_signal_snsr=EXIT_SIGNAL) & (occ_snsr=OCC)) & (entry_signal_snsr=forbidden) & (in_switch_sig=FALSE) & (in_signal_act=FALSE)
4.10411687E8,2.5187807266666666E8,-1.0,3.10793526E8:not((OCC<:BLOCK) & (IN_SWITCH:PLATFORM) & (OUT_SWITCH:PLATFORM) & (ENTRY_SIGNAL:ACCESS) & (EXIT_SIGNAL:ACCESS) & (ENTRY_SIGNAL/=allowed or IN_SWITCH/:OCC) & (EXIT_SIGNAL/=allowed or ext_pnt/:OCC) & (POS:TRAIN +-> BLOCK) & (ran(POS)=OCC) & (!t1 oftype TRAIN,t2 oftype TRAIN.t1:dom(POS)&t2:dom(POS)&POS(t1)=POS(t2)=>t1=t2) & (in_switch_act:PLATFORM) & (out_switch_act:PLATFORM) & (in_switch_sig=TRUE=>ENTRY_SIGNAL=forbidden) & (out_switch_sig=TRUE=>EXIT_SIGNAL=forbidden) & (in_signal_act:BOOL) & (out_signal_act:BOOL) & (in_signal_act=FALSE or IN_SWITCH/:ran(POS)) & (out_signal_act=FALSE or ext_pnt/:ran(POS)) & (in_signal_act=FALSE or in_switch_sig=FALSE) & (out_signal_act=FALSE or out_switch_sig=FALSE) & (entry_signal_snsr=ENTRY_SIGNAL) & (exit_signal_snsr=EXIT_SIGNAL) & (occ_snsr=OCC)) & not((entry_signal_snsr=forbidden) & (in_switch_sig=FALSE) & (in_signal_act=FALSE))
8.838756666666667E7,7.3600654E7,-1.0,2.09024905E8:(OCC<:BLOCK) & (IN_SWITCH:PLATFORM) & (OUT_SWITCH:PLATFORM) & (ENTRY_SIGNAL:ACCESS) & (EXIT_SIGNAL:ACCESS) & (ENTRY_SIGNAL/=allowed or IN_SWITCH/:OCC) & (EXIT_SIGNAL/=allowed or ext_pnt/:OCC) & (POS:TRAIN +-> BLOCK) & (ran(POS)=OCC) & (!t1 oftype TRAIN,t2 oftype TRAIN.t1:dom(POS)&t2:dom(POS)&POS(t1)=POS(t2)=>t1=t2) & (in_switch_act:PLATFORM) & (out_switch_act:PLATFORM) & (in_switch_sig=TRUE=>ENTRY_SIGNAL=forbidden) & (out_switch_sig=TRUE=>EXIT_SIGNAL=forbidden) & (in_signal_act:BOOL) & (out_signal_act:BOOL) & (in_signal_act=FALSE or IN_SWITCH/:ran(POS)) & (out_signal_act=FALSE or ext_pnt/:ran(POS)) & (in_signal_act=FALSE or in_switch_sig=FALSE) & (out_signal_act=FALSE or out_switch_sig=FALSE) & (entry_signal_snsr=ENTRY_SIGNAL) & (exit_signal_snsr=EXIT_SIGNAL) & (occ_snsr=OCC) & (ENTRY_SIGNAL=allowed) & (t:dom(POS)) & (POS(t)=ent_pnt) & (in_signal_act=FALSE)
5.9616682333333336E7,6.855043033333333E7,-1.0,1.85724968E8:not((OCC<:BLOCK) & (IN_SWITCH:PLATFORM) & (OUT_SWITCH:PLATFORM) & (ENTRY_SIGNAL:ACCESS) & (EXIT_SIGNAL:ACCESS) & (ENTRY_SIGNAL/=allowed or IN_SWITCH/:OCC) & (EXIT_SIGNAL/=allowed or ext_pnt/:OCC) & (POS:TRAIN +-> BLOCK) & (ran(POS)=OCC) & (!t1 oftype TRAIN,t2 oftype TRAIN.t1:dom(POS)&t2:dom(POS)&POS(t1)=POS(t2)=>t1=t2) & (in_switch_act:PLATFORM) & (out_switch_act:PLATFORM) & (in_switch_sig=TRUE=>ENTRY_SIGNAL=forbidden) & (out_switch_sig=TRUE=>EXIT_SIGNAL=forbidden) & (in_signal_act:BOOL) & (out_signal_act:BOOL) & (in_signal_act=FALSE or IN_SWITCH/:ran(POS)) & (out_signal_act=FALSE or ext_pnt/:ran(POS)) & (in_signal_act=FALSE or in_switch_sig=FALSE) & (out_signal_act=FALSE or out_switch_sig=FALSE) & (entry_signal_snsr=ENTRY_SIGNAL) & (exit_signal_snsr=EXIT_SIGNAL) & (occ_snsr=OCC)) => not((ENTRY_SIGNAL=allowed) & (t:dom(POS)) & (POS(t)=ent_pnt) & (in_signal_act=FALSE))
9.8248993E7,1.6898969266666666E8,-1.0,1.4865645033333334E8:not((OCC<:BLOCK) & (IN_SWITCH:PLATFORM) & (OUT_SWITCH:PLATFORM) & (ENTRY_SIGNAL:ACCESS) & (EXIT_SIGNAL:ACCESS) & (ENTRY_SIGNAL/=allowed or IN_SWITCH/:OCC) & (EXIT_SIGNAL/=allowed or ext_pnt/:OCC) & (POS:TRAIN +-> BLOCK) & (ran(POS)=OCC) & (!t1 oftype TRAIN,t2 oftype TRAIN.t1:dom(POS)&t2:dom(POS)&POS(t1)=POS(t2)=>t1=t2) & (in_switch_act:PLATFORM) & (out_switch_act:PLATFORM) & (in_switch_sig=TRUE=>ENTRY_SIGNAL=forbidden) & (out_switch_sig=TRUE=>EXIT_SIGNAL=forbidden) & (in_signal_act:BOOL) & (out_signal_act:BOOL) & (in_signal_act=FALSE or IN_SWITCH/:ran(POS)) & (out_signal_act=FALSE or ext_pnt/:ran(POS)) & (in_signal_act=FALSE or in_switch_sig=FALSE) & (out_signal_act=FALSE or out_switch_sig=FALSE) & (entry_signal_snsr=ENTRY_SIGNAL) & (exit_signal_snsr=EXIT_SIGNAL) & (occ_snsr=OCC)) & not((ENTRY_SIGNAL=allowed) & (t:dom(POS)) & (POS(t)=ent_pnt) & (in_signal_act=FALSE))
1.5216774433333334E8,6.982268233333333E7,-1.0,3.16848369E8:not((OCC<:BLOCK) & (IN_SWITCH:PLATFORM) & (OUT_SWITCH:PLATFORM) & (ENTRY_SIGNAL:ACCESS) & (EXIT_SIGNAL:ACCESS) & (ENTRY_SIGNAL/=allowed or IN_SWITCH/:OCC) & (EXIT_SIGNAL/=allowed or ext_pnt/:OCC) & (POS:TRAIN +-> BLOCK) & (ran(POS)=OCC) & (!t1 oftype TRAIN,t2 oftype TRAIN.t1:dom(POS)&t2:dom(POS)&POS(t1)=POS(t2)=>t1=t2) & (in_switch_act:PLATFORM) & (out_switch_act:PLATFORM) & (in_switch_sig=TRUE=>ENTRY_SIGNAL=forbidden) & (out_switch_sig=TRUE=>EXIT_SIGNAL=forbidden) & (in_signal_act:BOOL) & (out_signal_act:BOOL) & (in_signal_act=FALSE or IN_SWITCH/:ran(POS)) & (out_signal_act=FALSE or ext_pnt/:ran(POS)) & (in_signal_act=FALSE or in_switch_sig=FALSE) & (out_signal_act=FALSE or out_switch_sig=FALSE) & (entry_signal_snsr=ENTRY_SIGNAL) & (exit_signal_snsr=EXIT_SIGNAL) & (occ_snsr=OCC)) => (in_signal_act=TRUE)
4.282412586666667E8,6.920190966666667E7,-1.0,7.563714538333333E9:(OCC<:BLOCK) & (IN_SWITCH:PLATFORM) & (OUT_SWITCH:PLATFORM) & (ENTRY_SIGNAL:ACCESS) & (EXIT_SIGNAL:ACCESS) & (ENTRY_SIGNAL/=allowed or IN_SWITCH/:OCC) & (EXIT_SIGNAL/=allowed or ext_pnt/:OCC) & (POS:TRAIN +-> BLOCK) & (ran(POS)=OCC) & (!t1 oftype TRAIN,t2 oftype TRAIN.t1:dom(POS)&t2:dom(POS)&POS(t1)=POS(t2)=>t1=t2) & (in_switch_act:PLATFORM) & (out_switch_act:PLATFORM) & (in_switch_sig=TRUE=>ENTRY_SIGNAL=forbidden) & (out_switch_sig=TRUE=>EXIT_SIGNAL=forbidden) & (in_signal_act:BOOL) & (out_signal_act:BOOL) & (in_signal_act=FALSE or IN_SWITCH/:ran(POS)) & (out_signal_act=FALSE or ext_pnt/:ran(POS)) & (in_signal_act=FALSE or in_switch_sig=FALSE) & (out_signal_act=FALSE or out_switch_sig=FALSE) & (entry_signal_snsr=ENTRY_SIGNAL) & (exit_signal_snsr=EXIT_SIGNAL) & (occ_snsr=OCC) & not((in_signal_act=TRUE))
1.92285648E8,1.21576145E8,-1.0,1.34327673E8:not((OCC<:BLOCK) & (IN_SWITCH:PLATFORM) & (OUT_SWITCH:PLATFORM) & (ENTRY_SIGNAL:ACCESS) & (EXIT_SIGNAL:ACCESS) & (ENTRY_SIGNAL/=allowed or IN_SWITCH/:OCC) & (EXIT_SIGNAL/=allowed or ext_pnt/:OCC) & (POS:TRAIN +-> BLOCK) & (ran(POS)=OCC) & (!t1 oftype TRAIN,t2 oftype TRAIN.t1:dom(POS)&t2:dom(POS)&POS(t1)=POS(t2)=>t1=t2) & (in_switch_act:PLATFORM) & (out_switch_act:PLATFORM) & (in_switch_sig=TRUE=>ENTRY_SIGNAL=forbidden) & (out_switch_sig=TRUE=>EXIT_SIGNAL=forbidden) & (in_signal_act:BOOL) & (out_signal_act:BOOL) & (in_signal_act=FALSE or IN_SWITCH/:ran(POS)) & (out_signal_act=FALSE or ext_pnt/:ran(POS)) & (in_signal_act=FALSE or in_switch_sig=FALSE) & (out_signal_act=FALSE or out_switch_sig=FALSE) & (entry_signal_snsr=ENTRY_SIGNAL) & (exit_signal_snsr=EXIT_SIGNAL) & (occ_snsr=OCC)) & (out_signal_act=FALSE) & (ext_pnt/:occ_snsr) & (out_switch_sig=FALSE)
4.1603195333333336E7,6.3262095E7,-1.0,8.897064866666667E7:not(not((out_signal_act=FALSE) & (ext_pnt/:occ_snsr) & (out_switch_sig=FALSE))) => not((OCC<:BLOCK) & (IN_SWITCH:PLATFORM) & (OUT_SWITCH:PLATFORM) & (ENTRY_SIGNAL:ACCESS) & (EXIT_SIGNAL:ACCESS) & (ENTRY_SIGNAL/=allowed or IN_SWITCH/:OCC) & (EXIT_SIGNAL/=allowed or ext_pnt/:OCC) & (POS:TRAIN +-> BLOCK) & (ran(POS)=OCC) & (!t1 oftype TRAIN,t2 oftype TRAIN.t1:dom(POS)&t2:dom(POS)&POS(t1)=POS(t2)=>t1=t2) & (in_switch_act:PLATFORM) & (out_switch_act:PLATFORM) & (in_switch_sig=TRUE=>ENTRY_SIGNAL=forbidden) & (out_switch_sig=TRUE=>EXIT_SIGNAL=forbidden) & (in_signal_act:BOOL) & (out_signal_act:BOOL) & (in_signal_act=FALSE or IN_SWITCH/:ran(POS)) & (out_signal_act=FALSE or ext_pnt/:ran(POS)) & (in_signal_act=FALSE or in_switch_sig=FALSE) & (out_signal_act=FALSE or out_switch_sig=FALSE) & (entry_signal_snsr=ENTRY_SIGNAL) & (exit_signal_snsr=EXIT_SIGNAL) & (occ_snsr=OCC))
-1.0,-1.0,-1.0,-1.0:(OCC<:BLOCK) & (IN_SWITCH:PLATFORM) & (OUT_SWITCH:PLATFORM) & (ENTRY_SIGNAL:ACCESS) & (EXIT_SIGNAL:ACCESS) & (ENTRY_SIGNAL/=allowed or IN_SWITCH/:OCC) & (EXIT_SIGNAL/=allowed or ext_pnt/:OCC) & (POS:TRAIN +-> BLOCK) & (ran(POS)=OCC) & (!t1 oftype TRAIN,t2 oftype TRAIN.t1:dom(POS)&t2:dom(POS)&POS(t1)=POS(t2)=>t1=t2) & (in_switch_act:PLATFORM) & (out_switch_act:PLATFORM) & (in_switch_sig=TRUE=>ENTRY_SIGNAL=forbidden) & (out_switch_sig=TRUE=>EXIT_SIGNAL=forbidden) & (in_signal_act:BOOL) & (out_signal_act:BOOL) & (in_signal_act=FALSE or IN_SWITCH/:ran(POS)) & (out_signal_act=FALSE or ext_pnt/:ran(POS)) & (in_signal_act=FALSE or in_switch_sig=FALSE) & (out_signal_act=FALSE or out_switch_sig=FALSE) & (entry_signal_snsr=ENTRY_SIGNAL) & (exit_signal_snsr=EXIT_SIGNAL) & (occ_snsr=OCC) & not((POS:TRAIN >+> BLOCK))
3.634680543333333E8,6.892447733333333E7,-1.0,7.6482026E7:not((OCC<:BLOCK) & (IN_SWITCH:PLATFORM) & (OUT_SWITCH:PLATFORM) & (ENTRY_SIGNAL:ACCESS) & (EXIT_SIGNAL:ACCESS) & (ENTRY_SIGNAL/=allowed or IN_SWITCH/:OCC) & (EXIT_SIGNAL/=allowed or ext_pnt/:OCC) & (POS:TRAIN +-> BLOCK) & (ran(POS)=OCC) & (!t1 oftype TRAIN,t2 oftype TRAIN.t1:dom(POS)&t2:dom(POS)&POS(t1)=POS(t2)=>t1=t2) & (in_switch_act:PLATFORM) & (out_switch_act:PLATFORM) & (in_switch_sig=TRUE=>ENTRY_SIGNAL=forbidden) & (out_switch_sig=TRUE=>EXIT_SIGNAL=forbidden) & (in_signal_act:BOOL) & (out_signal_act:BOOL) & (in_signal_act=FALSE or IN_SWITCH/:ran(POS)) & (out_signal_act=FALSE or ext_pnt/:ran(POS)) & (in_signal_act=FALSE or in_switch_sig=FALSE) & (out_signal_act=FALSE or out_switch_sig=FALSE) & (entry_signal_snsr=ENTRY_SIGNAL) & (exit_signal_snsr=EXIT_SIGNAL) & (occ_snsr=OCC)) => (POS:TRAIN >+> BLOCK)
8.92003469E8,9.828808033333333E7,-1.0,9.105122446666666E9:(OCC<:BLOCK) & (IN_SWITCH:PLATFORM) & (OUT_SWITCH:PLATFORM) & (ENTRY_SIGNAL:ACCESS) & (EXIT_SIGNAL:ACCESS) & (ENTRY_SIGNAL/=allowed or IN_SWITCH/:OCC) & (EXIT_SIGNAL/=allowed or ext_pnt/:OCC) & (POS:TRAIN +-> BLOCK) & (ran(POS)=OCC) & (!t1 oftype TRAIN,t2 oftype TRAIN.t1:dom(POS)&t2:dom(POS)&POS(t1)=POS(t2)=>t1=t2) & (in_switch_act:PLATFORM) & (out_switch_act:PLATFORM) & (in_switch_sig=TRUE=>ENTRY_SIGNAL=forbidden) & (out_switch_sig=TRUE=>EXIT_SIGNAL=forbidden) & (in_signal_act:BOOL) & (out_signal_act:BOOL) & (in_signal_act=FALSE or IN_SWITCH/:ran(POS)) & (out_signal_act=FALSE or ext_pnt/:ran(POS)) & (in_signal_act=FALSE or in_switch_sig=FALSE) & (out_signal_act=FALSE or out_switch_sig=FALSE) & (entry_signal_snsr=ENTRY_SIGNAL) & (exit_signal_snsr=EXIT_SIGNAL) & (occ_snsr=OCC) & (in_signal_act=FALSE) & (IN_SWITCH/:occ_snsr) & (in_switch_sig=FALSE) & (ent_pnt/:OCC) & (t/:dom(POS))
-1.0,-1.0,-1.0,-1.0:(OCC<:BLOCK) & (IN_SWITCH:PLATFORM) & (OUT_SWITCH:PLATFORM) & (ENTRY_SIGNAL:ACCESS) & (EXIT_SIGNAL:ACCESS) & (ENTRY_SIGNAL/=allowed or IN_SWITCH/:OCC) & (EXIT_SIGNAL/=allowed or ext_pnt/:OCC) & (POS:TRAIN +-> BLOCK) & (ran(POS)=OCC) & (!t1 oftype TRAIN,t2 oftype TRAIN.t1:dom(POS)&t2:dom(POS)&POS(t1)=POS(t2)=>t1=t2) & (in_switch_act:PLATFORM) & (out_switch_act:PLATFORM) & (in_switch_sig=TRUE=>ENTRY_SIGNAL=forbidden) & (out_switch_sig=TRUE=>EXIT_SIGNAL=forbidden) & (in_signal_act:BOOL) & (out_signal_act:BOOL) & (in_signal_act=FALSE or IN_SWITCH/:ran(POS)) & (out_signal_act=FALSE or ext_pnt/:ran(POS)) & (in_signal_act=FALSE or in_switch_sig=FALSE) & (out_signal_act=FALSE or out_switch_sig=FALSE) & (entry_signal_snsr=ENTRY_SIGNAL) & (exit_signal_snsr=EXIT_SIGNAL) & (occ_snsr=OCC) & (in_signal_act=FALSE) & (IN_SWITCH/:occ_snsr) & (in_switch_sig=FALSE) & (in_switch_sig=TRUE)
3.66443433E9,2.5395559266666665E9,-1.0,2.3416194633333334E8:(OCC<:BLOCK) & (IN_SWITCH:PLATFORM) & (OUT_SWITCH:PLATFORM) & (ENTRY_SIGNAL:ACCESS) & (EXIT_SIGNAL:ACCESS) & (ENTRY_SIGNAL/=allowed or IN_SWITCH/:OCC) & (EXIT_SIGNAL/=allowed or ext_pnt/:OCC) & (POS:TRAIN +-> BLOCK) & (ran(POS)=OCC) & (!t1 oftype TRAIN,t2 oftype TRAIN.t1:dom(POS)&t2:dom(POS)&POS(t1)=POS(t2)=>t1=t2) & (in_switch_act:PLATFORM) & (out_switch_act:PLATFORM) & (in_switch_sig=TRUE=>ENTRY_SIGNAL=forbidden) & (out_switch_sig=TRUE=>EXIT_SIGNAL=forbidden) & (in_signal_act:BOOL) & (out_signal_act:BOOL) & (in_signal_act=FALSE or IN_SWITCH/:ran(POS)) & (out_signal_act=FALSE or ext_pnt/:ran(POS)) & (in_signal_act=FALSE or in_switch_sig=FALSE) & (out_signal_act=FALSE or out_switch_sig=FALSE) & (entry_signal_snsr=ENTRY_SIGNAL) & (exit_signal_snsr=EXIT_SIGNAL) & (occ_snsr=OCC) & (not((in_signal_act=FALSE) & (IN_SWITCH/:occ_snsr) & (in_switch_sig=FALSE)) => (t:dom(POS)) & (POS(t)=ext_pnt))
7.211387286333333E9,4.987993422333333E9,-1.0,9.420712019333334E9:(OCC<:BLOCK) & (IN_SWITCH:PLATFORM) & (OUT_SWITCH:PLATFORM) & (ENTRY_SIGNAL:ACCESS) & (EXIT_SIGNAL:ACCESS) & (ENTRY_SIGNAL/=allowed or IN_SWITCH/:OCC) & (EXIT_SIGNAL/=allowed or ext_pnt/:OCC) & (POS:TRAIN +-> BLOCK) & (ran(POS)=OCC) & (!t1 oftype TRAIN,t2 oftype TRAIN.t1:dom(POS)&t2:dom(POS)&POS(t1)=POS(t2)=>t1=t2) & (in_switch_act:PLATFORM) & (out_switch_act:PLATFORM) & (in_switch_sig=TRUE=>ENTRY_SIGNAL=forbidden) & (out_switch_sig=TRUE=>EXIT_SIGNAL=forbidden) & (in_signal_act:BOOL) & (out_signal_act:BOOL) & (in_signal_act=FALSE or IN_SWITCH/:ran(POS)) & (out_signal_act=FALSE or ext_pnt/:ran(POS)) & (in_signal_act=FALSE or in_switch_sig=FALSE) & (out_signal_act=FALSE or out_switch_sig=FALSE) & (entry_signal_snsr=ENTRY_SIGNAL) & (exit_signal_snsr=EXIT_SIGNAL) & (occ_snsr=OCC) & (in_signal_act=FALSE) & (IN_SWITCH/:occ_snsr) & (in_switch_sig=FALSE) & not((EXIT_SIGNAL=allowed) & (t:dom(POS)) & (POS(t)=OUT_SWITCH) & (out_signal_act=FALSE))
