// Seed: 3902589691
module module_0 (
    input wand id_0,
    output supply1 id_1,
    input supply1 id_2,
    input uwire id_3,
    input uwire id_4,
    input tri0 id_5,
    output wire id_6,
    input wor id_7,
    output supply1 id_8,
    output wand id_9,
    input tri0 id_10,
    output tri1 id_11,
    input wire id_12,
    input tri1 id_13,
    input tri0 id_14,
    input supply0 id_15,
    output tri1 id_16,
    input tri0 id_17,
    input tri1 id_18,
    input uwire id_19,
    input uwire id_20,
    output tri id_21,
    input wand id_22,
    input wire id_23,
    input uwire id_24
);
  uwire  id_26  ,  id_27  ,  id_28  ,  id_29  ,  id_30  ,  id_31  ,  id_32  ,  id_33  ,  id_34  ,  id_35  ,  id_36  ,  id_37  ,  id_38  ,  id_39  ,  id_40  ,  id_41  ,  id_42  ,  id_43  ,  id_44  ,  id_45  ,  id_46  ,  id_47  ,  id_48  ,  id_49  ,  id_50  =  1  ,  id_51  ,  id_52  ,  id_53  ,  id_54  ,  id_55  ,  id_56  ;
  wire id_57;
  assign module_1.id_6 = 0;
endmodule
module module_1 (
    input tri0 id_0,
    output wand id_1,
    input wire id_2,
    output wor id_3,
    output supply1 id_4,
    input supply0 id_5,
    input supply0 id_6
);
  module_0 modCall_1 (
      id_0,
      id_1,
      id_6,
      id_2,
      id_5,
      id_0,
      id_1,
      id_0,
      id_1,
      id_4,
      id_0,
      id_4,
      id_6,
      id_0,
      id_2,
      id_6,
      id_1,
      id_5,
      id_2,
      id_6,
      id_5,
      id_3,
      id_2,
      id_2,
      id_2
  );
  wire id_8;
  wire id_9;
  wire id_10;
endmodule
