
// File generated by pdg version U-2022.12#33f3808fcb#221128
// Copyright 2014-2022 Synopsys, Inc. All rights reserved.
// pdg -I../lib -D__go__ -Verilog -cgo_options-hwswdbg.cfg -DSYNTHESIS_NO_UNGROUP -D__tct_patch__=0 +wtrv32p3_cnn_vlog-hwswdbg/tmp_pdg trv32p3_cnn


// Module div (div.p:L48:C18):

storage_access div : X[X_x_w1_div_main_pdg_w_a] write(x_w1) write_enable(X_x_w1_div_main_pdg_en);

trns_read div : divA divB div_wad;
trns_written div : div_adr div_bsy div_wnc;

has_edc_err div : 0;

multicycle_operations div: divR_divs_divA_divB_div_EX divR_divu_divA_divB_div_EX divR_rems_divA_divB_div_EX divR_remu_divA_divB_div_EX;

// Module dm_merge (dm.p:L37:C22):

trns_read dm_merge : dm_addr dmb_ld dmb_st dmb_wr dmh_ld dmh_st dmh_wr dmw_ld dmw_st dmw_wr wdm_rd;
	// interface : dm_addr dmb_ld dmb_st dmb_wr wdm_rd 
trns_written dm_merge : dmb_rd dmh_rd dmw_rd wdm_addr wdm_ld wdm_st wdm_wr;
	// interface : dmb_rd wdm_addr wdm_ld wdm_st wdm_wr 

has_edc_err dm_merge : 0;

nml_interface dm_merge : DMb;

mem_interface dm_merge : wDM;


// Module dm_wbb (dm.p:L169:C20):

trns_read dm_wbb : edm_rd wdm_addr wdm_ld wdm_st wdm_wr;
	// interface : edm_rd wdm_addr wdm_ld wdm_st wdm_wr 
trns_written dm_wbb : edm_addr edm_ld edm_st edm_wr wdm_rd;
	// interface : edm_addr edm_ld edm_st edm_wr wdm_rd 

has_edc_err dm_wbb : 0;

nml_interface dm_wbb : wDM;

mem_interface dm_wbb : eDM;

