# EEE3530_CA-Final-Sim

This is for the final exam cache hit/miss simulation code.

## Q1: Cache Design and Miss Rate

Base address:
a = 000/0010 0000 0001 1000 0001 0100 0010 0010 0001 0110/000
b = 001/0010 0000 0001 1000 0001 0100 0010 0010 0001 0110/000
