

================================================================
== Vitis HLS Report for 'kernel_attention_4_2_Pipeline_VITIS_LOOP_482_10_VITIS_LOOP_484_11_VITIS_LOOP_486'
================================================================
* Date:           Fri Nov 10 02:20:48 2023

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
* Project:        proj_kernel_EMO
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu250-figd2104-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+-----------+------------+
    |  Clock |  Target  | Estimated | Uncertainty|
    +--------+----------+-----------+------------+
    |ap_clk  |  50.00 ns|  36.500 ns|    13.50 ns|
    +--------+----------+-----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-------+-------+---------+
    |  Latency (cycles) |  Latency (absolute) |    Interval   | Pipeline|
    |   min   |   max   |    min   |    max   |  min  |  max  |   Type  |
    +---------+---------+----------+----------+-------+-------+---------+
    |    28854|    28854|  1.443 ms|  1.443 ms|  28854|  28854|       no|
    +---------+---------+----------+----------+-------+-------+---------+

    + Detail: 
        * Instance: 
        +--------------------------------+----------------------+---------+---------+----------+----------+-----+-----+---------+
        |                                |                      |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
        |            Instance            |        Module        |   min   |   max   |    min   |    max   | min | max |   Type  |
        +--------------------------------+----------------------+---------+---------+----------+----------+-----+-----+---------+
        |grp_generic_erf_double_s_fu_93  |generic_erf_double_s  |       29|       29|  1.450 us|  1.450 us|    1|    1|      yes|
        +--------------------------------+----------------------+---------+---------+----------+----------+-----+-----+---------+

        * Loop: 
        +---------------------------------------------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |                                                         |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip |          |
        |                        Loop Name                        |   min   |   max   |  Latency |  achieved |   target  | Count | Pipelined|
        +---------------------------------------------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |- VITIS_LOOP_482_10_VITIS_LOOP_484_11_VITIS_LOOP_486_12  |    28852|    28852|        42|          1|          1|  28812|       yes|
        +---------------------------------------------------------+---------+---------+----------+-----------+-----------+-------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+-------+---------+---------+------+
|         Name        | BRAM_18K|  DSP  |    FF   |   LUT   | URAM |
+---------------------+---------+-------+---------+---------+------+
|DSP                  |        -|      -|        -|        -|     -|
|Expression           |        -|      -|        0|       42|     -|
|FIFO                 |        -|      -|        -|        -|     -|
|Instance             |        -|      6|        0|      785|     -|
|Memory               |        -|      -|        -|        -|     -|
|Multiplexer          |        -|      -|        -|       54|     -|
|Register             |        -|      -|      515|       64|     -|
+---------------------+---------+-------+---------+---------+------+
|Total                |        0|      6|      515|      945|     0|
+---------------------+---------+-------+---------+---------+------+
|Available SLR        |     1344|   3072|   864000|   432000|   320|
+---------------------+---------+-------+---------+---------+------+
|Utilization SLR (%)  |        0|     ~0|       ~0|       ~0|     0|
+---------------------+---------+-------+---------+---------+------+
|Available            |     5376|  12288|  3456000|  1728000|  1280|
+---------------------+---------+-------+---------+---------+------+
|Utilization (%)      |        0|     ~0|       ~0|       ~0|     0|
+---------------------+---------+-------+---------+---------+------+

+ Detail: 
    * Instance: 
    +--------------------------------------+--------------------------------+---------+----+---+-----+-----+
    |               Instance               |             Module             | BRAM_18K| DSP| FF| LUT | URAM|
    +--------------------------------------+--------------------------------+---------+----+---+-----+-----+
    |dadd_64ns_64ns_64_1_full_dsp_1_U4985  |dadd_64ns_64ns_64_1_full_dsp_1  |        0|   3|  0|  708|    0|
    |fmul_32ns_32ns_32_1_max_dsp_1_U4981   |fmul_32ns_32ns_32_1_max_dsp_1   |        0|   3|  0|   77|    0|
    |fpext_32ns_64_1_no_dsp_1_U4983        |fpext_32ns_64_1_no_dsp_1        |        0|   0|  0|    0|    0|
    |fpext_32ns_64_1_no_dsp_1_U4984        |fpext_32ns_64_1_no_dsp_1        |        0|   0|  0|    0|    0|
    |fptrunc_64ns_32_1_no_dsp_1_U4982      |fptrunc_64ns_32_1_no_dsp_1      |        0|   0|  0|    0|    0|
    +--------------------------------------+--------------------------------+---------+----+---+-----+-----+
    |Total                                 |                                |        0|   6|  0|  785|    0|
    +--------------------------------------+--------------------------------+---------+----+---+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |add_ln482_fu_152_p2               |         +|   0|  0|  22|          15|           1|
    |ap_block_pp0_stage0_01001         |       and|   0|  0|   2|           1|           1|
    |ap_block_state2_pp0_stage0_iter1  |       and|   0|  0|   2|           1|           1|
    |icmp_ln482_fu_146_p2              |      icmp|   0|  0|  12|          15|          13|
    |ap_block_pp0_stage0_11001         |        or|   0|  0|   2|           1|           1|
    |ap_enable_pp0                     |       xor|   0|  0|   2|           1|           2|
    +----------------------------------+----------+----+---+----+------------+------------+
    |Total                             |          |   0|  0|  42|          34|          19|
    +----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------------------------+----+-----------+-----+-----------+
    |                   Name                  | LUT| Input Size| Bits| Total Bits|
    +-----------------------------------------+----+-----------+-----+-----------+
    |ap_done_int                              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter41                 |   9|          2|    1|          2|
    |ap_sig_allocacmp_indvar_flatten826_load  |   9|          2|   15|         30|
    |gmem_blk_n_R                             |   9|          2|    1|          2|
    |gmem_blk_n_W                             |   9|          2|    1|          2|
    |indvar_flatten826_fu_64                  |   9|          2|   15|         30|
    +-----------------------------------------+----+-----------+-----+-----------+
    |Total                                    |  54|         12|   34|         68|
    +-----------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------+----+----+-----+-----------+
    |                Name               | FF | LUT| Bits| Const Bits|
    +-----------------------------------+----+----+-----+-----------+
    |add173_i_reg_228                   |  64|   0|   64|          0|
    |ap_CS_fsm                          |   1|   0|    1|          0|
    |ap_done_reg                        |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter10           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter11           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter12           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter13           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter14           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter15           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter16           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter17           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter18           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter19           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter20           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter21           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter22           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter23           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter24           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter25           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter26           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter27           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter28           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter29           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter30           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter31           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter32           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter33           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter34           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter35           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter36           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter37           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter38           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter39           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter40           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter41           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter8            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter9            |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter10_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter11_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter12_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter13_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter14_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter15_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter16_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter17_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter18_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter19_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter20_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter21_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter22_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter23_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter24_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter25_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter26_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter27_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter28_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter29_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter30_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter31_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter32_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter33_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter34_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter35_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter36_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter37_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter38_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter39_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter40_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter4_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter5_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter6_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter7_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter8_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter9_reg   |   1|   0|    1|          0|
    |conv175_i_reg_243                  |  32|   0|   32|          0|
    |gmem_addr_14_read_reg_203          |  32|   0|   32|          0|
    |icmp_ln482_reg_199                 |   1|   0|    1|          0|
    |indvar_flatten826_fu_64            |  15|   0|   15|          0|
    |tmp_s_reg_223                      |  64|   0|   64|          0|
    |x_assign_reg_218                   |  64|   0|   64|          0|
    |x_reg_208                          |  32|   0|   32|          0|
    |icmp_ln482_reg_199                 |  64|  32|    1|          0|
    |x_reg_208                          |  64|  32|   32|          0|
    +-----------------------------------+----+----+-----+-----------+
    |Total                              | 515|  64|  420|          0|
    +-----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------------------------+-----+-----+------------+----------------------------------------------------------------------------------+--------------+
|                RTL Ports                | Dir | Bits|  Protocol  |                                   Source Object                                  |    C Type    |
+-----------------------------------------+-----+-----+------------+----------------------------------------------------------------------------------+--------------+
|ap_clk                                   |   in|    1|  ap_ctrl_hs|  kernel_attention_4.2_Pipeline_VITIS_LOOP_482_10_VITIS_LOOP_484_11_VITIS_LOOP_486|  return value|
|ap_rst                                   |   in|    1|  ap_ctrl_hs|  kernel_attention_4.2_Pipeline_VITIS_LOOP_482_10_VITIS_LOOP_484_11_VITIS_LOOP_486|  return value|
|ap_start                                 |   in|    1|  ap_ctrl_hs|  kernel_attention_4.2_Pipeline_VITIS_LOOP_482_10_VITIS_LOOP_484_11_VITIS_LOOP_486|  return value|
|ap_done                                  |  out|    1|  ap_ctrl_hs|  kernel_attention_4.2_Pipeline_VITIS_LOOP_482_10_VITIS_LOOP_484_11_VITIS_LOOP_486|  return value|
|ap_idle                                  |  out|    1|  ap_ctrl_hs|  kernel_attention_4.2_Pipeline_VITIS_LOOP_482_10_VITIS_LOOP_484_11_VITIS_LOOP_486|  return value|
|ap_ready                                 |  out|    1|  ap_ctrl_hs|  kernel_attention_4.2_Pipeline_VITIS_LOOP_482_10_VITIS_LOOP_484_11_VITIS_LOOP_486|  return value|
|grp_fu_786_p_din0                        |  out|   64|  ap_ctrl_hs|  kernel_attention_4.2_Pipeline_VITIS_LOOP_482_10_VITIS_LOOP_484_11_VITIS_LOOP_486|  return value|
|grp_fu_786_p_din1                        |  out|   64|  ap_ctrl_hs|  kernel_attention_4.2_Pipeline_VITIS_LOOP_482_10_VITIS_LOOP_484_11_VITIS_LOOP_486|  return value|
|grp_fu_786_p_dout0                       |   in|   64|  ap_ctrl_hs|  kernel_attention_4.2_Pipeline_VITIS_LOOP_482_10_VITIS_LOOP_484_11_VITIS_LOOP_486|  return value|
|grp_fu_786_p_ce                          |  out|    1|  ap_ctrl_hs|  kernel_attention_4.2_Pipeline_VITIS_LOOP_482_10_VITIS_LOOP_484_11_VITIS_LOOP_486|  return value|
|grp_fu_790_p_din0                        |  out|   64|  ap_ctrl_hs|  kernel_attention_4.2_Pipeline_VITIS_LOOP_482_10_VITIS_LOOP_484_11_VITIS_LOOP_486|  return value|
|grp_fu_790_p_din1                        |  out|   64|  ap_ctrl_hs|  kernel_attention_4.2_Pipeline_VITIS_LOOP_482_10_VITIS_LOOP_484_11_VITIS_LOOP_486|  return value|
|grp_fu_790_p_dout0                       |   in|   64|  ap_ctrl_hs|  kernel_attention_4.2_Pipeline_VITIS_LOOP_482_10_VITIS_LOOP_484_11_VITIS_LOOP_486|  return value|
|grp_fu_790_p_ce                          |  out|    1|  ap_ctrl_hs|  kernel_attention_4.2_Pipeline_VITIS_LOOP_482_10_VITIS_LOOP_484_11_VITIS_LOOP_486|  return value|
|grp_generic_erf_double_s_fu_801_p_din1   |  out|   64|  ap_ctrl_hs|  kernel_attention_4.2_Pipeline_VITIS_LOOP_482_10_VITIS_LOOP_484_11_VITIS_LOOP_486|  return value|
|grp_generic_erf_double_s_fu_801_p_dout0  |   in|   64|  ap_ctrl_hs|  kernel_attention_4.2_Pipeline_VITIS_LOOP_482_10_VITIS_LOOP_484_11_VITIS_LOOP_486|  return value|
|grp_generic_erf_double_s_fu_801_p_ce     |  out|    1|  ap_ctrl_hs|  kernel_attention_4.2_Pipeline_VITIS_LOOP_482_10_VITIS_LOOP_484_11_VITIS_LOOP_486|  return value|
|m_axi_gmem_AWVALID                       |  out|    1|       m_axi|                                                                              gmem|       pointer|
|m_axi_gmem_AWREADY                       |   in|    1|       m_axi|                                                                              gmem|       pointer|
|m_axi_gmem_AWADDR                        |  out|   64|       m_axi|                                                                              gmem|       pointer|
|m_axi_gmem_AWID                          |  out|    1|       m_axi|                                                                              gmem|       pointer|
|m_axi_gmem_AWLEN                         |  out|   32|       m_axi|                                                                              gmem|       pointer|
|m_axi_gmem_AWSIZE                        |  out|    3|       m_axi|                                                                              gmem|       pointer|
|m_axi_gmem_AWBURST                       |  out|    2|       m_axi|                                                                              gmem|       pointer|
|m_axi_gmem_AWLOCK                        |  out|    2|       m_axi|                                                                              gmem|       pointer|
|m_axi_gmem_AWCACHE                       |  out|    4|       m_axi|                                                                              gmem|       pointer|
|m_axi_gmem_AWPROT                        |  out|    3|       m_axi|                                                                              gmem|       pointer|
|m_axi_gmem_AWQOS                         |  out|    4|       m_axi|                                                                              gmem|       pointer|
|m_axi_gmem_AWREGION                      |  out|    4|       m_axi|                                                                              gmem|       pointer|
|m_axi_gmem_AWUSER                        |  out|    1|       m_axi|                                                                              gmem|       pointer|
|m_axi_gmem_WVALID                        |  out|    1|       m_axi|                                                                              gmem|       pointer|
|m_axi_gmem_WREADY                        |   in|    1|       m_axi|                                                                              gmem|       pointer|
|m_axi_gmem_WDATA                         |  out|   32|       m_axi|                                                                              gmem|       pointer|
|m_axi_gmem_WSTRB                         |  out|    4|       m_axi|                                                                              gmem|       pointer|
|m_axi_gmem_WLAST                         |  out|    1|       m_axi|                                                                              gmem|       pointer|
|m_axi_gmem_WID                           |  out|    1|       m_axi|                                                                              gmem|       pointer|
|m_axi_gmem_WUSER                         |  out|    1|       m_axi|                                                                              gmem|       pointer|
|m_axi_gmem_ARVALID                       |  out|    1|       m_axi|                                                                              gmem|       pointer|
|m_axi_gmem_ARREADY                       |   in|    1|       m_axi|                                                                              gmem|       pointer|
|m_axi_gmem_ARADDR                        |  out|   64|       m_axi|                                                                              gmem|       pointer|
|m_axi_gmem_ARID                          |  out|    1|       m_axi|                                                                              gmem|       pointer|
|m_axi_gmem_ARLEN                         |  out|   32|       m_axi|                                                                              gmem|       pointer|
|m_axi_gmem_ARSIZE                        |  out|    3|       m_axi|                                                                              gmem|       pointer|
|m_axi_gmem_ARBURST                       |  out|    2|       m_axi|                                                                              gmem|       pointer|
|m_axi_gmem_ARLOCK                        |  out|    2|       m_axi|                                                                              gmem|       pointer|
|m_axi_gmem_ARCACHE                       |  out|    4|       m_axi|                                                                              gmem|       pointer|
|m_axi_gmem_ARPROT                        |  out|    3|       m_axi|                                                                              gmem|       pointer|
|m_axi_gmem_ARQOS                         |  out|    4|       m_axi|                                                                              gmem|       pointer|
|m_axi_gmem_ARREGION                      |  out|    4|       m_axi|                                                                              gmem|       pointer|
|m_axi_gmem_ARUSER                        |  out|    1|       m_axi|                                                                              gmem|       pointer|
|m_axi_gmem_RVALID                        |   in|    1|       m_axi|                                                                              gmem|       pointer|
|m_axi_gmem_RREADY                        |  out|    1|       m_axi|                                                                              gmem|       pointer|
|m_axi_gmem_RDATA                         |   in|   32|       m_axi|                                                                              gmem|       pointer|
|m_axi_gmem_RLAST                         |   in|    1|       m_axi|                                                                              gmem|       pointer|
|m_axi_gmem_RID                           |   in|    1|       m_axi|                                                                              gmem|       pointer|
|m_axi_gmem_RFIFONUM                      |   in|    9|       m_axi|                                                                              gmem|       pointer|
|m_axi_gmem_RUSER                         |   in|    1|       m_axi|                                                                              gmem|       pointer|
|m_axi_gmem_RRESP                         |   in|    2|       m_axi|                                                                              gmem|       pointer|
|m_axi_gmem_BVALID                        |   in|    1|       m_axi|                                                                              gmem|       pointer|
|m_axi_gmem_BREADY                        |  out|    1|       m_axi|                                                                              gmem|       pointer|
|m_axi_gmem_BRESP                         |   in|    2|       m_axi|                                                                              gmem|       pointer|
|m_axi_gmem_BID                           |   in|    1|       m_axi|                                                                              gmem|       pointer|
|m_axi_gmem_BUSER                         |   in|    1|       m_axi|                                                                              gmem|       pointer|
|sext_ln482_1                             |   in|   62|     ap_none|                                                                      sext_ln482_1|        scalar|
|sext_ln482                               |   in|   62|     ap_none|                                                                        sext_ln482|        scalar|
+-----------------------------------------+-----+-----+------------+----------------------------------------------------------------------------------+--------------+

