<?xml version="1.0" encoding="UTF-8"?>
<GenRun Id="RAM_512x72_synth_1" LaunchPart="xcku115-flvb1760-2-e" LaunchTime="1542637735">
  <File Type="VDS-TIMING-PB" Name="RAM_512x72_timing_summary_synth.pb"/>
  <File Type="VDS-TIMINGSUMMARY" Name="RAM_512x72_timing_summary_synth.rpt"/>
  <File Type="RDS-DCP" Name="RAM_512x72.dcp"/>
  <File Type="PA-TCL" Name="RAM_512x72.tcl"/>
  <File Type="REPORTS-TCL" Name="RAM_512x72_reports.tcl"/>
  <File Type="RDS-RDS" Name="RAM_512x72.vds"/>
  <File Type="RDS-PROPCONSTRS" Name="RAM_512x72_drc_synth.rpt"/>
  <File Type="RDS-UTIL" Name="RAM_512x72_utilization_synth.rpt"/>
  <File Type="RDS-UTIL-PB" Name="RAM_512x72_utilization_synth.pb"/>
  <FileSet Name="sources" Type="BlockSrcs" RelSrcDir="$PSRCDIR/RAM_512x72">
    <File Path="$PSRCDIR/sources_1/ip/RAM_512x72/RAM_512x72.xci">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../../../src/kf/framework/firmware/cgn/RAM_512x72.xci"/>
        <Attr Name="ImportTime" Val="1542511031"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <Config>
      <Option Name="TopModule" Val="RAM_512x72"/>
      <Option Name="UseBlackboxStub" Val="1"/>
    </Config>
  </FileSet>
  <FileSet Name="constrs_in" Type="BlockSrcs" RelSrcDir="$PSRCDIR/RAM_512x72">
    <File Path="$PSRCDIR/sources_1/ip/RAM_512x72/RAM_512x72.xci">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../../../src/kf/framework/firmware/cgn/RAM_512x72.xci"/>
        <Attr Name="ImportTime" Val="1542511031"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <Config>
      <Option Name="TopModule" Val="RAM_512x72"/>
      <Option Name="UseBlackboxStub" Val="1"/>
    </Config>
  </FileSet>
  <Strategy Version="1" Minor="2">
    <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2018"/>
    <Step Id="synth_design"/>
  </Strategy>
</GenRun>
