

================================================================
== Vivado HLS Report for 'gru_stack_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s'
================================================================
* Date:           Tue Mar  5 22:49:32 2024

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        myproject_prj
* Solution:       solution1
* Product family: virtexuplus
* Target device:  xcu250-figd2104-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 5.00 ns | 4.362 ns |   0.62 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      801|      821| 4.005 us | 4.105 us |  801|  821|   none  |
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +-------------------------------------------------------------------------+--------------------------------------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |                                                                         |                                                              |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
        |                                 Instance                                |                            Module                            |   min   |   max   |    min   |    max   | min | max |   Type  |
        +-------------------------------------------------------------------------+--------------------------------------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |grp_gru_static_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_177  |gru_static_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s  |       38|       39| 0.190 us | 0.195 us |   38|   39|   none  |
        +-------------------------------------------------------------------------+--------------------------------------------------------------+---------+---------+----------+----------+-----+-----+---------+

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop 1  |      800|      820|  40 ~ 41 |          -|          -|    20|    no    |
        +----------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+-------+---------+---------+------+
|         Name        | BRAM_18K| DSP48E|    FF   |   LUT   | URAM |
+---------------------+---------+-------+---------+---------+------+
|DSP                  |        -|      -|        -|        -|     -|
|Expression           |        -|      -|        0|    49695|     -|
|FIFO                 |        -|      -|        -|        -|     -|
|Instance             |       63|    132|     8157|    18000|     -|
|Memory               |        -|      -|        -|        -|     -|
|Multiplexer          |        -|      -|        -|       48|     -|
|Register             |        -|      -|      432|        -|     -|
+---------------------+---------+-------+---------+---------+------+
|Total                |       63|    132|     8589|    67743|     0|
+---------------------+---------+-------+---------+---------+------+
|Available SLR        |     1344|   3072|   864000|   432000|   320|
+---------------------+---------+-------+---------+---------+------+
|Utilization SLR (%)  |        4|      4|    ~0   |       15|     0|
+---------------------+---------+-------+---------+---------+------+
|Available            |     5376|  12288|  3456000|  1728000|  1280|
+---------------------+---------+-------+---------+---------+------+
|Utilization (%)      |        1|      1|    ~0   |        3|     0|
+---------------------+---------+-------+---------+---------+------+

+ Detail: 
    * Instance: 
    +-------------------------------------------------------------------------+--------------------------------------------------------------+---------+-------+------+-------+-----+
    |                                 Instance                                |                            Module                            | BRAM_18K| DSP48E|  FF  |  LUT  | URAM|
    +-------------------------------------------------------------------------+--------------------------------------------------------------+---------+-------+------+-------+-----+
    |grp_gru_static_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_177  |gru_static_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s  |       63|    132|  8157|  18000|    0|
    +-------------------------------------------------------------------------+--------------------------------------------------------------+---------+-------+------+-------+-----+
    |Total                                                                    |                                                              |       63|    132|  8157|  18000|    0|
    +-------------------------------------------------------------------------+--------------------------------------------------------------+---------+-------+------+-------+-----+

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------+----------+-------+---+------+------------+------------+
    |        Variable Name       | Operation| DSP48E| FF|  LUT | Bitwidth P0| Bitwidth P1|
    +----------------------------+----------+-------+---+------+------------+------------+
    |add_ln203_1_fu_664_p2       |     +    |      0|  0|     8|           8|           2|
    |add_ln203_2_fu_795_p2       |     +    |      0|  0|     8|           8|           3|
    |add_ln203_3_fu_926_p2       |     +    |      0|  0|     8|           8|           3|
    |add_ln203_fu_533_p2         |     +    |      0|  0|     8|           8|           2|
    |iloop_fu_245_p2             |     +    |      0|  0|     6|           5|           1|
    |sub_ln203_10_fu_591_p2      |     -    |      0|  0|    11|           9|          11|
    |sub_ln203_11_fu_597_p2      |     -    |      0|  0|    11|          11|          11|
    |sub_ln203_12_fu_627_p2      |     -    |      0|  0|    11|           9|          11|
    |sub_ln203_13_fu_716_p2      |     -    |      0|  0|    11|          11|          11|
    |sub_ln203_14_fu_722_p2      |     -    |      0|  0|    11|           9|          11|
    |sub_ln203_15_fu_728_p2      |     -    |      0|  0|    11|          11|          11|
    |sub_ln203_16_fu_758_p2      |     -    |      0|  0|    11|           9|          11|
    |sub_ln203_17_fu_847_p2      |     -    |      0|  0|    11|          11|          11|
    |sub_ln203_18_fu_853_p2      |     -    |      0|  0|    11|           9|          11|
    |sub_ln203_19_fu_859_p2      |     -    |      0|  0|    11|          11|          11|
    |sub_ln203_1_fu_323_p2       |     -    |      0|  0|    11|          11|          11|
    |sub_ln203_20_fu_889_p2      |     -    |      0|  0|    11|           9|          11|
    |sub_ln203_21_fu_978_p2      |     -    |      0|  0|    11|          11|          11|
    |sub_ln203_22_fu_984_p2      |     -    |      0|  0|    11|           9|          11|
    |sub_ln203_23_fu_990_p2      |     -    |      0|  0|    11|          11|          11|
    |sub_ln203_24_fu_1020_p2     |     -    |      0|  0|    11|           9|          11|
    |sub_ln203_2_fu_329_p2       |     -    |      0|  0|    11|           9|          11|
    |sub_ln203_3_fu_335_p2       |     -    |      0|  0|    11|          11|          11|
    |sub_ln203_4_fu_365_p2       |     -    |      0|  0|    11|           9|          11|
    |sub_ln203_5_fu_454_p2       |     -    |      0|  0|    11|          11|          11|
    |sub_ln203_6_fu_460_p2       |     -    |      0|  0|    11|           9|          11|
    |sub_ln203_7_fu_466_p2       |     -    |      0|  0|    11|          11|          11|
    |sub_ln203_8_fu_496_p2       |     -    |      0|  0|    11|           9|          11|
    |sub_ln203_9_fu_585_p2       |     -    |      0|  0|    11|          11|          11|
    |sub_ln203_fu_271_p2         |     -    |      0|  0|     8|           8|           8|
    |and_ln203_1_fu_522_p2       |    and   |      0|  0|  1919|        1920|        1920|
    |and_ln203_2_fu_653_p2       |    and   |      0|  0|  1919|        1920|        1920|
    |and_ln203_3_fu_784_p2       |    and   |      0|  0|  1919|        1920|        1920|
    |and_ln203_4_fu_915_p2       |    and   |      0|  0|  1919|        1920|        1920|
    |and_ln203_5_fu_1046_p2      |    and   |      0|  0|  1919|        1920|        1920|
    |and_ln203_fu_391_p2         |    and   |      0|  0|  1919|        1920|        1920|
    |ap_block_state2             |    and   |      0|  0|     2|           1|           1|
    |icmp_ln203_1_fu_426_p2      |   icmp   |      0|  0|    13|          12|          12|
    |icmp_ln203_2_fu_557_p2      |   icmp   |      0|  0|    13|          12|          12|
    |icmp_ln203_3_fu_688_p2      |   icmp   |      0|  0|    13|          12|          12|
    |icmp_ln203_4_fu_819_p2      |   icmp   |      0|  0|    13|          12|          12|
    |icmp_ln203_5_fu_950_p2      |   icmp   |      0|  0|    13|          12|          12|
    |icmp_ln203_fu_295_p2        |   icmp   |      0|  0|    13|          12|          12|
    |icmp_ln487_fu_239_p2        |   icmp   |      0|  0|    11|           5|           5|
    |lshr_ln203_10_fu_1034_p2    |   lshr   |      0|  0|  2171|        1920|        1920|
    |lshr_ln203_11_fu_1040_p2    |   lshr   |      0|  0|  2171|           2|        1920|
    |lshr_ln203_1_fu_385_p2      |   lshr   |      0|  0|  2171|           2|        1920|
    |lshr_ln203_2_fu_510_p2      |   lshr   |      0|  0|  2171|        1920|        1920|
    |lshr_ln203_3_fu_516_p2      |   lshr   |      0|  0|  2171|           2|        1920|
    |lshr_ln203_4_fu_641_p2      |   lshr   |      0|  0|  2171|        1920|        1920|
    |lshr_ln203_5_fu_647_p2      |   lshr   |      0|  0|  2171|           2|        1920|
    |lshr_ln203_6_fu_772_p2      |   lshr   |      0|  0|  2171|        1920|        1920|
    |lshr_ln203_7_fu_778_p2      |   lshr   |      0|  0|  2171|           2|        1920|
    |lshr_ln203_8_fu_903_p2      |   lshr   |      0|  0|  2171|        1920|        1920|
    |lshr_ln203_9_fu_909_p2      |   lshr   |      0|  0|  2171|           2|        1920|
    |lshr_ln203_fu_379_p2        |   lshr   |      0|  0|  2171|        1920|        1920|
    |ap_block_state1             |    or    |      0|  0|     2|           1|           1|
    |empty_21_fu_289_p2          |    or    |      0|  0|    12|          12|           4|
    |empty_23_fu_420_p2          |    or    |      0|  0|    12|          12|           4|
    |empty_25_fu_551_p2          |    or    |      0|  0|    12|          12|           4|
    |empty_27_fu_682_p2          |    or    |      0|  0|    12|          12|           4|
    |empty_29_fu_813_p2          |    or    |      0|  0|    12|          12|           4|
    |empty_31_fu_944_p2          |    or    |      0|  0|    12|          12|           4|
    |or_ln203_fu_402_p2          |    or    |      0|  0|     8|           8|           1|
    |select_ln203_10_fu_742_p3   |  select  |      0|  0|  1919|           1|        1920|
    |select_ln203_11_fu_750_p3   |  select  |      0|  0|    11|           1|          11|
    |select_ln203_12_fu_865_p3   |  select  |      0|  0|    11|           1|          11|
    |select_ln203_13_fu_873_p3   |  select  |      0|  0|  1919|           1|        1920|
    |select_ln203_14_fu_881_p3   |  select  |      0|  0|    11|           1|          11|
    |select_ln203_15_fu_996_p3   |  select  |      0|  0|    11|           1|          11|
    |select_ln203_16_fu_1004_p3  |  select  |      0|  0|  1919|           1|        1920|
    |select_ln203_17_fu_1012_p3  |  select  |      0|  0|    11|           1|          11|
    |select_ln203_1_fu_349_p3    |  select  |      0|  0|  1919|           1|        1920|
    |select_ln203_2_fu_357_p3    |  select  |      0|  0|    11|           1|          11|
    |select_ln203_3_fu_472_p3    |  select  |      0|  0|    11|           1|          11|
    |select_ln203_4_fu_480_p3    |  select  |      0|  0|  1919|           1|        1920|
    |select_ln203_5_fu_488_p3    |  select  |      0|  0|    11|           1|          11|
    |select_ln203_6_fu_603_p3    |  select  |      0|  0|    11|           1|          11|
    |select_ln203_7_fu_611_p3    |  select  |      0|  0|  1919|           1|        1920|
    |select_ln203_8_fu_619_p3    |  select  |      0|  0|    11|           1|          11|
    |select_ln203_9_fu_734_p3    |  select  |      0|  0|    11|           1|          11|
    |select_ln203_fu_341_p3      |  select  |      0|  0|    11|           1|          11|
    +----------------------------+----------+-------+---+------+------------+------------+
    |Total                       |          |      0|  0| 49695|       23514|       46599|
    +----------------------------+----------+-------+---+------+------------+------------+

    * Multiplexer: 
    +-----------------+----+-----------+-----+-----------+
    |       Name      | LUT| Input Size| Bits| Total Bits|
    +-----------------+----+-----------+-----+-----------+
    |ap_NS_fsm        |  21|          4|    1|          4|
    |ap_done          |   9|          2|    1|          2|
    |data_V_blk_n     |   9|          2|    1|          2|
    |iloop_0_reg_166  |   9|          2|    5|         10|
    +-----------------+----+-----------+-----+-----------+
    |Total            |  48|         10|    8|         18|
    +-----------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------------------------------------------------------------------+----+----+-----+-----------+
    |                                         Name                                         | FF | LUT| Bits| Const Bits|
    +--------------------------------------------------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                                                             |   3|   0|    3|          0|
    |ap_done_reg                                                                           |   1|   0|    1|          0|
    |data_in_0_V_reg_1465                                                                  |  16|   0|   16|          0|
    |data_in_1_V_reg_1470                                                                  |  16|   0|   16|          0|
    |data_in_2_V_reg_1475                                                                  |  16|   0|   16|          0|
    |data_in_3_V_reg_1480                                                                  |  16|   0|   16|          0|
    |data_in_4_V_reg_1485                                                                  |  16|   0|   16|          0|
    |data_in_5_V_reg_1490                                                                  |  16|   0|   16|          0|
    |grp_gru_static_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_177_ap_start_reg  |   1|   0|    1|          0|
    |h_state_V114_0                                                                        |  16|   0|   16|          0|
    |h_state_V114_1                                                                        |  16|   0|   16|          0|
    |h_state_V114_10                                                                       |  16|   0|   16|          0|
    |h_state_V114_11                                                                       |  16|   0|   16|          0|
    |h_state_V114_12                                                                       |  16|   0|   16|          0|
    |h_state_V114_13                                                                       |  16|   0|   16|          0|
    |h_state_V114_14                                                                       |  16|   0|   16|          0|
    |h_state_V114_15                                                                       |  16|   0|   16|          0|
    |h_state_V114_16                                                                       |  16|   0|   16|          0|
    |h_state_V114_17                                                                       |  16|   0|   16|          0|
    |h_state_V114_18                                                                       |  16|   0|   16|          0|
    |h_state_V114_19                                                                       |  16|   0|   16|          0|
    |h_state_V114_2                                                                        |  16|   0|   16|          0|
    |h_state_V114_3                                                                        |  16|   0|   16|          0|
    |h_state_V114_4                                                                        |  16|   0|   16|          0|
    |h_state_V114_5                                                                        |  16|   0|   16|          0|
    |h_state_V114_6                                                                        |  16|   0|   16|          0|
    |h_state_V114_7                                                                        |  16|   0|   16|          0|
    |h_state_V114_8                                                                        |  16|   0|   16|          0|
    |h_state_V114_9                                                                        |  16|   0|   16|          0|
    |iloop_0_reg_166                                                                       |   5|   0|    5|          0|
    |iloop_reg_1460                                                                        |   5|   0|    5|          0|
    |reset_state_0_reg_152                                                                 |   1|   0|    1|          0|
    +--------------------------------------------------------------------------------------+----+----+-----+-----------+
    |Total                                                                                 | 432|   0|  432|          0|
    +--------------------------------------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------+-----+------+------------+------------------------------------------------------------------------+--------------+
|   RTL Ports   | Dir | Bits |  Protocol  |                              Source Object                             |    C Type    |
+---------------+-----+------+------------+------------------------------------------------------------------------+--------------+
|ap_clk         |  in |     1| ap_ctrl_hs | gru_stack<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config2> | return value |
|ap_rst         |  in |     1| ap_ctrl_hs | gru_stack<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config2> | return value |
|ap_start       |  in |     1| ap_ctrl_hs | gru_stack<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config2> | return value |
|ap_done        | out |     1| ap_ctrl_hs | gru_stack<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config2> | return value |
|ap_continue    |  in |     1| ap_ctrl_hs | gru_stack<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config2> | return value |
|ap_idle        | out |     1| ap_ctrl_hs | gru_stack<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config2> | return value |
|ap_ready       | out |     1| ap_ctrl_hs | gru_stack<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config2> | return value |
|ap_return_0    | out |    16| ap_ctrl_hs | gru_stack<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config2> | return value |
|ap_return_1    | out |    16| ap_ctrl_hs | gru_stack<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config2> | return value |
|ap_return_2    | out |    16| ap_ctrl_hs | gru_stack<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config2> | return value |
|ap_return_3    | out |    16| ap_ctrl_hs | gru_stack<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config2> | return value |
|ap_return_4    | out |    16| ap_ctrl_hs | gru_stack<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config2> | return value |
|ap_return_5    | out |    16| ap_ctrl_hs | gru_stack<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config2> | return value |
|ap_return_6    | out |    16| ap_ctrl_hs | gru_stack<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config2> | return value |
|ap_return_7    | out |    16| ap_ctrl_hs | gru_stack<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config2> | return value |
|ap_return_8    | out |    16| ap_ctrl_hs | gru_stack<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config2> | return value |
|ap_return_9    | out |    16| ap_ctrl_hs | gru_stack<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config2> | return value |
|ap_return_10   | out |    16| ap_ctrl_hs | gru_stack<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config2> | return value |
|ap_return_11   | out |    16| ap_ctrl_hs | gru_stack<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config2> | return value |
|ap_return_12   | out |    16| ap_ctrl_hs | gru_stack<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config2> | return value |
|ap_return_13   | out |    16| ap_ctrl_hs | gru_stack<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config2> | return value |
|ap_return_14   | out |    16| ap_ctrl_hs | gru_stack<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config2> | return value |
|ap_return_15   | out |    16| ap_ctrl_hs | gru_stack<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config2> | return value |
|ap_return_16   | out |    16| ap_ctrl_hs | gru_stack<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config2> | return value |
|ap_return_17   | out |    16| ap_ctrl_hs | gru_stack<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config2> | return value |
|ap_return_18   | out |    16| ap_ctrl_hs | gru_stack<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config2> | return value |
|ap_return_19   | out |    16| ap_ctrl_hs | gru_stack<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config2> | return value |
|data_V         |  in |  1920|   ap_vld   |                                 data_V                                 |    pointer   |
|data_V_ap_vld  |  in |     1|   ap_vld   |                                 data_V                                 |    pointer   |
+---------------+-----+------+------------+------------------------------------------------------------------------+--------------+

