{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1671024248166 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1671024248167 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Dec 14 21:24:08 2022 " "Processing started: Wed Dec 14 21:24:08 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1671024248167 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1671024248167 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Calc -c Calc " "Command: quartus_map --read_settings_files=on --write_settings_files=off Calc -c Calc" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1671024248167 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1671024248360 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "Calc.v(168) " "Verilog HDL warning at Calc.v(168): extended using \"x\" or \"z\"" {  } { { "Calc.v" "" { Text "C:/Users/suxto/Documents/FPGA/Calc/Calc.v" 168 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1671024248386 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "calc.v 3 3 " "Found 3 design units, including 3 entities, in source file calc.v" { { "Info" "ISGN_ENTITY_NAME" "1 A74LS181 " "Found entity 1: A74LS181" {  } { { "Calc.v" "" { Text "C:/Users/suxto/Documents/FPGA/Calc/Calc.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1671024248387 ""} { "Info" "ISGN_ENTITY_NAME" "2 StaticLED " "Found entity 2: StaticLED" {  } { { "Calc.v" "" { Text "C:/Users/suxto/Documents/FPGA/Calc/Calc.v" 141 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1671024248387 ""} { "Info" "ISGN_ENTITY_NAME" "3 Calc " "Found entity 3: Calc" {  } { { "Calc.v" "" { Text "C:/Users/suxto/Documents/FPGA/Calc/Calc.v" 175 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1671024248387 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1671024248387 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Calc " "Elaborating entity \"Calc\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1671024248406 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "A74LS181 A74LS181:ALU " "Elaborating entity \"A74LS181\" for hierarchy \"A74LS181:ALU\"" {  } { { "Calc.v" "ALU" { Text "C:/Users/suxto/Documents/FPGA/Calc/Calc.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1671024248413 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "A Calc.v(20) " "Verilog HDL Always Construct warning at Calc.v(20): variable \"A\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Calc.v" "" { Text "C:/Users/suxto/Documents/FPGA/Calc/Calc.v" 20 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1671024248413 "|Calc|A74LS181:ALU"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "B Calc.v(21) " "Verilog HDL Always Construct warning at Calc.v(21): variable \"B\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Calc.v" "" { Text "C:/Users/suxto/Documents/FPGA/Calc/Calc.v" 21 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1671024248413 "|Calc|A74LS181:ALU"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "M Calc.v(24) " "Verilog HDL Always Construct warning at Calc.v(24): variable \"M\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Calc.v" "" { Text "C:/Users/suxto/Documents/FPGA/Calc/Calc.v" 24 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1671024248413 "|Calc|A74LS181:ALU"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "CN Calc.v(26) " "Verilog HDL Always Construct warning at Calc.v(26): variable \"CN\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Calc.v" "" { Text "C:/Users/suxto/Documents/FPGA/Calc/Calc.v" 26 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1671024248413 "|Calc|A74LS181:ALU"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "A Calc.v(26) " "Verilog HDL Always Construct warning at Calc.v(26): variable \"A\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Calc.v" "" { Text "C:/Users/suxto/Documents/FPGA/Calc/Calc.v" 26 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1671024248414 "|Calc|A74LS181:ALU"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "A Calc.v(27) " "Verilog HDL Always Construct warning at Calc.v(27): variable \"A\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Calc.v" "" { Text "C:/Users/suxto/Documents/FPGA/Calc/Calc.v" 27 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1671024248414 "|Calc|A74LS181:ALU"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 Calc.v(27) " "Verilog HDL assignment warning at Calc.v(27): truncated value with size 32 to match size of target (5)" {  } { { "Calc.v" "" { Text "C:/Users/suxto/Documents/FPGA/Calc/Calc.v" 27 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1671024248414 "|Calc|A74LS181:ALU"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "M Calc.v(31) " "Verilog HDL Always Construct warning at Calc.v(31): variable \"M\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Calc.v" "" { Text "C:/Users/suxto/Documents/FPGA/Calc/Calc.v" 31 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1671024248414 "|Calc|A74LS181:ALU"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "A Calc.v(31) " "Verilog HDL Always Construct warning at Calc.v(31): variable \"A\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Calc.v" "" { Text "C:/Users/suxto/Documents/FPGA/Calc/Calc.v" 31 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1671024248414 "|Calc|A74LS181:ALU"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "B Calc.v(31) " "Verilog HDL Always Construct warning at Calc.v(31): variable \"B\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Calc.v" "" { Text "C:/Users/suxto/Documents/FPGA/Calc/Calc.v" 31 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1671024248414 "|Calc|A74LS181:ALU"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "CN Calc.v(33) " "Verilog HDL Always Construct warning at Calc.v(33): variable \"CN\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Calc.v" "" { Text "C:/Users/suxto/Documents/FPGA/Calc/Calc.v" 33 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1671024248414 "|Calc|A74LS181:ALU"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "A Calc.v(33) " "Verilog HDL Always Construct warning at Calc.v(33): variable \"A\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Calc.v" "" { Text "C:/Users/suxto/Documents/FPGA/Calc/Calc.v" 33 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1671024248414 "|Calc|A74LS181:ALU"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "B Calc.v(33) " "Verilog HDL Always Construct warning at Calc.v(33): variable \"B\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Calc.v" "" { Text "C:/Users/suxto/Documents/FPGA/Calc/Calc.v" 33 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1671024248414 "|Calc|A74LS181:ALU"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "A Calc.v(34) " "Verilog HDL Always Construct warning at Calc.v(34): variable \"A\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Calc.v" "" { Text "C:/Users/suxto/Documents/FPGA/Calc/Calc.v" 34 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1671024248414 "|Calc|A74LS181:ALU"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "B Calc.v(34) " "Verilog HDL Always Construct warning at Calc.v(34): variable \"B\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Calc.v" "" { Text "C:/Users/suxto/Documents/FPGA/Calc/Calc.v" 34 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1671024248414 "|Calc|A74LS181:ALU"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 Calc.v(34) " "Verilog HDL assignment warning at Calc.v(34): truncated value with size 32 to match size of target (5)" {  } { { "Calc.v" "" { Text "C:/Users/suxto/Documents/FPGA/Calc/Calc.v" 34 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1671024248414 "|Calc|A74LS181:ALU"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "M Calc.v(38) " "Verilog HDL Always Construct warning at Calc.v(38): variable \"M\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Calc.v" "" { Text "C:/Users/suxto/Documents/FPGA/Calc/Calc.v" 38 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1671024248414 "|Calc|A74LS181:ALU"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "B Calc.v(38) " "Verilog HDL Always Construct warning at Calc.v(38): variable \"B\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Calc.v" "" { Text "C:/Users/suxto/Documents/FPGA/Calc/Calc.v" 38 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1671024248414 "|Calc|A74LS181:ALU"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "CN Calc.v(40) " "Verilog HDL Always Construct warning at Calc.v(40): variable \"CN\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Calc.v" "" { Text "C:/Users/suxto/Documents/FPGA/Calc/Calc.v" 40 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1671024248414 "|Calc|A74LS181:ALU"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "A Calc.v(40) " "Verilog HDL Always Construct warning at Calc.v(40): variable \"A\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Calc.v" "" { Text "C:/Users/suxto/Documents/FPGA/Calc/Calc.v" 40 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1671024248414 "|Calc|A74LS181:ALU"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "A Calc.v(41) " "Verilog HDL Always Construct warning at Calc.v(41): variable \"A\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Calc.v" "" { Text "C:/Users/suxto/Documents/FPGA/Calc/Calc.v" 41 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1671024248414 "|Calc|A74LS181:ALU"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 Calc.v(41) " "Verilog HDL assignment warning at Calc.v(41): truncated value with size 32 to match size of target (5)" {  } { { "Calc.v" "" { Text "C:/Users/suxto/Documents/FPGA/Calc/Calc.v" 41 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1671024248414 "|Calc|A74LS181:ALU"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "M Calc.v(45) " "Verilog HDL Always Construct warning at Calc.v(45): variable \"M\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Calc.v" "" { Text "C:/Users/suxto/Documents/FPGA/Calc/Calc.v" 45 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1671024248414 "|Calc|A74LS181:ALU"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "CN Calc.v(47) " "Verilog HDL Always Construct warning at Calc.v(47): variable \"CN\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Calc.v" "" { Text "C:/Users/suxto/Documents/FPGA/Calc/Calc.v" 47 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1671024248414 "|Calc|A74LS181:ALU"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 Calc.v(47) " "Verilog HDL assignment warning at Calc.v(47): truncated value with size 32 to match size of target (5)" {  } { { "Calc.v" "" { Text "C:/Users/suxto/Documents/FPGA/Calc/Calc.v" 47 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1671024248414 "|Calc|A74LS181:ALU"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "M Calc.v(52) " "Verilog HDL Always Construct warning at Calc.v(52): variable \"M\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Calc.v" "" { Text "C:/Users/suxto/Documents/FPGA/Calc/Calc.v" 52 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1671024248415 "|Calc|A74LS181:ALU"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "A Calc.v(52) " "Verilog HDL Always Construct warning at Calc.v(52): variable \"A\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Calc.v" "" { Text "C:/Users/suxto/Documents/FPGA/Calc/Calc.v" 52 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1671024248415 "|Calc|A74LS181:ALU"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "B Calc.v(52) " "Verilog HDL Always Construct warning at Calc.v(52): variable \"B\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Calc.v" "" { Text "C:/Users/suxto/Documents/FPGA/Calc/Calc.v" 52 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1671024248415 "|Calc|A74LS181:ALU"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "CN Calc.v(54) " "Verilog HDL Always Construct warning at Calc.v(54): variable \"CN\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Calc.v" "" { Text "C:/Users/suxto/Documents/FPGA/Calc/Calc.v" 54 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1671024248415 "|Calc|A74LS181:ALU"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "A Calc.v(54) " "Verilog HDL Always Construct warning at Calc.v(54): variable \"A\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Calc.v" "" { Text "C:/Users/suxto/Documents/FPGA/Calc/Calc.v" 54 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1671024248415 "|Calc|A74LS181:ALU"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "A Calc.v(55) " "Verilog HDL Always Construct warning at Calc.v(55): variable \"A\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Calc.v" "" { Text "C:/Users/suxto/Documents/FPGA/Calc/Calc.v" 55 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1671024248415 "|Calc|A74LS181:ALU"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 Calc.v(55) " "Verilog HDL assignment warning at Calc.v(55): truncated value with size 32 to match size of target (5)" {  } { { "Calc.v" "" { Text "C:/Users/suxto/Documents/FPGA/Calc/Calc.v" 55 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1671024248415 "|Calc|A74LS181:ALU"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "M Calc.v(59) " "Verilog HDL Always Construct warning at Calc.v(59): variable \"M\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Calc.v" "" { Text "C:/Users/suxto/Documents/FPGA/Calc/Calc.v" 59 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1671024248415 "|Calc|A74LS181:ALU"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "CN Calc.v(61) " "Verilog HDL Always Construct warning at Calc.v(61): variable \"CN\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Calc.v" "" { Text "C:/Users/suxto/Documents/FPGA/Calc/Calc.v" 61 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1671024248415 "|Calc|A74LS181:ALU"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "A Calc.v(61) " "Verilog HDL Always Construct warning at Calc.v(61): variable \"A\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Calc.v" "" { Text "C:/Users/suxto/Documents/FPGA/Calc/Calc.v" 61 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1671024248415 "|Calc|A74LS181:ALU"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "B Calc.v(61) " "Verilog HDL Always Construct warning at Calc.v(61): variable \"B\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Calc.v" "" { Text "C:/Users/suxto/Documents/FPGA/Calc/Calc.v" 61 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1671024248415 "|Calc|A74LS181:ALU"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "A Calc.v(62) " "Verilog HDL Always Construct warning at Calc.v(62): variable \"A\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Calc.v" "" { Text "C:/Users/suxto/Documents/FPGA/Calc/Calc.v" 62 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1671024248415 "|Calc|A74LS181:ALU"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "B Calc.v(62) " "Verilog HDL Always Construct warning at Calc.v(62): variable \"B\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Calc.v" "" { Text "C:/Users/suxto/Documents/FPGA/Calc/Calc.v" 62 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1671024248415 "|Calc|A74LS181:ALU"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 Calc.v(62) " "Verilog HDL assignment warning at Calc.v(62): truncated value with size 32 to match size of target (5)" {  } { { "Calc.v" "" { Text "C:/Users/suxto/Documents/FPGA/Calc/Calc.v" 62 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1671024248415 "|Calc|A74LS181:ALU"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "M Calc.v(66) " "Verilog HDL Always Construct warning at Calc.v(66): variable \"M\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Calc.v" "" { Text "C:/Users/suxto/Documents/FPGA/Calc/Calc.v" 66 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1671024248416 "|Calc|A74LS181:ALU"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "A Calc.v(66) " "Verilog HDL Always Construct warning at Calc.v(66): variable \"A\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Calc.v" "" { Text "C:/Users/suxto/Documents/FPGA/Calc/Calc.v" 66 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1671024248416 "|Calc|A74LS181:ALU"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "B Calc.v(66) " "Verilog HDL Always Construct warning at Calc.v(66): variable \"B\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Calc.v" "" { Text "C:/Users/suxto/Documents/FPGA/Calc/Calc.v" 66 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1671024248416 "|Calc|A74LS181:ALU"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "CN Calc.v(68) " "Verilog HDL Always Construct warning at Calc.v(68): variable \"CN\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Calc.v" "" { Text "C:/Users/suxto/Documents/FPGA/Calc/Calc.v" 68 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1671024248416 "|Calc|A74LS181:ALU"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "A Calc.v(68) " "Verilog HDL Always Construct warning at Calc.v(68): variable \"A\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Calc.v" "" { Text "C:/Users/suxto/Documents/FPGA/Calc/Calc.v" 68 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1671024248416 "|Calc|A74LS181:ALU"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "B Calc.v(68) " "Verilog HDL Always Construct warning at Calc.v(68): variable \"B\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Calc.v" "" { Text "C:/Users/suxto/Documents/FPGA/Calc/Calc.v" 68 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1671024248416 "|Calc|A74LS181:ALU"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 Calc.v(68) " "Verilog HDL assignment warning at Calc.v(68): truncated value with size 32 to match size of target (5)" {  } { { "Calc.v" "" { Text "C:/Users/suxto/Documents/FPGA/Calc/Calc.v" 68 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1671024248416 "|Calc|A74LS181:ALU"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "A Calc.v(69) " "Verilog HDL Always Construct warning at Calc.v(69): variable \"A\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Calc.v" "" { Text "C:/Users/suxto/Documents/FPGA/Calc/Calc.v" 69 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1671024248416 "|Calc|A74LS181:ALU"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "B Calc.v(69) " "Verilog HDL Always Construct warning at Calc.v(69): variable \"B\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Calc.v" "" { Text "C:/Users/suxto/Documents/FPGA/Calc/Calc.v" 69 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1671024248416 "|Calc|A74LS181:ALU"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "M Calc.v(73) " "Verilog HDL Always Construct warning at Calc.v(73): variable \"M\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Calc.v" "" { Text "C:/Users/suxto/Documents/FPGA/Calc/Calc.v" 73 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1671024248416 "|Calc|A74LS181:ALU"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "A Calc.v(73) " "Verilog HDL Always Construct warning at Calc.v(73): variable \"A\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Calc.v" "" { Text "C:/Users/suxto/Documents/FPGA/Calc/Calc.v" 73 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1671024248416 "|Calc|A74LS181:ALU"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "CN Calc.v(75) " "Verilog HDL Always Construct warning at Calc.v(75): variable \"CN\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Calc.v" "" { Text "C:/Users/suxto/Documents/FPGA/Calc/Calc.v" 75 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1671024248416 "|Calc|A74LS181:ALU"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "A Calc.v(75) " "Verilog HDL Always Construct warning at Calc.v(75): variable \"A\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Calc.v" "" { Text "C:/Users/suxto/Documents/FPGA/Calc/Calc.v" 75 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1671024248416 "|Calc|A74LS181:ALU"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 Calc.v(75) " "Verilog HDL assignment warning at Calc.v(75): truncated value with size 32 to match size of target (5)" {  } { { "Calc.v" "" { Text "C:/Users/suxto/Documents/FPGA/Calc/Calc.v" 75 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1671024248416 "|Calc|A74LS181:ALU"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "A Calc.v(76) " "Verilog HDL Always Construct warning at Calc.v(76): variable \"A\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Calc.v" "" { Text "C:/Users/suxto/Documents/FPGA/Calc/Calc.v" 76 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1671024248417 "|Calc|A74LS181:ALU"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "M Calc.v(80) " "Verilog HDL Always Construct warning at Calc.v(80): variable \"M\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Calc.v" "" { Text "C:/Users/suxto/Documents/FPGA/Calc/Calc.v" 80 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1671024248417 "|Calc|A74LS181:ALU"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "B Calc.v(80) " "Verilog HDL Always Construct warning at Calc.v(80): variable \"B\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Calc.v" "" { Text "C:/Users/suxto/Documents/FPGA/Calc/Calc.v" 80 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1671024248417 "|Calc|A74LS181:ALU"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "CN Calc.v(82) " "Verilog HDL Always Construct warning at Calc.v(82): variable \"CN\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Calc.v" "" { Text "C:/Users/suxto/Documents/FPGA/Calc/Calc.v" 82 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1671024248417 "|Calc|A74LS181:ALU"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "A Calc.v(82) " "Verilog HDL Always Construct warning at Calc.v(82): variable \"A\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Calc.v" "" { Text "C:/Users/suxto/Documents/FPGA/Calc/Calc.v" 82 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1671024248417 "|Calc|A74LS181:ALU"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "B Calc.v(82) " "Verilog HDL Always Construct warning at Calc.v(82): variable \"B\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Calc.v" "" { Text "C:/Users/suxto/Documents/FPGA/Calc/Calc.v" 82 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1671024248417 "|Calc|A74LS181:ALU"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "A Calc.v(83) " "Verilog HDL Always Construct warning at Calc.v(83): variable \"A\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Calc.v" "" { Text "C:/Users/suxto/Documents/FPGA/Calc/Calc.v" 83 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1671024248417 "|Calc|A74LS181:ALU"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "B Calc.v(83) " "Verilog HDL Always Construct warning at Calc.v(83): variable \"B\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Calc.v" "" { Text "C:/Users/suxto/Documents/FPGA/Calc/Calc.v" 83 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1671024248417 "|Calc|A74LS181:ALU"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 Calc.v(83) " "Verilog HDL assignment warning at Calc.v(83): truncated value with size 32 to match size of target (5)" {  } { { "Calc.v" "" { Text "C:/Users/suxto/Documents/FPGA/Calc/Calc.v" 83 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1671024248417 "|Calc|A74LS181:ALU"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "M Calc.v(87) " "Verilog HDL Always Construct warning at Calc.v(87): variable \"M\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Calc.v" "" { Text "C:/Users/suxto/Documents/FPGA/Calc/Calc.v" 87 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1671024248417 "|Calc|A74LS181:ALU"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "A Calc.v(87) " "Verilog HDL Always Construct warning at Calc.v(87): variable \"A\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Calc.v" "" { Text "C:/Users/suxto/Documents/FPGA/Calc/Calc.v" 87 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1671024248417 "|Calc|A74LS181:ALU"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "B Calc.v(87) " "Verilog HDL Always Construct warning at Calc.v(87): variable \"B\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Calc.v" "" { Text "C:/Users/suxto/Documents/FPGA/Calc/Calc.v" 87 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1671024248417 "|Calc|A74LS181:ALU"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "CN Calc.v(89) " "Verilog HDL Always Construct warning at Calc.v(89): variable \"CN\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Calc.v" "" { Text "C:/Users/suxto/Documents/FPGA/Calc/Calc.v" 89 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1671024248417 "|Calc|A74LS181:ALU"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "A Calc.v(89) " "Verilog HDL Always Construct warning at Calc.v(89): variable \"A\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Calc.v" "" { Text "C:/Users/suxto/Documents/FPGA/Calc/Calc.v" 89 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1671024248417 "|Calc|A74LS181:ALU"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "B Calc.v(89) " "Verilog HDL Always Construct warning at Calc.v(89): variable \"B\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Calc.v" "" { Text "C:/Users/suxto/Documents/FPGA/Calc/Calc.v" 89 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1671024248417 "|Calc|A74LS181:ALU"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "A Calc.v(90) " "Verilog HDL Always Construct warning at Calc.v(90): variable \"A\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Calc.v" "" { Text "C:/Users/suxto/Documents/FPGA/Calc/Calc.v" 90 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1671024248418 "|Calc|A74LS181:ALU"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "B Calc.v(90) " "Verilog HDL Always Construct warning at Calc.v(90): variable \"B\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Calc.v" "" { Text "C:/Users/suxto/Documents/FPGA/Calc/Calc.v" 90 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1671024248418 "|Calc|A74LS181:ALU"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 Calc.v(90) " "Verilog HDL assignment warning at Calc.v(90): truncated value with size 32 to match size of target (5)" {  } { { "Calc.v" "" { Text "C:/Users/suxto/Documents/FPGA/Calc/Calc.v" 90 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1671024248418 "|Calc|A74LS181:ALU"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "M Calc.v(94) " "Verilog HDL Always Construct warning at Calc.v(94): variable \"M\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Calc.v" "" { Text "C:/Users/suxto/Documents/FPGA/Calc/Calc.v" 94 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1671024248418 "|Calc|A74LS181:ALU"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "B Calc.v(94) " "Verilog HDL Always Construct warning at Calc.v(94): variable \"B\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Calc.v" "" { Text "C:/Users/suxto/Documents/FPGA/Calc/Calc.v" 94 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1671024248418 "|Calc|A74LS181:ALU"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "CN Calc.v(96) " "Verilog HDL Always Construct warning at Calc.v(96): variable \"CN\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Calc.v" "" { Text "C:/Users/suxto/Documents/FPGA/Calc/Calc.v" 96 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1671024248418 "|Calc|A74LS181:ALU"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "A Calc.v(96) " "Verilog HDL Always Construct warning at Calc.v(96): variable \"A\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Calc.v" "" { Text "C:/Users/suxto/Documents/FPGA/Calc/Calc.v" 96 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1671024248418 "|Calc|A74LS181:ALU"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "B Calc.v(96) " "Verilog HDL Always Construct warning at Calc.v(96): variable \"B\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Calc.v" "" { Text "C:/Users/suxto/Documents/FPGA/Calc/Calc.v" 96 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1671024248418 "|Calc|A74LS181:ALU"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "A Calc.v(97) " "Verilog HDL Always Construct warning at Calc.v(97): variable \"A\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Calc.v" "" { Text "C:/Users/suxto/Documents/FPGA/Calc/Calc.v" 97 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1671024248418 "|Calc|A74LS181:ALU"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "B Calc.v(97) " "Verilog HDL Always Construct warning at Calc.v(97): variable \"B\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Calc.v" "" { Text "C:/Users/suxto/Documents/FPGA/Calc/Calc.v" 97 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1671024248418 "|Calc|A74LS181:ALU"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 Calc.v(97) " "Verilog HDL assignment warning at Calc.v(97): truncated value with size 32 to match size of target (5)" {  } { { "Calc.v" "" { Text "C:/Users/suxto/Documents/FPGA/Calc/Calc.v" 97 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1671024248418 "|Calc|A74LS181:ALU"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "M Calc.v(101) " "Verilog HDL Always Construct warning at Calc.v(101): variable \"M\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Calc.v" "" { Text "C:/Users/suxto/Documents/FPGA/Calc/Calc.v" 101 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1671024248418 "|Calc|A74LS181:ALU"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "B Calc.v(101) " "Verilog HDL Always Construct warning at Calc.v(101): variable \"B\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Calc.v" "" { Text "C:/Users/suxto/Documents/FPGA/Calc/Calc.v" 101 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1671024248418 "|Calc|A74LS181:ALU"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "A Calc.v(101) " "Verilog HDL Always Construct warning at Calc.v(101): variable \"A\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Calc.v" "" { Text "C:/Users/suxto/Documents/FPGA/Calc/Calc.v" 101 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1671024248418 "|Calc|A74LS181:ALU"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "CN Calc.v(103) " "Verilog HDL Always Construct warning at Calc.v(103): variable \"CN\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Calc.v" "" { Text "C:/Users/suxto/Documents/FPGA/Calc/Calc.v" 103 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1671024248418 "|Calc|A74LS181:ALU"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "A Calc.v(103) " "Verilog HDL Always Construct warning at Calc.v(103): variable \"A\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Calc.v" "" { Text "C:/Users/suxto/Documents/FPGA/Calc/Calc.v" 103 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1671024248418 "|Calc|A74LS181:ALU"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "B Calc.v(103) " "Verilog HDL Always Construct warning at Calc.v(103): variable \"B\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Calc.v" "" { Text "C:/Users/suxto/Documents/FPGA/Calc/Calc.v" 103 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1671024248419 "|Calc|A74LS181:ALU"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 Calc.v(103) " "Verilog HDL assignment warning at Calc.v(103): truncated value with size 32 to match size of target (5)" {  } { { "Calc.v" "" { Text "C:/Users/suxto/Documents/FPGA/Calc/Calc.v" 103 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1671024248419 "|Calc|A74LS181:ALU"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "A Calc.v(104) " "Verilog HDL Always Construct warning at Calc.v(104): variable \"A\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Calc.v" "" { Text "C:/Users/suxto/Documents/FPGA/Calc/Calc.v" 104 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1671024248419 "|Calc|A74LS181:ALU"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "B Calc.v(104) " "Verilog HDL Always Construct warning at Calc.v(104): variable \"B\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Calc.v" "" { Text "C:/Users/suxto/Documents/FPGA/Calc/Calc.v" 104 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1671024248419 "|Calc|A74LS181:ALU"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "M Calc.v(108) " "Verilog HDL Always Construct warning at Calc.v(108): variable \"M\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Calc.v" "" { Text "C:/Users/suxto/Documents/FPGA/Calc/Calc.v" 108 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1671024248419 "|Calc|A74LS181:ALU"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "CN Calc.v(110) " "Verilog HDL Always Construct warning at Calc.v(110): variable \"CN\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Calc.v" "" { Text "C:/Users/suxto/Documents/FPGA/Calc/Calc.v" 110 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1671024248419 "|Calc|A74LS181:ALU"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "A Calc.v(110) " "Verilog HDL Always Construct warning at Calc.v(110): variable \"A\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Calc.v" "" { Text "C:/Users/suxto/Documents/FPGA/Calc/Calc.v" 110 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1671024248419 "|Calc|A74LS181:ALU"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "A Calc.v(111) " "Verilog HDL Always Construct warning at Calc.v(111): variable \"A\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Calc.v" "" { Text "C:/Users/suxto/Documents/FPGA/Calc/Calc.v" 111 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1671024248419 "|Calc|A74LS181:ALU"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 Calc.v(111) " "Verilog HDL assignment warning at Calc.v(111): truncated value with size 32 to match size of target (5)" {  } { { "Calc.v" "" { Text "C:/Users/suxto/Documents/FPGA/Calc/Calc.v" 111 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1671024248419 "|Calc|A74LS181:ALU"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "M Calc.v(115) " "Verilog HDL Always Construct warning at Calc.v(115): variable \"M\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Calc.v" "" { Text "C:/Users/suxto/Documents/FPGA/Calc/Calc.v" 115 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1671024248419 "|Calc|A74LS181:ALU"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "A Calc.v(115) " "Verilog HDL Always Construct warning at Calc.v(115): variable \"A\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Calc.v" "" { Text "C:/Users/suxto/Documents/FPGA/Calc/Calc.v" 115 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1671024248419 "|Calc|A74LS181:ALU"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "CN Calc.v(117) " "Verilog HDL Always Construct warning at Calc.v(117): variable \"CN\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Calc.v" "" { Text "C:/Users/suxto/Documents/FPGA/Calc/Calc.v" 117 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1671024248419 "|Calc|A74LS181:ALU"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "A Calc.v(117) " "Verilog HDL Always Construct warning at Calc.v(117): variable \"A\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Calc.v" "" { Text "C:/Users/suxto/Documents/FPGA/Calc/Calc.v" 117 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1671024248419 "|Calc|A74LS181:ALU"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "B Calc.v(117) " "Verilog HDL Always Construct warning at Calc.v(117): variable \"B\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Calc.v" "" { Text "C:/Users/suxto/Documents/FPGA/Calc/Calc.v" 117 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1671024248419 "|Calc|A74LS181:ALU"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "A Calc.v(118) " "Verilog HDL Always Construct warning at Calc.v(118): variable \"A\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Calc.v" "" { Text "C:/Users/suxto/Documents/FPGA/Calc/Calc.v" 118 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1671024248419 "|Calc|A74LS181:ALU"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "B Calc.v(118) " "Verilog HDL Always Construct warning at Calc.v(118): variable \"B\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Calc.v" "" { Text "C:/Users/suxto/Documents/FPGA/Calc/Calc.v" 118 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1671024248420 "|Calc|A74LS181:ALU"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 Calc.v(118) " "Verilog HDL assignment warning at Calc.v(118): truncated value with size 32 to match size of target (5)" {  } { { "Calc.v" "" { Text "C:/Users/suxto/Documents/FPGA/Calc/Calc.v" 118 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1671024248420 "|Calc|A74LS181:ALU"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "M Calc.v(122) " "Verilog HDL Always Construct warning at Calc.v(122): variable \"M\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Calc.v" "" { Text "C:/Users/suxto/Documents/FPGA/Calc/Calc.v" 122 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1671024248420 "|Calc|A74LS181:ALU"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "A Calc.v(122) " "Verilog HDL Always Construct warning at Calc.v(122): variable \"A\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Calc.v" "" { Text "C:/Users/suxto/Documents/FPGA/Calc/Calc.v" 122 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1671024248420 "|Calc|A74LS181:ALU"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "B Calc.v(122) " "Verilog HDL Always Construct warning at Calc.v(122): variable \"B\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Calc.v" "" { Text "C:/Users/suxto/Documents/FPGA/Calc/Calc.v" 122 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1671024248420 "|Calc|A74LS181:ALU"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "CN Calc.v(124) " "Verilog HDL Always Construct warning at Calc.v(124): variable \"CN\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Calc.v" "" { Text "C:/Users/suxto/Documents/FPGA/Calc/Calc.v" 124 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1671024248420 "|Calc|A74LS181:ALU"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "A Calc.v(124) " "Verilog HDL Always Construct warning at Calc.v(124): variable \"A\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Calc.v" "" { Text "C:/Users/suxto/Documents/FPGA/Calc/Calc.v" 124 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1671024248420 "|Calc|A74LS181:ALU"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "A Calc.v(125) " "Verilog HDL Always Construct warning at Calc.v(125): variable \"A\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Calc.v" "" { Text "C:/Users/suxto/Documents/FPGA/Calc/Calc.v" 125 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1671024248420 "|Calc|A74LS181:ALU"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 Calc.v(125) " "Verilog HDL assignment warning at Calc.v(125): truncated value with size 32 to match size of target (5)" {  } { { "Calc.v" "" { Text "C:/Users/suxto/Documents/FPGA/Calc/Calc.v" 125 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1671024248420 "|Calc|A74LS181:ALU"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "M Calc.v(129) " "Verilog HDL Always Construct warning at Calc.v(129): variable \"M\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Calc.v" "" { Text "C:/Users/suxto/Documents/FPGA/Calc/Calc.v" 129 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1671024248420 "|Calc|A74LS181:ALU"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "A Calc.v(129) " "Verilog HDL Always Construct warning at Calc.v(129): variable \"A\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Calc.v" "" { Text "C:/Users/suxto/Documents/FPGA/Calc/Calc.v" 129 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1671024248420 "|Calc|A74LS181:ALU"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "CN Calc.v(131) " "Verilog HDL Always Construct warning at Calc.v(131): variable \"CN\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Calc.v" "" { Text "C:/Users/suxto/Documents/FPGA/Calc/Calc.v" 131 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1671024248420 "|Calc|A74LS181:ALU"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "A Calc.v(131) " "Verilog HDL Always Construct warning at Calc.v(131): variable \"A\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Calc.v" "" { Text "C:/Users/suxto/Documents/FPGA/Calc/Calc.v" 131 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1671024248420 "|Calc|A74LS181:ALU"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 Calc.v(131) " "Verilog HDL assignment warning at Calc.v(131): truncated value with size 32 to match size of target (5)" {  } { { "Calc.v" "" { Text "C:/Users/suxto/Documents/FPGA/Calc/Calc.v" 131 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1671024248420 "|Calc|A74LS181:ALU"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "A Calc.v(132) " "Verilog HDL Always Construct warning at Calc.v(132): variable \"A\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Calc.v" "" { Text "C:/Users/suxto/Documents/FPGA/Calc/Calc.v" 132 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1671024248421 "|Calc|A74LS181:ALU"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "CN4 Calc.v(19) " "Verilog HDL Always Construct warning at Calc.v(19): inferring latch(es) for variable \"CN4\", which holds its previous value in one or more paths through the always construct" {  } { { "Calc.v" "" { Text "C:/Users/suxto/Documents/FPGA/Calc/Calc.v" 19 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1671024248421 "|Calc|A74LS181:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CN4 Calc.v(19) " "Inferred latch for \"CN4\" at Calc.v(19)" {  } { { "Calc.v" "" { Text "C:/Users/suxto/Documents/FPGA/Calc/Calc.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1671024248422 "|Calc|A74LS181:ALU"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "StaticLED StaticLED:LED " "Elaborating entity \"StaticLED\" for hierarchy \"StaticLED:LED\"" {  } { { "Calc.v" "LED" { Text "C:/Users/suxto/Documents/FPGA/Calc/Calc.v" 213 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1671024248429 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "segOut\[7\] GND " "Pin \"segOut\[7\]\" is stuck at GND" {  } { { "Calc.v" "" { Text "C:/Users/suxto/Documents/FPGA/Calc/Calc.v" 193 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1671024248760 "|Calc|segOut[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "digOut\[0\] GND " "Pin \"digOut\[0\]\" is stuck at GND" {  } { { "Calc.v" "" { Text "C:/Users/suxto/Documents/FPGA/Calc/Calc.v" 195 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1671024248760 "|Calc|digOut[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "digOut\[1\] VCC " "Pin \"digOut\[1\]\" is stuck at VCC" {  } { { "Calc.v" "" { Text "C:/Users/suxto/Documents/FPGA/Calc/Calc.v" 195 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1671024248760 "|Calc|digOut[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "digOut\[2\] VCC " "Pin \"digOut\[2\]\" is stuck at VCC" {  } { { "Calc.v" "" { Text "C:/Users/suxto/Documents/FPGA/Calc/Calc.v" 195 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1671024248760 "|Calc|digOut[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "digOut\[3\] VCC " "Pin \"digOut\[3\]\" is stuck at VCC" {  } { { "Calc.v" "" { Text "C:/Users/suxto/Documents/FPGA/Calc/Calc.v" 195 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1671024248760 "|Calc|digOut[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "digOut\[4\] VCC " "Pin \"digOut\[4\]\" is stuck at VCC" {  } { { "Calc.v" "" { Text "C:/Users/suxto/Documents/FPGA/Calc/Calc.v" 195 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1671024248760 "|Calc|digOut[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "digOut\[5\] VCC " "Pin \"digOut\[5\]\" is stuck at VCC" {  } { { "Calc.v" "" { Text "C:/Users/suxto/Documents/FPGA/Calc/Calc.v" 195 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1671024248760 "|Calc|digOut[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "digOut\[6\] VCC " "Pin \"digOut\[6\]\" is stuck at VCC" {  } { { "Calc.v" "" { Text "C:/Users/suxto/Documents/FPGA/Calc/Calc.v" 195 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1671024248760 "|Calc|digOut[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "digOut\[7\] VCC " "Pin \"digOut\[7\]\" is stuck at VCC" {  } { { "Calc.v" "" { Text "C:/Users/suxto/Documents/FPGA/Calc/Calc.v" 195 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1671024248760 "|Calc|digOut[7]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1671024248760 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1671024248816 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/suxto/Documents/FPGA/Calc/output_files/Calc.map.smsg " "Generated suppressed messages file C:/Users/suxto/Documents/FPGA/Calc/output_files/Calc.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1671024249172 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1671024249234 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1671024249234 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "311 " "Implemented 311 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "14 " "Implemented 14 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1671024249270 ""} { "Info" "ICUT_CUT_TM_OPINS" "21 " "Implemented 21 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1671024249270 ""} { "Info" "ICUT_CUT_TM_LCELLS" "276 " "Implemented 276 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1671024249270 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1671024249270 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 126 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 126 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4625 " "Peak virtual memory: 4625 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1671024249283 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Dec 14 21:24:09 2022 " "Processing ended: Wed Dec 14 21:24:09 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1671024249283 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1671024249283 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1671024249283 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1671024249283 ""}
