Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (lin64) Build 2258646 Thu Jun 14 20:02:38 MDT 2018
| Date         : Tue Mar 26 06:34:40 2019
| Host         : eceimage.localdomain running 64-bit CentOS Linux release 7.6.1810 (Core)
| Command      : report_methodology -file counter_methodology_drc_routed.rpt -pb counter_methodology_drc_routed.pb -rpx counter_methodology_drc_routed.rpx
| Design       : counter
| Device       : xc7a35tcpg236-1
| Speed File   : -1
| Design State : Routed
-----------------------------------------------------------------------------------------------------------------------------------------------------------

Report Methodology

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
             Max violations: <unlimited>
             Violations found: 16
+-----------+----------+-------------------+------------+
| Rule      | Severity | Description       | Violations |
+-----------+----------+-------------------+------------+
| TIMING-20 | Warning  | Non-clocked latch | 16         |
+-----------+----------+-------------------+------------+

2. REPORT DETAILS
-----------------
TIMING-20#1 Warning
Non-clocked latch  
The latch someThing[0].stage/df1/d1/q_reg cannot be properly analyzed as its control pin someThing[0].stage/df1/d1/q_reg/G is not reached by a timing clock
Related violations: <none>

TIMING-20#2 Warning
Non-clocked latch  
The latch someThing[0].stage/df1/d2/q_reg cannot be properly analyzed as its control pin someThing[0].stage/df1/d2/q_reg/G is not reached by a timing clock
Related violations: <none>

TIMING-20#3 Warning
Non-clocked latch  
The latch someThing[1].stage/df1/d1/q_reg cannot be properly analyzed as its control pin someThing[1].stage/df1/d1/q_reg/G is not reached by a timing clock
Related violations: <none>

TIMING-20#4 Warning
Non-clocked latch  
The latch someThing[1].stage/df1/d2/q_reg cannot be properly analyzed as its control pin someThing[1].stage/df1/d2/q_reg/G is not reached by a timing clock
Related violations: <none>

TIMING-20#5 Warning
Non-clocked latch  
The latch someThing[2].stage/df1/d1/q_reg cannot be properly analyzed as its control pin someThing[2].stage/df1/d1/q_reg/G is not reached by a timing clock
Related violations: <none>

TIMING-20#6 Warning
Non-clocked latch  
The latch someThing[2].stage/df1/d2/q_reg cannot be properly analyzed as its control pin someThing[2].stage/df1/d2/q_reg/G is not reached by a timing clock
Related violations: <none>

TIMING-20#7 Warning
Non-clocked latch  
The latch someThing[3].stage/df1/d1/q_reg cannot be properly analyzed as its control pin someThing[3].stage/df1/d1/q_reg/G is not reached by a timing clock
Related violations: <none>

TIMING-20#8 Warning
Non-clocked latch  
The latch someThing[3].stage/df1/d2/q_reg cannot be properly analyzed as its control pin someThing[3].stage/df1/d2/q_reg/G is not reached by a timing clock
Related violations: <none>

TIMING-20#9 Warning
Non-clocked latch  
The latch someThing[4].stage/df1/d1/q_reg cannot be properly analyzed as its control pin someThing[4].stage/df1/d1/q_reg/G is not reached by a timing clock
Related violations: <none>

TIMING-20#10 Warning
Non-clocked latch  
The latch someThing[4].stage/df1/d2/q_reg cannot be properly analyzed as its control pin someThing[4].stage/df1/d2/q_reg/G is not reached by a timing clock
Related violations: <none>

TIMING-20#11 Warning
Non-clocked latch  
The latch someThing[5].stage/df1/d1/q_reg cannot be properly analyzed as its control pin someThing[5].stage/df1/d1/q_reg/G is not reached by a timing clock
Related violations: <none>

TIMING-20#12 Warning
Non-clocked latch  
The latch someThing[5].stage/df1/d2/q_reg cannot be properly analyzed as its control pin someThing[5].stage/df1/d2/q_reg/G is not reached by a timing clock
Related violations: <none>

TIMING-20#13 Warning
Non-clocked latch  
The latch someThing[6].stage/df1/d1/q_reg cannot be properly analyzed as its control pin someThing[6].stage/df1/d1/q_reg/G is not reached by a timing clock
Related violations: <none>

TIMING-20#14 Warning
Non-clocked latch  
The latch someThing[6].stage/df1/d2/q_reg cannot be properly analyzed as its control pin someThing[6].stage/df1/d2/q_reg/G is not reached by a timing clock
Related violations: <none>

TIMING-20#15 Warning
Non-clocked latch  
The latch someThing[7].stage/df1/d1/q_reg cannot be properly analyzed as its control pin someThing[7].stage/df1/d1/q_reg/G is not reached by a timing clock
Related violations: <none>

TIMING-20#16 Warning
Non-clocked latch  
The latch someThing[7].stage/df1/d2/q_reg cannot be properly analyzed as its control pin someThing[7].stage/df1/d2/q_reg/G is not reached by a timing clock
Related violations: <none>


