// Seed: 3469005511
module module_0 (
    output wire id_0,
    input tri0 id_1,
    input tri1 id_2,
    output wand id_3,
    output tri0 id_4,
    output supply0 id_5,
    output tri1 id_6,
    input wor id_7,
    output wire id_8,
    output uwire id_9,
    input tri0 id_10,
    output tri1 id_11,
    input tri id_12,
    output tri0 id_13,
    input supply1 id_14,
    output tri0 id_15
);
  genvar id_17;
  assign module_1.id_0 = 0;
endmodule
module module_0 (
    output tri id_0,
    output tri id_1,
    input uwire id_2,
    output tri id_3,
    output tri1 module_1,
    inout uwire id_5,
    input tri1 id_6,
    output supply0 id_7,
    input tri0 id_8,
    input supply1 id_9,
    input wor id_10,
    output tri id_11,
    input supply1 id_12,
    input uwire id_13
);
  assign id_1 = id_13;
  logic [-1 : -1] id_15;
  ;
  module_0 modCall_1 (
      id_7,
      id_10,
      id_6,
      id_7,
      id_5,
      id_11,
      id_11,
      id_13,
      id_3,
      id_5,
      id_10,
      id_0,
      id_9,
      id_1,
      id_12,
      id_3
  );
endmodule
