read_verilog -sv ../top.v
proc
sim top
