$date
	Mon Dec  7 14:47:48 2020
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module tb_d_flip_flop $end
$var wire 1 ! qn $end
$var wire 1 " q $end
$var reg 1 # clock $end
$var reg 1 $ d $end
$var reg 1 % enable $end
$var reg 1 & preset $end
$var reg 1 ' reset $end
$scope module comp_1 $end
$var wire 1 # Clock $end
$var wire 1 $ D $end
$var wire 1 % Enable $end
$var wire 1 & Preset $end
$var wire 1 ' Reset $end
$var reg 1 " Q $end
$var reg 1 ! Qn $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
1'
1&
0%
0$
0#
x"
x!
$end
#1
1#
#2
0#
1$
#3
1#
#4
0#
#5
0!
1"
1#
1%
#6
0#
0$
#7
1!
0"
1#
#8
0#
#9
1#
#10
0#
0%
#11
1#
#12
0#
1$
#13
1#
#14
0#
0$
#15
1#
1%
#16
0#
1$
#17
0!
1"
1#
#18
0#
#19
1#
#20
0#
0$
0%
#21
1#
#22
0#
#23
1#
#24
0#
#25
1!
0"
1#
1%
#26
0#
1$
#27
0!
1"
1#
#28
0#
0$
