m255
K4
z2
!s11f vlog 2020.1 2020.02, Feb 28 2020
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
d/home/darthlamprey/intelFPGA/20.1/modelsim_ase/bin
vhello_word
!s110 1713906671
!i10b 1
!s100 cbCCfXblQF[5]inh5[bb41
!s11b Dg1SIo80bB@j0V0VzS_@n1
I=ei7oo@OM?1I2K>D8z`6G2
VDg1SIo80bB@j0V0VzS_@n1
d/home/darthlamprey/Documents/fpga_vault/verilog/hello_world/sim
w1713818922
8/home/darthlamprey/Documents/fpga_vault/verilog/hello_world/hello_word.v
F/home/darthlamprey/Documents/fpga_vault/verilog/hello_world/hello_word.v
!i122 1
L0 3 7
OV;L;2020.1;71
r1
!s85 0
31
!s108 1713906671.000000
!s107 /home/darthlamprey/Documents/fpga_vault/verilog/hello_world/hello_word.v|
!s90 -reportprogress|300|-work|work|-stats=none|/home/darthlamprey/Documents/fpga_vault/verilog/hello_world/hello_word.v|
!i113 1
o-work work
tCvgOpt 0
