# Reading C:/altera/13.0sp1/modelsim_ase/tcl/vsim/pref.tcl 
# do reg32_run_msim_rtl_vhdl.do 
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Copying C:\altera\13.0sp1\modelsim_ase\win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# ** Warning: Copied C:\altera\13.0sp1\modelsim_ase\win32aloem/../modelsim.ini to modelsim.ini.
#          Updated modelsim.ini.
# 
# vcom -93 -work work {C:/Users/Henry/Desktop/374Computer/Phase1/phase1.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity phase1
# -- Compiling architecture bdf_type of phase1
# vcom -93 -work work {C:/Users/Henry/Desktop/374Computer/Phase1/alu.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package LPM_COMPONENTS
# -- Compiling entity alu
# -- Compiling architecture behavioral of alu
# vcom -93 -work work {C:/Users/Henry/Desktop/374Computer/Phase1/reg32.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity reg32
# -- Compiling architecture behavioral of reg32
# vcom -93 -work work {C:/Users/Henry/Desktop/374Computer/Phase1/bus_mux32.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity bus_mux32
# -- Compiling architecture behavioral of bus_mux32
# vcom -93 -work work {C:/Users/Henry/Desktop/374Computer/Phase1/muxMDR.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity muxMDR
# -- Compiling architecture behavioral of muxMDR
# vcom -93 -work work {C:/Users/Henry/Desktop/374Computer/Phase1/encoder32.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity encoder32
# -- Compiling architecture behavioral of encoder32
# 
# vcom -93 -work work {C:/Users/Henry/Desktop/374Computer/Phase1/simulation/modelsim/phase1.vht}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity phase1_vhd_tst
# -- Compiling architecture phase1_arch of phase1_vhd_tst
# 
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L cycloneiii -L rtl_work -L work -voptargs="+acc"  phase1_vhd_tst
# vsim -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L cycloneiii -L rtl_work -L work -voptargs=\"+acc\" -t 1ps phase1_vhd_tst 
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.phase1_vhd_tst(phase1_arch)
# Loading work.phase1(bdf_type)
# Loading work.reg32(behavioral)
# Loading work.encoder32(behavioral)
# Loading ieee.numeric_std(body)
# Loading lpm.lpm_components
# Loading work.alu(behavioral)
# Loading work.bus_mux32(behavioral)
# Loading work.muxmdr(behavioral)
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run 2000 ns
# ** Warning: (vsim-151) NUMERIC_STD.TO_INTEGER: Value -268435444 is not in bounds of NATURAL.
#    Time: 1010 ns  Iteration: 2  Instance: /phase1_vhd_tst/i1/b2v_inst
# ** Warning: (vsim-151) NUMERIC_STD.TO_INTEGER: Value -268435444 is not in bounds of NATURAL.
#    Time: 1130 ns  Iteration: 2  Instance: /phase1_vhd_tst/i1/b2v_inst
# ** Warning: (vsim-151) NUMERIC_STD.TO_INTEGER: Value -268435444 is not in bounds of NATURAL.
#    Time: 1250 ns  Iteration: 2  Instance: /phase1_vhd_tst/i1/b2v_inst
# ** Warning: (vsim-151) NUMERIC_STD.TO_INTEGER: Value -268435444 is not in bounds of NATURAL.
#    Time: 1370 ns  Iteration: 2  Instance: /phase1_vhd_tst/i1/b2v_inst
