## 설명

- **[[Cell]](하위 Hierarchy)의 Input과 Output**
	- Subdesign의 [[Port]]는 Parent Design 기준으로 Pin

> ([[Design Compiler User Guide.pdf#page=49&selection=41,0,42,49|Design Compiler User Guide, p.49]])
> Pins are the input and output of cells (such as gates and flip-flops) within a design. The ports of a subdesign are pins within the parent design.

![[Design Compiler User Guide.pdf#page=48&rect=71,293,523,634|Design Compiler User Guide, p.48]]