$date
	Sat Oct 31 11:32:18 2020
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module testbench $end
$var wire 4 ! Q4 [3:0] $end
$var wire 2 " Q2 [1:0] $end
$var wire 1 # Q $end
$var reg 1 $ D $end
$var reg 2 % D2 [1:0] $end
$var reg 4 & D4 [3:0] $end
$var reg 1 ' clk $end
$var reg 1 ( enable $end
$var reg 1 ) reset $end
$scope module F1 $end
$var wire 1 $ D $end
$var wire 1 ' clk $end
$var wire 1 ( enable $end
$var wire 1 ) reset $end
$var reg 1 # Q $end
$upscope $end
$scope module F2 $end
$var wire 2 * D [1:0] $end
$var wire 1 ' clk $end
$var wire 1 ( enable $end
$var wire 1 ) reset $end
$var wire 2 + Q [1:0] $end
$scope module u0 $end
$var wire 1 , D $end
$var wire 1 ' clk $end
$var wire 1 ( enable $end
$var wire 1 ) reset $end
$var reg 1 - Q $end
$upscope $end
$scope module u1 $end
$var wire 1 . D $end
$var wire 1 ' clk $end
$var wire 1 ( enable $end
$var wire 1 ) reset $end
$var reg 1 / Q $end
$upscope $end
$upscope $end
$scope module F3 $end
$var wire 4 0 D [3:0] $end
$var wire 1 ' clk $end
$var wire 1 ( enable $end
$var wire 1 ) reset $end
$var wire 4 1 Q [3:0] $end
$scope module u2 $end
$var wire 2 2 D [1:0] $end
$var wire 1 ' clk $end
$var wire 1 ( enable $end
$var wire 1 ) reset $end
$var wire 2 3 Q [1:0] $end
$scope module u0 $end
$var wire 1 4 D $end
$var wire 1 ' clk $end
$var wire 1 ( enable $end
$var wire 1 ) reset $end
$var reg 1 5 Q $end
$upscope $end
$scope module u1 $end
$var wire 1 6 D $end
$var wire 1 ' clk $end
$var wire 1 ( enable $end
$var wire 1 ) reset $end
$var reg 1 7 Q $end
$upscope $end
$upscope $end
$scope module u3 $end
$var wire 2 8 D [1:0] $end
$var wire 1 ' clk $end
$var wire 1 ( enable $end
$var wire 1 ) reset $end
$var wire 2 9 Q [1:0] $end
$scope module u0 $end
$var wire 1 : D $end
$var wire 1 ' clk $end
$var wire 1 ( enable $end
$var wire 1 ) reset $end
$var reg 1 ; Q $end
$upscope $end
$scope module u1 $end
$var wire 1 < D $end
$var wire 1 ' clk $end
$var wire 1 ( enable $end
$var wire 1 ) reset $end
$var reg 1 = Q $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
x=
0<
x;
1:
bx 9
b1 8
x7
16
x5
04
bx 3
b10 2
bx 1
b110 0
x/
1.
x-
0,
bx +
b10 *
0)
0(
0'
b110 &
b10 %
1$
x#
bx "
bx !
$end
#2
1'
#4
0=
b0 9
0;
07
b0 !
b0 1
b0 3
05
0/
b0 "
b0 +
0-
0#
0'
1)
#6
1'
#8
0'
0)
#10
1'
#12
0'
1(
#14
1#
b10 "
b10 +
1/
b10 3
17
b110 !
b110 1
b1 9
1;
1'
#16
0'
#18
1'
#20
0'
