{"disclaimer": "TDP skus in Intel\u00ae PDS are provided for what-if analysis and may not represent the latest POR. Refer to the Platform Design Guide (PDG) & External Design Spec (EDS) for the POR skus", "measurementSystem": "Metric", "name": "NVL", "revisions": {"0.5": "invalidate", "0.7": "invalidate", "0.7.1": "invalidate"}, "subName": ["H"], "type": "Platform Design Guideline", "datasetType": "Collateral", "id": {"guid": "6739421A-CBFC-4C8C-9D3E-673E048F5CB5", "revision": "1.0", "schema": {"family": "pdg", "revision": "1.6"}, "status": {"id": "published internal", "messageSeverity": "info", "message": "Published for iPDG Rev1.0 and iPDS Rev0.5 Internal Release.", "validationStatus": "WARNING", "labelId": "4", "userDisplayName": "Ng, Kai Chong", "userId": "10682168", "date": "2025-09-26T10:50:20.767359Z"}, "origin": "PIER", "name": "PDG"}}